-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
-- Date        : Sat Jun 11 13:21:28 2022
-- Host        : dynasty-MS-7C94 running 64-bit Ubuntu 20.04.4 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top design_1_v_tpg_0_0 -prefix
--               design_1_v_tpg_0_0_ design_1_v_tpg_0_0_sim_netlist.vhdl
-- Design      : design_1_v_tpg_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xczu4ev-sfvc784-1-i
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_CTRL_s_axi is
  port (
    RSTC : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_height_reg[15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln1428_fu_264_p2 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    grp_reg_ap_uint_10_s_fu_176_d : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \int_width_reg[4]_0\ : out STD_LOGIC;
    \xCount_V_6_reg[7]\ : out STD_LOGIC;
    \ap_return_int_reg_reg[7]\ : out STD_LOGIC;
    \ap_return_int_reg_reg[6]\ : out STD_LOGIC;
    \int_width_reg[10]_0\ : out STD_LOGIC;
    \xCount_V_6_reg[3]\ : out STD_LOGIC;
    \ap_return_int_reg_reg[3]\ : out STD_LOGIC;
    \ap_return_int_reg_reg[2]\ : out STD_LOGIC;
    \xCount_V_7_reg[3]\ : out STD_LOGIC;
    \int_height_reg[15]_1\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \yCount_V_2_reg[5]\ : out STD_LOGIC;
    \yCount_V_2_reg[8]\ : out STD_LOGIC;
    \int_height_reg[13]_0\ : out STD_LOGIC;
    \int_width_reg[12]_0\ : out STD_LOGIC;
    \int_width_reg[13]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_width_reg[13]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \xCount_V_1_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \xCount_V_2_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \xCount_V_1_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \yCount_V_3_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \int_height_reg[5]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \xCount_V_2_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \int_width_reg[13]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_width_reg[13]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \xCount_V_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \xCount_V_3_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \xCount_V_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \yCount_V_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \int_height_reg[5]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \xCount_V_3_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[2]\ : out STD_LOGIC;
    cmp106_fu_386_p2 : out STD_LOGIC;
    \q1_reg[2]\ : out STD_LOGIC;
    \int_bckgndId_reg[1]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[6]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]\ : out STD_LOGIC;
    \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_0\ : out STD_LOGIC;
    \int_bckgndId_reg[1]_1\ : out STD_LOGIC;
    \int_bckgndId_reg[1]_2\ : out STD_LOGIC;
    \int_bckgndId_reg[1]_3\ : out STD_LOGIC;
    \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_1\ : out STD_LOGIC;
    \int_bckgndId_reg[0]_0\ : out STD_LOGIC;
    \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_2\ : out STD_LOGIC;
    \outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[7]__0\ : out STD_LOGIC;
    \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_3\ : out STD_LOGIC;
    \int_bckgndId_reg[0]_1\ : out STD_LOGIC;
    \rSerie_V_reg[21]\ : out STD_LOGIC;
    \int_bckgndId_reg[1]_4\ : out STD_LOGIC;
    \q1_reg[7]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \int_bckgndId_reg[1]_5\ : out STD_LOGIC;
    \rSerie_V_reg[24]\ : out STD_LOGIC;
    \ap_phi_reg_pp0_iter13_outpix_val_V_74_reg_933_reg[4]\ : out STD_LOGIC;
    \ap_phi_reg_pp0_iter13_outpix_val_V_74_reg_933_reg[6]\ : out STD_LOGIC;
    \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_4\ : out STD_LOGIC;
    \int_bckgndId_reg[0]_2\ : out STD_LOGIC;
    \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_5\ : out STD_LOGIC;
    \q0_reg[6]_0\ : out STD_LOGIC;
    \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_6\ : out STD_LOGIC;
    \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_7\ : out STD_LOGIC;
    \q0_reg[5]\ : out STD_LOGIC;
    \q1_reg[6]\ : out STD_LOGIC;
    \int_bckgndId_reg[0]_3\ : out STD_LOGIC;
    \int_bckgndId_reg[1]_6\ : out STD_LOGIC;
    ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out : out STD_LOGIC;
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_loc_1_out_o_ap_vld : out STD_LOGIC;
    \int_bckgndId_reg[0]_4\ : out STD_LOGIC;
    \int_bckgndId_reg[0]_5\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter13_reg : out STD_LOGIC;
    \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_8\ : out STD_LOGIC;
    \int_bckgndId_reg[1]_7\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \int_bckgndId_reg[2]_0\ : out STD_LOGIC;
    \int_bckgndId_reg[1]_8\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \int_bckgndId_reg[2]_1\ : out STD_LOGIC;
    \rampStart_load_reg_1167_reg[4]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \int_bckgndId_reg[2]_2\ : out STD_LOGIC;
    \rampStart_load_reg_1167_reg[3]\ : out STD_LOGIC;
    \int_bckgndId_reg[0]_6\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181 : out STD_LOGIC;
    \int_bckgndId_reg[0]_7\ : out STD_LOGIC;
    \int_bckgndId_reg[1]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_bckgndId_reg[1]_10\ : out STD_LOGIC;
    \rampStart_load_reg_1167_reg[0]\ : out STD_LOGIC;
    \rampStart_load_reg_1167_reg[4]_0\ : out STD_LOGIC;
    \int_bckgndId_reg[0]_8\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter12_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter12_reg_0 : out STD_LOGIC;
    \int_bckgndId_reg[4]_0\ : out STD_LOGIC;
    \int_bckgndId_reg[1]_11\ : out STD_LOGIC;
    \p_0_3_0_0_0248379_lcssa395_fu_222_reg[5]\ : out STD_LOGIC;
    \int_bckgndId_reg[1]_12\ : out STD_LOGIC;
    \q0_reg[7]\ : out STD_LOGIC;
    \int_bckgndId_reg[2]_3\ : out STD_LOGIC;
    \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_9\ : out STD_LOGIC;
    \int_bckgndId_reg[6]_0\ : out STD_LOGIC;
    \rSerie_V_reg[0]\ : out STD_LOGIC;
    \int_bckgndId_reg[1]_13\ : out STD_LOGIC;
    icmp_ln1072_8_fu_1804_p2 : out STD_LOGIC;
    \int_width_reg[13]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln1072_fu_1750_p2 : out STD_LOGIC;
    \int_width_reg[13]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_bckgndId_reg[1]_14\ : out STD_LOGIC;
    \int_passthruEndX_reg[15]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \int_passthruStartX_reg[15]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \int_passthruEndX_reg[15]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x_4_reg_4018_pp0_iter10_reg_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_passthruEndX_reg[15]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x_4_reg_4018_pp0_iter10_reg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_width_reg[11]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \int_width_reg[11]_1\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    add_ln1298_fu_1708_p2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \int_ZplateVerContDelta_reg[15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_width_reg[10]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_enableInput_reg[0]_0\ : out STD_LOGIC;
    \int_height_reg[6]_0\ : out STD_LOGIC;
    \int_passthruStartY_reg[15]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \int_passthruStartY_reg[15]_1\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \int_passthruEndY_reg[15]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \int_passthruEndY_reg[15]_1\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \int_crossHairX_reg[13]_0\ : out STD_LOGIC;
    \int_crossHairX_reg[15]_0\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250_reg[6]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \icmp_ln729_reg_706_pp0_iter3_reg_reg[0]__0\ : out STD_LOGIC;
    \icmp_ln729_reg_706_pp0_iter3_reg_reg[0]__0_0\ : out STD_LOGIC;
    \int_ovrlayId_reg[1]_0\ : out STD_LOGIC;
    \int_ovrlayId_reg[0]_0\ : out STD_LOGIC;
    \int_height_reg[0]_0\ : out STD_LOGIC;
    \int_height_reg[15]_2\ : out STD_LOGIC;
    \boxHCoord_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_motionSpeed_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_motionSpeed_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \int_motionSpeed_reg[6]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \int_boxSize_reg[15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_boxSize_reg[14]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \boxVCoord_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_motionSpeed_reg[6]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_boxSize_reg[15]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_boxColorG_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \int_colorFormat_reg[7]_0\ : out STD_LOGIC;
    \int_boxColorB_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \int_boxColorG_reg[3]_0\ : out STD_LOGIC;
    \int_boxColorG_reg[7]_1\ : out STD_LOGIC;
    \int_colorFormat_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_width_reg[11]_2\ : out STD_LOGIC;
    \j_fu_110_reg[6]\ : out STD_LOGIC;
    \int_width_reg[10]_2\ : out STD_LOGIC;
    \int_field_id_reg[1]_0\ : out STD_LOGIC;
    \int_height_reg[0]_1\ : out STD_LOGIC;
    \int_height_reg[4]_0\ : out STD_LOGIC;
    \int_width_reg[10]_3\ : out STD_LOGIC;
    \int_width_reg[1]_0\ : out STD_LOGIC;
    \int_crossHairY_reg[5]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \int_motionSpeed_reg[6]_2\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \int_motionSpeed_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_motionSpeed_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cmp2_i_reg_439_reg[0]\ : out STD_LOGIC;
    \FSM_onehot_rstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_CTRL_RVALID : out STD_LOGIC;
    \FSM_onehot_wstate_reg[1]_0\ : out STD_LOGIC;
    \FSM_onehot_wstate_reg[2]_0\ : out STD_LOGIC;
    s_axi_CTRL_BVALID : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_start : out STD_LOGIC;
    interrupt : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    C : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \int_ZplateHorContStart_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \int_ZplateHorContDelta_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \int_ZplateVerContStart_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \int_boxColorR_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \int_width_reg[4]_1\ : out STD_LOGIC;
    \xCount_V_6_reg[6]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \xCount_V_7_reg[6]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \int_bckgndId_reg[0]_9\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter13_reg_0 : out STD_LOGIC;
    \int_bckgndId_reg[0]_10\ : out STD_LOGIC;
    \int_bckgndId_reg[2]_4\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter13_reg_1 : out STD_LOGIC;
    \int_bckgndId_reg[1]_15\ : out STD_LOGIC;
    \int_width_reg[11]_3\ : out STD_LOGIC;
    \int_width_reg[8]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    \int_width_reg[15]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \int_boxSize_reg[15]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \int_width_reg[3]_0\ : out STD_LOGIC;
    \int_height_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \int_width_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 39 downto 0 );
    \int_colorFormat_reg[0]_1\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_colorFormat_reg[0]_2\ : out STD_LOGIC;
    \int_colorFormat_reg[0]_3\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    \int_colorFormat_reg[0]_4\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \int_colorFormat_reg[0]_5\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \int_colorFormat_reg[0]_6\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \xCount_V_6_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_ovrlayId_reg[0]_1\ : out STD_LOGIC;
    s_axi_CTRL_RDATA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    x_4_reg_4018_pp0_iter8_reg : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \xCount_V_6_reg[9]_i_5\ : in STD_LOGIC;
    \xCount_V_6_reg[9]_i_5_0\ : in STD_LOGIC;
    \xCount_V_7[8]_i_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_ce_reg : in STD_LOGIC;
    \xCount_V_6[9]_i_29\ : in STD_LOGIC;
    \xCount_V_6[9]_i_29_0\ : in STD_LOGIC;
    \xCount_V_7_reg[7]_i_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    trunc_ln518_reg_1186 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \vHatch[0]_i_3\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]_i_2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Sel_fu_865_p4 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \vHatch[0]_i_4_0\ : in STD_LOGIC;
    g0_b0_i_1_0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \g0_b0__0_i_1_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    g0_b0_i_2 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \xCount_V_reg[9]_i_5_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \g0_b0__2_i_4_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \vBarSel_reg[2]_i_4\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]_i_4\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_6\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7]_0\ : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[6]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[0]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[1]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[1]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[2]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[3]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[4]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[6]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[6]_0\ : in STD_LOGIC;
    outpix_val_V_54_reg_4339_pp0_iter12_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_3_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_tpgPatternCheckerBoard_fu_1385_ap_return_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    or_ln1592_reg_1259 : in STD_LOGIC;
    trunc_ln320_reg_4408 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[0]_i_2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[0]_i_2_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[0]_i_2_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln520_reg_4037_pp0_iter12_reg : in STD_LOGIC;
    q1 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[1]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[2]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[4]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[5]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[6]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]_0\ : in STD_LOGIC;
    outpix_val_V_51_reg_4329_pp0_iter12_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_11810 : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[5]_i_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_tpgPatternTartanColorBars_fu_1413_ap_return_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_tpgPatternTartanColorBars_fu_1413_ap_return_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    x_fu_470 : in STD_LOGIC;
    rampStart_load_reg_1167 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[0]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[4]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg : in STD_LOGIC;
    \ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181_reg[5]_0\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter12 : in STD_LOGIC;
    icmp_ln520_reg_4037_pp0_iter11_reg : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_new_1_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[1]_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[4]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[5]_i_2_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_0\ : in STD_LOGIC;
    outpix_val_V_23_reg_4449 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[1]_i_2_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[2]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[3]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[2]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]_3\ : in STD_LOGIC;
    grp_tpgPatternCheckerBoard_fu_1385_ap_return_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_3_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[4]_i_3_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[3]_i_2_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[3]_i_2_1\ : in STD_LOGIC;
    outpix_val_V_50_reg_4444 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \or_ln691_2_reg_4394_reg[0]_i_4_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \sub_ln229_reg_4129_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \sub_ln229_1_reg_4138_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \or_ln691_2_reg_4394_reg[0]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \or_ln691_6_reg_4401_reg[0]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \or_ln691_6_reg_4401_reg[0]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \sub_ln229_reg_4129_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sub_ln229_reg_4129_reg[10]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sub_ln229_reg_4129_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sub_ln229_1_reg_4138_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sub_ln229_1_reg_4138_reg[10]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sub_ln229_1_reg_4138_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \zonePlateVDelta_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zonePlateVDelta_reg[15]_i_2_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \rampStart_reg[0]\ : in STD_LOGIC;
    \cmp35_not_reg_1224_reg[0]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \or_ln1918_reg_710_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[5]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[4]\ : in STD_LOGIC;
    or_ln1918_2_reg_717_pp0_iter3_reg : in STD_LOGIC;
    \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    icmp_ln729_reg_706_pp0_iter3_reg : in STD_LOGIC;
    \cmp2_i_reg_439_reg[0]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    O : in STD_LOGIC_VECTOR ( 7 downto 0 );
    icmp_ln1844_fu_269_p2_carry : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \boxRight_fu_400_p2_carry__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln1856_fu_307_p2_carry : in STD_LOGIC_VECTOR ( 7 downto 0 );
    icmp_ln1856_fu_307_p2_carry_0 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \boxBottom_fu_405_p2_carry__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[0]\ : in STD_LOGIC;
    pixIn9_read_reg_647_pp0_iter2_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_last_V_reg_405_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_last_V_reg_405_reg[0]_0\ : in STD_LOGIC;
    phi_ln991_loc_fu_116 : in STD_LOGIC;
    fid_in : in STD_LOGIC;
    ap_NS_fsm12_out : in STD_LOGIC;
    fid_INST_0_i_1 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \cmp2_i_reg_439_reg[0]_1\ : in STD_LOGIC;
    \rampStart_reg[7]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg0 : in STD_LOGIC;
    cmp2_i_reg_439 : in STD_LOGIC;
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    s_axi_CTRL_RREADY : in STD_LOGIC;
    s_axi_CTRL_AWVALID : in STD_LOGIC;
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_BREADY : in STD_LOGIC;
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_rst_n : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_3_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[4]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[5]_i_2_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_2_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[1]_i_2_1\ : in STD_LOGIC;
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hdata_new_1_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]_i_2_0\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter13 : in STD_LOGIC;
    ap_done : in STD_LOGIC;
    icmp_ln455_reg_616 : in STD_LOGIC;
    \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \select_ln1929_reg_426_reg[6]\ : in STD_LOGIC;
    \select_ln1929_reg_426_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[15][47]_srl16\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[15][23]_srl16\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[15][39]_srl16\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[15][15]_srl16\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[15][31]_srl16\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[15][7]_srl16\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    or_ln1918_reg_710_pp0_iter3_reg : in STD_LOGIC;
    \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[6]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[6]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[5]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[4]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[6]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[6]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[5]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[4]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[6]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[6]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[5]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[4]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[6]_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_10_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_10_1\ : in STD_LOGIC;
    icmp_ln729_reg_706 : in STD_LOGIC;
    ap_condition_336 : in STD_LOGIC;
    s_axi_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_CTRL_s_axi;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_CTRL_s_axi is
  signal \^c\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_onehot_rstate[1]_i_1_n_5\ : STD_LOGIC;
  signal \FSM_onehot_rstate[2]_i_1_n_5\ : STD_LOGIC;
  signal \^fsm_onehot_rstate_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[1]_i_1_n_5\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1_n_5\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1_n_5\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[2]_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^rstc\ : STD_LOGIC;
  signal ZplateVerContDelta : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \ap_CS_fsm[2]_i_3_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_4_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_5_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_6_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_8_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_3_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_4__0_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_4_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_5_n_5\ : STD_LOGIC;
  signal ap_idle : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[0]_i_5_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[0]_i_6_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[0]_i_8_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[1]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[1]_i_3_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[1]_i_5_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_3_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_4_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_7_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[3]_i_5_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_3_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_5_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_6_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[5]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[5]_i_3_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[5]_i_4_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_4_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_5_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_7_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_11_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_3_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_4_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_7_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_6_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_11_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[0]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[0]_i_3_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[0]_i_5_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_3_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]_i_3_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]_i_5_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[3]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[3]_i_3_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[3]_i_5_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[4]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[4]_i_3_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[4]_i_5_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[4]_i_7_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_3_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_4_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_10_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_11_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_5_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_6_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_9_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_10_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_11_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_12_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_13_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_14_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_15_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_16_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_17_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_18_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_19_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_20_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_21_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_3_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_4_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_5_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_6_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_7_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_9_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[4]_i_6_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[4]_i_9_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[7]_i_4_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[7]_i_5_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[7]_i_6_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181[7]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059[4]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_pix_val_V_reg_294[7]_i_3_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_pix_val_V_reg_294[7]_i_4_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[6]_i_4_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[0]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[1]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[2]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[4]_i_3_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[5]_i_3_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[6]_i_3_n_5\ : STD_LOGIC;
  signal \ap_return_int_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \ap_return_int_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \ap_return_int_reg[8]_i_3_n_5\ : STD_LOGIC;
  signal \^ap_return_int_reg_reg[2]\ : STD_LOGIC;
  signal \^ap_return_int_reg_reg[3]\ : STD_LOGIC;
  signal \^ap_return_int_reg_reg[6]\ : STD_LOGIC;
  signal \^ap_return_int_reg_reg[7]\ : STD_LOGIC;
  signal \^ap_start\ : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal auto_restart_status_i_1_n_5 : STD_LOGIC;
  signal auto_restart_status_reg_n_5 : STD_LOGIC;
  signal bck_motion_en : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal bckgndId : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal boxColorB : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal boxColorG : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal boxColorR : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal boxSize : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \^cmp106_fu_386_p2\ : STD_LOGIC;
  signal \cmp2_i_reg_439[0]_i_2_n_5\ : STD_LOGIC;
  signal \cmp2_i_reg_439[0]_i_3_n_5\ : STD_LOGIC;
  signal \cmp2_i_reg_439[0]_i_5_n_5\ : STD_LOGIC;
  signal \cmp2_i_reg_439[0]_i_6_n_5\ : STD_LOGIC;
  signal \cmp2_i_reg_439[0]_i_7_n_5\ : STD_LOGIC;
  signal colorFormat : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal crossHairX : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal crossHairY : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \div_cast_reg_412[10]_i_3_n_5\ : STD_LOGIC;
  signal dpYUVCoef : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \empty_fu_104[0]_i_3_n_5\ : STD_LOGIC;
  signal \empty_fu_104[0]_i_4_n_5\ : STD_LOGIC;
  signal \empty_fu_104[0]_i_5_n_5\ : STD_LOGIC;
  signal enableInput : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal field_id : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \g0_b0__0_i_10_n_5\ : STD_LOGIC;
  signal \g0_b0__0_i_11_n_5\ : STD_LOGIC;
  signal \g0_b0__0_i_1_n_10\ : STD_LOGIC;
  signal \g0_b0__0_i_1_n_11\ : STD_LOGIC;
  signal \g0_b0__0_i_1_n_12\ : STD_LOGIC;
  signal \g0_b0__0_i_1_n_9\ : STD_LOGIC;
  signal \g0_b0__0_i_2_n_5\ : STD_LOGIC;
  signal \g0_b0__0_i_3_n_5\ : STD_LOGIC;
  signal \g0_b0__0_i_4_n_5\ : STD_LOGIC;
  signal \g0_b0__0_i_5_n_5\ : STD_LOGIC;
  signal \g0_b0__0_i_6_n_5\ : STD_LOGIC;
  signal \g0_b0__0_i_7_n_5\ : STD_LOGIC;
  signal \g0_b0__0_i_8_n_5\ : STD_LOGIC;
  signal \g0_b0__0_i_9_n_5\ : STD_LOGIC;
  signal \g0_b0__2_i_10_n_5\ : STD_LOGIC;
  signal \g0_b0__2_i_11_n_5\ : STD_LOGIC;
  signal \g0_b0__2_i_12_n_5\ : STD_LOGIC;
  signal \g0_b0__2_i_13_n_5\ : STD_LOGIC;
  signal \g0_b0__2_i_14_n_5\ : STD_LOGIC;
  signal \g0_b0__2_i_4_n_10\ : STD_LOGIC;
  signal \g0_b0__2_i_4_n_11\ : STD_LOGIC;
  signal \g0_b0__2_i_4_n_12\ : STD_LOGIC;
  signal \g0_b0__2_i_4_n_9\ : STD_LOGIC;
  signal \g0_b0__2_i_5_n_5\ : STD_LOGIC;
  signal \g0_b0__2_i_6_n_5\ : STD_LOGIC;
  signal \g0_b0__2_i_7_n_5\ : STD_LOGIC;
  signal \g0_b0__2_i_8_n_5\ : STD_LOGIC;
  signal \g0_b0__2_i_9_n_5\ : STD_LOGIC;
  signal g0_b0_i_10_n_5 : STD_LOGIC;
  signal g0_b0_i_11_n_5 : STD_LOGIC;
  signal g0_b0_i_12_n_5 : STD_LOGIC;
  signal g0_b0_i_1_n_10 : STD_LOGIC;
  signal g0_b0_i_1_n_11 : STD_LOGIC;
  signal g0_b0_i_1_n_12 : STD_LOGIC;
  signal g0_b0_i_1_n_9 : STD_LOGIC;
  signal g0_b0_i_3_n_5 : STD_LOGIC;
  signal g0_b0_i_4_n_5 : STD_LOGIC;
  signal g0_b0_i_5_n_5 : STD_LOGIC;
  signal g0_b0_i_6_n_5 : STD_LOGIC;
  signal g0_b0_i_7_n_5 : STD_LOGIC;
  signal g0_b0_i_8_n_5 : STD_LOGIC;
  signal g0_b0_i_9_n_5 : STD_LOGIC;
  signal \grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_barWidth\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \icmp_ln1072_8_reg_4134[0]_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln1072_8_reg_4134[0]_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln1072_8_reg_4134[0]_i_5_n_5\ : STD_LOGIC;
  signal \icmp_ln1072_8_reg_4134[0]_i_6_n_5\ : STD_LOGIC;
  signal \icmp_ln1072_8_reg_4134[0]_i_7_n_5\ : STD_LOGIC;
  signal \icmp_ln1072_8_reg_4134[0]_i_8_n_5\ : STD_LOGIC;
  signal \icmp_ln1072_8_reg_4134_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \icmp_ln1072_8_reg_4134_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \icmp_ln1072_8_reg_4134_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \icmp_ln1072_reg_4125[0]_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln1072_reg_4125[0]_i_5_n_5\ : STD_LOGIC;
  signal \icmp_ln1072_reg_4125[0]_i_6_n_5\ : STD_LOGIC;
  signal \icmp_ln1072_reg_4125[0]_i_7_n_5\ : STD_LOGIC;
  signal \icmp_ln1072_reg_4125[0]_i_8_n_5\ : STD_LOGIC;
  signal \icmp_ln1072_reg_4125[0]_i_9_n_5\ : STD_LOGIC;
  signal \icmp_ln1072_reg_4125_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \icmp_ln1072_reg_4125_reg[0]_i_3_n_11\ : STD_LOGIC;
  signal \icmp_ln1072_reg_4125_reg[0]_i_3_n_12\ : STD_LOGIC;
  signal \icmp_ln1428_1_reg_550[0]_i_10_n_5\ : STD_LOGIC;
  signal \icmp_ln1428_1_reg_550[0]_i_11_n_5\ : STD_LOGIC;
  signal \icmp_ln1428_1_reg_550[0]_i_12_n_5\ : STD_LOGIC;
  signal \icmp_ln1428_1_reg_550[0]_i_13_n_5\ : STD_LOGIC;
  signal \icmp_ln1428_1_reg_550[0]_i_14_n_5\ : STD_LOGIC;
  signal \icmp_ln1428_1_reg_550[0]_i_15_n_5\ : STD_LOGIC;
  signal \icmp_ln1428_1_reg_550[0]_i_16_n_5\ : STD_LOGIC;
  signal \icmp_ln1428_1_reg_550[0]_i_17_n_5\ : STD_LOGIC;
  signal \icmp_ln1428_1_reg_550[0]_i_18_n_5\ : STD_LOGIC;
  signal \icmp_ln1428_1_reg_550[0]_i_19_n_5\ : STD_LOGIC;
  signal \icmp_ln1428_1_reg_550[0]_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln1428_1_reg_550[0]_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln1428_1_reg_550[0]_i_5_n_5\ : STD_LOGIC;
  signal \icmp_ln1428_1_reg_550[0]_i_6_n_5\ : STD_LOGIC;
  signal \icmp_ln1428_1_reg_550[0]_i_7_n_5\ : STD_LOGIC;
  signal \icmp_ln1428_1_reg_550[0]_i_8_n_5\ : STD_LOGIC;
  signal \icmp_ln1428_1_reg_550[0]_i_9_n_5\ : STD_LOGIC;
  signal \icmp_ln1428_1_reg_550_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \icmp_ln1428_1_reg_550_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \icmp_ln1428_1_reg_550_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \icmp_ln1428_1_reg_550_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \icmp_ln1428_1_reg_550_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \icmp_ln1428_reg_544[0]_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln1428_reg_544[0]_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln1428_reg_544[0]_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln1428_reg_544[0]_i_5_n_5\ : STD_LOGIC;
  signal \icmp_ln1428_reg_544[0]_i_6_n_5\ : STD_LOGIC;
  signal \icmp_ln1428_reg_544[0]_i_7_n_5\ : STD_LOGIC;
  signal icmp_ln455_fu_549_p2 : STD_LOGIC;
  signal \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]\ : STD_LOGIC;
  signal \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_0\ : STD_LOGIC;
  signal \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_1\ : STD_LOGIC;
  signal \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_2\ : STD_LOGIC;
  signal \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_3\ : STD_LOGIC;
  signal \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_5\ : STD_LOGIC;
  signal \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_6\ : STD_LOGIC;
  signal \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_7\ : STD_LOGIC;
  signal \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_8\ : STD_LOGIC;
  signal \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_9\ : STD_LOGIC;
  signal \^icmp_ln729_reg_706_pp0_iter3_reg_reg[0]__0\ : STD_LOGIC;
  signal \^icmp_ln729_reg_706_pp0_iter3_reg_reg[0]__0_0\ : STD_LOGIC;
  signal \icmp_ln936_reg_401[0]_i_8_n_5\ : STD_LOGIC;
  signal int_ZplateHorContDelta0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_ZplateHorContDelta[15]_i_1_n_5\ : STD_LOGIC;
  signal \^int_zplatehorcontdelta_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^int_zplatehorcontstart_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal int_ZplateVerContDelta0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_ZplateVerContDelta[15]_i_1_n_5\ : STD_LOGIC;
  signal \^int_zplatevercontdelta_reg[15]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal int_ZplateVerContStart0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_ZplateVerContStart[15]_i_1_n_5\ : STD_LOGIC;
  signal \^int_zplatevercontstart_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal int_ap_ready : STD_LOGIC;
  signal int_ap_ready_i_1_n_5 : STD_LOGIC;
  signal int_ap_start5_out : STD_LOGIC;
  signal int_ap_start_i_1_n_5 : STD_LOGIC;
  signal int_auto_restart_i_1_n_5 : STD_LOGIC;
  signal int_auto_restart_i_2_n_5 : STD_LOGIC;
  signal int_bck_motion_en0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_bck_motion_en[15]_i_1_n_5\ : STD_LOGIC;
  signal int_bckgndId0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \int_bckgndId[7]_i_1_n_5\ : STD_LOGIC;
  signal \^int_bckgndid_reg[0]_0\ : STD_LOGIC;
  signal \^int_bckgndid_reg[0]_1\ : STD_LOGIC;
  signal \^int_bckgndid_reg[0]_4\ : STD_LOGIC;
  signal \^int_bckgndid_reg[0]_7\ : STD_LOGIC;
  signal \^int_bckgndid_reg[1]_1\ : STD_LOGIC;
  signal \^int_bckgndid_reg[1]_12\ : STD_LOGIC;
  signal \^int_bckgndid_reg[1]_13\ : STD_LOGIC;
  signal \^int_bckgndid_reg[1]_2\ : STD_LOGIC;
  signal \^int_bckgndid_reg[1]_3\ : STD_LOGIC;
  signal \^int_bckgndid_reg[1]_4\ : STD_LOGIC;
  signal \^int_bckgndid_reg[1]_5\ : STD_LOGIC;
  signal \^int_bckgndid_reg[1]_6\ : STD_LOGIC;
  signal \^int_bckgndid_reg[1]_8\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^int_bckgndid_reg[2]_0\ : STD_LOGIC;
  signal \^int_bckgndid_reg[2]_1\ : STD_LOGIC;
  signal \^int_bckgndid_reg[2]_2\ : STD_LOGIC;
  signal \^int_bckgndid_reg[2]_3\ : STD_LOGIC;
  signal \^int_bckgndid_reg[6]_0\ : STD_LOGIC;
  signal int_boxColorB0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_boxColorB[15]_i_1_n_5\ : STD_LOGIC;
  signal \^int_boxcolorb_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal int_boxColorG0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_boxColorG[15]_i_1_n_5\ : STD_LOGIC;
  signal \^int_boxcolorg_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal int_boxColorR0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_boxColorR[15]_i_1_n_5\ : STD_LOGIC;
  signal \^int_boxcolorr_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal int_boxSize0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_boxSize[15]_i_1_n_5\ : STD_LOGIC;
  signal \^int_boxsize_reg[14]_0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal int_colorFormat0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \int_colorFormat[7]_i_1_n_5\ : STD_LOGIC;
  signal \^int_colorformat_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^int_colorformat_reg[7]_0\ : STD_LOGIC;
  signal int_crossHairX0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_crossHairX[15]_i_1_n_5\ : STD_LOGIC;
  signal \^int_crosshairx_reg[15]_0\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal int_crossHairY0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_crossHairY[15]_i_1_n_5\ : STD_LOGIC;
  signal \^int_crosshairy_reg[5]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal int_dpDynamicRange0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \int_dpDynamicRange[7]_i_1_n_5\ : STD_LOGIC;
  signal \int_dpDynamicRange_reg_n_5_[0]\ : STD_LOGIC;
  signal \int_dpDynamicRange_reg_n_5_[1]\ : STD_LOGIC;
  signal \int_dpDynamicRange_reg_n_5_[2]\ : STD_LOGIC;
  signal \int_dpDynamicRange_reg_n_5_[3]\ : STD_LOGIC;
  signal \int_dpDynamicRange_reg_n_5_[4]\ : STD_LOGIC;
  signal \int_dpDynamicRange_reg_n_5_[5]\ : STD_LOGIC;
  signal \int_dpDynamicRange_reg_n_5_[6]\ : STD_LOGIC;
  signal \int_dpDynamicRange_reg_n_5_[7]\ : STD_LOGIC;
  signal int_dpYUVCoef0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \int_dpYUVCoef[7]_i_1_n_5\ : STD_LOGIC;
  signal int_enableInput0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \int_enableInput[7]_i_1_n_5\ : STD_LOGIC;
  signal int_field_id0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_field_id[15]_i_1_n_5\ : STD_LOGIC;
  signal int_gie_i_1_n_5 : STD_LOGIC;
  signal int_gie_i_2_n_5 : STD_LOGIC;
  signal int_gie_i_3_n_5 : STD_LOGIC;
  signal int_gie_reg_n_5 : STD_LOGIC;
  signal int_height0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_height[15]_i_1_n_5\ : STD_LOGIC;
  signal \^int_height_reg[15]_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal int_ier12_out : STD_LOGIC;
  signal \int_ier[5]_i_2_n_5\ : STD_LOGIC;
  signal \int_ier_reg_n_5_[0]\ : STD_LOGIC;
  signal \int_ier_reg_n_5_[2]\ : STD_LOGIC;
  signal \int_ier_reg_n_5_[3]\ : STD_LOGIC;
  signal \int_ier_reg_n_5_[4]\ : STD_LOGIC;
  signal int_isr9_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_5\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_5\ : STD_LOGIC;
  signal \int_isr[5]_i_1_n_5\ : STD_LOGIC;
  signal \int_isr_reg_n_5_[0]\ : STD_LOGIC;
  signal \int_isr_reg_n_5_[5]\ : STD_LOGIC;
  signal int_maskId0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \int_maskId[7]_i_1_n_5\ : STD_LOGIC;
  signal int_motionSpeed0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \int_motionSpeed[7]_i_1_n_5\ : STD_LOGIC;
  signal \^int_motionspeed_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal int_ovrlayId0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \int_ovrlayId[7]_i_1_n_5\ : STD_LOGIC;
  signal int_passthruEndX0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_passthruEndX[15]_i_1_n_5\ : STD_LOGIC;
  signal \^int_passthruendx_reg[15]_0\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal int_passthruEndY0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_passthruEndY[15]_i_1_n_5\ : STD_LOGIC;
  signal \^int_passthruendy_reg[15]_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal int_passthruStartX0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_passthruStartX[15]_i_1_n_5\ : STD_LOGIC;
  signal \^int_passthrustartx_reg[15]_0\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal int_passthruStartY0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_passthruStartY[15]_i_1_n_5\ : STD_LOGIC;
  signal \^int_passthrustarty_reg[15]_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal int_task_ap_done : STD_LOGIC;
  signal int_task_ap_done_i_1_n_5 : STD_LOGIC;
  signal int_task_ap_done_i_2_n_5 : STD_LOGIC;
  signal int_task_ap_done_i_3_n_5 : STD_LOGIC;
  signal int_width0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_width[15]_i_1_n_5\ : STD_LOGIC;
  signal \^int_width_reg[10]_0\ : STD_LOGIC;
  signal \^int_width_reg[10]_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^int_width_reg[12]_0\ : STD_LOGIC;
  signal \^int_width_reg[13]_4\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^int_width_reg[13]_5\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^int_width_reg[4]_0\ : STD_LOGIC;
  signal maskId : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \or_ln691_2_reg_4394[0]_i_10_n_5\ : STD_LOGIC;
  signal \or_ln691_2_reg_4394[0]_i_11_n_5\ : STD_LOGIC;
  signal \or_ln691_2_reg_4394[0]_i_12_n_5\ : STD_LOGIC;
  signal \or_ln691_2_reg_4394[0]_i_20_n_5\ : STD_LOGIC;
  signal \or_ln691_2_reg_4394[0]_i_28_n_5\ : STD_LOGIC;
  signal \or_ln691_2_reg_4394[0]_i_29_n_5\ : STD_LOGIC;
  signal \or_ln691_2_reg_4394[0]_i_30_n_5\ : STD_LOGIC;
  signal \or_ln691_2_reg_4394[0]_i_31_n_5\ : STD_LOGIC;
  signal \or_ln691_2_reg_4394[0]_i_32_n_5\ : STD_LOGIC;
  signal \or_ln691_2_reg_4394[0]_i_33_n_5\ : STD_LOGIC;
  signal \or_ln691_2_reg_4394[0]_i_34_n_5\ : STD_LOGIC;
  signal \or_ln691_2_reg_4394[0]_i_35_n_5\ : STD_LOGIC;
  signal \or_ln691_2_reg_4394[0]_i_36_n_5\ : STD_LOGIC;
  signal \or_ln691_2_reg_4394[0]_i_5_n_5\ : STD_LOGIC;
  signal \or_ln691_2_reg_4394[0]_i_6_n_5\ : STD_LOGIC;
  signal \or_ln691_2_reg_4394[0]_i_7_n_5\ : STD_LOGIC;
  signal \or_ln691_2_reg_4394[0]_i_8_n_5\ : STD_LOGIC;
  signal \or_ln691_2_reg_4394[0]_i_9_n_5\ : STD_LOGIC;
  signal \or_ln691_2_reg_4394_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \or_ln691_2_reg_4394_reg[0]_i_3_n_11\ : STD_LOGIC;
  signal \or_ln691_2_reg_4394_reg[0]_i_3_n_12\ : STD_LOGIC;
  signal \or_ln691_2_reg_4394_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \or_ln691_2_reg_4394_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \or_ln691_2_reg_4394_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \or_ln691_2_reg_4394_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \or_ln691_2_reg_4394_reg[0]_i_4_n_10\ : STD_LOGIC;
  signal \or_ln691_2_reg_4394_reg[0]_i_4_n_11\ : STD_LOGIC;
  signal \or_ln691_2_reg_4394_reg[0]_i_4_n_12\ : STD_LOGIC;
  signal \or_ln691_2_reg_4394_reg[0]_i_4_n_6\ : STD_LOGIC;
  signal \or_ln691_2_reg_4394_reg[0]_i_4_n_7\ : STD_LOGIC;
  signal \or_ln691_2_reg_4394_reg[0]_i_4_n_8\ : STD_LOGIC;
  signal \or_ln691_2_reg_4394_reg[0]_i_4_n_9\ : STD_LOGIC;
  signal \or_ln691_6_reg_4401[0]_i_10_n_5\ : STD_LOGIC;
  signal \or_ln691_6_reg_4401[0]_i_11_n_5\ : STD_LOGIC;
  signal \or_ln691_6_reg_4401[0]_i_19_n_5\ : STD_LOGIC;
  signal \or_ln691_6_reg_4401[0]_i_27_n_5\ : STD_LOGIC;
  signal \or_ln691_6_reg_4401[0]_i_28_n_5\ : STD_LOGIC;
  signal \or_ln691_6_reg_4401[0]_i_29_n_5\ : STD_LOGIC;
  signal \or_ln691_6_reg_4401[0]_i_30_n_5\ : STD_LOGIC;
  signal \or_ln691_6_reg_4401[0]_i_31_n_5\ : STD_LOGIC;
  signal \or_ln691_6_reg_4401[0]_i_32_n_5\ : STD_LOGIC;
  signal \or_ln691_6_reg_4401[0]_i_33_n_5\ : STD_LOGIC;
  signal \or_ln691_6_reg_4401[0]_i_34_n_5\ : STD_LOGIC;
  signal \or_ln691_6_reg_4401[0]_i_35_n_5\ : STD_LOGIC;
  signal \or_ln691_6_reg_4401[0]_i_4_n_5\ : STD_LOGIC;
  signal \or_ln691_6_reg_4401[0]_i_5_n_5\ : STD_LOGIC;
  signal \or_ln691_6_reg_4401[0]_i_6_n_5\ : STD_LOGIC;
  signal \or_ln691_6_reg_4401[0]_i_7_n_5\ : STD_LOGIC;
  signal \or_ln691_6_reg_4401[0]_i_8_n_5\ : STD_LOGIC;
  signal \or_ln691_6_reg_4401[0]_i_9_n_5\ : STD_LOGIC;
  signal \or_ln691_6_reg_4401_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \or_ln691_6_reg_4401_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \or_ln691_6_reg_4401_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \or_ln691_6_reg_4401_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \or_ln691_6_reg_4401_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \or_ln691_6_reg_4401_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \or_ln691_6_reg_4401_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \or_ln691_6_reg_4401_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \or_ln691_6_reg_4401_reg[0]_i_3_n_11\ : STD_LOGIC;
  signal \or_ln691_6_reg_4401_reg[0]_i_3_n_12\ : STD_LOGIC;
  signal \or_ln691_6_reg_4401_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \or_ln691_6_reg_4401_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \or_ln691_6_reg_4401_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \or_ln691_6_reg_4401_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal ovrlayId : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal p_0_in6_in : STD_LOGIC;
  signal p_1_in1_in : STD_LOGIC;
  signal p_26_in : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \p_reg_reg_i_18__0_n_5\ : STD_LOGIC;
  signal passthruEndX : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal passthruStartX : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rdata : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \rdata[0]_i_12_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_13_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_14_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_15_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_8_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_9_n_5\ : STD_LOGIC;
  signal \rdata[10]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[10]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[10]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[10]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[10]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[10]_i_8_n_5\ : STD_LOGIC;
  signal \rdata[10]_i_9_n_5\ : STD_LOGIC;
  signal \rdata[11]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[11]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[11]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[11]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[11]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[11]_i_8_n_5\ : STD_LOGIC;
  signal \rdata[11]_i_9_n_5\ : STD_LOGIC;
  signal \rdata[12]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[12]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[12]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[12]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[12]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[12]_i_8_n_5\ : STD_LOGIC;
  signal \rdata[12]_i_9_n_5\ : STD_LOGIC;
  signal \rdata[13]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[13]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[13]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[13]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[13]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[13]_i_8_n_5\ : STD_LOGIC;
  signal \rdata[13]_i_9_n_5\ : STD_LOGIC;
  signal \rdata[14]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[14]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[14]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[14]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[14]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[14]_i_8_n_5\ : STD_LOGIC;
  signal \rdata[14]_i_9_n_5\ : STD_LOGIC;
  signal \rdata[15]_i_10_n_5\ : STD_LOGIC;
  signal \rdata[15]_i_11_n_5\ : STD_LOGIC;
  signal \rdata[15]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[15]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[15]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[15]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[15]_i_8_n_5\ : STD_LOGIC;
  signal \rdata[15]_i_9_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_10_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_11_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_12_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_13_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_14_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_9_n_5\ : STD_LOGIC;
  signal \rdata[2]_i_10_n_5\ : STD_LOGIC;
  signal \rdata[2]_i_11_n_5\ : STD_LOGIC;
  signal \rdata[2]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[2]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[2]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[2]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[2]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[2]_i_8_n_5\ : STD_LOGIC;
  signal \rdata[2]_i_9_n_5\ : STD_LOGIC;
  signal \rdata[3]_i_10_n_5\ : STD_LOGIC;
  signal \rdata[3]_i_11_n_5\ : STD_LOGIC;
  signal \rdata[3]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[3]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[3]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[3]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[3]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[3]_i_8_n_5\ : STD_LOGIC;
  signal \rdata[3]_i_9_n_5\ : STD_LOGIC;
  signal \rdata[4]_i_10_n_5\ : STD_LOGIC;
  signal \rdata[4]_i_11_n_5\ : STD_LOGIC;
  signal \rdata[4]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[4]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[4]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[4]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[4]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[4]_i_8_n_5\ : STD_LOGIC;
  signal \rdata[4]_i_9_n_5\ : STD_LOGIC;
  signal \rdata[5]_i_10_n_5\ : STD_LOGIC;
  signal \rdata[5]_i_11_n_5\ : STD_LOGIC;
  signal \rdata[5]_i_12_n_5\ : STD_LOGIC;
  signal \rdata[5]_i_13_n_5\ : STD_LOGIC;
  signal \rdata[5]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[5]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[5]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[5]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[5]_i_8_n_5\ : STD_LOGIC;
  signal \rdata[5]_i_9_n_5\ : STD_LOGIC;
  signal \rdata[6]_i_10_n_5\ : STD_LOGIC;
  signal \rdata[6]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[6]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[6]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[6]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[6]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[6]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[6]_i_8_n_5\ : STD_LOGIC;
  signal \rdata[6]_i_9_n_5\ : STD_LOGIC;
  signal \rdata[7]_i_10_n_5\ : STD_LOGIC;
  signal \rdata[7]_i_11_n_5\ : STD_LOGIC;
  signal \rdata[7]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[7]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[7]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[7]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[7]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[7]_i_8_n_5\ : STD_LOGIC;
  signal \rdata[7]_i_9_n_5\ : STD_LOGIC;
  signal \rdata[8]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[8]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[8]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[8]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[8]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[8]_i_8_n_5\ : STD_LOGIC;
  signal \rdata[8]_i_9_n_5\ : STD_LOGIC;
  signal \rdata[9]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[9]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[9]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[9]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[9]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[9]_i_8_n_5\ : STD_LOGIC;
  signal \rdata[9]_i_9_n_5\ : STD_LOGIC;
  signal \rdata_reg[0]_i_10_n_5\ : STD_LOGIC;
  signal \rdata_reg[0]_i_11_n_5\ : STD_LOGIC;
  signal \rdata_reg[0]_i_4_n_5\ : STD_LOGIC;
  signal \rdata_reg[10]_i_2_n_5\ : STD_LOGIC;
  signal \rdata_reg[11]_i_2_n_5\ : STD_LOGIC;
  signal \rdata_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \rdata_reg[13]_i_2_n_5\ : STD_LOGIC;
  signal \rdata_reg[14]_i_2_n_5\ : STD_LOGIC;
  signal \rdata_reg[15]_i_3_n_5\ : STD_LOGIC;
  signal \rdata_reg[1]_i_4_n_5\ : STD_LOGIC;
  signal \rdata_reg[1]_i_6_n_5\ : STD_LOGIC;
  signal \rdata_reg[1]_i_7_n_5\ : STD_LOGIC;
  signal \rdata_reg[1]_i_8_n_5\ : STD_LOGIC;
  signal \rdata_reg[2]_i_4_n_5\ : STD_LOGIC;
  signal \rdata_reg[3]_i_4_n_5\ : STD_LOGIC;
  signal \rdata_reg[4]_i_4_n_5\ : STD_LOGIC;
  signal \rdata_reg[5]_i_6_n_5\ : STD_LOGIC;
  signal \rdata_reg[5]_i_7_n_5\ : STD_LOGIC;
  signal \rdata_reg[7]_i_4_n_5\ : STD_LOGIC;
  signal \rdata_reg[8]_i_3_n_5\ : STD_LOGIC;
  signal \rdata_reg[9]_i_2_n_5\ : STD_LOGIC;
  signal \^s_axi_ctrl_bvalid\ : STD_LOGIC;
  signal \^s_axi_ctrl_rvalid\ : STD_LOGIC;
  signal \sub_ln229_1_reg_4138[0]_i_10_n_5\ : STD_LOGIC;
  signal \sub_ln229_1_reg_4138[0]_i_11_n_5\ : STD_LOGIC;
  signal \sub_ln229_1_reg_4138[0]_i_12_n_5\ : STD_LOGIC;
  signal \sub_ln229_1_reg_4138[0]_i_4_n_5\ : STD_LOGIC;
  signal \sub_ln229_1_reg_4138[0]_i_5_n_5\ : STD_LOGIC;
  signal \sub_ln229_1_reg_4138[0]_i_6_n_5\ : STD_LOGIC;
  signal \sub_ln229_1_reg_4138[0]_i_7_n_5\ : STD_LOGIC;
  signal \sub_ln229_1_reg_4138[0]_i_8_n_5\ : STD_LOGIC;
  signal \sub_ln229_1_reg_4138[0]_i_9_n_5\ : STD_LOGIC;
  signal \sub_ln229_1_reg_4138[10]_i_10_n_5\ : STD_LOGIC;
  signal \sub_ln229_1_reg_4138[10]_i_3_n_5\ : STD_LOGIC;
  signal \sub_ln229_1_reg_4138[10]_i_5_n_5\ : STD_LOGIC;
  signal \sub_ln229_1_reg_4138[10]_i_6_n_5\ : STD_LOGIC;
  signal \sub_ln229_1_reg_4138[10]_i_7_n_5\ : STD_LOGIC;
  signal \sub_ln229_1_reg_4138[10]_i_8_n_5\ : STD_LOGIC;
  signal \sub_ln229_1_reg_4138[7]_i_10_n_5\ : STD_LOGIC;
  signal \sub_ln229_1_reg_4138[7]_i_11_n_5\ : STD_LOGIC;
  signal \sub_ln229_1_reg_4138[7]_i_12_n_5\ : STD_LOGIC;
  signal \sub_ln229_1_reg_4138[7]_i_13_n_5\ : STD_LOGIC;
  signal \sub_ln229_1_reg_4138[7]_i_14_n_5\ : STD_LOGIC;
  signal \sub_ln229_1_reg_4138[7]_i_15_n_5\ : STD_LOGIC;
  signal \sub_ln229_1_reg_4138[7]_i_16_n_5\ : STD_LOGIC;
  signal \sub_ln229_1_reg_4138[7]_i_17_n_5\ : STD_LOGIC;
  signal \sub_ln229_1_reg_4138[7]_i_20_n_5\ : STD_LOGIC;
  signal \sub_ln229_1_reg_4138[7]_i_22_n_5\ : STD_LOGIC;
  signal \sub_ln229_1_reg_4138[7]_i_24_n_5\ : STD_LOGIC;
  signal \sub_ln229_1_reg_4138[7]_i_4_n_5\ : STD_LOGIC;
  signal \sub_ln229_1_reg_4138[7]_i_5_n_5\ : STD_LOGIC;
  signal \sub_ln229_1_reg_4138[7]_i_7_n_5\ : STD_LOGIC;
  signal \sub_ln229_1_reg_4138[7]_i_8_n_5\ : STD_LOGIC;
  signal \sub_ln229_1_reg_4138[7]_i_9_n_5\ : STD_LOGIC;
  signal \sub_ln229_1_reg_4138_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \sub_ln229_1_reg_4138_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \sub_ln229_1_reg_4138_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \sub_ln229_1_reg_4138_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln229_1_reg_4138_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \sub_ln229_1_reg_4138_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \sub_ln229_1_reg_4138_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \sub_ln229_1_reg_4138_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \sub_ln229_1_reg_4138_reg[10]_i_2_n_11\ : STD_LOGIC;
  signal \sub_ln229_1_reg_4138_reg[10]_i_2_n_12\ : STD_LOGIC;
  signal \sub_ln229_1_reg_4138_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \sub_ln229_1_reg_4138_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \sub_ln229_1_reg_4138_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \sub_ln229_1_reg_4138_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln229_1_reg_4138_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \sub_ln229_1_reg_4138_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \sub_ln229_1_reg_4138_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \sub_ln229_1_reg_4138_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \sub_ln229_reg_4129[0]_i_10_n_5\ : STD_LOGIC;
  signal \sub_ln229_reg_4129[0]_i_11_n_5\ : STD_LOGIC;
  signal \sub_ln229_reg_4129[0]_i_12_n_5\ : STD_LOGIC;
  signal \sub_ln229_reg_4129[0]_i_4_n_5\ : STD_LOGIC;
  signal \sub_ln229_reg_4129[0]_i_5_n_5\ : STD_LOGIC;
  signal \sub_ln229_reg_4129[0]_i_6_n_5\ : STD_LOGIC;
  signal \sub_ln229_reg_4129[0]_i_7_n_5\ : STD_LOGIC;
  signal \sub_ln229_reg_4129[0]_i_8_n_5\ : STD_LOGIC;
  signal \sub_ln229_reg_4129[0]_i_9_n_5\ : STD_LOGIC;
  signal \sub_ln229_reg_4129[10]_i_3_n_5\ : STD_LOGIC;
  signal \sub_ln229_reg_4129[10]_i_5_n_5\ : STD_LOGIC;
  signal \sub_ln229_reg_4129[10]_i_6_n_5\ : STD_LOGIC;
  signal \sub_ln229_reg_4129[10]_i_7_n_5\ : STD_LOGIC;
  signal \sub_ln229_reg_4129[7]_i_10_n_5\ : STD_LOGIC;
  signal \sub_ln229_reg_4129[7]_i_11_n_5\ : STD_LOGIC;
  signal \sub_ln229_reg_4129[7]_i_12_n_5\ : STD_LOGIC;
  signal \sub_ln229_reg_4129[7]_i_13_n_5\ : STD_LOGIC;
  signal \sub_ln229_reg_4129[7]_i_14_n_5\ : STD_LOGIC;
  signal \sub_ln229_reg_4129[7]_i_15_n_5\ : STD_LOGIC;
  signal \sub_ln229_reg_4129[7]_i_16_n_5\ : STD_LOGIC;
  signal \sub_ln229_reg_4129[7]_i_17_n_5\ : STD_LOGIC;
  signal \sub_ln229_reg_4129[7]_i_4_n_5\ : STD_LOGIC;
  signal \sub_ln229_reg_4129[7]_i_5_n_5\ : STD_LOGIC;
  signal \sub_ln229_reg_4129[7]_i_7_n_5\ : STD_LOGIC;
  signal \sub_ln229_reg_4129[7]_i_8_n_5\ : STD_LOGIC;
  signal \sub_ln229_reg_4129[7]_i_9_n_5\ : STD_LOGIC;
  signal \sub_ln229_reg_4129_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \sub_ln229_reg_4129_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \sub_ln229_reg_4129_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \sub_ln229_reg_4129_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln229_reg_4129_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \sub_ln229_reg_4129_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \sub_ln229_reg_4129_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \sub_ln229_reg_4129_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \sub_ln229_reg_4129_reg[10]_i_2_n_11\ : STD_LOGIC;
  signal \sub_ln229_reg_4129_reg[10]_i_2_n_12\ : STD_LOGIC;
  signal \sub_ln229_reg_4129_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \sub_ln229_reg_4129_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \sub_ln229_reg_4129_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \sub_ln229_reg_4129_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln229_reg_4129_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \sub_ln229_reg_4129_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \sub_ln229_reg_4129_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \sub_ln229_reg_4129_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \tmp_last_V_reg_405[0]_i_10_n_5\ : STD_LOGIC;
  signal \tmp_last_V_reg_405[0]_i_11_n_5\ : STD_LOGIC;
  signal \tmp_last_V_reg_405[0]_i_12_n_5\ : STD_LOGIC;
  signal \tmp_last_V_reg_405[0]_i_13_n_5\ : STD_LOGIC;
  signal \tmp_last_V_reg_405[0]_i_8_n_5\ : STD_LOGIC;
  signal \tpgBackground_U0/g0_b0_i_17_n_5\ : STD_LOGIC;
  signal \tpgBackground_U0/g0_b0_i_18_n_5\ : STD_LOGIC;
  signal \tpgBackground_U0/g0_b0_i_19_n_5\ : STD_LOGIC;
  signal \tpgBackground_U0/g0_b0_i_20_n_5\ : STD_LOGIC;
  signal \tpgBackground_U0/g0_b0_i_21_n_5\ : STD_LOGIC;
  signal \tpgBackground_U0/g0_b0_i_22_n_5\ : STD_LOGIC;
  signal \tpgBackground_U0/g0_b0_i_23_n_5\ : STD_LOGIC;
  signal \tpgBackground_U0/g0_b0_i_24_n_5\ : STD_LOGIC;
  signal \tpgBackground_U0/g0_b0_i_25_n_5\ : STD_LOGIC;
  signal \tpgBackground_U0/g0_b0_i_26_n_5\ : STD_LOGIC;
  signal \tpgBackground_U0/g0_b0_i_36_n_5\ : STD_LOGIC;
  signal \tpgBackground_U0/g0_b0_i_37_n_5\ : STD_LOGIC;
  signal \tpgBackground_U0/g0_b0_i_38_n_5\ : STD_LOGIC;
  signal \tpgBackground_U0/g0_b0_i_39_n_5\ : STD_LOGIC;
  signal \tpgBackground_U0/g0_b0_i_40_n_5\ : STD_LOGIC;
  signal \tpgBackground_U0/g0_b0_i_41_n_5\ : STD_LOGIC;
  signal \vHatch[0]_i_10_n_5\ : STD_LOGIC;
  signal \vHatch[0]_i_11_n_5\ : STD_LOGIC;
  signal \vHatch[0]_i_12_n_5\ : STD_LOGIC;
  signal \vHatch[0]_i_7_n_5\ : STD_LOGIC;
  signal \vHatch[0]_i_8_n_5\ : STD_LOGIC;
  signal \vHatch[0]_i_9_n_5\ : STD_LOGIC;
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_5_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[5]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[6]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[7]\ : STD_LOGIC;
  signal \xCount_V[9]_i_10_n_5\ : STD_LOGIC;
  signal \xCount_V[9]_i_11_n_5\ : STD_LOGIC;
  signal \xCount_V[9]_i_12_n_5\ : STD_LOGIC;
  signal \xCount_V[9]_i_13_n_5\ : STD_LOGIC;
  signal \xCount_V[9]_i_14_n_5\ : STD_LOGIC;
  signal \xCount_V[9]_i_15_n_5\ : STD_LOGIC;
  signal \xCount_V[9]_i_16_n_5\ : STD_LOGIC;
  signal \xCount_V[9]_i_7_n_5\ : STD_LOGIC;
  signal \xCount_V[9]_i_8_n_5\ : STD_LOGIC;
  signal \xCount_V[9]_i_9_n_5\ : STD_LOGIC;
  signal \xCount_V_reg[9]_i_5_n_10\ : STD_LOGIC;
  signal \xCount_V_reg[9]_i_5_n_11\ : STD_LOGIC;
  signal \xCount_V_reg[9]_i_5_n_12\ : STD_LOGIC;
  signal \xCount_V_reg[9]_i_5_n_9\ : STD_LOGIC;
  signal \zonePlateVDelta[15]_i_10_n_5\ : STD_LOGIC;
  signal \zonePlateVDelta[15]_i_4_n_5\ : STD_LOGIC;
  signal \zonePlateVDelta[15]_i_5_n_5\ : STD_LOGIC;
  signal \zonePlateVDelta[15]_i_6_n_5\ : STD_LOGIC;
  signal \zonePlateVDelta[15]_i_7_n_5\ : STD_LOGIC;
  signal \zonePlateVDelta[15]_i_8_n_5\ : STD_LOGIC;
  signal \zonePlateVDelta[15]_i_9_n_5\ : STD_LOGIC;
  signal \zonePlateVDelta[7]_i_10_n_5\ : STD_LOGIC;
  signal \zonePlateVDelta[7]_i_3_n_5\ : STD_LOGIC;
  signal \zonePlateVDelta[7]_i_4_n_5\ : STD_LOGIC;
  signal \zonePlateVDelta[7]_i_5_n_5\ : STD_LOGIC;
  signal \zonePlateVDelta[7]_i_6_n_5\ : STD_LOGIC;
  signal \zonePlateVDelta[7]_i_7_n_5\ : STD_LOGIC;
  signal \zonePlateVDelta[7]_i_8_n_5\ : STD_LOGIC;
  signal \zonePlateVDelta[7]_i_9_n_5\ : STD_LOGIC;
  signal \zonePlateVDelta_reg[15]_i_2_n_10\ : STD_LOGIC;
  signal \zonePlateVDelta_reg[15]_i_2_n_11\ : STD_LOGIC;
  signal \zonePlateVDelta_reg[15]_i_2_n_12\ : STD_LOGIC;
  signal \zonePlateVDelta_reg[15]_i_2_n_6\ : STD_LOGIC;
  signal \zonePlateVDelta_reg[15]_i_2_n_7\ : STD_LOGIC;
  signal \zonePlateVDelta_reg[15]_i_2_n_8\ : STD_LOGIC;
  signal \zonePlateVDelta_reg[15]_i_2_n_9\ : STD_LOGIC;
  signal \zonePlateVDelta_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \zonePlateVDelta_reg[7]_i_2_n_11\ : STD_LOGIC;
  signal \zonePlateVDelta_reg[7]_i_2_n_12\ : STD_LOGIC;
  signal \zonePlateVDelta_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \zonePlateVDelta_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \zonePlateVDelta_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \zonePlateVDelta_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \zonePlateVDelta_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal \NLW_ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_g0_b0__0_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_g0_b0__0_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_g0_b0__2_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_g0_b0__2_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_g0_b0_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal NLW_g0_b0_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_icmp_ln1072_8_reg_4134_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_icmp_ln1072_8_reg_4134_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_icmp_ln1072_reg_4125_reg[0]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_icmp_ln1072_reg_4125_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_icmp_ln1428_1_reg_550_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_icmp_ln1428_1_reg_550_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_or_ln691_2_reg_4394_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_or_ln691_2_reg_4394_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_or_ln691_6_reg_4401_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_or_ln691_6_reg_4401_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_sub_ln229_1_reg_4138_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_sub_ln229_1_reg_4138_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_sub_ln229_1_reg_4138_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_sub_ln229_1_reg_4138_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_sub_ln229_reg_4129_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_sub_ln229_reg_4129_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_sub_ln229_reg_4129_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_sub_ln229_reg_4129_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_xCount_V_reg[9]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_xCount_V_reg[9]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_zonePlateVDelta_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[0]_i_1__3\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[10]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[11]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[12]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[13]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[14]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[15]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[1]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[24]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[25]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[26]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[27]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[28]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[29]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[2]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[30]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[31]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[32]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[33]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[34]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[35]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[36]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[37]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[38]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[39]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[3]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[4]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[5]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[6]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[7]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[8]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[9]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[1]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[2]_i_1\ : label is "soft_lutpair100";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_2__0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_2__1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][10]_srl16_i_1__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][11]_srl16_i_1__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][12]_srl16_i_1__0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][13]_srl16_i_1__0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][14]_srl16_i_1__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][15]_srl16_i_1__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][16]_srl16_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][16]_srl16_i_1__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][17]_srl16_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][17]_srl16_i_1__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][18]_srl16_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][18]_srl16_i_1__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][19]_srl16_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][19]_srl16_i_1__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][1]_srl16_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][1]_srl16_i_1__0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][20]_srl16_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][20]_srl16_i_1__0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][21]_srl16_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][21]_srl16_i_1__0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][22]_srl16_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][22]_srl16_i_1__0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][23]_srl16_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][23]_srl16_i_1__0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][24]_srl16_i_1__0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][25]_srl16_i_1__0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][26]_srl16_i_1__0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][27]_srl16_i_1__0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][28]_srl16_i_1__0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][29]_srl16_i_1__0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][2]_srl16_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][2]_srl16_i_1__0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][30]_srl16_i_1__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][31]_srl16_i_1__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][32]_srl16_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][32]_srl16_i_1__0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][33]_srl16_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][33]_srl16_i_1__0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][34]_srl16_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][34]_srl16_i_1__0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][35]_srl16_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][35]_srl16_i_1__0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][36]_srl16_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][36]_srl16_i_1__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][37]_srl16_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][37]_srl16_i_1__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][38]_srl16_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][38]_srl16_i_1__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][39]_srl16_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][39]_srl16_i_1__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][3]_srl16_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][3]_srl16_i_1__0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][40]_srl16_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][40]_srl16_i_1__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][41]_srl16_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][41]_srl16_i_1__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][42]_srl16_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][42]_srl16_i_1__0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][43]_srl16_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][43]_srl16_i_1__0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][44]_srl16_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][44]_srl16_i_1__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][45]_srl16_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][45]_srl16_i_1__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][46]_srl16_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][46]_srl16_i_1__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][47]_srl16_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][47]_srl16_i_1__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][4]_srl16_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][4]_srl16_i_1__0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][5]_srl16_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][5]_srl16_i_1__0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][6]_srl16_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][6]_srl16_i_1__0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][7]_srl16_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][7]_srl16_i_1__0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][8]_srl16_i_1__0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][9]_srl16_i_1__0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \add_ln1306_2_reg_4206[15]_i_2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__4\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__2\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__3\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[0]_i_4\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_4\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_8\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_4\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_7\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_3\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_7\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_10\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_12\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_13\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_14\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_6\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_7\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_9\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[0]_i_6\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[0]_i_8\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_3\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_10\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_11\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[0]_i_4\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[7]_i_6\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]_i_7\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[4]_i_5\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[4]_i_9\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_4\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_6\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_9\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[3]_i_2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[4]_i_6\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[5]_i_6\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_11\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_16\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_17\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_18\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_19\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_9\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[0]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[2]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[4]_i_7\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[4]_i_9\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[7]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[7]_i_4\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[7]_i_6\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059[0]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059[4]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059[7]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996[0]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996[5]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996[6]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933[0]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \ap_return_int_reg[0]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \ap_return_int_reg[2]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \ap_return_int_reg[3]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \ap_return_int_reg[4]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \ap_return_int_reg[5]_i_2\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \ap_return_int_reg[7]_i_2\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of auto_restart_status_i_1 : label is "soft_lutpair99";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \g0_b0__0_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \g0_b0__2_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of g0_b0_i_1 : label is 11;
  attribute SOFT_HLUTNM of grp_tpgPatternBox_fu_305_ap_start_reg_i_2 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of grp_tpgPatternCheckerBoard_fu_1385_ap_start_reg_i_3 : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of grp_tpgPatternTartanColorBars_fu_1413_ap_start_reg_i_2 : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \hdata_flag_1_fu_478[0]_i_2\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \hdata_loc_0_fu_266[3]_i_3\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \icmp_ln1050_reg_4081[0]_i_3\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \icmp_ln1428_1_reg_550[0]_i_14\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \icmp_ln1428_1_reg_550[0]_i_15\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \icmp_ln1428_1_reg_550[0]_i_16\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \icmp_ln1428_1_reg_550[0]_i_17\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \icmp_ln936_reg_401[0]_i_5\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \int_ZplateHorContDelta[0]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \int_ZplateHorContDelta[10]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \int_ZplateHorContDelta[11]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \int_ZplateHorContDelta[12]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \int_ZplateHorContDelta[13]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \int_ZplateHorContDelta[14]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \int_ZplateHorContDelta[15]_i_2\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \int_ZplateHorContDelta[1]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \int_ZplateHorContDelta[2]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \int_ZplateHorContDelta[3]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \int_ZplateHorContDelta[4]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \int_ZplateHorContDelta[5]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \int_ZplateHorContDelta[6]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \int_ZplateHorContDelta[7]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \int_ZplateHorContDelta[8]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \int_ZplateHorContDelta[9]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \int_ZplateVerContDelta[0]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \int_ZplateVerContDelta[10]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \int_ZplateVerContDelta[11]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \int_ZplateVerContDelta[12]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \int_ZplateVerContDelta[13]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \int_ZplateVerContDelta[14]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \int_ZplateVerContDelta[15]_i_2\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \int_ZplateVerContDelta[1]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \int_ZplateVerContDelta[2]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \int_ZplateVerContDelta[3]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \int_ZplateVerContDelta[4]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \int_ZplateVerContDelta[5]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \int_ZplateVerContDelta[6]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \int_ZplateVerContDelta[7]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \int_ZplateVerContDelta[8]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \int_ZplateVerContDelta[9]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \int_ZplateVerContStart[0]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \int_ZplateVerContStart[10]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \int_ZplateVerContStart[11]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \int_ZplateVerContStart[12]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \int_ZplateVerContStart[13]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \int_ZplateVerContStart[14]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \int_ZplateVerContStart[15]_i_2\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \int_ZplateVerContStart[1]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \int_ZplateVerContStart[2]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \int_ZplateVerContStart[3]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \int_ZplateVerContStart[4]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \int_ZplateVerContStart[5]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \int_ZplateVerContStart[6]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \int_ZplateVerContStart[7]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \int_ZplateVerContStart[8]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \int_ZplateVerContStart[9]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of int_ap_idle_i_1 : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of int_ap_start_i_1 : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \int_bck_motion_en[0]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \int_bck_motion_en[10]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \int_bck_motion_en[11]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \int_bck_motion_en[12]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \int_bck_motion_en[13]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \int_bck_motion_en[14]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \int_bck_motion_en[15]_i_2\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \int_bck_motion_en[1]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \int_bck_motion_en[2]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \int_bck_motion_en[3]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \int_bck_motion_en[4]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \int_bck_motion_en[6]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \int_bck_motion_en[7]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \int_bck_motion_en[8]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \int_bck_motion_en[9]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \int_bckgndId[0]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \int_bckgndId[1]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \int_bckgndId[2]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \int_bckgndId[3]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \int_bckgndId[4]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \int_bckgndId[5]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \int_bckgndId[6]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \int_bckgndId[7]_i_2\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \int_boxColorB[0]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \int_boxColorB[10]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \int_boxColorB[11]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \int_boxColorB[12]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \int_boxColorB[13]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \int_boxColorB[14]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \int_boxColorB[15]_i_2\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \int_boxColorB[1]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \int_boxColorB[2]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \int_boxColorB[3]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \int_boxColorB[4]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \int_boxColorB[5]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \int_boxColorB[6]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \int_boxColorB[7]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \int_boxColorB[8]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \int_boxColorB[9]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \int_boxColorG[0]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \int_boxColorG[10]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \int_boxColorG[11]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \int_boxColorG[12]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \int_boxColorG[13]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \int_boxColorG[14]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \int_boxColorG[15]_i_2\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \int_boxColorG[1]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \int_boxColorG[2]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \int_boxColorG[3]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \int_boxColorG[4]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \int_boxColorG[5]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \int_boxColorG[6]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \int_boxColorG[7]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \int_boxColorG[8]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \int_boxColorG[9]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \int_boxColorR[0]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \int_boxColorR[10]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \int_boxColorR[11]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \int_boxColorR[12]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \int_boxColorR[13]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \int_boxColorR[14]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \int_boxColorR[15]_i_2\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \int_boxColorR[1]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \int_boxColorR[2]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \int_boxColorR[3]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \int_boxColorR[4]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \int_boxColorR[5]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \int_boxColorR[6]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \int_boxColorR[7]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \int_boxColorR[8]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \int_boxColorR[9]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \int_boxSize[0]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \int_boxSize[10]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \int_boxSize[11]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \int_boxSize[12]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \int_boxSize[13]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \int_boxSize[14]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \int_boxSize[15]_i_2\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \int_boxSize[1]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \int_boxSize[2]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \int_boxSize[3]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \int_boxSize[4]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \int_boxSize[5]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \int_boxSize[6]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \int_boxSize[7]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \int_boxSize[8]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \int_boxSize[9]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \int_colorFormat[0]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \int_colorFormat[1]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \int_colorFormat[2]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \int_colorFormat[3]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \int_colorFormat[4]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \int_colorFormat[5]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \int_colorFormat[6]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \int_colorFormat[7]_i_2\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \int_crossHairX[0]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \int_crossHairX[10]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \int_crossHairX[11]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \int_crossHairX[12]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \int_crossHairX[13]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \int_crossHairX[14]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \int_crossHairX[15]_i_2\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \int_crossHairX[1]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \int_crossHairX[2]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \int_crossHairX[3]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \int_crossHairX[4]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \int_crossHairX[5]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \int_crossHairX[6]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \int_crossHairX[7]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \int_crossHairX[8]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \int_crossHairX[9]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \int_crossHairY[0]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \int_crossHairY[10]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \int_crossHairY[11]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \int_crossHairY[12]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \int_crossHairY[13]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \int_crossHairY[14]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \int_crossHairY[15]_i_2\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \int_crossHairY[1]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \int_crossHairY[2]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \int_crossHairY[3]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \int_crossHairY[4]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \int_crossHairY[5]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \int_crossHairY[6]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \int_crossHairY[7]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \int_crossHairY[8]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \int_crossHairY[9]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \int_dpDynamicRange[0]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \int_dpDynamicRange[1]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \int_dpDynamicRange[2]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \int_dpDynamicRange[3]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \int_dpDynamicRange[4]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \int_dpDynamicRange[5]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \int_dpDynamicRange[6]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \int_dpDynamicRange[7]_i_2\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \int_dpYUVCoef[0]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \int_dpYUVCoef[1]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \int_dpYUVCoef[2]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \int_dpYUVCoef[3]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \int_dpYUVCoef[4]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \int_dpYUVCoef[5]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \int_dpYUVCoef[6]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \int_dpYUVCoef[7]_i_2\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \int_enableInput[0]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \int_enableInput[1]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \int_enableInput[2]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \int_enableInput[3]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \int_enableInput[4]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \int_enableInput[5]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \int_enableInput[6]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \int_enableInput[7]_i_2\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \int_field_id[0]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \int_field_id[10]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \int_field_id[11]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \int_field_id[12]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \int_field_id[13]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \int_field_id[14]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \int_field_id[15]_i_2\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \int_field_id[1]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \int_field_id[2]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \int_field_id[3]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \int_field_id[4]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \int_field_id[5]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \int_field_id[6]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \int_field_id[7]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \int_field_id[8]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \int_field_id[9]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of int_gie_i_1 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of int_gie_i_3 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \int_height[0]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \int_height[10]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \int_height[11]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \int_height[12]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \int_height[13]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \int_height[14]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \int_height[15]_i_2\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \int_height[1]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \int_height[2]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \int_height[3]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \int_height[4]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \int_height[5]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \int_height[6]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \int_height[7]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \int_height[8]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \int_height[9]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \int_isr[0]_i_2\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \int_isr[5]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \int_maskId[0]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \int_maskId[1]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \int_maskId[2]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \int_maskId[3]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \int_maskId[4]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \int_maskId[5]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \int_maskId[6]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \int_maskId[7]_i_2\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \int_motionSpeed[0]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \int_motionSpeed[1]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \int_motionSpeed[2]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \int_motionSpeed[3]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \int_motionSpeed[4]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \int_motionSpeed[5]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \int_motionSpeed[6]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \int_motionSpeed[7]_i_2\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \int_ovrlayId[0]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \int_ovrlayId[1]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \int_ovrlayId[2]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \int_ovrlayId[3]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \int_ovrlayId[4]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \int_ovrlayId[5]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \int_ovrlayId[6]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \int_ovrlayId[7]_i_2\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \int_passthruEndX[0]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \int_passthruEndX[10]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \int_passthruEndX[11]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \int_passthruEndX[12]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \int_passthruEndX[13]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \int_passthruEndX[14]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \int_passthruEndX[15]_i_2\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \int_passthruEndX[1]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \int_passthruEndX[2]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \int_passthruEndX[3]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \int_passthruEndX[4]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \int_passthruEndX[5]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \int_passthruEndX[6]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \int_passthruEndX[7]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \int_passthruEndX[8]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \int_passthruEndX[9]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \int_passthruEndY[0]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \int_passthruEndY[10]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \int_passthruEndY[11]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \int_passthruEndY[12]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \int_passthruEndY[13]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \int_passthruEndY[14]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \int_passthruEndY[15]_i_2\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \int_passthruEndY[1]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \int_passthruEndY[2]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \int_passthruEndY[3]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \int_passthruEndY[4]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \int_passthruEndY[5]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \int_passthruEndY[6]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \int_passthruEndY[7]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \int_passthruEndY[8]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \int_passthruEndY[9]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \int_passthruStartX[0]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \int_passthruStartX[10]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \int_passthruStartX[11]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \int_passthruStartX[12]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \int_passthruStartX[13]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \int_passthruStartX[14]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \int_passthruStartX[15]_i_2\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \int_passthruStartX[1]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \int_passthruStartX[2]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \int_passthruStartX[3]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \int_passthruStartX[4]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \int_passthruStartX[5]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \int_passthruStartX[6]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \int_passthruStartX[7]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \int_passthruStartX[8]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \int_passthruStartX[9]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \int_passthruStartY[0]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \int_passthruStartY[10]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \int_passthruStartY[11]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \int_passthruStartY[12]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \int_passthruStartY[13]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \int_passthruStartY[14]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \int_passthruStartY[15]_i_2\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \int_passthruStartY[1]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \int_passthruStartY[2]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \int_passthruStartY[3]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \int_passthruStartY[4]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \int_passthruStartY[5]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \int_passthruStartY[6]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \int_passthruStartY[7]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \int_passthruStartY[8]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \int_passthruStartY[9]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of int_task_ap_done_i_3 : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \int_width[0]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \int_width[10]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \int_width[11]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \int_width[12]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \int_width[13]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \int_width[14]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \int_width[15]_i_2\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \int_width[1]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \int_width[2]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \int_width[3]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \int_width[4]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \int_width[5]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \int_width[6]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \int_width[7]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \int_width[8]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \int_width[9]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \or_ln1918_reg_710[0]_i_3\ : label is "soft_lutpair28";
  attribute COMPARATOR_THRESHOLD of \or_ln691_2_reg_4394_reg[0]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \or_ln691_2_reg_4394_reg[0]_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \or_ln691_6_reg_4401_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \or_ln691_6_reg_4401_reg[0]_i_3\ : label is 11;
  attribute SOFT_HLUTNM of \p_reg_reg_i_10__0\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \p_reg_reg_i_11__0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \p_reg_reg_i_12__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \p_reg_reg_i_13__0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \p_reg_reg_i_14__0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \p_reg_reg_i_15__0\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \p_reg_reg_i_16__0\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \p_reg_reg_i_17__0\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \p_reg_reg_i_18__0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \p_reg_reg_i_2__3\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \p_reg_reg_i_3__4\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \p_reg_reg_i_4__4\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \p_reg_reg_i_5__4\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \p_reg_reg_i_6__4\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \p_reg_reg_i_7__4\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \p_reg_reg_i_8__4\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \p_reg_reg_i_9__1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \rSerie_V[27]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \rSerie_V[27]_i_3\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \rampVal_2_flag_1_fu_474[0]_i_2\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \rampVal_2_loc_0_fu_258[7]_i_3\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \rampVal_3_flag_1_fu_482[0]_i_3\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \rdata[0]_i_6\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \rdata[15]_i_6\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \rdata[1]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \rdata[2]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \rdata[3]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \sub_ln229_1_reg_4138[10]_i_10\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \sub_ln229_1_reg_4138[7]_i_18\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \sub_ln229_1_reg_4138[7]_i_19\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \sub_ln229_1_reg_4138[7]_i_22\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \sub_ln229_1_reg_4138[7]_i_23\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \sub_ln229_1_reg_4138[7]_i_24\ : label is "soft_lutpair101";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sub_ln229_1_reg_4138_reg[10]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln229_1_reg_4138_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln229_reg_4129_reg[10]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln229_reg_4129_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \tmp_last_V_reg_405[0]_i_10\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \tmp_last_V_reg_405[0]_i_11\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \tmp_last_V_reg_405[0]_i_12\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \tmp_last_V_reg_405[0]_i_13\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \tmp_last_V_reg_405[0]_i_15\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \tmp_last_V_reg_405[0]_i_5\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \tmp_last_V_reg_405[0]_i_7\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \tpgBackground_U0/g0_b0_i_20\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \tpgBackground_U0/g0_b0_i_21\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \tpgBackground_U0/g0_b0_i_22\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \tpgBackground_U0/g0_b0_i_23\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \tpgBackground_U0/g0_b0_i_26\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \trunc_ln320_reg_4408[1]_i_3\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \trunc_ln520_1_reg_4047[10]_i_3\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \vHatch[0]_i_5\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \vHatch[0]_i_9\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \xCount_V_7[9]_i_14\ : label is "soft_lutpair0";
  attribute COMPARATOR_THRESHOLD of \xCount_V_reg[9]_i_5\ : label is 11;
  attribute ADDER_THRESHOLD of \zonePlateVDelta_reg[15]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \zonePlateVDelta_reg[7]_i_2\ : label is 35;
begin
  C(15 downto 0) <= \^c\(15 downto 0);
  D(1 downto 0) <= \^d\(1 downto 0);
  E(0) <= \^e\(0);
  \FSM_onehot_rstate_reg[1]_0\ <= \^fsm_onehot_rstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[1]_0\ <= \^fsm_onehot_wstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[2]_0\ <= \^fsm_onehot_wstate_reg[2]_0\;
  Q(15 downto 0) <= \^q\(15 downto 0);
  RSTC <= \^rstc\;
  \ap_return_int_reg_reg[2]\ <= \^ap_return_int_reg_reg[2]\;
  \ap_return_int_reg_reg[3]\ <= \^ap_return_int_reg_reg[3]\;
  \ap_return_int_reg_reg[6]\ <= \^ap_return_int_reg_reg[6]\;
  \ap_return_int_reg_reg[7]\ <= \^ap_return_int_reg_reg[7]\;
  ap_start <= \^ap_start\;
  cmp106_fu_386_p2 <= \^cmp106_fu_386_p2\;
  \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]\ <= \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]\;
  \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_0\ <= \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_0\;
  \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_1\ <= \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_1\;
  \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_2\ <= \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_2\;
  \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_3\ <= \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_3\;
  \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_5\ <= \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_5\;
  \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_6\ <= \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_6\;
  \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_7\ <= \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_7\;
  \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_8\ <= \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_8\;
  \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_9\ <= \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_9\;
  \icmp_ln729_reg_706_pp0_iter3_reg_reg[0]__0\ <= \^icmp_ln729_reg_706_pp0_iter3_reg_reg[0]__0\;
  \icmp_ln729_reg_706_pp0_iter3_reg_reg[0]__0_0\ <= \^icmp_ln729_reg_706_pp0_iter3_reg_reg[0]__0_0\;
  \int_ZplateHorContDelta_reg[15]_0\(15 downto 0) <= \^int_zplatehorcontdelta_reg[15]_0\(15 downto 0);
  \int_ZplateHorContStart_reg[15]_0\(15 downto 0) <= \^int_zplatehorcontstart_reg[15]_0\(15 downto 0);
  \int_ZplateVerContDelta_reg[15]_0\(0) <= \^int_zplatevercontdelta_reg[15]_0\(0);
  \int_ZplateVerContStart_reg[15]_0\(15 downto 0) <= \^int_zplatevercontstart_reg[15]_0\(15 downto 0);
  \int_bckgndId_reg[0]_0\ <= \^int_bckgndid_reg[0]_0\;
  \int_bckgndId_reg[0]_1\ <= \^int_bckgndid_reg[0]_1\;
  \int_bckgndId_reg[0]_4\ <= \^int_bckgndid_reg[0]_4\;
  \int_bckgndId_reg[0]_7\ <= \^int_bckgndid_reg[0]_7\;
  \int_bckgndId_reg[1]_1\ <= \^int_bckgndid_reg[1]_1\;
  \int_bckgndId_reg[1]_12\ <= \^int_bckgndid_reg[1]_12\;
  \int_bckgndId_reg[1]_13\ <= \^int_bckgndid_reg[1]_13\;
  \int_bckgndId_reg[1]_2\ <= \^int_bckgndid_reg[1]_2\;
  \int_bckgndId_reg[1]_3\ <= \^int_bckgndid_reg[1]_3\;
  \int_bckgndId_reg[1]_4\ <= \^int_bckgndid_reg[1]_4\;
  \int_bckgndId_reg[1]_5\ <= \^int_bckgndid_reg[1]_5\;
  \int_bckgndId_reg[1]_6\ <= \^int_bckgndid_reg[1]_6\;
  \int_bckgndId_reg[1]_8\(1 downto 0) <= \^int_bckgndid_reg[1]_8\(1 downto 0);
  \int_bckgndId_reg[2]_0\ <= \^int_bckgndid_reg[2]_0\;
  \int_bckgndId_reg[2]_1\ <= \^int_bckgndid_reg[2]_1\;
  \int_bckgndId_reg[2]_2\ <= \^int_bckgndid_reg[2]_2\;
  \int_bckgndId_reg[2]_3\ <= \^int_bckgndid_reg[2]_3\;
  \int_bckgndId_reg[6]_0\ <= \^int_bckgndid_reg[6]_0\;
  \int_boxColorB_reg[7]_0\(7 downto 0) <= \^int_boxcolorb_reg[7]_0\(7 downto 0);
  \int_boxColorG_reg[7]_0\(7 downto 0) <= \^int_boxcolorg_reg[7]_0\(7 downto 0);
  \int_boxColorR_reg[7]_0\(7 downto 0) <= \^int_boxcolorr_reg[7]_0\(7 downto 0);
  \int_boxSize_reg[14]_0\(14 downto 0) <= \^int_boxsize_reg[14]_0\(14 downto 0);
  \int_colorFormat_reg[0]_0\(0) <= \^int_colorformat_reg[0]_0\(0);
  \int_colorFormat_reg[7]_0\ <= \^int_colorformat_reg[7]_0\;
  \int_crossHairX_reg[15]_0\(12 downto 0) <= \^int_crosshairx_reg[15]_0\(12 downto 0);
  \int_crossHairY_reg[5]_0\(2 downto 0) <= \^int_crosshairy_reg[5]_0\(2 downto 0);
  \int_height_reg[15]_1\(15 downto 0) <= \^int_height_reg[15]_1\(15 downto 0);
  \int_motionSpeed_reg[7]_0\(7 downto 0) <= \^int_motionspeed_reg[7]_0\(7 downto 0);
  \int_passthruEndX_reg[15]_0\(13 downto 0) <= \^int_passthruendx_reg[15]_0\(13 downto 0);
  \int_passthruEndY_reg[15]_1\(15 downto 0) <= \^int_passthruendy_reg[15]_1\(15 downto 0);
  \int_passthruStartX_reg[15]_0\(13 downto 0) <= \^int_passthrustartx_reg[15]_0\(13 downto 0);
  \int_passthruStartY_reg[15]_1\(15 downto 0) <= \^int_passthrustarty_reg[15]_1\(15 downto 0);
  \int_width_reg[10]_0\ <= \^int_width_reg[10]_0\;
  \int_width_reg[10]_1\(3 downto 0) <= \^int_width_reg[10]_1\(3 downto 0);
  \int_width_reg[12]_0\ <= \^int_width_reg[12]_0\;
  \int_width_reg[13]_4\(0) <= \^int_width_reg[13]_4\(0);
  \int_width_reg[13]_5\(0) <= \^int_width_reg[13]_5\(0);
  \int_width_reg[4]_0\ <= \^int_width_reg[4]_0\;
  s_axi_CTRL_BVALID <= \^s_axi_ctrl_bvalid\;
  s_axi_CTRL_RVALID <= \^s_axi_ctrl_rvalid\;
\B_V_data_1_payload_A[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \out\(8),
      I3 => \out\(0),
      O => \int_colorFormat_reg[0]_1\(0)
    );
\B_V_data_1_payload_A[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \out\(18),
      I3 => \out\(10),
      O => \int_colorFormat_reg[0]_1\(10)
    );
\B_V_data_1_payload_A[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \out\(19),
      I3 => \out\(11),
      O => \int_colorFormat_reg[0]_1\(11)
    );
\B_V_data_1_payload_A[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \out\(20),
      I3 => \out\(12),
      O => \int_colorFormat_reg[0]_1\(12)
    );
\B_V_data_1_payload_A[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \out\(21),
      I3 => \out\(13),
      O => \int_colorFormat_reg[0]_1\(13)
    );
\B_V_data_1_payload_A[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \out\(22),
      I3 => \out\(14),
      O => \int_colorFormat_reg[0]_1\(14)
    );
\B_V_data_1_payload_A[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \out\(23),
      I3 => \out\(15),
      O => \int_colorFormat_reg[0]_1\(15)
    );
\B_V_data_1_payload_A[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \out\(9),
      I3 => \out\(1),
      O => \int_colorFormat_reg[0]_1\(1)
    );
\B_V_data_1_payload_A[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => \^int_colorformat_reg[0]_0\(0),
      I1 => \^int_colorformat_reg[7]_0\,
      I2 => \out\(24),
      I3 => \out\(32),
      O => \int_colorFormat_reg[0]_1\(16)
    );
\B_V_data_1_payload_A[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => \^int_colorformat_reg[0]_0\(0),
      I1 => \^int_colorformat_reg[7]_0\,
      I2 => \out\(25),
      I3 => \out\(33),
      O => \int_colorFormat_reg[0]_1\(17)
    );
\B_V_data_1_payload_A[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => \^int_colorformat_reg[0]_0\(0),
      I1 => \^int_colorformat_reg[7]_0\,
      I2 => \out\(26),
      I3 => \out\(34),
      O => \int_colorFormat_reg[0]_1\(18)
    );
\B_V_data_1_payload_A[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => \^int_colorformat_reg[0]_0\(0),
      I1 => \^int_colorformat_reg[7]_0\,
      I2 => \out\(27),
      I3 => \out\(35),
      O => \int_colorFormat_reg[0]_1\(19)
    );
\B_V_data_1_payload_A[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => \^int_colorformat_reg[0]_0\(0),
      I1 => \^int_colorformat_reg[7]_0\,
      I2 => \out\(28),
      I3 => \out\(36),
      O => \int_colorFormat_reg[0]_1\(20)
    );
\B_V_data_1_payload_A[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => \^int_colorformat_reg[0]_0\(0),
      I1 => \^int_colorformat_reg[7]_0\,
      I2 => \out\(29),
      I3 => \out\(37),
      O => \int_colorFormat_reg[0]_1\(21)
    );
\B_V_data_1_payload_A[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \out\(10),
      I3 => \out\(2),
      O => \int_colorFormat_reg[0]_1\(2)
    );
\B_V_data_1_payload_A[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => \^int_colorformat_reg[0]_0\(0),
      I1 => \^int_colorformat_reg[7]_0\,
      I2 => \out\(30),
      I3 => \out\(38),
      O => \int_colorFormat_reg[0]_1\(22)
    );
\B_V_data_1_payload_A[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => \^int_colorformat_reg[0]_0\(0),
      I1 => \^int_colorformat_reg[7]_0\,
      I2 => \out\(31),
      I3 => \out\(39),
      O => \int_colorFormat_reg[0]_1\(23)
    );
\B_V_data_1_payload_A[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => \^int_colorformat_reg[0]_0\(0),
      I1 => \^int_colorformat_reg[7]_0\,
      I2 => \out\(32),
      I3 => \out\(40),
      O => \int_colorFormat_reg[0]_1\(24)
    );
\B_V_data_1_payload_A[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => \^int_colorformat_reg[0]_0\(0),
      I1 => \^int_colorformat_reg[7]_0\,
      I2 => \out\(33),
      I3 => \out\(41),
      O => \int_colorFormat_reg[0]_1\(25)
    );
\B_V_data_1_payload_A[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => \^int_colorformat_reg[0]_0\(0),
      I1 => \^int_colorformat_reg[7]_0\,
      I2 => \out\(34),
      I3 => \out\(42),
      O => \int_colorFormat_reg[0]_1\(26)
    );
\B_V_data_1_payload_A[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => \^int_colorformat_reg[0]_0\(0),
      I1 => \^int_colorformat_reg[7]_0\,
      I2 => \out\(35),
      I3 => \out\(43),
      O => \int_colorFormat_reg[0]_1\(27)
    );
\B_V_data_1_payload_A[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => \^int_colorformat_reg[0]_0\(0),
      I1 => \^int_colorformat_reg[7]_0\,
      I2 => \out\(36),
      I3 => \out\(44),
      O => \int_colorFormat_reg[0]_1\(28)
    );
\B_V_data_1_payload_A[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => \^int_colorformat_reg[0]_0\(0),
      I1 => \^int_colorformat_reg[7]_0\,
      I2 => \out\(37),
      I3 => \out\(45),
      O => \int_colorFormat_reg[0]_1\(29)
    );
\B_V_data_1_payload_A[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => \^int_colorformat_reg[0]_0\(0),
      I1 => \^int_colorformat_reg[7]_0\,
      I2 => \out\(38),
      I3 => \out\(46),
      O => \int_colorFormat_reg[0]_1\(30)
    );
\B_V_data_1_payload_A[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => \^int_colorformat_reg[0]_0\(0),
      I1 => \^int_colorformat_reg[7]_0\,
      I2 => \out\(39),
      I3 => \out\(47),
      O => \int_colorFormat_reg[0]_1\(31)
    );
\B_V_data_1_payload_A[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \out\(11),
      I3 => \out\(3),
      O => \int_colorFormat_reg[0]_1\(3)
    );
\B_V_data_1_payload_A[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \out\(12),
      I3 => \out\(4),
      O => \int_colorFormat_reg[0]_1\(4)
    );
\B_V_data_1_payload_A[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \out\(13),
      I3 => \out\(5),
      O => \int_colorFormat_reg[0]_1\(5)
    );
\B_V_data_1_payload_A[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \out\(14),
      I3 => \out\(6),
      O => \int_colorFormat_reg[0]_1\(6)
    );
\B_V_data_1_payload_A[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \out\(15),
      I3 => \out\(7),
      O => \int_colorFormat_reg[0]_1\(7)
    );
\B_V_data_1_payload_A[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \out\(16),
      I3 => \out\(8),
      O => \int_colorFormat_reg[0]_1\(8)
    );
\B_V_data_1_payload_A[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \out\(17),
      I3 => \out\(9),
      O => \int_colorFormat_reg[0]_1\(9)
    );
\B_V_data_1_state[1]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^rstc\
    );
\FSM_onehot_rstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BFB"
    )
        port map (
      I0 => s_axi_CTRL_RREADY,
      I1 => \^s_axi_ctrl_rvalid\,
      I2 => \^fsm_onehot_rstate_reg[1]_0\,
      I3 => s_axi_CTRL_ARVALID,
      O => \FSM_onehot_rstate[1]_i_1_n_5\
    );
\FSM_onehot_rstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^fsm_onehot_rstate_reg[1]_0\,
      I1 => s_axi_CTRL_ARVALID,
      I2 => s_axi_CTRL_RREADY,
      I3 => \^s_axi_ctrl_rvalid\,
      O => \FSM_onehot_rstate[2]_i_1_n_5\
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[1]_i_1_n_5\,
      Q => \^fsm_onehot_rstate_reg[1]_0\,
      R => \^rstc\
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[2]_i_1_n_5\,
      Q => \^s_axi_ctrl_rvalid\,
      R => \^rstc\
    );
\FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AE0CAE3F"
    )
        port map (
      I0 => s_axi_CTRL_BREADY,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      I2 => s_axi_CTRL_AWVALID,
      I3 => \^s_axi_ctrl_bvalid\,
      I4 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[1]_i_1_n_5\
    );
\FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_CTRL_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      I2 => s_axi_CTRL_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[2]_i_1_n_5\
    );
\FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[2]_0\,
      I1 => s_axi_CTRL_WVALID,
      I2 => s_axi_CTRL_BREADY,
      I3 => \^s_axi_ctrl_bvalid\,
      O => \FSM_onehot_wstate[3]_i_1_n_5\
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_1_n_5\,
      Q => \^fsm_onehot_wstate_reg[1]_0\,
      R => \^rstc\
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1_n_5\,
      Q => \^fsm_onehot_wstate_reg[2]_0\,
      R => \^rstc\
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1_n_5\,
      Q => \^s_axi_ctrl_bvalid\,
      R => \^rstc\
    );
\SRL_SIG_reg[15][0]_srl16_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(16),
      I3 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(0),
      O => \in\(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \SRL_SIG_reg[15][7]_srl16\(0),
      I3 => maskId(0),
      O => \int_colorFormat_reg[0]_3\(0)
    );
\SRL_SIG_reg[15][10]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(2),
      I3 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(10),
      O => \in\(10)
    );
\SRL_SIG_reg[15][10]_srl16_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \SRL_SIG_reg[15][15]_srl16\(2),
      I3 => maskId(1),
      O => \int_colorFormat_reg[0]_3\(10)
    );
\SRL_SIG_reg[15][11]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(3),
      I3 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(11),
      O => \in\(11)
    );
\SRL_SIG_reg[15][11]_srl16_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \SRL_SIG_reg[15][15]_srl16\(3),
      I3 => maskId(1),
      O => \int_colorFormat_reg[0]_3\(11)
    );
\SRL_SIG_reg[15][12]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(4),
      I3 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(12),
      O => \in\(12)
    );
\SRL_SIG_reg[15][12]_srl16_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \SRL_SIG_reg[15][15]_srl16\(4),
      I3 => maskId(1),
      O => \int_colorFormat_reg[0]_3\(12)
    );
\SRL_SIG_reg[15][13]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(5),
      I3 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(13),
      O => \in\(13)
    );
\SRL_SIG_reg[15][13]_srl16_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \SRL_SIG_reg[15][15]_srl16\(5),
      I3 => maskId(1),
      O => \int_colorFormat_reg[0]_3\(13)
    );
\SRL_SIG_reg[15][14]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(6),
      I3 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(14),
      O => \in\(14)
    );
\SRL_SIG_reg[15][14]_srl16_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \SRL_SIG_reg[15][15]_srl16\(6),
      I3 => maskId(1),
      O => \int_colorFormat_reg[0]_3\(14)
    );
\SRL_SIG_reg[15][15]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(7),
      I3 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(15),
      O => \in\(15)
    );
\SRL_SIG_reg[15][15]_srl16_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \SRL_SIG_reg[15][15]_srl16\(7),
      I3 => maskId(1),
      O => \int_colorFormat_reg[0]_3\(15)
    );
\SRL_SIG_reg[15][16]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(8),
      I3 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(16),
      O => \in\(16)
    );
\SRL_SIG_reg[15][16]_srl16_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \SRL_SIG_reg[15][23]_srl16\(0),
      I3 => maskId(2),
      O => \int_colorFormat_reg[0]_3\(16)
    );
\SRL_SIG_reg[15][17]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(9),
      I3 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(17),
      O => \in\(17)
    );
\SRL_SIG_reg[15][17]_srl16_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \SRL_SIG_reg[15][23]_srl16\(1),
      I3 => maskId(2),
      O => \int_colorFormat_reg[0]_3\(17)
    );
\SRL_SIG_reg[15][18]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(10),
      I3 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(18),
      O => \in\(18)
    );
\SRL_SIG_reg[15][18]_srl16_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \SRL_SIG_reg[15][23]_srl16\(2),
      I3 => maskId(2),
      O => \int_colorFormat_reg[0]_3\(18)
    );
\SRL_SIG_reg[15][19]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(11),
      I3 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(19),
      O => \in\(19)
    );
\SRL_SIG_reg[15][19]_srl16_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \SRL_SIG_reg[15][23]_srl16\(3),
      I3 => maskId(2),
      O => \int_colorFormat_reg[0]_3\(19)
    );
\SRL_SIG_reg[15][1]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(17),
      I3 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(1),
      O => \in\(1)
    );
\SRL_SIG_reg[15][1]_srl16_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \SRL_SIG_reg[15][7]_srl16\(1),
      I3 => maskId(0),
      O => \int_colorFormat_reg[0]_3\(1)
    );
\SRL_SIG_reg[15][20]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(12),
      I3 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(20),
      O => \in\(20)
    );
\SRL_SIG_reg[15][20]_srl16_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \SRL_SIG_reg[15][23]_srl16\(4),
      I3 => maskId(2),
      O => \int_colorFormat_reg[0]_3\(20)
    );
\SRL_SIG_reg[15][21]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(13),
      I3 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(21),
      O => \in\(21)
    );
\SRL_SIG_reg[15][21]_srl16_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \SRL_SIG_reg[15][23]_srl16\(5),
      I3 => maskId(2),
      O => \int_colorFormat_reg[0]_3\(21)
    );
\SRL_SIG_reg[15][22]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(14),
      I3 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(22),
      O => \in\(22)
    );
\SRL_SIG_reg[15][22]_srl16_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \SRL_SIG_reg[15][23]_srl16\(6),
      I3 => maskId(2),
      O => \int_colorFormat_reg[0]_3\(22)
    );
\SRL_SIG_reg[15][23]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(15),
      I3 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(23),
      O => \in\(23)
    );
\SRL_SIG_reg[15][23]_srl16_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \SRL_SIG_reg[15][23]_srl16\(7),
      I3 => maskId(2),
      O => \int_colorFormat_reg[0]_3\(23)
    );
\SRL_SIG_reg[15][24]_srl16_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \SRL_SIG_reg[15][31]_srl16\(0),
      I3 => maskId(0),
      O => \int_colorFormat_reg[0]_3\(24)
    );
\SRL_SIG_reg[15][25]_srl16_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \SRL_SIG_reg[15][31]_srl16\(1),
      I3 => maskId(0),
      O => \int_colorFormat_reg[0]_3\(25)
    );
\SRL_SIG_reg[15][26]_srl16_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \SRL_SIG_reg[15][31]_srl16\(2),
      I3 => maskId(0),
      O => \int_colorFormat_reg[0]_3\(26)
    );
\SRL_SIG_reg[15][27]_srl16_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \SRL_SIG_reg[15][31]_srl16\(3),
      I3 => maskId(0),
      O => \int_colorFormat_reg[0]_3\(27)
    );
\SRL_SIG_reg[15][28]_srl16_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \SRL_SIG_reg[15][31]_srl16\(4),
      I3 => maskId(0),
      O => \int_colorFormat_reg[0]_3\(28)
    );
\SRL_SIG_reg[15][29]_srl16_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \SRL_SIG_reg[15][31]_srl16\(5),
      I3 => maskId(0),
      O => \int_colorFormat_reg[0]_3\(29)
    );
\SRL_SIG_reg[15][2]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(18),
      I3 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(2),
      O => \in\(2)
    );
\SRL_SIG_reg[15][2]_srl16_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \SRL_SIG_reg[15][7]_srl16\(2),
      I3 => maskId(0),
      O => \int_colorFormat_reg[0]_3\(2)
    );
\SRL_SIG_reg[15][30]_srl16_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \SRL_SIG_reg[15][31]_srl16\(6),
      I3 => maskId(0),
      O => \int_colorFormat_reg[0]_3\(30)
    );
\SRL_SIG_reg[15][31]_srl16_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \SRL_SIG_reg[15][31]_srl16\(7),
      I3 => maskId(0),
      O => \int_colorFormat_reg[0]_3\(31)
    );
\SRL_SIG_reg[15][32]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => \^int_colorformat_reg[0]_0\(0),
      I1 => \^int_colorformat_reg[7]_0\,
      I2 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(32),
      I3 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(24),
      O => \in\(24)
    );
\SRL_SIG_reg[15][32]_srl16_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \SRL_SIG_reg[15][39]_srl16\(0),
      I3 => maskId(1),
      O => \int_colorFormat_reg[0]_3\(32)
    );
\SRL_SIG_reg[15][33]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => \^int_colorformat_reg[0]_0\(0),
      I1 => \^int_colorformat_reg[7]_0\,
      I2 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(33),
      I3 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(25),
      O => \in\(25)
    );
\SRL_SIG_reg[15][33]_srl16_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \SRL_SIG_reg[15][39]_srl16\(1),
      I3 => maskId(1),
      O => \int_colorFormat_reg[0]_3\(33)
    );
\SRL_SIG_reg[15][34]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => \^int_colorformat_reg[0]_0\(0),
      I1 => \^int_colorformat_reg[7]_0\,
      I2 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(34),
      I3 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(26),
      O => \in\(26)
    );
\SRL_SIG_reg[15][34]_srl16_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \SRL_SIG_reg[15][39]_srl16\(2),
      I3 => maskId(1),
      O => \int_colorFormat_reg[0]_3\(34)
    );
\SRL_SIG_reg[15][35]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => \^int_colorformat_reg[0]_0\(0),
      I1 => \^int_colorformat_reg[7]_0\,
      I2 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(35),
      I3 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(27),
      O => \in\(27)
    );
\SRL_SIG_reg[15][35]_srl16_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \SRL_SIG_reg[15][39]_srl16\(3),
      I3 => maskId(1),
      O => \int_colorFormat_reg[0]_3\(35)
    );
\SRL_SIG_reg[15][36]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => \^int_colorformat_reg[0]_0\(0),
      I1 => \^int_colorformat_reg[7]_0\,
      I2 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(36),
      I3 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(28),
      O => \in\(28)
    );
\SRL_SIG_reg[15][36]_srl16_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \SRL_SIG_reg[15][39]_srl16\(4),
      I3 => maskId(1),
      O => \int_colorFormat_reg[0]_3\(36)
    );
\SRL_SIG_reg[15][37]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => \^int_colorformat_reg[0]_0\(0),
      I1 => \^int_colorformat_reg[7]_0\,
      I2 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(37),
      I3 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(29),
      O => \in\(29)
    );
\SRL_SIG_reg[15][37]_srl16_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \SRL_SIG_reg[15][39]_srl16\(5),
      I3 => maskId(1),
      O => \int_colorFormat_reg[0]_3\(37)
    );
\SRL_SIG_reg[15][38]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => \^int_colorformat_reg[0]_0\(0),
      I1 => \^int_colorformat_reg[7]_0\,
      I2 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(38),
      I3 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(30),
      O => \in\(30)
    );
\SRL_SIG_reg[15][38]_srl16_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \SRL_SIG_reg[15][39]_srl16\(6),
      I3 => maskId(1),
      O => \int_colorFormat_reg[0]_3\(38)
    );
\SRL_SIG_reg[15][39]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => \^int_colorformat_reg[0]_0\(0),
      I1 => \^int_colorformat_reg[7]_0\,
      I2 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(39),
      I3 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(31),
      O => \in\(31)
    );
\SRL_SIG_reg[15][39]_srl16_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \SRL_SIG_reg[15][39]_srl16\(7),
      I3 => maskId(1),
      O => \int_colorFormat_reg[0]_3\(39)
    );
\SRL_SIG_reg[15][3]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(19),
      I3 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(3),
      O => \in\(3)
    );
\SRL_SIG_reg[15][3]_srl16_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \SRL_SIG_reg[15][7]_srl16\(3),
      I3 => maskId(0),
      O => \int_colorFormat_reg[0]_3\(3)
    );
\SRL_SIG_reg[15][40]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => \^int_colorformat_reg[0]_0\(0),
      I1 => \^int_colorformat_reg[7]_0\,
      I2 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(40),
      I3 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(32),
      O => \in\(32)
    );
\SRL_SIG_reg[15][40]_srl16_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \SRL_SIG_reg[15][47]_srl16\(0),
      I3 => maskId(2),
      O => \int_colorFormat_reg[0]_3\(40)
    );
\SRL_SIG_reg[15][41]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => \^int_colorformat_reg[0]_0\(0),
      I1 => \^int_colorformat_reg[7]_0\,
      I2 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(41),
      I3 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(33),
      O => \in\(33)
    );
\SRL_SIG_reg[15][41]_srl16_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \SRL_SIG_reg[15][47]_srl16\(1),
      I3 => maskId(2),
      O => \int_colorFormat_reg[0]_3\(41)
    );
\SRL_SIG_reg[15][42]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => \^int_colorformat_reg[0]_0\(0),
      I1 => \^int_colorformat_reg[7]_0\,
      I2 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(42),
      I3 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(34),
      O => \in\(34)
    );
\SRL_SIG_reg[15][42]_srl16_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \SRL_SIG_reg[15][47]_srl16\(2),
      I3 => maskId(2),
      O => \int_colorFormat_reg[0]_3\(42)
    );
\SRL_SIG_reg[15][43]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => \^int_colorformat_reg[0]_0\(0),
      I1 => \^int_colorformat_reg[7]_0\,
      I2 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(43),
      I3 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(35),
      O => \in\(35)
    );
\SRL_SIG_reg[15][43]_srl16_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \SRL_SIG_reg[15][47]_srl16\(3),
      I3 => maskId(2),
      O => \int_colorFormat_reg[0]_3\(43)
    );
\SRL_SIG_reg[15][44]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => \^int_colorformat_reg[0]_0\(0),
      I1 => \^int_colorformat_reg[7]_0\,
      I2 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(44),
      I3 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(36),
      O => \in\(36)
    );
\SRL_SIG_reg[15][44]_srl16_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \SRL_SIG_reg[15][47]_srl16\(4),
      I3 => maskId(2),
      O => \int_colorFormat_reg[0]_3\(44)
    );
\SRL_SIG_reg[15][45]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => \^int_colorformat_reg[0]_0\(0),
      I1 => \^int_colorformat_reg[7]_0\,
      I2 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(45),
      I3 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(37),
      O => \in\(37)
    );
\SRL_SIG_reg[15][45]_srl16_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \SRL_SIG_reg[15][47]_srl16\(5),
      I3 => maskId(2),
      O => \int_colorFormat_reg[0]_3\(45)
    );
\SRL_SIG_reg[15][46]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => \^int_colorformat_reg[0]_0\(0),
      I1 => \^int_colorformat_reg[7]_0\,
      I2 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(46),
      I3 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(38),
      O => \in\(38)
    );
\SRL_SIG_reg[15][46]_srl16_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \SRL_SIG_reg[15][47]_srl16\(6),
      I3 => maskId(2),
      O => \int_colorFormat_reg[0]_3\(46)
    );
\SRL_SIG_reg[15][47]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => \^int_colorformat_reg[0]_0\(0),
      I1 => \^int_colorformat_reg[7]_0\,
      I2 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(47),
      I3 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(39),
      O => \in\(39)
    );
\SRL_SIG_reg[15][47]_srl16_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \SRL_SIG_reg[15][47]_srl16\(7),
      I3 => maskId(2),
      O => \int_colorFormat_reg[0]_3\(47)
    );
\SRL_SIG_reg[15][4]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(20),
      I3 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(4),
      O => \in\(4)
    );
\SRL_SIG_reg[15][4]_srl16_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \SRL_SIG_reg[15][7]_srl16\(4),
      I3 => maskId(0),
      O => \int_colorFormat_reg[0]_3\(4)
    );
\SRL_SIG_reg[15][5]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(21),
      I3 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(5),
      O => \in\(5)
    );
\SRL_SIG_reg[15][5]_srl16_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \SRL_SIG_reg[15][7]_srl16\(5),
      I3 => maskId(0),
      O => \int_colorFormat_reg[0]_3\(5)
    );
\SRL_SIG_reg[15][6]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(22),
      I3 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(6),
      O => \in\(6)
    );
\SRL_SIG_reg[15][6]_srl16_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \SRL_SIG_reg[15][7]_srl16\(6),
      I3 => maskId(0),
      O => \int_colorFormat_reg[0]_3\(6)
    );
\SRL_SIG_reg[15][7]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(23),
      I3 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(7),
      O => \in\(7)
    );
\SRL_SIG_reg[15][7]_srl16_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \SRL_SIG_reg[15][7]_srl16\(7),
      I3 => maskId(0),
      O => \int_colorFormat_reg[0]_3\(7)
    );
\SRL_SIG_reg[15][8]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(0),
      I3 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(8),
      O => \in\(8)
    );
\SRL_SIG_reg[15][8]_srl16_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \SRL_SIG_reg[15][15]_srl16\(0),
      I3 => maskId(1),
      O => \int_colorFormat_reg[0]_3\(8)
    );
\SRL_SIG_reg[15][9]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(1),
      I3 => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(9),
      O => \in\(9)
    );
\SRL_SIG_reg[15][9]_srl16_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \SRL_SIG_reg[15][15]_srl16\(1),
      I3 => maskId(1),
      O => \int_colorFormat_reg[0]_3\(9)
    );
\add_ln1306_2_reg_4206[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^int_bckgndid_reg[1]_8\(0),
      I1 => bckgndId(2),
      I2 => \^int_bckgndid_reg[1]_8\(1),
      I3 => \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[7]_i_6_n_5\,
      O => \int_bckgndId_reg[0]_10\
    );
add_ln705_fu_815_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^int_motionspeed_reg[7]_0\(6),
      I1 => \rampStart_reg[7]\(6),
      O => \int_motionSpeed_reg[6]_2\(6)
    );
add_ln705_fu_815_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^int_motionspeed_reg[7]_0\(5),
      I1 => \rampStart_reg[7]\(5),
      O => \int_motionSpeed_reg[6]_2\(5)
    );
add_ln705_fu_815_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^int_motionspeed_reg[7]_0\(4),
      I1 => \rampStart_reg[7]\(4),
      O => \int_motionSpeed_reg[6]_2\(4)
    );
add_ln705_fu_815_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^int_motionspeed_reg[7]_0\(3),
      I1 => \rampStart_reg[7]\(3),
      O => \int_motionSpeed_reg[6]_2\(3)
    );
add_ln705_fu_815_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^int_motionspeed_reg[7]_0\(2),
      I1 => \rampStart_reg[7]\(2),
      O => \int_motionSpeed_reg[6]_2\(2)
    );
add_ln705_fu_815_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^int_motionspeed_reg[7]_0\(1),
      I1 => \rampStart_reg[7]\(1),
      O => \int_motionSpeed_reg[6]_2\(1)
    );
add_ln705_fu_815_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^int_motionspeed_reg[7]_0\(0),
      I1 => \rampStart_reg[7]\(0),
      O => \int_motionSpeed_reg[6]_2\(0)
    );
\ap_CS_fsm[0]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^int_height_reg[15]_1\(0),
      I1 => \cmp2_i_reg_439_reg[0]_0\(0),
      I2 => \^int_height_reg[15]_1\(1),
      I3 => \cmp2_i_reg_439_reg[0]_0\(1),
      I4 => \^int_height_reg[15]_1\(2),
      I5 => \cmp2_i_reg_439_reg[0]_0\(2),
      O => \int_height_reg[0]_0\
    );
\ap_CS_fsm[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^int_height_reg[15]_1\(15),
      I1 => \cmp2_i_reg_439_reg[0]_0\(12),
      O => \int_height_reg[15]_2\
    );
\ap_CS_fsm[1]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_start\,
      I1 => \ap_CS_fsm_reg[3]\(0),
      O => \ap_CS_fsm_reg[2]\(0)
    );
\ap_CS_fsm[2]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]\(1),
      I1 => icmp_ln455_fu_549_p2,
      O => \ap_CS_fsm_reg[2]\(1)
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_3_n_5\,
      I1 => \ap_CS_fsm[2]_i_4_n_5\,
      I2 => \ap_CS_fsm[2]_i_5_n_5\,
      I3 => \ap_CS_fsm[2]_i_6_n_5\,
      I4 => \rampStart_reg[0]\,
      I5 => \ap_CS_fsm[2]_i_8_n_5\,
      O => \int_height_reg[6]_0\
    );
\ap_CS_fsm[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^int_height_reg[15]_1\(6),
      I1 => \cmp35_not_reg_1224_reg[0]\(6),
      I2 => \cmp35_not_reg_1224_reg[0]\(7),
      I3 => \^int_height_reg[15]_1\(7),
      I4 => \cmp35_not_reg_1224_reg[0]\(8),
      I5 => \^int_height_reg[15]_1\(8),
      O => \ap_CS_fsm[2]_i_3_n_5\
    );
\ap_CS_fsm[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^int_height_reg[15]_1\(9),
      I1 => \cmp35_not_reg_1224_reg[0]\(9),
      I2 => \cmp35_not_reg_1224_reg[0]\(10),
      I3 => \^int_height_reg[15]_1\(10),
      I4 => \cmp35_not_reg_1224_reg[0]\(11),
      I5 => \^int_height_reg[15]_1\(11),
      O => \ap_CS_fsm[2]_i_4_n_5\
    );
\ap_CS_fsm[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^int_height_reg[15]_1\(0),
      I1 => \cmp35_not_reg_1224_reg[0]\(0),
      I2 => \cmp35_not_reg_1224_reg[0]\(1),
      I3 => \^int_height_reg[15]_1\(1),
      I4 => \cmp35_not_reg_1224_reg[0]\(2),
      I5 => \^int_height_reg[15]_1\(2),
      O => \ap_CS_fsm[2]_i_5_n_5\
    );
\ap_CS_fsm[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^int_height_reg[15]_1\(3),
      I1 => \cmp35_not_reg_1224_reg[0]\(3),
      I2 => \cmp35_not_reg_1224_reg[0]\(4),
      I3 => \^int_height_reg[15]_1\(4),
      I4 => \cmp35_not_reg_1224_reg[0]\(5),
      I5 => \^int_height_reg[15]_1\(5),
      O => \ap_CS_fsm[2]_i_6_n_5\
    );
\ap_CS_fsm[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^int_height_reg[15]_1\(12),
      I1 => \cmp35_not_reg_1224_reg[0]\(12),
      I2 => \cmp35_not_reg_1224_reg[0]\(14),
      I3 => \^int_height_reg[15]_1\(14),
      I4 => \cmp35_not_reg_1224_reg[0]\(13),
      I5 => \^int_height_reg[15]_1\(13),
      O => \ap_CS_fsm[2]_i_8_n_5\
    );
\ap_CS_fsm[3]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]\(2),
      I1 => icmp_ln455_fu_549_p2,
      I2 => \ap_CS_fsm_reg[3]\(1),
      O => \ap_CS_fsm_reg[2]\(2)
    );
\ap_CS_fsm[3]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_3_n_5\,
      I1 => bck_motion_en(14),
      I2 => bck_motion_en(13),
      I3 => bck_motion_en(15),
      I4 => bck_motion_en(6),
      I5 => \ap_CS_fsm[3]_i_4_n_5\,
      O => icmp_ln455_fu_549_p2
    );
\ap_CS_fsm[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => bck_motion_en(0),
      I1 => bck_motion_en(7),
      I2 => bck_motion_en(12),
      I3 => bck_motion_en(2),
      O => \ap_CS_fsm[3]_i_3_n_5\
    );
\ap_CS_fsm[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(9),
      I2 => \^q\(7),
      I3 => \ap_CS_fsm[3]_i_4__0_n_5\,
      I4 => \^q\(8),
      I5 => \^q\(10),
      O => \int_width_reg[11]_3\
    );
\ap_CS_fsm[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => bck_motion_en(4),
      I1 => bck_motion_en(10),
      I2 => bck_motion_en(8),
      I3 => bck_motion_en(9),
      I4 => \ap_CS_fsm[3]_i_5_n_5\,
      O => \ap_CS_fsm[3]_i_4_n_5\
    );
\ap_CS_fsm[3]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(5),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \^q\(4),
      O => \ap_CS_fsm[3]_i_4__0_n_5\
    );
\ap_CS_fsm[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => bck_motion_en(5),
      I1 => bck_motion_en(1),
      I2 => bck_motion_en(11),
      I3 => bck_motion_en(3),
      O => \ap_CS_fsm[3]_i_5_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF45454455"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_7_n_5\,
      I1 => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_3\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[6]\(2),
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[0]_i_5_n_5\,
      I4 => \^int_bckgndid_reg[1]_1\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[0]_i_6_n_5\,
      O => \rSerie_V_reg[21]\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => icmp_ln520_reg_4037_pp0_iter12_reg,
      I1 => \^int_bckgndid_reg[1]_8\(1),
      I2 => \^int_bckgndid_reg[1]_8\(0),
      I3 => \^int_bckgndid_reg[6]_0\,
      O => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_3\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA8200000A820"
    )
        port map (
      I0 => \^int_bckgndid_reg[0]_1\,
      I1 => \^cmp106_fu_386_p2\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[0]_i_2_0\(0),
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[0]_i_2_1\(0),
      I4 => \^int_bckgndid_reg[1]_4\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[0]_i_2_2\(0),
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[0]_i_5_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A002A2AFFFFFFFF"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_7_n_5\,
      I1 => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hdata_new_1_out(0),
      I2 => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_8\,
      I3 => \^int_bckgndid_reg[0]_0\,
      I4 => outpix_val_V_51_reg_4329_pp0_iter12_reg(0),
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_6_n_5\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[0]_i_6_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => dpYUVCoef(5),
      I1 => dpYUVCoef(4),
      I2 => dpYUVCoef(6),
      I3 => dpYUVCoef(7),
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[0]_i_8_n_5\,
      O => \^cmp106_fu_386_p2\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => dpYUVCoef(2),
      I1 => dpYUVCoef(3),
      I2 => dpYUVCoef(0),
      I3 => dpYUVCoef(1),
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[0]_i_8_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEFFA2FFAE00A200"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[1]_i_2_n_5\,
      I1 => icmp_ln520_reg_4037_pp0_iter12_reg,
      I2 => \^int_bckgndid_reg[1]_5\,
      I3 => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]\,
      I4 => q1(0),
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]\(1),
      O => \q1_reg[7]\(0)
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55555444"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[1]_i_3_n_5\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[1]\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[6]\(3),
      I3 => \^int_bckgndid_reg[1]_1\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_7_n_5\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[1]_i_5_n_5\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[1]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70770000FFFFFFFF"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[1]_i_2_1\,
      I1 => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_8\,
      I2 => \^int_bckgndid_reg[0]_0\,
      I3 => outpix_val_V_51_reg_4329_pp0_iter12_reg(1),
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_7_n_5\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_6_n_5\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[1]_i_3_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \^int_bckgndid_reg[2]_3\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]_2\(0),
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]_1\(0),
      I3 => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_5\,
      I4 => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_9\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[1]_i_2_0\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[1]_i_5_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFEFEFE0E0E0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_2_n_5\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_3_n_5\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_4_n_5\,
      I3 => q1(1),
      I4 => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]\(2),
      O => \q1_reg[7]\(1)
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EAEAFFEA"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_7_n_5\,
      I1 => \^int_bckgndid_reg[1]_1\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[6]\(4),
      I3 => \^int_bckgndid_reg[1]_3\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[2]\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_7_n_5\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \^int_bckgndid_reg[2]_3\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]_2\(1),
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]_1\(1),
      I3 => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_5\,
      I4 => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_9\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[2]_0\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_3_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => icmp_ln520_reg_4037_pp0_iter12_reg,
      I1 => \^int_bckgndid_reg[1]_5\,
      I2 => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_4_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_bckgndid_reg[1]_1\,
      I1 => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_3\,
      O => \^int_bckgndid_reg[1]_3\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A200A2A2FFFFFFFF"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_7_n_5\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_2_0\,
      I2 => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_1\,
      I3 => \^int_bckgndid_reg[0]_0\,
      I4 => outpix_val_V_51_reg_4329_pp0_iter12_reg(2),
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_6_n_5\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_7_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^cmp106_fu_386_p2\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_6\,
      O => \q1_reg[2]\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888800808888"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[3]_i_5_n_5\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_6_n_5\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[6]\(5),
      I3 => \^int_bckgndid_reg[1]_2\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_7_n_5\,
      O => \rSerie_V_reg[24]\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F444FFFF"
    )
        port map (
      I0 => \^int_bckgndid_reg[0]_0\,
      I1 => outpix_val_V_51_reg_4329_pp0_iter12_reg(3),
      I2 => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_8\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[3]_i_2_0\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_7_n_5\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[3]_i_5_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AACCAAFFAACCAA"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]\(4),
      I1 => q1(2),
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_2_n_5\,
      I3 => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]\,
      I4 => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_0\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_3_n_5\,
      O => \q1_reg[7]\(2)
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_5\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]_1\(2),
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]_2\(2),
      I3 => \^int_bckgndid_reg[1]_6\,
      I4 => \^int_bckgndid_reg[0]_4\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[4]_0\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBFFBFBBBB"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_5_n_5\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_6_n_5\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[6]\(6),
      I3 => \^int_bckgndid_reg[1]_2\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[4]\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_7_n_5\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_3_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \^int_bckgndid_reg[1]_8\(1),
      I1 => bckgndId(2),
      I2 => \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[4]_i_9_n_5\,
      I3 => icmp_ln520_reg_4037_pp0_iter12_reg,
      I4 => \^int_bckgndid_reg[1]_8\(0),
      O => \^int_bckgndid_reg[1]_6\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0DDD0000"
    )
        port map (
      I0 => outpix_val_V_51_reg_4329_pp0_iter12_reg(4),
      I1 => \^int_bckgndid_reg[0]_0\,
      I2 => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_8\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_3_0\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_7_n_5\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_5_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7FF00000000"
    )
        port map (
      I0 => icmp_ln520_reg_4037_pp0_iter12_reg,
      I1 => \^int_bckgndid_reg[1]_8\(0),
      I2 => \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[7]_i_6_n_5\,
      I3 => \^int_bckgndid_reg[1]_8\(1),
      I4 => bckgndId(2),
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_4_n_5\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_6_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \^int_bckgndid_reg[1]_8\(1),
      I1 => \^int_bckgndid_reg[2]_0\,
      I2 => \^int_bckgndid_reg[1]_8\(0),
      I3 => icmp_ln520_reg_4037_pp0_iter12_reg,
      O => \^int_bckgndid_reg[1]_2\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55C555C5FFFF00C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[5]_i_2_n_5\,
      I1 => q1(3),
      I2 => icmp_ln520_reg_4037_pp0_iter12_reg,
      I3 => \^int_bckgndid_reg[1]_5\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]\(5),
      I5 => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]\,
      O => \q1_reg[7]\(3)
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888A8A8A"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[5]_i_3_n_5\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[5]_i_4_n_5\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[5]\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[6]\(7),
      I4 => \^int_bckgndid_reg[1]_1\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_7_n_5\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[5]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000770777077707"
    )
        port map (
      I0 => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_5\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]_1\(3),
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]_2\(3),
      I3 => \^int_bckgndid_reg[1]_6\,
      I4 => \^int_bckgndid_reg[0]_4\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[5]_i_2_0\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[5]_i_3_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0BB0000FFFFFFFF"
    )
        port map (
      I0 => \^int_bckgndid_reg[0]_0\,
      I1 => outpix_val_V_51_reg_4329_pp0_iter12_reg(5),
      I2 => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_1\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[5]_i_2_1\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_7_n_5\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_6_n_5\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[5]_i_4_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55C555C5FFFF00C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_n_5\,
      I1 => q1(4),
      I2 => icmp_ln520_reg_4037_pp0_iter12_reg,
      I3 => \^int_bckgndid_reg[1]_5\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]\(6),
      I5 => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]\,
      O => \q1_reg[7]\(4)
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888A8A8A"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_4_n_5\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_5_n_5\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[6]_0\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[6]\(8),
      I4 => \^int_bckgndid_reg[1]_1\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_7_n_5\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \^int_bckgndid_reg[1]_8\(1),
      I1 => bckgndId(2),
      I2 => \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[7]_i_6_n_5\,
      I3 => \^int_bckgndid_reg[1]_8\(0),
      O => \^int_bckgndid_reg[1]_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000707770777077"
    )
        port map (
      I0 => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_5\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]_1\(4),
      I2 => \^int_bckgndid_reg[1]_6\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]_2\(4),
      I4 => \^int_bckgndid_reg[0]_4\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_0\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_4_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A200A2A2FFFFFFFF"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_7_n_5\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_1\,
      I2 => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_1\,
      I3 => \^int_bckgndid_reg[0]_0\,
      I4 => outpix_val_V_51_reg_4329_pp0_iter12_reg(6),
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_6_n_5\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_5_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AA002A"
    )
        port map (
      I0 => icmp_ln520_reg_4037_pp0_iter12_reg,
      I1 => \^int_bckgndid_reg[1]_8\(1),
      I2 => \^int_bckgndid_reg[1]_8\(0),
      I3 => \^int_bckgndid_reg[6]_0\,
      I4 => grp_tpgPatternCheckerBoard_fu_1385_ap_return_0(0),
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_7_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => \^int_bckgndid_reg[1]_8\(0),
      I1 => \^int_bckgndid_reg[1]_8\(1),
      I2 => \^int_bckgndid_reg[6]_0\,
      I3 => icmp_ln520_reg_4037_pp0_iter12_reg,
      O => \^int_bckgndid_reg[0]_0\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D70000FFFFFFFF"
    )
        port map (
      I0 => \^int_bckgndid_reg[1]_1\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[6]\(0),
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_3_0\(0),
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_7_n_5\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_3_0\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_6_n_5\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_11_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[4]_i_9_n_5\,
      I1 => bckgndId(2),
      I2 => \^int_bckgndid_reg[1]_8\(1),
      I3 => \^int_bckgndid_reg[1]_8\(0),
      I4 => icmp_ln520_reg_4037_pp0_iter12_reg,
      O => \^int_bckgndid_reg[2]_3\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => icmp_ln520_reg_4037_pp0_iter12_reg,
      I1 => \^int_bckgndid_reg[1]_8\(0),
      I2 => \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[7]_i_6_n_5\,
      I3 => \^int_bckgndid_reg[1]_8\(1),
      I4 => bckgndId(2),
      O => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => icmp_ln520_reg_4037_pp0_iter12_reg,
      I1 => \^int_bckgndid_reg[1]_8\(0),
      I2 => \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[4]_i_9_n_5\,
      I3 => bckgndId(2),
      I4 => \^int_bckgndid_reg[1]_8\(1),
      O => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_9\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDF0DDF0FFFF00F0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_3_n_5\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_4_n_5\,
      I2 => q1(5),
      I3 => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_0\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]\(7),
      I5 => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]\,
      O => \q1_reg[7]\(5)
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA200A2A2"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_7_n_5\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]_0\,
      I2 => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_1\,
      I3 => \^int_bckgndid_reg[0]_0\,
      I4 => outpix_val_V_51_reg_4329_pp0_iter12_reg(7),
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_11_n_5\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_3_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \^int_bckgndid_reg[2]_3\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]_2\(5),
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]_1\(5),
      I3 => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_5\,
      I4 => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_9\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]_3\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_4_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^int_bckgndid_reg[1]_5\,
      I1 => icmp_ln520_reg_4037_pp0_iter12_reg,
      O => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_0\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDFFFF"
    )
        port map (
      I0 => icmp_ln520_reg_4037_pp0_iter12_reg,
      I1 => \^int_bckgndid_reg[1]_8\(0),
      I2 => \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[4]_i_9_n_5\,
      I3 => bckgndId(2),
      I4 => \^int_bckgndid_reg[1]_8\(1),
      O => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10401050"
    )
        port map (
      I0 => \^int_bckgndid_reg[6]_0\,
      I1 => \^int_bckgndid_reg[1]_8\(1),
      I2 => icmp_ln520_reg_4037_pp0_iter12_reg,
      I3 => \^int_bckgndid_reg[1]_8\(0),
      I4 => outpix_val_V_50_reg_4444(0),
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_7_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => icmp_ln520_reg_4037_pp0_iter12_reg,
      I1 => \^int_bckgndid_reg[6]_0\,
      I2 => \^int_bckgndid_reg[1]_8\(1),
      O => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_1\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => \^int_bckgndid_reg[1]_5\,
      I1 => icmp_ln520_reg_4037_pp0_iter12_reg,
      I2 => \^int_bckgndid_reg[1]_6\,
      I3 => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_11810,
      O => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_7\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => \^int_bckgndid_reg[1]_8\(1),
      I1 => \^int_bckgndid_reg[1]_8\(0),
      I2 => \^int_bckgndid_reg[2]_0\,
      I3 => icmp_ln520_reg_4037_pp0_iter12_reg,
      O => \^int_bckgndid_reg[1]_4\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_6\,
      I1 => grp_tpgPatternTartanColorBars_fu_1413_ap_return_2(0),
      I2 => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_7\,
      O => \q1_reg[6]\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"33B3"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_6_n_5\,
      I1 => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_11810,
      I2 => \^int_bckgndid_reg[0]_0\,
      I3 => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_5\,
      O => \int_bckgndId_reg[0]_3\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFBFBFFFFF7F"
    )
        port map (
      I0 => \^int_bckgndid_reg[1]_8\(0),
      I1 => icmp_ln520_reg_4037_pp0_iter12_reg,
      I2 => \ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181[7]_i_2_n_5\,
      I3 => bckgndId(3),
      I4 => bckgndId(2),
      I5 => \^int_bckgndid_reg[1]_8\(1),
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_6_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8AAAAAA"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_11810,
      I1 => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_8\,
      I2 => \^int_bckgndid_reg[0]_4\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_11_n_5\,
      I4 => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]\,
      O => ap_enable_reg_pp0_iter13_reg
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \^int_bckgndid_reg[6]_0\,
      I1 => \^int_bckgndid_reg[1]_8\(1),
      I2 => icmp_ln520_reg_4037_pp0_iter12_reg,
      I3 => \^int_bckgndid_reg[1]_8\(0),
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_11_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FD00FD00FD00"
    )
        port map (
      I0 => \^int_bckgndid_reg[0]_0\,
      I1 => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_5\,
      I2 => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_3\,
      I3 => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_11810,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_3\(0),
      I5 => \^int_bckgndid_reg[1]_1\,
      O => \int_bckgndId_reg[0]_2\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \^int_bckgndid_reg[0]_1\,
      I1 => \^int_bckgndid_reg[1]_4\,
      I2 => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_11810,
      O => \int_bckgndId_reg[0]_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_5\,
      I1 => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_11810,
      O => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_6\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8CCC"
    )
        port map (
      I0 => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_3\,
      I1 => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_11810,
      I2 => \^int_bckgndid_reg[0]_0\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_6_n_5\,
      O => \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_4\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCAACCFFCCAACC"
    )
        port map (
      I0 => q0(0),
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]\(0),
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[0]_i_2_n_5\,
      I3 => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]\,
      I4 => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_0\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[0]_i_3_n_5\,
      O => \q0_reg[6]\(0)
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F888F8FFFF88F8"
    )
        port map (
      I0 => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_5\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_2\(0),
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_2_0\(0),
      I3 => \^int_bckgndid_reg[1]_6\,
      I4 => \^int_bckgndid_reg[0]_4\,
      I5 => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_new_1_out(0),
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[0]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0700"
    )
        port map (
      I0 => \^int_bckgndid_reg[1]_1\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[6]\(3),
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[4]_i_5_n_5\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[0]_i_5_n_5\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[0]_i_3_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A200A2A2FFFFFFFF"
    )
        port map (
      I0 => \^int_bckgndid_reg[1]_13\,
      I1 => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_8\,
      I2 => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hdata_new_1_out(0),
      I3 => \^int_bckgndid_reg[0]_0\,
      I4 => outpix_val_V_54_reg_4339_pp0_iter12_reg(0),
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_6_n_5\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[0]_i_5_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8B8FFFFB8B8"
    )
        port map (
      I0 => q0(1),
      I1 => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]\(1),
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_2_n_5\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_4_n_5\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_3_n_5\,
      O => \q0_reg[6]\(1)
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F888F8FFFF88F8"
    )
        port map (
      I0 => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_5\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_2\(1),
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_2_0\(1),
      I3 => \^int_bckgndid_reg[1]_6\,
      I4 => \^int_bckgndid_reg[0]_4\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[1]_1\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0700FFFF"
    )
        port map (
      I0 => \^int_bckgndid_reg[1]_1\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[6]\(4),
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[4]_i_5_n_5\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[1]\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_6_n_5\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[1]_0\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_3_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFEFEFE0E0E0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]_i_2_n_5\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]_i_3_n_5\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_4_n_5\,
      I3 => q0(2),
      I4 => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]\(2),
      O => \q0_reg[6]\(2)
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF4F44"
    )
        port map (
      I0 => \^int_bckgndid_reg[1]_2\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[6]\(5),
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[2]\,
      I3 => \^int_bckgndid_reg[1]_3\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[4]_i_5_n_5\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]_i_5_n_5\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \^int_bckgndid_reg[2]_3\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_2_0\(2),
      I2 => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_9\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[2]_0\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_2\(2),
      I5 => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_5\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]_i_3_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0BB0000FFFFFFFF"
    )
        port map (
      I0 => \^int_bckgndid_reg[0]_0\,
      I1 => outpix_val_V_54_reg_4339_pp0_iter12_reg(1),
      I2 => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_1\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]_i_2_0\,
      I4 => \^int_bckgndid_reg[1]_13\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_6_n_5\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]_i_5_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^cmp106_fu_386_p2\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]_i_4\,
      O => \q0_reg[2]\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACEFACEFACE0ACE"
    )
        port map (
      I0 => q0(3),
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]\(3),
      I2 => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_0\,
      I3 => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[3]_i_2_n_5\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[3]_i_3_n_5\,
      O => \q0_reg[6]\(3)
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF40000"
    )
        port map (
      I0 => \^int_bckgndid_reg[1]_2\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[6]\(6),
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[3]\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[4]_i_5_n_5\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_6_n_5\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[3]_i_5_n_5\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[3]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \^int_bckgndid_reg[2]_3\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_2_0\(3),
      I2 => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_9\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[3]_0\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_2\(3),
      I5 => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_5\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[3]_i_3_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AA88AA800008AA8"
    )
        port map (
      I0 => \^int_bckgndid_reg[1]_13\,
      I1 => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_1\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[3]_i_2_1\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[3]_i_2_0\,
      I4 => outpix_val_V_54_reg_4339_pp0_iter12_reg(2),
      I5 => \^int_bckgndid_reg[0]_0\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[3]_i_5_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCAACCFFCCAACC"
    )
        port map (
      I0 => q0(4),
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]\(4),
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[4]_i_2_n_5\,
      I3 => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]\,
      I4 => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_0\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[4]_i_3_n_5\,
      O => \q0_reg[6]\(4)
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4055404055555555"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_6_n_5\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_4_n_5\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_2\(4),
      I3 => \^int_bckgndid_reg[1]_6\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_2_0\(4),
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[4]_0\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[4]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0700FFFF"
    )
        port map (
      I0 => \^int_bckgndid_reg[1]_1\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[6]\(7),
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[4]_i_5_n_5\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[4]\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_6_n_5\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[4]_i_7_n_5\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[4]_i_3_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"23330000"
    )
        port map (
      I0 => grp_tpgPatternCheckerBoard_fu_1385_ap_return_3(0),
      I1 => \^int_bckgndid_reg[6]_0\,
      I2 => \^int_bckgndid_reg[1]_8\(0),
      I3 => \^int_bckgndid_reg[1]_8\(1),
      I4 => icmp_ln520_reg_4037_pp0_iter12_reg,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[4]_i_5_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A22AA22A0000A22A"
    )
        port map (
      I0 => \^int_bckgndid_reg[1]_13\,
      I1 => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_8\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_3_0\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[4]_i_3_0\,
      I4 => outpix_val_V_54_reg_4339_pp0_iter12_reg(3),
      I5 => \^int_bckgndid_reg[0]_0\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[4]_i_7_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[4]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10401050"
    )
        port map (
      I0 => \^int_bckgndid_reg[6]_0\,
      I1 => \^int_bckgndid_reg[1]_8\(1),
      I2 => icmp_ln520_reg_4037_pp0_iter12_reg,
      I3 => \^int_bckgndid_reg[1]_8\(0),
      I4 => outpix_val_V_23_reg_4449(0),
      O => \^int_bckgndid_reg[1]_13\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAEFFAAAAAEAA"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_6_n_5\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_2_0\(5),
      I2 => \^int_bckgndid_reg[1]_8\(0),
      I3 => icmp_ln520_reg_4037_pp0_iter12_reg,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_9_n_5\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_2\(5),
      O => \p_0_3_0_0_0248379_lcssa395_fu_222_reg[5]\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F044F0FFFF00F0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_2_n_5\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_3_n_5\,
      I2 => q0(5),
      I3 => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_0\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]\(6),
      I5 => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]\,
      O => \q0_reg[6]\(5)
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50D0000050D050D0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_4_n_5\,
      I1 => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_5\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[6]_1\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_2\(6),
      I4 => \^int_bckgndid_reg[1]_6\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_2_0\(6),
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF1010FF10"
    )
        port map (
      I0 => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_1\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[6]\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[6]_0\,
      I3 => outpix_val_V_54_reg_4339_pp0_iter12_reg(4),
      I4 => \^int_bckgndid_reg[0]_0\,
      I5 => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_2\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_3_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \^int_bckgndid_reg[1]_8\(1),
      I1 => bckgndId(2),
      I2 => \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[4]_i_9_n_5\,
      I3 => icmp_ln520_reg_4037_pp0_iter12_reg,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_4_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF282828"
    )
        port map (
      I0 => \^int_bckgndid_reg[1]_1\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[6]\(0),
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_3_0\(0),
      I3 => grp_tpgPatternCheckerBoard_fu_1385_ap_return_3(0),
      I4 => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_3\,
      I5 => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_8\,
      O => \rSerie_V_reg[0]\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF404"
    )
        port map (
      I0 => or_ln1592_reg_1259,
      I1 => trunc_ln320_reg_4408(0),
      I2 => \^int_bckgndid_reg[0]_1\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_11_n_5\,
      I4 => \^int_bckgndid_reg[1]_1\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_10_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0800F7FF0000"
    )
        port map (
      I0 => \^int_bckgndid_reg[1]_8\(1),
      I1 => \^int_bckgndid_reg[1]_8\(0),
      I2 => \^int_bckgndid_reg[2]_0\,
      I3 => icmp_ln520_reg_4037_pp0_iter12_reg,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_10_0\(0),
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_10_1\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_11_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4F44"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_5_n_5\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_6_n_5\,
      I2 => \^int_bckgndid_reg[0]_0\,
      I3 => outpix_val_V_54_reg_4339_pp0_iter12_reg(5),
      I4 => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_2\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]\,
      O => \outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[7]__0\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAEEEAEEEFEEEAE"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_6_n_5\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_2\(7),
      I2 => icmp_ln520_reg_4037_pp0_iter12_reg,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_9_n_5\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_2_0\(7),
      I5 => \^int_bckgndid_reg[1]_8\(0),
      O => \q0_reg[7]\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000D755FFFFD755"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_10_n_5\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[6]\(1),
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_3_0\(1),
      I3 => \^int_bckgndid_reg[1]_1\,
      I4 => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_3\,
      I5 => grp_tpgPatternCheckerBoard_fu_1385_ap_return_3(0),
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_5_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_8\,
      I1 => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_1\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_6_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0400FFFF"
    )
        port map (
      I0 => \^int_bckgndid_reg[1]_12\,
      I1 => icmp_ln520_reg_4037_pp0_iter12_reg,
      I2 => \^int_bckgndid_reg[1]_8\(0),
      I3 => outpix_val_V_23_reg_4449(0),
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_6_n_5\,
      O => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_2\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[4]_i_9_n_5\,
      I1 => bckgndId(2),
      I2 => \^int_bckgndid_reg[1]_8\(1),
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_9_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_6\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3]\(0),
      I2 => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_7\,
      O => \q0_reg[5]\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_6\,
      I1 => grp_tpgPatternTartanColorBars_fu_1413_ap_return_5(0),
      I2 => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_7\,
      O => \q0_reg[6]_0\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4CFF"
    )
        port map (
      I0 => \^int_bckgndid_reg[0]_1\,
      I1 => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_11810,
      I2 => \^int_bckgndid_reg[1]_4\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[5]_i_3\(0),
      O => \ap_phi_reg_pp0_iter13_outpix_val_V_74_reg_933_reg[4]\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4CFF"
    )
        port map (
      I0 => \^int_bckgndid_reg[0]_1\,
      I1 => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_11810,
      I2 => \^int_bckgndid_reg[1]_4\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[5]_i_3\(1),
      O => \ap_phi_reg_pp0_iter13_outpix_val_V_74_reg_933_reg[6]\
    );
\ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA9AA55555655"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]_i_2_0\(4),
      I1 => \^int_height_reg[15]_1\(11),
      I2 => \^int_height_reg[15]_1\(9),
      I3 => \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_20_n_5\,
      I4 => \^int_height_reg[15]_1\(10),
      I5 => \^int_height_reg[15]_1\(12),
      O => \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_10_n_5\
    );
\ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \^int_height_reg[15]_1\(11),
      I1 => \^int_height_reg[15]_1\(9),
      I2 => \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_20_n_5\,
      I3 => \^int_height_reg[15]_1\(10),
      I4 => \^int_height_reg[15]_1\(12),
      O => \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_11_n_5\
    );
\ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5565"
    )
        port map (
      I0 => \^int_height_reg[15]_1\(11),
      I1 => \^int_height_reg[15]_1\(10),
      I2 => \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_20_n_5\,
      I3 => \^int_height_reg[15]_1\(9),
      O => \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_12_n_5\
    );
\ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \^int_height_reg[15]_1\(10),
      I1 => \^int_height_reg[15]_1\(9),
      I2 => \^int_height_reg[15]_1\(6),
      I3 => \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_21_n_5\,
      I4 => \^int_height_reg[15]_1\(7),
      I5 => \^int_height_reg[15]_1\(8),
      O => \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_13_n_5\
    );
\ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \^int_height_reg[15]_1\(9),
      I1 => \^int_height_reg[15]_1\(8),
      I2 => \^int_height_reg[15]_1\(7),
      I3 => \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_21_n_5\,
      I4 => \^int_height_reg[15]_1\(6),
      O => \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_14_n_5\
    );
\ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555655"
    )
        port map (
      I0 => \^int_height_reg[15]_1\(8),
      I1 => \^int_height_reg[15]_1\(6),
      I2 => \^int_height_reg[15]_1\(4),
      I3 => \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_18_n_5\,
      I4 => \^int_height_reg[15]_1\(5),
      I5 => \^int_height_reg[15]_1\(7),
      O => \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_15_n_5\
    );
\ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5565"
    )
        port map (
      I0 => \^int_height_reg[15]_1\(6),
      I1 => \^int_height_reg[15]_1\(4),
      I2 => \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_18_n_5\,
      I3 => \^int_height_reg[15]_1\(5),
      O => \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_16_n_5\
    );
\ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555565"
    )
        port map (
      I0 => \^int_height_reg[15]_1\(7),
      I1 => \^int_height_reg[15]_1\(5),
      I2 => \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_18_n_5\,
      I3 => \^int_height_reg[15]_1\(4),
      I4 => \^int_height_reg[15]_1\(6),
      O => \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_17_n_5\
    );
\ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^int_height_reg[15]_1\(3),
      I1 => \^int_height_reg[15]_1\(1),
      I2 => \^int_height_reg[15]_1\(0),
      I3 => \^int_height_reg[15]_1\(2),
      O => \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_18_n_5\
    );
\ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA95556"
    )
        port map (
      I0 => trunc_ln518_reg_1186(0),
      I1 => \^int_height_reg[15]_1\(2),
      I2 => \^int_height_reg[15]_1\(0),
      I3 => \^int_height_reg[15]_1\(1),
      I4 => \^int_height_reg[15]_1\(3),
      O => \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_19_n_5\
    );
\ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \^int_height_reg[15]_1\(6),
      I1 => \^int_height_reg[15]_1\(4),
      I2 => \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_18_n_5\,
      I3 => \^int_height_reg[15]_1\(5),
      I4 => \^int_height_reg[15]_1\(7),
      I5 => \^int_height_reg[15]_1\(8),
      O => \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_20_n_5\
    );
\ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^int_height_reg[15]_1\(5),
      I1 => \^int_height_reg[15]_1\(3),
      I2 => \^int_height_reg[15]_1\(1),
      I3 => \^int_height_reg[15]_1\(0),
      I4 => \^int_height_reg[15]_1\(2),
      I5 => \^int_height_reg[15]_1\(4),
      O => \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_21_n_5\
    );
\ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A65"
    )
        port map (
      I0 => \^int_height_reg[15]_1\(15),
      I1 => \^int_height_reg[15]_1\(14),
      I2 => \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_9_n_5\,
      I3 => \ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]_i_2_0\(7),
      O => \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_3_n_5\
    );
\ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4008804004800804"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]_i_2_0\(5),
      I1 => \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_10_n_5\,
      I2 => \^int_height_reg[15]_1\(14),
      I3 => \^int_height_reg[15]_1\(13),
      I4 => \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_11_n_5\,
      I5 => \ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]_i_2_0\(6),
      O => \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_4_n_5\
    );
\ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6006000000006006"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_12_n_5\,
      I1 => \ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]_i_2_0\(3),
      I2 => \ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]_i_2_0\(2),
      I3 => \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_13_n_5\,
      I4 => \ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]_i_2_0\(1),
      I5 => \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_14_n_5\,
      O => \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_5_n_5\
    );
\ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000066006600000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_15_n_5\,
      I1 => \ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]_i_2_0\(0),
      I2 => Sel_fu_865_p4(0),
      I3 => \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_16_n_5\,
      I4 => Sel_fu_865_p4(1),
      I5 => \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_17_n_5\,
      O => \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_6_n_5\
    );
\ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990600900000000"
    )
        port map (
      I0 => \^int_height_reg[15]_1\(5),
      I1 => trunc_ln518_reg_1186(2),
      I2 => trunc_ln518_reg_1186(1),
      I3 => \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_18_n_5\,
      I4 => \^int_height_reg[15]_1\(4),
      I5 => \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_19_n_5\,
      O => \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_7_n_5\
    );
\ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_11_n_5\,
      I1 => \^int_height_reg[15]_1\(13),
      O => \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_9_n_5\
    );
\ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]_i_2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \int_height_reg[15]_0\(0),
      CO(4) => \ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]_i_2_n_8\,
      CO(3) => \ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]_i_2_n_9\,
      CO(2) => \ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]_i_2_n_10\,
      CO(1) => \ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]_i_2_n_11\,
      CO(0) => \ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]_i_2_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7 downto 6) => B"00",
      S(5) => \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_3_n_5\,
      S(4) => \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_4_n_5\,
      S(3) => \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_5_n_5\,
      S(2) => \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_6_n_5\,
      S(1) => \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_7_n_5\,
      S(0) => S(0)
    );
\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"808A"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[4]_i_6_n_5\,
      I1 => rampStart_load_reg_1167(0),
      I2 => \^int_bckgndid_reg[2]_2\,
      I3 => \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7]_0\,
      O => \rampStart_load_reg_1167_reg[4]\(0)
    );
\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0EE"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[4]_i_6_n_5\,
      I1 => \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7]_0\,
      I2 => rampStart_load_reg_1167(1),
      I3 => \^int_bckgndid_reg[2]_2\,
      O => \rampStart_load_reg_1167_reg[4]\(1)
    );
\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCCDCCFFCCCCCC"
    )
        port map (
      I0 => \^int_bckgndid_reg[2]_0\,
      I1 => \^int_bckgndid_reg[0]_7\,
      I2 => \^int_bckgndid_reg[1]_8\(0),
      I3 => x_fu_470,
      I4 => \^int_bckgndid_reg[2]_1\,
      I5 => \^int_bckgndid_reg[1]_8\(1),
      O => ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181
    );
\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"808A"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[4]_i_6_n_5\,
      I1 => rampStart_load_reg_1167(3),
      I2 => \^int_bckgndid_reg[2]_2\,
      I3 => \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7]_0\,
      O => \rampStart_load_reg_1167_reg[4]\(2)
    );
\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => bckgndId(2),
      I1 => bckgndId(3),
      I2 => bckgndId(6),
      I3 => bckgndId(4),
      I4 => bckgndId(5),
      I5 => bckgndId(7),
      O => \^int_bckgndid_reg[2]_0\
    );
\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000004000"
    )
        port map (
      I0 => \^int_bckgndid_reg[1]_8\(0),
      I1 => x_fu_470,
      I2 => \ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181[7]_i_2_n_5\,
      I3 => bckgndId(3),
      I4 => bckgndId(2),
      I5 => \^int_bckgndid_reg[1]_8\(1),
      O => \^int_bckgndid_reg[0]_7\
    );
\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => bckgndId(2),
      I1 => bckgndId(6),
      I2 => bckgndId(7),
      I3 => bckgndId(5),
      I4 => bckgndId(4),
      I5 => bckgndId(3),
      O => \^int_bckgndid_reg[2]_1\
    );
\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000480004008000"
    )
        port map (
      I0 => \^int_bckgndid_reg[1]_8\(0),
      I1 => x_fu_470,
      I2 => bckgndId(2),
      I3 => \ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181[7]_i_2_n_5\,
      I4 => bckgndId(3),
      I5 => \^int_bckgndid_reg[1]_8\(1),
      O => \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[4]_i_6_n_5\
    );
\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[4]_i_9_n_5\,
      I1 => bckgndId(2),
      I2 => \^int_bckgndid_reg[1]_8\(1),
      I3 => x_fu_470,
      I4 => \^int_bckgndid_reg[1]_8\(0),
      O => \^int_bckgndid_reg[2]_2\
    );
\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[4]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => bckgndId(3),
      I1 => bckgndId(4),
      I2 => bckgndId(5),
      I3 => bckgndId(7),
      I4 => bckgndId(6),
      O => \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[4]_i_9_n_5\
    );
\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0F0E0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7]_0\,
      I1 => \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7]\,
      I2 => \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[7]_i_4_n_5\,
      I3 => \^d\(0),
      I4 => \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[7]_i_5_n_5\,
      O => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg
    );
\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \^int_bckgndid_reg[1]_8\(1),
      I1 => bckgndId(2),
      I2 => \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[7]_i_6_n_5\,
      I3 => x_fu_470,
      I4 => \^int_bckgndid_reg[1]_8\(0),
      O => \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[7]_i_4_n_5\
    );
\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A00000010000000"
    )
        port map (
      I0 => \^int_bckgndid_reg[1]_8\(1),
      I1 => bckgndId(2),
      I2 => bckgndId(3),
      I3 => \ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181[7]_i_2_n_5\,
      I4 => x_fu_470,
      I5 => \^int_bckgndid_reg[1]_8\(0),
      O => \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[7]_i_5_n_5\
    );
\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => bckgndId(3),
      I1 => bckgndId(4),
      I2 => bckgndId(5),
      I3 => bckgndId(7),
      I4 => bckgndId(6),
      O => \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[7]_i_6_n_5\
    );
\ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000008000"
    )
        port map (
      I0 => \^int_bckgndid_reg[1]_8\(1),
      I1 => \^int_bckgndid_reg[2]_1\,
      I2 => \ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181_reg[5]\(0),
      I3 => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg,
      I4 => \ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181_reg[5]_0\,
      I5 => \^int_bckgndid_reg[1]_8\(0),
      O => \^d\(0)
    );
\ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C80004000000"
    )
        port map (
      I0 => \^int_bckgndid_reg[1]_8\(0),
      I1 => x_fu_470,
      I2 => bckgndId(2),
      I3 => \ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181[7]_i_2_n_5\,
      I4 => bckgndId(3),
      I5 => \^int_bckgndid_reg[1]_8\(1),
      O => \^d\(1)
    );
\ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => bckgndId(6),
      I1 => bckgndId(7),
      I2 => bckgndId(5),
      I3 => bckgndId(4),
      O => \ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181[7]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000070000000"
    )
        port map (
      I0 => \^int_bckgndid_reg[1]_8\(0),
      I1 => \^int_bckgndid_reg[1]_8\(1),
      I2 => \^int_bckgndid_reg[2]_1\,
      I3 => \ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181_reg[5]\(0),
      I4 => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg,
      I5 => \ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181_reg[5]_0\,
      O => \int_bckgndId_reg[0]_8\
    );
\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020104000000000"
    )
        port map (
      I0 => \^int_bckgndid_reg[1]_8\(1),
      I1 => bckgndId(3),
      I2 => \ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181[7]_i_2_n_5\,
      I3 => bckgndId(2),
      I4 => \^int_bckgndid_reg[1]_8\(0),
      I5 => x_fu_470,
      O => \int_bckgndId_reg[1]_9\(0)
    );
\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \^int_bckgndid_reg[2]_2\,
      I1 => rampStart_load_reg_1167(0),
      I2 => \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059[4]_i_2_n_5\,
      I3 => \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[0]\,
      O => \rampStart_load_reg_1167_reg[0]\
    );
\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FF40FF40"
    )
        port map (
      I0 => \^int_bckgndid_reg[1]_8\(1),
      I1 => \^int_bckgndid_reg[2]_1\,
      I2 => x_fu_470,
      I3 => \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059[4]_i_2_n_5\,
      I4 => rampStart_load_reg_1167(1),
      I5 => \^int_bckgndid_reg[2]_2\,
      O => \int_bckgndId_reg[1]_10\
    );
\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBEA"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059[4]_i_2_n_5\,
      I1 => \^int_bckgndid_reg[2]_2\,
      I2 => rampStart_load_reg_1167(2),
      I3 => \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7]_0\,
      O => \rampStart_load_reg_1167_reg[3]\
    );
\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \^int_bckgndid_reg[2]_2\,
      I1 => rampStart_load_reg_1167(3),
      I2 => \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059[4]_i_2_n_5\,
      I3 => \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[0]\,
      O => \rampStart_load_reg_1167_reg[4]_0\
    );
\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0415440404040404"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[4]\,
      I1 => \^int_bckgndid_reg[1]_8\(1),
      I2 => \^int_bckgndid_reg[2]_0\,
      I3 => bckgndId(2),
      I4 => bckgndId(3),
      I5 => \ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181[7]_i_2_n_5\,
      O => \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059[4]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAAFFA8"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[7]_i_4_n_5\,
      I1 => \^d\(0),
      I2 => \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[7]_i_5_n_5\,
      I3 => \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7]\,
      I4 => \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7]_0\,
      O => \int_bckgndId_reg[1]_0\
    );
\ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40C044C0"
    )
        port map (
      I0 => \^int_bckgndid_reg[1]_8\(0),
      I1 => x_fu_470,
      I2 => \^int_bckgndid_reg[2]_1\,
      I3 => \^int_bckgndid_reg[1]_8\(1),
      I4 => \^int_bckgndid_reg[2]_0\,
      O => \int_bckgndId_reg[1]_7\(0)
    );
\ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3000C400"
    )
        port map (
      I0 => \^int_bckgndid_reg[2]_0\,
      I1 => \^int_bckgndid_reg[1]_8\(1),
      I2 => \^int_bckgndid_reg[2]_1\,
      I3 => x_fu_470,
      I4 => \^int_bckgndid_reg[1]_8\(0),
      O => \int_bckgndId_reg[1]_7\(1)
    );
\ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F400"
    )
        port map (
      I0 => \^int_bckgndid_reg[2]_0\,
      I1 => \^int_bckgndid_reg[1]_8\(1),
      I2 => \^int_bckgndid_reg[2]_1\,
      I3 => x_fu_470,
      I4 => \^int_bckgndid_reg[1]_8\(0),
      O => \int_bckgndId_reg[1]_7\(2)
    );
\ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3010F000"
    )
        port map (
      I0 => \^int_bckgndid_reg[2]_0\,
      I1 => \^int_bckgndid_reg[1]_8\(0),
      I2 => x_fu_470,
      I3 => \^int_bckgndid_reg[2]_1\,
      I4 => \^int_bckgndid_reg[1]_8\(1),
      O => \int_bckgndId_reg[0]_6\(0)
    );
\ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \^int_bckgndid_reg[1]_8\(0),
      I1 => \ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181_reg[5]_0\,
      I2 => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg,
      I3 => \ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181_reg[5]\(0),
      I4 => \^int_bckgndid_reg[2]_1\,
      I5 => \^int_bckgndid_reg[1]_8\(1),
      O => \int_bckgndId_reg[0]_9\
    );
\ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAEEEAEAAAAAEAA"
    )
        port map (
      I0 => \^int_bckgndid_reg[0]_7\,
      I1 => x_fu_470,
      I2 => \^int_bckgndid_reg[1]_8\(0),
      I3 => \^int_bckgndid_reg[1]_8\(1),
      I4 => \^int_bckgndid_reg[2]_0\,
      I5 => \^int_bckgndid_reg[2]_1\,
      O => \int_bckgndId_reg[0]_6\(1)
    );
\ap_phi_reg_pp0_iter2_pix_val_V_reg_294[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ovrlayId(6),
      I1 => ovrlayId(4),
      I2 => ovrlayId(7),
      I3 => ovrlayId(5),
      O => \ap_phi_reg_pp0_iter2_pix_val_V_reg_294[7]_i_3_n_5\
    );
\ap_phi_reg_pp0_iter2_pix_val_V_reg_294[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ovrlayId(2),
      I1 => ovrlayId(3),
      O => \ap_phi_reg_pp0_iter2_pix_val_V_reg_294[7]_i_4_n_5\
    );
\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20FFFF2F200000"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => or_ln1918_reg_710_pp0_iter3_reg,
      I3 => \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[6]\(0),
      I4 => \^icmp_ln729_reg_706_pp0_iter3_reg_reg[0]__0\,
      I5 => \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[4]\,
      O => \int_colorFormat_reg[0]_4\(0)
    );
\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20FFFF2F200000"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => or_ln1918_reg_710_pp0_iter3_reg,
      I3 => \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[6]\(1),
      I4 => \^icmp_ln729_reg_706_pp0_iter3_reg_reg[0]__0\,
      I5 => \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[5]\,
      O => \int_colorFormat_reg[0]_4\(1)
    );
\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20FFFF2F200000"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => or_ln1918_reg_710_pp0_iter3_reg,
      I3 => \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[6]\(2),
      I4 => \^icmp_ln729_reg_706_pp0_iter3_reg_reg[0]__0\,
      I5 => \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[6]_0\,
      O => \int_colorFormat_reg[0]_4\(2)
    );
\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => colorFormat(7),
      I1 => colorFormat(6),
      I2 => colorFormat(4),
      I3 => \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[6]_i_4_n_5\,
      O => \^int_colorformat_reg[7]_0\
    );
\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => colorFormat(3),
      I1 => colorFormat(1),
      I2 => colorFormat(5),
      I3 => colorFormat(2),
      O => \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[6]_i_4_n_5\
    );
\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20FFFF2F200000"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => or_ln1918_reg_710_pp0_iter3_reg,
      I3 => \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[6]\(0),
      I4 => \^icmp_ln729_reg_706_pp0_iter3_reg_reg[0]__0\,
      I5 => \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[4]\,
      O => \int_colorFormat_reg[0]_5\(0)
    );
\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20FFFF2F200000"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => or_ln1918_reg_710_pp0_iter3_reg,
      I3 => \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[6]\(1),
      I4 => \^icmp_ln729_reg_706_pp0_iter3_reg_reg[0]__0\,
      I5 => \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[5]\,
      O => \int_colorFormat_reg[0]_5\(1)
    );
\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20FFFF2F200000"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => or_ln1918_reg_710_pp0_iter3_reg,
      I3 => \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[6]\(2),
      I4 => \^icmp_ln729_reg_706_pp0_iter3_reg_reg[0]__0\,
      I5 => \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[6]_0\,
      O => \int_colorFormat_reg[0]_5\(2)
    );
\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFE4E40000E4E4"
    )
        port map (
      I0 => \^icmp_ln729_reg_706_pp0_iter3_reg_reg[0]__0_0\,
      I1 => \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6]_0\(0),
      I2 => \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[0]_i_2_n_5\,
      I3 => or_ln1918_2_reg_717_pp0_iter3_reg,
      I4 => \^icmp_ln729_reg_706_pp0_iter3_reg_reg[0]__0\,
      I5 => \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[2]\(0),
      O => \ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250_reg[6]\(0)
    );
\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^int_boxcolorg_reg[7]_0\(0),
      I1 => \^int_colorformat_reg[7]_0\,
      I2 => \^int_boxcolorb_reg[7]_0\(0),
      I3 => \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[0]\,
      I4 => pixIn9_read_reg_647_pp0_iter2_reg(0),
      O => \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[0]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFE4E40000E4E4"
    )
        port map (
      I0 => \^icmp_ln729_reg_706_pp0_iter3_reg_reg[0]__0_0\,
      I1 => \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6]_0\(1),
      I2 => \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[1]_i_2_n_5\,
      I3 => or_ln1918_2_reg_717_pp0_iter3_reg,
      I4 => \^icmp_ln729_reg_706_pp0_iter3_reg_reg[0]__0\,
      I5 => \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[2]\(1),
      O => \ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250_reg[6]\(1)
    );
\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^int_boxcolorg_reg[7]_0\(1),
      I1 => \^int_colorformat_reg[7]_0\,
      I2 => \^int_boxcolorb_reg[7]_0\(1),
      I3 => \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[0]\,
      I4 => pixIn9_read_reg_647_pp0_iter2_reg(1),
      O => \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[1]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFE4E40000E4E4"
    )
        port map (
      I0 => \^icmp_ln729_reg_706_pp0_iter3_reg_reg[0]__0_0\,
      I1 => \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6]_0\(2),
      I2 => \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[2]_i_2_n_5\,
      I3 => or_ln1918_2_reg_717_pp0_iter3_reg,
      I4 => \^icmp_ln729_reg_706_pp0_iter3_reg_reg[0]__0\,
      I5 => \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[2]\(2),
      O => \ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250_reg[6]\(2)
    );
\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^int_boxcolorg_reg[7]_0\(2),
      I1 => \^int_colorformat_reg[7]_0\,
      I2 => \^int_boxcolorb_reg[7]_0\(2),
      I3 => \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[0]\,
      I4 => pixIn9_read_reg_647_pp0_iter2_reg(2),
      O => \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[2]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^int_boxcolorg_reg[7]_0\(3),
      I1 => \^int_colorformat_reg[7]_0\,
      I2 => \^int_boxcolorb_reg[7]_0\(3),
      I3 => \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[0]\,
      I4 => pixIn9_read_reg_647_pp0_iter2_reg(3),
      O => \int_boxColorG_reg[3]_0\
    );
\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[4]\,
      I1 => \^icmp_ln729_reg_706_pp0_iter3_reg_reg[0]__0\,
      I2 => \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[4]_i_3_n_5\,
      I3 => \^icmp_ln729_reg_706_pp0_iter3_reg_reg[0]__0_0\,
      I4 => \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6]_0\(3),
      O => \ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250_reg[6]\(3)
    );
\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^int_boxcolorg_reg[7]_0\(4),
      I1 => \^int_colorformat_reg[7]_0\,
      I2 => \^int_boxcolorb_reg[7]_0\(4),
      I3 => \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[0]\,
      I4 => pixIn9_read_reg_647_pp0_iter2_reg(4),
      O => \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[4]_i_3_n_5\
    );
\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[5]\,
      I1 => \^icmp_ln729_reg_706_pp0_iter3_reg_reg[0]__0\,
      I2 => \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[5]_i_3_n_5\,
      I3 => \^icmp_ln729_reg_706_pp0_iter3_reg_reg[0]__0_0\,
      I4 => \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6]_0\(4),
      O => \ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250_reg[6]\(4)
    );
\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^int_boxcolorg_reg[7]_0\(5),
      I1 => \^int_colorformat_reg[7]_0\,
      I2 => \^int_boxcolorb_reg[7]_0\(5),
      I3 => \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[0]\,
      I4 => pixIn9_read_reg_647_pp0_iter2_reg(5),
      O => \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[5]_i_3_n_5\
    );
\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6]\,
      I1 => \^icmp_ln729_reg_706_pp0_iter3_reg_reg[0]__0\,
      I2 => \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[6]_i_3_n_5\,
      I3 => \^icmp_ln729_reg_706_pp0_iter3_reg_reg[0]__0_0\,
      I4 => \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6]_0\(5),
      O => \ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250_reg[6]\(5)
    );
\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^int_boxcolorg_reg[7]_0\(6),
      I1 => \^int_colorformat_reg[7]_0\,
      I2 => \^int_boxcolorb_reg[7]_0\(6),
      I3 => \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[0]\,
      I4 => pixIn9_read_reg_647_pp0_iter2_reg(6),
      O => \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[6]_i_3_n_5\
    );
\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^int_boxcolorg_reg[7]_0\(7),
      I1 => \^int_colorformat_reg[7]_0\,
      I2 => \^int_boxcolorb_reg[7]_0\(7),
      I3 => \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[0]\,
      I4 => pixIn9_read_reg_647_pp0_iter2_reg(7),
      O => \int_boxColorG_reg[7]_1\
    );
\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20FFFF2F200000"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => or_ln1918_2_reg_717_pp0_iter3_reg,
      I3 => \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[6]\(0),
      I4 => \^icmp_ln729_reg_706_pp0_iter3_reg_reg[0]__0\,
      I5 => \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[4]\,
      O => \int_colorFormat_reg[0]_6\(0)
    );
\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20FFFF2F200000"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => or_ln1918_2_reg_717_pp0_iter3_reg,
      I3 => \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[6]\(1),
      I4 => \^icmp_ln729_reg_706_pp0_iter3_reg_reg[0]__0\,
      I5 => \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[5]\,
      O => \int_colorFormat_reg[0]_6\(1)
    );
\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20FFFF2F200000"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => or_ln1918_2_reg_717_pp0_iter3_reg,
      I3 => \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[6]\(2),
      I4 => \^icmp_ln729_reg_706_pp0_iter3_reg_reg[0]__0\,
      I5 => \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[6]_0\,
      O => \int_colorFormat_reg[0]_6\(2)
    );
\ap_phi_reg_pp0_iter5_pix_val_V_reg_294[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => icmp_ln729_reg_706_pp0_iter3_reg,
      I1 => ovrlayId(3),
      I2 => ovrlayId(2),
      I3 => ovrlayId(1),
      I4 => ovrlayId(0),
      I5 => \ap_phi_reg_pp0_iter2_pix_val_V_reg_294[7]_i_3_n_5\,
      O => \^icmp_ln729_reg_706_pp0_iter3_reg_reg[0]__0\
    );
\ap_phi_reg_pp0_iter5_pix_val_V_reg_294[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => icmp_ln729_reg_706_pp0_iter3_reg,
      I1 => ovrlayId(3),
      I2 => ovrlayId(2),
      I3 => ovrlayId(0),
      I4 => ovrlayId(1),
      I5 => \ap_phi_reg_pp0_iter2_pix_val_V_reg_294[7]_i_3_n_5\,
      O => \^icmp_ln729_reg_706_pp0_iter3_reg_reg[0]__0_0\
    );
\ap_return_int_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      O => \int_width_reg[4]_1\
    );
\ap_return_int_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA855555557"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => grp_reg_ap_uint_10_s_fu_176_d(0)
    );
\ap_return_int_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^int_width_reg[4]_0\,
      I2 => \^q\(6),
      O => grp_reg_ap_uint_10_s_fu_176_d(1)
    );
\ap_return_int_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \^int_width_reg[4]_0\,
      I3 => \^q\(6),
      O => grp_reg_ap_uint_10_s_fu_176_d(2)
    );
\ap_return_int_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(5),
      I2 => \^int_width_reg[4]_0\,
      I3 => \^q\(6),
      I4 => \^q\(7),
      O => grp_reg_ap_uint_10_s_fu_176_d(3)
    );
\ap_return_int_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^int_width_reg[4]_0\,
      I2 => \^q\(5),
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => grp_reg_ap_uint_10_s_fu_176_d(4)
    );
\ap_return_int_reg[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      O => \^int_width_reg[4]_0\
    );
\ap_return_int_reg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5955A6AA"
    )
        port map (
      I0 => \ap_return_int_reg[8]_i_2_n_5\,
      I1 => \^q\(8),
      I2 => \ap_return_int_reg[7]_i_2_n_5\,
      I3 => \^q\(9),
      I4 => \^q\(10),
      O => grp_reg_ap_uint_10_s_fu_176_d(5)
    );
\ap_return_int_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDBDDDDD22422222"
    )
        port map (
      I0 => \ap_return_int_reg[8]_i_2_n_5\,
      I1 => \^q\(10),
      I2 => \^q\(9),
      I3 => \ap_return_int_reg[7]_i_2_n_5\,
      I4 => \^q\(8),
      I5 => \^q\(11),
      O => grp_reg_ap_uint_10_s_fu_176_d(6)
    );
\ap_return_int_reg[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(5),
      I2 => \^int_width_reg[4]_0\,
      I3 => \^q\(7),
      O => \ap_return_int_reg[7]_i_2_n_5\
    );
\ap_return_int_reg[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDBF0240"
    )
        port map (
      I0 => \ap_return_int_reg[8]_i_2_n_5\,
      I1 => \^q\(11),
      I2 => \^q\(10),
      I3 => \ap_return_int_reg[8]_i_3_n_5\,
      I4 => \^q\(12),
      O => grp_reg_ap_uint_10_s_fu_176_d(7)
    );
\ap_return_int_reg[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000001"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^int_width_reg[4]_0\,
      I2 => \^q\(5),
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => \ap_return_int_reg[8]_i_2_n_5\
    );
\ap_return_int_reg[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(6),
      I2 => \^q\(5),
      I3 => \^int_width_reg[4]_0\,
      I4 => \^q\(7),
      I5 => \^q\(9),
      O => \ap_return_int_reg[8]_i_3_n_5\
    );
\ap_return_int_reg[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_width_reg[10]_0\,
      O => grp_reg_ap_uint_10_s_fu_176_d(8)
    );
\ap_return_int_reg[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10000008EFFFFFF7"
    )
        port map (
      I0 => \ap_return_int_reg[8]_i_2_n_5\,
      I1 => \ap_return_int_reg[8]_i_3_n_5\,
      I2 => \^q\(10),
      I3 => \^q\(11),
      I4 => \^q\(12),
      I5 => \^q\(13),
      O => \^int_width_reg[10]_0\
    );
auto_restart_status_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFAA"
    )
        port map (
      I0 => p_26_in(7),
      I1 => \^ap_start\,
      I2 => \ap_CS_fsm_reg[3]\(0),
      I3 => auto_restart_status_reg_n_5,
      O => auto_restart_status_i_1_n_5
    );
auto_restart_status_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => auto_restart_status_i_1_n_5,
      Q => auto_restart_status_reg_n_5,
      R => \^rstc\
    );
\boxBottom_fu_405_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => boxSize(15),
      I1 => \boxBottom_fu_405_p2_carry__0\(0),
      O => \int_boxSize_reg[15]_1\(0)
    );
\boxRight_fu_400_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => boxSize(15),
      I1 => \boxRight_fu_400_p2_carry__0\(0),
      O => \int_boxSize_reg[15]_0\(0)
    );
\cmp2_i_reg_439[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \cmp2_i_reg_439[0]_i_2_n_5\,
      I1 => \cmp2_i_reg_439[0]_i_3_n_5\,
      I2 => grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg0,
      I3 => cmp2_i_reg_439,
      O => \cmp2_i_reg_439_reg[0]\
    );
\cmp2_i_reg_439[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000001"
    )
        port map (
      I0 => \cmp2_i_reg_439_reg[0]_1\,
      I1 => \cmp2_i_reg_439[0]_i_5_n_5\,
      I2 => \cmp2_i_reg_439[0]_i_6_n_5\,
      I3 => \cmp2_i_reg_439[0]_i_7_n_5\,
      I4 => crossHairY(15),
      I5 => \cmp2_i_reg_439_reg[0]_0\(12),
      O => \cmp2_i_reg_439[0]_i_2_n_5\
    );
\cmp2_i_reg_439[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => crossHairY(12),
      I1 => \cmp2_i_reg_439_reg[0]_0\(9),
      I2 => \cmp2_i_reg_439_reg[0]_0\(10),
      I3 => crossHairY(13),
      I4 => \cmp2_i_reg_439_reg[0]_0\(11),
      I5 => crossHairY(14),
      O => \cmp2_i_reg_439[0]_i_3_n_5\
    );
\cmp2_i_reg_439[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => crossHairY(0),
      I1 => \cmp2_i_reg_439_reg[0]_0\(0),
      I2 => \cmp2_i_reg_439_reg[0]_0\(2),
      I3 => crossHairY(2),
      I4 => \cmp2_i_reg_439_reg[0]_0\(1),
      I5 => crossHairY(1),
      O => \cmp2_i_reg_439[0]_i_5_n_5\
    );
\cmp2_i_reg_439[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => crossHairY(9),
      I1 => \cmp2_i_reg_439_reg[0]_0\(6),
      I2 => \cmp2_i_reg_439_reg[0]_0\(7),
      I3 => crossHairY(10),
      I4 => \cmp2_i_reg_439_reg[0]_0\(8),
      I5 => crossHairY(11),
      O => \cmp2_i_reg_439[0]_i_6_n_5\
    );
\cmp2_i_reg_439[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => crossHairY(6),
      I1 => \cmp2_i_reg_439_reg[0]_0\(3),
      I2 => \cmp2_i_reg_439_reg[0]_0\(4),
      I3 => crossHairY(7),
      I4 => \cmp2_i_reg_439_reg[0]_0\(5),
      I5 => crossHairY(8),
      O => \cmp2_i_reg_439[0]_i_7_n_5\
    );
cmp35_not_fu_800_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^int_passthrustarty_reg[15]_1\(15),
      I1 => \cmp35_not_reg_1224_reg[0]\(15),
      I2 => \^int_passthrustarty_reg[15]_1\(14),
      I3 => \cmp35_not_reg_1224_reg[0]\(14),
      O => \int_passthruStartY_reg[15]_0\(7)
    );
cmp35_not_fu_800_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^int_passthrustarty_reg[15]_1\(13),
      I1 => \cmp35_not_reg_1224_reg[0]\(13),
      I2 => \^int_passthrustarty_reg[15]_1\(12),
      I3 => \cmp35_not_reg_1224_reg[0]\(12),
      O => \int_passthruStartY_reg[15]_0\(6)
    );
cmp35_not_fu_800_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^int_passthrustarty_reg[15]_1\(11),
      I1 => \cmp35_not_reg_1224_reg[0]\(11),
      I2 => \^int_passthrustarty_reg[15]_1\(10),
      I3 => \cmp35_not_reg_1224_reg[0]\(10),
      O => \int_passthruStartY_reg[15]_0\(5)
    );
cmp35_not_fu_800_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^int_passthrustarty_reg[15]_1\(9),
      I1 => \cmp35_not_reg_1224_reg[0]\(9),
      I2 => \^int_passthrustarty_reg[15]_1\(8),
      I3 => \cmp35_not_reg_1224_reg[0]\(8),
      O => \int_passthruStartY_reg[15]_0\(4)
    );
cmp35_not_fu_800_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^int_passthrustarty_reg[15]_1\(7),
      I1 => \cmp35_not_reg_1224_reg[0]\(7),
      I2 => \^int_passthrustarty_reg[15]_1\(6),
      I3 => \cmp35_not_reg_1224_reg[0]\(6),
      O => \int_passthruStartY_reg[15]_0\(3)
    );
cmp35_not_fu_800_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^int_passthrustarty_reg[15]_1\(5),
      I1 => \cmp35_not_reg_1224_reg[0]\(5),
      I2 => \^int_passthrustarty_reg[15]_1\(4),
      I3 => \cmp35_not_reg_1224_reg[0]\(4),
      O => \int_passthruStartY_reg[15]_0\(2)
    );
cmp35_not_fu_800_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^int_passthrustarty_reg[15]_1\(3),
      I1 => \cmp35_not_reg_1224_reg[0]\(3),
      I2 => \^int_passthrustarty_reg[15]_1\(2),
      I3 => \cmp35_not_reg_1224_reg[0]\(2),
      O => \int_passthruStartY_reg[15]_0\(1)
    );
cmp35_not_fu_800_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^int_passthrustarty_reg[15]_1\(1),
      I1 => \cmp35_not_reg_1224_reg[0]\(1),
      I2 => \^int_passthrustarty_reg[15]_1\(0),
      I3 => \cmp35_not_reg_1224_reg[0]\(0),
      O => \int_passthruStartY_reg[15]_0\(0)
    );
\div_cast_reg_412[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => enableInput(0),
      I1 => enableInput(2),
      I2 => enableInput(5),
      I3 => enableInput(6),
      I4 => \div_cast_reg_412[10]_i_3_n_5\,
      O => \int_enableInput_reg[0]_0\
    );
\div_cast_reg_412[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => enableInput(3),
      I1 => enableInput(1),
      I2 => enableInput(7),
      I3 => enableInput(4),
      O => \div_cast_reg_412[10]_i_3_n_5\
    );
\empty_fu_104[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000006A6AFF00"
    )
        port map (
      I0 => field_id(1),
      I1 => field_id(0),
      I2 => phi_ln991_loc_fu_116,
      I3 => fid_in,
      I4 => \empty_fu_104[0]_i_3_n_5\,
      I5 => ap_NS_fsm12_out,
      O => \int_field_id_reg[1]_0\
    );
\empty_fu_104[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \empty_fu_104[0]_i_4_n_5\,
      I1 => field_id(11),
      I2 => field_id(10),
      I3 => field_id(9),
      I4 => field_id(8),
      I5 => \empty_fu_104[0]_i_5_n_5\,
      O => \empty_fu_104[0]_i_3_n_5\
    );
\empty_fu_104[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => field_id(14),
      I1 => field_id(15),
      I2 => field_id(13),
      I3 => field_id(12),
      O => \empty_fu_104[0]_i_4_n_5\
    );
\empty_fu_104[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => field_id(4),
      I1 => field_id(5),
      I2 => field_id(6),
      I3 => field_id(7),
      I4 => field_id(3),
      I5 => field_id(2),
      O => \empty_fu_104[0]_i_5_n_5\
    );
fid_INST_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^int_height_reg[15]_1\(0),
      I1 => fid_INST_0_i_1(0),
      I2 => \^int_height_reg[15]_1\(1),
      I3 => fid_INST_0_i_1(1),
      I4 => \^int_height_reg[15]_1\(2),
      I5 => fid_INST_0_i_1(2),
      O => \int_height_reg[0]_1\
    );
fid_INST_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^int_height_reg[15]_1\(4),
      I1 => fid_INST_0_i_1(4),
      I2 => \^int_height_reg[15]_1\(5),
      I3 => fid_INST_0_i_1(5),
      I4 => fid_INST_0_i_1(3),
      I5 => \^int_height_reg[15]_1\(3),
      O => \int_height_reg[4]_0\
    );
\g0_b0__0_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_g0_b0__0_i_1_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \xCount_V_2_reg[8]\(0),
      CO(3) => \g0_b0__0_i_1_n_9\,
      CO(2) => \g0_b0__0_i_1_n_10\,
      CO(1) => \g0_b0__0_i_1_n_11\,
      CO(0) => \g0_b0__0_i_1_n_12\,
      DI(7 downto 5) => B"000",
      DI(4) => \g0_b0__0_i_2_n_5\,
      DI(3) => \g0_b0__0_i_3_n_5\,
      DI(2) => \g0_b0__0_i_4_n_5\,
      DI(1) => \g0_b0__0_i_5_n_5\,
      DI(0) => \g0_b0__0_i_6_n_5\,
      O(7 downto 0) => \NLW_g0_b0__0_i_1_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => \g0_b0__0_i_7_n_5\,
      S(3) => \g0_b0__0_i_8_n_5\,
      S(2) => \g0_b0__0_i_9_n_5\,
      S(1) => \g0_b0__0_i_10_n_5\,
      S(0) => \g0_b0__0_i_11_n_5\
    );
\g0_b0__0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C462319880402010"
    )
        port map (
      I0 => \g0_b0__0_i_1_0\(2),
      I1 => \g0_b0__0_i_1_0\(3),
      I2 => \tpgBackground_U0/g0_b0_i_24_n_5\,
      I3 => \^q\(6),
      I4 => \^q\(7),
      I5 => \tpgBackground_U0/g0_b0_i_25_n_5\,
      O => \g0_b0__0_i_10_n_5\
    );
\g0_b0__0_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08616108"
    )
        port map (
      I0 => \tpgBackground_U0/g0_b0_i_26_n_5\,
      I1 => \^q\(4),
      I2 => \g0_b0__0_i_1_0\(0),
      I3 => \g0_b0__0_i_1_0\(1),
      I4 => \^q\(5),
      O => \g0_b0__0_i_11_n_5\
    );
\g0_b0__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33033000BFBFB3A0"
    )
        port map (
      I0 => \tpgBackground_U0/g0_b0_i_17_n_5\,
      I1 => \g0_b0__0_i_1_0\(8),
      I2 => \^q\(13),
      I3 => \tpgBackground_U0/g0_b0_i_18_n_5\,
      I4 => \tpgBackground_U0/g0_b0_i_19_n_5\,
      I5 => \g0_b0__0_i_1_0\(9),
      O => \g0_b0__0_i_2_n_5\
    );
\g0_b0__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7331107773301000"
    )
        port map (
      I0 => \g0_b0__0_i_1_0\(6),
      I1 => \g0_b0__0_i_1_0\(7),
      I2 => \tpgBackground_U0/g0_b0_i_20_n_5\,
      I3 => \^q\(10),
      I4 => \^q\(11),
      I5 => \tpgBackground_U0/g0_b0_i_21_n_5\,
      O => \g0_b0__0_i_3_n_5\
    );
\g0_b0__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A00CF0ACFAEC"
    )
        port map (
      I0 => \tpgBackground_U0/g0_b0_i_22_n_5\,
      I1 => \tpgBackground_U0/g0_b0_i_23_n_5\,
      I2 => \^q\(9),
      I3 => \^q\(8),
      I4 => \g0_b0__0_i_1_0\(4),
      I5 => \g0_b0__0_i_1_0\(5),
      O => \g0_b0__0_i_4_n_5\
    );
\g0_b0__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A00CF0ACFAEC"
    )
        port map (
      I0 => \tpgBackground_U0/g0_b0_i_24_n_5\,
      I1 => \tpgBackground_U0/g0_b0_i_25_n_5\,
      I2 => \^q\(7),
      I3 => \^q\(6),
      I4 => \g0_b0__0_i_1_0\(2),
      I5 => \g0_b0__0_i_1_0\(3),
      O => \g0_b0__0_i_5_n_5\
    );
\g0_b0__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30171703"
    )
        port map (
      I0 => \g0_b0__0_i_1_0\(0),
      I1 => \g0_b0__0_i_1_0\(1),
      I2 => \^q\(5),
      I3 => \tpgBackground_U0/g0_b0_i_26_n_5\,
      I4 => \^q\(4),
      O => \g0_b0__0_i_6_n_5\
    );
\g0_b0__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCCCF0AA0000AA"
    )
        port map (
      I0 => \^int_width_reg[12]_0\,
      I1 => \tpgBackground_U0/g0_b0_i_19_n_5\,
      I2 => \tpgBackground_U0/g0_b0_i_18_n_5\,
      I3 => \g0_b0__0_i_1_0\(9),
      I4 => \^q\(13),
      I5 => \g0_b0__0_i_1_0\(8),
      O => \g0_b0__0_i_7_n_5\
    );
\g0_b0__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8380E02038080E02"
    )
        port map (
      I0 => \tpgBackground_U0/g0_b0_i_20_n_5\,
      I1 => \^q\(10),
      I2 => \^q\(11),
      I3 => \tpgBackground_U0/g0_b0_i_21_n_5\,
      I4 => \g0_b0__0_i_1_0\(6),
      I5 => \g0_b0__0_i_1_0\(7),
      O => \g0_b0__0_i_8_n_5\
    );
\g0_b0__0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C462319880402010"
    )
        port map (
      I0 => \g0_b0__0_i_1_0\(4),
      I1 => \g0_b0__0_i_1_0\(5),
      I2 => \tpgBackground_U0/g0_b0_i_22_n_5\,
      I3 => \^q\(8),
      I4 => \^q\(9),
      I5 => \tpgBackground_U0/g0_b0_i_23_n_5\,
      O => \g0_b0__0_i_9_n_5\
    );
\g0_b0__2_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCCCF0AA0000AA"
    )
        port map (
      I0 => \^int_width_reg[12]_0\,
      I1 => \tpgBackground_U0/g0_b0_i_19_n_5\,
      I2 => \tpgBackground_U0/g0_b0_i_18_n_5\,
      I3 => \g0_b0__2_i_4_0\(9),
      I4 => \^q\(13),
      I5 => \g0_b0__2_i_4_0\(8),
      O => \g0_b0__2_i_10_n_5\
    );
\g0_b0__2_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8380E02038080E02"
    )
        port map (
      I0 => \tpgBackground_U0/g0_b0_i_20_n_5\,
      I1 => \^q\(10),
      I2 => \^q\(11),
      I3 => \tpgBackground_U0/g0_b0_i_21_n_5\,
      I4 => \g0_b0__2_i_4_0\(6),
      I5 => \g0_b0__2_i_4_0\(7),
      O => \g0_b0__2_i_11_n_5\
    );
\g0_b0__2_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C462319880402010"
    )
        port map (
      I0 => \g0_b0__2_i_4_0\(4),
      I1 => \g0_b0__2_i_4_0\(5),
      I2 => \tpgBackground_U0/g0_b0_i_22_n_5\,
      I3 => \^q\(8),
      I4 => \^q\(9),
      I5 => \tpgBackground_U0/g0_b0_i_23_n_5\,
      O => \g0_b0__2_i_12_n_5\
    );
\g0_b0__2_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C462319880402010"
    )
        port map (
      I0 => \g0_b0__2_i_4_0\(2),
      I1 => \g0_b0__2_i_4_0\(3),
      I2 => \tpgBackground_U0/g0_b0_i_24_n_5\,
      I3 => \^q\(6),
      I4 => \^q\(7),
      I5 => \tpgBackground_U0/g0_b0_i_25_n_5\,
      O => \g0_b0__2_i_13_n_5\
    );
\g0_b0__2_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08616108"
    )
        port map (
      I0 => \tpgBackground_U0/g0_b0_i_26_n_5\,
      I1 => \^q\(4),
      I2 => \g0_b0__2_i_4_0\(0),
      I3 => \g0_b0__2_i_4_0\(1),
      I4 => \^q\(5),
      O => \g0_b0__2_i_14_n_5\
    );
\g0_b0__2_i_4\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_g0_b0__2_i_4_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \xCount_V_3_reg[8]\(0),
      CO(3) => \g0_b0__2_i_4_n_9\,
      CO(2) => \g0_b0__2_i_4_n_10\,
      CO(1) => \g0_b0__2_i_4_n_11\,
      CO(0) => \g0_b0__2_i_4_n_12\,
      DI(7 downto 5) => B"000",
      DI(4) => \g0_b0__2_i_5_n_5\,
      DI(3) => \g0_b0__2_i_6_n_5\,
      DI(2) => \g0_b0__2_i_7_n_5\,
      DI(1) => \g0_b0__2_i_8_n_5\,
      DI(0) => \g0_b0__2_i_9_n_5\,
      O(7 downto 0) => \NLW_g0_b0__2_i_4_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => \g0_b0__2_i_10_n_5\,
      S(3) => \g0_b0__2_i_11_n_5\,
      S(2) => \g0_b0__2_i_12_n_5\,
      S(1) => \g0_b0__2_i_13_n_5\,
      S(0) => \g0_b0__2_i_14_n_5\
    );
\g0_b0__2_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33033000BFBFB3A0"
    )
        port map (
      I0 => \tpgBackground_U0/g0_b0_i_17_n_5\,
      I1 => \g0_b0__2_i_4_0\(8),
      I2 => \^q\(13),
      I3 => \tpgBackground_U0/g0_b0_i_18_n_5\,
      I4 => \tpgBackground_U0/g0_b0_i_19_n_5\,
      I5 => \g0_b0__2_i_4_0\(9),
      O => \g0_b0__2_i_5_n_5\
    );
\g0_b0__2_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7331107773301000"
    )
        port map (
      I0 => \g0_b0__2_i_4_0\(6),
      I1 => \g0_b0__2_i_4_0\(7),
      I2 => \tpgBackground_U0/g0_b0_i_20_n_5\,
      I3 => \^q\(10),
      I4 => \^q\(11),
      I5 => \tpgBackground_U0/g0_b0_i_21_n_5\,
      O => \g0_b0__2_i_6_n_5\
    );
\g0_b0__2_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A00CF0ACFAEC"
    )
        port map (
      I0 => \tpgBackground_U0/g0_b0_i_22_n_5\,
      I1 => \tpgBackground_U0/g0_b0_i_23_n_5\,
      I2 => \^q\(9),
      I3 => \^q\(8),
      I4 => \g0_b0__2_i_4_0\(4),
      I5 => \g0_b0__2_i_4_0\(5),
      O => \g0_b0__2_i_7_n_5\
    );
\g0_b0__2_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A00CF0ACFAEC"
    )
        port map (
      I0 => \tpgBackground_U0/g0_b0_i_24_n_5\,
      I1 => \tpgBackground_U0/g0_b0_i_25_n_5\,
      I2 => \^q\(7),
      I3 => \^q\(6),
      I4 => \g0_b0__2_i_4_0\(2),
      I5 => \g0_b0__2_i_4_0\(3),
      O => \g0_b0__2_i_8_n_5\
    );
\g0_b0__2_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30171703"
    )
        port map (
      I0 => \g0_b0__2_i_4_0\(0),
      I1 => \g0_b0__2_i_4_0\(1),
      I2 => \^q\(5),
      I3 => \tpgBackground_U0/g0_b0_i_26_n_5\,
      I4 => \^q\(4),
      O => \g0_b0__2_i_9_n_5\
    );
g0_b0_i_1: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => NLW_g0_b0_i_1_CO_UNCONNECTED(7 downto 5),
      CO(4) => \xCount_V_1_reg[8]\(0),
      CO(3) => g0_b0_i_1_n_9,
      CO(2) => g0_b0_i_1_n_10,
      CO(1) => g0_b0_i_1_n_11,
      CO(0) => g0_b0_i_1_n_12,
      DI(7 downto 5) => B"000",
      DI(4) => g0_b0_i_3_n_5,
      DI(3) => g0_b0_i_4_n_5,
      DI(2) => g0_b0_i_5_n_5,
      DI(1) => g0_b0_i_6_n_5,
      DI(0) => g0_b0_i_7_n_5,
      O(7 downto 0) => NLW_g0_b0_i_1_O_UNCONNECTED(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => g0_b0_i_8_n_5,
      S(3) => g0_b0_i_9_n_5,
      S(2) => g0_b0_i_10_n_5,
      S(1) => g0_b0_i_11_n_5,
      S(0) => g0_b0_i_12_n_5
    );
g0_b0_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C462319880402010"
    )
        port map (
      I0 => g0_b0_i_1_0(4),
      I1 => g0_b0_i_1_0(5),
      I2 => \tpgBackground_U0/g0_b0_i_22_n_5\,
      I3 => \^q\(8),
      I4 => \^q\(9),
      I5 => \tpgBackground_U0/g0_b0_i_23_n_5\,
      O => g0_b0_i_10_n_5
    );
g0_b0_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C462319880402010"
    )
        port map (
      I0 => g0_b0_i_1_0(2),
      I1 => g0_b0_i_1_0(3),
      I2 => \tpgBackground_U0/g0_b0_i_24_n_5\,
      I3 => \^q\(6),
      I4 => \^q\(7),
      I5 => \tpgBackground_U0/g0_b0_i_25_n_5\,
      O => g0_b0_i_11_n_5
    );
g0_b0_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08616108"
    )
        port map (
      I0 => \tpgBackground_U0/g0_b0_i_26_n_5\,
      I1 => \^q\(4),
      I2 => g0_b0_i_1_0(0),
      I3 => g0_b0_i_1_0(1),
      I4 => \^q\(5),
      O => g0_b0_i_12_n_5
    );
g0_b0_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99999996"
    )
        port map (
      I0 => g0_b0_i_2(9),
      I1 => \^int_height_reg[15]_1\(13),
      I2 => \^int_height_reg[15]_1\(11),
      I3 => \tpgBackground_U0/g0_b0_i_38_n_5\,
      I4 => \^int_height_reg[15]_1\(12),
      O => \int_height_reg[5]_0\(1)
    );
g0_b0_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999999999996"
    )
        port map (
      I0 => g0_b0_i_2(8),
      I1 => \^int_height_reg[15]_1\(12),
      I2 => \^int_height_reg[15]_1\(10),
      I3 => \tpgBackground_U0/g0_b0_i_39_n_5\,
      I4 => \^int_height_reg[15]_1\(9),
      I5 => \^int_height_reg[15]_1\(11),
      O => \int_height_reg[5]_0\(0)
    );
g0_b0_i_28: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99999996"
    )
        port map (
      I0 => g0_b0_i_2(7),
      I1 => \^int_height_reg[15]_1\(11),
      I2 => \^int_height_reg[15]_1\(9),
      I3 => \tpgBackground_U0/g0_b0_i_39_n_5\,
      I4 => \^int_height_reg[15]_1\(10),
      O => \yCount_V_3_reg[7]\(7)
    );
g0_b0_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9996"
    )
        port map (
      I0 => g0_b0_i_2(6),
      I1 => \^int_height_reg[15]_1\(10),
      I2 => \tpgBackground_U0/g0_b0_i_39_n_5\,
      I3 => \^int_height_reg[15]_1\(9),
      O => \yCount_V_3_reg[7]\(6)
    );
g0_b0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33033000BFBFB3A0"
    )
        port map (
      I0 => \tpgBackground_U0/g0_b0_i_17_n_5\,
      I1 => g0_b0_i_1_0(8),
      I2 => \^q\(13),
      I3 => \tpgBackground_U0/g0_b0_i_18_n_5\,
      I4 => \tpgBackground_U0/g0_b0_i_19_n_5\,
      I5 => g0_b0_i_1_0(9),
      O => g0_b0_i_3_n_5
    );
g0_b0_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999999999996"
    )
        port map (
      I0 => g0_b0_i_2(5),
      I1 => \^int_height_reg[15]_1\(9),
      I2 => \^int_height_reg[15]_1\(7),
      I3 => \tpgBackground_U0/g0_b0_i_40_n_5\,
      I4 => \^int_height_reg[15]_1\(6),
      I5 => \^int_height_reg[15]_1\(8),
      O => \yCount_V_3_reg[7]\(5)
    );
g0_b0_i_31: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99999996"
    )
        port map (
      I0 => g0_b0_i_2(4),
      I1 => \^int_height_reg[15]_1\(8),
      I2 => \^int_height_reg[15]_1\(6),
      I3 => \tpgBackground_U0/g0_b0_i_40_n_5\,
      I4 => \^int_height_reg[15]_1\(7),
      O => \yCount_V_3_reg[7]\(4)
    );
g0_b0_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999999999996"
    )
        port map (
      I0 => g0_b0_i_2(3),
      I1 => \^int_height_reg[15]_1\(7),
      I2 => \^int_height_reg[15]_1\(5),
      I3 => \tpgBackground_U0/g0_b0_i_41_n_5\,
      I4 => \^int_height_reg[15]_1\(4),
      I5 => \^int_height_reg[15]_1\(6),
      O => \yCount_V_3_reg[7]\(3)
    );
g0_b0_i_33: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99999996"
    )
        port map (
      I0 => g0_b0_i_2(2),
      I1 => \^int_height_reg[15]_1\(6),
      I2 => \^int_height_reg[15]_1\(4),
      I3 => \tpgBackground_U0/g0_b0_i_41_n_5\,
      I4 => \^int_height_reg[15]_1\(5),
      O => \yCount_V_3_reg[7]\(2)
    );
g0_b0_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9996"
    )
        port map (
      I0 => g0_b0_i_2(1),
      I1 => \^int_height_reg[15]_1\(5),
      I2 => \tpgBackground_U0/g0_b0_i_41_n_5\,
      I3 => \^int_height_reg[15]_1\(4),
      O => \yCount_V_3_reg[7]\(1)
    );
g0_b0_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999999999996"
    )
        port map (
      I0 => g0_b0_i_2(0),
      I1 => \^int_height_reg[15]_1\(4),
      I2 => \^int_height_reg[15]_1\(1),
      I3 => \^int_height_reg[15]_1\(0),
      I4 => \^int_height_reg[15]_1\(3),
      I5 => \^int_height_reg[15]_1\(2),
      O => \yCount_V_3_reg[7]\(0)
    );
g0_b0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7331107773301000"
    )
        port map (
      I0 => g0_b0_i_1_0(6),
      I1 => g0_b0_i_1_0(7),
      I2 => \tpgBackground_U0/g0_b0_i_20_n_5\,
      I3 => \^q\(10),
      I4 => \^q\(11),
      I5 => \tpgBackground_U0/g0_b0_i_21_n_5\,
      O => g0_b0_i_4_n_5
    );
g0_b0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A00CF0ACFAEC"
    )
        port map (
      I0 => \tpgBackground_U0/g0_b0_i_22_n_5\,
      I1 => \tpgBackground_U0/g0_b0_i_23_n_5\,
      I2 => \^q\(9),
      I3 => \^q\(8),
      I4 => g0_b0_i_1_0(4),
      I5 => g0_b0_i_1_0(5),
      O => g0_b0_i_5_n_5
    );
g0_b0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A00CF0ACFAEC"
    )
        port map (
      I0 => \tpgBackground_U0/g0_b0_i_24_n_5\,
      I1 => \tpgBackground_U0/g0_b0_i_25_n_5\,
      I2 => \^q\(7),
      I3 => \^q\(6),
      I4 => g0_b0_i_1_0(2),
      I5 => g0_b0_i_1_0(3),
      O => g0_b0_i_6_n_5
    );
g0_b0_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30171703"
    )
        port map (
      I0 => g0_b0_i_1_0(0),
      I1 => g0_b0_i_1_0(1),
      I2 => \^q\(5),
      I3 => \tpgBackground_U0/g0_b0_i_26_n_5\,
      I4 => \^q\(4),
      O => g0_b0_i_7_n_5
    );
g0_b0_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCCCF0AA0000AA"
    )
        port map (
      I0 => \^int_width_reg[12]_0\,
      I1 => \tpgBackground_U0/g0_b0_i_19_n_5\,
      I2 => \tpgBackground_U0/g0_b0_i_18_n_5\,
      I3 => g0_b0_i_1_0(9),
      I4 => \^q\(13),
      I5 => g0_b0_i_1_0(8),
      O => g0_b0_i_8_n_5
    );
g0_b0_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8380E02038080E02"
    )
        port map (
      I0 => \tpgBackground_U0/g0_b0_i_20_n_5\,
      I1 => \^q\(10),
      I2 => \^q\(11),
      I3 => \tpgBackground_U0/g0_b0_i_21_n_5\,
      I4 => g0_b0_i_1_0(6),
      I5 => g0_b0_i_1_0(7),
      O => g0_b0_i_9_n_5
    );
\grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/ap_phi_reg_pp0_iter2_pix_val_V_reg_294[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0014FFFF00000000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_pix_val_V_reg_294[7]_i_3_n_5\,
      I1 => ovrlayId(0),
      I2 => ovrlayId(1),
      I3 => \ap_phi_reg_pp0_iter2_pix_val_V_reg_294[7]_i_4_n_5\,
      I4 => icmp_ln729_reg_706,
      I5 => ap_condition_336,
      O => \int_ovrlayId_reg[0]_1\
    );
grp_tpgPatternBox_fu_305_ap_start_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_pix_val_V_reg_294[7]_i_3_n_5\,
      I1 => ovrlayId(1),
      I2 => ovrlayId(0),
      I3 => ovrlayId(2),
      I4 => ovrlayId(3),
      O => \int_ovrlayId_reg[1]_0\
    );
grp_tpgPatternCheckerBoard_fu_1385_ap_start_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => bckgndId(6),
      I1 => bckgndId(7),
      I2 => bckgndId(5),
      I3 => bckgndId(4),
      I4 => bckgndId(3),
      I5 => bckgndId(2),
      O => \^int_bckgndid_reg[6]_0\
    );
grp_tpgPatternCheckerBoard_fu_1385_ap_start_reg_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^int_bckgndid_reg[1]_8\(1),
      I1 => \^int_bckgndid_reg[1]_8\(0),
      O => \int_bckgndId_reg[1]_14\
    );
grp_tpgPatternTartanColorBars_fu_1413_ap_start_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => bckgndId(2),
      I1 => \^int_bckgndid_reg[1]_8\(1),
      I2 => \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[7]_i_6_n_5\,
      I3 => \^int_bckgndid_reg[1]_8\(0),
      O => \int_bckgndId_reg[2]_4\
    );
\hMax_fu_216_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(15),
      I1 => boxSize(15),
      O => \int_width_reg[15]_0\(7)
    );
\hMax_fu_216_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^int_boxsize_reg[14]_0\(14),
      O => \int_width_reg[15]_0\(6)
    );
\hMax_fu_216_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^int_boxsize_reg[14]_0\(13),
      O => \int_width_reg[15]_0\(5)
    );
\hMax_fu_216_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^int_boxsize_reg[14]_0\(12),
      O => \int_width_reg[15]_0\(4)
    );
\hMax_fu_216_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^int_boxsize_reg[14]_0\(11),
      O => \int_width_reg[15]_0\(3)
    );
\hMax_fu_216_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^int_boxsize_reg[14]_0\(10),
      O => \int_width_reg[15]_0\(2)
    );
\hMax_fu_216_p2_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^int_boxsize_reg[14]_0\(9),
      O => \int_width_reg[15]_0\(1)
    );
\hMax_fu_216_p2_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^int_boxsize_reg[14]_0\(8),
      O => \int_width_reg[15]_0\(0)
    );
hMax_fu_216_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^int_boxsize_reg[14]_0\(7),
      O => \int_width_reg[7]_0\(7)
    );
hMax_fu_216_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^int_boxsize_reg[14]_0\(6),
      O => \int_width_reg[7]_0\(6)
    );
hMax_fu_216_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^int_boxsize_reg[14]_0\(5),
      O => \int_width_reg[7]_0\(5)
    );
hMax_fu_216_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^int_boxsize_reg[14]_0\(4),
      O => \int_width_reg[7]_0\(4)
    );
hMax_fu_216_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^int_boxsize_reg[14]_0\(3),
      O => \int_width_reg[7]_0\(3)
    );
hMax_fu_216_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^int_boxsize_reg[14]_0\(2),
      O => \int_width_reg[7]_0\(2)
    );
hMax_fu_216_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^int_boxsize_reg[14]_0\(1),
      O => \int_width_reg[7]_0\(1)
    );
hMax_fu_216_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^int_boxsize_reg[14]_0\(0),
      O => \int_width_reg[7]_0\(0)
    );
\hdata_flag_1_fu_478[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => icmp_ln520_reg_4037_pp0_iter12_reg,
      I1 => \^int_bckgndid_reg[1]_8\(0),
      I2 => \^int_bckgndid_reg[1]_8\(1),
      I3 => \^int_bckgndid_reg[6]_0\,
      O => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_8\
    );
\hdata_loc_0_fu_266[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_8\,
      I1 => ap_enable_reg_pp0_iter13,
      O => ap_enable_reg_pp0_iter13_reg_1
    );
\i__carry_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^int_motionspeed_reg[7]_0\(0),
      O => \int_motionSpeed_reg[0]_1\(0)
    );
\i__carry_i_9__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^int_motionspeed_reg[7]_0\(0),
      O => \int_motionSpeed_reg[0]_2\(0)
    );
\icmp_ln1050_reg_4081[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \^int_bckgndid_reg[1]_8\(1),
      I1 => bckgndId(2),
      I2 => \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[4]_i_9_n_5\,
      O => \int_bckgndId_reg[1]_11\
    );
\icmp_ln1072_8_reg_4134[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_width_reg[13]_4\(0),
      O => icmp_ln1072_8_fu_1804_p2
    );
\icmp_ln1072_8_reg_4134[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95550000"
    )
        port map (
      I0 => \^q\(13),
      I1 => \sub_ln229_1_reg_4138[10]_i_8_n_5\,
      I2 => \^q\(11),
      I3 => \^q\(12),
      I4 => \sub_ln229_1_reg_4138_reg[10]\(10),
      O => \icmp_ln1072_8_reg_4134[0]_i_3_n_5\
    );
\icmp_ln1072_8_reg_4134[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9500"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(11),
      I2 => \sub_ln229_1_reg_4138[10]_i_8_n_5\,
      I3 => \sub_ln229_1_reg_4138_reg[10]\(9),
      O => \icmp_ln1072_8_reg_4134[0]_i_4_n_5\
    );
\icmp_ln1072_8_reg_4134[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAFFFF"
    )
        port map (
      I0 => \^q\(13),
      I1 => \sub_ln229_1_reg_4138[10]_i_8_n_5\,
      I2 => \^q\(11),
      I3 => \^q\(12),
      I4 => \sub_ln229_1_reg_4138_reg[10]\(10),
      O => \icmp_ln1072_8_reg_4134[0]_i_5_n_5\
    );
\icmp_ln1072_8_reg_4134[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9CCCC66663333999"
    )
        port map (
      I0 => \sub_ln229_1_reg_4138_reg[10]\(9),
      I1 => \^q\(13),
      I2 => \sub_ln229_1_reg_4138[10]_i_8_n_5\,
      I3 => \^q\(11),
      I4 => \^q\(12),
      I5 => \sub_ln229_1_reg_4138_reg[10]\(10),
      O => \icmp_ln1072_8_reg_4134[0]_i_6_n_5\
    );
\icmp_ln1072_8_reg_4134[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9CC66339"
    )
        port map (
      I0 => \sub_ln229_1_reg_4138_reg[10]\(8),
      I1 => \^q\(12),
      I2 => \^q\(11),
      I3 => \sub_ln229_1_reg_4138[10]_i_8_n_5\,
      I4 => \sub_ln229_1_reg_4138_reg[10]\(9),
      O => \icmp_ln1072_8_reg_4134[0]_i_7_n_5\
    );
\icmp_ln1072_8_reg_4134[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9CC66339"
    )
        port map (
      I0 => \sub_ln229_1_reg_4138_reg[10]\(7),
      I1 => \^q\(11),
      I2 => \sub_ln229_1_reg_4138[10]_i_10_n_5\,
      I3 => \^q\(10),
      I4 => \sub_ln229_1_reg_4138_reg[10]\(8),
      O => \icmp_ln1072_8_reg_4134[0]_i_8_n_5\
    );
\icmp_ln1072_8_reg_4134_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \sub_ln229_1_reg_4138_reg[0]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_icmp_ln1072_8_reg_4134_reg[0]_i_2_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \^int_width_reg[13]_4\(0),
      CO(2) => \icmp_ln1072_8_reg_4134_reg[0]_i_2_n_10\,
      CO(1) => \icmp_ln1072_8_reg_4134_reg[0]_i_2_n_11\,
      CO(0) => \icmp_ln1072_8_reg_4134_reg[0]_i_2_n_12\,
      DI(7 downto 4) => B"0000",
      DI(3) => \icmp_ln1072_8_reg_4134[0]_i_3_n_5\,
      DI(2) => \icmp_ln1072_8_reg_4134[0]_i_4_n_5\,
      DI(1) => \sub_ln229_1_reg_4138[10]_i_3_n_5\,
      DI(0) => \sub_ln229_1_reg_4138_reg[10]_0\(0),
      O(7 downto 0) => \NLW_icmp_ln1072_8_reg_4134_reg[0]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \icmp_ln1072_8_reg_4134[0]_i_5_n_5\,
      S(2) => \icmp_ln1072_8_reg_4134[0]_i_6_n_5\,
      S(1) => \icmp_ln1072_8_reg_4134[0]_i_7_n_5\,
      S(0) => \icmp_ln1072_8_reg_4134[0]_i_8_n_5\
    );
\icmp_ln1072_reg_4125[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_width_reg[13]_5\(0),
      O => icmp_ln1072_fu_1750_p2
    );
\icmp_ln1072_reg_4125[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95550000"
    )
        port map (
      I0 => \^q\(13),
      I1 => \sub_ln229_1_reg_4138[10]_i_8_n_5\,
      I2 => \^q\(11),
      I3 => \^q\(12),
      I4 => \sub_ln229_reg_4129_reg[10]\(10),
      O => \icmp_ln1072_reg_4125[0]_i_4_n_5\
    );
\icmp_ln1072_reg_4125[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9500"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(11),
      I2 => \sub_ln229_1_reg_4138[10]_i_8_n_5\,
      I3 => \sub_ln229_reg_4129_reg[10]\(9),
      O => \icmp_ln1072_reg_4125[0]_i_5_n_5\
    );
\icmp_ln1072_reg_4125[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAFFFF"
    )
        port map (
      I0 => \^q\(13),
      I1 => \sub_ln229_1_reg_4138[10]_i_8_n_5\,
      I2 => \^q\(11),
      I3 => \^q\(12),
      I4 => \sub_ln229_reg_4129_reg[10]\(10),
      O => \icmp_ln1072_reg_4125[0]_i_6_n_5\
    );
\icmp_ln1072_reg_4125[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9CCCC66663333999"
    )
        port map (
      I0 => \sub_ln229_reg_4129_reg[10]\(9),
      I1 => \^q\(13),
      I2 => \sub_ln229_1_reg_4138[10]_i_8_n_5\,
      I3 => \^q\(11),
      I4 => \^q\(12),
      I5 => \sub_ln229_reg_4129_reg[10]\(10),
      O => \icmp_ln1072_reg_4125[0]_i_7_n_5\
    );
\icmp_ln1072_reg_4125[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9CC66339"
    )
        port map (
      I0 => \sub_ln229_reg_4129_reg[10]\(8),
      I1 => \^q\(12),
      I2 => \^q\(11),
      I3 => \sub_ln229_1_reg_4138[10]_i_8_n_5\,
      I4 => \sub_ln229_reg_4129_reg[10]\(9),
      O => \icmp_ln1072_reg_4125[0]_i_8_n_5\
    );
\icmp_ln1072_reg_4125[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9CC66339"
    )
        port map (
      I0 => \sub_ln229_reg_4129_reg[10]\(7),
      I1 => \^q\(11),
      I2 => \sub_ln229_1_reg_4138[10]_i_10_n_5\,
      I3 => \^q\(10),
      I4 => \sub_ln229_reg_4129_reg[10]\(8),
      O => \icmp_ln1072_reg_4125[0]_i_9_n_5\
    );
\icmp_ln1072_reg_4125_reg[0]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \sub_ln229_reg_4129_reg[0]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_icmp_ln1072_reg_4125_reg[0]_i_3_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \^int_width_reg[13]_5\(0),
      CO(2) => \icmp_ln1072_reg_4125_reg[0]_i_3_n_10\,
      CO(1) => \icmp_ln1072_reg_4125_reg[0]_i_3_n_11\,
      CO(0) => \icmp_ln1072_reg_4125_reg[0]_i_3_n_12\,
      DI(7 downto 4) => B"0000",
      DI(3) => \icmp_ln1072_reg_4125[0]_i_4_n_5\,
      DI(2) => \icmp_ln1072_reg_4125[0]_i_5_n_5\,
      DI(1) => \sub_ln229_reg_4129[10]_i_3_n_5\,
      DI(0) => \sub_ln229_reg_4129_reg[10]_0\(0),
      O(7 downto 0) => \NLW_icmp_ln1072_reg_4125_reg[0]_i_3_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \icmp_ln1072_reg_4125[0]_i_6_n_5\,
      S(2) => \icmp_ln1072_reg_4125[0]_i_7_n_5\,
      S(1) => \icmp_ln1072_reg_4125[0]_i_8_n_5\,
      S(0) => \icmp_ln1072_reg_4125[0]_i_9_n_5\
    );
\icmp_ln1428_1_reg_550[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(10),
      I2 => \icmp_ln1428_1_reg_550[0]_i_18_n_5\,
      I3 => \^q\(9),
      I4 => \^q\(11),
      O => \icmp_ln1428_1_reg_550[0]_i_10_n_5\
    );
\icmp_ln1428_1_reg_550[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555556AAAAAAA9"
    )
        port map (
      I0 => x_4_reg_4018_pp0_iter8_reg(11),
      I1 => \^q\(11),
      I2 => \^q\(9),
      I3 => \icmp_ln1428_1_reg_550[0]_i_18_n_5\,
      I4 => \^q\(10),
      I5 => \^q\(12),
      O => \icmp_ln1428_1_reg_550[0]_i_11_n_5\
    );
\icmp_ln1428_1_reg_550[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(7),
      I2 => \icmp_ln1428_1_reg_550[0]_i_19_n_5\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      O => \icmp_ln1428_1_reg_550[0]_i_12_n_5\
    );
\icmp_ln1428_1_reg_550[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555556AAAAAAA9"
    )
        port map (
      I0 => x_4_reg_4018_pp0_iter8_reg(8),
      I1 => \^q\(8),
      I2 => \^q\(6),
      I3 => \icmp_ln1428_1_reg_550[0]_i_19_n_5\,
      I4 => \^q\(7),
      I5 => \^q\(9),
      O => \icmp_ln1428_1_reg_550[0]_i_13_n_5\
    );
\icmp_ln1428_1_reg_550[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(4),
      I2 => \icmp_ln1428_1_reg_550[0]_i_16_n_5\,
      I3 => \^q\(5),
      O => \icmp_ln1428_1_reg_550[0]_i_14_n_5\
    );
\icmp_ln1428_1_reg_550[0]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5565AA9A"
    )
        port map (
      I0 => x_4_reg_4018_pp0_iter8_reg(5),
      I1 => \^q\(5),
      I2 => \icmp_ln1428_1_reg_550[0]_i_16_n_5\,
      I3 => \^q\(4),
      I4 => \^q\(6),
      O => \icmp_ln1428_1_reg_550[0]_i_15_n_5\
    );
\icmp_ln1428_1_reg_550[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => \icmp_ln1428_1_reg_550[0]_i_16_n_5\
    );
\icmp_ln1428_1_reg_550[0]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA95556"
    )
        port map (
      I0 => x_4_reg_4018_pp0_iter8_reg(2),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      O => \icmp_ln1428_1_reg_550[0]_i_17_n_5\
    );
\icmp_ln1428_1_reg_550[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(6),
      I2 => \^q\(4),
      I3 => \icmp_ln1428_1_reg_550[0]_i_16_n_5\,
      I4 => \^q\(5),
      I5 => \^q\(7),
      O => \icmp_ln1428_1_reg_550[0]_i_18_n_5\
    );
\icmp_ln1428_1_reg_550[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \icmp_ln1428_1_reg_550[0]_i_19_n_5\
    );
\icmp_ln1428_1_reg_550[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A954"
    )
        port map (
      I0 => x_4_reg_4018_pp0_iter8_reg(14),
      I1 => \^q\(14),
      I2 => \icmp_ln1428_1_reg_550[0]_i_9_n_5\,
      I3 => \^q\(15),
      O => \icmp_ln1428_1_reg_550[0]_i_3_n_5\
    );
\icmp_ln1428_1_reg_550[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000090090960"
    )
        port map (
      I0 => \^q\(14),
      I1 => x_4_reg_4018_pp0_iter8_reg(13),
      I2 => x_4_reg_4018_pp0_iter8_reg(12),
      I3 => \icmp_ln1428_1_reg_550[0]_i_10_n_5\,
      I4 => \^q\(13),
      I5 => \icmp_ln1428_1_reg_550[0]_i_11_n_5\,
      O => \icmp_ln1428_1_reg_550[0]_i_4_n_5\
    );
\icmp_ln1428_1_reg_550[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000090090960"
    )
        port map (
      I0 => \^q\(11),
      I1 => x_4_reg_4018_pp0_iter8_reg(10),
      I2 => x_4_reg_4018_pp0_iter8_reg(9),
      I3 => \icmp_ln1428_1_reg_550[0]_i_12_n_5\,
      I4 => \^q\(10),
      I5 => \icmp_ln1428_1_reg_550[0]_i_13_n_5\,
      O => \icmp_ln1428_1_reg_550[0]_i_5_n_5\
    );
\icmp_ln1428_1_reg_550[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000090090960"
    )
        port map (
      I0 => \^q\(8),
      I1 => x_4_reg_4018_pp0_iter8_reg(7),
      I2 => x_4_reg_4018_pp0_iter8_reg(6),
      I3 => \icmp_ln1428_1_reg_550[0]_i_14_n_5\,
      I4 => \^q\(7),
      I5 => \icmp_ln1428_1_reg_550[0]_i_15_n_5\,
      O => \icmp_ln1428_1_reg_550[0]_i_6_n_5\
    );
\icmp_ln1428_1_reg_550[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990600900000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => x_4_reg_4018_pp0_iter8_reg(4),
      I2 => x_4_reg_4018_pp0_iter8_reg(3),
      I3 => \icmp_ln1428_1_reg_550[0]_i_16_n_5\,
      I4 => \^q\(4),
      I5 => \icmp_ln1428_1_reg_550[0]_i_17_n_5\,
      O => \icmp_ln1428_1_reg_550[0]_i_7_n_5\
    );
\icmp_ln1428_1_reg_550[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01022010"
    )
        port map (
      I0 => x_4_reg_4018_pp0_iter8_reg(1),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => x_4_reg_4018_pp0_iter8_reg(0),
      O => \icmp_ln1428_1_reg_550[0]_i_8_n_5\
    );
\icmp_ln1428_1_reg_550[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(11),
      I2 => \^q\(9),
      I3 => \icmp_ln1428_1_reg_550[0]_i_18_n_5\,
      I4 => \^q\(10),
      I5 => \^q\(12),
      O => \icmp_ln1428_1_reg_550[0]_i_9_n_5\
    );
\icmp_ln1428_1_reg_550_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_icmp_ln1428_1_reg_550_reg[0]_i_2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => CO(0),
      CO(4) => \icmp_ln1428_1_reg_550_reg[0]_i_2_n_8\,
      CO(3) => \icmp_ln1428_1_reg_550_reg[0]_i_2_n_9\,
      CO(2) => \icmp_ln1428_1_reg_550_reg[0]_i_2_n_10\,
      CO(1) => \icmp_ln1428_1_reg_550_reg[0]_i_2_n_11\,
      CO(0) => \icmp_ln1428_1_reg_550_reg[0]_i_2_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_icmp_ln1428_1_reg_550_reg[0]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7 downto 6) => B"00",
      S(5) => \icmp_ln1428_1_reg_550[0]_i_3_n_5\,
      S(4) => \icmp_ln1428_1_reg_550[0]_i_4_n_5\,
      S(3) => \icmp_ln1428_1_reg_550[0]_i_5_n_5\,
      S(2) => \icmp_ln1428_1_reg_550[0]_i_6_n_5\,
      S(1) => \icmp_ln1428_1_reg_550[0]_i_7_n_5\,
      S(0) => \icmp_ln1428_1_reg_550[0]_i_8_n_5\
    );
\icmp_ln1428_reg_544[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \icmp_ln1428_reg_544[0]_i_2_n_5\,
      I1 => \icmp_ln1428_reg_544[0]_i_3_n_5\,
      I2 => \icmp_ln1428_reg_544[0]_i_4_n_5\,
      I3 => \icmp_ln1428_reg_544[0]_i_5_n_5\,
      I4 => \icmp_ln1428_reg_544[0]_i_6_n_5\,
      O => icmp_ln1428_fu_264_p2
    );
\icmp_ln1428_reg_544[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000090090960"
    )
        port map (
      I0 => \^q\(14),
      I1 => x_4_reg_4018_pp0_iter8_reg(13),
      I2 => x_4_reg_4018_pp0_iter8_reg(12),
      I3 => \icmp_ln1428_1_reg_550[0]_i_10_n_5\,
      I4 => \^q\(13),
      I5 => \icmp_ln1428_1_reg_550[0]_i_11_n_5\,
      O => \icmp_ln1428_reg_544[0]_i_2_n_5\
    );
\icmp_ln1428_reg_544[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000090090960"
    )
        port map (
      I0 => \^q\(11),
      I1 => x_4_reg_4018_pp0_iter8_reg(10),
      I2 => x_4_reg_4018_pp0_iter8_reg(9),
      I3 => \icmp_ln1428_1_reg_550[0]_i_12_n_5\,
      I4 => \^q\(10),
      I5 => \icmp_ln1428_1_reg_550[0]_i_13_n_5\,
      O => \icmp_ln1428_reg_544[0]_i_3_n_5\
    );
\icmp_ln1428_reg_544[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8020000008020000"
    )
        port map (
      I0 => \icmp_ln1428_reg_544[0]_i_7_n_5\,
      I1 => x_4_reg_4018_pp0_iter8_reg(0),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => x_4_reg_4018_pp0_iter8_reg(1),
      O => \icmp_ln1428_reg_544[0]_i_4_n_5\
    );
\icmp_ln1428_reg_544[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000090090960"
    )
        port map (
      I0 => \^q\(8),
      I1 => x_4_reg_4018_pp0_iter8_reg(7),
      I2 => x_4_reg_4018_pp0_iter8_reg(6),
      I3 => \icmp_ln1428_1_reg_550[0]_i_14_n_5\,
      I4 => \^q\(7),
      I5 => \icmp_ln1428_1_reg_550[0]_i_15_n_5\,
      O => \icmp_ln1428_reg_544[0]_i_5_n_5\
    );
\icmp_ln1428_reg_544[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57A9"
    )
        port map (
      I0 => \^q\(15),
      I1 => \icmp_ln1428_1_reg_550[0]_i_9_n_5\,
      I2 => \^q\(14),
      I3 => x_4_reg_4018_pp0_iter8_reg(14),
      O => \icmp_ln1428_reg_544[0]_i_6_n_5\
    );
\icmp_ln1428_reg_544[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990600900000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => x_4_reg_4018_pp0_iter8_reg(4),
      I2 => x_4_reg_4018_pp0_iter8_reg(3),
      I3 => \icmp_ln1428_1_reg_550[0]_i_16_n_5\,
      I4 => \^q\(4),
      I5 => \icmp_ln1428_1_reg_550[0]_i_17_n_5\,
      O => \icmp_ln1428_reg_544[0]_i_7_n_5\
    );
icmp_ln1844_fu_269_p2_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => O(5),
      I1 => icmp_ln1844_fu_269_p2_carry(12),
      I2 => O(4),
      I3 => icmp_ln1844_fu_269_p2_carry(11),
      O => \boxHCoord_reg[15]\(2)
    );
icmp_ln1844_fu_269_p2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => O(3),
      I1 => icmp_ln1844_fu_269_p2_carry(10),
      I2 => O(2),
      I3 => icmp_ln1844_fu_269_p2_carry(9),
      O => \boxHCoord_reg[15]\(1)
    );
icmp_ln1844_fu_269_p2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => O(1),
      I1 => icmp_ln1844_fu_269_p2_carry(8),
      I2 => O(0),
      I3 => icmp_ln1844_fu_269_p2_carry(7),
      O => \boxHCoord_reg[15]\(0)
    );
icmp_ln1844_fu_269_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => O(7),
      I1 => icmp_ln1844_fu_269_p2_carry(14),
      I2 => O(6),
      I3 => icmp_ln1844_fu_269_p2_carry(13),
      O => \boxHCoord_reg[15]\(3)
    );
icmp_ln1849_fu_291_p2_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^int_motionspeed_reg[7]_0\(6),
      I1 => icmp_ln1844_fu_269_p2_carry(6),
      I2 => \^int_motionspeed_reg[7]_0\(5),
      I3 => icmp_ln1844_fu_269_p2_carry(5),
      O => \int_motionSpeed_reg[6]_0\(2)
    );
icmp_ln1849_fu_291_p2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^int_motionspeed_reg[7]_0\(4),
      I1 => icmp_ln1844_fu_269_p2_carry(4),
      I2 => \^int_motionspeed_reg[7]_0\(3),
      I3 => icmp_ln1844_fu_269_p2_carry(3),
      O => \int_motionSpeed_reg[6]_0\(1)
    );
icmp_ln1849_fu_291_p2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^int_motionspeed_reg[7]_0\(2),
      I1 => icmp_ln1844_fu_269_p2_carry(2),
      I2 => \^int_motionspeed_reg[7]_0\(1),
      I3 => icmp_ln1844_fu_269_p2_carry(1),
      O => \int_motionSpeed_reg[6]_0\(0)
    );
icmp_ln1849_fu_291_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^int_motionspeed_reg[7]_0\(0),
      I1 => icmp_ln1844_fu_269_p2_carry(0),
      O => \int_motionSpeed_reg[0]_0\(0)
    );
icmp_ln1856_fu_307_p2_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => icmp_ln1856_fu_307_p2_carry(5),
      I1 => icmp_ln1856_fu_307_p2_carry_0(12),
      I2 => icmp_ln1856_fu_307_p2_carry(4),
      I3 => icmp_ln1856_fu_307_p2_carry_0(11),
      O => \boxVCoord_reg[15]\(2)
    );
icmp_ln1856_fu_307_p2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => icmp_ln1856_fu_307_p2_carry(3),
      I1 => icmp_ln1856_fu_307_p2_carry_0(10),
      I2 => icmp_ln1856_fu_307_p2_carry(2),
      I3 => icmp_ln1856_fu_307_p2_carry_0(9),
      O => \boxVCoord_reg[15]\(1)
    );
icmp_ln1856_fu_307_p2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => icmp_ln1856_fu_307_p2_carry(1),
      I1 => icmp_ln1856_fu_307_p2_carry_0(8),
      I2 => icmp_ln1856_fu_307_p2_carry(0),
      I3 => icmp_ln1856_fu_307_p2_carry_0(7),
      O => \boxVCoord_reg[15]\(0)
    );
icmp_ln1856_fu_307_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => icmp_ln1856_fu_307_p2_carry(7),
      I1 => icmp_ln1856_fu_307_p2_carry_0(14),
      I2 => icmp_ln1856_fu_307_p2_carry(6),
      I3 => icmp_ln1856_fu_307_p2_carry_0(13),
      O => \boxVCoord_reg[15]\(3)
    );
icmp_ln1861_fu_329_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^int_motionspeed_reg[7]_0\(6),
      I1 => icmp_ln1856_fu_307_p2_carry_0(6),
      I2 => \^int_motionspeed_reg[7]_0\(5),
      I3 => icmp_ln1856_fu_307_p2_carry_0(5),
      O => \int_motionSpeed_reg[6]_1\(3)
    );
icmp_ln1861_fu_329_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^int_motionspeed_reg[7]_0\(4),
      I1 => icmp_ln1856_fu_307_p2_carry_0(4),
      I2 => \^int_motionspeed_reg[7]_0\(3),
      I3 => icmp_ln1856_fu_307_p2_carry_0(3),
      O => \int_motionSpeed_reg[6]_1\(2)
    );
icmp_ln1861_fu_329_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^int_motionspeed_reg[7]_0\(2),
      I1 => icmp_ln1856_fu_307_p2_carry_0(2),
      I2 => \^int_motionspeed_reg[7]_0\(1),
      I3 => icmp_ln1856_fu_307_p2_carry_0(1),
      O => \int_motionSpeed_reg[6]_1\(1)
    );
icmp_ln1861_fu_329_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^int_motionspeed_reg[7]_0\(0),
      I1 => icmp_ln1856_fu_307_p2_carry_0(0),
      O => \int_motionSpeed_reg[6]_1\(0)
    );
\icmp_ln455_reg_616[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => icmp_ln455_fu_549_p2,
      I1 => \ap_CS_fsm_reg[3]\(1),
      I2 => icmp_ln455_reg_616,
      O => \ap_CS_fsm_reg[1]\
    );
\icmp_ln936_reg_401[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \tmp_last_V_reg_405_reg[0]\(1),
      O => \int_width_reg[3]_0\
    );
\icmp_ln936_reg_401[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6FFFFFFFFFFF6FF"
    )
        port map (
      I0 => \^q\(10),
      I1 => \tmp_last_V_reg_405_reg[0]\(6),
      I2 => \icmp_ln936_reg_401[0]_i_8_n_5\,
      I3 => \tmp_last_V_reg_405[0]_i_10_n_5\,
      I4 => \^q\(4),
      I5 => \tmp_last_V_reg_405_reg[0]\(2),
      O => \int_width_reg[10]_2\
    );
\icmp_ln936_reg_401[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \tmp_last_V_reg_405_reg[0]\(4),
      O => \icmp_ln936_reg_401[0]_i_8_n_5\
    );
\int_ZplateHorContDelta[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_zplatehorcontdelta_reg[15]_0\(0),
      O => int_ZplateHorContDelta0(0)
    );
\int_ZplateHorContDelta[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_zplatehorcontdelta_reg[15]_0\(10),
      O => int_ZplateHorContDelta0(10)
    );
\int_ZplateHorContDelta[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_zplatehorcontdelta_reg[15]_0\(11),
      O => int_ZplateHorContDelta0(11)
    );
\int_ZplateHorContDelta[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_zplatehorcontdelta_reg[15]_0\(12),
      O => int_ZplateHorContDelta0(12)
    );
\int_ZplateHorContDelta[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_zplatehorcontdelta_reg[15]_0\(13),
      O => int_ZplateHorContDelta0(13)
    );
\int_ZplateHorContDelta[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_zplatehorcontdelta_reg[15]_0\(14),
      O => int_ZplateHorContDelta0(14)
    );
\int_ZplateHorContDelta[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \waddr_reg_n_5_[7]\,
      I2 => \waddr_reg_n_5_[6]\,
      I3 => \p_reg_reg_i_18__0_n_5\,
      I4 => \waddr_reg_n_5_[5]\,
      I5 => \waddr_reg_n_5_[4]\,
      O => \int_ZplateHorContDelta[15]_i_1_n_5\
    );
\int_ZplateHorContDelta[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_zplatehorcontdelta_reg[15]_0\(15),
      O => int_ZplateHorContDelta0(15)
    );
\int_ZplateHorContDelta[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_zplatehorcontdelta_reg[15]_0\(1),
      O => int_ZplateHorContDelta0(1)
    );
\int_ZplateHorContDelta[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_zplatehorcontdelta_reg[15]_0\(2),
      O => int_ZplateHorContDelta0(2)
    );
\int_ZplateHorContDelta[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_zplatehorcontdelta_reg[15]_0\(3),
      O => int_ZplateHorContDelta0(3)
    );
\int_ZplateHorContDelta[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_zplatehorcontdelta_reg[15]_0\(4),
      O => int_ZplateHorContDelta0(4)
    );
\int_ZplateHorContDelta[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_zplatehorcontdelta_reg[15]_0\(5),
      O => int_ZplateHorContDelta0(5)
    );
\int_ZplateHorContDelta[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_zplatehorcontdelta_reg[15]_0\(6),
      O => int_ZplateHorContDelta0(6)
    );
\int_ZplateHorContDelta[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_zplatehorcontdelta_reg[15]_0\(7),
      O => int_ZplateHorContDelta0(7)
    );
\int_ZplateHorContDelta[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_zplatehorcontdelta_reg[15]_0\(8),
      O => int_ZplateHorContDelta0(8)
    );
\int_ZplateHorContDelta[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_zplatehorcontdelta_reg[15]_0\(9),
      O => int_ZplateHorContDelta0(9)
    );
\int_ZplateHorContDelta_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateHorContDelta[15]_i_1_n_5\,
      D => int_ZplateHorContDelta0(0),
      Q => \^int_zplatehorcontdelta_reg[15]_0\(0),
      R => \^rstc\
    );
\int_ZplateHorContDelta_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateHorContDelta[15]_i_1_n_5\,
      D => int_ZplateHorContDelta0(10),
      Q => \^int_zplatehorcontdelta_reg[15]_0\(10),
      R => \^rstc\
    );
\int_ZplateHorContDelta_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateHorContDelta[15]_i_1_n_5\,
      D => int_ZplateHorContDelta0(11),
      Q => \^int_zplatehorcontdelta_reg[15]_0\(11),
      R => \^rstc\
    );
\int_ZplateHorContDelta_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateHorContDelta[15]_i_1_n_5\,
      D => int_ZplateHorContDelta0(12),
      Q => \^int_zplatehorcontdelta_reg[15]_0\(12),
      R => \^rstc\
    );
\int_ZplateHorContDelta_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateHorContDelta[15]_i_1_n_5\,
      D => int_ZplateHorContDelta0(13),
      Q => \^int_zplatehorcontdelta_reg[15]_0\(13),
      R => \^rstc\
    );
\int_ZplateHorContDelta_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateHorContDelta[15]_i_1_n_5\,
      D => int_ZplateHorContDelta0(14),
      Q => \^int_zplatehorcontdelta_reg[15]_0\(14),
      R => \^rstc\
    );
\int_ZplateHorContDelta_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateHorContDelta[15]_i_1_n_5\,
      D => int_ZplateHorContDelta0(15),
      Q => \^int_zplatehorcontdelta_reg[15]_0\(15),
      R => \^rstc\
    );
\int_ZplateHorContDelta_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateHorContDelta[15]_i_1_n_5\,
      D => int_ZplateHorContDelta0(1),
      Q => \^int_zplatehorcontdelta_reg[15]_0\(1),
      R => \^rstc\
    );
\int_ZplateHorContDelta_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateHorContDelta[15]_i_1_n_5\,
      D => int_ZplateHorContDelta0(2),
      Q => \^int_zplatehorcontdelta_reg[15]_0\(2),
      R => \^rstc\
    );
\int_ZplateHorContDelta_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateHorContDelta[15]_i_1_n_5\,
      D => int_ZplateHorContDelta0(3),
      Q => \^int_zplatehorcontdelta_reg[15]_0\(3),
      R => \^rstc\
    );
\int_ZplateHorContDelta_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateHorContDelta[15]_i_1_n_5\,
      D => int_ZplateHorContDelta0(4),
      Q => \^int_zplatehorcontdelta_reg[15]_0\(4),
      R => \^rstc\
    );
\int_ZplateHorContDelta_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateHorContDelta[15]_i_1_n_5\,
      D => int_ZplateHorContDelta0(5),
      Q => \^int_zplatehorcontdelta_reg[15]_0\(5),
      R => \^rstc\
    );
\int_ZplateHorContDelta_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateHorContDelta[15]_i_1_n_5\,
      D => int_ZplateHorContDelta0(6),
      Q => \^int_zplatehorcontdelta_reg[15]_0\(6),
      R => \^rstc\
    );
\int_ZplateHorContDelta_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateHorContDelta[15]_i_1_n_5\,
      D => int_ZplateHorContDelta0(7),
      Q => \^int_zplatehorcontdelta_reg[15]_0\(7),
      R => \^rstc\
    );
\int_ZplateHorContDelta_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateHorContDelta[15]_i_1_n_5\,
      D => int_ZplateHorContDelta0(8),
      Q => \^int_zplatehorcontdelta_reg[15]_0\(8),
      R => \^rstc\
    );
\int_ZplateHorContDelta_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateHorContDelta[15]_i_1_n_5\,
      D => int_ZplateHorContDelta0(9),
      Q => \^int_zplatehorcontdelta_reg[15]_0\(9),
      R => \^rstc\
    );
\int_ZplateHorContStart_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \^c\(0),
      Q => \^int_zplatehorcontstart_reg[15]_0\(0),
      R => \^rstc\
    );
\int_ZplateHorContStart_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \^c\(10),
      Q => \^int_zplatehorcontstart_reg[15]_0\(10),
      R => \^rstc\
    );
\int_ZplateHorContStart_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \^c\(11),
      Q => \^int_zplatehorcontstart_reg[15]_0\(11),
      R => \^rstc\
    );
\int_ZplateHorContStart_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \^c\(12),
      Q => \^int_zplatehorcontstart_reg[15]_0\(12),
      R => \^rstc\
    );
\int_ZplateHorContStart_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \^c\(13),
      Q => \^int_zplatehorcontstart_reg[15]_0\(13),
      R => \^rstc\
    );
\int_ZplateHorContStart_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \^c\(14),
      Q => \^int_zplatehorcontstart_reg[15]_0\(14),
      R => \^rstc\
    );
\int_ZplateHorContStart_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \^c\(15),
      Q => \^int_zplatehorcontstart_reg[15]_0\(15),
      R => \^rstc\
    );
\int_ZplateHorContStart_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \^c\(1),
      Q => \^int_zplatehorcontstart_reg[15]_0\(1),
      R => \^rstc\
    );
\int_ZplateHorContStart_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \^c\(2),
      Q => \^int_zplatehorcontstart_reg[15]_0\(2),
      R => \^rstc\
    );
\int_ZplateHorContStart_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \^c\(3),
      Q => \^int_zplatehorcontstart_reg[15]_0\(3),
      R => \^rstc\
    );
\int_ZplateHorContStart_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \^c\(4),
      Q => \^int_zplatehorcontstart_reg[15]_0\(4),
      R => \^rstc\
    );
\int_ZplateHorContStart_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \^c\(5),
      Q => \^int_zplatehorcontstart_reg[15]_0\(5),
      R => \^rstc\
    );
\int_ZplateHorContStart_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \^c\(6),
      Q => \^int_zplatehorcontstart_reg[15]_0\(6),
      R => \^rstc\
    );
\int_ZplateHorContStart_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \^c\(7),
      Q => \^int_zplatehorcontstart_reg[15]_0\(7),
      R => \^rstc\
    );
\int_ZplateHorContStart_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \^c\(8),
      Q => \^int_zplatehorcontstart_reg[15]_0\(8),
      R => \^rstc\
    );
\int_ZplateHorContStart_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \^c\(9),
      Q => \^int_zplatehorcontstart_reg[15]_0\(9),
      R => \^rstc\
    );
\int_ZplateVerContDelta[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ZplateVerContDelta(0),
      O => int_ZplateVerContDelta0(0)
    );
\int_ZplateVerContDelta[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => ZplateVerContDelta(10),
      O => int_ZplateVerContDelta0(10)
    );
\int_ZplateVerContDelta[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => ZplateVerContDelta(11),
      O => int_ZplateVerContDelta0(11)
    );
\int_ZplateVerContDelta[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => ZplateVerContDelta(12),
      O => int_ZplateVerContDelta0(12)
    );
\int_ZplateVerContDelta[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => ZplateVerContDelta(13),
      O => int_ZplateVerContDelta0(13)
    );
\int_ZplateVerContDelta[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => ZplateVerContDelta(14),
      O => int_ZplateVerContDelta0(14)
    );
\int_ZplateVerContDelta[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \waddr_reg_n_5_[4]\,
      I2 => \waddr_reg_n_5_[7]\,
      I3 => \waddr_reg_n_5_[6]\,
      I4 => \p_reg_reg_i_18__0_n_5\,
      I5 => \waddr_reg_n_5_[5]\,
      O => \int_ZplateVerContDelta[15]_i_1_n_5\
    );
\int_ZplateVerContDelta[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_zplatevercontdelta_reg[15]_0\(0),
      O => int_ZplateVerContDelta0(15)
    );
\int_ZplateVerContDelta[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ZplateVerContDelta(1),
      O => int_ZplateVerContDelta0(1)
    );
\int_ZplateVerContDelta[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ZplateVerContDelta(2),
      O => int_ZplateVerContDelta0(2)
    );
\int_ZplateVerContDelta[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ZplateVerContDelta(3),
      O => int_ZplateVerContDelta0(3)
    );
\int_ZplateVerContDelta[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ZplateVerContDelta(4),
      O => int_ZplateVerContDelta0(4)
    );
\int_ZplateVerContDelta[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ZplateVerContDelta(5),
      O => int_ZplateVerContDelta0(5)
    );
\int_ZplateVerContDelta[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ZplateVerContDelta(6),
      O => int_ZplateVerContDelta0(6)
    );
\int_ZplateVerContDelta[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ZplateVerContDelta(7),
      O => int_ZplateVerContDelta0(7)
    );
\int_ZplateVerContDelta[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => ZplateVerContDelta(8),
      O => int_ZplateVerContDelta0(8)
    );
\int_ZplateVerContDelta[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => ZplateVerContDelta(9),
      O => int_ZplateVerContDelta0(9)
    );
\int_ZplateVerContDelta_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateVerContDelta[15]_i_1_n_5\,
      D => int_ZplateVerContDelta0(0),
      Q => ZplateVerContDelta(0),
      R => \^rstc\
    );
\int_ZplateVerContDelta_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateVerContDelta[15]_i_1_n_5\,
      D => int_ZplateVerContDelta0(10),
      Q => ZplateVerContDelta(10),
      R => \^rstc\
    );
\int_ZplateVerContDelta_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateVerContDelta[15]_i_1_n_5\,
      D => int_ZplateVerContDelta0(11),
      Q => ZplateVerContDelta(11),
      R => \^rstc\
    );
\int_ZplateVerContDelta_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateVerContDelta[15]_i_1_n_5\,
      D => int_ZplateVerContDelta0(12),
      Q => ZplateVerContDelta(12),
      R => \^rstc\
    );
\int_ZplateVerContDelta_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateVerContDelta[15]_i_1_n_5\,
      D => int_ZplateVerContDelta0(13),
      Q => ZplateVerContDelta(13),
      R => \^rstc\
    );
\int_ZplateVerContDelta_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateVerContDelta[15]_i_1_n_5\,
      D => int_ZplateVerContDelta0(14),
      Q => ZplateVerContDelta(14),
      R => \^rstc\
    );
\int_ZplateVerContDelta_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateVerContDelta[15]_i_1_n_5\,
      D => int_ZplateVerContDelta0(15),
      Q => \^int_zplatevercontdelta_reg[15]_0\(0),
      R => \^rstc\
    );
\int_ZplateVerContDelta_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateVerContDelta[15]_i_1_n_5\,
      D => int_ZplateVerContDelta0(1),
      Q => ZplateVerContDelta(1),
      R => \^rstc\
    );
\int_ZplateVerContDelta_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateVerContDelta[15]_i_1_n_5\,
      D => int_ZplateVerContDelta0(2),
      Q => ZplateVerContDelta(2),
      R => \^rstc\
    );
\int_ZplateVerContDelta_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateVerContDelta[15]_i_1_n_5\,
      D => int_ZplateVerContDelta0(3),
      Q => ZplateVerContDelta(3),
      R => \^rstc\
    );
\int_ZplateVerContDelta_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateVerContDelta[15]_i_1_n_5\,
      D => int_ZplateVerContDelta0(4),
      Q => ZplateVerContDelta(4),
      R => \^rstc\
    );
\int_ZplateVerContDelta_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateVerContDelta[15]_i_1_n_5\,
      D => int_ZplateVerContDelta0(5),
      Q => ZplateVerContDelta(5),
      R => \^rstc\
    );
\int_ZplateVerContDelta_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateVerContDelta[15]_i_1_n_5\,
      D => int_ZplateVerContDelta0(6),
      Q => ZplateVerContDelta(6),
      R => \^rstc\
    );
\int_ZplateVerContDelta_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateVerContDelta[15]_i_1_n_5\,
      D => int_ZplateVerContDelta0(7),
      Q => ZplateVerContDelta(7),
      R => \^rstc\
    );
\int_ZplateVerContDelta_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateVerContDelta[15]_i_1_n_5\,
      D => int_ZplateVerContDelta0(8),
      Q => ZplateVerContDelta(8),
      R => \^rstc\
    );
\int_ZplateVerContDelta_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateVerContDelta[15]_i_1_n_5\,
      D => int_ZplateVerContDelta0(9),
      Q => ZplateVerContDelta(9),
      R => \^rstc\
    );
\int_ZplateVerContStart[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_zplatevercontstart_reg[15]_0\(0),
      O => int_ZplateVerContStart0(0)
    );
\int_ZplateVerContStart[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_zplatevercontstart_reg[15]_0\(10),
      O => int_ZplateVerContStart0(10)
    );
\int_ZplateVerContStart[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_zplatevercontstart_reg[15]_0\(11),
      O => int_ZplateVerContStart0(11)
    );
\int_ZplateVerContStart[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_zplatevercontstart_reg[15]_0\(12),
      O => int_ZplateVerContStart0(12)
    );
\int_ZplateVerContStart[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_zplatevercontstart_reg[15]_0\(13),
      O => int_ZplateVerContStart0(13)
    );
\int_ZplateVerContStart[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_zplatevercontstart_reg[15]_0\(14),
      O => int_ZplateVerContStart0(14)
    );
\int_ZplateVerContStart[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \waddr_reg_n_5_[7]\,
      I2 => \waddr_reg_n_5_[6]\,
      I3 => \p_reg_reg_i_18__0_n_5\,
      I4 => \waddr_reg_n_5_[5]\,
      I5 => \waddr_reg_n_5_[4]\,
      O => \int_ZplateVerContStart[15]_i_1_n_5\
    );
\int_ZplateVerContStart[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_zplatevercontstart_reg[15]_0\(15),
      O => int_ZplateVerContStart0(15)
    );
\int_ZplateVerContStart[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_zplatevercontstart_reg[15]_0\(1),
      O => int_ZplateVerContStart0(1)
    );
\int_ZplateVerContStart[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_zplatevercontstart_reg[15]_0\(2),
      O => int_ZplateVerContStart0(2)
    );
\int_ZplateVerContStart[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_zplatevercontstart_reg[15]_0\(3),
      O => int_ZplateVerContStart0(3)
    );
\int_ZplateVerContStart[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_zplatevercontstart_reg[15]_0\(4),
      O => int_ZplateVerContStart0(4)
    );
\int_ZplateVerContStart[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_zplatevercontstart_reg[15]_0\(5),
      O => int_ZplateVerContStart0(5)
    );
\int_ZplateVerContStart[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_zplatevercontstart_reg[15]_0\(6),
      O => int_ZplateVerContStart0(6)
    );
\int_ZplateVerContStart[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_zplatevercontstart_reg[15]_0\(7),
      O => int_ZplateVerContStart0(7)
    );
\int_ZplateVerContStart[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_zplatevercontstart_reg[15]_0\(8),
      O => int_ZplateVerContStart0(8)
    );
\int_ZplateVerContStart[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_zplatevercontstart_reg[15]_0\(9),
      O => int_ZplateVerContStart0(9)
    );
\int_ZplateVerContStart_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateVerContStart[15]_i_1_n_5\,
      D => int_ZplateVerContStart0(0),
      Q => \^int_zplatevercontstart_reg[15]_0\(0),
      R => \^rstc\
    );
\int_ZplateVerContStart_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateVerContStart[15]_i_1_n_5\,
      D => int_ZplateVerContStart0(10),
      Q => \^int_zplatevercontstart_reg[15]_0\(10),
      R => \^rstc\
    );
\int_ZplateVerContStart_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateVerContStart[15]_i_1_n_5\,
      D => int_ZplateVerContStart0(11),
      Q => \^int_zplatevercontstart_reg[15]_0\(11),
      R => \^rstc\
    );
\int_ZplateVerContStart_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateVerContStart[15]_i_1_n_5\,
      D => int_ZplateVerContStart0(12),
      Q => \^int_zplatevercontstart_reg[15]_0\(12),
      R => \^rstc\
    );
\int_ZplateVerContStart_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateVerContStart[15]_i_1_n_5\,
      D => int_ZplateVerContStart0(13),
      Q => \^int_zplatevercontstart_reg[15]_0\(13),
      R => \^rstc\
    );
\int_ZplateVerContStart_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateVerContStart[15]_i_1_n_5\,
      D => int_ZplateVerContStart0(14),
      Q => \^int_zplatevercontstart_reg[15]_0\(14),
      R => \^rstc\
    );
\int_ZplateVerContStart_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateVerContStart[15]_i_1_n_5\,
      D => int_ZplateVerContStart0(15),
      Q => \^int_zplatevercontstart_reg[15]_0\(15),
      R => \^rstc\
    );
\int_ZplateVerContStart_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateVerContStart[15]_i_1_n_5\,
      D => int_ZplateVerContStart0(1),
      Q => \^int_zplatevercontstart_reg[15]_0\(1),
      R => \^rstc\
    );
\int_ZplateVerContStart_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateVerContStart[15]_i_1_n_5\,
      D => int_ZplateVerContStart0(2),
      Q => \^int_zplatevercontstart_reg[15]_0\(2),
      R => \^rstc\
    );
\int_ZplateVerContStart_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateVerContStart[15]_i_1_n_5\,
      D => int_ZplateVerContStart0(3),
      Q => \^int_zplatevercontstart_reg[15]_0\(3),
      R => \^rstc\
    );
\int_ZplateVerContStart_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateVerContStart[15]_i_1_n_5\,
      D => int_ZplateVerContStart0(4),
      Q => \^int_zplatevercontstart_reg[15]_0\(4),
      R => \^rstc\
    );
\int_ZplateVerContStart_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateVerContStart[15]_i_1_n_5\,
      D => int_ZplateVerContStart0(5),
      Q => \^int_zplatevercontstart_reg[15]_0\(5),
      R => \^rstc\
    );
\int_ZplateVerContStart_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateVerContStart[15]_i_1_n_5\,
      D => int_ZplateVerContStart0(6),
      Q => \^int_zplatevercontstart_reg[15]_0\(6),
      R => \^rstc\
    );
\int_ZplateVerContStart_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateVerContStart[15]_i_1_n_5\,
      D => int_ZplateVerContStart0(7),
      Q => \^int_zplatevercontstart_reg[15]_0\(7),
      R => \^rstc\
    );
\int_ZplateVerContStart_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateVerContStart[15]_i_1_n_5\,
      D => int_ZplateVerContStart0(8),
      Q => \^int_zplatevercontstart_reg[15]_0\(8),
      R => \^rstc\
    );
\int_ZplateVerContStart_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateVerContStart[15]_i_1_n_5\,
      D => int_ZplateVerContStart0(9),
      Q => \^int_zplatevercontstart_reg[15]_0\(9),
      R => \^rstc\
    );
int_ap_idle_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]\(0),
      I1 => \^ap_start\,
      O => ap_idle
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_idle,
      Q => p_26_in(2),
      R => \^rstc\
    );
int_ap_ready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7530"
    )
        port map (
      I0 => int_task_ap_done_i_2_n_5,
      I1 => p_26_in(7),
      I2 => ap_done,
      I3 => int_ap_ready,
      O => int_ap_ready_i_1_n_5
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_ready_i_1_n_5,
      Q => int_ap_ready,
      R => \^rstc\
    );
int_ap_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => p_26_in(7),
      I1 => ap_done,
      I2 => int_ap_start5_out,
      I3 => \^ap_start\,
      O => int_ap_start_i_1_n_5
    );
int_ap_start_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => \waddr_reg_n_5_[3]\,
      I2 => s_axi_CTRL_WSTRB(0),
      I3 => \int_ier[5]_i_2_n_5\,
      I4 => \waddr_reg_n_5_[5]\,
      I5 => \waddr_reg_n_5_[4]\,
      O => int_ap_start5_out
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_5,
      Q => \^ap_start\,
      R => \^rstc\
    );
int_auto_restart_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => int_auto_restart_i_2_n_5,
      I2 => \int_ier[5]_i_2_n_5\,
      I3 => s_axi_CTRL_WSTRB(0),
      I4 => \waddr_reg_n_5_[3]\,
      I5 => p_26_in(7),
      O => int_auto_restart_i_1_n_5
    );
int_auto_restart_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \waddr_reg_n_5_[4]\,
      I1 => \waddr_reg_n_5_[5]\,
      O => int_auto_restart_i_2_n_5
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_5,
      Q => p_26_in(7),
      R => \^rstc\
    );
\int_bck_motion_en[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => bck_motion_en(0),
      O => int_bck_motion_en0(0)
    );
\int_bck_motion_en[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => bck_motion_en(10),
      O => int_bck_motion_en0(10)
    );
\int_bck_motion_en[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => bck_motion_en(11),
      O => int_bck_motion_en0(11)
    );
\int_bck_motion_en[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => bck_motion_en(12),
      O => int_bck_motion_en0(12)
    );
\int_bck_motion_en[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => bck_motion_en(13),
      O => int_bck_motion_en0(13)
    );
\int_bck_motion_en[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => bck_motion_en(14),
      O => int_bck_motion_en0(14)
    );
\int_bck_motion_en[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \waddr_reg_n_5_[5]\,
      I2 => \waddr_reg_n_5_[4]\,
      I3 => \waddr_reg_n_5_[7]\,
      I4 => \p_reg_reg_i_18__0_n_5\,
      I5 => \waddr_reg_n_5_[6]\,
      O => \int_bck_motion_en[15]_i_1_n_5\
    );
\int_bck_motion_en[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => bck_motion_en(15),
      O => int_bck_motion_en0(15)
    );
\int_bck_motion_en[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => bck_motion_en(1),
      O => int_bck_motion_en0(1)
    );
\int_bck_motion_en[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => bck_motion_en(2),
      O => int_bck_motion_en0(2)
    );
\int_bck_motion_en[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => bck_motion_en(3),
      O => int_bck_motion_en0(3)
    );
\int_bck_motion_en[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => bck_motion_en(4),
      O => int_bck_motion_en0(4)
    );
\int_bck_motion_en[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => bck_motion_en(5),
      O => int_bck_motion_en0(5)
    );
\int_bck_motion_en[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => bck_motion_en(6),
      O => int_bck_motion_en0(6)
    );
\int_bck_motion_en[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => bck_motion_en(7),
      O => int_bck_motion_en0(7)
    );
\int_bck_motion_en[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => bck_motion_en(8),
      O => int_bck_motion_en0(8)
    );
\int_bck_motion_en[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => bck_motion_en(9),
      O => int_bck_motion_en0(9)
    );
\int_bck_motion_en_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bck_motion_en[15]_i_1_n_5\,
      D => int_bck_motion_en0(0),
      Q => bck_motion_en(0),
      R => \^rstc\
    );
\int_bck_motion_en_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bck_motion_en[15]_i_1_n_5\,
      D => int_bck_motion_en0(10),
      Q => bck_motion_en(10),
      R => \^rstc\
    );
\int_bck_motion_en_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bck_motion_en[15]_i_1_n_5\,
      D => int_bck_motion_en0(11),
      Q => bck_motion_en(11),
      R => \^rstc\
    );
\int_bck_motion_en_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bck_motion_en[15]_i_1_n_5\,
      D => int_bck_motion_en0(12),
      Q => bck_motion_en(12),
      R => \^rstc\
    );
\int_bck_motion_en_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bck_motion_en[15]_i_1_n_5\,
      D => int_bck_motion_en0(13),
      Q => bck_motion_en(13),
      R => \^rstc\
    );
\int_bck_motion_en_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bck_motion_en[15]_i_1_n_5\,
      D => int_bck_motion_en0(14),
      Q => bck_motion_en(14),
      R => \^rstc\
    );
\int_bck_motion_en_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bck_motion_en[15]_i_1_n_5\,
      D => int_bck_motion_en0(15),
      Q => bck_motion_en(15),
      R => \^rstc\
    );
\int_bck_motion_en_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bck_motion_en[15]_i_1_n_5\,
      D => int_bck_motion_en0(1),
      Q => bck_motion_en(1),
      R => \^rstc\
    );
\int_bck_motion_en_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bck_motion_en[15]_i_1_n_5\,
      D => int_bck_motion_en0(2),
      Q => bck_motion_en(2),
      R => \^rstc\
    );
\int_bck_motion_en_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bck_motion_en[15]_i_1_n_5\,
      D => int_bck_motion_en0(3),
      Q => bck_motion_en(3),
      R => \^rstc\
    );
\int_bck_motion_en_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bck_motion_en[15]_i_1_n_5\,
      D => int_bck_motion_en0(4),
      Q => bck_motion_en(4),
      R => \^rstc\
    );
\int_bck_motion_en_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bck_motion_en[15]_i_1_n_5\,
      D => int_bck_motion_en0(5),
      Q => bck_motion_en(5),
      R => \^rstc\
    );
\int_bck_motion_en_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bck_motion_en[15]_i_1_n_5\,
      D => int_bck_motion_en0(6),
      Q => bck_motion_en(6),
      R => \^rstc\
    );
\int_bck_motion_en_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bck_motion_en[15]_i_1_n_5\,
      D => int_bck_motion_en0(7),
      Q => bck_motion_en(7),
      R => \^rstc\
    );
\int_bck_motion_en_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bck_motion_en[15]_i_1_n_5\,
      D => int_bck_motion_en0(8),
      Q => bck_motion_en(8),
      R => \^rstc\
    );
\int_bck_motion_en_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bck_motion_en[15]_i_1_n_5\,
      D => int_bck_motion_en0(9),
      Q => bck_motion_en(9),
      R => \^rstc\
    );
\int_bckgndId[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_bckgndid_reg[1]_8\(0),
      O => int_bckgndId0(0)
    );
\int_bckgndId[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_bckgndid_reg[1]_8\(1),
      O => int_bckgndId0(1)
    );
\int_bckgndId[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => bckgndId(2),
      O => int_bckgndId0(2)
    );
\int_bckgndId[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => bckgndId(3),
      O => int_bckgndId0(3)
    );
\int_bckgndId[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => bckgndId(4),
      O => int_bckgndId0(4)
    );
\int_bckgndId[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => bckgndId(5),
      O => int_bckgndId0(5)
    );
\int_bckgndId[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => bckgndId(6),
      O => int_bckgndId0(6)
    );
\int_bckgndId[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \waddr_reg_n_5_[7]\,
      I2 => \waddr_reg_n_5_[6]\,
      I3 => \p_reg_reg_i_18__0_n_5\,
      I4 => \waddr_reg_n_5_[5]\,
      I5 => \waddr_reg_n_5_[4]\,
      O => \int_bckgndId[7]_i_1_n_5\
    );
\int_bckgndId[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => bckgndId(7),
      O => int_bckgndId0(7)
    );
\int_bckgndId_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bckgndId[7]_i_1_n_5\,
      D => int_bckgndId0(0),
      Q => \^int_bckgndid_reg[1]_8\(0),
      R => \^rstc\
    );
\int_bckgndId_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bckgndId[7]_i_1_n_5\,
      D => int_bckgndId0(1),
      Q => \^int_bckgndid_reg[1]_8\(1),
      R => \^rstc\
    );
\int_bckgndId_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bckgndId[7]_i_1_n_5\,
      D => int_bckgndId0(2),
      Q => bckgndId(2),
      R => \^rstc\
    );
\int_bckgndId_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bckgndId[7]_i_1_n_5\,
      D => int_bckgndId0(3),
      Q => bckgndId(3),
      R => \^rstc\
    );
\int_bckgndId_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bckgndId[7]_i_1_n_5\,
      D => int_bckgndId0(4),
      Q => bckgndId(4),
      R => \^rstc\
    );
\int_bckgndId_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bckgndId[7]_i_1_n_5\,
      D => int_bckgndId0(5),
      Q => bckgndId(5),
      R => \^rstc\
    );
\int_bckgndId_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bckgndId[7]_i_1_n_5\,
      D => int_bckgndId0(6),
      Q => bckgndId(6),
      R => \^rstc\
    );
\int_bckgndId_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bckgndId[7]_i_1_n_5\,
      D => int_bckgndId0(7),
      Q => bckgndId(7),
      R => \^rstc\
    );
\int_boxColorB[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_boxcolorb_reg[7]_0\(0),
      O => int_boxColorB0(0)
    );
\int_boxColorB[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => boxColorB(10),
      O => int_boxColorB0(10)
    );
\int_boxColorB[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => boxColorB(11),
      O => int_boxColorB0(11)
    );
\int_boxColorB[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => boxColorB(12),
      O => int_boxColorB0(12)
    );
\int_boxColorB[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => boxColorB(13),
      O => int_boxColorB0(13)
    );
\int_boxColorB[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => boxColorB(14),
      O => int_boxColorB0(14)
    );
\int_boxColorB[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \waddr_reg_n_5_[6]\,
      I2 => \waddr_reg_n_5_[7]\,
      I3 => \p_reg_reg_i_18__0_n_5\,
      I4 => \waddr_reg_n_5_[5]\,
      I5 => \waddr_reg_n_5_[4]\,
      O => \int_boxColorB[15]_i_1_n_5\
    );
\int_boxColorB[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => boxColorB(15),
      O => int_boxColorB0(15)
    );
\int_boxColorB[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_boxcolorb_reg[7]_0\(1),
      O => int_boxColorB0(1)
    );
\int_boxColorB[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_boxcolorb_reg[7]_0\(2),
      O => int_boxColorB0(2)
    );
\int_boxColorB[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_boxcolorb_reg[7]_0\(3),
      O => int_boxColorB0(3)
    );
\int_boxColorB[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_boxcolorb_reg[7]_0\(4),
      O => int_boxColorB0(4)
    );
\int_boxColorB[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_boxcolorb_reg[7]_0\(5),
      O => int_boxColorB0(5)
    );
\int_boxColorB[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_boxcolorb_reg[7]_0\(6),
      O => int_boxColorB0(6)
    );
\int_boxColorB[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_boxcolorb_reg[7]_0\(7),
      O => int_boxColorB0(7)
    );
\int_boxColorB[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => boxColorB(8),
      O => int_boxColorB0(8)
    );
\int_boxColorB[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => boxColorB(9),
      O => int_boxColorB0(9)
    );
\int_boxColorB_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorB[15]_i_1_n_5\,
      D => int_boxColorB0(0),
      Q => \^int_boxcolorb_reg[7]_0\(0),
      R => \^rstc\
    );
\int_boxColorB_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorB[15]_i_1_n_5\,
      D => int_boxColorB0(10),
      Q => boxColorB(10),
      R => \^rstc\
    );
\int_boxColorB_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorB[15]_i_1_n_5\,
      D => int_boxColorB0(11),
      Q => boxColorB(11),
      R => \^rstc\
    );
\int_boxColorB_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorB[15]_i_1_n_5\,
      D => int_boxColorB0(12),
      Q => boxColorB(12),
      R => \^rstc\
    );
\int_boxColorB_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorB[15]_i_1_n_5\,
      D => int_boxColorB0(13),
      Q => boxColorB(13),
      R => \^rstc\
    );
\int_boxColorB_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorB[15]_i_1_n_5\,
      D => int_boxColorB0(14),
      Q => boxColorB(14),
      R => \^rstc\
    );
\int_boxColorB_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorB[15]_i_1_n_5\,
      D => int_boxColorB0(15),
      Q => boxColorB(15),
      R => \^rstc\
    );
\int_boxColorB_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorB[15]_i_1_n_5\,
      D => int_boxColorB0(1),
      Q => \^int_boxcolorb_reg[7]_0\(1),
      R => \^rstc\
    );
\int_boxColorB_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorB[15]_i_1_n_5\,
      D => int_boxColorB0(2),
      Q => \^int_boxcolorb_reg[7]_0\(2),
      R => \^rstc\
    );
\int_boxColorB_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorB[15]_i_1_n_5\,
      D => int_boxColorB0(3),
      Q => \^int_boxcolorb_reg[7]_0\(3),
      R => \^rstc\
    );
\int_boxColorB_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorB[15]_i_1_n_5\,
      D => int_boxColorB0(4),
      Q => \^int_boxcolorb_reg[7]_0\(4),
      R => \^rstc\
    );
\int_boxColorB_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorB[15]_i_1_n_5\,
      D => int_boxColorB0(5),
      Q => \^int_boxcolorb_reg[7]_0\(5),
      R => \^rstc\
    );
\int_boxColorB_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorB[15]_i_1_n_5\,
      D => int_boxColorB0(6),
      Q => \^int_boxcolorb_reg[7]_0\(6),
      R => \^rstc\
    );
\int_boxColorB_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorB[15]_i_1_n_5\,
      D => int_boxColorB0(7),
      Q => \^int_boxcolorb_reg[7]_0\(7),
      R => \^rstc\
    );
\int_boxColorB_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorB[15]_i_1_n_5\,
      D => int_boxColorB0(8),
      Q => boxColorB(8),
      R => \^rstc\
    );
\int_boxColorB_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorB[15]_i_1_n_5\,
      D => int_boxColorB0(9),
      Q => boxColorB(9),
      R => \^rstc\
    );
\int_boxColorG[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_boxcolorg_reg[7]_0\(0),
      O => int_boxColorG0(0)
    );
\int_boxColorG[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => boxColorG(10),
      O => int_boxColorG0(10)
    );
\int_boxColorG[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => boxColorG(11),
      O => int_boxColorG0(11)
    );
\int_boxColorG[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => boxColorG(12),
      O => int_boxColorG0(12)
    );
\int_boxColorG[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => boxColorG(13),
      O => int_boxColorG0(13)
    );
\int_boxColorG[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => boxColorG(14),
      O => int_boxColorG0(14)
    );
\int_boxColorG[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \waddr_reg_n_5_[6]\,
      I2 => \waddr_reg_n_5_[7]\,
      I3 => \p_reg_reg_i_18__0_n_5\,
      I4 => \waddr_reg_n_5_[4]\,
      I5 => \waddr_reg_n_5_[5]\,
      O => \int_boxColorG[15]_i_1_n_5\
    );
\int_boxColorG[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => boxColorG(15),
      O => int_boxColorG0(15)
    );
\int_boxColorG[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_boxcolorg_reg[7]_0\(1),
      O => int_boxColorG0(1)
    );
\int_boxColorG[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_boxcolorg_reg[7]_0\(2),
      O => int_boxColorG0(2)
    );
\int_boxColorG[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_boxcolorg_reg[7]_0\(3),
      O => int_boxColorG0(3)
    );
\int_boxColorG[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_boxcolorg_reg[7]_0\(4),
      O => int_boxColorG0(4)
    );
\int_boxColorG[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_boxcolorg_reg[7]_0\(5),
      O => int_boxColorG0(5)
    );
\int_boxColorG[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_boxcolorg_reg[7]_0\(6),
      O => int_boxColorG0(6)
    );
\int_boxColorG[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_boxcolorg_reg[7]_0\(7),
      O => int_boxColorG0(7)
    );
\int_boxColorG[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => boxColorG(8),
      O => int_boxColorG0(8)
    );
\int_boxColorG[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => boxColorG(9),
      O => int_boxColorG0(9)
    );
\int_boxColorG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorG[15]_i_1_n_5\,
      D => int_boxColorG0(0),
      Q => \^int_boxcolorg_reg[7]_0\(0),
      R => \^rstc\
    );
\int_boxColorG_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorG[15]_i_1_n_5\,
      D => int_boxColorG0(10),
      Q => boxColorG(10),
      R => \^rstc\
    );
\int_boxColorG_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorG[15]_i_1_n_5\,
      D => int_boxColorG0(11),
      Q => boxColorG(11),
      R => \^rstc\
    );
\int_boxColorG_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorG[15]_i_1_n_5\,
      D => int_boxColorG0(12),
      Q => boxColorG(12),
      R => \^rstc\
    );
\int_boxColorG_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorG[15]_i_1_n_5\,
      D => int_boxColorG0(13),
      Q => boxColorG(13),
      R => \^rstc\
    );
\int_boxColorG_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorG[15]_i_1_n_5\,
      D => int_boxColorG0(14),
      Q => boxColorG(14),
      R => \^rstc\
    );
\int_boxColorG_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorG[15]_i_1_n_5\,
      D => int_boxColorG0(15),
      Q => boxColorG(15),
      R => \^rstc\
    );
\int_boxColorG_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorG[15]_i_1_n_5\,
      D => int_boxColorG0(1),
      Q => \^int_boxcolorg_reg[7]_0\(1),
      R => \^rstc\
    );
\int_boxColorG_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorG[15]_i_1_n_5\,
      D => int_boxColorG0(2),
      Q => \^int_boxcolorg_reg[7]_0\(2),
      R => \^rstc\
    );
\int_boxColorG_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorG[15]_i_1_n_5\,
      D => int_boxColorG0(3),
      Q => \^int_boxcolorg_reg[7]_0\(3),
      R => \^rstc\
    );
\int_boxColorG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorG[15]_i_1_n_5\,
      D => int_boxColorG0(4),
      Q => \^int_boxcolorg_reg[7]_0\(4),
      R => \^rstc\
    );
\int_boxColorG_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorG[15]_i_1_n_5\,
      D => int_boxColorG0(5),
      Q => \^int_boxcolorg_reg[7]_0\(5),
      R => \^rstc\
    );
\int_boxColorG_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorG[15]_i_1_n_5\,
      D => int_boxColorG0(6),
      Q => \^int_boxcolorg_reg[7]_0\(6),
      R => \^rstc\
    );
\int_boxColorG_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorG[15]_i_1_n_5\,
      D => int_boxColorG0(7),
      Q => \^int_boxcolorg_reg[7]_0\(7),
      R => \^rstc\
    );
\int_boxColorG_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorG[15]_i_1_n_5\,
      D => int_boxColorG0(8),
      Q => boxColorG(8),
      R => \^rstc\
    );
\int_boxColorG_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorG[15]_i_1_n_5\,
      D => int_boxColorG0(9),
      Q => boxColorG(9),
      R => \^rstc\
    );
\int_boxColorR[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_boxcolorr_reg[7]_0\(0),
      O => int_boxColorR0(0)
    );
\int_boxColorR[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => boxColorR(10),
      O => int_boxColorR0(10)
    );
\int_boxColorR[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => boxColorR(11),
      O => int_boxColorR0(11)
    );
\int_boxColorR[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => boxColorR(12),
      O => int_boxColorR0(12)
    );
\int_boxColorR[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => boxColorR(13),
      O => int_boxColorR0(13)
    );
\int_boxColorR[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => boxColorR(14),
      O => int_boxColorR0(14)
    );
\int_boxColorR[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \waddr_reg_n_5_[6]\,
      I2 => \waddr_reg_n_5_[7]\,
      I3 => \p_reg_reg_i_18__0_n_5\,
      I4 => \waddr_reg_n_5_[4]\,
      I5 => \waddr_reg_n_5_[5]\,
      O => \int_boxColorR[15]_i_1_n_5\
    );
\int_boxColorR[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => boxColorR(15),
      O => int_boxColorR0(15)
    );
\int_boxColorR[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_boxcolorr_reg[7]_0\(1),
      O => int_boxColorR0(1)
    );
\int_boxColorR[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_boxcolorr_reg[7]_0\(2),
      O => int_boxColorR0(2)
    );
\int_boxColorR[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_boxcolorr_reg[7]_0\(3),
      O => int_boxColorR0(3)
    );
\int_boxColorR[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_boxcolorr_reg[7]_0\(4),
      O => int_boxColorR0(4)
    );
\int_boxColorR[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_boxcolorr_reg[7]_0\(5),
      O => int_boxColorR0(5)
    );
\int_boxColorR[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_boxcolorr_reg[7]_0\(6),
      O => int_boxColorR0(6)
    );
\int_boxColorR[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_boxcolorr_reg[7]_0\(7),
      O => int_boxColorR0(7)
    );
\int_boxColorR[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => boxColorR(8),
      O => int_boxColorR0(8)
    );
\int_boxColorR[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => boxColorR(9),
      O => int_boxColorR0(9)
    );
\int_boxColorR_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorR[15]_i_1_n_5\,
      D => int_boxColorR0(0),
      Q => \^int_boxcolorr_reg[7]_0\(0),
      R => \^rstc\
    );
\int_boxColorR_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorR[15]_i_1_n_5\,
      D => int_boxColorR0(10),
      Q => boxColorR(10),
      R => \^rstc\
    );
\int_boxColorR_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorR[15]_i_1_n_5\,
      D => int_boxColorR0(11),
      Q => boxColorR(11),
      R => \^rstc\
    );
\int_boxColorR_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorR[15]_i_1_n_5\,
      D => int_boxColorR0(12),
      Q => boxColorR(12),
      R => \^rstc\
    );
\int_boxColorR_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorR[15]_i_1_n_5\,
      D => int_boxColorR0(13),
      Q => boxColorR(13),
      R => \^rstc\
    );
\int_boxColorR_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorR[15]_i_1_n_5\,
      D => int_boxColorR0(14),
      Q => boxColorR(14),
      R => \^rstc\
    );
\int_boxColorR_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorR[15]_i_1_n_5\,
      D => int_boxColorR0(15),
      Q => boxColorR(15),
      R => \^rstc\
    );
\int_boxColorR_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorR[15]_i_1_n_5\,
      D => int_boxColorR0(1),
      Q => \^int_boxcolorr_reg[7]_0\(1),
      R => \^rstc\
    );
\int_boxColorR_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorR[15]_i_1_n_5\,
      D => int_boxColorR0(2),
      Q => \^int_boxcolorr_reg[7]_0\(2),
      R => \^rstc\
    );
\int_boxColorR_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorR[15]_i_1_n_5\,
      D => int_boxColorR0(3),
      Q => \^int_boxcolorr_reg[7]_0\(3),
      R => \^rstc\
    );
\int_boxColorR_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorR[15]_i_1_n_5\,
      D => int_boxColorR0(4),
      Q => \^int_boxcolorr_reg[7]_0\(4),
      R => \^rstc\
    );
\int_boxColorR_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorR[15]_i_1_n_5\,
      D => int_boxColorR0(5),
      Q => \^int_boxcolorr_reg[7]_0\(5),
      R => \^rstc\
    );
\int_boxColorR_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorR[15]_i_1_n_5\,
      D => int_boxColorR0(6),
      Q => \^int_boxcolorr_reg[7]_0\(6),
      R => \^rstc\
    );
\int_boxColorR_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorR[15]_i_1_n_5\,
      D => int_boxColorR0(7),
      Q => \^int_boxcolorr_reg[7]_0\(7),
      R => \^rstc\
    );
\int_boxColorR_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorR[15]_i_1_n_5\,
      D => int_boxColorR0(8),
      Q => boxColorR(8),
      R => \^rstc\
    );
\int_boxColorR_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorR[15]_i_1_n_5\,
      D => int_boxColorR0(9),
      Q => boxColorR(9),
      R => \^rstc\
    );
\int_boxSize[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_boxsize_reg[14]_0\(0),
      O => int_boxSize0(0)
    );
\int_boxSize[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_boxsize_reg[14]_0\(10),
      O => int_boxSize0(10)
    );
\int_boxSize[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_boxsize_reg[14]_0\(11),
      O => int_boxSize0(11)
    );
\int_boxSize[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_boxsize_reg[14]_0\(12),
      O => int_boxSize0(12)
    );
\int_boxSize[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_boxsize_reg[14]_0\(13),
      O => int_boxSize0(13)
    );
\int_boxSize[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_boxsize_reg[14]_0\(14),
      O => int_boxSize0(14)
    );
\int_boxSize[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \waddr_reg_n_5_[4]\,
      I2 => \waddr_reg_n_5_[7]\,
      I3 => \waddr_reg_n_5_[6]\,
      I4 => \p_reg_reg_i_18__0_n_5\,
      I5 => \waddr_reg_n_5_[5]\,
      O => \int_boxSize[15]_i_1_n_5\
    );
\int_boxSize[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => boxSize(15),
      O => int_boxSize0(15)
    );
\int_boxSize[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_boxsize_reg[14]_0\(1),
      O => int_boxSize0(1)
    );
\int_boxSize[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_boxsize_reg[14]_0\(2),
      O => int_boxSize0(2)
    );
\int_boxSize[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_boxsize_reg[14]_0\(3),
      O => int_boxSize0(3)
    );
\int_boxSize[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_boxsize_reg[14]_0\(4),
      O => int_boxSize0(4)
    );
\int_boxSize[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_boxsize_reg[14]_0\(5),
      O => int_boxSize0(5)
    );
\int_boxSize[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_boxsize_reg[14]_0\(6),
      O => int_boxSize0(6)
    );
\int_boxSize[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_boxsize_reg[14]_0\(7),
      O => int_boxSize0(7)
    );
\int_boxSize[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_boxsize_reg[14]_0\(8),
      O => int_boxSize0(8)
    );
\int_boxSize[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_boxsize_reg[14]_0\(9),
      O => int_boxSize0(9)
    );
\int_boxSize_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxSize[15]_i_1_n_5\,
      D => int_boxSize0(0),
      Q => \^int_boxsize_reg[14]_0\(0),
      R => \^rstc\
    );
\int_boxSize_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxSize[15]_i_1_n_5\,
      D => int_boxSize0(10),
      Q => \^int_boxsize_reg[14]_0\(10),
      R => \^rstc\
    );
\int_boxSize_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxSize[15]_i_1_n_5\,
      D => int_boxSize0(11),
      Q => \^int_boxsize_reg[14]_0\(11),
      R => \^rstc\
    );
\int_boxSize_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxSize[15]_i_1_n_5\,
      D => int_boxSize0(12),
      Q => \^int_boxsize_reg[14]_0\(12),
      R => \^rstc\
    );
\int_boxSize_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxSize[15]_i_1_n_5\,
      D => int_boxSize0(13),
      Q => \^int_boxsize_reg[14]_0\(13),
      R => \^rstc\
    );
\int_boxSize_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxSize[15]_i_1_n_5\,
      D => int_boxSize0(14),
      Q => \^int_boxsize_reg[14]_0\(14),
      R => \^rstc\
    );
\int_boxSize_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxSize[15]_i_1_n_5\,
      D => int_boxSize0(15),
      Q => boxSize(15),
      R => \^rstc\
    );
\int_boxSize_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxSize[15]_i_1_n_5\,
      D => int_boxSize0(1),
      Q => \^int_boxsize_reg[14]_0\(1),
      R => \^rstc\
    );
\int_boxSize_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxSize[15]_i_1_n_5\,
      D => int_boxSize0(2),
      Q => \^int_boxsize_reg[14]_0\(2),
      R => \^rstc\
    );
\int_boxSize_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxSize[15]_i_1_n_5\,
      D => int_boxSize0(3),
      Q => \^int_boxsize_reg[14]_0\(3),
      R => \^rstc\
    );
\int_boxSize_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxSize[15]_i_1_n_5\,
      D => int_boxSize0(4),
      Q => \^int_boxsize_reg[14]_0\(4),
      R => \^rstc\
    );
\int_boxSize_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxSize[15]_i_1_n_5\,
      D => int_boxSize0(5),
      Q => \^int_boxsize_reg[14]_0\(5),
      R => \^rstc\
    );
\int_boxSize_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxSize[15]_i_1_n_5\,
      D => int_boxSize0(6),
      Q => \^int_boxsize_reg[14]_0\(6),
      R => \^rstc\
    );
\int_boxSize_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxSize[15]_i_1_n_5\,
      D => int_boxSize0(7),
      Q => \^int_boxsize_reg[14]_0\(7),
      R => \^rstc\
    );
\int_boxSize_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxSize[15]_i_1_n_5\,
      D => int_boxSize0(8),
      Q => \^int_boxsize_reg[14]_0\(8),
      R => \^rstc\
    );
\int_boxSize_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxSize[15]_i_1_n_5\,
      D => int_boxSize0(9),
      Q => \^int_boxsize_reg[14]_0\(9),
      R => \^rstc\
    );
\int_colorFormat[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_colorformat_reg[0]_0\(0),
      O => int_colorFormat0(0)
    );
\int_colorFormat[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => colorFormat(1),
      O => int_colorFormat0(1)
    );
\int_colorFormat[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => colorFormat(2),
      O => int_colorFormat0(2)
    );
\int_colorFormat[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => colorFormat(3),
      O => int_colorFormat0(3)
    );
\int_colorFormat[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => colorFormat(4),
      O => int_colorFormat0(4)
    );
\int_colorFormat[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => colorFormat(5),
      O => int_colorFormat0(5)
    );
\int_colorFormat[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => colorFormat(6),
      O => int_colorFormat0(6)
    );
\int_colorFormat[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \p_reg_reg_i_18__0_n_5\,
      I2 => \waddr_reg_n_5_[6]\,
      I3 => \waddr_reg_n_5_[7]\,
      I4 => \waddr_reg_n_5_[4]\,
      I5 => \waddr_reg_n_5_[5]\,
      O => \int_colorFormat[7]_i_1_n_5\
    );
\int_colorFormat[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => colorFormat(7),
      O => int_colorFormat0(7)
    );
\int_colorFormat_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colorFormat[7]_i_1_n_5\,
      D => int_colorFormat0(0),
      Q => \^int_colorformat_reg[0]_0\(0),
      R => \^rstc\
    );
\int_colorFormat_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colorFormat[7]_i_1_n_5\,
      D => int_colorFormat0(1),
      Q => colorFormat(1),
      R => \^rstc\
    );
\int_colorFormat_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colorFormat[7]_i_1_n_5\,
      D => int_colorFormat0(2),
      Q => colorFormat(2),
      R => \^rstc\
    );
\int_colorFormat_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colorFormat[7]_i_1_n_5\,
      D => int_colorFormat0(3),
      Q => colorFormat(3),
      R => \^rstc\
    );
\int_colorFormat_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colorFormat[7]_i_1_n_5\,
      D => int_colorFormat0(4),
      Q => colorFormat(4),
      R => \^rstc\
    );
\int_colorFormat_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colorFormat[7]_i_1_n_5\,
      D => int_colorFormat0(5),
      Q => colorFormat(5),
      R => \^rstc\
    );
\int_colorFormat_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colorFormat[7]_i_1_n_5\,
      D => int_colorFormat0(6),
      Q => colorFormat(6),
      R => \^rstc\
    );
\int_colorFormat_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colorFormat[7]_i_1_n_5\,
      D => int_colorFormat0(7),
      Q => colorFormat(7),
      R => \^rstc\
    );
\int_crossHairX[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_crosshairx_reg[15]_0\(0),
      O => int_crossHairX0(0)
    );
\int_crossHairX[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_crosshairx_reg[15]_0\(10),
      O => int_crossHairX0(10)
    );
\int_crossHairX[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_crosshairx_reg[15]_0\(11),
      O => int_crossHairX0(11)
    );
\int_crossHairX[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => crossHairX(12),
      O => int_crossHairX0(12)
    );
\int_crossHairX[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => crossHairX(13),
      O => int_crossHairX0(13)
    );
\int_crossHairX[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => crossHairX(14),
      O => int_crossHairX0(14)
    );
\int_crossHairX[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \p_reg_reg_i_18__0_n_5\,
      I2 => \waddr_reg_n_5_[6]\,
      I3 => \waddr_reg_n_5_[7]\,
      I4 => \waddr_reg_n_5_[4]\,
      I5 => \waddr_reg_n_5_[5]\,
      O => \int_crossHairX[15]_i_1_n_5\
    );
\int_crossHairX[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_crosshairx_reg[15]_0\(12),
      O => int_crossHairX0(15)
    );
\int_crossHairX[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_crosshairx_reg[15]_0\(1),
      O => int_crossHairX0(1)
    );
\int_crossHairX[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_crosshairx_reg[15]_0\(2),
      O => int_crossHairX0(2)
    );
\int_crossHairX[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_crosshairx_reg[15]_0\(3),
      O => int_crossHairX0(3)
    );
\int_crossHairX[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_crosshairx_reg[15]_0\(4),
      O => int_crossHairX0(4)
    );
\int_crossHairX[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_crosshairx_reg[15]_0\(5),
      O => int_crossHairX0(5)
    );
\int_crossHairX[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_crosshairx_reg[15]_0\(6),
      O => int_crossHairX0(6)
    );
\int_crossHairX[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_crosshairx_reg[15]_0\(7),
      O => int_crossHairX0(7)
    );
\int_crossHairX[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_crosshairx_reg[15]_0\(8),
      O => int_crossHairX0(8)
    );
\int_crossHairX[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_crosshairx_reg[15]_0\(9),
      O => int_crossHairX0(9)
    );
\int_crossHairX_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_crossHairX[15]_i_1_n_5\,
      D => int_crossHairX0(0),
      Q => \^int_crosshairx_reg[15]_0\(0),
      R => \^rstc\
    );
\int_crossHairX_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_crossHairX[15]_i_1_n_5\,
      D => int_crossHairX0(10),
      Q => \^int_crosshairx_reg[15]_0\(10),
      R => \^rstc\
    );
\int_crossHairX_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_crossHairX[15]_i_1_n_5\,
      D => int_crossHairX0(11),
      Q => \^int_crosshairx_reg[15]_0\(11),
      R => \^rstc\
    );
\int_crossHairX_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_crossHairX[15]_i_1_n_5\,
      D => int_crossHairX0(12),
      Q => crossHairX(12),
      R => \^rstc\
    );
\int_crossHairX_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_crossHairX[15]_i_1_n_5\,
      D => int_crossHairX0(13),
      Q => crossHairX(13),
      R => \^rstc\
    );
\int_crossHairX_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_crossHairX[15]_i_1_n_5\,
      D => int_crossHairX0(14),
      Q => crossHairX(14),
      R => \^rstc\
    );
\int_crossHairX_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_crossHairX[15]_i_1_n_5\,
      D => int_crossHairX0(15),
      Q => \^int_crosshairx_reg[15]_0\(12),
      R => \^rstc\
    );
\int_crossHairX_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_crossHairX[15]_i_1_n_5\,
      D => int_crossHairX0(1),
      Q => \^int_crosshairx_reg[15]_0\(1),
      R => \^rstc\
    );
\int_crossHairX_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_crossHairX[15]_i_1_n_5\,
      D => int_crossHairX0(2),
      Q => \^int_crosshairx_reg[15]_0\(2),
      R => \^rstc\
    );
\int_crossHairX_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_crossHairX[15]_i_1_n_5\,
      D => int_crossHairX0(3),
      Q => \^int_crosshairx_reg[15]_0\(3),
      R => \^rstc\
    );
\int_crossHairX_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_crossHairX[15]_i_1_n_5\,
      D => int_crossHairX0(4),
      Q => \^int_crosshairx_reg[15]_0\(4),
      R => \^rstc\
    );
\int_crossHairX_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_crossHairX[15]_i_1_n_5\,
      D => int_crossHairX0(5),
      Q => \^int_crosshairx_reg[15]_0\(5),
      R => \^rstc\
    );
\int_crossHairX_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_crossHairX[15]_i_1_n_5\,
      D => int_crossHairX0(6),
      Q => \^int_crosshairx_reg[15]_0\(6),
      R => \^rstc\
    );
\int_crossHairX_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_crossHairX[15]_i_1_n_5\,
      D => int_crossHairX0(7),
      Q => \^int_crosshairx_reg[15]_0\(7),
      R => \^rstc\
    );
\int_crossHairX_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_crossHairX[15]_i_1_n_5\,
      D => int_crossHairX0(8),
      Q => \^int_crosshairx_reg[15]_0\(8),
      R => \^rstc\
    );
\int_crossHairX_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_crossHairX[15]_i_1_n_5\,
      D => int_crossHairX0(9),
      Q => \^int_crosshairx_reg[15]_0\(9),
      R => \^rstc\
    );
\int_crossHairY[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => crossHairY(0),
      O => int_crossHairY0(0)
    );
\int_crossHairY[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => crossHairY(10),
      O => int_crossHairY0(10)
    );
\int_crossHairY[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => crossHairY(11),
      O => int_crossHairY0(11)
    );
\int_crossHairY[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => crossHairY(12),
      O => int_crossHairY0(12)
    );
\int_crossHairY[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => crossHairY(13),
      O => int_crossHairY0(13)
    );
\int_crossHairY[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => crossHairY(14),
      O => int_crossHairY0(14)
    );
\int_crossHairY[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \p_reg_reg_i_18__0_n_5\,
      I2 => \waddr_reg_n_5_[6]\,
      I3 => \waddr_reg_n_5_[7]\,
      I4 => \waddr_reg_n_5_[5]\,
      I5 => \waddr_reg_n_5_[4]\,
      O => \int_crossHairY[15]_i_1_n_5\
    );
\int_crossHairY[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => crossHairY(15),
      O => int_crossHairY0(15)
    );
\int_crossHairY[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => crossHairY(1),
      O => int_crossHairY0(1)
    );
\int_crossHairY[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => crossHairY(2),
      O => int_crossHairY0(2)
    );
\int_crossHairY[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_crosshairy_reg[5]_0\(0),
      O => int_crossHairY0(3)
    );
\int_crossHairY[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_crosshairy_reg[5]_0\(1),
      O => int_crossHairY0(4)
    );
\int_crossHairY[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_crosshairy_reg[5]_0\(2),
      O => int_crossHairY0(5)
    );
\int_crossHairY[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => crossHairY(6),
      O => int_crossHairY0(6)
    );
\int_crossHairY[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => crossHairY(7),
      O => int_crossHairY0(7)
    );
\int_crossHairY[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => crossHairY(8),
      O => int_crossHairY0(8)
    );
\int_crossHairY[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => crossHairY(9),
      O => int_crossHairY0(9)
    );
\int_crossHairY_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_crossHairY[15]_i_1_n_5\,
      D => int_crossHairY0(0),
      Q => crossHairY(0),
      R => \^rstc\
    );
\int_crossHairY_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_crossHairY[15]_i_1_n_5\,
      D => int_crossHairY0(10),
      Q => crossHairY(10),
      R => \^rstc\
    );
\int_crossHairY_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_crossHairY[15]_i_1_n_5\,
      D => int_crossHairY0(11),
      Q => crossHairY(11),
      R => \^rstc\
    );
\int_crossHairY_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_crossHairY[15]_i_1_n_5\,
      D => int_crossHairY0(12),
      Q => crossHairY(12),
      R => \^rstc\
    );
\int_crossHairY_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_crossHairY[15]_i_1_n_5\,
      D => int_crossHairY0(13),
      Q => crossHairY(13),
      R => \^rstc\
    );
\int_crossHairY_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_crossHairY[15]_i_1_n_5\,
      D => int_crossHairY0(14),
      Q => crossHairY(14),
      R => \^rstc\
    );
\int_crossHairY_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_crossHairY[15]_i_1_n_5\,
      D => int_crossHairY0(15),
      Q => crossHairY(15),
      R => \^rstc\
    );
\int_crossHairY_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_crossHairY[15]_i_1_n_5\,
      D => int_crossHairY0(1),
      Q => crossHairY(1),
      R => \^rstc\
    );
\int_crossHairY_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_crossHairY[15]_i_1_n_5\,
      D => int_crossHairY0(2),
      Q => crossHairY(2),
      R => \^rstc\
    );
\int_crossHairY_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_crossHairY[15]_i_1_n_5\,
      D => int_crossHairY0(3),
      Q => \^int_crosshairy_reg[5]_0\(0),
      R => \^rstc\
    );
\int_crossHairY_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_crossHairY[15]_i_1_n_5\,
      D => int_crossHairY0(4),
      Q => \^int_crosshairy_reg[5]_0\(1),
      R => \^rstc\
    );
\int_crossHairY_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_crossHairY[15]_i_1_n_5\,
      D => int_crossHairY0(5),
      Q => \^int_crosshairy_reg[5]_0\(2),
      R => \^rstc\
    );
\int_crossHairY_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_crossHairY[15]_i_1_n_5\,
      D => int_crossHairY0(6),
      Q => crossHairY(6),
      R => \^rstc\
    );
\int_crossHairY_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_crossHairY[15]_i_1_n_5\,
      D => int_crossHairY0(7),
      Q => crossHairY(7),
      R => \^rstc\
    );
\int_crossHairY_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_crossHairY[15]_i_1_n_5\,
      D => int_crossHairY0(8),
      Q => crossHairY(8),
      R => \^rstc\
    );
\int_crossHairY_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_crossHairY[15]_i_1_n_5\,
      D => int_crossHairY0(9),
      Q => crossHairY(9),
      R => \^rstc\
    );
\int_dpDynamicRange[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_dpDynamicRange_reg_n_5_[0]\,
      O => int_dpDynamicRange0(0)
    );
\int_dpDynamicRange[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_dpDynamicRange_reg_n_5_[1]\,
      O => int_dpDynamicRange0(1)
    );
\int_dpDynamicRange[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_dpDynamicRange_reg_n_5_[2]\,
      O => int_dpDynamicRange0(2)
    );
\int_dpDynamicRange[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_dpDynamicRange_reg_n_5_[3]\,
      O => int_dpDynamicRange0(3)
    );
\int_dpDynamicRange[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_dpDynamicRange_reg_n_5_[4]\,
      O => int_dpDynamicRange0(4)
    );
\int_dpDynamicRange[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_dpDynamicRange_reg_n_5_[5]\,
      O => int_dpDynamicRange0(5)
    );
\int_dpDynamicRange[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_dpDynamicRange_reg_n_5_[6]\,
      O => int_dpDynamicRange0(6)
    );
\int_dpDynamicRange[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \waddr_reg_n_5_[7]\,
      I2 => \p_reg_reg_i_18__0_n_5\,
      I3 => \waddr_reg_n_5_[6]\,
      I4 => \waddr_reg_n_5_[4]\,
      I5 => \waddr_reg_n_5_[5]\,
      O => \int_dpDynamicRange[7]_i_1_n_5\
    );
\int_dpDynamicRange[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_dpDynamicRange_reg_n_5_[7]\,
      O => int_dpDynamicRange0(7)
    );
\int_dpDynamicRange_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_dpDynamicRange[7]_i_1_n_5\,
      D => int_dpDynamicRange0(0),
      Q => \int_dpDynamicRange_reg_n_5_[0]\,
      R => \^rstc\
    );
\int_dpDynamicRange_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_dpDynamicRange[7]_i_1_n_5\,
      D => int_dpDynamicRange0(1),
      Q => \int_dpDynamicRange_reg_n_5_[1]\,
      R => \^rstc\
    );
\int_dpDynamicRange_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_dpDynamicRange[7]_i_1_n_5\,
      D => int_dpDynamicRange0(2),
      Q => \int_dpDynamicRange_reg_n_5_[2]\,
      R => \^rstc\
    );
\int_dpDynamicRange_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_dpDynamicRange[7]_i_1_n_5\,
      D => int_dpDynamicRange0(3),
      Q => \int_dpDynamicRange_reg_n_5_[3]\,
      R => \^rstc\
    );
\int_dpDynamicRange_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_dpDynamicRange[7]_i_1_n_5\,
      D => int_dpDynamicRange0(4),
      Q => \int_dpDynamicRange_reg_n_5_[4]\,
      R => \^rstc\
    );
\int_dpDynamicRange_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_dpDynamicRange[7]_i_1_n_5\,
      D => int_dpDynamicRange0(5),
      Q => \int_dpDynamicRange_reg_n_5_[5]\,
      R => \^rstc\
    );
\int_dpDynamicRange_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_dpDynamicRange[7]_i_1_n_5\,
      D => int_dpDynamicRange0(6),
      Q => \int_dpDynamicRange_reg_n_5_[6]\,
      R => \^rstc\
    );
\int_dpDynamicRange_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_dpDynamicRange[7]_i_1_n_5\,
      D => int_dpDynamicRange0(7),
      Q => \int_dpDynamicRange_reg_n_5_[7]\,
      R => \^rstc\
    );
\int_dpYUVCoef[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => dpYUVCoef(0),
      O => int_dpYUVCoef0(0)
    );
\int_dpYUVCoef[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => dpYUVCoef(1),
      O => int_dpYUVCoef0(1)
    );
\int_dpYUVCoef[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => dpYUVCoef(2),
      O => int_dpYUVCoef0(2)
    );
\int_dpYUVCoef[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => dpYUVCoef(3),
      O => int_dpYUVCoef0(3)
    );
\int_dpYUVCoef[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => dpYUVCoef(4),
      O => int_dpYUVCoef0(4)
    );
\int_dpYUVCoef[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => dpYUVCoef(5),
      O => int_dpYUVCoef0(5)
    );
\int_dpYUVCoef[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => dpYUVCoef(6),
      O => int_dpYUVCoef0(6)
    );
\int_dpYUVCoef[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \waddr_reg_n_5_[7]\,
      I2 => \p_reg_reg_i_18__0_n_5\,
      I3 => \waddr_reg_n_5_[6]\,
      I4 => \waddr_reg_n_5_[4]\,
      I5 => \waddr_reg_n_5_[5]\,
      O => \int_dpYUVCoef[7]_i_1_n_5\
    );
\int_dpYUVCoef[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => dpYUVCoef(7),
      O => int_dpYUVCoef0(7)
    );
\int_dpYUVCoef_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_dpYUVCoef[7]_i_1_n_5\,
      D => int_dpYUVCoef0(0),
      Q => dpYUVCoef(0),
      R => \^rstc\
    );
\int_dpYUVCoef_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_dpYUVCoef[7]_i_1_n_5\,
      D => int_dpYUVCoef0(1),
      Q => dpYUVCoef(1),
      R => \^rstc\
    );
\int_dpYUVCoef_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_dpYUVCoef[7]_i_1_n_5\,
      D => int_dpYUVCoef0(2),
      Q => dpYUVCoef(2),
      R => \^rstc\
    );
\int_dpYUVCoef_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_dpYUVCoef[7]_i_1_n_5\,
      D => int_dpYUVCoef0(3),
      Q => dpYUVCoef(3),
      R => \^rstc\
    );
\int_dpYUVCoef_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_dpYUVCoef[7]_i_1_n_5\,
      D => int_dpYUVCoef0(4),
      Q => dpYUVCoef(4),
      R => \^rstc\
    );
\int_dpYUVCoef_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_dpYUVCoef[7]_i_1_n_5\,
      D => int_dpYUVCoef0(5),
      Q => dpYUVCoef(5),
      R => \^rstc\
    );
\int_dpYUVCoef_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_dpYUVCoef[7]_i_1_n_5\,
      D => int_dpYUVCoef0(6),
      Q => dpYUVCoef(6),
      R => \^rstc\
    );
\int_dpYUVCoef_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_dpYUVCoef[7]_i_1_n_5\,
      D => int_dpYUVCoef0(7),
      Q => dpYUVCoef(7),
      R => \^rstc\
    );
\int_enableInput[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => enableInput(0),
      O => int_enableInput0(0)
    );
\int_enableInput[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => enableInput(1),
      O => int_enableInput0(1)
    );
\int_enableInput[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => enableInput(2),
      O => int_enableInput0(2)
    );
\int_enableInput[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => enableInput(3),
      O => int_enableInput0(3)
    );
\int_enableInput[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => enableInput(4),
      O => int_enableInput0(4)
    );
\int_enableInput[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => enableInput(5),
      O => int_enableInput0(5)
    );
\int_enableInput[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => enableInput(6),
      O => int_enableInput0(6)
    );
\int_enableInput[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \waddr_reg_n_5_[6]\,
      I2 => \waddr_reg_n_5_[7]\,
      I3 => \p_reg_reg_i_18__0_n_5\,
      I4 => \waddr_reg_n_5_[5]\,
      I5 => \waddr_reg_n_5_[4]\,
      O => \int_enableInput[7]_i_1_n_5\
    );
\int_enableInput[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => enableInput(7),
      O => int_enableInput0(7)
    );
\int_enableInput_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_enableInput[7]_i_1_n_5\,
      D => int_enableInput0(0),
      Q => enableInput(0),
      R => \^rstc\
    );
\int_enableInput_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_enableInput[7]_i_1_n_5\,
      D => int_enableInput0(1),
      Q => enableInput(1),
      R => \^rstc\
    );
\int_enableInput_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_enableInput[7]_i_1_n_5\,
      D => int_enableInput0(2),
      Q => enableInput(2),
      R => \^rstc\
    );
\int_enableInput_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_enableInput[7]_i_1_n_5\,
      D => int_enableInput0(3),
      Q => enableInput(3),
      R => \^rstc\
    );
\int_enableInput_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_enableInput[7]_i_1_n_5\,
      D => int_enableInput0(4),
      Q => enableInput(4),
      R => \^rstc\
    );
\int_enableInput_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_enableInput[7]_i_1_n_5\,
      D => int_enableInput0(5),
      Q => enableInput(5),
      R => \^rstc\
    );
\int_enableInput_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_enableInput[7]_i_1_n_5\,
      D => int_enableInput0(6),
      Q => enableInput(6),
      R => \^rstc\
    );
\int_enableInput_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_enableInput[7]_i_1_n_5\,
      D => int_enableInput0(7),
      Q => enableInput(7),
      R => \^rstc\
    );
\int_field_id[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => field_id(0),
      O => int_field_id0(0)
    );
\int_field_id[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => field_id(10),
      O => int_field_id0(10)
    );
\int_field_id[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => field_id(11),
      O => int_field_id0(11)
    );
\int_field_id[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => field_id(12),
      O => int_field_id0(12)
    );
\int_field_id[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => field_id(13),
      O => int_field_id0(13)
    );
\int_field_id[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => field_id(14),
      O => int_field_id0(14)
    );
\int_field_id[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \waddr_reg_n_5_[5]\,
      I2 => \waddr_reg_n_5_[4]\,
      I3 => \waddr_reg_n_5_[7]\,
      I4 => \p_reg_reg_i_18__0_n_5\,
      I5 => \waddr_reg_n_5_[6]\,
      O => \int_field_id[15]_i_1_n_5\
    );
\int_field_id[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => field_id(15),
      O => int_field_id0(15)
    );
\int_field_id[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => field_id(1),
      O => int_field_id0(1)
    );
\int_field_id[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => field_id(2),
      O => int_field_id0(2)
    );
\int_field_id[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => field_id(3),
      O => int_field_id0(3)
    );
\int_field_id[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => field_id(4),
      O => int_field_id0(4)
    );
\int_field_id[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => field_id(5),
      O => int_field_id0(5)
    );
\int_field_id[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => field_id(6),
      O => int_field_id0(6)
    );
\int_field_id[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => field_id(7),
      O => int_field_id0(7)
    );
\int_field_id[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => field_id(8),
      O => int_field_id0(8)
    );
\int_field_id[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => field_id(9),
      O => int_field_id0(9)
    );
\int_field_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_field_id[15]_i_1_n_5\,
      D => int_field_id0(0),
      Q => field_id(0),
      R => \^rstc\
    );
\int_field_id_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_field_id[15]_i_1_n_5\,
      D => int_field_id0(10),
      Q => field_id(10),
      R => \^rstc\
    );
\int_field_id_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_field_id[15]_i_1_n_5\,
      D => int_field_id0(11),
      Q => field_id(11),
      R => \^rstc\
    );
\int_field_id_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_field_id[15]_i_1_n_5\,
      D => int_field_id0(12),
      Q => field_id(12),
      R => \^rstc\
    );
\int_field_id_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_field_id[15]_i_1_n_5\,
      D => int_field_id0(13),
      Q => field_id(13),
      R => \^rstc\
    );
\int_field_id_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_field_id[15]_i_1_n_5\,
      D => int_field_id0(14),
      Q => field_id(14),
      R => \^rstc\
    );
\int_field_id_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_field_id[15]_i_1_n_5\,
      D => int_field_id0(15),
      Q => field_id(15),
      R => \^rstc\
    );
\int_field_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_field_id[15]_i_1_n_5\,
      D => int_field_id0(1),
      Q => field_id(1),
      R => \^rstc\
    );
\int_field_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_field_id[15]_i_1_n_5\,
      D => int_field_id0(2),
      Q => field_id(2),
      R => \^rstc\
    );
\int_field_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_field_id[15]_i_1_n_5\,
      D => int_field_id0(3),
      Q => field_id(3),
      R => \^rstc\
    );
\int_field_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_field_id[15]_i_1_n_5\,
      D => int_field_id0(4),
      Q => field_id(4),
      R => \^rstc\
    );
\int_field_id_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_field_id[15]_i_1_n_5\,
      D => int_field_id0(5),
      Q => field_id(5),
      R => \^rstc\
    );
\int_field_id_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_field_id[15]_i_1_n_5\,
      D => int_field_id0(6),
      Q => field_id(6),
      R => \^rstc\
    );
\int_field_id_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_field_id[15]_i_1_n_5\,
      D => int_field_id0(7),
      Q => field_id(7),
      R => \^rstc\
    );
\int_field_id_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_field_id[15]_i_1_n_5\,
      D => int_field_id0(8),
      Q => field_id(8),
      R => \^rstc\
    );
\int_field_id_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_field_id[15]_i_1_n_5\,
      D => int_field_id0(9),
      Q => field_id(9),
      R => \^rstc\
    );
int_gie_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => int_gie_i_2_n_5,
      I2 => s_axi_CTRL_WSTRB(0),
      I3 => \waddr_reg_n_5_[3]\,
      I4 => int_gie_reg_n_5,
      O => int_gie_i_1_n_5
    );
int_gie_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => int_gie_i_3_n_5,
      I1 => \waddr_reg_n_5_[6]\,
      I2 => \waddr_reg_n_5_[7]\,
      I3 => \waddr_reg_n_5_[5]\,
      I4 => \waddr_reg_n_5_[4]\,
      I5 => \waddr_reg_n_5_[2]\,
      O => int_gie_i_2_n_5
    );
int_gie_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \waddr_reg_n_5_[1]\,
      I1 => \waddr_reg_n_5_[0]\,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => s_axi_CTRL_WVALID,
      O => int_gie_i_3_n_5
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_5,
      Q => int_gie_reg_n_5,
      R => \^rstc\
    );
\int_height[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_height_reg[15]_1\(0),
      O => int_height0(0)
    );
\int_height[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_height_reg[15]_1\(10),
      O => int_height0(10)
    );
\int_height[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_height_reg[15]_1\(11),
      O => int_height0(11)
    );
\int_height[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_height_reg[15]_1\(12),
      O => int_height0(12)
    );
\int_height[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_height_reg[15]_1\(13),
      O => int_height0(13)
    );
\int_height[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_height_reg[15]_1\(14),
      O => int_height0(14)
    );
\int_height[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \waddr_reg_n_5_[5]\,
      I2 => \waddr_reg_n_5_[4]\,
      I3 => \p_reg_reg_i_18__0_n_5\,
      I4 => \waddr_reg_n_5_[6]\,
      I5 => \waddr_reg_n_5_[7]\,
      O => \int_height[15]_i_1_n_5\
    );
\int_height[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_height_reg[15]_1\(15),
      O => int_height0(15)
    );
\int_height[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_height_reg[15]_1\(1),
      O => int_height0(1)
    );
\int_height[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_height_reg[15]_1\(2),
      O => int_height0(2)
    );
\int_height[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_height_reg[15]_1\(3),
      O => int_height0(3)
    );
\int_height[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_height_reg[15]_1\(4),
      O => int_height0(4)
    );
\int_height[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_height_reg[15]_1\(5),
      O => int_height0(5)
    );
\int_height[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_height_reg[15]_1\(6),
      O => int_height0(6)
    );
\int_height[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_height_reg[15]_1\(7),
      O => int_height0(7)
    );
\int_height[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_height_reg[15]_1\(8),
      O => int_height0(8)
    );
\int_height[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_height_reg[15]_1\(9),
      O => int_height0(9)
    );
\int_height_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(0),
      Q => \^int_height_reg[15]_1\(0),
      R => \^rstc\
    );
\int_height_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(10),
      Q => \^int_height_reg[15]_1\(10),
      R => \^rstc\
    );
\int_height_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(11),
      Q => \^int_height_reg[15]_1\(11),
      R => \^rstc\
    );
\int_height_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(12),
      Q => \^int_height_reg[15]_1\(12),
      R => \^rstc\
    );
\int_height_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(13),
      Q => \^int_height_reg[15]_1\(13),
      R => \^rstc\
    );
\int_height_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(14),
      Q => \^int_height_reg[15]_1\(14),
      R => \^rstc\
    );
\int_height_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(15),
      Q => \^int_height_reg[15]_1\(15),
      R => \^rstc\
    );
\int_height_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(1),
      Q => \^int_height_reg[15]_1\(1),
      R => \^rstc\
    );
\int_height_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(2),
      Q => \^int_height_reg[15]_1\(2),
      R => \^rstc\
    );
\int_height_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(3),
      Q => \^int_height_reg[15]_1\(3),
      R => \^rstc\
    );
\int_height_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(4),
      Q => \^int_height_reg[15]_1\(4),
      R => \^rstc\
    );
\int_height_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(5),
      Q => \^int_height_reg[15]_1\(5),
      R => \^rstc\
    );
\int_height_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(6),
      Q => \^int_height_reg[15]_1\(6),
      R => \^rstc\
    );
\int_height_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(7),
      Q => \^int_height_reg[15]_1\(7),
      R => \^rstc\
    );
\int_height_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(8),
      Q => \^int_height_reg[15]_1\(8),
      R => \^rstc\
    );
\int_height_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(9),
      Q => \^int_height_reg[15]_1\(9),
      R => \^rstc\
    );
\int_ier[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[4]\,
      I1 => \waddr_reg_n_5_[5]\,
      I2 => \int_ier[5]_i_2_n_5\,
      I3 => \waddr_reg_n_5_[3]\,
      I4 => s_axi_CTRL_WSTRB(0),
      O => int_ier12_out
    );
\int_ier[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \p_reg_reg_i_18__0_n_5\,
      I1 => \waddr_reg_n_5_[6]\,
      I2 => \waddr_reg_n_5_[7]\,
      O => \int_ier[5]_i_2_n_5\
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_ier12_out,
      D => s_axi_CTRL_WDATA(0),
      Q => \int_ier_reg_n_5_[0]\,
      R => \^rstc\
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_ier12_out,
      D => s_axi_CTRL_WDATA(1),
      Q => p_0_in6_in,
      R => \^rstc\
    );
\int_ier_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_ier12_out,
      D => s_axi_CTRL_WDATA(2),
      Q => \int_ier_reg_n_5_[2]\,
      R => \^rstc\
    );
\int_ier_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_ier12_out,
      D => s_axi_CTRL_WDATA(3),
      Q => \int_ier_reg_n_5_[3]\,
      R => \^rstc\
    );
\int_ier_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_ier12_out,
      D => s_axi_CTRL_WDATA(4),
      Q => \int_ier_reg_n_5_[4]\,
      R => \^rstc\
    );
\int_ier_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_ier12_out,
      D => s_axi_CTRL_WDATA(5),
      Q => p_0_in,
      R => \^rstc\
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => int_isr9_out,
      I2 => ap_done,
      I3 => \int_ier_reg_n_5_[0]\,
      I4 => \int_isr_reg_n_5_[0]\,
      O => \int_isr[0]_i_1_n_5\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => int_gie_i_2_n_5,
      I1 => \waddr_reg_n_5_[3]\,
      I2 => s_axi_CTRL_WSTRB(0),
      O => int_isr9_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => int_isr9_out,
      I2 => ap_done,
      I3 => p_0_in6_in,
      I4 => p_1_in1_in,
      O => \int_isr[1]_i_1_n_5\
    );
\int_isr[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => int_isr9_out,
      I2 => \int_isr_reg_n_5_[5]\,
      O => \int_isr[5]_i_1_n_5\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_5\,
      Q => \int_isr_reg_n_5_[0]\,
      R => \^rstc\
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_5\,
      Q => p_1_in1_in,
      R => \^rstc\
    );
\int_isr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[5]_i_1_n_5\,
      Q => \int_isr_reg_n_5_[5]\,
      R => \^rstc\
    );
\int_maskId[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => maskId(0),
      O => int_maskId0(0)
    );
\int_maskId[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => maskId(1),
      O => int_maskId0(1)
    );
\int_maskId[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => maskId(2),
      O => int_maskId0(2)
    );
\int_maskId[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => maskId(3),
      O => int_maskId0(3)
    );
\int_maskId[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => maskId(4),
      O => int_maskId0(4)
    );
\int_maskId[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => maskId(5),
      O => int_maskId0(5)
    );
\int_maskId[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => maskId(6),
      O => int_maskId0(6)
    );
\int_maskId[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \waddr_reg_n_5_[4]\,
      I2 => \waddr_reg_n_5_[7]\,
      I3 => \waddr_reg_n_5_[6]\,
      I4 => \p_reg_reg_i_18__0_n_5\,
      I5 => \waddr_reg_n_5_[5]\,
      O => \int_maskId[7]_i_1_n_5\
    );
\int_maskId[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => maskId(7),
      O => int_maskId0(7)
    );
\int_maskId_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_maskId[7]_i_1_n_5\,
      D => int_maskId0(0),
      Q => maskId(0),
      R => \^rstc\
    );
\int_maskId_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_maskId[7]_i_1_n_5\,
      D => int_maskId0(1),
      Q => maskId(1),
      R => \^rstc\
    );
\int_maskId_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_maskId[7]_i_1_n_5\,
      D => int_maskId0(2),
      Q => maskId(2),
      R => \^rstc\
    );
\int_maskId_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_maskId[7]_i_1_n_5\,
      D => int_maskId0(3),
      Q => maskId(3),
      R => \^rstc\
    );
\int_maskId_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_maskId[7]_i_1_n_5\,
      D => int_maskId0(4),
      Q => maskId(4),
      R => \^rstc\
    );
\int_maskId_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_maskId[7]_i_1_n_5\,
      D => int_maskId0(5),
      Q => maskId(5),
      R => \^rstc\
    );
\int_maskId_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_maskId[7]_i_1_n_5\,
      D => int_maskId0(6),
      Q => maskId(6),
      R => \^rstc\
    );
\int_maskId_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_maskId[7]_i_1_n_5\,
      D => int_maskId0(7),
      Q => maskId(7),
      R => \^rstc\
    );
\int_motionSpeed[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_motionspeed_reg[7]_0\(0),
      O => int_motionSpeed0(0)
    );
\int_motionSpeed[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_motionspeed_reg[7]_0\(1),
      O => int_motionSpeed0(1)
    );
\int_motionSpeed[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_motionspeed_reg[7]_0\(2),
      O => int_motionSpeed0(2)
    );
\int_motionSpeed[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_motionspeed_reg[7]_0\(3),
      O => int_motionSpeed0(3)
    );
\int_motionSpeed[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_motionspeed_reg[7]_0\(4),
      O => int_motionSpeed0(4)
    );
\int_motionSpeed[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_motionspeed_reg[7]_0\(5),
      O => int_motionSpeed0(5)
    );
\int_motionSpeed[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_motionspeed_reg[7]_0\(6),
      O => int_motionSpeed0(6)
    );
\int_motionSpeed[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \waddr_reg_n_5_[4]\,
      I2 => \waddr_reg_n_5_[7]\,
      I3 => \waddr_reg_n_5_[6]\,
      I4 => \p_reg_reg_i_18__0_n_5\,
      I5 => \waddr_reg_n_5_[5]\,
      O => \int_motionSpeed[7]_i_1_n_5\
    );
\int_motionSpeed[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_motionspeed_reg[7]_0\(7),
      O => int_motionSpeed0(7)
    );
\int_motionSpeed_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_motionSpeed[7]_i_1_n_5\,
      D => int_motionSpeed0(0),
      Q => \^int_motionspeed_reg[7]_0\(0),
      R => \^rstc\
    );
\int_motionSpeed_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_motionSpeed[7]_i_1_n_5\,
      D => int_motionSpeed0(1),
      Q => \^int_motionspeed_reg[7]_0\(1),
      R => \^rstc\
    );
\int_motionSpeed_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_motionSpeed[7]_i_1_n_5\,
      D => int_motionSpeed0(2),
      Q => \^int_motionspeed_reg[7]_0\(2),
      R => \^rstc\
    );
\int_motionSpeed_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_motionSpeed[7]_i_1_n_5\,
      D => int_motionSpeed0(3),
      Q => \^int_motionspeed_reg[7]_0\(3),
      R => \^rstc\
    );
\int_motionSpeed_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_motionSpeed[7]_i_1_n_5\,
      D => int_motionSpeed0(4),
      Q => \^int_motionspeed_reg[7]_0\(4),
      R => \^rstc\
    );
\int_motionSpeed_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_motionSpeed[7]_i_1_n_5\,
      D => int_motionSpeed0(5),
      Q => \^int_motionspeed_reg[7]_0\(5),
      R => \^rstc\
    );
\int_motionSpeed_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_motionSpeed[7]_i_1_n_5\,
      D => int_motionSpeed0(6),
      Q => \^int_motionspeed_reg[7]_0\(6),
      R => \^rstc\
    );
\int_motionSpeed_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_motionSpeed[7]_i_1_n_5\,
      D => int_motionSpeed0(7),
      Q => \^int_motionspeed_reg[7]_0\(7),
      R => \^rstc\
    );
\int_ovrlayId[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ovrlayId(0),
      O => int_ovrlayId0(0)
    );
\int_ovrlayId[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ovrlayId(1),
      O => int_ovrlayId0(1)
    );
\int_ovrlayId[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ovrlayId(2),
      O => int_ovrlayId0(2)
    );
\int_ovrlayId[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ovrlayId(3),
      O => int_ovrlayId0(3)
    );
\int_ovrlayId[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ovrlayId(4),
      O => int_ovrlayId0(4)
    );
\int_ovrlayId[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ovrlayId(5),
      O => int_ovrlayId0(5)
    );
\int_ovrlayId[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ovrlayId(6),
      O => int_ovrlayId0(6)
    );
\int_ovrlayId[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \waddr_reg_n_5_[7]\,
      I2 => \waddr_reg_n_5_[6]\,
      I3 => \p_reg_reg_i_18__0_n_5\,
      I4 => \waddr_reg_n_5_[5]\,
      I5 => \waddr_reg_n_5_[4]\,
      O => \int_ovrlayId[7]_i_1_n_5\
    );
\int_ovrlayId[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ovrlayId(7),
      O => int_ovrlayId0(7)
    );
\int_ovrlayId_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ovrlayId[7]_i_1_n_5\,
      D => int_ovrlayId0(0),
      Q => ovrlayId(0),
      R => \^rstc\
    );
\int_ovrlayId_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ovrlayId[7]_i_1_n_5\,
      D => int_ovrlayId0(1),
      Q => ovrlayId(1),
      R => \^rstc\
    );
\int_ovrlayId_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ovrlayId[7]_i_1_n_5\,
      D => int_ovrlayId0(2),
      Q => ovrlayId(2),
      R => \^rstc\
    );
\int_ovrlayId_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ovrlayId[7]_i_1_n_5\,
      D => int_ovrlayId0(3),
      Q => ovrlayId(3),
      R => \^rstc\
    );
\int_ovrlayId_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ovrlayId[7]_i_1_n_5\,
      D => int_ovrlayId0(4),
      Q => ovrlayId(4),
      R => \^rstc\
    );
\int_ovrlayId_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ovrlayId[7]_i_1_n_5\,
      D => int_ovrlayId0(5),
      Q => ovrlayId(5),
      R => \^rstc\
    );
\int_ovrlayId_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ovrlayId[7]_i_1_n_5\,
      D => int_ovrlayId0(6),
      Q => ovrlayId(6),
      R => \^rstc\
    );
\int_ovrlayId_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ovrlayId[7]_i_1_n_5\,
      D => int_ovrlayId0(7),
      Q => ovrlayId(7),
      R => \^rstc\
    );
\int_passthruEndX[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => passthruEndX(0),
      O => int_passthruEndX0(0)
    );
\int_passthruEndX[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_passthruendx_reg[15]_0\(8),
      O => int_passthruEndX0(10)
    );
\int_passthruEndX[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_passthruendx_reg[15]_0\(9),
      O => int_passthruEndX0(11)
    );
\int_passthruEndX[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_passthruendx_reg[15]_0\(10),
      O => int_passthruEndX0(12)
    );
\int_passthruEndX[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_passthruendx_reg[15]_0\(11),
      O => int_passthruEndX0(13)
    );
\int_passthruEndX[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_passthruendx_reg[15]_0\(12),
      O => int_passthruEndX0(14)
    );
\int_passthruEndX[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \waddr_reg_n_5_[4]\,
      I2 => \p_reg_reg_i_18__0_n_5\,
      I3 => \waddr_reg_n_5_[7]\,
      I4 => \waddr_reg_n_5_[6]\,
      I5 => \waddr_reg_n_5_[5]\,
      O => \int_passthruEndX[15]_i_1_n_5\
    );
\int_passthruEndX[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_passthruendx_reg[15]_0\(13),
      O => int_passthruEndX0(15)
    );
\int_passthruEndX[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => passthruEndX(1),
      O => int_passthruEndX0(1)
    );
\int_passthruEndX[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_passthruendx_reg[15]_0\(0),
      O => int_passthruEndX0(2)
    );
\int_passthruEndX[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_passthruendx_reg[15]_0\(1),
      O => int_passthruEndX0(3)
    );
\int_passthruEndX[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_passthruendx_reg[15]_0\(2),
      O => int_passthruEndX0(4)
    );
\int_passthruEndX[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_passthruendx_reg[15]_0\(3),
      O => int_passthruEndX0(5)
    );
\int_passthruEndX[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_passthruendx_reg[15]_0\(4),
      O => int_passthruEndX0(6)
    );
\int_passthruEndX[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_passthruendx_reg[15]_0\(5),
      O => int_passthruEndX0(7)
    );
\int_passthruEndX[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_passthruendx_reg[15]_0\(6),
      O => int_passthruEndX0(8)
    );
\int_passthruEndX[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_passthruendx_reg[15]_0\(7),
      O => int_passthruEndX0(9)
    );
\int_passthruEndX_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_passthruEndX[15]_i_1_n_5\,
      D => int_passthruEndX0(0),
      Q => passthruEndX(0),
      R => \^rstc\
    );
\int_passthruEndX_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_passthruEndX[15]_i_1_n_5\,
      D => int_passthruEndX0(10),
      Q => \^int_passthruendx_reg[15]_0\(8),
      R => \^rstc\
    );
\int_passthruEndX_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_passthruEndX[15]_i_1_n_5\,
      D => int_passthruEndX0(11),
      Q => \^int_passthruendx_reg[15]_0\(9),
      R => \^rstc\
    );
\int_passthruEndX_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_passthruEndX[15]_i_1_n_5\,
      D => int_passthruEndX0(12),
      Q => \^int_passthruendx_reg[15]_0\(10),
      R => \^rstc\
    );
\int_passthruEndX_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_passthruEndX[15]_i_1_n_5\,
      D => int_passthruEndX0(13),
      Q => \^int_passthruendx_reg[15]_0\(11),
      R => \^rstc\
    );
\int_passthruEndX_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_passthruEndX[15]_i_1_n_5\,
      D => int_passthruEndX0(14),
      Q => \^int_passthruendx_reg[15]_0\(12),
      R => \^rstc\
    );
\int_passthruEndX_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_passthruEndX[15]_i_1_n_5\,
      D => int_passthruEndX0(15),
      Q => \^int_passthruendx_reg[15]_0\(13),
      R => \^rstc\
    );
\int_passthruEndX_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_passthruEndX[15]_i_1_n_5\,
      D => int_passthruEndX0(1),
      Q => passthruEndX(1),
      R => \^rstc\
    );
\int_passthruEndX_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_passthruEndX[15]_i_1_n_5\,
      D => int_passthruEndX0(2),
      Q => \^int_passthruendx_reg[15]_0\(0),
      R => \^rstc\
    );
\int_passthruEndX_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_passthruEndX[15]_i_1_n_5\,
      D => int_passthruEndX0(3),
      Q => \^int_passthruendx_reg[15]_0\(1),
      R => \^rstc\
    );
\int_passthruEndX_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_passthruEndX[15]_i_1_n_5\,
      D => int_passthruEndX0(4),
      Q => \^int_passthruendx_reg[15]_0\(2),
      R => \^rstc\
    );
\int_passthruEndX_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_passthruEndX[15]_i_1_n_5\,
      D => int_passthruEndX0(5),
      Q => \^int_passthruendx_reg[15]_0\(3),
      R => \^rstc\
    );
\int_passthruEndX_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_passthruEndX[15]_i_1_n_5\,
      D => int_passthruEndX0(6),
      Q => \^int_passthruendx_reg[15]_0\(4),
      R => \^rstc\
    );
\int_passthruEndX_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_passthruEndX[15]_i_1_n_5\,
      D => int_passthruEndX0(7),
      Q => \^int_passthruendx_reg[15]_0\(5),
      R => \^rstc\
    );
\int_passthruEndX_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_passthruEndX[15]_i_1_n_5\,
      D => int_passthruEndX0(8),
      Q => \^int_passthruendx_reg[15]_0\(6),
      R => \^rstc\
    );
\int_passthruEndX_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_passthruEndX[15]_i_1_n_5\,
      D => int_passthruEndX0(9),
      Q => \^int_passthruendx_reg[15]_0\(7),
      R => \^rstc\
    );
\int_passthruEndY[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_passthruendy_reg[15]_1\(0),
      O => int_passthruEndY0(0)
    );
\int_passthruEndY[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_passthruendy_reg[15]_1\(10),
      O => int_passthruEndY0(10)
    );
\int_passthruEndY[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_passthruendy_reg[15]_1\(11),
      O => int_passthruEndY0(11)
    );
\int_passthruEndY[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_passthruendy_reg[15]_1\(12),
      O => int_passthruEndY0(12)
    );
\int_passthruEndY[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_passthruendy_reg[15]_1\(13),
      O => int_passthruEndY0(13)
    );
\int_passthruEndY[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_passthruendy_reg[15]_1\(14),
      O => int_passthruEndY0(14)
    );
\int_passthruEndY[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \waddr_reg_n_5_[4]\,
      I2 => \p_reg_reg_i_18__0_n_5\,
      I3 => \waddr_reg_n_5_[7]\,
      I4 => \waddr_reg_n_5_[6]\,
      I5 => \waddr_reg_n_5_[5]\,
      O => \int_passthruEndY[15]_i_1_n_5\
    );
\int_passthruEndY[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_passthruendy_reg[15]_1\(15),
      O => int_passthruEndY0(15)
    );
\int_passthruEndY[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_passthruendy_reg[15]_1\(1),
      O => int_passthruEndY0(1)
    );
\int_passthruEndY[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_passthruendy_reg[15]_1\(2),
      O => int_passthruEndY0(2)
    );
\int_passthruEndY[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_passthruendy_reg[15]_1\(3),
      O => int_passthruEndY0(3)
    );
\int_passthruEndY[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_passthruendy_reg[15]_1\(4),
      O => int_passthruEndY0(4)
    );
\int_passthruEndY[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_passthruendy_reg[15]_1\(5),
      O => int_passthruEndY0(5)
    );
\int_passthruEndY[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_passthruendy_reg[15]_1\(6),
      O => int_passthruEndY0(6)
    );
\int_passthruEndY[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_passthruendy_reg[15]_1\(7),
      O => int_passthruEndY0(7)
    );
\int_passthruEndY[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_passthruendy_reg[15]_1\(8),
      O => int_passthruEndY0(8)
    );
\int_passthruEndY[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_passthruendy_reg[15]_1\(9),
      O => int_passthruEndY0(9)
    );
\int_passthruEndY_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_passthruEndY[15]_i_1_n_5\,
      D => int_passthruEndY0(0),
      Q => \^int_passthruendy_reg[15]_1\(0),
      R => \^rstc\
    );
\int_passthruEndY_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_passthruEndY[15]_i_1_n_5\,
      D => int_passthruEndY0(10),
      Q => \^int_passthruendy_reg[15]_1\(10),
      R => \^rstc\
    );
\int_passthruEndY_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_passthruEndY[15]_i_1_n_5\,
      D => int_passthruEndY0(11),
      Q => \^int_passthruendy_reg[15]_1\(11),
      R => \^rstc\
    );
\int_passthruEndY_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_passthruEndY[15]_i_1_n_5\,
      D => int_passthruEndY0(12),
      Q => \^int_passthruendy_reg[15]_1\(12),
      R => \^rstc\
    );
\int_passthruEndY_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_passthruEndY[15]_i_1_n_5\,
      D => int_passthruEndY0(13),
      Q => \^int_passthruendy_reg[15]_1\(13),
      R => \^rstc\
    );
\int_passthruEndY_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_passthruEndY[15]_i_1_n_5\,
      D => int_passthruEndY0(14),
      Q => \^int_passthruendy_reg[15]_1\(14),
      R => \^rstc\
    );
\int_passthruEndY_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_passthruEndY[15]_i_1_n_5\,
      D => int_passthruEndY0(15),
      Q => \^int_passthruendy_reg[15]_1\(15),
      R => \^rstc\
    );
\int_passthruEndY_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_passthruEndY[15]_i_1_n_5\,
      D => int_passthruEndY0(1),
      Q => \^int_passthruendy_reg[15]_1\(1),
      R => \^rstc\
    );
\int_passthruEndY_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_passthruEndY[15]_i_1_n_5\,
      D => int_passthruEndY0(2),
      Q => \^int_passthruendy_reg[15]_1\(2),
      R => \^rstc\
    );
\int_passthruEndY_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_passthruEndY[15]_i_1_n_5\,
      D => int_passthruEndY0(3),
      Q => \^int_passthruendy_reg[15]_1\(3),
      R => \^rstc\
    );
\int_passthruEndY_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_passthruEndY[15]_i_1_n_5\,
      D => int_passthruEndY0(4),
      Q => \^int_passthruendy_reg[15]_1\(4),
      R => \^rstc\
    );
\int_passthruEndY_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_passthruEndY[15]_i_1_n_5\,
      D => int_passthruEndY0(5),
      Q => \^int_passthruendy_reg[15]_1\(5),
      R => \^rstc\
    );
\int_passthruEndY_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_passthruEndY[15]_i_1_n_5\,
      D => int_passthruEndY0(6),
      Q => \^int_passthruendy_reg[15]_1\(6),
      R => \^rstc\
    );
\int_passthruEndY_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_passthruEndY[15]_i_1_n_5\,
      D => int_passthruEndY0(7),
      Q => \^int_passthruendy_reg[15]_1\(7),
      R => \^rstc\
    );
\int_passthruEndY_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_passthruEndY[15]_i_1_n_5\,
      D => int_passthruEndY0(8),
      Q => \^int_passthruendy_reg[15]_1\(8),
      R => \^rstc\
    );
\int_passthruEndY_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_passthruEndY[15]_i_1_n_5\,
      D => int_passthruEndY0(9),
      Q => \^int_passthruendy_reg[15]_1\(9),
      R => \^rstc\
    );
\int_passthruStartX[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => passthruStartX(0),
      O => int_passthruStartX0(0)
    );
\int_passthruStartX[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_passthrustartx_reg[15]_0\(8),
      O => int_passthruStartX0(10)
    );
\int_passthruStartX[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_passthrustartx_reg[15]_0\(9),
      O => int_passthruStartX0(11)
    );
\int_passthruStartX[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_passthrustartx_reg[15]_0\(10),
      O => int_passthruStartX0(12)
    );
\int_passthruStartX[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_passthrustartx_reg[15]_0\(11),
      O => int_passthruStartX0(13)
    );
\int_passthruStartX[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_passthrustartx_reg[15]_0\(12),
      O => int_passthruStartX0(14)
    );
\int_passthruStartX[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \p_reg_reg_i_18__0_n_5\,
      I2 => \waddr_reg_n_5_[7]\,
      I3 => \waddr_reg_n_5_[6]\,
      I4 => \waddr_reg_n_5_[5]\,
      I5 => \waddr_reg_n_5_[4]\,
      O => \int_passthruStartX[15]_i_1_n_5\
    );
\int_passthruStartX[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_passthrustartx_reg[15]_0\(13),
      O => int_passthruStartX0(15)
    );
\int_passthruStartX[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => passthruStartX(1),
      O => int_passthruStartX0(1)
    );
\int_passthruStartX[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_passthrustartx_reg[15]_0\(0),
      O => int_passthruStartX0(2)
    );
\int_passthruStartX[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_passthrustartx_reg[15]_0\(1),
      O => int_passthruStartX0(3)
    );
\int_passthruStartX[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_passthrustartx_reg[15]_0\(2),
      O => int_passthruStartX0(4)
    );
\int_passthruStartX[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_passthrustartx_reg[15]_0\(3),
      O => int_passthruStartX0(5)
    );
\int_passthruStartX[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_passthrustartx_reg[15]_0\(4),
      O => int_passthruStartX0(6)
    );
\int_passthruStartX[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_passthrustartx_reg[15]_0\(5),
      O => int_passthruStartX0(7)
    );
\int_passthruStartX[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_passthrustartx_reg[15]_0\(6),
      O => int_passthruStartX0(8)
    );
\int_passthruStartX[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_passthrustartx_reg[15]_0\(7),
      O => int_passthruStartX0(9)
    );
\int_passthruStartX_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_passthruStartX[15]_i_1_n_5\,
      D => int_passthruStartX0(0),
      Q => passthruStartX(0),
      R => \^rstc\
    );
\int_passthruStartX_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_passthruStartX[15]_i_1_n_5\,
      D => int_passthruStartX0(10),
      Q => \^int_passthrustartx_reg[15]_0\(8),
      R => \^rstc\
    );
\int_passthruStartX_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_passthruStartX[15]_i_1_n_5\,
      D => int_passthruStartX0(11),
      Q => \^int_passthrustartx_reg[15]_0\(9),
      R => \^rstc\
    );
\int_passthruStartX_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_passthruStartX[15]_i_1_n_5\,
      D => int_passthruStartX0(12),
      Q => \^int_passthrustartx_reg[15]_0\(10),
      R => \^rstc\
    );
\int_passthruStartX_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_passthruStartX[15]_i_1_n_5\,
      D => int_passthruStartX0(13),
      Q => \^int_passthrustartx_reg[15]_0\(11),
      R => \^rstc\
    );
\int_passthruStartX_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_passthruStartX[15]_i_1_n_5\,
      D => int_passthruStartX0(14),
      Q => \^int_passthrustartx_reg[15]_0\(12),
      R => \^rstc\
    );
\int_passthruStartX_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_passthruStartX[15]_i_1_n_5\,
      D => int_passthruStartX0(15),
      Q => \^int_passthrustartx_reg[15]_0\(13),
      R => \^rstc\
    );
\int_passthruStartX_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_passthruStartX[15]_i_1_n_5\,
      D => int_passthruStartX0(1),
      Q => passthruStartX(1),
      R => \^rstc\
    );
\int_passthruStartX_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_passthruStartX[15]_i_1_n_5\,
      D => int_passthruStartX0(2),
      Q => \^int_passthrustartx_reg[15]_0\(0),
      R => \^rstc\
    );
\int_passthruStartX_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_passthruStartX[15]_i_1_n_5\,
      D => int_passthruStartX0(3),
      Q => \^int_passthrustartx_reg[15]_0\(1),
      R => \^rstc\
    );
\int_passthruStartX_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_passthruStartX[15]_i_1_n_5\,
      D => int_passthruStartX0(4),
      Q => \^int_passthrustartx_reg[15]_0\(2),
      R => \^rstc\
    );
\int_passthruStartX_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_passthruStartX[15]_i_1_n_5\,
      D => int_passthruStartX0(5),
      Q => \^int_passthrustartx_reg[15]_0\(3),
      R => \^rstc\
    );
\int_passthruStartX_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_passthruStartX[15]_i_1_n_5\,
      D => int_passthruStartX0(6),
      Q => \^int_passthrustartx_reg[15]_0\(4),
      R => \^rstc\
    );
\int_passthruStartX_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_passthruStartX[15]_i_1_n_5\,
      D => int_passthruStartX0(7),
      Q => \^int_passthrustartx_reg[15]_0\(5),
      R => \^rstc\
    );
\int_passthruStartX_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_passthruStartX[15]_i_1_n_5\,
      D => int_passthruStartX0(8),
      Q => \^int_passthrustartx_reg[15]_0\(6),
      R => \^rstc\
    );
\int_passthruStartX_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_passthruStartX[15]_i_1_n_5\,
      D => int_passthruStartX0(9),
      Q => \^int_passthrustartx_reg[15]_0\(7),
      R => \^rstc\
    );
\int_passthruStartY[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_passthrustarty_reg[15]_1\(0),
      O => int_passthruStartY0(0)
    );
\int_passthruStartY[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_passthrustarty_reg[15]_1\(10),
      O => int_passthruStartY0(10)
    );
\int_passthruStartY[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_passthrustarty_reg[15]_1\(11),
      O => int_passthruStartY0(11)
    );
\int_passthruStartY[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_passthrustarty_reg[15]_1\(12),
      O => int_passthruStartY0(12)
    );
\int_passthruStartY[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_passthrustarty_reg[15]_1\(13),
      O => int_passthruStartY0(13)
    );
\int_passthruStartY[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_passthrustarty_reg[15]_1\(14),
      O => int_passthruStartY0(14)
    );
\int_passthruStartY[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \p_reg_reg_i_18__0_n_5\,
      I2 => \waddr_reg_n_5_[7]\,
      I3 => \waddr_reg_n_5_[6]\,
      I4 => \waddr_reg_n_5_[5]\,
      I5 => \waddr_reg_n_5_[4]\,
      O => \int_passthruStartY[15]_i_1_n_5\
    );
\int_passthruStartY[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_passthrustarty_reg[15]_1\(15),
      O => int_passthruStartY0(15)
    );
\int_passthruStartY[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_passthrustarty_reg[15]_1\(1),
      O => int_passthruStartY0(1)
    );
\int_passthruStartY[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_passthrustarty_reg[15]_1\(2),
      O => int_passthruStartY0(2)
    );
\int_passthruStartY[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_passthrustarty_reg[15]_1\(3),
      O => int_passthruStartY0(3)
    );
\int_passthruStartY[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_passthrustarty_reg[15]_1\(4),
      O => int_passthruStartY0(4)
    );
\int_passthruStartY[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_passthrustarty_reg[15]_1\(5),
      O => int_passthruStartY0(5)
    );
\int_passthruStartY[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_passthrustarty_reg[15]_1\(6),
      O => int_passthruStartY0(6)
    );
\int_passthruStartY[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_passthrustarty_reg[15]_1\(7),
      O => int_passthruStartY0(7)
    );
\int_passthruStartY[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_passthrustarty_reg[15]_1\(8),
      O => int_passthruStartY0(8)
    );
\int_passthruStartY[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_passthrustarty_reg[15]_1\(9),
      O => int_passthruStartY0(9)
    );
\int_passthruStartY_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_passthruStartY[15]_i_1_n_5\,
      D => int_passthruStartY0(0),
      Q => \^int_passthrustarty_reg[15]_1\(0),
      R => \^rstc\
    );
\int_passthruStartY_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_passthruStartY[15]_i_1_n_5\,
      D => int_passthruStartY0(10),
      Q => \^int_passthrustarty_reg[15]_1\(10),
      R => \^rstc\
    );
\int_passthruStartY_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_passthruStartY[15]_i_1_n_5\,
      D => int_passthruStartY0(11),
      Q => \^int_passthrustarty_reg[15]_1\(11),
      R => \^rstc\
    );
\int_passthruStartY_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_passthruStartY[15]_i_1_n_5\,
      D => int_passthruStartY0(12),
      Q => \^int_passthrustarty_reg[15]_1\(12),
      R => \^rstc\
    );
\int_passthruStartY_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_passthruStartY[15]_i_1_n_5\,
      D => int_passthruStartY0(13),
      Q => \^int_passthrustarty_reg[15]_1\(13),
      R => \^rstc\
    );
\int_passthruStartY_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_passthruStartY[15]_i_1_n_5\,
      D => int_passthruStartY0(14),
      Q => \^int_passthrustarty_reg[15]_1\(14),
      R => \^rstc\
    );
\int_passthruStartY_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_passthruStartY[15]_i_1_n_5\,
      D => int_passthruStartY0(15),
      Q => \^int_passthrustarty_reg[15]_1\(15),
      R => \^rstc\
    );
\int_passthruStartY_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_passthruStartY[15]_i_1_n_5\,
      D => int_passthruStartY0(1),
      Q => \^int_passthrustarty_reg[15]_1\(1),
      R => \^rstc\
    );
\int_passthruStartY_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_passthruStartY[15]_i_1_n_5\,
      D => int_passthruStartY0(2),
      Q => \^int_passthrustarty_reg[15]_1\(2),
      R => \^rstc\
    );
\int_passthruStartY_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_passthruStartY[15]_i_1_n_5\,
      D => int_passthruStartY0(3),
      Q => \^int_passthrustarty_reg[15]_1\(3),
      R => \^rstc\
    );
\int_passthruStartY_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_passthruStartY[15]_i_1_n_5\,
      D => int_passthruStartY0(4),
      Q => \^int_passthrustarty_reg[15]_1\(4),
      R => \^rstc\
    );
\int_passthruStartY_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_passthruStartY[15]_i_1_n_5\,
      D => int_passthruStartY0(5),
      Q => \^int_passthrustarty_reg[15]_1\(5),
      R => \^rstc\
    );
\int_passthruStartY_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_passthruStartY[15]_i_1_n_5\,
      D => int_passthruStartY0(6),
      Q => \^int_passthrustarty_reg[15]_1\(6),
      R => \^rstc\
    );
\int_passthruStartY_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_passthruStartY[15]_i_1_n_5\,
      D => int_passthruStartY0(7),
      Q => \^int_passthrustarty_reg[15]_1\(7),
      R => \^rstc\
    );
\int_passthruStartY_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_passthruStartY[15]_i_1_n_5\,
      D => int_passthruStartY0(8),
      Q => \^int_passthrustarty_reg[15]_1\(8),
      R => \^rstc\
    );
\int_passthruStartY_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_passthruStartY[15]_i_1_n_5\,
      D => int_passthruStartY0(9),
      Q => \^int_passthrustarty_reg[15]_1\(9),
      R => \^rstc\
    );
int_task_ap_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E22FFFF2E222E22"
    )
        port map (
      I0 => ap_done,
      I1 => auto_restart_status_reg_n_5,
      I2 => p_26_in(2),
      I3 => ap_idle,
      I4 => int_task_ap_done_i_2_n_5,
      I5 => int_task_ap_done,
      O => int_task_ap_done_i_1_n_5
    );
int_task_ap_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(3),
      I1 => ar_hs,
      I2 => s_axi_CTRL_ARADDR(2),
      I3 => s_axi_CTRL_ARADDR(1),
      I4 => s_axi_CTRL_ARADDR(0),
      I5 => int_task_ap_done_i_3_n_5,
      O => int_task_ap_done_i_2_n_5
    );
int_task_ap_done_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(6),
      I1 => s_axi_CTRL_ARADDR(4),
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => s_axi_CTRL_ARADDR(5),
      O => int_task_ap_done_i_3_n_5
    );
int_task_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_task_ap_done_i_1_n_5,
      Q => int_task_ap_done,
      R => \^rstc\
    );
\int_width[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^q\(0),
      O => int_width0(0)
    );
\int_width[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^q\(10),
      O => int_width0(10)
    );
\int_width[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^q\(11),
      O => int_width0(11)
    );
\int_width[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^q\(12),
      O => int_width0(12)
    );
\int_width[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^q\(13),
      O => int_width0(13)
    );
\int_width[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^q\(14),
      O => int_width0(14)
    );
\int_width[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \waddr_reg_n_5_[5]\,
      I2 => \waddr_reg_n_5_[4]\,
      I3 => \p_reg_reg_i_18__0_n_5\,
      I4 => \waddr_reg_n_5_[6]\,
      I5 => \waddr_reg_n_5_[7]\,
      O => \int_width[15]_i_1_n_5\
    );
\int_width[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^q\(15),
      O => int_width0(15)
    );
\int_width[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^q\(1),
      O => int_width0(1)
    );
\int_width[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^q\(2),
      O => int_width0(2)
    );
\int_width[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^q\(3),
      O => int_width0(3)
    );
\int_width[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^q\(4),
      O => int_width0(4)
    );
\int_width[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^q\(5),
      O => int_width0(5)
    );
\int_width[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^q\(6),
      O => int_width0(6)
    );
\int_width[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^q\(7),
      O => int_width0(7)
    );
\int_width[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^q\(8),
      O => int_width0(8)
    );
\int_width[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^q\(9),
      O => int_width0(9)
    );
\int_width_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(0),
      Q => \^q\(0),
      R => \^rstc\
    );
\int_width_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(10),
      Q => \^q\(10),
      R => \^rstc\
    );
\int_width_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(11),
      Q => \^q\(11),
      R => \^rstc\
    );
\int_width_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(12),
      Q => \^q\(12),
      R => \^rstc\
    );
\int_width_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(13),
      Q => \^q\(13),
      R => \^rstc\
    );
\int_width_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(14),
      Q => \^q\(14),
      R => \^rstc\
    );
\int_width_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(15),
      Q => \^q\(15),
      R => \^rstc\
    );
\int_width_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(1),
      Q => \^q\(1),
      R => \^rstc\
    );
\int_width_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(2),
      Q => \^q\(2),
      R => \^rstc\
    );
\int_width_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(3),
      Q => \^q\(3),
      R => \^rstc\
    );
\int_width_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(4),
      Q => \^q\(4),
      R => \^rstc\
    );
\int_width_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(5),
      Q => \^q\(5),
      R => \^rstc\
    );
\int_width_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(6),
      Q => \^q\(6),
      R => \^rstc\
    );
\int_width_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(7),
      Q => \^q\(7),
      R => \^rstc\
    );
\int_width_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(8),
      Q => \^q\(8),
      R => \^rstc\
    );
\int_width_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(9),
      Q => \^q\(9),
      R => \^rstc\
    );
interrupt_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => int_gie_reg_n_5,
      I1 => \int_isr_reg_n_5_[0]\,
      I2 => p_1_in1_in,
      I3 => \int_isr_reg_n_5_[5]\,
      O => interrupt
    );
\or_ln1064_reg_557[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F66F"
    )
        port map (
      I0 => \^ap_return_int_reg_reg[3]\,
      I1 => \xCount_V_7_reg[7]_i_2\(1),
      I2 => \^ap_return_int_reg_reg[2]\,
      I3 => \xCount_V_7_reg[7]_i_2\(0),
      O => \xCount_V_7_reg[3]\
    );
\or_ln1918_reg_710[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_pix_val_V_reg_294[7]_i_3_n_5\,
      I1 => ovrlayId(0),
      I2 => ovrlayId(1),
      I3 => ovrlayId(2),
      I4 => ovrlayId(3),
      O => \int_ovrlayId_reg[0]_0\
    );
\or_ln1918_reg_710[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => crossHairX(13),
      I1 => \or_ln1918_reg_710_reg[0]\(1),
      I2 => crossHairX(12),
      I3 => \or_ln1918_reg_710_reg[0]\(0),
      I4 => \or_ln1918_reg_710_reg[0]\(2),
      I5 => crossHairX(14),
      O => \int_crossHairX_reg[13]_0\
    );
\or_ln691_2_reg_4394[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^int_passthruendx_reg[15]_0\(3),
      I1 => \or_ln691_2_reg_4394_reg[0]_i_4_0\(4),
      I2 => \^int_passthruendx_reg[15]_0\(2),
      I3 => \or_ln691_2_reg_4394_reg[0]_i_4_0\(3),
      O => \or_ln691_2_reg_4394[0]_i_10_n_5\
    );
\or_ln691_2_reg_4394[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^int_passthruendx_reg[15]_0\(1),
      I1 => \or_ln691_2_reg_4394_reg[0]_i_4_0\(2),
      I2 => \^int_passthruendx_reg[15]_0\(0),
      I3 => \or_ln691_2_reg_4394_reg[0]_i_4_0\(1),
      O => \or_ln691_2_reg_4394[0]_i_11_n_5\
    );
\or_ln691_2_reg_4394[0]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => passthruEndX(1),
      I1 => \or_ln691_2_reg_4394_reg[0]_i_4_0\(0),
      I2 => passthruEndX(0),
      O => \or_ln691_2_reg_4394[0]_i_12_n_5\
    );
\or_ln691_2_reg_4394[0]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => passthruEndX(0),
      I1 => \or_ln691_2_reg_4394_reg[0]_i_4_0\(0),
      I2 => passthruEndX(1),
      O => \or_ln691_2_reg_4394[0]_i_20_n_5\
    );
\or_ln691_2_reg_4394[0]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \or_ln691_2_reg_4394_reg[0]_i_4_0\(0),
      I1 => passthruStartX(1),
      I2 => passthruStartX(0),
      O => \or_ln691_2_reg_4394[0]_i_28_n_5\
    );
\or_ln691_2_reg_4394[0]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^int_passthrustartx_reg[15]_0\(13),
      I1 => \or_ln691_2_reg_4394_reg[0]_i_4_0\(14),
      I2 => \^int_passthrustartx_reg[15]_0\(12),
      I3 => \or_ln691_2_reg_4394_reg[0]_i_4_0\(13),
      O => \or_ln691_2_reg_4394[0]_i_29_n_5\
    );
\or_ln691_2_reg_4394[0]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^int_passthrustartx_reg[15]_0\(11),
      I1 => \or_ln691_2_reg_4394_reg[0]_i_4_0\(12),
      I2 => \^int_passthrustartx_reg[15]_0\(10),
      I3 => \or_ln691_2_reg_4394_reg[0]_i_4_0\(11),
      O => \or_ln691_2_reg_4394[0]_i_30_n_5\
    );
\or_ln691_2_reg_4394[0]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^int_passthrustartx_reg[15]_0\(9),
      I1 => \or_ln691_2_reg_4394_reg[0]_i_4_0\(10),
      I2 => \^int_passthrustartx_reg[15]_0\(8),
      I3 => \or_ln691_2_reg_4394_reg[0]_i_4_0\(9),
      O => \or_ln691_2_reg_4394[0]_i_31_n_5\
    );
\or_ln691_2_reg_4394[0]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^int_passthrustartx_reg[15]_0\(7),
      I1 => \or_ln691_2_reg_4394_reg[0]_i_4_0\(8),
      I2 => \^int_passthrustartx_reg[15]_0\(6),
      I3 => \or_ln691_2_reg_4394_reg[0]_i_4_0\(7),
      O => \or_ln691_2_reg_4394[0]_i_32_n_5\
    );
\or_ln691_2_reg_4394[0]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^int_passthrustartx_reg[15]_0\(5),
      I1 => \or_ln691_2_reg_4394_reg[0]_i_4_0\(6),
      I2 => \^int_passthrustartx_reg[15]_0\(4),
      I3 => \or_ln691_2_reg_4394_reg[0]_i_4_0\(5),
      O => \or_ln691_2_reg_4394[0]_i_33_n_5\
    );
\or_ln691_2_reg_4394[0]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^int_passthrustartx_reg[15]_0\(3),
      I1 => \or_ln691_2_reg_4394_reg[0]_i_4_0\(4),
      I2 => \^int_passthrustartx_reg[15]_0\(2),
      I3 => \or_ln691_2_reg_4394_reg[0]_i_4_0\(3),
      O => \or_ln691_2_reg_4394[0]_i_34_n_5\
    );
\or_ln691_2_reg_4394[0]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^int_passthrustartx_reg[15]_0\(1),
      I1 => \or_ln691_2_reg_4394_reg[0]_i_4_0\(2),
      I2 => \^int_passthrustartx_reg[15]_0\(0),
      I3 => \or_ln691_2_reg_4394_reg[0]_i_4_0\(1),
      O => \or_ln691_2_reg_4394[0]_i_35_n_5\
    );
\or_ln691_2_reg_4394[0]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => passthruStartX(0),
      I1 => passthruStartX(1),
      I2 => \or_ln691_2_reg_4394_reg[0]_i_4_0\(0),
      O => \or_ln691_2_reg_4394[0]_i_36_n_5\
    );
\or_ln691_2_reg_4394[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^int_passthruendx_reg[15]_0\(13),
      I1 => \or_ln691_2_reg_4394_reg[0]_i_4_0\(14),
      I2 => \^int_passthruendx_reg[15]_0\(12),
      I3 => \or_ln691_2_reg_4394_reg[0]_i_4_0\(13),
      O => \or_ln691_2_reg_4394[0]_i_5_n_5\
    );
\or_ln691_2_reg_4394[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^int_passthruendx_reg[15]_0\(11),
      I1 => \or_ln691_2_reg_4394_reg[0]_i_4_0\(12),
      I2 => \^int_passthruendx_reg[15]_0\(10),
      I3 => \or_ln691_2_reg_4394_reg[0]_i_4_0\(11),
      O => \or_ln691_2_reg_4394[0]_i_6_n_5\
    );
\or_ln691_2_reg_4394[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^int_passthruendx_reg[15]_0\(9),
      I1 => \or_ln691_2_reg_4394_reg[0]_i_4_0\(10),
      I2 => \^int_passthruendx_reg[15]_0\(8),
      I3 => \or_ln691_2_reg_4394_reg[0]_i_4_0\(9),
      O => \or_ln691_2_reg_4394[0]_i_7_n_5\
    );
\or_ln691_2_reg_4394[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^int_passthruendx_reg[15]_0\(7),
      I1 => \or_ln691_2_reg_4394_reg[0]_i_4_0\(8),
      I2 => \^int_passthruendx_reg[15]_0\(6),
      I3 => \or_ln691_2_reg_4394_reg[0]_i_4_0\(7),
      O => \or_ln691_2_reg_4394[0]_i_8_n_5\
    );
\or_ln691_2_reg_4394[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^int_passthruendx_reg[15]_0\(5),
      I1 => \or_ln691_2_reg_4394_reg[0]_i_4_0\(6),
      I2 => \^int_passthruendx_reg[15]_0\(4),
      I3 => \or_ln691_2_reg_4394_reg[0]_i_4_0\(5),
      O => \or_ln691_2_reg_4394[0]_i_9_n_5\
    );
\or_ln691_2_reg_4394_reg[0]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \int_passthruEndX_reg[15]_1\(0),
      CO(6) => \or_ln691_2_reg_4394_reg[0]_i_3_n_6\,
      CO(5) => \or_ln691_2_reg_4394_reg[0]_i_3_n_7\,
      CO(4) => \or_ln691_2_reg_4394_reg[0]_i_3_n_8\,
      CO(3) => \or_ln691_2_reg_4394_reg[0]_i_3_n_9\,
      CO(2) => \or_ln691_2_reg_4394_reg[0]_i_3_n_10\,
      CO(1) => \or_ln691_2_reg_4394_reg[0]_i_3_n_11\,
      CO(0) => \or_ln691_2_reg_4394_reg[0]_i_3_n_12\,
      DI(7) => \or_ln691_2_reg_4394[0]_i_5_n_5\,
      DI(6) => \or_ln691_2_reg_4394[0]_i_6_n_5\,
      DI(5) => \or_ln691_2_reg_4394[0]_i_7_n_5\,
      DI(4) => \or_ln691_2_reg_4394[0]_i_8_n_5\,
      DI(3) => \or_ln691_2_reg_4394[0]_i_9_n_5\,
      DI(2) => \or_ln691_2_reg_4394[0]_i_10_n_5\,
      DI(1) => \or_ln691_2_reg_4394[0]_i_11_n_5\,
      DI(0) => \or_ln691_2_reg_4394[0]_i_12_n_5\,
      O(7 downto 0) => \NLW_or_ln691_2_reg_4394_reg[0]_i_3_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => \or_ln691_2_reg_4394_reg[0]\(6 downto 0),
      S(0) => \or_ln691_2_reg_4394[0]_i_20_n_5\
    );
\or_ln691_2_reg_4394_reg[0]_i_4\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \x_4_reg_4018_pp0_iter10_reg_reg[15]\(0),
      CO(6) => \or_ln691_2_reg_4394_reg[0]_i_4_n_6\,
      CO(5) => \or_ln691_2_reg_4394_reg[0]_i_4_n_7\,
      CO(4) => \or_ln691_2_reg_4394_reg[0]_i_4_n_8\,
      CO(3) => \or_ln691_2_reg_4394_reg[0]_i_4_n_9\,
      CO(2) => \or_ln691_2_reg_4394_reg[0]_i_4_n_10\,
      CO(1) => \or_ln691_2_reg_4394_reg[0]_i_4_n_11\,
      CO(0) => \or_ln691_2_reg_4394_reg[0]_i_4_n_12\,
      DI(7 downto 1) => DI(6 downto 0),
      DI(0) => \or_ln691_2_reg_4394[0]_i_28_n_5\,
      O(7 downto 0) => \NLW_or_ln691_2_reg_4394_reg[0]_i_4_O_UNCONNECTED\(7 downto 0),
      S(7) => \or_ln691_2_reg_4394[0]_i_29_n_5\,
      S(6) => \or_ln691_2_reg_4394[0]_i_30_n_5\,
      S(5) => \or_ln691_2_reg_4394[0]_i_31_n_5\,
      S(4) => \or_ln691_2_reg_4394[0]_i_32_n_5\,
      S(3) => \or_ln691_2_reg_4394[0]_i_33_n_5\,
      S(2) => \or_ln691_2_reg_4394[0]_i_34_n_5\,
      S(1) => \or_ln691_2_reg_4394[0]_i_35_n_5\,
      S(0) => \or_ln691_2_reg_4394[0]_i_36_n_5\
    );
\or_ln691_6_reg_4401[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^int_passthruendx_reg[15]_0\(1),
      I1 => \or_ln691_2_reg_4394_reg[0]_i_4_0\(2),
      I2 => \^int_passthruendx_reg[15]_0\(0),
      I3 => \or_ln691_2_reg_4394_reg[0]_i_4_0\(1),
      O => \or_ln691_6_reg_4401[0]_i_10_n_5\
    );
\or_ln691_6_reg_4401[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => passthruEndX(1),
      I1 => \or_ln691_2_reg_4394_reg[0]_i_4_0\(0),
      O => \or_ln691_6_reg_4401[0]_i_11_n_5\
    );
\or_ln691_6_reg_4401[0]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => passthruEndX(0),
      I1 => \or_ln691_2_reg_4394_reg[0]_i_4_0\(0),
      I2 => passthruEndX(1),
      O => \or_ln691_6_reg_4401[0]_i_19_n_5\
    );
\or_ln691_6_reg_4401[0]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => passthruStartX(1),
      I1 => \or_ln691_2_reg_4394_reg[0]_i_4_0\(0),
      O => \or_ln691_6_reg_4401[0]_i_27_n_5\
    );
\or_ln691_6_reg_4401[0]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^int_passthrustartx_reg[15]_0\(13),
      I1 => \or_ln691_2_reg_4394_reg[0]_i_4_0\(14),
      I2 => \^int_passthrustartx_reg[15]_0\(12),
      I3 => \or_ln691_2_reg_4394_reg[0]_i_4_0\(13),
      O => \or_ln691_6_reg_4401[0]_i_28_n_5\
    );
\or_ln691_6_reg_4401[0]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^int_passthrustartx_reg[15]_0\(11),
      I1 => \or_ln691_2_reg_4394_reg[0]_i_4_0\(12),
      I2 => \^int_passthrustartx_reg[15]_0\(10),
      I3 => \or_ln691_2_reg_4394_reg[0]_i_4_0\(11),
      O => \or_ln691_6_reg_4401[0]_i_29_n_5\
    );
\or_ln691_6_reg_4401[0]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^int_passthrustartx_reg[15]_0\(9),
      I1 => \or_ln691_2_reg_4394_reg[0]_i_4_0\(10),
      I2 => \^int_passthrustartx_reg[15]_0\(8),
      I3 => \or_ln691_2_reg_4394_reg[0]_i_4_0\(9),
      O => \or_ln691_6_reg_4401[0]_i_30_n_5\
    );
\or_ln691_6_reg_4401[0]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^int_passthrustartx_reg[15]_0\(7),
      I1 => \or_ln691_2_reg_4394_reg[0]_i_4_0\(8),
      I2 => \^int_passthrustartx_reg[15]_0\(6),
      I3 => \or_ln691_2_reg_4394_reg[0]_i_4_0\(7),
      O => \or_ln691_6_reg_4401[0]_i_31_n_5\
    );
\or_ln691_6_reg_4401[0]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^int_passthrustartx_reg[15]_0\(5),
      I1 => \or_ln691_2_reg_4394_reg[0]_i_4_0\(6),
      I2 => \^int_passthrustartx_reg[15]_0\(4),
      I3 => \or_ln691_2_reg_4394_reg[0]_i_4_0\(5),
      O => \or_ln691_6_reg_4401[0]_i_32_n_5\
    );
\or_ln691_6_reg_4401[0]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^int_passthrustartx_reg[15]_0\(3),
      I1 => \or_ln691_2_reg_4394_reg[0]_i_4_0\(4),
      I2 => \^int_passthrustartx_reg[15]_0\(2),
      I3 => \or_ln691_2_reg_4394_reg[0]_i_4_0\(3),
      O => \or_ln691_6_reg_4401[0]_i_33_n_5\
    );
\or_ln691_6_reg_4401[0]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^int_passthrustartx_reg[15]_0\(1),
      I1 => \or_ln691_2_reg_4394_reg[0]_i_4_0\(2),
      I2 => \^int_passthrustartx_reg[15]_0\(0),
      I3 => \or_ln691_2_reg_4394_reg[0]_i_4_0\(1),
      O => \or_ln691_6_reg_4401[0]_i_34_n_5\
    );
\or_ln691_6_reg_4401[0]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => passthruStartX(0),
      I1 => passthruStartX(1),
      I2 => \or_ln691_2_reg_4394_reg[0]_i_4_0\(0),
      O => \or_ln691_6_reg_4401[0]_i_35_n_5\
    );
\or_ln691_6_reg_4401[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^int_passthruendx_reg[15]_0\(13),
      I1 => \or_ln691_2_reg_4394_reg[0]_i_4_0\(14),
      I2 => \^int_passthruendx_reg[15]_0\(12),
      I3 => \or_ln691_2_reg_4394_reg[0]_i_4_0\(13),
      O => \or_ln691_6_reg_4401[0]_i_4_n_5\
    );
\or_ln691_6_reg_4401[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^int_passthruendx_reg[15]_0\(11),
      I1 => \or_ln691_2_reg_4394_reg[0]_i_4_0\(12),
      I2 => \^int_passthruendx_reg[15]_0\(10),
      I3 => \or_ln691_2_reg_4394_reg[0]_i_4_0\(11),
      O => \or_ln691_6_reg_4401[0]_i_5_n_5\
    );
\or_ln691_6_reg_4401[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^int_passthruendx_reg[15]_0\(9),
      I1 => \or_ln691_2_reg_4394_reg[0]_i_4_0\(10),
      I2 => \^int_passthruendx_reg[15]_0\(8),
      I3 => \or_ln691_2_reg_4394_reg[0]_i_4_0\(9),
      O => \or_ln691_6_reg_4401[0]_i_6_n_5\
    );
\or_ln691_6_reg_4401[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^int_passthruendx_reg[15]_0\(7),
      I1 => \or_ln691_2_reg_4394_reg[0]_i_4_0\(8),
      I2 => \^int_passthruendx_reg[15]_0\(6),
      I3 => \or_ln691_2_reg_4394_reg[0]_i_4_0\(7),
      O => \or_ln691_6_reg_4401[0]_i_7_n_5\
    );
\or_ln691_6_reg_4401[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^int_passthruendx_reg[15]_0\(5),
      I1 => \or_ln691_2_reg_4394_reg[0]_i_4_0\(6),
      I2 => \^int_passthruendx_reg[15]_0\(4),
      I3 => \or_ln691_2_reg_4394_reg[0]_i_4_0\(5),
      O => \or_ln691_6_reg_4401[0]_i_8_n_5\
    );
\or_ln691_6_reg_4401[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^int_passthruendx_reg[15]_0\(3),
      I1 => \or_ln691_2_reg_4394_reg[0]_i_4_0\(4),
      I2 => \^int_passthruendx_reg[15]_0\(2),
      I3 => \or_ln691_2_reg_4394_reg[0]_i_4_0\(3),
      O => \or_ln691_6_reg_4401[0]_i_9_n_5\
    );
\or_ln691_6_reg_4401_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \int_passthruEndX_reg[15]_2\(0),
      CO(6) => \or_ln691_6_reg_4401_reg[0]_i_2_n_6\,
      CO(5) => \or_ln691_6_reg_4401_reg[0]_i_2_n_7\,
      CO(4) => \or_ln691_6_reg_4401_reg[0]_i_2_n_8\,
      CO(3) => \or_ln691_6_reg_4401_reg[0]_i_2_n_9\,
      CO(2) => \or_ln691_6_reg_4401_reg[0]_i_2_n_10\,
      CO(1) => \or_ln691_6_reg_4401_reg[0]_i_2_n_11\,
      CO(0) => \or_ln691_6_reg_4401_reg[0]_i_2_n_12\,
      DI(7) => \or_ln691_6_reg_4401[0]_i_4_n_5\,
      DI(6) => \or_ln691_6_reg_4401[0]_i_5_n_5\,
      DI(5) => \or_ln691_6_reg_4401[0]_i_6_n_5\,
      DI(4) => \or_ln691_6_reg_4401[0]_i_7_n_5\,
      DI(3) => \or_ln691_6_reg_4401[0]_i_8_n_5\,
      DI(2) => \or_ln691_6_reg_4401[0]_i_9_n_5\,
      DI(1) => \or_ln691_6_reg_4401[0]_i_10_n_5\,
      DI(0) => \or_ln691_6_reg_4401[0]_i_11_n_5\,
      O(7 downto 0) => \NLW_or_ln691_6_reg_4401_reg[0]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => \or_ln691_6_reg_4401_reg[0]\(6 downto 0),
      S(0) => \or_ln691_6_reg_4401[0]_i_19_n_5\
    );
\or_ln691_6_reg_4401_reg[0]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(0),
      CO(6) => \or_ln691_6_reg_4401_reg[0]_i_3_n_6\,
      CO(5) => \or_ln691_6_reg_4401_reg[0]_i_3_n_7\,
      CO(4) => \or_ln691_6_reg_4401_reg[0]_i_3_n_8\,
      CO(3) => \or_ln691_6_reg_4401_reg[0]_i_3_n_9\,
      CO(2) => \or_ln691_6_reg_4401_reg[0]_i_3_n_10\,
      CO(1) => \or_ln691_6_reg_4401_reg[0]_i_3_n_11\,
      CO(0) => \or_ln691_6_reg_4401_reg[0]_i_3_n_12\,
      DI(7 downto 1) => \or_ln691_6_reg_4401_reg[0]_0\(6 downto 0),
      DI(0) => \or_ln691_6_reg_4401[0]_i_27_n_5\,
      O(7 downto 0) => \NLW_or_ln691_6_reg_4401_reg[0]_i_3_O_UNCONNECTED\(7 downto 0),
      S(7) => \or_ln691_6_reg_4401[0]_i_28_n_5\,
      S(6) => \or_ln691_6_reg_4401[0]_i_29_n_5\,
      S(5) => \or_ln691_6_reg_4401[0]_i_30_n_5\,
      S(4) => \or_ln691_6_reg_4401[0]_i_31_n_5\,
      S(3) => \or_ln691_6_reg_4401[0]_i_32_n_5\,
      S(2) => \or_ln691_6_reg_4401[0]_i_33_n_5\,
      S(1) => \or_ln691_6_reg_4401[0]_i_34_n_5\,
      S(0) => \or_ln691_6_reg_4401[0]_i_35_n_5\
    );
\outpix_val_V_6_fu_486[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000057"
    )
        port map (
      I0 => bckgndId(4),
      I1 => bckgndId(3),
      I2 => bckgndId(2),
      I3 => bckgndId(6),
      I4 => bckgndId(7),
      I5 => bckgndId(5),
      O => \int_bckgndId_reg[4]_0\
    );
\p_reg_reg_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_zplatehorcontstart_reg[15]_0\(7),
      O => \^c\(7)
    );
\p_reg_reg_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_zplatehorcontstart_reg[15]_0\(6),
      O => \^c\(6)
    );
\p_reg_reg_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_zplatehorcontstart_reg[15]_0\(5),
      O => \^c\(5)
    );
\p_reg_reg_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_zplatehorcontstart_reg[15]_0\(4),
      O => \^c\(4)
    );
\p_reg_reg_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_zplatehorcontstart_reg[15]_0\(3),
      O => \^c\(3)
    );
\p_reg_reg_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_zplatehorcontstart_reg[15]_0\(2),
      O => \^c\(2)
    );
\p_reg_reg_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_zplatehorcontstart_reg[15]_0\(1),
      O => \^c\(1)
    );
\p_reg_reg_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_zplatehorcontstart_reg[15]_0\(0),
      O => \^c\(0)
    );
\p_reg_reg_i_18__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFBF"
    )
        port map (
      I0 => \waddr_reg_n_5_[2]\,
      I1 => s_axi_CTRL_WVALID,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => \waddr_reg_n_5_[0]\,
      I4 => \waddr_reg_n_5_[1]\,
      O => \p_reg_reg_i_18__0_n_5\
    );
\p_reg_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \p_reg_reg_i_18__0_n_5\,
      I2 => \waddr_reg_n_5_[6]\,
      I3 => \waddr_reg_n_5_[7]\,
      I4 => \waddr_reg_n_5_[5]\,
      I5 => \waddr_reg_n_5_[4]\,
      O => \^e\(0)
    );
\p_reg_reg_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_zplatehorcontstart_reg[15]_0\(15),
      O => \^c\(15)
    );
\p_reg_reg_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_zplatehorcontstart_reg[15]_0\(14),
      O => \^c\(14)
    );
\p_reg_reg_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_zplatehorcontstart_reg[15]_0\(13),
      O => \^c\(13)
    );
\p_reg_reg_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_zplatehorcontstart_reg[15]_0\(12),
      O => \^c\(12)
    );
\p_reg_reg_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_zplatehorcontstart_reg[15]_0\(11),
      O => \^c\(11)
    );
\p_reg_reg_i_7__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_zplatehorcontstart_reg[15]_0\(10),
      O => \^c\(10)
    );
\p_reg_reg_i_8__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_zplatehorcontstart_reg[15]_0\(9),
      O => \^c\(9)
    );
\p_reg_reg_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_zplatehorcontstart_reg[15]_0\(8),
      O => \^c\(8)
    );
\rSerie_V[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^int_bckgndid_reg[1]_1\,
      I1 => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_11810,
      O => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out
    );
\rSerie_V[27]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^int_bckgndid_reg[2]_0\,
      I1 => \^int_bckgndid_reg[1]_8\(1),
      I2 => icmp_ln520_reg_4037_pp0_iter12_reg,
      I3 => \^int_bckgndid_reg[1]_8\(0),
      O => \^int_bckgndid_reg[1]_1\
    );
\rampVal[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter12,
      I1 => icmp_ln520_reg_4037_pp0_iter11_reg,
      I2 => \^int_bckgndid_reg[1]_8\(1),
      I3 => bckgndId(2),
      I4 => \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[4]_i_9_n_5\,
      I5 => \^int_bckgndid_reg[1]_8\(0),
      O => ap_enable_reg_pp0_iter12_reg_0
    );
\rampVal_2_flag_1_fu_474[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => \^int_bckgndid_reg[1]_8\(0),
      I1 => \^int_bckgndid_reg[1]_8\(1),
      I2 => \^int_bckgndid_reg[2]_0\,
      I3 => icmp_ln520_reg_4037_pp0_iter12_reg,
      O => \^int_bckgndid_reg[0]_1\
    );
\rampVal_2_loc_0_fu_258[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter12,
      I1 => icmp_ln520_reg_4037_pp0_iter11_reg,
      I2 => \^int_bckgndid_reg[1]_8\(0),
      I3 => \^int_bckgndid_reg[1]_8\(1),
      I4 => \^int_bckgndid_reg[2]_0\,
      O => ap_enable_reg_pp0_iter12_reg
    );
\rampVal_3_flag_1_fu_482[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_9\,
      I1 => ap_enable_reg_pp0_iter13,
      O => ap_enable_reg_pp0_iter13_reg_0
    );
\rampVal_3_flag_1_fu_482[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^int_bckgndid_reg[0]_4\,
      I1 => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_11810,
      O => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_loc_1_out_o_ap_vld
    );
\rampVal_3_new_0_fu_306[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^int_bckgndid_reg[1]_8\(0),
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_4_n_5\,
      O => \^int_bckgndid_reg[0]_4\
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABABABAA"
    )
        port map (
      I0 => \rdata[0]_i_2_n_5\,
      I1 => \rdata[15]_i_6_n_5\,
      I2 => \rdata[0]_i_3_n_5\,
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => \rdata_reg[0]_i_4_n_5\,
      O => rdata(0)
    );
\rdata[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^int_height_reg[15]_1\(0),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \int_ier_reg_n_5_[0]\,
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^ap_start\,
      O => \rdata[0]_i_12_n_5\
    );
\rdata[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_motionspeed_reg[7]_0\(0),
      I1 => maskId(0),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => ovrlayId(0),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_bckgndid_reg[1]_8\(0),
      O => \rdata[0]_i_13_n_5\
    );
\rdata[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_zplatehorcontstart_reg[15]_0\(0),
      I1 => crossHairY(0),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^int_crosshairx_reg[15]_0\(0),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_colorformat_reg[0]_0\(0),
      O => \rdata[0]_i_14_n_5\
    );
\rdata[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_boxsize_reg[14]_0\(0),
      I1 => ZplateVerContDelta(0),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^int_zplatevercontstart_reg[15]_0\(0),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_zplatehorcontdelta_reg[15]_0\(0),
      O => \rdata[0]_i_15_n_5\
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002020300"
    )
        port map (
      I0 => \int_isr_reg_n_5_[0]\,
      I1 => s_axi_CTRL_ARADDR(0),
      I2 => s_axi_CTRL_ARADDR(1),
      I3 => int_gie_reg_n_5,
      I4 => \rdata[0]_i_5_n_5\,
      I5 => \rdata[0]_i_6_n_5\,
      O => \rdata[0]_i_2_n_5\
    );
\rdata[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A002A2AAAA02A2"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(7),
      I1 => \rdata[0]_i_7_n_5\,
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => \rdata[0]_i_8_n_5\,
      I4 => s_axi_CTRL_ARADDR(6),
      I5 => \rdata[0]_i_9_n_5\,
      O => \rdata[0]_i_3_n_5\
    );
\rdata[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(5),
      I1 => s_axi_CTRL_ARADDR(4),
      I2 => s_axi_CTRL_ARADDR(3),
      O => \rdata[0]_i_5_n_5\
    );
\rdata[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(5),
      I1 => s_axi_CTRL_ARADDR(7),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => s_axi_CTRL_ARADDR(2),
      O => \rdata[0]_i_6_n_5\
    );
\rdata[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => enableInput(0),
      I1 => \^int_boxcolorb_reg[7]_0\(0),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^int_boxcolorg_reg[7]_0\(0),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_boxcolorr_reg[7]_0\(0),
      O => \rdata[0]_i_7_n_5\
    );
\rdata[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_passthruendy_reg[15]_1\(0),
      I1 => passthruEndX(0),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^int_passthrustarty_reg[15]_1\(0),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => passthruStartX(0),
      O => \rdata[0]_i_8_n_5\
    );
\rdata[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bck_motion_en(0),
      I1 => field_id(0),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => dpYUVCoef(0),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \int_dpDynamicRange_reg_n_5_[0]\,
      O => \rdata[0]_i_9_n_5\
    );
\rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F2FF"
    )
        port map (
      I0 => \rdata_reg[10]_i_2_n_5\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[10]_i_3_n_5\,
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => \rdata[10]_i_4_n_5\,
      I5 => \rdata[15]_i_6_n_5\,
      O => rdata(10)
    );
\rdata[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E20000000000"
    )
        port map (
      I0 => field_id(10),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => bck_motion_en(10),
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => s_axi_CTRL_ARADDR(4),
      O => \rdata[10]_i_3_n_5\
    );
\rdata[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101030300030303"
    )
        port map (
      I0 => \rdata[10]_i_7_n_5\,
      I1 => s_axi_CTRL_ARADDR(7),
      I2 => \rdata[10]_i_8_n_5\,
      I3 => \rdata[10]_i_9_n_5\,
      I4 => s_axi_CTRL_ARADDR(6),
      I5 => s_axi_CTRL_ARADDR(5),
      O => \rdata[10]_i_4_n_5\
    );
\rdata[10]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => boxColorB(10),
      I1 => s_axi_CTRL_ARADDR(4),
      I2 => boxColorG(10),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => boxColorR(10),
      O => \rdata[10]_i_5_n_5\
    );
\rdata[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_passthruendy_reg[15]_1\(10),
      I1 => \^int_passthruendx_reg[15]_0\(8),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^int_passthrustarty_reg[15]_1\(10),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_passthrustartx_reg[15]_0\(8),
      O => \rdata[10]_i_6_n_5\
    );
\rdata[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_boxsize_reg[14]_0\(10),
      I1 => ZplateVerContDelta(10),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^int_zplatevercontstart_reg[15]_0\(10),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_zplatehorcontdelta_reg[15]_0\(10),
      O => \rdata[10]_i_7_n_5\
    );
\rdata[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E20000"
    )
        port map (
      I0 => \^int_height_reg[15]_1\(10),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^q\(10),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => s_axi_CTRL_ARADDR(4),
      I5 => s_axi_CTRL_ARADDR(6),
      O => \rdata[10]_i_8_n_5\
    );
\rdata[10]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^int_zplatehorcontstart_reg[15]_0\(10),
      I1 => crossHairY(10),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => \^int_crosshairx_reg[15]_0\(10),
      O => \rdata[10]_i_9_n_5\
    );
\rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F2FF"
    )
        port map (
      I0 => \rdata_reg[11]_i_2_n_5\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[11]_i_3_n_5\,
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => \rdata[11]_i_4_n_5\,
      I5 => \rdata[15]_i_6_n_5\,
      O => rdata(11)
    );
\rdata[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E20000000000"
    )
        port map (
      I0 => field_id(11),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => bck_motion_en(11),
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => s_axi_CTRL_ARADDR(4),
      O => \rdata[11]_i_3_n_5\
    );
\rdata[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101030300030303"
    )
        port map (
      I0 => \rdata[11]_i_7_n_5\,
      I1 => s_axi_CTRL_ARADDR(7),
      I2 => \rdata[11]_i_8_n_5\,
      I3 => \rdata[11]_i_9_n_5\,
      I4 => s_axi_CTRL_ARADDR(6),
      I5 => s_axi_CTRL_ARADDR(5),
      O => \rdata[11]_i_4_n_5\
    );
\rdata[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => boxColorB(11),
      I1 => s_axi_CTRL_ARADDR(4),
      I2 => boxColorG(11),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => boxColorR(11),
      O => \rdata[11]_i_5_n_5\
    );
\rdata[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_passthruendy_reg[15]_1\(11),
      I1 => \^int_passthruendx_reg[15]_0\(9),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^int_passthrustarty_reg[15]_1\(11),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_passthrustartx_reg[15]_0\(9),
      O => \rdata[11]_i_6_n_5\
    );
\rdata[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_boxsize_reg[14]_0\(11),
      I1 => ZplateVerContDelta(11),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^int_zplatevercontstart_reg[15]_0\(11),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_zplatehorcontdelta_reg[15]_0\(11),
      O => \rdata[11]_i_7_n_5\
    );
\rdata[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E20000"
    )
        port map (
      I0 => \^int_height_reg[15]_1\(11),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^q\(11),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => s_axi_CTRL_ARADDR(4),
      I5 => s_axi_CTRL_ARADDR(6),
      O => \rdata[11]_i_8_n_5\
    );
\rdata[11]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^int_zplatehorcontstart_reg[15]_0\(11),
      I1 => crossHairY(11),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => \^int_crosshairx_reg[15]_0\(11),
      O => \rdata[11]_i_9_n_5\
    );
\rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F2FF"
    )
        port map (
      I0 => \rdata_reg[12]_i_2_n_5\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[12]_i_3_n_5\,
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => \rdata[12]_i_4_n_5\,
      I5 => \rdata[15]_i_6_n_5\,
      O => rdata(12)
    );
\rdata[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E20000000000"
    )
        port map (
      I0 => field_id(12),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => bck_motion_en(12),
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => s_axi_CTRL_ARADDR(4),
      O => \rdata[12]_i_3_n_5\
    );
\rdata[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003030301010303"
    )
        port map (
      I0 => \rdata[12]_i_7_n_5\,
      I1 => s_axi_CTRL_ARADDR(7),
      I2 => \rdata[12]_i_8_n_5\,
      I3 => \rdata[12]_i_9_n_5\,
      I4 => s_axi_CTRL_ARADDR(6),
      I5 => s_axi_CTRL_ARADDR(5),
      O => \rdata[12]_i_4_n_5\
    );
\rdata[12]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => boxColorB(12),
      I1 => s_axi_CTRL_ARADDR(4),
      I2 => boxColorG(12),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => boxColorR(12),
      O => \rdata[12]_i_5_n_5\
    );
\rdata[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_passthruendy_reg[15]_1\(12),
      I1 => \^int_passthruendx_reg[15]_0\(10),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^int_passthrustarty_reg[15]_1\(12),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_passthrustartx_reg[15]_0\(10),
      O => \rdata[12]_i_6_n_5\
    );
\rdata[12]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^int_zplatehorcontstart_reg[15]_0\(12),
      I1 => crossHairY(12),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => crossHairX(12),
      O => \rdata[12]_i_7_n_5\
    );
\rdata[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E20000"
    )
        port map (
      I0 => \^int_height_reg[15]_1\(12),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^q\(12),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => s_axi_CTRL_ARADDR(4),
      I5 => s_axi_CTRL_ARADDR(6),
      O => \rdata[12]_i_8_n_5\
    );
\rdata[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_boxsize_reg[14]_0\(12),
      I1 => ZplateVerContDelta(12),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^int_zplatevercontstart_reg[15]_0\(12),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_zplatehorcontdelta_reg[15]_0\(12),
      O => \rdata[12]_i_9_n_5\
    );
\rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F2FF"
    )
        port map (
      I0 => \rdata_reg[13]_i_2_n_5\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[13]_i_3_n_5\,
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => \rdata[13]_i_4_n_5\,
      I5 => \rdata[15]_i_6_n_5\,
      O => rdata(13)
    );
\rdata[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E20000000000"
    )
        port map (
      I0 => field_id(13),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => bck_motion_en(13),
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => s_axi_CTRL_ARADDR(4),
      O => \rdata[13]_i_3_n_5\
    );
\rdata[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101030300030303"
    )
        port map (
      I0 => \rdata[13]_i_7_n_5\,
      I1 => s_axi_CTRL_ARADDR(7),
      I2 => \rdata[13]_i_8_n_5\,
      I3 => \rdata[13]_i_9_n_5\,
      I4 => s_axi_CTRL_ARADDR(6),
      I5 => s_axi_CTRL_ARADDR(5),
      O => \rdata[13]_i_4_n_5\
    );
\rdata[13]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => boxColorB(13),
      I1 => s_axi_CTRL_ARADDR(4),
      I2 => boxColorG(13),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => boxColorR(13),
      O => \rdata[13]_i_5_n_5\
    );
\rdata[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_passthruendy_reg[15]_1\(13),
      I1 => \^int_passthruendx_reg[15]_0\(11),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^int_passthrustarty_reg[15]_1\(13),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_passthrustartx_reg[15]_0\(11),
      O => \rdata[13]_i_6_n_5\
    );
\rdata[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_boxsize_reg[14]_0\(13),
      I1 => ZplateVerContDelta(13),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^int_zplatevercontstart_reg[15]_0\(13),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_zplatehorcontdelta_reg[15]_0\(13),
      O => \rdata[13]_i_7_n_5\
    );
\rdata[13]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E20000"
    )
        port map (
      I0 => \^int_height_reg[15]_1\(13),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^q\(13),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => s_axi_CTRL_ARADDR(4),
      I5 => s_axi_CTRL_ARADDR(6),
      O => \rdata[13]_i_8_n_5\
    );
\rdata[13]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^int_zplatehorcontstart_reg[15]_0\(13),
      I1 => crossHairY(13),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => crossHairX(13),
      O => \rdata[13]_i_9_n_5\
    );
\rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F2FF"
    )
        port map (
      I0 => \rdata_reg[14]_i_2_n_5\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[14]_i_3_n_5\,
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => \rdata[14]_i_4_n_5\,
      I5 => \rdata[15]_i_6_n_5\,
      O => rdata(14)
    );
\rdata[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E20000000000"
    )
        port map (
      I0 => field_id(14),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => bck_motion_en(14),
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => s_axi_CTRL_ARADDR(4),
      O => \rdata[14]_i_3_n_5\
    );
\rdata[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003030301010303"
    )
        port map (
      I0 => \rdata[14]_i_7_n_5\,
      I1 => s_axi_CTRL_ARADDR(7),
      I2 => \rdata[14]_i_8_n_5\,
      I3 => \rdata[14]_i_9_n_5\,
      I4 => s_axi_CTRL_ARADDR(6),
      I5 => s_axi_CTRL_ARADDR(5),
      O => \rdata[14]_i_4_n_5\
    );
\rdata[14]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => boxColorB(14),
      I1 => s_axi_CTRL_ARADDR(4),
      I2 => boxColorG(14),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => boxColorR(14),
      O => \rdata[14]_i_5_n_5\
    );
\rdata[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_passthruendy_reg[15]_1\(14),
      I1 => \^int_passthruendx_reg[15]_0\(12),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^int_passthrustarty_reg[15]_1\(14),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_passthrustartx_reg[15]_0\(12),
      O => \rdata[14]_i_6_n_5\
    );
\rdata[14]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^int_zplatehorcontstart_reg[15]_0\(14),
      I1 => crossHairY(14),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => crossHairX(14),
      O => \rdata[14]_i_7_n_5\
    );
\rdata[14]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E20000"
    )
        port map (
      I0 => \^int_height_reg[15]_1\(14),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^q\(14),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => s_axi_CTRL_ARADDR(4),
      I5 => s_axi_CTRL_ARADDR(6),
      O => \rdata[14]_i_8_n_5\
    );
\rdata[14]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_boxsize_reg[14]_0\(14),
      I1 => ZplateVerContDelta(14),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^int_zplatevercontstart_reg[15]_0\(14),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_zplatehorcontdelta_reg[15]_0\(14),
      O => \rdata[14]_i_9_n_5\
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_CTRL_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      O => ar_hs
    );
\rdata[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E20000"
    )
        port map (
      I0 => \^int_height_reg[15]_1\(15),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^q\(15),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => s_axi_CTRL_ARADDR(4),
      I5 => s_axi_CTRL_ARADDR(6),
      O => \rdata[15]_i_10_n_5\
    );
\rdata[15]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^int_zplatehorcontstart_reg[15]_0\(15),
      I1 => crossHairY(15),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => \^int_crosshairx_reg[15]_0\(12),
      O => \rdata[15]_i_11_n_5\
    );
\rdata[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F2FF"
    )
        port map (
      I0 => \rdata_reg[15]_i_3_n_5\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[15]_i_4_n_5\,
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => \rdata[15]_i_5_n_5\,
      I5 => \rdata[15]_i_6_n_5\,
      O => rdata(15)
    );
\rdata[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E20000000000"
    )
        port map (
      I0 => field_id(15),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => bck_motion_en(15),
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => s_axi_CTRL_ARADDR(4),
      O => \rdata[15]_i_4_n_5\
    );
\rdata[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101030300030303"
    )
        port map (
      I0 => \rdata[15]_i_9_n_5\,
      I1 => s_axi_CTRL_ARADDR(7),
      I2 => \rdata[15]_i_10_n_5\,
      I3 => \rdata[15]_i_11_n_5\,
      I4 => s_axi_CTRL_ARADDR(6),
      I5 => s_axi_CTRL_ARADDR(5),
      O => \rdata[15]_i_5_n_5\
    );
\rdata[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => s_axi_CTRL_ARADDR(1),
      I2 => s_axi_CTRL_ARADDR(0),
      O => \rdata[15]_i_6_n_5\
    );
\rdata[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => boxColorB(15),
      I1 => s_axi_CTRL_ARADDR(4),
      I2 => boxColorG(15),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => boxColorR(15),
      O => \rdata[15]_i_7_n_5\
    );
\rdata[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_passthruendy_reg[15]_1\(15),
      I1 => \^int_passthruendx_reg[15]_0\(13),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^int_passthrustarty_reg[15]_1\(15),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_passthrustartx_reg[15]_0\(13),
      O => \rdata[15]_i_8_n_5\
    );
\rdata[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => boxSize(15),
      I1 => \^int_zplatevercontdelta_reg[15]_0\(0),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^int_zplatevercontstart_reg[15]_0\(15),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_zplatehorcontdelta_reg[15]_0\(15),
      O => \rdata[15]_i_9_n_5\
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF80FF80FF8080"
    )
        port map (
      I0 => p_1_in1_in,
      I1 => \rdata[1]_i_2_n_5\,
      I2 => \rdata[5]_i_2_n_5\,
      I3 => \rdata[1]_i_3_n_5\,
      I4 => s_axi_CTRL_ARADDR(7),
      I5 => \rdata_reg[1]_i_4_n_5\,
      O => rdata(1)
    );
\rdata[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_passthruendy_reg[15]_1\(1),
      I1 => passthruEndX(1),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^int_passthrustarty_reg[15]_1\(1),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => passthruStartX(1),
      O => \rdata[1]_i_10_n_5\
    );
\rdata[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^int_height_reg[15]_1\(1),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => p_0_in6_in,
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => int_task_ap_done,
      O => \rdata[1]_i_11_n_5\
    );
\rdata[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_motionspeed_reg[7]_0\(1),
      I1 => maskId(1),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => ovrlayId(1),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_bckgndid_reg[1]_8\(1),
      O => \rdata[1]_i_12_n_5\
    );
\rdata[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_zplatehorcontstart_reg[15]_0\(1),
      I1 => crossHairY(1),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^int_crosshairx_reg[15]_0\(1),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => colorFormat(1),
      O => \rdata[1]_i_13_n_5\
    );
\rdata[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_boxsize_reg[14]_0\(1),
      I1 => ZplateVerContDelta(1),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^int_zplatevercontstart_reg[15]_0\(1),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_zplatehorcontdelta_reg[15]_0\(1),
      O => \rdata[1]_i_14_n_5\
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(0),
      I1 => s_axi_CTRL_ARADDR(1),
      O => \rdata[1]_i_2_n_5\
    );
\rdata[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBAAFBFFAAAAAAAA"
    )
        port map (
      I0 => \rdata[15]_i_6_n_5\,
      I1 => \rdata[1]_i_5_n_5\,
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => \rdata_reg[1]_i_6_n_5\,
      I5 => s_axi_CTRL_ARADDR(7),
      O => \rdata[1]_i_3_n_5\
    );
\rdata[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bck_motion_en(1),
      I1 => field_id(1),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => dpYUVCoef(1),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \int_dpDynamicRange_reg_n_5_[1]\,
      O => \rdata[1]_i_5_n_5\
    );
\rdata[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => enableInput(1),
      I1 => \^int_boxcolorb_reg[7]_0\(1),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^int_boxcolorg_reg[7]_0\(1),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_boxcolorr_reg[7]_0\(1),
      O => \rdata[1]_i_9_n_5\
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \rdata[2]_i_2_n_5\,
      I1 => \rdata[2]_i_3_n_5\,
      I2 => s_axi_CTRL_ARADDR(2),
      I3 => s_axi_CTRL_ARADDR(1),
      I4 => s_axi_CTRL_ARADDR(0),
      O => rdata(2)
    );
\rdata[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^int_height_reg[15]_1\(2),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \int_ier_reg_n_5_[2]\,
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => p_26_in(2),
      O => \rdata[2]_i_10_n_5\
    );
\rdata[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_motionspeed_reg[7]_0\(2),
      I1 => maskId(2),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => ovrlayId(2),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => bckgndId(2),
      O => \rdata[2]_i_11_n_5\
    );
\rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEECFEEFCEECCEE"
    )
        port map (
      I0 => \rdata_reg[2]_i_4_n_5\,
      I1 => s_axi_CTRL_ARADDR(7),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => \rdata[2]_i_5_n_5\,
      I5 => \rdata[2]_i_6_n_5\,
      O => \rdata[2]_i_2_n_5\
    );
\rdata[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F050F0500030F030"
    )
        port map (
      I0 => \rdata[2]_i_7_n_5\,
      I1 => \rdata[2]_i_8_n_5\,
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => \rdata[2]_i_9_n_5\,
      I5 => s_axi_CTRL_ARADDR(5),
      O => \rdata[2]_i_3_n_5\
    );
\rdata[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_boxsize_reg[14]_0\(2),
      I1 => ZplateVerContDelta(2),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^int_zplatevercontstart_reg[15]_0\(2),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_zplatehorcontdelta_reg[15]_0\(2),
      O => \rdata[2]_i_5_n_5\
    );
\rdata[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_zplatehorcontstart_reg[15]_0\(2),
      I1 => crossHairY(2),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^int_crosshairx_reg[15]_0\(2),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => colorFormat(2),
      O => \rdata[2]_i_6_n_5\
    );
\rdata[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_passthruendy_reg[15]_1\(2),
      I1 => \^int_passthruendx_reg[15]_0\(0),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^int_passthrustarty_reg[15]_1\(2),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_passthrustartx_reg[15]_0\(0),
      O => \rdata[2]_i_7_n_5\
    );
\rdata[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => enableInput(2),
      I1 => \^int_boxcolorb_reg[7]_0\(2),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^int_boxcolorg_reg[7]_0\(2),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_boxcolorr_reg[7]_0\(2),
      O => \rdata[2]_i_8_n_5\
    );
\rdata[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bck_motion_en(2),
      I1 => field_id(2),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => dpYUVCoef(2),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \int_dpDynamicRange_reg_n_5_[2]\,
      O => \rdata[2]_i_9_n_5\
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \rdata[3]_i_2_n_5\,
      I1 => \rdata[3]_i_3_n_5\,
      I2 => s_axi_CTRL_ARADDR(2),
      I3 => s_axi_CTRL_ARADDR(1),
      I4 => s_axi_CTRL_ARADDR(0),
      O => rdata(3)
    );
\rdata[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^int_height_reg[15]_1\(3),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \int_ier_reg_n_5_[3]\,
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => int_ap_ready,
      O => \rdata[3]_i_10_n_5\
    );
\rdata[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_motionspeed_reg[7]_0\(3),
      I1 => maskId(3),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => ovrlayId(3),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => bckgndId(3),
      O => \rdata[3]_i_11_n_5\
    );
\rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEECFEEFCEECCEE"
    )
        port map (
      I0 => \rdata_reg[3]_i_4_n_5\,
      I1 => s_axi_CTRL_ARADDR(7),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => \rdata[3]_i_5_n_5\,
      I5 => \rdata[3]_i_6_n_5\,
      O => \rdata[3]_i_2_n_5\
    );
\rdata[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F050F0500030F030"
    )
        port map (
      I0 => \rdata[3]_i_7_n_5\,
      I1 => \rdata[3]_i_8_n_5\,
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => \rdata[3]_i_9_n_5\,
      I5 => s_axi_CTRL_ARADDR(5),
      O => \rdata[3]_i_3_n_5\
    );
\rdata[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_boxsize_reg[14]_0\(3),
      I1 => ZplateVerContDelta(3),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^int_zplatevercontstart_reg[15]_0\(3),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_zplatehorcontdelta_reg[15]_0\(3),
      O => \rdata[3]_i_5_n_5\
    );
\rdata[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_zplatehorcontstart_reg[15]_0\(3),
      I1 => \^int_crosshairy_reg[5]_0\(0),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^int_crosshairx_reg[15]_0\(3),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => colorFormat(3),
      O => \rdata[3]_i_6_n_5\
    );
\rdata[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_passthruendy_reg[15]_1\(3),
      I1 => \^int_passthruendx_reg[15]_0\(1),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^int_passthrustarty_reg[15]_1\(3),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_passthrustartx_reg[15]_0\(1),
      O => \rdata[3]_i_7_n_5\
    );
\rdata[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => enableInput(3),
      I1 => \^int_boxcolorb_reg[7]_0\(3),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^int_boxcolorg_reg[7]_0\(3),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_boxcolorr_reg[7]_0\(3),
      O => \rdata[3]_i_8_n_5\
    );
\rdata[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bck_motion_en(3),
      I1 => field_id(3),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => dpYUVCoef(3),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \int_dpDynamicRange_reg_n_5_[3]\,
      O => \rdata[3]_i_9_n_5\
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \rdata[4]_i_2_n_5\,
      I1 => \rdata[4]_i_3_n_5\,
      I2 => s_axi_CTRL_ARADDR(2),
      I3 => s_axi_CTRL_ARADDR(1),
      I4 => s_axi_CTRL_ARADDR(0),
      O => rdata(4)
    );
\rdata[4]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^int_height_reg[15]_1\(4),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => \int_ier_reg_n_5_[4]\,
      O => \rdata[4]_i_10_n_5\
    );
\rdata[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_motionspeed_reg[7]_0\(4),
      I1 => maskId(4),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => ovrlayId(4),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => bckgndId(4),
      O => \rdata[4]_i_11_n_5\
    );
\rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEECFEEFCEECCEE"
    )
        port map (
      I0 => \rdata_reg[4]_i_4_n_5\,
      I1 => s_axi_CTRL_ARADDR(7),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => \rdata[4]_i_5_n_5\,
      I5 => \rdata[4]_i_6_n_5\,
      O => \rdata[4]_i_2_n_5\
    );
\rdata[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A002A2AAAA02A2"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(7),
      I1 => \rdata[4]_i_7_n_5\,
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => \rdata[4]_i_8_n_5\,
      I4 => s_axi_CTRL_ARADDR(6),
      I5 => \rdata[4]_i_9_n_5\,
      O => \rdata[4]_i_3_n_5\
    );
\rdata[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_boxsize_reg[14]_0\(4),
      I1 => ZplateVerContDelta(4),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^int_zplatevercontstart_reg[15]_0\(4),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_zplatehorcontdelta_reg[15]_0\(4),
      O => \rdata[4]_i_5_n_5\
    );
\rdata[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_zplatehorcontstart_reg[15]_0\(4),
      I1 => \^int_crosshairy_reg[5]_0\(1),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^int_crosshairx_reg[15]_0\(4),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => colorFormat(4),
      O => \rdata[4]_i_6_n_5\
    );
\rdata[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => enableInput(4),
      I1 => \^int_boxcolorb_reg[7]_0\(4),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^int_boxcolorg_reg[7]_0\(4),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_boxcolorr_reg[7]_0\(4),
      O => \rdata[4]_i_7_n_5\
    );
\rdata[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_passthruendy_reg[15]_1\(4),
      I1 => \^int_passthruendx_reg[15]_0\(2),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^int_passthrustarty_reg[15]_1\(4),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_passthrustartx_reg[15]_0\(2),
      O => \rdata[4]_i_8_n_5\
    );
\rdata[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bck_motion_en(4),
      I1 => field_id(4),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => dpYUVCoef(4),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \int_dpDynamicRange_reg_n_5_[4]\,
      O => \rdata[4]_i_9_n_5\
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200FFFF02000200"
    )
        port map (
      I0 => \int_isr_reg_n_5_[5]\,
      I1 => s_axi_CTRL_ARADDR(1),
      I2 => s_axi_CTRL_ARADDR(0),
      I3 => \rdata[5]_i_2_n_5\,
      I4 => \rdata[5]_i_3_n_5\,
      I5 => \rdata[5]_i_4_n_5\,
      O => rdata(5)
    );
\rdata[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => enableInput(5),
      I1 => \^int_boxcolorb_reg[7]_0\(5),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^int_boxcolorg_reg[7]_0\(5),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_boxcolorr_reg[7]_0\(5),
      O => \rdata[5]_i_10_n_5\
    );
\rdata[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_passthruendy_reg[15]_1\(5),
      I1 => \^int_passthruendx_reg[15]_0\(3),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^int_passthrustarty_reg[15]_1\(5),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_passthrustartx_reg[15]_0\(3),
      O => \rdata[5]_i_11_n_5\
    );
\rdata[5]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^int_height_reg[15]_1\(5),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => p_0_in,
      O => \rdata[5]_i_12_n_5\
    );
\rdata[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_motionspeed_reg[7]_0\(5),
      I1 => maskId(5),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => ovrlayId(5),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => bckgndId(5),
      O => \rdata[5]_i_13_n_5\
    );
\rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(3),
      I1 => s_axi_CTRL_ARADDR(2),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(7),
      I5 => s_axi_CTRL_ARADDR(5),
      O => \rdata[5]_i_2_n_5\
    );
\rdata[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBAAFBFFAAAAAAAA"
    )
        port map (
      I0 => \rdata[15]_i_6_n_5\,
      I1 => \rdata[5]_i_5_n_5\,
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => \rdata_reg[5]_i_6_n_5\,
      I5 => s_axi_CTRL_ARADDR(7),
      O => \rdata[5]_i_3_n_5\
    );
\rdata[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEFCEECFEECCEE"
    )
        port map (
      I0 => \rdata_reg[5]_i_7_n_5\,
      I1 => s_axi_CTRL_ARADDR(7),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => \rdata[5]_i_8_n_5\,
      I5 => \rdata[5]_i_9_n_5\,
      O => \rdata[5]_i_4_n_5\
    );
\rdata[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bck_motion_en(5),
      I1 => field_id(5),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => dpYUVCoef(5),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \int_dpDynamicRange_reg_n_5_[5]\,
      O => \rdata[5]_i_5_n_5\
    );
\rdata[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_zplatehorcontstart_reg[15]_0\(5),
      I1 => \^int_crosshairy_reg[5]_0\(2),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^int_crosshairx_reg[15]_0\(5),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => colorFormat(5),
      O => \rdata[5]_i_8_n_5\
    );
\rdata[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_boxsize_reg[14]_0\(5),
      I1 => ZplateVerContDelta(5),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^int_zplatevercontstart_reg[15]_0\(5),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_zplatehorcontdelta_reg[15]_0\(5),
      O => \rdata[5]_i_9_n_5\
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \rdata[6]_i_2_n_5\,
      I1 => \rdata[6]_i_3_n_5\,
      I2 => s_axi_CTRL_ARADDR(2),
      I3 => s_axi_CTRL_ARADDR(1),
      I4 => s_axi_CTRL_ARADDR(0),
      O => rdata(6)
    );
\rdata[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_motionspeed_reg[7]_0\(6),
      I1 => maskId(6),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => ovrlayId(6),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => bckgndId(6),
      O => \rdata[6]_i_10_n_5\
    );
\rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEECFEEFCEECCEE"
    )
        port map (
      I0 => \rdata[6]_i_4_n_5\,
      I1 => s_axi_CTRL_ARADDR(7),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => \rdata[6]_i_5_n_5\,
      I5 => \rdata[6]_i_6_n_5\,
      O => \rdata[6]_i_2_n_5\
    );
\rdata[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F050F0500030F030"
    )
        port map (
      I0 => \rdata[6]_i_7_n_5\,
      I1 => \rdata[6]_i_8_n_5\,
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => \rdata[6]_i_9_n_5\,
      I5 => s_axi_CTRL_ARADDR(5),
      O => \rdata[6]_i_3_n_5\
    );
\rdata[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \rdata[6]_i_10_n_5\,
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => \^int_height_reg[15]_1\(6),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => \^q\(6),
      I5 => s_axi_CTRL_ARADDR(4),
      O => \rdata[6]_i_4_n_5\
    );
\rdata[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_boxsize_reg[14]_0\(6),
      I1 => ZplateVerContDelta(6),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^int_zplatevercontstart_reg[15]_0\(6),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_zplatehorcontdelta_reg[15]_0\(6),
      O => \rdata[6]_i_5_n_5\
    );
\rdata[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_zplatehorcontstart_reg[15]_0\(6),
      I1 => crossHairY(6),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^int_crosshairx_reg[15]_0\(6),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => colorFormat(6),
      O => \rdata[6]_i_6_n_5\
    );
\rdata[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_passthruendy_reg[15]_1\(6),
      I1 => \^int_passthruendx_reg[15]_0\(4),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^int_passthrustarty_reg[15]_1\(6),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_passthrustartx_reg[15]_0\(4),
      O => \rdata[6]_i_7_n_5\
    );
\rdata[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => enableInput(6),
      I1 => \^int_boxcolorb_reg[7]_0\(6),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^int_boxcolorg_reg[7]_0\(6),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_boxcolorr_reg[7]_0\(6),
      O => \rdata[6]_i_8_n_5\
    );
\rdata[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bck_motion_en(6),
      I1 => field_id(6),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => dpYUVCoef(6),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \int_dpDynamicRange_reg_n_5_[6]\,
      O => \rdata[6]_i_9_n_5\
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \rdata[7]_i_2_n_5\,
      I1 => \rdata[7]_i_3_n_5\,
      I2 => s_axi_CTRL_ARADDR(2),
      I3 => s_axi_CTRL_ARADDR(1),
      I4 => s_axi_CTRL_ARADDR(0),
      O => rdata(7)
    );
\rdata[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^int_height_reg[15]_1\(7),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => p_26_in(7),
      I4 => s_axi_CTRL_ARADDR(3),
      O => \rdata[7]_i_10_n_5\
    );
\rdata[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_motionspeed_reg[7]_0\(7),
      I1 => maskId(7),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => ovrlayId(7),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => bckgndId(7),
      O => \rdata[7]_i_11_n_5\
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCAFAFFFFCA0A"
    )
        port map (
      I0 => \rdata_reg[7]_i_4_n_5\,
      I1 => \rdata[7]_i_5_n_5\,
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => s_axi_CTRL_ARADDR(7),
      I5 => \rdata[7]_i_6_n_5\,
      O => \rdata[7]_i_2_n_5\
    );
\rdata[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F050F0500030F030"
    )
        port map (
      I0 => \rdata[7]_i_7_n_5\,
      I1 => \rdata[7]_i_8_n_5\,
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => \rdata[7]_i_9_n_5\,
      I5 => s_axi_CTRL_ARADDR(5),
      O => \rdata[7]_i_3_n_5\
    );
\rdata[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_boxsize_reg[14]_0\(7),
      I1 => ZplateVerContDelta(7),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^int_zplatevercontstart_reg[15]_0\(7),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_zplatehorcontdelta_reg[15]_0\(7),
      O => \rdata[7]_i_5_n_5\
    );
\rdata[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_zplatehorcontstart_reg[15]_0\(7),
      I1 => crossHairY(7),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^int_crosshairx_reg[15]_0\(7),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => colorFormat(7),
      O => \rdata[7]_i_6_n_5\
    );
\rdata[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_passthruendy_reg[15]_1\(7),
      I1 => \^int_passthruendx_reg[15]_0\(5),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^int_passthrustarty_reg[15]_1\(7),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_passthrustartx_reg[15]_0\(5),
      O => \rdata[7]_i_7_n_5\
    );
\rdata[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => enableInput(7),
      I1 => \^int_boxcolorb_reg[7]_0\(7),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^int_boxcolorg_reg[7]_0\(7),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_boxcolorr_reg[7]_0\(7),
      O => \rdata[7]_i_8_n_5\
    );
\rdata[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bck_motion_en(7),
      I1 => field_id(7),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => dpYUVCoef(7),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \int_dpDynamicRange_reg_n_5_[7]\,
      O => \rdata[7]_i_9_n_5\
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000BBFB"
    )
        port map (
      I0 => \rdata[8]_i_2_n_5\,
      I1 => s_axi_CTRL_ARADDR(7),
      I2 => \rdata_reg[8]_i_3_n_5\,
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => \rdata[8]_i_4_n_5\,
      I5 => \rdata[15]_i_6_n_5\,
      O => rdata(8)
    );
\rdata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E20000000000"
    )
        port map (
      I0 => field_id(8),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => bck_motion_en(8),
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => s_axi_CTRL_ARADDR(4),
      O => \rdata[8]_i_2_n_5\
    );
\rdata[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003030301010303"
    )
        port map (
      I0 => \rdata[8]_i_7_n_5\,
      I1 => s_axi_CTRL_ARADDR(7),
      I2 => \rdata[8]_i_8_n_5\,
      I3 => \rdata[8]_i_9_n_5\,
      I4 => s_axi_CTRL_ARADDR(6),
      I5 => s_axi_CTRL_ARADDR(5),
      O => \rdata[8]_i_4_n_5\
    );
\rdata[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => boxColorB(8),
      I1 => s_axi_CTRL_ARADDR(4),
      I2 => boxColorG(8),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => boxColorR(8),
      O => \rdata[8]_i_5_n_5\
    );
\rdata[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_passthruendy_reg[15]_1\(8),
      I1 => \^int_passthruendx_reg[15]_0\(6),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^int_passthrustarty_reg[15]_1\(8),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_passthrustartx_reg[15]_0\(6),
      O => \rdata[8]_i_6_n_5\
    );
\rdata[8]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^int_zplatehorcontstart_reg[15]_0\(8),
      I1 => crossHairY(8),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => \^int_crosshairx_reg[15]_0\(8),
      O => \rdata[8]_i_7_n_5\
    );
\rdata[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E20000"
    )
        port map (
      I0 => \^int_height_reg[15]_1\(8),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^q\(8),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => s_axi_CTRL_ARADDR(4),
      I5 => s_axi_CTRL_ARADDR(6),
      O => \rdata[8]_i_8_n_5\
    );
\rdata[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_boxsize_reg[14]_0\(8),
      I1 => ZplateVerContDelta(8),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^int_zplatevercontstart_reg[15]_0\(8),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_zplatehorcontdelta_reg[15]_0\(8),
      O => \rdata[8]_i_9_n_5\
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F2FF"
    )
        port map (
      I0 => \rdata_reg[9]_i_2_n_5\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[9]_i_3_n_5\,
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => \rdata[9]_i_4_n_5\,
      I5 => \rdata[15]_i_6_n_5\,
      O => rdata(9)
    );
\rdata[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E20000000000"
    )
        port map (
      I0 => field_id(9),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => bck_motion_en(9),
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => s_axi_CTRL_ARADDR(4),
      O => \rdata[9]_i_3_n_5\
    );
\rdata[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101030300030303"
    )
        port map (
      I0 => \rdata[9]_i_7_n_5\,
      I1 => s_axi_CTRL_ARADDR(7),
      I2 => \rdata[9]_i_8_n_5\,
      I3 => \rdata[9]_i_9_n_5\,
      I4 => s_axi_CTRL_ARADDR(6),
      I5 => s_axi_CTRL_ARADDR(5),
      O => \rdata[9]_i_4_n_5\
    );
\rdata[9]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => boxColorB(9),
      I1 => s_axi_CTRL_ARADDR(4),
      I2 => boxColorG(9),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => boxColorR(9),
      O => \rdata[9]_i_5_n_5\
    );
\rdata[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_passthruendy_reg[15]_1\(9),
      I1 => \^int_passthruendx_reg[15]_0\(7),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^int_passthrustarty_reg[15]_1\(9),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_passthrustartx_reg[15]_0\(7),
      O => \rdata[9]_i_6_n_5\
    );
\rdata[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_boxsize_reg[14]_0\(9),
      I1 => ZplateVerContDelta(9),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^int_zplatevercontstart_reg[15]_0\(9),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_zplatehorcontdelta_reg[15]_0\(9),
      O => \rdata[9]_i_7_n_5\
    );
\rdata[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E20000"
    )
        port map (
      I0 => \^int_height_reg[15]_1\(9),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^q\(9),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => s_axi_CTRL_ARADDR(4),
      I5 => s_axi_CTRL_ARADDR(6),
      O => \rdata[9]_i_8_n_5\
    );
\rdata[9]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^int_zplatehorcontstart_reg[15]_0\(9),
      I1 => crossHairY(9),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => \^int_crosshairx_reg[15]_0\(9),
      O => \rdata[9]_i_9_n_5\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(0),
      Q => s_axi_CTRL_RDATA(0),
      R => '0'
    );
\rdata_reg[0]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[0]_i_12_n_5\,
      I1 => \rdata[0]_i_13_n_5\,
      O => \rdata_reg[0]_i_10_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[0]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[0]_i_14_n_5\,
      I1 => \rdata[0]_i_15_n_5\,
      O => \rdata_reg[0]_i_11_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[0]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rdata_reg[0]_i_10_n_5\,
      I1 => \rdata_reg[0]_i_11_n_5\,
      O => \rdata_reg[0]_i_4_n_5\,
      S => s_axi_CTRL_ARADDR(6)
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(10),
      Q => s_axi_CTRL_RDATA(10),
      R => '0'
    );
\rdata_reg[10]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[10]_i_5_n_5\,
      I1 => \rdata[10]_i_6_n_5\,
      O => \rdata_reg[10]_i_2_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(11),
      Q => s_axi_CTRL_RDATA(11),
      R => '0'
    );
\rdata_reg[11]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[11]_i_5_n_5\,
      I1 => \rdata[11]_i_6_n_5\,
      O => \rdata_reg[11]_i_2_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(12),
      Q => s_axi_CTRL_RDATA(12),
      R => '0'
    );
\rdata_reg[12]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[12]_i_5_n_5\,
      I1 => \rdata[12]_i_6_n_5\,
      O => \rdata_reg[12]_i_2_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(13),
      Q => s_axi_CTRL_RDATA(13),
      R => '0'
    );
\rdata_reg[13]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[13]_i_5_n_5\,
      I1 => \rdata[13]_i_6_n_5\,
      O => \rdata_reg[13]_i_2_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(14),
      Q => s_axi_CTRL_RDATA(14),
      R => '0'
    );
\rdata_reg[14]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[14]_i_5_n_5\,
      I1 => \rdata[14]_i_6_n_5\,
      O => \rdata_reg[14]_i_2_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(15),
      Q => s_axi_CTRL_RDATA(15),
      R => '0'
    );
\rdata_reg[15]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[15]_i_7_n_5\,
      I1 => \rdata[15]_i_8_n_5\,
      O => \rdata_reg[15]_i_3_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(1),
      Q => s_axi_CTRL_RDATA(1),
      R => '0'
    );
\rdata_reg[1]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rdata_reg[1]_i_7_n_5\,
      I1 => \rdata_reg[1]_i_8_n_5\,
      O => \rdata_reg[1]_i_4_n_5\,
      S => s_axi_CTRL_ARADDR(6)
    );
\rdata_reg[1]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[1]_i_9_n_5\,
      I1 => \rdata[1]_i_10_n_5\,
      O => \rdata_reg[1]_i_6_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[1]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[1]_i_11_n_5\,
      I1 => \rdata[1]_i_12_n_5\,
      O => \rdata_reg[1]_i_7_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[1]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[1]_i_13_n_5\,
      I1 => \rdata[1]_i_14_n_5\,
      O => \rdata_reg[1]_i_8_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(2),
      Q => s_axi_CTRL_RDATA(2),
      R => '0'
    );
\rdata_reg[2]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[2]_i_10_n_5\,
      I1 => \rdata[2]_i_11_n_5\,
      O => \rdata_reg[2]_i_4_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(3),
      Q => s_axi_CTRL_RDATA(3),
      R => '0'
    );
\rdata_reg[3]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[3]_i_10_n_5\,
      I1 => \rdata[3]_i_11_n_5\,
      O => \rdata_reg[3]_i_4_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(4),
      Q => s_axi_CTRL_RDATA(4),
      R => '0'
    );
\rdata_reg[4]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[4]_i_10_n_5\,
      I1 => \rdata[4]_i_11_n_5\,
      O => \rdata_reg[4]_i_4_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(5),
      Q => s_axi_CTRL_RDATA(5),
      R => '0'
    );
\rdata_reg[5]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[5]_i_10_n_5\,
      I1 => \rdata[5]_i_11_n_5\,
      O => \rdata_reg[5]_i_6_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[5]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[5]_i_12_n_5\,
      I1 => \rdata[5]_i_13_n_5\,
      O => \rdata_reg[5]_i_7_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(6),
      Q => s_axi_CTRL_RDATA(6),
      R => '0'
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(7),
      Q => s_axi_CTRL_RDATA(7),
      R => '0'
    );
\rdata_reg[7]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[7]_i_10_n_5\,
      I1 => \rdata[7]_i_11_n_5\,
      O => \rdata_reg[7]_i_4_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(8),
      Q => s_axi_CTRL_RDATA(8),
      R => '0'
    );
\rdata_reg[8]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[8]_i_5_n_5\,
      I1 => \rdata[8]_i_6_n_5\,
      O => \rdata_reg[8]_i_3_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(9),
      Q => s_axi_CTRL_RDATA(9),
      R => '0'
    );
\rdata_reg[9]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[9]_i_5_n_5\,
      I1 => \rdata[9]_i_6_n_5\,
      O => \rdata_reg[9]_i_2_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\select_ln1929_reg_426[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22F0"
    )
        port map (
      I0 => \^int_colorformat_reg[7]_0\,
      I1 => \^int_colorformat_reg[0]_0\(0),
      I2 => \select_ln1929_reg_426_reg[6]\,
      I3 => \select_ln1929_reg_426_reg[6]_0\(0),
      O => \int_colorFormat_reg[0]_2\
    );
\sub_ln229_1_reg_4138[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_barWidth\(1),
      I1 => \sub_ln229_1_reg_4138_reg[10]\(1),
      I2 => \^int_width_reg[10]_1\(0),
      I3 => \sub_ln229_1_reg_4138_reg[10]\(2),
      O => \sub_ln229_1_reg_4138[0]_i_10_n_5\
    );
\sub_ln229_1_reg_4138[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \sub_ln229_1_reg_4138[7]_i_24_n_5\,
      I1 => \sub_ln229_1_reg_4138_reg[10]\(0),
      I2 => \grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_barWidth\(1),
      I3 => \sub_ln229_1_reg_4138_reg[10]\(1),
      O => \sub_ln229_1_reg_4138[0]_i_11_n_5\
    );
\sub_ln229_1_reg_4138[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5556AAA9"
    )
        port map (
      I0 => \sub_ln229_1_reg_4138_reg[10]\(0),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(3),
      O => \sub_ln229_1_reg_4138[0]_i_12_n_5\
    );
\sub_ln229_1_reg_4138[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA95556"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \sub_ln229_1_reg_4138_reg[10]\(0),
      O => \sub_ln229_1_reg_4138[0]_i_4_n_5\
    );
\sub_ln229_1_reg_4138[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^int_width_reg[10]_1\(2),
      I1 => \sub_ln229_1_reg_4138_reg[10]\(6),
      I2 => \^int_width_reg[10]_1\(3),
      I3 => \sub_ln229_1_reg_4138_reg[10]\(7),
      O => \sub_ln229_1_reg_4138[0]_i_5_n_5\
    );
\sub_ln229_1_reg_4138[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^int_width_reg[10]_1\(1),
      I1 => \sub_ln229_1_reg_4138_reg[10]\(5),
      I2 => \^int_width_reg[10]_1\(2),
      I3 => \sub_ln229_1_reg_4138_reg[10]\(6),
      O => \sub_ln229_1_reg_4138[0]_i_6_n_5\
    );
\sub_ln229_1_reg_4138[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9CC6C6C663393939"
    )
        port map (
      I0 => \sub_ln229_1_reg_4138_reg[10]\(4),
      I1 => \^q\(8),
      I2 => \^q\(7),
      I3 => \sub_ln229_1_reg_4138[7]_i_20_n_5\,
      I4 => \^q\(6),
      I5 => \sub_ln229_1_reg_4138_reg[10]\(5),
      O => \sub_ln229_1_reg_4138[0]_i_7_n_5\
    );
\sub_ln229_1_reg_4138[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9CC66339"
    )
        port map (
      I0 => \sub_ln229_1_reg_4138_reg[10]\(3),
      I1 => \^q\(7),
      I2 => \^q\(6),
      I3 => \sub_ln229_1_reg_4138[7]_i_20_n_5\,
      I4 => \sub_ln229_1_reg_4138_reg[10]\(4),
      O => \sub_ln229_1_reg_4138[0]_i_8_n_5\
    );
\sub_ln229_1_reg_4138[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9CC66339"
    )
        port map (
      I0 => \sub_ln229_1_reg_4138_reg[10]\(2),
      I1 => \^q\(6),
      I2 => \^q\(5),
      I3 => \sub_ln229_1_reg_4138[7]_i_22_n_5\,
      I4 => \sub_ln229_1_reg_4138_reg[10]\(3),
      O => \sub_ln229_1_reg_4138[0]_i_9_n_5\
    );
\sub_ln229_1_reg_4138[10]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(6),
      I2 => \sub_ln229_1_reg_4138[7]_i_20_n_5\,
      I3 => \^q\(7),
      I4 => \^q\(9),
      O => \sub_ln229_1_reg_4138[10]_i_10_n_5\
    );
\sub_ln229_1_reg_4138[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(11),
      I1 => \sub_ln229_1_reg_4138[10]_i_8_n_5\,
      I2 => \sub_ln229_1_reg_4138_reg[10]\(8),
      O => \sub_ln229_1_reg_4138[10]_i_3_n_5\
    );
\sub_ln229_1_reg_4138[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9CCCC66663333999"
    )
        port map (
      I0 => \sub_ln229_1_reg_4138_reg[10]\(9),
      I1 => \^q\(13),
      I2 => \sub_ln229_1_reg_4138[10]_i_8_n_5\,
      I3 => \^q\(11),
      I4 => \^q\(12),
      I5 => \sub_ln229_1_reg_4138_reg[10]\(10),
      O => \sub_ln229_1_reg_4138[10]_i_5_n_5\
    );
\sub_ln229_1_reg_4138[10]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9CC66339"
    )
        port map (
      I0 => \sub_ln229_1_reg_4138_reg[10]\(8),
      I1 => \^q\(12),
      I2 => \^q\(11),
      I3 => \sub_ln229_1_reg_4138[10]_i_8_n_5\,
      I4 => \sub_ln229_1_reg_4138_reg[10]\(9),
      O => \sub_ln229_1_reg_4138[10]_i_6_n_5\
    );
\sub_ln229_1_reg_4138[10]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9CC66339"
    )
        port map (
      I0 => \sub_ln229_1_reg_4138_reg[10]\(7),
      I1 => \^q\(11),
      I2 => \sub_ln229_1_reg_4138[10]_i_10_n_5\,
      I3 => \^q\(10),
      I4 => \sub_ln229_1_reg_4138_reg[10]\(8),
      O => \sub_ln229_1_reg_4138[10]_i_7_n_5\
    );
\sub_ln229_1_reg_4138[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(9),
      I2 => \^q\(7),
      I3 => \sub_ln229_1_reg_4138[7]_i_20_n_5\,
      I4 => \^q\(6),
      I5 => \^q\(8),
      O => \sub_ln229_1_reg_4138[10]_i_8_n_5\
    );
\sub_ln229_1_reg_4138[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(9),
      I2 => \^q\(7),
      I3 => \sub_ln229_1_reg_4138[7]_i_20_n_5\,
      I4 => \^q\(6),
      I5 => \^q\(8),
      O => \^int_width_reg[10]_1\(3)
    );
\sub_ln229_1_reg_4138[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^int_width_reg[10]_1\(2),
      I1 => \sub_ln229_1_reg_4138_reg[10]\(6),
      I2 => \^int_width_reg[10]_1\(3),
      I3 => \sub_ln229_1_reg_4138_reg[10]\(7),
      O => \sub_ln229_1_reg_4138[7]_i_10_n_5\
    );
\sub_ln229_1_reg_4138[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^int_width_reg[10]_1\(1),
      I1 => \sub_ln229_1_reg_4138_reg[10]\(5),
      I2 => \^int_width_reg[10]_1\(2),
      I3 => \sub_ln229_1_reg_4138_reg[10]\(6),
      O => \sub_ln229_1_reg_4138[7]_i_11_n_5\
    );
\sub_ln229_1_reg_4138[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9CC6C6C663393939"
    )
        port map (
      I0 => \sub_ln229_1_reg_4138_reg[10]\(4),
      I1 => \^q\(8),
      I2 => \^q\(7),
      I3 => \sub_ln229_1_reg_4138[7]_i_20_n_5\,
      I4 => \^q\(6),
      I5 => \sub_ln229_1_reg_4138_reg[10]\(5),
      O => \sub_ln229_1_reg_4138[7]_i_12_n_5\
    );
\sub_ln229_1_reg_4138[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9CC66339"
    )
        port map (
      I0 => \sub_ln229_1_reg_4138_reg[10]\(3),
      I1 => \^q\(7),
      I2 => \^q\(6),
      I3 => \sub_ln229_1_reg_4138[7]_i_20_n_5\,
      I4 => \sub_ln229_1_reg_4138_reg[10]\(4),
      O => \sub_ln229_1_reg_4138[7]_i_13_n_5\
    );
\sub_ln229_1_reg_4138[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9CC66339"
    )
        port map (
      I0 => \sub_ln229_1_reg_4138_reg[10]\(2),
      I1 => \^q\(6),
      I2 => \^q\(5),
      I3 => \sub_ln229_1_reg_4138[7]_i_22_n_5\,
      I4 => \sub_ln229_1_reg_4138_reg[10]\(3),
      O => \sub_ln229_1_reg_4138[7]_i_14_n_5\
    );
\sub_ln229_1_reg_4138[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_barWidth\(1),
      I1 => \sub_ln229_1_reg_4138_reg[10]\(1),
      I2 => \^int_width_reg[10]_1\(0),
      I3 => \sub_ln229_1_reg_4138_reg[10]\(2),
      O => \sub_ln229_1_reg_4138[7]_i_15_n_5\
    );
\sub_ln229_1_reg_4138[7]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \sub_ln229_1_reg_4138[7]_i_24_n_5\,
      I1 => \sub_ln229_1_reg_4138_reg[10]\(0),
      I2 => \grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_barWidth\(1),
      I3 => \sub_ln229_1_reg_4138_reg[10]\(1),
      O => \sub_ln229_1_reg_4138[7]_i_16_n_5\
    );
\sub_ln229_1_reg_4138[7]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5556AAA9"
    )
        port map (
      I0 => \sub_ln229_1_reg_4138_reg[10]\(0),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(3),
      O => \sub_ln229_1_reg_4138[7]_i_17_n_5\
    );
\sub_ln229_1_reg_4138[7]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(8),
      I2 => \^q\(6),
      I3 => \sub_ln229_1_reg_4138[7]_i_20_n_5\,
      I4 => \^q\(7),
      O => \^int_width_reg[10]_1\(2)
    );
\sub_ln229_1_reg_4138[7]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(7),
      I2 => \sub_ln229_1_reg_4138[7]_i_20_n_5\,
      I3 => \^q\(6),
      O => \^int_width_reg[10]_1\(1)
    );
\sub_ln229_1_reg_4138[7]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8000000000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \sub_ln229_1_reg_4138[7]_i_20_n_5\
    );
\sub_ln229_1_reg_4138[7]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666AAAAAAAAA"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(0),
      I5 => \^q\(4),
      O => \^int_width_reg[10]_1\(0)
    );
\sub_ln229_1_reg_4138[7]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(3),
      O => \sub_ln229_1_reg_4138[7]_i_22_n_5\
    );
\sub_ln229_1_reg_4138[7]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5556AAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(3),
      O => \grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_barWidth\(1)
    );
\sub_ln229_1_reg_4138[7]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(0),
      O => \sub_ln229_1_reg_4138[7]_i_24_n_5\
    );
\sub_ln229_1_reg_4138[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9500"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \sub_ln229_1_reg_4138[7]_i_20_n_5\,
      I3 => \sub_ln229_1_reg_4138_reg[10]\(4),
      O => \sub_ln229_1_reg_4138[7]_i_4_n_5\
    );
\sub_ln229_1_reg_4138[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(6),
      I1 => \sub_ln229_1_reg_4138[7]_i_20_n_5\,
      I2 => \sub_ln229_1_reg_4138_reg[10]\(3),
      O => \sub_ln229_1_reg_4138[7]_i_5_n_5\
    );
\sub_ln229_1_reg_4138[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888802222222A"
    )
        port map (
      I0 => \sub_ln229_1_reg_4138_reg[10]\(1),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(0),
      I5 => \^q\(4),
      O => \sub_ln229_1_reg_4138[7]_i_7_n_5\
    );
\sub_ln229_1_reg_4138[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEAAAB"
    )
        port map (
      I0 => \sub_ln229_1_reg_4138_reg[10]\(0),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(3),
      O => \sub_ln229_1_reg_4138[7]_i_8_n_5\
    );
\sub_ln229_1_reg_4138[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA95556"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \sub_ln229_1_reg_4138_reg[10]\(0),
      O => \sub_ln229_1_reg_4138[7]_i_9_n_5\
    );
\sub_ln229_1_reg_4138_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \sub_ln229_1_reg_4138_reg[0]_i_1_n_5\,
      CO(6) => \sub_ln229_1_reg_4138_reg[0]_i_1_n_6\,
      CO(5) => \sub_ln229_1_reg_4138_reg[0]_i_1_n_7\,
      CO(4) => \sub_ln229_1_reg_4138_reg[0]_i_1_n_8\,
      CO(3) => \sub_ln229_1_reg_4138_reg[0]_i_1_n_9\,
      CO(2) => \sub_ln229_1_reg_4138_reg[0]_i_1_n_10\,
      CO(1) => \sub_ln229_1_reg_4138_reg[0]_i_1_n_11\,
      CO(0) => \sub_ln229_1_reg_4138_reg[0]_i_1_n_12\,
      DI(7 downto 6) => \sub_ln229_1_reg_4138_reg[0]\(2 downto 1),
      DI(5) => \sub_ln229_1_reg_4138[7]_i_4_n_5\,
      DI(4) => \sub_ln229_1_reg_4138[7]_i_5_n_5\,
      DI(3) => \sub_ln229_1_reg_4138_reg[0]\(0),
      DI(2) => \sub_ln229_1_reg_4138[7]_i_7_n_5\,
      DI(1) => \sub_ln229_1_reg_4138[7]_i_8_n_5\,
      DI(0) => \sub_ln229_1_reg_4138[0]_i_4_n_5\,
      O(7 downto 1) => \NLW_sub_ln229_1_reg_4138_reg[0]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => \int_width_reg[11]_1\(0),
      S(7) => \sub_ln229_1_reg_4138[0]_i_5_n_5\,
      S(6) => \sub_ln229_1_reg_4138[0]_i_6_n_5\,
      S(5) => \sub_ln229_1_reg_4138[0]_i_7_n_5\,
      S(4) => \sub_ln229_1_reg_4138[0]_i_8_n_5\,
      S(3) => \sub_ln229_1_reg_4138[0]_i_9_n_5\,
      S(2) => \sub_ln229_1_reg_4138[0]_i_10_n_5\,
      S(1) => \sub_ln229_1_reg_4138[0]_i_11_n_5\,
      S(0) => \sub_ln229_1_reg_4138[0]_i_12_n_5\
    );
\sub_ln229_1_reg_4138_reg[10]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \sub_ln229_1_reg_4138_reg[7]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_sub_ln229_1_reg_4138_reg[10]_i_2_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \sub_ln229_1_reg_4138_reg[10]_i_2_n_11\,
      CO(0) => \sub_ln229_1_reg_4138_reg[10]_i_2_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1) => \sub_ln229_1_reg_4138[10]_i_3_n_5\,
      DI(0) => \sub_ln229_1_reg_4138_reg[10]_0\(0),
      O(7 downto 3) => \NLW_sub_ln229_1_reg_4138_reg[10]_i_2_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => \int_width_reg[11]_1\(10 downto 8),
      S(7 downto 3) => B"00000",
      S(2) => \sub_ln229_1_reg_4138[10]_i_5_n_5\,
      S(1) => \sub_ln229_1_reg_4138[10]_i_6_n_5\,
      S(0) => \sub_ln229_1_reg_4138[10]_i_7_n_5\
    );
\sub_ln229_1_reg_4138_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \sub_ln229_1_reg_4138_reg[7]_i_1_n_5\,
      CO(6) => \sub_ln229_1_reg_4138_reg[7]_i_1_n_6\,
      CO(5) => \sub_ln229_1_reg_4138_reg[7]_i_1_n_7\,
      CO(4) => \sub_ln229_1_reg_4138_reg[7]_i_1_n_8\,
      CO(3) => \sub_ln229_1_reg_4138_reg[7]_i_1_n_9\,
      CO(2) => \sub_ln229_1_reg_4138_reg[7]_i_1_n_10\,
      CO(1) => \sub_ln229_1_reg_4138_reg[7]_i_1_n_11\,
      CO(0) => \sub_ln229_1_reg_4138_reg[7]_i_1_n_12\,
      DI(7 downto 6) => \sub_ln229_1_reg_4138_reg[7]\(1 downto 0),
      DI(5) => \sub_ln229_1_reg_4138[7]_i_4_n_5\,
      DI(4) => \sub_ln229_1_reg_4138[7]_i_5_n_5\,
      DI(3) => \sub_ln229_1_reg_4138_reg[0]\(0),
      DI(2) => \sub_ln229_1_reg_4138[7]_i_7_n_5\,
      DI(1) => \sub_ln229_1_reg_4138[7]_i_8_n_5\,
      DI(0) => \sub_ln229_1_reg_4138[7]_i_9_n_5\,
      O(7 downto 1) => \int_width_reg[11]_1\(7 downto 1),
      O(0) => \NLW_sub_ln229_1_reg_4138_reg[7]_i_1_O_UNCONNECTED\(0),
      S(7) => \sub_ln229_1_reg_4138[7]_i_10_n_5\,
      S(6) => \sub_ln229_1_reg_4138[7]_i_11_n_5\,
      S(5) => \sub_ln229_1_reg_4138[7]_i_12_n_5\,
      S(4) => \sub_ln229_1_reg_4138[7]_i_13_n_5\,
      S(3) => \sub_ln229_1_reg_4138[7]_i_14_n_5\,
      S(2) => \sub_ln229_1_reg_4138[7]_i_15_n_5\,
      S(1) => \sub_ln229_1_reg_4138[7]_i_16_n_5\,
      S(0) => \sub_ln229_1_reg_4138[7]_i_17_n_5\
    );
\sub_ln229_reg_4129[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_barWidth\(1),
      I1 => \sub_ln229_reg_4129_reg[10]\(1),
      I2 => \^int_width_reg[10]_1\(0),
      I3 => \sub_ln229_reg_4129_reg[10]\(2),
      O => \sub_ln229_reg_4129[0]_i_10_n_5\
    );
\sub_ln229_reg_4129[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \sub_ln229_1_reg_4138[7]_i_24_n_5\,
      I1 => \sub_ln229_reg_4129_reg[10]\(0),
      I2 => \grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_barWidth\(1),
      I3 => \sub_ln229_reg_4129_reg[10]\(1),
      O => \sub_ln229_reg_4129[0]_i_11_n_5\
    );
\sub_ln229_reg_4129[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5556AAA9"
    )
        port map (
      I0 => \sub_ln229_reg_4129_reg[10]\(0),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(3),
      O => \sub_ln229_reg_4129[0]_i_12_n_5\
    );
\sub_ln229_reg_4129[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA95556"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \sub_ln229_reg_4129_reg[10]\(0),
      O => \sub_ln229_reg_4129[0]_i_4_n_5\
    );
\sub_ln229_reg_4129[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^int_width_reg[10]_1\(2),
      I1 => \sub_ln229_reg_4129_reg[10]\(6),
      I2 => \^int_width_reg[10]_1\(3),
      I3 => \sub_ln229_reg_4129_reg[10]\(7),
      O => \sub_ln229_reg_4129[0]_i_5_n_5\
    );
\sub_ln229_reg_4129[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^int_width_reg[10]_1\(1),
      I1 => \sub_ln229_reg_4129_reg[10]\(5),
      I2 => \^int_width_reg[10]_1\(2),
      I3 => \sub_ln229_reg_4129_reg[10]\(6),
      O => \sub_ln229_reg_4129[0]_i_6_n_5\
    );
\sub_ln229_reg_4129[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9CC6C6C663393939"
    )
        port map (
      I0 => \sub_ln229_reg_4129_reg[10]\(4),
      I1 => \^q\(8),
      I2 => \^q\(7),
      I3 => \sub_ln229_1_reg_4138[7]_i_20_n_5\,
      I4 => \^q\(6),
      I5 => \sub_ln229_reg_4129_reg[10]\(5),
      O => \sub_ln229_reg_4129[0]_i_7_n_5\
    );
\sub_ln229_reg_4129[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9CC66339"
    )
        port map (
      I0 => \sub_ln229_reg_4129_reg[10]\(3),
      I1 => \^q\(7),
      I2 => \^q\(6),
      I3 => \sub_ln229_1_reg_4138[7]_i_20_n_5\,
      I4 => \sub_ln229_reg_4129_reg[10]\(4),
      O => \sub_ln229_reg_4129[0]_i_8_n_5\
    );
\sub_ln229_reg_4129[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9CC66339"
    )
        port map (
      I0 => \sub_ln229_reg_4129_reg[10]\(2),
      I1 => \^q\(6),
      I2 => \^q\(5),
      I3 => \sub_ln229_1_reg_4138[7]_i_22_n_5\,
      I4 => \sub_ln229_reg_4129_reg[10]\(3),
      O => \sub_ln229_reg_4129[0]_i_9_n_5\
    );
\sub_ln229_reg_4129[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(11),
      I1 => \sub_ln229_1_reg_4138[10]_i_8_n_5\,
      I2 => \sub_ln229_reg_4129_reg[10]\(8),
      O => \sub_ln229_reg_4129[10]_i_3_n_5\
    );
\sub_ln229_reg_4129[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9CCCC66663333999"
    )
        port map (
      I0 => \sub_ln229_reg_4129_reg[10]\(9),
      I1 => \^q\(13),
      I2 => \sub_ln229_1_reg_4138[10]_i_8_n_5\,
      I3 => \^q\(11),
      I4 => \^q\(12),
      I5 => \sub_ln229_reg_4129_reg[10]\(10),
      O => \sub_ln229_reg_4129[10]_i_5_n_5\
    );
\sub_ln229_reg_4129[10]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9CC66339"
    )
        port map (
      I0 => \sub_ln229_reg_4129_reg[10]\(8),
      I1 => \^q\(12),
      I2 => \^q\(11),
      I3 => \sub_ln229_1_reg_4138[10]_i_8_n_5\,
      I4 => \sub_ln229_reg_4129_reg[10]\(9),
      O => \sub_ln229_reg_4129[10]_i_6_n_5\
    );
\sub_ln229_reg_4129[10]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9CC66339"
    )
        port map (
      I0 => \sub_ln229_reg_4129_reg[10]\(7),
      I1 => \^q\(11),
      I2 => \sub_ln229_1_reg_4138[10]_i_10_n_5\,
      I3 => \^q\(10),
      I4 => \sub_ln229_reg_4129_reg[10]\(8),
      O => \sub_ln229_reg_4129[10]_i_7_n_5\
    );
\sub_ln229_reg_4129[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^int_width_reg[10]_1\(2),
      I1 => \sub_ln229_reg_4129_reg[10]\(6),
      I2 => \^int_width_reg[10]_1\(3),
      I3 => \sub_ln229_reg_4129_reg[10]\(7),
      O => \sub_ln229_reg_4129[7]_i_10_n_5\
    );
\sub_ln229_reg_4129[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^int_width_reg[10]_1\(1),
      I1 => \sub_ln229_reg_4129_reg[10]\(5),
      I2 => \^int_width_reg[10]_1\(2),
      I3 => \sub_ln229_reg_4129_reg[10]\(6),
      O => \sub_ln229_reg_4129[7]_i_11_n_5\
    );
\sub_ln229_reg_4129[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9CC6C6C663393939"
    )
        port map (
      I0 => \sub_ln229_reg_4129_reg[10]\(4),
      I1 => \^q\(8),
      I2 => \^q\(7),
      I3 => \sub_ln229_1_reg_4138[7]_i_20_n_5\,
      I4 => \^q\(6),
      I5 => \sub_ln229_reg_4129_reg[10]\(5),
      O => \sub_ln229_reg_4129[7]_i_12_n_5\
    );
\sub_ln229_reg_4129[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9CC66339"
    )
        port map (
      I0 => \sub_ln229_reg_4129_reg[10]\(3),
      I1 => \^q\(7),
      I2 => \^q\(6),
      I3 => \sub_ln229_1_reg_4138[7]_i_20_n_5\,
      I4 => \sub_ln229_reg_4129_reg[10]\(4),
      O => \sub_ln229_reg_4129[7]_i_13_n_5\
    );
\sub_ln229_reg_4129[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9CC66339"
    )
        port map (
      I0 => \sub_ln229_reg_4129_reg[10]\(2),
      I1 => \^q\(6),
      I2 => \^q\(5),
      I3 => \sub_ln229_1_reg_4138[7]_i_22_n_5\,
      I4 => \sub_ln229_reg_4129_reg[10]\(3),
      O => \sub_ln229_reg_4129[7]_i_14_n_5\
    );
\sub_ln229_reg_4129[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_barWidth\(1),
      I1 => \sub_ln229_reg_4129_reg[10]\(1),
      I2 => \^int_width_reg[10]_1\(0),
      I3 => \sub_ln229_reg_4129_reg[10]\(2),
      O => \sub_ln229_reg_4129[7]_i_15_n_5\
    );
\sub_ln229_reg_4129[7]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \sub_ln229_1_reg_4138[7]_i_24_n_5\,
      I1 => \sub_ln229_reg_4129_reg[10]\(0),
      I2 => \grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_barWidth\(1),
      I3 => \sub_ln229_reg_4129_reg[10]\(1),
      O => \sub_ln229_reg_4129[7]_i_16_n_5\
    );
\sub_ln229_reg_4129[7]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5556AAA9"
    )
        port map (
      I0 => \sub_ln229_reg_4129_reg[10]\(0),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(3),
      O => \sub_ln229_reg_4129[7]_i_17_n_5\
    );
\sub_ln229_reg_4129[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9500"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \sub_ln229_1_reg_4138[7]_i_20_n_5\,
      I3 => \sub_ln229_reg_4129_reg[10]\(4),
      O => \sub_ln229_reg_4129[7]_i_4_n_5\
    );
\sub_ln229_reg_4129[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(6),
      I1 => \sub_ln229_1_reg_4138[7]_i_20_n_5\,
      I2 => \sub_ln229_reg_4129_reg[10]\(3),
      O => \sub_ln229_reg_4129[7]_i_5_n_5\
    );
\sub_ln229_reg_4129[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888802222222A"
    )
        port map (
      I0 => \sub_ln229_reg_4129_reg[10]\(1),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(0),
      I5 => \^q\(4),
      O => \sub_ln229_reg_4129[7]_i_7_n_5\
    );
\sub_ln229_reg_4129[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEAAAB"
    )
        port map (
      I0 => \sub_ln229_reg_4129_reg[10]\(0),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(3),
      O => \sub_ln229_reg_4129[7]_i_8_n_5\
    );
\sub_ln229_reg_4129[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA95556"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \sub_ln229_reg_4129_reg[10]\(0),
      O => \sub_ln229_reg_4129[7]_i_9_n_5\
    );
\sub_ln229_reg_4129_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \sub_ln229_reg_4129_reg[0]_i_1_n_5\,
      CO(6) => \sub_ln229_reg_4129_reg[0]_i_1_n_6\,
      CO(5) => \sub_ln229_reg_4129_reg[0]_i_1_n_7\,
      CO(4) => \sub_ln229_reg_4129_reg[0]_i_1_n_8\,
      CO(3) => \sub_ln229_reg_4129_reg[0]_i_1_n_9\,
      CO(2) => \sub_ln229_reg_4129_reg[0]_i_1_n_10\,
      CO(1) => \sub_ln229_reg_4129_reg[0]_i_1_n_11\,
      CO(0) => \sub_ln229_reg_4129_reg[0]_i_1_n_12\,
      DI(7 downto 6) => \sub_ln229_reg_4129_reg[0]\(2 downto 1),
      DI(5) => \sub_ln229_reg_4129[7]_i_4_n_5\,
      DI(4) => \sub_ln229_reg_4129[7]_i_5_n_5\,
      DI(3) => \sub_ln229_reg_4129_reg[0]\(0),
      DI(2) => \sub_ln229_reg_4129[7]_i_7_n_5\,
      DI(1) => \sub_ln229_reg_4129[7]_i_8_n_5\,
      DI(0) => \sub_ln229_reg_4129[0]_i_4_n_5\,
      O(7 downto 1) => \NLW_sub_ln229_reg_4129_reg[0]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => \int_width_reg[11]_0\(0),
      S(7) => \sub_ln229_reg_4129[0]_i_5_n_5\,
      S(6) => \sub_ln229_reg_4129[0]_i_6_n_5\,
      S(5) => \sub_ln229_reg_4129[0]_i_7_n_5\,
      S(4) => \sub_ln229_reg_4129[0]_i_8_n_5\,
      S(3) => \sub_ln229_reg_4129[0]_i_9_n_5\,
      S(2) => \sub_ln229_reg_4129[0]_i_10_n_5\,
      S(1) => \sub_ln229_reg_4129[0]_i_11_n_5\,
      S(0) => \sub_ln229_reg_4129[0]_i_12_n_5\
    );
\sub_ln229_reg_4129_reg[10]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \sub_ln229_reg_4129_reg[7]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_sub_ln229_reg_4129_reg[10]_i_2_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \sub_ln229_reg_4129_reg[10]_i_2_n_11\,
      CO(0) => \sub_ln229_reg_4129_reg[10]_i_2_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1) => \sub_ln229_reg_4129[10]_i_3_n_5\,
      DI(0) => \sub_ln229_reg_4129_reg[10]_0\(0),
      O(7 downto 3) => \NLW_sub_ln229_reg_4129_reg[10]_i_2_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => \int_width_reg[11]_0\(10 downto 8),
      S(7 downto 3) => B"00000",
      S(2) => \sub_ln229_reg_4129[10]_i_5_n_5\,
      S(1) => \sub_ln229_reg_4129[10]_i_6_n_5\,
      S(0) => \sub_ln229_reg_4129[10]_i_7_n_5\
    );
\sub_ln229_reg_4129_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \sub_ln229_reg_4129_reg[7]_i_1_n_5\,
      CO(6) => \sub_ln229_reg_4129_reg[7]_i_1_n_6\,
      CO(5) => \sub_ln229_reg_4129_reg[7]_i_1_n_7\,
      CO(4) => \sub_ln229_reg_4129_reg[7]_i_1_n_8\,
      CO(3) => \sub_ln229_reg_4129_reg[7]_i_1_n_9\,
      CO(2) => \sub_ln229_reg_4129_reg[7]_i_1_n_10\,
      CO(1) => \sub_ln229_reg_4129_reg[7]_i_1_n_11\,
      CO(0) => \sub_ln229_reg_4129_reg[7]_i_1_n_12\,
      DI(7 downto 6) => \sub_ln229_reg_4129_reg[7]\(1 downto 0),
      DI(5) => \sub_ln229_reg_4129[7]_i_4_n_5\,
      DI(4) => \sub_ln229_reg_4129[7]_i_5_n_5\,
      DI(3) => \sub_ln229_reg_4129_reg[0]\(0),
      DI(2) => \sub_ln229_reg_4129[7]_i_7_n_5\,
      DI(1) => \sub_ln229_reg_4129[7]_i_8_n_5\,
      DI(0) => \sub_ln229_reg_4129[7]_i_9_n_5\,
      O(7 downto 1) => \int_width_reg[11]_0\(7 downto 1),
      O(0) => \NLW_sub_ln229_reg_4129_reg[7]_i_1_O_UNCONNECTED\(0),
      S(7) => \sub_ln229_reg_4129[7]_i_10_n_5\,
      S(6) => \sub_ln229_reg_4129[7]_i_11_n_5\,
      S(5) => \sub_ln229_reg_4129[7]_i_12_n_5\,
      S(4) => \sub_ln229_reg_4129[7]_i_13_n_5\,
      S(3) => \sub_ln229_reg_4129[7]_i_14_n_5\,
      S(2) => \sub_ln229_reg_4129[7]_i_15_n_5\,
      S(1) => \sub_ln229_reg_4129[7]_i_16_n_5\,
      S(0) => \sub_ln229_reg_4129[7]_i_17_n_5\
    );
\tmp_last_V_reg_405[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \tmp_last_V_reg_405_reg[0]\(5),
      O => \tmp_last_V_reg_405[0]_i_10_n_5\
    );
\tmp_last_V_reg_405[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      O => \tmp_last_V_reg_405[0]_i_11_n_5\
    );
\tmp_last_V_reg_405[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6FF66066"
    )
        port map (
      I0 => \^q\(3),
      I1 => \tmp_last_V_reg_405_reg[0]\(1),
      I2 => \^q\(2),
      I3 => \tmp_last_V_reg_405_reg[0]\(0),
      I4 => \^q\(1),
      O => \tmp_last_V_reg_405[0]_i_12_n_5\
    );
\tmp_last_V_reg_405[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \tmp_last_V_reg_405_reg[0]\(3),
      O => \tmp_last_V_reg_405[0]_i_13_n_5\
    );
\tmp_last_V_reg_405[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \^q\(4),
      O => \int_width_reg[1]_0\
    );
\tmp_last_V_reg_405[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFEFFFFFFFFEF"
    )
        port map (
      I0 => \tmp_last_V_reg_405[0]_i_8_n_5\,
      I1 => \tmp_last_V_reg_405_reg[0]_0\,
      I2 => \tmp_last_V_reg_405_reg[0]\(4),
      I3 => \^q\(7),
      I4 => \ap_CS_fsm[3]_i_4__0_n_5\,
      I5 => \tmp_last_V_reg_405[0]_i_10_n_5\,
      O => \j_fu_110_reg[6]\
    );
\tmp_last_V_reg_405[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(11),
      I1 => \tmp_last_V_reg_405_reg[0]\(7),
      O => \int_width_reg[11]_2\
    );
\tmp_last_V_reg_405[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(8),
      I2 => \ap_CS_fsm[3]_i_4__0_n_5\,
      I3 => \^q\(7),
      I4 => \^q\(9),
      O => \int_width_reg[10]_3\
    );
\tmp_last_V_reg_405[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(8),
      I1 => \ap_CS_fsm[3]_i_4__0_n_5\,
      I2 => \^q\(7),
      O => \int_width_reg[8]_0\
    );
\tmp_last_V_reg_405[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF96FFFFFFB6FFDF"
    )
        port map (
      I0 => \tmp_last_V_reg_405[0]_i_11_n_5\,
      I1 => \^q\(4),
      I2 => \tmp_last_V_reg_405_reg[0]\(2),
      I3 => \tmp_last_V_reg_405[0]_i_12_n_5\,
      I4 => \tmp_last_V_reg_405[0]_i_13_n_5\,
      I5 => \^q\(5),
      O => \tmp_last_V_reg_405[0]_i_8_n_5\
    );
\tpgBackground_U0/g0_b0_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \tpgBackground_U0/g0_b0_i_36_n_5\,
      I1 => \tpgBackground_U0/g0_b0_i_37_n_5\,
      O => \int_height_reg[5]_0\(2)
    );
\tpgBackground_U0/g0_b0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(8),
      I2 => \tpgBackground_U0/g0_b0_i_22_n_5\,
      I3 => \^q\(10),
      I4 => \^q\(11),
      I5 => \^q\(12),
      O => \tpgBackground_U0/g0_b0_i_17_n_5\
    );
\tpgBackground_U0/g0_b0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(8),
      I2 => \tpgBackground_U0/g0_b0_i_22_n_5\,
      I3 => \^q\(10),
      I4 => \^q\(11),
      I5 => \^q\(12),
      O => \tpgBackground_U0/g0_b0_i_18_n_5\
    );
\tpgBackground_U0/g0_b0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(11),
      I2 => \tpgBackground_U0/g0_b0_i_23_n_5\,
      I3 => \^q\(9),
      I4 => \^q\(8),
      I5 => \^q\(12),
      O => \tpgBackground_U0/g0_b0_i_19_n_5\
    );
\tpgBackground_U0/g0_b0_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(8),
      I2 => \tpgBackground_U0/g0_b0_i_24_n_5\,
      I3 => \^q\(6),
      I4 => \^q\(7),
      O => \tpgBackground_U0/g0_b0_i_20_n_5\
    );
\tpgBackground_U0/g0_b0_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \tpgBackground_U0/g0_b0_i_23_n_5\,
      I1 => \^q\(9),
      I2 => \^q\(8),
      O => \tpgBackground_U0/g0_b0_i_21_n_5\
    );
\tpgBackground_U0/g0_b0_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \tpgBackground_U0/g0_b0_i_24_n_5\,
      O => \tpgBackground_U0/g0_b0_i_22_n_5\
    );
\tpgBackground_U0/g0_b0_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \tpgBackground_U0/g0_b0_i_25_n_5\,
      I1 => \^q\(7),
      I2 => \^q\(6),
      O => \tpgBackground_U0/g0_b0_i_23_n_5\
    );
\tpgBackground_U0/g0_b0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAA8"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      I4 => \^q\(2),
      I5 => \^q\(5),
      O => \tpgBackground_U0/g0_b0_i_24_n_5\
    );
\tpgBackground_U0/g0_b0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055555557"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^q\(5),
      O => \tpgBackground_U0/g0_b0_i_25_n_5\
    );
\tpgBackground_U0/g0_b0_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(3),
      I3 => \^q\(2),
      O => \tpgBackground_U0/g0_b0_i_26_n_5\
    );
\tpgBackground_U0/g0_b0_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"333B3338"
    )
        port map (
      I0 => \tpgBackground_U0/g0_b0_i_21_n_5\,
      I1 => \^q\(12),
      I2 => \^q\(11),
      I3 => \^q\(10),
      I4 => \tpgBackground_U0/g0_b0_i_20_n_5\,
      O => \^int_width_reg[12]_0\
    );
\tpgBackground_U0/g0_b0_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^int_height_reg[15]_1\(5),
      I1 => \^int_height_reg[15]_1\(8),
      I2 => \^int_height_reg[15]_1\(4),
      I3 => \^int_height_reg[15]_1\(7),
      I4 => \tpgBackground_U0/g0_b0_i_41_n_5\,
      I5 => \^int_height_reg[15]_1\(6),
      O => \tpgBackground_U0/g0_b0_i_36_n_5\
    );
\tpgBackground_U0/g0_b0_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^int_height_reg[15]_1\(9),
      I1 => \^int_height_reg[15]_1\(12),
      I2 => \^int_height_reg[15]_1\(13),
      I3 => \^int_height_reg[15]_1\(11),
      I4 => \tpgBackground_U0/g0_b0_i_41_n_5\,
      I5 => \^int_height_reg[15]_1\(10),
      O => \tpgBackground_U0/g0_b0_i_37_n_5\
    );
\tpgBackground_U0/g0_b0_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^int_height_reg[15]_1\(9),
      I1 => \^int_height_reg[15]_1\(7),
      I2 => \tpgBackground_U0/g0_b0_i_40_n_5\,
      I3 => \^int_height_reg[15]_1\(6),
      I4 => \^int_height_reg[15]_1\(8),
      I5 => \^int_height_reg[15]_1\(10),
      O => \tpgBackground_U0/g0_b0_i_38_n_5\
    );
\tpgBackground_U0/g0_b0_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^int_height_reg[15]_1\(7),
      I1 => \^int_height_reg[15]_1\(5),
      I2 => \tpgBackground_U0/g0_b0_i_41_n_5\,
      I3 => \^int_height_reg[15]_1\(4),
      I4 => \^int_height_reg[15]_1\(6),
      I5 => \^int_height_reg[15]_1\(8),
      O => \tpgBackground_U0/g0_b0_i_39_n_5\
    );
\tpgBackground_U0/g0_b0_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^int_height_reg[15]_1\(4),
      I1 => \^int_height_reg[15]_1\(1),
      I2 => \^int_height_reg[15]_1\(0),
      I3 => \^int_height_reg[15]_1\(3),
      I4 => \^int_height_reg[15]_1\(2),
      I5 => \^int_height_reg[15]_1\(5),
      O => \tpgBackground_U0/g0_b0_i_40_n_5\
    );
\tpgBackground_U0/g0_b0_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^int_height_reg[15]_1\(1),
      I1 => \^int_height_reg[15]_1\(0),
      I2 => \^int_height_reg[15]_1\(3),
      I3 => \^int_height_reg[15]_1\(2),
      O => \tpgBackground_U0/g0_b0_i_41_n_5\
    );
\tpgBackground_U0/vBarSel[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \tpgBackground_U0/g0_b0_i_36_n_5\,
      I1 => \tpgBackground_U0/g0_b0_i_37_n_5\,
      O => \int_height_reg[5]_1\(2)
    );
\trunc_ln320_reg_4408[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \^int_bckgndid_reg[2]_0\,
      I1 => \^int_bckgndid_reg[1]_8\(1),
      I2 => \^int_bckgndid_reg[1]_8\(0),
      O => \int_bckgndId_reg[1]_15\
    );
\trunc_ln520_1_reg_4047[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^int_bckgndid_reg[1]_8\(1),
      I1 => \^int_bckgndid_reg[6]_0\,
      O => \^int_bckgndid_reg[1]_12\
    );
ult_fu_805_p2_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^int_passthruendy_reg[15]_1\(13),
      I1 => \cmp35_not_reg_1224_reg[0]\(13),
      I2 => \^int_passthruendy_reg[15]_1\(12),
      I3 => \cmp35_not_reg_1224_reg[0]\(12),
      O => \int_passthruEndY_reg[15]_0\(6)
    );
ult_fu_805_p2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^int_passthruendy_reg[15]_1\(11),
      I1 => \cmp35_not_reg_1224_reg[0]\(11),
      I2 => \^int_passthruendy_reg[15]_1\(10),
      I3 => \cmp35_not_reg_1224_reg[0]\(10),
      O => \int_passthruEndY_reg[15]_0\(5)
    );
ult_fu_805_p2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^int_passthruendy_reg[15]_1\(9),
      I1 => \cmp35_not_reg_1224_reg[0]\(9),
      I2 => \^int_passthruendy_reg[15]_1\(8),
      I3 => \cmp35_not_reg_1224_reg[0]\(8),
      O => \int_passthruEndY_reg[15]_0\(4)
    );
ult_fu_805_p2_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^int_passthruendy_reg[15]_1\(7),
      I1 => \cmp35_not_reg_1224_reg[0]\(7),
      I2 => \^int_passthruendy_reg[15]_1\(6),
      I3 => \cmp35_not_reg_1224_reg[0]\(6),
      O => \int_passthruEndY_reg[15]_0\(3)
    );
ult_fu_805_p2_carry_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^int_passthruendy_reg[15]_1\(5),
      I1 => \cmp35_not_reg_1224_reg[0]\(5),
      I2 => \^int_passthruendy_reg[15]_1\(4),
      I3 => \cmp35_not_reg_1224_reg[0]\(4),
      O => \int_passthruEndY_reg[15]_0\(2)
    );
ult_fu_805_p2_carry_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^int_passthruendy_reg[15]_1\(3),
      I1 => \cmp35_not_reg_1224_reg[0]\(3),
      I2 => \^int_passthruendy_reg[15]_1\(2),
      I3 => \cmp35_not_reg_1224_reg[0]\(2),
      O => \int_passthruEndY_reg[15]_0\(1)
    );
ult_fu_805_p2_carry_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^int_passthruendy_reg[15]_1\(1),
      I1 => \cmp35_not_reg_1224_reg[0]\(1),
      I2 => \^int_passthruendy_reg[15]_1\(0),
      I3 => \cmp35_not_reg_1224_reg[0]\(0),
      O => \int_passthruEndY_reg[15]_0\(0)
    );
ult_fu_805_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^int_passthruendy_reg[15]_1\(15),
      I1 => \cmp35_not_reg_1224_reg[0]\(15),
      I2 => \^int_passthruendy_reg[15]_1\(14),
      I3 => \cmp35_not_reg_1224_reg[0]\(14),
      O => \int_passthruEndY_reg[15]_0\(7)
    );
\vBarSel[2]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9996"
    )
        port map (
      I0 => \vBarSel_reg[2]_i_4\(6),
      I1 => \^int_height_reg[15]_1\(10),
      I2 => \tpgBackground_U0/g0_b0_i_39_n_5\,
      I3 => \^int_height_reg[15]_1\(9),
      O => \yCount_V_reg[7]\(6)
    );
\vBarSel[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999999999996"
    )
        port map (
      I0 => \vBarSel_reg[2]_i_4\(5),
      I1 => \^int_height_reg[15]_1\(9),
      I2 => \^int_height_reg[15]_1\(7),
      I3 => \tpgBackground_U0/g0_b0_i_40_n_5\,
      I4 => \^int_height_reg[15]_1\(6),
      I5 => \^int_height_reg[15]_1\(8),
      O => \yCount_V_reg[7]\(5)
    );
\vBarSel[2]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99999996"
    )
        port map (
      I0 => \vBarSel_reg[2]_i_4\(4),
      I1 => \^int_height_reg[15]_1\(8),
      I2 => \^int_height_reg[15]_1\(6),
      I3 => \tpgBackground_U0/g0_b0_i_40_n_5\,
      I4 => \^int_height_reg[15]_1\(7),
      O => \yCount_V_reg[7]\(4)
    );
\vBarSel[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999999999996"
    )
        port map (
      I0 => \vBarSel_reg[2]_i_4\(3),
      I1 => \^int_height_reg[15]_1\(7),
      I2 => \^int_height_reg[15]_1\(5),
      I3 => \tpgBackground_U0/g0_b0_i_41_n_5\,
      I4 => \^int_height_reg[15]_1\(4),
      I5 => \^int_height_reg[15]_1\(6),
      O => \yCount_V_reg[7]\(3)
    );
\vBarSel[2]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99999996"
    )
        port map (
      I0 => \vBarSel_reg[2]_i_4\(2),
      I1 => \^int_height_reg[15]_1\(6),
      I2 => \^int_height_reg[15]_1\(4),
      I3 => \tpgBackground_U0/g0_b0_i_41_n_5\,
      I4 => \^int_height_reg[15]_1\(5),
      O => \yCount_V_reg[7]\(2)
    );
\vBarSel[2]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9996"
    )
        port map (
      I0 => \vBarSel_reg[2]_i_4\(1),
      I1 => \^int_height_reg[15]_1\(5),
      I2 => \tpgBackground_U0/g0_b0_i_41_n_5\,
      I3 => \^int_height_reg[15]_1\(4),
      O => \yCount_V_reg[7]\(1)
    );
\vBarSel[2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999999999996"
    )
        port map (
      I0 => \vBarSel_reg[2]_i_4\(0),
      I1 => \^int_height_reg[15]_1\(4),
      I2 => \^int_height_reg[15]_1\(1),
      I3 => \^int_height_reg[15]_1\(0),
      I4 => \^int_height_reg[15]_1\(3),
      I5 => \^int_height_reg[15]_1\(2),
      O => \yCount_V_reg[7]\(0)
    );
\vBarSel[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99999996"
    )
        port map (
      I0 => \vBarSel_reg[2]_i_4\(9),
      I1 => \^int_height_reg[15]_1\(13),
      I2 => \^int_height_reg[15]_1\(11),
      I3 => \tpgBackground_U0/g0_b0_i_38_n_5\,
      I4 => \^int_height_reg[15]_1\(12),
      O => \int_height_reg[5]_1\(1)
    );
\vBarSel[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999999999996"
    )
        port map (
      I0 => \vBarSel_reg[2]_i_4\(8),
      I1 => \^int_height_reg[15]_1\(12),
      I2 => \^int_height_reg[15]_1\(10),
      I3 => \tpgBackground_U0/g0_b0_i_39_n_5\,
      I4 => \^int_height_reg[15]_1\(9),
      I5 => \^int_height_reg[15]_1\(11),
      O => \int_height_reg[5]_1\(0)
    );
\vBarSel[2]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99999996"
    )
        port map (
      I0 => \vBarSel_reg[2]_i_4\(7),
      I1 => \^int_height_reg[15]_1\(11),
      I2 => \^int_height_reg[15]_1\(9),
      I3 => \tpgBackground_U0/g0_b0_i_39_n_5\,
      I4 => \^int_height_reg[15]_1\(10),
      O => \yCount_V_reg[7]\(7)
    );
\vHatch[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56ABFFFDFFFD56AB"
    )
        port map (
      I0 => \vHatch[0]_i_3\(3),
      I1 => \^int_height_reg[15]_1\(6),
      I2 => \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_21_n_5\,
      I3 => \^int_height_reg[15]_1\(7),
      I4 => \vHatch[0]_i_3\(4),
      I5 => \^int_height_reg[15]_1\(8),
      O => \vHatch[0]_i_10_n_5\
    );
\vHatch[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^int_height_reg[15]_1\(11),
      I1 => \^int_height_reg[15]_1\(9),
      I2 => \^int_height_reg[15]_1\(8),
      I3 => \^int_height_reg[15]_1\(10),
      I4 => \^int_height_reg[15]_1\(12),
      O => \vHatch[0]_i_11_n_5\
    );
\vHatch[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \^int_height_reg[15]_1\(13),
      I1 => \^int_height_reg[15]_1\(6),
      I2 => \^int_height_reg[15]_1\(5),
      I3 => \^int_height_reg[15]_1\(7),
      I4 => \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_18_n_5\,
      I5 => \^int_height_reg[15]_1\(4),
      O => \vHatch[0]_i_12_n_5\
    );
\vHatch[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFEEFFEFFFF"
    )
        port map (
      I0 => \vHatch[0]_i_7_n_5\,
      I1 => \vHatch[0]_i_8_n_5\,
      I2 => \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_14_n_5\,
      I3 => \vHatch[0]_i_3\(5),
      I4 => \vHatch[0]_i_3\(7),
      I5 => \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_12_n_5\,
      O => \yCount_V_2_reg[5]\
    );
\vHatch[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^int_height_reg[15]_1\(13),
      I1 => \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_11_n_5\,
      O => \int_height_reg[13]_0\
    );
\vHatch[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000006000006"
    )
        port map (
      I0 => \vHatch[0]_i_9_n_5\,
      I1 => \vHatch[0]_i_3\(8),
      I2 => \vHatch[0]_i_10_n_5\,
      I3 => \vHatch[0]_i_3\(6),
      I4 => \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_13_n_5\,
      I5 => \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_9_n_5\,
      O => \yCount_V_2_reg[8]\
    );
\vHatch[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4F4FFF4FFFFF4F"
    )
        port map (
      I0 => \vHatch[0]_i_11_n_5\,
      I1 => \vHatch[0]_i_12_n_5\,
      I2 => \vHatch[0]_i_4_0\,
      I3 => \vHatch[0]_i_3\(0),
      I4 => \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_18_n_5\,
      I5 => \^int_height_reg[15]_1\(4),
      O => \vHatch[0]_i_7_n_5\
    );
\vHatch[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77E7BBDBDD7DEEBE"
    )
        port map (
      I0 => \vHatch[0]_i_3\(2),
      I1 => \^int_height_reg[15]_1\(5),
      I2 => \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_18_n_5\,
      I3 => \^int_height_reg[15]_1\(4),
      I4 => \^int_height_reg[15]_1\(6),
      I5 => \vHatch[0]_i_3\(1),
      O => \vHatch[0]_i_8_n_5\
    );
\vHatch[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555565"
    )
        port map (
      I0 => \^int_height_reg[15]_1\(12),
      I1 => \^int_height_reg[15]_1\(10),
      I2 => \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_20_n_5\,
      I3 => \^int_height_reg[15]_1\(9),
      I4 => \^int_height_reg[15]_1\(11),
      O => \vHatch[0]_i_9_n_5\
    );
\vMax_fu_222_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => boxSize(15),
      I1 => \^int_height_reg[15]_1\(15),
      O => \int_boxSize_reg[15]_2\(7)
    );
\vMax_fu_222_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^int_height_reg[15]_1\(14),
      I1 => \^int_boxsize_reg[14]_0\(14),
      O => \int_boxSize_reg[15]_2\(6)
    );
\vMax_fu_222_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^int_height_reg[15]_1\(13),
      I1 => \^int_boxsize_reg[14]_0\(13),
      O => \int_boxSize_reg[15]_2\(5)
    );
\vMax_fu_222_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^int_height_reg[15]_1\(12),
      I1 => \^int_boxsize_reg[14]_0\(12),
      O => \int_boxSize_reg[15]_2\(4)
    );
\vMax_fu_222_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^int_height_reg[15]_1\(11),
      I1 => \^int_boxsize_reg[14]_0\(11),
      O => \int_boxSize_reg[15]_2\(3)
    );
\vMax_fu_222_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^int_height_reg[15]_1\(10),
      I1 => \^int_boxsize_reg[14]_0\(10),
      O => \int_boxSize_reg[15]_2\(2)
    );
\vMax_fu_222_p2_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^int_height_reg[15]_1\(9),
      I1 => \^int_boxsize_reg[14]_0\(9),
      O => \int_boxSize_reg[15]_2\(1)
    );
\vMax_fu_222_p2_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^int_height_reg[15]_1\(8),
      I1 => \^int_boxsize_reg[14]_0\(8),
      O => \int_boxSize_reg[15]_2\(0)
    );
vMax_fu_222_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^int_height_reg[15]_1\(7),
      I1 => \^int_boxsize_reg[14]_0\(7),
      O => \int_height_reg[7]_0\(7)
    );
vMax_fu_222_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^int_height_reg[15]_1\(6),
      I1 => \^int_boxsize_reg[14]_0\(6),
      O => \int_height_reg[7]_0\(6)
    );
vMax_fu_222_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^int_height_reg[15]_1\(5),
      I1 => \^int_boxsize_reg[14]_0\(5),
      O => \int_height_reg[7]_0\(5)
    );
vMax_fu_222_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^int_height_reg[15]_1\(4),
      I1 => \^int_boxsize_reg[14]_0\(4),
      O => \int_height_reg[7]_0\(4)
    );
vMax_fu_222_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^int_height_reg[15]_1\(3),
      I1 => \^int_boxsize_reg[14]_0\(3),
      O => \int_height_reg[7]_0\(3)
    );
vMax_fu_222_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^int_height_reg[15]_1\(2),
      I1 => \^int_boxsize_reg[14]_0\(2),
      O => \int_height_reg[7]_0\(2)
    );
vMax_fu_222_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^int_height_reg[15]_1\(1),
      I1 => \^int_boxsize_reg[14]_0\(1),
      O => \int_height_reg[7]_0\(1)
    );
vMax_fu_222_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^int_height_reg[15]_1\(0),
      I1 => \^int_boxsize_reg[14]_0\(0),
      O => \int_height_reg[7]_0\(0)
    );
\waddr[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[1]_0\,
      I1 => s_axi_CTRL_AWVALID,
      O => waddr
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(0),
      Q => \waddr_reg_n_5_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(1),
      Q => \waddr_reg_n_5_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(2),
      Q => \waddr_reg_n_5_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(3),
      Q => \waddr_reg_n_5_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(4),
      Q => \waddr_reg_n_5_[4]\,
      R => '0'
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(5),
      Q => \waddr_reg_n_5_[5]\,
      R => '0'
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(6),
      Q => \waddr_reg_n_5_[6]\,
      R => '0'
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(7),
      Q => \waddr_reg_n_5_[7]\,
      R => '0'
    );
\xCount_V[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666666666669"
    )
        port map (
      I0 => \xCount_V_reg[9]_i_5_0\(0),
      I1 => \^q\(4),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \xCount_V_reg[7]\(0)
    );
\xCount_V[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9956AA56"
    )
        port map (
      I0 => \xCount_V_reg[9]_i_5_0\(7),
      I1 => \^q\(10),
      I2 => \tpgBackground_U0/g0_b0_i_20_n_5\,
      I3 => \^q\(11),
      I4 => \tpgBackground_U0/g0_b0_i_21_n_5\,
      O => \xCount_V_reg[7]\(7)
    );
\xCount_V[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA55556AAAA5556"
    )
        port map (
      I0 => \xCount_V_reg[9]_i_5_0\(6),
      I1 => \tpgBackground_U0/g0_b0_i_22_n_5\,
      I2 => \^q\(8),
      I3 => \^q\(9),
      I4 => \^q\(10),
      I5 => \tpgBackground_U0/g0_b0_i_23_n_5\,
      O => \xCount_V_reg[7]\(6)
    );
\xCount_V[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9956AA56"
    )
        port map (
      I0 => \xCount_V_reg[9]_i_5_0\(5),
      I1 => \^q\(8),
      I2 => \tpgBackground_U0/g0_b0_i_22_n_5\,
      I3 => \^q\(9),
      I4 => \tpgBackground_U0/g0_b0_i_23_n_5\,
      O => \xCount_V_reg[7]\(5)
    );
\xCount_V[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555556AAAA5556"
    )
        port map (
      I0 => \xCount_V_reg[9]_i_5_0\(4),
      I1 => \tpgBackground_U0/g0_b0_i_24_n_5\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      I4 => \^q\(8),
      I5 => \tpgBackground_U0/g0_b0_i_23_n_5\,
      O => \xCount_V_reg[7]\(4)
    );
\xCount_V[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA99955555666"
    )
        port map (
      I0 => \xCount_V_reg[9]_i_5_0\(3),
      I1 => \^q\(6),
      I2 => \^q\(4),
      I3 => \tpgBackground_U0/g0_b0_i_26_n_5\,
      I4 => \^q\(5),
      I5 => \^q\(7),
      O => \xCount_V_reg[7]\(3)
    );
\xCount_V[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9995666"
    )
        port map (
      I0 => \xCount_V_reg[9]_i_5_0\(2),
      I1 => \^q\(5),
      I2 => \tpgBackground_U0/g0_b0_i_26_n_5\,
      I3 => \^q\(4),
      I4 => \^q\(6),
      O => \xCount_V_reg[7]\(2)
    );
\xCount_V[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \xCount_V_reg[9]_i_5_0\(1),
      I1 => \^q\(5),
      I2 => \^q\(4),
      I3 => \tpgBackground_U0/g0_b0_i_26_n_5\,
      O => \xCount_V_reg[7]\(1)
    );
\xCount_V[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A00CF0ACFAEC"
    )
        port map (
      I0 => \tpgBackground_U0/g0_b0_i_24_n_5\,
      I1 => \tpgBackground_U0/g0_b0_i_25_n_5\,
      I2 => \^q\(7),
      I3 => \^q\(6),
      I4 => \xCount_V_reg[9]_i_5_0\(2),
      I5 => \xCount_V_reg[9]_i_5_0\(3),
      O => \xCount_V[9]_i_10_n_5\
    );
\xCount_V[9]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30171703"
    )
        port map (
      I0 => \xCount_V_reg[9]_i_5_0\(0),
      I1 => \xCount_V_reg[9]_i_5_0\(1),
      I2 => \^q\(5),
      I3 => \tpgBackground_U0/g0_b0_i_26_n_5\,
      I4 => \^q\(4),
      O => \xCount_V[9]_i_11_n_5\
    );
\xCount_V[9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCCCF0AA0000AA"
    )
        port map (
      I0 => \^int_width_reg[12]_0\,
      I1 => \tpgBackground_U0/g0_b0_i_19_n_5\,
      I2 => \tpgBackground_U0/g0_b0_i_18_n_5\,
      I3 => \xCount_V_reg[9]_i_5_0\(9),
      I4 => \^q\(13),
      I5 => \xCount_V_reg[9]_i_5_0\(8),
      O => \xCount_V[9]_i_12_n_5\
    );
\xCount_V[9]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8380E02038080E02"
    )
        port map (
      I0 => \tpgBackground_U0/g0_b0_i_20_n_5\,
      I1 => \^q\(10),
      I2 => \^q\(11),
      I3 => \tpgBackground_U0/g0_b0_i_21_n_5\,
      I4 => \xCount_V_reg[9]_i_5_0\(6),
      I5 => \xCount_V_reg[9]_i_5_0\(7),
      O => \xCount_V[9]_i_13_n_5\
    );
\xCount_V[9]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C462319880402010"
    )
        port map (
      I0 => \xCount_V_reg[9]_i_5_0\(4),
      I1 => \xCount_V_reg[9]_i_5_0\(5),
      I2 => \tpgBackground_U0/g0_b0_i_22_n_5\,
      I3 => \^q\(8),
      I4 => \^q\(9),
      I5 => \tpgBackground_U0/g0_b0_i_23_n_5\,
      O => \xCount_V[9]_i_14_n_5\
    );
\xCount_V[9]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C462319880402010"
    )
        port map (
      I0 => \xCount_V_reg[9]_i_5_0\(2),
      I1 => \xCount_V_reg[9]_i_5_0\(3),
      I2 => \tpgBackground_U0/g0_b0_i_24_n_5\,
      I3 => \^q\(6),
      I4 => \^q\(7),
      I5 => \tpgBackground_U0/g0_b0_i_25_n_5\,
      O => \xCount_V[9]_i_15_n_5\
    );
\xCount_V[9]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08616108"
    )
        port map (
      I0 => \tpgBackground_U0/g0_b0_i_26_n_5\,
      I1 => \^q\(4),
      I2 => \xCount_V_reg[9]_i_5_0\(0),
      I3 => \xCount_V_reg[9]_i_5_0\(1),
      I4 => \^q\(5),
      O => \xCount_V[9]_i_16_n_5\
    );
\xCount_V[9]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => \tpgBackground_U0/g0_b0_i_17_n_5\,
      I1 => \^q\(13),
      I2 => \xCount_V_reg[9]_i_5_0\(9),
      I3 => \tpgBackground_U0/g0_b0_i_19_n_5\,
      O => \int_width_reg[13]_2\(0)
    );
\xCount_V[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33033000BFBFB3A0"
    )
        port map (
      I0 => \tpgBackground_U0/g0_b0_i_17_n_5\,
      I1 => \xCount_V_reg[9]_i_5_0\(8),
      I2 => \^q\(13),
      I3 => \tpgBackground_U0/g0_b0_i_18_n_5\,
      I4 => \tpgBackground_U0/g0_b0_i_19_n_5\,
      I5 => \xCount_V_reg[9]_i_5_0\(9),
      O => \xCount_V[9]_i_7_n_5\
    );
\xCount_V[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7331107773301000"
    )
        port map (
      I0 => \xCount_V_reg[9]_i_5_0\(6),
      I1 => \xCount_V_reg[9]_i_5_0\(7),
      I2 => \tpgBackground_U0/g0_b0_i_20_n_5\,
      I3 => \^q\(10),
      I4 => \^q\(11),
      I5 => \tpgBackground_U0/g0_b0_i_21_n_5\,
      O => \xCount_V[9]_i_8_n_5\
    );
\xCount_V[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A00CF0ACFAEC"
    )
        port map (
      I0 => \tpgBackground_U0/g0_b0_i_22_n_5\,
      I1 => \tpgBackground_U0/g0_b0_i_23_n_5\,
      I2 => \^q\(9),
      I3 => \^q\(8),
      I4 => \xCount_V_reg[9]_i_5_0\(4),
      I5 => \xCount_V_reg[9]_i_5_0\(5),
      O => \xCount_V[9]_i_9_n_5\
    );
\xCount_V_1[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666666666669"
    )
        port map (
      I0 => g0_b0_i_1_0(0),
      I1 => \^q\(4),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \xCount_V_1_reg[7]\(0)
    );
\xCount_V_1[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9956AA56"
    )
        port map (
      I0 => g0_b0_i_1_0(7),
      I1 => \^q\(10),
      I2 => \tpgBackground_U0/g0_b0_i_20_n_5\,
      I3 => \^q\(11),
      I4 => \tpgBackground_U0/g0_b0_i_21_n_5\,
      O => \xCount_V_1_reg[7]\(7)
    );
\xCount_V_1[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA55556AAAA5556"
    )
        port map (
      I0 => g0_b0_i_1_0(6),
      I1 => \tpgBackground_U0/g0_b0_i_22_n_5\,
      I2 => \^q\(8),
      I3 => \^q\(9),
      I4 => \^q\(10),
      I5 => \tpgBackground_U0/g0_b0_i_23_n_5\,
      O => \xCount_V_1_reg[7]\(6)
    );
\xCount_V_1[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9956AA56"
    )
        port map (
      I0 => g0_b0_i_1_0(5),
      I1 => \^q\(8),
      I2 => \tpgBackground_U0/g0_b0_i_22_n_5\,
      I3 => \^q\(9),
      I4 => \tpgBackground_U0/g0_b0_i_23_n_5\,
      O => \xCount_V_1_reg[7]\(5)
    );
\xCount_V_1[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555556AAAA5556"
    )
        port map (
      I0 => g0_b0_i_1_0(4),
      I1 => \tpgBackground_U0/g0_b0_i_24_n_5\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      I4 => \^q\(8),
      I5 => \tpgBackground_U0/g0_b0_i_23_n_5\,
      O => \xCount_V_1_reg[7]\(4)
    );
\xCount_V_1[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA99955555666"
    )
        port map (
      I0 => g0_b0_i_1_0(3),
      I1 => \^q\(6),
      I2 => \^q\(4),
      I3 => \tpgBackground_U0/g0_b0_i_26_n_5\,
      I4 => \^q\(5),
      I5 => \^q\(7),
      O => \xCount_V_1_reg[7]\(3)
    );
\xCount_V_1[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9995666"
    )
        port map (
      I0 => g0_b0_i_1_0(2),
      I1 => \^q\(5),
      I2 => \tpgBackground_U0/g0_b0_i_26_n_5\,
      I3 => \^q\(4),
      I4 => \^q\(6),
      O => \xCount_V_1_reg[7]\(2)
    );
\xCount_V_1[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => g0_b0_i_1_0(1),
      I1 => \^q\(5),
      I2 => \^q\(4),
      I3 => \tpgBackground_U0/g0_b0_i_26_n_5\,
      O => \xCount_V_1_reg[7]\(1)
    );
\xCount_V_1[9]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => \tpgBackground_U0/g0_b0_i_17_n_5\,
      I1 => \^q\(13),
      I2 => g0_b0_i_1_0(9),
      I3 => \tpgBackground_U0/g0_b0_i_19_n_5\,
      O => \int_width_reg[13]_0\(0)
    );
\xCount_V_2[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666666666669"
    )
        port map (
      I0 => \g0_b0__0_i_1_0\(0),
      I1 => \^q\(4),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \xCount_V_2_reg[7]\(0)
    );
\xCount_V_2[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9956AA56"
    )
        port map (
      I0 => \g0_b0__0_i_1_0\(7),
      I1 => \^q\(10),
      I2 => \tpgBackground_U0/g0_b0_i_20_n_5\,
      I3 => \^q\(11),
      I4 => \tpgBackground_U0/g0_b0_i_21_n_5\,
      O => \xCount_V_2_reg[7]\(7)
    );
\xCount_V_2[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA55556AAAA5556"
    )
        port map (
      I0 => \g0_b0__0_i_1_0\(6),
      I1 => \tpgBackground_U0/g0_b0_i_22_n_5\,
      I2 => \^q\(8),
      I3 => \^q\(9),
      I4 => \^q\(10),
      I5 => \tpgBackground_U0/g0_b0_i_23_n_5\,
      O => \xCount_V_2_reg[7]\(6)
    );
\xCount_V_2[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9956AA56"
    )
        port map (
      I0 => \g0_b0__0_i_1_0\(5),
      I1 => \^q\(8),
      I2 => \tpgBackground_U0/g0_b0_i_22_n_5\,
      I3 => \^q\(9),
      I4 => \tpgBackground_U0/g0_b0_i_23_n_5\,
      O => \xCount_V_2_reg[7]\(5)
    );
\xCount_V_2[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555556AAAA5556"
    )
        port map (
      I0 => \g0_b0__0_i_1_0\(4),
      I1 => \tpgBackground_U0/g0_b0_i_24_n_5\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      I4 => \^q\(8),
      I5 => \tpgBackground_U0/g0_b0_i_23_n_5\,
      O => \xCount_V_2_reg[7]\(4)
    );
\xCount_V_2[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA99955555666"
    )
        port map (
      I0 => \g0_b0__0_i_1_0\(3),
      I1 => \^q\(6),
      I2 => \^q\(4),
      I3 => \tpgBackground_U0/g0_b0_i_26_n_5\,
      I4 => \^q\(5),
      I5 => \^q\(7),
      O => \xCount_V_2_reg[7]\(3)
    );
\xCount_V_2[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9995666"
    )
        port map (
      I0 => \g0_b0__0_i_1_0\(2),
      I1 => \^q\(5),
      I2 => \tpgBackground_U0/g0_b0_i_26_n_5\,
      I3 => \^q\(4),
      I4 => \^q\(6),
      O => \xCount_V_2_reg[7]\(2)
    );
\xCount_V_2[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \g0_b0__0_i_1_0\(1),
      I1 => \^q\(5),
      I2 => \^q\(4),
      I3 => \tpgBackground_U0/g0_b0_i_26_n_5\,
      O => \xCount_V_2_reg[7]\(1)
    );
\xCount_V_2[9]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => \tpgBackground_U0/g0_b0_i_17_n_5\,
      I1 => \^q\(13),
      I2 => \g0_b0__0_i_1_0\(9),
      I3 => \tpgBackground_U0/g0_b0_i_19_n_5\,
      O => \int_width_reg[13]_1\(0)
    );
\xCount_V_3[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666666666669"
    )
        port map (
      I0 => \g0_b0__2_i_4_0\(0),
      I1 => \^q\(4),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \xCount_V_3_reg[7]\(0)
    );
\xCount_V_3[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9956AA56"
    )
        port map (
      I0 => \g0_b0__2_i_4_0\(7),
      I1 => \^q\(10),
      I2 => \tpgBackground_U0/g0_b0_i_20_n_5\,
      I3 => \^q\(11),
      I4 => \tpgBackground_U0/g0_b0_i_21_n_5\,
      O => \xCount_V_3_reg[7]\(7)
    );
\xCount_V_3[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA55556AAAA5556"
    )
        port map (
      I0 => \g0_b0__2_i_4_0\(6),
      I1 => \tpgBackground_U0/g0_b0_i_22_n_5\,
      I2 => \^q\(8),
      I3 => \^q\(9),
      I4 => \^q\(10),
      I5 => \tpgBackground_U0/g0_b0_i_23_n_5\,
      O => \xCount_V_3_reg[7]\(6)
    );
\xCount_V_3[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9956AA56"
    )
        port map (
      I0 => \g0_b0__2_i_4_0\(5),
      I1 => \^q\(8),
      I2 => \tpgBackground_U0/g0_b0_i_22_n_5\,
      I3 => \^q\(9),
      I4 => \tpgBackground_U0/g0_b0_i_23_n_5\,
      O => \xCount_V_3_reg[7]\(5)
    );
\xCount_V_3[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555556AAAA5556"
    )
        port map (
      I0 => \g0_b0__2_i_4_0\(4),
      I1 => \tpgBackground_U0/g0_b0_i_24_n_5\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      I4 => \^q\(8),
      I5 => \tpgBackground_U0/g0_b0_i_23_n_5\,
      O => \xCount_V_3_reg[7]\(4)
    );
\xCount_V_3[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA99955555666"
    )
        port map (
      I0 => \g0_b0__2_i_4_0\(3),
      I1 => \^q\(6),
      I2 => \^q\(4),
      I3 => \tpgBackground_U0/g0_b0_i_26_n_5\,
      I4 => \^q\(5),
      I5 => \^q\(7),
      O => \xCount_V_3_reg[7]\(3)
    );
\xCount_V_3[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9995666"
    )
        port map (
      I0 => \g0_b0__2_i_4_0\(2),
      I1 => \^q\(5),
      I2 => \tpgBackground_U0/g0_b0_i_26_n_5\,
      I3 => \^q\(4),
      I4 => \^q\(6),
      O => \xCount_V_3_reg[7]\(2)
    );
\xCount_V_3[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \g0_b0__2_i_4_0\(1),
      I1 => \^q\(5),
      I2 => \^q\(4),
      I3 => \tpgBackground_U0/g0_b0_i_26_n_5\,
      O => \xCount_V_3_reg[7]\(1)
    );
\xCount_V_3[9]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => \tpgBackground_U0/g0_b0_i_17_n_5\,
      I1 => \^q\(13),
      I2 => \g0_b0__2_i_4_0\(9),
      I3 => \tpgBackground_U0/g0_b0_i_19_n_5\,
      O => \int_width_reg[13]_3\(0)
    );
\xCount_V_6[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^ap_return_int_reg_reg[6]\,
      I1 => \xCount_V_6_reg[9]_i_5_0\,
      O => \xCount_V_6_reg[6]\(1)
    );
\xCount_V_6[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^ap_return_int_reg_reg[3]\,
      I1 => \xCount_V_6[9]_i_29\,
      O => \xCount_V_6_reg[6]\(0)
    );
\xCount_V_6[9]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F66F"
    )
        port map (
      I0 => \^ap_return_int_reg_reg[3]\,
      I1 => \xCount_V_6[9]_i_29\,
      I2 => \^ap_return_int_reg_reg[2]\,
      I3 => \xCount_V_6[9]_i_29_0\,
      O => \xCount_V_6_reg[3]\
    );
\xCount_V_6[9]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^ap_return_int_reg_reg[7]\,
      I1 => \xCount_V_6_reg[9]_i_5\,
      I2 => \^ap_return_int_reg_reg[6]\,
      I3 => \xCount_V_6_reg[9]_i_5_0\,
      O => \xCount_V_6_reg[7]\
    );
\xCount_V_6[9]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ap_return_int_reg_reg[7]\,
      I1 => \xCount_V_6_reg[9]_i_5\,
      I2 => \^ap_return_int_reg_reg[6]\,
      I3 => \xCount_V_6_reg[9]_i_5_0\,
      O => \xCount_V_6_reg[7]_0\(0)
    );
\xCount_V_6[9]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCC3AAAAAAAA"
    )
        port map (
      I0 => \xCount_V_7[8]_i_4\(1),
      I1 => \^q\(7),
      I2 => \^q\(5),
      I3 => \^int_width_reg[4]_0\,
      I4 => \^q\(6),
      I5 => ap_ce_reg,
      O => \^ap_return_int_reg_reg[3]\
    );
\xCount_V_7[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^ap_return_int_reg_reg[6]\,
      I1 => \xCount_V_7_reg[7]_i_2\(2),
      O => \xCount_V_7_reg[6]\(1)
    );
\xCount_V_7[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^ap_return_int_reg_reg[3]\,
      I1 => \xCount_V_7_reg[7]_i_2\(1),
      O => \xCount_V_7_reg[6]\(0)
    );
\xCount_V_7[9]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3CC3AAAA"
    )
        port map (
      I0 => \xCount_V_7[8]_i_4\(2),
      I1 => \ap_return_int_reg[8]_i_2_n_5\,
      I2 => \ap_return_int_reg[8]_i_3_n_5\,
      I3 => \^q\(10),
      I4 => ap_ce_reg,
      O => \^ap_return_int_reg_reg[6]\
    );
\xCount_V_7[9]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"333C5555"
    )
        port map (
      I0 => \xCount_V_7[8]_i_4\(0),
      I1 => \^q\(6),
      I2 => \^int_width_reg[4]_0\,
      I3 => \^q\(5),
      I4 => ap_ce_reg,
      O => \^ap_return_int_reg_reg[2]\
    );
\xCount_V_7[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3CF0C30AAAAAAAA"
    )
        port map (
      I0 => \xCount_V_7[8]_i_4\(3),
      I1 => \ap_return_int_reg[8]_i_2_n_5\,
      I2 => \^q\(10),
      I3 => \ap_return_int_reg[8]_i_3_n_5\,
      I4 => \^q\(11),
      I5 => ap_ce_reg,
      O => \^ap_return_int_reg_reg[7]\
    );
\xCount_V_reg[9]_i_5\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_xCount_V_reg[9]_i_5_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \xCount_V_reg[8]\(0),
      CO(3) => \xCount_V_reg[9]_i_5_n_9\,
      CO(2) => \xCount_V_reg[9]_i_5_n_10\,
      CO(1) => \xCount_V_reg[9]_i_5_n_11\,
      CO(0) => \xCount_V_reg[9]_i_5_n_12\,
      DI(7 downto 5) => B"000",
      DI(4) => \xCount_V[9]_i_7_n_5\,
      DI(3) => \xCount_V[9]_i_8_n_5\,
      DI(2) => \xCount_V[9]_i_9_n_5\,
      DI(1) => \xCount_V[9]_i_10_n_5\,
      DI(0) => \xCount_V[9]_i_11_n_5\,
      O(7 downto 0) => \NLW_xCount_V_reg[9]_i_5_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => \xCount_V[9]_i_12_n_5\,
      S(3) => \xCount_V[9]_i_13_n_5\,
      S(2) => \xCount_V[9]_i_14_n_5\,
      S(1) => \xCount_V[9]_i_15_n_5\,
      S(0) => \xCount_V[9]_i_16_n_5\
    );
\zonePlateVDelta[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ZplateVerContDelta(8),
      I1 => \zonePlateVDelta_reg[15]_i_2_0\(8),
      O => \zonePlateVDelta[15]_i_10_n_5\
    );
\zonePlateVDelta[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ZplateVerContDelta(14),
      I1 => \zonePlateVDelta_reg[15]_i_2_0\(14),
      O => \zonePlateVDelta[15]_i_4_n_5\
    );
\zonePlateVDelta[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ZplateVerContDelta(13),
      I1 => \zonePlateVDelta_reg[15]_i_2_0\(13),
      O => \zonePlateVDelta[15]_i_5_n_5\
    );
\zonePlateVDelta[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ZplateVerContDelta(12),
      I1 => \zonePlateVDelta_reg[15]_i_2_0\(12),
      O => \zonePlateVDelta[15]_i_6_n_5\
    );
\zonePlateVDelta[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ZplateVerContDelta(11),
      I1 => \zonePlateVDelta_reg[15]_i_2_0\(11),
      O => \zonePlateVDelta[15]_i_7_n_5\
    );
\zonePlateVDelta[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ZplateVerContDelta(10),
      I1 => \zonePlateVDelta_reg[15]_i_2_0\(10),
      O => \zonePlateVDelta[15]_i_8_n_5\
    );
\zonePlateVDelta[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ZplateVerContDelta(9),
      I1 => \zonePlateVDelta_reg[15]_i_2_0\(9),
      O => \zonePlateVDelta[15]_i_9_n_5\
    );
\zonePlateVDelta[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ZplateVerContDelta(0),
      I1 => \zonePlateVDelta_reg[15]_i_2_0\(0),
      O => \zonePlateVDelta[7]_i_10_n_5\
    );
\zonePlateVDelta[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ZplateVerContDelta(7),
      I1 => \zonePlateVDelta_reg[15]_i_2_0\(7),
      O => \zonePlateVDelta[7]_i_3_n_5\
    );
\zonePlateVDelta[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ZplateVerContDelta(6),
      I1 => \zonePlateVDelta_reg[15]_i_2_0\(6),
      O => \zonePlateVDelta[7]_i_4_n_5\
    );
\zonePlateVDelta[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ZplateVerContDelta(5),
      I1 => \zonePlateVDelta_reg[15]_i_2_0\(5),
      O => \zonePlateVDelta[7]_i_5_n_5\
    );
\zonePlateVDelta[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ZplateVerContDelta(4),
      I1 => \zonePlateVDelta_reg[15]_i_2_0\(4),
      O => \zonePlateVDelta[7]_i_6_n_5\
    );
\zonePlateVDelta[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ZplateVerContDelta(3),
      I1 => \zonePlateVDelta_reg[15]_i_2_0\(3),
      O => \zonePlateVDelta[7]_i_7_n_5\
    );
\zonePlateVDelta[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ZplateVerContDelta(2),
      I1 => \zonePlateVDelta_reg[15]_i_2_0\(2),
      O => \zonePlateVDelta[7]_i_8_n_5\
    );
\zonePlateVDelta[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ZplateVerContDelta(1),
      I1 => \zonePlateVDelta_reg[15]_i_2_0\(1),
      O => \zonePlateVDelta[7]_i_9_n_5\
    );
\zonePlateVDelta_reg[15]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \zonePlateVDelta_reg[7]_i_2_n_5\,
      CI_TOP => '0',
      CO(7) => \NLW_zonePlateVDelta_reg[15]_i_2_CO_UNCONNECTED\(7),
      CO(6) => \zonePlateVDelta_reg[15]_i_2_n_6\,
      CO(5) => \zonePlateVDelta_reg[15]_i_2_n_7\,
      CO(4) => \zonePlateVDelta_reg[15]_i_2_n_8\,
      CO(3) => \zonePlateVDelta_reg[15]_i_2_n_9\,
      CO(2) => \zonePlateVDelta_reg[15]_i_2_n_10\,
      CO(1) => \zonePlateVDelta_reg[15]_i_2_n_11\,
      CO(0) => \zonePlateVDelta_reg[15]_i_2_n_12\,
      DI(7) => '0',
      DI(6 downto 0) => ZplateVerContDelta(14 downto 8),
      O(7 downto 0) => add_ln1298_fu_1708_p2(15 downto 8),
      S(7) => \zonePlateVDelta_reg[15]\(0),
      S(6) => \zonePlateVDelta[15]_i_4_n_5\,
      S(5) => \zonePlateVDelta[15]_i_5_n_5\,
      S(4) => \zonePlateVDelta[15]_i_6_n_5\,
      S(3) => \zonePlateVDelta[15]_i_7_n_5\,
      S(2) => \zonePlateVDelta[15]_i_8_n_5\,
      S(1) => \zonePlateVDelta[15]_i_9_n_5\,
      S(0) => \zonePlateVDelta[15]_i_10_n_5\
    );
\zonePlateVDelta_reg[7]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \zonePlateVDelta_reg[7]_i_2_n_5\,
      CO(6) => \zonePlateVDelta_reg[7]_i_2_n_6\,
      CO(5) => \zonePlateVDelta_reg[7]_i_2_n_7\,
      CO(4) => \zonePlateVDelta_reg[7]_i_2_n_8\,
      CO(3) => \zonePlateVDelta_reg[7]_i_2_n_9\,
      CO(2) => \zonePlateVDelta_reg[7]_i_2_n_10\,
      CO(1) => \zonePlateVDelta_reg[7]_i_2_n_11\,
      CO(0) => \zonePlateVDelta_reg[7]_i_2_n_12\,
      DI(7 downto 0) => ZplateVerContDelta(7 downto 0),
      O(7 downto 0) => add_ln1298_fu_1708_p2(7 downto 0),
      S(7) => \zonePlateVDelta[7]_i_3_n_5\,
      S(6) => \zonePlateVDelta[7]_i_4_n_5\,
      S(5) => \zonePlateVDelta[7]_i_5_n_5\,
      S(4) => \zonePlateVDelta[7]_i_6_n_5\,
      S(3) => \zonePlateVDelta[7]_i_7_n_5\,
      S(2) => \zonePlateVDelta[7]_i_8_n_5\,
      S(1) => \zonePlateVDelta[7]_i_9_n_5\,
      S(0) => \zonePlateVDelta[7]_i_10_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 is
  port (
    grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TUSER : out STD_LOGIC;
    grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TLAST : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln936_reg_401_reg[0]_0\ : out STD_LOGIC;
    \icmp_ln936_reg_401_reg[0]_1\ : out STD_LOGIC;
    \j_fu_110_reg[10]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \j_fu_110_reg[4]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_reg[0]\ : out STD_LOGIC;
    \phi_ln991_reg_198_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC;
    counter_loc_0_fu_112_reg_0_sp_1 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \tmp_user_V_reg_186_reg[0]_0\ : in STD_LOGIC;
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TREADY_int_regslice : in STD_LOGIC;
    ovrlayYUV_empty_n : in STD_LOGIC;
    \icmp_ln936_reg_401_reg[0]_2\ : in STD_LOGIC;
    \tmp_last_V_reg_405[0]_i_2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln936_reg_401_reg[0]_3\ : in STD_LOGIC;
    \tmp_last_V_reg_405_reg[0]_0\ : in STD_LOGIC;
    \tmp_last_V_reg_405[0]_i_3\ : in STD_LOGIC;
    \ap_CS_fsm_reg[3]_1\ : in STD_LOGIC;
    \ap_CS_fsm_reg[3]_2\ : in STD_LOGIC;
    counter : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    counter_loc_0_fu_112_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    sof_fu_108 : in STD_LOGIC;
    \tmp_last_V_reg_405_reg[0]_1\ : in STD_LOGIC;
    \tmp_last_V_reg_405_reg[0]_2\ : in STD_LOGIC;
    \tmp_last_V_reg_405_reg[0]_3\ : in STD_LOGIC;
    phi_ln991_loc_fu_116 : in STD_LOGIC;
    RSTC : in STD_LOGIC
  );
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 is
  signal \ap_CS_fsm[2]_i_1__3_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_2__0_n_5\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[0]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_NS_fsm19_out : STD_LOGIC;
  signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_i_1_n_5 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__1_n_5\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_5 : STD_LOGIC;
  signal \counter[0]_i_2_n_5\ : STD_LOGIC;
  signal counter_loc_0_fu_112_reg_0_sn_1 : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_ap_ready : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_phi_ln991_out_ap_vld : STD_LOGIC;
  signal \^grp_v_tpghlsdataflow_fu_331_m_axis_video_tlast\ : STD_LOGIC;
  signal \^grp_v_tpghlsdataflow_fu_331_m_axis_video_tuser\ : STD_LOGIC;
  signal \icmp_ln936_reg_401[0]_i_1_n_5\ : STD_LOGIC;
  signal \icmp_ln936_reg_401[0]_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln936_reg_401[0]_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln936_reg_401[0]_i_6_n_5\ : STD_LOGIC;
  signal \^icmp_ln936_reg_401_reg[0]_0\ : STD_LOGIC;
  signal \icmp_ln936_reg_401_reg_n_5_[0]\ : STD_LOGIC;
  signal j_2_fu_228_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \j_fu_110[10]_i_2_n_5\ : STD_LOGIC;
  signal \j_fu_110[10]_i_5_n_5\ : STD_LOGIC;
  signal j_fu_110_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^j_fu_110_reg[10]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_11_in : STD_LOGIC;
  signal phi_ln991_reg_198 : STD_LOGIC;
  signal \phi_ln991_reg_198[0]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_last_V_reg_405[0]_i_14_n_5\ : STD_LOGIC;
  signal \tmp_last_V_reg_405[0]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_last_V_reg_405[0]_i_2_n_5\ : STD_LOGIC;
  signal \tmp_last_V_reg_405[0]_i_6_n_5\ : STD_LOGIC;
  signal \tmp_user_V_reg_186[0]_i_1_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__0\ : label is "soft_lutpair329";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of \counter[0]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \counter_loc_0_fu_112[0]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_ap_start_reg_i_1 : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \icmp_ln936_reg_401[0]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \icmp_ln936_reg_401[0]_i_6\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \j_fu_110[0]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \j_fu_110[10]_i_4\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \j_fu_110[1]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \j_fu_110[2]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \j_fu_110[3]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \j_fu_110[4]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \j_fu_110[6]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \j_fu_110[7]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \j_fu_110[8]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \j_fu_110[9]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \mOutPtr[4]_i_1__1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \mOutPtr[4]_i_3__1\ : label is "soft_lutpair333";
begin
  counter_loc_0_fu_112_reg_0_sp_1 <= counter_loc_0_fu_112_reg_0_sn_1;
  grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TLAST <= \^grp_v_tpghlsdataflow_fu_331_m_axis_video_tlast\;
  grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TUSER <= \^grp_v_tpghlsdataflow_fu_331_m_axis_video_tuser\;
  \icmp_ln936_reg_401_reg[0]_0\ <= \^icmp_ln936_reg_401_reg[0]_0\;
  \j_fu_110_reg[10]_0\(7 downto 0) <= \^j_fu_110_reg[10]_0\(7 downto 0);
\B_V_data_1_state[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \tmp_user_V_reg_186_reg[0]_0\,
      I1 => \icmp_ln936_reg_401_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage0,
      O => \^icmp_ln936_reg_401_reg[0]_0\
    );
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_ap_ready,
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888B8888888B888B"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_phi_ln991_out_ap_vld,
      I3 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_ap_ready,
      I4 => \ap_CS_fsm[2]_i_2__0_n_5\,
      I5 => ap_enable_reg_pp0_iter0,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_2__0_n_5\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter0,
      O => \ap_CS_fsm[2]_i_1__3_n_5\
    );
\ap_CS_fsm[2]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F111F1F11111111"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_2\,
      I1 => \ap_CS_fsm_reg[3]_1\,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_ap_ready,
      I3 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_ap_start_reg,
      I4 => \ap_CS_fsm_reg_n_5_[0]\,
      I5 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[2]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \icmp_ln936_reg_401[0]_i_3_n_5\,
      I1 => ap_condition_pp0_exit_iter0_state2,
      O => \ap_CS_fsm[2]_i_2__0_n_5\
    );
\ap_CS_fsm[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F4F4F444F444"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_1\,
      I1 => \ap_CS_fsm_reg[3]_2\,
      I2 => Q(0),
      I3 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_ap_ready,
      I4 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_ap_start_reg,
      I5 => \ap_CS_fsm_reg_n_5_[0]\,
      O => D(1)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_5_[0]\,
      S => RSTC
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage0,
      R => RSTC
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[2]_i_1__3_n_5\,
      Q => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_phi_ln991_out_ap_vld,
      R => RSTC
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_phi_ln991_out_ap_vld,
      Q => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_ap_ready,
      R => RSTC
    );
ap_enable_reg_pp0_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA800000AA80AA80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_ap_start_reg,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => \ap_CS_fsm[2]_i_2__0_n_5\,
      I5 => ap_CS_fsm_pp0_stage0,
      O => ap_enable_reg_pp0_iter0_i_1_n_5
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0_i_1_n_5,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F40404000000000"
    )
        port map (
      I0 => ap_NS_fsm19_out,
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => \icmp_ln936_reg_401[0]_i_3_n_5\,
      I3 => \ap_CS_fsm[2]_i_2__0_n_5\,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter1_i_1__1_n_5\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__1_n_5\,
      Q => ap_enable_reg_pp0_iter1_reg_n_5,
      R => '0'
    );
\counter[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => counter_loc_0_fu_112_reg(0),
      I1 => \counter[0]_i_2_n_5\,
      I2 => Q(0),
      I3 => counter(0),
      O => counter_loc_0_fu_112_reg_0_sn_1
    );
\counter[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808000808080"
    )
        port map (
      I0 => p_11_in,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \^grp_v_tpghlsdataflow_fu_331_m_axis_video_tuser\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter1_reg_n_5,
      I5 => \icmp_ln936_reg_401_reg_n_5_[0]\,
      O => \counter[0]_i_2_n_5\
    );
\counter_loc_0_fu_112[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBBB888"
    )
        port map (
      I0 => counter(0),
      I1 => SR(0),
      I2 => Q(0),
      I3 => \counter[0]_i_2_n_5\,
      I4 => counter_loc_0_fu_112_reg(0),
      O => \counter_reg[0]\
    );
grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F11"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_2\,
      I1 => \ap_CS_fsm_reg[3]_1\,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_ap_ready,
      I3 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_ap_start_reg,
      O => \ap_CS_fsm_reg[3]_0\
    );
\icmp_ln936_reg_401[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ap_condition_pp0_exit_iter0_state2,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \icmp_ln936_reg_401[0]_i_3_n_5\,
      I3 => \icmp_ln936_reg_401_reg_n_5_[0]\,
      O => \icmp_ln936_reg_401[0]_i_1_n_5\
    );
\icmp_ln936_reg_401[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008008"
    )
        port map (
      I0 => \icmp_ln936_reg_401[0]_i_4_n_5\,
      I1 => \icmp_ln936_reg_401_reg[0]_2\,
      I2 => \tmp_last_V_reg_405[0]_i_2_0\(5),
      I3 => j_fu_110_reg(8),
      I4 => \icmp_ln936_reg_401[0]_i_6_n_5\,
      I5 => \icmp_ln936_reg_401_reg[0]_3\,
      O => ap_condition_pp0_exit_iter0_state2
    );
\icmp_ln936_reg_401[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF0000"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp0_iter1_reg_0(0),
      I2 => m_axis_video_TREADY_int_regslice,
      I3 => ovrlayYUV_empty_n,
      I4 => ap_enable_reg_pp0_iter1_reg_n_5,
      I5 => \icmp_ln936_reg_401_reg_n_5_[0]\,
      O => \icmp_ln936_reg_401[0]_i_3_n_5\
    );
\icmp_ln936_reg_401[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^j_fu_110_reg[10]_0\(3),
      I1 => \tmp_last_V_reg_405[0]_i_2_0\(4),
      I2 => \tmp_last_V_reg_405[0]_i_2_0\(3),
      I3 => j_fu_110_reg(4),
      I4 => \tmp_last_V_reg_405[0]_i_2_0\(0),
      I5 => j_fu_110_reg(0),
      O => \icmp_ln936_reg_401[0]_i_4_n_5\
    );
\icmp_ln936_reg_401[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^j_fu_110_reg[10]_0\(0),
      I1 => \tmp_last_V_reg_405[0]_i_2_0\(1),
      I2 => \^j_fu_110_reg[10]_0\(7),
      I3 => \tmp_last_V_reg_405[0]_i_2_0\(7),
      O => \icmp_ln936_reg_401[0]_i_6_n_5\
    );
\icmp_ln936_reg_401_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln936_reg_401[0]_i_1_n_5\,
      Q => \icmp_ln936_reg_401_reg_n_5_[0]\,
      R => '0'
    );
\j_fu_110[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => j_fu_110_reg(0),
      O => j_2_fu_228_p2(0)
    );
\j_fu_110[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      O => ap_NS_fsm19_out
    );
\j_fu_110[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_11_in,
      I1 => ap_enable_reg_pp0_iter0,
      O => \j_fu_110[10]_i_2_n_5\
    );
\j_fu_110[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^j_fu_110_reg[10]_0\(7),
      I1 => j_fu_110_reg(8),
      I2 => \^j_fu_110_reg[10]_0\(4),
      I3 => \j_fu_110[10]_i_5_n_5\,
      I4 => \^j_fu_110_reg[10]_0\(5),
      I5 => \^j_fu_110_reg[10]_0\(6),
      O => j_2_fu_228_p2(10)
    );
\j_fu_110[10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \icmp_ln936_reg_401[0]_i_3_n_5\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_condition_pp0_exit_iter0_state2,
      O => p_11_in
    );
\j_fu_110[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^j_fu_110_reg[10]_0\(3),
      I1 => \^j_fu_110_reg[10]_0\(2),
      I2 => j_fu_110_reg(0),
      I3 => \^j_fu_110_reg[10]_0\(0),
      I4 => \^j_fu_110_reg[10]_0\(1),
      I5 => j_fu_110_reg(4),
      O => \j_fu_110[10]_i_5_n_5\
    );
\j_fu_110[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => j_fu_110_reg(0),
      I1 => \^j_fu_110_reg[10]_0\(0),
      O => j_2_fu_228_p2(1)
    );
\j_fu_110[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^j_fu_110_reg[10]_0\(1),
      I1 => \^j_fu_110_reg[10]_0\(0),
      I2 => j_fu_110_reg(0),
      O => j_2_fu_228_p2(2)
    );
\j_fu_110[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^j_fu_110_reg[10]_0\(2),
      I1 => j_fu_110_reg(0),
      I2 => \^j_fu_110_reg[10]_0\(0),
      I3 => \^j_fu_110_reg[10]_0\(1),
      O => j_2_fu_228_p2(3)
    );
\j_fu_110[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => j_fu_110_reg(4),
      I1 => \^j_fu_110_reg[10]_0\(1),
      I2 => \^j_fu_110_reg[10]_0\(0),
      I3 => j_fu_110_reg(0),
      I4 => \^j_fu_110_reg[10]_0\(2),
      O => j_2_fu_228_p2(4)
    );
\j_fu_110[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^j_fu_110_reg[10]_0\(3),
      I1 => \^j_fu_110_reg[10]_0\(2),
      I2 => j_fu_110_reg(0),
      I3 => \^j_fu_110_reg[10]_0\(0),
      I4 => \^j_fu_110_reg[10]_0\(1),
      I5 => j_fu_110_reg(4),
      O => j_2_fu_228_p2(5)
    );
\j_fu_110[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^j_fu_110_reg[10]_0\(4),
      I1 => \j_fu_110[10]_i_5_n_5\,
      O => j_2_fu_228_p2(6)
    );
\j_fu_110[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^j_fu_110_reg[10]_0\(5),
      I1 => \j_fu_110[10]_i_5_n_5\,
      I2 => \^j_fu_110_reg[10]_0\(4),
      O => j_2_fu_228_p2(7)
    );
\j_fu_110[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => j_fu_110_reg(8),
      I1 => \^j_fu_110_reg[10]_0\(4),
      I2 => \j_fu_110[10]_i_5_n_5\,
      I3 => \^j_fu_110_reg[10]_0\(5),
      O => j_2_fu_228_p2(8)
    );
\j_fu_110[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^j_fu_110_reg[10]_0\(6),
      I1 => \^j_fu_110_reg[10]_0\(5),
      I2 => \j_fu_110[10]_i_5_n_5\,
      I3 => \^j_fu_110_reg[10]_0\(4),
      I4 => j_fu_110_reg(8),
      O => j_2_fu_228_p2(9)
    );
\j_fu_110_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \j_fu_110[10]_i_2_n_5\,
      D => j_2_fu_228_p2(0),
      Q => j_fu_110_reg(0),
      R => ap_NS_fsm19_out
    );
\j_fu_110_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \j_fu_110[10]_i_2_n_5\,
      D => j_2_fu_228_p2(10),
      Q => \^j_fu_110_reg[10]_0\(7),
      R => ap_NS_fsm19_out
    );
\j_fu_110_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \j_fu_110[10]_i_2_n_5\,
      D => j_2_fu_228_p2(1),
      Q => \^j_fu_110_reg[10]_0\(0),
      R => ap_NS_fsm19_out
    );
\j_fu_110_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \j_fu_110[10]_i_2_n_5\,
      D => j_2_fu_228_p2(2),
      Q => \^j_fu_110_reg[10]_0\(1),
      R => ap_NS_fsm19_out
    );
\j_fu_110_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \j_fu_110[10]_i_2_n_5\,
      D => j_2_fu_228_p2(3),
      Q => \^j_fu_110_reg[10]_0\(2),
      R => ap_NS_fsm19_out
    );
\j_fu_110_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \j_fu_110[10]_i_2_n_5\,
      D => j_2_fu_228_p2(4),
      Q => j_fu_110_reg(4),
      R => ap_NS_fsm19_out
    );
\j_fu_110_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \j_fu_110[10]_i_2_n_5\,
      D => j_2_fu_228_p2(5),
      Q => \^j_fu_110_reg[10]_0\(3),
      R => ap_NS_fsm19_out
    );
\j_fu_110_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \j_fu_110[10]_i_2_n_5\,
      D => j_2_fu_228_p2(6),
      Q => \^j_fu_110_reg[10]_0\(4),
      R => ap_NS_fsm19_out
    );
\j_fu_110_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \j_fu_110[10]_i_2_n_5\,
      D => j_2_fu_228_p2(7),
      Q => \^j_fu_110_reg[10]_0\(5),
      R => ap_NS_fsm19_out
    );
\j_fu_110_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \j_fu_110[10]_i_2_n_5\,
      D => j_2_fu_228_p2(8),
      Q => j_fu_110_reg(8),
      R => ap_NS_fsm19_out
    );
\j_fu_110_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \j_fu_110[10]_i_2_n_5\,
      D => j_2_fu_228_p2(9),
      Q => \^j_fu_110_reg[10]_0\(6),
      R => ap_NS_fsm19_out
    );
\mOutPtr[4]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^icmp_ln936_reg_401_reg[0]_0\,
      I1 => shiftReg_ce,
      O => E(0)
    );
\mOutPtr[4]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^icmp_ln936_reg_401_reg[0]_0\,
      I1 => shiftReg_ce,
      O => \icmp_ln936_reg_401_reg[0]_1\
    );
\phi_ln991_loc_fu_116[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => phi_ln991_reg_198,
      I1 => Q(0),
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_phi_ln991_out_ap_vld,
      I3 => phi_ln991_loc_fu_116,
      O => \phi_ln991_reg_198_reg[0]_0\
    );
\phi_ln991_reg_198[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E2E2E2"
    )
        port map (
      I0 => phi_ln991_reg_198,
      I1 => \^icmp_ln936_reg_401_reg[0]_0\,
      I2 => counter_loc_0_fu_112_reg(0),
      I3 => \ap_CS_fsm_reg_n_5_[0]\,
      I4 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_ap_start_reg,
      O => \phi_ln991_reg_198[0]_i_1_n_5\
    );
\phi_ln991_reg_198_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \phi_ln991_reg_198[0]_i_1_n_5\,
      Q => phi_ln991_reg_198,
      R => '0'
    );
\tmp_last_V_reg_405[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0222FFFF02220000"
    )
        port map (
      I0 => \tmp_last_V_reg_405[0]_i_2_n_5\,
      I1 => \tmp_last_V_reg_405_reg[0]_1\,
      I2 => \tmp_last_V_reg_405_reg[0]_2\,
      I3 => \tmp_last_V_reg_405_reg[0]_3\,
      I4 => p_11_in,
      I5 => \^grp_v_tpghlsdataflow_fu_331_m_axis_video_tlast\,
      O => \tmp_last_V_reg_405[0]_i_1_n_5\
    );
\tmp_last_V_reg_405[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000B00BFFFF"
    )
        port map (
      I0 => \^j_fu_110_reg[10]_0\(0),
      I1 => \tmp_last_V_reg_405[0]_i_2_0\(1),
      I2 => \tmp_last_V_reg_405[0]_i_2_0\(2),
      I3 => \^j_fu_110_reg[10]_0\(1),
      I4 => j_fu_110_reg(0),
      I5 => \tmp_last_V_reg_405[0]_i_2_0\(0),
      O => \tmp_last_V_reg_405[0]_i_14_n_5\
    );
\tmp_last_V_reg_405[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"38C30800080038C3"
    )
        port map (
      I0 => \tmp_last_V_reg_405[0]_i_6_n_5\,
      I1 => j_fu_110_reg(8),
      I2 => \tmp_last_V_reg_405[0]_i_2_0\(5),
      I3 => \tmp_last_V_reg_405_reg[0]_0\,
      I4 => \^j_fu_110_reg[10]_0\(6),
      I5 => \tmp_last_V_reg_405[0]_i_2_0\(6),
      O => \tmp_last_V_reg_405[0]_i_2_n_5\
    );
\tmp_last_V_reg_405[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F40"
    )
        port map (
      I0 => \^j_fu_110_reg[10]_0\(7),
      I1 => \tmp_last_V_reg_405[0]_i_2_0\(7),
      I2 => \^j_fu_110_reg[10]_0\(6),
      I3 => \tmp_last_V_reg_405[0]_i_2_0\(6),
      O => \tmp_last_V_reg_405[0]_i_6_n_5\
    );
\tmp_last_V_reg_405[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EBBE"
    )
        port map (
      I0 => \tmp_last_V_reg_405[0]_i_14_n_5\,
      I1 => j_fu_110_reg(4),
      I2 => \tmp_last_V_reg_405[0]_i_2_0\(3),
      I3 => \tmp_last_V_reg_405[0]_i_3\,
      O => \j_fu_110_reg[4]_0\
    );
\tmp_last_V_reg_405_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_last_V_reg_405[0]_i_1_n_5\,
      Q => \^grp_v_tpghlsdataflow_fu_331_m_axis_video_tlast\,
      R => '0'
    );
\tmp_user_V_reg_186[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80BF8080"
    )
        port map (
      I0 => sof_fu_108,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_ap_start_reg,
      I3 => \^icmp_ln936_reg_401_reg[0]_0\,
      I4 => \^grp_v_tpghlsdataflow_fu_331_m_axis_video_tuser\,
      O => \tmp_user_V_reg_186[0]_i_1_n_5\
    );
\tmp_user_V_reg_186_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_user_V_reg_186[0]_i_1_n_5\,
      Q => \^grp_v_tpghlsdataflow_fu_331_m_axis_video_tuser\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_1;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_1 is
  signal p_reg_reg_n_110 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 17 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "AD",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 0,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 0) => B"111111111111111111111111111111",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 16) => B"00",
      B(15 downto 1) => B(14 downto 0),
      B(0) => '0',
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => ap_block_pp0_stage0_subdone,
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_block_pp0_stage0_subdone,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_block_pp0_stage0_subdone,
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(26 downto 16) => B"00000000000",
      D(15 downto 1) => B(14 downto 0),
      D(0) => '0',
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 17) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 17),
      P(16 downto 1) => D(15 downto 0),
      P(0) => p_reg_reg_n_110,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_fifo_w48_d16_S_shiftReg is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    ap_clk : in STD_LOGIC
  );
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_fifo_w48_d16_S_shiftReg;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_fifo_w48_d16_S_shiftReg is
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[15][0]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[15][0]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][0]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][10]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][10]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][10]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][11]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][11]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][11]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][12]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][12]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][12]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][13]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][13]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][13]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][14]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][14]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][14]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][15]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][15]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][15]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][16]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][16]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][16]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][17]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][17]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][17]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][18]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][18]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][18]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][19]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][19]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][19]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][1]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][1]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][1]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][20]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][20]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][20]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][21]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][21]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][21]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][22]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][22]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][22]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][23]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][23]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][23]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][24]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][24]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][24]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][25]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][25]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][25]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][26]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][26]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][26]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][27]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][27]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][27]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][28]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][28]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][28]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][29]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][29]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][29]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][2]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][2]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][2]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][30]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][30]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][30]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][31]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][31]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][31]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][32]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][32]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][32]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][33]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][33]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][33]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][34]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][34]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][34]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][35]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][35]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][35]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][36]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][36]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][36]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][37]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][37]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][37]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][38]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][38]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][38]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][39]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][39]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][39]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][3]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][3]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][3]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][40]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][40]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][40]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][41]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][41]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][41]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][42]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][42]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][42]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][43]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][43]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][43]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][44]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][44]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][44]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][45]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][45]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][45]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][46]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][46]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][46]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][47]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][47]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][47]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][4]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][4]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][4]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][5]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][5]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][5]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][6]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][6]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][6]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][7]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][7]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][7]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][8]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][8]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][8]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][9]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][9]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][9]_srl16 ";
begin
\SRL_SIG_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(4),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[15][0]_srl16_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      O => shiftReg_addr(2)
    );
\SRL_SIG_reg[15][0]_srl16_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      O => shiftReg_addr(3)
    );
\SRL_SIG_reg[15][10]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[15][11]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[15][12]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[15][13]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[15][14]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[15][15]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[15][16]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(16),
      Q => \out\(16)
    );
\SRL_SIG_reg[15][17]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(17),
      Q => \out\(17)
    );
\SRL_SIG_reg[15][18]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(18),
      Q => \out\(18)
    );
\SRL_SIG_reg[15][19]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(19),
      Q => \out\(19)
    );
\SRL_SIG_reg[15][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[15][20]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(20),
      Q => \out\(20)
    );
\SRL_SIG_reg[15][21]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(21),
      Q => \out\(21)
    );
\SRL_SIG_reg[15][22]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(22),
      Q => \out\(22)
    );
\SRL_SIG_reg[15][23]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(23),
      Q => \out\(23)
    );
\SRL_SIG_reg[15][24]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(24),
      Q => \out\(24)
    );
\SRL_SIG_reg[15][25]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(25),
      Q => \out\(25)
    );
\SRL_SIG_reg[15][26]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(26),
      Q => \out\(26)
    );
\SRL_SIG_reg[15][27]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(27),
      Q => \out\(27)
    );
\SRL_SIG_reg[15][28]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(28),
      Q => \out\(28)
    );
\SRL_SIG_reg[15][29]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(29),
      Q => \out\(29)
    );
\SRL_SIG_reg[15][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[15][30]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(30),
      Q => \out\(30)
    );
\SRL_SIG_reg[15][31]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(31),
      Q => \out\(31)
    );
\SRL_SIG_reg[15][32]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(32),
      Q => \out\(32)
    );
\SRL_SIG_reg[15][33]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(33),
      Q => \out\(33)
    );
\SRL_SIG_reg[15][34]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(34),
      Q => \out\(34)
    );
\SRL_SIG_reg[15][35]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(35),
      Q => \out\(35)
    );
\SRL_SIG_reg[15][36]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(36),
      Q => \out\(36)
    );
\SRL_SIG_reg[15][37]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(37),
      Q => \out\(37)
    );
\SRL_SIG_reg[15][38]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(38),
      Q => \out\(38)
    );
\SRL_SIG_reg[15][39]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(39),
      Q => \out\(39)
    );
\SRL_SIG_reg[15][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[15][40]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(40),
      Q => \out\(40)
    );
\SRL_SIG_reg[15][41]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(41),
      Q => \out\(41)
    );
\SRL_SIG_reg[15][42]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(42),
      Q => \out\(42)
    );
\SRL_SIG_reg[15][43]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(43),
      Q => \out\(43)
    );
\SRL_SIG_reg[15][44]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(44),
      Q => \out\(44)
    );
\SRL_SIG_reg[15][45]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(45),
      Q => \out\(45)
    );
\SRL_SIG_reg[15][46]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(46),
      Q => \out\(46)
    );
\SRL_SIG_reg[15][47]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(47),
      Q => \out\(47)
    );
\SRL_SIG_reg[15][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[15][5]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[15][6]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[15][7]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[15][8]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[15][9]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_fifo_w48_d16_S_shiftReg_26 is
  port (
    \int_colorFormat_reg[0]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \B_V_data_1_payload_A_reg[16]\ : in STD_LOGIC;
    \B_V_data_1_payload_A_reg[16]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    shiftReg_ce : in STD_LOGIC;
    \B_V_data_1_payload_A_reg[47]\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_fifo_w48_d16_S_shiftReg_26 : entity is "design_1_v_tpg_0_0_fifo_w48_d16_S_shiftReg";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_fifo_w48_d16_S_shiftReg_26;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_fifo_w48_d16_S_shiftReg_26 is
  signal \^out\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[15][0]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[15][0]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][0]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][10]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][10]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][10]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][11]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][11]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][11]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][12]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][12]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][12]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][13]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][13]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][13]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][14]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][14]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][14]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][15]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][15]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][15]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][16]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][16]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][16]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][17]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][17]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][17]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][18]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][18]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][18]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][19]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][19]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][19]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][1]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][1]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][1]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][20]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][20]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][20]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][21]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][21]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][21]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][22]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][22]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][22]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][23]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][23]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][23]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][24]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][24]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][24]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][25]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][25]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][25]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][26]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][26]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][26]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][27]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][27]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][27]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][28]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][28]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][28]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][29]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][29]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][29]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][2]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][2]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][2]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][30]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][30]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][30]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][31]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][31]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][31]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][32]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][32]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][32]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][33]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][33]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][33]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][34]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][34]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][34]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][35]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][35]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][35]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][36]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][36]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][36]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][37]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][37]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][37]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][38]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][38]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][38]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][39]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][39]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][39]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][3]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][3]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][3]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][40]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][40]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][40]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][41]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][41]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][41]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][42]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][42]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][42]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][43]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][43]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][43]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][44]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][44]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][44]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][45]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][45]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][45]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][46]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][46]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][46]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][47]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][47]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][47]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][4]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][4]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][4]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][5]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][5]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][5]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][6]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][6]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][6]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][7]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][7]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][7]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][8]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][8]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][8]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][9]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][9]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][9]_srl16 ";
begin
  \out\(47 downto 0) <= \^out\(47 downto 0);
\B_V_data_1_payload_A[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD75A820"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[16]\,
      I1 => \B_V_data_1_payload_A_reg[16]_0\(0),
      I2 => \^out\(0),
      I3 => \^out\(16),
      I4 => \^out\(24),
      O => \int_colorFormat_reg[0]\(0)
    );
\B_V_data_1_payload_A[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD75A820"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[16]\,
      I1 => \B_V_data_1_payload_A_reg[16]_0\(0),
      I2 => \^out\(1),
      I3 => \^out\(17),
      I4 => \^out\(25),
      O => \int_colorFormat_reg[0]\(1)
    );
\B_V_data_1_payload_A[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD75A820"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[16]\,
      I1 => \B_V_data_1_payload_A_reg[16]_0\(0),
      I2 => \^out\(2),
      I3 => \^out\(18),
      I4 => \^out\(26),
      O => \int_colorFormat_reg[0]\(2)
    );
\B_V_data_1_payload_A[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD75A820"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[16]\,
      I1 => \B_V_data_1_payload_A_reg[16]_0\(0),
      I2 => \^out\(3),
      I3 => \^out\(19),
      I4 => \^out\(27),
      O => \int_colorFormat_reg[0]\(3)
    );
\B_V_data_1_payload_A[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD75A820"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[16]\,
      I1 => \B_V_data_1_payload_A_reg[16]_0\(0),
      I2 => \^out\(4),
      I3 => \^out\(20),
      I4 => \^out\(28),
      O => \int_colorFormat_reg[0]\(4)
    );
\B_V_data_1_payload_A[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD75A820"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[16]\,
      I1 => \B_V_data_1_payload_A_reg[16]_0\(0),
      I2 => \^out\(5),
      I3 => \^out\(21),
      I4 => \^out\(29),
      O => \int_colorFormat_reg[0]\(5)
    );
\B_V_data_1_payload_A[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD75A820"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[16]\,
      I1 => \B_V_data_1_payload_A_reg[16]_0\(0),
      I2 => \^out\(6),
      I3 => \^out\(22),
      I4 => \^out\(30),
      O => \int_colorFormat_reg[0]\(6)
    );
\B_V_data_1_payload_A[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD75A820"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[16]\,
      I1 => \B_V_data_1_payload_A_reg[16]_0\(0),
      I2 => \^out\(7),
      I3 => \^out\(23),
      I4 => \^out\(31),
      O => \int_colorFormat_reg[0]\(7)
    );
\B_V_data_1_payload_A[40]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD75A820"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[16]\,
      I1 => \B_V_data_1_payload_A_reg[16]_0\(0),
      I2 => \^out\(24),
      I3 => \^out\(40),
      I4 => \^out\(16),
      O => \int_colorFormat_reg[0]\(8)
    );
\B_V_data_1_payload_A[41]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD75A820"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[16]\,
      I1 => \B_V_data_1_payload_A_reg[16]_0\(0),
      I2 => \^out\(25),
      I3 => \^out\(41),
      I4 => \^out\(17),
      O => \int_colorFormat_reg[0]\(9)
    );
\B_V_data_1_payload_A[42]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD75A820"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[16]\,
      I1 => \B_V_data_1_payload_A_reg[16]_0\(0),
      I2 => \^out\(26),
      I3 => \^out\(42),
      I4 => \^out\(18),
      O => \int_colorFormat_reg[0]\(10)
    );
\B_V_data_1_payload_A[43]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD75A820"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[16]\,
      I1 => \B_V_data_1_payload_A_reg[16]_0\(0),
      I2 => \^out\(27),
      I3 => \^out\(43),
      I4 => \^out\(19),
      O => \int_colorFormat_reg[0]\(11)
    );
\B_V_data_1_payload_A[44]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD75A820"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[16]\,
      I1 => \B_V_data_1_payload_A_reg[16]_0\(0),
      I2 => \^out\(28),
      I3 => \^out\(44),
      I4 => \^out\(20),
      O => \int_colorFormat_reg[0]\(12)
    );
\B_V_data_1_payload_A[45]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD75A820"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[16]\,
      I1 => \B_V_data_1_payload_A_reg[16]_0\(0),
      I2 => \^out\(29),
      I3 => \^out\(45),
      I4 => \^out\(21),
      O => \int_colorFormat_reg[0]\(13)
    );
\B_V_data_1_payload_A[46]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD75A820"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[16]\,
      I1 => \B_V_data_1_payload_A_reg[16]_0\(0),
      I2 => \^out\(30),
      I3 => \^out\(46),
      I4 => \^out\(22),
      O => \int_colorFormat_reg[0]\(14)
    );
\B_V_data_1_payload_A[47]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD75A820"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[16]\,
      I1 => \B_V_data_1_payload_A_reg[16]_0\(0),
      I2 => \^out\(31),
      I3 => \^out\(47),
      I4 => \^out\(23),
      O => \int_colorFormat_reg[0]\(15)
    );
\SRL_SIG_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \B_V_data_1_payload_A_reg[47]\(0),
      Q => \^out\(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(4),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[15][0]_srl16_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      O => shiftReg_addr(2)
    );
\SRL_SIG_reg[15][0]_srl16_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      O => shiftReg_addr(3)
    );
\SRL_SIG_reg[15][10]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \B_V_data_1_payload_A_reg[47]\(10),
      Q => \^out\(10)
    );
\SRL_SIG_reg[15][11]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \B_V_data_1_payload_A_reg[47]\(11),
      Q => \^out\(11)
    );
\SRL_SIG_reg[15][12]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \B_V_data_1_payload_A_reg[47]\(12),
      Q => \^out\(12)
    );
\SRL_SIG_reg[15][13]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \B_V_data_1_payload_A_reg[47]\(13),
      Q => \^out\(13)
    );
\SRL_SIG_reg[15][14]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \B_V_data_1_payload_A_reg[47]\(14),
      Q => \^out\(14)
    );
\SRL_SIG_reg[15][15]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \B_V_data_1_payload_A_reg[47]\(15),
      Q => \^out\(15)
    );
\SRL_SIG_reg[15][16]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \B_V_data_1_payload_A_reg[47]\(16),
      Q => \^out\(16)
    );
\SRL_SIG_reg[15][17]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \B_V_data_1_payload_A_reg[47]\(17),
      Q => \^out\(17)
    );
\SRL_SIG_reg[15][18]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \B_V_data_1_payload_A_reg[47]\(18),
      Q => \^out\(18)
    );
\SRL_SIG_reg[15][19]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \B_V_data_1_payload_A_reg[47]\(19),
      Q => \^out\(19)
    );
\SRL_SIG_reg[15][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \B_V_data_1_payload_A_reg[47]\(1),
      Q => \^out\(1)
    );
\SRL_SIG_reg[15][20]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \B_V_data_1_payload_A_reg[47]\(20),
      Q => \^out\(20)
    );
\SRL_SIG_reg[15][21]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \B_V_data_1_payload_A_reg[47]\(21),
      Q => \^out\(21)
    );
\SRL_SIG_reg[15][22]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \B_V_data_1_payload_A_reg[47]\(22),
      Q => \^out\(22)
    );
\SRL_SIG_reg[15][23]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \B_V_data_1_payload_A_reg[47]\(23),
      Q => \^out\(23)
    );
\SRL_SIG_reg[15][24]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \B_V_data_1_payload_A_reg[47]\(24),
      Q => \^out\(24)
    );
\SRL_SIG_reg[15][25]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \B_V_data_1_payload_A_reg[47]\(25),
      Q => \^out\(25)
    );
\SRL_SIG_reg[15][26]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \B_V_data_1_payload_A_reg[47]\(26),
      Q => \^out\(26)
    );
\SRL_SIG_reg[15][27]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \B_V_data_1_payload_A_reg[47]\(27),
      Q => \^out\(27)
    );
\SRL_SIG_reg[15][28]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \B_V_data_1_payload_A_reg[47]\(28),
      Q => \^out\(28)
    );
\SRL_SIG_reg[15][29]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \B_V_data_1_payload_A_reg[47]\(29),
      Q => \^out\(29)
    );
\SRL_SIG_reg[15][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \B_V_data_1_payload_A_reg[47]\(2),
      Q => \^out\(2)
    );
\SRL_SIG_reg[15][30]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \B_V_data_1_payload_A_reg[47]\(30),
      Q => \^out\(30)
    );
\SRL_SIG_reg[15][31]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \B_V_data_1_payload_A_reg[47]\(31),
      Q => \^out\(31)
    );
\SRL_SIG_reg[15][32]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \B_V_data_1_payload_A_reg[47]\(32),
      Q => \^out\(32)
    );
\SRL_SIG_reg[15][33]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \B_V_data_1_payload_A_reg[47]\(33),
      Q => \^out\(33)
    );
\SRL_SIG_reg[15][34]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \B_V_data_1_payload_A_reg[47]\(34),
      Q => \^out\(34)
    );
\SRL_SIG_reg[15][35]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \B_V_data_1_payload_A_reg[47]\(35),
      Q => \^out\(35)
    );
\SRL_SIG_reg[15][36]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \B_V_data_1_payload_A_reg[47]\(36),
      Q => \^out\(36)
    );
\SRL_SIG_reg[15][37]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \B_V_data_1_payload_A_reg[47]\(37),
      Q => \^out\(37)
    );
\SRL_SIG_reg[15][38]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \B_V_data_1_payload_A_reg[47]\(38),
      Q => \^out\(38)
    );
\SRL_SIG_reg[15][39]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \B_V_data_1_payload_A_reg[47]\(39),
      Q => \^out\(39)
    );
\SRL_SIG_reg[15][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \B_V_data_1_payload_A_reg[47]\(3),
      Q => \^out\(3)
    );
\SRL_SIG_reg[15][40]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \B_V_data_1_payload_A_reg[47]\(40),
      Q => \^out\(40)
    );
\SRL_SIG_reg[15][41]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \B_V_data_1_payload_A_reg[47]\(41),
      Q => \^out\(41)
    );
\SRL_SIG_reg[15][42]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \B_V_data_1_payload_A_reg[47]\(42),
      Q => \^out\(42)
    );
\SRL_SIG_reg[15][43]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \B_V_data_1_payload_A_reg[47]\(43),
      Q => \^out\(43)
    );
\SRL_SIG_reg[15][44]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \B_V_data_1_payload_A_reg[47]\(44),
      Q => \^out\(44)
    );
\SRL_SIG_reg[15][45]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \B_V_data_1_payload_A_reg[47]\(45),
      Q => \^out\(45)
    );
\SRL_SIG_reg[15][46]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \B_V_data_1_payload_A_reg[47]\(46),
      Q => \^out\(46)
    );
\SRL_SIG_reg[15][47]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \B_V_data_1_payload_A_reg[47]\(47),
      Q => \^out\(47)
    );
\SRL_SIG_reg[15][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \B_V_data_1_payload_A_reg[47]\(4),
      Q => \^out\(4)
    );
\SRL_SIG_reg[15][5]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \B_V_data_1_payload_A_reg[47]\(5),
      Q => \^out\(5)
    );
\SRL_SIG_reg[15][6]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \B_V_data_1_payload_A_reg[47]\(6),
      Q => \^out\(6)
    );
\SRL_SIG_reg[15][7]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \B_V_data_1_payload_A_reg[47]\(7),
      Q => \^out\(7)
    );
\SRL_SIG_reg[15][8]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \B_V_data_1_payload_A_reg[47]\(8),
      Q => \^out\(8)
    );
\SRL_SIG_reg[15][9]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \B_V_data_1_payload_A_reg[47]\(9),
      Q => \^out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_fifo_w48_d16_S_shiftReg_27 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_fifo_w48_d16_S_shiftReg_27 : entity is "design_1_v_tpg_0_0_fifo_w48_d16_S_shiftReg";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_fifo_w48_d16_S_shiftReg_27;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_fifo_w48_d16_S_shiftReg_27 is
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[15][0]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[15][0]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][0]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][10]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][10]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][10]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][11]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][11]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][11]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][12]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][12]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][12]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][13]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][13]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][13]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][14]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][14]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][14]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][15]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][15]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][15]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][16]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][16]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][16]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][17]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][17]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][17]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][18]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][18]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][18]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][19]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][19]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][19]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][1]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][1]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][1]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][20]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][20]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][20]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][21]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][21]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][21]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][22]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][22]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][22]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][23]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][23]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][23]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][24]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][24]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][24]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][25]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][25]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][25]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][26]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][26]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][26]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][27]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][27]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][27]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][28]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][28]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][28]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][29]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][29]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][29]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][2]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][2]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][2]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][30]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][30]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][30]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][31]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][31]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][31]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][32]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][32]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][32]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][33]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][33]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][33]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][34]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][34]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][34]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][35]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][35]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][35]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][36]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][36]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][36]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][37]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][37]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][37]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][38]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][38]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][38]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][39]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][39]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][39]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][3]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][3]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][3]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][40]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][40]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][40]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][41]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][41]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][41]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][42]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][42]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][42]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][43]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][43]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][43]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][44]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][44]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][44]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][45]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][45]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][45]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][46]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][46]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][46]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][47]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][47]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][47]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][4]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][4]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][4]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][5]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][5]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][5]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][6]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][6]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][6]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][7]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][7]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][7]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][8]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][8]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][8]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][9]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][9]_srl16\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][9]_srl16 ";
begin
\SRL_SIG_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(4),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[15][0]_srl16_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      O => shiftReg_addr(2)
    );
\SRL_SIG_reg[15][0]_srl16_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      O => shiftReg_addr(3)
    );
\SRL_SIG_reg[15][10]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[15][11]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[15][12]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[15][13]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[15][14]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[15][15]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[15][16]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(16),
      Q => \out\(16)
    );
\SRL_SIG_reg[15][17]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(17),
      Q => \out\(17)
    );
\SRL_SIG_reg[15][18]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(18),
      Q => \out\(18)
    );
\SRL_SIG_reg[15][19]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(19),
      Q => \out\(19)
    );
\SRL_SIG_reg[15][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[15][20]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(20),
      Q => \out\(20)
    );
\SRL_SIG_reg[15][21]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(21),
      Q => \out\(21)
    );
\SRL_SIG_reg[15][22]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(22),
      Q => \out\(22)
    );
\SRL_SIG_reg[15][23]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(23),
      Q => \out\(23)
    );
\SRL_SIG_reg[15][24]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(24),
      Q => \out\(24)
    );
\SRL_SIG_reg[15][25]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(25),
      Q => \out\(25)
    );
\SRL_SIG_reg[15][26]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(26),
      Q => \out\(26)
    );
\SRL_SIG_reg[15][27]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(27),
      Q => \out\(27)
    );
\SRL_SIG_reg[15][28]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(28),
      Q => \out\(28)
    );
\SRL_SIG_reg[15][29]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(29),
      Q => \out\(29)
    );
\SRL_SIG_reg[15][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[15][30]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(30),
      Q => \out\(30)
    );
\SRL_SIG_reg[15][31]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(31),
      Q => \out\(31)
    );
\SRL_SIG_reg[15][32]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(32),
      Q => \out\(32)
    );
\SRL_SIG_reg[15][33]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(33),
      Q => \out\(33)
    );
\SRL_SIG_reg[15][34]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(34),
      Q => \out\(34)
    );
\SRL_SIG_reg[15][35]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(35),
      Q => \out\(35)
    );
\SRL_SIG_reg[15][36]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(36),
      Q => \out\(36)
    );
\SRL_SIG_reg[15][37]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(37),
      Q => \out\(37)
    );
\SRL_SIG_reg[15][38]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(38),
      Q => \out\(38)
    );
\SRL_SIG_reg[15][39]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(39),
      Q => \out\(39)
    );
\SRL_SIG_reg[15][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[15][40]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(40),
      Q => \out\(40)
    );
\SRL_SIG_reg[15][41]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(41),
      Q => \out\(41)
    );
\SRL_SIG_reg[15][42]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(42),
      Q => \out\(42)
    );
\SRL_SIG_reg[15][43]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(43),
      Q => \out\(43)
    );
\SRL_SIG_reg[15][44]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(44),
      Q => \out\(44)
    );
\SRL_SIG_reg[15][45]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(45),
      Q => \out\(45)
    );
\SRL_SIG_reg[15][46]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(46),
      Q => \out\(46)
    );
\SRL_SIG_reg[15][47]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(47),
      Q => \out\(47)
    );
\SRL_SIG_reg[15][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[15][5]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[15][6]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[15][7]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[15][8]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[15][9]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init is
  port (
    ap_rst_n_0 : out STD_LOGIC;
    or_ln1918_2_reg_7170 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_ready : out STD_LOGIC;
    \ap_loop_exit_ready_pp0_iter4_reg_reg__0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    or_ln1918_2_fu_371_p2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 14 downto 0 );
    or_ln1918_fu_353_p2 : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \x_fu_114_reg[15]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    grp_tpgPatternBox_fu_305_ap_start_reg_reg : out STD_LOGIC;
    grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    RSTC : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg : in STD_LOGIC;
    \or_ln1918_2_reg_717_reg[0]\ : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter4_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    bckgndYUV_empty_n : in STD_LOGIC;
    \ap_CS_fsm_reg[3]_1\ : in STD_LOGIC;
    ovrlayYUV_full_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter5 : in STD_LOGIC;
    cmp2_i_reg_439 : in STD_LOGIC;
    \or_ln1918_reg_710_reg[0]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \or_ln1918_reg_710_reg[0]_0\ : in STD_LOGIC;
    \icmp_ln729_reg_706_reg[0]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    grp_tpgPatternBox_fu_305_ap_start_reg : in STD_LOGIC;
    grp_tpgPatternBox_fu_305_ap_start_reg_reg_0 : in STD_LOGIC
  );
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init is
  signal \^d\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \ap_CS_fsm[3]_i_2__0_n_5\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__1_n_5\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__1_n_5\ : STD_LOGIC;
  signal \or_ln1918_2_reg_717[0]_i_2_n_5\ : STD_LOGIC;
  signal \or_ln1918_reg_710[0]_i_10_n_5\ : STD_LOGIC;
  signal \or_ln1918_reg_710[0]_i_4_n_5\ : STD_LOGIC;
  signal \or_ln1918_reg_710[0]_i_5_n_5\ : STD_LOGIC;
  signal \or_ln1918_reg_710[0]_i_7_n_5\ : STD_LOGIC;
  signal \or_ln1918_reg_710[0]_i_8_n_5\ : STD_LOGIC;
  signal \or_ln1918_reg_710[0]_i_9_n_5\ : STD_LOGIC;
  signal \x_fu_114[15]_i_10_n_5\ : STD_LOGIC;
  signal \x_fu_114[15]_i_11_n_5\ : STD_LOGIC;
  signal \x_fu_114[15]_i_4_n_5\ : STD_LOGIC;
  signal \x_fu_114[15]_i_5_n_5\ : STD_LOGIC;
  signal \x_fu_114[15]_i_6_n_5\ : STD_LOGIC;
  signal \x_fu_114[15]_i_7_n_5\ : STD_LOGIC;
  signal \x_fu_114[15]_i_8_n_5\ : STD_LOGIC;
  signal \x_fu_114[15]_i_9_n_5\ : STD_LOGIC;
  signal \x_fu_114[7]_i_2_n_5\ : STD_LOGIC;
  signal \x_fu_114[7]_i_3_n_5\ : STD_LOGIC;
  signal \x_fu_114[7]_i_4_n_5\ : STD_LOGIC;
  signal \x_fu_114[7]_i_5_n_5\ : STD_LOGIC;
  signal \x_fu_114[7]_i_6_n_5\ : STD_LOGIC;
  signal \x_fu_114[7]_i_7_n_5\ : STD_LOGIC;
  signal \x_fu_114[7]_i_8_n_5\ : STD_LOGIC;
  signal \x_fu_114[7]_i_9_n_5\ : STD_LOGIC;
  signal \x_fu_114_reg[15]_i_3_n_10\ : STD_LOGIC;
  signal \x_fu_114_reg[15]_i_3_n_11\ : STD_LOGIC;
  signal \x_fu_114_reg[15]_i_3_n_12\ : STD_LOGIC;
  signal \x_fu_114_reg[15]_i_3_n_6\ : STD_LOGIC;
  signal \x_fu_114_reg[15]_i_3_n_7\ : STD_LOGIC;
  signal \x_fu_114_reg[15]_i_3_n_8\ : STD_LOGIC;
  signal \x_fu_114_reg[15]_i_3_n_9\ : STD_LOGIC;
  signal \x_fu_114_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \x_fu_114_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \x_fu_114_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \x_fu_114_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \x_fu_114_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \x_fu_114_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \x_fu_114_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \x_fu_114_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \NLW_x_fu_114_reg[15]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_x_fu_114_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_1__0\ : label is "soft_lutpair557";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_1 : label is "soft_lutpair558";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__1\ : label is "soft_lutpair559";
  attribute SOFT_HLUTNM of grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg_i_1 : label is "soft_lutpair560";
  attribute SOFT_HLUTNM of grp_tpgPatternBox_fu_305_ap_start_reg_i_1 : label is "soft_lutpair558";
  attribute SOFT_HLUTNM of \or_ln1918_reg_710[0]_i_8\ : label is "soft_lutpair559";
  attribute SOFT_HLUTNM of \x_2_reg_701[10]_i_1\ : label is "soft_lutpair566";
  attribute SOFT_HLUTNM of \x_2_reg_701[12]_i_1\ : label is "soft_lutpair564";
  attribute SOFT_HLUTNM of \x_2_reg_701[13]_i_1\ : label is "soft_lutpair563";
  attribute SOFT_HLUTNM of \x_2_reg_701[14]_i_1\ : label is "soft_lutpair564";
  attribute SOFT_HLUTNM of \x_2_reg_701[15]_i_1\ : label is "soft_lutpair565";
  attribute SOFT_HLUTNM of \x_2_reg_701[1]_i_1\ : label is "soft_lutpair562";
  attribute SOFT_HLUTNM of \x_2_reg_701[2]_i_1\ : label is "soft_lutpair563";
  attribute SOFT_HLUTNM of \x_2_reg_701[3]_i_1\ : label is "soft_lutpair561";
  attribute SOFT_HLUTNM of \x_2_reg_701[4]_i_1\ : label is "soft_lutpair562";
  attribute SOFT_HLUTNM of \x_2_reg_701[5]_i_1\ : label is "soft_lutpair561";
  attribute SOFT_HLUTNM of \x_2_reg_701[6]_i_1\ : label is "soft_lutpair566";
  attribute SOFT_HLUTNM of \x_2_reg_701[7]_i_1\ : label is "soft_lutpair567";
  attribute SOFT_HLUTNM of \x_2_reg_701[8]_i_1\ : label is "soft_lutpair565";
  attribute SOFT_HLUTNM of \x_2_reg_701[9]_i_1\ : label is "soft_lutpair567";
  attribute SOFT_HLUTNM of \x_fu_114[15]_i_1\ : label is "soft_lutpair560";
  attribute SOFT_HLUTNM of \x_fu_114[15]_i_2\ : label is "soft_lutpair557";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \x_fu_114_reg[15]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \x_fu_114_reg[15]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \x_fu_114_reg[7]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \x_fu_114_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  D(14 downto 0) <= \^d\(14 downto 0);
\ap_CS_fsm[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAFFBABAAAAAAAAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]\(0),
      I1 => \ap_CS_fsm[3]_i_2__0_n_5\,
      I2 => ap_loop_exit_ready_pp0_iter4_reg,
      I3 => grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg,
      I4 => ap_done_cache,
      I5 => \ap_CS_fsm_reg[3]\(1),
      O => \ap_loop_exit_ready_pp0_iter4_reg_reg__0\(0)
    );
\ap_CS_fsm[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEFAAAAAAAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_0\(0),
      I1 => \ap_CS_fsm[3]_i_2__0_n_5\,
      I2 => ap_loop_exit_ready_pp0_iter4_reg,
      I3 => grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg,
      I4 => ap_done_cache,
      I5 => \ap_CS_fsm_reg[3]\(1),
      O => \ap_loop_exit_ready_pp0_iter4_reg_reg__0\(1)
    );
\ap_CS_fsm[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4040"
    )
        port map (
      I0 => bckgndYUV_empty_n,
      I1 => \ap_CS_fsm_reg[3]_1\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ovrlayYUV_full_n,
      I4 => ap_enable_reg_pp0_iter5,
      O => \ap_CS_fsm[3]_i_2__0_n_5\
    );
\ap_done_cache_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7530"
    )
        port map (
      I0 => grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg,
      I1 => \ap_CS_fsm[3]_i_2__0_n_5\,
      I2 => ap_loop_exit_ready_pp0_iter4_reg,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__1_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__1_n_5\,
      Q => ap_done_cache,
      R => RSTC
    );
\ap_enable_reg_pp0_iter1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888A000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => CO(0),
      I3 => grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg,
      I4 => \ap_CS_fsm[3]_i_2__0_n_5\,
      O => ap_rst_n_0
    );
ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2__0_n_5\,
      I1 => grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg,
      I2 => CO(0),
      O => grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_ready
    );
\ap_loop_init_int_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3BBF3FB"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter4_reg,
      I1 => ap_rst_n,
      I2 => ap_loop_init_int,
      I3 => \ap_CS_fsm[3]_i_2__0_n_5\,
      I4 => grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg,
      O => \ap_loop_init_int_i_1__1_n_5\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__1_n_5\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFC8"
    )
        port map (
      I0 => CO(0),
      I1 => grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg,
      I2 => \ap_CS_fsm[3]_i_2__0_n_5\,
      I3 => \ap_CS_fsm_reg[3]_0\(0),
      O => grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg_reg
    );
grp_tpgPatternBox_fu_305_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A3A0A0A0"
    )
        port map (
      I0 => grp_tpgPatternBox_fu_305_ap_start_reg,
      I1 => grp_tpgPatternBox_fu_305_ap_start_reg_reg_0,
      I2 => \ap_CS_fsm[3]_i_2__0_n_5\,
      I3 => grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg,
      I4 => CO(0),
      O => grp_tpgPatternBox_fu_305_ap_start_reg_reg
    );
icmp_ln729_fu_341_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln729_reg_706_reg[0]\(15),
      I1 => grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(14),
      I4 => \icmp_ln729_reg_706_reg[0]\(14),
      I5 => Q(13),
      O => DI(7)
    );
icmp_ln729_fu_341_p2_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(12),
      I1 => \icmp_ln729_reg_706_reg[0]\(13),
      I2 => Q(11),
      I3 => ap_loop_init_int,
      I4 => grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg,
      I5 => \icmp_ln729_reg_706_reg[0]\(12),
      O => S(6)
    );
icmp_ln729_fu_341_p2_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(10),
      I1 => \icmp_ln729_reg_706_reg[0]\(11),
      I2 => Q(9),
      I3 => ap_loop_init_int,
      I4 => grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg,
      I5 => \icmp_ln729_reg_706_reg[0]\(10),
      O => S(5)
    );
icmp_ln729_fu_341_p2_carry_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(8),
      I1 => \icmp_ln729_reg_706_reg[0]\(9),
      I2 => Q(7),
      I3 => ap_loop_init_int,
      I4 => grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg,
      I5 => \icmp_ln729_reg_706_reg[0]\(8),
      O => S(4)
    );
icmp_ln729_fu_341_p2_carry_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(6),
      I1 => \icmp_ln729_reg_706_reg[0]\(7),
      I2 => Q(5),
      I3 => ap_loop_init_int,
      I4 => grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg,
      I5 => \icmp_ln729_reg_706_reg[0]\(6),
      O => S(3)
    );
icmp_ln729_fu_341_p2_carry_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(4),
      I1 => \icmp_ln729_reg_706_reg[0]\(5),
      I2 => Q(3),
      I3 => ap_loop_init_int,
      I4 => grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg,
      I5 => \icmp_ln729_reg_706_reg[0]\(4),
      O => S(2)
    );
icmp_ln729_fu_341_p2_carry_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(2),
      I1 => \icmp_ln729_reg_706_reg[0]\(3),
      I2 => Q(1),
      I3 => ap_loop_init_int,
      I4 => grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg,
      I5 => \icmp_ln729_reg_706_reg[0]\(2),
      O => S(1)
    );
icmp_ln729_fu_341_p2_carry_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04445111"
    )
        port map (
      I0 => \icmp_ln729_reg_706_reg[0]\(0),
      I1 => Q(0),
      I2 => ap_loop_init_int,
      I3 => grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg,
      I4 => \icmp_ln729_reg_706_reg[0]\(1),
      O => S(0)
    );
icmp_ln729_fu_341_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln729_reg_706_reg[0]\(13),
      I1 => grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(12),
      I4 => \icmp_ln729_reg_706_reg[0]\(12),
      I5 => Q(11),
      O => DI(6)
    );
icmp_ln729_fu_341_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln729_reg_706_reg[0]\(11),
      I1 => grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(10),
      I4 => \icmp_ln729_reg_706_reg[0]\(10),
      I5 => Q(9),
      O => DI(5)
    );
icmp_ln729_fu_341_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln729_reg_706_reg[0]\(9),
      I1 => grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(8),
      I4 => \icmp_ln729_reg_706_reg[0]\(8),
      I5 => Q(7),
      O => DI(4)
    );
icmp_ln729_fu_341_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln729_reg_706_reg[0]\(7),
      I1 => grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(6),
      I4 => \icmp_ln729_reg_706_reg[0]\(6),
      I5 => Q(5),
      O => DI(3)
    );
icmp_ln729_fu_341_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln729_reg_706_reg[0]\(5),
      I1 => grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(4),
      I4 => \icmp_ln729_reg_706_reg[0]\(4),
      I5 => Q(3),
      O => DI(2)
    );
icmp_ln729_fu_341_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln729_reg_706_reg[0]\(3),
      I1 => grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(2),
      I4 => \icmp_ln729_reg_706_reg[0]\(2),
      I5 => Q(1),
      O => DI(1)
    );
icmp_ln729_fu_341_p2_carry_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF80AA"
    )
        port map (
      I0 => \icmp_ln729_reg_706_reg[0]\(1),
      I1 => grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(0),
      I4 => \icmp_ln729_reg_706_reg[0]\(0),
      O => DI(0)
    );
icmp_ln729_fu_341_p2_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(14),
      I1 => \icmp_ln729_reg_706_reg[0]\(15),
      I2 => Q(13),
      I3 => ap_loop_init_int,
      I4 => grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg,
      I5 => \icmp_ln729_reg_706_reg[0]\(14),
      O => S(7)
    );
\or_ln1918_2_reg_717[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEBAAAAAAAA"
    )
        port map (
      I0 => cmp2_i_reg_439,
      I1 => \^d\(14),
      I2 => \or_ln1918_reg_710_reg[0]\(12),
      I3 => \or_ln1918_2_reg_717[0]_i_2_n_5\,
      I4 => \or_ln1918_reg_710[0]_i_5_n_5\,
      I5 => \or_ln1918_reg_710_reg[0]_0\,
      O => or_ln1918_2_fu_371_p2
    );
\or_ln1918_2_reg_717[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFBFFFFFFFFBFFB"
    )
        port map (
      I0 => \or_ln1918_reg_710[0]_i_7_n_5\,
      I1 => \or_ln1918_reg_710_reg[0]\(0),
      I2 => \^d\(0),
      I3 => \or_ln1918_reg_710_reg[0]\(1),
      I4 => \^d\(1),
      I5 => \or_ln1918_reg_710_reg[0]\(2),
      O => \or_ln1918_2_reg_717[0]_i_2_n_5\
    );
\or_ln1918_reg_710[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2__0_n_5\,
      I1 => CO(0),
      I2 => \or_ln1918_2_reg_717_reg[0]\,
      O => or_ln1918_2_reg_7170
    );
\or_ln1918_reg_710[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6F6F6FCCF6F6F6"
    )
        port map (
      I0 => Q(8),
      I1 => \or_ln1918_reg_710_reg[0]\(9),
      I2 => Q(10),
      I3 => ap_loop_init_int,
      I4 => grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg,
      I5 => \or_ln1918_reg_710_reg[0]\(11),
      O => \or_ln1918_reg_710[0]_i_10_n_5\
    );
\or_ln1918_reg_710[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEBAAAAAAAA"
    )
        port map (
      I0 => cmp2_i_reg_439,
      I1 => \^d\(14),
      I2 => \or_ln1918_reg_710_reg[0]\(12),
      I3 => \or_ln1918_reg_710[0]_i_4_n_5\,
      I4 => \or_ln1918_reg_710[0]_i_5_n_5\,
      I5 => \or_ln1918_reg_710_reg[0]_0\,
      O => or_ln1918_fu_353_p2
    );
\or_ln1918_reg_710[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^d\(0),
      I1 => \or_ln1918_reg_710_reg[0]\(1),
      I2 => \^d\(1),
      I3 => \or_ln1918_reg_710_reg[0]\(2),
      I4 => \or_ln1918_reg_710_reg[0]\(0),
      I5 => \or_ln1918_reg_710[0]_i_7_n_5\,
      O => \or_ln1918_reg_710[0]_i_4_n_5\
    );
\or_ln1918_reg_710[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDEBBFF9A"
    )
        port map (
      I0 => \or_ln1918_reg_710_reg[0]\(10),
      I1 => \or_ln1918_reg_710[0]_i_8_n_5\,
      I2 => Q(9),
      I3 => \or_ln1918_reg_710_reg[0]\(8),
      I4 => Q(7),
      I5 => \or_ln1918_reg_710[0]_i_9_n_5\,
      O => \or_ln1918_reg_710[0]_i_5_n_5\
    );
\or_ln1918_reg_710[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^d\(4),
      I1 => \or_ln1918_reg_710_reg[0]\(5),
      I2 => \or_ln1918_reg_710_reg[0]\(3),
      I3 => \^d\(2),
      I4 => \or_ln1918_reg_710_reg[0]\(4),
      I5 => \^d\(3),
      O => \or_ln1918_reg_710[0]_i_7_n_5\
    );
\or_ln1918_reg_710[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \or_ln1918_reg_710[0]_i_8_n_5\
    );
\or_ln1918_reg_710[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDEBBFF9A"
    )
        port map (
      I0 => \or_ln1918_reg_710_reg[0]\(7),
      I1 => \or_ln1918_reg_710[0]_i_8_n_5\,
      I2 => Q(6),
      I3 => \or_ln1918_reg_710_reg[0]\(6),
      I4 => Q(5),
      I5 => \or_ln1918_reg_710[0]_i_10_n_5\,
      O => \or_ln1918_reg_710[0]_i_9_n_5\
    );
\x_2_reg_701[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(9),
      I1 => ap_loop_init_int,
      I2 => grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg,
      O => \^d\(9)
    );
\x_2_reg_701[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(10),
      I1 => ap_loop_init_int,
      I2 => grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg,
      O => \^d\(10)
    );
\x_2_reg_701[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(11),
      I1 => ap_loop_init_int,
      I2 => grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg,
      O => \^d\(11)
    );
\x_2_reg_701[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(12),
      I1 => ap_loop_init_int,
      I2 => grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg,
      O => \^d\(12)
    );
\x_2_reg_701[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(13),
      I1 => ap_loop_init_int,
      I2 => grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg,
      O => \^d\(13)
    );
\x_2_reg_701[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(14),
      I1 => ap_loop_init_int,
      I2 => grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg,
      O => \^d\(14)
    );
\x_2_reg_701[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(0),
      I1 => ap_loop_init_int,
      I2 => grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg,
      O => \^d\(0)
    );
\x_2_reg_701[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(1),
      I1 => ap_loop_init_int,
      I2 => grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg,
      O => \^d\(1)
    );
\x_2_reg_701[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(2),
      I1 => ap_loop_init_int,
      I2 => grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg,
      O => \^d\(2)
    );
\x_2_reg_701[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(3),
      I1 => ap_loop_init_int,
      I2 => grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg,
      O => \^d\(3)
    );
\x_2_reg_701[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(4),
      I1 => ap_loop_init_int,
      I2 => grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg,
      O => \^d\(4)
    );
\x_2_reg_701[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(5),
      I1 => ap_loop_init_int,
      I2 => grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg,
      O => \^d\(5)
    );
\x_2_reg_701[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(6),
      I1 => ap_loop_init_int,
      I2 => grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg,
      O => \^d\(6)
    );
\x_2_reg_701[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(7),
      I1 => ap_loop_init_int,
      I2 => grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg,
      O => \^d\(7)
    );
\x_2_reg_701[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(8),
      I1 => ap_loop_init_int,
      I2 => grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg,
      O => \^d\(8)
    );
\x_fu_114[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => CO(0),
      I2 => grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg,
      I3 => \ap_CS_fsm[3]_i_2__0_n_5\,
      O => SR(0)
    );
\x_fu_114[15]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(8),
      I1 => ap_loop_init_int,
      I2 => grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg,
      O => \x_fu_114[15]_i_10_n_5\
    );
\x_fu_114[15]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(7),
      I1 => ap_loop_init_int,
      I2 => grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg,
      O => \x_fu_114[15]_i_11_n_5\
    );
\x_fu_114[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2__0_n_5\,
      I1 => grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg,
      I2 => CO(0),
      O => E(0)
    );
\x_fu_114[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(14),
      I1 => ap_loop_init_int,
      I2 => grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg,
      O => \x_fu_114[15]_i_4_n_5\
    );
\x_fu_114[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(13),
      I1 => ap_loop_init_int,
      I2 => grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg,
      O => \x_fu_114[15]_i_5_n_5\
    );
\x_fu_114[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(12),
      I1 => ap_loop_init_int,
      I2 => grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg,
      O => \x_fu_114[15]_i_6_n_5\
    );
\x_fu_114[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(11),
      I1 => ap_loop_init_int,
      I2 => grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg,
      O => \x_fu_114[15]_i_7_n_5\
    );
\x_fu_114[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(10),
      I1 => ap_loop_init_int,
      I2 => grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg,
      O => \x_fu_114[15]_i_8_n_5\
    );
\x_fu_114[15]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(9),
      I1 => ap_loop_init_int,
      I2 => grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg,
      O => \x_fu_114[15]_i_9_n_5\
    );
\x_fu_114[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(0),
      I1 => ap_loop_init_int,
      I2 => grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg,
      O => \x_fu_114[7]_i_2_n_5\
    );
\x_fu_114[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(6),
      I1 => ap_loop_init_int,
      I2 => grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg,
      O => \x_fu_114[7]_i_3_n_5\
    );
\x_fu_114[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(5),
      I1 => ap_loop_init_int,
      I2 => grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg,
      O => \x_fu_114[7]_i_4_n_5\
    );
\x_fu_114[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(4),
      I1 => ap_loop_init_int,
      I2 => grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg,
      O => \x_fu_114[7]_i_5_n_5\
    );
\x_fu_114[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(3),
      I1 => ap_loop_init_int,
      I2 => grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg,
      O => \x_fu_114[7]_i_6_n_5\
    );
\x_fu_114[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(2),
      I1 => ap_loop_init_int,
      I2 => grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg,
      O => \x_fu_114[7]_i_7_n_5\
    );
\x_fu_114[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(1),
      I1 => ap_loop_init_int,
      I2 => grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg,
      O => \x_fu_114[7]_i_8_n_5\
    );
\x_fu_114[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => Q(0),
      O => \x_fu_114[7]_i_9_n_5\
    );
\x_fu_114_reg[15]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \x_fu_114_reg[7]_i_1_n_5\,
      CI_TOP => '0',
      CO(7) => \NLW_x_fu_114_reg[15]_i_3_CO_UNCONNECTED\(7),
      CO(6) => \x_fu_114_reg[15]_i_3_n_6\,
      CO(5) => \x_fu_114_reg[15]_i_3_n_7\,
      CO(4) => \x_fu_114_reg[15]_i_3_n_8\,
      CO(3) => \x_fu_114_reg[15]_i_3_n_9\,
      CO(2) => \x_fu_114_reg[15]_i_3_n_10\,
      CO(1) => \x_fu_114_reg[15]_i_3_n_11\,
      CO(0) => \x_fu_114_reg[15]_i_3_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \x_fu_114_reg[15]\(14 downto 7),
      S(7) => \x_fu_114[15]_i_4_n_5\,
      S(6) => \x_fu_114[15]_i_5_n_5\,
      S(5) => \x_fu_114[15]_i_6_n_5\,
      S(4) => \x_fu_114[15]_i_7_n_5\,
      S(3) => \x_fu_114[15]_i_8_n_5\,
      S(2) => \x_fu_114[15]_i_9_n_5\,
      S(1) => \x_fu_114[15]_i_10_n_5\,
      S(0) => \x_fu_114[15]_i_11_n_5\
    );
\x_fu_114_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \x_fu_114_reg[7]_i_1_n_5\,
      CO(6) => \x_fu_114_reg[7]_i_1_n_6\,
      CO(5) => \x_fu_114_reg[7]_i_1_n_7\,
      CO(4) => \x_fu_114_reg[7]_i_1_n_8\,
      CO(3) => \x_fu_114_reg[7]_i_1_n_9\,
      CO(2) => \x_fu_114_reg[7]_i_1_n_10\,
      CO(1) => \x_fu_114_reg[7]_i_1_n_11\,
      CO(0) => \x_fu_114_reg[7]_i_1_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1) => \x_fu_114[7]_i_2_n_5\,
      DI(0) => '0',
      O(7 downto 1) => \x_fu_114_reg[15]\(6 downto 0),
      O(0) => \NLW_x_fu_114_reg[7]_i_1_O_UNCONNECTED\(0),
      S(7) => \x_fu_114[7]_i_3_n_5\,
      S(6) => \x_fu_114[7]_i_4_n_5\,
      S(5) => \x_fu_114[7]_i_5_n_5\,
      S(4) => \x_fu_114[7]_i_6_n_5\,
      S(3) => \x_fu_114[7]_i_7_n_5\,
      S(2) => \x_fu_114[7]_i_8_n_5\,
      S(1) => \x_fu_114[7]_i_9_n_5\,
      S(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init_28 is
  port (
    \axi_last_V_fu_112_reg[0]\ : out STD_LOGIC;
    internal_empty_n_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    internal_empty_n4_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg : out STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    internal_full_n_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg_2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg_3 : out STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg_4 : out STD_LOGIC;
    RSTC : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \eol_reg_191_reg[0]\ : in STD_LOGIC;
    \eol_reg_191_reg[0]_0\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_eol_out : in STD_LOGIC;
    p_0_0_0_0_0242373_lcssa386_fu_2100 : in STD_LOGIC;
    srcYUV_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axis_video_TVALID_int_regslice : in STD_LOGIC;
    srcYUV_full_n : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg : in STD_LOGIC;
    \j_fu_104_reg[0]\ : in STD_LOGIC;
    sof_fu_110 : in STD_LOGIC;
    \j_fu_104_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \j_fu_104[10]_i_4_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    B_V_data_1_sel_rd_reg : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_s_axis_video_TREADY : in STD_LOGIC;
    B_V_data_1_sel_rd_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_NS_fsm13_out : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init_28 : entity is "design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init_28;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init_28 is
  signal \B_V_data_1_state[1]_i_5_n_5\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[5]\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__2_n_5\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__2_n_5\ : STD_LOGIC;
  signal \^grp_axivideo2multipixstream_pipeline_loop_width_fu_201_ap_start_reg_reg\ : STD_LOGIC;
  signal \^grp_axivideo2multipixstream_pipeline_loop_width_fu_201_ap_start_reg_reg_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal icmp_ln805_fu_231_p2 : STD_LOGIC;
  signal \j_fu_104[10]_i_10_n_5\ : STD_LOGIC;
  signal \j_fu_104[10]_i_11_n_5\ : STD_LOGIC;
  signal \j_fu_104[10]_i_12_n_5\ : STD_LOGIC;
  signal \j_fu_104[10]_i_13_n_5\ : STD_LOGIC;
  signal \j_fu_104[10]_i_5_n_5\ : STD_LOGIC;
  signal \j_fu_104[10]_i_6_n_5\ : STD_LOGIC;
  signal \j_fu_104[10]_i_8_n_5\ : STD_LOGIC;
  signal \j_fu_104[10]_i_9_n_5\ : STD_LOGIC;
  signal \j_fu_104[6]_i_2_n_5\ : STD_LOGIC;
  signal \j_fu_104[8]_i_2_n_5\ : STD_LOGIC;
  signal \j_fu_104[8]_i_3_n_5\ : STD_LOGIC;
  signal \j_fu_104[9]_i_2_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \j_fu_104[0]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \j_fu_104[1]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \j_fu_104[2]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \j_fu_104[3]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \j_fu_104[5]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \j_fu_104[6]_i_1\ : label is "soft_lutpair293";
begin
  \ap_CS_fsm_reg[5]\ <= \^ap_cs_fsm_reg[5]\;
  grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg <= \^grp_axivideo2multipixstream_pipeline_loop_width_fu_201_ap_start_reg_reg\;
  grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg_1(0) <= \^grp_axivideo2multipixstream_pipeline_loop_width_fu_201_ap_start_reg_reg_1\(0);
\B_V_data_1_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => B_V_data_1_sel_rd_reg,
      I1 => Q(0),
      I2 => \B_V_data_1_state[1]_i_5_n_5\,
      I3 => Q(1),
      I4 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_s_axis_video_TREADY,
      I5 => B_V_data_1_sel_rd_reg_0(0),
      O => \ap_CS_fsm_reg[5]_0\
    );
\B_V_data_1_state[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E00000"
    )
        port map (
      I0 => srcYUV_full_n,
      I1 => \j_fu_104_reg[0]\,
      I2 => s_axis_video_TVALID_int_regslice,
      I3 => icmp_ln805_fu_231_p2,
      I4 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg,
      I5 => \j_fu_104[10]_i_6_n_5\,
      O => \B_V_data_1_state[1]_i_5_n_5\
    );
\SRL_SIG_reg[15][0]_srl16_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
        port map (
      I0 => Q(0),
      I1 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_201_ap_start_reg_reg\,
      I2 => s_axis_video_TVALID_int_regslice,
      I3 => \eol_reg_191_reg[0]_0\,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => srcYUV_full_n,
      O => \^ap_cs_fsm_reg[5]\
    );
\ap_CS_fsm[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC4FFF7FF00FF00"
    )
        port map (
      I0 => icmp_ln805_fu_231_p2,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg,
      I2 => \j_fu_104[10]_i_5_n_5\,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg0,
      I4 => ap_done_cache,
      I5 => Q(0),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg_2(0)
    );
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF3BFF08FF00FF00"
    )
        port map (
      I0 => icmp_ln805_fu_231_p2,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg,
      I2 => \j_fu_104[10]_i_5_n_5\,
      I3 => ap_NS_fsm13_out,
      I4 => ap_done_cache,
      I5 => Q(0),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg_2(1)
    );
\ap_done_cache_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3B08"
    )
        port map (
      I0 => icmp_ln805_fu_231_p2,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg,
      I2 => \j_fu_104[10]_i_5_n_5\,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__2_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__2_n_5\,
      Q => ap_done_cache,
      R => RSTC
    );
\ap_enable_reg_pp0_iter1_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4040000"
    )
        port map (
      I0 => icmp_ln805_fu_231_p2,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg,
      I2 => \j_fu_104[10]_i_5_n_5\,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => ap_rst_n,
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg_3
    );
\ap_loop_init_int_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB08FFFF"
    )
        port map (
      I0 => icmp_ln805_fu_231_p2,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg,
      I2 => \j_fu_104[10]_i_5_n_5\,
      I3 => ap_loop_init_int,
      I4 => ap_rst_n,
      O => \ap_loop_init_int_i_1__2_n_5\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__2_n_5\,
      Q => ap_loop_init_int,
      R => '0'
    );
\axi_data_V_fu_108[47]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4040"
    )
        port map (
      I0 => \j_fu_104[10]_i_5_n_5\,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \j_fu_104[10]_i_6_n_5\,
      I4 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_201_ap_start_reg_reg_1\(0),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg_0(0)
    );
\axi_data_V_fu_108[47]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => icmp_ln805_fu_231_p2,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg,
      I2 => \j_fu_104[10]_i_6_n_5\,
      O => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_201_ap_start_reg_reg\
    );
\eol_reg_191[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000FF00EF20"
    )
        port map (
      I0 => \eol_reg_191_reg[0]\,
      I1 => \eol_reg_191_reg[0]_0\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_eol_out,
      I4 => \j_fu_104[10]_i_5_n_5\,
      I5 => \j_fu_104[8]_i_3_n_5\,
      O => \axi_last_V_fu_112_reg[0]\
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFC4"
    )
        port map (
      I0 => icmp_ln805_fu_231_p2,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg,
      I2 => \j_fu_104[10]_i_5_n_5\,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg0,
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg_4
    );
\icmp_ln805_reg_455[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8AAA8AAA8AFF00"
    )
        port map (
      I0 => icmp_ln805_fu_231_p2,
      I1 => srcYUV_full_n,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \eol_reg_191_reg[0]_0\,
      I4 => s_axis_video_TVALID_int_regslice,
      I5 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_201_ap_start_reg_reg\,
      O => internal_full_n_reg
    );
\internal_empty_n_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]\,
      I1 => p_0_0_0_0_0242373_lcssa386_fu_2100,
      I2 => srcYUV_empty_n,
      O => internal_empty_n4_out
    );
\j_fu_104[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \j_fu_104_reg[10]\(0),
      O => D(0)
    );
\j_fu_104[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => icmp_ln805_fu_231_p2,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg,
      I2 => \j_fu_104[10]_i_5_n_5\,
      I3 => ap_loop_init_int,
      O => SR(0)
    );
\j_fu_104[10]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDEBBFF9A"
    )
        port map (
      I0 => \j_fu_104[10]_i_4_0\(1),
      I1 => \j_fu_104[8]_i_3_n_5\,
      I2 => \j_fu_104_reg[10]\(1),
      I3 => \j_fu_104[10]_i_4_0\(0),
      I4 => \j_fu_104_reg[10]\(0),
      I5 => \j_fu_104[10]_i_13_n_5\,
      O => \j_fu_104[10]_i_10_n_5\
    );
\j_fu_104[10]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6F6F6FCCF6F6F6"
    )
        port map (
      I0 => \j_fu_104_reg[10]\(4),
      I1 => \j_fu_104[10]_i_4_0\(4),
      I2 => \j_fu_104_reg[10]\(5),
      I3 => ap_loop_init_int,
      I4 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg,
      I5 => \j_fu_104[10]_i_4_0\(5),
      O => \j_fu_104[10]_i_11_n_5\
    );
\j_fu_104[10]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6F6F6FCCF6F6F6"
    )
        port map (
      I0 => \j_fu_104_reg[10]\(6),
      I1 => \j_fu_104[10]_i_4_0\(6),
      I2 => \j_fu_104_reg[10]\(8),
      I3 => ap_loop_init_int,
      I4 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg,
      I5 => \j_fu_104[10]_i_4_0\(8),
      O => \j_fu_104[10]_i_12_n_5\
    );
\j_fu_104[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6F6F6FCCF6F6F6"
    )
        port map (
      I0 => \j_fu_104_reg[10]\(9),
      I1 => \j_fu_104[10]_i_4_0\(9),
      I2 => \j_fu_104_reg[10]\(7),
      I3 => ap_loop_init_int,
      I4 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg,
      I5 => \j_fu_104[10]_i_4_0\(7),
      O => \j_fu_104[10]_i_13_n_5\
    );
\j_fu_104[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440444044400000"
    )
        port map (
      I0 => icmp_ln805_fu_231_p2,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg,
      I2 => \j_fu_104[10]_i_6_n_5\,
      I3 => s_axis_video_TVALID_int_regslice,
      I4 => \j_fu_104_reg[0]\,
      I5 => srcYUV_full_n,
      O => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_201_ap_start_reg_reg_1\(0)
    );
\j_fu_104[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006AAA"
    )
        port map (
      I0 => \j_fu_104_reg[10]\(10),
      I1 => \j_fu_104_reg[10]\(8),
      I2 => \j_fu_104[10]_i_8_n_5\,
      I3 => \j_fu_104_reg[10]\(9),
      I4 => ap_loop_init_int,
      O => D(10)
    );
\j_fu_104[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000202202"
    )
        port map (
      I0 => \j_fu_104[10]_i_9_n_5\,
      I1 => \j_fu_104[10]_i_10_n_5\,
      I2 => \j_fu_104_reg[10]\(3),
      I3 => \j_fu_104[8]_i_3_n_5\,
      I4 => \j_fu_104[10]_i_4_0\(3),
      I5 => \j_fu_104[10]_i_11_n_5\,
      O => icmp_ln805_fu_231_p2
    );
\j_fu_104[10]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11111F11"
    )
        port map (
      I0 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_201_ap_start_reg_reg\,
      I1 => s_axis_video_TVALID_int_regslice,
      I2 => \eol_reg_191_reg[0]_0\,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => srcYUV_full_n,
      O => \j_fu_104[10]_i_5_n_5\
    );
\j_fu_104[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CECECECECFC0CECE"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_eol_out,
      I1 => sof_fu_110,
      I2 => \j_fu_104[8]_i_3_n_5\,
      I3 => \eol_reg_191_reg[0]\,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \eol_reg_191_reg[0]_0\,
      O => \j_fu_104[10]_i_6_n_5\
    );
\j_fu_104[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A00000000000000"
    )
        port map (
      I0 => \j_fu_104_reg[10]\(7),
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \j_fu_104_reg[10]\(5),
      I4 => \j_fu_104[8]_i_2_n_5\,
      I5 => \j_fu_104_reg[10]\(6),
      O => \j_fu_104[10]_i_8_n_5\
    );
\j_fu_104[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000021440065"
    )
        port map (
      I0 => \j_fu_104[10]_i_4_0\(10),
      I1 => \j_fu_104[8]_i_3_n_5\,
      I2 => \j_fu_104_reg[10]\(10),
      I3 => \j_fu_104[10]_i_4_0\(2),
      I4 => \j_fu_104_reg[10]\(2),
      I5 => \j_fu_104[10]_i_12_n_5\,
      O => \j_fu_104[10]_i_9_n_5\
    );
\j_fu_104[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \j_fu_104_reg[10]\(0),
      I1 => ap_loop_init_int,
      I2 => \j_fu_104_reg[10]\(1),
      O => D(1)
    );
\j_fu_104[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"060A"
    )
        port map (
      I0 => \j_fu_104_reg[10]\(2),
      I1 => \j_fu_104_reg[10]\(1),
      I2 => ap_loop_init_int,
      I3 => \j_fu_104_reg[10]\(0),
      O => D(2)
    );
\j_fu_104[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"060A0A0A"
    )
        port map (
      I0 => \j_fu_104_reg[10]\(3),
      I1 => \j_fu_104_reg[10]\(0),
      I2 => ap_loop_init_int,
      I3 => \j_fu_104_reg[10]\(1),
      I4 => \j_fu_104_reg[10]\(2),
      O => D(3)
    );
\j_fu_104[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"006A00AA00AA00AA"
    )
        port map (
      I0 => \j_fu_104_reg[10]\(4),
      I1 => \j_fu_104_reg[10]\(2),
      I2 => \j_fu_104_reg[10]\(1),
      I3 => \j_fu_104[8]_i_3_n_5\,
      I4 => \j_fu_104_reg[10]\(0),
      I5 => \j_fu_104_reg[10]\(3),
      O => D(4)
    );
\j_fu_104[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B444"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \j_fu_104_reg[10]\(5),
      I2 => \j_fu_104[6]_i_2_n_5\,
      I3 => \j_fu_104_reg[10]\(4),
      O => D(5)
    );
\j_fu_104[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006AAA"
    )
        port map (
      I0 => \j_fu_104_reg[10]\(6),
      I1 => \j_fu_104_reg[10]\(4),
      I2 => \j_fu_104[6]_i_2_n_5\,
      I3 => \j_fu_104_reg[10]\(5),
      I4 => ap_loop_init_int,
      O => D(6)
    );
\j_fu_104[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888000000000000"
    )
        port map (
      I0 => \j_fu_104_reg[10]\(3),
      I1 => \j_fu_104_reg[10]\(0),
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \j_fu_104_reg[10]\(1),
      I5 => \j_fu_104_reg[10]\(2),
      O => \j_fu_104[6]_i_2_n_5\
    );
\j_fu_104[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"12222222"
    )
        port map (
      I0 => \j_fu_104_reg[10]\(7),
      I1 => ap_loop_init_int,
      I2 => \j_fu_104_reg[10]\(5),
      I3 => \j_fu_104[8]_i_2_n_5\,
      I4 => \j_fu_104_reg[10]\(6),
      O => D(7)
    );
\j_fu_104[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00006AAA0000AAAA"
    )
        port map (
      I0 => \j_fu_104_reg[10]\(8),
      I1 => \j_fu_104_reg[10]\(6),
      I2 => \j_fu_104[8]_i_2_n_5\,
      I3 => \j_fu_104_reg[10]\(5),
      I4 => \j_fu_104[8]_i_3_n_5\,
      I5 => \j_fu_104_reg[10]\(7),
      O => D(8)
    );
\j_fu_104[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \j_fu_104_reg[10]\(4),
      I1 => \j_fu_104_reg[10]\(2),
      I2 => \j_fu_104_reg[10]\(1),
      I3 => \j_fu_104[8]_i_3_n_5\,
      I4 => \j_fu_104_reg[10]\(0),
      I5 => \j_fu_104_reg[10]\(3),
      O => \j_fu_104[8]_i_2_n_5\
    );
\j_fu_104[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \j_fu_104[8]_i_3_n_5\
    );
\j_fu_104[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"12222222"
    )
        port map (
      I0 => \j_fu_104_reg[10]\(9),
      I1 => ap_loop_init_int,
      I2 => \j_fu_104_reg[10]\(7),
      I3 => \j_fu_104[9]_i_2_n_5\,
      I4 => \j_fu_104_reg[10]\(8),
      O => D(9)
    );
\j_fu_104[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => \j_fu_104_reg[10]\(6),
      I1 => \j_fu_104_reg[10]\(4),
      I2 => \j_fu_104[6]_i_2_n_5\,
      I3 => \j_fu_104_reg[10]\(5),
      I4 => ap_loop_init_int,
      I5 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg,
      O => \j_fu_104[9]_i_2_n_5\
    );
\mOutPtr[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]\,
      I1 => p_0_0_0_0_0242373_lcssa386_fu_2100,
      I2 => srcYUV_empty_n,
      O => E(0)
    );
\mOutPtr[4]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]\,
      I1 => p_0_0_0_0_0242373_lcssa386_fu_2100,
      I2 => srcYUV_empty_n,
      O => internal_empty_n_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init_29 is
  port (
    ap_done_cache : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    RSTC : in STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_done_reg1 : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init_29 : entity is "design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init_29;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init_29 is
  signal \^ap_done_cache\ : STD_LOGIC;
begin
  ap_done_cache <= \^ap_done_cache\;
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F44444444"
    )
        port map (
      I0 => \ap_CS_fsm_reg[2]\,
      I1 => Q(0),
      I2 => ap_done_reg1,
      I3 => \ap_CS_fsm_reg[3]\,
      I4 => \^ap_done_cache\,
      I5 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => Q(1),
      I1 => \^ap_done_cache\,
      I2 => \ap_CS_fsm_reg[3]\,
      I3 => ap_done_reg1,
      O => D(1)
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_cache_reg_0,
      Q => \^ap_done_cache\,
      R => RSTC
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init_30 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_s_axis_video_TREADY : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[8]\ : out STD_LOGIC;
    \B_V_data_1_state_reg[0]\ : out STD_LOGIC;
    \axi_last_V_4_reg_97_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : out STD_LOGIC;
    RSTC : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_axi_data_V_out_ap_vld : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    eol_1_reg_108 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    s_axis_video_TVALID_int_regslice : in STD_LOGIC;
    eol_0_lcssa_reg_169 : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_ap_start_reg : in STD_LOGIC;
    s_axis_video_TLAST_int_regslice : in STD_LOGIC;
    axi_4_2_lcssa_reg_158 : in STD_LOGIC;
    axi_last_V_4_loc_fu_86 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init_30 : entity is "design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init_30;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init_30 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__0_n_5\ : STD_LOGIC;
  signal ap_done_reg1 : STD_LOGIC;
  signal ap_done_reg3 : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__0_n_5\ : STD_LOGIC;
  signal \axi_last_V_4_loc_fu_86[0]_i_2_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_6\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_2\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__0\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \axi_data_V_5_fu_106[47]_i_4\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \axi_last_V_4_loc_fu_86[0]_i_2\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_ap_start_reg_i_1 : label is "soft_lutpair292";
begin
\B_V_data_1_state[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20002A00"
    )
        port map (
      I0 => s_axis_video_TVALID_int_regslice,
      I1 => eol_0_lcssa_reg_169,
      I2 => ap_loop_init_int,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_ap_start_reg,
      I4 => eol_1_reg_108,
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_s_axis_video_TREADY
    );
\ap_CS_fsm[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAAEAE"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => ap_done_reg1,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_ap_start_reg,
      I4 => ap_done_cache,
      O => D(0)
    );
\ap_CS_fsm[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => eol_0_lcssa_reg_169,
      I1 => ap_loop_init_int,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_ap_start_reg,
      I3 => eol_1_reg_108,
      O => ap_done_reg1
    );
\ap_CS_fsm[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808A8A8A8080808"
    )
        port map (
      I0 => Q(2),
      I1 => ap_done_cache,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_ap_start_reg,
      I3 => eol_0_lcssa_reg_169,
      I4 => ap_loop_init_int,
      I5 => eol_1_reg_108,
      O => D(1)
    );
\ap_done_cache_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => eol_0_lcssa_reg_169,
      I1 => ap_loop_init_int,
      I2 => eol_1_reg_108,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_ap_start_reg,
      I4 => ap_done_cache,
      O => \ap_done_cache_i_1__0_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__0_n_5\,
      Q => ap_done_cache,
      R => RSTC
    );
\ap_loop_init_int_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFF55F755FF55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => s_axis_video_TVALID_int_regslice,
      I2 => eol_0_lcssa_reg_169,
      I3 => ap_loop_init_int,
      I4 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_ap_start_reg,
      I5 => eol_1_reg_108,
      O => \ap_loop_init_int_i_1__0_n_5\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__0_n_5\,
      Q => ap_loop_init_int,
      R => '0'
    );
\axi_data_V_5_fu_106[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FF888888888888"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_axi_data_V_out_ap_vld,
      I1 => Q(0),
      I2 => ap_loop_init_int,
      I3 => eol_1_reg_108,
      I4 => Q(2),
      I5 => ap_done_reg3,
      O => E(0)
    );
\axi_data_V_5_fu_106[47]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCC808"
    )
        port map (
      I0 => eol_1_reg_108,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => eol_0_lcssa_reg_169,
      I4 => s_axis_video_TVALID_int_regslice,
      O => ap_done_reg3
    );
\axi_data_V_5_fu_106[47]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => Q(2),
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => eol_0_lcssa_reg_169,
      O => \ap_CS_fsm_reg[8]\
    );
\axi_last_V_4_loc_fu_86[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => eol_1_reg_108,
      I1 => \axi_last_V_4_loc_fu_86[0]_i_2_n_5\,
      I2 => axi_4_2_lcssa_reg_158,
      I3 => ap_done_reg1,
      I4 => Q(2),
      I5 => axi_last_V_4_loc_fu_86,
      O => \axi_last_V_4_reg_97_reg[0]\
    );
\axi_last_V_4_loc_fu_86[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \axi_last_V_4_loc_fu_86[0]_i_2_n_5\
    );
\axi_last_V_4_reg_97[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08880000"
    )
        port map (
      I0 => s_axis_video_TLAST_int_regslice,
      I1 => s_axis_video_TVALID_int_regslice,
      I2 => eol_0_lcssa_reg_169,
      I3 => ap_loop_init_int,
      I4 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_ap_start_reg,
      I5 => eol_1_reg_108,
      O => \B_V_data_1_state_reg[0]\
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAFABA"
    )
        port map (
      I0 => Q(1),
      I1 => eol_1_reg_108,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => eol_0_lcssa_reg_169,
      O => \ap_CS_fsm_reg[7]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init_6 is
  port (
    ap_done_cache : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter12_reg : out STD_LOGIC;
    \icmp_ln520_reg_4037_pp0_iter13_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rampStart_load_reg_1167_reg[6]\ : out STD_LOGIC;
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg : out STD_LOGIC;
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_1 : out STD_LOGIC;
    \rampStart_load_reg_1167_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_2 : out STD_LOGIC;
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_3 : out STD_LOGIC;
    \rampStart_load_reg_1167_reg[7]\ : out STD_LOGIC;
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x_fu_470_reg[12]\ : out STD_LOGIC;
    \outpix_val_V_5_load_reg_1219_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_5 : out STD_LOGIC;
    \outpix_val_V_4_load_reg_1214_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \outpix_val_V_3_load_reg_1209_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \outpix_val_V_2_load_reg_1204_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \outpix_val_V_1_load_reg_1199_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \outpix_val_V_load_reg_1194_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \x_fu_470_reg[12]_0\ : out STD_LOGIC;
    icmp_ln1027_fu_1545_p2 : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 9 downto 0 );
    B : out STD_LOGIC_VECTOR ( 14 downto 0 );
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_ready : out STD_LOGIC;
    \x_fu_470_reg[15]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    internal_full_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    zonePlateVAddr0 : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \zonePlateVDelta_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \xBar_V_1_reg[10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \xBar_V_reg[10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_6 : out STD_LOGIC;
    \int_bckgndId_reg[0]\ : out STD_LOGIC;
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_7 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \int_bckgndId_reg[0]_0\ : out STD_LOGIC;
    internal_empty_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_8 : out STD_LOGIC;
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_9 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_10 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln1285_reg_4073_reg[0]\ : out STD_LOGIC;
    RSTC : in STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \icmp_ln1285_reg_4073_reg[0]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \trunc_ln520_1_reg_4047_reg[1]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[3]_1\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \zonePlateVAddr_reg[15]\ : in STD_LOGIC;
    icmp_ln520_reg_4037_pp0_iter13_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter14 : in STD_LOGIC;
    \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[3]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[4]\ : in STD_LOGIC;
    \zonePlateVAddr_reg[0]\ : in STD_LOGIC;
    add_ln1298_fu_1708_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \zonePlateVDelta_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \icmp_ln1285_reg_4073_reg[0]_1\ : in STD_LOGIC;
    \zonePlateVDelta_loc_0_fu_274_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \xBar_V_1_loc_0_fu_290_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \xBar_V_1_loc_0_fu_290_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xBar_V_1_loc_0_fu_290_reg[0]_0\ : in STD_LOGIC;
    \xBar_V_1_loc_0_fu_290_reg[10]_0\ : in STD_LOGIC;
    \outpix_val_V_11_fu_506_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \outpix_val_V_6_fu_486_reg[7]\ : in STD_LOGIC;
    \outpix_val_V_11_fu_506_reg[0]\ : in STD_LOGIC;
    or_ln691_6_reg_4401_pp0_iter13_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \outpix_val_V_11_fu_506_reg[1]\ : in STD_LOGIC;
    \outpix_val_V_11_fu_506_reg[2]\ : in STD_LOGIC;
    \outpix_val_V_11_fu_506_reg[3]\ : in STD_LOGIC;
    \outpix_val_V_11_fu_506_reg[4]\ : in STD_LOGIC;
    \outpix_val_V_11_fu_506_reg[5]\ : in STD_LOGIC;
    \outpix_val_V_11_fu_506_reg[6]\ : in STD_LOGIC;
    \outpix_val_V_11_fu_506_reg[7]_0\ : in STD_LOGIC;
    \outpix_val_V_10_fu_502_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \outpix_val_V_10_fu_502_reg[0]\ : in STD_LOGIC;
    \outpix_val_V_10_fu_502_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \outpix_val_V_10_fu_502_reg[1]\ : in STD_LOGIC;
    \outpix_val_V_10_fu_502_reg[2]\ : in STD_LOGIC;
    \outpix_val_V_10_fu_502_reg[3]\ : in STD_LOGIC;
    \outpix_val_V_10_fu_502_reg[4]\ : in STD_LOGIC;
    \outpix_val_V_10_fu_502_reg[5]\ : in STD_LOGIC;
    \outpix_val_V_10_fu_502_reg[6]\ : in STD_LOGIC;
    \outpix_val_V_10_fu_502_reg[7]_1\ : in STD_LOGIC;
    \outpix_val_V_9_fu_498_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \outpix_val_V_9_fu_498_reg[0]\ : in STD_LOGIC;
    \outpix_val_V_9_fu_498_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \outpix_val_V_9_fu_498_reg[1]\ : in STD_LOGIC;
    \outpix_val_V_9_fu_498_reg[2]\ : in STD_LOGIC;
    \outpix_val_V_9_fu_498_reg[3]\ : in STD_LOGIC;
    \outpix_val_V_9_fu_498_reg[4]\ : in STD_LOGIC;
    \outpix_val_V_9_fu_498_reg[5]\ : in STD_LOGIC;
    \outpix_val_V_9_fu_498_reg[6]\ : in STD_LOGIC;
    \outpix_val_V_9_fu_498_reg[7]_1\ : in STD_LOGIC;
    \outpix_val_V_8_fu_494_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \outpix_val_V_8_fu_494_reg[0]\ : in STD_LOGIC;
    or_ln691_2_reg_4394_pp0_iter13_reg : in STD_LOGIC;
    \outpix_val_V_8_fu_494_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \outpix_val_V_8_fu_494_reg[1]\ : in STD_LOGIC;
    \outpix_val_V_8_fu_494_reg[2]\ : in STD_LOGIC;
    \outpix_val_V_8_fu_494_reg[3]\ : in STD_LOGIC;
    \outpix_val_V_8_fu_494_reg[4]\ : in STD_LOGIC;
    \outpix_val_V_8_fu_494_reg[5]\ : in STD_LOGIC;
    \outpix_val_V_8_fu_494_reg[6]\ : in STD_LOGIC;
    \outpix_val_V_8_fu_494_reg[7]_1\ : in STD_LOGIC;
    \outpix_val_V_7_fu_490_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \outpix_val_V_7_fu_490_reg[0]\ : in STD_LOGIC;
    \outpix_val_V_7_fu_490_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \outpix_val_V_7_fu_490_reg[1]\ : in STD_LOGIC;
    \outpix_val_V_7_fu_490_reg[2]\ : in STD_LOGIC;
    \outpix_val_V_7_fu_490_reg[3]\ : in STD_LOGIC;
    \outpix_val_V_7_fu_490_reg[4]\ : in STD_LOGIC;
    \outpix_val_V_7_fu_490_reg[5]\ : in STD_LOGIC;
    \outpix_val_V_7_fu_490_reg[6]\ : in STD_LOGIC;
    \outpix_val_V_7_fu_490_reg[7]_1\ : in STD_LOGIC;
    \outpix_val_V_6_fu_486_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \outpix_val_V_6_fu_486_reg[0]\ : in STD_LOGIC;
    \outpix_val_V_6_fu_486_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \outpix_val_V_6_fu_486_reg[1]\ : in STD_LOGIC;
    \outpix_val_V_6_fu_486_reg[2]\ : in STD_LOGIC;
    \outpix_val_V_6_fu_486_reg[3]\ : in STD_LOGIC;
    \outpix_val_V_6_fu_486_reg[4]\ : in STD_LOGIC;
    \outpix_val_V_6_fu_486_reg[5]\ : in STD_LOGIC;
    \outpix_val_V_6_fu_486_reg[6]\ : in STD_LOGIC;
    \outpix_val_V_6_fu_486_reg[7]_2\ : in STD_LOGIC;
    \icmp_ln520_reg_4037_reg[0]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \icmp_ln520_reg_4037_reg[0]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \zonePlateVAddr_reg[7]\ : in STD_LOGIC;
    \xBar_V_1_loc_0_fu_290_reg[10]_1\ : in STD_LOGIC;
    \xBar_V_1_loc_0_fu_290_reg[0]_1\ : in STD_LOGIC;
    \ap_CS_fsm_reg[3]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    start_for_tpgForeground_U0_full_n : in STD_LOGIC;
    \zonePlateVDelta_loc_0_fu_274_reg[0]\ : in STD_LOGIC;
    grp_v_tpgHlsDataFlow_fu_331_ap_start_reg : in STD_LOGIC;
    \zonePlateVDelta_loc_0_fu_274_reg[0]_0\ : in STD_LOGIC;
    \zonePlateVDelta_loc_0_fu_274_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    xBar_V_1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    xBar_V : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \xBar_V_loc_0_fu_286_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \xBar_V_loc_0_fu_286_reg[0]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[6]\ : in STD_LOGIC;
    \icmp_ln1050_reg_4081_reg[0]\ : in STD_LOGIC;
    icmp_ln1050_reg_4081 : in STD_LOGIC;
    \xBar_V_loc_0_fu_286_reg[1]\ : in STD_LOGIC;
    \xBar_V_loc_0_fu_286_reg[2]\ : in STD_LOGIC;
    \xBar_V_loc_0_fu_286_reg[3]\ : in STD_LOGIC;
    \xBar_V_loc_0_fu_286_reg[4]\ : in STD_LOGIC;
    \xBar_V_loc_0_fu_286_reg[5]\ : in STD_LOGIC;
    \xBar_V_loc_0_fu_286_reg[6]\ : in STD_LOGIC;
    \xBar_V_loc_0_fu_286_reg[7]\ : in STD_LOGIC;
    \xBar_V_loc_0_fu_286_reg[8]\ : in STD_LOGIC;
    \xBar_V_loc_0_fu_286_reg[9]\ : in STD_LOGIC;
    \xBar_V_loc_0_fu_286_reg[10]_0\ : in STD_LOGIC;
    \xBar_V_1_loc_0_fu_290_reg[1]\ : in STD_LOGIC;
    \xBar_V_1_loc_0_fu_290_reg[2]\ : in STD_LOGIC;
    \xBar_V_1_loc_0_fu_290_reg[3]\ : in STD_LOGIC;
    \xBar_V_1_loc_0_fu_290_reg[4]\ : in STD_LOGIC;
    \xBar_V_1_loc_0_fu_290_reg[5]\ : in STD_LOGIC;
    \xBar_V_1_loc_0_fu_290_reg[6]\ : in STD_LOGIC;
    \xBar_V_1_loc_0_fu_290_reg[7]\ : in STD_LOGIC;
    \xBar_V_1_loc_0_fu_290_reg[8]\ : in STD_LOGIC;
    \xBar_V_1_loc_0_fu_290_reg[9]\ : in STD_LOGIC;
    \xBar_V_1_loc_0_fu_290_reg[10]_2\ : in STD_LOGIC;
    \x_fu_470_reg[15]_0\ : in STD_LOGIC;
    srcYUV_empty_n : in STD_LOGIC;
    bckgndYUV_full_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter15 : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln1285_reg_4073_reg[0]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init_6 : entity is "design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init_6;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init_6 is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_done_cache\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal ap_loop_init_int_i_1_n_5 : STD_LOGIC;
  signal \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg\ : STD_LOGIC;
  signal \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_1\ : STD_LOGIC;
  signal \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_2\ : STD_LOGIC;
  signal \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_3\ : STD_LOGIC;
  signal \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_5\ : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_lhs_out_o : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta_loc_1_out_o : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \icmp_ln1027_reg_4041[0]_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln1027_reg_4041[0]_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln1027_reg_4041[0]_i_5_n_5\ : STD_LOGIC;
  signal \icmp_ln520_reg_4037[0]_i_10_n_5\ : STD_LOGIC;
  signal \icmp_ln520_reg_4037[0]_i_11_n_5\ : STD_LOGIC;
  signal \icmp_ln520_reg_4037[0]_i_12_n_5\ : STD_LOGIC;
  signal \icmp_ln520_reg_4037[0]_i_13_n_5\ : STD_LOGIC;
  signal \icmp_ln520_reg_4037[0]_i_14_n_5\ : STD_LOGIC;
  signal \icmp_ln520_reg_4037[0]_i_15_n_5\ : STD_LOGIC;
  signal \icmp_ln520_reg_4037[0]_i_16_n_5\ : STD_LOGIC;
  signal \icmp_ln520_reg_4037[0]_i_17_n_5\ : STD_LOGIC;
  signal \icmp_ln520_reg_4037[0]_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln520_reg_4037[0]_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln520_reg_4037[0]_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln520_reg_4037[0]_i_5_n_5\ : STD_LOGIC;
  signal \icmp_ln520_reg_4037[0]_i_6_n_5\ : STD_LOGIC;
  signal \icmp_ln520_reg_4037[0]_i_7_n_5\ : STD_LOGIC;
  signal \icmp_ln520_reg_4037[0]_i_8_n_5\ : STD_LOGIC;
  signal \icmp_ln520_reg_4037[0]_i_9_n_5\ : STD_LOGIC;
  signal \icmp_ln520_reg_4037_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \icmp_ln520_reg_4037_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \icmp_ln520_reg_4037_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \icmp_ln520_reg_4037_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \icmp_ln520_reg_4037_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \icmp_ln520_reg_4037_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \icmp_ln520_reg_4037_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal q4_reg_i_11_n_5 : STD_LOGIC;
  signal q4_reg_i_13_n_5 : STD_LOGIC;
  signal \xBar_V_1_loc_0_fu_290[10]_i_4_n_5\ : STD_LOGIC;
  signal \x_fu_470[15]_i_10_n_5\ : STD_LOGIC;
  signal \x_fu_470[15]_i_11_n_5\ : STD_LOGIC;
  signal \x_fu_470[15]_i_12_n_5\ : STD_LOGIC;
  signal \x_fu_470[15]_i_5_n_5\ : STD_LOGIC;
  signal \x_fu_470[15]_i_6_n_5\ : STD_LOGIC;
  signal \x_fu_470[15]_i_7_n_5\ : STD_LOGIC;
  signal \x_fu_470[15]_i_8_n_5\ : STD_LOGIC;
  signal \x_fu_470[15]_i_9_n_5\ : STD_LOGIC;
  signal \x_fu_470[7]_i_2_n_5\ : STD_LOGIC;
  signal \x_fu_470[7]_i_3_n_5\ : STD_LOGIC;
  signal \x_fu_470[7]_i_4_n_5\ : STD_LOGIC;
  signal \x_fu_470[7]_i_5_n_5\ : STD_LOGIC;
  signal \x_fu_470[7]_i_6_n_5\ : STD_LOGIC;
  signal \x_fu_470[7]_i_7_n_5\ : STD_LOGIC;
  signal \x_fu_470[7]_i_8_n_5\ : STD_LOGIC;
  signal \x_fu_470[7]_i_9_n_5\ : STD_LOGIC;
  signal \^x_fu_470_reg[12]\ : STD_LOGIC;
  signal \^x_fu_470_reg[12]_0\ : STD_LOGIC;
  signal \x_fu_470_reg[15]_i_3_n_10\ : STD_LOGIC;
  signal \x_fu_470_reg[15]_i_3_n_11\ : STD_LOGIC;
  signal \x_fu_470_reg[15]_i_3_n_12\ : STD_LOGIC;
  signal \x_fu_470_reg[15]_i_3_n_6\ : STD_LOGIC;
  signal \x_fu_470_reg[15]_i_3_n_7\ : STD_LOGIC;
  signal \x_fu_470_reg[15]_i_3_n_8\ : STD_LOGIC;
  signal \x_fu_470_reg[15]_i_3_n_9\ : STD_LOGIC;
  signal \x_fu_470_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \x_fu_470_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \x_fu_470_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \x_fu_470_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \x_fu_470_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \x_fu_470_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \x_fu_470_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \x_fu_470_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \^zoneplatevaddr0\ : STD_LOGIC;
  signal \zonePlateVAddr[15]_i_4_n_5\ : STD_LOGIC;
  signal \zonePlateVDelta_loc_0_fu_274[15]_i_4_n_5\ : STD_LOGIC;
  signal \NLW_icmp_ln520_reg_4037_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_x_fu_470_reg[15]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_x_fu_470_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \and_ln1292_reg_4077[0]_i_2\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter13_reg_reg_srl13_i_1 : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[6]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[7]_i_2\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117[4]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117[6]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059[4]_i_3\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933[4]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933[6]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_i_1 : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \icmp_ln1027_reg_4041[0]_i_1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \icmp_ln1050_reg_4081[0]_i_2\ : label is "soft_lutpair361";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln520_reg_4037_reg[0]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of p_reg_reg_i_2 : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of p_reg_reg_i_3 : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of p_reg_reg_i_4 : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of p_reg_reg_i_5 : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of p_reg_reg_i_6 : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of q4_reg_i_10 : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of q4_reg_i_11 : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of q4_reg_i_5 : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of q4_reg_i_8 : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of q4_reg_i_9 : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \trunc_ln520_1_reg_4047[10]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \trunc_ln520_1_reg_4047[10]_i_2\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \trunc_ln520_1_reg_4047[1]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \trunc_ln520_1_reg_4047[2]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \trunc_ln520_1_reg_4047[3]_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \trunc_ln520_1_reg_4047[4]_i_1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \trunc_ln520_1_reg_4047[5]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \trunc_ln520_1_reg_4047[6]_i_1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \trunc_ln520_1_reg_4047[7]_i_1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \trunc_ln520_1_reg_4047[8]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \trunc_ln520_1_reg_4047[9]_i_1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \xBar_V_1_loc_0_fu_290[10]_i_4\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \x_fu_470[15]_i_1\ : label is "soft_lutpair350";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \x_fu_470_reg[15]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \x_fu_470_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \zonePlateVAddr[15]_i_4\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \zonePlateVAddr[7]_i_1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \zonePlateVDelta_loc_0_fu_274[15]_i_4\ : label is "soft_lutpair348";
begin
  CO(0) <= \^co\(0);
  ap_done_cache <= \^ap_done_cache\;
  grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg <= \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg\;
  grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_1 <= \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_1\;
  grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_2 <= \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_2\;
  grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_3 <= \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_3\;
  grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_5 <= \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_5\;
  \x_fu_470_reg[12]\ <= \^x_fu_470_reg[12]\;
  \x_fu_470_reg[12]_0\ <= \^x_fu_470_reg[12]_0\;
  zonePlateVAddr0 <= \^zoneplatevaddr0\;
\and_ln1292_reg_4077[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^co\(0),
      I1 => \icmp_ln1285_reg_4073_reg[0]_0\,
      O => ap_enable_reg_pp0_iter12_reg
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEFAAAAAAAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_2\(1),
      I1 => \icmp_ln1285_reg_4073_reg[0]_0\,
      I2 => \ap_CS_fsm_reg[3]_1\,
      I3 => \zonePlateVAddr_reg[15]\,
      I4 => \^ap_done_cache\,
      I5 => \ap_CS_fsm_reg[3]_2\(2),
      O => \ap_CS_fsm_reg[3]_0\(0)
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808AA08"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_2\(2),
      I1 => \^ap_done_cache\,
      I2 => \zonePlateVAddr_reg[15]\,
      I3 => \ap_CS_fsm_reg[3]_1\,
      I4 => \icmp_ln1285_reg_4073_reg[0]_0\,
      O => \ap_CS_fsm_reg[3]_0\(1)
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_cache_reg_0,
      Q => \^ap_done_cache\,
      R => RSTC
    );
ap_loop_exit_ready_pp0_iter13_reg_reg_srl13_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \zonePlateVAddr_reg[15]\,
      I1 => \^co\(0),
      O => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_ready
    );
ap_loop_init_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3BBF3FB"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_1\,
      I1 => ap_rst_n,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln1285_reg_4073_reg[0]_0\,
      I4 => \zonePlateVAddr_reg[15]\,
      O => ap_loop_init_int_i_1_n_5
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_init_int_i_1_n_5,
      Q => ap_loop_init_int,
      R => '0'
    );
\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EE0E"
    )
        port map (
      I0 => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_2\,
      I1 => \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[3]\,
      I2 => \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7]\,
      I3 => D(3),
      I4 => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_3\,
      O => \rampStart_load_reg_1167_reg[3]\(0)
    );
\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \^co\(0),
      I1 => \zonePlateVAddr_reg[15]\,
      I2 => \icmp_ln1285_reg_4073_reg[0]_0\,
      I3 => \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]\(0),
      I4 => \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_0\,
      I5 => \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]\(1),
      O => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_3\
    );
\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \^co\(0),
      I1 => \zonePlateVAddr_reg[15]\,
      I2 => \icmp_ln1285_reg_4073_reg[0]_0\,
      I3 => \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]\(0),
      I4 => \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_0\,
      I5 => \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]\(1),
      O => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg\
    );
\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EC"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7]\,
      I1 => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg\,
      I2 => D(6),
      O => \rampStart_load_reg_1167_reg[6]\
    );
\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_3\,
      I1 => \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7]\,
      I2 => D(7),
      O => \rampStart_load_reg_1167_reg[7]\
    );
\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \^co\(0),
      I1 => \zonePlateVAddr_reg[15]\,
      I2 => \icmp_ln1285_reg_4073_reg[0]_0\,
      I3 => \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]\(0),
      I4 => \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]\(1),
      I5 => \ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[4]\,
      O => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_1\
    );
\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \icmp_ln1285_reg_4073_reg[0]_0\,
      I1 => \zonePlateVAddr_reg[15]\,
      I2 => \^co\(0),
      I3 => \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_0\,
      I4 => \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]\(1),
      O => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_4(0)
    );
\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_0\,
      I1 => \^co\(0),
      I2 => \zonePlateVAddr_reg[15]\,
      I3 => \icmp_ln1285_reg_4073_reg[0]_0\,
      I4 => \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]\(0),
      O => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_2\
    );
\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]\(0),
      I1 => \icmp_ln1285_reg_4073_reg[0]_0\,
      I2 => \zonePlateVAddr_reg[15]\,
      I3 => \^co\(0),
      O => \int_bckgndId_reg[0]\
    );
\ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_1\,
      I1 => \ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996_reg[7]\(0),
      O => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_0(0)
    );
\ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg\,
      I1 => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_1\,
      I2 => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_3\,
      O => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_7(0)
    );
\ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg\,
      I1 => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_1\,
      I2 => \ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[6]\,
      O => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_7(1)
    );
grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFC8"
    )
        port map (
      I0 => \^co\(0),
      I1 => \zonePlateVAddr_reg[15]\,
      I2 => \icmp_ln1285_reg_4073_reg[0]_0\,
      I3 => \ap_CS_fsm_reg[3]_2\(1),
      O => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_6
    );
\icmp_ln1027_reg_4041[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^x_fu_470_reg[12]\,
      O => icmp_ln1027_fu_1545_p2
    );
\icmp_ln1027_reg_4041[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEFFFFEEEEFFFE"
    )
        port map (
      I0 => \icmp_ln1027_reg_4041[0]_i_3_n_5\,
      I1 => \icmp_ln1027_reg_4041[0]_i_4_n_5\,
      I2 => \icmp_ln520_reg_4037_reg[0]_0\(11),
      I3 => \icmp_ln520_reg_4037_reg[0]_0\(12),
      I4 => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_5\,
      I5 => \icmp_ln520_reg_4037_reg[0]_0\(5),
      O => \^x_fu_470_reg[12]\
    );
\icmp_ln1027_reg_4041[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => \icmp_ln520_reg_4037_reg[0]_0\(14),
      I1 => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_5\,
      I2 => \icmp_ln520_reg_4037_reg[0]_0\(10),
      I3 => \icmp_ln520_reg_4037_reg[0]_0\(8),
      I4 => \icmp_ln520_reg_4037_reg[0]_0\(3),
      I5 => \icmp_ln1027_reg_4041[0]_i_5_n_5\,
      O => \icmp_ln1027_reg_4041[0]_i_3_n_5\
    );
\icmp_ln1027_reg_4041[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \icmp_ln520_reg_4037_reg[0]_0\(2),
      I1 => \icmp_ln520_reg_4037_reg[0]_0\(9),
      I2 => \icmp_ln520_reg_4037_reg[0]_0\(6),
      I3 => ap_loop_init_int,
      I4 => \zonePlateVAddr_reg[15]\,
      I5 => \icmp_ln520_reg_4037_reg[0]_0\(13),
      O => \icmp_ln1027_reg_4041[0]_i_4_n_5\
    );
\icmp_ln1027_reg_4041[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \icmp_ln520_reg_4037_reg[0]_0\(0),
      I1 => \icmp_ln520_reg_4037_reg[0]_0\(1),
      I2 => \icmp_ln520_reg_4037_reg[0]_0\(4),
      I3 => ap_loop_init_int,
      I4 => \zonePlateVAddr_reg[15]\,
      I5 => \icmp_ln520_reg_4037_reg[0]_0\(7),
      O => \icmp_ln1027_reg_4041[0]_i_5_n_5\
    );
\icmp_ln1050_reg_4081[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDF00000010"
    )
        port map (
      I0 => \^x_fu_470_reg[12]_0\,
      I1 => \icmp_ln1285_reg_4073_reg[0]_0\,
      I2 => \^co\(0),
      I3 => \icmp_ln1050_reg_4081_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]\(0),
      I5 => icmp_ln1050_reg_4081,
      O => \int_bckgndId_reg[0]_0\
    );
\icmp_ln1050_reg_4081[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^x_fu_470_reg[12]\,
      I1 => \zonePlateVAddr_reg[7]\,
      O => \^x_fu_470_reg[12]_0\
    );
\icmp_ln1285_reg_4073[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1FFFFF00100000"
    )
        port map (
      I0 => \^x_fu_470_reg[12]\,
      I1 => \zonePlateVAddr_reg[7]\,
      I2 => \icmp_ln1285_reg_4073_reg[0]_1\,
      I3 => \icmp_ln1285_reg_4073_reg[0]_0\,
      I4 => \^co\(0),
      I5 => \icmp_ln1285_reg_4073_reg[0]_2\,
      O => \icmp_ln1285_reg_4073_reg[0]\
    );
\icmp_ln520_reg_4037[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \icmp_ln520_reg_4037_reg[0]_0\(14),
      I1 => \icmp_ln520_reg_4037_reg[0]\(15),
      I2 => \icmp_ln520_reg_4037_reg[0]_0\(13),
      I3 => ap_loop_init_int,
      I4 => \zonePlateVAddr_reg[15]\,
      I5 => \icmp_ln520_reg_4037_reg[0]\(14),
      O => \icmp_ln520_reg_4037[0]_i_10_n_5\
    );
\icmp_ln520_reg_4037[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \icmp_ln520_reg_4037_reg[0]_0\(12),
      I1 => \icmp_ln520_reg_4037_reg[0]\(13),
      I2 => \icmp_ln520_reg_4037_reg[0]_0\(11),
      I3 => ap_loop_init_int,
      I4 => \zonePlateVAddr_reg[15]\,
      I5 => \icmp_ln520_reg_4037_reg[0]\(12),
      O => \icmp_ln520_reg_4037[0]_i_11_n_5\
    );
\icmp_ln520_reg_4037[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \icmp_ln520_reg_4037_reg[0]_0\(10),
      I1 => \icmp_ln520_reg_4037_reg[0]\(11),
      I2 => \icmp_ln520_reg_4037_reg[0]_0\(9),
      I3 => ap_loop_init_int,
      I4 => \zonePlateVAddr_reg[15]\,
      I5 => \icmp_ln520_reg_4037_reg[0]\(10),
      O => \icmp_ln520_reg_4037[0]_i_12_n_5\
    );
\icmp_ln520_reg_4037[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \icmp_ln520_reg_4037_reg[0]_0\(8),
      I1 => \icmp_ln520_reg_4037_reg[0]\(9),
      I2 => \icmp_ln520_reg_4037_reg[0]_0\(7),
      I3 => ap_loop_init_int,
      I4 => \zonePlateVAddr_reg[15]\,
      I5 => \icmp_ln520_reg_4037_reg[0]\(8),
      O => \icmp_ln520_reg_4037[0]_i_13_n_5\
    );
\icmp_ln520_reg_4037[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \icmp_ln520_reg_4037_reg[0]_0\(6),
      I1 => \icmp_ln520_reg_4037_reg[0]\(7),
      I2 => \icmp_ln520_reg_4037_reg[0]_0\(5),
      I3 => ap_loop_init_int,
      I4 => \zonePlateVAddr_reg[15]\,
      I5 => \icmp_ln520_reg_4037_reg[0]\(6),
      O => \icmp_ln520_reg_4037[0]_i_14_n_5\
    );
\icmp_ln520_reg_4037[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \icmp_ln520_reg_4037_reg[0]_0\(4),
      I1 => \icmp_ln520_reg_4037_reg[0]\(5),
      I2 => \icmp_ln520_reg_4037_reg[0]_0\(3),
      I3 => ap_loop_init_int,
      I4 => \zonePlateVAddr_reg[15]\,
      I5 => \icmp_ln520_reg_4037_reg[0]\(4),
      O => \icmp_ln520_reg_4037[0]_i_15_n_5\
    );
\icmp_ln520_reg_4037[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \icmp_ln520_reg_4037_reg[0]_0\(2),
      I1 => \icmp_ln520_reg_4037_reg[0]\(3),
      I2 => \icmp_ln520_reg_4037_reg[0]_0\(1),
      I3 => ap_loop_init_int,
      I4 => \zonePlateVAddr_reg[15]\,
      I5 => \icmp_ln520_reg_4037_reg[0]\(2),
      O => \icmp_ln520_reg_4037[0]_i_16_n_5\
    );
\icmp_ln520_reg_4037[0]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04445111"
    )
        port map (
      I0 => \icmp_ln520_reg_4037_reg[0]\(0),
      I1 => \icmp_ln520_reg_4037_reg[0]_0\(0),
      I2 => ap_loop_init_int,
      I3 => \zonePlateVAddr_reg[15]\,
      I4 => \icmp_ln520_reg_4037_reg[0]\(1),
      O => \icmp_ln520_reg_4037[0]_i_17_n_5\
    );
\icmp_ln520_reg_4037[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln520_reg_4037_reg[0]\(15),
      I1 => \zonePlateVAddr_reg[15]\,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln520_reg_4037_reg[0]_0\(14),
      I4 => \icmp_ln520_reg_4037_reg[0]\(14),
      I5 => \icmp_ln520_reg_4037_reg[0]_0\(13),
      O => \icmp_ln520_reg_4037[0]_i_2_n_5\
    );
\icmp_ln520_reg_4037[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln520_reg_4037_reg[0]\(13),
      I1 => \zonePlateVAddr_reg[15]\,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln520_reg_4037_reg[0]_0\(12),
      I4 => \icmp_ln520_reg_4037_reg[0]\(12),
      I5 => \icmp_ln520_reg_4037_reg[0]_0\(11),
      O => \icmp_ln520_reg_4037[0]_i_3_n_5\
    );
\icmp_ln520_reg_4037[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln520_reg_4037_reg[0]\(11),
      I1 => \zonePlateVAddr_reg[15]\,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln520_reg_4037_reg[0]_0\(10),
      I4 => \icmp_ln520_reg_4037_reg[0]\(10),
      I5 => \icmp_ln520_reg_4037_reg[0]_0\(9),
      O => \icmp_ln520_reg_4037[0]_i_4_n_5\
    );
\icmp_ln520_reg_4037[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln520_reg_4037_reg[0]\(9),
      I1 => \zonePlateVAddr_reg[15]\,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln520_reg_4037_reg[0]_0\(8),
      I4 => \icmp_ln520_reg_4037_reg[0]\(8),
      I5 => \icmp_ln520_reg_4037_reg[0]_0\(7),
      O => \icmp_ln520_reg_4037[0]_i_5_n_5\
    );
\icmp_ln520_reg_4037[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln520_reg_4037_reg[0]\(7),
      I1 => \zonePlateVAddr_reg[15]\,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln520_reg_4037_reg[0]_0\(6),
      I4 => \icmp_ln520_reg_4037_reg[0]\(6),
      I5 => \icmp_ln520_reg_4037_reg[0]_0\(5),
      O => \icmp_ln520_reg_4037[0]_i_6_n_5\
    );
\icmp_ln520_reg_4037[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln520_reg_4037_reg[0]\(5),
      I1 => \zonePlateVAddr_reg[15]\,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln520_reg_4037_reg[0]_0\(4),
      I4 => \icmp_ln520_reg_4037_reg[0]\(4),
      I5 => \icmp_ln520_reg_4037_reg[0]_0\(3),
      O => \icmp_ln520_reg_4037[0]_i_7_n_5\
    );
\icmp_ln520_reg_4037[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln520_reg_4037_reg[0]\(3),
      I1 => \zonePlateVAddr_reg[15]\,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln520_reg_4037_reg[0]_0\(2),
      I4 => \icmp_ln520_reg_4037_reg[0]\(2),
      I5 => \icmp_ln520_reg_4037_reg[0]_0\(1),
      O => \icmp_ln520_reg_4037[0]_i_8_n_5\
    );
\icmp_ln520_reg_4037[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF80AA"
    )
        port map (
      I0 => \icmp_ln520_reg_4037_reg[0]\(1),
      I1 => \zonePlateVAddr_reg[15]\,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln520_reg_4037_reg[0]_0\(0),
      I4 => \icmp_ln520_reg_4037_reg[0]\(0),
      O => \icmp_ln520_reg_4037[0]_i_9_n_5\
    );
\icmp_ln520_reg_4037_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \^co\(0),
      CO(6) => \icmp_ln520_reg_4037_reg[0]_i_1_n_6\,
      CO(5) => \icmp_ln520_reg_4037_reg[0]_i_1_n_7\,
      CO(4) => \icmp_ln520_reg_4037_reg[0]_i_1_n_8\,
      CO(3) => \icmp_ln520_reg_4037_reg[0]_i_1_n_9\,
      CO(2) => \icmp_ln520_reg_4037_reg[0]_i_1_n_10\,
      CO(1) => \icmp_ln520_reg_4037_reg[0]_i_1_n_11\,
      CO(0) => \icmp_ln520_reg_4037_reg[0]_i_1_n_12\,
      DI(7) => \icmp_ln520_reg_4037[0]_i_2_n_5\,
      DI(6) => \icmp_ln520_reg_4037[0]_i_3_n_5\,
      DI(5) => \icmp_ln520_reg_4037[0]_i_4_n_5\,
      DI(4) => \icmp_ln520_reg_4037[0]_i_5_n_5\,
      DI(3) => \icmp_ln520_reg_4037[0]_i_6_n_5\,
      DI(2) => \icmp_ln520_reg_4037[0]_i_7_n_5\,
      DI(1) => \icmp_ln520_reg_4037[0]_i_8_n_5\,
      DI(0) => \icmp_ln520_reg_4037[0]_i_9_n_5\,
      O(7 downto 0) => \NLW_icmp_ln520_reg_4037_reg[0]_i_1_O_UNCONNECTED\(7 downto 0),
      S(7) => \icmp_ln520_reg_4037[0]_i_10_n_5\,
      S(6) => \icmp_ln520_reg_4037[0]_i_11_n_5\,
      S(5) => \icmp_ln520_reg_4037[0]_i_12_n_5\,
      S(4) => \icmp_ln520_reg_4037[0]_i_13_n_5\,
      S(3) => \icmp_ln520_reg_4037[0]_i_14_n_5\,
      S(2) => \icmp_ln520_reg_4037[0]_i_15_n_5\,
      S(1) => \icmp_ln520_reg_4037[0]_i_16_n_5\,
      S(0) => \icmp_ln520_reg_4037[0]_i_17_n_5\
    );
\outpix_val_V_10_fu_502[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => \outpix_val_V_10_fu_502_reg[7]\(0),
      I1 => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_5\,
      I2 => \outpix_val_V_6_fu_486_reg[7]\,
      I3 => \outpix_val_V_10_fu_502_reg[0]\,
      I4 => or_ln691_6_reg_4401_pp0_iter13_reg,
      I5 => \outpix_val_V_10_fu_502_reg[7]_0\(0),
      O => \outpix_val_V_4_load_reg_1214_reg[7]\(0)
    );
\outpix_val_V_10_fu_502[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => \outpix_val_V_10_fu_502_reg[7]\(1),
      I1 => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_5\,
      I2 => \outpix_val_V_6_fu_486_reg[7]\,
      I3 => \outpix_val_V_10_fu_502_reg[1]\,
      I4 => or_ln691_6_reg_4401_pp0_iter13_reg,
      I5 => \outpix_val_V_10_fu_502_reg[7]_0\(1),
      O => \outpix_val_V_4_load_reg_1214_reg[7]\(1)
    );
\outpix_val_V_10_fu_502[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => \outpix_val_V_10_fu_502_reg[7]\(2),
      I1 => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_5\,
      I2 => \outpix_val_V_6_fu_486_reg[7]\,
      I3 => \outpix_val_V_10_fu_502_reg[2]\,
      I4 => or_ln691_6_reg_4401_pp0_iter13_reg,
      I5 => \outpix_val_V_10_fu_502_reg[7]_0\(2),
      O => \outpix_val_V_4_load_reg_1214_reg[7]\(2)
    );
\outpix_val_V_10_fu_502[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => \outpix_val_V_10_fu_502_reg[7]\(3),
      I1 => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_5\,
      I2 => \outpix_val_V_6_fu_486_reg[7]\,
      I3 => \outpix_val_V_10_fu_502_reg[3]\,
      I4 => or_ln691_6_reg_4401_pp0_iter13_reg,
      I5 => \outpix_val_V_10_fu_502_reg[7]_0\(3),
      O => \outpix_val_V_4_load_reg_1214_reg[7]\(3)
    );
\outpix_val_V_10_fu_502[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => \outpix_val_V_10_fu_502_reg[7]\(4),
      I1 => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_5\,
      I2 => \outpix_val_V_6_fu_486_reg[7]\,
      I3 => \outpix_val_V_10_fu_502_reg[4]\,
      I4 => or_ln691_6_reg_4401_pp0_iter13_reg,
      I5 => \outpix_val_V_10_fu_502_reg[7]_0\(4),
      O => \outpix_val_V_4_load_reg_1214_reg[7]\(4)
    );
\outpix_val_V_10_fu_502[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => \outpix_val_V_10_fu_502_reg[7]\(5),
      I1 => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_5\,
      I2 => \outpix_val_V_6_fu_486_reg[7]\,
      I3 => \outpix_val_V_10_fu_502_reg[5]\,
      I4 => or_ln691_6_reg_4401_pp0_iter13_reg,
      I5 => \outpix_val_V_10_fu_502_reg[7]_0\(5),
      O => \outpix_val_V_4_load_reg_1214_reg[7]\(5)
    );
\outpix_val_V_10_fu_502[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => \outpix_val_V_10_fu_502_reg[7]\(6),
      I1 => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_5\,
      I2 => \outpix_val_V_6_fu_486_reg[7]\,
      I3 => \outpix_val_V_10_fu_502_reg[6]\,
      I4 => or_ln691_6_reg_4401_pp0_iter13_reg,
      I5 => \outpix_val_V_10_fu_502_reg[7]_0\(6),
      O => \outpix_val_V_4_load_reg_1214_reg[7]\(6)
    );
\outpix_val_V_10_fu_502[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => \outpix_val_V_10_fu_502_reg[7]\(7),
      I1 => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_5\,
      I2 => \outpix_val_V_6_fu_486_reg[7]\,
      I3 => \outpix_val_V_10_fu_502_reg[7]_1\,
      I4 => or_ln691_6_reg_4401_pp0_iter13_reg,
      I5 => \outpix_val_V_10_fu_502_reg[7]_0\(7),
      O => \outpix_val_V_4_load_reg_1214_reg[7]\(7)
    );
\outpix_val_V_11_fu_506[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => \outpix_val_V_11_fu_506_reg[7]\(0),
      I1 => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_5\,
      I2 => \outpix_val_V_6_fu_486_reg[7]\,
      I3 => \outpix_val_V_11_fu_506_reg[0]\,
      I4 => or_ln691_6_reg_4401_pp0_iter13_reg,
      I5 => Q(0),
      O => \outpix_val_V_5_load_reg_1219_reg[7]\(0)
    );
\outpix_val_V_11_fu_506[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => \outpix_val_V_11_fu_506_reg[7]\(1),
      I1 => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_5\,
      I2 => \outpix_val_V_6_fu_486_reg[7]\,
      I3 => \outpix_val_V_11_fu_506_reg[1]\,
      I4 => or_ln691_6_reg_4401_pp0_iter13_reg,
      I5 => Q(1),
      O => \outpix_val_V_5_load_reg_1219_reg[7]\(1)
    );
\outpix_val_V_11_fu_506[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => \outpix_val_V_11_fu_506_reg[7]\(2),
      I1 => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_5\,
      I2 => \outpix_val_V_6_fu_486_reg[7]\,
      I3 => \outpix_val_V_11_fu_506_reg[2]\,
      I4 => or_ln691_6_reg_4401_pp0_iter13_reg,
      I5 => Q(2),
      O => \outpix_val_V_5_load_reg_1219_reg[7]\(2)
    );
\outpix_val_V_11_fu_506[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => \outpix_val_V_11_fu_506_reg[7]\(3),
      I1 => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_5\,
      I2 => \outpix_val_V_6_fu_486_reg[7]\,
      I3 => \outpix_val_V_11_fu_506_reg[3]\,
      I4 => or_ln691_6_reg_4401_pp0_iter13_reg,
      I5 => Q(3),
      O => \outpix_val_V_5_load_reg_1219_reg[7]\(3)
    );
\outpix_val_V_11_fu_506[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => \outpix_val_V_11_fu_506_reg[7]\(4),
      I1 => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_5\,
      I2 => \outpix_val_V_6_fu_486_reg[7]\,
      I3 => \outpix_val_V_11_fu_506_reg[4]\,
      I4 => or_ln691_6_reg_4401_pp0_iter13_reg,
      I5 => Q(4),
      O => \outpix_val_V_5_load_reg_1219_reg[7]\(4)
    );
\outpix_val_V_11_fu_506[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => \outpix_val_V_11_fu_506_reg[7]\(5),
      I1 => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_5\,
      I2 => \outpix_val_V_6_fu_486_reg[7]\,
      I3 => \outpix_val_V_11_fu_506_reg[5]\,
      I4 => or_ln691_6_reg_4401_pp0_iter13_reg,
      I5 => Q(5),
      O => \outpix_val_V_5_load_reg_1219_reg[7]\(5)
    );
\outpix_val_V_11_fu_506[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => \outpix_val_V_11_fu_506_reg[7]\(6),
      I1 => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_5\,
      I2 => \outpix_val_V_6_fu_486_reg[7]\,
      I3 => \outpix_val_V_11_fu_506_reg[6]\,
      I4 => or_ln691_6_reg_4401_pp0_iter13_reg,
      I5 => Q(6),
      O => \outpix_val_V_5_load_reg_1219_reg[7]\(6)
    );
\outpix_val_V_11_fu_506[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => \outpix_val_V_11_fu_506_reg[7]\(7),
      I1 => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_5\,
      I2 => \outpix_val_V_6_fu_486_reg[7]\,
      I3 => \outpix_val_V_11_fu_506_reg[7]_0\,
      I4 => or_ln691_6_reg_4401_pp0_iter13_reg,
      I5 => Q(7),
      O => \outpix_val_V_5_load_reg_1219_reg[7]\(7)
    );
\outpix_val_V_6_fu_486[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => \outpix_val_V_6_fu_486_reg[7]_0\(0),
      I1 => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_5\,
      I2 => \outpix_val_V_6_fu_486_reg[7]\,
      I3 => \outpix_val_V_6_fu_486_reg[0]\,
      I4 => or_ln691_2_reg_4394_pp0_iter13_reg,
      I5 => \outpix_val_V_6_fu_486_reg[7]_1\(0),
      O => \outpix_val_V_load_reg_1194_reg[7]\(0)
    );
\outpix_val_V_6_fu_486[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => \outpix_val_V_6_fu_486_reg[7]_0\(1),
      I1 => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_5\,
      I2 => \outpix_val_V_6_fu_486_reg[7]\,
      I3 => \outpix_val_V_6_fu_486_reg[1]\,
      I4 => or_ln691_2_reg_4394_pp0_iter13_reg,
      I5 => \outpix_val_V_6_fu_486_reg[7]_1\(1),
      O => \outpix_val_V_load_reg_1194_reg[7]\(1)
    );
\outpix_val_V_6_fu_486[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => \outpix_val_V_6_fu_486_reg[7]_0\(2),
      I1 => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_5\,
      I2 => \outpix_val_V_6_fu_486_reg[7]\,
      I3 => \outpix_val_V_6_fu_486_reg[2]\,
      I4 => or_ln691_2_reg_4394_pp0_iter13_reg,
      I5 => \outpix_val_V_6_fu_486_reg[7]_1\(2),
      O => \outpix_val_V_load_reg_1194_reg[7]\(2)
    );
\outpix_val_V_6_fu_486[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => \outpix_val_V_6_fu_486_reg[7]_0\(3),
      I1 => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_5\,
      I2 => \outpix_val_V_6_fu_486_reg[7]\,
      I3 => \outpix_val_V_6_fu_486_reg[3]\,
      I4 => or_ln691_2_reg_4394_pp0_iter13_reg,
      I5 => \outpix_val_V_6_fu_486_reg[7]_1\(3),
      O => \outpix_val_V_load_reg_1194_reg[7]\(3)
    );
\outpix_val_V_6_fu_486[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => \outpix_val_V_6_fu_486_reg[7]_0\(4),
      I1 => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_5\,
      I2 => \outpix_val_V_6_fu_486_reg[7]\,
      I3 => \outpix_val_V_6_fu_486_reg[4]\,
      I4 => or_ln691_2_reg_4394_pp0_iter13_reg,
      I5 => \outpix_val_V_6_fu_486_reg[7]_1\(4),
      O => \outpix_val_V_load_reg_1194_reg[7]\(4)
    );
\outpix_val_V_6_fu_486[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => \outpix_val_V_6_fu_486_reg[7]_0\(5),
      I1 => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_5\,
      I2 => \outpix_val_V_6_fu_486_reg[7]\,
      I3 => \outpix_val_V_6_fu_486_reg[5]\,
      I4 => or_ln691_2_reg_4394_pp0_iter13_reg,
      I5 => \outpix_val_V_6_fu_486_reg[7]_1\(5),
      O => \outpix_val_V_load_reg_1194_reg[7]\(5)
    );
\outpix_val_V_6_fu_486[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => \outpix_val_V_6_fu_486_reg[7]_0\(6),
      I1 => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_5\,
      I2 => \outpix_val_V_6_fu_486_reg[7]\,
      I3 => \outpix_val_V_6_fu_486_reg[6]\,
      I4 => or_ln691_2_reg_4394_pp0_iter13_reg,
      I5 => \outpix_val_V_6_fu_486_reg[7]_1\(6),
      O => \outpix_val_V_load_reg_1194_reg[7]\(6)
    );
\outpix_val_V_6_fu_486[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F080808"
    )
        port map (
      I0 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I1 => ap_enable_reg_pp0_iter14,
      I2 => \icmp_ln1285_reg_4073_reg[0]_0\,
      I3 => \zonePlateVAddr_reg[15]\,
      I4 => ap_loop_init_int,
      O => \icmp_ln520_reg_4037_pp0_iter13_reg_reg[0]\(0)
    );
\outpix_val_V_6_fu_486[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => \outpix_val_V_6_fu_486_reg[7]_0\(7),
      I1 => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_5\,
      I2 => \outpix_val_V_6_fu_486_reg[7]\,
      I3 => \outpix_val_V_6_fu_486_reg[7]_2\,
      I4 => or_ln691_2_reg_4394_pp0_iter13_reg,
      I5 => \outpix_val_V_6_fu_486_reg[7]_1\(7),
      O => \outpix_val_V_load_reg_1194_reg[7]\(7)
    );
\outpix_val_V_7_fu_490[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => \outpix_val_V_7_fu_490_reg[7]\(0),
      I1 => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_5\,
      I2 => \outpix_val_V_6_fu_486_reg[7]\,
      I3 => \outpix_val_V_7_fu_490_reg[0]\,
      I4 => or_ln691_2_reg_4394_pp0_iter13_reg,
      I5 => \outpix_val_V_7_fu_490_reg[7]_0\(0),
      O => \outpix_val_V_1_load_reg_1199_reg[7]\(0)
    );
\outpix_val_V_7_fu_490[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => \outpix_val_V_7_fu_490_reg[7]\(1),
      I1 => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_5\,
      I2 => \outpix_val_V_6_fu_486_reg[7]\,
      I3 => \outpix_val_V_7_fu_490_reg[1]\,
      I4 => or_ln691_2_reg_4394_pp0_iter13_reg,
      I5 => \outpix_val_V_7_fu_490_reg[7]_0\(1),
      O => \outpix_val_V_1_load_reg_1199_reg[7]\(1)
    );
\outpix_val_V_7_fu_490[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => \outpix_val_V_7_fu_490_reg[7]\(2),
      I1 => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_5\,
      I2 => \outpix_val_V_6_fu_486_reg[7]\,
      I3 => \outpix_val_V_7_fu_490_reg[2]\,
      I4 => or_ln691_2_reg_4394_pp0_iter13_reg,
      I5 => \outpix_val_V_7_fu_490_reg[7]_0\(2),
      O => \outpix_val_V_1_load_reg_1199_reg[7]\(2)
    );
\outpix_val_V_7_fu_490[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => \outpix_val_V_7_fu_490_reg[7]\(3),
      I1 => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_5\,
      I2 => \outpix_val_V_6_fu_486_reg[7]\,
      I3 => \outpix_val_V_7_fu_490_reg[3]\,
      I4 => or_ln691_2_reg_4394_pp0_iter13_reg,
      I5 => \outpix_val_V_7_fu_490_reg[7]_0\(3),
      O => \outpix_val_V_1_load_reg_1199_reg[7]\(3)
    );
\outpix_val_V_7_fu_490[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => \outpix_val_V_7_fu_490_reg[7]\(4),
      I1 => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_5\,
      I2 => \outpix_val_V_6_fu_486_reg[7]\,
      I3 => \outpix_val_V_7_fu_490_reg[4]\,
      I4 => or_ln691_2_reg_4394_pp0_iter13_reg,
      I5 => \outpix_val_V_7_fu_490_reg[7]_0\(4),
      O => \outpix_val_V_1_load_reg_1199_reg[7]\(4)
    );
\outpix_val_V_7_fu_490[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => \outpix_val_V_7_fu_490_reg[7]\(5),
      I1 => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_5\,
      I2 => \outpix_val_V_6_fu_486_reg[7]\,
      I3 => \outpix_val_V_7_fu_490_reg[5]\,
      I4 => or_ln691_2_reg_4394_pp0_iter13_reg,
      I5 => \outpix_val_V_7_fu_490_reg[7]_0\(5),
      O => \outpix_val_V_1_load_reg_1199_reg[7]\(5)
    );
\outpix_val_V_7_fu_490[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => \outpix_val_V_7_fu_490_reg[7]\(6),
      I1 => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_5\,
      I2 => \outpix_val_V_6_fu_486_reg[7]\,
      I3 => \outpix_val_V_7_fu_490_reg[6]\,
      I4 => or_ln691_2_reg_4394_pp0_iter13_reg,
      I5 => \outpix_val_V_7_fu_490_reg[7]_0\(6),
      O => \outpix_val_V_1_load_reg_1199_reg[7]\(6)
    );
\outpix_val_V_7_fu_490[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => \outpix_val_V_7_fu_490_reg[7]\(7),
      I1 => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_5\,
      I2 => \outpix_val_V_6_fu_486_reg[7]\,
      I3 => \outpix_val_V_7_fu_490_reg[7]_1\,
      I4 => or_ln691_2_reg_4394_pp0_iter13_reg,
      I5 => \outpix_val_V_7_fu_490_reg[7]_0\(7),
      O => \outpix_val_V_1_load_reg_1199_reg[7]\(7)
    );
\outpix_val_V_8_fu_494[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => \outpix_val_V_8_fu_494_reg[7]\(0),
      I1 => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_5\,
      I2 => \outpix_val_V_6_fu_486_reg[7]\,
      I3 => \outpix_val_V_8_fu_494_reg[0]\,
      I4 => or_ln691_2_reg_4394_pp0_iter13_reg,
      I5 => \outpix_val_V_8_fu_494_reg[7]_0\(0),
      O => \outpix_val_V_2_load_reg_1204_reg[7]\(0)
    );
\outpix_val_V_8_fu_494[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => \outpix_val_V_8_fu_494_reg[7]\(1),
      I1 => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_5\,
      I2 => \outpix_val_V_6_fu_486_reg[7]\,
      I3 => \outpix_val_V_8_fu_494_reg[1]\,
      I4 => or_ln691_2_reg_4394_pp0_iter13_reg,
      I5 => \outpix_val_V_8_fu_494_reg[7]_0\(1),
      O => \outpix_val_V_2_load_reg_1204_reg[7]\(1)
    );
\outpix_val_V_8_fu_494[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => \outpix_val_V_8_fu_494_reg[7]\(2),
      I1 => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_5\,
      I2 => \outpix_val_V_6_fu_486_reg[7]\,
      I3 => \outpix_val_V_8_fu_494_reg[2]\,
      I4 => or_ln691_2_reg_4394_pp0_iter13_reg,
      I5 => \outpix_val_V_8_fu_494_reg[7]_0\(2),
      O => \outpix_val_V_2_load_reg_1204_reg[7]\(2)
    );
\outpix_val_V_8_fu_494[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => \outpix_val_V_8_fu_494_reg[7]\(3),
      I1 => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_5\,
      I2 => \outpix_val_V_6_fu_486_reg[7]\,
      I3 => \outpix_val_V_8_fu_494_reg[3]\,
      I4 => or_ln691_2_reg_4394_pp0_iter13_reg,
      I5 => \outpix_val_V_8_fu_494_reg[7]_0\(3),
      O => \outpix_val_V_2_load_reg_1204_reg[7]\(3)
    );
\outpix_val_V_8_fu_494[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => \outpix_val_V_8_fu_494_reg[7]\(4),
      I1 => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_5\,
      I2 => \outpix_val_V_6_fu_486_reg[7]\,
      I3 => \outpix_val_V_8_fu_494_reg[4]\,
      I4 => or_ln691_2_reg_4394_pp0_iter13_reg,
      I5 => \outpix_val_V_8_fu_494_reg[7]_0\(4),
      O => \outpix_val_V_2_load_reg_1204_reg[7]\(4)
    );
\outpix_val_V_8_fu_494[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => \outpix_val_V_8_fu_494_reg[7]\(5),
      I1 => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_5\,
      I2 => \outpix_val_V_6_fu_486_reg[7]\,
      I3 => \outpix_val_V_8_fu_494_reg[5]\,
      I4 => or_ln691_2_reg_4394_pp0_iter13_reg,
      I5 => \outpix_val_V_8_fu_494_reg[7]_0\(5),
      O => \outpix_val_V_2_load_reg_1204_reg[7]\(5)
    );
\outpix_val_V_8_fu_494[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => \outpix_val_V_8_fu_494_reg[7]\(6),
      I1 => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_5\,
      I2 => \outpix_val_V_6_fu_486_reg[7]\,
      I3 => \outpix_val_V_8_fu_494_reg[6]\,
      I4 => or_ln691_2_reg_4394_pp0_iter13_reg,
      I5 => \outpix_val_V_8_fu_494_reg[7]_0\(6),
      O => \outpix_val_V_2_load_reg_1204_reg[7]\(6)
    );
\outpix_val_V_8_fu_494[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => \outpix_val_V_8_fu_494_reg[7]\(7),
      I1 => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_5\,
      I2 => \outpix_val_V_6_fu_486_reg[7]\,
      I3 => \outpix_val_V_8_fu_494_reg[7]_1\,
      I4 => or_ln691_2_reg_4394_pp0_iter13_reg,
      I5 => \outpix_val_V_8_fu_494_reg[7]_0\(7),
      O => \outpix_val_V_2_load_reg_1204_reg[7]\(7)
    );
\outpix_val_V_9_fu_498[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => \outpix_val_V_9_fu_498_reg[7]\(0),
      I1 => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_5\,
      I2 => \outpix_val_V_6_fu_486_reg[7]\,
      I3 => \outpix_val_V_9_fu_498_reg[0]\,
      I4 => or_ln691_6_reg_4401_pp0_iter13_reg,
      I5 => \outpix_val_V_9_fu_498_reg[7]_0\(0),
      O => \outpix_val_V_3_load_reg_1209_reg[7]\(0)
    );
\outpix_val_V_9_fu_498[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => \outpix_val_V_9_fu_498_reg[7]\(1),
      I1 => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_5\,
      I2 => \outpix_val_V_6_fu_486_reg[7]\,
      I3 => \outpix_val_V_9_fu_498_reg[1]\,
      I4 => or_ln691_6_reg_4401_pp0_iter13_reg,
      I5 => \outpix_val_V_9_fu_498_reg[7]_0\(1),
      O => \outpix_val_V_3_load_reg_1209_reg[7]\(1)
    );
\outpix_val_V_9_fu_498[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => \outpix_val_V_9_fu_498_reg[7]\(2),
      I1 => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_5\,
      I2 => \outpix_val_V_6_fu_486_reg[7]\,
      I3 => \outpix_val_V_9_fu_498_reg[2]\,
      I4 => or_ln691_6_reg_4401_pp0_iter13_reg,
      I5 => \outpix_val_V_9_fu_498_reg[7]_0\(2),
      O => \outpix_val_V_3_load_reg_1209_reg[7]\(2)
    );
\outpix_val_V_9_fu_498[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => \outpix_val_V_9_fu_498_reg[7]\(3),
      I1 => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_5\,
      I2 => \outpix_val_V_6_fu_486_reg[7]\,
      I3 => \outpix_val_V_9_fu_498_reg[3]\,
      I4 => or_ln691_6_reg_4401_pp0_iter13_reg,
      I5 => \outpix_val_V_9_fu_498_reg[7]_0\(3),
      O => \outpix_val_V_3_load_reg_1209_reg[7]\(3)
    );
\outpix_val_V_9_fu_498[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => \outpix_val_V_9_fu_498_reg[7]\(4),
      I1 => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_5\,
      I2 => \outpix_val_V_6_fu_486_reg[7]\,
      I3 => \outpix_val_V_9_fu_498_reg[4]\,
      I4 => or_ln691_6_reg_4401_pp0_iter13_reg,
      I5 => \outpix_val_V_9_fu_498_reg[7]_0\(4),
      O => \outpix_val_V_3_load_reg_1209_reg[7]\(4)
    );
\outpix_val_V_9_fu_498[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => \outpix_val_V_9_fu_498_reg[7]\(5),
      I1 => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_5\,
      I2 => \outpix_val_V_6_fu_486_reg[7]\,
      I3 => \outpix_val_V_9_fu_498_reg[5]\,
      I4 => or_ln691_6_reg_4401_pp0_iter13_reg,
      I5 => \outpix_val_V_9_fu_498_reg[7]_0\(5),
      O => \outpix_val_V_3_load_reg_1209_reg[7]\(5)
    );
\outpix_val_V_9_fu_498[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => \outpix_val_V_9_fu_498_reg[7]\(6),
      I1 => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_5\,
      I2 => \outpix_val_V_6_fu_486_reg[7]\,
      I3 => \outpix_val_V_9_fu_498_reg[6]\,
      I4 => or_ln691_6_reg_4401_pp0_iter13_reg,
      I5 => \outpix_val_V_9_fu_498_reg[7]_0\(6),
      O => \outpix_val_V_3_load_reg_1209_reg[7]\(6)
    );
\outpix_val_V_9_fu_498[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => \outpix_val_V_9_fu_498_reg[7]\(7),
      I1 => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_5\,
      I2 => \outpix_val_V_6_fu_486_reg[7]\,
      I3 => \outpix_val_V_9_fu_498_reg[7]_1\,
      I4 => or_ln691_6_reg_4401_pp0_iter13_reg,
      I5 => \outpix_val_V_9_fu_498_reg[7]_0\(7),
      O => \outpix_val_V_3_load_reg_1209_reg[7]\(7)
    );
p_reg_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln520_reg_4037_reg[0]_0\(14),
      I1 => ap_loop_init_int,
      I2 => \zonePlateVAddr_reg[15]\,
      O => B(14)
    );
p_reg_reg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln520_reg_4037_reg[0]_0\(13),
      I1 => ap_loop_init_int,
      I2 => \zonePlateVAddr_reg[15]\,
      O => B(13)
    );
p_reg_reg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln520_reg_4037_reg[0]_0\(12),
      I1 => ap_loop_init_int,
      I2 => \zonePlateVAddr_reg[15]\,
      O => B(12)
    );
p_reg_reg_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln520_reg_4037_reg[0]_0\(11),
      I1 => ap_loop_init_int,
      I2 => \zonePlateVAddr_reg[15]\,
      O => B(11)
    );
p_reg_reg_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln520_reg_4037_reg[0]_0\(10),
      I1 => ap_loop_init_int,
      I2 => \zonePlateVAddr_reg[15]\,
      O => B(10)
    );
q4_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000055550000666A"
    )
        port map (
      I0 => \icmp_ln520_reg_4037_reg[0]_0\(9),
      I1 => \icmp_ln520_reg_4037_reg[0]_0\(7),
      I2 => q4_reg_i_11_n_5,
      I3 => \icmp_ln520_reg_4037_reg[0]_0\(6),
      I4 => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_5\,
      I5 => \icmp_ln520_reg_4037_reg[0]_0\(8),
      O => ADDRBWRADDR(9)
    );
q4_reg_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \zonePlateVAddr_reg[15]\,
      I1 => ap_loop_init_int,
      I2 => \icmp_ln520_reg_4037_reg[0]_0\(0),
      O => ADDRBWRADDR(0)
    );
q4_reg_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8A8A8"
    )
        port map (
      I0 => \icmp_ln520_reg_4037_reg[0]_0\(5),
      I1 => q4_reg_i_13_n_5,
      I2 => \icmp_ln520_reg_4037_reg[0]_0\(4),
      I3 => ap_loop_init_int,
      I4 => \zonePlateVAddr_reg[15]\,
      O => q4_reg_i_11_n_5
    );
q4_reg_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \zonePlateVAddr_reg[15]\,
      I1 => ap_loop_init_int,
      O => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_5\
    );
q4_reg_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AAA0AAA08880000"
    )
        port map (
      I0 => \icmp_ln520_reg_4037_reg[0]_0\(3),
      I1 => \icmp_ln520_reg_4037_reg[0]_0\(0),
      I2 => \zonePlateVAddr_reg[15]\,
      I3 => ap_loop_init_int,
      I4 => \icmp_ln520_reg_4037_reg[0]_0\(1),
      I5 => \icmp_ln520_reg_4037_reg[0]_0\(2),
      O => q4_reg_i_13_n_5
    );
q4_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8A8A8FF575757"
    )
        port map (
      I0 => \icmp_ln520_reg_4037_reg[0]_0\(7),
      I1 => q4_reg_i_11_n_5,
      I2 => \icmp_ln520_reg_4037_reg[0]_0\(6),
      I3 => ap_loop_init_int,
      I4 => \zonePlateVAddr_reg[15]\,
      I5 => \icmp_ln520_reg_4037_reg[0]_0\(8),
      O => ADDRBWRADDR(8)
    );
q4_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505050606060606"
    )
        port map (
      I0 => \icmp_ln520_reg_4037_reg[0]_0\(7),
      I1 => \icmp_ln520_reg_4037_reg[0]_0\(6),
      I2 => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_5\,
      I3 => \icmp_ln520_reg_4037_reg[0]_0\(4),
      I4 => q4_reg_i_13_n_5,
      I5 => \icmp_ln520_reg_4037_reg[0]_0\(5),
      O => ADDRBWRADDR(7)
    );
q4_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEAD5D5D5D5D5"
    )
        port map (
      I0 => \icmp_ln520_reg_4037_reg[0]_0\(6),
      I1 => \zonePlateVAddr_reg[15]\,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln520_reg_4037_reg[0]_0\(4),
      I4 => q4_reg_i_13_n_5,
      I5 => \icmp_ln520_reg_4037_reg[0]_0\(5),
      O => ADDRBWRADDR(6)
    );
q4_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5D5152A"
    )
        port map (
      I0 => \icmp_ln520_reg_4037_reg[0]_0\(5),
      I1 => ap_loop_init_int,
      I2 => \zonePlateVAddr_reg[15]\,
      I3 => \icmp_ln520_reg_4037_reg[0]_0\(4),
      I4 => q4_reg_i_13_n_5,
      O => ADDRBWRADDR(5)
    );
q4_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA9FF99FF55FF55"
    )
        port map (
      I0 => \icmp_ln520_reg_4037_reg[0]_0\(4),
      I1 => \icmp_ln520_reg_4037_reg[0]_0\(2),
      I2 => \icmp_ln520_reg_4037_reg[0]_0\(1),
      I3 => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_5\,
      I4 => \icmp_ln520_reg_4037_reg[0]_0\(0),
      I5 => \icmp_ln520_reg_4037_reg[0]_0\(3),
      O => ADDRBWRADDR(4)
    );
q4_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1515152A152A152A"
    )
        port map (
      I0 => \icmp_ln520_reg_4037_reg[0]_0\(3),
      I1 => ap_loop_init_int,
      I2 => \zonePlateVAddr_reg[15]\,
      I3 => \icmp_ln520_reg_4037_reg[0]_0\(2),
      I4 => \icmp_ln520_reg_4037_reg[0]_0\(1),
      I5 => \icmp_ln520_reg_4037_reg[0]_0\(0),
      O => ADDRBWRADDR(3)
    );
q4_reg_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F999F555"
    )
        port map (
      I0 => \icmp_ln520_reg_4037_reg[0]_0\(2),
      I1 => \icmp_ln520_reg_4037_reg[0]_0\(1),
      I2 => ap_loop_init_int,
      I3 => \zonePlateVAddr_reg[15]\,
      I4 => \icmp_ln520_reg_4037_reg[0]_0\(0),
      O => ADDRBWRADDR(2)
    );
q4_reg_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"152A"
    )
        port map (
      I0 => \icmp_ln520_reg_4037_reg[0]_0\(1),
      I1 => \zonePlateVAddr_reg[15]\,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln520_reg_4037_reg[0]_0\(0),
      O => ADDRBWRADDR(1)
    );
\trunc_ln520_1_reg_4047[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \icmp_ln1285_reg_4073_reg[0]_0\,
      I1 => \^co\(0),
      I2 => \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]\(0),
      I3 => \trunc_ln520_1_reg_4047_reg[1]\,
      O => E(0)
    );
\trunc_ln520_1_reg_4047[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln520_reg_4037_reg[0]_0\(9),
      I1 => ap_loop_init_int,
      I2 => \zonePlateVAddr_reg[15]\,
      O => B(9)
    );
\trunc_ln520_1_reg_4047[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln520_reg_4037_reg[0]_0\(0),
      I1 => ap_loop_init_int,
      I2 => \zonePlateVAddr_reg[15]\,
      O => B(0)
    );
\trunc_ln520_1_reg_4047[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln520_reg_4037_reg[0]_0\(1),
      I1 => ap_loop_init_int,
      I2 => \zonePlateVAddr_reg[15]\,
      O => B(1)
    );
\trunc_ln520_1_reg_4047[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln520_reg_4037_reg[0]_0\(2),
      I1 => ap_loop_init_int,
      I2 => \zonePlateVAddr_reg[15]\,
      O => B(2)
    );
\trunc_ln520_1_reg_4047[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln520_reg_4037_reg[0]_0\(3),
      I1 => ap_loop_init_int,
      I2 => \zonePlateVAddr_reg[15]\,
      O => B(3)
    );
\trunc_ln520_1_reg_4047[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln520_reg_4037_reg[0]_0\(4),
      I1 => ap_loop_init_int,
      I2 => \zonePlateVAddr_reg[15]\,
      O => B(4)
    );
\trunc_ln520_1_reg_4047[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln520_reg_4037_reg[0]_0\(5),
      I1 => ap_loop_init_int,
      I2 => \zonePlateVAddr_reg[15]\,
      O => B(5)
    );
\trunc_ln520_1_reg_4047[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln520_reg_4037_reg[0]_0\(6),
      I1 => ap_loop_init_int,
      I2 => \zonePlateVAddr_reg[15]\,
      O => B(6)
    );
\trunc_ln520_1_reg_4047[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln520_reg_4037_reg[0]_0\(7),
      I1 => ap_loop_init_int,
      I2 => \zonePlateVAddr_reg[15]\,
      O => B(7)
    );
\trunc_ln520_1_reg_4047[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln520_reg_4037_reg[0]_0\(8),
      I1 => ap_loop_init_int,
      I2 => \zonePlateVAddr_reg[15]\,
      O => B(8)
    );
\xBar_V_1_loc_0_fu_290[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xBar_V_1(0),
      I1 => \xBar_V_1_loc_0_fu_290_reg[10]_1\,
      I2 => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_lhs_out_o(0),
      O => \xBar_V_1_reg[10]\(0)
    );
\xBar_V_1_loc_0_fu_290[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00AACA"
    )
        port map (
      I0 => \xBar_V_1_loc_0_fu_290_reg[10]\(0),
      I1 => \xBar_V_1_loc_0_fu_290_reg[0]\(0),
      I2 => \xBar_V_1_loc_0_fu_290_reg[0]_0\,
      I3 => \xBar_V_1_loc_0_fu_290_reg[10]_0\,
      I4 => \xBar_V_1_loc_0_fu_290[10]_i_4_n_5\,
      O => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_lhs_out_o(0)
    );
\xBar_V_1_loc_0_fu_290[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAAAAAAAAA"
    )
        port map (
      I0 => \xBar_V_1_loc_0_fu_290_reg[10]_1\,
      I1 => \xBar_V_1_loc_0_fu_290_reg[10]_0\,
      I2 => \icmp_ln1285_reg_4073_reg[0]_0\,
      I3 => \xBar_V_1_loc_0_fu_290_reg[0]_1\,
      I4 => \xBar_V_1_loc_0_fu_290[10]_i_4_n_5\,
      I5 => \ap_CS_fsm_reg[3]_2\(2),
      O => \ap_CS_fsm_reg[3]\(0)
    );
\xBar_V_1_loc_0_fu_290[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF000F0BBF011"
    )
        port map (
      I0 => \xBar_V_1_loc_0_fu_290_reg[10]_0\,
      I1 => \xBar_V_1_loc_0_fu_290[10]_i_4_n_5\,
      I2 => xBar_V_1(10),
      I3 => \xBar_V_1_loc_0_fu_290_reg[10]_1\,
      I4 => \xBar_V_1_loc_0_fu_290_reg[10]\(10),
      I5 => \xBar_V_1_loc_0_fu_290_reg[10]_2\,
      O => \xBar_V_1_reg[10]\(10)
    );
\xBar_V_1_loc_0_fu_290[10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^co\(0),
      I1 => \zonePlateVAddr_reg[15]\,
      I2 => \^x_fu_470_reg[12]\,
      O => \xBar_V_1_loc_0_fu_290[10]_i_4_n_5\
    );
\xBar_V_1_loc_0_fu_290[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF000F0BBF011"
    )
        port map (
      I0 => \xBar_V_1_loc_0_fu_290_reg[10]_0\,
      I1 => \xBar_V_1_loc_0_fu_290[10]_i_4_n_5\,
      I2 => xBar_V_1(1),
      I3 => \xBar_V_1_loc_0_fu_290_reg[10]_1\,
      I4 => \xBar_V_1_loc_0_fu_290_reg[10]\(1),
      I5 => \xBar_V_1_loc_0_fu_290_reg[1]\,
      O => \xBar_V_1_reg[10]\(1)
    );
\xBar_V_1_loc_0_fu_290[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0BBF011F0AAF000"
    )
        port map (
      I0 => \xBar_V_1_loc_0_fu_290_reg[10]_0\,
      I1 => \xBar_V_1_loc_0_fu_290[10]_i_4_n_5\,
      I2 => xBar_V_1(2),
      I3 => \xBar_V_1_loc_0_fu_290_reg[10]_1\,
      I4 => \xBar_V_1_loc_0_fu_290_reg[10]\(2),
      I5 => \xBar_V_1_loc_0_fu_290_reg[2]\,
      O => \xBar_V_1_reg[10]\(2)
    );
\xBar_V_1_loc_0_fu_290[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0BBF011F0AAF000"
    )
        port map (
      I0 => \xBar_V_1_loc_0_fu_290_reg[10]_0\,
      I1 => \xBar_V_1_loc_0_fu_290[10]_i_4_n_5\,
      I2 => xBar_V_1(3),
      I3 => \xBar_V_1_loc_0_fu_290_reg[10]_1\,
      I4 => \xBar_V_1_loc_0_fu_290_reg[10]\(3),
      I5 => \xBar_V_1_loc_0_fu_290_reg[3]\,
      O => \xBar_V_1_reg[10]\(3)
    );
\xBar_V_1_loc_0_fu_290[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF000F0BBF011"
    )
        port map (
      I0 => \xBar_V_1_loc_0_fu_290_reg[10]_0\,
      I1 => \xBar_V_1_loc_0_fu_290[10]_i_4_n_5\,
      I2 => xBar_V_1(4),
      I3 => \xBar_V_1_loc_0_fu_290_reg[10]_1\,
      I4 => \xBar_V_1_loc_0_fu_290_reg[10]\(4),
      I5 => \xBar_V_1_loc_0_fu_290_reg[4]\,
      O => \xBar_V_1_reg[10]\(4)
    );
\xBar_V_1_loc_0_fu_290[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF000F0BBF011"
    )
        port map (
      I0 => \xBar_V_1_loc_0_fu_290_reg[10]_0\,
      I1 => \xBar_V_1_loc_0_fu_290[10]_i_4_n_5\,
      I2 => xBar_V_1(5),
      I3 => \xBar_V_1_loc_0_fu_290_reg[10]_1\,
      I4 => \xBar_V_1_loc_0_fu_290_reg[10]\(5),
      I5 => \xBar_V_1_loc_0_fu_290_reg[5]\,
      O => \xBar_V_1_reg[10]\(5)
    );
\xBar_V_1_loc_0_fu_290[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF000F0BBF011"
    )
        port map (
      I0 => \xBar_V_1_loc_0_fu_290_reg[10]_0\,
      I1 => \xBar_V_1_loc_0_fu_290[10]_i_4_n_5\,
      I2 => xBar_V_1(6),
      I3 => \xBar_V_1_loc_0_fu_290_reg[10]_1\,
      I4 => \xBar_V_1_loc_0_fu_290_reg[10]\(6),
      I5 => \xBar_V_1_loc_0_fu_290_reg[6]\,
      O => \xBar_V_1_reg[10]\(6)
    );
\xBar_V_1_loc_0_fu_290[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF000F0BBF011"
    )
        port map (
      I0 => \xBar_V_1_loc_0_fu_290_reg[10]_0\,
      I1 => \xBar_V_1_loc_0_fu_290[10]_i_4_n_5\,
      I2 => xBar_V_1(7),
      I3 => \xBar_V_1_loc_0_fu_290_reg[10]_1\,
      I4 => \xBar_V_1_loc_0_fu_290_reg[10]\(7),
      I5 => \xBar_V_1_loc_0_fu_290_reg[7]\,
      O => \xBar_V_1_reg[10]\(7)
    );
\xBar_V_1_loc_0_fu_290[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF000F0BBF011"
    )
        port map (
      I0 => \xBar_V_1_loc_0_fu_290_reg[10]_0\,
      I1 => \xBar_V_1_loc_0_fu_290[10]_i_4_n_5\,
      I2 => xBar_V_1(8),
      I3 => \xBar_V_1_loc_0_fu_290_reg[10]_1\,
      I4 => \xBar_V_1_loc_0_fu_290_reg[10]\(8),
      I5 => \xBar_V_1_loc_0_fu_290_reg[8]\,
      O => \xBar_V_1_reg[10]\(8)
    );
\xBar_V_1_loc_0_fu_290[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF000F0BBF011"
    )
        port map (
      I0 => \xBar_V_1_loc_0_fu_290_reg[10]_0\,
      I1 => \xBar_V_1_loc_0_fu_290[10]_i_4_n_5\,
      I2 => xBar_V_1(9),
      I3 => \xBar_V_1_loc_0_fu_290_reg[10]_1\,
      I4 => \xBar_V_1_loc_0_fu_290_reg[10]\(9),
      I5 => \xBar_V_1_loc_0_fu_290_reg[9]\,
      O => \xBar_V_1_reg[10]\(9)
    );
\xBar_V_loc_0_fu_286[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => xBar_V(0),
      I1 => \xBar_V_1_loc_0_fu_290_reg[10]_1\,
      I2 => \xBar_V_loc_0_fu_286_reg[10]\(0),
      I3 => \xBar_V_1_loc_0_fu_290_reg[10]_0\,
      I4 => \xBar_V_1_loc_0_fu_290[10]_i_4_n_5\,
      I5 => \xBar_V_loc_0_fu_286_reg[0]\,
      O => \xBar_V_reg[10]\(0)
    );
\xBar_V_loc_0_fu_286[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0BBF011F0AAF000"
    )
        port map (
      I0 => \xBar_V_1_loc_0_fu_290_reg[10]_0\,
      I1 => \xBar_V_1_loc_0_fu_290[10]_i_4_n_5\,
      I2 => xBar_V(10),
      I3 => \xBar_V_1_loc_0_fu_290_reg[10]_1\,
      I4 => \xBar_V_loc_0_fu_286_reg[10]\(10),
      I5 => \xBar_V_loc_0_fu_286_reg[10]_0\,
      O => \xBar_V_reg[10]\(10)
    );
\xBar_V_loc_0_fu_286[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF000F0BBF011"
    )
        port map (
      I0 => \xBar_V_1_loc_0_fu_290_reg[10]_0\,
      I1 => \xBar_V_1_loc_0_fu_290[10]_i_4_n_5\,
      I2 => xBar_V(1),
      I3 => \xBar_V_1_loc_0_fu_290_reg[10]_1\,
      I4 => \xBar_V_loc_0_fu_286_reg[10]\(1),
      I5 => \xBar_V_loc_0_fu_286_reg[1]\,
      O => \xBar_V_reg[10]\(1)
    );
\xBar_V_loc_0_fu_286[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0BBF011F0AAF000"
    )
        port map (
      I0 => \xBar_V_1_loc_0_fu_290_reg[10]_0\,
      I1 => \xBar_V_1_loc_0_fu_290[10]_i_4_n_5\,
      I2 => xBar_V(2),
      I3 => \xBar_V_1_loc_0_fu_290_reg[10]_1\,
      I4 => \xBar_V_loc_0_fu_286_reg[10]\(2),
      I5 => \xBar_V_loc_0_fu_286_reg[2]\,
      O => \xBar_V_reg[10]\(2)
    );
\xBar_V_loc_0_fu_286[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0BBF011F0AAF000"
    )
        port map (
      I0 => \xBar_V_1_loc_0_fu_290_reg[10]_0\,
      I1 => \xBar_V_1_loc_0_fu_290[10]_i_4_n_5\,
      I2 => xBar_V(3),
      I3 => \xBar_V_1_loc_0_fu_290_reg[10]_1\,
      I4 => \xBar_V_loc_0_fu_286_reg[10]\(3),
      I5 => \xBar_V_loc_0_fu_286_reg[3]\,
      O => \xBar_V_reg[10]\(3)
    );
\xBar_V_loc_0_fu_286[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF000F0BBF011"
    )
        port map (
      I0 => \xBar_V_1_loc_0_fu_290_reg[10]_0\,
      I1 => \xBar_V_1_loc_0_fu_290[10]_i_4_n_5\,
      I2 => xBar_V(4),
      I3 => \xBar_V_1_loc_0_fu_290_reg[10]_1\,
      I4 => \xBar_V_loc_0_fu_286_reg[10]\(4),
      I5 => \xBar_V_loc_0_fu_286_reg[4]\,
      O => \xBar_V_reg[10]\(4)
    );
\xBar_V_loc_0_fu_286[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF000F0BBF011"
    )
        port map (
      I0 => \xBar_V_1_loc_0_fu_290_reg[10]_0\,
      I1 => \xBar_V_1_loc_0_fu_290[10]_i_4_n_5\,
      I2 => xBar_V(5),
      I3 => \xBar_V_1_loc_0_fu_290_reg[10]_1\,
      I4 => \xBar_V_loc_0_fu_286_reg[10]\(5),
      I5 => \xBar_V_loc_0_fu_286_reg[5]\,
      O => \xBar_V_reg[10]\(5)
    );
\xBar_V_loc_0_fu_286[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF000F0BBF011"
    )
        port map (
      I0 => \xBar_V_1_loc_0_fu_290_reg[10]_0\,
      I1 => \xBar_V_1_loc_0_fu_290[10]_i_4_n_5\,
      I2 => xBar_V(6),
      I3 => \xBar_V_1_loc_0_fu_290_reg[10]_1\,
      I4 => \xBar_V_loc_0_fu_286_reg[10]\(6),
      I5 => \xBar_V_loc_0_fu_286_reg[6]\,
      O => \xBar_V_reg[10]\(6)
    );
\xBar_V_loc_0_fu_286[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF000F0BBF011"
    )
        port map (
      I0 => \xBar_V_1_loc_0_fu_290_reg[10]_0\,
      I1 => \xBar_V_1_loc_0_fu_290[10]_i_4_n_5\,
      I2 => xBar_V(7),
      I3 => \xBar_V_1_loc_0_fu_290_reg[10]_1\,
      I4 => \xBar_V_loc_0_fu_286_reg[10]\(7),
      I5 => \xBar_V_loc_0_fu_286_reg[7]\,
      O => \xBar_V_reg[10]\(7)
    );
\xBar_V_loc_0_fu_286[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF000F0BBF011"
    )
        port map (
      I0 => \xBar_V_1_loc_0_fu_290_reg[10]_0\,
      I1 => \xBar_V_1_loc_0_fu_290[10]_i_4_n_5\,
      I2 => xBar_V(8),
      I3 => \xBar_V_1_loc_0_fu_290_reg[10]_1\,
      I4 => \xBar_V_loc_0_fu_286_reg[10]\(8),
      I5 => \xBar_V_loc_0_fu_286_reg[8]\,
      O => \xBar_V_reg[10]\(8)
    );
\xBar_V_loc_0_fu_286[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF000F0BBF011"
    )
        port map (
      I0 => \xBar_V_1_loc_0_fu_290_reg[10]_0\,
      I1 => \xBar_V_1_loc_0_fu_290[10]_i_4_n_5\,
      I2 => xBar_V(9),
      I3 => \xBar_V_1_loc_0_fu_290_reg[10]_1\,
      I4 => \xBar_V_loc_0_fu_286_reg[10]\(9),
      I5 => \xBar_V_loc_0_fu_286_reg[9]\,
      O => \xBar_V_reg[10]\(9)
    );
\x_fu_470[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \icmp_ln1285_reg_4073_reg[0]_0\,
      I1 => \zonePlateVAddr_reg[15]\,
      I2 => ap_loop_init_int,
      I3 => \^co\(0),
      O => SR(0)
    );
\x_fu_470[15]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln520_reg_4037_reg[0]_0\(9),
      I1 => ap_loop_init_int,
      I2 => \zonePlateVAddr_reg[15]\,
      O => \x_fu_470[15]_i_10_n_5\
    );
\x_fu_470[15]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln520_reg_4037_reg[0]_0\(8),
      I1 => ap_loop_init_int,
      I2 => \zonePlateVAddr_reg[15]\,
      O => \x_fu_470[15]_i_11_n_5\
    );
\x_fu_470[15]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln520_reg_4037_reg[0]_0\(7),
      I1 => ap_loop_init_int,
      I2 => \zonePlateVAddr_reg[15]\,
      O => \x_fu_470[15]_i_12_n_5\
    );
\x_fu_470[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EE000000000000"
    )
        port map (
      I0 => \x_fu_470_reg[15]_0\,
      I1 => srcYUV_empty_n,
      I2 => bckgndYUV_full_n,
      I3 => ap_enable_reg_pp0_iter15,
      I4 => \^co\(0),
      I5 => \zonePlateVAddr_reg[15]\,
      O => internal_empty_n_reg(0)
    );
\x_fu_470[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln520_reg_4037_reg[0]_0\(14),
      I1 => ap_loop_init_int,
      I2 => \zonePlateVAddr_reg[15]\,
      O => \x_fu_470[15]_i_5_n_5\
    );
\x_fu_470[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln520_reg_4037_reg[0]_0\(13),
      I1 => ap_loop_init_int,
      I2 => \zonePlateVAddr_reg[15]\,
      O => \x_fu_470[15]_i_6_n_5\
    );
\x_fu_470[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln520_reg_4037_reg[0]_0\(12),
      I1 => ap_loop_init_int,
      I2 => \zonePlateVAddr_reg[15]\,
      O => \x_fu_470[15]_i_7_n_5\
    );
\x_fu_470[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln520_reg_4037_reg[0]_0\(11),
      I1 => ap_loop_init_int,
      I2 => \zonePlateVAddr_reg[15]\,
      O => \x_fu_470[15]_i_8_n_5\
    );
\x_fu_470[15]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln520_reg_4037_reg[0]_0\(10),
      I1 => ap_loop_init_int,
      I2 => \zonePlateVAddr_reg[15]\,
      O => \x_fu_470[15]_i_9_n_5\
    );
\x_fu_470[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln520_reg_4037_reg[0]_0\(0),
      I1 => ap_loop_init_int,
      I2 => \zonePlateVAddr_reg[15]\,
      O => \x_fu_470[7]_i_2_n_5\
    );
\x_fu_470[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln520_reg_4037_reg[0]_0\(6),
      I1 => ap_loop_init_int,
      I2 => \zonePlateVAddr_reg[15]\,
      O => \x_fu_470[7]_i_3_n_5\
    );
\x_fu_470[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln520_reg_4037_reg[0]_0\(5),
      I1 => ap_loop_init_int,
      I2 => \zonePlateVAddr_reg[15]\,
      O => \x_fu_470[7]_i_4_n_5\
    );
\x_fu_470[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln520_reg_4037_reg[0]_0\(4),
      I1 => ap_loop_init_int,
      I2 => \zonePlateVAddr_reg[15]\,
      O => \x_fu_470[7]_i_5_n_5\
    );
\x_fu_470[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln520_reg_4037_reg[0]_0\(3),
      I1 => ap_loop_init_int,
      I2 => \zonePlateVAddr_reg[15]\,
      O => \x_fu_470[7]_i_6_n_5\
    );
\x_fu_470[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln520_reg_4037_reg[0]_0\(2),
      I1 => ap_loop_init_int,
      I2 => \zonePlateVAddr_reg[15]\,
      O => \x_fu_470[7]_i_7_n_5\
    );
\x_fu_470[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln520_reg_4037_reg[0]_0\(1),
      I1 => ap_loop_init_int,
      I2 => \zonePlateVAddr_reg[15]\,
      O => \x_fu_470[7]_i_8_n_5\
    );
\x_fu_470[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \zonePlateVAddr_reg[15]\,
      I1 => ap_loop_init_int,
      I2 => \icmp_ln520_reg_4037_reg[0]_0\(0),
      O => \x_fu_470[7]_i_9_n_5\
    );
\x_fu_470_reg[15]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \x_fu_470_reg[7]_i_1_n_5\,
      CI_TOP => '0',
      CO(7) => \NLW_x_fu_470_reg[15]_i_3_CO_UNCONNECTED\(7),
      CO(6) => \x_fu_470_reg[15]_i_3_n_6\,
      CO(5) => \x_fu_470_reg[15]_i_3_n_7\,
      CO(4) => \x_fu_470_reg[15]_i_3_n_8\,
      CO(3) => \x_fu_470_reg[15]_i_3_n_9\,
      CO(2) => \x_fu_470_reg[15]_i_3_n_10\,
      CO(1) => \x_fu_470_reg[15]_i_3_n_11\,
      CO(0) => \x_fu_470_reg[15]_i_3_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \x_fu_470_reg[15]\(14 downto 7),
      S(7) => \x_fu_470[15]_i_5_n_5\,
      S(6) => \x_fu_470[15]_i_6_n_5\,
      S(5) => \x_fu_470[15]_i_7_n_5\,
      S(4) => \x_fu_470[15]_i_8_n_5\,
      S(3) => \x_fu_470[15]_i_9_n_5\,
      S(2) => \x_fu_470[15]_i_10_n_5\,
      S(1) => \x_fu_470[15]_i_11_n_5\,
      S(0) => \x_fu_470[15]_i_12_n_5\
    );
\x_fu_470_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \x_fu_470_reg[7]_i_1_n_5\,
      CO(6) => \x_fu_470_reg[7]_i_1_n_6\,
      CO(5) => \x_fu_470_reg[7]_i_1_n_7\,
      CO(4) => \x_fu_470_reg[7]_i_1_n_8\,
      CO(3) => \x_fu_470_reg[7]_i_1_n_9\,
      CO(2) => \x_fu_470_reg[7]_i_1_n_10\,
      CO(1) => \x_fu_470_reg[7]_i_1_n_11\,
      CO(0) => \x_fu_470_reg[7]_i_1_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1) => \x_fu_470[7]_i_2_n_5\,
      DI(0) => '0',
      O(7 downto 1) => \x_fu_470_reg[15]\(6 downto 0),
      O(0) => \NLW_x_fu_470_reg[7]_i_1_O_UNCONNECTED\(0),
      S(7) => \x_fu_470[7]_i_3_n_5\,
      S(6) => \x_fu_470[7]_i_4_n_5\,
      S(5) => \x_fu_470[7]_i_5_n_5\,
      S(4) => \x_fu_470[7]_i_6_n_5\,
      S(3) => \x_fu_470[7]_i_7_n_5\,
      S(2) => \x_fu_470[7]_i_8_n_5\,
      S(1) => \x_fu_470[7]_i_9_n_5\,
      S(0) => '0'
    );
\zonePlateVAddr[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF1000EFFF0000"
    )
        port map (
      I0 => \^x_fu_470_reg[12]\,
      I1 => \zonePlateVAddr_reg[7]\,
      I2 => \^co\(0),
      I3 => \zonePlateVAddr_reg[15]\,
      I4 => O(2),
      I5 => D(2),
      O => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_10(2)
    );
\zonePlateVAddr[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF1000EFFF0000"
    )
        port map (
      I0 => \^x_fu_470_reg[12]\,
      I1 => \zonePlateVAddr_reg[7]\,
      I2 => \^co\(0),
      I3 => \zonePlateVAddr_reg[15]\,
      I4 => O(3),
      I5 => D(3),
      O => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_10(3)
    );
\zonePlateVAddr[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF1000EFFF0000"
    )
        port map (
      I0 => \^x_fu_470_reg[12]\,
      I1 => \zonePlateVAddr_reg[7]\,
      I2 => \^co\(0),
      I3 => \zonePlateVAddr_reg[15]\,
      I4 => O(4),
      I5 => D(4),
      O => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_10(4)
    );
\zonePlateVAddr[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF1000EFFF0000"
    )
        port map (
      I0 => \^x_fu_470_reg[12]\,
      I1 => \zonePlateVAddr_reg[7]\,
      I2 => \^co\(0),
      I3 => \zonePlateVAddr_reg[15]\,
      I4 => O(5),
      I5 => D(5),
      O => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_10(5)
    );
\zonePlateVAddr[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF1000EFFF0000"
    )
        port map (
      I0 => \^x_fu_470_reg[12]\,
      I1 => \zonePlateVAddr_reg[7]\,
      I2 => \^co\(0),
      I3 => \zonePlateVAddr_reg[15]\,
      I4 => O(6),
      I5 => D(6),
      O => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_10(6)
    );
\zonePlateVAddr[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002A00"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_2\(2),
      I1 => \zonePlateVAddr_reg[0]\,
      I2 => \zonePlateVAddr[15]_i_4_n_5\,
      I3 => \icmp_ln1285_reg_4073_reg[0]_1\,
      I4 => \icmp_ln1285_reg_4073_reg[0]_0\,
      O => \^zoneplatevaddr0\
    );
\zonePlateVAddr[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF1000EFFF0000"
    )
        port map (
      I0 => \^x_fu_470_reg[12]\,
      I1 => \zonePlateVAddr_reg[7]\,
      I2 => \^co\(0),
      I3 => \zonePlateVAddr_reg[15]\,
      I4 => O(7),
      I5 => D(7),
      O => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_10(7)
    );
\zonePlateVAddr[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \^x_fu_470_reg[12]\,
      I1 => \zonePlateVAddr_reg[7]\,
      I2 => \^co\(0),
      I3 => \zonePlateVAddr_reg[15]\,
      O => \zonePlateVAddr[15]_i_4_n_5\
    );
\zonePlateVAddr[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \^x_fu_470_reg[12]\,
      I1 => \zonePlateVAddr_reg[7]\,
      I2 => \^co\(0),
      I3 => \zonePlateVAddr_reg[15]\,
      I4 => \^zoneplatevaddr0\,
      O => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_8
    );
\zonePlateVAddr[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF1000EFFF0000"
    )
        port map (
      I0 => \^x_fu_470_reg[12]\,
      I1 => \zonePlateVAddr_reg[7]\,
      I2 => \^co\(0),
      I3 => \zonePlateVAddr_reg[15]\,
      I4 => O(0),
      I5 => D(0),
      O => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_10(0)
    );
\zonePlateVAddr[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF1000EFFF0000"
    )
        port map (
      I0 => \^x_fu_470_reg[12]\,
      I1 => \zonePlateVAddr_reg[7]\,
      I2 => \^co\(0),
      I3 => \zonePlateVAddr_reg[15]\,
      I4 => O(1),
      I5 => D(1),
      O => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_10(1)
    );
\zonePlateVDelta[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF1000EFFF0000"
    )
        port map (
      I0 => \^x_fu_470_reg[12]\,
      I1 => \zonePlateVAddr_reg[7]\,
      I2 => \^co\(0),
      I3 => \zonePlateVAddr_reg[15]\,
      I4 => add_ln1298_fu_1708_p2(0),
      I5 => \zonePlateVDelta_reg[15]_0\(0),
      O => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_9(0)
    );
\zonePlateVDelta[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF1000EFFF0000"
    )
        port map (
      I0 => \^x_fu_470_reg[12]\,
      I1 => \zonePlateVAddr_reg[7]\,
      I2 => \^co\(0),
      I3 => \zonePlateVAddr_reg[15]\,
      I4 => add_ln1298_fu_1708_p2(10),
      I5 => \zonePlateVDelta_reg[15]_0\(10),
      O => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_9(10)
    );
\zonePlateVDelta[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF1000EFFF0000"
    )
        port map (
      I0 => \^x_fu_470_reg[12]\,
      I1 => \zonePlateVAddr_reg[7]\,
      I2 => \^co\(0),
      I3 => \zonePlateVAddr_reg[15]\,
      I4 => add_ln1298_fu_1708_p2(11),
      I5 => \zonePlateVDelta_reg[15]_0\(11),
      O => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_9(11)
    );
\zonePlateVDelta[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF1000EFFF0000"
    )
        port map (
      I0 => \^x_fu_470_reg[12]\,
      I1 => \zonePlateVAddr_reg[7]\,
      I2 => \^co\(0),
      I3 => \zonePlateVAddr_reg[15]\,
      I4 => add_ln1298_fu_1708_p2(12),
      I5 => \zonePlateVDelta_reg[15]_0\(12),
      O => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_9(12)
    );
\zonePlateVDelta[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF1000EFFF0000"
    )
        port map (
      I0 => \^x_fu_470_reg[12]\,
      I1 => \zonePlateVAddr_reg[7]\,
      I2 => \^co\(0),
      I3 => \zonePlateVAddr_reg[15]\,
      I4 => add_ln1298_fu_1708_p2(13),
      I5 => \zonePlateVDelta_reg[15]_0\(13),
      O => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_9(13)
    );
\zonePlateVDelta[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF1000EFFF0000"
    )
        port map (
      I0 => \^x_fu_470_reg[12]\,
      I1 => \zonePlateVAddr_reg[7]\,
      I2 => \^co\(0),
      I3 => \zonePlateVAddr_reg[15]\,
      I4 => add_ln1298_fu_1708_p2(14),
      I5 => \zonePlateVDelta_reg[15]_0\(14),
      O => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_9(14)
    );
\zonePlateVDelta[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF1000EFFF0000"
    )
        port map (
      I0 => \^x_fu_470_reg[12]\,
      I1 => \zonePlateVAddr_reg[7]\,
      I2 => \^co\(0),
      I3 => \zonePlateVAddr_reg[15]\,
      I4 => add_ln1298_fu_1708_p2(15),
      I5 => \zonePlateVDelta_reg[15]_0\(15),
      O => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_9(15)
    );
\zonePlateVDelta[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF1000EFFF0000"
    )
        port map (
      I0 => \^x_fu_470_reg[12]\,
      I1 => \zonePlateVAddr_reg[7]\,
      I2 => \^co\(0),
      I3 => \zonePlateVAddr_reg[15]\,
      I4 => add_ln1298_fu_1708_p2(1),
      I5 => \zonePlateVDelta_reg[15]_0\(1),
      O => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_9(1)
    );
\zonePlateVDelta[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF1000EFFF0000"
    )
        port map (
      I0 => \^x_fu_470_reg[12]\,
      I1 => \zonePlateVAddr_reg[7]\,
      I2 => \^co\(0),
      I3 => \zonePlateVAddr_reg[15]\,
      I4 => add_ln1298_fu_1708_p2(2),
      I5 => \zonePlateVDelta_reg[15]_0\(2),
      O => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_9(2)
    );
\zonePlateVDelta[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF1000EFFF0000"
    )
        port map (
      I0 => \^x_fu_470_reg[12]\,
      I1 => \zonePlateVAddr_reg[7]\,
      I2 => \^co\(0),
      I3 => \zonePlateVAddr_reg[15]\,
      I4 => add_ln1298_fu_1708_p2(3),
      I5 => \zonePlateVDelta_reg[15]_0\(3),
      O => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_9(3)
    );
\zonePlateVDelta[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF1000EFFF0000"
    )
        port map (
      I0 => \^x_fu_470_reg[12]\,
      I1 => \zonePlateVAddr_reg[7]\,
      I2 => \^co\(0),
      I3 => \zonePlateVAddr_reg[15]\,
      I4 => add_ln1298_fu_1708_p2(4),
      I5 => \zonePlateVDelta_reg[15]_0\(4),
      O => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_9(4)
    );
\zonePlateVDelta[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF1000EFFF0000"
    )
        port map (
      I0 => \^x_fu_470_reg[12]\,
      I1 => \zonePlateVAddr_reg[7]\,
      I2 => \^co\(0),
      I3 => \zonePlateVAddr_reg[15]\,
      I4 => add_ln1298_fu_1708_p2(5),
      I5 => \zonePlateVDelta_reg[15]_0\(5),
      O => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_9(5)
    );
\zonePlateVDelta[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF1000EFFF0000"
    )
        port map (
      I0 => \^x_fu_470_reg[12]\,
      I1 => \zonePlateVAddr_reg[7]\,
      I2 => \^co\(0),
      I3 => \zonePlateVAddr_reg[15]\,
      I4 => add_ln1298_fu_1708_p2(6),
      I5 => \zonePlateVDelta_reg[15]_0\(6),
      O => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_9(6)
    );
\zonePlateVDelta[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF1000EFFF0000"
    )
        port map (
      I0 => \^x_fu_470_reg[12]\,
      I1 => \zonePlateVAddr_reg[7]\,
      I2 => \^co\(0),
      I3 => \zonePlateVAddr_reg[15]\,
      I4 => add_ln1298_fu_1708_p2(7),
      I5 => \zonePlateVDelta_reg[15]_0\(7),
      O => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_9(7)
    );
\zonePlateVDelta[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF1000EFFF0000"
    )
        port map (
      I0 => \^x_fu_470_reg[12]\,
      I1 => \zonePlateVAddr_reg[7]\,
      I2 => \^co\(0),
      I3 => \zonePlateVAddr_reg[15]\,
      I4 => add_ln1298_fu_1708_p2(8),
      I5 => \zonePlateVDelta_reg[15]_0\(8),
      O => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_9(8)
    );
\zonePlateVDelta[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF1000EFFF0000"
    )
        port map (
      I0 => \^x_fu_470_reg[12]\,
      I1 => \zonePlateVAddr_reg[7]\,
      I2 => \^co\(0),
      I3 => \zonePlateVAddr_reg[15]\,
      I4 => add_ln1298_fu_1708_p2(9),
      I5 => \zonePlateVDelta_reg[15]_0\(9),
      O => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_9(9)
    );
\zonePlateVDelta_loc_0_fu_274[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \zonePlateVDelta_loc_0_fu_274_reg[15]_0\(0),
      I1 => \xBar_V_1_loc_0_fu_290_reg[10]_1\,
      I2 => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta_loc_1_out_o(0),
      O => \zonePlateVDelta_reg[15]\(0)
    );
\zonePlateVDelta_loc_0_fu_274[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFF4F400000"
    )
        port map (
      I0 => \zonePlateVAddr_reg[0]\,
      I1 => add_ln1298_fu_1708_p2(0),
      I2 => \zonePlateVAddr[15]_i_4_n_5\,
      I3 => \zonePlateVDelta_reg[15]_0\(0),
      I4 => \icmp_ln1285_reg_4073_reg[0]_1\,
      I5 => \zonePlateVDelta_loc_0_fu_274_reg[15]\(0),
      O => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta_loc_1_out_o(0)
    );
\zonePlateVDelta_loc_0_fu_274[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \zonePlateVDelta_loc_0_fu_274_reg[15]_0\(10),
      I1 => \xBar_V_1_loc_0_fu_290_reg[10]_1\,
      I2 => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta_loc_1_out_o(10),
      O => \zonePlateVDelta_reg[15]\(10)
    );
\zonePlateVDelta_loc_0_fu_274[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFF4F400000"
    )
        port map (
      I0 => \zonePlateVAddr_reg[0]\,
      I1 => add_ln1298_fu_1708_p2(10),
      I2 => \zonePlateVAddr[15]_i_4_n_5\,
      I3 => \zonePlateVDelta_reg[15]_0\(10),
      I4 => \icmp_ln1285_reg_4073_reg[0]_1\,
      I5 => \zonePlateVDelta_loc_0_fu_274_reg[15]\(10),
      O => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta_loc_1_out_o(10)
    );
\zonePlateVDelta_loc_0_fu_274[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \zonePlateVDelta_loc_0_fu_274_reg[15]_0\(11),
      I1 => \xBar_V_1_loc_0_fu_290_reg[10]_1\,
      I2 => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta_loc_1_out_o(11),
      O => \zonePlateVDelta_reg[15]\(11)
    );
\zonePlateVDelta_loc_0_fu_274[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFF4F400000"
    )
        port map (
      I0 => \zonePlateVAddr_reg[0]\,
      I1 => add_ln1298_fu_1708_p2(11),
      I2 => \zonePlateVDelta_loc_0_fu_274[15]_i_4_n_5\,
      I3 => \zonePlateVDelta_reg[15]_0\(11),
      I4 => \icmp_ln1285_reg_4073_reg[0]_1\,
      I5 => \zonePlateVDelta_loc_0_fu_274_reg[15]\(11),
      O => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta_loc_1_out_o(11)
    );
\zonePlateVDelta_loc_0_fu_274[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \zonePlateVDelta_loc_0_fu_274_reg[15]_0\(12),
      I1 => \xBar_V_1_loc_0_fu_290_reg[10]_1\,
      I2 => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta_loc_1_out_o(12),
      O => \zonePlateVDelta_reg[15]\(12)
    );
\zonePlateVDelta_loc_0_fu_274[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFF4F400000"
    )
        port map (
      I0 => \zonePlateVAddr_reg[0]\,
      I1 => add_ln1298_fu_1708_p2(12),
      I2 => \zonePlateVDelta_loc_0_fu_274[15]_i_4_n_5\,
      I3 => \zonePlateVDelta_reg[15]_0\(12),
      I4 => \icmp_ln1285_reg_4073_reg[0]_1\,
      I5 => \zonePlateVDelta_loc_0_fu_274_reg[15]\(12),
      O => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta_loc_1_out_o(12)
    );
\zonePlateVDelta_loc_0_fu_274[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \zonePlateVDelta_loc_0_fu_274_reg[15]_0\(13),
      I1 => \xBar_V_1_loc_0_fu_290_reg[10]_1\,
      I2 => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta_loc_1_out_o(13),
      O => \zonePlateVDelta_reg[15]\(13)
    );
\zonePlateVDelta_loc_0_fu_274[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFF4F400000"
    )
        port map (
      I0 => \zonePlateVAddr_reg[0]\,
      I1 => add_ln1298_fu_1708_p2(13),
      I2 => \zonePlateVDelta_loc_0_fu_274[15]_i_4_n_5\,
      I3 => \zonePlateVDelta_reg[15]_0\(13),
      I4 => \icmp_ln1285_reg_4073_reg[0]_1\,
      I5 => \zonePlateVDelta_loc_0_fu_274_reg[15]\(13),
      O => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta_loc_1_out_o(13)
    );
\zonePlateVDelta_loc_0_fu_274[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \zonePlateVDelta_loc_0_fu_274_reg[15]_0\(14),
      I1 => \xBar_V_1_loc_0_fu_290_reg[10]_1\,
      I2 => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta_loc_1_out_o(14),
      O => \zonePlateVDelta_reg[15]\(14)
    );
\zonePlateVDelta_loc_0_fu_274[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFF4F400000"
    )
        port map (
      I0 => \zonePlateVAddr_reg[0]\,
      I1 => add_ln1298_fu_1708_p2(14),
      I2 => \zonePlateVDelta_loc_0_fu_274[15]_i_4_n_5\,
      I3 => \zonePlateVDelta_reg[15]_0\(14),
      I4 => \icmp_ln1285_reg_4073_reg[0]_1\,
      I5 => \zonePlateVDelta_loc_0_fu_274_reg[15]\(14),
      O => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta_loc_1_out_o(14)
    );
\zonePlateVDelta_loc_0_fu_274[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00E00000"
    )
        port map (
      I0 => start_for_tpgForeground_U0_full_n,
      I1 => \zonePlateVDelta_loc_0_fu_274_reg[0]\,
      I2 => grp_v_tpgHlsDataFlow_fu_331_ap_start_reg,
      I3 => \zonePlateVDelta_loc_0_fu_274_reg[0]_0\,
      I4 => \ap_CS_fsm_reg[3]_2\(0),
      I5 => \^zoneplatevaddr0\,
      O => internal_full_n_reg(0)
    );
\zonePlateVDelta_loc_0_fu_274[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \zonePlateVDelta_loc_0_fu_274_reg[15]_0\(15),
      I1 => \xBar_V_1_loc_0_fu_290_reg[10]_1\,
      I2 => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta_loc_1_out_o(15),
      O => \zonePlateVDelta_reg[15]\(15)
    );
\zonePlateVDelta_loc_0_fu_274[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFF4F400000"
    )
        port map (
      I0 => \zonePlateVAddr_reg[0]\,
      I1 => add_ln1298_fu_1708_p2(15),
      I2 => \zonePlateVDelta_loc_0_fu_274[15]_i_4_n_5\,
      I3 => \zonePlateVDelta_reg[15]_0\(15),
      I4 => \icmp_ln1285_reg_4073_reg[0]_1\,
      I5 => \zonePlateVDelta_loc_0_fu_274_reg[15]\(15),
      O => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta_loc_1_out_o(15)
    );
\zonePlateVDelta_loc_0_fu_274[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \^x_fu_470_reg[12]\,
      I1 => \zonePlateVAddr_reg[7]\,
      I2 => \^co\(0),
      I3 => \zonePlateVAddr_reg[15]\,
      O => \zonePlateVDelta_loc_0_fu_274[15]_i_4_n_5\
    );
\zonePlateVDelta_loc_0_fu_274[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \zonePlateVDelta_loc_0_fu_274_reg[15]_0\(1),
      I1 => \xBar_V_1_loc_0_fu_290_reg[10]_1\,
      I2 => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta_loc_1_out_o(1),
      O => \zonePlateVDelta_reg[15]\(1)
    );
\zonePlateVDelta_loc_0_fu_274[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFF4F400000"
    )
        port map (
      I0 => \zonePlateVAddr_reg[0]\,
      I1 => add_ln1298_fu_1708_p2(1),
      I2 => \zonePlateVAddr[15]_i_4_n_5\,
      I3 => \zonePlateVDelta_reg[15]_0\(1),
      I4 => \icmp_ln1285_reg_4073_reg[0]_1\,
      I5 => \zonePlateVDelta_loc_0_fu_274_reg[15]\(1),
      O => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta_loc_1_out_o(1)
    );
\zonePlateVDelta_loc_0_fu_274[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \zonePlateVDelta_loc_0_fu_274_reg[15]_0\(2),
      I1 => \xBar_V_1_loc_0_fu_290_reg[10]_1\,
      I2 => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta_loc_1_out_o(2),
      O => \zonePlateVDelta_reg[15]\(2)
    );
\zonePlateVDelta_loc_0_fu_274[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFF4F400000"
    )
        port map (
      I0 => \zonePlateVAddr_reg[0]\,
      I1 => add_ln1298_fu_1708_p2(2),
      I2 => \zonePlateVDelta_loc_0_fu_274[15]_i_4_n_5\,
      I3 => \zonePlateVDelta_reg[15]_0\(2),
      I4 => \icmp_ln1285_reg_4073_reg[0]_1\,
      I5 => \zonePlateVDelta_loc_0_fu_274_reg[15]\(2),
      O => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta_loc_1_out_o(2)
    );
\zonePlateVDelta_loc_0_fu_274[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \zonePlateVDelta_loc_0_fu_274_reg[15]_0\(3),
      I1 => \xBar_V_1_loc_0_fu_290_reg[10]_1\,
      I2 => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta_loc_1_out_o(3),
      O => \zonePlateVDelta_reg[15]\(3)
    );
\zonePlateVDelta_loc_0_fu_274[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFF4F400000"
    )
        port map (
      I0 => \zonePlateVAddr_reg[0]\,
      I1 => add_ln1298_fu_1708_p2(3),
      I2 => \zonePlateVDelta_loc_0_fu_274[15]_i_4_n_5\,
      I3 => \zonePlateVDelta_reg[15]_0\(3),
      I4 => \icmp_ln1285_reg_4073_reg[0]_1\,
      I5 => \zonePlateVDelta_loc_0_fu_274_reg[15]\(3),
      O => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta_loc_1_out_o(3)
    );
\zonePlateVDelta_loc_0_fu_274[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \zonePlateVDelta_loc_0_fu_274_reg[15]_0\(4),
      I1 => \xBar_V_1_loc_0_fu_290_reg[10]_1\,
      I2 => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta_loc_1_out_o(4),
      O => \zonePlateVDelta_reg[15]\(4)
    );
\zonePlateVDelta_loc_0_fu_274[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFF4F400000"
    )
        port map (
      I0 => \zonePlateVAddr_reg[0]\,
      I1 => add_ln1298_fu_1708_p2(4),
      I2 => \zonePlateVAddr[15]_i_4_n_5\,
      I3 => \zonePlateVDelta_reg[15]_0\(4),
      I4 => \icmp_ln1285_reg_4073_reg[0]_1\,
      I5 => \zonePlateVDelta_loc_0_fu_274_reg[15]\(4),
      O => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta_loc_1_out_o(4)
    );
\zonePlateVDelta_loc_0_fu_274[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \zonePlateVDelta_loc_0_fu_274_reg[15]_0\(5),
      I1 => \xBar_V_1_loc_0_fu_290_reg[10]_1\,
      I2 => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta_loc_1_out_o(5),
      O => \zonePlateVDelta_reg[15]\(5)
    );
\zonePlateVDelta_loc_0_fu_274[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFF4F400000"
    )
        port map (
      I0 => \zonePlateVAddr_reg[0]\,
      I1 => add_ln1298_fu_1708_p2(5),
      I2 => \zonePlateVDelta_loc_0_fu_274[15]_i_4_n_5\,
      I3 => \zonePlateVDelta_reg[15]_0\(5),
      I4 => \icmp_ln1285_reg_4073_reg[0]_1\,
      I5 => \zonePlateVDelta_loc_0_fu_274_reg[15]\(5),
      O => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta_loc_1_out_o(5)
    );
\zonePlateVDelta_loc_0_fu_274[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \zonePlateVDelta_loc_0_fu_274_reg[15]_0\(6),
      I1 => \xBar_V_1_loc_0_fu_290_reg[10]_1\,
      I2 => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta_loc_1_out_o(6),
      O => \zonePlateVDelta_reg[15]\(6)
    );
\zonePlateVDelta_loc_0_fu_274[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFF4F400000"
    )
        port map (
      I0 => \zonePlateVAddr_reg[0]\,
      I1 => add_ln1298_fu_1708_p2(6),
      I2 => \zonePlateVDelta_loc_0_fu_274[15]_i_4_n_5\,
      I3 => \zonePlateVDelta_reg[15]_0\(6),
      I4 => \icmp_ln1285_reg_4073_reg[0]_1\,
      I5 => \zonePlateVDelta_loc_0_fu_274_reg[15]\(6),
      O => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta_loc_1_out_o(6)
    );
\zonePlateVDelta_loc_0_fu_274[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \zonePlateVDelta_loc_0_fu_274_reg[15]_0\(7),
      I1 => \xBar_V_1_loc_0_fu_290_reg[10]_1\,
      I2 => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta_loc_1_out_o(7),
      O => \zonePlateVDelta_reg[15]\(7)
    );
\zonePlateVDelta_loc_0_fu_274[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFF4F400000"
    )
        port map (
      I0 => \zonePlateVAddr_reg[0]\,
      I1 => add_ln1298_fu_1708_p2(7),
      I2 => \zonePlateVDelta_loc_0_fu_274[15]_i_4_n_5\,
      I3 => \zonePlateVDelta_reg[15]_0\(7),
      I4 => \icmp_ln1285_reg_4073_reg[0]_1\,
      I5 => \zonePlateVDelta_loc_0_fu_274_reg[15]\(7),
      O => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta_loc_1_out_o(7)
    );
\zonePlateVDelta_loc_0_fu_274[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \zonePlateVDelta_loc_0_fu_274_reg[15]_0\(8),
      I1 => \xBar_V_1_loc_0_fu_290_reg[10]_1\,
      I2 => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta_loc_1_out_o(8),
      O => \zonePlateVDelta_reg[15]\(8)
    );
\zonePlateVDelta_loc_0_fu_274[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFF4F400000"
    )
        port map (
      I0 => \zonePlateVAddr_reg[0]\,
      I1 => add_ln1298_fu_1708_p2(8),
      I2 => \zonePlateVAddr[15]_i_4_n_5\,
      I3 => \zonePlateVDelta_reg[15]_0\(8),
      I4 => \icmp_ln1285_reg_4073_reg[0]_1\,
      I5 => \zonePlateVDelta_loc_0_fu_274_reg[15]\(8),
      O => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta_loc_1_out_o(8)
    );
\zonePlateVDelta_loc_0_fu_274[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \zonePlateVDelta_loc_0_fu_274_reg[15]_0\(9),
      I1 => \xBar_V_1_loc_0_fu_290_reg[10]_1\,
      I2 => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta_loc_1_out_o(9),
      O => \zonePlateVDelta_reg[15]\(9)
    );
\zonePlateVDelta_loc_0_fu_274[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFF4F400000"
    )
        port map (
      I0 => \zonePlateVAddr_reg[0]\,
      I1 => add_ln1298_fu_1708_p2(9),
      I2 => \zonePlateVDelta_loc_0_fu_274[15]_i_4_n_5\,
      I3 => \zonePlateVDelta_reg[15]_0\(9),
      I4 => \icmp_ln1285_reg_4073_reg[0]_1\,
      I5 => \zonePlateVDelta_loc_0_fu_274_reg[15]\(9),
      O => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta_loc_1_out_o(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_16s_16ns_16ns_16_4_1_DSP48_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \zonePlateVAddr_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \zonePlateVAddr_loc_0_fu_278_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \zonePlateVAddr_loc_0_fu_278_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 14 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \zonePlateVAddr_loc_0_fu_278_reg[0]\ : in STD_LOGIC;
    \zonePlateVAddr_loc_0_fu_278_reg[0]_0\ : in STD_LOGIC;
    \zonePlateVAddr_loc_0_fu_278_reg[0]_1\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    icmp_ln520_reg_4037 : in STD_LOGIC;
    \zonePlateVAddr_loc_0_fu_278_reg[15]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \zonePlateVAddr_loc_0_fu_278_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \zonePlateVAddr_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \zonePlateVAddr_loc_0_fu_278_reg[0]_2\ : in STD_LOGIC;
    \zonePlateVAddr_loc_0_fu_278_reg[0]_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    zonePlateVAddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \y_fu_206_reg[0]\ : in STD_LOGIC;
    grp_v_tpgHlsDataFlow_fu_331_ap_start_reg : in STD_LOGIC;
    \y_fu_206_reg[0]_0\ : in STD_LOGIC;
    start_for_tpgForeground_U0_full_n : in STD_LOGIC
  );
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_16s_16ns_16ns_16_4_1_DSP48_0;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_16s_16ns_16ns_16_4_1_DSP48_0 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_cs_fsm_reg[0]\ : STD_LOGIC;
  signal p_reg_reg_i_23_n_5 : STD_LOGIC;
  signal p_reg_reg_i_24_n_5 : STD_LOGIC;
  signal p_reg_reg_i_25_n_5 : STD_LOGIC;
  signal p_reg_reg_i_26_n_5 : STD_LOGIC;
  signal p_reg_reg_i_27_n_5 : STD_LOGIC;
  signal p_reg_reg_i_28_n_5 : STD_LOGIC;
  signal p_reg_reg_i_29_n_5 : STD_LOGIC;
  signal p_reg_reg_i_30_n_5 : STD_LOGIC;
  signal p_reg_reg_i_31_n_5 : STD_LOGIC;
  signal p_reg_reg_i_32_n_5 : STD_LOGIC;
  signal p_reg_reg_i_33_n_5 : STD_LOGIC;
  signal p_reg_reg_i_34_n_5 : STD_LOGIC;
  signal p_reg_reg_i_35_n_5 : STD_LOGIC;
  signal p_reg_reg_i_36_n_5 : STD_LOGIC;
  signal p_reg_reg_i_37_n_5 : STD_LOGIC;
  signal p_reg_reg_i_38_n_5 : STD_LOGIC;
  signal p_reg_reg_i_39_n_5 : STD_LOGIC;
  signal p_reg_reg_i_40_n_5 : STD_LOGIC;
  signal \zonePlateVAddr[7]_i_10_n_5\ : STD_LOGIC;
  signal \zonePlateVAddr[7]_i_3_n_5\ : STD_LOGIC;
  signal \zonePlateVAddr[7]_i_4_n_5\ : STD_LOGIC;
  signal \zonePlateVAddr[7]_i_5_n_5\ : STD_LOGIC;
  signal \zonePlateVAddr[7]_i_6_n_5\ : STD_LOGIC;
  signal \zonePlateVAddr[7]_i_7_n_5\ : STD_LOGIC;
  signal \zonePlateVAddr[7]_i_8_n_5\ : STD_LOGIC;
  signal \zonePlateVAddr[7]_i_9_n_5\ : STD_LOGIC;
  signal \^zoneplatevaddr_loc_0_fu_278_reg[7]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^zoneplatevaddr_reg[15]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \zonePlateVAddr_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \zonePlateVAddr_reg[7]_i_2_n_11\ : STD_LOGIC;
  signal \zonePlateVAddr_reg[7]_i_2_n_12\ : STD_LOGIC;
  signal \zonePlateVAddr_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \zonePlateVAddr_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \zonePlateVAddr_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \zonePlateVAddr_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 16 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of p_reg_reg_i_23 : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of p_reg_reg_i_24 : label is "soft_lutpair456";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \zonePlateVAddr_reg[7]_i_2\ : label is 35;
begin
  E(0) <= \^e\(0);
  \ap_CS_fsm_reg[0]\ <= \^ap_cs_fsm_reg[0]\;
  \zonePlateVAddr_loc_0_fu_278_reg[7]\(7 downto 0) <= \^zoneplatevaddr_loc_0_fu_278_reg[7]\(7 downto 0);
  \zonePlateVAddr_reg[15]\(15 downto 0) <= \^zoneplatevaddr_reg[15]\(15 downto 0);
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(14),
      B(16) => B(14),
      B(15 downto 1) => B(14 downto 0),
      B(0) => '0',
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 16) => B"00000000000000000000000000000000",
      C(15 downto 0) => \^zoneplatevaddr_reg[15]\(15 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => ap_block_pp0_stage0_subdone,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_block_pp0_stage0_subdone,
      CEC => \^e\(0),
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_block_pp0_stage0_subdone,
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 16) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 16),
      P(15 downto 0) => D(15 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
p_reg_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[0]\,
      I1 => \zonePlateVAddr_loc_0_fu_278_reg[0]_2\,
      I2 => p_reg_reg_i_23_n_5,
      I3 => \zonePlateVAddr_loc_0_fu_278_reg[0]_3\(1),
      O => \^e\(0)
    );
p_reg_reg_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => zonePlateVAddr(12),
      I1 => \^ap_cs_fsm_reg[0]\,
      I2 => \zonePlateVAddr_loc_0_fu_278_reg[15]_0\(12),
      I3 => p_reg_reg_i_24_n_5,
      I4 => p_reg_reg_i_28_n_5,
      O => \^zoneplatevaddr_reg[15]\(12)
    );
p_reg_reg_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => zonePlateVAddr(11),
      I1 => \^ap_cs_fsm_reg[0]\,
      I2 => \zonePlateVAddr_loc_0_fu_278_reg[15]_0\(11),
      I3 => p_reg_reg_i_24_n_5,
      I4 => p_reg_reg_i_29_n_5,
      O => \^zoneplatevaddr_reg[15]\(11)
    );
p_reg_reg_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => zonePlateVAddr(10),
      I1 => \^ap_cs_fsm_reg[0]\,
      I2 => \zonePlateVAddr_loc_0_fu_278_reg[15]_0\(10),
      I3 => p_reg_reg_i_24_n_5,
      I4 => p_reg_reg_i_30_n_5,
      O => \^zoneplatevaddr_reg[15]\(10)
    );
p_reg_reg_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => zonePlateVAddr(9),
      I1 => \^ap_cs_fsm_reg[0]\,
      I2 => \zonePlateVAddr_loc_0_fu_278_reg[15]_0\(9),
      I3 => p_reg_reg_i_24_n_5,
      I4 => p_reg_reg_i_31_n_5,
      O => \^zoneplatevaddr_reg[15]\(9)
    );
p_reg_reg_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => zonePlateVAddr(8),
      I1 => \^ap_cs_fsm_reg[0]\,
      I2 => \zonePlateVAddr_loc_0_fu_278_reg[15]_0\(8),
      I3 => p_reg_reg_i_24_n_5,
      I4 => p_reg_reg_i_32_n_5,
      O => \^zoneplatevaddr_reg[15]\(8)
    );
p_reg_reg_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => zonePlateVAddr(7),
      I1 => \^ap_cs_fsm_reg[0]\,
      I2 => \zonePlateVAddr_loc_0_fu_278_reg[15]_0\(7),
      I3 => p_reg_reg_i_24_n_5,
      I4 => p_reg_reg_i_33_n_5,
      O => \^zoneplatevaddr_reg[15]\(7)
    );
p_reg_reg_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => zonePlateVAddr(6),
      I1 => \^ap_cs_fsm_reg[0]\,
      I2 => \zonePlateVAddr_loc_0_fu_278_reg[15]_0\(6),
      I3 => p_reg_reg_i_24_n_5,
      I4 => p_reg_reg_i_34_n_5,
      O => \^zoneplatevaddr_reg[15]\(6)
    );
p_reg_reg_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => zonePlateVAddr(5),
      I1 => \^ap_cs_fsm_reg[0]\,
      I2 => \zonePlateVAddr_loc_0_fu_278_reg[15]_0\(5),
      I3 => p_reg_reg_i_24_n_5,
      I4 => p_reg_reg_i_35_n_5,
      O => \^zoneplatevaddr_reg[15]\(5)
    );
p_reg_reg_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => zonePlateVAddr(4),
      I1 => \^ap_cs_fsm_reg[0]\,
      I2 => \zonePlateVAddr_loc_0_fu_278_reg[15]_0\(4),
      I3 => p_reg_reg_i_24_n_5,
      I4 => p_reg_reg_i_36_n_5,
      O => \^zoneplatevaddr_reg[15]\(4)
    );
p_reg_reg_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => zonePlateVAddr(3),
      I1 => \^ap_cs_fsm_reg[0]\,
      I2 => \zonePlateVAddr_loc_0_fu_278_reg[15]_0\(3),
      I3 => p_reg_reg_i_24_n_5,
      I4 => p_reg_reg_i_37_n_5,
      O => \^zoneplatevaddr_reg[15]\(3)
    );
p_reg_reg_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => zonePlateVAddr(2),
      I1 => \^ap_cs_fsm_reg[0]\,
      I2 => \zonePlateVAddr_loc_0_fu_278_reg[15]_0\(2),
      I3 => p_reg_reg_i_24_n_5,
      I4 => p_reg_reg_i_38_n_5,
      O => \^zoneplatevaddr_reg[15]\(2)
    );
p_reg_reg_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => zonePlateVAddr(1),
      I1 => \^ap_cs_fsm_reg[0]\,
      I2 => \zonePlateVAddr_loc_0_fu_278_reg[15]_0\(1),
      I3 => p_reg_reg_i_24_n_5,
      I4 => p_reg_reg_i_39_n_5,
      O => \^zoneplatevaddr_reg[15]\(1)
    );
p_reg_reg_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => zonePlateVAddr(0),
      I1 => \^ap_cs_fsm_reg[0]\,
      I2 => \zonePlateVAddr_loc_0_fu_278_reg[15]_0\(0),
      I3 => p_reg_reg_i_24_n_5,
      I4 => p_reg_reg_i_40_n_5,
      O => \^zoneplatevaddr_reg[15]\(0)
    );
p_reg_reg_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57FFFFFF"
    )
        port map (
      I0 => \zonePlateVAddr_loc_0_fu_278_reg[0]\,
      I1 => \zonePlateVAddr_loc_0_fu_278_reg[0]_0\,
      I2 => \zonePlateVAddr_loc_0_fu_278_reg[0]_1\,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => icmp_ln520_reg_4037,
      O => p_reg_reg_i_23_n_5
    );
p_reg_reg_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => icmp_ln520_reg_4037,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \zonePlateVAddr_loc_0_fu_278_reg[0]\,
      O => p_reg_reg_i_24_n_5
    );
p_reg_reg_i_25: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zonePlateVAddr_loc_0_fu_278_reg[15]\(7),
      I1 => \zonePlateVAddr_loc_0_fu_278_reg[0]_0\,
      I2 => O(7),
      I3 => \zonePlateVAddr_loc_0_fu_278_reg[0]_1\,
      I4 => \zonePlateVAddr_loc_0_fu_278_reg[15]_0\(15),
      O => p_reg_reg_i_25_n_5
    );
p_reg_reg_i_26: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zonePlateVAddr_loc_0_fu_278_reg[15]\(6),
      I1 => \zonePlateVAddr_loc_0_fu_278_reg[0]_0\,
      I2 => O(6),
      I3 => \zonePlateVAddr_loc_0_fu_278_reg[0]_1\,
      I4 => \zonePlateVAddr_loc_0_fu_278_reg[15]_0\(14),
      O => p_reg_reg_i_26_n_5
    );
p_reg_reg_i_27: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zonePlateVAddr_loc_0_fu_278_reg[15]\(5),
      I1 => \zonePlateVAddr_loc_0_fu_278_reg[0]_0\,
      I2 => O(5),
      I3 => \zonePlateVAddr_loc_0_fu_278_reg[0]_1\,
      I4 => \zonePlateVAddr_loc_0_fu_278_reg[15]_0\(13),
      O => p_reg_reg_i_27_n_5
    );
p_reg_reg_i_28: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zonePlateVAddr_loc_0_fu_278_reg[15]\(4),
      I1 => \zonePlateVAddr_loc_0_fu_278_reg[0]_0\,
      I2 => O(4),
      I3 => \zonePlateVAddr_loc_0_fu_278_reg[0]_1\,
      I4 => \zonePlateVAddr_loc_0_fu_278_reg[15]_0\(12),
      O => p_reg_reg_i_28_n_5
    );
p_reg_reg_i_29: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zonePlateVAddr_loc_0_fu_278_reg[15]\(3),
      I1 => \zonePlateVAddr_loc_0_fu_278_reg[0]_0\,
      I2 => O(3),
      I3 => \zonePlateVAddr_loc_0_fu_278_reg[0]_1\,
      I4 => \zonePlateVAddr_loc_0_fu_278_reg[15]_0\(11),
      O => p_reg_reg_i_29_n_5
    );
p_reg_reg_i_30: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zonePlateVAddr_loc_0_fu_278_reg[15]\(2),
      I1 => \zonePlateVAddr_loc_0_fu_278_reg[0]_0\,
      I2 => O(2),
      I3 => \zonePlateVAddr_loc_0_fu_278_reg[0]_1\,
      I4 => \zonePlateVAddr_loc_0_fu_278_reg[15]_0\(10),
      O => p_reg_reg_i_30_n_5
    );
p_reg_reg_i_31: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zonePlateVAddr_loc_0_fu_278_reg[15]\(1),
      I1 => \zonePlateVAddr_loc_0_fu_278_reg[0]_0\,
      I2 => O(1),
      I3 => \zonePlateVAddr_loc_0_fu_278_reg[0]_1\,
      I4 => \zonePlateVAddr_loc_0_fu_278_reg[15]_0\(9),
      O => p_reg_reg_i_31_n_5
    );
p_reg_reg_i_32: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zonePlateVAddr_loc_0_fu_278_reg[15]\(0),
      I1 => \zonePlateVAddr_loc_0_fu_278_reg[0]_0\,
      I2 => O(0),
      I3 => \zonePlateVAddr_loc_0_fu_278_reg[0]_1\,
      I4 => \zonePlateVAddr_loc_0_fu_278_reg[15]_0\(8),
      O => p_reg_reg_i_32_n_5
    );
p_reg_reg_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \zonePlateVAddr_loc_0_fu_278_reg[15]_0\(7),
      I1 => \zonePlateVAddr_loc_0_fu_278_reg[0]_1\,
      I2 => \^zoneplatevaddr_loc_0_fu_278_reg[7]\(7),
      I3 => \zonePlateVAddr_loc_0_fu_278_reg[0]_0\,
      O => p_reg_reg_i_33_n_5
    );
p_reg_reg_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \zonePlateVAddr_loc_0_fu_278_reg[15]_0\(6),
      I1 => \zonePlateVAddr_loc_0_fu_278_reg[0]_1\,
      I2 => \^zoneplatevaddr_loc_0_fu_278_reg[7]\(6),
      I3 => \zonePlateVAddr_loc_0_fu_278_reg[0]_0\,
      O => p_reg_reg_i_34_n_5
    );
p_reg_reg_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \zonePlateVAddr_loc_0_fu_278_reg[15]_0\(5),
      I1 => \zonePlateVAddr_loc_0_fu_278_reg[0]_1\,
      I2 => \^zoneplatevaddr_loc_0_fu_278_reg[7]\(5),
      I3 => \zonePlateVAddr_loc_0_fu_278_reg[0]_0\,
      O => p_reg_reg_i_35_n_5
    );
p_reg_reg_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \zonePlateVAddr_loc_0_fu_278_reg[15]_0\(4),
      I1 => \zonePlateVAddr_loc_0_fu_278_reg[0]_1\,
      I2 => \^zoneplatevaddr_loc_0_fu_278_reg[7]\(4),
      I3 => \zonePlateVAddr_loc_0_fu_278_reg[0]_0\,
      O => p_reg_reg_i_36_n_5
    );
p_reg_reg_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \zonePlateVAddr_loc_0_fu_278_reg[15]_0\(3),
      I1 => \zonePlateVAddr_loc_0_fu_278_reg[0]_1\,
      I2 => \^zoneplatevaddr_loc_0_fu_278_reg[7]\(3),
      I3 => \zonePlateVAddr_loc_0_fu_278_reg[0]_0\,
      O => p_reg_reg_i_37_n_5
    );
p_reg_reg_i_38: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \zonePlateVAddr_loc_0_fu_278_reg[15]_0\(2),
      I1 => \zonePlateVAddr_loc_0_fu_278_reg[0]_1\,
      I2 => \^zoneplatevaddr_loc_0_fu_278_reg[7]\(2),
      I3 => \zonePlateVAddr_loc_0_fu_278_reg[0]_0\,
      O => p_reg_reg_i_38_n_5
    );
p_reg_reg_i_39: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \zonePlateVAddr_loc_0_fu_278_reg[15]_0\(1),
      I1 => \zonePlateVAddr_loc_0_fu_278_reg[0]_1\,
      I2 => \^zoneplatevaddr_loc_0_fu_278_reg[7]\(1),
      I3 => \zonePlateVAddr_loc_0_fu_278_reg[0]_0\,
      O => p_reg_reg_i_39_n_5
    );
p_reg_reg_i_40: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \zonePlateVAddr_loc_0_fu_278_reg[15]_0\(0),
      I1 => \zonePlateVAddr_loc_0_fu_278_reg[0]_1\,
      I2 => \^zoneplatevaddr_loc_0_fu_278_reg[7]\(0),
      I3 => \zonePlateVAddr_loc_0_fu_278_reg[0]_0\,
      O => p_reg_reg_i_40_n_5
    );
\p_reg_reg_i_7__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => zonePlateVAddr(15),
      I1 => \^ap_cs_fsm_reg[0]\,
      I2 => \zonePlateVAddr_loc_0_fu_278_reg[15]_0\(15),
      I3 => p_reg_reg_i_24_n_5,
      I4 => p_reg_reg_i_25_n_5,
      O => \^zoneplatevaddr_reg[15]\(15)
    );
\p_reg_reg_i_8__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => zonePlateVAddr(14),
      I1 => \^ap_cs_fsm_reg[0]\,
      I2 => \zonePlateVAddr_loc_0_fu_278_reg[15]_0\(14),
      I3 => p_reg_reg_i_24_n_5,
      I4 => p_reg_reg_i_26_n_5,
      O => \^zoneplatevaddr_reg[15]\(14)
    );
\p_reg_reg_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => zonePlateVAddr(13),
      I1 => \^ap_cs_fsm_reg[0]\,
      I2 => \zonePlateVAddr_loc_0_fu_278_reg[15]_0\(13),
      I3 => p_reg_reg_i_24_n_5,
      I4 => p_reg_reg_i_27_n_5,
      O => \^zoneplatevaddr_reg[15]\(13)
    );
\y_fu_206[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202000"
    )
        port map (
      I0 => \zonePlateVAddr_loc_0_fu_278_reg[0]_3\(0),
      I1 => \y_fu_206_reg[0]\,
      I2 => grp_v_tpgHlsDataFlow_fu_331_ap_start_reg,
      I3 => \y_fu_206_reg[0]_0\,
      I4 => start_for_tpgForeground_U0_full_n,
      O => \^ap_cs_fsm_reg[0]\
    );
\zonePlateVAddr[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \zonePlateVAddr_loc_0_fu_278_reg[15]_0\(0),
      I1 => \zonePlateVAddr_reg[7]\(0),
      O => \zonePlateVAddr[7]_i_10_n_5\
    );
\zonePlateVAddr[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \zonePlateVAddr_loc_0_fu_278_reg[15]_0\(7),
      I1 => \zonePlateVAddr_reg[7]\(7),
      O => \zonePlateVAddr[7]_i_3_n_5\
    );
\zonePlateVAddr[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \zonePlateVAddr_loc_0_fu_278_reg[15]_0\(6),
      I1 => \zonePlateVAddr_reg[7]\(6),
      O => \zonePlateVAddr[7]_i_4_n_5\
    );
\zonePlateVAddr[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \zonePlateVAddr_loc_0_fu_278_reg[15]_0\(5),
      I1 => \zonePlateVAddr_reg[7]\(5),
      O => \zonePlateVAddr[7]_i_5_n_5\
    );
\zonePlateVAddr[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \zonePlateVAddr_loc_0_fu_278_reg[15]_0\(4),
      I1 => \zonePlateVAddr_reg[7]\(4),
      O => \zonePlateVAddr[7]_i_6_n_5\
    );
\zonePlateVAddr[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \zonePlateVAddr_loc_0_fu_278_reg[15]_0\(3),
      I1 => \zonePlateVAddr_reg[7]\(3),
      O => \zonePlateVAddr[7]_i_7_n_5\
    );
\zonePlateVAddr[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \zonePlateVAddr_loc_0_fu_278_reg[15]_0\(2),
      I1 => \zonePlateVAddr_reg[7]\(2),
      O => \zonePlateVAddr[7]_i_8_n_5\
    );
\zonePlateVAddr[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \zonePlateVAddr_loc_0_fu_278_reg[15]_0\(1),
      I1 => \zonePlateVAddr_reg[7]\(1),
      O => \zonePlateVAddr[7]_i_9_n_5\
    );
\zonePlateVAddr_reg[7]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \zonePlateVAddr_loc_0_fu_278_reg[7]_0\(0),
      CO(6) => \zonePlateVAddr_reg[7]_i_2_n_6\,
      CO(5) => \zonePlateVAddr_reg[7]_i_2_n_7\,
      CO(4) => \zonePlateVAddr_reg[7]_i_2_n_8\,
      CO(3) => \zonePlateVAddr_reg[7]_i_2_n_9\,
      CO(2) => \zonePlateVAddr_reg[7]_i_2_n_10\,
      CO(1) => \zonePlateVAddr_reg[7]_i_2_n_11\,
      CO(0) => \zonePlateVAddr_reg[7]_i_2_n_12\,
      DI(7 downto 0) => \zonePlateVAddr_loc_0_fu_278_reg[15]_0\(7 downto 0),
      O(7 downto 0) => \^zoneplatevaddr_loc_0_fu_278_reg[7]\(7 downto 0),
      S(7) => \zonePlateVAddr[7]_i_3_n_5\,
      S(6) => \zonePlateVAddr[7]_i_4_n_5\,
      S(5) => \zonePlateVAddr[7]_i_5_n_5\,
      S(4) => \zonePlateVAddr[7]_i_6_n_5\,
      S(3) => \zonePlateVAddr[7]_i_7_n_5\,
      S(2) => \zonePlateVAddr[7]_i_8_n_5\,
      S(1) => \zonePlateVAddr[7]_i_9_n_5\,
      S(0) => \zonePlateVAddr[7]_i_10_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_16s_16ns_16s_16_4_1_DSP48_2 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    \add_ln1306_3_reg_4211_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    RSTC : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 14 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    C : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_16s_16ns_16s_16_4_1_DSP48_2;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_16s_16ns_16s_16_4_1_DSP48_2 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 16 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(14),
      B(16) => B(14),
      B(15 downto 1) => B(14 downto 0),
      B(0) => '0',
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => C(15),
      C(46) => C(15),
      C(45) => C(15),
      C(44) => C(15),
      C(43) => C(15),
      C(42) => C(15),
      C(41) => C(15),
      C(40) => C(15),
      C(39) => C(15),
      C(38) => C(15),
      C(37) => C(15),
      C(36) => C(15),
      C(35) => C(15),
      C(34) => C(15),
      C(33) => C(15),
      C(32) => C(15),
      C(31) => C(15),
      C(30) => C(15),
      C(29) => C(15),
      C(28) => C(15),
      C(27) => C(15),
      C(26) => C(15),
      C(25) => C(15),
      C(24) => C(15),
      C(23) => C(15),
      C(22) => C(15),
      C(21) => C(15),
      C(20) => C(15),
      C(19) => C(15),
      C(18) => C(15),
      C(17) => C(15),
      C(16) => C(15),
      C(15 downto 0) => C(15 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => ap_block_pp0_stage0_subdone,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_block_pp0_stage0_subdone,
      CEC => \add_ln1306_3_reg_4211_reg[15]\(0),
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_block_pp0_stage0_subdone,
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 16) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 16),
      P(15 downto 0) => D(15 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => RSTC,
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_8 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_8;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_8 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 16 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(15),
      B(16) => B(15),
      B(15 downto 0) => B(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 16) => B"00000000000000000000000000000000",
      C(15 downto 0) => Q(15 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => ap_block_pp0_stage0_subdone,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_block_pp0_stage0_subdone,
      CEC => ap_block_pp0_stage0_subdone,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_block_pp0_stage0_subdone,
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 16) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 16),
      P(15 downto 0) => P(15 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_9 is
  port (
    add_ln1259_5_fu_2673_p2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    add_ln1259_3_reg_4283_pp0_iter11_reg : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_9;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_9 is
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_109 : STD_LOGIC;
  signal p_reg_reg_n_110 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal \tmp_21_reg_4434[0]_i_10_n_5\ : STD_LOGIC;
  signal \tmp_21_reg_4434[0]_i_11_n_5\ : STD_LOGIC;
  signal \tmp_21_reg_4434[0]_i_12_n_5\ : STD_LOGIC;
  signal \tmp_21_reg_4434[0]_i_13_n_5\ : STD_LOGIC;
  signal \tmp_21_reg_4434[0]_i_14_n_5\ : STD_LOGIC;
  signal \tmp_21_reg_4434[0]_i_15_n_5\ : STD_LOGIC;
  signal \tmp_21_reg_4434[0]_i_16_n_5\ : STD_LOGIC;
  signal \tmp_21_reg_4434[0]_i_17_n_5\ : STD_LOGIC;
  signal \tmp_21_reg_4434[0]_i_18_n_5\ : STD_LOGIC;
  signal \tmp_21_reg_4434[0]_i_19_n_5\ : STD_LOGIC;
  signal \tmp_21_reg_4434[0]_i_4_n_5\ : STD_LOGIC;
  signal \tmp_21_reg_4434[0]_i_5_n_5\ : STD_LOGIC;
  signal \tmp_21_reg_4434[0]_i_6_n_5\ : STD_LOGIC;
  signal \tmp_21_reg_4434[0]_i_7_n_5\ : STD_LOGIC;
  signal \tmp_21_reg_4434[0]_i_8_n_5\ : STD_LOGIC;
  signal \tmp_21_reg_4434[0]_i_9_n_5\ : STD_LOGIC;
  signal \tmp_21_reg_4434_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \tmp_21_reg_4434_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \tmp_21_reg_4434_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \tmp_21_reg_4434_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \tmp_21_reg_4434_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \tmp_21_reg_4434_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_21_reg_4434_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \tmp_21_reg_4434_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \tmp_21_reg_4434_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \tmp_21_reg_4434_reg[0]_i_3_n_11\ : STD_LOGIC;
  signal \tmp_21_reg_4434_reg[0]_i_3_n_12\ : STD_LOGIC;
  signal \tmp_21_reg_4434_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \tmp_21_reg_4434_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \tmp_21_reg_4434_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_21_reg_4434_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \tmp_21_reg_4434_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \trunc_ln320_6_reg_4439[7]_i_10_n_5\ : STD_LOGIC;
  signal \trunc_ln320_6_reg_4439[7]_i_11_n_5\ : STD_LOGIC;
  signal \trunc_ln320_6_reg_4439[7]_i_12_n_5\ : STD_LOGIC;
  signal \trunc_ln320_6_reg_4439[7]_i_13_n_5\ : STD_LOGIC;
  signal \trunc_ln320_6_reg_4439[7]_i_14_n_5\ : STD_LOGIC;
  signal \trunc_ln320_6_reg_4439[7]_i_15_n_5\ : STD_LOGIC;
  signal \trunc_ln320_6_reg_4439[7]_i_16_n_5\ : STD_LOGIC;
  signal \trunc_ln320_6_reg_4439[7]_i_17_n_5\ : STD_LOGIC;
  signal \trunc_ln320_6_reg_4439[7]_i_18_n_5\ : STD_LOGIC;
  signal \trunc_ln320_6_reg_4439[7]_i_3_n_5\ : STD_LOGIC;
  signal \trunc_ln320_6_reg_4439[7]_i_4_n_5\ : STD_LOGIC;
  signal \trunc_ln320_6_reg_4439[7]_i_5_n_5\ : STD_LOGIC;
  signal \trunc_ln320_6_reg_4439[7]_i_6_n_5\ : STD_LOGIC;
  signal \trunc_ln320_6_reg_4439[7]_i_7_n_5\ : STD_LOGIC;
  signal \trunc_ln320_6_reg_4439[7]_i_8_n_5\ : STD_LOGIC;
  signal \trunc_ln320_6_reg_4439[7]_i_9_n_5\ : STD_LOGIC;
  signal \trunc_ln320_6_reg_4439_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \trunc_ln320_6_reg_4439_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \trunc_ln320_6_reg_4439_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \trunc_ln320_6_reg_4439_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \trunc_ln320_6_reg_4439_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \trunc_ln320_6_reg_4439_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \trunc_ln320_6_reg_4439_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \trunc_ln320_6_reg_4439_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \trunc_ln320_6_reg_4439_reg[7]_i_2_n_11\ : STD_LOGIC;
  signal \trunc_ln320_6_reg_4439_reg[7]_i_2_n_12\ : STD_LOGIC;
  signal \trunc_ln320_6_reg_4439_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln320_6_reg_4439_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \trunc_ln320_6_reg_4439_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \trunc_ln320_6_reg_4439_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \trunc_ln320_6_reg_4439_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 16 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_21_reg_4434_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_21_reg_4434_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_tmp_21_reg_4434_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_21_reg_4434_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_trunc_ln320_6_reg_4439_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_trunc_ln320_6_reg_4439_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \tmp_21_reg_4434_reg[0]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_21_reg_4434_reg[0]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_21_reg_4434_reg[0]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln320_6_reg_4439_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln320_6_reg_4439_reg[7]_i_2\ : label is 35;
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111111111101011",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111000000010000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_block_pp0_stage0_subdone,
      CEA2 => ap_block_pp0_stage0_subdone,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_block_pp0_stage0_subdone,
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 16) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 16),
      P(15) => p_reg_reg_n_95,
      P(14) => p_reg_reg_n_96,
      P(13) => p_reg_reg_n_97,
      P(12) => p_reg_reg_n_98,
      P(11) => p_reg_reg_n_99,
      P(10) => p_reg_reg_n_100,
      P(9) => p_reg_reg_n_101,
      P(8) => p_reg_reg_n_102,
      P(7) => p_reg_reg_n_103,
      P(6) => p_reg_reg_n_104,
      P(5) => p_reg_reg_n_105,
      P(4) => p_reg_reg_n_106,
      P(3) => p_reg_reg_n_107,
      P(2) => p_reg_reg_n_108,
      P(1) => p_reg_reg_n_109,
      P(0) => p_reg_reg_n_110,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\tmp_21_reg_4434[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_101,
      I1 => add_ln1259_3_reg_4283_pp0_iter11_reg(9),
      O => \tmp_21_reg_4434[0]_i_10_n_5\
    );
\tmp_21_reg_4434[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_102,
      I1 => add_ln1259_3_reg_4283_pp0_iter11_reg(8),
      O => \tmp_21_reg_4434[0]_i_11_n_5\
    );
\tmp_21_reg_4434[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_103,
      I1 => add_ln1259_3_reg_4283_pp0_iter11_reg(7),
      O => \tmp_21_reg_4434[0]_i_12_n_5\
    );
\tmp_21_reg_4434[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_104,
      I1 => add_ln1259_3_reg_4283_pp0_iter11_reg(6),
      O => \tmp_21_reg_4434[0]_i_13_n_5\
    );
\tmp_21_reg_4434[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_105,
      I1 => add_ln1259_3_reg_4283_pp0_iter11_reg(5),
      O => \tmp_21_reg_4434[0]_i_14_n_5\
    );
\tmp_21_reg_4434[0]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_106,
      I1 => add_ln1259_3_reg_4283_pp0_iter11_reg(4),
      O => \tmp_21_reg_4434[0]_i_15_n_5\
    );
\tmp_21_reg_4434[0]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_107,
      I1 => add_ln1259_3_reg_4283_pp0_iter11_reg(3),
      O => \tmp_21_reg_4434[0]_i_16_n_5\
    );
\tmp_21_reg_4434[0]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_108,
      I1 => add_ln1259_3_reg_4283_pp0_iter11_reg(2),
      O => \tmp_21_reg_4434[0]_i_17_n_5\
    );
\tmp_21_reg_4434[0]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_109,
      I1 => add_ln1259_3_reg_4283_pp0_iter11_reg(1),
      O => \tmp_21_reg_4434[0]_i_18_n_5\
    );
\tmp_21_reg_4434[0]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_110,
      I1 => add_ln1259_3_reg_4283_pp0_iter11_reg(0),
      O => \tmp_21_reg_4434[0]_i_19_n_5\
    );
\tmp_21_reg_4434[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1259_3_reg_4283_pp0_iter11_reg(15),
      I1 => p_reg_reg_n_95,
      O => \tmp_21_reg_4434[0]_i_4_n_5\
    );
\tmp_21_reg_4434[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_96,
      I1 => add_ln1259_3_reg_4283_pp0_iter11_reg(14),
      O => \tmp_21_reg_4434[0]_i_5_n_5\
    );
\tmp_21_reg_4434[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_97,
      I1 => add_ln1259_3_reg_4283_pp0_iter11_reg(13),
      O => \tmp_21_reg_4434[0]_i_6_n_5\
    );
\tmp_21_reg_4434[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_98,
      I1 => add_ln1259_3_reg_4283_pp0_iter11_reg(12),
      O => \tmp_21_reg_4434[0]_i_7_n_5\
    );
\tmp_21_reg_4434[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_99,
      I1 => add_ln1259_3_reg_4283_pp0_iter11_reg(11),
      O => \tmp_21_reg_4434[0]_i_8_n_5\
    );
\tmp_21_reg_4434[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_100,
      I1 => add_ln1259_3_reg_4283_pp0_iter11_reg(10),
      O => \tmp_21_reg_4434[0]_i_9_n_5\
    );
\tmp_21_reg_4434_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_21_reg_4434_reg[0]_i_2_n_5\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_tmp_21_reg_4434_reg[0]_i_1_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_tmp_21_reg_4434_reg[0]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => add_ln1259_5_fu_2673_p2(0),
      S(7 downto 1) => B"0000000",
      S(0) => add_ln1259_3_reg_4283_pp0_iter11_reg(15)
    );
\tmp_21_reg_4434_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_21_reg_4434_reg[0]_i_3_n_5\,
      CI_TOP => '0',
      CO(7) => \tmp_21_reg_4434_reg[0]_i_2_n_5\,
      CO(6) => \tmp_21_reg_4434_reg[0]_i_2_n_6\,
      CO(5) => \tmp_21_reg_4434_reg[0]_i_2_n_7\,
      CO(4) => \tmp_21_reg_4434_reg[0]_i_2_n_8\,
      CO(3) => \tmp_21_reg_4434_reg[0]_i_2_n_9\,
      CO(2) => \tmp_21_reg_4434_reg[0]_i_2_n_10\,
      CO(1) => \tmp_21_reg_4434_reg[0]_i_2_n_11\,
      CO(0) => \tmp_21_reg_4434_reg[0]_i_2_n_12\,
      DI(7) => add_ln1259_3_reg_4283_pp0_iter11_reg(15),
      DI(6) => p_reg_reg_n_96,
      DI(5) => p_reg_reg_n_97,
      DI(4) => p_reg_reg_n_98,
      DI(3) => p_reg_reg_n_99,
      DI(2) => p_reg_reg_n_100,
      DI(1) => p_reg_reg_n_101,
      DI(0) => p_reg_reg_n_102,
      O(7 downto 0) => \NLW_tmp_21_reg_4434_reg[0]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_21_reg_4434[0]_i_4_n_5\,
      S(6) => \tmp_21_reg_4434[0]_i_5_n_5\,
      S(5) => \tmp_21_reg_4434[0]_i_6_n_5\,
      S(4) => \tmp_21_reg_4434[0]_i_7_n_5\,
      S(3) => \tmp_21_reg_4434[0]_i_8_n_5\,
      S(2) => \tmp_21_reg_4434[0]_i_9_n_5\,
      S(1) => \tmp_21_reg_4434[0]_i_10_n_5\,
      S(0) => \tmp_21_reg_4434[0]_i_11_n_5\
    );
\tmp_21_reg_4434_reg[0]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \tmp_21_reg_4434_reg[0]_i_3_n_5\,
      CO(6) => \tmp_21_reg_4434_reg[0]_i_3_n_6\,
      CO(5) => \tmp_21_reg_4434_reg[0]_i_3_n_7\,
      CO(4) => \tmp_21_reg_4434_reg[0]_i_3_n_8\,
      CO(3) => \tmp_21_reg_4434_reg[0]_i_3_n_9\,
      CO(2) => \tmp_21_reg_4434_reg[0]_i_3_n_10\,
      CO(1) => \tmp_21_reg_4434_reg[0]_i_3_n_11\,
      CO(0) => \tmp_21_reg_4434_reg[0]_i_3_n_12\,
      DI(7) => p_reg_reg_n_103,
      DI(6) => p_reg_reg_n_104,
      DI(5) => p_reg_reg_n_105,
      DI(4) => p_reg_reg_n_106,
      DI(3) => p_reg_reg_n_107,
      DI(2) => p_reg_reg_n_108,
      DI(1) => p_reg_reg_n_109,
      DI(0) => p_reg_reg_n_110,
      O(7 downto 0) => \NLW_tmp_21_reg_4434_reg[0]_i_3_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_21_reg_4434[0]_i_12_n_5\,
      S(6) => \tmp_21_reg_4434[0]_i_13_n_5\,
      S(5) => \tmp_21_reg_4434[0]_i_14_n_5\,
      S(4) => \tmp_21_reg_4434[0]_i_15_n_5\,
      S(3) => \tmp_21_reg_4434[0]_i_16_n_5\,
      S(2) => \tmp_21_reg_4434[0]_i_17_n_5\,
      S(1) => \tmp_21_reg_4434[0]_i_18_n_5\,
      S(0) => \tmp_21_reg_4434[0]_i_19_n_5\
    );
\trunc_ln320_6_reg_4439[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_102,
      I1 => add_ln1259_3_reg_4283_pp0_iter11_reg(8),
      O => \trunc_ln320_6_reg_4439[7]_i_10_n_5\
    );
\trunc_ln320_6_reg_4439[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_103,
      I1 => add_ln1259_3_reg_4283_pp0_iter11_reg(7),
      O => \trunc_ln320_6_reg_4439[7]_i_11_n_5\
    );
\trunc_ln320_6_reg_4439[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_104,
      I1 => add_ln1259_3_reg_4283_pp0_iter11_reg(6),
      O => \trunc_ln320_6_reg_4439[7]_i_12_n_5\
    );
\trunc_ln320_6_reg_4439[7]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_105,
      I1 => add_ln1259_3_reg_4283_pp0_iter11_reg(5),
      O => \trunc_ln320_6_reg_4439[7]_i_13_n_5\
    );
\trunc_ln320_6_reg_4439[7]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_106,
      I1 => add_ln1259_3_reg_4283_pp0_iter11_reg(4),
      O => \trunc_ln320_6_reg_4439[7]_i_14_n_5\
    );
\trunc_ln320_6_reg_4439[7]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_107,
      I1 => add_ln1259_3_reg_4283_pp0_iter11_reg(3),
      O => \trunc_ln320_6_reg_4439[7]_i_15_n_5\
    );
\trunc_ln320_6_reg_4439[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_108,
      I1 => add_ln1259_3_reg_4283_pp0_iter11_reg(2),
      O => \trunc_ln320_6_reg_4439[7]_i_16_n_5\
    );
\trunc_ln320_6_reg_4439[7]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_109,
      I1 => add_ln1259_3_reg_4283_pp0_iter11_reg(1),
      O => \trunc_ln320_6_reg_4439[7]_i_17_n_5\
    );
\trunc_ln320_6_reg_4439[7]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_110,
      I1 => add_ln1259_3_reg_4283_pp0_iter11_reg(0),
      O => \trunc_ln320_6_reg_4439[7]_i_18_n_5\
    );
\trunc_ln320_6_reg_4439[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_95,
      I1 => add_ln1259_3_reg_4283_pp0_iter11_reg(15),
      O => \trunc_ln320_6_reg_4439[7]_i_3_n_5\
    );
\trunc_ln320_6_reg_4439[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_96,
      I1 => add_ln1259_3_reg_4283_pp0_iter11_reg(14),
      O => \trunc_ln320_6_reg_4439[7]_i_4_n_5\
    );
\trunc_ln320_6_reg_4439[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_97,
      I1 => add_ln1259_3_reg_4283_pp0_iter11_reg(13),
      O => \trunc_ln320_6_reg_4439[7]_i_5_n_5\
    );
\trunc_ln320_6_reg_4439[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_98,
      I1 => add_ln1259_3_reg_4283_pp0_iter11_reg(12),
      O => \trunc_ln320_6_reg_4439[7]_i_6_n_5\
    );
\trunc_ln320_6_reg_4439[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_99,
      I1 => add_ln1259_3_reg_4283_pp0_iter11_reg(11),
      O => \trunc_ln320_6_reg_4439[7]_i_7_n_5\
    );
\trunc_ln320_6_reg_4439[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_100,
      I1 => add_ln1259_3_reg_4283_pp0_iter11_reg(10),
      O => \trunc_ln320_6_reg_4439[7]_i_8_n_5\
    );
\trunc_ln320_6_reg_4439[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_101,
      I1 => add_ln1259_3_reg_4283_pp0_iter11_reg(9),
      O => \trunc_ln320_6_reg_4439[7]_i_9_n_5\
    );
\trunc_ln320_6_reg_4439_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln320_6_reg_4439_reg[7]_i_2_n_5\,
      CI_TOP => '0',
      CO(7) => \NLW_trunc_ln320_6_reg_4439_reg[7]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \trunc_ln320_6_reg_4439_reg[7]_i_1_n_6\,
      CO(5) => \trunc_ln320_6_reg_4439_reg[7]_i_1_n_7\,
      CO(4) => \trunc_ln320_6_reg_4439_reg[7]_i_1_n_8\,
      CO(3) => \trunc_ln320_6_reg_4439_reg[7]_i_1_n_9\,
      CO(2) => \trunc_ln320_6_reg_4439_reg[7]_i_1_n_10\,
      CO(1) => \trunc_ln320_6_reg_4439_reg[7]_i_1_n_11\,
      CO(0) => \trunc_ln320_6_reg_4439_reg[7]_i_1_n_12\,
      DI(7) => '0',
      DI(6) => p_reg_reg_n_96,
      DI(5) => p_reg_reg_n_97,
      DI(4) => p_reg_reg_n_98,
      DI(3) => p_reg_reg_n_99,
      DI(2) => p_reg_reg_n_100,
      DI(1) => p_reg_reg_n_101,
      DI(0) => p_reg_reg_n_102,
      O(7 downto 0) => D(7 downto 0),
      S(7) => \trunc_ln320_6_reg_4439[7]_i_3_n_5\,
      S(6) => \trunc_ln320_6_reg_4439[7]_i_4_n_5\,
      S(5) => \trunc_ln320_6_reg_4439[7]_i_5_n_5\,
      S(4) => \trunc_ln320_6_reg_4439[7]_i_6_n_5\,
      S(3) => \trunc_ln320_6_reg_4439[7]_i_7_n_5\,
      S(2) => \trunc_ln320_6_reg_4439[7]_i_8_n_5\,
      S(1) => \trunc_ln320_6_reg_4439[7]_i_9_n_5\,
      S(0) => \trunc_ln320_6_reg_4439[7]_i_10_n_5\
    );
\trunc_ln320_6_reg_4439_reg[7]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \trunc_ln320_6_reg_4439_reg[7]_i_2_n_5\,
      CO(6) => \trunc_ln320_6_reg_4439_reg[7]_i_2_n_6\,
      CO(5) => \trunc_ln320_6_reg_4439_reg[7]_i_2_n_7\,
      CO(4) => \trunc_ln320_6_reg_4439_reg[7]_i_2_n_8\,
      CO(3) => \trunc_ln320_6_reg_4439_reg[7]_i_2_n_9\,
      CO(2) => \trunc_ln320_6_reg_4439_reg[7]_i_2_n_10\,
      CO(1) => \trunc_ln320_6_reg_4439_reg[7]_i_2_n_11\,
      CO(0) => \trunc_ln320_6_reg_4439_reg[7]_i_2_n_12\,
      DI(7) => p_reg_reg_n_103,
      DI(6) => p_reg_reg_n_104,
      DI(5) => p_reg_reg_n_105,
      DI(4) => p_reg_reg_n_106,
      DI(3) => p_reg_reg_n_107,
      DI(2) => p_reg_reg_n_108,
      DI(1) => p_reg_reg_n_109,
      DI(0) => p_reg_reg_n_110,
      O(7 downto 0) => \NLW_trunc_ln320_6_reg_4439_reg[7]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7) => \trunc_ln320_6_reg_4439[7]_i_11_n_5\,
      S(6) => \trunc_ln320_6_reg_4439[7]_i_12_n_5\,
      S(5) => \trunc_ln320_6_reg_4439[7]_i_13_n_5\,
      S(4) => \trunc_ln320_6_reg_4439[7]_i_14_n_5\,
      S(3) => \trunc_ln320_6_reg_4439[7]_i_15_n_5\,
      S(2) => \trunc_ln320_6_reg_4439[7]_i_16_n_5\,
      S(1) => \trunc_ln320_6_reg_4439[7]_i_17_n_5\,
      S(0) => \trunc_ln320_6_reg_4439[7]_i_18_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_9_21 is
  port (
    add_ln1259_2_fu_2639_p2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    add_ln1259_reg_4261_pp0_iter11_reg : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_9_21 : entity is "design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_9";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_9_21;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_9_21 is
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_109 : STD_LOGIC;
  signal p_reg_reg_n_110 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal \tmp_15_reg_4424[0]_i_10_n_5\ : STD_LOGIC;
  signal \tmp_15_reg_4424[0]_i_11_n_5\ : STD_LOGIC;
  signal \tmp_15_reg_4424[0]_i_12_n_5\ : STD_LOGIC;
  signal \tmp_15_reg_4424[0]_i_13_n_5\ : STD_LOGIC;
  signal \tmp_15_reg_4424[0]_i_14_n_5\ : STD_LOGIC;
  signal \tmp_15_reg_4424[0]_i_15_n_5\ : STD_LOGIC;
  signal \tmp_15_reg_4424[0]_i_16_n_5\ : STD_LOGIC;
  signal \tmp_15_reg_4424[0]_i_17_n_5\ : STD_LOGIC;
  signal \tmp_15_reg_4424[0]_i_18_n_5\ : STD_LOGIC;
  signal \tmp_15_reg_4424[0]_i_19_n_5\ : STD_LOGIC;
  signal \tmp_15_reg_4424[0]_i_20_n_5\ : STD_LOGIC;
  signal \tmp_15_reg_4424[0]_i_5_n_5\ : STD_LOGIC;
  signal \tmp_15_reg_4424[0]_i_6_n_5\ : STD_LOGIC;
  signal \tmp_15_reg_4424[0]_i_7_n_5\ : STD_LOGIC;
  signal \tmp_15_reg_4424[0]_i_8_n_5\ : STD_LOGIC;
  signal \tmp_15_reg_4424[0]_i_9_n_5\ : STD_LOGIC;
  signal \tmp_15_reg_4424_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \tmp_15_reg_4424_reg[0]_i_3_n_11\ : STD_LOGIC;
  signal \tmp_15_reg_4424_reg[0]_i_3_n_12\ : STD_LOGIC;
  signal \tmp_15_reg_4424_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \tmp_15_reg_4424_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \tmp_15_reg_4424_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_15_reg_4424_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \tmp_15_reg_4424_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \tmp_15_reg_4424_reg[0]_i_4_n_10\ : STD_LOGIC;
  signal \tmp_15_reg_4424_reg[0]_i_4_n_11\ : STD_LOGIC;
  signal \tmp_15_reg_4424_reg[0]_i_4_n_12\ : STD_LOGIC;
  signal \tmp_15_reg_4424_reg[0]_i_4_n_5\ : STD_LOGIC;
  signal \tmp_15_reg_4424_reg[0]_i_4_n_6\ : STD_LOGIC;
  signal \tmp_15_reg_4424_reg[0]_i_4_n_7\ : STD_LOGIC;
  signal \tmp_15_reg_4424_reg[0]_i_4_n_8\ : STD_LOGIC;
  signal \tmp_15_reg_4424_reg[0]_i_4_n_9\ : STD_LOGIC;
  signal \trunc_ln320_3_reg_4429[7]_i_10_n_5\ : STD_LOGIC;
  signal \trunc_ln320_3_reg_4429[7]_i_11_n_5\ : STD_LOGIC;
  signal \trunc_ln320_3_reg_4429[7]_i_12_n_5\ : STD_LOGIC;
  signal \trunc_ln320_3_reg_4429[7]_i_13_n_5\ : STD_LOGIC;
  signal \trunc_ln320_3_reg_4429[7]_i_14_n_5\ : STD_LOGIC;
  signal \trunc_ln320_3_reg_4429[7]_i_15_n_5\ : STD_LOGIC;
  signal \trunc_ln320_3_reg_4429[7]_i_16_n_5\ : STD_LOGIC;
  signal \trunc_ln320_3_reg_4429[7]_i_17_n_5\ : STD_LOGIC;
  signal \trunc_ln320_3_reg_4429[7]_i_18_n_5\ : STD_LOGIC;
  signal \trunc_ln320_3_reg_4429[7]_i_3_n_5\ : STD_LOGIC;
  signal \trunc_ln320_3_reg_4429[7]_i_4_n_5\ : STD_LOGIC;
  signal \trunc_ln320_3_reg_4429[7]_i_5_n_5\ : STD_LOGIC;
  signal \trunc_ln320_3_reg_4429[7]_i_6_n_5\ : STD_LOGIC;
  signal \trunc_ln320_3_reg_4429[7]_i_7_n_5\ : STD_LOGIC;
  signal \trunc_ln320_3_reg_4429[7]_i_8_n_5\ : STD_LOGIC;
  signal \trunc_ln320_3_reg_4429[7]_i_9_n_5\ : STD_LOGIC;
  signal \trunc_ln320_3_reg_4429_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \trunc_ln320_3_reg_4429_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \trunc_ln320_3_reg_4429_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \trunc_ln320_3_reg_4429_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \trunc_ln320_3_reg_4429_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \trunc_ln320_3_reg_4429_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \trunc_ln320_3_reg_4429_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \trunc_ln320_3_reg_4429_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \trunc_ln320_3_reg_4429_reg[7]_i_2_n_11\ : STD_LOGIC;
  signal \trunc_ln320_3_reg_4429_reg[7]_i_2_n_12\ : STD_LOGIC;
  signal \trunc_ln320_3_reg_4429_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln320_3_reg_4429_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \trunc_ln320_3_reg_4429_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \trunc_ln320_3_reg_4429_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \trunc_ln320_3_reg_4429_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 16 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_15_reg_4424_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_15_reg_4424_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_tmp_15_reg_4424_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_15_reg_4424_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_trunc_ln320_3_reg_4429_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_trunc_ln320_3_reg_4429_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \tmp_15_reg_4424_reg[0]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_15_reg_4424_reg[0]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_15_reg_4424_reg[0]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln320_3_reg_4429_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln320_3_reg_4429_reg[7]_i_2\ : label is 35;
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111111111101011",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111000000010000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_block_pp0_stage0_subdone,
      CEA2 => ap_block_pp0_stage0_subdone,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_block_pp0_stage0_subdone,
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 16) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 16),
      P(15) => p_reg_reg_n_95,
      P(14) => p_reg_reg_n_96,
      P(13) => p_reg_reg_n_97,
      P(12) => p_reg_reg_n_98,
      P(11) => p_reg_reg_n_99,
      P(10) => p_reg_reg_n_100,
      P(9) => p_reg_reg_n_101,
      P(8) => p_reg_reg_n_102,
      P(7) => p_reg_reg_n_103,
      P(6) => p_reg_reg_n_104,
      P(5) => p_reg_reg_n_105,
      P(4) => p_reg_reg_n_106,
      P(3) => p_reg_reg_n_107,
      P(2) => p_reg_reg_n_108,
      P(1) => p_reg_reg_n_109,
      P(0) => p_reg_reg_n_110,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\tmp_15_reg_4424[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_100,
      I1 => add_ln1259_reg_4261_pp0_iter11_reg(10),
      O => \tmp_15_reg_4424[0]_i_10_n_5\
    );
\tmp_15_reg_4424[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_101,
      I1 => add_ln1259_reg_4261_pp0_iter11_reg(9),
      O => \tmp_15_reg_4424[0]_i_11_n_5\
    );
\tmp_15_reg_4424[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_102,
      I1 => add_ln1259_reg_4261_pp0_iter11_reg(8),
      O => \tmp_15_reg_4424[0]_i_12_n_5\
    );
\tmp_15_reg_4424[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_103,
      I1 => add_ln1259_reg_4261_pp0_iter11_reg(7),
      O => \tmp_15_reg_4424[0]_i_13_n_5\
    );
\tmp_15_reg_4424[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_104,
      I1 => add_ln1259_reg_4261_pp0_iter11_reg(6),
      O => \tmp_15_reg_4424[0]_i_14_n_5\
    );
\tmp_15_reg_4424[0]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_105,
      I1 => add_ln1259_reg_4261_pp0_iter11_reg(5),
      O => \tmp_15_reg_4424[0]_i_15_n_5\
    );
\tmp_15_reg_4424[0]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_106,
      I1 => add_ln1259_reg_4261_pp0_iter11_reg(4),
      O => \tmp_15_reg_4424[0]_i_16_n_5\
    );
\tmp_15_reg_4424[0]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_107,
      I1 => add_ln1259_reg_4261_pp0_iter11_reg(3),
      O => \tmp_15_reg_4424[0]_i_17_n_5\
    );
\tmp_15_reg_4424[0]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_108,
      I1 => add_ln1259_reg_4261_pp0_iter11_reg(2),
      O => \tmp_15_reg_4424[0]_i_18_n_5\
    );
\tmp_15_reg_4424[0]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_109,
      I1 => add_ln1259_reg_4261_pp0_iter11_reg(1),
      O => \tmp_15_reg_4424[0]_i_19_n_5\
    );
\tmp_15_reg_4424[0]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_110,
      I1 => add_ln1259_reg_4261_pp0_iter11_reg(0),
      O => \tmp_15_reg_4424[0]_i_20_n_5\
    );
\tmp_15_reg_4424[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1259_reg_4261_pp0_iter11_reg(15),
      I1 => p_reg_reg_n_95,
      O => \tmp_15_reg_4424[0]_i_5_n_5\
    );
\tmp_15_reg_4424[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_96,
      I1 => add_ln1259_reg_4261_pp0_iter11_reg(14),
      O => \tmp_15_reg_4424[0]_i_6_n_5\
    );
\tmp_15_reg_4424[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_97,
      I1 => add_ln1259_reg_4261_pp0_iter11_reg(13),
      O => \tmp_15_reg_4424[0]_i_7_n_5\
    );
\tmp_15_reg_4424[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_98,
      I1 => add_ln1259_reg_4261_pp0_iter11_reg(12),
      O => \tmp_15_reg_4424[0]_i_8_n_5\
    );
\tmp_15_reg_4424[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_99,
      I1 => add_ln1259_reg_4261_pp0_iter11_reg(11),
      O => \tmp_15_reg_4424[0]_i_9_n_5\
    );
\tmp_15_reg_4424_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_15_reg_4424_reg[0]_i_3_n_5\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_tmp_15_reg_4424_reg[0]_i_2_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_tmp_15_reg_4424_reg[0]_i_2_O_UNCONNECTED\(7 downto 1),
      O(0) => add_ln1259_2_fu_2639_p2(0),
      S(7 downto 1) => B"0000000",
      S(0) => add_ln1259_reg_4261_pp0_iter11_reg(15)
    );
\tmp_15_reg_4424_reg[0]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_15_reg_4424_reg[0]_i_4_n_5\,
      CI_TOP => '0',
      CO(7) => \tmp_15_reg_4424_reg[0]_i_3_n_5\,
      CO(6) => \tmp_15_reg_4424_reg[0]_i_3_n_6\,
      CO(5) => \tmp_15_reg_4424_reg[0]_i_3_n_7\,
      CO(4) => \tmp_15_reg_4424_reg[0]_i_3_n_8\,
      CO(3) => \tmp_15_reg_4424_reg[0]_i_3_n_9\,
      CO(2) => \tmp_15_reg_4424_reg[0]_i_3_n_10\,
      CO(1) => \tmp_15_reg_4424_reg[0]_i_3_n_11\,
      CO(0) => \tmp_15_reg_4424_reg[0]_i_3_n_12\,
      DI(7) => add_ln1259_reg_4261_pp0_iter11_reg(15),
      DI(6) => p_reg_reg_n_96,
      DI(5) => p_reg_reg_n_97,
      DI(4) => p_reg_reg_n_98,
      DI(3) => p_reg_reg_n_99,
      DI(2) => p_reg_reg_n_100,
      DI(1) => p_reg_reg_n_101,
      DI(0) => p_reg_reg_n_102,
      O(7 downto 0) => \NLW_tmp_15_reg_4424_reg[0]_i_3_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_15_reg_4424[0]_i_5_n_5\,
      S(6) => \tmp_15_reg_4424[0]_i_6_n_5\,
      S(5) => \tmp_15_reg_4424[0]_i_7_n_5\,
      S(4) => \tmp_15_reg_4424[0]_i_8_n_5\,
      S(3) => \tmp_15_reg_4424[0]_i_9_n_5\,
      S(2) => \tmp_15_reg_4424[0]_i_10_n_5\,
      S(1) => \tmp_15_reg_4424[0]_i_11_n_5\,
      S(0) => \tmp_15_reg_4424[0]_i_12_n_5\
    );
\tmp_15_reg_4424_reg[0]_i_4\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \tmp_15_reg_4424_reg[0]_i_4_n_5\,
      CO(6) => \tmp_15_reg_4424_reg[0]_i_4_n_6\,
      CO(5) => \tmp_15_reg_4424_reg[0]_i_4_n_7\,
      CO(4) => \tmp_15_reg_4424_reg[0]_i_4_n_8\,
      CO(3) => \tmp_15_reg_4424_reg[0]_i_4_n_9\,
      CO(2) => \tmp_15_reg_4424_reg[0]_i_4_n_10\,
      CO(1) => \tmp_15_reg_4424_reg[0]_i_4_n_11\,
      CO(0) => \tmp_15_reg_4424_reg[0]_i_4_n_12\,
      DI(7) => p_reg_reg_n_103,
      DI(6) => p_reg_reg_n_104,
      DI(5) => p_reg_reg_n_105,
      DI(4) => p_reg_reg_n_106,
      DI(3) => p_reg_reg_n_107,
      DI(2) => p_reg_reg_n_108,
      DI(1) => p_reg_reg_n_109,
      DI(0) => p_reg_reg_n_110,
      O(7 downto 0) => \NLW_tmp_15_reg_4424_reg[0]_i_4_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_15_reg_4424[0]_i_13_n_5\,
      S(6) => \tmp_15_reg_4424[0]_i_14_n_5\,
      S(5) => \tmp_15_reg_4424[0]_i_15_n_5\,
      S(4) => \tmp_15_reg_4424[0]_i_16_n_5\,
      S(3) => \tmp_15_reg_4424[0]_i_17_n_5\,
      S(2) => \tmp_15_reg_4424[0]_i_18_n_5\,
      S(1) => \tmp_15_reg_4424[0]_i_19_n_5\,
      S(0) => \tmp_15_reg_4424[0]_i_20_n_5\
    );
\trunc_ln320_3_reg_4429[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_102,
      I1 => add_ln1259_reg_4261_pp0_iter11_reg(8),
      O => \trunc_ln320_3_reg_4429[7]_i_10_n_5\
    );
\trunc_ln320_3_reg_4429[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_103,
      I1 => add_ln1259_reg_4261_pp0_iter11_reg(7),
      O => \trunc_ln320_3_reg_4429[7]_i_11_n_5\
    );
\trunc_ln320_3_reg_4429[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_104,
      I1 => add_ln1259_reg_4261_pp0_iter11_reg(6),
      O => \trunc_ln320_3_reg_4429[7]_i_12_n_5\
    );
\trunc_ln320_3_reg_4429[7]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_105,
      I1 => add_ln1259_reg_4261_pp0_iter11_reg(5),
      O => \trunc_ln320_3_reg_4429[7]_i_13_n_5\
    );
\trunc_ln320_3_reg_4429[7]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_106,
      I1 => add_ln1259_reg_4261_pp0_iter11_reg(4),
      O => \trunc_ln320_3_reg_4429[7]_i_14_n_5\
    );
\trunc_ln320_3_reg_4429[7]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_107,
      I1 => add_ln1259_reg_4261_pp0_iter11_reg(3),
      O => \trunc_ln320_3_reg_4429[7]_i_15_n_5\
    );
\trunc_ln320_3_reg_4429[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_108,
      I1 => add_ln1259_reg_4261_pp0_iter11_reg(2),
      O => \trunc_ln320_3_reg_4429[7]_i_16_n_5\
    );
\trunc_ln320_3_reg_4429[7]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_109,
      I1 => add_ln1259_reg_4261_pp0_iter11_reg(1),
      O => \trunc_ln320_3_reg_4429[7]_i_17_n_5\
    );
\trunc_ln320_3_reg_4429[7]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_110,
      I1 => add_ln1259_reg_4261_pp0_iter11_reg(0),
      O => \trunc_ln320_3_reg_4429[7]_i_18_n_5\
    );
\trunc_ln320_3_reg_4429[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_95,
      I1 => add_ln1259_reg_4261_pp0_iter11_reg(15),
      O => \trunc_ln320_3_reg_4429[7]_i_3_n_5\
    );
\trunc_ln320_3_reg_4429[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_96,
      I1 => add_ln1259_reg_4261_pp0_iter11_reg(14),
      O => \trunc_ln320_3_reg_4429[7]_i_4_n_5\
    );
\trunc_ln320_3_reg_4429[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_97,
      I1 => add_ln1259_reg_4261_pp0_iter11_reg(13),
      O => \trunc_ln320_3_reg_4429[7]_i_5_n_5\
    );
\trunc_ln320_3_reg_4429[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_98,
      I1 => add_ln1259_reg_4261_pp0_iter11_reg(12),
      O => \trunc_ln320_3_reg_4429[7]_i_6_n_5\
    );
\trunc_ln320_3_reg_4429[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_99,
      I1 => add_ln1259_reg_4261_pp0_iter11_reg(11),
      O => \trunc_ln320_3_reg_4429[7]_i_7_n_5\
    );
\trunc_ln320_3_reg_4429[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_100,
      I1 => add_ln1259_reg_4261_pp0_iter11_reg(10),
      O => \trunc_ln320_3_reg_4429[7]_i_8_n_5\
    );
\trunc_ln320_3_reg_4429[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_101,
      I1 => add_ln1259_reg_4261_pp0_iter11_reg(9),
      O => \trunc_ln320_3_reg_4429[7]_i_9_n_5\
    );
\trunc_ln320_3_reg_4429_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln320_3_reg_4429_reg[7]_i_2_n_5\,
      CI_TOP => '0',
      CO(7) => \NLW_trunc_ln320_3_reg_4429_reg[7]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \trunc_ln320_3_reg_4429_reg[7]_i_1_n_6\,
      CO(5) => \trunc_ln320_3_reg_4429_reg[7]_i_1_n_7\,
      CO(4) => \trunc_ln320_3_reg_4429_reg[7]_i_1_n_8\,
      CO(3) => \trunc_ln320_3_reg_4429_reg[7]_i_1_n_9\,
      CO(2) => \trunc_ln320_3_reg_4429_reg[7]_i_1_n_10\,
      CO(1) => \trunc_ln320_3_reg_4429_reg[7]_i_1_n_11\,
      CO(0) => \trunc_ln320_3_reg_4429_reg[7]_i_1_n_12\,
      DI(7) => '0',
      DI(6) => p_reg_reg_n_96,
      DI(5) => p_reg_reg_n_97,
      DI(4) => p_reg_reg_n_98,
      DI(3) => p_reg_reg_n_99,
      DI(2) => p_reg_reg_n_100,
      DI(1) => p_reg_reg_n_101,
      DI(0) => p_reg_reg_n_102,
      O(7 downto 0) => D(7 downto 0),
      S(7) => \trunc_ln320_3_reg_4429[7]_i_3_n_5\,
      S(6) => \trunc_ln320_3_reg_4429[7]_i_4_n_5\,
      S(5) => \trunc_ln320_3_reg_4429[7]_i_5_n_5\,
      S(4) => \trunc_ln320_3_reg_4429[7]_i_6_n_5\,
      S(3) => \trunc_ln320_3_reg_4429[7]_i_7_n_5\,
      S(2) => \trunc_ln320_3_reg_4429[7]_i_8_n_5\,
      S(1) => \trunc_ln320_3_reg_4429[7]_i_9_n_5\,
      S(0) => \trunc_ln320_3_reg_4429[7]_i_10_n_5\
    );
\trunc_ln320_3_reg_4429_reg[7]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \trunc_ln320_3_reg_4429_reg[7]_i_2_n_5\,
      CO(6) => \trunc_ln320_3_reg_4429_reg[7]_i_2_n_6\,
      CO(5) => \trunc_ln320_3_reg_4429_reg[7]_i_2_n_7\,
      CO(4) => \trunc_ln320_3_reg_4429_reg[7]_i_2_n_8\,
      CO(3) => \trunc_ln320_3_reg_4429_reg[7]_i_2_n_9\,
      CO(2) => \trunc_ln320_3_reg_4429_reg[7]_i_2_n_10\,
      CO(1) => \trunc_ln320_3_reg_4429_reg[7]_i_2_n_11\,
      CO(0) => \trunc_ln320_3_reg_4429_reg[7]_i_2_n_12\,
      DI(7) => p_reg_reg_n_103,
      DI(6) => p_reg_reg_n_104,
      DI(5) => p_reg_reg_n_105,
      DI(4) => p_reg_reg_n_106,
      DI(3) => p_reg_reg_n_107,
      DI(2) => p_reg_reg_n_108,
      DI(1) => p_reg_reg_n_109,
      DI(0) => p_reg_reg_n_110,
      O(7 downto 0) => \NLW_trunc_ln320_3_reg_4429_reg[7]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7) => \trunc_ln320_3_reg_4429[7]_i_11_n_5\,
      S(6) => \trunc_ln320_3_reg_4429[7]_i_12_n_5\,
      S(5) => \trunc_ln320_3_reg_4429[7]_i_13_n_5\,
      S(4) => \trunc_ln320_3_reg_4429[7]_i_14_n_5\,
      S(3) => \trunc_ln320_3_reg_4429[7]_i_15_n_5\,
      S(2) => \trunc_ln320_3_reg_4429[7]_i_16_n_5\,
      S(1) => \trunc_ln320_3_reg_4429[7]_i_17_n_5\,
      S(0) => \trunc_ln320_3_reg_4429[7]_i_18_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_3 is
  port (
    P : out STD_LOGIC_VECTOR ( 14 downto 0 );
    A : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 6 downto 0 );
    add_ln1236_1_reg_4110 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_3;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_3 is
  signal \^a\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 15 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
  A(0) <= \^a\(0);
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7) => \^a\(0),
      A(6 downto 0) => DSP_ALU_INST(6 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000001001101",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000001000010000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => ap_block_pp0_stage0_subdone,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_block_pp0_stage0_subdone,
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 15) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 15),
      P(14 downto 0) => P(14 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\p_reg_reg_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => add_ln1236_1_reg_4110(0),
      I1 => Q(0),
      O => \^a\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_3_20 is
  port (
    P : out STD_LOGIC_VECTOR ( 14 downto 0 );
    A : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 6 downto 0 );
    add_ln1236_reg_4090 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_3_20 : entity is "design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_3";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_3_20;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_3_20 is
  signal \^a\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 15 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
  A(0) <= \^a\(0);
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7) => \^a\(0),
      A(6 downto 0) => DSP_ALU_INST(6 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000001001101",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000001000010000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => ap_block_pp0_stage0_subdone,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_block_pp0_stage0_subdone,
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 15) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 15),
      P(14 downto 0) => P(14 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\p_reg_reg_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => add_ln1236_reg_4090(0),
      I1 => Q(0),
      O => \^a\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_7 is
  port (
    p_0_in : out STD_LOGIC_VECTOR ( 9 downto 0 );
    r_1_reg_41660 : out STD_LOGIC;
    \add_ln1236_1_reg_4110_reg[8]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 0 to 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \r_1_reg_4166_reg[0]\ : in STD_LOGIC;
    \r_1_reg_4166_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_1_reg_4166_reg[0]_1\ : in STD_LOGIC;
    icmp_ln520_reg_4037_pp0_iter1_reg : in STD_LOGIC;
    add_ln1236_1_reg_4110 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_7;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_7 is
  signal \^add_ln1236_1_reg_4110_reg[8]\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_109 : STD_LOGIC;
  signal p_reg_reg_n_110 : STD_LOGIC;
  signal \^r_1_reg_41660\ : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 16 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \p_reg_reg_i_2__1\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \p_reg_reg_i_3__2\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \p_reg_reg_i_4__2\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \p_reg_reg_i_6__2\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \p_reg_reg_i_7__1\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \p_reg_reg_i_8__1\ : label is "soft_lutpair460";
begin
  \add_ln1236_1_reg_4110_reg[8]\(6 downto 0) <= \^add_ln1236_1_reg_4110_reg[8]\(6 downto 0);
  r_1_reg_41660 <= \^r_1_reg_41660\;
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7) => A(0),
      A(6 downto 0) => \^add_ln1236_1_reg_4110_reg[8]\(6 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111111111010101",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \^r_1_reg_41660\,
      CEA2 => ap_block_pp0_stage0_subdone,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_block_pp0_stage0_subdone,
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 16) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 16),
      P(15 downto 6) => p_0_in(9 downto 0),
      P(5) => p_reg_reg_n_105,
      P(4) => p_reg_reg_n_106,
      P(3) => p_reg_reg_n_107,
      P(2) => p_reg_reg_n_108,
      P(1) => p_reg_reg_n_109,
      P(0) => p_reg_reg_n_110,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => PCOUT(47 downto 0),
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\p_reg_reg_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \r_1_reg_4166_reg[0]\,
      I1 => \r_1_reg_4166_reg[0]_0\(0),
      I2 => \r_1_reg_4166_reg[0]_1\,
      I3 => icmp_ln520_reg_4037_pp0_iter1_reg,
      O => \^r_1_reg_41660\
    );
\p_reg_reg_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln1236_1_reg_4110(0),
      I1 => Q(6),
      O => \^add_ln1236_1_reg_4110_reg[8]\(6)
    );
\p_reg_reg_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln1236_1_reg_4110(0),
      I1 => Q(5),
      O => \^add_ln1236_1_reg_4110_reg[8]\(5)
    );
\p_reg_reg_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln1236_1_reg_4110(0),
      I1 => Q(4),
      O => \^add_ln1236_1_reg_4110_reg[8]\(4)
    );
\p_reg_reg_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln1236_1_reg_4110(0),
      I1 => Q(3),
      O => \^add_ln1236_1_reg_4110_reg[8]\(3)
    );
\p_reg_reg_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln1236_1_reg_4110(0),
      I1 => Q(2),
      O => \^add_ln1236_1_reg_4110_reg[8]\(2)
    );
\p_reg_reg_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln1236_1_reg_4110(0),
      I1 => Q(1),
      O => \^add_ln1236_1_reg_4110_reg[8]\(1)
    );
\p_reg_reg_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln1236_1_reg_4110(0),
      I1 => Q(0),
      O => \^add_ln1236_1_reg_4110_reg[8]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_7_19 is
  port (
    p_0_in : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \add_ln1236_reg_4090_reg[8]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    r_1_reg_41660 : in STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 0 to 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 );
    add_ln1236_reg_4090 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_7_19 : entity is "design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_7";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_7_19;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_7_19 is
  signal \^add_ln1236_reg_4090_reg[8]\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_109 : STD_LOGIC;
  signal p_reg_reg_n_110 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 16 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \p_reg_reg_i_2__0\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \p_reg_reg_i_3__0\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \p_reg_reg_i_4__0\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \p_reg_reg_i_6__0\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of p_reg_reg_i_7 : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of p_reg_reg_i_8 : label is "soft_lutpair457";
begin
  \add_ln1236_reg_4090_reg[8]\(6 downto 0) <= \^add_ln1236_reg_4090_reg[8]\(6 downto 0);
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7) => A(0),
      A(6 downto 0) => \^add_ln1236_reg_4090_reg[8]\(6 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111111111010101",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => r_1_reg_41660,
      CEA2 => ap_block_pp0_stage0_subdone,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_block_pp0_stage0_subdone,
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 16) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 16),
      P(15 downto 6) => p_0_in(9 downto 0),
      P(5) => p_reg_reg_n_105,
      P(4) => p_reg_reg_n_106,
      P(3) => p_reg_reg_n_107,
      P(2) => p_reg_reg_n_108,
      P(1) => p_reg_reg_n_109,
      P(0) => p_reg_reg_n_110,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => PCOUT(47 downto 0),
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\p_reg_reg_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln1236_reg_4090(0),
      I1 => Q(6),
      O => \^add_ln1236_reg_4090_reg[8]\(6)
    );
\p_reg_reg_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln1236_reg_4090(0),
      I1 => Q(5),
      O => \^add_ln1236_reg_4090_reg[8]\(5)
    );
\p_reg_reg_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln1236_reg_4090(0),
      I1 => Q(4),
      O => \^add_ln1236_reg_4090_reg[8]\(4)
    );
\p_reg_reg_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln1236_reg_4090(0),
      I1 => Q(3),
      O => \^add_ln1236_reg_4090_reg[8]\(3)
    );
\p_reg_reg_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln1236_reg_4090(0),
      I1 => Q(2),
      O => \^add_ln1236_reg_4090_reg[8]\(2)
    );
p_reg_reg_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln1236_reg_4090(0),
      I1 => Q(1),
      O => \^add_ln1236_reg_4090_reg[8]\(1)
    );
p_reg_reg_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln1236_reg_4090(0),
      I1 => Q(0),
      O => \^add_ln1236_reg_4090_reg[8]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_6 is
  port (
    A : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    add_ln1257_6_fu_2196_p2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_1_reg_41660 : in STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 6 downto 0 );
    P : in STD_LOGIC_VECTOR ( 14 downto 0 );
    add_ln1240_3_reg_4120 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln320_4_reg_4319_reg[7]\ : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_6;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_6 is
  signal \^a\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_109 : STD_LOGIC;
  signal p_reg_reg_n_110 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal \tmp_19_reg_4309[0]_i_10_n_5\ : STD_LOGIC;
  signal \tmp_19_reg_4309[0]_i_11_n_5\ : STD_LOGIC;
  signal \tmp_19_reg_4309[0]_i_12_n_5\ : STD_LOGIC;
  signal \tmp_19_reg_4309[0]_i_13_n_5\ : STD_LOGIC;
  signal \tmp_19_reg_4309[0]_i_14_n_5\ : STD_LOGIC;
  signal \tmp_19_reg_4309[0]_i_15_n_5\ : STD_LOGIC;
  signal \tmp_19_reg_4309[0]_i_3_n_5\ : STD_LOGIC;
  signal \tmp_19_reg_4309[0]_i_4_n_5\ : STD_LOGIC;
  signal \tmp_19_reg_4309[0]_i_5_n_5\ : STD_LOGIC;
  signal \tmp_19_reg_4309[0]_i_6_n_5\ : STD_LOGIC;
  signal \tmp_19_reg_4309[0]_i_7_n_5\ : STD_LOGIC;
  signal \tmp_19_reg_4309[0]_i_8_n_5\ : STD_LOGIC;
  signal \tmp_19_reg_4309[0]_i_9_n_5\ : STD_LOGIC;
  signal \tmp_19_reg_4309_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \tmp_19_reg_4309_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \tmp_19_reg_4309_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \tmp_19_reg_4309_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \tmp_19_reg_4309_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \tmp_19_reg_4309_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_19_reg_4309_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \tmp_19_reg_4309_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \tmp_19_reg_4309_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \tmp_19_reg_4309_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \tmp_19_reg_4309_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \tmp_19_reg_4309_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \tmp_19_reg_4309_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_19_reg_4309_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \tmp_19_reg_4309_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \trunc_ln320_4_reg_4319[7]_i_10_n_5\ : STD_LOGIC;
  signal \trunc_ln320_4_reg_4319[7]_i_11_n_5\ : STD_LOGIC;
  signal \trunc_ln320_4_reg_4319[7]_i_12_n_5\ : STD_LOGIC;
  signal \trunc_ln320_4_reg_4319[7]_i_13_n_5\ : STD_LOGIC;
  signal \trunc_ln320_4_reg_4319[7]_i_14_n_5\ : STD_LOGIC;
  signal \trunc_ln320_4_reg_4319[7]_i_15_n_5\ : STD_LOGIC;
  signal \trunc_ln320_4_reg_4319[7]_i_3_n_5\ : STD_LOGIC;
  signal \trunc_ln320_4_reg_4319[7]_i_4_n_5\ : STD_LOGIC;
  signal \trunc_ln320_4_reg_4319[7]_i_5_n_5\ : STD_LOGIC;
  signal \trunc_ln320_4_reg_4319[7]_i_6_n_5\ : STD_LOGIC;
  signal \trunc_ln320_4_reg_4319[7]_i_7_n_5\ : STD_LOGIC;
  signal \trunc_ln320_4_reg_4319[7]_i_8_n_5\ : STD_LOGIC;
  signal \trunc_ln320_4_reg_4319[7]_i_9_n_5\ : STD_LOGIC;
  signal \trunc_ln320_4_reg_4319_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \trunc_ln320_4_reg_4319_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \trunc_ln320_4_reg_4319_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \trunc_ln320_4_reg_4319_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \trunc_ln320_4_reg_4319_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \trunc_ln320_4_reg_4319_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \trunc_ln320_4_reg_4319_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \trunc_ln320_4_reg_4319_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \trunc_ln320_4_reg_4319_reg[7]_i_2_n_11\ : STD_LOGIC;
  signal \trunc_ln320_4_reg_4319_reg[7]_i_2_n_12\ : STD_LOGIC;
  signal \trunc_ln320_4_reg_4319_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln320_4_reg_4319_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \trunc_ln320_4_reg_4319_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \trunc_ln320_4_reg_4319_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \trunc_ln320_4_reg_4319_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 16 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_19_reg_4309_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_19_reg_4309_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_trunc_ln320_4_reg_4319_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_trunc_ln320_4_reg_4319_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \trunc_ln320_4_reg_4319_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln320_4_reg_4319_reg[7]_i_2\ : label is 35;
begin
  A(0) <= \^a\(0);
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7) => \^a\(0),
      A(6 downto 0) => DSP_ALU_INST(6 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000010010110",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 15) => B"000000000000000000000000000000000",
      C(14 downto 0) => P(14 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => r_1_reg_41660,
      CEA2 => ap_block_pp0_stage0_subdone,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_block_pp0_stage0_subdone,
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 16) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 16),
      P(15) => p_reg_reg_n_95,
      P(14) => p_reg_reg_n_96,
      P(13) => p_reg_reg_n_97,
      P(12) => p_reg_reg_n_98,
      P(11) => p_reg_reg_n_99,
      P(10) => p_reg_reg_n_100,
      P(9) => p_reg_reg_n_101,
      P(8) => p_reg_reg_n_102,
      P(7) => p_reg_reg_n_103,
      P(6) => p_reg_reg_n_104,
      P(5) => p_reg_reg_n_105,
      P(4) => p_reg_reg_n_106,
      P(3) => p_reg_reg_n_107,
      P(2) => p_reg_reg_n_108,
      P(1) => p_reg_reg_n_109,
      P(0) => p_reg_reg_n_110,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\p_reg_reg_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => add_ln1240_3_reg_4120(0),
      I1 => Q(0),
      O => \^a\(0)
    );
\tmp_19_reg_4309[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_105,
      I1 => \trunc_ln320_4_reg_4319_reg[7]\(5),
      O => \tmp_19_reg_4309[0]_i_10_n_5\
    );
\tmp_19_reg_4309[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_106,
      I1 => \trunc_ln320_4_reg_4319_reg[7]\(4),
      O => \tmp_19_reg_4309[0]_i_11_n_5\
    );
\tmp_19_reg_4309[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_107,
      I1 => \trunc_ln320_4_reg_4319_reg[7]\(3),
      O => \tmp_19_reg_4309[0]_i_12_n_5\
    );
\tmp_19_reg_4309[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_108,
      I1 => \trunc_ln320_4_reg_4319_reg[7]\(2),
      O => \tmp_19_reg_4309[0]_i_13_n_5\
    );
\tmp_19_reg_4309[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_109,
      I1 => \trunc_ln320_4_reg_4319_reg[7]\(1),
      O => \tmp_19_reg_4309[0]_i_14_n_5\
    );
\tmp_19_reg_4309[0]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_110,
      I1 => \trunc_ln320_4_reg_4319_reg[7]\(0),
      O => \tmp_19_reg_4309[0]_i_15_n_5\
    );
\tmp_19_reg_4309[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_98,
      I1 => \trunc_ln320_4_reg_4319_reg[7]\(12),
      O => \tmp_19_reg_4309[0]_i_3_n_5\
    );
\tmp_19_reg_4309[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_99,
      I1 => \trunc_ln320_4_reg_4319_reg[7]\(11),
      O => \tmp_19_reg_4309[0]_i_4_n_5\
    );
\tmp_19_reg_4309[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_100,
      I1 => \trunc_ln320_4_reg_4319_reg[7]\(10),
      O => \tmp_19_reg_4309[0]_i_5_n_5\
    );
\tmp_19_reg_4309[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_101,
      I1 => \trunc_ln320_4_reg_4319_reg[7]\(9),
      O => \tmp_19_reg_4309[0]_i_6_n_5\
    );
\tmp_19_reg_4309[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_102,
      I1 => \trunc_ln320_4_reg_4319_reg[7]\(8),
      O => \tmp_19_reg_4309[0]_i_7_n_5\
    );
\tmp_19_reg_4309[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_103,
      I1 => \trunc_ln320_4_reg_4319_reg[7]\(7),
      O => \tmp_19_reg_4309[0]_i_8_n_5\
    );
\tmp_19_reg_4309[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_104,
      I1 => \trunc_ln320_4_reg_4319_reg[7]\(6),
      O => \tmp_19_reg_4309[0]_i_9_n_5\
    );
\tmp_19_reg_4309_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_19_reg_4309_reg[0]_i_2_n_5\,
      CI_TOP => '0',
      CO(7) => add_ln1257_6_fu_2196_p2(0),
      CO(6) => \tmp_19_reg_4309_reg[0]_i_1_n_6\,
      CO(5) => \tmp_19_reg_4309_reg[0]_i_1_n_7\,
      CO(4) => \tmp_19_reg_4309_reg[0]_i_1_n_8\,
      CO(3) => \tmp_19_reg_4309_reg[0]_i_1_n_9\,
      CO(2) => \tmp_19_reg_4309_reg[0]_i_1_n_10\,
      CO(1) => \tmp_19_reg_4309_reg[0]_i_1_n_11\,
      CO(0) => \tmp_19_reg_4309_reg[0]_i_1_n_12\,
      DI(7 downto 5) => B"000",
      DI(4) => p_reg_reg_n_98,
      DI(3) => p_reg_reg_n_99,
      DI(2) => p_reg_reg_n_100,
      DI(1) => p_reg_reg_n_101,
      DI(0) => p_reg_reg_n_102,
      O(7 downto 0) => \NLW_tmp_19_reg_4309_reg[0]_i_1_O_UNCONNECTED\(7 downto 0),
      S(7) => p_reg_reg_n_95,
      S(6) => p_reg_reg_n_96,
      S(5) => p_reg_reg_n_97,
      S(4) => \tmp_19_reg_4309[0]_i_3_n_5\,
      S(3) => \tmp_19_reg_4309[0]_i_4_n_5\,
      S(2) => \tmp_19_reg_4309[0]_i_5_n_5\,
      S(1) => \tmp_19_reg_4309[0]_i_6_n_5\,
      S(0) => \tmp_19_reg_4309[0]_i_7_n_5\
    );
\tmp_19_reg_4309_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \tmp_19_reg_4309_reg[0]_i_2_n_5\,
      CO(6) => \tmp_19_reg_4309_reg[0]_i_2_n_6\,
      CO(5) => \tmp_19_reg_4309_reg[0]_i_2_n_7\,
      CO(4) => \tmp_19_reg_4309_reg[0]_i_2_n_8\,
      CO(3) => \tmp_19_reg_4309_reg[0]_i_2_n_9\,
      CO(2) => \tmp_19_reg_4309_reg[0]_i_2_n_10\,
      CO(1) => \tmp_19_reg_4309_reg[0]_i_2_n_11\,
      CO(0) => \tmp_19_reg_4309_reg[0]_i_2_n_12\,
      DI(7) => p_reg_reg_n_103,
      DI(6) => p_reg_reg_n_104,
      DI(5) => p_reg_reg_n_105,
      DI(4) => p_reg_reg_n_106,
      DI(3) => p_reg_reg_n_107,
      DI(2) => p_reg_reg_n_108,
      DI(1) => p_reg_reg_n_109,
      DI(0) => p_reg_reg_n_110,
      O(7 downto 0) => \NLW_tmp_19_reg_4309_reg[0]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_19_reg_4309[0]_i_8_n_5\,
      S(6) => \tmp_19_reg_4309[0]_i_9_n_5\,
      S(5) => \tmp_19_reg_4309[0]_i_10_n_5\,
      S(4) => \tmp_19_reg_4309[0]_i_11_n_5\,
      S(3) => \tmp_19_reg_4309[0]_i_12_n_5\,
      S(2) => \tmp_19_reg_4309[0]_i_13_n_5\,
      S(1) => \tmp_19_reg_4309[0]_i_14_n_5\,
      S(0) => \tmp_19_reg_4309[0]_i_15_n_5\
    );
\trunc_ln320_4_reg_4319[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_105,
      I1 => \trunc_ln320_4_reg_4319_reg[7]\(5),
      O => \trunc_ln320_4_reg_4319[7]_i_10_n_5\
    );
\trunc_ln320_4_reg_4319[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_106,
      I1 => \trunc_ln320_4_reg_4319_reg[7]\(4),
      O => \trunc_ln320_4_reg_4319[7]_i_11_n_5\
    );
\trunc_ln320_4_reg_4319[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_107,
      I1 => \trunc_ln320_4_reg_4319_reg[7]\(3),
      O => \trunc_ln320_4_reg_4319[7]_i_12_n_5\
    );
\trunc_ln320_4_reg_4319[7]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_108,
      I1 => \trunc_ln320_4_reg_4319_reg[7]\(2),
      O => \trunc_ln320_4_reg_4319[7]_i_13_n_5\
    );
\trunc_ln320_4_reg_4319[7]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_109,
      I1 => \trunc_ln320_4_reg_4319_reg[7]\(1),
      O => \trunc_ln320_4_reg_4319[7]_i_14_n_5\
    );
\trunc_ln320_4_reg_4319[7]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_110,
      I1 => \trunc_ln320_4_reg_4319_reg[7]\(0),
      O => \trunc_ln320_4_reg_4319[7]_i_15_n_5\
    );
\trunc_ln320_4_reg_4319[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_98,
      I1 => \trunc_ln320_4_reg_4319_reg[7]\(12),
      O => \trunc_ln320_4_reg_4319[7]_i_3_n_5\
    );
\trunc_ln320_4_reg_4319[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_99,
      I1 => \trunc_ln320_4_reg_4319_reg[7]\(11),
      O => \trunc_ln320_4_reg_4319[7]_i_4_n_5\
    );
\trunc_ln320_4_reg_4319[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_100,
      I1 => \trunc_ln320_4_reg_4319_reg[7]\(10),
      O => \trunc_ln320_4_reg_4319[7]_i_5_n_5\
    );
\trunc_ln320_4_reg_4319[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_101,
      I1 => \trunc_ln320_4_reg_4319_reg[7]\(9),
      O => \trunc_ln320_4_reg_4319[7]_i_6_n_5\
    );
\trunc_ln320_4_reg_4319[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_102,
      I1 => \trunc_ln320_4_reg_4319_reg[7]\(8),
      O => \trunc_ln320_4_reg_4319[7]_i_7_n_5\
    );
\trunc_ln320_4_reg_4319[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_103,
      I1 => \trunc_ln320_4_reg_4319_reg[7]\(7),
      O => \trunc_ln320_4_reg_4319[7]_i_8_n_5\
    );
\trunc_ln320_4_reg_4319[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_104,
      I1 => \trunc_ln320_4_reg_4319_reg[7]\(6),
      O => \trunc_ln320_4_reg_4319[7]_i_9_n_5\
    );
\trunc_ln320_4_reg_4319_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln320_4_reg_4319_reg[7]_i_2_n_5\,
      CI_TOP => '0',
      CO(7) => \NLW_trunc_ln320_4_reg_4319_reg[7]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \trunc_ln320_4_reg_4319_reg[7]_i_1_n_6\,
      CO(5) => \trunc_ln320_4_reg_4319_reg[7]_i_1_n_7\,
      CO(4) => \trunc_ln320_4_reg_4319_reg[7]_i_1_n_8\,
      CO(3) => \trunc_ln320_4_reg_4319_reg[7]_i_1_n_9\,
      CO(2) => \trunc_ln320_4_reg_4319_reg[7]_i_1_n_10\,
      CO(1) => \trunc_ln320_4_reg_4319_reg[7]_i_1_n_11\,
      CO(0) => \trunc_ln320_4_reg_4319_reg[7]_i_1_n_12\,
      DI(7 downto 5) => B"000",
      DI(4) => p_reg_reg_n_98,
      DI(3) => p_reg_reg_n_99,
      DI(2) => p_reg_reg_n_100,
      DI(1) => p_reg_reg_n_101,
      DI(0) => p_reg_reg_n_102,
      O(7 downto 0) => D(7 downto 0),
      S(7) => p_reg_reg_n_95,
      S(6) => p_reg_reg_n_96,
      S(5) => p_reg_reg_n_97,
      S(4) => \trunc_ln320_4_reg_4319[7]_i_3_n_5\,
      S(3) => \trunc_ln320_4_reg_4319[7]_i_4_n_5\,
      S(2) => \trunc_ln320_4_reg_4319[7]_i_5_n_5\,
      S(1) => \trunc_ln320_4_reg_4319[7]_i_6_n_5\,
      S(0) => \trunc_ln320_4_reg_4319[7]_i_7_n_5\
    );
\trunc_ln320_4_reg_4319_reg[7]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \trunc_ln320_4_reg_4319_reg[7]_i_2_n_5\,
      CO(6) => \trunc_ln320_4_reg_4319_reg[7]_i_2_n_6\,
      CO(5) => \trunc_ln320_4_reg_4319_reg[7]_i_2_n_7\,
      CO(4) => \trunc_ln320_4_reg_4319_reg[7]_i_2_n_8\,
      CO(3) => \trunc_ln320_4_reg_4319_reg[7]_i_2_n_9\,
      CO(2) => \trunc_ln320_4_reg_4319_reg[7]_i_2_n_10\,
      CO(1) => \trunc_ln320_4_reg_4319_reg[7]_i_2_n_11\,
      CO(0) => \trunc_ln320_4_reg_4319_reg[7]_i_2_n_12\,
      DI(7) => p_reg_reg_n_103,
      DI(6) => p_reg_reg_n_104,
      DI(5) => p_reg_reg_n_105,
      DI(4) => p_reg_reg_n_106,
      DI(3) => p_reg_reg_n_107,
      DI(2) => p_reg_reg_n_108,
      DI(1) => p_reg_reg_n_109,
      DI(0) => p_reg_reg_n_110,
      O(7 downto 0) => \NLW_trunc_ln320_4_reg_4319_reg[7]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7) => \trunc_ln320_4_reg_4319[7]_i_8_n_5\,
      S(6) => \trunc_ln320_4_reg_4319[7]_i_9_n_5\,
      S(5) => \trunc_ln320_4_reg_4319[7]_i_10_n_5\,
      S(4) => \trunc_ln320_4_reg_4319[7]_i_11_n_5\,
      S(3) => \trunc_ln320_4_reg_4319[7]_i_12_n_5\,
      S(2) => \trunc_ln320_4_reg_4319[7]_i_13_n_5\,
      S(1) => \trunc_ln320_4_reg_4319[7]_i_14_n_5\,
      S(0) => \trunc_ln320_4_reg_4319[7]_i_15_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_6_18 is
  port (
    A : out STD_LOGIC_VECTOR ( 0 to 0 );
    add_ln1257_2_fu_2120_p2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    r_1_reg_41660 : in STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 6 downto 0 );
    P : in STD_LOGIC_VECTOR ( 14 downto 0 );
    add_ln1240_1_reg_4100 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_13_reg_4289_reg[0]\ : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_6_18 : entity is "design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_6";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_6_18;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_6_18 is
  signal \^a\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_109 : STD_LOGIC;
  signal p_reg_reg_n_110 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal \tmp_13_reg_4289[0]_i_10_n_5\ : STD_LOGIC;
  signal \tmp_13_reg_4289[0]_i_11_n_5\ : STD_LOGIC;
  signal \tmp_13_reg_4289[0]_i_12_n_5\ : STD_LOGIC;
  signal \tmp_13_reg_4289[0]_i_13_n_5\ : STD_LOGIC;
  signal \tmp_13_reg_4289[0]_i_14_n_5\ : STD_LOGIC;
  signal \tmp_13_reg_4289[0]_i_15_n_5\ : STD_LOGIC;
  signal \tmp_13_reg_4289[0]_i_16_n_5\ : STD_LOGIC;
  signal \tmp_13_reg_4289[0]_i_4_n_5\ : STD_LOGIC;
  signal \tmp_13_reg_4289[0]_i_5_n_5\ : STD_LOGIC;
  signal \tmp_13_reg_4289[0]_i_6_n_5\ : STD_LOGIC;
  signal \tmp_13_reg_4289[0]_i_7_n_5\ : STD_LOGIC;
  signal \tmp_13_reg_4289[0]_i_8_n_5\ : STD_LOGIC;
  signal \tmp_13_reg_4289[0]_i_9_n_5\ : STD_LOGIC;
  signal \tmp_13_reg_4289_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \tmp_13_reg_4289_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \tmp_13_reg_4289_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \tmp_13_reg_4289_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \tmp_13_reg_4289_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_13_reg_4289_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_4289_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \tmp_13_reg_4289_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \tmp_13_reg_4289_reg[0]_i_3_n_11\ : STD_LOGIC;
  signal \tmp_13_reg_4289_reg[0]_i_3_n_12\ : STD_LOGIC;
  signal \tmp_13_reg_4289_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \tmp_13_reg_4289_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \tmp_13_reg_4289_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_13_reg_4289_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \tmp_13_reg_4289_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \trunc_ln320_1_reg_4299[7]_i_10_n_5\ : STD_LOGIC;
  signal \trunc_ln320_1_reg_4299[7]_i_11_n_5\ : STD_LOGIC;
  signal \trunc_ln320_1_reg_4299[7]_i_12_n_5\ : STD_LOGIC;
  signal \trunc_ln320_1_reg_4299[7]_i_13_n_5\ : STD_LOGIC;
  signal \trunc_ln320_1_reg_4299[7]_i_14_n_5\ : STD_LOGIC;
  signal \trunc_ln320_1_reg_4299[7]_i_15_n_5\ : STD_LOGIC;
  signal \trunc_ln320_1_reg_4299[7]_i_3_n_5\ : STD_LOGIC;
  signal \trunc_ln320_1_reg_4299[7]_i_4_n_5\ : STD_LOGIC;
  signal \trunc_ln320_1_reg_4299[7]_i_5_n_5\ : STD_LOGIC;
  signal \trunc_ln320_1_reg_4299[7]_i_6_n_5\ : STD_LOGIC;
  signal \trunc_ln320_1_reg_4299[7]_i_7_n_5\ : STD_LOGIC;
  signal \trunc_ln320_1_reg_4299[7]_i_8_n_5\ : STD_LOGIC;
  signal \trunc_ln320_1_reg_4299[7]_i_9_n_5\ : STD_LOGIC;
  signal \trunc_ln320_1_reg_4299_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \trunc_ln320_1_reg_4299_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \trunc_ln320_1_reg_4299_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \trunc_ln320_1_reg_4299_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \trunc_ln320_1_reg_4299_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \trunc_ln320_1_reg_4299_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \trunc_ln320_1_reg_4299_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \trunc_ln320_1_reg_4299_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \trunc_ln320_1_reg_4299_reg[7]_i_2_n_11\ : STD_LOGIC;
  signal \trunc_ln320_1_reg_4299_reg[7]_i_2_n_12\ : STD_LOGIC;
  signal \trunc_ln320_1_reg_4299_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln320_1_reg_4299_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \trunc_ln320_1_reg_4299_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \trunc_ln320_1_reg_4299_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \trunc_ln320_1_reg_4299_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 16 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_13_reg_4289_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_13_reg_4289_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_trunc_ln320_1_reg_4299_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_trunc_ln320_1_reg_4299_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \trunc_ln320_1_reg_4299_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln320_1_reg_4299_reg[7]_i_2\ : label is 35;
begin
  A(0) <= \^a\(0);
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7) => \^a\(0),
      A(6 downto 0) => DSP_ALU_INST(6 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000010010110",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 15) => B"000000000000000000000000000000000",
      C(14 downto 0) => P(14 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => r_1_reg_41660,
      CEA2 => ap_block_pp0_stage0_subdone,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_block_pp0_stage0_subdone,
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 16) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 16),
      P(15) => p_reg_reg_n_95,
      P(14) => p_reg_reg_n_96,
      P(13) => p_reg_reg_n_97,
      P(12) => p_reg_reg_n_98,
      P(11) => p_reg_reg_n_99,
      P(10) => p_reg_reg_n_100,
      P(9) => p_reg_reg_n_101,
      P(8) => p_reg_reg_n_102,
      P(7) => p_reg_reg_n_103,
      P(6) => p_reg_reg_n_104,
      P(5) => p_reg_reg_n_105,
      P(4) => p_reg_reg_n_106,
      P(3) => p_reg_reg_n_107,
      P(2) => p_reg_reg_n_108,
      P(1) => p_reg_reg_n_109,
      P(0) => p_reg_reg_n_110,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\p_reg_reg_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => add_ln1240_1_reg_4100(0),
      I1 => Q(0),
      O => \^a\(0)
    );
\tmp_13_reg_4289[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_104,
      I1 => \tmp_13_reg_4289_reg[0]\(6),
      O => \tmp_13_reg_4289[0]_i_10_n_5\
    );
\tmp_13_reg_4289[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_105,
      I1 => \tmp_13_reg_4289_reg[0]\(5),
      O => \tmp_13_reg_4289[0]_i_11_n_5\
    );
\tmp_13_reg_4289[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_106,
      I1 => \tmp_13_reg_4289_reg[0]\(4),
      O => \tmp_13_reg_4289[0]_i_12_n_5\
    );
\tmp_13_reg_4289[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_107,
      I1 => \tmp_13_reg_4289_reg[0]\(3),
      O => \tmp_13_reg_4289[0]_i_13_n_5\
    );
\tmp_13_reg_4289[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_108,
      I1 => \tmp_13_reg_4289_reg[0]\(2),
      O => \tmp_13_reg_4289[0]_i_14_n_5\
    );
\tmp_13_reg_4289[0]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_109,
      I1 => \tmp_13_reg_4289_reg[0]\(1),
      O => \tmp_13_reg_4289[0]_i_15_n_5\
    );
\tmp_13_reg_4289[0]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_110,
      I1 => \tmp_13_reg_4289_reg[0]\(0),
      O => \tmp_13_reg_4289[0]_i_16_n_5\
    );
\tmp_13_reg_4289[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_98,
      I1 => \tmp_13_reg_4289_reg[0]\(12),
      O => \tmp_13_reg_4289[0]_i_4_n_5\
    );
\tmp_13_reg_4289[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_99,
      I1 => \tmp_13_reg_4289_reg[0]\(11),
      O => \tmp_13_reg_4289[0]_i_5_n_5\
    );
\tmp_13_reg_4289[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_100,
      I1 => \tmp_13_reg_4289_reg[0]\(10),
      O => \tmp_13_reg_4289[0]_i_6_n_5\
    );
\tmp_13_reg_4289[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_101,
      I1 => \tmp_13_reg_4289_reg[0]\(9),
      O => \tmp_13_reg_4289[0]_i_7_n_5\
    );
\tmp_13_reg_4289[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_102,
      I1 => \tmp_13_reg_4289_reg[0]\(8),
      O => \tmp_13_reg_4289[0]_i_8_n_5\
    );
\tmp_13_reg_4289[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_103,
      I1 => \tmp_13_reg_4289_reg[0]\(7),
      O => \tmp_13_reg_4289[0]_i_9_n_5\
    );
\tmp_13_reg_4289_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_13_reg_4289_reg[0]_i_3_n_5\,
      CI_TOP => '0',
      CO(7) => add_ln1257_2_fu_2120_p2(0),
      CO(6) => \tmp_13_reg_4289_reg[0]_i_2_n_6\,
      CO(5) => \tmp_13_reg_4289_reg[0]_i_2_n_7\,
      CO(4) => \tmp_13_reg_4289_reg[0]_i_2_n_8\,
      CO(3) => \tmp_13_reg_4289_reg[0]_i_2_n_9\,
      CO(2) => \tmp_13_reg_4289_reg[0]_i_2_n_10\,
      CO(1) => \tmp_13_reg_4289_reg[0]_i_2_n_11\,
      CO(0) => \tmp_13_reg_4289_reg[0]_i_2_n_12\,
      DI(7 downto 5) => B"000",
      DI(4) => p_reg_reg_n_98,
      DI(3) => p_reg_reg_n_99,
      DI(2) => p_reg_reg_n_100,
      DI(1) => p_reg_reg_n_101,
      DI(0) => p_reg_reg_n_102,
      O(7 downto 0) => \NLW_tmp_13_reg_4289_reg[0]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7) => p_reg_reg_n_95,
      S(6) => p_reg_reg_n_96,
      S(5) => p_reg_reg_n_97,
      S(4) => \tmp_13_reg_4289[0]_i_4_n_5\,
      S(3) => \tmp_13_reg_4289[0]_i_5_n_5\,
      S(2) => \tmp_13_reg_4289[0]_i_6_n_5\,
      S(1) => \tmp_13_reg_4289[0]_i_7_n_5\,
      S(0) => \tmp_13_reg_4289[0]_i_8_n_5\
    );
\tmp_13_reg_4289_reg[0]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \tmp_13_reg_4289_reg[0]_i_3_n_5\,
      CO(6) => \tmp_13_reg_4289_reg[0]_i_3_n_6\,
      CO(5) => \tmp_13_reg_4289_reg[0]_i_3_n_7\,
      CO(4) => \tmp_13_reg_4289_reg[0]_i_3_n_8\,
      CO(3) => \tmp_13_reg_4289_reg[0]_i_3_n_9\,
      CO(2) => \tmp_13_reg_4289_reg[0]_i_3_n_10\,
      CO(1) => \tmp_13_reg_4289_reg[0]_i_3_n_11\,
      CO(0) => \tmp_13_reg_4289_reg[0]_i_3_n_12\,
      DI(7) => p_reg_reg_n_103,
      DI(6) => p_reg_reg_n_104,
      DI(5) => p_reg_reg_n_105,
      DI(4) => p_reg_reg_n_106,
      DI(3) => p_reg_reg_n_107,
      DI(2) => p_reg_reg_n_108,
      DI(1) => p_reg_reg_n_109,
      DI(0) => p_reg_reg_n_110,
      O(7 downto 0) => \NLW_tmp_13_reg_4289_reg[0]_i_3_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_13_reg_4289[0]_i_9_n_5\,
      S(6) => \tmp_13_reg_4289[0]_i_10_n_5\,
      S(5) => \tmp_13_reg_4289[0]_i_11_n_5\,
      S(4) => \tmp_13_reg_4289[0]_i_12_n_5\,
      S(3) => \tmp_13_reg_4289[0]_i_13_n_5\,
      S(2) => \tmp_13_reg_4289[0]_i_14_n_5\,
      S(1) => \tmp_13_reg_4289[0]_i_15_n_5\,
      S(0) => \tmp_13_reg_4289[0]_i_16_n_5\
    );
\trunc_ln320_1_reg_4299[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_105,
      I1 => \tmp_13_reg_4289_reg[0]\(5),
      O => \trunc_ln320_1_reg_4299[7]_i_10_n_5\
    );
\trunc_ln320_1_reg_4299[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_106,
      I1 => \tmp_13_reg_4289_reg[0]\(4),
      O => \trunc_ln320_1_reg_4299[7]_i_11_n_5\
    );
\trunc_ln320_1_reg_4299[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_107,
      I1 => \tmp_13_reg_4289_reg[0]\(3),
      O => \trunc_ln320_1_reg_4299[7]_i_12_n_5\
    );
\trunc_ln320_1_reg_4299[7]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_108,
      I1 => \tmp_13_reg_4289_reg[0]\(2),
      O => \trunc_ln320_1_reg_4299[7]_i_13_n_5\
    );
\trunc_ln320_1_reg_4299[7]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_109,
      I1 => \tmp_13_reg_4289_reg[0]\(1),
      O => \trunc_ln320_1_reg_4299[7]_i_14_n_5\
    );
\trunc_ln320_1_reg_4299[7]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_110,
      I1 => \tmp_13_reg_4289_reg[0]\(0),
      O => \trunc_ln320_1_reg_4299[7]_i_15_n_5\
    );
\trunc_ln320_1_reg_4299[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_98,
      I1 => \tmp_13_reg_4289_reg[0]\(12),
      O => \trunc_ln320_1_reg_4299[7]_i_3_n_5\
    );
\trunc_ln320_1_reg_4299[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_99,
      I1 => \tmp_13_reg_4289_reg[0]\(11),
      O => \trunc_ln320_1_reg_4299[7]_i_4_n_5\
    );
\trunc_ln320_1_reg_4299[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_100,
      I1 => \tmp_13_reg_4289_reg[0]\(10),
      O => \trunc_ln320_1_reg_4299[7]_i_5_n_5\
    );
\trunc_ln320_1_reg_4299[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_101,
      I1 => \tmp_13_reg_4289_reg[0]\(9),
      O => \trunc_ln320_1_reg_4299[7]_i_6_n_5\
    );
\trunc_ln320_1_reg_4299[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_102,
      I1 => \tmp_13_reg_4289_reg[0]\(8),
      O => \trunc_ln320_1_reg_4299[7]_i_7_n_5\
    );
\trunc_ln320_1_reg_4299[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_103,
      I1 => \tmp_13_reg_4289_reg[0]\(7),
      O => \trunc_ln320_1_reg_4299[7]_i_8_n_5\
    );
\trunc_ln320_1_reg_4299[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_104,
      I1 => \tmp_13_reg_4289_reg[0]\(6),
      O => \trunc_ln320_1_reg_4299[7]_i_9_n_5\
    );
\trunc_ln320_1_reg_4299_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln320_1_reg_4299_reg[7]_i_2_n_5\,
      CI_TOP => '0',
      CO(7) => \NLW_trunc_ln320_1_reg_4299_reg[7]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \trunc_ln320_1_reg_4299_reg[7]_i_1_n_6\,
      CO(5) => \trunc_ln320_1_reg_4299_reg[7]_i_1_n_7\,
      CO(4) => \trunc_ln320_1_reg_4299_reg[7]_i_1_n_8\,
      CO(3) => \trunc_ln320_1_reg_4299_reg[7]_i_1_n_9\,
      CO(2) => \trunc_ln320_1_reg_4299_reg[7]_i_1_n_10\,
      CO(1) => \trunc_ln320_1_reg_4299_reg[7]_i_1_n_11\,
      CO(0) => \trunc_ln320_1_reg_4299_reg[7]_i_1_n_12\,
      DI(7 downto 5) => B"000",
      DI(4) => p_reg_reg_n_98,
      DI(3) => p_reg_reg_n_99,
      DI(2) => p_reg_reg_n_100,
      DI(1) => p_reg_reg_n_101,
      DI(0) => p_reg_reg_n_102,
      O(7 downto 0) => D(7 downto 0),
      S(7) => p_reg_reg_n_95,
      S(6) => p_reg_reg_n_96,
      S(5) => p_reg_reg_n_97,
      S(4) => \trunc_ln320_1_reg_4299[7]_i_3_n_5\,
      S(3) => \trunc_ln320_1_reg_4299[7]_i_4_n_5\,
      S(2) => \trunc_ln320_1_reg_4299[7]_i_5_n_5\,
      S(1) => \trunc_ln320_1_reg_4299[7]_i_6_n_5\,
      S(0) => \trunc_ln320_1_reg_4299[7]_i_7_n_5\
    );
\trunc_ln320_1_reg_4299_reg[7]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \trunc_ln320_1_reg_4299_reg[7]_i_2_n_5\,
      CO(6) => \trunc_ln320_1_reg_4299_reg[7]_i_2_n_6\,
      CO(5) => \trunc_ln320_1_reg_4299_reg[7]_i_2_n_7\,
      CO(4) => \trunc_ln320_1_reg_4299_reg[7]_i_2_n_8\,
      CO(3) => \trunc_ln320_1_reg_4299_reg[7]_i_2_n_9\,
      CO(2) => \trunc_ln320_1_reg_4299_reg[7]_i_2_n_10\,
      CO(1) => \trunc_ln320_1_reg_4299_reg[7]_i_2_n_11\,
      CO(0) => \trunc_ln320_1_reg_4299_reg[7]_i_2_n_12\,
      DI(7) => p_reg_reg_n_103,
      DI(6) => p_reg_reg_n_104,
      DI(5) => p_reg_reg_n_105,
      DI(4) => p_reg_reg_n_106,
      DI(3) => p_reg_reg_n_107,
      DI(2) => p_reg_reg_n_108,
      DI(1) => p_reg_reg_n_109,
      DI(0) => p_reg_reg_n_110,
      O(7 downto 0) => \NLW_trunc_ln320_1_reg_4299_reg[7]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7) => \trunc_ln320_1_reg_4299[7]_i_8_n_5\,
      S(6) => \trunc_ln320_1_reg_4299[7]_i_9_n_5\,
      S(5) => \trunc_ln320_1_reg_4299[7]_i_10_n_5\,
      S(4) => \trunc_ln320_1_reg_4299[7]_i_11_n_5\,
      S(3) => \trunc_ln320_1_reg_4299[7]_i_12_n_5\,
      S(2) => \trunc_ln320_1_reg_4299[7]_i_13_n_5\,
      S(1) => \trunc_ln320_1_reg_4299[7]_i_14_n_5\,
      S(0) => \trunc_ln320_1_reg_4299[7]_i_15_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_5 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln1240_3_reg_4120_reg[8]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 0 to 0 );
    C : in STD_LOGIC_VECTOR ( 7 downto 0 );
    add_ln1240_3_reg_4120 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_5;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_5 is
  signal \^add_ln1240_3_reg_4120_reg[8]\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 16 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \p_reg_reg_i_2__2\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \p_reg_reg_i_3__3\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \p_reg_reg_i_4__3\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \p_reg_reg_i_6__3\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \p_reg_reg_i_7__2\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \p_reg_reg_i_8__2\ : label is "soft_lutpair466";
begin
  \add_ln1240_3_reg_4120_reg[8]\(6 downto 0) <= \^add_ln1240_3_reg_4120_reg[8]\(6 downto 0);
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7) => A(0),
      A(6 downto 0) => \^add_ln1240_3_reg_4120_reg[8]\(6 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111111110010101",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 15) => B"000000000000000000000000000000000",
      C(14 downto 7) => C(7 downto 0),
      C(6 downto 0) => B"0000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => ap_block_pp0_stage0_subdone,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => ap_block_pp0_stage0_subdone,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_block_pp0_stage0_subdone,
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 16) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 16),
      P(15 downto 0) => D(15 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\p_reg_reg_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln1240_3_reg_4120(0),
      I1 => Q(6),
      O => \^add_ln1240_3_reg_4120_reg[8]\(6)
    );
\p_reg_reg_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln1240_3_reg_4120(0),
      I1 => Q(5),
      O => \^add_ln1240_3_reg_4120_reg[8]\(5)
    );
\p_reg_reg_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln1240_3_reg_4120(0),
      I1 => Q(4),
      O => \^add_ln1240_3_reg_4120_reg[8]\(4)
    );
\p_reg_reg_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln1240_3_reg_4120(0),
      I1 => Q(3),
      O => \^add_ln1240_3_reg_4120_reg[8]\(3)
    );
\p_reg_reg_i_6__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln1240_3_reg_4120(0),
      I1 => Q(2),
      O => \^add_ln1240_3_reg_4120_reg[8]\(2)
    );
\p_reg_reg_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln1240_3_reg_4120(0),
      I1 => Q(1),
      O => \^add_ln1240_3_reg_4120_reg[8]\(1)
    );
\p_reg_reg_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln1240_3_reg_4120(0),
      I1 => Q(0),
      O => \^add_ln1240_3_reg_4120_reg[8]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_5_17 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln1240_1_reg_4100_reg[8]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 0 to 0 );
    C : in STD_LOGIC_VECTOR ( 7 downto 0 );
    add_ln1240_1_reg_4100 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_5_17 : entity is "design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_5";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_5_17;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_5_17 is
  signal \^add_ln1240_1_reg_4100_reg[8]\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 16 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \p_reg_reg_i_3__1\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \p_reg_reg_i_4__1\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \p_reg_reg_i_5__1\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \p_reg_reg_i_7__0\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \p_reg_reg_i_8__0\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of p_reg_reg_i_9 : label is "soft_lutpair463";
begin
  \add_ln1240_1_reg_4100_reg[8]\(6 downto 0) <= \^add_ln1240_1_reg_4100_reg[8]\(6 downto 0);
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7) => A(0),
      A(6 downto 0) => \^add_ln1240_1_reg_4100_reg[8]\(6 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111111110010101",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 15) => B"000000000000000000000000000000000",
      C(14 downto 7) => C(7 downto 0),
      C(6 downto 0) => B"0000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => ap_block_pp0_stage0_subdone,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => ap_block_pp0_stage0_subdone,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_block_pp0_stage0_subdone,
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 16) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 16),
      P(15 downto 0) => D(15 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\p_reg_reg_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln1240_1_reg_4100(0),
      I1 => Q(6),
      O => \^add_ln1240_1_reg_4100_reg[8]\(6)
    );
\p_reg_reg_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln1240_1_reg_4100(0),
      I1 => Q(5),
      O => \^add_ln1240_1_reg_4100_reg[8]\(5)
    );
\p_reg_reg_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln1240_1_reg_4100(0),
      I1 => Q(4),
      O => \^add_ln1240_1_reg_4100_reg[8]\(4)
    );
\p_reg_reg_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln1240_1_reg_4100(0),
      I1 => Q(3),
      O => \^add_ln1240_1_reg_4100_reg[8]\(3)
    );
\p_reg_reg_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln1240_1_reg_4100(0),
      I1 => Q(2),
      O => \^add_ln1240_1_reg_4100_reg[8]\(2)
    );
\p_reg_reg_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln1240_1_reg_4100(0),
      I1 => Q(1),
      O => \^add_ln1240_1_reg_4100_reg[8]\(1)
    );
p_reg_reg_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln1240_1_reg_4100(0),
      I1 => Q(0),
      O => \^add_ln1240_1_reg_4100_reg[8]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => A(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111111110101011",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111000000010000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => ap_block_pp0_stage0_subdone,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_block_pp0_stage0_subdone,
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_16 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_16 : entity is "design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_16;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_16 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => A(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111111110101011",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111000000010000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => ap_block_pp0_stage0_subdone,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_block_pp0_stage0_subdone,
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_mul_8ns_6ns_13_1_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \b_reg_4216_reg[3]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mul_ln1257_2_reg_4245_reg[12]\ : in STD_LOGIC
  );
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_mul_8ns_6ns_13_1_1;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mul_8ns_6ns_13_1_1 is
  signal \^b_reg_4216_reg[3]\ : STD_LOGIC;
  signal \mul_ln1257_2_reg_4245[0]_i_10_n_5\ : STD_LOGIC;
  signal \mul_ln1257_2_reg_4245[0]_i_11_n_5\ : STD_LOGIC;
  signal \mul_ln1257_2_reg_4245[0]_i_12_n_5\ : STD_LOGIC;
  signal \mul_ln1257_2_reg_4245[0]_i_13_n_5\ : STD_LOGIC;
  signal \mul_ln1257_2_reg_4245[0]_i_2_n_5\ : STD_LOGIC;
  signal \mul_ln1257_2_reg_4245[0]_i_3_n_5\ : STD_LOGIC;
  signal \mul_ln1257_2_reg_4245[0]_i_4_n_5\ : STD_LOGIC;
  signal \mul_ln1257_2_reg_4245[0]_i_5_n_5\ : STD_LOGIC;
  signal \mul_ln1257_2_reg_4245[0]_i_6_n_5\ : STD_LOGIC;
  signal \mul_ln1257_2_reg_4245[0]_i_7_n_5\ : STD_LOGIC;
  signal \mul_ln1257_2_reg_4245[0]_i_8_n_5\ : STD_LOGIC;
  signal \mul_ln1257_2_reg_4245[0]_i_9_n_5\ : STD_LOGIC;
  signal \mul_ln1257_2_reg_4245[10]_i_10_n_5\ : STD_LOGIC;
  signal \mul_ln1257_2_reg_4245[10]_i_11_n_5\ : STD_LOGIC;
  signal \mul_ln1257_2_reg_4245[10]_i_12_n_5\ : STD_LOGIC;
  signal \mul_ln1257_2_reg_4245[10]_i_13_n_5\ : STD_LOGIC;
  signal \mul_ln1257_2_reg_4245[10]_i_14_n_5\ : STD_LOGIC;
  signal \mul_ln1257_2_reg_4245[10]_i_16_n_5\ : STD_LOGIC;
  signal \mul_ln1257_2_reg_4245[10]_i_17_n_5\ : STD_LOGIC;
  signal \mul_ln1257_2_reg_4245[10]_i_18_n_5\ : STD_LOGIC;
  signal \mul_ln1257_2_reg_4245[10]_i_2_n_5\ : STD_LOGIC;
  signal \mul_ln1257_2_reg_4245[10]_i_3_n_5\ : STD_LOGIC;
  signal \mul_ln1257_2_reg_4245[10]_i_4_n_5\ : STD_LOGIC;
  signal \mul_ln1257_2_reg_4245[10]_i_5_n_5\ : STD_LOGIC;
  signal \mul_ln1257_2_reg_4245[10]_i_6_n_5\ : STD_LOGIC;
  signal \mul_ln1257_2_reg_4245[10]_i_7_n_5\ : STD_LOGIC;
  signal \mul_ln1257_2_reg_4245[10]_i_8_n_5\ : STD_LOGIC;
  signal \mul_ln1257_2_reg_4245[10]_i_9_n_5\ : STD_LOGIC;
  signal \mul_ln1257_2_reg_4245[12]_i_3_n_5\ : STD_LOGIC;
  signal \mul_ln1257_2_reg_4245[12]_i_4_n_5\ : STD_LOGIC;
  signal \mul_ln1257_2_reg_4245[12]_i_5_n_5\ : STD_LOGIC;
  signal \mul_ln1257_2_reg_4245_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \mul_ln1257_2_reg_4245_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \mul_ln1257_2_reg_4245_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \mul_ln1257_2_reg_4245_reg[0]_i_1_n_13\ : STD_LOGIC;
  signal \mul_ln1257_2_reg_4245_reg[0]_i_1_n_14\ : STD_LOGIC;
  signal \mul_ln1257_2_reg_4245_reg[0]_i_1_n_15\ : STD_LOGIC;
  signal \mul_ln1257_2_reg_4245_reg[0]_i_1_n_16\ : STD_LOGIC;
  signal \mul_ln1257_2_reg_4245_reg[0]_i_1_n_17\ : STD_LOGIC;
  signal \mul_ln1257_2_reg_4245_reg[0]_i_1_n_18\ : STD_LOGIC;
  signal \mul_ln1257_2_reg_4245_reg[0]_i_1_n_19\ : STD_LOGIC;
  signal \mul_ln1257_2_reg_4245_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \mul_ln1257_2_reg_4245_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \mul_ln1257_2_reg_4245_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \mul_ln1257_2_reg_4245_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \mul_ln1257_2_reg_4245_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \mul_ln1257_2_reg_4245_reg[10]_i_1_n_10\ : STD_LOGIC;
  signal \mul_ln1257_2_reg_4245_reg[10]_i_1_n_11\ : STD_LOGIC;
  signal \mul_ln1257_2_reg_4245_reg[10]_i_1_n_12\ : STD_LOGIC;
  signal \mul_ln1257_2_reg_4245_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \mul_ln1257_2_reg_4245_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \mul_ln1257_2_reg_4245_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \mul_ln1257_2_reg_4245_reg[10]_i_1_n_8\ : STD_LOGIC;
  signal \mul_ln1257_2_reg_4245_reg[10]_i_1_n_9\ : STD_LOGIC;
  signal \mul_ln1257_2_reg_4245_reg[12]_i_2_n_12\ : STD_LOGIC;
  signal \mul_ln1257_2_reg_4245_reg[12]_i_7_n_12\ : STD_LOGIC;
  signal \mul_ln1257_2_reg_4245_reg[12]_i_7_n_19\ : STD_LOGIC;
  signal \mul_ln1257_2_reg_4245_reg[12]_i_7_n_20\ : STD_LOGIC;
  signal \NLW_mul_ln1257_2_reg_4245_reg[12]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_mul_ln1257_2_reg_4245_reg[12]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_mul_ln1257_2_reg_4245_reg[12]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_mul_ln1257_2_reg_4245_reg[12]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mul_ln1257_2_reg_4245[10]_i_16\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \mul_ln1257_2_reg_4245[10]_i_17\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \mul_ln1257_2_reg_4245[10]_i_18\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \mul_ln1257_2_reg_4245[2]_i_1\ : label is "soft_lutpair470";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \mul_ln1257_2_reg_4245_reg[0]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x6}}";
  attribute METHODOLOGY_DRC_VIOS of \mul_ln1257_2_reg_4245_reg[10]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x6}}";
  attribute METHODOLOGY_DRC_VIOS of \mul_ln1257_2_reg_4245_reg[12]_i_2\ : label is "{SYNTH-9 {cell *THIS*} {string 9x6}}";
  attribute METHODOLOGY_DRC_VIOS of \mul_ln1257_2_reg_4245_reg[12]_i_7\ : label is "{SYNTH-9 {cell *THIS*} {string 9x6}}";
begin
  \b_reg_4216_reg[3]\ <= \^b_reg_4216_reg[3]\;
\mul_ln1257_2_reg_4245[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(4),
      I3 => Q(2),
      O => \mul_ln1257_2_reg_4245[0]_i_10_n_5\
    );
\mul_ln1257_2_reg_4245[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(2),
      O => \mul_ln1257_2_reg_4245[0]_i_11_n_5\
    );
\mul_ln1257_2_reg_4245[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      O => \mul_ln1257_2_reg_4245[0]_i_12_n_5\
    );
\mul_ln1257_2_reg_4245[0]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      O => \mul_ln1257_2_reg_4245[0]_i_13_n_5\
    );
\mul_ln1257_2_reg_4245[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Q(4),
      I1 => Q(6),
      O => \mul_ln1257_2_reg_4245[0]_i_2_n_5\
    );
\mul_ln1257_2_reg_4245[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Q(3),
      I1 => Q(5),
      O => \mul_ln1257_2_reg_4245[0]_i_3_n_5\
    );
\mul_ln1257_2_reg_4245[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      O => \mul_ln1257_2_reg_4245[0]_i_4_n_5\
    );
\mul_ln1257_2_reg_4245[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      O => \mul_ln1257_2_reg_4245[0]_i_5_n_5\
    );
\mul_ln1257_2_reg_4245[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      O => \mul_ln1257_2_reg_4245[0]_i_6_n_5\
    );
\mul_ln1257_2_reg_4245[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => Q(6),
      I1 => Q(4),
      I2 => Q(7),
      I3 => Q(5),
      O => \mul_ln1257_2_reg_4245[0]_i_7_n_5\
    );
\mul_ln1257_2_reg_4245[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => Q(5),
      I1 => Q(3),
      I2 => Q(6),
      I3 => Q(4),
      O => \mul_ln1257_2_reg_4245[0]_i_8_n_5\
    );
\mul_ln1257_2_reg_4245[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(5),
      I3 => Q(3),
      O => \mul_ln1257_2_reg_4245[0]_i_9_n_5\
    );
\mul_ln1257_2_reg_4245[10]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"960069FF69FF9600"
    )
        port map (
      I0 => \^b_reg_4216_reg[3]\,
      I1 => Q(4),
      I2 => Q(6),
      I3 => \mul_ln1257_2_reg_4245_reg[0]_i_1_n_17\,
      I4 => \mul_ln1257_2_reg_4245_reg[0]_i_1_n_16\,
      I5 => \mul_ln1257_2_reg_4245[10]_i_17_n_5\,
      O => \mul_ln1257_2_reg_4245[10]_i_10_n_5\
    );
\mul_ln1257_2_reg_4245[10]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \mul_ln1257_2_reg_4245_reg[0]_i_1_n_18\,
      I1 => \mul_ln1257_2_reg_4245_reg[0]_i_1_n_17\,
      I2 => \^b_reg_4216_reg[3]\,
      I3 => Q(4),
      I4 => Q(6),
      O => \mul_ln1257_2_reg_4245[10]_i_11_n_5\
    );
\mul_ln1257_2_reg_4245[10]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mul_ln1257_2_reg_4245[10]_i_6_n_5\,
      I1 => Q(5),
      I2 => Q(3),
      I3 => \mul_ln1257_2_reg_4245[10]_i_18_n_5\,
      O => \mul_ln1257_2_reg_4245[10]_i_12_n_5\
    );
\mul_ln1257_2_reg_4245[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"655969999AA69666"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(3),
      I4 => Q(0),
      I5 => \mul_ln1257_2_reg_4245_reg[0]_i_1_n_19\,
      O => \mul_ln1257_2_reg_4245[10]_i_13_n_5\
    );
\mul_ln1257_2_reg_4245[10]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69999666"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(0),
      O => \mul_ln1257_2_reg_4245[10]_i_14_n_5\
    );
\mul_ln1257_2_reg_4245[10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAA8A8A88888"
    )
        port map (
      I0 => Q(3),
      I1 => Q(5),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(4),
      I5 => Q(2),
      O => \^b_reg_4216_reg[3]\
    );
\mul_ln1257_2_reg_4245[10]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Q(4),
      I1 => Q(6),
      I2 => \^b_reg_4216_reg[3]\,
      O => \mul_ln1257_2_reg_4245[10]_i_16_n_5\
    );
\mul_ln1257_2_reg_4245[10]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \^b_reg_4216_reg[3]\,
      I1 => Q(6),
      I2 => Q(4),
      I3 => Q(5),
      I4 => Q(7),
      O => \mul_ln1257_2_reg_4245[10]_i_17_n_5\
    );
\mul_ln1257_2_reg_4245[10]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEA8A888"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      I2 => Q(0),
      I3 => Q(3),
      I4 => Q(1),
      O => \mul_ln1257_2_reg_4245[10]_i_18_n_5\
    );
\mul_ln1257_2_reg_4245[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888AAAA222"
    )
        port map (
      I0 => \mul_ln1257_2_reg_4245_reg[0]_i_1_n_14\,
      I1 => Q(7),
      I2 => Q(4),
      I3 => \^b_reg_4216_reg[3]\,
      I4 => Q(5),
      I5 => Q(6),
      O => \mul_ln1257_2_reg_4245[10]_i_2_n_5\
    );
\mul_ln1257_2_reg_4245[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEBEFFBEFFBEBBB"
    )
        port map (
      I0 => \mul_ln1257_2_reg_4245_reg[0]_i_1_n_15\,
      I1 => Q(6),
      I2 => Q(5),
      I3 => Q(7),
      I4 => \^b_reg_4216_reg[3]\,
      I5 => Q(4),
      O => \mul_ln1257_2_reg_4245[10]_i_3_n_5\
    );
\mul_ln1257_2_reg_4245[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9A955556A6AAA"
    )
        port map (
      I0 => \mul_ln1257_2_reg_4245_reg[0]_i_1_n_15\,
      I1 => Q(4),
      I2 => \^b_reg_4216_reg[3]\,
      I3 => Q(7),
      I4 => Q(5),
      I5 => Q(6),
      O => \mul_ln1257_2_reg_4245[10]_i_4_n_5\
    );
\mul_ln1257_2_reg_4245[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8228"
    )
        port map (
      I0 => \mul_ln1257_2_reg_4245_reg[0]_i_1_n_17\,
      I1 => Q(6),
      I2 => Q(4),
      I3 => \^b_reg_4216_reg[3]\,
      O => \mul_ln1257_2_reg_4245[10]_i_5_n_5\
    );
\mul_ln1257_2_reg_4245[10]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mul_ln1257_2_reg_4245_reg[0]_i_1_n_18\,
      O => \mul_ln1257_2_reg_4245[10]_i_6_n_5\
    );
\mul_ln1257_2_reg_4245[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666CCCC9C9C9"
    )
        port map (
      I0 => \mul_ln1257_2_reg_4245_reg[0]_i_1_n_14\,
      I1 => \mul_ln1257_2_reg_4245_reg[0]_i_1_n_13\,
      I2 => Q(6),
      I3 => Q(5),
      I4 => \mul_ln1257_2_reg_4245[10]_i_16_n_5\,
      I5 => Q(7),
      O => \mul_ln1257_2_reg_4245[10]_i_7_n_5\
    );
\mul_ln1257_2_reg_4245[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C9C9C993366C6C6C"
    )
        port map (
      I0 => \mul_ln1257_2_reg_4245_reg[0]_i_1_n_15\,
      I1 => \mul_ln1257_2_reg_4245_reg[0]_i_1_n_14\,
      I2 => Q(6),
      I3 => Q(5),
      I4 => \mul_ln1257_2_reg_4245[10]_i_16_n_5\,
      I5 => Q(7),
      O => \mul_ln1257_2_reg_4245[10]_i_8_n_5\
    );
\mul_ln1257_2_reg_4245[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \mul_ln1257_2_reg_4245_reg[0]_i_1_n_15\,
      I1 => Q(6),
      I2 => \mul_ln1257_2_reg_4245[10]_i_16_n_5\,
      I3 => Q(5),
      I4 => Q(7),
      I5 => \mul_ln1257_2_reg_4245_reg[0]_i_1_n_16\,
      O => \mul_ln1257_2_reg_4245[10]_i_9_n_5\
    );
\mul_ln1257_2_reg_4245[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mul_ln1257_2_reg_4245_reg[0]_i_1_n_13\,
      I1 => \mul_ln1257_2_reg_4245_reg[12]\,
      O => \mul_ln1257_2_reg_4245[12]_i_3_n_5\
    );
\mul_ln1257_2_reg_4245[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \mul_ln1257_2_reg_4245_reg[12]\,
      I1 => \mul_ln1257_2_reg_4245_reg[12]_i_7_n_20\,
      I2 => \mul_ln1257_2_reg_4245_reg[12]_i_7_n_19\,
      O => \mul_ln1257_2_reg_4245[12]_i_4_n_5\
    );
\mul_ln1257_2_reg_4245[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"36"
    )
        port map (
      I0 => \mul_ln1257_2_reg_4245_reg[0]_i_1_n_13\,
      I1 => \mul_ln1257_2_reg_4245_reg[12]_i_7_n_20\,
      I2 => \mul_ln1257_2_reg_4245_reg[12]\,
      O => \mul_ln1257_2_reg_4245[12]_i_5_n_5\
    );
\mul_ln1257_2_reg_4245[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      O => D(1)
    );
\mul_ln1257_2_reg_4245_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \mul_ln1257_2_reg_4245_reg[0]_i_1_n_5\,
      CO(6) => \mul_ln1257_2_reg_4245_reg[0]_i_1_n_6\,
      CO(5) => \mul_ln1257_2_reg_4245_reg[0]_i_1_n_7\,
      CO(4) => \mul_ln1257_2_reg_4245_reg[0]_i_1_n_8\,
      CO(3) => \mul_ln1257_2_reg_4245_reg[0]_i_1_n_9\,
      CO(2) => \mul_ln1257_2_reg_4245_reg[0]_i_1_n_10\,
      CO(1) => \mul_ln1257_2_reg_4245_reg[0]_i_1_n_11\,
      CO(0) => \mul_ln1257_2_reg_4245_reg[0]_i_1_n_12\,
      DI(7) => \mul_ln1257_2_reg_4245[0]_i_2_n_5\,
      DI(6) => \mul_ln1257_2_reg_4245[0]_i_3_n_5\,
      DI(5) => \mul_ln1257_2_reg_4245[0]_i_4_n_5\,
      DI(4) => \mul_ln1257_2_reg_4245[0]_i_5_n_5\,
      DI(3) => \mul_ln1257_2_reg_4245[0]_i_6_n_5\,
      DI(2) => Q(2),
      DI(1 downto 0) => B"01",
      O(7) => \mul_ln1257_2_reg_4245_reg[0]_i_1_n_13\,
      O(6) => \mul_ln1257_2_reg_4245_reg[0]_i_1_n_14\,
      O(5) => \mul_ln1257_2_reg_4245_reg[0]_i_1_n_15\,
      O(4) => \mul_ln1257_2_reg_4245_reg[0]_i_1_n_16\,
      O(3) => \mul_ln1257_2_reg_4245_reg[0]_i_1_n_17\,
      O(2) => \mul_ln1257_2_reg_4245_reg[0]_i_1_n_18\,
      O(1) => \mul_ln1257_2_reg_4245_reg[0]_i_1_n_19\,
      O(0) => D(0),
      S(7) => \mul_ln1257_2_reg_4245[0]_i_7_n_5\,
      S(6) => \mul_ln1257_2_reg_4245[0]_i_8_n_5\,
      S(5) => \mul_ln1257_2_reg_4245[0]_i_9_n_5\,
      S(4) => \mul_ln1257_2_reg_4245[0]_i_10_n_5\,
      S(3) => \mul_ln1257_2_reg_4245[0]_i_11_n_5\,
      S(2) => \mul_ln1257_2_reg_4245[0]_i_12_n_5\,
      S(1) => \mul_ln1257_2_reg_4245[0]_i_13_n_5\,
      S(0) => Q(0)
    );
\mul_ln1257_2_reg_4245_reg[10]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \mul_ln1257_2_reg_4245_reg[10]_i_1_n_5\,
      CO(6) => \mul_ln1257_2_reg_4245_reg[10]_i_1_n_6\,
      CO(5) => \mul_ln1257_2_reg_4245_reg[10]_i_1_n_7\,
      CO(4) => \mul_ln1257_2_reg_4245_reg[10]_i_1_n_8\,
      CO(3) => \mul_ln1257_2_reg_4245_reg[10]_i_1_n_9\,
      CO(2) => \mul_ln1257_2_reg_4245_reg[10]_i_1_n_10\,
      CO(1) => \mul_ln1257_2_reg_4245_reg[10]_i_1_n_11\,
      CO(0) => \mul_ln1257_2_reg_4245_reg[10]_i_1_n_12\,
      DI(7) => \mul_ln1257_2_reg_4245[10]_i_2_n_5\,
      DI(6) => \mul_ln1257_2_reg_4245[10]_i_3_n_5\,
      DI(5) => \mul_ln1257_2_reg_4245[10]_i_4_n_5\,
      DI(4) => \mul_ln1257_2_reg_4245[10]_i_5_n_5\,
      DI(3) => \mul_ln1257_2_reg_4245_reg[0]_i_1_n_18\,
      DI(2) => \mul_ln1257_2_reg_4245[10]_i_6_n_5\,
      DI(1) => \mul_ln1257_2_reg_4245_reg[0]_i_1_n_19\,
      DI(0) => Q(0),
      O(7 downto 0) => D(9 downto 2),
      S(7) => \mul_ln1257_2_reg_4245[10]_i_7_n_5\,
      S(6) => \mul_ln1257_2_reg_4245[10]_i_8_n_5\,
      S(5) => \mul_ln1257_2_reg_4245[10]_i_9_n_5\,
      S(4) => \mul_ln1257_2_reg_4245[10]_i_10_n_5\,
      S(3) => \mul_ln1257_2_reg_4245[10]_i_11_n_5\,
      S(2) => \mul_ln1257_2_reg_4245[10]_i_12_n_5\,
      S(1) => \mul_ln1257_2_reg_4245[10]_i_13_n_5\,
      S(0) => \mul_ln1257_2_reg_4245[10]_i_14_n_5\
    );
\mul_ln1257_2_reg_4245_reg[12]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \mul_ln1257_2_reg_4245_reg[10]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_mul_ln1257_2_reg_4245_reg[12]_i_2_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \mul_ln1257_2_reg_4245_reg[12]_i_2_n_12\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \mul_ln1257_2_reg_4245[12]_i_3_n_5\,
      O(7 downto 2) => \NLW_mul_ln1257_2_reg_4245_reg[12]_i_2_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => D(11 downto 10),
      S(7 downto 2) => B"000000",
      S(1) => \mul_ln1257_2_reg_4245[12]_i_4_n_5\,
      S(0) => \mul_ln1257_2_reg_4245[12]_i_5_n_5\
    );
\mul_ln1257_2_reg_4245_reg[12]_i_7\: unisim.vcomponents.CARRY8
     port map (
      CI => \mul_ln1257_2_reg_4245_reg[0]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_mul_ln1257_2_reg_4245_reg[12]_i_7_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \mul_ln1257_2_reg_4245_reg[12]_i_7_n_12\,
      DI(7 downto 1) => B"0000000",
      DI(0) => DI(0),
      O(7 downto 2) => \NLW_mul_ln1257_2_reg_4245_reg[12]_i_7_O_UNCONNECTED\(7 downto 2),
      O(1) => \mul_ln1257_2_reg_4245_reg[12]_i_7_n_19\,
      O(0) => \mul_ln1257_2_reg_4245_reg[12]_i_7_n_20\,
      S(7 downto 2) => B"000000",
      S(1 downto 0) => S(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_mul_8ns_6ns_13_1_1_13 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \b_1_reg_4228_reg[3]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mul_ln1257_5_reg_4267_reg[12]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mul_8ns_6ns_13_1_1_13 : entity is "design_1_v_tpg_0_0_mul_8ns_6ns_13_1_1";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_mul_8ns_6ns_13_1_1_13;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mul_8ns_6ns_13_1_1_13 is
  signal \^b_1_reg_4228_reg[3]\ : STD_LOGIC;
  signal \mul_ln1257_5_reg_4267[0]_i_10_n_5\ : STD_LOGIC;
  signal \mul_ln1257_5_reg_4267[0]_i_11_n_5\ : STD_LOGIC;
  signal \mul_ln1257_5_reg_4267[0]_i_12_n_5\ : STD_LOGIC;
  signal \mul_ln1257_5_reg_4267[0]_i_13_n_5\ : STD_LOGIC;
  signal \mul_ln1257_5_reg_4267[0]_i_2_n_5\ : STD_LOGIC;
  signal \mul_ln1257_5_reg_4267[0]_i_3_n_5\ : STD_LOGIC;
  signal \mul_ln1257_5_reg_4267[0]_i_4_n_5\ : STD_LOGIC;
  signal \mul_ln1257_5_reg_4267[0]_i_5_n_5\ : STD_LOGIC;
  signal \mul_ln1257_5_reg_4267[0]_i_6_n_5\ : STD_LOGIC;
  signal \mul_ln1257_5_reg_4267[0]_i_7_n_5\ : STD_LOGIC;
  signal \mul_ln1257_5_reg_4267[0]_i_8_n_5\ : STD_LOGIC;
  signal \mul_ln1257_5_reg_4267[0]_i_9_n_5\ : STD_LOGIC;
  signal \mul_ln1257_5_reg_4267[10]_i_10_n_5\ : STD_LOGIC;
  signal \mul_ln1257_5_reg_4267[10]_i_11_n_5\ : STD_LOGIC;
  signal \mul_ln1257_5_reg_4267[10]_i_12_n_5\ : STD_LOGIC;
  signal \mul_ln1257_5_reg_4267[10]_i_13_n_5\ : STD_LOGIC;
  signal \mul_ln1257_5_reg_4267[10]_i_14_n_5\ : STD_LOGIC;
  signal \mul_ln1257_5_reg_4267[10]_i_16_n_5\ : STD_LOGIC;
  signal \mul_ln1257_5_reg_4267[10]_i_17_n_5\ : STD_LOGIC;
  signal \mul_ln1257_5_reg_4267[10]_i_18_n_5\ : STD_LOGIC;
  signal \mul_ln1257_5_reg_4267[10]_i_2_n_5\ : STD_LOGIC;
  signal \mul_ln1257_5_reg_4267[10]_i_3_n_5\ : STD_LOGIC;
  signal \mul_ln1257_5_reg_4267[10]_i_4_n_5\ : STD_LOGIC;
  signal \mul_ln1257_5_reg_4267[10]_i_5_n_5\ : STD_LOGIC;
  signal \mul_ln1257_5_reg_4267[10]_i_6_n_5\ : STD_LOGIC;
  signal \mul_ln1257_5_reg_4267[10]_i_7_n_5\ : STD_LOGIC;
  signal \mul_ln1257_5_reg_4267[10]_i_8_n_5\ : STD_LOGIC;
  signal \mul_ln1257_5_reg_4267[10]_i_9_n_5\ : STD_LOGIC;
  signal \mul_ln1257_5_reg_4267[12]_i_2_n_5\ : STD_LOGIC;
  signal \mul_ln1257_5_reg_4267[12]_i_3_n_5\ : STD_LOGIC;
  signal \mul_ln1257_5_reg_4267[12]_i_4_n_5\ : STD_LOGIC;
  signal \mul_ln1257_5_reg_4267_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \mul_ln1257_5_reg_4267_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \mul_ln1257_5_reg_4267_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \mul_ln1257_5_reg_4267_reg[0]_i_1_n_13\ : STD_LOGIC;
  signal \mul_ln1257_5_reg_4267_reg[0]_i_1_n_14\ : STD_LOGIC;
  signal \mul_ln1257_5_reg_4267_reg[0]_i_1_n_15\ : STD_LOGIC;
  signal \mul_ln1257_5_reg_4267_reg[0]_i_1_n_16\ : STD_LOGIC;
  signal \mul_ln1257_5_reg_4267_reg[0]_i_1_n_17\ : STD_LOGIC;
  signal \mul_ln1257_5_reg_4267_reg[0]_i_1_n_18\ : STD_LOGIC;
  signal \mul_ln1257_5_reg_4267_reg[0]_i_1_n_19\ : STD_LOGIC;
  signal \mul_ln1257_5_reg_4267_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \mul_ln1257_5_reg_4267_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \mul_ln1257_5_reg_4267_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \mul_ln1257_5_reg_4267_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \mul_ln1257_5_reg_4267_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \mul_ln1257_5_reg_4267_reg[10]_i_1_n_10\ : STD_LOGIC;
  signal \mul_ln1257_5_reg_4267_reg[10]_i_1_n_11\ : STD_LOGIC;
  signal \mul_ln1257_5_reg_4267_reg[10]_i_1_n_12\ : STD_LOGIC;
  signal \mul_ln1257_5_reg_4267_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \mul_ln1257_5_reg_4267_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \mul_ln1257_5_reg_4267_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \mul_ln1257_5_reg_4267_reg[10]_i_1_n_8\ : STD_LOGIC;
  signal \mul_ln1257_5_reg_4267_reg[10]_i_1_n_9\ : STD_LOGIC;
  signal \mul_ln1257_5_reg_4267_reg[12]_i_1_n_12\ : STD_LOGIC;
  signal \mul_ln1257_5_reg_4267_reg[12]_i_6_n_12\ : STD_LOGIC;
  signal \mul_ln1257_5_reg_4267_reg[12]_i_6_n_19\ : STD_LOGIC;
  signal \mul_ln1257_5_reg_4267_reg[12]_i_6_n_20\ : STD_LOGIC;
  signal \NLW_mul_ln1257_5_reg_4267_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_mul_ln1257_5_reg_4267_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_mul_ln1257_5_reg_4267_reg[12]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_mul_ln1257_5_reg_4267_reg[12]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mul_ln1257_5_reg_4267[10]_i_16\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \mul_ln1257_5_reg_4267[10]_i_17\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \mul_ln1257_5_reg_4267[10]_i_18\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \mul_ln1257_5_reg_4267[2]_i_1\ : label is "soft_lutpair472";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \mul_ln1257_5_reg_4267_reg[0]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x6}}";
  attribute METHODOLOGY_DRC_VIOS of \mul_ln1257_5_reg_4267_reg[10]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x6}}";
  attribute METHODOLOGY_DRC_VIOS of \mul_ln1257_5_reg_4267_reg[12]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x6}}";
  attribute METHODOLOGY_DRC_VIOS of \mul_ln1257_5_reg_4267_reg[12]_i_6\ : label is "{SYNTH-9 {cell *THIS*} {string 9x6}}";
begin
  \b_1_reg_4228_reg[3]\ <= \^b_1_reg_4228_reg[3]\;
\mul_ln1257_5_reg_4267[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(4),
      I3 => Q(2),
      O => \mul_ln1257_5_reg_4267[0]_i_10_n_5\
    );
\mul_ln1257_5_reg_4267[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(2),
      O => \mul_ln1257_5_reg_4267[0]_i_11_n_5\
    );
\mul_ln1257_5_reg_4267[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      O => \mul_ln1257_5_reg_4267[0]_i_12_n_5\
    );
\mul_ln1257_5_reg_4267[0]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      O => \mul_ln1257_5_reg_4267[0]_i_13_n_5\
    );
\mul_ln1257_5_reg_4267[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Q(4),
      I1 => Q(6),
      O => \mul_ln1257_5_reg_4267[0]_i_2_n_5\
    );
\mul_ln1257_5_reg_4267[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Q(3),
      I1 => Q(5),
      O => \mul_ln1257_5_reg_4267[0]_i_3_n_5\
    );
\mul_ln1257_5_reg_4267[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      O => \mul_ln1257_5_reg_4267[0]_i_4_n_5\
    );
\mul_ln1257_5_reg_4267[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      O => \mul_ln1257_5_reg_4267[0]_i_5_n_5\
    );
\mul_ln1257_5_reg_4267[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      O => \mul_ln1257_5_reg_4267[0]_i_6_n_5\
    );
\mul_ln1257_5_reg_4267[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => Q(6),
      I1 => Q(4),
      I2 => Q(7),
      I3 => Q(5),
      O => \mul_ln1257_5_reg_4267[0]_i_7_n_5\
    );
\mul_ln1257_5_reg_4267[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => Q(5),
      I1 => Q(3),
      I2 => Q(6),
      I3 => Q(4),
      O => \mul_ln1257_5_reg_4267[0]_i_8_n_5\
    );
\mul_ln1257_5_reg_4267[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(5),
      I3 => Q(3),
      O => \mul_ln1257_5_reg_4267[0]_i_9_n_5\
    );
\mul_ln1257_5_reg_4267[10]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"960069FF69FF9600"
    )
        port map (
      I0 => \^b_1_reg_4228_reg[3]\,
      I1 => Q(4),
      I2 => Q(6),
      I3 => \mul_ln1257_5_reg_4267_reg[0]_i_1_n_17\,
      I4 => \mul_ln1257_5_reg_4267_reg[0]_i_1_n_16\,
      I5 => \mul_ln1257_5_reg_4267[10]_i_17_n_5\,
      O => \mul_ln1257_5_reg_4267[10]_i_10_n_5\
    );
\mul_ln1257_5_reg_4267[10]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \mul_ln1257_5_reg_4267_reg[0]_i_1_n_18\,
      I1 => \mul_ln1257_5_reg_4267_reg[0]_i_1_n_17\,
      I2 => \^b_1_reg_4228_reg[3]\,
      I3 => Q(4),
      I4 => Q(6),
      O => \mul_ln1257_5_reg_4267[10]_i_11_n_5\
    );
\mul_ln1257_5_reg_4267[10]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mul_ln1257_5_reg_4267[10]_i_6_n_5\,
      I1 => Q(5),
      I2 => Q(3),
      I3 => \mul_ln1257_5_reg_4267[10]_i_18_n_5\,
      O => \mul_ln1257_5_reg_4267[10]_i_12_n_5\
    );
\mul_ln1257_5_reg_4267[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"655969999AA69666"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(3),
      I4 => Q(0),
      I5 => \mul_ln1257_5_reg_4267_reg[0]_i_1_n_19\,
      O => \mul_ln1257_5_reg_4267[10]_i_13_n_5\
    );
\mul_ln1257_5_reg_4267[10]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69999666"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(0),
      O => \mul_ln1257_5_reg_4267[10]_i_14_n_5\
    );
\mul_ln1257_5_reg_4267[10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAA8A8A88888"
    )
        port map (
      I0 => Q(3),
      I1 => Q(5),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(4),
      I5 => Q(2),
      O => \^b_1_reg_4228_reg[3]\
    );
\mul_ln1257_5_reg_4267[10]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Q(4),
      I1 => Q(6),
      I2 => \^b_1_reg_4228_reg[3]\,
      O => \mul_ln1257_5_reg_4267[10]_i_16_n_5\
    );
\mul_ln1257_5_reg_4267[10]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \^b_1_reg_4228_reg[3]\,
      I1 => Q(6),
      I2 => Q(4),
      I3 => Q(5),
      I4 => Q(7),
      O => \mul_ln1257_5_reg_4267[10]_i_17_n_5\
    );
\mul_ln1257_5_reg_4267[10]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEA8A888"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      I2 => Q(0),
      I3 => Q(3),
      I4 => Q(1),
      O => \mul_ln1257_5_reg_4267[10]_i_18_n_5\
    );
\mul_ln1257_5_reg_4267[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888AAAA222"
    )
        port map (
      I0 => \mul_ln1257_5_reg_4267_reg[0]_i_1_n_14\,
      I1 => Q(7),
      I2 => Q(4),
      I3 => \^b_1_reg_4228_reg[3]\,
      I4 => Q(5),
      I5 => Q(6),
      O => \mul_ln1257_5_reg_4267[10]_i_2_n_5\
    );
\mul_ln1257_5_reg_4267[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEBEFFBEFFBEBBB"
    )
        port map (
      I0 => \mul_ln1257_5_reg_4267_reg[0]_i_1_n_15\,
      I1 => Q(6),
      I2 => Q(5),
      I3 => Q(7),
      I4 => \^b_1_reg_4228_reg[3]\,
      I5 => Q(4),
      O => \mul_ln1257_5_reg_4267[10]_i_3_n_5\
    );
\mul_ln1257_5_reg_4267[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9A955556A6AAA"
    )
        port map (
      I0 => \mul_ln1257_5_reg_4267_reg[0]_i_1_n_15\,
      I1 => Q(4),
      I2 => \^b_1_reg_4228_reg[3]\,
      I3 => Q(7),
      I4 => Q(5),
      I5 => Q(6),
      O => \mul_ln1257_5_reg_4267[10]_i_4_n_5\
    );
\mul_ln1257_5_reg_4267[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8228"
    )
        port map (
      I0 => \mul_ln1257_5_reg_4267_reg[0]_i_1_n_17\,
      I1 => Q(6),
      I2 => Q(4),
      I3 => \^b_1_reg_4228_reg[3]\,
      O => \mul_ln1257_5_reg_4267[10]_i_5_n_5\
    );
\mul_ln1257_5_reg_4267[10]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mul_ln1257_5_reg_4267_reg[0]_i_1_n_18\,
      O => \mul_ln1257_5_reg_4267[10]_i_6_n_5\
    );
\mul_ln1257_5_reg_4267[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666CCCC9C9C9"
    )
        port map (
      I0 => \mul_ln1257_5_reg_4267_reg[0]_i_1_n_14\,
      I1 => \mul_ln1257_5_reg_4267_reg[0]_i_1_n_13\,
      I2 => Q(6),
      I3 => Q(5),
      I4 => \mul_ln1257_5_reg_4267[10]_i_16_n_5\,
      I5 => Q(7),
      O => \mul_ln1257_5_reg_4267[10]_i_7_n_5\
    );
\mul_ln1257_5_reg_4267[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C9C9C993366C6C6C"
    )
        port map (
      I0 => \mul_ln1257_5_reg_4267_reg[0]_i_1_n_15\,
      I1 => \mul_ln1257_5_reg_4267_reg[0]_i_1_n_14\,
      I2 => Q(6),
      I3 => Q(5),
      I4 => \mul_ln1257_5_reg_4267[10]_i_16_n_5\,
      I5 => Q(7),
      O => \mul_ln1257_5_reg_4267[10]_i_8_n_5\
    );
\mul_ln1257_5_reg_4267[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \mul_ln1257_5_reg_4267_reg[0]_i_1_n_15\,
      I1 => Q(6),
      I2 => \mul_ln1257_5_reg_4267[10]_i_16_n_5\,
      I3 => Q(5),
      I4 => Q(7),
      I5 => \mul_ln1257_5_reg_4267_reg[0]_i_1_n_16\,
      O => \mul_ln1257_5_reg_4267[10]_i_9_n_5\
    );
\mul_ln1257_5_reg_4267[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mul_ln1257_5_reg_4267_reg[0]_i_1_n_13\,
      I1 => \mul_ln1257_5_reg_4267_reg[12]\,
      O => \mul_ln1257_5_reg_4267[12]_i_2_n_5\
    );
\mul_ln1257_5_reg_4267[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \mul_ln1257_5_reg_4267_reg[12]\,
      I1 => \mul_ln1257_5_reg_4267_reg[12]_i_6_n_20\,
      I2 => \mul_ln1257_5_reg_4267_reg[12]_i_6_n_19\,
      O => \mul_ln1257_5_reg_4267[12]_i_3_n_5\
    );
\mul_ln1257_5_reg_4267[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"36"
    )
        port map (
      I0 => \mul_ln1257_5_reg_4267_reg[0]_i_1_n_13\,
      I1 => \mul_ln1257_5_reg_4267_reg[12]_i_6_n_20\,
      I2 => \mul_ln1257_5_reg_4267_reg[12]\,
      O => \mul_ln1257_5_reg_4267[12]_i_4_n_5\
    );
\mul_ln1257_5_reg_4267[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      O => D(1)
    );
\mul_ln1257_5_reg_4267_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \mul_ln1257_5_reg_4267_reg[0]_i_1_n_5\,
      CO(6) => \mul_ln1257_5_reg_4267_reg[0]_i_1_n_6\,
      CO(5) => \mul_ln1257_5_reg_4267_reg[0]_i_1_n_7\,
      CO(4) => \mul_ln1257_5_reg_4267_reg[0]_i_1_n_8\,
      CO(3) => \mul_ln1257_5_reg_4267_reg[0]_i_1_n_9\,
      CO(2) => \mul_ln1257_5_reg_4267_reg[0]_i_1_n_10\,
      CO(1) => \mul_ln1257_5_reg_4267_reg[0]_i_1_n_11\,
      CO(0) => \mul_ln1257_5_reg_4267_reg[0]_i_1_n_12\,
      DI(7) => \mul_ln1257_5_reg_4267[0]_i_2_n_5\,
      DI(6) => \mul_ln1257_5_reg_4267[0]_i_3_n_5\,
      DI(5) => \mul_ln1257_5_reg_4267[0]_i_4_n_5\,
      DI(4) => \mul_ln1257_5_reg_4267[0]_i_5_n_5\,
      DI(3) => \mul_ln1257_5_reg_4267[0]_i_6_n_5\,
      DI(2) => Q(2),
      DI(1 downto 0) => B"01",
      O(7) => \mul_ln1257_5_reg_4267_reg[0]_i_1_n_13\,
      O(6) => \mul_ln1257_5_reg_4267_reg[0]_i_1_n_14\,
      O(5) => \mul_ln1257_5_reg_4267_reg[0]_i_1_n_15\,
      O(4) => \mul_ln1257_5_reg_4267_reg[0]_i_1_n_16\,
      O(3) => \mul_ln1257_5_reg_4267_reg[0]_i_1_n_17\,
      O(2) => \mul_ln1257_5_reg_4267_reg[0]_i_1_n_18\,
      O(1) => \mul_ln1257_5_reg_4267_reg[0]_i_1_n_19\,
      O(0) => D(0),
      S(7) => \mul_ln1257_5_reg_4267[0]_i_7_n_5\,
      S(6) => \mul_ln1257_5_reg_4267[0]_i_8_n_5\,
      S(5) => \mul_ln1257_5_reg_4267[0]_i_9_n_5\,
      S(4) => \mul_ln1257_5_reg_4267[0]_i_10_n_5\,
      S(3) => \mul_ln1257_5_reg_4267[0]_i_11_n_5\,
      S(2) => \mul_ln1257_5_reg_4267[0]_i_12_n_5\,
      S(1) => \mul_ln1257_5_reg_4267[0]_i_13_n_5\,
      S(0) => Q(0)
    );
\mul_ln1257_5_reg_4267_reg[10]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \mul_ln1257_5_reg_4267_reg[10]_i_1_n_5\,
      CO(6) => \mul_ln1257_5_reg_4267_reg[10]_i_1_n_6\,
      CO(5) => \mul_ln1257_5_reg_4267_reg[10]_i_1_n_7\,
      CO(4) => \mul_ln1257_5_reg_4267_reg[10]_i_1_n_8\,
      CO(3) => \mul_ln1257_5_reg_4267_reg[10]_i_1_n_9\,
      CO(2) => \mul_ln1257_5_reg_4267_reg[10]_i_1_n_10\,
      CO(1) => \mul_ln1257_5_reg_4267_reg[10]_i_1_n_11\,
      CO(0) => \mul_ln1257_5_reg_4267_reg[10]_i_1_n_12\,
      DI(7) => \mul_ln1257_5_reg_4267[10]_i_2_n_5\,
      DI(6) => \mul_ln1257_5_reg_4267[10]_i_3_n_5\,
      DI(5) => \mul_ln1257_5_reg_4267[10]_i_4_n_5\,
      DI(4) => \mul_ln1257_5_reg_4267[10]_i_5_n_5\,
      DI(3) => \mul_ln1257_5_reg_4267_reg[0]_i_1_n_18\,
      DI(2) => \mul_ln1257_5_reg_4267[10]_i_6_n_5\,
      DI(1) => \mul_ln1257_5_reg_4267_reg[0]_i_1_n_19\,
      DI(0) => Q(0),
      O(7 downto 0) => D(9 downto 2),
      S(7) => \mul_ln1257_5_reg_4267[10]_i_7_n_5\,
      S(6) => \mul_ln1257_5_reg_4267[10]_i_8_n_5\,
      S(5) => \mul_ln1257_5_reg_4267[10]_i_9_n_5\,
      S(4) => \mul_ln1257_5_reg_4267[10]_i_10_n_5\,
      S(3) => \mul_ln1257_5_reg_4267[10]_i_11_n_5\,
      S(2) => \mul_ln1257_5_reg_4267[10]_i_12_n_5\,
      S(1) => \mul_ln1257_5_reg_4267[10]_i_13_n_5\,
      S(0) => \mul_ln1257_5_reg_4267[10]_i_14_n_5\
    );
\mul_ln1257_5_reg_4267_reg[12]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \mul_ln1257_5_reg_4267_reg[10]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_mul_ln1257_5_reg_4267_reg[12]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \mul_ln1257_5_reg_4267_reg[12]_i_1_n_12\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \mul_ln1257_5_reg_4267[12]_i_2_n_5\,
      O(7 downto 2) => \NLW_mul_ln1257_5_reg_4267_reg[12]_i_1_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => D(11 downto 10),
      S(7 downto 2) => B"000000",
      S(1) => \mul_ln1257_5_reg_4267[12]_i_3_n_5\,
      S(0) => \mul_ln1257_5_reg_4267[12]_i_4_n_5\
    );
\mul_ln1257_5_reg_4267_reg[12]_i_6\: unisim.vcomponents.CARRY8
     port map (
      CI => \mul_ln1257_5_reg_4267_reg[0]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_mul_ln1257_5_reg_4267_reg[12]_i_6_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \mul_ln1257_5_reg_4267_reg[12]_i_6_n_12\,
      DI(7 downto 1) => B"0000000",
      DI(0) => DI(0),
      O(7 downto 2) => \NLW_mul_ln1257_5_reg_4267_reg[12]_i_6_O_UNCONNECTED\(7 downto 2),
      O(1) => \mul_ln1257_5_reg_4267_reg[12]_i_6_n_19\,
      O(0) => \mul_ln1257_5_reg_4267_reg[12]_i_6_n_20\,
      S(7 downto 2) => B"000000",
      S(1 downto 0) => S(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_10 is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 19 downto 0 );
    ap_enable_reg_pp0_iter8 : in STD_LOGIC;
    \ap_phi_reg_pp0_iter9_outpix_val_V_74_reg_933_reg[0]\ : in STD_LOGIC
  );
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_10;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_10 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 28 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
  E(0) <= \^e\(0);
\ap_phi_reg_pp0_iter9_outpix_val_V_69_reg_1245[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter8,
      I1 => \ap_phi_reg_pp0_iter9_outpix_val_V_74_reg_933_reg[0]\,
      O => \^e\(0)
    );
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => A(19),
      A(28) => A(19),
      A(27) => A(19),
      A(26) => A(19),
      A(25) => A(19),
      A(24) => A(19),
      A(23) => A(19),
      A(22) => A(19),
      A(21) => A(19),
      A(20) => A(19),
      A(19 downto 0) => A(19 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000011011101",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \^e\(0),
      CEA2 => ap_block_pp0_stage0_subdone,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_block_pp0_stage0_subdone,
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 28) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 28),
      P(27 downto 0) => P(27 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_10_15 is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 19 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_10_15 : entity is "design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_10";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_10_15;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_10_15 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 28 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => \out\(19),
      A(28) => \out\(19),
      A(27) => \out\(19),
      A(26) => \out\(19),
      A(25) => \out\(19),
      A(24) => \out\(19),
      A(23) => \out\(19),
      A(22) => \out\(19),
      A(21) => \out\(19),
      A(20) => \out\(19),
      A(19 downto 0) => \out\(19 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000011011101",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => E(0),
      CEA2 => ap_block_pp0_stage0_subdone,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_block_pp0_stage0_subdone,
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 28) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 28),
      P(27 downto 0) => P(27 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_reg_ap_uint_10_s is
  port (
    ap_ce_reg_reg_0 : out STD_LOGIC;
    ap_enable_reg_pp0_iter12_reg : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    sub_ln886_fu_372_p2 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_ce_reg_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \xCount_V_6_reg[0]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter12_reg_0 : out STD_LOGIC;
    \xCount_V_6_reg[8]\ : out STD_LOGIC;
    \xCount_V_6_reg[7]\ : out STD_LOGIC;
    \xCount_V_6_reg[7]_0\ : out STD_LOGIC;
    \xCount_V_6_reg[6]\ : out STD_LOGIC;
    \xCount_V_6_reg[5]\ : out STD_LOGIC;
    \xCount_V_6_reg[4]\ : out STD_LOGIC;
    \xCount_V_6_reg[2]\ : out STD_LOGIC;
    \xCount_V_6_reg[1]\ : out STD_LOGIC;
    \icmp_ln1428_1_reg_550_reg[0]\ : out STD_LOGIC;
    \ap_return_int_reg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln1404_1_reg_530_reg[0]\ : out STD_LOGIC;
    \icmp_ln1428_reg_544_reg[0]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \xCount_V_6_reg[8]_0\ : in STD_LOGIC;
    \xCount_V_6_reg[6]_0\ : in STD_LOGIC;
    \xCount_V_6_reg[5]_0\ : in STD_LOGIC;
    \xCount_V_6_reg[4]_0\ : in STD_LOGIC;
    \xCount_V_6_reg[3]\ : in STD_LOGIC;
    \xCount_V_6_reg[2]_0\ : in STD_LOGIC;
    \xCount_V_6_reg[2]_1\ : in STD_LOGIC;
    \xCount_V_6_reg[0]_0\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \xCount_V_6_reg[9]\ : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln1064_2_reg_566_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \xCount_V_7_reg[7]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \xCount_V_7_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \xCount_V_7_reg[2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \xCount_V_6_reg[0]_1\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \icmp_ln1064_2_reg_566_reg[0]_0\ : in STD_LOGIC;
    \xCount_V_6_reg[9]_0\ : in STD_LOGIC;
    \xCount_V_6_reg[9]_1\ : in STD_LOGIC;
    \xCount_V_6_reg[9]_2\ : in STD_LOGIC;
    \xCount_V_6_reg[8]_1\ : in STD_LOGIC;
    \xCount_V_6_reg[6]_1\ : in STD_LOGIC;
    \xCount_V_6_reg[5]_1\ : in STD_LOGIC;
    \xCount_V_6_reg[4]_1\ : in STD_LOGIC;
    ap_phi_reg_pp0_iter1_storemerge1_reg_78 : in STD_LOGIC;
    \xCount_V_6_reg[1]_0\ : in STD_LOGIC;
    \xCount_V_6_reg[1]_1\ : in STD_LOGIC;
    \xCount_V_6_reg[1]_2\ : in STD_LOGIC;
    \xCount_V_6_reg[1]_3\ : in STD_LOGIC;
    \xCount_V_7_reg[9]\ : in STD_LOGIC;
    \or_ln1064_reg_557_reg[0]\ : in STD_LOGIC;
    \xCount_V_7_reg[9]_0\ : in STD_LOGIC;
    \xCount_V_7_reg[9]_1\ : in STD_LOGIC;
    \ap_return_int_reg_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \xCount_V_7_reg[9]_2\ : in STD_LOGIC;
    \xCount_V_7_reg[7]_i_2_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \xCount_V_7[8]_i_12_0\ : in STD_LOGIC;
    icmp_ln1064_2_reg_566 : in STD_LOGIC;
    icmp_ln1428_reg_544 : in STD_LOGIC;
    or_ln1064_reg_557 : in STD_LOGIC;
    \xCount_V_7_reg[9]_3\ : in STD_LOGIC;
    \xCount_V_6_reg[0]_2\ : in STD_LOGIC;
    \xCount_V_6_reg[0]_3\ : in STD_LOGIC;
    \xCount_V_6_reg[0]_4\ : in STD_LOGIC;
    srcYUV_empty_n : in STD_LOGIC;
    bckgndYUV_full_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter15 : in STD_LOGIC
  );
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_reg_ap_uint_10_s;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_reg_ap_uint_10_s is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_ce_reg_reg_0\ : STD_LOGIC;
  signal \^ap_ce_reg_reg_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_enable_reg_pp0_iter12_reg\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter12_reg_0\ : STD_LOGIC;
  signal ap_return_int_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^ap_return_int_reg_reg[7]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal icmp_ln1064_2_fu_434_p2 : STD_LOGIC;
  signal \or_ln1064_reg_557[0]_i_2_n_5\ : STD_LOGIC;
  signal sub_ln886_2_fu_440_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \xCount_V_6[0]_i_2_n_5\ : STD_LOGIC;
  signal \xCount_V_6[0]_i_3_n_5\ : STD_LOGIC;
  signal \xCount_V_6[7]_i_10_n_5\ : STD_LOGIC;
  signal \xCount_V_6[7]_i_5_n_5\ : STD_LOGIC;
  signal \xCount_V_6[7]_i_6_n_5\ : STD_LOGIC;
  signal \xCount_V_6[7]_i_8_n_5\ : STD_LOGIC;
  signal \xCount_V_6[7]_i_9_n_5\ : STD_LOGIC;
  signal \xCount_V_6[9]_i_10_n_5\ : STD_LOGIC;
  signal \xCount_V_6[9]_i_11_n_5\ : STD_LOGIC;
  signal \xCount_V_6[9]_i_12_n_5\ : STD_LOGIC;
  signal \xCount_V_6[9]_i_13_n_5\ : STD_LOGIC;
  signal \xCount_V_6[9]_i_16_n_5\ : STD_LOGIC;
  signal \xCount_V_6[9]_i_18_n_5\ : STD_LOGIC;
  signal \xCount_V_6[9]_i_20_n_5\ : STD_LOGIC;
  signal \xCount_V_6[9]_i_21_n_5\ : STD_LOGIC;
  signal \xCount_V_6[9]_i_23_n_5\ : STD_LOGIC;
  signal \xCount_V_6[9]_i_25_n_5\ : STD_LOGIC;
  signal \xCount_V_6[9]_i_26_n_5\ : STD_LOGIC;
  signal \xCount_V_6[9]_i_27_n_5\ : STD_LOGIC;
  signal \xCount_V_6[9]_i_29_n_5\ : STD_LOGIC;
  signal \xCount_V_6[9]_i_31_n_5\ : STD_LOGIC;
  signal \xCount_V_6[9]_i_32_n_5\ : STD_LOGIC;
  signal \xCount_V_6[9]_i_33_n_5\ : STD_LOGIC;
  signal \xCount_V_6[9]_i_9_n_5\ : STD_LOGIC;
  signal \xCount_V_6_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \xCount_V_6_reg[7]_i_2_n_11\ : STD_LOGIC;
  signal \xCount_V_6_reg[7]_i_2_n_12\ : STD_LOGIC;
  signal \xCount_V_6_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \xCount_V_6_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \xCount_V_6_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \xCount_V_6_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \xCount_V_6_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal \xCount_V_6_reg[9]_i_5_n_10\ : STD_LOGIC;
  signal \xCount_V_6_reg[9]_i_5_n_11\ : STD_LOGIC;
  signal \xCount_V_6_reg[9]_i_5_n_12\ : STD_LOGIC;
  signal \xCount_V_6_reg[9]_i_5_n_9\ : STD_LOGIC;
  signal \xCount_V_6_reg[9]_i_6_n_12\ : STD_LOGIC;
  signal \xCount_V_7[7]_i_10_n_5\ : STD_LOGIC;
  signal \xCount_V_7[7]_i_5_n_5\ : STD_LOGIC;
  signal \xCount_V_7[7]_i_6_n_5\ : STD_LOGIC;
  signal \xCount_V_7[7]_i_8_n_5\ : STD_LOGIC;
  signal \xCount_V_7[7]_i_9_n_5\ : STD_LOGIC;
  signal \xCount_V_7[8]_i_10_n_5\ : STD_LOGIC;
  signal \xCount_V_7[8]_i_12_n_5\ : STD_LOGIC;
  signal \xCount_V_7[8]_i_3_n_5\ : STD_LOGIC;
  signal \xCount_V_7[8]_i_5_n_5\ : STD_LOGIC;
  signal \xCount_V_7[8]_i_7_n_5\ : STD_LOGIC;
  signal \xCount_V_7[8]_i_8_n_5\ : STD_LOGIC;
  signal \xCount_V_7[9]_i_11_n_5\ : STD_LOGIC;
  signal \xCount_V_7[9]_i_12_n_5\ : STD_LOGIC;
  signal \xCount_V_7[9]_i_15_n_5\ : STD_LOGIC;
  signal \xCount_V_7[9]_i_16_n_5\ : STD_LOGIC;
  signal \xCount_V_7[9]_i_17_n_5\ : STD_LOGIC;
  signal \xCount_V_7[9]_i_4_n_5\ : STD_LOGIC;
  signal \xCount_V_7[9]_i_5_n_5\ : STD_LOGIC;
  signal \xCount_V_7_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \xCount_V_7_reg[7]_i_2_n_11\ : STD_LOGIC;
  signal \xCount_V_7_reg[7]_i_2_n_12\ : STD_LOGIC;
  signal \xCount_V_7_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \xCount_V_7_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \xCount_V_7_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \xCount_V_7_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \xCount_V_7_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal \xCount_V_7_reg[8]_i_2_n_10\ : STD_LOGIC;
  signal \xCount_V_7_reg[8]_i_2_n_11\ : STD_LOGIC;
  signal \xCount_V_7_reg[8]_i_2_n_12\ : STD_LOGIC;
  signal \xCount_V_7_reg[8]_i_2_n_9\ : STD_LOGIC;
  signal \xCount_V_7_reg[9]_i_8_n_12\ : STD_LOGIC;
  signal \NLW_xCount_V_6_reg[9]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_xCount_V_6_reg[9]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_xCount_V_6_reg[9]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_xCount_V_6_reg[9]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_xCount_V_7_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_xCount_V_7_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_xCount_V_7_reg[9]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_xCount_V_7_reg[9]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \xCount_V_6[9]_i_10\ : label is "soft_lutpair378";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \xCount_V_6_reg[7]_i_2\ : label is 35;
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \xCount_V_6_reg[9]_i_5\ : label is 11;
  attribute ADDER_THRESHOLD of \xCount_V_6_reg[9]_i_6\ : label is 35;
  attribute SOFT_HLUTNM of \xCount_V_7[9]_i_15\ : label is "soft_lutpair378";
  attribute ADDER_THRESHOLD of \xCount_V_7_reg[7]_i_2\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \xCount_V_7_reg[8]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \xCount_V_7_reg[9]_i_8\ : label is 35;
begin
  CO(0) <= \^co\(0);
  ap_ce_reg_reg_0 <= \^ap_ce_reg_reg_0\;
  ap_ce_reg_reg_1(0) <= \^ap_ce_reg_reg_1\(0);
  ap_enable_reg_pp0_iter12_reg <= \^ap_enable_reg_pp0_iter12_reg\;
  ap_enable_reg_pp0_iter12_reg_0 <= \^ap_enable_reg_pp0_iter12_reg_0\;
  \ap_return_int_reg_reg[7]_0\(3 downto 0) <= \^ap_return_int_reg_reg[7]_0\(3 downto 0);
ap_ce_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_enable_reg_pp0_iter12_reg\,
      Q => \^ap_ce_reg_reg_0\,
      R => '0'
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter12_reg_0\,
      O => \^ap_enable_reg_pp0_iter12_reg\
    );
\ap_return_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \ap_return_int_reg_reg[9]_0\(0),
      Q => ap_return_int_reg(0),
      R => '0'
    );
\ap_return_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \ap_return_int_reg_reg[9]_0\(1),
      Q => ap_return_int_reg(1),
      R => '0'
    );
\ap_return_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \ap_return_int_reg_reg[9]_0\(2),
      Q => \^ap_return_int_reg_reg[7]_0\(0),
      R => '0'
    );
\ap_return_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \ap_return_int_reg_reg[9]_0\(3),
      Q => \^ap_return_int_reg_reg[7]_0\(1),
      R => '0'
    );
\ap_return_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \ap_return_int_reg_reg[9]_0\(4),
      Q => ap_return_int_reg(4),
      R => '0'
    );
\ap_return_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \ap_return_int_reg_reg[9]_0\(5),
      Q => ap_return_int_reg(5),
      R => '0'
    );
\ap_return_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \ap_return_int_reg_reg[9]_0\(6),
      Q => \^ap_return_int_reg_reg[7]_0\(2),
      R => '0'
    );
\ap_return_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \ap_return_int_reg_reg[9]_0\(7),
      Q => \^ap_return_int_reg_reg[7]_0\(3),
      R => '0'
    );
\ap_return_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \ap_return_int_reg_reg[9]_0\(8),
      Q => ap_return_int_reg(8),
      R => '0'
    );
\ap_return_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \ap_return_int_reg_reg[9]_0\(9),
      Q => ap_return_int_reg(9),
      R => '0'
    );
\icmp_ln1064_2_reg_566[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => icmp_ln1064_2_fu_434_p2,
      I1 => \xCount_V_6_reg[0]_1\,
      I2 => \icmp_ln1064_2_reg_566_reg[0]_0\,
      I3 => \^ap_enable_reg_pp0_iter12_reg_0\,
      I4 => \^co\(0),
      I5 => icmp_ln1064_2_reg_566,
      O => \icmp_ln1404_1_reg_530_reg[0]\
    );
\or_ln1064_reg_557[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBA000000BA"
    )
        port map (
      I0 => icmp_ln1428_reg_544,
      I1 => \or_ln1064_reg_557[0]_i_2_n_5\,
      I2 => \xCount_V_7[9]_i_5_n_5\,
      I3 => \^ap_enable_reg_pp0_iter12_reg_0\,
      I4 => \xCount_V_6_reg[0]_1\,
      I5 => or_ln1064_reg_557,
      O => \icmp_ln1428_reg_544_reg[0]\
    );
\or_ln1064_reg_557[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \xCount_V_7_reg[9]\,
      I1 => \or_ln1064_reg_557_reg[0]\,
      I2 => \xCount_V_7[9]_i_12_n_5\,
      I3 => \^ap_ce_reg_reg_1\(0),
      I4 => \xCount_V_7[9]_i_11_n_5\,
      O => \or_ln1064_reg_557[0]_i_2_n_5\
    );
\q0[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040FFFF00400040"
    )
        port map (
      I0 => \xCount_V_6_reg[0]_2\,
      I1 => \xCount_V_6_reg[0]_3\,
      I2 => \xCount_V_6_reg[0]_4\,
      I3 => srcYUV_empty_n,
      I4 => bckgndYUV_full_n,
      I5 => ap_enable_reg_pp0_iter15,
      O => \^ap_enable_reg_pp0_iter12_reg_0\
    );
\xCount_V_6[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222222FF302222"
    )
        port map (
      I0 => \xCount_V_6_reg[0]_0\,
      I1 => \xCount_V_6[0]_i_2_n_5\,
      I2 => \xCount_V_6[0]_i_3_n_5\,
      I3 => \xCount_V_6_reg[0]_1\,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \^ap_enable_reg_pp0_iter12_reg_0\,
      O => \xCount_V_6_reg[0]\
    );
\xCount_V_6[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => icmp_ln1064_2_fu_434_p2,
      I1 => \xCount_V_6_reg[0]_1\,
      I2 => \icmp_ln1064_2_reg_566_reg[0]_0\,
      I3 => \^ap_enable_reg_pp0_iter12_reg_0\,
      I4 => \^co\(0),
      I5 => ap_enable_reg_pp0_iter1,
      O => \xCount_V_6[0]_i_2_n_5\
    );
\xCount_V_6[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_storemerge1_reg_78,
      I1 => \xCount_V_6[9]_i_9_n_5\,
      I2 => \xCount_V_6_reg[0]_0\,
      I3 => \xCount_V_6_reg[9]_0\,
      I4 => sub_ln886_2_fu_440_p2(0),
      O => \xCount_V_6[0]_i_3_n_5\
    );
\xCount_V_6[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008ABA"
    )
        port map (
      I0 => sub_ln886_2_fu_440_p2(1),
      I1 => \icmp_ln1064_2_reg_566_reg[0]_0\,
      I2 => \^co\(0),
      I3 => \xCount_V_6_reg[2]_1\,
      I4 => \xCount_V_6[9]_i_9_n_5\,
      O => \icmp_ln1428_1_reg_550_reg[0]\
    );
\xCount_V_6[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002EE2"
    )
        port map (
      I0 => sub_ln886_2_fu_440_p2(2),
      I1 => \xCount_V_6_reg[9]_0\,
      I2 => \xCount_V_6_reg[2]_0\,
      I3 => \xCount_V_6_reg[2]_1\,
      I4 => \xCount_V_6[9]_i_9_n_5\,
      O => \xCount_V_6_reg[2]\
    );
\xCount_V_6[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002EEEE222"
    )
        port map (
      I0 => sub_ln886_2_fu_440_p2(3),
      I1 => \xCount_V_6_reg[9]_0\,
      I2 => \xCount_V_6_reg[2]_1\,
      I3 => \xCount_V_6_reg[2]_0\,
      I4 => \xCount_V_6_reg[3]\,
      I5 => \xCount_V_6[9]_i_9_n_5\,
      O => \xCount_V_6_reg[1]\
    );
\xCount_V_6[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002EE2"
    )
        port map (
      I0 => sub_ln886_2_fu_440_p2(4),
      I1 => \xCount_V_6_reg[9]_0\,
      I2 => \xCount_V_6_reg[4]_1\,
      I3 => \xCount_V_6_reg[4]_0\,
      I4 => \xCount_V_6[9]_i_9_n_5\,
      O => \xCount_V_6_reg[4]\
    );
\xCount_V_6[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002EE2"
    )
        port map (
      I0 => sub_ln886_2_fu_440_p2(5),
      I1 => \xCount_V_6_reg[9]_0\,
      I2 => \xCount_V_6_reg[5]_1\,
      I3 => \xCount_V_6_reg[5]_0\,
      I4 => \xCount_V_6[9]_i_9_n_5\,
      O => \xCount_V_6_reg[5]\
    );
\xCount_V_6[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002EE2"
    )
        port map (
      I0 => sub_ln886_2_fu_440_p2(6),
      I1 => \xCount_V_6_reg[9]_0\,
      I2 => \xCount_V_6_reg[6]_1\,
      I3 => \xCount_V_6_reg[6]_0\,
      I4 => \xCount_V_6[9]_i_9_n_5\,
      O => \xCount_V_6_reg[6]\
    );
\xCount_V_6[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002EE2"
    )
        port map (
      I0 => sub_ln886_2_fu_440_p2(7),
      I1 => \xCount_V_6_reg[9]_0\,
      I2 => \xCount_V_6_reg[8]_1\,
      I3 => \xCount_V_6_reg[8]_0\,
      I4 => \xCount_V_6[9]_i_9_n_5\,
      O => \xCount_V_6_reg[7]_0\
    );
\xCount_V_6[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => ap_return_int_reg(0),
      I1 => \^ap_ce_reg_reg_0\,
      I2 => \ap_return_int_reg_reg[9]_0\(0),
      I3 => \xCount_V_6_reg[0]_0\,
      O => \xCount_V_6[7]_i_10_n_5\
    );
\xCount_V_6[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \xCount_V_6[9]_i_31_n_5\,
      I1 => \xCount_V_6_reg[5]_0\,
      O => \xCount_V_6[7]_i_5_n_5\
    );
\xCount_V_6[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \xCount_V_6[9]_i_32_n_5\,
      I1 => \xCount_V_6_reg[4]_0\,
      O => \xCount_V_6[7]_i_6_n_5\
    );
\xCount_V_6[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC3AAAA333C5555"
    )
        port map (
      I0 => \^ap_return_int_reg_reg[7]_0\(0),
      I1 => \xCount_V_7_reg[7]_i_2_0\(1),
      I2 => \xCount_V_7[8]_i_12_0\,
      I3 => \xCount_V_7_reg[7]_i_2_0\(0),
      I4 => \^ap_ce_reg_reg_0\,
      I5 => \xCount_V_6_reg[2]_0\,
      O => \xCount_V_6[7]_i_8_n_5\
    );
\xCount_V_6[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A66A9559"
    )
        port map (
      I0 => \xCount_V_6_reg[2]_1\,
      I1 => \^ap_ce_reg_reg_0\,
      I2 => \xCount_V_7[8]_i_12_0\,
      I3 => \xCount_V_7_reg[7]_i_2_0\(0),
      I4 => ap_return_int_reg(1),
      O => \xCount_V_6[7]_i_9_n_5\
    );
\xCount_V_6[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002EEEE222"
    )
        port map (
      I0 => sub_ln886_2_fu_440_p2(8),
      I1 => \xCount_V_6_reg[9]_0\,
      I2 => \xCount_V_6_reg[8]_0\,
      I3 => \xCount_V_6_reg[8]_1\,
      I4 => \xCount_V_6_reg[9]\,
      I5 => \xCount_V_6[9]_i_9_n_5\,
      O => \xCount_V_6_reg[7]\
    );
\xCount_V_6[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444440040"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter12_reg_0\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln1064_2_fu_434_p2,
      I3 => \^co\(0),
      I4 => \xCount_V_6_reg[0]_1\,
      I5 => \icmp_ln1064_2_reg_566_reg[0]_0\,
      O => ap_enable_reg_pp0_iter1_reg
    );
\xCount_V_6[9]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"596A"
    )
        port map (
      I0 => \xCount_V_6_reg[9]\,
      I1 => \^ap_ce_reg_reg_0\,
      I2 => \ap_return_int_reg_reg[9]_0\(8),
      I3 => ap_return_int_reg(8),
      O => \xCount_V_6[9]_i_10_n_5\
    );
\xCount_V_6[9]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => \xCount_V_6_reg[9]_2\,
      I1 => ap_return_int_reg(9),
      I2 => \^ap_ce_reg_reg_0\,
      I3 => \xCount_V_7_reg[9]_2\,
      O => \xCount_V_6[9]_i_11_n_5\
    );
\xCount_V_6[9]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \xCount_V_6[9]_i_31_n_5\,
      I1 => \xCount_V_6_reg[5]_0\,
      I2 => \xCount_V_6[9]_i_32_n_5\,
      I3 => \xCount_V_6_reg[4]_0\,
      O => \xCount_V_6[9]_i_12_n_5\
    );
\xCount_V_6[9]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2E200001D1D00"
    )
        port map (
      I0 => ap_return_int_reg(0),
      I1 => \^ap_ce_reg_reg_0\,
      I2 => \ap_return_int_reg_reg[9]_0\(0),
      I3 => \xCount_V_6[9]_i_33_n_5\,
      I4 => \xCount_V_6_reg[2]_1\,
      I5 => \xCount_V_6_reg[0]_0\,
      O => \xCount_V_6[9]_i_13_n_5\
    );
\xCount_V_6[9]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000074007474FF74"
    )
        port map (
      I0 => \xCount_V_7_reg[9]_2\,
      I1 => \^ap_ce_reg_reg_0\,
      I2 => ap_return_int_reg(9),
      I3 => \xCount_V_7[9]_i_15_n_5\,
      I4 => \xCount_V_6_reg[9]\,
      I5 => \xCount_V_6_reg[9]_2\,
      O => \xCount_V_6[9]_i_16_n_5\
    );
\xCount_V_6[9]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CA00CACAFF00CA"
    )
        port map (
      I0 => ap_return_int_reg(5),
      I1 => \ap_return_int_reg_reg[9]_0\(5),
      I2 => \^ap_ce_reg_reg_0\,
      I3 => \xCount_V_6_reg[5]_0\,
      I4 => \xCount_V_6[9]_i_32_n_5\,
      I5 => \xCount_V_6_reg[4]_0\,
      O => \xCount_V_6[9]_i_18_n_5\
    );
\xCount_V_6[9]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FF00E2E2FF"
    )
        port map (
      I0 => ap_return_int_reg(0),
      I1 => \^ap_ce_reg_reg_0\,
      I2 => \ap_return_int_reg_reg[9]_0\(0),
      I3 => \xCount_V_6_reg[2]_1\,
      I4 => \xCount_V_6[9]_i_33_n_5\,
      I5 => \xCount_V_6_reg[0]_0\,
      O => \xCount_V_6[9]_i_20_n_5\
    );
\xCount_V_6[9]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"748B00000000748B"
    )
        port map (
      I0 => \xCount_V_7_reg[9]_2\,
      I1 => \^ap_ce_reg_reg_0\,
      I2 => ap_return_int_reg(9),
      I3 => \xCount_V_6_reg[9]_2\,
      I4 => \xCount_V_7[9]_i_15_n_5\,
      I5 => \xCount_V_6_reg[9]\,
      O => \xCount_V_6[9]_i_21_n_5\
    );
\xCount_V_6[9]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA0000CA35000035"
    )
        port map (
      I0 => ap_return_int_reg(5),
      I1 => \ap_return_int_reg_reg[9]_0\(5),
      I2 => \^ap_ce_reg_reg_0\,
      I3 => \xCount_V_6_reg[4]_0\,
      I4 => \xCount_V_6[9]_i_32_n_5\,
      I5 => \xCount_V_6_reg[5]_0\,
      O => \xCount_V_6[9]_i_23_n_5\
    );
\xCount_V_6[9]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2E200001D1D00"
    )
        port map (
      I0 => ap_return_int_reg(0),
      I1 => \^ap_ce_reg_reg_0\,
      I2 => \ap_return_int_reg_reg[9]_0\(0),
      I3 => \xCount_V_6[9]_i_33_n_5\,
      I4 => \xCount_V_6_reg[2]_1\,
      I5 => \xCount_V_6_reg[0]_0\,
      O => \xCount_V_6[9]_i_25_n_5\
    );
\xCount_V_6[9]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => \xCount_V_6_reg[9]_2\,
      I1 => ap_return_int_reg(9),
      I2 => \^ap_ce_reg_reg_0\,
      I3 => \xCount_V_7_reg[9]_2\,
      O => \xCount_V_6[9]_i_26_n_5\
    );
\xCount_V_6[9]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \xCount_V_7[9]_i_15_n_5\,
      I1 => \xCount_V_6_reg[9]\,
      O => \xCount_V_6[9]_i_27_n_5\
    );
\xCount_V_6[9]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF6FF6FFFF"
    )
        port map (
      I0 => \xCount_V_6_reg[4]_0\,
      I1 => \xCount_V_6[9]_i_32_n_5\,
      I2 => \xCount_V_6_reg[5]_0\,
      I3 => \xCount_V_6[9]_i_31_n_5\,
      I4 => \xCount_V_6[9]_i_13_n_5\,
      I5 => \xCount_V_6_reg[1]_3\,
      O => \xCount_V_6[9]_i_29_n_5\
    );
\xCount_V_6[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002EEEE222"
    )
        port map (
      I0 => sub_ln886_2_fu_440_p2(9),
      I1 => \xCount_V_6_reg[9]_0\,
      I2 => \xCount_V_6_reg[9]\,
      I3 => \xCount_V_6_reg[9]_1\,
      I4 => \xCount_V_6_reg[9]_2\,
      I5 => \xCount_V_6[9]_i_9_n_5\,
      O => \xCount_V_6_reg[8]\
    );
\xCount_V_6[9]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => ap_return_int_reg(5),
      I1 => \ap_return_int_reg_reg[9]_0\(5),
      I2 => \^ap_ce_reg_reg_0\,
      O => \xCount_V_6[9]_i_31_n_5\
    );
\xCount_V_6[9]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ap_return_int_reg_reg[9]_0\(4),
      I1 => ap_return_int_reg(4),
      I2 => \^ap_ce_reg_reg_0\,
      O => \xCount_V_6[9]_i_32_n_5\
    );
\xCount_V_6[9]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3C55"
    )
        port map (
      I0 => ap_return_int_reg(1),
      I1 => \xCount_V_7_reg[7]_i_2_0\(0),
      I2 => \xCount_V_7[8]_i_12_0\,
      I3 => \^ap_ce_reg_reg_0\,
      O => \xCount_V_6[9]_i_33_n_5\
    );
\xCount_V_6[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => \xCount_V_6[9]_i_10_n_5\,
      I1 => \xCount_V_6[9]_i_11_n_5\,
      I2 => \xCount_V_6[9]_i_12_n_5\,
      I3 => \xCount_V_6[9]_i_13_n_5\,
      I4 => \xCount_V_6_reg[1]_3\,
      I5 => \xCount_V_6_reg[1]_1\,
      O => icmp_ln1064_2_fu_434_p2
    );
\xCount_V_6[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000010"
    )
        port map (
      I0 => \xCount_V_6_reg[1]_0\,
      I1 => \xCount_V_6[9]_i_10_n_5\,
      I2 => \xCount_V_6[9]_i_11_n_5\,
      I3 => \xCount_V_6[9]_i_29_n_5\,
      I4 => \xCount_V_6_reg[1]_1\,
      I5 => \xCount_V_6_reg[1]_2\,
      O => \xCount_V_6[9]_i_9_n_5\
    );
\xCount_V_6_reg[7]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \xCount_V_6_reg[7]_i_2_n_5\,
      CO(6) => \xCount_V_6_reg[7]_i_2_n_6\,
      CO(5) => \xCount_V_6_reg[7]_i_2_n_7\,
      CO(4) => \xCount_V_6_reg[7]_i_2_n_8\,
      CO(3) => \xCount_V_6_reg[7]_i_2_n_9\,
      CO(2) => \xCount_V_6_reg[7]_i_2_n_10\,
      CO(1) => \xCount_V_6_reg[7]_i_2_n_11\,
      CO(0) => \xCount_V_6_reg[7]_i_2_n_12\,
      DI(7) => \xCount_V_6_reg[8]_0\,
      DI(6) => \xCount_V_6_reg[6]_0\,
      DI(5) => \xCount_V_6_reg[5]_0\,
      DI(4) => \xCount_V_6_reg[4]_0\,
      DI(3) => \xCount_V_6_reg[3]\,
      DI(2) => \xCount_V_6_reg[2]_0\,
      DI(1) => \xCount_V_6_reg[2]_1\,
      DI(0) => \xCount_V_6_reg[0]_0\,
      O(7 downto 0) => sub_ln886_2_fu_440_p2(7 downto 0),
      S(7 downto 6) => S(2 downto 1),
      S(5) => \xCount_V_6[7]_i_5_n_5\,
      S(4) => \xCount_V_6[7]_i_6_n_5\,
      S(3) => S(0),
      S(2) => \xCount_V_6[7]_i_8_n_5\,
      S(1) => \xCount_V_6[7]_i_9_n_5\,
      S(0) => \xCount_V_6[7]_i_10_n_5\
    );
\xCount_V_6_reg[9]_i_5\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_xCount_V_6_reg[9]_i_5_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \^co\(0),
      CO(3) => \xCount_V_6_reg[9]_i_5_n_9\,
      CO(2) => \xCount_V_6_reg[9]_i_5_n_10\,
      CO(1) => \xCount_V_6_reg[9]_i_5_n_11\,
      CO(0) => \xCount_V_6_reg[9]_i_5_n_12\,
      DI(7 downto 5) => B"000",
      DI(4) => \xCount_V_6[9]_i_16_n_5\,
      DI(3) => DI(1),
      DI(2) => \xCount_V_6[9]_i_18_n_5\,
      DI(1) => DI(0),
      DI(0) => \xCount_V_6[9]_i_20_n_5\,
      O(7 downto 0) => \NLW_xCount_V_6_reg[9]_i_5_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => \xCount_V_6[9]_i_21_n_5\,
      S(3) => \icmp_ln1064_2_reg_566_reg[0]\(1),
      S(2) => \xCount_V_6[9]_i_23_n_5\,
      S(1) => \icmp_ln1064_2_reg_566_reg[0]\(0),
      S(0) => \xCount_V_6[9]_i_25_n_5\
    );
\xCount_V_6_reg[9]_i_6\: unisim.vcomponents.CARRY8
     port map (
      CI => \xCount_V_6_reg[7]_i_2_n_5\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_xCount_V_6_reg[9]_i_6_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \xCount_V_6_reg[9]_i_6_n_12\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \xCount_V_6_reg[9]\,
      O(7 downto 2) => \NLW_xCount_V_6_reg[9]_i_6_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => sub_ln886_2_fu_440_p2(9 downto 8),
      S(7 downto 2) => B"000000",
      S(1) => \xCount_V_6[9]_i_26_n_5\,
      S(0) => \xCount_V_6[9]_i_27_n_5\
    );
\xCount_V_7[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => ap_return_int_reg(0),
      I1 => \^ap_ce_reg_reg_0\,
      I2 => \ap_return_int_reg_reg[9]_0\(0),
      I3 => Q(0),
      O => \xCount_V_7[7]_i_10_n_5\
    );
\xCount_V_7[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \xCount_V_6[9]_i_31_n_5\,
      I1 => Q(5),
      O => \xCount_V_7[7]_i_5_n_5\
    );
\xCount_V_7[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \xCount_V_6[9]_i_32_n_5\,
      I1 => Q(4),
      O => \xCount_V_7[7]_i_6_n_5\
    );
\xCount_V_7[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA6666A99955559"
    )
        port map (
      I0 => Q(2),
      I1 => \^ap_ce_reg_reg_0\,
      I2 => \xCount_V_7_reg[7]_i_2_0\(0),
      I3 => \xCount_V_7[8]_i_12_0\,
      I4 => \xCount_V_7_reg[7]_i_2_0\(1),
      I5 => \^ap_return_int_reg_reg[7]_0\(0),
      O => \xCount_V_7[7]_i_8_n_5\
    );
\xCount_V_7[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A66A9559"
    )
        port map (
      I0 => Q(1),
      I1 => \^ap_ce_reg_reg_0\,
      I2 => \xCount_V_7[8]_i_12_0\,
      I3 => \xCount_V_7_reg[7]_i_2_0\(0),
      I4 => ap_return_int_reg(1),
      O => \xCount_V_7[7]_i_9_n_5\
    );
\xCount_V_7[8]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(5),
      I1 => \xCount_V_6[9]_i_31_n_5\,
      I2 => Q(4),
      I3 => \xCount_V_6[9]_i_32_n_5\,
      O => \xCount_V_7[8]_i_10_n_5\
    );
\xCount_V_7[8]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2E200001D1D00"
    )
        port map (
      I0 => ap_return_int_reg(0),
      I1 => \^ap_ce_reg_reg_0\,
      I2 => \ap_return_int_reg_reg[9]_0\(0),
      I3 => \xCount_V_6[9]_i_33_n_5\,
      I4 => Q(1),
      I5 => Q(0),
      O => \xCount_V_7[8]_i_12_n_5\
    );
\xCount_V_7[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0074000074FF7474"
    )
        port map (
      I0 => \xCount_V_7_reg[9]_2\,
      I1 => \^ap_ce_reg_reg_0\,
      I2 => ap_return_int_reg(9),
      I3 => Q(8),
      I4 => \xCount_V_7[9]_i_15_n_5\,
      I5 => Q(9),
      O => \xCount_V_7[8]_i_3_n_5\
    );
\xCount_V_7[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => Q(5),
      I1 => \xCount_V_6[9]_i_31_n_5\,
      I2 => \xCount_V_6[9]_i_32_n_5\,
      I3 => Q(4),
      O => \xCount_V_7[8]_i_5_n_5\
    );
\xCount_V_7[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FF00E2E2FF"
    )
        port map (
      I0 => ap_return_int_reg(0),
      I1 => \^ap_ce_reg_reg_0\,
      I2 => \ap_return_int_reg_reg[9]_0\(0),
      I3 => Q(1),
      I4 => \xCount_V_6[9]_i_33_n_5\,
      I5 => Q(0),
      O => \xCount_V_7[8]_i_7_n_5\
    );
\xCount_V_7[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"748B00000000748B"
    )
        port map (
      I0 => \xCount_V_7_reg[9]_2\,
      I1 => \^ap_ce_reg_reg_0\,
      I2 => ap_return_int_reg(9),
      I3 => Q(9),
      I4 => \xCount_V_7[9]_i_15_n_5\,
      I5 => Q(8),
      O => \xCount_V_7[8]_i_8_n_5\
    );
\xCount_V_7[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA888A8888"
    )
        port map (
      I0 => \xCount_V_7_reg[9]_3\,
      I1 => icmp_ln1428_reg_544,
      I2 => \xCount_V_7_reg[9]\,
      I3 => \xCount_V_7[9]_i_4_n_5\,
      I4 => \xCount_V_7[9]_i_5_n_5\,
      I5 => \xCount_V_6_reg[0]_1\,
      O => SR(0)
    );
\xCount_V_7[9]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \xCount_V_6[9]_i_32_n_5\,
      I1 => Q(4),
      I2 => \xCount_V_6[9]_i_31_n_5\,
      I3 => Q(5),
      O => \xCount_V_7[9]_i_11_n_5\
    );
\xCount_V_7[9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2E200001D1D00"
    )
        port map (
      I0 => ap_return_int_reg(0),
      I1 => \^ap_ce_reg_reg_0\,
      I2 => \ap_return_int_reg_reg[9]_0\(0),
      I3 => \xCount_V_6[9]_i_33_n_5\,
      I4 => Q(1),
      I5 => Q(0),
      O => \xCount_V_7[9]_i_12_n_5\
    );
\xCount_V_7[9]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => ap_return_int_reg(8),
      I1 => \ap_return_int_reg_reg[9]_0\(8),
      I2 => \^ap_ce_reg_reg_0\,
      O => \xCount_V_7[9]_i_15_n_5\
    );
\xCount_V_7[9]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"748B"
    )
        port map (
      I0 => \xCount_V_7_reg[9]_2\,
      I1 => \^ap_ce_reg_reg_0\,
      I2 => ap_return_int_reg(9),
      I3 => Q(9),
      O => \xCount_V_7[9]_i_16_n_5\
    );
\xCount_V_7[9]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \xCount_V_7[9]_i_15_n_5\,
      I1 => Q(8),
      O => \xCount_V_7[9]_i_17_n_5\
    );
\xCount_V_7[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFEFFFFF"
    )
        port map (
      I0 => \xCount_V_7[9]_i_11_n_5\,
      I1 => \^ap_ce_reg_reg_1\(0),
      I2 => \xCount_V_7[9]_i_12_n_5\,
      I3 => \xCount_V_7_reg[9]_0\,
      I4 => \xCount_V_7_reg[9]_1\,
      I5 => Q(2),
      O => \xCount_V_7[9]_i_4_n_5\
    );
\xCount_V_7[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"748B00000000748B"
    )
        port map (
      I0 => \xCount_V_7_reg[9]_2\,
      I1 => \^ap_ce_reg_reg_0\,
      I2 => ap_return_int_reg(9),
      I3 => Q(9),
      I4 => \xCount_V_7[9]_i_15_n_5\,
      I5 => Q(8),
      O => \xCount_V_7[9]_i_5_n_5\
    );
\xCount_V_7_reg[7]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \xCount_V_7_reg[7]_i_2_n_5\,
      CO(6) => \xCount_V_7_reg[7]_i_2_n_6\,
      CO(5) => \xCount_V_7_reg[7]_i_2_n_7\,
      CO(4) => \xCount_V_7_reg[7]_i_2_n_8\,
      CO(3) => \xCount_V_7_reg[7]_i_2_n_9\,
      CO(2) => \xCount_V_7_reg[7]_i_2_n_10\,
      CO(1) => \xCount_V_7_reg[7]_i_2_n_11\,
      CO(0) => \xCount_V_7_reg[7]_i_2_n_12\,
      DI(7 downto 0) => Q(7 downto 0),
      O(7 downto 0) => sub_ln886_fu_372_p2(7 downto 0),
      S(7 downto 6) => \xCount_V_7_reg[7]\(2 downto 1),
      S(5) => \xCount_V_7[7]_i_5_n_5\,
      S(4) => \xCount_V_7[7]_i_6_n_5\,
      S(3) => \xCount_V_7_reg[7]\(0),
      S(2) => \xCount_V_7[7]_i_8_n_5\,
      S(1) => \xCount_V_7[7]_i_9_n_5\,
      S(0) => \xCount_V_7[7]_i_10_n_5\
    );
\xCount_V_7_reg[8]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_xCount_V_7_reg[8]_i_2_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \^ap_ce_reg_reg_1\(0),
      CO(3) => \xCount_V_7_reg[8]_i_2_n_9\,
      CO(2) => \xCount_V_7_reg[8]_i_2_n_10\,
      CO(1) => \xCount_V_7_reg[8]_i_2_n_11\,
      CO(0) => \xCount_V_7_reg[8]_i_2_n_12\,
      DI(7 downto 5) => B"000",
      DI(4) => \xCount_V_7[8]_i_3_n_5\,
      DI(3) => \xCount_V_7_reg[2]\(1),
      DI(2) => \xCount_V_7[8]_i_5_n_5\,
      DI(1) => \xCount_V_7_reg[2]\(0),
      DI(0) => \xCount_V_7[8]_i_7_n_5\,
      O(7 downto 0) => \NLW_xCount_V_7_reg[8]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => \xCount_V_7[8]_i_8_n_5\,
      S(3) => \xCount_V_7_reg[2]_0\(1),
      S(2) => \xCount_V_7[8]_i_10_n_5\,
      S(1) => \xCount_V_7_reg[2]_0\(0),
      S(0) => \xCount_V_7[8]_i_12_n_5\
    );
\xCount_V_7_reg[9]_i_8\: unisim.vcomponents.CARRY8
     port map (
      CI => \xCount_V_7_reg[7]_i_2_n_5\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_xCount_V_7_reg[9]_i_8_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \xCount_V_7_reg[9]_i_8_n_12\,
      DI(7 downto 1) => B"0000000",
      DI(0) => Q(8),
      O(7 downto 2) => \NLW_xCount_V_7_reg[9]_i_8_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => sub_ln886_fu_372_p2(9 downto 8),
      S(7 downto 2) => B"000000",
      S(1) => \xCount_V_7[9]_i_16_n_5\,
      S(0) => \xCount_V_7[9]_i_17_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_reg_int_s is
  port (
    B : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_reg_int_s;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_reg_int_s is
  signal ap_return_int_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal d_read_reg_22 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of p_reg_reg_i_1 : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of p_reg_reg_i_10 : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of p_reg_reg_i_11 : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of p_reg_reg_i_12 : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of p_reg_reg_i_13 : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of p_reg_reg_i_14 : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of p_reg_reg_i_15 : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of p_reg_reg_i_16 : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of p_reg_reg_i_2 : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of p_reg_reg_i_3 : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of p_reg_reg_i_4 : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of p_reg_reg_i_5 : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of p_reg_reg_i_6 : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of p_reg_reg_i_7 : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of p_reg_reg_i_8 : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of p_reg_reg_i_9 : label is "soft_lutpair369";
begin
\ap_return_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => d_read_reg_22(0),
      Q => ap_return_int_reg(0),
      R => '0'
    );
\ap_return_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => d_read_reg_22(10),
      Q => ap_return_int_reg(10),
      R => '0'
    );
\ap_return_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => d_read_reg_22(11),
      Q => ap_return_int_reg(11),
      R => '0'
    );
\ap_return_int_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => d_read_reg_22(12),
      Q => ap_return_int_reg(12),
      R => '0'
    );
\ap_return_int_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => d_read_reg_22(13),
      Q => ap_return_int_reg(13),
      R => '0'
    );
\ap_return_int_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => d_read_reg_22(14),
      Q => ap_return_int_reg(14),
      R => '0'
    );
\ap_return_int_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => d_read_reg_22(15),
      Q => ap_return_int_reg(15),
      R => '0'
    );
\ap_return_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => d_read_reg_22(1),
      Q => ap_return_int_reg(1),
      R => '0'
    );
\ap_return_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => d_read_reg_22(2),
      Q => ap_return_int_reg(2),
      R => '0'
    );
\ap_return_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => d_read_reg_22(3),
      Q => ap_return_int_reg(3),
      R => '0'
    );
\ap_return_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => d_read_reg_22(4),
      Q => ap_return_int_reg(4),
      R => '0'
    );
\ap_return_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => d_read_reg_22(5),
      Q => ap_return_int_reg(5),
      R => '0'
    );
\ap_return_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => d_read_reg_22(6),
      Q => ap_return_int_reg(6),
      R => '0'
    );
\ap_return_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => d_read_reg_22(7),
      Q => ap_return_int_reg(7),
      R => '0'
    );
\ap_return_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => d_read_reg_22(8),
      Q => ap_return_int_reg(8),
      R => '0'
    );
\ap_return_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => d_read_reg_22(9),
      Q => ap_return_int_reg(9),
      R => '0'
    );
\d_read_reg_22_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(0),
      Q => d_read_reg_22(0),
      R => '0'
    );
\d_read_reg_22_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(10),
      Q => d_read_reg_22(10),
      R => '0'
    );
\d_read_reg_22_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(11),
      Q => d_read_reg_22(11),
      R => '0'
    );
\d_read_reg_22_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(12),
      Q => d_read_reg_22(12),
      R => '0'
    );
\d_read_reg_22_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(13),
      Q => d_read_reg_22(13),
      R => '0'
    );
\d_read_reg_22_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(14),
      Q => d_read_reg_22(14),
      R => '0'
    );
\d_read_reg_22_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(15),
      Q => d_read_reg_22(15),
      R => '0'
    );
\d_read_reg_22_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(1),
      Q => d_read_reg_22(1),
      R => '0'
    );
\d_read_reg_22_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(2),
      Q => d_read_reg_22(2),
      R => '0'
    );
\d_read_reg_22_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(3),
      Q => d_read_reg_22(3),
      R => '0'
    );
\d_read_reg_22_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(4),
      Q => d_read_reg_22(4),
      R => '0'
    );
\d_read_reg_22_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(5),
      Q => d_read_reg_22(5),
      R => '0'
    );
\d_read_reg_22_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(6),
      Q => d_read_reg_22(6),
      R => '0'
    );
\d_read_reg_22_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(7),
      Q => d_read_reg_22(7),
      R => '0'
    );
\d_read_reg_22_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(8),
      Q => d_read_reg_22(8),
      R => '0'
    );
\d_read_reg_22_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(9),
      Q => d_read_reg_22(9),
      R => '0'
    );
p_reg_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(15),
      I1 => ap_return_int_reg(15),
      I2 => E(0),
      O => B(15)
    );
p_reg_reg_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(6),
      I1 => ap_return_int_reg(6),
      I2 => E(0),
      O => B(6)
    );
p_reg_reg_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(5),
      I1 => ap_return_int_reg(5),
      I2 => E(0),
      O => B(5)
    );
p_reg_reg_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(4),
      I1 => ap_return_int_reg(4),
      I2 => E(0),
      O => B(4)
    );
p_reg_reg_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(3),
      I1 => ap_return_int_reg(3),
      I2 => E(0),
      O => B(3)
    );
p_reg_reg_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(2),
      I1 => ap_return_int_reg(2),
      I2 => E(0),
      O => B(2)
    );
p_reg_reg_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(1),
      I1 => ap_return_int_reg(1),
      I2 => E(0),
      O => B(1)
    );
p_reg_reg_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(0),
      I1 => ap_return_int_reg(0),
      I2 => E(0),
      O => B(0)
    );
p_reg_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(14),
      I1 => ap_return_int_reg(14),
      I2 => E(0),
      O => B(14)
    );
p_reg_reg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(13),
      I1 => ap_return_int_reg(13),
      I2 => E(0),
      O => B(13)
    );
p_reg_reg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(12),
      I1 => ap_return_int_reg(12),
      I2 => E(0),
      O => B(12)
    );
p_reg_reg_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(11),
      I1 => ap_return_int_reg(11),
      I2 => E(0),
      O => B(11)
    );
p_reg_reg_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(10),
      I1 => ap_return_int_reg(10),
      I2 => E(0),
      O => B(10)
    );
p_reg_reg_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(9),
      I1 => ap_return_int_reg(9),
      I2 => E(0),
      O => B(9)
    );
p_reg_reg_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(8),
      I1 => ap_return_int_reg(8),
      I2 => E(0),
      O => B(8)
    );
p_reg_reg_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(7),
      I1 => ap_return_int_reg(7),
      I2 => E(0),
      O => B(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_regslice_both is
  port (
    m_axis_video_TREADY_int_regslice : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    ap_done : out STD_LOGIC;
    m_axis_video_TDATA : out STD_LOGIC_VECTOR ( 47 downto 0 );
    RSTC : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TVALID : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_A_reg[47]_0\ : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_regslice_both;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_regslice_both is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[24]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[25]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[26]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[27]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[28]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[29]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[30]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[31]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[32]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[33]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[34]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[35]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[36]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[37]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[38]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[39]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[40]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[41]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[42]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[43]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[44]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[45]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[46]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[47]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[9]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[24]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[25]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[26]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[27]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[28]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[29]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[30]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[31]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[32]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[33]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[34]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[35]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[36]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[37]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[38]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[39]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[40]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[41]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[42]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[43]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[44]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[45]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[46]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[47]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[9]\ : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__2_n_5\ : STD_LOGIC;
  signal B_V_data_1_sel_rd_reg_n_5 : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal B_V_data_1_sel_wr_i_1_n_5 : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__4_n_5\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \^m_axis_video_tready_int_regslice\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__2\ : label is "soft_lutpair575";
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_1__4\ : label is "soft_lutpair573";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__1\ : label is "soft_lutpair573";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_2\ : label is "soft_lutpair574";
  attribute SOFT_HLUTNM of int_ap_start_i_2 : label is "soft_lutpair574";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[0]_INST_0\ : label is "soft_lutpair575";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[10]_INST_0\ : label is "soft_lutpair580";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[11]_INST_0\ : label is "soft_lutpair581";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[12]_INST_0\ : label is "soft_lutpair581";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[13]_INST_0\ : label is "soft_lutpair582";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[14]_INST_0\ : label is "soft_lutpair582";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[15]_INST_0\ : label is "soft_lutpair583";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[16]_INST_0\ : label is "soft_lutpair583";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[17]_INST_0\ : label is "soft_lutpair584";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[18]_INST_0\ : label is "soft_lutpair584";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[19]_INST_0\ : label is "soft_lutpair585";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[1]_INST_0\ : label is "soft_lutpair576";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[20]_INST_0\ : label is "soft_lutpair585";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[21]_INST_0\ : label is "soft_lutpair586";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[22]_INST_0\ : label is "soft_lutpair586";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[23]_INST_0\ : label is "soft_lutpair587";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[24]_INST_0\ : label is "soft_lutpair587";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[25]_INST_0\ : label is "soft_lutpair588";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[26]_INST_0\ : label is "soft_lutpair588";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[27]_INST_0\ : label is "soft_lutpair589";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[28]_INST_0\ : label is "soft_lutpair589";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[29]_INST_0\ : label is "soft_lutpair590";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[2]_INST_0\ : label is "soft_lutpair576";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[30]_INST_0\ : label is "soft_lutpair590";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[31]_INST_0\ : label is "soft_lutpair591";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[32]_INST_0\ : label is "soft_lutpair591";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[33]_INST_0\ : label is "soft_lutpair592";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[34]_INST_0\ : label is "soft_lutpair592";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[35]_INST_0\ : label is "soft_lutpair593";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[36]_INST_0\ : label is "soft_lutpair593";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[37]_INST_0\ : label is "soft_lutpair594";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[38]_INST_0\ : label is "soft_lutpair594";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[39]_INST_0\ : label is "soft_lutpair595";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[3]_INST_0\ : label is "soft_lutpair577";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[40]_INST_0\ : label is "soft_lutpair595";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[41]_INST_0\ : label is "soft_lutpair596";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[42]_INST_0\ : label is "soft_lutpair596";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[43]_INST_0\ : label is "soft_lutpair597";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[44]_INST_0\ : label is "soft_lutpair597";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[45]_INST_0\ : label is "soft_lutpair598";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[46]_INST_0\ : label is "soft_lutpair598";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[4]_INST_0\ : label is "soft_lutpair577";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[5]_INST_0\ : label is "soft_lutpair578";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[6]_INST_0\ : label is "soft_lutpair578";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[7]_INST_0\ : label is "soft_lutpair579";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[8]_INST_0\ : label is "soft_lutpair579";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[9]_INST_0\ : label is "soft_lutpair580";
begin
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  m_axis_video_TREADY_int_regslice <= \^m_axis_video_tready_int_regslice\;
\B_V_data_1_payload_A[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^m_axis_video_tready_int_regslice\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[47]_0\(0),
      Q => \B_V_data_1_payload_A_reg_n_5_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[47]_0\(10),
      Q => \B_V_data_1_payload_A_reg_n_5_[10]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[47]_0\(11),
      Q => \B_V_data_1_payload_A_reg_n_5_[11]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[47]_0\(12),
      Q => \B_V_data_1_payload_A_reg_n_5_[12]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[47]_0\(13),
      Q => \B_V_data_1_payload_A_reg_n_5_[13]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[47]_0\(14),
      Q => \B_V_data_1_payload_A_reg_n_5_[14]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[47]_0\(15),
      Q => \B_V_data_1_payload_A_reg_n_5_[15]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[47]_0\(16),
      Q => \B_V_data_1_payload_A_reg_n_5_[16]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[47]_0\(17),
      Q => \B_V_data_1_payload_A_reg_n_5_[17]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[47]_0\(18),
      Q => \B_V_data_1_payload_A_reg_n_5_[18]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[47]_0\(19),
      Q => \B_V_data_1_payload_A_reg_n_5_[19]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[47]_0\(1),
      Q => \B_V_data_1_payload_A_reg_n_5_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[47]_0\(20),
      Q => \B_V_data_1_payload_A_reg_n_5_[20]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[47]_0\(21),
      Q => \B_V_data_1_payload_A_reg_n_5_[21]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[47]_0\(22),
      Q => \B_V_data_1_payload_A_reg_n_5_[22]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[47]_0\(23),
      Q => \B_V_data_1_payload_A_reg_n_5_[23]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[47]_0\(24),
      Q => \B_V_data_1_payload_A_reg_n_5_[24]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[47]_0\(25),
      Q => \B_V_data_1_payload_A_reg_n_5_[25]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[47]_0\(26),
      Q => \B_V_data_1_payload_A_reg_n_5_[26]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[47]_0\(27),
      Q => \B_V_data_1_payload_A_reg_n_5_[27]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[47]_0\(28),
      Q => \B_V_data_1_payload_A_reg_n_5_[28]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[47]_0\(29),
      Q => \B_V_data_1_payload_A_reg_n_5_[29]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[47]_0\(2),
      Q => \B_V_data_1_payload_A_reg_n_5_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[47]_0\(30),
      Q => \B_V_data_1_payload_A_reg_n_5_[30]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[47]_0\(31),
      Q => \B_V_data_1_payload_A_reg_n_5_[31]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[47]_0\(32),
      Q => \B_V_data_1_payload_A_reg_n_5_[32]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[47]_0\(33),
      Q => \B_V_data_1_payload_A_reg_n_5_[33]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[47]_0\(34),
      Q => \B_V_data_1_payload_A_reg_n_5_[34]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[47]_0\(35),
      Q => \B_V_data_1_payload_A_reg_n_5_[35]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[47]_0\(36),
      Q => \B_V_data_1_payload_A_reg_n_5_[36]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[47]_0\(37),
      Q => \B_V_data_1_payload_A_reg_n_5_[37]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[47]_0\(38),
      Q => \B_V_data_1_payload_A_reg_n_5_[38]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[47]_0\(39),
      Q => \B_V_data_1_payload_A_reg_n_5_[39]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[47]_0\(3),
      Q => \B_V_data_1_payload_A_reg_n_5_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[47]_0\(40),
      Q => \B_V_data_1_payload_A_reg_n_5_[40]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[47]_0\(41),
      Q => \B_V_data_1_payload_A_reg_n_5_[41]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[47]_0\(42),
      Q => \B_V_data_1_payload_A_reg_n_5_[42]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[47]_0\(43),
      Q => \B_V_data_1_payload_A_reg_n_5_[43]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[47]_0\(44),
      Q => \B_V_data_1_payload_A_reg_n_5_[44]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[47]_0\(45),
      Q => \B_V_data_1_payload_A_reg_n_5_[45]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[47]_0\(46),
      Q => \B_V_data_1_payload_A_reg_n_5_[46]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[47]_0\(47),
      Q => \B_V_data_1_payload_A_reg_n_5_[47]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[47]_0\(4),
      Q => \B_V_data_1_payload_A_reg_n_5_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[47]_0\(5),
      Q => \B_V_data_1_payload_A_reg_n_5_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[47]_0\(6),
      Q => \B_V_data_1_payload_A_reg_n_5_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[47]_0\(7),
      Q => \B_V_data_1_payload_A_reg_n_5_[7]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[47]_0\(8),
      Q => \B_V_data_1_payload_A_reg_n_5_[8]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[47]_0\(9),
      Q => \B_V_data_1_payload_A_reg_n_5_[9]\,
      R => '0'
    );
\B_V_data_1_payload_B[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^m_axis_video_tready_int_regslice\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[47]_0\(0),
      Q => \B_V_data_1_payload_B_reg_n_5_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[47]_0\(10),
      Q => \B_V_data_1_payload_B_reg_n_5_[10]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[47]_0\(11),
      Q => \B_V_data_1_payload_B_reg_n_5_[11]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[47]_0\(12),
      Q => \B_V_data_1_payload_B_reg_n_5_[12]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[47]_0\(13),
      Q => \B_V_data_1_payload_B_reg_n_5_[13]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[47]_0\(14),
      Q => \B_V_data_1_payload_B_reg_n_5_[14]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[47]_0\(15),
      Q => \B_V_data_1_payload_B_reg_n_5_[15]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[47]_0\(16),
      Q => \B_V_data_1_payload_B_reg_n_5_[16]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[47]_0\(17),
      Q => \B_V_data_1_payload_B_reg_n_5_[17]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[47]_0\(18),
      Q => \B_V_data_1_payload_B_reg_n_5_[18]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[47]_0\(19),
      Q => \B_V_data_1_payload_B_reg_n_5_[19]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[47]_0\(1),
      Q => \B_V_data_1_payload_B_reg_n_5_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[47]_0\(20),
      Q => \B_V_data_1_payload_B_reg_n_5_[20]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[47]_0\(21),
      Q => \B_V_data_1_payload_B_reg_n_5_[21]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[47]_0\(22),
      Q => \B_V_data_1_payload_B_reg_n_5_[22]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[47]_0\(23),
      Q => \B_V_data_1_payload_B_reg_n_5_[23]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[47]_0\(24),
      Q => \B_V_data_1_payload_B_reg_n_5_[24]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[47]_0\(25),
      Q => \B_V_data_1_payload_B_reg_n_5_[25]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[47]_0\(26),
      Q => \B_V_data_1_payload_B_reg_n_5_[26]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[47]_0\(27),
      Q => \B_V_data_1_payload_B_reg_n_5_[27]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[47]_0\(28),
      Q => \B_V_data_1_payload_B_reg_n_5_[28]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[47]_0\(29),
      Q => \B_V_data_1_payload_B_reg_n_5_[29]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[47]_0\(2),
      Q => \B_V_data_1_payload_B_reg_n_5_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[47]_0\(30),
      Q => \B_V_data_1_payload_B_reg_n_5_[30]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[47]_0\(31),
      Q => \B_V_data_1_payload_B_reg_n_5_[31]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[47]_0\(32),
      Q => \B_V_data_1_payload_B_reg_n_5_[32]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[47]_0\(33),
      Q => \B_V_data_1_payload_B_reg_n_5_[33]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[47]_0\(34),
      Q => \B_V_data_1_payload_B_reg_n_5_[34]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[47]_0\(35),
      Q => \B_V_data_1_payload_B_reg_n_5_[35]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[47]_0\(36),
      Q => \B_V_data_1_payload_B_reg_n_5_[36]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[47]_0\(37),
      Q => \B_V_data_1_payload_B_reg_n_5_[37]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[47]_0\(38),
      Q => \B_V_data_1_payload_B_reg_n_5_[38]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[47]_0\(39),
      Q => \B_V_data_1_payload_B_reg_n_5_[39]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[47]_0\(3),
      Q => \B_V_data_1_payload_B_reg_n_5_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[47]_0\(40),
      Q => \B_V_data_1_payload_B_reg_n_5_[40]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[47]_0\(41),
      Q => \B_V_data_1_payload_B_reg_n_5_[41]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[47]_0\(42),
      Q => \B_V_data_1_payload_B_reg_n_5_[42]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[47]_0\(43),
      Q => \B_V_data_1_payload_B_reg_n_5_[43]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[47]_0\(44),
      Q => \B_V_data_1_payload_B_reg_n_5_[44]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[47]_0\(45),
      Q => \B_V_data_1_payload_B_reg_n_5_[45]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[47]_0\(46),
      Q => \B_V_data_1_payload_B_reg_n_5_[46]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[47]_0\(47),
      Q => \B_V_data_1_payload_B_reg_n_5_[47]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[47]_0\(4),
      Q => \B_V_data_1_payload_B_reg_n_5_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[47]_0\(5),
      Q => \B_V_data_1_payload_B_reg_n_5_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[47]_0\(6),
      Q => \B_V_data_1_payload_B_reg_n_5_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[47]_0\(7),
      Q => \B_V_data_1_payload_B_reg_n_5_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[47]_0\(8),
      Q => \B_V_data_1_payload_B_reg_n_5_[8]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[47]_0\(9),
      Q => \B_V_data_1_payload_B_reg_n_5_[9]\,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => m_axis_video_TREADY,
      I2 => B_V_data_1_sel_rd_reg_n_5,
      O => \B_V_data_1_sel_rd_i_1__2_n_5\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__2_n_5\,
      Q => B_V_data_1_sel_rd_reg_n_5,
      R => RSTC
    );
B_V_data_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^m_axis_video_tready_int_regslice\,
      I1 => grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TVALID,
      I2 => B_V_data_1_sel_wr,
      O => B_V_data_1_sel_wr_i_1_n_5
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_wr_i_1_n_5,
      Q => B_V_data_1_sel_wr,
      R => RSTC
    );
\B_V_data_1_state[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AECC"
    )
        port map (
      I0 => grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TVALID,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => m_axis_video_TREADY,
      I3 => \^m_axis_video_tready_int_regslice\,
      O => \B_V_data_1_state[0]_i_1__4_n_5\
    );
\B_V_data_1_state[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAFF"
    )
        port map (
      I0 => m_axis_video_TREADY,
      I1 => grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TVALID,
      I2 => \^m_axis_video_tready_int_regslice\,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__4_n_5\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => RSTC
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^m_axis_video_tready_int_regslice\,
      R => RSTC
    );
\ap_CS_fsm[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444FFFF44444444"
    )
        port map (
      I0 => ap_start,
      I1 => Q(0),
      I2 => \^m_axis_video_tready_int_regslice\,
      I3 => m_axis_video_TREADY,
      I4 => \^b_v_data_1_state_reg[0]_0\,
      I5 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => Q(1),
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => m_axis_video_TREADY,
      I3 => \^m_axis_video_tready_int_regslice\,
      O => \ap_CS_fsm_reg[5]\
    );
int_ap_start_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => Q(1),
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => m_axis_video_TREADY,
      I3 => \^m_axis_video_tready_int_regslice\,
      O => ap_done
    );
\m_axis_video_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[0]\,
      I2 => B_V_data_1_sel_rd_reg_n_5,
      O => m_axis_video_TDATA(0)
    );
\m_axis_video_TDATA[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[10]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[10]\,
      I2 => B_V_data_1_sel_rd_reg_n_5,
      O => m_axis_video_TDATA(10)
    );
\m_axis_video_TDATA[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[11]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[11]\,
      I2 => B_V_data_1_sel_rd_reg_n_5,
      O => m_axis_video_TDATA(11)
    );
\m_axis_video_TDATA[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[12]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[12]\,
      I2 => B_V_data_1_sel_rd_reg_n_5,
      O => m_axis_video_TDATA(12)
    );
\m_axis_video_TDATA[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[13]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[13]\,
      I2 => B_V_data_1_sel_rd_reg_n_5,
      O => m_axis_video_TDATA(13)
    );
\m_axis_video_TDATA[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[14]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[14]\,
      I2 => B_V_data_1_sel_rd_reg_n_5,
      O => m_axis_video_TDATA(14)
    );
\m_axis_video_TDATA[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[15]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[15]\,
      I2 => B_V_data_1_sel_rd_reg_n_5,
      O => m_axis_video_TDATA(15)
    );
\m_axis_video_TDATA[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[16]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[16]\,
      I2 => B_V_data_1_sel_rd_reg_n_5,
      O => m_axis_video_TDATA(16)
    );
\m_axis_video_TDATA[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[17]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[17]\,
      I2 => B_V_data_1_sel_rd_reg_n_5,
      O => m_axis_video_TDATA(17)
    );
\m_axis_video_TDATA[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[18]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[18]\,
      I2 => B_V_data_1_sel_rd_reg_n_5,
      O => m_axis_video_TDATA(18)
    );
\m_axis_video_TDATA[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[19]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[19]\,
      I2 => B_V_data_1_sel_rd_reg_n_5,
      O => m_axis_video_TDATA(19)
    );
\m_axis_video_TDATA[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[1]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[1]\,
      I2 => B_V_data_1_sel_rd_reg_n_5,
      O => m_axis_video_TDATA(1)
    );
\m_axis_video_TDATA[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[20]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[20]\,
      I2 => B_V_data_1_sel_rd_reg_n_5,
      O => m_axis_video_TDATA(20)
    );
\m_axis_video_TDATA[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[21]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[21]\,
      I2 => B_V_data_1_sel_rd_reg_n_5,
      O => m_axis_video_TDATA(21)
    );
\m_axis_video_TDATA[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[22]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[22]\,
      I2 => B_V_data_1_sel_rd_reg_n_5,
      O => m_axis_video_TDATA(22)
    );
\m_axis_video_TDATA[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[23]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[23]\,
      I2 => B_V_data_1_sel_rd_reg_n_5,
      O => m_axis_video_TDATA(23)
    );
\m_axis_video_TDATA[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[24]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[24]\,
      I2 => B_V_data_1_sel_rd_reg_n_5,
      O => m_axis_video_TDATA(24)
    );
\m_axis_video_TDATA[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[25]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[25]\,
      I2 => B_V_data_1_sel_rd_reg_n_5,
      O => m_axis_video_TDATA(25)
    );
\m_axis_video_TDATA[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[26]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[26]\,
      I2 => B_V_data_1_sel_rd_reg_n_5,
      O => m_axis_video_TDATA(26)
    );
\m_axis_video_TDATA[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[27]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[27]\,
      I2 => B_V_data_1_sel_rd_reg_n_5,
      O => m_axis_video_TDATA(27)
    );
\m_axis_video_TDATA[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[28]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[28]\,
      I2 => B_V_data_1_sel_rd_reg_n_5,
      O => m_axis_video_TDATA(28)
    );
\m_axis_video_TDATA[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[29]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[29]\,
      I2 => B_V_data_1_sel_rd_reg_n_5,
      O => m_axis_video_TDATA(29)
    );
\m_axis_video_TDATA[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[2]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[2]\,
      I2 => B_V_data_1_sel_rd_reg_n_5,
      O => m_axis_video_TDATA(2)
    );
\m_axis_video_TDATA[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[30]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[30]\,
      I2 => B_V_data_1_sel_rd_reg_n_5,
      O => m_axis_video_TDATA(30)
    );
\m_axis_video_TDATA[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[31]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[31]\,
      I2 => B_V_data_1_sel_rd_reg_n_5,
      O => m_axis_video_TDATA(31)
    );
\m_axis_video_TDATA[32]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[32]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[32]\,
      I2 => B_V_data_1_sel_rd_reg_n_5,
      O => m_axis_video_TDATA(32)
    );
\m_axis_video_TDATA[33]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[33]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[33]\,
      I2 => B_V_data_1_sel_rd_reg_n_5,
      O => m_axis_video_TDATA(33)
    );
\m_axis_video_TDATA[34]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[34]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[34]\,
      I2 => B_V_data_1_sel_rd_reg_n_5,
      O => m_axis_video_TDATA(34)
    );
\m_axis_video_TDATA[35]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[35]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[35]\,
      I2 => B_V_data_1_sel_rd_reg_n_5,
      O => m_axis_video_TDATA(35)
    );
\m_axis_video_TDATA[36]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[36]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[36]\,
      I2 => B_V_data_1_sel_rd_reg_n_5,
      O => m_axis_video_TDATA(36)
    );
\m_axis_video_TDATA[37]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[37]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[37]\,
      I2 => B_V_data_1_sel_rd_reg_n_5,
      O => m_axis_video_TDATA(37)
    );
\m_axis_video_TDATA[38]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[38]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[38]\,
      I2 => B_V_data_1_sel_rd_reg_n_5,
      O => m_axis_video_TDATA(38)
    );
\m_axis_video_TDATA[39]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[39]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[39]\,
      I2 => B_V_data_1_sel_rd_reg_n_5,
      O => m_axis_video_TDATA(39)
    );
\m_axis_video_TDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[3]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[3]\,
      I2 => B_V_data_1_sel_rd_reg_n_5,
      O => m_axis_video_TDATA(3)
    );
\m_axis_video_TDATA[40]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[40]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[40]\,
      I2 => B_V_data_1_sel_rd_reg_n_5,
      O => m_axis_video_TDATA(40)
    );
\m_axis_video_TDATA[41]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[41]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[41]\,
      I2 => B_V_data_1_sel_rd_reg_n_5,
      O => m_axis_video_TDATA(41)
    );
\m_axis_video_TDATA[42]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[42]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[42]\,
      I2 => B_V_data_1_sel_rd_reg_n_5,
      O => m_axis_video_TDATA(42)
    );
\m_axis_video_TDATA[43]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[43]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[43]\,
      I2 => B_V_data_1_sel_rd_reg_n_5,
      O => m_axis_video_TDATA(43)
    );
\m_axis_video_TDATA[44]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[44]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[44]\,
      I2 => B_V_data_1_sel_rd_reg_n_5,
      O => m_axis_video_TDATA(44)
    );
\m_axis_video_TDATA[45]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[45]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[45]\,
      I2 => B_V_data_1_sel_rd_reg_n_5,
      O => m_axis_video_TDATA(45)
    );
\m_axis_video_TDATA[46]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[46]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[46]\,
      I2 => B_V_data_1_sel_rd_reg_n_5,
      O => m_axis_video_TDATA(46)
    );
\m_axis_video_TDATA[47]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[47]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[47]\,
      I2 => B_V_data_1_sel_rd_reg_n_5,
      O => m_axis_video_TDATA(47)
    );
\m_axis_video_TDATA[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[4]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[4]\,
      I2 => B_V_data_1_sel_rd_reg_n_5,
      O => m_axis_video_TDATA(4)
    );
\m_axis_video_TDATA[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[5]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[5]\,
      I2 => B_V_data_1_sel_rd_reg_n_5,
      O => m_axis_video_TDATA(5)
    );
\m_axis_video_TDATA[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[6]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[6]\,
      I2 => B_V_data_1_sel_rd_reg_n_5,
      O => m_axis_video_TDATA(6)
    );
\m_axis_video_TDATA[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[7]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[7]\,
      I2 => B_V_data_1_sel_rd_reg_n_5,
      O => m_axis_video_TDATA(7)
    );
\m_axis_video_TDATA[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[8]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[8]\,
      I2 => B_V_data_1_sel_rd_reg_n_5,
      O => m_axis_video_TDATA(8)
    );
\m_axis_video_TDATA[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[9]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[9]\,
      I2 => B_V_data_1_sel_rd_reg_n_5,
      O => m_axis_video_TDATA(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_regslice_both_1 is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    s_axis_video_TVALID_int_regslice : out STD_LOGIC;
    \axi_data_V_5_fu_106_reg[47]\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    \B_V_data_1_payload_B_reg[47]_0\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    RSTC : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \axi_data_V_fu_108_reg[47]\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \axi_data_V_fu_108_reg[0]\ : in STD_LOGIC;
    \axi_data_V_5_fu_106_reg[0]\ : in STD_LOGIC;
    \axi_data_V_5_fu_106_reg[47]_0\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \B_V_data_1_state_reg[0]_0\ : in STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    s_axis_video_TDATA : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_regslice_both_1 : entity is "design_1_v_tpg_0_0_regslice_both";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_regslice_both_1;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_regslice_both_1 is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[24]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[25]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[26]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[27]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[28]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[29]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[30]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[31]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[32]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[33]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[34]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[35]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[36]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[37]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[38]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[39]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[40]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[41]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[42]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[43]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[44]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[45]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[46]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[47]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[9]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[24]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[25]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[26]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[27]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[28]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[29]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[30]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[31]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[32]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[33]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[34]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[35]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[36]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[37]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[38]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[39]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[40]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[41]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[42]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[43]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[44]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[45]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[46]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[47]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[9]\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__1_n_5\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__2_n_5\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__3_n_5\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  signal \^s_axis_video_tvalid_int_regslice\ : STD_LOGIC;
begin
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
  s_axis_video_TVALID_int_regslice <= \^s_axis_video_tvalid_int_regslice\;
\B_V_data_1_payload_A[47]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \^s_axis_video_tvalid_int_regslice\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(0),
      Q => \B_V_data_1_payload_A_reg_n_5_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(10),
      Q => \B_V_data_1_payload_A_reg_n_5_[10]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(11),
      Q => \B_V_data_1_payload_A_reg_n_5_[11]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(12),
      Q => \B_V_data_1_payload_A_reg_n_5_[12]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(13),
      Q => \B_V_data_1_payload_A_reg_n_5_[13]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(14),
      Q => \B_V_data_1_payload_A_reg_n_5_[14]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(15),
      Q => \B_V_data_1_payload_A_reg_n_5_[15]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(16),
      Q => \B_V_data_1_payload_A_reg_n_5_[16]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(17),
      Q => \B_V_data_1_payload_A_reg_n_5_[17]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(18),
      Q => \B_V_data_1_payload_A_reg_n_5_[18]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(19),
      Q => \B_V_data_1_payload_A_reg_n_5_[19]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(1),
      Q => \B_V_data_1_payload_A_reg_n_5_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(20),
      Q => \B_V_data_1_payload_A_reg_n_5_[20]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(21),
      Q => \B_V_data_1_payload_A_reg_n_5_[21]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(22),
      Q => \B_V_data_1_payload_A_reg_n_5_[22]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(23),
      Q => \B_V_data_1_payload_A_reg_n_5_[23]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(24),
      Q => \B_V_data_1_payload_A_reg_n_5_[24]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(25),
      Q => \B_V_data_1_payload_A_reg_n_5_[25]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(26),
      Q => \B_V_data_1_payload_A_reg_n_5_[26]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(27),
      Q => \B_V_data_1_payload_A_reg_n_5_[27]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(28),
      Q => \B_V_data_1_payload_A_reg_n_5_[28]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(29),
      Q => \B_V_data_1_payload_A_reg_n_5_[29]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(2),
      Q => \B_V_data_1_payload_A_reg_n_5_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(30),
      Q => \B_V_data_1_payload_A_reg_n_5_[30]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(31),
      Q => \B_V_data_1_payload_A_reg_n_5_[31]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(32),
      Q => \B_V_data_1_payload_A_reg_n_5_[32]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(33),
      Q => \B_V_data_1_payload_A_reg_n_5_[33]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(34),
      Q => \B_V_data_1_payload_A_reg_n_5_[34]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(35),
      Q => \B_V_data_1_payload_A_reg_n_5_[35]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(36),
      Q => \B_V_data_1_payload_A_reg_n_5_[36]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(37),
      Q => \B_V_data_1_payload_A_reg_n_5_[37]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(38),
      Q => \B_V_data_1_payload_A_reg_n_5_[38]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(39),
      Q => \B_V_data_1_payload_A_reg_n_5_[39]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(3),
      Q => \B_V_data_1_payload_A_reg_n_5_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(40),
      Q => \B_V_data_1_payload_A_reg_n_5_[40]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(41),
      Q => \B_V_data_1_payload_A_reg_n_5_[41]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(42),
      Q => \B_V_data_1_payload_A_reg_n_5_[42]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(43),
      Q => \B_V_data_1_payload_A_reg_n_5_[43]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(44),
      Q => \B_V_data_1_payload_A_reg_n_5_[44]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(45),
      Q => \B_V_data_1_payload_A_reg_n_5_[45]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(46),
      Q => \B_V_data_1_payload_A_reg_n_5_[46]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(47),
      Q => \B_V_data_1_payload_A_reg_n_5_[47]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(4),
      Q => \B_V_data_1_payload_A_reg_n_5_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(5),
      Q => \B_V_data_1_payload_A_reg_n_5_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(6),
      Q => \B_V_data_1_payload_A_reg_n_5_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(7),
      Q => \B_V_data_1_payload_A_reg_n_5_[7]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(8),
      Q => \B_V_data_1_payload_A_reg_n_5_[8]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(9),
      Q => \B_V_data_1_payload_A_reg_n_5_[9]\,
      R => '0'
    );
\B_V_data_1_payload_B[47]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \^s_axis_video_tvalid_int_regslice\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(0),
      Q => \B_V_data_1_payload_B_reg_n_5_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(10),
      Q => \B_V_data_1_payload_B_reg_n_5_[10]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(11),
      Q => \B_V_data_1_payload_B_reg_n_5_[11]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(12),
      Q => \B_V_data_1_payload_B_reg_n_5_[12]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(13),
      Q => \B_V_data_1_payload_B_reg_n_5_[13]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(14),
      Q => \B_V_data_1_payload_B_reg_n_5_[14]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(15),
      Q => \B_V_data_1_payload_B_reg_n_5_[15]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(16),
      Q => \B_V_data_1_payload_B_reg_n_5_[16]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(17),
      Q => \B_V_data_1_payload_B_reg_n_5_[17]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(18),
      Q => \B_V_data_1_payload_B_reg_n_5_[18]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(19),
      Q => \B_V_data_1_payload_B_reg_n_5_[19]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(1),
      Q => \B_V_data_1_payload_B_reg_n_5_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(20),
      Q => \B_V_data_1_payload_B_reg_n_5_[20]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(21),
      Q => \B_V_data_1_payload_B_reg_n_5_[21]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(22),
      Q => \B_V_data_1_payload_B_reg_n_5_[22]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(23),
      Q => \B_V_data_1_payload_B_reg_n_5_[23]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(24),
      Q => \B_V_data_1_payload_B_reg_n_5_[24]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(25),
      Q => \B_V_data_1_payload_B_reg_n_5_[25]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(26),
      Q => \B_V_data_1_payload_B_reg_n_5_[26]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(27),
      Q => \B_V_data_1_payload_B_reg_n_5_[27]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(28),
      Q => \B_V_data_1_payload_B_reg_n_5_[28]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(29),
      Q => \B_V_data_1_payload_B_reg_n_5_[29]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(2),
      Q => \B_V_data_1_payload_B_reg_n_5_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(30),
      Q => \B_V_data_1_payload_B_reg_n_5_[30]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(31),
      Q => \B_V_data_1_payload_B_reg_n_5_[31]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(32),
      Q => \B_V_data_1_payload_B_reg_n_5_[32]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(33),
      Q => \B_V_data_1_payload_B_reg_n_5_[33]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(34),
      Q => \B_V_data_1_payload_B_reg_n_5_[34]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(35),
      Q => \B_V_data_1_payload_B_reg_n_5_[35]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(36),
      Q => \B_V_data_1_payload_B_reg_n_5_[36]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(37),
      Q => \B_V_data_1_payload_B_reg_n_5_[37]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(38),
      Q => \B_V_data_1_payload_B_reg_n_5_[38]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(39),
      Q => \B_V_data_1_payload_B_reg_n_5_[39]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(3),
      Q => \B_V_data_1_payload_B_reg_n_5_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(40),
      Q => \B_V_data_1_payload_B_reg_n_5_[40]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(41),
      Q => \B_V_data_1_payload_B_reg_n_5_[41]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(42),
      Q => \B_V_data_1_payload_B_reg_n_5_[42]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(43),
      Q => \B_V_data_1_payload_B_reg_n_5_[43]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(44),
      Q => \B_V_data_1_payload_B_reg_n_5_[44]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(45),
      Q => \B_V_data_1_payload_B_reg_n_5_[45]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(46),
      Q => \B_V_data_1_payload_B_reg_n_5_[46]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(47),
      Q => \B_V_data_1_payload_B_reg_n_5_[47]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(4),
      Q => \B_V_data_1_payload_B_reg_n_5_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(5),
      Q => \B_V_data_1_payload_B_reg_n_5_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(6),
      Q => \B_V_data_1_payload_B_reg_n_5_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(7),
      Q => \B_V_data_1_payload_B_reg_n_5_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(8),
      Q => \B_V_data_1_payload_B_reg_n_5_[8]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(9),
      Q => \B_V_data_1_payload_B_reg_n_5_[9]\,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^s_axis_video_tvalid_int_regslice\,
      I1 => \B_V_data_1_state_reg[0]_0\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__1_n_5\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__1_n_5\,
      Q => B_V_data_1_sel,
      R => RSTC
    );
\B_V_data_1_sel_wr_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[1]_0\,
      I1 => s_axis_video_TVALID,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__2_n_5\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__2_n_5\,
      Q => B_V_data_1_sel_wr,
      R => RSTC
    );
\B_V_data_1_state[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D8F8"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[1]_0\,
      I1 => s_axis_video_TVALID,
      I2 => \^s_axis_video_tvalid_int_regslice\,
      I3 => \B_V_data_1_state_reg[0]_0\,
      O => \B_V_data_1_state[0]_i_1__3_n_5\
    );
\B_V_data_1_state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => \^s_axis_video_tvalid_int_regslice\,
      I1 => \B_V_data_1_state_reg[0]_0\,
      I2 => s_axis_video_TVALID,
      I3 => \^b_v_data_1_state_reg[1]_0\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__3_n_5\,
      Q => \^s_axis_video_tvalid_int_regslice\,
      R => RSTC
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => RSTC
    );
\axi_data_V_5_fu_106[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[0]\,
      I2 => B_V_data_1_sel,
      I3 => \axi_data_V_5_fu_106_reg[0]\,
      I4 => \axi_data_V_5_fu_106_reg[47]_0\(0),
      O => \B_V_data_1_payload_B_reg[47]_0\(0)
    );
\axi_data_V_5_fu_106[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[10]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[10]\,
      I2 => B_V_data_1_sel,
      I3 => \axi_data_V_5_fu_106_reg[0]\,
      I4 => \axi_data_V_5_fu_106_reg[47]_0\(10),
      O => \B_V_data_1_payload_B_reg[47]_0\(10)
    );
\axi_data_V_5_fu_106[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[11]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[11]\,
      I2 => B_V_data_1_sel,
      I3 => \axi_data_V_5_fu_106_reg[0]\,
      I4 => \axi_data_V_5_fu_106_reg[47]_0\(11),
      O => \B_V_data_1_payload_B_reg[47]_0\(11)
    );
\axi_data_V_5_fu_106[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[12]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[12]\,
      I2 => B_V_data_1_sel,
      I3 => \axi_data_V_5_fu_106_reg[0]\,
      I4 => \axi_data_V_5_fu_106_reg[47]_0\(12),
      O => \B_V_data_1_payload_B_reg[47]_0\(12)
    );
\axi_data_V_5_fu_106[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[13]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[13]\,
      I2 => B_V_data_1_sel,
      I3 => \axi_data_V_5_fu_106_reg[0]\,
      I4 => \axi_data_V_5_fu_106_reg[47]_0\(13),
      O => \B_V_data_1_payload_B_reg[47]_0\(13)
    );
\axi_data_V_5_fu_106[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[14]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[14]\,
      I2 => B_V_data_1_sel,
      I3 => \axi_data_V_5_fu_106_reg[0]\,
      I4 => \axi_data_V_5_fu_106_reg[47]_0\(14),
      O => \B_V_data_1_payload_B_reg[47]_0\(14)
    );
\axi_data_V_5_fu_106[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[15]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[15]\,
      I2 => B_V_data_1_sel,
      I3 => \axi_data_V_5_fu_106_reg[0]\,
      I4 => \axi_data_V_5_fu_106_reg[47]_0\(15),
      O => \B_V_data_1_payload_B_reg[47]_0\(15)
    );
\axi_data_V_5_fu_106[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[16]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[16]\,
      I2 => B_V_data_1_sel,
      I3 => \axi_data_V_5_fu_106_reg[0]\,
      I4 => \axi_data_V_5_fu_106_reg[47]_0\(16),
      O => \B_V_data_1_payload_B_reg[47]_0\(16)
    );
\axi_data_V_5_fu_106[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[17]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[17]\,
      I2 => B_V_data_1_sel,
      I3 => \axi_data_V_5_fu_106_reg[0]\,
      I4 => \axi_data_V_5_fu_106_reg[47]_0\(17),
      O => \B_V_data_1_payload_B_reg[47]_0\(17)
    );
\axi_data_V_5_fu_106[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[18]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[18]\,
      I2 => B_V_data_1_sel,
      I3 => \axi_data_V_5_fu_106_reg[0]\,
      I4 => \axi_data_V_5_fu_106_reg[47]_0\(18),
      O => \B_V_data_1_payload_B_reg[47]_0\(18)
    );
\axi_data_V_5_fu_106[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[19]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[19]\,
      I2 => B_V_data_1_sel,
      I3 => \axi_data_V_5_fu_106_reg[0]\,
      I4 => \axi_data_V_5_fu_106_reg[47]_0\(19),
      O => \B_V_data_1_payload_B_reg[47]_0\(19)
    );
\axi_data_V_5_fu_106[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[1]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[1]\,
      I2 => B_V_data_1_sel,
      I3 => \axi_data_V_5_fu_106_reg[0]\,
      I4 => \axi_data_V_5_fu_106_reg[47]_0\(1),
      O => \B_V_data_1_payload_B_reg[47]_0\(1)
    );
\axi_data_V_5_fu_106[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[20]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[20]\,
      I2 => B_V_data_1_sel,
      I3 => \axi_data_V_5_fu_106_reg[0]\,
      I4 => \axi_data_V_5_fu_106_reg[47]_0\(20),
      O => \B_V_data_1_payload_B_reg[47]_0\(20)
    );
\axi_data_V_5_fu_106[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[21]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[21]\,
      I2 => B_V_data_1_sel,
      I3 => \axi_data_V_5_fu_106_reg[0]\,
      I4 => \axi_data_V_5_fu_106_reg[47]_0\(21),
      O => \B_V_data_1_payload_B_reg[47]_0\(21)
    );
\axi_data_V_5_fu_106[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[22]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[22]\,
      I2 => B_V_data_1_sel,
      I3 => \axi_data_V_5_fu_106_reg[0]\,
      I4 => \axi_data_V_5_fu_106_reg[47]_0\(22),
      O => \B_V_data_1_payload_B_reg[47]_0\(22)
    );
\axi_data_V_5_fu_106[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[23]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[23]\,
      I2 => B_V_data_1_sel,
      I3 => \axi_data_V_5_fu_106_reg[0]\,
      I4 => \axi_data_V_5_fu_106_reg[47]_0\(23),
      O => \B_V_data_1_payload_B_reg[47]_0\(23)
    );
\axi_data_V_5_fu_106[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[24]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[24]\,
      I2 => B_V_data_1_sel,
      I3 => \axi_data_V_5_fu_106_reg[0]\,
      I4 => \axi_data_V_5_fu_106_reg[47]_0\(24),
      O => \B_V_data_1_payload_B_reg[47]_0\(24)
    );
\axi_data_V_5_fu_106[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[25]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[25]\,
      I2 => B_V_data_1_sel,
      I3 => \axi_data_V_5_fu_106_reg[0]\,
      I4 => \axi_data_V_5_fu_106_reg[47]_0\(25),
      O => \B_V_data_1_payload_B_reg[47]_0\(25)
    );
\axi_data_V_5_fu_106[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[26]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[26]\,
      I2 => B_V_data_1_sel,
      I3 => \axi_data_V_5_fu_106_reg[0]\,
      I4 => \axi_data_V_5_fu_106_reg[47]_0\(26),
      O => \B_V_data_1_payload_B_reg[47]_0\(26)
    );
\axi_data_V_5_fu_106[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[27]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[27]\,
      I2 => B_V_data_1_sel,
      I3 => \axi_data_V_5_fu_106_reg[0]\,
      I4 => \axi_data_V_5_fu_106_reg[47]_0\(27),
      O => \B_V_data_1_payload_B_reg[47]_0\(27)
    );
\axi_data_V_5_fu_106[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[28]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[28]\,
      I2 => B_V_data_1_sel,
      I3 => \axi_data_V_5_fu_106_reg[0]\,
      I4 => \axi_data_V_5_fu_106_reg[47]_0\(28),
      O => \B_V_data_1_payload_B_reg[47]_0\(28)
    );
\axi_data_V_5_fu_106[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[29]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[29]\,
      I2 => B_V_data_1_sel,
      I3 => \axi_data_V_5_fu_106_reg[0]\,
      I4 => \axi_data_V_5_fu_106_reg[47]_0\(29),
      O => \B_V_data_1_payload_B_reg[47]_0\(29)
    );
\axi_data_V_5_fu_106[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[2]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[2]\,
      I2 => B_V_data_1_sel,
      I3 => \axi_data_V_5_fu_106_reg[0]\,
      I4 => \axi_data_V_5_fu_106_reg[47]_0\(2),
      O => \B_V_data_1_payload_B_reg[47]_0\(2)
    );
\axi_data_V_5_fu_106[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[30]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[30]\,
      I2 => B_V_data_1_sel,
      I3 => \axi_data_V_5_fu_106_reg[0]\,
      I4 => \axi_data_V_5_fu_106_reg[47]_0\(30),
      O => \B_V_data_1_payload_B_reg[47]_0\(30)
    );
\axi_data_V_5_fu_106[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[31]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[31]\,
      I2 => B_V_data_1_sel,
      I3 => \axi_data_V_5_fu_106_reg[0]\,
      I4 => \axi_data_V_5_fu_106_reg[47]_0\(31),
      O => \B_V_data_1_payload_B_reg[47]_0\(31)
    );
\axi_data_V_5_fu_106[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[32]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[32]\,
      I2 => B_V_data_1_sel,
      I3 => \axi_data_V_5_fu_106_reg[0]\,
      I4 => \axi_data_V_5_fu_106_reg[47]_0\(32),
      O => \B_V_data_1_payload_B_reg[47]_0\(32)
    );
\axi_data_V_5_fu_106[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[33]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[33]\,
      I2 => B_V_data_1_sel,
      I3 => \axi_data_V_5_fu_106_reg[0]\,
      I4 => \axi_data_V_5_fu_106_reg[47]_0\(33),
      O => \B_V_data_1_payload_B_reg[47]_0\(33)
    );
\axi_data_V_5_fu_106[34]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[34]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[34]\,
      I2 => B_V_data_1_sel,
      I3 => \axi_data_V_5_fu_106_reg[0]\,
      I4 => \axi_data_V_5_fu_106_reg[47]_0\(34),
      O => \B_V_data_1_payload_B_reg[47]_0\(34)
    );
\axi_data_V_5_fu_106[35]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[35]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[35]\,
      I2 => B_V_data_1_sel,
      I3 => \axi_data_V_5_fu_106_reg[0]\,
      I4 => \axi_data_V_5_fu_106_reg[47]_0\(35),
      O => \B_V_data_1_payload_B_reg[47]_0\(35)
    );
\axi_data_V_5_fu_106[36]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[36]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[36]\,
      I2 => B_V_data_1_sel,
      I3 => \axi_data_V_5_fu_106_reg[0]\,
      I4 => \axi_data_V_5_fu_106_reg[47]_0\(36),
      O => \B_V_data_1_payload_B_reg[47]_0\(36)
    );
\axi_data_V_5_fu_106[37]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[37]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[37]\,
      I2 => B_V_data_1_sel,
      I3 => \axi_data_V_5_fu_106_reg[0]\,
      I4 => \axi_data_V_5_fu_106_reg[47]_0\(37),
      O => \B_V_data_1_payload_B_reg[47]_0\(37)
    );
\axi_data_V_5_fu_106[38]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[38]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[38]\,
      I2 => B_V_data_1_sel,
      I3 => \axi_data_V_5_fu_106_reg[0]\,
      I4 => \axi_data_V_5_fu_106_reg[47]_0\(38),
      O => \B_V_data_1_payload_B_reg[47]_0\(38)
    );
\axi_data_V_5_fu_106[39]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[39]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[39]\,
      I2 => B_V_data_1_sel,
      I3 => \axi_data_V_5_fu_106_reg[0]\,
      I4 => \axi_data_V_5_fu_106_reg[47]_0\(39),
      O => \B_V_data_1_payload_B_reg[47]_0\(39)
    );
\axi_data_V_5_fu_106[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[3]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[3]\,
      I2 => B_V_data_1_sel,
      I3 => \axi_data_V_5_fu_106_reg[0]\,
      I4 => \axi_data_V_5_fu_106_reg[47]_0\(3),
      O => \B_V_data_1_payload_B_reg[47]_0\(3)
    );
\axi_data_V_5_fu_106[40]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[40]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[40]\,
      I2 => B_V_data_1_sel,
      I3 => \axi_data_V_5_fu_106_reg[0]\,
      I4 => \axi_data_V_5_fu_106_reg[47]_0\(40),
      O => \B_V_data_1_payload_B_reg[47]_0\(40)
    );
\axi_data_V_5_fu_106[41]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[41]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[41]\,
      I2 => B_V_data_1_sel,
      I3 => \axi_data_V_5_fu_106_reg[0]\,
      I4 => \axi_data_V_5_fu_106_reg[47]_0\(41),
      O => \B_V_data_1_payload_B_reg[47]_0\(41)
    );
\axi_data_V_5_fu_106[42]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[42]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[42]\,
      I2 => B_V_data_1_sel,
      I3 => \axi_data_V_5_fu_106_reg[0]\,
      I4 => \axi_data_V_5_fu_106_reg[47]_0\(42),
      O => \B_V_data_1_payload_B_reg[47]_0\(42)
    );
\axi_data_V_5_fu_106[43]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[43]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[43]\,
      I2 => B_V_data_1_sel,
      I3 => \axi_data_V_5_fu_106_reg[0]\,
      I4 => \axi_data_V_5_fu_106_reg[47]_0\(43),
      O => \B_V_data_1_payload_B_reg[47]_0\(43)
    );
\axi_data_V_5_fu_106[44]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[44]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[44]\,
      I2 => B_V_data_1_sel,
      I3 => \axi_data_V_5_fu_106_reg[0]\,
      I4 => \axi_data_V_5_fu_106_reg[47]_0\(44),
      O => \B_V_data_1_payload_B_reg[47]_0\(44)
    );
\axi_data_V_5_fu_106[45]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[45]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[45]\,
      I2 => B_V_data_1_sel,
      I3 => \axi_data_V_5_fu_106_reg[0]\,
      I4 => \axi_data_V_5_fu_106_reg[47]_0\(45),
      O => \B_V_data_1_payload_B_reg[47]_0\(45)
    );
\axi_data_V_5_fu_106[46]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[46]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[46]\,
      I2 => B_V_data_1_sel,
      I3 => \axi_data_V_5_fu_106_reg[0]\,
      I4 => \axi_data_V_5_fu_106_reg[47]_0\(46),
      O => \B_V_data_1_payload_B_reg[47]_0\(46)
    );
\axi_data_V_5_fu_106[47]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[47]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[47]\,
      I2 => B_V_data_1_sel,
      I3 => \axi_data_V_5_fu_106_reg[0]\,
      I4 => \axi_data_V_5_fu_106_reg[47]_0\(47),
      O => \B_V_data_1_payload_B_reg[47]_0\(47)
    );
\axi_data_V_5_fu_106[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[4]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[4]\,
      I2 => B_V_data_1_sel,
      I3 => \axi_data_V_5_fu_106_reg[0]\,
      I4 => \axi_data_V_5_fu_106_reg[47]_0\(4),
      O => \B_V_data_1_payload_B_reg[47]_0\(4)
    );
\axi_data_V_5_fu_106[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[5]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[5]\,
      I2 => B_V_data_1_sel,
      I3 => \axi_data_V_5_fu_106_reg[0]\,
      I4 => \axi_data_V_5_fu_106_reg[47]_0\(5),
      O => \B_V_data_1_payload_B_reg[47]_0\(5)
    );
\axi_data_V_5_fu_106[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[6]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[6]\,
      I2 => B_V_data_1_sel,
      I3 => \axi_data_V_5_fu_106_reg[0]\,
      I4 => \axi_data_V_5_fu_106_reg[47]_0\(6),
      O => \B_V_data_1_payload_B_reg[47]_0\(6)
    );
\axi_data_V_5_fu_106[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[7]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[7]\,
      I2 => B_V_data_1_sel,
      I3 => \axi_data_V_5_fu_106_reg[0]\,
      I4 => \axi_data_V_5_fu_106_reg[47]_0\(7),
      O => \B_V_data_1_payload_B_reg[47]_0\(7)
    );
\axi_data_V_5_fu_106[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[8]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[8]\,
      I2 => B_V_data_1_sel,
      I3 => \axi_data_V_5_fu_106_reg[0]\,
      I4 => \axi_data_V_5_fu_106_reg[47]_0\(8),
      O => \B_V_data_1_payload_B_reg[47]_0\(8)
    );
\axi_data_V_5_fu_106[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[9]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[9]\,
      I2 => B_V_data_1_sel,
      I3 => \axi_data_V_5_fu_106_reg[0]\,
      I4 => \axi_data_V_5_fu_106_reg[47]_0\(9),
      O => \B_V_data_1_payload_B_reg[47]_0\(9)
    );
\axi_data_V_fu_108[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \axi_data_V_fu_108_reg[47]\(0),
      I1 => \axi_data_V_fu_108_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[0]\,
      I3 => \B_V_data_1_payload_A_reg_n_5_[0]\,
      I4 => B_V_data_1_sel,
      O => \axi_data_V_5_fu_106_reg[47]\(0)
    );
\axi_data_V_fu_108[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \axi_data_V_fu_108_reg[47]\(10),
      I1 => \axi_data_V_fu_108_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[10]\,
      I3 => \B_V_data_1_payload_A_reg_n_5_[10]\,
      I4 => B_V_data_1_sel,
      O => \axi_data_V_5_fu_106_reg[47]\(10)
    );
\axi_data_V_fu_108[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \axi_data_V_fu_108_reg[47]\(11),
      I1 => \axi_data_V_fu_108_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[11]\,
      I3 => \B_V_data_1_payload_A_reg_n_5_[11]\,
      I4 => B_V_data_1_sel,
      O => \axi_data_V_5_fu_106_reg[47]\(11)
    );
\axi_data_V_fu_108[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \axi_data_V_fu_108_reg[47]\(12),
      I1 => \axi_data_V_fu_108_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[12]\,
      I3 => \B_V_data_1_payload_A_reg_n_5_[12]\,
      I4 => B_V_data_1_sel,
      O => \axi_data_V_5_fu_106_reg[47]\(12)
    );
\axi_data_V_fu_108[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \axi_data_V_fu_108_reg[47]\(13),
      I1 => \axi_data_V_fu_108_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[13]\,
      I3 => \B_V_data_1_payload_A_reg_n_5_[13]\,
      I4 => B_V_data_1_sel,
      O => \axi_data_V_5_fu_106_reg[47]\(13)
    );
\axi_data_V_fu_108[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \axi_data_V_fu_108_reg[47]\(14),
      I1 => \axi_data_V_fu_108_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[14]\,
      I3 => \B_V_data_1_payload_A_reg_n_5_[14]\,
      I4 => B_V_data_1_sel,
      O => \axi_data_V_5_fu_106_reg[47]\(14)
    );
\axi_data_V_fu_108[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \axi_data_V_fu_108_reg[47]\(15),
      I1 => \axi_data_V_fu_108_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[15]\,
      I3 => \B_V_data_1_payload_A_reg_n_5_[15]\,
      I4 => B_V_data_1_sel,
      O => \axi_data_V_5_fu_106_reg[47]\(15)
    );
\axi_data_V_fu_108[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \axi_data_V_fu_108_reg[47]\(16),
      I1 => \axi_data_V_fu_108_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[16]\,
      I3 => \B_V_data_1_payload_A_reg_n_5_[16]\,
      I4 => B_V_data_1_sel,
      O => \axi_data_V_5_fu_106_reg[47]\(16)
    );
\axi_data_V_fu_108[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \axi_data_V_fu_108_reg[47]\(17),
      I1 => \axi_data_V_fu_108_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[17]\,
      I3 => \B_V_data_1_payload_A_reg_n_5_[17]\,
      I4 => B_V_data_1_sel,
      O => \axi_data_V_5_fu_106_reg[47]\(17)
    );
\axi_data_V_fu_108[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \axi_data_V_fu_108_reg[47]\(18),
      I1 => \axi_data_V_fu_108_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[18]\,
      I3 => \B_V_data_1_payload_A_reg_n_5_[18]\,
      I4 => B_V_data_1_sel,
      O => \axi_data_V_5_fu_106_reg[47]\(18)
    );
\axi_data_V_fu_108[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \axi_data_V_fu_108_reg[47]\(19),
      I1 => \axi_data_V_fu_108_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[19]\,
      I3 => \B_V_data_1_payload_A_reg_n_5_[19]\,
      I4 => B_V_data_1_sel,
      O => \axi_data_V_5_fu_106_reg[47]\(19)
    );
\axi_data_V_fu_108[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \axi_data_V_fu_108_reg[47]\(1),
      I1 => \axi_data_V_fu_108_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[1]\,
      I3 => \B_V_data_1_payload_A_reg_n_5_[1]\,
      I4 => B_V_data_1_sel,
      O => \axi_data_V_5_fu_106_reg[47]\(1)
    );
\axi_data_V_fu_108[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \axi_data_V_fu_108_reg[47]\(20),
      I1 => \axi_data_V_fu_108_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[20]\,
      I3 => \B_V_data_1_payload_A_reg_n_5_[20]\,
      I4 => B_V_data_1_sel,
      O => \axi_data_V_5_fu_106_reg[47]\(20)
    );
\axi_data_V_fu_108[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \axi_data_V_fu_108_reg[47]\(21),
      I1 => \axi_data_V_fu_108_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[21]\,
      I3 => \B_V_data_1_payload_A_reg_n_5_[21]\,
      I4 => B_V_data_1_sel,
      O => \axi_data_V_5_fu_106_reg[47]\(21)
    );
\axi_data_V_fu_108[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \axi_data_V_fu_108_reg[47]\(22),
      I1 => \axi_data_V_fu_108_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[22]\,
      I3 => \B_V_data_1_payload_A_reg_n_5_[22]\,
      I4 => B_V_data_1_sel,
      O => \axi_data_V_5_fu_106_reg[47]\(22)
    );
\axi_data_V_fu_108[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \axi_data_V_fu_108_reg[47]\(23),
      I1 => \axi_data_V_fu_108_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[23]\,
      I3 => \B_V_data_1_payload_A_reg_n_5_[23]\,
      I4 => B_V_data_1_sel,
      O => \axi_data_V_5_fu_106_reg[47]\(23)
    );
\axi_data_V_fu_108[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \axi_data_V_fu_108_reg[47]\(24),
      I1 => \axi_data_V_fu_108_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[24]\,
      I3 => \B_V_data_1_payload_A_reg_n_5_[24]\,
      I4 => B_V_data_1_sel,
      O => \axi_data_V_5_fu_106_reg[47]\(24)
    );
\axi_data_V_fu_108[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \axi_data_V_fu_108_reg[47]\(25),
      I1 => \axi_data_V_fu_108_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[25]\,
      I3 => \B_V_data_1_payload_A_reg_n_5_[25]\,
      I4 => B_V_data_1_sel,
      O => \axi_data_V_5_fu_106_reg[47]\(25)
    );
\axi_data_V_fu_108[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \axi_data_V_fu_108_reg[47]\(26),
      I1 => \axi_data_V_fu_108_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[26]\,
      I3 => \B_V_data_1_payload_A_reg_n_5_[26]\,
      I4 => B_V_data_1_sel,
      O => \axi_data_V_5_fu_106_reg[47]\(26)
    );
\axi_data_V_fu_108[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \axi_data_V_fu_108_reg[47]\(27),
      I1 => \axi_data_V_fu_108_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[27]\,
      I3 => \B_V_data_1_payload_A_reg_n_5_[27]\,
      I4 => B_V_data_1_sel,
      O => \axi_data_V_5_fu_106_reg[47]\(27)
    );
\axi_data_V_fu_108[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \axi_data_V_fu_108_reg[47]\(28),
      I1 => \axi_data_V_fu_108_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[28]\,
      I3 => \B_V_data_1_payload_A_reg_n_5_[28]\,
      I4 => B_V_data_1_sel,
      O => \axi_data_V_5_fu_106_reg[47]\(28)
    );
\axi_data_V_fu_108[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \axi_data_V_fu_108_reg[47]\(29),
      I1 => \axi_data_V_fu_108_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[29]\,
      I3 => \B_V_data_1_payload_A_reg_n_5_[29]\,
      I4 => B_V_data_1_sel,
      O => \axi_data_V_5_fu_106_reg[47]\(29)
    );
\axi_data_V_fu_108[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \axi_data_V_fu_108_reg[47]\(2),
      I1 => \axi_data_V_fu_108_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[2]\,
      I3 => \B_V_data_1_payload_A_reg_n_5_[2]\,
      I4 => B_V_data_1_sel,
      O => \axi_data_V_5_fu_106_reg[47]\(2)
    );
\axi_data_V_fu_108[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \axi_data_V_fu_108_reg[47]\(30),
      I1 => \axi_data_V_fu_108_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[30]\,
      I3 => \B_V_data_1_payload_A_reg_n_5_[30]\,
      I4 => B_V_data_1_sel,
      O => \axi_data_V_5_fu_106_reg[47]\(30)
    );
\axi_data_V_fu_108[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \axi_data_V_fu_108_reg[47]\(31),
      I1 => \axi_data_V_fu_108_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[31]\,
      I3 => \B_V_data_1_payload_A_reg_n_5_[31]\,
      I4 => B_V_data_1_sel,
      O => \axi_data_V_5_fu_106_reg[47]\(31)
    );
\axi_data_V_fu_108[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \axi_data_V_fu_108_reg[47]\(32),
      I1 => \axi_data_V_fu_108_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[32]\,
      I3 => \B_V_data_1_payload_A_reg_n_5_[32]\,
      I4 => B_V_data_1_sel,
      O => \axi_data_V_5_fu_106_reg[47]\(32)
    );
\axi_data_V_fu_108[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \axi_data_V_fu_108_reg[47]\(33),
      I1 => \axi_data_V_fu_108_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[33]\,
      I3 => \B_V_data_1_payload_A_reg_n_5_[33]\,
      I4 => B_V_data_1_sel,
      O => \axi_data_V_5_fu_106_reg[47]\(33)
    );
\axi_data_V_fu_108[34]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \axi_data_V_fu_108_reg[47]\(34),
      I1 => \axi_data_V_fu_108_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[34]\,
      I3 => \B_V_data_1_payload_A_reg_n_5_[34]\,
      I4 => B_V_data_1_sel,
      O => \axi_data_V_5_fu_106_reg[47]\(34)
    );
\axi_data_V_fu_108[35]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \axi_data_V_fu_108_reg[47]\(35),
      I1 => \axi_data_V_fu_108_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[35]\,
      I3 => \B_V_data_1_payload_A_reg_n_5_[35]\,
      I4 => B_V_data_1_sel,
      O => \axi_data_V_5_fu_106_reg[47]\(35)
    );
\axi_data_V_fu_108[36]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \axi_data_V_fu_108_reg[47]\(36),
      I1 => \axi_data_V_fu_108_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[36]\,
      I3 => \B_V_data_1_payload_A_reg_n_5_[36]\,
      I4 => B_V_data_1_sel,
      O => \axi_data_V_5_fu_106_reg[47]\(36)
    );
\axi_data_V_fu_108[37]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \axi_data_V_fu_108_reg[47]\(37),
      I1 => \axi_data_V_fu_108_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[37]\,
      I3 => \B_V_data_1_payload_A_reg_n_5_[37]\,
      I4 => B_V_data_1_sel,
      O => \axi_data_V_5_fu_106_reg[47]\(37)
    );
\axi_data_V_fu_108[38]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \axi_data_V_fu_108_reg[47]\(38),
      I1 => \axi_data_V_fu_108_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[38]\,
      I3 => \B_V_data_1_payload_A_reg_n_5_[38]\,
      I4 => B_V_data_1_sel,
      O => \axi_data_V_5_fu_106_reg[47]\(38)
    );
\axi_data_V_fu_108[39]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \axi_data_V_fu_108_reg[47]\(39),
      I1 => \axi_data_V_fu_108_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[39]\,
      I3 => \B_V_data_1_payload_A_reg_n_5_[39]\,
      I4 => B_V_data_1_sel,
      O => \axi_data_V_5_fu_106_reg[47]\(39)
    );
\axi_data_V_fu_108[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \axi_data_V_fu_108_reg[47]\(3),
      I1 => \axi_data_V_fu_108_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[3]\,
      I3 => \B_V_data_1_payload_A_reg_n_5_[3]\,
      I4 => B_V_data_1_sel,
      O => \axi_data_V_5_fu_106_reg[47]\(3)
    );
\axi_data_V_fu_108[40]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \axi_data_V_fu_108_reg[47]\(40),
      I1 => \axi_data_V_fu_108_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[40]\,
      I3 => \B_V_data_1_payload_A_reg_n_5_[40]\,
      I4 => B_V_data_1_sel,
      O => \axi_data_V_5_fu_106_reg[47]\(40)
    );
\axi_data_V_fu_108[41]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \axi_data_V_fu_108_reg[47]\(41),
      I1 => \axi_data_V_fu_108_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[41]\,
      I3 => \B_V_data_1_payload_A_reg_n_5_[41]\,
      I4 => B_V_data_1_sel,
      O => \axi_data_V_5_fu_106_reg[47]\(41)
    );
\axi_data_V_fu_108[42]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \axi_data_V_fu_108_reg[47]\(42),
      I1 => \axi_data_V_fu_108_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[42]\,
      I3 => \B_V_data_1_payload_A_reg_n_5_[42]\,
      I4 => B_V_data_1_sel,
      O => \axi_data_V_5_fu_106_reg[47]\(42)
    );
\axi_data_V_fu_108[43]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \axi_data_V_fu_108_reg[47]\(43),
      I1 => \axi_data_V_fu_108_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[43]\,
      I3 => \B_V_data_1_payload_A_reg_n_5_[43]\,
      I4 => B_V_data_1_sel,
      O => \axi_data_V_5_fu_106_reg[47]\(43)
    );
\axi_data_V_fu_108[44]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \axi_data_V_fu_108_reg[47]\(44),
      I1 => \axi_data_V_fu_108_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[44]\,
      I3 => \B_V_data_1_payload_A_reg_n_5_[44]\,
      I4 => B_V_data_1_sel,
      O => \axi_data_V_5_fu_106_reg[47]\(44)
    );
\axi_data_V_fu_108[45]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \axi_data_V_fu_108_reg[47]\(45),
      I1 => \axi_data_V_fu_108_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[45]\,
      I3 => \B_V_data_1_payload_A_reg_n_5_[45]\,
      I4 => B_V_data_1_sel,
      O => \axi_data_V_5_fu_106_reg[47]\(45)
    );
\axi_data_V_fu_108[46]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \axi_data_V_fu_108_reg[47]\(46),
      I1 => \axi_data_V_fu_108_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[46]\,
      I3 => \B_V_data_1_payload_A_reg_n_5_[46]\,
      I4 => B_V_data_1_sel,
      O => \axi_data_V_5_fu_106_reg[47]\(46)
    );
\axi_data_V_fu_108[47]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \axi_data_V_fu_108_reg[47]\(47),
      I1 => \axi_data_V_fu_108_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[47]\,
      I3 => \B_V_data_1_payload_A_reg_n_5_[47]\,
      I4 => B_V_data_1_sel,
      O => \axi_data_V_5_fu_106_reg[47]\(47)
    );
\axi_data_V_fu_108[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \axi_data_V_fu_108_reg[47]\(4),
      I1 => \axi_data_V_fu_108_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[4]\,
      I3 => \B_V_data_1_payload_A_reg_n_5_[4]\,
      I4 => B_V_data_1_sel,
      O => \axi_data_V_5_fu_106_reg[47]\(4)
    );
\axi_data_V_fu_108[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \axi_data_V_fu_108_reg[47]\(5),
      I1 => \axi_data_V_fu_108_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[5]\,
      I3 => \B_V_data_1_payload_A_reg_n_5_[5]\,
      I4 => B_V_data_1_sel,
      O => \axi_data_V_5_fu_106_reg[47]\(5)
    );
\axi_data_V_fu_108[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \axi_data_V_fu_108_reg[47]\(6),
      I1 => \axi_data_V_fu_108_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[6]\,
      I3 => \B_V_data_1_payload_A_reg_n_5_[6]\,
      I4 => B_V_data_1_sel,
      O => \axi_data_V_5_fu_106_reg[47]\(6)
    );
\axi_data_V_fu_108[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \axi_data_V_fu_108_reg[47]\(7),
      I1 => \axi_data_V_fu_108_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[7]\,
      I3 => \B_V_data_1_payload_A_reg_n_5_[7]\,
      I4 => B_V_data_1_sel,
      O => \axi_data_V_5_fu_106_reg[47]\(7)
    );
\axi_data_V_fu_108[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \axi_data_V_fu_108_reg[47]\(8),
      I1 => \axi_data_V_fu_108_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[8]\,
      I3 => \B_V_data_1_payload_A_reg_n_5_[8]\,
      I4 => B_V_data_1_sel,
      O => \axi_data_V_5_fu_106_reg[47]\(8)
    );
\axi_data_V_fu_108[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \axi_data_V_fu_108_reg[47]\(9),
      I1 => \axi_data_V_fu_108_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[9]\,
      I3 => \B_V_data_1_payload_A_reg_n_5_[9]\,
      I4 => B_V_data_1_sel,
      O => \axi_data_V_5_fu_106_reg[47]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_tpg_0_0_design_1_v_tpg_0_0_regslice_both__parameterized1\ is
  port (
    m_axis_video_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    RSTC : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TVALID : in STD_LOGIC;
    grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TLAST : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_tpg_0_0_design_1_v_tpg_0_0_regslice_both__parameterized1\ : entity is "design_1_v_tpg_0_0_regslice_both";
end \design_1_v_tpg_0_0_design_1_v_tpg_0_0_regslice_both__parameterized1\;

architecture STRUCTURE of \design_1_v_tpg_0_0_design_1_v_tpg_0_0_regslice_both__parameterized1\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__2_n_5\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1__2_n_5\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__4_n_5\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__1_n_5\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_5_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_5_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__4\ : label is "soft_lutpair600";
  attribute SOFT_HLUTNM of \B_V_data_1_sel_wr_i_1__1\ : label is "soft_lutpair599";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__3\ : label is "soft_lutpair599";
  attribute SOFT_HLUTNM of \m_axis_video_TLAST[0]_INST_0\ : label is "soft_lutpair600";
begin
\B_V_data_1_payload_A[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TLAST,
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_5_[1]\,
      I3 => \B_V_data_1_state_reg_n_5_[0]\,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__2_n_5\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__2_n_5\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TLAST,
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_5_[1]\,
      I3 => \B_V_data_1_state_reg_n_5_[0]\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1__2_n_5\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__2_n_5\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_5_[0]\,
      I1 => m_axis_video_TREADY,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__4_n_5\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__4_n_5\,
      Q => B_V_data_1_sel,
      R => RSTC
    );
\B_V_data_1_sel_wr_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_5_[1]\,
      I1 => grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TVALID,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__1_n_5\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__1_n_5\,
      Q => B_V_data_1_sel_wr,
      R => RSTC
    );
\B_V_data_1_state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8C80888"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_5_[0]\,
      I1 => ap_rst_n,
      I2 => \B_V_data_1_state_reg_n_5_[1]\,
      I3 => m_axis_video_TREADY,
      I4 => grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TVALID,
      O => \B_V_data_1_state[0]_i_1__0_n_5\
    );
\B_V_data_1_state[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAFF"
    )
        port map (
      I0 => m_axis_video_TREADY,
      I1 => grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TVALID,
      I2 => \B_V_data_1_state_reg_n_5_[1]\,
      I3 => \B_V_data_1_state_reg_n_5_[0]\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__0_n_5\,
      Q => \B_V_data_1_state_reg_n_5_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_5_[1]\,
      R => RSTC
    );
\m_axis_video_TLAST[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => m_axis_video_TLAST(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_tpg_0_0_design_1_v_tpg_0_0_regslice_both__parameterized1_0\ is
  port (
    m_axis_video_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    RSTC : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TVALID : in STD_LOGIC;
    grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TUSER : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_tpg_0_0_design_1_v_tpg_0_0_regslice_both__parameterized1_0\ : entity is "design_1_v_tpg_0_0_regslice_both";
end \design_1_v_tpg_0_0_design_1_v_tpg_0_0_regslice_both__parameterized1_0\;

architecture STRUCTURE of \design_1_v_tpg_0_0_design_1_v_tpg_0_0_regslice_both__parameterized1_0\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__1_n_5\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1__1_n_5\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__3_n_5\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__0_n_5\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1_n_5\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_5_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_5_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__3\ : label is "soft_lutpair602";
  attribute SOFT_HLUTNM of \B_V_data_1_sel_wr_i_1__0\ : label is "soft_lutpair601";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__2\ : label is "soft_lutpair601";
  attribute SOFT_HLUTNM of \m_axis_video_TUSER[0]_INST_0\ : label is "soft_lutpair602";
begin
\B_V_data_1_payload_A[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TUSER,
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_5_[1]\,
      I3 => \B_V_data_1_state_reg_n_5_[0]\,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__1_n_5\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__1_n_5\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TUSER,
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_5_[1]\,
      I3 => \B_V_data_1_state_reg_n_5_[0]\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1__1_n_5\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__1_n_5\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_5_[0]\,
      I1 => m_axis_video_TREADY,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__3_n_5\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__3_n_5\,
      Q => B_V_data_1_sel,
      R => RSTC
    );
\B_V_data_1_sel_wr_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_5_[1]\,
      I1 => grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TVALID,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__0_n_5\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__0_n_5\,
      Q => B_V_data_1_sel_wr,
      R => RSTC
    );
\B_V_data_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8C80888"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_5_[0]\,
      I1 => ap_rst_n,
      I2 => \B_V_data_1_state_reg_n_5_[1]\,
      I3 => m_axis_video_TREADY,
      I4 => grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TVALID,
      O => \B_V_data_1_state[0]_i_1_n_5\
    );
\B_V_data_1_state[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAFF"
    )
        port map (
      I0 => m_axis_video_TREADY,
      I1 => grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TVALID,
      I2 => \B_V_data_1_state_reg_n_5_[1]\,
      I3 => \B_V_data_1_state_reg_n_5_[0]\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1_n_5\,
      Q => \B_V_data_1_state_reg_n_5_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_5_[1]\,
      R => RSTC
    );
\m_axis_video_TUSER[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => m_axis_video_TUSER(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_tpg_0_0_design_1_v_tpg_0_0_regslice_both__parameterized1_2\ is
  port (
    \axi_last_V_2_reg_138_reg[0]\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[0]_0\ : out STD_LOGIC;
    s_axis_video_TLAST_int_regslice : out STD_LOGIC;
    RSTC : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    axi_last_V_2_reg_138 : in STD_LOGIC;
    \axi_last_V_fu_112_reg[0]\ : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg : in STD_LOGIC;
    s_axis_video_TVALID_int_regslice : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_axi_last_V_out : in STD_LOGIC;
    B_V_data_1_sel_rd_reg_0 : in STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    s_axis_video_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_tpg_0_0_design_1_v_tpg_0_0_regslice_both__parameterized1_2\ : entity is "design_1_v_tpg_0_0_regslice_both";
end \design_1_v_tpg_0_0_design_1_v_tpg_0_0_regslice_both__parameterized1_2\;

architecture STRUCTURE of \design_1_v_tpg_0_0_design_1_v_tpg_0_0_regslice_both__parameterized1_2\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__0_n_5\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1__0_n_5\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal B_V_data_1_sel_rd_i_1_n_5 : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__4_n_5\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__1_n_5\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_5_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_5_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \axi_last_V_4_reg_97[0]_i_2\ : label is "soft_lutpair603";
  attribute SOFT_HLUTNM of \axi_last_V_fu_112[0]_i_1\ : label is "soft_lutpair603";
begin
\B_V_data_1_payload_A[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => s_axis_video_TLAST(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_5_[1]\,
      I3 => \B_V_data_1_state_reg_n_5_[0]\,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__0_n_5\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__0_n_5\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => s_axis_video_TLAST(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_5_[1]\,
      I3 => \B_V_data_1_state_reg_n_5_[0]\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1__0_n_5\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__0_n_5\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
B_V_data_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_5_[0]\,
      I1 => B_V_data_1_sel_rd_reg_0,
      I2 => B_V_data_1_sel,
      O => B_V_data_1_sel_rd_i_1_n_5
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_i_1_n_5,
      Q => B_V_data_1_sel,
      R => RSTC
    );
\B_V_data_1_sel_wr_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_5_[1]\,
      I1 => s_axis_video_TVALID,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__4_n_5\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__4_n_5\,
      Q => B_V_data_1_sel_wr,
      R => RSTC
    );
\B_V_data_1_state[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D8F8"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_5_[1]\,
      I1 => s_axis_video_TVALID,
      I2 => \B_V_data_1_state_reg_n_5_[0]\,
      I3 => B_V_data_1_sel_rd_reg_0,
      O => \B_V_data_1_state[0]_i_1__1_n_5\
    );
\B_V_data_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_5_[0]\,
      I1 => B_V_data_1_sel_rd_reg_0,
      I2 => s_axis_video_TVALID,
      I3 => \B_V_data_1_state_reg_n_5_[1]\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__1_n_5\,
      Q => \B_V_data_1_state_reg_n_5_[0]\,
      R => RSTC
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_5_[1]\,
      R => RSTC
    );
\axi_last_V_4_reg_97[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => s_axis_video_TLAST_int_regslice
    );
\axi_last_V_fu_112[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_last_V_2_reg_138,
      I1 => \axi_last_V_fu_112_reg[0]\,
      I2 => B_V_data_1_payload_B,
      I3 => B_V_data_1_sel,
      I4 => B_V_data_1_payload_A,
      O => \axi_last_V_2_reg_138_reg[0]\
    );
\axi_last_V_fu_46[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg,
      I4 => s_axis_video_TVALID_int_regslice,
      I5 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_axi_last_V_out,
      O => \B_V_data_1_payload_B_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_tpg_0_0_design_1_v_tpg_0_0_regslice_both__parameterized1_3\ is
  port (
    ap_done_reg1 : out STD_LOGIC;
    \B_V_data_1_payload_A_reg[0]_0\ : out STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg_reg : out STD_LOGIC;
    RSTC : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_axis_video_TVALID_int_regslice : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg : in STD_LOGIC;
    ap_done_cache : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    B_V_data_1_sel_rd_reg_0 : in STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    s_axis_video_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_tpg_0_0_design_1_v_tpg_0_0_regslice_both__parameterized1_3\ : entity is "design_1_v_tpg_0_0_regslice_both";
end \design_1_v_tpg_0_0_design_1_v_tpg_0_0_regslice_both__parameterized1_3\;

architecture STRUCTURE of \design_1_v_tpg_0_0_design_1_v_tpg_0_0_regslice_both__parameterized1_3\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1_n_5\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1_n_5\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__0_n_5\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__3_n_5\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__2_n_5\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_5_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_5_[1]\ : STD_LOGIC;
begin
\B_V_data_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => s_axis_video_TUSER(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_5_[1]\,
      I3 => \B_V_data_1_state_reg_n_5_[0]\,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1_n_5\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1_n_5\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => s_axis_video_TUSER(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_5_[1]\,
      I3 => \B_V_data_1_state_reg_n_5_[0]\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1_n_5\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1_n_5\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_5_[0]\,
      I1 => B_V_data_1_sel_rd_reg_0,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__0_n_5\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__0_n_5\,
      Q => B_V_data_1_sel,
      R => RSTC
    );
\B_V_data_1_sel_wr_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_5_[1]\,
      I1 => s_axis_video_TVALID,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__3_n_5\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__3_n_5\,
      Q => B_V_data_1_sel_wr,
      R => RSTC
    );
\B_V_data_1_state[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D8F8"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_5_[1]\,
      I1 => s_axis_video_TVALID,
      I2 => \B_V_data_1_state_reg_n_5_[0]\,
      I3 => B_V_data_1_sel_rd_reg_0,
      O => \B_V_data_1_state[0]_i_1__2_n_5\
    );
\B_V_data_1_state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_5_[0]\,
      I1 => B_V_data_1_sel_rd_reg_0,
      I2 => s_axis_video_TVALID,
      I3 => \B_V_data_1_state_reg_n_5_[1]\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__2_n_5\,
      Q => \B_V_data_1_state_reg_n_5_[0]\,
      R => RSTC
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_5_[1]\,
      R => RSTC
    );
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
        port map (
      I0 => B_V_data_1_payload_A,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_B,
      I3 => s_axis_video_TVALID_int_regslice,
      I4 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg,
      O => ap_done_reg1
    );
ap_done_cache_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200FFFFE2000000"
    )
        port map (
      I0 => B_V_data_1_payload_A,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_B,
      I3 => s_axis_video_TVALID_int_regslice,
      I4 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg,
      I5 => ap_done_cache,
      O => \B_V_data_1_payload_A_reg[0]_0\
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2A222AAA"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg,
      I1 => s_axis_video_TVALID_int_regslice,
      I2 => B_V_data_1_payload_B,
      I3 => B_V_data_1_sel,
      I4 => B_V_data_1_payload_A,
      I5 => SR(0),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0 is
  port (
    start_for_MultiPixStream2AXIvideo_U0_full_n : out STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_start : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    tpgForeground_U0_ap_start : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    RSTC : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0 is
  signal \^multipixstream2axivideo_u0_ap_start\ : STD_LOGIC;
  signal \internal_empty_n_i_1__3_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_1__3_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_2__0_n_5\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__3_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__0_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \^start_for_multipixstream2axivideo_u0_full_n\ : STD_LOGIC;
begin
  MultiPixStream2AXIvideo_U0_ap_start <= \^multipixstream2axivideo_u0_ap_start\;
  start_for_MultiPixStream2AXIvideo_U0_full_n <= \^start_for_multipixstream2axivideo_u0_full_n\;
\internal_empty_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF0F0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[1]\,
      I1 => \mOutPtr_reg_n_5_[0]\,
      I2 => internal_empty_n_reg_0,
      I3 => \internal_full_n_i_2__0_n_5\,
      I4 => \^multipixstream2axivideo_u0_ap_start\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__3_n_5\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__3_n_5\,
      Q => \^multipixstream2axivideo_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFDDD5DDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^start_for_multipixstream2axivideo_u0_full_n\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      I3 => \mOutPtr_reg_n_5_[0]\,
      I4 => \internal_full_n_i_2__0_n_5\,
      I5 => internal_empty_n_reg_0,
      O => \internal_full_n_i_1__3_n_5\
    );
\internal_full_n_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^start_for_multipixstream2axivideo_u0_full_n\,
      I1 => tpgForeground_U0_ap_start,
      I2 => start_once_reg,
      O => \internal_full_n_i_2__0_n_5\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__3_n_5\,
      Q => \^start_for_multipixstream2axivideo_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1__3_n_5\
    );
\mOutPtr[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAA755575558AAA"
    )
        port map (
      I0 => internal_empty_n_reg_0,
      I1 => start_once_reg,
      I2 => tpgForeground_U0_ap_start,
      I3 => \^start_for_multipixstream2axivideo_u0_full_n\,
      I4 => \mOutPtr_reg_n_5_[0]\,
      I5 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_2__0_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__3_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      S => RSTC
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_2__0_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      S => RSTC
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_start_for_tpgForeground_U0 is
  port (
    start_for_tpgForeground_U0_full_n : out STD_LOGIC;
    tpgForeground_U0_ap_start : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    internal_empty_n_reg_1 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    grp_v_tpgHlsDataFlow_fu_331_ap_start_reg : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    RSTC : in STD_LOGIC
  );
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_start_for_tpgForeground_U0;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_start_for_tpgForeground_U0 is
  signal \internal_empty_n_i_1__1_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_1__1_n_5\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__2_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__0_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \^start_for_tpgforeground_u0_full_n\ : STD_LOGIC;
  signal \^tpgforeground_u0_ap_start\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__2\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2\ : label is "soft_lutpair342";
begin
  start_for_tpgForeground_U0_full_n <= \^start_for_tpgforeground_u0_full_n\;
  tpgForeground_U0_ap_start <= \^tpgforeground_u0_ap_start\;
\internal_empty_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF0F0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[1]\,
      I1 => \mOutPtr_reg_n_5_[0]\,
      I2 => internal_empty_n_reg_0,
      I3 => internal_empty_n_reg_1,
      I4 => \^tpgforeground_u0_ap_start\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__1_n_5\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__1_n_5\,
      Q => \^tpgforeground_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFDDD5DDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^start_for_tpgforeground_u0_full_n\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      I3 => \mOutPtr_reg_n_5_[0]\,
      I4 => internal_empty_n_reg_1,
      I5 => internal_empty_n_reg_0,
      O => \internal_full_n_i_1__1_n_5\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__1_n_5\,
      Q => \^start_for_tpgforeground_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1__2_n_5\
    );
\mOutPtr[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0020"
    )
        port map (
      I0 => \^start_for_tpgforeground_u0_full_n\,
      I1 => start_once_reg,
      I2 => grp_v_tpgHlsDataFlow_fu_331_ap_start_reg,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => internal_empty_n_reg_0,
      O => \mOutPtr[1]_i_1__0_n_5\
    );
\mOutPtr[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \mOutPtr_reg_n_5_[0]\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_2_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__0_n_5\,
      D => \mOutPtr[0]_i_1__2_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      S => RSTC
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__0_n_5\,
      D => \mOutPtr[1]_i_2_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      S => RSTC
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_ROM_AUTO_1R is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q1_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q1_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    q4_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q4_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q4_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    q3_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q3_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q3_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    q3_reg_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_bckgndId_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    B : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    q3_reg_4 : in STD_LOGIC;
    q4_reg_3 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    q4_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q4_reg_5 : in STD_LOGIC;
    icmp_ln520_reg_4037_pp0_iter3_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    icmp_ln520_reg_4037_pp0_iter2_reg : in STD_LOGIC
  );
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_ROM_AUTO_1R;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_ROM_AUTO_1R is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal q0_reg : STD_LOGIC_VECTOR ( 8 downto 7 );
  signal \^q1_reg\ : STD_LOGIC_VECTOR ( 8 downto 7 );
  signal q1_reg_i_10_n_5 : STD_LOGIC;
  signal q1_reg_i_13_n_5 : STD_LOGIC;
  signal q1_reg_i_4_n_5 : STD_LOGIC;
  signal q1_reg_i_6_n_5 : STD_LOGIC;
  signal q1_reg_i_8_n_5 : STD_LOGIC;
  signal sel : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal tpgSinTableArray_9bit_ce2 : STD_LOGIC;
  signal tpgSinTableArray_9bit_load_2_reg_41940 : STD_LOGIC;
  signal NLW_q1_reg_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q1_reg_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q1_reg_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q1_reg_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q1_reg_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_q1_reg_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_q1_reg_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_q1_reg_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_q3_reg_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q3_reg_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q3_reg_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q3_reg_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q3_reg_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_q3_reg_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_q3_reg_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_q3_reg_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_q4_reg_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q4_reg_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q4_reg_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q4_reg_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q4_reg_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_q4_reg_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_q4_reg_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_q4_reg_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q1_reg : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q1_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of q1_reg : label is "MLO";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of q1_reg : label is "PERFORMANCE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q1_reg : label is 18432;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q1_reg : label is "tpgSinTableArray_9bit_U/q1";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q1_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q1_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q1_reg : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of q1_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q1_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q1_reg : label is 8;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of q1_reg_i_1 : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of q1_reg_i_10 : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of q1_reg_i_11 : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of q1_reg_i_2 : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of q1_reg_i_4 : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of q1_reg_i_5 : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of q1_reg_i_8 : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of q1_reg_i_9 : label is "soft_lutpair486";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q3_reg : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS of q3_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute OPT_MODIFIED of q3_reg : label is "MLO";
  attribute RDADDR_COLLISION_HWCONFIG of q3_reg : label is "PERFORMANCE";
  attribute RTL_RAM_BITS of q3_reg : label is 18432;
  attribute RTL_RAM_NAME of q3_reg : label is "tpgSinTableArray_9bit_U/q3";
  attribute RTL_RAM_TYPE of q3_reg : label is "RAM_SP";
  attribute ram_addr_begin of q3_reg : label is 0;
  attribute ram_addr_end of q3_reg : label is 2047;
  attribute ram_offset of q3_reg : label is 0;
  attribute ram_slice_begin of q3_reg : label is 0;
  attribute ram_slice_end of q3_reg : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q4_reg : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS of q4_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute OPT_MODIFIED of q4_reg : label is "MLO";
  attribute RDADDR_COLLISION_HWCONFIG of q4_reg : label is "PERFORMANCE";
  attribute RTL_RAM_BITS of q4_reg : label is 18432;
  attribute RTL_RAM_NAME of q4_reg : label is "tpgSinTableArray_9bit_U/q4";
  attribute RTL_RAM_TYPE of q4_reg : label is "RAM_SP";
  attribute ram_addr_begin of q4_reg : label is 0;
  attribute ram_addr_end of q4_reg : label is 2047;
  attribute ram_offset of q4_reg : label is 0;
  attribute ram_slice_begin of q4_reg : label is 0;
  attribute ram_slice_end of q4_reg : label is 8;
begin
  E(0) <= \^e\(0);
\b_1_reg_4228[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040004000000"
    )
        port map (
      I0 => q4_reg_3,
      I1 => q4_reg_4(0),
      I2 => q4_reg_5,
      I3 => icmp_ln520_reg_4037_pp0_iter3_reg,
      I4 => q0_reg(8),
      I5 => q0_reg(7),
      O => \int_bckgndId_reg[0]\(0)
    );
\b_1_reg_4228[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q0_reg(7),
      O => q4_reg_1(7)
    );
\b_reg_4216[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040004000000"
    )
        port map (
      I0 => q4_reg_3,
      I1 => q4_reg_4(0),
      I2 => q4_reg_5,
      I3 => icmp_ln520_reg_4037_pp0_iter3_reg,
      I4 => \^q1_reg\(8),
      I5 => \^q1_reg\(7),
      O => SS(0)
    );
\b_reg_4216[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q1_reg\(7),
      O => D(7)
    );
q1_reg: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_00 => X"0C0B0B0A0A0A0909090808070707060605050504040303030202010101000000",
      INIT_01 => X"18181717171616151515141413131312121211111010100F0F0E0E0E0D0D0C0C",
      INIT_02 => X"242424232322222221212120201F1F1F1E1E1D1D1D1C1C1C1B1B1A1A1A191918",
      INIT_03 => X"30302F2F2F2E2E2E2D2D2C2C2C2B2B2B2A2A2A29292828282727272626252525",
      INIT_04 => X"3B3B3B3A3A3A3939393838383737373636363535343434333333323232313130",
      INIT_05 => X"4646464545454444444343434242424141414040403F3F3F3E3E3E3D3D3D3C3C",
      INIT_06 => X"5050504F4F4F4F4E4E4E4D4D4D4C4C4C4B4B4B4A4A4A4A494949484848474747",
      INIT_07 => X"5A59595959585858575757575656565555555554545453535353525252515151",
      INIT_08 => X"62626261616161606060605F5F5F5F5E5E5E5E5D5D5D5C5C5C5C5B5B5B5B5A5A",
      INIT_09 => X"6A69696969696868686867676767676666666665656565646464646363636362",
      INIT_0A => X"707070706F6F6F6F6F6E6E6E6E6E6D6D6D6D6D6C6C6C6C6C6B6B6B6B6B6A6A6A",
      INIT_0B => X"7675757575757575747474747474737373737373727272727271717171717170",
      INIT_0C => X"7A7A7A7A79797979797979797878787878787877777777777777767676767676",
      INIT_0D => X"7D7D7D7D7D7D7C7C7C7C7C7C7C7C7C7C7C7B7B7B7B7B7B7B7B7B7B7A7A7A7A7A",
      INIT_0E => X"7F7F7F7F7F7F7F7F7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7D7D7D7D7D7D7D",
      INIT_0F => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_10 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F80",
      INIT_11 => X"7D7D7D7D7D7D7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7F7F7F7F7F7F7F7F7F",
      INIT_12 => X"7A7A7A7A7B7B7B7B7B7B7B7B7B7B7C7C7C7C7C7C7C7C7C7C7C7D7D7D7D7D7D7D",
      INIT_13 => X"7676767676777777777777777878787878787879797979797979797A7A7A7A7A",
      INIT_14 => X"7171717171717272727272737373737373747474747474757575757575757676",
      INIT_15 => X"6A6A6B6B6B6B6B6C6C6C6C6C6D6D6D6D6D6E6E6E6E6E6F6F6F6F6F7070707070",
      INIT_16 => X"6363636364646464656565656666666667676767676868686869696969696A6A",
      INIT_17 => X"5A5B5B5B5B5C5C5C5C5D5D5D5E5E5E5E5F5F5F5F606060606161616162626262",
      INIT_18 => X"5151525252535353535454545555555556565657575757585858595959595A5A",
      INIT_19 => X"47474848484949494A4A4A4A4B4B4B4C4C4C4D4D4D4E4E4E4F4F4F4F50505051",
      INIT_1A => X"3C3D3D3D3E3E3E3F3F3F40404041414142424243434344444445454546464647",
      INIT_1B => X"313132323233333334343435353636363737373838383939393A3A3A3B3B3B3C",
      INIT_1C => X"2525262627272728282829292A2A2A2B2B2B2C2C2C2D2D2E2E2E2F2F2F303030",
      INIT_1D => X"19191A1A1A1B1B1C1C1C1D1D1D1E1E1F1F1F2020212121222222232324242425",
      INIT_1E => X"0C0D0D0E0E0E0F0F101010111112121213131314141515151616171717181818",
      INIT_1F => X"000001010102020303030404050505060607070708080909090A0A0A0B0B0C0C",
      INIT_20 => X"F3F4F4F5F5F5F6F6F6F7F7F8F8F8F9F9FAFAFAFBFBFCFCFCFDFDFEFEFEFFFF00",
      INIT_21 => X"E7E7E8E8E8E9E9EAEAEAEBEBECECECEDEDEDEEEEEFEFEFF0F0F1F1F1F2F2F3F3",
      INIT_22 => X"DBDBDBDCDCDDDDDDDEDEDEDFDFE0E0E0E1E1E2E2E2E3E3E3E4E4E5E5E5E6E6E7",
      INIT_23 => X"CFCFD0D0D0D1D1D1D2D2D3D3D3D4D4D4D5D5D5D6D6D7D7D7D8D8D8D9D9DADADA",
      INIT_24 => X"C4C4C4C5C5C5C6C6C6C7C7C7C8C8C8C9C9C9CACACBCBCBCCCCCCCDCDCDCECECF",
      INIT_25 => X"B9B9B9BABABABBBBBBBCBCBCBDBDBDBEBEBEBFBFBFC0C0C0C1C1C1C2C2C2C3C3",
      INIT_26 => X"AFAFAFB0B0B0B0B1B1B1B2B2B2B3B3B3B4B4B4B5B5B5B5B6B6B6B7B7B7B8B8B8",
      INIT_27 => X"A5A6A6A6A6A7A7A7A8A8A8A8A9A9A9AAAAAAAAABABABACACACACADADADAEAEAE",
      INIT_28 => X"9D9D9D9E9E9E9E9F9F9F9FA0A0A0A0A1A1A1A1A2A2A2A3A3A3A3A4A4A4A4A5A5",
      INIT_29 => X"959696969696979797979898989898999999999A9A9A9A9B9B9B9B9C9C9C9C9D",
      INIT_2A => X"8F8F8F8F90909090909191919191929292929293939393939494949494959595",
      INIT_2B => X"898A8A8A8A8A8A8A8B8B8B8B8B8B8C8C8C8C8C8C8D8D8D8D8D8E8E8E8E8E8E8F",
      INIT_2C => X"8585858586868686868686868787878787878788888888888888898989898989",
      INIT_2D => X"8282828282828383838383838383838383848484848484848484848585858585",
      INIT_2E => X"8080808080808080818181818181818181818181818181818182828282828282",
      INIT_2F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_30 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_31 => X"8282828282828181818181818181818181818181818181808080808080808080",
      INIT_32 => X"8585858584848484848484848484838383838383838383838382828282828282",
      INIT_33 => X"8989898989888888888888888787878787878786868686868686868585858585",
      INIT_34 => X"8E8E8E8E8E8E8D8D8D8D8D8C8C8C8C8C8C8B8B8B8B8B8B8A8A8A8A8A8A8A8989",
      INIT_35 => X"9595949494949493939393939292929292919191919190909090908F8F8F8F8F",
      INIT_36 => X"9C9C9C9C9B9B9B9B9A9A9A9A9999999998989898989797979796969696969595",
      INIT_37 => X"A5A4A4A4A4A3A3A3A3A2A2A2A1A1A1A1A0A0A0A09F9F9F9F9E9E9E9E9D9D9D9D",
      INIT_38 => X"AEAEADADADACACACACABABABAAAAAAAAA9A9A9A8A8A8A8A7A7A7A6A6A6A6A5A5",
      INIT_39 => X"B8B8B7B7B7B6B6B6B5B5B5B5B4B4B4B3B3B3B2B2B2B1B1B1B0B0B0B0AFAFAFAE",
      INIT_3A => X"C3C2C2C2C1C1C1C0C0C0BFBFBFBEBEBEBDBDBDBCBCBCBBBBBBBABABAB9B9B9B8",
      INIT_3B => X"CECECDCDCDCCCCCCCBCBCBCACAC9C9C9C8C8C8C7C7C7C6C6C6C5C5C5C4C4C4C3",
      INIT_3C => X"DADAD9D9D8D8D8D7D7D7D6D6D5D5D5D4D4D4D3D3D3D2D2D1D1D1D0D0D0CFCFCF",
      INIT_3D => X"E6E6E5E5E5E4E4E3E3E3E2E2E2E1E1E0E0E0DFDFDEDEDEDDDDDDDCDCDBDBDBDA",
      INIT_3E => X"F3F2F2F1F1F1F0F0EFEFEFEEEEEDEDEDECECECEBEBEAEAEAE9E9E8E8E8E7E7E7",
      INIT_3F => X"FFFFFEFEFEFDFDFCFCFCFBFBFAFAFAF9F9F8F8F8F7F7F6F6F6F5F5F5F4F4F3F3",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13) => q1_reg_i_4_n_5,
      ADDRARDADDR(12) => sel(9),
      ADDRARDADDR(11) => q1_reg_i_6_n_5,
      ADDRARDADDR(10) => sel(7),
      ADDRARDADDR(9) => q1_reg_i_8_n_5,
      ADDRARDADDR(8) => sel(5),
      ADDRARDADDR(7) => q1_reg_i_10_n_5,
      ADDRARDADDR(6 downto 5) => sel(3 downto 2),
      ADDRARDADDR(4) => Q(0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 4) => B(9 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_q1_reg_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_q1_reg_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_q1_reg_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_q1_reg_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 0) => B"0000000011111111",
      DINBDIN(15 downto 0) => B"1111111111111111",
      DINPADINP(1 downto 0) => B"01",
      DINPBDINP(1 downto 0) => B"11",
      DOUTADOUT(15 downto 8) => NLW_q1_reg_DOUTADOUT_UNCONNECTED(15 downto 8),
      DOUTADOUT(7) => \^q1_reg\(7),
      DOUTADOUT(6 downto 0) => D(6 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_q1_reg_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q1_reg_0(7 downto 0),
      DOUTPADOUTP(1) => NLW_q1_reg_DOUTPADOUTP_UNCONNECTED(1),
      DOUTPADOUTP(0) => \^q1_reg\(8),
      DOUTPBDOUTP(1) => NLW_q1_reg_DOUTPBDOUTP_UNCONNECTED(1),
      DOUTPBDOUTP(0) => q1_reg_1(0),
      ENARDEN => \^e\(0),
      ENBWREN => tpgSinTableArray_9bit_ce2,
      REGCEAREGCE => tpgSinTableArray_9bit_load_2_reg_41940,
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
q1_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => q4_reg_3,
      O => \^e\(0)
    );
q1_reg_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(3),
      O => q1_reg_i_10_n_5
    );
q1_reg_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      O => sel(3)
    );
q1_reg_i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      O => sel(2)
    );
q1_reg_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A888A888A888"
    )
        port map (
      I0 => Q(6),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(3),
      I4 => Q(2),
      I5 => Q(1),
      O => q1_reg_i_13_n_5
    );
q1_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => q3_reg_4,
      I1 => q4_reg_3,
      O => tpgSinTableArray_9bit_ce2
    );
q1_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => q4_reg_3,
      I1 => q4_reg_4(0),
      I2 => q4_reg_5,
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln520_reg_4037_pp0_iter2_reg,
      O => tpgSinTableArray_9bit_load_2_reg_41940
    );
q1_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E01F"
    )
        port map (
      I0 => q1_reg_i_13_n_5,
      I1 => Q(7),
      I2 => Q(8),
      I3 => Q(9),
      O => q1_reg_i_4_n_5
    );
q1_reg_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => Q(7),
      I1 => q1_reg_i_13_n_5,
      I2 => Q(8),
      O => sel(9)
    );
q1_reg_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => q1_reg_i_13_n_5,
      I1 => Q(7),
      O => q1_reg_i_6_n_5
    );
q1_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11151515EEEAEAEA"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(6),
      O => sel(7)
    );
q1_reg_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F80007FF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(4),
      I4 => Q(5),
      O => q1_reg_i_8_n_5
    );
q1_reg_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15EA"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(4),
      O => sel(5)
    );
q3_reg: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_00 => X"0C0B0B0A0A0A0909090808070707060605050504040303030202010101000000",
      INIT_01 => X"18181717171616151515141413131312121211111010100F0F0E0E0E0D0D0C0C",
      INIT_02 => X"242424232322222221212120201F1F1F1E1E1D1D1D1C1C1C1B1B1A1A1A191918",
      INIT_03 => X"30302F2F2F2E2E2E2D2D2C2C2C2B2B2B2A2A2A29292828282727272626252525",
      INIT_04 => X"3B3B3B3A3A3A3939393838383737373636363535343434333333323232313130",
      INIT_05 => X"4646464545454444444343434242424141414040403F3F3F3E3E3E3D3D3D3C3C",
      INIT_06 => X"5050504F4F4F4F4E4E4E4D4D4D4C4C4C4B4B4B4A4A4A4A494949484848474747",
      INIT_07 => X"5A59595959585858575757575656565555555554545453535353525252515151",
      INIT_08 => X"62626261616161606060605F5F5F5F5E5E5E5E5D5D5D5C5C5C5C5B5B5B5B5A5A",
      INIT_09 => X"6A69696969696868686867676767676666666665656565646464646363636362",
      INIT_0A => X"707070706F6F6F6F6F6E6E6E6E6E6D6D6D6D6D6C6C6C6C6C6B6B6B6B6B6A6A6A",
      INIT_0B => X"7675757575757575747474747474737373737373727272727271717171717170",
      INIT_0C => X"7A7A7A7A79797979797979797878787878787877777777777777767676767676",
      INIT_0D => X"7D7D7D7D7D7D7C7C7C7C7C7C7C7C7C7C7C7B7B7B7B7B7B7B7B7B7B7A7A7A7A7A",
      INIT_0E => X"7F7F7F7F7F7F7F7F7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7D7D7D7D7D7D7D",
      INIT_0F => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_10 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F80",
      INIT_11 => X"7D7D7D7D7D7D7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7F7F7F7F7F7F7F7F7F",
      INIT_12 => X"7A7A7A7A7B7B7B7B7B7B7B7B7B7B7C7C7C7C7C7C7C7C7C7C7C7D7D7D7D7D7D7D",
      INIT_13 => X"7676767676777777777777777878787878787879797979797979797A7A7A7A7A",
      INIT_14 => X"7171717171717272727272737373737373747474747474757575757575757676",
      INIT_15 => X"6A6A6B6B6B6B6B6C6C6C6C6C6D6D6D6D6D6E6E6E6E6E6F6F6F6F6F7070707070",
      INIT_16 => X"6363636364646464656565656666666667676767676868686869696969696A6A",
      INIT_17 => X"5A5B5B5B5B5C5C5C5C5D5D5D5E5E5E5E5F5F5F5F606060606161616162626262",
      INIT_18 => X"5151525252535353535454545555555556565657575757585858595959595A5A",
      INIT_19 => X"47474848484949494A4A4A4A4B4B4B4C4C4C4D4D4D4E4E4E4F4F4F4F50505051",
      INIT_1A => X"3C3D3D3D3E3E3E3F3F3F40404041414142424243434344444445454546464647",
      INIT_1B => X"313132323233333334343435353636363737373838383939393A3A3A3B3B3B3C",
      INIT_1C => X"2525262627272728282829292A2A2A2B2B2B2C2C2C2D2D2E2E2E2F2F2F303030",
      INIT_1D => X"19191A1A1A1B1B1C1C1C1D1D1D1E1E1F1F1F2020212121222222232324242425",
      INIT_1E => X"0C0D0D0E0E0E0F0F101010111112121213131314141515151616171717181818",
      INIT_1F => X"000001010102020303030404050505060607070708080909090A0A0A0B0B0C0C",
      INIT_20 => X"F3F4F4F5F5F5F6F6F6F7F7F8F8F8F9F9FAFAFAFBFBFCFCFCFDFDFEFEFEFFFF00",
      INIT_21 => X"E7E7E8E8E8E9E9EAEAEAEBEBECECECEDEDEDEEEEEFEFEFF0F0F1F1F1F2F2F3F3",
      INIT_22 => X"DBDBDBDCDCDDDDDDDEDEDEDFDFE0E0E0E1E1E2E2E2E3E3E3E4E4E5E5E5E6E6E7",
      INIT_23 => X"CFCFD0D0D0D1D1D1D2D2D3D3D3D4D4D4D5D5D5D6D6D7D7D7D8D8D8D9D9DADADA",
      INIT_24 => X"C4C4C4C5C5C5C6C6C6C7C7C7C8C8C8C9C9C9CACACBCBCBCCCCCCCDCDCDCECECF",
      INIT_25 => X"B9B9B9BABABABBBBBBBCBCBCBDBDBDBEBEBEBFBFBFC0C0C0C1C1C1C2C2C2C3C3",
      INIT_26 => X"AFAFAFB0B0B0B0B1B1B1B2B2B2B3B3B3B4B4B4B5B5B5B5B6B6B6B7B7B7B8B8B8",
      INIT_27 => X"A5A6A6A6A6A7A7A7A8A8A8A8A9A9A9AAAAAAAAABABABACACACACADADADAEAEAE",
      INIT_28 => X"9D9D9D9E9E9E9E9F9F9F9FA0A0A0A0A1A1A1A1A2A2A2A3A3A3A3A4A4A4A4A5A5",
      INIT_29 => X"959696969696979797979898989898999999999A9A9A9A9B9B9B9B9C9C9C9C9D",
      INIT_2A => X"8F8F8F8F90909090909191919191929292929293939393939494949494959595",
      INIT_2B => X"898A8A8A8A8A8A8A8B8B8B8B8B8B8C8C8C8C8C8C8D8D8D8D8D8E8E8E8E8E8E8F",
      INIT_2C => X"8585858586868686868686868787878787878788888888888888898989898989",
      INIT_2D => X"8282828282828383838383838383838383848484848484848484848585858585",
      INIT_2E => X"8080808080808080818181818181818181818181818181818182828282828282",
      INIT_2F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_30 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_31 => X"8282828282828181818181818181818181818181818181808080808080808080",
      INIT_32 => X"8585858584848484848484848484838383838383838383838382828282828282",
      INIT_33 => X"8989898989888888888888888787878787878786868686868686868585858585",
      INIT_34 => X"8E8E8E8E8E8E8D8D8D8D8D8C8C8C8C8C8C8B8B8B8B8B8B8A8A8A8A8A8A8A8989",
      INIT_35 => X"9595949494949493939393939292929292919191919190909090908F8F8F8F8F",
      INIT_36 => X"9C9C9C9C9B9B9B9B9A9A9A9A9999999998989898989797979796969696969595",
      INIT_37 => X"A5A4A4A4A4A3A3A3A3A2A2A2A1A1A1A1A0A0A0A09F9F9F9F9E9E9E9E9D9D9D9D",
      INIT_38 => X"AEAEADADADACACACACABABABAAAAAAAAA9A9A9A8A8A8A8A7A7A7A6A6A6A6A5A5",
      INIT_39 => X"B8B8B7B7B7B6B6B6B5B5B5B5B4B4B4B3B3B3B2B2B2B1B1B1B0B0B0B0AFAFAFAE",
      INIT_3A => X"C3C2C2C2C1C1C1C0C0C0BFBFBFBEBEBEBDBDBDBCBCBCBBBBBBBABABAB9B9B9B8",
      INIT_3B => X"CECECDCDCDCCCCCCCBCBCBCACAC9C9C9C8C8C8C7C7C7C6C6C6C5C5C5C4C4C4C3",
      INIT_3C => X"DADAD9D9D8D8D8D7D7D7D6D6D5D5D5D4D4D4D3D3D3D2D2D1D1D1D0D0D0CFCFCF",
      INIT_3D => X"E6E6E5E5E5E4E4E3E3E3E2E2E2E1E1E0E0E0DFDFDEDEDEDDDDDDDCDCDBDBDBDA",
      INIT_3E => X"F3F2F2F1F1F1F0F0EFEFEFEEEEEDEDEDECECECEBEBEAEAEAE9E9E8E8E8E7E7E7",
      INIT_3F => X"FFFFFEFEFEFDFDFCFCFCFBFBFAFAFAF9F9F8F8F8F7F7F6F6F6F5F5F5F4F4F3F3",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 4) => B(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"1000",
      ADDRBWRADDR(13 downto 4) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_q3_reg_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_q3_reg_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_q3_reg_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_q3_reg_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 0) => B"0000000011111111",
      DINBDIN(15 downto 0) => B"1111111111111111",
      DINPADINP(1 downto 0) => B"01",
      DINPBDINP(1 downto 0) => B"11",
      DOUTADOUT(15 downto 8) => NLW_q3_reg_DOUTADOUT_UNCONNECTED(15 downto 8),
      DOUTADOUT(7 downto 0) => q3_reg_0(7 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_q3_reg_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q3_reg_1(7 downto 0),
      DOUTPADOUTP(1) => NLW_q3_reg_DOUTPADOUTP_UNCONNECTED(1),
      DOUTPADOUTP(0) => q3_reg_2(0),
      DOUTPBDOUTP(1) => NLW_q3_reg_DOUTPBDOUTP_UNCONNECTED(1),
      DOUTPBDOUTP(0) => q3_reg_3(0),
      ENARDEN => tpgSinTableArray_9bit_ce2,
      ENBWREN => tpgSinTableArray_9bit_ce2,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
q4_reg: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_00 => X"0C0B0B0A0A0A0909090808070707060605050504040303030202010101000000",
      INIT_01 => X"18181717171616151515141413131312121211111010100F0F0E0E0E0D0D0C0C",
      INIT_02 => X"242424232322222221212120201F1F1F1E1E1D1D1D1C1C1C1B1B1A1A1A191918",
      INIT_03 => X"30302F2F2F2E2E2E2D2D2C2C2C2B2B2B2A2A2A29292828282727272626252525",
      INIT_04 => X"3B3B3B3A3A3A3939393838383737373636363535343434333333323232313130",
      INIT_05 => X"4646464545454444444343434242424141414040403F3F3F3E3E3E3D3D3D3C3C",
      INIT_06 => X"5050504F4F4F4F4E4E4E4D4D4D4C4C4C4B4B4B4A4A4A4A494949484848474747",
      INIT_07 => X"5A59595959585858575757575656565555555554545453535353525252515151",
      INIT_08 => X"62626261616161606060605F5F5F5F5E5E5E5E5D5D5D5C5C5C5C5B5B5B5B5A5A",
      INIT_09 => X"6A69696969696868686867676767676666666665656565646464646363636362",
      INIT_0A => X"707070706F6F6F6F6F6E6E6E6E6E6D6D6D6D6D6C6C6C6C6C6B6B6B6B6B6A6A6A",
      INIT_0B => X"7675757575757575747474747474737373737373727272727271717171717170",
      INIT_0C => X"7A7A7A7A79797979797979797878787878787877777777777777767676767676",
      INIT_0D => X"7D7D7D7D7D7D7C7C7C7C7C7C7C7C7C7C7C7B7B7B7B7B7B7B7B7B7B7A7A7A7A7A",
      INIT_0E => X"7F7F7F7F7F7F7F7F7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7D7D7D7D7D7D7D",
      INIT_0F => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_10 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F80",
      INIT_11 => X"7D7D7D7D7D7D7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7F7F7F7F7F7F7F7F7F",
      INIT_12 => X"7A7A7A7A7B7B7B7B7B7B7B7B7B7B7C7C7C7C7C7C7C7C7C7C7C7D7D7D7D7D7D7D",
      INIT_13 => X"7676767676777777777777777878787878787879797979797979797A7A7A7A7A",
      INIT_14 => X"7171717171717272727272737373737373747474747474757575757575757676",
      INIT_15 => X"6A6A6B6B6B6B6B6C6C6C6C6C6D6D6D6D6D6E6E6E6E6E6F6F6F6F6F7070707070",
      INIT_16 => X"6363636364646464656565656666666667676767676868686869696969696A6A",
      INIT_17 => X"5A5B5B5B5B5C5C5C5C5D5D5D5E5E5E5E5F5F5F5F606060606161616162626262",
      INIT_18 => X"5151525252535353535454545555555556565657575757585858595959595A5A",
      INIT_19 => X"47474848484949494A4A4A4A4B4B4B4C4C4C4D4D4D4E4E4E4F4F4F4F50505051",
      INIT_1A => X"3C3D3D3D3E3E3E3F3F3F40404041414142424243434344444445454546464647",
      INIT_1B => X"313132323233333334343435353636363737373838383939393A3A3A3B3B3B3C",
      INIT_1C => X"2525262627272728282829292A2A2A2B2B2B2C2C2C2D2D2E2E2E2F2F2F303030",
      INIT_1D => X"19191A1A1A1B1B1C1C1C1D1D1D1E1E1F1F1F2020212121222222232324242425",
      INIT_1E => X"0C0D0D0E0E0E0F0F101010111112121213131314141515151616171717181818",
      INIT_1F => X"000001010102020303030404050505060607070708080909090A0A0A0B0B0C0C",
      INIT_20 => X"F3F4F4F5F5F5F6F6F6F7F7F8F8F8F9F9FAFAFAFBFBFCFCFCFDFDFEFEFEFFFF00",
      INIT_21 => X"E7E7E8E8E8E9E9EAEAEAEBEBECECECEDEDEDEEEEEFEFEFF0F0F1F1F1F2F2F3F3",
      INIT_22 => X"DBDBDBDCDCDDDDDDDEDEDEDFDFE0E0E0E1E1E2E2E2E3E3E3E4E4E5E5E5E6E6E7",
      INIT_23 => X"CFCFD0D0D0D1D1D1D2D2D3D3D3D4D4D4D5D5D5D6D6D7D7D7D8D8D8D9D9DADADA",
      INIT_24 => X"C4C4C4C5C5C5C6C6C6C7C7C7C8C8C8C9C9C9CACACBCBCBCCCCCCCDCDCDCECECF",
      INIT_25 => X"B9B9B9BABABABBBBBBBCBCBCBDBDBDBEBEBEBFBFBFC0C0C0C1C1C1C2C2C2C3C3",
      INIT_26 => X"AFAFAFB0B0B0B0B1B1B1B2B2B2B3B3B3B4B4B4B5B5B5B5B6B6B6B7B7B7B8B8B8",
      INIT_27 => X"A5A6A6A6A6A7A7A7A8A8A8A8A9A9A9AAAAAAAAABABABACACACACADADADAEAEAE",
      INIT_28 => X"9D9D9D9E9E9E9E9F9F9F9FA0A0A0A0A1A1A1A1A2A2A2A3A3A3A3A4A4A4A4A5A5",
      INIT_29 => X"959696969696979797979898989898999999999A9A9A9A9B9B9B9B9C9C9C9C9D",
      INIT_2A => X"8F8F8F8F90909090909191919191929292929293939393939494949494959595",
      INIT_2B => X"898A8A8A8A8A8A8A8B8B8B8B8B8B8C8C8C8C8C8C8D8D8D8D8D8E8E8E8E8E8E8F",
      INIT_2C => X"8585858586868686868686868787878787878788888888888888898989898989",
      INIT_2D => X"8282828282828383838383838383838383848484848484848484848585858585",
      INIT_2E => X"8080808080808080818181818181818181818181818181818182828282828282",
      INIT_2F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_30 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_31 => X"8282828282828181818181818181818181818181818181808080808080808080",
      INIT_32 => X"8585858584848484848484848484838383838383838383838382828282828282",
      INIT_33 => X"8989898989888888888888888787878787878786868686868686868585858585",
      INIT_34 => X"8E8E8E8E8E8E8D8D8D8D8D8C8C8C8C8C8C8B8B8B8B8B8B8A8A8A8A8A8A8A8989",
      INIT_35 => X"9595949494949493939393939292929292919191919190909090908F8F8F8F8F",
      INIT_36 => X"9C9C9C9C9B9B9B9B9A9A9A9A9999999998989898989797979796969696969595",
      INIT_37 => X"A5A4A4A4A4A3A3A3A3A2A2A2A1A1A1A1A0A0A0A09F9F9F9F9E9E9E9E9D9D9D9D",
      INIT_38 => X"AEAEADADADACACACACABABABAAAAAAAAA9A9A9A8A8A8A8A7A7A7A6A6A6A6A5A5",
      INIT_39 => X"B8B8B7B7B7B6B6B6B5B5B5B5B4B4B4B3B3B3B2B2B2B1B1B1B0B0B0B0AFAFAFAE",
      INIT_3A => X"C3C2C2C2C1C1C1C0C0C0BFBFBFBEBEBEBDBDBDBCBCBCBBBBBBBABABAB9B9B9B8",
      INIT_3B => X"CECECDCDCDCCCCCCCBCBCBCACAC9C9C9C8C8C8C7C7C7C6C6C6C5C5C5C4C4C4C3",
      INIT_3C => X"DADAD9D9D8D8D8D7D7D7D6D6D5D5D5D4D4D4D3D3D3D2D2D1D1D1D0D0D0CFCFCF",
      INIT_3D => X"E6E6E5E5E5E4E4E3E3E3E2E2E2E1E1E0E0E0DFDFDEDEDEDDDDDDDCDCDBDBDBDA",
      INIT_3E => X"F3F2F2F1F1F1F0F0EFEFEFEEEEEDEDEDECECECEBEBEAEAEAE9E9E8E8E8E7E7E7",
      INIT_3F => X"FFFFFEFEFEFDFDFCFCFCFBFBFAFAFAF9F9F8F8F8F7F7F6F6F6F5F5F5F4F4F3F3",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 4) => ADDRBWRADDR(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13) => q1_reg_i_4_n_5,
      ADDRBWRADDR(12) => sel(9),
      ADDRBWRADDR(11) => q1_reg_i_6_n_5,
      ADDRBWRADDR(10) => sel(7),
      ADDRBWRADDR(9) => q1_reg_i_8_n_5,
      ADDRBWRADDR(8) => sel(5),
      ADDRBWRADDR(7) => q1_reg_i_10_n_5,
      ADDRBWRADDR(6 downto 5) => sel(3 downto 2),
      ADDRBWRADDR(4) => Q(0),
      ADDRBWRADDR(3 downto 0) => B"1000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_q4_reg_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_q4_reg_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_q4_reg_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_q4_reg_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 0) => B"0000000011111111",
      DINBDIN(15 downto 0) => B"1111111111111111",
      DINPADINP(1 downto 0) => B"01",
      DINPBDINP(1 downto 0) => B"11",
      DOUTADOUT(15 downto 8) => NLW_q4_reg_DOUTADOUT_UNCONNECTED(15 downto 8),
      DOUTADOUT(7 downto 0) => q4_reg_0(7 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_q4_reg_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7) => q0_reg(7),
      DOUTBDOUT(6 downto 0) => q4_reg_1(6 downto 0),
      DOUTPADOUTP(1) => NLW_q4_reg_DOUTPADOUTP_UNCONNECTED(1),
      DOUTPADOUTP(0) => q4_reg_2(0),
      DOUTPBDOUTP(1) => NLW_q4_reg_DOUTPBDOUTP_UNCONNECTED(1),
      DOUTPBDOUTP(0) => q0_reg(8),
      ENARDEN => tpgSinTableArray_9bit_ce2,
      ENBWREN => \^e\(0),
      REGCEAREGCE => '1',
      REGCEB => tpgSinTableArray_9bit_load_2_reg_41940,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternBox is
  port (
    ap_block_pp0_stage0_subdone : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \int_height_reg[14]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \boxVCoord_reg[15]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    pixIn9_read_reg_647_pp0_iter2_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \int_boxColorB_reg[4]\ : out STD_LOGIC;
    \icmp_ln1897_4_reg_751_reg[0]_0\ : out STD_LOGIC;
    \pixIn10_read_reg_642_pp0_iter2_reg_reg[5]__0_0\ : out STD_LOGIC;
    \int_boxColorB_reg[6]\ : out STD_LOGIC;
    \or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \int_boxColorB_reg[4]_0\ : out STD_LOGIC;
    \int_boxColorB_reg[5]\ : out STD_LOGIC;
    \int_boxColorB_reg[6]_0\ : out STD_LOGIC;
    \or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \int_boxColorG_reg[4]\ : out STD_LOGIC;
    \int_boxColorG_reg[5]\ : out STD_LOGIC;
    \int_boxColorG_reg[6]\ : out STD_LOGIC;
    \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \or_ln1918_2_reg_717_pp0_iter3_reg_reg[0]__0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    RSTC : in STD_LOGIC;
    grp_tpgPatternBox_fu_305_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    icmp_ln1844_fu_269_p2_carry_i_12 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    icmp_ln1844_fu_269_p2_carry_i_16_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    icmp_ln1844_fu_269_p2_carry_i_12_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \boxHCoord_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hDir_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \hDir_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hDir_reg[0]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \icmp_ln1897_5_reg_756[0]_i_13_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln1856_fu_307_p2_carry_i_12 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    icmp_ln1856_fu_307_p2_carry_i_16_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    icmp_ln1856_fu_307_p2_carry_i_12_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \boxVCoord_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vDir_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \vDir_reg[0]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i__carry__0_i_8__1_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    ap_enable_reg_pp0_iter5 : in STD_LOGIC;
    ovrlayYUV_full_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \icmp_ln1897_4_reg_751_reg[0]_1\ : in STD_LOGIC;
    bckgndYUV_empty_n : in STD_LOGIC;
    \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[0]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \boxVCoord_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \boxRight_fu_400_p2_carry__0_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \x_read_reg_627_reg[15]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \y_read_reg_635_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternBox;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternBox is
  signal \^o\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \_inferred__3/i__carry__0_n_10\ : STD_LOGIC;
  signal \_inferred__3/i__carry__0_n_11\ : STD_LOGIC;
  signal \_inferred__3/i__carry__0_n_12\ : STD_LOGIC;
  signal \_inferred__3/i__carry__0_n_6\ : STD_LOGIC;
  signal \_inferred__3/i__carry__0_n_7\ : STD_LOGIC;
  signal \_inferred__3/i__carry__0_n_8\ : STD_LOGIC;
  signal \_inferred__3/i__carry__0_n_9\ : STD_LOGIC;
  signal \_inferred__3/i__carry_n_10\ : STD_LOGIC;
  signal \_inferred__3/i__carry_n_11\ : STD_LOGIC;
  signal \_inferred__3/i__carry_n_12\ : STD_LOGIC;
  signal \_inferred__3/i__carry_n_5\ : STD_LOGIC;
  signal \_inferred__3/i__carry_n_6\ : STD_LOGIC;
  signal \_inferred__3/i__carry_n_7\ : STD_LOGIC;
  signal \_inferred__3/i__carry_n_8\ : STD_LOGIC;
  signal \_inferred__3/i__carry_n_9\ : STD_LOGIC;
  signal \_inferred__6/i__carry__0_n_10\ : STD_LOGIC;
  signal \_inferred__6/i__carry__0_n_11\ : STD_LOGIC;
  signal \_inferred__6/i__carry__0_n_12\ : STD_LOGIC;
  signal \_inferred__6/i__carry__0_n_6\ : STD_LOGIC;
  signal \_inferred__6/i__carry__0_n_7\ : STD_LOGIC;
  signal \_inferred__6/i__carry__0_n_8\ : STD_LOGIC;
  signal \_inferred__6/i__carry__0_n_9\ : STD_LOGIC;
  signal \_inferred__6/i__carry_n_10\ : STD_LOGIC;
  signal \_inferred__6/i__carry_n_11\ : STD_LOGIC;
  signal \_inferred__6/i__carry_n_12\ : STD_LOGIC;
  signal \_inferred__6/i__carry_n_5\ : STD_LOGIC;
  signal \_inferred__6/i__carry_n_6\ : STD_LOGIC;
  signal \_inferred__6/i__carry_n_7\ : STD_LOGIC;
  signal \_inferred__6/i__carry_n_8\ : STD_LOGIC;
  signal \_inferred__6/i__carry_n_9\ : STD_LOGIC;
  signal \_inferred__7/i__carry__0_n_10\ : STD_LOGIC;
  signal \_inferred__7/i__carry__0_n_11\ : STD_LOGIC;
  signal \_inferred__7/i__carry__0_n_12\ : STD_LOGIC;
  signal \_inferred__7/i__carry__0_n_5\ : STD_LOGIC;
  signal \_inferred__7/i__carry__0_n_6\ : STD_LOGIC;
  signal \_inferred__7/i__carry__0_n_7\ : STD_LOGIC;
  signal \_inferred__7/i__carry__0_n_8\ : STD_LOGIC;
  signal \_inferred__7/i__carry__0_n_9\ : STD_LOGIC;
  signal \_inferred__7/i__carry_n_10\ : STD_LOGIC;
  signal \_inferred__7/i__carry_n_11\ : STD_LOGIC;
  signal \_inferred__7/i__carry_n_12\ : STD_LOGIC;
  signal \_inferred__7/i__carry_n_5\ : STD_LOGIC;
  signal \_inferred__7/i__carry_n_6\ : STD_LOGIC;
  signal \_inferred__7/i__carry_n_7\ : STD_LOGIC;
  signal \_inferred__7/i__carry_n_8\ : STD_LOGIC;
  signal \_inferred__7/i__carry_n_9\ : STD_LOGIC;
  signal \^ap_block_pp0_stage0_subdone\ : STD_LOGIC;
  signal ap_condition_192 : STD_LOGIC;
  signal ap_condition_248 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_0 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter2_boxLeft_reg_194 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_10_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_11_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_12_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_13_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_14_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_15_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_16_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_17_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_3_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_4_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_5_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_6_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_7_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_8_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_9_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_10_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_11_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_12_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_13_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_14_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_15_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_16_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_17_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_18_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_3_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_4_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_5_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_6_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_7_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_8_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_9_n_5\ : STD_LOGIC;
  signal \^ap_phi_reg_pp0_iter2_boxleft_reg_194_reg[15]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_n_10\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_n_11\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_n_12\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_n_13\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_n_14\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_n_15\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_n_16\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_n_17\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_n_18\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_n_19\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_n_20\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_n_6\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_n_8\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_n_9\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_13\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_14\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_15\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_16\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_17\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_18\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_19\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_20\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter2_boxTop_reg_203 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_10_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_11_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_12_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_13_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_14_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_15_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_16_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_3_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_4_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_5_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_6_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_7_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_8_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_9_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_10_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_11_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_12_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_13_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_14_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_15_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_16_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_17_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_18_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_3_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_4_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_5_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_6_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_7_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_8_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_9_n_5\ : STD_LOGIC;
  signal \^ap_phi_reg_pp0_iter2_boxtop_reg_203_reg[15]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_n_11\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_n_12\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_n_13\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_n_14\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_n_15\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_n_16\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_n_17\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_n_18\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_n_19\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_n_20\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_13\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_14\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_15\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_16\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_17\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_18\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_19\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_20\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[0]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[1]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[2]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[3]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[6]_i_5_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[7]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272[0]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272[1]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272[2]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272[3]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272[7]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[0]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[1]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[2]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[3]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[4]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[5]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[6]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[7]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239[0]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239[1]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239[2]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239[3]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239[7]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter5_pix_val_V_reg_294[0]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter5_pix_val_V_reg_294[1]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter5_pix_val_V_reg_294[2]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter5_pix_val_V_reg_294[3]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter5_pix_val_V_reg_294[4]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter5_pix_val_V_reg_294[5]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter5_pix_val_V_reg_294[6]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter5_pix_val_V_reg_294[7]_i_4_n_5\ : STD_LOGIC;
  signal \boxBottom_fu_405_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \boxBottom_fu_405_p2_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \boxBottom_fu_405_p2_carry__0_i_4_n_5\ : STD_LOGIC;
  signal \boxBottom_fu_405_p2_carry__0_i_5_n_5\ : STD_LOGIC;
  signal \boxBottom_fu_405_p2_carry__0_i_6_n_5\ : STD_LOGIC;
  signal \boxBottom_fu_405_p2_carry__0_i_7_n_5\ : STD_LOGIC;
  signal \boxBottom_fu_405_p2_carry__0_i_8_n_5\ : STD_LOGIC;
  signal \boxBottom_fu_405_p2_carry__0_n_10\ : STD_LOGIC;
  signal \boxBottom_fu_405_p2_carry__0_n_11\ : STD_LOGIC;
  signal \boxBottom_fu_405_p2_carry__0_n_12\ : STD_LOGIC;
  signal \boxBottom_fu_405_p2_carry__0_n_13\ : STD_LOGIC;
  signal \boxBottom_fu_405_p2_carry__0_n_14\ : STD_LOGIC;
  signal \boxBottom_fu_405_p2_carry__0_n_15\ : STD_LOGIC;
  signal \boxBottom_fu_405_p2_carry__0_n_16\ : STD_LOGIC;
  signal \boxBottom_fu_405_p2_carry__0_n_17\ : STD_LOGIC;
  signal \boxBottom_fu_405_p2_carry__0_n_18\ : STD_LOGIC;
  signal \boxBottom_fu_405_p2_carry__0_n_19\ : STD_LOGIC;
  signal \boxBottom_fu_405_p2_carry__0_n_20\ : STD_LOGIC;
  signal \boxBottom_fu_405_p2_carry__0_n_6\ : STD_LOGIC;
  signal \boxBottom_fu_405_p2_carry__0_n_7\ : STD_LOGIC;
  signal \boxBottom_fu_405_p2_carry__0_n_8\ : STD_LOGIC;
  signal \boxBottom_fu_405_p2_carry__0_n_9\ : STD_LOGIC;
  signal boxBottom_fu_405_p2_carry_i_1_n_5 : STD_LOGIC;
  signal boxBottom_fu_405_p2_carry_i_2_n_5 : STD_LOGIC;
  signal boxBottom_fu_405_p2_carry_i_3_n_5 : STD_LOGIC;
  signal boxBottom_fu_405_p2_carry_i_4_n_5 : STD_LOGIC;
  signal boxBottom_fu_405_p2_carry_i_5_n_5 : STD_LOGIC;
  signal boxBottom_fu_405_p2_carry_i_6_n_5 : STD_LOGIC;
  signal boxBottom_fu_405_p2_carry_i_7_n_5 : STD_LOGIC;
  signal boxBottom_fu_405_p2_carry_i_8_n_5 : STD_LOGIC;
  signal boxBottom_fu_405_p2_carry_n_10 : STD_LOGIC;
  signal boxBottom_fu_405_p2_carry_n_11 : STD_LOGIC;
  signal boxBottom_fu_405_p2_carry_n_12 : STD_LOGIC;
  signal boxBottom_fu_405_p2_carry_n_13 : STD_LOGIC;
  signal boxBottom_fu_405_p2_carry_n_14 : STD_LOGIC;
  signal boxBottom_fu_405_p2_carry_n_15 : STD_LOGIC;
  signal boxBottom_fu_405_p2_carry_n_16 : STD_LOGIC;
  signal boxBottom_fu_405_p2_carry_n_17 : STD_LOGIC;
  signal boxBottom_fu_405_p2_carry_n_18 : STD_LOGIC;
  signal boxBottom_fu_405_p2_carry_n_19 : STD_LOGIC;
  signal boxBottom_fu_405_p2_carry_n_20 : STD_LOGIC;
  signal boxBottom_fu_405_p2_carry_n_5 : STD_LOGIC;
  signal boxBottom_fu_405_p2_carry_n_6 : STD_LOGIC;
  signal boxBottom_fu_405_p2_carry_n_7 : STD_LOGIC;
  signal boxBottom_fu_405_p2_carry_n_8 : STD_LOGIC;
  signal boxBottom_fu_405_p2_carry_n_9 : STD_LOGIC;
  signal boxHCoord : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \boxHCoord[15]_i_2_n_5\ : STD_LOGIC;
  signal \boxHCoord[15]_i_3_n_5\ : STD_LOGIC;
  signal \boxHCoord[15]_i_4_n_5\ : STD_LOGIC;
  signal \boxHCoord[15]_i_5_n_5\ : STD_LOGIC;
  signal \boxHCoord[15]_i_6_n_5\ : STD_LOGIC;
  signal \boxHCoord[15]_i_7_n_5\ : STD_LOGIC;
  signal \boxHCoord[15]_i_8_n_5\ : STD_LOGIC;
  signal \boxHCoord[15]_i_9_n_5\ : STD_LOGIC;
  signal boxRight_cast_fu_410_p1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \boxRight_fu_400_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \boxRight_fu_400_p2_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \boxRight_fu_400_p2_carry__0_i_4_n_5\ : STD_LOGIC;
  signal \boxRight_fu_400_p2_carry__0_i_5_n_5\ : STD_LOGIC;
  signal \boxRight_fu_400_p2_carry__0_i_6_n_5\ : STD_LOGIC;
  signal \boxRight_fu_400_p2_carry__0_i_7_n_5\ : STD_LOGIC;
  signal \boxRight_fu_400_p2_carry__0_i_8_n_5\ : STD_LOGIC;
  signal \boxRight_fu_400_p2_carry__0_n_10\ : STD_LOGIC;
  signal \boxRight_fu_400_p2_carry__0_n_11\ : STD_LOGIC;
  signal \boxRight_fu_400_p2_carry__0_n_12\ : STD_LOGIC;
  signal \boxRight_fu_400_p2_carry__0_n_6\ : STD_LOGIC;
  signal \boxRight_fu_400_p2_carry__0_n_7\ : STD_LOGIC;
  signal \boxRight_fu_400_p2_carry__0_n_8\ : STD_LOGIC;
  signal \boxRight_fu_400_p2_carry__0_n_9\ : STD_LOGIC;
  signal boxRight_fu_400_p2_carry_i_1_n_5 : STD_LOGIC;
  signal boxRight_fu_400_p2_carry_i_2_n_5 : STD_LOGIC;
  signal boxRight_fu_400_p2_carry_i_3_n_5 : STD_LOGIC;
  signal boxRight_fu_400_p2_carry_i_4_n_5 : STD_LOGIC;
  signal boxRight_fu_400_p2_carry_i_5_n_5 : STD_LOGIC;
  signal boxRight_fu_400_p2_carry_i_6_n_5 : STD_LOGIC;
  signal boxRight_fu_400_p2_carry_i_7_n_5 : STD_LOGIC;
  signal boxRight_fu_400_p2_carry_i_8_n_5 : STD_LOGIC;
  signal boxRight_fu_400_p2_carry_n_10 : STD_LOGIC;
  signal boxRight_fu_400_p2_carry_n_11 : STD_LOGIC;
  signal boxRight_fu_400_p2_carry_n_12 : STD_LOGIC;
  signal boxRight_fu_400_p2_carry_n_5 : STD_LOGIC;
  signal boxRight_fu_400_p2_carry_n_6 : STD_LOGIC;
  signal boxRight_fu_400_p2_carry_n_7 : STD_LOGIC;
  signal boxRight_fu_400_p2_carry_n_8 : STD_LOGIC;
  signal boxRight_fu_400_p2_carry_n_9 : STD_LOGIC;
  signal boxVCoord : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^boxvcoord_reg[15]_0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \hDir[0]_i_1_n_5\ : STD_LOGIC;
  signal \hDir_reg_n_5_[0]\ : STD_LOGIC;
  signal hMax_fu_216_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \hMax_fu_216_p2_carry__0_n_10\ : STD_LOGIC;
  signal \hMax_fu_216_p2_carry__0_n_11\ : STD_LOGIC;
  signal \hMax_fu_216_p2_carry__0_n_12\ : STD_LOGIC;
  signal \hMax_fu_216_p2_carry__0_n_6\ : STD_LOGIC;
  signal \hMax_fu_216_p2_carry__0_n_7\ : STD_LOGIC;
  signal \hMax_fu_216_p2_carry__0_n_8\ : STD_LOGIC;
  signal \hMax_fu_216_p2_carry__0_n_9\ : STD_LOGIC;
  signal hMax_fu_216_p2_carry_n_10 : STD_LOGIC;
  signal hMax_fu_216_p2_carry_n_11 : STD_LOGIC;
  signal hMax_fu_216_p2_carry_n_12 : STD_LOGIC;
  signal hMax_fu_216_p2_carry_n_5 : STD_LOGIC;
  signal hMax_fu_216_p2_carry_n_6 : STD_LOGIC;
  signal hMax_fu_216_p2_carry_n_7 : STD_LOGIC;
  signal hMax_fu_216_p2_carry_n_8 : STD_LOGIC;
  signal hMax_fu_216_p2_carry_n_9 : STD_LOGIC;
  signal \i__carry__0_i_1__0_n_5\ : STD_LOGIC;
  signal \i__carry__0_i_1__1_n_5\ : STD_LOGIC;
  signal \i__carry__0_i_1_n_5\ : STD_LOGIC;
  signal \i__carry__0_i_2__0_n_5\ : STD_LOGIC;
  signal \i__carry__0_i_2__1_n_5\ : STD_LOGIC;
  signal \i__carry__0_i_2_n_5\ : STD_LOGIC;
  signal \i__carry__0_i_3__0_n_5\ : STD_LOGIC;
  signal \i__carry__0_i_3__1_n_5\ : STD_LOGIC;
  signal \i__carry__0_i_3_n_5\ : STD_LOGIC;
  signal \i__carry__0_i_4__0_n_5\ : STD_LOGIC;
  signal \i__carry__0_i_4__1_n_5\ : STD_LOGIC;
  signal \i__carry__0_i_4_n_5\ : STD_LOGIC;
  signal \i__carry__0_i_5__0_n_5\ : STD_LOGIC;
  signal \i__carry__0_i_5__1_n_5\ : STD_LOGIC;
  signal \i__carry__0_i_5_n_5\ : STD_LOGIC;
  signal \i__carry__0_i_6__0_n_5\ : STD_LOGIC;
  signal \i__carry__0_i_6__1_n_5\ : STD_LOGIC;
  signal \i__carry__0_i_6_n_5\ : STD_LOGIC;
  signal \i__carry__0_i_7__0_n_5\ : STD_LOGIC;
  signal \i__carry__0_i_7__1_n_5\ : STD_LOGIC;
  signal \i__carry__0_i_7_n_5\ : STD_LOGIC;
  signal \i__carry__0_i_8__0_n_5\ : STD_LOGIC;
  signal \i__carry__0_i_8__1_n_5\ : STD_LOGIC;
  signal \i__carry__0_i_8_n_5\ : STD_LOGIC;
  signal \i__carry__0_i_9__0_n_5\ : STD_LOGIC;
  signal \i__carry__0_i_9_n_5\ : STD_LOGIC;
  signal \i__carry_i_1__0_n_5\ : STD_LOGIC;
  signal \i__carry_i_1__1_n_5\ : STD_LOGIC;
  signal \i__carry_i_1_n_5\ : STD_LOGIC;
  signal \i__carry_i_2__0_n_5\ : STD_LOGIC;
  signal \i__carry_i_2__1_n_5\ : STD_LOGIC;
  signal \i__carry_i_2_n_5\ : STD_LOGIC;
  signal \i__carry_i_3__0_n_5\ : STD_LOGIC;
  signal \i__carry_i_3__1_n_5\ : STD_LOGIC;
  signal \i__carry_i_3_n_5\ : STD_LOGIC;
  signal \i__carry_i_4__0_n_5\ : STD_LOGIC;
  signal \i__carry_i_4__1_n_5\ : STD_LOGIC;
  signal \i__carry_i_4_n_5\ : STD_LOGIC;
  signal \i__carry_i_5__0_n_5\ : STD_LOGIC;
  signal \i__carry_i_5__1_n_5\ : STD_LOGIC;
  signal \i__carry_i_5_n_5\ : STD_LOGIC;
  signal \i__carry_i_6__0_n_5\ : STD_LOGIC;
  signal \i__carry_i_6__1_n_5\ : STD_LOGIC;
  signal \i__carry_i_6_n_5\ : STD_LOGIC;
  signal \i__carry_i_7__0_n_5\ : STD_LOGIC;
  signal \i__carry_i_7__1_n_5\ : STD_LOGIC;
  signal \i__carry_i_7_n_5\ : STD_LOGIC;
  signal \i__carry_i_8__0_n_5\ : STD_LOGIC;
  signal \i__carry_i_8__1_n_5\ : STD_LOGIC;
  signal \i__carry_i_8_n_5\ : STD_LOGIC;
  signal icmp_ln1844_fu_269_p2 : STD_LOGIC;
  signal icmp_ln1844_fu_269_p2_carry_i_13_n_5 : STD_LOGIC;
  signal icmp_ln1844_fu_269_p2_carry_i_14_n_5 : STD_LOGIC;
  signal icmp_ln1844_fu_269_p2_carry_i_15_n_5 : STD_LOGIC;
  signal icmp_ln1844_fu_269_p2_carry_i_16_n_5 : STD_LOGIC;
  signal icmp_ln1844_fu_269_p2_carry_i_1_n_5 : STD_LOGIC;
  signal icmp_ln1844_fu_269_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln1844_fu_269_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln1844_fu_269_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln1844_fu_269_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln1844_fu_269_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln1844_fu_269_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln1844_fu_269_p2_carry_i_8_n_5 : STD_LOGIC;
  signal icmp_ln1844_fu_269_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln1844_fu_269_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln1844_fu_269_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln1844_fu_269_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln1844_fu_269_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln1844_fu_269_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln1844_fu_269_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln1849_fu_291_p2 : STD_LOGIC;
  signal icmp_ln1849_fu_291_p2_carry_i_13_n_5 : STD_LOGIC;
  signal icmp_ln1849_fu_291_p2_carry_i_1_n_5 : STD_LOGIC;
  signal icmp_ln1849_fu_291_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln1849_fu_291_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln1849_fu_291_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln1849_fu_291_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln1849_fu_291_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln1849_fu_291_p2_carry_i_8_n_5 : STD_LOGIC;
  signal icmp_ln1849_fu_291_p2_carry_i_9_n_5 : STD_LOGIC;
  signal icmp_ln1849_fu_291_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln1849_fu_291_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln1849_fu_291_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln1849_fu_291_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln1849_fu_291_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln1849_fu_291_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln1849_fu_291_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln1856_fu_307_p2 : STD_LOGIC;
  signal icmp_ln1856_fu_307_p2_carry_i_13_n_5 : STD_LOGIC;
  signal icmp_ln1856_fu_307_p2_carry_i_14_n_5 : STD_LOGIC;
  signal icmp_ln1856_fu_307_p2_carry_i_15_n_5 : STD_LOGIC;
  signal icmp_ln1856_fu_307_p2_carry_i_16_n_5 : STD_LOGIC;
  signal icmp_ln1856_fu_307_p2_carry_i_1_n_5 : STD_LOGIC;
  signal icmp_ln1856_fu_307_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln1856_fu_307_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln1856_fu_307_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln1856_fu_307_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln1856_fu_307_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln1856_fu_307_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln1856_fu_307_p2_carry_i_8_n_5 : STD_LOGIC;
  signal icmp_ln1856_fu_307_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln1856_fu_307_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln1856_fu_307_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln1856_fu_307_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln1856_fu_307_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln1856_fu_307_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln1856_fu_307_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln1861_fu_329_p2 : STD_LOGIC;
  signal icmp_ln1861_fu_329_p2_carry_i_10_n_5 : STD_LOGIC;
  signal icmp_ln1861_fu_329_p2_carry_i_11_n_5 : STD_LOGIC;
  signal icmp_ln1861_fu_329_p2_carry_i_12_n_5 : STD_LOGIC;
  signal icmp_ln1861_fu_329_p2_carry_i_13_n_5 : STD_LOGIC;
  signal icmp_ln1861_fu_329_p2_carry_i_1_n_5 : STD_LOGIC;
  signal icmp_ln1861_fu_329_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln1861_fu_329_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln1861_fu_329_p2_carry_i_8_n_5 : STD_LOGIC;
  signal icmp_ln1861_fu_329_p2_carry_i_9_n_5 : STD_LOGIC;
  signal icmp_ln1861_fu_329_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln1861_fu_329_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln1861_fu_329_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln1861_fu_329_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln1861_fu_329_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln1861_fu_329_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln1861_fu_329_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln1897_1_fu_425_p2 : STD_LOGIC;
  signal icmp_ln1897_1_fu_425_p2_carry_i_10_n_5 : STD_LOGIC;
  signal icmp_ln1897_1_fu_425_p2_carry_i_11_n_5 : STD_LOGIC;
  signal icmp_ln1897_1_fu_425_p2_carry_i_12_n_5 : STD_LOGIC;
  signal icmp_ln1897_1_fu_425_p2_carry_i_13_n_5 : STD_LOGIC;
  signal icmp_ln1897_1_fu_425_p2_carry_i_14_n_5 : STD_LOGIC;
  signal icmp_ln1897_1_fu_425_p2_carry_i_15_n_5 : STD_LOGIC;
  signal icmp_ln1897_1_fu_425_p2_carry_i_16_n_5 : STD_LOGIC;
  signal icmp_ln1897_1_fu_425_p2_carry_i_1_n_5 : STD_LOGIC;
  signal icmp_ln1897_1_fu_425_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln1897_1_fu_425_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln1897_1_fu_425_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln1897_1_fu_425_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln1897_1_fu_425_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln1897_1_fu_425_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln1897_1_fu_425_p2_carry_i_8_n_5 : STD_LOGIC;
  signal icmp_ln1897_1_fu_425_p2_carry_i_9_n_5 : STD_LOGIC;
  signal icmp_ln1897_1_fu_425_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln1897_1_fu_425_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln1897_1_fu_425_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln1897_1_fu_425_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln1897_1_fu_425_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln1897_1_fu_425_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln1897_1_fu_425_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln1897_2_fu_436_p2 : STD_LOGIC;
  signal icmp_ln1897_2_fu_436_p2_carry_i_10_n_5 : STD_LOGIC;
  signal icmp_ln1897_2_fu_436_p2_carry_i_11_n_5 : STD_LOGIC;
  signal icmp_ln1897_2_fu_436_p2_carry_i_12_n_5 : STD_LOGIC;
  signal icmp_ln1897_2_fu_436_p2_carry_i_13_n_5 : STD_LOGIC;
  signal icmp_ln1897_2_fu_436_p2_carry_i_14_n_5 : STD_LOGIC;
  signal icmp_ln1897_2_fu_436_p2_carry_i_15_n_5 : STD_LOGIC;
  signal icmp_ln1897_2_fu_436_p2_carry_i_16_n_5 : STD_LOGIC;
  signal icmp_ln1897_2_fu_436_p2_carry_i_1_n_5 : STD_LOGIC;
  signal icmp_ln1897_2_fu_436_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln1897_2_fu_436_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln1897_2_fu_436_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln1897_2_fu_436_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln1897_2_fu_436_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln1897_2_fu_436_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln1897_2_fu_436_p2_carry_i_8_n_5 : STD_LOGIC;
  signal icmp_ln1897_2_fu_436_p2_carry_i_9_n_5 : STD_LOGIC;
  signal icmp_ln1897_2_fu_436_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln1897_2_fu_436_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln1897_2_fu_436_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln1897_2_fu_436_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln1897_2_fu_436_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln1897_2_fu_436_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln1897_2_fu_436_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln1897_2_reg_741 : STD_LOGIC;
  signal icmp_ln1897_3_fu_441_p2 : STD_LOGIC;
  signal icmp_ln1897_3_fu_441_p2_carry_i_10_n_5 : STD_LOGIC;
  signal icmp_ln1897_3_fu_441_p2_carry_i_11_n_5 : STD_LOGIC;
  signal icmp_ln1897_3_fu_441_p2_carry_i_12_n_5 : STD_LOGIC;
  signal icmp_ln1897_3_fu_441_p2_carry_i_13_n_5 : STD_LOGIC;
  signal icmp_ln1897_3_fu_441_p2_carry_i_14_n_5 : STD_LOGIC;
  signal icmp_ln1897_3_fu_441_p2_carry_i_15_n_5 : STD_LOGIC;
  signal icmp_ln1897_3_fu_441_p2_carry_i_16_n_5 : STD_LOGIC;
  signal icmp_ln1897_3_fu_441_p2_carry_i_1_n_5 : STD_LOGIC;
  signal icmp_ln1897_3_fu_441_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln1897_3_fu_441_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln1897_3_fu_441_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln1897_3_fu_441_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln1897_3_fu_441_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln1897_3_fu_441_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln1897_3_fu_441_p2_carry_i_8_n_5 : STD_LOGIC;
  signal icmp_ln1897_3_fu_441_p2_carry_i_9_n_5 : STD_LOGIC;
  signal icmp_ln1897_3_fu_441_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln1897_3_fu_441_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln1897_3_fu_441_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln1897_3_fu_441_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln1897_3_fu_441_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln1897_3_fu_441_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln1897_3_fu_441_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln1897_3_reg_746 : STD_LOGIC;
  signal icmp_ln1897_4_fu_452_p2 : STD_LOGIC;
  signal icmp_ln1897_4_reg_751 : STD_LOGIC;
  signal \icmp_ln1897_4_reg_751[0]_i_10_n_5\ : STD_LOGIC;
  signal \icmp_ln1897_4_reg_751[0]_i_11_n_5\ : STD_LOGIC;
  signal \icmp_ln1897_4_reg_751[0]_i_12_n_5\ : STD_LOGIC;
  signal \icmp_ln1897_4_reg_751[0]_i_13_n_5\ : STD_LOGIC;
  signal \icmp_ln1897_4_reg_751[0]_i_14_n_5\ : STD_LOGIC;
  signal \icmp_ln1897_4_reg_751[0]_i_15_n_5\ : STD_LOGIC;
  signal \icmp_ln1897_4_reg_751[0]_i_16_n_5\ : STD_LOGIC;
  signal \icmp_ln1897_4_reg_751[0]_i_17_n_5\ : STD_LOGIC;
  signal \icmp_ln1897_4_reg_751[0]_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln1897_4_reg_751[0]_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln1897_4_reg_751[0]_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln1897_4_reg_751[0]_i_5_n_5\ : STD_LOGIC;
  signal \icmp_ln1897_4_reg_751[0]_i_6_n_5\ : STD_LOGIC;
  signal \icmp_ln1897_4_reg_751[0]_i_7_n_5\ : STD_LOGIC;
  signal \icmp_ln1897_4_reg_751[0]_i_8_n_5\ : STD_LOGIC;
  signal \icmp_ln1897_4_reg_751[0]_i_9_n_5\ : STD_LOGIC;
  signal \^icmp_ln1897_4_reg_751_reg[0]_0\ : STD_LOGIC;
  signal \icmp_ln1897_4_reg_751_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \icmp_ln1897_4_reg_751_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \icmp_ln1897_4_reg_751_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \icmp_ln1897_4_reg_751_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \icmp_ln1897_4_reg_751_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \icmp_ln1897_4_reg_751_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \icmp_ln1897_4_reg_751_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal icmp_ln1897_5_fu_458_p2 : STD_LOGIC;
  signal icmp_ln1897_5_reg_756 : STD_LOGIC;
  signal \icmp_ln1897_5_reg_756[0]_i_10_n_5\ : STD_LOGIC;
  signal \icmp_ln1897_5_reg_756[0]_i_11_n_5\ : STD_LOGIC;
  signal \icmp_ln1897_5_reg_756[0]_i_12_n_5\ : STD_LOGIC;
  signal \icmp_ln1897_5_reg_756[0]_i_13_n_5\ : STD_LOGIC;
  signal \icmp_ln1897_5_reg_756[0]_i_14_n_5\ : STD_LOGIC;
  signal \icmp_ln1897_5_reg_756[0]_i_15_n_5\ : STD_LOGIC;
  signal \icmp_ln1897_5_reg_756[0]_i_16_n_5\ : STD_LOGIC;
  signal \icmp_ln1897_5_reg_756[0]_i_17_n_5\ : STD_LOGIC;
  signal \icmp_ln1897_5_reg_756[0]_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln1897_5_reg_756[0]_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln1897_5_reg_756[0]_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln1897_5_reg_756[0]_i_5_n_5\ : STD_LOGIC;
  signal \icmp_ln1897_5_reg_756[0]_i_6_n_5\ : STD_LOGIC;
  signal \icmp_ln1897_5_reg_756[0]_i_7_n_5\ : STD_LOGIC;
  signal \icmp_ln1897_5_reg_756[0]_i_8_n_5\ : STD_LOGIC;
  signal \icmp_ln1897_5_reg_756[0]_i_9_n_5\ : STD_LOGIC;
  signal \icmp_ln1897_5_reg_756_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \icmp_ln1897_5_reg_756_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \icmp_ln1897_5_reg_756_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \icmp_ln1897_5_reg_756_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \icmp_ln1897_5_reg_756_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \icmp_ln1897_5_reg_756_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \icmp_ln1897_5_reg_756_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \^int_height_reg[14]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln1897_fu_430_p2 : STD_LOGIC;
  signal or_ln1897_reg_735 : STD_LOGIC;
  signal \pixIn10_read_reg_642_pp0_iter1_reg_reg[0]_srl2_n_5\ : STD_LOGIC;
  signal \pixIn10_read_reg_642_pp0_iter1_reg_reg[1]_srl2_n_5\ : STD_LOGIC;
  signal \pixIn10_read_reg_642_pp0_iter1_reg_reg[2]_srl2_n_5\ : STD_LOGIC;
  signal \pixIn10_read_reg_642_pp0_iter1_reg_reg[3]_srl2_n_5\ : STD_LOGIC;
  signal \pixIn10_read_reg_642_pp0_iter1_reg_reg[4]_srl2_n_5\ : STD_LOGIC;
  signal \pixIn10_read_reg_642_pp0_iter1_reg_reg[5]_srl2_n_5\ : STD_LOGIC;
  signal \pixIn10_read_reg_642_pp0_iter1_reg_reg[6]_srl2_n_5\ : STD_LOGIC;
  signal \pixIn10_read_reg_642_pp0_iter1_reg_reg[7]_srl2_n_5\ : STD_LOGIC;
  signal pixIn10_read_reg_642_pp0_iter2_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \pixIn6_read_reg_662_pp0_iter1_reg_reg[0]_srl2_n_5\ : STD_LOGIC;
  signal \pixIn6_read_reg_662_pp0_iter1_reg_reg[1]_srl2_n_5\ : STD_LOGIC;
  signal \pixIn6_read_reg_662_pp0_iter1_reg_reg[2]_srl2_n_5\ : STD_LOGIC;
  signal \pixIn6_read_reg_662_pp0_iter1_reg_reg[3]_srl2_n_5\ : STD_LOGIC;
  signal \pixIn6_read_reg_662_pp0_iter1_reg_reg[4]_srl2_n_5\ : STD_LOGIC;
  signal \pixIn6_read_reg_662_pp0_iter1_reg_reg[5]_srl2_n_5\ : STD_LOGIC;
  signal \pixIn6_read_reg_662_pp0_iter1_reg_reg[6]_srl2_n_5\ : STD_LOGIC;
  signal \pixIn6_read_reg_662_pp0_iter1_reg_reg[7]_srl2_n_5\ : STD_LOGIC;
  signal pixIn6_read_reg_662_pp0_iter2_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \pixIn7_read_reg_657_pp0_iter1_reg_reg[0]_srl2_n_5\ : STD_LOGIC;
  signal \pixIn7_read_reg_657_pp0_iter1_reg_reg[1]_srl2_n_5\ : STD_LOGIC;
  signal \pixIn7_read_reg_657_pp0_iter1_reg_reg[2]_srl2_n_5\ : STD_LOGIC;
  signal \pixIn7_read_reg_657_pp0_iter1_reg_reg[3]_srl2_n_5\ : STD_LOGIC;
  signal \pixIn7_read_reg_657_pp0_iter1_reg_reg[4]_srl2_n_5\ : STD_LOGIC;
  signal \pixIn7_read_reg_657_pp0_iter1_reg_reg[5]_srl2_n_5\ : STD_LOGIC;
  signal \pixIn7_read_reg_657_pp0_iter1_reg_reg[6]_srl2_n_5\ : STD_LOGIC;
  signal \pixIn7_read_reg_657_pp0_iter1_reg_reg[7]_srl2_n_5\ : STD_LOGIC;
  signal pixIn7_read_reg_657_pp0_iter2_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \pixIn8_read_reg_652_pp0_iter1_reg_reg[0]_srl2_n_5\ : STD_LOGIC;
  signal \pixIn8_read_reg_652_pp0_iter1_reg_reg[1]_srl2_n_5\ : STD_LOGIC;
  signal \pixIn8_read_reg_652_pp0_iter1_reg_reg[2]_srl2_n_5\ : STD_LOGIC;
  signal \pixIn8_read_reg_652_pp0_iter1_reg_reg[3]_srl2_n_5\ : STD_LOGIC;
  signal \pixIn8_read_reg_652_pp0_iter1_reg_reg[4]_srl2_n_5\ : STD_LOGIC;
  signal \pixIn8_read_reg_652_pp0_iter1_reg_reg[5]_srl2_n_5\ : STD_LOGIC;
  signal \pixIn8_read_reg_652_pp0_iter1_reg_reg[6]_srl2_n_5\ : STD_LOGIC;
  signal \pixIn8_read_reg_652_pp0_iter1_reg_reg[7]_srl2_n_5\ : STD_LOGIC;
  signal pixIn8_read_reg_652_pp0_iter2_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \pixIn9_read_reg_647_pp0_iter1_reg_reg[0]_srl2_n_5\ : STD_LOGIC;
  signal \pixIn9_read_reg_647_pp0_iter1_reg_reg[1]_srl2_n_5\ : STD_LOGIC;
  signal \pixIn9_read_reg_647_pp0_iter1_reg_reg[2]_srl2_n_5\ : STD_LOGIC;
  signal \pixIn9_read_reg_647_pp0_iter1_reg_reg[3]_srl2_n_5\ : STD_LOGIC;
  signal \pixIn9_read_reg_647_pp0_iter1_reg_reg[4]_srl2_n_5\ : STD_LOGIC;
  signal \pixIn9_read_reg_647_pp0_iter1_reg_reg[5]_srl2_n_5\ : STD_LOGIC;
  signal \pixIn9_read_reg_647_pp0_iter1_reg_reg[6]_srl2_n_5\ : STD_LOGIC;
  signal \pixIn9_read_reg_647_pp0_iter1_reg_reg[7]_srl2_n_5\ : STD_LOGIC;
  signal \pixIn_read_reg_667_pp0_iter1_reg_reg[0]_srl2_n_5\ : STD_LOGIC;
  signal \pixIn_read_reg_667_pp0_iter1_reg_reg[1]_srl2_n_5\ : STD_LOGIC;
  signal \pixIn_read_reg_667_pp0_iter1_reg_reg[2]_srl2_n_5\ : STD_LOGIC;
  signal \pixIn_read_reg_667_pp0_iter1_reg_reg[3]_srl2_n_5\ : STD_LOGIC;
  signal \pixIn_read_reg_667_pp0_iter1_reg_reg[4]_srl2_n_5\ : STD_LOGIC;
  signal \pixIn_read_reg_667_pp0_iter1_reg_reg[5]_srl2_n_5\ : STD_LOGIC;
  signal \pixIn_read_reg_667_pp0_iter1_reg_reg[6]_srl2_n_5\ : STD_LOGIC;
  signal \pixIn_read_reg_667_pp0_iter1_reg_reg[7]_srl2_n_5\ : STD_LOGIC;
  signal pixIn_read_reg_667_pp0_iter2_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal select_ln1866_fu_353_p3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal select_ln1870_fu_379_p3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \vDir[0]_i_1_n_5\ : STD_LOGIC;
  signal \vDir_reg_n_5_[0]\ : STD_LOGIC;
  signal vMax_fu_222_p20_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \vMax_fu_222_p2_carry__0_n_10\ : STD_LOGIC;
  signal \vMax_fu_222_p2_carry__0_n_11\ : STD_LOGIC;
  signal \vMax_fu_222_p2_carry__0_n_12\ : STD_LOGIC;
  signal \vMax_fu_222_p2_carry__0_n_6\ : STD_LOGIC;
  signal \vMax_fu_222_p2_carry__0_n_7\ : STD_LOGIC;
  signal \vMax_fu_222_p2_carry__0_n_8\ : STD_LOGIC;
  signal \vMax_fu_222_p2_carry__0_n_9\ : STD_LOGIC;
  signal vMax_fu_222_p2_carry_n_10 : STD_LOGIC;
  signal vMax_fu_222_p2_carry_n_11 : STD_LOGIC;
  signal vMax_fu_222_p2_carry_n_12 : STD_LOGIC;
  signal vMax_fu_222_p2_carry_n_5 : STD_LOGIC;
  signal vMax_fu_222_p2_carry_n_6 : STD_LOGIC;
  signal vMax_fu_222_p2_carry_n_7 : STD_LOGIC;
  signal vMax_fu_222_p2_carry_n_8 : STD_LOGIC;
  signal vMax_fu_222_p2_carry_n_9 : STD_LOGIC;
  signal x_read_reg_627 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal x_read_reg_627_pp0_iter1_reg : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal y_read_reg_635 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal y_read_reg_635_pp0_iter1_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW__inferred__3/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW__inferred__6/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW__inferred__7/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW__inferred__7/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_boxBottom_fu_405_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_boxRight_fu_400_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_hMax_fu_216_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_icmp_ln1844_fu_269_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln1849_fu_291_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln1856_fu_307_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln1861_fu_329_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln1897_1_fu_425_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln1897_2_fu_436_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln1897_3_fu_441_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_icmp_ln1897_4_reg_751_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_icmp_ln1897_5_reg_756_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_vMax_fu_222_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \_inferred__3/i__carry\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__3/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \_inferred__3/i__carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__3/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \_inferred__6/i__carry\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__6/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \_inferred__6/i__carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__6/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__7/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__7/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[6]_i_5\ : label is "soft_lutpair568";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272[0]_i_2\ : label is "soft_lutpair568";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[7]_i_3\ : label is "soft_lutpair569";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239[0]_i_2\ : label is "soft_lutpair569";
  attribute ADDER_THRESHOLD of boxBottom_fu_405_p2_carry : label is 35;
  attribute METHODOLOGY_DRC_VIOS of boxBottom_fu_405_p2_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \boxBottom_fu_405_p2_carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \boxBottom_fu_405_p2_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of boxRight_fu_400_p2_carry : label is 35;
  attribute METHODOLOGY_DRC_VIOS of boxRight_fu_400_p2_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \boxRight_fu_400_p2_carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \boxRight_fu_400_p2_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of hMax_fu_216_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \hMax_fu_216_p2_carry__0\ : label is 35;
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of icmp_ln1844_fu_269_p2_carry : label is 11;
  attribute METHODOLOGY_DRC_VIOS of icmp_ln1844_fu_269_p2_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of icmp_ln1849_fu_291_p2_carry : label is 11;
  attribute METHODOLOGY_DRC_VIOS of icmp_ln1849_fu_291_p2_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of icmp_ln1856_fu_307_p2_carry : label is 11;
  attribute METHODOLOGY_DRC_VIOS of icmp_ln1856_fu_307_p2_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of icmp_ln1861_fu_329_p2_carry : label is 11;
  attribute METHODOLOGY_DRC_VIOS of icmp_ln1861_fu_329_p2_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of icmp_ln1897_1_fu_425_p2_carry : label is 11;
  attribute METHODOLOGY_DRC_VIOS of icmp_ln1897_1_fu_425_p2_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of icmp_ln1897_2_fu_436_p2_carry : label is 14;
  attribute METHODOLOGY_DRC_VIOS of icmp_ln1897_2_fu_436_p2_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of icmp_ln1897_3_fu_441_p2_carry : label is 14;
  attribute METHODOLOGY_DRC_VIOS of icmp_ln1897_3_fu_441_p2_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \icmp_ln1897_4_reg_751_reg[0]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \icmp_ln1897_5_reg_756_reg[0]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \pixIn10_read_reg_642_pp0_iter1_reg_reg[0]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn10_read_reg_642_pp0_iter1_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \pixIn10_read_reg_642_pp0_iter1_reg_reg[0]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn10_read_reg_642_pp0_iter1_reg_reg[0]_srl2 ";
  attribute srl_bus_name of \pixIn10_read_reg_642_pp0_iter1_reg_reg[1]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn10_read_reg_642_pp0_iter1_reg_reg ";
  attribute srl_name of \pixIn10_read_reg_642_pp0_iter1_reg_reg[1]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn10_read_reg_642_pp0_iter1_reg_reg[1]_srl2 ";
  attribute srl_bus_name of \pixIn10_read_reg_642_pp0_iter1_reg_reg[2]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn10_read_reg_642_pp0_iter1_reg_reg ";
  attribute srl_name of \pixIn10_read_reg_642_pp0_iter1_reg_reg[2]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn10_read_reg_642_pp0_iter1_reg_reg[2]_srl2 ";
  attribute srl_bus_name of \pixIn10_read_reg_642_pp0_iter1_reg_reg[3]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn10_read_reg_642_pp0_iter1_reg_reg ";
  attribute srl_name of \pixIn10_read_reg_642_pp0_iter1_reg_reg[3]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn10_read_reg_642_pp0_iter1_reg_reg[3]_srl2 ";
  attribute srl_bus_name of \pixIn10_read_reg_642_pp0_iter1_reg_reg[4]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn10_read_reg_642_pp0_iter1_reg_reg ";
  attribute srl_name of \pixIn10_read_reg_642_pp0_iter1_reg_reg[4]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn10_read_reg_642_pp0_iter1_reg_reg[4]_srl2 ";
  attribute srl_bus_name of \pixIn10_read_reg_642_pp0_iter1_reg_reg[5]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn10_read_reg_642_pp0_iter1_reg_reg ";
  attribute srl_name of \pixIn10_read_reg_642_pp0_iter1_reg_reg[5]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn10_read_reg_642_pp0_iter1_reg_reg[5]_srl2 ";
  attribute srl_bus_name of \pixIn10_read_reg_642_pp0_iter1_reg_reg[6]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn10_read_reg_642_pp0_iter1_reg_reg ";
  attribute srl_name of \pixIn10_read_reg_642_pp0_iter1_reg_reg[6]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn10_read_reg_642_pp0_iter1_reg_reg[6]_srl2 ";
  attribute srl_bus_name of \pixIn10_read_reg_642_pp0_iter1_reg_reg[7]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn10_read_reg_642_pp0_iter1_reg_reg ";
  attribute srl_name of \pixIn10_read_reg_642_pp0_iter1_reg_reg[7]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn10_read_reg_642_pp0_iter1_reg_reg[7]_srl2 ";
  attribute srl_bus_name of \pixIn6_read_reg_662_pp0_iter1_reg_reg[0]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn6_read_reg_662_pp0_iter1_reg_reg ";
  attribute srl_name of \pixIn6_read_reg_662_pp0_iter1_reg_reg[0]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn6_read_reg_662_pp0_iter1_reg_reg[0]_srl2 ";
  attribute srl_bus_name of \pixIn6_read_reg_662_pp0_iter1_reg_reg[1]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn6_read_reg_662_pp0_iter1_reg_reg ";
  attribute srl_name of \pixIn6_read_reg_662_pp0_iter1_reg_reg[1]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn6_read_reg_662_pp0_iter1_reg_reg[1]_srl2 ";
  attribute srl_bus_name of \pixIn6_read_reg_662_pp0_iter1_reg_reg[2]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn6_read_reg_662_pp0_iter1_reg_reg ";
  attribute srl_name of \pixIn6_read_reg_662_pp0_iter1_reg_reg[2]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn6_read_reg_662_pp0_iter1_reg_reg[2]_srl2 ";
  attribute srl_bus_name of \pixIn6_read_reg_662_pp0_iter1_reg_reg[3]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn6_read_reg_662_pp0_iter1_reg_reg ";
  attribute srl_name of \pixIn6_read_reg_662_pp0_iter1_reg_reg[3]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn6_read_reg_662_pp0_iter1_reg_reg[3]_srl2 ";
  attribute srl_bus_name of \pixIn6_read_reg_662_pp0_iter1_reg_reg[4]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn6_read_reg_662_pp0_iter1_reg_reg ";
  attribute srl_name of \pixIn6_read_reg_662_pp0_iter1_reg_reg[4]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn6_read_reg_662_pp0_iter1_reg_reg[4]_srl2 ";
  attribute srl_bus_name of \pixIn6_read_reg_662_pp0_iter1_reg_reg[5]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn6_read_reg_662_pp0_iter1_reg_reg ";
  attribute srl_name of \pixIn6_read_reg_662_pp0_iter1_reg_reg[5]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn6_read_reg_662_pp0_iter1_reg_reg[5]_srl2 ";
  attribute srl_bus_name of \pixIn6_read_reg_662_pp0_iter1_reg_reg[6]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn6_read_reg_662_pp0_iter1_reg_reg ";
  attribute srl_name of \pixIn6_read_reg_662_pp0_iter1_reg_reg[6]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn6_read_reg_662_pp0_iter1_reg_reg[6]_srl2 ";
  attribute srl_bus_name of \pixIn6_read_reg_662_pp0_iter1_reg_reg[7]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn6_read_reg_662_pp0_iter1_reg_reg ";
  attribute srl_name of \pixIn6_read_reg_662_pp0_iter1_reg_reg[7]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn6_read_reg_662_pp0_iter1_reg_reg[7]_srl2 ";
  attribute srl_bus_name of \pixIn7_read_reg_657_pp0_iter1_reg_reg[0]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn7_read_reg_657_pp0_iter1_reg_reg ";
  attribute srl_name of \pixIn7_read_reg_657_pp0_iter1_reg_reg[0]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn7_read_reg_657_pp0_iter1_reg_reg[0]_srl2 ";
  attribute srl_bus_name of \pixIn7_read_reg_657_pp0_iter1_reg_reg[1]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn7_read_reg_657_pp0_iter1_reg_reg ";
  attribute srl_name of \pixIn7_read_reg_657_pp0_iter1_reg_reg[1]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn7_read_reg_657_pp0_iter1_reg_reg[1]_srl2 ";
  attribute srl_bus_name of \pixIn7_read_reg_657_pp0_iter1_reg_reg[2]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn7_read_reg_657_pp0_iter1_reg_reg ";
  attribute srl_name of \pixIn7_read_reg_657_pp0_iter1_reg_reg[2]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn7_read_reg_657_pp0_iter1_reg_reg[2]_srl2 ";
  attribute srl_bus_name of \pixIn7_read_reg_657_pp0_iter1_reg_reg[3]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn7_read_reg_657_pp0_iter1_reg_reg ";
  attribute srl_name of \pixIn7_read_reg_657_pp0_iter1_reg_reg[3]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn7_read_reg_657_pp0_iter1_reg_reg[3]_srl2 ";
  attribute srl_bus_name of \pixIn7_read_reg_657_pp0_iter1_reg_reg[4]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn7_read_reg_657_pp0_iter1_reg_reg ";
  attribute srl_name of \pixIn7_read_reg_657_pp0_iter1_reg_reg[4]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn7_read_reg_657_pp0_iter1_reg_reg[4]_srl2 ";
  attribute srl_bus_name of \pixIn7_read_reg_657_pp0_iter1_reg_reg[5]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn7_read_reg_657_pp0_iter1_reg_reg ";
  attribute srl_name of \pixIn7_read_reg_657_pp0_iter1_reg_reg[5]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn7_read_reg_657_pp0_iter1_reg_reg[5]_srl2 ";
  attribute srl_bus_name of \pixIn7_read_reg_657_pp0_iter1_reg_reg[6]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn7_read_reg_657_pp0_iter1_reg_reg ";
  attribute srl_name of \pixIn7_read_reg_657_pp0_iter1_reg_reg[6]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn7_read_reg_657_pp0_iter1_reg_reg[6]_srl2 ";
  attribute srl_bus_name of \pixIn7_read_reg_657_pp0_iter1_reg_reg[7]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn7_read_reg_657_pp0_iter1_reg_reg ";
  attribute srl_name of \pixIn7_read_reg_657_pp0_iter1_reg_reg[7]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn7_read_reg_657_pp0_iter1_reg_reg[7]_srl2 ";
  attribute srl_bus_name of \pixIn8_read_reg_652_pp0_iter1_reg_reg[0]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn8_read_reg_652_pp0_iter1_reg_reg ";
  attribute srl_name of \pixIn8_read_reg_652_pp0_iter1_reg_reg[0]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn8_read_reg_652_pp0_iter1_reg_reg[0]_srl2 ";
  attribute srl_bus_name of \pixIn8_read_reg_652_pp0_iter1_reg_reg[1]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn8_read_reg_652_pp0_iter1_reg_reg ";
  attribute srl_name of \pixIn8_read_reg_652_pp0_iter1_reg_reg[1]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn8_read_reg_652_pp0_iter1_reg_reg[1]_srl2 ";
  attribute srl_bus_name of \pixIn8_read_reg_652_pp0_iter1_reg_reg[2]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn8_read_reg_652_pp0_iter1_reg_reg ";
  attribute srl_name of \pixIn8_read_reg_652_pp0_iter1_reg_reg[2]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn8_read_reg_652_pp0_iter1_reg_reg[2]_srl2 ";
  attribute srl_bus_name of \pixIn8_read_reg_652_pp0_iter1_reg_reg[3]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn8_read_reg_652_pp0_iter1_reg_reg ";
  attribute srl_name of \pixIn8_read_reg_652_pp0_iter1_reg_reg[3]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn8_read_reg_652_pp0_iter1_reg_reg[3]_srl2 ";
  attribute srl_bus_name of \pixIn8_read_reg_652_pp0_iter1_reg_reg[4]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn8_read_reg_652_pp0_iter1_reg_reg ";
  attribute srl_name of \pixIn8_read_reg_652_pp0_iter1_reg_reg[4]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn8_read_reg_652_pp0_iter1_reg_reg[4]_srl2 ";
  attribute srl_bus_name of \pixIn8_read_reg_652_pp0_iter1_reg_reg[5]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn8_read_reg_652_pp0_iter1_reg_reg ";
  attribute srl_name of \pixIn8_read_reg_652_pp0_iter1_reg_reg[5]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn8_read_reg_652_pp0_iter1_reg_reg[5]_srl2 ";
  attribute srl_bus_name of \pixIn8_read_reg_652_pp0_iter1_reg_reg[6]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn8_read_reg_652_pp0_iter1_reg_reg ";
  attribute srl_name of \pixIn8_read_reg_652_pp0_iter1_reg_reg[6]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn8_read_reg_652_pp0_iter1_reg_reg[6]_srl2 ";
  attribute srl_bus_name of \pixIn8_read_reg_652_pp0_iter1_reg_reg[7]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn8_read_reg_652_pp0_iter1_reg_reg ";
  attribute srl_name of \pixIn8_read_reg_652_pp0_iter1_reg_reg[7]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn8_read_reg_652_pp0_iter1_reg_reg[7]_srl2 ";
  attribute srl_bus_name of \pixIn9_read_reg_647_pp0_iter1_reg_reg[0]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn9_read_reg_647_pp0_iter1_reg_reg ";
  attribute srl_name of \pixIn9_read_reg_647_pp0_iter1_reg_reg[0]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn9_read_reg_647_pp0_iter1_reg_reg[0]_srl2 ";
  attribute srl_bus_name of \pixIn9_read_reg_647_pp0_iter1_reg_reg[1]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn9_read_reg_647_pp0_iter1_reg_reg ";
  attribute srl_name of \pixIn9_read_reg_647_pp0_iter1_reg_reg[1]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn9_read_reg_647_pp0_iter1_reg_reg[1]_srl2 ";
  attribute srl_bus_name of \pixIn9_read_reg_647_pp0_iter1_reg_reg[2]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn9_read_reg_647_pp0_iter1_reg_reg ";
  attribute srl_name of \pixIn9_read_reg_647_pp0_iter1_reg_reg[2]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn9_read_reg_647_pp0_iter1_reg_reg[2]_srl2 ";
  attribute srl_bus_name of \pixIn9_read_reg_647_pp0_iter1_reg_reg[3]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn9_read_reg_647_pp0_iter1_reg_reg ";
  attribute srl_name of \pixIn9_read_reg_647_pp0_iter1_reg_reg[3]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn9_read_reg_647_pp0_iter1_reg_reg[3]_srl2 ";
  attribute srl_bus_name of \pixIn9_read_reg_647_pp0_iter1_reg_reg[4]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn9_read_reg_647_pp0_iter1_reg_reg ";
  attribute srl_name of \pixIn9_read_reg_647_pp0_iter1_reg_reg[4]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn9_read_reg_647_pp0_iter1_reg_reg[4]_srl2 ";
  attribute srl_bus_name of \pixIn9_read_reg_647_pp0_iter1_reg_reg[5]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn9_read_reg_647_pp0_iter1_reg_reg ";
  attribute srl_name of \pixIn9_read_reg_647_pp0_iter1_reg_reg[5]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn9_read_reg_647_pp0_iter1_reg_reg[5]_srl2 ";
  attribute srl_bus_name of \pixIn9_read_reg_647_pp0_iter1_reg_reg[6]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn9_read_reg_647_pp0_iter1_reg_reg ";
  attribute srl_name of \pixIn9_read_reg_647_pp0_iter1_reg_reg[6]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn9_read_reg_647_pp0_iter1_reg_reg[6]_srl2 ";
  attribute srl_bus_name of \pixIn9_read_reg_647_pp0_iter1_reg_reg[7]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn9_read_reg_647_pp0_iter1_reg_reg ";
  attribute srl_name of \pixIn9_read_reg_647_pp0_iter1_reg_reg[7]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn9_read_reg_647_pp0_iter1_reg_reg[7]_srl2 ";
  attribute srl_bus_name of \pixIn_read_reg_667_pp0_iter1_reg_reg[0]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn_read_reg_667_pp0_iter1_reg_reg ";
  attribute srl_name of \pixIn_read_reg_667_pp0_iter1_reg_reg[0]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn_read_reg_667_pp0_iter1_reg_reg[0]_srl2 ";
  attribute srl_bus_name of \pixIn_read_reg_667_pp0_iter1_reg_reg[1]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn_read_reg_667_pp0_iter1_reg_reg ";
  attribute srl_name of \pixIn_read_reg_667_pp0_iter1_reg_reg[1]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn_read_reg_667_pp0_iter1_reg_reg[1]_srl2 ";
  attribute srl_bus_name of \pixIn_read_reg_667_pp0_iter1_reg_reg[2]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn_read_reg_667_pp0_iter1_reg_reg ";
  attribute srl_name of \pixIn_read_reg_667_pp0_iter1_reg_reg[2]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn_read_reg_667_pp0_iter1_reg_reg[2]_srl2 ";
  attribute srl_bus_name of \pixIn_read_reg_667_pp0_iter1_reg_reg[3]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn_read_reg_667_pp0_iter1_reg_reg ";
  attribute srl_name of \pixIn_read_reg_667_pp0_iter1_reg_reg[3]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn_read_reg_667_pp0_iter1_reg_reg[3]_srl2 ";
  attribute srl_bus_name of \pixIn_read_reg_667_pp0_iter1_reg_reg[4]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn_read_reg_667_pp0_iter1_reg_reg ";
  attribute srl_name of \pixIn_read_reg_667_pp0_iter1_reg_reg[4]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn_read_reg_667_pp0_iter1_reg_reg[4]_srl2 ";
  attribute srl_bus_name of \pixIn_read_reg_667_pp0_iter1_reg_reg[5]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn_read_reg_667_pp0_iter1_reg_reg ";
  attribute srl_name of \pixIn_read_reg_667_pp0_iter1_reg_reg[5]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn_read_reg_667_pp0_iter1_reg_reg[5]_srl2 ";
  attribute srl_bus_name of \pixIn_read_reg_667_pp0_iter1_reg_reg[6]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn_read_reg_667_pp0_iter1_reg_reg ";
  attribute srl_name of \pixIn_read_reg_667_pp0_iter1_reg_reg[6]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn_read_reg_667_pp0_iter1_reg_reg[6]_srl2 ";
  attribute srl_bus_name of \pixIn_read_reg_667_pp0_iter1_reg_reg[7]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn_read_reg_667_pp0_iter1_reg_reg ";
  attribute srl_name of \pixIn_read_reg_667_pp0_iter1_reg_reg[7]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn_read_reg_667_pp0_iter1_reg_reg[7]_srl2 ";
  attribute ADDER_THRESHOLD of vMax_fu_222_p2_carry : label is 35;
  attribute METHODOLOGY_DRC_VIOS of vMax_fu_222_p2_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \vMax_fu_222_p2_carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \vMax_fu_222_p2_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  O(7 downto 0) <= \^o\(7 downto 0);
  Q(14 downto 0) <= \^q\(14 downto 0);
  ap_block_pp0_stage0_subdone <= \^ap_block_pp0_stage0_subdone\;
  \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_0\(0) <= \^ap_phi_reg_pp0_iter2_boxleft_reg_194_reg[15]_0\(0);
  \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_0\(0) <= \^ap_phi_reg_pp0_iter2_boxtop_reg_203_reg[15]_0\(0);
  \boxVCoord_reg[15]_0\(14 downto 0) <= \^boxvcoord_reg[15]_0\(14 downto 0);
  \icmp_ln1897_4_reg_751_reg[0]_0\ <= \^icmp_ln1897_4_reg_751_reg[0]_0\;
  \int_height_reg[14]\(7 downto 0) <= \^int_height_reg[14]\(7 downto 0);
\_inferred__3/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => boxHCoord(0),
      CI_TOP => '0',
      CO(7) => \_inferred__3/i__carry_n_5\,
      CO(6) => \_inferred__3/i__carry_n_6\,
      CO(5) => \_inferred__3/i__carry_n_7\,
      CO(4) => \_inferred__3/i__carry_n_8\,
      CO(3) => \_inferred__3/i__carry_n_9\,
      CO(2) => \_inferred__3/i__carry_n_10\,
      CO(1) => \_inferred__3/i__carry_n_11\,
      CO(0) => \_inferred__3/i__carry_n_12\,
      DI(7 downto 1) => \^q\(6 downto 0),
      DI(0) => \i__carry_i_1_n_5\,
      O(7 downto 0) => select_ln1866_fu_353_p3(7 downto 0),
      S(7) => \i__carry_i_2__0_n_5\,
      S(6) => \i__carry_i_3__0_n_5\,
      S(5) => \i__carry_i_4__0_n_5\,
      S(4) => \i__carry_i_5__0_n_5\,
      S(3) => \i__carry_i_6__0_n_5\,
      S(2) => \i__carry_i_7__0_n_5\,
      S(1) => \i__carry_i_8__0_n_5\,
      S(0) => \boxHCoord_reg[7]_0\(0)
    );
\_inferred__3/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \_inferred__3/i__carry_n_5\,
      CI_TOP => '0',
      CO(7) => \NLW__inferred__3/i__carry__0_CO_UNCONNECTED\(7),
      CO(6) => \_inferred__3/i__carry__0_n_6\,
      CO(5) => \_inferred__3/i__carry__0_n_7\,
      CO(4) => \_inferred__3/i__carry__0_n_8\,
      CO(3) => \_inferred__3/i__carry__0_n_9\,
      CO(2) => \_inferred__3/i__carry__0_n_10\,
      CO(1) => \_inferred__3/i__carry__0_n_11\,
      CO(0) => \_inferred__3/i__carry__0_n_12\,
      DI(7) => '0',
      DI(6 downto 1) => \^q\(12 downto 7),
      DI(0) => \i__carry__0_i_1_n_5\,
      O(7 downto 0) => select_ln1866_fu_353_p3(15 downto 8),
      S(7) => \i__carry__0_i_2_n_5\,
      S(6) => \i__carry__0_i_3_n_5\,
      S(5) => \i__carry__0_i_4_n_5\,
      S(4) => \i__carry__0_i_5_n_5\,
      S(3) => \i__carry__0_i_6_n_5\,
      S(2) => \i__carry__0_i_7_n_5\,
      S(1) => \i__carry__0_i_8_n_5\,
      S(0) => \i__carry__0_i_9_n_5\
    );
\_inferred__6/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => boxVCoord(0),
      CI_TOP => '0',
      CO(7) => \_inferred__6/i__carry_n_5\,
      CO(6) => \_inferred__6/i__carry_n_6\,
      CO(5) => \_inferred__6/i__carry_n_7\,
      CO(4) => \_inferred__6/i__carry_n_8\,
      CO(3) => \_inferred__6/i__carry_n_9\,
      CO(2) => \_inferred__6/i__carry_n_10\,
      CO(1) => \_inferred__6/i__carry_n_11\,
      CO(0) => \_inferred__6/i__carry_n_12\,
      DI(7 downto 1) => \^boxvcoord_reg[15]_0\(6 downto 0),
      DI(0) => \i__carry_i_1__0_n_5\,
      O(7 downto 0) => select_ln1870_fu_379_p3(7 downto 0),
      S(7) => \i__carry_i_2__1_n_5\,
      S(6) => \i__carry_i_3__1_n_5\,
      S(5) => \i__carry_i_4__1_n_5\,
      S(4) => \i__carry_i_5__1_n_5\,
      S(3) => \i__carry_i_6__1_n_5\,
      S(2) => \i__carry_i_7__1_n_5\,
      S(1) => \i__carry_i_8__1_n_5\,
      S(0) => \boxVCoord_reg[7]_0\(0)
    );
\_inferred__6/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \_inferred__6/i__carry_n_5\,
      CI_TOP => '0',
      CO(7) => \NLW__inferred__6/i__carry__0_CO_UNCONNECTED\(7),
      CO(6) => \_inferred__6/i__carry__0_n_6\,
      CO(5) => \_inferred__6/i__carry__0_n_7\,
      CO(4) => \_inferred__6/i__carry__0_n_8\,
      CO(3) => \_inferred__6/i__carry__0_n_9\,
      CO(2) => \_inferred__6/i__carry__0_n_10\,
      CO(1) => \_inferred__6/i__carry__0_n_11\,
      CO(0) => \_inferred__6/i__carry__0_n_12\,
      DI(7) => '0',
      DI(6 downto 1) => \^boxvcoord_reg[15]_0\(12 downto 7),
      DI(0) => \i__carry__0_i_1__0_n_5\,
      O(7 downto 0) => select_ln1870_fu_379_p3(15 downto 8),
      S(7) => \i__carry__0_i_2__0_n_5\,
      S(6) => \i__carry__0_i_3__0_n_5\,
      S(5) => \i__carry__0_i_4__0_n_5\,
      S(4) => \i__carry__0_i_5__0_n_5\,
      S(3) => \i__carry__0_i_6__0_n_5\,
      S(2) => \i__carry__0_i_7__0_n_5\,
      S(1) => \i__carry__0_i_8__0_n_5\,
      S(0) => \i__carry__0_i_9__0_n_5\
    );
\_inferred__7/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \_inferred__7/i__carry_n_5\,
      CO(6) => \_inferred__7/i__carry_n_6\,
      CO(5) => \_inferred__7/i__carry_n_7\,
      CO(4) => \_inferred__7/i__carry_n_8\,
      CO(3) => \_inferred__7/i__carry_n_9\,
      CO(2) => \_inferred__7/i__carry_n_10\,
      CO(1) => \_inferred__7/i__carry_n_11\,
      CO(0) => \_inferred__7/i__carry_n_12\,
      DI(7 downto 0) => y_read_reg_635_pp0_iter1_reg(7 downto 0),
      O(7 downto 0) => \NLW__inferred__7/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7) => \i__carry_i_1__1_n_5\,
      S(6) => \i__carry_i_2_n_5\,
      S(5) => \i__carry_i_3_n_5\,
      S(4) => \i__carry_i_4_n_5\,
      S(3) => \i__carry_i_5_n_5\,
      S(2) => \i__carry_i_6_n_5\,
      S(1) => \i__carry_i_7_n_5\,
      S(0) => \i__carry_i_8_n_5\
    );
\_inferred__7/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \_inferred__7/i__carry_n_5\,
      CI_TOP => '0',
      CO(7) => \_inferred__7/i__carry__0_n_5\,
      CO(6) => \_inferred__7/i__carry__0_n_6\,
      CO(5) => \_inferred__7/i__carry__0_n_7\,
      CO(4) => \_inferred__7/i__carry__0_n_8\,
      CO(3) => \_inferred__7/i__carry__0_n_9\,
      CO(2) => \_inferred__7/i__carry__0_n_10\,
      CO(1) => \_inferred__7/i__carry__0_n_11\,
      CO(0) => \_inferred__7/i__carry__0_n_12\,
      DI(7 downto 0) => y_read_reg_635_pp0_iter1_reg(15 downto 8),
      O(7 downto 0) => \NLW__inferred__7/i__carry__0_O_UNCONNECTED\(7 downto 0),
      S(7) => \i__carry__0_i_1__1_n_5\,
      S(6) => \i__carry__0_i_2__1_n_5\,
      S(5) => \i__carry__0_i_3__1_n_5\,
      S(4) => \i__carry__0_i_4__1_n_5\,
      S(3) => \i__carry__0_i_5__1_n_5\,
      S(2) => \i__carry__0_i_6__1_n_5\,
      S(1) => \i__carry__0_i_7__1_n_5\,
      S(0) => \i__carry__0_i_8__1_n_5\
    );
\ap_enable_reg_pp0_iter1_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDD0DDD"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter5,
      I1 => ovrlayYUV_full_n,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln1897_4_reg_751_reg[0]_1\,
      I4 => bckgndYUV_empty_n,
      O => \^ap_block_pp0_stage0_subdone\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => grp_tpgPatternBox_fu_305_ap_start_reg,
      Q => ap_enable_reg_pp0_iter1_0,
      R => RSTC
    );
\ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A200A2A2A2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_0,
      I1 => ap_enable_reg_pp0_iter5,
      I2 => ovrlayYUV_full_n,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \icmp_ln1897_4_reg_751_reg[0]_1\,
      I5 => bckgndYUV_empty_n,
      O => ap_condition_192
    );
\ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD1002E"
    )
        port map (
      I0 => icmp_ln1844_fu_269_p2,
      I1 => \hDir_reg_n_5_[0]\,
      I2 => icmp_ln1849_fu_291_p2,
      I3 => \boxHCoord[15]_i_2_n_5\,
      I4 => \^q\(14),
      O => \ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_10_n_5\
    );
\ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD1002E"
    )
        port map (
      I0 => icmp_ln1844_fu_269_p2,
      I1 => \hDir_reg_n_5_[0]\,
      I2 => icmp_ln1849_fu_291_p2,
      I3 => \boxHCoord[15]_i_2_n_5\,
      I4 => \^q\(13),
      O => \ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_11_n_5\
    );
\ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD1002E"
    )
        port map (
      I0 => icmp_ln1844_fu_269_p2,
      I1 => \hDir_reg_n_5_[0]\,
      I2 => icmp_ln1849_fu_291_p2,
      I3 => \boxHCoord[15]_i_2_n_5\,
      I4 => \^q\(12),
      O => \ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_12_n_5\
    );
\ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD1002E"
    )
        port map (
      I0 => icmp_ln1844_fu_269_p2,
      I1 => \hDir_reg_n_5_[0]\,
      I2 => icmp_ln1849_fu_291_p2,
      I3 => \boxHCoord[15]_i_2_n_5\,
      I4 => \^q\(11),
      O => \ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_13_n_5\
    );
\ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD1002E"
    )
        port map (
      I0 => icmp_ln1844_fu_269_p2,
      I1 => \hDir_reg_n_5_[0]\,
      I2 => icmp_ln1849_fu_291_p2,
      I3 => \boxHCoord[15]_i_2_n_5\,
      I4 => \^q\(10),
      O => \ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_14_n_5\
    );
\ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD1002E"
    )
        port map (
      I0 => icmp_ln1844_fu_269_p2,
      I1 => \hDir_reg_n_5_[0]\,
      I2 => icmp_ln1849_fu_291_p2,
      I3 => \boxHCoord[15]_i_2_n_5\,
      I4 => \^q\(9),
      O => \ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_15_n_5\
    );
\ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD1002E"
    )
        port map (
      I0 => icmp_ln1844_fu_269_p2,
      I1 => \hDir_reg_n_5_[0]\,
      I2 => icmp_ln1849_fu_291_p2,
      I3 => \boxHCoord[15]_i_2_n_5\,
      I4 => \^q\(8),
      O => \ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_16_n_5\
    );
\ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD1002E"
    )
        port map (
      I0 => icmp_ln1844_fu_269_p2,
      I1 => \hDir_reg_n_5_[0]\,
      I2 => icmp_ln1849_fu_291_p2,
      I3 => \boxHCoord[15]_i_2_n_5\,
      I4 => \^q\(7),
      O => \ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_17_n_5\
    );
\ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(13),
      I1 => \boxHCoord[15]_i_2_n_5\,
      O => \ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_3_n_5\
    );
\ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(12),
      I1 => \boxHCoord[15]_i_2_n_5\,
      O => \ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_4_n_5\
    );
\ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(11),
      I1 => \boxHCoord[15]_i_2_n_5\,
      O => \ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_5_n_5\
    );
\ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(10),
      I1 => \boxHCoord[15]_i_2_n_5\,
      O => \ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_6_n_5\
    );
\ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(9),
      I1 => \boxHCoord[15]_i_2_n_5\,
      O => \ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_7_n_5\
    );
\ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(8),
      I1 => \boxHCoord[15]_i_2_n_5\,
      O => \ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_8_n_5\
    );
\ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(7),
      I1 => \boxHCoord[15]_i_2_n_5\,
      O => \ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_9_n_5\
    );
\ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => boxHCoord(0),
      I1 => \boxHCoord[15]_i_2_n_5\,
      O => \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_10_n_5\
    );
\ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF748B00008B74"
    )
        port map (
      I0 => icmp_ln1849_fu_291_p2,
      I1 => \hDir_reg_n_5_[0]\,
      I2 => icmp_ln1844_fu_269_p2,
      I3 => \boxVCoord_reg[7]_1\(7),
      I4 => \boxHCoord[15]_i_2_n_5\,
      I5 => \^q\(6),
      O => \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_11_n_5\
    );
\ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF748B00008B74"
    )
        port map (
      I0 => icmp_ln1849_fu_291_p2,
      I1 => \hDir_reg_n_5_[0]\,
      I2 => icmp_ln1844_fu_269_p2,
      I3 => \boxVCoord_reg[7]_1\(6),
      I4 => \boxHCoord[15]_i_2_n_5\,
      I5 => \^q\(5),
      O => \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_12_n_5\
    );
\ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF748B00008B74"
    )
        port map (
      I0 => icmp_ln1849_fu_291_p2,
      I1 => \hDir_reg_n_5_[0]\,
      I2 => icmp_ln1844_fu_269_p2,
      I3 => \boxVCoord_reg[7]_1\(5),
      I4 => \boxHCoord[15]_i_2_n_5\,
      I5 => \^q\(4),
      O => \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_13_n_5\
    );
\ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF748B00008B74"
    )
        port map (
      I0 => icmp_ln1849_fu_291_p2,
      I1 => \hDir_reg_n_5_[0]\,
      I2 => icmp_ln1844_fu_269_p2,
      I3 => \boxVCoord_reg[7]_1\(4),
      I4 => \boxHCoord[15]_i_2_n_5\,
      I5 => \^q\(3),
      O => \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_14_n_5\
    );
\ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF748B00008B74"
    )
        port map (
      I0 => icmp_ln1849_fu_291_p2,
      I1 => \hDir_reg_n_5_[0]\,
      I2 => icmp_ln1844_fu_269_p2,
      I3 => \boxVCoord_reg[7]_1\(3),
      I4 => \boxHCoord[15]_i_2_n_5\,
      I5 => \^q\(2),
      O => \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_15_n_5\
    );
\ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF748B00008B74"
    )
        port map (
      I0 => icmp_ln1849_fu_291_p2,
      I1 => \hDir_reg_n_5_[0]\,
      I2 => icmp_ln1844_fu_269_p2,
      I3 => \boxVCoord_reg[7]_1\(2),
      I4 => \boxHCoord[15]_i_2_n_5\,
      I5 => \^q\(1),
      O => \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_16_n_5\
    );
\ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF748B00008B74"
    )
        port map (
      I0 => icmp_ln1849_fu_291_p2,
      I1 => \hDir_reg_n_5_[0]\,
      I2 => icmp_ln1844_fu_269_p2,
      I3 => \boxVCoord_reg[7]_1\(1),
      I4 => \boxHCoord[15]_i_2_n_5\,
      I5 => \^q\(0),
      O => \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_17_n_5\
    );
\ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF748B00008B74"
    )
        port map (
      I0 => icmp_ln1849_fu_291_p2,
      I1 => \hDir_reg_n_5_[0]\,
      I2 => icmp_ln1844_fu_269_p2,
      I3 => \boxVCoord_reg[7]_1\(0),
      I4 => \boxHCoord[15]_i_2_n_5\,
      I5 => boxHCoord(0),
      O => \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_18_n_5\
    );
\ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002E"
    )
        port map (
      I0 => icmp_ln1844_fu_269_p2,
      I1 => \hDir_reg_n_5_[0]\,
      I2 => icmp_ln1849_fu_291_p2,
      I3 => \boxHCoord[15]_i_2_n_5\,
      O => \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \boxHCoord[15]_i_2_n_5\,
      O => \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_3_n_5\
    );
\ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      I1 => \boxHCoord[15]_i_2_n_5\,
      O => \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_4_n_5\
    );
\ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \boxHCoord[15]_i_2_n_5\,
      O => \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_5_n_5\
    );
\ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \boxHCoord[15]_i_2_n_5\,
      O => \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_6_n_5\
    );
\ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \boxHCoord[15]_i_2_n_5\,
      O => \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_7_n_5\
    );
\ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \boxHCoord[15]_i_2_n_5\,
      O => \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_8_n_5\
    );
\ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \boxHCoord[15]_i_2_n_5\,
      O => \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_9_n_5\
    );
\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_192,
      D => \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_20\,
      Q => ap_phi_reg_pp0_iter2_boxLeft_reg_194(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_192,
      D => \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_n_18\,
      Q => ap_phi_reg_pp0_iter2_boxLeft_reg_194(10),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_192,
      D => \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_n_17\,
      Q => ap_phi_reg_pp0_iter2_boxLeft_reg_194(11),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_192,
      D => \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_n_16\,
      Q => ap_phi_reg_pp0_iter2_boxLeft_reg_194(12),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_192,
      D => \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_n_15\,
      Q => ap_phi_reg_pp0_iter2_boxLeft_reg_194(13),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_192,
      D => \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_n_14\,
      Q => ap_phi_reg_pp0_iter2_boxLeft_reg_194(14),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_192,
      D => \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_n_13\,
      Q => \^ap_phi_reg_pp0_iter2_boxleft_reg_194_reg[15]_0\(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_5\,
      CI_TOP => '0',
      CO(7) => \NLW_ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_CO_UNCONNECTED\(7),
      CO(6) => \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_n_6\,
      CO(5) => \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_n_7\,
      CO(4) => \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_n_8\,
      CO(3) => \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_n_9\,
      CO(2) => \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_n_10\,
      CO(1) => \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_n_11\,
      CO(0) => \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_n_12\,
      DI(7) => '0',
      DI(6) => \ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_3_n_5\,
      DI(5) => \ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_4_n_5\,
      DI(4) => \ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_5_n_5\,
      DI(3) => \ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_6_n_5\,
      DI(2) => \ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_7_n_5\,
      DI(1) => \ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_8_n_5\,
      DI(0) => \ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_9_n_5\,
      O(7) => \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_n_13\,
      O(6) => \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_n_14\,
      O(5) => \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_n_15\,
      O(4) => \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_n_16\,
      O(3) => \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_n_17\,
      O(2) => \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_n_18\,
      O(1) => \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_n_19\,
      O(0) => \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_n_20\,
      S(7) => \ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_10_n_5\,
      S(6) => \ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_11_n_5\,
      S(5) => \ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_12_n_5\,
      S(4) => \ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_13_n_5\,
      S(3) => \ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_14_n_5\,
      S(2) => \ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_15_n_5\,
      S(1) => \ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_16_n_5\,
      S(0) => \ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_17_n_5\
    );
\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_192,
      D => \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_19\,
      Q => ap_phi_reg_pp0_iter2_boxLeft_reg_194(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_192,
      D => \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_18\,
      Q => ap_phi_reg_pp0_iter2_boxLeft_reg_194(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_192,
      D => \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_17\,
      Q => ap_phi_reg_pp0_iter2_boxLeft_reg_194(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_192,
      D => \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_16\,
      Q => ap_phi_reg_pp0_iter2_boxLeft_reg_194(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_192,
      D => \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_15\,
      Q => ap_phi_reg_pp0_iter2_boxLeft_reg_194(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_192,
      D => \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_14\,
      Q => ap_phi_reg_pp0_iter2_boxLeft_reg_194(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_192,
      D => \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_13\,
      Q => ap_phi_reg_pp0_iter2_boxLeft_reg_194(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_2_n_5\,
      CI_TOP => '0',
      CO(7) => \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_5\,
      CO(6) => \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_6\,
      CO(5) => \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_7\,
      CO(4) => \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_8\,
      CO(3) => \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_9\,
      CO(2) => \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_10\,
      CO(1) => \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_11\,
      CO(0) => \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_12\,
      DI(7) => \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_3_n_5\,
      DI(6) => \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_4_n_5\,
      DI(5) => \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_5_n_5\,
      DI(4) => \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_6_n_5\,
      DI(3) => \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_7_n_5\,
      DI(2) => \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_8_n_5\,
      DI(1) => \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_9_n_5\,
      DI(0) => \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_10_n_5\,
      O(7) => \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_13\,
      O(6) => \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_14\,
      O(5) => \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_15\,
      O(4) => \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_16\,
      O(3) => \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_17\,
      O(2) => \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_18\,
      O(1) => \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_19\,
      O(0) => \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_20\,
      S(7) => \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_11_n_5\,
      S(6) => \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_12_n_5\,
      S(5) => \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_13_n_5\,
      S(4) => \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_14_n_5\,
      S(3) => \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_15_n_5\,
      S(2) => \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_16_n_5\,
      S(1) => \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_17_n_5\,
      S(0) => \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_18_n_5\
    );
\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_192,
      D => \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_n_20\,
      Q => ap_phi_reg_pp0_iter2_boxLeft_reg_194(8),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_192,
      D => \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_n_19\,
      Q => ap_phi_reg_pp0_iter2_boxLeft_reg_194(9),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC5003A"
    )
        port map (
      I0 => icmp_ln1856_fu_307_p2,
      I1 => icmp_ln1861_fu_329_p2,
      I2 => \vDir_reg_n_5_[0]\,
      I3 => \boxHCoord[15]_i_2_n_5\,
      I4 => \^boxvcoord_reg[15]_0\(13),
      O => \ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_10_n_5\
    );
\ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC5003A"
    )
        port map (
      I0 => icmp_ln1856_fu_307_p2,
      I1 => icmp_ln1861_fu_329_p2,
      I2 => \vDir_reg_n_5_[0]\,
      I3 => \boxHCoord[15]_i_2_n_5\,
      I4 => \^boxvcoord_reg[15]_0\(12),
      O => \ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_11_n_5\
    );
\ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC5003A"
    )
        port map (
      I0 => icmp_ln1856_fu_307_p2,
      I1 => icmp_ln1861_fu_329_p2,
      I2 => \vDir_reg_n_5_[0]\,
      I3 => \boxHCoord[15]_i_2_n_5\,
      I4 => \^boxvcoord_reg[15]_0\(11),
      O => \ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_12_n_5\
    );
\ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC5003A"
    )
        port map (
      I0 => icmp_ln1856_fu_307_p2,
      I1 => icmp_ln1861_fu_329_p2,
      I2 => \vDir_reg_n_5_[0]\,
      I3 => \boxHCoord[15]_i_2_n_5\,
      I4 => \^boxvcoord_reg[15]_0\(10),
      O => \ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_13_n_5\
    );
\ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC5003A"
    )
        port map (
      I0 => icmp_ln1856_fu_307_p2,
      I1 => icmp_ln1861_fu_329_p2,
      I2 => \vDir_reg_n_5_[0]\,
      I3 => \boxHCoord[15]_i_2_n_5\,
      I4 => \^boxvcoord_reg[15]_0\(9),
      O => \ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_14_n_5\
    );
\ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC5003A"
    )
        port map (
      I0 => icmp_ln1856_fu_307_p2,
      I1 => icmp_ln1861_fu_329_p2,
      I2 => \vDir_reg_n_5_[0]\,
      I3 => \boxHCoord[15]_i_2_n_5\,
      I4 => \^boxvcoord_reg[15]_0\(8),
      O => \ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_15_n_5\
    );
\ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC5003A"
    )
        port map (
      I0 => icmp_ln1856_fu_307_p2,
      I1 => icmp_ln1861_fu_329_p2,
      I2 => \vDir_reg_n_5_[0]\,
      I3 => \boxHCoord[15]_i_2_n_5\,
      I4 => \^boxvcoord_reg[15]_0\(7),
      O => \ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_16_n_5\
    );
\ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^boxvcoord_reg[15]_0\(13),
      I1 => \boxHCoord[15]_i_2_n_5\,
      O => \ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^boxvcoord_reg[15]_0\(12),
      I1 => \boxHCoord[15]_i_2_n_5\,
      O => \ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_3_n_5\
    );
\ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^boxvcoord_reg[15]_0\(11),
      I1 => \boxHCoord[15]_i_2_n_5\,
      O => \ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_4_n_5\
    );
\ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^boxvcoord_reg[15]_0\(10),
      I1 => \boxHCoord[15]_i_2_n_5\,
      O => \ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_5_n_5\
    );
\ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^boxvcoord_reg[15]_0\(9),
      I1 => \boxHCoord[15]_i_2_n_5\,
      O => \ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_6_n_5\
    );
\ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^boxvcoord_reg[15]_0\(8),
      I1 => \boxHCoord[15]_i_2_n_5\,
      O => \ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_7_n_5\
    );
\ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^boxvcoord_reg[15]_0\(7),
      I1 => \boxHCoord[15]_i_2_n_5\,
      O => \ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_8_n_5\
    );
\ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC5003A"
    )
        port map (
      I0 => icmp_ln1856_fu_307_p2,
      I1 => icmp_ln1861_fu_329_p2,
      I2 => \vDir_reg_n_5_[0]\,
      I3 => \boxHCoord[15]_i_2_n_5\,
      I4 => \^boxvcoord_reg[15]_0\(14),
      O => \ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_9_n_5\
    );
\ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => boxVCoord(0),
      I1 => \boxHCoord[15]_i_2_n_5\,
      O => \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_10_n_5\
    );
\ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF728D00008D72"
    )
        port map (
      I0 => \vDir_reg_n_5_[0]\,
      I1 => icmp_ln1861_fu_329_p2,
      I2 => icmp_ln1856_fu_307_p2,
      I3 => \boxVCoord_reg[7]_1\(7),
      I4 => \boxHCoord[15]_i_2_n_5\,
      I5 => \^boxvcoord_reg[15]_0\(6),
      O => \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_11_n_5\
    );
\ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF728D00008D72"
    )
        port map (
      I0 => \vDir_reg_n_5_[0]\,
      I1 => icmp_ln1861_fu_329_p2,
      I2 => icmp_ln1856_fu_307_p2,
      I3 => \boxVCoord_reg[7]_1\(6),
      I4 => \boxHCoord[15]_i_2_n_5\,
      I5 => \^boxvcoord_reg[15]_0\(5),
      O => \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_12_n_5\
    );
\ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF728D00008D72"
    )
        port map (
      I0 => \vDir_reg_n_5_[0]\,
      I1 => icmp_ln1861_fu_329_p2,
      I2 => icmp_ln1856_fu_307_p2,
      I3 => \boxVCoord_reg[7]_1\(5),
      I4 => \boxHCoord[15]_i_2_n_5\,
      I5 => \^boxvcoord_reg[15]_0\(4),
      O => \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_13_n_5\
    );
\ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF728D00008D72"
    )
        port map (
      I0 => \vDir_reg_n_5_[0]\,
      I1 => icmp_ln1861_fu_329_p2,
      I2 => icmp_ln1856_fu_307_p2,
      I3 => \boxVCoord_reg[7]_1\(4),
      I4 => \boxHCoord[15]_i_2_n_5\,
      I5 => \^boxvcoord_reg[15]_0\(3),
      O => \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_14_n_5\
    );
\ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF728D00008D72"
    )
        port map (
      I0 => \vDir_reg_n_5_[0]\,
      I1 => icmp_ln1861_fu_329_p2,
      I2 => icmp_ln1856_fu_307_p2,
      I3 => \boxVCoord_reg[7]_1\(3),
      I4 => \boxHCoord[15]_i_2_n_5\,
      I5 => \^boxvcoord_reg[15]_0\(2),
      O => \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_15_n_5\
    );
\ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF728D00008D72"
    )
        port map (
      I0 => \vDir_reg_n_5_[0]\,
      I1 => icmp_ln1861_fu_329_p2,
      I2 => icmp_ln1856_fu_307_p2,
      I3 => \boxVCoord_reg[7]_1\(2),
      I4 => \boxHCoord[15]_i_2_n_5\,
      I5 => \^boxvcoord_reg[15]_0\(1),
      O => \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_16_n_5\
    );
\ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF728D00008D72"
    )
        port map (
      I0 => \vDir_reg_n_5_[0]\,
      I1 => icmp_ln1861_fu_329_p2,
      I2 => icmp_ln1856_fu_307_p2,
      I3 => \boxVCoord_reg[7]_1\(1),
      I4 => \boxHCoord[15]_i_2_n_5\,
      I5 => \^boxvcoord_reg[15]_0\(0),
      O => \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_17_n_5\
    );
\ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF728D00008D72"
    )
        port map (
      I0 => \vDir_reg_n_5_[0]\,
      I1 => icmp_ln1861_fu_329_p2,
      I2 => icmp_ln1856_fu_307_p2,
      I3 => \boxVCoord_reg[7]_1\(0),
      I4 => \boxHCoord[15]_i_2_n_5\,
      I5 => boxVCoord(0),
      O => \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_18_n_5\
    );
\ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"003A"
    )
        port map (
      I0 => icmp_ln1856_fu_307_p2,
      I1 => icmp_ln1861_fu_329_p2,
      I2 => \vDir_reg_n_5_[0]\,
      I3 => \boxHCoord[15]_i_2_n_5\,
      O => \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^boxvcoord_reg[15]_0\(6),
      I1 => \boxHCoord[15]_i_2_n_5\,
      O => \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_3_n_5\
    );
\ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^boxvcoord_reg[15]_0\(5),
      I1 => \boxHCoord[15]_i_2_n_5\,
      O => \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_4_n_5\
    );
\ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^boxvcoord_reg[15]_0\(4),
      I1 => \boxHCoord[15]_i_2_n_5\,
      O => \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_5_n_5\
    );
\ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^boxvcoord_reg[15]_0\(3),
      I1 => \boxHCoord[15]_i_2_n_5\,
      O => \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_6_n_5\
    );
\ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^boxvcoord_reg[15]_0\(2),
      I1 => \boxHCoord[15]_i_2_n_5\,
      O => \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_7_n_5\
    );
\ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^boxvcoord_reg[15]_0\(1),
      I1 => \boxHCoord[15]_i_2_n_5\,
      O => \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_8_n_5\
    );
\ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^boxvcoord_reg[15]_0\(0),
      I1 => \boxHCoord[15]_i_2_n_5\,
      O => \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_9_n_5\
    );
\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_192,
      D => \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_20\,
      Q => ap_phi_reg_pp0_iter2_boxTop_reg_203(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_192,
      D => \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_n_18\,
      Q => ap_phi_reg_pp0_iter2_boxTop_reg_203(10),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_192,
      D => \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_n_17\,
      Q => ap_phi_reg_pp0_iter2_boxTop_reg_203(11),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_192,
      D => \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_n_16\,
      Q => ap_phi_reg_pp0_iter2_boxTop_reg_203(12),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_192,
      D => \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_n_15\,
      Q => ap_phi_reg_pp0_iter2_boxTop_reg_203(13),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_192,
      D => \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_n_14\,
      Q => ap_phi_reg_pp0_iter2_boxTop_reg_203(14),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_192,
      D => \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_n_13\,
      Q => \^ap_phi_reg_pp0_iter2_boxtop_reg_203_reg[15]_0\(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_5\,
      CI_TOP => '0',
      CO(7) => \NLW_ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_n_6\,
      CO(5) => \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_n_7\,
      CO(4) => \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_n_8\,
      CO(3) => \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_n_9\,
      CO(2) => \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_n_10\,
      CO(1) => \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_n_11\,
      CO(0) => \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_n_12\,
      DI(7) => '0',
      DI(6) => \ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_2_n_5\,
      DI(5) => \ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_3_n_5\,
      DI(4) => \ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_4_n_5\,
      DI(3) => \ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_5_n_5\,
      DI(2) => \ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_6_n_5\,
      DI(1) => \ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_7_n_5\,
      DI(0) => \ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_8_n_5\,
      O(7) => \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_n_13\,
      O(6) => \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_n_14\,
      O(5) => \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_n_15\,
      O(4) => \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_n_16\,
      O(3) => \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_n_17\,
      O(2) => \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_n_18\,
      O(1) => \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_n_19\,
      O(0) => \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_n_20\,
      S(7) => \ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_9_n_5\,
      S(6) => \ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_10_n_5\,
      S(5) => \ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_11_n_5\,
      S(4) => \ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_12_n_5\,
      S(3) => \ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_13_n_5\,
      S(2) => \ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_14_n_5\,
      S(1) => \ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_15_n_5\,
      S(0) => \ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_16_n_5\
    );
\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_192,
      D => \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_19\,
      Q => ap_phi_reg_pp0_iter2_boxTop_reg_203(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_192,
      D => \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_18\,
      Q => ap_phi_reg_pp0_iter2_boxTop_reg_203(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_192,
      D => \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_17\,
      Q => ap_phi_reg_pp0_iter2_boxTop_reg_203(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_192,
      D => \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_16\,
      Q => ap_phi_reg_pp0_iter2_boxTop_reg_203(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_192,
      D => \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_15\,
      Q => ap_phi_reg_pp0_iter2_boxTop_reg_203(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_192,
      D => \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_14\,
      Q => ap_phi_reg_pp0_iter2_boxTop_reg_203(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_192,
      D => \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_13\,
      Q => ap_phi_reg_pp0_iter2_boxTop_reg_203(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_2_n_5\,
      CI_TOP => '0',
      CO(7) => \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_5\,
      CO(6) => \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_6\,
      CO(5) => \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_7\,
      CO(4) => \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_8\,
      CO(3) => \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_9\,
      CO(2) => \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_10\,
      CO(1) => \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_11\,
      CO(0) => \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_12\,
      DI(7) => \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_3_n_5\,
      DI(6) => \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_4_n_5\,
      DI(5) => \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_5_n_5\,
      DI(4) => \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_6_n_5\,
      DI(3) => \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_7_n_5\,
      DI(2) => \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_8_n_5\,
      DI(1) => \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_9_n_5\,
      DI(0) => \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_10_n_5\,
      O(7) => \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_13\,
      O(6) => \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_14\,
      O(5) => \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_15\,
      O(4) => \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_16\,
      O(3) => \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_17\,
      O(2) => \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_18\,
      O(1) => \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_19\,
      O(0) => \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_20\,
      S(7) => \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_11_n_5\,
      S(6) => \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_12_n_5\,
      S(5) => \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_13_n_5\,
      S(4) => \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_14_n_5\,
      S(3) => \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_15_n_5\,
      S(2) => \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_16_n_5\,
      S(1) => \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_17_n_5\,
      S(0) => \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_18_n_5\
    );
\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_192,
      D => \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_n_20\,
      Q => ap_phi_reg_pp0_iter2_boxTop_reg_203(8),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_192,
      D => \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_n_19\,
      Q => ap_phi_reg_pp0_iter2_boxTop_reg_203(9),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]\(0),
      I1 => \ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0\,
      I3 => \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[0]_i_2_n_5\,
      I4 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1\,
      I5 => \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_0\(0),
      O => \or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0_0\(0)
    );
\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_1\(0),
      I1 => or_ln1897_reg_735,
      I2 => icmp_ln1897_3_reg_746,
      I3 => icmp_ln1897_2_reg_741,
      I4 => pixIn6_read_reg_662_pp0_iter2_reg(0),
      O => \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[0]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]\(1),
      I1 => \ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0\,
      I3 => \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[1]_i_2_n_5\,
      I4 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1\,
      I5 => \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_0\(1),
      O => \or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0_0\(1)
    );
\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_1\(1),
      I1 => or_ln1897_reg_735,
      I2 => icmp_ln1897_3_reg_746,
      I3 => icmp_ln1897_2_reg_741,
      I4 => pixIn6_read_reg_662_pp0_iter2_reg(1),
      O => \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[1]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]\(2),
      I1 => \ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0\,
      I3 => \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[2]_i_2_n_5\,
      I4 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1\,
      I5 => \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_0\(2),
      O => \or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0_0\(2)
    );
\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_1\(2),
      I1 => or_ln1897_reg_735,
      I2 => icmp_ln1897_3_reg_746,
      I3 => icmp_ln1897_2_reg_741,
      I4 => pixIn6_read_reg_662_pp0_iter2_reg(2),
      O => \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[2]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]\(3),
      I1 => \ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0\,
      I3 => \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[3]_i_2_n_5\,
      I4 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1\,
      I5 => \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_0\(3),
      O => \or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0_0\(3)
    );
\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_1\(3),
      I1 => or_ln1897_reg_735,
      I2 => icmp_ln1897_3_reg_746,
      I3 => icmp_ln1897_2_reg_741,
      I4 => pixIn6_read_reg_662_pp0_iter2_reg(3),
      O => \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[3]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_1\(4),
      I1 => \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[6]_i_5_n_5\,
      I2 => pixIn6_read_reg_662_pp0_iter2_reg(4),
      I3 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1\,
      I4 => \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_0\(4),
      O => \int_boxColorG_reg[4]\
    );
\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_1\(5),
      I1 => \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[6]_i_5_n_5\,
      I2 => pixIn6_read_reg_662_pp0_iter2_reg(5),
      I3 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1\,
      I4 => \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_0\(5),
      O => \int_boxColorG_reg[5]\
    );
\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_1\(6),
      I1 => \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[6]_i_5_n_5\,
      I2 => pixIn6_read_reg_662_pp0_iter2_reg(6),
      I3 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1\,
      I4 => \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_0\(6),
      O => \int_boxColorG_reg[6]\
    );
\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[6]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => or_ln1897_reg_735,
      I1 => icmp_ln1897_3_reg_746,
      I2 => icmp_ln1897_2_reg_741,
      O => \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[6]_i_5_n_5\
    );
\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFEFEFE0E0E0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[0]\,
      I1 => \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]\(4),
      I2 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0\,
      I3 => \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[7]_i_2_n_5\,
      I4 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1\,
      I5 => \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_0\(7),
      O => \or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0_0\(4)
    );
\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_1\(7),
      I1 => or_ln1897_reg_735,
      I2 => icmp_ln1897_3_reg_746,
      I3 => icmp_ln1897_2_reg_741,
      I4 => pixIn6_read_reg_662_pp0_iter2_reg(7),
      O => \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[7]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7]\(0),
      I1 => \ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0\,
      I3 => \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272[0]_i_2_n_5\,
      I4 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1\,
      I5 => \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7]_0\(0),
      O => \or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0\(0)
    );
\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_1\(0),
      I1 => or_ln1897_reg_735,
      I2 => icmp_ln1897_3_reg_746,
      I3 => icmp_ln1897_2_reg_741,
      I4 => pixIn7_read_reg_657_pp0_iter2_reg(0),
      O => \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272[0]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7]\(1),
      I1 => \ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0\,
      I3 => \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272[1]_i_2_n_5\,
      I4 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1\,
      I5 => \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7]_0\(1),
      O => \or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0\(1)
    );
\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_1\(1),
      I1 => or_ln1897_reg_735,
      I2 => icmp_ln1897_3_reg_746,
      I3 => icmp_ln1897_2_reg_741,
      I4 => pixIn7_read_reg_657_pp0_iter2_reg(1),
      O => \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272[1]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7]\(2),
      I1 => \ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0\,
      I3 => \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272[2]_i_2_n_5\,
      I4 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1\,
      I5 => \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7]_0\(2),
      O => \or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0\(2)
    );
\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_1\(2),
      I1 => or_ln1897_reg_735,
      I2 => icmp_ln1897_3_reg_746,
      I3 => icmp_ln1897_2_reg_741,
      I4 => pixIn7_read_reg_657_pp0_iter2_reg(2),
      O => \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272[2]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7]\(3),
      I1 => \ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0\,
      I3 => \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272[3]_i_2_n_5\,
      I4 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1\,
      I5 => \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7]_0\(3),
      O => \or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0\(3)
    );
\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_1\(3),
      I1 => or_ln1897_reg_735,
      I2 => icmp_ln1897_3_reg_746,
      I3 => icmp_ln1897_2_reg_741,
      I4 => pixIn7_read_reg_657_pp0_iter2_reg(3),
      O => \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272[3]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_1\(4),
      I1 => \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[6]_i_5_n_5\,
      I2 => pixIn7_read_reg_657_pp0_iter2_reg(4),
      I3 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1\,
      I4 => \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7]_0\(4),
      O => \int_boxColorB_reg[4]_0\
    );
\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_1\(5),
      I1 => \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[6]_i_5_n_5\,
      I2 => pixIn7_read_reg_657_pp0_iter2_reg(5),
      I3 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1\,
      I4 => \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7]_0\(5),
      O => \int_boxColorB_reg[5]\
    );
\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_1\(6),
      I1 => \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[6]_i_5_n_5\,
      I2 => pixIn7_read_reg_657_pp0_iter2_reg(6),
      I3 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1\,
      I4 => \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7]_0\(6),
      O => \int_boxColorB_reg[6]_0\
    );
\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFEFEFE0E0E0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[0]\,
      I1 => \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7]\(4),
      I2 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0\,
      I3 => \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272[7]_i_2_n_5\,
      I4 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1\,
      I5 => \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7]_0\(7),
      O => \or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0\(4)
    );
\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_1\(7),
      I1 => or_ln1897_reg_735,
      I2 => icmp_ln1897_3_reg_746,
      I3 => icmp_ln1897_2_reg_741,
      I4 => pixIn7_read_reg_657_pp0_iter2_reg(7),
      O => \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272[7]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7520757575202020"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0\,
      I1 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_0\(0),
      I3 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[0]_i_2_n_5\,
      I4 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1\,
      I5 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_1\(0),
      O => \or_ln1918_2_reg_717_pp0_iter3_reg_reg[0]__0\(0)
    );
\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]\(0),
      I1 => icmp_ln1897_4_reg_751,
      I2 => icmp_ln1897_5_reg_756,
      I3 => or_ln1897_reg_735,
      I4 => pixIn8_read_reg_652_pp0_iter2_reg(0),
      O => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[0]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7520757575202020"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0\,
      I1 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_0\(1),
      I3 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[1]_i_2_n_5\,
      I4 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1\,
      I5 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_1\(1),
      O => \or_ln1918_2_reg_717_pp0_iter3_reg_reg[0]__0\(1)
    );
\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]\(1),
      I1 => icmp_ln1897_4_reg_751,
      I2 => icmp_ln1897_5_reg_756,
      I3 => or_ln1897_reg_735,
      I4 => pixIn8_read_reg_652_pp0_iter2_reg(1),
      O => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[1]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7520757575202020"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0\,
      I1 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_0\(2),
      I3 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[2]_i_2_n_5\,
      I4 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1\,
      I5 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_1\(2),
      O => \or_ln1918_2_reg_717_pp0_iter3_reg_reg[0]__0\(2)
    );
\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]\(2),
      I1 => icmp_ln1897_4_reg_751,
      I2 => icmp_ln1897_5_reg_756,
      I3 => or_ln1897_reg_735,
      I4 => pixIn8_read_reg_652_pp0_iter2_reg(2),
      O => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[2]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7520757575202020"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0\,
      I1 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_0\(3),
      I3 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[3]_i_2_n_5\,
      I4 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1\,
      I5 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_1\(3),
      O => \or_ln1918_2_reg_717_pp0_iter3_reg_reg[0]__0\(3)
    );
\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]\(3),
      I1 => icmp_ln1897_4_reg_751,
      I2 => icmp_ln1897_5_reg_756,
      I3 => or_ln1897_reg_735,
      I4 => pixIn8_read_reg_652_pp0_iter2_reg(3),
      O => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[3]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDA8FDFDFDA8A8A8"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0\,
      I1 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_0\(4),
      I3 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[4]_i_2_n_5\,
      I4 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1\,
      I5 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_1\(4),
      O => \or_ln1918_2_reg_717_pp0_iter3_reg_reg[0]__0\(4)
    );
\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]\(4),
      I1 => icmp_ln1897_4_reg_751,
      I2 => icmp_ln1897_5_reg_756,
      I3 => or_ln1897_reg_735,
      I4 => pixIn8_read_reg_652_pp0_iter2_reg(4),
      O => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[4]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDA8FDFDFDA8A8A8"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0\,
      I1 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_0\(5),
      I3 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[5]_i_2_n_5\,
      I4 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1\,
      I5 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_1\(5),
      O => \or_ln1918_2_reg_717_pp0_iter3_reg_reg[0]__0\(5)
    );
\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]\(5),
      I1 => icmp_ln1897_4_reg_751,
      I2 => icmp_ln1897_5_reg_756,
      I3 => or_ln1897_reg_735,
      I4 => pixIn8_read_reg_652_pp0_iter2_reg(5),
      O => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[5]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDA8FDFDFDA8A8A8"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0\,
      I1 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_0\(6),
      I3 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[6]_i_2_n_5\,
      I4 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1\,
      I5 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_1\(6),
      O => \or_ln1918_2_reg_717_pp0_iter3_reg_reg[0]__0\(6)
    );
\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]\(6),
      I1 => icmp_ln1897_4_reg_751,
      I2 => icmp_ln1897_5_reg_756,
      I3 => or_ln1897_reg_735,
      I4 => pixIn8_read_reg_652_pp0_iter2_reg(6),
      O => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[6]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDA8FDFDFDA8A8A8"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0\,
      I1 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_0\(7),
      I3 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[7]_i_2_n_5\,
      I4 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1\,
      I5 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_1\(7),
      O => \or_ln1918_2_reg_717_pp0_iter3_reg_reg[0]__0\(7)
    );
\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]\(7),
      I1 => icmp_ln1897_4_reg_751,
      I2 => icmp_ln1897_5_reg_756,
      I3 => or_ln1897_reg_735,
      I4 => pixIn8_read_reg_652_pp0_iter2_reg(7),
      O => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[7]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => icmp_ln1897_4_reg_751,
      I1 => icmp_ln1897_5_reg_756,
      I2 => or_ln1897_reg_735,
      O => \^icmp_ln1897_4_reg_751_reg[0]_0\
    );
\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]\(0),
      I1 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0\,
      I3 => \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239[0]_i_2_n_5\,
      I4 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1\,
      I5 => \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_0\(0),
      O => D(0)
    );
\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_1\(0),
      I1 => icmp_ln1897_4_reg_751,
      I2 => icmp_ln1897_5_reg_756,
      I3 => or_ln1897_reg_735,
      I4 => pixIn10_read_reg_642_pp0_iter2_reg(0),
      O => \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239[0]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]\(1),
      I1 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0\,
      I3 => \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239[1]_i_2_n_5\,
      I4 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1\,
      I5 => \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_0\(1),
      O => D(1)
    );
\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_1\(1),
      I1 => icmp_ln1897_4_reg_751,
      I2 => icmp_ln1897_5_reg_756,
      I3 => or_ln1897_reg_735,
      I4 => pixIn10_read_reg_642_pp0_iter2_reg(1),
      O => \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239[1]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]\(2),
      I1 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0\,
      I3 => \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239[2]_i_2_n_5\,
      I4 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1\,
      I5 => \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_0\(2),
      O => D(2)
    );
\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAACAA"
    )
        port map (
      I0 => pixIn10_read_reg_642_pp0_iter2_reg(2),
      I1 => \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_1\(2),
      I2 => icmp_ln1897_4_reg_751,
      I3 => icmp_ln1897_5_reg_756,
      I4 => or_ln1897_reg_735,
      O => \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239[2]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]\(3),
      I1 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0\,
      I3 => \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239[3]_i_2_n_5\,
      I4 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1\,
      I5 => \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_0\(3),
      O => D(3)
    );
\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_1\(3),
      I1 => icmp_ln1897_4_reg_751,
      I2 => icmp_ln1897_5_reg_756,
      I3 => or_ln1897_reg_735,
      I4 => pixIn10_read_reg_642_pp0_iter2_reg(3),
      O => \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239[3]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_1\(4),
      I1 => \^icmp_ln1897_4_reg_751_reg[0]_0\,
      I2 => pixIn10_read_reg_642_pp0_iter2_reg(4),
      I3 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1\,
      I4 => \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_0\(4),
      O => \int_boxColorB_reg[4]\
    );
\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAFFCA00"
    )
        port map (
      I0 => pixIn10_read_reg_642_pp0_iter2_reg(5),
      I1 => \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_1\(5),
      I2 => \^icmp_ln1897_4_reg_751_reg[0]_0\,
      I3 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1\,
      I4 => \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_0\(5),
      O => \pixIn10_read_reg_642_pp0_iter2_reg_reg[5]__0_0\
    );
\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_1\(6),
      I1 => \^icmp_ln1897_4_reg_751_reg[0]_0\,
      I2 => pixIn10_read_reg_642_pp0_iter2_reg(6),
      I3 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1\,
      I4 => \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_0\(6),
      O => \int_boxColorB_reg[6]\
    );
\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFEFEFE0E0E0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]\,
      I1 => \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]\(4),
      I2 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0\,
      I3 => \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239[7]_i_2_n_5\,
      I4 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1\,
      I5 => \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_0\(7),
      O => D(4)
    );
\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_1\(7),
      I1 => icmp_ln1897_4_reg_751,
      I2 => icmp_ln1897_5_reg_756,
      I3 => or_ln1897_reg_735,
      I4 => pixIn10_read_reg_642_pp0_iter2_reg(7),
      O => \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239[7]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter5_pix_val_V_reg_294[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7520757575202020"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0\,
      I1 => \ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7]\(0),
      I3 => \ap_phi_reg_pp0_iter5_pix_val_V_reg_294[0]_i_2_n_5\,
      I4 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1\,
      I5 => \ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7]_0\(0),
      O => \or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0_1\(0)
    );
\ap_phi_reg_pp0_iter5_pix_val_V_reg_294[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]\(0),
      I1 => or_ln1897_reg_735,
      I2 => icmp_ln1897_3_reg_746,
      I3 => icmp_ln1897_2_reg_741,
      I4 => pixIn_read_reg_667_pp0_iter2_reg(0),
      O => \ap_phi_reg_pp0_iter5_pix_val_V_reg_294[0]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter5_pix_val_V_reg_294[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7520757575202020"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0\,
      I1 => \ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7]\(1),
      I3 => \ap_phi_reg_pp0_iter5_pix_val_V_reg_294[1]_i_2_n_5\,
      I4 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1\,
      I5 => \ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7]_0\(1),
      O => \or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0_1\(1)
    );
\ap_phi_reg_pp0_iter5_pix_val_V_reg_294[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]\(1),
      I1 => or_ln1897_reg_735,
      I2 => icmp_ln1897_3_reg_746,
      I3 => icmp_ln1897_2_reg_741,
      I4 => pixIn_read_reg_667_pp0_iter2_reg(1),
      O => \ap_phi_reg_pp0_iter5_pix_val_V_reg_294[1]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter5_pix_val_V_reg_294[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7520757575202020"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0\,
      I1 => \ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7]\(2),
      I3 => \ap_phi_reg_pp0_iter5_pix_val_V_reg_294[2]_i_2_n_5\,
      I4 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1\,
      I5 => \ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7]_0\(2),
      O => \or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0_1\(2)
    );
\ap_phi_reg_pp0_iter5_pix_val_V_reg_294[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]\(2),
      I1 => or_ln1897_reg_735,
      I2 => icmp_ln1897_3_reg_746,
      I3 => icmp_ln1897_2_reg_741,
      I4 => pixIn_read_reg_667_pp0_iter2_reg(2),
      O => \ap_phi_reg_pp0_iter5_pix_val_V_reg_294[2]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter5_pix_val_V_reg_294[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7520757575202020"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0\,
      I1 => \ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7]\(3),
      I3 => \ap_phi_reg_pp0_iter5_pix_val_V_reg_294[3]_i_2_n_5\,
      I4 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1\,
      I5 => \ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7]_0\(3),
      O => \or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0_1\(3)
    );
\ap_phi_reg_pp0_iter5_pix_val_V_reg_294[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]\(3),
      I1 => or_ln1897_reg_735,
      I2 => icmp_ln1897_3_reg_746,
      I3 => icmp_ln1897_2_reg_741,
      I4 => pixIn_read_reg_667_pp0_iter2_reg(3),
      O => \ap_phi_reg_pp0_iter5_pix_val_V_reg_294[3]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter5_pix_val_V_reg_294[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDA8FDFDFDA8A8A8"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0\,
      I1 => \ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7]\(4),
      I3 => \ap_phi_reg_pp0_iter5_pix_val_V_reg_294[4]_i_2_n_5\,
      I4 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1\,
      I5 => \ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7]_0\(4),
      O => \or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0_1\(4)
    );
\ap_phi_reg_pp0_iter5_pix_val_V_reg_294[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]\(4),
      I1 => or_ln1897_reg_735,
      I2 => icmp_ln1897_3_reg_746,
      I3 => icmp_ln1897_2_reg_741,
      I4 => pixIn_read_reg_667_pp0_iter2_reg(4),
      O => \ap_phi_reg_pp0_iter5_pix_val_V_reg_294[4]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter5_pix_val_V_reg_294[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDA8FDFDFDA8A8A8"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0\,
      I1 => \ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7]\(5),
      I3 => \ap_phi_reg_pp0_iter5_pix_val_V_reg_294[5]_i_2_n_5\,
      I4 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1\,
      I5 => \ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7]_0\(5),
      O => \or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0_1\(5)
    );
\ap_phi_reg_pp0_iter5_pix_val_V_reg_294[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]\(5),
      I1 => or_ln1897_reg_735,
      I2 => icmp_ln1897_3_reg_746,
      I3 => icmp_ln1897_2_reg_741,
      I4 => pixIn_read_reg_667_pp0_iter2_reg(5),
      O => \ap_phi_reg_pp0_iter5_pix_val_V_reg_294[5]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter5_pix_val_V_reg_294[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDA8FDFDFDA8A8A8"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0\,
      I1 => \ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7]\(6),
      I3 => \ap_phi_reg_pp0_iter5_pix_val_V_reg_294[6]_i_2_n_5\,
      I4 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1\,
      I5 => \ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7]_0\(6),
      O => \or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0_1\(6)
    );
\ap_phi_reg_pp0_iter5_pix_val_V_reg_294[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]\(6),
      I1 => or_ln1897_reg_735,
      I2 => icmp_ln1897_3_reg_746,
      I3 => icmp_ln1897_2_reg_741,
      I4 => pixIn_read_reg_667_pp0_iter2_reg(6),
      O => \ap_phi_reg_pp0_iter5_pix_val_V_reg_294[6]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter5_pix_val_V_reg_294[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDA8FDFDFDA8A8A8"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0\,
      I1 => \ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7]\(7),
      I3 => \ap_phi_reg_pp0_iter5_pix_val_V_reg_294[7]_i_4_n_5\,
      I4 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1\,
      I5 => \ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7]_0\(7),
      O => \or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0_1\(7)
    );
\ap_phi_reg_pp0_iter5_pix_val_V_reg_294[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]\(7),
      I1 => or_ln1897_reg_735,
      I2 => icmp_ln1897_3_reg_746,
      I3 => icmp_ln1897_2_reg_741,
      I4 => pixIn_read_reg_667_pp0_iter2_reg(7),
      O => \ap_phi_reg_pp0_iter5_pix_val_V_reg_294[7]_i_4_n_5\
    );
boxBottom_fu_405_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => boxBottom_fu_405_p2_carry_n_5,
      CO(6) => boxBottom_fu_405_p2_carry_n_6,
      CO(5) => boxBottom_fu_405_p2_carry_n_7,
      CO(4) => boxBottom_fu_405_p2_carry_n_8,
      CO(3) => boxBottom_fu_405_p2_carry_n_9,
      CO(2) => boxBottom_fu_405_p2_carry_n_10,
      CO(1) => boxBottom_fu_405_p2_carry_n_11,
      CO(0) => boxBottom_fu_405_p2_carry_n_12,
      DI(7 downto 0) => ap_phi_reg_pp0_iter2_boxTop_reg_203(7 downto 0),
      O(7) => boxBottom_fu_405_p2_carry_n_13,
      O(6) => boxBottom_fu_405_p2_carry_n_14,
      O(5) => boxBottom_fu_405_p2_carry_n_15,
      O(4) => boxBottom_fu_405_p2_carry_n_16,
      O(3) => boxBottom_fu_405_p2_carry_n_17,
      O(2) => boxBottom_fu_405_p2_carry_n_18,
      O(1) => boxBottom_fu_405_p2_carry_n_19,
      O(0) => boxBottom_fu_405_p2_carry_n_20,
      S(7) => boxBottom_fu_405_p2_carry_i_1_n_5,
      S(6) => boxBottom_fu_405_p2_carry_i_2_n_5,
      S(5) => boxBottom_fu_405_p2_carry_i_3_n_5,
      S(4) => boxBottom_fu_405_p2_carry_i_4_n_5,
      S(3) => boxBottom_fu_405_p2_carry_i_5_n_5,
      S(2) => boxBottom_fu_405_p2_carry_i_6_n_5,
      S(1) => boxBottom_fu_405_p2_carry_i_7_n_5,
      S(0) => boxBottom_fu_405_p2_carry_i_8_n_5
    );
\boxBottom_fu_405_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => boxBottom_fu_405_p2_carry_n_5,
      CI_TOP => '0',
      CO(7) => \NLW_boxBottom_fu_405_p2_carry__0_CO_UNCONNECTED\(7),
      CO(6) => \boxBottom_fu_405_p2_carry__0_n_6\,
      CO(5) => \boxBottom_fu_405_p2_carry__0_n_7\,
      CO(4) => \boxBottom_fu_405_p2_carry__0_n_8\,
      CO(3) => \boxBottom_fu_405_p2_carry__0_n_9\,
      CO(2) => \boxBottom_fu_405_p2_carry__0_n_10\,
      CO(1) => \boxBottom_fu_405_p2_carry__0_n_11\,
      CO(0) => \boxBottom_fu_405_p2_carry__0_n_12\,
      DI(7) => '0',
      DI(6 downto 0) => ap_phi_reg_pp0_iter2_boxTop_reg_203(14 downto 8),
      O(7) => \boxBottom_fu_405_p2_carry__0_n_13\,
      O(6) => \boxBottom_fu_405_p2_carry__0_n_14\,
      O(5) => \boxBottom_fu_405_p2_carry__0_n_15\,
      O(4) => \boxBottom_fu_405_p2_carry__0_n_16\,
      O(3) => \boxBottom_fu_405_p2_carry__0_n_17\,
      O(2) => \boxBottom_fu_405_p2_carry__0_n_18\,
      O(1) => \boxBottom_fu_405_p2_carry__0_n_19\,
      O(0) => \boxBottom_fu_405_p2_carry__0_n_20\,
      S(7) => \i__carry__0_i_8__1_0\(0),
      S(6) => \boxBottom_fu_405_p2_carry__0_i_2_n_5\,
      S(5) => \boxBottom_fu_405_p2_carry__0_i_3_n_5\,
      S(4) => \boxBottom_fu_405_p2_carry__0_i_4_n_5\,
      S(3) => \boxBottom_fu_405_p2_carry__0_i_5_n_5\,
      S(2) => \boxBottom_fu_405_p2_carry__0_i_6_n_5\,
      S(1) => \boxBottom_fu_405_p2_carry__0_i_7_n_5\,
      S(0) => \boxBottom_fu_405_p2_carry__0_i_8_n_5\
    );
\boxBottom_fu_405_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_boxTop_reg_203(14),
      I1 => \boxRight_fu_400_p2_carry__0_0\(14),
      O => \boxBottom_fu_405_p2_carry__0_i_2_n_5\
    );
\boxBottom_fu_405_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_boxTop_reg_203(13),
      I1 => \boxRight_fu_400_p2_carry__0_0\(13),
      O => \boxBottom_fu_405_p2_carry__0_i_3_n_5\
    );
\boxBottom_fu_405_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_boxTop_reg_203(12),
      I1 => \boxRight_fu_400_p2_carry__0_0\(12),
      O => \boxBottom_fu_405_p2_carry__0_i_4_n_5\
    );
\boxBottom_fu_405_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_boxTop_reg_203(11),
      I1 => \boxRight_fu_400_p2_carry__0_0\(11),
      O => \boxBottom_fu_405_p2_carry__0_i_5_n_5\
    );
\boxBottom_fu_405_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_boxTop_reg_203(10),
      I1 => \boxRight_fu_400_p2_carry__0_0\(10),
      O => \boxBottom_fu_405_p2_carry__0_i_6_n_5\
    );
\boxBottom_fu_405_p2_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_boxTop_reg_203(9),
      I1 => \boxRight_fu_400_p2_carry__0_0\(9),
      O => \boxBottom_fu_405_p2_carry__0_i_7_n_5\
    );
\boxBottom_fu_405_p2_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_boxTop_reg_203(8),
      I1 => \boxRight_fu_400_p2_carry__0_0\(8),
      O => \boxBottom_fu_405_p2_carry__0_i_8_n_5\
    );
boxBottom_fu_405_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_boxTop_reg_203(7),
      I1 => \boxRight_fu_400_p2_carry__0_0\(7),
      O => boxBottom_fu_405_p2_carry_i_1_n_5
    );
boxBottom_fu_405_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_boxTop_reg_203(6),
      I1 => \boxRight_fu_400_p2_carry__0_0\(6),
      O => boxBottom_fu_405_p2_carry_i_2_n_5
    );
boxBottom_fu_405_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_boxTop_reg_203(5),
      I1 => \boxRight_fu_400_p2_carry__0_0\(5),
      O => boxBottom_fu_405_p2_carry_i_3_n_5
    );
boxBottom_fu_405_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_boxTop_reg_203(4),
      I1 => \boxRight_fu_400_p2_carry__0_0\(4),
      O => boxBottom_fu_405_p2_carry_i_4_n_5
    );
boxBottom_fu_405_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_boxTop_reg_203(3),
      I1 => \boxRight_fu_400_p2_carry__0_0\(3),
      O => boxBottom_fu_405_p2_carry_i_5_n_5
    );
boxBottom_fu_405_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_boxTop_reg_203(2),
      I1 => \boxRight_fu_400_p2_carry__0_0\(2),
      O => boxBottom_fu_405_p2_carry_i_6_n_5
    );
boxBottom_fu_405_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_boxTop_reg_203(1),
      I1 => \boxRight_fu_400_p2_carry__0_0\(1),
      O => boxBottom_fu_405_p2_carry_i_7_n_5
    );
boxBottom_fu_405_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_boxTop_reg_203(0),
      I1 => \boxRight_fu_400_p2_carry__0_0\(0),
      O => boxBottom_fu_405_p2_carry_i_8_n_5
    );
\boxHCoord[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_condition_192,
      I1 => \boxHCoord[15]_i_2_n_5\,
      O => ap_condition_248
    );
\boxHCoord[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => y_read_reg_635(1),
      I1 => y_read_reg_635(13),
      I2 => x_read_reg_627(5),
      I3 => \boxHCoord[15]_i_3_n_5\,
      I4 => \boxHCoord[15]_i_4_n_5\,
      I5 => \boxHCoord[15]_i_5_n_5\,
      O => \boxHCoord[15]_i_2_n_5\
    );
\boxHCoord[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => x_read_reg_627(15),
      I1 => x_read_reg_627(1),
      I2 => x_read_reg_627(12),
      I3 => y_read_reg_635(2),
      O => \boxHCoord[15]_i_3_n_5\
    );
\boxHCoord[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => x_read_reg_627(4),
      I1 => y_read_reg_635(15),
      I2 => y_read_reg_635(6),
      I3 => y_read_reg_635(10),
      I4 => \boxHCoord[15]_i_6_n_5\,
      O => \boxHCoord[15]_i_4_n_5\
    );
\boxHCoord[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \boxHCoord[15]_i_7_n_5\,
      I1 => y_read_reg_635(0),
      I2 => x_read_reg_627(2),
      I3 => y_read_reg_635(14),
      I4 => y_read_reg_635(8),
      I5 => \boxHCoord[15]_i_8_n_5\,
      O => \boxHCoord[15]_i_5_n_5\
    );
\boxHCoord[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => y_read_reg_635(11),
      I1 => x_read_reg_627(11),
      I2 => x_read_reg_627(6),
      I3 => y_read_reg_635(3),
      O => \boxHCoord[15]_i_6_n_5\
    );
\boxHCoord[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => x_read_reg_627(9),
      I1 => y_read_reg_635(5),
      I2 => x_read_reg_627(14),
      I3 => x_read_reg_627(3),
      O => \boxHCoord[15]_i_7_n_5\
    );
\boxHCoord[15]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => y_read_reg_635(4),
      I1 => y_read_reg_635(7),
      I2 => x_read_reg_627(8),
      I3 => x_read_reg_627(13),
      I4 => \boxHCoord[15]_i_9_n_5\,
      O => \boxHCoord[15]_i_8_n_5\
    );
\boxHCoord[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => x_read_reg_627(10),
      I1 => y_read_reg_635(9),
      I2 => y_read_reg_635(12),
      I3 => x_read_reg_627(7),
      O => \boxHCoord[15]_i_9_n_5\
    );
\boxHCoord_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_248,
      D => select_ln1866_fu_353_p3(0),
      Q => boxHCoord(0),
      R => '0'
    );
\boxHCoord_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_248,
      D => select_ln1866_fu_353_p3(10),
      Q => \^q\(9),
      R => '0'
    );
\boxHCoord_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_248,
      D => select_ln1866_fu_353_p3(11),
      Q => \^q\(10),
      R => '0'
    );
\boxHCoord_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_248,
      D => select_ln1866_fu_353_p3(12),
      Q => \^q\(11),
      R => '0'
    );
\boxHCoord_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_248,
      D => select_ln1866_fu_353_p3(13),
      Q => \^q\(12),
      R => '0'
    );
\boxHCoord_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_248,
      D => select_ln1866_fu_353_p3(14),
      Q => \^q\(13),
      R => '0'
    );
\boxHCoord_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_248,
      D => select_ln1866_fu_353_p3(15),
      Q => \^q\(14),
      R => '0'
    );
\boxHCoord_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_248,
      D => select_ln1866_fu_353_p3(1),
      Q => \^q\(0),
      R => '0'
    );
\boxHCoord_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_248,
      D => select_ln1866_fu_353_p3(2),
      Q => \^q\(1),
      R => '0'
    );
\boxHCoord_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_248,
      D => select_ln1866_fu_353_p3(3),
      Q => \^q\(2),
      R => '0'
    );
\boxHCoord_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_248,
      D => select_ln1866_fu_353_p3(4),
      Q => \^q\(3),
      R => '0'
    );
\boxHCoord_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_248,
      D => select_ln1866_fu_353_p3(5),
      Q => \^q\(4),
      R => '0'
    );
\boxHCoord_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_248,
      D => select_ln1866_fu_353_p3(6),
      Q => \^q\(5),
      R => '0'
    );
\boxHCoord_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_248,
      D => select_ln1866_fu_353_p3(7),
      Q => \^q\(6),
      R => '0'
    );
\boxHCoord_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_248,
      D => select_ln1866_fu_353_p3(8),
      Q => \^q\(7),
      R => '0'
    );
\boxHCoord_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_248,
      D => select_ln1866_fu_353_p3(9),
      Q => \^q\(8),
      R => '0'
    );
boxRight_fu_400_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => boxRight_fu_400_p2_carry_n_5,
      CO(6) => boxRight_fu_400_p2_carry_n_6,
      CO(5) => boxRight_fu_400_p2_carry_n_7,
      CO(4) => boxRight_fu_400_p2_carry_n_8,
      CO(3) => boxRight_fu_400_p2_carry_n_9,
      CO(2) => boxRight_fu_400_p2_carry_n_10,
      CO(1) => boxRight_fu_400_p2_carry_n_11,
      CO(0) => boxRight_fu_400_p2_carry_n_12,
      DI(7 downto 0) => ap_phi_reg_pp0_iter2_boxLeft_reg_194(7 downto 0),
      O(7 downto 0) => boxRight_cast_fu_410_p1(7 downto 0),
      S(7) => boxRight_fu_400_p2_carry_i_1_n_5,
      S(6) => boxRight_fu_400_p2_carry_i_2_n_5,
      S(5) => boxRight_fu_400_p2_carry_i_3_n_5,
      S(4) => boxRight_fu_400_p2_carry_i_4_n_5,
      S(3) => boxRight_fu_400_p2_carry_i_5_n_5,
      S(2) => boxRight_fu_400_p2_carry_i_6_n_5,
      S(1) => boxRight_fu_400_p2_carry_i_7_n_5,
      S(0) => boxRight_fu_400_p2_carry_i_8_n_5
    );
\boxRight_fu_400_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => boxRight_fu_400_p2_carry_n_5,
      CI_TOP => '0',
      CO(7) => \NLW_boxRight_fu_400_p2_carry__0_CO_UNCONNECTED\(7),
      CO(6) => \boxRight_fu_400_p2_carry__0_n_6\,
      CO(5) => \boxRight_fu_400_p2_carry__0_n_7\,
      CO(4) => \boxRight_fu_400_p2_carry__0_n_8\,
      CO(3) => \boxRight_fu_400_p2_carry__0_n_9\,
      CO(2) => \boxRight_fu_400_p2_carry__0_n_10\,
      CO(1) => \boxRight_fu_400_p2_carry__0_n_11\,
      CO(0) => \boxRight_fu_400_p2_carry__0_n_12\,
      DI(7) => '0',
      DI(6 downto 0) => ap_phi_reg_pp0_iter2_boxLeft_reg_194(14 downto 8),
      O(7 downto 0) => boxRight_cast_fu_410_p1(15 downto 8),
      S(7) => \icmp_ln1897_5_reg_756[0]_i_13_0\(0),
      S(6) => \boxRight_fu_400_p2_carry__0_i_2_n_5\,
      S(5) => \boxRight_fu_400_p2_carry__0_i_3_n_5\,
      S(4) => \boxRight_fu_400_p2_carry__0_i_4_n_5\,
      S(3) => \boxRight_fu_400_p2_carry__0_i_5_n_5\,
      S(2) => \boxRight_fu_400_p2_carry__0_i_6_n_5\,
      S(1) => \boxRight_fu_400_p2_carry__0_i_7_n_5\,
      S(0) => \boxRight_fu_400_p2_carry__0_i_8_n_5\
    );
\boxRight_fu_400_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_boxLeft_reg_194(14),
      I1 => \boxRight_fu_400_p2_carry__0_0\(14),
      O => \boxRight_fu_400_p2_carry__0_i_2_n_5\
    );
\boxRight_fu_400_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_boxLeft_reg_194(13),
      I1 => \boxRight_fu_400_p2_carry__0_0\(13),
      O => \boxRight_fu_400_p2_carry__0_i_3_n_5\
    );
\boxRight_fu_400_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_boxLeft_reg_194(12),
      I1 => \boxRight_fu_400_p2_carry__0_0\(12),
      O => \boxRight_fu_400_p2_carry__0_i_4_n_5\
    );
\boxRight_fu_400_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_boxLeft_reg_194(11),
      I1 => \boxRight_fu_400_p2_carry__0_0\(11),
      O => \boxRight_fu_400_p2_carry__0_i_5_n_5\
    );
\boxRight_fu_400_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_boxLeft_reg_194(10),
      I1 => \boxRight_fu_400_p2_carry__0_0\(10),
      O => \boxRight_fu_400_p2_carry__0_i_6_n_5\
    );
\boxRight_fu_400_p2_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_boxLeft_reg_194(9),
      I1 => \boxRight_fu_400_p2_carry__0_0\(9),
      O => \boxRight_fu_400_p2_carry__0_i_7_n_5\
    );
\boxRight_fu_400_p2_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_boxLeft_reg_194(8),
      I1 => \boxRight_fu_400_p2_carry__0_0\(8),
      O => \boxRight_fu_400_p2_carry__0_i_8_n_5\
    );
boxRight_fu_400_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_boxLeft_reg_194(7),
      I1 => \boxRight_fu_400_p2_carry__0_0\(7),
      O => boxRight_fu_400_p2_carry_i_1_n_5
    );
boxRight_fu_400_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_boxLeft_reg_194(6),
      I1 => \boxRight_fu_400_p2_carry__0_0\(6),
      O => boxRight_fu_400_p2_carry_i_2_n_5
    );
boxRight_fu_400_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_boxLeft_reg_194(5),
      I1 => \boxRight_fu_400_p2_carry__0_0\(5),
      O => boxRight_fu_400_p2_carry_i_3_n_5
    );
boxRight_fu_400_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_boxLeft_reg_194(4),
      I1 => \boxRight_fu_400_p2_carry__0_0\(4),
      O => boxRight_fu_400_p2_carry_i_4_n_5
    );
boxRight_fu_400_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_boxLeft_reg_194(3),
      I1 => \boxRight_fu_400_p2_carry__0_0\(3),
      O => boxRight_fu_400_p2_carry_i_5_n_5
    );
boxRight_fu_400_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_boxLeft_reg_194(2),
      I1 => \boxRight_fu_400_p2_carry__0_0\(2),
      O => boxRight_fu_400_p2_carry_i_6_n_5
    );
boxRight_fu_400_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_boxLeft_reg_194(1),
      I1 => \boxRight_fu_400_p2_carry__0_0\(1),
      O => boxRight_fu_400_p2_carry_i_7_n_5
    );
boxRight_fu_400_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_boxLeft_reg_194(0),
      I1 => \boxRight_fu_400_p2_carry__0_0\(0),
      O => boxRight_fu_400_p2_carry_i_8_n_5
    );
\boxVCoord_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_248,
      D => select_ln1870_fu_379_p3(0),
      Q => boxVCoord(0),
      R => '0'
    );
\boxVCoord_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_248,
      D => select_ln1870_fu_379_p3(10),
      Q => \^boxvcoord_reg[15]_0\(9),
      R => '0'
    );
\boxVCoord_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_248,
      D => select_ln1870_fu_379_p3(11),
      Q => \^boxvcoord_reg[15]_0\(10),
      R => '0'
    );
\boxVCoord_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_248,
      D => select_ln1870_fu_379_p3(12),
      Q => \^boxvcoord_reg[15]_0\(11),
      R => '0'
    );
\boxVCoord_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_248,
      D => select_ln1870_fu_379_p3(13),
      Q => \^boxvcoord_reg[15]_0\(12),
      R => '0'
    );
\boxVCoord_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_248,
      D => select_ln1870_fu_379_p3(14),
      Q => \^boxvcoord_reg[15]_0\(13),
      R => '0'
    );
\boxVCoord_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_248,
      D => select_ln1870_fu_379_p3(15),
      Q => \^boxvcoord_reg[15]_0\(14),
      R => '0'
    );
\boxVCoord_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_248,
      D => select_ln1870_fu_379_p3(1),
      Q => \^boxvcoord_reg[15]_0\(0),
      R => '0'
    );
\boxVCoord_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_248,
      D => select_ln1870_fu_379_p3(2),
      Q => \^boxvcoord_reg[15]_0\(1),
      R => '0'
    );
\boxVCoord_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_248,
      D => select_ln1870_fu_379_p3(3),
      Q => \^boxvcoord_reg[15]_0\(2),
      R => '0'
    );
\boxVCoord_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_248,
      D => select_ln1870_fu_379_p3(4),
      Q => \^boxvcoord_reg[15]_0\(3),
      R => '0'
    );
\boxVCoord_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_248,
      D => select_ln1870_fu_379_p3(5),
      Q => \^boxvcoord_reg[15]_0\(4),
      R => '0'
    );
\boxVCoord_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_248,
      D => select_ln1870_fu_379_p3(6),
      Q => \^boxvcoord_reg[15]_0\(5),
      R => '0'
    );
\boxVCoord_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_248,
      D => select_ln1870_fu_379_p3(7),
      Q => \^boxvcoord_reg[15]_0\(6),
      R => '0'
    );
\boxVCoord_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_248,
      D => select_ln1870_fu_379_p3(8),
      Q => \^boxvcoord_reg[15]_0\(7),
      R => '0'
    );
\boxVCoord_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_248,
      D => select_ln1870_fu_379_p3(9),
      Q => \^boxvcoord_reg[15]_0\(8),
      R => '0'
    );
\hDir[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDFF2020"
    )
        port map (
      I0 => ap_condition_192,
      I1 => \boxHCoord[15]_i_2_n_5\,
      I2 => icmp_ln1844_fu_269_p2,
      I3 => icmp_ln1849_fu_291_p2,
      I4 => \hDir_reg_n_5_[0]\,
      O => \hDir[0]_i_1_n_5\
    );
\hDir_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \hDir[0]_i_1_n_5\,
      Q => \hDir_reg_n_5_[0]\,
      R => '0'
    );
hMax_fu_216_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => hMax_fu_216_p2_carry_n_5,
      CO(6) => hMax_fu_216_p2_carry_n_6,
      CO(5) => hMax_fu_216_p2_carry_n_7,
      CO(4) => hMax_fu_216_p2_carry_n_8,
      CO(3) => hMax_fu_216_p2_carry_n_9,
      CO(2) => hMax_fu_216_p2_carry_n_10,
      CO(1) => hMax_fu_216_p2_carry_n_11,
      CO(0) => hMax_fu_216_p2_carry_n_12,
      DI(7 downto 0) => icmp_ln1844_fu_269_p2_carry_i_12(7 downto 0),
      O(7 downto 0) => hMax_fu_216_p2(7 downto 0),
      S(7 downto 0) => icmp_ln1844_fu_269_p2_carry_i_16_0(7 downto 0)
    );
\hMax_fu_216_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => hMax_fu_216_p2_carry_n_5,
      CI_TOP => '0',
      CO(7) => \NLW_hMax_fu_216_p2_carry__0_CO_UNCONNECTED\(7),
      CO(6) => \hMax_fu_216_p2_carry__0_n_6\,
      CO(5) => \hMax_fu_216_p2_carry__0_n_7\,
      CO(4) => \hMax_fu_216_p2_carry__0_n_8\,
      CO(3) => \hMax_fu_216_p2_carry__0_n_9\,
      CO(2) => \hMax_fu_216_p2_carry__0_n_10\,
      CO(1) => \hMax_fu_216_p2_carry__0_n_11\,
      CO(0) => \hMax_fu_216_p2_carry__0_n_12\,
      DI(7) => '0',
      DI(6 downto 0) => icmp_ln1844_fu_269_p2_carry_i_12(14 downto 8),
      O(7 downto 0) => \^o\(7 downto 0),
      S(7 downto 0) => icmp_ln1844_fu_269_p2_carry_i_12_0(7 downto 0)
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(7),
      O => \i__carry__0_i_1_n_5\
    );
\i__carry__0_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^boxvcoord_reg[15]_0\(7),
      O => \i__carry__0_i_1__0_n_5\
    );
\i__carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_read_reg_635_pp0_iter1_reg(15),
      I1 => \boxBottom_fu_405_p2_carry__0_n_13\,
      O => \i__carry__0_i_1__1_n_5\
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(14),
      O => \i__carry__0_i_2_n_5\
    );
\i__carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^boxvcoord_reg[15]_0\(13),
      I1 => \^boxvcoord_reg[15]_0\(14),
      O => \i__carry__0_i_2__0_n_5\
    );
\i__carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_read_reg_635_pp0_iter1_reg(14),
      I1 => \boxBottom_fu_405_p2_carry__0_n_14\,
      O => \i__carry__0_i_2__1_n_5\
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(13),
      O => \i__carry__0_i_3_n_5\
    );
\i__carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^boxvcoord_reg[15]_0\(12),
      I1 => \^boxvcoord_reg[15]_0\(13),
      O => \i__carry__0_i_3__0_n_5\
    );
\i__carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_read_reg_635_pp0_iter1_reg(13),
      I1 => \boxBottom_fu_405_p2_carry__0_n_15\,
      O => \i__carry__0_i_3__1_n_5\
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(12),
      O => \i__carry__0_i_4_n_5\
    );
\i__carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^boxvcoord_reg[15]_0\(11),
      I1 => \^boxvcoord_reg[15]_0\(12),
      O => \i__carry__0_i_4__0_n_5\
    );
\i__carry__0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_read_reg_635_pp0_iter1_reg(12),
      I1 => \boxBottom_fu_405_p2_carry__0_n_16\,
      O => \i__carry__0_i_4__1_n_5\
    );
\i__carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(11),
      O => \i__carry__0_i_5_n_5\
    );
\i__carry__0_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^boxvcoord_reg[15]_0\(10),
      I1 => \^boxvcoord_reg[15]_0\(11),
      O => \i__carry__0_i_5__0_n_5\
    );
\i__carry__0_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_read_reg_635_pp0_iter1_reg(11),
      I1 => \boxBottom_fu_405_p2_carry__0_n_17\,
      O => \i__carry__0_i_5__1_n_5\
    );
\i__carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(10),
      O => \i__carry__0_i_6_n_5\
    );
\i__carry__0_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^boxvcoord_reg[15]_0\(9),
      I1 => \^boxvcoord_reg[15]_0\(10),
      O => \i__carry__0_i_6__0_n_5\
    );
\i__carry__0_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_read_reg_635_pp0_iter1_reg(10),
      I1 => \boxBottom_fu_405_p2_carry__0_n_18\,
      O => \i__carry__0_i_6__1_n_5\
    );
\i__carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(9),
      O => \i__carry__0_i_7_n_5\
    );
\i__carry__0_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^boxvcoord_reg[15]_0\(8),
      I1 => \^boxvcoord_reg[15]_0\(9),
      O => \i__carry__0_i_7__0_n_5\
    );
\i__carry__0_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_read_reg_635_pp0_iter1_reg(9),
      I1 => \boxBottom_fu_405_p2_carry__0_n_19\,
      O => \i__carry__0_i_7__1_n_5\
    );
\i__carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      O => \i__carry__0_i_8_n_5\
    );
\i__carry__0_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^boxvcoord_reg[15]_0\(7),
      I1 => \^boxvcoord_reg[15]_0\(8),
      O => \i__carry__0_i_8__0_n_5\
    );
\i__carry__0_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_read_reg_635_pp0_iter1_reg(8),
      I1 => \boxBottom_fu_405_p2_carry__0_n_20\,
      O => \i__carry__0_i_8__1_n_5\
    );
\i__carry__0_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEF1510"
    )
        port map (
      I0 => \boxHCoord[15]_i_2_n_5\,
      I1 => icmp_ln1849_fu_291_p2,
      I2 => \hDir_reg_n_5_[0]\,
      I3 => icmp_ln1844_fu_269_p2,
      I4 => \^q\(7),
      O => \i__carry__0_i_9_n_5\
    );
\i__carry__0_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFB1504"
    )
        port map (
      I0 => \boxHCoord[15]_i_2_n_5\,
      I1 => \vDir_reg_n_5_[0]\,
      I2 => icmp_ln1861_fu_329_p2,
      I3 => icmp_ln1856_fu_307_p2,
      I4 => \^boxvcoord_reg[15]_0\(7),
      O => \i__carry__0_i_9__0_n_5\
    );
\i__carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1510"
    )
        port map (
      I0 => \boxHCoord[15]_i_2_n_5\,
      I1 => icmp_ln1849_fu_291_p2,
      I2 => \hDir_reg_n_5_[0]\,
      I3 => icmp_ln1844_fu_269_p2,
      O => \i__carry_i_1_n_5\
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1504"
    )
        port map (
      I0 => \boxHCoord[15]_i_2_n_5\,
      I1 => \vDir_reg_n_5_[0]\,
      I2 => icmp_ln1861_fu_329_p2,
      I3 => icmp_ln1856_fu_307_p2,
      O => \i__carry_i_1__0_n_5\
    );
\i__carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_read_reg_635_pp0_iter1_reg(7),
      I1 => boxBottom_fu_405_p2_carry_n_13,
      O => \i__carry_i_1__1_n_5\
    );
\i__carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_read_reg_635_pp0_iter1_reg(6),
      I1 => boxBottom_fu_405_p2_carry_n_14,
      O => \i__carry_i_2_n_5\
    );
\i__carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1510EAEFEAEF1510"
    )
        port map (
      I0 => \boxHCoord[15]_i_2_n_5\,
      I1 => icmp_ln1849_fu_291_p2,
      I2 => \hDir_reg_n_5_[0]\,
      I3 => icmp_ln1844_fu_269_p2,
      I4 => \boxVCoord_reg[7]_1\(7),
      I5 => \^q\(6),
      O => \i__carry_i_2__0_n_5\
    );
\i__carry_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1504EAFBEAFB1504"
    )
        port map (
      I0 => \boxHCoord[15]_i_2_n_5\,
      I1 => \vDir_reg_n_5_[0]\,
      I2 => icmp_ln1861_fu_329_p2,
      I3 => icmp_ln1856_fu_307_p2,
      I4 => \boxVCoord_reg[7]_1\(7),
      I5 => \^boxvcoord_reg[15]_0\(6),
      O => \i__carry_i_2__1_n_5\
    );
\i__carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_read_reg_635_pp0_iter1_reg(5),
      I1 => boxBottom_fu_405_p2_carry_n_15,
      O => \i__carry_i_3_n_5\
    );
\i__carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1510EAEFEAEF1510"
    )
        port map (
      I0 => \boxHCoord[15]_i_2_n_5\,
      I1 => icmp_ln1849_fu_291_p2,
      I2 => \hDir_reg_n_5_[0]\,
      I3 => icmp_ln1844_fu_269_p2,
      I4 => \boxVCoord_reg[7]_1\(6),
      I5 => \^q\(5),
      O => \i__carry_i_3__0_n_5\
    );
\i__carry_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1504EAFBEAFB1504"
    )
        port map (
      I0 => \boxHCoord[15]_i_2_n_5\,
      I1 => \vDir_reg_n_5_[0]\,
      I2 => icmp_ln1861_fu_329_p2,
      I3 => icmp_ln1856_fu_307_p2,
      I4 => \boxVCoord_reg[7]_1\(6),
      I5 => \^boxvcoord_reg[15]_0\(5),
      O => \i__carry_i_3__1_n_5\
    );
\i__carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_read_reg_635_pp0_iter1_reg(4),
      I1 => boxBottom_fu_405_p2_carry_n_16,
      O => \i__carry_i_4_n_5\
    );
\i__carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1510EAEFEAEF1510"
    )
        port map (
      I0 => \boxHCoord[15]_i_2_n_5\,
      I1 => icmp_ln1849_fu_291_p2,
      I2 => \hDir_reg_n_5_[0]\,
      I3 => icmp_ln1844_fu_269_p2,
      I4 => \boxVCoord_reg[7]_1\(5),
      I5 => \^q\(4),
      O => \i__carry_i_4__0_n_5\
    );
\i__carry_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1504EAFBEAFB1504"
    )
        port map (
      I0 => \boxHCoord[15]_i_2_n_5\,
      I1 => \vDir_reg_n_5_[0]\,
      I2 => icmp_ln1861_fu_329_p2,
      I3 => icmp_ln1856_fu_307_p2,
      I4 => \boxVCoord_reg[7]_1\(5),
      I5 => \^boxvcoord_reg[15]_0\(4),
      O => \i__carry_i_4__1_n_5\
    );
\i__carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_read_reg_635_pp0_iter1_reg(3),
      I1 => boxBottom_fu_405_p2_carry_n_17,
      O => \i__carry_i_5_n_5\
    );
\i__carry_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1510EAEFEAEF1510"
    )
        port map (
      I0 => \boxHCoord[15]_i_2_n_5\,
      I1 => icmp_ln1849_fu_291_p2,
      I2 => \hDir_reg_n_5_[0]\,
      I3 => icmp_ln1844_fu_269_p2,
      I4 => \boxVCoord_reg[7]_1\(4),
      I5 => \^q\(3),
      O => \i__carry_i_5__0_n_5\
    );
\i__carry_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1504EAFBEAFB1504"
    )
        port map (
      I0 => \boxHCoord[15]_i_2_n_5\,
      I1 => \vDir_reg_n_5_[0]\,
      I2 => icmp_ln1861_fu_329_p2,
      I3 => icmp_ln1856_fu_307_p2,
      I4 => \boxVCoord_reg[7]_1\(4),
      I5 => \^boxvcoord_reg[15]_0\(3),
      O => \i__carry_i_5__1_n_5\
    );
\i__carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_read_reg_635_pp0_iter1_reg(2),
      I1 => boxBottom_fu_405_p2_carry_n_18,
      O => \i__carry_i_6_n_5\
    );
\i__carry_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1510EAEFEAEF1510"
    )
        port map (
      I0 => \boxHCoord[15]_i_2_n_5\,
      I1 => icmp_ln1849_fu_291_p2,
      I2 => \hDir_reg_n_5_[0]\,
      I3 => icmp_ln1844_fu_269_p2,
      I4 => \boxVCoord_reg[7]_1\(3),
      I5 => \^q\(2),
      O => \i__carry_i_6__0_n_5\
    );
\i__carry_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1504EAFBEAFB1504"
    )
        port map (
      I0 => \boxHCoord[15]_i_2_n_5\,
      I1 => \vDir_reg_n_5_[0]\,
      I2 => icmp_ln1861_fu_329_p2,
      I3 => icmp_ln1856_fu_307_p2,
      I4 => \boxVCoord_reg[7]_1\(3),
      I5 => \^boxvcoord_reg[15]_0\(2),
      O => \i__carry_i_6__1_n_5\
    );
\i__carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_read_reg_635_pp0_iter1_reg(1),
      I1 => boxBottom_fu_405_p2_carry_n_19,
      O => \i__carry_i_7_n_5\
    );
\i__carry_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1510EAEFEAEF1510"
    )
        port map (
      I0 => \boxHCoord[15]_i_2_n_5\,
      I1 => icmp_ln1849_fu_291_p2,
      I2 => \hDir_reg_n_5_[0]\,
      I3 => icmp_ln1844_fu_269_p2,
      I4 => \boxVCoord_reg[7]_1\(2),
      I5 => \^q\(1),
      O => \i__carry_i_7__0_n_5\
    );
\i__carry_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1504EAFBEAFB1504"
    )
        port map (
      I0 => \boxHCoord[15]_i_2_n_5\,
      I1 => \vDir_reg_n_5_[0]\,
      I2 => icmp_ln1861_fu_329_p2,
      I3 => icmp_ln1856_fu_307_p2,
      I4 => \boxVCoord_reg[7]_1\(2),
      I5 => \^boxvcoord_reg[15]_0\(1),
      O => \i__carry_i_7__1_n_5\
    );
\i__carry_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_read_reg_635_pp0_iter1_reg(0),
      I1 => boxBottom_fu_405_p2_carry_n_20,
      O => \i__carry_i_8_n_5\
    );
\i__carry_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1510EAEFEAEF1510"
    )
        port map (
      I0 => \boxHCoord[15]_i_2_n_5\,
      I1 => icmp_ln1849_fu_291_p2,
      I2 => \hDir_reg_n_5_[0]\,
      I3 => icmp_ln1844_fu_269_p2,
      I4 => \boxVCoord_reg[7]_1\(1),
      I5 => \^q\(0),
      O => \i__carry_i_8__0_n_5\
    );
\i__carry_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1504EAFBEAFB1504"
    )
        port map (
      I0 => \boxHCoord[15]_i_2_n_5\,
      I1 => \vDir_reg_n_5_[0]\,
      I2 => icmp_ln1861_fu_329_p2,
      I3 => icmp_ln1856_fu_307_p2,
      I4 => \boxVCoord_reg[7]_1\(1),
      I5 => \^boxvcoord_reg[15]_0\(0),
      O => \i__carry_i_8__1_n_5\
    );
icmp_ln1844_fu_269_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => icmp_ln1844_fu_269_p2,
      CO(6) => icmp_ln1844_fu_269_p2_carry_n_6,
      CO(5) => icmp_ln1844_fu_269_p2_carry_n_7,
      CO(4) => icmp_ln1844_fu_269_p2_carry_n_8,
      CO(3) => icmp_ln1844_fu_269_p2_carry_n_9,
      CO(2) => icmp_ln1844_fu_269_p2_carry_n_10,
      CO(1) => icmp_ln1844_fu_269_p2_carry_n_11,
      CO(0) => icmp_ln1844_fu_269_p2_carry_n_12,
      DI(7) => icmp_ln1844_fu_269_p2_carry_i_1_n_5,
      DI(6) => icmp_ln1844_fu_269_p2_carry_i_2_n_5,
      DI(5) => icmp_ln1844_fu_269_p2_carry_i_3_n_5,
      DI(4) => icmp_ln1844_fu_269_p2_carry_i_4_n_5,
      DI(3) => icmp_ln1844_fu_269_p2_carry_i_5_n_5,
      DI(2) => icmp_ln1844_fu_269_p2_carry_i_6_n_5,
      DI(1) => icmp_ln1844_fu_269_p2_carry_i_7_n_5,
      DI(0) => icmp_ln1844_fu_269_p2_carry_i_8_n_5,
      O(7 downto 0) => NLW_icmp_ln1844_fu_269_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 4) => \hDir_reg[0]_0\(3 downto 0),
      S(3) => icmp_ln1844_fu_269_p2_carry_i_13_n_5,
      S(2) => icmp_ln1844_fu_269_p2_carry_i_14_n_5,
      S(1) => icmp_ln1844_fu_269_p2_carry_i_15_n_5,
      S(0) => icmp_ln1844_fu_269_p2_carry_i_16_n_5
    );
icmp_ln1844_fu_269_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^o\(7),
      I2 => \^q\(13),
      I3 => \^o\(6),
      O => icmp_ln1844_fu_269_p2_carry_i_1_n_5
    );
icmp_ln1844_fu_269_p2_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hMax_fu_216_p2(7),
      I1 => \^q\(6),
      I2 => hMax_fu_216_p2(6),
      I3 => \^q\(5),
      O => icmp_ln1844_fu_269_p2_carry_i_13_n_5
    );
icmp_ln1844_fu_269_p2_carry_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hMax_fu_216_p2(5),
      I1 => \^q\(4),
      I2 => hMax_fu_216_p2(4),
      I3 => \^q\(3),
      O => icmp_ln1844_fu_269_p2_carry_i_14_n_5
    );
icmp_ln1844_fu_269_p2_carry_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hMax_fu_216_p2(3),
      I1 => \^q\(2),
      I2 => hMax_fu_216_p2(2),
      I3 => \^q\(1),
      O => icmp_ln1844_fu_269_p2_carry_i_15_n_5
    );
icmp_ln1844_fu_269_p2_carry_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hMax_fu_216_p2(1),
      I1 => \^q\(0),
      I2 => hMax_fu_216_p2(0),
      I3 => boxHCoord(0),
      O => icmp_ln1844_fu_269_p2_carry_i_16_n_5
    );
icmp_ln1844_fu_269_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^o\(5),
      I2 => \^q\(11),
      I3 => \^o\(4),
      O => icmp_ln1844_fu_269_p2_carry_i_2_n_5
    );
icmp_ln1844_fu_269_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^o\(3),
      I2 => \^q\(9),
      I3 => \^o\(2),
      O => icmp_ln1844_fu_269_p2_carry_i_3_n_5
    );
icmp_ln1844_fu_269_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^o\(1),
      I2 => \^q\(7),
      I3 => \^o\(0),
      O => icmp_ln1844_fu_269_p2_carry_i_4_n_5
    );
icmp_ln1844_fu_269_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q\(6),
      I1 => hMax_fu_216_p2(7),
      I2 => \^q\(5),
      I3 => hMax_fu_216_p2(6),
      O => icmp_ln1844_fu_269_p2_carry_i_5_n_5
    );
icmp_ln1844_fu_269_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q\(4),
      I1 => hMax_fu_216_p2(5),
      I2 => \^q\(3),
      I3 => hMax_fu_216_p2(4),
      O => icmp_ln1844_fu_269_p2_carry_i_6_n_5
    );
icmp_ln1844_fu_269_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q\(2),
      I1 => hMax_fu_216_p2(3),
      I2 => \^q\(1),
      I3 => hMax_fu_216_p2(2),
      O => icmp_ln1844_fu_269_p2_carry_i_7_n_5
    );
icmp_ln1844_fu_269_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q\(0),
      I1 => hMax_fu_216_p2(1),
      I2 => boxHCoord(0),
      I3 => hMax_fu_216_p2(0),
      O => icmp_ln1844_fu_269_p2_carry_i_8_n_5
    );
icmp_ln1849_fu_291_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => icmp_ln1849_fu_291_p2,
      CO(6) => icmp_ln1849_fu_291_p2_carry_n_6,
      CO(5) => icmp_ln1849_fu_291_p2_carry_n_7,
      CO(4) => icmp_ln1849_fu_291_p2_carry_n_8,
      CO(3) => icmp_ln1849_fu_291_p2_carry_n_9,
      CO(2) => icmp_ln1849_fu_291_p2_carry_n_10,
      CO(1) => icmp_ln1849_fu_291_p2_carry_n_11,
      CO(0) => icmp_ln1849_fu_291_p2_carry_n_12,
      DI(7 downto 5) => B"000",
      DI(4) => icmp_ln1849_fu_291_p2_carry_i_1_n_5,
      DI(3) => icmp_ln1849_fu_291_p2_carry_i_2_n_5,
      DI(2) => icmp_ln1849_fu_291_p2_carry_i_3_n_5,
      DI(1) => icmp_ln1849_fu_291_p2_carry_i_4_n_5,
      DI(0) => \hDir_reg[0]_1\(0),
      O(7 downto 0) => NLW_icmp_ln1849_fu_291_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => icmp_ln1849_fu_291_p2_carry_i_6_n_5,
      S(6) => icmp_ln1849_fu_291_p2_carry_i_7_n_5,
      S(5) => icmp_ln1849_fu_291_p2_carry_i_8_n_5,
      S(4) => icmp_ln1849_fu_291_p2_carry_i_9_n_5,
      S(3 downto 1) => \hDir_reg[0]_2\(2 downto 0),
      S(0) => icmp_ln1849_fu_291_p2_carry_i_13_n_5
    );
icmp_ln1849_fu_291_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(8),
      I1 => \boxVCoord_reg[7]_1\(7),
      I2 => \^q\(7),
      O => icmp_ln1849_fu_291_p2_carry_i_1_n_5
    );
icmp_ln1849_fu_291_p2_carry_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => boxHCoord(0),
      I1 => \boxVCoord_reg[7]_1\(0),
      I2 => \^q\(0),
      O => icmp_ln1849_fu_291_p2_carry_i_13_n_5
    );
icmp_ln1849_fu_291_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^q\(6),
      I1 => \boxVCoord_reg[7]_1\(6),
      I2 => \boxVCoord_reg[7]_1\(5),
      I3 => \^q\(5),
      O => icmp_ln1849_fu_291_p2_carry_i_2_n_5
    );
icmp_ln1849_fu_291_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^q\(4),
      I1 => \boxVCoord_reg[7]_1\(4),
      I2 => \boxVCoord_reg[7]_1\(3),
      I3 => \^q\(3),
      O => icmp_ln1849_fu_291_p2_carry_i_3_n_5
    );
icmp_ln1849_fu_291_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^q\(2),
      I1 => \boxVCoord_reg[7]_1\(2),
      I2 => \boxVCoord_reg[7]_1\(1),
      I3 => \^q\(1),
      O => icmp_ln1849_fu_291_p2_carry_i_4_n_5
    );
icmp_ln1849_fu_291_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(14),
      O => icmp_ln1849_fu_291_p2_carry_i_6_n_5
    );
icmp_ln1849_fu_291_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(12),
      O => icmp_ln1849_fu_291_p2_carry_i_7_n_5
    );
icmp_ln1849_fu_291_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(10),
      O => icmp_ln1849_fu_291_p2_carry_i_8_n_5
    );
icmp_ln1849_fu_291_p2_carry_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(7),
      I2 => \boxVCoord_reg[7]_1\(7),
      O => icmp_ln1849_fu_291_p2_carry_i_9_n_5
    );
icmp_ln1856_fu_307_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => icmp_ln1856_fu_307_p2,
      CO(6) => icmp_ln1856_fu_307_p2_carry_n_6,
      CO(5) => icmp_ln1856_fu_307_p2_carry_n_7,
      CO(4) => icmp_ln1856_fu_307_p2_carry_n_8,
      CO(3) => icmp_ln1856_fu_307_p2_carry_n_9,
      CO(2) => icmp_ln1856_fu_307_p2_carry_n_10,
      CO(1) => icmp_ln1856_fu_307_p2_carry_n_11,
      CO(0) => icmp_ln1856_fu_307_p2_carry_n_12,
      DI(7) => icmp_ln1856_fu_307_p2_carry_i_1_n_5,
      DI(6) => icmp_ln1856_fu_307_p2_carry_i_2_n_5,
      DI(5) => icmp_ln1856_fu_307_p2_carry_i_3_n_5,
      DI(4) => icmp_ln1856_fu_307_p2_carry_i_4_n_5,
      DI(3) => icmp_ln1856_fu_307_p2_carry_i_5_n_5,
      DI(2) => icmp_ln1856_fu_307_p2_carry_i_6_n_5,
      DI(1) => icmp_ln1856_fu_307_p2_carry_i_7_n_5,
      DI(0) => icmp_ln1856_fu_307_p2_carry_i_8_n_5,
      O(7 downto 0) => NLW_icmp_ln1856_fu_307_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 4) => \vDir_reg[0]_0\(3 downto 0),
      S(3) => icmp_ln1856_fu_307_p2_carry_i_13_n_5,
      S(2) => icmp_ln1856_fu_307_p2_carry_i_14_n_5,
      S(1) => icmp_ln1856_fu_307_p2_carry_i_15_n_5,
      S(0) => icmp_ln1856_fu_307_p2_carry_i_16_n_5
    );
icmp_ln1856_fu_307_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^boxvcoord_reg[15]_0\(14),
      I1 => \^int_height_reg[14]\(7),
      I2 => \^boxvcoord_reg[15]_0\(13),
      I3 => \^int_height_reg[14]\(6),
      O => icmp_ln1856_fu_307_p2_carry_i_1_n_5
    );
icmp_ln1856_fu_307_p2_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vMax_fu_222_p20_out(7),
      I1 => \^boxvcoord_reg[15]_0\(6),
      I2 => vMax_fu_222_p20_out(6),
      I3 => \^boxvcoord_reg[15]_0\(5),
      O => icmp_ln1856_fu_307_p2_carry_i_13_n_5
    );
icmp_ln1856_fu_307_p2_carry_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vMax_fu_222_p20_out(5),
      I1 => \^boxvcoord_reg[15]_0\(4),
      I2 => vMax_fu_222_p20_out(4),
      I3 => \^boxvcoord_reg[15]_0\(3),
      O => icmp_ln1856_fu_307_p2_carry_i_14_n_5
    );
icmp_ln1856_fu_307_p2_carry_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vMax_fu_222_p20_out(3),
      I1 => \^boxvcoord_reg[15]_0\(2),
      I2 => vMax_fu_222_p20_out(2),
      I3 => \^boxvcoord_reg[15]_0\(1),
      O => icmp_ln1856_fu_307_p2_carry_i_15_n_5
    );
icmp_ln1856_fu_307_p2_carry_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vMax_fu_222_p20_out(1),
      I1 => \^boxvcoord_reg[15]_0\(0),
      I2 => vMax_fu_222_p20_out(0),
      I3 => boxVCoord(0),
      O => icmp_ln1856_fu_307_p2_carry_i_16_n_5
    );
icmp_ln1856_fu_307_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^boxvcoord_reg[15]_0\(12),
      I1 => \^int_height_reg[14]\(5),
      I2 => \^boxvcoord_reg[15]_0\(11),
      I3 => \^int_height_reg[14]\(4),
      O => icmp_ln1856_fu_307_p2_carry_i_2_n_5
    );
icmp_ln1856_fu_307_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^boxvcoord_reg[15]_0\(10),
      I1 => \^int_height_reg[14]\(3),
      I2 => \^boxvcoord_reg[15]_0\(9),
      I3 => \^int_height_reg[14]\(2),
      O => icmp_ln1856_fu_307_p2_carry_i_3_n_5
    );
icmp_ln1856_fu_307_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^boxvcoord_reg[15]_0\(8),
      I1 => \^int_height_reg[14]\(1),
      I2 => \^boxvcoord_reg[15]_0\(7),
      I3 => \^int_height_reg[14]\(0),
      O => icmp_ln1856_fu_307_p2_carry_i_4_n_5
    );
icmp_ln1856_fu_307_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^boxvcoord_reg[15]_0\(6),
      I1 => vMax_fu_222_p20_out(7),
      I2 => \^boxvcoord_reg[15]_0\(5),
      I3 => vMax_fu_222_p20_out(6),
      O => icmp_ln1856_fu_307_p2_carry_i_5_n_5
    );
icmp_ln1856_fu_307_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^boxvcoord_reg[15]_0\(4),
      I1 => vMax_fu_222_p20_out(5),
      I2 => \^boxvcoord_reg[15]_0\(3),
      I3 => vMax_fu_222_p20_out(4),
      O => icmp_ln1856_fu_307_p2_carry_i_6_n_5
    );
icmp_ln1856_fu_307_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^boxvcoord_reg[15]_0\(2),
      I1 => vMax_fu_222_p20_out(3),
      I2 => \^boxvcoord_reg[15]_0\(1),
      I3 => vMax_fu_222_p20_out(2),
      O => icmp_ln1856_fu_307_p2_carry_i_7_n_5
    );
icmp_ln1856_fu_307_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^boxvcoord_reg[15]_0\(0),
      I1 => vMax_fu_222_p20_out(1),
      I2 => boxVCoord(0),
      I3 => vMax_fu_222_p20_out(0),
      O => icmp_ln1856_fu_307_p2_carry_i_8_n_5
    );
icmp_ln1861_fu_329_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => icmp_ln1861_fu_329_p2,
      CO(6) => icmp_ln1861_fu_329_p2_carry_n_6,
      CO(5) => icmp_ln1861_fu_329_p2_carry_n_7,
      CO(4) => icmp_ln1861_fu_329_p2_carry_n_8,
      CO(3) => icmp_ln1861_fu_329_p2_carry_n_9,
      CO(2) => icmp_ln1861_fu_329_p2_carry_n_10,
      CO(1) => icmp_ln1861_fu_329_p2_carry_n_11,
      CO(0) => icmp_ln1861_fu_329_p2_carry_n_12,
      DI(7 downto 5) => B"000",
      DI(4) => icmp_ln1861_fu_329_p2_carry_i_1_n_5,
      DI(3 downto 0) => \vDir_reg[0]_1\(3 downto 0),
      O(7 downto 0) => NLW_icmp_ln1861_fu_329_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => icmp_ln1861_fu_329_p2_carry_i_6_n_5,
      S(6) => icmp_ln1861_fu_329_p2_carry_i_7_n_5,
      S(5) => icmp_ln1861_fu_329_p2_carry_i_8_n_5,
      S(4) => icmp_ln1861_fu_329_p2_carry_i_9_n_5,
      S(3) => icmp_ln1861_fu_329_p2_carry_i_10_n_5,
      S(2) => icmp_ln1861_fu_329_p2_carry_i_11_n_5,
      S(1) => icmp_ln1861_fu_329_p2_carry_i_12_n_5,
      S(0) => icmp_ln1861_fu_329_p2_carry_i_13_n_5
    );
icmp_ln1861_fu_329_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^boxvcoord_reg[15]_0\(8),
      I1 => \boxVCoord_reg[7]_1\(7),
      I2 => \^boxvcoord_reg[15]_0\(7),
      O => icmp_ln1861_fu_329_p2_carry_i_1_n_5
    );
icmp_ln1861_fu_329_p2_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^boxvcoord_reg[15]_0\(6),
      I1 => \boxVCoord_reg[7]_1\(6),
      I2 => \^boxvcoord_reg[15]_0\(5),
      I3 => \boxVCoord_reg[7]_1\(5),
      O => icmp_ln1861_fu_329_p2_carry_i_10_n_5
    );
icmp_ln1861_fu_329_p2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^boxvcoord_reg[15]_0\(4),
      I1 => \boxVCoord_reg[7]_1\(4),
      I2 => \^boxvcoord_reg[15]_0\(3),
      I3 => \boxVCoord_reg[7]_1\(3),
      O => icmp_ln1861_fu_329_p2_carry_i_11_n_5
    );
icmp_ln1861_fu_329_p2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^boxvcoord_reg[15]_0\(2),
      I1 => \boxVCoord_reg[7]_1\(2),
      I2 => \^boxvcoord_reg[15]_0\(1),
      I3 => \boxVCoord_reg[7]_1\(1),
      O => icmp_ln1861_fu_329_p2_carry_i_12_n_5
    );
icmp_ln1861_fu_329_p2_carry_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => boxVCoord(0),
      I1 => \^boxvcoord_reg[15]_0\(0),
      I2 => \boxVCoord_reg[7]_1\(0),
      O => icmp_ln1861_fu_329_p2_carry_i_13_n_5
    );
icmp_ln1861_fu_329_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^boxvcoord_reg[15]_0\(13),
      I1 => \^boxvcoord_reg[15]_0\(14),
      O => icmp_ln1861_fu_329_p2_carry_i_6_n_5
    );
icmp_ln1861_fu_329_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^boxvcoord_reg[15]_0\(11),
      I1 => \^boxvcoord_reg[15]_0\(12),
      O => icmp_ln1861_fu_329_p2_carry_i_7_n_5
    );
icmp_ln1861_fu_329_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^boxvcoord_reg[15]_0\(9),
      I1 => \^boxvcoord_reg[15]_0\(10),
      O => icmp_ln1861_fu_329_p2_carry_i_8_n_5
    );
icmp_ln1861_fu_329_p2_carry_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \^boxvcoord_reg[15]_0\(8),
      I1 => \^boxvcoord_reg[15]_0\(7),
      I2 => \boxVCoord_reg[7]_1\(7),
      O => icmp_ln1861_fu_329_p2_carry_i_9_n_5
    );
icmp_ln1897_1_fu_425_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => icmp_ln1897_1_fu_425_p2,
      CO(6) => icmp_ln1897_1_fu_425_p2_carry_n_6,
      CO(5) => icmp_ln1897_1_fu_425_p2_carry_n_7,
      CO(4) => icmp_ln1897_1_fu_425_p2_carry_n_8,
      CO(3) => icmp_ln1897_1_fu_425_p2_carry_n_9,
      CO(2) => icmp_ln1897_1_fu_425_p2_carry_n_10,
      CO(1) => icmp_ln1897_1_fu_425_p2_carry_n_11,
      CO(0) => icmp_ln1897_1_fu_425_p2_carry_n_12,
      DI(7) => icmp_ln1897_1_fu_425_p2_carry_i_1_n_5,
      DI(6) => icmp_ln1897_1_fu_425_p2_carry_i_2_n_5,
      DI(5) => icmp_ln1897_1_fu_425_p2_carry_i_3_n_5,
      DI(4) => icmp_ln1897_1_fu_425_p2_carry_i_4_n_5,
      DI(3) => icmp_ln1897_1_fu_425_p2_carry_i_5_n_5,
      DI(2) => icmp_ln1897_1_fu_425_p2_carry_i_6_n_5,
      DI(1) => icmp_ln1897_1_fu_425_p2_carry_i_7_n_5,
      DI(0) => icmp_ln1897_1_fu_425_p2_carry_i_8_n_5,
      O(7 downto 0) => NLW_icmp_ln1897_1_fu_425_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => icmp_ln1897_1_fu_425_p2_carry_i_9_n_5,
      S(6) => icmp_ln1897_1_fu_425_p2_carry_i_10_n_5,
      S(5) => icmp_ln1897_1_fu_425_p2_carry_i_11_n_5,
      S(4) => icmp_ln1897_1_fu_425_p2_carry_i_12_n_5,
      S(3) => icmp_ln1897_1_fu_425_p2_carry_i_13_n_5,
      S(2) => icmp_ln1897_1_fu_425_p2_carry_i_14_n_5,
      S(1) => icmp_ln1897_1_fu_425_p2_carry_i_15_n_5,
      S(0) => icmp_ln1897_1_fu_425_p2_carry_i_16_n_5
    );
icmp_ln1897_1_fu_425_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^ap_phi_reg_pp0_iter2_boxtop_reg_203_reg[15]_0\(0),
      I1 => y_read_reg_635_pp0_iter1_reg(15),
      I2 => ap_phi_reg_pp0_iter2_boxTop_reg_203(14),
      I3 => y_read_reg_635_pp0_iter1_reg(14),
      O => icmp_ln1897_1_fu_425_p2_carry_i_1_n_5
    );
icmp_ln1897_1_fu_425_p2_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => y_read_reg_635_pp0_iter1_reg(13),
      I1 => ap_phi_reg_pp0_iter2_boxTop_reg_203(13),
      I2 => y_read_reg_635_pp0_iter1_reg(12),
      I3 => ap_phi_reg_pp0_iter2_boxTop_reg_203(12),
      O => icmp_ln1897_1_fu_425_p2_carry_i_10_n_5
    );
icmp_ln1897_1_fu_425_p2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => y_read_reg_635_pp0_iter1_reg(11),
      I1 => ap_phi_reg_pp0_iter2_boxTop_reg_203(11),
      I2 => y_read_reg_635_pp0_iter1_reg(10),
      I3 => ap_phi_reg_pp0_iter2_boxTop_reg_203(10),
      O => icmp_ln1897_1_fu_425_p2_carry_i_11_n_5
    );
icmp_ln1897_1_fu_425_p2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => y_read_reg_635_pp0_iter1_reg(9),
      I1 => ap_phi_reg_pp0_iter2_boxTop_reg_203(9),
      I2 => y_read_reg_635_pp0_iter1_reg(8),
      I3 => ap_phi_reg_pp0_iter2_boxTop_reg_203(8),
      O => icmp_ln1897_1_fu_425_p2_carry_i_12_n_5
    );
icmp_ln1897_1_fu_425_p2_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => y_read_reg_635_pp0_iter1_reg(7),
      I1 => ap_phi_reg_pp0_iter2_boxTop_reg_203(7),
      I2 => y_read_reg_635_pp0_iter1_reg(6),
      I3 => ap_phi_reg_pp0_iter2_boxTop_reg_203(6),
      O => icmp_ln1897_1_fu_425_p2_carry_i_13_n_5
    );
icmp_ln1897_1_fu_425_p2_carry_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => y_read_reg_635_pp0_iter1_reg(5),
      I1 => ap_phi_reg_pp0_iter2_boxTop_reg_203(5),
      I2 => y_read_reg_635_pp0_iter1_reg(4),
      I3 => ap_phi_reg_pp0_iter2_boxTop_reg_203(4),
      O => icmp_ln1897_1_fu_425_p2_carry_i_14_n_5
    );
icmp_ln1897_1_fu_425_p2_carry_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => y_read_reg_635_pp0_iter1_reg(3),
      I1 => ap_phi_reg_pp0_iter2_boxTop_reg_203(3),
      I2 => y_read_reg_635_pp0_iter1_reg(2),
      I3 => ap_phi_reg_pp0_iter2_boxTop_reg_203(2),
      O => icmp_ln1897_1_fu_425_p2_carry_i_15_n_5
    );
icmp_ln1897_1_fu_425_p2_carry_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => y_read_reg_635_pp0_iter1_reg(1),
      I1 => ap_phi_reg_pp0_iter2_boxTop_reg_203(1),
      I2 => y_read_reg_635_pp0_iter1_reg(0),
      I3 => ap_phi_reg_pp0_iter2_boxTop_reg_203(0),
      O => icmp_ln1897_1_fu_425_p2_carry_i_16_n_5
    );
icmp_ln1897_1_fu_425_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_boxTop_reg_203(13),
      I1 => y_read_reg_635_pp0_iter1_reg(13),
      I2 => ap_phi_reg_pp0_iter2_boxTop_reg_203(12),
      I3 => y_read_reg_635_pp0_iter1_reg(12),
      O => icmp_ln1897_1_fu_425_p2_carry_i_2_n_5
    );
icmp_ln1897_1_fu_425_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_boxTop_reg_203(11),
      I1 => y_read_reg_635_pp0_iter1_reg(11),
      I2 => ap_phi_reg_pp0_iter2_boxTop_reg_203(10),
      I3 => y_read_reg_635_pp0_iter1_reg(10),
      O => icmp_ln1897_1_fu_425_p2_carry_i_3_n_5
    );
icmp_ln1897_1_fu_425_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_boxTop_reg_203(9),
      I1 => y_read_reg_635_pp0_iter1_reg(9),
      I2 => ap_phi_reg_pp0_iter2_boxTop_reg_203(8),
      I3 => y_read_reg_635_pp0_iter1_reg(8),
      O => icmp_ln1897_1_fu_425_p2_carry_i_4_n_5
    );
icmp_ln1897_1_fu_425_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_boxTop_reg_203(7),
      I1 => y_read_reg_635_pp0_iter1_reg(7),
      I2 => ap_phi_reg_pp0_iter2_boxTop_reg_203(6),
      I3 => y_read_reg_635_pp0_iter1_reg(6),
      O => icmp_ln1897_1_fu_425_p2_carry_i_5_n_5
    );
icmp_ln1897_1_fu_425_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_boxTop_reg_203(5),
      I1 => y_read_reg_635_pp0_iter1_reg(5),
      I2 => ap_phi_reg_pp0_iter2_boxTop_reg_203(4),
      I3 => y_read_reg_635_pp0_iter1_reg(4),
      O => icmp_ln1897_1_fu_425_p2_carry_i_6_n_5
    );
icmp_ln1897_1_fu_425_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_boxTop_reg_203(3),
      I1 => y_read_reg_635_pp0_iter1_reg(3),
      I2 => ap_phi_reg_pp0_iter2_boxTop_reg_203(2),
      I3 => y_read_reg_635_pp0_iter1_reg(2),
      O => icmp_ln1897_1_fu_425_p2_carry_i_7_n_5
    );
icmp_ln1897_1_fu_425_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_boxTop_reg_203(1),
      I1 => y_read_reg_635_pp0_iter1_reg(1),
      I2 => ap_phi_reg_pp0_iter2_boxTop_reg_203(0),
      I3 => y_read_reg_635_pp0_iter1_reg(0),
      O => icmp_ln1897_1_fu_425_p2_carry_i_8_n_5
    );
icmp_ln1897_1_fu_425_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => y_read_reg_635_pp0_iter1_reg(15),
      I1 => \^ap_phi_reg_pp0_iter2_boxtop_reg_203_reg[15]_0\(0),
      I2 => y_read_reg_635_pp0_iter1_reg(14),
      I3 => ap_phi_reg_pp0_iter2_boxTop_reg_203(14),
      O => icmp_ln1897_1_fu_425_p2_carry_i_9_n_5
    );
icmp_ln1897_2_fu_436_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => icmp_ln1897_2_fu_436_p2,
      CO(6) => icmp_ln1897_2_fu_436_p2_carry_n_6,
      CO(5) => icmp_ln1897_2_fu_436_p2_carry_n_7,
      CO(4) => icmp_ln1897_2_fu_436_p2_carry_n_8,
      CO(3) => icmp_ln1897_2_fu_436_p2_carry_n_9,
      CO(2) => icmp_ln1897_2_fu_436_p2_carry_n_10,
      CO(1) => icmp_ln1897_2_fu_436_p2_carry_n_11,
      CO(0) => icmp_ln1897_2_fu_436_p2_carry_n_12,
      DI(7) => icmp_ln1897_2_fu_436_p2_carry_i_1_n_5,
      DI(6) => icmp_ln1897_2_fu_436_p2_carry_i_2_n_5,
      DI(5) => icmp_ln1897_2_fu_436_p2_carry_i_3_n_5,
      DI(4) => icmp_ln1897_2_fu_436_p2_carry_i_4_n_5,
      DI(3) => icmp_ln1897_2_fu_436_p2_carry_i_5_n_5,
      DI(2) => icmp_ln1897_2_fu_436_p2_carry_i_6_n_5,
      DI(1) => icmp_ln1897_2_fu_436_p2_carry_i_7_n_5,
      DI(0) => icmp_ln1897_2_fu_436_p2_carry_i_8_n_5,
      O(7 downto 0) => NLW_icmp_ln1897_2_fu_436_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => icmp_ln1897_2_fu_436_p2_carry_i_9_n_5,
      S(6) => icmp_ln1897_2_fu_436_p2_carry_i_10_n_5,
      S(5) => icmp_ln1897_2_fu_436_p2_carry_i_11_n_5,
      S(4) => icmp_ln1897_2_fu_436_p2_carry_i_12_n_5,
      S(3) => icmp_ln1897_2_fu_436_p2_carry_i_13_n_5,
      S(2) => icmp_ln1897_2_fu_436_p2_carry_i_14_n_5,
      S(1) => icmp_ln1897_2_fu_436_p2_carry_i_15_n_5,
      S(0) => icmp_ln1897_2_fu_436_p2_carry_i_16_n_5
    );
icmp_ln1897_2_fu_436_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^ap_phi_reg_pp0_iter2_boxleft_reg_194_reg[15]_0\(0),
      I1 => x_read_reg_627_pp0_iter1_reg(15),
      I2 => ap_phi_reg_pp0_iter2_boxLeft_reg_194(14),
      I3 => x_read_reg_627_pp0_iter1_reg(14),
      O => icmp_ln1897_2_fu_436_p2_carry_i_1_n_5
    );
icmp_ln1897_2_fu_436_p2_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_boxLeft_reg_194(13),
      I1 => x_read_reg_627_pp0_iter1_reg(13),
      I2 => ap_phi_reg_pp0_iter2_boxLeft_reg_194(12),
      I3 => x_read_reg_627_pp0_iter1_reg(12),
      O => icmp_ln1897_2_fu_436_p2_carry_i_10_n_5
    );
icmp_ln1897_2_fu_436_p2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_boxLeft_reg_194(11),
      I1 => x_read_reg_627_pp0_iter1_reg(11),
      I2 => ap_phi_reg_pp0_iter2_boxLeft_reg_194(10),
      I3 => x_read_reg_627_pp0_iter1_reg(10),
      O => icmp_ln1897_2_fu_436_p2_carry_i_11_n_5
    );
icmp_ln1897_2_fu_436_p2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_boxLeft_reg_194(9),
      I1 => x_read_reg_627_pp0_iter1_reg(9),
      I2 => ap_phi_reg_pp0_iter2_boxLeft_reg_194(8),
      I3 => x_read_reg_627_pp0_iter1_reg(8),
      O => icmp_ln1897_2_fu_436_p2_carry_i_12_n_5
    );
icmp_ln1897_2_fu_436_p2_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_boxLeft_reg_194(7),
      I1 => x_read_reg_627_pp0_iter1_reg(7),
      I2 => ap_phi_reg_pp0_iter2_boxLeft_reg_194(6),
      I3 => x_read_reg_627_pp0_iter1_reg(6),
      O => icmp_ln1897_2_fu_436_p2_carry_i_13_n_5
    );
icmp_ln1897_2_fu_436_p2_carry_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_boxLeft_reg_194(5),
      I1 => x_read_reg_627_pp0_iter1_reg(5),
      I2 => ap_phi_reg_pp0_iter2_boxLeft_reg_194(4),
      I3 => x_read_reg_627_pp0_iter1_reg(4),
      O => icmp_ln1897_2_fu_436_p2_carry_i_14_n_5
    );
icmp_ln1897_2_fu_436_p2_carry_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_boxLeft_reg_194(3),
      I1 => x_read_reg_627_pp0_iter1_reg(3),
      I2 => ap_phi_reg_pp0_iter2_boxLeft_reg_194(2),
      I3 => x_read_reg_627_pp0_iter1_reg(2),
      O => icmp_ln1897_2_fu_436_p2_carry_i_15_n_5
    );
icmp_ln1897_2_fu_436_p2_carry_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_boxLeft_reg_194(0),
      I1 => ap_phi_reg_pp0_iter2_boxLeft_reg_194(1),
      I2 => x_read_reg_627_pp0_iter1_reg(1),
      O => icmp_ln1897_2_fu_436_p2_carry_i_16_n_5
    );
icmp_ln1897_2_fu_436_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => x_read_reg_627_pp0_iter1_reg(13),
      I1 => ap_phi_reg_pp0_iter2_boxLeft_reg_194(13),
      I2 => ap_phi_reg_pp0_iter2_boxLeft_reg_194(12),
      I3 => x_read_reg_627_pp0_iter1_reg(12),
      O => icmp_ln1897_2_fu_436_p2_carry_i_2_n_5
    );
icmp_ln1897_2_fu_436_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => x_read_reg_627_pp0_iter1_reg(11),
      I1 => ap_phi_reg_pp0_iter2_boxLeft_reg_194(11),
      I2 => ap_phi_reg_pp0_iter2_boxLeft_reg_194(10),
      I3 => x_read_reg_627_pp0_iter1_reg(10),
      O => icmp_ln1897_2_fu_436_p2_carry_i_3_n_5
    );
icmp_ln1897_2_fu_436_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => x_read_reg_627_pp0_iter1_reg(9),
      I1 => ap_phi_reg_pp0_iter2_boxLeft_reg_194(9),
      I2 => ap_phi_reg_pp0_iter2_boxLeft_reg_194(8),
      I3 => x_read_reg_627_pp0_iter1_reg(8),
      O => icmp_ln1897_2_fu_436_p2_carry_i_4_n_5
    );
icmp_ln1897_2_fu_436_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => x_read_reg_627_pp0_iter1_reg(7),
      I1 => ap_phi_reg_pp0_iter2_boxLeft_reg_194(7),
      I2 => ap_phi_reg_pp0_iter2_boxLeft_reg_194(6),
      I3 => x_read_reg_627_pp0_iter1_reg(6),
      O => icmp_ln1897_2_fu_436_p2_carry_i_5_n_5
    );
icmp_ln1897_2_fu_436_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => x_read_reg_627_pp0_iter1_reg(5),
      I1 => ap_phi_reg_pp0_iter2_boxLeft_reg_194(5),
      I2 => ap_phi_reg_pp0_iter2_boxLeft_reg_194(4),
      I3 => x_read_reg_627_pp0_iter1_reg(4),
      O => icmp_ln1897_2_fu_436_p2_carry_i_6_n_5
    );
icmp_ln1897_2_fu_436_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => x_read_reg_627_pp0_iter1_reg(3),
      I1 => ap_phi_reg_pp0_iter2_boxLeft_reg_194(3),
      I2 => ap_phi_reg_pp0_iter2_boxLeft_reg_194(2),
      I3 => x_read_reg_627_pp0_iter1_reg(2),
      O => icmp_ln1897_2_fu_436_p2_carry_i_7_n_5
    );
icmp_ln1897_2_fu_436_p2_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => x_read_reg_627_pp0_iter1_reg(1),
      I1 => ap_phi_reg_pp0_iter2_boxLeft_reg_194(1),
      I2 => ap_phi_reg_pp0_iter2_boxLeft_reg_194(0),
      O => icmp_ln1897_2_fu_436_p2_carry_i_8_n_5
    );
icmp_ln1897_2_fu_436_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => x_read_reg_627_pp0_iter1_reg(15),
      I1 => \^ap_phi_reg_pp0_iter2_boxleft_reg_194_reg[15]_0\(0),
      I2 => ap_phi_reg_pp0_iter2_boxLeft_reg_194(14),
      I3 => x_read_reg_627_pp0_iter1_reg(14),
      O => icmp_ln1897_2_fu_436_p2_carry_i_9_n_5
    );
\icmp_ln1897_2_reg_741_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => icmp_ln1897_2_fu_436_p2,
      Q => icmp_ln1897_2_reg_741,
      R => '0'
    );
icmp_ln1897_3_fu_441_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => icmp_ln1897_3_fu_441_p2,
      CO(6) => icmp_ln1897_3_fu_441_p2_carry_n_6,
      CO(5) => icmp_ln1897_3_fu_441_p2_carry_n_7,
      CO(4) => icmp_ln1897_3_fu_441_p2_carry_n_8,
      CO(3) => icmp_ln1897_3_fu_441_p2_carry_n_9,
      CO(2) => icmp_ln1897_3_fu_441_p2_carry_n_10,
      CO(1) => icmp_ln1897_3_fu_441_p2_carry_n_11,
      CO(0) => icmp_ln1897_3_fu_441_p2_carry_n_12,
      DI(7) => icmp_ln1897_3_fu_441_p2_carry_i_1_n_5,
      DI(6) => icmp_ln1897_3_fu_441_p2_carry_i_2_n_5,
      DI(5) => icmp_ln1897_3_fu_441_p2_carry_i_3_n_5,
      DI(4) => icmp_ln1897_3_fu_441_p2_carry_i_4_n_5,
      DI(3) => icmp_ln1897_3_fu_441_p2_carry_i_5_n_5,
      DI(2) => icmp_ln1897_3_fu_441_p2_carry_i_6_n_5,
      DI(1) => icmp_ln1897_3_fu_441_p2_carry_i_7_n_5,
      DI(0) => icmp_ln1897_3_fu_441_p2_carry_i_8_n_5,
      O(7 downto 0) => NLW_icmp_ln1897_3_fu_441_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => icmp_ln1897_3_fu_441_p2_carry_i_9_n_5,
      S(6) => icmp_ln1897_3_fu_441_p2_carry_i_10_n_5,
      S(5) => icmp_ln1897_3_fu_441_p2_carry_i_11_n_5,
      S(4) => icmp_ln1897_3_fu_441_p2_carry_i_12_n_5,
      S(3) => icmp_ln1897_3_fu_441_p2_carry_i_13_n_5,
      S(2) => icmp_ln1897_3_fu_441_p2_carry_i_14_n_5,
      S(1) => icmp_ln1897_3_fu_441_p2_carry_i_15_n_5,
      S(0) => icmp_ln1897_3_fu_441_p2_carry_i_16_n_5
    );
icmp_ln1897_3_fu_441_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => boxRight_cast_fu_410_p1(15),
      I1 => x_read_reg_627_pp0_iter1_reg(15),
      I2 => boxRight_cast_fu_410_p1(14),
      I3 => x_read_reg_627_pp0_iter1_reg(14),
      O => icmp_ln1897_3_fu_441_p2_carry_i_1_n_5
    );
icmp_ln1897_3_fu_441_p2_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => x_read_reg_627_pp0_iter1_reg(13),
      I1 => boxRight_cast_fu_410_p1(13),
      I2 => x_read_reg_627_pp0_iter1_reg(12),
      I3 => boxRight_cast_fu_410_p1(12),
      O => icmp_ln1897_3_fu_441_p2_carry_i_10_n_5
    );
icmp_ln1897_3_fu_441_p2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => x_read_reg_627_pp0_iter1_reg(11),
      I1 => boxRight_cast_fu_410_p1(11),
      I2 => x_read_reg_627_pp0_iter1_reg(10),
      I3 => boxRight_cast_fu_410_p1(10),
      O => icmp_ln1897_3_fu_441_p2_carry_i_11_n_5
    );
icmp_ln1897_3_fu_441_p2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => x_read_reg_627_pp0_iter1_reg(9),
      I1 => boxRight_cast_fu_410_p1(9),
      I2 => x_read_reg_627_pp0_iter1_reg(8),
      I3 => boxRight_cast_fu_410_p1(8),
      O => icmp_ln1897_3_fu_441_p2_carry_i_12_n_5
    );
icmp_ln1897_3_fu_441_p2_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => x_read_reg_627_pp0_iter1_reg(7),
      I1 => boxRight_cast_fu_410_p1(7),
      I2 => x_read_reg_627_pp0_iter1_reg(6),
      I3 => boxRight_cast_fu_410_p1(6),
      O => icmp_ln1897_3_fu_441_p2_carry_i_13_n_5
    );
icmp_ln1897_3_fu_441_p2_carry_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => x_read_reg_627_pp0_iter1_reg(5),
      I1 => boxRight_cast_fu_410_p1(5),
      I2 => x_read_reg_627_pp0_iter1_reg(4),
      I3 => boxRight_cast_fu_410_p1(4),
      O => icmp_ln1897_3_fu_441_p2_carry_i_14_n_5
    );
icmp_ln1897_3_fu_441_p2_carry_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => x_read_reg_627_pp0_iter1_reg(3),
      I1 => boxRight_cast_fu_410_p1(3),
      I2 => x_read_reg_627_pp0_iter1_reg(2),
      I3 => boxRight_cast_fu_410_p1(2),
      O => icmp_ln1897_3_fu_441_p2_carry_i_15_n_5
    );
icmp_ln1897_3_fu_441_p2_carry_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => boxRight_cast_fu_410_p1(0),
      I1 => x_read_reg_627_pp0_iter1_reg(1),
      I2 => boxRight_cast_fu_410_p1(1),
      O => icmp_ln1897_3_fu_441_p2_carry_i_16_n_5
    );
icmp_ln1897_3_fu_441_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => boxRight_cast_fu_410_p1(13),
      I1 => x_read_reg_627_pp0_iter1_reg(13),
      I2 => boxRight_cast_fu_410_p1(12),
      I3 => x_read_reg_627_pp0_iter1_reg(12),
      O => icmp_ln1897_3_fu_441_p2_carry_i_2_n_5
    );
icmp_ln1897_3_fu_441_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => boxRight_cast_fu_410_p1(11),
      I1 => x_read_reg_627_pp0_iter1_reg(11),
      I2 => boxRight_cast_fu_410_p1(10),
      I3 => x_read_reg_627_pp0_iter1_reg(10),
      O => icmp_ln1897_3_fu_441_p2_carry_i_3_n_5
    );
icmp_ln1897_3_fu_441_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => boxRight_cast_fu_410_p1(9),
      I1 => x_read_reg_627_pp0_iter1_reg(9),
      I2 => boxRight_cast_fu_410_p1(8),
      I3 => x_read_reg_627_pp0_iter1_reg(8),
      O => icmp_ln1897_3_fu_441_p2_carry_i_4_n_5
    );
icmp_ln1897_3_fu_441_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => boxRight_cast_fu_410_p1(7),
      I1 => x_read_reg_627_pp0_iter1_reg(7),
      I2 => boxRight_cast_fu_410_p1(6),
      I3 => x_read_reg_627_pp0_iter1_reg(6),
      O => icmp_ln1897_3_fu_441_p2_carry_i_5_n_5
    );
icmp_ln1897_3_fu_441_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => boxRight_cast_fu_410_p1(5),
      I1 => x_read_reg_627_pp0_iter1_reg(5),
      I2 => boxRight_cast_fu_410_p1(4),
      I3 => x_read_reg_627_pp0_iter1_reg(4),
      O => icmp_ln1897_3_fu_441_p2_carry_i_6_n_5
    );
icmp_ln1897_3_fu_441_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => boxRight_cast_fu_410_p1(3),
      I1 => x_read_reg_627_pp0_iter1_reg(3),
      I2 => boxRight_cast_fu_410_p1(2),
      I3 => x_read_reg_627_pp0_iter1_reg(2),
      O => icmp_ln1897_3_fu_441_p2_carry_i_7_n_5
    );
icmp_ln1897_3_fu_441_p2_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => boxRight_cast_fu_410_p1(1),
      I1 => x_read_reg_627_pp0_iter1_reg(1),
      I2 => boxRight_cast_fu_410_p1(0),
      O => icmp_ln1897_3_fu_441_p2_carry_i_8_n_5
    );
icmp_ln1897_3_fu_441_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => x_read_reg_627_pp0_iter1_reg(15),
      I1 => boxRight_cast_fu_410_p1(15),
      I2 => x_read_reg_627_pp0_iter1_reg(14),
      I3 => boxRight_cast_fu_410_p1(14),
      O => icmp_ln1897_3_fu_441_p2_carry_i_9_n_5
    );
\icmp_ln1897_3_reg_746_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => icmp_ln1897_3_fu_441_p2,
      Q => icmp_ln1897_3_reg_746,
      R => '0'
    );
\icmp_ln1897_4_reg_751[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => x_read_reg_627_pp0_iter1_reg(15),
      I1 => \^ap_phi_reg_pp0_iter2_boxleft_reg_194_reg[15]_0\(0),
      I2 => ap_phi_reg_pp0_iter2_boxLeft_reg_194(14),
      I3 => x_read_reg_627_pp0_iter1_reg(14),
      O => \icmp_ln1897_4_reg_751[0]_i_10_n_5\
    );
\icmp_ln1897_4_reg_751[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_boxLeft_reg_194(13),
      I1 => x_read_reg_627_pp0_iter1_reg(13),
      I2 => ap_phi_reg_pp0_iter2_boxLeft_reg_194(12),
      I3 => x_read_reg_627_pp0_iter1_reg(12),
      O => \icmp_ln1897_4_reg_751[0]_i_11_n_5\
    );
\icmp_ln1897_4_reg_751[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_boxLeft_reg_194(11),
      I1 => x_read_reg_627_pp0_iter1_reg(11),
      I2 => ap_phi_reg_pp0_iter2_boxLeft_reg_194(10),
      I3 => x_read_reg_627_pp0_iter1_reg(10),
      O => \icmp_ln1897_4_reg_751[0]_i_12_n_5\
    );
\icmp_ln1897_4_reg_751[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_boxLeft_reg_194(9),
      I1 => x_read_reg_627_pp0_iter1_reg(9),
      I2 => ap_phi_reg_pp0_iter2_boxLeft_reg_194(8),
      I3 => x_read_reg_627_pp0_iter1_reg(8),
      O => \icmp_ln1897_4_reg_751[0]_i_13_n_5\
    );
\icmp_ln1897_4_reg_751[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_boxLeft_reg_194(7),
      I1 => x_read_reg_627_pp0_iter1_reg(7),
      I2 => ap_phi_reg_pp0_iter2_boxLeft_reg_194(6),
      I3 => x_read_reg_627_pp0_iter1_reg(6),
      O => \icmp_ln1897_4_reg_751[0]_i_14_n_5\
    );
\icmp_ln1897_4_reg_751[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_boxLeft_reg_194(5),
      I1 => x_read_reg_627_pp0_iter1_reg(5),
      I2 => ap_phi_reg_pp0_iter2_boxLeft_reg_194(4),
      I3 => x_read_reg_627_pp0_iter1_reg(4),
      O => \icmp_ln1897_4_reg_751[0]_i_15_n_5\
    );
\icmp_ln1897_4_reg_751[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_boxLeft_reg_194(3),
      I1 => x_read_reg_627_pp0_iter1_reg(3),
      I2 => ap_phi_reg_pp0_iter2_boxLeft_reg_194(2),
      I3 => x_read_reg_627_pp0_iter1_reg(2),
      O => \icmp_ln1897_4_reg_751[0]_i_16_n_5\
    );
\icmp_ln1897_4_reg_751[0]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_boxLeft_reg_194(0),
      I1 => ap_phi_reg_pp0_iter2_boxLeft_reg_194(1),
      I2 => x_read_reg_627_pp0_iter1_reg(1),
      O => \icmp_ln1897_4_reg_751[0]_i_17_n_5\
    );
\icmp_ln1897_4_reg_751[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^ap_phi_reg_pp0_iter2_boxleft_reg_194_reg[15]_0\(0),
      I1 => x_read_reg_627_pp0_iter1_reg(15),
      I2 => ap_phi_reg_pp0_iter2_boxLeft_reg_194(14),
      I3 => x_read_reg_627_pp0_iter1_reg(14),
      O => \icmp_ln1897_4_reg_751[0]_i_2_n_5\
    );
\icmp_ln1897_4_reg_751[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => x_read_reg_627_pp0_iter1_reg(13),
      I1 => ap_phi_reg_pp0_iter2_boxLeft_reg_194(13),
      I2 => ap_phi_reg_pp0_iter2_boxLeft_reg_194(12),
      I3 => x_read_reg_627_pp0_iter1_reg(12),
      O => \icmp_ln1897_4_reg_751[0]_i_3_n_5\
    );
\icmp_ln1897_4_reg_751[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => x_read_reg_627_pp0_iter1_reg(11),
      I1 => ap_phi_reg_pp0_iter2_boxLeft_reg_194(11),
      I2 => ap_phi_reg_pp0_iter2_boxLeft_reg_194(10),
      I3 => x_read_reg_627_pp0_iter1_reg(10),
      O => \icmp_ln1897_4_reg_751[0]_i_4_n_5\
    );
\icmp_ln1897_4_reg_751[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => x_read_reg_627_pp0_iter1_reg(9),
      I1 => ap_phi_reg_pp0_iter2_boxLeft_reg_194(9),
      I2 => ap_phi_reg_pp0_iter2_boxLeft_reg_194(8),
      I3 => x_read_reg_627_pp0_iter1_reg(8),
      O => \icmp_ln1897_4_reg_751[0]_i_5_n_5\
    );
\icmp_ln1897_4_reg_751[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => x_read_reg_627_pp0_iter1_reg(7),
      I1 => ap_phi_reg_pp0_iter2_boxLeft_reg_194(7),
      I2 => ap_phi_reg_pp0_iter2_boxLeft_reg_194(6),
      I3 => x_read_reg_627_pp0_iter1_reg(6),
      O => \icmp_ln1897_4_reg_751[0]_i_6_n_5\
    );
\icmp_ln1897_4_reg_751[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => x_read_reg_627_pp0_iter1_reg(5),
      I1 => ap_phi_reg_pp0_iter2_boxLeft_reg_194(5),
      I2 => ap_phi_reg_pp0_iter2_boxLeft_reg_194(4),
      I3 => x_read_reg_627_pp0_iter1_reg(4),
      O => \icmp_ln1897_4_reg_751[0]_i_7_n_5\
    );
\icmp_ln1897_4_reg_751[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => x_read_reg_627_pp0_iter1_reg(3),
      I1 => ap_phi_reg_pp0_iter2_boxLeft_reg_194(3),
      I2 => ap_phi_reg_pp0_iter2_boxLeft_reg_194(2),
      I3 => x_read_reg_627_pp0_iter1_reg(2),
      O => \icmp_ln1897_4_reg_751[0]_i_8_n_5\
    );
\icmp_ln1897_4_reg_751[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_boxLeft_reg_194(1),
      I1 => x_read_reg_627_pp0_iter1_reg(1),
      O => \icmp_ln1897_4_reg_751[0]_i_9_n_5\
    );
\icmp_ln1897_4_reg_751_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => icmp_ln1897_4_fu_452_p2,
      Q => icmp_ln1897_4_reg_751,
      R => '0'
    );
\icmp_ln1897_4_reg_751_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => icmp_ln1897_4_fu_452_p2,
      CO(6) => \icmp_ln1897_4_reg_751_reg[0]_i_1_n_6\,
      CO(5) => \icmp_ln1897_4_reg_751_reg[0]_i_1_n_7\,
      CO(4) => \icmp_ln1897_4_reg_751_reg[0]_i_1_n_8\,
      CO(3) => \icmp_ln1897_4_reg_751_reg[0]_i_1_n_9\,
      CO(2) => \icmp_ln1897_4_reg_751_reg[0]_i_1_n_10\,
      CO(1) => \icmp_ln1897_4_reg_751_reg[0]_i_1_n_11\,
      CO(0) => \icmp_ln1897_4_reg_751_reg[0]_i_1_n_12\,
      DI(7) => \icmp_ln1897_4_reg_751[0]_i_2_n_5\,
      DI(6) => \icmp_ln1897_4_reg_751[0]_i_3_n_5\,
      DI(5) => \icmp_ln1897_4_reg_751[0]_i_4_n_5\,
      DI(4) => \icmp_ln1897_4_reg_751[0]_i_5_n_5\,
      DI(3) => \icmp_ln1897_4_reg_751[0]_i_6_n_5\,
      DI(2) => \icmp_ln1897_4_reg_751[0]_i_7_n_5\,
      DI(1) => \icmp_ln1897_4_reg_751[0]_i_8_n_5\,
      DI(0) => \icmp_ln1897_4_reg_751[0]_i_9_n_5\,
      O(7 downto 0) => \NLW_icmp_ln1897_4_reg_751_reg[0]_i_1_O_UNCONNECTED\(7 downto 0),
      S(7) => \icmp_ln1897_4_reg_751[0]_i_10_n_5\,
      S(6) => \icmp_ln1897_4_reg_751[0]_i_11_n_5\,
      S(5) => \icmp_ln1897_4_reg_751[0]_i_12_n_5\,
      S(4) => \icmp_ln1897_4_reg_751[0]_i_13_n_5\,
      S(3) => \icmp_ln1897_4_reg_751[0]_i_14_n_5\,
      S(2) => \icmp_ln1897_4_reg_751[0]_i_15_n_5\,
      S(1) => \icmp_ln1897_4_reg_751[0]_i_16_n_5\,
      S(0) => \icmp_ln1897_4_reg_751[0]_i_17_n_5\
    );
\icmp_ln1897_5_reg_756[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => x_read_reg_627_pp0_iter1_reg(15),
      I1 => boxRight_cast_fu_410_p1(15),
      I2 => x_read_reg_627_pp0_iter1_reg(14),
      I3 => boxRight_cast_fu_410_p1(14),
      O => \icmp_ln1897_5_reg_756[0]_i_10_n_5\
    );
\icmp_ln1897_5_reg_756[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => x_read_reg_627_pp0_iter1_reg(13),
      I1 => boxRight_cast_fu_410_p1(13),
      I2 => x_read_reg_627_pp0_iter1_reg(12),
      I3 => boxRight_cast_fu_410_p1(12),
      O => \icmp_ln1897_5_reg_756[0]_i_11_n_5\
    );
\icmp_ln1897_5_reg_756[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => x_read_reg_627_pp0_iter1_reg(11),
      I1 => boxRight_cast_fu_410_p1(11),
      I2 => x_read_reg_627_pp0_iter1_reg(10),
      I3 => boxRight_cast_fu_410_p1(10),
      O => \icmp_ln1897_5_reg_756[0]_i_12_n_5\
    );
\icmp_ln1897_5_reg_756[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => x_read_reg_627_pp0_iter1_reg(9),
      I1 => boxRight_cast_fu_410_p1(9),
      I2 => x_read_reg_627_pp0_iter1_reg(8),
      I3 => boxRight_cast_fu_410_p1(8),
      O => \icmp_ln1897_5_reg_756[0]_i_13_n_5\
    );
\icmp_ln1897_5_reg_756[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => x_read_reg_627_pp0_iter1_reg(7),
      I1 => boxRight_cast_fu_410_p1(7),
      I2 => x_read_reg_627_pp0_iter1_reg(6),
      I3 => boxRight_cast_fu_410_p1(6),
      O => \icmp_ln1897_5_reg_756[0]_i_14_n_5\
    );
\icmp_ln1897_5_reg_756[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => x_read_reg_627_pp0_iter1_reg(5),
      I1 => boxRight_cast_fu_410_p1(5),
      I2 => x_read_reg_627_pp0_iter1_reg(4),
      I3 => boxRight_cast_fu_410_p1(4),
      O => \icmp_ln1897_5_reg_756[0]_i_15_n_5\
    );
\icmp_ln1897_5_reg_756[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => x_read_reg_627_pp0_iter1_reg(3),
      I1 => boxRight_cast_fu_410_p1(3),
      I2 => x_read_reg_627_pp0_iter1_reg(2),
      I3 => boxRight_cast_fu_410_p1(2),
      O => \icmp_ln1897_5_reg_756[0]_i_16_n_5\
    );
\icmp_ln1897_5_reg_756[0]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => boxRight_cast_fu_410_p1(0),
      I1 => x_read_reg_627_pp0_iter1_reg(1),
      I2 => boxRight_cast_fu_410_p1(1),
      O => \icmp_ln1897_5_reg_756[0]_i_17_n_5\
    );
\icmp_ln1897_5_reg_756[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => boxRight_cast_fu_410_p1(15),
      I1 => x_read_reg_627_pp0_iter1_reg(15),
      I2 => boxRight_cast_fu_410_p1(14),
      I3 => x_read_reg_627_pp0_iter1_reg(14),
      O => \icmp_ln1897_5_reg_756[0]_i_2_n_5\
    );
\icmp_ln1897_5_reg_756[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => boxRight_cast_fu_410_p1(13),
      I1 => x_read_reg_627_pp0_iter1_reg(13),
      I2 => boxRight_cast_fu_410_p1(12),
      I3 => x_read_reg_627_pp0_iter1_reg(12),
      O => \icmp_ln1897_5_reg_756[0]_i_3_n_5\
    );
\icmp_ln1897_5_reg_756[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => boxRight_cast_fu_410_p1(11),
      I1 => x_read_reg_627_pp0_iter1_reg(11),
      I2 => boxRight_cast_fu_410_p1(10),
      I3 => x_read_reg_627_pp0_iter1_reg(10),
      O => \icmp_ln1897_5_reg_756[0]_i_4_n_5\
    );
\icmp_ln1897_5_reg_756[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => boxRight_cast_fu_410_p1(9),
      I1 => x_read_reg_627_pp0_iter1_reg(9),
      I2 => boxRight_cast_fu_410_p1(8),
      I3 => x_read_reg_627_pp0_iter1_reg(8),
      O => \icmp_ln1897_5_reg_756[0]_i_5_n_5\
    );
\icmp_ln1897_5_reg_756[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => boxRight_cast_fu_410_p1(7),
      I1 => x_read_reg_627_pp0_iter1_reg(7),
      I2 => boxRight_cast_fu_410_p1(6),
      I3 => x_read_reg_627_pp0_iter1_reg(6),
      O => \icmp_ln1897_5_reg_756[0]_i_6_n_5\
    );
\icmp_ln1897_5_reg_756[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => boxRight_cast_fu_410_p1(5),
      I1 => x_read_reg_627_pp0_iter1_reg(5),
      I2 => boxRight_cast_fu_410_p1(4),
      I3 => x_read_reg_627_pp0_iter1_reg(4),
      O => \icmp_ln1897_5_reg_756[0]_i_7_n_5\
    );
\icmp_ln1897_5_reg_756[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => boxRight_cast_fu_410_p1(3),
      I1 => x_read_reg_627_pp0_iter1_reg(3),
      I2 => boxRight_cast_fu_410_p1(2),
      I3 => x_read_reg_627_pp0_iter1_reg(2),
      O => \icmp_ln1897_5_reg_756[0]_i_8_n_5\
    );
\icmp_ln1897_5_reg_756[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => boxRight_cast_fu_410_p1(1),
      I1 => x_read_reg_627_pp0_iter1_reg(1),
      O => \icmp_ln1897_5_reg_756[0]_i_9_n_5\
    );
\icmp_ln1897_5_reg_756_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => icmp_ln1897_5_fu_458_p2,
      Q => icmp_ln1897_5_reg_756,
      R => '0'
    );
\icmp_ln1897_5_reg_756_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => icmp_ln1897_5_fu_458_p2,
      CO(6) => \icmp_ln1897_5_reg_756_reg[0]_i_1_n_6\,
      CO(5) => \icmp_ln1897_5_reg_756_reg[0]_i_1_n_7\,
      CO(4) => \icmp_ln1897_5_reg_756_reg[0]_i_1_n_8\,
      CO(3) => \icmp_ln1897_5_reg_756_reg[0]_i_1_n_9\,
      CO(2) => \icmp_ln1897_5_reg_756_reg[0]_i_1_n_10\,
      CO(1) => \icmp_ln1897_5_reg_756_reg[0]_i_1_n_11\,
      CO(0) => \icmp_ln1897_5_reg_756_reg[0]_i_1_n_12\,
      DI(7) => \icmp_ln1897_5_reg_756[0]_i_2_n_5\,
      DI(6) => \icmp_ln1897_5_reg_756[0]_i_3_n_5\,
      DI(5) => \icmp_ln1897_5_reg_756[0]_i_4_n_5\,
      DI(4) => \icmp_ln1897_5_reg_756[0]_i_5_n_5\,
      DI(3) => \icmp_ln1897_5_reg_756[0]_i_6_n_5\,
      DI(2) => \icmp_ln1897_5_reg_756[0]_i_7_n_5\,
      DI(1) => \icmp_ln1897_5_reg_756[0]_i_8_n_5\,
      DI(0) => \icmp_ln1897_5_reg_756[0]_i_9_n_5\,
      O(7 downto 0) => \NLW_icmp_ln1897_5_reg_756_reg[0]_i_1_O_UNCONNECTED\(7 downto 0),
      S(7) => \icmp_ln1897_5_reg_756[0]_i_10_n_5\,
      S(6) => \icmp_ln1897_5_reg_756[0]_i_11_n_5\,
      S(5) => \icmp_ln1897_5_reg_756[0]_i_12_n_5\,
      S(4) => \icmp_ln1897_5_reg_756[0]_i_13_n_5\,
      S(3) => \icmp_ln1897_5_reg_756[0]_i_14_n_5\,
      S(2) => \icmp_ln1897_5_reg_756[0]_i_15_n_5\,
      S(1) => \icmp_ln1897_5_reg_756[0]_i_16_n_5\,
      S(0) => \icmp_ln1897_5_reg_756[0]_i_17_n_5\
    );
\or_ln1897_reg_735[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => icmp_ln1897_1_fu_425_p2,
      I1 => \_inferred__7/i__carry__0_n_5\,
      O => or_ln1897_fu_430_p2
    );
\or_ln1897_reg_735_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => or_ln1897_fu_430_p2,
      Q => or_ln1897_reg_735,
      R => '0'
    );
\pixIn10_read_reg_642_pp0_iter1_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => \out\(40),
      Q => \pixIn10_read_reg_642_pp0_iter1_reg_reg[0]_srl2_n_5\
    );
\pixIn10_read_reg_642_pp0_iter1_reg_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => \out\(41),
      Q => \pixIn10_read_reg_642_pp0_iter1_reg_reg[1]_srl2_n_5\
    );
\pixIn10_read_reg_642_pp0_iter1_reg_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => \out\(42),
      Q => \pixIn10_read_reg_642_pp0_iter1_reg_reg[2]_srl2_n_5\
    );
\pixIn10_read_reg_642_pp0_iter1_reg_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => \out\(43),
      Q => \pixIn10_read_reg_642_pp0_iter1_reg_reg[3]_srl2_n_5\
    );
\pixIn10_read_reg_642_pp0_iter1_reg_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => \out\(44),
      Q => \pixIn10_read_reg_642_pp0_iter1_reg_reg[4]_srl2_n_5\
    );
\pixIn10_read_reg_642_pp0_iter1_reg_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => \out\(45),
      Q => \pixIn10_read_reg_642_pp0_iter1_reg_reg[5]_srl2_n_5\
    );
\pixIn10_read_reg_642_pp0_iter1_reg_reg[6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => \out\(46),
      Q => \pixIn10_read_reg_642_pp0_iter1_reg_reg[6]_srl2_n_5\
    );
\pixIn10_read_reg_642_pp0_iter1_reg_reg[7]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => \out\(47),
      Q => \pixIn10_read_reg_642_pp0_iter1_reg_reg[7]_srl2_n_5\
    );
\pixIn10_read_reg_642_pp0_iter2_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \pixIn10_read_reg_642_pp0_iter1_reg_reg[0]_srl2_n_5\,
      Q => pixIn10_read_reg_642_pp0_iter2_reg(0),
      R => '0'
    );
\pixIn10_read_reg_642_pp0_iter2_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \pixIn10_read_reg_642_pp0_iter1_reg_reg[1]_srl2_n_5\,
      Q => pixIn10_read_reg_642_pp0_iter2_reg(1),
      R => '0'
    );
\pixIn10_read_reg_642_pp0_iter2_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \pixIn10_read_reg_642_pp0_iter1_reg_reg[2]_srl2_n_5\,
      Q => pixIn10_read_reg_642_pp0_iter2_reg(2),
      R => '0'
    );
\pixIn10_read_reg_642_pp0_iter2_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \pixIn10_read_reg_642_pp0_iter1_reg_reg[3]_srl2_n_5\,
      Q => pixIn10_read_reg_642_pp0_iter2_reg(3),
      R => '0'
    );
\pixIn10_read_reg_642_pp0_iter2_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \pixIn10_read_reg_642_pp0_iter1_reg_reg[4]_srl2_n_5\,
      Q => pixIn10_read_reg_642_pp0_iter2_reg(4),
      R => '0'
    );
\pixIn10_read_reg_642_pp0_iter2_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \pixIn10_read_reg_642_pp0_iter1_reg_reg[5]_srl2_n_5\,
      Q => pixIn10_read_reg_642_pp0_iter2_reg(5),
      R => '0'
    );
\pixIn10_read_reg_642_pp0_iter2_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \pixIn10_read_reg_642_pp0_iter1_reg_reg[6]_srl2_n_5\,
      Q => pixIn10_read_reg_642_pp0_iter2_reg(6),
      R => '0'
    );
\pixIn10_read_reg_642_pp0_iter2_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \pixIn10_read_reg_642_pp0_iter1_reg_reg[7]_srl2_n_5\,
      Q => pixIn10_read_reg_642_pp0_iter2_reg(7),
      R => '0'
    );
\pixIn6_read_reg_662_pp0_iter1_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => \out\(8),
      Q => \pixIn6_read_reg_662_pp0_iter1_reg_reg[0]_srl2_n_5\
    );
\pixIn6_read_reg_662_pp0_iter1_reg_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => \out\(9),
      Q => \pixIn6_read_reg_662_pp0_iter1_reg_reg[1]_srl2_n_5\
    );
\pixIn6_read_reg_662_pp0_iter1_reg_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => \out\(10),
      Q => \pixIn6_read_reg_662_pp0_iter1_reg_reg[2]_srl2_n_5\
    );
\pixIn6_read_reg_662_pp0_iter1_reg_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => \out\(11),
      Q => \pixIn6_read_reg_662_pp0_iter1_reg_reg[3]_srl2_n_5\
    );
\pixIn6_read_reg_662_pp0_iter1_reg_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => \out\(12),
      Q => \pixIn6_read_reg_662_pp0_iter1_reg_reg[4]_srl2_n_5\
    );
\pixIn6_read_reg_662_pp0_iter1_reg_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => \out\(13),
      Q => \pixIn6_read_reg_662_pp0_iter1_reg_reg[5]_srl2_n_5\
    );
\pixIn6_read_reg_662_pp0_iter1_reg_reg[6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => \out\(14),
      Q => \pixIn6_read_reg_662_pp0_iter1_reg_reg[6]_srl2_n_5\
    );
\pixIn6_read_reg_662_pp0_iter1_reg_reg[7]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => \out\(15),
      Q => \pixIn6_read_reg_662_pp0_iter1_reg_reg[7]_srl2_n_5\
    );
\pixIn6_read_reg_662_pp0_iter2_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \pixIn6_read_reg_662_pp0_iter1_reg_reg[0]_srl2_n_5\,
      Q => pixIn6_read_reg_662_pp0_iter2_reg(0),
      R => '0'
    );
\pixIn6_read_reg_662_pp0_iter2_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \pixIn6_read_reg_662_pp0_iter1_reg_reg[1]_srl2_n_5\,
      Q => pixIn6_read_reg_662_pp0_iter2_reg(1),
      R => '0'
    );
\pixIn6_read_reg_662_pp0_iter2_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \pixIn6_read_reg_662_pp0_iter1_reg_reg[2]_srl2_n_5\,
      Q => pixIn6_read_reg_662_pp0_iter2_reg(2),
      R => '0'
    );
\pixIn6_read_reg_662_pp0_iter2_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \pixIn6_read_reg_662_pp0_iter1_reg_reg[3]_srl2_n_5\,
      Q => pixIn6_read_reg_662_pp0_iter2_reg(3),
      R => '0'
    );
\pixIn6_read_reg_662_pp0_iter2_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \pixIn6_read_reg_662_pp0_iter1_reg_reg[4]_srl2_n_5\,
      Q => pixIn6_read_reg_662_pp0_iter2_reg(4),
      R => '0'
    );
\pixIn6_read_reg_662_pp0_iter2_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \pixIn6_read_reg_662_pp0_iter1_reg_reg[5]_srl2_n_5\,
      Q => pixIn6_read_reg_662_pp0_iter2_reg(5),
      R => '0'
    );
\pixIn6_read_reg_662_pp0_iter2_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \pixIn6_read_reg_662_pp0_iter1_reg_reg[6]_srl2_n_5\,
      Q => pixIn6_read_reg_662_pp0_iter2_reg(6),
      R => '0'
    );
\pixIn6_read_reg_662_pp0_iter2_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \pixIn6_read_reg_662_pp0_iter1_reg_reg[7]_srl2_n_5\,
      Q => pixIn6_read_reg_662_pp0_iter2_reg(7),
      R => '0'
    );
\pixIn7_read_reg_657_pp0_iter1_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => \out\(16),
      Q => \pixIn7_read_reg_657_pp0_iter1_reg_reg[0]_srl2_n_5\
    );
\pixIn7_read_reg_657_pp0_iter1_reg_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => \out\(17),
      Q => \pixIn7_read_reg_657_pp0_iter1_reg_reg[1]_srl2_n_5\
    );
\pixIn7_read_reg_657_pp0_iter1_reg_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => \out\(18),
      Q => \pixIn7_read_reg_657_pp0_iter1_reg_reg[2]_srl2_n_5\
    );
\pixIn7_read_reg_657_pp0_iter1_reg_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => \out\(19),
      Q => \pixIn7_read_reg_657_pp0_iter1_reg_reg[3]_srl2_n_5\
    );
\pixIn7_read_reg_657_pp0_iter1_reg_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => \out\(20),
      Q => \pixIn7_read_reg_657_pp0_iter1_reg_reg[4]_srl2_n_5\
    );
\pixIn7_read_reg_657_pp0_iter1_reg_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => \out\(21),
      Q => \pixIn7_read_reg_657_pp0_iter1_reg_reg[5]_srl2_n_5\
    );
\pixIn7_read_reg_657_pp0_iter1_reg_reg[6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => \out\(22),
      Q => \pixIn7_read_reg_657_pp0_iter1_reg_reg[6]_srl2_n_5\
    );
\pixIn7_read_reg_657_pp0_iter1_reg_reg[7]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => \out\(23),
      Q => \pixIn7_read_reg_657_pp0_iter1_reg_reg[7]_srl2_n_5\
    );
\pixIn7_read_reg_657_pp0_iter2_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \pixIn7_read_reg_657_pp0_iter1_reg_reg[0]_srl2_n_5\,
      Q => pixIn7_read_reg_657_pp0_iter2_reg(0),
      R => '0'
    );
\pixIn7_read_reg_657_pp0_iter2_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \pixIn7_read_reg_657_pp0_iter1_reg_reg[1]_srl2_n_5\,
      Q => pixIn7_read_reg_657_pp0_iter2_reg(1),
      R => '0'
    );
\pixIn7_read_reg_657_pp0_iter2_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \pixIn7_read_reg_657_pp0_iter1_reg_reg[2]_srl2_n_5\,
      Q => pixIn7_read_reg_657_pp0_iter2_reg(2),
      R => '0'
    );
\pixIn7_read_reg_657_pp0_iter2_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \pixIn7_read_reg_657_pp0_iter1_reg_reg[3]_srl2_n_5\,
      Q => pixIn7_read_reg_657_pp0_iter2_reg(3),
      R => '0'
    );
\pixIn7_read_reg_657_pp0_iter2_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \pixIn7_read_reg_657_pp0_iter1_reg_reg[4]_srl2_n_5\,
      Q => pixIn7_read_reg_657_pp0_iter2_reg(4),
      R => '0'
    );
\pixIn7_read_reg_657_pp0_iter2_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \pixIn7_read_reg_657_pp0_iter1_reg_reg[5]_srl2_n_5\,
      Q => pixIn7_read_reg_657_pp0_iter2_reg(5),
      R => '0'
    );
\pixIn7_read_reg_657_pp0_iter2_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \pixIn7_read_reg_657_pp0_iter1_reg_reg[6]_srl2_n_5\,
      Q => pixIn7_read_reg_657_pp0_iter2_reg(6),
      R => '0'
    );
\pixIn7_read_reg_657_pp0_iter2_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \pixIn7_read_reg_657_pp0_iter1_reg_reg[7]_srl2_n_5\,
      Q => pixIn7_read_reg_657_pp0_iter2_reg(7),
      R => '0'
    );
\pixIn8_read_reg_652_pp0_iter1_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => \out\(24),
      Q => \pixIn8_read_reg_652_pp0_iter1_reg_reg[0]_srl2_n_5\
    );
\pixIn8_read_reg_652_pp0_iter1_reg_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => \out\(25),
      Q => \pixIn8_read_reg_652_pp0_iter1_reg_reg[1]_srl2_n_5\
    );
\pixIn8_read_reg_652_pp0_iter1_reg_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => \out\(26),
      Q => \pixIn8_read_reg_652_pp0_iter1_reg_reg[2]_srl2_n_5\
    );
\pixIn8_read_reg_652_pp0_iter1_reg_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => \out\(27),
      Q => \pixIn8_read_reg_652_pp0_iter1_reg_reg[3]_srl2_n_5\
    );
\pixIn8_read_reg_652_pp0_iter1_reg_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => \out\(28),
      Q => \pixIn8_read_reg_652_pp0_iter1_reg_reg[4]_srl2_n_5\
    );
\pixIn8_read_reg_652_pp0_iter1_reg_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => \out\(29),
      Q => \pixIn8_read_reg_652_pp0_iter1_reg_reg[5]_srl2_n_5\
    );
\pixIn8_read_reg_652_pp0_iter1_reg_reg[6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => \out\(30),
      Q => \pixIn8_read_reg_652_pp0_iter1_reg_reg[6]_srl2_n_5\
    );
\pixIn8_read_reg_652_pp0_iter1_reg_reg[7]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => \out\(31),
      Q => \pixIn8_read_reg_652_pp0_iter1_reg_reg[7]_srl2_n_5\
    );
\pixIn8_read_reg_652_pp0_iter2_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \pixIn8_read_reg_652_pp0_iter1_reg_reg[0]_srl2_n_5\,
      Q => pixIn8_read_reg_652_pp0_iter2_reg(0),
      R => '0'
    );
\pixIn8_read_reg_652_pp0_iter2_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \pixIn8_read_reg_652_pp0_iter1_reg_reg[1]_srl2_n_5\,
      Q => pixIn8_read_reg_652_pp0_iter2_reg(1),
      R => '0'
    );
\pixIn8_read_reg_652_pp0_iter2_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \pixIn8_read_reg_652_pp0_iter1_reg_reg[2]_srl2_n_5\,
      Q => pixIn8_read_reg_652_pp0_iter2_reg(2),
      R => '0'
    );
\pixIn8_read_reg_652_pp0_iter2_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \pixIn8_read_reg_652_pp0_iter1_reg_reg[3]_srl2_n_5\,
      Q => pixIn8_read_reg_652_pp0_iter2_reg(3),
      R => '0'
    );
\pixIn8_read_reg_652_pp0_iter2_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \pixIn8_read_reg_652_pp0_iter1_reg_reg[4]_srl2_n_5\,
      Q => pixIn8_read_reg_652_pp0_iter2_reg(4),
      R => '0'
    );
\pixIn8_read_reg_652_pp0_iter2_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \pixIn8_read_reg_652_pp0_iter1_reg_reg[5]_srl2_n_5\,
      Q => pixIn8_read_reg_652_pp0_iter2_reg(5),
      R => '0'
    );
\pixIn8_read_reg_652_pp0_iter2_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \pixIn8_read_reg_652_pp0_iter1_reg_reg[6]_srl2_n_5\,
      Q => pixIn8_read_reg_652_pp0_iter2_reg(6),
      R => '0'
    );
\pixIn8_read_reg_652_pp0_iter2_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \pixIn8_read_reg_652_pp0_iter1_reg_reg[7]_srl2_n_5\,
      Q => pixIn8_read_reg_652_pp0_iter2_reg(7),
      R => '0'
    );
\pixIn9_read_reg_647_pp0_iter1_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => \out\(32),
      Q => \pixIn9_read_reg_647_pp0_iter1_reg_reg[0]_srl2_n_5\
    );
\pixIn9_read_reg_647_pp0_iter1_reg_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => \out\(33),
      Q => \pixIn9_read_reg_647_pp0_iter1_reg_reg[1]_srl2_n_5\
    );
\pixIn9_read_reg_647_pp0_iter1_reg_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => \out\(34),
      Q => \pixIn9_read_reg_647_pp0_iter1_reg_reg[2]_srl2_n_5\
    );
\pixIn9_read_reg_647_pp0_iter1_reg_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => \out\(35),
      Q => \pixIn9_read_reg_647_pp0_iter1_reg_reg[3]_srl2_n_5\
    );
\pixIn9_read_reg_647_pp0_iter1_reg_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => \out\(36),
      Q => \pixIn9_read_reg_647_pp0_iter1_reg_reg[4]_srl2_n_5\
    );
\pixIn9_read_reg_647_pp0_iter1_reg_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => \out\(37),
      Q => \pixIn9_read_reg_647_pp0_iter1_reg_reg[5]_srl2_n_5\
    );
\pixIn9_read_reg_647_pp0_iter1_reg_reg[6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => \out\(38),
      Q => \pixIn9_read_reg_647_pp0_iter1_reg_reg[6]_srl2_n_5\
    );
\pixIn9_read_reg_647_pp0_iter1_reg_reg[7]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => \out\(39),
      Q => \pixIn9_read_reg_647_pp0_iter1_reg_reg[7]_srl2_n_5\
    );
\pixIn9_read_reg_647_pp0_iter2_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \pixIn9_read_reg_647_pp0_iter1_reg_reg[0]_srl2_n_5\,
      Q => pixIn9_read_reg_647_pp0_iter2_reg(0),
      R => '0'
    );
\pixIn9_read_reg_647_pp0_iter2_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \pixIn9_read_reg_647_pp0_iter1_reg_reg[1]_srl2_n_5\,
      Q => pixIn9_read_reg_647_pp0_iter2_reg(1),
      R => '0'
    );
\pixIn9_read_reg_647_pp0_iter2_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \pixIn9_read_reg_647_pp0_iter1_reg_reg[2]_srl2_n_5\,
      Q => pixIn9_read_reg_647_pp0_iter2_reg(2),
      R => '0'
    );
\pixIn9_read_reg_647_pp0_iter2_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \pixIn9_read_reg_647_pp0_iter1_reg_reg[3]_srl2_n_5\,
      Q => pixIn9_read_reg_647_pp0_iter2_reg(3),
      R => '0'
    );
\pixIn9_read_reg_647_pp0_iter2_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \pixIn9_read_reg_647_pp0_iter1_reg_reg[4]_srl2_n_5\,
      Q => pixIn9_read_reg_647_pp0_iter2_reg(4),
      R => '0'
    );
\pixIn9_read_reg_647_pp0_iter2_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \pixIn9_read_reg_647_pp0_iter1_reg_reg[5]_srl2_n_5\,
      Q => pixIn9_read_reg_647_pp0_iter2_reg(5),
      R => '0'
    );
\pixIn9_read_reg_647_pp0_iter2_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \pixIn9_read_reg_647_pp0_iter1_reg_reg[6]_srl2_n_5\,
      Q => pixIn9_read_reg_647_pp0_iter2_reg(6),
      R => '0'
    );
\pixIn9_read_reg_647_pp0_iter2_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \pixIn9_read_reg_647_pp0_iter1_reg_reg[7]_srl2_n_5\,
      Q => pixIn9_read_reg_647_pp0_iter2_reg(7),
      R => '0'
    );
\pixIn_read_reg_667_pp0_iter1_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => \out\(0),
      Q => \pixIn_read_reg_667_pp0_iter1_reg_reg[0]_srl2_n_5\
    );
\pixIn_read_reg_667_pp0_iter1_reg_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => \out\(1),
      Q => \pixIn_read_reg_667_pp0_iter1_reg_reg[1]_srl2_n_5\
    );
\pixIn_read_reg_667_pp0_iter1_reg_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => \out\(2),
      Q => \pixIn_read_reg_667_pp0_iter1_reg_reg[2]_srl2_n_5\
    );
\pixIn_read_reg_667_pp0_iter1_reg_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => \out\(3),
      Q => \pixIn_read_reg_667_pp0_iter1_reg_reg[3]_srl2_n_5\
    );
\pixIn_read_reg_667_pp0_iter1_reg_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => \out\(4),
      Q => \pixIn_read_reg_667_pp0_iter1_reg_reg[4]_srl2_n_5\
    );
\pixIn_read_reg_667_pp0_iter1_reg_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => \out\(5),
      Q => \pixIn_read_reg_667_pp0_iter1_reg_reg[5]_srl2_n_5\
    );
\pixIn_read_reg_667_pp0_iter1_reg_reg[6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => \out\(6),
      Q => \pixIn_read_reg_667_pp0_iter1_reg_reg[6]_srl2_n_5\
    );
\pixIn_read_reg_667_pp0_iter1_reg_reg[7]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => \out\(7),
      Q => \pixIn_read_reg_667_pp0_iter1_reg_reg[7]_srl2_n_5\
    );
\pixIn_read_reg_667_pp0_iter2_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \pixIn_read_reg_667_pp0_iter1_reg_reg[0]_srl2_n_5\,
      Q => pixIn_read_reg_667_pp0_iter2_reg(0),
      R => '0'
    );
\pixIn_read_reg_667_pp0_iter2_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \pixIn_read_reg_667_pp0_iter1_reg_reg[1]_srl2_n_5\,
      Q => pixIn_read_reg_667_pp0_iter2_reg(1),
      R => '0'
    );
\pixIn_read_reg_667_pp0_iter2_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \pixIn_read_reg_667_pp0_iter1_reg_reg[2]_srl2_n_5\,
      Q => pixIn_read_reg_667_pp0_iter2_reg(2),
      R => '0'
    );
\pixIn_read_reg_667_pp0_iter2_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \pixIn_read_reg_667_pp0_iter1_reg_reg[3]_srl2_n_5\,
      Q => pixIn_read_reg_667_pp0_iter2_reg(3),
      R => '0'
    );
\pixIn_read_reg_667_pp0_iter2_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \pixIn_read_reg_667_pp0_iter1_reg_reg[4]_srl2_n_5\,
      Q => pixIn_read_reg_667_pp0_iter2_reg(4),
      R => '0'
    );
\pixIn_read_reg_667_pp0_iter2_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \pixIn_read_reg_667_pp0_iter1_reg_reg[5]_srl2_n_5\,
      Q => pixIn_read_reg_667_pp0_iter2_reg(5),
      R => '0'
    );
\pixIn_read_reg_667_pp0_iter2_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \pixIn_read_reg_667_pp0_iter1_reg_reg[6]_srl2_n_5\,
      Q => pixIn_read_reg_667_pp0_iter2_reg(6),
      R => '0'
    );
\pixIn_read_reg_667_pp0_iter2_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \pixIn_read_reg_667_pp0_iter1_reg_reg[7]_srl2_n_5\,
      Q => pixIn_read_reg_667_pp0_iter2_reg(7),
      R => '0'
    );
\vDir[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DD20FF20"
    )
        port map (
      I0 => ap_condition_192,
      I1 => \boxHCoord[15]_i_2_n_5\,
      I2 => icmp_ln1856_fu_307_p2,
      I3 => \vDir_reg_n_5_[0]\,
      I4 => icmp_ln1861_fu_329_p2,
      O => \vDir[0]_i_1_n_5\
    );
\vDir_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \vDir[0]_i_1_n_5\,
      Q => \vDir_reg_n_5_[0]\,
      R => '0'
    );
vMax_fu_222_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => vMax_fu_222_p2_carry_n_5,
      CO(6) => vMax_fu_222_p2_carry_n_6,
      CO(5) => vMax_fu_222_p2_carry_n_7,
      CO(4) => vMax_fu_222_p2_carry_n_8,
      CO(3) => vMax_fu_222_p2_carry_n_9,
      CO(2) => vMax_fu_222_p2_carry_n_10,
      CO(1) => vMax_fu_222_p2_carry_n_11,
      CO(0) => vMax_fu_222_p2_carry_n_12,
      DI(7 downto 0) => icmp_ln1856_fu_307_p2_carry_i_12(7 downto 0),
      O(7 downto 0) => vMax_fu_222_p20_out(7 downto 0),
      S(7 downto 0) => icmp_ln1856_fu_307_p2_carry_i_16_0(7 downto 0)
    );
\vMax_fu_222_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => vMax_fu_222_p2_carry_n_5,
      CI_TOP => '0',
      CO(7) => \NLW_vMax_fu_222_p2_carry__0_CO_UNCONNECTED\(7),
      CO(6) => \vMax_fu_222_p2_carry__0_n_6\,
      CO(5) => \vMax_fu_222_p2_carry__0_n_7\,
      CO(4) => \vMax_fu_222_p2_carry__0_n_8\,
      CO(3) => \vMax_fu_222_p2_carry__0_n_9\,
      CO(2) => \vMax_fu_222_p2_carry__0_n_10\,
      CO(1) => \vMax_fu_222_p2_carry__0_n_11\,
      CO(0) => \vMax_fu_222_p2_carry__0_n_12\,
      DI(7) => '0',
      DI(6 downto 0) => icmp_ln1856_fu_307_p2_carry_i_12(14 downto 8),
      O(7 downto 0) => \^int_height_reg[14]\(7 downto 0),
      S(7 downto 0) => icmp_ln1856_fu_307_p2_carry_i_12_0(7 downto 0)
    );
\x_read_reg_627_pp0_iter1_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => x_read_reg_627(10),
      Q => x_read_reg_627_pp0_iter1_reg(10),
      R => '0'
    );
\x_read_reg_627_pp0_iter1_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => x_read_reg_627(11),
      Q => x_read_reg_627_pp0_iter1_reg(11),
      R => '0'
    );
\x_read_reg_627_pp0_iter1_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => x_read_reg_627(12),
      Q => x_read_reg_627_pp0_iter1_reg(12),
      R => '0'
    );
\x_read_reg_627_pp0_iter1_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => x_read_reg_627(13),
      Q => x_read_reg_627_pp0_iter1_reg(13),
      R => '0'
    );
\x_read_reg_627_pp0_iter1_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => x_read_reg_627(14),
      Q => x_read_reg_627_pp0_iter1_reg(14),
      R => '0'
    );
\x_read_reg_627_pp0_iter1_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => x_read_reg_627(15),
      Q => x_read_reg_627_pp0_iter1_reg(15),
      R => '0'
    );
\x_read_reg_627_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => x_read_reg_627(1),
      Q => x_read_reg_627_pp0_iter1_reg(1),
      R => '0'
    );
\x_read_reg_627_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => x_read_reg_627(2),
      Q => x_read_reg_627_pp0_iter1_reg(2),
      R => '0'
    );
\x_read_reg_627_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => x_read_reg_627(3),
      Q => x_read_reg_627_pp0_iter1_reg(3),
      R => '0'
    );
\x_read_reg_627_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => x_read_reg_627(4),
      Q => x_read_reg_627_pp0_iter1_reg(4),
      R => '0'
    );
\x_read_reg_627_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => x_read_reg_627(5),
      Q => x_read_reg_627_pp0_iter1_reg(5),
      R => '0'
    );
\x_read_reg_627_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => x_read_reg_627(6),
      Q => x_read_reg_627_pp0_iter1_reg(6),
      R => '0'
    );
\x_read_reg_627_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => x_read_reg_627(7),
      Q => x_read_reg_627_pp0_iter1_reg(7),
      R => '0'
    );
\x_read_reg_627_pp0_iter1_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => x_read_reg_627(8),
      Q => x_read_reg_627_pp0_iter1_reg(8),
      R => '0'
    );
\x_read_reg_627_pp0_iter1_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => x_read_reg_627(9),
      Q => x_read_reg_627_pp0_iter1_reg(9),
      R => '0'
    );
\x_read_reg_627_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \x_read_reg_627_reg[15]_0\(9),
      Q => x_read_reg_627(10),
      R => '0'
    );
\x_read_reg_627_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \x_read_reg_627_reg[15]_0\(10),
      Q => x_read_reg_627(11),
      R => '0'
    );
\x_read_reg_627_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \x_read_reg_627_reg[15]_0\(11),
      Q => x_read_reg_627(12),
      R => '0'
    );
\x_read_reg_627_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \x_read_reg_627_reg[15]_0\(12),
      Q => x_read_reg_627(13),
      R => '0'
    );
\x_read_reg_627_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \x_read_reg_627_reg[15]_0\(13),
      Q => x_read_reg_627(14),
      R => '0'
    );
\x_read_reg_627_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \x_read_reg_627_reg[15]_0\(14),
      Q => x_read_reg_627(15),
      R => '0'
    );
\x_read_reg_627_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \x_read_reg_627_reg[15]_0\(0),
      Q => x_read_reg_627(1),
      R => '0'
    );
\x_read_reg_627_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \x_read_reg_627_reg[15]_0\(1),
      Q => x_read_reg_627(2),
      R => '0'
    );
\x_read_reg_627_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \x_read_reg_627_reg[15]_0\(2),
      Q => x_read_reg_627(3),
      R => '0'
    );
\x_read_reg_627_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \x_read_reg_627_reg[15]_0\(3),
      Q => x_read_reg_627(4),
      R => '0'
    );
\x_read_reg_627_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \x_read_reg_627_reg[15]_0\(4),
      Q => x_read_reg_627(5),
      R => '0'
    );
\x_read_reg_627_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \x_read_reg_627_reg[15]_0\(5),
      Q => x_read_reg_627(6),
      R => '0'
    );
\x_read_reg_627_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \x_read_reg_627_reg[15]_0\(6),
      Q => x_read_reg_627(7),
      R => '0'
    );
\x_read_reg_627_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \x_read_reg_627_reg[15]_0\(7),
      Q => x_read_reg_627(8),
      R => '0'
    );
\x_read_reg_627_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \x_read_reg_627_reg[15]_0\(8),
      Q => x_read_reg_627(9),
      R => '0'
    );
\y_read_reg_635_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => y_read_reg_635(0),
      Q => y_read_reg_635_pp0_iter1_reg(0),
      R => '0'
    );
\y_read_reg_635_pp0_iter1_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => y_read_reg_635(10),
      Q => y_read_reg_635_pp0_iter1_reg(10),
      R => '0'
    );
\y_read_reg_635_pp0_iter1_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => y_read_reg_635(11),
      Q => y_read_reg_635_pp0_iter1_reg(11),
      R => '0'
    );
\y_read_reg_635_pp0_iter1_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => y_read_reg_635(12),
      Q => y_read_reg_635_pp0_iter1_reg(12),
      R => '0'
    );
\y_read_reg_635_pp0_iter1_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => y_read_reg_635(13),
      Q => y_read_reg_635_pp0_iter1_reg(13),
      R => '0'
    );
\y_read_reg_635_pp0_iter1_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => y_read_reg_635(14),
      Q => y_read_reg_635_pp0_iter1_reg(14),
      R => '0'
    );
\y_read_reg_635_pp0_iter1_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => y_read_reg_635(15),
      Q => y_read_reg_635_pp0_iter1_reg(15),
      R => '0'
    );
\y_read_reg_635_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => y_read_reg_635(1),
      Q => y_read_reg_635_pp0_iter1_reg(1),
      R => '0'
    );
\y_read_reg_635_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => y_read_reg_635(2),
      Q => y_read_reg_635_pp0_iter1_reg(2),
      R => '0'
    );
\y_read_reg_635_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => y_read_reg_635(3),
      Q => y_read_reg_635_pp0_iter1_reg(3),
      R => '0'
    );
\y_read_reg_635_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => y_read_reg_635(4),
      Q => y_read_reg_635_pp0_iter1_reg(4),
      R => '0'
    );
\y_read_reg_635_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => y_read_reg_635(5),
      Q => y_read_reg_635_pp0_iter1_reg(5),
      R => '0'
    );
\y_read_reg_635_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => y_read_reg_635(6),
      Q => y_read_reg_635_pp0_iter1_reg(6),
      R => '0'
    );
\y_read_reg_635_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => y_read_reg_635(7),
      Q => y_read_reg_635_pp0_iter1_reg(7),
      R => '0'
    );
\y_read_reg_635_pp0_iter1_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => y_read_reg_635(8),
      Q => y_read_reg_635_pp0_iter1_reg(8),
      R => '0'
    );
\y_read_reg_635_pp0_iter1_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => y_read_reg_635(9),
      Q => y_read_reg_635_pp0_iter1_reg(9),
      R => '0'
    );
\y_read_reg_635_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \y_read_reg_635_reg[15]_0\(0),
      Q => y_read_reg_635(0),
      R => '0'
    );
\y_read_reg_635_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \y_read_reg_635_reg[15]_0\(10),
      Q => y_read_reg_635(10),
      R => '0'
    );
\y_read_reg_635_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \y_read_reg_635_reg[15]_0\(11),
      Q => y_read_reg_635(11),
      R => '0'
    );
\y_read_reg_635_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \y_read_reg_635_reg[15]_0\(12),
      Q => y_read_reg_635(12),
      R => '0'
    );
\y_read_reg_635_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \y_read_reg_635_reg[15]_0\(13),
      Q => y_read_reg_635(13),
      R => '0'
    );
\y_read_reg_635_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \y_read_reg_635_reg[15]_0\(14),
      Q => y_read_reg_635(14),
      R => '0'
    );
\y_read_reg_635_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \y_read_reg_635_reg[15]_0\(15),
      Q => y_read_reg_635(15),
      R => '0'
    );
\y_read_reg_635_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \y_read_reg_635_reg[15]_0\(1),
      Q => y_read_reg_635(1),
      R => '0'
    );
\y_read_reg_635_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \y_read_reg_635_reg[15]_0\(2),
      Q => y_read_reg_635(2),
      R => '0'
    );
\y_read_reg_635_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \y_read_reg_635_reg[15]_0\(3),
      Q => y_read_reg_635(3),
      R => '0'
    );
\y_read_reg_635_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \y_read_reg_635_reg[15]_0\(4),
      Q => y_read_reg_635(4),
      R => '0'
    );
\y_read_reg_635_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \y_read_reg_635_reg[15]_0\(5),
      Q => y_read_reg_635(5),
      R => '0'
    );
\y_read_reg_635_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \y_read_reg_635_reg[15]_0\(6),
      Q => y_read_reg_635(6),
      R => '0'
    );
\y_read_reg_635_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \y_read_reg_635_reg[15]_0\(7),
      Q => y_read_reg_635(7),
      R => '0'
    );
\y_read_reg_635_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \y_read_reg_635_reg[15]_0\(8),
      Q => y_read_reg_635(8),
      R => '0'
    );
\y_read_reg_635_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \y_read_reg_635_reg[15]_0\(9),
      Q => y_read_reg_635(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_u16_ROM_AUTO_1R is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q1_reg[5]_0\ : out STD_LOGIC;
    q1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[5]_0\ : out STD_LOGIC;
    q0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_2\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_3\ : in STD_LOGIC;
    outpix_val_V_52_reg_4334_pp0_iter12_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_4\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_5\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_6\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    \q1_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_u16_ROM_AUTO_1R;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_u16_ROM_AUTO_1R is
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[3]_i_2_n_5\ : STD_LOGIC;
  signal \^q0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^q1_reg[5]_0\ : STD_LOGIC;
  signal tpgBarSelYuv_u_q1 : STD_LOGIC_VECTOR ( 5 to 5 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_5\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[3]_i_4\ : label is "soft_lutpair473";
begin
  q0(1 downto 0) <= \^q0\(1 downto 0);
  \q1_reg[5]_0\ <= \^q1_reg[5]_0\;
\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE000000AEAEAEAE"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[3]_i_2_n_5\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_0\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_1\(0),
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_2\,
      I5 => \^q1_reg[5]_0\,
      O => D(0)
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8FFF8F8"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_3\,
      I1 => outpix_val_V_52_reg_4334_pp0_iter12_reg(0),
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_4\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_2\,
      I4 => tpgBarSelYuv_u_q1(5),
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_5\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[3]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_6\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_2\,
      I2 => tpgBarSelYuv_u_q1(5),
      O => \^q1_reg[5]_0\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0131"
    )
        port map (
      I0 => \^q0\(0),
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_6\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_2\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3]\(0),
      O => \q0_reg[5]_0\
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[7]_0\(0),
      Q => \^q0\(0),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[7]_0\(1),
      Q => \^q0\(1),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q1_reg[7]_0\(0),
      Q => tpgBarSelYuv_u_q1(5),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q1_reg[7]_0\(1),
      Q => q1(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_u16_ROM_AUTO_1R_22 is
  port (
    \p_0_4_0_0_0250381_lcssa398_fu_226_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \p_0_1_0_0_0244375_lcssa389_fu_214_reg[7]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \outpix_val_V_55_reg_4344_pp0_iter12_reg_reg[5]__0\ : out STD_LOGIC;
    \q1_reg[5]_0\ : out STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7]_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_2\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1]_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_4\ : in STD_LOGIC;
    outpix_val_V_55_reg_4344_pp0_iter12_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    outpix_val_V_52_reg_4334_pp0_iter12_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[3]_i_2\ : in STD_LOGIC;
    \q1_reg[5]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    \q1_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_u16_ROM_AUTO_1R_22 : entity is "design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_u16_ROM_AUTO_1R";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_u16_ROM_AUTO_1R_22;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_u16_ROM_AUTO_1R_22 is
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[1]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[1]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[7]_i_2_n_5\ : STD_LOGIC;
  signal grp_tpgPatternTartanColorBars_fu_1413_ap_return_1 : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal grp_tpgPatternTartanColorBars_fu_1413_ap_return_4 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \^q0_reg[5]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \q0_reg[5]_0\(0) <= \^q0_reg[5]_0\(0);
\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE000000AEAEAEAE"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[1]_i_2_n_5\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1]\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1]_0\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_1\(0),
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]\,
      O => \p_0_1_0_0_0244375_lcssa389_fu_214_reg[7]\(0)
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD5D5D5"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1]_0\,
      I1 => grp_tpgPatternTartanColorBars_fu_1413_ap_return_1(5),
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1]_1\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_4\,
      I4 => outpix_val_V_52_reg_4334_pp0_iter12_reg(0),
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[1]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_tpgPatternTartanColorBars_fu_1413_ap_return_1(5),
      I1 => E(0),
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[3]_i_2\,
      O => \q1_reg[5]_0\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAE00AE00AE00AE"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_2_n_5\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1]\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]_0\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_1\(1),
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]\,
      O => \p_0_1_0_0_0244375_lcssa389_fu_214_reg[7]\(1)
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F8F8F"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_4\,
      I1 => outpix_val_V_52_reg_4334_pp0_iter12_reg(1),
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1]_0\,
      I3 => grp_tpgPatternTartanColorBars_fu_1413_ap_return_1(5),
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1]_1\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F444FFFFF444"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_2_n_5\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_2\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_1\(2),
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_0\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_3\(0),
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]\,
      O => \p_0_1_0_0_0244375_lcssa389_fu_214_reg[7]\(2)
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F4FFF4F"
    )
        port map (
      I0 => outpix_val_V_52_reg_4334_pp0_iter12_reg(2),
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_4\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1]_0\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1]_1\,
      I4 => grp_tpgPatternTartanColorBars_fu_1413_ap_return_1(7),
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE0EEEEEEE000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[1]_i_2_n_5\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1]\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7]\(0),
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1]_0\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7]_0\(0),
      O => \p_0_4_0_0_0250381_lcssa398_fu_226_reg[7]\(0)
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD5D5D5"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1]_0\,
      I1 => \^q0_reg[5]_0\(0),
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1]_1\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_4\,
      I4 => outpix_val_V_55_reg_4344_pp0_iter12_reg(0),
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[1]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_4\,
      I1 => outpix_val_V_55_reg_4344_pp0_iter12_reg(1),
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1]_1\,
      I3 => \^q0_reg[5]_0\(0),
      O => \outpix_val_V_55_reg_4344_pp0_iter12_reg_reg[5]__0\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F444FFFFF444"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[7]_i_2_n_5\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7]_1\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7]\(1),
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_0\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7]_0\(1),
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]\,
      O => \p_0_4_0_0_0250381_lcssa398_fu_226_reg[7]\(1)
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F4FFF4F"
    )
        port map (
      I0 => outpix_val_V_55_reg_4344_pp0_iter12_reg(2),
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_4\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1]_0\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1]_1\,
      I4 => grp_tpgPatternTartanColorBars_fu_1413_ap_return_4(7),
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[7]_i_2_n_5\
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[5]_1\(0),
      D => D(0),
      Q => \^q0_reg[5]_0\(0),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[5]_1\(0),
      D => D(1),
      Q => grp_tpgPatternTartanColorBars_fu_1413_ap_return_4(7),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[5]_1\(0),
      D => \q1_reg[7]_0\(0),
      Q => grp_tpgPatternTartanColorBars_fu_1413_ap_return_1(5),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[5]_1\(0),
      D => \q1_reg[7]_0\(1),
      Q => grp_tpgPatternTartanColorBars_fu_1413_ap_return_1(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_v18_ROM_AUTO_1R is
  port (
    \q1_reg[6]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[4]_0\ : out STD_LOGIC;
    \q0_reg[4]_1\ : out STD_LOGIC;
    \q0_reg[6]_1\ : out STD_LOGIC;
    \q0_reg[0]_0\ : out STD_LOGIC;
    \q0_reg[0]_1\ : out STD_LOGIC;
    \p_0_5_0_0_0252383_lcssa401_fu_230_reg[3]\ : out STD_LOGIC;
    \p_0_5_0_0_0252383_lcssa401_fu_230_reg[5]\ : out STD_LOGIC;
    \q0_reg[7]_0\ : out STD_LOGIC;
    \q0_reg[6]_2\ : out STD_LOGIC;
    \q0_reg[6]_3\ : out STD_LOGIC;
    \q1_reg[0]_0\ : out STD_LOGIC;
    \p_0_1_0_0_0244375_lcssa389_fu_214_reg[4]\ : out STD_LOGIC;
    \q1_reg[6]_1\ : out STD_LOGIC;
    \q1_reg[7]_0\ : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q1_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q1_reg[6]_2\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[6]_4\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[0]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q1_reg[7]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_v18_ROM_AUTO_1R;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_v18_ROM_AUTO_1R is
  signal \q0[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \q0[7]_i_1__8_n_5\ : STD_LOGIC;
  signal \^q0_reg[6]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \q1[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \q1[7]_i_1__0__0_n_5\ : STD_LOGIC;
  signal \^q1_reg[6]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tpgBarSelYuv_v_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tpgBarSelYuv_v_q1 : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[4]_i_5\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[5]_i_4\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[0]_i_4\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[2]_i_3\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_4\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[0]_i_4\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[3]_i_4\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[5]_i_5\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \q0[4]_i_1__0\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \q0[7]_i_1__8\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \q1[4]_i_1__0\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \q1[7]_i_1__0__0\ : label is "soft_lutpair479";
begin
  \q0_reg[6]_0\(0) <= \^q0_reg[6]_0\(0);
  \q1_reg[6]_0\(2 downto 0) <= \^q1_reg[6]_0\(2 downto 0);
\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2]\,
      I1 => \^q1_reg[6]_0\(0),
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[0]\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4]\(0),
      O => \q1_reg[0]_0\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"202F"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[0]\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4]\(1),
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2]\,
      I3 => \^q1_reg[6]_0\(2),
      O => \p_0_1_0_0_0244375_lcssa389_fu_214_reg[4]\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2]\,
      I2 => \^q1_reg[6]_0\(2),
      O => \q1_reg[6]_1\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2]\,
      I1 => tpgBarSelYuv_v_q1(7),
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[0]\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]\(0),
      O => \q1_reg[7]_0\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2]\,
      I1 => tpgBarSelYuv_v_q0(0),
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[0]\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]\(0),
      O => \q0_reg[0]_0\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0131"
    )
        port map (
      I0 => \^q0_reg[6]_0\(0),
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2]\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]\(1),
      O => \q0_reg[6]_2\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444F4444444444"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2]\,
      I1 => \^q0_reg[6]_0\(0),
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]_0\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]_1\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]\(2),
      O => \q0_reg[6]_1\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0131"
    )
        port map (
      I0 => \^q0_reg[6]_0\(0),
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2]\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]\(3),
      O => \q0_reg[6]_3\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2]\,
      I1 => tpgBarSelYuv_v_q0(0),
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[0]\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]\(0),
      O => \q0_reg[0]_1\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444F4444444444"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2]\,
      I1 => tpgBarSelYuv_v_q0(4),
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]_0\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]_1\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]\(1),
      O => \q0_reg[4]_0\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"202F"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[0]\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]\(2),
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2]\,
      I3 => \^q0_reg[6]_0\(0),
      O => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[3]\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444F4444444444"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2]\,
      I1 => tpgBarSelYuv_v_q0(4),
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]_0\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]_1\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]\(3),
      O => \q0_reg[4]_1\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"202F"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[0]\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]\(4),
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2]\,
      I3 => \^q0_reg[6]_0\(0),
      O => \p_0_5_0_0_0252383_lcssa401_fu_230_reg[5]\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2]\,
      I1 => tpgBarSelYuv_v_q0(7),
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[0]\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]\(5),
      O => \q0_reg[7]_0\
    );
\q0[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \q0_reg[7]_1\(0),
      I1 => \q0_reg[7]_1\(1),
      I2 => \q0_reg[7]_1\(2),
      O => \q0[4]_i_1__0_n_5\
    );
\q0[7]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D5"
    )
        port map (
      I0 => \q0_reg[7]_1\(1),
      I1 => \q0_reg[7]_1\(0),
      I2 => \q0_reg[7]_1\(2),
      O => \q0[7]_i_1__8_n_5\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[0]_2\,
      Q => tpgBarSelYuv_v_q0(0),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1__0_n_5\,
      Q => tpgBarSelYuv_v_q0(4),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[6]_4\,
      Q => \^q0_reg[6]_0\(0),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[7]_i_1__8_n_5\,
      Q => tpgBarSelYuv_v_q0(7),
      R => '0'
    );
\q1[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \q1_reg[7]_1\(0),
      I1 => \q1_reg[7]_1\(1),
      I2 => \q1_reg[7]_1\(2),
      O => \q1[4]_i_1__0_n_5\
    );
\q1[7]_i_1__0__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D5"
    )
        port map (
      I0 => \q1_reg[7]_1\(1),
      I1 => \q1_reg[7]_1\(0),
      I2 => \q1_reg[7]_1\(2),
      O => \q1[7]_i_1__0__0_n_5\
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q1_reg[0]_1\,
      Q => \^q1_reg[6]_0\(0),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q1[4]_i_1__0_n_5\,
      Q => \^q1_reg[6]_0\(1),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q1_reg[6]_2\,
      Q => \^q1_reg[6]_0\(2),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q1[7]_i_1__0__0_n_5\,
      Q => tpgBarSelYuv_v_q1(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_v18_ROM_AUTO_1R_23 is
  port (
    \q1_reg[6]_0\ : out STD_LOGIC;
    \q0_reg[6]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \q1_reg[7]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gSerie_V_reg[22]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[4]_0\ : out STD_LOGIC;
    \tmp_21_reg_4434_reg[0]\ : out STD_LOGIC;
    \q0_reg[6]_1\ : out STD_LOGIC;
    \q0_reg[6]_2\ : out STD_LOGIC;
    \q1_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q1_reg[4]_0\ : out STD_LOGIC;
    \q1_reg[6]_1\ : out STD_LOGIC;
    \q1_reg[6]_2\ : out STD_LOGIC;
    \q1_reg[6]_3\ : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q1_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q1_reg[6]_4\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[6]_3\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3]_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]_2\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[6]\ : in STD_LOGIC;
    tpgBarSelYuv_v_q0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_2\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_3\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[1]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[2]\ : in STD_LOGIC;
    tpgBarSelYuv_v_q1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[3]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0]_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[0]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[0]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[0]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[0]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]\ : in STD_LOGIC;
    outpix_val_V_55_reg_4344_pp0_iter12_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_21_reg_4434 : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[6]_1\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_2\ : in STD_LOGIC;
    tmp_15_reg_4424 : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    outpix_val_V_52_reg_4334_pp0_iter12_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q1_reg[7]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_v18_ROM_AUTO_1R_23 : entity is "design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_v18_ROM_AUTO_1R";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_v18_ROM_AUTO_1R_23;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_v18_ROM_AUTO_1R_23 is
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[0]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[0]_i_3_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[1]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[3]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[5]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[0]_i_3_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[0]_i_3_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[3]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[5]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[6]_i_2_n_5\ : STD_LOGIC;
  signal grp_tpgPatternTartanColorBars_fu_1413_ap_return_2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_tpgPatternTartanColorBars_fu_1413_ap_return_5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q0_reg[6]_0\ : STD_LOGIC;
  signal \^q1_reg[6]_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[0]_i_2\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[2]_i_3\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[6]_i_3\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[0]_i_3\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[4]_i_3\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[1]_i_3\ : label is "soft_lutpair423";
begin
  \q0_reg[6]_0\ <= \^q0_reg[6]_0\;
  \q1_reg[6]_0\ <= \^q1_reg[6]_0\;
\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBBAB0000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[0]_i_2_n_5\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_0\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_1\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_2\,
      O => \q1_reg[0]_0\(0)
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_tpgPatternTartanColorBars_fu_1413_ap_return_2(0),
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[0]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]\,
      I1 => \^q1_reg[6]_0\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]\,
      I3 => outpix_val_V_52_reg_4334_pp0_iter12_reg(0),
      O => \q1_reg[6]_2\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]\,
      I1 => \^q1_reg[6]_0\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]\,
      I3 => outpix_val_V_52_reg_4334_pp0_iter12_reg(1),
      O => \q1_reg[6]_1\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0DDF0DDFFFFF000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0]_1\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[0]_i_3_n_5\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]\(0),
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0]_0\,
      I4 => tpgBarSelYuv_v_q1(0),
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0]\,
      O => \q1_reg[7]_0\(0)
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0E0E0"
    )
        port map (
      I0 => tmp_15_reg_4424,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_0\(0),
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]\,
      I4 => grp_tpgPatternTartanColorBars_fu_1413_ap_return_2(0),
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[0]_i_3_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE000000AEAEAEAE"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[1]_i_2_n_5\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3]\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[1]\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]\(1),
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0]\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]_0\,
      O => \q1_reg[7]_0\(1)
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD5D5D5D5D5"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0\,
      I1 => \^q1_reg[6]_0\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]\,
      I3 => tmp_15_reg_4424,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_0\(1),
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[1]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE000E0EEE0EEE0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_2_n_5\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[2]\,
      I2 => tpgBarSelYuv_v_q1(1),
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]\(2),
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0]_0\,
      O => \q1_reg[7]_0\(2)
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE0FFE0FFE0FF"
    )
        port map (
      I0 => tmp_15_reg_4424,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_0\(2),
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0\,
      I4 => grp_tpgPatternTartanColorBars_fu_1413_ap_return_2(4),
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE000000AEAEAEAE"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[3]_i_2_n_5\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3]\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[3]\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]\(3),
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0]\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]_0\,
      O => \q1_reg[7]_0\(3)
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD5D5D5D5D5"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0\,
      I1 => \^q1_reg[6]_0\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]\,
      I3 => tmp_15_reg_4424,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_0\(3),
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[3]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF88888"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]\,
      I1 => grp_tpgPatternTartanColorBars_fu_1413_ap_return_2(4),
      I2 => tmp_15_reg_4424,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_0\(4),
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]\,
      O => \q1_reg[4]_0\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAE00AE00AE00AE"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[5]_i_2_n_5\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3]\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]_1\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]_0\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]\(4),
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0]\,
      O => \q1_reg[7]_0\(4)
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE0FFE0FFE0FF"
    )
        port map (
      I0 => tmp_15_reg_4424,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_0\(5),
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0\,
      I4 => \^q1_reg[6]_0\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[5]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF88888"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]\,
      I1 => \^q1_reg[6]_0\,
      I2 => tmp_15_reg_4424,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_0\(6),
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]\,
      O => \q1_reg[6]_3\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80B08080"
    )
        port map (
      I0 => grp_tpgPatternTartanColorBars_fu_1413_ap_return_2(7),
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]_0\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]_1\,
      O => \q1_reg[7]_0\(5)
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF200"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3]\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[0]_i_3_n_5\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[0]_0\,
      O => \gSerie_V_reg[22]\(0)
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]\,
      I1 => outpix_val_V_55_reg_4344_pp0_iter12_reg(0),
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]\,
      I3 => grp_tpgPatternTartanColorBars_fu_1413_ap_return_5(0),
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[0]_i_3_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q0_reg[6]_0\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]\,
      O => \q0_reg[6]_2\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF200"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3]\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[0]_i_3_n_5\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[0]_0\,
      O => D(0)
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0E0E0"
    )
        port map (
      I0 => tmp_21_reg_4434,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[6]_1\(0),
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]\,
      I4 => grp_tpgPatternTartanColorBars_fu_1413_ap_return_5(0),
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[0]_i_3_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF88888"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]\,
      I1 => \^q0_reg[6]_0\,
      I2 => tmp_21_reg_4434,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[6]_1\(1),
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]\,
      O => \q0_reg[6]_1\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF88888"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]\,
      I1 => grp_tpgPatternTartanColorBars_fu_1413_ap_return_5(4),
      I2 => tmp_21_reg_4434,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[6]_1\(2),
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]\,
      O => \q0_reg[4]_0\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EAEEEAEA"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[3]_i_2_n_5\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3]\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3]_0\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]_0\(0),
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3]_1\,
      O => D(1)
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD5D5D5D5D5"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0\,
      I1 => \^q0_reg[6]_0\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]\,
      I3 => tmp_21_reg_4434,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[6]_1\(3),
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[3]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0E0E0"
    )
        port map (
      I0 => tmp_21_reg_4434,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[6]_1\(4),
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]\,
      I4 => grp_tpgPatternTartanColorBars_fu_1413_ap_return_5(4),
      O => \tmp_21_reg_4434_reg[0]\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EAEEEAEA"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[5]_i_2_n_5\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3]\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]_1\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]_0\(1),
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]_2\,
      O => D(2)
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD5D5D5D5D5"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0\,
      I1 => \^q0_reg[6]_0\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]\,
      I3 => tmp_21_reg_4434,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[6]_1\(5),
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[5]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE000E0EEE0EEE0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[6]_i_2_n_5\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[6]\,
      I2 => tpgBarSelYuv_v_q0(0),
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[6]_0\(0),
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0]_0\,
      O => D(3)
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE0FFE0FFE0FF"
    )
        port map (
      I0 => tmp_21_reg_4434,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[6]_1\(6),
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0\,
      I4 => \^q0_reg[6]_0\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[6]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80B08080"
    )
        port map (
      I0 => grp_tpgPatternTartanColorBars_fu_1413_ap_return_5(7),
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_1\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_2\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_3\,
      O => D(4)
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[0]_0\,
      Q => grp_tpgPatternTartanColorBars_fu_1413_ap_return_5(0),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[7]_0\(0),
      Q => grp_tpgPatternTartanColorBars_fu_1413_ap_return_5(4),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[6]_3\,
      Q => \^q0_reg[6]_0\,
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[7]_0\(1),
      Q => grp_tpgPatternTartanColorBars_fu_1413_ap_return_5(7),
      R => '0'
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q1_reg[0]_1\,
      Q => grp_tpgPatternTartanColorBars_fu_1413_ap_return_2(0),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q1_reg[7]_1\(0),
      Q => grp_tpgPatternTartanColorBars_fu_1413_ap_return_2(4),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q1_reg[6]_4\,
      Q => \^q1_reg[6]_0\,
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q1_reg[7]_1\(1),
      Q => grp_tpgPatternTartanColorBars_fu_1413_ap_return_2(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_y20_ROM_AUTO_1R is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    q0 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \q1_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    q1 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_2\ : in STD_LOGIC;
    \q1_reg[0]_0\ : in STD_LOGIC;
    \q1_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q1_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC
  );
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_y20_ROM_AUTO_1R;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_y20_ROM_AUTO_1R is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \q0[0]_i_1__5_n_5\ : STD_LOGIC;
  signal \q0[1]_i_1_n_5\ : STD_LOGIC;
  signal \q0[2]_i_1__2_n_5\ : STD_LOGIC;
  signal \q0[3]_i_1_n_5\ : STD_LOGIC;
  signal \q0[4]_i_1_n_5\ : STD_LOGIC;
  signal \q0[5]_i_1__6_n_5\ : STD_LOGIC;
  signal \q0[6]_i_1__5_n_5\ : STD_LOGIC;
  signal \q0[7]_i_2_n_5\ : STD_LOGIC;
  signal \q1[0]_i_1__5_n_5\ : STD_LOGIC;
  signal \q1[1]_i_1_n_5\ : STD_LOGIC;
  signal \q1[2]_i_1__2_n_5\ : STD_LOGIC;
  signal \q1[3]_i_1_n_5\ : STD_LOGIC;
  signal \q1[4]_i_1_n_5\ : STD_LOGIC;
  signal \q1[5]_i_1__6_n_5\ : STD_LOGIC;
  signal \q1[6]_i_1__5_n_5\ : STD_LOGIC;
  signal \q1[7]_i_1__0_n_5\ : STD_LOGIC;
  signal tpgBarSelYuv_y_q0 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tpgBarSelYuv_y_q1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[0]_i_1__5\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \q0[1]_i_1\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \q0[2]_i_1__2\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \q0[3]_i_1\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \q0[4]_i_1\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \q0[5]_i_1__6\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \q1[0]_i_1__5\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \q1[1]_i_1\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \q1[2]_i_1__2\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \q1[3]_i_1\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \q1[4]_i_1\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \q1[5]_i_1__6\ : label is "soft_lutpair485";
begin
  E(0) <= \^e\(0);
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0ACAFACAFACAFACA"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_1\(0),
      I1 => tpgBarSelYuv_y_q1(0),
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_0\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_0\,
      O => \q1_reg[3]_0\(0)
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FAAAACCCCEEEE"
    )
        port map (
      I0 => tpgBarSelYuv_y_q1(3),
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_1\(1),
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_1\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_2\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_0\,
      O => \q1_reg[3]_0\(1)
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F044F0FFFF00F0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0\,
      I2 => tpgBarSelYuv_y_q0(7),
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_1\(2),
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_0\,
      O => D(0)
    );
\q0[0]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5B"
    )
        port map (
      I0 => \q0_reg[2]_0\(2),
      I1 => \q0_reg[2]_0\(1),
      I2 => \q0_reg[2]_0\(0),
      O => \q0[0]_i_1__5_n_5\
    );
\q0[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \q0_reg[2]_0\(2),
      I1 => \q0_reg[2]_0\(0),
      O => \q0[1]_i_1_n_5\
    );
\q0[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \q0_reg[2]_0\(1),
      I1 => \q0_reg[2]_0\(0),
      I2 => \q0_reg[2]_0\(2),
      O => \q0[2]_i_1__2_n_5\
    );
\q0[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \q0_reg[2]_0\(2),
      I1 => \q0_reg[2]_0\(1),
      I2 => \q0_reg[2]_0\(0),
      O => \q0[3]_i_1_n_5\
    );
\q0[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \q0_reg[2]_0\(1),
      I1 => \q0_reg[2]_0\(2),
      I2 => \q0_reg[2]_0\(0),
      O => \q0[4]_i_1_n_5\
    );
\q0[5]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => \q0_reg[2]_0\(2),
      I1 => \q0_reg[2]_0\(1),
      I2 => \q0_reg[2]_0\(0),
      O => \q0[5]_i_1__6_n_5\
    );
\q0[6]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \q0_reg[2]_0\(1),
      O => \q0[6]_i_1__5_n_5\
    );
\q0[7]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q1_reg[0]_0\,
      I1 => \q1_reg[0]_1\,
      O => \^e\(0)
    );
\q0[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \q0_reg[2]_0\(2),
      O => \q0[7]_i_2_n_5\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[0]_i_1__5_n_5\,
      Q => q0(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[1]_i_1_n_5\,
      Q => q0(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[2]_i_1__2_n_5\,
      Q => q0(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[3]_i_1_n_5\,
      Q => q0(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[4]_i_1_n_5\,
      Q => q0(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[5]_i_1__6_n_5\,
      Q => q0(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[6]_i_1__5_n_5\,
      Q => q0(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[7]_i_2_n_5\,
      Q => tpgBarSelYuv_y_q0(7),
      R => '0'
    );
\q1[0]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5B"
    )
        port map (
      I0 => \q1_reg[2]_0\(2),
      I1 => \q1_reg[2]_0\(1),
      I2 => \q1_reg[2]_0\(0),
      O => \q1[0]_i_1__5_n_5\
    );
\q1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \q1_reg[2]_0\(2),
      I1 => \q1_reg[2]_0\(0),
      O => \q1[1]_i_1_n_5\
    );
\q1[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \q1_reg[2]_0\(1),
      I1 => \q1_reg[2]_0\(0),
      I2 => \q1_reg[2]_0\(2),
      O => \q1[2]_i_1__2_n_5\
    );
\q1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \q1_reg[2]_0\(2),
      I1 => \q1_reg[2]_0\(1),
      I2 => \q1_reg[2]_0\(0),
      O => \q1[3]_i_1_n_5\
    );
\q1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \q1_reg[2]_0\(1),
      I1 => \q1_reg[2]_0\(2),
      I2 => \q1_reg[2]_0\(0),
      O => \q1[4]_i_1_n_5\
    );
\q1[5]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => \q1_reg[2]_0\(2),
      I1 => \q1_reg[2]_0\(1),
      I2 => \q1_reg[2]_0\(0),
      O => \q1[5]_i_1__6_n_5\
    );
\q1[6]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \q1_reg[2]_0\(1),
      O => \q1[6]_i_1__5_n_5\
    );
\q1[7]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \q1_reg[2]_0\(2),
      O => \q1[7]_i_1__0_n_5\
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q1[0]_i_1__5_n_5\,
      Q => tpgBarSelYuv_y_q1(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q1[1]_i_1_n_5\,
      Q => q1(0),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q1[2]_i_1__2_n_5\,
      Q => q1(1),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q1[3]_i_1_n_5\,
      Q => tpgBarSelYuv_y_q1(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q1[4]_i_1_n_5\,
      Q => q1(2),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q1[5]_i_1__6_n_5\,
      Q => q1(3),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q1[6]_i_1__5_n_5\,
      Q => q1(4),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q1[7]_i_1__0_n_5\,
      Q => q1(5),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_y20_ROM_AUTO_1R_24 is
  port (
    \p_0_0_0_0_0242373_lcssa386_fu_210_reg[0]\ : out STD_LOGIC;
    \p_0_0_0_0_0242373_lcssa386_fu_210_reg[3]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q1_reg[7]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_2\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_2\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    \q1_reg[0]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    \q1_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_y20_ROM_AUTO_1R_24 : entity is "design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_y20_ROM_AUTO_1R";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_y20_ROM_AUTO_1R_24;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_y20_ROM_AUTO_1R_24 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_tpgPatternTartanColorBars_fu_1413_ap_return_0 : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  E(0) <= \^e\(0);
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000DDDDDDD0DDD"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]\(0),
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_0\,
      I3 => grp_tpgPatternTartanColorBars_fu_1413_ap_return_0(0),
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_1\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_2\,
      O => \p_0_0_0_0_0242373_lcssa386_fu_210_reg[0]\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000DDD0DDD0DDD"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]\(1),
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_0\,
      I2 => grp_tpgPatternTartanColorBars_fu_1413_ap_return_0(3),
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_0\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_1\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_2\,
      O => \p_0_0_0_0_0242373_lcssa386_fu_210_reg[3]\
    );
\q0[7]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => \q1_reg[0]_0\,
      O => \^e\(0)
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(0),
      Q => \q0_reg[7]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(1),
      Q => \q0_reg[7]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(2),
      Q => \q0_reg[7]_0\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(3),
      Q => \q0_reg[7]_0\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(4),
      Q => \q0_reg[7]_0\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(5),
      Q => \q0_reg[7]_0\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(6),
      Q => \q0_reg[7]_0\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(7),
      Q => \q0_reg[7]_0\(7),
      R => '0'
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q1_reg[7]_1\(0),
      Q => grp_tpgPatternTartanColorBars_fu_1413_ap_return_0(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q1_reg[7]_1\(1),
      Q => \q1_reg[7]_0\(0),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q1_reg[7]_1\(2),
      Q => \q1_reg[7]_0\(1),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q1_reg[7]_1\(3),
      Q => grp_tpgPatternTartanColorBars_fu_1413_ap_return_0(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q1_reg[7]_1\(4),
      Q => \q1_reg[7]_0\(2),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q1_reg[7]_1\(5),
      Q => \q1_reg[7]_0\(3),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q1_reg[7]_1\(6),
      Q => \q1_reg[7]_0\(4),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q1_reg[7]_1\(7),
      Q => \q1_reg[7]_0\(5),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_y20_ROM_AUTO_1R_25 is
  port (
    grp_tpgPatternCheckerBoard_fu_1385_ap_return_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_tpgPatternCheckerBoard_fu_1385_ap_return_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    tpgCheckerBoardArray_q0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    tpgCheckerBoardArray_q1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_y20_ROM_AUTO_1R_25 : entity is "design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_y20_ROM_AUTO_1R";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_y20_ROM_AUTO_1R_25;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_y20_ROM_AUTO_1R_25 is
  signal \q0[7]_i_1__5_n_5\ : STD_LOGIC;
begin
\q0[7]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => \q0_reg[7]_0\,
      O => \q0[7]_i_1__5_n_5\
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0[7]_i_1__5_n_5\,
      D => tpgCheckerBoardArray_q0(0),
      Q => grp_tpgPatternCheckerBoard_fu_1385_ap_return_3(0),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0[7]_i_1__5_n_5\,
      D => tpgCheckerBoardArray_q1(0),
      Q => grp_tpgPatternCheckerBoard_fu_1385_ap_return_0(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgCheckerBoardArray_ROM_AUTO_1R is
  port (
    tpgCheckerBoardArray_q0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    tpgCheckerBoardArray_q1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[0]_inv_0\ : in STD_LOGIC;
    \q0_reg[0]_inv_1\ : in STD_LOGIC;
    hBarSel_1_3_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_inv_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln1336_reg_594 : in STD_LOGIC;
    \q1_reg[0]_inv_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    vBarSel_2_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    hBarSel_0_3_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q1_reg[0]_inv_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgCheckerBoardArray_ROM_AUTO_1R;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgCheckerBoardArray_ROM_AUTO_1R is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \g0_b0__0_n_5\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  attribute inverted : string;
  attribute inverted of \q0_reg[0]_inv\ : label is "yes";
  attribute inverted of \q1_reg[0]_inv\ : label is "yes";
begin
  E(0) <= \^e\(0);
g0_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6F9F609F606F6F6"
    )
        port map (
      I0 => hBarSel_1_3_reg(0),
      I1 => \q0_reg[0]_inv_2\(0),
      I2 => icmp_ln1336_reg_594,
      I3 => \q1_reg[0]_inv_0\,
      I4 => CO(0),
      I5 => vBarSel_2_reg(0),
      O => p_0_out
    );
\g0_b0__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6F9F609F606F6F6"
    )
        port map (
      I0 => hBarSel_0_3_reg(0),
      I1 => \q1_reg[0]_inv_1\(0),
      I2 => icmp_ln1336_reg_594,
      I3 => \q1_reg[0]_inv_0\,
      I4 => CO(0),
      I5 => vBarSel_2_reg(0),
      O => \g0_b0__0_n_5\
    );
\q0_reg[0]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => p_0_out,
      Q => tpgCheckerBoardArray_q0(0),
      R => '0'
    );
\q1_reg[0]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \g0_b0__0_n_5\,
      Q => tpgCheckerBoardArray_q1(0),
      R => '0'
    );
\xCount_V_1[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q0_reg[0]_inv_0\,
      I1 => \q0_reg[0]_inv_1\,
      O => \^e\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarArray_ROM_AUTO_1R is
  port (
    \q0_reg[1]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q1_reg[1]_0\ : out STD_LOGIC;
    \q1_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : out STD_LOGIC;
    \q1_reg[0]_1\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q1_reg[1]_1\ : out STD_LOGIC;
    \q0_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[1]_1\ : out STD_LOGIC;
    \q1_reg[1]_2\ : out STD_LOGIC;
    \q0_reg[1]_2\ : out STD_LOGIC;
    \q1_reg[0]_2\ : out STD_LOGIC;
    \q1_reg[1]_3\ : out STD_LOGIC;
    \q0_reg[0]_1\ : out STD_LOGIC;
    \q0_reg[1]_3\ : out STD_LOGIC;
    \q0_reg[1]_4\ : out STD_LOGIC;
    \q1_reg[0]_3\ : out STD_LOGIC;
    \q0_reg[0]_2\ : out STD_LOGIC;
    \q1_reg[1]_4\ : out STD_LOGIC;
    \q0_reg[0]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \q1_reg[0]_4\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \q1_reg[0]_5\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \q1_reg[2]_0\ : out STD_LOGIC;
    \q0_reg[0]_4\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[2]_1\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_1 : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_2 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \xCount_V_5_reg[5]\ : out STD_LOGIC;
    \x_4_reg_4018_pp0_iter10_reg_reg[15]\ : out STD_LOGIC;
    \xCount_V_4_reg[5]\ : out STD_LOGIC;
    \yCount_V_1_reg[4]\ : out STD_LOGIC;
    \trunc_ln518_reg_1186_reg[1]\ : out STD_LOGIC;
    \q0_reg[1]_5\ : out STD_LOGIC;
    \q0_reg[2]_2\ : out STD_LOGIC;
    \q1_reg[1]_5\ : out STD_LOGIC;
    \q1_reg[2]_1\ : out STD_LOGIC;
    \q0_reg[2]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q1_reg[2]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \q1_reg[0]_6\ : in STD_LOGIC;
    \q1_reg[0]_7\ : in STD_LOGIC;
    \q1_reg[2]_3\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[2]_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    vBarSel_1 : in STD_LOGIC;
    \q0_reg[1]_6\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \q0_reg[1]_7\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \yCount_V_1_reg[0]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    trunc_ln518_reg_1186 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \yCount_V_1_reg[0]_0\ : in STD_LOGIC;
    \yCount_V_1[5]_i_7_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \yCount_V_1[5]_i_4_0\ : in STD_LOGIC;
    \yCount_V_1[5]_i_4_1\ : in STD_LOGIC;
    \yCount_V_1[5]_i_4_2\ : in STD_LOGIC;
    \yCount_V_1[5]_i_4_3\ : in STD_LOGIC;
    \q1_reg[1]_6\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarArray_ROM_AUTO_1R;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarArray_ROM_AUTO_1R is
  signal DPtpgBarArray_address0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal DPtpgBarArray_address1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal DPtpgBarArray_q0 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal DPtpgBarArray_q1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_phi_mux_vBarSel_3_loc_2_phi_fu_268_p8 : STD_LOGIC;
  signal \q0[1]_i_1__1_n_5\ : STD_LOGIC;
  signal \q0[2]_i_2_n_5\ : STD_LOGIC;
  signal \q0[2]_i_6_n_5\ : STD_LOGIC;
  signal \q0[2]_i_7_n_5\ : STD_LOGIC;
  signal \q0[2]_i_8_n_5\ : STD_LOGIC;
  signal \q1[1]_i_1__1_n_5\ : STD_LOGIC;
  signal \q1[2]_i_1_n_5\ : STD_LOGIC;
  signal \^q1_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^trunc_ln518_reg_1186_reg[1]\ : STD_LOGIC;
  signal \^xcount_v_4_reg[5]\ : STD_LOGIC;
  signal \^xcount_v_5_reg[5]\ : STD_LOGIC;
  signal \^x_4_reg_4018_pp0_iter10_reg_reg[15]\ : STD_LOGIC;
  signal \yCount_V_1[5]_i_6_n_5\ : STD_LOGIC;
  signal \yCount_V_1[5]_i_7_n_5\ : STD_LOGIC;
  signal \yCount_V_1[5]_i_8_n_5\ : STD_LOGIC;
  signal \^ycount_v_1_reg[4]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[0]_i_1__2\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \q0[0]_i_1__3\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \q0[0]_i_1__4\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \q0[1]_i_1__1\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \q0[1]_i_1__2\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \q0[1]_i_1__3\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \q0[2]_i_1__0\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \q0[3]_i_1__1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \q0[3]_i_1__2\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \q0[3]_i_1__3\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \q0[3]_i_1__4\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \q0[4]_i_1__3\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \q0[4]_i_1__4\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \q0[4]_i_1__5\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \q0[4]_i_1__6\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \q0[4]_i_1__7\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \q0[5]_i_1__2\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \q0[5]_i_1__3\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \q0[5]_i_1__4\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \q0[5]_i_1__5\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \q0[6]_i_1__2\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \q0[6]_i_1__3\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \q0[6]_i_1__4\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \q0[7]_i_1__3\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \q0[7]_i_1__7\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \q0[7]_i_2__1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \q1[0]_i_1__2\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \q1[0]_i_1__3\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \q1[0]_i_1__4\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \q1[1]_i_1__1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \q1[1]_i_1__2\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \q1[1]_i_1__3\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \q1[2]_i_1__0\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \q1[3]_i_1__1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \q1[3]_i_1__2\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \q1[3]_i_1__3\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \q1[3]_i_1__4\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \q1[4]_i_1__3\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \q1[4]_i_1__4\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \q1[4]_i_1__5\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \q1[4]_i_1__6\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \q1[4]_i_1__7\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \q1[5]_i_1__2\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \q1[5]_i_1__3\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \q1[5]_i_1__4\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \q1[5]_i_1__5\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \q1[6]_i_1__2\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \q1[6]_i_1__3\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \q1[6]_i_2\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \q1[7]_i_1__5\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \q1[7]_i_1__6\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \q1[7]_i_2\ : label is "soft_lutpair406";
begin
  E(0) <= \^e\(0);
  Q(0) <= \^q\(0);
  \q1_reg[0]_0\(0) <= \^q1_reg[0]_0\(0);
  \trunc_ln518_reg_1186_reg[1]\ <= \^trunc_ln518_reg_1186_reg[1]\;
  \xCount_V_4_reg[5]\ <= \^xcount_v_4_reg[5]\;
  \xCount_V_5_reg[5]\ <= \^xcount_v_5_reg[5]\;
  \x_4_reg_4018_pp0_iter10_reg_reg[15]\ <= \^x_4_reg_4018_pp0_iter10_reg_reg[15]\;
  \yCount_V_1_reg[4]\ <= \^ycount_v_1_reg[4]\;
\q0[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => DPtpgBarArray_q0(1),
      I1 => DPtpgBarArray_q0(2),
      I2 => \^q\(0),
      O => \q0_reg[0]_4\(0)
    );
\q0[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => \^xcount_v_4_reg[5]\,
      I1 => \^x_4_reg_4018_pp0_iter10_reg_reg[15]\,
      I2 => \q0_reg[2]_4\(0),
      O => DPtpgBarArray_address0(0)
    );
\q0[0]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => DPtpgBarArray_q0(1),
      I1 => \^q\(0),
      I2 => DPtpgBarArray_q0(2),
      O => \q0_reg[0]_3\(0)
    );
\q0[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB74888"
    )
        port map (
      I0 => \q0_reg[2]_4\(1),
      I1 => \^x_4_reg_4018_pp0_iter10_reg_reg[15]\,
      I2 => \^xcount_v_4_reg[5]\,
      I3 => \q0_reg[2]_4\(0),
      I4 => ap_phi_mux_vBarSel_3_loc_2_phi_fu_268_p8,
      O => \q0[1]_i_1__1_n_5\
    );
\q0[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => DPtpgBarArray_q0(1),
      I1 => DPtpgBarArray_q0(2),
      I2 => \^q\(0),
      O => \q0_reg[0]_3\(1)
    );
\q0[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => DPtpgBarArray_q0(2),
      O => \q0_reg[0]_2\
    );
\q0[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q1_reg[0]_7\,
      I1 => \q1_reg[0]_6\,
      O => \^e\(0)
    );
\q0[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DPtpgBarArray_q0(1),
      I1 => DPtpgBarArray_q0(2),
      O => \q0_reg[1]_3\
    );
\q0[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF8F5F7F70F08000"
    )
        port map (
      I0 => \q0_reg[2]_4\(1),
      I1 => \q0_reg[2]_4\(0),
      I2 => \^x_4_reg_4018_pp0_iter10_reg_reg[15]\,
      I3 => \^xcount_v_4_reg[5]\,
      I4 => \q0_reg[2]_4\(2),
      I5 => ap_phi_mux_vBarSel_3_loc_2_phi_fu_268_p8,
      O => \q0[2]_i_2_n_5\
    );
\q0[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \q0[2]_i_6_n_5\,
      I1 => \q0[2]_i_7_n_5\,
      I2 => \q0_reg[1]_6\(14),
      I3 => \q0_reg[1]_6\(13),
      I4 => \q0_reg[1]_6\(0),
      I5 => \q0[2]_i_8_n_5\,
      O => \^x_4_reg_4018_pp0_iter10_reg_reg[15]\
    );
\q0[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \q0_reg[1]_7\(4),
      I1 => \q0_reg[1]_7\(2),
      I2 => \q0_reg[1]_7\(0),
      I3 => \q0_reg[1]_7\(1),
      I4 => \q0_reg[1]_7\(3),
      O => \^xcount_v_4_reg[5]\
    );
\q0[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C988"
    )
        port map (
      I0 => \^x_4_reg_4018_pp0_iter10_reg_reg[15]\,
      I1 => vBarSel_1,
      I2 => \^ycount_v_1_reg[4]\,
      I3 => \^trunc_ln518_reg_1186_reg[1]\,
      O => ap_phi_mux_vBarSel_3_loc_2_phi_fu_268_p8
    );
\q0[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \q0_reg[1]_6\(6),
      I1 => \q0_reg[1]_6\(5),
      I2 => \q0_reg[1]_6\(8),
      I3 => \q0_reg[1]_6\(7),
      O => \q0[2]_i_6_n_5\
    );
\q0[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \q0_reg[1]_6\(2),
      I1 => \q0_reg[1]_6\(1),
      I2 => \q0_reg[1]_6\(4),
      I3 => \q0_reg[1]_6\(3),
      O => \q0[2]_i_7_n_5\
    );
\q0[2]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \q0_reg[1]_6\(10),
      I1 => \q0_reg[1]_6\(9),
      I2 => \q0_reg[1]_6\(12),
      I3 => \q0_reg[1]_6\(11),
      O => \q0[2]_i_8_n_5\
    );
\q0[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => DPtpgBarArray_q0(2),
      O => \q0_reg[2]_3\(0)
    );
\q0[3]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => DPtpgBarArray_q0(1),
      I1 => DPtpgBarArray_q0(2),
      O => \q0_reg[1]_4\
    );
\q0[3]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => DPtpgBarArray_q0(1),
      I1 => DPtpgBarArray_q0(2),
      O => \q0_reg[0]_4\(1)
    );
\q0[3]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \q1_reg[0]_6\,
      I2 => DPtpgBarArray_q0(2),
      O => ap_enable_reg_pp0_iter1_reg_1
    );
\q0[4]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => DPtpgBarArray_q0(1),
      I1 => DPtpgBarArray_q0(2),
      I2 => \^q\(0),
      O => \q0_reg[1]_0\
    );
\q0[4]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \^q\(0),
      I1 => DPtpgBarArray_q0(2),
      I2 => DPtpgBarArray_q0(1),
      O => \q0_reg[0]_4\(2)
    );
\q0[4]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \^q\(0),
      I1 => DPtpgBarArray_q0(1),
      I2 => DPtpgBarArray_q0(2),
      O => \q0_reg[0]_0\
    );
\q0[4]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6C"
    )
        port map (
      I0 => DPtpgBarArray_q0(2),
      I1 => DPtpgBarArray_q0(1),
      I2 => \^q\(0),
      O => \q0_reg[2]_3\(1)
    );
\q0[4]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(0),
      I1 => DPtpgBarArray_q0(2),
      I2 => DPtpgBarArray_q0(1),
      O => \q0_reg[2]_0\(0)
    );
\q0[5]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \q0_reg[0]_3\(2)
    );
\q0[5]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6B"
    )
        port map (
      I0 => DPtpgBarArray_q0(1),
      I1 => DPtpgBarArray_q0(2),
      I2 => \^q\(0),
      O => \q0_reg[0]_4\(3)
    );
\q0[5]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => DPtpgBarArray_q0(2),
      I1 => \^q\(0),
      I2 => DPtpgBarArray_q0(1),
      O => \q0_reg[2]_0\(1)
    );
\q0[5]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \^q\(0),
      I1 => DPtpgBarArray_q0(2),
      I2 => DPtpgBarArray_q0(1),
      O => \q0_reg[0]_1\
    );
\q0[6]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DPtpgBarArray_q0(1),
      O => \q0_reg[1]_5\
    );
\q0[6]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => \^q\(0),
      I1 => DPtpgBarArray_q0(2),
      I2 => DPtpgBarArray_q0(1),
      O => \q0_reg[0]_4\(4)
    );
\q0[6]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => DPtpgBarArray_q0(1),
      I1 => \^q\(0),
      O => \q0_reg[1]_2\
    );
\q0[7]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DPtpgBarArray_q0(2),
      O => \q0_reg[2]_2\
    );
\q0[7]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D5"
    )
        port map (
      I0 => DPtpgBarArray_q0(1),
      I1 => \^q\(0),
      I2 => DPtpgBarArray_q0(2),
      O => \q0_reg[1]_1\
    );
\q0[7]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \q1_reg[0]_6\,
      I2 => \^q\(0),
      O => ap_enable_reg_pp0_iter1_reg_2
    );
\q0[7]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DPtpgBarArray_q0(2),
      I1 => DPtpgBarArray_q0(1),
      O => \q0_reg[2]_1\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => DPtpgBarArray_address0(0),
      Q => \^q\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[1]_i_1__1_n_5\,
      Q => DPtpgBarArray_q0(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[2]_i_2_n_5\,
      Q => DPtpgBarArray_q0(2),
      R => '0'
    );
\q1[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => DPtpgBarArray_q1(1),
      I1 => DPtpgBarArray_q1(2),
      I2 => \^q1_reg[0]_0\(0),
      O => \q1_reg[0]_5\(0)
    );
\q1[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => \^xcount_v_5_reg[5]\,
      I1 => \^x_4_reg_4018_pp0_iter10_reg_reg[15]\,
      I2 => \q1_reg[2]_3\(0),
      O => DPtpgBarArray_address1(0)
    );
\q1[0]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => DPtpgBarArray_q1(1),
      I1 => \^q1_reg[0]_0\(0),
      I2 => DPtpgBarArray_q1(2),
      O => \q1_reg[0]_4\(0)
    );
\q1[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB74888"
    )
        port map (
      I0 => \q1_reg[2]_3\(1),
      I1 => \^x_4_reg_4018_pp0_iter10_reg_reg[15]\,
      I2 => \^xcount_v_5_reg[5]\,
      I3 => \q1_reg[2]_3\(0),
      I4 => ap_phi_mux_vBarSel_3_loc_2_phi_fu_268_p8,
      O => \q1[1]_i_1__1_n_5\
    );
\q1[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => DPtpgBarArray_q1(1),
      I1 => DPtpgBarArray_q1(2),
      I2 => \^q1_reg[0]_0\(0),
      O => \q1_reg[0]_4\(1)
    );
\q1[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q1_reg[0]_0\(0),
      I1 => DPtpgBarArray_q1(2),
      O => \q1_reg[0]_3\
    );
\q1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF8F5F7F70F08000"
    )
        port map (
      I0 => \q1_reg[2]_3\(1),
      I1 => \q1_reg[2]_3\(0),
      I2 => \^x_4_reg_4018_pp0_iter10_reg_reg[15]\,
      I3 => \^xcount_v_5_reg[5]\,
      I4 => \q1_reg[2]_3\(2),
      I5 => ap_phi_mux_vBarSel_3_loc_2_phi_fu_268_p8,
      O => \q1[2]_i_1_n_5\
    );
\q1[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DPtpgBarArray_q1(1),
      I1 => DPtpgBarArray_q1(2),
      O => \q1_reg[1]_3\
    );
\q1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \q1_reg[1]_6\(4),
      I1 => \q1_reg[1]_6\(2),
      I2 => \q1_reg[1]_6\(0),
      I3 => \q1_reg[1]_6\(1),
      I4 => \q1_reg[1]_6\(3),
      O => \^xcount_v_5_reg[5]\
    );
\q1[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q1_reg[0]_0\(0),
      I1 => DPtpgBarArray_q1(2),
      O => \q1_reg[2]_2\(0)
    );
\q1[3]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => DPtpgBarArray_q1(1),
      I1 => DPtpgBarArray_q1(2),
      O => \q1_reg[1]_4\
    );
\q1[3]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => DPtpgBarArray_q1(1),
      I1 => DPtpgBarArray_q1(2),
      O => \q1_reg[0]_5\(1)
    );
\q1[3]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \q1_reg[0]_6\,
      I2 => DPtpgBarArray_q1(2),
      O => ap_enable_reg_pp0_iter1_reg
    );
\q1[4]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => DPtpgBarArray_q1(1),
      I1 => DPtpgBarArray_q1(2),
      I2 => \^q1_reg[0]_0\(0),
      O => \q1_reg[1]_0\
    );
\q1[4]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \^q1_reg[0]_0\(0),
      I1 => DPtpgBarArray_q1(2),
      I2 => DPtpgBarArray_q1(1),
      O => \q1_reg[0]_5\(2)
    );
\q1[4]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \^q1_reg[0]_0\(0),
      I1 => DPtpgBarArray_q1(1),
      I2 => DPtpgBarArray_q1(2),
      O => \q1_reg[0]_1\
    );
\q1[4]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6C"
    )
        port map (
      I0 => DPtpgBarArray_q1(2),
      I1 => DPtpgBarArray_q1(1),
      I2 => \^q1_reg[0]_0\(0),
      O => \q1_reg[2]_2\(1)
    );
\q1[4]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q1_reg[0]_0\(0),
      I1 => DPtpgBarArray_q1(2),
      I2 => DPtpgBarArray_q1(1),
      O => D(0)
    );
\q1[5]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q1_reg[0]_0\(0),
      O => \q1_reg[0]_4\(2)
    );
\q1[5]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6B"
    )
        port map (
      I0 => DPtpgBarArray_q1(1),
      I1 => DPtpgBarArray_q1(2),
      I2 => \^q1_reg[0]_0\(0),
      O => \q1_reg[0]_5\(3)
    );
\q1[5]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => DPtpgBarArray_q1(2),
      I1 => \^q1_reg[0]_0\(0),
      I2 => DPtpgBarArray_q1(1),
      O => D(1)
    );
\q1[5]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \^q1_reg[0]_0\(0),
      I1 => DPtpgBarArray_q1(2),
      I2 => DPtpgBarArray_q1(1),
      O => \q1_reg[0]_2\
    );
\q1[6]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DPtpgBarArray_q1(1),
      O => \q1_reg[1]_5\
    );
\q1[6]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => DPtpgBarArray_q1(1),
      I1 => \^q1_reg[0]_0\(0),
      O => \q1_reg[1]_2\
    );
\q1[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => \^q1_reg[0]_0\(0),
      I1 => DPtpgBarArray_q1(2),
      I2 => DPtpgBarArray_q1(1),
      O => \q1_reg[0]_5\(4)
    );
\q1[7]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DPtpgBarArray_q1(2),
      O => \q1_reg[2]_1\
    );
\q1[7]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D5"
    )
        port map (
      I0 => DPtpgBarArray_q1(1),
      I1 => \^q1_reg[0]_0\(0),
      I2 => DPtpgBarArray_q1(2),
      O => \q1_reg[1]_1\
    );
\q1[7]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \q1_reg[0]_6\,
      I2 => \^q1_reg[0]_0\(0),
      O => ap_enable_reg_pp0_iter1_reg_0
    );
\q1[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DPtpgBarArray_q1(2),
      I1 => DPtpgBarArray_q1(1),
      O => \q1_reg[2]_0\
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => DPtpgBarArray_address1(0),
      Q => \^q1_reg[0]_0\(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q1[1]_i_1__1_n_5\,
      Q => DPtpgBarArray_q1(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q1[2]_i_1_n_5\,
      Q => DPtpgBarArray_q1(2),
      R => '0'
    );
\yCount_V_1[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \yCount_V_1[5]_i_6_n_5\,
      I1 => trunc_ln518_reg_1186(1),
      I2 => trunc_ln518_reg_1186(0),
      I3 => \yCount_V_1_reg[0]_0\,
      I4 => trunc_ln518_reg_1186(2),
      I5 => \yCount_V_1[5]_i_7_n_5\,
      O => \^trunc_ln518_reg_1186_reg[1]\
    );
\yCount_V_1[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \yCount_V_1_reg[0]\(4),
      I1 => \yCount_V_1_reg[0]\(2),
      I2 => \yCount_V_1_reg[0]\(0),
      I3 => \yCount_V_1_reg[0]\(1),
      I4 => \yCount_V_1_reg[0]\(3),
      I5 => \yCount_V_1_reg[0]\(5),
      O => \^ycount_v_1_reg[4]\
    );
\yCount_V_1[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \yCount_V_1[5]_i_4_0\,
      I1 => \yCount_V_1[5]_i_4_1\,
      I2 => \yCount_V_1[5]_i_4_2\,
      I3 => \yCount_V_1[5]_i_4_3\,
      O => \yCount_V_1[5]_i_6_n_5\
    );
\yCount_V_1[5]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \yCount_V_1[5]_i_7_0\(2),
      I1 => \yCount_V_1[5]_i_7_0\(3),
      I2 => \yCount_V_1[5]_i_7_0\(0),
      I3 => \yCount_V_1[5]_i_7_0\(1),
      I4 => \yCount_V_1[5]_i_8_n_5\,
      O => \yCount_V_1[5]_i_7_n_5\
    );
\yCount_V_1[5]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \yCount_V_1[5]_i_7_0\(5),
      I1 => \yCount_V_1[5]_i_7_0\(4),
      I2 => \yCount_V_1[5]_i_7_0\(7),
      I3 => \yCount_V_1[5]_i_7_0\(6),
      O => \yCount_V_1[5]_i_8_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_u_ROM_AUTO_1R is
  port (
    \q1_reg[3]_0\ : out STD_LOGIC;
    \q0_reg[3]_0\ : out STD_LOGIC;
    \p_0_4_0_0_0250381_lcssa398_fu_226_reg[5]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gSerie_V_reg[24]\ : out STD_LOGIC;
    \outpix_val_V_52_reg_4334_pp0_iter12_reg_reg[4]__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gSerie_V_reg[26]\ : out STD_LOGIC;
    \q1_reg[3]_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q1_reg[3]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[3]_1\ : in STD_LOGIC;
    \q0_reg[3]_2\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4]\ : in STD_LOGIC;
    outpix_val_V_55_reg_4344_pp0_iter12_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3]_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]_2\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[4]_i_2_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_4_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_4_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[3]_i_3_0\ : in STD_LOGIC;
    cmp106_fu_386_p2 : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[4]_i_2_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5]_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5]_3\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[5]_i_2_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[3]_i_3_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[3]_i_3_1\ : in STD_LOGIC;
    outpix_val_V_52_reg_4334_pp0_iter12_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4]_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4]_2\ : in STD_LOGIC;
    ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[4]_i_4_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]_3\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_4_2\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]_2\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5]_4\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[5]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_u_ROM_AUTO_1R;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_u_ROM_AUTO_1R is
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[3]_i_5_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[4]_i_4_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[4]_i_6_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_7_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[3]_i_3_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[3]_i_5_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[4]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[4]_i_5_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[5]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[5]_i_4_n_5\ : STD_LOGIC;
  signal \^q0_reg[3]_0\ : STD_LOGIC;
  signal \q0_reg_n_5_[4]\ : STD_LOGIC;
  signal \q0_reg_n_5_[5]\ : STD_LOGIC;
  signal \^q1_reg[3]_0\ : STD_LOGIC;
  signal \q1_reg_n_5_[4]\ : STD_LOGIC;
  signal \q1_reg_n_5_[5]\ : STD_LOGIC;
begin
  \q0_reg[3]_0\ <= \^q0_reg[3]_0\;
  \q1_reg[3]_0\ <= \^q1_reg[3]_0\;
\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDD00000DDD"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]\(0),
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]_0\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[3]_i_5_n_5\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]_1\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]_2\,
      O => \gSerie_V_reg[24]\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEA2AEA2AEAEA2A2"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[3]_i_3_0\(0),
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_4_0\(0),
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_4_1\,
      I3 => \^q1_reg[3]_0\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[3]_i_3_1\,
      I5 => cmp106_fu_386_p2,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[3]_i_5_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8F8FFF8"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4]\,
      I1 => outpix_val_V_52_reg_4334_pp0_iter12_reg(0),
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4]_0\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3]_0\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[4]_i_4_n_5\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4]_1\,
      O => \outpix_val_V_52_reg_4334_pp0_iter12_reg_reg[4]__0\(0)
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDD00000DDD"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]\(1),
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]_0\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[4]_i_6_n_5\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]_1\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4]_2\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]_2\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[4]_i_4_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEA2AEA2AEAEA2A2"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117(0),
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_4_0\(0),
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_4_1\,
      I3 => \q1_reg_n_5_[4]\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[4]_i_4_0\,
      I5 => cmp106_fu_386_p2,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[4]_i_6_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDD00000DDD"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]\(2),
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]_0\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_7_n_5\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]_1\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]_3\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]_2\,
      O => \gSerie_V_reg[26]\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEA2AEA2AEAEA2A2"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[3]_i_3_0\(0),
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_4_0\(0),
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_4_1\,
      I3 => \q1_reg_n_5_[5]\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_4_2\,
      I5 => cmp106_fu_386_p2,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_7_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8F8FFF8"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4]\,
      I1 => outpix_val_V_55_reg_4344_pp0_iter12_reg(0),
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3]\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3]_0\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[3]_i_3_n_5\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3]_1\,
      O => \p_0_4_0_0_0250381_lcssa398_fu_226_reg[5]\(0)
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDD00000DDD"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]\(1),
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]_0\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[3]_i_5_n_5\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]_1\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]_2\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[3]_i_3_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEA2AEA2AEAEA2A2"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[4]_i_2_0\(0),
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_4_0\(0),
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_4_1\,
      I3 => \^q0_reg[3]_0\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[3]_i_3_0\,
      I5 => cmp106_fu_386_p2,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[3]_i_5_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF2F2F2"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[4]_i_2_n_5\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]_0\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4]\,
      I4 => outpix_val_V_55_reg_4344_pp0_iter12_reg(1),
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]_1\,
      O => \p_0_4_0_0_0250381_lcssa398_fu_226_reg[5]\(1)
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABBB0000FFFFFFFF"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]_2\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4]_2\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]_1\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[4]_i_5_n_5\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]_2\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3]_0\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[4]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEA2AEA2AEAEA2A2"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[4]_i_2_0\(1),
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_4_0\(0),
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_4_1\,
      I3 => \q0_reg_n_5_[4]\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[4]_i_2_1\,
      I5 => cmp106_fu_386_p2,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[4]_i_5_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0DDF0DDFFFFF000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[5]_i_2_n_5\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5]\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5]_0\(0),
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5]_1\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5]_2\(0),
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5]_3\,
      O => \p_0_4_0_0_0250381_lcssa398_fu_226_reg[5]\(2)
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABBB0000FFFFFFFF"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]_2\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]_3\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]_1\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[5]_i_4_n_5\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5]_4\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3]_0\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[5]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEA2AEA2AEAEA2A2"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[4]_i_2_0\(0),
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_4_0\(0),
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_4_1\,
      I3 => \q0_reg_n_5_[5]\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[5]_i_2_0\,
      I5 => cmp106_fu_386_p2,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[5]_i_4_n_5\
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[3]_2\,
      Q => \^q0_reg[3]_0\,
      R => \q0_reg[3]_1\
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[5]_0\(0),
      Q => \q0_reg_n_5_[4]\,
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[5]_0\(1),
      Q => \q0_reg_n_5_[5]\,
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q1_reg[3]_2\,
      Q => \^q1_reg[3]_0\,
      R => \q1_reg[3]_1\
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \q1_reg_n_5_[4]\,
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \q1_reg_n_5_[5]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_v_ROM_AUTO_1R is
  port (
    \q0_reg[4]_0\ : out STD_LOGIC;
    \q1_reg[5]_0\ : out STD_LOGIC;
    \q0_reg[5]_0\ : out STD_LOGIC;
    \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln320_reg_4408_reg[3]\ : out STD_LOGIC;
    \trunc_ln320_reg_4408_reg[5]\ : out STD_LOGIC;
    \bSerie_V_reg[23]\ : out STD_LOGIC;
    \bSerie_V_reg[24]\ : out STD_LOGIC;
    \p_0_2_0_0_0246377_lcssa392_fu_218_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bSerie_V_reg[26]\ : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q1_reg[4]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[4]_1\ : in STD_LOGIC;
    \q1_reg[5]_1\ : in STD_LOGIC;
    \q0_reg[5]_1\ : in STD_LOGIC;
    \q0_reg[3]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q1_reg[3]_0\ : in STD_LOGIC;
    \q1_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    cmp106_fu_386_p2 : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[5]_i_3_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2]_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2]_2\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]\ : in STD_LOGIC;
    trunc_ln320_reg_4408 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]\ : in STD_LOGIC;
    ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[2]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[3]\ : in STD_LOGIC;
    ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_3_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_3_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[4]_i_2_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[4]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[4]_1\ : in STD_LOGIC;
    tpgBarSelYuv_v_q1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[4]_2\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]_2\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[5]_i_3_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[2]_i_2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_3_2\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[4]_3\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[4]_4\ : in STD_LOGIC
  );
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_v_ROM_AUTO_1R;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_v_ROM_AUTO_1R is
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_5_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[3]_i_4_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[4]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[4]_i_5_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[5]_i_5_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[2]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[2]_i_5_n_5\ : STD_LOGIC;
  signal grp_tpgPatternDPColorSquare_fu_1441_ap_return_5 : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal \^q0_reg[5]_0\ : STD_LOGIC;
  signal \q0_reg_n_5_[3]\ : STD_LOGIC;
  signal \^q1_reg[5]_0\ : STD_LOGIC;
  signal \q1_reg_n_5_[3]\ : STD_LOGIC;
  signal \q1_reg_n_5_[4]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[3]_i_5\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[5]_i_8\ : label is "soft_lutpair414";
begin
  \q0_reg[5]_0\ <= \^q0_reg[5]_0\;
  \q1_reg[5]_0\ <= \^q1_reg[5]_0\;
\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80AA808080AA80AA"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2]_0\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]_0\(0),
      I2 => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[2]\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_5_n_5\,
      O => \bSerie_V_reg[23]\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5700F7FF"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_3_2\,
      I1 => \q1_reg_n_5_[3]\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_3_1\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_3_0\(0),
      I4 => ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117(0),
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_5_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF07FF07FF07"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[3]_i_4_n_5\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]_1\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[3]\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]\,
      I4 => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]_0\(1),
      O => \bSerie_V_reg[24]\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEA2AEA2AEAEA2A2"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117(1),
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_3_0\(0),
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_3_1\,
      I3 => \q1_reg_n_5_[3]\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[4]_i_2_0\(0),
      I5 => cmp106_fu_386_p2,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[3]_i_4_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0DDF0DDFFFFF000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[4]_i_2_n_5\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[4]\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[4]_0\(0),
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[4]_1\,
      I4 => tpgBarSelYuv_v_q1(0),
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[4]_2\,
      O => \p_0_2_0_0_0246377_lcssa392_fu_218_reg[4]\(0)
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABBB0000FFFFFFFF"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[4]_3\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]_1\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[4]_i_5_n_5\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[4]_4\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2]_0\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[4]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEA2AEA2AEAEA2A2"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117(0),
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_3_0\(0),
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_3_1\,
      I3 => \q1_reg_n_5_[4]\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[4]_i_2_0\(1),
      I5 => cmp106_fu_386_p2,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[4]_i_5_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF07FF07FF07"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[5]_i_5_n_5\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]_1\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]_2\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]\,
      I4 => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]_0\(2),
      O => \bSerie_V_reg[26]\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEA2AEA2AEAEA2A2"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117(1),
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_3_0\(0),
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_3_1\,
      I3 => \^q1_reg[5]_0\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[5]_i_3_0\,
      I5 => cmp106_fu_386_p2,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[5]_i_5_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF08"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2]\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2]_0\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[2]_i_2_n_5\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2]_1\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2]_2\,
      O => \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]\(0)
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF8AFF8AFF8A"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[2]_i_5_n_5\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]\,
      I2 => trunc_ln320_reg_4408(0),
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]\,
      I4 => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]_0\(1),
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[2]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"750575F5"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[2]_i_2_0\(0),
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_3_2\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_3_0\(0),
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_3_1\,
      I4 => \q0_reg_n_5_[3]\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[2]_i_5_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0455555504550455"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]\,
      I1 => trunc_ln320_reg_4408(1),
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3]\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]_0\,
      I5 => grp_tpgPatternDPColorSquare_fu_1441_ap_return_5(3),
      O => \trunc_ln320_reg_4408_reg[3]\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q0_reg_n_5_[3]\,
      I1 => Q(0),
      I2 => cmp106_fu_386_p2,
      O => grp_tpgPatternDPColorSquare_fu_1441_ap_return_5(3)
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0455555504550455"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]\,
      I1 => trunc_ln320_reg_4408(2),
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3]\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]_0\,
      I5 => grp_tpgPatternDPColorSquare_fu_1441_ap_return_5(5),
      O => \trunc_ln320_reg_4408_reg[5]\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[5]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q0_reg[5]_0\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[5]_i_3_0\,
      I2 => cmp106_fu_386_p2,
      O => grp_tpgPatternDPColorSquare_fu_1441_ap_return_5(5)
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \q0_reg_n_5_[3]\,
      R => \q0_reg[3]_0\
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[4]_1\,
      Q => \q0_reg[4]_0\,
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[5]_1\,
      Q => \^q0_reg[5]_0\,
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q1_reg[3]_1\(0),
      Q => \q1_reg_n_5_[3]\,
      R => \q1_reg[3]_0\
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q1_reg[4]_0\,
      Q => \q1_reg_n_5_[4]\,
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q1_reg[5]_1\,
      Q => \^q1_reg[5]_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_y_ROM_AUTO_1R is
  port (
    \trunc_ln320_reg_4408_reg[3]\ : out STD_LOGIC;
    \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \or_ln1592_reg_1259_reg[0]\ : out STD_LOGIC;
    \trunc_ln320_reg_4408_reg[1]\ : out STD_LOGIC;
    \trunc_ln320_reg_4408_reg[5]\ : out STD_LOGIC;
    \trunc_ln320_reg_4408_reg[6]\ : out STD_LOGIC;
    \or_ln1592_reg_1259_reg[0]_0\ : out STD_LOGIC;
    \trunc_ln320_reg_4408_reg[1]_0\ : out STD_LOGIC;
    \trunc_ln320_reg_4408_reg[4]\ : out STD_LOGIC;
    \trunc_ln320_reg_4408_reg[3]_0\ : out STD_LOGIC;
    \trunc_ln320_reg_4408_reg[4]_0\ : out STD_LOGIC;
    \q1_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q1_reg[6]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[6]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_7_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_6_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    cmp106_fu_386_p2 : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2\ : in STD_LOGIC;
    trunc_ln320_reg_4408 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_1\ : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_3\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_4\ : in STD_LOGIC;
    outpix_val_V_54_reg_4339_pp0_iter12_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_5\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_6\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_1\ : in STD_LOGIC;
    grp_tpgPatternCheckerBoard_fu_1385_ap_return_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_3\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_3\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_6_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_6_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[5]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_y_ROM_AUTO_1R;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_y_ROM_AUTO_1R is
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[1]_i_6_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[3]_i_7_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_10_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[5]_i_8_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_9_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[0]_i_6_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_7_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[3]_i_7_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[4]_i_8_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_3_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_6_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_9_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_8_n_5\ : STD_LOGIC;
  signal \q0_reg_n_5_[0]\ : STD_LOGIC;
  signal \q0_reg_n_5_[1]\ : STD_LOGIC;
  signal \q0_reg_n_5_[4]\ : STD_LOGIC;
  signal \q0_reg_n_5_[5]\ : STD_LOGIC;
  signal \q0_reg_n_5_[6]\ : STD_LOGIC;
  signal \q1_reg_n_5_[1]\ : STD_LOGIC;
  signal \q1_reg_n_5_[4]\ : STD_LOGIC;
  signal \q1_reg_n_5_[5]\ : STD_LOGIC;
  signal \q1_reg_n_5_[6]\ : STD_LOGIC;
begin
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0008AA08"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2\,
      I1 => trunc_ln320_reg_4408(0),
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_0\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_1\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[1]_i_6_n_5\,
      O => \trunc_ln320_reg_4408_reg[1]\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47474477"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_6_1\(0),
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_6_0\,
      I2 => \q1_reg_n_5_[1]\,
      I3 => \q1_reg_n_5_[6]\,
      I4 => cmp106_fu_386_p2,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[1]_i_6_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD0DFFFF"
    )
        port map (
      I0 => trunc_ln320_reg_4408(1),
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_0\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_1\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[3]_i_7_n_5\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2\,
      O => \trunc_ln320_reg_4408_reg[3]_0\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47474477"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_6_1\(1),
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_6_0\,
      I2 => \q1_reg_n_5_[5]\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_6_2\(0),
      I4 => cmp106_fu_386_p2,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[3]_i_7_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47474477"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_6_1\(2),
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_6_0\,
      I2 => \q1_reg_n_5_[4]\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_6_2\(1),
      I4 => cmp106_fu_386_p2,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_10_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD0DFFFF"
    )
        port map (
      I0 => trunc_ln320_reg_4408(2),
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_0\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_1\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_10_n_5\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2\,
      O => \trunc_ln320_reg_4408_reg[4]_0\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0008AA08"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2\,
      I1 => trunc_ln320_reg_4408(3),
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_0\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_1\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[5]_i_8_n_5\,
      O => \trunc_ln320_reg_4408_reg[5]\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[5]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47474477"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_6_1\(3),
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_6_0\,
      I2 => \q1_reg_n_5_[5]\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_6_2\(2),
      I4 => cmp106_fu_386_p2,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[5]_i_8_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0008AA08"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2\,
      I1 => trunc_ln320_reg_4408(4),
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_0\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_1\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_9_n_5\,
      O => \trunc_ln320_reg_4408_reg[6]\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47474477"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_6_1\(4),
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_6_0\,
      I2 => \q1_reg_n_5_[6]\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_6_2\(3),
      I4 => cmp106_fu_386_p2,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_9_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_0\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_1\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[0]_i_6_n_5\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2\,
      O => \or_ln1592_reg_1259_reg[0]_0\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47474477"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_7_0\(0),
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_6_0\,
      I2 => \q0_reg_n_5_[0]\,
      I3 => Q(0),
      I4 => cmp106_fu_386_p2,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[0]_i_6_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD0DFFFF"
    )
        port map (
      I0 => trunc_ln320_reg_4408(0),
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_0\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_1\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_7_n_5\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2\,
      O => \trunc_ln320_reg_4408_reg[1]_0\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47474477"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_7_0\(1),
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_6_0\,
      I2 => \q0_reg_n_5_[1]\,
      I3 => \q0_reg_n_5_[6]\,
      I4 => cmp106_fu_386_p2,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_7_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0008AA08"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2\,
      I1 => trunc_ln320_reg_4408(1),
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_0\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_1\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[3]_i_7_n_5\,
      O => \trunc_ln320_reg_4408_reg[3]\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47474477"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_7_0\(2),
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_6_0\,
      I2 => \q0_reg_n_5_[5]\,
      I3 => Q(1),
      I4 => cmp106_fu_386_p2,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[3]_i_7_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD0DFFFF"
    )
        port map (
      I0 => trunc_ln320_reg_4408(2),
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_0\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_1\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[4]_i_8_n_5\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2\,
      O => \trunc_ln320_reg_4408_reg[4]\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[4]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47474477"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_7_0\(3),
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_6_0\,
      I2 => \q0_reg_n_5_[4]\,
      I3 => Q(2),
      I4 => cmp106_fu_386_p2,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[4]_i_8_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEFFA2FFAE00A200"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_n_5\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_0\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_1\,
      I4 => q0(0),
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_2\(0),
      O => \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]\(0)
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BABAFFBA"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_3\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_4\,
      I2 => outpix_val_V_54_reg_4339_pp0_iter12_reg(0),
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_3_n_5\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_5\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_6\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFCCCFDCDFDCD"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_6_n_5\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_0\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_1\,
      I3 => grp_tpgPatternCheckerBoard_fu_1385_ap_return_3(0),
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_2\(0),
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_3\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_3_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_9_n_5\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_1\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_0\,
      I3 => trunc_ln320_reg_4408(3),
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_6_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47474477"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_7_0\(4),
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_6_0\,
      I2 => \q0_reg_n_5_[5]\,
      I3 => Q(3),
      I4 => cmp106_fu_386_p2,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_9_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF47440000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_8_n_5\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_1\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_0\,
      I3 => trunc_ln320_reg_4408(4),
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_3\,
      O => \or_ln1592_reg_1259_reg[0]\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47474477"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_7_0\(5),
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_6_0\,
      I2 => \q0_reg_n_5_[6]\,
      I3 => Q(4),
      I4 => cmp106_fu_386_p2,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_8_n_5\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[5]_0\(0),
      Q => \q0_reg_n_5_[0]\,
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[5]_0\(1),
      Q => \q0_reg_n_5_[1]\,
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[5]_0\(2),
      Q => \q0_reg_n_5_[4]\,
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[5]_0\(3),
      Q => \q0_reg_n_5_[5]\,
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[6]_0\,
      Q => \q0_reg_n_5_[6]\,
      R => '0'
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \q1_reg[0]_0\(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \q1_reg_n_5_[1]\,
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \q1_reg_n_5_[4]\,
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \q1_reg_n_5_[5]\,
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q1_reg[6]_0\,
      Q => \q1_reg_n_5_[6]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_u_ROM_AUTO_1R is
  port (
    \q1_reg[4]_0\ : out STD_LOGIC;
    \q0_reg[4]_0\ : out STD_LOGIC;
    \q1_reg[3]_0\ : out STD_LOGIC;
    \q0_reg[3]_0\ : out STD_LOGIC;
    \outpix_val_V_55_reg_4344_pp0_iter12_reg_reg[2]__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gSerie_V_reg[1]\ : out STD_LOGIC;
    \p_0_1_0_0_0244375_lcssa389_fu_214_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter13_reg : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q1_reg[4]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[4]_1\ : in STD_LOGIC;
    \q1_reg[3]_1\ : in STD_LOGIC;
    \q1_reg[7]_0\ : in STD_LOGIC;
    \q1_reg[7]_1\ : in STD_LOGIC;
    \q0_reg[3]_1\ : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[2]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[2]_0\ : in STD_LOGIC;
    outpix_val_V_55_reg_4344_pp0_iter12_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[2]_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[2]_2\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[2]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[7]_i_3_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[7]_i_3_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_3_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[2]_i_2_0\ : in STD_LOGIC;
    cmp106_fu_386_p2 : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7]_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_2\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_4\ : in STD_LOGIC;
    tpgBarSelYuv_v_q1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_5\ : in STD_LOGIC;
    ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[2]_i_2_0\ : in STD_LOGIC;
    ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_2\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_3_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_3_2\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_3_3\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_6\ : in STD_LOGIC
  );
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_u_ROM_AUTO_1R;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_u_ROM_AUTO_1R is
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[2]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[2]_i_5_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_7_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[2]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[2]_i_4_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[7]_i_5_n_5\ : STD_LOGIC;
  signal \^q0_reg[3]_0\ : STD_LOGIC;
  signal \q0_reg_n_5_[7]\ : STD_LOGIC;
  signal \^q1_reg[3]_0\ : STD_LOGIC;
  signal \q1_reg_n_5_[7]\ : STD_LOGIC;
begin
  \q0_reg[3]_0\ <= \^q0_reg[3]_0\;
  \q1_reg[3]_0\ <= \^q1_reg[3]_0\;
\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0DDF0DDFFFFF000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[2]_i_2_n_5\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_2\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_3\(0),
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_4\,
      I4 => tpgBarSelYuv_v_q1(0),
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_5\,
      O => \p_0_1_0_0_0244375_lcssa389_fu_214_reg[2]\(0)
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABBB0000FFFFFFFF"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_1\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_0\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[2]_i_5_n_5\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_6\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[2]_1\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[2]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEA2AEA2AEAEA2A2"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117(0),
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[7]_i_3_1\(0),
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_3_0\,
      I3 => \^q1_reg[3]_0\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[2]_i_2_0\,
      I5 => cmp106_fu_386_p2,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[2]_i_5_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF00F4"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_0\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_7_n_5\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]\,
      I3 => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_1\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_2\,
      O => ap_enable_reg_pp0_iter13_reg
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAA8A"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_3_1\(0),
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_3_2\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_3_3\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_3_0\,
      I4 => \q1_reg_n_5_[7]\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_7_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EAEAFFEA"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[2]\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[2]_0\,
      I2 => outpix_val_V_55_reg_4344_pp0_iter12_reg(0),
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[2]_1\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[2]_i_2_n_5\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[2]_2\,
      O => \outpix_val_V_55_reg_4344_pp0_iter12_reg_reg[2]__0\(0)
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDD00000DDD"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[2]_3\(0),
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7]\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[2]_i_4_n_5\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_0\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_1\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[2]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEA2AEA2AEAEA2A2"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[7]_i_3_0\(0),
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[7]_i_3_1\(0),
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_3_0\,
      I3 => \^q0_reg[3]_0\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[2]_i_2_0\,
      I5 => cmp106_fu_386_p2,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[2]_i_4_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFEEEFEEEFEFE"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7]_0\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7]_1\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7]\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_0\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[7]_i_5_n_5\,
      O => \gSerie_V_reg[1]\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5535"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[7]_i_3_0\(1),
      I1 => \q0_reg_n_5_[7]\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[7]_i_3_1\(0),
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_3_0\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[7]_i_5_n_5\
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[3]_1\,
      Q => \^q0_reg[3]_0\,
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[4]_1\,
      Q => \q0_reg[4]_0\,
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[7]_1\,
      Q => \q0_reg_n_5_[7]\,
      S => \q0_reg[7]_0\
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q1_reg[3]_1\,
      Q => \^q1_reg[3]_0\,
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q1_reg[4]_1\,
      Q => \q1_reg[4]_0\,
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q1_reg[7]_1\,
      Q => \q1_reg_n_5_[7]\,
      S => \q1_reg[7]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_v_ROM_AUTO_1R is
  port (
    \q1_reg[6]_0\ : out STD_LOGIC;
    \q0_reg[6]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \outpix_val_V_55_reg_4344_pp0_iter12_reg_reg[6]__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln320_reg_4408_reg[6]\ : out STD_LOGIC;
    \bSerie_V_reg[4]__0\ : out STD_LOGIC;
    \bSerie_V_reg[22]\ : out STD_LOGIC;
    \p_0_1_0_0_0244375_lcssa389_fu_214_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_2_0_0_0246377_lcssa392_fu_218_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln320_reg_4408_reg[7]\ : out STD_LOGIC;
    \q1_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q1_reg[6]_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q1_reg[6]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[6]_1\ : in STD_LOGIC;
    \q0_reg[6]_2\ : in STD_LOGIC;
    \q0_reg[1]_0\ : in STD_LOGIC;
    \q1_reg[1]_0\ : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC;
    \q1_reg[7]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[1]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[1]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]\ : in STD_LOGIC;
    tpgBarSelYuv_v_q0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]_2\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]_3\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_0\ : in STD_LOGIC;
    ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cmp106_fu_386_p2 : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[4]_i_2_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]\ : in STD_LOGIC;
    outpix_val_V_55_reg_4344_pp0_iter12_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_2\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_2\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]_0\ : in STD_LOGIC;
    trunc_ln320_reg_4408 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6]_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_3\ : in STD_LOGIC;
    tpgBarSelYuv_v_q1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_4\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3_2\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[1]_2\ : in STD_LOGIC;
    \q1_reg[4]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[4]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_v_ROM_AUTO_1R;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_v_ROM_AUTO_1R is
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[6]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[6]_i_5_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[1]_i_4_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[6]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[7]_i_8_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_5_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[1]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[1]_i_5_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[4]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[4]_i_5_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[6]_i_4_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_6_n_5\ : STD_LOGIC;
  signal \^q0_reg[6]_0\ : STD_LOGIC;
  signal \q0_reg_n_5_[1]\ : STD_LOGIC;
  signal \q0_reg_n_5_[4]\ : STD_LOGIC;
  signal \q0_reg_n_5_[7]\ : STD_LOGIC;
  signal \^q1_reg[6]_0\ : STD_LOGIC;
  signal \q1_reg_n_5_[1]\ : STD_LOGIC;
  signal \q1_reg_n_5_[7]\ : STD_LOGIC;
begin
  \q0_reg[6]_0\ <= \^q0_reg[6]_0\;
  \q1_reg[6]_0\ <= \^q1_reg[6]_0\;
\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0DDF0DDFFFFF000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[6]_i_2_n_5\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6]_1\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6]_2\(0),
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_3\,
      I4 => tpgBarSelYuv_v_q1(0),
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]\,
      O => \p_0_1_0_0_0244375_lcssa389_fu_214_reg[6]\(0)
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F400F4F4FFFFFFFF"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6]_0\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[6]_i_5_n_5\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_0\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_2\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6]\(1),
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[6]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5700F7FF"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3_2\,
      I1 => \^q1_reg[6]_0\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3_0\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3_1\(0),
      I4 => ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117(0),
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[6]_i_5_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDD000D0D0"
    )
        port map (
      I0 => Q(0),
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_2\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[1]_i_4_n_5\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]_0\,
      I4 => trunc_ln320_reg_4408(0),
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_0\,
      O => \bSerie_V_reg[22]\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5700F7FF"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3_2\,
      I1 => \q1_reg_n_5_[1]\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3_0\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3_1\(0),
      I4 => ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117(0),
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[1]_i_4_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0DDF0DDFFFFF000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[6]_i_2_n_5\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_4\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_5\(0),
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_3\,
      I4 => tpgBarSelYuv_v_q1(0),
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]\,
      O => \p_0_2_0_0_0246377_lcssa392_fu_218_reg[6]\(0)
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA00BABAFFFFFFFF"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_0\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_1\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[6]_i_5_n_5\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_2\,
      I4 => Q(3),
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[6]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFAEAAAAFFAE"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]_1\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]_0\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[7]_i_8_n_5\,
      I4 => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]\(0),
      O => \trunc_ln320_reg_4408_reg[7]\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA8A0A0A"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117(1),
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3_0\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3_1\(0),
      I3 => \q1_reg_n_5_[7]\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3_2\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[7]_i_8_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8F8FFF8"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]\,
      I1 => outpix_val_V_55_reg_4344_pp0_iter12_reg(0),
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]_0\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3_n_5\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]_1\,
      O => \outpix_val_V_55_reg_4344_pp0_iter12_reg_reg[6]__0\(0)
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D7D7D7D70000D700"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6]\(0),
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]_2\(0),
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_5_n_5\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6]_0\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_0\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5700F7FF"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3_2\,
      I1 => \^q0_reg[6]_0\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3_0\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3_1\(0),
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3_3\(0),
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_5_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDCDFDFDFDCDCDC"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[1]_i_2_n_5\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[1]\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[1]_0\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[1]_1\(0),
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]\,
      I5 => tpgBarSelYuv_v_q0(0),
      O => D(0)
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70777070FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_0\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[1]_2\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[1]_i_5_n_5\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[1]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"750575F5"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3_0\(0),
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3_2\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3_1\(0),
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3_0\,
      I4 => \q0_reg_n_5_[1]\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[1]_i_5_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF08"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[1]_0\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[4]_i_2_n_5\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]_0\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]_1\,
      O => D(1)
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF04FF04FF04"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[4]_i_5_n_5\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]_2\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]_3\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_0\,
      I4 => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out,
      I5 => Q(2),
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[4]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E40000"
    )
        port map (
      I0 => cmp106_fu_386_p2,
      I1 => \q0_reg_n_5_[4]\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[4]_i_2_0\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3_0\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3_1\(0),
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[4]_i_5_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA202220222022"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_0\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_1\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[6]_i_4_n_5\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]\(0),
      I5 => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out,
      O => \trunc_ln320_reg_4408_reg[6]\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"750575F5"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3_0\(0),
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3_2\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3_1\(0),
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3_0\,
      I4 => \^q0_reg[6]_0\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[6]_i_4_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEFEFEFEEEF"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_0\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_6_n_5\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_1\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_2\,
      O => \bSerie_V_reg[4]__0\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"515D"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3_0\(1),
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3_1\(0),
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3_0\,
      I3 => \q0_reg_n_5_[7]\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_6_n_5\
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[1]_0\,
      Q => \q0_reg_n_5_[1]\,
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[4]_0\(0),
      Q => \q0_reg[3]_0\(0),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[4]_0\(1),
      Q => \q0_reg_n_5_[4]\,
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[6]_2\,
      Q => \^q0_reg[6]_0\,
      R => \q0_reg[6]_1\
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[7]_0\,
      Q => \q0_reg_n_5_[7]\,
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q1_reg[1]_0\,
      Q => \q1_reg_n_5_[1]\,
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q1_reg[4]_1\(0),
      Q => \q1_reg[4]_0\(0),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q1_reg[4]_1\(1),
      Q => \q1_reg[4]_0\(1),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q1_reg[6]_2\,
      Q => \^q1_reg[6]_0\,
      R => \q1_reg[6]_1\
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q1_reg[7]_0\,
      Q => \q1_reg_n_5_[7]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_y_ROM_AUTO_1R is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_0\ : out STD_LOGIC;
    \q1_reg[2]_0\ : out STD_LOGIC;
    \q0_reg[2]_0\ : out STD_LOGIC;
    \gSerie_V_reg[23]\ : out STD_LOGIC;
    \gSerie_V_reg[22]\ : out STD_LOGIC;
    \trunc_ln320_reg_4408_reg[7]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[6]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \q1_reg[7]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC;
    \q1_reg[2]_1\ : in STD_LOGIC;
    \q0_reg[2]_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1]_1\ : in STD_LOGIC;
    trunc_ln320_reg_4408 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[1]_i_3_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[1]_i_3_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[1]_i_3_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[1]_i_3_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_16_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[1]_i_3_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_11\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_11_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_11_1\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[6]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_y_ROM_AUTO_1R;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_y_ROM_AUTO_1R is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_17_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[1]_i_4_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[1]_i_5_n_5\ : STD_LOGIC;
  signal \^q0_reg[2]_0\ : STD_LOGIC;
  signal \^q1_reg[2]_0\ : STD_LOGIC;
  signal \q1_reg_n_5_[7]\ : STD_LOGIC;
begin
  E(0) <= \^e\(0);
  \q0_reg[2]_0\ <= \^q0_reg[2]_0\;
  \q1_reg[2]_0\ <= \^q1_reg[2]_0\;
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD0DFFFF"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_11\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_11_0\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[1]_i_3_0\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_17_n_5\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_11_1\,
      O => \trunc_ln320_reg_4408_reg[7]\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_16_0\(0),
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[1]_i_3_1\,
      I2 => \q1_reg_n_5_[7]\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_17_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDD000D0D0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1]_1\(0),
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1]_0\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[1]_i_4_n_5\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1]_1\,
      I4 => trunc_ln320_reg_4408(0),
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1]\,
      O => \gSerie_V_reg[22]\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5700F7FF"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[1]_i_3_0\,
      I1 => \^q1_reg[2]_0\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[1]_i_3_1\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[1]_i_3_2\(0),
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[1]_i_3_3\(0),
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[1]_i_4_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022AAAA20222022"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1]\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1]\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1]_0\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[1]_i_5_n_5\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1]_0\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1]_1\(1),
      O => \gSerie_V_reg[23]\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5700F7FF"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[1]_i_3_0\,
      I1 => \^q0_reg[2]_0\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[1]_i_3_1\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[1]_i_3_2\(0),
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[1]_i_3_0\(0),
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[1]_i_5_n_5\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0_reg[6]_1\(0),
      Q => \q0_reg[6]_0\(0),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0_reg[2]_1\,
      Q => \^q0_reg[2]_0\,
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0_reg[6]_1\(1),
      Q => \q0_reg[6]_0\(1),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0_reg[6]_1\(2),
      Q => \q0_reg[6]_0\(2),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0_reg[6]_1\(3),
      Q => \q0_reg[6]_0\(3),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0_reg[6]_1\(4),
      Q => \q0_reg[6]_0\(4),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0_reg[7]_1\,
      Q => \q0_reg[7]_0\,
      R => '0'
    );
\q1[6]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \q0_reg[0]_0\,
      O => \^e\(0)
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q1_reg[2]_1\,
      Q => \^q1_reg[2]_0\,
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q1_reg[7]_0\,
      Q => \q1_reg_n_5_[7]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternTartanColorBars_tpgTartanBarArray_ROM_AUTO_1R is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q1_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q1_reg[2]_1\ : out STD_LOGIC;
    \q0_reg[2]_0\ : out STD_LOGIC;
    \q0_reg[0]_0\ : out STD_LOGIC;
    \q1_reg[0]_0\ : out STD_LOGIC;
    \q0_reg[2]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q1_reg[2]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q1_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q1_reg[2]_3\ : in STD_LOGIC;
    \q0_reg[2]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q1_reg[2]_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q1_reg[2]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[2]_3\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[2]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \yCount_V_reg[0]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \vBarSel_reg[2]_i_4_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \yCount_V_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_enable_reg_pp0_iter1_0 : in STD_LOGIC;
    \q1_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternTartanColorBars_tpgTartanBarArray_ROM_AUTO_1R;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternTartanColorBars_tpgTartanBarArray_ROM_AUTO_1R is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_phi_mux_vBarSel_loc_2_phi_fu_192_p8 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \g0_b0__2_n_5\ : STD_LOGIC;
  signal \g0_b1__0_n_5\ : STD_LOGIC;
  signal \g0_b2__0_n_5\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tpgTartanBarArray_address0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tpgTartanBarArray_address1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tpgTartanBarArray_q0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tpgTartanBarArray_q1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \vBarSel_reg[2]_i_4_n_11\ : STD_LOGIC;
  signal \vBarSel_reg[2]_i_4_n_12\ : STD_LOGIC;
  signal \vBarSel_reg[2]_i_5_n_10\ : STD_LOGIC;
  signal \vBarSel_reg[2]_i_5_n_11\ : STD_LOGIC;
  signal \vBarSel_reg[2]_i_5_n_12\ : STD_LOGIC;
  signal \vBarSel_reg[2]_i_5_n_5\ : STD_LOGIC;
  signal \vBarSel_reg[2]_i_5_n_6\ : STD_LOGIC;
  signal \vBarSel_reg[2]_i_5_n_7\ : STD_LOGIC;
  signal \vBarSel_reg[2]_i_5_n_8\ : STD_LOGIC;
  signal \vBarSel_reg[2]_i_5_n_9\ : STD_LOGIC;
  signal \NLW_vBarSel_reg[2]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_vBarSel_reg[2]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_vBarSel_reg[2]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \g0_b0__1_i_1\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \g0_b0__1_i_2\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \g0_b0__1_i_3\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \g0_b0__1_i_4\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \g0_b0__1_i_5\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \g0_b0__2_i_1\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \g0_b0__2_i_2\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \g0_b0__2_i_3\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \q0[0]_i_1__0\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \q0[0]_i_1__1\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \q0[1]_i_1__0\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \q0[2]_i_1__1\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \q0[3]_i_1__0\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \q0[4]_i_1__1\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \q0[4]_i_1__2\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \q0[5]_i_1__0\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \q0[5]_i_1__1\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \q0[6]_i_1__1\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \q0[7]_i_1__0\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \q0[7]_i_1__1\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \q1[0]_i_1__0\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \q1[0]_i_1__1\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \q1[1]_i_1__0\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \q1[2]_i_1__1\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \q1[3]_i_1__0\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \q1[4]_i_1__1\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \q1[4]_i_1__2\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \q1[5]_i_1__0\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \q1[5]_i_1__1\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \q1[6]_i_1__1\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \q1[7]_i_1__2\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \q1[7]_i_1__3\ : label is "soft_lutpair431";
begin
  CO(0) <= \^co\(0);
  E(0) <= \^e\(0);
\g0_b0__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F714D55AAB28EF0"
    )
        port map (
      I0 => tpgTartanBarArray_address0(0),
      I1 => tpgTartanBarArray_address0(1),
      I2 => tpgTartanBarArray_address0(2),
      I3 => ap_phi_mux_vBarSel_loc_2_phi_fu_192_p8(0),
      I4 => ap_phi_mux_vBarSel_loc_2_phi_fu_192_p8(1),
      I5 => ap_phi_mux_vBarSel_loc_2_phi_fu_192_p8(2),
      O => p_0_out(0)
    );
\g0_b0__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \q0_reg[2]_4\(0),
      I1 => \q0_reg[2]_3\(0),
      I2 => \q0_reg[2]_2\,
      O => tpgTartanBarArray_address0(0)
    );
\g0_b0__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"009A"
    )
        port map (
      I0 => \q0_reg[2]_3\(1),
      I1 => \q0_reg[2]_4\(0),
      I2 => \q0_reg[2]_3\(0),
      I3 => \q0_reg[2]_2\,
      O => tpgTartanBarArray_address0(1)
    );
\g0_b0__1_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A6AA"
    )
        port map (
      I0 => \q0_reg[2]_3\(2),
      I1 => \q0_reg[2]_3\(0),
      I2 => \q0_reg[2]_4\(0),
      I3 => \q0_reg[2]_3\(1),
      I4 => \q0_reg[2]_2\,
      O => tpgTartanBarArray_address0(2)
    );
\g0_b0__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1540"
    )
        port map (
      I0 => \q1_reg[2]_3\,
      I1 => \q0_reg[2]_2\,
      I2 => \^co\(0),
      I3 => Q(0),
      O => ap_phi_mux_vBarSel_loc_2_phi_fu_192_p8(0)
    );
\g0_b0__1_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F80"
    )
        port map (
      I0 => \q0_reg[2]_2\,
      I1 => \^co\(0),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \q1_reg[2]_3\,
      O => ap_phi_mux_vBarSel_loc_2_phi_fu_192_p8(1)
    );
\g0_b0__1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF8000"
    )
        port map (
      I0 => Q(0),
      I1 => \^co\(0),
      I2 => \q0_reg[2]_2\,
      I3 => Q(1),
      I4 => Q(2),
      I5 => \q1_reg[2]_3\,
      O => ap_phi_mux_vBarSel_loc_2_phi_fu_192_p8(2)
    );
\g0_b0__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F714D55AAB28EF0"
    )
        port map (
      I0 => tpgTartanBarArray_address1(0),
      I1 => tpgTartanBarArray_address1(1),
      I2 => tpgTartanBarArray_address1(2),
      I3 => ap_phi_mux_vBarSel_loc_2_phi_fu_192_p8(0),
      I4 => ap_phi_mux_vBarSel_loc_2_phi_fu_192_p8(1),
      I5 => ap_phi_mux_vBarSel_loc_2_phi_fu_192_p8(2),
      O => \g0_b0__2_n_5\
    );
\g0_b0__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \q1_reg[2]_5\(0),
      I1 => \q1_reg[2]_4\(0),
      I2 => \q0_reg[2]_2\,
      O => tpgTartanBarArray_address1(0)
    );
\g0_b0__2_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"009A"
    )
        port map (
      I0 => \q1_reg[2]_4\(1),
      I1 => \q1_reg[2]_5\(0),
      I2 => \q1_reg[2]_4\(0),
      I3 => \q0_reg[2]_2\,
      O => tpgTartanBarArray_address1(1)
    );
\g0_b0__2_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A6AA"
    )
        port map (
      I0 => \q1_reg[2]_4\(2),
      I1 => \q1_reg[2]_4\(0),
      I2 => \q1_reg[2]_5\(0),
      I3 => \q1_reg[2]_4\(1),
      I4 => \q0_reg[2]_2\,
      O => tpgTartanBarArray_address1(2)
    );
g0_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69E8D433CC2B1796"
    )
        port map (
      I0 => tpgTartanBarArray_address0(0),
      I1 => tpgTartanBarArray_address0(1),
      I2 => tpgTartanBarArray_address0(2),
      I3 => ap_phi_mux_vBarSel_loc_2_phi_fu_192_p8(0),
      I4 => ap_phi_mux_vBarSel_loc_2_phi_fu_192_p8(1),
      I5 => ap_phi_mux_vBarSel_loc_2_phi_fu_192_p8(2),
      O => p_0_out(1)
    );
\g0_b1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69E8D433CC2B1796"
    )
        port map (
      I0 => tpgTartanBarArray_address1(0),
      I1 => tpgTartanBarArray_address1(1),
      I2 => tpgTartanBarArray_address1(2),
      I3 => ap_phi_mux_vBarSel_loc_2_phi_fu_192_p8(0),
      I4 => ap_phi_mux_vBarSel_loc_2_phi_fu_192_p8(1),
      I5 => ap_phi_mux_vBarSel_loc_2_phi_fu_192_p8(2),
      O => \g0_b1__0_n_5\
    );
g0_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA4D8E0FF071B255"
    )
        port map (
      I0 => tpgTartanBarArray_address0(0),
      I1 => tpgTartanBarArray_address0(1),
      I2 => tpgTartanBarArray_address0(2),
      I3 => ap_phi_mux_vBarSel_loc_2_phi_fu_192_p8(0),
      I4 => ap_phi_mux_vBarSel_loc_2_phi_fu_192_p8(1),
      I5 => ap_phi_mux_vBarSel_loc_2_phi_fu_192_p8(2),
      O => p_0_out(2)
    );
\g0_b2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA4D8E0FF071B255"
    )
        port map (
      I0 => tpgTartanBarArray_address1(0),
      I1 => tpgTartanBarArray_address1(1),
      I2 => tpgTartanBarArray_address1(2),
      I3 => ap_phi_mux_vBarSel_loc_2_phi_fu_192_p8(0),
      I4 => ap_phi_mux_vBarSel_loc_2_phi_fu_192_p8(1),
      I5 => ap_phi_mux_vBarSel_loc_2_phi_fu_192_p8(2),
      O => \g0_b2__0_n_5\
    );
\q0[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5B"
    )
        port map (
      I0 => tpgTartanBarArray_q0(2),
      I1 => tpgTartanBarArray_q0(1),
      I2 => tpgTartanBarArray_q0(0),
      O => \q0_reg[2]_1\(0)
    );
\q0[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => tpgTartanBarArray_q0(0),
      I1 => tpgTartanBarArray_q0(1),
      I2 => tpgTartanBarArray_q0(2),
      O => \q0_reg[0]_0\
    );
\q0[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tpgTartanBarArray_q0(2),
      I1 => tpgTartanBarArray_q0(0),
      O => \q0_reg[2]_1\(1)
    );
\q0[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tpgTartanBarArray_q0(1),
      I1 => tpgTartanBarArray_q0(0),
      I2 => tpgTartanBarArray_q0(2),
      O => \q0_reg[2]_1\(2)
    );
\q0[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => tpgTartanBarArray_q0(2),
      I1 => tpgTartanBarArray_q0(1),
      I2 => tpgTartanBarArray_q0(0),
      O => \q0_reg[2]_1\(3)
    );
\q0[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => tpgTartanBarArray_q0(1),
      I1 => tpgTartanBarArray_q0(2),
      I2 => tpgTartanBarArray_q0(0),
      O => \q0_reg[2]_1\(4)
    );
\q0[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => tpgTartanBarArray_q0(0),
      I1 => tpgTartanBarArray_q0(1),
      I2 => tpgTartanBarArray_q0(2),
      O => \q0_reg[1]_0\(0)
    );
\q0[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => tpgTartanBarArray_q0(2),
      I1 => tpgTartanBarArray_q0(1),
      I2 => tpgTartanBarArray_q0(0),
      O => \q0_reg[2]_1\(5)
    );
\q0[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => tpgTartanBarArray_q0(2),
      I1 => tpgTartanBarArray_q0(0),
      I2 => tpgTartanBarArray_q0(1),
      O => D(0)
    );
\q0[6]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tpgTartanBarArray_q0(1),
      O => \q0_reg[2]_1\(6)
    );
\q0[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => tpgTartanBarArray_q0(2),
      I1 => tpgTartanBarArray_q0(0),
      I2 => tpgTartanBarArray_q0(1),
      O => \q0_reg[2]_0\
    );
\q0[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D5"
    )
        port map (
      I0 => tpgTartanBarArray_q0(1),
      I1 => tpgTartanBarArray_q0(0),
      I2 => tpgTartanBarArray_q0(2),
      O => \q0_reg[1]_0\(1)
    );
\q0[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => tpgTartanBarArray_q0(2),
      I1 => tpgTartanBarArray_q0(1),
      I2 => tpgTartanBarArray_q0(0),
      O => D(1)
    );
\q0[7]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tpgTartanBarArray_q0(2),
      O => \q0_reg[2]_1\(7)
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => p_0_out(0),
      Q => tpgTartanBarArray_q0(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => p_0_out(1),
      Q => tpgTartanBarArray_q0(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => p_0_out(2),
      Q => tpgTartanBarArray_q0(2),
      R => '0'
    );
\q1[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5B"
    )
        port map (
      I0 => tpgTartanBarArray_q1(2),
      I1 => tpgTartanBarArray_q1(1),
      I2 => tpgTartanBarArray_q1(0),
      O => \q1_reg[2]_2\(0)
    );
\q1[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => tpgTartanBarArray_q1(0),
      I1 => tpgTartanBarArray_q1(1),
      I2 => tpgTartanBarArray_q1(2),
      O => \q1_reg[0]_0\
    );
\q1[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tpgTartanBarArray_q1(2),
      I1 => tpgTartanBarArray_q1(0),
      O => \q1_reg[2]_2\(1)
    );
\q1[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tpgTartanBarArray_q1(1),
      I1 => tpgTartanBarArray_q1(0),
      I2 => tpgTartanBarArray_q1(2),
      O => \q1_reg[2]_2\(2)
    );
\q1[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => tpgTartanBarArray_q1(2),
      I1 => tpgTartanBarArray_q1(1),
      I2 => tpgTartanBarArray_q1(0),
      O => \q1_reg[2]_2\(3)
    );
\q1[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => tpgTartanBarArray_q1(1),
      I1 => tpgTartanBarArray_q1(2),
      I2 => tpgTartanBarArray_q1(0),
      O => \q1_reg[2]_2\(4)
    );
\q1[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => tpgTartanBarArray_q1(0),
      I1 => tpgTartanBarArray_q1(1),
      I2 => tpgTartanBarArray_q1(2),
      O => \q1_reg[1]_0\(0)
    );
\q1[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => tpgTartanBarArray_q1(2),
      I1 => tpgTartanBarArray_q1(1),
      I2 => tpgTartanBarArray_q1(0),
      O => \q1_reg[2]_2\(5)
    );
\q1[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => tpgTartanBarArray_q1(2),
      I1 => tpgTartanBarArray_q1(0),
      I2 => tpgTartanBarArray_q1(1),
      O => \q1_reg[2]_0\(0)
    );
\q1[6]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tpgTartanBarArray_q1(1),
      O => \q1_reg[2]_2\(6)
    );
\q1[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => tpgTartanBarArray_q1(2),
      I1 => tpgTartanBarArray_q1(0),
      I2 => tpgTartanBarArray_q1(1),
      O => \q1_reg[2]_1\
    );
\q1[7]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tpgTartanBarArray_q1(2),
      O => \q1_reg[2]_2\(7)
    );
\q1[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D5"
    )
        port map (
      I0 => tpgTartanBarArray_q1(1),
      I1 => tpgTartanBarArray_q1(0),
      I2 => tpgTartanBarArray_q1(2),
      O => \q1_reg[1]_0\(1)
    );
\q1[7]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => tpgTartanBarArray_q1(2),
      I1 => tpgTartanBarArray_q1(1),
      I2 => tpgTartanBarArray_q1(0),
      O => \q1_reg[2]_0\(1)
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \g0_b0__2_n_5\,
      Q => tpgTartanBarArray_q1(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \g0_b1__0_n_5\,
      Q => tpgTartanBarArray_q1(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \g0_b2__0_n_5\,
      Q => tpgTartanBarArray_q1(2),
      R => '0'
    );
\vBarSel_reg[2]_i_4\: unisim.vcomponents.CARRY8
     port map (
      CI => \vBarSel_reg[2]_i_5_n_5\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_vBarSel_reg[2]_i_4_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \^co\(0),
      CO(1) => \vBarSel_reg[2]_i_4_n_11\,
      CO(0) => \vBarSel_reg[2]_i_4_n_12\,
      DI(7 downto 2) => B"000001",
      DI(1 downto 0) => \yCount_V_reg[0]\(9 downto 8),
      O(7 downto 0) => \NLW_vBarSel_reg[2]_i_4_O_UNCONNECTED\(7 downto 0),
      S(7 downto 3) => B"00000",
      S(2 downto 0) => \yCount_V_reg[0]_0\(2 downto 0)
    );
\vBarSel_reg[2]_i_5\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \vBarSel_reg[2]_i_5_n_5\,
      CO(6) => \vBarSel_reg[2]_i_5_n_6\,
      CO(5) => \vBarSel_reg[2]_i_5_n_7\,
      CO(4) => \vBarSel_reg[2]_i_5_n_8\,
      CO(3) => \vBarSel_reg[2]_i_5_n_9\,
      CO(2) => \vBarSel_reg[2]_i_5_n_10\,
      CO(1) => \vBarSel_reg[2]_i_5_n_11\,
      CO(0) => \vBarSel_reg[2]_i_5_n_12\,
      DI(7 downto 0) => \yCount_V_reg[0]\(7 downto 0),
      O(7 downto 0) => \NLW_vBarSel_reg[2]_i_5_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => \vBarSel_reg[2]_i_4_0\(7 downto 0)
    );
\xCount_V[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_0,
      I1 => \q1_reg[0]_1\,
      O => \^e\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_s_axis_video_TREADY : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[8]\ : out STD_LOGIC;
    \axi_last_V_4_reg_97_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : out STD_LOGIC;
    RSTC : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_axi_data_V_out_ap_vld : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_rst_n : in STD_LOGIC;
    s_axis_video_TVALID_int_regslice : in STD_LOGIC;
    eol_0_lcssa_reg_169 : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_ap_start_reg : in STD_LOGIC;
    s_axis_video_TLAST_int_regslice : in STD_LOGIC;
    axi_4_2_lcssa_reg_158 : in STD_LOGIC;
    axi_last_V_4_loc_fu_86 : in STD_LOGIC
  );
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol is
  signal eol_1_reg_108 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_10 : STD_LOGIC;
begin
\axi_last_V_4_reg_97_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_10,
      Q => eol_1_reg_108,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init_30
     port map (
      \B_V_data_1_state_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_10,
      D(1 downto 0) => D(1 downto 0),
      E(0) => E(0),
      Q(2 downto 0) => Q(2 downto 0),
      RSTC => RSTC,
      \ap_CS_fsm_reg[7]\ => \ap_CS_fsm_reg[7]\,
      \ap_CS_fsm_reg[8]\ => \ap_CS_fsm_reg[8]\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      axi_4_2_lcssa_reg_158 => axi_4_2_lcssa_reg_158,
      axi_last_V_4_loc_fu_86 => axi_last_V_4_loc_fu_86,
      \axi_last_V_4_reg_97_reg[0]\ => \axi_last_V_4_reg_97_reg[0]_0\,
      eol_0_lcssa_reg_169 => eol_0_lcssa_reg_169,
      eol_1_reg_108 => eol_1_reg_108,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_ap_start_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_s_axis_video_TREADY => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_s_axis_video_TREADY,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_axi_data_V_out_ap_vld => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_axi_data_V_out_ap_vld,
      s_axis_video_TLAST_int_regslice => s_axis_video_TLAST_int_regslice,
      s_axis_video_TVALID_int_regslice => s_axis_video_TVALID_int_regslice
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start is
  port (
    ap_done_cache : out STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_axi_last_V_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_last_V_4_loc_fu_86_reg[0]\ : out STD_LOGIC;
    RSTC : in STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \axi_last_V_fu_46_reg[0]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_done_reg1 : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC;
    axi_last_V_4_loc_fu_86 : in STD_LOGIC;
    axi_last_V_2_reg_138 : in STD_LOGIC
  );
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start is
  signal \^grp_axivideo2multipixstream_pipeline_loop_wait_for_start_fu_181_axi_last_v_out\ : STD_LOGIC;
begin
  grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_axi_last_V_out <= \^grp_axivideo2multipixstream_pipeline_loop_wait_for_start_fu_181_axi_last_v_out\;
\axi_last_V_2_reg_138[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AACFAAC0"
    )
        port map (
      I0 => axi_last_V_4_loc_fu_86,
      I1 => \^grp_axivideo2multipixstream_pipeline_loop_wait_for_start_fu_181_axi_last_v_out\,
      I2 => Q(2),
      I3 => Q(3),
      I4 => axi_last_V_2_reg_138,
      O => \axi_last_V_4_loc_fu_86_reg[0]\
    );
\axi_last_V_fu_46_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \axi_last_V_fu_46_reg[0]_0\,
      Q => \^grp_axivideo2multipixstream_pipeline_loop_wait_for_start_fu_181_axi_last_v_out\,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init_29
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      RSTC => RSTC,
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]\,
      \ap_CS_fsm_reg[3]\ => \ap_CS_fsm_reg[3]\,
      ap_clk => ap_clk,
      ap_done_cache => ap_done_cache,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_done_reg1 => ap_done_reg1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width is
  port (
    internal_empty_n_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    internal_empty_n4_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg : out STD_LOGIC;
    \axi_last_V_2_reg_138_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 47 downto 0 );
    \axi_data_V_fu_108_reg[47]_0\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    \eol_0_lcssa_reg_169_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg_1 : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \axi_last_V_fu_112_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    RSTC : in STD_LOGIC;
    p_0_0_0_0_0242373_lcssa386_fu_2100 : in STD_LOGIC;
    srcYUV_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_video_TVALID_int_regslice : in STD_LOGIC;
    srcYUV_full_n : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg : in STD_LOGIC;
    sof_fu_110 : in STD_LOGIC;
    \j_fu_104[10]_i_4\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_last_V_2_reg_138 : in STD_LOGIC;
    ap_NS_fsm13_out : in STD_LOGIC;
    \axi_0_2_lcssa_reg_148_reg[47]\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    eol_0_lcssa_reg_169 : in STD_LOGIC;
    \eol_0_lcssa_reg_169_reg[0]_0\ : in STD_LOGIC;
    B_V_data_1_sel_rd_reg : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_s_axis_video_TREADY : in STD_LOGIC;
    B_V_data_1_sel_rd_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \p_0_3_0_0_0248379_lcssa395_fu_222_reg[0]\ : in STD_LOGIC;
    \p_0_3_0_0_0248379_lcssa395_fu_222_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_data_V_fu_108_reg[47]_1\ : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width is
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \^axi_data_v_fu_108_reg[47]_0\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal axi_last_V_fu_1124_out : STD_LOGIC;
  signal \axi_last_V_fu_112_reg_n_5_[0]\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_28 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_29 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_5 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_eol_out : STD_LOGIC;
  signal \icmp_ln805_reg_455_reg_n_5_[0]\ : STD_LOGIC;
  signal j_4_fu_237_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal j_fu_104 : STD_LOGIC;
  signal \j_fu_104[10]_i_7_n_5\ : STD_LOGIC;
  signal \j_fu_104_reg_n_5_[0]\ : STD_LOGIC;
  signal \j_fu_104_reg_n_5_[10]\ : STD_LOGIC;
  signal \j_fu_104_reg_n_5_[1]\ : STD_LOGIC;
  signal \j_fu_104_reg_n_5_[2]\ : STD_LOGIC;
  signal \j_fu_104_reg_n_5_[3]\ : STD_LOGIC;
  signal \j_fu_104_reg_n_5_[4]\ : STD_LOGIC;
  signal \j_fu_104_reg_n_5_[5]\ : STD_LOGIC;
  signal \j_fu_104_reg_n_5_[6]\ : STD_LOGIC;
  signal \j_fu_104_reg_n_5_[7]\ : STD_LOGIC;
  signal \j_fu_104_reg_n_5_[8]\ : STD_LOGIC;
  signal \j_fu_104_reg_n_5_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \axi_0_2_lcssa_reg_148[10]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \axi_0_2_lcssa_reg_148[11]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \axi_0_2_lcssa_reg_148[12]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \axi_0_2_lcssa_reg_148[13]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \axi_0_2_lcssa_reg_148[14]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \axi_0_2_lcssa_reg_148[15]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \axi_0_2_lcssa_reg_148[16]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \axi_0_2_lcssa_reg_148[17]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \axi_0_2_lcssa_reg_148[18]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \axi_0_2_lcssa_reg_148[19]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \axi_0_2_lcssa_reg_148[1]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \axi_0_2_lcssa_reg_148[20]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \axi_0_2_lcssa_reg_148[21]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \axi_0_2_lcssa_reg_148[22]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \axi_0_2_lcssa_reg_148[23]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \axi_0_2_lcssa_reg_148[24]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \axi_0_2_lcssa_reg_148[25]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \axi_0_2_lcssa_reg_148[26]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \axi_0_2_lcssa_reg_148[27]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \axi_0_2_lcssa_reg_148[28]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \axi_0_2_lcssa_reg_148[29]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \axi_0_2_lcssa_reg_148[2]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \axi_0_2_lcssa_reg_148[30]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \axi_0_2_lcssa_reg_148[31]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \axi_0_2_lcssa_reg_148[32]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \axi_0_2_lcssa_reg_148[33]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \axi_0_2_lcssa_reg_148[34]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \axi_0_2_lcssa_reg_148[35]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \axi_0_2_lcssa_reg_148[36]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \axi_0_2_lcssa_reg_148[37]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \axi_0_2_lcssa_reg_148[38]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \axi_0_2_lcssa_reg_148[39]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \axi_0_2_lcssa_reg_148[3]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \axi_0_2_lcssa_reg_148[40]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \axi_0_2_lcssa_reg_148[41]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \axi_0_2_lcssa_reg_148[42]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \axi_0_2_lcssa_reg_148[43]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \axi_0_2_lcssa_reg_148[44]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \axi_0_2_lcssa_reg_148[45]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \axi_0_2_lcssa_reg_148[46]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \axi_0_2_lcssa_reg_148[47]_i_2\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \axi_0_2_lcssa_reg_148[4]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \axi_0_2_lcssa_reg_148[5]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \axi_0_2_lcssa_reg_148[6]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \axi_0_2_lcssa_reg_148[7]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \axi_0_2_lcssa_reg_148[8]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \axi_0_2_lcssa_reg_148[9]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \axi_4_2_lcssa_reg_158[0]_i_1\ : label is "soft_lutpair296";
begin
  \axi_data_V_fu_108_reg[47]_0\(47 downto 0) <= \^axi_data_v_fu_108_reg[47]_0\(47 downto 0);
\SRL_SIG_reg[15][24]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD75A820"
    )
        port map (
      I0 => \p_0_3_0_0_0248379_lcssa395_fu_222_reg[0]\,
      I1 => \p_0_3_0_0_0248379_lcssa395_fu_222_reg[0]_0\(0),
      I2 => \^axi_data_v_fu_108_reg[47]_0\(40),
      I3 => \^axi_data_v_fu_108_reg[47]_0\(24),
      I4 => \^axi_data_v_fu_108_reg[47]_0\(16),
      O => \in\(0)
    );
\SRL_SIG_reg[15][25]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD75A820"
    )
        port map (
      I0 => \p_0_3_0_0_0248379_lcssa395_fu_222_reg[0]\,
      I1 => \p_0_3_0_0_0248379_lcssa395_fu_222_reg[0]_0\(0),
      I2 => \^axi_data_v_fu_108_reg[47]_0\(41),
      I3 => \^axi_data_v_fu_108_reg[47]_0\(25),
      I4 => \^axi_data_v_fu_108_reg[47]_0\(17),
      O => \in\(1)
    );
\SRL_SIG_reg[15][26]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD75A820"
    )
        port map (
      I0 => \p_0_3_0_0_0248379_lcssa395_fu_222_reg[0]\,
      I1 => \p_0_3_0_0_0248379_lcssa395_fu_222_reg[0]_0\(0),
      I2 => \^axi_data_v_fu_108_reg[47]_0\(42),
      I3 => \^axi_data_v_fu_108_reg[47]_0\(26),
      I4 => \^axi_data_v_fu_108_reg[47]_0\(18),
      O => \in\(2)
    );
\SRL_SIG_reg[15][27]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD75A820"
    )
        port map (
      I0 => \p_0_3_0_0_0248379_lcssa395_fu_222_reg[0]\,
      I1 => \p_0_3_0_0_0248379_lcssa395_fu_222_reg[0]_0\(0),
      I2 => \^axi_data_v_fu_108_reg[47]_0\(43),
      I3 => \^axi_data_v_fu_108_reg[47]_0\(27),
      I4 => \^axi_data_v_fu_108_reg[47]_0\(19),
      O => \in\(3)
    );
\SRL_SIG_reg[15][28]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD75A820"
    )
        port map (
      I0 => \p_0_3_0_0_0248379_lcssa395_fu_222_reg[0]\,
      I1 => \p_0_3_0_0_0248379_lcssa395_fu_222_reg[0]_0\(0),
      I2 => \^axi_data_v_fu_108_reg[47]_0\(44),
      I3 => \^axi_data_v_fu_108_reg[47]_0\(28),
      I4 => \^axi_data_v_fu_108_reg[47]_0\(20),
      O => \in\(4)
    );
\SRL_SIG_reg[15][29]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD75A820"
    )
        port map (
      I0 => \p_0_3_0_0_0248379_lcssa395_fu_222_reg[0]\,
      I1 => \p_0_3_0_0_0248379_lcssa395_fu_222_reg[0]_0\(0),
      I2 => \^axi_data_v_fu_108_reg[47]_0\(45),
      I3 => \^axi_data_v_fu_108_reg[47]_0\(29),
      I4 => \^axi_data_v_fu_108_reg[47]_0\(21),
      O => \in\(5)
    );
\SRL_SIG_reg[15][30]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD75A820"
    )
        port map (
      I0 => \p_0_3_0_0_0248379_lcssa395_fu_222_reg[0]\,
      I1 => \p_0_3_0_0_0248379_lcssa395_fu_222_reg[0]_0\(0),
      I2 => \^axi_data_v_fu_108_reg[47]_0\(46),
      I3 => \^axi_data_v_fu_108_reg[47]_0\(30),
      I4 => \^axi_data_v_fu_108_reg[47]_0\(22),
      O => \in\(6)
    );
\SRL_SIG_reg[15][31]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD75A820"
    )
        port map (
      I0 => \p_0_3_0_0_0248379_lcssa395_fu_222_reg[0]\,
      I1 => \p_0_3_0_0_0248379_lcssa395_fu_222_reg[0]_0\(0),
      I2 => \^axi_data_v_fu_108_reg[47]_0\(47),
      I3 => \^axi_data_v_fu_108_reg[47]_0\(31),
      I4 => \^axi_data_v_fu_108_reg[47]_0\(23),
      O => \in\(7)
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_29,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
\axi_0_2_lcssa_reg_148[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_0_2_lcssa_reg_148_reg[47]\(0),
      I1 => ap_NS_fsm13_out,
      I2 => \^axi_data_v_fu_108_reg[47]_0\(0),
      O => D(0)
    );
\axi_0_2_lcssa_reg_148[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_0_2_lcssa_reg_148_reg[47]\(10),
      I1 => ap_NS_fsm13_out,
      I2 => \^axi_data_v_fu_108_reg[47]_0\(10),
      O => D(10)
    );
\axi_0_2_lcssa_reg_148[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_0_2_lcssa_reg_148_reg[47]\(11),
      I1 => ap_NS_fsm13_out,
      I2 => \^axi_data_v_fu_108_reg[47]_0\(11),
      O => D(11)
    );
\axi_0_2_lcssa_reg_148[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_0_2_lcssa_reg_148_reg[47]\(12),
      I1 => ap_NS_fsm13_out,
      I2 => \^axi_data_v_fu_108_reg[47]_0\(12),
      O => D(12)
    );
\axi_0_2_lcssa_reg_148[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_0_2_lcssa_reg_148_reg[47]\(13),
      I1 => ap_NS_fsm13_out,
      I2 => \^axi_data_v_fu_108_reg[47]_0\(13),
      O => D(13)
    );
\axi_0_2_lcssa_reg_148[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_0_2_lcssa_reg_148_reg[47]\(14),
      I1 => ap_NS_fsm13_out,
      I2 => \^axi_data_v_fu_108_reg[47]_0\(14),
      O => D(14)
    );
\axi_0_2_lcssa_reg_148[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_0_2_lcssa_reg_148_reg[47]\(15),
      I1 => ap_NS_fsm13_out,
      I2 => \^axi_data_v_fu_108_reg[47]_0\(15),
      O => D(15)
    );
\axi_0_2_lcssa_reg_148[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_0_2_lcssa_reg_148_reg[47]\(16),
      I1 => ap_NS_fsm13_out,
      I2 => \^axi_data_v_fu_108_reg[47]_0\(16),
      O => D(16)
    );
\axi_0_2_lcssa_reg_148[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_0_2_lcssa_reg_148_reg[47]\(17),
      I1 => ap_NS_fsm13_out,
      I2 => \^axi_data_v_fu_108_reg[47]_0\(17),
      O => D(17)
    );
\axi_0_2_lcssa_reg_148[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_0_2_lcssa_reg_148_reg[47]\(18),
      I1 => ap_NS_fsm13_out,
      I2 => \^axi_data_v_fu_108_reg[47]_0\(18),
      O => D(18)
    );
\axi_0_2_lcssa_reg_148[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_0_2_lcssa_reg_148_reg[47]\(19),
      I1 => ap_NS_fsm13_out,
      I2 => \^axi_data_v_fu_108_reg[47]_0\(19),
      O => D(19)
    );
\axi_0_2_lcssa_reg_148[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_0_2_lcssa_reg_148_reg[47]\(1),
      I1 => ap_NS_fsm13_out,
      I2 => \^axi_data_v_fu_108_reg[47]_0\(1),
      O => D(1)
    );
\axi_0_2_lcssa_reg_148[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_0_2_lcssa_reg_148_reg[47]\(20),
      I1 => ap_NS_fsm13_out,
      I2 => \^axi_data_v_fu_108_reg[47]_0\(20),
      O => D(20)
    );
\axi_0_2_lcssa_reg_148[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_0_2_lcssa_reg_148_reg[47]\(21),
      I1 => ap_NS_fsm13_out,
      I2 => \^axi_data_v_fu_108_reg[47]_0\(21),
      O => D(21)
    );
\axi_0_2_lcssa_reg_148[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_0_2_lcssa_reg_148_reg[47]\(22),
      I1 => ap_NS_fsm13_out,
      I2 => \^axi_data_v_fu_108_reg[47]_0\(22),
      O => D(22)
    );
\axi_0_2_lcssa_reg_148[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_0_2_lcssa_reg_148_reg[47]\(23),
      I1 => ap_NS_fsm13_out,
      I2 => \^axi_data_v_fu_108_reg[47]_0\(23),
      O => D(23)
    );
\axi_0_2_lcssa_reg_148[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_0_2_lcssa_reg_148_reg[47]\(24),
      I1 => ap_NS_fsm13_out,
      I2 => \^axi_data_v_fu_108_reg[47]_0\(24),
      O => D(24)
    );
\axi_0_2_lcssa_reg_148[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_0_2_lcssa_reg_148_reg[47]\(25),
      I1 => ap_NS_fsm13_out,
      I2 => \^axi_data_v_fu_108_reg[47]_0\(25),
      O => D(25)
    );
\axi_0_2_lcssa_reg_148[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_0_2_lcssa_reg_148_reg[47]\(26),
      I1 => ap_NS_fsm13_out,
      I2 => \^axi_data_v_fu_108_reg[47]_0\(26),
      O => D(26)
    );
\axi_0_2_lcssa_reg_148[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_0_2_lcssa_reg_148_reg[47]\(27),
      I1 => ap_NS_fsm13_out,
      I2 => \^axi_data_v_fu_108_reg[47]_0\(27),
      O => D(27)
    );
\axi_0_2_lcssa_reg_148[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_0_2_lcssa_reg_148_reg[47]\(28),
      I1 => ap_NS_fsm13_out,
      I2 => \^axi_data_v_fu_108_reg[47]_0\(28),
      O => D(28)
    );
\axi_0_2_lcssa_reg_148[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_0_2_lcssa_reg_148_reg[47]\(29),
      I1 => ap_NS_fsm13_out,
      I2 => \^axi_data_v_fu_108_reg[47]_0\(29),
      O => D(29)
    );
\axi_0_2_lcssa_reg_148[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_0_2_lcssa_reg_148_reg[47]\(2),
      I1 => ap_NS_fsm13_out,
      I2 => \^axi_data_v_fu_108_reg[47]_0\(2),
      O => D(2)
    );
\axi_0_2_lcssa_reg_148[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_0_2_lcssa_reg_148_reg[47]\(30),
      I1 => ap_NS_fsm13_out,
      I2 => \^axi_data_v_fu_108_reg[47]_0\(30),
      O => D(30)
    );
\axi_0_2_lcssa_reg_148[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_0_2_lcssa_reg_148_reg[47]\(31),
      I1 => ap_NS_fsm13_out,
      I2 => \^axi_data_v_fu_108_reg[47]_0\(31),
      O => D(31)
    );
\axi_0_2_lcssa_reg_148[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_0_2_lcssa_reg_148_reg[47]\(32),
      I1 => ap_NS_fsm13_out,
      I2 => \^axi_data_v_fu_108_reg[47]_0\(32),
      O => D(32)
    );
\axi_0_2_lcssa_reg_148[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_0_2_lcssa_reg_148_reg[47]\(33),
      I1 => ap_NS_fsm13_out,
      I2 => \^axi_data_v_fu_108_reg[47]_0\(33),
      O => D(33)
    );
\axi_0_2_lcssa_reg_148[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_0_2_lcssa_reg_148_reg[47]\(34),
      I1 => ap_NS_fsm13_out,
      I2 => \^axi_data_v_fu_108_reg[47]_0\(34),
      O => D(34)
    );
\axi_0_2_lcssa_reg_148[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_0_2_lcssa_reg_148_reg[47]\(35),
      I1 => ap_NS_fsm13_out,
      I2 => \^axi_data_v_fu_108_reg[47]_0\(35),
      O => D(35)
    );
\axi_0_2_lcssa_reg_148[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_0_2_lcssa_reg_148_reg[47]\(36),
      I1 => ap_NS_fsm13_out,
      I2 => \^axi_data_v_fu_108_reg[47]_0\(36),
      O => D(36)
    );
\axi_0_2_lcssa_reg_148[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_0_2_lcssa_reg_148_reg[47]\(37),
      I1 => ap_NS_fsm13_out,
      I2 => \^axi_data_v_fu_108_reg[47]_0\(37),
      O => D(37)
    );
\axi_0_2_lcssa_reg_148[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_0_2_lcssa_reg_148_reg[47]\(38),
      I1 => ap_NS_fsm13_out,
      I2 => \^axi_data_v_fu_108_reg[47]_0\(38),
      O => D(38)
    );
\axi_0_2_lcssa_reg_148[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_0_2_lcssa_reg_148_reg[47]\(39),
      I1 => ap_NS_fsm13_out,
      I2 => \^axi_data_v_fu_108_reg[47]_0\(39),
      O => D(39)
    );
\axi_0_2_lcssa_reg_148[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_0_2_lcssa_reg_148_reg[47]\(3),
      I1 => ap_NS_fsm13_out,
      I2 => \^axi_data_v_fu_108_reg[47]_0\(3),
      O => D(3)
    );
\axi_0_2_lcssa_reg_148[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_0_2_lcssa_reg_148_reg[47]\(40),
      I1 => ap_NS_fsm13_out,
      I2 => \^axi_data_v_fu_108_reg[47]_0\(40),
      O => D(40)
    );
\axi_0_2_lcssa_reg_148[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_0_2_lcssa_reg_148_reg[47]\(41),
      I1 => ap_NS_fsm13_out,
      I2 => \^axi_data_v_fu_108_reg[47]_0\(41),
      O => D(41)
    );
\axi_0_2_lcssa_reg_148[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_0_2_lcssa_reg_148_reg[47]\(42),
      I1 => ap_NS_fsm13_out,
      I2 => \^axi_data_v_fu_108_reg[47]_0\(42),
      O => D(42)
    );
\axi_0_2_lcssa_reg_148[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_0_2_lcssa_reg_148_reg[47]\(43),
      I1 => ap_NS_fsm13_out,
      I2 => \^axi_data_v_fu_108_reg[47]_0\(43),
      O => D(43)
    );
\axi_0_2_lcssa_reg_148[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_0_2_lcssa_reg_148_reg[47]\(44),
      I1 => ap_NS_fsm13_out,
      I2 => \^axi_data_v_fu_108_reg[47]_0\(44),
      O => D(44)
    );
\axi_0_2_lcssa_reg_148[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_0_2_lcssa_reg_148_reg[47]\(45),
      I1 => ap_NS_fsm13_out,
      I2 => \^axi_data_v_fu_108_reg[47]_0\(45),
      O => D(45)
    );
\axi_0_2_lcssa_reg_148[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_0_2_lcssa_reg_148_reg[47]\(46),
      I1 => ap_NS_fsm13_out,
      I2 => \^axi_data_v_fu_108_reg[47]_0\(46),
      O => D(46)
    );
\axi_0_2_lcssa_reg_148[47]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_0_2_lcssa_reg_148_reg[47]\(47),
      I1 => ap_NS_fsm13_out,
      I2 => \^axi_data_v_fu_108_reg[47]_0\(47),
      O => D(47)
    );
\axi_0_2_lcssa_reg_148[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_0_2_lcssa_reg_148_reg[47]\(4),
      I1 => ap_NS_fsm13_out,
      I2 => \^axi_data_v_fu_108_reg[47]_0\(4),
      O => D(4)
    );
\axi_0_2_lcssa_reg_148[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_0_2_lcssa_reg_148_reg[47]\(5),
      I1 => ap_NS_fsm13_out,
      I2 => \^axi_data_v_fu_108_reg[47]_0\(5),
      O => D(5)
    );
\axi_0_2_lcssa_reg_148[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_0_2_lcssa_reg_148_reg[47]\(6),
      I1 => ap_NS_fsm13_out,
      I2 => \^axi_data_v_fu_108_reg[47]_0\(6),
      O => D(6)
    );
\axi_0_2_lcssa_reg_148[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_0_2_lcssa_reg_148_reg[47]\(7),
      I1 => ap_NS_fsm13_out,
      I2 => \^axi_data_v_fu_108_reg[47]_0\(7),
      O => D(7)
    );
\axi_0_2_lcssa_reg_148[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_0_2_lcssa_reg_148_reg[47]\(8),
      I1 => ap_NS_fsm13_out,
      I2 => \^axi_data_v_fu_108_reg[47]_0\(8),
      O => D(8)
    );
\axi_0_2_lcssa_reg_148[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_0_2_lcssa_reg_148_reg[47]\(9),
      I1 => ap_NS_fsm13_out,
      I2 => \^axi_data_v_fu_108_reg[47]_0\(9),
      O => D(9)
    );
\axi_4_2_lcssa_reg_158[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_last_V_2_reg_138,
      I1 => ap_NS_fsm13_out,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_eol_out,
      O => \axi_last_V_2_reg_138_reg[0]\
    );
\axi_data_V_fu_108_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_fu_1124_out,
      D => \axi_data_V_fu_108_reg[47]_1\(0),
      Q => \^axi_data_v_fu_108_reg[47]_0\(0),
      R => '0'
    );
\axi_data_V_fu_108_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_fu_1124_out,
      D => \axi_data_V_fu_108_reg[47]_1\(10),
      Q => \^axi_data_v_fu_108_reg[47]_0\(10),
      R => '0'
    );
\axi_data_V_fu_108_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_fu_1124_out,
      D => \axi_data_V_fu_108_reg[47]_1\(11),
      Q => \^axi_data_v_fu_108_reg[47]_0\(11),
      R => '0'
    );
\axi_data_V_fu_108_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_fu_1124_out,
      D => \axi_data_V_fu_108_reg[47]_1\(12),
      Q => \^axi_data_v_fu_108_reg[47]_0\(12),
      R => '0'
    );
\axi_data_V_fu_108_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_fu_1124_out,
      D => \axi_data_V_fu_108_reg[47]_1\(13),
      Q => \^axi_data_v_fu_108_reg[47]_0\(13),
      R => '0'
    );
\axi_data_V_fu_108_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_fu_1124_out,
      D => \axi_data_V_fu_108_reg[47]_1\(14),
      Q => \^axi_data_v_fu_108_reg[47]_0\(14),
      R => '0'
    );
\axi_data_V_fu_108_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_fu_1124_out,
      D => \axi_data_V_fu_108_reg[47]_1\(15),
      Q => \^axi_data_v_fu_108_reg[47]_0\(15),
      R => '0'
    );
\axi_data_V_fu_108_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_fu_1124_out,
      D => \axi_data_V_fu_108_reg[47]_1\(16),
      Q => \^axi_data_v_fu_108_reg[47]_0\(16),
      R => '0'
    );
\axi_data_V_fu_108_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_fu_1124_out,
      D => \axi_data_V_fu_108_reg[47]_1\(17),
      Q => \^axi_data_v_fu_108_reg[47]_0\(17),
      R => '0'
    );
\axi_data_V_fu_108_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_fu_1124_out,
      D => \axi_data_V_fu_108_reg[47]_1\(18),
      Q => \^axi_data_v_fu_108_reg[47]_0\(18),
      R => '0'
    );
\axi_data_V_fu_108_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_fu_1124_out,
      D => \axi_data_V_fu_108_reg[47]_1\(19),
      Q => \^axi_data_v_fu_108_reg[47]_0\(19),
      R => '0'
    );
\axi_data_V_fu_108_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_fu_1124_out,
      D => \axi_data_V_fu_108_reg[47]_1\(1),
      Q => \^axi_data_v_fu_108_reg[47]_0\(1),
      R => '0'
    );
\axi_data_V_fu_108_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_fu_1124_out,
      D => \axi_data_V_fu_108_reg[47]_1\(20),
      Q => \^axi_data_v_fu_108_reg[47]_0\(20),
      R => '0'
    );
\axi_data_V_fu_108_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_fu_1124_out,
      D => \axi_data_V_fu_108_reg[47]_1\(21),
      Q => \^axi_data_v_fu_108_reg[47]_0\(21),
      R => '0'
    );
\axi_data_V_fu_108_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_fu_1124_out,
      D => \axi_data_V_fu_108_reg[47]_1\(22),
      Q => \^axi_data_v_fu_108_reg[47]_0\(22),
      R => '0'
    );
\axi_data_V_fu_108_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_fu_1124_out,
      D => \axi_data_V_fu_108_reg[47]_1\(23),
      Q => \^axi_data_v_fu_108_reg[47]_0\(23),
      R => '0'
    );
\axi_data_V_fu_108_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_fu_1124_out,
      D => \axi_data_V_fu_108_reg[47]_1\(24),
      Q => \^axi_data_v_fu_108_reg[47]_0\(24),
      R => '0'
    );
\axi_data_V_fu_108_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_fu_1124_out,
      D => \axi_data_V_fu_108_reg[47]_1\(25),
      Q => \^axi_data_v_fu_108_reg[47]_0\(25),
      R => '0'
    );
\axi_data_V_fu_108_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_fu_1124_out,
      D => \axi_data_V_fu_108_reg[47]_1\(26),
      Q => \^axi_data_v_fu_108_reg[47]_0\(26),
      R => '0'
    );
\axi_data_V_fu_108_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_fu_1124_out,
      D => \axi_data_V_fu_108_reg[47]_1\(27),
      Q => \^axi_data_v_fu_108_reg[47]_0\(27),
      R => '0'
    );
\axi_data_V_fu_108_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_fu_1124_out,
      D => \axi_data_V_fu_108_reg[47]_1\(28),
      Q => \^axi_data_v_fu_108_reg[47]_0\(28),
      R => '0'
    );
\axi_data_V_fu_108_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_fu_1124_out,
      D => \axi_data_V_fu_108_reg[47]_1\(29),
      Q => \^axi_data_v_fu_108_reg[47]_0\(29),
      R => '0'
    );
\axi_data_V_fu_108_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_fu_1124_out,
      D => \axi_data_V_fu_108_reg[47]_1\(2),
      Q => \^axi_data_v_fu_108_reg[47]_0\(2),
      R => '0'
    );
\axi_data_V_fu_108_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_fu_1124_out,
      D => \axi_data_V_fu_108_reg[47]_1\(30),
      Q => \^axi_data_v_fu_108_reg[47]_0\(30),
      R => '0'
    );
\axi_data_V_fu_108_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_fu_1124_out,
      D => \axi_data_V_fu_108_reg[47]_1\(31),
      Q => \^axi_data_v_fu_108_reg[47]_0\(31),
      R => '0'
    );
\axi_data_V_fu_108_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_fu_1124_out,
      D => \axi_data_V_fu_108_reg[47]_1\(32),
      Q => \^axi_data_v_fu_108_reg[47]_0\(32),
      R => '0'
    );
\axi_data_V_fu_108_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_fu_1124_out,
      D => \axi_data_V_fu_108_reg[47]_1\(33),
      Q => \^axi_data_v_fu_108_reg[47]_0\(33),
      R => '0'
    );
\axi_data_V_fu_108_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_fu_1124_out,
      D => \axi_data_V_fu_108_reg[47]_1\(34),
      Q => \^axi_data_v_fu_108_reg[47]_0\(34),
      R => '0'
    );
\axi_data_V_fu_108_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_fu_1124_out,
      D => \axi_data_V_fu_108_reg[47]_1\(35),
      Q => \^axi_data_v_fu_108_reg[47]_0\(35),
      R => '0'
    );
\axi_data_V_fu_108_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_fu_1124_out,
      D => \axi_data_V_fu_108_reg[47]_1\(36),
      Q => \^axi_data_v_fu_108_reg[47]_0\(36),
      R => '0'
    );
\axi_data_V_fu_108_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_fu_1124_out,
      D => \axi_data_V_fu_108_reg[47]_1\(37),
      Q => \^axi_data_v_fu_108_reg[47]_0\(37),
      R => '0'
    );
\axi_data_V_fu_108_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_fu_1124_out,
      D => \axi_data_V_fu_108_reg[47]_1\(38),
      Q => \^axi_data_v_fu_108_reg[47]_0\(38),
      R => '0'
    );
\axi_data_V_fu_108_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_fu_1124_out,
      D => \axi_data_V_fu_108_reg[47]_1\(39),
      Q => \^axi_data_v_fu_108_reg[47]_0\(39),
      R => '0'
    );
\axi_data_V_fu_108_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_fu_1124_out,
      D => \axi_data_V_fu_108_reg[47]_1\(3),
      Q => \^axi_data_v_fu_108_reg[47]_0\(3),
      R => '0'
    );
\axi_data_V_fu_108_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_fu_1124_out,
      D => \axi_data_V_fu_108_reg[47]_1\(40),
      Q => \^axi_data_v_fu_108_reg[47]_0\(40),
      R => '0'
    );
\axi_data_V_fu_108_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_fu_1124_out,
      D => \axi_data_V_fu_108_reg[47]_1\(41),
      Q => \^axi_data_v_fu_108_reg[47]_0\(41),
      R => '0'
    );
\axi_data_V_fu_108_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_fu_1124_out,
      D => \axi_data_V_fu_108_reg[47]_1\(42),
      Q => \^axi_data_v_fu_108_reg[47]_0\(42),
      R => '0'
    );
\axi_data_V_fu_108_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_fu_1124_out,
      D => \axi_data_V_fu_108_reg[47]_1\(43),
      Q => \^axi_data_v_fu_108_reg[47]_0\(43),
      R => '0'
    );
\axi_data_V_fu_108_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_fu_1124_out,
      D => \axi_data_V_fu_108_reg[47]_1\(44),
      Q => \^axi_data_v_fu_108_reg[47]_0\(44),
      R => '0'
    );
\axi_data_V_fu_108_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_fu_1124_out,
      D => \axi_data_V_fu_108_reg[47]_1\(45),
      Q => \^axi_data_v_fu_108_reg[47]_0\(45),
      R => '0'
    );
\axi_data_V_fu_108_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_fu_1124_out,
      D => \axi_data_V_fu_108_reg[47]_1\(46),
      Q => \^axi_data_v_fu_108_reg[47]_0\(46),
      R => '0'
    );
\axi_data_V_fu_108_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_fu_1124_out,
      D => \axi_data_V_fu_108_reg[47]_1\(47),
      Q => \^axi_data_v_fu_108_reg[47]_0\(47),
      R => '0'
    );
\axi_data_V_fu_108_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_fu_1124_out,
      D => \axi_data_V_fu_108_reg[47]_1\(4),
      Q => \^axi_data_v_fu_108_reg[47]_0\(4),
      R => '0'
    );
\axi_data_V_fu_108_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_fu_1124_out,
      D => \axi_data_V_fu_108_reg[47]_1\(5),
      Q => \^axi_data_v_fu_108_reg[47]_0\(5),
      R => '0'
    );
\axi_data_V_fu_108_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_fu_1124_out,
      D => \axi_data_V_fu_108_reg[47]_1\(6),
      Q => \^axi_data_v_fu_108_reg[47]_0\(6),
      R => '0'
    );
\axi_data_V_fu_108_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_fu_1124_out,
      D => \axi_data_V_fu_108_reg[47]_1\(7),
      Q => \^axi_data_v_fu_108_reg[47]_0\(7),
      R => '0'
    );
\axi_data_V_fu_108_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_fu_1124_out,
      D => \axi_data_V_fu_108_reg[47]_1\(8),
      Q => \^axi_data_v_fu_108_reg[47]_0\(8),
      R => '0'
    );
\axi_data_V_fu_108_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_fu_1124_out,
      D => \axi_data_V_fu_108_reg[47]_1\(9),
      Q => \^axi_data_v_fu_108_reg[47]_0\(9),
      R => '0'
    );
\axi_last_V_fu_112_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_fu_1124_out,
      D => \axi_last_V_fu_112_reg[0]_0\,
      Q => \axi_last_V_fu_112_reg_n_5_[0]\,
      R => '0'
    );
\eol_0_lcssa_reg_169[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BA8A"
    )
        port map (
      I0 => eol_0_lcssa_reg_169,
      I1 => \eol_0_lcssa_reg_169_reg[0]_0\,
      I2 => Q(1),
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_eol_out,
      I4 => ap_NS_fsm13_out,
      O => \eol_0_lcssa_reg_169_reg[0]\
    );
\eol_reg_191_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_5,
      Q => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_eol_out,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init_28
     port map (
      B_V_data_1_sel_rd_reg => B_V_data_1_sel_rd_reg,
      B_V_data_1_sel_rd_reg_0(0) => B_V_data_1_sel_rd_reg_0(0),
      D(10 downto 0) => j_4_fu_237_p2(10 downto 0),
      E(0) => E(0),
      Q(1) => Q(2),
      Q(0) => Q(0),
      RSTC => RSTC,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_28,
      \ap_CS_fsm_reg[5]\ => \ap_CS_fsm_reg[5]\,
      \ap_CS_fsm_reg[5]_0\ => \ap_CS_fsm_reg[5]_0\,
      ap_NS_fsm13_out => ap_NS_fsm13_out,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_rst_n => ap_rst_n,
      \axi_last_V_fu_112_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_5,
      \eol_reg_191_reg[0]\ => \axi_last_V_fu_112_reg_n_5_[0]\,
      \eol_reg_191_reg[0]_0\ => \icmp_ln805_reg_455_reg_n_5_[0]\,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_s_axis_video_TREADY => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_s_axis_video_TREADY,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg0,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg_0(0) => axi_last_V_fu_1124_out,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg_1(0) => j_fu_104,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg_2(1 downto 0) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg_0(1 downto 0),
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg_3 => flow_control_loop_pipe_sequential_init_U_n_29,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg_4 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg_1,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_eol_out => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_eol_out,
      internal_empty_n4_out => internal_empty_n4_out,
      internal_empty_n_reg => internal_empty_n_reg,
      internal_full_n_reg => flow_control_loop_pipe_sequential_init_U_n_24,
      \j_fu_104[10]_i_4_0\(10 downto 0) => \j_fu_104[10]_i_4\(10 downto 0),
      \j_fu_104_reg[0]\ => \j_fu_104[10]_i_7_n_5\,
      \j_fu_104_reg[10]\(10) => \j_fu_104_reg_n_5_[10]\,
      \j_fu_104_reg[10]\(9) => \j_fu_104_reg_n_5_[9]\,
      \j_fu_104_reg[10]\(8) => \j_fu_104_reg_n_5_[8]\,
      \j_fu_104_reg[10]\(7) => \j_fu_104_reg_n_5_[7]\,
      \j_fu_104_reg[10]\(6) => \j_fu_104_reg_n_5_[6]\,
      \j_fu_104_reg[10]\(5) => \j_fu_104_reg_n_5_[5]\,
      \j_fu_104_reg[10]\(4) => \j_fu_104_reg_n_5_[4]\,
      \j_fu_104_reg[10]\(3) => \j_fu_104_reg_n_5_[3]\,
      \j_fu_104_reg[10]\(2) => \j_fu_104_reg_n_5_[2]\,
      \j_fu_104_reg[10]\(1) => \j_fu_104_reg_n_5_[1]\,
      \j_fu_104_reg[10]\(0) => \j_fu_104_reg_n_5_[0]\,
      p_0_0_0_0_0242373_lcssa386_fu_2100 => p_0_0_0_0_0242373_lcssa386_fu_2100,
      s_axis_video_TVALID_int_regslice => s_axis_video_TVALID_int_regslice,
      sof_fu_110 => sof_fu_110,
      srcYUV_empty_n => srcYUV_empty_n,
      srcYUV_full_n => srcYUV_full_n
    );
\icmp_ln805_reg_455_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_24,
      Q => \icmp_ln805_reg_455_reg_n_5_[0]\,
      R => '0'
    );
\j_fu_104[10]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \icmp_ln805_reg_455_reg_n_5_[0]\,
      I1 => ap_enable_reg_pp0_iter1,
      O => \j_fu_104[10]_i_7_n_5\
    );
\j_fu_104_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_104,
      D => j_4_fu_237_p2(0),
      Q => \j_fu_104_reg_n_5_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_28
    );
\j_fu_104_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_104,
      D => j_4_fu_237_p2(10),
      Q => \j_fu_104_reg_n_5_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_28
    );
\j_fu_104_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_104,
      D => j_4_fu_237_p2(1),
      Q => \j_fu_104_reg_n_5_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_28
    );
\j_fu_104_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_104,
      D => j_4_fu_237_p2(2),
      Q => \j_fu_104_reg_n_5_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_28
    );
\j_fu_104_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_104,
      D => j_4_fu_237_p2(3),
      Q => \j_fu_104_reg_n_5_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_28
    );
\j_fu_104_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_104,
      D => j_4_fu_237_p2(4),
      Q => \j_fu_104_reg_n_5_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_28
    );
\j_fu_104_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_104,
      D => j_4_fu_237_p2(5),
      Q => \j_fu_104_reg_n_5_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_28
    );
\j_fu_104_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_104,
      D => j_4_fu_237_p2(6),
      Q => \j_fu_104_reg_n_5_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_28
    );
\j_fu_104_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_104,
      D => j_4_fu_237_p2(7),
      Q => \j_fu_104_reg_n_5_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_28
    );
\j_fu_104_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_104,
      D => j_4_fu_237_p2(8),
      Q => \j_fu_104_reg_n_5_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_28
    );
\j_fu_104_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_104,
      D => j_4_fu_237_p2(9),
      Q => \j_fu_104_reg_n_5_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_28
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_MultiPixStream2AXIvideo is
  port (
    fid : out STD_LOGIC;
    \i_fu_100_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TUSER : out STD_LOGIC;
    grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TLAST : out STD_LOGIC;
    phi_ln991_loc_fu_116 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln936_reg_401_reg[0]\ : out STD_LOGIC;
    \icmp_ln936_reg_401_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \j_fu_110_reg[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \j_fu_110_reg[4]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_v_tpgHlsDataFlow_fu_331_ap_done : out STD_LOGIC;
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_done_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    RSTC : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \tmp_user_V_reg_186_reg[0]\ : in STD_LOGIC;
    ap_done_reg_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_video_TREADY_int_regslice : in STD_LOGIC;
    ovrlayYUV_empty_n : in STD_LOGIC;
    \icmp_ln936_reg_401_reg[0]_1\ : in STD_LOGIC;
    \tmp_last_V_reg_405[0]_i_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln936_reg_401_reg[0]_2\ : in STD_LOGIC;
    \tmp_last_V_reg_405_reg[0]\ : in STD_LOGIC;
    \tmp_last_V_reg_405[0]_i_3\ : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_start : in STD_LOGIC;
    \ap_CS_fsm_reg[3]_1\ : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_1\ : in STD_LOGIC;
    fid_INST_0_i_1_0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_done_reg_reg_1 : in STD_LOGIC;
    grp_v_tpgHlsDataFlow_fu_331_ap_ready : in STD_LOGIC;
    \tmp_last_V_reg_405_reg[0]_0\ : in STD_LOGIC;
    \tmp_last_V_reg_405_reg[0]_1\ : in STD_LOGIC;
    \tmp_last_V_reg_405_reg[0]_2\ : in STD_LOGIC;
    \empty_fu_104_reg[0]_0\ : in STD_LOGIC;
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_done : in STD_LOGIC
  );
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_MultiPixStream2AXIvideo;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_MultiPixStream2AXIvideo is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[3]_i_2__1_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_done_reg : STD_LOGIC;
  signal ap_done_reg_i_1_n_5 : STD_LOGIC;
  signal counter : STD_LOGIC_VECTOR ( 0 to 0 );
  signal counter_loc_0_fu_112_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal empty_fu_104 : STD_LOGIC;
  signal \empty_fu_104[0]_i_1_n_5\ : STD_LOGIC;
  signal \^fid\ : STD_LOGIC;
  signal fidStored : STD_LOGIC;
  signal \fidStored[0]_i_1_n_5\ : STD_LOGIC;
  signal fid_INST_0_i_1_n_5 : STD_LOGIC;
  signal fid_INST_0_i_2_n_5 : STD_LOGIC;
  signal fid_INST_0_i_3_n_5 : STD_LOGIC;
  signal fid_preg : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_ap_start_reg : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_n_21 : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_n_22 : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_n_23 : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_n_24 : STD_LOGIC;
  signal \^grp_v_tpghlsdataflow_fu_331_ap_done\ : STD_LOGIC;
  signal i_2_fu_294_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \i_2_fu_294_p2_carry__0_n_11\ : STD_LOGIC;
  signal \i_2_fu_294_p2_carry__0_n_12\ : STD_LOGIC;
  signal i_2_fu_294_p2_carry_n_10 : STD_LOGIC;
  signal i_2_fu_294_p2_carry_n_11 : STD_LOGIC;
  signal i_2_fu_294_p2_carry_n_12 : STD_LOGIC;
  signal i_2_fu_294_p2_carry_n_5 : STD_LOGIC;
  signal i_2_fu_294_p2_carry_n_6 : STD_LOGIC;
  signal i_2_fu_294_p2_carry_n_7 : STD_LOGIC;
  signal i_2_fu_294_p2_carry_n_8 : STD_LOGIC;
  signal i_2_fu_294_p2_carry_n_9 : STD_LOGIC;
  signal i_2_reg_450 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal i_fu_100 : STD_LOGIC_VECTOR ( 11 downto 6 );
  signal \^i_fu_100_reg[5]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^phi_ln991_loc_fu_116\ : STD_LOGIC;
  signal sof_fu_108 : STD_LOGIC;
  signal \sof_fu_108[0]_i_1_n_5\ : STD_LOGIC;
  signal \NLW_i_2_fu_294_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_i_2_fu_294_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__4\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_2__1\ : label is "soft_lutpair336";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of ap_done_reg_i_2 : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \fidStored[0]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of fid_INST_0 : label is "soft_lutpair335";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of i_2_fu_294_p2_carry : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of i_2_fu_294_p2_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \i_2_fu_294_p2_carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \i_2_fu_294_p2_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_3__0\ : label is "soft_lutpair336";
begin
  Q(0) <= \^q\(0);
  SR(0) <= \^sr\(0);
  fid <= \^fid\;
  grp_v_tpgHlsDataFlow_fu_331_ap_done <= \^grp_v_tpghlsdataflow_fu_331_ap_done\;
  \i_fu_100_reg[5]_0\(5 downto 0) <= \^i_fu_100_reg[5]_0\(5 downto 0);
  phi_ln991_loc_fu_116 <= \^phi_ln991_loc_fu_116\;
\ap_CS_fsm[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FF2222"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => fid_INST_0_i_1_n_5,
      I2 => ap_done_reg,
      I3 => MultiPixStream2AXIvideo_U0_ap_start,
      I4 => \ap_CS_fsm_reg_n_5_[0]\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => ap_done_reg,
      I2 => MultiPixStream2AXIvideo_U0_ap_start,
      I3 => \ap_CS_fsm_reg_n_5_[0]\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[3]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => fid_INST_0_i_1_n_5,
      O => \ap_CS_fsm[3]_i_2__1_n_5\
    );
\ap_CS_fsm[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAABAAABAAFFAA"
    )
        port map (
      I0 => ap_done_reg_reg_0(0),
      I1 => \^grp_v_tpghlsdataflow_fu_331_ap_done\,
      I2 => ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_done,
      I3 => ap_done_reg_reg_0(1),
      I4 => ap_done_reg_reg_1,
      I5 => grp_v_tpgHlsDataFlow_fu_331_ap_ready,
      O => \ap_CS_fsm_reg[3]_0\(0)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_5_[0]\,
      S => RSTC
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => RSTC
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \^q\(0),
      R => RSTC
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => RSTC
    );
ap_done_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08080888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^grp_v_tpghlsdataflow_fu_331_ap_done\,
      I2 => ap_done_reg_reg_0(1),
      I3 => ap_done_reg_reg_1,
      I4 => grp_v_tpgHlsDataFlow_fu_331_ap_ready,
      O => ap_done_reg_i_1_n_5
    );
ap_done_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => fid_INST_0_i_1_n_5,
      I2 => ap_done_reg,
      O => \^grp_v_tpghlsdataflow_fu_331_ap_done\
    );
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_reg_i_1_n_5,
      Q => ap_done_reg,
      R => '0'
    );
ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_done_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^grp_v_tpghlsdataflow_fu_331_ap_done\,
      I1 => ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_done,
      O => ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_done_reg
    );
\counter_loc_0_fu_112_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_n_21,
      Q => counter_loc_0_fu_112_reg(0),
      R => '0'
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_n_24,
      Q => counter(0),
      R => '0'
    );
\empty_fu_104[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFECEFEFE0ECE0E0"
    )
        port map (
      I0 => fidStored,
      I1 => \empty_fu_104_reg[0]_0\,
      I2 => \^sr\(0),
      I3 => \ap_CS_fsm_reg[3]_1\,
      I4 => ap_CS_fsm_state4,
      I5 => empty_fu_104,
      O => \empty_fu_104[0]_i_1_n_5\
    );
\empty_fu_104_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_fu_104[0]_i_1_n_5\,
      Q => empty_fu_104,
      R => '0'
    );
\fidStored[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => fid_INST_0_i_1_n_5,
      I2 => empty_fu_104,
      I3 => fidStored,
      O => \fidStored[0]_i_1_n_5\
    );
\fidStored_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \fidStored[0]_i_1_n_5\,
      Q => fidStored,
      R => '0'
    );
fid_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => fid_INST_0_i_1_n_5,
      I2 => empty_fu_104,
      I3 => fid_preg,
      O => \^fid\
    );
fid_INST_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => fid_INST_0_i_2_n_5,
      I1 => fid_INST_0_i_3_n_5,
      I2 => \ap_CS_fsm_reg[0]_0\,
      I3 => \ap_CS_fsm_reg[0]_1\,
      O => fid_INST_0_i_1_n_5
    );
fid_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => i_fu_100(6),
      I1 => fid_INST_0_i_1_0(0),
      I2 => fid_INST_0_i_1_0(2),
      I3 => i_fu_100(8),
      I4 => fid_INST_0_i_1_0(1),
      I5 => i_fu_100(7),
      O => fid_INST_0_i_2_n_5
    );
fid_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => i_fu_100(9),
      I1 => fid_INST_0_i_1_0(3),
      I2 => fid_INST_0_i_1_0(4),
      I3 => i_fu_100(10),
      I4 => fid_INST_0_i_1_0(5),
      I5 => i_fu_100(11),
      O => fid_INST_0_i_3_n_5
    );
\fid_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^fid\,
      Q => fid_preg,
      R => RSTC
    );
grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2
     port map (
      D(1 downto 0) => ap_NS_fsm(3 downto 2),
      E(0) => E(0),
      Q(0) => \^q\(0),
      RSTC => RSTC,
      SR(0) => \^sr\(0),
      \ap_CS_fsm_reg[3]_0\ => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_n_23,
      \ap_CS_fsm_reg[3]_1\ => \ap_CS_fsm[3]_i_2__1_n_5\,
      \ap_CS_fsm_reg[3]_2\ => \ap_CS_fsm_reg[3]_1\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg_0(0) => ap_done_reg_reg_0(1),
      ap_rst_n => ap_rst_n,
      counter(0) => counter(0),
      counter_loc_0_fu_112_reg(0) => counter_loc_0_fu_112_reg(0),
      counter_loc_0_fu_112_reg_0_sp_1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_n_24,
      \counter_reg[0]\ => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_n_21,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_ap_start_reg => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_ap_start_reg,
      grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TLAST => grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TLAST,
      grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TUSER => grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TUSER,
      \icmp_ln936_reg_401_reg[0]_0\ => \icmp_ln936_reg_401_reg[0]\,
      \icmp_ln936_reg_401_reg[0]_1\ => \icmp_ln936_reg_401_reg[0]_0\,
      \icmp_ln936_reg_401_reg[0]_2\ => \icmp_ln936_reg_401_reg[0]_1\,
      \icmp_ln936_reg_401_reg[0]_3\ => \icmp_ln936_reg_401_reg[0]_2\,
      \j_fu_110_reg[10]_0\(7 downto 0) => \j_fu_110_reg[10]\(7 downto 0),
      \j_fu_110_reg[4]_0\ => \j_fu_110_reg[4]\,
      m_axis_video_TREADY_int_regslice => m_axis_video_TREADY_int_regslice,
      ovrlayYUV_empty_n => ovrlayYUV_empty_n,
      phi_ln991_loc_fu_116 => \^phi_ln991_loc_fu_116\,
      \phi_ln991_reg_198_reg[0]_0\ => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_n_22,
      shiftReg_ce => shiftReg_ce,
      sof_fu_108 => sof_fu_108,
      \tmp_last_V_reg_405[0]_i_2_0\(7 downto 0) => \tmp_last_V_reg_405[0]_i_2\(7 downto 0),
      \tmp_last_V_reg_405[0]_i_3\ => \tmp_last_V_reg_405[0]_i_3\,
      \tmp_last_V_reg_405_reg[0]_0\ => \tmp_last_V_reg_405_reg[0]\,
      \tmp_last_V_reg_405_reg[0]_1\ => \tmp_last_V_reg_405_reg[0]_0\,
      \tmp_last_V_reg_405_reg[0]_2\ => \tmp_last_V_reg_405_reg[0]_1\,
      \tmp_last_V_reg_405_reg[0]_3\ => \tmp_last_V_reg_405_reg[0]_2\,
      \tmp_user_V_reg_186_reg[0]_0\ => \tmp_user_V_reg_186_reg[0]\
    );
grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_n_23,
      Q => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_ap_start_reg,
      R => RSTC
    );
i_2_fu_294_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => \^i_fu_100_reg[5]_0\(0),
      CI_TOP => '0',
      CO(7) => i_2_fu_294_p2_carry_n_5,
      CO(6) => i_2_fu_294_p2_carry_n_6,
      CO(5) => i_2_fu_294_p2_carry_n_7,
      CO(4) => i_2_fu_294_p2_carry_n_8,
      CO(3) => i_2_fu_294_p2_carry_n_9,
      CO(2) => i_2_fu_294_p2_carry_n_10,
      CO(1) => i_2_fu_294_p2_carry_n_11,
      CO(0) => i_2_fu_294_p2_carry_n_12,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => i_2_fu_294_p2(8 downto 1),
      S(7 downto 5) => i_fu_100(8 downto 6),
      S(4 downto 0) => \^i_fu_100_reg[5]_0\(5 downto 1)
    );
\i_2_fu_294_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => i_2_fu_294_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_i_2_fu_294_p2_carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \i_2_fu_294_p2_carry__0_n_11\,
      CO(0) => \i_2_fu_294_p2_carry__0_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => \NLW_i_2_fu_294_p2_carry__0_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => i_2_fu_294_p2(11 downto 9),
      S(7 downto 3) => B"00000",
      S(2 downto 0) => i_fu_100(11 downto 9)
    );
\i_2_reg_450[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^i_fu_100_reg[5]_0\(0),
      O => i_2_fu_294_p2(0)
    );
\i_2_reg_450_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_2_fu_294_p2(0),
      Q => i_2_reg_450(0),
      R => '0'
    );
\i_2_reg_450_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_2_fu_294_p2(10),
      Q => i_2_reg_450(10),
      R => '0'
    );
\i_2_reg_450_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_2_fu_294_p2(11),
      Q => i_2_reg_450(11),
      R => '0'
    );
\i_2_reg_450_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_2_fu_294_p2(1),
      Q => i_2_reg_450(1),
      R => '0'
    );
\i_2_reg_450_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_2_fu_294_p2(2),
      Q => i_2_reg_450(2),
      R => '0'
    );
\i_2_reg_450_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_2_fu_294_p2(3),
      Q => i_2_reg_450(3),
      R => '0'
    );
\i_2_reg_450_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_2_fu_294_p2(4),
      Q => i_2_reg_450(4),
      R => '0'
    );
\i_2_reg_450_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_2_fu_294_p2(5),
      Q => i_2_reg_450(5),
      R => '0'
    );
\i_2_reg_450_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_2_fu_294_p2(6),
      Q => i_2_reg_450(6),
      R => '0'
    );
\i_2_reg_450_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_2_fu_294_p2(7),
      Q => i_2_reg_450(7),
      R => '0'
    );
\i_2_reg_450_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_2_fu_294_p2(8),
      Q => i_2_reg_450(8),
      R => '0'
    );
\i_2_reg_450_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_2_fu_294_p2(9),
      Q => i_2_reg_450(9),
      R => '0'
    );
\i_fu_100[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[0]\,
      I1 => MultiPixStream2AXIvideo_U0_ap_start,
      I2 => ap_done_reg,
      O => \^sr\(0)
    );
\i_fu_100_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_2_reg_450(0),
      Q => \^i_fu_100_reg[5]_0\(0),
      R => \^sr\(0)
    );
\i_fu_100_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_2_reg_450(10),
      Q => i_fu_100(10),
      R => \^sr\(0)
    );
\i_fu_100_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_2_reg_450(11),
      Q => i_fu_100(11),
      R => \^sr\(0)
    );
\i_fu_100_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_2_reg_450(1),
      Q => \^i_fu_100_reg[5]_0\(1),
      R => \^sr\(0)
    );
\i_fu_100_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_2_reg_450(2),
      Q => \^i_fu_100_reg[5]_0\(2),
      R => \^sr\(0)
    );
\i_fu_100_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_2_reg_450(3),
      Q => \^i_fu_100_reg[5]_0\(3),
      R => \^sr\(0)
    );
\i_fu_100_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_2_reg_450(4),
      Q => \^i_fu_100_reg[5]_0\(4),
      R => \^sr\(0)
    );
\i_fu_100_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_2_reg_450(5),
      Q => \^i_fu_100_reg[5]_0\(5),
      R => \^sr\(0)
    );
\i_fu_100_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_2_reg_450(6),
      Q => i_fu_100(6),
      R => \^sr\(0)
    );
\i_fu_100_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_2_reg_450(7),
      Q => i_fu_100(7),
      R => \^sr\(0)
    );
\i_fu_100_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_2_reg_450(8),
      Q => i_fu_100(8),
      R => \^sr\(0)
    );
\i_fu_100_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_2_reg_450(9),
      Q => i_fu_100(9),
      R => \^sr\(0)
    );
\mOutPtr[1]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => fid_INST_0_i_1_n_5,
      I2 => MultiPixStream2AXIvideo_U0_ap_start,
      O => \ap_CS_fsm_reg[1]_0\
    );
\phi_ln991_loc_fu_116_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_n_22,
      Q => \^phi_ln991_loc_fu_116\,
      R => '0'
    );
\sof_fu_108[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0FFD0D0D0D0D0D0"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => \ap_CS_fsm_reg[3]_1\,
      I2 => sof_fu_108,
      I3 => ap_done_reg,
      I4 => MultiPixStream2AXIvideo_U0_ap_start,
      I5 => \ap_CS_fsm_reg_n_5_[0]\,
      O => \sof_fu_108[0]_i_1_n_5\
    );
\sof_fu_108_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sof_fu_108[0]_i_1_n_5\,
      Q => sof_fu_108,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1 is
begin
design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_1_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_1
     port map (
      B(14 downto 0) => B(14 downto 0),
      D(15 downto 0) => D(15 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_fifo_w48_d16_S is
  port (
    bckgndYUV_full_n : out STD_LOGIC;
    bckgndYUV_empty_n : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    internal_empty_n4_out : in STD_LOGIC;
    \mOutPtr_reg[3]_0\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    RSTC : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_fifo_w48_d16_S;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_fifo_w48_d16_S is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^bckgndyuv_empty_n\ : STD_LOGIC;
  signal \^bckgndyuv_full_n\ : STD_LOGIC;
  signal internal_empty_n_i_1_n_5 : STD_LOGIC;
  signal \internal_empty_n_i_2__1_n_5\ : STD_LOGIC;
  signal internal_full_n_i_1_n_5 : STD_LOGIC;
  signal \internal_full_n_i_2__2_n_5\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[4]_i_2_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 4 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__2\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1\ : label is "soft_lutpair337";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  bckgndYUV_empty_n <= \^bckgndyuv_empty_n\;
  bckgndYUV_full_n <= \^bckgndyuv_full_n\;
U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_fifo_w48_d16_S_shiftReg_27
     port map (
      Q(4 downto 2) => mOutPtr_reg(4 downto 2),
      Q(1 downto 0) => \^q\(1 downto 0),
      ap_clk => ap_clk,
      \in\(47 downto 0) => \in\(47 downto 0),
      \out\(47 downto 0) => \out\(47 downto 0),
      shiftReg_ce => shiftReg_ce
    );
internal_empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFDF0000000000"
    )
        port map (
      I0 => \internal_empty_n_i_2__1_n_5\,
      I1 => mOutPtr_reg(4),
      I2 => internal_empty_n_reg_0,
      I3 => internal_empty_n4_out,
      I4 => \^bckgndyuv_empty_n\,
      I5 => ap_rst_n,
      O => internal_empty_n_i_1_n_5
    );
\internal_empty_n_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => \internal_empty_n_i_2__1_n_5\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_empty_n_i_1_n_5,
      Q => \^bckgndyuv_empty_n\,
      R => '0'
    );
internal_full_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDFFD5DD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^bckgndyuv_full_n\,
      I2 => \internal_full_n_i_2__2_n_5\,
      I3 => shiftReg_ce,
      I4 => internal_full_n_reg_0,
      O => internal_full_n_i_1_n_5
    );
\internal_full_n_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF7F"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => \^q\(1),
      I2 => mOutPtr_reg(3),
      I3 => mOutPtr_reg(4),
      I4 => \^q\(0),
      O => \internal_full_n_i_2__2_n_5\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_full_n_i_1_n_5,
      Q => \^bckgndyuv_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \mOutPtr[0]_i_1__0_n_5\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B4D2"
    )
        port map (
      I0 => \mOutPtr_reg[3]_0\,
      I1 => \^q\(0),
      I2 => mOutPtr_reg(2),
      I3 => \^q\(1),
      O => \mOutPtr[2]_i_1_n_5\
    );
\mOutPtr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F708EF10"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \mOutPtr_reg[3]_0\,
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_1_n_5\
    );
\mOutPtr[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA96AAAAAAA"
    )
        port map (
      I0 => mOutPtr_reg(4),
      I1 => mOutPtr_reg(3),
      I2 => mOutPtr_reg(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \mOutPtr_reg[3]_0\,
      O => \mOutPtr[4]_i_2_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__0_n_5\,
      Q => \^q\(0),
      S => RSTC
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \^q\(1),
      S => RSTC
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_1_n_5\,
      Q => mOutPtr_reg(2),
      S => RSTC
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[3]_i_1_n_5\,
      Q => mOutPtr_reg(3),
      S => RSTC
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[4]_i_2_n_5\,
      Q => mOutPtr_reg(4),
      S => RSTC
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_fifo_w48_d16_S_4 is
  port (
    ovrlayYUV_full_n : out STD_LOGIC;
    ovrlayYUV_empty_n : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    \int_colorFormat_reg[0]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    \mOutPtr_reg[4]_0\ : in STD_LOGIC;
    m_axis_video_TREADY_int_regslice : in STD_LOGIC;
    \B_V_data_1_state[0]_i_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_A_reg[16]\ : in STD_LOGIC;
    \B_V_data_1_payload_A_reg[16]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_A_reg[47]\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    RSTC : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_fifo_w48_d16_S_4 : entity is "design_1_v_tpg_0_0_fifo_w48_d16_S";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_fifo_w48_d16_S_4;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_fifo_w48_d16_S_4 is
  signal \internal_empty_n_i_1__2_n_5\ : STD_LOGIC;
  signal internal_empty_n_i_2_n_5 : STD_LOGIC;
  signal \internal_full_n_i_1__2_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_2__3_n_5\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__1_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__1_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__1_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__1_n_5\ : STD_LOGIC;
  signal \mOutPtr[4]_i_2__0_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^ovrlayyuv_empty_n\ : STD_LOGIC;
  signal \^ovrlayyuv_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__3\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__1\ : label is "soft_lutpair339";
begin
  ovrlayYUV_empty_n <= \^ovrlayyuv_empty_n\;
  ovrlayYUV_full_n <= \^ovrlayyuv_full_n\;
\B_V_data_1_state[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^ovrlayyuv_empty_n\,
      I1 => m_axis_video_TREADY_int_regslice,
      I2 => \B_V_data_1_state[0]_i_2\(0),
      I3 => Q(0),
      O => internal_empty_n_reg_0
    );
U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_fifo_w48_d16_S_shiftReg_26
     port map (
      \B_V_data_1_payload_A_reg[16]\ => \B_V_data_1_payload_A_reg[16]\,
      \B_V_data_1_payload_A_reg[16]_0\(0) => \B_V_data_1_payload_A_reg[16]_0\(0),
      \B_V_data_1_payload_A_reg[47]\(47 downto 0) => \B_V_data_1_payload_A_reg[47]\(47 downto 0),
      Q(4 downto 0) => mOutPtr_reg(4 downto 0),
      ap_clk => ap_clk,
      \int_colorFormat_reg[0]\(15 downto 0) => \int_colorFormat_reg[0]\(15 downto 0),
      \out\(47 downto 0) => \out\(47 downto 0),
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA200000"
    )
        port map (
      I0 => internal_empty_n_i_2_n_5,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => shiftReg_ce,
      I3 => \^ovrlayyuv_empty_n\,
      I4 => ap_rst_n,
      O => \internal_empty_n_i_1__2_n_5\
    );
internal_empty_n_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \mOutPtr_reg[4]_0\,
      I3 => mOutPtr_reg(4),
      I4 => mOutPtr_reg(2),
      I5 => mOutPtr_reg(3),
      O => internal_empty_n_i_2_n_5
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__2_n_5\,
      Q => \^ovrlayyuv_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDFFD5DD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^ovrlayyuv_full_n\,
      I2 => \internal_full_n_i_2__3_n_5\,
      I3 => shiftReg_ce,
      I4 => \mOutPtr_reg[1]_0\,
      O => \internal_full_n_i_1__2_n_5\
    );
\internal_full_n_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF7F"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(3),
      I3 => mOutPtr_reg(4),
      I4 => mOutPtr_reg(0),
      O => \internal_full_n_i_2__3_n_5\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__2_n_5\,
      Q => \^ovrlayyuv_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__1_n_5\
    );
\mOutPtr[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => \mOutPtr_reg[1]_0\,
      I2 => shiftReg_ce,
      I3 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__1_n_5\
    );
\mOutPtr[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4FB0FB04"
    )
        port map (
      I0 => shiftReg_ce,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(2),
      I4 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__1_n_5\
    );
\mOutPtr[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77F78808FFEF0010"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \mOutPtr_reg[1]_0\,
      I3 => shiftReg_ce,
      I4 => mOutPtr_reg(3),
      I5 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_1__1_n_5\
    );
\mOutPtr[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA96AAAAAAA"
    )
        port map (
      I0 => mOutPtr_reg(4),
      I1 => mOutPtr_reg(3),
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      I4 => mOutPtr_reg(0),
      I5 => \mOutPtr_reg[4]_0\,
      O => \mOutPtr[4]_i_2__0_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__1_n_5\,
      Q => mOutPtr_reg(0),
      S => RSTC
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__1_n_5\,
      Q => mOutPtr_reg(1),
      S => RSTC
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_1__1_n_5\,
      Q => mOutPtr_reg(2),
      S => RSTC
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[3]_i_1__1_n_5\,
      Q => mOutPtr_reg(3),
      S => RSTC
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[4]_i_2__0_n_5\,
      Q => mOutPtr_reg(4),
      S => RSTC
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_fifo_w48_d16_S_5 is
  port (
    srcYUV_full_n : out STD_LOGIC;
    srcYUV_empty_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    ap_clk : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    p_0_0_0_0_0242373_lcssa386_fu_2100 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_empty_n4_out : in STD_LOGIC;
    \mOutPtr_reg[3]_0\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    RSTC : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_fifo_w48_d16_S_5 : entity is "design_1_v_tpg_0_0_fifo_w48_d16_S";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_fifo_w48_d16_S_5;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_fifo_w48_d16_S_5 is
  signal \internal_empty_n_i_1__0_n_5\ : STD_LOGIC;
  signal \internal_empty_n_i_2__0_n_5\ : STD_LOGIC;
  signal \internal_empty_n_i_3__0_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_1__0_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_2__1_n_5\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__3_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__0_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__0_n_5\ : STD_LOGIC;
  signal \mOutPtr[4]_i_2__1_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^srcyuv_empty_n\ : STD_LOGIC;
  signal \^srcyuv_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__0\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__1\ : label is "soft_lutpair341";
begin
  srcYUV_empty_n <= \^srcyuv_empty_n\;
  srcYUV_full_n <= \^srcyuv_full_n\;
U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_fifo_w48_d16_S_shiftReg
     port map (
      Q(4 downto 0) => mOutPtr_reg(4 downto 0),
      ap_clk => ap_clk,
      \in\(47 downto 0) => \in\(47 downto 0),
      \out\(47 downto 0) => \out\(47 downto 0),
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFE0000000000"
    )
        port map (
      I0 => mOutPtr_reg(4),
      I1 => \internal_empty_n_i_2__0_n_5\,
      I2 => \internal_empty_n_i_3__0_n_5\,
      I3 => internal_empty_n4_out,
      I4 => \^srcyuv_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__0_n_5\
    );
\internal_empty_n_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => \internal_empty_n_i_2__0_n_5\
    );
\internal_empty_n_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF7"
    )
        port map (
      I0 => \^srcyuv_empty_n\,
      I1 => p_0_0_0_0_0242373_lcssa386_fu_2100,
      I2 => shiftReg_ce,
      I3 => mOutPtr_reg(0),
      I4 => mOutPtr_reg(1),
      O => \internal_empty_n_i_3__0_n_5\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__0_n_5\,
      Q => \^srcyuv_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF8A8A8AFFFFFFFF"
    )
        port map (
      I0 => \^srcyuv_full_n\,
      I1 => \internal_full_n_i_2__1_n_5\,
      I2 => shiftReg_ce,
      I3 => p_0_0_0_0_0242373_lcssa386_fu_2100,
      I4 => \^srcyuv_empty_n\,
      I5 => ap_rst_n,
      O => \internal_full_n_i_1__0_n_5\
    );
\internal_full_n_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBFFF"
    )
        port map (
      I0 => mOutPtr_reg(4),
      I1 => mOutPtr_reg(3),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(2),
      I4 => mOutPtr_reg(0),
      O => \internal_full_n_i_2__1_n_5\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__0_n_5\,
      Q => \^srcyuv_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1_n_5\
    );
\mOutPtr[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65559AAA"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => shiftReg_ce,
      I2 => p_0_0_0_0_0242373_lcssa386_fu_2100,
      I3 => \^srcyuv_empty_n\,
      I4 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__3_n_5\
    );
\mOutPtr[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FFF700FFF70008"
    )
        port map (
      I0 => \^srcyuv_empty_n\,
      I1 => p_0_0_0_0_0242373_lcssa386_fu_2100,
      I2 => shiftReg_ce,
      I3 => mOutPtr_reg(0),
      I4 => mOutPtr_reg(2),
      I5 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__0_n_5\
    );
\mOutPtr[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(1),
      I2 => \mOutPtr_reg[3]_0\,
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_1__0_n_5\
    );
\mOutPtr[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAA9"
    )
        port map (
      I0 => mOutPtr_reg(4),
      I1 => mOutPtr_reg(3),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(1),
      I4 => \mOutPtr_reg[3]_0\,
      I5 => mOutPtr_reg(2),
      O => \mOutPtr[4]_i_2__1_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1_n_5\,
      Q => mOutPtr_reg(0),
      S => RSTC
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__3_n_5\,
      Q => mOutPtr_reg(1),
      S => RSTC
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_1__0_n_5\,
      Q => mOutPtr_reg(2),
      S => RSTC
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[3]_i_1__0_n_5\,
      Q => mOutPtr_reg(3),
      S => RSTC
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[4]_i_2__1_n_5\,
      Q => mOutPtr_reg(4),
      S => RSTC
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_16s_16ns_16ns_16_4_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \zonePlateVAddr_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \zonePlateVAddr_loc_0_fu_278_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \zonePlateVAddr_loc_0_fu_278_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 14 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \zonePlateVAddr_loc_0_fu_278_reg[0]\ : in STD_LOGIC;
    \zonePlateVAddr_loc_0_fu_278_reg[0]_0\ : in STD_LOGIC;
    \zonePlateVAddr_loc_0_fu_278_reg[0]_1\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    icmp_ln520_reg_4037 : in STD_LOGIC;
    \zonePlateVAddr_loc_0_fu_278_reg[15]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \zonePlateVAddr_loc_0_fu_278_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \zonePlateVAddr_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \zonePlateVAddr_loc_0_fu_278_reg[0]_2\ : in STD_LOGIC;
    \zonePlateVAddr_loc_0_fu_278_reg[0]_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    zonePlateVAddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \y_fu_206_reg[0]\ : in STD_LOGIC;
    grp_v_tpgHlsDataFlow_fu_331_ap_start_reg : in STD_LOGIC;
    \y_fu_206_reg[0]_0\ : in STD_LOGIC;
    start_for_tpgForeground_U0_full_n : in STD_LOGIC
  );
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_16s_16ns_16ns_16_4_1;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_16s_16ns_16ns_16_4_1 is
begin
design_1_v_tpg_0_0_mac_muladd_16s_16ns_16ns_16_4_1_DSP48_0_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_16s_16ns_16ns_16_4_1_DSP48_0
     port map (
      B(14 downto 0) => B(14 downto 0),
      D(15 downto 0) => D(15 downto 0),
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      E(0) => E(0),
      O(7 downto 0) => O(7 downto 0),
      \ap_CS_fsm_reg[0]\ => \ap_CS_fsm_reg[0]\,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      grp_v_tpgHlsDataFlow_fu_331_ap_start_reg => grp_v_tpgHlsDataFlow_fu_331_ap_start_reg,
      icmp_ln520_reg_4037 => icmp_ln520_reg_4037,
      start_for_tpgForeground_U0_full_n => start_for_tpgForeground_U0_full_n,
      \y_fu_206_reg[0]\ => \y_fu_206_reg[0]\,
      \y_fu_206_reg[0]_0\ => \y_fu_206_reg[0]_0\,
      zonePlateVAddr(15 downto 0) => zonePlateVAddr(15 downto 0),
      \zonePlateVAddr_loc_0_fu_278_reg[0]\ => \zonePlateVAddr_loc_0_fu_278_reg[0]\,
      \zonePlateVAddr_loc_0_fu_278_reg[0]_0\ => \zonePlateVAddr_loc_0_fu_278_reg[0]_0\,
      \zonePlateVAddr_loc_0_fu_278_reg[0]_1\ => \zonePlateVAddr_loc_0_fu_278_reg[0]_1\,
      \zonePlateVAddr_loc_0_fu_278_reg[0]_2\ => \zonePlateVAddr_loc_0_fu_278_reg[0]_2\,
      \zonePlateVAddr_loc_0_fu_278_reg[0]_3\(1 downto 0) => \zonePlateVAddr_loc_0_fu_278_reg[0]_3\(1 downto 0),
      \zonePlateVAddr_loc_0_fu_278_reg[15]\(7 downto 0) => \zonePlateVAddr_loc_0_fu_278_reg[15]\(7 downto 0),
      \zonePlateVAddr_loc_0_fu_278_reg[15]_0\(15 downto 0) => \zonePlateVAddr_loc_0_fu_278_reg[15]_0\(15 downto 0),
      \zonePlateVAddr_loc_0_fu_278_reg[7]\(7 downto 0) => \zonePlateVAddr_loc_0_fu_278_reg[7]\(7 downto 0),
      \zonePlateVAddr_loc_0_fu_278_reg[7]_0\(0) => \zonePlateVAddr_loc_0_fu_278_reg[7]_0\(0),
      \zonePlateVAddr_reg[15]\(15 downto 0) => \zonePlateVAddr_reg[15]\(15 downto 0),
      \zonePlateVAddr_reg[7]\(7 downto 0) => \zonePlateVAddr_reg[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_16s_16ns_16s_16_4_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    \add_ln1306_3_reg_4211_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    RSTC : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 14 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    C : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_16s_16ns_16s_16_4_1;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_16s_16ns_16s_16_4_1 is
begin
design_1_v_tpg_0_0_mac_muladd_16s_16ns_16s_16_4_1_DSP48_2_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_16s_16ns_16s_16_4_1_DSP48_2
     port map (
      B(14 downto 0) => B(14 downto 0),
      C(15 downto 0) => C(15 downto 0),
      D(15 downto 0) => D(15 downto 0),
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      RSTC => RSTC,
      \add_ln1306_3_reg_4211_reg[15]\(0) => \add_ln1306_3_reg_4211_reg[15]\(0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1 is
begin
design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_8_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_8
     port map (
      B(15 downto 0) => B(15 downto 0),
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      P(15 downto 0) => P(15 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1 is
  port (
    add_ln1259_2_fu_2639_p2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    add_ln1259_reg_4261_pp0_iter11_reg : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1 is
begin
design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_9_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_9_21
     port map (
      D(7 downto 0) => D(7 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      add_ln1259_2_fu_2639_p2(0) => add_ln1259_2_fu_2639_p2(0),
      add_ln1259_reg_4261_pp0_iter11_reg(15 downto 0) => add_ln1259_reg_4261_pp0_iter11_reg(15 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_7 is
  port (
    add_ln1259_5_fu_2673_p2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    add_ln1259_3_reg_4283_pp0_iter11_reg : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_7 : entity is "design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_7;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_7 is
begin
design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_9_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_9
     port map (
      D(7 downto 0) => D(7 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      add_ln1259_3_reg_4283_pp0_iter11_reg(15 downto 0) => add_ln1259_3_reg_4283_pp0_iter11_reg(15 downto 0),
      add_ln1259_5_fu_2673_p2(0) => add_ln1259_5_fu_2673_p2(0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 14 downto 0 );
    A : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 6 downto 0 );
    add_ln1236_reg_4090 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1 is
begin
design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_3_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_3_20
     port map (
      A(0) => A(0),
      DSP_ALU_INST(6 downto 0) => DSP_ALU_INST(6 downto 0),
      P(14 downto 0) => P(14 downto 0),
      Q(0) => Q(0),
      add_ln1236_reg_4090(0) => add_ln1236_reg_4090(0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_8 is
  port (
    P : out STD_LOGIC_VECTOR ( 14 downto 0 );
    A : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 6 downto 0 );
    add_ln1236_1_reg_4110 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_8 : entity is "design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_8;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_8 is
begin
design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_3_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_3
     port map (
      A(0) => A(0),
      DSP_ALU_INST(6 downto 0) => DSP_ALU_INST(6 downto 0),
      P(14 downto 0) => P(14 downto 0),
      Q(0) => Q(0),
      add_ln1236_1_reg_4110(0) => add_ln1236_1_reg_4110(0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1 is
  port (
    p_0_in : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \add_ln1236_reg_4090_reg[8]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    r_1_reg_41660 : in STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 0 to 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 );
    add_ln1236_reg_4090 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1 is
begin
design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_7_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_7_19
     port map (
      A(0) => A(0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(6 downto 0) => Q(6 downto 0),
      add_ln1236_reg_4090(0) => add_ln1236_reg_4090(0),
      \add_ln1236_reg_4090_reg[8]\(6 downto 0) => \add_ln1236_reg_4090_reg[8]\(6 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      p_0_in(9 downto 0) => p_0_in(9 downto 0),
      r_1_reg_41660 => r_1_reg_41660
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_9 is
  port (
    p_0_in : out STD_LOGIC_VECTOR ( 9 downto 0 );
    r_1_reg_41660 : out STD_LOGIC;
    \add_ln1236_1_reg_4110_reg[8]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 0 to 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \r_1_reg_4166_reg[0]\ : in STD_LOGIC;
    \r_1_reg_4166_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_1_reg_4166_reg[0]_1\ : in STD_LOGIC;
    icmp_ln520_reg_4037_pp0_iter1_reg : in STD_LOGIC;
    add_ln1236_1_reg_4110 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_9 : entity is "design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_9;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_9 is
begin
design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_7_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_7
     port map (
      A(0) => A(0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(6 downto 0) => Q(6 downto 0),
      add_ln1236_1_reg_4110(0) => add_ln1236_1_reg_4110(0),
      \add_ln1236_1_reg_4110_reg[8]\(6 downto 0) => \add_ln1236_1_reg_4110_reg[8]\(6 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      icmp_ln520_reg_4037_pp0_iter1_reg => icmp_ln520_reg_4037_pp0_iter1_reg,
      p_0_in(9 downto 0) => p_0_in(9 downto 0),
      r_1_reg_41660 => r_1_reg_41660,
      \r_1_reg_4166_reg[0]\ => \r_1_reg_4166_reg[0]\,
      \r_1_reg_4166_reg[0]_0\(0) => \r_1_reg_4166_reg[0]_0\(0),
      \r_1_reg_4166_reg[0]_1\ => \r_1_reg_4166_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1 is
  port (
    A : out STD_LOGIC_VECTOR ( 0 to 0 );
    add_ln1257_2_fu_2120_p2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    r_1_reg_41660 : in STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 6 downto 0 );
    P : in STD_LOGIC_VECTOR ( 14 downto 0 );
    add_ln1240_1_reg_4100 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_13_reg_4289_reg[0]\ : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1 is
begin
design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_6_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_6_18
     port map (
      A(0) => A(0),
      D(7 downto 0) => D(7 downto 0),
      DSP_ALU_INST(6 downto 0) => DSP_ALU_INST(6 downto 0),
      P(14 downto 0) => P(14 downto 0),
      Q(0) => Q(0),
      add_ln1240_1_reg_4100(0) => add_ln1240_1_reg_4100(0),
      add_ln1257_2_fu_2120_p2(0) => add_ln1257_2_fu_2120_p2(0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      r_1_reg_41660 => r_1_reg_41660,
      \tmp_13_reg_4289_reg[0]\(12 downto 0) => \tmp_13_reg_4289_reg[0]\(12 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_10 is
  port (
    A : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    add_ln1257_6_fu_2196_p2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_1_reg_41660 : in STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 6 downto 0 );
    P : in STD_LOGIC_VECTOR ( 14 downto 0 );
    add_ln1240_3_reg_4120 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln320_4_reg_4319_reg[7]\ : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_10 : entity is "design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_10;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_10 is
begin
design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_6_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_6
     port map (
      A(0) => A(0),
      D(7 downto 0) => D(7 downto 0),
      DSP_ALU_INST(6 downto 0) => DSP_ALU_INST(6 downto 0),
      P(14 downto 0) => P(14 downto 0),
      Q(0) => Q(0),
      add_ln1240_3_reg_4120(0) => add_ln1240_3_reg_4120(0),
      add_ln1257_6_fu_2196_p2(0) => add_ln1257_6_fu_2196_p2(0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      r_1_reg_41660 => r_1_reg_41660,
      \trunc_ln320_4_reg_4319_reg[7]\(12 downto 0) => \trunc_ln320_4_reg_4319_reg[7]\(12 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln1240_1_reg_4100_reg[8]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 0 to 0 );
    C : in STD_LOGIC_VECTOR ( 7 downto 0 );
    add_ln1240_1_reg_4100 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1 is
begin
design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_5_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_5_17
     port map (
      A(0) => A(0),
      C(7 downto 0) => C(7 downto 0),
      D(15 downto 0) => D(15 downto 0),
      Q(6 downto 0) => Q(6 downto 0),
      add_ln1240_1_reg_4100(0) => add_ln1240_1_reg_4100(0),
      \add_ln1240_1_reg_4100_reg[8]\(6 downto 0) => \add_ln1240_1_reg_4100_reg[8]\(6 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_11 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln1240_3_reg_4120_reg[8]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 0 to 0 );
    C : in STD_LOGIC_VECTOR ( 7 downto 0 );
    add_ln1240_3_reg_4120 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_11 : entity is "design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_11;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_11 is
begin
design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_5_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_5
     port map (
      A(0) => A(0),
      C(7 downto 0) => C(7 downto 0),
      D(15 downto 0) => D(15 downto 0),
      Q(6 downto 0) => Q(6 downto 0),
      add_ln1240_3_reg_4120(0) => add_ln1240_3_reg_4120(0),
      \add_ln1240_3_reg_4120_reg[8]\(6 downto 0) => \add_ln1240_3_reg_4120_reg[8]\(6 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1 is
begin
design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_16
     port map (
      A(7 downto 0) => A(7 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_12 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_12 : entity is "design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_12;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_12 is
begin
design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4
     port map (
      A(7 downto 0) => A(7 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 19 downto 0 )
  );
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1 is
begin
design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_10_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_10_15
     port map (
      E(0) => E(0),
      P(27 downto 0) => P(27 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      \out\(19 downto 0) => \out\(19 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_14 is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 19 downto 0 );
    ap_enable_reg_pp0_iter8 : in STD_LOGIC;
    \ap_phi_reg_pp0_iter9_outpix_val_V_74_reg_933_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_14 : entity is "design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_14;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_14 is
begin
design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_10_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_10
     port map (
      A(19 downto 0) => A(19 downto 0),
      E(0) => E(0),
      P(27 downto 0) => P(27 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter8 => ap_enable_reg_pp0_iter8,
      \ap_phi_reg_pp0_iter9_outpix_val_V_74_reg_933_reg[0]\ => \ap_phi_reg_pp0_iter9_outpix_val_V_74_reg_933_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2 is
  port (
    \icmp_ln729_reg_706_reg[0]_0\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter5_reg_0 : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \int_height_reg[14]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \boxVCoord_reg[15]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0_0\ : out STD_LOGIC;
    icmp_ln729_reg_706_pp0_iter3_reg : out STD_LOGIC;
    \or_ln1918_2_reg_717_pp0_iter3_reg_reg[0]__0_0\ : out STD_LOGIC;
    pixIn9_read_reg_647_pp0_iter2_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    internal_empty_n4_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC;
    shiftReg_ce : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC;
    \ap_loop_exit_ready_pp0_iter4_reg_reg__0_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \x_fu_114_reg[14]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \int_boxColorB_reg[4]\ : out STD_LOGIC;
    \icmp_ln1897_4_reg_751_reg[0]\ : out STD_LOGIC;
    \pixIn10_read_reg_642_pp0_iter2_reg_reg[5]__0\ : out STD_LOGIC;
    \int_boxColorB_reg[6]\ : out STD_LOGIC;
    \int_boxColorB_reg[4]_0\ : out STD_LOGIC;
    \int_boxColorB_reg[5]\ : out STD_LOGIC;
    \int_boxColorB_reg[6]_0\ : out STD_LOGIC;
    \int_boxColorG_reg[4]\ : out STD_LOGIC;
    \int_boxColorG_reg[5]\ : out STD_LOGIC;
    \int_boxColorG_reg[6]\ : out STD_LOGIC;
    \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \select_ln1929_reg_426_reg[6]\ : out STD_LOGIC;
    \select_ln1929_reg_426_reg[6]_0\ : out STD_LOGIC;
    \select_ln1929_reg_426_reg[6]_1\ : out STD_LOGIC;
    grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg_reg : out STD_LOGIC;
    \ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixIn_val_V_1_reg_731_pp0_iter3_reg_reg[6]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixIn_val_V_2_reg_738_pp0_iter3_reg_reg[6]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250_reg[6]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \pixIn_val_V_4_reg_752_pp0_iter3_reg_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixIn_val_V_5_reg_759_pp0_iter3_reg_reg[6]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    RSTC : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \icmp_ln729_reg_706_reg[0]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    icmp_ln1844_fu_269_p2_carry_i_16 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    icmp_ln1844_fu_269_p2_carry_i_12 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \boxHCoord_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hDir_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \hDir_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hDir_reg[0]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \icmp_ln1897_5_reg_756[0]_i_13\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln1856_fu_307_p2_carry_i_12 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    icmp_ln1856_fu_307_p2_carry_i_16 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    icmp_ln1856_fu_307_p2_carry_i_12_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \boxVCoord_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vDir_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \vDir_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i__carry__0_i_8__1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    shiftReg_ce_0 : in STD_LOGIC;
    \ap_CS_fsm_reg[3]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mOutPtr_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n : in STD_LOGIC;
    grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg : in STD_LOGIC;
    \or_ln1918_2_reg_717_reg[0]_0\ : in STD_LOGIC;
    bckgndYUV_empty_n : in STD_LOGIC;
    ovrlayYUV_full_n : in STD_LOGIC;
    \ap_CS_fsm_reg[3]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    cmp2_i_reg_439 : in STD_LOGIC;
    \or_ln1918_reg_710_reg[0]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \or_ln1918_reg_710_reg[0]_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[7]_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[3]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \boxVCoord_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6]_0\ : in STD_LOGIC;
    \boxRight_fu_400_p2_carry__0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    grp_tpgPatternBox_fu_305_ap_start_reg_reg_0 : in STD_LOGIC;
    \y_read_reg_635_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[6]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[6]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[6]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2 is
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter5_reg_0\ : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_n_5 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
  signal ap_phi_reg_pp0_iter2_pix_val_V_1_reg_283 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter2_pix_val_V_2_reg_272 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter2_pix_val_V_3_reg_261 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter2_pix_val_V_4_reg_250 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter2_pix_val_V_5_reg_239 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter2_pix_val_V_reg_294 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter3_pix_val_V_1_reg_283 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter3_pix_val_V_2_reg_272 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter3_pix_val_V_3_reg_261 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter3_pix_val_V_4_reg_250 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter3_pix_val_V_5_reg_239 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter3_pix_val_V_reg_294 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter4_pix_val_V_1_reg_283 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter4_pix_val_V_2_reg_272 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter4_pix_val_V_3_reg_261 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250 : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal ap_phi_reg_pp0_iter4_pix_val_V_5_reg_239 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter4_pix_val_V_reg_294 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830 : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[3]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[7]_i_1_n_5\ : STD_LOGIC;
  signal ap_sig_allocacmp_x_2 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal flow_control_loop_pipe_sequential_init_U_n_28 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_29 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_30 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_31 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_32 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_33 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_34 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_35 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_36 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_37 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_38 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_39 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_40 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_41 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_42 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_43 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_5 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_59 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_61 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_7 : STD_LOGIC;
  signal grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_ready : STD_LOGIC;
  signal grp_tpgPatternBox_fu_305_ap_start_reg : STD_LOGIC;
  signal grp_tpgPatternBox_fu_305_n_100 : STD_LOGIC;
  signal grp_tpgPatternBox_fu_305_n_101 : STD_LOGIC;
  signal grp_tpgPatternBox_fu_305_n_102 : STD_LOGIC;
  signal grp_tpgPatternBox_fu_305_n_60 : STD_LOGIC;
  signal grp_tpgPatternBox_fu_305_n_61 : STD_LOGIC;
  signal grp_tpgPatternBox_fu_305_n_62 : STD_LOGIC;
  signal grp_tpgPatternBox_fu_305_n_63 : STD_LOGIC;
  signal grp_tpgPatternBox_fu_305_n_64 : STD_LOGIC;
  signal grp_tpgPatternBox_fu_305_n_69 : STD_LOGIC;
  signal grp_tpgPatternBox_fu_305_n_70 : STD_LOGIC;
  signal grp_tpgPatternBox_fu_305_n_71 : STD_LOGIC;
  signal grp_tpgPatternBox_fu_305_n_72 : STD_LOGIC;
  signal grp_tpgPatternBox_fu_305_n_73 : STD_LOGIC;
  signal grp_tpgPatternBox_fu_305_n_77 : STD_LOGIC;
  signal grp_tpgPatternBox_fu_305_n_78 : STD_LOGIC;
  signal grp_tpgPatternBox_fu_305_n_79 : STD_LOGIC;
  signal grp_tpgPatternBox_fu_305_n_80 : STD_LOGIC;
  signal grp_tpgPatternBox_fu_305_n_81 : STD_LOGIC;
  signal grp_tpgPatternBox_fu_305_n_87 : STD_LOGIC;
  signal grp_tpgPatternBox_fu_305_n_88 : STD_LOGIC;
  signal grp_tpgPatternBox_fu_305_n_89 : STD_LOGIC;
  signal grp_tpgPatternBox_fu_305_n_90 : STD_LOGIC;
  signal grp_tpgPatternBox_fu_305_n_91 : STD_LOGIC;
  signal grp_tpgPatternBox_fu_305_n_92 : STD_LOGIC;
  signal grp_tpgPatternBox_fu_305_n_93 : STD_LOGIC;
  signal grp_tpgPatternBox_fu_305_n_94 : STD_LOGIC;
  signal grp_tpgPatternBox_fu_305_n_95 : STD_LOGIC;
  signal grp_tpgPatternBox_fu_305_n_96 : STD_LOGIC;
  signal grp_tpgPatternBox_fu_305_n_97 : STD_LOGIC;
  signal grp_tpgPatternBox_fu_305_n_98 : STD_LOGIC;
  signal grp_tpgPatternBox_fu_305_n_99 : STD_LOGIC;
  signal icmp_ln729_fu_341_p2 : STD_LOGIC;
  signal icmp_ln729_fu_341_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln729_fu_341_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln729_fu_341_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln729_fu_341_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln729_fu_341_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln729_fu_341_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln729_fu_341_p2_carry_n_9 : STD_LOGIC;
  signal \icmp_ln729_reg_706_pp0_iter2_reg_reg[0]_srl2_n_5\ : STD_LOGIC;
  signal \^icmp_ln729_reg_706_reg[0]_0\ : STD_LOGIC;
  signal or_ln1918_2_fu_371_p2 : STD_LOGIC;
  signal or_ln1918_2_reg_717 : STD_LOGIC;
  signal or_ln1918_2_reg_7170 : STD_LOGIC;
  signal \or_ln1918_2_reg_717_pp0_iter2_reg_reg[0]_srl2_n_5\ : STD_LOGIC;
  signal \^or_ln1918_2_reg_717_pp0_iter3_reg_reg[0]__0_0\ : STD_LOGIC;
  signal or_ln1918_fu_353_p2 : STD_LOGIC;
  signal or_ln1918_reg_710 : STD_LOGIC;
  signal \or_ln1918_reg_710_pp0_iter2_reg_reg[0]_srl2_n_5\ : STD_LOGIC;
  signal \^or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0_0\ : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal pixIn_val_V_1_reg_731 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixIn_val_V_1_reg_731_pp0_iter2_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixIn_val_V_1_reg_731_pp0_iter3_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixIn_val_V_2_reg_738 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixIn_val_V_2_reg_738_pp0_iter2_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixIn_val_V_2_reg_738_pp0_iter3_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixIn_val_V_3_reg_745 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixIn_val_V_3_reg_745_pp0_iter2_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixIn_val_V_3_reg_745_pp0_iter3_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixIn_val_V_4_reg_752 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixIn_val_V_4_reg_752_pp0_iter2_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixIn_val_V_4_reg_752_pp0_iter3_reg : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal pixIn_val_V_5_reg_759 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixIn_val_V_5_reg_759_pp0_iter2_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixIn_val_V_5_reg_759_pp0_iter3_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixIn_val_V_reg_724 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixIn_val_V_reg_724_pp0_iter2_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixIn_val_V_reg_724_pp0_iter3_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_2_reg_701 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal x_3_fu_377_p2 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \^x_fu_114_reg[14]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \x_fu_114_reg_n_5_[10]\ : STD_LOGIC;
  signal \x_fu_114_reg_n_5_[11]\ : STD_LOGIC;
  signal \x_fu_114_reg_n_5_[12]\ : STD_LOGIC;
  signal \x_fu_114_reg_n_5_[13]\ : STD_LOGIC;
  signal \x_fu_114_reg_n_5_[14]\ : STD_LOGIC;
  signal \x_fu_114_reg_n_5_[15]\ : STD_LOGIC;
  signal \x_fu_114_reg_n_5_[1]\ : STD_LOGIC;
  signal \x_fu_114_reg_n_5_[2]\ : STD_LOGIC;
  signal \x_fu_114_reg_n_5_[3]\ : STD_LOGIC;
  signal \x_fu_114_reg_n_5_[4]\ : STD_LOGIC;
  signal \x_fu_114_reg_n_5_[5]\ : STD_LOGIC;
  signal \x_fu_114_reg_n_5_[6]\ : STD_LOGIC;
  signal \x_fu_114_reg_n_5_[7]\ : STD_LOGIC;
  signal \x_fu_114_reg_n_5_[8]\ : STD_LOGIC;
  signal \x_fu_114_reg_n_5_[9]\ : STD_LOGIC;
  signal NLW_icmp_ln729_fu_341_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute srl_name : string;
  attribute srl_name of ap_loop_exit_ready_pp0_iter3_reg_reg_srl3 : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/ap_loop_exit_ready_pp0_iter3_reg_reg_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[5]_i_2\ : label is "soft_lutpair571";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[6]_i_2\ : label is "soft_lutpair571";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of icmp_ln729_fu_341_p2_carry : label is 11;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of icmp_ln729_fu_341_p2_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \icmp_ln729_reg_706_pp0_iter2_reg_reg[0]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/icmp_ln729_reg_706_pp0_iter2_reg_reg ";
  attribute srl_name of \icmp_ln729_reg_706_pp0_iter2_reg_reg[0]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/icmp_ln729_reg_706_pp0_iter2_reg_reg[0]_srl2 ";
  attribute SOFT_HLUTNM of internal_empty_n_i_4 : label is "soft_lutpair570";
  attribute SOFT_HLUTNM of \mOutPtr[4]_i_1\ : label is "soft_lutpair570";
  attribute srl_bus_name of \or_ln1918_2_reg_717_pp0_iter2_reg_reg[0]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/or_ln1918_2_reg_717_pp0_iter2_reg_reg ";
  attribute srl_name of \or_ln1918_2_reg_717_pp0_iter2_reg_reg[0]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/or_ln1918_2_reg_717_pp0_iter2_reg_reg[0]_srl2 ";
  attribute srl_bus_name of \or_ln1918_reg_710_pp0_iter2_reg_reg[0]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/or_ln1918_reg_710_pp0_iter2_reg_reg ";
  attribute srl_name of \or_ln1918_reg_710_pp0_iter2_reg_reg[0]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/or_ln1918_reg_710_pp0_iter2_reg_reg[0]_srl2 ";
begin
  ap_enable_reg_pp0_iter5_reg_0 <= \^ap_enable_reg_pp0_iter5_reg_0\;
  \icmp_ln729_reg_706_reg[0]_0\ <= \^icmp_ln729_reg_706_reg[0]_0\;
  \or_ln1918_2_reg_717_pp0_iter3_reg_reg[0]__0_0\ <= \^or_ln1918_2_reg_717_pp0_iter3_reg_reg[0]__0_0\;
  \or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0_0\ <= \^or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0_0\;
  \x_fu_114_reg[14]_0\(2 downto 0) <= \^x_fu_114_reg[14]_0\(2 downto 0);
\SRL_SIG_reg[15][0]_srl16_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088888800000000"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_1\(1),
      I1 => ap_enable_reg_pp0_iter5,
      I2 => bckgndYUV_empty_n,
      I3 => \^icmp_ln729_reg_706_reg[0]_0\,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => ovrlayYUV_full_n,
      O => shiftReg_ce
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_5,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter1,
      Q => ap_enable_reg_pp0_iter2,
      R => RSTC
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter2,
      Q => ap_enable_reg_pp0_iter3,
      R => RSTC
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter3,
      Q => ap_enable_reg_pp0_iter4,
      R => RSTC
    );
ap_enable_reg_pp0_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter4,
      Q => ap_enable_reg_pp0_iter5,
      R => RSTC
    );
ap_loop_exit_ready_pp0_iter3_reg_reg_srl3: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_n_5
    );
\ap_loop_exit_ready_pp0_iter4_reg_reg__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_n_5,
      Q => ap_loop_exit_ready_pp0_iter4_reg,
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_val_V_1_reg_283_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg_0\,
      D => \out\(8),
      Q => ap_phi_reg_pp0_iter2_pix_val_V_1_reg_283(0),
      R => \ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0\
    );
\ap_phi_reg_pp0_iter2_pix_val_V_1_reg_283_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg_0\,
      D => \out\(9),
      Q => ap_phi_reg_pp0_iter2_pix_val_V_1_reg_283(1),
      R => \ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0\
    );
\ap_phi_reg_pp0_iter2_pix_val_V_1_reg_283_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg_0\,
      D => \out\(10),
      Q => ap_phi_reg_pp0_iter2_pix_val_V_1_reg_283(2),
      R => \ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0\
    );
\ap_phi_reg_pp0_iter2_pix_val_V_1_reg_283_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg_0\,
      D => \out\(11),
      Q => ap_phi_reg_pp0_iter2_pix_val_V_1_reg_283(3),
      R => \ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0\
    );
\ap_phi_reg_pp0_iter2_pix_val_V_1_reg_283_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg_0\,
      D => \out\(12),
      Q => ap_phi_reg_pp0_iter2_pix_val_V_1_reg_283(4),
      R => \ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0\
    );
\ap_phi_reg_pp0_iter2_pix_val_V_1_reg_283_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg_0\,
      D => \out\(13),
      Q => ap_phi_reg_pp0_iter2_pix_val_V_1_reg_283(5),
      R => \ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0\
    );
\ap_phi_reg_pp0_iter2_pix_val_V_1_reg_283_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg_0\,
      D => \out\(14),
      Q => ap_phi_reg_pp0_iter2_pix_val_V_1_reg_283(6),
      R => \ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0\
    );
\ap_phi_reg_pp0_iter2_pix_val_V_1_reg_283_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg_0\,
      D => \out\(15),
      Q => ap_phi_reg_pp0_iter2_pix_val_V_1_reg_283(7),
      R => \ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0\
    );
\ap_phi_reg_pp0_iter2_pix_val_V_2_reg_272_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg_0\,
      D => \out\(16),
      Q => ap_phi_reg_pp0_iter2_pix_val_V_2_reg_272(0),
      R => \ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0\
    );
\ap_phi_reg_pp0_iter2_pix_val_V_2_reg_272_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg_0\,
      D => \out\(17),
      Q => ap_phi_reg_pp0_iter2_pix_val_V_2_reg_272(1),
      R => \ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0\
    );
\ap_phi_reg_pp0_iter2_pix_val_V_2_reg_272_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg_0\,
      D => \out\(18),
      Q => ap_phi_reg_pp0_iter2_pix_val_V_2_reg_272(2),
      R => \ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0\
    );
\ap_phi_reg_pp0_iter2_pix_val_V_2_reg_272_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg_0\,
      D => \out\(19),
      Q => ap_phi_reg_pp0_iter2_pix_val_V_2_reg_272(3),
      R => \ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0\
    );
\ap_phi_reg_pp0_iter2_pix_val_V_2_reg_272_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg_0\,
      D => \out\(20),
      Q => ap_phi_reg_pp0_iter2_pix_val_V_2_reg_272(4),
      R => \ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0\
    );
\ap_phi_reg_pp0_iter2_pix_val_V_2_reg_272_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg_0\,
      D => \out\(21),
      Q => ap_phi_reg_pp0_iter2_pix_val_V_2_reg_272(5),
      R => \ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0\
    );
\ap_phi_reg_pp0_iter2_pix_val_V_2_reg_272_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg_0\,
      D => \out\(22),
      Q => ap_phi_reg_pp0_iter2_pix_val_V_2_reg_272(6),
      R => \ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0\
    );
\ap_phi_reg_pp0_iter2_pix_val_V_2_reg_272_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg_0\,
      D => \out\(23),
      Q => ap_phi_reg_pp0_iter2_pix_val_V_2_reg_272(7),
      R => \ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0\
    );
\ap_phi_reg_pp0_iter2_pix_val_V_3_reg_261_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg_0\,
      D => \out\(24),
      Q => ap_phi_reg_pp0_iter2_pix_val_V_3_reg_261(0),
      R => \ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0\
    );
\ap_phi_reg_pp0_iter2_pix_val_V_3_reg_261_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg_0\,
      D => \out\(25),
      Q => ap_phi_reg_pp0_iter2_pix_val_V_3_reg_261(1),
      R => \ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0\
    );
\ap_phi_reg_pp0_iter2_pix_val_V_3_reg_261_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg_0\,
      D => \out\(26),
      Q => ap_phi_reg_pp0_iter2_pix_val_V_3_reg_261(2),
      R => \ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0\
    );
\ap_phi_reg_pp0_iter2_pix_val_V_3_reg_261_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg_0\,
      D => \out\(27),
      Q => ap_phi_reg_pp0_iter2_pix_val_V_3_reg_261(3),
      R => \ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0\
    );
\ap_phi_reg_pp0_iter2_pix_val_V_3_reg_261_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg_0\,
      D => \out\(28),
      Q => ap_phi_reg_pp0_iter2_pix_val_V_3_reg_261(4),
      R => \ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0\
    );
\ap_phi_reg_pp0_iter2_pix_val_V_3_reg_261_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg_0\,
      D => \out\(29),
      Q => ap_phi_reg_pp0_iter2_pix_val_V_3_reg_261(5),
      R => \ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0\
    );
\ap_phi_reg_pp0_iter2_pix_val_V_3_reg_261_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg_0\,
      D => \out\(30),
      Q => ap_phi_reg_pp0_iter2_pix_val_V_3_reg_261(6),
      R => \ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0\
    );
\ap_phi_reg_pp0_iter2_pix_val_V_3_reg_261_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg_0\,
      D => \out\(31),
      Q => ap_phi_reg_pp0_iter2_pix_val_V_3_reg_261(7),
      R => \ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0\
    );
\ap_phi_reg_pp0_iter2_pix_val_V_4_reg_250_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg_0\,
      D => \out\(32),
      Q => ap_phi_reg_pp0_iter2_pix_val_V_4_reg_250(0),
      R => \ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0\
    );
\ap_phi_reg_pp0_iter2_pix_val_V_4_reg_250_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg_0\,
      D => \out\(33),
      Q => ap_phi_reg_pp0_iter2_pix_val_V_4_reg_250(1),
      R => \ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0\
    );
\ap_phi_reg_pp0_iter2_pix_val_V_4_reg_250_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg_0\,
      D => \out\(34),
      Q => ap_phi_reg_pp0_iter2_pix_val_V_4_reg_250(2),
      R => \ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0\
    );
\ap_phi_reg_pp0_iter2_pix_val_V_4_reg_250_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg_0\,
      D => \out\(35),
      Q => ap_phi_reg_pp0_iter2_pix_val_V_4_reg_250(3),
      R => \ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0\
    );
\ap_phi_reg_pp0_iter2_pix_val_V_4_reg_250_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg_0\,
      D => \out\(36),
      Q => ap_phi_reg_pp0_iter2_pix_val_V_4_reg_250(4),
      R => \ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0\
    );
\ap_phi_reg_pp0_iter2_pix_val_V_4_reg_250_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg_0\,
      D => \out\(37),
      Q => ap_phi_reg_pp0_iter2_pix_val_V_4_reg_250(5),
      R => \ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0\
    );
\ap_phi_reg_pp0_iter2_pix_val_V_4_reg_250_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg_0\,
      D => \out\(38),
      Q => ap_phi_reg_pp0_iter2_pix_val_V_4_reg_250(6),
      R => \ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0\
    );
\ap_phi_reg_pp0_iter2_pix_val_V_4_reg_250_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg_0\,
      D => \out\(39),
      Q => ap_phi_reg_pp0_iter2_pix_val_V_4_reg_250(7),
      R => \ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0\
    );
\ap_phi_reg_pp0_iter2_pix_val_V_5_reg_239_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg_0\,
      D => \out\(40),
      Q => ap_phi_reg_pp0_iter2_pix_val_V_5_reg_239(0),
      R => \ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0\
    );
\ap_phi_reg_pp0_iter2_pix_val_V_5_reg_239_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg_0\,
      D => \out\(41),
      Q => ap_phi_reg_pp0_iter2_pix_val_V_5_reg_239(1),
      R => \ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0\
    );
\ap_phi_reg_pp0_iter2_pix_val_V_5_reg_239_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg_0\,
      D => \out\(42),
      Q => ap_phi_reg_pp0_iter2_pix_val_V_5_reg_239(2),
      R => \ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0\
    );
\ap_phi_reg_pp0_iter2_pix_val_V_5_reg_239_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg_0\,
      D => \out\(43),
      Q => ap_phi_reg_pp0_iter2_pix_val_V_5_reg_239(3),
      R => \ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0\
    );
\ap_phi_reg_pp0_iter2_pix_val_V_5_reg_239_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg_0\,
      D => \out\(44),
      Q => ap_phi_reg_pp0_iter2_pix_val_V_5_reg_239(4),
      R => \ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0\
    );
\ap_phi_reg_pp0_iter2_pix_val_V_5_reg_239_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg_0\,
      D => \out\(45),
      Q => ap_phi_reg_pp0_iter2_pix_val_V_5_reg_239(5),
      R => \ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0\
    );
\ap_phi_reg_pp0_iter2_pix_val_V_5_reg_239_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg_0\,
      D => \out\(46),
      Q => ap_phi_reg_pp0_iter2_pix_val_V_5_reg_239(6),
      R => \ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0\
    );
\ap_phi_reg_pp0_iter2_pix_val_V_5_reg_239_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg_0\,
      D => \out\(47),
      Q => ap_phi_reg_pp0_iter2_pix_val_V_5_reg_239(7),
      R => \ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0\
    );
\ap_phi_reg_pp0_iter2_pix_val_V_reg_294[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0D000D0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter5,
      I1 => ovrlayYUV_full_n,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \^icmp_ln729_reg_706_reg[0]_0\,
      I4 => bckgndYUV_empty_n,
      O => \^ap_enable_reg_pp0_iter5_reg_0\
    );
\ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg_0\,
      D => \out\(0),
      Q => ap_phi_reg_pp0_iter2_pix_val_V_reg_294(0),
      R => \ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0\
    );
\ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg_0\,
      D => \out\(1),
      Q => ap_phi_reg_pp0_iter2_pix_val_V_reg_294(1),
      R => \ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0\
    );
\ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg_0\,
      D => \out\(2),
      Q => ap_phi_reg_pp0_iter2_pix_val_V_reg_294(2),
      R => \ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0\
    );
\ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg_0\,
      D => \out\(3),
      Q => ap_phi_reg_pp0_iter2_pix_val_V_reg_294(3),
      R => \ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0\
    );
\ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg_0\,
      D => \out\(4),
      Q => ap_phi_reg_pp0_iter2_pix_val_V_reg_294(4),
      R => \ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0\
    );
\ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg_0\,
      D => \out\(5),
      Q => ap_phi_reg_pp0_iter2_pix_val_V_reg_294(5),
      R => \ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0\
    );
\ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg_0\,
      D => \out\(6),
      Q => ap_phi_reg_pp0_iter2_pix_val_V_reg_294(6),
      R => \ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0\
    );
\ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg_0\,
      D => \out\(7),
      Q => ap_phi_reg_pp0_iter2_pix_val_V_reg_294(7),
      R => \ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0\
    );
\ap_phi_reg_pp0_iter3_pix_val_V_1_reg_283_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter2_pix_val_V_1_reg_283(0),
      Q => ap_phi_reg_pp0_iter3_pix_val_V_1_reg_283(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_val_V_1_reg_283_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter2_pix_val_V_1_reg_283(1),
      Q => ap_phi_reg_pp0_iter3_pix_val_V_1_reg_283(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_val_V_1_reg_283_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter2_pix_val_V_1_reg_283(2),
      Q => ap_phi_reg_pp0_iter3_pix_val_V_1_reg_283(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_val_V_1_reg_283_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter2_pix_val_V_1_reg_283(3),
      Q => ap_phi_reg_pp0_iter3_pix_val_V_1_reg_283(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_val_V_1_reg_283_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter2_pix_val_V_1_reg_283(4),
      Q => ap_phi_reg_pp0_iter3_pix_val_V_1_reg_283(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_val_V_1_reg_283_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter2_pix_val_V_1_reg_283(5),
      Q => ap_phi_reg_pp0_iter3_pix_val_V_1_reg_283(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_val_V_1_reg_283_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter2_pix_val_V_1_reg_283(6),
      Q => ap_phi_reg_pp0_iter3_pix_val_V_1_reg_283(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_val_V_1_reg_283_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter2_pix_val_V_1_reg_283(7),
      Q => ap_phi_reg_pp0_iter3_pix_val_V_1_reg_283(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_val_V_2_reg_272_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter2_pix_val_V_2_reg_272(0),
      Q => ap_phi_reg_pp0_iter3_pix_val_V_2_reg_272(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_val_V_2_reg_272_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter2_pix_val_V_2_reg_272(1),
      Q => ap_phi_reg_pp0_iter3_pix_val_V_2_reg_272(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_val_V_2_reg_272_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter2_pix_val_V_2_reg_272(2),
      Q => ap_phi_reg_pp0_iter3_pix_val_V_2_reg_272(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_val_V_2_reg_272_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter2_pix_val_V_2_reg_272(3),
      Q => ap_phi_reg_pp0_iter3_pix_val_V_2_reg_272(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_val_V_2_reg_272_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter2_pix_val_V_2_reg_272(4),
      Q => ap_phi_reg_pp0_iter3_pix_val_V_2_reg_272(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_val_V_2_reg_272_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter2_pix_val_V_2_reg_272(5),
      Q => ap_phi_reg_pp0_iter3_pix_val_V_2_reg_272(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_val_V_2_reg_272_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter2_pix_val_V_2_reg_272(6),
      Q => ap_phi_reg_pp0_iter3_pix_val_V_2_reg_272(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_val_V_2_reg_272_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter2_pix_val_V_2_reg_272(7),
      Q => ap_phi_reg_pp0_iter3_pix_val_V_2_reg_272(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_val_V_3_reg_261_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter2_pix_val_V_3_reg_261(0),
      Q => ap_phi_reg_pp0_iter3_pix_val_V_3_reg_261(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_val_V_3_reg_261_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter2_pix_val_V_3_reg_261(1),
      Q => ap_phi_reg_pp0_iter3_pix_val_V_3_reg_261(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_val_V_3_reg_261_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter2_pix_val_V_3_reg_261(2),
      Q => ap_phi_reg_pp0_iter3_pix_val_V_3_reg_261(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_val_V_3_reg_261_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter2_pix_val_V_3_reg_261(3),
      Q => ap_phi_reg_pp0_iter3_pix_val_V_3_reg_261(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_val_V_3_reg_261_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter2_pix_val_V_3_reg_261(4),
      Q => ap_phi_reg_pp0_iter3_pix_val_V_3_reg_261(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_val_V_3_reg_261_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter2_pix_val_V_3_reg_261(5),
      Q => ap_phi_reg_pp0_iter3_pix_val_V_3_reg_261(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_val_V_3_reg_261_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter2_pix_val_V_3_reg_261(6),
      Q => ap_phi_reg_pp0_iter3_pix_val_V_3_reg_261(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_val_V_3_reg_261_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter2_pix_val_V_3_reg_261(7),
      Q => ap_phi_reg_pp0_iter3_pix_val_V_3_reg_261(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_val_V_4_reg_250_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter2_pix_val_V_4_reg_250(0),
      Q => ap_phi_reg_pp0_iter3_pix_val_V_4_reg_250(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_val_V_4_reg_250_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter2_pix_val_V_4_reg_250(1),
      Q => ap_phi_reg_pp0_iter3_pix_val_V_4_reg_250(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_val_V_4_reg_250_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter2_pix_val_V_4_reg_250(2),
      Q => ap_phi_reg_pp0_iter3_pix_val_V_4_reg_250(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_val_V_4_reg_250_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter2_pix_val_V_4_reg_250(3),
      Q => ap_phi_reg_pp0_iter3_pix_val_V_4_reg_250(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_val_V_4_reg_250_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter2_pix_val_V_4_reg_250(4),
      Q => ap_phi_reg_pp0_iter3_pix_val_V_4_reg_250(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_val_V_4_reg_250_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter2_pix_val_V_4_reg_250(5),
      Q => ap_phi_reg_pp0_iter3_pix_val_V_4_reg_250(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_val_V_4_reg_250_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter2_pix_val_V_4_reg_250(6),
      Q => ap_phi_reg_pp0_iter3_pix_val_V_4_reg_250(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_val_V_4_reg_250_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter2_pix_val_V_4_reg_250(7),
      Q => ap_phi_reg_pp0_iter3_pix_val_V_4_reg_250(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_val_V_5_reg_239_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter2_pix_val_V_5_reg_239(0),
      Q => ap_phi_reg_pp0_iter3_pix_val_V_5_reg_239(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_val_V_5_reg_239_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter2_pix_val_V_5_reg_239(1),
      Q => ap_phi_reg_pp0_iter3_pix_val_V_5_reg_239(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_val_V_5_reg_239_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter2_pix_val_V_5_reg_239(2),
      Q => ap_phi_reg_pp0_iter3_pix_val_V_5_reg_239(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_val_V_5_reg_239_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter2_pix_val_V_5_reg_239(3),
      Q => ap_phi_reg_pp0_iter3_pix_val_V_5_reg_239(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_val_V_5_reg_239_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter2_pix_val_V_5_reg_239(4),
      Q => ap_phi_reg_pp0_iter3_pix_val_V_5_reg_239(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_val_V_5_reg_239_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter2_pix_val_V_5_reg_239(5),
      Q => ap_phi_reg_pp0_iter3_pix_val_V_5_reg_239(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_val_V_5_reg_239_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter2_pix_val_V_5_reg_239(6),
      Q => ap_phi_reg_pp0_iter3_pix_val_V_5_reg_239(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_val_V_5_reg_239_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter2_pix_val_V_5_reg_239(7),
      Q => ap_phi_reg_pp0_iter3_pix_val_V_5_reg_239(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_val_V_reg_294[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A200A2A2A2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_enable_reg_pp0_iter5,
      I2 => ovrlayYUV_full_n,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \^icmp_ln729_reg_706_reg[0]_0\,
      I5 => bckgndYUV_empty_n,
      O => ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830
    );
\ap_phi_reg_pp0_iter3_pix_val_V_reg_294_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter2_pix_val_V_reg_294(0),
      Q => ap_phi_reg_pp0_iter3_pix_val_V_reg_294(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_val_V_reg_294_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter2_pix_val_V_reg_294(1),
      Q => ap_phi_reg_pp0_iter3_pix_val_V_reg_294(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_val_V_reg_294_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter2_pix_val_V_reg_294(2),
      Q => ap_phi_reg_pp0_iter3_pix_val_V_reg_294(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_val_V_reg_294_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter2_pix_val_V_reg_294(3),
      Q => ap_phi_reg_pp0_iter3_pix_val_V_reg_294(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_val_V_reg_294_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter2_pix_val_V_reg_294(4),
      Q => ap_phi_reg_pp0_iter3_pix_val_V_reg_294(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_val_V_reg_294_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter2_pix_val_V_reg_294(5),
      Q => ap_phi_reg_pp0_iter3_pix_val_V_reg_294(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_val_V_reg_294_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter2_pix_val_V_reg_294(6),
      Q => ap_phi_reg_pp0_iter3_pix_val_V_reg_294(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_val_V_reg_294_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter2_pix_val_V_reg_294(7),
      Q => ap_phi_reg_pp0_iter3_pix_val_V_reg_294(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_pix_val_V_1_reg_283_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter3_pix_val_V_1_reg_283(0),
      Q => ap_phi_reg_pp0_iter4_pix_val_V_1_reg_283(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_pix_val_V_1_reg_283_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter3_pix_val_V_1_reg_283(1),
      Q => ap_phi_reg_pp0_iter4_pix_val_V_1_reg_283(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_pix_val_V_1_reg_283_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter3_pix_val_V_1_reg_283(2),
      Q => ap_phi_reg_pp0_iter4_pix_val_V_1_reg_283(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_pix_val_V_1_reg_283_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter3_pix_val_V_1_reg_283(3),
      Q => ap_phi_reg_pp0_iter4_pix_val_V_1_reg_283(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_pix_val_V_1_reg_283_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter3_pix_val_V_1_reg_283(4),
      Q => ap_phi_reg_pp0_iter4_pix_val_V_1_reg_283(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_pix_val_V_1_reg_283_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter3_pix_val_V_1_reg_283(5),
      Q => ap_phi_reg_pp0_iter4_pix_val_V_1_reg_283(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_pix_val_V_1_reg_283_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter3_pix_val_V_1_reg_283(6),
      Q => ap_phi_reg_pp0_iter4_pix_val_V_1_reg_283(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_pix_val_V_1_reg_283_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter3_pix_val_V_1_reg_283(7),
      Q => ap_phi_reg_pp0_iter4_pix_val_V_1_reg_283(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_pix_val_V_2_reg_272_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter3_pix_val_V_2_reg_272(0),
      Q => ap_phi_reg_pp0_iter4_pix_val_V_2_reg_272(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_pix_val_V_2_reg_272_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter3_pix_val_V_2_reg_272(1),
      Q => ap_phi_reg_pp0_iter4_pix_val_V_2_reg_272(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_pix_val_V_2_reg_272_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter3_pix_val_V_2_reg_272(2),
      Q => ap_phi_reg_pp0_iter4_pix_val_V_2_reg_272(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_pix_val_V_2_reg_272_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter3_pix_val_V_2_reg_272(3),
      Q => ap_phi_reg_pp0_iter4_pix_val_V_2_reg_272(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_pix_val_V_2_reg_272_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter3_pix_val_V_2_reg_272(4),
      Q => ap_phi_reg_pp0_iter4_pix_val_V_2_reg_272(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_pix_val_V_2_reg_272_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter3_pix_val_V_2_reg_272(5),
      Q => ap_phi_reg_pp0_iter4_pix_val_V_2_reg_272(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_pix_val_V_2_reg_272_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter3_pix_val_V_2_reg_272(6),
      Q => ap_phi_reg_pp0_iter4_pix_val_V_2_reg_272(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_pix_val_V_2_reg_272_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter3_pix_val_V_2_reg_272(7),
      Q => ap_phi_reg_pp0_iter4_pix_val_V_2_reg_272(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_pix_val_V_3_reg_261_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter3_pix_val_V_3_reg_261(0),
      Q => ap_phi_reg_pp0_iter4_pix_val_V_3_reg_261(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_pix_val_V_3_reg_261_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter3_pix_val_V_3_reg_261(1),
      Q => ap_phi_reg_pp0_iter4_pix_val_V_3_reg_261(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_pix_val_V_3_reg_261_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter3_pix_val_V_3_reg_261(2),
      Q => ap_phi_reg_pp0_iter4_pix_val_V_3_reg_261(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_pix_val_V_3_reg_261_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter3_pix_val_V_3_reg_261(3),
      Q => ap_phi_reg_pp0_iter4_pix_val_V_3_reg_261(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_pix_val_V_3_reg_261_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter3_pix_val_V_3_reg_261(4),
      Q => ap_phi_reg_pp0_iter4_pix_val_V_3_reg_261(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_pix_val_V_3_reg_261_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter3_pix_val_V_3_reg_261(5),
      Q => ap_phi_reg_pp0_iter4_pix_val_V_3_reg_261(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_pix_val_V_3_reg_261_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter3_pix_val_V_3_reg_261(6),
      Q => ap_phi_reg_pp0_iter4_pix_val_V_3_reg_261(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_pix_val_V_3_reg_261_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter3_pix_val_V_3_reg_261(7),
      Q => ap_phi_reg_pp0_iter4_pix_val_V_3_reg_261(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter3_pix_val_V_4_reg_250(0),
      Q => \ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250_reg[6]_0\(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter3_pix_val_V_4_reg_250(1),
      Q => \ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250_reg[6]_0\(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter3_pix_val_V_4_reg_250(2),
      Q => \ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250_reg[6]_0\(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter3_pix_val_V_4_reg_250(3),
      Q => ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter3_pix_val_V_4_reg_250(4),
      Q => \ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250_reg[6]_0\(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter3_pix_val_V_4_reg_250(5),
      Q => \ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250_reg[6]_0\(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter3_pix_val_V_4_reg_250(6),
      Q => \ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250_reg[6]_0\(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter3_pix_val_V_4_reg_250(7),
      Q => ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_pix_val_V_5_reg_239_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter3_pix_val_V_5_reg_239(0),
      Q => ap_phi_reg_pp0_iter4_pix_val_V_5_reg_239(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_pix_val_V_5_reg_239_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter3_pix_val_V_5_reg_239(1),
      Q => ap_phi_reg_pp0_iter4_pix_val_V_5_reg_239(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_pix_val_V_5_reg_239_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter3_pix_val_V_5_reg_239(2),
      Q => ap_phi_reg_pp0_iter4_pix_val_V_5_reg_239(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_pix_val_V_5_reg_239_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter3_pix_val_V_5_reg_239(3),
      Q => ap_phi_reg_pp0_iter4_pix_val_V_5_reg_239(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_pix_val_V_5_reg_239_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter3_pix_val_V_5_reg_239(4),
      Q => ap_phi_reg_pp0_iter4_pix_val_V_5_reg_239(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_pix_val_V_5_reg_239_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter3_pix_val_V_5_reg_239(5),
      Q => ap_phi_reg_pp0_iter4_pix_val_V_5_reg_239(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_pix_val_V_5_reg_239_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter3_pix_val_V_5_reg_239(6),
      Q => ap_phi_reg_pp0_iter4_pix_val_V_5_reg_239(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_pix_val_V_5_reg_239_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter3_pix_val_V_5_reg_239(7),
      Q => ap_phi_reg_pp0_iter4_pix_val_V_5_reg_239(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_pix_val_V_reg_294[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A200A2A2A2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => ap_enable_reg_pp0_iter5,
      I2 => ovrlayYUV_full_n,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \^icmp_ln729_reg_706_reg[0]_0\,
      I5 => bckgndYUV_empty_n,
      O => ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830
    );
\ap_phi_reg_pp0_iter4_pix_val_V_reg_294_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter3_pix_val_V_reg_294(0),
      Q => ap_phi_reg_pp0_iter4_pix_val_V_reg_294(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_pix_val_V_reg_294_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter3_pix_val_V_reg_294(1),
      Q => ap_phi_reg_pp0_iter4_pix_val_V_reg_294(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_pix_val_V_reg_294_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter3_pix_val_V_reg_294(2),
      Q => ap_phi_reg_pp0_iter4_pix_val_V_reg_294(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_pix_val_V_reg_294_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter3_pix_val_V_reg_294(3),
      Q => ap_phi_reg_pp0_iter4_pix_val_V_reg_294(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_pix_val_V_reg_294_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter3_pix_val_V_reg_294(4),
      Q => ap_phi_reg_pp0_iter4_pix_val_V_reg_294(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_pix_val_V_reg_294_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter3_pix_val_V_reg_294(5),
      Q => ap_phi_reg_pp0_iter4_pix_val_V_reg_294(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_pix_val_V_reg_294_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter3_pix_val_V_reg_294(6),
      Q => ap_phi_reg_pp0_iter4_pix_val_V_reg_294(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_pix_val_V_reg_294_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830,
      D => ap_phi_reg_pp0_iter3_pix_val_V_reg_294(7),
      Q => ap_phi_reg_pp0_iter4_pix_val_V_reg_294(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830,
      D => grp_tpgPatternBox_fu_305_n_81,
      Q => \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_0\(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830,
      D => grp_tpgPatternBox_fu_305_n_80,
      Q => \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_0\(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830,
      D => grp_tpgPatternBox_fu_305_n_79,
      Q => \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_0\(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830,
      D => grp_tpgPatternBox_fu_305_n_78,
      Q => \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_0\(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830,
      D => \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[6]_0\(0),
      Q => \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_0\(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830,
      D => \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[6]_0\(1),
      Q => \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_0\(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830,
      D => \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[6]_0\(2),
      Q => \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_0\(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830,
      D => grp_tpgPatternBox_fu_305_n_77,
      Q => \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_0\(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830,
      D => grp_tpgPatternBox_fu_305_n_73,
      Q => \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7]_0\(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830,
      D => grp_tpgPatternBox_fu_305_n_72,
      Q => \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7]_0\(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830,
      D => grp_tpgPatternBox_fu_305_n_71,
      Q => \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7]_0\(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830,
      D => grp_tpgPatternBox_fu_305_n_70,
      Q => \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7]_0\(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830,
      D => \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[6]_0\(0),
      Q => \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7]_0\(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830,
      D => \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[6]_0\(1),
      Q => \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7]_0\(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830,
      D => \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[6]_0\(2),
      Q => \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7]_0\(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830,
      D => grp_tpgPatternBox_fu_305_n_69,
      Q => \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7]_0\(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830,
      D => grp_tpgPatternBox_fu_305_n_102,
      Q => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_0\(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830,
      D => grp_tpgPatternBox_fu_305_n_101,
      Q => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_0\(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830,
      D => grp_tpgPatternBox_fu_305_n_100,
      Q => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_0\(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830,
      D => grp_tpgPatternBox_fu_305_n_99,
      Q => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_0\(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830,
      D => grp_tpgPatternBox_fu_305_n_98,
      Q => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_0\(4),
      S => '0'
    );
\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830,
      D => grp_tpgPatternBox_fu_305_n_97,
      Q => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_0\(5),
      S => '0'
    );
\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830,
      D => grp_tpgPatternBox_fu_305_n_96,
      Q => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_0\(6),
      S => '0'
    );
\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830,
      D => grp_tpgPatternBox_fu_305_n_95,
      Q => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_0\(7),
      S => '0'
    );
\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => pixIn_val_V_4_reg_752_pp0_iter3_reg(3),
      I1 => \^or_ln1918_2_reg_717_pp0_iter3_reg_reg[0]__0_0\,
      I2 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0\,
      I3 => \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[3]_0\,
      I4 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1\,
      I5 => ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250(3),
      O => \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[3]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6]_0\,
      I1 => \^or_ln1918_2_reg_717_pp0_iter3_reg_reg[0]__0_0\,
      I2 => pixIn_val_V_4_reg_752_pp0_iter3_reg(4),
      O => \select_ln1929_reg_426_reg[6]_1\
    );
\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6]_0\,
      I1 => \^or_ln1918_2_reg_717_pp0_iter3_reg_reg[0]__0_0\,
      I2 => pixIn_val_V_4_reg_752_pp0_iter3_reg(5),
      O => \select_ln1929_reg_426_reg[6]_0\
    );
\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6]_0\,
      I1 => \^or_ln1918_2_reg_717_pp0_iter3_reg_reg[0]__0_0\,
      I2 => pixIn_val_V_4_reg_752_pp0_iter3_reg(6),
      O => \select_ln1929_reg_426_reg[6]\
    );
\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFEFEFE0E0E0"
    )
        port map (
      I0 => \^or_ln1918_2_reg_717_pp0_iter3_reg_reg[0]__0_0\,
      I1 => pixIn_val_V_4_reg_752_pp0_iter3_reg(7),
      I2 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0\,
      I3 => \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[7]_1\,
      I4 => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1\,
      I5 => ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250(7),
      O => \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830,
      D => \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6]_1\(0),
      Q => \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[7]_0\(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830,
      D => \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6]_1\(1),
      Q => \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[7]_0\(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830,
      D => \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6]_1\(2),
      Q => \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[7]_0\(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830,
      D => \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[3]_i_1_n_5\,
      Q => \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[7]_0\(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830,
      D => \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6]_1\(3),
      Q => \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[7]_0\(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830,
      D => \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6]_1\(4),
      Q => \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[7]_0\(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830,
      D => \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6]_1\(5),
      Q => \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[7]_0\(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830,
      D => \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[7]_i_1_n_5\,
      Q => \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[7]_0\(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830,
      D => grp_tpgPatternBox_fu_305_n_64,
      Q => \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_0\(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830,
      D => grp_tpgPatternBox_fu_305_n_63,
      Q => \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_0\(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830,
      D => grp_tpgPatternBox_fu_305_n_62,
      Q => \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_0\(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830,
      D => grp_tpgPatternBox_fu_305_n_61,
      Q => \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_0\(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830,
      D => \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[6]_0\(0),
      Q => \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_0\(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830,
      D => \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[6]_0\(1),
      Q => \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_0\(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830,
      D => \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[6]_0\(2),
      Q => \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_0\(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830,
      D => grp_tpgPatternBox_fu_305_n_60,
      Q => \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_0\(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_pix_val_V_reg_294[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A200A2A2A2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4,
      I1 => ap_enable_reg_pp0_iter5,
      I2 => ovrlayYUV_full_n,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \^icmp_ln729_reg_706_reg[0]_0\,
      I5 => bckgndYUV_empty_n,
      O => ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830
    );
\ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830,
      D => grp_tpgPatternBox_fu_305_n_94,
      Q => \ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7]_0\(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830,
      D => grp_tpgPatternBox_fu_305_n_93,
      Q => \ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7]_0\(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830,
      D => grp_tpgPatternBox_fu_305_n_92,
      Q => \ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7]_0\(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830,
      D => grp_tpgPatternBox_fu_305_n_91,
      Q => \ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7]_0\(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830,
      D => grp_tpgPatternBox_fu_305_n_90,
      Q => \ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7]_0\(4),
      S => '0'
    );
\ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830,
      D => grp_tpgPatternBox_fu_305_n_89,
      Q => \ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7]_0\(5),
      S => '0'
    );
\ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830,
      D => grp_tpgPatternBox_fu_305_n_88,
      Q => \ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7]_0\(6),
      S => '0'
    );
\ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830,
      D => grp_tpgPatternBox_fu_305_n_87,
      Q => \ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7]_0\(7),
      S => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init
     port map (
      CO(0) => icmp_ln729_fu_341_p2,
      D(14) => ap_sig_allocacmp_x_2(15),
      D(13 downto 11) => \^x_fu_114_reg[14]_0\(2 downto 0),
      D(10 downto 0) => ap_sig_allocacmp_x_2(11 downto 1),
      DI(7) => flow_control_loop_pipe_sequential_init_U_n_28,
      DI(6) => flow_control_loop_pipe_sequential_init_U_n_29,
      DI(5) => flow_control_loop_pipe_sequential_init_U_n_30,
      DI(4) => flow_control_loop_pipe_sequential_init_U_n_31,
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_32,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_33,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_34,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_35,
      E(0) => flow_control_loop_pipe_sequential_init_U_n_61,
      Q(14) => \x_fu_114_reg_n_5_[15]\,
      Q(13) => \x_fu_114_reg_n_5_[14]\,
      Q(12) => \x_fu_114_reg_n_5_[13]\,
      Q(11) => \x_fu_114_reg_n_5_[12]\,
      Q(10) => \x_fu_114_reg_n_5_[11]\,
      Q(9) => \x_fu_114_reg_n_5_[10]\,
      Q(8) => \x_fu_114_reg_n_5_[9]\,
      Q(7) => \x_fu_114_reg_n_5_[8]\,
      Q(6) => \x_fu_114_reg_n_5_[7]\,
      Q(5) => \x_fu_114_reg_n_5_[6]\,
      Q(4) => \x_fu_114_reg_n_5_[5]\,
      Q(3) => \x_fu_114_reg_n_5_[4]\,
      Q(2) => \x_fu_114_reg_n_5_[3]\,
      Q(1) => \x_fu_114_reg_n_5_[2]\,
      Q(0) => \x_fu_114_reg_n_5_[1]\,
      RSTC => RSTC,
      S(7) => flow_control_loop_pipe_sequential_init_U_n_36,
      S(6) => flow_control_loop_pipe_sequential_init_U_n_37,
      S(5) => flow_control_loop_pipe_sequential_init_U_n_38,
      S(4) => flow_control_loop_pipe_sequential_init_U_n_39,
      S(3) => flow_control_loop_pipe_sequential_init_U_n_40,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_41,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_42,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_43,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_7,
      \ap_CS_fsm_reg[3]\(1 downto 0) => \ap_CS_fsm_reg[3]_1\(1 downto 0),
      \ap_CS_fsm_reg[3]_0\(0) => \ap_CS_fsm_reg[3]_2\(0),
      \ap_CS_fsm_reg[3]_1\ => \^icmp_ln729_reg_706_reg[0]_0\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter5 => ap_enable_reg_pp0_iter5,
      ap_loop_exit_ready_pp0_iter4_reg => ap_loop_exit_ready_pp0_iter4_reg,
      \ap_loop_exit_ready_pp0_iter4_reg_reg__0\(1 downto 0) => \ap_loop_exit_ready_pp0_iter4_reg_reg__0_0\(1 downto 0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => flow_control_loop_pipe_sequential_init_U_n_5,
      bckgndYUV_empty_n => bckgndYUV_empty_n,
      cmp2_i_reg_439 => cmp2_i_reg_439,
      grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_ready => grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_ready,
      grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg => grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg,
      grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg_reg => grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg_reg,
      grp_tpgPatternBox_fu_305_ap_start_reg => grp_tpgPatternBox_fu_305_ap_start_reg,
      grp_tpgPatternBox_fu_305_ap_start_reg_reg => flow_control_loop_pipe_sequential_init_U_n_59,
      grp_tpgPatternBox_fu_305_ap_start_reg_reg_0 => grp_tpgPatternBox_fu_305_ap_start_reg_reg_0,
      \icmp_ln729_reg_706_reg[0]\(15 downto 0) => \icmp_ln729_reg_706_reg[0]_1\(15 downto 0),
      or_ln1918_2_fu_371_p2 => or_ln1918_2_fu_371_p2,
      or_ln1918_2_reg_7170 => or_ln1918_2_reg_7170,
      \or_ln1918_2_reg_717_reg[0]\ => \or_ln1918_2_reg_717_reg[0]_0\,
      or_ln1918_fu_353_p2 => or_ln1918_fu_353_p2,
      \or_ln1918_reg_710_reg[0]\(12 downto 0) => \or_ln1918_reg_710_reg[0]_0\(12 downto 0),
      \or_ln1918_reg_710_reg[0]_0\ => \or_ln1918_reg_710_reg[0]_1\,
      ovrlayYUV_full_n => ovrlayYUV_full_n,
      \x_fu_114_reg[15]\(14 downto 0) => x_3_fu_377_p2(15 downto 1)
    );
grp_tpgPatternBox_fu_305: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternBox
     port map (
      D(4) => grp_tpgPatternBox_fu_305_n_60,
      D(3) => grp_tpgPatternBox_fu_305_n_61,
      D(2) => grp_tpgPatternBox_fu_305_n_62,
      D(1) => grp_tpgPatternBox_fu_305_n_63,
      D(0) => grp_tpgPatternBox_fu_305_n_64,
      O(7 downto 0) => O(7 downto 0),
      Q(14 downto 0) => Q(14 downto 0),
      RSTC => RSTC,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter5 => ap_enable_reg_pp0_iter5,
      \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_0\(0) => \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]\(0),
      \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_0\(0) => \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]\(0),
      \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]\(4) => pixIn_val_V_1_reg_731_pp0_iter3_reg(7),
      \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]\(3 downto 0) => pixIn_val_V_1_reg_731_pp0_iter3_reg(3 downto 0),
      \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_0\(7 downto 0) => ap_phi_reg_pp0_iter4_pix_val_V_1_reg_283(7 downto 0),
      \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_1\(7 downto 0) => \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_1\(7 downto 0),
      \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7]\(4) => pixIn_val_V_2_reg_738_pp0_iter3_reg(7),
      \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7]\(3 downto 0) => pixIn_val_V_2_reg_738_pp0_iter3_reg(3 downto 0),
      \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7]_0\(7 downto 0) => ap_phi_reg_pp0_iter4_pix_val_V_2_reg_272(7 downto 0),
      \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]\ => \^or_ln1918_2_reg_717_pp0_iter3_reg_reg[0]__0_0\,
      \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0\ => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0\,
      \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1\ => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1\,
      \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]\(7 downto 0) => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_1\(7 downto 0),
      \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_0\(7 downto 0) => pixIn_val_V_3_reg_745_pp0_iter3_reg(7 downto 0),
      \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_1\(7 downto 0) => ap_phi_reg_pp0_iter4_pix_val_V_3_reg_261(7 downto 0),
      \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]\(4) => pixIn_val_V_5_reg_759_pp0_iter3_reg(7),
      \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]\(3 downto 0) => pixIn_val_V_5_reg_759_pp0_iter3_reg(3 downto 0),
      \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_0\(7 downto 0) => ap_phi_reg_pp0_iter4_pix_val_V_5_reg_239(7 downto 0),
      \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_1\(7 downto 0) => \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_1\(7 downto 0),
      \ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[0]\ => \^or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0_0\,
      \ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7]\(7 downto 0) => pixIn_val_V_reg_724_pp0_iter3_reg(7 downto 0),
      \ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7]_0\(7 downto 0) => ap_phi_reg_pp0_iter4_pix_val_V_reg_294(7 downto 0),
      bckgndYUV_empty_n => bckgndYUV_empty_n,
      \boxHCoord_reg[7]_0\(0) => \boxHCoord_reg[7]\(0),
      \boxRight_fu_400_p2_carry__0_0\(14 downto 0) => \boxRight_fu_400_p2_carry__0\(14 downto 0),
      \boxVCoord_reg[15]_0\(14 downto 0) => \boxVCoord_reg[15]\(14 downto 0),
      \boxVCoord_reg[7]_0\(0) => \boxVCoord_reg[7]\(0),
      \boxVCoord_reg[7]_1\(7 downto 0) => \boxVCoord_reg[7]_0\(7 downto 0),
      grp_tpgPatternBox_fu_305_ap_start_reg => grp_tpgPatternBox_fu_305_ap_start_reg,
      \hDir_reg[0]_0\(3 downto 0) => \hDir_reg[0]\(3 downto 0),
      \hDir_reg[0]_1\(0) => \hDir_reg[0]_0\(0),
      \hDir_reg[0]_2\(2 downto 0) => \hDir_reg[0]_1\(2 downto 0),
      \i__carry__0_i_8__1_0\(0) => \i__carry__0_i_8__1\(0),
      icmp_ln1844_fu_269_p2_carry_i_12(14 downto 0) => \icmp_ln729_reg_706_reg[0]_1\(14 downto 0),
      icmp_ln1844_fu_269_p2_carry_i_12_0(7 downto 0) => icmp_ln1844_fu_269_p2_carry_i_12(7 downto 0),
      icmp_ln1844_fu_269_p2_carry_i_16_0(7 downto 0) => icmp_ln1844_fu_269_p2_carry_i_16(7 downto 0),
      icmp_ln1856_fu_307_p2_carry_i_12(14 downto 0) => icmp_ln1856_fu_307_p2_carry_i_12(14 downto 0),
      icmp_ln1856_fu_307_p2_carry_i_12_0(7 downto 0) => icmp_ln1856_fu_307_p2_carry_i_12_0(7 downto 0),
      icmp_ln1856_fu_307_p2_carry_i_16_0(7 downto 0) => icmp_ln1856_fu_307_p2_carry_i_16(7 downto 0),
      \icmp_ln1897_4_reg_751_reg[0]_0\ => \icmp_ln1897_4_reg_751_reg[0]\,
      \icmp_ln1897_4_reg_751_reg[0]_1\ => \^icmp_ln729_reg_706_reg[0]_0\,
      \icmp_ln1897_5_reg_756[0]_i_13_0\(0) => \icmp_ln1897_5_reg_756[0]_i_13\(0),
      \int_boxColorB_reg[4]\ => \int_boxColorB_reg[4]\,
      \int_boxColorB_reg[4]_0\ => \int_boxColorB_reg[4]_0\,
      \int_boxColorB_reg[5]\ => \int_boxColorB_reg[5]\,
      \int_boxColorB_reg[6]\ => \int_boxColorB_reg[6]\,
      \int_boxColorB_reg[6]_0\ => \int_boxColorB_reg[6]_0\,
      \int_boxColorG_reg[4]\ => \int_boxColorG_reg[4]\,
      \int_boxColorG_reg[5]\ => \int_boxColorG_reg[5]\,
      \int_boxColorG_reg[6]\ => \int_boxColorG_reg[6]\,
      \int_height_reg[14]\(7 downto 0) => \int_height_reg[14]\(7 downto 0),
      \or_ln1918_2_reg_717_pp0_iter3_reg_reg[0]__0\(7) => grp_tpgPatternBox_fu_305_n_95,
      \or_ln1918_2_reg_717_pp0_iter3_reg_reg[0]__0\(6) => grp_tpgPatternBox_fu_305_n_96,
      \or_ln1918_2_reg_717_pp0_iter3_reg_reg[0]__0\(5) => grp_tpgPatternBox_fu_305_n_97,
      \or_ln1918_2_reg_717_pp0_iter3_reg_reg[0]__0\(4) => grp_tpgPatternBox_fu_305_n_98,
      \or_ln1918_2_reg_717_pp0_iter3_reg_reg[0]__0\(3) => grp_tpgPatternBox_fu_305_n_99,
      \or_ln1918_2_reg_717_pp0_iter3_reg_reg[0]__0\(2) => grp_tpgPatternBox_fu_305_n_100,
      \or_ln1918_2_reg_717_pp0_iter3_reg_reg[0]__0\(1) => grp_tpgPatternBox_fu_305_n_101,
      \or_ln1918_2_reg_717_pp0_iter3_reg_reg[0]__0\(0) => grp_tpgPatternBox_fu_305_n_102,
      \or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0\(4) => grp_tpgPatternBox_fu_305_n_69,
      \or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0\(3) => grp_tpgPatternBox_fu_305_n_70,
      \or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0\(2) => grp_tpgPatternBox_fu_305_n_71,
      \or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0\(1) => grp_tpgPatternBox_fu_305_n_72,
      \or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0\(0) => grp_tpgPatternBox_fu_305_n_73,
      \or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0_0\(4) => grp_tpgPatternBox_fu_305_n_77,
      \or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0_0\(3) => grp_tpgPatternBox_fu_305_n_78,
      \or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0_0\(2) => grp_tpgPatternBox_fu_305_n_79,
      \or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0_0\(1) => grp_tpgPatternBox_fu_305_n_80,
      \or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0_0\(0) => grp_tpgPatternBox_fu_305_n_81,
      \or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0_1\(7) => grp_tpgPatternBox_fu_305_n_87,
      \or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0_1\(6) => grp_tpgPatternBox_fu_305_n_88,
      \or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0_1\(5) => grp_tpgPatternBox_fu_305_n_89,
      \or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0_1\(4) => grp_tpgPatternBox_fu_305_n_90,
      \or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0_1\(3) => grp_tpgPatternBox_fu_305_n_91,
      \or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0_1\(2) => grp_tpgPatternBox_fu_305_n_92,
      \or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0_1\(1) => grp_tpgPatternBox_fu_305_n_93,
      \or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0_1\(0) => grp_tpgPatternBox_fu_305_n_94,
      \out\(47 downto 0) => \out\(47 downto 0),
      ovrlayYUV_full_n => ovrlayYUV_full_n,
      \pixIn10_read_reg_642_pp0_iter2_reg_reg[5]__0_0\ => \pixIn10_read_reg_642_pp0_iter2_reg_reg[5]__0\,
      pixIn9_read_reg_647_pp0_iter2_reg(7 downto 0) => pixIn9_read_reg_647_pp0_iter2_reg(7 downto 0),
      \vDir_reg[0]_0\(3 downto 0) => \vDir_reg[0]\(3 downto 0),
      \vDir_reg[0]_1\(3 downto 0) => \vDir_reg[0]_0\(3 downto 0),
      \x_read_reg_627_reg[15]_0\(14 downto 0) => x_2_reg_701(15 downto 1),
      \y_read_reg_635_reg[15]_0\(15 downto 0) => \y_read_reg_635_reg[15]\(15 downto 0)
    );
grp_tpgPatternBox_fu_305_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_59,
      Q => grp_tpgPatternBox_fu_305_ap_start_reg,
      R => RSTC
    );
icmp_ln729_fu_341_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => icmp_ln729_fu_341_p2,
      CO(6) => icmp_ln729_fu_341_p2_carry_n_6,
      CO(5) => icmp_ln729_fu_341_p2_carry_n_7,
      CO(4) => icmp_ln729_fu_341_p2_carry_n_8,
      CO(3) => icmp_ln729_fu_341_p2_carry_n_9,
      CO(2) => icmp_ln729_fu_341_p2_carry_n_10,
      CO(1) => icmp_ln729_fu_341_p2_carry_n_11,
      CO(0) => icmp_ln729_fu_341_p2_carry_n_12,
      DI(7) => flow_control_loop_pipe_sequential_init_U_n_28,
      DI(6) => flow_control_loop_pipe_sequential_init_U_n_29,
      DI(5) => flow_control_loop_pipe_sequential_init_U_n_30,
      DI(4) => flow_control_loop_pipe_sequential_init_U_n_31,
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_32,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_33,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_34,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_35,
      O(7 downto 0) => NLW_icmp_ln729_fu_341_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => flow_control_loop_pipe_sequential_init_U_n_36,
      S(6) => flow_control_loop_pipe_sequential_init_U_n_37,
      S(5) => flow_control_loop_pipe_sequential_init_U_n_38,
      S(4) => flow_control_loop_pipe_sequential_init_U_n_39,
      S(3) => flow_control_loop_pipe_sequential_init_U_n_40,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_41,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_42,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_43
    );
\icmp_ln729_reg_706_pp0_iter2_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \^icmp_ln729_reg_706_reg[0]_0\,
      Q => \icmp_ln729_reg_706_pp0_iter2_reg_reg[0]_srl2_n_5\
    );
\icmp_ln729_reg_706_pp0_iter3_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln729_reg_706_pp0_iter2_reg_reg[0]_srl2_n_5\,
      Q => icmp_ln729_reg_706_pp0_iter3_reg,
      R => '0'
    );
\icmp_ln729_reg_706_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln729_fu_341_p2,
      Q => \^icmp_ln729_reg_706_reg[0]_0\,
      R => '0'
    );
internal_empty_n_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => shiftReg_ce_0,
      I1 => \ap_CS_fsm_reg[3]_1\(1),
      I2 => p_3_in,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \mOutPtr_reg[1]\(0),
      I5 => \mOutPtr_reg[1]\(1),
      O => \ap_CS_fsm_reg[3]\
    );
internal_empty_n_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => shiftReg_ce_0,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => p_3_in,
      I3 => \ap_CS_fsm_reg[3]_1\(1),
      O => internal_empty_n4_out
    );
internal_full_n_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A200000000000000"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_1\(1),
      I1 => ap_enable_reg_pp0_iter5,
      I2 => ovrlayYUV_full_n,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \^icmp_ln729_reg_706_reg[0]_0\,
      I5 => bckgndYUV_empty_n,
      O => \ap_CS_fsm_reg[3]_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55559555AAAA6AAA"
    )
        port map (
      I0 => \mOutPtr_reg[1]\(0),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => p_3_in,
      I3 => \ap_CS_fsm_reg[3]_1\(1),
      I4 => shiftReg_ce_0,
      I5 => \mOutPtr_reg[1]\(1),
      O => D(0)
    );
\mOutPtr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => shiftReg_ce_0,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => p_3_in,
      I3 => \ap_CS_fsm_reg[3]_1\(1),
      O => E(0)
    );
\mOutPtr[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => p_3_in,
      I2 => \ap_CS_fsm_reg[3]_1\(1),
      I3 => shiftReg_ce_0,
      O => ap_enable_reg_pp0_iter1_reg_0
    );
\or_ln1918_2_reg_717_pp0_iter2_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => or_ln1918_2_reg_717,
      Q => \or_ln1918_2_reg_717_pp0_iter2_reg_reg[0]_srl2_n_5\
    );
\or_ln1918_2_reg_717_pp0_iter3_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \or_ln1918_2_reg_717_pp0_iter2_reg_reg[0]_srl2_n_5\,
      Q => \^or_ln1918_2_reg_717_pp0_iter3_reg_reg[0]__0_0\,
      R => '0'
    );
\or_ln1918_2_reg_717_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => or_ln1918_2_reg_7170,
      D => or_ln1918_2_fu_371_p2,
      Q => or_ln1918_2_reg_717,
      R => '0'
    );
\or_ln1918_reg_710_pp0_iter2_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => or_ln1918_reg_710,
      Q => \or_ln1918_reg_710_pp0_iter2_reg_reg[0]_srl2_n_5\
    );
\or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \or_ln1918_reg_710_pp0_iter2_reg_reg[0]_srl2_n_5\,
      Q => \^or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0_0\,
      R => '0'
    );
\or_ln1918_reg_710_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => or_ln1918_2_reg_7170,
      D => or_ln1918_fu_353_p2,
      Q => or_ln1918_reg_710,
      R => '0'
    );
\pixIn_val_V_1_reg_731_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_1_reg_731(0),
      Q => pixIn_val_V_1_reg_731_pp0_iter2_reg(0),
      R => '0'
    );
\pixIn_val_V_1_reg_731_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_1_reg_731(1),
      Q => pixIn_val_V_1_reg_731_pp0_iter2_reg(1),
      R => '0'
    );
\pixIn_val_V_1_reg_731_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_1_reg_731(2),
      Q => pixIn_val_V_1_reg_731_pp0_iter2_reg(2),
      R => '0'
    );
\pixIn_val_V_1_reg_731_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_1_reg_731(3),
      Q => pixIn_val_V_1_reg_731_pp0_iter2_reg(3),
      R => '0'
    );
\pixIn_val_V_1_reg_731_pp0_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_1_reg_731(4),
      Q => pixIn_val_V_1_reg_731_pp0_iter2_reg(4),
      R => '0'
    );
\pixIn_val_V_1_reg_731_pp0_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_1_reg_731(5),
      Q => pixIn_val_V_1_reg_731_pp0_iter2_reg(5),
      R => '0'
    );
\pixIn_val_V_1_reg_731_pp0_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_1_reg_731(6),
      Q => pixIn_val_V_1_reg_731_pp0_iter2_reg(6),
      R => '0'
    );
\pixIn_val_V_1_reg_731_pp0_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_1_reg_731(7),
      Q => pixIn_val_V_1_reg_731_pp0_iter2_reg(7),
      R => '0'
    );
\pixIn_val_V_1_reg_731_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_1_reg_731_pp0_iter2_reg(0),
      Q => pixIn_val_V_1_reg_731_pp0_iter3_reg(0),
      R => '0'
    );
\pixIn_val_V_1_reg_731_pp0_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_1_reg_731_pp0_iter2_reg(1),
      Q => pixIn_val_V_1_reg_731_pp0_iter3_reg(1),
      R => '0'
    );
\pixIn_val_V_1_reg_731_pp0_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_1_reg_731_pp0_iter2_reg(2),
      Q => pixIn_val_V_1_reg_731_pp0_iter3_reg(2),
      R => '0'
    );
\pixIn_val_V_1_reg_731_pp0_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_1_reg_731_pp0_iter2_reg(3),
      Q => pixIn_val_V_1_reg_731_pp0_iter3_reg(3),
      R => '0'
    );
\pixIn_val_V_1_reg_731_pp0_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_1_reg_731_pp0_iter2_reg(4),
      Q => \pixIn_val_V_1_reg_731_pp0_iter3_reg_reg[6]_0\(0),
      R => '0'
    );
\pixIn_val_V_1_reg_731_pp0_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_1_reg_731_pp0_iter2_reg(5),
      Q => \pixIn_val_V_1_reg_731_pp0_iter3_reg_reg[6]_0\(1),
      R => '0'
    );
\pixIn_val_V_1_reg_731_pp0_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_1_reg_731_pp0_iter2_reg(6),
      Q => \pixIn_val_V_1_reg_731_pp0_iter3_reg_reg[6]_0\(2),
      R => '0'
    );
\pixIn_val_V_1_reg_731_pp0_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_1_reg_731_pp0_iter2_reg(7),
      Q => pixIn_val_V_1_reg_731_pp0_iter3_reg(7),
      R => '0'
    );
\pixIn_val_V_1_reg_731_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(8),
      Q => pixIn_val_V_1_reg_731(0),
      R => '0'
    );
\pixIn_val_V_1_reg_731_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(9),
      Q => pixIn_val_V_1_reg_731(1),
      R => '0'
    );
\pixIn_val_V_1_reg_731_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(10),
      Q => pixIn_val_V_1_reg_731(2),
      R => '0'
    );
\pixIn_val_V_1_reg_731_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(11),
      Q => pixIn_val_V_1_reg_731(3),
      R => '0'
    );
\pixIn_val_V_1_reg_731_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(12),
      Q => pixIn_val_V_1_reg_731(4),
      R => '0'
    );
\pixIn_val_V_1_reg_731_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(13),
      Q => pixIn_val_V_1_reg_731(5),
      R => '0'
    );
\pixIn_val_V_1_reg_731_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(14),
      Q => pixIn_val_V_1_reg_731(6),
      R => '0'
    );
\pixIn_val_V_1_reg_731_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(15),
      Q => pixIn_val_V_1_reg_731(7),
      R => '0'
    );
\pixIn_val_V_2_reg_738_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_2_reg_738(0),
      Q => pixIn_val_V_2_reg_738_pp0_iter2_reg(0),
      R => '0'
    );
\pixIn_val_V_2_reg_738_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_2_reg_738(1),
      Q => pixIn_val_V_2_reg_738_pp0_iter2_reg(1),
      R => '0'
    );
\pixIn_val_V_2_reg_738_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_2_reg_738(2),
      Q => pixIn_val_V_2_reg_738_pp0_iter2_reg(2),
      R => '0'
    );
\pixIn_val_V_2_reg_738_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_2_reg_738(3),
      Q => pixIn_val_V_2_reg_738_pp0_iter2_reg(3),
      R => '0'
    );
\pixIn_val_V_2_reg_738_pp0_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_2_reg_738(4),
      Q => pixIn_val_V_2_reg_738_pp0_iter2_reg(4),
      R => '0'
    );
\pixIn_val_V_2_reg_738_pp0_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_2_reg_738(5),
      Q => pixIn_val_V_2_reg_738_pp0_iter2_reg(5),
      R => '0'
    );
\pixIn_val_V_2_reg_738_pp0_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_2_reg_738(6),
      Q => pixIn_val_V_2_reg_738_pp0_iter2_reg(6),
      R => '0'
    );
\pixIn_val_V_2_reg_738_pp0_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_2_reg_738(7),
      Q => pixIn_val_V_2_reg_738_pp0_iter2_reg(7),
      R => '0'
    );
\pixIn_val_V_2_reg_738_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_2_reg_738_pp0_iter2_reg(0),
      Q => pixIn_val_V_2_reg_738_pp0_iter3_reg(0),
      R => '0'
    );
\pixIn_val_V_2_reg_738_pp0_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_2_reg_738_pp0_iter2_reg(1),
      Q => pixIn_val_V_2_reg_738_pp0_iter3_reg(1),
      R => '0'
    );
\pixIn_val_V_2_reg_738_pp0_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_2_reg_738_pp0_iter2_reg(2),
      Q => pixIn_val_V_2_reg_738_pp0_iter3_reg(2),
      R => '0'
    );
\pixIn_val_V_2_reg_738_pp0_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_2_reg_738_pp0_iter2_reg(3),
      Q => pixIn_val_V_2_reg_738_pp0_iter3_reg(3),
      R => '0'
    );
\pixIn_val_V_2_reg_738_pp0_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_2_reg_738_pp0_iter2_reg(4),
      Q => \pixIn_val_V_2_reg_738_pp0_iter3_reg_reg[6]_0\(0),
      R => '0'
    );
\pixIn_val_V_2_reg_738_pp0_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_2_reg_738_pp0_iter2_reg(5),
      Q => \pixIn_val_V_2_reg_738_pp0_iter3_reg_reg[6]_0\(1),
      R => '0'
    );
\pixIn_val_V_2_reg_738_pp0_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_2_reg_738_pp0_iter2_reg(6),
      Q => \pixIn_val_V_2_reg_738_pp0_iter3_reg_reg[6]_0\(2),
      R => '0'
    );
\pixIn_val_V_2_reg_738_pp0_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_2_reg_738_pp0_iter2_reg(7),
      Q => pixIn_val_V_2_reg_738_pp0_iter3_reg(7),
      R => '0'
    );
\pixIn_val_V_2_reg_738_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(16),
      Q => pixIn_val_V_2_reg_738(0),
      R => '0'
    );
\pixIn_val_V_2_reg_738_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(17),
      Q => pixIn_val_V_2_reg_738(1),
      R => '0'
    );
\pixIn_val_V_2_reg_738_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(18),
      Q => pixIn_val_V_2_reg_738(2),
      R => '0'
    );
\pixIn_val_V_2_reg_738_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(19),
      Q => pixIn_val_V_2_reg_738(3),
      R => '0'
    );
\pixIn_val_V_2_reg_738_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(20),
      Q => pixIn_val_V_2_reg_738(4),
      R => '0'
    );
\pixIn_val_V_2_reg_738_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(21),
      Q => pixIn_val_V_2_reg_738(5),
      R => '0'
    );
\pixIn_val_V_2_reg_738_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(22),
      Q => pixIn_val_V_2_reg_738(6),
      R => '0'
    );
\pixIn_val_V_2_reg_738_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(23),
      Q => pixIn_val_V_2_reg_738(7),
      R => '0'
    );
\pixIn_val_V_3_reg_745_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_3_reg_745(0),
      Q => pixIn_val_V_3_reg_745_pp0_iter2_reg(0),
      R => '0'
    );
\pixIn_val_V_3_reg_745_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_3_reg_745(1),
      Q => pixIn_val_V_3_reg_745_pp0_iter2_reg(1),
      R => '0'
    );
\pixIn_val_V_3_reg_745_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_3_reg_745(2),
      Q => pixIn_val_V_3_reg_745_pp0_iter2_reg(2),
      R => '0'
    );
\pixIn_val_V_3_reg_745_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_3_reg_745(3),
      Q => pixIn_val_V_3_reg_745_pp0_iter2_reg(3),
      R => '0'
    );
\pixIn_val_V_3_reg_745_pp0_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_3_reg_745(4),
      Q => pixIn_val_V_3_reg_745_pp0_iter2_reg(4),
      R => '0'
    );
\pixIn_val_V_3_reg_745_pp0_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_3_reg_745(5),
      Q => pixIn_val_V_3_reg_745_pp0_iter2_reg(5),
      R => '0'
    );
\pixIn_val_V_3_reg_745_pp0_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_3_reg_745(6),
      Q => pixIn_val_V_3_reg_745_pp0_iter2_reg(6),
      R => '0'
    );
\pixIn_val_V_3_reg_745_pp0_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_3_reg_745(7),
      Q => pixIn_val_V_3_reg_745_pp0_iter2_reg(7),
      R => '0'
    );
\pixIn_val_V_3_reg_745_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_3_reg_745_pp0_iter2_reg(0),
      Q => pixIn_val_V_3_reg_745_pp0_iter3_reg(0),
      R => '0'
    );
\pixIn_val_V_3_reg_745_pp0_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_3_reg_745_pp0_iter2_reg(1),
      Q => pixIn_val_V_3_reg_745_pp0_iter3_reg(1),
      R => '0'
    );
\pixIn_val_V_3_reg_745_pp0_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_3_reg_745_pp0_iter2_reg(2),
      Q => pixIn_val_V_3_reg_745_pp0_iter3_reg(2),
      R => '0'
    );
\pixIn_val_V_3_reg_745_pp0_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_3_reg_745_pp0_iter2_reg(3),
      Q => pixIn_val_V_3_reg_745_pp0_iter3_reg(3),
      R => '0'
    );
\pixIn_val_V_3_reg_745_pp0_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_3_reg_745_pp0_iter2_reg(4),
      Q => pixIn_val_V_3_reg_745_pp0_iter3_reg(4),
      R => '0'
    );
\pixIn_val_V_3_reg_745_pp0_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_3_reg_745_pp0_iter2_reg(5),
      Q => pixIn_val_V_3_reg_745_pp0_iter3_reg(5),
      R => '0'
    );
\pixIn_val_V_3_reg_745_pp0_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_3_reg_745_pp0_iter2_reg(6),
      Q => pixIn_val_V_3_reg_745_pp0_iter3_reg(6),
      R => '0'
    );
\pixIn_val_V_3_reg_745_pp0_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_3_reg_745_pp0_iter2_reg(7),
      Q => pixIn_val_V_3_reg_745_pp0_iter3_reg(7),
      R => '0'
    );
\pixIn_val_V_3_reg_745_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(24),
      Q => pixIn_val_V_3_reg_745(0),
      R => '0'
    );
\pixIn_val_V_3_reg_745_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(25),
      Q => pixIn_val_V_3_reg_745(1),
      R => '0'
    );
\pixIn_val_V_3_reg_745_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(26),
      Q => pixIn_val_V_3_reg_745(2),
      R => '0'
    );
\pixIn_val_V_3_reg_745_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(27),
      Q => pixIn_val_V_3_reg_745(3),
      R => '0'
    );
\pixIn_val_V_3_reg_745_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(28),
      Q => pixIn_val_V_3_reg_745(4),
      R => '0'
    );
\pixIn_val_V_3_reg_745_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(29),
      Q => pixIn_val_V_3_reg_745(5),
      R => '0'
    );
\pixIn_val_V_3_reg_745_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(30),
      Q => pixIn_val_V_3_reg_745(6),
      R => '0'
    );
\pixIn_val_V_3_reg_745_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(31),
      Q => pixIn_val_V_3_reg_745(7),
      R => '0'
    );
\pixIn_val_V_4_reg_752_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_4_reg_752(0),
      Q => pixIn_val_V_4_reg_752_pp0_iter2_reg(0),
      R => '0'
    );
\pixIn_val_V_4_reg_752_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_4_reg_752(1),
      Q => pixIn_val_V_4_reg_752_pp0_iter2_reg(1),
      R => '0'
    );
\pixIn_val_V_4_reg_752_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_4_reg_752(2),
      Q => pixIn_val_V_4_reg_752_pp0_iter2_reg(2),
      R => '0'
    );
\pixIn_val_V_4_reg_752_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_4_reg_752(3),
      Q => pixIn_val_V_4_reg_752_pp0_iter2_reg(3),
      R => '0'
    );
\pixIn_val_V_4_reg_752_pp0_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_4_reg_752(4),
      Q => pixIn_val_V_4_reg_752_pp0_iter2_reg(4),
      R => '0'
    );
\pixIn_val_V_4_reg_752_pp0_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_4_reg_752(5),
      Q => pixIn_val_V_4_reg_752_pp0_iter2_reg(5),
      R => '0'
    );
\pixIn_val_V_4_reg_752_pp0_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_4_reg_752(6),
      Q => pixIn_val_V_4_reg_752_pp0_iter2_reg(6),
      R => '0'
    );
\pixIn_val_V_4_reg_752_pp0_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_4_reg_752(7),
      Q => pixIn_val_V_4_reg_752_pp0_iter2_reg(7),
      R => '0'
    );
\pixIn_val_V_4_reg_752_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_4_reg_752_pp0_iter2_reg(0),
      Q => \pixIn_val_V_4_reg_752_pp0_iter3_reg_reg[2]_0\(0),
      R => '0'
    );
\pixIn_val_V_4_reg_752_pp0_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_4_reg_752_pp0_iter2_reg(1),
      Q => \pixIn_val_V_4_reg_752_pp0_iter3_reg_reg[2]_0\(1),
      R => '0'
    );
\pixIn_val_V_4_reg_752_pp0_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_4_reg_752_pp0_iter2_reg(2),
      Q => \pixIn_val_V_4_reg_752_pp0_iter3_reg_reg[2]_0\(2),
      R => '0'
    );
\pixIn_val_V_4_reg_752_pp0_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_4_reg_752_pp0_iter2_reg(3),
      Q => pixIn_val_V_4_reg_752_pp0_iter3_reg(3),
      R => '0'
    );
\pixIn_val_V_4_reg_752_pp0_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_4_reg_752_pp0_iter2_reg(4),
      Q => pixIn_val_V_4_reg_752_pp0_iter3_reg(4),
      R => '0'
    );
\pixIn_val_V_4_reg_752_pp0_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_4_reg_752_pp0_iter2_reg(5),
      Q => pixIn_val_V_4_reg_752_pp0_iter3_reg(5),
      R => '0'
    );
\pixIn_val_V_4_reg_752_pp0_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_4_reg_752_pp0_iter2_reg(6),
      Q => pixIn_val_V_4_reg_752_pp0_iter3_reg(6),
      R => '0'
    );
\pixIn_val_V_4_reg_752_pp0_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_4_reg_752_pp0_iter2_reg(7),
      Q => pixIn_val_V_4_reg_752_pp0_iter3_reg(7),
      R => '0'
    );
\pixIn_val_V_4_reg_752_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(32),
      Q => pixIn_val_V_4_reg_752(0),
      R => '0'
    );
\pixIn_val_V_4_reg_752_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(33),
      Q => pixIn_val_V_4_reg_752(1),
      R => '0'
    );
\pixIn_val_V_4_reg_752_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(34),
      Q => pixIn_val_V_4_reg_752(2),
      R => '0'
    );
\pixIn_val_V_4_reg_752_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(35),
      Q => pixIn_val_V_4_reg_752(3),
      R => '0'
    );
\pixIn_val_V_4_reg_752_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(36),
      Q => pixIn_val_V_4_reg_752(4),
      R => '0'
    );
\pixIn_val_V_4_reg_752_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(37),
      Q => pixIn_val_V_4_reg_752(5),
      R => '0'
    );
\pixIn_val_V_4_reg_752_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(38),
      Q => pixIn_val_V_4_reg_752(6),
      R => '0'
    );
\pixIn_val_V_4_reg_752_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(39),
      Q => pixIn_val_V_4_reg_752(7),
      R => '0'
    );
\pixIn_val_V_5_reg_759_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_5_reg_759(0),
      Q => pixIn_val_V_5_reg_759_pp0_iter2_reg(0),
      R => '0'
    );
\pixIn_val_V_5_reg_759_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_5_reg_759(1),
      Q => pixIn_val_V_5_reg_759_pp0_iter2_reg(1),
      R => '0'
    );
\pixIn_val_V_5_reg_759_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_5_reg_759(2),
      Q => pixIn_val_V_5_reg_759_pp0_iter2_reg(2),
      R => '0'
    );
\pixIn_val_V_5_reg_759_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_5_reg_759(3),
      Q => pixIn_val_V_5_reg_759_pp0_iter2_reg(3),
      R => '0'
    );
\pixIn_val_V_5_reg_759_pp0_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_5_reg_759(4),
      Q => pixIn_val_V_5_reg_759_pp0_iter2_reg(4),
      R => '0'
    );
\pixIn_val_V_5_reg_759_pp0_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_5_reg_759(5),
      Q => pixIn_val_V_5_reg_759_pp0_iter2_reg(5),
      R => '0'
    );
\pixIn_val_V_5_reg_759_pp0_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_5_reg_759(6),
      Q => pixIn_val_V_5_reg_759_pp0_iter2_reg(6),
      R => '0'
    );
\pixIn_val_V_5_reg_759_pp0_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_5_reg_759(7),
      Q => pixIn_val_V_5_reg_759_pp0_iter2_reg(7),
      R => '0'
    );
\pixIn_val_V_5_reg_759_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_5_reg_759_pp0_iter2_reg(0),
      Q => pixIn_val_V_5_reg_759_pp0_iter3_reg(0),
      R => '0'
    );
\pixIn_val_V_5_reg_759_pp0_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_5_reg_759_pp0_iter2_reg(1),
      Q => pixIn_val_V_5_reg_759_pp0_iter3_reg(1),
      R => '0'
    );
\pixIn_val_V_5_reg_759_pp0_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_5_reg_759_pp0_iter2_reg(2),
      Q => pixIn_val_V_5_reg_759_pp0_iter3_reg(2),
      R => '0'
    );
\pixIn_val_V_5_reg_759_pp0_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_5_reg_759_pp0_iter2_reg(3),
      Q => pixIn_val_V_5_reg_759_pp0_iter3_reg(3),
      R => '0'
    );
\pixIn_val_V_5_reg_759_pp0_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_5_reg_759_pp0_iter2_reg(4),
      Q => \pixIn_val_V_5_reg_759_pp0_iter3_reg_reg[6]_0\(0),
      R => '0'
    );
\pixIn_val_V_5_reg_759_pp0_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_5_reg_759_pp0_iter2_reg(5),
      Q => \pixIn_val_V_5_reg_759_pp0_iter3_reg_reg[6]_0\(1),
      R => '0'
    );
\pixIn_val_V_5_reg_759_pp0_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_5_reg_759_pp0_iter2_reg(6),
      Q => \pixIn_val_V_5_reg_759_pp0_iter3_reg_reg[6]_0\(2),
      R => '0'
    );
\pixIn_val_V_5_reg_759_pp0_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_5_reg_759_pp0_iter2_reg(7),
      Q => pixIn_val_V_5_reg_759_pp0_iter3_reg(7),
      R => '0'
    );
\pixIn_val_V_5_reg_759_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(40),
      Q => pixIn_val_V_5_reg_759(0),
      R => '0'
    );
\pixIn_val_V_5_reg_759_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(41),
      Q => pixIn_val_V_5_reg_759(1),
      R => '0'
    );
\pixIn_val_V_5_reg_759_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(42),
      Q => pixIn_val_V_5_reg_759(2),
      R => '0'
    );
\pixIn_val_V_5_reg_759_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(43),
      Q => pixIn_val_V_5_reg_759(3),
      R => '0'
    );
\pixIn_val_V_5_reg_759_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(44),
      Q => pixIn_val_V_5_reg_759(4),
      R => '0'
    );
\pixIn_val_V_5_reg_759_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(45),
      Q => pixIn_val_V_5_reg_759(5),
      R => '0'
    );
\pixIn_val_V_5_reg_759_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(46),
      Q => pixIn_val_V_5_reg_759(6),
      R => '0'
    );
\pixIn_val_V_5_reg_759_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(47),
      Q => pixIn_val_V_5_reg_759(7),
      R => '0'
    );
\pixIn_val_V_reg_724[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DD000D00"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter5,
      I1 => ovrlayYUV_full_n,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \^icmp_ln729_reg_706_reg[0]_0\,
      I4 => bckgndYUV_empty_n,
      O => p_3_in
    );
\pixIn_val_V_reg_724_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_reg_724(0),
      Q => pixIn_val_V_reg_724_pp0_iter2_reg(0),
      R => '0'
    );
\pixIn_val_V_reg_724_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_reg_724(1),
      Q => pixIn_val_V_reg_724_pp0_iter2_reg(1),
      R => '0'
    );
\pixIn_val_V_reg_724_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_reg_724(2),
      Q => pixIn_val_V_reg_724_pp0_iter2_reg(2),
      R => '0'
    );
\pixIn_val_V_reg_724_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_reg_724(3),
      Q => pixIn_val_V_reg_724_pp0_iter2_reg(3),
      R => '0'
    );
\pixIn_val_V_reg_724_pp0_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_reg_724(4),
      Q => pixIn_val_V_reg_724_pp0_iter2_reg(4),
      R => '0'
    );
\pixIn_val_V_reg_724_pp0_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_reg_724(5),
      Q => pixIn_val_V_reg_724_pp0_iter2_reg(5),
      R => '0'
    );
\pixIn_val_V_reg_724_pp0_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_reg_724(6),
      Q => pixIn_val_V_reg_724_pp0_iter2_reg(6),
      R => '0'
    );
\pixIn_val_V_reg_724_pp0_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_reg_724(7),
      Q => pixIn_val_V_reg_724_pp0_iter2_reg(7),
      R => '0'
    );
\pixIn_val_V_reg_724_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_reg_724_pp0_iter2_reg(0),
      Q => pixIn_val_V_reg_724_pp0_iter3_reg(0),
      R => '0'
    );
\pixIn_val_V_reg_724_pp0_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_reg_724_pp0_iter2_reg(1),
      Q => pixIn_val_V_reg_724_pp0_iter3_reg(1),
      R => '0'
    );
\pixIn_val_V_reg_724_pp0_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_reg_724_pp0_iter2_reg(2),
      Q => pixIn_val_V_reg_724_pp0_iter3_reg(2),
      R => '0'
    );
\pixIn_val_V_reg_724_pp0_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_reg_724_pp0_iter2_reg(3),
      Q => pixIn_val_V_reg_724_pp0_iter3_reg(3),
      R => '0'
    );
\pixIn_val_V_reg_724_pp0_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_reg_724_pp0_iter2_reg(4),
      Q => pixIn_val_V_reg_724_pp0_iter3_reg(4),
      R => '0'
    );
\pixIn_val_V_reg_724_pp0_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_reg_724_pp0_iter2_reg(5),
      Q => pixIn_val_V_reg_724_pp0_iter3_reg(5),
      R => '0'
    );
\pixIn_val_V_reg_724_pp0_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_reg_724_pp0_iter2_reg(6),
      Q => pixIn_val_V_reg_724_pp0_iter3_reg(6),
      R => '0'
    );
\pixIn_val_V_reg_724_pp0_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pixIn_val_V_reg_724_pp0_iter2_reg(7),
      Q => pixIn_val_V_reg_724_pp0_iter3_reg(7),
      R => '0'
    );
\pixIn_val_V_reg_724_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(0),
      Q => pixIn_val_V_reg_724(0),
      R => '0'
    );
\pixIn_val_V_reg_724_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(1),
      Q => pixIn_val_V_reg_724(1),
      R => '0'
    );
\pixIn_val_V_reg_724_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(2),
      Q => pixIn_val_V_reg_724(2),
      R => '0'
    );
\pixIn_val_V_reg_724_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(3),
      Q => pixIn_val_V_reg_724(3),
      R => '0'
    );
\pixIn_val_V_reg_724_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(4),
      Q => pixIn_val_V_reg_724(4),
      R => '0'
    );
\pixIn_val_V_reg_724_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(5),
      Q => pixIn_val_V_reg_724(5),
      R => '0'
    );
\pixIn_val_V_reg_724_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(6),
      Q => pixIn_val_V_reg_724(6),
      R => '0'
    );
\pixIn_val_V_reg_724_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(7),
      Q => pixIn_val_V_reg_724(7),
      R => '0'
    );
\x_2_reg_701_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_x_2(10),
      Q => x_2_reg_701(10),
      R => '0'
    );
\x_2_reg_701_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_x_2(11),
      Q => x_2_reg_701(11),
      R => '0'
    );
\x_2_reg_701_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^x_fu_114_reg[14]_0\(0),
      Q => x_2_reg_701(12),
      R => '0'
    );
\x_2_reg_701_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^x_fu_114_reg[14]_0\(1),
      Q => x_2_reg_701(13),
      R => '0'
    );
\x_2_reg_701_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^x_fu_114_reg[14]_0\(2),
      Q => x_2_reg_701(14),
      R => '0'
    );
\x_2_reg_701_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_x_2(15),
      Q => x_2_reg_701(15),
      R => '0'
    );
\x_2_reg_701_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_x_2(1),
      Q => x_2_reg_701(1),
      R => '0'
    );
\x_2_reg_701_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_x_2(2),
      Q => x_2_reg_701(2),
      R => '0'
    );
\x_2_reg_701_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_x_2(3),
      Q => x_2_reg_701(3),
      R => '0'
    );
\x_2_reg_701_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_x_2(4),
      Q => x_2_reg_701(4),
      R => '0'
    );
\x_2_reg_701_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_x_2(5),
      Q => x_2_reg_701(5),
      R => '0'
    );
\x_2_reg_701_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_x_2(6),
      Q => x_2_reg_701(6),
      R => '0'
    );
\x_2_reg_701_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_x_2(7),
      Q => x_2_reg_701(7),
      R => '0'
    );
\x_2_reg_701_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_x_2(8),
      Q => x_2_reg_701(8),
      R => '0'
    );
\x_2_reg_701_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_x_2(9),
      Q => x_2_reg_701(9),
      R => '0'
    );
\x_fu_114_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_61,
      D => x_3_fu_377_p2(10),
      Q => \x_fu_114_reg_n_5_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\x_fu_114_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_61,
      D => x_3_fu_377_p2(11),
      Q => \x_fu_114_reg_n_5_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\x_fu_114_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_61,
      D => x_3_fu_377_p2(12),
      Q => \x_fu_114_reg_n_5_[12]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\x_fu_114_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_61,
      D => x_3_fu_377_p2(13),
      Q => \x_fu_114_reg_n_5_[13]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\x_fu_114_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_61,
      D => x_3_fu_377_p2(14),
      Q => \x_fu_114_reg_n_5_[14]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\x_fu_114_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_61,
      D => x_3_fu_377_p2(15),
      Q => \x_fu_114_reg_n_5_[15]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\x_fu_114_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_61,
      D => x_3_fu_377_p2(1),
      Q => \x_fu_114_reg_n_5_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\x_fu_114_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_61,
      D => x_3_fu_377_p2(2),
      Q => \x_fu_114_reg_n_5_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\x_fu_114_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_61,
      D => x_3_fu_377_p2(3),
      Q => \x_fu_114_reg_n_5_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\x_fu_114_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_61,
      D => x_3_fu_377_p2(4),
      Q => \x_fu_114_reg_n_5_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\x_fu_114_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_61,
      D => x_3_fu_377_p2(5),
      Q => \x_fu_114_reg_n_5_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\x_fu_114_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_61,
      D => x_3_fu_377_p2(6),
      Q => \x_fu_114_reg_n_5_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\x_fu_114_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_61,
      D => x_3_fu_377_p2(7),
      Q => \x_fu_114_reg_n_5_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\x_fu_114_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_61,
      D => x_3_fu_377_p2(8),
      Q => \x_fu_114_reg_n_5_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\x_fu_114_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_61,
      D => x_3_fu_377_p2(9),
      Q => \x_fu_114_reg_n_5_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCheckerBoard is
  port (
    grp_tpgPatternCheckerBoard_fu_1385_ap_return_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_tpgPatternCheckerBoard_fu_1385_ap_return_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \yCount_V_3_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \xCount_V_2_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC;
    RSTC : in STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    grp_tpgPatternCheckerBoard_fu_1385_ap_start_reg : in STD_LOGIC;
    \q0_reg[0]_inv\ : in STD_LOGIC;
    icmp_ln1336_reg_594 : in STD_LOGIC;
    \q1_reg[0]_inv\ : in STD_LOGIC;
    \q0_reg[0]_inv_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q1_reg[0]_inv_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xCount_V_1_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xCount_V_1_reg[9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    g0_b0_i_2_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q1_reg[0]_inv_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \xCount_V_2_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xCount_V_2_reg[9]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xCount_V_1_reg[9]_i_5_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \yCount_V_3_reg[9]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCheckerBoard;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCheckerBoard is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal add_ln885_fu_353_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ap_condition_164 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter1\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal data : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal g0_b0_i_13_n_10 : STD_LOGIC;
  signal g0_b0_i_13_n_11 : STD_LOGIC;
  signal g0_b0_i_13_n_12 : STD_LOGIC;
  signal g0_b0_i_13_n_5 : STD_LOGIC;
  signal g0_b0_i_13_n_6 : STD_LOGIC;
  signal g0_b0_i_13_n_7 : STD_LOGIC;
  signal g0_b0_i_13_n_8 : STD_LOGIC;
  signal g0_b0_i_13_n_9 : STD_LOGIC;
  signal g0_b0_i_2_n_11 : STD_LOGIC;
  signal g0_b0_i_2_n_12 : STD_LOGIC;
  signal \hBarSel_0_3[0]_i_1_n_5\ : STD_LOGIC;
  signal hBarSel_0_3_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \hBarSel_1_3[0]_i_1_n_5\ : STD_LOGIC;
  signal hBarSel_1_3_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal tpgCheckerBoardArray_q0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tpgCheckerBoardArray_q1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \vBarSel_2[0]_i_1_n_5\ : STD_LOGIC;
  signal vBarSel_2_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \xCount_V_1[0]_i_1_n_5\ : STD_LOGIC;
  signal \xCount_V_1[1]_i_1_n_5\ : STD_LOGIC;
  signal \xCount_V_1[2]_i_1_n_5\ : STD_LOGIC;
  signal \xCount_V_1[3]_i_1_n_5\ : STD_LOGIC;
  signal \xCount_V_1[4]_i_1_n_5\ : STD_LOGIC;
  signal \xCount_V_1[5]_i_1_n_5\ : STD_LOGIC;
  signal \xCount_V_1[6]_i_1_n_5\ : STD_LOGIC;
  signal \xCount_V_1[6]_i_2_n_5\ : STD_LOGIC;
  signal \xCount_V_1[7]_i_1_n_5\ : STD_LOGIC;
  signal \xCount_V_1[8]_i_1_n_5\ : STD_LOGIC;
  signal \xCount_V_1[9]_i_3_n_5\ : STD_LOGIC;
  signal \xCount_V_1[9]_i_4_n_5\ : STD_LOGIC;
  signal \xCount_V_1[9]_i_7_n_5\ : STD_LOGIC;
  signal \xCount_V_1_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \xCount_V_1_reg[7]_i_2_n_11\ : STD_LOGIC;
  signal \xCount_V_1_reg[7]_i_2_n_12\ : STD_LOGIC;
  signal \xCount_V_1_reg[7]_i_2_n_13\ : STD_LOGIC;
  signal \xCount_V_1_reg[7]_i_2_n_14\ : STD_LOGIC;
  signal \xCount_V_1_reg[7]_i_2_n_15\ : STD_LOGIC;
  signal \xCount_V_1_reg[7]_i_2_n_16\ : STD_LOGIC;
  signal \xCount_V_1_reg[7]_i_2_n_17\ : STD_LOGIC;
  signal \xCount_V_1_reg[7]_i_2_n_18\ : STD_LOGIC;
  signal \xCount_V_1_reg[7]_i_2_n_19\ : STD_LOGIC;
  signal \xCount_V_1_reg[7]_i_2_n_20\ : STD_LOGIC;
  signal \xCount_V_1_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \xCount_V_1_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \xCount_V_1_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \xCount_V_1_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \xCount_V_1_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal \xCount_V_1_reg[9]_i_5_n_12\ : STD_LOGIC;
  signal \xCount_V_1_reg[9]_i_5_n_19\ : STD_LOGIC;
  signal \xCount_V_1_reg[9]_i_5_n_20\ : STD_LOGIC;
  signal \xCount_V_2[6]_i_2_n_5\ : STD_LOGIC;
  signal \xCount_V_2[9]_i_2_n_5\ : STD_LOGIC;
  signal \xCount_V_2[9]_i_5_n_5\ : STD_LOGIC;
  signal \xCount_V_2_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \xCount_V_2_reg[7]_i_2_n_11\ : STD_LOGIC;
  signal \xCount_V_2_reg[7]_i_2_n_12\ : STD_LOGIC;
  signal \xCount_V_2_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \xCount_V_2_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \xCount_V_2_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \xCount_V_2_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \xCount_V_2_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal \^xcount_v_2_reg[9]_0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \xCount_V_2_reg[9]_i_3_n_12\ : STD_LOGIC;
  signal yCount_V_3 : STD_LOGIC;
  signal \yCount_V_3[9]_i_4_n_5\ : STD_LOGIC;
  signal \^ycount_v_3_reg[9]_0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_g0_b0_i_13_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_g0_b0_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_g0_b0_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_xCount_V_1_reg[9]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_xCount_V_1_reg[9]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_xCount_V_2_reg[9]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_xCount_V_2_reg[9]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \xCount_V_1[1]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \xCount_V_1[2]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \xCount_V_1[3]_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \xCount_V_1[6]_i_2\ : label is "soft_lutpair371";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \xCount_V_1_reg[7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \xCount_V_1_reg[9]_i_5\ : label is 35;
  attribute SOFT_HLUTNM of \xCount_V_2[1]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \xCount_V_2[2]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \xCount_V_2[3]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \xCount_V_2[6]_i_2\ : label is "soft_lutpair370";
  attribute ADDER_THRESHOLD of \xCount_V_2_reg[7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \xCount_V_2_reg[9]_i_3\ : label is 35;
  attribute SOFT_HLUTNM of \yCount_V_3[1]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \yCount_V_3[2]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \yCount_V_3[3]_i_1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \yCount_V_3[4]_i_1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \yCount_V_3[6]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \yCount_V_3[7]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \yCount_V_3[8]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \yCount_V_3[9]_i_3\ : label is "soft_lutpair372";
begin
  CO(0) <= \^co\(0);
  Q(9 downto 0) <= \^q\(9 downto 0);
  ap_enable_reg_pp0_iter1 <= \^ap_enable_reg_pp0_iter1\;
  \xCount_V_2_reg[9]_0\(9 downto 0) <= \^xcount_v_2_reg[9]_0\(9 downto 0);
  \yCount_V_3_reg[9]_0\(9 downto 0) <= \^ycount_v_3_reg[9]_0\(9 downto 0);
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => grp_tpgPatternCheckerBoard_fu_1385_ap_start_reg,
      Q => \^ap_enable_reg_pp0_iter1\,
      R => RSTC
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^ap_enable_reg_pp0_iter1\,
      Q => ap_enable_reg_pp0_iter2,
      R => RSTC
    );
g0_b0_i_13: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => g0_b0_i_13_n_5,
      CO(6) => g0_b0_i_13_n_6,
      CO(5) => g0_b0_i_13_n_7,
      CO(4) => g0_b0_i_13_n_8,
      CO(3) => g0_b0_i_13_n_9,
      CO(2) => g0_b0_i_13_n_10,
      CO(1) => g0_b0_i_13_n_11,
      CO(0) => g0_b0_i_13_n_12,
      DI(7 downto 0) => \^ycount_v_3_reg[9]_0\(7 downto 0),
      O(7 downto 0) => NLW_g0_b0_i_13_O_UNCONNECTED(7 downto 0),
      S(7 downto 0) => g0_b0_i_2_0(7 downto 0)
    );
g0_b0_i_2: unisim.vcomponents.CARRY8
     port map (
      CI => g0_b0_i_13_n_5,
      CI_TOP => '0',
      CO(7 downto 3) => NLW_g0_b0_i_2_CO_UNCONNECTED(7 downto 3),
      CO(2) => \^co\(0),
      CO(1) => g0_b0_i_2_n_11,
      CO(0) => g0_b0_i_2_n_12,
      DI(7 downto 2) => B"000001",
      DI(1 downto 0) => \^ycount_v_3_reg[9]_0\(9 downto 8),
      O(7 downto 0) => NLW_g0_b0_i_2_O_UNCONNECTED(7 downto 0),
      S(7 downto 3) => B"00000",
      S(2 downto 0) => \q1_reg[0]_inv_1\(2 downto 0)
    );
\hBarSel_0_3[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB0004"
    )
        port map (
      I0 => \q0_reg[0]_inv\,
      I1 => \^ap_enable_reg_pp0_iter1\,
      I2 => icmp_ln1336_reg_594,
      I3 => \q1_reg[0]_inv_0\(0),
      I4 => hBarSel_0_3_reg(0),
      O => \hBarSel_0_3[0]_i_1_n_5\
    );
\hBarSel_0_3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \hBarSel_0_3[0]_i_1_n_5\,
      Q => hBarSel_0_3_reg(0),
      R => '0'
    );
\hBarSel_1_3[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB0004"
    )
        port map (
      I0 => \q0_reg[0]_inv\,
      I1 => \^ap_enable_reg_pp0_iter1\,
      I2 => icmp_ln1336_reg_594,
      I3 => \q0_reg[0]_inv_0\(0),
      I4 => hBarSel_1_3_reg(0),
      O => \hBarSel_1_3[0]_i_1_n_5\
    );
\hBarSel_1_3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \hBarSel_1_3[0]_i_1_n_5\,
      Q => hBarSel_1_3_reg(0),
      R => '0'
    );
tpgBarSelYuv_y20_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_y20_ROM_AUTO_1R_25
     port map (
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      grp_tpgPatternCheckerBoard_fu_1385_ap_return_0(0) => grp_tpgPatternCheckerBoard_fu_1385_ap_return_0(0),
      grp_tpgPatternCheckerBoard_fu_1385_ap_return_3(0) => grp_tpgPatternCheckerBoard_fu_1385_ap_return_3(0),
      \q0_reg[7]_0\ => \q0_reg[0]_inv\,
      tpgCheckerBoardArray_q0(0) => tpgCheckerBoardArray_q0(0),
      tpgCheckerBoardArray_q1(0) => tpgCheckerBoardArray_q1(0)
    );
tpgCheckerBoardArray_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgCheckerBoardArray_ROM_AUTO_1R
     port map (
      CO(0) => \^co\(0),
      E(0) => ap_condition_164,
      ap_clk => ap_clk,
      hBarSel_0_3_reg(0) => hBarSel_0_3_reg(0),
      hBarSel_1_3_reg(0) => hBarSel_1_3_reg(0),
      icmp_ln1336_reg_594 => icmp_ln1336_reg_594,
      \q0_reg[0]_inv_0\ => \^ap_enable_reg_pp0_iter1\,
      \q0_reg[0]_inv_1\ => \q0_reg[0]_inv\,
      \q0_reg[0]_inv_2\(0) => \q0_reg[0]_inv_0\(0),
      \q1_reg[0]_inv_0\ => \q1_reg[0]_inv\,
      \q1_reg[0]_inv_1\(0) => \q1_reg[0]_inv_0\(0),
      tpgCheckerBoardArray_q0(0) => tpgCheckerBoardArray_q0(0),
      tpgCheckerBoardArray_q1(0) => tpgCheckerBoardArray_q1(0),
      vBarSel_2_reg(0) => vBarSel_2_reg(0)
    );
\vBarSel_2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A6AAAAAA"
    )
        port map (
      I0 => vBarSel_2_reg(0),
      I1 => \^ap_enable_reg_pp0_iter1\,
      I2 => \q0_reg[0]_inv\,
      I3 => \^co\(0),
      I4 => icmp_ln1336_reg_594,
      I5 => \q1_reg[0]_inv\,
      O => \vBarSel_2[0]_i_1_n_5\
    );
\vBarSel_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \vBarSel_2[0]_i_1_n_5\,
      Q => vBarSel_2_reg(0),
      R => '0'
    );
\xCount_V_1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \q0_reg[0]_inv_0\(0),
      I2 => \xCount_V_1_reg[7]_i_2_n_20\,
      O => \xCount_V_1[0]_i_1_n_5\
    );
\xCount_V_1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \^q\(1),
      I1 => \q0_reg[0]_inv_0\(0),
      I2 => \xCount_V_1_reg[7]_i_2_n_19\,
      O => \xCount_V_1[1]_i_1_n_5\
    );
\xCount_V_1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \q0_reg[0]_inv_0\(0),
      I3 => \xCount_V_1_reg[7]_i_2_n_18\,
      O => \xCount_V_1[2]_i_1_n_5\
    );
\xCount_V_1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AFF6A00"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \q0_reg[0]_inv_0\(0),
      I4 => \xCount_V_1_reg[7]_i_2_n_17\,
      O => \xCount_V_1[3]_i_1_n_5\
    );
\xCount_V_1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAFFFF6AAA0000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \q0_reg[0]_inv_0\(0),
      I5 => \xCount_V_1_reg[7]_i_2_n_16\,
      O => \xCount_V_1[4]_i_1_n_5\
    );
\xCount_V_1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6FFA600"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \xCount_V_1[6]_i_2_n_5\,
      I3 => \q0_reg[0]_inv_0\(0),
      I4 => \xCount_V_1_reg[7]_i_2_n_15\,
      O => \xCount_V_1[5]_i_1_n_5\
    );
\xCount_V_1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAFFFF9AAA0000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \xCount_V_1[6]_i_2_n_5\,
      I2 => \^q\(4),
      I3 => \^q\(5),
      I4 => \q0_reg[0]_inv_0\(0),
      I5 => \xCount_V_1_reg[7]_i_2_n_14\,
      O => \xCount_V_1[6]_i_1_n_5\
    );
\xCount_V_1[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      O => \xCount_V_1[6]_i_2_n_5\
    );
\xCount_V_1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => \^q\(7),
      I1 => \xCount_V_1[9]_i_4_n_5\,
      I2 => \q0_reg[0]_inv_0\(0),
      I3 => \xCount_V_1_reg[7]_i_2_n_13\,
      O => \xCount_V_1[7]_i_1_n_5\
    );
\xCount_V_1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6FFA600"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(7),
      I2 => \xCount_V_1[9]_i_4_n_5\,
      I3 => \q0_reg[0]_inv_0\(0),
      I4 => \xCount_V_1_reg[9]_i_5_n_20\,
      O => \xCount_V_1[8]_i_1_n_5\
    );
\xCount_V_1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AAFFFFA6AA0000"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(8),
      I2 => \xCount_V_1[9]_i_4_n_5\,
      I3 => \^q\(7),
      I4 => \q0_reg[0]_inv_0\(0),
      I5 => \xCount_V_1_reg[9]_i_5_n_19\,
      O => \xCount_V_1[9]_i_3_n_5\
    );
\xCount_V_1[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(4),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \xCount_V_1[9]_i_4_n_5\
    );
\xCount_V_1[9]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(8),
      I1 => \xCount_V_1_reg[9]_i_5_0\,
      O => \xCount_V_1[9]_i_7_n_5\
    );
\xCount_V_1_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_164,
      D => \xCount_V_1[0]_i_1_n_5\,
      Q => \^q\(0),
      S => SR(0)
    );
\xCount_V_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_164,
      D => \xCount_V_1[1]_i_1_n_5\,
      Q => \^q\(1),
      R => SR(0)
    );
\xCount_V_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_164,
      D => \xCount_V_1[2]_i_1_n_5\,
      Q => \^q\(2),
      R => SR(0)
    );
\xCount_V_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_164,
      D => \xCount_V_1[3]_i_1_n_5\,
      Q => \^q\(3),
      R => SR(0)
    );
\xCount_V_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_164,
      D => \xCount_V_1[4]_i_1_n_5\,
      Q => \^q\(4),
      R => SR(0)
    );
\xCount_V_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_164,
      D => \xCount_V_1[5]_i_1_n_5\,
      Q => \^q\(5),
      R => SR(0)
    );
\xCount_V_1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_164,
      D => \xCount_V_1[6]_i_1_n_5\,
      Q => \^q\(6),
      R => SR(0)
    );
\xCount_V_1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_164,
      D => \xCount_V_1[7]_i_1_n_5\,
      Q => \^q\(7),
      R => SR(0)
    );
\xCount_V_1_reg[7]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \xCount_V_1_reg[7]_i_2_n_5\,
      CO(6) => \xCount_V_1_reg[7]_i_2_n_6\,
      CO(5) => \xCount_V_1_reg[7]_i_2_n_7\,
      CO(4) => \xCount_V_1_reg[7]_i_2_n_8\,
      CO(3) => \xCount_V_1_reg[7]_i_2_n_9\,
      CO(2) => \xCount_V_1_reg[7]_i_2_n_10\,
      CO(1) => \xCount_V_1_reg[7]_i_2_n_11\,
      CO(0) => \xCount_V_1_reg[7]_i_2_n_12\,
      DI(7 downto 0) => \^q\(7 downto 0),
      O(7) => \xCount_V_1_reg[7]_i_2_n_13\,
      O(6) => \xCount_V_1_reg[7]_i_2_n_14\,
      O(5) => \xCount_V_1_reg[7]_i_2_n_15\,
      O(4) => \xCount_V_1_reg[7]_i_2_n_16\,
      O(3) => \xCount_V_1_reg[7]_i_2_n_17\,
      O(2) => \xCount_V_1_reg[7]_i_2_n_18\,
      O(1) => \xCount_V_1_reg[7]_i_2_n_19\,
      O(0) => \xCount_V_1_reg[7]_i_2_n_20\,
      S(7 downto 0) => \xCount_V_1_reg[7]_0\(7 downto 0)
    );
\xCount_V_1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_164,
      D => \xCount_V_1[8]_i_1_n_5\,
      Q => \^q\(8),
      R => SR(0)
    );
\xCount_V_1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_164,
      D => \xCount_V_1[9]_i_3_n_5\,
      Q => \^q\(9),
      R => SR(0)
    );
\xCount_V_1_reg[9]_i_5\: unisim.vcomponents.CARRY8
     port map (
      CI => \xCount_V_1_reg[7]_i_2_n_5\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_xCount_V_1_reg[9]_i_5_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \xCount_V_1_reg[9]_i_5_n_12\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \^q\(8),
      O(7 downto 2) => \NLW_xCount_V_1_reg[9]_i_5_O_UNCONNECTED\(7 downto 2),
      O(1) => \xCount_V_1_reg[9]_i_5_n_19\,
      O(0) => \xCount_V_1_reg[9]_i_5_n_20\,
      S(7 downto 2) => B"000000",
      S(1) => \xCount_V_1_reg[9]_0\(0),
      S(0) => \xCount_V_1[9]_i_7_n_5\
    );
\xCount_V_2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^xcount_v_2_reg[9]_0\(0),
      I1 => \q1_reg[0]_inv_0\(0),
      I2 => data(0),
      O => p_0_in(0)
    );
\xCount_V_2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \^xcount_v_2_reg[9]_0\(1),
      I1 => \q1_reg[0]_inv_0\(0),
      I2 => data(1),
      O => p_0_in(1)
    );
\xCount_V_2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \^xcount_v_2_reg[9]_0\(2),
      I1 => \^xcount_v_2_reg[9]_0\(1),
      I2 => \q1_reg[0]_inv_0\(0),
      I3 => data(2),
      O => p_0_in(2)
    );
\xCount_V_2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AFF6A00"
    )
        port map (
      I0 => \^xcount_v_2_reg[9]_0\(3),
      I1 => \^xcount_v_2_reg[9]_0\(2),
      I2 => \^xcount_v_2_reg[9]_0\(1),
      I3 => \q1_reg[0]_inv_0\(0),
      I4 => data(3),
      O => p_0_in(3)
    );
\xCount_V_2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAFFFF6AAA0000"
    )
        port map (
      I0 => \^xcount_v_2_reg[9]_0\(4),
      I1 => \^xcount_v_2_reg[9]_0\(1),
      I2 => \^xcount_v_2_reg[9]_0\(2),
      I3 => \^xcount_v_2_reg[9]_0\(3),
      I4 => \q1_reg[0]_inv_0\(0),
      I5 => data(4),
      O => p_0_in(4)
    );
\xCount_V_2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6FFA600"
    )
        port map (
      I0 => \^xcount_v_2_reg[9]_0\(5),
      I1 => \^xcount_v_2_reg[9]_0\(4),
      I2 => \xCount_V_2[6]_i_2_n_5\,
      I3 => \q1_reg[0]_inv_0\(0),
      I4 => data(5),
      O => p_0_in(5)
    );
\xCount_V_2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAFFFF9AAA0000"
    )
        port map (
      I0 => \^xcount_v_2_reg[9]_0\(6),
      I1 => \xCount_V_2[6]_i_2_n_5\,
      I2 => \^xcount_v_2_reg[9]_0\(4),
      I3 => \^xcount_v_2_reg[9]_0\(5),
      I4 => \q1_reg[0]_inv_0\(0),
      I5 => data(6),
      O => p_0_in(6)
    );
\xCount_V_2[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^xcount_v_2_reg[9]_0\(3),
      I1 => \^xcount_v_2_reg[9]_0\(2),
      I2 => \^xcount_v_2_reg[9]_0\(1),
      O => \xCount_V_2[6]_i_2_n_5\
    );
\xCount_V_2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => \^xcount_v_2_reg[9]_0\(7),
      I1 => \xCount_V_2[9]_i_2_n_5\,
      I2 => \q1_reg[0]_inv_0\(0),
      I3 => data(7),
      O => p_0_in(7)
    );
\xCount_V_2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6FFA600"
    )
        port map (
      I0 => \^xcount_v_2_reg[9]_0\(8),
      I1 => \^xcount_v_2_reg[9]_0\(7),
      I2 => \xCount_V_2[9]_i_2_n_5\,
      I3 => \q1_reg[0]_inv_0\(0),
      I4 => data(8),
      O => p_0_in(8)
    );
\xCount_V_2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AAFFFFA6AA0000"
    )
        port map (
      I0 => \^xcount_v_2_reg[9]_0\(9),
      I1 => \^xcount_v_2_reg[9]_0\(8),
      I2 => \xCount_V_2[9]_i_2_n_5\,
      I3 => \^xcount_v_2_reg[9]_0\(7),
      I4 => \q1_reg[0]_inv_0\(0),
      I5 => data(9),
      O => p_0_in(9)
    );
\xCount_V_2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^xcount_v_2_reg[9]_0\(3),
      I1 => \^xcount_v_2_reg[9]_0\(2),
      I2 => \^xcount_v_2_reg[9]_0\(1),
      I3 => \^xcount_v_2_reg[9]_0\(4),
      I4 => \^xcount_v_2_reg[9]_0\(5),
      I5 => \^xcount_v_2_reg[9]_0\(6),
      O => \xCount_V_2[9]_i_2_n_5\
    );
\xCount_V_2[9]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^xcount_v_2_reg[9]_0\(8),
      I1 => \xCount_V_1_reg[9]_i_5_0\,
      O => \xCount_V_2[9]_i_5_n_5\
    );
\xCount_V_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_164,
      D => p_0_in(0),
      Q => \^xcount_v_2_reg[9]_0\(0),
      R => SR(0)
    );
\xCount_V_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_164,
      D => p_0_in(1),
      Q => \^xcount_v_2_reg[9]_0\(1),
      R => SR(0)
    );
\xCount_V_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_164,
      D => p_0_in(2),
      Q => \^xcount_v_2_reg[9]_0\(2),
      R => SR(0)
    );
\xCount_V_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_164,
      D => p_0_in(3),
      Q => \^xcount_v_2_reg[9]_0\(3),
      R => SR(0)
    );
\xCount_V_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_164,
      D => p_0_in(4),
      Q => \^xcount_v_2_reg[9]_0\(4),
      R => SR(0)
    );
\xCount_V_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_164,
      D => p_0_in(5),
      Q => \^xcount_v_2_reg[9]_0\(5),
      R => SR(0)
    );
\xCount_V_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_164,
      D => p_0_in(6),
      Q => \^xcount_v_2_reg[9]_0\(6),
      R => SR(0)
    );
\xCount_V_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_164,
      D => p_0_in(7),
      Q => \^xcount_v_2_reg[9]_0\(7),
      R => SR(0)
    );
\xCount_V_2_reg[7]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \xCount_V_2_reg[7]_i_2_n_5\,
      CO(6) => \xCount_V_2_reg[7]_i_2_n_6\,
      CO(5) => \xCount_V_2_reg[7]_i_2_n_7\,
      CO(4) => \xCount_V_2_reg[7]_i_2_n_8\,
      CO(3) => \xCount_V_2_reg[7]_i_2_n_9\,
      CO(2) => \xCount_V_2_reg[7]_i_2_n_10\,
      CO(1) => \xCount_V_2_reg[7]_i_2_n_11\,
      CO(0) => \xCount_V_2_reg[7]_i_2_n_12\,
      DI(7 downto 0) => \^xcount_v_2_reg[9]_0\(7 downto 0),
      O(7 downto 0) => data(7 downto 0),
      S(7 downto 0) => \xCount_V_2_reg[7]_0\(7 downto 0)
    );
\xCount_V_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_164,
      D => p_0_in(8),
      Q => \^xcount_v_2_reg[9]_0\(8),
      R => SR(0)
    );
\xCount_V_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_164,
      D => p_0_in(9),
      Q => \^xcount_v_2_reg[9]_0\(9),
      R => SR(0)
    );
\xCount_V_2_reg[9]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \xCount_V_2_reg[7]_i_2_n_5\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_xCount_V_2_reg[9]_i_3_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \xCount_V_2_reg[9]_i_3_n_12\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \^xcount_v_2_reg[9]_0\(8),
      O(7 downto 2) => \NLW_xCount_V_2_reg[9]_i_3_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => data(9 downto 8),
      S(7 downto 2) => B"000000",
      S(1) => \xCount_V_2_reg[9]_1\(0),
      S(0) => \xCount_V_2[9]_i_5_n_5\
    );
\yCount_V_3[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ycount_v_3_reg[9]_0\(0),
      O => add_ln885_fu_353_p2(0)
    );
\yCount_V_3[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ycount_v_3_reg[9]_0\(0),
      I1 => \^ycount_v_3_reg[9]_0\(1),
      O => add_ln885_fu_353_p2(1)
    );
\yCount_V_3[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^ycount_v_3_reg[9]_0\(1),
      I1 => \^ycount_v_3_reg[9]_0\(0),
      I2 => \^ycount_v_3_reg[9]_0\(2),
      O => add_ln885_fu_353_p2(2)
    );
\yCount_V_3[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^ycount_v_3_reg[9]_0\(2),
      I1 => \^ycount_v_3_reg[9]_0\(0),
      I2 => \^ycount_v_3_reg[9]_0\(1),
      I3 => \^ycount_v_3_reg[9]_0\(3),
      O => add_ln885_fu_353_p2(3)
    );
\yCount_V_3[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^ycount_v_3_reg[9]_0\(3),
      I1 => \^ycount_v_3_reg[9]_0\(1),
      I2 => \^ycount_v_3_reg[9]_0\(0),
      I3 => \^ycount_v_3_reg[9]_0\(2),
      I4 => \^ycount_v_3_reg[9]_0\(4),
      O => add_ln885_fu_353_p2(4)
    );
\yCount_V_3[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^ycount_v_3_reg[9]_0\(4),
      I1 => \^ycount_v_3_reg[9]_0\(2),
      I2 => \^ycount_v_3_reg[9]_0\(0),
      I3 => \^ycount_v_3_reg[9]_0\(1),
      I4 => \^ycount_v_3_reg[9]_0\(3),
      I5 => \^ycount_v_3_reg[9]_0\(5),
      O => add_ln885_fu_353_p2(5)
    );
\yCount_V_3[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \yCount_V_3[9]_i_4_n_5\,
      I1 => \^ycount_v_3_reg[9]_0\(6),
      O => add_ln885_fu_353_p2(6)
    );
\yCount_V_3[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \^ycount_v_3_reg[9]_0\(6),
      I1 => \yCount_V_3[9]_i_4_n_5\,
      I2 => \^ycount_v_3_reg[9]_0\(7),
      O => add_ln885_fu_353_p2(7)
    );
\yCount_V_3[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => \^ycount_v_3_reg[9]_0\(7),
      I1 => \yCount_V_3[9]_i_4_n_5\,
      I2 => \^ycount_v_3_reg[9]_0\(6),
      I3 => \^ycount_v_3_reg[9]_0\(8),
      O => add_ln885_fu_353_p2(8)
    );
\yCount_V_3[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^co\(0),
      I1 => icmp_ln1336_reg_594,
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => \q0_reg[0]_inv\,
      O => yCount_V_3
    );
\yCount_V_3[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => \^ycount_v_3_reg[9]_0\(8),
      I1 => \^ycount_v_3_reg[9]_0\(6),
      I2 => \yCount_V_3[9]_i_4_n_5\,
      I3 => \^ycount_v_3_reg[9]_0\(7),
      I4 => \^ycount_v_3_reg[9]_0\(9),
      O => add_ln885_fu_353_p2(9)
    );
\yCount_V_3[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^ycount_v_3_reg[9]_0\(4),
      I1 => \^ycount_v_3_reg[9]_0\(2),
      I2 => \^ycount_v_3_reg[9]_0\(0),
      I3 => \^ycount_v_3_reg[9]_0\(1),
      I4 => \^ycount_v_3_reg[9]_0\(3),
      I5 => \^ycount_v_3_reg[9]_0\(5),
      O => \yCount_V_3[9]_i_4_n_5\
    );
\yCount_V_3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => yCount_V_3,
      D => add_ln885_fu_353_p2(0),
      Q => \^ycount_v_3_reg[9]_0\(0),
      R => \yCount_V_3_reg[9]_1\(0)
    );
\yCount_V_3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => yCount_V_3,
      D => add_ln885_fu_353_p2(1),
      Q => \^ycount_v_3_reg[9]_0\(1),
      R => \yCount_V_3_reg[9]_1\(0)
    );
\yCount_V_3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => yCount_V_3,
      D => add_ln885_fu_353_p2(2),
      Q => \^ycount_v_3_reg[9]_0\(2),
      R => \yCount_V_3_reg[9]_1\(0)
    );
\yCount_V_3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => yCount_V_3,
      D => add_ln885_fu_353_p2(3),
      Q => \^ycount_v_3_reg[9]_0\(3),
      R => \yCount_V_3_reg[9]_1\(0)
    );
\yCount_V_3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => yCount_V_3,
      D => add_ln885_fu_353_p2(4),
      Q => \^ycount_v_3_reg[9]_0\(4),
      R => \yCount_V_3_reg[9]_1\(0)
    );
\yCount_V_3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => yCount_V_3,
      D => add_ln885_fu_353_p2(5),
      Q => \^ycount_v_3_reg[9]_0\(5),
      R => \yCount_V_3_reg[9]_1\(0)
    );
\yCount_V_3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => yCount_V_3,
      D => add_ln885_fu_353_p2(6),
      Q => \^ycount_v_3_reg[9]_0\(6),
      R => \yCount_V_3_reg[9]_1\(0)
    );
\yCount_V_3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => yCount_V_3,
      D => add_ln885_fu_353_p2(7),
      Q => \^ycount_v_3_reg[9]_0\(7),
      R => \yCount_V_3_reg[9]_1\(0)
    );
\yCount_V_3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => yCount_V_3,
      D => add_ln885_fu_353_p2(8),
      Q => \^ycount_v_3_reg[9]_0\(8),
      R => \yCount_V_3_reg[9]_1\(0)
    );
\yCount_V_3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => yCount_V_3,
      D => add_ln885_fu_353_p2(9),
      Q => \^ycount_v_3_reg[9]_0\(9),
      R => \yCount_V_3_reg[9]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCrossHatch is
  port (
    ap_block_pp0_stage0_subdone : out STD_LOGIC;
    \icmp_ln1404_1_reg_530_reg[0]_0\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_enable_reg_pp0_iter12_reg : out STD_LOGIC;
    \yCount_V_2_reg[8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \ap_return_int_reg_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_tpgPatternCrossHatch_fu_1369_ap_return_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_tpgPatternCrossHatch_fu_1369_ap_return_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    RSTC : in STD_LOGIC;
    grp_tpgPatternCrossHatch_fu_1369_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln1428_fu_264_p2 : in STD_LOGIC;
    \xCount_V_6_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln1064_2_reg_566_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xCount_V_7_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter1_agg_result_0_1_reg_101_reg[0]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \icmp_ln1404_reg_526_reg[0]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln1404_reg_526_reg[0]_1\ : in STD_LOGIC;
    trunc_ln518_reg_1186 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \icmp_ln1404_reg_526_reg[0]_2\ : in STD_LOGIC;
    \icmp_ln1404_reg_526[0]_i_3_0\ : in STD_LOGIC;
    \icmp_ln1404_reg_526[0]_i_3_1\ : in STD_LOGIC;
    \icmp_ln1404_reg_526_reg[0]_3\ : in STD_LOGIC;
    \xCount_V_6_reg[1]_0\ : in STD_LOGIC;
    \xCount_V_6_reg[1]_1\ : in STD_LOGIC;
    \or_ln1064_reg_557_reg[0]_0\ : in STD_LOGIC;
    \xCount_V_7_reg[9]_0\ : in STD_LOGIC;
    \ap_return_int_reg_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \xCount_V_7_reg[9]_1\ : in STD_LOGIC;
    \xCount_V_7_reg[9]_2\ : in STD_LOGIC;
    \xCount_V_7_reg[9]_3\ : in STD_LOGIC;
    \xCount_V_7_reg[8]_i_2\ : in STD_LOGIC;
    \xCount_V_7_reg[7]_i_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \xCount_V_7[8]_i_12\ : in STD_LOGIC;
    \yCount_V_2_reg[0]_0\ : in STD_LOGIC;
    \yCount_V_2_reg[0]_1\ : in STD_LOGIC;
    \yCount_V_2_reg[0]_2\ : in STD_LOGIC;
    \xCount_V_6_reg[0]_0\ : in STD_LOGIC;
    \xCount_V_6_reg[0]_1\ : in STD_LOGIC;
    \xCount_V_6_reg[0]_2\ : in STD_LOGIC;
    srcYUV_empty_n : in STD_LOGIC;
    bckgndYUV_full_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter15 : in STD_LOGIC
  );
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCrossHatch;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCrossHatch is
  signal \^di\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln885_fu_304_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \and_ln1404_reg_535[0]_i_1_n_5\ : STD_LOGIC;
  signal and_ln1404_reg_535_pp0_iter1_reg : STD_LOGIC;
  signal \and_ln1404_reg_535_reg_n_5_[0]\ : STD_LOGIC;
  signal \^ap_block_pp0_stage0_subdone\ : STD_LOGIC;
  signal ap_condition_185 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter12_reg\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_agg_result_0_1_reg_101 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_empty_reg_90 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_storemerge1_reg_78 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_storemerge1_reg_780 : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_storemerge1_reg_78[0]_i_1_n_5\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter2_agg_result_0_1_reg_101 : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_agg_result_0_1_reg_101[0]_i_1_n_5\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter2_empty_reg_90 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter3_agg_result_0_1_reg_101 : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_agg_result_0_1_reg_101[0]_i_1_n_5\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter3_empty_reg_90 : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_empty_reg_90[0]_i_1_n_5\ : STD_LOGIC;
  signal grp_reg_ap_uint_10_s_fu_176_n_19 : STD_LOGIC;
  signal grp_reg_ap_uint_10_s_fu_176_n_21 : STD_LOGIC;
  signal grp_reg_ap_uint_10_s_fu_176_n_22 : STD_LOGIC;
  signal grp_reg_ap_uint_10_s_fu_176_n_23 : STD_LOGIC;
  signal grp_reg_ap_uint_10_s_fu_176_n_24 : STD_LOGIC;
  signal grp_reg_ap_uint_10_s_fu_176_n_25 : STD_LOGIC;
  signal grp_reg_ap_uint_10_s_fu_176_n_26 : STD_LOGIC;
  signal grp_reg_ap_uint_10_s_fu_176_n_27 : STD_LOGIC;
  signal grp_reg_ap_uint_10_s_fu_176_n_28 : STD_LOGIC;
  signal grp_reg_ap_uint_10_s_fu_176_n_29 : STD_LOGIC;
  signal grp_reg_ap_uint_10_s_fu_176_n_34 : STD_LOGIC;
  signal grp_reg_ap_uint_10_s_fu_176_n_35 : STD_LOGIC;
  signal grp_reg_ap_uint_10_s_fu_176_n_36 : STD_LOGIC;
  signal grp_reg_ap_uint_10_s_fu_176_n_37 : STD_LOGIC;
  signal icmp_ln1064_2_reg_566 : STD_LOGIC;
  signal icmp_ln1064_2_reg_566_pp0_iter2_reg : STD_LOGIC;
  signal icmp_ln1072_5_fu_428_p25_in : STD_LOGIC;
  signal icmp_ln1072_5_reg_562 : STD_LOGIC;
  signal \icmp_ln1072_5_reg_562[0]_i_1_n_5\ : STD_LOGIC;
  signal \icmp_ln1072_5_reg_562_pp0_iter2_reg_reg_n_5_[0]\ : STD_LOGIC;
  signal icmp_ln1072_fu_354_p2 : STD_LOGIC;
  signal icmp_ln1404_1_fu_210_p2 : STD_LOGIC;
  signal \icmp_ln1404_1_reg_530[0]_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln1404_1_reg_530[0]_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln1404_1_reg_530[0]_i_4_n_5\ : STD_LOGIC;
  signal icmp_ln1404_1_reg_530_pp0_iter1_reg : STD_LOGIC;
  signal \icmp_ln1404_1_reg_530_pp0_iter2_reg_reg_n_5_[0]\ : STD_LOGIC;
  signal \^icmp_ln1404_1_reg_530_reg[0]_0\ : STD_LOGIC;
  signal icmp_ln1404_fu_200_p2 : STD_LOGIC;
  signal \icmp_ln1404_reg_526[0]_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln1404_reg_526[0]_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln1404_reg_526[0]_i_4_n_5\ : STD_LOGIC;
  signal icmp_ln1404_reg_526_pp0_iter1_reg : STD_LOGIC;
  signal \icmp_ln1404_reg_526_reg_n_5_[0]\ : STD_LOGIC;
  signal \icmp_ln1428_1_reg_550[0]_i_1_n_5\ : STD_LOGIC;
  signal icmp_ln1428_1_reg_550_pp0_iter1_reg : STD_LOGIC;
  signal icmp_ln1428_1_reg_550_pp0_iter2_reg : STD_LOGIC;
  signal \icmp_ln1428_1_reg_550_reg_n_5_[0]\ : STD_LOGIC;
  signal icmp_ln1428_reg_544 : STD_LOGIC;
  signal or_ln1064_reg_557 : STD_LOGIC;
  signal or_ln1064_reg_557_pp0_iter2_reg : STD_LOGIC;
  signal select_ln1072_fu_414_p3 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sub_ln886_fu_372_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal vHatch : STD_LOGIC;
  signal vHatch0 : STD_LOGIC;
  signal \vHatch[0]_i_2_n_5\ : STD_LOGIC;
  signal \vHatch[0]_i_3_n_5\ : STD_LOGIC;
  signal xCount_V_6 : STD_LOGIC;
  signal \xCount_V_6[4]_i_2_n_5\ : STD_LOGIC;
  signal \xCount_V_6[5]_i_2_n_5\ : STD_LOGIC;
  signal \xCount_V_6[6]_i_2_n_5\ : STD_LOGIC;
  signal \xCount_V_6[7]_i_3_n_5\ : STD_LOGIC;
  signal \xCount_V_6[8]_i_2_n_5\ : STD_LOGIC;
  signal \xCount_V_6[9]_i_17_n_5\ : STD_LOGIC;
  signal \xCount_V_6[9]_i_19_n_5\ : STD_LOGIC;
  signal \xCount_V_6[9]_i_24_n_5\ : STD_LOGIC;
  signal \xCount_V_6[9]_i_28_n_5\ : STD_LOGIC;
  signal \xCount_V_6[9]_i_30_n_5\ : STD_LOGIC;
  signal \xCount_V_6[9]_i_7_n_5\ : STD_LOGIC;
  signal \xCount_V_6[9]_i_8_n_5\ : STD_LOGIC;
  signal \xCount_V_6_reg_n_5_[0]\ : STD_LOGIC;
  signal \xCount_V_6_reg_n_5_[1]\ : STD_LOGIC;
  signal \xCount_V_6_reg_n_5_[4]\ : STD_LOGIC;
  signal \xCount_V_6_reg_n_5_[5]\ : STD_LOGIC;
  signal \xCount_V_6_reg_n_5_[8]\ : STD_LOGIC;
  signal \xCount_V_6_reg_n_5_[9]\ : STD_LOGIC;
  signal \xCount_V_7[5]_i_2_n_5\ : STD_LOGIC;
  signal \xCount_V_7[6]_i_2_n_5\ : STD_LOGIC;
  signal \xCount_V_7[7]_i_3_n_5\ : STD_LOGIC;
  signal \xCount_V_7[8]_i_11_n_5\ : STD_LOGIC;
  signal \xCount_V_7[8]_i_4_n_5\ : STD_LOGIC;
  signal \xCount_V_7[8]_i_6_n_5\ : STD_LOGIC;
  signal \xCount_V_7[8]_i_9_n_5\ : STD_LOGIC;
  signal \xCount_V_7[9]_i_13_n_5\ : STD_LOGIC;
  signal \xCount_V_7[9]_i_3_n_5\ : STD_LOGIC;
  signal \xCount_V_7[9]_i_6_n_5\ : STD_LOGIC;
  signal \xCount_V_7[9]_i_7_n_5\ : STD_LOGIC;
  signal \xCount_V_7_reg_n_5_[0]\ : STD_LOGIC;
  signal \xCount_V_7_reg_n_5_[1]\ : STD_LOGIC;
  signal \xCount_V_7_reg_n_5_[4]\ : STD_LOGIC;
  signal \xCount_V_7_reg_n_5_[5]\ : STD_LOGIC;
  signal \xCount_V_7_reg_n_5_[7]\ : STD_LOGIC;
  signal \xCount_V_7_reg_n_5_[8]\ : STD_LOGIC;
  signal \xCount_V_7_reg_n_5_[9]\ : STD_LOGIC;
  signal \yCount_V_2[9]_i_2_n_5\ : STD_LOGIC;
  signal yCount_V_2_reg : STD_LOGIC_VECTOR ( 9 to 9 );
  signal \^ycount_v_2_reg[8]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_storemerge1_reg_78[0]_i_2\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \icmp_ln1072_5_reg_562[0]_i_1\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \xCount_V_6[5]_i_2\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \xCount_V_6[6]_i_2\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \xCount_V_6[9]_i_7\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \xCount_V_7[5]_i_2\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \xCount_V_7[6]_i_2\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \xCount_V_7[7]_i_1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \xCount_V_7[9]_i_7\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \yCount_V_2[1]_i_1\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \yCount_V_2[2]_i_1\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \yCount_V_2[3]_i_1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \yCount_V_2[4]_i_1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \yCount_V_2[6]_i_1\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \yCount_V_2[7]_i_1\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \yCount_V_2[8]_i_1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \yCount_V_2[9]_i_1\ : label is "soft_lutpair381";
begin
  DI(3 downto 0) <= \^di\(3 downto 0);
  Q(2 downto 0) <= \^q\(2 downto 0);
  ap_block_pp0_stage0_subdone <= \^ap_block_pp0_stage0_subdone\;
  ap_enable_reg_pp0_iter12_reg <= \^ap_enable_reg_pp0_iter12_reg\;
  \icmp_ln1404_1_reg_530_reg[0]_0\ <= \^icmp_ln1404_1_reg_530_reg[0]_0\;
  \yCount_V_2_reg[8]_0\(8 downto 0) <= \^ycount_v_2_reg[8]_0\(8 downto 0);
\and_ln1404_reg_535[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF80008"
    )
        port map (
      I0 => icmp_ln1404_1_fu_210_p2,
      I1 => \ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]_0\(0),
      I2 => \^ap_enable_reg_pp0_iter12_reg\,
      I3 => icmp_ln1404_fu_200_p2,
      I4 => \and_ln1404_reg_535_reg_n_5_[0]\,
      O => \and_ln1404_reg_535[0]_i_1_n_5\
    );
\and_ln1404_reg_535_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \and_ln1404_reg_535_reg_n_5_[0]\,
      Q => and_ln1404_reg_535_pp0_iter1_reg,
      R => '0'
    );
\and_ln1404_reg_535_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \and_ln1404_reg_535[0]_i_1_n_5\,
      Q => \and_ln1404_reg_535_reg_n_5_[0]\,
      R => '0'
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => grp_tpgPatternCrossHatch_fu_1369_ap_start_reg,
      Q => ap_enable_reg_pp0_iter1,
      R => RSTC
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => ap_enable_reg_pp0_iter1,
      Q => ap_enable_reg_pp0_iter2,
      R => RSTC
    );
\ap_phi_reg_pp0_iter1_agg_result_0_1_reg_101_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter1_storemerge1_reg_78[0]_i_1_n_5\,
      D => icmp_ln1404_1_fu_210_p2,
      Q => ap_phi_reg_pp0_iter1_agg_result_0_1_reg_101,
      R => '0'
    );
\ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => icmp_ln1404_1_fu_210_p2,
      I1 => icmp_ln1404_fu_200_p2,
      I2 => \ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]_0\(0),
      O => ap_condition_185
    );
\ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter1_storemerge1_reg_78[0]_i_1_n_5\,
      D => ap_condition_185,
      Q => ap_phi_reg_pp0_iter1_empty_reg_90,
      R => '0'
    );
\ap_phi_reg_pp0_iter1_storemerge1_reg_78[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_tpgPatternCrossHatch_fu_1369_ap_start_reg,
      I1 => \^ap_enable_reg_pp0_iter12_reg\,
      O => \ap_phi_reg_pp0_iter1_storemerge1_reg_78[0]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter1_storemerge1_reg_78[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CO(0),
      I1 => icmp_ln1404_1_fu_210_p2,
      O => ap_phi_reg_pp0_iter1_storemerge1_reg_780
    );
\ap_phi_reg_pp0_iter1_storemerge1_reg_78_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter1_storemerge1_reg_78[0]_i_1_n_5\,
      D => ap_phi_reg_pp0_iter1_storemerge1_reg_780,
      Q => ap_phi_reg_pp0_iter1_storemerge1_reg_78,
      R => '0'
    );
\ap_phi_reg_pp0_iter2_agg_result_0_1_reg_101[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \^ap_enable_reg_pp0_iter12_reg\,
      O => \ap_phi_reg_pp0_iter2_agg_result_0_1_reg_101[0]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_agg_result_0_1_reg_101_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter2_agg_result_0_1_reg_101[0]_i_1_n_5\,
      D => ap_phi_reg_pp0_iter1_agg_result_0_1_reg_101,
      Q => ap_phi_reg_pp0_iter2_agg_result_0_1_reg_101,
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_reg_90_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter2_agg_result_0_1_reg_101[0]_i_1_n_5\,
      D => ap_phi_reg_pp0_iter1_empty_reg_90,
      Q => ap_phi_reg_pp0_iter2_empty_reg_90,
      R => '0'
    );
\ap_phi_reg_pp0_iter3_agg_result_0_1_reg_101[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => \^ap_enable_reg_pp0_iter12_reg\,
      O => \ap_phi_reg_pp0_iter3_agg_result_0_1_reg_101[0]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_agg_result_0_1_reg_101_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter3_agg_result_0_1_reg_101[0]_i_1_n_5\,
      D => ap_phi_reg_pp0_iter2_agg_result_0_1_reg_101,
      Q => ap_phi_reg_pp0_iter3_agg_result_0_1_reg_101,
      R => '0'
    );
\ap_phi_reg_pp0_iter3_empty_reg_90[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEFA220A"
    )
        port map (
      I0 => vHatch,
      I1 => icmp_ln1404_1_reg_530_pp0_iter1_reg,
      I2 => and_ln1404_reg_535_pp0_iter1_reg,
      I3 => icmp_ln1404_reg_526_pp0_iter1_reg,
      I4 => ap_phi_reg_pp0_iter2_empty_reg_90,
      O => \ap_phi_reg_pp0_iter3_empty_reg_90[0]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_empty_reg_90_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter3_agg_result_0_1_reg_101[0]_i_1_n_5\,
      D => \ap_phi_reg_pp0_iter3_empty_reg_90[0]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_empty_reg_90,
      R => '0'
    );
grp_reg_ap_uint_10_s_fu_176: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_reg_ap_uint_10_s
     port map (
      CO(0) => icmp_ln1072_5_fu_428_p25_in,
      DI(1) => \xCount_V_6[9]_i_17_n_5\,
      DI(0) => \xCount_V_6[9]_i_19_n_5\,
      Q(9) => \xCount_V_7_reg_n_5_[9]\,
      Q(8) => \xCount_V_7_reg_n_5_[8]\,
      Q(7) => \xCount_V_7_reg_n_5_[7]\,
      Q(6) => \^q\(2),
      Q(5) => \xCount_V_7_reg_n_5_[5]\,
      Q(4) => \xCount_V_7_reg_n_5_[4]\,
      Q(3 downto 2) => \^q\(1 downto 0),
      Q(1) => \xCount_V_7_reg_n_5_[1]\,
      Q(0) => \xCount_V_7_reg_n_5_[0]\,
      S(2) => \xCount_V_6[7]_i_3_n_5\,
      S(1 downto 0) => \xCount_V_6_reg[7]_0\(1 downto 0),
      SR(0) => grp_reg_ap_uint_10_s_fu_176_n_37,
      ap_ce_reg_reg_0 => E(0),
      ap_ce_reg_reg_1(0) => icmp_ln1072_fu_354_p2,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter12_reg => \^ap_block_pp0_stage0_subdone\,
      ap_enable_reg_pp0_iter12_reg_0 => \^ap_enable_reg_pp0_iter12_reg\,
      ap_enable_reg_pp0_iter15 => ap_enable_reg_pp0_iter15,
      ap_enable_reg_pp0_iter1_reg => grp_reg_ap_uint_10_s_fu_176_n_36,
      ap_phi_reg_pp0_iter1_storemerge1_reg_78 => ap_phi_reg_pp0_iter1_storemerge1_reg_78,
      \ap_return_int_reg_reg[7]_0\(3 downto 0) => \ap_return_int_reg_reg[7]\(3 downto 0),
      \ap_return_int_reg_reg[9]_0\(9 downto 0) => \ap_return_int_reg_reg[9]\(9 downto 0),
      bckgndYUV_full_n => bckgndYUV_full_n,
      icmp_ln1064_2_reg_566 => icmp_ln1064_2_reg_566,
      \icmp_ln1064_2_reg_566_reg[0]\(1) => \icmp_ln1064_2_reg_566_reg[0]_0\(0),
      \icmp_ln1064_2_reg_566_reg[0]\(0) => \xCount_V_6[9]_i_24_n_5\,
      \icmp_ln1064_2_reg_566_reg[0]_0\ => \icmp_ln1428_1_reg_550_reg_n_5_[0]\,
      \icmp_ln1404_1_reg_530_reg[0]\ => grp_reg_ap_uint_10_s_fu_176_n_34,
      \icmp_ln1428_1_reg_550_reg[0]\ => grp_reg_ap_uint_10_s_fu_176_n_29,
      icmp_ln1428_reg_544 => icmp_ln1428_reg_544,
      \icmp_ln1428_reg_544_reg[0]\ => grp_reg_ap_uint_10_s_fu_176_n_35,
      or_ln1064_reg_557 => or_ln1064_reg_557,
      \or_ln1064_reg_557_reg[0]\ => \or_ln1064_reg_557_reg[0]_0\,
      srcYUV_empty_n => srcYUV_empty_n,
      sub_ln886_fu_372_p2(9 downto 0) => sub_ln886_fu_372_p2(9 downto 0),
      \xCount_V_6_reg[0]\ => grp_reg_ap_uint_10_s_fu_176_n_19,
      \xCount_V_6_reg[0]_0\ => \xCount_V_6_reg_n_5_[0]\,
      \xCount_V_6_reg[0]_1\ => \^icmp_ln1404_1_reg_530_reg[0]_0\,
      \xCount_V_6_reg[0]_2\ => \xCount_V_6_reg[0]_0\,
      \xCount_V_6_reg[0]_3\ => \xCount_V_6_reg[0]_1\,
      \xCount_V_6_reg[0]_4\ => \xCount_V_6_reg[0]_2\,
      \xCount_V_6_reg[1]\ => grp_reg_ap_uint_10_s_fu_176_n_28,
      \xCount_V_6_reg[1]_0\ => \xCount_V_6[9]_i_28_n_5\,
      \xCount_V_6_reg[1]_1\ => \xCount_V_6_reg[1]_0\,
      \xCount_V_6_reg[1]_2\ => \xCount_V_6[9]_i_30_n_5\,
      \xCount_V_6_reg[1]_3\ => \xCount_V_6_reg[1]_1\,
      \xCount_V_6_reg[2]\ => grp_reg_ap_uint_10_s_fu_176_n_27,
      \xCount_V_6_reg[2]_0\ => \^di\(0),
      \xCount_V_6_reg[2]_1\ => \xCount_V_6_reg_n_5_[1]\,
      \xCount_V_6_reg[3]\ => \^di\(1),
      \xCount_V_6_reg[4]\ => grp_reg_ap_uint_10_s_fu_176_n_26,
      \xCount_V_6_reg[4]_0\ => \xCount_V_6_reg_n_5_[4]\,
      \xCount_V_6_reg[4]_1\ => \xCount_V_6[4]_i_2_n_5\,
      \xCount_V_6_reg[5]\ => grp_reg_ap_uint_10_s_fu_176_n_25,
      \xCount_V_6_reg[5]_0\ => \xCount_V_6_reg_n_5_[5]\,
      \xCount_V_6_reg[5]_1\ => \xCount_V_6[5]_i_2_n_5\,
      \xCount_V_6_reg[6]\ => grp_reg_ap_uint_10_s_fu_176_n_24,
      \xCount_V_6_reg[6]_0\ => \^di\(2),
      \xCount_V_6_reg[6]_1\ => \xCount_V_6[6]_i_2_n_5\,
      \xCount_V_6_reg[7]\ => grp_reg_ap_uint_10_s_fu_176_n_22,
      \xCount_V_6_reg[7]_0\ => grp_reg_ap_uint_10_s_fu_176_n_23,
      \xCount_V_6_reg[8]\ => grp_reg_ap_uint_10_s_fu_176_n_21,
      \xCount_V_6_reg[8]_0\ => \^di\(3),
      \xCount_V_6_reg[8]_1\ => \xCount_V_6[8]_i_2_n_5\,
      \xCount_V_6_reg[9]\ => \xCount_V_6_reg_n_5_[8]\,
      \xCount_V_6_reg[9]_0\ => \xCount_V_6[9]_i_7_n_5\,
      \xCount_V_6_reg[9]_1\ => \xCount_V_6[9]_i_8_n_5\,
      \xCount_V_6_reg[9]_2\ => \xCount_V_6_reg_n_5_[9]\,
      \xCount_V_7[8]_i_12_0\ => \xCount_V_7[8]_i_12\,
      \xCount_V_7_reg[2]\(1) => \xCount_V_7[8]_i_4_n_5\,
      \xCount_V_7_reg[2]\(0) => \xCount_V_7[8]_i_6_n_5\,
      \xCount_V_7_reg[2]_0\(1) => \xCount_V_7[8]_i_9_n_5\,
      \xCount_V_7_reg[2]_0\(0) => \xCount_V_7[8]_i_11_n_5\,
      \xCount_V_7_reg[7]\(2) => \xCount_V_7[7]_i_3_n_5\,
      \xCount_V_7_reg[7]\(1 downto 0) => \xCount_V_7_reg[7]_0\(1 downto 0),
      \xCount_V_7_reg[7]_i_2_0\(1 downto 0) => \xCount_V_7_reg[7]_i_2\(1 downto 0),
      \xCount_V_7_reg[9]\ => \xCount_V_7[9]_i_3_n_5\,
      \xCount_V_7_reg[9]_0\ => \xCount_V_7[9]_i_13_n_5\,
      \xCount_V_7_reg[9]_1\ => \xCount_V_7_reg[9]_0\,
      \xCount_V_7_reg[9]_2\ => \xCount_V_7_reg[9]_3\,
      \xCount_V_7_reg[9]_3\ => \ap_phi_reg_pp0_iter2_agg_result_0_1_reg_101[0]_i_1_n_5\
    );
\icmp_ln1064_2_reg_566_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => icmp_ln1064_2_reg_566,
      Q => icmp_ln1064_2_reg_566_pp0_iter2_reg,
      R => '0'
    );
\icmp_ln1064_2_reg_566_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_reg_ap_uint_10_s_fu_176_n_34,
      Q => icmp_ln1064_2_reg_566,
      R => '0'
    );
\icmp_ln1072_5_reg_562[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => icmp_ln1072_5_fu_428_p25_in,
      I1 => \^ap_enable_reg_pp0_iter12_reg\,
      I2 => \icmp_ln1428_1_reg_550_reg_n_5_[0]\,
      I3 => \^icmp_ln1404_1_reg_530_reg[0]_0\,
      I4 => icmp_ln1072_5_reg_562,
      O => \icmp_ln1072_5_reg_562[0]_i_1_n_5\
    );
\icmp_ln1072_5_reg_562_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => icmp_ln1072_5_reg_562,
      Q => \icmp_ln1072_5_reg_562_pp0_iter2_reg_reg_n_5_[0]\,
      R => '0'
    );
\icmp_ln1072_5_reg_562_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln1072_5_reg_562[0]_i_1_n_5\,
      Q => icmp_ln1072_5_reg_562,
      R => '0'
    );
\icmp_ln1404_1_reg_530[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \icmp_ln1404_1_reg_530[0]_i_2_n_5\,
      I1 => \icmp_ln1404_1_reg_530[0]_i_3_n_5\,
      I2 => \icmp_ln1404_1_reg_530[0]_i_4_n_5\,
      I3 => \ap_phi_reg_pp0_iter1_agg_result_0_1_reg_101_reg[0]_0\(5),
      I4 => \ap_phi_reg_pp0_iter1_agg_result_0_1_reg_101_reg[0]_0\(0),
      I5 => \ap_phi_reg_pp0_iter1_agg_result_0_1_reg_101_reg[0]_0\(4),
      O => icmp_ln1404_1_fu_210_p2
    );
\icmp_ln1404_1_reg_530[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_agg_result_0_1_reg_101_reg[0]_0\(12),
      I1 => \ap_phi_reg_pp0_iter1_agg_result_0_1_reg_101_reg[0]_0\(9),
      I2 => \ap_phi_reg_pp0_iter1_agg_result_0_1_reg_101_reg[0]_0\(10),
      I3 => \ap_phi_reg_pp0_iter1_agg_result_0_1_reg_101_reg[0]_0\(6),
      O => \icmp_ln1404_1_reg_530[0]_i_2_n_5\
    );
\icmp_ln1404_1_reg_530[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_agg_result_0_1_reg_101_reg[0]_0\(11),
      I1 => \ap_phi_reg_pp0_iter1_agg_result_0_1_reg_101_reg[0]_0\(13),
      I2 => \ap_phi_reg_pp0_iter1_agg_result_0_1_reg_101_reg[0]_0\(14),
      I3 => \ap_phi_reg_pp0_iter1_agg_result_0_1_reg_101_reg[0]_0\(2),
      O => \icmp_ln1404_1_reg_530[0]_i_3_n_5\
    );
\icmp_ln1404_1_reg_530[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_agg_result_0_1_reg_101_reg[0]_0\(1),
      I1 => \ap_phi_reg_pp0_iter1_agg_result_0_1_reg_101_reg[0]_0\(3),
      I2 => \ap_phi_reg_pp0_iter1_agg_result_0_1_reg_101_reg[0]_0\(7),
      I3 => \ap_phi_reg_pp0_iter1_agg_result_0_1_reg_101_reg[0]_0\(8),
      O => \icmp_ln1404_1_reg_530[0]_i_4_n_5\
    );
\icmp_ln1404_1_reg_530_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \^icmp_ln1404_1_reg_530_reg[0]_0\,
      Q => icmp_ln1404_1_reg_530_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln1404_1_reg_530_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => icmp_ln1404_1_reg_530_pp0_iter1_reg,
      Q => \icmp_ln1404_1_reg_530_pp0_iter2_reg_reg_n_5_[0]\,
      R => '0'
    );
\icmp_ln1404_1_reg_530_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => icmp_ln1404_1_fu_210_p2,
      Q => \^icmp_ln1404_1_reg_530_reg[0]_0\,
      R => '0'
    );
\icmp_ln1404_reg_526[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \icmp_ln1404_reg_526[0]_i_2_n_5\,
      I1 => \icmp_ln1404_reg_526_reg[0]_0\(6),
      I2 => \icmp_ln1404_reg_526_reg[0]_1\,
      I3 => \icmp_ln1404_reg_526_reg[0]_0\(0),
      I4 => trunc_ln518_reg_1186(2),
      I5 => \icmp_ln1404_reg_526[0]_i_3_n_5\,
      O => icmp_ln1404_fu_200_p2
    );
\icmp_ln1404_reg_526[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \icmp_ln1404_reg_526_reg[0]_0\(2),
      I1 => trunc_ln518_reg_1186(0),
      I2 => \icmp_ln1404_reg_526_reg[0]_3\,
      I3 => \icmp_ln1404_reg_526_reg[0]_0\(7),
      O => \icmp_ln1404_reg_526[0]_i_2_n_5\
    );
\icmp_ln1404_reg_526[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \icmp_ln1404_reg_526_reg[0]_2\,
      I1 => trunc_ln518_reg_1186(1),
      I2 => \icmp_ln1404_reg_526_reg[0]_0\(4),
      I3 => \icmp_ln1404_reg_526_reg[0]_0\(3),
      I4 => \icmp_ln1404_reg_526[0]_i_4_n_5\,
      O => \icmp_ln1404_reg_526[0]_i_3_n_5\
    );
\icmp_ln1404_reg_526[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \icmp_ln1404_reg_526_reg[0]_0\(5),
      I1 => \icmp_ln1404_reg_526[0]_i_3_0\,
      I2 => \icmp_ln1404_reg_526[0]_i_3_1\,
      I3 => \icmp_ln1404_reg_526_reg[0]_0\(1),
      O => \icmp_ln1404_reg_526[0]_i_4_n_5\
    );
\icmp_ln1404_reg_526_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \icmp_ln1404_reg_526_reg_n_5_[0]\,
      Q => icmp_ln1404_reg_526_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln1404_reg_526_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => icmp_ln1404_fu_200_p2,
      Q => \icmp_ln1404_reg_526_reg_n_5_[0]\,
      R => '0'
    );
\icmp_ln1428_1_reg_550[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter12_reg\,
      I1 => icmp_ln1404_1_fu_210_p2,
      O => \icmp_ln1428_1_reg_550[0]_i_1_n_5\
    );
\icmp_ln1428_1_reg_550_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \icmp_ln1428_1_reg_550_reg_n_5_[0]\,
      Q => icmp_ln1428_1_reg_550_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln1428_1_reg_550_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => icmp_ln1428_1_reg_550_pp0_iter1_reg,
      Q => icmp_ln1428_1_reg_550_pp0_iter2_reg,
      R => '0'
    );
\icmp_ln1428_1_reg_550_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln1428_1_reg_550[0]_i_1_n_5\,
      D => CO(0),
      Q => \icmp_ln1428_1_reg_550_reg_n_5_[0]\,
      R => '0'
    );
\icmp_ln1428_reg_544_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln1428_1_reg_550[0]_i_1_n_5\,
      D => icmp_ln1428_fu_264_p2,
      Q => icmp_ln1428_reg_544,
      R => '0'
    );
\or_ln1064_reg_557_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => or_ln1064_reg_557,
      Q => or_ln1064_reg_557_pp0_iter2_reg,
      R => '0'
    );
\or_ln1064_reg_557_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_reg_ap_uint_10_s_fu_176_n_35,
      Q => or_ln1064_reg_557,
      R => '0'
    );
\outpix_val_V_23_reg_4449[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0F04"
    )
        port map (
      I0 => \icmp_ln1072_5_reg_562_pp0_iter2_reg_reg_n_5_[0]\,
      I1 => icmp_ln1064_2_reg_566_pp0_iter2_reg,
      I2 => \icmp_ln1404_1_reg_530_pp0_iter2_reg_reg_n_5_[0]\,
      I3 => icmp_ln1428_1_reg_550_pp0_iter2_reg,
      I4 => ap_phi_reg_pp0_iter3_empty_reg_90,
      O => grp_tpgPatternCrossHatch_fu_1369_ap_return_1(0)
    );
\outpix_val_V_50_reg_4444[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_agg_result_0_1_reg_101,
      I1 => \icmp_ln1404_1_reg_530_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => ap_phi_reg_pp0_iter3_empty_reg_90,
      I3 => or_ln1064_reg_557_pp0_iter2_reg,
      O => grp_tpgPatternCrossHatch_fu_1369_ap_return_0(0)
    );
\vHatch[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20200020"
    )
        port map (
      I0 => \vHatch[0]_i_3_n_5\,
      I1 => \^ap_enable_reg_pp0_iter12_reg\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln1404_reg_526_reg_n_5_[0]\,
      I4 => \^icmp_ln1404_1_reg_530_reg[0]_0\,
      O => vHatch0
    );
\vHatch[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \^icmp_ln1404_1_reg_530_reg[0]_0\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \^ap_enable_reg_pp0_iter12_reg\,
      I3 => \vHatch[0]_i_3_n_5\,
      O => \vHatch[0]_i_2_n_5\
    );
\vHatch[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEEEFEEEEEEEE"
    )
        port map (
      I0 => \and_ln1404_reg_535_reg_n_5_[0]\,
      I1 => \icmp_ln1404_reg_526_reg_n_5_[0]\,
      I2 => \yCount_V_2_reg[0]_0\,
      I3 => yCount_V_2_reg(9),
      I4 => \yCount_V_2_reg[0]_1\,
      I5 => \yCount_V_2_reg[0]_2\,
      O => \vHatch[0]_i_3_n_5\
    );
\vHatch_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \vHatch[0]_i_2_n_5\,
      D => '0',
      Q => vHatch,
      S => vHatch0
    );
\xCount_V_6[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^di\(1),
      I1 => \^di\(0),
      I2 => \xCount_V_6_reg_n_5_[1]\,
      O => \xCount_V_6[4]_i_2_n_5\
    );
\xCount_V_6[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \xCount_V_6_reg_n_5_[4]\,
      I1 => \xCount_V_6_reg_n_5_[1]\,
      I2 => \^di\(0),
      I3 => \^di\(1),
      O => \xCount_V_6[5]_i_2_n_5\
    );
\xCount_V_6[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \xCount_V_6_reg_n_5_[5]\,
      I1 => \^di\(1),
      I2 => \^di\(0),
      I3 => \xCount_V_6_reg_n_5_[1]\,
      I4 => \xCount_V_6_reg_n_5_[4]\,
      O => \xCount_V_6[6]_i_2_n_5\
    );
\xCount_V_6[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(3),
      I1 => \xCount_V_7_reg[9]_1\,
      O => \xCount_V_6[7]_i_3_n_5\
    );
\xCount_V_6[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^di\(2),
      I1 => \xCount_V_6_reg_n_5_[4]\,
      I2 => \xCount_V_6_reg_n_5_[1]\,
      I3 => \^di\(0),
      I4 => \^di\(1),
      I5 => \xCount_V_6_reg_n_5_[5]\,
      O => \xCount_V_6[8]_i_2_n_5\
    );
\xCount_V_6[9]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^di\(3),
      I1 => \xCount_V_7_reg[9]_1\,
      I2 => \xCount_V_7_reg[9]_2\,
      I3 => \^di\(2),
      O => \xCount_V_6[9]_i_17_n_5\
    );
\xCount_V_6[9]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444D"
    )
        port map (
      I0 => \^di\(1),
      I1 => \xCount_V_7_reg[8]_i_2\,
      I2 => \^di\(0),
      I3 => \xCount_V_7_reg[9]_0\,
      O => \xCount_V_6[9]_i_19_n_5\
    );
\xCount_V_6[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter12_reg\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \^icmp_ln1404_1_reg_530_reg[0]_0\,
      O => xCount_V_6
    );
\xCount_V_6[9]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \^di\(0),
      I1 => \xCount_V_7_reg[9]_0\,
      I2 => \^di\(1),
      I3 => \xCount_V_7_reg[8]_i_2\,
      O => \xCount_V_6[9]_i_24_n_5\
    );
\xCount_V_6[9]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^icmp_ln1404_1_reg_530_reg[0]_0\,
      I1 => icmp_ln1072_5_fu_428_p25_in,
      O => \xCount_V_6[9]_i_28_n_5\
    );
\xCount_V_6[9]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \icmp_ln1428_1_reg_550_reg_n_5_[0]\,
      I1 => \^icmp_ln1404_1_reg_530_reg[0]_0\,
      O => \xCount_V_6[9]_i_30_n_5\
    );
\xCount_V_6[9]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => icmp_ln1072_5_fu_428_p25_in,
      I1 => \icmp_ln1428_1_reg_550_reg_n_5_[0]\,
      I2 => \^icmp_ln1404_1_reg_530_reg[0]_0\,
      O => \xCount_V_6[9]_i_7_n_5\
    );
\xCount_V_6[9]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^di\(3),
      I1 => \xCount_V_6[8]_i_2_n_5\,
      O => \xCount_V_6[9]_i_8_n_5\
    );
\xCount_V_6_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_reg_ap_uint_10_s_fu_176_n_19,
      Q => \xCount_V_6_reg_n_5_[0]\,
      R => '0'
    );
\xCount_V_6_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xCount_V_6,
      D => grp_reg_ap_uint_10_s_fu_176_n_29,
      Q => \xCount_V_6_reg_n_5_[1]\,
      R => grp_reg_ap_uint_10_s_fu_176_n_36
    );
\xCount_V_6_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xCount_V_6,
      D => grp_reg_ap_uint_10_s_fu_176_n_27,
      Q => \^di\(0),
      R => grp_reg_ap_uint_10_s_fu_176_n_36
    );
\xCount_V_6_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xCount_V_6,
      D => grp_reg_ap_uint_10_s_fu_176_n_28,
      Q => \^di\(1),
      R => grp_reg_ap_uint_10_s_fu_176_n_36
    );
\xCount_V_6_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xCount_V_6,
      D => grp_reg_ap_uint_10_s_fu_176_n_26,
      Q => \xCount_V_6_reg_n_5_[4]\,
      R => grp_reg_ap_uint_10_s_fu_176_n_36
    );
\xCount_V_6_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xCount_V_6,
      D => grp_reg_ap_uint_10_s_fu_176_n_25,
      Q => \xCount_V_6_reg_n_5_[5]\,
      R => grp_reg_ap_uint_10_s_fu_176_n_36
    );
\xCount_V_6_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xCount_V_6,
      D => grp_reg_ap_uint_10_s_fu_176_n_24,
      Q => \^di\(2),
      R => grp_reg_ap_uint_10_s_fu_176_n_36
    );
\xCount_V_6_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xCount_V_6,
      D => grp_reg_ap_uint_10_s_fu_176_n_23,
      Q => \^di\(3),
      R => grp_reg_ap_uint_10_s_fu_176_n_36
    );
\xCount_V_6_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xCount_V_6,
      D => grp_reg_ap_uint_10_s_fu_176_n_22,
      Q => \xCount_V_6_reg_n_5_[8]\,
      R => grp_reg_ap_uint_10_s_fu_176_n_36
    );
\xCount_V_6_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xCount_V_6,
      D => grp_reg_ap_uint_10_s_fu_176_n_21,
      Q => \xCount_V_6_reg_n_5_[9]\,
      R => grp_reg_ap_uint_10_s_fu_176_n_36
    );
\xCount_V_7[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \xCount_V_7_reg_n_5_[0]\,
      I1 => icmp_ln1072_fu_354_p2,
      I2 => icmp_ln1428_reg_544,
      I3 => sub_ln886_fu_372_p2(0),
      O => select_ln1072_fu_414_p3(0)
    );
\xCount_V_7[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F704"
    )
        port map (
      I0 => \xCount_V_7_reg_n_5_[1]\,
      I1 => icmp_ln1072_fu_354_p2,
      I2 => icmp_ln1428_reg_544,
      I3 => sub_ln886_fu_372_p2(1),
      O => select_ln1072_fu_414_p3(1)
    );
\xCount_V_7[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6F0060"
    )
        port map (
      I0 => \xCount_V_7_reg_n_5_[1]\,
      I1 => \^q\(0),
      I2 => icmp_ln1072_fu_354_p2,
      I3 => icmp_ln1428_reg_544,
      I4 => sub_ln886_fu_372_p2(2),
      O => select_ln1072_fu_414_p3(2)
    );
\xCount_V_7[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF6AFF00006A00"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \xCount_V_7_reg_n_5_[1]\,
      I3 => icmp_ln1072_fu_354_p2,
      I4 => icmp_ln1428_reg_544,
      I5 => sub_ln886_fu_372_p2(3),
      O => select_ln1072_fu_414_p3(3)
    );
\xCount_V_7[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAFFFF6AAA0000"
    )
        port map (
      I0 => \xCount_V_7_reg_n_5_[4]\,
      I1 => \xCount_V_7_reg_n_5_[1]\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \xCount_V_7[9]_i_7_n_5\,
      I5 => sub_ln886_fu_372_p2(4),
      O => select_ln1072_fu_414_p3(4)
    );
\xCount_V_7[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6F0060"
    )
        port map (
      I0 => \xCount_V_7_reg_n_5_[5]\,
      I1 => \xCount_V_7[5]_i_2_n_5\,
      I2 => icmp_ln1072_fu_354_p2,
      I3 => icmp_ln1428_reg_544,
      I4 => sub_ln886_fu_372_p2(5),
      O => select_ln1072_fu_414_p3(5)
    );
\xCount_V_7[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \xCount_V_7_reg_n_5_[4]\,
      I1 => \xCount_V_7_reg_n_5_[1]\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \xCount_V_7[5]_i_2_n_5\
    );
\xCount_V_7[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6F0060"
    )
        port map (
      I0 => \^q\(2),
      I1 => \xCount_V_7[6]_i_2_n_5\,
      I2 => icmp_ln1072_fu_354_p2,
      I3 => icmp_ln1428_reg_544,
      I4 => sub_ln886_fu_372_p2(6),
      O => select_ln1072_fu_414_p3(6)
    );
\xCount_V_7[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \xCount_V_7_reg_n_5_[5]\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \xCount_V_7_reg_n_5_[1]\,
      I4 => \xCount_V_7_reg_n_5_[4]\,
      O => \xCount_V_7[6]_i_2_n_5\
    );
\xCount_V_7[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6F0060"
    )
        port map (
      I0 => \xCount_V_7_reg_n_5_[7]\,
      I1 => \xCount_V_7[9]_i_6_n_5\,
      I2 => icmp_ln1072_fu_354_p2,
      I3 => icmp_ln1428_reg_544,
      I4 => sub_ln886_fu_372_p2(7),
      O => select_ln1072_fu_414_p3(7)
    );
\xCount_V_7[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \xCount_V_7_reg_n_5_[7]\,
      I1 => \xCount_V_7_reg[9]_1\,
      O => \xCount_V_7[7]_i_3_n_5\
    );
\xCount_V_7[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF6AFF00006A00"
    )
        port map (
      I0 => \xCount_V_7_reg_n_5_[8]\,
      I1 => \xCount_V_7[9]_i_6_n_5\,
      I2 => \xCount_V_7_reg_n_5_[7]\,
      I3 => icmp_ln1072_fu_354_p2,
      I4 => icmp_ln1428_reg_544,
      I5 => sub_ln886_fu_372_p2(8),
      O => select_ln1072_fu_414_p3(8)
    );
\xCount_V_7[8]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \^q\(0),
      I1 => \xCount_V_7_reg[9]_0\,
      I2 => \^q\(1),
      I3 => \xCount_V_7_reg[8]_i_2\,
      O => \xCount_V_7[8]_i_11_n_5\
    );
\xCount_V_7[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \xCount_V_7_reg_n_5_[7]\,
      I1 => \xCount_V_7_reg[9]_1\,
      I2 => \xCount_V_7_reg[9]_2\,
      I3 => \^q\(2),
      O => \xCount_V_7[8]_i_4_n_5\
    );
\xCount_V_7[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444D"
    )
        port map (
      I0 => \^q\(1),
      I1 => \xCount_V_7_reg[8]_i_2\,
      I2 => \^q\(0),
      I3 => \xCount_V_7_reg[9]_0\,
      O => \xCount_V_7[8]_i_6_n_5\
    );
\xCount_V_7[8]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \xCount_V_7_reg_n_5_[7]\,
      I1 => \xCount_V_7_reg[9]_1\,
      I2 => \xCount_V_7_reg[9]_2\,
      I3 => \^q\(2),
      O => \xCount_V_7[8]_i_9_n_5\
    );
\xCount_V_7[9]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \xCount_V_7_reg[8]_i_2\,
      O => \xCount_V_7[9]_i_13_n_5\
    );
\xCount_V_7[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAFFFF6AAA0000"
    )
        port map (
      I0 => \xCount_V_7_reg_n_5_[9]\,
      I1 => \xCount_V_7_reg_n_5_[7]\,
      I2 => \xCount_V_7[9]_i_6_n_5\,
      I3 => \xCount_V_7_reg_n_5_[8]\,
      I4 => \xCount_V_7[9]_i_7_n_5\,
      I5 => sub_ln886_fu_372_p2(9),
      O => select_ln1072_fu_414_p3(9)
    );
\xCount_V_7[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \xCount_V_7_reg_n_5_[7]\,
      I1 => \xCount_V_7_reg[9]_1\,
      I2 => \xCount_V_7_reg[9]_2\,
      I3 => \^q\(2),
      O => \xCount_V_7[9]_i_3_n_5\
    );
\xCount_V_7[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \xCount_V_7_reg_n_5_[4]\,
      I2 => \xCount_V_7_reg_n_5_[1]\,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \xCount_V_7_reg_n_5_[5]\,
      O => \xCount_V_7[9]_i_6_n_5\
    );
\xCount_V_7[9]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => icmp_ln1072_fu_354_p2,
      I1 => icmp_ln1428_reg_544,
      O => \xCount_V_7[9]_i_7_n_5\
    );
\xCount_V_7_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter2_agg_result_0_1_reg_101[0]_i_1_n_5\,
      D => select_ln1072_fu_414_p3(0),
      Q => \xCount_V_7_reg_n_5_[0]\,
      R => grp_reg_ap_uint_10_s_fu_176_n_37
    );
\xCount_V_7_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter2_agg_result_0_1_reg_101[0]_i_1_n_5\,
      D => select_ln1072_fu_414_p3(1),
      Q => \xCount_V_7_reg_n_5_[1]\,
      R => grp_reg_ap_uint_10_s_fu_176_n_37
    );
\xCount_V_7_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter2_agg_result_0_1_reg_101[0]_i_1_n_5\,
      D => select_ln1072_fu_414_p3(2),
      Q => \^q\(0),
      R => grp_reg_ap_uint_10_s_fu_176_n_37
    );
\xCount_V_7_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter2_agg_result_0_1_reg_101[0]_i_1_n_5\,
      D => select_ln1072_fu_414_p3(3),
      Q => \^q\(1),
      R => grp_reg_ap_uint_10_s_fu_176_n_37
    );
\xCount_V_7_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter2_agg_result_0_1_reg_101[0]_i_1_n_5\,
      D => select_ln1072_fu_414_p3(4),
      Q => \xCount_V_7_reg_n_5_[4]\,
      R => grp_reg_ap_uint_10_s_fu_176_n_37
    );
\xCount_V_7_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter2_agg_result_0_1_reg_101[0]_i_1_n_5\,
      D => select_ln1072_fu_414_p3(5),
      Q => \xCount_V_7_reg_n_5_[5]\,
      R => grp_reg_ap_uint_10_s_fu_176_n_37
    );
\xCount_V_7_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter2_agg_result_0_1_reg_101[0]_i_1_n_5\,
      D => select_ln1072_fu_414_p3(6),
      Q => \^q\(2),
      R => grp_reg_ap_uint_10_s_fu_176_n_37
    );
\xCount_V_7_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter2_agg_result_0_1_reg_101[0]_i_1_n_5\,
      D => select_ln1072_fu_414_p3(7),
      Q => \xCount_V_7_reg_n_5_[7]\,
      R => grp_reg_ap_uint_10_s_fu_176_n_37
    );
\xCount_V_7_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter2_agg_result_0_1_reg_101[0]_i_1_n_5\,
      D => select_ln1072_fu_414_p3(8),
      Q => \xCount_V_7_reg_n_5_[8]\,
      R => grp_reg_ap_uint_10_s_fu_176_n_37
    );
\xCount_V_7_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter2_agg_result_0_1_reg_101[0]_i_1_n_5\,
      D => select_ln1072_fu_414_p3(9),
      Q => \xCount_V_7_reg_n_5_[9]\,
      R => grp_reg_ap_uint_10_s_fu_176_n_37
    );
\yCount_V_2[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ycount_v_2_reg[8]_0\(0),
      O => add_ln885_fu_304_p2(0)
    );
\yCount_V_2[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ycount_v_2_reg[8]_0\(1),
      I1 => \^ycount_v_2_reg[8]_0\(0),
      O => add_ln885_fu_304_p2(1)
    );
\yCount_V_2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^ycount_v_2_reg[8]_0\(2),
      I1 => \^ycount_v_2_reg[8]_0\(0),
      I2 => \^ycount_v_2_reg[8]_0\(1),
      O => add_ln885_fu_304_p2(2)
    );
\yCount_V_2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^ycount_v_2_reg[8]_0\(3),
      I1 => \^ycount_v_2_reg[8]_0\(2),
      I2 => \^ycount_v_2_reg[8]_0\(1),
      I3 => \^ycount_v_2_reg[8]_0\(0),
      O => add_ln885_fu_304_p2(3)
    );
\yCount_V_2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^ycount_v_2_reg[8]_0\(4),
      I1 => \^ycount_v_2_reg[8]_0\(3),
      I2 => \^ycount_v_2_reg[8]_0\(0),
      I3 => \^ycount_v_2_reg[8]_0\(1),
      I4 => \^ycount_v_2_reg[8]_0\(2),
      O => add_ln885_fu_304_p2(4)
    );
\yCount_V_2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^ycount_v_2_reg[8]_0\(5),
      I1 => \^ycount_v_2_reg[8]_0\(4),
      I2 => \^ycount_v_2_reg[8]_0\(2),
      I3 => \^ycount_v_2_reg[8]_0\(1),
      I4 => \^ycount_v_2_reg[8]_0\(0),
      I5 => \^ycount_v_2_reg[8]_0\(3),
      O => add_ln885_fu_304_p2(5)
    );
\yCount_V_2[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ycount_v_2_reg[8]_0\(6),
      I1 => \yCount_V_2[9]_i_2_n_5\,
      O => add_ln885_fu_304_p2(6)
    );
\yCount_V_2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^ycount_v_2_reg[8]_0\(7),
      I1 => \yCount_V_2[9]_i_2_n_5\,
      I2 => \^ycount_v_2_reg[8]_0\(6),
      O => add_ln885_fu_304_p2(7)
    );
\yCount_V_2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^ycount_v_2_reg[8]_0\(8),
      I1 => \^ycount_v_2_reg[8]_0\(7),
      I2 => \^ycount_v_2_reg[8]_0\(6),
      I3 => \yCount_V_2[9]_i_2_n_5\,
      O => add_ln885_fu_304_p2(8)
    );
\yCount_V_2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => yCount_V_2_reg(9),
      I1 => \yCount_V_2[9]_i_2_n_5\,
      I2 => \^ycount_v_2_reg[8]_0\(6),
      I3 => \^ycount_v_2_reg[8]_0\(7),
      I4 => \^ycount_v_2_reg[8]_0\(8),
      O => add_ln885_fu_304_p2(9)
    );
\yCount_V_2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^ycount_v_2_reg[8]_0\(5),
      I1 => \^ycount_v_2_reg[8]_0\(4),
      I2 => \^ycount_v_2_reg[8]_0\(2),
      I3 => \^ycount_v_2_reg[8]_0\(1),
      I4 => \^ycount_v_2_reg[8]_0\(0),
      I5 => \^ycount_v_2_reg[8]_0\(3),
      O => \yCount_V_2[9]_i_2_n_5\
    );
\yCount_V_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \vHatch[0]_i_2_n_5\,
      D => add_ln885_fu_304_p2(0),
      Q => \^ycount_v_2_reg[8]_0\(0),
      R => vHatch0
    );
\yCount_V_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \vHatch[0]_i_2_n_5\,
      D => add_ln885_fu_304_p2(1),
      Q => \^ycount_v_2_reg[8]_0\(1),
      R => vHatch0
    );
\yCount_V_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \vHatch[0]_i_2_n_5\,
      D => add_ln885_fu_304_p2(2),
      Q => \^ycount_v_2_reg[8]_0\(2),
      R => vHatch0
    );
\yCount_V_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \vHatch[0]_i_2_n_5\,
      D => add_ln885_fu_304_p2(3),
      Q => \^ycount_v_2_reg[8]_0\(3),
      R => vHatch0
    );
\yCount_V_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \vHatch[0]_i_2_n_5\,
      D => add_ln885_fu_304_p2(4),
      Q => \^ycount_v_2_reg[8]_0\(4),
      R => vHatch0
    );
\yCount_V_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \vHatch[0]_i_2_n_5\,
      D => add_ln885_fu_304_p2(5),
      Q => \^ycount_v_2_reg[8]_0\(5),
      R => vHatch0
    );
\yCount_V_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \vHatch[0]_i_2_n_5\,
      D => add_ln885_fu_304_p2(6),
      Q => \^ycount_v_2_reg[8]_0\(6),
      R => vHatch0
    );
\yCount_V_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \vHatch[0]_i_2_n_5\,
      D => add_ln885_fu_304_p2(7),
      Q => \^ycount_v_2_reg[8]_0\(7),
      R => vHatch0
    );
\yCount_V_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \vHatch[0]_i_2_n_5\,
      D => add_ln885_fu_304_p2(8),
      Q => \^ycount_v_2_reg[8]_0\(8),
      R => vHatch0
    );
\yCount_V_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \vHatch[0]_i_2_n_5\,
      D => add_ln885_fu_304_p2(9),
      Q => yCount_V_2_reg(9),
      R => vHatch0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare is
  port (
    \q0_reg[7]\ : out STD_LOGIC;
    \q1_reg[2]\ : out STD_LOGIC;
    \q0_reg[2]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \trunc_ln320_reg_4408_reg[3]\ : out STD_LOGIC;
    \trunc_ln320_reg_4408_reg[5]\ : out STD_LOGIC;
    \outpix_val_V_55_reg_4344_pp0_iter12_reg_reg[6]__0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \trunc_ln320_reg_4408_reg[6]\ : out STD_LOGIC;
    \bSerie_V_reg[4]__0\ : out STD_LOGIC;
    \gSerie_V_reg[23]\ : out STD_LOGIC;
    \gSerie_V_reg[1]\ : out STD_LOGIC;
    \trunc_ln320_reg_4408_reg[3]_0\ : out STD_LOGIC;
    \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \or_ln1592_reg_1259_reg[0]\ : out STD_LOGIC;
    \bSerie_V_reg[22]\ : out STD_LOGIC;
    \bSerie_V_reg[23]\ : out STD_LOGIC;
    \bSerie_V_reg[24]\ : out STD_LOGIC;
    \p_0_2_0_0_0246377_lcssa392_fu_218_reg[6]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \bSerie_V_reg[26]\ : out STD_LOGIC;
    \p_0_1_0_0_0244375_lcssa389_fu_214_reg[6]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \trunc_ln320_reg_4408_reg[7]\ : out STD_LOGIC;
    \gSerie_V_reg[22]\ : out STD_LOGIC;
    \gSerie_V_reg[24]\ : out STD_LOGIC;
    \gSerie_V_reg[26]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter13_reg : out STD_LOGIC;
    \trunc_ln320_reg_4408_reg[1]\ : out STD_LOGIC;
    \trunc_ln320_reg_4408_reg[5]_0\ : out STD_LOGIC;
    \trunc_ln320_reg_4408_reg[6]_0\ : out STD_LOGIC;
    \or_ln1592_reg_1259_reg[0]_0\ : out STD_LOGIC;
    \trunc_ln320_reg_4408_reg[1]_0\ : out STD_LOGIC;
    \trunc_ln320_reg_4408_reg[4]\ : out STD_LOGIC;
    \trunc_ln320_reg_4408_reg[3]_1\ : out STD_LOGIC;
    \trunc_ln320_reg_4408_reg[4]_0\ : out STD_LOGIC;
    \trunc_ln320_reg_4408_reg[7]_0\ : out STD_LOGIC;
    \q1_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q1_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    RSTC : in STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : in STD_LOGIC;
    cmp106_fu_386_p2 : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[1]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[1]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]\ : in STD_LOGIC;
    tpgBarSelYuv_v_q0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]\ : in STD_LOGIC;
    trunc_ln320_reg_4408 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1]\ : in STD_LOGIC;
    ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]_2\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]_3\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_4\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]\ : in STD_LOGIC;
    outpix_val_V_55_reg_4344_pp0_iter12_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_2\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[2]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[7]_i_3\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_7\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_3\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_1\ : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_3\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_4\ : in STD_LOGIC;
    outpix_val_V_54_reg_4339_pp0_iter12_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_5\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_6\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_0\ : in STD_LOGIC;
    grp_tpgPatternCheckerBoard_fu_1385_ap_return_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_2\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_3\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[2]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[3]\ : in STD_LOGIC;
    ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[4]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tpgBarSelYuv_v_q1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6]_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_3\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1]_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    outpix_val_V_52_reg_4334_pp0_iter12_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4]_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_16\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_3_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[1]_2\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5]_2\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[4]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_2\ : in STD_LOGIC;
    \q0_reg[1]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    trunc_ln518_reg_1186 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \yCount_V_1_reg[0]_0\ : in STD_LOGIC;
    \yCount_V_1[5]_i_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \yCount_V_1[5]_i_4\ : in STD_LOGIC;
    \yCount_V_1[5]_i_4_0\ : in STD_LOGIC;
    \yCount_V_1[5]_i_4_1\ : in STD_LOGIC;
    \yCount_V_1[5]_i_4_2\ : in STD_LOGIC
  );
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare is
  signal DPtpgBarArray_U_n_10 : STD_LOGIC;
  signal DPtpgBarArray_U_n_11 : STD_LOGIC;
  signal DPtpgBarArray_U_n_12 : STD_LOGIC;
  signal DPtpgBarArray_U_n_13 : STD_LOGIC;
  signal DPtpgBarArray_U_n_14 : STD_LOGIC;
  signal DPtpgBarArray_U_n_15 : STD_LOGIC;
  signal DPtpgBarArray_U_n_16 : STD_LOGIC;
  signal DPtpgBarArray_U_n_17 : STD_LOGIC;
  signal DPtpgBarArray_U_n_18 : STD_LOGIC;
  signal DPtpgBarArray_U_n_19 : STD_LOGIC;
  signal DPtpgBarArray_U_n_20 : STD_LOGIC;
  signal DPtpgBarArray_U_n_21 : STD_LOGIC;
  signal DPtpgBarArray_U_n_22 : STD_LOGIC;
  signal DPtpgBarArray_U_n_23 : STD_LOGIC;
  signal DPtpgBarArray_U_n_24 : STD_LOGIC;
  signal DPtpgBarArray_U_n_25 : STD_LOGIC;
  signal DPtpgBarArray_U_n_26 : STD_LOGIC;
  signal DPtpgBarArray_U_n_27 : STD_LOGIC;
  signal DPtpgBarArray_U_n_28 : STD_LOGIC;
  signal DPtpgBarArray_U_n_29 : STD_LOGIC;
  signal DPtpgBarArray_U_n_30 : STD_LOGIC;
  signal DPtpgBarArray_U_n_31 : STD_LOGIC;
  signal DPtpgBarArray_U_n_32 : STD_LOGIC;
  signal DPtpgBarArray_U_n_33 : STD_LOGIC;
  signal DPtpgBarArray_U_n_34 : STD_LOGIC;
  signal DPtpgBarArray_U_n_35 : STD_LOGIC;
  signal DPtpgBarArray_U_n_36 : STD_LOGIC;
  signal DPtpgBarArray_U_n_37 : STD_LOGIC;
  signal DPtpgBarArray_U_n_38 : STD_LOGIC;
  signal DPtpgBarArray_U_n_39 : STD_LOGIC;
  signal DPtpgBarArray_U_n_40 : STD_LOGIC;
  signal DPtpgBarArray_U_n_41 : STD_LOGIC;
  signal DPtpgBarArray_U_n_42 : STD_LOGIC;
  signal DPtpgBarArray_U_n_43 : STD_LOGIC;
  signal DPtpgBarArray_U_n_44 : STD_LOGIC;
  signal DPtpgBarArray_U_n_45 : STD_LOGIC;
  signal DPtpgBarArray_U_n_46 : STD_LOGIC;
  signal DPtpgBarArray_U_n_47 : STD_LOGIC;
  signal DPtpgBarArray_U_n_48 : STD_LOGIC;
  signal DPtpgBarArray_U_n_5 : STD_LOGIC;
  signal DPtpgBarArray_U_n_50 : STD_LOGIC;
  signal DPtpgBarArray_U_n_51 : STD_LOGIC;
  signal DPtpgBarArray_U_n_52 : STD_LOGIC;
  signal DPtpgBarArray_U_n_53 : STD_LOGIC;
  signal DPtpgBarArray_U_n_54 : STD_LOGIC;
  signal DPtpgBarArray_U_n_55 : STD_LOGIC;
  signal DPtpgBarArray_U_n_56 : STD_LOGIC;
  signal DPtpgBarArray_U_n_57 : STD_LOGIC;
  signal DPtpgBarArray_U_n_58 : STD_LOGIC;
  signal DPtpgBarArray_U_n_59 : STD_LOGIC;
  signal DPtpgBarArray_U_n_60 : STD_LOGIC;
  signal DPtpgBarArray_U_n_61 : STD_LOGIC;
  signal DPtpgBarArray_U_n_62 : STD_LOGIC;
  signal DPtpgBarArray_U_n_7 : STD_LOGIC;
  signal DPtpgBarArray_U_n_9 : STD_LOGIC;
  signal DPtpgBarArray_q0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal DPtpgBarArray_q1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal DPtpgBarSelYuv_601_u_U_n_5 : STD_LOGIC;
  signal DPtpgBarSelYuv_601_u_U_n_6 : STD_LOGIC;
  signal DPtpgBarSelYuv_601_v_U_n_5 : STD_LOGIC;
  signal DPtpgBarSelYuv_601_v_U_n_6 : STD_LOGIC;
  signal DPtpgBarSelYuv_601_v_U_n_7 : STD_LOGIC;
  signal DPtpgBarSelYuv_709_u_U_n_5 : STD_LOGIC;
  signal DPtpgBarSelYuv_709_u_U_n_6 : STD_LOGIC;
  signal DPtpgBarSelYuv_709_u_U_n_7 : STD_LOGIC;
  signal DPtpgBarSelYuv_709_u_U_n_8 : STD_LOGIC;
  signal DPtpgBarSelYuv_709_v_U_n_16 : STD_LOGIC;
  signal DPtpgBarSelYuv_709_v_U_n_17 : STD_LOGIC;
  signal DPtpgBarSelYuv_709_v_U_n_18 : STD_LOGIC;
  signal DPtpgBarSelYuv_709_v_U_n_5 : STD_LOGIC;
  signal DPtpgBarSelYuv_709_v_U_n_6 : STD_LOGIC;
  signal DPtpgBarSelYuv_709_y_U_n_12 : STD_LOGIC;
  signal DPtpgBarSelYuv_709_y_U_n_13 : STD_LOGIC;
  signal DPtpgBarSelYuv_709_y_U_n_14 : STD_LOGIC;
  signal DPtpgBarSelYuv_709_y_U_n_15 : STD_LOGIC;
  signal DPtpgBarSelYuv_709_y_U_n_17 : STD_LOGIC;
  signal DPtpgBarSelYuv_709_y_U_n_18 : STD_LOGIC;
  signal DPtpgBarSelYuv_709_y_U_n_19 : STD_LOGIC;
  signal DPtpgBarSelYuv_709_y_U_n_20 : STD_LOGIC;
  signal DPtpgBarSelYuv_709_y_U_n_21 : STD_LOGIC;
  signal DPtpgBarSelYuv_709_y_U_n_5 : STD_LOGIC;
  signal add_ln1730_1_fu_520_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln1730_fu_423_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln885_fu_362_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln886_1_fu_508_p2 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal add_ln886_fu_411_p2 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal grp_tpgPatternDPColorSquare_fu_1441_ap_ready : STD_LOGIC;
  signal hBarSel_0_1 : STD_LOGIC;
  signal \hBarSel_0_1_reg_n_5_[0]\ : STD_LOGIC;
  signal \hBarSel_0_1_reg_n_5_[1]\ : STD_LOGIC;
  signal \hBarSel_0_1_reg_n_5_[2]\ : STD_LOGIC;
  signal hBarSel_1_1 : STD_LOGIC;
  signal \hBarSel_1_1_reg_n_5_[0]\ : STD_LOGIC;
  signal \hBarSel_1_1_reg_n_5_[1]\ : STD_LOGIC;
  signal \hBarSel_1_1_reg_n_5_[2]\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 1 to 1 );
  signal vBarSel_1 : STD_LOGIC;
  signal \vBarSel_1[0]_i_1_n_5\ : STD_LOGIC;
  signal \xCount_V_4[3]_i_1_n_5\ : STD_LOGIC;
  signal \xCount_V_4[4]_i_1_n_5\ : STD_LOGIC;
  signal \xCount_V_4[5]_i_1_n_5\ : STD_LOGIC;
  signal \xCount_V_4_reg_n_5_[1]\ : STD_LOGIC;
  signal \xCount_V_4_reg_n_5_[2]\ : STD_LOGIC;
  signal \xCount_V_4_reg_n_5_[3]\ : STD_LOGIC;
  signal \xCount_V_4_reg_n_5_[4]\ : STD_LOGIC;
  signal \xCount_V_4_reg_n_5_[5]\ : STD_LOGIC;
  signal xCount_V_5 : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \xCount_V_5[1]_i_1_n_5\ : STD_LOGIC;
  signal \xCount_V_5[3]_i_1_n_5\ : STD_LOGIC;
  signal \xCount_V_5[4]_i_1_n_5\ : STD_LOGIC;
  signal \xCount_V_5[5]_i_2_n_5\ : STD_LOGIC;
  signal \xCount_V_5_reg_n_5_[1]\ : STD_LOGIC;
  signal \xCount_V_5_reg_n_5_[2]\ : STD_LOGIC;
  signal \xCount_V_5_reg_n_5_[3]\ : STD_LOGIC;
  signal \xCount_V_5_reg_n_5_[4]\ : STD_LOGIC;
  signal \xCount_V_5_reg_n_5_[5]\ : STD_LOGIC;
  signal yCount_V_1 : STD_LOGIC;
  signal \yCount_V_1[2]_i_1_n_5\ : STD_LOGIC;
  signal \yCount_V_1[3]_i_1_n_5\ : STD_LOGIC;
  signal \yCount_V_1[4]_i_1_n_5\ : STD_LOGIC;
  signal \yCount_V_1[5]_i_1_n_5\ : STD_LOGIC;
  signal \yCount_V_1[5]_i_3_n_5\ : STD_LOGIC;
  signal yCount_V_1_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \hBarSel_0_1[1]_i_1\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \hBarSel_0_1[2]_i_2\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \hBarSel_1_1[1]_i_1\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \hBarSel_1_1[2]_i_2\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \xCount_V_4[2]_i_1\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \xCount_V_4[3]_i_1\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \xCount_V_4[4]_i_1\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \xCount_V_4[5]_i_1\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \xCount_V_5[2]_i_1\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \xCount_V_5[3]_i_1\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \xCount_V_5[4]_i_1\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \xCount_V_5[5]_i_2\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \yCount_V_1[1]_i_1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \yCount_V_1[2]_i_1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \yCount_V_1[3]_i_1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \yCount_V_1[4]_i_1\ : label is "soft_lutpair415";
begin
DPtpgBarArray_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarArray_ROM_AUTO_1R
     port map (
      D(1) => DPtpgBarArray_U_n_11,
      D(0) => DPtpgBarArray_U_n_12,
      E(0) => grp_tpgPatternDPColorSquare_fu_1441_ap_ready,
      Q(0) => DPtpgBarArray_q0(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter1_reg => DPtpgBarArray_U_n_45,
      ap_enable_reg_pp0_iter1_reg_0 => DPtpgBarArray_U_n_46,
      ap_enable_reg_pp0_iter1_reg_1 => DPtpgBarArray_U_n_47,
      ap_enable_reg_pp0_iter1_reg_2 => DPtpgBarArray_U_n_48,
      \q0_reg[0]_0\ => DPtpgBarArray_U_n_9,
      \q0_reg[0]_1\ => DPtpgBarArray_U_n_21,
      \q0_reg[0]_2\ => DPtpgBarArray_U_n_25,
      \q0_reg[0]_3\(2) => DPtpgBarArray_U_n_27,
      \q0_reg[0]_3\(1) => DPtpgBarArray_U_n_28,
      \q0_reg[0]_3\(0) => DPtpgBarArray_U_n_29,
      \q0_reg[0]_4\(4) => DPtpgBarArray_U_n_39,
      \q0_reg[0]_4\(3) => DPtpgBarArray_U_n_40,
      \q0_reg[0]_4\(2) => DPtpgBarArray_U_n_41,
      \q0_reg[0]_4\(1) => DPtpgBarArray_U_n_42,
      \q0_reg[0]_4\(0) => DPtpgBarArray_U_n_43,
      \q0_reg[1]_0\ => DPtpgBarArray_U_n_5,
      \q0_reg[1]_1\ => DPtpgBarArray_U_n_16,
      \q0_reg[1]_2\ => DPtpgBarArray_U_n_18,
      \q0_reg[1]_3\ => DPtpgBarArray_U_n_22,
      \q0_reg[1]_4\ => DPtpgBarArray_U_n_23,
      \q0_reg[1]_5\ => DPtpgBarArray_U_n_55,
      \q0_reg[1]_6\(14 downto 0) => \q0_reg[1]\(14 downto 0),
      \q0_reg[1]_7\(4) => \xCount_V_4_reg_n_5_[5]\,
      \q0_reg[1]_7\(3) => \xCount_V_4_reg_n_5_[4]\,
      \q0_reg[1]_7\(2) => \xCount_V_4_reg_n_5_[3]\,
      \q0_reg[1]_7\(1) => \xCount_V_4_reg_n_5_[2]\,
      \q0_reg[1]_7\(0) => \xCount_V_4_reg_n_5_[1]\,
      \q0_reg[2]_0\(1) => DPtpgBarArray_U_n_14,
      \q0_reg[2]_0\(0) => DPtpgBarArray_U_n_15,
      \q0_reg[2]_1\ => DPtpgBarArray_U_n_44,
      \q0_reg[2]_2\ => DPtpgBarArray_U_n_56,
      \q0_reg[2]_3\(1) => DPtpgBarArray_U_n_59,
      \q0_reg[2]_3\(0) => DPtpgBarArray_U_n_60,
      \q0_reg[2]_4\(2) => \hBarSel_1_1_reg_n_5_[2]\,
      \q0_reg[2]_4\(1) => \hBarSel_1_1_reg_n_5_[1]\,
      \q0_reg[2]_4\(0) => \hBarSel_1_1_reg_n_5_[0]\,
      \q1_reg[0]_0\(0) => DPtpgBarArray_q1(0),
      \q1_reg[0]_1\ => DPtpgBarArray_U_n_10,
      \q1_reg[0]_2\ => DPtpgBarArray_U_n_19,
      \q1_reg[0]_3\ => DPtpgBarArray_U_n_24,
      \q1_reg[0]_4\(2) => DPtpgBarArray_U_n_30,
      \q1_reg[0]_4\(1) => DPtpgBarArray_U_n_31,
      \q1_reg[0]_4\(0) => DPtpgBarArray_U_n_32,
      \q1_reg[0]_5\(4) => DPtpgBarArray_U_n_33,
      \q1_reg[0]_5\(3) => DPtpgBarArray_U_n_34,
      \q1_reg[0]_5\(2) => DPtpgBarArray_U_n_35,
      \q1_reg[0]_5\(1) => DPtpgBarArray_U_n_36,
      \q1_reg[0]_5\(0) => DPtpgBarArray_U_n_37,
      \q1_reg[0]_6\ => \q0_reg[0]\,
      \q1_reg[0]_7\ => ap_enable_reg_pp0_iter1_reg_0,
      \q1_reg[1]_0\ => DPtpgBarArray_U_n_7,
      \q1_reg[1]_1\ => DPtpgBarArray_U_n_13,
      \q1_reg[1]_2\ => DPtpgBarArray_U_n_17,
      \q1_reg[1]_3\ => DPtpgBarArray_U_n_20,
      \q1_reg[1]_4\ => DPtpgBarArray_U_n_26,
      \q1_reg[1]_5\ => DPtpgBarArray_U_n_57,
      \q1_reg[1]_6\(4) => \xCount_V_5_reg_n_5_[5]\,
      \q1_reg[1]_6\(3) => \xCount_V_5_reg_n_5_[4]\,
      \q1_reg[1]_6\(2) => \xCount_V_5_reg_n_5_[3]\,
      \q1_reg[1]_6\(1) => \xCount_V_5_reg_n_5_[2]\,
      \q1_reg[1]_6\(0) => \xCount_V_5_reg_n_5_[1]\,
      \q1_reg[2]_0\ => DPtpgBarArray_U_n_38,
      \q1_reg[2]_1\ => DPtpgBarArray_U_n_58,
      \q1_reg[2]_2\(1) => DPtpgBarArray_U_n_61,
      \q1_reg[2]_2\(0) => DPtpgBarArray_U_n_62,
      \q1_reg[2]_3\(2) => \hBarSel_0_1_reg_n_5_[2]\,
      \q1_reg[2]_3\(1) => \hBarSel_0_1_reg_n_5_[1]\,
      \q1_reg[2]_3\(0) => \hBarSel_0_1_reg_n_5_[0]\,
      trunc_ln518_reg_1186(2 downto 0) => trunc_ln518_reg_1186(2 downto 0),
      \trunc_ln518_reg_1186_reg[1]\ => DPtpgBarArray_U_n_54,
      vBarSel_1 => vBarSel_1,
      \xCount_V_4_reg[5]\ => DPtpgBarArray_U_n_52,
      \xCount_V_5_reg[5]\ => DPtpgBarArray_U_n_50,
      \x_4_reg_4018_pp0_iter10_reg_reg[15]\ => DPtpgBarArray_U_n_51,
      \yCount_V_1[5]_i_4_0\ => \yCount_V_1[5]_i_4\,
      \yCount_V_1[5]_i_4_1\ => \yCount_V_1[5]_i_4_0\,
      \yCount_V_1[5]_i_4_2\ => \yCount_V_1[5]_i_4_1\,
      \yCount_V_1[5]_i_4_3\ => \yCount_V_1[5]_i_4_2\,
      \yCount_V_1[5]_i_7_0\(7 downto 0) => \yCount_V_1[5]_i_7\(7 downto 0),
      \yCount_V_1_reg[0]\(5 downto 0) => yCount_V_1_reg(5 downto 0),
      \yCount_V_1_reg[0]_0\ => \yCount_V_1_reg[0]_0\,
      \yCount_V_1_reg[4]\ => DPtpgBarArray_U_n_53
    );
DPtpgBarSelYuv_601_u_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_u_ROM_AUTO_1R
     port map (
      D(1) => DPtpgBarArray_U_n_11,
      D(0) => DPtpgBarArray_U_n_12,
      E(0) => DPtpgBarSelYuv_709_y_U_n_5,
      ap_clk => ap_clk,
      ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117(0) => ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117(1),
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[3]_i_3_0\(0) => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_3\(0),
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[3]_i_3_1\ => DPtpgBarSelYuv_709_u_U_n_7,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[4]_i_4_0\ => DPtpgBarSelYuv_709_u_U_n_5,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_4_0\(0) => E(0),
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_4_1\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_4\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_4_2\ => DPtpgBarSelYuv_601_v_U_n_6,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4]_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4]_1\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4]_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4]_2\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4]_1\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]\(2 downto 0) => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6]\(5 downto 3),
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1]_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]_1\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]_2\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]_3\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[3]_i_3_0\ => DPtpgBarSelYuv_709_u_U_n_8,
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[4]_i_2_0\(1 downto 0) => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[7]_i_3\(1 downto 0),
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[4]_i_2_1\ => DPtpgBarSelYuv_709_u_U_n_6,
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[5]_i_2_0\ => DPtpgBarSelYuv_601_v_U_n_7,
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3]_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3]_1\ => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3]_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[1]_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]_1\ => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]_2\ => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]_1\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5]_0\(0) => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5]_0\(0),
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5]_1\ => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_1\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5]_2\(0) => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5]_1\(0),
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5]_3\ => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5]_4\ => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5]_2\,
      cmp106_fu_386_p2 => cmp106_fu_386_p2,
      \gSerie_V_reg[24]\ => \gSerie_V_reg[24]\,
      \gSerie_V_reg[26]\ => \gSerie_V_reg[26]\,
      outpix_val_V_52_reg_4334_pp0_iter12_reg(0) => outpix_val_V_52_reg_4334_pp0_iter12_reg(0),
      \outpix_val_V_52_reg_4334_pp0_iter12_reg_reg[4]__0\(0) => \p_0_1_0_0_0244375_lcssa389_fu_214_reg[6]\(1),
      outpix_val_V_55_reg_4344_pp0_iter12_reg(1 downto 0) => outpix_val_V_55_reg_4344_pp0_iter12_reg(2 downto 1),
      \p_0_4_0_0_0250381_lcssa398_fu_226_reg[5]\(2 downto 0) => \outpix_val_V_55_reg_4344_pp0_iter12_reg_reg[6]__0\(3 downto 1),
      \q0_reg[3]_0\ => DPtpgBarSelYuv_601_u_U_n_6,
      \q0_reg[3]_1\ => DPtpgBarArray_U_n_47,
      \q0_reg[3]_2\ => DPtpgBarArray_U_n_55,
      \q0_reg[5]_0\(1) => DPtpgBarArray_U_n_14,
      \q0_reg[5]_0\(0) => DPtpgBarArray_U_n_15,
      \q1_reg[3]_0\ => DPtpgBarSelYuv_601_u_U_n_5,
      \q1_reg[3]_1\ => DPtpgBarArray_U_n_45,
      \q1_reg[3]_2\ => DPtpgBarArray_U_n_57
    );
DPtpgBarSelYuv_601_v_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_v_ROM_AUTO_1R
     port map (
      D(0) => DPtpgBarArray_U_n_27,
      E(0) => DPtpgBarSelYuv_709_y_U_n_5,
      Q(0) => DPtpgBarSelYuv_709_v_U_n_18,
      ap_clk => ap_clk,
      ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117(1 downto 0) => ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117(1 downto 0),
      ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out,
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_3_0\(0) => E(0),
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_3_1\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_4\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_3_2\ => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_3\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[4]_i_2_0\(1) => DPtpgBarSelYuv_709_v_U_n_16,
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[4]_i_2_0\(0) => DPtpgBarSelYuv_709_v_U_n_17,
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[5]_i_3_0\ => DPtpgBarSelYuv_709_v_U_n_5,
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[2]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[2]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[3]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[3]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[4]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[4]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[4]_0\(0) => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_2\(0),
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[4]_1\ => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_1\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[4]_2\ => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[4]_3\ => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]_3\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[4]_4\ => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[4]_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]_0\(2 downto 0) => Q(3 downto 1),
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]_1\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]_2\ => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[2]_i_2_0\(0) => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3\(0),
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[5]_i_3_0\ => DPtpgBarSelYuv_709_v_U_n_6,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[1]_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2]_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2]_1\ => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2]_2\ => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2]_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]\,
      \bSerie_V_reg[23]\ => \bSerie_V_reg[23]\,
      \bSerie_V_reg[24]\ => \bSerie_V_reg[24]\,
      \bSerie_V_reg[26]\ => \bSerie_V_reg[26]\,
      cmp106_fu_386_p2 => cmp106_fu_386_p2,
      \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]\(0) => D(1),
      \p_0_2_0_0_0246377_lcssa392_fu_218_reg[4]\(0) => \p_0_2_0_0_0246377_lcssa392_fu_218_reg[6]\(0),
      \q0_reg[3]_0\ => DPtpgBarArray_U_n_47,
      \q0_reg[4]_0\ => DPtpgBarSelYuv_601_v_U_n_5,
      \q0_reg[4]_1\ => DPtpgBarArray_U_n_5,
      \q0_reg[5]_0\ => DPtpgBarSelYuv_601_v_U_n_7,
      \q0_reg[5]_1\ => DPtpgBarArray_U_n_21,
      \q1_reg[3]_0\ => DPtpgBarArray_U_n_45,
      \q1_reg[3]_1\(0) => DPtpgBarArray_U_n_30,
      \q1_reg[4]_0\ => DPtpgBarArray_U_n_7,
      \q1_reg[5]_0\ => DPtpgBarSelYuv_601_v_U_n_6,
      \q1_reg[5]_1\ => DPtpgBarArray_U_n_19,
      tpgBarSelYuv_v_q1(0) => tpgBarSelYuv_v_q1(0),
      trunc_ln320_reg_4408(2) => trunc_ln320_reg_4408(4),
      trunc_ln320_reg_4408(1 downto 0) => trunc_ln320_reg_4408(2 downto 1),
      \trunc_ln320_reg_4408_reg[3]\ => \trunc_ln320_reg_4408_reg[3]\,
      \trunc_ln320_reg_4408_reg[5]\ => \trunc_ln320_reg_4408_reg[5]\
    );
DPtpgBarSelYuv_601_y_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_y_ROM_AUTO_1R
     port map (
      D(3) => DPtpgBarArray_U_n_30,
      D(2) => DPtpgBarArray_q1(0),
      D(1) => DPtpgBarArray_U_n_31,
      D(0) => DPtpgBarArray_U_n_32,
      E(0) => DPtpgBarSelYuv_709_y_U_n_5,
      Q(4) => DPtpgBarSelYuv_709_y_U_n_17,
      Q(3) => DPtpgBarSelYuv_709_y_U_n_18,
      Q(2) => DPtpgBarSelYuv_709_y_U_n_19,
      Q(1) => DPtpgBarSelYuv_709_y_U_n_20,
      Q(0) => DPtpgBarSelYuv_709_y_U_n_21,
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2\ => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_1\ => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_3\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_6_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_4\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_6_1\(4 downto 0) => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_16\(4 downto 0),
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_6_2\(3) => DPtpgBarSelYuv_709_y_U_n_12,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_6_2\(2) => DPtpgBarSelYuv_709_y_U_n_13,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_6_2\(1) => DPtpgBarSelYuv_709_y_U_n_14,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_6_2\(0) => DPtpgBarSelYuv_709_y_U_n_15,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_1\ => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_2\(0) => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_1\(0),
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_3\ => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_2\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_3\ => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_3\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_7_0\(5 downto 0) => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_7\(5 downto 0),
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_1\ => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_1\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_2\(0) => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_2\(0),
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_3\ => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_3\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_4\ => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_4\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_5\ => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_5\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_6\ => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_6\,
      cmp106_fu_386_p2 => cmp106_fu_386_p2,
      grp_tpgPatternCheckerBoard_fu_1385_ap_return_3(0) => grp_tpgPatternCheckerBoard_fu_1385_ap_return_3(0),
      \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]\(0) => \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]\(0),
      \or_ln1592_reg_1259_reg[0]\ => \or_ln1592_reg_1259_reg[0]\,
      \or_ln1592_reg_1259_reg[0]_0\ => \or_ln1592_reg_1259_reg[0]_0\,
      outpix_val_V_54_reg_4339_pp0_iter12_reg(0) => outpix_val_V_54_reg_4339_pp0_iter12_reg(0),
      q0(0) => q0(0),
      \q0_reg[5]_0\(3) => DPtpgBarArray_U_n_27,
      \q0_reg[5]_0\(2) => DPtpgBarArray_q0(0),
      \q0_reg[5]_0\(1) => DPtpgBarArray_U_n_28,
      \q0_reg[5]_0\(0) => DPtpgBarArray_U_n_29,
      \q0_reg[6]_0\ => DPtpgBarArray_U_n_55,
      \q1_reg[0]_0\(0) => \q1_reg[0]_0\(0),
      \q1_reg[6]_0\ => DPtpgBarArray_U_n_57,
      trunc_ln320_reg_4408(4 downto 1) => trunc_ln320_reg_4408(5 downto 2),
      trunc_ln320_reg_4408(0) => trunc_ln320_reg_4408(0),
      \trunc_ln320_reg_4408_reg[1]\ => \trunc_ln320_reg_4408_reg[1]\,
      \trunc_ln320_reg_4408_reg[1]_0\ => \trunc_ln320_reg_4408_reg[1]_0\,
      \trunc_ln320_reg_4408_reg[3]\ => \trunc_ln320_reg_4408_reg[3]_0\,
      \trunc_ln320_reg_4408_reg[3]_0\ => \trunc_ln320_reg_4408_reg[3]_1\,
      \trunc_ln320_reg_4408_reg[4]\ => \trunc_ln320_reg_4408_reg[4]\,
      \trunc_ln320_reg_4408_reg[4]_0\ => \trunc_ln320_reg_4408_reg[4]_0\,
      \trunc_ln320_reg_4408_reg[5]\ => \trunc_ln320_reg_4408_reg[5]_0\,
      \trunc_ln320_reg_4408_reg[6]\ => \trunc_ln320_reg_4408_reg[6]_0\
    );
DPtpgBarSelYuv_709_u_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_u_ROM_AUTO_1R
     port map (
      E(0) => DPtpgBarSelYuv_709_y_U_n_5,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter13_reg => ap_enable_reg_pp0_iter13_reg,
      ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117(0) => ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117(1),
      ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[2]_i_2_0\ => DPtpgBarSelYuv_601_u_U_n_5,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_3_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_4\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_3_1\(0) => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_3\(1),
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_3_2\ => \q0_reg[0]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_3_3\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_3_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_1\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_2\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_1\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_3\(0) => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6]_2\(0),
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_4\ => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_1\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_5\ => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_6\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_2\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_1\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_1\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_2\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_1\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[2]_i_2_0\ => DPtpgBarSelYuv_601_u_U_n_6,
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[7]_i_3_0\(1 downto 0) => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[7]_i_3\(2 downto 1),
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[7]_i_3_1\(0) => E(0),
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[2]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[2]_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[2]_1\ => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[2]_2\ => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[2]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[2]_3\(0) => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6]\(3),
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1]_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7]_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7]_1\ => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7]\,
      cmp106_fu_386_p2 => cmp106_fu_386_p2,
      \gSerie_V_reg[1]\ => \gSerie_V_reg[1]\,
      outpix_val_V_55_reg_4344_pp0_iter12_reg(0) => outpix_val_V_55_reg_4344_pp0_iter12_reg(0),
      \outpix_val_V_55_reg_4344_pp0_iter12_reg_reg[2]__0\(0) => \outpix_val_V_55_reg_4344_pp0_iter12_reg_reg[6]__0\(0),
      \p_0_1_0_0_0244375_lcssa389_fu_214_reg[2]\(0) => \p_0_1_0_0_0244375_lcssa389_fu_214_reg[6]\(0),
      \q0_reg[3]_0\ => DPtpgBarSelYuv_709_u_U_n_8,
      \q0_reg[3]_1\ => DPtpgBarArray_U_n_23,
      \q0_reg[4]_0\ => DPtpgBarSelYuv_709_u_U_n_6,
      \q0_reg[4]_1\ => DPtpgBarArray_U_n_9,
      \q0_reg[7]_0\ => DPtpgBarArray_U_n_48,
      \q0_reg[7]_1\ => DPtpgBarArray_U_n_44,
      \q1_reg[3]_0\ => DPtpgBarSelYuv_709_u_U_n_7,
      \q1_reg[3]_1\ => DPtpgBarArray_U_n_26,
      \q1_reg[4]_0\ => DPtpgBarSelYuv_709_u_U_n_5,
      \q1_reg[4]_1\ => DPtpgBarArray_U_n_10,
      \q1_reg[7]_0\ => DPtpgBarArray_U_n_46,
      \q1_reg[7]_1\ => DPtpgBarArray_U_n_38,
      tpgBarSelYuv_v_q1(0) => tpgBarSelYuv_v_q1(1)
    );
DPtpgBarSelYuv_709_v_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_v_ROM_AUTO_1R
     port map (
      D(1) => D(2),
      D(0) => D(0),
      E(0) => DPtpgBarSelYuv_709_y_U_n_5,
      Q(3 downto 2) => Q(4 downto 3),
      Q(1 downto 0) => Q(1 downto 0),
      ap_clk => ap_clk,
      ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117(1 downto 0) => ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117(2 downto 1),
      ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6]\(1) => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6]\(6),
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6]\(0) => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6]\(0),
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6]_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6]_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6]_1\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6]_1\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6]_2\(0) => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6]_2\(1),
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_1\ => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_2\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1]_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_3\ => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_1\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_4\ => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_3\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_5\(0) => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_2\(1),
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]\(0) => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]_0\(0),
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]_1\ => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]_1\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_4\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3_1\(0) => E(0),
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3_2\ => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_3\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3_3\(0) => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[7]_i_3\(1),
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]_1\ => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]_1\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]_2\(0) => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]_2\(0),
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[4]_i_2_0\ => DPtpgBarSelYuv_601_v_U_n_5,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3_0\(1 downto 0) => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3\(2 downto 1),
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[1]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[1]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[1]_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[1]_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[1]_1\(0) => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[1]_1\(0),
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[1]_2\ => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[1]_2\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]_1\ => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]_1\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]_2\ => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]_2\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]_3\ => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]_3\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_1\ => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_1\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_2\ => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_2\,
      \bSerie_V_reg[22]\ => \bSerie_V_reg[22]\,
      \bSerie_V_reg[4]__0\ => \bSerie_V_reg[4]__0\,
      cmp106_fu_386_p2 => cmp106_fu_386_p2,
      outpix_val_V_55_reg_4344_pp0_iter12_reg(0) => outpix_val_V_55_reg_4344_pp0_iter12_reg(3),
      \outpix_val_V_55_reg_4344_pp0_iter12_reg_reg[6]__0\(0) => \outpix_val_V_55_reg_4344_pp0_iter12_reg_reg[6]__0\(4),
      \p_0_1_0_0_0244375_lcssa389_fu_214_reg[6]\(0) => \p_0_1_0_0_0244375_lcssa389_fu_214_reg[6]\(2),
      \p_0_2_0_0_0246377_lcssa392_fu_218_reg[6]\(0) => \p_0_2_0_0_0246377_lcssa392_fu_218_reg[6]\(1),
      \q0_reg[1]_0\ => DPtpgBarArray_U_n_25,
      \q0_reg[3]_0\(0) => DPtpgBarSelYuv_709_v_U_n_18,
      \q0_reg[4]_0\(1) => DPtpgBarArray_U_n_59,
      \q0_reg[4]_0\(0) => DPtpgBarArray_U_n_60,
      \q0_reg[6]_0\ => DPtpgBarSelYuv_709_v_U_n_6,
      \q0_reg[6]_1\ => DPtpgBarArray_U_n_47,
      \q0_reg[6]_2\ => DPtpgBarArray_U_n_18,
      \q0_reg[7]_0\ => DPtpgBarArray_U_n_16,
      \q1_reg[1]_0\ => DPtpgBarArray_U_n_24,
      \q1_reg[4]_0\(1) => DPtpgBarSelYuv_709_v_U_n_16,
      \q1_reg[4]_0\(0) => DPtpgBarSelYuv_709_v_U_n_17,
      \q1_reg[4]_1\(1) => DPtpgBarArray_U_n_61,
      \q1_reg[4]_1\(0) => DPtpgBarArray_U_n_62,
      \q1_reg[6]_0\ => DPtpgBarSelYuv_709_v_U_n_5,
      \q1_reg[6]_1\ => DPtpgBarArray_U_n_45,
      \q1_reg[6]_2\ => DPtpgBarArray_U_n_17,
      \q1_reg[7]_0\ => DPtpgBarArray_U_n_13,
      tpgBarSelYuv_v_q0(0) => tpgBarSelYuv_v_q0(0),
      tpgBarSelYuv_v_q1(0) => tpgBarSelYuv_v_q1(1),
      trunc_ln320_reg_4408(0) => trunc_ln320_reg_4408(0),
      \trunc_ln320_reg_4408_reg[6]\ => \trunc_ln320_reg_4408_reg[6]\,
      \trunc_ln320_reg_4408_reg[7]\ => \trunc_ln320_reg_4408_reg[7]\
    );
DPtpgBarSelYuv_709_y_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_y_ROM_AUTO_1R
     port map (
      D(4) => DPtpgBarArray_U_n_33,
      D(3) => DPtpgBarArray_U_n_34,
      D(2) => DPtpgBarArray_U_n_35,
      D(1) => DPtpgBarArray_U_n_36,
      D(0) => DPtpgBarArray_U_n_37,
      E(0) => DPtpgBarSelYuv_709_y_U_n_5,
      Q(4) => DPtpgBarSelYuv_709_y_U_n_12,
      Q(3) => DPtpgBarSelYuv_709_y_U_n_13,
      Q(2) => DPtpgBarSelYuv_709_y_U_n_14,
      Q(1) => DPtpgBarSelYuv_709_y_U_n_15,
      Q(0) => \q1_reg[0]\(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_11\ => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]_1\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_11_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_11_1\ => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_16_0\(0) => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_16\(5),
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[1]_i_3_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_3\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[1]_i_3_1\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_4\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[1]_i_3_2\(0) => E(0),
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[1]_i_3_3\(0) => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_3\(0),
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1]_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1]_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1]_1\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1]_1\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[1]_i_3_0\(0) => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[7]_i_3\(0),
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1]_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1]_1\(1 downto 0) => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6]\(2 downto 1),
      \gSerie_V_reg[22]\ => \gSerie_V_reg[22]\,
      \gSerie_V_reg[23]\ => \gSerie_V_reg[23]\,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[2]_0\ => \q0_reg[2]\,
      \q0_reg[2]_1\ => DPtpgBarArray_U_n_22,
      \q0_reg[6]_0\(4) => DPtpgBarSelYuv_709_y_U_n_17,
      \q0_reg[6]_0\(3) => DPtpgBarSelYuv_709_y_U_n_18,
      \q0_reg[6]_0\(2) => DPtpgBarSelYuv_709_y_U_n_19,
      \q0_reg[6]_0\(1) => DPtpgBarSelYuv_709_y_U_n_20,
      \q0_reg[6]_0\(0) => DPtpgBarSelYuv_709_y_U_n_21,
      \q0_reg[6]_1\(4) => DPtpgBarArray_U_n_39,
      \q0_reg[6]_1\(3) => DPtpgBarArray_U_n_40,
      \q0_reg[6]_1\(2) => DPtpgBarArray_U_n_41,
      \q0_reg[6]_1\(1) => DPtpgBarArray_U_n_42,
      \q0_reg[6]_1\(0) => DPtpgBarArray_U_n_43,
      \q0_reg[7]_0\ => \q0_reg[7]\,
      \q0_reg[7]_1\ => DPtpgBarArray_U_n_56,
      \q1_reg[2]_0\ => \q1_reg[2]\,
      \q1_reg[2]_1\ => DPtpgBarArray_U_n_20,
      \q1_reg[7]_0\ => DPtpgBarArray_U_n_58,
      trunc_ln320_reg_4408(0) => trunc_ln320_reg_4408(0),
      \trunc_ln320_reg_4408_reg[7]\ => \trunc_ln320_reg_4408_reg[7]_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter1_reg_0,
      Q => ap_enable_reg_pp0_iter1,
      R => RSTC
    );
\hBarSel_0_1[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \hBarSel_0_1_reg_n_5_[0]\,
      O => add_ln1730_fu_423_p2(0)
    );
\hBarSel_0_1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hBarSel_0_1_reg_n_5_[0]\,
      I1 => \hBarSel_0_1_reg_n_5_[1]\,
      O => add_ln1730_fu_423_p2(1)
    );
\hBarSel_0_1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => DPtpgBarArray_U_n_50,
      I1 => ap_enable_reg_pp0_iter1_reg_0,
      I2 => \q0_reg[0]\,
      O => hBarSel_0_1
    );
\hBarSel_0_1[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \hBarSel_0_1_reg_n_5_[1]\,
      I1 => \hBarSel_0_1_reg_n_5_[0]\,
      I2 => \hBarSel_0_1_reg_n_5_[2]\,
      O => add_ln1730_fu_423_p2(2)
    );
\hBarSel_0_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => hBarSel_0_1,
      D => add_ln1730_fu_423_p2(0),
      Q => \hBarSel_0_1_reg_n_5_[0]\,
      R => xCount_V_5(5)
    );
\hBarSel_0_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => hBarSel_0_1,
      D => add_ln1730_fu_423_p2(1),
      Q => \hBarSel_0_1_reg_n_5_[1]\,
      R => xCount_V_5(5)
    );
\hBarSel_0_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => hBarSel_0_1,
      D => add_ln1730_fu_423_p2(2),
      Q => \hBarSel_0_1_reg_n_5_[2]\,
      R => xCount_V_5(5)
    );
\hBarSel_1_1[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \hBarSel_1_1_reg_n_5_[0]\,
      O => add_ln1730_1_fu_520_p2(0)
    );
\hBarSel_1_1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hBarSel_1_1_reg_n_5_[0]\,
      I1 => \hBarSel_1_1_reg_n_5_[1]\,
      O => add_ln1730_1_fu_520_p2(1)
    );
\hBarSel_1_1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => DPtpgBarArray_U_n_52,
      I1 => ap_enable_reg_pp0_iter1_reg_0,
      I2 => \q0_reg[0]\,
      O => hBarSel_1_1
    );
\hBarSel_1_1[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \hBarSel_1_1_reg_n_5_[1]\,
      I1 => \hBarSel_1_1_reg_n_5_[0]\,
      I2 => \hBarSel_1_1_reg_n_5_[2]\,
      O => add_ln1730_1_fu_520_p2(2)
    );
\hBarSel_1_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => hBarSel_1_1,
      D => add_ln1730_1_fu_520_p2(0),
      Q => \hBarSel_1_1_reg_n_5_[0]\,
      R => xCount_V_5(5)
    );
\hBarSel_1_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => hBarSel_1_1,
      D => add_ln1730_1_fu_520_p2(1),
      Q => \hBarSel_1_1_reg_n_5_[1]\,
      R => xCount_V_5(5)
    );
\hBarSel_1_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => hBarSel_1_1,
      D => add_ln1730_1_fu_520_p2(2),
      Q => \hBarSel_1_1_reg_n_5_[2]\,
      R => xCount_V_5(5)
    );
\vBarSel_1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA8AAAAAAA4AA"
    )
        port map (
      I0 => vBarSel_1,
      I1 => DPtpgBarArray_U_n_54,
      I2 => \q0_reg[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_0,
      I4 => DPtpgBarArray_U_n_51,
      I5 => DPtpgBarArray_U_n_53,
      O => \vBarSel_1[0]_i_1_n_5\
    );
\vBarSel_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \vBarSel_1[0]_i_1_n_5\,
      Q => vBarSel_1,
      R => '0'
    );
\xCount_V_4[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \xCount_V_4_reg_n_5_[1]\,
      O => p_1_in(1)
    );
\xCount_V_4[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \xCount_V_4_reg_n_5_[1]\,
      I1 => \xCount_V_4_reg_n_5_[2]\,
      O => add_ln886_1_fu_508_p2(2)
    );
\xCount_V_4[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \xCount_V_4_reg_n_5_[2]\,
      I1 => \xCount_V_4_reg_n_5_[1]\,
      I2 => \xCount_V_4_reg_n_5_[3]\,
      O => \xCount_V_4[3]_i_1_n_5\
    );
\xCount_V_4[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \xCount_V_4_reg_n_5_[3]\,
      I1 => \xCount_V_4_reg_n_5_[1]\,
      I2 => \xCount_V_4_reg_n_5_[2]\,
      I3 => \xCount_V_4_reg_n_5_[4]\,
      O => \xCount_V_4[4]_i_1_n_5\
    );
\xCount_V_4[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \xCount_V_4_reg_n_5_[4]\,
      I1 => \xCount_V_4_reg_n_5_[2]\,
      I2 => \xCount_V_4_reg_n_5_[1]\,
      I3 => \xCount_V_4_reg_n_5_[3]\,
      I4 => \xCount_V_4_reg_n_5_[5]\,
      O => \xCount_V_4[5]_i_1_n_5\
    );
\xCount_V_4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_tpgPatternDPColorSquare_fu_1441_ap_ready,
      D => p_1_in(1),
      Q => \xCount_V_4_reg_n_5_[1]\,
      R => xCount_V_5(5)
    );
\xCount_V_4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_tpgPatternDPColorSquare_fu_1441_ap_ready,
      D => add_ln886_1_fu_508_p2(2),
      Q => \xCount_V_4_reg_n_5_[2]\,
      R => xCount_V_5(5)
    );
\xCount_V_4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_tpgPatternDPColorSquare_fu_1441_ap_ready,
      D => \xCount_V_4[3]_i_1_n_5\,
      Q => \xCount_V_4_reg_n_5_[3]\,
      R => xCount_V_5(5)
    );
\xCount_V_4_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_tpgPatternDPColorSquare_fu_1441_ap_ready,
      D => \xCount_V_4[4]_i_1_n_5\,
      Q => \xCount_V_4_reg_n_5_[4]\,
      R => xCount_V_5(5)
    );
\xCount_V_4_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_tpgPatternDPColorSquare_fu_1441_ap_ready,
      D => \xCount_V_4[5]_i_1_n_5\,
      Q => \xCount_V_4_reg_n_5_[5]\,
      R => xCount_V_5(5)
    );
\xCount_V_5[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \xCount_V_5_reg_n_5_[1]\,
      O => \xCount_V_5[1]_i_1_n_5\
    );
\xCount_V_5[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \xCount_V_5_reg_n_5_[1]\,
      I1 => \xCount_V_5_reg_n_5_[2]\,
      O => add_ln886_fu_411_p2(2)
    );
\xCount_V_5[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \xCount_V_5_reg_n_5_[2]\,
      I1 => \xCount_V_5_reg_n_5_[1]\,
      I2 => \xCount_V_5_reg_n_5_[3]\,
      O => \xCount_V_5[3]_i_1_n_5\
    );
\xCount_V_5[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \xCount_V_5_reg_n_5_[3]\,
      I1 => \xCount_V_5_reg_n_5_[1]\,
      I2 => \xCount_V_5_reg_n_5_[2]\,
      I3 => \xCount_V_5_reg_n_5_[4]\,
      O => \xCount_V_5[4]_i_1_n_5\
    );
\xCount_V_5[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => DPtpgBarArray_U_n_51,
      I1 => \q0_reg[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_0,
      O => xCount_V_5(5)
    );
\xCount_V_5[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \xCount_V_5_reg_n_5_[4]\,
      I1 => \xCount_V_5_reg_n_5_[2]\,
      I2 => \xCount_V_5_reg_n_5_[1]\,
      I3 => \xCount_V_5_reg_n_5_[3]\,
      I4 => \xCount_V_5_reg_n_5_[5]\,
      O => \xCount_V_5[5]_i_2_n_5\
    );
\xCount_V_5_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_tpgPatternDPColorSquare_fu_1441_ap_ready,
      D => \xCount_V_5[1]_i_1_n_5\,
      Q => \xCount_V_5_reg_n_5_[1]\,
      R => xCount_V_5(5)
    );
\xCount_V_5_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_tpgPatternDPColorSquare_fu_1441_ap_ready,
      D => add_ln886_fu_411_p2(2),
      Q => \xCount_V_5_reg_n_5_[2]\,
      R => xCount_V_5(5)
    );
\xCount_V_5_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_tpgPatternDPColorSquare_fu_1441_ap_ready,
      D => \xCount_V_5[3]_i_1_n_5\,
      Q => \xCount_V_5_reg_n_5_[3]\,
      R => xCount_V_5(5)
    );
\xCount_V_5_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_tpgPatternDPColorSquare_fu_1441_ap_ready,
      D => \xCount_V_5[4]_i_1_n_5\,
      Q => \xCount_V_5_reg_n_5_[4]\,
      R => xCount_V_5(5)
    );
\xCount_V_5_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_tpgPatternDPColorSquare_fu_1441_ap_ready,
      D => \xCount_V_5[5]_i_2_n_5\,
      Q => \xCount_V_5_reg_n_5_[5]\,
      R => xCount_V_5(5)
    );
\yCount_V_1[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => yCount_V_1_reg(0),
      O => add_ln885_fu_362_p2(0)
    );
\yCount_V_1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => yCount_V_1_reg(0),
      I1 => yCount_V_1_reg(1),
      O => add_ln885_fu_362_p2(1)
    );
\yCount_V_1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => yCount_V_1_reg(1),
      I1 => yCount_V_1_reg(0),
      I2 => yCount_V_1_reg(2),
      O => \yCount_V_1[2]_i_1_n_5\
    );
\yCount_V_1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => yCount_V_1_reg(2),
      I1 => yCount_V_1_reg(0),
      I2 => yCount_V_1_reg(1),
      I3 => yCount_V_1_reg(3),
      O => \yCount_V_1[3]_i_1_n_5\
    );
\yCount_V_1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => yCount_V_1_reg(3),
      I1 => yCount_V_1_reg(1),
      I2 => yCount_V_1_reg(0),
      I3 => yCount_V_1_reg(2),
      I4 => yCount_V_1_reg(4),
      O => \yCount_V_1[4]_i_1_n_5\
    );
\yCount_V_1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000300"
    )
        port map (
      I0 => DPtpgBarArray_U_n_54,
      I1 => DPtpgBarArray_U_n_51,
      I2 => \q0_reg[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_0,
      I4 => DPtpgBarArray_U_n_53,
      O => \yCount_V_1[5]_i_1_n_5\
    );
\yCount_V_1[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => DPtpgBarArray_U_n_53,
      I1 => DPtpgBarArray_U_n_51,
      I2 => \q0_reg[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_0,
      O => yCount_V_1
    );
\yCount_V_1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => yCount_V_1_reg(4),
      I1 => yCount_V_1_reg(2),
      I2 => yCount_V_1_reg(0),
      I3 => yCount_V_1_reg(1),
      I4 => yCount_V_1_reg(3),
      I5 => yCount_V_1_reg(5),
      O => \yCount_V_1[5]_i_3_n_5\
    );
\yCount_V_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => yCount_V_1,
      D => add_ln885_fu_362_p2(0),
      Q => yCount_V_1_reg(0),
      R => \yCount_V_1[5]_i_1_n_5\
    );
\yCount_V_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => yCount_V_1,
      D => add_ln885_fu_362_p2(1),
      Q => yCount_V_1_reg(1),
      R => \yCount_V_1[5]_i_1_n_5\
    );
\yCount_V_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => yCount_V_1,
      D => \yCount_V_1[2]_i_1_n_5\,
      Q => yCount_V_1_reg(2),
      R => \yCount_V_1[5]_i_1_n_5\
    );
\yCount_V_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => yCount_V_1,
      D => \yCount_V_1[3]_i_1_n_5\,
      Q => yCount_V_1_reg(3),
      R => \yCount_V_1[5]_i_1_n_5\
    );
\yCount_V_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => yCount_V_1,
      D => \yCount_V_1[4]_i_1_n_5\,
      Q => yCount_V_1_reg(4),
      R => \yCount_V_1[5]_i_1_n_5\
    );
\yCount_V_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => yCount_V_1,
      D => \yCount_V_1[5]_i_3_n_5\,
      Q => yCount_V_1_reg(5),
      R => \yCount_V_1[5]_i_1_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternTartanColorBars is
  port (
    \q1_reg[6]\ : out STD_LOGIC;
    \q0_reg[6]\ : out STD_LOGIC;
    \icmp_ln1336_1_reg_599_reg[0]_0\ : out STD_LOGIC;
    icmp_ln1336_reg_594 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln1336_1_reg_599_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \yCount_V_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \xCount_V_3_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \p_0_4_0_0_0250381_lcssa398_fu_226_reg[7]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \q1_reg[7]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \p_0_1_0_0_0244375_lcssa389_fu_214_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[4]\ : out STD_LOGIC;
    \tmp_21_reg_4434_reg[0]\ : out STD_LOGIC;
    \q0_reg[6]_0\ : out STD_LOGIC;
    \q0_reg[6]_1\ : out STD_LOGIC;
    \q0_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \outpix_val_V_55_reg_4344_pp0_iter12_reg_reg[5]__0\ : out STD_LOGIC;
    \q1_reg[4]\ : out STD_LOGIC;
    \q1_reg[6]_0\ : out STD_LOGIC;
    \q1_reg[6]_1\ : out STD_LOGIC;
    \q1_reg[6]_2\ : out STD_LOGIC;
    \q1_reg[5]\ : out STD_LOGIC;
    \p_0_0_0_0_0242373_lcssa386_fu_210_reg[0]\ : out STD_LOGIC;
    \p_0_0_0_0_0242373_lcssa386_fu_210_reg[3]\ : out STD_LOGIC;
    \q0_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q1_reg[7]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    RSTC : in STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    grp_tpgPatternTartanColorBars_fu_1413_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    icmp_ln1336_1_fu_263_p2 : in STD_LOGIC;
    icmp_ln1336_fu_251_p2 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \q1_reg[0]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xCount_V_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hBarSel_0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xCount_V_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xCount_V_reg[9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vBarSel_reg[2]_i_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \yCount_V_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \xCount_V_3_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xCount_V_3_reg[9]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xCount_V_reg[9]_i_6_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3]_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]_2\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[6]\ : in STD_LOGIC;
    tpgBarSelYuv_v_q0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_2\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_3\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7]_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[1]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[2]\ : in STD_LOGIC;
    tpgBarSelYuv_v_q1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[3]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0]_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[0]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[0]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[0]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[0]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]\ : in STD_LOGIC;
    outpix_val_V_55_reg_4344_pp0_iter12_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tmp_21_reg_4434 : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[6]_1\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_2\ : in STD_LOGIC;
    tmp_15_reg_4424 : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    outpix_val_V_52_reg_4334_pp0_iter12_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_2\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_2\ : in STD_LOGIC
  );
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternTartanColorBars;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternTartanColorBars is
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal add_ln1348_fu_324_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln885_fu_337_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ap_enable_reg_pp0_iter1_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal data : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal hBarSel_0 : STD_LOGIC;
  signal \hBarSel_0[0]_i_1_n_5\ : STD_LOGIC;
  signal \hBarSel_0[1]_i_1_n_5\ : STD_LOGIC;
  signal \hBarSel_0[2]_i_1_n_5\ : STD_LOGIC;
  signal hBarSel_0_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal hBarSel_1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal hBarSel_1_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^icmp_ln1336_1_reg_599_reg[0]_0\ : STD_LOGIC;
  signal \^icmp_ln1336_reg_594\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal tpgBarSelYuv_y21_U_n_7 : STD_LOGIC;
  signal tpgTartanBarArray_U_n_10 : STD_LOGIC;
  signal tpgTartanBarArray_U_n_11 : STD_LOGIC;
  signal tpgTartanBarArray_U_n_12 : STD_LOGIC;
  signal tpgTartanBarArray_U_n_13 : STD_LOGIC;
  signal tpgTartanBarArray_U_n_14 : STD_LOGIC;
  signal tpgTartanBarArray_U_n_15 : STD_LOGIC;
  signal tpgTartanBarArray_U_n_16 : STD_LOGIC;
  signal tpgTartanBarArray_U_n_17 : STD_LOGIC;
  signal tpgTartanBarArray_U_n_18 : STD_LOGIC;
  signal tpgTartanBarArray_U_n_19 : STD_LOGIC;
  signal tpgTartanBarArray_U_n_20 : STD_LOGIC;
  signal tpgTartanBarArray_U_n_21 : STD_LOGIC;
  signal tpgTartanBarArray_U_n_22 : STD_LOGIC;
  signal tpgTartanBarArray_U_n_23 : STD_LOGIC;
  signal tpgTartanBarArray_U_n_24 : STD_LOGIC;
  signal tpgTartanBarArray_U_n_25 : STD_LOGIC;
  signal tpgTartanBarArray_U_n_26 : STD_LOGIC;
  signal tpgTartanBarArray_U_n_27 : STD_LOGIC;
  signal tpgTartanBarArray_U_n_28 : STD_LOGIC;
  signal tpgTartanBarArray_U_n_29 : STD_LOGIC;
  signal tpgTartanBarArray_U_n_30 : STD_LOGIC;
  signal tpgTartanBarArray_U_n_31 : STD_LOGIC;
  signal tpgTartanBarArray_U_n_32 : STD_LOGIC;
  signal tpgTartanBarArray_U_n_33 : STD_LOGIC;
  signal tpgTartanBarArray_U_n_34 : STD_LOGIC;
  signal tpgTartanBarArray_U_n_5 : STD_LOGIC;
  signal tpgTartanBarArray_U_n_6 : STD_LOGIC;
  signal tpgTartanBarArray_U_n_7 : STD_LOGIC;
  signal tpgTartanBarArray_U_n_8 : STD_LOGIC;
  signal tpgTartanBarArray_U_n_9 : STD_LOGIC;
  signal vBarSel : STD_LOGIC;
  signal \vBarSel[2]_i_1_n_5\ : STD_LOGIC;
  signal \vBarSel_reg_n_5_[0]\ : STD_LOGIC;
  signal \vBarSel_reg_n_5_[1]\ : STD_LOGIC;
  signal \vBarSel_reg_n_5_[2]\ : STD_LOGIC;
  signal \xCount_V[0]_i_1_n_5\ : STD_LOGIC;
  signal \xCount_V[1]_i_1_n_5\ : STD_LOGIC;
  signal \xCount_V[2]_i_1_n_5\ : STD_LOGIC;
  signal \xCount_V[3]_i_1_n_5\ : STD_LOGIC;
  signal \xCount_V[4]_i_1_n_5\ : STD_LOGIC;
  signal \xCount_V[5]_i_1_n_5\ : STD_LOGIC;
  signal \xCount_V[6]_i_1_n_5\ : STD_LOGIC;
  signal \xCount_V[6]_i_2_n_5\ : STD_LOGIC;
  signal \xCount_V[7]_i_1_n_5\ : STD_LOGIC;
  signal \xCount_V[8]_i_1_n_5\ : STD_LOGIC;
  signal \xCount_V[9]_i_18_n_5\ : STD_LOGIC;
  signal \xCount_V[9]_i_3_n_5\ : STD_LOGIC;
  signal \xCount_V[9]_i_4_n_5\ : STD_LOGIC;
  signal \xCount_V_3[6]_i_2_n_5\ : STD_LOGIC;
  signal \xCount_V_3[9]_i_2_n_5\ : STD_LOGIC;
  signal \xCount_V_3[9]_i_5_n_5\ : STD_LOGIC;
  signal \xCount_V_3_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \xCount_V_3_reg[7]_i_2_n_11\ : STD_LOGIC;
  signal \xCount_V_3_reg[7]_i_2_n_12\ : STD_LOGIC;
  signal \xCount_V_3_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \xCount_V_3_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \xCount_V_3_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \xCount_V_3_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \xCount_V_3_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal \^xcount_v_3_reg[9]_0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \xCount_V_3_reg[9]_i_3_n_12\ : STD_LOGIC;
  signal \xCount_V_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \xCount_V_reg[7]_i_2_n_11\ : STD_LOGIC;
  signal \xCount_V_reg[7]_i_2_n_12\ : STD_LOGIC;
  signal \xCount_V_reg[7]_i_2_n_13\ : STD_LOGIC;
  signal \xCount_V_reg[7]_i_2_n_14\ : STD_LOGIC;
  signal \xCount_V_reg[7]_i_2_n_15\ : STD_LOGIC;
  signal \xCount_V_reg[7]_i_2_n_16\ : STD_LOGIC;
  signal \xCount_V_reg[7]_i_2_n_17\ : STD_LOGIC;
  signal \xCount_V_reg[7]_i_2_n_18\ : STD_LOGIC;
  signal \xCount_V_reg[7]_i_2_n_19\ : STD_LOGIC;
  signal \xCount_V_reg[7]_i_2_n_20\ : STD_LOGIC;
  signal \xCount_V_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \xCount_V_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \xCount_V_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \xCount_V_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \xCount_V_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal \xCount_V_reg[9]_i_6_n_12\ : STD_LOGIC;
  signal \xCount_V_reg[9]_i_6_n_19\ : STD_LOGIC;
  signal \xCount_V_reg[9]_i_6_n_20\ : STD_LOGIC;
  signal yCount_V : STD_LOGIC;
  signal \yCount_V[9]_i_1_n_5\ : STD_LOGIC;
  signal \yCount_V[9]_i_4_n_5\ : STD_LOGIC;
  signal \^ycount_v_reg[9]_0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \NLW_xCount_V_3_reg[9]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_xCount_V_3_reg[9]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_xCount_V_reg[9]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_xCount_V_reg[9]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \hBarSel_0[0]_i_1\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \hBarSel_0[1]_i_1\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \hBarSel_0[2]_i_1\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \hBarSel_1[0]_i_1\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \hBarSel_1[1]_i_1\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \hBarSel_1[2]_i_1\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \vBarSel[1]_i_1\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \vBarSel[2]_i_3\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \xCount_V[1]_i_1\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \xCount_V[2]_i_1\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \xCount_V[3]_i_1\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \xCount_V[6]_i_2\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \xCount_V[7]_i_1\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \xCount_V_1[9]_i_1\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \xCount_V_3[1]_i_1\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \xCount_V_3[2]_i_1\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \xCount_V_3[3]_i_1\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \xCount_V_3[6]_i_2\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \xCount_V_3[7]_i_1\ : label is "soft_lutpair450";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \xCount_V_3_reg[7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \xCount_V_3_reg[9]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \xCount_V_reg[7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \xCount_V_reg[9]_i_6\ : label is 35;
  attribute SOFT_HLUTNM of \yCount_V[1]_i_1\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \yCount_V[2]_i_1\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \yCount_V[3]_i_1\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \yCount_V[4]_i_1\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \yCount_V[6]_i_1\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \yCount_V[7]_i_1\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \yCount_V[8]_i_1\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \yCount_V[9]_i_3\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \yCount_V_3[9]_i_1\ : label is "soft_lutpair442";
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
  \icmp_ln1336_1_reg_599_reg[0]_0\ <= \^icmp_ln1336_1_reg_599_reg[0]_0\;
  icmp_ln1336_reg_594 <= \^icmp_ln1336_reg_594\;
  \xCount_V_3_reg[9]_0\(9 downto 0) <= \^xcount_v_3_reg[9]_0\(9 downto 0);
  \yCount_V_reg[9]_0\(9 downto 0) <= \^ycount_v_reg[9]_0\(9 downto 0);
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => grp_tpgPatternTartanColorBars_fu_1413_ap_start_reg,
      Q => ap_enable_reg_pp0_iter1_0,
      R => RSTC
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter1_0,
      Q => ap_enable_reg_pp0_iter2,
      R => RSTC
    );
\hBarSel_0[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => hBarSel_0_reg(0),
      I1 => \hBarSel_0_reg[0]_0\(0),
      O => \hBarSel_0[0]_i_1_n_5\
    );
\hBarSel_0[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => hBarSel_0_reg(0),
      I1 => \hBarSel_0_reg[0]_0\(0),
      I2 => hBarSel_0_reg(1),
      O => \hBarSel_0[1]_i_1_n_5\
    );
\hBarSel_0[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => hBarSel_0_reg(1),
      I1 => \hBarSel_0_reg[0]_0\(0),
      I2 => hBarSel_0_reg(0),
      I3 => hBarSel_0_reg(2),
      O => \hBarSel_0[2]_i_1_n_5\
    );
\hBarSel_0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => tpgTartanBarArray_U_n_30,
      D => \hBarSel_0[0]_i_1_n_5\,
      Q => hBarSel_0_reg(0),
      R => hBarSel_0
    );
\hBarSel_0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => tpgTartanBarArray_U_n_30,
      D => \hBarSel_0[1]_i_1_n_5\,
      Q => hBarSel_0_reg(1),
      R => hBarSel_0
    );
\hBarSel_0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => tpgTartanBarArray_U_n_30,
      D => \hBarSel_0[2]_i_1_n_5\,
      Q => hBarSel_0_reg(2),
      R => hBarSel_0
    );
\hBarSel_1[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => hBarSel_1_reg(0),
      I1 => \xCount_V_reg[0]_0\(0),
      O => hBarSel_1(0)
    );
\hBarSel_1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => hBarSel_1_reg(0),
      I1 => \xCount_V_reg[0]_0\(0),
      I2 => hBarSel_1_reg(1),
      O => hBarSel_1(1)
    );
\hBarSel_1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => hBarSel_1_reg(1),
      I1 => \xCount_V_reg[0]_0\(0),
      I2 => hBarSel_1_reg(0),
      I3 => hBarSel_1_reg(2),
      O => hBarSel_1(2)
    );
\hBarSel_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => tpgTartanBarArray_U_n_30,
      D => hBarSel_1(0),
      Q => hBarSel_1_reg(0),
      R => hBarSel_0
    );
\hBarSel_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => tpgTartanBarArray_U_n_30,
      D => hBarSel_1(1),
      Q => hBarSel_1_reg(1),
      R => hBarSel_0
    );
\hBarSel_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => tpgTartanBarArray_U_n_30,
      D => hBarSel_1(2),
      Q => hBarSel_1_reg(2),
      R => hBarSel_0
    );
\icmp_ln1336_1_reg_599_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln1336_1_fu_263_p2,
      Q => \^icmp_ln1336_1_reg_599_reg[0]_0\,
      R => '0'
    );
\icmp_ln1336_reg_594_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln1336_fu_251_p2,
      Q => \^icmp_ln1336_reg_594\,
      R => '0'
    );
tpgBarSelYuv_u17_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_u16_ROM_AUTO_1R_22
     port map (
      D(1) => tpgTartanBarArray_U_n_6,
      D(0) => tpgTartanBarArray_U_n_7,
      E(0) => E(0),
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[3]_i_2\ => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1]_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0]_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_1\(2 downto 0) => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]\(2 downto 0),
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_2\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_3\(0) => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_1\(0),
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_4\ => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1]_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1]_1\ => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7]\(1 downto 0) => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7]\(1 downto 0),
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7]_0\(1 downto 0) => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7]_0\(1 downto 0),
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7]_1\ => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7]_1\,
      outpix_val_V_52_reg_4334_pp0_iter12_reg(2) => outpix_val_V_52_reg_4334_pp0_iter12_reg(4),
      outpix_val_V_52_reg_4334_pp0_iter12_reg(1) => outpix_val_V_52_reg_4334_pp0_iter12_reg(2),
      outpix_val_V_52_reg_4334_pp0_iter12_reg(0) => outpix_val_V_52_reg_4334_pp0_iter12_reg(0),
      outpix_val_V_55_reg_4344_pp0_iter12_reg(2 downto 0) => outpix_val_V_55_reg_4344_pp0_iter12_reg(3 downto 1),
      \outpix_val_V_55_reg_4344_pp0_iter12_reg_reg[5]__0\ => \outpix_val_V_55_reg_4344_pp0_iter12_reg_reg[5]__0\,
      \p_0_1_0_0_0244375_lcssa389_fu_214_reg[7]\(2 downto 0) => \p_0_1_0_0_0244375_lcssa389_fu_214_reg[7]\(3 downto 1),
      \p_0_4_0_0_0250381_lcssa398_fu_226_reg[7]\(1 downto 0) => \p_0_4_0_0_0250381_lcssa398_fu_226_reg[7]\(2 downto 1),
      \q0_reg[5]_0\(0) => \q0_reg[5]\(0),
      \q1_reg[5]_0\ => \q1_reg[5]\,
      \q1_reg[5]_1\(0) => tpgBarSelYuv_y21_U_n_7,
      \q1_reg[7]_0\(1) => tpgTartanBarArray_U_n_8,
      \q1_reg[7]_0\(0) => tpgTartanBarArray_U_n_9
    );
tpgBarSelYuv_v19_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_v18_ROM_AUTO_1R_23
     port map (
      D(4 downto 0) => D(4 downto 0),
      E(0) => tpgBarSelYuv_y21_U_n_7,
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_1\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_1\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_2\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_2\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0]_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0]_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0]_1\ => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0]_1\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[1]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[1]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[2]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[2]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[3]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[3]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]\(4 downto 0) => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]\(4 downto 0),
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]_1\ => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]_1\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_0\(6 downto 0) => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_0\(6 downto 0),
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]_1\ => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]_1\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[0]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[0]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[0]_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[0]_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[0]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[0]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[0]_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[0]_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3]_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3]_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3]_1\ => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3]_1\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]_0\(1 downto 0) => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]_0\(1 downto 0),
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]_1\ => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]_1\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]_2\ => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]_2\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[6]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[6]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[6]_0\(0) => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[6]_0\(0),
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[6]_1\(6 downto 0) => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[6]_1\(6 downto 0),
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_1\ => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_1\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_2\ => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_2\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_3\ => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_3\,
      \gSerie_V_reg[22]\(0) => \p_0_4_0_0_0250381_lcssa398_fu_226_reg[7]\(0),
      outpix_val_V_52_reg_4334_pp0_iter12_reg(1) => outpix_val_V_52_reg_4334_pp0_iter12_reg(3),
      outpix_val_V_52_reg_4334_pp0_iter12_reg(0) => outpix_val_V_52_reg_4334_pp0_iter12_reg(1),
      outpix_val_V_55_reg_4344_pp0_iter12_reg(0) => outpix_val_V_55_reg_4344_pp0_iter12_reg(0),
      \q0_reg[0]_0\ => tpgTartanBarArray_U_n_12,
      \q0_reg[4]_0\ => \q0_reg[4]\,
      \q0_reg[6]_0\ => \q0_reg[6]\,
      \q0_reg[6]_1\ => \q0_reg[6]_0\,
      \q0_reg[6]_2\ => \q0_reg[6]_1\,
      \q0_reg[6]_3\ => tpgTartanBarArray_U_n_11,
      \q0_reg[7]_0\(1) => tpgTartanBarArray_U_n_31,
      \q0_reg[7]_0\(0) => tpgTartanBarArray_U_n_32,
      \q1_reg[0]_0\(0) => \p_0_1_0_0_0244375_lcssa389_fu_214_reg[7]\(0),
      \q1_reg[0]_1\ => tpgTartanBarArray_U_n_13,
      \q1_reg[4]_0\ => \q1_reg[4]\,
      \q1_reg[6]_0\ => \q1_reg[6]\,
      \q1_reg[6]_1\ => \q1_reg[6]_0\,
      \q1_reg[6]_2\ => \q1_reg[6]_1\,
      \q1_reg[6]_3\ => \q1_reg[6]_2\,
      \q1_reg[6]_4\ => tpgTartanBarArray_U_n_10,
      \q1_reg[7]_0\(5 downto 0) => \q1_reg[7]\(5 downto 0),
      \q1_reg[7]_1\(1) => tpgTartanBarArray_U_n_33,
      \q1_reg[7]_1\(0) => tpgTartanBarArray_U_n_34,
      tmp_15_reg_4424 => tmp_15_reg_4424,
      tmp_21_reg_4434 => tmp_21_reg_4434,
      \tmp_21_reg_4434_reg[0]\ => \tmp_21_reg_4434_reg[0]\,
      tpgBarSelYuv_v_q0(0) => tpgBarSelYuv_v_q0(0),
      tpgBarSelYuv_v_q1(1 downto 0) => tpgBarSelYuv_v_q1(1 downto 0)
    );
tpgBarSelYuv_y21_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_y20_ROM_AUTO_1R_24
     port map (
      D(7) => tpgTartanBarArray_U_n_14,
      D(6) => tpgTartanBarArray_U_n_15,
      D(5) => tpgTartanBarArray_U_n_16,
      D(4) => tpgTartanBarArray_U_n_17,
      D(3) => tpgTartanBarArray_U_n_18,
      D(2) => tpgTartanBarArray_U_n_19,
      D(1) => tpgTartanBarArray_U_n_20,
      D(0) => tpgTartanBarArray_U_n_21,
      E(0) => tpgBarSelYuv_y21_U_n_7,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_1\ => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_1\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_2\ => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_2\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]\(1 downto 0) => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]\(1 downto 0),
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_1\ => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_1\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_2\ => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_2\,
      \p_0_0_0_0_0242373_lcssa386_fu_210_reg[0]\ => \p_0_0_0_0_0242373_lcssa386_fu_210_reg[0]\,
      \p_0_0_0_0_0242373_lcssa386_fu_210_reg[3]\ => \p_0_0_0_0_0242373_lcssa386_fu_210_reg[3]\,
      \q0_reg[7]_0\(7 downto 0) => \q0_reg[7]\(7 downto 0),
      \q1_reg[0]_0\ => \q1_reg[0]\,
      \q1_reg[7]_0\(5 downto 0) => \q1_reg[7]_0\(5 downto 0),
      \q1_reg[7]_1\(7) => tpgTartanBarArray_U_n_22,
      \q1_reg[7]_1\(6) => tpgTartanBarArray_U_n_23,
      \q1_reg[7]_1\(5) => tpgTartanBarArray_U_n_24,
      \q1_reg[7]_1\(4) => tpgTartanBarArray_U_n_25,
      \q1_reg[7]_1\(3) => tpgTartanBarArray_U_n_26,
      \q1_reg[7]_1\(2) => tpgTartanBarArray_U_n_27,
      \q1_reg[7]_1\(1) => tpgTartanBarArray_U_n_28,
      \q1_reg[7]_1\(0) => tpgTartanBarArray_U_n_29
    );
tpgTartanBarArray_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternTartanColorBars_tpgTartanBarArray_ROM_AUTO_1R
     port map (
      CO(0) => tpgTartanBarArray_U_n_5,
      D(1) => tpgTartanBarArray_U_n_6,
      D(0) => tpgTartanBarArray_U_n_7,
      E(0) => tpgTartanBarArray_U_n_30,
      Q(2) => \vBarSel_reg_n_5_[2]\,
      Q(1) => \vBarSel_reg_n_5_[1]\,
      Q(0) => \vBarSel_reg_n_5_[0]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_0 => ap_enable_reg_pp0_iter1_0,
      \q0_reg[0]_0\ => tpgTartanBarArray_U_n_12,
      \q0_reg[1]_0\(1) => tpgTartanBarArray_U_n_31,
      \q0_reg[1]_0\(0) => tpgTartanBarArray_U_n_32,
      \q0_reg[2]_0\ => tpgTartanBarArray_U_n_11,
      \q0_reg[2]_1\(7) => tpgTartanBarArray_U_n_14,
      \q0_reg[2]_1\(6) => tpgTartanBarArray_U_n_15,
      \q0_reg[2]_1\(5) => tpgTartanBarArray_U_n_16,
      \q0_reg[2]_1\(4) => tpgTartanBarArray_U_n_17,
      \q0_reg[2]_1\(3) => tpgTartanBarArray_U_n_18,
      \q0_reg[2]_1\(2) => tpgTartanBarArray_U_n_19,
      \q0_reg[2]_1\(1) => tpgTartanBarArray_U_n_20,
      \q0_reg[2]_1\(0) => tpgTartanBarArray_U_n_21,
      \q0_reg[2]_2\ => \^icmp_ln1336_reg_594\,
      \q0_reg[2]_3\(2 downto 0) => hBarSel_1_reg(2 downto 0),
      \q0_reg[2]_4\(0) => \xCount_V_reg[0]_0\(0),
      \q1_reg[0]_0\ => tpgTartanBarArray_U_n_13,
      \q1_reg[0]_1\ => \q1_reg[0]\,
      \q1_reg[1]_0\(1) => tpgTartanBarArray_U_n_33,
      \q1_reg[1]_0\(0) => tpgTartanBarArray_U_n_34,
      \q1_reg[2]_0\(1) => tpgTartanBarArray_U_n_8,
      \q1_reg[2]_0\(0) => tpgTartanBarArray_U_n_9,
      \q1_reg[2]_1\ => tpgTartanBarArray_U_n_10,
      \q1_reg[2]_2\(7) => tpgTartanBarArray_U_n_22,
      \q1_reg[2]_2\(6) => tpgTartanBarArray_U_n_23,
      \q1_reg[2]_2\(5) => tpgTartanBarArray_U_n_24,
      \q1_reg[2]_2\(4) => tpgTartanBarArray_U_n_25,
      \q1_reg[2]_2\(3) => tpgTartanBarArray_U_n_26,
      \q1_reg[2]_2\(2) => tpgTartanBarArray_U_n_27,
      \q1_reg[2]_2\(1) => tpgTartanBarArray_U_n_28,
      \q1_reg[2]_2\(0) => tpgTartanBarArray_U_n_29,
      \q1_reg[2]_3\ => \^icmp_ln1336_1_reg_599_reg[0]_0\,
      \q1_reg[2]_4\(2 downto 0) => hBarSel_0_reg(2 downto 0),
      \q1_reg[2]_5\(0) => \hBarSel_0_reg[0]_0\(0),
      \vBarSel_reg[2]_i_4_0\(7 downto 0) => \vBarSel_reg[2]_i_4\(7 downto 0),
      \yCount_V_reg[0]\(9 downto 0) => \^ycount_v_reg[9]_0\(9 downto 0),
      \yCount_V_reg[0]_0\(2 downto 0) => \yCount_V_reg[0]_0\(2 downto 0)
    );
\vBarSel[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vBarSel_reg_n_5_[0]\,
      O => add_ln1348_fu_324_p2(0)
    );
\vBarSel[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vBarSel_reg_n_5_[0]\,
      I1 => \vBarSel_reg_n_5_[1]\,
      O => add_ln1348_fu_324_p2(1)
    );
\vBarSel[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \q1_reg[0]\,
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => \^icmp_ln1336_1_reg_599_reg[0]_0\,
      O => \vBarSel[2]_i_1_n_5\
    );
\vBarSel[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \^icmp_ln1336_1_reg_599_reg[0]_0\,
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => \q1_reg[0]\,
      I3 => \^icmp_ln1336_reg_594\,
      I4 => tpgTartanBarArray_U_n_5,
      O => vBarSel
    );
\vBarSel[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \vBarSel_reg_n_5_[1]\,
      I1 => \vBarSel_reg_n_5_[0]\,
      I2 => \vBarSel_reg_n_5_[2]\,
      O => add_ln1348_fu_324_p2(2)
    );
\vBarSel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => vBarSel,
      D => add_ln1348_fu_324_p2(0),
      Q => \vBarSel_reg_n_5_[0]\,
      R => \vBarSel[2]_i_1_n_5\
    );
\vBarSel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => vBarSel,
      D => add_ln1348_fu_324_p2(1),
      Q => \vBarSel_reg_n_5_[1]\,
      R => \vBarSel[2]_i_1_n_5\
    );
\vBarSel_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => vBarSel,
      D => add_ln1348_fu_324_p2(2),
      Q => \vBarSel_reg_n_5_[2]\,
      R => \vBarSel[2]_i_1_n_5\
    );
\xCount_V[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \xCount_V_reg[0]_0\(0),
      I2 => \xCount_V_reg[7]_i_2_n_20\,
      O => \xCount_V[0]_i_1_n_5\
    );
\xCount_V[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \^q\(1),
      I1 => \xCount_V_reg[0]_0\(0),
      I2 => \xCount_V_reg[7]_i_2_n_19\,
      O => \xCount_V[1]_i_1_n_5\
    );
\xCount_V[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \xCount_V_reg[0]_0\(0),
      I3 => \xCount_V_reg[7]_i_2_n_18\,
      O => \xCount_V[2]_i_1_n_5\
    );
\xCount_V[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AFF6A00"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \xCount_V_reg[0]_0\(0),
      I4 => \xCount_V_reg[7]_i_2_n_17\,
      O => \xCount_V[3]_i_1_n_5\
    );
\xCount_V[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAFFFF6AAA0000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \xCount_V_reg[0]_0\(0),
      I5 => \xCount_V_reg[7]_i_2_n_16\,
      O => \xCount_V[4]_i_1_n_5\
    );
\xCount_V[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6FFA600"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \xCount_V[6]_i_2_n_5\,
      I3 => \xCount_V_reg[0]_0\(0),
      I4 => \xCount_V_reg[7]_i_2_n_15\,
      O => \xCount_V[5]_i_1_n_5\
    );
\xCount_V[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAFFFF9AAA0000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \xCount_V[6]_i_2_n_5\,
      I2 => \^q\(4),
      I3 => \^q\(5),
      I4 => \xCount_V_reg[0]_0\(0),
      I5 => \xCount_V_reg[7]_i_2_n_14\,
      O => \xCount_V[6]_i_1_n_5\
    );
\xCount_V[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      O => \xCount_V[6]_i_2_n_5\
    );
\xCount_V[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => \^q\(7),
      I1 => \xCount_V[9]_i_4_n_5\,
      I2 => \xCount_V_reg[0]_0\(0),
      I3 => \xCount_V_reg[7]_i_2_n_13\,
      O => \xCount_V[7]_i_1_n_5\
    );
\xCount_V[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6FFA600"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(7),
      I2 => \xCount_V[9]_i_4_n_5\,
      I3 => \xCount_V_reg[0]_0\(0),
      I4 => \xCount_V_reg[9]_i_6_n_20\,
      O => \xCount_V[8]_i_1_n_5\
    );
\xCount_V[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \q1_reg[0]\,
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => \^icmp_ln1336_reg_594\,
      O => hBarSel_0
    );
\xCount_V[9]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(8),
      I1 => \xCount_V_reg[9]_i_6_0\,
      O => \xCount_V[9]_i_18_n_5\
    );
\xCount_V[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AAFFFFA6AA0000"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(8),
      I2 => \xCount_V[9]_i_4_n_5\,
      I3 => \^q\(7),
      I4 => \xCount_V_reg[0]_0\(0),
      I5 => \xCount_V_reg[9]_i_6_n_19\,
      O => \xCount_V[9]_i_3_n_5\
    );
\xCount_V[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(4),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \xCount_V[9]_i_4_n_5\
    );
\xCount_V_1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^icmp_ln1336_reg_594\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \q1_reg[0]\,
      O => SR(0)
    );
\xCount_V_3[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^xcount_v_3_reg[9]_0\(0),
      I1 => \hBarSel_0_reg[0]_0\(0),
      I2 => data(0),
      O => p_0_in(0)
    );
\xCount_V_3[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \^xcount_v_3_reg[9]_0\(1),
      I1 => \hBarSel_0_reg[0]_0\(0),
      I2 => data(1),
      O => p_0_in(1)
    );
\xCount_V_3[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \^xcount_v_3_reg[9]_0\(2),
      I1 => \^xcount_v_3_reg[9]_0\(1),
      I2 => \hBarSel_0_reg[0]_0\(0),
      I3 => data(2),
      O => p_0_in(2)
    );
\xCount_V_3[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AFF6A00"
    )
        port map (
      I0 => \^xcount_v_3_reg[9]_0\(3),
      I1 => \^xcount_v_3_reg[9]_0\(2),
      I2 => \^xcount_v_3_reg[9]_0\(1),
      I3 => \hBarSel_0_reg[0]_0\(0),
      I4 => data(3),
      O => p_0_in(3)
    );
\xCount_V_3[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAFFFF6AAA0000"
    )
        port map (
      I0 => \^xcount_v_3_reg[9]_0\(4),
      I1 => \^xcount_v_3_reg[9]_0\(1),
      I2 => \^xcount_v_3_reg[9]_0\(2),
      I3 => \^xcount_v_3_reg[9]_0\(3),
      I4 => \hBarSel_0_reg[0]_0\(0),
      I5 => data(4),
      O => p_0_in(4)
    );
\xCount_V_3[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6FFA600"
    )
        port map (
      I0 => \^xcount_v_3_reg[9]_0\(5),
      I1 => \^xcount_v_3_reg[9]_0\(4),
      I2 => \xCount_V_3[6]_i_2_n_5\,
      I3 => \hBarSel_0_reg[0]_0\(0),
      I4 => data(5),
      O => p_0_in(5)
    );
\xCount_V_3[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAFFFF9AAA0000"
    )
        port map (
      I0 => \^xcount_v_3_reg[9]_0\(6),
      I1 => \xCount_V_3[6]_i_2_n_5\,
      I2 => \^xcount_v_3_reg[9]_0\(4),
      I3 => \^xcount_v_3_reg[9]_0\(5),
      I4 => \hBarSel_0_reg[0]_0\(0),
      I5 => data(6),
      O => p_0_in(6)
    );
\xCount_V_3[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^xcount_v_3_reg[9]_0\(3),
      I1 => \^xcount_v_3_reg[9]_0\(2),
      I2 => \^xcount_v_3_reg[9]_0\(1),
      O => \xCount_V_3[6]_i_2_n_5\
    );
\xCount_V_3[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => \^xcount_v_3_reg[9]_0\(7),
      I1 => \xCount_V_3[9]_i_2_n_5\,
      I2 => \hBarSel_0_reg[0]_0\(0),
      I3 => data(7),
      O => p_0_in(7)
    );
\xCount_V_3[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6FFA600"
    )
        port map (
      I0 => \^xcount_v_3_reg[9]_0\(8),
      I1 => \^xcount_v_3_reg[9]_0\(7),
      I2 => \xCount_V_3[9]_i_2_n_5\,
      I3 => \hBarSel_0_reg[0]_0\(0),
      I4 => data(8),
      O => p_0_in(8)
    );
\xCount_V_3[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AAFFFFA6AA0000"
    )
        port map (
      I0 => \^xcount_v_3_reg[9]_0\(9),
      I1 => \^xcount_v_3_reg[9]_0\(8),
      I2 => \xCount_V_3[9]_i_2_n_5\,
      I3 => \^xcount_v_3_reg[9]_0\(7),
      I4 => \hBarSel_0_reg[0]_0\(0),
      I5 => data(9),
      O => p_0_in(9)
    );
\xCount_V_3[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^xcount_v_3_reg[9]_0\(3),
      I1 => \^xcount_v_3_reg[9]_0\(2),
      I2 => \^xcount_v_3_reg[9]_0\(1),
      I3 => \^xcount_v_3_reg[9]_0\(4),
      I4 => \^xcount_v_3_reg[9]_0\(5),
      I5 => \^xcount_v_3_reg[9]_0\(6),
      O => \xCount_V_3[9]_i_2_n_5\
    );
\xCount_V_3[9]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^xcount_v_3_reg[9]_0\(8),
      I1 => \xCount_V_reg[9]_i_6_0\,
      O => \xCount_V_3[9]_i_5_n_5\
    );
\xCount_V_3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => tpgTartanBarArray_U_n_30,
      D => p_0_in(0),
      Q => \^xcount_v_3_reg[9]_0\(0),
      R => hBarSel_0
    );
\xCount_V_3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => tpgTartanBarArray_U_n_30,
      D => p_0_in(1),
      Q => \^xcount_v_3_reg[9]_0\(1),
      R => hBarSel_0
    );
\xCount_V_3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => tpgTartanBarArray_U_n_30,
      D => p_0_in(2),
      Q => \^xcount_v_3_reg[9]_0\(2),
      R => hBarSel_0
    );
\xCount_V_3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => tpgTartanBarArray_U_n_30,
      D => p_0_in(3),
      Q => \^xcount_v_3_reg[9]_0\(3),
      R => hBarSel_0
    );
\xCount_V_3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => tpgTartanBarArray_U_n_30,
      D => p_0_in(4),
      Q => \^xcount_v_3_reg[9]_0\(4),
      R => hBarSel_0
    );
\xCount_V_3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => tpgTartanBarArray_U_n_30,
      D => p_0_in(5),
      Q => \^xcount_v_3_reg[9]_0\(5),
      R => hBarSel_0
    );
\xCount_V_3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => tpgTartanBarArray_U_n_30,
      D => p_0_in(6),
      Q => \^xcount_v_3_reg[9]_0\(6),
      R => hBarSel_0
    );
\xCount_V_3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => tpgTartanBarArray_U_n_30,
      D => p_0_in(7),
      Q => \^xcount_v_3_reg[9]_0\(7),
      R => hBarSel_0
    );
\xCount_V_3_reg[7]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \xCount_V_3_reg[7]_i_2_n_5\,
      CO(6) => \xCount_V_3_reg[7]_i_2_n_6\,
      CO(5) => \xCount_V_3_reg[7]_i_2_n_7\,
      CO(4) => \xCount_V_3_reg[7]_i_2_n_8\,
      CO(3) => \xCount_V_3_reg[7]_i_2_n_9\,
      CO(2) => \xCount_V_3_reg[7]_i_2_n_10\,
      CO(1) => \xCount_V_3_reg[7]_i_2_n_11\,
      CO(0) => \xCount_V_3_reg[7]_i_2_n_12\,
      DI(7 downto 0) => \^xcount_v_3_reg[9]_0\(7 downto 0),
      O(7 downto 0) => data(7 downto 0),
      S(7 downto 0) => \xCount_V_3_reg[7]_0\(7 downto 0)
    );
\xCount_V_3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => tpgTartanBarArray_U_n_30,
      D => p_0_in(8),
      Q => \^xcount_v_3_reg[9]_0\(8),
      R => hBarSel_0
    );
\xCount_V_3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => tpgTartanBarArray_U_n_30,
      D => p_0_in(9),
      Q => \^xcount_v_3_reg[9]_0\(9),
      R => hBarSel_0
    );
\xCount_V_3_reg[9]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \xCount_V_3_reg[7]_i_2_n_5\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_xCount_V_3_reg[9]_i_3_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \xCount_V_3_reg[9]_i_3_n_12\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \^xcount_v_3_reg[9]_0\(8),
      O(7 downto 2) => \NLW_xCount_V_3_reg[9]_i_3_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => data(9 downto 8),
      S(7 downto 2) => B"000000",
      S(1) => \xCount_V_3_reg[9]_1\(0),
      S(0) => \xCount_V_3[9]_i_5_n_5\
    );
\xCount_V_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => tpgTartanBarArray_U_n_30,
      D => \xCount_V[0]_i_1_n_5\,
      Q => \^q\(0),
      S => hBarSel_0
    );
\xCount_V_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => tpgTartanBarArray_U_n_30,
      D => \xCount_V[1]_i_1_n_5\,
      Q => \^q\(1),
      R => hBarSel_0
    );
\xCount_V_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => tpgTartanBarArray_U_n_30,
      D => \xCount_V[2]_i_1_n_5\,
      Q => \^q\(2),
      R => hBarSel_0
    );
\xCount_V_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => tpgTartanBarArray_U_n_30,
      D => \xCount_V[3]_i_1_n_5\,
      Q => \^q\(3),
      R => hBarSel_0
    );
\xCount_V_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => tpgTartanBarArray_U_n_30,
      D => \xCount_V[4]_i_1_n_5\,
      Q => \^q\(4),
      R => hBarSel_0
    );
\xCount_V_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => tpgTartanBarArray_U_n_30,
      D => \xCount_V[5]_i_1_n_5\,
      Q => \^q\(5),
      R => hBarSel_0
    );
\xCount_V_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => tpgTartanBarArray_U_n_30,
      D => \xCount_V[6]_i_1_n_5\,
      Q => \^q\(6),
      R => hBarSel_0
    );
\xCount_V_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => tpgTartanBarArray_U_n_30,
      D => \xCount_V[7]_i_1_n_5\,
      Q => \^q\(7),
      R => hBarSel_0
    );
\xCount_V_reg[7]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \xCount_V_reg[7]_i_2_n_5\,
      CO(6) => \xCount_V_reg[7]_i_2_n_6\,
      CO(5) => \xCount_V_reg[7]_i_2_n_7\,
      CO(4) => \xCount_V_reg[7]_i_2_n_8\,
      CO(3) => \xCount_V_reg[7]_i_2_n_9\,
      CO(2) => \xCount_V_reg[7]_i_2_n_10\,
      CO(1) => \xCount_V_reg[7]_i_2_n_11\,
      CO(0) => \xCount_V_reg[7]_i_2_n_12\,
      DI(7 downto 0) => \^q\(7 downto 0),
      O(7) => \xCount_V_reg[7]_i_2_n_13\,
      O(6) => \xCount_V_reg[7]_i_2_n_14\,
      O(5) => \xCount_V_reg[7]_i_2_n_15\,
      O(4) => \xCount_V_reg[7]_i_2_n_16\,
      O(3) => \xCount_V_reg[7]_i_2_n_17\,
      O(2) => \xCount_V_reg[7]_i_2_n_18\,
      O(1) => \xCount_V_reg[7]_i_2_n_19\,
      O(0) => \xCount_V_reg[7]_i_2_n_20\,
      S(7 downto 0) => \xCount_V_reg[7]_0\(7 downto 0)
    );
\xCount_V_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => tpgTartanBarArray_U_n_30,
      D => \xCount_V[8]_i_1_n_5\,
      Q => \^q\(8),
      R => hBarSel_0
    );
\xCount_V_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => tpgTartanBarArray_U_n_30,
      D => \xCount_V[9]_i_3_n_5\,
      Q => \^q\(9),
      R => hBarSel_0
    );
\xCount_V_reg[9]_i_6\: unisim.vcomponents.CARRY8
     port map (
      CI => \xCount_V_reg[7]_i_2_n_5\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_xCount_V_reg[9]_i_6_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \xCount_V_reg[9]_i_6_n_12\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \^q\(8),
      O(7 downto 2) => \NLW_xCount_V_reg[9]_i_6_O_UNCONNECTED\(7 downto 2),
      O(1) => \xCount_V_reg[9]_i_6_n_19\,
      O(0) => \xCount_V_reg[9]_i_6_n_20\,
      S(7 downto 2) => B"000000",
      S(1) => \xCount_V_reg[9]_0\(0),
      S(0) => \xCount_V[9]_i_18_n_5\
    );
\yCount_V[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ycount_v_reg[9]_0\(0),
      O => add_ln885_fu_337_p2(0)
    );
\yCount_V[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ycount_v_reg[9]_0\(0),
      I1 => \^ycount_v_reg[9]_0\(1),
      O => add_ln885_fu_337_p2(1)
    );
\yCount_V[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^ycount_v_reg[9]_0\(1),
      I1 => \^ycount_v_reg[9]_0\(0),
      I2 => \^ycount_v_reg[9]_0\(2),
      O => add_ln885_fu_337_p2(2)
    );
\yCount_V[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^ycount_v_reg[9]_0\(2),
      I1 => \^ycount_v_reg[9]_0\(0),
      I2 => \^ycount_v_reg[9]_0\(1),
      I3 => \^ycount_v_reg[9]_0\(3),
      O => add_ln885_fu_337_p2(3)
    );
\yCount_V[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^ycount_v_reg[9]_0\(3),
      I1 => \^ycount_v_reg[9]_0\(1),
      I2 => \^ycount_v_reg[9]_0\(0),
      I3 => \^ycount_v_reg[9]_0\(2),
      I4 => \^ycount_v_reg[9]_0\(4),
      O => add_ln885_fu_337_p2(4)
    );
\yCount_V[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^ycount_v_reg[9]_0\(4),
      I1 => \^ycount_v_reg[9]_0\(2),
      I2 => \^ycount_v_reg[9]_0\(0),
      I3 => \^ycount_v_reg[9]_0\(1),
      I4 => \^ycount_v_reg[9]_0\(3),
      I5 => \^ycount_v_reg[9]_0\(5),
      O => add_ln885_fu_337_p2(5)
    );
\yCount_V[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \yCount_V[9]_i_4_n_5\,
      I1 => \^ycount_v_reg[9]_0\(6),
      O => add_ln885_fu_337_p2(6)
    );
\yCount_V[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \^ycount_v_reg[9]_0\(6),
      I1 => \yCount_V[9]_i_4_n_5\,
      I2 => \^ycount_v_reg[9]_0\(7),
      O => add_ln885_fu_337_p2(7)
    );
\yCount_V[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => \^ycount_v_reg[9]_0\(7),
      I1 => \yCount_V[9]_i_4_n_5\,
      I2 => \^ycount_v_reg[9]_0\(6),
      I3 => \^ycount_v_reg[9]_0\(8),
      O => add_ln885_fu_337_p2(8)
    );
\yCount_V[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F80000"
    )
        port map (
      I0 => tpgTartanBarArray_U_n_5,
      I1 => \^icmp_ln1336_reg_594\,
      I2 => \^icmp_ln1336_1_reg_599_reg[0]_0\,
      I3 => \q1_reg[0]\,
      I4 => ap_enable_reg_pp0_iter1_0,
      O => \yCount_V[9]_i_1_n_5\
    );
\yCount_V[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => tpgTartanBarArray_U_n_5,
      I1 => \^icmp_ln1336_reg_594\,
      I2 => \q1_reg[0]\,
      I3 => ap_enable_reg_pp0_iter1_0,
      O => yCount_V
    );
\yCount_V[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => \^ycount_v_reg[9]_0\(8),
      I1 => \^ycount_v_reg[9]_0\(6),
      I2 => \yCount_V[9]_i_4_n_5\,
      I3 => \^ycount_v_reg[9]_0\(7),
      I4 => \^ycount_v_reg[9]_0\(9),
      O => add_ln885_fu_337_p2(9)
    );
\yCount_V[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^ycount_v_reg[9]_0\(4),
      I1 => \^ycount_v_reg[9]_0\(2),
      I2 => \^ycount_v_reg[9]_0\(0),
      I3 => \^ycount_v_reg[9]_0\(1),
      I4 => \^ycount_v_reg[9]_0\(3),
      I5 => \^ycount_v_reg[9]_0\(5),
      O => \yCount_V[9]_i_4_n_5\
    );
\yCount_V_3[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00EA0000"
    )
        port map (
      I0 => \^icmp_ln1336_1_reg_599_reg[0]_0\,
      I1 => \^icmp_ln1336_reg_594\,
      I2 => CO(0),
      I3 => \q1_reg[0]\,
      I4 => ap_enable_reg_pp0_iter1,
      O => \icmp_ln1336_1_reg_599_reg[0]_1\(0)
    );
\yCount_V_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => yCount_V,
      D => add_ln885_fu_337_p2(0),
      Q => \^ycount_v_reg[9]_0\(0),
      R => \yCount_V[9]_i_1_n_5\
    );
\yCount_V_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => yCount_V,
      D => add_ln885_fu_337_p2(1),
      Q => \^ycount_v_reg[9]_0\(1),
      R => \yCount_V[9]_i_1_n_5\
    );
\yCount_V_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => yCount_V,
      D => add_ln885_fu_337_p2(2),
      Q => \^ycount_v_reg[9]_0\(2),
      R => \yCount_V[9]_i_1_n_5\
    );
\yCount_V_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => yCount_V,
      D => add_ln885_fu_337_p2(3),
      Q => \^ycount_v_reg[9]_0\(3),
      R => \yCount_V[9]_i_1_n_5\
    );
\yCount_V_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => yCount_V,
      D => add_ln885_fu_337_p2(4),
      Q => \^ycount_v_reg[9]_0\(4),
      R => \yCount_V[9]_i_1_n_5\
    );
\yCount_V_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => yCount_V,
      D => add_ln885_fu_337_p2(5),
      Q => \^ycount_v_reg[9]_0\(5),
      R => \yCount_V[9]_i_1_n_5\
    );
\yCount_V_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => yCount_V,
      D => add_ln885_fu_337_p2(6),
      Q => \^ycount_v_reg[9]_0\(6),
      R => \yCount_V[9]_i_1_n_5\
    );
\yCount_V_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => yCount_V,
      D => add_ln885_fu_337_p2(7),
      Q => \^ycount_v_reg[9]_0\(7),
      R => \yCount_V[9]_i_1_n_5\
    );
\yCount_V_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => yCount_V,
      D => add_ln885_fu_337_p2(8),
      Q => \^ycount_v_reg[9]_0\(8),
      R => \yCount_V[9]_i_1_n_5\
    );
\yCount_V_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => yCount_V,
      D => add_ln885_fu_337_p2(9),
      Q => \^ycount_v_reg[9]_0\(9),
      R => \yCount_V[9]_i_1_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_AXIvideo2MultiPixStream is
  port (
    ap_done_cache : out STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_axi_last_V_out : out STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg_reg_0 : out STD_LOGIC;
    axi_last_V_2_reg_138 : out STD_LOGIC;
    internal_empty_n_reg : out STD_LOGIC;
    shiftReg_ce : out STD_LOGIC;
    internal_empty_n4_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg_0 : out STD_LOGIC;
    \axi_data_V_5_fu_106_reg[47]_0\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    \axi_data_V_fu_108_reg[47]\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[8]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC;
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_ready_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_v_tpgHlsDataFlow_fu_331_ap_ready : out STD_LOGIC;
    grp_v_tpgHlsDataFlow_fu_331_ap_start_reg_reg : out STD_LOGIC;
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_ready_reg_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_0\ : out STD_LOGIC;
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_ready_reg_1 : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_sync_AXIvideo2MultiPixStream_U0_ap_ready : out STD_LOGIC;
    \axi_0_2_lcssa_reg_148_reg[47]_0\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    \axi_last_V_fu_112_reg[0]\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    RSTC : in STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    \axi_last_V_fu_46_reg[0]\ : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg_reg_1 : in STD_LOGIC;
    p_0_0_0_0_0242373_lcssa386_fu_2100 : in STD_LOGIC;
    srcYUV_empty_n : in STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : in STD_LOGIC;
    ap_done_reg1 : in STD_LOGIC;
    s_axis_video_TVALID_int_regslice : in STD_LOGIC;
    srcYUV_full_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready : in STD_LOGIC;
    grp_v_tpgHlsDataFlow_fu_331_ap_start_reg : in STD_LOGIC;
    s_axis_video_TLAST_int_regslice : in STD_LOGIC;
    \ap_CS_fsm_reg[5]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[5]_2\ : in STD_LOGIC;
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_done : in STD_LOGIC;
    grp_v_tpgHlsDataFlow_fu_331_ap_done : in STD_LOGIC;
    \ap_CS_fsm_reg[5]_3\ : in STD_LOGIC;
    \p_0_3_0_0_0248379_lcssa395_fu_222_reg[0]\ : in STD_LOGIC;
    \p_0_3_0_0_0248379_lcssa395_fu_222_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_reg : in STD_LOGIC;
    ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_reg_0 : in STD_LOGIC;
    \div_cast_reg_412_reg[10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \axi_data_V_5_fu_106_reg[47]_1\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \axi_data_V_fu_108_reg[47]_0\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \trunc_ln782_reg_382_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_AXIvideo2MultiPixStream;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_AXIvideo2MultiPixStream is
  signal \B_V_data_1_state[1]_i_4_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_3_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_4_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_5_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_6_n_5\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm_reg_n_5_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ap_NS_fsm13_out : STD_LOGIC;
  signal \axi_0_2_lcssa_reg_148[47]_i_1_n_5\ : STD_LOGIC;
  signal axi_4_2_lcssa_reg_158 : STD_LOGIC;
  signal \^axi_data_v_5_fu_106_reg[47]_0\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \^axi_last_v_2_reg_138\ : STD_LOGIC;
  signal axi_last_V_4_loc_fu_86 : STD_LOGIC;
  signal \cmp8460_reg_421[0]_i_1_n_5\ : STD_LOGIC;
  signal \cmp8460_reg_421[0]_i_2_n_5\ : STD_LOGIC;
  signal \cmp8460_reg_421[0]_i_3_n_5\ : STD_LOGIC;
  signal \cmp8460_reg_421[0]_i_4_n_5\ : STD_LOGIC;
  signal \cmp8460_reg_421_reg_n_5_[0]\ : STD_LOGIC;
  signal div_cast_reg_412 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal eol_0_lcssa_reg_169 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_ap_start_reg : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_10 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_11 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_s_axis_video_TREADY : STD_LOGIC;
  signal \^grp_axivideo2multipixstream_pipeline_loop_wait_for_start_fu_181_ap_start_reg_reg_0\ : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_axi_data_V_out_ap_vld : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_n_9 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg0 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_10 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_107 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_11 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_111 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_12 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_13 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_14 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_15 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_16 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_17 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_18 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_19 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_20 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_21 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_22 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_23 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_24 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_25 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_26 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_27 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_28 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_29 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_30 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_31 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_32 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_33 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_34 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_35 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_36 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_37 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_38 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_39 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_40 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_41 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_42 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_43 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_44 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_45 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_46 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_47 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_48 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_49 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_50 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_51 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_52 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_53 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_54 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_55 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_56 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_57 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_58 : STD_LOGIC;
  signal \^grp_v_tpghlsdataflow_fu_331_ap_ready\ : STD_LOGIC;
  signal i_4_fu_330_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \i_4_fu_330_p2_carry__0_n_11\ : STD_LOGIC;
  signal \i_4_fu_330_p2_carry__0_n_12\ : STD_LOGIC;
  signal i_4_fu_330_p2_carry_n_10 : STD_LOGIC;
  signal i_4_fu_330_p2_carry_n_11 : STD_LOGIC;
  signal i_4_fu_330_p2_carry_n_12 : STD_LOGIC;
  signal i_4_fu_330_p2_carry_n_5 : STD_LOGIC;
  signal i_4_fu_330_p2_carry_n_6 : STD_LOGIC;
  signal i_4_fu_330_p2_carry_n_7 : STD_LOGIC;
  signal i_4_fu_330_p2_carry_n_8 : STD_LOGIC;
  signal i_4_fu_330_p2_carry_n_9 : STD_LOGIC;
  signal i_4_reg_441 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal i_4_reg_4410 : STD_LOGIC;
  signal i_fu_102 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal sof_fu_110 : STD_LOGIC;
  signal \sof_fu_110[0]_i_1_n_5\ : STD_LOGIC;
  signal trunc_ln782_reg_382 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \NLW_i_4_fu_330_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_i_4_fu_330_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_4\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__2\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__3\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_2__0\ : label is "soft_lutpair323";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_i_1 : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_i_2 : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_ready_i_1 : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \axi_0_2_lcssa_reg_148[47]_i_3\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \axi_data_V_5_fu_106[47]_i_3\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of grp_v_tpgHlsDataFlow_fu_331_ap_start_reg_i_1 : label is "soft_lutpair320";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of i_4_fu_330_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \i_4_fu_330_p2_carry__0\ : label is 35;
begin
  \ap_CS_fsm_reg[1]_0\(0) <= \^ap_cs_fsm_reg[1]_0\(0);
  \axi_data_V_5_fu_106_reg[47]_0\(47 downto 0) <= \^axi_data_v_5_fu_106_reg[47]_0\(47 downto 0);
  axi_last_V_2_reg_138 <= \^axi_last_v_2_reg_138\;
  grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg_reg_0 <= \^grp_axivideo2multipixstream_pipeline_loop_wait_for_start_fu_181_ap_start_reg_reg_0\;
  grp_v_tpgHlsDataFlow_fu_331_ap_ready <= \^grp_v_tpghlsdataflow_fu_331_ap_ready\;
\B_V_data_1_state[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => s_axis_video_TVALID_int_regslice,
      I2 => \^grp_axivideo2multipixstream_pipeline_loop_wait_for_start_fu_181_ap_start_reg_reg_0\,
      O => \B_V_data_1_state[1]_i_4_n_5\
    );
\ap_CS_fsm[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF2F2222"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => \ap_CS_fsm[0]_i_2__0_n_5\,
      I2 => grp_v_tpgHlsDataFlow_fu_331_ap_start_reg,
      I3 => ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready,
      I4 => \ap_CS_fsm_reg_n_5_[0]\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555455"
    )
        port map (
      I0 => \ap_CS_fsm_reg[2]_0\,
      I1 => \ap_CS_fsm[0]_i_3_n_5\,
      I2 => \ap_CS_fsm[0]_i_4_n_5\,
      I3 => \ap_CS_fsm[0]_i_5_n_5\,
      I4 => \ap_CS_fsm[0]_i_6_n_5\,
      O => \ap_CS_fsm[0]_i_2__0_n_5\
    );
\ap_CS_fsm[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => trunc_ln782_reg_382(3),
      I1 => i_fu_102(3),
      I2 => i_fu_102(4),
      I3 => trunc_ln782_reg_382(4),
      I4 => i_fu_102(5),
      I5 => trunc_ln782_reg_382(5),
      O => \ap_CS_fsm[0]_i_3_n_5\
    );
\ap_CS_fsm[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => trunc_ln782_reg_382(0),
      I1 => i_fu_102(0),
      I2 => i_fu_102(1),
      I3 => trunc_ln782_reg_382(1),
      I4 => i_fu_102(2),
      I5 => trunc_ln782_reg_382(2),
      O => \ap_CS_fsm[0]_i_4_n_5\
    );
\ap_CS_fsm[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => i_fu_102(10),
      I1 => trunc_ln782_reg_382(10),
      I2 => i_fu_102(11),
      I3 => trunc_ln782_reg_382(11),
      I4 => trunc_ln782_reg_382(9),
      I5 => i_fu_102(9),
      O => \ap_CS_fsm[0]_i_5_n_5\
    );
\ap_CS_fsm[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => trunc_ln782_reg_382(6),
      I1 => i_fu_102(6),
      I2 => i_fu_102(8),
      I3 => trunc_ln782_reg_382(8),
      I4 => i_fu_102(7),
      I5 => trunc_ln782_reg_382(7),
      O => \ap_CS_fsm[0]_i_6_n_5\
    );
\ap_CS_fsm[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[0]\,
      I1 => ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready,
      I2 => grp_v_tpgHlsDataFlow_fu_331_ap_start_reg,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[2]_0\,
      I1 => ap_CS_fsm_state2,
      I2 => ap_CS_fsm_state10,
      I3 => ap_CS_fsm_state4,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE0E0E000"
    )
        port map (
      I0 => \^grp_v_tpghlsdataflow_fu_331_ap_ready\,
      I1 => \ap_CS_fsm_reg[5]_2\,
      I2 => \ap_CS_fsm_reg[5]_1\(1),
      I3 => ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_done,
      I4 => grp_v_tpgHlsDataFlow_fu_331_ap_done,
      I5 => \ap_CS_fsm_reg[5]_3\,
      O => ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_ready_reg(0)
    );
\ap_CS_fsm[5]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => \ap_CS_fsm[0]_i_2__0_n_5\,
      I2 => \cmp8460_reg_421_reg_n_5_[0]\,
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg0
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_5_[0]\,
      S => RSTC
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => RSTC
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => RSTC
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => RSTC
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => RSTC
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => RSTC
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_state7,
      R => RSTC
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state7,
      Q => ap_CS_fsm_state8,
      R => RSTC
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_state9,
      R => RSTC
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(9),
      Q => ap_CS_fsm_state10,
      R => RSTC
    );
ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^grp_v_tpghlsdataflow_fu_331_ap_ready\,
      I1 => grp_v_tpgHlsDataFlow_fu_331_ap_start_reg,
      I2 => ap_rst_n,
      O => grp_v_tpgHlsDataFlow_fu_331_ap_start_reg_reg
    );
ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => \ap_CS_fsm[0]_i_2__0_n_5\,
      I2 => ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready,
      O => ap_sync_AXIvideo2MultiPixStream_U0_ap_ready
    );
ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00F022220020"
    )
        port map (
      I0 => Q(0),
      I1 => ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_reg,
      I2 => ap_CS_fsm_state5,
      I3 => \ap_CS_fsm[0]_i_2__0_n_5\,
      I4 => ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready,
      I5 => ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_reg_0,
      O => \^grp_v_tpghlsdataflow_fu_331_ap_ready\
    );
ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E000FFFFFFFF"
    )
        port map (
      I0 => \^grp_v_tpghlsdataflow_fu_331_ap_ready\,
      I1 => \ap_CS_fsm_reg[5]_2\,
      I2 => \ap_CS_fsm_reg[5]_1\(1),
      I3 => ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_done,
      I4 => grp_v_tpgHlsDataFlow_fu_331_ap_done,
      I5 => ap_rst_n,
      O => ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_ready_reg_1
    );
ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_ready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^grp_v_tpghlsdataflow_fu_331_ap_ready\,
      I1 => \ap_CS_fsm_reg[5]_2\,
      O => ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_ready_reg_0
    );
\axi_0_2_lcssa_reg_148[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_NS_fsm13_out,
      I1 => \cmp8460_reg_421_reg_n_5_[0]\,
      I2 => ap_CS_fsm_state7,
      O => \axi_0_2_lcssa_reg_148[47]_i_1_n_5\
    );
\axi_0_2_lcssa_reg_148[47]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => \ap_CS_fsm[0]_i_2__0_n_5\,
      I2 => \cmp8460_reg_421_reg_n_5_[0]\,
      O => ap_NS_fsm13_out
    );
\axi_0_2_lcssa_reg_148_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_0_2_lcssa_reg_148[47]_i_1_n_5\,
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_58,
      Q => \axi_0_2_lcssa_reg_148_reg[47]_0\(0),
      R => '0'
    );
\axi_0_2_lcssa_reg_148_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_0_2_lcssa_reg_148[47]_i_1_n_5\,
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_48,
      Q => \axi_0_2_lcssa_reg_148_reg[47]_0\(10),
      R => '0'
    );
\axi_0_2_lcssa_reg_148_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_0_2_lcssa_reg_148[47]_i_1_n_5\,
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_47,
      Q => \axi_0_2_lcssa_reg_148_reg[47]_0\(11),
      R => '0'
    );
\axi_0_2_lcssa_reg_148_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_0_2_lcssa_reg_148[47]_i_1_n_5\,
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_46,
      Q => \axi_0_2_lcssa_reg_148_reg[47]_0\(12),
      R => '0'
    );
\axi_0_2_lcssa_reg_148_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_0_2_lcssa_reg_148[47]_i_1_n_5\,
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_45,
      Q => \axi_0_2_lcssa_reg_148_reg[47]_0\(13),
      R => '0'
    );
\axi_0_2_lcssa_reg_148_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_0_2_lcssa_reg_148[47]_i_1_n_5\,
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_44,
      Q => \axi_0_2_lcssa_reg_148_reg[47]_0\(14),
      R => '0'
    );
\axi_0_2_lcssa_reg_148_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_0_2_lcssa_reg_148[47]_i_1_n_5\,
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_43,
      Q => \axi_0_2_lcssa_reg_148_reg[47]_0\(15),
      R => '0'
    );
\axi_0_2_lcssa_reg_148_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_0_2_lcssa_reg_148[47]_i_1_n_5\,
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_42,
      Q => \axi_0_2_lcssa_reg_148_reg[47]_0\(16),
      R => '0'
    );
\axi_0_2_lcssa_reg_148_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_0_2_lcssa_reg_148[47]_i_1_n_5\,
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_41,
      Q => \axi_0_2_lcssa_reg_148_reg[47]_0\(17),
      R => '0'
    );
\axi_0_2_lcssa_reg_148_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_0_2_lcssa_reg_148[47]_i_1_n_5\,
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_40,
      Q => \axi_0_2_lcssa_reg_148_reg[47]_0\(18),
      R => '0'
    );
\axi_0_2_lcssa_reg_148_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_0_2_lcssa_reg_148[47]_i_1_n_5\,
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_39,
      Q => \axi_0_2_lcssa_reg_148_reg[47]_0\(19),
      R => '0'
    );
\axi_0_2_lcssa_reg_148_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_0_2_lcssa_reg_148[47]_i_1_n_5\,
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_57,
      Q => \axi_0_2_lcssa_reg_148_reg[47]_0\(1),
      R => '0'
    );
\axi_0_2_lcssa_reg_148_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_0_2_lcssa_reg_148[47]_i_1_n_5\,
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_38,
      Q => \axi_0_2_lcssa_reg_148_reg[47]_0\(20),
      R => '0'
    );
\axi_0_2_lcssa_reg_148_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_0_2_lcssa_reg_148[47]_i_1_n_5\,
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_37,
      Q => \axi_0_2_lcssa_reg_148_reg[47]_0\(21),
      R => '0'
    );
\axi_0_2_lcssa_reg_148_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_0_2_lcssa_reg_148[47]_i_1_n_5\,
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_36,
      Q => \axi_0_2_lcssa_reg_148_reg[47]_0\(22),
      R => '0'
    );
\axi_0_2_lcssa_reg_148_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_0_2_lcssa_reg_148[47]_i_1_n_5\,
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_35,
      Q => \axi_0_2_lcssa_reg_148_reg[47]_0\(23),
      R => '0'
    );
\axi_0_2_lcssa_reg_148_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_0_2_lcssa_reg_148[47]_i_1_n_5\,
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_34,
      Q => \axi_0_2_lcssa_reg_148_reg[47]_0\(24),
      R => '0'
    );
\axi_0_2_lcssa_reg_148_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_0_2_lcssa_reg_148[47]_i_1_n_5\,
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_33,
      Q => \axi_0_2_lcssa_reg_148_reg[47]_0\(25),
      R => '0'
    );
\axi_0_2_lcssa_reg_148_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_0_2_lcssa_reg_148[47]_i_1_n_5\,
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_32,
      Q => \axi_0_2_lcssa_reg_148_reg[47]_0\(26),
      R => '0'
    );
\axi_0_2_lcssa_reg_148_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_0_2_lcssa_reg_148[47]_i_1_n_5\,
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_31,
      Q => \axi_0_2_lcssa_reg_148_reg[47]_0\(27),
      R => '0'
    );
\axi_0_2_lcssa_reg_148_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_0_2_lcssa_reg_148[47]_i_1_n_5\,
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_30,
      Q => \axi_0_2_lcssa_reg_148_reg[47]_0\(28),
      R => '0'
    );
\axi_0_2_lcssa_reg_148_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_0_2_lcssa_reg_148[47]_i_1_n_5\,
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_29,
      Q => \axi_0_2_lcssa_reg_148_reg[47]_0\(29),
      R => '0'
    );
\axi_0_2_lcssa_reg_148_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_0_2_lcssa_reg_148[47]_i_1_n_5\,
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_56,
      Q => \axi_0_2_lcssa_reg_148_reg[47]_0\(2),
      R => '0'
    );
\axi_0_2_lcssa_reg_148_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_0_2_lcssa_reg_148[47]_i_1_n_5\,
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_28,
      Q => \axi_0_2_lcssa_reg_148_reg[47]_0\(30),
      R => '0'
    );
\axi_0_2_lcssa_reg_148_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_0_2_lcssa_reg_148[47]_i_1_n_5\,
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_27,
      Q => \axi_0_2_lcssa_reg_148_reg[47]_0\(31),
      R => '0'
    );
\axi_0_2_lcssa_reg_148_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_0_2_lcssa_reg_148[47]_i_1_n_5\,
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_26,
      Q => \axi_0_2_lcssa_reg_148_reg[47]_0\(32),
      R => '0'
    );
\axi_0_2_lcssa_reg_148_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_0_2_lcssa_reg_148[47]_i_1_n_5\,
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_25,
      Q => \axi_0_2_lcssa_reg_148_reg[47]_0\(33),
      R => '0'
    );
\axi_0_2_lcssa_reg_148_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_0_2_lcssa_reg_148[47]_i_1_n_5\,
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_24,
      Q => \axi_0_2_lcssa_reg_148_reg[47]_0\(34),
      R => '0'
    );
\axi_0_2_lcssa_reg_148_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_0_2_lcssa_reg_148[47]_i_1_n_5\,
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_23,
      Q => \axi_0_2_lcssa_reg_148_reg[47]_0\(35),
      R => '0'
    );
\axi_0_2_lcssa_reg_148_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_0_2_lcssa_reg_148[47]_i_1_n_5\,
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_22,
      Q => \axi_0_2_lcssa_reg_148_reg[47]_0\(36),
      R => '0'
    );
\axi_0_2_lcssa_reg_148_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_0_2_lcssa_reg_148[47]_i_1_n_5\,
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_21,
      Q => \axi_0_2_lcssa_reg_148_reg[47]_0\(37),
      R => '0'
    );
\axi_0_2_lcssa_reg_148_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_0_2_lcssa_reg_148[47]_i_1_n_5\,
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_20,
      Q => \axi_0_2_lcssa_reg_148_reg[47]_0\(38),
      R => '0'
    );
\axi_0_2_lcssa_reg_148_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_0_2_lcssa_reg_148[47]_i_1_n_5\,
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_19,
      Q => \axi_0_2_lcssa_reg_148_reg[47]_0\(39),
      R => '0'
    );
\axi_0_2_lcssa_reg_148_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_0_2_lcssa_reg_148[47]_i_1_n_5\,
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_55,
      Q => \axi_0_2_lcssa_reg_148_reg[47]_0\(3),
      R => '0'
    );
\axi_0_2_lcssa_reg_148_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_0_2_lcssa_reg_148[47]_i_1_n_5\,
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_18,
      Q => \axi_0_2_lcssa_reg_148_reg[47]_0\(40),
      R => '0'
    );
\axi_0_2_lcssa_reg_148_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_0_2_lcssa_reg_148[47]_i_1_n_5\,
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_17,
      Q => \axi_0_2_lcssa_reg_148_reg[47]_0\(41),
      R => '0'
    );
\axi_0_2_lcssa_reg_148_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_0_2_lcssa_reg_148[47]_i_1_n_5\,
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_16,
      Q => \axi_0_2_lcssa_reg_148_reg[47]_0\(42),
      R => '0'
    );
\axi_0_2_lcssa_reg_148_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_0_2_lcssa_reg_148[47]_i_1_n_5\,
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_15,
      Q => \axi_0_2_lcssa_reg_148_reg[47]_0\(43),
      R => '0'
    );
\axi_0_2_lcssa_reg_148_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_0_2_lcssa_reg_148[47]_i_1_n_5\,
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_14,
      Q => \axi_0_2_lcssa_reg_148_reg[47]_0\(44),
      R => '0'
    );
\axi_0_2_lcssa_reg_148_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_0_2_lcssa_reg_148[47]_i_1_n_5\,
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_13,
      Q => \axi_0_2_lcssa_reg_148_reg[47]_0\(45),
      R => '0'
    );
\axi_0_2_lcssa_reg_148_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_0_2_lcssa_reg_148[47]_i_1_n_5\,
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_12,
      Q => \axi_0_2_lcssa_reg_148_reg[47]_0\(46),
      R => '0'
    );
\axi_0_2_lcssa_reg_148_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_0_2_lcssa_reg_148[47]_i_1_n_5\,
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_11,
      Q => \axi_0_2_lcssa_reg_148_reg[47]_0\(47),
      R => '0'
    );
\axi_0_2_lcssa_reg_148_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_0_2_lcssa_reg_148[47]_i_1_n_5\,
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_54,
      Q => \axi_0_2_lcssa_reg_148_reg[47]_0\(4),
      R => '0'
    );
\axi_0_2_lcssa_reg_148_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_0_2_lcssa_reg_148[47]_i_1_n_5\,
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_53,
      Q => \axi_0_2_lcssa_reg_148_reg[47]_0\(5),
      R => '0'
    );
\axi_0_2_lcssa_reg_148_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_0_2_lcssa_reg_148[47]_i_1_n_5\,
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_52,
      Q => \axi_0_2_lcssa_reg_148_reg[47]_0\(6),
      R => '0'
    );
\axi_0_2_lcssa_reg_148_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_0_2_lcssa_reg_148[47]_i_1_n_5\,
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_51,
      Q => \axi_0_2_lcssa_reg_148_reg[47]_0\(7),
      R => '0'
    );
\axi_0_2_lcssa_reg_148_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_0_2_lcssa_reg_148[47]_i_1_n_5\,
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_50,
      Q => \axi_0_2_lcssa_reg_148_reg[47]_0\(8),
      R => '0'
    );
\axi_0_2_lcssa_reg_148_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_0_2_lcssa_reg_148[47]_i_1_n_5\,
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_49,
      Q => \axi_0_2_lcssa_reg_148_reg[47]_0\(9),
      R => '0'
    );
\axi_4_2_lcssa_reg_158_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_0_2_lcssa_reg_148[47]_i_1_n_5\,
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_10,
      Q => axi_4_2_lcssa_reg_158,
      R => '0'
    );
\axi_data_V_5_fu_106[47]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_axivideo2multipixstream_pipeline_loop_wait_for_start_fu_181_ap_start_reg_reg_0\,
      I1 => s_axis_video_TVALID_int_regslice,
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_axi_data_V_out_ap_vld
    );
\axi_data_V_5_fu_106_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5,
      D => \axi_data_V_5_fu_106_reg[47]_1\(0),
      Q => \^axi_data_v_5_fu_106_reg[47]_0\(0),
      R => '0'
    );
\axi_data_V_5_fu_106_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5,
      D => \axi_data_V_5_fu_106_reg[47]_1\(10),
      Q => \^axi_data_v_5_fu_106_reg[47]_0\(10),
      R => '0'
    );
\axi_data_V_5_fu_106_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5,
      D => \axi_data_V_5_fu_106_reg[47]_1\(11),
      Q => \^axi_data_v_5_fu_106_reg[47]_0\(11),
      R => '0'
    );
\axi_data_V_5_fu_106_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5,
      D => \axi_data_V_5_fu_106_reg[47]_1\(12),
      Q => \^axi_data_v_5_fu_106_reg[47]_0\(12),
      R => '0'
    );
\axi_data_V_5_fu_106_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5,
      D => \axi_data_V_5_fu_106_reg[47]_1\(13),
      Q => \^axi_data_v_5_fu_106_reg[47]_0\(13),
      R => '0'
    );
\axi_data_V_5_fu_106_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5,
      D => \axi_data_V_5_fu_106_reg[47]_1\(14),
      Q => \^axi_data_v_5_fu_106_reg[47]_0\(14),
      R => '0'
    );
\axi_data_V_5_fu_106_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5,
      D => \axi_data_V_5_fu_106_reg[47]_1\(15),
      Q => \^axi_data_v_5_fu_106_reg[47]_0\(15),
      R => '0'
    );
\axi_data_V_5_fu_106_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5,
      D => \axi_data_V_5_fu_106_reg[47]_1\(16),
      Q => \^axi_data_v_5_fu_106_reg[47]_0\(16),
      R => '0'
    );
\axi_data_V_5_fu_106_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5,
      D => \axi_data_V_5_fu_106_reg[47]_1\(17),
      Q => \^axi_data_v_5_fu_106_reg[47]_0\(17),
      R => '0'
    );
\axi_data_V_5_fu_106_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5,
      D => \axi_data_V_5_fu_106_reg[47]_1\(18),
      Q => \^axi_data_v_5_fu_106_reg[47]_0\(18),
      R => '0'
    );
\axi_data_V_5_fu_106_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5,
      D => \axi_data_V_5_fu_106_reg[47]_1\(19),
      Q => \^axi_data_v_5_fu_106_reg[47]_0\(19),
      R => '0'
    );
\axi_data_V_5_fu_106_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5,
      D => \axi_data_V_5_fu_106_reg[47]_1\(1),
      Q => \^axi_data_v_5_fu_106_reg[47]_0\(1),
      R => '0'
    );
\axi_data_V_5_fu_106_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5,
      D => \axi_data_V_5_fu_106_reg[47]_1\(20),
      Q => \^axi_data_v_5_fu_106_reg[47]_0\(20),
      R => '0'
    );
\axi_data_V_5_fu_106_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5,
      D => \axi_data_V_5_fu_106_reg[47]_1\(21),
      Q => \^axi_data_v_5_fu_106_reg[47]_0\(21),
      R => '0'
    );
\axi_data_V_5_fu_106_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5,
      D => \axi_data_V_5_fu_106_reg[47]_1\(22),
      Q => \^axi_data_v_5_fu_106_reg[47]_0\(22),
      R => '0'
    );
\axi_data_V_5_fu_106_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5,
      D => \axi_data_V_5_fu_106_reg[47]_1\(23),
      Q => \^axi_data_v_5_fu_106_reg[47]_0\(23),
      R => '0'
    );
\axi_data_V_5_fu_106_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5,
      D => \axi_data_V_5_fu_106_reg[47]_1\(24),
      Q => \^axi_data_v_5_fu_106_reg[47]_0\(24),
      R => '0'
    );
\axi_data_V_5_fu_106_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5,
      D => \axi_data_V_5_fu_106_reg[47]_1\(25),
      Q => \^axi_data_v_5_fu_106_reg[47]_0\(25),
      R => '0'
    );
\axi_data_V_5_fu_106_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5,
      D => \axi_data_V_5_fu_106_reg[47]_1\(26),
      Q => \^axi_data_v_5_fu_106_reg[47]_0\(26),
      R => '0'
    );
\axi_data_V_5_fu_106_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5,
      D => \axi_data_V_5_fu_106_reg[47]_1\(27),
      Q => \^axi_data_v_5_fu_106_reg[47]_0\(27),
      R => '0'
    );
\axi_data_V_5_fu_106_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5,
      D => \axi_data_V_5_fu_106_reg[47]_1\(28),
      Q => \^axi_data_v_5_fu_106_reg[47]_0\(28),
      R => '0'
    );
\axi_data_V_5_fu_106_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5,
      D => \axi_data_V_5_fu_106_reg[47]_1\(29),
      Q => \^axi_data_v_5_fu_106_reg[47]_0\(29),
      R => '0'
    );
\axi_data_V_5_fu_106_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5,
      D => \axi_data_V_5_fu_106_reg[47]_1\(2),
      Q => \^axi_data_v_5_fu_106_reg[47]_0\(2),
      R => '0'
    );
\axi_data_V_5_fu_106_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5,
      D => \axi_data_V_5_fu_106_reg[47]_1\(30),
      Q => \^axi_data_v_5_fu_106_reg[47]_0\(30),
      R => '0'
    );
\axi_data_V_5_fu_106_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5,
      D => \axi_data_V_5_fu_106_reg[47]_1\(31),
      Q => \^axi_data_v_5_fu_106_reg[47]_0\(31),
      R => '0'
    );
\axi_data_V_5_fu_106_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5,
      D => \axi_data_V_5_fu_106_reg[47]_1\(32),
      Q => \^axi_data_v_5_fu_106_reg[47]_0\(32),
      R => '0'
    );
\axi_data_V_5_fu_106_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5,
      D => \axi_data_V_5_fu_106_reg[47]_1\(33),
      Q => \^axi_data_v_5_fu_106_reg[47]_0\(33),
      R => '0'
    );
\axi_data_V_5_fu_106_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5,
      D => \axi_data_V_5_fu_106_reg[47]_1\(34),
      Q => \^axi_data_v_5_fu_106_reg[47]_0\(34),
      R => '0'
    );
\axi_data_V_5_fu_106_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5,
      D => \axi_data_V_5_fu_106_reg[47]_1\(35),
      Q => \^axi_data_v_5_fu_106_reg[47]_0\(35),
      R => '0'
    );
\axi_data_V_5_fu_106_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5,
      D => \axi_data_V_5_fu_106_reg[47]_1\(36),
      Q => \^axi_data_v_5_fu_106_reg[47]_0\(36),
      R => '0'
    );
\axi_data_V_5_fu_106_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5,
      D => \axi_data_V_5_fu_106_reg[47]_1\(37),
      Q => \^axi_data_v_5_fu_106_reg[47]_0\(37),
      R => '0'
    );
\axi_data_V_5_fu_106_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5,
      D => \axi_data_V_5_fu_106_reg[47]_1\(38),
      Q => \^axi_data_v_5_fu_106_reg[47]_0\(38),
      R => '0'
    );
\axi_data_V_5_fu_106_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5,
      D => \axi_data_V_5_fu_106_reg[47]_1\(39),
      Q => \^axi_data_v_5_fu_106_reg[47]_0\(39),
      R => '0'
    );
\axi_data_V_5_fu_106_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5,
      D => \axi_data_V_5_fu_106_reg[47]_1\(3),
      Q => \^axi_data_v_5_fu_106_reg[47]_0\(3),
      R => '0'
    );
\axi_data_V_5_fu_106_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5,
      D => \axi_data_V_5_fu_106_reg[47]_1\(40),
      Q => \^axi_data_v_5_fu_106_reg[47]_0\(40),
      R => '0'
    );
\axi_data_V_5_fu_106_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5,
      D => \axi_data_V_5_fu_106_reg[47]_1\(41),
      Q => \^axi_data_v_5_fu_106_reg[47]_0\(41),
      R => '0'
    );
\axi_data_V_5_fu_106_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5,
      D => \axi_data_V_5_fu_106_reg[47]_1\(42),
      Q => \^axi_data_v_5_fu_106_reg[47]_0\(42),
      R => '0'
    );
\axi_data_V_5_fu_106_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5,
      D => \axi_data_V_5_fu_106_reg[47]_1\(43),
      Q => \^axi_data_v_5_fu_106_reg[47]_0\(43),
      R => '0'
    );
\axi_data_V_5_fu_106_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5,
      D => \axi_data_V_5_fu_106_reg[47]_1\(44),
      Q => \^axi_data_v_5_fu_106_reg[47]_0\(44),
      R => '0'
    );
\axi_data_V_5_fu_106_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5,
      D => \axi_data_V_5_fu_106_reg[47]_1\(45),
      Q => \^axi_data_v_5_fu_106_reg[47]_0\(45),
      R => '0'
    );
\axi_data_V_5_fu_106_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5,
      D => \axi_data_V_5_fu_106_reg[47]_1\(46),
      Q => \^axi_data_v_5_fu_106_reg[47]_0\(46),
      R => '0'
    );
\axi_data_V_5_fu_106_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5,
      D => \axi_data_V_5_fu_106_reg[47]_1\(47),
      Q => \^axi_data_v_5_fu_106_reg[47]_0\(47),
      R => '0'
    );
\axi_data_V_5_fu_106_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5,
      D => \axi_data_V_5_fu_106_reg[47]_1\(4),
      Q => \^axi_data_v_5_fu_106_reg[47]_0\(4),
      R => '0'
    );
\axi_data_V_5_fu_106_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5,
      D => \axi_data_V_5_fu_106_reg[47]_1\(5),
      Q => \^axi_data_v_5_fu_106_reg[47]_0\(5),
      R => '0'
    );
\axi_data_V_5_fu_106_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5,
      D => \axi_data_V_5_fu_106_reg[47]_1\(6),
      Q => \^axi_data_v_5_fu_106_reg[47]_0\(6),
      R => '0'
    );
\axi_data_V_5_fu_106_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5,
      D => \axi_data_V_5_fu_106_reg[47]_1\(7),
      Q => \^axi_data_v_5_fu_106_reg[47]_0\(7),
      R => '0'
    );
\axi_data_V_5_fu_106_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5,
      D => \axi_data_V_5_fu_106_reg[47]_1\(8),
      Q => \^axi_data_v_5_fu_106_reg[47]_0\(8),
      R => '0'
    );
\axi_data_V_5_fu_106_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5,
      D => \axi_data_V_5_fu_106_reg[47]_1\(9),
      Q => \^axi_data_v_5_fu_106_reg[47]_0\(9),
      R => '0'
    );
\axi_last_V_2_reg_138_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_n_9,
      Q => \^axi_last_v_2_reg_138\,
      R => '0'
    );
\axi_last_V_4_loc_fu_86_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_10,
      Q => axi_last_V_4_loc_fu_86,
      R => '0'
    );
\cmp8460_reg_421[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"444F4444"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => \cmp8460_reg_421_reg_n_5_[0]\,
      I2 => \cmp8460_reg_421[0]_i_2_n_5\,
      I3 => \cmp8460_reg_421[0]_i_3_n_5\,
      I4 => \cmp8460_reg_421[0]_i_4_n_5\,
      O => \cmp8460_reg_421[0]_i_1_n_5\
    );
\cmp8460_reg_421[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => div_cast_reg_412(8),
      I1 => div_cast_reg_412(3),
      I2 => ap_CS_fsm_state4,
      I3 => div_cast_reg_412(7),
      O => \cmp8460_reg_421[0]_i_2_n_5\
    );
\cmp8460_reg_421[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => div_cast_reg_412(6),
      I1 => div_cast_reg_412(2),
      I2 => div_cast_reg_412(10),
      I3 => div_cast_reg_412(4),
      O => \cmp8460_reg_421[0]_i_3_n_5\
    );
\cmp8460_reg_421[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => div_cast_reg_412(5),
      I1 => div_cast_reg_412(1),
      I2 => div_cast_reg_412(9),
      I3 => div_cast_reg_412(0),
      O => \cmp8460_reg_421[0]_i_4_n_5\
    );
\cmp8460_reg_421_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \cmp8460_reg_421[0]_i_1_n_5\,
      Q => \cmp8460_reg_421_reg_n_5_[0]\,
      R => '0'
    );
\div_cast_reg_412[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \ap_CS_fsm_reg[2]_0\,
      O => \^ap_cs_fsm_reg[1]_0\(0)
    );
\div_cast_reg_412_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(0),
      D => \div_cast_reg_412_reg[10]_0\(0),
      Q => div_cast_reg_412(0),
      R => '0'
    );
\div_cast_reg_412_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(0),
      D => \div_cast_reg_412_reg[10]_0\(10),
      Q => div_cast_reg_412(10),
      R => '0'
    );
\div_cast_reg_412_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(0),
      D => \div_cast_reg_412_reg[10]_0\(1),
      Q => div_cast_reg_412(1),
      R => '0'
    );
\div_cast_reg_412_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(0),
      D => \div_cast_reg_412_reg[10]_0\(2),
      Q => div_cast_reg_412(2),
      R => '0'
    );
\div_cast_reg_412_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(0),
      D => \div_cast_reg_412_reg[10]_0\(3),
      Q => div_cast_reg_412(3),
      R => '0'
    );
\div_cast_reg_412_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(0),
      D => \div_cast_reg_412_reg[10]_0\(4),
      Q => div_cast_reg_412(4),
      R => '0'
    );
\div_cast_reg_412_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(0),
      D => \div_cast_reg_412_reg[10]_0\(5),
      Q => div_cast_reg_412(5),
      R => '0'
    );
\div_cast_reg_412_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(0),
      D => \div_cast_reg_412_reg[10]_0\(6),
      Q => div_cast_reg_412(6),
      R => '0'
    );
\div_cast_reg_412_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(0),
      D => \div_cast_reg_412_reg[10]_0\(7),
      Q => div_cast_reg_412(7),
      R => '0'
    );
\div_cast_reg_412_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(0),
      D => \div_cast_reg_412_reg[10]_0\(8),
      Q => div_cast_reg_412(8),
      R => '0'
    );
\div_cast_reg_412_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(0),
      D => \div_cast_reg_412_reg[10]_0\(9),
      Q => div_cast_reg_412(9),
      R => '0'
    );
\eol_0_lcssa_reg_169_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_107,
      Q => eol_0_lcssa_reg_169,
      R => '0'
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol
     port map (
      D(1 downto 0) => ap_NS_fsm(9 downto 8),
      E(0) => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5,
      Q(2) => ap_CS_fsm_state9,
      Q(1) => ap_CS_fsm_state8,
      Q(0) => ap_CS_fsm_state3,
      RSTC => RSTC,
      \ap_CS_fsm_reg[7]\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_11,
      \ap_CS_fsm_reg[8]\ => \ap_CS_fsm_reg[8]_0\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      axi_4_2_lcssa_reg_158 => axi_4_2_lcssa_reg_158,
      axi_last_V_4_loc_fu_86 => axi_last_V_4_loc_fu_86,
      \axi_last_V_4_reg_97_reg[0]_0\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_10,
      eol_0_lcssa_reg_169 => eol_0_lcssa_reg_169,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_ap_start_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_s_axis_video_TREADY => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_s_axis_video_TREADY,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_axi_data_V_out_ap_vld => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_axi_data_V_out_ap_vld,
      s_axis_video_TLAST_int_regslice => s_axis_video_TLAST_int_regslice,
      s_axis_video_TVALID_int_regslice => s_axis_video_TVALID_int_regslice
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_11,
      Q => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_ap_start_reg,
      R => RSTC
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start
     port map (
      D(1 downto 0) => ap_NS_fsm(3 downto 2),
      Q(3) => ap_CS_fsm_state10,
      Q(2) => ap_CS_fsm_state4,
      Q(1) => ap_CS_fsm_state3,
      Q(0) => ap_CS_fsm_state2,
      RSTC => RSTC,
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]_0\,
      \ap_CS_fsm_reg[3]\ => \^grp_axivideo2multipixstream_pipeline_loop_wait_for_start_fu_181_ap_start_reg_reg_0\,
      ap_clk => ap_clk,
      ap_done_cache => ap_done_cache,
      ap_done_cache_reg => ap_done_cache_reg,
      ap_done_reg1 => ap_done_reg1,
      axi_last_V_2_reg_138 => \^axi_last_v_2_reg_138\,
      axi_last_V_4_loc_fu_86 => axi_last_V_4_loc_fu_86,
      \axi_last_V_4_loc_fu_86_reg[0]\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_n_9,
      \axi_last_V_fu_46_reg[0]_0\ => \axi_last_V_fu_46_reg[0]\,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_axi_last_V_out => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_axi_last_V_out
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg_reg_1,
      Q => \^grp_axivideo2multipixstream_pipeline_loop_wait_for_start_fu_181_ap_start_reg_reg_0\,
      R => RSTC
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width
     port map (
      B_V_data_1_sel_rd_reg => \B_V_data_1_state[1]_i_4_n_5\,
      B_V_data_1_sel_rd_reg_0(0) => \ap_CS_fsm_reg[5]_1\(1),
      D(47) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_11,
      D(46) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_12,
      D(45) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_13,
      D(44) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_14,
      D(43) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_15,
      D(42) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_16,
      D(41) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_17,
      D(40) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_18,
      D(39) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_19,
      D(38) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_20,
      D(37) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_21,
      D(36) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_22,
      D(35) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_23,
      D(34) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_24,
      D(33) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_25,
      D(32) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_26,
      D(31) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_27,
      D(30) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_28,
      D(29) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_29,
      D(28) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_30,
      D(27) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_31,
      D(26) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_32,
      D(25) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_33,
      D(24) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_34,
      D(23) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_35,
      D(22) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_36,
      D(21) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_37,
      D(20) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_38,
      D(19) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_39,
      D(18) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_40,
      D(17) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_41,
      D(16) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_42,
      D(15) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_43,
      D(14) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_44,
      D(13) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_45,
      D(12) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_46,
      D(11) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_47,
      D(10) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_48,
      D(9) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_49,
      D(8) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_50,
      D(7) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_51,
      D(6) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_52,
      D(5) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_53,
      D(4) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_54,
      D(3) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_55,
      D(2) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_56,
      D(1) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_57,
      D(0) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_58,
      E(0) => E(0),
      Q(2) => ap_CS_fsm_state9,
      Q(1) => ap_CS_fsm_state7,
      Q(0) => ap_CS_fsm_state6,
      RSTC => RSTC,
      \ap_CS_fsm_reg[5]\ => shiftReg_ce,
      \ap_CS_fsm_reg[5]_0\ => \ap_CS_fsm_reg[5]_0\,
      ap_NS_fsm13_out => ap_NS_fsm13_out,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \axi_0_2_lcssa_reg_148_reg[47]\(47 downto 0) => \^axi_data_v_5_fu_106_reg[47]_0\(47 downto 0),
      \axi_data_V_fu_108_reg[47]_0\(47 downto 0) => \axi_data_V_fu_108_reg[47]\(47 downto 0),
      \axi_data_V_fu_108_reg[47]_1\(47 downto 0) => \axi_data_V_fu_108_reg[47]_0\(47 downto 0),
      axi_last_V_2_reg_138 => \^axi_last_v_2_reg_138\,
      \axi_last_V_2_reg_138_reg[0]\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_10,
      \axi_last_V_fu_112_reg[0]_0\ => \axi_last_V_fu_112_reg[0]\,
      eol_0_lcssa_reg_169 => eol_0_lcssa_reg_169,
      \eol_0_lcssa_reg_169_reg[0]\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_107,
      \eol_0_lcssa_reg_169_reg[0]_0\ => \cmp8460_reg_421_reg_n_5_[0]\,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_s_axis_video_TREADY => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_s_axis_video_TREADY,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg0,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg_0,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg_0(1 downto 0) => ap_NS_fsm(6 downto 5),
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg_1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_111,
      \in\(7 downto 0) => \in\(7 downto 0),
      internal_empty_n4_out => internal_empty_n4_out,
      internal_empty_n_reg => internal_empty_n_reg,
      \j_fu_104[10]_i_4\(10 downto 0) => div_cast_reg_412(10 downto 0),
      p_0_0_0_0_0242373_lcssa386_fu_2100 => p_0_0_0_0_0242373_lcssa386_fu_2100,
      \p_0_3_0_0_0248379_lcssa395_fu_222_reg[0]\ => \p_0_3_0_0_0248379_lcssa395_fu_222_reg[0]\,
      \p_0_3_0_0_0248379_lcssa395_fu_222_reg[0]_0\(0) => \p_0_3_0_0_0248379_lcssa395_fu_222_reg[0]_0\(0),
      s_axis_video_TVALID_int_regslice => s_axis_video_TVALID_int_regslice,
      sof_fu_110 => sof_fu_110,
      srcYUV_empty_n => srcYUV_empty_n,
      srcYUV_full_n => srcYUV_full_n
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_111,
      Q => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg,
      R => RSTC
    );
grp_v_tpgHlsDataFlow_fu_331_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF33FF02"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_1\(1),
      I1 => \^grp_v_tpghlsdataflow_fu_331_ap_ready\,
      I2 => \ap_CS_fsm_reg[5]_2\,
      I3 => \ap_CS_fsm_reg[5]_1\(0),
      I4 => grp_v_tpgHlsDataFlow_fu_331_ap_start_reg,
      O => \ap_CS_fsm_reg[4]_0\
    );
i_4_fu_330_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => i_fu_102(0),
      CI_TOP => '0',
      CO(7) => i_4_fu_330_p2_carry_n_5,
      CO(6) => i_4_fu_330_p2_carry_n_6,
      CO(5) => i_4_fu_330_p2_carry_n_7,
      CO(4) => i_4_fu_330_p2_carry_n_8,
      CO(3) => i_4_fu_330_p2_carry_n_9,
      CO(2) => i_4_fu_330_p2_carry_n_10,
      CO(1) => i_4_fu_330_p2_carry_n_11,
      CO(0) => i_4_fu_330_p2_carry_n_12,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => i_4_fu_330_p2(8 downto 1),
      S(7 downto 0) => i_fu_102(8 downto 1)
    );
\i_4_fu_330_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => i_4_fu_330_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_i_4_fu_330_p2_carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \i_4_fu_330_p2_carry__0_n_11\,
      CO(0) => \i_4_fu_330_p2_carry__0_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => \NLW_i_4_fu_330_p2_carry__0_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => i_4_fu_330_p2(11 downto 9),
      S(7 downto 3) => B"00000",
      S(2 downto 0) => i_fu_102(11 downto 9)
    );
\i_4_reg_441[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_fu_102(0),
      O => i_4_fu_330_p2(0)
    );
\i_4_reg_441[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => \ap_CS_fsm_reg[2]_0\,
      O => i_4_reg_4410
    );
\i_4_reg_441_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_4_reg_4410,
      D => i_4_fu_330_p2(0),
      Q => i_4_reg_441(0),
      R => '0'
    );
\i_4_reg_441_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_4_reg_4410,
      D => i_4_fu_330_p2(10),
      Q => i_4_reg_441(10),
      R => '0'
    );
\i_4_reg_441_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_4_reg_4410,
      D => i_4_fu_330_p2(11),
      Q => i_4_reg_441(11),
      R => '0'
    );
\i_4_reg_441_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_4_reg_4410,
      D => i_4_fu_330_p2(1),
      Q => i_4_reg_441(1),
      R => '0'
    );
\i_4_reg_441_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_4_reg_4410,
      D => i_4_fu_330_p2(2),
      Q => i_4_reg_441(2),
      R => '0'
    );
\i_4_reg_441_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_4_reg_4410,
      D => i_4_fu_330_p2(3),
      Q => i_4_reg_441(3),
      R => '0'
    );
\i_4_reg_441_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_4_reg_4410,
      D => i_4_fu_330_p2(4),
      Q => i_4_reg_441(4),
      R => '0'
    );
\i_4_reg_441_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_4_reg_4410,
      D => i_4_fu_330_p2(5),
      Q => i_4_reg_441(5),
      R => '0'
    );
\i_4_reg_441_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_4_reg_4410,
      D => i_4_fu_330_p2(6),
      Q => i_4_reg_441(6),
      R => '0'
    );
\i_4_reg_441_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_4_reg_4410,
      D => i_4_fu_330_p2(7),
      Q => i_4_reg_441(7),
      R => '0'
    );
\i_4_reg_441_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_4_reg_4410,
      D => i_4_fu_330_p2(8),
      Q => i_4_reg_441(8),
      R => '0'
    );
\i_4_reg_441_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_4_reg_4410,
      D => i_4_fu_330_p2(9),
      Q => i_4_reg_441(9),
      R => '0'
    );
\i_fu_102_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_4_reg_441(0),
      Q => i_fu_102(0),
      R => \^ap_cs_fsm_reg[1]_0\(0)
    );
\i_fu_102_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_4_reg_441(10),
      Q => i_fu_102(10),
      R => \^ap_cs_fsm_reg[1]_0\(0)
    );
\i_fu_102_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_4_reg_441(11),
      Q => i_fu_102(11),
      R => \^ap_cs_fsm_reg[1]_0\(0)
    );
\i_fu_102_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_4_reg_441(1),
      Q => i_fu_102(1),
      R => \^ap_cs_fsm_reg[1]_0\(0)
    );
\i_fu_102_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_4_reg_441(2),
      Q => i_fu_102(2),
      R => \^ap_cs_fsm_reg[1]_0\(0)
    );
\i_fu_102_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_4_reg_441(3),
      Q => i_fu_102(3),
      R => \^ap_cs_fsm_reg[1]_0\(0)
    );
\i_fu_102_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_4_reg_441(4),
      Q => i_fu_102(4),
      R => \^ap_cs_fsm_reg[1]_0\(0)
    );
\i_fu_102_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_4_reg_441(5),
      Q => i_fu_102(5),
      R => \^ap_cs_fsm_reg[1]_0\(0)
    );
\i_fu_102_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_4_reg_441(6),
      Q => i_fu_102(6),
      R => \^ap_cs_fsm_reg[1]_0\(0)
    );
\i_fu_102_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_4_reg_441(7),
      Q => i_fu_102(7),
      R => \^ap_cs_fsm_reg[1]_0\(0)
    );
\i_fu_102_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_4_reg_441(8),
      Q => i_fu_102(8),
      R => \^ap_cs_fsm_reg[1]_0\(0)
    );
\i_fu_102_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_4_reg_441(9),
      Q => i_fu_102(9),
      R => \^ap_cs_fsm_reg[1]_0\(0)
    );
\sof_fu_110[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AFF8A8A"
    )
        port map (
      I0 => sof_fu_110,
      I1 => \cmp8460_reg_421_reg_n_5_[0]\,
      I2 => ap_CS_fsm_state7,
      I3 => \ap_CS_fsm_reg[2]_0\,
      I4 => ap_CS_fsm_state2,
      O => \sof_fu_110[0]_i_1_n_5\
    );
\sof_fu_110_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sof_fu_110[0]_i_1_n_5\,
      Q => sof_fu_110,
      R => '0'
    );
\trunc_ln782_reg_382_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \trunc_ln782_reg_382_reg[11]_0\(0),
      Q => trunc_ln782_reg_382(0),
      R => '0'
    );
\trunc_ln782_reg_382_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \trunc_ln782_reg_382_reg[11]_0\(10),
      Q => trunc_ln782_reg_382(10),
      R => '0'
    );
\trunc_ln782_reg_382_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \trunc_ln782_reg_382_reg[11]_0\(11),
      Q => trunc_ln782_reg_382(11),
      R => '0'
    );
\trunc_ln782_reg_382_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \trunc_ln782_reg_382_reg[11]_0\(1),
      Q => trunc_ln782_reg_382(1),
      R => '0'
    );
\trunc_ln782_reg_382_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \trunc_ln782_reg_382_reg[11]_0\(2),
      Q => trunc_ln782_reg_382(2),
      R => '0'
    );
\trunc_ln782_reg_382_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \trunc_ln782_reg_382_reg[11]_0\(3),
      Q => trunc_ln782_reg_382(3),
      R => '0'
    );
\trunc_ln782_reg_382_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \trunc_ln782_reg_382_reg[11]_0\(4),
      Q => trunc_ln782_reg_382(4),
      R => '0'
    );
\trunc_ln782_reg_382_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \trunc_ln782_reg_382_reg[11]_0\(5),
      Q => trunc_ln782_reg_382(5),
      R => '0'
    );
\trunc_ln782_reg_382_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \trunc_ln782_reg_382_reg[11]_0\(6),
      Q => trunc_ln782_reg_382(6),
      R => '0'
    );
\trunc_ln782_reg_382_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \trunc_ln782_reg_382_reg[11]_0\(7),
      Q => trunc_ln782_reg_382(7),
      R => '0'
    );
\trunc_ln782_reg_382_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \trunc_ln782_reg_382_reg[11]_0\(8),
      Q => trunc_ln782_reg_382(8),
      R => '0'
    );
\trunc_ln782_reg_382_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \trunc_ln782_reg_382_reg[11]_0\(9),
      Q => trunc_ln782_reg_382(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 is
  port (
    grp_tpgPatternCrossHatch_fu_1369_ap_start_reg : out STD_LOGIC;
    \icmp_ln1404_1_reg_530_reg[0]\ : out STD_LOGIC;
    \xCount_V_6_reg[7]\ : out STD_LOGIC;
    \xCount_V_6_reg[6]\ : out STD_LOGIC;
    \xCount_V_6_reg[3]\ : out STD_LOGIC;
    \xCount_V_6_reg[2]\ : out STD_LOGIC;
    grp_tpgPatternCheckerBoard_fu_1385_ap_return_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_tpgPatternCheckerBoard_fu_1385_ap_return_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_tpgPatternCheckerBoard_fu_1385_ap_start_reg : out STD_LOGIC;
    grp_tpgPatternTartanColorBars_fu_1413_ap_start_reg : out STD_LOGIC;
    \q1_reg[6]\ : out STD_LOGIC;
    \q0_reg[6]\ : out STD_LOGIC;
    \q0_reg[7]\ : out STD_LOGIC;
    grp_tpgPatternDPColorSquare_fu_1441_ap_start_reg : out STD_LOGIC;
    \q1_reg[2]\ : out STD_LOGIC;
    \q0_reg[2]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter8 : out STD_LOGIC;
    ap_enable_reg_pp0_iter9 : out STD_LOGIC;
    ap_enable_reg_pp0_iter10 : out STD_LOGIC;
    ap_enable_reg_pp0_iter12_reg_0 : out STD_LOGIC;
    \int_width_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln520_reg_4037_pp0_iter7_reg : out STD_LOGIC;
    icmp_ln520_reg_4037_pp0_iter8_reg : out STD_LOGIC;
    icmp_ln520_reg_4037_pp0_iter9_reg : out STD_LOGIC;
    \icmp_ln520_reg_4037_pp0_iter11_reg_reg[0]_0\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter13_reg_0 : out STD_LOGIC;
    \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_0\ : out STD_LOGIC;
    q1_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    q4_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    outpix_val_V_50_reg_4444 : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    outpix_val_V_23_reg_4449 : out STD_LOGIC_VECTOR ( 0 to 0 );
    q3_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    q3_reg_1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_ce_reg_reg : out STD_LOGIC;
    \trunc_ln320_reg_4408_reg[7]_0\ : out STD_LOGIC;
    ap_done_cache : out STD_LOGIC;
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_flag_1_out : out STD_LOGIC;
    and_ln1292_reg_4077 : out STD_LOGIC;
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hdata_flag_1_out : out STD_LOGIC;
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_2_flag_1_out : out STD_LOGIC;
    \x_4_reg_4018_pp0_iter8_reg_reg[15]__0_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \rSerie_V_reg[27]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \rSerie_V_reg[4]__0_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    outpix_val_V_51_reg_4329_pp0_iter12_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[7]__0_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_loop_exit_ready_pp0_iter14_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_enable_reg_pp0_iter12_reg_1 : out STD_LOGIC;
    \yCount_V_2_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \ap_return_int_reg_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \xCount_V_1_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \yCount_V_3_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \xCount_V_2_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \xCount_V_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \yCount_V_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \xCount_V_3_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_enable_reg_pp0_iter13_reg_1 : out STD_LOGIC;
    \ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059_reg[2]_0\ : out STD_LOGIC;
    \trunc_ln320_reg_4408_reg[3]_0\ : out STD_LOGIC;
    \or_ln1592_reg_1259_reg[0]\ : out STD_LOGIC;
    \trunc_ln320_reg_4408_reg[1]_0\ : out STD_LOGIC;
    \ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245_reg[2]_0\ : out STD_LOGIC;
    \trunc_ln320_reg_4408_reg[5]_0\ : out STD_LOGIC;
    \trunc_ln320_reg_4408_reg[6]_0\ : out STD_LOGIC;
    \q0_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter12_reg_2 : out STD_LOGIC;
    \x_4_reg_4018_pp0_iter10_reg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg : out STD_LOGIC;
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_0 : out STD_LOGIC;
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_1 : out STD_LOGIC;
    \x_fu_470_reg[12]_0\ : out STD_LOGIC;
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_2 : out STD_LOGIC;
    \outpix_val_V_11_fu_506_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \outpix_val_V_10_fu_502_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \outpix_val_V_9_fu_498_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \outpix_val_V_8_fu_494_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \outpix_val_V_7_fu_490_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \outpix_val_V_6_fu_486_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \rampStart_load_reg_1167_reg[4]\ : out STD_LOGIC;
    \rampStart_load_reg_1167_reg[0]\ : out STD_LOGIC;
    \rampStart_load_reg_1167_reg[5]\ : out STD_LOGIC;
    \rampStart_load_reg_1167_reg[4]_0\ : out STD_LOGIC;
    \rampStart_load_reg_1167_reg[6]\ : out STD_LOGIC;
    \rampStart_load_reg_1167_reg[7]\ : out STD_LOGIC;
    \rampVal_3_loc_0_fu_302_reg[6]\ : out STD_LOGIC;
    \add_ln1488_reg_1244_reg[6]\ : out STD_LOGIC;
    \add_ln1488_reg_1244_reg[0]\ : out STD_LOGIC;
    \add_ln1488_reg_1244_reg[7]\ : out STD_LOGIC;
    \outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[1]__0_0\ : out STD_LOGIC;
    \add_ln1488_reg_1244_reg[1]\ : out STD_LOGIC;
    \x_fu_470_reg[12]_1\ : out STD_LOGIC;
    \gSerie_V_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x_4_reg_4018_pp0_iter10_reg_reg[15]_1\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \x_4_reg_4018_pp0_iter10_reg_reg[15]_2\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \xBar_V_1_loc_0_fu_290_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \xBar_V_1_loc_0_fu_290_reg[6]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \xBar_V_1_loc_0_fu_290_reg[6]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \xBar_V_loc_0_fu_286_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \xBar_V_loc_0_fu_286_reg[6]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \xBar_V_loc_0_fu_286_reg[6]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \rampVal_2_loc_0_fu_258_reg[7]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \xBar_V_loc_0_fu_286_reg[2]\ : out STD_LOGIC;
    \xBar_V_loc_0_fu_286_reg[3]\ : out STD_LOGIC;
    \xBar_V_loc_0_fu_286_reg[4]\ : out STD_LOGIC;
    \xBar_V_loc_0_fu_286_reg[7]_0\ : out STD_LOGIC;
    \xBar_V_loc_0_fu_286_reg[8]\ : out STD_LOGIC;
    \xBar_V_loc_0_fu_286_reg[9]\ : out STD_LOGIC;
    \xBar_V_1_loc_0_fu_290_reg[2]\ : out STD_LOGIC;
    \xBar_V_1_loc_0_fu_290_reg[3]\ : out STD_LOGIC;
    \xBar_V_1_loc_0_fu_290_reg[4]\ : out STD_LOGIC;
    \xBar_V_1_loc_0_fu_290_reg[7]_0\ : out STD_LOGIC;
    \xBar_V_1_loc_0_fu_290_reg[8]\ : out STD_LOGIC;
    \xBar_V_1_loc_0_fu_290_reg[9]\ : out STD_LOGIC;
    \rampVal_3_loc_0_fu_302_reg[2]\ : out STD_LOGIC;
    \rampVal_3_loc_0_fu_302_reg[3]\ : out STD_LOGIC;
    \rampStart_load_reg_1167_reg[2]\ : out STD_LOGIC;
    \rampStart_load_reg_1167_reg[1]\ : out STD_LOGIC;
    \add_ln1488_reg_1244_reg[1]_0\ : out STD_LOGIC;
    \hdata_loc_0_fu_266_reg[3]\ : out STD_LOGIC;
    \hdata_loc_0_fu_266_reg[2]\ : out STD_LOGIC;
    \hdata_loc_0_fu_266_reg[7]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \add_ln1488_reg_1244_reg[7]_0\ : out STD_LOGIC;
    \add_ln1488_reg_1244_reg[6]_0\ : out STD_LOGIC;
    \rampVal_3_loc_0_fu_302_reg[7]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \add_ln1488_reg_1244_reg[5]\ : out STD_LOGIC;
    \add_ln1488_reg_1244_reg[4]\ : out STD_LOGIC;
    \add_ln1488_reg_1244_reg[3]\ : out STD_LOGIC;
    \add_ln1488_reg_1244_reg[2]\ : out STD_LOGIC;
    \rampStart_load_reg_1167_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \s_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \s_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \zonePlateVAddr_loc_0_fu_278_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp0_iter13_outpix_val_V_74_reg_933_reg[6]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \x_4_reg_4018_pp0_iter10_reg_reg[15]_3\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \x_4_reg_4018_pp0_iter10_reg_reg[15]_4\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \zonePlateVAddr_loc_0_fu_278_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln1072_8_reg_4134_pp0_iter10_reg_reg[0]__0_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_NS_fsm15_out : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln1072_reg_4125_pp0_iter10_reg_reg[0]__0_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[3]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    xBar_V0 : out STD_LOGIC;
    xBar_V_10 : out STD_LOGIC;
    internal_full_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[3]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[3]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[3]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    internal_full_n_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[3]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    internal_full_n_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    zonePlateVAddr0 : out STD_LOGIC;
    shiftReg_ce : out STD_LOGIC;
    internal_full_n_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln520_reg_4037_pp0_iter11_reg_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[3]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[3]_8\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rampVal_2_reg[7]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \rampVal_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \zonePlateVDelta_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \xBar_V_1_reg[10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \xBar_V_reg[10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \rampVal_1_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \hBarSel_1_2_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \hBarSel_0_2_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \hdata_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC;
    hdata_flag_0_reg_418 : out STD_LOGIC;
    rampVal_2_flag_0_reg_430 : out STD_LOGIC;
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_3 : out STD_LOGIC;
    \or_ln1592_reg_1259_reg[0]_0\ : out STD_LOGIC;
    \trunc_ln320_reg_4408_reg[1]_1\ : out STD_LOGIC;
    \trunc_ln320_reg_4408_reg[4]_0\ : out STD_LOGIC;
    \trunc_ln320_reg_4408_reg[3]_1\ : out STD_LOGIC;
    \trunc_ln320_reg_4408_reg[4]_1\ : out STD_LOGIC;
    \trunc_ln320_reg_4408_reg[7]_1\ : out STD_LOGIC;
    \icmp_ln1027_reg_4041_reg[0]_0\ : out STD_LOGIC;
    \icmp_ln1027_reg_4041_reg[0]_1\ : out STD_LOGIC;
    \int_bckgndId_reg[0]\ : out STD_LOGIC;
    \rampVal_3_loc_0_fu_302_reg[0]\ : out STD_LOGIC;
    internal_empty_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_4 : out STD_LOGIC;
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_5 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_6 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln1027_reg_4041_reg[0]_2\ : out STD_LOGIC;
    \icmp_ln1027_reg_4041_reg[0]_3\ : out STD_LOGIC;
    \icmp_ln1027_reg_4041_reg[0]_4\ : out STD_LOGIC;
    \icmp_ln1027_reg_4041_reg[0]_5\ : out STD_LOGIC;
    \icmp_ln1027_reg_4041_reg[0]_6\ : out STD_LOGIC;
    \icmp_ln1027_reg_4041_reg[0]_7\ : out STD_LOGIC;
    \icmp_ln1027_reg_4041_reg[0]_8\ : out STD_LOGIC;
    \icmp_ln1027_reg_4041_reg[0]_9\ : out STD_LOGIC;
    \sub_ln229_reg_4129_reg[10]_0\ : out STD_LOGIC;
    \sub_ln229_1_reg_4138_reg[0]_0\ : out STD_LOGIC;
    \q0_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q1_reg[7]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \q1_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q1_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x_4_reg_4018_pp0_iter9_reg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    \ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    q0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    RSTC : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln1428_fu_264_p2 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : in STD_LOGIC;
    add_ln1236_fu_1664_p2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    add_ln1240_1_fu_1670_p2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    add_ln1236_1_fu_1676_p2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    add_ln1240_3_fu_1682_p2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181 : in STD_LOGIC;
    \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[4]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[3]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[2]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[0]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7]_0\ : in STD_LOGIC;
    \add_ln1306_3_reg_4211_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    C : in STD_LOGIC_VECTOR ( 15 downto 0 );
    icmp_ln1072_fu_1750_p2 : in STD_LOGIC;
    icmp_ln1072_8_fu_1804_p2 : in STD_LOGIC;
    \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[0]_0\ : in STD_LOGIC;
    icmp_ln1336_1_fu_263_p2 : in STD_LOGIC;
    icmp_ln1336_fu_251_p2 : in STD_LOGIC;
    \q1_reg[0]_1\ : in STD_LOGIC;
    \q1_reg[6]_0\ : in STD_LOGIC;
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[6]_0\ : in STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    \rampVal_3_flag_1_fu_482_reg[0]_0\ : in STD_LOGIC;
    \and_ln1292_reg_4077_reg[0]_0\ : in STD_LOGIC;
    \hdata_flag_1_fu_478_reg[0]_0\ : in STD_LOGIC;
    \rampVal_2_flag_1_fu_474_reg[0]_0\ : in STD_LOGIC;
    grp_tpgPatternTartanColorBars_fu_1413_ap_start_reg_reg_0 : in STD_LOGIC;
    grp_tpgPatternCrossHatch_fu_1369_ap_start_reg_reg_0 : in STD_LOGIC;
    grp_tpgPatternCheckerBoard_fu_1385_ap_start_reg_reg_0 : in STD_LOGIC;
    grp_tpgPatternDPColorSquare_fu_1441_ap_start_reg_reg_0 : in STD_LOGIC;
    ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out : in STD_LOGIC;
    \xCount_V_6_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln1064_2_reg_566_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xCount_V_7_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln1404_reg_526_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln1404_reg_526_reg[0]_0\ : in STD_LOGIC;
    trunc_ln518_reg_1186 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \icmp_ln1404_reg_526_reg[0]_1\ : in STD_LOGIC;
    \zonePlateVAddr_reg[7]\ : in STD_LOGIC;
    \yCount_V_1_reg[0]\ : in STD_LOGIC;
    \icmp_ln1404_reg_526_reg[0]_2\ : in STD_LOGIC;
    \xCount_V_6_reg[1]\ : in STD_LOGIC;
    \xCount_V_6_reg[1]_0\ : in STD_LOGIC;
    \or_ln1064_reg_557_reg[0]\ : in STD_LOGIC;
    \xCount_V_7_reg[9]\ : in STD_LOGIC;
    \ap_return_int_reg_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \xCount_V_7_reg[9]_0\ : in STD_LOGIC;
    \xCount_V_7_reg[9]_1\ : in STD_LOGIC;
    \xCount_V_7_reg[9]_2\ : in STD_LOGIC;
    \xCount_V_7_reg[8]_i_2\ : in STD_LOGIC;
    \icmp_ln520_reg_4037_reg[0]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \xCount_V_7[8]_i_12\ : in STD_LOGIC;
    \yCount_V_2_reg[0]\ : in STD_LOGIC;
    \yCount_V_2_reg[0]_0\ : in STD_LOGIC;
    \yCount_V_2_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_inv\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q1_reg[0]_inv\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xCount_V_1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xCount_V_1_reg[9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    g0_b0_i_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q1_reg[0]_inv_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \xCount_V_2_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xCount_V_2_reg[9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xCount_V_1_reg[9]_i_5\ : in STD_LOGIC;
    \xCount_V_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hBarSel_0_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xCount_V_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xCount_V_reg[9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vBarSel_reg[2]_i_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \yCount_V_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \xCount_V_3_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xCount_V_3_reg[9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    cmp106_fu_386_p2 : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0\ : in STD_LOGIC;
    \outpix_val_V_41_reg_4536_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_2\ : in STD_LOGIC;
    \outpix_val_V_42_reg_4530_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]_i_2\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_2\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[0]_i_2_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_2\ : in STD_LOGIC;
    \hdata_loc_0_fu_266_reg[0]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_3\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_1\ : in STD_LOGIC;
    \outpix_val_V_44_reg_4518_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \outpix_val_V_45_reg_4512_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_2_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_2\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[5]_i_2\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[4]_0\ : in STD_LOGIC;
    icmp_ln1592_reg_1249 : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3_0\ : in STD_LOGIC;
    icmp_ln1592_1_reg_1254 : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_2\ : in STD_LOGIC;
    bckgndYUV_full_n : in STD_LOGIC;
    srcYUV_empty_n : in STD_LOGIC;
    q4_reg_1 : in STD_LOGIC;
    \icmp_ln1285_reg_4073_reg[0]_0\ : in STD_LOGIC;
    \trunc_ln320_reg_4408_reg[1]_2\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7]_1\ : in STD_LOGIC;
    rampStart_load_reg_1167 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[3]_0\ : in STD_LOGIC;
    \zext_ln1032_cast_reg_4013_reg[3]_0\ : in STD_LOGIC;
    \rampVal_reg[5]\ : in STD_LOGIC;
    \rampVal_reg[0]\ : in STD_LOGIC;
    \rampVal_reg[6]\ : in STD_LOGIC;
    add_ln1298_fu_1708_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \zonePlateVDelta_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \zonePlateVDelta_loc_0_fu_274_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \xBar_V_1_loc_0_fu_290_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \sub_ln229_reg_4129_reg[10]_1\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \outpix_val_V_11_fu_506_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \outpix_val_V_6_fu_486_reg[7]_1\ : in STD_LOGIC;
    \outpix_val_V_11_fu_506_reg[0]_0\ : in STD_LOGIC;
    \outpix_val_V_10_fu_502_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \outpix_val_V_9_fu_498_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \outpix_val_V_8_fu_494_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \outpix_val_V_7_fu_490_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \outpix_val_V_6_fu_486_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \zext_ln1032_cast_reg_4013_reg[4]_0\ : in STD_LOGIC;
    \rampVal_3_loc_0_fu_302_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \rampVal_3_new_0_fu_306_reg[0]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_2\ : in STD_LOGIC;
    \outpix_val_V_46_reg_4506_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_3\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_3\ : in STD_LOGIC;
    \hdata_loc_0_fu_266_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \hdata_new_0_fu_270_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_3_0\ : in STD_LOGIC;
    \or_ln691_2_reg_4394_reg[0]_i_3\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \or_ln691_2_reg_4394_reg[0]_i_4\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \sub_ln229_reg_4129_reg[10]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sub_ln229_reg_4129_reg[10]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xBar_V_loc_0_fu_286_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \sub_ln229_1_reg_4138_reg[10]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rev102_reg_1234 : in STD_LOGIC;
    cmp35_not_reg_1224 : in STD_LOGIC;
    \or_ln691_2_reg_4394_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \or_ln691_2_reg_4394_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \or_ln691_6_reg_4401_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \or_ln691_6_reg_4401_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rampVal_2_loc_0_fu_258_reg[7]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \xBar_V_reg[10]_0\ : in STD_LOGIC;
    \xBar_V_reg[5]\ : in STD_LOGIC;
    \xBar_V_reg[6]\ : in STD_LOGIC;
    \xBar_V_reg[7]\ : in STD_LOGIC;
    \sub_ln229_1_reg_4138_reg[10]_1\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \xBar_V_loc_0_fu_286_reg[4]_0\ : in STD_LOGIC;
    \xBar_V_loc_0_fu_286_reg[9]_0\ : in STD_LOGIC;
    \xBar_V_1_reg[5]\ : in STD_LOGIC;
    \xBar_V_1_reg[6]\ : in STD_LOGIC;
    \xBar_V_1_reg[7]\ : in STD_LOGIC;
    \xBar_V_1_loc_0_fu_290_reg[4]_0\ : in STD_LOGIC;
    \xBar_V_1_loc_0_fu_290_reg[9]_0\ : in STD_LOGIC;
    \xBar_V_1_reg[10]_0\ : in STD_LOGIC;
    \zext_ln1032_cast_reg_4013_reg[2]_0\ : in STD_LOGIC;
    \zext_ln1032_cast_reg_4013_reg[0]_0\ : in STD_LOGIC;
    \rampVal_loc_0_fu_298_reg[3]\ : in STD_LOGIC;
    \rampVal_reg[4]\ : in STD_LOGIC;
    \hBarSel_0_2_reg[2]_0\ : in STD_LOGIC;
    \q1_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \hBarSel_1_2_reg[1]\ : in STD_LOGIC;
    \hBarSel_0_2_reg[0]\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    O : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \zonePlateVAddr_loc_0_fu_278_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \rampVal_3_flag_0_reg_406_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    start_for_tpgForeground_U0_full_n : in STD_LOGIC;
    \y_fu_206_reg[0]\ : in STD_LOGIC;
    grp_v_tpgHlsDataFlow_fu_331_ap_start_reg : in STD_LOGIC;
    \y_fu_206_reg[0]_0\ : in STD_LOGIC;
    \rampVal_2_loc_0_fu_258_reg[7]_1\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \rampVal_2_loc_0_fu_258_reg[1]\ : in STD_LOGIC;
    \rampVal_loc_0_fu_298_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \zonePlateVDelta_loc_0_fu_274_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    xBar_V_1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    xBar_V : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \rampVal_3_loc_0_fu_302_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \rampVal_3_loc_0_fu_302_reg[7]_2\ : in STD_LOGIC;
    \hBarSel_1_4_loc_0_fu_282_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \hBarSel_0_4_loc_0_fu_294_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    zonePlateVAddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \hdata_loc_0_fu_266_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \hdata_loc_0_fu_266_reg[3]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[6]_0\ : in STD_LOGIC;
    \icmp_ln1050_reg_4081_reg[0]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[4]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[7]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \outpix_val_V_43_reg_4524_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[6]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996_reg[6]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[7]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q1_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 is
  signal add_ln1236_1_reg_4110 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal add_ln1236_1_reg_41100 : STD_LOGIC;
  signal add_ln1236_reg_4090 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal add_ln1240_1_reg_4100 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal add_ln1240_3_reg_4120 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal add_ln1257_2_fu_2120_p2 : STD_LOGIC_VECTOR ( 16 to 16 );
  signal add_ln1257_3_fu_2126_p2 : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal add_ln1257_6_fu_2196_p2 : STD_LOGIC_VECTOR ( 16 to 16 );
  signal add_ln1257_7_fu_2202_p2 : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal add_ln1258_2_fu_2145_p2 : STD_LOGIC_VECTOR ( 16 downto 8 );
  signal add_ln1258_5_fu_2221_p2 : STD_LOGIC_VECTOR ( 16 downto 8 );
  signal add_ln1259_2_fu_2639_p2 : STD_LOGIC_VECTOR ( 16 to 16 );
  signal add_ln1259_3_reg_4283 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal add_ln1259_3_reg_42830 : STD_LOGIC;
  signal \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[0]_srl5_n_5\ : STD_LOGIC;
  signal \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[10]_srl5_n_5\ : STD_LOGIC;
  signal \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[11]_srl5_n_5\ : STD_LOGIC;
  signal \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[12]_srl5_n_5\ : STD_LOGIC;
  signal \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[13]_srl5_n_5\ : STD_LOGIC;
  signal \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[14]_srl5_n_5\ : STD_LOGIC;
  signal \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[15]_srl5_n_5\ : STD_LOGIC;
  signal \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[1]_srl5_n_5\ : STD_LOGIC;
  signal \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[2]_srl5_n_5\ : STD_LOGIC;
  signal \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[3]_srl5_n_5\ : STD_LOGIC;
  signal \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[4]_srl5_n_5\ : STD_LOGIC;
  signal \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[5]_srl5_n_5\ : STD_LOGIC;
  signal \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[6]_srl5_n_5\ : STD_LOGIC;
  signal \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[7]_srl5_n_5\ : STD_LOGIC;
  signal \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[8]_srl5_n_5\ : STD_LOGIC;
  signal \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[9]_srl5_n_5\ : STD_LOGIC;
  signal add_ln1259_3_reg_4283_pp0_iter11_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal add_ln1259_5_fu_2673_p2 : STD_LOGIC_VECTOR ( 16 to 16 );
  signal add_ln1259_6_fu_2635_p2 : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal add_ln1259_7_fu_2669_p2 : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal add_ln1259_reg_4261 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \add_ln1259_reg_4261_pp0_iter10_reg_reg[0]_srl5_n_5\ : STD_LOGIC;
  signal \add_ln1259_reg_4261_pp0_iter10_reg_reg[10]_srl5_n_5\ : STD_LOGIC;
  signal \add_ln1259_reg_4261_pp0_iter10_reg_reg[11]_srl5_n_5\ : STD_LOGIC;
  signal \add_ln1259_reg_4261_pp0_iter10_reg_reg[12]_srl5_n_5\ : STD_LOGIC;
  signal \add_ln1259_reg_4261_pp0_iter10_reg_reg[13]_srl5_n_5\ : STD_LOGIC;
  signal \add_ln1259_reg_4261_pp0_iter10_reg_reg[14]_srl5_n_5\ : STD_LOGIC;
  signal \add_ln1259_reg_4261_pp0_iter10_reg_reg[15]_srl5_n_5\ : STD_LOGIC;
  signal \add_ln1259_reg_4261_pp0_iter10_reg_reg[1]_srl5_n_5\ : STD_LOGIC;
  signal \add_ln1259_reg_4261_pp0_iter10_reg_reg[2]_srl5_n_5\ : STD_LOGIC;
  signal \add_ln1259_reg_4261_pp0_iter10_reg_reg[3]_srl5_n_5\ : STD_LOGIC;
  signal \add_ln1259_reg_4261_pp0_iter10_reg_reg[4]_srl5_n_5\ : STD_LOGIC;
  signal \add_ln1259_reg_4261_pp0_iter10_reg_reg[5]_srl5_n_5\ : STD_LOGIC;
  signal \add_ln1259_reg_4261_pp0_iter10_reg_reg[6]_srl5_n_5\ : STD_LOGIC;
  signal \add_ln1259_reg_4261_pp0_iter10_reg_reg[7]_srl5_n_5\ : STD_LOGIC;
  signal \add_ln1259_reg_4261_pp0_iter10_reg_reg[8]_srl5_n_5\ : STD_LOGIC;
  signal \add_ln1259_reg_4261_pp0_iter10_reg_reg[9]_srl5_n_5\ : STD_LOGIC;
  signal add_ln1259_reg_4261_pp0_iter11_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal add_ln1306_2_reg_4206 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal add_ln1306_2_reg_42060 : STD_LOGIC;
  signal add_ln1306_2_reg_4206_pp0_iter4_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal add_ln1306_3_reg_4211 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[0]_srl2_n_5\ : STD_LOGIC;
  signal \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[10]_srl2_n_5\ : STD_LOGIC;
  signal \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[11]_srl2_n_5\ : STD_LOGIC;
  signal \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[12]_srl2_n_5\ : STD_LOGIC;
  signal \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[13]_srl2_n_5\ : STD_LOGIC;
  signal \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[14]_srl2_n_5\ : STD_LOGIC;
  signal \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[15]_srl2_n_5\ : STD_LOGIC;
  signal \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[1]_srl2_n_5\ : STD_LOGIC;
  signal \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[2]_srl2_n_5\ : STD_LOGIC;
  signal \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[3]_srl2_n_5\ : STD_LOGIC;
  signal \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[4]_srl2_n_5\ : STD_LOGIC;
  signal \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[5]_srl2_n_5\ : STD_LOGIC;
  signal \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[6]_srl2_n_5\ : STD_LOGIC;
  signal \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[7]_srl2_n_5\ : STD_LOGIC;
  signal \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[8]_srl2_n_5\ : STD_LOGIC;
  signal \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[9]_srl2_n_5\ : STD_LOGIC;
  signal add_ln1306_3_reg_4211_pp0_iter6_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal add_ln1306_fu_2296_p2 : STD_LOGIC_VECTOR ( 15 downto 5 );
  signal \^add_ln1488_reg_1244_reg[0]\ : STD_LOGIC;
  signal \^add_ln1488_reg_1244_reg[1]\ : STD_LOGIC;
  signal \^add_ln1488_reg_1244_reg[1]_0\ : STD_LOGIC;
  signal \^add_ln1488_reg_1244_reg[2]\ : STD_LOGIC;
  signal \^add_ln1488_reg_1244_reg[3]\ : STD_LOGIC;
  signal add_ln320_fu_2605_p2 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal add_ln320_reg_44160 : STD_LOGIC;
  signal \^and_ln1292_reg_4077\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[3]_3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_cs_fsm_reg[3]_6\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_ns_fsm15_out\ : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal \^ap_ce_reg_reg\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter10\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter11 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter12_reg_0\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter12_reg_1\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter13_reg_0\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter13_reg_1\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter14 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter15 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter15_i_1_n_5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter6 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter7 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter8\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter9\ : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter13_reg_reg_srl13_n_5 : STD_LOGIC;
  signal \^ap_loop_exit_ready_pp0_iter14_reg\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_1245 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_12450 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter10_outpix_val_V_70_reg_1181 : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal ap_phi_reg_pp0_iter10_outpix_val_V_71_reg_1117 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter10_outpix_val_V_72_reg_1059 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter10_outpix_val_V_73_reg_996 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter10_outpix_val_V_74_reg_933 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_1245 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_12450 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter11_outpix_val_V_70_reg_1181 : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal ap_phi_reg_pp0_iter11_outpix_val_V_71_reg_1117 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter11_outpix_val_V_72_reg_1059 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter11_outpix_val_V_73_reg_996 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter11_outpix_val_V_74_reg_933 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_1245 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_12450 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter12_outpix_val_V_70_reg_1181 : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal ap_phi_reg_pp0_iter12_outpix_val_V_71_reg_1117 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter12_outpix_val_V_72_reg_1059 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter12_outpix_val_V_73_reg_996 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter12_outpix_val_V_74_reg_933 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal ap_phi_reg_pp0_iter13_outpix_val_V_70_reg_1181 : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal ap_phi_reg_pp0_iter13_outpix_val_V_73_reg_996 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter13_outpix_val_V_74_reg_933 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ap_phi_reg_pp0_iter13_outpix_val_v_74_reg_933_reg[6]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[3]_i_4_n_5\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[0]_i_3_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[0]_i_4_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[0]_i_5_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[1]_i_5_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[2]_i_4_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[2]_i_6_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[3]_i_6_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[4]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[4]_i_7_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_8_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_9_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[6]_i_4_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[6]_i_6_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_4_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_5_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_6_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_8_n_5\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[0]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_4_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[3]_i_5_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[4]_i_4_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[4]_i_6_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[5]_i_6_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[6]_i_4_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[7]_i_3_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[7]_i_7_n_5\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_4_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_5_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_7_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_2_n_5\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[0]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[1]_i_4_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[4]_i_6_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[5]_i_5_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[7]_i_4_n_5\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[0]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[1]_i_4_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[5]_i_4_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[5]_i_7_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_5_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_7_n_5\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_12450_in : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[1]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[5]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181_reg_n_5_[5]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181_reg_n_5_[7]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg_n_5_[0]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg_n_5_[4]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg_n_5_[6]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg_n_5_[7]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg_n_5_[0]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg_n_5_[1]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg_n_5_[2]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg_n_5_[3]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg_n_5_[4]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg_n_5_[5]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg_n_5_[6]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg_n_5_[7]\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_1245 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_12450 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter2_outpix_val_V_70_reg_1181 : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal ap_phi_reg_pp0_iter2_outpix_val_V_71_reg_1117 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter2_outpix_val_V_72_reg_1059 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter2_outpix_val_V_73_reg_996 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter2_outpix_val_V_74_reg_933 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter3_outpix_val_V_69_reg_1245 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter3_outpix_val_V_70_reg_1181 : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal ap_phi_reg_pp0_iter3_outpix_val_V_71_reg_1117 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter3_outpix_val_V_72_reg_1059 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter3_outpix_val_V_73_reg_996 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter3_outpix_val_V_74_reg_933 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_1245 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_12450 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter4_outpix_val_V_70_reg_1181 : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal ap_phi_reg_pp0_iter4_outpix_val_V_71_reg_1117 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter4_outpix_val_V_72_reg_1059 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter4_outpix_val_V_73_reg_996 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter4_outpix_val_V_74_reg_933 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_1245 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_12450 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter5_outpix_val_V_70_reg_1181 : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal ap_phi_reg_pp0_iter5_outpix_val_V_71_reg_1117 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter5_outpix_val_V_72_reg_1059 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter5_outpix_val_V_73_reg_996 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter5_outpix_val_V_74_reg_933 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_1245 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_12450 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter6_outpix_val_V_70_reg_1181 : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal ap_phi_reg_pp0_iter6_outpix_val_V_71_reg_1117 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter6_outpix_val_V_72_reg_1059 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter6_outpix_val_V_73_reg_996 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter6_outpix_val_V_74_reg_933 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_1245 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_12450 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter7_outpix_val_V_70_reg_1181 : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal ap_phi_reg_pp0_iter7_outpix_val_V_71_reg_1117 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter7_outpix_val_V_72_reg_1059 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter7_outpix_val_V_73_reg_996 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter7_outpix_val_V_74_reg_933 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_1245 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_12450 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter8_outpix_val_V_70_reg_1181 : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal ap_phi_reg_pp0_iter8_outpix_val_V_71_reg_1117 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter8_outpix_val_V_72_reg_1059 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter8_outpix_val_V_73_reg_996 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter8_outpix_val_V_74_reg_933 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter9_outpix_val_V_69_reg_1245 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter9_outpix_val_V_70_reg_1181 : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal ap_phi_reg_pp0_iter9_outpix_val_V_71_reg_1117 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter9_outpix_val_V_72_reg_1059 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter9_outpix_val_V_73_reg_996 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter9_outpix_val_V_74_reg_933 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_return : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_sig_allocacmp_x_4 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \bSerie_V_reg[3]__0_n_5\ : STD_LOGIC;
  signal \bSerie_V_reg[5]_srl8_n_5\ : STD_LOGIC;
  signal \bSerie_V_reg[6]_srl8_n_5\ : STD_LOGIC;
  signal \bSerie_V_reg_n_5_[0]\ : STD_LOGIC;
  signal \bSerie_V_reg_n_5_[1]\ : STD_LOGIC;
  signal \bSerie_V_reg_n_5_[21]\ : STD_LOGIC;
  signal \bSerie_V_reg_n_5_[22]\ : STD_LOGIC;
  signal \bSerie_V_reg_n_5_[23]\ : STD_LOGIC;
  signal \bSerie_V_reg_n_5_[24]\ : STD_LOGIC;
  signal \bSerie_V_reg_n_5_[25]\ : STD_LOGIC;
  signal \bSerie_V_reg_n_5_[26]\ : STD_LOGIC;
  signal \bSerie_V_reg_n_5_[27]\ : STD_LOGIC;
  signal \bSerie_V_reg_n_5_[2]\ : STD_LOGIC;
  signal b_1_reg_4228 : STD_LOGIC;
  signal b_1_reg_42280 : STD_LOGIC;
  signal b_1_reg_4228_pp0_iter6_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal b_1_reg_4228_pp0_iter7_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \b_1_reg_4228_reg_n_5_[0]\ : STD_LOGIC;
  signal \b_1_reg_4228_reg_n_5_[1]\ : STD_LOGIC;
  signal \b_1_reg_4228_reg_n_5_[2]\ : STD_LOGIC;
  signal \b_1_reg_4228_reg_n_5_[3]\ : STD_LOGIC;
  signal \b_1_reg_4228_reg_n_5_[4]\ : STD_LOGIC;
  signal \b_1_reg_4228_reg_n_5_[5]\ : STD_LOGIC;
  signal \b_1_reg_4228_reg_n_5_[6]\ : STD_LOGIC;
  signal \b_1_reg_4228_reg_n_5_[7]\ : STD_LOGIC;
  signal b_reg_4216 : STD_LOGIC;
  signal b_reg_4216_pp0_iter6_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal b_reg_4216_pp0_iter7_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \b_reg_4216_reg_n_5_[0]\ : STD_LOGIC;
  signal \b_reg_4216_reg_n_5_[1]\ : STD_LOGIC;
  signal \b_reg_4216_reg_n_5_[2]\ : STD_LOGIC;
  signal \b_reg_4216_reg_n_5_[3]\ : STD_LOGIC;
  signal \b_reg_4216_reg_n_5_[4]\ : STD_LOGIC;
  signal \b_reg_4216_reg_n_5_[5]\ : STD_LOGIC;
  signal \b_reg_4216_reg_n_5_[6]\ : STD_LOGIC;
  signal \b_reg_4216_reg_n_5_[7]\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dout : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_10 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_11 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_158 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_159 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_16 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_160 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_18 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_187 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_19 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_21 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_22 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_23 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_25 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_26 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_27 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_28 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_30 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_31 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_32 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_33 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_34 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_35 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_36 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_37 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_38 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_39 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_40 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_41 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_42 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_43 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_44 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_45 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_46 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_47 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_48 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_49 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_50 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_51 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_52 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_53 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_54 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_55 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_56 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_57 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_58 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_59 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_60 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_61 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_62 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_63 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_64 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_65 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_66 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_67 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_68 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_69 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_72 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_73 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_74 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_75 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_76 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_77 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_78 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_79 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_80 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_81 : STD_LOGIC;
  signal \^gserie_v_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gSerie_V_reg[3]__0_n_5\ : STD_LOGIC;
  signal \gSerie_V_reg[5]_srl8_n_5\ : STD_LOGIC;
  signal \gSerie_V_reg[6]_srl8_n_5\ : STD_LOGIC;
  signal \gSerie_V_reg_n_5_[0]\ : STD_LOGIC;
  signal \gSerie_V_reg_n_5_[1]\ : STD_LOGIC;
  signal \gSerie_V_reg_n_5_[21]\ : STD_LOGIC;
  signal \gSerie_V_reg_n_5_[22]\ : STD_LOGIC;
  signal \gSerie_V_reg_n_5_[23]\ : STD_LOGIC;
  signal \gSerie_V_reg_n_5_[24]\ : STD_LOGIC;
  signal \gSerie_V_reg_n_5_[25]\ : STD_LOGIC;
  signal \gSerie_V_reg_n_5_[26]\ : STD_LOGIC;
  signal \gSerie_V_reg_n_5_[27]\ : STD_LOGIC;
  signal \gSerie_V_reg_n_5_[2]\ : STD_LOGIC;
  signal grp_fu_3675_p0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal grp_fu_3684_p0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal grp_fu_3700_p0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal grp_fu_3709_p0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_ready : STD_LOGIC;
  signal \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_hdata_flag_1_out\ : STD_LOGIC;
  signal \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_rampval_2_flag_1_out\ : STD_LOGIC;
  signal \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_rampval_3_flag_1_out\ : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_loc_1_out_o : STD_LOGIC_VECTOR ( 6 downto 5 );
  signal \^grp_tpgpatterncheckerboard_fu_1385_ap_return_3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_tpgpatterncheckerboard_fu_1385_ap_start_reg\ : STD_LOGIC;
  signal grp_tpgPatternCheckerBoard_fu_1385_n_8 : STD_LOGIC;
  signal grp_tpgPatternCrossHatch_fu_1369_ap_return_0 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal grp_tpgPatternCrossHatch_fu_1369_ap_return_1 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \^grp_tpgpatterncrosshatch_fu_1369_ap_start_reg\ : STD_LOGIC;
  signal \^grp_tpgpatterndpcolorsquare_fu_1441_ap_start_reg\ : STD_LOGIC;
  signal grp_tpgPatternDPColorSquare_fu_1441_n_10 : STD_LOGIC;
  signal grp_tpgPatternDPColorSquare_fu_1441_n_11 : STD_LOGIC;
  signal grp_tpgPatternDPColorSquare_fu_1441_n_12 : STD_LOGIC;
  signal grp_tpgPatternDPColorSquare_fu_1441_n_13 : STD_LOGIC;
  signal grp_tpgPatternDPColorSquare_fu_1441_n_14 : STD_LOGIC;
  signal grp_tpgPatternDPColorSquare_fu_1441_n_15 : STD_LOGIC;
  signal grp_tpgPatternDPColorSquare_fu_1441_n_16 : STD_LOGIC;
  signal grp_tpgPatternDPColorSquare_fu_1441_n_17 : STD_LOGIC;
  signal grp_tpgPatternDPColorSquare_fu_1441_n_18 : STD_LOGIC;
  signal grp_tpgPatternDPColorSquare_fu_1441_n_19 : STD_LOGIC;
  signal grp_tpgPatternDPColorSquare_fu_1441_n_20 : STD_LOGIC;
  signal grp_tpgPatternDPColorSquare_fu_1441_n_21 : STD_LOGIC;
  signal grp_tpgPatternDPColorSquare_fu_1441_n_23 : STD_LOGIC;
  signal grp_tpgPatternDPColorSquare_fu_1441_n_25 : STD_LOGIC;
  signal grp_tpgPatternDPColorSquare_fu_1441_n_26 : STD_LOGIC;
  signal grp_tpgPatternDPColorSquare_fu_1441_n_27 : STD_LOGIC;
  signal grp_tpgPatternDPColorSquare_fu_1441_n_28 : STD_LOGIC;
  signal grp_tpgPatternDPColorSquare_fu_1441_n_29 : STD_LOGIC;
  signal grp_tpgPatternDPColorSquare_fu_1441_n_30 : STD_LOGIC;
  signal grp_tpgPatternDPColorSquare_fu_1441_n_31 : STD_LOGIC;
  signal grp_tpgPatternDPColorSquare_fu_1441_n_32 : STD_LOGIC;
  signal grp_tpgPatternDPColorSquare_fu_1441_n_33 : STD_LOGIC;
  signal grp_tpgPatternDPColorSquare_fu_1441_n_34 : STD_LOGIC;
  signal grp_tpgPatternDPColorSquare_fu_1441_n_35 : STD_LOGIC;
  signal grp_tpgPatternDPColorSquare_fu_1441_n_36 : STD_LOGIC;
  signal grp_tpgPatternDPColorSquare_fu_1441_n_37 : STD_LOGIC;
  signal grp_tpgPatternDPColorSquare_fu_1441_n_38 : STD_LOGIC;
  signal grp_tpgPatternDPColorSquare_fu_1441_n_8 : STD_LOGIC;
  signal grp_tpgPatternDPColorSquare_fu_1441_n_9 : STD_LOGIC;
  signal \^grp_tpgpatterntartancolorbars_fu_1413_ap_start_reg\ : STD_LOGIC;
  signal grp_tpgPatternTartanColorBars_fu_1413_n_10 : STD_LOGIC;
  signal grp_tpgPatternTartanColorBars_fu_1413_n_41 : STD_LOGIC;
  signal grp_tpgPatternTartanColorBars_fu_1413_n_42 : STD_LOGIC;
  signal grp_tpgPatternTartanColorBars_fu_1413_n_43 : STD_LOGIC;
  signal grp_tpgPatternTartanColorBars_fu_1413_n_44 : STD_LOGIC;
  signal grp_tpgPatternTartanColorBars_fu_1413_n_45 : STD_LOGIC;
  signal grp_tpgPatternTartanColorBars_fu_1413_n_46 : STD_LOGIC;
  signal grp_tpgPatternTartanColorBars_fu_1413_n_47 : STD_LOGIC;
  signal grp_tpgPatternTartanColorBars_fu_1413_n_48 : STD_LOGIC;
  signal grp_tpgPatternTartanColorBars_fu_1413_n_49 : STD_LOGIC;
  signal grp_tpgPatternTartanColorBars_fu_1413_n_50 : STD_LOGIC;
  signal grp_tpgPatternTartanColorBars_fu_1413_n_51 : STD_LOGIC;
  signal grp_tpgPatternTartanColorBars_fu_1413_n_52 : STD_LOGIC;
  signal grp_tpgPatternTartanColorBars_fu_1413_n_53 : STD_LOGIC;
  signal grp_tpgPatternTartanColorBars_fu_1413_n_54 : STD_LOGIC;
  signal grp_tpgPatternTartanColorBars_fu_1413_n_55 : STD_LOGIC;
  signal grp_tpgPatternTartanColorBars_fu_1413_n_56 : STD_LOGIC;
  signal grp_tpgPatternTartanColorBars_fu_1413_n_57 : STD_LOGIC;
  signal grp_tpgPatternTartanColorBars_fu_1413_n_58 : STD_LOGIC;
  signal grp_tpgPatternTartanColorBars_fu_1413_n_59 : STD_LOGIC;
  signal grp_tpgPatternTartanColorBars_fu_1413_n_60 : STD_LOGIC;
  signal grp_tpgPatternTartanColorBars_fu_1413_n_61 : STD_LOGIC;
  signal grp_tpgPatternTartanColorBars_fu_1413_n_62 : STD_LOGIC;
  signal grp_tpgPatternTartanColorBars_fu_1413_n_64 : STD_LOGIC;
  signal grp_tpgPatternTartanColorBars_fu_1413_n_65 : STD_LOGIC;
  signal grp_tpgPatternTartanColorBars_fu_1413_n_66 : STD_LOGIC;
  signal grp_tpgPatternTartanColorBars_fu_1413_n_67 : STD_LOGIC;
  signal grp_tpgPatternTartanColorBars_fu_1413_n_68 : STD_LOGIC;
  signal grp_tpgPatternTartanColorBars_fu_1413_n_69 : STD_LOGIC;
  signal grp_tpgPatternTartanColorBars_fu_1413_n_7 : STD_LOGIC;
  signal grp_tpgPatternTartanColorBars_fu_1413_n_70 : STD_LOGIC;
  signal grp_tpgPatternTartanColorBars_fu_1413_n_71 : STD_LOGIC;
  signal \hBarSel_0_2[2]_i_3_n_5\ : STD_LOGIC;
  signal hBarSel_0_3 : STD_LOGIC;
  signal \hBarSel_0_4_loc_0_fu_294[0]_i_2_n_5\ : STD_LOGIC;
  signal \hBarSel_0_4_loc_0_fu_294[1]_i_2_n_5\ : STD_LOGIC;
  signal \hBarSel_0_4_loc_0_fu_294[2]_i_3_n_5\ : STD_LOGIC;
  signal \hBarSel_1_4_loc_0_fu_282[0]_i_2_n_5\ : STD_LOGIC;
  signal \hBarSel_1_4_loc_0_fu_282[1]_i_2_n_5\ : STD_LOGIC;
  signal \hBarSel_1_4_loc_0_fu_282[2]_i_3_n_5\ : STD_LOGIC;
  signal \^hdata_loc_0_fu_266_reg[7]\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \hdata_new_0_fu_270[4]_i_2_n_5\ : STD_LOGIC;
  signal \hdata_new_0_fu_270[5]_i_2_n_5\ : STD_LOGIC;
  signal \hdata_new_0_fu_270[6]_i_2_n_5\ : STD_LOGIC;
  signal \hdata_new_0_fu_270[7]_i_3_n_5\ : STD_LOGIC;
  signal icmp_ln1027_fu_1545_p2 : STD_LOGIC;
  signal \icmp_ln1027_reg_4041_pp0_iter10_reg_reg[0]__0_n_5\ : STD_LOGIC;
  signal icmp_ln1027_reg_4041_pp0_iter11_reg : STD_LOGIC;
  signal icmp_ln1027_reg_4041_pp0_iter12_reg : STD_LOGIC;
  signal \icmp_ln1027_reg_4041_pp0_iter1_reg_reg_n_5_[0]\ : STD_LOGIC;
  signal \icmp_ln1027_reg_4041_pp0_iter9_reg_reg[0]_srl8_n_5\ : STD_LOGIC;
  signal \icmp_ln1027_reg_4041_reg_n_5_[0]\ : STD_LOGIC;
  signal icmp_ln1050_reg_4081 : STD_LOGIC;
  signal \icmp_ln1050_reg_4081_pp0_iter10_reg_reg[0]_srl10_n_5\ : STD_LOGIC;
  signal icmp_ln1050_reg_4081_pp0_iter11_reg : STD_LOGIC;
  signal icmp_ln1072_8_reg_4134 : STD_LOGIC;
  signal icmp_ln1072_8_reg_41340 : STD_LOGIC;
  signal icmp_ln1072_8_reg_4134_pp0_iter10_reg : STD_LOGIC;
  signal \icmp_ln1072_8_reg_4134_pp0_iter9_reg_reg[0]_srl8_n_5\ : STD_LOGIC;
  signal icmp_ln1072_reg_4125 : STD_LOGIC;
  signal icmp_ln1072_reg_4125_pp0_iter10_reg : STD_LOGIC;
  signal \icmp_ln1072_reg_4125_pp0_iter9_reg_reg[0]_srl8_n_5\ : STD_LOGIC;
  signal \icmp_ln1285_reg_4073[0]_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln1285_reg_4073[0]_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln1285_reg_4073[0]_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln1285_reg_4073[0]_i_5_n_5\ : STD_LOGIC;
  signal \icmp_ln1285_reg_4073_reg_n_5_[0]\ : STD_LOGIC;
  signal icmp_ln1336_reg_594 : STD_LOGIC;
  signal icmp_ln1584_reg_43890 : STD_LOGIC;
  signal \icmp_ln1584_reg_4389[0]_i_1_n_5\ : STD_LOGIC;
  signal \icmp_ln1584_reg_4389[0]_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln1584_reg_4389_reg_n_5_[0]\ : STD_LOGIC;
  signal icmp_ln520_reg_4037 : STD_LOGIC;
  signal icmp_ln520_reg_4037_pp0_iter10_reg : STD_LOGIC;
  signal \^icmp_ln520_reg_4037_pp0_iter11_reg_reg[0]_0\ : STD_LOGIC;
  signal \^icmp_ln520_reg_4037_pp0_iter11_reg_reg[0]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_0\ : STD_LOGIC;
  signal icmp_ln520_reg_4037_pp0_iter13_reg : STD_LOGIC;
  signal icmp_ln520_reg_4037_pp0_iter1_reg : STD_LOGIC;
  signal icmp_ln520_reg_4037_pp0_iter2_reg : STD_LOGIC;
  signal icmp_ln520_reg_4037_pp0_iter3_reg : STD_LOGIC;
  signal icmp_ln520_reg_4037_pp0_iter4_reg : STD_LOGIC;
  signal icmp_ln520_reg_4037_pp0_iter5_reg : STD_LOGIC;
  signal icmp_ln520_reg_4037_pp0_iter6_reg : STD_LOGIC;
  signal \^icmp_ln520_reg_4037_pp0_iter7_reg\ : STD_LOGIC;
  signal \^icmp_ln520_reg_4037_pp0_iter8_reg\ : STD_LOGIC;
  signal \^icmp_ln520_reg_4037_pp0_iter9_reg\ : STD_LOGIC;
  signal \^int_width_reg[15]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^internal_empty_n_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal lshr_ln1310_1_reg_43540 : STD_LOGIC;
  signal lshr_ln_reg_4349_reg_0_i_10_n_5 : STD_LOGIC;
  signal lshr_ln_reg_4349_reg_0_i_11_n_5 : STD_LOGIC;
  signal lshr_ln_reg_4349_reg_0_i_12_n_5 : STD_LOGIC;
  signal lshr_ln_reg_4349_reg_0_i_13_n_5 : STD_LOGIC;
  signal lshr_ln_reg_4349_reg_0_i_14_n_5 : STD_LOGIC;
  signal lshr_ln_reg_4349_reg_0_i_15_n_5 : STD_LOGIC;
  signal lshr_ln_reg_4349_reg_0_i_16_n_5 : STD_LOGIC;
  signal lshr_ln_reg_4349_reg_0_i_17_n_5 : STD_LOGIC;
  signal lshr_ln_reg_4349_reg_0_i_18_n_5 : STD_LOGIC;
  signal lshr_ln_reg_4349_reg_0_i_19_n_5 : STD_LOGIC;
  signal lshr_ln_reg_4349_reg_0_i_2_n_10 : STD_LOGIC;
  signal lshr_ln_reg_4349_reg_0_i_2_n_11 : STD_LOGIC;
  signal lshr_ln_reg_4349_reg_0_i_2_n_12 : STD_LOGIC;
  signal lshr_ln_reg_4349_reg_0_i_2_n_6 : STD_LOGIC;
  signal lshr_ln_reg_4349_reg_0_i_2_n_7 : STD_LOGIC;
  signal lshr_ln_reg_4349_reg_0_i_2_n_8 : STD_LOGIC;
  signal lshr_ln_reg_4349_reg_0_i_2_n_9 : STD_LOGIC;
  signal lshr_ln_reg_4349_reg_0_i_3_n_10 : STD_LOGIC;
  signal lshr_ln_reg_4349_reg_0_i_3_n_11 : STD_LOGIC;
  signal lshr_ln_reg_4349_reg_0_i_3_n_12 : STD_LOGIC;
  signal lshr_ln_reg_4349_reg_0_i_3_n_5 : STD_LOGIC;
  signal lshr_ln_reg_4349_reg_0_i_3_n_6 : STD_LOGIC;
  signal lshr_ln_reg_4349_reg_0_i_3_n_7 : STD_LOGIC;
  signal lshr_ln_reg_4349_reg_0_i_3_n_8 : STD_LOGIC;
  signal lshr_ln_reg_4349_reg_0_i_3_n_9 : STD_LOGIC;
  signal lshr_ln_reg_4349_reg_0_i_4_n_5 : STD_LOGIC;
  signal lshr_ln_reg_4349_reg_0_i_5_n_5 : STD_LOGIC;
  signal lshr_ln_reg_4349_reg_0_i_6_n_5 : STD_LOGIC;
  signal lshr_ln_reg_4349_reg_0_i_7_n_5 : STD_LOGIC;
  signal lshr_ln_reg_4349_reg_0_i_8_n_5 : STD_LOGIC;
  signal lshr_ln_reg_4349_reg_0_i_9_n_5 : STD_LOGIC;
  signal lshr_ln_reg_4349_reg_0_n_100 : STD_LOGIC;
  signal lshr_ln_reg_4349_reg_0_n_101 : STD_LOGIC;
  signal lshr_ln_reg_4349_reg_0_n_102 : STD_LOGIC;
  signal lshr_ln_reg_4349_reg_0_n_103 : STD_LOGIC;
  signal lshr_ln_reg_4349_reg_0_n_104 : STD_LOGIC;
  signal lshr_ln_reg_4349_reg_0_n_121 : STD_LOGIC;
  signal lshr_ln_reg_4349_reg_0_n_122 : STD_LOGIC;
  signal lshr_ln_reg_4349_reg_0_n_123 : STD_LOGIC;
  signal lshr_ln_reg_4349_reg_0_n_124 : STD_LOGIC;
  signal lshr_ln_reg_4349_reg_0_n_125 : STD_LOGIC;
  signal lshr_ln_reg_4349_reg_0_n_126 : STD_LOGIC;
  signal lshr_ln_reg_4349_reg_0_n_127 : STD_LOGIC;
  signal lshr_ln_reg_4349_reg_0_n_128 : STD_LOGIC;
  signal lshr_ln_reg_4349_reg_0_n_129 : STD_LOGIC;
  signal lshr_ln_reg_4349_reg_0_n_130 : STD_LOGIC;
  signal lshr_ln_reg_4349_reg_0_n_131 : STD_LOGIC;
  signal lshr_ln_reg_4349_reg_0_n_132 : STD_LOGIC;
  signal lshr_ln_reg_4349_reg_0_n_133 : STD_LOGIC;
  signal lshr_ln_reg_4349_reg_0_n_134 : STD_LOGIC;
  signal lshr_ln_reg_4349_reg_0_n_135 : STD_LOGIC;
  signal lshr_ln_reg_4349_reg_0_n_136 : STD_LOGIC;
  signal lshr_ln_reg_4349_reg_0_n_89 : STD_LOGIC;
  signal lshr_ln_reg_4349_reg_0_n_90 : STD_LOGIC;
  signal lshr_ln_reg_4349_reg_0_n_91 : STD_LOGIC;
  signal lshr_ln_reg_4349_reg_0_n_92 : STD_LOGIC;
  signal lshr_ln_reg_4349_reg_0_n_93 : STD_LOGIC;
  signal lshr_ln_reg_4349_reg_0_n_94 : STD_LOGIC;
  signal lshr_ln_reg_4349_reg_0_n_95 : STD_LOGIC;
  signal lshr_ln_reg_4349_reg_0_n_96 : STD_LOGIC;
  signal lshr_ln_reg_4349_reg_0_n_97 : STD_LOGIC;
  signal lshr_ln_reg_4349_reg_0_n_98 : STD_LOGIC;
  signal lshr_ln_reg_4349_reg_0_n_99 : STD_LOGIC;
  signal lshr_ln_reg_4349_reg_1_n_49 : STD_LOGIC;
  signal lshr_ln_reg_4349_reg_1_n_50 : STD_LOGIC;
  signal lshr_ln_reg_4349_reg_1_n_51 : STD_LOGIC;
  signal lshr_ln_reg_4349_reg_1_n_52 : STD_LOGIC;
  signal lshr_ln_reg_4349_reg_1_n_65 : STD_LOGIC;
  signal lshr_ln_reg_4349_reg_1_n_66 : STD_LOGIC;
  signal lshr_ln_reg_4349_reg_1_n_67 : STD_LOGIC;
  signal lshr_ln_reg_4349_reg_1_n_68 : STD_LOGIC;
  signal mac_muladd_16s_16ns_16ns_16_4_1_U82_n_10 : STD_LOGIC;
  signal mac_muladd_16s_16ns_16ns_16_4_1_U82_n_11 : STD_LOGIC;
  signal mac_muladd_16s_16ns_16ns_16_4_1_U82_n_12 : STD_LOGIC;
  signal mac_muladd_16s_16ns_16ns_16_4_1_U82_n_13 : STD_LOGIC;
  signal mac_muladd_16s_16ns_16ns_16_4_1_U82_n_14 : STD_LOGIC;
  signal mac_muladd_16s_16ns_16ns_16_4_1_U82_n_15 : STD_LOGIC;
  signal mac_muladd_16s_16ns_16ns_16_4_1_U82_n_16 : STD_LOGIC;
  signal mac_muladd_16s_16ns_16ns_16_4_1_U82_n_17 : STD_LOGIC;
  signal mac_muladd_16s_16ns_16ns_16_4_1_U82_n_18 : STD_LOGIC;
  signal mac_muladd_16s_16ns_16ns_16_4_1_U82_n_19 : STD_LOGIC;
  signal mac_muladd_16s_16ns_16ns_16_4_1_U82_n_20 : STD_LOGIC;
  signal mac_muladd_16s_16ns_16ns_16_4_1_U82_n_5 : STD_LOGIC;
  signal mac_muladd_16s_16ns_16ns_16_4_1_U82_n_6 : STD_LOGIC;
  signal mac_muladd_16s_16ns_16ns_16_4_1_U82_n_7 : STD_LOGIC;
  signal mac_muladd_16s_16ns_16ns_16_4_1_U82_n_8 : STD_LOGIC;
  signal mac_muladd_16s_16ns_16ns_16_4_1_U82_n_9 : STD_LOGIC;
  signal mac_muladd_16s_16ns_16s_16_4_1_U84_n_10 : STD_LOGIC;
  signal mac_muladd_16s_16ns_16s_16_4_1_U84_n_11 : STD_LOGIC;
  signal mac_muladd_16s_16ns_16s_16_4_1_U84_n_12 : STD_LOGIC;
  signal mac_muladd_16s_16ns_16s_16_4_1_U84_n_13 : STD_LOGIC;
  signal mac_muladd_16s_16ns_16s_16_4_1_U84_n_14 : STD_LOGIC;
  signal mac_muladd_16s_16ns_16s_16_4_1_U84_n_15 : STD_LOGIC;
  signal mac_muladd_16s_16ns_16s_16_4_1_U84_n_16 : STD_LOGIC;
  signal mac_muladd_16s_16ns_16s_16_4_1_U84_n_17 : STD_LOGIC;
  signal mac_muladd_16s_16ns_16s_16_4_1_U84_n_18 : STD_LOGIC;
  signal mac_muladd_16s_16ns_16s_16_4_1_U84_n_19 : STD_LOGIC;
  signal mac_muladd_16s_16ns_16s_16_4_1_U84_n_20 : STD_LOGIC;
  signal mac_muladd_16s_16ns_16s_16_4_1_U84_n_5 : STD_LOGIC;
  signal mac_muladd_16s_16ns_16s_16_4_1_U84_n_6 : STD_LOGIC;
  signal mac_muladd_16s_16ns_16s_16_4_1_U84_n_7 : STD_LOGIC;
  signal mac_muladd_16s_16ns_16s_16_4_1_U84_n_8 : STD_LOGIC;
  signal mac_muladd_16s_16ns_16s_16_4_1_U84_n_9 : STD_LOGIC;
  signal mac_muladd_16s_16s_16ns_16_4_1_U95_n_10 : STD_LOGIC;
  signal mac_muladd_16s_16s_16ns_16_4_1_U95_n_11 : STD_LOGIC;
  signal mac_muladd_16s_16s_16ns_16_4_1_U95_n_12 : STD_LOGIC;
  signal mac_muladd_16s_16s_16ns_16_4_1_U95_n_13 : STD_LOGIC;
  signal mac_muladd_16s_16s_16ns_16_4_1_U95_n_14 : STD_LOGIC;
  signal mac_muladd_16s_16s_16ns_16_4_1_U95_n_15 : STD_LOGIC;
  signal mac_muladd_16s_16s_16ns_16_4_1_U95_n_16 : STD_LOGIC;
  signal mac_muladd_16s_16s_16ns_16_4_1_U95_n_17 : STD_LOGIC;
  signal mac_muladd_16s_16s_16ns_16_4_1_U95_n_18 : STD_LOGIC;
  signal mac_muladd_16s_16s_16ns_16_4_1_U95_n_19 : STD_LOGIC;
  signal mac_muladd_16s_16s_16ns_16_4_1_U95_n_20 : STD_LOGIC;
  signal mac_muladd_16s_16s_16ns_16_4_1_U95_n_5 : STD_LOGIC;
  signal mac_muladd_16s_16s_16ns_16_4_1_U95_n_6 : STD_LOGIC;
  signal mac_muladd_16s_16s_16ns_16_4_1_U95_n_7 : STD_LOGIC;
  signal mac_muladd_16s_16s_16ns_16_4_1_U95_n_8 : STD_LOGIC;
  signal mac_muladd_16s_16s_16ns_16_4_1_U95_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_7s_16s_16_4_1_U92_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_7s_16s_16_4_1_U92_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_7s_16s_16_4_1_U92_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_7s_16s_16_4_1_U92_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_7s_16s_16_4_1_U92_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_7s_16s_16_4_1_U92_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_7s_16s_16_4_1_U92_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_7s_16s_16_4_1_U92_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_7s_16s_16_4_1_U92_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_7s_16s_16_4_1_U92_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_7s_16s_16_4_1_U94_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_7s_16s_16_4_1_U94_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_7s_16s_16_4_1_U94_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_7s_16s_16_4_1_U94_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_7s_16s_16_4_1_U94_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_7s_16s_16_4_1_U94_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_7s_16s_16_4_1_U94_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_7s_16s_16_4_1_U94_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_7s_16s_16_4_1_U94_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_7s_16s_16_4_1_U94_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_8ns_15ns_16_4_1_U91_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_8ns_15ns_16_4_1_U93_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_8s_15ns_16_4_1_U87_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_8s_15ns_16_4_1_U87_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_8s_15ns_16_4_1_U87_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_8s_15ns_16_4_1_U87_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_8s_15ns_16_4_1_U87_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_8s_15ns_16_4_1_U87_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_8s_15ns_16_4_1_U87_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_8s_15ns_16_4_1_U87_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_8s_15ns_16_4_1_U87_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_8s_15ns_16_4_1_U87_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_8s_15ns_16_4_1_U87_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_8s_15ns_16_4_1_U87_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_8s_15ns_16_4_1_U87_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_8s_15ns_16_4_1_U87_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_8s_15ns_16_4_1_U87_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_8s_15ns_16_4_1_U87_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_8s_15ns_16_4_1_U90_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_8s_15ns_16_4_1_U90_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_8s_15ns_16_4_1_U90_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_8s_15ns_16_4_1_U90_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_8s_15ns_16_4_1_U90_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_8s_15ns_16_4_1_U90_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_8s_15ns_16_4_1_U90_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_8s_15ns_16_4_1_U90_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_8s_15ns_16_4_1_U90_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_8s_15ns_16_4_1_U90_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_8s_15ns_16_4_1_U90_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_8s_15ns_16_4_1_U90_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_8s_15ns_16_4_1_U90_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_8s_15ns_16_4_1_U90_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_8s_15ns_16_4_1_U90_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_8s_15ns_16_4_1_U90_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U86_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U86_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U86_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U86_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U86_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U86_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U86_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U86_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U86_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U86_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U86_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U86_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U86_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U86_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U86_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U86_n_25 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U86_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U86_n_27 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U86_n_28 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U86_n_29 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U86_n_30 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U86_n_31 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U86_n_32 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U86_n_33 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U86_n_34 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U86_n_35 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U86_n_36 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U86_n_37 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U86_n_38 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U86_n_39 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U86_n_40 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U86_n_41 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U86_n_42 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U86_n_43 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U86_n_44 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U86_n_45 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U86_n_46 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U86_n_47 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U86_n_48 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U86_n_49 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U86_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U86_n_50 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U86_n_51 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U86_n_52 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U86_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U86_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U86_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U86_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U89_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U89_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U89_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U89_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U89_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U89_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U89_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U89_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U89_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U89_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U89_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U89_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U89_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U89_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U89_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U89_n_25 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U89_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U89_n_27 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U89_n_28 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U89_n_29 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U89_n_30 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U89_n_31 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U89_n_32 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U89_n_33 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U89_n_34 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U89_n_35 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U89_n_36 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U89_n_37 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U89_n_38 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U89_n_39 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U89_n_40 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U89_n_41 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U89_n_42 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U89_n_43 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U89_n_44 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U89_n_45 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U89_n_46 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U89_n_47 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U89_n_48 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U89_n_49 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U89_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U89_n_50 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U89_n_51 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U89_n_52 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U89_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U89_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U89_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U89_n_9 : STD_LOGIC;
  signal mul_8ns_6ns_13_1_1_U80_n_17 : STD_LOGIC;
  signal mul_8ns_6ns_13_1_1_U81_n_10 : STD_LOGIC;
  signal mul_8ns_6ns_13_1_1_U81_n_11 : STD_LOGIC;
  signal mul_8ns_6ns_13_1_1_U81_n_12 : STD_LOGIC;
  signal mul_8ns_6ns_13_1_1_U81_n_13 : STD_LOGIC;
  signal mul_8ns_6ns_13_1_1_U81_n_14 : STD_LOGIC;
  signal mul_8ns_6ns_13_1_1_U81_n_15 : STD_LOGIC;
  signal mul_8ns_6ns_13_1_1_U81_n_16 : STD_LOGIC;
  signal mul_8ns_6ns_13_1_1_U81_n_17 : STD_LOGIC;
  signal mul_8ns_6ns_13_1_1_U81_n_5 : STD_LOGIC;
  signal mul_8ns_6ns_13_1_1_U81_n_6 : STD_LOGIC;
  signal mul_8ns_6ns_13_1_1_U81_n_7 : STD_LOGIC;
  signal mul_8ns_6ns_13_1_1_U81_n_8 : STD_LOGIC;
  signal mul_8ns_6ns_13_1_1_U81_n_9 : STD_LOGIC;
  signal mul_ln1257_2_reg_4245 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal mul_ln1257_2_reg_42450 : STD_LOGIC;
  signal \mul_ln1257_2_reg_4245[12]_i_10_n_5\ : STD_LOGIC;
  signal \mul_ln1257_2_reg_4245[12]_i_6_n_5\ : STD_LOGIC;
  signal \mul_ln1257_2_reg_4245[12]_i_8_n_5\ : STD_LOGIC;
  signal \mul_ln1257_2_reg_4245[12]_i_9_n_5\ : STD_LOGIC;
  signal mul_ln1257_5_reg_4267 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \mul_ln1257_5_reg_4267[12]_i_5_n_5\ : STD_LOGIC;
  signal \mul_ln1257_5_reg_4267[12]_i_7_n_5\ : STD_LOGIC;
  signal \mul_ln1257_5_reg_4267[12]_i_8_n_5\ : STD_LOGIC;
  signal \mul_ln1257_5_reg_4267[12]_i_9_n_5\ : STD_LOGIC;
  signal mul_ln1311_1_reg_44650 : STD_LOGIC;
  signal \mul_ln1311_1_reg_4465_reg_n_5_[19]\ : STD_LOGIC;
  signal \mul_ln1311_1_reg_4465_reg_n_5_[20]\ : STD_LOGIC;
  signal \mul_ln1311_1_reg_4465_reg_n_5_[21]\ : STD_LOGIC;
  signal \mul_ln1311_1_reg_4465_reg_n_5_[22]\ : STD_LOGIC;
  signal \mul_ln1311_1_reg_4465_reg_n_5_[23]\ : STD_LOGIC;
  signal \mul_ln1311_1_reg_4465_reg_n_5_[24]\ : STD_LOGIC;
  signal \mul_ln1311_1_reg_4465_reg_n_5_[25]\ : STD_LOGIC;
  signal \mul_ln1311_1_reg_4465_reg_n_5_[26]\ : STD_LOGIC;
  signal \mul_ln1311_reg_4454_reg_n_5_[19]\ : STD_LOGIC;
  signal \mul_ln1311_reg_4454_reg_n_5_[20]\ : STD_LOGIC;
  signal \mul_ln1311_reg_4454_reg_n_5_[21]\ : STD_LOGIC;
  signal \mul_ln1311_reg_4454_reg_n_5_[22]\ : STD_LOGIC;
  signal \mul_ln1311_reg_4454_reg_n_5_[23]\ : STD_LOGIC;
  signal \mul_ln1311_reg_4454_reg_n_5_[24]\ : STD_LOGIC;
  signal \mul_ln1311_reg_4454_reg_n_5_[25]\ : STD_LOGIC;
  signal \mul_ln1311_reg_4454_reg_n_5_[26]\ : STD_LOGIC;
  signal mul_mul_20s_8ns_28_4_1_U98_n_10 : STD_LOGIC;
  signal mul_mul_20s_8ns_28_4_1_U98_n_11 : STD_LOGIC;
  signal mul_mul_20s_8ns_28_4_1_U98_n_12 : STD_LOGIC;
  signal mul_mul_20s_8ns_28_4_1_U98_n_13 : STD_LOGIC;
  signal mul_mul_20s_8ns_28_4_1_U98_n_14 : STD_LOGIC;
  signal mul_mul_20s_8ns_28_4_1_U98_n_15 : STD_LOGIC;
  signal mul_mul_20s_8ns_28_4_1_U98_n_16 : STD_LOGIC;
  signal mul_mul_20s_8ns_28_4_1_U98_n_17 : STD_LOGIC;
  signal mul_mul_20s_8ns_28_4_1_U98_n_18 : STD_LOGIC;
  signal mul_mul_20s_8ns_28_4_1_U98_n_19 : STD_LOGIC;
  signal mul_mul_20s_8ns_28_4_1_U98_n_20 : STD_LOGIC;
  signal mul_mul_20s_8ns_28_4_1_U98_n_21 : STD_LOGIC;
  signal mul_mul_20s_8ns_28_4_1_U98_n_22 : STD_LOGIC;
  signal mul_mul_20s_8ns_28_4_1_U98_n_23 : STD_LOGIC;
  signal mul_mul_20s_8ns_28_4_1_U98_n_24 : STD_LOGIC;
  signal mul_mul_20s_8ns_28_4_1_U98_n_25 : STD_LOGIC;
  signal mul_mul_20s_8ns_28_4_1_U98_n_26 : STD_LOGIC;
  signal mul_mul_20s_8ns_28_4_1_U98_n_27 : STD_LOGIC;
  signal mul_mul_20s_8ns_28_4_1_U98_n_28 : STD_LOGIC;
  signal mul_mul_20s_8ns_28_4_1_U98_n_29 : STD_LOGIC;
  signal mul_mul_20s_8ns_28_4_1_U98_n_30 : STD_LOGIC;
  signal mul_mul_20s_8ns_28_4_1_U98_n_31 : STD_LOGIC;
  signal mul_mul_20s_8ns_28_4_1_U98_n_32 : STD_LOGIC;
  signal mul_mul_20s_8ns_28_4_1_U98_n_5 : STD_LOGIC;
  signal mul_mul_20s_8ns_28_4_1_U98_n_6 : STD_LOGIC;
  signal mul_mul_20s_8ns_28_4_1_U98_n_7 : STD_LOGIC;
  signal mul_mul_20s_8ns_28_4_1_U98_n_8 : STD_LOGIC;
  signal mul_mul_20s_8ns_28_4_1_U98_n_9 : STD_LOGIC;
  signal mul_mul_20s_8ns_28_4_1_U99_n_10 : STD_LOGIC;
  signal mul_mul_20s_8ns_28_4_1_U99_n_11 : STD_LOGIC;
  signal mul_mul_20s_8ns_28_4_1_U99_n_12 : STD_LOGIC;
  signal mul_mul_20s_8ns_28_4_1_U99_n_13 : STD_LOGIC;
  signal mul_mul_20s_8ns_28_4_1_U99_n_14 : STD_LOGIC;
  signal mul_mul_20s_8ns_28_4_1_U99_n_15 : STD_LOGIC;
  signal mul_mul_20s_8ns_28_4_1_U99_n_16 : STD_LOGIC;
  signal mul_mul_20s_8ns_28_4_1_U99_n_17 : STD_LOGIC;
  signal mul_mul_20s_8ns_28_4_1_U99_n_18 : STD_LOGIC;
  signal mul_mul_20s_8ns_28_4_1_U99_n_19 : STD_LOGIC;
  signal mul_mul_20s_8ns_28_4_1_U99_n_20 : STD_LOGIC;
  signal mul_mul_20s_8ns_28_4_1_U99_n_21 : STD_LOGIC;
  signal mul_mul_20s_8ns_28_4_1_U99_n_22 : STD_LOGIC;
  signal mul_mul_20s_8ns_28_4_1_U99_n_23 : STD_LOGIC;
  signal mul_mul_20s_8ns_28_4_1_U99_n_24 : STD_LOGIC;
  signal mul_mul_20s_8ns_28_4_1_U99_n_25 : STD_LOGIC;
  signal mul_mul_20s_8ns_28_4_1_U99_n_26 : STD_LOGIC;
  signal mul_mul_20s_8ns_28_4_1_U99_n_27 : STD_LOGIC;
  signal mul_mul_20s_8ns_28_4_1_U99_n_28 : STD_LOGIC;
  signal mul_mul_20s_8ns_28_4_1_U99_n_29 : STD_LOGIC;
  signal mul_mul_20s_8ns_28_4_1_U99_n_30 : STD_LOGIC;
  signal mul_mul_20s_8ns_28_4_1_U99_n_31 : STD_LOGIC;
  signal mul_mul_20s_8ns_28_4_1_U99_n_32 : STD_LOGIC;
  signal mul_mul_20s_8ns_28_4_1_U99_n_5 : STD_LOGIC;
  signal mul_mul_20s_8ns_28_4_1_U99_n_6 : STD_LOGIC;
  signal mul_mul_20s_8ns_28_4_1_U99_n_7 : STD_LOGIC;
  signal mul_mul_20s_8ns_28_4_1_U99_n_8 : STD_LOGIC;
  signal mul_mul_20s_8ns_28_4_1_U99_n_9 : STD_LOGIC;
  signal or_ln691_2_fu_2457_p2 : STD_LOGIC;
  signal or_ln691_2_reg_4394 : STD_LOGIC;
  signal \or_ln691_2_reg_4394[0]_i_1_n_5\ : STD_LOGIC;
  signal or_ln691_2_reg_4394_pp0_iter12_reg : STD_LOGIC;
  signal or_ln691_2_reg_4394_pp0_iter13_reg : STD_LOGIC;
  signal or_ln691_6_fu_2494_p2 : STD_LOGIC;
  signal or_ln691_6_reg_4401 : STD_LOGIC;
  signal or_ln691_6_reg_4401_pp0_iter12_reg : STD_LOGIC;
  signal or_ln691_6_reg_4401_pp0_iter13_reg : STD_LOGIC;
  signal outpix_val_V_10_fu_502 : STD_LOGIC;
  signal \outpix_val_V_10_fu_502[0]_i_2_n_5\ : STD_LOGIC;
  signal \outpix_val_V_10_fu_502[1]_i_2_n_5\ : STD_LOGIC;
  signal \outpix_val_V_10_fu_502[2]_i_2_n_5\ : STD_LOGIC;
  signal \outpix_val_V_10_fu_502[3]_i_2_n_5\ : STD_LOGIC;
  signal \outpix_val_V_10_fu_502[4]_i_2_n_5\ : STD_LOGIC;
  signal \outpix_val_V_10_fu_502[5]_i_2_n_5\ : STD_LOGIC;
  signal \outpix_val_V_10_fu_502[6]_i_2_n_5\ : STD_LOGIC;
  signal \outpix_val_V_10_fu_502[7]_i_2_n_5\ : STD_LOGIC;
  signal \^outpix_val_v_10_fu_502_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \outpix_val_V_11_fu_506[0]_i_2_n_5\ : STD_LOGIC;
  signal \outpix_val_V_11_fu_506[1]_i_2_n_5\ : STD_LOGIC;
  signal \outpix_val_V_11_fu_506[2]_i_2_n_5\ : STD_LOGIC;
  signal \outpix_val_V_11_fu_506[3]_i_2_n_5\ : STD_LOGIC;
  signal \outpix_val_V_11_fu_506[4]_i_2_n_5\ : STD_LOGIC;
  signal \outpix_val_V_11_fu_506[5]_i_2_n_5\ : STD_LOGIC;
  signal \outpix_val_V_11_fu_506[6]_i_2_n_5\ : STD_LOGIC;
  signal \outpix_val_V_11_fu_506[7]_i_2_n_5\ : STD_LOGIC;
  signal \^outpix_val_v_11_fu_506_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal outpix_val_V_23_reg_44490 : STD_LOGIC;
  signal outpix_val_V_41_reg_4536 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal outpix_val_V_41_reg_45360 : STD_LOGIC;
  signal outpix_val_V_42_reg_4530 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal outpix_val_V_43_reg_4524 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal outpix_val_V_44_reg_4518 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal outpix_val_V_45_reg_4512 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal outpix_val_V_46_reg_4506 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal outpix_val_V_51_reg_4329 : STD_LOGIC;
  signal outpix_val_V_51_reg_43290 : STD_LOGIC;
  signal \outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[0]_srl4_n_5\ : STD_LOGIC;
  signal \outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[1]_srl4_n_5\ : STD_LOGIC;
  signal \outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[2]_srl4_n_5\ : STD_LOGIC;
  signal \outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[3]_srl4_n_5\ : STD_LOGIC;
  signal \outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[4]_srl4_n_5\ : STD_LOGIC;
  signal \outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[5]_srl4_n_5\ : STD_LOGIC;
  signal \outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[6]_srl4_n_5\ : STD_LOGIC;
  signal \outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[7]_srl4_n_5\ : STD_LOGIC;
  signal \outpix_val_V_51_reg_4329_reg_n_5_[0]\ : STD_LOGIC;
  signal \outpix_val_V_51_reg_4329_reg_n_5_[1]\ : STD_LOGIC;
  signal \outpix_val_V_51_reg_4329_reg_n_5_[2]\ : STD_LOGIC;
  signal \outpix_val_V_51_reg_4329_reg_n_5_[3]\ : STD_LOGIC;
  signal \outpix_val_V_51_reg_4329_reg_n_5_[4]\ : STD_LOGIC;
  signal \outpix_val_V_51_reg_4329_reg_n_5_[5]\ : STD_LOGIC;
  signal \outpix_val_V_51_reg_4329_reg_n_5_[6]\ : STD_LOGIC;
  signal \outpix_val_V_51_reg_4329_reg_n_5_[7]\ : STD_LOGIC;
  signal outpix_val_V_52_reg_4334 : STD_LOGIC;
  signal \outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[0]_srl4_n_5\ : STD_LOGIC;
  signal \outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[1]_srl4_n_5\ : STD_LOGIC;
  signal \outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[2]_srl4_n_5\ : STD_LOGIC;
  signal \outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[3]_srl4_n_5\ : STD_LOGIC;
  signal \outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[4]_srl4_n_5\ : STD_LOGIC;
  signal \outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[5]_srl4_n_5\ : STD_LOGIC;
  signal \outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[6]_srl4_n_5\ : STD_LOGIC;
  signal \outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[7]_srl4_n_5\ : STD_LOGIC;
  signal outpix_val_V_52_reg_4334_pp0_iter12_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \outpix_val_V_52_reg_4334_reg_n_5_[0]\ : STD_LOGIC;
  signal \outpix_val_V_52_reg_4334_reg_n_5_[1]\ : STD_LOGIC;
  signal \outpix_val_V_52_reg_4334_reg_n_5_[2]\ : STD_LOGIC;
  signal \outpix_val_V_52_reg_4334_reg_n_5_[3]\ : STD_LOGIC;
  signal \outpix_val_V_52_reg_4334_reg_n_5_[4]\ : STD_LOGIC;
  signal \outpix_val_V_52_reg_4334_reg_n_5_[5]\ : STD_LOGIC;
  signal \outpix_val_V_52_reg_4334_reg_n_5_[6]\ : STD_LOGIC;
  signal \outpix_val_V_52_reg_4334_reg_n_5_[7]\ : STD_LOGIC;
  signal outpix_val_V_54_reg_4339 : STD_LOGIC;
  signal \outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[0]_srl4_n_5\ : STD_LOGIC;
  signal \outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[1]_srl4_n_5\ : STD_LOGIC;
  signal \outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[2]_srl4_n_5\ : STD_LOGIC;
  signal \outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[3]_srl4_n_5\ : STD_LOGIC;
  signal \outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[4]_srl4_n_5\ : STD_LOGIC;
  signal \outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[5]_srl4_n_5\ : STD_LOGIC;
  signal \outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[6]_srl4_n_5\ : STD_LOGIC;
  signal \outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[7]_srl4_n_5\ : STD_LOGIC;
  signal outpix_val_V_54_reg_4339_pp0_iter12_reg : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \outpix_val_V_54_reg_4339_reg_n_5_[0]\ : STD_LOGIC;
  signal \outpix_val_V_54_reg_4339_reg_n_5_[1]\ : STD_LOGIC;
  signal \outpix_val_V_54_reg_4339_reg_n_5_[2]\ : STD_LOGIC;
  signal \outpix_val_V_54_reg_4339_reg_n_5_[3]\ : STD_LOGIC;
  signal \outpix_val_V_54_reg_4339_reg_n_5_[4]\ : STD_LOGIC;
  signal \outpix_val_V_54_reg_4339_reg_n_5_[5]\ : STD_LOGIC;
  signal \outpix_val_V_54_reg_4339_reg_n_5_[6]\ : STD_LOGIC;
  signal \outpix_val_V_54_reg_4339_reg_n_5_[7]\ : STD_LOGIC;
  signal outpix_val_V_55_reg_4344 : STD_LOGIC;
  signal \outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[0]_srl4_n_5\ : STD_LOGIC;
  signal \outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[1]_srl4_n_5\ : STD_LOGIC;
  signal \outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[2]_srl4_n_5\ : STD_LOGIC;
  signal \outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[3]_srl4_n_5\ : STD_LOGIC;
  signal \outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[4]_srl4_n_5\ : STD_LOGIC;
  signal \outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[5]_srl4_n_5\ : STD_LOGIC;
  signal \outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[6]_srl4_n_5\ : STD_LOGIC;
  signal \outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[7]_srl4_n_5\ : STD_LOGIC;
  signal outpix_val_V_55_reg_4344_pp0_iter12_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \outpix_val_V_55_reg_4344_reg_n_5_[0]\ : STD_LOGIC;
  signal \outpix_val_V_55_reg_4344_reg_n_5_[1]\ : STD_LOGIC;
  signal \outpix_val_V_55_reg_4344_reg_n_5_[2]\ : STD_LOGIC;
  signal \outpix_val_V_55_reg_4344_reg_n_5_[3]\ : STD_LOGIC;
  signal \outpix_val_V_55_reg_4344_reg_n_5_[4]\ : STD_LOGIC;
  signal \outpix_val_V_55_reg_4344_reg_n_5_[5]\ : STD_LOGIC;
  signal \outpix_val_V_55_reg_4344_reg_n_5_[6]\ : STD_LOGIC;
  signal \outpix_val_V_55_reg_4344_reg_n_5_[7]\ : STD_LOGIC;
  signal \outpix_val_V_6_fu_486[0]_i_2_n_5\ : STD_LOGIC;
  signal \outpix_val_V_6_fu_486[1]_i_2_n_5\ : STD_LOGIC;
  signal \outpix_val_V_6_fu_486[2]_i_2_n_5\ : STD_LOGIC;
  signal \outpix_val_V_6_fu_486[3]_i_2_n_5\ : STD_LOGIC;
  signal \outpix_val_V_6_fu_486[4]_i_2_n_5\ : STD_LOGIC;
  signal \outpix_val_V_6_fu_486[5]_i_2_n_5\ : STD_LOGIC;
  signal \outpix_val_V_6_fu_486[6]_i_2_n_5\ : STD_LOGIC;
  signal \outpix_val_V_6_fu_486[7]_i_3_n_5\ : STD_LOGIC;
  signal \^outpix_val_v_6_fu_486_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal outpix_val_V_75_fu_3394_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal outpix_val_V_75_reg_4712 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal outpix_val_V_75_reg_47120 : STD_LOGIC;
  signal \outpix_val_V_75_reg_4712[4]_i_2_n_5\ : STD_LOGIC;
  signal \outpix_val_V_75_reg_4712[5]_i_2_n_5\ : STD_LOGIC;
  signal \outpix_val_V_75_reg_4712[7]_i_3_n_5\ : STD_LOGIC;
  signal \outpix_val_V_75_reg_4712[7]_i_4_n_5\ : STD_LOGIC;
  signal outpix_val_V_76_fu_3429_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal outpix_val_V_76_reg_4717 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \outpix_val_V_76_reg_4717[4]_i_2_n_5\ : STD_LOGIC;
  signal \outpix_val_V_76_reg_4717[5]_i_2_n_5\ : STD_LOGIC;
  signal \outpix_val_V_76_reg_4717[7]_i_2_n_5\ : STD_LOGIC;
  signal \outpix_val_V_76_reg_4717[7]_i_3_n_5\ : STD_LOGIC;
  signal \outpix_val_V_7_fu_490[0]_i_2_n_5\ : STD_LOGIC;
  signal \outpix_val_V_7_fu_490[1]_i_2_n_5\ : STD_LOGIC;
  signal \outpix_val_V_7_fu_490[2]_i_2_n_5\ : STD_LOGIC;
  signal \outpix_val_V_7_fu_490[3]_i_2_n_5\ : STD_LOGIC;
  signal \outpix_val_V_7_fu_490[4]_i_2_n_5\ : STD_LOGIC;
  signal \outpix_val_V_7_fu_490[5]_i_2_n_5\ : STD_LOGIC;
  signal \outpix_val_V_7_fu_490[6]_i_2_n_5\ : STD_LOGIC;
  signal \outpix_val_V_7_fu_490[7]_i_2_n_5\ : STD_LOGIC;
  signal \^outpix_val_v_7_fu_490_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal outpix_val_V_81_reg_1358 : STD_LOGIC;
  signal \outpix_val_V_81_reg_1358[0]_i_1_n_5\ : STD_LOGIC;
  signal \outpix_val_V_81_reg_1358[1]_i_1_n_5\ : STD_LOGIC;
  signal \outpix_val_V_81_reg_1358[2]_i_1_n_5\ : STD_LOGIC;
  signal \outpix_val_V_81_reg_1358[3]_i_1_n_5\ : STD_LOGIC;
  signal \outpix_val_V_81_reg_1358[4]_i_1_n_5\ : STD_LOGIC;
  signal \outpix_val_V_81_reg_1358[5]_i_1_n_5\ : STD_LOGIC;
  signal \outpix_val_V_81_reg_1358[6]_i_1_n_5\ : STD_LOGIC;
  signal \outpix_val_V_81_reg_1358[7]_i_2_n_5\ : STD_LOGIC;
  signal \outpix_val_V_82_reg_1347[0]_i_1_n_5\ : STD_LOGIC;
  signal \outpix_val_V_82_reg_1347[1]_i_1_n_5\ : STD_LOGIC;
  signal \outpix_val_V_82_reg_1347[2]_i_1_n_5\ : STD_LOGIC;
  signal \outpix_val_V_82_reg_1347[3]_i_1_n_5\ : STD_LOGIC;
  signal \outpix_val_V_82_reg_1347[4]_i_1_n_5\ : STD_LOGIC;
  signal \outpix_val_V_82_reg_1347[5]_i_1_n_5\ : STD_LOGIC;
  signal \outpix_val_V_82_reg_1347[6]_i_1_n_5\ : STD_LOGIC;
  signal \outpix_val_V_82_reg_1347[7]_i_1_n_5\ : STD_LOGIC;
  signal \outpix_val_V_83_reg_1336[0]_i_1_n_5\ : STD_LOGIC;
  signal \outpix_val_V_83_reg_1336[1]_i_1_n_5\ : STD_LOGIC;
  signal \outpix_val_V_83_reg_1336[2]_i_1_n_5\ : STD_LOGIC;
  signal \outpix_val_V_83_reg_1336[3]_i_1_n_5\ : STD_LOGIC;
  signal \outpix_val_V_83_reg_1336[4]_i_1_n_5\ : STD_LOGIC;
  signal \outpix_val_V_83_reg_1336[5]_i_1_n_5\ : STD_LOGIC;
  signal \outpix_val_V_83_reg_1336[6]_i_1_n_5\ : STD_LOGIC;
  signal \outpix_val_V_83_reg_1336[7]_i_1_n_5\ : STD_LOGIC;
  signal \outpix_val_V_84_reg_1325[0]_i_1_n_5\ : STD_LOGIC;
  signal \outpix_val_V_84_reg_1325[1]_i_1_n_5\ : STD_LOGIC;
  signal \outpix_val_V_84_reg_1325[2]_i_1_n_5\ : STD_LOGIC;
  signal \outpix_val_V_84_reg_1325[3]_i_1_n_5\ : STD_LOGIC;
  signal \outpix_val_V_84_reg_1325[4]_i_1_n_5\ : STD_LOGIC;
  signal \outpix_val_V_84_reg_1325[5]_i_1_n_5\ : STD_LOGIC;
  signal \outpix_val_V_84_reg_1325[6]_i_1_n_5\ : STD_LOGIC;
  signal \outpix_val_V_84_reg_1325[7]_i_1_n_5\ : STD_LOGIC;
  signal \outpix_val_V_85_reg_1314[0]_i_1_n_5\ : STD_LOGIC;
  signal \outpix_val_V_85_reg_1314[1]_i_1_n_5\ : STD_LOGIC;
  signal \outpix_val_V_85_reg_1314[2]_i_1_n_5\ : STD_LOGIC;
  signal \outpix_val_V_85_reg_1314[3]_i_1_n_5\ : STD_LOGIC;
  signal \outpix_val_V_85_reg_1314[4]_i_1_n_5\ : STD_LOGIC;
  signal \outpix_val_V_85_reg_1314[5]_i_1_n_5\ : STD_LOGIC;
  signal \outpix_val_V_85_reg_1314[6]_i_1_n_5\ : STD_LOGIC;
  signal \outpix_val_V_85_reg_1314[7]_i_1_n_5\ : STD_LOGIC;
  signal \outpix_val_V_86_reg_1303[0]_i_1_n_5\ : STD_LOGIC;
  signal \outpix_val_V_86_reg_1303[1]_i_1_n_5\ : STD_LOGIC;
  signal \outpix_val_V_86_reg_1303[2]_i_1_n_5\ : STD_LOGIC;
  signal \outpix_val_V_86_reg_1303[3]_i_1_n_5\ : STD_LOGIC;
  signal \outpix_val_V_86_reg_1303[4]_i_1_n_5\ : STD_LOGIC;
  signal \outpix_val_V_86_reg_1303[5]_i_1_n_5\ : STD_LOGIC;
  signal \outpix_val_V_86_reg_1303[6]_i_1_n_5\ : STD_LOGIC;
  signal \outpix_val_V_86_reg_1303[7]_i_1_n_5\ : STD_LOGIC;
  signal \outpix_val_V_8_fu_494[0]_i_2_n_5\ : STD_LOGIC;
  signal \outpix_val_V_8_fu_494[1]_i_2_n_5\ : STD_LOGIC;
  signal \outpix_val_V_8_fu_494[2]_i_2_n_5\ : STD_LOGIC;
  signal \outpix_val_V_8_fu_494[3]_i_2_n_5\ : STD_LOGIC;
  signal \outpix_val_V_8_fu_494[4]_i_2_n_5\ : STD_LOGIC;
  signal \outpix_val_V_8_fu_494[5]_i_2_n_5\ : STD_LOGIC;
  signal \outpix_val_V_8_fu_494[6]_i_2_n_5\ : STD_LOGIC;
  signal \outpix_val_V_8_fu_494[7]_i_2_n_5\ : STD_LOGIC;
  signal \^outpix_val_v_8_fu_494_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \outpix_val_V_9_fu_498[0]_i_2_n_5\ : STD_LOGIC;
  signal \outpix_val_V_9_fu_498[1]_i_2_n_5\ : STD_LOGIC;
  signal \outpix_val_V_9_fu_498[2]_i_2_n_5\ : STD_LOGIC;
  signal \outpix_val_V_9_fu_498[3]_i_2_n_5\ : STD_LOGIC;
  signal \outpix_val_V_9_fu_498[4]_i_2_n_5\ : STD_LOGIC;
  signal \outpix_val_V_9_fu_498[5]_i_2_n_5\ : STD_LOGIC;
  signal \outpix_val_V_9_fu_498[6]_i_2_n_5\ : STD_LOGIC;
  signal \outpix_val_V_9_fu_498[7]_i_2_n_5\ : STD_LOGIC;
  signal \^outpix_val_v_9_fu_498_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal q0_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal q0_reg_0_sn_1 : STD_LOGIC;
  signal q0_reg_2_sn_1 : STD_LOGIC;
  signal q0_reg_6_sn_1 : STD_LOGIC;
  signal q1_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^q1_reg_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal q1_reg_2_sn_1 : STD_LOGIC;
  signal q1_reg_6_sn_1 : STD_LOGIC;
  signal q2_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal q3_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^q3_reg_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^q3_reg_1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal q4_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^q4_reg_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal q5_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^rserie_v_reg[27]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^rserie_v_reg[4]__0_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rSerie_V_reg[5]_srl8_n_5\ : STD_LOGIC;
  signal \rSerie_V_reg[6]_srl8_n_5\ : STD_LOGIC;
  signal \rSerie_V_reg_n_5_[2]\ : STD_LOGIC;
  signal r_1_reg_4166 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal r_1_reg_41660 : STD_LOGIC;
  signal \r_1_reg_4166[7]_i_1_n_5\ : STD_LOGIC;
  signal r_reg_4143 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \r_reg_4143[7]_i_1_n_5\ : STD_LOGIC;
  signal \^rampstart_load_reg_1167_reg[0]\ : STD_LOGIC;
  signal \^rampstart_load_reg_1167_reg[1]\ : STD_LOGIC;
  signal \^rampstart_load_reg_1167_reg[2]\ : STD_LOGIC;
  signal \^rampstart_load_reg_1167_reg[4]_0\ : STD_LOGIC;
  signal \^rampstart_load_reg_1167_reg[5]\ : STD_LOGIC;
  signal \^rampstart_load_reg_1167_reg[6]\ : STD_LOGIC;
  signal \^rampstart_load_reg_1167_reg[7]\ : STD_LOGIC;
  signal \^rampval_2_loc_0_fu_258_reg[7]\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \rampVal_2_new_0_fu_262[7]_i_3_n_5\ : STD_LOGIC;
  signal \^rampval_3_loc_0_fu_302_reg[7]\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \rampVal_3_new_0_fu_306[5]_i_2_n_5\ : STD_LOGIC;
  signal \rampVal_3_new_0_fu_306[7]_i_4_n_5\ : STD_LOGIC;
  signal \rampVal_loc_0_fu_298[1]_i_2_n_5\ : STD_LOGIC;
  signal \rampVal_loc_0_fu_298[2]_i_2_n_5\ : STD_LOGIC;
  signal \rampVal_loc_0_fu_298[3]_i_2_n_5\ : STD_LOGIC;
  signal \rampVal_loc_0_fu_298[4]_i_2_n_5\ : STD_LOGIC;
  signal \rampVal_loc_0_fu_298[7]_i_3_n_5\ : STD_LOGIC;
  signal \rampVal_loc_0_fu_298[7]_i_4_n_5\ : STD_LOGIC;
  signal sub_ln1311_2_fu_2727_p2 : STD_LOGIC_VECTOR ( 26 downto 19 );
  signal sub_ln1311_fu_2708_p2 : STD_LOGIC_VECTOR ( 26 downto 19 );
  signal sub_ln229_1_reg_4138 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \sub_ln229_1_reg_4138[10]_i_1_n_5\ : STD_LOGIC;
  signal sub_ln229_reg_4129 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \sub_ln229_reg_4129[10]_i_1_n_5\ : STD_LOGIC;
  signal tmp_13_reg_4289 : STD_LOGIC;
  signal tmp_13_reg_42890 : STD_LOGIC;
  signal tmp_14_reg_4294 : STD_LOGIC;
  signal tmp_15_reg_4424 : STD_LOGIC;
  signal tmp_15_reg_44240 : STD_LOGIC;
  signal tmp_19_reg_4309 : STD_LOGIC;
  signal tmp_20_reg_4314 : STD_LOGIC;
  signal tmp_21_reg_4434 : STD_LOGIC;
  signal tmp_27_fu_3102_p3 : STD_LOGIC;
  signal tmp_29_fu_3150_p3 : STD_LOGIC;
  signal tmp_31_fu_3365_p3 : STD_LOGIC;
  signal tmp_32_fu_3400_p3 : STD_LOGIC;
  signal tpgBarSelYuv_u_U_n_5 : STD_LOGIC;
  signal tpgBarSelYuv_u_U_n_6 : STD_LOGIC;
  signal tpgBarSelYuv_u_U_n_8 : STD_LOGIC;
  signal tpgBarSelYuv_u_ce0 : STD_LOGIC;
  signal tpgBarSelYuv_u_q0 : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal tpgBarSelYuv_u_q1 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tpgBarSelYuv_v_U_n_10 : STD_LOGIC;
  signal tpgBarSelYuv_v_U_n_11 : STD_LOGIC;
  signal tpgBarSelYuv_v_U_n_12 : STD_LOGIC;
  signal tpgBarSelYuv_v_U_n_13 : STD_LOGIC;
  signal tpgBarSelYuv_v_U_n_14 : STD_LOGIC;
  signal tpgBarSelYuv_v_U_n_15 : STD_LOGIC;
  signal tpgBarSelYuv_v_U_n_16 : STD_LOGIC;
  signal tpgBarSelYuv_v_U_n_17 : STD_LOGIC;
  signal tpgBarSelYuv_v_U_n_18 : STD_LOGIC;
  signal tpgBarSelYuv_v_U_n_19 : STD_LOGIC;
  signal tpgBarSelYuv_v_U_n_20 : STD_LOGIC;
  signal tpgBarSelYuv_v_U_n_21 : STD_LOGIC;
  signal tpgBarSelYuv_v_U_n_22 : STD_LOGIC;
  signal tpgBarSelYuv_v_U_n_9 : STD_LOGIC;
  signal tpgBarSelYuv_v_q0 : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tpgBarSelYuv_v_q1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal tpgBarSelYuv_y_U_n_13 : STD_LOGIC;
  signal tpgBarSelYuv_y_U_n_14 : STD_LOGIC;
  signal tpgBarSelYuv_y_U_n_5 : STD_LOGIC;
  signal tpgBarSelYuv_y_q0 : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tpgSinTableArray_9bit_ce0 : STD_LOGIC;
  signal tpgSinTableArray_9bit_load_1_reg_4095 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tpgSinTableArray_9bit_load_1_reg_40950 : STD_LOGIC;
  signal tpgSinTableArray_9bit_load_3_reg_4105 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tpgSinTableArray_9bit_load_4_reg_4115 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tpgSinTableArray_9bit_load_reg_4085 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tpgSinTableArray_ce0 : STD_LOGIC;
  signal trunc_ln1311_1_reg_4460 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \trunc_ln1311_1_reg_4460[4]_i_10_n_5\ : STD_LOGIC;
  signal \trunc_ln1311_1_reg_4460[4]_i_12_n_5\ : STD_LOGIC;
  signal \trunc_ln1311_1_reg_4460[4]_i_13_n_5\ : STD_LOGIC;
  signal \trunc_ln1311_1_reg_4460[4]_i_14_n_5\ : STD_LOGIC;
  signal \trunc_ln1311_1_reg_4460[4]_i_15_n_5\ : STD_LOGIC;
  signal \trunc_ln1311_1_reg_4460[4]_i_16_n_5\ : STD_LOGIC;
  signal \trunc_ln1311_1_reg_4460[4]_i_17_n_5\ : STD_LOGIC;
  signal \trunc_ln1311_1_reg_4460[4]_i_18_n_5\ : STD_LOGIC;
  signal \trunc_ln1311_1_reg_4460[4]_i_19_n_5\ : STD_LOGIC;
  signal \trunc_ln1311_1_reg_4460[4]_i_20_n_5\ : STD_LOGIC;
  signal \trunc_ln1311_1_reg_4460[4]_i_21_n_5\ : STD_LOGIC;
  signal \trunc_ln1311_1_reg_4460[4]_i_22_n_5\ : STD_LOGIC;
  signal \trunc_ln1311_1_reg_4460[4]_i_23_n_5\ : STD_LOGIC;
  signal \trunc_ln1311_1_reg_4460[4]_i_24_n_5\ : STD_LOGIC;
  signal \trunc_ln1311_1_reg_4460[4]_i_25_n_5\ : STD_LOGIC;
  signal \trunc_ln1311_1_reg_4460[4]_i_26_n_5\ : STD_LOGIC;
  signal \trunc_ln1311_1_reg_4460[4]_i_3_n_5\ : STD_LOGIC;
  signal \trunc_ln1311_1_reg_4460[4]_i_4_n_5\ : STD_LOGIC;
  signal \trunc_ln1311_1_reg_4460[4]_i_5_n_5\ : STD_LOGIC;
  signal \trunc_ln1311_1_reg_4460[4]_i_6_n_5\ : STD_LOGIC;
  signal \trunc_ln1311_1_reg_4460[4]_i_7_n_5\ : STD_LOGIC;
  signal \trunc_ln1311_1_reg_4460[4]_i_8_n_5\ : STD_LOGIC;
  signal \trunc_ln1311_1_reg_4460[4]_i_9_n_5\ : STD_LOGIC;
  signal \trunc_ln1311_1_reg_4460[7]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln1311_1_reg_4460[7]_i_3_n_5\ : STD_LOGIC;
  signal \trunc_ln1311_1_reg_4460[7]_i_4_n_5\ : STD_LOGIC;
  signal \trunc_ln1311_1_reg_4460_reg[4]_i_11_n_10\ : STD_LOGIC;
  signal \trunc_ln1311_1_reg_4460_reg[4]_i_11_n_11\ : STD_LOGIC;
  signal \trunc_ln1311_1_reg_4460_reg[4]_i_11_n_12\ : STD_LOGIC;
  signal \trunc_ln1311_1_reg_4460_reg[4]_i_11_n_5\ : STD_LOGIC;
  signal \trunc_ln1311_1_reg_4460_reg[4]_i_11_n_6\ : STD_LOGIC;
  signal \trunc_ln1311_1_reg_4460_reg[4]_i_11_n_7\ : STD_LOGIC;
  signal \trunc_ln1311_1_reg_4460_reg[4]_i_11_n_8\ : STD_LOGIC;
  signal \trunc_ln1311_1_reg_4460_reg[4]_i_11_n_9\ : STD_LOGIC;
  signal \trunc_ln1311_1_reg_4460_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \trunc_ln1311_1_reg_4460_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \trunc_ln1311_1_reg_4460_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \trunc_ln1311_1_reg_4460_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln1311_1_reg_4460_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \trunc_ln1311_1_reg_4460_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \trunc_ln1311_1_reg_4460_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \trunc_ln1311_1_reg_4460_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \trunc_ln1311_1_reg_4460_reg[4]_i_2_n_10\ : STD_LOGIC;
  signal \trunc_ln1311_1_reg_4460_reg[4]_i_2_n_11\ : STD_LOGIC;
  signal \trunc_ln1311_1_reg_4460_reg[4]_i_2_n_12\ : STD_LOGIC;
  signal \trunc_ln1311_1_reg_4460_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln1311_1_reg_4460_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \trunc_ln1311_1_reg_4460_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \trunc_ln1311_1_reg_4460_reg[4]_i_2_n_8\ : STD_LOGIC;
  signal \trunc_ln1311_1_reg_4460_reg[4]_i_2_n_9\ : STD_LOGIC;
  signal \trunc_ln1311_1_reg_4460_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \trunc_ln1311_1_reg_4460_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal trunc_ln1311_4_reg_4471 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \trunc_ln1311_4_reg_4471[4]_i_10_n_5\ : STD_LOGIC;
  signal \trunc_ln1311_4_reg_4471[4]_i_12_n_5\ : STD_LOGIC;
  signal \trunc_ln1311_4_reg_4471[4]_i_13_n_5\ : STD_LOGIC;
  signal \trunc_ln1311_4_reg_4471[4]_i_14_n_5\ : STD_LOGIC;
  signal \trunc_ln1311_4_reg_4471[4]_i_15_n_5\ : STD_LOGIC;
  signal \trunc_ln1311_4_reg_4471[4]_i_16_n_5\ : STD_LOGIC;
  signal \trunc_ln1311_4_reg_4471[4]_i_17_n_5\ : STD_LOGIC;
  signal \trunc_ln1311_4_reg_4471[4]_i_18_n_5\ : STD_LOGIC;
  signal \trunc_ln1311_4_reg_4471[4]_i_19_n_5\ : STD_LOGIC;
  signal \trunc_ln1311_4_reg_4471[4]_i_20_n_5\ : STD_LOGIC;
  signal \trunc_ln1311_4_reg_4471[4]_i_21_n_5\ : STD_LOGIC;
  signal \trunc_ln1311_4_reg_4471[4]_i_22_n_5\ : STD_LOGIC;
  signal \trunc_ln1311_4_reg_4471[4]_i_23_n_5\ : STD_LOGIC;
  signal \trunc_ln1311_4_reg_4471[4]_i_24_n_5\ : STD_LOGIC;
  signal \trunc_ln1311_4_reg_4471[4]_i_25_n_5\ : STD_LOGIC;
  signal \trunc_ln1311_4_reg_4471[4]_i_26_n_5\ : STD_LOGIC;
  signal \trunc_ln1311_4_reg_4471[4]_i_3_n_5\ : STD_LOGIC;
  signal \trunc_ln1311_4_reg_4471[4]_i_4_n_5\ : STD_LOGIC;
  signal \trunc_ln1311_4_reg_4471[4]_i_5_n_5\ : STD_LOGIC;
  signal \trunc_ln1311_4_reg_4471[4]_i_6_n_5\ : STD_LOGIC;
  signal \trunc_ln1311_4_reg_4471[4]_i_7_n_5\ : STD_LOGIC;
  signal \trunc_ln1311_4_reg_4471[4]_i_8_n_5\ : STD_LOGIC;
  signal \trunc_ln1311_4_reg_4471[4]_i_9_n_5\ : STD_LOGIC;
  signal \trunc_ln1311_4_reg_4471[7]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln1311_4_reg_4471[7]_i_3_n_5\ : STD_LOGIC;
  signal \trunc_ln1311_4_reg_4471[7]_i_4_n_5\ : STD_LOGIC;
  signal \trunc_ln1311_4_reg_4471_reg[4]_i_11_n_10\ : STD_LOGIC;
  signal \trunc_ln1311_4_reg_4471_reg[4]_i_11_n_11\ : STD_LOGIC;
  signal \trunc_ln1311_4_reg_4471_reg[4]_i_11_n_12\ : STD_LOGIC;
  signal \trunc_ln1311_4_reg_4471_reg[4]_i_11_n_5\ : STD_LOGIC;
  signal \trunc_ln1311_4_reg_4471_reg[4]_i_11_n_6\ : STD_LOGIC;
  signal \trunc_ln1311_4_reg_4471_reg[4]_i_11_n_7\ : STD_LOGIC;
  signal \trunc_ln1311_4_reg_4471_reg[4]_i_11_n_8\ : STD_LOGIC;
  signal \trunc_ln1311_4_reg_4471_reg[4]_i_11_n_9\ : STD_LOGIC;
  signal \trunc_ln1311_4_reg_4471_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \trunc_ln1311_4_reg_4471_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \trunc_ln1311_4_reg_4471_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \trunc_ln1311_4_reg_4471_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln1311_4_reg_4471_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \trunc_ln1311_4_reg_4471_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \trunc_ln1311_4_reg_4471_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \trunc_ln1311_4_reg_4471_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \trunc_ln1311_4_reg_4471_reg[4]_i_2_n_10\ : STD_LOGIC;
  signal \trunc_ln1311_4_reg_4471_reg[4]_i_2_n_11\ : STD_LOGIC;
  signal \trunc_ln1311_4_reg_4471_reg[4]_i_2_n_12\ : STD_LOGIC;
  signal \trunc_ln1311_4_reg_4471_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln1311_4_reg_4471_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \trunc_ln1311_4_reg_4471_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \trunc_ln1311_4_reg_4471_reg[4]_i_2_n_8\ : STD_LOGIC;
  signal \trunc_ln1311_4_reg_4471_reg[4]_i_2_n_9\ : STD_LOGIC;
  signal \trunc_ln1311_4_reg_4471_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \trunc_ln1311_4_reg_4471_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal trunc_ln320_1_reg_4299 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln320_2_reg_4304 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \trunc_ln320_2_reg_4304[5]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln320_2_reg_4304[5]_i_3_n_5\ : STD_LOGIC;
  signal \trunc_ln320_2_reg_4304[5]_i_4_n_5\ : STD_LOGIC;
  signal \trunc_ln320_2_reg_4304[5]_i_5_n_5\ : STD_LOGIC;
  signal \trunc_ln320_2_reg_4304[5]_i_6_n_5\ : STD_LOGIC;
  signal \trunc_ln320_2_reg_4304[5]_i_7_n_5\ : STD_LOGIC;
  signal \trunc_ln320_2_reg_4304[5]_i_8_n_5\ : STD_LOGIC;
  signal \trunc_ln320_2_reg_4304[7]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln320_2_reg_4304_reg[5]_i_1_n_10\ : STD_LOGIC;
  signal \trunc_ln320_2_reg_4304_reg[5]_i_1_n_11\ : STD_LOGIC;
  signal \trunc_ln320_2_reg_4304_reg[5]_i_1_n_12\ : STD_LOGIC;
  signal \trunc_ln320_2_reg_4304_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln320_2_reg_4304_reg[5]_i_1_n_6\ : STD_LOGIC;
  signal \trunc_ln320_2_reg_4304_reg[5]_i_1_n_7\ : STD_LOGIC;
  signal \trunc_ln320_2_reg_4304_reg[5]_i_1_n_8\ : STD_LOGIC;
  signal \trunc_ln320_2_reg_4304_reg[5]_i_1_n_9\ : STD_LOGIC;
  signal \trunc_ln320_2_reg_4304_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal trunc_ln320_3_reg_4429 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln320_4_reg_4319 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln320_5_reg_4324 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \trunc_ln320_5_reg_4324[5]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln320_5_reg_4324[5]_i_3_n_5\ : STD_LOGIC;
  signal \trunc_ln320_5_reg_4324[5]_i_4_n_5\ : STD_LOGIC;
  signal \trunc_ln320_5_reg_4324[5]_i_5_n_5\ : STD_LOGIC;
  signal \trunc_ln320_5_reg_4324[5]_i_6_n_5\ : STD_LOGIC;
  signal \trunc_ln320_5_reg_4324[5]_i_7_n_5\ : STD_LOGIC;
  signal \trunc_ln320_5_reg_4324[5]_i_8_n_5\ : STD_LOGIC;
  signal \trunc_ln320_5_reg_4324[7]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln320_5_reg_4324_reg[5]_i_1_n_10\ : STD_LOGIC;
  signal \trunc_ln320_5_reg_4324_reg[5]_i_1_n_11\ : STD_LOGIC;
  signal \trunc_ln320_5_reg_4324_reg[5]_i_1_n_12\ : STD_LOGIC;
  signal \trunc_ln320_5_reg_4324_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln320_5_reg_4324_reg[5]_i_1_n_6\ : STD_LOGIC;
  signal \trunc_ln320_5_reg_4324_reg[5]_i_1_n_7\ : STD_LOGIC;
  signal \trunc_ln320_5_reg_4324_reg[5]_i_1_n_8\ : STD_LOGIC;
  signal \trunc_ln320_5_reg_4324_reg[5]_i_1_n_9\ : STD_LOGIC;
  signal \trunc_ln320_5_reg_4324_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal trunc_ln320_6_reg_4439 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln320_reg_4408 : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \^trunc_ln320_reg_4408_reg[7]_0\ : STD_LOGIC;
  signal trunc_ln520_1_reg_4047 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal trunc_ln520_1_reg_40470 : STD_LOGIC;
  signal trunc_ln520_1_reg_4047_pp0_iter1_reg : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \^xbar_v0\ : STD_LOGIC;
  signal \xBar_V[10]_i_3_n_5\ : STD_LOGIC;
  signal \xBar_V[10]_i_4_n_5\ : STD_LOGIC;
  signal \xBar_V[1]_i_2_n_5\ : STD_LOGIC;
  signal \xBar_V[5]_i_2_n_5\ : STD_LOGIC;
  signal \xBar_V[6]_i_2_n_5\ : STD_LOGIC;
  signal \^xbar_v_10\ : STD_LOGIC;
  signal \xBar_V_1[0]_i_2_n_5\ : STD_LOGIC;
  signal \xBar_V_1[1]_i_2_n_5\ : STD_LOGIC;
  signal \xBar_V_1[5]_i_2_n_5\ : STD_LOGIC;
  signal \xBar_V_1[6]_i_2_n_5\ : STD_LOGIC;
  signal \xBar_V_1[9]_i_4_n_5\ : STD_LOGIC;
  signal \xBar_V_1[9]_i_5_n_5\ : STD_LOGIC;
  signal \xBar_V_1[9]_i_6_n_5\ : STD_LOGIC;
  signal \xBar_V_1[9]_i_7_n_5\ : STD_LOGIC;
  signal \xBar_V_1_loc_0_fu_290[10]_i_3_n_5\ : STD_LOGIC;
  signal \xBar_V_1_loc_0_fu_290[10]_i_5_n_5\ : STD_LOGIC;
  signal \xBar_V_1_loc_0_fu_290[10]_i_6_n_5\ : STD_LOGIC;
  signal \xBar_V_1_loc_0_fu_290[1]_i_2_n_5\ : STD_LOGIC;
  signal \xBar_V_1_loc_0_fu_290[2]_i_2_n_5\ : STD_LOGIC;
  signal \xBar_V_1_loc_0_fu_290[3]_i_2_n_5\ : STD_LOGIC;
  signal \xBar_V_1_loc_0_fu_290[4]_i_2_n_5\ : STD_LOGIC;
  signal \xBar_V_1_loc_0_fu_290[5]_i_2_n_5\ : STD_LOGIC;
  signal \xBar_V_1_loc_0_fu_290[6]_i_2_n_5\ : STD_LOGIC;
  signal \xBar_V_1_loc_0_fu_290[7]_i_2_n_5\ : STD_LOGIC;
  signal \xBar_V_1_loc_0_fu_290[8]_i_2_n_5\ : STD_LOGIC;
  signal \xBar_V_1_loc_0_fu_290[9]_i_2_n_5\ : STD_LOGIC;
  signal \xBar_V_loc_0_fu_286[0]_i_2_n_5\ : STD_LOGIC;
  signal \xBar_V_loc_0_fu_286[10]_i_2_n_5\ : STD_LOGIC;
  signal \xBar_V_loc_0_fu_286[10]_i_3_n_5\ : STD_LOGIC;
  signal \xBar_V_loc_0_fu_286[1]_i_2_n_5\ : STD_LOGIC;
  signal \xBar_V_loc_0_fu_286[2]_i_2_n_5\ : STD_LOGIC;
  signal \xBar_V_loc_0_fu_286[3]_i_2_n_5\ : STD_LOGIC;
  signal \xBar_V_loc_0_fu_286[4]_i_2_n_5\ : STD_LOGIC;
  signal \xBar_V_loc_0_fu_286[5]_i_2_n_5\ : STD_LOGIC;
  signal \xBar_V_loc_0_fu_286[6]_i_2_n_5\ : STD_LOGIC;
  signal \xBar_V_loc_0_fu_286[7]_i_2_n_5\ : STD_LOGIC;
  signal \xBar_V_loc_0_fu_286[8]_i_2_n_5\ : STD_LOGIC;
  signal \xBar_V_loc_0_fu_286[9]_i_2_n_5\ : STD_LOGIC;
  signal \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \x_4_reg_4018_pp0_iter7_reg_reg[10]_srl8_n_5\ : STD_LOGIC;
  signal \x_4_reg_4018_pp0_iter7_reg_reg[11]_srl8_n_5\ : STD_LOGIC;
  signal \x_4_reg_4018_pp0_iter7_reg_reg[12]_srl8_n_5\ : STD_LOGIC;
  signal \x_4_reg_4018_pp0_iter7_reg_reg[13]_srl8_n_5\ : STD_LOGIC;
  signal \x_4_reg_4018_pp0_iter7_reg_reg[14]_srl8_n_5\ : STD_LOGIC;
  signal \x_4_reg_4018_pp0_iter7_reg_reg[15]_srl8_n_5\ : STD_LOGIC;
  signal \x_4_reg_4018_pp0_iter7_reg_reg[1]_srl8_n_5\ : STD_LOGIC;
  signal \x_4_reg_4018_pp0_iter7_reg_reg[2]_srl8_n_5\ : STD_LOGIC;
  signal \x_4_reg_4018_pp0_iter7_reg_reg[3]_srl8_n_5\ : STD_LOGIC;
  signal \x_4_reg_4018_pp0_iter7_reg_reg[4]_srl8_n_5\ : STD_LOGIC;
  signal \x_4_reg_4018_pp0_iter7_reg_reg[5]_srl8_n_5\ : STD_LOGIC;
  signal \x_4_reg_4018_pp0_iter7_reg_reg[6]_srl8_n_5\ : STD_LOGIC;
  signal \x_4_reg_4018_pp0_iter7_reg_reg[7]_srl8_n_5\ : STD_LOGIC;
  signal \x_4_reg_4018_pp0_iter7_reg_reg[8]_srl8_n_5\ : STD_LOGIC;
  signal \x_4_reg_4018_pp0_iter7_reg_reg[9]_srl8_n_5\ : STD_LOGIC;
  signal \^x_4_reg_4018_pp0_iter8_reg_reg[15]__0_0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^x_4_reg_4018_pp0_iter9_reg_reg[15]_0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal x_5_fu_1653_p2 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \x_fu_470[15]_i_4_n_5\ : STD_LOGIC;
  signal \x_fu_470_reg_n_5_[10]\ : STD_LOGIC;
  signal \x_fu_470_reg_n_5_[11]\ : STD_LOGIC;
  signal \x_fu_470_reg_n_5_[12]\ : STD_LOGIC;
  signal \x_fu_470_reg_n_5_[13]\ : STD_LOGIC;
  signal \x_fu_470_reg_n_5_[14]\ : STD_LOGIC;
  signal \x_fu_470_reg_n_5_[15]\ : STD_LOGIC;
  signal \x_fu_470_reg_n_5_[1]\ : STD_LOGIC;
  signal \x_fu_470_reg_n_5_[2]\ : STD_LOGIC;
  signal \x_fu_470_reg_n_5_[3]\ : STD_LOGIC;
  signal \x_fu_470_reg_n_5_[4]\ : STD_LOGIC;
  signal \x_fu_470_reg_n_5_[5]\ : STD_LOGIC;
  signal \x_fu_470_reg_n_5_[6]\ : STD_LOGIC;
  signal \x_fu_470_reg_n_5_[7]\ : STD_LOGIC;
  signal \x_fu_470_reg_n_5_[8]\ : STD_LOGIC;
  signal \x_fu_470_reg_n_5_[9]\ : STD_LOGIC;
  signal xor_ln1236_1_fu_1913_p2 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal xor_ln1236_fu_1847_p2 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal xor_ln1244_1_fu_2054_p2 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal xor_ln1244_fu_2013_p2 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal xor_ln1543_2_fu_2994_p2 : STD_LOGIC;
  signal xor_ln1543_3_fu_3080_p2 : STD_LOGIC;
  signal xor_ln1543_4_fu_3128_p2 : STD_LOGIC;
  signal xor_ln1543_5_fu_3176_p2 : STD_LOGIC;
  signal xor_ln1543_fu_2950_p2 : STD_LOGIC;
  signal zext_ln1032_cast_reg_4013_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal zext_ln1258_2_fu_2214_p1 : STD_LOGIC_VECTOR ( 14 downto 7 );
  signal zext_ln1258_fu_2138_p1 : STD_LOGIC_VECTOR ( 14 downto 7 );
  signal \zonePlateVAddr[15]_i_3_n_5\ : STD_LOGIC;
  signal NLW_lshr_ln_reg_4349_reg_0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_lshr_ln_reg_4349_reg_0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_lshr_ln_reg_4349_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_lshr_ln_reg_4349_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_lshr_ln_reg_4349_reg_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_lshr_ln_reg_4349_reg_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_lshr_ln_reg_4349_reg_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_lshr_ln_reg_4349_reg_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_lshr_ln_reg_4349_reg_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_lshr_ln_reg_4349_reg_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_lshr_ln_reg_4349_reg_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_lshr_ln_reg_4349_reg_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_lshr_ln_reg_4349_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_lshr_ln_reg_4349_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_lshr_ln_reg_4349_reg_0_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_lshr_ln_reg_4349_reg_0_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_lshr_ln_reg_4349_reg_1_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_lshr_ln_reg_4349_reg_1_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_lshr_ln_reg_4349_reg_1_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_lshr_ln_reg_4349_reg_1_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_lshr_ln_reg_4349_reg_1_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal NLW_lshr_ln_reg_4349_reg_1_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal NLW_lshr_ln_reg_4349_reg_1_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_lshr_ln_reg_4349_reg_1_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_trunc_ln1311_1_reg_4460_reg[4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_trunc_ln1311_1_reg_4460_reg[4]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_trunc_ln1311_1_reg_4460_reg[4]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_trunc_ln1311_1_reg_4460_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_trunc_ln1311_1_reg_4460_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_trunc_ln1311_4_reg_4471_reg[4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_trunc_ln1311_4_reg_4471_reg[4]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_trunc_ln1311_4_reg_4471_reg[4]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_trunc_ln1311_4_reg_4471_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_trunc_ln1311_4_reg_4471_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_trunc_ln320_2_reg_4304_reg[5]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_trunc_ln320_2_reg_4304_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_trunc_ln320_2_reg_4304_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_trunc_ln320_5_reg_4324_reg[5]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_trunc_ln320_5_reg_4324_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_trunc_ln320_5_reg_4324_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_1\ : label is "soft_lutpair509";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[0]_srl5\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_3_reg_4283_pp0_iter10_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[0]_srl5\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_3_reg_4283_pp0_iter10_reg_reg[0]_srl5 ";
  attribute srl_bus_name of \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[10]_srl5\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_3_reg_4283_pp0_iter10_reg_reg ";
  attribute srl_name of \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[10]_srl5\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_3_reg_4283_pp0_iter10_reg_reg[10]_srl5 ";
  attribute srl_bus_name of \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[11]_srl5\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_3_reg_4283_pp0_iter10_reg_reg ";
  attribute srl_name of \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[11]_srl5\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_3_reg_4283_pp0_iter10_reg_reg[11]_srl5 ";
  attribute srl_bus_name of \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[12]_srl5\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_3_reg_4283_pp0_iter10_reg_reg ";
  attribute srl_name of \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[12]_srl5\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_3_reg_4283_pp0_iter10_reg_reg[12]_srl5 ";
  attribute srl_bus_name of \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[13]_srl5\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_3_reg_4283_pp0_iter10_reg_reg ";
  attribute srl_name of \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[13]_srl5\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_3_reg_4283_pp0_iter10_reg_reg[13]_srl5 ";
  attribute srl_bus_name of \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[14]_srl5\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_3_reg_4283_pp0_iter10_reg_reg ";
  attribute srl_name of \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[14]_srl5\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_3_reg_4283_pp0_iter10_reg_reg[14]_srl5 ";
  attribute srl_bus_name of \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[15]_srl5\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_3_reg_4283_pp0_iter10_reg_reg ";
  attribute srl_name of \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[15]_srl5\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_3_reg_4283_pp0_iter10_reg_reg[15]_srl5 ";
  attribute srl_bus_name of \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[1]_srl5\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_3_reg_4283_pp0_iter10_reg_reg ";
  attribute srl_name of \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[1]_srl5\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_3_reg_4283_pp0_iter10_reg_reg[1]_srl5 ";
  attribute srl_bus_name of \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[2]_srl5\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_3_reg_4283_pp0_iter10_reg_reg ";
  attribute srl_name of \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[2]_srl5\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_3_reg_4283_pp0_iter10_reg_reg[2]_srl5 ";
  attribute srl_bus_name of \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[3]_srl5\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_3_reg_4283_pp0_iter10_reg_reg ";
  attribute srl_name of \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[3]_srl5\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_3_reg_4283_pp0_iter10_reg_reg[3]_srl5 ";
  attribute srl_bus_name of \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[4]_srl5\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_3_reg_4283_pp0_iter10_reg_reg ";
  attribute srl_name of \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[4]_srl5\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_3_reg_4283_pp0_iter10_reg_reg[4]_srl5 ";
  attribute srl_bus_name of \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[5]_srl5\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_3_reg_4283_pp0_iter10_reg_reg ";
  attribute srl_name of \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[5]_srl5\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_3_reg_4283_pp0_iter10_reg_reg[5]_srl5 ";
  attribute srl_bus_name of \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[6]_srl5\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_3_reg_4283_pp0_iter10_reg_reg ";
  attribute srl_name of \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[6]_srl5\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_3_reg_4283_pp0_iter10_reg_reg[6]_srl5 ";
  attribute srl_bus_name of \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[7]_srl5\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_3_reg_4283_pp0_iter10_reg_reg ";
  attribute srl_name of \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[7]_srl5\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_3_reg_4283_pp0_iter10_reg_reg[7]_srl5 ";
  attribute srl_bus_name of \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[8]_srl5\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_3_reg_4283_pp0_iter10_reg_reg ";
  attribute srl_name of \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[8]_srl5\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_3_reg_4283_pp0_iter10_reg_reg[8]_srl5 ";
  attribute srl_bus_name of \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[9]_srl5\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_3_reg_4283_pp0_iter10_reg_reg ";
  attribute srl_name of \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[9]_srl5\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_3_reg_4283_pp0_iter10_reg_reg[9]_srl5 ";
  attribute srl_bus_name of \add_ln1259_reg_4261_pp0_iter10_reg_reg[0]_srl5\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_reg_4261_pp0_iter10_reg_reg ";
  attribute srl_name of \add_ln1259_reg_4261_pp0_iter10_reg_reg[0]_srl5\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_reg_4261_pp0_iter10_reg_reg[0]_srl5 ";
  attribute srl_bus_name of \add_ln1259_reg_4261_pp0_iter10_reg_reg[10]_srl5\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_reg_4261_pp0_iter10_reg_reg ";
  attribute srl_name of \add_ln1259_reg_4261_pp0_iter10_reg_reg[10]_srl5\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_reg_4261_pp0_iter10_reg_reg[10]_srl5 ";
  attribute srl_bus_name of \add_ln1259_reg_4261_pp0_iter10_reg_reg[11]_srl5\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_reg_4261_pp0_iter10_reg_reg ";
  attribute srl_name of \add_ln1259_reg_4261_pp0_iter10_reg_reg[11]_srl5\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_reg_4261_pp0_iter10_reg_reg[11]_srl5 ";
  attribute srl_bus_name of \add_ln1259_reg_4261_pp0_iter10_reg_reg[12]_srl5\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_reg_4261_pp0_iter10_reg_reg ";
  attribute srl_name of \add_ln1259_reg_4261_pp0_iter10_reg_reg[12]_srl5\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_reg_4261_pp0_iter10_reg_reg[12]_srl5 ";
  attribute srl_bus_name of \add_ln1259_reg_4261_pp0_iter10_reg_reg[13]_srl5\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_reg_4261_pp0_iter10_reg_reg ";
  attribute srl_name of \add_ln1259_reg_4261_pp0_iter10_reg_reg[13]_srl5\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_reg_4261_pp0_iter10_reg_reg[13]_srl5 ";
  attribute srl_bus_name of \add_ln1259_reg_4261_pp0_iter10_reg_reg[14]_srl5\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_reg_4261_pp0_iter10_reg_reg ";
  attribute srl_name of \add_ln1259_reg_4261_pp0_iter10_reg_reg[14]_srl5\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_reg_4261_pp0_iter10_reg_reg[14]_srl5 ";
  attribute srl_bus_name of \add_ln1259_reg_4261_pp0_iter10_reg_reg[15]_srl5\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_reg_4261_pp0_iter10_reg_reg ";
  attribute srl_name of \add_ln1259_reg_4261_pp0_iter10_reg_reg[15]_srl5\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_reg_4261_pp0_iter10_reg_reg[15]_srl5 ";
  attribute srl_bus_name of \add_ln1259_reg_4261_pp0_iter10_reg_reg[1]_srl5\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_reg_4261_pp0_iter10_reg_reg ";
  attribute srl_name of \add_ln1259_reg_4261_pp0_iter10_reg_reg[1]_srl5\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_reg_4261_pp0_iter10_reg_reg[1]_srl5 ";
  attribute srl_bus_name of \add_ln1259_reg_4261_pp0_iter10_reg_reg[2]_srl5\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_reg_4261_pp0_iter10_reg_reg ";
  attribute srl_name of \add_ln1259_reg_4261_pp0_iter10_reg_reg[2]_srl5\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_reg_4261_pp0_iter10_reg_reg[2]_srl5 ";
  attribute srl_bus_name of \add_ln1259_reg_4261_pp0_iter10_reg_reg[3]_srl5\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_reg_4261_pp0_iter10_reg_reg ";
  attribute srl_name of \add_ln1259_reg_4261_pp0_iter10_reg_reg[3]_srl5\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_reg_4261_pp0_iter10_reg_reg[3]_srl5 ";
  attribute srl_bus_name of \add_ln1259_reg_4261_pp0_iter10_reg_reg[4]_srl5\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_reg_4261_pp0_iter10_reg_reg ";
  attribute srl_name of \add_ln1259_reg_4261_pp0_iter10_reg_reg[4]_srl5\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_reg_4261_pp0_iter10_reg_reg[4]_srl5 ";
  attribute srl_bus_name of \add_ln1259_reg_4261_pp0_iter10_reg_reg[5]_srl5\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_reg_4261_pp0_iter10_reg_reg ";
  attribute srl_name of \add_ln1259_reg_4261_pp0_iter10_reg_reg[5]_srl5\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_reg_4261_pp0_iter10_reg_reg[5]_srl5 ";
  attribute srl_bus_name of \add_ln1259_reg_4261_pp0_iter10_reg_reg[6]_srl5\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_reg_4261_pp0_iter10_reg_reg ";
  attribute srl_name of \add_ln1259_reg_4261_pp0_iter10_reg_reg[6]_srl5\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_reg_4261_pp0_iter10_reg_reg[6]_srl5 ";
  attribute srl_bus_name of \add_ln1259_reg_4261_pp0_iter10_reg_reg[7]_srl5\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_reg_4261_pp0_iter10_reg_reg ";
  attribute srl_name of \add_ln1259_reg_4261_pp0_iter10_reg_reg[7]_srl5\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_reg_4261_pp0_iter10_reg_reg[7]_srl5 ";
  attribute srl_bus_name of \add_ln1259_reg_4261_pp0_iter10_reg_reg[8]_srl5\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_reg_4261_pp0_iter10_reg_reg ";
  attribute srl_name of \add_ln1259_reg_4261_pp0_iter10_reg_reg[8]_srl5\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_reg_4261_pp0_iter10_reg_reg[8]_srl5 ";
  attribute srl_bus_name of \add_ln1259_reg_4261_pp0_iter10_reg_reg[9]_srl5\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_reg_4261_pp0_iter10_reg_reg ";
  attribute srl_name of \add_ln1259_reg_4261_pp0_iter10_reg_reg[9]_srl5\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_reg_4261_pp0_iter10_reg_reg[9]_srl5 ";
  attribute srl_bus_name of \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[0]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1306_3_reg_4211_pp0_iter5_reg_reg ";
  attribute srl_name of \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[0]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1306_3_reg_4211_pp0_iter5_reg_reg[0]_srl2 ";
  attribute srl_bus_name of \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[10]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1306_3_reg_4211_pp0_iter5_reg_reg ";
  attribute srl_name of \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[10]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1306_3_reg_4211_pp0_iter5_reg_reg[10]_srl2 ";
  attribute srl_bus_name of \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[11]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1306_3_reg_4211_pp0_iter5_reg_reg ";
  attribute srl_name of \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[11]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1306_3_reg_4211_pp0_iter5_reg_reg[11]_srl2 ";
  attribute srl_bus_name of \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[12]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1306_3_reg_4211_pp0_iter5_reg_reg ";
  attribute srl_name of \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[12]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1306_3_reg_4211_pp0_iter5_reg_reg[12]_srl2 ";
  attribute srl_bus_name of \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[13]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1306_3_reg_4211_pp0_iter5_reg_reg ";
  attribute srl_name of \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[13]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1306_3_reg_4211_pp0_iter5_reg_reg[13]_srl2 ";
  attribute srl_bus_name of \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[14]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1306_3_reg_4211_pp0_iter5_reg_reg ";
  attribute srl_name of \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[14]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1306_3_reg_4211_pp0_iter5_reg_reg[14]_srl2 ";
  attribute srl_bus_name of \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[15]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1306_3_reg_4211_pp0_iter5_reg_reg ";
  attribute srl_name of \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[15]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1306_3_reg_4211_pp0_iter5_reg_reg[15]_srl2 ";
  attribute srl_bus_name of \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[1]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1306_3_reg_4211_pp0_iter5_reg_reg ";
  attribute srl_name of \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[1]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1306_3_reg_4211_pp0_iter5_reg_reg[1]_srl2 ";
  attribute srl_bus_name of \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[2]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1306_3_reg_4211_pp0_iter5_reg_reg ";
  attribute srl_name of \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[2]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1306_3_reg_4211_pp0_iter5_reg_reg[2]_srl2 ";
  attribute srl_bus_name of \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[3]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1306_3_reg_4211_pp0_iter5_reg_reg ";
  attribute srl_name of \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[3]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1306_3_reg_4211_pp0_iter5_reg_reg[3]_srl2 ";
  attribute srl_bus_name of \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[4]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1306_3_reg_4211_pp0_iter5_reg_reg ";
  attribute srl_name of \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[4]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1306_3_reg_4211_pp0_iter5_reg_reg[4]_srl2 ";
  attribute srl_bus_name of \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[5]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1306_3_reg_4211_pp0_iter5_reg_reg ";
  attribute srl_name of \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[5]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1306_3_reg_4211_pp0_iter5_reg_reg[5]_srl2 ";
  attribute srl_bus_name of \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[6]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1306_3_reg_4211_pp0_iter5_reg_reg ";
  attribute srl_name of \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[6]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1306_3_reg_4211_pp0_iter5_reg_reg[6]_srl2 ";
  attribute srl_bus_name of \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[7]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1306_3_reg_4211_pp0_iter5_reg_reg ";
  attribute srl_name of \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[7]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1306_3_reg_4211_pp0_iter5_reg_reg[7]_srl2 ";
  attribute srl_bus_name of \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[8]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1306_3_reg_4211_pp0_iter5_reg_reg ";
  attribute srl_name of \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[8]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1306_3_reg_4211_pp0_iter5_reg_reg[8]_srl2 ";
  attribute srl_bus_name of \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[9]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1306_3_reg_4211_pp0_iter5_reg_reg ";
  attribute srl_name of \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[9]_srl2\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1306_3_reg_4211_pp0_iter5_reg_reg[9]_srl2 ";
  attribute srl_name of ap_loop_exit_ready_pp0_iter13_reg_reg_srl13 : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_loop_exit_ready_pp0_iter13_reg_reg_srl13 ";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_9\ : label is "soft_lutpair536";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[5]_i_6\ : label is "soft_lutpair534";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[5]_i_7\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_8\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_15\ : label is "soft_lutpair536";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_8\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[0]_i_3\ : label is "soft_lutpair529";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[0]_i_4\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[1]_i_5\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[2]_i_6\ : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[4]_i_2\ : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_8\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[6]_i_6\ : label is "soft_lutpair528";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_4\ : label is "soft_lutpair540";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_5\ : label is "soft_lutpair528";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_6\ : label is "soft_lutpair531";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[4]_i_6\ : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[7]_i_7\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_4\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[4]_i_6\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[5]_i_5\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[7]_i_4\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[5]_i_7\ : label is "soft_lutpair540";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_2\ : label is "soft_lutpair529";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_5\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[5]_i_1\ : label is "soft_lutpair534";
  attribute SOFT_HLUTNM of \bSerie_V[27]_i_1\ : label is "soft_lutpair508";
  attribute srl_bus_name of \bSerie_V_reg[5]_srl8\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/bSerie_V_reg ";
  attribute srl_name of \bSerie_V_reg[5]_srl8\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/bSerie_V_reg[5]_srl8 ";
  attribute srl_bus_name of \bSerie_V_reg[6]_srl8\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/bSerie_V_reg ";
  attribute srl_name of \bSerie_V_reg[6]_srl8\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/bSerie_V_reg[6]_srl8 ";
  attribute SOFT_HLUTNM of \gSerie_V[27]_i_1\ : label is "soft_lutpair491";
  attribute srl_bus_name of \gSerie_V_reg[5]_srl8\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/gSerie_V_reg ";
  attribute srl_name of \gSerie_V_reg[5]_srl8\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/gSerie_V_reg[5]_srl8 ";
  attribute srl_bus_name of \gSerie_V_reg[6]_srl8\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/gSerie_V_reg ";
  attribute srl_name of \gSerie_V_reg[6]_srl8\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/gSerie_V_reg[6]_srl8 ";
  attribute SOFT_HLUTNM of \hBarSel_0_2[0]_i_1\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \hBarSel_0_2[1]_i_1\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \hBarSel_0_4_loc_0_fu_294[0]_i_2\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \hBarSel_0_4_loc_0_fu_294[1]_i_2\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \hBarSel_1_2[0]_i_1\ : label is "soft_lutpair522";
  attribute SOFT_HLUTNM of \hBarSel_1_2[1]_i_1\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \hBarSel_1_4_loc_0_fu_282[0]_i_2\ : label is "soft_lutpair522";
  attribute SOFT_HLUTNM of \hBarSel_1_4_loc_0_fu_282[1]_i_2\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \hdata_flag_0_reg_418[0]_i_1\ : label is "soft_lutpair544";
  attribute SOFT_HLUTNM of \hdata_loc_0_fu_266[2]_i_2\ : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of \hdata_loc_0_fu_266[3]_i_2\ : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of \hdata_loc_0_fu_266[7]_i_1\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \hdata_new_0_fu_270[1]_i_1\ : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of \hdata_new_0_fu_270[2]_i_1\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \hdata_new_0_fu_270[3]_i_2\ : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of \hdata_new_0_fu_270[4]_i_2\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \hdata_new_0_fu_270[6]_i_1\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \hdata_new_0_fu_270[7]_i_1\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \hdata_new_0_fu_270[7]_i_2\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \hdata_new_0_fu_270[7]_i_3\ : label is "soft_lutpair503";
  attribute srl_bus_name of \icmp_ln1027_reg_4041_pp0_iter9_reg_reg[0]_srl8\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln1027_reg_4041_pp0_iter9_reg_reg ";
  attribute srl_name of \icmp_ln1027_reg_4041_pp0_iter9_reg_reg[0]_srl8\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln1027_reg_4041_pp0_iter9_reg_reg[0]_srl8 ";
  attribute srl_bus_name of \icmp_ln1050_reg_4081_pp0_iter10_reg_reg[0]_srl10\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln1050_reg_4081_pp0_iter10_reg_reg ";
  attribute srl_name of \icmp_ln1050_reg_4081_pp0_iter10_reg_reg[0]_srl10\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln1050_reg_4081_pp0_iter10_reg_reg[0]_srl10 ";
  attribute srl_bus_name of \icmp_ln1072_8_reg_4134_pp0_iter9_reg_reg[0]_srl8\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln1072_8_reg_4134_pp0_iter9_reg_reg ";
  attribute srl_name of \icmp_ln1072_8_reg_4134_pp0_iter9_reg_reg[0]_srl8\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln1072_8_reg_4134_pp0_iter9_reg_reg[0]_srl8 ";
  attribute srl_bus_name of \icmp_ln1072_reg_4125_pp0_iter9_reg_reg[0]_srl8\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln1072_reg_4125_pp0_iter9_reg_reg ";
  attribute srl_name of \icmp_ln1072_reg_4125_pp0_iter9_reg_reg[0]_srl8\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln1072_reg_4125_pp0_iter9_reg_reg[0]_srl8 ";
  attribute SOFT_HLUTNM of \icmp_ln1584_reg_4389[0]_i_3\ : label is "soft_lutpair531";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of lshr_ln_reg_4349_reg_0 : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of lshr_ln_reg_4349_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of lshr_ln_reg_4349_reg_0 : label is "MLO";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of lshr_ln_reg_4349_reg_0 : label is "PERFORMANCE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of lshr_ln_reg_4349_reg_0 : label is 40960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of lshr_ln_reg_4349_reg_0 : label is "lshr_ln_reg_4349";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of lshr_ln_reg_4349_reg_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of lshr_ln_reg_4349_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of lshr_ln_reg_4349_reg_0 : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of lshr_ln_reg_4349_reg_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of lshr_ln_reg_4349_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of lshr_ln_reg_4349_reg_0 : label is 15;
  attribute SOFT_HLUTNM of lshr_ln_reg_4349_reg_0_i_1 : label is "soft_lutpair530";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of lshr_ln_reg_4349_reg_0_i_2 : label is 35;
  attribute ADDER_THRESHOLD of lshr_ln_reg_4349_reg_0_i_3 : label is 35;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of lshr_ln_reg_4349_reg_1 : label is "p0_d4";
  attribute METHODOLOGY_DRC_VIOS of lshr_ln_reg_4349_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute OPT_MODIFIED of lshr_ln_reg_4349_reg_1 : label is "MLO";
  attribute RDADDR_COLLISION_HWCONFIG of lshr_ln_reg_4349_reg_1 : label is "PERFORMANCE";
  attribute RTL_RAM_BITS of lshr_ln_reg_4349_reg_1 : label is 40960;
  attribute RTL_RAM_NAME of lshr_ln_reg_4349_reg_1 : label is "lshr_ln_reg_4349";
  attribute RTL_RAM_TYPE of lshr_ln_reg_4349_reg_1 : label is "RAM_SP";
  attribute ram_addr_begin of lshr_ln_reg_4349_reg_1 : label is 0;
  attribute ram_addr_end of lshr_ln_reg_4349_reg_1 : label is 2047;
  attribute ram_offset of lshr_ln_reg_4349_reg_1 : label is 0;
  attribute ram_slice_begin of lshr_ln_reg_4349_reg_1 : label is 16;
  attribute ram_slice_end of lshr_ln_reg_4349_reg_1 : label is 19;
  attribute srl_bus_name of \outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[0]_srl4\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_51_reg_4329_pp0_iter11_reg_reg ";
  attribute srl_name of \outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[0]_srl4\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[0]_srl4 ";
  attribute srl_bus_name of \outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[1]_srl4\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_51_reg_4329_pp0_iter11_reg_reg ";
  attribute srl_name of \outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[1]_srl4\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[1]_srl4 ";
  attribute srl_bus_name of \outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[2]_srl4\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_51_reg_4329_pp0_iter11_reg_reg ";
  attribute srl_name of \outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[2]_srl4\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[2]_srl4 ";
  attribute srl_bus_name of \outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[3]_srl4\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_51_reg_4329_pp0_iter11_reg_reg ";
  attribute srl_name of \outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[3]_srl4\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[3]_srl4 ";
  attribute srl_bus_name of \outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[4]_srl4\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_51_reg_4329_pp0_iter11_reg_reg ";
  attribute srl_name of \outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[4]_srl4\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[4]_srl4 ";
  attribute srl_bus_name of \outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[5]_srl4\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_51_reg_4329_pp0_iter11_reg_reg ";
  attribute srl_name of \outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[5]_srl4\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[5]_srl4 ";
  attribute srl_bus_name of \outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[6]_srl4\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_51_reg_4329_pp0_iter11_reg_reg ";
  attribute srl_name of \outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[6]_srl4\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[6]_srl4 ";
  attribute srl_bus_name of \outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[7]_srl4\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_51_reg_4329_pp0_iter11_reg_reg ";
  attribute srl_name of \outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[7]_srl4\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[7]_srl4 ";
  attribute srl_bus_name of \outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[0]_srl4\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_52_reg_4334_pp0_iter11_reg_reg ";
  attribute srl_name of \outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[0]_srl4\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[0]_srl4 ";
  attribute srl_bus_name of \outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[1]_srl4\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_52_reg_4334_pp0_iter11_reg_reg ";
  attribute srl_name of \outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[1]_srl4\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[1]_srl4 ";
  attribute srl_bus_name of \outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[2]_srl4\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_52_reg_4334_pp0_iter11_reg_reg ";
  attribute srl_name of \outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[2]_srl4\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[2]_srl4 ";
  attribute srl_bus_name of \outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[3]_srl4\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_52_reg_4334_pp0_iter11_reg_reg ";
  attribute srl_name of \outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[3]_srl4\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[3]_srl4 ";
  attribute srl_bus_name of \outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[4]_srl4\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_52_reg_4334_pp0_iter11_reg_reg ";
  attribute srl_name of \outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[4]_srl4\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[4]_srl4 ";
  attribute srl_bus_name of \outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[5]_srl4\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_52_reg_4334_pp0_iter11_reg_reg ";
  attribute srl_name of \outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[5]_srl4\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[5]_srl4 ";
  attribute srl_bus_name of \outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[6]_srl4\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_52_reg_4334_pp0_iter11_reg_reg ";
  attribute srl_name of \outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[6]_srl4\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[6]_srl4 ";
  attribute srl_bus_name of \outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[7]_srl4\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_52_reg_4334_pp0_iter11_reg_reg ";
  attribute srl_name of \outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[7]_srl4\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[7]_srl4 ";
  attribute srl_bus_name of \outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[0]_srl4\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_54_reg_4339_pp0_iter11_reg_reg ";
  attribute srl_name of \outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[0]_srl4\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[0]_srl4 ";
  attribute srl_bus_name of \outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[1]_srl4\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_54_reg_4339_pp0_iter11_reg_reg ";
  attribute srl_name of \outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[1]_srl4\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[1]_srl4 ";
  attribute srl_bus_name of \outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[2]_srl4\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_54_reg_4339_pp0_iter11_reg_reg ";
  attribute srl_name of \outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[2]_srl4\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[2]_srl4 ";
  attribute srl_bus_name of \outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[3]_srl4\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_54_reg_4339_pp0_iter11_reg_reg ";
  attribute srl_name of \outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[3]_srl4\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[3]_srl4 ";
  attribute srl_bus_name of \outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[4]_srl4\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_54_reg_4339_pp0_iter11_reg_reg ";
  attribute srl_name of \outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[4]_srl4\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[4]_srl4 ";
  attribute srl_bus_name of \outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[5]_srl4\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_54_reg_4339_pp0_iter11_reg_reg ";
  attribute srl_name of \outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[5]_srl4\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[5]_srl4 ";
  attribute srl_bus_name of \outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[6]_srl4\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_54_reg_4339_pp0_iter11_reg_reg ";
  attribute srl_name of \outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[6]_srl4\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[6]_srl4 ";
  attribute srl_bus_name of \outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[7]_srl4\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_54_reg_4339_pp0_iter11_reg_reg ";
  attribute srl_name of \outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[7]_srl4\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[7]_srl4 ";
  attribute srl_bus_name of \outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[0]_srl4\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_55_reg_4344_pp0_iter11_reg_reg ";
  attribute srl_name of \outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[0]_srl4\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[0]_srl4 ";
  attribute srl_bus_name of \outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[1]_srl4\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_55_reg_4344_pp0_iter11_reg_reg ";
  attribute srl_name of \outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[1]_srl4\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[1]_srl4 ";
  attribute srl_bus_name of \outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[2]_srl4\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_55_reg_4344_pp0_iter11_reg_reg ";
  attribute srl_name of \outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[2]_srl4\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[2]_srl4 ";
  attribute srl_bus_name of \outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[3]_srl4\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_55_reg_4344_pp0_iter11_reg_reg ";
  attribute srl_name of \outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[3]_srl4\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[3]_srl4 ";
  attribute srl_bus_name of \outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[4]_srl4\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_55_reg_4344_pp0_iter11_reg_reg ";
  attribute srl_name of \outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[4]_srl4\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[4]_srl4 ";
  attribute srl_bus_name of \outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[5]_srl4\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_55_reg_4344_pp0_iter11_reg_reg ";
  attribute srl_name of \outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[5]_srl4\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[5]_srl4 ";
  attribute srl_bus_name of \outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[6]_srl4\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_55_reg_4344_pp0_iter11_reg_reg ";
  attribute srl_name of \outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[6]_srl4\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[6]_srl4 ";
  attribute srl_bus_name of \outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[7]_srl4\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_55_reg_4344_pp0_iter11_reg_reg ";
  attribute srl_name of \outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[7]_srl4\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[7]_srl4 ";
  attribute SOFT_HLUTNM of \outpix_val_V_5_fu_254[7]_i_1\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \outpix_val_V_75_reg_4712[0]_i_1\ : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \outpix_val_V_75_reg_4712[1]_i_1\ : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \outpix_val_V_75_reg_4712[4]_i_2\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \outpix_val_V_75_reg_4712[5]_i_2\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \outpix_val_V_76_reg_4717[0]_i_1\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of \outpix_val_V_76_reg_4717[1]_i_1\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of \outpix_val_V_76_reg_4717[4]_i_2\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \outpix_val_V_76_reg_4717[5]_i_2\ : label is "soft_lutpair501";
  attribute srl_bus_name of \rSerie_V_reg[5]_srl8\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/rSerie_V_reg ";
  attribute srl_name of \rSerie_V_reg[5]_srl8\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/rSerie_V_reg[5]_srl8 ";
  attribute srl_bus_name of \rSerie_V_reg[6]_srl8\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/rSerie_V_reg ";
  attribute srl_name of \rSerie_V_reg[6]_srl8\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/rSerie_V_reg[6]_srl8 ";
  attribute SOFT_HLUTNM of \rampVal[0]_i_1\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \rampVal[1]_i_1\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \rampVal[4]_i_1\ : label is "soft_lutpair538";
  attribute SOFT_HLUTNM of \rampVal[5]_i_1\ : label is "soft_lutpair538";
  attribute SOFT_HLUTNM of \rampVal[7]_i_1\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \rampVal_2_loc_0_fu_258[1]_i_1\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \rampVal_2_new_0_fu_262[1]_i_1\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \rampVal_2_new_0_fu_262[2]_i_1\ : label is "soft_lutpair539";
  attribute SOFT_HLUTNM of \rampVal_2_new_0_fu_262[3]_i_1\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \rampVal_2_new_0_fu_262[4]_i_1\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \rampVal_2_new_0_fu_262[6]_i_1\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \rampVal_2_new_0_fu_262[7]_i_2\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \rampVal_3_flag_0_reg_406[0]_i_1\ : label is "soft_lutpair544";
  attribute SOFT_HLUTNM of \rampVal_3_loc_0_fu_302[2]_i_2\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \rampVal_3_loc_0_fu_302[4]_i_2\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \rampVal_3_loc_0_fu_302[6]_i_2\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \rampVal_3_new_0_fu_306[0]_i_1\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \rampVal_3_new_0_fu_306[1]_i_1\ : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of \rampVal_3_new_0_fu_306[2]_i_1\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \rampVal_3_new_0_fu_306[3]_i_2\ : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of \rampVal_3_new_0_fu_306[4]_i_1\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \rampVal_3_new_0_fu_306[6]_i_1\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \rampVal_3_new_0_fu_306[7]_i_1\ : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of \rampVal_loc_0_fu_298[5]_i_1\ : label is "soft_lutpair537";
  attribute SOFT_HLUTNM of \rampVal_loc_0_fu_298[6]_i_1\ : label is "soft_lutpair537";
  attribute SOFT_HLUTNM of \rampVal_loc_0_fu_298[7]_i_4\ : label is "soft_lutpair494";
  attribute ADDER_THRESHOLD of \trunc_ln1311_1_reg_4460_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln1311_1_reg_4460_reg[4]_i_11\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln1311_1_reg_4460_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln1311_1_reg_4460_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln1311_4_reg_4471_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln1311_4_reg_4471_reg[4]_i_11\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln1311_4_reg_4471_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln1311_4_reg_4471_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \trunc_ln320_reg_4408[1]_i_2\ : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of \trunc_ln320_reg_4408[2]_i_1\ : label is "soft_lutpair539";
  attribute SOFT_HLUTNM of \trunc_ln320_reg_4408[3]_i_1\ : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of \trunc_ln320_reg_4408[4]_i_1\ : label is "soft_lutpair543";
  attribute SOFT_HLUTNM of \trunc_ln320_reg_4408[5]_i_1\ : label is "soft_lutpair543";
  attribute SOFT_HLUTNM of \trunc_ln320_reg_4408[6]_i_1\ : label is "soft_lutpair542";
  attribute SOFT_HLUTNM of \trunc_ln320_reg_4408[7]_i_1\ : label is "soft_lutpair542";
  attribute SOFT_HLUTNM of \xBar_V[10]_i_2\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \xBar_V[10]_i_3\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \xBar_V[1]_i_1\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \xBar_V[5]_i_1\ : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of \xBar_V[6]_i_1\ : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of \xBar_V[9]_i_1\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \xBar_V_1[1]_i_1\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \xBar_V_1[5]_i_1\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \xBar_V_1[6]_i_1\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \xBar_V_1[9]_i_1\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \xBar_V_1[9]_i_5\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \xBar_V_1[9]_i_6\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \xBar_V_1[9]_i_7\ : label is "soft_lutpair530";
  attribute SOFT_HLUTNM of \xBar_V_1_loc_0_fu_290[10]_i_3\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of \xBar_V_1_loc_0_fu_290[10]_i_6\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \xBar_V_loc_0_fu_286[10]_i_3\ : label is "soft_lutpair504";
  attribute srl_bus_name of \x_4_reg_4018_pp0_iter7_reg_reg[10]_srl8\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_4_reg_4018_pp0_iter7_reg_reg ";
  attribute srl_name of \x_4_reg_4018_pp0_iter7_reg_reg[10]_srl8\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_4_reg_4018_pp0_iter7_reg_reg[10]_srl8 ";
  attribute srl_bus_name of \x_4_reg_4018_pp0_iter7_reg_reg[11]_srl8\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_4_reg_4018_pp0_iter7_reg_reg ";
  attribute srl_name of \x_4_reg_4018_pp0_iter7_reg_reg[11]_srl8\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_4_reg_4018_pp0_iter7_reg_reg[11]_srl8 ";
  attribute srl_bus_name of \x_4_reg_4018_pp0_iter7_reg_reg[12]_srl8\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_4_reg_4018_pp0_iter7_reg_reg ";
  attribute srl_name of \x_4_reg_4018_pp0_iter7_reg_reg[12]_srl8\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_4_reg_4018_pp0_iter7_reg_reg[12]_srl8 ";
  attribute srl_bus_name of \x_4_reg_4018_pp0_iter7_reg_reg[13]_srl8\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_4_reg_4018_pp0_iter7_reg_reg ";
  attribute srl_name of \x_4_reg_4018_pp0_iter7_reg_reg[13]_srl8\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_4_reg_4018_pp0_iter7_reg_reg[13]_srl8 ";
  attribute srl_bus_name of \x_4_reg_4018_pp0_iter7_reg_reg[14]_srl8\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_4_reg_4018_pp0_iter7_reg_reg ";
  attribute srl_name of \x_4_reg_4018_pp0_iter7_reg_reg[14]_srl8\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_4_reg_4018_pp0_iter7_reg_reg[14]_srl8 ";
  attribute srl_bus_name of \x_4_reg_4018_pp0_iter7_reg_reg[15]_srl8\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_4_reg_4018_pp0_iter7_reg_reg ";
  attribute srl_name of \x_4_reg_4018_pp0_iter7_reg_reg[15]_srl8\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_4_reg_4018_pp0_iter7_reg_reg[15]_srl8 ";
  attribute srl_bus_name of \x_4_reg_4018_pp0_iter7_reg_reg[1]_srl8\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_4_reg_4018_pp0_iter7_reg_reg ";
  attribute srl_name of \x_4_reg_4018_pp0_iter7_reg_reg[1]_srl8\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_4_reg_4018_pp0_iter7_reg_reg[1]_srl8 ";
  attribute srl_bus_name of \x_4_reg_4018_pp0_iter7_reg_reg[2]_srl8\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_4_reg_4018_pp0_iter7_reg_reg ";
  attribute srl_name of \x_4_reg_4018_pp0_iter7_reg_reg[2]_srl8\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_4_reg_4018_pp0_iter7_reg_reg[2]_srl8 ";
  attribute srl_bus_name of \x_4_reg_4018_pp0_iter7_reg_reg[3]_srl8\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_4_reg_4018_pp0_iter7_reg_reg ";
  attribute srl_name of \x_4_reg_4018_pp0_iter7_reg_reg[3]_srl8\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_4_reg_4018_pp0_iter7_reg_reg[3]_srl8 ";
  attribute srl_bus_name of \x_4_reg_4018_pp0_iter7_reg_reg[4]_srl8\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_4_reg_4018_pp0_iter7_reg_reg ";
  attribute srl_name of \x_4_reg_4018_pp0_iter7_reg_reg[4]_srl8\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_4_reg_4018_pp0_iter7_reg_reg[4]_srl8 ";
  attribute srl_bus_name of \x_4_reg_4018_pp0_iter7_reg_reg[5]_srl8\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_4_reg_4018_pp0_iter7_reg_reg ";
  attribute srl_name of \x_4_reg_4018_pp0_iter7_reg_reg[5]_srl8\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_4_reg_4018_pp0_iter7_reg_reg[5]_srl8 ";
  attribute srl_bus_name of \x_4_reg_4018_pp0_iter7_reg_reg[6]_srl8\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_4_reg_4018_pp0_iter7_reg_reg ";
  attribute srl_name of \x_4_reg_4018_pp0_iter7_reg_reg[6]_srl8\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_4_reg_4018_pp0_iter7_reg_reg[6]_srl8 ";
  attribute srl_bus_name of \x_4_reg_4018_pp0_iter7_reg_reg[7]_srl8\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_4_reg_4018_pp0_iter7_reg_reg ";
  attribute srl_name of \x_4_reg_4018_pp0_iter7_reg_reg[7]_srl8\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_4_reg_4018_pp0_iter7_reg_reg[7]_srl8 ";
  attribute srl_bus_name of \x_4_reg_4018_pp0_iter7_reg_reg[8]_srl8\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_4_reg_4018_pp0_iter7_reg_reg ";
  attribute srl_name of \x_4_reg_4018_pp0_iter7_reg_reg[8]_srl8\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_4_reg_4018_pp0_iter7_reg_reg[8]_srl8 ";
  attribute srl_bus_name of \x_4_reg_4018_pp0_iter7_reg_reg[9]_srl8\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_4_reg_4018_pp0_iter7_reg_reg ";
  attribute srl_name of \x_4_reg_4018_pp0_iter7_reg_reg[9]_srl8\ : label is "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_4_reg_4018_pp0_iter7_reg_reg[9]_srl8 ";
  attribute SOFT_HLUTNM of \zonePlateVAddr[15]_i_3\ : label is "soft_lutpair513";
begin
  \add_ln1488_reg_1244_reg[0]\ <= \^add_ln1488_reg_1244_reg[0]\;
  \add_ln1488_reg_1244_reg[1]\ <= \^add_ln1488_reg_1244_reg[1]\;
  \add_ln1488_reg_1244_reg[1]_0\ <= \^add_ln1488_reg_1244_reg[1]_0\;
  \add_ln1488_reg_1244_reg[2]\ <= \^add_ln1488_reg_1244_reg[2]\;
  \add_ln1488_reg_1244_reg[3]\ <= \^add_ln1488_reg_1244_reg[3]\;
  and_ln1292_reg_4077 <= \^and_ln1292_reg_4077\;
  \ap_CS_fsm_reg[3]_3\(0) <= \^ap_cs_fsm_reg[3]_3\(0);
  \ap_CS_fsm_reg[3]_6\(0) <= \^ap_cs_fsm_reg[3]_6\(0);
  ap_NS_fsm15_out <= \^ap_ns_fsm15_out\;
  ap_ce_reg_reg <= \^ap_ce_reg_reg\;
  ap_enable_reg_pp0_iter10 <= \^ap_enable_reg_pp0_iter10\;
  ap_enable_reg_pp0_iter12_reg_0 <= \^ap_enable_reg_pp0_iter12_reg_0\;
  ap_enable_reg_pp0_iter12_reg_1 <= \^ap_enable_reg_pp0_iter12_reg_1\;
  ap_enable_reg_pp0_iter13_reg_0 <= \^ap_enable_reg_pp0_iter13_reg_0\;
  ap_enable_reg_pp0_iter13_reg_1 <= \^ap_enable_reg_pp0_iter13_reg_1\;
  ap_enable_reg_pp0_iter8 <= \^ap_enable_reg_pp0_iter8\;
  ap_enable_reg_pp0_iter9 <= \^ap_enable_reg_pp0_iter9\;
  ap_loop_exit_ready_pp0_iter14_reg <= \^ap_loop_exit_ready_pp0_iter14_reg\;
  \ap_phi_reg_pp0_iter13_outpix_val_V_74_reg_933_reg[6]_0\(1 downto 0) <= \^ap_phi_reg_pp0_iter13_outpix_val_v_74_reg_933_reg[6]_0\(1 downto 0);
  \gSerie_V_reg[0]_0\(0) <= \^gserie_v_reg[0]_0\(0);
  grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hdata_flag_1_out <= \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_hdata_flag_1_out\;
  grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_2_flag_1_out <= \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_rampval_2_flag_1_out\;
  grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_flag_1_out <= \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_rampval_3_flag_1_out\;
  grp_tpgPatternCheckerBoard_fu_1385_ap_return_3(0) <= \^grp_tpgpatterncheckerboard_fu_1385_ap_return_3\(0);
  grp_tpgPatternCheckerBoard_fu_1385_ap_start_reg <= \^grp_tpgpatterncheckerboard_fu_1385_ap_start_reg\;
  grp_tpgPatternCrossHatch_fu_1369_ap_start_reg <= \^grp_tpgpatterncrosshatch_fu_1369_ap_start_reg\;
  grp_tpgPatternDPColorSquare_fu_1441_ap_start_reg <= \^grp_tpgpatterndpcolorsquare_fu_1441_ap_start_reg\;
  grp_tpgPatternTartanColorBars_fu_1413_ap_start_reg <= \^grp_tpgpatterntartancolorbars_fu_1413_ap_start_reg\;
  \hdata_loc_0_fu_266_reg[7]\(6 downto 0) <= \^hdata_loc_0_fu_266_reg[7]\(6 downto 0);
  \icmp_ln520_reg_4037_pp0_iter11_reg_reg[0]_0\ <= \^icmp_ln520_reg_4037_pp0_iter11_reg_reg[0]_0\;
  \icmp_ln520_reg_4037_pp0_iter11_reg_reg[0]_1\(0) <= \^icmp_ln520_reg_4037_pp0_iter11_reg_reg[0]_1\(0);
  \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_0\ <= \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_0\;
  icmp_ln520_reg_4037_pp0_iter7_reg <= \^icmp_ln520_reg_4037_pp0_iter7_reg\;
  icmp_ln520_reg_4037_pp0_iter8_reg <= \^icmp_ln520_reg_4037_pp0_iter8_reg\;
  icmp_ln520_reg_4037_pp0_iter9_reg <= \^icmp_ln520_reg_4037_pp0_iter9_reg\;
  \int_width_reg[15]\(0) <= \^int_width_reg[15]\(0);
  internal_empty_n_reg(0) <= \^internal_empty_n_reg\(0);
  \outpix_val_V_10_fu_502_reg[7]_0\(7 downto 0) <= \^outpix_val_v_10_fu_502_reg[7]_0\(7 downto 0);
  \outpix_val_V_11_fu_506_reg[7]_0\(7 downto 0) <= \^outpix_val_v_11_fu_506_reg[7]_0\(7 downto 0);
  \outpix_val_V_6_fu_486_reg[7]_0\(7 downto 0) <= \^outpix_val_v_6_fu_486_reg[7]_0\(7 downto 0);
  \outpix_val_V_7_fu_490_reg[7]_0\(7 downto 0) <= \^outpix_val_v_7_fu_490_reg[7]_0\(7 downto 0);
  \outpix_val_V_8_fu_494_reg[7]_0\(7 downto 0) <= \^outpix_val_v_8_fu_494_reg[7]_0\(7 downto 0);
  \outpix_val_V_9_fu_498_reg[7]_0\(7 downto 0) <= \^outpix_val_v_9_fu_498_reg[7]_0\(7 downto 0);
  \q0_reg[2]\ <= q0_reg_2_sn_1;
  \q0_reg[6]\ <= q0_reg_6_sn_1;
  q0_reg_0_sn_1 <= \q0_reg[0]\;
  \q1_reg[2]\ <= q1_reg_2_sn_1;
  \q1_reg[6]\ <= q1_reg_6_sn_1;
  q1_reg_0(1 downto 0) <= \^q1_reg_0\(1 downto 0);
  q3_reg_0(1 downto 0) <= \^q3_reg_0\(1 downto 0);
  q3_reg_1(1 downto 0) <= \^q3_reg_1\(1 downto 0);
  q4_reg_0(1 downto 0) <= \^q4_reg_0\(1 downto 0);
  \rSerie_V_reg[27]_0\(8 downto 0) <= \^rserie_v_reg[27]_0\(8 downto 0);
  \rSerie_V_reg[4]__0_0\(1 downto 0) <= \^rserie_v_reg[4]__0_0\(1 downto 0);
  \rampStart_load_reg_1167_reg[0]\ <= \^rampstart_load_reg_1167_reg[0]\;
  \rampStart_load_reg_1167_reg[1]\ <= \^rampstart_load_reg_1167_reg[1]\;
  \rampStart_load_reg_1167_reg[2]\ <= \^rampstart_load_reg_1167_reg[2]\;
  \rampStart_load_reg_1167_reg[4]_0\ <= \^rampstart_load_reg_1167_reg[4]_0\;
  \rampStart_load_reg_1167_reg[5]\ <= \^rampstart_load_reg_1167_reg[5]\;
  \rampStart_load_reg_1167_reg[6]\ <= \^rampstart_load_reg_1167_reg[6]\;
  \rampStart_load_reg_1167_reg[7]\ <= \^rampstart_load_reg_1167_reg[7]\;
  \rampVal_2_loc_0_fu_258_reg[7]\(6 downto 0) <= \^rampval_2_loc_0_fu_258_reg[7]\(6 downto 0);
  \rampVal_3_loc_0_fu_302_reg[7]\(6 downto 0) <= \^rampval_3_loc_0_fu_302_reg[7]\(6 downto 0);
  \trunc_ln320_reg_4408_reg[7]_0\ <= \^trunc_ln320_reg_4408_reg[7]_0\;
  xBar_V0 <= \^xbar_v0\;
  xBar_V_10 <= \^xbar_v_10\;
  \x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(14 downto 0) <= \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(14 downto 0);
  \x_4_reg_4018_pp0_iter8_reg_reg[15]__0_0\(14 downto 0) <= \^x_4_reg_4018_pp0_iter8_reg_reg[15]__0_0\(14 downto 0);
  \x_4_reg_4018_pp0_iter9_reg_reg[15]_0\(14 downto 0) <= \^x_4_reg_4018_pp0_iter9_reg_reg[15]_0\(14 downto 0);
\SRL_SIG_reg[15][0]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => bckgndYUV_full_n,
      I1 => ap_enable_reg_pp0_iter15,
      I2 => \^ap_enable_reg_pp0_iter12_reg_1\,
      I3 => \rampVal_3_flag_0_reg_406_reg[0]\(2),
      O => shiftReg_ce
    );
\add_ln1236_1_reg_4110_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1236_1_reg_41100,
      D => add_ln1236_1_fu_1676_p2(0),
      Q => add_ln1236_1_reg_4110(8),
      R => '0'
    );
\add_ln1236_reg_4090[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter12_reg_1\,
      I1 => \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_0\(0),
      I2 => q4_reg_1,
      I3 => icmp_ln520_reg_4037,
      O => add_ln1236_1_reg_41100
    );
\add_ln1236_reg_4090_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1236_1_reg_41100,
      D => add_ln1236_fu_1664_p2(0),
      Q => add_ln1236_reg_4090(8),
      R => '0'
    );
\add_ln1240_1_reg_4100_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1236_1_reg_41100,
      D => add_ln1240_1_fu_1670_p2(0),
      Q => add_ln1240_1_reg_4100(8),
      R => '0'
    );
\add_ln1240_3_reg_4120_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1236_1_reg_41100,
      D => add_ln1240_3_fu_1682_p2(0),
      Q => add_ln1240_3_reg_4120(8),
      R => '0'
    );
\add_ln1259_3_reg_4283_pp0_iter10_reg_reg[0]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln1259_3_reg_4283(0),
      Q => \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[0]_srl5_n_5\
    );
\add_ln1259_3_reg_4283_pp0_iter10_reg_reg[10]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln1259_3_reg_4283(10),
      Q => \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[10]_srl5_n_5\
    );
\add_ln1259_3_reg_4283_pp0_iter10_reg_reg[11]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln1259_3_reg_4283(11),
      Q => \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[11]_srl5_n_5\
    );
\add_ln1259_3_reg_4283_pp0_iter10_reg_reg[12]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln1259_3_reg_4283(12),
      Q => \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[12]_srl5_n_5\
    );
\add_ln1259_3_reg_4283_pp0_iter10_reg_reg[13]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln1259_3_reg_4283(13),
      Q => \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[13]_srl5_n_5\
    );
\add_ln1259_3_reg_4283_pp0_iter10_reg_reg[14]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln1259_3_reg_4283(14),
      Q => \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[14]_srl5_n_5\
    );
\add_ln1259_3_reg_4283_pp0_iter10_reg_reg[15]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln1259_3_reg_4283(15),
      Q => \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[15]_srl5_n_5\
    );
\add_ln1259_3_reg_4283_pp0_iter10_reg_reg[1]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln1259_3_reg_4283(1),
      Q => \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[1]_srl5_n_5\
    );
\add_ln1259_3_reg_4283_pp0_iter10_reg_reg[2]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln1259_3_reg_4283(2),
      Q => \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[2]_srl5_n_5\
    );
\add_ln1259_3_reg_4283_pp0_iter10_reg_reg[3]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln1259_3_reg_4283(3),
      Q => \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[3]_srl5_n_5\
    );
\add_ln1259_3_reg_4283_pp0_iter10_reg_reg[4]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln1259_3_reg_4283(4),
      Q => \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[4]_srl5_n_5\
    );
\add_ln1259_3_reg_4283_pp0_iter10_reg_reg[5]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln1259_3_reg_4283(5),
      Q => \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[5]_srl5_n_5\
    );
\add_ln1259_3_reg_4283_pp0_iter10_reg_reg[6]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln1259_3_reg_4283(6),
      Q => \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[6]_srl5_n_5\
    );
\add_ln1259_3_reg_4283_pp0_iter10_reg_reg[7]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln1259_3_reg_4283(7),
      Q => \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[7]_srl5_n_5\
    );
\add_ln1259_3_reg_4283_pp0_iter10_reg_reg[8]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln1259_3_reg_4283(8),
      Q => \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[8]_srl5_n_5\
    );
\add_ln1259_3_reg_4283_pp0_iter10_reg_reg[9]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln1259_3_reg_4283(9),
      Q => \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[9]_srl5_n_5\
    );
\add_ln1259_3_reg_4283_pp0_iter11_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[0]_srl5_n_5\,
      Q => add_ln1259_3_reg_4283_pp0_iter11_reg(0),
      R => '0'
    );
\add_ln1259_3_reg_4283_pp0_iter11_reg_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[10]_srl5_n_5\,
      Q => add_ln1259_3_reg_4283_pp0_iter11_reg(10),
      R => '0'
    );
\add_ln1259_3_reg_4283_pp0_iter11_reg_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[11]_srl5_n_5\,
      Q => add_ln1259_3_reg_4283_pp0_iter11_reg(11),
      R => '0'
    );
\add_ln1259_3_reg_4283_pp0_iter11_reg_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[12]_srl5_n_5\,
      Q => add_ln1259_3_reg_4283_pp0_iter11_reg(12),
      R => '0'
    );
\add_ln1259_3_reg_4283_pp0_iter11_reg_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[13]_srl5_n_5\,
      Q => add_ln1259_3_reg_4283_pp0_iter11_reg(13),
      R => '0'
    );
\add_ln1259_3_reg_4283_pp0_iter11_reg_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[14]_srl5_n_5\,
      Q => add_ln1259_3_reg_4283_pp0_iter11_reg(14),
      R => '0'
    );
\add_ln1259_3_reg_4283_pp0_iter11_reg_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[15]_srl5_n_5\,
      Q => add_ln1259_3_reg_4283_pp0_iter11_reg(15),
      R => '0'
    );
\add_ln1259_3_reg_4283_pp0_iter11_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[1]_srl5_n_5\,
      Q => add_ln1259_3_reg_4283_pp0_iter11_reg(1),
      R => '0'
    );
\add_ln1259_3_reg_4283_pp0_iter11_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[2]_srl5_n_5\,
      Q => add_ln1259_3_reg_4283_pp0_iter11_reg(2),
      R => '0'
    );
\add_ln1259_3_reg_4283_pp0_iter11_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[3]_srl5_n_5\,
      Q => add_ln1259_3_reg_4283_pp0_iter11_reg(3),
      R => '0'
    );
\add_ln1259_3_reg_4283_pp0_iter11_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[4]_srl5_n_5\,
      Q => add_ln1259_3_reg_4283_pp0_iter11_reg(4),
      R => '0'
    );
\add_ln1259_3_reg_4283_pp0_iter11_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[5]_srl5_n_5\,
      Q => add_ln1259_3_reg_4283_pp0_iter11_reg(5),
      R => '0'
    );
\add_ln1259_3_reg_4283_pp0_iter11_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[6]_srl5_n_5\,
      Q => add_ln1259_3_reg_4283_pp0_iter11_reg(6),
      R => '0'
    );
\add_ln1259_3_reg_4283_pp0_iter11_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[7]_srl5_n_5\,
      Q => add_ln1259_3_reg_4283_pp0_iter11_reg(7),
      R => '0'
    );
\add_ln1259_3_reg_4283_pp0_iter11_reg_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[8]_srl5_n_5\,
      Q => add_ln1259_3_reg_4283_pp0_iter11_reg(8),
      R => '0'
    );
\add_ln1259_3_reg_4283_pp0_iter11_reg_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[9]_srl5_n_5\,
      Q => add_ln1259_3_reg_4283_pp0_iter11_reg(9),
      R => '0'
    );
\add_ln1259_3_reg_4283_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1259_3_reg_42830,
      D => mac_muladd_8ns_8s_15ns_16_4_1_U90_n_20,
      Q => add_ln1259_3_reg_4283(0),
      R => '0'
    );
\add_ln1259_3_reg_4283_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1259_3_reg_42830,
      D => mac_muladd_8ns_8s_15ns_16_4_1_U90_n_10,
      Q => add_ln1259_3_reg_4283(10),
      R => '0'
    );
\add_ln1259_3_reg_4283_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1259_3_reg_42830,
      D => mac_muladd_8ns_8s_15ns_16_4_1_U90_n_9,
      Q => add_ln1259_3_reg_4283(11),
      R => '0'
    );
\add_ln1259_3_reg_4283_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1259_3_reg_42830,
      D => mac_muladd_8ns_8s_15ns_16_4_1_U90_n_8,
      Q => add_ln1259_3_reg_4283(12),
      R => '0'
    );
\add_ln1259_3_reg_4283_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1259_3_reg_42830,
      D => mac_muladd_8ns_8s_15ns_16_4_1_U90_n_7,
      Q => add_ln1259_3_reg_4283(13),
      R => '0'
    );
\add_ln1259_3_reg_4283_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1259_3_reg_42830,
      D => mac_muladd_8ns_8s_15ns_16_4_1_U90_n_6,
      Q => add_ln1259_3_reg_4283(14),
      R => '0'
    );
\add_ln1259_3_reg_4283_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1259_3_reg_42830,
      D => mac_muladd_8ns_8s_15ns_16_4_1_U90_n_5,
      Q => add_ln1259_3_reg_4283(15),
      R => '0'
    );
\add_ln1259_3_reg_4283_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1259_3_reg_42830,
      D => mac_muladd_8ns_8s_15ns_16_4_1_U90_n_19,
      Q => add_ln1259_3_reg_4283(1),
      R => '0'
    );
\add_ln1259_3_reg_4283_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1259_3_reg_42830,
      D => mac_muladd_8ns_8s_15ns_16_4_1_U90_n_18,
      Q => add_ln1259_3_reg_4283(2),
      R => '0'
    );
\add_ln1259_3_reg_4283_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1259_3_reg_42830,
      D => mac_muladd_8ns_8s_15ns_16_4_1_U90_n_17,
      Q => add_ln1259_3_reg_4283(3),
      R => '0'
    );
\add_ln1259_3_reg_4283_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1259_3_reg_42830,
      D => mac_muladd_8ns_8s_15ns_16_4_1_U90_n_16,
      Q => add_ln1259_3_reg_4283(4),
      R => '0'
    );
\add_ln1259_3_reg_4283_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1259_3_reg_42830,
      D => mac_muladd_8ns_8s_15ns_16_4_1_U90_n_15,
      Q => add_ln1259_3_reg_4283(5),
      R => '0'
    );
\add_ln1259_3_reg_4283_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1259_3_reg_42830,
      D => mac_muladd_8ns_8s_15ns_16_4_1_U90_n_14,
      Q => add_ln1259_3_reg_4283(6),
      R => '0'
    );
\add_ln1259_3_reg_4283_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1259_3_reg_42830,
      D => mac_muladd_8ns_8s_15ns_16_4_1_U90_n_13,
      Q => add_ln1259_3_reg_4283(7),
      R => '0'
    );
\add_ln1259_3_reg_4283_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1259_3_reg_42830,
      D => mac_muladd_8ns_8s_15ns_16_4_1_U90_n_12,
      Q => add_ln1259_3_reg_4283(8),
      R => '0'
    );
\add_ln1259_3_reg_4283_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1259_3_reg_42830,
      D => mac_muladd_8ns_8s_15ns_16_4_1_U90_n_11,
      Q => add_ln1259_3_reg_4283(9),
      R => '0'
    );
\add_ln1259_reg_4261[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter12_reg_1\,
      I1 => \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_0\(0),
      I2 => q4_reg_1,
      I3 => icmp_ln520_reg_4037_pp0_iter4_reg,
      I4 => ap_enable_reg_pp0_iter5,
      O => add_ln1259_3_reg_42830
    );
\add_ln1259_reg_4261_pp0_iter10_reg_reg[0]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln1259_reg_4261(0),
      Q => \add_ln1259_reg_4261_pp0_iter10_reg_reg[0]_srl5_n_5\
    );
\add_ln1259_reg_4261_pp0_iter10_reg_reg[10]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln1259_reg_4261(10),
      Q => \add_ln1259_reg_4261_pp0_iter10_reg_reg[10]_srl5_n_5\
    );
\add_ln1259_reg_4261_pp0_iter10_reg_reg[11]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln1259_reg_4261(11),
      Q => \add_ln1259_reg_4261_pp0_iter10_reg_reg[11]_srl5_n_5\
    );
\add_ln1259_reg_4261_pp0_iter10_reg_reg[12]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln1259_reg_4261(12),
      Q => \add_ln1259_reg_4261_pp0_iter10_reg_reg[12]_srl5_n_5\
    );
\add_ln1259_reg_4261_pp0_iter10_reg_reg[13]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln1259_reg_4261(13),
      Q => \add_ln1259_reg_4261_pp0_iter10_reg_reg[13]_srl5_n_5\
    );
\add_ln1259_reg_4261_pp0_iter10_reg_reg[14]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln1259_reg_4261(14),
      Q => \add_ln1259_reg_4261_pp0_iter10_reg_reg[14]_srl5_n_5\
    );
\add_ln1259_reg_4261_pp0_iter10_reg_reg[15]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln1259_reg_4261(15),
      Q => \add_ln1259_reg_4261_pp0_iter10_reg_reg[15]_srl5_n_5\
    );
\add_ln1259_reg_4261_pp0_iter10_reg_reg[1]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln1259_reg_4261(1),
      Q => \add_ln1259_reg_4261_pp0_iter10_reg_reg[1]_srl5_n_5\
    );
\add_ln1259_reg_4261_pp0_iter10_reg_reg[2]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln1259_reg_4261(2),
      Q => \add_ln1259_reg_4261_pp0_iter10_reg_reg[2]_srl5_n_5\
    );
\add_ln1259_reg_4261_pp0_iter10_reg_reg[3]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln1259_reg_4261(3),
      Q => \add_ln1259_reg_4261_pp0_iter10_reg_reg[3]_srl5_n_5\
    );
\add_ln1259_reg_4261_pp0_iter10_reg_reg[4]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln1259_reg_4261(4),
      Q => \add_ln1259_reg_4261_pp0_iter10_reg_reg[4]_srl5_n_5\
    );
\add_ln1259_reg_4261_pp0_iter10_reg_reg[5]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln1259_reg_4261(5),
      Q => \add_ln1259_reg_4261_pp0_iter10_reg_reg[5]_srl5_n_5\
    );
\add_ln1259_reg_4261_pp0_iter10_reg_reg[6]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln1259_reg_4261(6),
      Q => \add_ln1259_reg_4261_pp0_iter10_reg_reg[6]_srl5_n_5\
    );
\add_ln1259_reg_4261_pp0_iter10_reg_reg[7]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln1259_reg_4261(7),
      Q => \add_ln1259_reg_4261_pp0_iter10_reg_reg[7]_srl5_n_5\
    );
\add_ln1259_reg_4261_pp0_iter10_reg_reg[8]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln1259_reg_4261(8),
      Q => \add_ln1259_reg_4261_pp0_iter10_reg_reg[8]_srl5_n_5\
    );
\add_ln1259_reg_4261_pp0_iter10_reg_reg[9]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln1259_reg_4261(9),
      Q => \add_ln1259_reg_4261_pp0_iter10_reg_reg[9]_srl5_n_5\
    );
\add_ln1259_reg_4261_pp0_iter11_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln1259_reg_4261_pp0_iter10_reg_reg[0]_srl5_n_5\,
      Q => add_ln1259_reg_4261_pp0_iter11_reg(0),
      R => '0'
    );
\add_ln1259_reg_4261_pp0_iter11_reg_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln1259_reg_4261_pp0_iter10_reg_reg[10]_srl5_n_5\,
      Q => add_ln1259_reg_4261_pp0_iter11_reg(10),
      R => '0'
    );
\add_ln1259_reg_4261_pp0_iter11_reg_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln1259_reg_4261_pp0_iter10_reg_reg[11]_srl5_n_5\,
      Q => add_ln1259_reg_4261_pp0_iter11_reg(11),
      R => '0'
    );
\add_ln1259_reg_4261_pp0_iter11_reg_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln1259_reg_4261_pp0_iter10_reg_reg[12]_srl5_n_5\,
      Q => add_ln1259_reg_4261_pp0_iter11_reg(12),
      R => '0'
    );
\add_ln1259_reg_4261_pp0_iter11_reg_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln1259_reg_4261_pp0_iter10_reg_reg[13]_srl5_n_5\,
      Q => add_ln1259_reg_4261_pp0_iter11_reg(13),
      R => '0'
    );
\add_ln1259_reg_4261_pp0_iter11_reg_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln1259_reg_4261_pp0_iter10_reg_reg[14]_srl5_n_5\,
      Q => add_ln1259_reg_4261_pp0_iter11_reg(14),
      R => '0'
    );
\add_ln1259_reg_4261_pp0_iter11_reg_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln1259_reg_4261_pp0_iter10_reg_reg[15]_srl5_n_5\,
      Q => add_ln1259_reg_4261_pp0_iter11_reg(15),
      R => '0'
    );
\add_ln1259_reg_4261_pp0_iter11_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln1259_reg_4261_pp0_iter10_reg_reg[1]_srl5_n_5\,
      Q => add_ln1259_reg_4261_pp0_iter11_reg(1),
      R => '0'
    );
\add_ln1259_reg_4261_pp0_iter11_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln1259_reg_4261_pp0_iter10_reg_reg[2]_srl5_n_5\,
      Q => add_ln1259_reg_4261_pp0_iter11_reg(2),
      R => '0'
    );
\add_ln1259_reg_4261_pp0_iter11_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln1259_reg_4261_pp0_iter10_reg_reg[3]_srl5_n_5\,
      Q => add_ln1259_reg_4261_pp0_iter11_reg(3),
      R => '0'
    );
\add_ln1259_reg_4261_pp0_iter11_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln1259_reg_4261_pp0_iter10_reg_reg[4]_srl5_n_5\,
      Q => add_ln1259_reg_4261_pp0_iter11_reg(4),
      R => '0'
    );
\add_ln1259_reg_4261_pp0_iter11_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln1259_reg_4261_pp0_iter10_reg_reg[5]_srl5_n_5\,
      Q => add_ln1259_reg_4261_pp0_iter11_reg(5),
      R => '0'
    );
\add_ln1259_reg_4261_pp0_iter11_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln1259_reg_4261_pp0_iter10_reg_reg[6]_srl5_n_5\,
      Q => add_ln1259_reg_4261_pp0_iter11_reg(6),
      R => '0'
    );
\add_ln1259_reg_4261_pp0_iter11_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln1259_reg_4261_pp0_iter10_reg_reg[7]_srl5_n_5\,
      Q => add_ln1259_reg_4261_pp0_iter11_reg(7),
      R => '0'
    );
\add_ln1259_reg_4261_pp0_iter11_reg_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln1259_reg_4261_pp0_iter10_reg_reg[8]_srl5_n_5\,
      Q => add_ln1259_reg_4261_pp0_iter11_reg(8),
      R => '0'
    );
\add_ln1259_reg_4261_pp0_iter11_reg_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln1259_reg_4261_pp0_iter10_reg_reg[9]_srl5_n_5\,
      Q => add_ln1259_reg_4261_pp0_iter11_reg(9),
      R => '0'
    );
\add_ln1259_reg_4261_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1259_3_reg_42830,
      D => mac_muladd_8ns_8s_15ns_16_4_1_U87_n_20,
      Q => add_ln1259_reg_4261(0),
      R => '0'
    );
\add_ln1259_reg_4261_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1259_3_reg_42830,
      D => mac_muladd_8ns_8s_15ns_16_4_1_U87_n_10,
      Q => add_ln1259_reg_4261(10),
      R => '0'
    );
\add_ln1259_reg_4261_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1259_3_reg_42830,
      D => mac_muladd_8ns_8s_15ns_16_4_1_U87_n_9,
      Q => add_ln1259_reg_4261(11),
      R => '0'
    );
\add_ln1259_reg_4261_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1259_3_reg_42830,
      D => mac_muladd_8ns_8s_15ns_16_4_1_U87_n_8,
      Q => add_ln1259_reg_4261(12),
      R => '0'
    );
\add_ln1259_reg_4261_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1259_3_reg_42830,
      D => mac_muladd_8ns_8s_15ns_16_4_1_U87_n_7,
      Q => add_ln1259_reg_4261(13),
      R => '0'
    );
\add_ln1259_reg_4261_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1259_3_reg_42830,
      D => mac_muladd_8ns_8s_15ns_16_4_1_U87_n_6,
      Q => add_ln1259_reg_4261(14),
      R => '0'
    );
\add_ln1259_reg_4261_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1259_3_reg_42830,
      D => mac_muladd_8ns_8s_15ns_16_4_1_U87_n_5,
      Q => add_ln1259_reg_4261(15),
      R => '0'
    );
\add_ln1259_reg_4261_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1259_3_reg_42830,
      D => mac_muladd_8ns_8s_15ns_16_4_1_U87_n_19,
      Q => add_ln1259_reg_4261(1),
      R => '0'
    );
\add_ln1259_reg_4261_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1259_3_reg_42830,
      D => mac_muladd_8ns_8s_15ns_16_4_1_U87_n_18,
      Q => add_ln1259_reg_4261(2),
      R => '0'
    );
\add_ln1259_reg_4261_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1259_3_reg_42830,
      D => mac_muladd_8ns_8s_15ns_16_4_1_U87_n_17,
      Q => add_ln1259_reg_4261(3),
      R => '0'
    );
\add_ln1259_reg_4261_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1259_3_reg_42830,
      D => mac_muladd_8ns_8s_15ns_16_4_1_U87_n_16,
      Q => add_ln1259_reg_4261(4),
      R => '0'
    );
\add_ln1259_reg_4261_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1259_3_reg_42830,
      D => mac_muladd_8ns_8s_15ns_16_4_1_U87_n_15,
      Q => add_ln1259_reg_4261(5),
      R => '0'
    );
\add_ln1259_reg_4261_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1259_3_reg_42830,
      D => mac_muladd_8ns_8s_15ns_16_4_1_U87_n_14,
      Q => add_ln1259_reg_4261(6),
      R => '0'
    );
\add_ln1259_reg_4261_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1259_3_reg_42830,
      D => mac_muladd_8ns_8s_15ns_16_4_1_U87_n_13,
      Q => add_ln1259_reg_4261(7),
      R => '0'
    );
\add_ln1259_reg_4261_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1259_3_reg_42830,
      D => mac_muladd_8ns_8s_15ns_16_4_1_U87_n_12,
      Q => add_ln1259_reg_4261(8),
      R => '0'
    );
\add_ln1259_reg_4261_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1259_3_reg_42830,
      D => mac_muladd_8ns_8s_15ns_16_4_1_U87_n_11,
      Q => add_ln1259_reg_4261(9),
      R => '0'
    );
\add_ln1306_2_reg_4206[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter12_reg_1\,
      I1 => \icmp_ln1285_reg_4073_reg[0]_0\,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => icmp_ln520_reg_4037_pp0_iter2_reg,
      O => add_ln1306_2_reg_42060
    );
\add_ln1306_2_reg_4206_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1306_2_reg_4206(0),
      Q => add_ln1306_2_reg_4206_pp0_iter4_reg(0),
      R => '0'
    );
\add_ln1306_2_reg_4206_pp0_iter4_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1306_2_reg_4206(10),
      Q => add_ln1306_2_reg_4206_pp0_iter4_reg(10),
      R => '0'
    );
\add_ln1306_2_reg_4206_pp0_iter4_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1306_2_reg_4206(11),
      Q => add_ln1306_2_reg_4206_pp0_iter4_reg(11),
      R => '0'
    );
\add_ln1306_2_reg_4206_pp0_iter4_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1306_2_reg_4206(12),
      Q => add_ln1306_2_reg_4206_pp0_iter4_reg(12),
      R => '0'
    );
\add_ln1306_2_reg_4206_pp0_iter4_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1306_2_reg_4206(13),
      Q => add_ln1306_2_reg_4206_pp0_iter4_reg(13),
      R => '0'
    );
\add_ln1306_2_reg_4206_pp0_iter4_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1306_2_reg_4206(14),
      Q => add_ln1306_2_reg_4206_pp0_iter4_reg(14),
      R => '0'
    );
\add_ln1306_2_reg_4206_pp0_iter4_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1306_2_reg_4206(15),
      Q => add_ln1306_2_reg_4206_pp0_iter4_reg(15),
      R => '0'
    );
\add_ln1306_2_reg_4206_pp0_iter4_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1306_2_reg_4206(1),
      Q => add_ln1306_2_reg_4206_pp0_iter4_reg(1),
      R => '0'
    );
\add_ln1306_2_reg_4206_pp0_iter4_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1306_2_reg_4206(2),
      Q => add_ln1306_2_reg_4206_pp0_iter4_reg(2),
      R => '0'
    );
\add_ln1306_2_reg_4206_pp0_iter4_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1306_2_reg_4206(3),
      Q => add_ln1306_2_reg_4206_pp0_iter4_reg(3),
      R => '0'
    );
\add_ln1306_2_reg_4206_pp0_iter4_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1306_2_reg_4206(4),
      Q => add_ln1306_2_reg_4206_pp0_iter4_reg(4),
      R => '0'
    );
\add_ln1306_2_reg_4206_pp0_iter4_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1306_2_reg_4206(5),
      Q => add_ln1306_2_reg_4206_pp0_iter4_reg(5),
      R => '0'
    );
\add_ln1306_2_reg_4206_pp0_iter4_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1306_2_reg_4206(6),
      Q => add_ln1306_2_reg_4206_pp0_iter4_reg(6),
      R => '0'
    );
\add_ln1306_2_reg_4206_pp0_iter4_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1306_2_reg_4206(7),
      Q => add_ln1306_2_reg_4206_pp0_iter4_reg(7),
      R => '0'
    );
\add_ln1306_2_reg_4206_pp0_iter4_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1306_2_reg_4206(8),
      Q => add_ln1306_2_reg_4206_pp0_iter4_reg(8),
      R => '0'
    );
\add_ln1306_2_reg_4206_pp0_iter4_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1306_2_reg_4206(9),
      Q => add_ln1306_2_reg_4206_pp0_iter4_reg(9),
      R => '0'
    );
\add_ln1306_2_reg_4206_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1306_2_reg_42060,
      D => mac_muladd_16s_16ns_16ns_16_4_1_U82_n_20,
      Q => add_ln1306_2_reg_4206(0),
      R => '0'
    );
\add_ln1306_2_reg_4206_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1306_2_reg_42060,
      D => mac_muladd_16s_16ns_16ns_16_4_1_U82_n_10,
      Q => add_ln1306_2_reg_4206(10),
      R => '0'
    );
\add_ln1306_2_reg_4206_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1306_2_reg_42060,
      D => mac_muladd_16s_16ns_16ns_16_4_1_U82_n_9,
      Q => add_ln1306_2_reg_4206(11),
      R => '0'
    );
\add_ln1306_2_reg_4206_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1306_2_reg_42060,
      D => mac_muladd_16s_16ns_16ns_16_4_1_U82_n_8,
      Q => add_ln1306_2_reg_4206(12),
      R => '0'
    );
\add_ln1306_2_reg_4206_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1306_2_reg_42060,
      D => mac_muladd_16s_16ns_16ns_16_4_1_U82_n_7,
      Q => add_ln1306_2_reg_4206(13),
      R => '0'
    );
\add_ln1306_2_reg_4206_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1306_2_reg_42060,
      D => mac_muladd_16s_16ns_16ns_16_4_1_U82_n_6,
      Q => add_ln1306_2_reg_4206(14),
      R => '0'
    );
\add_ln1306_2_reg_4206_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1306_2_reg_42060,
      D => mac_muladd_16s_16ns_16ns_16_4_1_U82_n_5,
      Q => add_ln1306_2_reg_4206(15),
      R => '0'
    );
\add_ln1306_2_reg_4206_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1306_2_reg_42060,
      D => mac_muladd_16s_16ns_16ns_16_4_1_U82_n_19,
      Q => add_ln1306_2_reg_4206(1),
      R => '0'
    );
\add_ln1306_2_reg_4206_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1306_2_reg_42060,
      D => mac_muladd_16s_16ns_16ns_16_4_1_U82_n_18,
      Q => add_ln1306_2_reg_4206(2),
      R => '0'
    );
\add_ln1306_2_reg_4206_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1306_2_reg_42060,
      D => mac_muladd_16s_16ns_16ns_16_4_1_U82_n_17,
      Q => add_ln1306_2_reg_4206(3),
      R => '0'
    );
\add_ln1306_2_reg_4206_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1306_2_reg_42060,
      D => mac_muladd_16s_16ns_16ns_16_4_1_U82_n_16,
      Q => add_ln1306_2_reg_4206(4),
      R => '0'
    );
\add_ln1306_2_reg_4206_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1306_2_reg_42060,
      D => mac_muladd_16s_16ns_16ns_16_4_1_U82_n_15,
      Q => add_ln1306_2_reg_4206(5),
      R => '0'
    );
\add_ln1306_2_reg_4206_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1306_2_reg_42060,
      D => mac_muladd_16s_16ns_16ns_16_4_1_U82_n_14,
      Q => add_ln1306_2_reg_4206(6),
      R => '0'
    );
\add_ln1306_2_reg_4206_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1306_2_reg_42060,
      D => mac_muladd_16s_16ns_16ns_16_4_1_U82_n_13,
      Q => add_ln1306_2_reg_4206(7),
      R => '0'
    );
\add_ln1306_2_reg_4206_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1306_2_reg_42060,
      D => mac_muladd_16s_16ns_16ns_16_4_1_U82_n_12,
      Q => add_ln1306_2_reg_4206(8),
      R => '0'
    );
\add_ln1306_2_reg_4206_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1306_2_reg_42060,
      D => mac_muladd_16s_16ns_16ns_16_4_1_U82_n_11,
      Q => add_ln1306_2_reg_4206(9),
      R => '0'
    );
\add_ln1306_3_reg_4211_pp0_iter5_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln1306_3_reg_4211(0),
      Q => \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[0]_srl2_n_5\
    );
\add_ln1306_3_reg_4211_pp0_iter5_reg_reg[10]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln1306_3_reg_4211(10),
      Q => \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[10]_srl2_n_5\
    );
\add_ln1306_3_reg_4211_pp0_iter5_reg_reg[11]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln1306_3_reg_4211(11),
      Q => \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[11]_srl2_n_5\
    );
\add_ln1306_3_reg_4211_pp0_iter5_reg_reg[12]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln1306_3_reg_4211(12),
      Q => \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[12]_srl2_n_5\
    );
\add_ln1306_3_reg_4211_pp0_iter5_reg_reg[13]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln1306_3_reg_4211(13),
      Q => \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[13]_srl2_n_5\
    );
\add_ln1306_3_reg_4211_pp0_iter5_reg_reg[14]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln1306_3_reg_4211(14),
      Q => \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[14]_srl2_n_5\
    );
\add_ln1306_3_reg_4211_pp0_iter5_reg_reg[15]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln1306_3_reg_4211(15),
      Q => \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[15]_srl2_n_5\
    );
\add_ln1306_3_reg_4211_pp0_iter5_reg_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln1306_3_reg_4211(1),
      Q => \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[1]_srl2_n_5\
    );
\add_ln1306_3_reg_4211_pp0_iter5_reg_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln1306_3_reg_4211(2),
      Q => \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[2]_srl2_n_5\
    );
\add_ln1306_3_reg_4211_pp0_iter5_reg_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln1306_3_reg_4211(3),
      Q => \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[3]_srl2_n_5\
    );
\add_ln1306_3_reg_4211_pp0_iter5_reg_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln1306_3_reg_4211(4),
      Q => \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[4]_srl2_n_5\
    );
\add_ln1306_3_reg_4211_pp0_iter5_reg_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln1306_3_reg_4211(5),
      Q => \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[5]_srl2_n_5\
    );
\add_ln1306_3_reg_4211_pp0_iter5_reg_reg[6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln1306_3_reg_4211(6),
      Q => \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[6]_srl2_n_5\
    );
\add_ln1306_3_reg_4211_pp0_iter5_reg_reg[7]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln1306_3_reg_4211(7),
      Q => \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[7]_srl2_n_5\
    );
\add_ln1306_3_reg_4211_pp0_iter5_reg_reg[8]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln1306_3_reg_4211(8),
      Q => \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[8]_srl2_n_5\
    );
\add_ln1306_3_reg_4211_pp0_iter5_reg_reg[9]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln1306_3_reg_4211(9),
      Q => \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[9]_srl2_n_5\
    );
\add_ln1306_3_reg_4211_pp0_iter6_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[0]_srl2_n_5\,
      Q => add_ln1306_3_reg_4211_pp0_iter6_reg(0),
      R => '0'
    );
\add_ln1306_3_reg_4211_pp0_iter6_reg_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[10]_srl2_n_5\,
      Q => add_ln1306_3_reg_4211_pp0_iter6_reg(10),
      R => '0'
    );
\add_ln1306_3_reg_4211_pp0_iter6_reg_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[11]_srl2_n_5\,
      Q => add_ln1306_3_reg_4211_pp0_iter6_reg(11),
      R => '0'
    );
\add_ln1306_3_reg_4211_pp0_iter6_reg_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[12]_srl2_n_5\,
      Q => add_ln1306_3_reg_4211_pp0_iter6_reg(12),
      R => '0'
    );
\add_ln1306_3_reg_4211_pp0_iter6_reg_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[13]_srl2_n_5\,
      Q => add_ln1306_3_reg_4211_pp0_iter6_reg(13),
      R => '0'
    );
\add_ln1306_3_reg_4211_pp0_iter6_reg_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[14]_srl2_n_5\,
      Q => add_ln1306_3_reg_4211_pp0_iter6_reg(14),
      R => '0'
    );
\add_ln1306_3_reg_4211_pp0_iter6_reg_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[15]_srl2_n_5\,
      Q => add_ln1306_3_reg_4211_pp0_iter6_reg(15),
      R => '0'
    );
\add_ln1306_3_reg_4211_pp0_iter6_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[1]_srl2_n_5\,
      Q => add_ln1306_3_reg_4211_pp0_iter6_reg(1),
      R => '0'
    );
\add_ln1306_3_reg_4211_pp0_iter6_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[2]_srl2_n_5\,
      Q => add_ln1306_3_reg_4211_pp0_iter6_reg(2),
      R => '0'
    );
\add_ln1306_3_reg_4211_pp0_iter6_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[3]_srl2_n_5\,
      Q => add_ln1306_3_reg_4211_pp0_iter6_reg(3),
      R => '0'
    );
\add_ln1306_3_reg_4211_pp0_iter6_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[4]_srl2_n_5\,
      Q => add_ln1306_3_reg_4211_pp0_iter6_reg(4),
      R => '0'
    );
\add_ln1306_3_reg_4211_pp0_iter6_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[5]_srl2_n_5\,
      Q => add_ln1306_3_reg_4211_pp0_iter6_reg(5),
      R => '0'
    );
\add_ln1306_3_reg_4211_pp0_iter6_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[6]_srl2_n_5\,
      Q => add_ln1306_3_reg_4211_pp0_iter6_reg(6),
      R => '0'
    );
\add_ln1306_3_reg_4211_pp0_iter6_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[7]_srl2_n_5\,
      Q => add_ln1306_3_reg_4211_pp0_iter6_reg(7),
      R => '0'
    );
\add_ln1306_3_reg_4211_pp0_iter6_reg_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[8]_srl2_n_5\,
      Q => add_ln1306_3_reg_4211_pp0_iter6_reg(8),
      R => '0'
    );
\add_ln1306_3_reg_4211_pp0_iter6_reg_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[9]_srl2_n_5\,
      Q => add_ln1306_3_reg_4211_pp0_iter6_reg(9),
      R => '0'
    );
\add_ln1306_3_reg_4211_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1306_2_reg_42060,
      D => mac_muladd_16s_16ns_16s_16_4_1_U84_n_20,
      Q => add_ln1306_3_reg_4211(0),
      R => '0'
    );
\add_ln1306_3_reg_4211_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1306_2_reg_42060,
      D => mac_muladd_16s_16ns_16s_16_4_1_U84_n_10,
      Q => add_ln1306_3_reg_4211(10),
      R => '0'
    );
\add_ln1306_3_reg_4211_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1306_2_reg_42060,
      D => mac_muladd_16s_16ns_16s_16_4_1_U84_n_9,
      Q => add_ln1306_3_reg_4211(11),
      R => '0'
    );
\add_ln1306_3_reg_4211_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1306_2_reg_42060,
      D => mac_muladd_16s_16ns_16s_16_4_1_U84_n_8,
      Q => add_ln1306_3_reg_4211(12),
      R => '0'
    );
\add_ln1306_3_reg_4211_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1306_2_reg_42060,
      D => mac_muladd_16s_16ns_16s_16_4_1_U84_n_7,
      Q => add_ln1306_3_reg_4211(13),
      R => '0'
    );
\add_ln1306_3_reg_4211_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1306_2_reg_42060,
      D => mac_muladd_16s_16ns_16s_16_4_1_U84_n_6,
      Q => add_ln1306_3_reg_4211(14),
      R => '0'
    );
\add_ln1306_3_reg_4211_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1306_2_reg_42060,
      D => mac_muladd_16s_16ns_16s_16_4_1_U84_n_5,
      Q => add_ln1306_3_reg_4211(15),
      R => '0'
    );
\add_ln1306_3_reg_4211_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1306_2_reg_42060,
      D => mac_muladd_16s_16ns_16s_16_4_1_U84_n_19,
      Q => add_ln1306_3_reg_4211(1),
      R => '0'
    );
\add_ln1306_3_reg_4211_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1306_2_reg_42060,
      D => mac_muladd_16s_16ns_16s_16_4_1_U84_n_18,
      Q => add_ln1306_3_reg_4211(2),
      R => '0'
    );
\add_ln1306_3_reg_4211_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1306_2_reg_42060,
      D => mac_muladd_16s_16ns_16s_16_4_1_U84_n_17,
      Q => add_ln1306_3_reg_4211(3),
      R => '0'
    );
\add_ln1306_3_reg_4211_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1306_2_reg_42060,
      D => mac_muladd_16s_16ns_16s_16_4_1_U84_n_16,
      Q => add_ln1306_3_reg_4211(4),
      R => '0'
    );
\add_ln1306_3_reg_4211_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1306_2_reg_42060,
      D => mac_muladd_16s_16ns_16s_16_4_1_U84_n_15,
      Q => add_ln1306_3_reg_4211(5),
      R => '0'
    );
\add_ln1306_3_reg_4211_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1306_2_reg_42060,
      D => mac_muladd_16s_16ns_16s_16_4_1_U84_n_14,
      Q => add_ln1306_3_reg_4211(6),
      R => '0'
    );
\add_ln1306_3_reg_4211_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1306_2_reg_42060,
      D => mac_muladd_16s_16ns_16s_16_4_1_U84_n_13,
      Q => add_ln1306_3_reg_4211(7),
      R => '0'
    );
\add_ln1306_3_reg_4211_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1306_2_reg_42060,
      D => mac_muladd_16s_16ns_16s_16_4_1_U84_n_12,
      Q => add_ln1306_3_reg_4211(8),
      R => '0'
    );
\add_ln1306_3_reg_4211_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1306_2_reg_42060,
      D => mac_muladd_16s_16ns_16s_16_4_1_U84_n_11,
      Q => add_ln1306_3_reg_4211(9),
      R => '0'
    );
am_addmul_16ns_1s_16ns_17_4_1_U83: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1
     port map (
      B(14 downto 0) => ap_sig_allocacmp_x_4(15 downto 1),
      D(15 downto 0) => \^d\(15 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk
    );
\and_ln1292_reg_4077_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \and_ln1292_reg_4077_reg[0]_0\,
      Q => \^and_ln1292_reg_4077\,
      R => '0'
    );
ap_enable_reg_pp0_iter10_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^ap_enable_reg_pp0_iter9\,
      Q => \^ap_enable_reg_pp0_iter10\,
      R => RSTC
    );
ap_enable_reg_pp0_iter11_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^ap_enable_reg_pp0_iter10\,
      Q => ap_enable_reg_pp0_iter11,
      R => RSTC
    );
ap_enable_reg_pp0_iter12_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter11,
      Q => \^ap_enable_reg_pp0_iter12_reg_0\,
      R => RSTC
    );
ap_enable_reg_pp0_iter13_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^ap_enable_reg_pp0_iter12_reg_0\,
      Q => \^ap_enable_reg_pp0_iter13_reg_0\,
      R => RSTC
    );
ap_enable_reg_pp0_iter14_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^ap_enable_reg_pp0_iter13_reg_0\,
      Q => ap_enable_reg_pp0_iter14,
      R => RSTC
    );
ap_enable_reg_pp0_iter15_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAC00000"
    )
        port map (
      I0 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I1 => ap_enable_reg_pp0_iter15,
      I2 => \^ap_enable_reg_pp0_iter12_reg_1\,
      I3 => ap_enable_reg_pp0_iter14,
      I4 => ap_rst_n,
      O => ap_enable_reg_pp0_iter15_i_1_n_5
    );
ap_enable_reg_pp0_iter15_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter15_i_1_n_5,
      Q => ap_enable_reg_pp0_iter15,
      R => '0'
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter1_reg_0,
      Q => ap_enable_reg_pp0_iter1,
      R => RSTC
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter1,
      Q => ap_enable_reg_pp0_iter2,
      R => RSTC
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter2,
      Q => ap_enable_reg_pp0_iter3,
      R => RSTC
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter3,
      Q => ap_enable_reg_pp0_iter4,
      R => RSTC
    );
ap_enable_reg_pp0_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter4,
      Q => ap_enable_reg_pp0_iter5,
      R => RSTC
    );
ap_enable_reg_pp0_iter6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter5,
      Q => ap_enable_reg_pp0_iter6,
      R => RSTC
    );
ap_enable_reg_pp0_iter7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter6,
      Q => ap_enable_reg_pp0_iter7,
      R => RSTC
    );
ap_enable_reg_pp0_iter8_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter7,
      Q => \^ap_enable_reg_pp0_iter8\,
      R => RSTC
    );
ap_enable_reg_pp0_iter9_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^ap_enable_reg_pp0_iter8\,
      Q => \^ap_enable_reg_pp0_iter9\,
      R => RSTC
    );
ap_loop_exit_ready_pp0_iter13_reg_reg_srl13: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter13_reg_reg_srl13_n_5
    );
\ap_loop_exit_ready_pp0_iter14_reg_reg__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_loop_exit_ready_pp0_iter13_reg_reg_srl13_n_5,
      Q => \^ap_loop_exit_ready_pp0_iter14_reg\,
      R => '0'
    );
\ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_1245[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter9\,
      I1 => \^ap_enable_reg_pp0_iter12_reg_1\,
      O => ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_12450
    );
\ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_1245_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter9_outpix_val_V_69_reg_1245(0),
      Q => ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_1245(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_1245_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter9_outpix_val_V_69_reg_1245(1),
      Q => ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_1245(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_1245_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter9_outpix_val_V_69_reg_1245(2),
      Q => ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_1245(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_1245_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter9_outpix_val_V_69_reg_1245(3),
      Q => ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_1245(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_1245_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter9_outpix_val_V_69_reg_1245(4),
      Q => ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_1245(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_1245_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter9_outpix_val_V_69_reg_1245(5),
      Q => ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_1245(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_1245_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter9_outpix_val_V_69_reg_1245(6),
      Q => ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_1245(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_1245_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter9_outpix_val_V_69_reg_1245(7),
      Q => ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_1245(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter10_outpix_val_V_70_reg_1181_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter9_outpix_val_V_70_reg_1181(5),
      Q => ap_phi_reg_pp0_iter10_outpix_val_V_70_reg_1181(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter10_outpix_val_V_70_reg_1181_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter9_outpix_val_V_70_reg_1181(7),
      Q => ap_phi_reg_pp0_iter10_outpix_val_V_70_reg_1181(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter10_outpix_val_V_71_reg_1117_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter9_outpix_val_V_71_reg_1117(0),
      Q => ap_phi_reg_pp0_iter10_outpix_val_V_71_reg_1117(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter10_outpix_val_V_71_reg_1117_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter9_outpix_val_V_71_reg_1117(4),
      Q => ap_phi_reg_pp0_iter10_outpix_val_V_71_reg_1117(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter10_outpix_val_V_71_reg_1117_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter9_outpix_val_V_71_reg_1117(6),
      Q => ap_phi_reg_pp0_iter10_outpix_val_V_71_reg_1117(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter10_outpix_val_V_71_reg_1117_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter9_outpix_val_V_71_reg_1117(7),
      Q => ap_phi_reg_pp0_iter10_outpix_val_V_71_reg_1117(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter10_outpix_val_V_72_reg_1059_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter9_outpix_val_V_72_reg_1059(0),
      Q => ap_phi_reg_pp0_iter10_outpix_val_V_72_reg_1059(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter10_outpix_val_V_72_reg_1059_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter9_outpix_val_V_72_reg_1059(1),
      Q => ap_phi_reg_pp0_iter10_outpix_val_V_72_reg_1059(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter10_outpix_val_V_72_reg_1059_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter9_outpix_val_V_72_reg_1059(2),
      Q => ap_phi_reg_pp0_iter10_outpix_val_V_72_reg_1059(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter10_outpix_val_V_72_reg_1059_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter9_outpix_val_V_72_reg_1059(3),
      Q => ap_phi_reg_pp0_iter10_outpix_val_V_72_reg_1059(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter10_outpix_val_V_72_reg_1059_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter9_outpix_val_V_72_reg_1059(4),
      Q => ap_phi_reg_pp0_iter10_outpix_val_V_72_reg_1059(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter10_outpix_val_V_72_reg_1059_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter9_outpix_val_V_72_reg_1059(5),
      Q => ap_phi_reg_pp0_iter10_outpix_val_V_72_reg_1059(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter10_outpix_val_V_72_reg_1059_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter9_outpix_val_V_72_reg_1059(6),
      Q => ap_phi_reg_pp0_iter10_outpix_val_V_72_reg_1059(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter10_outpix_val_V_72_reg_1059_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter9_outpix_val_V_72_reg_1059(7),
      Q => ap_phi_reg_pp0_iter10_outpix_val_V_72_reg_1059(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter10_outpix_val_V_73_reg_996_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter9_outpix_val_V_73_reg_996(0),
      Q => ap_phi_reg_pp0_iter10_outpix_val_V_73_reg_996(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter10_outpix_val_V_73_reg_996_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter9_outpix_val_V_73_reg_996(5),
      Q => ap_phi_reg_pp0_iter10_outpix_val_V_73_reg_996(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter10_outpix_val_V_73_reg_996_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter9_outpix_val_V_73_reg_996(6),
      Q => ap_phi_reg_pp0_iter10_outpix_val_V_73_reg_996(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter10_outpix_val_V_73_reg_996_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter9_outpix_val_V_73_reg_996(7),
      Q => ap_phi_reg_pp0_iter10_outpix_val_V_73_reg_996(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter10_outpix_val_V_74_reg_933_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter9_outpix_val_V_74_reg_933(0),
      Q => ap_phi_reg_pp0_iter10_outpix_val_V_74_reg_933(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter10_outpix_val_V_74_reg_933_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter9_outpix_val_V_74_reg_933(4),
      Q => ap_phi_reg_pp0_iter10_outpix_val_V_74_reg_933(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter10_outpix_val_V_74_reg_933_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter9_outpix_val_V_74_reg_933(6),
      Q => ap_phi_reg_pp0_iter10_outpix_val_V_74_reg_933(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter10_outpix_val_V_74_reg_933_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter9_outpix_val_V_74_reg_933(7),
      Q => ap_phi_reg_pp0_iter10_outpix_val_V_74_reg_933(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_1245[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter10\,
      I1 => \^ap_enable_reg_pp0_iter12_reg_1\,
      O => ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_12450
    );
\ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_1245_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_1245(0),
      Q => ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_1245(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_1245_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_1245(1),
      Q => ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_1245(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_1245_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_1245(2),
      Q => ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_1245(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_1245_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_1245(3),
      Q => ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_1245(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_1245_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_1245(4),
      Q => ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_1245(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_1245_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_1245(5),
      Q => ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_1245(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_1245_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_1245(6),
      Q => ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_1245(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_1245_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_1245(7),
      Q => ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_1245(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter11_outpix_val_V_70_reg_1181_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter10_outpix_val_V_70_reg_1181(5),
      Q => ap_phi_reg_pp0_iter11_outpix_val_V_70_reg_1181(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter11_outpix_val_V_70_reg_1181_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter10_outpix_val_V_70_reg_1181(7),
      Q => ap_phi_reg_pp0_iter11_outpix_val_V_70_reg_1181(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter11_outpix_val_V_71_reg_1117_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter10_outpix_val_V_71_reg_1117(0),
      Q => ap_phi_reg_pp0_iter11_outpix_val_V_71_reg_1117(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter11_outpix_val_V_71_reg_1117_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter10_outpix_val_V_71_reg_1117(4),
      Q => ap_phi_reg_pp0_iter11_outpix_val_V_71_reg_1117(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter11_outpix_val_V_71_reg_1117_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter10_outpix_val_V_71_reg_1117(6),
      Q => ap_phi_reg_pp0_iter11_outpix_val_V_71_reg_1117(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter11_outpix_val_V_71_reg_1117_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter10_outpix_val_V_71_reg_1117(7),
      Q => ap_phi_reg_pp0_iter11_outpix_val_V_71_reg_1117(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter11_outpix_val_V_72_reg_1059_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter10_outpix_val_V_72_reg_1059(0),
      Q => ap_phi_reg_pp0_iter11_outpix_val_V_72_reg_1059(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter11_outpix_val_V_72_reg_1059_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter10_outpix_val_V_72_reg_1059(1),
      Q => ap_phi_reg_pp0_iter11_outpix_val_V_72_reg_1059(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter11_outpix_val_V_72_reg_1059_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter10_outpix_val_V_72_reg_1059(2),
      Q => ap_phi_reg_pp0_iter11_outpix_val_V_72_reg_1059(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter11_outpix_val_V_72_reg_1059_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter10_outpix_val_V_72_reg_1059(3),
      Q => ap_phi_reg_pp0_iter11_outpix_val_V_72_reg_1059(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter11_outpix_val_V_72_reg_1059_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter10_outpix_val_V_72_reg_1059(4),
      Q => ap_phi_reg_pp0_iter11_outpix_val_V_72_reg_1059(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter11_outpix_val_V_72_reg_1059_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter10_outpix_val_V_72_reg_1059(5),
      Q => ap_phi_reg_pp0_iter11_outpix_val_V_72_reg_1059(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter11_outpix_val_V_72_reg_1059_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter10_outpix_val_V_72_reg_1059(6),
      Q => ap_phi_reg_pp0_iter11_outpix_val_V_72_reg_1059(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter11_outpix_val_V_72_reg_1059_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter10_outpix_val_V_72_reg_1059(7),
      Q => ap_phi_reg_pp0_iter11_outpix_val_V_72_reg_1059(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter11_outpix_val_V_73_reg_996_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter10_outpix_val_V_73_reg_996(0),
      Q => ap_phi_reg_pp0_iter11_outpix_val_V_73_reg_996(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter11_outpix_val_V_73_reg_996_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter10_outpix_val_V_73_reg_996(5),
      Q => ap_phi_reg_pp0_iter11_outpix_val_V_73_reg_996(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter11_outpix_val_V_73_reg_996_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter10_outpix_val_V_73_reg_996(6),
      Q => ap_phi_reg_pp0_iter11_outpix_val_V_73_reg_996(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter11_outpix_val_V_73_reg_996_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter10_outpix_val_V_73_reg_996(7),
      Q => ap_phi_reg_pp0_iter11_outpix_val_V_73_reg_996(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter11_outpix_val_V_74_reg_933_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter10_outpix_val_V_74_reg_933(0),
      Q => ap_phi_reg_pp0_iter11_outpix_val_V_74_reg_933(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter11_outpix_val_V_74_reg_933_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter10_outpix_val_V_74_reg_933(4),
      Q => ap_phi_reg_pp0_iter11_outpix_val_V_74_reg_933(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter11_outpix_val_V_74_reg_933_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter10_outpix_val_V_74_reg_933(6),
      Q => ap_phi_reg_pp0_iter11_outpix_val_V_74_reg_933(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter11_outpix_val_V_74_reg_933_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter10_outpix_val_V_74_reg_933(7),
      Q => ap_phi_reg_pp0_iter11_outpix_val_V_74_reg_933(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_1245[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter11,
      I1 => \^ap_enable_reg_pp0_iter12_reg_1\,
      O => ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_12450
    );
\ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_1245_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_1245(0),
      Q => ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_1245(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_1245_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_1245(1),
      Q => ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_1245(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_1245_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_1245(2),
      Q => ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_1245(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_1245_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_1245(3),
      Q => ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_1245(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_1245_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_1245(4),
      Q => ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_1245(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_1245_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_1245(5),
      Q => ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_1245(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_1245_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_1245(6),
      Q => ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_1245(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_1245_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_1245(7),
      Q => ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_1245(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_outpix_val_V_70_reg_1181_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter11_outpix_val_V_70_reg_1181(5),
      Q => ap_phi_reg_pp0_iter12_outpix_val_V_70_reg_1181(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_outpix_val_V_70_reg_1181_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter11_outpix_val_V_70_reg_1181(7),
      Q => ap_phi_reg_pp0_iter12_outpix_val_V_70_reg_1181(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_outpix_val_V_71_reg_1117_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter11_outpix_val_V_71_reg_1117(0),
      Q => ap_phi_reg_pp0_iter12_outpix_val_V_71_reg_1117(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_outpix_val_V_71_reg_1117_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter11_outpix_val_V_71_reg_1117(4),
      Q => ap_phi_reg_pp0_iter12_outpix_val_V_71_reg_1117(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_outpix_val_V_71_reg_1117_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter11_outpix_val_V_71_reg_1117(6),
      Q => ap_phi_reg_pp0_iter12_outpix_val_V_71_reg_1117(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_outpix_val_V_71_reg_1117_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter11_outpix_val_V_71_reg_1117(7),
      Q => ap_phi_reg_pp0_iter12_outpix_val_V_71_reg_1117(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_outpix_val_V_72_reg_1059_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter11_outpix_val_V_72_reg_1059(0),
      Q => ap_phi_reg_pp0_iter12_outpix_val_V_72_reg_1059(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_outpix_val_V_72_reg_1059_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter11_outpix_val_V_72_reg_1059(1),
      Q => ap_phi_reg_pp0_iter12_outpix_val_V_72_reg_1059(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_outpix_val_V_72_reg_1059_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter11_outpix_val_V_72_reg_1059(2),
      Q => ap_phi_reg_pp0_iter12_outpix_val_V_72_reg_1059(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_outpix_val_V_72_reg_1059_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter11_outpix_val_V_72_reg_1059(3),
      Q => ap_phi_reg_pp0_iter12_outpix_val_V_72_reg_1059(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_outpix_val_V_72_reg_1059_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter11_outpix_val_V_72_reg_1059(4),
      Q => ap_phi_reg_pp0_iter12_outpix_val_V_72_reg_1059(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_outpix_val_V_72_reg_1059_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter11_outpix_val_V_72_reg_1059(5),
      Q => ap_phi_reg_pp0_iter12_outpix_val_V_72_reg_1059(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_outpix_val_V_72_reg_1059_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter11_outpix_val_V_72_reg_1059(6),
      Q => ap_phi_reg_pp0_iter12_outpix_val_V_72_reg_1059(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_outpix_val_V_72_reg_1059_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter11_outpix_val_V_72_reg_1059(7),
      Q => ap_phi_reg_pp0_iter12_outpix_val_V_72_reg_1059(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_outpix_val_V_73_reg_996_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter11_outpix_val_V_73_reg_996(0),
      Q => ap_phi_reg_pp0_iter12_outpix_val_V_73_reg_996(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_outpix_val_V_73_reg_996_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter11_outpix_val_V_73_reg_996(5),
      Q => ap_phi_reg_pp0_iter12_outpix_val_V_73_reg_996(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_outpix_val_V_73_reg_996_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter11_outpix_val_V_73_reg_996(6),
      Q => ap_phi_reg_pp0_iter12_outpix_val_V_73_reg_996(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_outpix_val_V_73_reg_996_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter11_outpix_val_V_73_reg_996(7),
      Q => ap_phi_reg_pp0_iter12_outpix_val_V_73_reg_996(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_outpix_val_V_74_reg_933_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter11_outpix_val_V_74_reg_933(0),
      Q => ap_phi_reg_pp0_iter12_outpix_val_V_74_reg_933(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_outpix_val_V_74_reg_933_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter11_outpix_val_V_74_reg_933(4),
      Q => ap_phi_reg_pp0_iter12_outpix_val_V_74_reg_933(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_outpix_val_V_74_reg_933_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter11_outpix_val_V_74_reg_933(6),
      Q => ap_phi_reg_pp0_iter12_outpix_val_V_74_reg_933(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_outpix_val_V_74_reg_933_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter11_outpix_val_V_74_reg_933(7),
      Q => ap_phi_reg_pp0_iter12_outpix_val_V_74_reg_933(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgBarSelYuv_u_ce0,
      D => ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_1245(0),
      Q => \ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245_reg[0]_0\(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgBarSelYuv_u_ce0,
      D => ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_1245(1),
      Q => ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgBarSelYuv_u_ce0,
      D => ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_1245(2),
      Q => ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgBarSelYuv_u_ce0,
      D => ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_1245(3),
      Q => ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgBarSelYuv_u_ce0,
      D => ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_1245(4),
      Q => ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgBarSelYuv_u_ce0,
      D => ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_1245(5),
      Q => ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgBarSelYuv_u_ce0,
      D => ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_1245(6),
      Q => ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgBarSelYuv_u_ce0,
      D => ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_1245(7),
      Q => ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter13_outpix_val_V_70_reg_1181_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgBarSelYuv_u_ce0,
      D => ap_phi_reg_pp0_iter12_outpix_val_V_70_reg_1181(5),
      Q => ap_phi_reg_pp0_iter13_outpix_val_V_70_reg_1181(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter13_outpix_val_V_70_reg_1181_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgBarSelYuv_u_ce0,
      D => ap_phi_reg_pp0_iter12_outpix_val_V_70_reg_1181(7),
      Q => ap_phi_reg_pp0_iter13_outpix_val_V_70_reg_1181(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgBarSelYuv_u_ce0,
      D => ap_phi_reg_pp0_iter12_outpix_val_V_71_reg_1117(0),
      Q => ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgBarSelYuv_u_ce0,
      D => ap_phi_reg_pp0_iter12_outpix_val_V_71_reg_1117(4),
      Q => ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgBarSelYuv_u_ce0,
      D => ap_phi_reg_pp0_iter12_outpix_val_V_71_reg_1117(6),
      Q => ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgBarSelYuv_u_ce0,
      D => ap_phi_reg_pp0_iter12_outpix_val_V_71_reg_1117(7),
      Q => ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgBarSelYuv_u_ce0,
      D => ap_phi_reg_pp0_iter12_outpix_val_V_72_reg_1059(0),
      Q => ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgBarSelYuv_u_ce0,
      D => ap_phi_reg_pp0_iter12_outpix_val_V_72_reg_1059(1),
      Q => ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgBarSelYuv_u_ce0,
      D => ap_phi_reg_pp0_iter12_outpix_val_V_72_reg_1059(2),
      Q => ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgBarSelYuv_u_ce0,
      D => ap_phi_reg_pp0_iter12_outpix_val_V_72_reg_1059(3),
      Q => ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgBarSelYuv_u_ce0,
      D => ap_phi_reg_pp0_iter12_outpix_val_V_72_reg_1059(4),
      Q => ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgBarSelYuv_u_ce0,
      D => ap_phi_reg_pp0_iter12_outpix_val_V_72_reg_1059(5),
      Q => ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgBarSelYuv_u_ce0,
      D => ap_phi_reg_pp0_iter12_outpix_val_V_72_reg_1059(6),
      Q => ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgBarSelYuv_u_ce0,
      D => ap_phi_reg_pp0_iter12_outpix_val_V_72_reg_1059(7),
      Q => \ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059_reg[7]_0\(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter13_outpix_val_V_73_reg_996_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgBarSelYuv_u_ce0,
      D => ap_phi_reg_pp0_iter12_outpix_val_V_73_reg_996(0),
      Q => ap_phi_reg_pp0_iter13_outpix_val_V_73_reg_996(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter13_outpix_val_V_73_reg_996_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgBarSelYuv_u_ce0,
      D => ap_phi_reg_pp0_iter12_outpix_val_V_73_reg_996(5),
      Q => ap_phi_reg_pp0_iter13_outpix_val_V_73_reg_996(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter13_outpix_val_V_73_reg_996_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgBarSelYuv_u_ce0,
      D => ap_phi_reg_pp0_iter12_outpix_val_V_73_reg_996(6),
      Q => ap_phi_reg_pp0_iter13_outpix_val_V_73_reg_996(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter13_outpix_val_V_73_reg_996_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgBarSelYuv_u_ce0,
      D => ap_phi_reg_pp0_iter12_outpix_val_V_73_reg_996(7),
      Q => ap_phi_reg_pp0_iter13_outpix_val_V_73_reg_996(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter13_outpix_val_V_74_reg_933_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgBarSelYuv_u_ce0,
      D => ap_phi_reg_pp0_iter12_outpix_val_V_74_reg_933(0),
      Q => ap_phi_reg_pp0_iter13_outpix_val_V_74_reg_933(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter13_outpix_val_V_74_reg_933_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgBarSelYuv_u_ce0,
      D => ap_phi_reg_pp0_iter12_outpix_val_V_74_reg_933(4),
      Q => \^ap_phi_reg_pp0_iter13_outpix_val_v_74_reg_933_reg[6]_0\(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter13_outpix_val_V_74_reg_933_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgBarSelYuv_u_ce0,
      D => ap_phi_reg_pp0_iter12_outpix_val_V_74_reg_933(6),
      Q => \^ap_phi_reg_pp0_iter13_outpix_val_v_74_reg_933_reg[6]_0\(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter13_outpix_val_V_74_reg_933_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgBarSelYuv_u_ce0,
      D => ap_phi_reg_pp0_iter12_outpix_val_V_74_reg_933(7),
      Q => ap_phi_reg_pp0_iter13_outpix_val_V_74_reg_933(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5CFF5C005CFF5CFF"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245(2),
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_2_0\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_0\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_1\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_2\,
      I5 => trunc_ln320_reg_4408(2),
      O => \ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245_reg[2]_0\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \zext_ln1032_cast_reg_4013_reg[3]_0\,
      I1 => icmp_ln1027_reg_4041_pp0_iter12_reg,
      I2 => \rampVal_3_loc_0_fu_302_reg[7]_0\(3),
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[3]_i_4_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \hdata_new_0_fu_270_reg[7]\(4),
      I1 => icmp_ln1027_reg_4041_pp0_iter12_reg,
      I2 => \hdata_loc_0_fu_266_reg[7]_0\(4),
      O => \add_ln1488_reg_1244_reg[4]\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[5]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rampStart_load_reg_1167(1),
      I1 => icmp_ln1027_reg_4041_pp0_iter12_reg,
      I2 => \rampVal_3_loc_0_fu_302_reg[7]_0\(5),
      O => \^rampstart_load_reg_1167_reg[5]\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[5]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \hdata_new_0_fu_270_reg[7]\(5),
      I1 => icmp_ln1027_reg_4041_pp0_iter12_reg,
      I2 => \hdata_loc_0_fu_266_reg[7]_0\(5),
      O => \add_ln1488_reg_1244_reg[5]\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \hdata_new_0_fu_270_reg[7]\(6),
      I1 => icmp_ln1027_reg_4041_pp0_iter12_reg,
      I2 => \hdata_loc_0_fu_266_reg[7]_0\(6),
      O => \add_ln1488_reg_1244_reg[6]_0\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2A2A200"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter13_reg_0\,
      I1 => ap_enable_reg_pp0_iter15,
      I2 => bckgndYUV_full_n,
      I3 => srcYUV_empty_n,
      I4 => \x_fu_470[15]_i_4_n_5\,
      O => \^ap_enable_reg_pp0_iter13_reg_1\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rampStart_load_reg_1167(3),
      I1 => icmp_ln1027_reg_4041_pp0_iter12_reg,
      I2 => \rampVal_3_loc_0_fu_302_reg[7]_0\(7),
      O => \^rampstart_load_reg_1167_reg[7]\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \hdata_new_0_fu_270_reg[7]\(7),
      I1 => icmp_ln1027_reg_4041_pp0_iter12_reg,
      I2 => \hdata_loc_0_fu_266_reg[7]_0\(7),
      O => \add_ln1488_reg_1244_reg[7]_0\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter13_reg_1\,
      D => tpgBarSelYuv_y_U_n_14,
      Q => ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter13_reg_1\,
      D => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]_0\(0),
      Q => ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter13_reg_1\,
      D => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]_0\(1),
      Q => ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter13_reg_1\,
      D => tpgBarSelYuv_y_U_n_13,
      Q => ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter13_reg_1\,
      D => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]_0\(2),
      Q => ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter13_reg_1\,
      D => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]_0\(3),
      Q => ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter13_reg_1\,
      D => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]_0\(4),
      Q => ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter13_reg_1\,
      D => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]_0\(5),
      Q => ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[4]_i_2_n_5\,
      I1 => outpix_val_V_52_reg_4334_pp0_iter12_reg(0),
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_0\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[0]_i_3_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFBBBB"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[6]_i_6_n_5\,
      I1 => ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117(0),
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_1\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_0\,
      I4 => \^ap_enable_reg_pp0_iter13_reg_1\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[0]_i_4_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[4]_i_2_n_5\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_1\,
      I2 => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out,
      I3 => \gSerie_V_reg_n_5_[21]\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[0]_i_5_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBBFB"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_1\,
      I1 => \^ap_enable_reg_pp0_iter13_reg_1\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3_0\,
      I3 => icmp_ln1592_reg_1249,
      I4 => icmp_ln1592_1_reg_1254,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[1]_i_5_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020220000"
    )
        port map (
      I0 => trunc_ln320_reg_4408(2),
      I1 => icmp_ln1592_1_reg_1254,
      I2 => icmp_ln1592_reg_1249,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3_0\,
      I4 => \^ap_enable_reg_pp0_iter13_reg_1\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_1\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[2]_i_4_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[5]_i_2\,
      I1 => \^ap_enable_reg_pp0_iter13_reg_0\,
      I2 => \^ap_enable_reg_pp0_iter12_reg_1\,
      I3 => \gSerie_V_reg_n_5_[23]\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[2]_i_6_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020220000"
    )
        port map (
      I0 => trunc_ln320_reg_4408(3),
      I1 => icmp_ln1592_1_reg_1254,
      I2 => icmp_ln1592_reg_1249,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3_0\,
      I4 => \^ap_enable_reg_pp0_iter13_reg_1\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_1\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[3]_i_6_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter13_reg_1\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_2\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[4]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020220000"
    )
        port map (
      I0 => trunc_ln320_reg_4408(4),
      I1 => icmp_ln1592_1_reg_1254,
      I2 => icmp_ln1592_reg_1249,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3_0\,
      I4 => \^ap_enable_reg_pp0_iter13_reg_1\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_1\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[4]_i_7_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter13_reg_1\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_1\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_8_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020220000"
    )
        port map (
      I0 => trunc_ln320_reg_4408(5),
      I1 => icmp_ln1592_1_reg_1254,
      I2 => icmp_ln1592_reg_1249,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3_0\,
      I4 => \^ap_enable_reg_pp0_iter13_reg_1\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_1\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_9_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020220000"
    )
        port map (
      I0 => trunc_ln320_reg_4408(6),
      I1 => icmp_ln1592_1_reg_1254,
      I2 => icmp_ln1592_reg_1249,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3_0\,
      I4 => \^ap_enable_reg_pp0_iter13_reg_1\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_1\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[6]_i_4_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[6]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter13_reg_1\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[0]_i_2_0\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[6]_i_6_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter13_reg_1\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_2\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_4_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter13_reg_1\,
      I1 => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_0\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_0\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_5_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter12_reg_1\,
      I1 => \^ap_enable_reg_pp0_iter13_reg_0\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_1\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_6_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020220000"
    )
        port map (
      I0 => \^trunc_ln320_reg_4408_reg[7]_0\,
      I1 => icmp_ln1592_1_reg_1254,
      I2 => icmp_ln1592_reg_1249,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3_0\,
      I4 => \^ap_enable_reg_pp0_iter13_reg_1\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_1\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_8_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter13_reg_1\,
      D => grp_tpgPatternTartanColorBars_fu_1413_n_58,
      Q => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter13_reg_1\,
      D => grp_tpgPatternTartanColorBars_fu_1413_n_57,
      Q => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter13_reg_1\,
      D => grp_tpgPatternDPColorSquare_fu_1441_n_33,
      Q => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter13_reg_1\,
      D => tpgBarSelYuv_u_U_n_5,
      Q => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter13_reg_1\,
      D => grp_tpgPatternDPColorSquare_fu_1441_n_32,
      Q => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter13_reg_1\,
      D => grp_tpgPatternTartanColorBars_fu_1413_n_56,
      Q => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter13_reg_1\,
      D => grp_tpgPatternDPColorSquare_fu_1441_n_31,
      Q => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter13_reg_1\,
      D => grp_tpgPatternTartanColorBars_fu_1413_n_55,
      Q => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDD0DDFFFFFFFF"
    )
        port map (
      I0 => \bSerie_V_reg_n_5_[21]\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[5]_i_4_n_5\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[6]_i_6_n_5\,
      I3 => ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117(0),
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0]_0\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_0\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[0]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AA020000"
    )
        port map (
      I0 => trunc_ln320_reg_4408(2),
      I1 => icmp_ln1592_reg_1249,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3_0\,
      I3 => icmp_ln1592_1_reg_1254,
      I4 => \^ap_enable_reg_pp0_iter13_reg_1\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_1\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_4_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AA020000"
    )
        port map (
      I0 => trunc_ln320_reg_4408(3),
      I1 => icmp_ln1592_reg_1249,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3_0\,
      I3 => icmp_ln1592_1_reg_1254,
      I4 => \^ap_enable_reg_pp0_iter13_reg_1\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_1\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[3]_i_5_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AA020000"
    )
        port map (
      I0 => trunc_ln320_reg_4408(4),
      I1 => icmp_ln1592_reg_1249,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3_0\,
      I3 => icmp_ln1592_1_reg_1254,
      I4 => \^ap_enable_reg_pp0_iter13_reg_1\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_1\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[4]_i_4_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[5]_i_2\,
      I1 => \^ap_enable_reg_pp0_iter13_reg_0\,
      I2 => \^ap_enable_reg_pp0_iter12_reg_1\,
      I3 => \bSerie_V_reg_n_5_[25]\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[4]_i_6_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AA020000"
    )
        port map (
      I0 => trunc_ln320_reg_4408(5),
      I1 => icmp_ln1592_reg_1249,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3_0\,
      I3 => icmp_ln1592_1_reg_1254,
      I4 => \^ap_enable_reg_pp0_iter13_reg_1\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_1\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[5]_i_6_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AA020000"
    )
        port map (
      I0 => trunc_ln320_reg_4408(6),
      I1 => icmp_ln1592_reg_1249,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3_0\,
      I3 => icmp_ln1592_1_reg_1254,
      I4 => \^ap_enable_reg_pp0_iter13_reg_1\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_1\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[6]_i_4_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[4]_i_2_n_5\,
      I1 => trunc_ln320_3_reg_4429(7),
      I2 => tmp_15_reg_4424,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[7]_i_3_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBFBB"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_1\,
      I1 => \^ap_enable_reg_pp0_iter13_reg_1\,
      I2 => icmp_ln1592_1_reg_1254,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3_0\,
      I4 => icmp_ln1592_reg_1249,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[7]_i_7_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter13_reg_1\,
      D => grp_tpgPatternTartanColorBars_fu_1413_n_54,
      Q => ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter13_reg_1\,
      D => grp_tpgPatternTartanColorBars_fu_1413_n_53,
      Q => ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter13_reg_1\,
      D => grp_tpgPatternTartanColorBars_fu_1413_n_52,
      Q => ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter13_reg_1\,
      D => grp_tpgPatternTartanColorBars_fu_1413_n_51,
      Q => ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter13_reg_1\,
      D => grp_tpgPatternDPColorSquare_fu_1441_n_29,
      Q => ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter13_reg_1\,
      D => grp_tpgPatternTartanColorBars_fu_1413_n_50,
      Q => ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter13_reg_1\,
      D => grp_tpgPatternDPColorSquare_fu_1441_n_28,
      Q => ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter13_reg_1\,
      D => grp_tpgPatternTartanColorBars_fu_1413_n_49,
      Q => ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \rampVal_3_loc_0_fu_302_reg[7]_0\(0),
      I1 => \zext_ln1032_cast_reg_4013_reg[0]_0\,
      I2 => \rampVal_3_loc_0_fu_302_reg[7]_0\(1),
      I3 => icmp_ln1027_reg_4041_pp0_iter12_reg,
      I4 => rampStart_load_reg_1167(0),
      O => \rampVal_3_loc_0_fu_302_reg[0]\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD0D0DD00000000"
    )
        port map (
      I0 => outpix_val_V_54_reg_4339_pp0_iter12_reg(1),
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_2\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_3\,
      I3 => \^add_ln1488_reg_1244_reg[1]\,
      I4 => \^add_ln1488_reg_1244_reg[0]\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_3_0\,
      O => \outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[1]__0_0\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5CFF5C005CFF5CFF"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059(2),
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]_i_2\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_0\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_1\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_2\,
      I5 => trunc_ln320_reg_4408(2),
      O => \ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059_reg[2]_0\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3AAC35533553355"
    )
        port map (
      I0 => \rampVal_3_loc_0_fu_302_reg[7]_0\(2),
      I1 => \zext_ln1032_cast_reg_4013_reg[2]_0\,
      I2 => rampStart_load_reg_1167(0),
      I3 => icmp_ln1027_reg_4041_pp0_iter12_reg,
      I4 => \rampVal_3_loc_0_fu_302_reg[7]_0\(1),
      I5 => \^rampstart_load_reg_1167_reg[0]\,
      O => \rampVal_3_loc_0_fu_302_reg[2]\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C553CAACCAACCAA"
    )
        port map (
      I0 => \hdata_loc_0_fu_266_reg[7]_0\(2),
      I1 => \hdata_new_0_fu_270_reg[7]\(2),
      I2 => \hdata_new_0_fu_270_reg[7]\(1),
      I3 => icmp_ln1027_reg_4041_pp0_iter12_reg,
      I4 => \hdata_loc_0_fu_266_reg[7]_0\(1),
      I5 => \^add_ln1488_reg_1244_reg[0]\,
      O => \hdata_loc_0_fu_266_reg[2]\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E21D1D1D1D1D1D1D"
    )
        port map (
      I0 => \rampVal_3_loc_0_fu_302_reg[7]_0\(3),
      I1 => icmp_ln1027_reg_4041_pp0_iter12_reg,
      I2 => \zext_ln1032_cast_reg_4013_reg[3]_0\,
      I3 => \^rampstart_load_reg_1167_reg[2]\,
      I4 => \^rampstart_load_reg_1167_reg[0]\,
      I5 => \^rampstart_load_reg_1167_reg[1]\,
      O => \rampVal_3_loc_0_fu_302_reg[3]\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"757FF5FF7F7FFFFF"
    )
        port map (
      I0 => \^add_ln1488_reg_1244_reg[0]\,
      I1 => \hdata_new_0_fu_270_reg[7]\(1),
      I2 => icmp_ln1027_reg_4041_pp0_iter12_reg,
      I3 => \hdata_loc_0_fu_266_reg[7]_0\(1),
      I4 => \hdata_new_0_fu_270_reg[7]\(2),
      I5 => \hdata_loc_0_fu_266_reg[7]_0\(2),
      O => \^add_ln1488_reg_1244_reg[1]_0\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000A0A0C0000000"
    )
        port map (
      I0 => \hdata_loc_0_fu_266_reg[7]_0\(3),
      I1 => \hdata_new_0_fu_270_reg[7]\(3),
      I2 => \hdata_new_0_fu_270[4]_i_2_n_5\,
      I3 => \hdata_new_0_fu_270_reg[7]\(0),
      I4 => icmp_ln1027_reg_4041_pp0_iter12_reg,
      I5 => \hdata_loc_0_fu_266_reg[7]_0\(0),
      O => \hdata_loc_0_fu_266_reg[3]\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87888777FFFFFFFF"
    )
        port map (
      I0 => \^rampstart_load_reg_1167_reg[0]\,
      I1 => \rampVal_3_new_0_fu_306[5]_i_2_n_5\,
      I2 => \zext_ln1032_cast_reg_4013_reg[4]_0\,
      I3 => icmp_ln1027_reg_4041_pp0_iter12_reg,
      I4 => \rampVal_3_loc_0_fu_302_reg[7]_0\(4),
      I5 => \rampVal_3_new_0_fu_306_reg[0]\,
      O => \rampStart_load_reg_1167_reg[4]\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEABFBAAAAAAAA"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_3\,
      I1 => \hdata_loc_0_fu_266_reg[7]_0\(5),
      I2 => icmp_ln1027_reg_4041_pp0_iter12_reg,
      I3 => \hdata_new_0_fu_270_reg[7]\(5),
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_7_n_5\,
      I5 => \hdata_loc_0_fu_266_reg[0]\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_4_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D7777777"
    )
        port map (
      I0 => \rampVal_3_new_0_fu_306_reg[0]\,
      I1 => \^rampstart_load_reg_1167_reg[5]\,
      I2 => \rampVal_3_new_0_fu_306[5]_i_2_n_5\,
      I3 => \^rampstart_load_reg_1167_reg[4]_0\,
      I4 => \^rampstart_load_reg_1167_reg[0]\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_0\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_5_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C000A0A0C000000"
    )
        port map (
      I0 => \hdata_loc_0_fu_266_reg[7]_0\(4),
      I1 => \hdata_new_0_fu_270_reg[7]\(4),
      I2 => \^add_ln1488_reg_1244_reg[1]_0\,
      I3 => \hdata_new_0_fu_270_reg[7]\(3),
      I4 => icmp_ln1027_reg_4041_pp0_iter12_reg,
      I5 => \hdata_loc_0_fu_266_reg[7]_0\(3),
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_7_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5D5D57F7F7FD57F"
    )
        port map (
      I0 => \rampVal_3_new_0_fu_306_reg[0]\,
      I1 => \rampVal_3_new_0_fu_306[7]_i_4_n_5\,
      I2 => \^rampstart_load_reg_1167_reg[0]\,
      I3 => \rampVal_3_loc_0_fu_302_reg[7]_0\(6),
      I4 => icmp_ln1027_reg_4041_pp0_iter12_reg,
      I5 => rampStart_load_reg_1167(2),
      O => \rampVal_3_loc_0_fu_302_reg[6]\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08A2080808A2A2A2"
    )
        port map (
      I0 => \hdata_loc_0_fu_266_reg[0]\,
      I1 => \^add_ln1488_reg_1244_reg[0]\,
      I2 => \hdata_new_0_fu_270[6]_i_2_n_5\,
      I3 => \hdata_new_0_fu_270_reg[7]\(6),
      I4 => icmp_ln1027_reg_4041_pp0_iter12_reg,
      I5 => \hdata_loc_0_fu_266_reg[7]_0\(6),
      O => \add_ln1488_reg_1244_reg[6]\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4055005515555555"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_2\,
      I1 => \^rampstart_load_reg_1167_reg[0]\,
      I2 => \rampVal_3_new_0_fu_306[7]_i_4_n_5\,
      I3 => \rampVal_3_new_0_fu_306_reg[0]\,
      I4 => \^rampstart_load_reg_1167_reg[6]\,
      I5 => \^rampstart_load_reg_1167_reg[7]\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A802A2A2A808080"
    )
        port map (
      I0 => \hdata_loc_0_fu_266_reg[0]\,
      I1 => \^add_ln1488_reg_1244_reg[0]\,
      I2 => \hdata_new_0_fu_270[7]_i_3_n_5\,
      I3 => \hdata_new_0_fu_270_reg[7]\(7),
      I4 => icmp_ln1027_reg_4041_pp0_iter12_reg,
      I5 => \hdata_loc_0_fu_266_reg[7]_0\(7),
      O => \add_ln1488_reg_1244_reg[7]\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter13_reg_1\,
      D => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[6]_0\(0),
      Q => ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter13_reg_1\,
      D => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[6]_0\(1),
      Q => ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter13_reg_1\,
      D => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[6]_0\(2),
      Q => ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter13_reg_1\,
      D => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[6]_0\(3),
      Q => ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter13_reg_1\,
      D => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[6]_0\(4),
      Q => ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter13_reg_1\,
      D => grp_tpgPatternDPColorSquare_fu_1441_n_23,
      Q => ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter13_reg_1\,
      D => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[6]_0\(5),
      Q => ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter13_reg_1\,
      D => tpgBarSelYuv_y_U_n_5,
      Q => ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDDD0D0000"
    )
        port map (
      I0 => \gSerie_V_reg_n_5_[22]\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[5]_i_4_n_5\,
      I2 => ap_phi_reg_pp0_iter13_outpix_val_V_73_reg_996(0),
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0]_0\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[1]_i_5_n_5\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[6]_i_6_n_5\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[0]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020220000"
    )
        port map (
      I0 => trunc_ln320_reg_4408(1),
      I1 => icmp_ln1592_1_reg_1254,
      I2 => icmp_ln1592_reg_1249,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3_0\,
      I4 => \^ap_enable_reg_pp0_iter13_reg_1\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_1\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[1]_i_4_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[5]_i_2\,
      I1 => \^ap_enable_reg_pp0_iter13_reg_0\,
      I2 => \^ap_enable_reg_pp0_iter12_reg_1\,
      I3 => \gSerie_V_reg_n_5_[26]\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[4]_i_6_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[5]_i_2\,
      I1 => \^ap_enable_reg_pp0_iter13_reg_0\,
      I2 => \^ap_enable_reg_pp0_iter12_reg_1\,
      I3 => \gSerie_V_reg_n_5_[27]\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[5]_i_5_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0E0E0A0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_1\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3\,
      I2 => \^ap_enable_reg_pp0_iter13_reg_1\,
      I3 => \gSerie_V_reg_n_5_[1]\,
      I4 => tmp_27_fu_3102_p3,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[7]_i_4_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter13_reg_1\,
      D => grp_tpgPatternTartanColorBars_fu_1413_n_48,
      Q => ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter13_reg_1\,
      D => grp_tpgPatternTartanColorBars_fu_1413_n_47,
      Q => ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter13_reg_1\,
      D => grp_tpgPatternDPColorSquare_fu_1441_n_17,
      Q => ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter13_reg_1\,
      D => grp_tpgPatternDPColorSquare_fu_1441_n_16,
      Q => ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter13_reg_1\,
      D => grp_tpgPatternDPColorSquare_fu_1441_n_15,
      Q => ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter13_reg_1\,
      D => grp_tpgPatternDPColorSquare_fu_1441_n_14,
      Q => ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter13_reg_1\,
      D => grp_tpgPatternDPColorSquare_fu_1441_n_13,
      Q => ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter13_reg_1\,
      D => grp_tpgPatternTartanColorBars_fu_1413_n_46,
      Q => ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDDD0D0000"
    )
        port map (
      I0 => \bSerie_V_reg_n_5_[22]\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[5]_i_4_n_5\,
      I2 => ap_phi_reg_pp0_iter13_outpix_val_V_74_reg_933(0),
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0]_0\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[7]_i_7_n_5\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[6]_i_6_n_5\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[0]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AA020000"
    )
        port map (
      I0 => trunc_ln320_reg_4408(1),
      I1 => icmp_ln1592_reg_1249,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3_0\,
      I3 => icmp_ln1592_1_reg_1254,
      I4 => \^ap_enable_reg_pp0_iter13_reg_1\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_1\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[1]_i_4_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBFFFFFFFF"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter12_reg_1\,
      I1 => \^ap_enable_reg_pp0_iter13_reg_0\,
      I2 => \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_0\(1),
      I3 => \ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[4]_0\,
      I4 => \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_0\(0),
      I5 => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_0\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[5]_i_4_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[5]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter13_reg_1\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_0\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[5]_i_7_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[4]_i_2_n_5\,
      I1 => trunc_ln320_6_reg_4439(7),
      I2 => tmp_21_reg_4434,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => tmp_29_fu_3150_p3,
      I1 => \bSerie_V_reg_n_5_[1]\,
      I2 => \^ap_enable_reg_pp0_iter13_reg_1\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_5_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0EFF"
    )
        port map (
      I0 => icmp_ln1592_reg_1249,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3_0\,
      I2 => icmp_ln1592_1_reg_1254,
      I3 => \^trunc_ln320_reg_4408_reg[7]_0\,
      O => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_7_n_5\
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter13_reg_1\,
      D => grp_tpgPatternTartanColorBars_fu_1413_n_45,
      Q => ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter13_reg_1\,
      D => grp_tpgPatternDPColorSquare_fu_1441_n_10,
      Q => ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter13_reg_1\,
      D => grp_tpgPatternDPColorSquare_fu_1441_n_9,
      Q => ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter13_reg_1\,
      D => grp_tpgPatternTartanColorBars_fu_1413_n_44,
      Q => ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter13_reg_1\,
      D => grp_tpgPatternDPColorSquare_fu_1441_n_8,
      Q => ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter13_reg_1\,
      D => grp_tpgPatternTartanColorBars_fu_1413_n_43,
      Q => ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter13_reg_1\,
      D => grp_tpgPatternTartanColorBars_fu_1413_n_42,
      Q => ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter13_reg_1\,
      D => grp_tpgPatternTartanColorBars_fu_1413_n_41,
      Q => ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rampStart_load_reg_1167(0),
      I1 => \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7]_1\,
      O => \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[1]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rampStart_load_reg_1167(1),
      I1 => \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7]_1\,
      O => \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[5]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181,
      D => \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[4]_0\(0),
      Q => ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181,
      D => \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[1]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245(1),
      S => \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[7]_0\
    );
\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181,
      D => \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[4]_0\(1),
      Q => ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181,
      D => ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_12450_in(3),
      Q => ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181,
      D => \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[4]_0\(2),
      Q => ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181,
      D => \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[5]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245(5),
      S => \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[7]_0\
    );
\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181,
      D => flow_control_loop_pipe_sequential_init_U_n_11,
      Q => ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245(6),
      S => \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[7]_0\
    );
\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181,
      D => flow_control_loop_pipe_sequential_init_U_n_18,
      Q => ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245(7),
      S => \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[7]_0\
    );
\ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181,
      D => \ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181_reg[7]_0\(0),
      Q => \ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181_reg_n_5_[5]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181,
      D => \ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181_reg[7]_0\(1),
      Q => \ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181_reg_n_5_[7]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181,
      D => \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[0]_0\,
      Q => \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg_n_5_[0]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181,
      D => flow_control_loop_pipe_sequential_init_U_n_19,
      Q => \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg_n_5_[4]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181,
      D => flow_control_loop_pipe_sequential_init_U_n_16,
      Q => \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg_n_5_[6]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181,
      D => \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[7]_0\(0),
      Q => \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg_n_5_[7]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181,
      D => \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[0]_0\,
      Q => \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg_n_5_[0]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181,
      D => \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[1]_i_1_n_5\,
      Q => \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg_n_5_[1]\,
      S => \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7]_0\
    );
\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181,
      D => \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[2]_0\,
      Q => \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg_n_5_[2]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181,
      D => \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[3]_0\,
      Q => \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg_n_5_[3]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181,
      D => \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[4]_0\,
      Q => \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg_n_5_[4]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181,
      D => \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[5]_i_1_n_5\,
      Q => \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg_n_5_[5]\,
      S => \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7]_0\
    );
\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181,
      D => flow_control_loop_pipe_sequential_init_U_n_11,
      Q => \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg_n_5_[6]\,
      S => \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7]_0\
    );
\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181,
      D => flow_control_loop_pipe_sequential_init_U_n_18,
      Q => \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg_n_5_[7]\,
      S => \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7]_0\
    );
\ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181,
      D => \ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996_reg[6]_0\(0),
      Q => ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181,
      D => \ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996_reg[6]_0\(1),
      Q => ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181,
      D => \ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996_reg[6]_0\(2),
      Q => ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181,
      D => flow_control_loop_pipe_sequential_init_U_n_13,
      Q => ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181,
      D => \ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[7]_0\(0),
      Q => ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181,
      D => flow_control_loop_pipe_sequential_init_U_n_159,
      Q => ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181,
      D => flow_control_loop_pipe_sequential_init_U_n_158,
      Q => ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181,
      D => \ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[7]_0\(1),
      Q => ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_1245[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \^ap_enable_reg_pp0_iter12_reg_1\,
      O => ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_12450
    );
\ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_1245_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245(0),
      Q => ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_1245(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_1245_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245(1),
      Q => ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_1245(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_1245_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245(2),
      Q => ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_1245(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_1245_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245(3),
      Q => ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_1245(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_1245_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245(4),
      Q => ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_1245(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_1245_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245(5),
      Q => ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_1245(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_1245_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245(6),
      Q => ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_1245(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_1245_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245(7),
      Q => ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_1245(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_outpix_val_V_70_reg_1181_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_12450,
      D => \ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181_reg_n_5_[5]\,
      Q => ap_phi_reg_pp0_iter2_outpix_val_V_70_reg_1181(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_outpix_val_V_70_reg_1181_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_12450,
      D => \ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181_reg_n_5_[7]\,
      Q => ap_phi_reg_pp0_iter2_outpix_val_V_70_reg_1181(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_outpix_val_V_71_reg_1117_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_12450,
      D => \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg_n_5_[0]\,
      Q => ap_phi_reg_pp0_iter2_outpix_val_V_71_reg_1117(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_outpix_val_V_71_reg_1117_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_12450,
      D => \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg_n_5_[4]\,
      Q => ap_phi_reg_pp0_iter2_outpix_val_V_71_reg_1117(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_outpix_val_V_71_reg_1117_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_12450,
      D => \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg_n_5_[6]\,
      Q => ap_phi_reg_pp0_iter2_outpix_val_V_71_reg_1117(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_outpix_val_V_71_reg_1117_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_12450,
      D => \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg_n_5_[7]\,
      Q => ap_phi_reg_pp0_iter2_outpix_val_V_71_reg_1117(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_outpix_val_V_72_reg_1059_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_12450,
      D => \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg_n_5_[0]\,
      Q => ap_phi_reg_pp0_iter2_outpix_val_V_72_reg_1059(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_outpix_val_V_72_reg_1059_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_12450,
      D => \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg_n_5_[1]\,
      Q => ap_phi_reg_pp0_iter2_outpix_val_V_72_reg_1059(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_outpix_val_V_72_reg_1059_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_12450,
      D => \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg_n_5_[2]\,
      Q => ap_phi_reg_pp0_iter2_outpix_val_V_72_reg_1059(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_outpix_val_V_72_reg_1059_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_12450,
      D => \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg_n_5_[3]\,
      Q => ap_phi_reg_pp0_iter2_outpix_val_V_72_reg_1059(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_outpix_val_V_72_reg_1059_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_12450,
      D => \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg_n_5_[4]\,
      Q => ap_phi_reg_pp0_iter2_outpix_val_V_72_reg_1059(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_outpix_val_V_72_reg_1059_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_12450,
      D => \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg_n_5_[5]\,
      Q => ap_phi_reg_pp0_iter2_outpix_val_V_72_reg_1059(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_outpix_val_V_72_reg_1059_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_12450,
      D => \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg_n_5_[6]\,
      Q => ap_phi_reg_pp0_iter2_outpix_val_V_72_reg_1059(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_outpix_val_V_72_reg_1059_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_12450,
      D => \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg_n_5_[7]\,
      Q => ap_phi_reg_pp0_iter2_outpix_val_V_72_reg_1059(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_outpix_val_V_73_reg_996_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996(0),
      Q => ap_phi_reg_pp0_iter2_outpix_val_V_73_reg_996(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_outpix_val_V_73_reg_996_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996(5),
      Q => ap_phi_reg_pp0_iter2_outpix_val_V_73_reg_996(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_outpix_val_V_73_reg_996_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996(6),
      Q => ap_phi_reg_pp0_iter2_outpix_val_V_73_reg_996(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_outpix_val_V_73_reg_996_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996(7),
      Q => ap_phi_reg_pp0_iter2_outpix_val_V_73_reg_996(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_outpix_val_V_74_reg_933_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933(0),
      Q => ap_phi_reg_pp0_iter2_outpix_val_V_74_reg_933(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_outpix_val_V_74_reg_933_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933(4),
      Q => ap_phi_reg_pp0_iter2_outpix_val_V_74_reg_933(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_outpix_val_V_74_reg_933_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933(6),
      Q => ap_phi_reg_pp0_iter2_outpix_val_V_74_reg_933(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_outpix_val_V_74_reg_933_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933(7),
      Q => ap_phi_reg_pp0_iter2_outpix_val_V_74_reg_933(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_outpix_val_V_69_reg_1245_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_9bit_ce0,
      D => ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_1245(0),
      Q => ap_phi_reg_pp0_iter3_outpix_val_V_69_reg_1245(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_outpix_val_V_69_reg_1245_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_9bit_ce0,
      D => ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_1245(1),
      Q => ap_phi_reg_pp0_iter3_outpix_val_V_69_reg_1245(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_outpix_val_V_69_reg_1245_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_9bit_ce0,
      D => ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_1245(2),
      Q => ap_phi_reg_pp0_iter3_outpix_val_V_69_reg_1245(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_outpix_val_V_69_reg_1245_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_9bit_ce0,
      D => ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_1245(3),
      Q => ap_phi_reg_pp0_iter3_outpix_val_V_69_reg_1245(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_outpix_val_V_69_reg_1245_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_9bit_ce0,
      D => ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_1245(4),
      Q => ap_phi_reg_pp0_iter3_outpix_val_V_69_reg_1245(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_outpix_val_V_69_reg_1245_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_9bit_ce0,
      D => ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_1245(5),
      Q => ap_phi_reg_pp0_iter3_outpix_val_V_69_reg_1245(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_outpix_val_V_69_reg_1245_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_9bit_ce0,
      D => ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_1245(6),
      Q => ap_phi_reg_pp0_iter3_outpix_val_V_69_reg_1245(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_outpix_val_V_69_reg_1245_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_9bit_ce0,
      D => ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_1245(7),
      Q => ap_phi_reg_pp0_iter3_outpix_val_V_69_reg_1245(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_outpix_val_V_70_reg_1181_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_9bit_ce0,
      D => ap_phi_reg_pp0_iter2_outpix_val_V_70_reg_1181(5),
      Q => ap_phi_reg_pp0_iter3_outpix_val_V_70_reg_1181(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_outpix_val_V_70_reg_1181_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_9bit_ce0,
      D => ap_phi_reg_pp0_iter2_outpix_val_V_70_reg_1181(7),
      Q => ap_phi_reg_pp0_iter3_outpix_val_V_70_reg_1181(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_outpix_val_V_71_reg_1117_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_9bit_ce0,
      D => ap_phi_reg_pp0_iter2_outpix_val_V_71_reg_1117(0),
      Q => ap_phi_reg_pp0_iter3_outpix_val_V_71_reg_1117(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_outpix_val_V_71_reg_1117_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_9bit_ce0,
      D => ap_phi_reg_pp0_iter2_outpix_val_V_71_reg_1117(4),
      Q => ap_phi_reg_pp0_iter3_outpix_val_V_71_reg_1117(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_outpix_val_V_71_reg_1117_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_9bit_ce0,
      D => ap_phi_reg_pp0_iter2_outpix_val_V_71_reg_1117(6),
      Q => ap_phi_reg_pp0_iter3_outpix_val_V_71_reg_1117(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_outpix_val_V_71_reg_1117_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_9bit_ce0,
      D => ap_phi_reg_pp0_iter2_outpix_val_V_71_reg_1117(7),
      Q => ap_phi_reg_pp0_iter3_outpix_val_V_71_reg_1117(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_outpix_val_V_72_reg_1059_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_9bit_ce0,
      D => ap_phi_reg_pp0_iter2_outpix_val_V_72_reg_1059(0),
      Q => ap_phi_reg_pp0_iter3_outpix_val_V_72_reg_1059(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_outpix_val_V_72_reg_1059_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_9bit_ce0,
      D => ap_phi_reg_pp0_iter2_outpix_val_V_72_reg_1059(1),
      Q => ap_phi_reg_pp0_iter3_outpix_val_V_72_reg_1059(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_outpix_val_V_72_reg_1059_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_9bit_ce0,
      D => ap_phi_reg_pp0_iter2_outpix_val_V_72_reg_1059(2),
      Q => ap_phi_reg_pp0_iter3_outpix_val_V_72_reg_1059(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_outpix_val_V_72_reg_1059_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_9bit_ce0,
      D => ap_phi_reg_pp0_iter2_outpix_val_V_72_reg_1059(3),
      Q => ap_phi_reg_pp0_iter3_outpix_val_V_72_reg_1059(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_outpix_val_V_72_reg_1059_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_9bit_ce0,
      D => ap_phi_reg_pp0_iter2_outpix_val_V_72_reg_1059(4),
      Q => ap_phi_reg_pp0_iter3_outpix_val_V_72_reg_1059(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_outpix_val_V_72_reg_1059_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_9bit_ce0,
      D => ap_phi_reg_pp0_iter2_outpix_val_V_72_reg_1059(5),
      Q => ap_phi_reg_pp0_iter3_outpix_val_V_72_reg_1059(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_outpix_val_V_72_reg_1059_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_9bit_ce0,
      D => ap_phi_reg_pp0_iter2_outpix_val_V_72_reg_1059(6),
      Q => ap_phi_reg_pp0_iter3_outpix_val_V_72_reg_1059(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_outpix_val_V_72_reg_1059_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_9bit_ce0,
      D => ap_phi_reg_pp0_iter2_outpix_val_V_72_reg_1059(7),
      Q => ap_phi_reg_pp0_iter3_outpix_val_V_72_reg_1059(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_outpix_val_V_73_reg_996_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_9bit_ce0,
      D => ap_phi_reg_pp0_iter2_outpix_val_V_73_reg_996(0),
      Q => ap_phi_reg_pp0_iter3_outpix_val_V_73_reg_996(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_outpix_val_V_73_reg_996_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_9bit_ce0,
      D => ap_phi_reg_pp0_iter2_outpix_val_V_73_reg_996(5),
      Q => ap_phi_reg_pp0_iter3_outpix_val_V_73_reg_996(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_outpix_val_V_73_reg_996_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_9bit_ce0,
      D => ap_phi_reg_pp0_iter2_outpix_val_V_73_reg_996(6),
      Q => ap_phi_reg_pp0_iter3_outpix_val_V_73_reg_996(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_outpix_val_V_73_reg_996_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_9bit_ce0,
      D => ap_phi_reg_pp0_iter2_outpix_val_V_73_reg_996(7),
      Q => ap_phi_reg_pp0_iter3_outpix_val_V_73_reg_996(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_outpix_val_V_74_reg_933_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_9bit_ce0,
      D => ap_phi_reg_pp0_iter2_outpix_val_V_74_reg_933(0),
      Q => ap_phi_reg_pp0_iter3_outpix_val_V_74_reg_933(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_outpix_val_V_74_reg_933_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_9bit_ce0,
      D => ap_phi_reg_pp0_iter2_outpix_val_V_74_reg_933(4),
      Q => ap_phi_reg_pp0_iter3_outpix_val_V_74_reg_933(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_outpix_val_V_74_reg_933_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_9bit_ce0,
      D => ap_phi_reg_pp0_iter2_outpix_val_V_74_reg_933(6),
      Q => ap_phi_reg_pp0_iter3_outpix_val_V_74_reg_933(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_outpix_val_V_74_reg_933_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_9bit_ce0,
      D => ap_phi_reg_pp0_iter2_outpix_val_V_74_reg_933(7),
      Q => ap_phi_reg_pp0_iter3_outpix_val_V_74_reg_933(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_1245[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => \^ap_enable_reg_pp0_iter12_reg_1\,
      O => ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_12450
    );
\ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_1245_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter3_outpix_val_V_69_reg_1245(0),
      Q => ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_1245(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_1245_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter3_outpix_val_V_69_reg_1245(1),
      Q => ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_1245(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_1245_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter3_outpix_val_V_69_reg_1245(2),
      Q => ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_1245(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_1245_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter3_outpix_val_V_69_reg_1245(3),
      Q => ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_1245(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_1245_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter3_outpix_val_V_69_reg_1245(4),
      Q => ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_1245(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_1245_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter3_outpix_val_V_69_reg_1245(5),
      Q => ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_1245(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_1245_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter3_outpix_val_V_69_reg_1245(6),
      Q => ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_1245(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_1245_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter3_outpix_val_V_69_reg_1245(7),
      Q => ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_1245(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_outpix_val_V_70_reg_1181_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter3_outpix_val_V_70_reg_1181(5),
      Q => ap_phi_reg_pp0_iter4_outpix_val_V_70_reg_1181(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_outpix_val_V_70_reg_1181_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter3_outpix_val_V_70_reg_1181(7),
      Q => ap_phi_reg_pp0_iter4_outpix_val_V_70_reg_1181(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_outpix_val_V_71_reg_1117_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter3_outpix_val_V_71_reg_1117(0),
      Q => ap_phi_reg_pp0_iter4_outpix_val_V_71_reg_1117(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_outpix_val_V_71_reg_1117_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter3_outpix_val_V_71_reg_1117(4),
      Q => ap_phi_reg_pp0_iter4_outpix_val_V_71_reg_1117(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_outpix_val_V_71_reg_1117_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter3_outpix_val_V_71_reg_1117(6),
      Q => ap_phi_reg_pp0_iter4_outpix_val_V_71_reg_1117(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_outpix_val_V_71_reg_1117_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter3_outpix_val_V_71_reg_1117(7),
      Q => ap_phi_reg_pp0_iter4_outpix_val_V_71_reg_1117(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_outpix_val_V_72_reg_1059_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter3_outpix_val_V_72_reg_1059(0),
      Q => ap_phi_reg_pp0_iter4_outpix_val_V_72_reg_1059(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_outpix_val_V_72_reg_1059_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter3_outpix_val_V_72_reg_1059(1),
      Q => ap_phi_reg_pp0_iter4_outpix_val_V_72_reg_1059(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_outpix_val_V_72_reg_1059_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter3_outpix_val_V_72_reg_1059(2),
      Q => ap_phi_reg_pp0_iter4_outpix_val_V_72_reg_1059(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_outpix_val_V_72_reg_1059_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter3_outpix_val_V_72_reg_1059(3),
      Q => ap_phi_reg_pp0_iter4_outpix_val_V_72_reg_1059(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_outpix_val_V_72_reg_1059_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter3_outpix_val_V_72_reg_1059(4),
      Q => ap_phi_reg_pp0_iter4_outpix_val_V_72_reg_1059(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_outpix_val_V_72_reg_1059_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter3_outpix_val_V_72_reg_1059(5),
      Q => ap_phi_reg_pp0_iter4_outpix_val_V_72_reg_1059(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_outpix_val_V_72_reg_1059_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter3_outpix_val_V_72_reg_1059(6),
      Q => ap_phi_reg_pp0_iter4_outpix_val_V_72_reg_1059(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_outpix_val_V_72_reg_1059_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter3_outpix_val_V_72_reg_1059(7),
      Q => ap_phi_reg_pp0_iter4_outpix_val_V_72_reg_1059(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_outpix_val_V_73_reg_996_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter3_outpix_val_V_73_reg_996(0),
      Q => ap_phi_reg_pp0_iter4_outpix_val_V_73_reg_996(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_outpix_val_V_73_reg_996_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter3_outpix_val_V_73_reg_996(5),
      Q => ap_phi_reg_pp0_iter4_outpix_val_V_73_reg_996(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_outpix_val_V_73_reg_996_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter3_outpix_val_V_73_reg_996(6),
      Q => ap_phi_reg_pp0_iter4_outpix_val_V_73_reg_996(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_outpix_val_V_73_reg_996_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter3_outpix_val_V_73_reg_996(7),
      Q => ap_phi_reg_pp0_iter4_outpix_val_V_73_reg_996(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_outpix_val_V_74_reg_933_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter3_outpix_val_V_74_reg_933(0),
      Q => ap_phi_reg_pp0_iter4_outpix_val_V_74_reg_933(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_outpix_val_V_74_reg_933_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter3_outpix_val_V_74_reg_933(4),
      Q => ap_phi_reg_pp0_iter4_outpix_val_V_74_reg_933(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_outpix_val_V_74_reg_933_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter3_outpix_val_V_74_reg_933(6),
      Q => ap_phi_reg_pp0_iter4_outpix_val_V_74_reg_933(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_outpix_val_V_74_reg_933_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter3_outpix_val_V_74_reg_933(7),
      Q => ap_phi_reg_pp0_iter4_outpix_val_V_74_reg_933(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_1245[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4,
      I1 => \^ap_enable_reg_pp0_iter12_reg_1\,
      O => ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_12450
    );
\ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_1245_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_1245(0),
      Q => ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_1245(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_1245_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_1245(1),
      Q => ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_1245(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_1245_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_1245(2),
      Q => ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_1245(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_1245_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_1245(3),
      Q => ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_1245(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_1245_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_1245(4),
      Q => ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_1245(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_1245_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_1245(5),
      Q => ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_1245(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_1245_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_1245(6),
      Q => ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_1245(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_1245_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_1245(7),
      Q => ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_1245(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_outpix_val_V_70_reg_1181_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter4_outpix_val_V_70_reg_1181(5),
      Q => ap_phi_reg_pp0_iter5_outpix_val_V_70_reg_1181(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_outpix_val_V_70_reg_1181_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter4_outpix_val_V_70_reg_1181(7),
      Q => ap_phi_reg_pp0_iter5_outpix_val_V_70_reg_1181(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_outpix_val_V_71_reg_1117_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter4_outpix_val_V_71_reg_1117(0),
      Q => ap_phi_reg_pp0_iter5_outpix_val_V_71_reg_1117(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_outpix_val_V_71_reg_1117_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter4_outpix_val_V_71_reg_1117(4),
      Q => ap_phi_reg_pp0_iter5_outpix_val_V_71_reg_1117(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_outpix_val_V_71_reg_1117_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter4_outpix_val_V_71_reg_1117(6),
      Q => ap_phi_reg_pp0_iter5_outpix_val_V_71_reg_1117(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_outpix_val_V_71_reg_1117_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter4_outpix_val_V_71_reg_1117(7),
      Q => ap_phi_reg_pp0_iter5_outpix_val_V_71_reg_1117(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_outpix_val_V_72_reg_1059_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter4_outpix_val_V_72_reg_1059(0),
      Q => ap_phi_reg_pp0_iter5_outpix_val_V_72_reg_1059(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_outpix_val_V_72_reg_1059_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter4_outpix_val_V_72_reg_1059(1),
      Q => ap_phi_reg_pp0_iter5_outpix_val_V_72_reg_1059(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_outpix_val_V_72_reg_1059_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter4_outpix_val_V_72_reg_1059(2),
      Q => ap_phi_reg_pp0_iter5_outpix_val_V_72_reg_1059(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_outpix_val_V_72_reg_1059_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter4_outpix_val_V_72_reg_1059(3),
      Q => ap_phi_reg_pp0_iter5_outpix_val_V_72_reg_1059(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_outpix_val_V_72_reg_1059_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter4_outpix_val_V_72_reg_1059(4),
      Q => ap_phi_reg_pp0_iter5_outpix_val_V_72_reg_1059(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_outpix_val_V_72_reg_1059_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter4_outpix_val_V_72_reg_1059(5),
      Q => ap_phi_reg_pp0_iter5_outpix_val_V_72_reg_1059(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_outpix_val_V_72_reg_1059_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter4_outpix_val_V_72_reg_1059(6),
      Q => ap_phi_reg_pp0_iter5_outpix_val_V_72_reg_1059(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_outpix_val_V_72_reg_1059_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter4_outpix_val_V_72_reg_1059(7),
      Q => ap_phi_reg_pp0_iter5_outpix_val_V_72_reg_1059(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_outpix_val_V_73_reg_996_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter4_outpix_val_V_73_reg_996(0),
      Q => ap_phi_reg_pp0_iter5_outpix_val_V_73_reg_996(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_outpix_val_V_73_reg_996_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter4_outpix_val_V_73_reg_996(5),
      Q => ap_phi_reg_pp0_iter5_outpix_val_V_73_reg_996(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_outpix_val_V_73_reg_996_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter4_outpix_val_V_73_reg_996(6),
      Q => ap_phi_reg_pp0_iter5_outpix_val_V_73_reg_996(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_outpix_val_V_73_reg_996_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter4_outpix_val_V_73_reg_996(7),
      Q => ap_phi_reg_pp0_iter5_outpix_val_V_73_reg_996(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_outpix_val_V_74_reg_933_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter4_outpix_val_V_74_reg_933(0),
      Q => ap_phi_reg_pp0_iter5_outpix_val_V_74_reg_933(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_outpix_val_V_74_reg_933_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter4_outpix_val_V_74_reg_933(4),
      Q => ap_phi_reg_pp0_iter5_outpix_val_V_74_reg_933(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_outpix_val_V_74_reg_933_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter4_outpix_val_V_74_reg_933(6),
      Q => ap_phi_reg_pp0_iter5_outpix_val_V_74_reg_933(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_outpix_val_V_74_reg_933_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter4_outpix_val_V_74_reg_933(7),
      Q => ap_phi_reg_pp0_iter5_outpix_val_V_74_reg_933(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_1245[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter5,
      I1 => \^ap_enable_reg_pp0_iter12_reg_1\,
      O => ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_12450
    );
\ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_1245_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_1245(0),
      Q => ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_1245(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_1245_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_1245(1),
      Q => ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_1245(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_1245_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_1245(2),
      Q => ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_1245(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_1245_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_1245(3),
      Q => ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_1245(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_1245_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_1245(4),
      Q => ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_1245(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_1245_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_1245(5),
      Q => ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_1245(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_1245_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_1245(6),
      Q => ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_1245(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_1245_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_1245(7),
      Q => ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_1245(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter6_outpix_val_V_70_reg_1181_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter5_outpix_val_V_70_reg_1181(5),
      Q => ap_phi_reg_pp0_iter6_outpix_val_V_70_reg_1181(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter6_outpix_val_V_70_reg_1181_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter5_outpix_val_V_70_reg_1181(7),
      Q => ap_phi_reg_pp0_iter6_outpix_val_V_70_reg_1181(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter6_outpix_val_V_71_reg_1117_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter5_outpix_val_V_71_reg_1117(0),
      Q => ap_phi_reg_pp0_iter6_outpix_val_V_71_reg_1117(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter6_outpix_val_V_71_reg_1117_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter5_outpix_val_V_71_reg_1117(4),
      Q => ap_phi_reg_pp0_iter6_outpix_val_V_71_reg_1117(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter6_outpix_val_V_71_reg_1117_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter5_outpix_val_V_71_reg_1117(6),
      Q => ap_phi_reg_pp0_iter6_outpix_val_V_71_reg_1117(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter6_outpix_val_V_71_reg_1117_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter5_outpix_val_V_71_reg_1117(7),
      Q => ap_phi_reg_pp0_iter6_outpix_val_V_71_reg_1117(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter6_outpix_val_V_72_reg_1059_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter5_outpix_val_V_72_reg_1059(0),
      Q => ap_phi_reg_pp0_iter6_outpix_val_V_72_reg_1059(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter6_outpix_val_V_72_reg_1059_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter5_outpix_val_V_72_reg_1059(1),
      Q => ap_phi_reg_pp0_iter6_outpix_val_V_72_reg_1059(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter6_outpix_val_V_72_reg_1059_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter5_outpix_val_V_72_reg_1059(2),
      Q => ap_phi_reg_pp0_iter6_outpix_val_V_72_reg_1059(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter6_outpix_val_V_72_reg_1059_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter5_outpix_val_V_72_reg_1059(3),
      Q => ap_phi_reg_pp0_iter6_outpix_val_V_72_reg_1059(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter6_outpix_val_V_72_reg_1059_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter5_outpix_val_V_72_reg_1059(4),
      Q => ap_phi_reg_pp0_iter6_outpix_val_V_72_reg_1059(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter6_outpix_val_V_72_reg_1059_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter5_outpix_val_V_72_reg_1059(5),
      Q => ap_phi_reg_pp0_iter6_outpix_val_V_72_reg_1059(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter6_outpix_val_V_72_reg_1059_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter5_outpix_val_V_72_reg_1059(6),
      Q => ap_phi_reg_pp0_iter6_outpix_val_V_72_reg_1059(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter6_outpix_val_V_72_reg_1059_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter5_outpix_val_V_72_reg_1059(7),
      Q => ap_phi_reg_pp0_iter6_outpix_val_V_72_reg_1059(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter6_outpix_val_V_73_reg_996_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter5_outpix_val_V_73_reg_996(0),
      Q => ap_phi_reg_pp0_iter6_outpix_val_V_73_reg_996(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter6_outpix_val_V_73_reg_996_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter5_outpix_val_V_73_reg_996(5),
      Q => ap_phi_reg_pp0_iter6_outpix_val_V_73_reg_996(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter6_outpix_val_V_73_reg_996_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter5_outpix_val_V_73_reg_996(6),
      Q => ap_phi_reg_pp0_iter6_outpix_val_V_73_reg_996(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter6_outpix_val_V_73_reg_996_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter5_outpix_val_V_73_reg_996(7),
      Q => ap_phi_reg_pp0_iter6_outpix_val_V_73_reg_996(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter6_outpix_val_V_74_reg_933_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter5_outpix_val_V_74_reg_933(0),
      Q => ap_phi_reg_pp0_iter6_outpix_val_V_74_reg_933(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter6_outpix_val_V_74_reg_933_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter5_outpix_val_V_74_reg_933(4),
      Q => ap_phi_reg_pp0_iter6_outpix_val_V_74_reg_933(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter6_outpix_val_V_74_reg_933_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter5_outpix_val_V_74_reg_933(6),
      Q => ap_phi_reg_pp0_iter6_outpix_val_V_74_reg_933(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter6_outpix_val_V_74_reg_933_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter5_outpix_val_V_74_reg_933(7),
      Q => ap_phi_reg_pp0_iter6_outpix_val_V_74_reg_933(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_1245[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter6,
      I1 => \^ap_enable_reg_pp0_iter12_reg_1\,
      O => ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_12450
    );
\ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_1245_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_1245(0),
      Q => ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_1245(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_1245_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_1245(1),
      Q => ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_1245(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_1245_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_1245(2),
      Q => ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_1245(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_1245_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_1245(3),
      Q => ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_1245(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_1245_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_1245(4),
      Q => ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_1245(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_1245_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_1245(5),
      Q => ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_1245(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_1245_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_1245(6),
      Q => ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_1245(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_1245_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_1245(7),
      Q => ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_1245(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter7_outpix_val_V_70_reg_1181_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter6_outpix_val_V_70_reg_1181(5),
      Q => ap_phi_reg_pp0_iter7_outpix_val_V_70_reg_1181(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter7_outpix_val_V_70_reg_1181_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter6_outpix_val_V_70_reg_1181(7),
      Q => ap_phi_reg_pp0_iter7_outpix_val_V_70_reg_1181(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter7_outpix_val_V_71_reg_1117_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter6_outpix_val_V_71_reg_1117(0),
      Q => ap_phi_reg_pp0_iter7_outpix_val_V_71_reg_1117(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter7_outpix_val_V_71_reg_1117_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter6_outpix_val_V_71_reg_1117(4),
      Q => ap_phi_reg_pp0_iter7_outpix_val_V_71_reg_1117(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter7_outpix_val_V_71_reg_1117_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter6_outpix_val_V_71_reg_1117(6),
      Q => ap_phi_reg_pp0_iter7_outpix_val_V_71_reg_1117(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter7_outpix_val_V_71_reg_1117_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter6_outpix_val_V_71_reg_1117(7),
      Q => ap_phi_reg_pp0_iter7_outpix_val_V_71_reg_1117(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter7_outpix_val_V_72_reg_1059_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter6_outpix_val_V_72_reg_1059(0),
      Q => ap_phi_reg_pp0_iter7_outpix_val_V_72_reg_1059(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter7_outpix_val_V_72_reg_1059_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter6_outpix_val_V_72_reg_1059(1),
      Q => ap_phi_reg_pp0_iter7_outpix_val_V_72_reg_1059(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter7_outpix_val_V_72_reg_1059_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter6_outpix_val_V_72_reg_1059(2),
      Q => ap_phi_reg_pp0_iter7_outpix_val_V_72_reg_1059(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter7_outpix_val_V_72_reg_1059_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter6_outpix_val_V_72_reg_1059(3),
      Q => ap_phi_reg_pp0_iter7_outpix_val_V_72_reg_1059(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter7_outpix_val_V_72_reg_1059_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter6_outpix_val_V_72_reg_1059(4),
      Q => ap_phi_reg_pp0_iter7_outpix_val_V_72_reg_1059(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter7_outpix_val_V_72_reg_1059_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter6_outpix_val_V_72_reg_1059(5),
      Q => ap_phi_reg_pp0_iter7_outpix_val_V_72_reg_1059(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter7_outpix_val_V_72_reg_1059_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter6_outpix_val_V_72_reg_1059(6),
      Q => ap_phi_reg_pp0_iter7_outpix_val_V_72_reg_1059(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter7_outpix_val_V_72_reg_1059_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter6_outpix_val_V_72_reg_1059(7),
      Q => ap_phi_reg_pp0_iter7_outpix_val_V_72_reg_1059(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter7_outpix_val_V_73_reg_996_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter6_outpix_val_V_73_reg_996(0),
      Q => ap_phi_reg_pp0_iter7_outpix_val_V_73_reg_996(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter7_outpix_val_V_73_reg_996_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter6_outpix_val_V_73_reg_996(5),
      Q => ap_phi_reg_pp0_iter7_outpix_val_V_73_reg_996(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter7_outpix_val_V_73_reg_996_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter6_outpix_val_V_73_reg_996(6),
      Q => ap_phi_reg_pp0_iter7_outpix_val_V_73_reg_996(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter7_outpix_val_V_73_reg_996_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter6_outpix_val_V_73_reg_996(7),
      Q => ap_phi_reg_pp0_iter7_outpix_val_V_73_reg_996(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter7_outpix_val_V_74_reg_933_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter6_outpix_val_V_74_reg_933(0),
      Q => ap_phi_reg_pp0_iter7_outpix_val_V_74_reg_933(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter7_outpix_val_V_74_reg_933_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter6_outpix_val_V_74_reg_933(4),
      Q => ap_phi_reg_pp0_iter7_outpix_val_V_74_reg_933(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter7_outpix_val_V_74_reg_933_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter6_outpix_val_V_74_reg_933(6),
      Q => ap_phi_reg_pp0_iter7_outpix_val_V_74_reg_933(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter7_outpix_val_V_74_reg_933_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter6_outpix_val_V_74_reg_933(7),
      Q => ap_phi_reg_pp0_iter7_outpix_val_V_74_reg_933(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_1245[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter7,
      I1 => \^ap_enable_reg_pp0_iter12_reg_1\,
      O => ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_12450
    );
\ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_1245_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_1245(0),
      Q => ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_1245(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_1245_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_1245(1),
      Q => ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_1245(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_1245_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_1245(2),
      Q => ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_1245(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_1245_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_1245(3),
      Q => ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_1245(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_1245_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_1245(4),
      Q => ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_1245(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_1245_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_1245(5),
      Q => ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_1245(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_1245_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_1245(6),
      Q => ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_1245(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_1245_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_1245(7),
      Q => ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_1245(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter8_outpix_val_V_70_reg_1181_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter7_outpix_val_V_70_reg_1181(5),
      Q => ap_phi_reg_pp0_iter8_outpix_val_V_70_reg_1181(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter8_outpix_val_V_70_reg_1181_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter7_outpix_val_V_70_reg_1181(7),
      Q => ap_phi_reg_pp0_iter8_outpix_val_V_70_reg_1181(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter8_outpix_val_V_71_reg_1117_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter7_outpix_val_V_71_reg_1117(0),
      Q => ap_phi_reg_pp0_iter8_outpix_val_V_71_reg_1117(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter8_outpix_val_V_71_reg_1117_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter7_outpix_val_V_71_reg_1117(4),
      Q => ap_phi_reg_pp0_iter8_outpix_val_V_71_reg_1117(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter8_outpix_val_V_71_reg_1117_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter7_outpix_val_V_71_reg_1117(6),
      Q => ap_phi_reg_pp0_iter8_outpix_val_V_71_reg_1117(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter8_outpix_val_V_71_reg_1117_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter7_outpix_val_V_71_reg_1117(7),
      Q => ap_phi_reg_pp0_iter8_outpix_val_V_71_reg_1117(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter8_outpix_val_V_72_reg_1059_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter7_outpix_val_V_72_reg_1059(0),
      Q => ap_phi_reg_pp0_iter8_outpix_val_V_72_reg_1059(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter8_outpix_val_V_72_reg_1059_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter7_outpix_val_V_72_reg_1059(1),
      Q => ap_phi_reg_pp0_iter8_outpix_val_V_72_reg_1059(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter8_outpix_val_V_72_reg_1059_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter7_outpix_val_V_72_reg_1059(2),
      Q => ap_phi_reg_pp0_iter8_outpix_val_V_72_reg_1059(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter8_outpix_val_V_72_reg_1059_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter7_outpix_val_V_72_reg_1059(3),
      Q => ap_phi_reg_pp0_iter8_outpix_val_V_72_reg_1059(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter8_outpix_val_V_72_reg_1059_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter7_outpix_val_V_72_reg_1059(4),
      Q => ap_phi_reg_pp0_iter8_outpix_val_V_72_reg_1059(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter8_outpix_val_V_72_reg_1059_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter7_outpix_val_V_72_reg_1059(5),
      Q => ap_phi_reg_pp0_iter8_outpix_val_V_72_reg_1059(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter8_outpix_val_V_72_reg_1059_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter7_outpix_val_V_72_reg_1059(6),
      Q => ap_phi_reg_pp0_iter8_outpix_val_V_72_reg_1059(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter8_outpix_val_V_72_reg_1059_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter7_outpix_val_V_72_reg_1059(7),
      Q => ap_phi_reg_pp0_iter8_outpix_val_V_72_reg_1059(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter8_outpix_val_V_73_reg_996_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter7_outpix_val_V_73_reg_996(0),
      Q => ap_phi_reg_pp0_iter8_outpix_val_V_73_reg_996(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter8_outpix_val_V_73_reg_996_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter7_outpix_val_V_73_reg_996(5),
      Q => ap_phi_reg_pp0_iter8_outpix_val_V_73_reg_996(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter8_outpix_val_V_73_reg_996_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter7_outpix_val_V_73_reg_996(6),
      Q => ap_phi_reg_pp0_iter8_outpix_val_V_73_reg_996(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter8_outpix_val_V_73_reg_996_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter7_outpix_val_V_73_reg_996(7),
      Q => ap_phi_reg_pp0_iter8_outpix_val_V_73_reg_996(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter8_outpix_val_V_74_reg_933_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter7_outpix_val_V_74_reg_933(0),
      Q => ap_phi_reg_pp0_iter8_outpix_val_V_74_reg_933(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter8_outpix_val_V_74_reg_933_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter7_outpix_val_V_74_reg_933(4),
      Q => ap_phi_reg_pp0_iter8_outpix_val_V_74_reg_933(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter8_outpix_val_V_74_reg_933_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter7_outpix_val_V_74_reg_933(6),
      Q => ap_phi_reg_pp0_iter8_outpix_val_V_74_reg_933(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter8_outpix_val_V_74_reg_933_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_12450,
      D => ap_phi_reg_pp0_iter7_outpix_val_V_74_reg_933(7),
      Q => ap_phi_reg_pp0_iter8_outpix_val_V_74_reg_933(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_outpix_val_V_69_reg_1245_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_ce0,
      D => ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_1245(0),
      Q => ap_phi_reg_pp0_iter9_outpix_val_V_69_reg_1245(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_outpix_val_V_69_reg_1245_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_ce0,
      D => ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_1245(1),
      Q => ap_phi_reg_pp0_iter9_outpix_val_V_69_reg_1245(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_outpix_val_V_69_reg_1245_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_ce0,
      D => ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_1245(2),
      Q => ap_phi_reg_pp0_iter9_outpix_val_V_69_reg_1245(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_outpix_val_V_69_reg_1245_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_ce0,
      D => ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_1245(3),
      Q => ap_phi_reg_pp0_iter9_outpix_val_V_69_reg_1245(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_outpix_val_V_69_reg_1245_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_ce0,
      D => ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_1245(4),
      Q => ap_phi_reg_pp0_iter9_outpix_val_V_69_reg_1245(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_outpix_val_V_69_reg_1245_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_ce0,
      D => ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_1245(5),
      Q => ap_phi_reg_pp0_iter9_outpix_val_V_69_reg_1245(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_outpix_val_V_69_reg_1245_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_ce0,
      D => ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_1245(6),
      Q => ap_phi_reg_pp0_iter9_outpix_val_V_69_reg_1245(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_outpix_val_V_69_reg_1245_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_ce0,
      D => ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_1245(7),
      Q => ap_phi_reg_pp0_iter9_outpix_val_V_69_reg_1245(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_outpix_val_V_70_reg_1181_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_ce0,
      D => ap_phi_reg_pp0_iter8_outpix_val_V_70_reg_1181(5),
      Q => ap_phi_reg_pp0_iter9_outpix_val_V_70_reg_1181(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_outpix_val_V_70_reg_1181_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_ce0,
      D => ap_phi_reg_pp0_iter8_outpix_val_V_70_reg_1181(7),
      Q => ap_phi_reg_pp0_iter9_outpix_val_V_70_reg_1181(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_outpix_val_V_71_reg_1117_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_ce0,
      D => ap_phi_reg_pp0_iter8_outpix_val_V_71_reg_1117(0),
      Q => ap_phi_reg_pp0_iter9_outpix_val_V_71_reg_1117(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_outpix_val_V_71_reg_1117_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_ce0,
      D => ap_phi_reg_pp0_iter8_outpix_val_V_71_reg_1117(4),
      Q => ap_phi_reg_pp0_iter9_outpix_val_V_71_reg_1117(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_outpix_val_V_71_reg_1117_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_ce0,
      D => ap_phi_reg_pp0_iter8_outpix_val_V_71_reg_1117(6),
      Q => ap_phi_reg_pp0_iter9_outpix_val_V_71_reg_1117(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_outpix_val_V_71_reg_1117_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_ce0,
      D => ap_phi_reg_pp0_iter8_outpix_val_V_71_reg_1117(7),
      Q => ap_phi_reg_pp0_iter9_outpix_val_V_71_reg_1117(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_outpix_val_V_72_reg_1059_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_ce0,
      D => ap_phi_reg_pp0_iter8_outpix_val_V_72_reg_1059(0),
      Q => ap_phi_reg_pp0_iter9_outpix_val_V_72_reg_1059(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_outpix_val_V_72_reg_1059_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_ce0,
      D => ap_phi_reg_pp0_iter8_outpix_val_V_72_reg_1059(1),
      Q => ap_phi_reg_pp0_iter9_outpix_val_V_72_reg_1059(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_outpix_val_V_72_reg_1059_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_ce0,
      D => ap_phi_reg_pp0_iter8_outpix_val_V_72_reg_1059(2),
      Q => ap_phi_reg_pp0_iter9_outpix_val_V_72_reg_1059(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_outpix_val_V_72_reg_1059_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_ce0,
      D => ap_phi_reg_pp0_iter8_outpix_val_V_72_reg_1059(3),
      Q => ap_phi_reg_pp0_iter9_outpix_val_V_72_reg_1059(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_outpix_val_V_72_reg_1059_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_ce0,
      D => ap_phi_reg_pp0_iter8_outpix_val_V_72_reg_1059(4),
      Q => ap_phi_reg_pp0_iter9_outpix_val_V_72_reg_1059(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_outpix_val_V_72_reg_1059_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_ce0,
      D => ap_phi_reg_pp0_iter8_outpix_val_V_72_reg_1059(5),
      Q => ap_phi_reg_pp0_iter9_outpix_val_V_72_reg_1059(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_outpix_val_V_72_reg_1059_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_ce0,
      D => ap_phi_reg_pp0_iter8_outpix_val_V_72_reg_1059(6),
      Q => ap_phi_reg_pp0_iter9_outpix_val_V_72_reg_1059(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_outpix_val_V_72_reg_1059_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_ce0,
      D => ap_phi_reg_pp0_iter8_outpix_val_V_72_reg_1059(7),
      Q => ap_phi_reg_pp0_iter9_outpix_val_V_72_reg_1059(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_outpix_val_V_73_reg_996_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_ce0,
      D => ap_phi_reg_pp0_iter8_outpix_val_V_73_reg_996(0),
      Q => ap_phi_reg_pp0_iter9_outpix_val_V_73_reg_996(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_outpix_val_V_73_reg_996_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_ce0,
      D => ap_phi_reg_pp0_iter8_outpix_val_V_73_reg_996(5),
      Q => ap_phi_reg_pp0_iter9_outpix_val_V_73_reg_996(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_outpix_val_V_73_reg_996_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_ce0,
      D => ap_phi_reg_pp0_iter8_outpix_val_V_73_reg_996(6),
      Q => ap_phi_reg_pp0_iter9_outpix_val_V_73_reg_996(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_outpix_val_V_73_reg_996_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_ce0,
      D => ap_phi_reg_pp0_iter8_outpix_val_V_73_reg_996(7),
      Q => ap_phi_reg_pp0_iter9_outpix_val_V_73_reg_996(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_outpix_val_V_74_reg_933_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_ce0,
      D => ap_phi_reg_pp0_iter8_outpix_val_V_74_reg_933(0),
      Q => ap_phi_reg_pp0_iter9_outpix_val_V_74_reg_933(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_outpix_val_V_74_reg_933_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_ce0,
      D => ap_phi_reg_pp0_iter8_outpix_val_V_74_reg_933(4),
      Q => ap_phi_reg_pp0_iter9_outpix_val_V_74_reg_933(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_outpix_val_V_74_reg_933_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_ce0,
      D => ap_phi_reg_pp0_iter8_outpix_val_V_74_reg_933(6),
      Q => ap_phi_reg_pp0_iter9_outpix_val_V_74_reg_933(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_outpix_val_V_74_reg_933_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_ce0,
      D => ap_phi_reg_pp0_iter8_outpix_val_V_74_reg_933(7),
      Q => ap_phi_reg_pp0_iter9_outpix_val_V_74_reg_933(7),
      R => '0'
    );
\bSerie_V[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bSerie_V_reg_n_5_[0]\,
      I1 => \bSerie_V_reg[3]__0_n_5\,
      O => xor_ln1543_2_fu_2994_p2
    );
\bSerie_V[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bSerie_V_reg_n_5_[1]\,
      I1 => tmp_29_fu_3150_p3,
      O => xor_ln1543_5_fu_3176_p2
    );
\bSerie_V_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out,
      D => \bSerie_V_reg_n_5_[2]\,
      Q => \bSerie_V_reg_n_5_[0]\,
      R => '0'
    );
\bSerie_V_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out,
      D => \bSerie_V_reg[3]__0_n_5\,
      Q => \bSerie_V_reg_n_5_[1]\,
      R => '0'
    );
\bSerie_V_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out,
      D => \bSerie_V_reg_n_5_[23]\,
      Q => \bSerie_V_reg_n_5_[21]\,
      R => '0'
    );
\bSerie_V_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out,
      D => \bSerie_V_reg_n_5_[24]\,
      Q => \bSerie_V_reg_n_5_[22]\,
      R => '0'
    );
\bSerie_V_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out,
      D => \bSerie_V_reg_n_5_[25]\,
      Q => \bSerie_V_reg_n_5_[23]\,
      R => '0'
    );
\bSerie_V_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out,
      D => \bSerie_V_reg_n_5_[26]\,
      Q => \bSerie_V_reg_n_5_[24]\,
      R => '0'
    );
\bSerie_V_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out,
      D => \bSerie_V_reg_n_5_[27]\,
      Q => \bSerie_V_reg_n_5_[25]\,
      R => '0'
    );
\bSerie_V_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out,
      D => xor_ln1543_2_fu_2994_p2,
      Q => \bSerie_V_reg_n_5_[26]\,
      R => '0'
    );
\bSerie_V_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out,
      D => xor_ln1543_5_fu_3176_p2,
      Q => \bSerie_V_reg_n_5_[27]\,
      R => '0'
    );
\bSerie_V_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out,
      D => tmp_29_fu_3150_p3,
      Q => \bSerie_V_reg_n_5_[2]\,
      R => '0'
    );
\bSerie_V_reg[3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out,
      D => \bSerie_V_reg[5]_srl8_n_5\,
      Q => \bSerie_V_reg[3]__0_n_5\,
      R => '0'
    );
\bSerie_V_reg[4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out,
      D => \bSerie_V_reg[6]_srl8_n_5\,
      Q => tmp_29_fu_3150_p3,
      R => '0'
    );
\bSerie_V_reg[5]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"000F"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out,
      CLK => ap_clk,
      D => \bSerie_V_reg_n_5_[21]\,
      Q => \bSerie_V_reg[5]_srl8_n_5\
    );
\bSerie_V_reg[6]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"001E"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out,
      CLK => ap_clk,
      D => \bSerie_V_reg_n_5_[22]\,
      Q => \bSerie_V_reg[6]_srl8_n_5\
    );
\b_1_reg_4228_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \b_1_reg_4228_reg_n_5_[0]\,
      Q => zext_ln1258_2_fu_2214_p1(7),
      R => '0'
    );
\b_1_reg_4228_pp0_iter5_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \b_1_reg_4228_reg_n_5_[1]\,
      Q => zext_ln1258_2_fu_2214_p1(8),
      R => '0'
    );
\b_1_reg_4228_pp0_iter5_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \b_1_reg_4228_reg_n_5_[2]\,
      Q => zext_ln1258_2_fu_2214_p1(9),
      R => '0'
    );
\b_1_reg_4228_pp0_iter5_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \b_1_reg_4228_reg_n_5_[3]\,
      Q => zext_ln1258_2_fu_2214_p1(10),
      R => '0'
    );
\b_1_reg_4228_pp0_iter5_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \b_1_reg_4228_reg_n_5_[4]\,
      Q => zext_ln1258_2_fu_2214_p1(11),
      R => '0'
    );
\b_1_reg_4228_pp0_iter5_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \b_1_reg_4228_reg_n_5_[5]\,
      Q => zext_ln1258_2_fu_2214_p1(12),
      R => '0'
    );
\b_1_reg_4228_pp0_iter5_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \b_1_reg_4228_reg_n_5_[6]\,
      Q => zext_ln1258_2_fu_2214_p1(13),
      R => '0'
    );
\b_1_reg_4228_pp0_iter5_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \b_1_reg_4228_reg_n_5_[7]\,
      Q => zext_ln1258_2_fu_2214_p1(14),
      R => '0'
    );
\b_1_reg_4228_pp0_iter6_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln1258_2_fu_2214_p1(7),
      Q => b_1_reg_4228_pp0_iter6_reg(0),
      R => '0'
    );
\b_1_reg_4228_pp0_iter6_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln1258_2_fu_2214_p1(8),
      Q => b_1_reg_4228_pp0_iter6_reg(1),
      R => '0'
    );
\b_1_reg_4228_pp0_iter6_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln1258_2_fu_2214_p1(9),
      Q => b_1_reg_4228_pp0_iter6_reg(2),
      R => '0'
    );
\b_1_reg_4228_pp0_iter6_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln1258_2_fu_2214_p1(10),
      Q => b_1_reg_4228_pp0_iter6_reg(3),
      R => '0'
    );
\b_1_reg_4228_pp0_iter6_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln1258_2_fu_2214_p1(11),
      Q => b_1_reg_4228_pp0_iter6_reg(4),
      R => '0'
    );
\b_1_reg_4228_pp0_iter6_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln1258_2_fu_2214_p1(12),
      Q => b_1_reg_4228_pp0_iter6_reg(5),
      R => '0'
    );
\b_1_reg_4228_pp0_iter6_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln1258_2_fu_2214_p1(13),
      Q => b_1_reg_4228_pp0_iter6_reg(6),
      R => '0'
    );
\b_1_reg_4228_pp0_iter6_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln1258_2_fu_2214_p1(14),
      Q => b_1_reg_4228_pp0_iter6_reg(7),
      R => '0'
    );
\b_1_reg_4228_pp0_iter7_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_1_reg_4228_pp0_iter6_reg(0),
      Q => b_1_reg_4228_pp0_iter7_reg(0),
      R => '0'
    );
\b_1_reg_4228_pp0_iter7_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_1_reg_4228_pp0_iter6_reg(1),
      Q => b_1_reg_4228_pp0_iter7_reg(1),
      R => '0'
    );
\b_1_reg_4228_pp0_iter7_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_1_reg_4228_pp0_iter6_reg(2),
      Q => b_1_reg_4228_pp0_iter7_reg(2),
      R => '0'
    );
\b_1_reg_4228_pp0_iter7_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_1_reg_4228_pp0_iter6_reg(3),
      Q => b_1_reg_4228_pp0_iter7_reg(3),
      R => '0'
    );
\b_1_reg_4228_pp0_iter7_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_1_reg_4228_pp0_iter6_reg(4),
      Q => b_1_reg_4228_pp0_iter7_reg(4),
      R => '0'
    );
\b_1_reg_4228_pp0_iter7_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_1_reg_4228_pp0_iter6_reg(5),
      Q => b_1_reg_4228_pp0_iter7_reg(5),
      R => '0'
    );
\b_1_reg_4228_pp0_iter7_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_1_reg_4228_pp0_iter6_reg(6),
      Q => b_1_reg_4228_pp0_iter7_reg(6),
      R => '0'
    );
\b_1_reg_4228_pp0_iter7_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_1_reg_4228_pp0_iter6_reg(7),
      Q => b_1_reg_4228_pp0_iter7_reg(7),
      R => '0'
    );
\b_1_reg_4228_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => b_1_reg_42280,
      D => q0_reg(0),
      Q => \b_1_reg_4228_reg_n_5_[0]\,
      S => b_1_reg_4228
    );
\b_1_reg_4228_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => b_1_reg_42280,
      D => q0_reg(1),
      Q => \b_1_reg_4228_reg_n_5_[1]\,
      S => b_1_reg_4228
    );
\b_1_reg_4228_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => b_1_reg_42280,
      D => q0_reg(2),
      Q => \b_1_reg_4228_reg_n_5_[2]\,
      S => b_1_reg_4228
    );
\b_1_reg_4228_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => b_1_reg_42280,
      D => q0_reg(3),
      Q => \b_1_reg_4228_reg_n_5_[3]\,
      S => b_1_reg_4228
    );
\b_1_reg_4228_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => b_1_reg_42280,
      D => q0_reg(4),
      Q => \b_1_reg_4228_reg_n_5_[4]\,
      S => b_1_reg_4228
    );
\b_1_reg_4228_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => b_1_reg_42280,
      D => q0_reg(5),
      Q => \b_1_reg_4228_reg_n_5_[5]\,
      S => b_1_reg_4228
    );
\b_1_reg_4228_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => b_1_reg_42280,
      D => q0_reg(6),
      Q => \b_1_reg_4228_reg_n_5_[6]\,
      S => b_1_reg_4228
    );
\b_1_reg_4228_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => b_1_reg_42280,
      D => xor_ln1244_1_fu_2054_p2(7),
      Q => \b_1_reg_4228_reg_n_5_[7]\,
      S => b_1_reg_4228
    );
\b_reg_4216[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter12_reg_1\,
      I1 => \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_0\(0),
      I2 => q4_reg_1,
      I3 => icmp_ln520_reg_4037_pp0_iter3_reg,
      O => b_1_reg_42280
    );
\b_reg_4216_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \b_reg_4216_reg_n_5_[0]\,
      Q => zext_ln1258_fu_2138_p1(7),
      R => '0'
    );
\b_reg_4216_pp0_iter5_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \b_reg_4216_reg_n_5_[1]\,
      Q => zext_ln1258_fu_2138_p1(8),
      R => '0'
    );
\b_reg_4216_pp0_iter5_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \b_reg_4216_reg_n_5_[2]\,
      Q => zext_ln1258_fu_2138_p1(9),
      R => '0'
    );
\b_reg_4216_pp0_iter5_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \b_reg_4216_reg_n_5_[3]\,
      Q => zext_ln1258_fu_2138_p1(10),
      R => '0'
    );
\b_reg_4216_pp0_iter5_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \b_reg_4216_reg_n_5_[4]\,
      Q => zext_ln1258_fu_2138_p1(11),
      R => '0'
    );
\b_reg_4216_pp0_iter5_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \b_reg_4216_reg_n_5_[5]\,
      Q => zext_ln1258_fu_2138_p1(12),
      R => '0'
    );
\b_reg_4216_pp0_iter5_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \b_reg_4216_reg_n_5_[6]\,
      Q => zext_ln1258_fu_2138_p1(13),
      R => '0'
    );
\b_reg_4216_pp0_iter5_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \b_reg_4216_reg_n_5_[7]\,
      Q => zext_ln1258_fu_2138_p1(14),
      R => '0'
    );
\b_reg_4216_pp0_iter6_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln1258_fu_2138_p1(7),
      Q => b_reg_4216_pp0_iter6_reg(0),
      R => '0'
    );
\b_reg_4216_pp0_iter6_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln1258_fu_2138_p1(8),
      Q => b_reg_4216_pp0_iter6_reg(1),
      R => '0'
    );
\b_reg_4216_pp0_iter6_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln1258_fu_2138_p1(9),
      Q => b_reg_4216_pp0_iter6_reg(2),
      R => '0'
    );
\b_reg_4216_pp0_iter6_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln1258_fu_2138_p1(10),
      Q => b_reg_4216_pp0_iter6_reg(3),
      R => '0'
    );
\b_reg_4216_pp0_iter6_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln1258_fu_2138_p1(11),
      Q => b_reg_4216_pp0_iter6_reg(4),
      R => '0'
    );
\b_reg_4216_pp0_iter6_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln1258_fu_2138_p1(12),
      Q => b_reg_4216_pp0_iter6_reg(5),
      R => '0'
    );
\b_reg_4216_pp0_iter6_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln1258_fu_2138_p1(13),
      Q => b_reg_4216_pp0_iter6_reg(6),
      R => '0'
    );
\b_reg_4216_pp0_iter6_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln1258_fu_2138_p1(14),
      Q => b_reg_4216_pp0_iter6_reg(7),
      R => '0'
    );
\b_reg_4216_pp0_iter7_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_reg_4216_pp0_iter6_reg(0),
      Q => b_reg_4216_pp0_iter7_reg(0),
      R => '0'
    );
\b_reg_4216_pp0_iter7_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_reg_4216_pp0_iter6_reg(1),
      Q => b_reg_4216_pp0_iter7_reg(1),
      R => '0'
    );
\b_reg_4216_pp0_iter7_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_reg_4216_pp0_iter6_reg(2),
      Q => b_reg_4216_pp0_iter7_reg(2),
      R => '0'
    );
\b_reg_4216_pp0_iter7_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_reg_4216_pp0_iter6_reg(3),
      Q => b_reg_4216_pp0_iter7_reg(3),
      R => '0'
    );
\b_reg_4216_pp0_iter7_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_reg_4216_pp0_iter6_reg(4),
      Q => b_reg_4216_pp0_iter7_reg(4),
      R => '0'
    );
\b_reg_4216_pp0_iter7_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_reg_4216_pp0_iter6_reg(5),
      Q => b_reg_4216_pp0_iter7_reg(5),
      R => '0'
    );
\b_reg_4216_pp0_iter7_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_reg_4216_pp0_iter6_reg(6),
      Q => b_reg_4216_pp0_iter7_reg(6),
      R => '0'
    );
\b_reg_4216_pp0_iter7_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_reg_4216_pp0_iter6_reg(7),
      Q => b_reg_4216_pp0_iter7_reg(7),
      R => '0'
    );
\b_reg_4216_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => b_1_reg_42280,
      D => q1_reg(0),
      Q => \b_reg_4216_reg_n_5_[0]\,
      S => b_reg_4216
    );
\b_reg_4216_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => b_1_reg_42280,
      D => q1_reg(1),
      Q => \b_reg_4216_reg_n_5_[1]\,
      S => b_reg_4216
    );
\b_reg_4216_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => b_1_reg_42280,
      D => q1_reg(2),
      Q => \b_reg_4216_reg_n_5_[2]\,
      S => b_reg_4216
    );
\b_reg_4216_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => b_1_reg_42280,
      D => q1_reg(3),
      Q => \b_reg_4216_reg_n_5_[3]\,
      S => b_reg_4216
    );
\b_reg_4216_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => b_1_reg_42280,
      D => q1_reg(4),
      Q => \b_reg_4216_reg_n_5_[4]\,
      S => b_reg_4216
    );
\b_reg_4216_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => b_1_reg_42280,
      D => q1_reg(5),
      Q => \b_reg_4216_reg_n_5_[5]\,
      S => b_reg_4216
    );
\b_reg_4216_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => b_1_reg_42280,
      D => q1_reg(6),
      Q => \b_reg_4216_reg_n_5_[6]\,
      S => b_reg_4216
    );
\b_reg_4216_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => b_1_reg_42280,
      D => xor_ln1244_fu_2013_p2(7),
      Q => \b_reg_4216_reg_n_5_[7]\,
      S => b_reg_4216
    );
flow_control_loop_pipe_sequential_init_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init_6
     port map (
      ADDRBWRADDR(9) => flow_control_loop_pipe_sequential_init_U_n_72,
      ADDRBWRADDR(8) => flow_control_loop_pipe_sequential_init_U_n_73,
      ADDRBWRADDR(7) => flow_control_loop_pipe_sequential_init_U_n_74,
      ADDRBWRADDR(6) => flow_control_loop_pipe_sequential_init_U_n_75,
      ADDRBWRADDR(5) => flow_control_loop_pipe_sequential_init_U_n_76,
      ADDRBWRADDR(4) => flow_control_loop_pipe_sequential_init_U_n_77,
      ADDRBWRADDR(3) => flow_control_loop_pipe_sequential_init_U_n_78,
      ADDRBWRADDR(2) => flow_control_loop_pipe_sequential_init_U_n_79,
      ADDRBWRADDR(1) => flow_control_loop_pipe_sequential_init_U_n_80,
      ADDRBWRADDR(0) => flow_control_loop_pipe_sequential_init_U_n_81,
      B(14 downto 0) => ap_sig_allocacmp_x_4(15 downto 1),
      CO(0) => \^int_width_reg[15]\(0),
      D(7 downto 5) => rampStart_load_reg_1167(3 downto 1),
      D(4) => \zext_ln1032_cast_reg_4013_reg[4]_0\,
      D(3) => \zext_ln1032_cast_reg_4013_reg[3]_0\,
      D(2) => \zext_ln1032_cast_reg_4013_reg[2]_0\,
      D(1) => rampStart_load_reg_1167(0),
      D(0) => \zext_ln1032_cast_reg_4013_reg[0]_0\,
      E(0) => trunc_ln520_1_reg_40470,
      O(7 downto 0) => O(7 downto 0),
      Q(7 downto 0) => outpix_val_V_41_reg_4536(7 downto 0),
      RSTC => RSTC,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_10,
      add_ln1298_fu_1708_p2(15 downto 0) => add_ln1298_fu_1708_p2(15 downto 0),
      \ap_CS_fsm_reg[3]\(0) => \ap_CS_fsm_reg[3]_2\(0),
      \ap_CS_fsm_reg[3]_0\(1 downto 0) => \ap_CS_fsm_reg[3]_8\(1 downto 0),
      \ap_CS_fsm_reg[3]_1\ => \^ap_loop_exit_ready_pp0_iter14_reg\,
      \ap_CS_fsm_reg[3]_2\(2 downto 0) => \rampVal_3_flag_0_reg_406_reg[0]\(2 downto 0),
      ap_clk => ap_clk,
      ap_done_cache => ap_done_cache,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_enable_reg_pp0_iter12_reg => ap_enable_reg_pp0_iter12_reg_2,
      ap_enable_reg_pp0_iter14 => ap_enable_reg_pp0_iter14,
      ap_enable_reg_pp0_iter15 => ap_enable_reg_pp0_iter15,
      \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[3]\ => \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[3]_0\,
      \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]\(1 downto 0) => \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_0\(1 downto 0),
      \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_0\ => \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_1\,
      \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7]\ => \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7]_1\,
      \ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996_reg[7]\(0) => \ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181_reg[7]_0\(1),
      \ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[4]\ => \ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[4]_0\,
      \ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[6]\ => \ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[6]_0\,
      ap_rst_n => ap_rst_n,
      bckgndYUV_full_n => bckgndYUV_full_n,
      grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_ready => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_ready,
      grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg,
      grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_0(0) => flow_control_loop_pipe_sequential_init_U_n_13,
      grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_1 => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_0,
      grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_10(7 downto 0) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_6(7 downto 0),
      grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_2 => flow_control_loop_pipe_sequential_init_U_n_16,
      grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_3 => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_1,
      grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_4(0) => flow_control_loop_pipe_sequential_init_U_n_19,
      grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_5 => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_2,
      grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_6 => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_3,
      grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_7(1) => flow_control_loop_pipe_sequential_init_U_n_158,
      grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_7(0) => flow_control_loop_pipe_sequential_init_U_n_159,
      grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_8 => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_4,
      grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_9(15 downto 0) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_5(15 downto 0),
      grp_v_tpgHlsDataFlow_fu_331_ap_start_reg => grp_v_tpgHlsDataFlow_fu_331_ap_start_reg,
      icmp_ln1027_fu_1545_p2 => icmp_ln1027_fu_1545_p2,
      icmp_ln1050_reg_4081 => icmp_ln1050_reg_4081,
      \icmp_ln1050_reg_4081_reg[0]\ => \icmp_ln1050_reg_4081_reg[0]_0\,
      \icmp_ln1285_reg_4073_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_187,
      \icmp_ln1285_reg_4073_reg[0]_0\ => \^ap_enable_reg_pp0_iter12_reg_1\,
      \icmp_ln1285_reg_4073_reg[0]_1\ => \icmp_ln1285_reg_4073_reg[0]_0\,
      \icmp_ln1285_reg_4073_reg[0]_2\ => \icmp_ln1285_reg_4073_reg_n_5_[0]\,
      icmp_ln520_reg_4037_pp0_iter13_reg => icmp_ln520_reg_4037_pp0_iter13_reg,
      \icmp_ln520_reg_4037_pp0_iter13_reg_reg[0]\(0) => outpix_val_V_10_fu_502,
      \icmp_ln520_reg_4037_reg[0]\(15 downto 0) => \icmp_ln520_reg_4037_reg[0]_0\(15 downto 0),
      \icmp_ln520_reg_4037_reg[0]_0\(14) => \x_fu_470_reg_n_5_[15]\,
      \icmp_ln520_reg_4037_reg[0]_0\(13) => \x_fu_470_reg_n_5_[14]\,
      \icmp_ln520_reg_4037_reg[0]_0\(12) => \x_fu_470_reg_n_5_[13]\,
      \icmp_ln520_reg_4037_reg[0]_0\(11) => \x_fu_470_reg_n_5_[12]\,
      \icmp_ln520_reg_4037_reg[0]_0\(10) => \x_fu_470_reg_n_5_[11]\,
      \icmp_ln520_reg_4037_reg[0]_0\(9) => \x_fu_470_reg_n_5_[10]\,
      \icmp_ln520_reg_4037_reg[0]_0\(8) => \x_fu_470_reg_n_5_[9]\,
      \icmp_ln520_reg_4037_reg[0]_0\(7) => \x_fu_470_reg_n_5_[8]\,
      \icmp_ln520_reg_4037_reg[0]_0\(6) => \x_fu_470_reg_n_5_[7]\,
      \icmp_ln520_reg_4037_reg[0]_0\(5) => \x_fu_470_reg_n_5_[6]\,
      \icmp_ln520_reg_4037_reg[0]_0\(4) => \x_fu_470_reg_n_5_[5]\,
      \icmp_ln520_reg_4037_reg[0]_0\(3) => \x_fu_470_reg_n_5_[4]\,
      \icmp_ln520_reg_4037_reg[0]_0\(2) => \x_fu_470_reg_n_5_[3]\,
      \icmp_ln520_reg_4037_reg[0]_0\(1) => \x_fu_470_reg_n_5_[2]\,
      \icmp_ln520_reg_4037_reg[0]_0\(0) => \x_fu_470_reg_n_5_[1]\,
      \int_bckgndId_reg[0]\ => \int_bckgndId_reg[0]\,
      \int_bckgndId_reg[0]_0\ => flow_control_loop_pipe_sequential_init_U_n_160,
      internal_empty_n_reg(0) => \^internal_empty_n_reg\(0),
      internal_full_n_reg(0) => internal_full_n_reg_1(0),
      or_ln691_2_reg_4394_pp0_iter13_reg => or_ln691_2_reg_4394_pp0_iter13_reg,
      or_ln691_6_reg_4401_pp0_iter13_reg => or_ln691_6_reg_4401_pp0_iter13_reg,
      \outpix_val_V_10_fu_502_reg[0]\ => \outpix_val_V_10_fu_502[0]_i_2_n_5\,
      \outpix_val_V_10_fu_502_reg[1]\ => \outpix_val_V_10_fu_502[1]_i_2_n_5\,
      \outpix_val_V_10_fu_502_reg[2]\ => \outpix_val_V_10_fu_502[2]_i_2_n_5\,
      \outpix_val_V_10_fu_502_reg[3]\ => \outpix_val_V_10_fu_502[3]_i_2_n_5\,
      \outpix_val_V_10_fu_502_reg[4]\ => \outpix_val_V_10_fu_502[4]_i_2_n_5\,
      \outpix_val_V_10_fu_502_reg[5]\ => \outpix_val_V_10_fu_502[5]_i_2_n_5\,
      \outpix_val_V_10_fu_502_reg[6]\ => \outpix_val_V_10_fu_502[6]_i_2_n_5\,
      \outpix_val_V_10_fu_502_reg[7]\(7 downto 0) => \outpix_val_V_10_fu_502_reg[7]_1\(7 downto 0),
      \outpix_val_V_10_fu_502_reg[7]_0\(7 downto 0) => outpix_val_V_42_reg_4530(7 downto 0),
      \outpix_val_V_10_fu_502_reg[7]_1\ => \outpix_val_V_10_fu_502[7]_i_2_n_5\,
      \outpix_val_V_11_fu_506_reg[0]\ => \outpix_val_V_11_fu_506[0]_i_2_n_5\,
      \outpix_val_V_11_fu_506_reg[1]\ => \outpix_val_V_11_fu_506[1]_i_2_n_5\,
      \outpix_val_V_11_fu_506_reg[2]\ => \outpix_val_V_11_fu_506[2]_i_2_n_5\,
      \outpix_val_V_11_fu_506_reg[3]\ => \outpix_val_V_11_fu_506[3]_i_2_n_5\,
      \outpix_val_V_11_fu_506_reg[4]\ => \outpix_val_V_11_fu_506[4]_i_2_n_5\,
      \outpix_val_V_11_fu_506_reg[5]\ => \outpix_val_V_11_fu_506[5]_i_2_n_5\,
      \outpix_val_V_11_fu_506_reg[6]\ => \outpix_val_V_11_fu_506[6]_i_2_n_5\,
      \outpix_val_V_11_fu_506_reg[7]\(7 downto 0) => \outpix_val_V_11_fu_506_reg[7]_1\(7 downto 0),
      \outpix_val_V_11_fu_506_reg[7]_0\ => \outpix_val_V_11_fu_506[7]_i_2_n_5\,
      \outpix_val_V_1_load_reg_1199_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_54,
      \outpix_val_V_1_load_reg_1199_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_55,
      \outpix_val_V_1_load_reg_1199_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_56,
      \outpix_val_V_1_load_reg_1199_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_57,
      \outpix_val_V_1_load_reg_1199_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_58,
      \outpix_val_V_1_load_reg_1199_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_59,
      \outpix_val_V_1_load_reg_1199_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_60,
      \outpix_val_V_1_load_reg_1199_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_61,
      \outpix_val_V_2_load_reg_1204_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_46,
      \outpix_val_V_2_load_reg_1204_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_47,
      \outpix_val_V_2_load_reg_1204_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_48,
      \outpix_val_V_2_load_reg_1204_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_49,
      \outpix_val_V_2_load_reg_1204_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_50,
      \outpix_val_V_2_load_reg_1204_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_51,
      \outpix_val_V_2_load_reg_1204_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_52,
      \outpix_val_V_2_load_reg_1204_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_53,
      \outpix_val_V_3_load_reg_1209_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_38,
      \outpix_val_V_3_load_reg_1209_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_39,
      \outpix_val_V_3_load_reg_1209_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_40,
      \outpix_val_V_3_load_reg_1209_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_41,
      \outpix_val_V_3_load_reg_1209_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_42,
      \outpix_val_V_3_load_reg_1209_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_43,
      \outpix_val_V_3_load_reg_1209_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_44,
      \outpix_val_V_3_load_reg_1209_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_45,
      \outpix_val_V_4_load_reg_1214_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_30,
      \outpix_val_V_4_load_reg_1214_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_31,
      \outpix_val_V_4_load_reg_1214_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_32,
      \outpix_val_V_4_load_reg_1214_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_33,
      \outpix_val_V_4_load_reg_1214_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_34,
      \outpix_val_V_4_load_reg_1214_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_35,
      \outpix_val_V_4_load_reg_1214_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_36,
      \outpix_val_V_4_load_reg_1214_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_37,
      \outpix_val_V_5_load_reg_1219_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_21,
      \outpix_val_V_5_load_reg_1219_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_22,
      \outpix_val_V_5_load_reg_1219_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_23,
      \outpix_val_V_5_load_reg_1219_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_24,
      \outpix_val_V_5_load_reg_1219_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_25,
      \outpix_val_V_5_load_reg_1219_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_26,
      \outpix_val_V_5_load_reg_1219_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_27,
      \outpix_val_V_5_load_reg_1219_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_28,
      \outpix_val_V_6_fu_486_reg[0]\ => \outpix_val_V_6_fu_486[0]_i_2_n_5\,
      \outpix_val_V_6_fu_486_reg[1]\ => \outpix_val_V_6_fu_486[1]_i_2_n_5\,
      \outpix_val_V_6_fu_486_reg[2]\ => \outpix_val_V_6_fu_486[2]_i_2_n_5\,
      \outpix_val_V_6_fu_486_reg[3]\ => \outpix_val_V_6_fu_486[3]_i_2_n_5\,
      \outpix_val_V_6_fu_486_reg[4]\ => \outpix_val_V_6_fu_486[4]_i_2_n_5\,
      \outpix_val_V_6_fu_486_reg[5]\ => \outpix_val_V_6_fu_486[5]_i_2_n_5\,
      \outpix_val_V_6_fu_486_reg[6]\ => \outpix_val_V_6_fu_486[6]_i_2_n_5\,
      \outpix_val_V_6_fu_486_reg[7]\ => \outpix_val_V_6_fu_486_reg[7]_1\,
      \outpix_val_V_6_fu_486_reg[7]_0\(7 downto 0) => \outpix_val_V_6_fu_486_reg[7]_2\(7 downto 0),
      \outpix_val_V_6_fu_486_reg[7]_1\(7 downto 0) => outpix_val_V_46_reg_4506(7 downto 0),
      \outpix_val_V_6_fu_486_reg[7]_2\ => \outpix_val_V_6_fu_486[7]_i_3_n_5\,
      \outpix_val_V_7_fu_490_reg[0]\ => \outpix_val_V_7_fu_490[0]_i_2_n_5\,
      \outpix_val_V_7_fu_490_reg[1]\ => \outpix_val_V_7_fu_490[1]_i_2_n_5\,
      \outpix_val_V_7_fu_490_reg[2]\ => \outpix_val_V_7_fu_490[2]_i_2_n_5\,
      \outpix_val_V_7_fu_490_reg[3]\ => \outpix_val_V_7_fu_490[3]_i_2_n_5\,
      \outpix_val_V_7_fu_490_reg[4]\ => \outpix_val_V_7_fu_490[4]_i_2_n_5\,
      \outpix_val_V_7_fu_490_reg[5]\ => \outpix_val_V_7_fu_490[5]_i_2_n_5\,
      \outpix_val_V_7_fu_490_reg[6]\ => \outpix_val_V_7_fu_490[6]_i_2_n_5\,
      \outpix_val_V_7_fu_490_reg[7]\(7 downto 0) => \outpix_val_V_7_fu_490_reg[7]_1\(7 downto 0),
      \outpix_val_V_7_fu_490_reg[7]_0\(7 downto 0) => outpix_val_V_45_reg_4512(7 downto 0),
      \outpix_val_V_7_fu_490_reg[7]_1\ => \outpix_val_V_7_fu_490[7]_i_2_n_5\,
      \outpix_val_V_8_fu_494_reg[0]\ => \outpix_val_V_8_fu_494[0]_i_2_n_5\,
      \outpix_val_V_8_fu_494_reg[1]\ => \outpix_val_V_8_fu_494[1]_i_2_n_5\,
      \outpix_val_V_8_fu_494_reg[2]\ => \outpix_val_V_8_fu_494[2]_i_2_n_5\,
      \outpix_val_V_8_fu_494_reg[3]\ => \outpix_val_V_8_fu_494[3]_i_2_n_5\,
      \outpix_val_V_8_fu_494_reg[4]\ => \outpix_val_V_8_fu_494[4]_i_2_n_5\,
      \outpix_val_V_8_fu_494_reg[5]\ => \outpix_val_V_8_fu_494[5]_i_2_n_5\,
      \outpix_val_V_8_fu_494_reg[6]\ => \outpix_val_V_8_fu_494[6]_i_2_n_5\,
      \outpix_val_V_8_fu_494_reg[7]\(7 downto 0) => \outpix_val_V_8_fu_494_reg[7]_1\(7 downto 0),
      \outpix_val_V_8_fu_494_reg[7]_0\(7 downto 0) => outpix_val_V_44_reg_4518(7 downto 0),
      \outpix_val_V_8_fu_494_reg[7]_1\ => \outpix_val_V_8_fu_494[7]_i_2_n_5\,
      \outpix_val_V_9_fu_498_reg[0]\ => \outpix_val_V_9_fu_498[0]_i_2_n_5\,
      \outpix_val_V_9_fu_498_reg[1]\ => \outpix_val_V_9_fu_498[1]_i_2_n_5\,
      \outpix_val_V_9_fu_498_reg[2]\ => \outpix_val_V_9_fu_498[2]_i_2_n_5\,
      \outpix_val_V_9_fu_498_reg[3]\ => \outpix_val_V_9_fu_498[3]_i_2_n_5\,
      \outpix_val_V_9_fu_498_reg[4]\ => \outpix_val_V_9_fu_498[4]_i_2_n_5\,
      \outpix_val_V_9_fu_498_reg[5]\ => \outpix_val_V_9_fu_498[5]_i_2_n_5\,
      \outpix_val_V_9_fu_498_reg[6]\ => \outpix_val_V_9_fu_498[6]_i_2_n_5\,
      \outpix_val_V_9_fu_498_reg[7]\(7 downto 0) => \outpix_val_V_9_fu_498_reg[7]_1\(7 downto 0),
      \outpix_val_V_9_fu_498_reg[7]_0\(7 downto 0) => outpix_val_V_43_reg_4524(7 downto 0),
      \outpix_val_V_9_fu_498_reg[7]_1\ => \outpix_val_V_9_fu_498[7]_i_2_n_5\,
      \outpix_val_V_load_reg_1194_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_62,
      \outpix_val_V_load_reg_1194_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_63,
      \outpix_val_V_load_reg_1194_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_64,
      \outpix_val_V_load_reg_1194_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_65,
      \outpix_val_V_load_reg_1194_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_66,
      \outpix_val_V_load_reg_1194_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_67,
      \outpix_val_V_load_reg_1194_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_68,
      \outpix_val_V_load_reg_1194_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_69,
      \rampStart_load_reg_1167_reg[3]\(0) => ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_12450_in(3),
      \rampStart_load_reg_1167_reg[6]\ => flow_control_loop_pipe_sequential_init_U_n_11,
      \rampStart_load_reg_1167_reg[7]\ => flow_control_loop_pipe_sequential_init_U_n_18,
      srcYUV_empty_n => srcYUV_empty_n,
      start_for_tpgForeground_U0_full_n => start_for_tpgForeground_U0_full_n,
      \trunc_ln520_1_reg_4047_reg[1]\ => q4_reg_1,
      xBar_V(10 downto 0) => xBar_V(10 downto 0),
      xBar_V_1(10 downto 0) => xBar_V_1(10 downto 0),
      \xBar_V_1_loc_0_fu_290_reg[0]\(0) => \sub_ln229_reg_4129_reg[10]_1\(0),
      \xBar_V_1_loc_0_fu_290_reg[0]_0\ => \xBar_V_1_loc_0_fu_290[10]_i_6_n_5\,
      \xBar_V_1_loc_0_fu_290_reg[0]_1\ => \xBar_V_1_loc_0_fu_290[10]_i_3_n_5\,
      \xBar_V_1_loc_0_fu_290_reg[10]\(10 downto 0) => \xBar_V_1_loc_0_fu_290_reg[10]\(10 downto 0),
      \xBar_V_1_loc_0_fu_290_reg[10]_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_0\,
      \xBar_V_1_loc_0_fu_290_reg[10]_1\ => \^ap_ns_fsm15_out\,
      \xBar_V_1_loc_0_fu_290_reg[10]_2\ => \xBar_V_1_loc_0_fu_290[10]_i_5_n_5\,
      \xBar_V_1_loc_0_fu_290_reg[1]\ => \xBar_V_1_loc_0_fu_290[1]_i_2_n_5\,
      \xBar_V_1_loc_0_fu_290_reg[2]\ => \xBar_V_1_loc_0_fu_290[2]_i_2_n_5\,
      \xBar_V_1_loc_0_fu_290_reg[3]\ => \xBar_V_1_loc_0_fu_290[3]_i_2_n_5\,
      \xBar_V_1_loc_0_fu_290_reg[4]\ => \xBar_V_1_loc_0_fu_290[4]_i_2_n_5\,
      \xBar_V_1_loc_0_fu_290_reg[5]\ => \xBar_V_1_loc_0_fu_290[5]_i_2_n_5\,
      \xBar_V_1_loc_0_fu_290_reg[6]\ => \xBar_V_1_loc_0_fu_290[6]_i_2_n_5\,
      \xBar_V_1_loc_0_fu_290_reg[7]\ => \xBar_V_1_loc_0_fu_290[7]_i_2_n_5\,
      \xBar_V_1_loc_0_fu_290_reg[8]\ => \xBar_V_1_loc_0_fu_290[8]_i_2_n_5\,
      \xBar_V_1_loc_0_fu_290_reg[9]\ => \xBar_V_1_loc_0_fu_290[9]_i_2_n_5\,
      \xBar_V_1_reg[10]\(10 downto 0) => \xBar_V_1_reg[10]\(10 downto 0),
      \xBar_V_loc_0_fu_286_reg[0]\ => \xBar_V_loc_0_fu_286[0]_i_2_n_5\,
      \xBar_V_loc_0_fu_286_reg[10]\(10 downto 0) => \xBar_V_loc_0_fu_286_reg[10]\(10 downto 0),
      \xBar_V_loc_0_fu_286_reg[10]_0\ => \xBar_V_loc_0_fu_286[10]_i_2_n_5\,
      \xBar_V_loc_0_fu_286_reg[1]\ => \xBar_V_loc_0_fu_286[1]_i_2_n_5\,
      \xBar_V_loc_0_fu_286_reg[2]\ => \xBar_V_loc_0_fu_286[2]_i_2_n_5\,
      \xBar_V_loc_0_fu_286_reg[3]\ => \xBar_V_loc_0_fu_286[3]_i_2_n_5\,
      \xBar_V_loc_0_fu_286_reg[4]\ => \xBar_V_loc_0_fu_286[4]_i_2_n_5\,
      \xBar_V_loc_0_fu_286_reg[5]\ => \xBar_V_loc_0_fu_286[5]_i_2_n_5\,
      \xBar_V_loc_0_fu_286_reg[6]\ => \xBar_V_loc_0_fu_286[6]_i_2_n_5\,
      \xBar_V_loc_0_fu_286_reg[7]\ => \xBar_V_loc_0_fu_286[7]_i_2_n_5\,
      \xBar_V_loc_0_fu_286_reg[8]\ => \xBar_V_loc_0_fu_286[8]_i_2_n_5\,
      \xBar_V_loc_0_fu_286_reg[9]\ => \xBar_V_loc_0_fu_286[9]_i_2_n_5\,
      \xBar_V_reg[10]\(10 downto 0) => \xBar_V_reg[10]\(10 downto 0),
      \x_fu_470_reg[12]\ => \x_fu_470_reg[12]_0\,
      \x_fu_470_reg[12]_0\ => \x_fu_470_reg[12]_1\,
      \x_fu_470_reg[15]\(14 downto 0) => x_5_fu_1653_p2(15 downto 1),
      \x_fu_470_reg[15]_0\ => \x_fu_470[15]_i_4_n_5\,
      zonePlateVAddr0 => zonePlateVAddr0,
      \zonePlateVAddr_reg[0]\ => \zonePlateVAddr[15]_i_3_n_5\,
      \zonePlateVAddr_reg[15]\ => ap_enable_reg_pp0_iter1_reg_0,
      \zonePlateVAddr_reg[7]\ => \icmp_ln1285_reg_4073[0]_i_2_n_5\,
      \zonePlateVDelta_loc_0_fu_274_reg[0]\ => \y_fu_206_reg[0]\,
      \zonePlateVDelta_loc_0_fu_274_reg[0]_0\ => \y_fu_206_reg[0]_0\,
      \zonePlateVDelta_loc_0_fu_274_reg[15]\(15 downto 0) => \zonePlateVDelta_loc_0_fu_274_reg[15]\(15 downto 0),
      \zonePlateVDelta_loc_0_fu_274_reg[15]_0\(15 downto 0) => \zonePlateVDelta_loc_0_fu_274_reg[15]_0\(15 downto 0),
      \zonePlateVDelta_reg[15]\(15 downto 0) => \zonePlateVDelta_reg[15]\(15 downto 0),
      \zonePlateVDelta_reg[15]_0\(15 downto 0) => \zonePlateVDelta_reg[15]_0\(15 downto 0)
    );
\gSerie_V[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gSerie_V_reg_n_5_[0]\,
      I1 => \gSerie_V_reg[3]__0_n_5\,
      O => \^gserie_v_reg[0]_0\(0)
    );
\gSerie_V[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gSerie_V_reg_n_5_[1]\,
      I1 => tmp_27_fu_3102_p3,
      O => xor_ln1543_4_fu_3128_p2
    );
\gSerie_V_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out,
      D => \gSerie_V_reg_n_5_[2]\,
      Q => \gSerie_V_reg_n_5_[0]\,
      R => '0'
    );
\gSerie_V_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out,
      D => \gSerie_V_reg[3]__0_n_5\,
      Q => \gSerie_V_reg_n_5_[1]\,
      R => '0'
    );
\gSerie_V_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out,
      D => \gSerie_V_reg_n_5_[23]\,
      Q => \gSerie_V_reg_n_5_[21]\,
      R => '0'
    );
\gSerie_V_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out,
      D => \gSerie_V_reg_n_5_[24]\,
      Q => \gSerie_V_reg_n_5_[22]\,
      R => '0'
    );
\gSerie_V_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out,
      D => \gSerie_V_reg_n_5_[25]\,
      Q => \gSerie_V_reg_n_5_[23]\,
      R => '0'
    );
\gSerie_V_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out,
      D => \gSerie_V_reg_n_5_[26]\,
      Q => \gSerie_V_reg_n_5_[24]\,
      R => '0'
    );
\gSerie_V_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out,
      D => \gSerie_V_reg_n_5_[27]\,
      Q => \gSerie_V_reg_n_5_[25]\,
      R => '0'
    );
\gSerie_V_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out,
      D => \^gserie_v_reg[0]_0\(0),
      Q => \gSerie_V_reg_n_5_[26]\,
      R => '0'
    );
\gSerie_V_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out,
      D => xor_ln1543_4_fu_3128_p2,
      Q => \gSerie_V_reg_n_5_[27]\,
      R => '0'
    );
\gSerie_V_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out,
      D => tmp_27_fu_3102_p3,
      Q => \gSerie_V_reg_n_5_[2]\,
      R => '0'
    );
\gSerie_V_reg[3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out,
      D => \gSerie_V_reg[5]_srl8_n_5\,
      Q => \gSerie_V_reg[3]__0_n_5\,
      R => '0'
    );
\gSerie_V_reg[4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out,
      D => \gSerie_V_reg[6]_srl8_n_5\,
      Q => tmp_27_fu_3102_p3,
      R => '0'
    );
\gSerie_V_reg[5]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"00F0"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out,
      CLK => ap_clk,
      D => \gSerie_V_reg_n_5_[21]\,
      Q => \gSerie_V_reg[5]_srl8_n_5\
    );
\gSerie_V_reg[6]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"001E"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out,
      CLK => ap_clk,
      D => \gSerie_V_reg_n_5_[22]\,
      Q => \gSerie_V_reg[6]_srl8_n_5\
    );
grp_reg_int_s_fu_1999: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_reg_int_s
     port map (
      B(15 downto 0) => ap_return(15 downto 0),
      D(15 downto 0) => \^d\(15 downto 0),
      E(0) => \^ap_ce_reg_reg\,
      ap_clk => ap_clk
    );
grp_tpgPatternCheckerBoard_fu_1385: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCheckerBoard
     port map (
      CO(0) => grp_tpgPatternCheckerBoard_fu_1385_n_8,
      Q(9 downto 0) => \xCount_V_1_reg[9]\(9 downto 0),
      RSTC => RSTC,
      SR(0) => hBarSel_0_3,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1_0,
      g0_b0_i_2_0(7 downto 0) => g0_b0_i_2(7 downto 0),
      grp_tpgPatternCheckerBoard_fu_1385_ap_return_0(0) => grp_tpgPatternCheckerBoard_fu_1385_ap_return_0(0),
      grp_tpgPatternCheckerBoard_fu_1385_ap_return_3(0) => \^grp_tpgpatterncheckerboard_fu_1385_ap_return_3\(0),
      grp_tpgPatternCheckerBoard_fu_1385_ap_start_reg => \^grp_tpgpatterncheckerboard_fu_1385_ap_start_reg\,
      icmp_ln1336_reg_594 => icmp_ln1336_reg_594,
      \q0_reg[0]_inv\ => \^ap_enable_reg_pp0_iter12_reg_1\,
      \q0_reg[0]_inv_0\(0) => \q0_reg[0]_inv\(0),
      \q1_reg[0]_inv\ => grp_tpgPatternTartanColorBars_fu_1413_n_7,
      \q1_reg[0]_inv_0\(0) => \q1_reg[0]_inv\(0),
      \q1_reg[0]_inv_1\(2 downto 0) => \q1_reg[0]_inv_0\(2 downto 0),
      \xCount_V_1_reg[7]_0\(7 downto 0) => \xCount_V_1_reg[7]\(7 downto 0),
      \xCount_V_1_reg[9]_0\(0) => \xCount_V_1_reg[9]_0\(0),
      \xCount_V_1_reg[9]_i_5_0\ => \xCount_V_1_reg[9]_i_5\,
      \xCount_V_2_reg[7]_0\(7 downto 0) => \xCount_V_2_reg[7]\(7 downto 0),
      \xCount_V_2_reg[9]_0\(9 downto 0) => \xCount_V_2_reg[9]\(9 downto 0),
      \xCount_V_2_reg[9]_1\(0) => \xCount_V_2_reg[9]_0\(0),
      \yCount_V_3_reg[9]_0\(9 downto 0) => \yCount_V_3_reg[9]\(9 downto 0),
      \yCount_V_3_reg[9]_1\(0) => grp_tpgPatternTartanColorBars_fu_1413_n_10
    );
grp_tpgPatternCheckerBoard_fu_1385_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_tpgPatternCheckerBoard_fu_1385_ap_start_reg_reg_0,
      Q => \^grp_tpgpatterncheckerboard_fu_1385_ap_start_reg\,
      R => RSTC
    );
grp_tpgPatternCrossHatch_fu_1369: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCrossHatch
     port map (
      CO(0) => CO(0),
      DI(3) => \xCount_V_6_reg[7]\,
      DI(2) => \xCount_V_6_reg[6]\,
      DI(1) => \xCount_V_6_reg[3]\,
      DI(0) => \xCount_V_6_reg[2]\,
      E(0) => \^ap_ce_reg_reg\,
      Q(2 downto 0) => Q(2 downto 0),
      RSTC => RSTC,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter12_reg => \^ap_enable_reg_pp0_iter12_reg_1\,
      ap_enable_reg_pp0_iter15 => ap_enable_reg_pp0_iter15,
      \ap_phi_reg_pp0_iter1_agg_result_0_1_reg_101_reg[0]_0\(14 downto 0) => \^x_4_reg_4018_pp0_iter8_reg_reg[15]__0_0\(14 downto 0),
      \ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]_0\(0) => \ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]\(0),
      \ap_return_int_reg_reg[7]\(3 downto 0) => \ap_return_int_reg_reg[7]\(3 downto 0),
      \ap_return_int_reg_reg[9]\(9 downto 0) => \ap_return_int_reg_reg[9]\(9 downto 0),
      bckgndYUV_full_n => bckgndYUV_full_n,
      grp_tpgPatternCrossHatch_fu_1369_ap_return_0(0) => grp_tpgPatternCrossHatch_fu_1369_ap_return_0(7),
      grp_tpgPatternCrossHatch_fu_1369_ap_return_1(0) => grp_tpgPatternCrossHatch_fu_1369_ap_return_1(7),
      grp_tpgPatternCrossHatch_fu_1369_ap_start_reg => \^grp_tpgpatterncrosshatch_fu_1369_ap_start_reg\,
      \icmp_ln1064_2_reg_566_reg[0]_0\(0) => \icmp_ln1064_2_reg_566_reg[0]\(0),
      \icmp_ln1404_1_reg_530_reg[0]_0\ => \icmp_ln1404_1_reg_530_reg[0]\,
      \icmp_ln1404_reg_526[0]_i_3_0\ => \zonePlateVAddr_reg[7]\,
      \icmp_ln1404_reg_526[0]_i_3_1\ => \yCount_V_1_reg[0]\,
      \icmp_ln1404_reg_526_reg[0]_0\(7 downto 0) => \icmp_ln1404_reg_526_reg[0]\(7 downto 0),
      \icmp_ln1404_reg_526_reg[0]_1\ => \icmp_ln1404_reg_526_reg[0]_0\,
      \icmp_ln1404_reg_526_reg[0]_2\ => \icmp_ln1404_reg_526_reg[0]_1\,
      \icmp_ln1404_reg_526_reg[0]_3\ => \icmp_ln1404_reg_526_reg[0]_2\,
      icmp_ln1428_fu_264_p2 => icmp_ln1428_fu_264_p2,
      \or_ln1064_reg_557_reg[0]_0\ => \or_ln1064_reg_557_reg[0]\,
      srcYUV_empty_n => srcYUV_empty_n,
      trunc_ln518_reg_1186(2 downto 0) => trunc_ln518_reg_1186(2 downto 0),
      \xCount_V_6_reg[0]_0\ => \outpix_val_V_6_fu_486_reg[7]_1\,
      \xCount_V_6_reg[0]_1\ => \^ap_enable_reg_pp0_iter12_reg_0\,
      \xCount_V_6_reg[0]_2\ => \^icmp_ln520_reg_4037_pp0_iter11_reg_reg[0]_0\,
      \xCount_V_6_reg[1]_0\ => \xCount_V_6_reg[1]\,
      \xCount_V_6_reg[1]_1\ => \xCount_V_6_reg[1]_0\,
      \xCount_V_6_reg[7]_0\(1 downto 0) => \xCount_V_6_reg[7]_0\(1 downto 0),
      \xCount_V_7[8]_i_12\ => \xCount_V_7[8]_i_12\,
      \xCount_V_7_reg[7]_0\(1 downto 0) => \xCount_V_7_reg[7]\(1 downto 0),
      \xCount_V_7_reg[7]_i_2\(1 downto 0) => \icmp_ln520_reg_4037_reg[0]_0\(6 downto 5),
      \xCount_V_7_reg[8]_i_2\ => \xCount_V_7_reg[8]_i_2\,
      \xCount_V_7_reg[9]_0\ => \xCount_V_7_reg[9]\,
      \xCount_V_7_reg[9]_1\ => \xCount_V_7_reg[9]_0\,
      \xCount_V_7_reg[9]_2\ => \xCount_V_7_reg[9]_1\,
      \xCount_V_7_reg[9]_3\ => \xCount_V_7_reg[9]_2\,
      \yCount_V_2_reg[0]_0\ => \yCount_V_2_reg[0]\,
      \yCount_V_2_reg[0]_1\ => \yCount_V_2_reg[0]_0\,
      \yCount_V_2_reg[0]_2\ => \yCount_V_2_reg[0]_1\,
      \yCount_V_2_reg[8]_0\(8 downto 0) => \yCount_V_2_reg[8]\(8 downto 0)
    );
grp_tpgPatternCrossHatch_fu_1369_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_tpgPatternCrossHatch_fu_1369_ap_start_reg_reg_0,
      Q => \^grp_tpgpatterncrosshatch_fu_1369_ap_start_reg\,
      R => RSTC
    );
grp_tpgPatternDPColorSquare_fu_1441: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare
     port map (
      D(2) => grp_tpgPatternDPColorSquare_fu_1441_n_8,
      D(1) => grp_tpgPatternDPColorSquare_fu_1441_n_9,
      D(0) => grp_tpgPatternDPColorSquare_fu_1441_n_10,
      E(0) => \^ap_enable_reg_pp0_iter13_reg_1\,
      Q(4) => \bSerie_V_reg_n_5_[27]\,
      Q(3) => \bSerie_V_reg_n_5_[26]\,
      Q(2) => \bSerie_V_reg_n_5_[24]\,
      Q(1) => \bSerie_V_reg_n_5_[23]\,
      Q(0) => \bSerie_V_reg_n_5_[22]\,
      RSTC => RSTC,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter13_reg => grp_tpgPatternDPColorSquare_fu_1441_n_38,
      ap_enable_reg_pp0_iter1_reg_0 => \^grp_tpgpatterndpcolorsquare_fu_1441_ap_start_reg\,
      ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117(2 downto 1) => ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117(7 downto 6),
      ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117(0) => ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117(4),
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2\ => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[0]_i_2_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_2\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_16\(5 downto 1) => ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245(7 downto 3),
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_16\(0) => ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245(1),
      ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_4\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_3\(1) => ap_phi_reg_pp0_iter13_outpix_val_V_70_reg_1181(7),
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_3\(0) => ap_phi_reg_pp0_iter13_outpix_val_V_70_reg_1181(5),
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_3_0\ => \^ap_enable_reg_pp0_iter13_reg_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[6]_i_6_n_5\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1]_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[5]_i_4_n_5\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1]_1\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[1]_i_5_n_5\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_8_n_5\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[2]_i_4_n_5\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_1\ => grp_tpgPatternTartanColorBars_fu_1413_n_67,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_2\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[2]_i_6_n_5\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[3]_i_6_n_5\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4]_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4]_0\ => tpgBarSelYuv_v_U_n_20,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4]_1\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[4]_i_7_n_5\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_9_n_5\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6]\(6) => \gSerie_V_reg_n_5_[27]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6]\(5) => \gSerie_V_reg_n_5_[26]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6]\(4) => \gSerie_V_reg_n_5_[25]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6]\(3) => \gSerie_V_reg_n_5_[24]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6]\(2) => \gSerie_V_reg_n_5_[23]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6]\(1) => \gSerie_V_reg_n_5_[22]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6]\(0) => \gSerie_V_reg_n_5_[0]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6]_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[6]_i_4_n_5\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6]_1\ => grp_tpgPatternTartanColorBars_fu_1413_n_66,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6]_2\(1) => \outpix_val_V_45_reg_4512_reg[7]_0\(6),
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6]_2\(0) => \outpix_val_V_45_reg_4512_reg[7]_0\(2),
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_8_n_5\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_1\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_1\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_3\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_1\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[2]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_4_n_5\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[3]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[3]_i_5_n_5\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[4]\ => grp_tpgPatternTartanColorBars_fu_1413_n_65,
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[4]_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[4]_i_6_n_5\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[5]_i_6_n_5\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_5_n_5\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[6]_i_4_n_5\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_1\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_4_n_5\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_2\(1) => \outpix_val_V_44_reg_4518_reg[7]_0\(6),
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_2\(0) => \outpix_val_V_44_reg_4518_reg[7]_0\(4),
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_3\ => grp_tpgPatternTartanColorBars_fu_1413_n_68,
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[7]_i_7_n_5\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]_0\(0) => xor_ln1543_2_fu_2994_p2,
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]_1\ => \^trunc_ln320_reg_4408_reg[7]_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2\ => \hdata_loc_0_fu_266_reg[0]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_1\(0) => \^rserie_v_reg[27]_0\(8),
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_2\ => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_3\ => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_3\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_7\(5 downto 2) => ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059(6 downto 3),
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_7\(1 downto 0) => ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059(1 downto 0),
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]\ => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_1\ => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_2\(0) => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0\(5),
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_3\ => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_1\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_4\ => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_2\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_5\ => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_4_n_5\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_6\ => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_5_n_5\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[7]_i_3\(2 downto 0) => ap_phi_reg_pp0_iter13_outpix_val_V_73_reg_996(7 downto 5),
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[1]_i_4_n_5\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[2]\ => tpgBarSelYuv_v_U_n_17,
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3]_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3]_0\ => tpgBarSelYuv_u_U_n_8,
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]\ => grp_tpgPatternTartanColorBars_fu_1413_n_62,
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]_0\ => tpgBarSelYuv_v_U_n_11,
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]_1\ => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[4]_i_6_n_5\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5]\ => grp_tpgPatternTartanColorBars_fu_1413_n_64,
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5]_0\(0) => \outpix_val_V_42_reg_4530_reg[7]_0\(5),
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5]_1\(0) => tpgBarSelYuv_u_q0(5),
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5]_2\ => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[5]_i_5_n_5\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[4]_i_2_n_5\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]_1\ => tpgBarSelYuv_v_U_n_18,
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]_2\(0) => \gSerie_V_reg[3]__0_n_5\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[7]_i_4_n_5\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3\(2) => ap_phi_reg_pp0_iter13_outpix_val_V_74_reg_933(7),
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3\(1 downto 0) => \^ap_phi_reg_pp0_iter13_outpix_val_v_74_reg_933_reg[6]_0\(1 downto 0),
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[1]\ => grp_tpgPatternTartanColorBars_fu_1413_n_61,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[1]_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[1]_1\(0) => \outpix_val_V_41_reg_4536_reg[7]_0\(1),
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[1]_2\ => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[1]_i_4_n_5\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2]\ => grp_tpgPatternTartanColorBars_fu_1413_n_59,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2]_0\ => tpgBarSelYuv_v_U_n_9,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3]_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]_0\ => grp_tpgPatternTartanColorBars_fu_1413_n_60,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]_1\ => tpgBarSelYuv_v_U_n_10,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]_2\ => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]_3\ => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[4]_i_4_n_5\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[5]_i_7_n_5\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_2\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_5_n_5\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_1\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_6_n_5\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_2\ => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_7_n_5\,
      \bSerie_V_reg[22]\ => grp_tpgPatternDPColorSquare_fu_1441_n_25,
      \bSerie_V_reg[23]\ => grp_tpgPatternDPColorSquare_fu_1441_n_26,
      \bSerie_V_reg[24]\ => grp_tpgPatternDPColorSquare_fu_1441_n_27,
      \bSerie_V_reg[26]\ => grp_tpgPatternDPColorSquare_fu_1441_n_30,
      \bSerie_V_reg[4]__0\ => grp_tpgPatternDPColorSquare_fu_1441_n_19,
      cmp106_fu_386_p2 => cmp106_fu_386_p2,
      \gSerie_V_reg[1]\ => grp_tpgPatternDPColorSquare_fu_1441_n_21,
      \gSerie_V_reg[22]\ => grp_tpgPatternDPColorSquare_fu_1441_n_35,
      \gSerie_V_reg[23]\ => grp_tpgPatternDPColorSquare_fu_1441_n_20,
      \gSerie_V_reg[24]\ => grp_tpgPatternDPColorSquare_fu_1441_n_36,
      \gSerie_V_reg[26]\ => grp_tpgPatternDPColorSquare_fu_1441_n_37,
      grp_tpgPatternCheckerBoard_fu_1385_ap_return_3(0) => \^grp_tpgpatterncheckerboard_fu_1385_ap_return_3\(0),
      \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]\(0) => grp_tpgPatternDPColorSquare_fu_1441_n_23,
      \or_ln1592_reg_1259_reg[0]\ => \or_ln1592_reg_1259_reg[0]\,
      \or_ln1592_reg_1259_reg[0]_0\ => \or_ln1592_reg_1259_reg[0]_0\,
      outpix_val_V_52_reg_4334_pp0_iter12_reg(0) => outpix_val_V_52_reg_4334_pp0_iter12_reg(4),
      outpix_val_V_54_reg_4339_pp0_iter12_reg(0) => outpix_val_V_54_reg_4339_pp0_iter12_reg(5),
      outpix_val_V_55_reg_4344_pp0_iter12_reg(3) => outpix_val_V_55_reg_4344_pp0_iter12_reg(6),
      outpix_val_V_55_reg_4344_pp0_iter12_reg(2 downto 0) => outpix_val_V_55_reg_4344_pp0_iter12_reg(4 downto 2),
      \outpix_val_V_55_reg_4344_pp0_iter12_reg_reg[6]__0\(4) => grp_tpgPatternDPColorSquare_fu_1441_n_13,
      \outpix_val_V_55_reg_4344_pp0_iter12_reg_reg[6]__0\(3) => grp_tpgPatternDPColorSquare_fu_1441_n_14,
      \outpix_val_V_55_reg_4344_pp0_iter12_reg_reg[6]__0\(2) => grp_tpgPatternDPColorSquare_fu_1441_n_15,
      \outpix_val_V_55_reg_4344_pp0_iter12_reg_reg[6]__0\(1) => grp_tpgPatternDPColorSquare_fu_1441_n_16,
      \outpix_val_V_55_reg_4344_pp0_iter12_reg_reg[6]__0\(0) => grp_tpgPatternDPColorSquare_fu_1441_n_17,
      \p_0_1_0_0_0244375_lcssa389_fu_214_reg[6]\(2) => grp_tpgPatternDPColorSquare_fu_1441_n_31,
      \p_0_1_0_0_0244375_lcssa389_fu_214_reg[6]\(1) => grp_tpgPatternDPColorSquare_fu_1441_n_32,
      \p_0_1_0_0_0244375_lcssa389_fu_214_reg[6]\(0) => grp_tpgPatternDPColorSquare_fu_1441_n_33,
      \p_0_2_0_0_0246377_lcssa392_fu_218_reg[6]\(1) => grp_tpgPatternDPColorSquare_fu_1441_n_28,
      \p_0_2_0_0_0246377_lcssa392_fu_218_reg[6]\(0) => grp_tpgPatternDPColorSquare_fu_1441_n_29,
      q0(0) => tpgBarSelYuv_y_q0(5),
      \q0_reg[0]\ => \^ap_enable_reg_pp0_iter12_reg_1\,
      \q0_reg[1]\(14 downto 0) => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(14 downto 0),
      \q0_reg[2]\ => q0_reg_2_sn_1,
      \q0_reg[7]\ => \q0_reg[7]\,
      \q1_reg[0]\(0) => \q1_reg[0]\(0),
      \q1_reg[0]_0\(0) => \q1_reg[0]_0\(0),
      \q1_reg[2]\ => q1_reg_2_sn_1,
      tpgBarSelYuv_v_q0(0) => tpgBarSelYuv_v_q0(6),
      tpgBarSelYuv_v_q1(1) => tpgBarSelYuv_v_q1(6),
      tpgBarSelYuv_v_q1(0) => tpgBarSelYuv_v_q1(4),
      trunc_ln320_reg_4408(5 downto 0) => trunc_ln320_reg_4408(6 downto 1),
      \trunc_ln320_reg_4408_reg[1]\ => \trunc_ln320_reg_4408_reg[1]_0\,
      \trunc_ln320_reg_4408_reg[1]_0\ => \trunc_ln320_reg_4408_reg[1]_1\,
      \trunc_ln320_reg_4408_reg[3]\ => grp_tpgPatternDPColorSquare_fu_1441_n_11,
      \trunc_ln320_reg_4408_reg[3]_0\ => \trunc_ln320_reg_4408_reg[3]_0\,
      \trunc_ln320_reg_4408_reg[3]_1\ => \trunc_ln320_reg_4408_reg[3]_1\,
      \trunc_ln320_reg_4408_reg[4]\ => \trunc_ln320_reg_4408_reg[4]_0\,
      \trunc_ln320_reg_4408_reg[4]_0\ => \trunc_ln320_reg_4408_reg[4]_1\,
      \trunc_ln320_reg_4408_reg[5]\ => grp_tpgPatternDPColorSquare_fu_1441_n_12,
      \trunc_ln320_reg_4408_reg[5]_0\ => \trunc_ln320_reg_4408_reg[5]_0\,
      \trunc_ln320_reg_4408_reg[6]\ => grp_tpgPatternDPColorSquare_fu_1441_n_18,
      \trunc_ln320_reg_4408_reg[6]_0\ => \trunc_ln320_reg_4408_reg[6]_0\,
      \trunc_ln320_reg_4408_reg[7]\ => grp_tpgPatternDPColorSquare_fu_1441_n_34,
      \trunc_ln320_reg_4408_reg[7]_0\ => \trunc_ln320_reg_4408_reg[7]_1\,
      trunc_ln518_reg_1186(2 downto 0) => trunc_ln518_reg_1186(2 downto 0),
      \yCount_V_1[5]_i_4\ => \zonePlateVAddr_reg[7]\,
      \yCount_V_1[5]_i_4_0\ => \icmp_ln1404_reg_526_reg[0]_2\,
      \yCount_V_1[5]_i_4_1\ => \icmp_ln1404_reg_526_reg[0]_1\,
      \yCount_V_1[5]_i_4_2\ => \icmp_ln1404_reg_526_reg[0]_0\,
      \yCount_V_1[5]_i_7\(7 downto 0) => \icmp_ln1404_reg_526_reg[0]\(7 downto 0),
      \yCount_V_1_reg[0]_0\ => \yCount_V_1_reg[0]\
    );
grp_tpgPatternDPColorSquare_fu_1441_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_tpgPatternDPColorSquare_fu_1441_ap_start_reg_reg_0,
      Q => \^grp_tpgpatterndpcolorsquare_fu_1441_ap_start_reg\,
      R => RSTC
    );
grp_tpgPatternTartanColorBars_fu_1413: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternTartanColorBars
     port map (
      CO(0) => grp_tpgPatternCheckerBoard_fu_1385_n_8,
      D(4) => grp_tpgPatternTartanColorBars_fu_1413_n_41,
      D(3) => grp_tpgPatternTartanColorBars_fu_1413_n_42,
      D(2) => grp_tpgPatternTartanColorBars_fu_1413_n_43,
      D(1) => grp_tpgPatternTartanColorBars_fu_1413_n_44,
      D(0) => grp_tpgPatternTartanColorBars_fu_1413_n_45,
      E(0) => \^ap_enable_reg_pp0_iter13_reg_1\,
      Q(9 downto 0) => \xCount_V_reg[9]\(9 downto 0),
      RSTC => RSTC,
      SR(0) => hBarSel_0_3,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1_0,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_1\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_2\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_1\ => \rampVal_3_new_0_fu_306_reg[0]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_2\ => \^rampstart_load_reg_1167_reg[0]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]\(1) => \outpix_val_V_46_reg_4506_reg[7]_0\(3),
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]\(0) => \outpix_val_V_46_reg_4506_reg[7]_0\(0),
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_1\ => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_3\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_2\ => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[3]_i_4_n_5\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[0]_i_3_n_5\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[0]_i_4_n_5\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_1\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[0]_i_5_n_5\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_2\ => tpgBarSelYuv_v_U_n_19,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1]\ => grp_tpgPatternDPColorSquare_fu_1441_n_35,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]\ => tpgBarSelYuv_u_U_n_6,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]_0\ => grp_tpgPatternDPColorSquare_fu_1441_n_37,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]\(2) => \outpix_val_V_45_reg_4512_reg[7]_0\(7),
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]\(1) => \outpix_val_V_45_reg_4512_reg[7]_0\(5),
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]\(0) => \outpix_val_V_45_reg_4512_reg[7]_0\(1),
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_0\ => grp_tpgPatternDPColorSquare_fu_1441_n_38,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_1\(0) => tpgBarSelYuv_u_q1(7),
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_5_n_5\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0]_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_4_n_5\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0]_1\ => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[0]_i_2_n_5\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[1]\ => grp_tpgPatternDPColorSquare_fu_1441_n_25,
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[2]\ => grp_tpgPatternDPColorSquare_fu_1441_n_26,
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[3]\ => grp_tpgPatternDPColorSquare_fu_1441_n_27,
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]\(4) => \outpix_val_V_44_reg_4518_reg[7]_0\(5),
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]\(3 downto 0) => \outpix_val_V_44_reg_4518_reg[7]_0\(3 downto 0),
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]_0\ => tpgBarSelYuv_v_U_n_21,
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]_1\ => grp_tpgPatternDPColorSquare_fu_1441_n_30,
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[4]_i_2_n_5\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_0\(6 downto 0) => trunc_ln320_3_reg_4429(6 downto 0),
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[7]_i_3_n_5\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]_0\ => grp_tpgPatternDPColorSquare_fu_1441_n_34,
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]_1\ => tpgBarSelYuv_v_U_n_22,
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[0]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[0]_i_2_n_5\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[0]_0\ => tpgBarSelYuv_v_U_n_12,
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1]\ => grp_tpgPatternDPColorSquare_fu_1441_n_20,
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7]\(1) => \outpix_val_V_42_reg_4530_reg[7]_0\(7),
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7]\(0) => \outpix_val_V_42_reg_4530_reg[7]_0\(1),
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7]_0\(1) => tpgBarSelYuv_u_q0(7),
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7]_0\(0) => tpgBarSelYuv_u_q0(5),
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7]_1\ => grp_tpgPatternDPColorSquare_fu_1441_n_21,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[0]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[0]_i_2_n_5\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[0]_0\ => tpgBarSelYuv_v_U_n_13,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3]_0\ => grp_tpgPatternDPColorSquare_fu_1441_n_11,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3]_1\ => tpgBarSelYuv_v_U_n_14,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[5]_i_4_n_5\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]_0\(1) => \bSerie_V_reg_n_5_[27]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]_0\(0) => \bSerie_V_reg_n_5_[25]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]_1\ => grp_tpgPatternDPColorSquare_fu_1441_n_12,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]_2\ => tpgBarSelYuv_v_U_n_15,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[6]\ => grp_tpgPatternDPColorSquare_fu_1441_n_18,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[6]_0\(0) => \outpix_val_V_41_reg_4536_reg[7]_0\(6),
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[6]_1\(6 downto 0) => trunc_ln320_6_reg_4439(6 downto 0),
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_1\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_1\ => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_2_n_5\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_2\ => grp_tpgPatternDPColorSquare_fu_1441_n_19,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_3\ => tpgBarSelYuv_v_U_n_16,
      grp_tpgPatternTartanColorBars_fu_1413_ap_start_reg => \^grp_tpgpatterntartancolorbars_fu_1413_ap_start_reg\,
      \hBarSel_0_reg[0]_0\(0) => \hBarSel_0_reg[0]\(0),
      icmp_ln1336_1_fu_263_p2 => icmp_ln1336_1_fu_263_p2,
      \icmp_ln1336_1_reg_599_reg[0]_0\ => grp_tpgPatternTartanColorBars_fu_1413_n_7,
      \icmp_ln1336_1_reg_599_reg[0]_1\(0) => grp_tpgPatternTartanColorBars_fu_1413_n_10,
      icmp_ln1336_fu_251_p2 => icmp_ln1336_fu_251_p2,
      icmp_ln1336_reg_594 => icmp_ln1336_reg_594,
      outpix_val_V_52_reg_4334_pp0_iter12_reg(4 downto 2) => outpix_val_V_52_reg_4334_pp0_iter12_reg(7 downto 5),
      outpix_val_V_52_reg_4334_pp0_iter12_reg(1 downto 0) => outpix_val_V_52_reg_4334_pp0_iter12_reg(2 downto 1),
      outpix_val_V_55_reg_4344_pp0_iter12_reg(3) => outpix_val_V_55_reg_4344_pp0_iter12_reg(7),
      outpix_val_V_55_reg_4344_pp0_iter12_reg(2) => outpix_val_V_55_reg_4344_pp0_iter12_reg(5),
      outpix_val_V_55_reg_4344_pp0_iter12_reg(1 downto 0) => outpix_val_V_55_reg_4344_pp0_iter12_reg(1 downto 0),
      \outpix_val_V_55_reg_4344_pp0_iter12_reg_reg[5]__0\ => grp_tpgPatternTartanColorBars_fu_1413_n_64,
      \p_0_0_0_0_0242373_lcssa386_fu_210_reg[0]\ => grp_tpgPatternTartanColorBars_fu_1413_n_70,
      \p_0_0_0_0_0242373_lcssa386_fu_210_reg[3]\ => grp_tpgPatternTartanColorBars_fu_1413_n_71,
      \p_0_1_0_0_0244375_lcssa389_fu_214_reg[7]\(3) => grp_tpgPatternTartanColorBars_fu_1413_n_55,
      \p_0_1_0_0_0244375_lcssa389_fu_214_reg[7]\(2) => grp_tpgPatternTartanColorBars_fu_1413_n_56,
      \p_0_1_0_0_0244375_lcssa389_fu_214_reg[7]\(1) => grp_tpgPatternTartanColorBars_fu_1413_n_57,
      \p_0_1_0_0_0244375_lcssa389_fu_214_reg[7]\(0) => grp_tpgPatternTartanColorBars_fu_1413_n_58,
      \p_0_4_0_0_0250381_lcssa398_fu_226_reg[7]\(2) => grp_tpgPatternTartanColorBars_fu_1413_n_46,
      \p_0_4_0_0_0250381_lcssa398_fu_226_reg[7]\(1) => grp_tpgPatternTartanColorBars_fu_1413_n_47,
      \p_0_4_0_0_0250381_lcssa398_fu_226_reg[7]\(0) => grp_tpgPatternTartanColorBars_fu_1413_n_48,
      \q0_reg[4]\ => grp_tpgPatternTartanColorBars_fu_1413_n_59,
      \q0_reg[5]\(0) => \q0_reg[5]\(0),
      \q0_reg[6]\ => q0_reg_6_sn_1,
      \q0_reg[6]_0\ => grp_tpgPatternTartanColorBars_fu_1413_n_61,
      \q0_reg[6]_1\ => grp_tpgPatternTartanColorBars_fu_1413_n_62,
      \q0_reg[7]\(7 downto 0) => \q0_reg[7]_0\(7 downto 0),
      \q1_reg[0]\ => \^ap_enable_reg_pp0_iter12_reg_1\,
      \q1_reg[4]\ => grp_tpgPatternTartanColorBars_fu_1413_n_65,
      \q1_reg[5]\ => grp_tpgPatternTartanColorBars_fu_1413_n_69,
      \q1_reg[6]\ => q1_reg_6_sn_1,
      \q1_reg[6]_0\ => grp_tpgPatternTartanColorBars_fu_1413_n_66,
      \q1_reg[6]_1\ => grp_tpgPatternTartanColorBars_fu_1413_n_67,
      \q1_reg[6]_2\ => grp_tpgPatternTartanColorBars_fu_1413_n_68,
      \q1_reg[7]\(5) => grp_tpgPatternTartanColorBars_fu_1413_n_49,
      \q1_reg[7]\(4) => grp_tpgPatternTartanColorBars_fu_1413_n_50,
      \q1_reg[7]\(3) => grp_tpgPatternTartanColorBars_fu_1413_n_51,
      \q1_reg[7]\(2) => grp_tpgPatternTartanColorBars_fu_1413_n_52,
      \q1_reg[7]\(1) => grp_tpgPatternTartanColorBars_fu_1413_n_53,
      \q1_reg[7]\(0) => grp_tpgPatternTartanColorBars_fu_1413_n_54,
      \q1_reg[7]_0\(5 downto 0) => \q1_reg[7]\(5 downto 0),
      tmp_15_reg_4424 => tmp_15_reg_4424,
      tmp_21_reg_4434 => tmp_21_reg_4434,
      \tmp_21_reg_4434_reg[0]\ => grp_tpgPatternTartanColorBars_fu_1413_n_60,
      tpgBarSelYuv_v_q0(0) => tpgBarSelYuv_v_q0(6),
      tpgBarSelYuv_v_q1(1) => tpgBarSelYuv_v_q1(4),
      tpgBarSelYuv_v_q1(0) => tpgBarSelYuv_v_q1(0),
      \vBarSel_reg[2]_i_4\(7 downto 0) => \vBarSel_reg[2]_i_4\(7 downto 0),
      \xCount_V_3_reg[7]_0\(7 downto 0) => \xCount_V_3_reg[7]\(7 downto 0),
      \xCount_V_3_reg[9]_0\(9 downto 0) => \xCount_V_3_reg[9]\(9 downto 0),
      \xCount_V_3_reg[9]_1\(0) => \xCount_V_3_reg[9]_0\(0),
      \xCount_V_reg[0]_0\(0) => \xCount_V_reg[0]\(0),
      \xCount_V_reg[7]_0\(7 downto 0) => \xCount_V_reg[7]\(7 downto 0),
      \xCount_V_reg[9]_0\(0) => \xCount_V_reg[9]_0\(0),
      \xCount_V_reg[9]_i_6_0\ => \xCount_V_1_reg[9]_i_5\,
      \yCount_V_reg[0]_0\(2 downto 0) => \yCount_V_reg[0]\(2 downto 0),
      \yCount_V_reg[9]_0\(9 downto 0) => \yCount_V_reg[9]\(9 downto 0)
    );
grp_tpgPatternTartanColorBars_fu_1413_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_tpgPatternTartanColorBars_fu_1413_ap_start_reg_reg_0,
      Q => \^grp_tpgpatterntartancolorbars_fu_1413_ap_start_reg\,
      R => RSTC
    );
\hBarSel_0_2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A3"
    )
        port map (
      I0 => \hBarSel_0_2_reg[0]\,
      I1 => \q1_reg[2]_0\(0),
      I2 => \icmp_ln1027_reg_4041_pp0_iter10_reg_reg[0]__0_n_5\,
      O => \s_reg[2]\(0)
    );
\hBarSel_0_2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \hBarSel_1_2_reg[1]\,
      I1 => \icmp_ln1027_reg_4041_pp0_iter10_reg_reg[0]__0_n_5\,
      I2 => \q1_reg[2]_0\(0),
      I3 => \q1_reg[2]_0\(1),
      O => \s_reg[2]\(1)
    );
\hBarSel_0_2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002022"
    )
        port map (
      I0 => \rampVal_3_flag_0_reg_406_reg[0]\(2),
      I1 => \hBarSel_0_2[2]_i_3_n_5\,
      I2 => \icmp_ln1027_reg_4041_pp0_iter10_reg_reg[0]__0_n_5\,
      I3 => icmp_ln1072_reg_4125_pp0_iter10_reg,
      I4 => \^ap_enable_reg_pp0_iter12_reg_1\,
      O => \ap_CS_fsm_reg[3]_1\(0)
    );
\hBarSel_0_2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => \hBarSel_0_2_reg[2]_0\,
      I1 => \icmp_ln1027_reg_4041_pp0_iter10_reg_reg[0]__0_n_5\,
      I2 => \q1_reg[2]_0\(2),
      I3 => \q1_reg[2]_0\(1),
      I4 => \q1_reg[2]_0\(0),
      O => \s_reg[2]\(2)
    );
\hBarSel_0_2[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_0\,
      I1 => ap_enable_reg_pp0_iter11,
      I2 => icmp_ln520_reg_4037_pp0_iter10_reg,
      O => \hBarSel_0_2[2]_i_3_n_5\
    );
\hBarSel_0_4_loc_0_fu_294[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \hBarSel_0_4_loc_0_fu_294_reg[2]\(0),
      I1 => \^ap_ns_fsm15_out\,
      I2 => \q1_reg[2]_0\(0),
      I3 => \hBarSel_0_2[2]_i_3_n_5\,
      I4 => \hBarSel_0_4_loc_0_fu_294[0]_i_2_n_5\,
      O => \hBarSel_0_2_reg[2]\(0)
    );
\hBarSel_0_4_loc_0_fu_294[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC3"
    )
        port map (
      I0 => \hBarSel_0_2_reg[0]\,
      I1 => icmp_ln1072_reg_4125_pp0_iter10_reg,
      I2 => \q1_reg[2]_0\(0),
      I3 => \icmp_ln1027_reg_4041_pp0_iter10_reg_reg[0]__0_n_5\,
      O => \hBarSel_0_4_loc_0_fu_294[0]_i_2_n_5\
    );
\hBarSel_0_4_loc_0_fu_294[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \hBarSel_0_4_loc_0_fu_294_reg[2]\(1),
      I1 => \^ap_ns_fsm15_out\,
      I2 => \q1_reg[2]_0\(1),
      I3 => \hBarSel_0_2[2]_i_3_n_5\,
      I4 => \hBarSel_0_4_loc_0_fu_294[1]_i_2_n_5\,
      O => \hBarSel_0_2_reg[2]\(1)
    );
\hBarSel_0_4_loc_0_fu_294[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BB8B88"
    )
        port map (
      I0 => \hBarSel_1_2_reg[1]\,
      I1 => \icmp_ln1027_reg_4041_pp0_iter10_reg_reg[0]__0_n_5\,
      I2 => icmp_ln1072_reg_4125_pp0_iter10_reg,
      I3 => \q1_reg[2]_0\(0),
      I4 => \q1_reg[2]_0\(1),
      O => \hBarSel_0_4_loc_0_fu_294[1]_i_2_n_5\
    );
\hBarSel_0_4_loc_0_fu_294[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBABAAAAAAAA"
    )
        port map (
      I0 => \^ap_ns_fsm15_out\,
      I1 => \^ap_enable_reg_pp0_iter12_reg_1\,
      I2 => icmp_ln1072_reg_4125_pp0_iter10_reg,
      I3 => \icmp_ln1027_reg_4041_pp0_iter10_reg_reg[0]__0_n_5\,
      I4 => \hBarSel_0_2[2]_i_3_n_5\,
      I5 => \rampVal_3_flag_0_reg_406_reg[0]\(2),
      O => \icmp_ln1072_reg_4125_pp0_iter10_reg_reg[0]__0_0\(0)
    );
\hBarSel_0_4_loc_0_fu_294[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \hBarSel_0_4_loc_0_fu_294_reg[2]\(2),
      I1 => \^ap_ns_fsm15_out\,
      I2 => \q1_reg[2]_0\(2),
      I3 => \hBarSel_0_2[2]_i_3_n_5\,
      I4 => \hBarSel_0_4_loc_0_fu_294[2]_i_3_n_5\,
      O => \hBarSel_0_2_reg[2]\(2)
    );
\hBarSel_0_4_loc_0_fu_294[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88BBB88BB88BB88"
    )
        port map (
      I0 => \hBarSel_0_2_reg[2]_0\,
      I1 => \icmp_ln1027_reg_4041_pp0_iter10_reg_reg[0]__0_n_5\,
      I2 => icmp_ln1072_reg_4125_pp0_iter10_reg,
      I3 => \q1_reg[2]_0\(2),
      I4 => \q1_reg[2]_0\(1),
      I5 => \q1_reg[2]_0\(0),
      O => \hBarSel_0_4_loc_0_fu_294[2]_i_3_n_5\
    );
\hBarSel_1_2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A3"
    )
        port map (
      I0 => \hBarSel_0_2_reg[0]\,
      I1 => \q0_reg[2]_0\(0),
      I2 => \icmp_ln1027_reg_4041_pp0_iter10_reg_reg[0]__0_n_5\,
      O => \s_reg[2]_0\(0)
    );
\hBarSel_1_2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \hBarSel_1_2_reg[1]\,
      I1 => \icmp_ln1027_reg_4041_pp0_iter10_reg_reg[0]__0_n_5\,
      I2 => \q0_reg[2]_0\(0),
      I3 => \q0_reg[2]_0\(1),
      O => \s_reg[2]_0\(1)
    );
\hBarSel_1_2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002022"
    )
        port map (
      I0 => \rampVal_3_flag_0_reg_406_reg[0]\(2),
      I1 => \hBarSel_0_2[2]_i_3_n_5\,
      I2 => \icmp_ln1027_reg_4041_pp0_iter10_reg_reg[0]__0_n_5\,
      I3 => icmp_ln1072_8_reg_4134_pp0_iter10_reg,
      I4 => \^ap_enable_reg_pp0_iter12_reg_1\,
      O => \ap_CS_fsm_reg[3]_0\(0)
    );
\hBarSel_1_2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => \hBarSel_0_2_reg[2]_0\,
      I1 => \icmp_ln1027_reg_4041_pp0_iter10_reg_reg[0]__0_n_5\,
      I2 => \q0_reg[2]_0\(2),
      I3 => \q0_reg[2]_0\(1),
      I4 => \q0_reg[2]_0\(0),
      O => \s_reg[2]_0\(2)
    );
\hBarSel_1_4_loc_0_fu_282[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \hBarSel_1_4_loc_0_fu_282_reg[2]\(0),
      I1 => \^ap_ns_fsm15_out\,
      I2 => \q0_reg[2]_0\(0),
      I3 => \hBarSel_0_2[2]_i_3_n_5\,
      I4 => \hBarSel_1_4_loc_0_fu_282[0]_i_2_n_5\,
      O => \hBarSel_1_2_reg[2]\(0)
    );
\hBarSel_1_4_loc_0_fu_282[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC3"
    )
        port map (
      I0 => \hBarSel_0_2_reg[0]\,
      I1 => icmp_ln1072_8_reg_4134_pp0_iter10_reg,
      I2 => \q0_reg[2]_0\(0),
      I3 => \icmp_ln1027_reg_4041_pp0_iter10_reg_reg[0]__0_n_5\,
      O => \hBarSel_1_4_loc_0_fu_282[0]_i_2_n_5\
    );
\hBarSel_1_4_loc_0_fu_282[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \hBarSel_1_4_loc_0_fu_282_reg[2]\(1),
      I1 => \^ap_ns_fsm15_out\,
      I2 => \q0_reg[2]_0\(1),
      I3 => \hBarSel_0_2[2]_i_3_n_5\,
      I4 => \hBarSel_1_4_loc_0_fu_282[1]_i_2_n_5\,
      O => \hBarSel_1_2_reg[2]\(1)
    );
\hBarSel_1_4_loc_0_fu_282[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BB8B88"
    )
        port map (
      I0 => \hBarSel_1_2_reg[1]\,
      I1 => \icmp_ln1027_reg_4041_pp0_iter10_reg_reg[0]__0_n_5\,
      I2 => icmp_ln1072_8_reg_4134_pp0_iter10_reg,
      I3 => \q0_reg[2]_0\(0),
      I4 => \q0_reg[2]_0\(1),
      O => \hBarSel_1_4_loc_0_fu_282[1]_i_2_n_5\
    );
\hBarSel_1_4_loc_0_fu_282[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBABAAAAAAAA"
    )
        port map (
      I0 => \^ap_ns_fsm15_out\,
      I1 => \^ap_enable_reg_pp0_iter12_reg_1\,
      I2 => icmp_ln1072_8_reg_4134_pp0_iter10_reg,
      I3 => \icmp_ln1027_reg_4041_pp0_iter10_reg_reg[0]__0_n_5\,
      I4 => \hBarSel_0_2[2]_i_3_n_5\,
      I5 => \rampVal_3_flag_0_reg_406_reg[0]\(2),
      O => \icmp_ln1072_8_reg_4134_pp0_iter10_reg_reg[0]__0_0\(0)
    );
\hBarSel_1_4_loc_0_fu_282[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \hBarSel_1_4_loc_0_fu_282_reg[2]\(2),
      I1 => \^ap_ns_fsm15_out\,
      I2 => \q0_reg[2]_0\(2),
      I3 => \hBarSel_0_2[2]_i_3_n_5\,
      I4 => \hBarSel_1_4_loc_0_fu_282[2]_i_3_n_5\,
      O => \hBarSel_1_2_reg[2]\(2)
    );
\hBarSel_1_4_loc_0_fu_282[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88BBB88BB88BB88"
    )
        port map (
      I0 => \hBarSel_0_2_reg[2]_0\,
      I1 => \icmp_ln1027_reg_4041_pp0_iter10_reg_reg[0]__0_n_5\,
      I2 => icmp_ln1072_8_reg_4134_pp0_iter10_reg,
      I3 => \q0_reg[2]_0\(2),
      I4 => \q0_reg[2]_0\(1),
      I5 => \q0_reg[2]_0\(0),
      O => \hBarSel_1_4_loc_0_fu_282[2]_i_3_n_5\
    );
\hdata_flag_0_reg_418[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rampVal_3_flag_0_reg_406_reg[0]\(3),
      I1 => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_hdata_flag_1_out\,
      O => hdata_flag_0_reg_418
    );
\hdata_flag_1_fu_478_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \hdata_flag_1_fu_478_reg[0]_0\,
      Q => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_hdata_flag_1_out\,
      R => '0'
    );
\hdata_loc_0_fu_266[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \hdata_loc_0_fu_266_reg[7]_1\(0),
      I1 => \^ap_ns_fsm15_out\,
      I2 => \hdata_new_0_fu_270_reg[7]\(0),
      I3 => icmp_ln1027_reg_4041_pp0_iter12_reg,
      I4 => \hdata_loc_0_fu_266_reg[3]_0\,
      I5 => \hdata_loc_0_fu_266_reg[7]_0\(0),
      O => \hdata_reg[7]\(0)
    );
\hdata_loc_0_fu_266[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB8BBB8888"
    )
        port map (
      I0 => \hdata_loc_0_fu_266_reg[7]_1\(1),
      I1 => \^ap_ns_fsm15_out\,
      I2 => icmp_ln1027_reg_4041_pp0_iter12_reg,
      I3 => \hdata_new_0_fu_270_reg[7]\(1),
      I4 => \hdata_loc_0_fu_266_reg[3]_0\,
      I5 => \hdata_loc_0_fu_266_reg[7]_0\(1),
      O => \hdata_reg[7]\(1)
    );
\hdata_loc_0_fu_266[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8BBBB8BB88888"
    )
        port map (
      I0 => \hdata_loc_0_fu_266_reg[7]_1\(2),
      I1 => \^ap_ns_fsm15_out\,
      I2 => \^add_ln1488_reg_1244_reg[2]\,
      I3 => \^add_ln1488_reg_1244_reg[1]\,
      I4 => \hdata_loc_0_fu_266_reg[3]_0\,
      I5 => \hdata_loc_0_fu_266_reg[7]_0\(2),
      O => \hdata_reg[7]\(2)
    );
\hdata_loc_0_fu_266[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \hdata_new_0_fu_270_reg[7]\(2),
      I1 => icmp_ln1027_reg_4041_pp0_iter12_reg,
      I2 => \hdata_loc_0_fu_266_reg[7]_0\(2),
      O => \^add_ln1488_reg_1244_reg[2]\
    );
\hdata_loc_0_fu_266[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8BBBB8BB88888"
    )
        port map (
      I0 => \hdata_loc_0_fu_266_reg[7]_1\(3),
      I1 => \^ap_ns_fsm15_out\,
      I2 => \^add_ln1488_reg_1244_reg[3]\,
      I3 => \hdata_new_0_fu_270[4]_i_2_n_5\,
      I4 => \hdata_loc_0_fu_266_reg[3]_0\,
      I5 => \hdata_loc_0_fu_266_reg[7]_0\(3),
      O => \hdata_reg[7]\(3)
    );
\hdata_loc_0_fu_266[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \hdata_new_0_fu_270_reg[7]\(3),
      I1 => icmp_ln1027_reg_4041_pp0_iter12_reg,
      I2 => \hdata_loc_0_fu_266_reg[7]_0\(3),
      O => \^add_ln1488_reg_1244_reg[3]\
    );
\hdata_loc_0_fu_266[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \hdata_loc_0_fu_266_reg[7]_1\(4),
      I1 => \^ap_ns_fsm15_out\,
      I2 => \^hdata_loc_0_fu_266_reg[7]\(3),
      I3 => \hdata_loc_0_fu_266_reg[0]\,
      I4 => \^ap_enable_reg_pp0_iter13_reg_0\,
      I5 => \hdata_loc_0_fu_266_reg[7]_0\(4),
      O => \hdata_reg[7]\(4)
    );
\hdata_loc_0_fu_266[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \hdata_loc_0_fu_266_reg[7]_1\(5),
      I1 => \^ap_ns_fsm15_out\,
      I2 => \^hdata_loc_0_fu_266_reg[7]\(4),
      I3 => \hdata_loc_0_fu_266_reg[0]\,
      I4 => \^ap_enable_reg_pp0_iter13_reg_0\,
      I5 => \hdata_loc_0_fu_266_reg[7]_0\(5),
      O => \hdata_reg[7]\(5)
    );
\hdata_loc_0_fu_266[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \hdata_loc_0_fu_266_reg[7]_1\(6),
      I1 => \^ap_ns_fsm15_out\,
      I2 => \^hdata_loc_0_fu_266_reg[7]\(5),
      I3 => \hdata_loc_0_fu_266_reg[0]\,
      I4 => \^ap_enable_reg_pp0_iter13_reg_0\,
      I5 => \hdata_loc_0_fu_266_reg[7]_0\(6),
      O => \hdata_reg[7]\(6)
    );
\hdata_loc_0_fu_266[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \^ap_ns_fsm15_out\,
      I1 => \hdata_loc_0_fu_266_reg[0]\,
      I2 => \^ap_enable_reg_pp0_iter13_reg_1\,
      I3 => \rampVal_3_flag_0_reg_406_reg[0]\(2),
      O => \ap_CS_fsm_reg[3]_4\(0)
    );
\hdata_loc_0_fu_266[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \hdata_loc_0_fu_266_reg[7]_1\(7),
      I1 => \^ap_ns_fsm15_out\,
      I2 => \^hdata_loc_0_fu_266_reg[7]\(6),
      I3 => \hdata_loc_0_fu_266_reg[0]\,
      I4 => \^ap_enable_reg_pp0_iter13_reg_0\,
      I5 => \hdata_loc_0_fu_266_reg[7]_0\(7),
      O => \hdata_reg[7]\(7)
    );
\hdata_new_0_fu_270[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \hdata_new_0_fu_270_reg[7]\(0),
      I1 => icmp_ln1027_reg_4041_pp0_iter12_reg,
      I2 => \hdata_loc_0_fu_266_reg[7]_0\(0),
      O => \^add_ln1488_reg_1244_reg[0]\
    );
\hdata_new_0_fu_270[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \hdata_loc_0_fu_266_reg[7]_0\(1),
      I1 => icmp_ln1027_reg_4041_pp0_iter12_reg,
      I2 => \hdata_new_0_fu_270_reg[7]\(1),
      O => \^hdata_loc_0_fu_266_reg[7]\(0)
    );
\hdata_new_0_fu_270[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \hdata_loc_0_fu_266_reg[7]_0\(2),
      I1 => \hdata_new_0_fu_270_reg[7]\(2),
      I2 => \hdata_loc_0_fu_266_reg[7]_0\(1),
      I3 => icmp_ln1027_reg_4041_pp0_iter12_reg,
      I4 => \hdata_new_0_fu_270_reg[7]\(1),
      O => \^hdata_loc_0_fu_266_reg[7]\(1)
    );
\hdata_new_0_fu_270[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC5A5A3CCCAAAA"
    )
        port map (
      I0 => \hdata_loc_0_fu_266_reg[7]_0\(3),
      I1 => \hdata_new_0_fu_270_reg[7]\(3),
      I2 => \^add_ln1488_reg_1244_reg[1]\,
      I3 => \hdata_new_0_fu_270_reg[7]\(2),
      I4 => icmp_ln1027_reg_4041_pp0_iter12_reg,
      I5 => \hdata_loc_0_fu_266_reg[7]_0\(2),
      O => \^hdata_loc_0_fu_266_reg[7]\(2)
    );
\hdata_new_0_fu_270[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \hdata_new_0_fu_270_reg[7]\(1),
      I1 => icmp_ln1027_reg_4041_pp0_iter12_reg,
      I2 => \hdata_loc_0_fu_266_reg[7]_0\(1),
      O => \^add_ln1488_reg_1244_reg[1]\
    );
\hdata_new_0_fu_270[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC5A5A3CCCAAAA"
    )
        port map (
      I0 => \hdata_loc_0_fu_266_reg[7]_0\(4),
      I1 => \hdata_new_0_fu_270_reg[7]\(4),
      I2 => \hdata_new_0_fu_270[4]_i_2_n_5\,
      I3 => \hdata_new_0_fu_270_reg[7]\(3),
      I4 => icmp_ln1027_reg_4041_pp0_iter12_reg,
      I5 => \hdata_loc_0_fu_266_reg[7]_0\(3),
      O => \^hdata_loc_0_fu_266_reg[7]\(3)
    );
\hdata_new_0_fu_270[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => \hdata_loc_0_fu_266_reg[7]_0\(2),
      I1 => \hdata_new_0_fu_270_reg[7]\(2),
      I2 => \hdata_loc_0_fu_266_reg[7]_0\(1),
      I3 => icmp_ln1027_reg_4041_pp0_iter12_reg,
      I4 => \hdata_new_0_fu_270_reg[7]\(1),
      O => \hdata_new_0_fu_270[4]_i_2_n_5\
    );
\hdata_new_0_fu_270[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC5A5A3CCCAAAA"
    )
        port map (
      I0 => \hdata_loc_0_fu_266_reg[7]_0\(5),
      I1 => \hdata_new_0_fu_270_reg[7]\(5),
      I2 => \hdata_new_0_fu_270[5]_i_2_n_5\,
      I3 => \hdata_new_0_fu_270_reg[7]\(4),
      I4 => icmp_ln1027_reg_4041_pp0_iter12_reg,
      I5 => \hdata_loc_0_fu_266_reg[7]_0\(4),
      O => \^hdata_loc_0_fu_266_reg[7]\(4)
    );
\hdata_new_0_fu_270[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000A0A0C0000000"
    )
        port map (
      I0 => \hdata_loc_0_fu_266_reg[7]_0\(3),
      I1 => \hdata_new_0_fu_270_reg[7]\(3),
      I2 => \^add_ln1488_reg_1244_reg[1]\,
      I3 => \hdata_new_0_fu_270_reg[7]\(2),
      I4 => icmp_ln1027_reg_4041_pp0_iter12_reg,
      I5 => \hdata_loc_0_fu_266_reg[7]_0\(2),
      O => \hdata_new_0_fu_270[5]_i_2_n_5\
    );
\hdata_new_0_fu_270[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9A95"
    )
        port map (
      I0 => \hdata_new_0_fu_270[6]_i_2_n_5\,
      I1 => \hdata_new_0_fu_270_reg[7]\(6),
      I2 => icmp_ln1027_reg_4041_pp0_iter12_reg,
      I3 => \hdata_loc_0_fu_266_reg[7]_0\(6),
      O => \^hdata_loc_0_fu_266_reg[7]\(5)
    );
\hdata_new_0_fu_270[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FFF5F5F3FFFFFFF"
    )
        port map (
      I0 => \hdata_loc_0_fu_266_reg[7]_0\(5),
      I1 => \hdata_new_0_fu_270_reg[7]\(5),
      I2 => \hdata_new_0_fu_270[5]_i_2_n_5\,
      I3 => \hdata_new_0_fu_270_reg[7]\(4),
      I4 => icmp_ln1027_reg_4041_pp0_iter12_reg,
      I5 => \hdata_loc_0_fu_266_reg[7]_0\(4),
      O => \hdata_new_0_fu_270[6]_i_2_n_5\
    );
\hdata_new_0_fu_270[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \rampVal_3_flag_0_reg_406_reg[0]\(2),
      I1 => \^ap_enable_reg_pp0_iter13_reg_1\,
      I2 => \hdata_loc_0_fu_266_reg[0]\,
      O => \ap_CS_fsm_reg[3]_5\(0)
    );
\hdata_new_0_fu_270[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => \hdata_loc_0_fu_266_reg[7]_0\(7),
      I1 => icmp_ln1027_reg_4041_pp0_iter12_reg,
      I2 => \hdata_new_0_fu_270_reg[7]\(7),
      I3 => \hdata_new_0_fu_270[7]_i_3_n_5\,
      O => \^hdata_loc_0_fu_266_reg[7]\(6)
    );
\hdata_new_0_fu_270[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \hdata_loc_0_fu_266_reg[7]_0\(6),
      I1 => icmp_ln1027_reg_4041_pp0_iter12_reg,
      I2 => \hdata_new_0_fu_270_reg[7]\(6),
      I3 => \hdata_new_0_fu_270[6]_i_2_n_5\,
      O => \hdata_new_0_fu_270[7]_i_3_n_5\
    );
\icmp_ln1027_reg_4041_pp0_iter10_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln1027_reg_4041_pp0_iter9_reg_reg[0]_srl8_n_5\,
      Q => \icmp_ln1027_reg_4041_pp0_iter10_reg_reg[0]__0_n_5\,
      R => '0'
    );
\icmp_ln1027_reg_4041_pp0_iter11_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln1027_reg_4041_pp0_iter10_reg_reg[0]__0_n_5\,
      Q => icmp_ln1027_reg_4041_pp0_iter11_reg,
      R => '0'
    );
\icmp_ln1027_reg_4041_pp0_iter12_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln1027_reg_4041_pp0_iter11_reg,
      Q => icmp_ln1027_reg_4041_pp0_iter12_reg,
      R => '0'
    );
\icmp_ln1027_reg_4041_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln1027_reg_4041_reg_n_5_[0]\,
      Q => \icmp_ln1027_reg_4041_pp0_iter1_reg_reg_n_5_[0]\,
      R => '0'
    );
\icmp_ln1027_reg_4041_pp0_iter9_reg_reg[0]_srl8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \icmp_ln1027_reg_4041_pp0_iter1_reg_reg_n_5_[0]\,
      Q => \icmp_ln1027_reg_4041_pp0_iter9_reg_reg[0]_srl8_n_5\
    );
\icmp_ln1027_reg_4041_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln1027_fu_1545_p2,
      Q => \icmp_ln1027_reg_4041_reg_n_5_[0]\,
      R => '0'
    );
\icmp_ln1050_reg_4081_pp0_iter10_reg_reg[0]_srl10\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => icmp_ln1050_reg_4081,
      Q => \icmp_ln1050_reg_4081_pp0_iter10_reg_reg[0]_srl10_n_5\
    );
\icmp_ln1050_reg_4081_pp0_iter11_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln1050_reg_4081_pp0_iter10_reg_reg[0]_srl10_n_5\,
      Q => icmp_ln1050_reg_4081_pp0_iter11_reg,
      R => '0'
    );
\icmp_ln1050_reg_4081_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_160,
      Q => icmp_ln1050_reg_4081,
      R => '0'
    );
\icmp_ln1072_8_reg_4134_pp0_iter10_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln1072_8_reg_4134_pp0_iter9_reg_reg[0]_srl8_n_5\,
      Q => icmp_ln1072_8_reg_4134_pp0_iter10_reg,
      R => '0'
    );
\icmp_ln1072_8_reg_4134_pp0_iter9_reg_reg[0]_srl8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => icmp_ln1072_8_reg_4134,
      Q => \icmp_ln1072_8_reg_4134_pp0_iter9_reg_reg[0]_srl8_n_5\
    );
\icmp_ln1072_8_reg_4134_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln1072_8_reg_41340,
      D => icmp_ln1072_8_fu_1804_p2,
      Q => icmp_ln1072_8_reg_4134,
      R => '0'
    );
\icmp_ln1072_reg_4125[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_0\,
      I1 => \^ap_enable_reg_pp0_iter12_reg_1\,
      I2 => icmp_ln520_reg_4037,
      I3 => \icmp_ln1027_reg_4041_reg_n_5_[0]\,
      O => icmp_ln1072_8_reg_41340
    );
\icmp_ln1072_reg_4125_pp0_iter10_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln1072_reg_4125_pp0_iter9_reg_reg[0]_srl8_n_5\,
      Q => icmp_ln1072_reg_4125_pp0_iter10_reg,
      R => '0'
    );
\icmp_ln1072_reg_4125_pp0_iter9_reg_reg[0]_srl8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => icmp_ln1072_reg_4125,
      Q => \icmp_ln1072_reg_4125_pp0_iter9_reg_reg[0]_srl8_n_5\
    );
\icmp_ln1072_reg_4125_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln1072_8_reg_41340,
      D => icmp_ln1072_fu_1750_p2,
      Q => icmp_ln1072_reg_4125,
      R => '0'
    );
\icmp_ln1285_reg_4073[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \icmp_ln1285_reg_4073[0]_i_3_n_5\,
      I1 => \zonePlateVAddr_reg[7]\,
      I2 => trunc_ln518_reg_1186(1),
      I3 => \icmp_ln1404_reg_526_reg[0]\(0),
      I4 => \icmp_ln1404_reg_526_reg[0]_0\,
      I5 => \icmp_ln1285_reg_4073[0]_i_4_n_5\,
      O => \icmp_ln1285_reg_4073[0]_i_2_n_5\
    );
\icmp_ln1285_reg_4073[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \icmp_ln1404_reg_526_reg[0]_1\,
      I1 => trunc_ln518_reg_1186(2),
      I2 => \icmp_ln1404_reg_526_reg[0]\(3),
      I3 => \icmp_ln1404_reg_526_reg[0]\(1),
      O => \icmp_ln1285_reg_4073[0]_i_3_n_5\
    );
\icmp_ln1285_reg_4073[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \icmp_ln1404_reg_526_reg[0]\(2),
      I1 => \icmp_ln1404_reg_526_reg[0]\(7),
      I2 => \icmp_ln1404_reg_526_reg[0]\(4),
      I3 => \icmp_ln1404_reg_526_reg[0]\(6),
      I4 => \icmp_ln1285_reg_4073[0]_i_5_n_5\,
      O => \icmp_ln1285_reg_4073[0]_i_4_n_5\
    );
\icmp_ln1285_reg_4073[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => trunc_ln518_reg_1186(0),
      I1 => \icmp_ln1404_reg_526_reg[0]_2\,
      I2 => \icmp_ln1404_reg_526_reg[0]\(5),
      I3 => \yCount_V_1_reg[0]\,
      O => \icmp_ln1285_reg_4073[0]_i_5_n_5\
    );
\icmp_ln1285_reg_4073_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_187,
      Q => \icmp_ln1285_reg_4073_reg_n_5_[0]\,
      R => '0'
    );
\icmp_ln1584_reg_4389[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000003AAAAAAAA"
    )
        port map (
      I0 => \icmp_ln1584_reg_4389_reg_n_5_[0]\,
      I1 => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(1),
      I2 => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(0),
      I3 => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(3),
      I4 => \icmp_ln1584_reg_4389[0]_i_2_n_5\,
      I5 => icmp_ln1584_reg_43890,
      O => \icmp_ln1584_reg_4389[0]_i_1_n_5\
    );
\icmp_ln1584_reg_4389[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(5),
      I1 => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(6),
      I2 => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(2),
      I3 => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(4),
      O => \icmp_ln1584_reg_4389[0]_i_2_n_5\
    );
\icmp_ln1584_reg_4389[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter12_reg_1\,
      I1 => icmp_ln520_reg_4037_pp0_iter10_reg,
      I2 => \trunc_ln320_reg_4408_reg[1]_2\,
      O => icmp_ln1584_reg_43890
    );
\icmp_ln1584_reg_4389_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln1584_reg_4389[0]_i_1_n_5\,
      Q => \icmp_ln1584_reg_4389_reg_n_5_[0]\,
      R => '0'
    );
\icmp_ln520_reg_4037_pp0_iter10_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^icmp_ln520_reg_4037_pp0_iter9_reg\,
      Q => icmp_ln520_reg_4037_pp0_iter10_reg,
      R => '0'
    );
\icmp_ln520_reg_4037_pp0_iter11_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln520_reg_4037_pp0_iter10_reg,
      Q => \^icmp_ln520_reg_4037_pp0_iter11_reg_reg[0]_0\,
      R => '0'
    );
\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^icmp_ln520_reg_4037_pp0_iter11_reg_reg[0]_0\,
      Q => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_0\,
      R => '0'
    );
\icmp_ln520_reg_4037_pp0_iter13_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_0\,
      Q => icmp_ln520_reg_4037_pp0_iter13_reg,
      R => '0'
    );
\icmp_ln520_reg_4037_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln520_reg_4037,
      Q => icmp_ln520_reg_4037_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln520_reg_4037_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln520_reg_4037_pp0_iter1_reg,
      Q => icmp_ln520_reg_4037_pp0_iter2_reg,
      R => '0'
    );
\icmp_ln520_reg_4037_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln520_reg_4037_pp0_iter2_reg,
      Q => icmp_ln520_reg_4037_pp0_iter3_reg,
      R => '0'
    );
\icmp_ln520_reg_4037_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln520_reg_4037_pp0_iter3_reg,
      Q => icmp_ln520_reg_4037_pp0_iter4_reg,
      R => '0'
    );
\icmp_ln520_reg_4037_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln520_reg_4037_pp0_iter4_reg,
      Q => icmp_ln520_reg_4037_pp0_iter5_reg,
      R => '0'
    );
\icmp_ln520_reg_4037_pp0_iter6_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln520_reg_4037_pp0_iter5_reg,
      Q => icmp_ln520_reg_4037_pp0_iter6_reg,
      R => '0'
    );
\icmp_ln520_reg_4037_pp0_iter7_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln520_reg_4037_pp0_iter6_reg,
      Q => \^icmp_ln520_reg_4037_pp0_iter7_reg\,
      R => '0'
    );
\icmp_ln520_reg_4037_pp0_iter8_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^icmp_ln520_reg_4037_pp0_iter7_reg\,
      Q => \^icmp_ln520_reg_4037_pp0_iter8_reg\,
      R => '0'
    );
\icmp_ln520_reg_4037_pp0_iter9_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^icmp_ln520_reg_4037_pp0_iter8_reg\,
      Q => \^icmp_ln520_reg_4037_pp0_iter9_reg\,
      R => '0'
    );
\icmp_ln520_reg_4037_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^int_width_reg[15]\(0),
      Q => icmp_ln520_reg_4037,
      R => '0'
    );
lshr_ln_reg_4349_reg_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"2F1B2BF828D425B0228D1F691C45192115FD12D90FB50C90096C064803240000",
      INIT_01 => X"613E5E1D5AFC57DB54B951984E764B544832451041ED3ECA3BA838853562323E",
      INIT_02 => X"932490088CEC89CF86B2839580777D597A3A771C73FD70DE6DBE6A9E677E645E",
      INIT_03 => X"C4B0C19BBE85BB6EB857B540B228AF10ABF8A8DEA5C5A2AB9F919C76995B9640",
      INIT_04 => X"F5C3F2B6EFA8EC9AE98BE67CE36CE05CDD4BDA39D727D415D101CDEECADAC7C5",
      INIT_05 => X"263E233B20381D341A2F172A1423111D0E150B0D080404FB01F1FEE6FBDBF8CF",
      INIT_06 => X"5604530D50164D1E4A25472B443141353E393B3C383F354132412F422C412940",
      INIT_07 => X"84F6820E7F247C3A794F7663737670886D996AA967B964C761D55EE25BEE58F9",
      INIT_08 => X"B2F9B020AD47AA6CA790A4B4A1D69EF79C17993796559372908E8DAA8AC487DE",
      INIT_09 => X"DFEFDD28DA60D797D4CDD201CF34CC66C997C6C7C3F6C124BE51BB7CB8A7B5D1",
      INIT_0A => X"0BBE090A0655039F00E8FE2FFB75F8BAF5FDF340F081EDC1EB00E83EE57AE2B5",
      INIT_0B => X"364A33AB310B2E692BC62922267D23D6212E1E841BDA192E168013D211220E70",
      INIT_0C => X"5F785CF05A6657DB554E52C050314DA04B0E487A45E5434F40B73E1E3B8338E7",
      INIT_0D => X"872F84BF824E7FDB7D667AF0787875FF738471086E8A6C0B698A6708648461FE",
      INIT_0E => X"AD58AB02A8A9A650A3F5A1989F399CD99A77981495AF934890E08E768C0B899E",
      INIT_0F => X"D1DACF9ECD61CB23C8E2C6A0C45CC216BFCFBD86BB3BB8EFB6A1B451B200AFAD",
      INIT_10 => X"F49EF280F05FEE3CEC18E9F2E7CAE5A1E375E148DF19DCE8DAB5D881D64BD413",
      INIT_11 => X"1590138F118C0F880D810B78096E0761055303430131FF1DFD07FAF0F8D7F6BB",
      INIT_12 => X"349B32B930D52EEF2D072B1D2932274425542362216F1F791D821B88198D1790",
      INIT_13 => X"51AC4FEB4E274C614A9948CF47034534436441923FBE3DE83C103A36385A367C",
      INIT_14 => X"6CB16B11696E67C96622647962CE61215F715DC05C0D5A57589F56E6552A536C",
      INIT_15 => X"859A841B829B81187F937E0C7C837AF8796A77DA764974B5731F71876FEC6E50",
      INIT_16 => X"9C569AFB999D983E96DC9578941192A9913E8FD18E628CF18B7D8A0888908716",
      INIT_17 => X"B0D8AFA1AE67AD2CABEEAAADA96BA826A6DFA596A44AA2FCA1ACA05A9F069DAF",
      INIT_18 => X"C314C201C0ECBFD5BEBCBDA0BC82BB62BA3FB91AB7F3B6CAB59EB470B340B20D",
      INIT_19 => X"D2FDD210D121D02FCF3BCE44CD4CCC51CB53CA53C951C84DC746C63DC531C424",
      INIT_1A => X"E08BDFC4DEFADE2FDD60DC90DBBDDAE8DA10D936D859D77BD699D5B6D4D0D3E8",
      INIT_1B => X"EBB4EB14EA71E9CCE924E87AE7CDE71EE66DE5B9E502E44AE38FE2D1E212E14F",
      INIT_1C => X"F473F3F9F37DF2FFF27EF1FAF174F0ECF061EFD4EF45EEB3EE1EED87ECEEEC52",
      INIT_1D => X"FAC1FA6FFA1AF9C2F968F90CF8ADF84CF7E8F782F71AF6AFF641F5D1F55FF4EA",
      INIT_1E => X"FE9BFE70FE42FE12FDE0FDABFD73FD39FCFDFCBEFC7DFC39FBF3FBAAFB5FFB11",
      INIT_1F => X"FFFEFFFBFFF4FFECFFE1FFD3FFC3FFB1FF9CFF84FF6AFF4EFF2FFF0EFEEAFEC4",
      INIT_20 => X"FEEAFF0EFF2FFF4EFF6AFF84FF9CFFB1FFC3FFD3FFE1FFECFFF4FFFBFFFE0000",
      INIT_21 => X"FB5FFBAAFBF3FC39FC7DFCBEFCFDFD39FD73FDABFDE0FE12FE42FE70FE9BFEC4",
      INIT_22 => X"F55FF5D1F641F6AFF71AF782F7E8F84CF8ADF90CF968F9C2FA1AFA6FFAC1FB11",
      INIT_23 => X"ECEEED87EE1EEEB3EF45EFD4F061F0ECF174F1FAF27EF2FFF37DF3F9F473F4EA",
      INIT_24 => X"E212E2D1E38FE44AE502E5B9E66DE71EE7CDE87AE924E9CCEA71EB14EBB4EC52",
      INIT_25 => X"D4D0D5B6D699D77BD859D936DA10DAE8DBBDDC90DD60DE2FDEFADFC4E08BE14F",
      INIT_26 => X"C531C63DC746C84DC951CA53CB53CC51CD4CCE44CF3BD02FD121D210D2FDD3E8",
      INIT_27 => X"B340B470B59EB6CAB7F3B91ABA3FBB62BC82BDA0BEBCBFD5C0ECC201C314C424",
      INIT_28 => X"9F06A05AA1ACA2FCA44AA596A6DFA826A96BAAADABEEAD2CAE67AFA1B0D8B20D",
      INIT_29 => X"88908A088B7D8CF18E628FD1913E92A99411957896DC983E999D9AFB9C569DAF",
      INIT_2A => X"6FEC7187731F74B5764977DA796A7AF87C837E0C7F938118829B841B859A8716",
      INIT_2B => X"552A56E6589F5A575C0D5DC05F71612162CE6479662267C9696E6B116CB16E50",
      INIT_2C => X"385A3A363C103DE83FBE419243644534470348CF4A994C614E274FEB51AC536C",
      INIT_2D => X"198D1B881D821F79216F23622554274429322B1D2D072EEF30D532B9349B367C",
      INIT_2E => X"F8D7FAF0FD07FF1D0131034305530761096E0B780D810F88118C138F15901790",
      INIT_2F => X"D64BD881DAB5DCE8DF19E148E375E5A1E7CAE9F2EC18EE3CF05FF280F49EF6BB",
      INIT_30 => X"B200B451B6A1B8EFBB3BBD86BFCFC216C45CC6A0C8E2CB23CD61CF9ED1DAD413",
      INIT_31 => X"8C0B8E7690E0934895AF98149A779CD99F39A198A3F5A650A8A9AB02AD58AFAD",
      INIT_32 => X"64846708698A6C0B6E8A7108738475FF78787AF07D667FDB824E84BF872F899E",
      INIT_33 => X"3B833E1E40B7434F45E5487A4B0E4DA0503152C0554E57DB5A665CF05F7861FE",
      INIT_34 => X"112213D21680192E1BDA1E84212E23D6267D29222BC62E69310B33AB364A38E7",
      INIT_35 => X"E57AE83EEB00EDC1F081F340F5FDF8BAFB75FE2F00E8039F0655090A0BBE0E70",
      INIT_36 => X"B8A7BB7CBE51C124C3F6C6C7C997CC66CF34D201D4CDD797DA60DD28DFEFE2B5",
      INIT_37 => X"8AC48DAA908E9372965599379C179EF7A1D6A4B4A790AA6CAD47B020B2F9B5D1",
      INIT_38 => X"5BEE5EE261D564C767B96AA96D99708873767663794F7C3A7F24820E84F687DE",
      INIT_39 => X"2C412F4232413541383F3B3C3E3941354431472B4A254D1E5016530D560458F9",
      INIT_3A => X"FBDBFEE601F104FB08040B0D0E15111D1423172A1A2F1D342038233B263E2940",
      INIT_3B => X"CADACDEED101D415D727DA39DD4BE05CE36CE67CE98BEC9AEFA8F2B6F5C3F8CF",
      INIT_3C => X"995B9C769F91A2ABA5C5A8DEABF8AF10B228B540B857BB6EBE85C19BC4B0C7C5",
      INIT_3D => X"677E6A9E6DBE70DE73FD771C7A3A7D598077839586B289CF8CEC900893249640",
      INIT_3E => X"356238853BA83ECA41ED451048324B544E76519854B957DB5AFC5E1D613E645E",
      INIT_3F => X"03240648096C0C900FB512D915FD19211C451F69228D25B028D42BF82F1B323E",
      INIT_40 => X"D0E5D408D72CDA50DD73E097E3BBE6DFEA03ED27F04BF370F694F9B8FCDC0000",
      INIT_41 => X"9EC2A1E3A504A825AB47AE68B18AB4ACB7CEBAF0BE13C136C458C77BCA9ECDC2",
      INIT_42 => X"6CDC6FF873147631794E7C6B7F8982A785C688E48C038F229242956298829BA2",
      INIT_43 => X"3B503E65417B449247A94AC04DD850F0540857225A3B5D55606F638A66A569C0",
      INIT_44 => X"0A3D0D4A10581366167519841C941FA422B525C728D92BEB2EFF32123526383B",
      INIT_45 => X"D9C2DCC5DFC8E2CCE5D1E8D6EBDDEEE3F1EBF4F3F7FCFB05FE0F011A04250731",
      INIT_46 => X"A9FCACF3AFEAB2E2B5DBB8D5BBCFBECBC1C7C4C4C7C1CABFCDBFD0BED3BFD6C0",
      INIT_47 => X"7B0A7DF280DC83C686B1899D8C8A8F789267955798479B399E2BA11EA412A707",
      INIT_48 => X"4D074FE052B9559458705B4C5E2A610963E966C969AB6C8E6F727256753C7822",
      INIT_49 => X"201122D825A028692B332DFF30CC339A366939393C0A3EDC41AF448447594A2F",
      INIT_4A => X"F442F6F6F9ABFC61FF1801D1048B07460A030CC00F7F123F150017C21A861D4B",
      INIT_4B => X"C9B6CC55CEF5D197D43AD6DED983DC2ADED2E17CE426E6D2E980EC2EEEDEF190",
      INIT_4C => X"A088A310A59AA825AAB2AD40AFCFB260B4F2B786BA1BBCB1BF49C1E2C47DC719",
      INIT_4D => X"78D17B417DB28025829A851087888A018C7C8EF8917693F5967698F89B7C9E02",
      INIT_4E => X"52A854FE575759B05C0B5E6860C76327658967EC6A516CB86F20718A73F57662",
      INIT_4F => X"2E263062329F34DD371E39603BA43DEA4031427A44C54711495F4BAF4E005053",
      INIT_50 => X"0B620D800FA111C413E8160E18361A5F1C8B1EB820E72318254B277F29B52BED",
      INIT_51 => X"EA70EC71EE74F078F27FF488F692F89FFAADFCBDFECF00E302F9051007290945",
      INIT_52 => X"CB65CD47CF2BD111D2F9D4E3D6CED8BCDAACDC9EDE91E087E27EE478E673E870",
      INIT_53 => X"AE54B015B1D9B39FB567B731B8FDBACCBC9CBE6EC042C218C3F0C5CAC7A6C984",
      INIT_54 => X"934F94EF9692983799DE9B879D329EDFA08FA240A3F3A5A9A761A91AAAD6AC94",
      INIT_55 => X"7A667BE57D657EE8806D81F4837D85088696882689B78B4B8CE18E79901491B0",
      INIT_56 => X"63AA6505666367C269246A886BEF6D576EC2702F719E730F748375F8777078EA",
      INIT_57 => X"4F28505F519952D454125553569557DA59215A6A5BB65D045E545FA660FA6251",
      INIT_58 => X"3CEC3DFF3F14402B41444260437E449E45C146E6480D49364A624B904CC04DF3",
      INIT_59 => X"2D032DF02EDF2FD130C531BC32B433AF34AD35AD36AF37B338BA39C33ACF3BDC",
      INIT_5A => X"1F75203C210621D122A023702443251825F026CA27A7288529672A4A2B302C18",
      INIT_5B => X"144C14EC158F163416DC1786183318E219931A471AFE1BB61C711D2F1DEE1EB1",
      INIT_5C => X"0B8D0C070C830D010D820E060E8C0F140F9F102C10BB114D11E21279131213AE",
      INIT_5D => X"053F059105E6063E069806F4075307B40818087E08E6095109BF0A2F0AA10B16",
      INIT_5E => X"0165019001BE01EE02200255028D02C703030342038303C7040D045604A104EF",
      INIT_5F => X"00020005000C0014001F002D003D004F0064007C009600B200D100F20116013C",
      INIT_60 => X"011600F200D100B20096007C0064004F003D002D001F0014000C000500020000",
      INIT_61 => X"04A10456040D03C703830342030302C7028D0255022001EE01BE01900165013C",
      INIT_62 => X"0AA10A2F09BF095108E6087E081807B4075306F40698063E05E60591053F04EF",
      INIT_63 => X"1312127911E2114D10BB102C0F9F0F140E8C0E060D820D010C830C070B8D0B16",
      INIT_64 => X"1DEE1D2F1C711BB61AFE1A47199318E21833178616DC1634158F14EC144C13AE",
      INIT_65 => X"2B302A4A2967288527A726CA25F025182443237022A021D12106203C1F751EB1",
      INIT_66 => X"3ACF39C338BA37B336AF35AD34AD33AF32B431BC30C52FD12EDF2DF02D032C18",
      INIT_67 => X"4CC04B904A624936480D46E645C1449E437E42604144402B3F143DFF3CEC3BDC",
      INIT_68 => X"60FA5FA65E545D045BB65A6A592157DA56955553541252D45199505F4F284DF3",
      INIT_69 => X"777075F87483730F719E702F6EC26D576BEF6A88692467C26663650563AA6251",
      INIT_6A => X"90148E798CE18B4B89B7882686968508837D81F4806D7EE87D657BE57A6678EA",
      INIT_6B => X"AAD6A91AA761A5A9A3F3A240A08F9EDF9D329B8799DE9837969294EF934F91B0",
      INIT_6C => X"C7A6C5CAC3F0C218C042BE6EBC9CBACCB8FDB731B567B39FB1D9B015AE54AC94",
      INIT_6D => X"E673E478E27EE087DE91DC9EDAACD8BCD6CED4E3D2F9D111CF2BCD47CB65C984",
      INIT_6E => X"0729051002F900E3FECFFCBDFAADF89FF692F488F27FF078EE74EC71EA70E870",
      INIT_6F => X"29B5277F254B231820E71EB81C8B1A5F1836160E13E811C40FA10D800B620945",
      INIT_70 => X"4E004BAF495F471144C5427A40313DEA3BA43960371E34DD329F30622E262BED",
      INIT_71 => X"73F5718A6F206CB86A5167EC6589632760C75E685C0B59B0575754FE52A85053",
      INIT_72 => X"9B7C98F8967693F591768EF88C7C8A0187888510829A80257DB27B4178D17662",
      INIT_73 => X"C47DC1E2BF49BCB1BA1BB786B4F2B260AFCFAD40AAB2A825A59AA310A0889E02",
      INIT_74 => X"EEDEEC2EE980E6D2E426E17CDED2DC2AD983D6DED43AD197CEF5CC55C9B6C719",
      INIT_75 => X"1A8617C21500123F0F7F0CC00A030746048B01D1FF18FC61F9ABF6F6F442F190",
      INIT_76 => X"4759448441AF3EDC3C0A39393669339A30CC2DFF2B33286925A022D820111D4B",
      INIT_77 => X"753C72566F726C8E69AB66C963E961095E2A5B4C5870559452B94FE04D074A2F",
      INIT_78 => X"A412A11E9E2B9B399847955792678F788C8A899D86B183C680DC7DF27B0A7822",
      INIT_79 => X"D3BFD0BECDBFCABFC7C1C4C4C1C7BECBBBCFB8D5B5DBB2E2AFEAACF3A9FCA707",
      INIT_7A => X"0425011AFE0FFB05F7FCF4F3F1EBEEE3EBDDE8D6E5D1E2CCDFC8DCC5D9C2D6C0",
      INIT_7B => X"352632122EFF2BEB28D925C722B51FA41C9419841675136610580D4A0A3D0731",
      INIT_7C => X"66A5638A606F5D555A3B5722540850F04DD84AC047A94492417B3E653B50383B",
      INIT_7D => X"9882956292428F228C0388E485C682A77F897C6B794E763173146FF86CDC69C0",
      INIT_7E => X"CA9EC77BC458C136BE13BAF0B7CEB4ACB18AAE68AB47A825A504A1E39EC29BA2",
      INIT_7F => X"FCDCF9B8F694F370F04BED27EA03E6DFE3BBE097DD73DA50D72CD408D0E5CDC2",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(14) => mac_muladd_16s_16s_16ns_16_4_1_U95_n_5,
      ADDRARDADDR(13) => mac_muladd_16s_16s_16ns_16_4_1_U95_n_6,
      ADDRARDADDR(12) => mac_muladd_16s_16s_16ns_16_4_1_U95_n_7,
      ADDRARDADDR(11) => mac_muladd_16s_16s_16ns_16_4_1_U95_n_8,
      ADDRARDADDR(10) => mac_muladd_16s_16s_16ns_16_4_1_U95_n_9,
      ADDRARDADDR(9) => mac_muladd_16s_16s_16ns_16_4_1_U95_n_10,
      ADDRARDADDR(8) => mac_muladd_16s_16s_16ns_16_4_1_U95_n_11,
      ADDRARDADDR(7) => mac_muladd_16s_16s_16ns_16_4_1_U95_n_12,
      ADDRARDADDR(6) => mac_muladd_16s_16s_16ns_16_4_1_U95_n_13,
      ADDRARDADDR(5) => mac_muladd_16s_16s_16ns_16_4_1_U95_n_14,
      ADDRARDADDR(4) => mac_muladd_16s_16s_16ns_16_4_1_U95_n_15,
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(14 downto 4) => add_ln1306_fu_2296_p2(15 downto 5),
      ADDRBWRADDR(3 downto 0) => B"0000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_lshr_ln_reg_4349_reg_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_lshr_ln_reg_4349_reg_0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_lshr_ln_reg_4349_reg_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_lshr_ln_reg_4349_reg_0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_lshr_ln_reg_4349_reg_0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_lshr_ln_reg_4349_reg_0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_lshr_ln_reg_4349_reg_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 0) => B"00000000000000001111111111111111",
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 16) => NLW_lshr_ln_reg_4349_reg_0_DOUTADOUT_UNCONNECTED(31 downto 16),
      DOUTADOUT(15) => lshr_ln_reg_4349_reg_0_n_89,
      DOUTADOUT(14) => lshr_ln_reg_4349_reg_0_n_90,
      DOUTADOUT(13) => lshr_ln_reg_4349_reg_0_n_91,
      DOUTADOUT(12) => lshr_ln_reg_4349_reg_0_n_92,
      DOUTADOUT(11) => lshr_ln_reg_4349_reg_0_n_93,
      DOUTADOUT(10) => lshr_ln_reg_4349_reg_0_n_94,
      DOUTADOUT(9) => lshr_ln_reg_4349_reg_0_n_95,
      DOUTADOUT(8) => lshr_ln_reg_4349_reg_0_n_96,
      DOUTADOUT(7) => lshr_ln_reg_4349_reg_0_n_97,
      DOUTADOUT(6) => lshr_ln_reg_4349_reg_0_n_98,
      DOUTADOUT(5) => lshr_ln_reg_4349_reg_0_n_99,
      DOUTADOUT(4) => lshr_ln_reg_4349_reg_0_n_100,
      DOUTADOUT(3) => lshr_ln_reg_4349_reg_0_n_101,
      DOUTADOUT(2) => lshr_ln_reg_4349_reg_0_n_102,
      DOUTADOUT(1) => lshr_ln_reg_4349_reg_0_n_103,
      DOUTADOUT(0) => lshr_ln_reg_4349_reg_0_n_104,
      DOUTBDOUT(31 downto 16) => NLW_lshr_ln_reg_4349_reg_0_DOUTBDOUT_UNCONNECTED(31 downto 16),
      DOUTBDOUT(15) => lshr_ln_reg_4349_reg_0_n_121,
      DOUTBDOUT(14) => lshr_ln_reg_4349_reg_0_n_122,
      DOUTBDOUT(13) => lshr_ln_reg_4349_reg_0_n_123,
      DOUTBDOUT(12) => lshr_ln_reg_4349_reg_0_n_124,
      DOUTBDOUT(11) => lshr_ln_reg_4349_reg_0_n_125,
      DOUTBDOUT(10) => lshr_ln_reg_4349_reg_0_n_126,
      DOUTBDOUT(9) => lshr_ln_reg_4349_reg_0_n_127,
      DOUTBDOUT(8) => lshr_ln_reg_4349_reg_0_n_128,
      DOUTBDOUT(7) => lshr_ln_reg_4349_reg_0_n_129,
      DOUTBDOUT(6) => lshr_ln_reg_4349_reg_0_n_130,
      DOUTBDOUT(5) => lshr_ln_reg_4349_reg_0_n_131,
      DOUTBDOUT(4) => lshr_ln_reg_4349_reg_0_n_132,
      DOUTBDOUT(3) => lshr_ln_reg_4349_reg_0_n_133,
      DOUTBDOUT(2) => lshr_ln_reg_4349_reg_0_n_134,
      DOUTBDOUT(1) => lshr_ln_reg_4349_reg_0_n_135,
      DOUTBDOUT(0) => lshr_ln_reg_4349_reg_0_n_136,
      DOUTPADOUTP(3 downto 0) => NLW_lshr_ln_reg_4349_reg_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_lshr_ln_reg_4349_reg_0_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_lshr_ln_reg_4349_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => lshr_ln1310_1_reg_43540,
      ENBWREN => lshr_ln1310_1_reg_43540,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_lshr_ln_reg_4349_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_lshr_ln_reg_4349_reg_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
lshr_ln_reg_4349_reg_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => icmp_ln520_reg_4037_pp0_iter6_reg,
      I1 => \^ap_enable_reg_pp0_iter12_reg_1\,
      I2 => \icmp_ln1285_reg_4073_reg[0]_0\,
      O => lshr_ln1310_1_reg_43540
    );
lshr_ln_reg_4349_reg_0_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1306_3_reg_4211_pp0_iter6_reg(9),
      I1 => mac_muladd_16s_16s_16ns_16_4_1_U95_n_11,
      O => lshr_ln_reg_4349_reg_0_i_10_n_5
    );
lshr_ln_reg_4349_reg_0_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1306_3_reg_4211_pp0_iter6_reg(8),
      I1 => mac_muladd_16s_16s_16ns_16_4_1_U95_n_12,
      O => lshr_ln_reg_4349_reg_0_i_11_n_5
    );
lshr_ln_reg_4349_reg_0_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1306_3_reg_4211_pp0_iter6_reg(7),
      I1 => mac_muladd_16s_16s_16ns_16_4_1_U95_n_13,
      O => lshr_ln_reg_4349_reg_0_i_12_n_5
    );
lshr_ln_reg_4349_reg_0_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1306_3_reg_4211_pp0_iter6_reg(6),
      I1 => mac_muladd_16s_16s_16ns_16_4_1_U95_n_14,
      O => lshr_ln_reg_4349_reg_0_i_13_n_5
    );
lshr_ln_reg_4349_reg_0_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1306_3_reg_4211_pp0_iter6_reg(5),
      I1 => mac_muladd_16s_16s_16ns_16_4_1_U95_n_15,
      O => lshr_ln_reg_4349_reg_0_i_14_n_5
    );
lshr_ln_reg_4349_reg_0_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1306_3_reg_4211_pp0_iter6_reg(4),
      I1 => mac_muladd_16s_16s_16ns_16_4_1_U95_n_16,
      O => lshr_ln_reg_4349_reg_0_i_15_n_5
    );
lshr_ln_reg_4349_reg_0_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1306_3_reg_4211_pp0_iter6_reg(3),
      I1 => mac_muladd_16s_16s_16ns_16_4_1_U95_n_17,
      O => lshr_ln_reg_4349_reg_0_i_16_n_5
    );
lshr_ln_reg_4349_reg_0_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1306_3_reg_4211_pp0_iter6_reg(2),
      I1 => mac_muladd_16s_16s_16ns_16_4_1_U95_n_18,
      O => lshr_ln_reg_4349_reg_0_i_17_n_5
    );
lshr_ln_reg_4349_reg_0_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1306_3_reg_4211_pp0_iter6_reg(1),
      I1 => mac_muladd_16s_16s_16ns_16_4_1_U95_n_19,
      O => lshr_ln_reg_4349_reg_0_i_18_n_5
    );
lshr_ln_reg_4349_reg_0_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1306_3_reg_4211_pp0_iter6_reg(0),
      I1 => mac_muladd_16s_16s_16ns_16_4_1_U95_n_20,
      O => lshr_ln_reg_4349_reg_0_i_19_n_5
    );
lshr_ln_reg_4349_reg_0_i_2: unisim.vcomponents.CARRY8
     port map (
      CI => lshr_ln_reg_4349_reg_0_i_3_n_5,
      CI_TOP => '0',
      CO(7) => NLW_lshr_ln_reg_4349_reg_0_i_2_CO_UNCONNECTED(7),
      CO(6) => lshr_ln_reg_4349_reg_0_i_2_n_6,
      CO(5) => lshr_ln_reg_4349_reg_0_i_2_n_7,
      CO(4) => lshr_ln_reg_4349_reg_0_i_2_n_8,
      CO(3) => lshr_ln_reg_4349_reg_0_i_2_n_9,
      CO(2) => lshr_ln_reg_4349_reg_0_i_2_n_10,
      CO(1) => lshr_ln_reg_4349_reg_0_i_2_n_11,
      CO(0) => lshr_ln_reg_4349_reg_0_i_2_n_12,
      DI(7) => '0',
      DI(6 downto 0) => add_ln1306_3_reg_4211_pp0_iter6_reg(14 downto 8),
      O(7 downto 0) => add_ln1306_fu_2296_p2(15 downto 8),
      S(7) => lshr_ln_reg_4349_reg_0_i_4_n_5,
      S(6) => lshr_ln_reg_4349_reg_0_i_5_n_5,
      S(5) => lshr_ln_reg_4349_reg_0_i_6_n_5,
      S(4) => lshr_ln_reg_4349_reg_0_i_7_n_5,
      S(3) => lshr_ln_reg_4349_reg_0_i_8_n_5,
      S(2) => lshr_ln_reg_4349_reg_0_i_9_n_5,
      S(1) => lshr_ln_reg_4349_reg_0_i_10_n_5,
      S(0) => lshr_ln_reg_4349_reg_0_i_11_n_5
    );
lshr_ln_reg_4349_reg_0_i_3: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => lshr_ln_reg_4349_reg_0_i_3_n_5,
      CO(6) => lshr_ln_reg_4349_reg_0_i_3_n_6,
      CO(5) => lshr_ln_reg_4349_reg_0_i_3_n_7,
      CO(4) => lshr_ln_reg_4349_reg_0_i_3_n_8,
      CO(3) => lshr_ln_reg_4349_reg_0_i_3_n_9,
      CO(2) => lshr_ln_reg_4349_reg_0_i_3_n_10,
      CO(1) => lshr_ln_reg_4349_reg_0_i_3_n_11,
      CO(0) => lshr_ln_reg_4349_reg_0_i_3_n_12,
      DI(7 downto 0) => add_ln1306_3_reg_4211_pp0_iter6_reg(7 downto 0),
      O(7 downto 5) => add_ln1306_fu_2296_p2(7 downto 5),
      O(4 downto 0) => NLW_lshr_ln_reg_4349_reg_0_i_3_O_UNCONNECTED(4 downto 0),
      S(7) => lshr_ln_reg_4349_reg_0_i_12_n_5,
      S(6) => lshr_ln_reg_4349_reg_0_i_13_n_5,
      S(5) => lshr_ln_reg_4349_reg_0_i_14_n_5,
      S(4) => lshr_ln_reg_4349_reg_0_i_15_n_5,
      S(3) => lshr_ln_reg_4349_reg_0_i_16_n_5,
      S(2) => lshr_ln_reg_4349_reg_0_i_17_n_5,
      S(1) => lshr_ln_reg_4349_reg_0_i_18_n_5,
      S(0) => lshr_ln_reg_4349_reg_0_i_19_n_5
    );
lshr_ln_reg_4349_reg_0_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1306_3_reg_4211_pp0_iter6_reg(15),
      I1 => mac_muladd_16s_16s_16ns_16_4_1_U95_n_5,
      O => lshr_ln_reg_4349_reg_0_i_4_n_5
    );
lshr_ln_reg_4349_reg_0_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1306_3_reg_4211_pp0_iter6_reg(14),
      I1 => mac_muladd_16s_16s_16ns_16_4_1_U95_n_6,
      O => lshr_ln_reg_4349_reg_0_i_5_n_5
    );
lshr_ln_reg_4349_reg_0_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1306_3_reg_4211_pp0_iter6_reg(13),
      I1 => mac_muladd_16s_16s_16ns_16_4_1_U95_n_7,
      O => lshr_ln_reg_4349_reg_0_i_6_n_5
    );
lshr_ln_reg_4349_reg_0_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1306_3_reg_4211_pp0_iter6_reg(12),
      I1 => mac_muladd_16s_16s_16ns_16_4_1_U95_n_8,
      O => lshr_ln_reg_4349_reg_0_i_7_n_5
    );
lshr_ln_reg_4349_reg_0_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1306_3_reg_4211_pp0_iter6_reg(11),
      I1 => mac_muladd_16s_16s_16ns_16_4_1_U95_n_9,
      O => lshr_ln_reg_4349_reg_0_i_8_n_5
    );
lshr_ln_reg_4349_reg_0_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1306_3_reg_4211_pp0_iter6_reg(10),
      I1 => mac_muladd_16s_16s_16ns_16_4_1_U95_n_10,
      O => lshr_ln_reg_4349_reg_0_i_9_n_5
    );
lshr_ln_reg_4349_reg_1: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0101010101010101010101010100000000000000000000000000000000000000",
      INIT_03 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_04 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_05 => X"0202020202020202020202020202020202020202020101010101010101010101",
      INIT_06 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_07 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_08 => X"0303030303030303030303020202020202020202020202020202020202020202",
      INIT_09 => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_0A => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_0B => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_0C => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_0D => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_0E => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_0F => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_10 => X"0303030303030303030303030303030303030303030303030303030303030304",
      INIT_11 => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_12 => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_13 => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_14 => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_15 => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_16 => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_17 => X"0202020202020202020202020202020202020202030303030303030303030303",
      INIT_18 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_19 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_1A => X"0101010101010101010102020202020202020202020202020202020202020202",
      INIT_1B => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_1C => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_1D => X"0000000000000000000000000000000000000101010101010101010101010101",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00",
      INIT_21 => X"0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F",
      INIT_22 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F",
      INIT_23 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_24 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_25 => X"0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0E0E0E0E0E0E0E0E0E0E0E",
      INIT_26 => X"0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D",
      INIT_27 => X"0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D",
      INIT_28 => X"0C0C0C0C0C0C0C0C0C0C0C0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D",
      INIT_29 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_2A => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_2B => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_2C => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_2D => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_2E => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_2F => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_30 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_31 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_32 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_33 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_34 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_35 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_36 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_37 => X"0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_38 => X"0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D",
      INIT_39 => X"0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D",
      INIT_3A => X"0E0E0E0E0E0E0E0E0E0E0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D",
      INIT_3B => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_3C => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_3D => X"0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_3E => X"0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F",
      INIT_3F => X"0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13) => mac_muladd_16s_16s_16ns_16_4_1_U95_n_5,
      ADDRARDADDR(12) => mac_muladd_16s_16s_16ns_16_4_1_U95_n_6,
      ADDRARDADDR(11) => mac_muladd_16s_16s_16ns_16_4_1_U95_n_7,
      ADDRARDADDR(10) => mac_muladd_16s_16s_16ns_16_4_1_U95_n_8,
      ADDRARDADDR(9) => mac_muladd_16s_16s_16ns_16_4_1_U95_n_9,
      ADDRARDADDR(8) => mac_muladd_16s_16s_16ns_16_4_1_U95_n_10,
      ADDRARDADDR(7) => mac_muladd_16s_16s_16ns_16_4_1_U95_n_11,
      ADDRARDADDR(6) => mac_muladd_16s_16s_16ns_16_4_1_U95_n_12,
      ADDRARDADDR(5) => mac_muladd_16s_16s_16ns_16_4_1_U95_n_13,
      ADDRARDADDR(4) => mac_muladd_16s_16s_16ns_16_4_1_U95_n_14,
      ADDRARDADDR(3) => mac_muladd_16s_16s_16ns_16_4_1_U95_n_15,
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 3) => add_ln1306_fu_2296_p2(15 downto 5),
      ADDRBWRADDR(2 downto 0) => B"000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_lshr_ln_reg_4349_reg_1_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_lshr_ln_reg_4349_reg_1_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_lshr_ln_reg_4349_reg_1_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_lshr_ln_reg_4349_reg_1_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 0) => B"0000000000001111",
      DINBDIN(15 downto 0) => B"1111111111111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"11",
      DOUTADOUT(15 downto 4) => NLW_lshr_ln_reg_4349_reg_1_DOUTADOUT_UNCONNECTED(15 downto 4),
      DOUTADOUT(3) => lshr_ln_reg_4349_reg_1_n_49,
      DOUTADOUT(2) => lshr_ln_reg_4349_reg_1_n_50,
      DOUTADOUT(1) => lshr_ln_reg_4349_reg_1_n_51,
      DOUTADOUT(0) => lshr_ln_reg_4349_reg_1_n_52,
      DOUTBDOUT(15 downto 4) => NLW_lshr_ln_reg_4349_reg_1_DOUTBDOUT_UNCONNECTED(15 downto 4),
      DOUTBDOUT(3) => lshr_ln_reg_4349_reg_1_n_65,
      DOUTBDOUT(2) => lshr_ln_reg_4349_reg_1_n_66,
      DOUTBDOUT(1) => lshr_ln_reg_4349_reg_1_n_67,
      DOUTBDOUT(0) => lshr_ln_reg_4349_reg_1_n_68,
      DOUTPADOUTP(1 downto 0) => NLW_lshr_ln_reg_4349_reg_1_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_lshr_ln_reg_4349_reg_1_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => lshr_ln1310_1_reg_43540,
      ENBWREN => lshr_ln1310_1_reg_43540,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
mac_muladd_16s_16ns_16ns_16_4_1_U82: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_16s_16ns_16ns_16_4_1
     port map (
      B(14 downto 0) => ap_sig_allocacmp_x_4(15 downto 1),
      D(15) => mac_muladd_16s_16ns_16ns_16_4_1_U82_n_5,
      D(14) => mac_muladd_16s_16ns_16ns_16_4_1_U82_n_6,
      D(13) => mac_muladd_16s_16ns_16ns_16_4_1_U82_n_7,
      D(12) => mac_muladd_16s_16ns_16ns_16_4_1_U82_n_8,
      D(11) => mac_muladd_16s_16ns_16ns_16_4_1_U82_n_9,
      D(10) => mac_muladd_16s_16ns_16ns_16_4_1_U82_n_10,
      D(9) => mac_muladd_16s_16ns_16ns_16_4_1_U82_n_11,
      D(8) => mac_muladd_16s_16ns_16ns_16_4_1_U82_n_12,
      D(7) => mac_muladd_16s_16ns_16ns_16_4_1_U82_n_13,
      D(6) => mac_muladd_16s_16ns_16ns_16_4_1_U82_n_14,
      D(5) => mac_muladd_16s_16ns_16ns_16_4_1_U82_n_15,
      D(4) => mac_muladd_16s_16ns_16ns_16_4_1_U82_n_16,
      D(3) => mac_muladd_16s_16ns_16ns_16_4_1_U82_n_17,
      D(2) => mac_muladd_16s_16ns_16ns_16_4_1_U82_n_18,
      D(1) => mac_muladd_16s_16ns_16ns_16_4_1_U82_n_19,
      D(0) => mac_muladd_16s_16ns_16ns_16_4_1_U82_n_20,
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      E(0) => E(0),
      O(7 downto 0) => O(7 downto 0),
      \ap_CS_fsm_reg[0]\ => \^ap_ns_fsm15_out\,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      grp_v_tpgHlsDataFlow_fu_331_ap_start_reg => grp_v_tpgHlsDataFlow_fu_331_ap_start_reg,
      icmp_ln520_reg_4037 => icmp_ln520_reg_4037,
      start_for_tpgForeground_U0_full_n => start_for_tpgForeground_U0_full_n,
      \y_fu_206_reg[0]\ => \y_fu_206_reg[0]_0\,
      \y_fu_206_reg[0]_0\ => \y_fu_206_reg[0]\,
      zonePlateVAddr(15 downto 0) => zonePlateVAddr(15 downto 0),
      \zonePlateVAddr_loc_0_fu_278_reg[0]\ => \icmp_ln1285_reg_4073_reg[0]_0\,
      \zonePlateVAddr_loc_0_fu_278_reg[0]_0\ => \icmp_ln1285_reg_4073_reg_n_5_[0]\,
      \zonePlateVAddr_loc_0_fu_278_reg[0]_1\ => \^and_ln1292_reg_4077\,
      \zonePlateVAddr_loc_0_fu_278_reg[0]_2\ => \^ap_enable_reg_pp0_iter12_reg_1\,
      \zonePlateVAddr_loc_0_fu_278_reg[0]_3\(1) => \rampVal_3_flag_0_reg_406_reg[0]\(2),
      \zonePlateVAddr_loc_0_fu_278_reg[0]_3\(0) => \rampVal_3_flag_0_reg_406_reg[0]\(0),
      \zonePlateVAddr_loc_0_fu_278_reg[15]\(7 downto 5) => rampStart_load_reg_1167(3 downto 1),
      \zonePlateVAddr_loc_0_fu_278_reg[15]\(4) => \zext_ln1032_cast_reg_4013_reg[4]_0\,
      \zonePlateVAddr_loc_0_fu_278_reg[15]\(3) => \zext_ln1032_cast_reg_4013_reg[3]_0\,
      \zonePlateVAddr_loc_0_fu_278_reg[15]\(2) => \zext_ln1032_cast_reg_4013_reg[2]_0\,
      \zonePlateVAddr_loc_0_fu_278_reg[15]\(1) => rampStart_load_reg_1167(0),
      \zonePlateVAddr_loc_0_fu_278_reg[15]\(0) => \zext_ln1032_cast_reg_4013_reg[0]_0\,
      \zonePlateVAddr_loc_0_fu_278_reg[15]_0\(15 downto 0) => \zonePlateVAddr_loc_0_fu_278_reg[15]\(15 downto 0),
      \zonePlateVAddr_loc_0_fu_278_reg[7]\(7 downto 0) => \zonePlateVAddr_loc_0_fu_278_reg[7]\(7 downto 0),
      \zonePlateVAddr_loc_0_fu_278_reg[7]_0\(0) => \zonePlateVAddr_loc_0_fu_278_reg[7]_0\(0),
      \zonePlateVAddr_reg[15]\(15 downto 0) => D(15 downto 0),
      \zonePlateVAddr_reg[7]\(7 downto 0) => \zonePlateVDelta_loc_0_fu_274_reg[15]\(7 downto 0)
    );
mac_muladd_16s_16ns_16s_16_4_1_U84: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_16s_16ns_16s_16_4_1
     port map (
      B(14 downto 0) => ap_sig_allocacmp_x_4(15 downto 1),
      C(15 downto 0) => C(15 downto 0),
      D(15) => mac_muladd_16s_16ns_16s_16_4_1_U84_n_5,
      D(14) => mac_muladd_16s_16ns_16s_16_4_1_U84_n_6,
      D(13) => mac_muladd_16s_16ns_16s_16_4_1_U84_n_7,
      D(12) => mac_muladd_16s_16ns_16s_16_4_1_U84_n_8,
      D(11) => mac_muladd_16s_16ns_16s_16_4_1_U84_n_9,
      D(10) => mac_muladd_16s_16ns_16s_16_4_1_U84_n_10,
      D(9) => mac_muladd_16s_16ns_16s_16_4_1_U84_n_11,
      D(8) => mac_muladd_16s_16ns_16s_16_4_1_U84_n_12,
      D(7) => mac_muladd_16s_16ns_16s_16_4_1_U84_n_13,
      D(6) => mac_muladd_16s_16ns_16s_16_4_1_U84_n_14,
      D(5) => mac_muladd_16s_16ns_16s_16_4_1_U84_n_15,
      D(4) => mac_muladd_16s_16ns_16s_16_4_1_U84_n_16,
      D(3) => mac_muladd_16s_16ns_16s_16_4_1_U84_n_17,
      D(2) => mac_muladd_16s_16ns_16s_16_4_1_U84_n_18,
      D(1) => mac_muladd_16s_16ns_16s_16_4_1_U84_n_19,
      D(0) => mac_muladd_16s_16ns_16s_16_4_1_U84_n_20,
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST_0(15 downto 0),
      RSTC => RSTC,
      \add_ln1306_3_reg_4211_reg[15]\(0) => \add_ln1306_3_reg_4211_reg[15]_0\(0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk
    );
mac_muladd_16s_16s_16ns_16_4_1_U95: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1
     port map (
      B(15 downto 0) => ap_return(15 downto 0),
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST_0(15 downto 0),
      P(15) => mac_muladd_16s_16s_16ns_16_4_1_U95_n_5,
      P(14) => mac_muladd_16s_16s_16ns_16_4_1_U95_n_6,
      P(13) => mac_muladd_16s_16s_16ns_16_4_1_U95_n_7,
      P(12) => mac_muladd_16s_16s_16ns_16_4_1_U95_n_8,
      P(11) => mac_muladd_16s_16s_16ns_16_4_1_U95_n_9,
      P(10) => mac_muladd_16s_16s_16ns_16_4_1_U95_n_10,
      P(9) => mac_muladd_16s_16s_16ns_16_4_1_U95_n_11,
      P(8) => mac_muladd_16s_16s_16ns_16_4_1_U95_n_12,
      P(7) => mac_muladd_16s_16s_16ns_16_4_1_U95_n_13,
      P(6) => mac_muladd_16s_16s_16ns_16_4_1_U95_n_14,
      P(5) => mac_muladd_16s_16s_16ns_16_4_1_U95_n_15,
      P(4) => mac_muladd_16s_16s_16ns_16_4_1_U95_n_16,
      P(3) => mac_muladd_16s_16s_16ns_16_4_1_U95_n_17,
      P(2) => mac_muladd_16s_16s_16ns_16_4_1_U95_n_18,
      P(1) => mac_muladd_16s_16s_16ns_16_4_1_U95_n_19,
      P(0) => mac_muladd_16s_16s_16ns_16_4_1_U95_n_20,
      Q(15 downto 0) => add_ln1306_2_reg_4206_pp0_iter4_reg(15 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk
    );
mac_muladd_8ns_6s_16s_16_4_1_U96: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1
     port map (
      D(7 downto 0) => add_ln1259_6_fu_2635_p2(15 downto 8),
      Q(7 downto 0) => b_reg_4216_pp0_iter7_reg(7 downto 0),
      add_ln1259_2_fu_2639_p2(0) => add_ln1259_2_fu_2639_p2(16),
      add_ln1259_reg_4261_pp0_iter11_reg(15 downto 0) => add_ln1259_reg_4261_pp0_iter11_reg(15 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk
    );
mac_muladd_8ns_6s_16s_16_4_1_U97: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_7
     port map (
      D(7 downto 0) => add_ln1259_7_fu_2669_p2(15 downto 8),
      Q(7 downto 0) => b_1_reg_4228_pp0_iter7_reg(7 downto 0),
      add_ln1259_3_reg_4283_pp0_iter11_reg(15 downto 0) => add_ln1259_3_reg_4283_pp0_iter11_reg(15 downto 0),
      add_ln1259_5_fu_2673_p2(0) => add_ln1259_5_fu_2673_p2(16),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk
    );
mac_muladd_8ns_7ns_13ns_15_4_1_U85: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1
     port map (
      A(0) => mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_20,
      DSP_ALU_INST(6 downto 0) => grp_fu_3675_p0(6 downto 0),
      P(14) => mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_5,
      P(13) => mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_6,
      P(12) => mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_7,
      P(11) => mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_8,
      P(10) => mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_9,
      P(9) => mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_10,
      P(8) => mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_11,
      P(7) => mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_12,
      P(6) => mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_13,
      P(5) => mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_14,
      P(4) => mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_15,
      P(3) => mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_16,
      P(2) => mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_17,
      P(1) => mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_18,
      P(0) => mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_19,
      Q(0) => tpgSinTableArray_9bit_load_reg_4085(7),
      add_ln1236_reg_4090(0) => add_ln1236_reg_4090(8),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk
    );
mac_muladd_8ns_7ns_13ns_15_4_1_U88: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_8
     port map (
      A(0) => mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_20,
      DSP_ALU_INST(6 downto 0) => grp_fu_3700_p0(6 downto 0),
      P(14) => mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_5,
      P(13) => mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_6,
      P(12) => mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_7,
      P(11) => mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_8,
      P(10) => mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_9,
      P(9) => mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_10,
      P(8) => mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_11,
      P(7) => mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_12,
      P(6) => mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_13,
      P(5) => mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_14,
      P(4) => mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_15,
      P(3) => mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_16,
      P(2) => mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_17,
      P(1) => mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_18,
      P(0) => mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_19,
      Q(0) => tpgSinTableArray_9bit_load_3_reg_4105(7),
      add_ln1236_1_reg_4110(0) => add_ln1236_1_reg_4110(8),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk
    );
mac_muladd_8ns_7s_16s_16_4_1_U92: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1
     port map (
      A(0) => mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_20,
      PCOUT(47) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_5,
      PCOUT(46) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_6,
      PCOUT(45) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_7,
      PCOUT(44) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_8,
      PCOUT(43) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_9,
      PCOUT(42) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_10,
      PCOUT(41) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_11,
      PCOUT(40) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_12,
      PCOUT(39) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_13,
      PCOUT(38) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_14,
      PCOUT(37) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_15,
      PCOUT(36) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_16,
      PCOUT(35) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_17,
      PCOUT(34) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_18,
      PCOUT(33) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_19,
      PCOUT(32) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_20,
      PCOUT(31) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_21,
      PCOUT(30) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_22,
      PCOUT(29) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_23,
      PCOUT(28) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_24,
      PCOUT(27) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_25,
      PCOUT(26) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_26,
      PCOUT(25) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_27,
      PCOUT(24) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_28,
      PCOUT(23) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_29,
      PCOUT(22) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_30,
      PCOUT(21) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_31,
      PCOUT(20) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_32,
      PCOUT(19) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_33,
      PCOUT(18) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_34,
      PCOUT(17) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_35,
      PCOUT(16) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_36,
      PCOUT(15) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_37,
      PCOUT(14) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_38,
      PCOUT(13) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_39,
      PCOUT(12) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_40,
      PCOUT(11) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_41,
      PCOUT(10) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_42,
      PCOUT(9) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_43,
      PCOUT(8) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_44,
      PCOUT(7) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_45,
      PCOUT(6) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_46,
      PCOUT(5) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_47,
      PCOUT(4) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_48,
      PCOUT(3) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_49,
      PCOUT(2) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_50,
      PCOUT(1) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_51,
      PCOUT(0) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_52,
      Q(6 downto 0) => tpgSinTableArray_9bit_load_reg_4085(6 downto 0),
      add_ln1236_reg_4090(0) => add_ln1236_reg_4090(8),
      \add_ln1236_reg_4090_reg[8]\(6 downto 0) => grp_fu_3675_p0(6 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      p_0_in(9) => mac_muladd_8ns_7s_16s_16_4_1_U92_n_5,
      p_0_in(8) => mac_muladd_8ns_7s_16s_16_4_1_U92_n_6,
      p_0_in(7) => mac_muladd_8ns_7s_16s_16_4_1_U92_n_7,
      p_0_in(6) => mac_muladd_8ns_7s_16s_16_4_1_U92_n_8,
      p_0_in(5) => mac_muladd_8ns_7s_16s_16_4_1_U92_n_9,
      p_0_in(4) => mac_muladd_8ns_7s_16s_16_4_1_U92_n_10,
      p_0_in(3) => mac_muladd_8ns_7s_16s_16_4_1_U92_n_11,
      p_0_in(2) => mac_muladd_8ns_7s_16s_16_4_1_U92_n_12,
      p_0_in(1) => mac_muladd_8ns_7s_16s_16_4_1_U92_n_13,
      p_0_in(0) => mac_muladd_8ns_7s_16s_16_4_1_U92_n_14,
      r_1_reg_41660 => r_1_reg_41660
    );
mac_muladd_8ns_7s_16s_16_4_1_U94: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_9
     port map (
      A(0) => mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_20,
      PCOUT(47) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_5,
      PCOUT(46) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_6,
      PCOUT(45) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_7,
      PCOUT(44) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_8,
      PCOUT(43) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_9,
      PCOUT(42) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_10,
      PCOUT(41) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_11,
      PCOUT(40) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_12,
      PCOUT(39) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_13,
      PCOUT(38) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_14,
      PCOUT(37) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_15,
      PCOUT(36) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_16,
      PCOUT(35) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_17,
      PCOUT(34) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_18,
      PCOUT(33) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_19,
      PCOUT(32) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_20,
      PCOUT(31) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_21,
      PCOUT(30) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_22,
      PCOUT(29) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_23,
      PCOUT(28) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_24,
      PCOUT(27) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_25,
      PCOUT(26) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_26,
      PCOUT(25) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_27,
      PCOUT(24) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_28,
      PCOUT(23) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_29,
      PCOUT(22) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_30,
      PCOUT(21) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_31,
      PCOUT(20) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_32,
      PCOUT(19) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_33,
      PCOUT(18) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_34,
      PCOUT(17) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_35,
      PCOUT(16) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_36,
      PCOUT(15) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_37,
      PCOUT(14) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_38,
      PCOUT(13) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_39,
      PCOUT(12) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_40,
      PCOUT(11) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_41,
      PCOUT(10) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_42,
      PCOUT(9) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_43,
      PCOUT(8) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_44,
      PCOUT(7) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_45,
      PCOUT(6) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_46,
      PCOUT(5) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_47,
      PCOUT(4) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_48,
      PCOUT(3) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_49,
      PCOUT(2) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_50,
      PCOUT(1) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_51,
      PCOUT(0) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_52,
      Q(6 downto 0) => tpgSinTableArray_9bit_load_3_reg_4105(6 downto 0),
      add_ln1236_1_reg_4110(0) => add_ln1236_1_reg_4110(8),
      \add_ln1236_1_reg_4110_reg[8]\(6 downto 0) => grp_fu_3700_p0(6 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      icmp_ln520_reg_4037_pp0_iter1_reg => icmp_ln520_reg_4037_pp0_iter1_reg,
      p_0_in(9) => mac_muladd_8ns_7s_16s_16_4_1_U94_n_5,
      p_0_in(8) => mac_muladd_8ns_7s_16s_16_4_1_U94_n_6,
      p_0_in(7) => mac_muladd_8ns_7s_16s_16_4_1_U94_n_7,
      p_0_in(6) => mac_muladd_8ns_7s_16s_16_4_1_U94_n_8,
      p_0_in(5) => mac_muladd_8ns_7s_16s_16_4_1_U94_n_9,
      p_0_in(4) => mac_muladd_8ns_7s_16s_16_4_1_U94_n_10,
      p_0_in(3) => mac_muladd_8ns_7s_16s_16_4_1_U94_n_11,
      p_0_in(2) => mac_muladd_8ns_7s_16s_16_4_1_U94_n_12,
      p_0_in(1) => mac_muladd_8ns_7s_16s_16_4_1_U94_n_13,
      p_0_in(0) => mac_muladd_8ns_7s_16s_16_4_1_U94_n_14,
      r_1_reg_41660 => r_1_reg_41660,
      \r_1_reg_4166_reg[0]\ => \^ap_enable_reg_pp0_iter12_reg_1\,
      \r_1_reg_4166_reg[0]_0\(0) => \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_0\(0),
      \r_1_reg_4166_reg[0]_1\ => q4_reg_1
    );
mac_muladd_8ns_8ns_15ns_16_4_1_U91: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1
     port map (
      A(0) => mac_muladd_8ns_8ns_15ns_16_4_1_U91_n_5,
      D(7 downto 0) => add_ln1257_3_fu_2126_p2(15 downto 8),
      DSP_ALU_INST(6 downto 0) => grp_fu_3684_p0(6 downto 0),
      P(14) => mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_5,
      P(13) => mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_6,
      P(12) => mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_7,
      P(11) => mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_8,
      P(10) => mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_9,
      P(9) => mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_10,
      P(8) => mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_11,
      P(7) => mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_12,
      P(6) => mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_13,
      P(5) => mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_14,
      P(4) => mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_15,
      P(3) => mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_16,
      P(2) => mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_17,
      P(1) => mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_18,
      P(0) => mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_19,
      Q(0) => tpgSinTableArray_9bit_load_1_reg_4095(7),
      add_ln1240_1_reg_4100(0) => add_ln1240_1_reg_4100(8),
      add_ln1257_2_fu_2120_p2(0) => add_ln1257_2_fu_2120_p2(16),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      r_1_reg_41660 => r_1_reg_41660,
      \tmp_13_reg_4289_reg[0]\(12 downto 0) => mul_ln1257_2_reg_4245(12 downto 0)
    );
mac_muladd_8ns_8ns_15ns_16_4_1_U93: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_10
     port map (
      A(0) => mac_muladd_8ns_8ns_15ns_16_4_1_U93_n_5,
      D(7 downto 0) => add_ln1257_7_fu_2202_p2(15 downto 8),
      DSP_ALU_INST(6 downto 0) => grp_fu_3709_p0(6 downto 0),
      P(14) => mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_5,
      P(13) => mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_6,
      P(12) => mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_7,
      P(11) => mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_8,
      P(10) => mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_9,
      P(9) => mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_10,
      P(8) => mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_11,
      P(7) => mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_12,
      P(6) => mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_13,
      P(5) => mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_14,
      P(4) => mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_15,
      P(3) => mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_16,
      P(2) => mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_17,
      P(1) => mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_18,
      P(0) => mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_19,
      Q(0) => tpgSinTableArray_9bit_load_4_reg_4115(7),
      add_ln1240_3_reg_4120(0) => add_ln1240_3_reg_4120(8),
      add_ln1257_6_fu_2196_p2(0) => add_ln1257_6_fu_2196_p2(16),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      r_1_reg_41660 => r_1_reg_41660,
      \trunc_ln320_4_reg_4319_reg[7]\(12 downto 0) => mul_ln1257_5_reg_4267(12 downto 0)
    );
mac_muladd_8ns_8s_15ns_16_4_1_U87: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1
     port map (
      A(0) => mac_muladd_8ns_8ns_15ns_16_4_1_U91_n_5,
      C(7 downto 0) => r_reg_4143(7 downto 0),
      D(15) => mac_muladd_8ns_8s_15ns_16_4_1_U87_n_5,
      D(14) => mac_muladd_8ns_8s_15ns_16_4_1_U87_n_6,
      D(13) => mac_muladd_8ns_8s_15ns_16_4_1_U87_n_7,
      D(12) => mac_muladd_8ns_8s_15ns_16_4_1_U87_n_8,
      D(11) => mac_muladd_8ns_8s_15ns_16_4_1_U87_n_9,
      D(10) => mac_muladd_8ns_8s_15ns_16_4_1_U87_n_10,
      D(9) => mac_muladd_8ns_8s_15ns_16_4_1_U87_n_11,
      D(8) => mac_muladd_8ns_8s_15ns_16_4_1_U87_n_12,
      D(7) => mac_muladd_8ns_8s_15ns_16_4_1_U87_n_13,
      D(6) => mac_muladd_8ns_8s_15ns_16_4_1_U87_n_14,
      D(5) => mac_muladd_8ns_8s_15ns_16_4_1_U87_n_15,
      D(4) => mac_muladd_8ns_8s_15ns_16_4_1_U87_n_16,
      D(3) => mac_muladd_8ns_8s_15ns_16_4_1_U87_n_17,
      D(2) => mac_muladd_8ns_8s_15ns_16_4_1_U87_n_18,
      D(1) => mac_muladd_8ns_8s_15ns_16_4_1_U87_n_19,
      D(0) => mac_muladd_8ns_8s_15ns_16_4_1_U87_n_20,
      Q(6 downto 0) => tpgSinTableArray_9bit_load_1_reg_4095(6 downto 0),
      add_ln1240_1_reg_4100(0) => add_ln1240_1_reg_4100(8),
      \add_ln1240_1_reg_4100_reg[8]\(6 downto 0) => grp_fu_3684_p0(6 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk
    );
mac_muladd_8ns_8s_15ns_16_4_1_U90: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_11
     port map (
      A(0) => mac_muladd_8ns_8ns_15ns_16_4_1_U93_n_5,
      C(7 downto 0) => r_1_reg_4166(7 downto 0),
      D(15) => mac_muladd_8ns_8s_15ns_16_4_1_U90_n_5,
      D(14) => mac_muladd_8ns_8s_15ns_16_4_1_U90_n_6,
      D(13) => mac_muladd_8ns_8s_15ns_16_4_1_U90_n_7,
      D(12) => mac_muladd_8ns_8s_15ns_16_4_1_U90_n_8,
      D(11) => mac_muladd_8ns_8s_15ns_16_4_1_U90_n_9,
      D(10) => mac_muladd_8ns_8s_15ns_16_4_1_U90_n_10,
      D(9) => mac_muladd_8ns_8s_15ns_16_4_1_U90_n_11,
      D(8) => mac_muladd_8ns_8s_15ns_16_4_1_U90_n_12,
      D(7) => mac_muladd_8ns_8s_15ns_16_4_1_U90_n_13,
      D(6) => mac_muladd_8ns_8s_15ns_16_4_1_U90_n_14,
      D(5) => mac_muladd_8ns_8s_15ns_16_4_1_U90_n_15,
      D(4) => mac_muladd_8ns_8s_15ns_16_4_1_U90_n_16,
      D(3) => mac_muladd_8ns_8s_15ns_16_4_1_U90_n_17,
      D(2) => mac_muladd_8ns_8s_15ns_16_4_1_U90_n_18,
      D(1) => mac_muladd_8ns_8s_15ns_16_4_1_U90_n_19,
      D(0) => mac_muladd_8ns_8s_15ns_16_4_1_U90_n_20,
      Q(6 downto 0) => tpgSinTableArray_9bit_load_4_reg_4115(6 downto 0),
      add_ln1240_3_reg_4120(0) => add_ln1240_3_reg_4120(8),
      \add_ln1240_3_reg_4120_reg[8]\(6 downto 0) => grp_fu_3709_p0(6 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk
    );
mac_muladd_8ns_8s_16s_16_4_1_U86: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1
     port map (
      A(7) => mac_muladd_8ns_8ns_15ns_16_4_1_U91_n_5,
      A(6 downto 0) => grp_fu_3684_p0(6 downto 0),
      PCOUT(47) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_5,
      PCOUT(46) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_6,
      PCOUT(45) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_7,
      PCOUT(44) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_8,
      PCOUT(43) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_9,
      PCOUT(42) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_10,
      PCOUT(41) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_11,
      PCOUT(40) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_12,
      PCOUT(39) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_13,
      PCOUT(38) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_14,
      PCOUT(37) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_15,
      PCOUT(36) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_16,
      PCOUT(35) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_17,
      PCOUT(34) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_18,
      PCOUT(33) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_19,
      PCOUT(32) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_20,
      PCOUT(31) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_21,
      PCOUT(30) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_22,
      PCOUT(29) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_23,
      PCOUT(28) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_24,
      PCOUT(27) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_25,
      PCOUT(26) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_26,
      PCOUT(25) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_27,
      PCOUT(24) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_28,
      PCOUT(23) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_29,
      PCOUT(22) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_30,
      PCOUT(21) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_31,
      PCOUT(20) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_32,
      PCOUT(19) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_33,
      PCOUT(18) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_34,
      PCOUT(17) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_35,
      PCOUT(16) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_36,
      PCOUT(15) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_37,
      PCOUT(14) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_38,
      PCOUT(13) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_39,
      PCOUT(12) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_40,
      PCOUT(11) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_41,
      PCOUT(10) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_42,
      PCOUT(9) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_43,
      PCOUT(8) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_44,
      PCOUT(7) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_45,
      PCOUT(6) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_46,
      PCOUT(5) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_47,
      PCOUT(4) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_48,
      PCOUT(3) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_49,
      PCOUT(2) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_50,
      PCOUT(1) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_51,
      PCOUT(0) => mac_muladd_8ns_8s_16s_16_4_1_U86_n_52,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk
    );
mac_muladd_8ns_8s_16s_16_4_1_U89: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_12
     port map (
      A(7) => mac_muladd_8ns_8ns_15ns_16_4_1_U93_n_5,
      A(6 downto 0) => grp_fu_3709_p0(6 downto 0),
      PCOUT(47) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_5,
      PCOUT(46) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_6,
      PCOUT(45) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_7,
      PCOUT(44) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_8,
      PCOUT(43) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_9,
      PCOUT(42) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_10,
      PCOUT(41) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_11,
      PCOUT(40) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_12,
      PCOUT(39) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_13,
      PCOUT(38) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_14,
      PCOUT(37) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_15,
      PCOUT(36) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_16,
      PCOUT(35) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_17,
      PCOUT(34) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_18,
      PCOUT(33) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_19,
      PCOUT(32) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_20,
      PCOUT(31) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_21,
      PCOUT(30) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_22,
      PCOUT(29) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_23,
      PCOUT(28) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_24,
      PCOUT(27) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_25,
      PCOUT(26) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_26,
      PCOUT(25) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_27,
      PCOUT(24) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_28,
      PCOUT(23) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_29,
      PCOUT(22) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_30,
      PCOUT(21) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_31,
      PCOUT(20) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_32,
      PCOUT(19) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_33,
      PCOUT(18) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_34,
      PCOUT(17) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_35,
      PCOUT(16) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_36,
      PCOUT(15) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_37,
      PCOUT(14) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_38,
      PCOUT(13) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_39,
      PCOUT(12) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_40,
      PCOUT(11) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_41,
      PCOUT(10) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_42,
      PCOUT(9) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_43,
      PCOUT(8) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_44,
      PCOUT(7) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_45,
      PCOUT(6) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_46,
      PCOUT(5) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_47,
      PCOUT(4) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_48,
      PCOUT(3) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_49,
      PCOUT(2) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_50,
      PCOUT(1) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_51,
      PCOUT(0) => mac_muladd_8ns_8s_16s_16_4_1_U89_n_52,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk
    );
mul_8ns_6ns_13_1_1_U80: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_mul_8ns_6ns_13_1_1
     port map (
      D(11 downto 1) => dout(12 downto 2),
      D(0) => dout(0),
      DI(0) => \mul_ln1257_2_reg_4245[12]_i_8_n_5\,
      Q(7) => \b_reg_4216_reg_n_5_[7]\,
      Q(6) => \b_reg_4216_reg_n_5_[6]\,
      Q(5) => \b_reg_4216_reg_n_5_[5]\,
      Q(4) => \b_reg_4216_reg_n_5_[4]\,
      Q(3) => \b_reg_4216_reg_n_5_[3]\,
      Q(2) => \b_reg_4216_reg_n_5_[2]\,
      Q(1) => \b_reg_4216_reg_n_5_[1]\,
      Q(0) => \b_reg_4216_reg_n_5_[0]\,
      S(1) => \mul_ln1257_2_reg_4245[12]_i_9_n_5\,
      S(0) => \mul_ln1257_2_reg_4245[12]_i_10_n_5\,
      \b_reg_4216_reg[3]\ => mul_8ns_6ns_13_1_1_U80_n_17,
      \mul_ln1257_2_reg_4245_reg[12]\ => \mul_ln1257_2_reg_4245[12]_i_6_n_5\
    );
mul_8ns_6ns_13_1_1_U81: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_mul_8ns_6ns_13_1_1_13
     port map (
      D(11) => mul_8ns_6ns_13_1_1_U81_n_5,
      D(10) => mul_8ns_6ns_13_1_1_U81_n_6,
      D(9) => mul_8ns_6ns_13_1_1_U81_n_7,
      D(8) => mul_8ns_6ns_13_1_1_U81_n_8,
      D(7) => mul_8ns_6ns_13_1_1_U81_n_9,
      D(6) => mul_8ns_6ns_13_1_1_U81_n_10,
      D(5) => mul_8ns_6ns_13_1_1_U81_n_11,
      D(4) => mul_8ns_6ns_13_1_1_U81_n_12,
      D(3) => mul_8ns_6ns_13_1_1_U81_n_13,
      D(2) => mul_8ns_6ns_13_1_1_U81_n_14,
      D(1) => mul_8ns_6ns_13_1_1_U81_n_15,
      D(0) => mul_8ns_6ns_13_1_1_U81_n_16,
      DI(0) => \mul_ln1257_5_reg_4267[12]_i_7_n_5\,
      Q(7) => \b_1_reg_4228_reg_n_5_[7]\,
      Q(6) => \b_1_reg_4228_reg_n_5_[6]\,
      Q(5) => \b_1_reg_4228_reg_n_5_[5]\,
      Q(4) => \b_1_reg_4228_reg_n_5_[4]\,
      Q(3) => \b_1_reg_4228_reg_n_5_[3]\,
      Q(2) => \b_1_reg_4228_reg_n_5_[2]\,
      Q(1) => \b_1_reg_4228_reg_n_5_[1]\,
      Q(0) => \b_1_reg_4228_reg_n_5_[0]\,
      S(1) => \mul_ln1257_5_reg_4267[12]_i_8_n_5\,
      S(0) => \mul_ln1257_5_reg_4267[12]_i_9_n_5\,
      \b_1_reg_4228_reg[3]\ => mul_8ns_6ns_13_1_1_U81_n_17,
      \mul_ln1257_5_reg_4267_reg[12]\ => \mul_ln1257_5_reg_4267[12]_i_5_n_5\
    );
\mul_ln1257_2_reg_4245[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter12_reg_1\,
      I1 => \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_0\(0),
      I2 => q4_reg_1,
      I3 => icmp_ln520_reg_4037_pp0_iter4_reg,
      O => mul_ln1257_2_reg_42450
    );
\mul_ln1257_2_reg_4245[12]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \b_reg_4216_reg_n_5_[7]\,
      I1 => \b_reg_4216_reg_n_5_[5]\,
      I2 => \b_reg_4216_reg_n_5_[6]\,
      O => \mul_ln1257_2_reg_4245[12]_i_10_n_5\
    );
\mul_ln1257_2_reg_4245[12]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEAAA"
    )
        port map (
      I0 => \b_reg_4216_reg_n_5_[6]\,
      I1 => \b_reg_4216_reg_n_5_[5]\,
      I2 => mul_8ns_6ns_13_1_1_U80_n_17,
      I3 => \b_reg_4216_reg_n_5_[4]\,
      I4 => \b_reg_4216_reg_n_5_[7]\,
      O => \mul_ln1257_2_reg_4245[12]_i_6_n_5\
    );
\mul_ln1257_2_reg_4245[12]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \b_reg_4216_reg_n_5_[5]\,
      I1 => \b_reg_4216_reg_n_5_[7]\,
      O => \mul_ln1257_2_reg_4245[12]_i_8_n_5\
    );
\mul_ln1257_2_reg_4245[12]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \b_reg_4216_reg_n_5_[6]\,
      I1 => \b_reg_4216_reg_n_5_[7]\,
      O => \mul_ln1257_2_reg_4245[12]_i_9_n_5\
    );
\mul_ln1257_2_reg_4245_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln1257_2_reg_42450,
      D => dout(0),
      Q => mul_ln1257_2_reg_4245(0),
      R => '0'
    );
\mul_ln1257_2_reg_4245_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln1257_2_reg_42450,
      D => dout(10),
      Q => mul_ln1257_2_reg_4245(10),
      R => '0'
    );
\mul_ln1257_2_reg_4245_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln1257_2_reg_42450,
      D => dout(11),
      Q => mul_ln1257_2_reg_4245(11),
      R => '0'
    );
\mul_ln1257_2_reg_4245_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln1257_2_reg_42450,
      D => dout(12),
      Q => mul_ln1257_2_reg_4245(12),
      R => '0'
    );
\mul_ln1257_2_reg_4245_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln1257_2_reg_42450,
      D => \b_reg_4216_reg_n_5_[1]\,
      Q => mul_ln1257_2_reg_4245(1),
      R => '0'
    );
\mul_ln1257_2_reg_4245_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln1257_2_reg_42450,
      D => dout(2),
      Q => mul_ln1257_2_reg_4245(2),
      R => '0'
    );
\mul_ln1257_2_reg_4245_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln1257_2_reg_42450,
      D => dout(3),
      Q => mul_ln1257_2_reg_4245(3),
      R => '0'
    );
\mul_ln1257_2_reg_4245_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln1257_2_reg_42450,
      D => dout(4),
      Q => mul_ln1257_2_reg_4245(4),
      R => '0'
    );
\mul_ln1257_2_reg_4245_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln1257_2_reg_42450,
      D => dout(5),
      Q => mul_ln1257_2_reg_4245(5),
      R => '0'
    );
\mul_ln1257_2_reg_4245_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln1257_2_reg_42450,
      D => dout(6),
      Q => mul_ln1257_2_reg_4245(6),
      R => '0'
    );
\mul_ln1257_2_reg_4245_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln1257_2_reg_42450,
      D => dout(7),
      Q => mul_ln1257_2_reg_4245(7),
      R => '0'
    );
\mul_ln1257_2_reg_4245_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln1257_2_reg_42450,
      D => dout(8),
      Q => mul_ln1257_2_reg_4245(8),
      R => '0'
    );
\mul_ln1257_2_reg_4245_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln1257_2_reg_42450,
      D => dout(9),
      Q => mul_ln1257_2_reg_4245(9),
      R => '0'
    );
\mul_ln1257_5_reg_4267[12]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEAAA"
    )
        port map (
      I0 => \b_1_reg_4228_reg_n_5_[6]\,
      I1 => \b_1_reg_4228_reg_n_5_[5]\,
      I2 => mul_8ns_6ns_13_1_1_U81_n_17,
      I3 => \b_1_reg_4228_reg_n_5_[4]\,
      I4 => \b_1_reg_4228_reg_n_5_[7]\,
      O => \mul_ln1257_5_reg_4267[12]_i_5_n_5\
    );
\mul_ln1257_5_reg_4267[12]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \b_1_reg_4228_reg_n_5_[5]\,
      I1 => \b_1_reg_4228_reg_n_5_[7]\,
      O => \mul_ln1257_5_reg_4267[12]_i_7_n_5\
    );
\mul_ln1257_5_reg_4267[12]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \b_1_reg_4228_reg_n_5_[6]\,
      I1 => \b_1_reg_4228_reg_n_5_[7]\,
      O => \mul_ln1257_5_reg_4267[12]_i_8_n_5\
    );
\mul_ln1257_5_reg_4267[12]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \b_1_reg_4228_reg_n_5_[7]\,
      I1 => \b_1_reg_4228_reg_n_5_[5]\,
      I2 => \b_1_reg_4228_reg_n_5_[6]\,
      O => \mul_ln1257_5_reg_4267[12]_i_9_n_5\
    );
\mul_ln1257_5_reg_4267_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln1257_2_reg_42450,
      D => mul_8ns_6ns_13_1_1_U81_n_16,
      Q => mul_ln1257_5_reg_4267(0),
      R => '0'
    );
\mul_ln1257_5_reg_4267_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln1257_2_reg_42450,
      D => mul_8ns_6ns_13_1_1_U81_n_7,
      Q => mul_ln1257_5_reg_4267(10),
      R => '0'
    );
\mul_ln1257_5_reg_4267_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln1257_2_reg_42450,
      D => mul_8ns_6ns_13_1_1_U81_n_6,
      Q => mul_ln1257_5_reg_4267(11),
      R => '0'
    );
\mul_ln1257_5_reg_4267_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln1257_2_reg_42450,
      D => mul_8ns_6ns_13_1_1_U81_n_5,
      Q => mul_ln1257_5_reg_4267(12),
      R => '0'
    );
\mul_ln1257_5_reg_4267_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln1257_2_reg_42450,
      D => \b_1_reg_4228_reg_n_5_[1]\,
      Q => mul_ln1257_5_reg_4267(1),
      R => '0'
    );
\mul_ln1257_5_reg_4267_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln1257_2_reg_42450,
      D => mul_8ns_6ns_13_1_1_U81_n_15,
      Q => mul_ln1257_5_reg_4267(2),
      R => '0'
    );
\mul_ln1257_5_reg_4267_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln1257_2_reg_42450,
      D => mul_8ns_6ns_13_1_1_U81_n_14,
      Q => mul_ln1257_5_reg_4267(3),
      R => '0'
    );
\mul_ln1257_5_reg_4267_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln1257_2_reg_42450,
      D => mul_8ns_6ns_13_1_1_U81_n_13,
      Q => mul_ln1257_5_reg_4267(4),
      R => '0'
    );
\mul_ln1257_5_reg_4267_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln1257_2_reg_42450,
      D => mul_8ns_6ns_13_1_1_U81_n_12,
      Q => mul_ln1257_5_reg_4267(5),
      R => '0'
    );
\mul_ln1257_5_reg_4267_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln1257_2_reg_42450,
      D => mul_8ns_6ns_13_1_1_U81_n_11,
      Q => mul_ln1257_5_reg_4267(6),
      R => '0'
    );
\mul_ln1257_5_reg_4267_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln1257_2_reg_42450,
      D => mul_8ns_6ns_13_1_1_U81_n_10,
      Q => mul_ln1257_5_reg_4267(7),
      R => '0'
    );
\mul_ln1257_5_reg_4267_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln1257_2_reg_42450,
      D => mul_8ns_6ns_13_1_1_U81_n_9,
      Q => mul_ln1257_5_reg_4267(8),
      R => '0'
    );
\mul_ln1257_5_reg_4267_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln1257_2_reg_42450,
      D => mul_8ns_6ns_13_1_1_U81_n_8,
      Q => mul_ln1257_5_reg_4267(9),
      R => '0'
    );
\mul_ln1311_1_reg_4465_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln1311_1_reg_44650,
      D => mul_mul_20s_8ns_28_4_1_U99_n_13,
      Q => \mul_ln1311_1_reg_4465_reg_n_5_[19]\,
      R => '0'
    );
\mul_ln1311_1_reg_4465_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln1311_1_reg_44650,
      D => mul_mul_20s_8ns_28_4_1_U99_n_12,
      Q => \mul_ln1311_1_reg_4465_reg_n_5_[20]\,
      R => '0'
    );
\mul_ln1311_1_reg_4465_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln1311_1_reg_44650,
      D => mul_mul_20s_8ns_28_4_1_U99_n_11,
      Q => \mul_ln1311_1_reg_4465_reg_n_5_[21]\,
      R => '0'
    );
\mul_ln1311_1_reg_4465_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln1311_1_reg_44650,
      D => mul_mul_20s_8ns_28_4_1_U99_n_10,
      Q => \mul_ln1311_1_reg_4465_reg_n_5_[22]\,
      R => '0'
    );
\mul_ln1311_1_reg_4465_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln1311_1_reg_44650,
      D => mul_mul_20s_8ns_28_4_1_U99_n_9,
      Q => \mul_ln1311_1_reg_4465_reg_n_5_[23]\,
      R => '0'
    );
\mul_ln1311_1_reg_4465_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln1311_1_reg_44650,
      D => mul_mul_20s_8ns_28_4_1_U99_n_8,
      Q => \mul_ln1311_1_reg_4465_reg_n_5_[24]\,
      R => '0'
    );
\mul_ln1311_1_reg_4465_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln1311_1_reg_44650,
      D => mul_mul_20s_8ns_28_4_1_U99_n_7,
      Q => \mul_ln1311_1_reg_4465_reg_n_5_[25]\,
      R => '0'
    );
\mul_ln1311_1_reg_4465_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln1311_1_reg_44650,
      D => mul_mul_20s_8ns_28_4_1_U99_n_6,
      Q => \mul_ln1311_1_reg_4465_reg_n_5_[26]\,
      R => '0'
    );
\mul_ln1311_1_reg_4465_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln1311_1_reg_44650,
      D => mul_mul_20s_8ns_28_4_1_U99_n_5,
      Q => tmp_32_fu_3400_p3,
      R => '0'
    );
\mul_ln1311_reg_4454[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^icmp_ln520_reg_4037_pp0_iter11_reg_reg[0]_0\,
      I1 => \^ap_enable_reg_pp0_iter12_reg_1\,
      I2 => \icmp_ln1285_reg_4073_reg[0]_0\,
      O => mul_ln1311_1_reg_44650
    );
\mul_ln1311_reg_4454_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln1311_1_reg_44650,
      D => mul_mul_20s_8ns_28_4_1_U98_n_13,
      Q => \mul_ln1311_reg_4454_reg_n_5_[19]\,
      R => '0'
    );
\mul_ln1311_reg_4454_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln1311_1_reg_44650,
      D => mul_mul_20s_8ns_28_4_1_U98_n_12,
      Q => \mul_ln1311_reg_4454_reg_n_5_[20]\,
      R => '0'
    );
\mul_ln1311_reg_4454_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln1311_1_reg_44650,
      D => mul_mul_20s_8ns_28_4_1_U98_n_11,
      Q => \mul_ln1311_reg_4454_reg_n_5_[21]\,
      R => '0'
    );
\mul_ln1311_reg_4454_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln1311_1_reg_44650,
      D => mul_mul_20s_8ns_28_4_1_U98_n_10,
      Q => \mul_ln1311_reg_4454_reg_n_5_[22]\,
      R => '0'
    );
\mul_ln1311_reg_4454_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln1311_1_reg_44650,
      D => mul_mul_20s_8ns_28_4_1_U98_n_9,
      Q => \mul_ln1311_reg_4454_reg_n_5_[23]\,
      R => '0'
    );
\mul_ln1311_reg_4454_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln1311_1_reg_44650,
      D => mul_mul_20s_8ns_28_4_1_U98_n_8,
      Q => \mul_ln1311_reg_4454_reg_n_5_[24]\,
      R => '0'
    );
\mul_ln1311_reg_4454_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln1311_1_reg_44650,
      D => mul_mul_20s_8ns_28_4_1_U98_n_7,
      Q => \mul_ln1311_reg_4454_reg_n_5_[25]\,
      R => '0'
    );
\mul_ln1311_reg_4454_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln1311_1_reg_44650,
      D => mul_mul_20s_8ns_28_4_1_U98_n_6,
      Q => \mul_ln1311_reg_4454_reg_n_5_[26]\,
      R => '0'
    );
\mul_ln1311_reg_4454_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln1311_1_reg_44650,
      D => mul_mul_20s_8ns_28_4_1_U98_n_5,
      Q => tmp_31_fu_3365_p3,
      R => '0'
    );
mul_mul_20s_8ns_28_4_1_U98: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1
     port map (
      E(0) => tpgSinTableArray_ce0,
      P(27) => mul_mul_20s_8ns_28_4_1_U98_n_5,
      P(26) => mul_mul_20s_8ns_28_4_1_U98_n_6,
      P(25) => mul_mul_20s_8ns_28_4_1_U98_n_7,
      P(24) => mul_mul_20s_8ns_28_4_1_U98_n_8,
      P(23) => mul_mul_20s_8ns_28_4_1_U98_n_9,
      P(22) => mul_mul_20s_8ns_28_4_1_U98_n_10,
      P(21) => mul_mul_20s_8ns_28_4_1_U98_n_11,
      P(20) => mul_mul_20s_8ns_28_4_1_U98_n_12,
      P(19) => mul_mul_20s_8ns_28_4_1_U98_n_13,
      P(18) => mul_mul_20s_8ns_28_4_1_U98_n_14,
      P(17) => mul_mul_20s_8ns_28_4_1_U98_n_15,
      P(16) => mul_mul_20s_8ns_28_4_1_U98_n_16,
      P(15) => mul_mul_20s_8ns_28_4_1_U98_n_17,
      P(14) => mul_mul_20s_8ns_28_4_1_U98_n_18,
      P(13) => mul_mul_20s_8ns_28_4_1_U98_n_19,
      P(12) => mul_mul_20s_8ns_28_4_1_U98_n_20,
      P(11) => mul_mul_20s_8ns_28_4_1_U98_n_21,
      P(10) => mul_mul_20s_8ns_28_4_1_U98_n_22,
      P(9) => mul_mul_20s_8ns_28_4_1_U98_n_23,
      P(8) => mul_mul_20s_8ns_28_4_1_U98_n_24,
      P(7) => mul_mul_20s_8ns_28_4_1_U98_n_25,
      P(6) => mul_mul_20s_8ns_28_4_1_U98_n_26,
      P(5) => mul_mul_20s_8ns_28_4_1_U98_n_27,
      P(4) => mul_mul_20s_8ns_28_4_1_U98_n_28,
      P(3) => mul_mul_20s_8ns_28_4_1_U98_n_29,
      P(2) => mul_mul_20s_8ns_28_4_1_U98_n_30,
      P(1) => mul_mul_20s_8ns_28_4_1_U98_n_31,
      P(0) => mul_mul_20s_8ns_28_4_1_U98_n_32,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      \out\(19) => lshr_ln_reg_4349_reg_1_n_49,
      \out\(18) => lshr_ln_reg_4349_reg_1_n_50,
      \out\(17) => lshr_ln_reg_4349_reg_1_n_51,
      \out\(16) => lshr_ln_reg_4349_reg_1_n_52,
      \out\(15) => lshr_ln_reg_4349_reg_0_n_89,
      \out\(14) => lshr_ln_reg_4349_reg_0_n_90,
      \out\(13) => lshr_ln_reg_4349_reg_0_n_91,
      \out\(12) => lshr_ln_reg_4349_reg_0_n_92,
      \out\(11) => lshr_ln_reg_4349_reg_0_n_93,
      \out\(10) => lshr_ln_reg_4349_reg_0_n_94,
      \out\(9) => lshr_ln_reg_4349_reg_0_n_95,
      \out\(8) => lshr_ln_reg_4349_reg_0_n_96,
      \out\(7) => lshr_ln_reg_4349_reg_0_n_97,
      \out\(6) => lshr_ln_reg_4349_reg_0_n_98,
      \out\(5) => lshr_ln_reg_4349_reg_0_n_99,
      \out\(4) => lshr_ln_reg_4349_reg_0_n_100,
      \out\(3) => lshr_ln_reg_4349_reg_0_n_101,
      \out\(2) => lshr_ln_reg_4349_reg_0_n_102,
      \out\(1) => lshr_ln_reg_4349_reg_0_n_103,
      \out\(0) => lshr_ln_reg_4349_reg_0_n_104
    );
mul_mul_20s_8ns_28_4_1_U99: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_14
     port map (
      A(19) => lshr_ln_reg_4349_reg_1_n_65,
      A(18) => lshr_ln_reg_4349_reg_1_n_66,
      A(17) => lshr_ln_reg_4349_reg_1_n_67,
      A(16) => lshr_ln_reg_4349_reg_1_n_68,
      A(15) => lshr_ln_reg_4349_reg_0_n_121,
      A(14) => lshr_ln_reg_4349_reg_0_n_122,
      A(13) => lshr_ln_reg_4349_reg_0_n_123,
      A(12) => lshr_ln_reg_4349_reg_0_n_124,
      A(11) => lshr_ln_reg_4349_reg_0_n_125,
      A(10) => lshr_ln_reg_4349_reg_0_n_126,
      A(9) => lshr_ln_reg_4349_reg_0_n_127,
      A(8) => lshr_ln_reg_4349_reg_0_n_128,
      A(7) => lshr_ln_reg_4349_reg_0_n_129,
      A(6) => lshr_ln_reg_4349_reg_0_n_130,
      A(5) => lshr_ln_reg_4349_reg_0_n_131,
      A(4) => lshr_ln_reg_4349_reg_0_n_132,
      A(3) => lshr_ln_reg_4349_reg_0_n_133,
      A(2) => lshr_ln_reg_4349_reg_0_n_134,
      A(1) => lshr_ln_reg_4349_reg_0_n_135,
      A(0) => lshr_ln_reg_4349_reg_0_n_136,
      E(0) => tpgSinTableArray_ce0,
      P(27) => mul_mul_20s_8ns_28_4_1_U99_n_5,
      P(26) => mul_mul_20s_8ns_28_4_1_U99_n_6,
      P(25) => mul_mul_20s_8ns_28_4_1_U99_n_7,
      P(24) => mul_mul_20s_8ns_28_4_1_U99_n_8,
      P(23) => mul_mul_20s_8ns_28_4_1_U99_n_9,
      P(22) => mul_mul_20s_8ns_28_4_1_U99_n_10,
      P(21) => mul_mul_20s_8ns_28_4_1_U99_n_11,
      P(20) => mul_mul_20s_8ns_28_4_1_U99_n_12,
      P(19) => mul_mul_20s_8ns_28_4_1_U99_n_13,
      P(18) => mul_mul_20s_8ns_28_4_1_U99_n_14,
      P(17) => mul_mul_20s_8ns_28_4_1_U99_n_15,
      P(16) => mul_mul_20s_8ns_28_4_1_U99_n_16,
      P(15) => mul_mul_20s_8ns_28_4_1_U99_n_17,
      P(14) => mul_mul_20s_8ns_28_4_1_U99_n_18,
      P(13) => mul_mul_20s_8ns_28_4_1_U99_n_19,
      P(12) => mul_mul_20s_8ns_28_4_1_U99_n_20,
      P(11) => mul_mul_20s_8ns_28_4_1_U99_n_21,
      P(10) => mul_mul_20s_8ns_28_4_1_U99_n_22,
      P(9) => mul_mul_20s_8ns_28_4_1_U99_n_23,
      P(8) => mul_mul_20s_8ns_28_4_1_U99_n_24,
      P(7) => mul_mul_20s_8ns_28_4_1_U99_n_25,
      P(6) => mul_mul_20s_8ns_28_4_1_U99_n_26,
      P(5) => mul_mul_20s_8ns_28_4_1_U99_n_27,
      P(4) => mul_mul_20s_8ns_28_4_1_U99_n_28,
      P(3) => mul_mul_20s_8ns_28_4_1_U99_n_29,
      P(2) => mul_mul_20s_8ns_28_4_1_U99_n_30,
      P(1) => mul_mul_20s_8ns_28_4_1_U99_n_31,
      P(0) => mul_mul_20s_8ns_28_4_1_U99_n_32,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter8 => \^ap_enable_reg_pp0_iter8\,
      \ap_phi_reg_pp0_iter9_outpix_val_V_74_reg_933_reg[0]\ => \^ap_enable_reg_pp0_iter12_reg_1\
    );
\or_ln691_2_reg_4394[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter12_reg_1\,
      I1 => icmp_ln520_reg_4037_pp0_iter10_reg,
      I2 => \outpix_val_V_6_fu_486_reg[7]_1\,
      O => \or_ln691_2_reg_4394[0]_i_1_n_5\
    );
\or_ln691_2_reg_4394[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(14),
      I1 => \or_ln691_2_reg_4394_reg[0]_i_3\(13),
      I2 => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(13),
      I3 => \or_ln691_2_reg_4394_reg[0]_i_3\(12),
      O => \x_4_reg_4018_pp0_iter10_reg_reg[15]_3\(6)
    );
\or_ln691_2_reg_4394[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(12),
      I1 => \or_ln691_2_reg_4394_reg[0]_i_3\(11),
      I2 => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(11),
      I3 => \or_ln691_2_reg_4394_reg[0]_i_3\(10),
      O => \x_4_reg_4018_pp0_iter10_reg_reg[15]_3\(5)
    );
\or_ln691_2_reg_4394[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(10),
      I1 => \or_ln691_2_reg_4394_reg[0]_i_3\(9),
      I2 => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(9),
      I3 => \or_ln691_2_reg_4394_reg[0]_i_3\(8),
      O => \x_4_reg_4018_pp0_iter10_reg_reg[15]_3\(4)
    );
\or_ln691_2_reg_4394[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(8),
      I1 => \or_ln691_2_reg_4394_reg[0]_i_3\(7),
      I2 => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(7),
      I3 => \or_ln691_2_reg_4394_reg[0]_i_3\(6),
      O => \x_4_reg_4018_pp0_iter10_reg_reg[15]_3\(3)
    );
\or_ln691_2_reg_4394[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(6),
      I1 => \or_ln691_2_reg_4394_reg[0]_i_3\(5),
      I2 => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(5),
      I3 => \or_ln691_2_reg_4394_reg[0]_i_3\(4),
      O => \x_4_reg_4018_pp0_iter10_reg_reg[15]_3\(2)
    );
\or_ln691_2_reg_4394[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(4),
      I1 => \or_ln691_2_reg_4394_reg[0]_i_3\(3),
      I2 => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(3),
      I3 => \or_ln691_2_reg_4394_reg[0]_i_3\(2),
      O => \x_4_reg_4018_pp0_iter10_reg_reg[15]_3\(1)
    );
\or_ln691_2_reg_4394[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(2),
      I1 => \or_ln691_2_reg_4394_reg[0]_i_3\(1),
      I2 => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(1),
      I3 => \or_ln691_2_reg_4394_reg[0]_i_3\(0),
      O => \x_4_reg_4018_pp0_iter10_reg_reg[15]_3\(0)
    );
\or_ln691_2_reg_4394[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => rev102_reg_1234,
      I1 => cmp35_not_reg_1224,
      I2 => \or_ln691_2_reg_4394_reg[0]_0\(0),
      I3 => \or_ln691_2_reg_4394_reg[0]_1\(0),
      O => or_ln691_2_fu_2457_p2
    );
\or_ln691_2_reg_4394[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(14),
      I1 => \or_ln691_2_reg_4394_reg[0]_i_4\(13),
      I2 => \or_ln691_2_reg_4394_reg[0]_i_4\(12),
      I3 => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(13),
      O => \x_4_reg_4018_pp0_iter10_reg_reg[15]_4\(6)
    );
\or_ln691_2_reg_4394[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(12),
      I1 => \or_ln691_2_reg_4394_reg[0]_i_4\(11),
      I2 => \or_ln691_2_reg_4394_reg[0]_i_4\(10),
      I3 => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(11),
      O => \x_4_reg_4018_pp0_iter10_reg_reg[15]_4\(5)
    );
\or_ln691_2_reg_4394[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(10),
      I1 => \or_ln691_2_reg_4394_reg[0]_i_4\(9),
      I2 => \or_ln691_2_reg_4394_reg[0]_i_4\(8),
      I3 => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(9),
      O => \x_4_reg_4018_pp0_iter10_reg_reg[15]_4\(4)
    );
\or_ln691_2_reg_4394[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(8),
      I1 => \or_ln691_2_reg_4394_reg[0]_i_4\(7),
      I2 => \or_ln691_2_reg_4394_reg[0]_i_4\(6),
      I3 => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(7),
      O => \x_4_reg_4018_pp0_iter10_reg_reg[15]_4\(3)
    );
\or_ln691_2_reg_4394[0]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(6),
      I1 => \or_ln691_2_reg_4394_reg[0]_i_4\(5),
      I2 => \or_ln691_2_reg_4394_reg[0]_i_4\(4),
      I3 => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(5),
      O => \x_4_reg_4018_pp0_iter10_reg_reg[15]_4\(2)
    );
\or_ln691_2_reg_4394[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(4),
      I1 => \or_ln691_2_reg_4394_reg[0]_i_4\(3),
      I2 => \or_ln691_2_reg_4394_reg[0]_i_4\(2),
      I3 => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(3),
      O => \x_4_reg_4018_pp0_iter10_reg_reg[15]_4\(1)
    );
\or_ln691_2_reg_4394[0]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(2),
      I1 => \or_ln691_2_reg_4394_reg[0]_i_4\(1),
      I2 => \or_ln691_2_reg_4394_reg[0]_i_4\(0),
      I3 => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(1),
      O => \x_4_reg_4018_pp0_iter10_reg_reg[15]_4\(0)
    );
\or_ln691_2_reg_4394_pp0_iter12_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => or_ln691_2_reg_4394,
      Q => or_ln691_2_reg_4394_pp0_iter12_reg,
      R => '0'
    );
\or_ln691_2_reg_4394_pp0_iter13_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => or_ln691_2_reg_4394_pp0_iter12_reg,
      Q => or_ln691_2_reg_4394_pp0_iter13_reg,
      R => '0'
    );
\or_ln691_2_reg_4394_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \or_ln691_2_reg_4394[0]_i_1_n_5\,
      D => or_ln691_2_fu_2457_p2,
      Q => or_ln691_2_reg_4394,
      R => '0'
    );
\or_ln691_6_reg_4401[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => rev102_reg_1234,
      I1 => cmp35_not_reg_1224,
      I2 => \or_ln691_6_reg_4401_reg[0]_0\(0),
      I3 => \or_ln691_6_reg_4401_reg[0]_1\(0),
      O => or_ln691_6_fu_2494_p2
    );
\or_ln691_6_reg_4401[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(14),
      I1 => \or_ln691_2_reg_4394_reg[0]_i_3\(13),
      I2 => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(13),
      I3 => \or_ln691_2_reg_4394_reg[0]_i_3\(12),
      O => \x_4_reg_4018_pp0_iter10_reg_reg[15]_1\(6)
    );
\or_ln691_6_reg_4401[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(12),
      I1 => \or_ln691_2_reg_4394_reg[0]_i_3\(11),
      I2 => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(11),
      I3 => \or_ln691_2_reg_4394_reg[0]_i_3\(10),
      O => \x_4_reg_4018_pp0_iter10_reg_reg[15]_1\(5)
    );
\or_ln691_6_reg_4401[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(10),
      I1 => \or_ln691_2_reg_4394_reg[0]_i_3\(9),
      I2 => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(9),
      I3 => \or_ln691_2_reg_4394_reg[0]_i_3\(8),
      O => \x_4_reg_4018_pp0_iter10_reg_reg[15]_1\(4)
    );
\or_ln691_6_reg_4401[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(8),
      I1 => \or_ln691_2_reg_4394_reg[0]_i_3\(7),
      I2 => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(7),
      I3 => \or_ln691_2_reg_4394_reg[0]_i_3\(6),
      O => \x_4_reg_4018_pp0_iter10_reg_reg[15]_1\(3)
    );
\or_ln691_6_reg_4401[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(6),
      I1 => \or_ln691_2_reg_4394_reg[0]_i_3\(5),
      I2 => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(5),
      I3 => \or_ln691_2_reg_4394_reg[0]_i_3\(4),
      O => \x_4_reg_4018_pp0_iter10_reg_reg[15]_1\(2)
    );
\or_ln691_6_reg_4401[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(4),
      I1 => \or_ln691_2_reg_4394_reg[0]_i_3\(3),
      I2 => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(3),
      I3 => \or_ln691_2_reg_4394_reg[0]_i_3\(2),
      O => \x_4_reg_4018_pp0_iter10_reg_reg[15]_1\(1)
    );
\or_ln691_6_reg_4401[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(2),
      I1 => \or_ln691_2_reg_4394_reg[0]_i_3\(1),
      I2 => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(1),
      I3 => \or_ln691_2_reg_4394_reg[0]_i_3\(0),
      O => \x_4_reg_4018_pp0_iter10_reg_reg[15]_1\(0)
    );
\or_ln691_6_reg_4401[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(14),
      I1 => \or_ln691_2_reg_4394_reg[0]_i_4\(13),
      I2 => \or_ln691_2_reg_4394_reg[0]_i_4\(12),
      I3 => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(13),
      O => \x_4_reg_4018_pp0_iter10_reg_reg[15]_2\(6)
    );
\or_ln691_6_reg_4401[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(12),
      I1 => \or_ln691_2_reg_4394_reg[0]_i_4\(11),
      I2 => \or_ln691_2_reg_4394_reg[0]_i_4\(10),
      I3 => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(11),
      O => \x_4_reg_4018_pp0_iter10_reg_reg[15]_2\(5)
    );
\or_ln691_6_reg_4401[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(10),
      I1 => \or_ln691_2_reg_4394_reg[0]_i_4\(9),
      I2 => \or_ln691_2_reg_4394_reg[0]_i_4\(8),
      I3 => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(9),
      O => \x_4_reg_4018_pp0_iter10_reg_reg[15]_2\(4)
    );
\or_ln691_6_reg_4401[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(8),
      I1 => \or_ln691_2_reg_4394_reg[0]_i_4\(7),
      I2 => \or_ln691_2_reg_4394_reg[0]_i_4\(6),
      I3 => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(7),
      O => \x_4_reg_4018_pp0_iter10_reg_reg[15]_2\(3)
    );
\or_ln691_6_reg_4401[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(6),
      I1 => \or_ln691_2_reg_4394_reg[0]_i_4\(5),
      I2 => \or_ln691_2_reg_4394_reg[0]_i_4\(4),
      I3 => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(5),
      O => \x_4_reg_4018_pp0_iter10_reg_reg[15]_2\(2)
    );
\or_ln691_6_reg_4401[0]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(4),
      I1 => \or_ln691_2_reg_4394_reg[0]_i_4\(3),
      I2 => \or_ln691_2_reg_4394_reg[0]_i_4\(2),
      I3 => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(3),
      O => \x_4_reg_4018_pp0_iter10_reg_reg[15]_2\(1)
    );
\or_ln691_6_reg_4401[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(2),
      I1 => \or_ln691_2_reg_4394_reg[0]_i_4\(1),
      I2 => \or_ln691_2_reg_4394_reg[0]_i_4\(0),
      I3 => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(1),
      O => \x_4_reg_4018_pp0_iter10_reg_reg[15]_2\(0)
    );
\or_ln691_6_reg_4401_pp0_iter12_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => or_ln691_6_reg_4401,
      Q => or_ln691_6_reg_4401_pp0_iter12_reg,
      R => '0'
    );
\or_ln691_6_reg_4401_pp0_iter13_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => or_ln691_6_reg_4401_pp0_iter12_reg,
      Q => or_ln691_6_reg_4401_pp0_iter13_reg,
      R => '0'
    );
\or_ln691_6_reg_4401_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \or_ln691_2_reg_4394[0]_i_1_n_5\,
      D => or_ln691_6_fu_2494_p2,
      Q => or_ln691_6_reg_4401,
      R => '0'
    );
\outpix_val_V_10_fu_502[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70747030"
    )
        port map (
      I0 => \icmp_ln1285_reg_4073_reg[0]_0\,
      I1 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I2 => ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996(0),
      I3 => \outpix_val_V_11_fu_506_reg[0]_0\,
      I4 => \^outpix_val_v_10_fu_502_reg[7]_0\(0),
      O => \outpix_val_V_10_fu_502[0]_i_2_n_5\
    );
\outpix_val_V_10_fu_502[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70747030"
    )
        port map (
      I0 => \icmp_ln1285_reg_4073_reg[0]_0\,
      I1 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I2 => ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996(1),
      I3 => \outpix_val_V_11_fu_506_reg[0]_0\,
      I4 => \^outpix_val_v_10_fu_502_reg[7]_0\(1),
      O => \outpix_val_V_10_fu_502[1]_i_2_n_5\
    );
\outpix_val_V_10_fu_502[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70747030"
    )
        port map (
      I0 => \icmp_ln1285_reg_4073_reg[0]_0\,
      I1 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I2 => ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996(2),
      I3 => \outpix_val_V_11_fu_506_reg[0]_0\,
      I4 => \^outpix_val_v_10_fu_502_reg[7]_0\(2),
      O => \outpix_val_V_10_fu_502[2]_i_2_n_5\
    );
\outpix_val_V_10_fu_502[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70747030"
    )
        port map (
      I0 => \icmp_ln1285_reg_4073_reg[0]_0\,
      I1 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I2 => ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996(3),
      I3 => \outpix_val_V_11_fu_506_reg[0]_0\,
      I4 => \^outpix_val_v_10_fu_502_reg[7]_0\(3),
      O => \outpix_val_V_10_fu_502[3]_i_2_n_5\
    );
\outpix_val_V_10_fu_502[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70747030"
    )
        port map (
      I0 => \icmp_ln1285_reg_4073_reg[0]_0\,
      I1 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I2 => ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996(4),
      I3 => \outpix_val_V_11_fu_506_reg[0]_0\,
      I4 => \^outpix_val_v_10_fu_502_reg[7]_0\(4),
      O => \outpix_val_V_10_fu_502[4]_i_2_n_5\
    );
\outpix_val_V_10_fu_502[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70747030"
    )
        port map (
      I0 => \icmp_ln1285_reg_4073_reg[0]_0\,
      I1 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I2 => ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996(5),
      I3 => \outpix_val_V_11_fu_506_reg[0]_0\,
      I4 => \^outpix_val_v_10_fu_502_reg[7]_0\(5),
      O => \outpix_val_V_10_fu_502[5]_i_2_n_5\
    );
\outpix_val_V_10_fu_502[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70747030"
    )
        port map (
      I0 => \icmp_ln1285_reg_4073_reg[0]_0\,
      I1 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I2 => ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996(6),
      I3 => \outpix_val_V_11_fu_506_reg[0]_0\,
      I4 => \^outpix_val_v_10_fu_502_reg[7]_0\(6),
      O => \outpix_val_V_10_fu_502[6]_i_2_n_5\
    );
\outpix_val_V_10_fu_502[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF4FF00"
    )
        port map (
      I0 => \outpix_val_V_11_fu_506_reg[0]_0\,
      I1 => \^outpix_val_v_10_fu_502_reg[7]_0\(7),
      I2 => \icmp_ln1285_reg_4073_reg[0]_0\,
      I3 => ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996(7),
      I4 => icmp_ln520_reg_4037_pp0_iter13_reg,
      O => \outpix_val_V_10_fu_502[7]_i_2_n_5\
    );
\outpix_val_V_10_fu_502_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_10_fu_502,
      D => flow_control_loop_pipe_sequential_init_U_n_37,
      Q => \^outpix_val_v_10_fu_502_reg[7]_0\(0),
      R => '0'
    );
\outpix_val_V_10_fu_502_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_10_fu_502,
      D => flow_control_loop_pipe_sequential_init_U_n_36,
      Q => \^outpix_val_v_10_fu_502_reg[7]_0\(1),
      R => '0'
    );
\outpix_val_V_10_fu_502_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_10_fu_502,
      D => flow_control_loop_pipe_sequential_init_U_n_35,
      Q => \^outpix_val_v_10_fu_502_reg[7]_0\(2),
      R => '0'
    );
\outpix_val_V_10_fu_502_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_10_fu_502,
      D => flow_control_loop_pipe_sequential_init_U_n_34,
      Q => \^outpix_val_v_10_fu_502_reg[7]_0\(3),
      R => '0'
    );
\outpix_val_V_10_fu_502_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_10_fu_502,
      D => flow_control_loop_pipe_sequential_init_U_n_33,
      Q => \^outpix_val_v_10_fu_502_reg[7]_0\(4),
      R => '0'
    );
\outpix_val_V_10_fu_502_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_10_fu_502,
      D => flow_control_loop_pipe_sequential_init_U_n_32,
      Q => \^outpix_val_v_10_fu_502_reg[7]_0\(5),
      R => '0'
    );
\outpix_val_V_10_fu_502_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_10_fu_502,
      D => flow_control_loop_pipe_sequential_init_U_n_31,
      Q => \^outpix_val_v_10_fu_502_reg[7]_0\(6),
      R => '0'
    );
\outpix_val_V_10_fu_502_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_10_fu_502,
      D => flow_control_loop_pipe_sequential_init_U_n_30,
      Q => \^outpix_val_v_10_fu_502_reg[7]_0\(7),
      R => '0'
    );
\outpix_val_V_11_fu_506[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70747030"
    )
        port map (
      I0 => \icmp_ln1285_reg_4073_reg[0]_0\,
      I1 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I2 => ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933(0),
      I3 => \outpix_val_V_11_fu_506_reg[0]_0\,
      I4 => \^outpix_val_v_11_fu_506_reg[7]_0\(0),
      O => \outpix_val_V_11_fu_506[0]_i_2_n_5\
    );
\outpix_val_V_11_fu_506[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70747030"
    )
        port map (
      I0 => \icmp_ln1285_reg_4073_reg[0]_0\,
      I1 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I2 => ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933(1),
      I3 => \outpix_val_V_11_fu_506_reg[0]_0\,
      I4 => \^outpix_val_v_11_fu_506_reg[7]_0\(1),
      O => \outpix_val_V_11_fu_506[1]_i_2_n_5\
    );
\outpix_val_V_11_fu_506[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70747030"
    )
        port map (
      I0 => \icmp_ln1285_reg_4073_reg[0]_0\,
      I1 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I2 => ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933(2),
      I3 => \outpix_val_V_11_fu_506_reg[0]_0\,
      I4 => \^outpix_val_v_11_fu_506_reg[7]_0\(2),
      O => \outpix_val_V_11_fu_506[2]_i_2_n_5\
    );
\outpix_val_V_11_fu_506[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70747030"
    )
        port map (
      I0 => \icmp_ln1285_reg_4073_reg[0]_0\,
      I1 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I2 => ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933(3),
      I3 => \outpix_val_V_11_fu_506_reg[0]_0\,
      I4 => \^outpix_val_v_11_fu_506_reg[7]_0\(3),
      O => \outpix_val_V_11_fu_506[3]_i_2_n_5\
    );
\outpix_val_V_11_fu_506[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70747030"
    )
        port map (
      I0 => \icmp_ln1285_reg_4073_reg[0]_0\,
      I1 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I2 => ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933(4),
      I3 => \outpix_val_V_11_fu_506_reg[0]_0\,
      I4 => \^outpix_val_v_11_fu_506_reg[7]_0\(4),
      O => \outpix_val_V_11_fu_506[4]_i_2_n_5\
    );
\outpix_val_V_11_fu_506[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70747030"
    )
        port map (
      I0 => \icmp_ln1285_reg_4073_reg[0]_0\,
      I1 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I2 => ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933(5),
      I3 => \outpix_val_V_11_fu_506_reg[0]_0\,
      I4 => \^outpix_val_v_11_fu_506_reg[7]_0\(5),
      O => \outpix_val_V_11_fu_506[5]_i_2_n_5\
    );
\outpix_val_V_11_fu_506[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70747030"
    )
        port map (
      I0 => \icmp_ln1285_reg_4073_reg[0]_0\,
      I1 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I2 => ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933(6),
      I3 => \outpix_val_V_11_fu_506_reg[0]_0\,
      I4 => \^outpix_val_v_11_fu_506_reg[7]_0\(6),
      O => \outpix_val_V_11_fu_506[6]_i_2_n_5\
    );
\outpix_val_V_11_fu_506[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF4FF00"
    )
        port map (
      I0 => \outpix_val_V_11_fu_506_reg[0]_0\,
      I1 => \^outpix_val_v_11_fu_506_reg[7]_0\(7),
      I2 => \icmp_ln1285_reg_4073_reg[0]_0\,
      I3 => ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933(7),
      I4 => icmp_ln520_reg_4037_pp0_iter13_reg,
      O => \outpix_val_V_11_fu_506[7]_i_2_n_5\
    );
\outpix_val_V_11_fu_506_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_10_fu_502,
      D => flow_control_loop_pipe_sequential_init_U_n_28,
      Q => \^outpix_val_v_11_fu_506_reg[7]_0\(0),
      R => '0'
    );
\outpix_val_V_11_fu_506_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_10_fu_502,
      D => flow_control_loop_pipe_sequential_init_U_n_27,
      Q => \^outpix_val_v_11_fu_506_reg[7]_0\(1),
      R => '0'
    );
\outpix_val_V_11_fu_506_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_10_fu_502,
      D => flow_control_loop_pipe_sequential_init_U_n_26,
      Q => \^outpix_val_v_11_fu_506_reg[7]_0\(2),
      R => '0'
    );
\outpix_val_V_11_fu_506_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_10_fu_502,
      D => flow_control_loop_pipe_sequential_init_U_n_25,
      Q => \^outpix_val_v_11_fu_506_reg[7]_0\(3),
      R => '0'
    );
\outpix_val_V_11_fu_506_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_10_fu_502,
      D => flow_control_loop_pipe_sequential_init_U_n_24,
      Q => \^outpix_val_v_11_fu_506_reg[7]_0\(4),
      R => '0'
    );
\outpix_val_V_11_fu_506_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_10_fu_502,
      D => flow_control_loop_pipe_sequential_init_U_n_23,
      Q => \^outpix_val_v_11_fu_506_reg[7]_0\(5),
      R => '0'
    );
\outpix_val_V_11_fu_506_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_10_fu_502,
      D => flow_control_loop_pipe_sequential_init_U_n_22,
      Q => \^outpix_val_v_11_fu_506_reg[7]_0\(6),
      R => '0'
    );
\outpix_val_V_11_fu_506_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_10_fu_502,
      D => flow_control_loop_pipe_sequential_init_U_n_21,
      Q => \^outpix_val_v_11_fu_506_reg[7]_0\(7),
      R => '0'
    );
\outpix_val_V_23_reg_4449_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_23_reg_44490,
      D => grp_tpgPatternCrossHatch_fu_1369_ap_return_1(7),
      Q => outpix_val_V_23_reg_4449(0),
      R => '0'
    );
\outpix_val_V_41_reg_4536_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_41_reg_45360,
      D => \outpix_val_V_41_reg_4536_reg[7]_0\(0),
      Q => outpix_val_V_41_reg_4536(0),
      R => '0'
    );
\outpix_val_V_41_reg_4536_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_41_reg_45360,
      D => \outpix_val_V_41_reg_4536_reg[7]_0\(1),
      Q => outpix_val_V_41_reg_4536(1),
      R => '0'
    );
\outpix_val_V_41_reg_4536_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_41_reg_45360,
      D => \outpix_val_V_41_reg_4536_reg[7]_0\(2),
      Q => outpix_val_V_41_reg_4536(2),
      R => '0'
    );
\outpix_val_V_41_reg_4536_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_41_reg_45360,
      D => \outpix_val_V_41_reg_4536_reg[7]_0\(3),
      Q => outpix_val_V_41_reg_4536(3),
      R => '0'
    );
\outpix_val_V_41_reg_4536_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_41_reg_45360,
      D => \outpix_val_V_41_reg_4536_reg[7]_0\(4),
      Q => outpix_val_V_41_reg_4536(4),
      R => '0'
    );
\outpix_val_V_41_reg_4536_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_41_reg_45360,
      D => \outpix_val_V_41_reg_4536_reg[7]_0\(5),
      Q => outpix_val_V_41_reg_4536(5),
      R => '0'
    );
\outpix_val_V_41_reg_4536_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_41_reg_45360,
      D => \outpix_val_V_41_reg_4536_reg[7]_0\(6),
      Q => outpix_val_V_41_reg_4536(6),
      R => '0'
    );
\outpix_val_V_41_reg_4536_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_41_reg_45360,
      D => \outpix_val_V_41_reg_4536_reg[7]_0\(7),
      Q => outpix_val_V_41_reg_4536(7),
      R => '0'
    );
\outpix_val_V_42_reg_4530_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_41_reg_45360,
      D => \outpix_val_V_42_reg_4530_reg[7]_0\(0),
      Q => outpix_val_V_42_reg_4530(0),
      R => '0'
    );
\outpix_val_V_42_reg_4530_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_41_reg_45360,
      D => \outpix_val_V_42_reg_4530_reg[7]_0\(1),
      Q => outpix_val_V_42_reg_4530(1),
      R => '0'
    );
\outpix_val_V_42_reg_4530_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_41_reg_45360,
      D => \outpix_val_V_42_reg_4530_reg[7]_0\(2),
      Q => outpix_val_V_42_reg_4530(2),
      R => '0'
    );
\outpix_val_V_42_reg_4530_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_41_reg_45360,
      D => \outpix_val_V_42_reg_4530_reg[7]_0\(3),
      Q => outpix_val_V_42_reg_4530(3),
      R => '0'
    );
\outpix_val_V_42_reg_4530_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_41_reg_45360,
      D => \outpix_val_V_42_reg_4530_reg[7]_0\(4),
      Q => outpix_val_V_42_reg_4530(4),
      R => '0'
    );
\outpix_val_V_42_reg_4530_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_41_reg_45360,
      D => \outpix_val_V_42_reg_4530_reg[7]_0\(5),
      Q => outpix_val_V_42_reg_4530(5),
      R => '0'
    );
\outpix_val_V_42_reg_4530_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_41_reg_45360,
      D => \outpix_val_V_42_reg_4530_reg[7]_0\(6),
      Q => outpix_val_V_42_reg_4530(6),
      R => '0'
    );
\outpix_val_V_42_reg_4530_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_41_reg_45360,
      D => \outpix_val_V_42_reg_4530_reg[7]_0\(7),
      Q => outpix_val_V_42_reg_4530(7),
      R => '0'
    );
\outpix_val_V_43_reg_4524_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_41_reg_45360,
      D => \outpix_val_V_43_reg_4524_reg[7]_0\(0),
      Q => outpix_val_V_43_reg_4524(0),
      R => '0'
    );
\outpix_val_V_43_reg_4524_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_41_reg_45360,
      D => \outpix_val_V_43_reg_4524_reg[7]_0\(1),
      Q => outpix_val_V_43_reg_4524(1),
      R => '0'
    );
\outpix_val_V_43_reg_4524_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_41_reg_45360,
      D => \outpix_val_V_43_reg_4524_reg[7]_0\(2),
      Q => outpix_val_V_43_reg_4524(2),
      R => '0'
    );
\outpix_val_V_43_reg_4524_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_41_reg_45360,
      D => \outpix_val_V_43_reg_4524_reg[7]_0\(3),
      Q => outpix_val_V_43_reg_4524(3),
      R => '0'
    );
\outpix_val_V_43_reg_4524_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_41_reg_45360,
      D => \outpix_val_V_43_reg_4524_reg[7]_0\(4),
      Q => outpix_val_V_43_reg_4524(4),
      R => '0'
    );
\outpix_val_V_43_reg_4524_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_41_reg_45360,
      D => \outpix_val_V_43_reg_4524_reg[7]_0\(5),
      Q => outpix_val_V_43_reg_4524(5),
      R => '0'
    );
\outpix_val_V_43_reg_4524_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_41_reg_45360,
      D => \outpix_val_V_43_reg_4524_reg[7]_0\(6),
      Q => outpix_val_V_43_reg_4524(6),
      R => '0'
    );
\outpix_val_V_43_reg_4524_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_41_reg_45360,
      D => \outpix_val_V_43_reg_4524_reg[7]_0\(7),
      Q => outpix_val_V_43_reg_4524(7),
      R => '0'
    );
\outpix_val_V_44_reg_4518_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_41_reg_45360,
      D => \outpix_val_V_44_reg_4518_reg[7]_0\(0),
      Q => outpix_val_V_44_reg_4518(0),
      R => '0'
    );
\outpix_val_V_44_reg_4518_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_41_reg_45360,
      D => \outpix_val_V_44_reg_4518_reg[7]_0\(1),
      Q => outpix_val_V_44_reg_4518(1),
      R => '0'
    );
\outpix_val_V_44_reg_4518_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_41_reg_45360,
      D => \outpix_val_V_44_reg_4518_reg[7]_0\(2),
      Q => outpix_val_V_44_reg_4518(2),
      R => '0'
    );
\outpix_val_V_44_reg_4518_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_41_reg_45360,
      D => \outpix_val_V_44_reg_4518_reg[7]_0\(3),
      Q => outpix_val_V_44_reg_4518(3),
      R => '0'
    );
\outpix_val_V_44_reg_4518_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_41_reg_45360,
      D => \outpix_val_V_44_reg_4518_reg[7]_0\(4),
      Q => outpix_val_V_44_reg_4518(4),
      R => '0'
    );
\outpix_val_V_44_reg_4518_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_41_reg_45360,
      D => \outpix_val_V_44_reg_4518_reg[7]_0\(5),
      Q => outpix_val_V_44_reg_4518(5),
      R => '0'
    );
\outpix_val_V_44_reg_4518_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_41_reg_45360,
      D => \outpix_val_V_44_reg_4518_reg[7]_0\(6),
      Q => outpix_val_V_44_reg_4518(6),
      R => '0'
    );
\outpix_val_V_44_reg_4518_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_41_reg_45360,
      D => \outpix_val_V_44_reg_4518_reg[7]_0\(7),
      Q => outpix_val_V_44_reg_4518(7),
      R => '0'
    );
\outpix_val_V_45_reg_4512_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_41_reg_45360,
      D => \outpix_val_V_45_reg_4512_reg[7]_0\(0),
      Q => outpix_val_V_45_reg_4512(0),
      R => '0'
    );
\outpix_val_V_45_reg_4512_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_41_reg_45360,
      D => \outpix_val_V_45_reg_4512_reg[7]_0\(1),
      Q => outpix_val_V_45_reg_4512(1),
      R => '0'
    );
\outpix_val_V_45_reg_4512_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_41_reg_45360,
      D => \outpix_val_V_45_reg_4512_reg[7]_0\(2),
      Q => outpix_val_V_45_reg_4512(2),
      R => '0'
    );
\outpix_val_V_45_reg_4512_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_41_reg_45360,
      D => \outpix_val_V_45_reg_4512_reg[7]_0\(3),
      Q => outpix_val_V_45_reg_4512(3),
      R => '0'
    );
\outpix_val_V_45_reg_4512_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_41_reg_45360,
      D => \outpix_val_V_45_reg_4512_reg[7]_0\(4),
      Q => outpix_val_V_45_reg_4512(4),
      R => '0'
    );
\outpix_val_V_45_reg_4512_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_41_reg_45360,
      D => \outpix_val_V_45_reg_4512_reg[7]_0\(5),
      Q => outpix_val_V_45_reg_4512(5),
      R => '0'
    );
\outpix_val_V_45_reg_4512_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_41_reg_45360,
      D => \outpix_val_V_45_reg_4512_reg[7]_0\(6),
      Q => outpix_val_V_45_reg_4512(6),
      R => '0'
    );
\outpix_val_V_45_reg_4512_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_41_reg_45360,
      D => \outpix_val_V_45_reg_4512_reg[7]_0\(7),
      Q => outpix_val_V_45_reg_4512(7),
      R => '0'
    );
\outpix_val_V_46_reg_4506[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_0\,
      I1 => \^ap_enable_reg_pp0_iter12_reg_1\,
      O => outpix_val_V_41_reg_45360
    );
\outpix_val_V_46_reg_4506_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_41_reg_45360,
      D => \outpix_val_V_46_reg_4506_reg[7]_0\(0),
      Q => outpix_val_V_46_reg_4506(0),
      R => '0'
    );
\outpix_val_V_46_reg_4506_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_41_reg_45360,
      D => \outpix_val_V_46_reg_4506_reg[7]_0\(1),
      Q => outpix_val_V_46_reg_4506(1),
      R => '0'
    );
\outpix_val_V_46_reg_4506_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_41_reg_45360,
      D => \outpix_val_V_46_reg_4506_reg[7]_0\(2),
      Q => outpix_val_V_46_reg_4506(2),
      R => '0'
    );
\outpix_val_V_46_reg_4506_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_41_reg_45360,
      D => \outpix_val_V_46_reg_4506_reg[7]_0\(3),
      Q => outpix_val_V_46_reg_4506(3),
      R => '0'
    );
\outpix_val_V_46_reg_4506_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_41_reg_45360,
      D => \outpix_val_V_46_reg_4506_reg[7]_0\(4),
      Q => outpix_val_V_46_reg_4506(4),
      R => '0'
    );
\outpix_val_V_46_reg_4506_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_41_reg_45360,
      D => \outpix_val_V_46_reg_4506_reg[7]_0\(5),
      Q => outpix_val_V_46_reg_4506(5),
      R => '0'
    );
\outpix_val_V_46_reg_4506_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_41_reg_45360,
      D => \outpix_val_V_46_reg_4506_reg[7]_0\(6),
      Q => outpix_val_V_46_reg_4506(6),
      R => '0'
    );
\outpix_val_V_46_reg_4506_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_41_reg_45360,
      D => \outpix_val_V_46_reg_4506_reg[7]_0\(7),
      Q => outpix_val_V_46_reg_4506(7),
      R => '0'
    );
\outpix_val_V_50_reg_4444[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter12_reg_1\,
      I1 => \^icmp_ln520_reg_4037_pp0_iter11_reg_reg[0]_0\,
      I2 => q4_reg_1,
      I3 => \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_0\(0),
      O => outpix_val_V_23_reg_44490
    );
\outpix_val_V_50_reg_4444_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_23_reg_44490,
      D => grp_tpgPatternCrossHatch_fu_1369_ap_return_0(7),
      Q => outpix_val_V_50_reg_4444(0),
      R => '0'
    );
\outpix_val_V_51_reg_4329[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter12_reg_1\,
      I1 => \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_0\(0),
      I2 => q4_reg_1,
      I3 => icmp_ln520_reg_4037_pp0_iter6_reg,
      I4 => tmp_13_reg_4289,
      O => outpix_val_V_51_reg_4329
    );
\outpix_val_V_51_reg_4329[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter12_reg_1\,
      I1 => \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_0\(0),
      I2 => q4_reg_1,
      I3 => icmp_ln520_reg_4037_pp0_iter6_reg,
      O => outpix_val_V_51_reg_43290
    );
\outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[0]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \outpix_val_V_51_reg_4329_reg_n_5_[0]\,
      Q => \outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[0]_srl4_n_5\
    );
\outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[1]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \outpix_val_V_51_reg_4329_reg_n_5_[1]\,
      Q => \outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[1]_srl4_n_5\
    );
\outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[2]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \outpix_val_V_51_reg_4329_reg_n_5_[2]\,
      Q => \outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[2]_srl4_n_5\
    );
\outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[3]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \outpix_val_V_51_reg_4329_reg_n_5_[3]\,
      Q => \outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[3]_srl4_n_5\
    );
\outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[4]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \outpix_val_V_51_reg_4329_reg_n_5_[4]\,
      Q => \outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[4]_srl4_n_5\
    );
\outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[5]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \outpix_val_V_51_reg_4329_reg_n_5_[5]\,
      Q => \outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[5]_srl4_n_5\
    );
\outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[6]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \outpix_val_V_51_reg_4329_reg_n_5_[6]\,
      Q => \outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[6]_srl4_n_5\
    );
\outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[7]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \outpix_val_V_51_reg_4329_reg_n_5_[7]\,
      Q => \outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[7]_srl4_n_5\
    );
\outpix_val_V_51_reg_4329_pp0_iter12_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[0]_srl4_n_5\,
      Q => outpix_val_V_51_reg_4329_pp0_iter12_reg(0),
      R => '0'
    );
\outpix_val_V_51_reg_4329_pp0_iter12_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[1]_srl4_n_5\,
      Q => outpix_val_V_51_reg_4329_pp0_iter12_reg(1),
      R => '0'
    );
\outpix_val_V_51_reg_4329_pp0_iter12_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[2]_srl4_n_5\,
      Q => outpix_val_V_51_reg_4329_pp0_iter12_reg(2),
      R => '0'
    );
\outpix_val_V_51_reg_4329_pp0_iter12_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[3]_srl4_n_5\,
      Q => outpix_val_V_51_reg_4329_pp0_iter12_reg(3),
      R => '0'
    );
\outpix_val_V_51_reg_4329_pp0_iter12_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[4]_srl4_n_5\,
      Q => outpix_val_V_51_reg_4329_pp0_iter12_reg(4),
      R => '0'
    );
\outpix_val_V_51_reg_4329_pp0_iter12_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[5]_srl4_n_5\,
      Q => outpix_val_V_51_reg_4329_pp0_iter12_reg(5),
      R => '0'
    );
\outpix_val_V_51_reg_4329_pp0_iter12_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[6]_srl4_n_5\,
      Q => outpix_val_V_51_reg_4329_pp0_iter12_reg(6),
      R => '0'
    );
\outpix_val_V_51_reg_4329_pp0_iter12_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[7]_srl4_n_5\,
      Q => outpix_val_V_51_reg_4329_pp0_iter12_reg(7),
      R => '0'
    );
\outpix_val_V_51_reg_4329_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => outpix_val_V_51_reg_43290,
      D => trunc_ln320_1_reg_4299(0),
      Q => \outpix_val_V_51_reg_4329_reg_n_5_[0]\,
      S => outpix_val_V_51_reg_4329
    );
\outpix_val_V_51_reg_4329_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => outpix_val_V_51_reg_43290,
      D => trunc_ln320_1_reg_4299(1),
      Q => \outpix_val_V_51_reg_4329_reg_n_5_[1]\,
      S => outpix_val_V_51_reg_4329
    );
\outpix_val_V_51_reg_4329_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => outpix_val_V_51_reg_43290,
      D => trunc_ln320_1_reg_4299(2),
      Q => \outpix_val_V_51_reg_4329_reg_n_5_[2]\,
      S => outpix_val_V_51_reg_4329
    );
\outpix_val_V_51_reg_4329_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => outpix_val_V_51_reg_43290,
      D => trunc_ln320_1_reg_4299(3),
      Q => \outpix_val_V_51_reg_4329_reg_n_5_[3]\,
      S => outpix_val_V_51_reg_4329
    );
\outpix_val_V_51_reg_4329_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => outpix_val_V_51_reg_43290,
      D => trunc_ln320_1_reg_4299(4),
      Q => \outpix_val_V_51_reg_4329_reg_n_5_[4]\,
      S => outpix_val_V_51_reg_4329
    );
\outpix_val_V_51_reg_4329_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => outpix_val_V_51_reg_43290,
      D => trunc_ln320_1_reg_4299(5),
      Q => \outpix_val_V_51_reg_4329_reg_n_5_[5]\,
      S => outpix_val_V_51_reg_4329
    );
\outpix_val_V_51_reg_4329_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => outpix_val_V_51_reg_43290,
      D => trunc_ln320_1_reg_4299(6),
      Q => \outpix_val_V_51_reg_4329_reg_n_5_[6]\,
      S => outpix_val_V_51_reg_4329
    );
\outpix_val_V_51_reg_4329_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => outpix_val_V_51_reg_43290,
      D => trunc_ln320_1_reg_4299(7),
      Q => \outpix_val_V_51_reg_4329_reg_n_5_[7]\,
      S => outpix_val_V_51_reg_4329
    );
\outpix_val_V_52_reg_4334[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter12_reg_1\,
      I1 => \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_0\(0),
      I2 => q4_reg_1,
      I3 => icmp_ln520_reg_4037_pp0_iter6_reg,
      I4 => tmp_14_reg_4294,
      O => outpix_val_V_52_reg_4334
    );
\outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[0]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \outpix_val_V_52_reg_4334_reg_n_5_[0]\,
      Q => \outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[0]_srl4_n_5\
    );
\outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[1]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \outpix_val_V_52_reg_4334_reg_n_5_[1]\,
      Q => \outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[1]_srl4_n_5\
    );
\outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[2]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \outpix_val_V_52_reg_4334_reg_n_5_[2]\,
      Q => \outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[2]_srl4_n_5\
    );
\outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[3]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \outpix_val_V_52_reg_4334_reg_n_5_[3]\,
      Q => \outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[3]_srl4_n_5\
    );
\outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[4]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \outpix_val_V_52_reg_4334_reg_n_5_[4]\,
      Q => \outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[4]_srl4_n_5\
    );
\outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[5]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \outpix_val_V_52_reg_4334_reg_n_5_[5]\,
      Q => \outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[5]_srl4_n_5\
    );
\outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[6]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \outpix_val_V_52_reg_4334_reg_n_5_[6]\,
      Q => \outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[6]_srl4_n_5\
    );
\outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[7]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \outpix_val_V_52_reg_4334_reg_n_5_[7]\,
      Q => \outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[7]_srl4_n_5\
    );
\outpix_val_V_52_reg_4334_pp0_iter12_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[0]_srl4_n_5\,
      Q => outpix_val_V_52_reg_4334_pp0_iter12_reg(0),
      R => '0'
    );
\outpix_val_V_52_reg_4334_pp0_iter12_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[1]_srl4_n_5\,
      Q => outpix_val_V_52_reg_4334_pp0_iter12_reg(1),
      R => '0'
    );
\outpix_val_V_52_reg_4334_pp0_iter12_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[2]_srl4_n_5\,
      Q => outpix_val_V_52_reg_4334_pp0_iter12_reg(2),
      R => '0'
    );
\outpix_val_V_52_reg_4334_pp0_iter12_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[3]_srl4_n_5\,
      Q => outpix_val_V_52_reg_4334_pp0_iter12_reg(3),
      R => '0'
    );
\outpix_val_V_52_reg_4334_pp0_iter12_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[4]_srl4_n_5\,
      Q => outpix_val_V_52_reg_4334_pp0_iter12_reg(4),
      R => '0'
    );
\outpix_val_V_52_reg_4334_pp0_iter12_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[5]_srl4_n_5\,
      Q => outpix_val_V_52_reg_4334_pp0_iter12_reg(5),
      R => '0'
    );
\outpix_val_V_52_reg_4334_pp0_iter12_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[6]_srl4_n_5\,
      Q => outpix_val_V_52_reg_4334_pp0_iter12_reg(6),
      R => '0'
    );
\outpix_val_V_52_reg_4334_pp0_iter12_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[7]_srl4_n_5\,
      Q => outpix_val_V_52_reg_4334_pp0_iter12_reg(7),
      R => '0'
    );
\outpix_val_V_52_reg_4334_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => outpix_val_V_51_reg_43290,
      D => trunc_ln320_2_reg_4304(0),
      Q => \outpix_val_V_52_reg_4334_reg_n_5_[0]\,
      S => outpix_val_V_52_reg_4334
    );
\outpix_val_V_52_reg_4334_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => outpix_val_V_51_reg_43290,
      D => trunc_ln320_2_reg_4304(1),
      Q => \outpix_val_V_52_reg_4334_reg_n_5_[1]\,
      S => outpix_val_V_52_reg_4334
    );
\outpix_val_V_52_reg_4334_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => outpix_val_V_51_reg_43290,
      D => trunc_ln320_2_reg_4304(2),
      Q => \outpix_val_V_52_reg_4334_reg_n_5_[2]\,
      S => outpix_val_V_52_reg_4334
    );
\outpix_val_V_52_reg_4334_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => outpix_val_V_51_reg_43290,
      D => trunc_ln320_2_reg_4304(3),
      Q => \outpix_val_V_52_reg_4334_reg_n_5_[3]\,
      S => outpix_val_V_52_reg_4334
    );
\outpix_val_V_52_reg_4334_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => outpix_val_V_51_reg_43290,
      D => trunc_ln320_2_reg_4304(4),
      Q => \outpix_val_V_52_reg_4334_reg_n_5_[4]\,
      S => outpix_val_V_52_reg_4334
    );
\outpix_val_V_52_reg_4334_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => outpix_val_V_51_reg_43290,
      D => trunc_ln320_2_reg_4304(5),
      Q => \outpix_val_V_52_reg_4334_reg_n_5_[5]\,
      S => outpix_val_V_52_reg_4334
    );
\outpix_val_V_52_reg_4334_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => outpix_val_V_51_reg_43290,
      D => trunc_ln320_2_reg_4304(6),
      Q => \outpix_val_V_52_reg_4334_reg_n_5_[6]\,
      S => outpix_val_V_52_reg_4334
    );
\outpix_val_V_52_reg_4334_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => outpix_val_V_51_reg_43290,
      D => trunc_ln320_2_reg_4304(7),
      Q => \outpix_val_V_52_reg_4334_reg_n_5_[7]\,
      S => outpix_val_V_52_reg_4334
    );
\outpix_val_V_54_reg_4339[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter12_reg_1\,
      I1 => \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_0\(0),
      I2 => q4_reg_1,
      I3 => icmp_ln520_reg_4037_pp0_iter6_reg,
      I4 => tmp_19_reg_4309,
      O => outpix_val_V_54_reg_4339
    );
\outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[0]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \outpix_val_V_54_reg_4339_reg_n_5_[0]\,
      Q => \outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[0]_srl4_n_5\
    );
\outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[1]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \outpix_val_V_54_reg_4339_reg_n_5_[1]\,
      Q => \outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[1]_srl4_n_5\
    );
\outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[2]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \outpix_val_V_54_reg_4339_reg_n_5_[2]\,
      Q => \outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[2]_srl4_n_5\
    );
\outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[3]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \outpix_val_V_54_reg_4339_reg_n_5_[3]\,
      Q => \outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[3]_srl4_n_5\
    );
\outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[4]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \outpix_val_V_54_reg_4339_reg_n_5_[4]\,
      Q => \outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[4]_srl4_n_5\
    );
\outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[5]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \outpix_val_V_54_reg_4339_reg_n_5_[5]\,
      Q => \outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[5]_srl4_n_5\
    );
\outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[6]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \outpix_val_V_54_reg_4339_reg_n_5_[6]\,
      Q => \outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[6]_srl4_n_5\
    );
\outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[7]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \outpix_val_V_54_reg_4339_reg_n_5_[7]\,
      Q => \outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[7]_srl4_n_5\
    );
\outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[0]_srl4_n_5\,
      Q => \outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[7]__0_0\(0),
      R => '0'
    );
\outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[1]_srl4_n_5\,
      Q => outpix_val_V_54_reg_4339_pp0_iter12_reg(1),
      R => '0'
    );
\outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[2]_srl4_n_5\,
      Q => \outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[7]__0_0\(1),
      R => '0'
    );
\outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[3]_srl4_n_5\,
      Q => \outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[7]__0_0\(2),
      R => '0'
    );
\outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[4]_srl4_n_5\,
      Q => \outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[7]__0_0\(3),
      R => '0'
    );
\outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[5]_srl4_n_5\,
      Q => outpix_val_V_54_reg_4339_pp0_iter12_reg(5),
      R => '0'
    );
\outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[6]_srl4_n_5\,
      Q => \outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[7]__0_0\(4),
      R => '0'
    );
\outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[7]_srl4_n_5\,
      Q => \outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[7]__0_0\(5),
      R => '0'
    );
\outpix_val_V_54_reg_4339_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => outpix_val_V_51_reg_43290,
      D => trunc_ln320_4_reg_4319(0),
      Q => \outpix_val_V_54_reg_4339_reg_n_5_[0]\,
      S => outpix_val_V_54_reg_4339
    );
\outpix_val_V_54_reg_4339_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => outpix_val_V_51_reg_43290,
      D => trunc_ln320_4_reg_4319(1),
      Q => \outpix_val_V_54_reg_4339_reg_n_5_[1]\,
      S => outpix_val_V_54_reg_4339
    );
\outpix_val_V_54_reg_4339_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => outpix_val_V_51_reg_43290,
      D => trunc_ln320_4_reg_4319(2),
      Q => \outpix_val_V_54_reg_4339_reg_n_5_[2]\,
      S => outpix_val_V_54_reg_4339
    );
\outpix_val_V_54_reg_4339_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => outpix_val_V_51_reg_43290,
      D => trunc_ln320_4_reg_4319(3),
      Q => \outpix_val_V_54_reg_4339_reg_n_5_[3]\,
      S => outpix_val_V_54_reg_4339
    );
\outpix_val_V_54_reg_4339_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => outpix_val_V_51_reg_43290,
      D => trunc_ln320_4_reg_4319(4),
      Q => \outpix_val_V_54_reg_4339_reg_n_5_[4]\,
      S => outpix_val_V_54_reg_4339
    );
\outpix_val_V_54_reg_4339_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => outpix_val_V_51_reg_43290,
      D => trunc_ln320_4_reg_4319(5),
      Q => \outpix_val_V_54_reg_4339_reg_n_5_[5]\,
      S => outpix_val_V_54_reg_4339
    );
\outpix_val_V_54_reg_4339_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => outpix_val_V_51_reg_43290,
      D => trunc_ln320_4_reg_4319(6),
      Q => \outpix_val_V_54_reg_4339_reg_n_5_[6]\,
      S => outpix_val_V_54_reg_4339
    );
\outpix_val_V_54_reg_4339_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => outpix_val_V_51_reg_43290,
      D => trunc_ln320_4_reg_4319(7),
      Q => \outpix_val_V_54_reg_4339_reg_n_5_[7]\,
      S => outpix_val_V_54_reg_4339
    );
\outpix_val_V_55_reg_4344[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter12_reg_1\,
      I1 => \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_0\(0),
      I2 => q4_reg_1,
      I3 => icmp_ln520_reg_4037_pp0_iter6_reg,
      I4 => tmp_20_reg_4314,
      O => outpix_val_V_55_reg_4344
    );
\outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[0]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \outpix_val_V_55_reg_4344_reg_n_5_[0]\,
      Q => \outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[0]_srl4_n_5\
    );
\outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[1]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \outpix_val_V_55_reg_4344_reg_n_5_[1]\,
      Q => \outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[1]_srl4_n_5\
    );
\outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[2]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \outpix_val_V_55_reg_4344_reg_n_5_[2]\,
      Q => \outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[2]_srl4_n_5\
    );
\outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[3]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \outpix_val_V_55_reg_4344_reg_n_5_[3]\,
      Q => \outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[3]_srl4_n_5\
    );
\outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[4]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \outpix_val_V_55_reg_4344_reg_n_5_[4]\,
      Q => \outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[4]_srl4_n_5\
    );
\outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[5]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \outpix_val_V_55_reg_4344_reg_n_5_[5]\,
      Q => \outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[5]_srl4_n_5\
    );
\outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[6]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \outpix_val_V_55_reg_4344_reg_n_5_[6]\,
      Q => \outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[6]_srl4_n_5\
    );
\outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[7]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \outpix_val_V_55_reg_4344_reg_n_5_[7]\,
      Q => \outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[7]_srl4_n_5\
    );
\outpix_val_V_55_reg_4344_pp0_iter12_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[0]_srl4_n_5\,
      Q => outpix_val_V_55_reg_4344_pp0_iter12_reg(0),
      R => '0'
    );
\outpix_val_V_55_reg_4344_pp0_iter12_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[1]_srl4_n_5\,
      Q => outpix_val_V_55_reg_4344_pp0_iter12_reg(1),
      R => '0'
    );
\outpix_val_V_55_reg_4344_pp0_iter12_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[2]_srl4_n_5\,
      Q => outpix_val_V_55_reg_4344_pp0_iter12_reg(2),
      R => '0'
    );
\outpix_val_V_55_reg_4344_pp0_iter12_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[3]_srl4_n_5\,
      Q => outpix_val_V_55_reg_4344_pp0_iter12_reg(3),
      R => '0'
    );
\outpix_val_V_55_reg_4344_pp0_iter12_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[4]_srl4_n_5\,
      Q => outpix_val_V_55_reg_4344_pp0_iter12_reg(4),
      R => '0'
    );
\outpix_val_V_55_reg_4344_pp0_iter12_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[5]_srl4_n_5\,
      Q => outpix_val_V_55_reg_4344_pp0_iter12_reg(5),
      R => '0'
    );
\outpix_val_V_55_reg_4344_pp0_iter12_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[6]_srl4_n_5\,
      Q => outpix_val_V_55_reg_4344_pp0_iter12_reg(6),
      R => '0'
    );
\outpix_val_V_55_reg_4344_pp0_iter12_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[7]_srl4_n_5\,
      Q => outpix_val_V_55_reg_4344_pp0_iter12_reg(7),
      R => '0'
    );
\outpix_val_V_55_reg_4344_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => outpix_val_V_51_reg_43290,
      D => trunc_ln320_5_reg_4324(0),
      Q => \outpix_val_V_55_reg_4344_reg_n_5_[0]\,
      S => outpix_val_V_55_reg_4344
    );
\outpix_val_V_55_reg_4344_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => outpix_val_V_51_reg_43290,
      D => trunc_ln320_5_reg_4324(1),
      Q => \outpix_val_V_55_reg_4344_reg_n_5_[1]\,
      S => outpix_val_V_55_reg_4344
    );
\outpix_val_V_55_reg_4344_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => outpix_val_V_51_reg_43290,
      D => trunc_ln320_5_reg_4324(2),
      Q => \outpix_val_V_55_reg_4344_reg_n_5_[2]\,
      S => outpix_val_V_55_reg_4344
    );
\outpix_val_V_55_reg_4344_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => outpix_val_V_51_reg_43290,
      D => trunc_ln320_5_reg_4324(3),
      Q => \outpix_val_V_55_reg_4344_reg_n_5_[3]\,
      S => outpix_val_V_55_reg_4344
    );
\outpix_val_V_55_reg_4344_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => outpix_val_V_51_reg_43290,
      D => trunc_ln320_5_reg_4324(4),
      Q => \outpix_val_V_55_reg_4344_reg_n_5_[4]\,
      S => outpix_val_V_55_reg_4344
    );
\outpix_val_V_55_reg_4344_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => outpix_val_V_51_reg_43290,
      D => trunc_ln320_5_reg_4324(5),
      Q => \outpix_val_V_55_reg_4344_reg_n_5_[5]\,
      S => outpix_val_V_55_reg_4344
    );
\outpix_val_V_55_reg_4344_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => outpix_val_V_51_reg_43290,
      D => trunc_ln320_5_reg_4324(6),
      Q => \outpix_val_V_55_reg_4344_reg_n_5_[6]\,
      S => outpix_val_V_55_reg_4344
    );
\outpix_val_V_55_reg_4344_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => outpix_val_V_51_reg_43290,
      D => trunc_ln320_5_reg_4324(7),
      Q => \outpix_val_V_55_reg_4344_reg_n_5_[7]\,
      S => outpix_val_V_55_reg_4344
    );
\outpix_val_V_5_fu_254[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \rampVal_3_flag_0_reg_406_reg[0]\(2),
      I1 => \^ap_enable_reg_pp0_iter12_reg_1\,
      I2 => icmp_ln520_reg_4037_pp0_iter13_reg,
      O => \ap_CS_fsm_reg[3]\(0)
    );
\outpix_val_V_6_fu_486[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBF8F8080B080"
    )
        port map (
      I0 => outpix_val_V_75_reg_4712(0),
      I1 => \icmp_ln1285_reg_4073_reg[0]_0\,
      I2 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I3 => \^outpix_val_v_6_fu_486_reg[7]_0\(0),
      I4 => \outpix_val_V_11_fu_506_reg[0]_0\,
      I5 => ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245(0),
      O => \outpix_val_V_6_fu_486[0]_i_2_n_5\
    );
\outpix_val_V_6_fu_486[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBF8F8080B080"
    )
        port map (
      I0 => outpix_val_V_75_reg_4712(1),
      I1 => \icmp_ln1285_reg_4073_reg[0]_0\,
      I2 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I3 => \^outpix_val_v_6_fu_486_reg[7]_0\(1),
      I4 => \outpix_val_V_11_fu_506_reg[0]_0\,
      I5 => ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245(1),
      O => \outpix_val_V_6_fu_486[1]_i_2_n_5\
    );
\outpix_val_V_6_fu_486[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBF8F8080B080"
    )
        port map (
      I0 => outpix_val_V_75_reg_4712(2),
      I1 => \icmp_ln1285_reg_4073_reg[0]_0\,
      I2 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I3 => \^outpix_val_v_6_fu_486_reg[7]_0\(2),
      I4 => \outpix_val_V_11_fu_506_reg[0]_0\,
      I5 => ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245(2),
      O => \outpix_val_V_6_fu_486[2]_i_2_n_5\
    );
\outpix_val_V_6_fu_486[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBF8F8080B080"
    )
        port map (
      I0 => outpix_val_V_75_reg_4712(3),
      I1 => \icmp_ln1285_reg_4073_reg[0]_0\,
      I2 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I3 => \^outpix_val_v_6_fu_486_reg[7]_0\(3),
      I4 => \outpix_val_V_11_fu_506_reg[0]_0\,
      I5 => ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245(3),
      O => \outpix_val_V_6_fu_486[3]_i_2_n_5\
    );
\outpix_val_V_6_fu_486[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBF8F8080B080"
    )
        port map (
      I0 => outpix_val_V_75_reg_4712(4),
      I1 => \icmp_ln1285_reg_4073_reg[0]_0\,
      I2 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I3 => \^outpix_val_v_6_fu_486_reg[7]_0\(4),
      I4 => \outpix_val_V_11_fu_506_reg[0]_0\,
      I5 => ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245(4),
      O => \outpix_val_V_6_fu_486[4]_i_2_n_5\
    );
\outpix_val_V_6_fu_486[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBF8F8080B080"
    )
        port map (
      I0 => outpix_val_V_75_reg_4712(5),
      I1 => \icmp_ln1285_reg_4073_reg[0]_0\,
      I2 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I3 => \^outpix_val_v_6_fu_486_reg[7]_0\(5),
      I4 => \outpix_val_V_11_fu_506_reg[0]_0\,
      I5 => ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245(5),
      O => \outpix_val_V_6_fu_486[5]_i_2_n_5\
    );
\outpix_val_V_6_fu_486[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBF8F8080B080"
    )
        port map (
      I0 => outpix_val_V_75_reg_4712(6),
      I1 => \icmp_ln1285_reg_4073_reg[0]_0\,
      I2 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I3 => \^outpix_val_v_6_fu_486_reg[7]_0\(6),
      I4 => \outpix_val_V_11_fu_506_reg[0]_0\,
      I5 => ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245(6),
      O => \outpix_val_V_6_fu_486[6]_i_2_n_5\
    );
\outpix_val_V_6_fu_486[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBF8F8080B080"
    )
        port map (
      I0 => outpix_val_V_75_reg_4712(7),
      I1 => \icmp_ln1285_reg_4073_reg[0]_0\,
      I2 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I3 => \^outpix_val_v_6_fu_486_reg[7]_0\(7),
      I4 => \outpix_val_V_11_fu_506_reg[0]_0\,
      I5 => ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245(7),
      O => \outpix_val_V_6_fu_486[7]_i_3_n_5\
    );
\outpix_val_V_6_fu_486_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_10_fu_502,
      D => flow_control_loop_pipe_sequential_init_U_n_69,
      Q => \^outpix_val_v_6_fu_486_reg[7]_0\(0),
      R => '0'
    );
\outpix_val_V_6_fu_486_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_10_fu_502,
      D => flow_control_loop_pipe_sequential_init_U_n_68,
      Q => \^outpix_val_v_6_fu_486_reg[7]_0\(1),
      R => '0'
    );
\outpix_val_V_6_fu_486_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_10_fu_502,
      D => flow_control_loop_pipe_sequential_init_U_n_67,
      Q => \^outpix_val_v_6_fu_486_reg[7]_0\(2),
      R => '0'
    );
\outpix_val_V_6_fu_486_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_10_fu_502,
      D => flow_control_loop_pipe_sequential_init_U_n_66,
      Q => \^outpix_val_v_6_fu_486_reg[7]_0\(3),
      R => '0'
    );
\outpix_val_V_6_fu_486_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_10_fu_502,
      D => flow_control_loop_pipe_sequential_init_U_n_65,
      Q => \^outpix_val_v_6_fu_486_reg[7]_0\(4),
      R => '0'
    );
\outpix_val_V_6_fu_486_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_10_fu_502,
      D => flow_control_loop_pipe_sequential_init_U_n_64,
      Q => \^outpix_val_v_6_fu_486_reg[7]_0\(5),
      R => '0'
    );
\outpix_val_V_6_fu_486_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_10_fu_502,
      D => flow_control_loop_pipe_sequential_init_U_n_63,
      Q => \^outpix_val_v_6_fu_486_reg[7]_0\(6),
      R => '0'
    );
\outpix_val_V_6_fu_486_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_10_fu_502,
      D => flow_control_loop_pipe_sequential_init_U_n_62,
      Q => \^outpix_val_v_6_fu_486_reg[7]_0\(7),
      R => '0'
    );
\outpix_val_V_75_reg_4712[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trunc_ln1311_1_reg_4460(0),
      I1 => tmp_31_fu_3365_p3,
      I2 => \mul_ln1311_reg_4454_reg_n_5_[19]\,
      O => outpix_val_V_75_fu_3394_p2(0)
    );
\outpix_val_V_75_reg_4712[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => trunc_ln1311_1_reg_4460(1),
      I1 => trunc_ln1311_1_reg_4460(0),
      I2 => tmp_31_fu_3365_p3,
      I3 => \mul_ln1311_reg_4454_reg_n_5_[20]\,
      O => outpix_val_V_75_fu_3394_p2(1)
    );
\outpix_val_V_75_reg_4712[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56FF5600"
    )
        port map (
      I0 => trunc_ln1311_1_reg_4460(2),
      I1 => trunc_ln1311_1_reg_4460(1),
      I2 => trunc_ln1311_1_reg_4460(0),
      I3 => tmp_31_fu_3365_p3,
      I4 => \mul_ln1311_reg_4454_reg_n_5_[21]\,
      O => outpix_val_V_75_fu_3394_p2(2)
    );
\outpix_val_V_75_reg_4712[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5556FFFF55560000"
    )
        port map (
      I0 => trunc_ln1311_1_reg_4460(3),
      I1 => trunc_ln1311_1_reg_4460(2),
      I2 => trunc_ln1311_1_reg_4460(0),
      I3 => trunc_ln1311_1_reg_4460(1),
      I4 => tmp_31_fu_3365_p3,
      I5 => \mul_ln1311_reg_4454_reg_n_5_[22]\,
      O => outpix_val_V_75_fu_3394_p2(3)
    );
\outpix_val_V_75_reg_4712[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC035555"
    )
        port map (
      I0 => \mul_ln1311_reg_4454_reg_n_5_[23]\,
      I1 => trunc_ln1311_1_reg_4460(3),
      I2 => \outpix_val_V_75_reg_4712[4]_i_2_n_5\,
      I3 => trunc_ln1311_1_reg_4460(4),
      I4 => tmp_31_fu_3365_p3,
      O => outpix_val_V_75_fu_3394_p2(4)
    );
\outpix_val_V_75_reg_4712[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => trunc_ln1311_1_reg_4460(1),
      I1 => trunc_ln1311_1_reg_4460(0),
      I2 => trunc_ln1311_1_reg_4460(2),
      O => \outpix_val_V_75_reg_4712[4]_i_2_n_5\
    );
\outpix_val_V_75_reg_4712[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0660F66"
    )
        port map (
      I0 => \mul_ln1311_reg_4454_reg_n_5_[24]\,
      I1 => \mul_ln1311_reg_4454_reg_n_5_[23]\,
      I2 => trunc_ln1311_1_reg_4460(5),
      I3 => tmp_31_fu_3365_p3,
      I4 => \outpix_val_V_75_reg_4712[5]_i_2_n_5\,
      O => outpix_val_V_75_fu_3394_p2(5)
    );
\outpix_val_V_75_reg_4712[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFF"
    )
        port map (
      I0 => trunc_ln1311_1_reg_4460(3),
      I1 => trunc_ln1311_1_reg_4460(1),
      I2 => trunc_ln1311_1_reg_4460(0),
      I3 => trunc_ln1311_1_reg_4460(2),
      I4 => trunc_ln1311_1_reg_4460(4),
      O => \outpix_val_V_75_reg_4712[5]_i_2_n_5\
    );
\outpix_val_V_75_reg_4712[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF6A6AFF006A6A"
    )
        port map (
      I0 => \mul_ln1311_reg_4454_reg_n_5_[25]\,
      I1 => \mul_ln1311_reg_4454_reg_n_5_[24]\,
      I2 => \mul_ln1311_reg_4454_reg_n_5_[23]\,
      I3 => trunc_ln1311_1_reg_4460(6),
      I4 => tmp_31_fu_3365_p3,
      I5 => \outpix_val_V_75_reg_4712[7]_i_4_n_5\,
      O => outpix_val_V_75_fu_3394_p2(6)
    );
\outpix_val_V_75_reg_4712[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter12_reg_1\,
      I1 => \^icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_0\,
      I2 => \icmp_ln1285_reg_4073_reg[0]_0\,
      O => outpix_val_V_75_reg_47120
    );
\outpix_val_V_75_reg_4712[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F066F066F0660F66"
    )
        port map (
      I0 => \mul_ln1311_reg_4454_reg_n_5_[26]\,
      I1 => \outpix_val_V_75_reg_4712[7]_i_3_n_5\,
      I2 => trunc_ln1311_1_reg_4460(7),
      I3 => tmp_31_fu_3365_p3,
      I4 => trunc_ln1311_1_reg_4460(6),
      I5 => \outpix_val_V_75_reg_4712[7]_i_4_n_5\,
      O => outpix_val_V_75_fu_3394_p2(7)
    );
\outpix_val_V_75_reg_4712[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \mul_ln1311_reg_4454_reg_n_5_[24]\,
      I1 => \mul_ln1311_reg_4454_reg_n_5_[23]\,
      I2 => \mul_ln1311_reg_4454_reg_n_5_[25]\,
      O => \outpix_val_V_75_reg_4712[7]_i_3_n_5\
    );
\outpix_val_V_75_reg_4712[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEEEEA"
    )
        port map (
      I0 => trunc_ln1311_1_reg_4460(5),
      I1 => trunc_ln1311_1_reg_4460(4),
      I2 => trunc_ln1311_1_reg_4460(2),
      I3 => trunc_ln1311_1_reg_4460(0),
      I4 => trunc_ln1311_1_reg_4460(1),
      I5 => trunc_ln1311_1_reg_4460(3),
      O => \outpix_val_V_75_reg_4712[7]_i_4_n_5\
    );
\outpix_val_V_75_reg_4712_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_75_reg_47120,
      D => outpix_val_V_75_fu_3394_p2(0),
      Q => outpix_val_V_75_reg_4712(0),
      R => '0'
    );
\outpix_val_V_75_reg_4712_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_75_reg_47120,
      D => outpix_val_V_75_fu_3394_p2(1),
      Q => outpix_val_V_75_reg_4712(1),
      R => '0'
    );
\outpix_val_V_75_reg_4712_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_75_reg_47120,
      D => outpix_val_V_75_fu_3394_p2(2),
      Q => outpix_val_V_75_reg_4712(2),
      R => '0'
    );
\outpix_val_V_75_reg_4712_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_75_reg_47120,
      D => outpix_val_V_75_fu_3394_p2(3),
      Q => outpix_val_V_75_reg_4712(3),
      R => '0'
    );
\outpix_val_V_75_reg_4712_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_75_reg_47120,
      D => outpix_val_V_75_fu_3394_p2(4),
      Q => outpix_val_V_75_reg_4712(4),
      R => '0'
    );
\outpix_val_V_75_reg_4712_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_75_reg_47120,
      D => outpix_val_V_75_fu_3394_p2(5),
      Q => outpix_val_V_75_reg_4712(5),
      R => '0'
    );
\outpix_val_V_75_reg_4712_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_75_reg_47120,
      D => outpix_val_V_75_fu_3394_p2(6),
      Q => outpix_val_V_75_reg_4712(6),
      R => '0'
    );
\outpix_val_V_75_reg_4712_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_75_reg_47120,
      D => outpix_val_V_75_fu_3394_p2(7),
      Q => outpix_val_V_75_reg_4712(7),
      R => '0'
    );
\outpix_val_V_76_reg_4717[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trunc_ln1311_4_reg_4471(0),
      I1 => tmp_32_fu_3400_p3,
      I2 => \mul_ln1311_1_reg_4465_reg_n_5_[19]\,
      O => outpix_val_V_76_fu_3429_p2(0)
    );
\outpix_val_V_76_reg_4717[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => trunc_ln1311_4_reg_4471(1),
      I1 => trunc_ln1311_4_reg_4471(0),
      I2 => tmp_32_fu_3400_p3,
      I3 => \mul_ln1311_1_reg_4465_reg_n_5_[20]\,
      O => outpix_val_V_76_fu_3429_p2(1)
    );
\outpix_val_V_76_reg_4717[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56FF5600"
    )
        port map (
      I0 => trunc_ln1311_4_reg_4471(2),
      I1 => trunc_ln1311_4_reg_4471(1),
      I2 => trunc_ln1311_4_reg_4471(0),
      I3 => tmp_32_fu_3400_p3,
      I4 => \mul_ln1311_1_reg_4465_reg_n_5_[21]\,
      O => outpix_val_V_76_fu_3429_p2(2)
    );
\outpix_val_V_76_reg_4717[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5556FFFF55560000"
    )
        port map (
      I0 => trunc_ln1311_4_reg_4471(3),
      I1 => trunc_ln1311_4_reg_4471(2),
      I2 => trunc_ln1311_4_reg_4471(0),
      I3 => trunc_ln1311_4_reg_4471(1),
      I4 => tmp_32_fu_3400_p3,
      I5 => \mul_ln1311_1_reg_4465_reg_n_5_[22]\,
      O => outpix_val_V_76_fu_3429_p2(3)
    );
\outpix_val_V_76_reg_4717[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC035555"
    )
        port map (
      I0 => \mul_ln1311_1_reg_4465_reg_n_5_[23]\,
      I1 => trunc_ln1311_4_reg_4471(3),
      I2 => \outpix_val_V_76_reg_4717[4]_i_2_n_5\,
      I3 => trunc_ln1311_4_reg_4471(4),
      I4 => tmp_32_fu_3400_p3,
      O => outpix_val_V_76_fu_3429_p2(4)
    );
\outpix_val_V_76_reg_4717[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => trunc_ln1311_4_reg_4471(1),
      I1 => trunc_ln1311_4_reg_4471(0),
      I2 => trunc_ln1311_4_reg_4471(2),
      O => \outpix_val_V_76_reg_4717[4]_i_2_n_5\
    );
\outpix_val_V_76_reg_4717[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0660F66"
    )
        port map (
      I0 => \mul_ln1311_1_reg_4465_reg_n_5_[24]\,
      I1 => \mul_ln1311_1_reg_4465_reg_n_5_[23]\,
      I2 => trunc_ln1311_4_reg_4471(5),
      I3 => tmp_32_fu_3400_p3,
      I4 => \outpix_val_V_76_reg_4717[5]_i_2_n_5\,
      O => outpix_val_V_76_fu_3429_p2(5)
    );
\outpix_val_V_76_reg_4717[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFF"
    )
        port map (
      I0 => trunc_ln1311_4_reg_4471(3),
      I1 => trunc_ln1311_4_reg_4471(1),
      I2 => trunc_ln1311_4_reg_4471(0),
      I3 => trunc_ln1311_4_reg_4471(2),
      I4 => trunc_ln1311_4_reg_4471(4),
      O => \outpix_val_V_76_reg_4717[5]_i_2_n_5\
    );
\outpix_val_V_76_reg_4717[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF6A6AFF006A6A"
    )
        port map (
      I0 => \mul_ln1311_1_reg_4465_reg_n_5_[25]\,
      I1 => \mul_ln1311_1_reg_4465_reg_n_5_[24]\,
      I2 => \mul_ln1311_1_reg_4465_reg_n_5_[23]\,
      I3 => trunc_ln1311_4_reg_4471(6),
      I4 => tmp_32_fu_3400_p3,
      I5 => \outpix_val_V_76_reg_4717[7]_i_3_n_5\,
      O => outpix_val_V_76_fu_3429_p2(6)
    );
\outpix_val_V_76_reg_4717[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F066F066F0660F66"
    )
        port map (
      I0 => \mul_ln1311_1_reg_4465_reg_n_5_[26]\,
      I1 => \outpix_val_V_76_reg_4717[7]_i_2_n_5\,
      I2 => trunc_ln1311_4_reg_4471(7),
      I3 => tmp_32_fu_3400_p3,
      I4 => trunc_ln1311_4_reg_4471(6),
      I5 => \outpix_val_V_76_reg_4717[7]_i_3_n_5\,
      O => outpix_val_V_76_fu_3429_p2(7)
    );
\outpix_val_V_76_reg_4717[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \mul_ln1311_1_reg_4465_reg_n_5_[24]\,
      I1 => \mul_ln1311_1_reg_4465_reg_n_5_[23]\,
      I2 => \mul_ln1311_1_reg_4465_reg_n_5_[25]\,
      O => \outpix_val_V_76_reg_4717[7]_i_2_n_5\
    );
\outpix_val_V_76_reg_4717[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEEEEA"
    )
        port map (
      I0 => trunc_ln1311_4_reg_4471(5),
      I1 => trunc_ln1311_4_reg_4471(4),
      I2 => trunc_ln1311_4_reg_4471(2),
      I3 => trunc_ln1311_4_reg_4471(0),
      I4 => trunc_ln1311_4_reg_4471(1),
      I5 => trunc_ln1311_4_reg_4471(3),
      O => \outpix_val_V_76_reg_4717[7]_i_3_n_5\
    );
\outpix_val_V_76_reg_4717_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_75_reg_47120,
      D => outpix_val_V_76_fu_3429_p2(0),
      Q => outpix_val_V_76_reg_4717(0),
      R => '0'
    );
\outpix_val_V_76_reg_4717_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_75_reg_47120,
      D => outpix_val_V_76_fu_3429_p2(1),
      Q => outpix_val_V_76_reg_4717(1),
      R => '0'
    );
\outpix_val_V_76_reg_4717_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_75_reg_47120,
      D => outpix_val_V_76_fu_3429_p2(2),
      Q => outpix_val_V_76_reg_4717(2),
      R => '0'
    );
\outpix_val_V_76_reg_4717_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_75_reg_47120,
      D => outpix_val_V_76_fu_3429_p2(3),
      Q => outpix_val_V_76_reg_4717(3),
      R => '0'
    );
\outpix_val_V_76_reg_4717_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_75_reg_47120,
      D => outpix_val_V_76_fu_3429_p2(4),
      Q => outpix_val_V_76_reg_4717(4),
      R => '0'
    );
\outpix_val_V_76_reg_4717_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_75_reg_47120,
      D => outpix_val_V_76_fu_3429_p2(5),
      Q => outpix_val_V_76_reg_4717(5),
      R => '0'
    );
\outpix_val_V_76_reg_4717_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_75_reg_47120,
      D => outpix_val_V_76_fu_3429_p2(6),
      Q => outpix_val_V_76_reg_4717(6),
      R => '0'
    );
\outpix_val_V_76_reg_4717_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_75_reg_47120,
      D => outpix_val_V_76_fu_3429_p2(7),
      Q => outpix_val_V_76_reg_4717(7),
      R => '0'
    );
\outpix_val_V_7_fu_490[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70747030"
    )
        port map (
      I0 => \icmp_ln1285_reg_4073_reg[0]_0\,
      I1 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I2 => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181(0),
      I3 => \outpix_val_V_11_fu_506_reg[0]_0\,
      I4 => \^outpix_val_v_7_fu_490_reg[7]_0\(0),
      O => \outpix_val_V_7_fu_490[0]_i_2_n_5\
    );
\outpix_val_V_7_fu_490[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70747030"
    )
        port map (
      I0 => \icmp_ln1285_reg_4073_reg[0]_0\,
      I1 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I2 => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181(1),
      I3 => \outpix_val_V_11_fu_506_reg[0]_0\,
      I4 => \^outpix_val_v_7_fu_490_reg[7]_0\(1),
      O => \outpix_val_V_7_fu_490[1]_i_2_n_5\
    );
\outpix_val_V_7_fu_490[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70747030"
    )
        port map (
      I0 => \icmp_ln1285_reg_4073_reg[0]_0\,
      I1 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I2 => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181(2),
      I3 => \outpix_val_V_11_fu_506_reg[0]_0\,
      I4 => \^outpix_val_v_7_fu_490_reg[7]_0\(2),
      O => \outpix_val_V_7_fu_490[2]_i_2_n_5\
    );
\outpix_val_V_7_fu_490[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70747030"
    )
        port map (
      I0 => \icmp_ln1285_reg_4073_reg[0]_0\,
      I1 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I2 => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181(3),
      I3 => \outpix_val_V_11_fu_506_reg[0]_0\,
      I4 => \^outpix_val_v_7_fu_490_reg[7]_0\(3),
      O => \outpix_val_V_7_fu_490[3]_i_2_n_5\
    );
\outpix_val_V_7_fu_490[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70747030"
    )
        port map (
      I0 => \icmp_ln1285_reg_4073_reg[0]_0\,
      I1 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I2 => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181(4),
      I3 => \outpix_val_V_11_fu_506_reg[0]_0\,
      I4 => \^outpix_val_v_7_fu_490_reg[7]_0\(4),
      O => \outpix_val_V_7_fu_490[4]_i_2_n_5\
    );
\outpix_val_V_7_fu_490[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70747030"
    )
        port map (
      I0 => \icmp_ln1285_reg_4073_reg[0]_0\,
      I1 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I2 => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181(5),
      I3 => \outpix_val_V_11_fu_506_reg[0]_0\,
      I4 => \^outpix_val_v_7_fu_490_reg[7]_0\(5),
      O => \outpix_val_V_7_fu_490[5]_i_2_n_5\
    );
\outpix_val_V_7_fu_490[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70747030"
    )
        port map (
      I0 => \icmp_ln1285_reg_4073_reg[0]_0\,
      I1 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I2 => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181(6),
      I3 => \outpix_val_V_11_fu_506_reg[0]_0\,
      I4 => \^outpix_val_v_7_fu_490_reg[7]_0\(6),
      O => \outpix_val_V_7_fu_490[6]_i_2_n_5\
    );
\outpix_val_V_7_fu_490[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEBAFF00"
    )
        port map (
      I0 => \icmp_ln1285_reg_4073_reg[0]_0\,
      I1 => \outpix_val_V_11_fu_506_reg[0]_0\,
      I2 => \^outpix_val_v_7_fu_490_reg[7]_0\(7),
      I3 => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181(7),
      I4 => icmp_ln520_reg_4037_pp0_iter13_reg,
      O => \outpix_val_V_7_fu_490[7]_i_2_n_5\
    );
\outpix_val_V_7_fu_490_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_10_fu_502,
      D => flow_control_loop_pipe_sequential_init_U_n_61,
      Q => \^outpix_val_v_7_fu_490_reg[7]_0\(0),
      R => '0'
    );
\outpix_val_V_7_fu_490_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_10_fu_502,
      D => flow_control_loop_pipe_sequential_init_U_n_60,
      Q => \^outpix_val_v_7_fu_490_reg[7]_0\(1),
      R => '0'
    );
\outpix_val_V_7_fu_490_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_10_fu_502,
      D => flow_control_loop_pipe_sequential_init_U_n_59,
      Q => \^outpix_val_v_7_fu_490_reg[7]_0\(2),
      R => '0'
    );
\outpix_val_V_7_fu_490_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_10_fu_502,
      D => flow_control_loop_pipe_sequential_init_U_n_58,
      Q => \^outpix_val_v_7_fu_490_reg[7]_0\(3),
      R => '0'
    );
\outpix_val_V_7_fu_490_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_10_fu_502,
      D => flow_control_loop_pipe_sequential_init_U_n_57,
      Q => \^outpix_val_v_7_fu_490_reg[7]_0\(4),
      R => '0'
    );
\outpix_val_V_7_fu_490_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_10_fu_502,
      D => flow_control_loop_pipe_sequential_init_U_n_56,
      Q => \^outpix_val_v_7_fu_490_reg[7]_0\(5),
      R => '0'
    );
\outpix_val_V_7_fu_490_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_10_fu_502,
      D => flow_control_loop_pipe_sequential_init_U_n_55,
      Q => \^outpix_val_v_7_fu_490_reg[7]_0\(6),
      R => '0'
    );
\outpix_val_V_7_fu_490_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_10_fu_502,
      D => flow_control_loop_pipe_sequential_init_U_n_54,
      Q => \^outpix_val_v_7_fu_490_reg[7]_0\(7),
      R => '0'
    );
\outpix_val_V_81_reg_1358[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F7F080"
    )
        port map (
      I0 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I1 => \outpix_val_V_6_fu_486_reg[7]_1\,
      I2 => \outpix_val_V_6_fu_486[0]_i_2_n_5\,
      I3 => or_ln691_2_reg_4394_pp0_iter13_reg,
      I4 => outpix_val_V_46_reg_4506(0),
      O => \outpix_val_V_81_reg_1358[0]_i_1_n_5\
    );
\outpix_val_V_81_reg_1358[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F7F080"
    )
        port map (
      I0 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I1 => \outpix_val_V_6_fu_486_reg[7]_1\,
      I2 => \outpix_val_V_6_fu_486[1]_i_2_n_5\,
      I3 => or_ln691_2_reg_4394_pp0_iter13_reg,
      I4 => outpix_val_V_46_reg_4506(1),
      O => \outpix_val_V_81_reg_1358[1]_i_1_n_5\
    );
\outpix_val_V_81_reg_1358[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F7F080"
    )
        port map (
      I0 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I1 => \outpix_val_V_6_fu_486_reg[7]_1\,
      I2 => \outpix_val_V_6_fu_486[2]_i_2_n_5\,
      I3 => or_ln691_2_reg_4394_pp0_iter13_reg,
      I4 => outpix_val_V_46_reg_4506(2),
      O => \outpix_val_V_81_reg_1358[2]_i_1_n_5\
    );
\outpix_val_V_81_reg_1358[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F7F080"
    )
        port map (
      I0 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I1 => \outpix_val_V_6_fu_486_reg[7]_1\,
      I2 => \outpix_val_V_6_fu_486[3]_i_2_n_5\,
      I3 => or_ln691_2_reg_4394_pp0_iter13_reg,
      I4 => outpix_val_V_46_reg_4506(3),
      O => \outpix_val_V_81_reg_1358[3]_i_1_n_5\
    );
\outpix_val_V_81_reg_1358[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F7F080"
    )
        port map (
      I0 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I1 => \outpix_val_V_6_fu_486_reg[7]_1\,
      I2 => \outpix_val_V_6_fu_486[4]_i_2_n_5\,
      I3 => or_ln691_2_reg_4394_pp0_iter13_reg,
      I4 => outpix_val_V_46_reg_4506(4),
      O => \outpix_val_V_81_reg_1358[4]_i_1_n_5\
    );
\outpix_val_V_81_reg_1358[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F7F080"
    )
        port map (
      I0 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I1 => \outpix_val_V_6_fu_486_reg[7]_1\,
      I2 => \outpix_val_V_6_fu_486[5]_i_2_n_5\,
      I3 => or_ln691_2_reg_4394_pp0_iter13_reg,
      I4 => outpix_val_V_46_reg_4506(5),
      O => \outpix_val_V_81_reg_1358[5]_i_1_n_5\
    );
\outpix_val_V_81_reg_1358[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F7F080"
    )
        port map (
      I0 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I1 => \outpix_val_V_6_fu_486_reg[7]_1\,
      I2 => \outpix_val_V_6_fu_486[6]_i_2_n_5\,
      I3 => or_ln691_2_reg_4394_pp0_iter13_reg,
      I4 => outpix_val_V_46_reg_4506(6),
      O => \outpix_val_V_81_reg_1358[6]_i_1_n_5\
    );
\outpix_val_V_81_reg_1358[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter12_reg_1\,
      I1 => ap_enable_reg_pp0_iter14,
      I2 => icmp_ln520_reg_4037_pp0_iter13_reg,
      O => outpix_val_V_81_reg_1358
    );
\outpix_val_V_81_reg_1358[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F7F080"
    )
        port map (
      I0 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I1 => \outpix_val_V_6_fu_486_reg[7]_1\,
      I2 => \outpix_val_V_6_fu_486[7]_i_3_n_5\,
      I3 => or_ln691_2_reg_4394_pp0_iter13_reg,
      I4 => outpix_val_V_46_reg_4506(7),
      O => \outpix_val_V_81_reg_1358[7]_i_2_n_5\
    );
\outpix_val_V_81_reg_1358_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_81_reg_1358,
      D => \outpix_val_V_81_reg_1358[0]_i_1_n_5\,
      Q => \in\(0),
      R => '0'
    );
\outpix_val_V_81_reg_1358_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_81_reg_1358,
      D => \outpix_val_V_81_reg_1358[1]_i_1_n_5\,
      Q => \in\(1),
      R => '0'
    );
\outpix_val_V_81_reg_1358_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_81_reg_1358,
      D => \outpix_val_V_81_reg_1358[2]_i_1_n_5\,
      Q => \in\(2),
      R => '0'
    );
\outpix_val_V_81_reg_1358_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_81_reg_1358,
      D => \outpix_val_V_81_reg_1358[3]_i_1_n_5\,
      Q => \in\(3),
      R => '0'
    );
\outpix_val_V_81_reg_1358_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_81_reg_1358,
      D => \outpix_val_V_81_reg_1358[4]_i_1_n_5\,
      Q => \in\(4),
      R => '0'
    );
\outpix_val_V_81_reg_1358_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_81_reg_1358,
      D => \outpix_val_V_81_reg_1358[5]_i_1_n_5\,
      Q => \in\(5),
      R => '0'
    );
\outpix_val_V_81_reg_1358_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_81_reg_1358,
      D => \outpix_val_V_81_reg_1358[6]_i_1_n_5\,
      Q => \in\(6),
      R => '0'
    );
\outpix_val_V_81_reg_1358_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_81_reg_1358,
      D => \outpix_val_V_81_reg_1358[7]_i_2_n_5\,
      Q => \in\(7),
      R => '0'
    );
\outpix_val_V_82_reg_1347[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F7F080"
    )
        port map (
      I0 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I1 => \outpix_val_V_6_fu_486_reg[7]_1\,
      I2 => \outpix_val_V_7_fu_490[0]_i_2_n_5\,
      I3 => or_ln691_2_reg_4394_pp0_iter13_reg,
      I4 => outpix_val_V_45_reg_4512(0),
      O => \outpix_val_V_82_reg_1347[0]_i_1_n_5\
    );
\outpix_val_V_82_reg_1347[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F7F080"
    )
        port map (
      I0 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I1 => \outpix_val_V_6_fu_486_reg[7]_1\,
      I2 => \outpix_val_V_7_fu_490[1]_i_2_n_5\,
      I3 => or_ln691_2_reg_4394_pp0_iter13_reg,
      I4 => outpix_val_V_45_reg_4512(1),
      O => \outpix_val_V_82_reg_1347[1]_i_1_n_5\
    );
\outpix_val_V_82_reg_1347[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F7F080"
    )
        port map (
      I0 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I1 => \outpix_val_V_6_fu_486_reg[7]_1\,
      I2 => \outpix_val_V_7_fu_490[2]_i_2_n_5\,
      I3 => or_ln691_2_reg_4394_pp0_iter13_reg,
      I4 => outpix_val_V_45_reg_4512(2),
      O => \outpix_val_V_82_reg_1347[2]_i_1_n_5\
    );
\outpix_val_V_82_reg_1347[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F7F080"
    )
        port map (
      I0 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I1 => \outpix_val_V_6_fu_486_reg[7]_1\,
      I2 => \outpix_val_V_7_fu_490[3]_i_2_n_5\,
      I3 => or_ln691_2_reg_4394_pp0_iter13_reg,
      I4 => outpix_val_V_45_reg_4512(3),
      O => \outpix_val_V_82_reg_1347[3]_i_1_n_5\
    );
\outpix_val_V_82_reg_1347[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F7F080"
    )
        port map (
      I0 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I1 => \outpix_val_V_6_fu_486_reg[7]_1\,
      I2 => \outpix_val_V_7_fu_490[4]_i_2_n_5\,
      I3 => or_ln691_2_reg_4394_pp0_iter13_reg,
      I4 => outpix_val_V_45_reg_4512(4),
      O => \outpix_val_V_82_reg_1347[4]_i_1_n_5\
    );
\outpix_val_V_82_reg_1347[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F7F080"
    )
        port map (
      I0 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I1 => \outpix_val_V_6_fu_486_reg[7]_1\,
      I2 => \outpix_val_V_7_fu_490[5]_i_2_n_5\,
      I3 => or_ln691_2_reg_4394_pp0_iter13_reg,
      I4 => outpix_val_V_45_reg_4512(5),
      O => \outpix_val_V_82_reg_1347[5]_i_1_n_5\
    );
\outpix_val_V_82_reg_1347[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F7F080"
    )
        port map (
      I0 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I1 => \outpix_val_V_6_fu_486_reg[7]_1\,
      I2 => \outpix_val_V_7_fu_490[6]_i_2_n_5\,
      I3 => or_ln691_2_reg_4394_pp0_iter13_reg,
      I4 => outpix_val_V_45_reg_4512(6),
      O => \outpix_val_V_82_reg_1347[6]_i_1_n_5\
    );
\outpix_val_V_82_reg_1347[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F7F080"
    )
        port map (
      I0 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I1 => \outpix_val_V_6_fu_486_reg[7]_1\,
      I2 => \outpix_val_V_7_fu_490[7]_i_2_n_5\,
      I3 => or_ln691_2_reg_4394_pp0_iter13_reg,
      I4 => outpix_val_V_45_reg_4512(7),
      O => \outpix_val_V_82_reg_1347[7]_i_1_n_5\
    );
\outpix_val_V_82_reg_1347_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_81_reg_1358,
      D => \outpix_val_V_82_reg_1347[0]_i_1_n_5\,
      Q => \in\(8),
      R => '0'
    );
\outpix_val_V_82_reg_1347_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_81_reg_1358,
      D => \outpix_val_V_82_reg_1347[1]_i_1_n_5\,
      Q => \in\(9),
      R => '0'
    );
\outpix_val_V_82_reg_1347_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_81_reg_1358,
      D => \outpix_val_V_82_reg_1347[2]_i_1_n_5\,
      Q => \in\(10),
      R => '0'
    );
\outpix_val_V_82_reg_1347_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_81_reg_1358,
      D => \outpix_val_V_82_reg_1347[3]_i_1_n_5\,
      Q => \in\(11),
      R => '0'
    );
\outpix_val_V_82_reg_1347_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_81_reg_1358,
      D => \outpix_val_V_82_reg_1347[4]_i_1_n_5\,
      Q => \in\(12),
      R => '0'
    );
\outpix_val_V_82_reg_1347_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_81_reg_1358,
      D => \outpix_val_V_82_reg_1347[5]_i_1_n_5\,
      Q => \in\(13),
      R => '0'
    );
\outpix_val_V_82_reg_1347_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_81_reg_1358,
      D => \outpix_val_V_82_reg_1347[6]_i_1_n_5\,
      Q => \in\(14),
      R => '0'
    );
\outpix_val_V_82_reg_1347_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_81_reg_1358,
      D => \outpix_val_V_82_reg_1347[7]_i_1_n_5\,
      Q => \in\(15),
      R => '0'
    );
\outpix_val_V_83_reg_1336[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F7F080"
    )
        port map (
      I0 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I1 => \outpix_val_V_6_fu_486_reg[7]_1\,
      I2 => \outpix_val_V_8_fu_494[0]_i_2_n_5\,
      I3 => or_ln691_2_reg_4394_pp0_iter13_reg,
      I4 => outpix_val_V_44_reg_4518(0),
      O => \outpix_val_V_83_reg_1336[0]_i_1_n_5\
    );
\outpix_val_V_83_reg_1336[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F7F080"
    )
        port map (
      I0 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I1 => \outpix_val_V_6_fu_486_reg[7]_1\,
      I2 => \outpix_val_V_8_fu_494[1]_i_2_n_5\,
      I3 => or_ln691_2_reg_4394_pp0_iter13_reg,
      I4 => outpix_val_V_44_reg_4518(1),
      O => \outpix_val_V_83_reg_1336[1]_i_1_n_5\
    );
\outpix_val_V_83_reg_1336[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F7F080"
    )
        port map (
      I0 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I1 => \outpix_val_V_6_fu_486_reg[7]_1\,
      I2 => \outpix_val_V_8_fu_494[2]_i_2_n_5\,
      I3 => or_ln691_2_reg_4394_pp0_iter13_reg,
      I4 => outpix_val_V_44_reg_4518(2),
      O => \outpix_val_V_83_reg_1336[2]_i_1_n_5\
    );
\outpix_val_V_83_reg_1336[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F7F080"
    )
        port map (
      I0 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I1 => \outpix_val_V_6_fu_486_reg[7]_1\,
      I2 => \outpix_val_V_8_fu_494[3]_i_2_n_5\,
      I3 => or_ln691_2_reg_4394_pp0_iter13_reg,
      I4 => outpix_val_V_44_reg_4518(3),
      O => \outpix_val_V_83_reg_1336[3]_i_1_n_5\
    );
\outpix_val_V_83_reg_1336[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F7F080"
    )
        port map (
      I0 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I1 => \outpix_val_V_6_fu_486_reg[7]_1\,
      I2 => \outpix_val_V_8_fu_494[4]_i_2_n_5\,
      I3 => or_ln691_2_reg_4394_pp0_iter13_reg,
      I4 => outpix_val_V_44_reg_4518(4),
      O => \outpix_val_V_83_reg_1336[4]_i_1_n_5\
    );
\outpix_val_V_83_reg_1336[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F7F080"
    )
        port map (
      I0 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I1 => \outpix_val_V_6_fu_486_reg[7]_1\,
      I2 => \outpix_val_V_8_fu_494[5]_i_2_n_5\,
      I3 => or_ln691_2_reg_4394_pp0_iter13_reg,
      I4 => outpix_val_V_44_reg_4518(5),
      O => \outpix_val_V_83_reg_1336[5]_i_1_n_5\
    );
\outpix_val_V_83_reg_1336[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F7F080"
    )
        port map (
      I0 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I1 => \outpix_val_V_6_fu_486_reg[7]_1\,
      I2 => \outpix_val_V_8_fu_494[6]_i_2_n_5\,
      I3 => or_ln691_2_reg_4394_pp0_iter13_reg,
      I4 => outpix_val_V_44_reg_4518(6),
      O => \outpix_val_V_83_reg_1336[6]_i_1_n_5\
    );
\outpix_val_V_83_reg_1336[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F7F080"
    )
        port map (
      I0 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I1 => \outpix_val_V_6_fu_486_reg[7]_1\,
      I2 => \outpix_val_V_8_fu_494[7]_i_2_n_5\,
      I3 => or_ln691_2_reg_4394_pp0_iter13_reg,
      I4 => outpix_val_V_44_reg_4518(7),
      O => \outpix_val_V_83_reg_1336[7]_i_1_n_5\
    );
\outpix_val_V_83_reg_1336_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_81_reg_1358,
      D => \outpix_val_V_83_reg_1336[0]_i_1_n_5\,
      Q => \in\(16),
      R => '0'
    );
\outpix_val_V_83_reg_1336_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_81_reg_1358,
      D => \outpix_val_V_83_reg_1336[1]_i_1_n_5\,
      Q => \in\(17),
      R => '0'
    );
\outpix_val_V_83_reg_1336_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_81_reg_1358,
      D => \outpix_val_V_83_reg_1336[2]_i_1_n_5\,
      Q => \in\(18),
      R => '0'
    );
\outpix_val_V_83_reg_1336_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_81_reg_1358,
      D => \outpix_val_V_83_reg_1336[3]_i_1_n_5\,
      Q => \in\(19),
      R => '0'
    );
\outpix_val_V_83_reg_1336_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_81_reg_1358,
      D => \outpix_val_V_83_reg_1336[4]_i_1_n_5\,
      Q => \in\(20),
      R => '0'
    );
\outpix_val_V_83_reg_1336_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_81_reg_1358,
      D => \outpix_val_V_83_reg_1336[5]_i_1_n_5\,
      Q => \in\(21),
      R => '0'
    );
\outpix_val_V_83_reg_1336_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_81_reg_1358,
      D => \outpix_val_V_83_reg_1336[6]_i_1_n_5\,
      Q => \in\(22),
      R => '0'
    );
\outpix_val_V_83_reg_1336_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_81_reg_1358,
      D => \outpix_val_V_83_reg_1336[7]_i_1_n_5\,
      Q => \in\(23),
      R => '0'
    );
\outpix_val_V_84_reg_1325[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F7F080"
    )
        port map (
      I0 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I1 => \outpix_val_V_6_fu_486_reg[7]_1\,
      I2 => \outpix_val_V_9_fu_498[0]_i_2_n_5\,
      I3 => or_ln691_6_reg_4401_pp0_iter13_reg,
      I4 => outpix_val_V_43_reg_4524(0),
      O => \outpix_val_V_84_reg_1325[0]_i_1_n_5\
    );
\outpix_val_V_84_reg_1325[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F7F080"
    )
        port map (
      I0 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I1 => \outpix_val_V_6_fu_486_reg[7]_1\,
      I2 => \outpix_val_V_9_fu_498[1]_i_2_n_5\,
      I3 => or_ln691_6_reg_4401_pp0_iter13_reg,
      I4 => outpix_val_V_43_reg_4524(1),
      O => \outpix_val_V_84_reg_1325[1]_i_1_n_5\
    );
\outpix_val_V_84_reg_1325[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F7F080"
    )
        port map (
      I0 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I1 => \outpix_val_V_6_fu_486_reg[7]_1\,
      I2 => \outpix_val_V_9_fu_498[2]_i_2_n_5\,
      I3 => or_ln691_6_reg_4401_pp0_iter13_reg,
      I4 => outpix_val_V_43_reg_4524(2),
      O => \outpix_val_V_84_reg_1325[2]_i_1_n_5\
    );
\outpix_val_V_84_reg_1325[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F7F080"
    )
        port map (
      I0 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I1 => \outpix_val_V_6_fu_486_reg[7]_1\,
      I2 => \outpix_val_V_9_fu_498[3]_i_2_n_5\,
      I3 => or_ln691_6_reg_4401_pp0_iter13_reg,
      I4 => outpix_val_V_43_reg_4524(3),
      O => \outpix_val_V_84_reg_1325[3]_i_1_n_5\
    );
\outpix_val_V_84_reg_1325[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F7F080"
    )
        port map (
      I0 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I1 => \outpix_val_V_6_fu_486_reg[7]_1\,
      I2 => \outpix_val_V_9_fu_498[4]_i_2_n_5\,
      I3 => or_ln691_6_reg_4401_pp0_iter13_reg,
      I4 => outpix_val_V_43_reg_4524(4),
      O => \outpix_val_V_84_reg_1325[4]_i_1_n_5\
    );
\outpix_val_V_84_reg_1325[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F7F080"
    )
        port map (
      I0 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I1 => \outpix_val_V_6_fu_486_reg[7]_1\,
      I2 => \outpix_val_V_9_fu_498[5]_i_2_n_5\,
      I3 => or_ln691_6_reg_4401_pp0_iter13_reg,
      I4 => outpix_val_V_43_reg_4524(5),
      O => \outpix_val_V_84_reg_1325[5]_i_1_n_5\
    );
\outpix_val_V_84_reg_1325[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F7F080"
    )
        port map (
      I0 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I1 => \outpix_val_V_6_fu_486_reg[7]_1\,
      I2 => \outpix_val_V_9_fu_498[6]_i_2_n_5\,
      I3 => or_ln691_6_reg_4401_pp0_iter13_reg,
      I4 => outpix_val_V_43_reg_4524(6),
      O => \outpix_val_V_84_reg_1325[6]_i_1_n_5\
    );
\outpix_val_V_84_reg_1325[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F7F080"
    )
        port map (
      I0 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I1 => \outpix_val_V_6_fu_486_reg[7]_1\,
      I2 => \outpix_val_V_9_fu_498[7]_i_2_n_5\,
      I3 => or_ln691_6_reg_4401_pp0_iter13_reg,
      I4 => outpix_val_V_43_reg_4524(7),
      O => \outpix_val_V_84_reg_1325[7]_i_1_n_5\
    );
\outpix_val_V_84_reg_1325_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_81_reg_1358,
      D => \outpix_val_V_84_reg_1325[0]_i_1_n_5\,
      Q => \in\(24),
      R => '0'
    );
\outpix_val_V_84_reg_1325_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_81_reg_1358,
      D => \outpix_val_V_84_reg_1325[1]_i_1_n_5\,
      Q => \in\(25),
      R => '0'
    );
\outpix_val_V_84_reg_1325_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_81_reg_1358,
      D => \outpix_val_V_84_reg_1325[2]_i_1_n_5\,
      Q => \in\(26),
      R => '0'
    );
\outpix_val_V_84_reg_1325_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_81_reg_1358,
      D => \outpix_val_V_84_reg_1325[3]_i_1_n_5\,
      Q => \in\(27),
      R => '0'
    );
\outpix_val_V_84_reg_1325_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_81_reg_1358,
      D => \outpix_val_V_84_reg_1325[4]_i_1_n_5\,
      Q => \in\(28),
      R => '0'
    );
\outpix_val_V_84_reg_1325_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_81_reg_1358,
      D => \outpix_val_V_84_reg_1325[5]_i_1_n_5\,
      Q => \in\(29),
      R => '0'
    );
\outpix_val_V_84_reg_1325_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_81_reg_1358,
      D => \outpix_val_V_84_reg_1325[6]_i_1_n_5\,
      Q => \in\(30),
      R => '0'
    );
\outpix_val_V_84_reg_1325_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_81_reg_1358,
      D => \outpix_val_V_84_reg_1325[7]_i_1_n_5\,
      Q => \in\(31),
      R => '0'
    );
\outpix_val_V_85_reg_1314[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F7F080"
    )
        port map (
      I0 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I1 => \outpix_val_V_6_fu_486_reg[7]_1\,
      I2 => \outpix_val_V_10_fu_502[0]_i_2_n_5\,
      I3 => or_ln691_6_reg_4401_pp0_iter13_reg,
      I4 => outpix_val_V_42_reg_4530(0),
      O => \outpix_val_V_85_reg_1314[0]_i_1_n_5\
    );
\outpix_val_V_85_reg_1314[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F7F080"
    )
        port map (
      I0 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I1 => \outpix_val_V_6_fu_486_reg[7]_1\,
      I2 => \outpix_val_V_10_fu_502[1]_i_2_n_5\,
      I3 => or_ln691_6_reg_4401_pp0_iter13_reg,
      I4 => outpix_val_V_42_reg_4530(1),
      O => \outpix_val_V_85_reg_1314[1]_i_1_n_5\
    );
\outpix_val_V_85_reg_1314[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F7F080"
    )
        port map (
      I0 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I1 => \outpix_val_V_6_fu_486_reg[7]_1\,
      I2 => \outpix_val_V_10_fu_502[2]_i_2_n_5\,
      I3 => or_ln691_6_reg_4401_pp0_iter13_reg,
      I4 => outpix_val_V_42_reg_4530(2),
      O => \outpix_val_V_85_reg_1314[2]_i_1_n_5\
    );
\outpix_val_V_85_reg_1314[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F7F080"
    )
        port map (
      I0 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I1 => \outpix_val_V_6_fu_486_reg[7]_1\,
      I2 => \outpix_val_V_10_fu_502[3]_i_2_n_5\,
      I3 => or_ln691_6_reg_4401_pp0_iter13_reg,
      I4 => outpix_val_V_42_reg_4530(3),
      O => \outpix_val_V_85_reg_1314[3]_i_1_n_5\
    );
\outpix_val_V_85_reg_1314[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F7F080"
    )
        port map (
      I0 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I1 => \outpix_val_V_6_fu_486_reg[7]_1\,
      I2 => \outpix_val_V_10_fu_502[4]_i_2_n_5\,
      I3 => or_ln691_6_reg_4401_pp0_iter13_reg,
      I4 => outpix_val_V_42_reg_4530(4),
      O => \outpix_val_V_85_reg_1314[4]_i_1_n_5\
    );
\outpix_val_V_85_reg_1314[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F7F080"
    )
        port map (
      I0 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I1 => \outpix_val_V_6_fu_486_reg[7]_1\,
      I2 => \outpix_val_V_10_fu_502[5]_i_2_n_5\,
      I3 => or_ln691_6_reg_4401_pp0_iter13_reg,
      I4 => outpix_val_V_42_reg_4530(5),
      O => \outpix_val_V_85_reg_1314[5]_i_1_n_5\
    );
\outpix_val_V_85_reg_1314[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F7F080"
    )
        port map (
      I0 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I1 => \outpix_val_V_6_fu_486_reg[7]_1\,
      I2 => \outpix_val_V_10_fu_502[6]_i_2_n_5\,
      I3 => or_ln691_6_reg_4401_pp0_iter13_reg,
      I4 => outpix_val_V_42_reg_4530(6),
      O => \outpix_val_V_85_reg_1314[6]_i_1_n_5\
    );
\outpix_val_V_85_reg_1314[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F7F080"
    )
        port map (
      I0 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I1 => \outpix_val_V_6_fu_486_reg[7]_1\,
      I2 => \outpix_val_V_10_fu_502[7]_i_2_n_5\,
      I3 => or_ln691_6_reg_4401_pp0_iter13_reg,
      I4 => outpix_val_V_42_reg_4530(7),
      O => \outpix_val_V_85_reg_1314[7]_i_1_n_5\
    );
\outpix_val_V_85_reg_1314_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_81_reg_1358,
      D => \outpix_val_V_85_reg_1314[0]_i_1_n_5\,
      Q => \in\(32),
      R => '0'
    );
\outpix_val_V_85_reg_1314_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_81_reg_1358,
      D => \outpix_val_V_85_reg_1314[1]_i_1_n_5\,
      Q => \in\(33),
      R => '0'
    );
\outpix_val_V_85_reg_1314_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_81_reg_1358,
      D => \outpix_val_V_85_reg_1314[2]_i_1_n_5\,
      Q => \in\(34),
      R => '0'
    );
\outpix_val_V_85_reg_1314_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_81_reg_1358,
      D => \outpix_val_V_85_reg_1314[3]_i_1_n_5\,
      Q => \in\(35),
      R => '0'
    );
\outpix_val_V_85_reg_1314_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_81_reg_1358,
      D => \outpix_val_V_85_reg_1314[4]_i_1_n_5\,
      Q => \in\(36),
      R => '0'
    );
\outpix_val_V_85_reg_1314_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_81_reg_1358,
      D => \outpix_val_V_85_reg_1314[5]_i_1_n_5\,
      Q => \in\(37),
      R => '0'
    );
\outpix_val_V_85_reg_1314_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_81_reg_1358,
      D => \outpix_val_V_85_reg_1314[6]_i_1_n_5\,
      Q => \in\(38),
      R => '0'
    );
\outpix_val_V_85_reg_1314_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_81_reg_1358,
      D => \outpix_val_V_85_reg_1314[7]_i_1_n_5\,
      Q => \in\(39),
      R => '0'
    );
\outpix_val_V_86_reg_1303[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F7F080"
    )
        port map (
      I0 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I1 => \outpix_val_V_6_fu_486_reg[7]_1\,
      I2 => \outpix_val_V_11_fu_506[0]_i_2_n_5\,
      I3 => or_ln691_6_reg_4401_pp0_iter13_reg,
      I4 => outpix_val_V_41_reg_4536(0),
      O => \outpix_val_V_86_reg_1303[0]_i_1_n_5\
    );
\outpix_val_V_86_reg_1303[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F7F080"
    )
        port map (
      I0 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I1 => \outpix_val_V_6_fu_486_reg[7]_1\,
      I2 => \outpix_val_V_11_fu_506[1]_i_2_n_5\,
      I3 => or_ln691_6_reg_4401_pp0_iter13_reg,
      I4 => outpix_val_V_41_reg_4536(1),
      O => \outpix_val_V_86_reg_1303[1]_i_1_n_5\
    );
\outpix_val_V_86_reg_1303[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F7F080"
    )
        port map (
      I0 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I1 => \outpix_val_V_6_fu_486_reg[7]_1\,
      I2 => \outpix_val_V_11_fu_506[2]_i_2_n_5\,
      I3 => or_ln691_6_reg_4401_pp0_iter13_reg,
      I4 => outpix_val_V_41_reg_4536(2),
      O => \outpix_val_V_86_reg_1303[2]_i_1_n_5\
    );
\outpix_val_V_86_reg_1303[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F7F080"
    )
        port map (
      I0 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I1 => \outpix_val_V_6_fu_486_reg[7]_1\,
      I2 => \outpix_val_V_11_fu_506[3]_i_2_n_5\,
      I3 => or_ln691_6_reg_4401_pp0_iter13_reg,
      I4 => outpix_val_V_41_reg_4536(3),
      O => \outpix_val_V_86_reg_1303[3]_i_1_n_5\
    );
\outpix_val_V_86_reg_1303[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F7F080"
    )
        port map (
      I0 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I1 => \outpix_val_V_6_fu_486_reg[7]_1\,
      I2 => \outpix_val_V_11_fu_506[4]_i_2_n_5\,
      I3 => or_ln691_6_reg_4401_pp0_iter13_reg,
      I4 => outpix_val_V_41_reg_4536(4),
      O => \outpix_val_V_86_reg_1303[4]_i_1_n_5\
    );
\outpix_val_V_86_reg_1303[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F7F080"
    )
        port map (
      I0 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I1 => \outpix_val_V_6_fu_486_reg[7]_1\,
      I2 => \outpix_val_V_11_fu_506[5]_i_2_n_5\,
      I3 => or_ln691_6_reg_4401_pp0_iter13_reg,
      I4 => outpix_val_V_41_reg_4536(5),
      O => \outpix_val_V_86_reg_1303[5]_i_1_n_5\
    );
\outpix_val_V_86_reg_1303[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F7F080"
    )
        port map (
      I0 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I1 => \outpix_val_V_6_fu_486_reg[7]_1\,
      I2 => \outpix_val_V_11_fu_506[6]_i_2_n_5\,
      I3 => or_ln691_6_reg_4401_pp0_iter13_reg,
      I4 => outpix_val_V_41_reg_4536(6),
      O => \outpix_val_V_86_reg_1303[6]_i_1_n_5\
    );
\outpix_val_V_86_reg_1303[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F7F080"
    )
        port map (
      I0 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I1 => \outpix_val_V_6_fu_486_reg[7]_1\,
      I2 => \outpix_val_V_11_fu_506[7]_i_2_n_5\,
      I3 => or_ln691_6_reg_4401_pp0_iter13_reg,
      I4 => outpix_val_V_41_reg_4536(7),
      O => \outpix_val_V_86_reg_1303[7]_i_1_n_5\
    );
\outpix_val_V_86_reg_1303_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_81_reg_1358,
      D => \outpix_val_V_86_reg_1303[0]_i_1_n_5\,
      Q => \in\(40),
      R => '0'
    );
\outpix_val_V_86_reg_1303_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_81_reg_1358,
      D => \outpix_val_V_86_reg_1303[1]_i_1_n_5\,
      Q => \in\(41),
      R => '0'
    );
\outpix_val_V_86_reg_1303_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_81_reg_1358,
      D => \outpix_val_V_86_reg_1303[2]_i_1_n_5\,
      Q => \in\(42),
      R => '0'
    );
\outpix_val_V_86_reg_1303_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_81_reg_1358,
      D => \outpix_val_V_86_reg_1303[3]_i_1_n_5\,
      Q => \in\(43),
      R => '0'
    );
\outpix_val_V_86_reg_1303_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_81_reg_1358,
      D => \outpix_val_V_86_reg_1303[4]_i_1_n_5\,
      Q => \in\(44),
      R => '0'
    );
\outpix_val_V_86_reg_1303_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_81_reg_1358,
      D => \outpix_val_V_86_reg_1303[5]_i_1_n_5\,
      Q => \in\(45),
      R => '0'
    );
\outpix_val_V_86_reg_1303_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_81_reg_1358,
      D => \outpix_val_V_86_reg_1303[6]_i_1_n_5\,
      Q => \in\(46),
      R => '0'
    );
\outpix_val_V_86_reg_1303_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_81_reg_1358,
      D => \outpix_val_V_86_reg_1303[7]_i_1_n_5\,
      Q => \in\(47),
      R => '0'
    );
\outpix_val_V_8_fu_494[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70747030"
    )
        port map (
      I0 => \icmp_ln1285_reg_4073_reg[0]_0\,
      I1 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I2 => ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117(0),
      I3 => \outpix_val_V_11_fu_506_reg[0]_0\,
      I4 => \^outpix_val_v_8_fu_494_reg[7]_0\(0),
      O => \outpix_val_V_8_fu_494[0]_i_2_n_5\
    );
\outpix_val_V_8_fu_494[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70747030"
    )
        port map (
      I0 => \icmp_ln1285_reg_4073_reg[0]_0\,
      I1 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I2 => ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117(1),
      I3 => \outpix_val_V_11_fu_506_reg[0]_0\,
      I4 => \^outpix_val_v_8_fu_494_reg[7]_0\(1),
      O => \outpix_val_V_8_fu_494[1]_i_2_n_5\
    );
\outpix_val_V_8_fu_494[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70747030"
    )
        port map (
      I0 => \icmp_ln1285_reg_4073_reg[0]_0\,
      I1 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I2 => ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117(2),
      I3 => \outpix_val_V_11_fu_506_reg[0]_0\,
      I4 => \^outpix_val_v_8_fu_494_reg[7]_0\(2),
      O => \outpix_val_V_8_fu_494[2]_i_2_n_5\
    );
\outpix_val_V_8_fu_494[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70747030"
    )
        port map (
      I0 => \icmp_ln1285_reg_4073_reg[0]_0\,
      I1 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I2 => ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117(3),
      I3 => \outpix_val_V_11_fu_506_reg[0]_0\,
      I4 => \^outpix_val_v_8_fu_494_reg[7]_0\(3),
      O => \outpix_val_V_8_fu_494[3]_i_2_n_5\
    );
\outpix_val_V_8_fu_494[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70747030"
    )
        port map (
      I0 => \icmp_ln1285_reg_4073_reg[0]_0\,
      I1 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I2 => ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117(4),
      I3 => \outpix_val_V_11_fu_506_reg[0]_0\,
      I4 => \^outpix_val_v_8_fu_494_reg[7]_0\(4),
      O => \outpix_val_V_8_fu_494[4]_i_2_n_5\
    );
\outpix_val_V_8_fu_494[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70747030"
    )
        port map (
      I0 => \icmp_ln1285_reg_4073_reg[0]_0\,
      I1 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I2 => ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117(5),
      I3 => \outpix_val_V_11_fu_506_reg[0]_0\,
      I4 => \^outpix_val_v_8_fu_494_reg[7]_0\(5),
      O => \outpix_val_V_8_fu_494[5]_i_2_n_5\
    );
\outpix_val_V_8_fu_494[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70747030"
    )
        port map (
      I0 => \icmp_ln1285_reg_4073_reg[0]_0\,
      I1 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I2 => ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117(6),
      I3 => \outpix_val_V_11_fu_506_reg[0]_0\,
      I4 => \^outpix_val_v_8_fu_494_reg[7]_0\(6),
      O => \outpix_val_V_8_fu_494[6]_i_2_n_5\
    );
\outpix_val_V_8_fu_494[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF4FF00"
    )
        port map (
      I0 => \outpix_val_V_11_fu_506_reg[0]_0\,
      I1 => \^outpix_val_v_8_fu_494_reg[7]_0\(7),
      I2 => \icmp_ln1285_reg_4073_reg[0]_0\,
      I3 => ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117(7),
      I4 => icmp_ln520_reg_4037_pp0_iter13_reg,
      O => \outpix_val_V_8_fu_494[7]_i_2_n_5\
    );
\outpix_val_V_8_fu_494_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_10_fu_502,
      D => flow_control_loop_pipe_sequential_init_U_n_53,
      Q => \^outpix_val_v_8_fu_494_reg[7]_0\(0),
      R => '0'
    );
\outpix_val_V_8_fu_494_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_10_fu_502,
      D => flow_control_loop_pipe_sequential_init_U_n_52,
      Q => \^outpix_val_v_8_fu_494_reg[7]_0\(1),
      R => '0'
    );
\outpix_val_V_8_fu_494_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_10_fu_502,
      D => flow_control_loop_pipe_sequential_init_U_n_51,
      Q => \^outpix_val_v_8_fu_494_reg[7]_0\(2),
      R => '0'
    );
\outpix_val_V_8_fu_494_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_10_fu_502,
      D => flow_control_loop_pipe_sequential_init_U_n_50,
      Q => \^outpix_val_v_8_fu_494_reg[7]_0\(3),
      R => '0'
    );
\outpix_val_V_8_fu_494_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_10_fu_502,
      D => flow_control_loop_pipe_sequential_init_U_n_49,
      Q => \^outpix_val_v_8_fu_494_reg[7]_0\(4),
      R => '0'
    );
\outpix_val_V_8_fu_494_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_10_fu_502,
      D => flow_control_loop_pipe_sequential_init_U_n_48,
      Q => \^outpix_val_v_8_fu_494_reg[7]_0\(5),
      R => '0'
    );
\outpix_val_V_8_fu_494_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_10_fu_502,
      D => flow_control_loop_pipe_sequential_init_U_n_47,
      Q => \^outpix_val_v_8_fu_494_reg[7]_0\(6),
      R => '0'
    );
\outpix_val_V_8_fu_494_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_10_fu_502,
      D => flow_control_loop_pipe_sequential_init_U_n_46,
      Q => \^outpix_val_v_8_fu_494_reg[7]_0\(7),
      R => '0'
    );
\outpix_val_V_9_fu_498[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBF0F8080B000"
    )
        port map (
      I0 => outpix_val_V_76_reg_4717(0),
      I1 => \icmp_ln1285_reg_4073_reg[0]_0\,
      I2 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I3 => \^outpix_val_v_9_fu_498_reg[7]_0\(0),
      I4 => \outpix_val_V_11_fu_506_reg[0]_0\,
      I5 => ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059(0),
      O => \outpix_val_V_9_fu_498[0]_i_2_n_5\
    );
\outpix_val_V_9_fu_498[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBF0F8080B000"
    )
        port map (
      I0 => outpix_val_V_76_reg_4717(1),
      I1 => \icmp_ln1285_reg_4073_reg[0]_0\,
      I2 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I3 => \^outpix_val_v_9_fu_498_reg[7]_0\(1),
      I4 => \outpix_val_V_11_fu_506_reg[0]_0\,
      I5 => ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059(1),
      O => \outpix_val_V_9_fu_498[1]_i_2_n_5\
    );
\outpix_val_V_9_fu_498[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBF0F8080B000"
    )
        port map (
      I0 => outpix_val_V_76_reg_4717(2),
      I1 => \icmp_ln1285_reg_4073_reg[0]_0\,
      I2 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I3 => \^outpix_val_v_9_fu_498_reg[7]_0\(2),
      I4 => \outpix_val_V_11_fu_506_reg[0]_0\,
      I5 => ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059(2),
      O => \outpix_val_V_9_fu_498[2]_i_2_n_5\
    );
\outpix_val_V_9_fu_498[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBF0F8080B000"
    )
        port map (
      I0 => outpix_val_V_76_reg_4717(3),
      I1 => \icmp_ln1285_reg_4073_reg[0]_0\,
      I2 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I3 => \^outpix_val_v_9_fu_498_reg[7]_0\(3),
      I4 => \outpix_val_V_11_fu_506_reg[0]_0\,
      I5 => ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059(3),
      O => \outpix_val_V_9_fu_498[3]_i_2_n_5\
    );
\outpix_val_V_9_fu_498[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBF0F8080B000"
    )
        port map (
      I0 => outpix_val_V_76_reg_4717(4),
      I1 => \icmp_ln1285_reg_4073_reg[0]_0\,
      I2 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I3 => \^outpix_val_v_9_fu_498_reg[7]_0\(4),
      I4 => \outpix_val_V_11_fu_506_reg[0]_0\,
      I5 => ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059(4),
      O => \outpix_val_V_9_fu_498[4]_i_2_n_5\
    );
\outpix_val_V_9_fu_498[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBF0F8080B000"
    )
        port map (
      I0 => outpix_val_V_76_reg_4717(5),
      I1 => \icmp_ln1285_reg_4073_reg[0]_0\,
      I2 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I3 => \^outpix_val_v_9_fu_498_reg[7]_0\(5),
      I4 => \outpix_val_V_11_fu_506_reg[0]_0\,
      I5 => ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059(5),
      O => \outpix_val_V_9_fu_498[5]_i_2_n_5\
    );
\outpix_val_V_9_fu_498[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBF0F8080B000"
    )
        port map (
      I0 => outpix_val_V_76_reg_4717(6),
      I1 => \icmp_ln1285_reg_4073_reg[0]_0\,
      I2 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I3 => \^outpix_val_v_9_fu_498_reg[7]_0\(6),
      I4 => \outpix_val_V_11_fu_506_reg[0]_0\,
      I5 => ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059(6),
      O => \outpix_val_V_9_fu_498[6]_i_2_n_5\
    );
\outpix_val_V_9_fu_498[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBF0F8080B000"
    )
        port map (
      I0 => outpix_val_V_76_reg_4717(7),
      I1 => \icmp_ln1285_reg_4073_reg[0]_0\,
      I2 => icmp_ln520_reg_4037_pp0_iter13_reg,
      I3 => \^outpix_val_v_9_fu_498_reg[7]_0\(7),
      I4 => \outpix_val_V_11_fu_506_reg[0]_0\,
      I5 => ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059(7),
      O => \outpix_val_V_9_fu_498[7]_i_2_n_5\
    );
\outpix_val_V_9_fu_498_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_10_fu_502,
      D => flow_control_loop_pipe_sequential_init_U_n_45,
      Q => \^outpix_val_v_9_fu_498_reg[7]_0\(0),
      R => '0'
    );
\outpix_val_V_9_fu_498_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_10_fu_502,
      D => flow_control_loop_pipe_sequential_init_U_n_44,
      Q => \^outpix_val_v_9_fu_498_reg[7]_0\(1),
      R => '0'
    );
\outpix_val_V_9_fu_498_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_10_fu_502,
      D => flow_control_loop_pipe_sequential_init_U_n_43,
      Q => \^outpix_val_v_9_fu_498_reg[7]_0\(2),
      R => '0'
    );
\outpix_val_V_9_fu_498_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_10_fu_502,
      D => flow_control_loop_pipe_sequential_init_U_n_42,
      Q => \^outpix_val_v_9_fu_498_reg[7]_0\(3),
      R => '0'
    );
\outpix_val_V_9_fu_498_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_10_fu_502,
      D => flow_control_loop_pipe_sequential_init_U_n_41,
      Q => \^outpix_val_v_9_fu_498_reg[7]_0\(4),
      R => '0'
    );
\outpix_val_V_9_fu_498_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_10_fu_502,
      D => flow_control_loop_pipe_sequential_init_U_n_40,
      Q => \^outpix_val_v_9_fu_498_reg[7]_0\(5),
      R => '0'
    );
\outpix_val_V_9_fu_498_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_10_fu_502,
      D => flow_control_loop_pipe_sequential_init_U_n_39,
      Q => \^outpix_val_v_9_fu_498_reg[7]_0\(6),
      R => '0'
    );
\outpix_val_V_9_fu_498_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_10_fu_502,
      D => flow_control_loop_pipe_sequential_init_U_n_38,
      Q => \^outpix_val_v_9_fu_498_reg[7]_0\(7),
      R => '0'
    );
\p_0_5_0_0_0252383_lcssa401_fu_230[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20002020"
    )
        port map (
      I0 => \rampVal_3_flag_0_reg_406_reg[0]\(2),
      I1 => \x_fu_470[15]_i_4_n_5\,
      I2 => srcYUV_empty_n,
      I3 => bckgndYUV_full_n,
      I4 => ap_enable_reg_pp0_iter15,
      O => \ap_CS_fsm_reg[3]_7\(0)
    );
\rSerie_V[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rserie_v_reg[27]_0\(0),
      I1 => \^rserie_v_reg[4]__0_0\(0),
      O => xor_ln1543_fu_2950_p2
    );
\rSerie_V[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rserie_v_reg[27]_0\(1),
      I1 => \^rserie_v_reg[4]__0_0\(1),
      O => xor_ln1543_3_fu_3080_p2
    );
\rSerie_V_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out,
      D => \rSerie_V_reg_n_5_[2]\,
      Q => \^rserie_v_reg[27]_0\(0),
      R => '0'
    );
\rSerie_V_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out,
      D => \^rserie_v_reg[4]__0_0\(0),
      Q => \^rserie_v_reg[27]_0\(1),
      R => '0'
    );
\rSerie_V_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out,
      D => \^rserie_v_reg[27]_0\(4),
      Q => \^rserie_v_reg[27]_0\(2),
      R => '0'
    );
\rSerie_V_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out,
      D => \^rserie_v_reg[27]_0\(5),
      Q => \^rserie_v_reg[27]_0\(3),
      R => '0'
    );
\rSerie_V_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out,
      D => \^rserie_v_reg[27]_0\(6),
      Q => \^rserie_v_reg[27]_0\(4),
      R => '0'
    );
\rSerie_V_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out,
      D => \^rserie_v_reg[27]_0\(7),
      Q => \^rserie_v_reg[27]_0\(5),
      R => '0'
    );
\rSerie_V_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out,
      D => \^rserie_v_reg[27]_0\(8),
      Q => \^rserie_v_reg[27]_0\(6),
      R => '0'
    );
\rSerie_V_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out,
      D => xor_ln1543_fu_2950_p2,
      Q => \^rserie_v_reg[27]_0\(7),
      R => '0'
    );
\rSerie_V_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out,
      D => xor_ln1543_3_fu_3080_p2,
      Q => \^rserie_v_reg[27]_0\(8),
      R => '0'
    );
\rSerie_V_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out,
      D => \^rserie_v_reg[4]__0_0\(1),
      Q => \rSerie_V_reg_n_5_[2]\,
      R => '0'
    );
\rSerie_V_reg[3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out,
      D => \rSerie_V_reg[5]_srl8_n_5\,
      Q => \^rserie_v_reg[4]__0_0\(0),
      R => '0'
    );
\rSerie_V_reg[4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out,
      D => \rSerie_V_reg[6]_srl8_n_5\,
      Q => \^rserie_v_reg[4]__0_0\(1),
      R => '0'
    );
\rSerie_V_reg[5]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"00CC"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out,
      CLK => ap_clk,
      D => \^rserie_v_reg[27]_0\(2),
      Q => \rSerie_V_reg[5]_srl8_n_5\
    );
\rSerie_V_reg[6]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0066"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out,
      CLK => ap_clk,
      D => \^rserie_v_reg[27]_0\(3),
      Q => \rSerie_V_reg[6]_srl8_n_5\
    );
\r_1_reg_4166[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter12_reg_1\,
      I1 => \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_0\(0),
      I2 => q4_reg_1,
      I3 => icmp_ln520_reg_4037_pp0_iter1_reg,
      I4 => add_ln1236_1_reg_4110(8),
      O => \r_1_reg_4166[7]_i_1_n_5\
    );
\r_1_reg_4166[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tpgSinTableArray_9bit_load_3_reg_4105(7),
      O => xor_ln1236_1_fu_1913_p2(7)
    );
\r_1_reg_4166_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => r_1_reg_41660,
      D => tpgSinTableArray_9bit_load_3_reg_4105(0),
      Q => r_1_reg_4166(0),
      S => \r_1_reg_4166[7]_i_1_n_5\
    );
\r_1_reg_4166_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => r_1_reg_41660,
      D => tpgSinTableArray_9bit_load_3_reg_4105(1),
      Q => r_1_reg_4166(1),
      S => \r_1_reg_4166[7]_i_1_n_5\
    );
\r_1_reg_4166_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => r_1_reg_41660,
      D => tpgSinTableArray_9bit_load_3_reg_4105(2),
      Q => r_1_reg_4166(2),
      S => \r_1_reg_4166[7]_i_1_n_5\
    );
\r_1_reg_4166_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => r_1_reg_41660,
      D => tpgSinTableArray_9bit_load_3_reg_4105(3),
      Q => r_1_reg_4166(3),
      S => \r_1_reg_4166[7]_i_1_n_5\
    );
\r_1_reg_4166_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => r_1_reg_41660,
      D => tpgSinTableArray_9bit_load_3_reg_4105(4),
      Q => r_1_reg_4166(4),
      S => \r_1_reg_4166[7]_i_1_n_5\
    );
\r_1_reg_4166_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => r_1_reg_41660,
      D => tpgSinTableArray_9bit_load_3_reg_4105(5),
      Q => r_1_reg_4166(5),
      S => \r_1_reg_4166[7]_i_1_n_5\
    );
\r_1_reg_4166_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => r_1_reg_41660,
      D => tpgSinTableArray_9bit_load_3_reg_4105(6),
      Q => r_1_reg_4166(6),
      S => \r_1_reg_4166[7]_i_1_n_5\
    );
\r_1_reg_4166_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => r_1_reg_41660,
      D => xor_ln1236_1_fu_1913_p2(7),
      Q => r_1_reg_4166(7),
      S => \r_1_reg_4166[7]_i_1_n_5\
    );
\r_reg_4143[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter12_reg_1\,
      I1 => \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_0\(0),
      I2 => q4_reg_1,
      I3 => icmp_ln520_reg_4037_pp0_iter1_reg,
      I4 => add_ln1236_reg_4090(8),
      O => \r_reg_4143[7]_i_1_n_5\
    );
\r_reg_4143[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tpgSinTableArray_9bit_load_reg_4085(7),
      O => xor_ln1236_fu_1847_p2(7)
    );
\r_reg_4143_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => r_1_reg_41660,
      D => tpgSinTableArray_9bit_load_reg_4085(0),
      Q => r_reg_4143(0),
      S => \r_reg_4143[7]_i_1_n_5\
    );
\r_reg_4143_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => r_1_reg_41660,
      D => tpgSinTableArray_9bit_load_reg_4085(1),
      Q => r_reg_4143(1),
      S => \r_reg_4143[7]_i_1_n_5\
    );
\r_reg_4143_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => r_1_reg_41660,
      D => tpgSinTableArray_9bit_load_reg_4085(2),
      Q => r_reg_4143(2),
      S => \r_reg_4143[7]_i_1_n_5\
    );
\r_reg_4143_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => r_1_reg_41660,
      D => tpgSinTableArray_9bit_load_reg_4085(3),
      Q => r_reg_4143(3),
      S => \r_reg_4143[7]_i_1_n_5\
    );
\r_reg_4143_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => r_1_reg_41660,
      D => tpgSinTableArray_9bit_load_reg_4085(4),
      Q => r_reg_4143(4),
      S => \r_reg_4143[7]_i_1_n_5\
    );
\r_reg_4143_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => r_1_reg_41660,
      D => tpgSinTableArray_9bit_load_reg_4085(5),
      Q => r_reg_4143(5),
      S => \r_reg_4143[7]_i_1_n_5\
    );
\r_reg_4143_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => r_1_reg_41660,
      D => tpgSinTableArray_9bit_load_reg_4085(6),
      Q => r_reg_4143(6),
      S => \r_reg_4143[7]_i_1_n_5\
    );
\r_reg_4143_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => r_1_reg_41660,
      D => xor_ln1236_fu_1847_p2(7),
      Q => r_reg_4143(7),
      S => \r_reg_4143[7]_i_1_n_5\
    );
\rampVal[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \zext_ln1032_cast_reg_4013_reg[0]_0\,
      I1 => icmp_ln1050_reg_4081_pp0_iter11_reg,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0\(0),
      O => \rampStart_load_reg_1167_reg[7]_0\(0)
    );
\rampVal[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => rampStart_load_reg_1167(0),
      I1 => icmp_ln1050_reg_4081_pp0_iter11_reg,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0\(1),
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0\(0),
      O => \rampStart_load_reg_1167_reg[7]_0\(1)
    );
\rampVal[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => \zext_ln1032_cast_reg_4013_reg[2]_0\,
      I1 => icmp_ln1050_reg_4081_pp0_iter11_reg,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0\(2),
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0\(0),
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0\(1),
      O => \rampStart_load_reg_1167_reg[7]_0\(2)
    );
\rampVal[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B8B8B8B8B8B8"
    )
        port map (
      I0 => \zext_ln1032_cast_reg_4013_reg[3]_0\,
      I1 => icmp_ln1050_reg_4081_pp0_iter11_reg,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0\(3),
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0\(1),
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0\(0),
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0\(2),
      O => \rampStart_load_reg_1167_reg[7]_0\(3)
    );
\rampVal[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \zext_ln1032_cast_reg_4013_reg[4]_0\,
      I1 => icmp_ln1050_reg_4081_pp0_iter11_reg,
      I2 => \rampVal_reg[4]\,
      O => \rampStart_load_reg_1167_reg[7]_0\(4)
    );
\rampVal[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rampStart_load_reg_1167(1),
      I1 => icmp_ln1050_reg_4081_pp0_iter11_reg,
      I2 => \rampVal_reg[5]\,
      O => \rampStart_load_reg_1167_reg[7]_0\(5)
    );
\rampVal[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => rampStart_load_reg_1167(2),
      I1 => icmp_ln1050_reg_4081_pp0_iter11_reg,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0\(6),
      I3 => \rampVal_reg[6]\,
      O => \rampStart_load_reg_1167_reg[7]_0\(6)
    );
\rampVal[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202000"
    )
        port map (
      I0 => \rampVal_3_flag_0_reg_406_reg[0]\(2),
      I1 => \^ap_enable_reg_pp0_iter12_reg_1\,
      I2 => \rampVal_reg[0]\,
      I3 => icmp_ln1027_reg_4041_pp0_iter11_reg,
      I4 => icmp_ln1050_reg_4081_pp0_iter11_reg,
      O => \^ap_cs_fsm_reg[3]_6\(0)
    );
\rampVal[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => rampStart_load_reg_1167(3),
      I1 => icmp_ln1050_reg_4081_pp0_iter11_reg,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0\(7),
      I3 => \rampVal_reg[6]\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0\(6),
      O => \rampStart_load_reg_1167_reg[7]_0\(7)
    );
\rampVal_2_flag_0_reg_430[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rampVal_3_flag_0_reg_406_reg[0]\(3),
      I1 => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_rampval_2_flag_1_out\,
      O => rampVal_2_flag_0_reg_430
    );
\rampVal_2_flag_1_fu_474_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \rampVal_2_flag_1_fu_474_reg[0]_0\,
      Q => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_rampval_2_flag_1_out\,
      R => '0'
    );
\rampVal_2_loc_0_fu_258[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBBB88"
    )
        port map (
      I0 => \rampVal_2_loc_0_fu_258_reg[7]_1\(0),
      I1 => \^ap_ns_fsm15_out\,
      I2 => \icmp_ln1584_reg_4389_reg_n_5_[0]\,
      I3 => \rampVal_2_loc_0_fu_258_reg[1]\,
      I4 => \rampVal_2_loc_0_fu_258_reg[7]_0\(0),
      O => \rampVal_2_reg[7]\(0)
    );
\rampVal_2_loc_0_fu_258[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888BBBBB8B888888"
    )
        port map (
      I0 => \rampVal_2_loc_0_fu_258_reg[7]_1\(1),
      I1 => \^ap_ns_fsm15_out\,
      I2 => \icmp_ln1584_reg_4389_reg_n_5_[0]\,
      I3 => \rampVal_2_loc_0_fu_258_reg[7]_0\(0),
      I4 => \rampVal_2_loc_0_fu_258_reg[1]\,
      I5 => \rampVal_2_loc_0_fu_258_reg[7]_0\(1),
      O => \rampVal_2_reg[7]\(1)
    );
\rampVal_2_loc_0_fu_258[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rampVal_2_loc_0_fu_258_reg[7]_1\(2),
      I1 => \^ap_ns_fsm15_out\,
      I2 => \^rampval_2_loc_0_fu_258_reg[7]\(2),
      I3 => \rampVal_2_loc_0_fu_258_reg[1]\,
      I4 => \rampVal_2_loc_0_fu_258_reg[7]_0\(2),
      O => \rampVal_2_reg[7]\(2)
    );
\rampVal_2_loc_0_fu_258[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rampVal_2_loc_0_fu_258_reg[7]_1\(3),
      I1 => \^ap_ns_fsm15_out\,
      I2 => \^rampval_2_loc_0_fu_258_reg[7]\(3),
      I3 => \rampVal_2_loc_0_fu_258_reg[1]\,
      I4 => \rampVal_2_loc_0_fu_258_reg[7]_0\(3),
      O => \rampVal_2_reg[7]\(3)
    );
\rampVal_2_loc_0_fu_258[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rampVal_2_loc_0_fu_258_reg[7]_1\(4),
      I1 => \^ap_ns_fsm15_out\,
      I2 => \^rampval_2_loc_0_fu_258_reg[7]\(4),
      I3 => \rampVal_2_loc_0_fu_258_reg[1]\,
      I4 => \rampVal_2_loc_0_fu_258_reg[7]_0\(4),
      O => \rampVal_2_reg[7]\(4)
    );
\rampVal_2_loc_0_fu_258[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88BBBBBBB888888"
    )
        port map (
      I0 => \rampVal_2_loc_0_fu_258_reg[7]_1\(5),
      I1 => \^ap_ns_fsm15_out\,
      I2 => \icmp_ln1584_reg_4389_reg_n_5_[0]\,
      I3 => \rampVal_2_new_0_fu_262[7]_i_3_n_5\,
      I4 => \rampVal_2_loc_0_fu_258_reg[1]\,
      I5 => \rampVal_2_loc_0_fu_258_reg[7]_0\(5),
      O => \rampVal_2_reg[7]\(5)
    );
\rampVal_2_loc_0_fu_258[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00E00000"
    )
        port map (
      I0 => start_for_tpgForeground_U0_full_n,
      I1 => \y_fu_206_reg[0]\,
      I2 => grp_v_tpgHlsDataFlow_fu_331_ap_start_reg,
      I3 => \y_fu_206_reg[0]_0\,
      I4 => \rampVal_3_flag_0_reg_406_reg[0]\(0),
      I5 => \^icmp_ln520_reg_4037_pp0_iter11_reg_reg[0]_1\(0),
      O => internal_full_n_reg_2(0)
    );
\rampVal_2_loc_0_fu_258[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rampVal_2_loc_0_fu_258_reg[7]_1\(6),
      I1 => \^ap_ns_fsm15_out\,
      I2 => \^rampval_2_loc_0_fu_258_reg[7]\(6),
      I3 => \rampVal_2_loc_0_fu_258_reg[1]\,
      I4 => \rampVal_2_loc_0_fu_258_reg[7]_0\(6),
      O => \rampVal_2_reg[7]\(6)
    );
\rampVal_2_new_0_fu_262[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \icmp_ln1584_reg_4389_reg_n_5_[0]\,
      I1 => \rampVal_2_loc_0_fu_258_reg[7]_0\(0),
      O => \^rampval_2_loc_0_fu_258_reg[7]\(0)
    );
\rampVal_2_new_0_fu_262[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \rampVal_2_loc_0_fu_258_reg[7]_0\(1),
      I1 => \icmp_ln1584_reg_4389_reg_n_5_[0]\,
      I2 => \rampVal_2_loc_0_fu_258_reg[7]_0\(0),
      O => \^rampval_2_loc_0_fu_258_reg[7]\(1)
    );
\rampVal_2_new_0_fu_262[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"060A"
    )
        port map (
      I0 => \rampVal_2_loc_0_fu_258_reg[7]_0\(2),
      I1 => \rampVal_2_loc_0_fu_258_reg[7]_0\(1),
      I2 => \icmp_ln1584_reg_4389_reg_n_5_[0]\,
      I3 => \rampVal_2_loc_0_fu_258_reg[7]_0\(0),
      O => \^rampval_2_loc_0_fu_258_reg[7]\(2)
    );
\rampVal_2_new_0_fu_262[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"060A0A0A"
    )
        port map (
      I0 => \rampVal_2_loc_0_fu_258_reg[7]_0\(3),
      I1 => \rampVal_2_loc_0_fu_258_reg[7]_0\(0),
      I2 => \icmp_ln1584_reg_4389_reg_n_5_[0]\,
      I3 => \rampVal_2_loc_0_fu_258_reg[7]_0\(1),
      I4 => \rampVal_2_loc_0_fu_258_reg[7]_0\(2),
      O => \^rampval_2_loc_0_fu_258_reg[7]\(3)
    );
\rampVal_2_new_0_fu_262[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"006A00AA00AA00AA"
    )
        port map (
      I0 => \rampVal_2_loc_0_fu_258_reg[7]_0\(4),
      I1 => \rampVal_2_loc_0_fu_258_reg[7]_0\(2),
      I2 => \rampVal_2_loc_0_fu_258_reg[7]_0\(1),
      I3 => \icmp_ln1584_reg_4389_reg_n_5_[0]\,
      I4 => \rampVal_2_loc_0_fu_258_reg[7]_0\(0),
      I5 => \rampVal_2_loc_0_fu_258_reg[7]_0\(3),
      O => \^rampval_2_loc_0_fu_258_reg[7]\(4)
    );
\rampVal_2_new_0_fu_262[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \icmp_ln1584_reg_4389_reg_n_5_[0]\,
      I1 => \rampVal_2_loc_0_fu_258_reg[7]_0\(5),
      I2 => \rampVal_2_new_0_fu_262[7]_i_3_n_5\,
      O => \^rampval_2_loc_0_fu_258_reg[7]\(5)
    );
\rampVal_2_new_0_fu_262[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter12_reg_1\,
      I1 => \^icmp_ln520_reg_4037_pp0_iter11_reg_reg[0]_0\,
      I2 => \trunc_ln320_reg_4408_reg[1]_2\,
      I3 => \rampVal_3_flag_0_reg_406_reg[0]\(2),
      I4 => \^ap_enable_reg_pp0_iter12_reg_0\,
      O => \^icmp_ln520_reg_4037_pp0_iter11_reg_reg[0]_1\(0)
    );
\rampVal_2_new_0_fu_262[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
        port map (
      I0 => \rampVal_2_loc_0_fu_258_reg[7]_0\(6),
      I1 => \rampVal_2_new_0_fu_262[7]_i_3_n_5\,
      I2 => \rampVal_2_loc_0_fu_258_reg[7]_0\(5),
      I3 => \icmp_ln1584_reg_4389_reg_n_5_[0]\,
      O => \^rampval_2_loc_0_fu_258_reg[7]\(6)
    );
\rampVal_2_new_0_fu_262[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \rampVal_2_loc_0_fu_258_reg[7]_0\(4),
      I1 => \rampVal_2_loc_0_fu_258_reg[7]_0\(2),
      I2 => \rampVal_2_loc_0_fu_258_reg[7]_0\(1),
      I3 => \icmp_ln1584_reg_4389_reg_n_5_[0]\,
      I4 => \rampVal_2_loc_0_fu_258_reg[7]_0\(0),
      I5 => \rampVal_2_loc_0_fu_258_reg[7]_0\(3),
      O => \rampVal_2_new_0_fu_262[7]_i_3_n_5\
    );
\rampVal_3_flag_0_reg_406[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rampVal_3_flag_0_reg_406_reg[0]\(3),
      I1 => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_rampval_3_flag_1_out\,
      O => \ap_CS_fsm_reg[4]\
    );
\rampVal_3_flag_1_fu_482_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \rampVal_3_flag_1_fu_482_reg[0]_0\,
      Q => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_rampval_3_flag_1_out\,
      R => '0'
    );
\rampVal_3_loc_0_fu_302[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \rampVal_3_loc_0_fu_302_reg[7]_1\(0),
      I1 => \^ap_ns_fsm15_out\,
      I2 => \zext_ln1032_cast_reg_4013_reg[0]_0\,
      I3 => icmp_ln1027_reg_4041_pp0_iter12_reg,
      I4 => \rampVal_3_loc_0_fu_302_reg[7]_2\,
      I5 => \rampVal_3_loc_0_fu_302_reg[7]_0\(0),
      O => \rampVal_1_reg[7]\(0)
    );
\rampVal_3_loc_0_fu_302[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB8BBB8888"
    )
        port map (
      I0 => \rampVal_3_loc_0_fu_302_reg[7]_1\(1),
      I1 => \^ap_ns_fsm15_out\,
      I2 => icmp_ln1027_reg_4041_pp0_iter12_reg,
      I3 => rampStart_load_reg_1167(0),
      I4 => \rampVal_3_loc_0_fu_302_reg[7]_2\,
      I5 => \rampVal_3_loc_0_fu_302_reg[7]_0\(1),
      O => \rampVal_1_reg[7]\(1)
    );
\rampVal_3_loc_0_fu_302[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8BBBB8BB88888"
    )
        port map (
      I0 => \rampVal_3_loc_0_fu_302_reg[7]_1\(2),
      I1 => \^ap_ns_fsm15_out\,
      I2 => \^rampstart_load_reg_1167_reg[2]\,
      I3 => \^rampstart_load_reg_1167_reg[1]\,
      I4 => \rampVal_3_loc_0_fu_302_reg[7]_2\,
      I5 => \rampVal_3_loc_0_fu_302_reg[7]_0\(2),
      O => \rampVal_1_reg[7]\(2)
    );
\rampVal_3_loc_0_fu_302[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \zext_ln1032_cast_reg_4013_reg[2]_0\,
      I1 => icmp_ln1027_reg_4041_pp0_iter12_reg,
      I2 => \rampVal_3_loc_0_fu_302_reg[7]_0\(2),
      O => \^rampstart_load_reg_1167_reg[2]\
    );
\rampVal_3_loc_0_fu_302[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rampVal_3_loc_0_fu_302_reg[7]_1\(3),
      I1 => \^ap_ns_fsm15_out\,
      I2 => \^rampval_3_loc_0_fu_302_reg[7]\(2),
      I3 => \rampVal_3_loc_0_fu_302_reg[7]_2\,
      I4 => \rampVal_3_loc_0_fu_302_reg[7]_0\(3),
      O => \rampVal_1_reg[7]\(3)
    );
\rampVal_3_loc_0_fu_302[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8BBBB8BB88888"
    )
        port map (
      I0 => \rampVal_3_loc_0_fu_302_reg[7]_1\(4),
      I1 => \^ap_ns_fsm15_out\,
      I2 => \^rampstart_load_reg_1167_reg[4]_0\,
      I3 => \rampVal_3_new_0_fu_306[5]_i_2_n_5\,
      I4 => \rampVal_3_loc_0_fu_302_reg[7]_2\,
      I5 => \rampVal_3_loc_0_fu_302_reg[7]_0\(4),
      O => \rampVal_1_reg[7]\(4)
    );
\rampVal_3_loc_0_fu_302[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \zext_ln1032_cast_reg_4013_reg[4]_0\,
      I1 => icmp_ln1027_reg_4041_pp0_iter12_reg,
      I2 => \rampVal_3_loc_0_fu_302_reg[7]_0\(4),
      O => \^rampstart_load_reg_1167_reg[4]_0\
    );
\rampVal_3_loc_0_fu_302[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rampVal_3_loc_0_fu_302_reg[7]_1\(5),
      I1 => \^ap_ns_fsm15_out\,
      I2 => \^rampval_3_loc_0_fu_302_reg[7]\(4),
      I3 => \rampVal_3_loc_0_fu_302_reg[7]_2\,
      I4 => \rampVal_3_loc_0_fu_302_reg[7]_0\(5),
      O => \rampVal_1_reg[7]\(5)
    );
\rampVal_3_loc_0_fu_302[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8BBBB8BB88888"
    )
        port map (
      I0 => \rampVal_3_loc_0_fu_302_reg[7]_1\(6),
      I1 => \^ap_ns_fsm15_out\,
      I2 => \^rampstart_load_reg_1167_reg[6]\,
      I3 => \rampVal_3_new_0_fu_306[7]_i_4_n_5\,
      I4 => \rampVal_3_loc_0_fu_302_reg[7]_2\,
      I5 => \rampVal_3_loc_0_fu_302_reg[7]_0\(6),
      O => \rampVal_1_reg[7]\(6)
    );
\rampVal_3_loc_0_fu_302[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rampStart_load_reg_1167(2),
      I1 => icmp_ln1027_reg_4041_pp0_iter12_reg,
      I2 => \rampVal_3_loc_0_fu_302_reg[7]_0\(6),
      O => \^rampstart_load_reg_1167_reg[6]\
    );
\rampVal_3_loc_0_fu_302[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00E00000"
    )
        port map (
      I0 => start_for_tpgForeground_U0_full_n,
      I1 => \y_fu_206_reg[0]\,
      I2 => grp_v_tpgHlsDataFlow_fu_331_ap_start_reg,
      I3 => \y_fu_206_reg[0]_0\,
      I4 => \rampVal_3_flag_0_reg_406_reg[0]\(0),
      I5 => \^ap_cs_fsm_reg[3]_3\(0),
      O => internal_full_n_reg(0)
    );
\rampVal_3_loc_0_fu_302[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rampVal_3_loc_0_fu_302_reg[7]_1\(7),
      I1 => \^ap_ns_fsm15_out\,
      I2 => \^rampval_3_loc_0_fu_302_reg[7]\(6),
      I3 => \rampVal_3_loc_0_fu_302_reg[7]_2\,
      I4 => \rampVal_3_loc_0_fu_302_reg[7]_0\(7),
      O => \rampVal_1_reg[7]\(7)
    );
\rampVal_3_new_0_fu_306[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \zext_ln1032_cast_reg_4013_reg[0]_0\,
      I1 => icmp_ln1027_reg_4041_pp0_iter12_reg,
      I2 => \rampVal_3_loc_0_fu_302_reg[7]_0\(0),
      O => \^rampstart_load_reg_1167_reg[0]\
    );
\rampVal_3_new_0_fu_306[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \rampVal_3_loc_0_fu_302_reg[7]_0\(1),
      I1 => icmp_ln1027_reg_4041_pp0_iter12_reg,
      I2 => rampStart_load_reg_1167(0),
      O => \^rampval_3_loc_0_fu_302_reg[7]\(0)
    );
\rampVal_3_new_0_fu_306[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \rampVal_3_loc_0_fu_302_reg[7]_0\(2),
      I1 => \zext_ln1032_cast_reg_4013_reg[2]_0\,
      I2 => \rampVal_3_loc_0_fu_302_reg[7]_0\(1),
      I3 => icmp_ln1027_reg_4041_pp0_iter12_reg,
      I4 => rampStart_load_reg_1167(0),
      O => \^rampval_3_loc_0_fu_302_reg[7]\(1)
    );
\rampVal_3_new_0_fu_306[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFFD1332ECCE200"
    )
        port map (
      I0 => \rampVal_3_loc_0_fu_302_reg[7]_0\(2),
      I1 => icmp_ln1027_reg_4041_pp0_iter12_reg,
      I2 => \zext_ln1032_cast_reg_4013_reg[2]_0\,
      I3 => \^rampstart_load_reg_1167_reg[1]\,
      I4 => \zext_ln1032_cast_reg_4013_reg[3]_0\,
      I5 => \rampVal_3_loc_0_fu_302_reg[7]_0\(3),
      O => \^rampval_3_loc_0_fu_302_reg[7]\(2)
    );
\rampVal_3_new_0_fu_306[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rampStart_load_reg_1167(0),
      I1 => icmp_ln1027_reg_4041_pp0_iter12_reg,
      I2 => \rampVal_3_loc_0_fu_302_reg[7]_0\(1),
      O => \^rampstart_load_reg_1167_reg[1]\
    );
\rampVal_3_new_0_fu_306[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => \rampVal_3_loc_0_fu_302_reg[7]_0\(4),
      I1 => icmp_ln1027_reg_4041_pp0_iter12_reg,
      I2 => \zext_ln1032_cast_reg_4013_reg[4]_0\,
      I3 => \rampVal_3_new_0_fu_306[5]_i_2_n_5\,
      O => \^rampval_3_loc_0_fu_302_reg[7]\(3)
    );
\rampVal_3_new_0_fu_306[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFFD1332ECCE200"
    )
        port map (
      I0 => \rampVal_3_loc_0_fu_302_reg[7]_0\(4),
      I1 => icmp_ln1027_reg_4041_pp0_iter12_reg,
      I2 => \zext_ln1032_cast_reg_4013_reg[4]_0\,
      I3 => \rampVal_3_new_0_fu_306[5]_i_2_n_5\,
      I4 => rampStart_load_reg_1167(1),
      I5 => \rampVal_3_loc_0_fu_302_reg[7]_0\(5),
      O => \^rampval_3_loc_0_fu_302_reg[7]\(4)
    );
\rampVal_3_new_0_fu_306[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000A0A0C0000000"
    )
        port map (
      I0 => \rampVal_3_loc_0_fu_302_reg[7]_0\(3),
      I1 => \zext_ln1032_cast_reg_4013_reg[3]_0\,
      I2 => \^rampstart_load_reg_1167_reg[1]\,
      I3 => \zext_ln1032_cast_reg_4013_reg[2]_0\,
      I4 => icmp_ln1027_reg_4041_pp0_iter12_reg,
      I5 => \rampVal_3_loc_0_fu_302_reg[7]_0\(2),
      O => \rampVal_3_new_0_fu_306[5]_i_2_n_5\
    );
\rampVal_3_new_0_fu_306[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => \rampVal_3_loc_0_fu_302_reg[7]_0\(6),
      I1 => icmp_ln1027_reg_4041_pp0_iter12_reg,
      I2 => rampStart_load_reg_1167(2),
      I3 => \rampVal_3_new_0_fu_306[7]_i_4_n_5\,
      O => \^rampval_3_loc_0_fu_302_reg[7]\(5)
    );
\rampVal_3_new_0_fu_306[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \rampVal_3_flag_0_reg_406_reg[0]\(2),
      I1 => \^ap_enable_reg_pp0_iter13_reg_1\,
      I2 => \rampVal_3_new_0_fu_306_reg[0]\,
      O => \^ap_cs_fsm_reg[3]_3\(0)
    );
\rampVal_3_new_0_fu_306[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC5A5A3CCCAAAA"
    )
        port map (
      I0 => \rampVal_3_loc_0_fu_302_reg[7]_0\(7),
      I1 => rampStart_load_reg_1167(3),
      I2 => \rampVal_3_new_0_fu_306[7]_i_4_n_5\,
      I3 => rampStart_load_reg_1167(2),
      I4 => icmp_ln1027_reg_4041_pp0_iter12_reg,
      I5 => \rampVal_3_loc_0_fu_302_reg[7]_0\(6),
      O => \^rampval_3_loc_0_fu_302_reg[7]\(6)
    );
\rampVal_3_new_0_fu_306[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000A0A0C0000000"
    )
        port map (
      I0 => \rampVal_3_loc_0_fu_302_reg[7]_0\(5),
      I1 => rampStart_load_reg_1167(1),
      I2 => \rampVal_3_new_0_fu_306[5]_i_2_n_5\,
      I3 => \zext_ln1032_cast_reg_4013_reg[4]_0\,
      I4 => icmp_ln1027_reg_4041_pp0_iter12_reg,
      I5 => \rampVal_3_loc_0_fu_302_reg[7]_0\(4),
      O => \rampVal_3_new_0_fu_306[7]_i_4_n_5\
    );
\rampVal_loc_0_fu_298[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8BB8888"
    )
        port map (
      I0 => \rampVal_loc_0_fu_298_reg[7]\(0),
      I1 => \^ap_ns_fsm15_out\,
      I2 => zext_ln1032_cast_reg_4013_reg(0),
      I3 => icmp_ln1050_reg_4081_pp0_iter11_reg,
      I4 => \rampVal_loc_0_fu_298[7]_i_4_n_5\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0\(0),
      O => \rampVal_reg[7]\(0)
    );
\rampVal_loc_0_fu_298[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rampVal_loc_0_fu_298_reg[7]\(1),
      I1 => \^ap_ns_fsm15_out\,
      I2 => \rampVal_loc_0_fu_298[1]_i_2_n_5\,
      I3 => \rampVal_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0\(1),
      O => \rampVal_reg[7]\(1)
    );
\rampVal_loc_0_fu_298[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBBB888"
    )
        port map (
      I0 => zext_ln1032_cast_reg_4013_reg(1),
      I1 => icmp_ln1050_reg_4081_pp0_iter11_reg,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0\(0),
      I3 => icmp_ln1027_reg_4041_pp0_iter11_reg,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0\(1),
      O => \rampVal_loc_0_fu_298[1]_i_2_n_5\
    );
\rampVal_loc_0_fu_298[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rampVal_loc_0_fu_298_reg[7]\(2),
      I1 => \^ap_ns_fsm15_out\,
      I2 => \rampVal_loc_0_fu_298[2]_i_2_n_5\,
      I3 => \rampVal_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0\(2),
      O => \rampVal_reg[7]\(2)
    );
\rampVal_loc_0_fu_298[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BBBBBBBB8888888"
    )
        port map (
      I0 => zext_ln1032_cast_reg_4013_reg(2),
      I1 => icmp_ln1050_reg_4081_pp0_iter11_reg,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0\(0),
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0\(1),
      I4 => icmp_ln1027_reg_4041_pp0_iter11_reg,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0\(2),
      O => \rampVal_loc_0_fu_298[2]_i_2_n_5\
    );
\rampVal_loc_0_fu_298[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rampVal_loc_0_fu_298_reg[7]\(3),
      I1 => \^ap_ns_fsm15_out\,
      I2 => \rampVal_loc_0_fu_298[3]_i_2_n_5\,
      I3 => \rampVal_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0\(3),
      O => \rampVal_reg[7]\(3)
    );
\rampVal_loc_0_fu_298[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => zext_ln1032_cast_reg_4013_reg(3),
      I1 => icmp_ln1050_reg_4081_pp0_iter11_reg,
      I2 => \rampVal_loc_0_fu_298_reg[3]\,
      I3 => icmp_ln1027_reg_4041_pp0_iter11_reg,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0\(3),
      O => \rampVal_loc_0_fu_298[3]_i_2_n_5\
    );
\rampVal_loc_0_fu_298[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rampVal_loc_0_fu_298_reg[7]\(4),
      I1 => \^ap_ns_fsm15_out\,
      I2 => \rampVal_loc_0_fu_298[4]_i_2_n_5\,
      I3 => \rampVal_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0\(4),
      O => \rampVal_reg[7]\(4)
    );
\rampVal_loc_0_fu_298[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => zext_ln1032_cast_reg_4013_reg(4),
      I1 => icmp_ln1050_reg_4081_pp0_iter11_reg,
      I2 => \rampVal_reg[4]\,
      I3 => icmp_ln1027_reg_4041_pp0_iter11_reg,
      I4 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0\(4),
      O => \rampVal_loc_0_fu_298[4]_i_2_n_5\
    );
\rampVal_loc_0_fu_298[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rampVal_loc_0_fu_298_reg[7]\(5),
      I1 => \^ap_ns_fsm15_out\,
      I2 => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_loc_1_out_o(5),
      O => \rampVal_reg[7]\(5)
    );
\rampVal_loc_0_fu_298[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFAFFFC0C0A000"
    )
        port map (
      I0 => \rampVal_reg[5]\,
      I1 => zext_ln1032_cast_reg_4013_reg(5),
      I2 => \rampVal_reg[0]\,
      I3 => icmp_ln1027_reg_4041_pp0_iter11_reg,
      I4 => icmp_ln1050_reg_4081_pp0_iter11_reg,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0\(5),
      O => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_loc_1_out_o(5)
    );
\rampVal_loc_0_fu_298[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rampVal_loc_0_fu_298_reg[7]\(6),
      I1 => \^ap_ns_fsm15_out\,
      I2 => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_loc_1_out_o(6),
      O => \rampVal_reg[7]\(6)
    );
\rampVal_loc_0_fu_298[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCF5FFFC0C0A000"
    )
        port map (
      I0 => \rampVal_reg[6]\,
      I1 => zext_ln1032_cast_reg_4013_reg(6),
      I2 => \rampVal_reg[0]\,
      I3 => icmp_ln1027_reg_4041_pp0_iter11_reg,
      I4 => icmp_ln1050_reg_4081_pp0_iter11_reg,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0\(6),
      O => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_loc_1_out_o(6)
    );
\rampVal_loc_0_fu_298[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00E00000"
    )
        port map (
      I0 => start_for_tpgForeground_U0_full_n,
      I1 => \y_fu_206_reg[0]\,
      I2 => grp_v_tpgHlsDataFlow_fu_331_ap_start_reg,
      I3 => \y_fu_206_reg[0]_0\,
      I4 => \rampVal_3_flag_0_reg_406_reg[0]\(0),
      I5 => \^ap_cs_fsm_reg[3]_6\(0),
      O => internal_full_n_reg_0(0)
    );
\rampVal_loc_0_fu_298[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B88BBBB8B888B88"
    )
        port map (
      I0 => \rampVal_loc_0_fu_298_reg[7]\(7),
      I1 => \^ap_ns_fsm15_out\,
      I2 => \rampVal_loc_0_fu_298[7]_i_3_n_5\,
      I3 => \rampVal_reg[0]\,
      I4 => \rampVal_loc_0_fu_298[7]_i_4_n_5\,
      I5 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0\(7),
      O => \rampVal_reg[7]\(7)
    );
\rampVal_loc_0_fu_298[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF95FF95FF"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0\(7),
      I1 => \rampVal_reg[6]\,
      I2 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0\(6),
      I3 => icmp_ln1027_reg_4041_pp0_iter11_reg,
      I4 => zext_ln1032_cast_reg_4013_reg(7),
      I5 => icmp_ln1050_reg_4081_pp0_iter11_reg,
      O => \rampVal_loc_0_fu_298[7]_i_3_n_5\
    );
\rampVal_loc_0_fu_298[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \rampVal_reg[0]\,
      I1 => icmp_ln1027_reg_4041_pp0_iter11_reg,
      I2 => icmp_ln1050_reg_4081_pp0_iter11_reg,
      O => \rampVal_loc_0_fu_298[7]_i_4_n_5\
    );
\sub_ln229_1_reg_4138[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \xBar_V_loc_0_fu_286_reg[10]\(6),
      I1 => \sub_ln229_reg_4129_reg[10]_2\(2),
      O => \xBar_V_loc_0_fu_286_reg[6]_0\(2)
    );
\sub_ln229_1_reg_4138[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \xBar_V_loc_0_fu_286_reg[10]\(5),
      I1 => \sub_ln229_reg_4129_reg[10]_2\(1),
      O => \xBar_V_loc_0_fu_286_reg[6]_0\(1)
    );
\sub_ln229_1_reg_4138[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \icmp_ln1027_reg_4041_reg_n_5_[0]\,
      I1 => icmp_ln520_reg_4037,
      I2 => \^ap_enable_reg_pp0_iter12_reg_1\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_0\,
      I4 => \sub_ln229_1_reg_4138_reg[10]_0\(0),
      O => \sub_ln229_1_reg_4138[10]_i_1_n_5\
    );
\sub_ln229_1_reg_4138[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \xBar_V_loc_0_fu_286_reg[10]\(7),
      I1 => \sub_ln229_reg_4129_reg[10]_2\(3),
      O => \xBar_V_loc_0_fu_286_reg[7]\(0)
    );
\sub_ln229_1_reg_4138[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \xBar_V_loc_0_fu_286_reg[10]\(6),
      I1 => \sub_ln229_reg_4129_reg[10]_2\(2),
      O => \xBar_V_loc_0_fu_286_reg[6]\(1)
    );
\sub_ln229_1_reg_4138[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \xBar_V_loc_0_fu_286_reg[10]\(5),
      I1 => \sub_ln229_reg_4129_reg[10]_2\(1),
      O => \xBar_V_loc_0_fu_286_reg[6]\(0)
    );
\sub_ln229_1_reg_4138[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \xBar_V_loc_0_fu_286_reg[10]\(2),
      I1 => \sub_ln229_reg_4129_reg[10]_2\(0),
      O => \xBar_V_loc_0_fu_286_reg[6]_0\(0)
    );
\sub_ln229_1_reg_4138_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sub_ln229_1_reg_4138[10]_i_1_n_5\,
      D => \sub_ln229_1_reg_4138_reg[10]_1\(0),
      Q => sub_ln229_1_reg_4138(0),
      R => '0'
    );
\sub_ln229_1_reg_4138_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sub_ln229_1_reg_4138[10]_i_1_n_5\,
      D => \sub_ln229_1_reg_4138_reg[10]_1\(10),
      Q => sub_ln229_1_reg_4138(10),
      R => '0'
    );
\sub_ln229_1_reg_4138_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sub_ln229_1_reg_4138[10]_i_1_n_5\,
      D => \sub_ln229_1_reg_4138_reg[10]_1\(1),
      Q => sub_ln229_1_reg_4138(1),
      R => '0'
    );
\sub_ln229_1_reg_4138_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sub_ln229_1_reg_4138[10]_i_1_n_5\,
      D => \sub_ln229_1_reg_4138_reg[10]_1\(2),
      Q => sub_ln229_1_reg_4138(2),
      R => '0'
    );
\sub_ln229_1_reg_4138_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sub_ln229_1_reg_4138[10]_i_1_n_5\,
      D => \sub_ln229_1_reg_4138_reg[10]_1\(3),
      Q => sub_ln229_1_reg_4138(3),
      R => '0'
    );
\sub_ln229_1_reg_4138_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sub_ln229_1_reg_4138[10]_i_1_n_5\,
      D => \sub_ln229_1_reg_4138_reg[10]_1\(4),
      Q => sub_ln229_1_reg_4138(4),
      R => '0'
    );
\sub_ln229_1_reg_4138_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sub_ln229_1_reg_4138[10]_i_1_n_5\,
      D => \sub_ln229_1_reg_4138_reg[10]_1\(5),
      Q => sub_ln229_1_reg_4138(5),
      R => '0'
    );
\sub_ln229_1_reg_4138_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sub_ln229_1_reg_4138[10]_i_1_n_5\,
      D => \sub_ln229_1_reg_4138_reg[10]_1\(6),
      Q => sub_ln229_1_reg_4138(6),
      R => '0'
    );
\sub_ln229_1_reg_4138_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sub_ln229_1_reg_4138[10]_i_1_n_5\,
      D => \sub_ln229_1_reg_4138_reg[10]_1\(7),
      Q => sub_ln229_1_reg_4138(7),
      R => '0'
    );
\sub_ln229_1_reg_4138_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sub_ln229_1_reg_4138[10]_i_1_n_5\,
      D => \sub_ln229_1_reg_4138_reg[10]_1\(8),
      Q => sub_ln229_1_reg_4138(8),
      R => '0'
    );
\sub_ln229_1_reg_4138_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sub_ln229_1_reg_4138[10]_i_1_n_5\,
      D => \sub_ln229_1_reg_4138_reg[10]_1\(9),
      Q => sub_ln229_1_reg_4138(9),
      R => '0'
    );
\sub_ln229_reg_4129[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \xBar_V_1_loc_0_fu_290_reg[10]\(6),
      I1 => \sub_ln229_reg_4129_reg[10]_2\(2),
      O => \xBar_V_1_loc_0_fu_290_reg[6]_0\(2)
    );
\sub_ln229_reg_4129[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \xBar_V_1_loc_0_fu_290_reg[10]\(5),
      I1 => \sub_ln229_reg_4129_reg[10]_2\(1),
      O => \xBar_V_1_loc_0_fu_290_reg[6]_0\(1)
    );
\sub_ln229_reg_4129[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \icmp_ln1027_reg_4041_reg_n_5_[0]\,
      I1 => icmp_ln520_reg_4037,
      I2 => \^ap_enable_reg_pp0_iter12_reg_1\,
      I3 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_0\,
      I4 => \sub_ln229_reg_4129_reg[10]_3\(0),
      O => \sub_ln229_reg_4129[10]_i_1_n_5\
    );
\sub_ln229_reg_4129[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \xBar_V_1_loc_0_fu_290_reg[10]\(7),
      I1 => \sub_ln229_reg_4129_reg[10]_2\(3),
      O => \xBar_V_1_loc_0_fu_290_reg[7]\(0)
    );
\sub_ln229_reg_4129[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \xBar_V_1_loc_0_fu_290_reg[10]\(6),
      I1 => \sub_ln229_reg_4129_reg[10]_2\(2),
      O => \xBar_V_1_loc_0_fu_290_reg[6]\(1)
    );
\sub_ln229_reg_4129[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \xBar_V_1_loc_0_fu_290_reg[10]\(5),
      I1 => \sub_ln229_reg_4129_reg[10]_2\(1),
      O => \xBar_V_1_loc_0_fu_290_reg[6]\(0)
    );
\sub_ln229_reg_4129[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \xBar_V_1_loc_0_fu_290_reg[10]\(2),
      I1 => \sub_ln229_reg_4129_reg[10]_2\(0),
      O => \xBar_V_1_loc_0_fu_290_reg[6]_0\(0)
    );
\sub_ln229_reg_4129_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sub_ln229_reg_4129[10]_i_1_n_5\,
      D => \sub_ln229_reg_4129_reg[10]_1\(0),
      Q => sub_ln229_reg_4129(0),
      R => '0'
    );
\sub_ln229_reg_4129_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sub_ln229_reg_4129[10]_i_1_n_5\,
      D => \sub_ln229_reg_4129_reg[10]_1\(10),
      Q => sub_ln229_reg_4129(10),
      R => '0'
    );
\sub_ln229_reg_4129_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sub_ln229_reg_4129[10]_i_1_n_5\,
      D => \sub_ln229_reg_4129_reg[10]_1\(1),
      Q => sub_ln229_reg_4129(1),
      R => '0'
    );
\sub_ln229_reg_4129_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sub_ln229_reg_4129[10]_i_1_n_5\,
      D => \sub_ln229_reg_4129_reg[10]_1\(2),
      Q => sub_ln229_reg_4129(2),
      R => '0'
    );
\sub_ln229_reg_4129_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sub_ln229_reg_4129[10]_i_1_n_5\,
      D => \sub_ln229_reg_4129_reg[10]_1\(3),
      Q => sub_ln229_reg_4129(3),
      R => '0'
    );
\sub_ln229_reg_4129_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sub_ln229_reg_4129[10]_i_1_n_5\,
      D => \sub_ln229_reg_4129_reg[10]_1\(4),
      Q => sub_ln229_reg_4129(4),
      R => '0'
    );
\sub_ln229_reg_4129_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sub_ln229_reg_4129[10]_i_1_n_5\,
      D => \sub_ln229_reg_4129_reg[10]_1\(5),
      Q => sub_ln229_reg_4129(5),
      R => '0'
    );
\sub_ln229_reg_4129_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sub_ln229_reg_4129[10]_i_1_n_5\,
      D => \sub_ln229_reg_4129_reg[10]_1\(6),
      Q => sub_ln229_reg_4129(6),
      R => '0'
    );
\sub_ln229_reg_4129_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sub_ln229_reg_4129[10]_i_1_n_5\,
      D => \sub_ln229_reg_4129_reg[10]_1\(7),
      Q => sub_ln229_reg_4129(7),
      R => '0'
    );
\sub_ln229_reg_4129_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sub_ln229_reg_4129[10]_i_1_n_5\,
      D => \sub_ln229_reg_4129_reg[10]_1\(8),
      Q => sub_ln229_reg_4129(8),
      R => '0'
    );
\sub_ln229_reg_4129_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sub_ln229_reg_4129[10]_i_1_n_5\,
      D => \sub_ln229_reg_4129_reg[10]_1\(9),
      Q => sub_ln229_reg_4129(9),
      R => '0'
    );
\tmp_13_reg_4289[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter12_reg_1\,
      I1 => \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_0\(0),
      I2 => q4_reg_1,
      I3 => icmp_ln520_reg_4037_pp0_iter5_reg,
      O => tmp_13_reg_42890
    );
\tmp_13_reg_4289_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_13_reg_42890,
      D => add_ln1257_2_fu_2120_p2(16),
      Q => tmp_13_reg_4289,
      R => '0'
    );
\tmp_14_reg_4294_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_13_reg_42890,
      D => add_ln1258_2_fu_2145_p2(16),
      Q => tmp_14_reg_4294,
      R => '0'
    );
\tmp_15_reg_4424[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter12_reg_1\,
      I1 => \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_0\(0),
      I2 => q4_reg_1,
      I3 => \^icmp_ln520_reg_4037_pp0_iter11_reg_reg[0]_0\,
      O => tmp_15_reg_44240
    );
\tmp_15_reg_4424_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_15_reg_44240,
      D => add_ln1259_2_fu_2639_p2(16),
      Q => tmp_15_reg_4424,
      R => '0'
    );
\tmp_19_reg_4309_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_13_reg_42890,
      D => add_ln1257_6_fu_2196_p2(16),
      Q => tmp_19_reg_4309,
      R => '0'
    );
\tmp_20_reg_4314_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_13_reg_42890,
      D => add_ln1258_5_fu_2221_p2(16),
      Q => tmp_20_reg_4314,
      R => '0'
    );
\tmp_21_reg_4434_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_15_reg_44240,
      D => add_ln1259_5_fu_2673_p2(16),
      Q => tmp_21_reg_4434,
      R => '0'
    );
tpgBarSelYuv_u_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_u16_ROM_AUTO_1R
     port map (
      D(0) => tpgBarSelYuv_u_U_n_5,
      E(0) => tpgBarSelYuv_u_ce0,
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_0\ => grp_tpgPatternDPColorSquare_fu_1441_n_36,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_1\(0) => \outpix_val_V_45_reg_4512_reg[7]_0\(3),
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_2\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_5_n_5\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_3\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[4]_i_2_n_5\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_4\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_4_n_5\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_5\ => grp_tpgPatternTartanColorBars_fu_1413_n_69,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_6\ => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3]\(0) => \outpix_val_V_42_reg_4530_reg[7]_0\(3),
      outpix_val_V_52_reg_4334_pp0_iter12_reg(0) => outpix_val_V_52_reg_4334_pp0_iter12_reg(3),
      q0(1) => tpgBarSelYuv_u_q0(7),
      q0(0) => tpgBarSelYuv_u_q0(5),
      \q0_reg[5]_0\ => tpgBarSelYuv_u_U_n_8,
      \q0_reg[7]_0\(1 downto 0) => \q0_reg[7]_1\(1 downto 0),
      q1(0) => tpgBarSelYuv_u_q1(7),
      \q1_reg[5]_0\ => tpgBarSelYuv_u_U_n_6,
      \q1_reg[7]_0\(1 downto 0) => \q1_reg[7]_0\(1 downto 0)
    );
tpgBarSelYuv_v_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_v18_ROM_AUTO_1R
     port map (
      E(0) => tpgBarSelYuv_u_ce0,
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4]\(1) => \outpix_val_V_45_reg_4512_reg[7]_0\(4),
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4]\(0) => \outpix_val_V_45_reg_4512_reg[7]_0\(0),
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]\(0) => \outpix_val_V_44_reg_4518_reg[7]_0\(7),
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[0]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_4_n_5\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]\ => \^ap_enable_reg_pp0_iter12_reg_1\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]_0\ => \^ap_enable_reg_pp0_iter13_reg_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]_1\ => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]\(3) => \outpix_val_V_42_reg_4530_reg[7]_0\(6),
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]\(2) => \outpix_val_V_42_reg_4530_reg[7]_0\(4),
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]\(1) => \outpix_val_V_42_reg_4530_reg[7]_0\(2),
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]\(0) => \outpix_val_V_42_reg_4530_reg[7]_0\(0),
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_5_n_5\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]\(5) => \outpix_val_V_41_reg_4536_reg[7]_0\(7),
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]\(4 downto 1) => \outpix_val_V_41_reg_4536_reg[7]_0\(5 downto 2),
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]\(0) => \outpix_val_V_41_reg_4536_reg[7]_0\(0),
      \p_0_1_0_0_0244375_lcssa389_fu_214_reg[4]\ => tpgBarSelYuv_v_U_n_20,
      \p_0_5_0_0_0252383_lcssa401_fu_230_reg[3]\ => tpgBarSelYuv_v_U_n_14,
      \p_0_5_0_0_0252383_lcssa401_fu_230_reg[5]\ => tpgBarSelYuv_v_U_n_15,
      \q0_reg[0]_0\ => tpgBarSelYuv_v_U_n_12,
      \q0_reg[0]_1\ => tpgBarSelYuv_v_U_n_13,
      \q0_reg[0]_2\ => q0_reg_0_sn_1,
      \q0_reg[4]_0\ => tpgBarSelYuv_v_U_n_9,
      \q0_reg[4]_1\ => tpgBarSelYuv_v_U_n_10,
      \q0_reg[6]_0\(0) => tpgBarSelYuv_v_q0(6),
      \q0_reg[6]_1\ => tpgBarSelYuv_v_U_n_11,
      \q0_reg[6]_2\ => tpgBarSelYuv_v_U_n_17,
      \q0_reg[6]_3\ => tpgBarSelYuv_v_U_n_18,
      \q0_reg[6]_4\ => \q0_reg[6]_0\,
      \q0_reg[7]_0\ => tpgBarSelYuv_v_U_n_16,
      \q0_reg[7]_1\(2 downto 0) => \q0_reg[2]_0\(2 downto 0),
      \q1_reg[0]_0\ => tpgBarSelYuv_v_U_n_19,
      \q1_reg[0]_1\ => \q1_reg[0]_1\,
      \q1_reg[6]_0\(2) => tpgBarSelYuv_v_q1(6),
      \q1_reg[6]_0\(1) => tpgBarSelYuv_v_q1(4),
      \q1_reg[6]_0\(0) => tpgBarSelYuv_v_q1(0),
      \q1_reg[6]_1\ => tpgBarSelYuv_v_U_n_21,
      \q1_reg[6]_2\ => \q1_reg[6]_0\,
      \q1_reg[7]_0\ => tpgBarSelYuv_v_U_n_22,
      \q1_reg[7]_1\(2 downto 0) => \q1_reg[2]_0\(2 downto 0)
    );
tpgBarSelYuv_y_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_y20_ROM_AUTO_1R
     port map (
      D(0) => tpgBarSelYuv_y_U_n_5,
      E(0) => tpgBarSelYuv_u_ce0,
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_0\ => grp_tpgPatternTartanColorBars_fu_1413_n_70,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_1\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_1\ => grp_tpgPatternTartanColorBars_fu_1413_n_71,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_2\ => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_2\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_2_n_5\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_1\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_1\(2) => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0\(7),
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_1\(1) => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0\(3),
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_1\(0) => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0\(0),
      q0(6) => q0(5),
      q0(5) => tpgBarSelYuv_y_q0(5),
      q0(4 downto 0) => q0(4 downto 0),
      \q0_reg[2]_0\(2 downto 0) => \q0_reg[2]_0\(2 downto 0),
      q1(5 downto 0) => q1(5 downto 0),
      \q1_reg[0]_0\ => \^ap_enable_reg_pp0_iter12_reg_0\,
      \q1_reg[0]_1\ => \^ap_enable_reg_pp0_iter12_reg_1\,
      \q1_reg[2]_0\(2 downto 0) => \q1_reg[2]_0\(2 downto 0),
      \q1_reg[3]_0\(1) => tpgBarSelYuv_y_U_n_13,
      \q1_reg[3]_0\(0) => tpgBarSelYuv_y_U_n_14
    );
tpgSinTableArray_9bit_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_ROM_AUTO_1R
     port map (
      ADDRBWRADDR(9) => flow_control_loop_pipe_sequential_init_U_n_72,
      ADDRBWRADDR(8) => flow_control_loop_pipe_sequential_init_U_n_73,
      ADDRBWRADDR(7) => flow_control_loop_pipe_sequential_init_U_n_74,
      ADDRBWRADDR(6) => flow_control_loop_pipe_sequential_init_U_n_75,
      ADDRBWRADDR(5) => flow_control_loop_pipe_sequential_init_U_n_76,
      ADDRBWRADDR(4) => flow_control_loop_pipe_sequential_init_U_n_77,
      ADDRBWRADDR(3) => flow_control_loop_pipe_sequential_init_U_n_78,
      ADDRBWRADDR(2) => flow_control_loop_pipe_sequential_init_U_n_79,
      ADDRBWRADDR(1) => flow_control_loop_pipe_sequential_init_U_n_80,
      ADDRBWRADDR(0) => flow_control_loop_pipe_sequential_init_U_n_81,
      B(9 downto 0) => ap_sig_allocacmp_x_4(10 downto 1),
      D(7) => xor_ln1244_fu_2013_p2(7),
      D(6 downto 0) => q1_reg(6 downto 0),
      E(0) => tpgSinTableArray_9bit_ce0,
      Q(9 downto 0) => trunc_ln520_1_reg_4047_pp0_iter1_reg(10 downto 1),
      SS(0) => b_reg_4216,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      icmp_ln520_reg_4037_pp0_iter2_reg => icmp_ln520_reg_4037_pp0_iter2_reg,
      icmp_ln520_reg_4037_pp0_iter3_reg => icmp_ln520_reg_4037_pp0_iter3_reg,
      \int_bckgndId_reg[0]\(0) => b_1_reg_4228,
      q1_reg_0(7) => \^q1_reg_0\(0),
      q1_reg_0(6 downto 0) => q5_reg(6 downto 0),
      q1_reg_1(0) => \^q1_reg_0\(1),
      q3_reg_0(7) => \^q3_reg_0\(0),
      q3_reg_0(6 downto 0) => q3_reg(6 downto 0),
      q3_reg_1(7) => \^q3_reg_1\(0),
      q3_reg_1(6 downto 0) => q2_reg(6 downto 0),
      q3_reg_2(0) => \^q3_reg_0\(1),
      q3_reg_3(0) => \^q3_reg_1\(1),
      q3_reg_4 => ap_enable_reg_pp0_iter1_reg_0,
      q4_reg_0(7) => \^q4_reg_0\(0),
      q4_reg_0(6 downto 0) => q4_reg(6 downto 0),
      q4_reg_1(7) => xor_ln1244_1_fu_2054_p2(7),
      q4_reg_1(6 downto 0) => q0_reg(6 downto 0),
      q4_reg_2(0) => \^q4_reg_0\(1),
      q4_reg_3 => \^ap_enable_reg_pp0_iter12_reg_1\,
      q4_reg_4(0) => \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_0\(0),
      q4_reg_5 => q4_reg_1
    );
\tpgSinTableArray_9bit_load_1_reg_4095_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_9bit_load_1_reg_40950,
      D => q4_reg(0),
      Q => tpgSinTableArray_9bit_load_1_reg_4095(0),
      R => '0'
    );
\tpgSinTableArray_9bit_load_1_reg_4095_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_9bit_load_1_reg_40950,
      D => q4_reg(1),
      Q => tpgSinTableArray_9bit_load_1_reg_4095(1),
      R => '0'
    );
\tpgSinTableArray_9bit_load_1_reg_4095_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_9bit_load_1_reg_40950,
      D => q4_reg(2),
      Q => tpgSinTableArray_9bit_load_1_reg_4095(2),
      R => '0'
    );
\tpgSinTableArray_9bit_load_1_reg_4095_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_9bit_load_1_reg_40950,
      D => q4_reg(3),
      Q => tpgSinTableArray_9bit_load_1_reg_4095(3),
      R => '0'
    );
\tpgSinTableArray_9bit_load_1_reg_4095_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_9bit_load_1_reg_40950,
      D => q4_reg(4),
      Q => tpgSinTableArray_9bit_load_1_reg_4095(4),
      R => '0'
    );
\tpgSinTableArray_9bit_load_1_reg_4095_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_9bit_load_1_reg_40950,
      D => q4_reg(5),
      Q => tpgSinTableArray_9bit_load_1_reg_4095(5),
      R => '0'
    );
\tpgSinTableArray_9bit_load_1_reg_4095_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_9bit_load_1_reg_40950,
      D => q4_reg(6),
      Q => tpgSinTableArray_9bit_load_1_reg_4095(6),
      R => '0'
    );
\tpgSinTableArray_9bit_load_1_reg_4095_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_9bit_load_1_reg_40950,
      D => \^q4_reg_0\(0),
      Q => tpgSinTableArray_9bit_load_1_reg_4095(7),
      R => '0'
    );
\tpgSinTableArray_9bit_load_3_reg_4105_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_9bit_load_1_reg_40950,
      D => q3_reg(0),
      Q => tpgSinTableArray_9bit_load_3_reg_4105(0),
      R => '0'
    );
\tpgSinTableArray_9bit_load_3_reg_4105_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_9bit_load_1_reg_40950,
      D => q3_reg(1),
      Q => tpgSinTableArray_9bit_load_3_reg_4105(1),
      R => '0'
    );
\tpgSinTableArray_9bit_load_3_reg_4105_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_9bit_load_1_reg_40950,
      D => q3_reg(2),
      Q => tpgSinTableArray_9bit_load_3_reg_4105(2),
      R => '0'
    );
\tpgSinTableArray_9bit_load_3_reg_4105_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_9bit_load_1_reg_40950,
      D => q3_reg(3),
      Q => tpgSinTableArray_9bit_load_3_reg_4105(3),
      R => '0'
    );
\tpgSinTableArray_9bit_load_3_reg_4105_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_9bit_load_1_reg_40950,
      D => q3_reg(4),
      Q => tpgSinTableArray_9bit_load_3_reg_4105(4),
      R => '0'
    );
\tpgSinTableArray_9bit_load_3_reg_4105_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_9bit_load_1_reg_40950,
      D => q3_reg(5),
      Q => tpgSinTableArray_9bit_load_3_reg_4105(5),
      R => '0'
    );
\tpgSinTableArray_9bit_load_3_reg_4105_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_9bit_load_1_reg_40950,
      D => q3_reg(6),
      Q => tpgSinTableArray_9bit_load_3_reg_4105(6),
      R => '0'
    );
\tpgSinTableArray_9bit_load_3_reg_4105_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_9bit_load_1_reg_40950,
      D => \^q3_reg_0\(0),
      Q => tpgSinTableArray_9bit_load_3_reg_4105(7),
      R => '0'
    );
\tpgSinTableArray_9bit_load_4_reg_4115_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_9bit_load_1_reg_40950,
      D => q2_reg(0),
      Q => tpgSinTableArray_9bit_load_4_reg_4115(0),
      R => '0'
    );
\tpgSinTableArray_9bit_load_4_reg_4115_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_9bit_load_1_reg_40950,
      D => q2_reg(1),
      Q => tpgSinTableArray_9bit_load_4_reg_4115(1),
      R => '0'
    );
\tpgSinTableArray_9bit_load_4_reg_4115_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_9bit_load_1_reg_40950,
      D => q2_reg(2),
      Q => tpgSinTableArray_9bit_load_4_reg_4115(2),
      R => '0'
    );
\tpgSinTableArray_9bit_load_4_reg_4115_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_9bit_load_1_reg_40950,
      D => q2_reg(3),
      Q => tpgSinTableArray_9bit_load_4_reg_4115(3),
      R => '0'
    );
\tpgSinTableArray_9bit_load_4_reg_4115_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_9bit_load_1_reg_40950,
      D => q2_reg(4),
      Q => tpgSinTableArray_9bit_load_4_reg_4115(4),
      R => '0'
    );
\tpgSinTableArray_9bit_load_4_reg_4115_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_9bit_load_1_reg_40950,
      D => q2_reg(5),
      Q => tpgSinTableArray_9bit_load_4_reg_4115(5),
      R => '0'
    );
\tpgSinTableArray_9bit_load_4_reg_4115_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_9bit_load_1_reg_40950,
      D => q2_reg(6),
      Q => tpgSinTableArray_9bit_load_4_reg_4115(6),
      R => '0'
    );
\tpgSinTableArray_9bit_load_4_reg_4115_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_9bit_load_1_reg_40950,
      D => \^q3_reg_1\(0),
      Q => tpgSinTableArray_9bit_load_4_reg_4115(7),
      R => '0'
    );
\tpgSinTableArray_9bit_load_reg_4085[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter12_reg_1\,
      I1 => \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_0\(0),
      I2 => q4_reg_1,
      I3 => icmp_ln520_reg_4037,
      I4 => ap_enable_reg_pp0_iter1,
      O => tpgSinTableArray_9bit_load_1_reg_40950
    );
\tpgSinTableArray_9bit_load_reg_4085_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_9bit_load_1_reg_40950,
      D => q5_reg(0),
      Q => tpgSinTableArray_9bit_load_reg_4085(0),
      R => '0'
    );
\tpgSinTableArray_9bit_load_reg_4085_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_9bit_load_1_reg_40950,
      D => q5_reg(1),
      Q => tpgSinTableArray_9bit_load_reg_4085(1),
      R => '0'
    );
\tpgSinTableArray_9bit_load_reg_4085_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_9bit_load_1_reg_40950,
      D => q5_reg(2),
      Q => tpgSinTableArray_9bit_load_reg_4085(2),
      R => '0'
    );
\tpgSinTableArray_9bit_load_reg_4085_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_9bit_load_1_reg_40950,
      D => q5_reg(3),
      Q => tpgSinTableArray_9bit_load_reg_4085(3),
      R => '0'
    );
\tpgSinTableArray_9bit_load_reg_4085_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_9bit_load_1_reg_40950,
      D => q5_reg(4),
      Q => tpgSinTableArray_9bit_load_reg_4085(4),
      R => '0'
    );
\tpgSinTableArray_9bit_load_reg_4085_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_9bit_load_1_reg_40950,
      D => q5_reg(5),
      Q => tpgSinTableArray_9bit_load_reg_4085(5),
      R => '0'
    );
\tpgSinTableArray_9bit_load_reg_4085_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_9bit_load_1_reg_40950,
      D => q5_reg(6),
      Q => tpgSinTableArray_9bit_load_reg_4085(6),
      R => '0'
    );
\tpgSinTableArray_9bit_load_reg_4085_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgSinTableArray_9bit_load_1_reg_40950,
      D => \^q1_reg_0\(0),
      Q => tpgSinTableArray_9bit_load_reg_4085(7),
      R => '0'
    );
\trunc_ln1311_1_reg_4460[4]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_mul_20s_8ns_28_4_1_U98_n_16,
      O => \trunc_ln1311_1_reg_4460[4]_i_10_n_5\
    );
\trunc_ln1311_1_reg_4460[4]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_mul_20s_8ns_28_4_1_U98_n_17,
      O => \trunc_ln1311_1_reg_4460[4]_i_12_n_5\
    );
\trunc_ln1311_1_reg_4460[4]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_mul_20s_8ns_28_4_1_U98_n_18,
      O => \trunc_ln1311_1_reg_4460[4]_i_13_n_5\
    );
\trunc_ln1311_1_reg_4460[4]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_mul_20s_8ns_28_4_1_U98_n_19,
      O => \trunc_ln1311_1_reg_4460[4]_i_14_n_5\
    );
\trunc_ln1311_1_reg_4460[4]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_mul_20s_8ns_28_4_1_U98_n_20,
      O => \trunc_ln1311_1_reg_4460[4]_i_15_n_5\
    );
\trunc_ln1311_1_reg_4460[4]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_mul_20s_8ns_28_4_1_U98_n_21,
      O => \trunc_ln1311_1_reg_4460[4]_i_16_n_5\
    );
\trunc_ln1311_1_reg_4460[4]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_mul_20s_8ns_28_4_1_U98_n_22,
      O => \trunc_ln1311_1_reg_4460[4]_i_17_n_5\
    );
\trunc_ln1311_1_reg_4460[4]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_mul_20s_8ns_28_4_1_U98_n_23,
      O => \trunc_ln1311_1_reg_4460[4]_i_18_n_5\
    );
\trunc_ln1311_1_reg_4460[4]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_mul_20s_8ns_28_4_1_U98_n_24,
      O => \trunc_ln1311_1_reg_4460[4]_i_19_n_5\
    );
\trunc_ln1311_1_reg_4460[4]_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_mul_20s_8ns_28_4_1_U98_n_25,
      O => \trunc_ln1311_1_reg_4460[4]_i_20_n_5\
    );
\trunc_ln1311_1_reg_4460[4]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_mul_20s_8ns_28_4_1_U98_n_26,
      O => \trunc_ln1311_1_reg_4460[4]_i_21_n_5\
    );
\trunc_ln1311_1_reg_4460[4]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_mul_20s_8ns_28_4_1_U98_n_27,
      O => \trunc_ln1311_1_reg_4460[4]_i_22_n_5\
    );
\trunc_ln1311_1_reg_4460[4]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_mul_20s_8ns_28_4_1_U98_n_28,
      O => \trunc_ln1311_1_reg_4460[4]_i_23_n_5\
    );
\trunc_ln1311_1_reg_4460[4]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_mul_20s_8ns_28_4_1_U98_n_29,
      O => \trunc_ln1311_1_reg_4460[4]_i_24_n_5\
    );
\trunc_ln1311_1_reg_4460[4]_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_mul_20s_8ns_28_4_1_U98_n_30,
      O => \trunc_ln1311_1_reg_4460[4]_i_25_n_5\
    );
\trunc_ln1311_1_reg_4460[4]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_mul_20s_8ns_28_4_1_U98_n_31,
      O => \trunc_ln1311_1_reg_4460[4]_i_26_n_5\
    );
\trunc_ln1311_1_reg_4460[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_mul_20s_8ns_28_4_1_U98_n_9,
      O => \trunc_ln1311_1_reg_4460[4]_i_3_n_5\
    );
\trunc_ln1311_1_reg_4460[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_mul_20s_8ns_28_4_1_U98_n_10,
      O => \trunc_ln1311_1_reg_4460[4]_i_4_n_5\
    );
\trunc_ln1311_1_reg_4460[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_mul_20s_8ns_28_4_1_U98_n_11,
      O => \trunc_ln1311_1_reg_4460[4]_i_5_n_5\
    );
\trunc_ln1311_1_reg_4460[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_mul_20s_8ns_28_4_1_U98_n_12,
      O => \trunc_ln1311_1_reg_4460[4]_i_6_n_5\
    );
\trunc_ln1311_1_reg_4460[4]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_mul_20s_8ns_28_4_1_U98_n_13,
      O => \trunc_ln1311_1_reg_4460[4]_i_7_n_5\
    );
\trunc_ln1311_1_reg_4460[4]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_mul_20s_8ns_28_4_1_U98_n_14,
      O => \trunc_ln1311_1_reg_4460[4]_i_8_n_5\
    );
\trunc_ln1311_1_reg_4460[4]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_mul_20s_8ns_28_4_1_U98_n_15,
      O => \trunc_ln1311_1_reg_4460[4]_i_9_n_5\
    );
\trunc_ln1311_1_reg_4460[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_mul_20s_8ns_28_4_1_U98_n_6,
      O => \trunc_ln1311_1_reg_4460[7]_i_2_n_5\
    );
\trunc_ln1311_1_reg_4460[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_mul_20s_8ns_28_4_1_U98_n_7,
      O => \trunc_ln1311_1_reg_4460[7]_i_3_n_5\
    );
\trunc_ln1311_1_reg_4460[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_mul_20s_8ns_28_4_1_U98_n_8,
      O => \trunc_ln1311_1_reg_4460[7]_i_4_n_5\
    );
\trunc_ln1311_1_reg_4460_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln1311_1_reg_44650,
      D => sub_ln1311_fu_2708_p2(19),
      Q => trunc_ln1311_1_reg_4460(0),
      R => '0'
    );
\trunc_ln1311_1_reg_4460_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln1311_1_reg_44650,
      D => sub_ln1311_fu_2708_p2(20),
      Q => trunc_ln1311_1_reg_4460(1),
      R => '0'
    );
\trunc_ln1311_1_reg_4460_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln1311_1_reg_44650,
      D => sub_ln1311_fu_2708_p2(21),
      Q => trunc_ln1311_1_reg_4460(2),
      R => '0'
    );
\trunc_ln1311_1_reg_4460_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln1311_1_reg_44650,
      D => sub_ln1311_fu_2708_p2(22),
      Q => trunc_ln1311_1_reg_4460(3),
      R => '0'
    );
\trunc_ln1311_1_reg_4460_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln1311_1_reg_44650,
      D => sub_ln1311_fu_2708_p2(23),
      Q => trunc_ln1311_1_reg_4460(4),
      R => '0'
    );
\trunc_ln1311_1_reg_4460_reg[4]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln1311_1_reg_4460_reg[4]_i_2_n_5\,
      CI_TOP => '0',
      CO(7) => \trunc_ln1311_1_reg_4460_reg[4]_i_1_n_5\,
      CO(6) => \trunc_ln1311_1_reg_4460_reg[4]_i_1_n_6\,
      CO(5) => \trunc_ln1311_1_reg_4460_reg[4]_i_1_n_7\,
      CO(4) => \trunc_ln1311_1_reg_4460_reg[4]_i_1_n_8\,
      CO(3) => \trunc_ln1311_1_reg_4460_reg[4]_i_1_n_9\,
      CO(2) => \trunc_ln1311_1_reg_4460_reg[4]_i_1_n_10\,
      CO(1) => \trunc_ln1311_1_reg_4460_reg[4]_i_1_n_11\,
      CO(0) => \trunc_ln1311_1_reg_4460_reg[4]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => sub_ln1311_fu_2708_p2(23 downto 19),
      O(2 downto 0) => \NLW_trunc_ln1311_1_reg_4460_reg[4]_i_1_O_UNCONNECTED\(2 downto 0),
      S(7) => \trunc_ln1311_1_reg_4460[4]_i_3_n_5\,
      S(6) => \trunc_ln1311_1_reg_4460[4]_i_4_n_5\,
      S(5) => \trunc_ln1311_1_reg_4460[4]_i_5_n_5\,
      S(4) => \trunc_ln1311_1_reg_4460[4]_i_6_n_5\,
      S(3) => \trunc_ln1311_1_reg_4460[4]_i_7_n_5\,
      S(2) => \trunc_ln1311_1_reg_4460[4]_i_8_n_5\,
      S(1) => \trunc_ln1311_1_reg_4460[4]_i_9_n_5\,
      S(0) => \trunc_ln1311_1_reg_4460[4]_i_10_n_5\
    );
\trunc_ln1311_1_reg_4460_reg[4]_i_11\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \trunc_ln1311_1_reg_4460_reg[4]_i_11_n_5\,
      CO(6) => \trunc_ln1311_1_reg_4460_reg[4]_i_11_n_6\,
      CO(5) => \trunc_ln1311_1_reg_4460_reg[4]_i_11_n_7\,
      CO(4) => \trunc_ln1311_1_reg_4460_reg[4]_i_11_n_8\,
      CO(3) => \trunc_ln1311_1_reg_4460_reg[4]_i_11_n_9\,
      CO(2) => \trunc_ln1311_1_reg_4460_reg[4]_i_11_n_10\,
      CO(1) => \trunc_ln1311_1_reg_4460_reg[4]_i_11_n_11\,
      CO(0) => \trunc_ln1311_1_reg_4460_reg[4]_i_11_n_12\,
      DI(7 downto 0) => B"00000001",
      O(7 downto 0) => \NLW_trunc_ln1311_1_reg_4460_reg[4]_i_11_O_UNCONNECTED\(7 downto 0),
      S(7) => \trunc_ln1311_1_reg_4460[4]_i_20_n_5\,
      S(6) => \trunc_ln1311_1_reg_4460[4]_i_21_n_5\,
      S(5) => \trunc_ln1311_1_reg_4460[4]_i_22_n_5\,
      S(4) => \trunc_ln1311_1_reg_4460[4]_i_23_n_5\,
      S(3) => \trunc_ln1311_1_reg_4460[4]_i_24_n_5\,
      S(2) => \trunc_ln1311_1_reg_4460[4]_i_25_n_5\,
      S(1) => \trunc_ln1311_1_reg_4460[4]_i_26_n_5\,
      S(0) => mul_mul_20s_8ns_28_4_1_U98_n_32
    );
\trunc_ln1311_1_reg_4460_reg[4]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln1311_1_reg_4460_reg[4]_i_11_n_5\,
      CI_TOP => '0',
      CO(7) => \trunc_ln1311_1_reg_4460_reg[4]_i_2_n_5\,
      CO(6) => \trunc_ln1311_1_reg_4460_reg[4]_i_2_n_6\,
      CO(5) => \trunc_ln1311_1_reg_4460_reg[4]_i_2_n_7\,
      CO(4) => \trunc_ln1311_1_reg_4460_reg[4]_i_2_n_8\,
      CO(3) => \trunc_ln1311_1_reg_4460_reg[4]_i_2_n_9\,
      CO(2) => \trunc_ln1311_1_reg_4460_reg[4]_i_2_n_10\,
      CO(1) => \trunc_ln1311_1_reg_4460_reg[4]_i_2_n_11\,
      CO(0) => \trunc_ln1311_1_reg_4460_reg[4]_i_2_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_trunc_ln1311_1_reg_4460_reg[4]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7) => \trunc_ln1311_1_reg_4460[4]_i_12_n_5\,
      S(6) => \trunc_ln1311_1_reg_4460[4]_i_13_n_5\,
      S(5) => \trunc_ln1311_1_reg_4460[4]_i_14_n_5\,
      S(4) => \trunc_ln1311_1_reg_4460[4]_i_15_n_5\,
      S(3) => \trunc_ln1311_1_reg_4460[4]_i_16_n_5\,
      S(2) => \trunc_ln1311_1_reg_4460[4]_i_17_n_5\,
      S(1) => \trunc_ln1311_1_reg_4460[4]_i_18_n_5\,
      S(0) => \trunc_ln1311_1_reg_4460[4]_i_19_n_5\
    );
\trunc_ln1311_1_reg_4460_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln1311_1_reg_44650,
      D => sub_ln1311_fu_2708_p2(24),
      Q => trunc_ln1311_1_reg_4460(5),
      R => '0'
    );
\trunc_ln1311_1_reg_4460_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln1311_1_reg_44650,
      D => sub_ln1311_fu_2708_p2(25),
      Q => trunc_ln1311_1_reg_4460(6),
      R => '0'
    );
\trunc_ln1311_1_reg_4460_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln1311_1_reg_44650,
      D => sub_ln1311_fu_2708_p2(26),
      Q => trunc_ln1311_1_reg_4460(7),
      R => '0'
    );
\trunc_ln1311_1_reg_4460_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln1311_1_reg_4460_reg[4]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_trunc_ln1311_1_reg_4460_reg[7]_i_1_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \trunc_ln1311_1_reg_4460_reg[7]_i_1_n_11\,
      CO(0) => \trunc_ln1311_1_reg_4460_reg[7]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => \NLW_trunc_ln1311_1_reg_4460_reg[7]_i_1_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => sub_ln1311_fu_2708_p2(26 downto 24),
      S(7 downto 3) => B"00000",
      S(2) => \trunc_ln1311_1_reg_4460[7]_i_2_n_5\,
      S(1) => \trunc_ln1311_1_reg_4460[7]_i_3_n_5\,
      S(0) => \trunc_ln1311_1_reg_4460[7]_i_4_n_5\
    );
\trunc_ln1311_4_reg_4471[4]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_mul_20s_8ns_28_4_1_U99_n_16,
      O => \trunc_ln1311_4_reg_4471[4]_i_10_n_5\
    );
\trunc_ln1311_4_reg_4471[4]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_mul_20s_8ns_28_4_1_U99_n_17,
      O => \trunc_ln1311_4_reg_4471[4]_i_12_n_5\
    );
\trunc_ln1311_4_reg_4471[4]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_mul_20s_8ns_28_4_1_U99_n_18,
      O => \trunc_ln1311_4_reg_4471[4]_i_13_n_5\
    );
\trunc_ln1311_4_reg_4471[4]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_mul_20s_8ns_28_4_1_U99_n_19,
      O => \trunc_ln1311_4_reg_4471[4]_i_14_n_5\
    );
\trunc_ln1311_4_reg_4471[4]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_mul_20s_8ns_28_4_1_U99_n_20,
      O => \trunc_ln1311_4_reg_4471[4]_i_15_n_5\
    );
\trunc_ln1311_4_reg_4471[4]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_mul_20s_8ns_28_4_1_U99_n_21,
      O => \trunc_ln1311_4_reg_4471[4]_i_16_n_5\
    );
\trunc_ln1311_4_reg_4471[4]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_mul_20s_8ns_28_4_1_U99_n_22,
      O => \trunc_ln1311_4_reg_4471[4]_i_17_n_5\
    );
\trunc_ln1311_4_reg_4471[4]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_mul_20s_8ns_28_4_1_U99_n_23,
      O => \trunc_ln1311_4_reg_4471[4]_i_18_n_5\
    );
\trunc_ln1311_4_reg_4471[4]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_mul_20s_8ns_28_4_1_U99_n_24,
      O => \trunc_ln1311_4_reg_4471[4]_i_19_n_5\
    );
\trunc_ln1311_4_reg_4471[4]_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_mul_20s_8ns_28_4_1_U99_n_25,
      O => \trunc_ln1311_4_reg_4471[4]_i_20_n_5\
    );
\trunc_ln1311_4_reg_4471[4]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_mul_20s_8ns_28_4_1_U99_n_26,
      O => \trunc_ln1311_4_reg_4471[4]_i_21_n_5\
    );
\trunc_ln1311_4_reg_4471[4]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_mul_20s_8ns_28_4_1_U99_n_27,
      O => \trunc_ln1311_4_reg_4471[4]_i_22_n_5\
    );
\trunc_ln1311_4_reg_4471[4]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_mul_20s_8ns_28_4_1_U99_n_28,
      O => \trunc_ln1311_4_reg_4471[4]_i_23_n_5\
    );
\trunc_ln1311_4_reg_4471[4]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_mul_20s_8ns_28_4_1_U99_n_29,
      O => \trunc_ln1311_4_reg_4471[4]_i_24_n_5\
    );
\trunc_ln1311_4_reg_4471[4]_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_mul_20s_8ns_28_4_1_U99_n_30,
      O => \trunc_ln1311_4_reg_4471[4]_i_25_n_5\
    );
\trunc_ln1311_4_reg_4471[4]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_mul_20s_8ns_28_4_1_U99_n_31,
      O => \trunc_ln1311_4_reg_4471[4]_i_26_n_5\
    );
\trunc_ln1311_4_reg_4471[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_mul_20s_8ns_28_4_1_U99_n_9,
      O => \trunc_ln1311_4_reg_4471[4]_i_3_n_5\
    );
\trunc_ln1311_4_reg_4471[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_mul_20s_8ns_28_4_1_U99_n_10,
      O => \trunc_ln1311_4_reg_4471[4]_i_4_n_5\
    );
\trunc_ln1311_4_reg_4471[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_mul_20s_8ns_28_4_1_U99_n_11,
      O => \trunc_ln1311_4_reg_4471[4]_i_5_n_5\
    );
\trunc_ln1311_4_reg_4471[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_mul_20s_8ns_28_4_1_U99_n_12,
      O => \trunc_ln1311_4_reg_4471[4]_i_6_n_5\
    );
\trunc_ln1311_4_reg_4471[4]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_mul_20s_8ns_28_4_1_U99_n_13,
      O => \trunc_ln1311_4_reg_4471[4]_i_7_n_5\
    );
\trunc_ln1311_4_reg_4471[4]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_mul_20s_8ns_28_4_1_U99_n_14,
      O => \trunc_ln1311_4_reg_4471[4]_i_8_n_5\
    );
\trunc_ln1311_4_reg_4471[4]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_mul_20s_8ns_28_4_1_U99_n_15,
      O => \trunc_ln1311_4_reg_4471[4]_i_9_n_5\
    );
\trunc_ln1311_4_reg_4471[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_mul_20s_8ns_28_4_1_U99_n_6,
      O => \trunc_ln1311_4_reg_4471[7]_i_2_n_5\
    );
\trunc_ln1311_4_reg_4471[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_mul_20s_8ns_28_4_1_U99_n_7,
      O => \trunc_ln1311_4_reg_4471[7]_i_3_n_5\
    );
\trunc_ln1311_4_reg_4471[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_mul_20s_8ns_28_4_1_U99_n_8,
      O => \trunc_ln1311_4_reg_4471[7]_i_4_n_5\
    );
\trunc_ln1311_4_reg_4471_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln1311_1_reg_44650,
      D => sub_ln1311_2_fu_2727_p2(19),
      Q => trunc_ln1311_4_reg_4471(0),
      R => '0'
    );
\trunc_ln1311_4_reg_4471_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln1311_1_reg_44650,
      D => sub_ln1311_2_fu_2727_p2(20),
      Q => trunc_ln1311_4_reg_4471(1),
      R => '0'
    );
\trunc_ln1311_4_reg_4471_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln1311_1_reg_44650,
      D => sub_ln1311_2_fu_2727_p2(21),
      Q => trunc_ln1311_4_reg_4471(2),
      R => '0'
    );
\trunc_ln1311_4_reg_4471_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln1311_1_reg_44650,
      D => sub_ln1311_2_fu_2727_p2(22),
      Q => trunc_ln1311_4_reg_4471(3),
      R => '0'
    );
\trunc_ln1311_4_reg_4471_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln1311_1_reg_44650,
      D => sub_ln1311_2_fu_2727_p2(23),
      Q => trunc_ln1311_4_reg_4471(4),
      R => '0'
    );
\trunc_ln1311_4_reg_4471_reg[4]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln1311_4_reg_4471_reg[4]_i_2_n_5\,
      CI_TOP => '0',
      CO(7) => \trunc_ln1311_4_reg_4471_reg[4]_i_1_n_5\,
      CO(6) => \trunc_ln1311_4_reg_4471_reg[4]_i_1_n_6\,
      CO(5) => \trunc_ln1311_4_reg_4471_reg[4]_i_1_n_7\,
      CO(4) => \trunc_ln1311_4_reg_4471_reg[4]_i_1_n_8\,
      CO(3) => \trunc_ln1311_4_reg_4471_reg[4]_i_1_n_9\,
      CO(2) => \trunc_ln1311_4_reg_4471_reg[4]_i_1_n_10\,
      CO(1) => \trunc_ln1311_4_reg_4471_reg[4]_i_1_n_11\,
      CO(0) => \trunc_ln1311_4_reg_4471_reg[4]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => sub_ln1311_2_fu_2727_p2(23 downto 19),
      O(2 downto 0) => \NLW_trunc_ln1311_4_reg_4471_reg[4]_i_1_O_UNCONNECTED\(2 downto 0),
      S(7) => \trunc_ln1311_4_reg_4471[4]_i_3_n_5\,
      S(6) => \trunc_ln1311_4_reg_4471[4]_i_4_n_5\,
      S(5) => \trunc_ln1311_4_reg_4471[4]_i_5_n_5\,
      S(4) => \trunc_ln1311_4_reg_4471[4]_i_6_n_5\,
      S(3) => \trunc_ln1311_4_reg_4471[4]_i_7_n_5\,
      S(2) => \trunc_ln1311_4_reg_4471[4]_i_8_n_5\,
      S(1) => \trunc_ln1311_4_reg_4471[4]_i_9_n_5\,
      S(0) => \trunc_ln1311_4_reg_4471[4]_i_10_n_5\
    );
\trunc_ln1311_4_reg_4471_reg[4]_i_11\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \trunc_ln1311_4_reg_4471_reg[4]_i_11_n_5\,
      CO(6) => \trunc_ln1311_4_reg_4471_reg[4]_i_11_n_6\,
      CO(5) => \trunc_ln1311_4_reg_4471_reg[4]_i_11_n_7\,
      CO(4) => \trunc_ln1311_4_reg_4471_reg[4]_i_11_n_8\,
      CO(3) => \trunc_ln1311_4_reg_4471_reg[4]_i_11_n_9\,
      CO(2) => \trunc_ln1311_4_reg_4471_reg[4]_i_11_n_10\,
      CO(1) => \trunc_ln1311_4_reg_4471_reg[4]_i_11_n_11\,
      CO(0) => \trunc_ln1311_4_reg_4471_reg[4]_i_11_n_12\,
      DI(7 downto 0) => B"00000001",
      O(7 downto 0) => \NLW_trunc_ln1311_4_reg_4471_reg[4]_i_11_O_UNCONNECTED\(7 downto 0),
      S(7) => \trunc_ln1311_4_reg_4471[4]_i_20_n_5\,
      S(6) => \trunc_ln1311_4_reg_4471[4]_i_21_n_5\,
      S(5) => \trunc_ln1311_4_reg_4471[4]_i_22_n_5\,
      S(4) => \trunc_ln1311_4_reg_4471[4]_i_23_n_5\,
      S(3) => \trunc_ln1311_4_reg_4471[4]_i_24_n_5\,
      S(2) => \trunc_ln1311_4_reg_4471[4]_i_25_n_5\,
      S(1) => \trunc_ln1311_4_reg_4471[4]_i_26_n_5\,
      S(0) => mul_mul_20s_8ns_28_4_1_U99_n_32
    );
\trunc_ln1311_4_reg_4471_reg[4]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln1311_4_reg_4471_reg[4]_i_11_n_5\,
      CI_TOP => '0',
      CO(7) => \trunc_ln1311_4_reg_4471_reg[4]_i_2_n_5\,
      CO(6) => \trunc_ln1311_4_reg_4471_reg[4]_i_2_n_6\,
      CO(5) => \trunc_ln1311_4_reg_4471_reg[4]_i_2_n_7\,
      CO(4) => \trunc_ln1311_4_reg_4471_reg[4]_i_2_n_8\,
      CO(3) => \trunc_ln1311_4_reg_4471_reg[4]_i_2_n_9\,
      CO(2) => \trunc_ln1311_4_reg_4471_reg[4]_i_2_n_10\,
      CO(1) => \trunc_ln1311_4_reg_4471_reg[4]_i_2_n_11\,
      CO(0) => \trunc_ln1311_4_reg_4471_reg[4]_i_2_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_trunc_ln1311_4_reg_4471_reg[4]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7) => \trunc_ln1311_4_reg_4471[4]_i_12_n_5\,
      S(6) => \trunc_ln1311_4_reg_4471[4]_i_13_n_5\,
      S(5) => \trunc_ln1311_4_reg_4471[4]_i_14_n_5\,
      S(4) => \trunc_ln1311_4_reg_4471[4]_i_15_n_5\,
      S(3) => \trunc_ln1311_4_reg_4471[4]_i_16_n_5\,
      S(2) => \trunc_ln1311_4_reg_4471[4]_i_17_n_5\,
      S(1) => \trunc_ln1311_4_reg_4471[4]_i_18_n_5\,
      S(0) => \trunc_ln1311_4_reg_4471[4]_i_19_n_5\
    );
\trunc_ln1311_4_reg_4471_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln1311_1_reg_44650,
      D => sub_ln1311_2_fu_2727_p2(24),
      Q => trunc_ln1311_4_reg_4471(5),
      R => '0'
    );
\trunc_ln1311_4_reg_4471_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln1311_1_reg_44650,
      D => sub_ln1311_2_fu_2727_p2(25),
      Q => trunc_ln1311_4_reg_4471(6),
      R => '0'
    );
\trunc_ln1311_4_reg_4471_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln1311_1_reg_44650,
      D => sub_ln1311_2_fu_2727_p2(26),
      Q => trunc_ln1311_4_reg_4471(7),
      R => '0'
    );
\trunc_ln1311_4_reg_4471_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln1311_4_reg_4471_reg[4]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_trunc_ln1311_4_reg_4471_reg[7]_i_1_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \trunc_ln1311_4_reg_4471_reg[7]_i_1_n_11\,
      CO(0) => \trunc_ln1311_4_reg_4471_reg[7]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => \NLW_trunc_ln1311_4_reg_4471_reg[7]_i_1_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => sub_ln1311_2_fu_2727_p2(26 downto 24),
      S(7 downto 3) => B"00000",
      S(2) => \trunc_ln1311_4_reg_4471[7]_i_2_n_5\,
      S(1) => \trunc_ln1311_4_reg_4471[7]_i_3_n_5\,
      S(0) => \trunc_ln1311_4_reg_4471[7]_i_4_n_5\
    );
\trunc_ln320_1_reg_4299_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_13_reg_42890,
      D => add_ln1257_3_fu_2126_p2(8),
      Q => trunc_ln320_1_reg_4299(0),
      R => '0'
    );
\trunc_ln320_1_reg_4299_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_13_reg_42890,
      D => add_ln1257_3_fu_2126_p2(9),
      Q => trunc_ln320_1_reg_4299(1),
      R => '0'
    );
\trunc_ln320_1_reg_4299_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_13_reg_42890,
      D => add_ln1257_3_fu_2126_p2(10),
      Q => trunc_ln320_1_reg_4299(2),
      R => '0'
    );
\trunc_ln320_1_reg_4299_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_13_reg_42890,
      D => add_ln1257_3_fu_2126_p2(11),
      Q => trunc_ln320_1_reg_4299(3),
      R => '0'
    );
\trunc_ln320_1_reg_4299_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_13_reg_42890,
      D => add_ln1257_3_fu_2126_p2(12),
      Q => trunc_ln320_1_reg_4299(4),
      R => '0'
    );
\trunc_ln320_1_reg_4299_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_13_reg_42890,
      D => add_ln1257_3_fu_2126_p2(13),
      Q => trunc_ln320_1_reg_4299(5),
      R => '0'
    );
\trunc_ln320_1_reg_4299_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_13_reg_42890,
      D => add_ln1257_3_fu_2126_p2(14),
      Q => trunc_ln320_1_reg_4299(6),
      R => '0'
    );
\trunc_ln320_1_reg_4299_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_13_reg_42890,
      D => add_ln1257_3_fu_2126_p2(15),
      Q => trunc_ln320_1_reg_4299(7),
      R => '0'
    );
\trunc_ln320_2_reg_4304[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8ns_7s_16s_16_4_1_U92_n_7,
      I1 => zext_ln1258_fu_2138_p1(13),
      O => \trunc_ln320_2_reg_4304[5]_i_2_n_5\
    );
\trunc_ln320_2_reg_4304[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8ns_7s_16s_16_4_1_U92_n_8,
      I1 => zext_ln1258_fu_2138_p1(12),
      O => \trunc_ln320_2_reg_4304[5]_i_3_n_5\
    );
\trunc_ln320_2_reg_4304[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8ns_7s_16s_16_4_1_U92_n_9,
      I1 => zext_ln1258_fu_2138_p1(11),
      O => \trunc_ln320_2_reg_4304[5]_i_4_n_5\
    );
\trunc_ln320_2_reg_4304[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8ns_7s_16s_16_4_1_U92_n_10,
      I1 => zext_ln1258_fu_2138_p1(10),
      O => \trunc_ln320_2_reg_4304[5]_i_5_n_5\
    );
\trunc_ln320_2_reg_4304[5]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8ns_7s_16s_16_4_1_U92_n_11,
      I1 => zext_ln1258_fu_2138_p1(9),
      O => \trunc_ln320_2_reg_4304[5]_i_6_n_5\
    );
\trunc_ln320_2_reg_4304[5]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8ns_7s_16s_16_4_1_U92_n_12,
      I1 => zext_ln1258_fu_2138_p1(8),
      O => \trunc_ln320_2_reg_4304[5]_i_7_n_5\
    );
\trunc_ln320_2_reg_4304[5]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8ns_7s_16s_16_4_1_U92_n_13,
      I1 => zext_ln1258_fu_2138_p1(7),
      O => \trunc_ln320_2_reg_4304[5]_i_8_n_5\
    );
\trunc_ln320_2_reg_4304[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8ns_7s_16s_16_4_1_U92_n_6,
      I1 => zext_ln1258_fu_2138_p1(14),
      O => \trunc_ln320_2_reg_4304[7]_i_2_n_5\
    );
\trunc_ln320_2_reg_4304_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_13_reg_42890,
      D => add_ln1258_2_fu_2145_p2(8),
      Q => trunc_ln320_2_reg_4304(0),
      R => '0'
    );
\trunc_ln320_2_reg_4304_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_13_reg_42890,
      D => add_ln1258_2_fu_2145_p2(9),
      Q => trunc_ln320_2_reg_4304(1),
      R => '0'
    );
\trunc_ln320_2_reg_4304_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_13_reg_42890,
      D => add_ln1258_2_fu_2145_p2(10),
      Q => trunc_ln320_2_reg_4304(2),
      R => '0'
    );
\trunc_ln320_2_reg_4304_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_13_reg_42890,
      D => add_ln1258_2_fu_2145_p2(11),
      Q => trunc_ln320_2_reg_4304(3),
      R => '0'
    );
\trunc_ln320_2_reg_4304_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_13_reg_42890,
      D => add_ln1258_2_fu_2145_p2(12),
      Q => trunc_ln320_2_reg_4304(4),
      R => '0'
    );
\trunc_ln320_2_reg_4304_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_13_reg_42890,
      D => add_ln1258_2_fu_2145_p2(13),
      Q => trunc_ln320_2_reg_4304(5),
      R => '0'
    );
\trunc_ln320_2_reg_4304_reg[5]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \trunc_ln320_2_reg_4304_reg[5]_i_1_n_5\,
      CO(6) => \trunc_ln320_2_reg_4304_reg[5]_i_1_n_6\,
      CO(5) => \trunc_ln320_2_reg_4304_reg[5]_i_1_n_7\,
      CO(4) => \trunc_ln320_2_reg_4304_reg[5]_i_1_n_8\,
      CO(3) => \trunc_ln320_2_reg_4304_reg[5]_i_1_n_9\,
      CO(2) => \trunc_ln320_2_reg_4304_reg[5]_i_1_n_10\,
      CO(1) => \trunc_ln320_2_reg_4304_reg[5]_i_1_n_11\,
      CO(0) => \trunc_ln320_2_reg_4304_reg[5]_i_1_n_12\,
      DI(7) => mac_muladd_8ns_7s_16s_16_4_1_U92_n_7,
      DI(6) => mac_muladd_8ns_7s_16s_16_4_1_U92_n_8,
      DI(5) => mac_muladd_8ns_7s_16s_16_4_1_U92_n_9,
      DI(4) => mac_muladd_8ns_7s_16s_16_4_1_U92_n_10,
      DI(3) => mac_muladd_8ns_7s_16s_16_4_1_U92_n_11,
      DI(2) => mac_muladd_8ns_7s_16s_16_4_1_U92_n_12,
      DI(1) => mac_muladd_8ns_7s_16s_16_4_1_U92_n_13,
      DI(0) => '0',
      O(7 downto 2) => add_ln1258_2_fu_2145_p2(13 downto 8),
      O(1 downto 0) => \NLW_trunc_ln320_2_reg_4304_reg[5]_i_1_O_UNCONNECTED\(1 downto 0),
      S(7) => \trunc_ln320_2_reg_4304[5]_i_2_n_5\,
      S(6) => \trunc_ln320_2_reg_4304[5]_i_3_n_5\,
      S(5) => \trunc_ln320_2_reg_4304[5]_i_4_n_5\,
      S(4) => \trunc_ln320_2_reg_4304[5]_i_5_n_5\,
      S(3) => \trunc_ln320_2_reg_4304[5]_i_6_n_5\,
      S(2) => \trunc_ln320_2_reg_4304[5]_i_7_n_5\,
      S(1) => \trunc_ln320_2_reg_4304[5]_i_8_n_5\,
      S(0) => mac_muladd_8ns_7s_16s_16_4_1_U92_n_14
    );
\trunc_ln320_2_reg_4304_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_13_reg_42890,
      D => add_ln1258_2_fu_2145_p2(14),
      Q => trunc_ln320_2_reg_4304(6),
      R => '0'
    );
\trunc_ln320_2_reg_4304_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_13_reg_42890,
      D => add_ln1258_2_fu_2145_p2(15),
      Q => trunc_ln320_2_reg_4304(7),
      R => '0'
    );
\trunc_ln320_2_reg_4304_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln320_2_reg_4304_reg[5]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_trunc_ln320_2_reg_4304_reg[7]_i_1_CO_UNCONNECTED\(7 downto 3),
      CO(2) => add_ln1258_2_fu_2145_p2(16),
      CO(1) => \NLW_trunc_ln320_2_reg_4304_reg[7]_i_1_CO_UNCONNECTED\(1),
      CO(0) => \trunc_ln320_2_reg_4304_reg[7]_i_1_n_12\,
      DI(7 downto 1) => B"0000000",
      DI(0) => mac_muladd_8ns_7s_16s_16_4_1_U92_n_6,
      O(7 downto 2) => \NLW_trunc_ln320_2_reg_4304_reg[7]_i_1_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => add_ln1258_2_fu_2145_p2(15 downto 14),
      S(7 downto 2) => B"000001",
      S(1) => mac_muladd_8ns_7s_16s_16_4_1_U92_n_5,
      S(0) => \trunc_ln320_2_reg_4304[7]_i_2_n_5\
    );
\trunc_ln320_3_reg_4429_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_15_reg_44240,
      D => add_ln1259_6_fu_2635_p2(8),
      Q => trunc_ln320_3_reg_4429(0),
      R => '0'
    );
\trunc_ln320_3_reg_4429_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_15_reg_44240,
      D => add_ln1259_6_fu_2635_p2(9),
      Q => trunc_ln320_3_reg_4429(1),
      R => '0'
    );
\trunc_ln320_3_reg_4429_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_15_reg_44240,
      D => add_ln1259_6_fu_2635_p2(10),
      Q => trunc_ln320_3_reg_4429(2),
      R => '0'
    );
\trunc_ln320_3_reg_4429_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_15_reg_44240,
      D => add_ln1259_6_fu_2635_p2(11),
      Q => trunc_ln320_3_reg_4429(3),
      R => '0'
    );
\trunc_ln320_3_reg_4429_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_15_reg_44240,
      D => add_ln1259_6_fu_2635_p2(12),
      Q => trunc_ln320_3_reg_4429(4),
      R => '0'
    );
\trunc_ln320_3_reg_4429_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_15_reg_44240,
      D => add_ln1259_6_fu_2635_p2(13),
      Q => trunc_ln320_3_reg_4429(5),
      R => '0'
    );
\trunc_ln320_3_reg_4429_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_15_reg_44240,
      D => add_ln1259_6_fu_2635_p2(14),
      Q => trunc_ln320_3_reg_4429(6),
      R => '0'
    );
\trunc_ln320_3_reg_4429_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_15_reg_44240,
      D => add_ln1259_6_fu_2635_p2(15),
      Q => trunc_ln320_3_reg_4429(7),
      R => '0'
    );
\trunc_ln320_4_reg_4319_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_13_reg_42890,
      D => add_ln1257_7_fu_2202_p2(8),
      Q => trunc_ln320_4_reg_4319(0),
      R => '0'
    );
\trunc_ln320_4_reg_4319_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_13_reg_42890,
      D => add_ln1257_7_fu_2202_p2(9),
      Q => trunc_ln320_4_reg_4319(1),
      R => '0'
    );
\trunc_ln320_4_reg_4319_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_13_reg_42890,
      D => add_ln1257_7_fu_2202_p2(10),
      Q => trunc_ln320_4_reg_4319(2),
      R => '0'
    );
\trunc_ln320_4_reg_4319_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_13_reg_42890,
      D => add_ln1257_7_fu_2202_p2(11),
      Q => trunc_ln320_4_reg_4319(3),
      R => '0'
    );
\trunc_ln320_4_reg_4319_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_13_reg_42890,
      D => add_ln1257_7_fu_2202_p2(12),
      Q => trunc_ln320_4_reg_4319(4),
      R => '0'
    );
\trunc_ln320_4_reg_4319_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_13_reg_42890,
      D => add_ln1257_7_fu_2202_p2(13),
      Q => trunc_ln320_4_reg_4319(5),
      R => '0'
    );
\trunc_ln320_4_reg_4319_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_13_reg_42890,
      D => add_ln1257_7_fu_2202_p2(14),
      Q => trunc_ln320_4_reg_4319(6),
      R => '0'
    );
\trunc_ln320_4_reg_4319_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_13_reg_42890,
      D => add_ln1257_7_fu_2202_p2(15),
      Q => trunc_ln320_4_reg_4319(7),
      R => '0'
    );
\trunc_ln320_5_reg_4324[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8ns_7s_16s_16_4_1_U94_n_7,
      I1 => zext_ln1258_2_fu_2214_p1(13),
      O => \trunc_ln320_5_reg_4324[5]_i_2_n_5\
    );
\trunc_ln320_5_reg_4324[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8ns_7s_16s_16_4_1_U94_n_8,
      I1 => zext_ln1258_2_fu_2214_p1(12),
      O => \trunc_ln320_5_reg_4324[5]_i_3_n_5\
    );
\trunc_ln320_5_reg_4324[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8ns_7s_16s_16_4_1_U94_n_9,
      I1 => zext_ln1258_2_fu_2214_p1(11),
      O => \trunc_ln320_5_reg_4324[5]_i_4_n_5\
    );
\trunc_ln320_5_reg_4324[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8ns_7s_16s_16_4_1_U94_n_10,
      I1 => zext_ln1258_2_fu_2214_p1(10),
      O => \trunc_ln320_5_reg_4324[5]_i_5_n_5\
    );
\trunc_ln320_5_reg_4324[5]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8ns_7s_16s_16_4_1_U94_n_11,
      I1 => zext_ln1258_2_fu_2214_p1(9),
      O => \trunc_ln320_5_reg_4324[5]_i_6_n_5\
    );
\trunc_ln320_5_reg_4324[5]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8ns_7s_16s_16_4_1_U94_n_12,
      I1 => zext_ln1258_2_fu_2214_p1(8),
      O => \trunc_ln320_5_reg_4324[5]_i_7_n_5\
    );
\trunc_ln320_5_reg_4324[5]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8ns_7s_16s_16_4_1_U94_n_13,
      I1 => zext_ln1258_2_fu_2214_p1(7),
      O => \trunc_ln320_5_reg_4324[5]_i_8_n_5\
    );
\trunc_ln320_5_reg_4324[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8ns_7s_16s_16_4_1_U94_n_6,
      I1 => zext_ln1258_2_fu_2214_p1(14),
      O => \trunc_ln320_5_reg_4324[7]_i_2_n_5\
    );
\trunc_ln320_5_reg_4324_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_13_reg_42890,
      D => add_ln1258_5_fu_2221_p2(8),
      Q => trunc_ln320_5_reg_4324(0),
      R => '0'
    );
\trunc_ln320_5_reg_4324_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_13_reg_42890,
      D => add_ln1258_5_fu_2221_p2(9),
      Q => trunc_ln320_5_reg_4324(1),
      R => '0'
    );
\trunc_ln320_5_reg_4324_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_13_reg_42890,
      D => add_ln1258_5_fu_2221_p2(10),
      Q => trunc_ln320_5_reg_4324(2),
      R => '0'
    );
\trunc_ln320_5_reg_4324_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_13_reg_42890,
      D => add_ln1258_5_fu_2221_p2(11),
      Q => trunc_ln320_5_reg_4324(3),
      R => '0'
    );
\trunc_ln320_5_reg_4324_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_13_reg_42890,
      D => add_ln1258_5_fu_2221_p2(12),
      Q => trunc_ln320_5_reg_4324(4),
      R => '0'
    );
\trunc_ln320_5_reg_4324_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_13_reg_42890,
      D => add_ln1258_5_fu_2221_p2(13),
      Q => trunc_ln320_5_reg_4324(5),
      R => '0'
    );
\trunc_ln320_5_reg_4324_reg[5]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \trunc_ln320_5_reg_4324_reg[5]_i_1_n_5\,
      CO(6) => \trunc_ln320_5_reg_4324_reg[5]_i_1_n_6\,
      CO(5) => \trunc_ln320_5_reg_4324_reg[5]_i_1_n_7\,
      CO(4) => \trunc_ln320_5_reg_4324_reg[5]_i_1_n_8\,
      CO(3) => \trunc_ln320_5_reg_4324_reg[5]_i_1_n_9\,
      CO(2) => \trunc_ln320_5_reg_4324_reg[5]_i_1_n_10\,
      CO(1) => \trunc_ln320_5_reg_4324_reg[5]_i_1_n_11\,
      CO(0) => \trunc_ln320_5_reg_4324_reg[5]_i_1_n_12\,
      DI(7) => mac_muladd_8ns_7s_16s_16_4_1_U94_n_7,
      DI(6) => mac_muladd_8ns_7s_16s_16_4_1_U94_n_8,
      DI(5) => mac_muladd_8ns_7s_16s_16_4_1_U94_n_9,
      DI(4) => mac_muladd_8ns_7s_16s_16_4_1_U94_n_10,
      DI(3) => mac_muladd_8ns_7s_16s_16_4_1_U94_n_11,
      DI(2) => mac_muladd_8ns_7s_16s_16_4_1_U94_n_12,
      DI(1) => mac_muladd_8ns_7s_16s_16_4_1_U94_n_13,
      DI(0) => '0',
      O(7 downto 2) => add_ln1258_5_fu_2221_p2(13 downto 8),
      O(1 downto 0) => \NLW_trunc_ln320_5_reg_4324_reg[5]_i_1_O_UNCONNECTED\(1 downto 0),
      S(7) => \trunc_ln320_5_reg_4324[5]_i_2_n_5\,
      S(6) => \trunc_ln320_5_reg_4324[5]_i_3_n_5\,
      S(5) => \trunc_ln320_5_reg_4324[5]_i_4_n_5\,
      S(4) => \trunc_ln320_5_reg_4324[5]_i_5_n_5\,
      S(3) => \trunc_ln320_5_reg_4324[5]_i_6_n_5\,
      S(2) => \trunc_ln320_5_reg_4324[5]_i_7_n_5\,
      S(1) => \trunc_ln320_5_reg_4324[5]_i_8_n_5\,
      S(0) => mac_muladd_8ns_7s_16s_16_4_1_U94_n_14
    );
\trunc_ln320_5_reg_4324_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_13_reg_42890,
      D => add_ln1258_5_fu_2221_p2(14),
      Q => trunc_ln320_5_reg_4324(6),
      R => '0'
    );
\trunc_ln320_5_reg_4324_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_13_reg_42890,
      D => add_ln1258_5_fu_2221_p2(15),
      Q => trunc_ln320_5_reg_4324(7),
      R => '0'
    );
\trunc_ln320_5_reg_4324_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln320_5_reg_4324_reg[5]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_trunc_ln320_5_reg_4324_reg[7]_i_1_CO_UNCONNECTED\(7 downto 3),
      CO(2) => add_ln1258_5_fu_2221_p2(16),
      CO(1) => \NLW_trunc_ln320_5_reg_4324_reg[7]_i_1_CO_UNCONNECTED\(1),
      CO(0) => \trunc_ln320_5_reg_4324_reg[7]_i_1_n_12\,
      DI(7 downto 1) => B"0000000",
      DI(0) => mac_muladd_8ns_7s_16s_16_4_1_U94_n_6,
      O(7 downto 2) => \NLW_trunc_ln320_5_reg_4324_reg[7]_i_1_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => add_ln1258_5_fu_2221_p2(15 downto 14),
      S(7 downto 2) => B"000001",
      S(1) => mac_muladd_8ns_7s_16s_16_4_1_U94_n_5,
      S(0) => \trunc_ln320_5_reg_4324[7]_i_2_n_5\
    );
\trunc_ln320_6_reg_4439_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_15_reg_44240,
      D => add_ln1259_7_fu_2669_p2(8),
      Q => trunc_ln320_6_reg_4439(0),
      R => '0'
    );
\trunc_ln320_6_reg_4439_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_15_reg_44240,
      D => add_ln1259_7_fu_2669_p2(9),
      Q => trunc_ln320_6_reg_4439(1),
      R => '0'
    );
\trunc_ln320_6_reg_4439_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_15_reg_44240,
      D => add_ln1259_7_fu_2669_p2(10),
      Q => trunc_ln320_6_reg_4439(2),
      R => '0'
    );
\trunc_ln320_6_reg_4439_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_15_reg_44240,
      D => add_ln1259_7_fu_2669_p2(11),
      Q => trunc_ln320_6_reg_4439(3),
      R => '0'
    );
\trunc_ln320_6_reg_4439_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_15_reg_44240,
      D => add_ln1259_7_fu_2669_p2(12),
      Q => trunc_ln320_6_reg_4439(4),
      R => '0'
    );
\trunc_ln320_6_reg_4439_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_15_reg_44240,
      D => add_ln1259_7_fu_2669_p2(13),
      Q => trunc_ln320_6_reg_4439(5),
      R => '0'
    );
\trunc_ln320_6_reg_4439_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_15_reg_44240,
      D => add_ln1259_7_fu_2669_p2(14),
      Q => trunc_ln320_6_reg_4439(6),
      R => '0'
    );
\trunc_ln320_6_reg_4439_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_15_reg_44240,
      D => add_ln1259_7_fu_2669_p2(15),
      Q => trunc_ln320_6_reg_4439(7),
      R => '0'
    );
\trunc_ln320_reg_4408[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter12_reg_1\,
      I1 => \^icmp_ln520_reg_4037_pp0_iter11_reg_reg[0]_0\,
      I2 => \trunc_ln320_reg_4408_reg[1]_2\,
      O => add_ln320_reg_44160
    );
\trunc_ln320_reg_4408[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rampVal_2_loc_0_fu_258_reg[7]_0\(0),
      I1 => \icmp_ln1584_reg_4389_reg_n_5_[0]\,
      O => add_ln320_fu_2605_p2(1)
    );
\trunc_ln320_reg_4408[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rampVal_2_loc_0_fu_258_reg[7]_0\(1),
      I1 => \icmp_ln1584_reg_4389_reg_n_5_[0]\,
      O => add_ln320_fu_2605_p2(2)
    );
\trunc_ln320_reg_4408[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rampVal_2_loc_0_fu_258_reg[7]_0\(2),
      I1 => \icmp_ln1584_reg_4389_reg_n_5_[0]\,
      O => add_ln320_fu_2605_p2(3)
    );
\trunc_ln320_reg_4408[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rampVal_2_loc_0_fu_258_reg[7]_0\(3),
      I1 => \icmp_ln1584_reg_4389_reg_n_5_[0]\,
      O => add_ln320_fu_2605_p2(4)
    );
\trunc_ln320_reg_4408[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rampVal_2_loc_0_fu_258_reg[7]_0\(4),
      I1 => \icmp_ln1584_reg_4389_reg_n_5_[0]\,
      O => add_ln320_fu_2605_p2(5)
    );
\trunc_ln320_reg_4408[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rampVal_2_loc_0_fu_258_reg[7]_0\(5),
      I1 => \icmp_ln1584_reg_4389_reg_n_5_[0]\,
      O => add_ln320_fu_2605_p2(6)
    );
\trunc_ln320_reg_4408[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rampVal_2_loc_0_fu_258_reg[7]_0\(6),
      I1 => \icmp_ln1584_reg_4389_reg_n_5_[0]\,
      O => add_ln320_fu_2605_p2(7)
    );
\trunc_ln320_reg_4408_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln320_reg_44160,
      D => add_ln320_fu_2605_p2(1),
      Q => trunc_ln320_reg_4408(1),
      R => '0'
    );
\trunc_ln320_reg_4408_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln320_reg_44160,
      D => add_ln320_fu_2605_p2(2),
      Q => trunc_ln320_reg_4408(2),
      R => '0'
    );
\trunc_ln320_reg_4408_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln320_reg_44160,
      D => add_ln320_fu_2605_p2(3),
      Q => trunc_ln320_reg_4408(3),
      R => '0'
    );
\trunc_ln320_reg_4408_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln320_reg_44160,
      D => add_ln320_fu_2605_p2(4),
      Q => trunc_ln320_reg_4408(4),
      R => '0'
    );
\trunc_ln320_reg_4408_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln320_reg_44160,
      D => add_ln320_fu_2605_p2(5),
      Q => trunc_ln320_reg_4408(5),
      R => '0'
    );
\trunc_ln320_reg_4408_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln320_reg_44160,
      D => add_ln320_fu_2605_p2(6),
      Q => trunc_ln320_reg_4408(6),
      R => '0'
    );
\trunc_ln320_reg_4408_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln320_reg_44160,
      D => add_ln320_fu_2605_p2(7),
      Q => \^trunc_ln320_reg_4408_reg[7]_0\,
      R => '0'
    );
\trunc_ln520_1_reg_4047_pp0_iter1_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln520_1_reg_4047(10),
      Q => trunc_ln520_1_reg_4047_pp0_iter1_reg(10),
      R => '0'
    );
\trunc_ln520_1_reg_4047_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln520_1_reg_4047(1),
      Q => trunc_ln520_1_reg_4047_pp0_iter1_reg(1),
      R => '0'
    );
\trunc_ln520_1_reg_4047_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln520_1_reg_4047(2),
      Q => trunc_ln520_1_reg_4047_pp0_iter1_reg(2),
      R => '0'
    );
\trunc_ln520_1_reg_4047_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln520_1_reg_4047(3),
      Q => trunc_ln520_1_reg_4047_pp0_iter1_reg(3),
      R => '0'
    );
\trunc_ln520_1_reg_4047_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln520_1_reg_4047(4),
      Q => trunc_ln520_1_reg_4047_pp0_iter1_reg(4),
      R => '0'
    );
\trunc_ln520_1_reg_4047_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln520_1_reg_4047(5),
      Q => trunc_ln520_1_reg_4047_pp0_iter1_reg(5),
      R => '0'
    );
\trunc_ln520_1_reg_4047_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln520_1_reg_4047(6),
      Q => trunc_ln520_1_reg_4047_pp0_iter1_reg(6),
      R => '0'
    );
\trunc_ln520_1_reg_4047_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln520_1_reg_4047(7),
      Q => trunc_ln520_1_reg_4047_pp0_iter1_reg(7),
      R => '0'
    );
\trunc_ln520_1_reg_4047_pp0_iter1_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln520_1_reg_4047(8),
      Q => trunc_ln520_1_reg_4047_pp0_iter1_reg(8),
      R => '0'
    );
\trunc_ln520_1_reg_4047_pp0_iter1_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln520_1_reg_4047(9),
      Q => trunc_ln520_1_reg_4047_pp0_iter1_reg(9),
      R => '0'
    );
\trunc_ln520_1_reg_4047_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln520_1_reg_40470,
      D => ap_sig_allocacmp_x_4(10),
      Q => trunc_ln520_1_reg_4047(10),
      R => '0'
    );
\trunc_ln520_1_reg_4047_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln520_1_reg_40470,
      D => ap_sig_allocacmp_x_4(1),
      Q => trunc_ln520_1_reg_4047(1),
      R => '0'
    );
\trunc_ln520_1_reg_4047_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln520_1_reg_40470,
      D => ap_sig_allocacmp_x_4(2),
      Q => trunc_ln520_1_reg_4047(2),
      R => '0'
    );
\trunc_ln520_1_reg_4047_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln520_1_reg_40470,
      D => ap_sig_allocacmp_x_4(3),
      Q => trunc_ln520_1_reg_4047(3),
      R => '0'
    );
\trunc_ln520_1_reg_4047_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln520_1_reg_40470,
      D => ap_sig_allocacmp_x_4(4),
      Q => trunc_ln520_1_reg_4047(4),
      R => '0'
    );
\trunc_ln520_1_reg_4047_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln520_1_reg_40470,
      D => ap_sig_allocacmp_x_4(5),
      Q => trunc_ln520_1_reg_4047(5),
      R => '0'
    );
\trunc_ln520_1_reg_4047_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln520_1_reg_40470,
      D => ap_sig_allocacmp_x_4(6),
      Q => trunc_ln520_1_reg_4047(6),
      R => '0'
    );
\trunc_ln520_1_reg_4047_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln520_1_reg_40470,
      D => ap_sig_allocacmp_x_4(7),
      Q => trunc_ln520_1_reg_4047(7),
      R => '0'
    );
\trunc_ln520_1_reg_4047_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln520_1_reg_40470,
      D => ap_sig_allocacmp_x_4(8),
      Q => trunc_ln520_1_reg_4047(8),
      R => '0'
    );
\trunc_ln520_1_reg_4047_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln520_1_reg_40470,
      D => ap_sig_allocacmp_x_4(9),
      Q => trunc_ln520_1_reg_4047(9),
      R => '0'
    );
\xBar_V[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2FFFFFFE2FF0000"
    )
        port map (
      I0 => sub_ln229_1_reg_4138(0),
      I1 => \xBar_V[10]_i_3_n_5\,
      I2 => \xBar_V_loc_0_fu_286_reg[10]\(0),
      I3 => \xBar_V_1[9]_i_5_n_5\,
      I4 => \^xbar_v0\,
      I5 => xBar_V(0),
      O => \sub_ln229_1_reg_4138_reg[0]_0\
    );
\xBar_V[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A8AAA00000000"
    )
        port map (
      I0 => \rampVal_3_flag_0_reg_406_reg[0]\(2),
      I1 => \xBar_V[10]_i_3_n_5\,
      I2 => \xBar_V_1[9]_i_5_n_5\,
      I3 => \xBar_V_1[9]_i_4_n_5\,
      I4 => icmp_ln1072_8_reg_4134,
      I5 => \xBar_V_1[9]_i_7_n_5\,
      O => \^xbar_v0\
    );
\xBar_V[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => \icmp_ln1027_reg_4041_reg_n_5_[0]\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln520_reg_4037,
      I3 => \xBar_V[10]_i_4_n_5\,
      O => \icmp_ln1027_reg_4041_reg[0]_6\
    );
\xBar_V[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => icmp_ln520_reg_4037,
      I2 => \icmp_ln1027_reg_4041_reg_n_5_[0]\,
      I3 => \sub_ln229_1_reg_4138_reg[10]_0\(0),
      O => \xBar_V[10]_i_3_n_5\
    );
\xBar_V[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => \xBar_V_reg[10]_0\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln520_reg_4037,
      I3 => \icmp_ln1027_reg_4041_reg_n_5_[0]\,
      I4 => \sub_ln229_1_reg_4138_reg[10]_0\(0),
      I5 => sub_ln229_1_reg_4138(10),
      O => \xBar_V[10]_i_4_n_5\
    );
\xBar_V[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => \icmp_ln1027_reg_4041_reg_n_5_[0]\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln520_reg_4037,
      I3 => \xBar_V[1]_i_2_n_5\,
      O => \icmp_ln1027_reg_4041_reg[0]_9\
    );
\xBar_V[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7F00000040"
    )
        port map (
      I0 => \xBar_V_loc_0_fu_286_reg[10]\(1),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln520_reg_4037,
      I3 => \icmp_ln1027_reg_4041_reg_n_5_[0]\,
      I4 => \sub_ln229_1_reg_4138_reg[10]_0\(0),
      I5 => sub_ln229_1_reg_4138(1),
      O => \xBar_V[1]_i_2_n_5\
    );
\xBar_V[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \xBar_V_loc_0_fu_286_reg[10]\(2),
      I1 => \xBar_V_loc_0_fu_286_reg[10]\(1),
      I2 => \xBar_V[10]_i_3_n_5\,
      I3 => sub_ln229_1_reg_4138(2),
      O => \xBar_V_loc_0_fu_286_reg[2]\
    );
\xBar_V[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AFF6A00"
    )
        port map (
      I0 => \xBar_V_loc_0_fu_286_reg[10]\(3),
      I1 => \xBar_V_loc_0_fu_286_reg[10]\(1),
      I2 => \xBar_V_loc_0_fu_286_reg[10]\(2),
      I3 => \xBar_V[10]_i_3_n_5\,
      I4 => sub_ln229_1_reg_4138(3),
      O => \xBar_V_loc_0_fu_286_reg[3]\
    );
\xBar_V[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAFFFF6AAA0000"
    )
        port map (
      I0 => \xBar_V_loc_0_fu_286_reg[10]\(4),
      I1 => \xBar_V_loc_0_fu_286_reg[10]\(3),
      I2 => \xBar_V_loc_0_fu_286_reg[10]\(2),
      I3 => \xBar_V_loc_0_fu_286_reg[10]\(1),
      I4 => \xBar_V[10]_i_3_n_5\,
      I5 => sub_ln229_1_reg_4138(4),
      O => \xBar_V_loc_0_fu_286_reg[4]\
    );
\xBar_V[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => \icmp_ln1027_reg_4041_reg_n_5_[0]\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln520_reg_4037,
      I3 => \xBar_V[5]_i_2_n_5\,
      O => \icmp_ln1027_reg_4041_reg[0]_8\
    );
\xBar_V[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7F00000040"
    )
        port map (
      I0 => \xBar_V_reg[5]\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln520_reg_4037,
      I3 => \icmp_ln1027_reg_4041_reg_n_5_[0]\,
      I4 => \sub_ln229_1_reg_4138_reg[10]_0\(0),
      I5 => sub_ln229_1_reg_4138(5),
      O => \xBar_V[5]_i_2_n_5\
    );
\xBar_V[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => \icmp_ln1027_reg_4041_reg_n_5_[0]\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln520_reg_4037,
      I3 => \xBar_V[6]_i_2_n_5\,
      O => \icmp_ln1027_reg_4041_reg[0]_7\
    );
\xBar_V[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7F00000040"
    )
        port map (
      I0 => \xBar_V_reg[6]\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln520_reg_4037,
      I3 => \icmp_ln1027_reg_4041_reg_n_5_[0]\,
      I4 => \sub_ln229_1_reg_4138_reg[10]_0\(0),
      I5 => sub_ln229_1_reg_4138(6),
      O => \xBar_V[6]_i_2_n_5\
    );
\xBar_V[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => \xBar_V_loc_0_fu_286_reg[10]\(7),
      I1 => \xBar_V_reg[7]\,
      I2 => \xBar_V[10]_i_3_n_5\,
      I3 => sub_ln229_1_reg_4138(7),
      O => \xBar_V_loc_0_fu_286_reg[7]_0\
    );
\xBar_V[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6FFA600"
    )
        port map (
      I0 => \xBar_V_loc_0_fu_286_reg[10]\(8),
      I1 => \xBar_V_loc_0_fu_286_reg[10]\(7),
      I2 => \xBar_V_reg[7]\,
      I3 => \xBar_V[10]_i_3_n_5\,
      I4 => sub_ln229_1_reg_4138(8),
      O => \xBar_V_loc_0_fu_286_reg[8]\
    );
\xBar_V[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^xbar_v0\,
      I1 => \icmp_ln1027_reg_4041_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln520_reg_4037,
      O => \icmp_ln1027_reg_4041_reg[0]_0\
    );
\xBar_V[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AAFFFFA6AA0000"
    )
        port map (
      I0 => \xBar_V_loc_0_fu_286_reg[10]\(9),
      I1 => \xBar_V_loc_0_fu_286_reg[10]\(8),
      I2 => \xBar_V_reg[7]\,
      I3 => \xBar_V_loc_0_fu_286_reg[10]\(7),
      I4 => \xBar_V[10]_i_3_n_5\,
      I5 => sub_ln229_1_reg_4138(9),
      O => \xBar_V_loc_0_fu_286_reg[9]\
    );
\xBar_V_1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => \icmp_ln1027_reg_4041_reg_n_5_[0]\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln520_reg_4037,
      I3 => \xBar_V_1[0]_i_2_n_5\,
      O => \icmp_ln1027_reg_4041_reg[0]_5\
    );
\xBar_V_1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => \xBar_V_1_loc_0_fu_290_reg[10]\(0),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln520_reg_4037,
      I3 => \icmp_ln1027_reg_4041_reg_n_5_[0]\,
      I4 => \sub_ln229_reg_4129_reg[10]_3\(0),
      I5 => sub_ln229_reg_4129(0),
      O => \xBar_V_1[0]_i_2_n_5\
    );
\xBar_V_1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7444FFFF74440000"
    )
        port map (
      I0 => \xBar_V_1_reg[10]_0\,
      I1 => \xBar_V_1[9]_i_6_n_5\,
      I2 => \xBar_V_1[9]_i_5_n_5\,
      I3 => sub_ln229_reg_4129(10),
      I4 => \^xbar_v_10\,
      I5 => xBar_V_1(10),
      O => \sub_ln229_reg_4129_reg[10]_0\
    );
\xBar_V_1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => \icmp_ln1027_reg_4041_reg_n_5_[0]\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln520_reg_4037,
      I3 => \xBar_V_1[1]_i_2_n_5\,
      O => \icmp_ln1027_reg_4041_reg[0]_4\
    );
\xBar_V_1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7F00000040"
    )
        port map (
      I0 => \xBar_V_1_loc_0_fu_290_reg[10]\(1),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln520_reg_4037,
      I3 => \icmp_ln1027_reg_4041_reg_n_5_[0]\,
      I4 => \sub_ln229_reg_4129_reg[10]_3\(0),
      I5 => sub_ln229_reg_4129(1),
      O => \xBar_V_1[1]_i_2_n_5\
    );
\xBar_V_1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \xBar_V_1_loc_0_fu_290_reg[10]\(2),
      I1 => \xBar_V_1_loc_0_fu_290_reg[10]\(1),
      I2 => \xBar_V_1[9]_i_6_n_5\,
      I3 => sub_ln229_reg_4129(2),
      O => \xBar_V_1_loc_0_fu_290_reg[2]\
    );
\xBar_V_1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AFF6A00"
    )
        port map (
      I0 => \xBar_V_1_loc_0_fu_290_reg[10]\(3),
      I1 => \xBar_V_1_loc_0_fu_290_reg[10]\(1),
      I2 => \xBar_V_1_loc_0_fu_290_reg[10]\(2),
      I3 => \xBar_V_1[9]_i_6_n_5\,
      I4 => sub_ln229_reg_4129(3),
      O => \xBar_V_1_loc_0_fu_290_reg[3]\
    );
\xBar_V_1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAFFFF6AAA0000"
    )
        port map (
      I0 => \xBar_V_1_loc_0_fu_290_reg[10]\(4),
      I1 => \xBar_V_1_loc_0_fu_290_reg[10]\(3),
      I2 => \xBar_V_1_loc_0_fu_290_reg[10]\(2),
      I3 => \xBar_V_1_loc_0_fu_290_reg[10]\(1),
      I4 => \xBar_V_1[9]_i_6_n_5\,
      I5 => sub_ln229_reg_4129(4),
      O => \xBar_V_1_loc_0_fu_290_reg[4]\
    );
\xBar_V_1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => \icmp_ln1027_reg_4041_reg_n_5_[0]\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln520_reg_4037,
      I3 => \xBar_V_1[5]_i_2_n_5\,
      O => \icmp_ln1027_reg_4041_reg[0]_3\
    );
\xBar_V_1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7F00000040"
    )
        port map (
      I0 => \xBar_V_1_reg[5]\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln520_reg_4037,
      I3 => \icmp_ln1027_reg_4041_reg_n_5_[0]\,
      I4 => \sub_ln229_reg_4129_reg[10]_3\(0),
      I5 => sub_ln229_reg_4129(5),
      O => \xBar_V_1[5]_i_2_n_5\
    );
\xBar_V_1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => \icmp_ln1027_reg_4041_reg_n_5_[0]\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln520_reg_4037,
      I3 => \xBar_V_1[6]_i_2_n_5\,
      O => \icmp_ln1027_reg_4041_reg[0]_2\
    );
\xBar_V_1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7F00000040"
    )
        port map (
      I0 => \xBar_V_1_reg[6]\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln520_reg_4037,
      I3 => \icmp_ln1027_reg_4041_reg_n_5_[0]\,
      I4 => \sub_ln229_reg_4129_reg[10]_3\(0),
      I5 => sub_ln229_reg_4129(6),
      O => \xBar_V_1[6]_i_2_n_5\
    );
\xBar_V_1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => \xBar_V_1_loc_0_fu_290_reg[10]\(7),
      I1 => \xBar_V_1_reg[7]\,
      I2 => \xBar_V_1[9]_i_6_n_5\,
      I3 => sub_ln229_reg_4129(7),
      O => \xBar_V_1_loc_0_fu_290_reg[7]_0\
    );
\xBar_V_1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6FFA600"
    )
        port map (
      I0 => \xBar_V_1_loc_0_fu_290_reg[10]\(8),
      I1 => \xBar_V_1_loc_0_fu_290_reg[10]\(7),
      I2 => \xBar_V_1_reg[7]\,
      I3 => \xBar_V_1[9]_i_6_n_5\,
      I4 => sub_ln229_reg_4129(8),
      O => \xBar_V_1_loc_0_fu_290_reg[8]\
    );
\xBar_V_1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^xbar_v_10\,
      I1 => \icmp_ln1027_reg_4041_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln520_reg_4037,
      O => \icmp_ln1027_reg_4041_reg[0]_1\
    );
\xBar_V_1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA02AA00000000"
    )
        port map (
      I0 => \rampVal_3_flag_0_reg_406_reg[0]\(2),
      I1 => \xBar_V_1[9]_i_4_n_5\,
      I2 => icmp_ln1072_reg_4125,
      I3 => \xBar_V_1[9]_i_5_n_5\,
      I4 => \xBar_V_1[9]_i_6_n_5\,
      I5 => \xBar_V_1[9]_i_7_n_5\,
      O => \^xbar_v_10\
    );
\xBar_V_1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AAFFFFA6AA0000"
    )
        port map (
      I0 => \xBar_V_1_loc_0_fu_290_reg[10]\(9),
      I1 => \xBar_V_1_loc_0_fu_290_reg[10]\(8),
      I2 => \xBar_V_1_reg[7]\,
      I3 => \xBar_V_1_loc_0_fu_290_reg[10]\(7),
      I4 => \xBar_V_1[9]_i_6_n_5\,
      I5 => sub_ln229_reg_4129(9),
      O => \xBar_V_1_loc_0_fu_290_reg[9]\
    );
\xBar_V_1[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \icmp_ln1027_reg_4041_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => icmp_ln520_reg_4037_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2,
      O => \xBar_V_1[9]_i_4_n_5\
    );
\xBar_V_1[9]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => icmp_ln520_reg_4037,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \icmp_ln1027_reg_4041_reg_n_5_[0]\,
      O => \xBar_V_1[9]_i_5_n_5\
    );
\xBar_V_1[9]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => icmp_ln520_reg_4037,
      I2 => \icmp_ln1027_reg_4041_reg_n_5_[0]\,
      I3 => \sub_ln229_reg_4129_reg[10]_3\(0),
      O => \xBar_V_1[9]_i_6_n_5\
    );
\xBar_V_1[9]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter12_reg_1\,
      I1 => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_0\,
      O => \xBar_V_1[9]_i_7_n_5\
    );
\xBar_V_1_loc_0_fu_290[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \icmp_ln1027_reg_4041_reg_n_5_[0]\,
      I1 => icmp_ln520_reg_4037,
      I2 => ap_enable_reg_pp0_iter1,
      O => \xBar_V_1_loc_0_fu_290[10]_i_3_n_5\
    );
\xBar_V_1_loc_0_fu_290[10]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88BB8B8B"
    )
        port map (
      I0 => \xBar_V_1_reg[10]_0\,
      I1 => \xBar_V_1[9]_i_6_n_5\,
      I2 => \xBar_V_1_loc_0_fu_290_reg[10]\(10),
      I3 => \sub_ln229_reg_4129_reg[10]_1\(10),
      I4 => \xBar_V_1_loc_0_fu_290[10]_i_6_n_5\,
      O => \xBar_V_1_loc_0_fu_290[10]_i_5_n_5\
    );
\xBar_V_1_loc_0_fu_290[10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => icmp_ln520_reg_4037,
      I2 => \icmp_ln1027_reg_4041_reg_n_5_[0]\,
      I3 => \sub_ln229_reg_4129_reg[10]_3\(0),
      O => \xBar_V_1_loc_0_fu_290[10]_i_6_n_5\
    );
\xBar_V_1_loc_0_fu_290[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008F7F70808FFF7"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => icmp_ln520_reg_4037,
      I2 => \icmp_ln1027_reg_4041_reg_n_5_[0]\,
      I3 => \sub_ln229_reg_4129_reg[10]_3\(0),
      I4 => \xBar_V_1_loc_0_fu_290_reg[10]\(1),
      I5 => \sub_ln229_reg_4129_reg[10]_1\(1),
      O => \xBar_V_1_loc_0_fu_290[1]_i_2_n_5\
    );
\xBar_V_1_loc_0_fu_290[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7B487878"
    )
        port map (
      I0 => \xBar_V_1_loc_0_fu_290_reg[10]\(1),
      I1 => \xBar_V_1[9]_i_6_n_5\,
      I2 => \xBar_V_1_loc_0_fu_290_reg[10]\(2),
      I3 => \sub_ln229_reg_4129_reg[10]_1\(2),
      I4 => \xBar_V_1_loc_0_fu_290[10]_i_6_n_5\,
      O => \xBar_V_1_loc_0_fu_290[2]_i_2_n_5\
    );
\xBar_V_1_loc_0_fu_290[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F8F70807F807F80"
    )
        port map (
      I0 => \xBar_V_1_loc_0_fu_290_reg[10]\(1),
      I1 => \xBar_V_1_loc_0_fu_290_reg[10]\(2),
      I2 => \xBar_V_1[9]_i_6_n_5\,
      I3 => \xBar_V_1_loc_0_fu_290_reg[10]\(3),
      I4 => \sub_ln229_reg_4129_reg[10]_1\(3),
      I5 => \xBar_V_1_loc_0_fu_290[10]_i_6_n_5\,
      O => \xBar_V_1_loc_0_fu_290[3]_i_2_n_5\
    );
\xBar_V_1_loc_0_fu_290[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88BB8B8B"
    )
        port map (
      I0 => \xBar_V_1_loc_0_fu_290_reg[4]_0\,
      I1 => \xBar_V_1[9]_i_6_n_5\,
      I2 => \xBar_V_1_loc_0_fu_290_reg[10]\(4),
      I3 => \sub_ln229_reg_4129_reg[10]_1\(4),
      I4 => \xBar_V_1_loc_0_fu_290[10]_i_6_n_5\,
      O => \xBar_V_1_loc_0_fu_290[4]_i_2_n_5\
    );
\xBar_V_1_loc_0_fu_290[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88BB8B8B"
    )
        port map (
      I0 => \xBar_V_1_reg[5]\,
      I1 => \xBar_V_1[9]_i_6_n_5\,
      I2 => \xBar_V_1_loc_0_fu_290_reg[10]\(5),
      I3 => \sub_ln229_reg_4129_reg[10]_1\(5),
      I4 => \xBar_V_1_loc_0_fu_290[10]_i_6_n_5\,
      O => \xBar_V_1_loc_0_fu_290[5]_i_2_n_5\
    );
\xBar_V_1_loc_0_fu_290[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88BB8B8B"
    )
        port map (
      I0 => \xBar_V_1_reg[6]\,
      I1 => \xBar_V_1[9]_i_6_n_5\,
      I2 => \xBar_V_1_loc_0_fu_290_reg[10]\(6),
      I3 => \sub_ln229_reg_4129_reg[10]_1\(6),
      I4 => \xBar_V_1_loc_0_fu_290[10]_i_6_n_5\,
      O => \xBar_V_1_loc_0_fu_290[6]_i_2_n_5\
    );
\xBar_V_1_loc_0_fu_290[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"487B4B4B"
    )
        port map (
      I0 => \xBar_V_1_reg[7]\,
      I1 => \xBar_V_1[9]_i_6_n_5\,
      I2 => \xBar_V_1_loc_0_fu_290_reg[10]\(7),
      I3 => \sub_ln229_reg_4129_reg[10]_1\(7),
      I4 => \xBar_V_1_loc_0_fu_290[10]_i_6_n_5\,
      O => \xBar_V_1_loc_0_fu_290[7]_i_2_n_5\
    );
\xBar_V_1_loc_0_fu_290[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20D02FDF20DF20DF"
    )
        port map (
      I0 => \xBar_V_1_loc_0_fu_290_reg[10]\(7),
      I1 => \xBar_V_1_reg[7]\,
      I2 => \xBar_V_1[9]_i_6_n_5\,
      I3 => \xBar_V_1_loc_0_fu_290_reg[10]\(8),
      I4 => \sub_ln229_reg_4129_reg[10]_1\(8),
      I5 => \xBar_V_1_loc_0_fu_290[10]_i_6_n_5\,
      O => \xBar_V_1_loc_0_fu_290[8]_i_2_n_5\
    );
\xBar_V_1_loc_0_fu_290[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88BB8B8B"
    )
        port map (
      I0 => \xBar_V_1_loc_0_fu_290_reg[9]_0\,
      I1 => \xBar_V_1[9]_i_6_n_5\,
      I2 => \xBar_V_1_loc_0_fu_290_reg[10]\(9),
      I3 => \sub_ln229_reg_4129_reg[10]_1\(9),
      I4 => \xBar_V_1_loc_0_fu_290[10]_i_6_n_5\,
      O => \xBar_V_1_loc_0_fu_290[9]_i_2_n_5\
    );
\xBar_V_loc_0_fu_286[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAAAAAA2AAA"
    )
        port map (
      I0 => \xBar_V_loc_0_fu_286_reg[10]\(0),
      I1 => \sub_ln229_1_reg_4138_reg[10]_0\(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln520_reg_4037,
      I4 => \icmp_ln1027_reg_4041_reg_n_5_[0]\,
      I5 => \sub_ln229_1_reg_4138_reg[10]_1\(0),
      O => \xBar_V_loc_0_fu_286[0]_i_2_n_5\
    );
\xBar_V_loc_0_fu_286[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \xBar_V_reg[10]_0\,
      I1 => \xBar_V[10]_i_3_n_5\,
      I2 => \xBar_V_loc_0_fu_286_reg[10]\(10),
      I3 => \xBar_V_loc_0_fu_286[10]_i_3_n_5\,
      I4 => \sub_ln229_1_reg_4138_reg[10]_1\(10),
      O => \xBar_V_loc_0_fu_286[10]_i_2_n_5\
    );
\xBar_V_loc_0_fu_286[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \sub_ln229_1_reg_4138_reg[10]_0\(0),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln520_reg_4037,
      I3 => \icmp_ln1027_reg_4041_reg_n_5_[0]\,
      O => \xBar_V_loc_0_fu_286[10]_i_3_n_5\
    );
\xBar_V_loc_0_fu_286[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008F7F70808FFF7"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => icmp_ln520_reg_4037,
      I2 => \icmp_ln1027_reg_4041_reg_n_5_[0]\,
      I3 => \sub_ln229_1_reg_4138_reg[10]_0\(0),
      I4 => \xBar_V_loc_0_fu_286_reg[10]\(1),
      I5 => \sub_ln229_1_reg_4138_reg[10]_1\(1),
      O => \xBar_V_loc_0_fu_286[1]_i_2_n_5\
    );
\xBar_V_loc_0_fu_286[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"787B7848"
    )
        port map (
      I0 => \xBar_V_loc_0_fu_286_reg[10]\(1),
      I1 => \xBar_V[10]_i_3_n_5\,
      I2 => \xBar_V_loc_0_fu_286_reg[10]\(2),
      I3 => \xBar_V_loc_0_fu_286[10]_i_3_n_5\,
      I4 => \sub_ln229_1_reg_4138_reg[10]_1\(2),
      O => \xBar_V_loc_0_fu_286[2]_i_2_n_5\
    );
\xBar_V_loc_0_fu_286[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F807F8F7F807080"
    )
        port map (
      I0 => \xBar_V_loc_0_fu_286_reg[10]\(1),
      I1 => \xBar_V_loc_0_fu_286_reg[10]\(2),
      I2 => \xBar_V[10]_i_3_n_5\,
      I3 => \xBar_V_loc_0_fu_286_reg[10]\(3),
      I4 => \xBar_V_loc_0_fu_286[10]_i_3_n_5\,
      I5 => \sub_ln229_1_reg_4138_reg[10]_1\(3),
      O => \xBar_V_loc_0_fu_286[3]_i_2_n_5\
    );
\xBar_V_loc_0_fu_286[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888BBB"
    )
        port map (
      I0 => \xBar_V_loc_0_fu_286_reg[4]_0\,
      I1 => \xBar_V[10]_i_3_n_5\,
      I2 => \xBar_V_loc_0_fu_286_reg[10]\(4),
      I3 => \xBar_V_loc_0_fu_286[10]_i_3_n_5\,
      I4 => \sub_ln229_1_reg_4138_reg[10]_1\(4),
      O => \xBar_V_loc_0_fu_286[4]_i_2_n_5\
    );
\xBar_V_loc_0_fu_286[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888BBB"
    )
        port map (
      I0 => \xBar_V_reg[5]\,
      I1 => \xBar_V[10]_i_3_n_5\,
      I2 => \xBar_V_loc_0_fu_286_reg[10]\(5),
      I3 => \xBar_V_loc_0_fu_286[10]_i_3_n_5\,
      I4 => \sub_ln229_1_reg_4138_reg[10]_1\(5),
      O => \xBar_V_loc_0_fu_286[5]_i_2_n_5\
    );
\xBar_V_loc_0_fu_286[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888BBB"
    )
        port map (
      I0 => \xBar_V_reg[6]\,
      I1 => \xBar_V[10]_i_3_n_5\,
      I2 => \xBar_V_loc_0_fu_286_reg[10]\(6),
      I3 => \xBar_V_loc_0_fu_286[10]_i_3_n_5\,
      I4 => \sub_ln229_1_reg_4138_reg[10]_1\(6),
      O => \xBar_V_loc_0_fu_286[6]_i_2_n_5\
    );
\xBar_V_loc_0_fu_286[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4B484B7B"
    )
        port map (
      I0 => \xBar_V_reg[7]\,
      I1 => \xBar_V[10]_i_3_n_5\,
      I2 => \xBar_V_loc_0_fu_286_reg[10]\(7),
      I3 => \xBar_V_loc_0_fu_286[10]_i_3_n_5\,
      I4 => \sub_ln229_1_reg_4138_reg[10]_1\(7),
      O => \xBar_V_loc_0_fu_286[7]_i_2_n_5\
    );
\xBar_V_loc_0_fu_286[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20DF20D020DF2FDF"
    )
        port map (
      I0 => \xBar_V_loc_0_fu_286_reg[10]\(7),
      I1 => \xBar_V_reg[7]\,
      I2 => \xBar_V[10]_i_3_n_5\,
      I3 => \xBar_V_loc_0_fu_286_reg[10]\(8),
      I4 => \xBar_V_loc_0_fu_286[10]_i_3_n_5\,
      I5 => \sub_ln229_1_reg_4138_reg[10]_1\(8),
      O => \xBar_V_loc_0_fu_286[8]_i_2_n_5\
    );
\xBar_V_loc_0_fu_286[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888BBB"
    )
        port map (
      I0 => \xBar_V_loc_0_fu_286_reg[9]_0\,
      I1 => \xBar_V[10]_i_3_n_5\,
      I2 => \xBar_V_loc_0_fu_286_reg[10]\(9),
      I3 => \xBar_V_loc_0_fu_286[10]_i_3_n_5\,
      I4 => \sub_ln229_1_reg_4138_reg[10]_1\(9),
      O => \xBar_V_loc_0_fu_286[9]_i_2_n_5\
    );
\x_4_reg_4018_pp0_iter10_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^x_4_reg_4018_pp0_iter9_reg_reg[15]_0\(9),
      Q => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(9),
      R => '0'
    );
\x_4_reg_4018_pp0_iter10_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^x_4_reg_4018_pp0_iter9_reg_reg[15]_0\(10),
      Q => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(10),
      R => '0'
    );
\x_4_reg_4018_pp0_iter10_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^x_4_reg_4018_pp0_iter9_reg_reg[15]_0\(11),
      Q => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(11),
      R => '0'
    );
\x_4_reg_4018_pp0_iter10_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^x_4_reg_4018_pp0_iter9_reg_reg[15]_0\(12),
      Q => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(12),
      R => '0'
    );
\x_4_reg_4018_pp0_iter10_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^x_4_reg_4018_pp0_iter9_reg_reg[15]_0\(13),
      Q => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(13),
      R => '0'
    );
\x_4_reg_4018_pp0_iter10_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^x_4_reg_4018_pp0_iter9_reg_reg[15]_0\(14),
      Q => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(14),
      R => '0'
    );
\x_4_reg_4018_pp0_iter10_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^x_4_reg_4018_pp0_iter9_reg_reg[15]_0\(0),
      Q => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(0),
      R => '0'
    );
\x_4_reg_4018_pp0_iter10_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^x_4_reg_4018_pp0_iter9_reg_reg[15]_0\(1),
      Q => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(1),
      R => '0'
    );
\x_4_reg_4018_pp0_iter10_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^x_4_reg_4018_pp0_iter9_reg_reg[15]_0\(2),
      Q => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(2),
      R => '0'
    );
\x_4_reg_4018_pp0_iter10_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^x_4_reg_4018_pp0_iter9_reg_reg[15]_0\(3),
      Q => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(3),
      R => '0'
    );
\x_4_reg_4018_pp0_iter10_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^x_4_reg_4018_pp0_iter9_reg_reg[15]_0\(4),
      Q => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(4),
      R => '0'
    );
\x_4_reg_4018_pp0_iter10_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^x_4_reg_4018_pp0_iter9_reg_reg[15]_0\(5),
      Q => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(5),
      R => '0'
    );
\x_4_reg_4018_pp0_iter10_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^x_4_reg_4018_pp0_iter9_reg_reg[15]_0\(6),
      Q => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(6),
      R => '0'
    );
\x_4_reg_4018_pp0_iter10_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^x_4_reg_4018_pp0_iter9_reg_reg[15]_0\(7),
      Q => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(7),
      R => '0'
    );
\x_4_reg_4018_pp0_iter10_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^x_4_reg_4018_pp0_iter9_reg_reg[15]_0\(8),
      Q => \^x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(8),
      R => '0'
    );
\x_4_reg_4018_pp0_iter7_reg_reg[10]_srl8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => ap_sig_allocacmp_x_4(10),
      Q => \x_4_reg_4018_pp0_iter7_reg_reg[10]_srl8_n_5\
    );
\x_4_reg_4018_pp0_iter7_reg_reg[11]_srl8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => ap_sig_allocacmp_x_4(11),
      Q => \x_4_reg_4018_pp0_iter7_reg_reg[11]_srl8_n_5\
    );
\x_4_reg_4018_pp0_iter7_reg_reg[12]_srl8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => ap_sig_allocacmp_x_4(12),
      Q => \x_4_reg_4018_pp0_iter7_reg_reg[12]_srl8_n_5\
    );
\x_4_reg_4018_pp0_iter7_reg_reg[13]_srl8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => ap_sig_allocacmp_x_4(13),
      Q => \x_4_reg_4018_pp0_iter7_reg_reg[13]_srl8_n_5\
    );
\x_4_reg_4018_pp0_iter7_reg_reg[14]_srl8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => ap_sig_allocacmp_x_4(14),
      Q => \x_4_reg_4018_pp0_iter7_reg_reg[14]_srl8_n_5\
    );
\x_4_reg_4018_pp0_iter7_reg_reg[15]_srl8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => ap_sig_allocacmp_x_4(15),
      Q => \x_4_reg_4018_pp0_iter7_reg_reg[15]_srl8_n_5\
    );
\x_4_reg_4018_pp0_iter7_reg_reg[1]_srl8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => ap_sig_allocacmp_x_4(1),
      Q => \x_4_reg_4018_pp0_iter7_reg_reg[1]_srl8_n_5\
    );
\x_4_reg_4018_pp0_iter7_reg_reg[2]_srl8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => ap_sig_allocacmp_x_4(2),
      Q => \x_4_reg_4018_pp0_iter7_reg_reg[2]_srl8_n_5\
    );
\x_4_reg_4018_pp0_iter7_reg_reg[3]_srl8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => ap_sig_allocacmp_x_4(3),
      Q => \x_4_reg_4018_pp0_iter7_reg_reg[3]_srl8_n_5\
    );
\x_4_reg_4018_pp0_iter7_reg_reg[4]_srl8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => ap_sig_allocacmp_x_4(4),
      Q => \x_4_reg_4018_pp0_iter7_reg_reg[4]_srl8_n_5\
    );
\x_4_reg_4018_pp0_iter7_reg_reg[5]_srl8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => ap_sig_allocacmp_x_4(5),
      Q => \x_4_reg_4018_pp0_iter7_reg_reg[5]_srl8_n_5\
    );
\x_4_reg_4018_pp0_iter7_reg_reg[6]_srl8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => ap_sig_allocacmp_x_4(6),
      Q => \x_4_reg_4018_pp0_iter7_reg_reg[6]_srl8_n_5\
    );
\x_4_reg_4018_pp0_iter7_reg_reg[7]_srl8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => ap_sig_allocacmp_x_4(7),
      Q => \x_4_reg_4018_pp0_iter7_reg_reg[7]_srl8_n_5\
    );
\x_4_reg_4018_pp0_iter7_reg_reg[8]_srl8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => ap_sig_allocacmp_x_4(8),
      Q => \x_4_reg_4018_pp0_iter7_reg_reg[8]_srl8_n_5\
    );
\x_4_reg_4018_pp0_iter7_reg_reg[9]_srl8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => ap_sig_allocacmp_x_4(9),
      Q => \x_4_reg_4018_pp0_iter7_reg_reg[9]_srl8_n_5\
    );
\x_4_reg_4018_pp0_iter8_reg_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \x_4_reg_4018_pp0_iter7_reg_reg[10]_srl8_n_5\,
      Q => \^x_4_reg_4018_pp0_iter8_reg_reg[15]__0_0\(9),
      R => '0'
    );
\x_4_reg_4018_pp0_iter8_reg_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \x_4_reg_4018_pp0_iter7_reg_reg[11]_srl8_n_5\,
      Q => \^x_4_reg_4018_pp0_iter8_reg_reg[15]__0_0\(10),
      R => '0'
    );
\x_4_reg_4018_pp0_iter8_reg_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \x_4_reg_4018_pp0_iter7_reg_reg[12]_srl8_n_5\,
      Q => \^x_4_reg_4018_pp0_iter8_reg_reg[15]__0_0\(11),
      R => '0'
    );
\x_4_reg_4018_pp0_iter8_reg_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \x_4_reg_4018_pp0_iter7_reg_reg[13]_srl8_n_5\,
      Q => \^x_4_reg_4018_pp0_iter8_reg_reg[15]__0_0\(12),
      R => '0'
    );
\x_4_reg_4018_pp0_iter8_reg_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \x_4_reg_4018_pp0_iter7_reg_reg[14]_srl8_n_5\,
      Q => \^x_4_reg_4018_pp0_iter8_reg_reg[15]__0_0\(13),
      R => '0'
    );
\x_4_reg_4018_pp0_iter8_reg_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \x_4_reg_4018_pp0_iter7_reg_reg[15]_srl8_n_5\,
      Q => \^x_4_reg_4018_pp0_iter8_reg_reg[15]__0_0\(14),
      R => '0'
    );
\x_4_reg_4018_pp0_iter8_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \x_4_reg_4018_pp0_iter7_reg_reg[1]_srl8_n_5\,
      Q => \^x_4_reg_4018_pp0_iter8_reg_reg[15]__0_0\(0),
      R => '0'
    );
\x_4_reg_4018_pp0_iter8_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \x_4_reg_4018_pp0_iter7_reg_reg[2]_srl8_n_5\,
      Q => \^x_4_reg_4018_pp0_iter8_reg_reg[15]__0_0\(1),
      R => '0'
    );
\x_4_reg_4018_pp0_iter8_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \x_4_reg_4018_pp0_iter7_reg_reg[3]_srl8_n_5\,
      Q => \^x_4_reg_4018_pp0_iter8_reg_reg[15]__0_0\(2),
      R => '0'
    );
\x_4_reg_4018_pp0_iter8_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \x_4_reg_4018_pp0_iter7_reg_reg[4]_srl8_n_5\,
      Q => \^x_4_reg_4018_pp0_iter8_reg_reg[15]__0_0\(3),
      R => '0'
    );
\x_4_reg_4018_pp0_iter8_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \x_4_reg_4018_pp0_iter7_reg_reg[5]_srl8_n_5\,
      Q => \^x_4_reg_4018_pp0_iter8_reg_reg[15]__0_0\(4),
      R => '0'
    );
\x_4_reg_4018_pp0_iter8_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \x_4_reg_4018_pp0_iter7_reg_reg[6]_srl8_n_5\,
      Q => \^x_4_reg_4018_pp0_iter8_reg_reg[15]__0_0\(5),
      R => '0'
    );
\x_4_reg_4018_pp0_iter8_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \x_4_reg_4018_pp0_iter7_reg_reg[7]_srl8_n_5\,
      Q => \^x_4_reg_4018_pp0_iter8_reg_reg[15]__0_0\(6),
      R => '0'
    );
\x_4_reg_4018_pp0_iter8_reg_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \x_4_reg_4018_pp0_iter7_reg_reg[8]_srl8_n_5\,
      Q => \^x_4_reg_4018_pp0_iter8_reg_reg[15]__0_0\(7),
      R => '0'
    );
\x_4_reg_4018_pp0_iter8_reg_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \x_4_reg_4018_pp0_iter7_reg_reg[9]_srl8_n_5\,
      Q => \^x_4_reg_4018_pp0_iter8_reg_reg[15]__0_0\(8),
      R => '0'
    );
\x_4_reg_4018_pp0_iter9_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^x_4_reg_4018_pp0_iter8_reg_reg[15]__0_0\(9),
      Q => \^x_4_reg_4018_pp0_iter9_reg_reg[15]_0\(9),
      R => '0'
    );
\x_4_reg_4018_pp0_iter9_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^x_4_reg_4018_pp0_iter8_reg_reg[15]__0_0\(10),
      Q => \^x_4_reg_4018_pp0_iter9_reg_reg[15]_0\(10),
      R => '0'
    );
\x_4_reg_4018_pp0_iter9_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^x_4_reg_4018_pp0_iter8_reg_reg[15]__0_0\(11),
      Q => \^x_4_reg_4018_pp0_iter9_reg_reg[15]_0\(11),
      R => '0'
    );
\x_4_reg_4018_pp0_iter9_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^x_4_reg_4018_pp0_iter8_reg_reg[15]__0_0\(12),
      Q => \^x_4_reg_4018_pp0_iter9_reg_reg[15]_0\(12),
      R => '0'
    );
\x_4_reg_4018_pp0_iter9_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^x_4_reg_4018_pp0_iter8_reg_reg[15]__0_0\(13),
      Q => \^x_4_reg_4018_pp0_iter9_reg_reg[15]_0\(13),
      R => '0'
    );
\x_4_reg_4018_pp0_iter9_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^x_4_reg_4018_pp0_iter8_reg_reg[15]__0_0\(14),
      Q => \^x_4_reg_4018_pp0_iter9_reg_reg[15]_0\(14),
      R => '0'
    );
\x_4_reg_4018_pp0_iter9_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^x_4_reg_4018_pp0_iter8_reg_reg[15]__0_0\(0),
      Q => \^x_4_reg_4018_pp0_iter9_reg_reg[15]_0\(0),
      R => '0'
    );
\x_4_reg_4018_pp0_iter9_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^x_4_reg_4018_pp0_iter8_reg_reg[15]__0_0\(1),
      Q => \^x_4_reg_4018_pp0_iter9_reg_reg[15]_0\(1),
      R => '0'
    );
\x_4_reg_4018_pp0_iter9_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^x_4_reg_4018_pp0_iter8_reg_reg[15]__0_0\(2),
      Q => \^x_4_reg_4018_pp0_iter9_reg_reg[15]_0\(2),
      R => '0'
    );
\x_4_reg_4018_pp0_iter9_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^x_4_reg_4018_pp0_iter8_reg_reg[15]__0_0\(3),
      Q => \^x_4_reg_4018_pp0_iter9_reg_reg[15]_0\(3),
      R => '0'
    );
\x_4_reg_4018_pp0_iter9_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^x_4_reg_4018_pp0_iter8_reg_reg[15]__0_0\(4),
      Q => \^x_4_reg_4018_pp0_iter9_reg_reg[15]_0\(4),
      R => '0'
    );
\x_4_reg_4018_pp0_iter9_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^x_4_reg_4018_pp0_iter8_reg_reg[15]__0_0\(5),
      Q => \^x_4_reg_4018_pp0_iter9_reg_reg[15]_0\(5),
      R => '0'
    );
\x_4_reg_4018_pp0_iter9_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^x_4_reg_4018_pp0_iter8_reg_reg[15]__0_0\(6),
      Q => \^x_4_reg_4018_pp0_iter9_reg_reg[15]_0\(6),
      R => '0'
    );
\x_4_reg_4018_pp0_iter9_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^x_4_reg_4018_pp0_iter8_reg_reg[15]__0_0\(7),
      Q => \^x_4_reg_4018_pp0_iter9_reg_reg[15]_0\(7),
      R => '0'
    );
\x_4_reg_4018_pp0_iter9_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^x_4_reg_4018_pp0_iter8_reg_reg[15]__0_0\(8),
      Q => \^x_4_reg_4018_pp0_iter9_reg_reg[15]_0\(8),
      R => '0'
    );
\x_fu_470[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \outpix_val_V_6_fu_486_reg[7]_1\,
      I1 => \^ap_enable_reg_pp0_iter12_reg_0\,
      I2 => \^icmp_ln520_reg_4037_pp0_iter11_reg_reg[0]_0\,
      O => \x_fu_470[15]_i_4_n_5\
    );
\x_fu_470_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^internal_empty_n_reg\(0),
      D => x_5_fu_1653_p2(10),
      Q => \x_fu_470_reg_n_5_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\x_fu_470_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^internal_empty_n_reg\(0),
      D => x_5_fu_1653_p2(11),
      Q => \x_fu_470_reg_n_5_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\x_fu_470_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^internal_empty_n_reg\(0),
      D => x_5_fu_1653_p2(12),
      Q => \x_fu_470_reg_n_5_[12]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\x_fu_470_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^internal_empty_n_reg\(0),
      D => x_5_fu_1653_p2(13),
      Q => \x_fu_470_reg_n_5_[13]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\x_fu_470_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^internal_empty_n_reg\(0),
      D => x_5_fu_1653_p2(14),
      Q => \x_fu_470_reg_n_5_[14]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\x_fu_470_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^internal_empty_n_reg\(0),
      D => x_5_fu_1653_p2(15),
      Q => \x_fu_470_reg_n_5_[15]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\x_fu_470_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^internal_empty_n_reg\(0),
      D => x_5_fu_1653_p2(1),
      Q => \x_fu_470_reg_n_5_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\x_fu_470_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^internal_empty_n_reg\(0),
      D => x_5_fu_1653_p2(2),
      Q => \x_fu_470_reg_n_5_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\x_fu_470_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^internal_empty_n_reg\(0),
      D => x_5_fu_1653_p2(3),
      Q => \x_fu_470_reg_n_5_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\x_fu_470_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^internal_empty_n_reg\(0),
      D => x_5_fu_1653_p2(4),
      Q => \x_fu_470_reg_n_5_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\x_fu_470_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^internal_empty_n_reg\(0),
      D => x_5_fu_1653_p2(5),
      Q => \x_fu_470_reg_n_5_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\x_fu_470_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^internal_empty_n_reg\(0),
      D => x_5_fu_1653_p2(6),
      Q => \x_fu_470_reg_n_5_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\x_fu_470_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^internal_empty_n_reg\(0),
      D => x_5_fu_1653_p2(7),
      Q => \x_fu_470_reg_n_5_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\x_fu_470_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^internal_empty_n_reg\(0),
      D => x_5_fu_1653_p2(8),
      Q => \x_fu_470_reg_n_5_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\x_fu_470_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^internal_empty_n_reg\(0),
      D => x_5_fu_1653_p2(9),
      Q => \x_fu_470_reg_n_5_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\zext_ln1032_cast_reg_4013_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \zext_ln1032_cast_reg_4013_reg[0]_0\,
      Q => zext_ln1032_cast_reg_4013_reg(0),
      R => '0'
    );
\zext_ln1032_cast_reg_4013_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => rampStart_load_reg_1167(0),
      Q => zext_ln1032_cast_reg_4013_reg(1),
      R => '0'
    );
\zext_ln1032_cast_reg_4013_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \zext_ln1032_cast_reg_4013_reg[2]_0\,
      Q => zext_ln1032_cast_reg_4013_reg(2),
      R => '0'
    );
\zext_ln1032_cast_reg_4013_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \zext_ln1032_cast_reg_4013_reg[3]_0\,
      Q => zext_ln1032_cast_reg_4013_reg(3),
      R => '0'
    );
\zext_ln1032_cast_reg_4013_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \zext_ln1032_cast_reg_4013_reg[4]_0\,
      Q => zext_ln1032_cast_reg_4013_reg(4),
      R => '0'
    );
\zext_ln1032_cast_reg_4013_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => rampStart_load_reg_1167(1),
      Q => zext_ln1032_cast_reg_4013_reg(5),
      R => '0'
    );
\zext_ln1032_cast_reg_4013_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => rampStart_load_reg_1167(2),
      Q => zext_ln1032_cast_reg_4013_reg(6),
      R => '0'
    );
\zext_ln1032_cast_reg_4013_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => rampStart_load_reg_1167(3),
      Q => zext_ln1032_cast_reg_4013_reg(7),
      R => '0'
    );
\zonePlateVAddr[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => icmp_ln520_reg_4037,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \^and_ln1292_reg_4077\,
      I3 => \icmp_ln1285_reg_4073_reg_n_5_[0]\,
      O => \zonePlateVAddr[15]_i_3_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgForeground is
  port (
    \icmp_ln729_reg_706_reg[0]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter5_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    O : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \boxHCoord_reg[15]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \int_height_reg[14]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \boxVCoord_reg[15]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \select_ln1929_reg_426_reg[6]_0\ : out STD_LOGIC;
    start_once_reg : out STD_LOGIC;
    cmp2_i_reg_439 : out STD_LOGIC;
    \or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0\ : out STD_LOGIC;
    icmp_ln729_reg_706_pp0_iter3_reg : out STD_LOGIC;
    \or_ln1918_2_reg_717_pp0_iter3_reg_reg[0]__0\ : out STD_LOGIC;
    pixIn9_read_reg_647_pp0_iter2_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    internal_empty_n4_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    internal_full_n_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    shiftReg_ce : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x_fu_114_reg[14]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \int_boxColorB_reg[4]\ : out STD_LOGIC;
    \icmp_ln1897_4_reg_751_reg[0]\ : out STD_LOGIC;
    \pixIn10_read_reg_642_pp0_iter2_reg_reg[5]__0\ : out STD_LOGIC;
    \int_boxColorB_reg[6]\ : out STD_LOGIC;
    \int_boxColorB_reg[4]_0\ : out STD_LOGIC;
    \int_boxColorB_reg[5]\ : out STD_LOGIC;
    \int_boxColorB_reg[6]_0\ : out STD_LOGIC;
    \int_boxColorG_reg[4]\ : out STD_LOGIC;
    \int_boxColorG_reg[5]\ : out STD_LOGIC;
    \int_boxColorG_reg[6]\ : out STD_LOGIC;
    start_once_reg_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \select_ln1929_reg_426_reg[6]_1\ : out STD_LOGIC;
    \select_ln1929_reg_426_reg[6]_2\ : out STD_LOGIC;
    \select_ln1929_reg_426_reg[6]_3\ : out STD_LOGIC;
    \y_fu_86_reg[4]_0\ : out STD_LOGIC;
    \ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixIn_val_V_1_reg_731_pp0_iter3_reg_reg[6]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixIn_val_V_2_reg_738_pp0_iter3_reg_reg[6]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250_reg[6]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \pixIn_val_V_4_reg_752_pp0_iter3_reg_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixIn_val_V_5_reg_759_pp0_iter3_reg_reg[6]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    RSTC : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \icmp_ln729_reg_706_reg[0]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    icmp_ln1844_fu_269_p2_carry_i_16 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    icmp_ln1844_fu_269_p2_carry_i_12 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \boxHCoord_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hDir_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \hDir_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hDir_reg[0]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \icmp_ln1897_5_reg_756[0]_i_13\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm[0]_i_2_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    icmp_ln1856_fu_307_p2_carry_i_16 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    icmp_ln1856_fu_307_p2_carry_i_12 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \boxVCoord_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vDir_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \vDir_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i__carry__0_i_8__1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \select_ln1929_reg_426_reg[6]_4\ : in STD_LOGIC;
    \cmp2_i_reg_439_reg[0]_0\ : in STD_LOGIC;
    shiftReg_ce_0 : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n : in STD_LOGIC;
    start_for_tpgForeground_U0_full_n : in STD_LOGIC;
    start_once_reg_1 : in STD_LOGIC;
    grp_v_tpgHlsDataFlow_fu_331_ap_start_reg : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    \or_ln1918_2_reg_717_reg[0]\ : in STD_LOGIC;
    bckgndYUV_empty_n : in STD_LOGIC;
    ovrlayYUV_full_n : in STD_LOGIC;
    \or_ln1918_reg_710_reg[0]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \or_ln1918_reg_710_reg[0]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[7]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[3]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    start_once_reg_reg_1 : in STD_LOGIC;
    start_once_reg_reg_2 : in STD_LOGIC;
    tpgForeground_U0_ap_start : in STD_LOGIC;
    start_for_MultiPixStream2AXIvideo_U0_full_n : in STD_LOGIC;
    \mOutPtr_reg[1]_1\ : in STD_LOGIC;
    \boxVCoord_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \cmp2_i_reg_439[0]_i_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \boxRight_fu_400_p2_carry__0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    grp_tpgPatternBox_fu_305_ap_start_reg_reg : in STD_LOGIC;
    \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[6]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[6]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[6]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgForeground;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgForeground is
  signal \^q\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \ap_CS_fsm[0]_i_2_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_3__0_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_4__0_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_6__0_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_8_n_5\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_cs_fsm_reg[2]_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[2]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm_reg_n_5_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^cmp2_i_reg_439\ : STD_LOGIC;
  signal grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg : STD_LOGIC;
  signal grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_n_91 : STD_LOGIC;
  signal \^select_ln1929_reg_426_reg[6]_0\ : STD_LOGIC;
  signal \^start_once_reg\ : STD_LOGIC;
  signal \start_once_reg_i_1__0_n_5\ : STD_LOGIC;
  signal y_1_reg_431 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal y_2_fu_315_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \y_2_fu_315_p2_carry__0_n_10\ : STD_LOGIC;
  signal \y_2_fu_315_p2_carry__0_n_11\ : STD_LOGIC;
  signal \y_2_fu_315_p2_carry__0_n_12\ : STD_LOGIC;
  signal \y_2_fu_315_p2_carry__0_n_7\ : STD_LOGIC;
  signal \y_2_fu_315_p2_carry__0_n_8\ : STD_LOGIC;
  signal \y_2_fu_315_p2_carry__0_n_9\ : STD_LOGIC;
  signal y_2_fu_315_p2_carry_n_10 : STD_LOGIC;
  signal y_2_fu_315_p2_carry_n_11 : STD_LOGIC;
  signal y_2_fu_315_p2_carry_n_12 : STD_LOGIC;
  signal y_2_fu_315_p2_carry_n_5 : STD_LOGIC;
  signal y_2_fu_315_p2_carry_n_6 : STD_LOGIC;
  signal y_2_fu_315_p2_carry_n_7 : STD_LOGIC;
  signal y_2_fu_315_p2_carry_n_8 : STD_LOGIC;
  signal y_2_fu_315_p2_carry_n_9 : STD_LOGIC;
  signal y_fu_86_reg : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal \NLW_y_2_fu_315_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_y_2_fu_315_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_3\ : label is "soft_lutpair572";
  attribute SOFT_HLUTNM of \start_once_reg_i_1__0\ : label is "soft_lutpair572";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of y_2_fu_315_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \y_2_fu_315_p2_carry__0\ : label is 35;
begin
  Q(12 downto 0) <= \^q\(12 downto 0);
  \ap_CS_fsm_reg[1]_0\(0) <= \^ap_cs_fsm_reg[1]_0\(0);
  \ap_CS_fsm_reg[2]_0\ <= \^ap_cs_fsm_reg[2]_0\;
  \ap_CS_fsm_reg[2]_1\(0) <= \^ap_cs_fsm_reg[2]_1\(0);
  cmp2_i_reg_439 <= \^cmp2_i_reg_439\;
  \select_ln1929_reg_426_reg[6]_0\ <= \^select_ln1929_reg_426_reg[6]_0\;
  start_once_reg <= \^start_once_reg\;
\ap_CS_fsm[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F2F2FFF22222222"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \ap_CS_fsm[0]_i_2_n_5\,
      I2 => tpgForeground_U0_ap_start,
      I3 => start_for_MultiPixStream2AXIvideo_U0_full_n,
      I4 => \^start_once_reg\,
      I5 => \ap_CS_fsm_reg_n_5_[0]\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm[0]_i_3__0_n_5\,
      I1 => \ap_CS_fsm[0]_i_4__0_n_5\,
      I2 => start_once_reg_reg_1,
      I3 => \ap_CS_fsm[0]_i_6__0_n_5\,
      I4 => start_once_reg_reg_2,
      I5 => \ap_CS_fsm[0]_i_8_n_5\,
      O => \ap_CS_fsm[0]_i_2_n_5\
    );
\ap_CS_fsm[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \ap_CS_fsm[0]_i_2_0\(6),
      I2 => \ap_CS_fsm[0]_i_2_0\(8),
      I3 => \^q\(5),
      I4 => \ap_CS_fsm[0]_i_2_0\(7),
      I5 => \^q\(4),
      O => \ap_CS_fsm[0]_i_3__0_n_5\
    );
\ap_CS_fsm[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \ap_CS_fsm[0]_i_2_0\(9),
      I2 => \ap_CS_fsm[0]_i_2_0\(10),
      I3 => \^q\(7),
      I4 => \ap_CS_fsm[0]_i_2_0\(11),
      I5 => \^q\(8),
      O => \ap_CS_fsm[0]_i_4__0_n_5\
    );
\ap_CS_fsm[0]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => y_fu_86_reg(3),
      I1 => \ap_CS_fsm[0]_i_2_0\(3),
      I2 => \ap_CS_fsm[0]_i_2_0\(4),
      I3 => y_fu_86_reg(4),
      I4 => \ap_CS_fsm[0]_i_2_0\(5),
      I5 => y_fu_86_reg(5),
      O => \ap_CS_fsm[0]_i_6__0_n_5\
    );
\ap_CS_fsm[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(9),
      I1 => \ap_CS_fsm[0]_i_2_0\(12),
      I2 => \ap_CS_fsm[0]_i_2_0\(14),
      I3 => \^q\(11),
      I4 => \ap_CS_fsm[0]_i_2_0\(13),
      I5 => \^q\(10),
      O => \ap_CS_fsm[0]_i_8_n_5\
    );
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A800"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[0]\,
      I1 => \^start_once_reg\,
      I2 => start_for_MultiPixStream2AXIvideo_U0_full_n,
      I3 => tpgForeground_U0_ap_start,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_5_[0]\,
      S => RSTC
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^ap_cs_fsm_reg[1]_0\(0),
      R => RSTC
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => RSTC
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => RSTC
    );
\cmp2_i_reg_439[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => y_fu_86_reg(4),
      I1 => \cmp2_i_reg_439[0]_i_2\(1),
      I2 => y_fu_86_reg(5),
      I3 => \cmp2_i_reg_439[0]_i_2\(2),
      I4 => \cmp2_i_reg_439[0]_i_2\(0),
      I5 => y_fu_86_reg(3),
      O => \y_fu_86_reg[4]_0\
    );
\cmp2_i_reg_439_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \cmp2_i_reg_439_reg[0]_0\,
      Q => \^cmp2_i_reg_439\,
      R => '0'
    );
grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2
     port map (
      D(0) => D(0),
      E(0) => E(0),
      O(7 downto 0) => O(7 downto 0),
      Q(14 downto 0) => \boxHCoord_reg[15]\(14 downto 0),
      RSTC => RSTC,
      \ap_CS_fsm_reg[3]\ => \ap_CS_fsm_reg[3]_0\,
      \ap_CS_fsm_reg[3]_0\ => \ap_CS_fsm_reg[3]_1\,
      \ap_CS_fsm_reg[3]_1\(1) => ap_CS_fsm_state4,
      \ap_CS_fsm_reg[3]_1\(0) => \^ap_cs_fsm_reg[1]_0\(0),
      \ap_CS_fsm_reg[3]_2\(0) => \^ap_cs_fsm_reg[2]_1\(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg_0 => ap_enable_reg_pp0_iter1_reg,
      ap_enable_reg_pp0_iter5_reg_0 => ap_enable_reg_pp0_iter5_reg,
      \ap_loop_exit_ready_pp0_iter4_reg_reg__0_0\(1 downto 0) => ap_NS_fsm(3 downto 2),
      \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]\(0) => \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]\(0),
      \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]\(0) => \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]\(0),
      \ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0\ => \ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]\,
      \ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250_reg[6]_0\(5 downto 0) => \ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250_reg[6]\(5 downto 0),
      \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[6]_0\(2 downto 0) => \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[6]\(2 downto 0),
      \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_0\(7 downto 0) => \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]\(7 downto 0),
      \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_1\(7 downto 0) => \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_0\(7 downto 0),
      \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[6]_0\(2 downto 0) => \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[6]\(2 downto 0),
      \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7]_0\(7 downto 0) => \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7]\(7 downto 0),
      \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0\ => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]\,
      \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1\ => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0\,
      \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_0\(7 downto 0) => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]\(7 downto 0),
      \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_1\(7 downto 0) => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_0\(7 downto 0),
      \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[3]_0\ => \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[3]\,
      \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6]_0\ => \^select_ln1929_reg_426_reg[6]_0\,
      \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6]_1\(5 downto 0) => \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6]\(5 downto 0),
      \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[7]_0\(7 downto 0) => \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[7]\(7 downto 0),
      \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[7]_1\ => \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[7]_0\,
      \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[6]_0\(2 downto 0) => \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[6]\(2 downto 0),
      \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_0\(7 downto 0) => \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]\(7 downto 0),
      \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_1\(7 downto 0) => \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_0\(7 downto 0),
      \ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7]_0\(7 downto 0) => \ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7]\(7 downto 0),
      ap_rst_n => ap_rst_n,
      bckgndYUV_empty_n => bckgndYUV_empty_n,
      \boxHCoord_reg[7]\(0) => \boxHCoord_reg[7]\(0),
      \boxRight_fu_400_p2_carry__0\(14 downto 0) => \boxRight_fu_400_p2_carry__0\(14 downto 0),
      \boxVCoord_reg[15]\(14 downto 0) => \boxVCoord_reg[15]\(14 downto 0),
      \boxVCoord_reg[7]\(0) => \boxVCoord_reg[7]\(0),
      \boxVCoord_reg[7]_0\(7 downto 0) => \boxVCoord_reg[7]_0\(7 downto 0),
      cmp2_i_reg_439 => \^cmp2_i_reg_439\,
      grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg => grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg,
      grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg_reg => grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_n_91,
      grp_tpgPatternBox_fu_305_ap_start_reg_reg_0 => grp_tpgPatternBox_fu_305_ap_start_reg_reg,
      \hDir_reg[0]\(3 downto 0) => \hDir_reg[0]\(3 downto 0),
      \hDir_reg[0]_0\(0) => \hDir_reg[0]_0\(0),
      \hDir_reg[0]_1\(2 downto 0) => \hDir_reg[0]_1\(2 downto 0),
      \i__carry__0_i_8__1\(0) => \i__carry__0_i_8__1\(0),
      icmp_ln1844_fu_269_p2_carry_i_12(7 downto 0) => icmp_ln1844_fu_269_p2_carry_i_12(7 downto 0),
      icmp_ln1844_fu_269_p2_carry_i_16(7 downto 0) => icmp_ln1844_fu_269_p2_carry_i_16(7 downto 0),
      icmp_ln1856_fu_307_p2_carry_i_12(14 downto 0) => \ap_CS_fsm[0]_i_2_0\(14 downto 0),
      icmp_ln1856_fu_307_p2_carry_i_12_0(7 downto 0) => icmp_ln1856_fu_307_p2_carry_i_12(7 downto 0),
      icmp_ln1856_fu_307_p2_carry_i_16(7 downto 0) => icmp_ln1856_fu_307_p2_carry_i_16(7 downto 0),
      \icmp_ln1897_4_reg_751_reg[0]\ => \icmp_ln1897_4_reg_751_reg[0]\,
      \icmp_ln1897_5_reg_756[0]_i_13\(0) => \icmp_ln1897_5_reg_756[0]_i_13\(0),
      icmp_ln729_reg_706_pp0_iter3_reg => icmp_ln729_reg_706_pp0_iter3_reg,
      \icmp_ln729_reg_706_reg[0]_0\ => \icmp_ln729_reg_706_reg[0]\,
      \icmp_ln729_reg_706_reg[0]_1\(15 downto 0) => \icmp_ln729_reg_706_reg[0]_0\(15 downto 0),
      \int_boxColorB_reg[4]\ => \int_boxColorB_reg[4]\,
      \int_boxColorB_reg[4]_0\ => \int_boxColorB_reg[4]_0\,
      \int_boxColorB_reg[5]\ => \int_boxColorB_reg[5]\,
      \int_boxColorB_reg[6]\ => \int_boxColorB_reg[6]\,
      \int_boxColorB_reg[6]_0\ => \int_boxColorB_reg[6]_0\,
      \int_boxColorG_reg[4]\ => \int_boxColorG_reg[4]\,
      \int_boxColorG_reg[5]\ => \int_boxColorG_reg[5]\,
      \int_boxColorG_reg[6]\ => \int_boxColorG_reg[6]\,
      \int_height_reg[14]\(7 downto 0) => \int_height_reg[14]\(7 downto 0),
      internal_empty_n4_out => internal_empty_n4_out,
      \mOutPtr_reg[1]\(1 downto 0) => \mOutPtr_reg[1]\(1 downto 0),
      \or_ln1918_2_reg_717_pp0_iter3_reg_reg[0]__0_0\ => \or_ln1918_2_reg_717_pp0_iter3_reg_reg[0]__0\,
      \or_ln1918_2_reg_717_reg[0]_0\ => \or_ln1918_2_reg_717_reg[0]\,
      \or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0_0\ => \or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0\,
      \or_ln1918_reg_710_reg[0]_0\(12 downto 0) => \or_ln1918_reg_710_reg[0]\(12 downto 0),
      \or_ln1918_reg_710_reg[0]_1\ => \or_ln1918_reg_710_reg[0]_0\,
      \out\(47 downto 0) => \out\(47 downto 0),
      ovrlayYUV_full_n => ovrlayYUV_full_n,
      \pixIn10_read_reg_642_pp0_iter2_reg_reg[5]__0\ => \pixIn10_read_reg_642_pp0_iter2_reg_reg[5]__0\,
      pixIn9_read_reg_647_pp0_iter2_reg(7 downto 0) => pixIn9_read_reg_647_pp0_iter2_reg(7 downto 0),
      \pixIn_val_V_1_reg_731_pp0_iter3_reg_reg[6]_0\(2 downto 0) => \pixIn_val_V_1_reg_731_pp0_iter3_reg_reg[6]\(2 downto 0),
      \pixIn_val_V_2_reg_738_pp0_iter3_reg_reg[6]_0\(2 downto 0) => \pixIn_val_V_2_reg_738_pp0_iter3_reg_reg[6]\(2 downto 0),
      \pixIn_val_V_4_reg_752_pp0_iter3_reg_reg[2]_0\(2 downto 0) => \pixIn_val_V_4_reg_752_pp0_iter3_reg_reg[2]\(2 downto 0),
      \pixIn_val_V_5_reg_759_pp0_iter3_reg_reg[6]_0\(2 downto 0) => \pixIn_val_V_5_reg_759_pp0_iter3_reg_reg[6]\(2 downto 0),
      \select_ln1929_reg_426_reg[6]\ => \select_ln1929_reg_426_reg[6]_1\,
      \select_ln1929_reg_426_reg[6]_0\ => \select_ln1929_reg_426_reg[6]_2\,
      \select_ln1929_reg_426_reg[6]_1\ => \select_ln1929_reg_426_reg[6]_3\,
      shiftReg_ce => shiftReg_ce,
      shiftReg_ce_0 => shiftReg_ce_0,
      \vDir_reg[0]\(3 downto 0) => \vDir_reg[0]\(3 downto 0),
      \vDir_reg[0]_0\(3 downto 0) => \vDir_reg[0]_0\(3 downto 0),
      \x_fu_114_reg[14]_0\(2 downto 0) => \x_fu_114_reg[14]\(2 downto 0),
      \y_read_reg_635_reg[15]\(15 downto 0) => y_1_reg_431(15 downto 0)
    );
grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_n_91,
      Q => grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg,
      R => RSTC
    );
\mOutPtr[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF40"
    )
        port map (
      I0 => \^start_once_reg\,
      I1 => tpgForeground_U0_ap_start,
      I2 => start_for_MultiPixStream2AXIvideo_U0_full_n,
      I3 => \mOutPtr_reg[1]_1\,
      O => start_once_reg_reg_0(0)
    );
\mOutPtr[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \ap_CS_fsm[0]_i_2_n_5\,
      I2 => tpgForeground_U0_ap_start,
      O => \^ap_cs_fsm_reg[2]_0\
    );
\mOutPtr[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA2AA"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[2]_0\,
      I1 => start_for_tpgForeground_U0_full_n,
      I2 => start_once_reg_1,
      I3 => grp_v_tpgHlsDataFlow_fu_331_ap_start_reg,
      I4 => \mOutPtr_reg[1]_0\,
      O => internal_full_n_reg
    );
\select_ln1929_reg_426_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln1929_reg_426_reg[6]_4\,
      Q => \^select_ln1929_reg_426_reg[6]_0\,
      R => '0'
    );
\start_once_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD0D0D0"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \ap_CS_fsm[0]_i_2_n_5\,
      I2 => \^start_once_reg\,
      I3 => start_for_MultiPixStream2AXIvideo_U0_full_n,
      I4 => tpgForeground_U0_ap_start,
      O => \start_once_reg_i_1__0_n_5\
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \start_once_reg_i_1__0_n_5\,
      Q => \^start_once_reg\,
      R => RSTC
    );
\y_1_reg_431_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \^q\(0),
      Q => y_1_reg_431(0),
      R => '0'
    );
\y_1_reg_431_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \^q\(7),
      Q => y_1_reg_431(10),
      R => '0'
    );
\y_1_reg_431_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \^q\(8),
      Q => y_1_reg_431(11),
      R => '0'
    );
\y_1_reg_431_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \^q\(9),
      Q => y_1_reg_431(12),
      R => '0'
    );
\y_1_reg_431_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \^q\(10),
      Q => y_1_reg_431(13),
      R => '0'
    );
\y_1_reg_431_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \^q\(11),
      Q => y_1_reg_431(14),
      R => '0'
    );
\y_1_reg_431_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \^q\(12),
      Q => y_1_reg_431(15),
      R => '0'
    );
\y_1_reg_431_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \^q\(1),
      Q => y_1_reg_431(1),
      R => '0'
    );
\y_1_reg_431_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \^q\(2),
      Q => y_1_reg_431(2),
      R => '0'
    );
\y_1_reg_431_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => y_fu_86_reg(3),
      Q => y_1_reg_431(3),
      R => '0'
    );
\y_1_reg_431_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => y_fu_86_reg(4),
      Q => y_1_reg_431(4),
      R => '0'
    );
\y_1_reg_431_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => y_fu_86_reg(5),
      Q => y_1_reg_431(5),
      R => '0'
    );
\y_1_reg_431_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \^q\(3),
      Q => y_1_reg_431(6),
      R => '0'
    );
\y_1_reg_431_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \^q\(4),
      Q => y_1_reg_431(7),
      R => '0'
    );
\y_1_reg_431_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \^q\(5),
      Q => y_1_reg_431(8),
      R => '0'
    );
\y_1_reg_431_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \^q\(6),
      Q => y_1_reg_431(9),
      R => '0'
    );
y_2_fu_315_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => \^q\(0),
      CI_TOP => '0',
      CO(7) => y_2_fu_315_p2_carry_n_5,
      CO(6) => y_2_fu_315_p2_carry_n_6,
      CO(5) => y_2_fu_315_p2_carry_n_7,
      CO(4) => y_2_fu_315_p2_carry_n_8,
      CO(3) => y_2_fu_315_p2_carry_n_9,
      CO(2) => y_2_fu_315_p2_carry_n_10,
      CO(1) => y_2_fu_315_p2_carry_n_11,
      CO(0) => y_2_fu_315_p2_carry_n_12,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => y_2_fu_315_p2(8 downto 1),
      S(7 downto 5) => \^q\(5 downto 3),
      S(4 downto 2) => y_fu_86_reg(5 downto 3),
      S(1 downto 0) => \^q\(2 downto 1)
    );
\y_2_fu_315_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => y_2_fu_315_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_y_2_fu_315_p2_carry__0_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \y_2_fu_315_p2_carry__0_n_7\,
      CO(4) => \y_2_fu_315_p2_carry__0_n_8\,
      CO(3) => \y_2_fu_315_p2_carry__0_n_9\,
      CO(2) => \y_2_fu_315_p2_carry__0_n_10\,
      CO(1) => \y_2_fu_315_p2_carry__0_n_11\,
      CO(0) => \y_2_fu_315_p2_carry__0_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_y_2_fu_315_p2_carry__0_O_UNCONNECTED\(7),
      O(6 downto 0) => y_2_fu_315_p2(15 downto 9),
      S(7) => '0',
      S(6 downto 0) => \^q\(12 downto 6)
    );
\y_fu_86[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => y_2_fu_315_p2(0)
    );
\y_fu_86[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \ap_CS_fsm[0]_i_2_n_5\,
      O => \^ap_cs_fsm_reg[2]_1\(0)
    );
\y_fu_86_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[2]_1\(0),
      D => y_2_fu_315_p2(0),
      Q => \^q\(0),
      R => ap_NS_fsm(1)
    );
\y_fu_86_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[2]_1\(0),
      D => y_2_fu_315_p2(10),
      Q => \^q\(7),
      R => ap_NS_fsm(1)
    );
\y_fu_86_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[2]_1\(0),
      D => y_2_fu_315_p2(11),
      Q => \^q\(8),
      R => ap_NS_fsm(1)
    );
\y_fu_86_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[2]_1\(0),
      D => y_2_fu_315_p2(12),
      Q => \^q\(9),
      R => ap_NS_fsm(1)
    );
\y_fu_86_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[2]_1\(0),
      D => y_2_fu_315_p2(13),
      Q => \^q\(10),
      R => ap_NS_fsm(1)
    );
\y_fu_86_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[2]_1\(0),
      D => y_2_fu_315_p2(14),
      Q => \^q\(11),
      R => ap_NS_fsm(1)
    );
\y_fu_86_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[2]_1\(0),
      D => y_2_fu_315_p2(15),
      Q => \^q\(12),
      R => ap_NS_fsm(1)
    );
\y_fu_86_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[2]_1\(0),
      D => y_2_fu_315_p2(1),
      Q => \^q\(1),
      R => ap_NS_fsm(1)
    );
\y_fu_86_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[2]_1\(0),
      D => y_2_fu_315_p2(2),
      Q => \^q\(2),
      R => ap_NS_fsm(1)
    );
\y_fu_86_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[2]_1\(0),
      D => y_2_fu_315_p2(3),
      Q => y_fu_86_reg(3),
      R => ap_NS_fsm(1)
    );
\y_fu_86_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[2]_1\(0),
      D => y_2_fu_315_p2(4),
      Q => y_fu_86_reg(4),
      R => ap_NS_fsm(1)
    );
\y_fu_86_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[2]_1\(0),
      D => y_2_fu_315_p2(5),
      Q => y_fu_86_reg(5),
      R => ap_NS_fsm(1)
    );
\y_fu_86_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[2]_1\(0),
      D => y_2_fu_315_p2(6),
      Q => \^q\(3),
      R => ap_NS_fsm(1)
    );
\y_fu_86_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[2]_1\(0),
      D => y_2_fu_315_p2(7),
      Q => \^q\(4),
      R => ap_NS_fsm(1)
    );
\y_fu_86_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[2]_1\(0),
      D => y_2_fu_315_p2(8),
      Q => \^q\(5),
      R => ap_NS_fsm(1)
    );
\y_fu_86_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[2]_1\(0),
      D => y_2_fu_315_p2(9),
      Q => \^q\(6),
      R => ap_NS_fsm(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground is
  port (
    \icmp_ln1404_1_reg_530_reg[0]\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_tpgPatternCheckerBoard_fu_1385_ap_return_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_tpgPatternCheckerBoard_fu_1385_ap_return_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q1_reg[6]\ : out STD_LOGIC;
    \q0_reg[6]\ : out STD_LOGIC;
    \q0_reg[7]\ : out STD_LOGIC;
    \q1_reg[2]\ : out STD_LOGIC;
    \q0_reg[2]\ : out STD_LOGIC;
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_0 : out STD_LOGIC;
    ap_enable_reg_pp0_iter12_reg : out STD_LOGIC;
    \int_width_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln520_reg_4037_pp0_iter11_reg_reg[0]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter13_reg : out STD_LOGIC;
    \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]\ : out STD_LOGIC;
    outpix_val_V_50_reg_4444 : out STD_LOGIC_VECTOR ( 0 to 0 );
    outpix_val_V_23_reg_4449 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_ce_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln320_reg_4408_reg[7]\ : out STD_LOGIC;
    \or_ln1592_reg_1259_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y_fu_206_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \trunc_ln518_reg_1186_reg[3]_0\ : out STD_LOGIC;
    \trunc_ln518_reg_1186_reg[4]_0\ : out STD_LOGIC;
    \trunc_ln518_reg_1186_reg[5]_0\ : out STD_LOGIC;
    \y_3_reg_1179_reg[7]_0\ : out STD_LOGIC;
    \y_3_reg_1179_reg[6]_0\ : out STD_LOGIC;
    start_once_reg : out STD_LOGIC;
    \x_4_reg_4018_pp0_iter8_reg_reg[15]__0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \rSerie_V_reg[27]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \rSerie_V_reg[4]__0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    outpix_val_V_51_reg_4329_pp0_iter12_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[7]__0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_enable_reg_pp0_iter12_reg_0 : out STD_LOGIC;
    \y_3_reg_1179_reg[15]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \xCount_V_7_reg[6]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \yCount_V_2_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \ap_return_int_reg_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \xCount_V_1_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \yCount_V_3_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \xCount_V_2_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \xCount_V_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \yCount_V_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \xCount_V_3_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_enable_reg_pp0_iter13_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059_reg[2]\ : out STD_LOGIC;
    \trunc_ln320_reg_4408_reg[3]\ : out STD_LOGIC;
    \rampVal_loc_0_fu_298_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \or_ln1592_reg_1259_reg[0]_1\ : out STD_LOGIC;
    \trunc_ln320_reg_4408_reg[1]\ : out STD_LOGIC;
    \ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245_reg[2]\ : out STD_LOGIC;
    \trunc_ln320_reg_4408_reg[5]\ : out STD_LOGIC;
    \trunc_ln320_reg_4408_reg[6]\ : out STD_LOGIC;
    \q0_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x_4_reg_4018_pp0_iter10_reg_reg[15]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_1 : out STD_LOGIC;
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_2 : out STD_LOGIC;
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_3 : out STD_LOGIC;
    \zonePlateVDelta_loc_0_fu_274_reg[14]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \xBar_V_1_loc_0_fu_290_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \rampStart_load_reg_1167_reg[4]_0\ : out STD_LOGIC;
    \rampStart_load_reg_1167_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rampStart_load_reg_1167_reg[5]_0\ : out STD_LOGIC;
    \rampStart_load_reg_1167_reg[4]_1\ : out STD_LOGIC;
    \rampStart_load_reg_1167_reg[6]_0\ : out STD_LOGIC;
    \rampStart_load_reg_1167_reg[7]_0\ : out STD_LOGIC;
    \rampVal_3_loc_0_fu_302_reg[6]_0\ : out STD_LOGIC;
    \add_ln1488_reg_1244_reg[6]_0\ : out STD_LOGIC;
    \add_ln1488_reg_1244_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln1488_reg_1244_reg[7]_0\ : out STD_LOGIC;
    \outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[1]__0\ : out STD_LOGIC;
    \add_ln1488_reg_1244_reg[1]_0\ : out STD_LOGIC;
    \gSerie_V_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \zonePlateVDelta_loc_0_fu_274_reg[15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x_4_reg_4018_pp0_iter10_reg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \x_4_reg_4018_pp0_iter10_reg_reg[15]_1\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \xBar_V_1_loc_0_fu_290_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \xBar_V_1_loc_0_fu_290_reg[6]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \xBar_V_1_loc_0_fu_290_reg[6]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \xBar_V_loc_0_fu_286_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \xBar_V_loc_0_fu_286_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \xBar_V_loc_0_fu_286_reg[6]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \xBar_V_loc_0_fu_286_reg[6]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \rampVal_3_loc_0_fu_302_reg[2]_0\ : out STD_LOGIC;
    \rampVal_3_loc_0_fu_302_reg[3]_0\ : out STD_LOGIC;
    \rampStart_load_reg_1167_reg[2]_0\ : out STD_LOGIC;
    \rampStart_load_reg_1167_reg[1]_0\ : out STD_LOGIC;
    \add_ln1488_reg_1244_reg[1]_1\ : out STD_LOGIC;
    \hdata_loc_0_fu_266_reg[3]_0\ : out STD_LOGIC;
    \hdata_loc_0_fu_266_reg[2]_0\ : out STD_LOGIC;
    \add_ln1488_reg_1244_reg[7]_1\ : out STD_LOGIC;
    \add_ln1488_reg_1244_reg[6]_1\ : out STD_LOGIC;
    \add_ln1488_reg_1244_reg[5]_0\ : out STD_LOGIC;
    \add_ln1488_reg_1244_reg[4]_0\ : out STD_LOGIC;
    \add_ln1488_reg_1244_reg[3]_0\ : out STD_LOGIC;
    \add_ln1488_reg_1244_reg[2]_0\ : out STD_LOGIC;
    \ap_phi_reg_pp0_iter13_outpix_val_V_74_reg_933_reg[6]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \x_4_reg_4018_pp0_iter10_reg_reg[15]_2\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \x_4_reg_4018_pp0_iter10_reg_reg[15]_3\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    shiftReg_ce : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_reg_tpgBackground_U0_ap_ready_reg : out STD_LOGIC;
    ap_sync_tpgBackground_U0_ap_ready : out STD_LOGIC;
    \y_fu_206_reg[15]_1\ : out STD_LOGIC;
    \or_ln1592_reg_1259_reg[0]_2\ : out STD_LOGIC;
    \trunc_ln320_reg_4408_reg[1]_0\ : out STD_LOGIC;
    \trunc_ln320_reg_4408_reg[4]\ : out STD_LOGIC;
    \trunc_ln320_reg_4408_reg[3]_0\ : out STD_LOGIC;
    \trunc_ln320_reg_4408_reg[4]_0\ : out STD_LOGIC;
    \trunc_ln320_reg_4408_reg[7]_0\ : out STD_LOGIC;
    \int_bckgndId_reg[0]\ : out STD_LOGIC;
    \rampVal_3_loc_0_fu_302_reg[0]_0\ : out STD_LOGIC;
    internal_empty_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q1_reg[7]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \q1_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q1_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_0_0_0_0242373_lcssa386_fu_210_reg[7]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    \p_0_3_0_0_0248379_lcssa395_fu_222_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    q0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    RSTC : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln1428_fu_264_p2 : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181 : in STD_LOGIC;
    \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[4]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[3]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[2]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[0]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    C : in STD_LOGIC_VECTOR ( 15 downto 0 );
    icmp_ln1072_fu_1750_p2 : in STD_LOGIC;
    icmp_ln1072_8_fu_1804_p2 : in STD_LOGIC;
    \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[0]\ : in STD_LOGIC;
    \rampStart_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \rampStart_reg[7]_1\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \cmp35_not_reg_1224_reg[0]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ult_reg_1229_reg[0]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out : in STD_LOGIC;
    \rampVal_3_loc_0_fu_302_reg[7]_0\ : in STD_LOGIC;
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_loc_1_out_o_ap_vld : in STD_LOGIC;
    \icmp_ln1285_reg_4073_reg[0]\ : in STD_LOGIC;
    \hdata_loc_0_fu_266_reg[0]_0\ : in STD_LOGIC;
    \rampVal_2_flag_1_fu_474_reg[0]\ : in STD_LOGIC;
    grp_tpgPatternTartanColorBars_fu_1413_ap_start_reg_reg : in STD_LOGIC;
    \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    q4_reg : in STD_LOGIC;
    grp_tpgPatternCheckerBoard_fu_1385_ap_start_reg_reg : in STD_LOGIC;
    grp_tpgPatternDPColorSquare_fu_1441_ap_start_reg_reg : in STD_LOGIC;
    grp_tpgPatternDPColorSquare_fu_1441_ap_start_reg_reg_0 : in STD_LOGIC;
    \xCount_V_6_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln1064_2_reg_566_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xCount_V_7_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xCount_V_6_reg[1]\ : in STD_LOGIC;
    \xCount_V_6_reg[1]_0\ : in STD_LOGIC;
    \or_ln1064_reg_557_reg[0]\ : in STD_LOGIC;
    \xCount_V_7_reg[9]\ : in STD_LOGIC;
    \ap_return_int_reg_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \xCount_V_7_reg[9]_0\ : in STD_LOGIC;
    \xCount_V_7_reg[9]_1\ : in STD_LOGIC;
    \xCount_V_7_reg[9]_2\ : in STD_LOGIC;
    \xCount_V_7_reg[8]_i_2\ : in STD_LOGIC;
    \icmp_ln520_reg_4037_reg[0]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \xCount_V_7[8]_i_12\ : in STD_LOGIC;
    \ap_CS_fsm[2]_i_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \yCount_V_2_reg[0]\ : in STD_LOGIC;
    \yCount_V_2_reg[0]_0\ : in STD_LOGIC;
    \yCount_V_2_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_inv\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q1_reg[0]_inv\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xCount_V_1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xCount_V_1_reg[9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    g0_b0_i_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q1_reg[0]_inv_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \xCount_V_2_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xCount_V_2_reg[9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xCount_V_1_reg[9]_i_5\ : in STD_LOGIC;
    \xCount_V_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hBarSel_0_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xCount_V_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xCount_V_reg[9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vBarSel_reg[2]_i_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \yCount_V_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \xCount_V_3_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xCount_V_3_reg[9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    cmp106_fu_386_p2 : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]_i_2\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[0]_i_2\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_3\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_2\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_1\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[5]_i_2\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_1\ : in STD_LOGIC;
    bckgndYUV_full_n : in STD_LOGIC;
    srcYUV_empty_n : in STD_LOGIC;
    \trunc_ln320_reg_4408_reg[1]_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[3]\ : in STD_LOGIC;
    \rampVal_reg[0]_0\ : in STD_LOGIC;
    add_ln1298_fu_1708_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \zonePlateVDelta_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \sub_ln229_reg_4129_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \outpix_val_V_6_fu_486_reg[7]\ : in STD_LOGIC;
    \outpix_val_V_11_fu_506_reg[0]\ : in STD_LOGIC;
    \rampVal_3_new_0_fu_306_reg[0]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_2\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_3\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_3_0\ : in STD_LOGIC;
    \zonePlateVDelta_reg[15]_i_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \or_ln691_2_reg_4394_reg[0]_i_3\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \or_ln691_2_reg_4394_reg[0]_i_4\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \sub_ln229_reg_4129_reg[10]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sub_ln229_reg_4129_reg[10]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sub_ln229_1_reg_4138_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \or_ln691_2_reg_4394_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \or_ln691_2_reg_4394_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \or_ln691_6_reg_4401_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \or_ln691_6_reg_4401_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sub_ln229_1_reg_4138_reg[10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \hBarSel_0_2_reg[2]_0\ : in STD_LOGIC;
    \hBarSel_1_2_reg[1]_0\ : in STD_LOGIC;
    \hBarSel_0_2_reg[0]_0\ : in STD_LOGIC;
    start_for_tpgForeground_U0_full_n : in STD_LOGIC;
    grp_v_tpgHlsDataFlow_fu_331_ap_start_reg : in STD_LOGIC;
    \y_fu_206_reg[0]_0\ : in STD_LOGIC;
    \rampVal_2_loc_0_fu_258_reg[1]_0\ : in STD_LOGIC;
    \hdata_loc_0_fu_266_reg[3]_1\ : in STD_LOGIC;
    \rampStart_reg[0]_0\ : in STD_LOGIC;
    \cmp35_not_reg_1224_reg[0]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ult_reg_1229_reg[0]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[6]\ : in STD_LOGIC;
    \icmp_ln1050_reg_4081_reg[0]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[7]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[6]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996_reg[6]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal add_ln1236_1_fu_1676_p2 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal add_ln1236_fu_1664_p2 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal add_ln1240_1_fu_1670_p2 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal add_ln1240_3_fu_1682_p2 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal add_ln1296_fu_1696_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal add_ln1488_fu_874_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln1488_fu_874_p2_carry_i_1_n_5 : STD_LOGIC;
  signal add_ln1488_fu_874_p2_carry_i_2_n_5 : STD_LOGIC;
  signal add_ln1488_fu_874_p2_carry_i_3_n_5 : STD_LOGIC;
  signal add_ln1488_fu_874_p2_carry_i_4_n_5 : STD_LOGIC;
  signal add_ln1488_fu_874_p2_carry_i_5_n_5 : STD_LOGIC;
  signal add_ln1488_fu_874_p2_carry_i_6_n_5 : STD_LOGIC;
  signal add_ln1488_fu_874_p2_carry_i_7_n_5 : STD_LOGIC;
  signal add_ln1488_fu_874_p2_carry_i_8_n_5 : STD_LOGIC;
  signal add_ln1488_fu_874_p2_carry_n_10 : STD_LOGIC;
  signal add_ln1488_fu_874_p2_carry_n_11 : STD_LOGIC;
  signal add_ln1488_fu_874_p2_carry_n_12 : STD_LOGIC;
  signal add_ln1488_fu_874_p2_carry_n_6 : STD_LOGIC;
  signal add_ln1488_fu_874_p2_carry_n_7 : STD_LOGIC;
  signal add_ln1488_fu_874_p2_carry_n_8 : STD_LOGIC;
  signal add_ln1488_fu_874_p2_carry_n_9 : STD_LOGIC;
  signal add_ln1488_reg_1244 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^add_ln1488_reg_1244_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln705_fu_815_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln705_fu_815_p2_carry_i_1_n_5 : STD_LOGIC;
  signal add_ln705_fu_815_p2_carry_n_10 : STD_LOGIC;
  signal add_ln705_fu_815_p2_carry_n_11 : STD_LOGIC;
  signal add_ln705_fu_815_p2_carry_n_12 : STD_LOGIC;
  signal add_ln705_fu_815_p2_carry_n_6 : STD_LOGIC;
  signal add_ln705_fu_815_p2_carry_n_7 : STD_LOGIC;
  signal add_ln705_fu_815_p2_carry_n_8 : STD_LOGIC;
  signal add_ln705_fu_815_p2_carry_n_9 : STD_LOGIC;
  signal and_ln1292_reg_4077 : STD_LOGIC;
  signal \and_ln1292_reg_4077[0]_i_1_n_5\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_cs_fsm_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_CS_fsm_state1 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ap_NS_fsm15_out : STD_LOGIC;
  signal ap_done_cache_i_1_n_5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter10 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter12_reg_0\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter13_reg\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter8 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter9 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter14_reg : STD_LOGIC;
  signal cmp11_i_fu_859_p2 : STD_LOGIC;
  signal cmp11_i_reg_1239 : STD_LOGIC;
  signal \cmp11_i_reg_1239[0]_i_2_n_5\ : STD_LOGIC;
  signal \cmp11_i_reg_1239[0]_i_3_n_5\ : STD_LOGIC;
  signal \cmp11_i_reg_1239[0]_i_4_n_5\ : STD_LOGIC;
  signal cmp35_not_fu_800_p2 : STD_LOGIC;
  signal cmp35_not_fu_800_p2_carry_i_10_n_5 : STD_LOGIC;
  signal cmp35_not_fu_800_p2_carry_i_11_n_5 : STD_LOGIC;
  signal cmp35_not_fu_800_p2_carry_i_12_n_5 : STD_LOGIC;
  signal cmp35_not_fu_800_p2_carry_i_13_n_5 : STD_LOGIC;
  signal cmp35_not_fu_800_p2_carry_i_14_n_5 : STD_LOGIC;
  signal cmp35_not_fu_800_p2_carry_i_15_n_5 : STD_LOGIC;
  signal cmp35_not_fu_800_p2_carry_i_16_n_5 : STD_LOGIC;
  signal cmp35_not_fu_800_p2_carry_i_9_n_5 : STD_LOGIC;
  signal cmp35_not_fu_800_p2_carry_n_10 : STD_LOGIC;
  signal cmp35_not_fu_800_p2_carry_n_11 : STD_LOGIC;
  signal cmp35_not_fu_800_p2_carry_n_12 : STD_LOGIC;
  signal cmp35_not_fu_800_p2_carry_n_6 : STD_LOGIC;
  signal cmp35_not_fu_800_p2_carry_n_7 : STD_LOGIC;
  signal cmp35_not_fu_800_p2_carry_n_8 : STD_LOGIC;
  signal cmp35_not_fu_800_p2_carry_n_9 : STD_LOGIC;
  signal cmp35_not_reg_1224 : STD_LOGIC;
  signal \flow_control_loop_pipe_sequential_init_U/ap_done_cache\ : STD_LOGIC;
  signal \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_0\ : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hBarSel_0_2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hBarSel_1_2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hdata_flag_1_out : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hdata_new_1_out : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_193 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_212 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_213 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_274 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_309 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_310 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_311 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_312 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_313 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_314 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_315 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_316 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_317 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_318 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_319 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_320 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_337 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_37 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_38 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_386 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_388 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_39 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_391 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_393 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_396 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_398 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_40 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_400 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_402 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_405 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_41 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_410 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_411 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_412 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_413 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_414 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_415 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_416 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_417 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_418 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_419 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_42 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_420 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_421 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_422 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_423 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_424 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_425 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_426 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_427 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_428 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_429 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_43 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_430 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_431 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_432 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_433 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_434 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_435 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_436 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_437 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_438 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_439 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_44 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_440 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_441 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_442 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_443 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_444 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_445 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_446 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_447 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_448 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_449 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_45 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_450 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_451 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_452 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_453 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_454 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_455 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_456 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_457 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_458 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_459 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_46 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_460 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_461 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_462 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_47 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_471 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_472 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_473 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_474 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_475 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_476 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_477 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_478 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_479 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_48 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_480 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_481 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_482 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_483 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_484 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_485 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_488 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_49 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_495 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_496 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_50 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_500 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_51 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_52 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_525 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_526 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_527 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_528 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_529 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_53 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_530 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_531 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_532 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_533 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_534 : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_10_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_11_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_6_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_7_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_8_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_9_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_2_flag_1_out : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_2_new_1_out : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_flag_1_out : STD_LOGIC;
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_new_1_out : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVAddr : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_tpgPatternCheckerBoard_fu_1385_ap_start_reg : STD_LOGIC;
  signal grp_tpgPatternCheckerBoard_fu_1385_ap_start_reg_i_1_n_5 : STD_LOGIC;
  signal grp_tpgPatternCrossHatch_fu_1369_ap_start_reg : STD_LOGIC;
  signal grp_tpgPatternCrossHatch_fu_1369_ap_start_reg_i_1_n_5 : STD_LOGIC;
  signal grp_tpgPatternDPColorSquare_fu_1441_ap_start_reg : STD_LOGIC;
  signal grp_tpgPatternDPColorSquare_fu_1441_ap_start_reg_i_1_n_5 : STD_LOGIC;
  signal \grp_tpgPatternTartanColorBars_fu_1413/icmp_ln1336_1_fu_263_p2\ : STD_LOGIC;
  signal \grp_tpgPatternTartanColorBars_fu_1413/icmp_ln1336_fu_251_p2\ : STD_LOGIC;
  signal grp_tpgPatternTartanColorBars_fu_1413_ap_start_reg : STD_LOGIC;
  signal grp_tpgPatternTartanColorBars_fu_1413_ap_start_reg_i_1_n_5 : STD_LOGIC;
  signal hBarSel_0_2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal hBarSel_0_20 : STD_LOGIC;
  signal hBarSel_0_4_loc_0_fu_294 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal hBarSel_1_2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal hBarSel_1_20 : STD_LOGIC;
  signal hBarSel_1_4_loc_0_fu_282 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal hdata : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal hdata0 : STD_LOGIC;
  signal hdata_flag_0_reg_418 : STD_LOGIC;
  signal \hdata_flag_0_reg_418_reg_n_5_[0]\ : STD_LOGIC;
  signal \hdata_flag_1_fu_478[0]_i_1_n_5\ : STD_LOGIC;
  signal hdata_loc_0_fu_266 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal hdata_new_0_fu_270 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal hdata_new_0_fu_2700 : STD_LOGIC;
  signal \icmp_ln1336_1_reg_599[0]_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln1336_1_reg_599[0]_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln1336_1_reg_599[0]_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln1336_1_reg_599[0]_i_5_n_5\ : STD_LOGIC;
  signal \icmp_ln1336_1_reg_599[0]_i_6_n_5\ : STD_LOGIC;
  signal icmp_ln1592_1_fu_886_p2 : STD_LOGIC;
  signal icmp_ln1592_1_reg_1254 : STD_LOGIC;
  signal \icmp_ln1592_2_reg_1264[0]_i_1_n_5\ : STD_LOGIC;
  signal \icmp_ln1592_2_reg_1264_reg_n_5_[0]\ : STD_LOGIC;
  signal icmp_ln1592_fu_879_p2 : STD_LOGIC;
  signal icmp_ln1592_reg_1249 : STD_LOGIC;
  signal icmp_ln520_reg_4037_pp0_iter7_reg : STD_LOGIC;
  signal icmp_ln520_reg_4037_pp0_iter8_reg : STD_LOGIC;
  signal icmp_ln520_reg_4037_pp0_iter9_reg : STD_LOGIC;
  signal or_ln1592_fu_893_p2 : STD_LOGIC;
  signal \^or_ln1592_reg_1259_reg[0]_0\ : STD_LOGIC;
  signal outpix_val_V_1_fu_238 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal outpix_val_V_1_load_reg_1199 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal outpix_val_V_2_fu_242 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal outpix_val_V_2_fu_2420 : STD_LOGIC;
  signal outpix_val_V_2_load_reg_1204 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal outpix_val_V_3_fu_246 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal outpix_val_V_3_load_reg_1209 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal outpix_val_V_4_fu_250 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal outpix_val_V_4_load_reg_1214 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal outpix_val_V_5_fu_254 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal outpix_val_V_5_load_reg_1219 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal outpix_val_V_fu_234 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal outpix_val_V_load_reg_1194 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0_0_0242373_lcssa386_fu_210 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^p_0_0_0_0_0242373_lcssa386_fu_210_reg[7]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_1_0_0_0244375_lcssa389_fu_214 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_2_0_0_0246377_lcssa392_fu_218 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^p_0_3_0_0_0248379_lcssa395_fu_222_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_4_0_0_0250381_lcssa398_fu_226 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_5_0_0_0252383_lcssa401_fu_230 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \q0[0]_i_1_n_5\ : STD_LOGIC;
  signal \q0[5]_i_1_n_5\ : STD_LOGIC;
  signal \q0[6]_i_1_n_5\ : STD_LOGIC;
  signal \q0[7]_i_1_n_5\ : STD_LOGIC;
  signal \q1[0]_i_1_n_5\ : STD_LOGIC;
  signal \q1[5]_i_1_n_5\ : STD_LOGIC;
  signal \q1[6]_i_1_n_5\ : STD_LOGIC;
  signal \q1[7]_i_1_n_5\ : STD_LOGIC;
  signal rampStart_load_reg_1167 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \^rampstart_load_reg_1167_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rampStart_reg : STD_LOGIC_VECTOR ( 7 to 7 );
  signal rampVal : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rampVal0 : STD_LOGIC;
  signal \rampVal[4]_i_2_n_5\ : STD_LOGIC;
  signal \rampVal[5]_i_2_n_5\ : STD_LOGIC;
  signal \rampVal[7]_i_4_n_5\ : STD_LOGIC;
  signal rampVal_1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rampVal_10 : STD_LOGIC;
  signal rampVal_2 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal rampVal_20 : STD_LOGIC;
  signal rampVal_2_flag_0_reg_430 : STD_LOGIC;
  signal \rampVal_2_flag_0_reg_430_reg_n_5_[0]\ : STD_LOGIC;
  signal \rampVal_2_flag_1_fu_474[0]_i_1_n_5\ : STD_LOGIC;
  signal rampVal_2_loc_0_fu_258 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal rampVal_2_new_0_fu_262 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal rampVal_2_new_0_fu_2620 : STD_LOGIC;
  signal \rampVal_3_flag_0_reg_406_reg_n_5_[0]\ : STD_LOGIC;
  signal \rampVal_3_flag_1_fu_482[0]_i_1_n_5\ : STD_LOGIC;
  signal rampVal_3_loc_0_fu_302 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rampVal_3_new_0_fu_306 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rampVal_3_new_0_fu_3060 : STD_LOGIC;
  signal \rampVal_loc_0_fu_298[3]_i_3_n_5\ : STD_LOGIC;
  signal \^rampval_loc_0_fu_298_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rev102_fu_853_p2 : STD_LOGIC;
  signal rev102_reg_1234 : STD_LOGIC;
  signal \^start_once_reg\ : STD_LOGIC;
  signal start_once_reg_i_1_n_5 : STD_LOGIC;
  signal tpgBackground_U0_ap_ready : STD_LOGIC;
  signal \tpgSinTableArray_9bit_U/q2_reg\ : STD_LOGIC_VECTOR ( 8 downto 7 );
  signal \tpgSinTableArray_9bit_U/q3_reg\ : STD_LOGIC_VECTOR ( 8 downto 7 );
  signal \tpgSinTableArray_9bit_U/q4_reg\ : STD_LOGIC_VECTOR ( 8 downto 7 );
  signal \tpgSinTableArray_9bit_U/q5_reg\ : STD_LOGIC_VECTOR ( 8 downto 7 );
  signal trunc_ln518_reg_1186 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^trunc_ln518_reg_1186_reg[3]_0\ : STD_LOGIC;
  signal \^trunc_ln518_reg_1186_reg[4]_0\ : STD_LOGIC;
  signal \^trunc_ln518_reg_1186_reg[5]_0\ : STD_LOGIC;
  signal ult_fu_805_p2 : STD_LOGIC;
  signal ult_fu_805_p2_carry_i_1_n_5 : STD_LOGIC;
  signal ult_fu_805_p2_carry_i_2_n_5 : STD_LOGIC;
  signal ult_fu_805_p2_carry_i_3_n_5 : STD_LOGIC;
  signal ult_fu_805_p2_carry_i_4_n_5 : STD_LOGIC;
  signal ult_fu_805_p2_carry_i_5_n_5 : STD_LOGIC;
  signal ult_fu_805_p2_carry_i_6_n_5 : STD_LOGIC;
  signal ult_fu_805_p2_carry_i_7_n_5 : STD_LOGIC;
  signal ult_fu_805_p2_carry_i_8_n_5 : STD_LOGIC;
  signal ult_fu_805_p2_carry_n_10 : STD_LOGIC;
  signal ult_fu_805_p2_carry_n_11 : STD_LOGIC;
  signal ult_fu_805_p2_carry_n_12 : STD_LOGIC;
  signal ult_fu_805_p2_carry_n_6 : STD_LOGIC;
  signal ult_fu_805_p2_carry_n_7 : STD_LOGIC;
  signal ult_fu_805_p2_carry_n_8 : STD_LOGIC;
  signal ult_fu_805_p2_carry_n_9 : STD_LOGIC;
  signal ult_reg_1229 : STD_LOGIC;
  signal xBar_V : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal xBar_V0 : STD_LOGIC;
  signal \xBar_V[10]_i_5_n_5\ : STD_LOGIC;
  signal \xBar_V[5]_i_3_n_5\ : STD_LOGIC;
  signal \xBar_V[6]_i_3_n_5\ : STD_LOGIC;
  signal \xBar_V[9]_i_3_n_5\ : STD_LOGIC;
  signal xBar_V_1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal xBar_V_10 : STD_LOGIC;
  signal \xBar_V_1[10]_i_2_n_5\ : STD_LOGIC;
  signal \xBar_V_1[5]_i_3_n_5\ : STD_LOGIC;
  signal \xBar_V_1[6]_i_3_n_5\ : STD_LOGIC;
  signal \xBar_V_1[9]_i_8_n_5\ : STD_LOGIC;
  signal \xBar_V_1_loc_0_fu_290[4]_i_3_n_5\ : STD_LOGIC;
  signal \xBar_V_1_loc_0_fu_290[9]_i_3_n_5\ : STD_LOGIC;
  signal \^xbar_v_1_loc_0_fu_290_reg[10]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \xBar_V_loc_0_fu_286[4]_i_3_n_5\ : STD_LOGIC;
  signal \xBar_V_loc_0_fu_286[9]_i_3_n_5\ : STD_LOGIC;
  signal \^xbar_v_loc_0_fu_286_reg[10]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal x_4_reg_4018_pp0_iter9_reg : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \^y_3_reg_1179_reg[15]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^y_3_reg_1179_reg[6]_0\ : STD_LOGIC;
  signal \^y_3_reg_1179_reg[7]_0\ : STD_LOGIC;
  signal y_4_fu_776_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \y_4_fu_776_p2_carry__0_n_10\ : STD_LOGIC;
  signal \y_4_fu_776_p2_carry__0_n_11\ : STD_LOGIC;
  signal \y_4_fu_776_p2_carry__0_n_12\ : STD_LOGIC;
  signal \y_4_fu_776_p2_carry__0_n_7\ : STD_LOGIC;
  signal \y_4_fu_776_p2_carry__0_n_8\ : STD_LOGIC;
  signal \y_4_fu_776_p2_carry__0_n_9\ : STD_LOGIC;
  signal y_4_fu_776_p2_carry_n_10 : STD_LOGIC;
  signal y_4_fu_776_p2_carry_n_11 : STD_LOGIC;
  signal y_4_fu_776_p2_carry_n_12 : STD_LOGIC;
  signal y_4_fu_776_p2_carry_n_5 : STD_LOGIC;
  signal y_4_fu_776_p2_carry_n_6 : STD_LOGIC;
  signal y_4_fu_776_p2_carry_n_7 : STD_LOGIC;
  signal y_4_fu_776_p2_carry_n_8 : STD_LOGIC;
  signal y_4_fu_776_p2_carry_n_9 : STD_LOGIC;
  signal \^y_fu_206_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal zonePlateVAddr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal zonePlateVAddr0 : STD_LOGIC;
  signal \zonePlateVAddr[15]_i_10_n_5\ : STD_LOGIC;
  signal \zonePlateVAddr[15]_i_11_n_5\ : STD_LOGIC;
  signal \zonePlateVAddr[15]_i_12_n_5\ : STD_LOGIC;
  signal \zonePlateVAddr[15]_i_13_n_5\ : STD_LOGIC;
  signal \zonePlateVAddr[15]_i_6_n_5\ : STD_LOGIC;
  signal \zonePlateVAddr[15]_i_7_n_5\ : STD_LOGIC;
  signal \zonePlateVAddr[15]_i_8_n_5\ : STD_LOGIC;
  signal \zonePlateVAddr[15]_i_9_n_5\ : STD_LOGIC;
  signal zonePlateVAddr_loc_0_fu_278 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \zonePlateVAddr_reg[15]_i_5_n_10\ : STD_LOGIC;
  signal \zonePlateVAddr_reg[15]_i_5_n_11\ : STD_LOGIC;
  signal \zonePlateVAddr_reg[15]_i_5_n_12\ : STD_LOGIC;
  signal \zonePlateVAddr_reg[15]_i_5_n_6\ : STD_LOGIC;
  signal \zonePlateVAddr_reg[15]_i_5_n_7\ : STD_LOGIC;
  signal \zonePlateVAddr_reg[15]_i_5_n_8\ : STD_LOGIC;
  signal \zonePlateVAddr_reg[15]_i_5_n_9\ : STD_LOGIC;
  signal zonePlateVDelta : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal zonePlateVDelta_loc_0_fu_274 : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \^zoneplatevdelta_loc_0_fu_274_reg[14]_0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_add_ln1488_fu_874_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_add_ln705_fu_815_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_cmp35_not_fu_800_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ult_fu_805_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_y_4_fu_776_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_y_4_fu_776_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_zonePlateVAddr_reg[15]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of add_ln1488_fu_874_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of add_ln705_fu_815_p2_carry : label is 35;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cmp11_i_reg_1239[0]_i_2\ : label is "soft_lutpair551";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of cmp35_not_fu_800_p2_carry : label is 14;
  attribute SOFT_HLUTNM of \icmp_ln1592_1_reg_1254[0]_i_1\ : label is "soft_lutpair556";
  attribute SOFT_HLUTNM of \icmp_ln1592_reg_1249[0]_i_1\ : label is "soft_lutpair556";
  attribute SOFT_HLUTNM of internal_full_n_i_2 : label is "soft_lutpair545";
  attribute SOFT_HLUTNM of \or_ln1592_reg_1259[0]_i_1\ : label is "soft_lutpair551";
  attribute SOFT_HLUTNM of \q0[0]_i_1\ : label is "soft_lutpair552";
  attribute SOFT_HLUTNM of \q0[5]_i_1\ : label is "soft_lutpair554";
  attribute SOFT_HLUTNM of \q0[6]_i_1\ : label is "soft_lutpair554";
  attribute SOFT_HLUTNM of \q0[7]_i_1\ : label is "soft_lutpair552";
  attribute SOFT_HLUTNM of \q1[0]_i_1\ : label is "soft_lutpair553";
  attribute SOFT_HLUTNM of \q1[5]_i_1\ : label is "soft_lutpair555";
  attribute SOFT_HLUTNM of \q1[6]_i_1\ : label is "soft_lutpair555";
  attribute SOFT_HLUTNM of \q1[7]_i_1\ : label is "soft_lutpair553";
  attribute SOFT_HLUTNM of \rampVal[4]_i_2\ : label is "soft_lutpair550";
  attribute SOFT_HLUTNM of \rampVal_loc_0_fu_298[3]_i_3\ : label is "soft_lutpair550";
  attribute SOFT_HLUTNM of start_once_reg_i_1 : label is "soft_lutpair545";
  attribute COMPARATOR_THRESHOLD of ult_fu_805_p2_carry : label is 14;
  attribute SOFT_HLUTNM of \xBar_V[10]_i_5\ : label is "soft_lutpair546";
  attribute SOFT_HLUTNM of \xBar_V[5]_i_3\ : label is "soft_lutpair549";
  attribute SOFT_HLUTNM of \xBar_V_1[10]_i_2\ : label is "soft_lutpair547";
  attribute SOFT_HLUTNM of \xBar_V_1[5]_i_3\ : label is "soft_lutpair548";
  attribute SOFT_HLUTNM of \xBar_V_1_loc_0_fu_290[4]_i_3\ : label is "soft_lutpair548";
  attribute SOFT_HLUTNM of \xBar_V_1_loc_0_fu_290[9]_i_3\ : label is "soft_lutpair547";
  attribute SOFT_HLUTNM of \xBar_V_loc_0_fu_286[4]_i_3\ : label is "soft_lutpair549";
  attribute SOFT_HLUTNM of \xBar_V_loc_0_fu_286[9]_i_3\ : label is "soft_lutpair546";
  attribute ADDER_THRESHOLD of y_4_fu_776_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \y_4_fu_776_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \zonePlateVAddr_reg[15]_i_5\ : label is 35;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
  Q(6 downto 0) <= \^q\(6 downto 0);
  \add_ln1488_reg_1244_reg[0]_0\(0) <= \^add_ln1488_reg_1244_reg[0]_0\(0);
  \ap_CS_fsm_reg[1]_0\(0) <= \^ap_cs_fsm_reg[1]_0\(0);
  \ap_CS_fsm_reg[3]_0\(0) <= \^ap_cs_fsm_reg[3]_0\(0);
  ap_enable_reg_pp0_iter12_reg_0 <= \^ap_enable_reg_pp0_iter12_reg_0\;
  ap_enable_reg_pp0_iter13_reg <= \^ap_enable_reg_pp0_iter13_reg\;
  grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_0 <= \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_0\;
  \or_ln1592_reg_1259_reg[0]_0\ <= \^or_ln1592_reg_1259_reg[0]_0\;
  \p_0_0_0_0_0242373_lcssa386_fu_210_reg[7]_0\(5 downto 0) <= \^p_0_0_0_0_0242373_lcssa386_fu_210_reg[7]_0\(5 downto 0);
  \p_0_3_0_0_0248379_lcssa395_fu_222_reg[7]_0\(7 downto 0) <= \^p_0_3_0_0_0248379_lcssa395_fu_222_reg[7]_0\(7 downto 0);
  \rampStart_load_reg_1167_reg[0]_0\(0) <= \^rampstart_load_reg_1167_reg[0]_0\(0);
  \rampVal_loc_0_fu_298_reg[7]_0\(7 downto 0) <= \^rampval_loc_0_fu_298_reg[7]_0\(7 downto 0);
  start_once_reg <= \^start_once_reg\;
  \trunc_ln518_reg_1186_reg[3]_0\ <= \^trunc_ln518_reg_1186_reg[3]_0\;
  \trunc_ln518_reg_1186_reg[4]_0\ <= \^trunc_ln518_reg_1186_reg[4]_0\;
  \trunc_ln518_reg_1186_reg[5]_0\ <= \^trunc_ln518_reg_1186_reg[5]_0\;
  \xBar_V_1_loc_0_fu_290_reg[10]_0\(10 downto 0) <= \^xbar_v_1_loc_0_fu_290_reg[10]_0\(10 downto 0);
  \xBar_V_loc_0_fu_286_reg[10]_0\(10 downto 0) <= \^xbar_v_loc_0_fu_286_reg[10]_0\(10 downto 0);
  \y_3_reg_1179_reg[15]_0\(7 downto 0) <= \^y_3_reg_1179_reg[15]_0\(7 downto 0);
  \y_3_reg_1179_reg[6]_0\ <= \^y_3_reg_1179_reg[6]_0\;
  \y_3_reg_1179_reg[7]_0\ <= \^y_3_reg_1179_reg[7]_0\;
  \y_fu_206_reg[15]_0\(15 downto 0) <= \^y_fu_206_reg[15]_0\(15 downto 0);
  \zonePlateVDelta_loc_0_fu_274_reg[14]_0\(14 downto 0) <= \^zoneplatevdelta_loc_0_fu_274_reg[14]_0\(14 downto 0);
\add_ln1236_1_reg_4110[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tpgSinTableArray_9bit_U/q3_reg\(7),
      I1 => \tpgSinTableArray_9bit_U/q3_reg\(8),
      O => add_ln1236_1_fu_1676_p2(8)
    );
\add_ln1236_reg_4090[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tpgSinTableArray_9bit_U/q5_reg\(7),
      I1 => \tpgSinTableArray_9bit_U/q5_reg\(8),
      O => add_ln1236_fu_1664_p2(8)
    );
\add_ln1240_1_reg_4100[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tpgSinTableArray_9bit_U/q4_reg\(7),
      I1 => \tpgSinTableArray_9bit_U/q4_reg\(8),
      O => add_ln1240_1_fu_1670_p2(8)
    );
\add_ln1240_3_reg_4120[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tpgSinTableArray_9bit_U/q2_reg\(7),
      I1 => \tpgSinTableArray_9bit_U/q2_reg\(8),
      O => add_ln1240_3_fu_1682_p2(8)
    );
add_ln1488_fu_874_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => NLW_add_ln1488_fu_874_p2_carry_CO_UNCONNECTED(7),
      CO(6) => add_ln1488_fu_874_p2_carry_n_6,
      CO(5) => add_ln1488_fu_874_p2_carry_n_7,
      CO(4) => add_ln1488_fu_874_p2_carry_n_8,
      CO(3) => add_ln1488_fu_874_p2_carry_n_9,
      CO(2) => add_ln1488_fu_874_p2_carry_n_10,
      CO(1) => add_ln1488_fu_874_p2_carry_n_11,
      CO(0) => add_ln1488_fu_874_p2_carry_n_12,
      DI(7) => '0',
      DI(6 downto 5) => rampStart_load_reg_1167(6 downto 5),
      DI(4 downto 2) => \^d\(3 downto 1),
      DI(1) => rampStart_load_reg_1167(1),
      DI(0) => \^d\(0),
      O(7 downto 0) => add_ln1488_fu_874_p2(7 downto 0),
      S(7) => add_ln1488_fu_874_p2_carry_i_1_n_5,
      S(6) => add_ln1488_fu_874_p2_carry_i_2_n_5,
      S(5) => add_ln1488_fu_874_p2_carry_i_3_n_5,
      S(4) => add_ln1488_fu_874_p2_carry_i_4_n_5,
      S(3) => add_ln1488_fu_874_p2_carry_i_5_n_5,
      S(2) => add_ln1488_fu_874_p2_carry_i_6_n_5,
      S(1) => add_ln1488_fu_874_p2_carry_i_7_n_5,
      S(0) => add_ln1488_fu_874_p2_carry_i_8_n_5
    );
add_ln1488_fu_874_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^y_3_reg_1179_reg[7]_0\,
      I1 => rampStart_load_reg_1167(7),
      O => add_ln1488_fu_874_p2_carry_i_1_n_5
    );
add_ln1488_fu_874_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rampStart_load_reg_1167(6),
      I1 => \^y_3_reg_1179_reg[6]_0\,
      O => add_ln1488_fu_874_p2_carry_i_2_n_5
    );
add_ln1488_fu_874_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rampStart_load_reg_1167(5),
      I1 => \^trunc_ln518_reg_1186_reg[5]_0\,
      O => add_ln1488_fu_874_p2_carry_i_3_n_5
    );
add_ln1488_fu_874_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(3),
      I1 => \^trunc_ln518_reg_1186_reg[4]_0\,
      O => add_ln1488_fu_874_p2_carry_i_4_n_5
    );
add_ln1488_fu_874_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^trunc_ln518_reg_1186_reg[3]_0\,
      O => add_ln1488_fu_874_p2_carry_i_5_n_5
    );
add_ln1488_fu_874_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(1),
      I1 => trunc_ln518_reg_1186(2),
      O => add_ln1488_fu_874_p2_carry_i_6_n_5
    );
add_ln1488_fu_874_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rampStart_load_reg_1167(1),
      I1 => trunc_ln518_reg_1186(1),
      O => add_ln1488_fu_874_p2_carry_i_7_n_5
    );
add_ln1488_fu_874_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(0),
      I1 => trunc_ln518_reg_1186(0),
      O => add_ln1488_fu_874_p2_carry_i_8_n_5
    );
\add_ln1488_reg_1244_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => add_ln1488_fu_874_p2(0),
      Q => add_ln1488_reg_1244(0),
      R => '0'
    );
\add_ln1488_reg_1244_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => add_ln1488_fu_874_p2(1),
      Q => add_ln1488_reg_1244(1),
      R => '0'
    );
\add_ln1488_reg_1244_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => add_ln1488_fu_874_p2(2),
      Q => add_ln1488_reg_1244(2),
      R => '0'
    );
\add_ln1488_reg_1244_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => add_ln1488_fu_874_p2(3),
      Q => add_ln1488_reg_1244(3),
      R => '0'
    );
\add_ln1488_reg_1244_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => add_ln1488_fu_874_p2(4),
      Q => add_ln1488_reg_1244(4),
      R => '0'
    );
\add_ln1488_reg_1244_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => add_ln1488_fu_874_p2(5),
      Q => add_ln1488_reg_1244(5),
      R => '0'
    );
\add_ln1488_reg_1244_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => add_ln1488_fu_874_p2(6),
      Q => add_ln1488_reg_1244(6),
      R => '0'
    );
\add_ln1488_reg_1244_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => add_ln1488_fu_874_p2(7),
      Q => add_ln1488_reg_1244(7),
      R => '0'
    );
add_ln705_fu_815_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => NLW_add_ln705_fu_815_p2_carry_CO_UNCONNECTED(7),
      CO(6) => add_ln705_fu_815_p2_carry_n_6,
      CO(5) => add_ln705_fu_815_p2_carry_n_7,
      CO(4) => add_ln705_fu_815_p2_carry_n_8,
      CO(3) => add_ln705_fu_815_p2_carry_n_9,
      CO(2) => add_ln705_fu_815_p2_carry_n_10,
      CO(1) => add_ln705_fu_815_p2_carry_n_11,
      CO(0) => add_ln705_fu_815_p2_carry_n_12,
      DI(7) => '0',
      DI(6 downto 0) => \rampStart_reg[7]_0\(6 downto 0),
      O(7 downto 0) => add_ln705_fu_815_p2(7 downto 0),
      S(7) => add_ln705_fu_815_p2_carry_i_1_n_5,
      S(6 downto 0) => \rampStart_reg[7]_1\(6 downto 0)
    );
add_ln705_fu_815_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rampStart_reg(7),
      I1 => \rampStart_reg[7]_0\(7),
      O => add_ln705_fu_815_p2_carry_i_1_n_5
    );
\and_ln1292_reg_4077[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FFFFFFF20000000"
    )
        port map (
      I0 => cmp11_i_reg_1239,
      I1 => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_212,
      I2 => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_274,
      I3 => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_193,
      I4 => \icmp_ln1285_reg_4073_reg[0]\,
      I5 => and_ln1292_reg_4077,
      O => \and_ln1292_reg_4077[0]_i_1_n_5\
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFABFFAAAAAAAA"
    )
        port map (
      I0 => tpgBackground_U0_ap_ready,
      I1 => start_for_tpgForeground_U0_full_n,
      I2 => \^start_once_reg\,
      I3 => grp_v_tpgHlsDataFlow_fu_331_ap_start_reg,
      I4 => \y_fu_206_reg[0]_0\,
      I5 => ap_CS_fsm_state1,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFEAAAAAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => start_for_tpgForeground_U0_full_n,
      I2 => \^start_once_reg\,
      I3 => grp_v_tpgHlsDataFlow_fu_331_ap_start_reg,
      I4 => \y_fu_206_reg[0]_0\,
      I5 => ap_CS_fsm_state1,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\(0),
      I1 => \rampStart_reg[0]_0\,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^y_fu_206_reg[15]_0\(15),
      I1 => \ap_CS_fsm[2]_i_2\(3),
      O => \y_fu_206_reg[15]_1\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => ap_CS_fsm_state1,
      S => RSTC
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^ap_cs_fsm_reg[1]_0\(0),
      R => RSTC
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => RSTC
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => RSTC
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => RSTC
    );
ap_done_cache_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7530"
    )
        port map (
      I0 => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_0\,
      I1 => \^ap_enable_reg_pp0_iter12_reg_0\,
      I2 => ap_loop_exit_ready_pp0_iter14_reg,
      I3 => \flow_control_loop_pipe_sequential_init_U/ap_done_cache\,
      O => ap_done_cache_i_1_n_5
    );
\ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4210000800084210"
    )
        port map (
      I0 => trunc_ln518_reg_1186(0),
      I1 => trunc_ln518_reg_1186(1),
      I2 => \ap_CS_fsm[2]_i_2\(0),
      I3 => \ap_CS_fsm[2]_i_2\(1),
      I4 => trunc_ln518_reg_1186(2),
      I5 => \ap_CS_fsm[2]_i_2\(2),
      O => S(0)
    );
ap_sync_reg_tpgBackground_U0_ap_ready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \y_fu_206_reg[0]_0\,
      I1 => tpgBackground_U0_ap_ready,
      O => ap_sync_tpgBackground_U0_ap_ready
    );
\cmp11_i_reg_1239[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \cmp11_i_reg_1239[0]_i_2_n_5\,
      I1 => \^trunc_ln518_reg_1186_reg[3]_0\,
      I2 => \^trunc_ln518_reg_1186_reg[4]_0\,
      I3 => \^y_3_reg_1179_reg[15]_0\(5),
      I4 => \^y_3_reg_1179_reg[15]_0\(1),
      I5 => \cmp11_i_reg_1239[0]_i_3_n_5\,
      O => cmp11_i_fu_859_p2
    );
\cmp11_i_reg_1239[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^y_3_reg_1179_reg[6]_0\,
      I1 => \^y_3_reg_1179_reg[7]_0\,
      I2 => \^y_3_reg_1179_reg[15]_0\(6),
      I3 => \^y_3_reg_1179_reg[15]_0\(0),
      O => \cmp11_i_reg_1239[0]_i_2_n_5\
    );
\cmp11_i_reg_1239[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^y_3_reg_1179_reg[15]_0\(4),
      I1 => trunc_ln518_reg_1186(0),
      I2 => \^y_3_reg_1179_reg[15]_0\(3),
      I3 => \^y_3_reg_1179_reg[15]_0\(2),
      I4 => \cmp11_i_reg_1239[0]_i_4_n_5\,
      O => \cmp11_i_reg_1239[0]_i_3_n_5\
    );
\cmp11_i_reg_1239[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^trunc_ln518_reg_1186_reg[5]_0\,
      I1 => trunc_ln518_reg_1186(2),
      I2 => trunc_ln518_reg_1186(1),
      I3 => \^y_3_reg_1179_reg[15]_0\(7),
      O => \cmp11_i_reg_1239[0]_i_4_n_5\
    );
\cmp11_i_reg_1239_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => cmp11_i_fu_859_p2,
      Q => cmp11_i_reg_1239,
      R => '0'
    );
cmp35_not_fu_800_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => cmp35_not_fu_800_p2,
      CO(6) => cmp35_not_fu_800_p2_carry_n_6,
      CO(5) => cmp35_not_fu_800_p2_carry_n_7,
      CO(4) => cmp35_not_fu_800_p2_carry_n_8,
      CO(3) => cmp35_not_fu_800_p2_carry_n_9,
      CO(2) => cmp35_not_fu_800_p2_carry_n_10,
      CO(1) => cmp35_not_fu_800_p2_carry_n_11,
      CO(0) => cmp35_not_fu_800_p2_carry_n_12,
      DI(7 downto 0) => \cmp35_not_reg_1224_reg[0]_0\(7 downto 0),
      O(7 downto 0) => NLW_cmp35_not_fu_800_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => cmp35_not_fu_800_p2_carry_i_9_n_5,
      S(6) => cmp35_not_fu_800_p2_carry_i_10_n_5,
      S(5) => cmp35_not_fu_800_p2_carry_i_11_n_5,
      S(4) => cmp35_not_fu_800_p2_carry_i_12_n_5,
      S(3) => cmp35_not_fu_800_p2_carry_i_13_n_5,
      S(2) => cmp35_not_fu_800_p2_carry_i_14_n_5,
      S(1) => cmp35_not_fu_800_p2_carry_i_15_n_5,
      S(0) => cmp35_not_fu_800_p2_carry_i_16_n_5
    );
cmp35_not_fu_800_p2_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^y_fu_206_reg[15]_0\(13),
      I1 => \cmp35_not_reg_1224_reg[0]_1\(13),
      I2 => \^y_fu_206_reg[15]_0\(12),
      I3 => \cmp35_not_reg_1224_reg[0]_1\(12),
      O => cmp35_not_fu_800_p2_carry_i_10_n_5
    );
cmp35_not_fu_800_p2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^y_fu_206_reg[15]_0\(11),
      I1 => \cmp35_not_reg_1224_reg[0]_1\(11),
      I2 => \^y_fu_206_reg[15]_0\(10),
      I3 => \cmp35_not_reg_1224_reg[0]_1\(10),
      O => cmp35_not_fu_800_p2_carry_i_11_n_5
    );
cmp35_not_fu_800_p2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^y_fu_206_reg[15]_0\(9),
      I1 => \cmp35_not_reg_1224_reg[0]_1\(9),
      I2 => \^y_fu_206_reg[15]_0\(8),
      I3 => \cmp35_not_reg_1224_reg[0]_1\(8),
      O => cmp35_not_fu_800_p2_carry_i_12_n_5
    );
cmp35_not_fu_800_p2_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^y_fu_206_reg[15]_0\(7),
      I1 => \cmp35_not_reg_1224_reg[0]_1\(7),
      I2 => \^y_fu_206_reg[15]_0\(6),
      I3 => \cmp35_not_reg_1224_reg[0]_1\(6),
      O => cmp35_not_fu_800_p2_carry_i_13_n_5
    );
cmp35_not_fu_800_p2_carry_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^y_fu_206_reg[15]_0\(5),
      I1 => \cmp35_not_reg_1224_reg[0]_1\(5),
      I2 => \^y_fu_206_reg[15]_0\(4),
      I3 => \cmp35_not_reg_1224_reg[0]_1\(4),
      O => cmp35_not_fu_800_p2_carry_i_14_n_5
    );
cmp35_not_fu_800_p2_carry_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^y_fu_206_reg[15]_0\(3),
      I1 => \cmp35_not_reg_1224_reg[0]_1\(3),
      I2 => \^y_fu_206_reg[15]_0\(2),
      I3 => \cmp35_not_reg_1224_reg[0]_1\(2),
      O => cmp35_not_fu_800_p2_carry_i_15_n_5
    );
cmp35_not_fu_800_p2_carry_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^y_fu_206_reg[15]_0\(1),
      I1 => \cmp35_not_reg_1224_reg[0]_1\(1),
      I2 => \^y_fu_206_reg[15]_0\(0),
      I3 => \cmp35_not_reg_1224_reg[0]_1\(0),
      O => cmp35_not_fu_800_p2_carry_i_16_n_5
    );
cmp35_not_fu_800_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^y_fu_206_reg[15]_0\(15),
      I1 => \cmp35_not_reg_1224_reg[0]_1\(15),
      I2 => \^y_fu_206_reg[15]_0\(14),
      I3 => \cmp35_not_reg_1224_reg[0]_1\(14),
      O => cmp35_not_fu_800_p2_carry_i_9_n_5
    );
\cmp35_not_reg_1224_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => cmp35_not_fu_800_p2,
      Q => cmp35_not_reg_1224,
      R => '0'
    );
grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2
     port map (
      C(15 downto 0) => C(15 downto 0),
      CO(0) => CO(0),
      D(15) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_38,
      D(14) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_39,
      D(13) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_40,
      D(12) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_41,
      D(11) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_42,
      D(10) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_43,
      D(9) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_44,
      D(8) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_45,
      D(7) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_46,
      D(6) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_47,
      D(5) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_48,
      D(4) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_49,
      D(3) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_50,
      D(2) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_51,
      D(1) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_52,
      D(0) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_53,
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      DSP_ALU_INST_0(15 downto 0) => DSP_ALU_INST_0(15 downto 0),
      E(0) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_37,
      O(7 downto 0) => add_ln1296_fu_1696_p2(15 downto 8),
      Q(2 downto 0) => \xCount_V_7_reg[6]\(2 downto 0),
      RSTC => RSTC,
      add_ln1236_1_fu_1676_p2(0) => add_ln1236_1_fu_1676_p2(8),
      add_ln1236_fu_1664_p2(0) => add_ln1236_fu_1664_p2(8),
      add_ln1240_1_fu_1670_p2(0) => add_ln1240_1_fu_1670_p2(8),
      add_ln1240_3_fu_1682_p2(0) => add_ln1240_3_fu_1682_p2(8),
      add_ln1298_fu_1708_p2(15 downto 0) => add_ln1298_fu_1708_p2(15 downto 0),
      \add_ln1306_3_reg_4211_reg[15]_0\(0) => E(0),
      \add_ln1488_reg_1244_reg[0]\ => \^add_ln1488_reg_1244_reg[0]_0\(0),
      \add_ln1488_reg_1244_reg[1]\ => \add_ln1488_reg_1244_reg[1]_0\,
      \add_ln1488_reg_1244_reg[1]_0\ => \add_ln1488_reg_1244_reg[1]_1\,
      \add_ln1488_reg_1244_reg[2]\ => \add_ln1488_reg_1244_reg[2]_0\,
      \add_ln1488_reg_1244_reg[3]\ => \add_ln1488_reg_1244_reg[3]_0\,
      \add_ln1488_reg_1244_reg[4]\ => \add_ln1488_reg_1244_reg[4]_0\,
      \add_ln1488_reg_1244_reg[5]\ => \add_ln1488_reg_1244_reg[5]_0\,
      \add_ln1488_reg_1244_reg[6]\ => \add_ln1488_reg_1244_reg[6]_0\,
      \add_ln1488_reg_1244_reg[6]_0\ => \add_ln1488_reg_1244_reg[6]_1\,
      \add_ln1488_reg_1244_reg[7]\ => \add_ln1488_reg_1244_reg[7]_0\,
      \add_ln1488_reg_1244_reg[7]_0\ => \add_ln1488_reg_1244_reg[7]_1\,
      and_ln1292_reg_4077 => and_ln1292_reg_4077,
      \and_ln1292_reg_4077_reg[0]_0\ => \and_ln1292_reg_4077[0]_i_1_n_5\,
      \ap_CS_fsm_reg[3]\(0) => outpix_val_V_2_fu_2420,
      \ap_CS_fsm_reg[3]_0\(0) => hBarSel_1_20,
      \ap_CS_fsm_reg[3]_1\(0) => hBarSel_0_20,
      \ap_CS_fsm_reg[3]_2\(0) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_393,
      \ap_CS_fsm_reg[3]_3\(0) => rampVal_3_new_0_fu_3060,
      \ap_CS_fsm_reg[3]_4\(0) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_398,
      \ap_CS_fsm_reg[3]_5\(0) => hdata_new_0_fu_2700,
      \ap_CS_fsm_reg[3]_6\(0) => rampVal0,
      \ap_CS_fsm_reg[3]_7\(0) => \^ap_cs_fsm_reg[3]_0\(0),
      \ap_CS_fsm_reg[3]_8\(1 downto 0) => ap_NS_fsm(4 downto 3),
      \ap_CS_fsm_reg[4]\ => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_485,
      ap_NS_fsm15_out => ap_NS_fsm15_out,
      ap_ce_reg_reg => ap_ce_reg_reg(0),
      ap_clk => ap_clk,
      ap_done_cache => \flow_control_loop_pipe_sequential_init_U/ap_done_cache\,
      ap_done_cache_reg => ap_done_cache_i_1_n_5,
      ap_enable_reg_pp0_iter10 => ap_enable_reg_pp0_iter10,
      ap_enable_reg_pp0_iter12_reg_0 => ap_enable_reg_pp0_iter12_reg,
      ap_enable_reg_pp0_iter12_reg_1 => \^ap_enable_reg_pp0_iter12_reg_0\,
      ap_enable_reg_pp0_iter12_reg_2 => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_193,
      ap_enable_reg_pp0_iter13_reg_0 => \^ap_enable_reg_pp0_iter13_reg\,
      ap_enable_reg_pp0_iter13_reg_1 => ap_enable_reg_pp0_iter13_reg_0(0),
      ap_enable_reg_pp0_iter1_reg_0 => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_0\,
      ap_enable_reg_pp0_iter8 => ap_enable_reg_pp0_iter8,
      ap_enable_reg_pp0_iter9 => ap_enable_reg_pp0_iter9,
      ap_loop_exit_ready_pp0_iter14_reg => ap_loop_exit_ready_pp0_iter14_reg,
      \ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245_reg[0]_0\(0) => \ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245_reg[0]\(0),
      \ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245_reg[2]_0\ => \ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245_reg[2]\,
      \ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059_reg[2]_0\ => \ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059_reg[2]\,
      \ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059_reg[7]_0\(0) => \ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059_reg[7]\(0),
      \ap_phi_reg_pp0_iter13_outpix_val_V_74_reg_933_reg[6]_0\(1 downto 0) => \ap_phi_reg_pp0_iter13_outpix_val_V_74_reg_933_reg[6]\(1 downto 0),
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_2\ => \^or_ln1592_reg_1259_reg[0]_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_2_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_2\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_1\ => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_2\ => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_1\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_1\ => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_2\ => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_1\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_3\ => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_2\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]_0\(5 downto 0) => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]\(5 downto 0),
      ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_1\ => \rampVal_2_flag_1_fu_474_reg[0]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4]_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_1\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[0]_i_2_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[0]_i_2\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0]_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_3\ => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_3\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_3_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_3_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]_i_2\ => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]_i_2\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2\ => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_3\ => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_3\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_1\ => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_2\ => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_1\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[6]_0\(5 downto 0) => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[6]\(5 downto 0),
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0\(7 downto 0) => \^rampval_loc_0_fu_298_reg[7]_0\(7 downto 0),
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_1\ => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_2\ => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[5]_i_2\ => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[5]_i_2\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3]_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3\ => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3_0\ => \icmp_ln1592_2_reg_1264_reg_n_5_[0]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3]_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_1\ => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_2\ => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_1\,
      \ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]\(0) => \ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]\(0),
      \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[3]_0\ => \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[3]\,
      \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[4]_0\(2 downto 0) => \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[4]\(2 downto 0),
      \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[7]_0\ => \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[7]\,
      ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181 => ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181,
      \ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181_reg[7]_0\(1 downto 0) => \ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181_reg[7]\(1 downto 0),
      \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[0]_0\ => \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[0]\,
      \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_0\(1 downto 0) => \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]\(1 downto 0),
      \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_1\ => \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_0\,
      \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[7]_0\(0) => \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[7]\(0),
      \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[0]_0\ => \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[0]\,
      \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[2]_0\ => \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[2]\,
      \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[3]_0\ => \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[3]\,
      \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[4]_0\ => \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[4]\,
      \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7]_0\ => \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7]\,
      \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7]_1\ => \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7]_0\,
      \ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996_reg[6]_0\(2 downto 0) => \ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996_reg[6]\(2 downto 0),
      \ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[4]_0\ => grp_tpgPatternDPColorSquare_fu_1441_ap_start_reg_reg_0,
      \ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[6]_0\ => \ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[6]\,
      \ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[7]_0\(1 downto 0) => \ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[7]\(1 downto 0),
      \ap_return_int_reg_reg[7]\(3 downto 0) => \ap_return_int_reg_reg[7]\(3 downto 0),
      \ap_return_int_reg_reg[9]\(9 downto 0) => \ap_return_int_reg_reg[9]\(9 downto 0),
      ap_rst_n => ap_rst_n,
      bckgndYUV_full_n => bckgndYUV_full_n,
      cmp106_fu_386_p2 => cmp106_fu_386_p2,
      cmp35_not_reg_1224 => cmp35_not_reg_1224,
      g0_b0_i_2(7 downto 0) => g0_b0_i_2(7 downto 0),
      \gSerie_V_reg[0]_0\(0) => \gSerie_V_reg[0]\(0),
      grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_1,
      grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_0 => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_2,
      grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_1 => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_3,
      grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_2 => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_213,
      grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_3 => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_488,
      grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_4 => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_500,
      grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_5(15 downto 0) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta(15 downto 0),
      grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_6(7 downto 0) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVAddr(15 downto 8),
      grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hdata_flag_1_out => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hdata_flag_1_out,
      grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_2_flag_1_out => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_2_flag_1_out,
      grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_flag_1_out => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_flag_1_out,
      grp_tpgPatternCheckerBoard_fu_1385_ap_return_0(0) => grp_tpgPatternCheckerBoard_fu_1385_ap_return_0(0),
      grp_tpgPatternCheckerBoard_fu_1385_ap_return_3(0) => grp_tpgPatternCheckerBoard_fu_1385_ap_return_3(0),
      grp_tpgPatternCheckerBoard_fu_1385_ap_start_reg => grp_tpgPatternCheckerBoard_fu_1385_ap_start_reg,
      grp_tpgPatternCheckerBoard_fu_1385_ap_start_reg_reg_0 => grp_tpgPatternCheckerBoard_fu_1385_ap_start_reg_i_1_n_5,
      grp_tpgPatternCrossHatch_fu_1369_ap_start_reg => grp_tpgPatternCrossHatch_fu_1369_ap_start_reg,
      grp_tpgPatternCrossHatch_fu_1369_ap_start_reg_reg_0 => grp_tpgPatternCrossHatch_fu_1369_ap_start_reg_i_1_n_5,
      grp_tpgPatternDPColorSquare_fu_1441_ap_start_reg => grp_tpgPatternDPColorSquare_fu_1441_ap_start_reg,
      grp_tpgPatternDPColorSquare_fu_1441_ap_start_reg_reg_0 => grp_tpgPatternDPColorSquare_fu_1441_ap_start_reg_i_1_n_5,
      grp_tpgPatternTartanColorBars_fu_1413_ap_start_reg => grp_tpgPatternTartanColorBars_fu_1413_ap_start_reg,
      grp_tpgPatternTartanColorBars_fu_1413_ap_start_reg_reg_0 => grp_tpgPatternTartanColorBars_fu_1413_ap_start_reg_i_1_n_5,
      grp_v_tpgHlsDataFlow_fu_331_ap_start_reg => grp_v_tpgHlsDataFlow_fu_331_ap_start_reg,
      \hBarSel_0_2_reg[0]\ => \hBarSel_0_2_reg[0]_0\,
      \hBarSel_0_2_reg[2]\(2) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_474,
      \hBarSel_0_2_reg[2]\(1) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_475,
      \hBarSel_0_2_reg[2]\(0) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_476,
      \hBarSel_0_2_reg[2]_0\ => \hBarSel_0_2_reg[2]_0\,
      \hBarSel_0_4_loc_0_fu_294_reg[2]\(2 downto 0) => hBarSel_0_2(2 downto 0),
      \hBarSel_0_reg[0]\(0) => \hBarSel_0_reg[0]\(0),
      \hBarSel_1_2_reg[1]\ => \hBarSel_1_2_reg[1]_0\,
      \hBarSel_1_2_reg[2]\(2) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_471,
      \hBarSel_1_2_reg[2]\(1) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_472,
      \hBarSel_1_2_reg[2]\(0) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_473,
      \hBarSel_1_4_loc_0_fu_282_reg[2]\(2 downto 0) => hBarSel_1_2(2 downto 0),
      hdata_flag_0_reg_418 => hdata_flag_0_reg_418,
      \hdata_flag_1_fu_478_reg[0]_0\ => \hdata_flag_1_fu_478[0]_i_1_n_5\,
      \hdata_loc_0_fu_266_reg[0]\ => \hdata_loc_0_fu_266_reg[0]_0\,
      \hdata_loc_0_fu_266_reg[2]\ => \hdata_loc_0_fu_266_reg[2]_0\,
      \hdata_loc_0_fu_266_reg[3]\ => \hdata_loc_0_fu_266_reg[3]_0\,
      \hdata_loc_0_fu_266_reg[3]_0\ => \hdata_loc_0_fu_266_reg[3]_1\,
      \hdata_loc_0_fu_266_reg[7]\(6 downto 0) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hdata_new_1_out(7 downto 1),
      \hdata_loc_0_fu_266_reg[7]_0\(7 downto 0) => hdata_loc_0_fu_266(7 downto 0),
      \hdata_loc_0_fu_266_reg[7]_1\(7 downto 0) => hdata(7 downto 0),
      \hdata_new_0_fu_270_reg[7]\(7 downto 0) => add_ln1488_reg_1244(7 downto 0),
      \hdata_reg[7]\(7) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_477,
      \hdata_reg[7]\(6) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_478,
      \hdata_reg[7]\(5) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_479,
      \hdata_reg[7]\(4) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_480,
      \hdata_reg[7]\(3) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_481,
      \hdata_reg[7]\(2) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_482,
      \hdata_reg[7]\(1) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_483,
      \hdata_reg[7]\(0) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_484,
      \icmp_ln1027_reg_4041_reg[0]_0\ => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_495,
      \icmp_ln1027_reg_4041_reg[0]_1\ => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_496,
      \icmp_ln1027_reg_4041_reg[0]_2\ => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_525,
      \icmp_ln1027_reg_4041_reg[0]_3\ => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_526,
      \icmp_ln1027_reg_4041_reg[0]_4\ => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_527,
      \icmp_ln1027_reg_4041_reg[0]_5\ => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_528,
      \icmp_ln1027_reg_4041_reg[0]_6\ => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_529,
      \icmp_ln1027_reg_4041_reg[0]_7\ => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_530,
      \icmp_ln1027_reg_4041_reg[0]_8\ => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_531,
      \icmp_ln1027_reg_4041_reg[0]_9\ => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_532,
      \icmp_ln1050_reg_4081_reg[0]_0\ => \icmp_ln1050_reg_4081_reg[0]\,
      \icmp_ln1064_2_reg_566_reg[0]\(0) => \icmp_ln1064_2_reg_566_reg[0]\(0),
      icmp_ln1072_8_fu_1804_p2 => icmp_ln1072_8_fu_1804_p2,
      \icmp_ln1072_8_reg_4134_pp0_iter10_reg_reg[0]__0_0\(0) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_388,
      icmp_ln1072_fu_1750_p2 => icmp_ln1072_fu_1750_p2,
      \icmp_ln1072_reg_4125_pp0_iter10_reg_reg[0]__0_0\(0) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_391,
      \icmp_ln1285_reg_4073_reg[0]_0\ => \icmp_ln1285_reg_4073_reg[0]\,
      icmp_ln1336_1_fu_263_p2 => \grp_tpgPatternTartanColorBars_fu_1413/icmp_ln1336_1_fu_263_p2\,
      icmp_ln1336_fu_251_p2 => \grp_tpgPatternTartanColorBars_fu_1413/icmp_ln1336_fu_251_p2\,
      \icmp_ln1404_1_reg_530_reg[0]\ => \icmp_ln1404_1_reg_530_reg[0]\,
      \icmp_ln1404_reg_526_reg[0]\(7 downto 0) => \^y_3_reg_1179_reg[15]_0\(7 downto 0),
      \icmp_ln1404_reg_526_reg[0]_0\ => \^y_3_reg_1179_reg[6]_0\,
      \icmp_ln1404_reg_526_reg[0]_1\ => \^y_3_reg_1179_reg[7]_0\,
      \icmp_ln1404_reg_526_reg[0]_2\ => \^trunc_ln518_reg_1186_reg[4]_0\,
      icmp_ln1428_fu_264_p2 => icmp_ln1428_fu_264_p2,
      icmp_ln1592_1_reg_1254 => icmp_ln1592_1_reg_1254,
      icmp_ln1592_reg_1249 => icmp_ln1592_reg_1249,
      \icmp_ln520_reg_4037_pp0_iter11_reg_reg[0]_0\ => \icmp_ln520_reg_4037_pp0_iter11_reg_reg[0]\,
      \icmp_ln520_reg_4037_pp0_iter11_reg_reg[0]_1\(0) => rampVal_2_new_0_fu_2620,
      \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_0\ => \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]\,
      icmp_ln520_reg_4037_pp0_iter7_reg => icmp_ln520_reg_4037_pp0_iter7_reg,
      icmp_ln520_reg_4037_pp0_iter8_reg => icmp_ln520_reg_4037_pp0_iter8_reg,
      icmp_ln520_reg_4037_pp0_iter9_reg => icmp_ln520_reg_4037_pp0_iter9_reg,
      \icmp_ln520_reg_4037_reg[0]_0\(15 downto 0) => \icmp_ln520_reg_4037_reg[0]\(15 downto 0),
      \in\(47 downto 0) => \in\(47 downto 0),
      \int_bckgndId_reg[0]\ => \int_bckgndId_reg[0]\,
      \int_width_reg[15]\(0) => \int_width_reg[15]\(0),
      internal_empty_n_reg(0) => internal_empty_n_reg(0),
      internal_full_n_reg(0) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_396,
      internal_full_n_reg_0(0) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_400,
      internal_full_n_reg_1(0) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_402,
      internal_full_n_reg_2(0) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_405,
      \or_ln1064_reg_557_reg[0]\ => \or_ln1064_reg_557_reg[0]\,
      \or_ln1592_reg_1259_reg[0]\ => \or_ln1592_reg_1259_reg[0]_1\,
      \or_ln1592_reg_1259_reg[0]_0\ => \or_ln1592_reg_1259_reg[0]_2\,
      \or_ln691_2_reg_4394_reg[0]_0\(0) => \or_ln691_2_reg_4394_reg[0]\(0),
      \or_ln691_2_reg_4394_reg[0]_1\(0) => \or_ln691_2_reg_4394_reg[0]_0\(0),
      \or_ln691_2_reg_4394_reg[0]_i_3\(13 downto 0) => \or_ln691_2_reg_4394_reg[0]_i_3\(13 downto 0),
      \or_ln691_2_reg_4394_reg[0]_i_4\(13 downto 0) => \or_ln691_2_reg_4394_reg[0]_i_4\(13 downto 0),
      \or_ln691_6_reg_4401_reg[0]_0\(0) => \or_ln691_6_reg_4401_reg[0]\(0),
      \or_ln691_6_reg_4401_reg[0]_1\(0) => \or_ln691_6_reg_4401_reg[0]_0\(0),
      \outpix_val_V_10_fu_502_reg[7]_0\(7 downto 0) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_10_out(7 downto 0),
      \outpix_val_V_10_fu_502_reg[7]_1\(7 downto 0) => outpix_val_V_4_load_reg_1214(7 downto 0),
      \outpix_val_V_11_fu_506_reg[0]_0\ => \outpix_val_V_11_fu_506_reg[0]\,
      \outpix_val_V_11_fu_506_reg[7]_0\(7 downto 0) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_11_out(7 downto 0),
      \outpix_val_V_11_fu_506_reg[7]_1\(7 downto 0) => outpix_val_V_5_load_reg_1219(7 downto 0),
      outpix_val_V_23_reg_4449(0) => outpix_val_V_23_reg_4449(0),
      \outpix_val_V_41_reg_4536_reg[7]_0\(7 downto 0) => p_0_5_0_0_0252383_lcssa401_fu_230(7 downto 0),
      \outpix_val_V_42_reg_4530_reg[7]_0\(7 downto 0) => p_0_4_0_0_0250381_lcssa398_fu_226(7 downto 0),
      \outpix_val_V_43_reg_4524_reg[7]_0\(7 downto 0) => \^p_0_3_0_0_0248379_lcssa395_fu_222_reg[7]_0\(7 downto 0),
      \outpix_val_V_44_reg_4518_reg[7]_0\(7 downto 0) => p_0_2_0_0_0246377_lcssa392_fu_218(7 downto 0),
      \outpix_val_V_45_reg_4512_reg[7]_0\(7 downto 0) => p_0_1_0_0_0244375_lcssa389_fu_214(7 downto 0),
      \outpix_val_V_46_reg_4506_reg[7]_0\(7 downto 4) => \^p_0_0_0_0_0242373_lcssa386_fu_210_reg[7]_0\(5 downto 2),
      \outpix_val_V_46_reg_4506_reg[7]_0\(3) => p_0_0_0_0_0242373_lcssa386_fu_210(3),
      \outpix_val_V_46_reg_4506_reg[7]_0\(2 downto 1) => \^p_0_0_0_0_0242373_lcssa386_fu_210_reg[7]_0\(1 downto 0),
      \outpix_val_V_46_reg_4506_reg[7]_0\(0) => p_0_0_0_0_0242373_lcssa386_fu_210(0),
      outpix_val_V_50_reg_4444(0) => outpix_val_V_50_reg_4444(0),
      outpix_val_V_51_reg_4329_pp0_iter12_reg(7 downto 0) => outpix_val_V_51_reg_4329_pp0_iter12_reg(7 downto 0),
      \outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[1]__0_0\ => \outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[1]__0\,
      \outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[7]__0_0\(5 downto 0) => \outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[7]__0\(5 downto 0),
      \outpix_val_V_6_fu_486_reg[7]_0\(7 downto 0) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_6_out(7 downto 0),
      \outpix_val_V_6_fu_486_reg[7]_1\ => \outpix_val_V_6_fu_486_reg[7]\,
      \outpix_val_V_6_fu_486_reg[7]_2\(7 downto 0) => outpix_val_V_load_reg_1194(7 downto 0),
      \outpix_val_V_7_fu_490_reg[7]_0\(7 downto 0) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_7_out(7 downto 0),
      \outpix_val_V_7_fu_490_reg[7]_1\(7 downto 0) => outpix_val_V_1_load_reg_1199(7 downto 0),
      \outpix_val_V_8_fu_494_reg[7]_0\(7 downto 0) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_8_out(7 downto 0),
      \outpix_val_V_8_fu_494_reg[7]_1\(7 downto 0) => outpix_val_V_2_load_reg_1204(7 downto 0),
      \outpix_val_V_9_fu_498_reg[7]_0\(7 downto 0) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_9_out(7 downto 0),
      \outpix_val_V_9_fu_498_reg[7]_1\(7 downto 0) => outpix_val_V_3_load_reg_1209(7 downto 0),
      q0(5 downto 0) => q0(5 downto 0),
      \q0_reg[0]\ => \q0[0]_i_1_n_5\,
      \q0_reg[0]_inv\(0) => \q0_reg[0]_inv\(0),
      \q0_reg[2]\ => \q0_reg[2]\,
      \q0_reg[2]_0\(2 downto 0) => hBarSel_1_4_loc_0_fu_282(2 downto 0),
      \q0_reg[5]\(0) => \q0_reg[5]\(0),
      \q0_reg[6]\ => \q0_reg[6]\,
      \q0_reg[6]_0\ => \q0[6]_i_1_n_5\,
      \q0_reg[7]\ => \q0_reg[7]\,
      \q0_reg[7]_0\(7 downto 0) => \q0_reg[7]_0\(7 downto 0),
      \q0_reg[7]_1\(1) => \q0[7]_i_1_n_5\,
      \q0_reg[7]_1\(0) => \q0[5]_i_1_n_5\,
      q1(5 downto 0) => q1(5 downto 0),
      \q1_reg[0]\(0) => \q1_reg[0]\(0),
      \q1_reg[0]_0\(0) => \q1_reg[0]_0\(0),
      \q1_reg[0]_1\ => \q1[0]_i_1_n_5\,
      \q1_reg[0]_inv\(0) => \q1_reg[0]_inv\(0),
      \q1_reg[0]_inv_0\(2 downto 0) => \q1_reg[0]_inv_0\(2 downto 0),
      \q1_reg[2]\ => \q1_reg[2]\,
      \q1_reg[2]_0\(2 downto 0) => hBarSel_0_4_loc_0_fu_294(2 downto 0),
      \q1_reg[6]\ => \q1_reg[6]\,
      \q1_reg[6]_0\ => \q1[6]_i_1_n_5\,
      \q1_reg[7]\(5 downto 0) => \q1_reg[7]\(5 downto 0),
      \q1_reg[7]_0\(1) => \q1[7]_i_1_n_5\,
      \q1_reg[7]_0\(0) => \q1[5]_i_1_n_5\,
      q1_reg_0(1 downto 0) => \tpgSinTableArray_9bit_U/q5_reg\(8 downto 7),
      q3_reg_0(1 downto 0) => \tpgSinTableArray_9bit_U/q3_reg\(8 downto 7),
      q3_reg_1(1 downto 0) => \tpgSinTableArray_9bit_U/q2_reg\(8 downto 7),
      q4_reg_0(1 downto 0) => \tpgSinTableArray_9bit_U/q4_reg\(8 downto 7),
      q4_reg_1 => q4_reg,
      \rSerie_V_reg[27]_0\(8 downto 0) => \rSerie_V_reg[27]\(8 downto 0),
      \rSerie_V_reg[4]__0_0\(1 downto 0) => \rSerie_V_reg[4]__0\(1 downto 0),
      rampStart_load_reg_1167(3 downto 1) => rampStart_load_reg_1167(7 downto 5),
      rampStart_load_reg_1167(0) => rampStart_load_reg_1167(1),
      \rampStart_load_reg_1167_reg[0]\ => \^rampstart_load_reg_1167_reg[0]_0\(0),
      \rampStart_load_reg_1167_reg[1]\ => \rampStart_load_reg_1167_reg[1]_0\,
      \rampStart_load_reg_1167_reg[2]\ => \rampStart_load_reg_1167_reg[2]_0\,
      \rampStart_load_reg_1167_reg[4]\ => \rampStart_load_reg_1167_reg[4]_0\,
      \rampStart_load_reg_1167_reg[4]_0\ => \rampStart_load_reg_1167_reg[4]_1\,
      \rampStart_load_reg_1167_reg[5]\ => \rampStart_load_reg_1167_reg[5]_0\,
      \rampStart_load_reg_1167_reg[6]\ => \rampStart_load_reg_1167_reg[6]_0\,
      \rampStart_load_reg_1167_reg[7]\ => \rampStart_load_reg_1167_reg[7]_0\,
      \rampStart_load_reg_1167_reg[7]_0\(7 downto 0) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal(7 downto 0),
      \rampVal_1_reg[7]\(7 downto 0) => p_1_in(7 downto 0),
      rampVal_2_flag_0_reg_430 => rampVal_2_flag_0_reg_430,
      \rampVal_2_flag_1_fu_474_reg[0]_0\ => \rampVal_2_flag_1_fu_474[0]_i_1_n_5\,
      \rampVal_2_loc_0_fu_258_reg[1]\ => \rampVal_2_loc_0_fu_258_reg[1]_0\,
      \rampVal_2_loc_0_fu_258_reg[7]\(6 downto 0) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_2_new_1_out(7 downto 1),
      \rampVal_2_loc_0_fu_258_reg[7]_0\(6 downto 0) => rampVal_2_loc_0_fu_258(7 downto 1),
      \rampVal_2_loc_0_fu_258_reg[7]_1\(6 downto 0) => rampVal_2(7 downto 1),
      \rampVal_2_reg[7]\(6) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_410,
      \rampVal_2_reg[7]\(5) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_411,
      \rampVal_2_reg[7]\(4) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_412,
      \rampVal_2_reg[7]\(3) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_413,
      \rampVal_2_reg[7]\(2) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_414,
      \rampVal_2_reg[7]\(1) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_415,
      \rampVal_2_reg[7]\(0) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_416,
      \rampVal_3_flag_0_reg_406_reg[0]\(3) => ap_CS_fsm_state5,
      \rampVal_3_flag_0_reg_406_reg[0]\(2) => ap_CS_fsm_state4,
      \rampVal_3_flag_0_reg_406_reg[0]\(1) => ap_CS_fsm_state3,
      \rampVal_3_flag_0_reg_406_reg[0]\(0) => ap_CS_fsm_state1,
      \rampVal_3_flag_1_fu_482_reg[0]_0\ => \rampVal_3_flag_1_fu_482[0]_i_1_n_5\,
      \rampVal_3_loc_0_fu_302_reg[0]\ => \rampVal_3_loc_0_fu_302_reg[0]_0\,
      \rampVal_3_loc_0_fu_302_reg[2]\ => \rampVal_3_loc_0_fu_302_reg[2]_0\,
      \rampVal_3_loc_0_fu_302_reg[3]\ => \rampVal_3_loc_0_fu_302_reg[3]_0\,
      \rampVal_3_loc_0_fu_302_reg[6]\ => \rampVal_3_loc_0_fu_302_reg[6]_0\,
      \rampVal_3_loc_0_fu_302_reg[7]\(6) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_337,
      \rampVal_3_loc_0_fu_302_reg[7]\(5 downto 0) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_new_1_out(6 downto 1),
      \rampVal_3_loc_0_fu_302_reg[7]_0\(7 downto 0) => rampVal_3_loc_0_fu_302(7 downto 0),
      \rampVal_3_loc_0_fu_302_reg[7]_1\(7 downto 0) => rampVal_1(7 downto 0),
      \rampVal_3_loc_0_fu_302_reg[7]_2\ => \rampVal_3_loc_0_fu_302_reg[7]_0\,
      \rampVal_3_new_0_fu_306_reg[0]\ => \rampVal_3_new_0_fu_306_reg[0]_0\,
      \rampVal_loc_0_fu_298_reg[3]\ => \rampVal_loc_0_fu_298[3]_i_3_n_5\,
      \rampVal_loc_0_fu_298_reg[7]\(7 downto 0) => rampVal(7 downto 0),
      \rampVal_reg[0]\ => \rampVal_reg[0]_0\,
      \rampVal_reg[4]\ => \rampVal[4]_i_2_n_5\,
      \rampVal_reg[5]\ => \rampVal[5]_i_2_n_5\,
      \rampVal_reg[6]\ => \rampVal[7]_i_4_n_5\,
      \rampVal_reg[7]\(7) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_417,
      \rampVal_reg[7]\(6) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_418,
      \rampVal_reg[7]\(5) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_419,
      \rampVal_reg[7]\(4) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_420,
      \rampVal_reg[7]\(3) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_421,
      \rampVal_reg[7]\(2) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_422,
      \rampVal_reg[7]\(1) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_423,
      \rampVal_reg[7]\(0) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_424,
      rev102_reg_1234 => rev102_reg_1234,
      \s_reg[2]\(2 downto 0) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hBarSel_0_2(2 downto 0),
      \s_reg[2]_0\(2 downto 0) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hBarSel_1_2(2 downto 0),
      shiftReg_ce => shiftReg_ce,
      srcYUV_empty_n => srcYUV_empty_n,
      start_for_tpgForeground_U0_full_n => start_for_tpgForeground_U0_full_n,
      \sub_ln229_1_reg_4138_reg[0]_0\ => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_534,
      \sub_ln229_1_reg_4138_reg[10]_0\(0) => \sub_ln229_1_reg_4138_reg[10]\(0),
      \sub_ln229_1_reg_4138_reg[10]_1\(10 downto 0) => \sub_ln229_1_reg_4138_reg[10]_0\(10 downto 0),
      \sub_ln229_reg_4129_reg[10]_0\ => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_533,
      \sub_ln229_reg_4129_reg[10]_1\(10 downto 0) => \sub_ln229_reg_4129_reg[10]\(10 downto 0),
      \sub_ln229_reg_4129_reg[10]_2\(3 downto 0) => \sub_ln229_reg_4129_reg[10]_0\(3 downto 0),
      \sub_ln229_reg_4129_reg[10]_3\(0) => \sub_ln229_reg_4129_reg[10]_1\(0),
      \trunc_ln320_reg_4408_reg[1]_0\ => \trunc_ln320_reg_4408_reg[1]\,
      \trunc_ln320_reg_4408_reg[1]_1\ => \trunc_ln320_reg_4408_reg[1]_0\,
      \trunc_ln320_reg_4408_reg[1]_2\ => \trunc_ln320_reg_4408_reg[1]_1\,
      \trunc_ln320_reg_4408_reg[3]_0\ => \trunc_ln320_reg_4408_reg[3]\,
      \trunc_ln320_reg_4408_reg[3]_1\ => \trunc_ln320_reg_4408_reg[3]_0\,
      \trunc_ln320_reg_4408_reg[4]_0\ => \trunc_ln320_reg_4408_reg[4]\,
      \trunc_ln320_reg_4408_reg[4]_1\ => \trunc_ln320_reg_4408_reg[4]_0\,
      \trunc_ln320_reg_4408_reg[5]_0\ => \trunc_ln320_reg_4408_reg[5]\,
      \trunc_ln320_reg_4408_reg[6]_0\ => \trunc_ln320_reg_4408_reg[6]\,
      \trunc_ln320_reg_4408_reg[7]_0\ => \trunc_ln320_reg_4408_reg[7]\,
      \trunc_ln320_reg_4408_reg[7]_1\ => \trunc_ln320_reg_4408_reg[7]_0\,
      trunc_ln518_reg_1186(2 downto 0) => trunc_ln518_reg_1186(2 downto 0),
      \vBarSel_reg[2]_i_4\(7 downto 0) => \vBarSel_reg[2]_i_4\(7 downto 0),
      xBar_V(10 downto 0) => xBar_V(10 downto 0),
      xBar_V0 => xBar_V0,
      xBar_V_1(10 downto 0) => xBar_V_1(10 downto 0),
      xBar_V_10 => xBar_V_10,
      \xBar_V_1_loc_0_fu_290_reg[10]\(10 downto 0) => \^xbar_v_1_loc_0_fu_290_reg[10]_0\(10 downto 0),
      \xBar_V_1_loc_0_fu_290_reg[2]\ => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_315,
      \xBar_V_1_loc_0_fu_290_reg[3]\ => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_316,
      \xBar_V_1_loc_0_fu_290_reg[4]\ => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_317,
      \xBar_V_1_loc_0_fu_290_reg[4]_0\ => \xBar_V_1_loc_0_fu_290[4]_i_3_n_5\,
      \xBar_V_1_loc_0_fu_290_reg[6]\(1 downto 0) => \xBar_V_1_loc_0_fu_290_reg[6]_0\(1 downto 0),
      \xBar_V_1_loc_0_fu_290_reg[6]_0\(2 downto 0) => \xBar_V_1_loc_0_fu_290_reg[6]_1\(2 downto 0),
      \xBar_V_1_loc_0_fu_290_reg[7]\(0) => \xBar_V_1_loc_0_fu_290_reg[7]_0\(0),
      \xBar_V_1_loc_0_fu_290_reg[7]_0\ => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_318,
      \xBar_V_1_loc_0_fu_290_reg[8]\ => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_319,
      \xBar_V_1_loc_0_fu_290_reg[9]\ => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_320,
      \xBar_V_1_loc_0_fu_290_reg[9]_0\ => \xBar_V_1_loc_0_fu_290[9]_i_3_n_5\,
      \xBar_V_1_reg[10]\(10) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_441,
      \xBar_V_1_reg[10]\(9) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_442,
      \xBar_V_1_reg[10]\(8) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_443,
      \xBar_V_1_reg[10]\(7) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_444,
      \xBar_V_1_reg[10]\(6) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_445,
      \xBar_V_1_reg[10]\(5) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_446,
      \xBar_V_1_reg[10]\(4) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_447,
      \xBar_V_1_reg[10]\(3) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_448,
      \xBar_V_1_reg[10]\(2) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_449,
      \xBar_V_1_reg[10]\(1) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_450,
      \xBar_V_1_reg[10]\(0) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_451,
      \xBar_V_1_reg[10]_0\ => \xBar_V_1[10]_i_2_n_5\,
      \xBar_V_1_reg[5]\ => \xBar_V_1[5]_i_3_n_5\,
      \xBar_V_1_reg[6]\ => \xBar_V_1[6]_i_3_n_5\,
      \xBar_V_1_reg[7]\ => \xBar_V_1[9]_i_8_n_5\,
      \xBar_V_loc_0_fu_286_reg[10]\(10 downto 0) => \^xbar_v_loc_0_fu_286_reg[10]_0\(10 downto 0),
      \xBar_V_loc_0_fu_286_reg[2]\ => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_309,
      \xBar_V_loc_0_fu_286_reg[3]\ => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_310,
      \xBar_V_loc_0_fu_286_reg[4]\ => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_311,
      \xBar_V_loc_0_fu_286_reg[4]_0\ => \xBar_V_loc_0_fu_286[4]_i_3_n_5\,
      \xBar_V_loc_0_fu_286_reg[6]\(1 downto 0) => \xBar_V_loc_0_fu_286_reg[6]_0\(1 downto 0),
      \xBar_V_loc_0_fu_286_reg[6]_0\(2 downto 0) => \xBar_V_loc_0_fu_286_reg[6]_1\(2 downto 0),
      \xBar_V_loc_0_fu_286_reg[7]\(0) => \xBar_V_loc_0_fu_286_reg[7]_0\(0),
      \xBar_V_loc_0_fu_286_reg[7]_0\ => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_312,
      \xBar_V_loc_0_fu_286_reg[8]\ => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_313,
      \xBar_V_loc_0_fu_286_reg[9]\ => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_314,
      \xBar_V_loc_0_fu_286_reg[9]_0\ => \xBar_V_loc_0_fu_286[9]_i_3_n_5\,
      \xBar_V_reg[10]\(10) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_452,
      \xBar_V_reg[10]\(9) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_453,
      \xBar_V_reg[10]\(8) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_454,
      \xBar_V_reg[10]\(7) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_455,
      \xBar_V_reg[10]\(6) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_456,
      \xBar_V_reg[10]\(5) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_457,
      \xBar_V_reg[10]\(4) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_458,
      \xBar_V_reg[10]\(3) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_459,
      \xBar_V_reg[10]\(2) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_460,
      \xBar_V_reg[10]\(1) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_461,
      \xBar_V_reg[10]\(0) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_462,
      \xBar_V_reg[10]_0\ => \xBar_V[10]_i_5_n_5\,
      \xBar_V_reg[5]\ => \xBar_V[5]_i_3_n_5\,
      \xBar_V_reg[6]\ => \xBar_V[6]_i_3_n_5\,
      \xBar_V_reg[7]\ => \xBar_V[9]_i_3_n_5\,
      \xCount_V_1_reg[7]\(7 downto 0) => \xCount_V_1_reg[7]\(7 downto 0),
      \xCount_V_1_reg[9]\(9 downto 0) => \xCount_V_1_reg[9]\(9 downto 0),
      \xCount_V_1_reg[9]_0\(0) => \xCount_V_1_reg[9]_0\(0),
      \xCount_V_1_reg[9]_i_5\ => \xCount_V_1_reg[9]_i_5\,
      \xCount_V_2_reg[7]\(7 downto 0) => \xCount_V_2_reg[7]\(7 downto 0),
      \xCount_V_2_reg[9]\(9 downto 0) => \xCount_V_2_reg[9]\(9 downto 0),
      \xCount_V_2_reg[9]_0\(0) => \xCount_V_2_reg[9]_0\(0),
      \xCount_V_3_reg[7]\(7 downto 0) => \xCount_V_3_reg[7]\(7 downto 0),
      \xCount_V_3_reg[9]\(9 downto 0) => \xCount_V_3_reg[9]\(9 downto 0),
      \xCount_V_3_reg[9]_0\(0) => \xCount_V_3_reg[9]_0\(0),
      \xCount_V_6_reg[1]\ => \xCount_V_6_reg[1]\,
      \xCount_V_6_reg[1]_0\ => \xCount_V_6_reg[1]_0\,
      \xCount_V_6_reg[2]\ => DI(0),
      \xCount_V_6_reg[3]\ => DI(1),
      \xCount_V_6_reg[6]\ => DI(2),
      \xCount_V_6_reg[7]\ => DI(3),
      \xCount_V_6_reg[7]_0\(1 downto 0) => \xCount_V_6_reg[7]\(1 downto 0),
      \xCount_V_7[8]_i_12\ => \xCount_V_7[8]_i_12\,
      \xCount_V_7_reg[7]\(1 downto 0) => \xCount_V_7_reg[7]\(1 downto 0),
      \xCount_V_7_reg[8]_i_2\ => \xCount_V_7_reg[8]_i_2\,
      \xCount_V_7_reg[9]\ => \xCount_V_7_reg[9]\,
      \xCount_V_7_reg[9]_0\ => \xCount_V_7_reg[9]_0\,
      \xCount_V_7_reg[9]_1\ => \xCount_V_7_reg[9]_1\,
      \xCount_V_7_reg[9]_2\ => \xCount_V_7_reg[9]_2\,
      \xCount_V_reg[0]\(0) => \xCount_V_reg[0]\(0),
      \xCount_V_reg[7]\(7 downto 0) => \xCount_V_reg[7]\(7 downto 0),
      \xCount_V_reg[9]\(9 downto 0) => \xCount_V_reg[9]\(9 downto 0),
      \xCount_V_reg[9]_0\(0) => \xCount_V_reg[9]_0\(0),
      \x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(14 downto 0) => \x_4_reg_4018_pp0_iter10_reg_reg[15]\(14 downto 0),
      \x_4_reg_4018_pp0_iter10_reg_reg[15]_1\(6 downto 0) => \x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(6 downto 0),
      \x_4_reg_4018_pp0_iter10_reg_reg[15]_2\(6 downto 0) => \x_4_reg_4018_pp0_iter10_reg_reg[15]_1\(6 downto 0),
      \x_4_reg_4018_pp0_iter10_reg_reg[15]_3\(6 downto 0) => \x_4_reg_4018_pp0_iter10_reg_reg[15]_2\(6 downto 0),
      \x_4_reg_4018_pp0_iter10_reg_reg[15]_4\(6 downto 0) => \x_4_reg_4018_pp0_iter10_reg_reg[15]_3\(6 downto 0),
      \x_4_reg_4018_pp0_iter8_reg_reg[15]__0_0\(14 downto 0) => \x_4_reg_4018_pp0_iter8_reg_reg[15]__0\(14 downto 0),
      \x_4_reg_4018_pp0_iter9_reg_reg[15]_0\(14 downto 0) => x_4_reg_4018_pp0_iter9_reg(15 downto 1),
      \x_fu_470_reg[12]_0\ => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_212,
      \x_fu_470_reg[12]_1\ => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_274,
      \yCount_V_1_reg[0]\ => \^trunc_ln518_reg_1186_reg[3]_0\,
      \yCount_V_2_reg[0]\ => \yCount_V_2_reg[0]\,
      \yCount_V_2_reg[0]_0\ => \yCount_V_2_reg[0]_0\,
      \yCount_V_2_reg[0]_1\ => \yCount_V_2_reg[0]_1\,
      \yCount_V_2_reg[8]\(8 downto 0) => \yCount_V_2_reg[8]\(8 downto 0),
      \yCount_V_3_reg[9]\(9 downto 0) => \yCount_V_3_reg[9]\(9 downto 0),
      \yCount_V_reg[0]\(2 downto 0) => \yCount_V_reg[0]\(2 downto 0),
      \yCount_V_reg[9]\(9 downto 0) => \yCount_V_reg[9]\(9 downto 0),
      \y_fu_206_reg[0]\ => \^start_once_reg\,
      \y_fu_206_reg[0]_0\ => \y_fu_206_reg[0]_0\,
      \zext_ln1032_cast_reg_4013_reg[0]_0\ => \^d\(0),
      \zext_ln1032_cast_reg_4013_reg[2]_0\ => \^d\(1),
      \zext_ln1032_cast_reg_4013_reg[3]_0\ => \^d\(2),
      \zext_ln1032_cast_reg_4013_reg[4]_0\ => \^d\(3),
      zonePlateVAddr(15 downto 0) => zonePlateVAddr(15 downto 0),
      zonePlateVAddr0 => zonePlateVAddr0,
      \zonePlateVAddr_loc_0_fu_278_reg[15]\(15 downto 0) => zonePlateVAddr_loc_0_fu_278(15 downto 0),
      \zonePlateVAddr_loc_0_fu_278_reg[7]\(7 downto 0) => add_ln1296_fu_1696_p2(7 downto 0),
      \zonePlateVAddr_loc_0_fu_278_reg[7]_0\(0) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_386,
      \zonePlateVAddr_reg[7]\ => \^trunc_ln518_reg_1186_reg[5]_0\,
      \zonePlateVDelta_loc_0_fu_274_reg[15]\(15) => zonePlateVDelta_loc_0_fu_274(15),
      \zonePlateVDelta_loc_0_fu_274_reg[15]\(14 downto 0) => \^zoneplatevdelta_loc_0_fu_274_reg[14]_0\(14 downto 0),
      \zonePlateVDelta_loc_0_fu_274_reg[15]_0\(15 downto 0) => zonePlateVDelta(15 downto 0),
      \zonePlateVDelta_reg[15]\(15) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_425,
      \zonePlateVDelta_reg[15]\(14) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_426,
      \zonePlateVDelta_reg[15]\(13) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_427,
      \zonePlateVDelta_reg[15]\(12) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_428,
      \zonePlateVDelta_reg[15]\(11) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_429,
      \zonePlateVDelta_reg[15]\(10) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_430,
      \zonePlateVDelta_reg[15]\(9) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_431,
      \zonePlateVDelta_reg[15]\(8) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_432,
      \zonePlateVDelta_reg[15]\(7) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_433,
      \zonePlateVDelta_reg[15]\(6) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_434,
      \zonePlateVDelta_reg[15]\(5) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_435,
      \zonePlateVDelta_reg[15]\(4) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_436,
      \zonePlateVDelta_reg[15]\(3) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_437,
      \zonePlateVDelta_reg[15]\(2) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_438,
      \zonePlateVDelta_reg[15]\(1) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_439,
      \zonePlateVDelta_reg[15]\(0) => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_440,
      \zonePlateVDelta_reg[15]_0\(15 downto 0) => \zonePlateVDelta_reg[15]_0\(15 downto 0)
    );
grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_488,
      Q => \^grp_tpgbackground_pipeline_vitis_loop_520_2_fu_442_ap_start_reg_reg_0\,
      R => RSTC
    );
grp_tpgPatternCheckerBoard_fu_1385_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0300AAAA0000"
    )
        port map (
      I0 => grp_tpgPatternCheckerBoard_fu_1385_ap_start_reg,
      I1 => grp_tpgPatternCheckerBoard_fu_1385_ap_start_reg_reg,
      I2 => grp_tpgPatternDPColorSquare_fu_1441_ap_start_reg_reg,
      I3 => icmp_ln520_reg_4037_pp0_iter8_reg,
      I4 => \^ap_enable_reg_pp0_iter12_reg_0\,
      I5 => ap_enable_reg_pp0_iter9,
      O => grp_tpgPatternCheckerBoard_fu_1385_ap_start_reg_i_1_n_5
    );
grp_tpgPatternCrossHatch_fu_1369_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0A0A0ACA0"
    )
        port map (
      I0 => grp_tpgPatternCrossHatch_fu_1369_ap_start_reg,
      I1 => icmp_ln520_reg_4037_pp0_iter7_reg,
      I2 => \^ap_enable_reg_pp0_iter12_reg_0\,
      I3 => ap_enable_reg_pp0_iter8,
      I4 => \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]\(0),
      I5 => q4_reg,
      O => grp_tpgPatternCrossHatch_fu_1369_ap_start_reg_i_1_n_5
    );
grp_tpgPatternDPColorSquare_fu_1441_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000010001000"
    )
        port map (
      I0 => grp_tpgPatternDPColorSquare_fu_1441_ap_start_reg_reg,
      I1 => grp_tpgPatternDPColorSquare_fu_1441_ap_start_reg_reg_0,
      I2 => icmp_ln520_reg_4037_pp0_iter9_reg,
      I3 => ap_enable_reg_pp0_iter10,
      I4 => grp_tpgPatternDPColorSquare_fu_1441_ap_start_reg,
      I5 => \^ap_enable_reg_pp0_iter12_reg_0\,
      O => grp_tpgPatternDPColorSquare_fu_1441_ap_start_reg_i_1_n_5
    );
grp_tpgPatternTartanColorBars_fu_1413_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA30AA00"
    )
        port map (
      I0 => grp_tpgPatternTartanColorBars_fu_1413_ap_start_reg,
      I1 => grp_tpgPatternTartanColorBars_fu_1413_ap_start_reg_reg,
      I2 => icmp_ln520_reg_4037_pp0_iter8_reg,
      I3 => \^ap_enable_reg_pp0_iter12_reg_0\,
      I4 => ap_enable_reg_pp0_iter9,
      O => grp_tpgPatternTartanColorBars_fu_1413_ap_start_reg_i_1_n_5
    );
\hBarSel_0_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => hBarSel_0_20,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hBarSel_0_2(0),
      Q => hBarSel_0_2(0),
      R => '0'
    );
\hBarSel_0_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => hBarSel_0_20,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hBarSel_0_2(1),
      Q => hBarSel_0_2(1),
      R => '0'
    );
\hBarSel_0_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => hBarSel_0_20,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hBarSel_0_2(2),
      Q => hBarSel_0_2(2),
      R => '0'
    );
\hBarSel_0_4_loc_0_fu_294_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_391,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_476,
      Q => hBarSel_0_4_loc_0_fu_294(0),
      R => '0'
    );
\hBarSel_0_4_loc_0_fu_294_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_391,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_475,
      Q => hBarSel_0_4_loc_0_fu_294(1),
      R => '0'
    );
\hBarSel_0_4_loc_0_fu_294_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_391,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_474,
      Q => hBarSel_0_4_loc_0_fu_294(2),
      R => '0'
    );
\hBarSel_1_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => hBarSel_1_20,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hBarSel_1_2(0),
      Q => hBarSel_1_2(0),
      R => '0'
    );
\hBarSel_1_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => hBarSel_1_20,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hBarSel_1_2(1),
      Q => hBarSel_1_2(1),
      R => '0'
    );
\hBarSel_1_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => hBarSel_1_20,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hBarSel_1_2(2),
      Q => hBarSel_1_2(2),
      R => '0'
    );
\hBarSel_1_4_loc_0_fu_282_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_388,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_473,
      Q => hBarSel_1_4_loc_0_fu_282(0),
      R => '0'
    );
\hBarSel_1_4_loc_0_fu_282_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_388,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_472,
      Q => hBarSel_1_4_loc_0_fu_282(1),
      R => '0'
    );
\hBarSel_1_4_loc_0_fu_282_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_388,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_471,
      Q => hBarSel_1_4_loc_0_fu_282(2),
      R => '0'
    );
\hdata[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \hdata_flag_0_reg_418_reg_n_5_[0]\,
      I1 => tpgBackground_U0_ap_ready,
      O => hdata0
    );
\hdata_flag_0_reg_418_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(1),
      D => hdata_flag_0_reg_418,
      Q => \hdata_flag_0_reg_418_reg_n_5_[0]\,
      R => '0'
    );
\hdata_flag_1_fu_478[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFB0B080808"
    )
        port map (
      I0 => \hdata_flag_0_reg_418_reg_n_5_[0]\,
      I1 => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_213,
      I2 => \^ap_enable_reg_pp0_iter12_reg_0\,
      I3 => \^ap_enable_reg_pp0_iter13_reg\,
      I4 => \hdata_loc_0_fu_266_reg[0]_0\,
      I5 => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hdata_flag_1_out,
      O => \hdata_flag_1_fu_478[0]_i_1_n_5\
    );
\hdata_loc_0_fu_266_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_398,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_484,
      Q => hdata_loc_0_fu_266(0),
      R => '0'
    );
\hdata_loc_0_fu_266_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_398,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_483,
      Q => hdata_loc_0_fu_266(1),
      R => '0'
    );
\hdata_loc_0_fu_266_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_398,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_482,
      Q => hdata_loc_0_fu_266(2),
      R => '0'
    );
\hdata_loc_0_fu_266_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_398,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_481,
      Q => hdata_loc_0_fu_266(3),
      R => '0'
    );
\hdata_loc_0_fu_266_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_398,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_480,
      Q => hdata_loc_0_fu_266(4),
      R => '0'
    );
\hdata_loc_0_fu_266_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_398,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_479,
      Q => hdata_loc_0_fu_266(5),
      R => '0'
    );
\hdata_loc_0_fu_266_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_398,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_478,
      Q => hdata_loc_0_fu_266(6),
      R => '0'
    );
\hdata_loc_0_fu_266_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_398,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_477,
      Q => hdata_loc_0_fu_266(7),
      R => '0'
    );
\hdata_new_0_fu_270_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hdata_new_0_fu_2700,
      D => \^add_ln1488_reg_1244_reg[0]_0\(0),
      Q => hdata_new_0_fu_270(0),
      R => '0'
    );
\hdata_new_0_fu_270_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hdata_new_0_fu_2700,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hdata_new_1_out(1),
      Q => hdata_new_0_fu_270(1),
      R => '0'
    );
\hdata_new_0_fu_270_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hdata_new_0_fu_2700,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hdata_new_1_out(2),
      Q => hdata_new_0_fu_270(2),
      R => '0'
    );
\hdata_new_0_fu_270_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hdata_new_0_fu_2700,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hdata_new_1_out(3),
      Q => hdata_new_0_fu_270(3),
      R => '0'
    );
\hdata_new_0_fu_270_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hdata_new_0_fu_2700,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hdata_new_1_out(4),
      Q => hdata_new_0_fu_270(4),
      R => '0'
    );
\hdata_new_0_fu_270_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hdata_new_0_fu_2700,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hdata_new_1_out(5),
      Q => hdata_new_0_fu_270(5),
      R => '0'
    );
\hdata_new_0_fu_270_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hdata_new_0_fu_2700,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hdata_new_1_out(6),
      Q => hdata_new_0_fu_270(6),
      R => '0'
    );
\hdata_new_0_fu_270_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hdata_new_0_fu_2700,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hdata_new_1_out(7),
      Q => hdata_new_0_fu_270(7),
      R => '0'
    );
\hdata_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => hdata0,
      D => hdata_new_0_fu_270(0),
      Q => hdata(0),
      R => '0'
    );
\hdata_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => hdata0,
      D => hdata_new_0_fu_270(1),
      Q => hdata(1),
      R => '0'
    );
\hdata_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => hdata0,
      D => hdata_new_0_fu_270(2),
      Q => hdata(2),
      R => '0'
    );
\hdata_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => hdata0,
      D => hdata_new_0_fu_270(3),
      Q => hdata(3),
      R => '0'
    );
\hdata_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => hdata0,
      D => hdata_new_0_fu_270(4),
      Q => hdata(4),
      R => '0'
    );
\hdata_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => hdata0,
      D => hdata_new_0_fu_270(5),
      Q => hdata(5),
      R => '0'
    );
\hdata_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => hdata0,
      D => hdata_new_0_fu_270(6),
      Q => hdata(6),
      R => '0'
    );
\hdata_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => hdata0,
      D => hdata_new_0_fu_270(7),
      Q => hdata(7),
      R => '0'
    );
\icmp_ln1336_1_reg_599[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \icmp_ln1336_1_reg_599[0]_i_2_n_5\,
      I1 => \icmp_ln1336_1_reg_599[0]_i_3_n_5\,
      I2 => \icmp_ln1336_1_reg_599[0]_i_4_n_5\,
      I3 => \icmp_ln1336_1_reg_599[0]_i_5_n_5\,
      I4 => trunc_ln518_reg_1186(0),
      I5 => \icmp_ln1336_1_reg_599[0]_i_6_n_5\,
      O => \grp_tpgPatternTartanColorBars_fu_1413/icmp_ln1336_1_fu_263_p2\
    );
\icmp_ln1336_1_reg_599[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => x_4_reg_4018_pp0_iter9_reg(12),
      I1 => x_4_reg_4018_pp0_iter9_reg(13),
      I2 => x_4_reg_4018_pp0_iter9_reg(10),
      I3 => x_4_reg_4018_pp0_iter9_reg(11),
      I4 => x_4_reg_4018_pp0_iter9_reg(15),
      I5 => x_4_reg_4018_pp0_iter9_reg(14),
      O => \icmp_ln1336_1_reg_599[0]_i_2_n_5\
    );
\icmp_ln1336_1_reg_599[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^y_3_reg_1179_reg[15]_0\(1),
      I1 => \^y_3_reg_1179_reg[15]_0\(2),
      I2 => \^y_3_reg_1179_reg[7]_0\,
      I3 => \^y_3_reg_1179_reg[15]_0\(0),
      I4 => \^y_3_reg_1179_reg[15]_0\(4),
      I5 => \^y_3_reg_1179_reg[15]_0\(3),
      O => \icmp_ln1336_1_reg_599[0]_i_3_n_5\
    );
\icmp_ln1336_1_reg_599[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^trunc_ln518_reg_1186_reg[3]_0\,
      I1 => \^trunc_ln518_reg_1186_reg[4]_0\,
      I2 => trunc_ln518_reg_1186(1),
      I3 => trunc_ln518_reg_1186(2),
      I4 => \^y_3_reg_1179_reg[6]_0\,
      I5 => \^trunc_ln518_reg_1186_reg[5]_0\,
      O => \icmp_ln1336_1_reg_599[0]_i_4_n_5\
    );
\icmp_ln1336_1_reg_599[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => x_4_reg_4018_pp0_iter9_reg(6),
      I1 => x_4_reg_4018_pp0_iter9_reg(7),
      I2 => x_4_reg_4018_pp0_iter9_reg(4),
      I3 => x_4_reg_4018_pp0_iter9_reg(5),
      I4 => x_4_reg_4018_pp0_iter9_reg(9),
      I5 => x_4_reg_4018_pp0_iter9_reg(8),
      O => \icmp_ln1336_1_reg_599[0]_i_5_n_5\
    );
\icmp_ln1336_1_reg_599[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^y_3_reg_1179_reg[15]_0\(7),
      I1 => x_4_reg_4018_pp0_iter9_reg(1),
      I2 => \^y_3_reg_1179_reg[15]_0\(5),
      I3 => \^y_3_reg_1179_reg[15]_0\(6),
      I4 => x_4_reg_4018_pp0_iter9_reg(3),
      I5 => x_4_reg_4018_pp0_iter9_reg(2),
      O => \icmp_ln1336_1_reg_599[0]_i_6_n_5\
    );
\icmp_ln1336_reg_594[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \icmp_ln1336_1_reg_599[0]_i_2_n_5\,
      I1 => x_4_reg_4018_pp0_iter9_reg(3),
      I2 => x_4_reg_4018_pp0_iter9_reg(2),
      I3 => x_4_reg_4018_pp0_iter9_reg(1),
      I4 => \icmp_ln1336_1_reg_599[0]_i_5_n_5\,
      O => \grp_tpgPatternTartanColorBars_fu_1413/icmp_ln1336_fu_251_p2\
    );
\icmp_ln1592_1_reg_1254[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^y_3_reg_1179_reg[7]_0\,
      I1 => \^y_3_reg_1179_reg[6]_0\,
      O => icmp_ln1592_1_fu_886_p2
    );
\icmp_ln1592_1_reg_1254_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => icmp_ln1592_1_fu_886_p2,
      Q => icmp_ln1592_1_reg_1254,
      R => '0'
    );
\icmp_ln1592_2_reg_1264[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"03AA"
    )
        port map (
      I0 => \icmp_ln1592_2_reg_1264_reg_n_5_[0]\,
      I1 => \^y_3_reg_1179_reg[7]_0\,
      I2 => \^y_3_reg_1179_reg[6]_0\,
      I3 => ap_CS_fsm_state3,
      O => \icmp_ln1592_2_reg_1264[0]_i_1_n_5\
    );
\icmp_ln1592_2_reg_1264_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln1592_2_reg_1264[0]_i_1_n_5\,
      Q => \icmp_ln1592_2_reg_1264_reg_n_5_[0]\,
      R => '0'
    );
\icmp_ln1592_reg_1249[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^y_3_reg_1179_reg[6]_0\,
      I1 => \^y_3_reg_1179_reg[7]_0\,
      O => icmp_ln1592_fu_879_p2
    );
\icmp_ln1592_reg_1249_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => icmp_ln1592_fu_879_p2,
      Q => icmp_ln1592_reg_1249,
      R => '0'
    );
internal_full_n_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \y_fu_206_reg[0]_0\,
      I1 => grp_v_tpgHlsDataFlow_fu_331_ap_start_reg,
      I2 => \^start_once_reg\,
      I3 => start_for_tpgForeground_U0_full_n,
      O => ap_sync_reg_tpgBackground_U0_ap_ready_reg
    );
\or_ln1592_reg_1259[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^y_3_reg_1179_reg[7]_0\,
      I1 => \^y_3_reg_1179_reg[6]_0\,
      O => or_ln1592_fu_893_p2
    );
\or_ln1592_reg_1259_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => or_ln1592_fu_893_p2,
      Q => \^or_ln1592_reg_1259_reg[0]_0\,
      R => '0'
    );
\outpix_val_V_1_fu_238_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_2_fu_2420,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_7_out(0),
      Q => outpix_val_V_1_fu_238(0),
      R => '0'
    );
\outpix_val_V_1_fu_238_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_2_fu_2420,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_7_out(1),
      Q => outpix_val_V_1_fu_238(1),
      R => '0'
    );
\outpix_val_V_1_fu_238_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_2_fu_2420,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_7_out(2),
      Q => outpix_val_V_1_fu_238(2),
      R => '0'
    );
\outpix_val_V_1_fu_238_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_2_fu_2420,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_7_out(3),
      Q => outpix_val_V_1_fu_238(3),
      R => '0'
    );
\outpix_val_V_1_fu_238_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_2_fu_2420,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_7_out(4),
      Q => outpix_val_V_1_fu_238(4),
      R => '0'
    );
\outpix_val_V_1_fu_238_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_2_fu_2420,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_7_out(5),
      Q => outpix_val_V_1_fu_238(5),
      R => '0'
    );
\outpix_val_V_1_fu_238_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_2_fu_2420,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_7_out(6),
      Q => outpix_val_V_1_fu_238(6),
      R => '0'
    );
\outpix_val_V_1_fu_238_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_2_fu_2420,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_7_out(7),
      Q => outpix_val_V_1_fu_238(7),
      R => '0'
    );
\outpix_val_V_1_load_reg_1199_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => outpix_val_V_1_fu_238(0),
      Q => outpix_val_V_1_load_reg_1199(0),
      R => '0'
    );
\outpix_val_V_1_load_reg_1199_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => outpix_val_V_1_fu_238(1),
      Q => outpix_val_V_1_load_reg_1199(1),
      R => '0'
    );
\outpix_val_V_1_load_reg_1199_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => outpix_val_V_1_fu_238(2),
      Q => outpix_val_V_1_load_reg_1199(2),
      R => '0'
    );
\outpix_val_V_1_load_reg_1199_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => outpix_val_V_1_fu_238(3),
      Q => outpix_val_V_1_load_reg_1199(3),
      R => '0'
    );
\outpix_val_V_1_load_reg_1199_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => outpix_val_V_1_fu_238(4),
      Q => outpix_val_V_1_load_reg_1199(4),
      R => '0'
    );
\outpix_val_V_1_load_reg_1199_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => outpix_val_V_1_fu_238(5),
      Q => outpix_val_V_1_load_reg_1199(5),
      R => '0'
    );
\outpix_val_V_1_load_reg_1199_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => outpix_val_V_1_fu_238(6),
      Q => outpix_val_V_1_load_reg_1199(6),
      R => '0'
    );
\outpix_val_V_1_load_reg_1199_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => outpix_val_V_1_fu_238(7),
      Q => outpix_val_V_1_load_reg_1199(7),
      R => '0'
    );
\outpix_val_V_2_fu_242_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_2_fu_2420,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_8_out(0),
      Q => outpix_val_V_2_fu_242(0),
      R => '0'
    );
\outpix_val_V_2_fu_242_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_2_fu_2420,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_8_out(1),
      Q => outpix_val_V_2_fu_242(1),
      R => '0'
    );
\outpix_val_V_2_fu_242_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_2_fu_2420,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_8_out(2),
      Q => outpix_val_V_2_fu_242(2),
      R => '0'
    );
\outpix_val_V_2_fu_242_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_2_fu_2420,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_8_out(3),
      Q => outpix_val_V_2_fu_242(3),
      R => '0'
    );
\outpix_val_V_2_fu_242_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_2_fu_2420,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_8_out(4),
      Q => outpix_val_V_2_fu_242(4),
      R => '0'
    );
\outpix_val_V_2_fu_242_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_2_fu_2420,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_8_out(5),
      Q => outpix_val_V_2_fu_242(5),
      R => '0'
    );
\outpix_val_V_2_fu_242_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_2_fu_2420,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_8_out(6),
      Q => outpix_val_V_2_fu_242(6),
      R => '0'
    );
\outpix_val_V_2_fu_242_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_2_fu_2420,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_8_out(7),
      Q => outpix_val_V_2_fu_242(7),
      R => '0'
    );
\outpix_val_V_2_load_reg_1204_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => outpix_val_V_2_fu_242(0),
      Q => outpix_val_V_2_load_reg_1204(0),
      R => '0'
    );
\outpix_val_V_2_load_reg_1204_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => outpix_val_V_2_fu_242(1),
      Q => outpix_val_V_2_load_reg_1204(1),
      R => '0'
    );
\outpix_val_V_2_load_reg_1204_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => outpix_val_V_2_fu_242(2),
      Q => outpix_val_V_2_load_reg_1204(2),
      R => '0'
    );
\outpix_val_V_2_load_reg_1204_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => outpix_val_V_2_fu_242(3),
      Q => outpix_val_V_2_load_reg_1204(3),
      R => '0'
    );
\outpix_val_V_2_load_reg_1204_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => outpix_val_V_2_fu_242(4),
      Q => outpix_val_V_2_load_reg_1204(4),
      R => '0'
    );
\outpix_val_V_2_load_reg_1204_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => outpix_val_V_2_fu_242(5),
      Q => outpix_val_V_2_load_reg_1204(5),
      R => '0'
    );
\outpix_val_V_2_load_reg_1204_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => outpix_val_V_2_fu_242(6),
      Q => outpix_val_V_2_load_reg_1204(6),
      R => '0'
    );
\outpix_val_V_2_load_reg_1204_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => outpix_val_V_2_fu_242(7),
      Q => outpix_val_V_2_load_reg_1204(7),
      R => '0'
    );
\outpix_val_V_3_fu_246_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_2_fu_2420,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_9_out(0),
      Q => outpix_val_V_3_fu_246(0),
      R => '0'
    );
\outpix_val_V_3_fu_246_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_2_fu_2420,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_9_out(1),
      Q => outpix_val_V_3_fu_246(1),
      R => '0'
    );
\outpix_val_V_3_fu_246_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_2_fu_2420,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_9_out(2),
      Q => outpix_val_V_3_fu_246(2),
      R => '0'
    );
\outpix_val_V_3_fu_246_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_2_fu_2420,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_9_out(3),
      Q => outpix_val_V_3_fu_246(3),
      R => '0'
    );
\outpix_val_V_3_fu_246_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_2_fu_2420,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_9_out(4),
      Q => outpix_val_V_3_fu_246(4),
      R => '0'
    );
\outpix_val_V_3_fu_246_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_2_fu_2420,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_9_out(5),
      Q => outpix_val_V_3_fu_246(5),
      R => '0'
    );
\outpix_val_V_3_fu_246_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_2_fu_2420,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_9_out(6),
      Q => outpix_val_V_3_fu_246(6),
      R => '0'
    );
\outpix_val_V_3_fu_246_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_2_fu_2420,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_9_out(7),
      Q => outpix_val_V_3_fu_246(7),
      R => '0'
    );
\outpix_val_V_3_load_reg_1209_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => outpix_val_V_3_fu_246(0),
      Q => outpix_val_V_3_load_reg_1209(0),
      R => '0'
    );
\outpix_val_V_3_load_reg_1209_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => outpix_val_V_3_fu_246(1),
      Q => outpix_val_V_3_load_reg_1209(1),
      R => '0'
    );
\outpix_val_V_3_load_reg_1209_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => outpix_val_V_3_fu_246(2),
      Q => outpix_val_V_3_load_reg_1209(2),
      R => '0'
    );
\outpix_val_V_3_load_reg_1209_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => outpix_val_V_3_fu_246(3),
      Q => outpix_val_V_3_load_reg_1209(3),
      R => '0'
    );
\outpix_val_V_3_load_reg_1209_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => outpix_val_V_3_fu_246(4),
      Q => outpix_val_V_3_load_reg_1209(4),
      R => '0'
    );
\outpix_val_V_3_load_reg_1209_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => outpix_val_V_3_fu_246(5),
      Q => outpix_val_V_3_load_reg_1209(5),
      R => '0'
    );
\outpix_val_V_3_load_reg_1209_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => outpix_val_V_3_fu_246(6),
      Q => outpix_val_V_3_load_reg_1209(6),
      R => '0'
    );
\outpix_val_V_3_load_reg_1209_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => outpix_val_V_3_fu_246(7),
      Q => outpix_val_V_3_load_reg_1209(7),
      R => '0'
    );
\outpix_val_V_4_fu_250_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_2_fu_2420,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_10_out(0),
      Q => outpix_val_V_4_fu_250(0),
      R => '0'
    );
\outpix_val_V_4_fu_250_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_2_fu_2420,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_10_out(1),
      Q => outpix_val_V_4_fu_250(1),
      R => '0'
    );
\outpix_val_V_4_fu_250_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_2_fu_2420,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_10_out(2),
      Q => outpix_val_V_4_fu_250(2),
      R => '0'
    );
\outpix_val_V_4_fu_250_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_2_fu_2420,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_10_out(3),
      Q => outpix_val_V_4_fu_250(3),
      R => '0'
    );
\outpix_val_V_4_fu_250_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_2_fu_2420,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_10_out(4),
      Q => outpix_val_V_4_fu_250(4),
      R => '0'
    );
\outpix_val_V_4_fu_250_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_2_fu_2420,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_10_out(5),
      Q => outpix_val_V_4_fu_250(5),
      R => '0'
    );
\outpix_val_V_4_fu_250_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_2_fu_2420,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_10_out(6),
      Q => outpix_val_V_4_fu_250(6),
      R => '0'
    );
\outpix_val_V_4_fu_250_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_2_fu_2420,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_10_out(7),
      Q => outpix_val_V_4_fu_250(7),
      R => '0'
    );
\outpix_val_V_4_load_reg_1214_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => outpix_val_V_4_fu_250(0),
      Q => outpix_val_V_4_load_reg_1214(0),
      R => '0'
    );
\outpix_val_V_4_load_reg_1214_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => outpix_val_V_4_fu_250(1),
      Q => outpix_val_V_4_load_reg_1214(1),
      R => '0'
    );
\outpix_val_V_4_load_reg_1214_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => outpix_val_V_4_fu_250(2),
      Q => outpix_val_V_4_load_reg_1214(2),
      R => '0'
    );
\outpix_val_V_4_load_reg_1214_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => outpix_val_V_4_fu_250(3),
      Q => outpix_val_V_4_load_reg_1214(3),
      R => '0'
    );
\outpix_val_V_4_load_reg_1214_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => outpix_val_V_4_fu_250(4),
      Q => outpix_val_V_4_load_reg_1214(4),
      R => '0'
    );
\outpix_val_V_4_load_reg_1214_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => outpix_val_V_4_fu_250(5),
      Q => outpix_val_V_4_load_reg_1214(5),
      R => '0'
    );
\outpix_val_V_4_load_reg_1214_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => outpix_val_V_4_fu_250(6),
      Q => outpix_val_V_4_load_reg_1214(6),
      R => '0'
    );
\outpix_val_V_4_load_reg_1214_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => outpix_val_V_4_fu_250(7),
      Q => outpix_val_V_4_load_reg_1214(7),
      R => '0'
    );
\outpix_val_V_5_fu_254_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_2_fu_2420,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_11_out(0),
      Q => outpix_val_V_5_fu_254(0),
      R => '0'
    );
\outpix_val_V_5_fu_254_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_2_fu_2420,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_11_out(1),
      Q => outpix_val_V_5_fu_254(1),
      R => '0'
    );
\outpix_val_V_5_fu_254_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_2_fu_2420,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_11_out(2),
      Q => outpix_val_V_5_fu_254(2),
      R => '0'
    );
\outpix_val_V_5_fu_254_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_2_fu_2420,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_11_out(3),
      Q => outpix_val_V_5_fu_254(3),
      R => '0'
    );
\outpix_val_V_5_fu_254_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_2_fu_2420,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_11_out(4),
      Q => outpix_val_V_5_fu_254(4),
      R => '0'
    );
\outpix_val_V_5_fu_254_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_2_fu_2420,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_11_out(5),
      Q => outpix_val_V_5_fu_254(5),
      R => '0'
    );
\outpix_val_V_5_fu_254_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_2_fu_2420,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_11_out(6),
      Q => outpix_val_V_5_fu_254(6),
      R => '0'
    );
\outpix_val_V_5_fu_254_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_2_fu_2420,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_11_out(7),
      Q => outpix_val_V_5_fu_254(7),
      R => '0'
    );
\outpix_val_V_5_load_reg_1219_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => outpix_val_V_5_fu_254(0),
      Q => outpix_val_V_5_load_reg_1219(0),
      R => '0'
    );
\outpix_val_V_5_load_reg_1219_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => outpix_val_V_5_fu_254(1),
      Q => outpix_val_V_5_load_reg_1219(1),
      R => '0'
    );
\outpix_val_V_5_load_reg_1219_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => outpix_val_V_5_fu_254(2),
      Q => outpix_val_V_5_load_reg_1219(2),
      R => '0'
    );
\outpix_val_V_5_load_reg_1219_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => outpix_val_V_5_fu_254(3),
      Q => outpix_val_V_5_load_reg_1219(3),
      R => '0'
    );
\outpix_val_V_5_load_reg_1219_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => outpix_val_V_5_fu_254(4),
      Q => outpix_val_V_5_load_reg_1219(4),
      R => '0'
    );
\outpix_val_V_5_load_reg_1219_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => outpix_val_V_5_fu_254(5),
      Q => outpix_val_V_5_load_reg_1219(5),
      R => '0'
    );
\outpix_val_V_5_load_reg_1219_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => outpix_val_V_5_fu_254(6),
      Q => outpix_val_V_5_load_reg_1219(6),
      R => '0'
    );
\outpix_val_V_5_load_reg_1219_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => outpix_val_V_5_fu_254(7),
      Q => outpix_val_V_5_load_reg_1219(7),
      R => '0'
    );
\outpix_val_V_fu_234_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_2_fu_2420,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_6_out(0),
      Q => outpix_val_V_fu_234(0),
      R => '0'
    );
\outpix_val_V_fu_234_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_2_fu_2420,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_6_out(1),
      Q => outpix_val_V_fu_234(1),
      R => '0'
    );
\outpix_val_V_fu_234_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_2_fu_2420,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_6_out(2),
      Q => outpix_val_V_fu_234(2),
      R => '0'
    );
\outpix_val_V_fu_234_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_2_fu_2420,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_6_out(3),
      Q => outpix_val_V_fu_234(3),
      R => '0'
    );
\outpix_val_V_fu_234_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_2_fu_2420,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_6_out(4),
      Q => outpix_val_V_fu_234(4),
      R => '0'
    );
\outpix_val_V_fu_234_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_2_fu_2420,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_6_out(5),
      Q => outpix_val_V_fu_234(5),
      R => '0'
    );
\outpix_val_V_fu_234_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_2_fu_2420,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_6_out(6),
      Q => outpix_val_V_fu_234(6),
      R => '0'
    );
\outpix_val_V_fu_234_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_2_fu_2420,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_6_out(7),
      Q => outpix_val_V_fu_234(7),
      R => '0'
    );
\outpix_val_V_load_reg_1194_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => outpix_val_V_fu_234(0),
      Q => outpix_val_V_load_reg_1194(0),
      R => '0'
    );
\outpix_val_V_load_reg_1194_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => outpix_val_V_fu_234(1),
      Q => outpix_val_V_load_reg_1194(1),
      R => '0'
    );
\outpix_val_V_load_reg_1194_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => outpix_val_V_fu_234(2),
      Q => outpix_val_V_load_reg_1194(2),
      R => '0'
    );
\outpix_val_V_load_reg_1194_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => outpix_val_V_fu_234(3),
      Q => outpix_val_V_load_reg_1194(3),
      R => '0'
    );
\outpix_val_V_load_reg_1194_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => outpix_val_V_fu_234(4),
      Q => outpix_val_V_load_reg_1194(4),
      R => '0'
    );
\outpix_val_V_load_reg_1194_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => outpix_val_V_fu_234(5),
      Q => outpix_val_V_load_reg_1194(5),
      R => '0'
    );
\outpix_val_V_load_reg_1194_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => outpix_val_V_fu_234(6),
      Q => outpix_val_V_load_reg_1194(6),
      R => '0'
    );
\outpix_val_V_load_reg_1194_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => outpix_val_V_fu_234(7),
      Q => outpix_val_V_load_reg_1194(7),
      R => '0'
    );
\p_0_0_0_0_0242373_lcssa386_fu_210_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \out\(0),
      Q => p_0_0_0_0_0242373_lcssa386_fu_210(0),
      R => '0'
    );
\p_0_0_0_0_0242373_lcssa386_fu_210_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \out\(1),
      Q => \^p_0_0_0_0_0242373_lcssa386_fu_210_reg[7]_0\(0),
      R => '0'
    );
\p_0_0_0_0_0242373_lcssa386_fu_210_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \out\(2),
      Q => \^p_0_0_0_0_0242373_lcssa386_fu_210_reg[7]_0\(1),
      R => '0'
    );
\p_0_0_0_0_0242373_lcssa386_fu_210_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \out\(3),
      Q => p_0_0_0_0_0242373_lcssa386_fu_210(3),
      R => '0'
    );
\p_0_0_0_0_0242373_lcssa386_fu_210_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \out\(4),
      Q => \^p_0_0_0_0_0242373_lcssa386_fu_210_reg[7]_0\(2),
      R => '0'
    );
\p_0_0_0_0_0242373_lcssa386_fu_210_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \out\(5),
      Q => \^p_0_0_0_0_0242373_lcssa386_fu_210_reg[7]_0\(3),
      R => '0'
    );
\p_0_0_0_0_0242373_lcssa386_fu_210_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \out\(6),
      Q => \^p_0_0_0_0_0242373_lcssa386_fu_210_reg[7]_0\(4),
      R => '0'
    );
\p_0_0_0_0_0242373_lcssa386_fu_210_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \out\(7),
      Q => \^p_0_0_0_0_0242373_lcssa386_fu_210_reg[7]_0\(5),
      R => '0'
    );
\p_0_1_0_0_0244375_lcssa389_fu_214_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \out\(8),
      Q => p_0_1_0_0_0244375_lcssa389_fu_214(0),
      R => '0'
    );
\p_0_1_0_0_0244375_lcssa389_fu_214_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \out\(9),
      Q => p_0_1_0_0_0244375_lcssa389_fu_214(1),
      R => '0'
    );
\p_0_1_0_0_0244375_lcssa389_fu_214_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \out\(10),
      Q => p_0_1_0_0_0244375_lcssa389_fu_214(2),
      R => '0'
    );
\p_0_1_0_0_0244375_lcssa389_fu_214_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \out\(11),
      Q => p_0_1_0_0_0244375_lcssa389_fu_214(3),
      R => '0'
    );
\p_0_1_0_0_0244375_lcssa389_fu_214_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \out\(12),
      Q => p_0_1_0_0_0244375_lcssa389_fu_214(4),
      R => '0'
    );
\p_0_1_0_0_0244375_lcssa389_fu_214_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \out\(13),
      Q => p_0_1_0_0_0244375_lcssa389_fu_214(5),
      R => '0'
    );
\p_0_1_0_0_0244375_lcssa389_fu_214_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \out\(14),
      Q => p_0_1_0_0_0244375_lcssa389_fu_214(6),
      R => '0'
    );
\p_0_1_0_0_0244375_lcssa389_fu_214_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \out\(15),
      Q => p_0_1_0_0_0244375_lcssa389_fu_214(7),
      R => '0'
    );
\p_0_2_0_0_0246377_lcssa392_fu_218_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \out\(16),
      Q => p_0_2_0_0_0246377_lcssa392_fu_218(0),
      R => '0'
    );
\p_0_2_0_0_0246377_lcssa392_fu_218_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \out\(17),
      Q => p_0_2_0_0_0246377_lcssa392_fu_218(1),
      R => '0'
    );
\p_0_2_0_0_0246377_lcssa392_fu_218_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \out\(18),
      Q => p_0_2_0_0_0246377_lcssa392_fu_218(2),
      R => '0'
    );
\p_0_2_0_0_0246377_lcssa392_fu_218_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \out\(19),
      Q => p_0_2_0_0_0246377_lcssa392_fu_218(3),
      R => '0'
    );
\p_0_2_0_0_0246377_lcssa392_fu_218_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \out\(20),
      Q => p_0_2_0_0_0246377_lcssa392_fu_218(4),
      R => '0'
    );
\p_0_2_0_0_0246377_lcssa392_fu_218_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \out\(21),
      Q => p_0_2_0_0_0246377_lcssa392_fu_218(5),
      R => '0'
    );
\p_0_2_0_0_0246377_lcssa392_fu_218_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \out\(22),
      Q => p_0_2_0_0_0246377_lcssa392_fu_218(6),
      R => '0'
    );
\p_0_2_0_0_0246377_lcssa392_fu_218_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \out\(23),
      Q => p_0_2_0_0_0246377_lcssa392_fu_218(7),
      R => '0'
    );
\p_0_3_0_0_0248379_lcssa395_fu_222_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \out\(24),
      Q => \^p_0_3_0_0_0248379_lcssa395_fu_222_reg[7]_0\(0),
      R => '0'
    );
\p_0_3_0_0_0248379_lcssa395_fu_222_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \out\(25),
      Q => \^p_0_3_0_0_0248379_lcssa395_fu_222_reg[7]_0\(1),
      R => '0'
    );
\p_0_3_0_0_0248379_lcssa395_fu_222_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \out\(26),
      Q => \^p_0_3_0_0_0248379_lcssa395_fu_222_reg[7]_0\(2),
      R => '0'
    );
\p_0_3_0_0_0248379_lcssa395_fu_222_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \out\(27),
      Q => \^p_0_3_0_0_0248379_lcssa395_fu_222_reg[7]_0\(3),
      R => '0'
    );
\p_0_3_0_0_0248379_lcssa395_fu_222_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \out\(28),
      Q => \^p_0_3_0_0_0248379_lcssa395_fu_222_reg[7]_0\(4),
      R => '0'
    );
\p_0_3_0_0_0248379_lcssa395_fu_222_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \out\(29),
      Q => \^p_0_3_0_0_0248379_lcssa395_fu_222_reg[7]_0\(5),
      R => '0'
    );
\p_0_3_0_0_0248379_lcssa395_fu_222_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \out\(30),
      Q => \^p_0_3_0_0_0248379_lcssa395_fu_222_reg[7]_0\(6),
      R => '0'
    );
\p_0_3_0_0_0248379_lcssa395_fu_222_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \out\(31),
      Q => \^p_0_3_0_0_0248379_lcssa395_fu_222_reg[7]_0\(7),
      R => '0'
    );
\p_0_4_0_0_0250381_lcssa398_fu_226_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \out\(32),
      Q => p_0_4_0_0_0250381_lcssa398_fu_226(0),
      R => '0'
    );
\p_0_4_0_0_0250381_lcssa398_fu_226_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \out\(33),
      Q => p_0_4_0_0_0250381_lcssa398_fu_226(1),
      R => '0'
    );
\p_0_4_0_0_0250381_lcssa398_fu_226_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \out\(34),
      Q => p_0_4_0_0_0250381_lcssa398_fu_226(2),
      R => '0'
    );
\p_0_4_0_0_0250381_lcssa398_fu_226_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \out\(35),
      Q => p_0_4_0_0_0250381_lcssa398_fu_226(3),
      R => '0'
    );
\p_0_4_0_0_0250381_lcssa398_fu_226_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \out\(36),
      Q => p_0_4_0_0_0250381_lcssa398_fu_226(4),
      R => '0'
    );
\p_0_4_0_0_0250381_lcssa398_fu_226_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \out\(37),
      Q => p_0_4_0_0_0250381_lcssa398_fu_226(5),
      R => '0'
    );
\p_0_4_0_0_0250381_lcssa398_fu_226_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \out\(38),
      Q => p_0_4_0_0_0250381_lcssa398_fu_226(6),
      R => '0'
    );
\p_0_4_0_0_0250381_lcssa398_fu_226_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \out\(39),
      Q => p_0_4_0_0_0250381_lcssa398_fu_226(7),
      R => '0'
    );
\p_0_5_0_0_0252383_lcssa401_fu_230_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \out\(40),
      Q => p_0_5_0_0_0252383_lcssa401_fu_230(0),
      R => '0'
    );
\p_0_5_0_0_0252383_lcssa401_fu_230_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \out\(41),
      Q => p_0_5_0_0_0252383_lcssa401_fu_230(1),
      R => '0'
    );
\p_0_5_0_0_0252383_lcssa401_fu_230_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \out\(42),
      Q => p_0_5_0_0_0252383_lcssa401_fu_230(2),
      R => '0'
    );
\p_0_5_0_0_0252383_lcssa401_fu_230_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \out\(43),
      Q => p_0_5_0_0_0252383_lcssa401_fu_230(3),
      R => '0'
    );
\p_0_5_0_0_0252383_lcssa401_fu_230_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \out\(44),
      Q => p_0_5_0_0_0252383_lcssa401_fu_230(4),
      R => '0'
    );
\p_0_5_0_0_0252383_lcssa401_fu_230_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \out\(45),
      Q => p_0_5_0_0_0252383_lcssa401_fu_230(5),
      R => '0'
    );
\p_0_5_0_0_0252383_lcssa401_fu_230_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \out\(46),
      Q => p_0_5_0_0_0252383_lcssa401_fu_230(6),
      R => '0'
    );
\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \out\(47),
      Q => p_0_5_0_0_0252383_lcssa401_fu_230(7),
      R => '0'
    );
\q0[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => hBarSel_1_4_loc_0_fu_282(0),
      I1 => hBarSel_1_4_loc_0_fu_282(1),
      I2 => hBarSel_1_4_loc_0_fu_282(2),
      O => \q0[0]_i_1_n_5\
    );
\q0[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => hBarSel_1_4_loc_0_fu_282(2),
      I1 => hBarSel_1_4_loc_0_fu_282(0),
      I2 => hBarSel_1_4_loc_0_fu_282(1),
      O => \q0[5]_i_1_n_5\
    );
\q0[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => hBarSel_1_4_loc_0_fu_282(2),
      I1 => hBarSel_1_4_loc_0_fu_282(0),
      I2 => hBarSel_1_4_loc_0_fu_282(1),
      O => \q0[6]_i_1_n_5\
    );
\q0[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => hBarSel_1_4_loc_0_fu_282(2),
      I1 => hBarSel_1_4_loc_0_fu_282(1),
      I2 => hBarSel_1_4_loc_0_fu_282(0),
      O => \q0[7]_i_1_n_5\
    );
\q1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => hBarSel_0_4_loc_0_fu_294(0),
      I1 => hBarSel_0_4_loc_0_fu_294(1),
      I2 => hBarSel_0_4_loc_0_fu_294(2),
      O => \q1[0]_i_1_n_5\
    );
\q1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => hBarSel_0_4_loc_0_fu_294(2),
      I1 => hBarSel_0_4_loc_0_fu_294(0),
      I2 => hBarSel_0_4_loc_0_fu_294(1),
      O => \q1[5]_i_1_n_5\
    );
\q1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => hBarSel_0_4_loc_0_fu_294(2),
      I1 => hBarSel_0_4_loc_0_fu_294(0),
      I2 => hBarSel_0_4_loc_0_fu_294(1),
      O => \q1[6]_i_1_n_5\
    );
\q1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => hBarSel_0_4_loc_0_fu_294(2),
      I1 => hBarSel_0_4_loc_0_fu_294(1),
      I2 => hBarSel_0_4_loc_0_fu_294(0),
      O => \q1[7]_i_1_n_5\
    );
\rampStart[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\(0),
      I1 => \rampStart_reg[0]_0\,
      O => tpgBackground_U0_ap_ready
    );
\rampStart_load_reg_1167_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \^q\(0),
      Q => \^d\(0),
      R => '0'
    );
\rampStart_load_reg_1167_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \^q\(1),
      Q => rampStart_load_reg_1167(1),
      R => '0'
    );
\rampStart_load_reg_1167_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \^q\(2),
      Q => \^d\(1),
      R => '0'
    );
\rampStart_load_reg_1167_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \^q\(3),
      Q => \^d\(2),
      R => '0'
    );
\rampStart_load_reg_1167_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \^q\(4),
      Q => \^d\(3),
      R => '0'
    );
\rampStart_load_reg_1167_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \^q\(5),
      Q => rampStart_load_reg_1167(5),
      R => '0'
    );
\rampStart_load_reg_1167_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \^q\(6),
      Q => rampStart_load_reg_1167(6),
      R => '0'
    );
\rampStart_load_reg_1167_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => rampStart_reg(7),
      Q => rampStart_load_reg_1167(7),
      R => '0'
    );
\rampStart_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => tpgBackground_U0_ap_ready,
      D => add_ln705_fu_815_p2(0),
      Q => \^q\(0),
      R => '0'
    );
\rampStart_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => tpgBackground_U0_ap_ready,
      D => add_ln705_fu_815_p2(1),
      Q => \^q\(1),
      R => '0'
    );
\rampStart_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => tpgBackground_U0_ap_ready,
      D => add_ln705_fu_815_p2(2),
      Q => \^q\(2),
      R => '0'
    );
\rampStart_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => tpgBackground_U0_ap_ready,
      D => add_ln705_fu_815_p2(3),
      Q => \^q\(3),
      R => '0'
    );
\rampStart_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => tpgBackground_U0_ap_ready,
      D => add_ln705_fu_815_p2(4),
      Q => \^q\(4),
      R => '0'
    );
\rampStart_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => tpgBackground_U0_ap_ready,
      D => add_ln705_fu_815_p2(5),
      Q => \^q\(5),
      R => '0'
    );
\rampStart_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => tpgBackground_U0_ap_ready,
      D => add_ln705_fu_815_p2(6),
      Q => \^q\(6),
      R => '0'
    );
\rampStart_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => tpgBackground_U0_ap_ready,
      D => add_ln705_fu_815_p2(7),
      Q => rampStart_reg(7),
      R => '0'
    );
\rampVal[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^rampval_loc_0_fu_298_reg[7]_0\(4),
      I1 => \^rampval_loc_0_fu_298_reg[7]_0\(2),
      I2 => \^rampval_loc_0_fu_298_reg[7]_0\(0),
      I3 => \^rampval_loc_0_fu_298_reg[7]_0\(1),
      I4 => \^rampval_loc_0_fu_298_reg[7]_0\(3),
      O => \rampVal[4]_i_2_n_5\
    );
\rampVal[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^rampval_loc_0_fu_298_reg[7]_0\(5),
      I1 => \^rampval_loc_0_fu_298_reg[7]_0\(3),
      I2 => \^rampval_loc_0_fu_298_reg[7]_0\(1),
      I3 => \^rampval_loc_0_fu_298_reg[7]_0\(0),
      I4 => \^rampval_loc_0_fu_298_reg[7]_0\(2),
      I5 => \^rampval_loc_0_fu_298_reg[7]_0\(4),
      O => \rampVal[5]_i_2_n_5\
    );
\rampVal[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^rampval_loc_0_fu_298_reg[7]_0\(5),
      I1 => \^rampval_loc_0_fu_298_reg[7]_0\(3),
      I2 => \^rampval_loc_0_fu_298_reg[7]_0\(1),
      I3 => \^rampval_loc_0_fu_298_reg[7]_0\(0),
      I4 => \^rampval_loc_0_fu_298_reg[7]_0\(2),
      I5 => \^rampval_loc_0_fu_298_reg[7]_0\(4),
      O => \rampVal[7]_i_4_n_5\
    );
\rampVal_1[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rampVal_3_flag_0_reg_406_reg_n_5_[0]\,
      I1 => tpgBackground_U0_ap_ready,
      O => rampVal_10
    );
\rampVal_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rampVal_10,
      D => rampVal_3_new_0_fu_306(0),
      Q => rampVal_1(0),
      R => '0'
    );
\rampVal_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rampVal_10,
      D => rampVal_3_new_0_fu_306(1),
      Q => rampVal_1(1),
      R => '0'
    );
\rampVal_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rampVal_10,
      D => rampVal_3_new_0_fu_306(2),
      Q => rampVal_1(2),
      R => '0'
    );
\rampVal_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rampVal_10,
      D => rampVal_3_new_0_fu_306(3),
      Q => rampVal_1(3),
      R => '0'
    );
\rampVal_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rampVal_10,
      D => rampVal_3_new_0_fu_306(4),
      Q => rampVal_1(4),
      R => '0'
    );
\rampVal_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rampVal_10,
      D => rampVal_3_new_0_fu_306(5),
      Q => rampVal_1(5),
      R => '0'
    );
\rampVal_1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rampVal_10,
      D => rampVal_3_new_0_fu_306(6),
      Q => rampVal_1(6),
      R => '0'
    );
\rampVal_1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rampVal_10,
      D => rampVal_3_new_0_fu_306(7),
      Q => rampVal_1(7),
      R => '0'
    );
\rampVal_2[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rampVal_2_flag_0_reg_430_reg_n_5_[0]\,
      I1 => tpgBackground_U0_ap_ready,
      O => rampVal_20
    );
\rampVal_2_flag_0_reg_430_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(1),
      D => rampVal_2_flag_0_reg_430,
      Q => \rampVal_2_flag_0_reg_430_reg_n_5_[0]\,
      R => '0'
    );
\rampVal_2_flag_1_fu_474[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBBBB00008B88"
    )
        port map (
      I0 => \rampVal_2_flag_0_reg_430_reg_n_5_[0]\,
      I1 => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_213,
      I2 => \rampVal_2_flag_1_fu_474_reg[0]\,
      I3 => \^ap_enable_reg_pp0_iter13_reg\,
      I4 => \^ap_enable_reg_pp0_iter12_reg_0\,
      I5 => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_2_flag_1_out,
      O => \rampVal_2_flag_1_fu_474[0]_i_1_n_5\
    );
\rampVal_2_loc_0_fu_258_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_405,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_416,
      Q => rampVal_2_loc_0_fu_258(1),
      R => '0'
    );
\rampVal_2_loc_0_fu_258_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_405,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_415,
      Q => rampVal_2_loc_0_fu_258(2),
      R => '0'
    );
\rampVal_2_loc_0_fu_258_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_405,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_414,
      Q => rampVal_2_loc_0_fu_258(3),
      R => '0'
    );
\rampVal_2_loc_0_fu_258_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_405,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_413,
      Q => rampVal_2_loc_0_fu_258(4),
      R => '0'
    );
\rampVal_2_loc_0_fu_258_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_405,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_412,
      Q => rampVal_2_loc_0_fu_258(5),
      R => '0'
    );
\rampVal_2_loc_0_fu_258_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_405,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_411,
      Q => rampVal_2_loc_0_fu_258(6),
      R => '0'
    );
\rampVal_2_loc_0_fu_258_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_405,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_410,
      Q => rampVal_2_loc_0_fu_258(7),
      R => '0'
    );
\rampVal_2_new_0_fu_262_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rampVal_2_new_0_fu_2620,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_2_new_1_out(1),
      Q => rampVal_2_new_0_fu_262(1),
      R => '0'
    );
\rampVal_2_new_0_fu_262_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rampVal_2_new_0_fu_2620,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_2_new_1_out(2),
      Q => rampVal_2_new_0_fu_262(2),
      R => '0'
    );
\rampVal_2_new_0_fu_262_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rampVal_2_new_0_fu_2620,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_2_new_1_out(3),
      Q => rampVal_2_new_0_fu_262(3),
      R => '0'
    );
\rampVal_2_new_0_fu_262_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rampVal_2_new_0_fu_2620,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_2_new_1_out(4),
      Q => rampVal_2_new_0_fu_262(4),
      R => '0'
    );
\rampVal_2_new_0_fu_262_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rampVal_2_new_0_fu_2620,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_2_new_1_out(5),
      Q => rampVal_2_new_0_fu_262(5),
      R => '0'
    );
\rampVal_2_new_0_fu_262_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rampVal_2_new_0_fu_2620,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_2_new_1_out(6),
      Q => rampVal_2_new_0_fu_262(6),
      R => '0'
    );
\rampVal_2_new_0_fu_262_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rampVal_2_new_0_fu_2620,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_2_new_1_out(7),
      Q => rampVal_2_new_0_fu_262(7),
      R => '0'
    );
\rampVal_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rampVal_20,
      D => rampVal_2_new_0_fu_262(1),
      Q => rampVal_2(1),
      R => '0'
    );
\rampVal_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rampVal_20,
      D => rampVal_2_new_0_fu_262(2),
      Q => rampVal_2(2),
      R => '0'
    );
\rampVal_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rampVal_20,
      D => rampVal_2_new_0_fu_262(3),
      Q => rampVal_2(3),
      R => '0'
    );
\rampVal_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rampVal_20,
      D => rampVal_2_new_0_fu_262(4),
      Q => rampVal_2(4),
      R => '0'
    );
\rampVal_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rampVal_20,
      D => rampVal_2_new_0_fu_262(5),
      Q => rampVal_2(5),
      R => '0'
    );
\rampVal_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rampVal_20,
      D => rampVal_2_new_0_fu_262(6),
      Q => rampVal_2(6),
      R => '0'
    );
\rampVal_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rampVal_20,
      D => rampVal_2_new_0_fu_262(7),
      Q => rampVal_2(7),
      R => '0'
    );
\rampVal_3_flag_0_reg_406_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(1),
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_485,
      Q => \rampVal_3_flag_0_reg_406_reg_n_5_[0]\,
      R => '0'
    );
\rampVal_3_flag_1_fu_482[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCFAFFAACC0A00"
    )
        port map (
      I0 => \rampVal_3_flag_0_reg_406_reg_n_5_[0]\,
      I1 => \rampVal_3_loc_0_fu_302_reg[7]_0\,
      I2 => \^ap_enable_reg_pp0_iter12_reg_0\,
      I3 => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_213,
      I4 => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_loc_1_out_o_ap_vld,
      I5 => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_flag_1_out,
      O => \rampVal_3_flag_1_fu_482[0]_i_1_n_5\
    );
\rampVal_3_loc_0_fu_302_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_396,
      D => p_1_in(0),
      Q => rampVal_3_loc_0_fu_302(0),
      R => '0'
    );
\rampVal_3_loc_0_fu_302_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_396,
      D => p_1_in(1),
      Q => rampVal_3_loc_0_fu_302(1),
      R => '0'
    );
\rampVal_3_loc_0_fu_302_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_396,
      D => p_1_in(2),
      Q => rampVal_3_loc_0_fu_302(2),
      R => '0'
    );
\rampVal_3_loc_0_fu_302_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_396,
      D => p_1_in(3),
      Q => rampVal_3_loc_0_fu_302(3),
      R => '0'
    );
\rampVal_3_loc_0_fu_302_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_396,
      D => p_1_in(4),
      Q => rampVal_3_loc_0_fu_302(4),
      R => '0'
    );
\rampVal_3_loc_0_fu_302_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_396,
      D => p_1_in(5),
      Q => rampVal_3_loc_0_fu_302(5),
      R => '0'
    );
\rampVal_3_loc_0_fu_302_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_396,
      D => p_1_in(6),
      Q => rampVal_3_loc_0_fu_302(6),
      R => '0'
    );
\rampVal_3_loc_0_fu_302_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_396,
      D => p_1_in(7),
      Q => rampVal_3_loc_0_fu_302(7),
      R => '0'
    );
\rampVal_3_new_0_fu_306_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rampVal_3_new_0_fu_3060,
      D => \^rampstart_load_reg_1167_reg[0]_0\(0),
      Q => rampVal_3_new_0_fu_306(0),
      R => '0'
    );
\rampVal_3_new_0_fu_306_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rampVal_3_new_0_fu_3060,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_new_1_out(1),
      Q => rampVal_3_new_0_fu_306(1),
      R => '0'
    );
\rampVal_3_new_0_fu_306_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rampVal_3_new_0_fu_3060,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_new_1_out(2),
      Q => rampVal_3_new_0_fu_306(2),
      R => '0'
    );
\rampVal_3_new_0_fu_306_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rampVal_3_new_0_fu_3060,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_new_1_out(3),
      Q => rampVal_3_new_0_fu_306(3),
      R => '0'
    );
\rampVal_3_new_0_fu_306_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rampVal_3_new_0_fu_3060,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_new_1_out(4),
      Q => rampVal_3_new_0_fu_306(4),
      R => '0'
    );
\rampVal_3_new_0_fu_306_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rampVal_3_new_0_fu_3060,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_new_1_out(5),
      Q => rampVal_3_new_0_fu_306(5),
      R => '0'
    );
\rampVal_3_new_0_fu_306_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rampVal_3_new_0_fu_3060,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_new_1_out(6),
      Q => rampVal_3_new_0_fu_306(6),
      R => '0'
    );
\rampVal_3_new_0_fu_306_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rampVal_3_new_0_fu_3060,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_337,
      Q => rampVal_3_new_0_fu_306(7),
      R => '0'
    );
\rampVal_loc_0_fu_298[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^rampval_loc_0_fu_298_reg[7]_0\(3),
      I1 => \^rampval_loc_0_fu_298_reg[7]_0\(1),
      I2 => \^rampval_loc_0_fu_298_reg[7]_0\(0),
      I3 => \^rampval_loc_0_fu_298_reg[7]_0\(2),
      O => \rampVal_loc_0_fu_298[3]_i_3_n_5\
    );
\rampVal_loc_0_fu_298_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_400,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_424,
      Q => \^rampval_loc_0_fu_298_reg[7]_0\(0),
      R => '0'
    );
\rampVal_loc_0_fu_298_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_400,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_423,
      Q => \^rampval_loc_0_fu_298_reg[7]_0\(1),
      R => '0'
    );
\rampVal_loc_0_fu_298_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_400,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_422,
      Q => \^rampval_loc_0_fu_298_reg[7]_0\(2),
      R => '0'
    );
\rampVal_loc_0_fu_298_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_400,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_421,
      Q => \^rampval_loc_0_fu_298_reg[7]_0\(3),
      R => '0'
    );
\rampVal_loc_0_fu_298_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_400,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_420,
      Q => \^rampval_loc_0_fu_298_reg[7]_0\(4),
      R => '0'
    );
\rampVal_loc_0_fu_298_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_400,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_419,
      Q => \^rampval_loc_0_fu_298_reg[7]_0\(5),
      R => '0'
    );
\rampVal_loc_0_fu_298_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_400,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_418,
      Q => \^rampval_loc_0_fu_298_reg[7]_0\(6),
      R => '0'
    );
\rampVal_loc_0_fu_298_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_400,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_417,
      Q => \^rampval_loc_0_fu_298_reg[7]_0\(7),
      R => '0'
    );
\rampVal_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rampVal0,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal(0),
      Q => rampVal(0),
      R => '0'
    );
\rampVal_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rampVal0,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal(1),
      Q => rampVal(1),
      R => '0'
    );
\rampVal_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rampVal0,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal(2),
      Q => rampVal(2),
      R => '0'
    );
\rampVal_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rampVal0,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal(3),
      Q => rampVal(3),
      R => '0'
    );
\rampVal_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rampVal0,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal(4),
      Q => rampVal(4),
      R => '0'
    );
\rampVal_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rampVal0,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal(5),
      Q => rampVal(5),
      R => '0'
    );
\rampVal_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rampVal0,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal(6),
      Q => rampVal(6),
      R => '0'
    );
\rampVal_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rampVal0,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal(7),
      Q => rampVal(7),
      R => '0'
    );
\rev102_reg_1234[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ult_reg_1229,
      O => rev102_fu_853_p2
    );
\rev102_reg_1234_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => rev102_fu_853_p2,
      Q => rev102_reg_1234,
      R => '0'
    );
start_once_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55105500"
    )
        port map (
      I0 => tpgBackground_U0_ap_ready,
      I1 => \y_fu_206_reg[0]_0\,
      I2 => grp_v_tpgHlsDataFlow_fu_331_ap_start_reg,
      I3 => \^start_once_reg\,
      I4 => start_for_tpgForeground_U0_full_n,
      O => start_once_reg_i_1_n_5
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => start_once_reg_i_1_n_5,
      Q => \^start_once_reg\,
      R => RSTC
    );
\trunc_ln518_reg_1186_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(0),
      D => \^y_fu_206_reg[15]_0\(0),
      Q => trunc_ln518_reg_1186(0),
      R => '0'
    );
\trunc_ln518_reg_1186_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(0),
      D => \^y_fu_206_reg[15]_0\(1),
      Q => trunc_ln518_reg_1186(1),
      R => '0'
    );
\trunc_ln518_reg_1186_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(0),
      D => \^y_fu_206_reg[15]_0\(2),
      Q => trunc_ln518_reg_1186(2),
      R => '0'
    );
\trunc_ln518_reg_1186_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(0),
      D => \^y_fu_206_reg[15]_0\(3),
      Q => \^trunc_ln518_reg_1186_reg[3]_0\,
      R => '0'
    );
\trunc_ln518_reg_1186_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(0),
      D => \^y_fu_206_reg[15]_0\(4),
      Q => \^trunc_ln518_reg_1186_reg[4]_0\,
      R => '0'
    );
\trunc_ln518_reg_1186_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(0),
      D => \^y_fu_206_reg[15]_0\(5),
      Q => \^trunc_ln518_reg_1186_reg[5]_0\,
      R => '0'
    );
ult_fu_805_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => ult_fu_805_p2,
      CO(6) => ult_fu_805_p2_carry_n_6,
      CO(5) => ult_fu_805_p2_carry_n_7,
      CO(4) => ult_fu_805_p2_carry_n_8,
      CO(3) => ult_fu_805_p2_carry_n_9,
      CO(2) => ult_fu_805_p2_carry_n_10,
      CO(1) => ult_fu_805_p2_carry_n_11,
      CO(0) => ult_fu_805_p2_carry_n_12,
      DI(7) => ult_fu_805_p2_carry_i_1_n_5,
      DI(6) => ult_fu_805_p2_carry_i_2_n_5,
      DI(5) => ult_fu_805_p2_carry_i_3_n_5,
      DI(4) => ult_fu_805_p2_carry_i_4_n_5,
      DI(3) => ult_fu_805_p2_carry_i_5_n_5,
      DI(2) => ult_fu_805_p2_carry_i_6_n_5,
      DI(1) => ult_fu_805_p2_carry_i_7_n_5,
      DI(0) => ult_fu_805_p2_carry_i_8_n_5,
      O(7 downto 0) => NLW_ult_fu_805_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 0) => \ult_reg_1229_reg[0]_0\(7 downto 0)
    );
ult_fu_805_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^y_fu_206_reg[15]_0\(15),
      I1 => \ult_reg_1229_reg[0]_1\(15),
      I2 => \ult_reg_1229_reg[0]_1\(14),
      I3 => \^y_fu_206_reg[15]_0\(14),
      O => ult_fu_805_p2_carry_i_1_n_5
    );
ult_fu_805_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^y_fu_206_reg[15]_0\(13),
      I1 => \ult_reg_1229_reg[0]_1\(13),
      I2 => \ult_reg_1229_reg[0]_1\(12),
      I3 => \^y_fu_206_reg[15]_0\(12),
      O => ult_fu_805_p2_carry_i_2_n_5
    );
ult_fu_805_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^y_fu_206_reg[15]_0\(11),
      I1 => \ult_reg_1229_reg[0]_1\(11),
      I2 => \ult_reg_1229_reg[0]_1\(10),
      I3 => \^y_fu_206_reg[15]_0\(10),
      O => ult_fu_805_p2_carry_i_3_n_5
    );
ult_fu_805_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^y_fu_206_reg[15]_0\(9),
      I1 => \ult_reg_1229_reg[0]_1\(9),
      I2 => \ult_reg_1229_reg[0]_1\(8),
      I3 => \^y_fu_206_reg[15]_0\(8),
      O => ult_fu_805_p2_carry_i_4_n_5
    );
ult_fu_805_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^y_fu_206_reg[15]_0\(7),
      I1 => \ult_reg_1229_reg[0]_1\(7),
      I2 => \ult_reg_1229_reg[0]_1\(6),
      I3 => \^y_fu_206_reg[15]_0\(6),
      O => ult_fu_805_p2_carry_i_5_n_5
    );
ult_fu_805_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^y_fu_206_reg[15]_0\(5),
      I1 => \ult_reg_1229_reg[0]_1\(5),
      I2 => \ult_reg_1229_reg[0]_1\(4),
      I3 => \^y_fu_206_reg[15]_0\(4),
      O => ult_fu_805_p2_carry_i_6_n_5
    );
ult_fu_805_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^y_fu_206_reg[15]_0\(3),
      I1 => \ult_reg_1229_reg[0]_1\(3),
      I2 => \ult_reg_1229_reg[0]_1\(2),
      I3 => \^y_fu_206_reg[15]_0\(2),
      O => ult_fu_805_p2_carry_i_7_n_5
    );
ult_fu_805_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^y_fu_206_reg[15]_0\(1),
      I1 => \ult_reg_1229_reg[0]_1\(1),
      I2 => \ult_reg_1229_reg[0]_1\(0),
      I3 => \^y_fu_206_reg[15]_0\(0),
      O => ult_fu_805_p2_carry_i_8_n_5
    );
\ult_reg_1229_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => ult_fu_805_p2,
      Q => ult_reg_1229,
      R => '0'
    );
\xBar_V[10]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => \^xbar_v_loc_0_fu_286_reg[10]_0\(10),
      I1 => \^xbar_v_loc_0_fu_286_reg[10]_0\(7),
      I2 => \xBar_V[9]_i_3_n_5\,
      I3 => \^xbar_v_loc_0_fu_286_reg[10]_0\(8),
      I4 => \^xbar_v_loc_0_fu_286_reg[10]_0\(9),
      O => \xBar_V[10]_i_5_n_5\
    );
\xBar_V[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95555555"
    )
        port map (
      I0 => \^xbar_v_loc_0_fu_286_reg[10]_0\(5),
      I1 => \^xbar_v_loc_0_fu_286_reg[10]_0\(4),
      I2 => \^xbar_v_loc_0_fu_286_reg[10]_0\(1),
      I3 => \^xbar_v_loc_0_fu_286_reg[10]_0\(2),
      I4 => \^xbar_v_loc_0_fu_286_reg[10]_0\(3),
      O => \xBar_V[5]_i_3_n_5\
    );
\xBar_V[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9555555555555555"
    )
        port map (
      I0 => \^xbar_v_loc_0_fu_286_reg[10]_0\(6),
      I1 => \^xbar_v_loc_0_fu_286_reg[10]_0\(5),
      I2 => \^xbar_v_loc_0_fu_286_reg[10]_0\(3),
      I3 => \^xbar_v_loc_0_fu_286_reg[10]_0\(2),
      I4 => \^xbar_v_loc_0_fu_286_reg[10]_0\(1),
      I5 => \^xbar_v_loc_0_fu_286_reg[10]_0\(4),
      O => \xBar_V[6]_i_3_n_5\
    );
\xBar_V[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^xbar_v_loc_0_fu_286_reg[10]_0\(5),
      I1 => \^xbar_v_loc_0_fu_286_reg[10]_0\(3),
      I2 => \^xbar_v_loc_0_fu_286_reg[10]_0\(2),
      I3 => \^xbar_v_loc_0_fu_286_reg[10]_0\(1),
      I4 => \^xbar_v_loc_0_fu_286_reg[10]_0\(4),
      I5 => \^xbar_v_loc_0_fu_286_reg[10]_0\(6),
      O => \xBar_V[9]_i_3_n_5\
    );
\xBar_V_1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"59555555"
    )
        port map (
      I0 => \^xbar_v_1_loc_0_fu_290_reg[10]_0\(10),
      I1 => \^xbar_v_1_loc_0_fu_290_reg[10]_0\(7),
      I2 => \xBar_V_1[9]_i_8_n_5\,
      I3 => \^xbar_v_1_loc_0_fu_290_reg[10]_0\(8),
      I4 => \^xbar_v_1_loc_0_fu_290_reg[10]_0\(9),
      O => \xBar_V_1[10]_i_2_n_5\
    );
\xBar_V_1[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95555555"
    )
        port map (
      I0 => \^xbar_v_1_loc_0_fu_290_reg[10]_0\(5),
      I1 => \^xbar_v_1_loc_0_fu_290_reg[10]_0\(4),
      I2 => \^xbar_v_1_loc_0_fu_290_reg[10]_0\(1),
      I3 => \^xbar_v_1_loc_0_fu_290_reg[10]_0\(2),
      I4 => \^xbar_v_1_loc_0_fu_290_reg[10]_0\(3),
      O => \xBar_V_1[5]_i_3_n_5\
    );
\xBar_V_1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9555555555555555"
    )
        port map (
      I0 => \^xbar_v_1_loc_0_fu_290_reg[10]_0\(6),
      I1 => \^xbar_v_1_loc_0_fu_290_reg[10]_0\(5),
      I2 => \^xbar_v_1_loc_0_fu_290_reg[10]_0\(3),
      I3 => \^xbar_v_1_loc_0_fu_290_reg[10]_0\(2),
      I4 => \^xbar_v_1_loc_0_fu_290_reg[10]_0\(1),
      I5 => \^xbar_v_1_loc_0_fu_290_reg[10]_0\(4),
      O => \xBar_V_1[6]_i_3_n_5\
    );
\xBar_V_1[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^xbar_v_1_loc_0_fu_290_reg[10]_0\(5),
      I1 => \^xbar_v_1_loc_0_fu_290_reg[10]_0\(3),
      I2 => \^xbar_v_1_loc_0_fu_290_reg[10]_0\(2),
      I3 => \^xbar_v_1_loc_0_fu_290_reg[10]_0\(1),
      I4 => \^xbar_v_1_loc_0_fu_290_reg[10]_0\(4),
      I5 => \^xbar_v_1_loc_0_fu_290_reg[10]_0\(6),
      O => \xBar_V_1[9]_i_8_n_5\
    );
\xBar_V_1_loc_0_fu_290[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9555"
    )
        port map (
      I0 => \^xbar_v_1_loc_0_fu_290_reg[10]_0\(4),
      I1 => \^xbar_v_1_loc_0_fu_290_reg[10]_0\(3),
      I2 => \^xbar_v_1_loc_0_fu_290_reg[10]_0\(2),
      I3 => \^xbar_v_1_loc_0_fu_290_reg[10]_0\(1),
      O => \xBar_V_1_loc_0_fu_290[4]_i_3_n_5\
    );
\xBar_V_1_loc_0_fu_290[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5955"
    )
        port map (
      I0 => \^xbar_v_1_loc_0_fu_290_reg[10]_0\(9),
      I1 => \^xbar_v_1_loc_0_fu_290_reg[10]_0\(8),
      I2 => \xBar_V_1[9]_i_8_n_5\,
      I3 => \^xbar_v_1_loc_0_fu_290_reg[10]_0\(7),
      O => \xBar_V_1_loc_0_fu_290[9]_i_3_n_5\
    );
\xBar_V_1_loc_0_fu_290_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_393,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_451,
      Q => \^xbar_v_1_loc_0_fu_290_reg[10]_0\(0),
      R => '0'
    );
\xBar_V_1_loc_0_fu_290_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_393,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_441,
      Q => \^xbar_v_1_loc_0_fu_290_reg[10]_0\(10),
      R => '0'
    );
\xBar_V_1_loc_0_fu_290_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_393,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_450,
      Q => \^xbar_v_1_loc_0_fu_290_reg[10]_0\(1),
      R => '0'
    );
\xBar_V_1_loc_0_fu_290_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_393,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_449,
      Q => \^xbar_v_1_loc_0_fu_290_reg[10]_0\(2),
      R => '0'
    );
\xBar_V_1_loc_0_fu_290_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_393,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_448,
      Q => \^xbar_v_1_loc_0_fu_290_reg[10]_0\(3),
      R => '0'
    );
\xBar_V_1_loc_0_fu_290_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_393,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_447,
      Q => \^xbar_v_1_loc_0_fu_290_reg[10]_0\(4),
      R => '0'
    );
\xBar_V_1_loc_0_fu_290_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_393,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_446,
      Q => \^xbar_v_1_loc_0_fu_290_reg[10]_0\(5),
      R => '0'
    );
\xBar_V_1_loc_0_fu_290_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_393,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_445,
      Q => \^xbar_v_1_loc_0_fu_290_reg[10]_0\(6),
      R => '0'
    );
\xBar_V_1_loc_0_fu_290_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_393,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_444,
      Q => \^xbar_v_1_loc_0_fu_290_reg[10]_0\(7),
      R => '0'
    );
\xBar_V_1_loc_0_fu_290_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_393,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_443,
      Q => \^xbar_v_1_loc_0_fu_290_reg[10]_0\(8),
      R => '0'
    );
\xBar_V_1_loc_0_fu_290_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_393,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_442,
      Q => \^xbar_v_1_loc_0_fu_290_reg[10]_0\(9),
      R => '0'
    );
\xBar_V_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xBar_V_10,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_528,
      Q => xBar_V_1(0),
      R => '0'
    );
\xBar_V_1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_533,
      Q => xBar_V_1(10),
      R => '0'
    );
\xBar_V_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xBar_V_10,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_527,
      Q => xBar_V_1(1),
      R => '0'
    );
\xBar_V_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xBar_V_10,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_315,
      Q => xBar_V_1(2),
      R => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_496
    );
\xBar_V_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xBar_V_10,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_316,
      Q => xBar_V_1(3),
      R => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_496
    );
\xBar_V_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xBar_V_10,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_317,
      Q => xBar_V_1(4),
      R => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_496
    );
\xBar_V_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xBar_V_10,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_526,
      Q => xBar_V_1(5),
      R => '0'
    );
\xBar_V_1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xBar_V_10,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_525,
      Q => xBar_V_1(6),
      R => '0'
    );
\xBar_V_1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xBar_V_10,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_318,
      Q => xBar_V_1(7),
      R => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_496
    );
\xBar_V_1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xBar_V_10,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_319,
      Q => xBar_V_1(8),
      R => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_496
    );
\xBar_V_1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xBar_V_10,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_320,
      Q => xBar_V_1(9),
      R => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_496
    );
\xBar_V_loc_0_fu_286[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9555"
    )
        port map (
      I0 => \^xbar_v_loc_0_fu_286_reg[10]_0\(4),
      I1 => \^xbar_v_loc_0_fu_286_reg[10]_0\(3),
      I2 => \^xbar_v_loc_0_fu_286_reg[10]_0\(2),
      I3 => \^xbar_v_loc_0_fu_286_reg[10]_0\(1),
      O => \xBar_V_loc_0_fu_286[4]_i_3_n_5\
    );
\xBar_V_loc_0_fu_286[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5955"
    )
        port map (
      I0 => \^xbar_v_loc_0_fu_286_reg[10]_0\(9),
      I1 => \^xbar_v_loc_0_fu_286_reg[10]_0\(8),
      I2 => \xBar_V[9]_i_3_n_5\,
      I3 => \^xbar_v_loc_0_fu_286_reg[10]_0\(7),
      O => \xBar_V_loc_0_fu_286[9]_i_3_n_5\
    );
\xBar_V_loc_0_fu_286_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_393,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_462,
      Q => \^xbar_v_loc_0_fu_286_reg[10]_0\(0),
      R => '0'
    );
\xBar_V_loc_0_fu_286_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_393,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_452,
      Q => \^xbar_v_loc_0_fu_286_reg[10]_0\(10),
      R => '0'
    );
\xBar_V_loc_0_fu_286_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_393,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_461,
      Q => \^xbar_v_loc_0_fu_286_reg[10]_0\(1),
      R => '0'
    );
\xBar_V_loc_0_fu_286_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_393,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_460,
      Q => \^xbar_v_loc_0_fu_286_reg[10]_0\(2),
      R => '0'
    );
\xBar_V_loc_0_fu_286_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_393,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_459,
      Q => \^xbar_v_loc_0_fu_286_reg[10]_0\(3),
      R => '0'
    );
\xBar_V_loc_0_fu_286_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_393,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_458,
      Q => \^xbar_v_loc_0_fu_286_reg[10]_0\(4),
      R => '0'
    );
\xBar_V_loc_0_fu_286_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_393,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_457,
      Q => \^xbar_v_loc_0_fu_286_reg[10]_0\(5),
      R => '0'
    );
\xBar_V_loc_0_fu_286_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_393,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_456,
      Q => \^xbar_v_loc_0_fu_286_reg[10]_0\(6),
      R => '0'
    );
\xBar_V_loc_0_fu_286_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_393,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_455,
      Q => \^xbar_v_loc_0_fu_286_reg[10]_0\(7),
      R => '0'
    );
\xBar_V_loc_0_fu_286_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_393,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_454,
      Q => \^xbar_v_loc_0_fu_286_reg[10]_0\(8),
      R => '0'
    );
\xBar_V_loc_0_fu_286_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_393,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_453,
      Q => \^xbar_v_loc_0_fu_286_reg[10]_0\(9),
      R => '0'
    );
\xBar_V_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_534,
      Q => xBar_V(0),
      R => '0'
    );
\xBar_V_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xBar_V0,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_529,
      Q => xBar_V(10),
      R => '0'
    );
\xBar_V_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xBar_V0,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_532,
      Q => xBar_V(1),
      R => '0'
    );
\xBar_V_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xBar_V0,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_309,
      Q => xBar_V(2),
      R => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_495
    );
\xBar_V_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xBar_V0,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_310,
      Q => xBar_V(3),
      R => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_495
    );
\xBar_V_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xBar_V0,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_311,
      Q => xBar_V(4),
      R => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_495
    );
\xBar_V_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xBar_V0,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_531,
      Q => xBar_V(5),
      R => '0'
    );
\xBar_V_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xBar_V0,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_530,
      Q => xBar_V(6),
      R => '0'
    );
\xBar_V_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xBar_V0,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_312,
      Q => xBar_V(7),
      R => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_495
    );
\xBar_V_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xBar_V0,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_313,
      Q => xBar_V(8),
      R => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_495
    );
\xBar_V_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xBar_V0,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_314,
      Q => xBar_V(9),
      R => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_495
    );
\y_3_reg_1179_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(0),
      D => \^y_fu_206_reg[15]_0\(10),
      Q => \^y_3_reg_1179_reg[15]_0\(2),
      R => '0'
    );
\y_3_reg_1179_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(0),
      D => \^y_fu_206_reg[15]_0\(11),
      Q => \^y_3_reg_1179_reg[15]_0\(3),
      R => '0'
    );
\y_3_reg_1179_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(0),
      D => \^y_fu_206_reg[15]_0\(12),
      Q => \^y_3_reg_1179_reg[15]_0\(4),
      R => '0'
    );
\y_3_reg_1179_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(0),
      D => \^y_fu_206_reg[15]_0\(13),
      Q => \^y_3_reg_1179_reg[15]_0\(5),
      R => '0'
    );
\y_3_reg_1179_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(0),
      D => \^y_fu_206_reg[15]_0\(14),
      Q => \^y_3_reg_1179_reg[15]_0\(6),
      R => '0'
    );
\y_3_reg_1179_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(0),
      D => \^y_fu_206_reg[15]_0\(15),
      Q => \^y_3_reg_1179_reg[15]_0\(7),
      R => '0'
    );
\y_3_reg_1179_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(0),
      D => \^y_fu_206_reg[15]_0\(6),
      Q => \^y_3_reg_1179_reg[6]_0\,
      R => '0'
    );
\y_3_reg_1179_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(0),
      D => \^y_fu_206_reg[15]_0\(7),
      Q => \^y_3_reg_1179_reg[7]_0\,
      R => '0'
    );
\y_3_reg_1179_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(0),
      D => \^y_fu_206_reg[15]_0\(8),
      Q => \^y_3_reg_1179_reg[15]_0\(0),
      R => '0'
    );
\y_3_reg_1179_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(0),
      D => \^y_fu_206_reg[15]_0\(9),
      Q => \^y_3_reg_1179_reg[15]_0\(1),
      R => '0'
    );
y_4_fu_776_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => \^y_fu_206_reg[15]_0\(0),
      CI_TOP => '0',
      CO(7) => y_4_fu_776_p2_carry_n_5,
      CO(6) => y_4_fu_776_p2_carry_n_6,
      CO(5) => y_4_fu_776_p2_carry_n_7,
      CO(4) => y_4_fu_776_p2_carry_n_8,
      CO(3) => y_4_fu_776_p2_carry_n_9,
      CO(2) => y_4_fu_776_p2_carry_n_10,
      CO(1) => y_4_fu_776_p2_carry_n_11,
      CO(0) => y_4_fu_776_p2_carry_n_12,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => y_4_fu_776_p2(8 downto 1),
      S(7 downto 0) => \^y_fu_206_reg[15]_0\(8 downto 1)
    );
\y_4_fu_776_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => y_4_fu_776_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_y_4_fu_776_p2_carry__0_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \y_4_fu_776_p2_carry__0_n_7\,
      CO(4) => \y_4_fu_776_p2_carry__0_n_8\,
      CO(3) => \y_4_fu_776_p2_carry__0_n_9\,
      CO(2) => \y_4_fu_776_p2_carry__0_n_10\,
      CO(1) => \y_4_fu_776_p2_carry__0_n_11\,
      CO(0) => \y_4_fu_776_p2_carry__0_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_y_4_fu_776_p2_carry__0_O_UNCONNECTED\(7),
      O(6 downto 0) => y_4_fu_776_p2(15 downto 9),
      S(7) => '0',
      S(6 downto 0) => \^y_fu_206_reg[15]_0\(15 downto 9)
    );
\y_fu_206[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^y_fu_206_reg[15]_0\(0),
      O => y_4_fu_776_p2(0)
    );
\y_fu_206_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_4_fu_776_p2(0),
      Q => \^y_fu_206_reg[15]_0\(0),
      R => ap_NS_fsm15_out
    );
\y_fu_206_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_4_fu_776_p2(10),
      Q => \^y_fu_206_reg[15]_0\(10),
      R => ap_NS_fsm15_out
    );
\y_fu_206_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_4_fu_776_p2(11),
      Q => \^y_fu_206_reg[15]_0\(11),
      R => ap_NS_fsm15_out
    );
\y_fu_206_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_4_fu_776_p2(12),
      Q => \^y_fu_206_reg[15]_0\(12),
      R => ap_NS_fsm15_out
    );
\y_fu_206_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_4_fu_776_p2(13),
      Q => \^y_fu_206_reg[15]_0\(13),
      R => ap_NS_fsm15_out
    );
\y_fu_206_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_4_fu_776_p2(14),
      Q => \^y_fu_206_reg[15]_0\(14),
      R => ap_NS_fsm15_out
    );
\y_fu_206_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_4_fu_776_p2(15),
      Q => \^y_fu_206_reg[15]_0\(15),
      R => ap_NS_fsm15_out
    );
\y_fu_206_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_4_fu_776_p2(1),
      Q => \^y_fu_206_reg[15]_0\(1),
      R => ap_NS_fsm15_out
    );
\y_fu_206_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_4_fu_776_p2(2),
      Q => \^y_fu_206_reg[15]_0\(2),
      R => ap_NS_fsm15_out
    );
\y_fu_206_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_4_fu_776_p2(3),
      Q => \^y_fu_206_reg[15]_0\(3),
      R => ap_NS_fsm15_out
    );
\y_fu_206_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_4_fu_776_p2(4),
      Q => \^y_fu_206_reg[15]_0\(4),
      R => ap_NS_fsm15_out
    );
\y_fu_206_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_4_fu_776_p2(5),
      Q => \^y_fu_206_reg[15]_0\(5),
      R => ap_NS_fsm15_out
    );
\y_fu_206_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_4_fu_776_p2(6),
      Q => \^y_fu_206_reg[15]_0\(6),
      R => ap_NS_fsm15_out
    );
\y_fu_206_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_4_fu_776_p2(7),
      Q => \^y_fu_206_reg[15]_0\(7),
      R => ap_NS_fsm15_out
    );
\y_fu_206_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_4_fu_776_p2(8),
      Q => \^y_fu_206_reg[15]_0\(8),
      R => ap_NS_fsm15_out
    );
\y_fu_206_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_4_fu_776_p2(9),
      Q => \^y_fu_206_reg[15]_0\(9),
      R => ap_NS_fsm15_out
    );
\zonePlateVAddr[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zonePlateVAddr_loc_0_fu_278(11),
      I1 => \^zoneplatevdelta_loc_0_fu_274_reg[14]_0\(11),
      O => \zonePlateVAddr[15]_i_10_n_5\
    );
\zonePlateVAddr[15]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zonePlateVAddr_loc_0_fu_278(10),
      I1 => \^zoneplatevdelta_loc_0_fu_274_reg[14]_0\(10),
      O => \zonePlateVAddr[15]_i_11_n_5\
    );
\zonePlateVAddr[15]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zonePlateVAddr_loc_0_fu_278(9),
      I1 => \^zoneplatevdelta_loc_0_fu_274_reg[14]_0\(9),
      O => \zonePlateVAddr[15]_i_12_n_5\
    );
\zonePlateVAddr[15]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zonePlateVAddr_loc_0_fu_278(8),
      I1 => \^zoneplatevdelta_loc_0_fu_274_reg[14]_0\(8),
      O => \zonePlateVAddr[15]_i_13_n_5\
    );
\zonePlateVAddr[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zonePlateVDelta_loc_0_fu_274(15),
      I1 => zonePlateVAddr_loc_0_fu_278(15),
      O => \zonePlateVAddr[15]_i_6_n_5\
    );
\zonePlateVAddr[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zonePlateVAddr_loc_0_fu_278(14),
      I1 => \^zoneplatevdelta_loc_0_fu_274_reg[14]_0\(14),
      O => \zonePlateVAddr[15]_i_7_n_5\
    );
\zonePlateVAddr[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zonePlateVAddr_loc_0_fu_278(13),
      I1 => \^zoneplatevdelta_loc_0_fu_274_reg[14]_0\(13),
      O => \zonePlateVAddr[15]_i_8_n_5\
    );
\zonePlateVAddr[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zonePlateVAddr_loc_0_fu_278(12),
      I1 => \^zoneplatevdelta_loc_0_fu_274_reg[14]_0\(12),
      O => \zonePlateVAddr[15]_i_9_n_5\
    );
\zonePlateVAddr_loc_0_fu_278_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_37,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_53,
      Q => zonePlateVAddr_loc_0_fu_278(0),
      R => '0'
    );
\zonePlateVAddr_loc_0_fu_278_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_37,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_43,
      Q => zonePlateVAddr_loc_0_fu_278(10),
      R => '0'
    );
\zonePlateVAddr_loc_0_fu_278_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_37,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_42,
      Q => zonePlateVAddr_loc_0_fu_278(11),
      R => '0'
    );
\zonePlateVAddr_loc_0_fu_278_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_37,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_41,
      Q => zonePlateVAddr_loc_0_fu_278(12),
      R => '0'
    );
\zonePlateVAddr_loc_0_fu_278_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_37,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_40,
      Q => zonePlateVAddr_loc_0_fu_278(13),
      R => '0'
    );
\zonePlateVAddr_loc_0_fu_278_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_37,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_39,
      Q => zonePlateVAddr_loc_0_fu_278(14),
      R => '0'
    );
\zonePlateVAddr_loc_0_fu_278_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_37,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_38,
      Q => zonePlateVAddr_loc_0_fu_278(15),
      R => '0'
    );
\zonePlateVAddr_loc_0_fu_278_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_37,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_52,
      Q => zonePlateVAddr_loc_0_fu_278(1),
      R => '0'
    );
\zonePlateVAddr_loc_0_fu_278_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_37,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_51,
      Q => zonePlateVAddr_loc_0_fu_278(2),
      R => '0'
    );
\zonePlateVAddr_loc_0_fu_278_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_37,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_50,
      Q => zonePlateVAddr_loc_0_fu_278(3),
      R => '0'
    );
\zonePlateVAddr_loc_0_fu_278_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_37,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_49,
      Q => zonePlateVAddr_loc_0_fu_278(4),
      R => '0'
    );
\zonePlateVAddr_loc_0_fu_278_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_37,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_48,
      Q => zonePlateVAddr_loc_0_fu_278(5),
      R => '0'
    );
\zonePlateVAddr_loc_0_fu_278_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_37,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_47,
      Q => zonePlateVAddr_loc_0_fu_278(6),
      R => '0'
    );
\zonePlateVAddr_loc_0_fu_278_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_37,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_46,
      Q => zonePlateVAddr_loc_0_fu_278(7),
      R => '0'
    );
\zonePlateVAddr_loc_0_fu_278_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_37,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_45,
      Q => zonePlateVAddr_loc_0_fu_278(8),
      R => '0'
    );
\zonePlateVAddr_loc_0_fu_278_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_37,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_44,
      Q => zonePlateVAddr_loc_0_fu_278(9),
      R => '0'
    );
\zonePlateVAddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => zonePlateVAddr0,
      D => add_ln1296_fu_1696_p2(0),
      Q => zonePlateVAddr(0),
      R => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_500
    );
\zonePlateVAddr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => zonePlateVAddr0,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVAddr(10),
      Q => zonePlateVAddr(10),
      R => '0'
    );
\zonePlateVAddr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => zonePlateVAddr0,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVAddr(11),
      Q => zonePlateVAddr(11),
      R => '0'
    );
\zonePlateVAddr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => zonePlateVAddr0,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVAddr(12),
      Q => zonePlateVAddr(12),
      R => '0'
    );
\zonePlateVAddr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => zonePlateVAddr0,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVAddr(13),
      Q => zonePlateVAddr(13),
      R => '0'
    );
\zonePlateVAddr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => zonePlateVAddr0,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVAddr(14),
      Q => zonePlateVAddr(14),
      R => '0'
    );
\zonePlateVAddr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => zonePlateVAddr0,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVAddr(15),
      Q => zonePlateVAddr(15),
      R => '0'
    );
\zonePlateVAddr_reg[15]_i_5\: unisim.vcomponents.CARRY8
     port map (
      CI => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_386,
      CI_TOP => '0',
      CO(7) => \NLW_zonePlateVAddr_reg[15]_i_5_CO_UNCONNECTED\(7),
      CO(6) => \zonePlateVAddr_reg[15]_i_5_n_6\,
      CO(5) => \zonePlateVAddr_reg[15]_i_5_n_7\,
      CO(4) => \zonePlateVAddr_reg[15]_i_5_n_8\,
      CO(3) => \zonePlateVAddr_reg[15]_i_5_n_9\,
      CO(2) => \zonePlateVAddr_reg[15]_i_5_n_10\,
      CO(1) => \zonePlateVAddr_reg[15]_i_5_n_11\,
      CO(0) => \zonePlateVAddr_reg[15]_i_5_n_12\,
      DI(7) => '0',
      DI(6 downto 0) => zonePlateVAddr_loc_0_fu_278(14 downto 8),
      O(7 downto 0) => add_ln1296_fu_1696_p2(15 downto 8),
      S(7) => \zonePlateVAddr[15]_i_6_n_5\,
      S(6) => \zonePlateVAddr[15]_i_7_n_5\,
      S(5) => \zonePlateVAddr[15]_i_8_n_5\,
      S(4) => \zonePlateVAddr[15]_i_9_n_5\,
      S(3) => \zonePlateVAddr[15]_i_10_n_5\,
      S(2) => \zonePlateVAddr[15]_i_11_n_5\,
      S(1) => \zonePlateVAddr[15]_i_12_n_5\,
      S(0) => \zonePlateVAddr[15]_i_13_n_5\
    );
\zonePlateVAddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => zonePlateVAddr0,
      D => add_ln1296_fu_1696_p2(1),
      Q => zonePlateVAddr(1),
      R => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_500
    );
\zonePlateVAddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => zonePlateVAddr0,
      D => add_ln1296_fu_1696_p2(2),
      Q => zonePlateVAddr(2),
      R => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_500
    );
\zonePlateVAddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => zonePlateVAddr0,
      D => add_ln1296_fu_1696_p2(3),
      Q => zonePlateVAddr(3),
      R => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_500
    );
\zonePlateVAddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => zonePlateVAddr0,
      D => add_ln1296_fu_1696_p2(4),
      Q => zonePlateVAddr(4),
      R => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_500
    );
\zonePlateVAddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => zonePlateVAddr0,
      D => add_ln1296_fu_1696_p2(5),
      Q => zonePlateVAddr(5),
      R => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_500
    );
\zonePlateVAddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => zonePlateVAddr0,
      D => add_ln1296_fu_1696_p2(6),
      Q => zonePlateVAddr(6),
      R => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_500
    );
\zonePlateVAddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => zonePlateVAddr0,
      D => add_ln1296_fu_1696_p2(7),
      Q => zonePlateVAddr(7),
      R => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_500
    );
\zonePlateVAddr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => zonePlateVAddr0,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVAddr(8),
      Q => zonePlateVAddr(8),
      R => '0'
    );
\zonePlateVAddr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => zonePlateVAddr0,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVAddr(9),
      Q => zonePlateVAddr(9),
      R => '0'
    );
\zonePlateVDelta[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zonePlateVDelta_loc_0_fu_274(15),
      I1 => \zonePlateVDelta_reg[15]_i_2\(0),
      O => \zonePlateVDelta_loc_0_fu_274_reg[15]_0\(0)
    );
\zonePlateVDelta_loc_0_fu_274_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_402,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_440,
      Q => \^zoneplatevdelta_loc_0_fu_274_reg[14]_0\(0),
      R => '0'
    );
\zonePlateVDelta_loc_0_fu_274_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_402,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_430,
      Q => \^zoneplatevdelta_loc_0_fu_274_reg[14]_0\(10),
      R => '0'
    );
\zonePlateVDelta_loc_0_fu_274_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_402,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_429,
      Q => \^zoneplatevdelta_loc_0_fu_274_reg[14]_0\(11),
      R => '0'
    );
\zonePlateVDelta_loc_0_fu_274_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_402,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_428,
      Q => \^zoneplatevdelta_loc_0_fu_274_reg[14]_0\(12),
      R => '0'
    );
\zonePlateVDelta_loc_0_fu_274_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_402,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_427,
      Q => \^zoneplatevdelta_loc_0_fu_274_reg[14]_0\(13),
      R => '0'
    );
\zonePlateVDelta_loc_0_fu_274_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_402,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_426,
      Q => \^zoneplatevdelta_loc_0_fu_274_reg[14]_0\(14),
      R => '0'
    );
\zonePlateVDelta_loc_0_fu_274_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_402,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_425,
      Q => zonePlateVDelta_loc_0_fu_274(15),
      R => '0'
    );
\zonePlateVDelta_loc_0_fu_274_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_402,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_439,
      Q => \^zoneplatevdelta_loc_0_fu_274_reg[14]_0\(1),
      R => '0'
    );
\zonePlateVDelta_loc_0_fu_274_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_402,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_438,
      Q => \^zoneplatevdelta_loc_0_fu_274_reg[14]_0\(2),
      R => '0'
    );
\zonePlateVDelta_loc_0_fu_274_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_402,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_437,
      Q => \^zoneplatevdelta_loc_0_fu_274_reg[14]_0\(3),
      R => '0'
    );
\zonePlateVDelta_loc_0_fu_274_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_402,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_436,
      Q => \^zoneplatevdelta_loc_0_fu_274_reg[14]_0\(4),
      R => '0'
    );
\zonePlateVDelta_loc_0_fu_274_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_402,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_435,
      Q => \^zoneplatevdelta_loc_0_fu_274_reg[14]_0\(5),
      R => '0'
    );
\zonePlateVDelta_loc_0_fu_274_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_402,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_434,
      Q => \^zoneplatevdelta_loc_0_fu_274_reg[14]_0\(6),
      R => '0'
    );
\zonePlateVDelta_loc_0_fu_274_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_402,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_433,
      Q => \^zoneplatevdelta_loc_0_fu_274_reg[14]_0\(7),
      R => '0'
    );
\zonePlateVDelta_loc_0_fu_274_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_402,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_432,
      Q => \^zoneplatevdelta_loc_0_fu_274_reg[14]_0\(8),
      R => '0'
    );
\zonePlateVDelta_loc_0_fu_274_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_402,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_431,
      Q => \^zoneplatevdelta_loc_0_fu_274_reg[14]_0\(9),
      R => '0'
    );
\zonePlateVDelta_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => zonePlateVAddr0,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta(0),
      Q => zonePlateVDelta(0),
      R => '0'
    );
\zonePlateVDelta_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => zonePlateVAddr0,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta(10),
      Q => zonePlateVDelta(10),
      R => '0'
    );
\zonePlateVDelta_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => zonePlateVAddr0,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta(11),
      Q => zonePlateVDelta(11),
      R => '0'
    );
\zonePlateVDelta_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => zonePlateVAddr0,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta(12),
      Q => zonePlateVDelta(12),
      R => '0'
    );
\zonePlateVDelta_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => zonePlateVAddr0,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta(13),
      Q => zonePlateVDelta(13),
      R => '0'
    );
\zonePlateVDelta_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => zonePlateVAddr0,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta(14),
      Q => zonePlateVDelta(14),
      R => '0'
    );
\zonePlateVDelta_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => zonePlateVAddr0,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta(15),
      Q => zonePlateVDelta(15),
      R => '0'
    );
\zonePlateVDelta_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => zonePlateVAddr0,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta(1),
      Q => zonePlateVDelta(1),
      R => '0'
    );
\zonePlateVDelta_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => zonePlateVAddr0,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta(2),
      Q => zonePlateVDelta(2),
      R => '0'
    );
\zonePlateVDelta_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => zonePlateVAddr0,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta(3),
      Q => zonePlateVDelta(3),
      R => '0'
    );
\zonePlateVDelta_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => zonePlateVAddr0,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta(4),
      Q => zonePlateVDelta(4),
      R => '0'
    );
\zonePlateVDelta_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => zonePlateVAddr0,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta(5),
      Q => zonePlateVDelta(5),
      R => '0'
    );
\zonePlateVDelta_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => zonePlateVAddr0,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta(6),
      Q => zonePlateVDelta(6),
      R => '0'
    );
\zonePlateVDelta_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => zonePlateVAddr0,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta(7),
      Q => zonePlateVDelta(7),
      R => '0'
    );
\zonePlateVDelta_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => zonePlateVAddr0,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta(8),
      Q => zonePlateVDelta(8),
      R => '0'
    );
\zonePlateVDelta_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => zonePlateVAddr0,
      D => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta(9),
      Q => zonePlateVDelta(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_v_tpgHlsDataFlow is
  port (
    \icmp_ln1404_1_reg_530_reg[0]\ : out STD_LOGIC;
    \xCount_V_6_reg[7]\ : out STD_LOGIC;
    \xCount_V_6_reg[6]\ : out STD_LOGIC;
    \xCount_V_6_reg[3]\ : out STD_LOGIC;
    \xCount_V_6_reg[2]\ : out STD_LOGIC;
    grp_tpgPatternCheckerBoard_fu_1385_ap_return_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_tpgPatternCheckerBoard_fu_1385_ap_return_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q1_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]\ : out STD_LOGIC;
    \q1_reg[2]\ : out STD_LOGIC;
    \q0_reg[2]\ : out STD_LOGIC;
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter12 : out STD_LOGIC;
    \int_width_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln520_reg_4037_pp0_iter11_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter13 : out STD_LOGIC;
    icmp_ln520_reg_4037_pp0_iter12_reg : out STD_LOGIC;
    outpix_val_V_50_reg_4444 : out STD_LOGIC_VECTOR ( 0 to 0 );
    outpix_val_V_23_reg_4449 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_ce_reg : out STD_LOGIC;
    \trunc_ln320_reg_4408_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    or_ln1592_reg_1259 : out STD_LOGIC;
    \rampStart_load_reg_1167_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \trunc_ln518_reg_1186_reg[5]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \y_fu_206_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Sel_fu_865_p4 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    icmp_ln729_reg_706 : out STD_LOGIC;
    ap_condition_336 : out STD_LOGIC;
    fid : out STD_LOGIC;
    \y_fu_86_reg[15]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    O : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \boxHCoord_reg[15]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_height_reg[14]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \boxVCoord_reg[15]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i_fu_100_reg[5]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_done_cache : out STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_axi_last_V_out : out STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg : out STD_LOGIC;
    axi_last_V_2_reg_138 : out STD_LOGIC;
    \select_ln1929_reg_426_reg[6]\ : out STD_LOGIC;
    cmp2_i_reg_439 : out STD_LOGIC;
    grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TUSER : out STD_LOGIC;
    grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TLAST : out STD_LOGIC;
    phi_ln991_loc_fu_116 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \rSerie_V_reg[27]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \rSerie_V_reg[4]__0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    outpix_val_V_51_reg_4329_pp0_iter12_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[7]__0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    or_ln1918_reg_710_pp0_iter3_reg : out STD_LOGIC;
    icmp_ln729_reg_706_pp0_iter3_reg : out STD_LOGIC;
    or_ln1918_2_reg_717_pp0_iter3_reg : out STD_LOGIC;
    pixIn9_read_reg_647_pp0_iter2_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \xCount_V_7_reg[6]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_enable_reg_pp0_iter12_reg : out STD_LOGIC;
    \y_3_reg_1179_reg[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_return_int_reg_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \yCount_V_2_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \xCount_V_1_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \yCount_V_3_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \xCount_V_2_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \xCount_V_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \yCount_V_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \xCount_V_3_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_11810 : out STD_LOGIC;
    \ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059_reg[2]\ : out STD_LOGIC;
    \trunc_ln320_reg_4408_reg[3]\ : out STD_LOGIC;
    q0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \rampVal_loc_0_fu_298_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \or_ln1592_reg_1259_reg[0]\ : out STD_LOGIC;
    q1 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \trunc_ln320_reg_4408_reg[1]\ : out STD_LOGIC;
    \ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245_reg[2]\ : out STD_LOGIC;
    \trunc_ln320_reg_4408_reg[5]\ : out STD_LOGIC;
    \trunc_ln320_reg_4408_reg[6]\ : out STD_LOGIC;
    \ap_phi_reg_pp0_iter13_outpix_val_V_74_reg_933_reg[6]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x_4_reg_4018_pp0_iter10_reg_reg[15]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg : out STD_LOGIC;
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_0 : out STD_LOGIC;
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_1 : out STD_LOGIC;
    \zonePlateVDelta_loc_0_fu_274_reg[14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \xBar_V_1_loc_0_fu_290_reg[10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \rampStart_load_reg_1167_reg[4]_0\ : out STD_LOGIC;
    \rampStart_load_reg_1167_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rampStart_load_reg_1167_reg[5]\ : out STD_LOGIC;
    \rampStart_load_reg_1167_reg[4]_1\ : out STD_LOGIC;
    \rampStart_load_reg_1167_reg[6]\ : out STD_LOGIC;
    \rampStart_load_reg_1167_reg[7]\ : out STD_LOGIC;
    \rampVal_3_loc_0_fu_302_reg[6]\ : out STD_LOGIC;
    \p_0_0_0_0_0242373_lcssa386_fu_210_reg[7]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \q1_reg[7]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \add_ln1488_reg_1244_reg[6]\ : out STD_LOGIC;
    \add_ln1488_reg_1244_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln1488_reg_1244_reg[7]\ : out STD_LOGIC;
    \outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[1]__0\ : out STD_LOGIC;
    \add_ln1488_reg_1244_reg[1]\ : out STD_LOGIC;
    \gSerie_V_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \zonePlateVDelta_loc_0_fu_274_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x_4_reg_4018_pp0_iter10_reg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \x_4_reg_4018_pp0_iter10_reg_reg[15]_1\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \xBar_V_1_loc_0_fu_290_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \xBar_V_1_loc_0_fu_290_reg[6]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \xBar_V_1_loc_0_fu_290_reg[6]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \xBar_V_loc_0_fu_286_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \xBar_V_loc_0_fu_286_reg[10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \xBar_V_loc_0_fu_286_reg[6]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \xBar_V_loc_0_fu_286_reg[6]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \rampVal_3_loc_0_fu_302_reg[2]\ : out STD_LOGIC;
    \rampVal_3_loc_0_fu_302_reg[3]\ : out STD_LOGIC;
    \rampStart_load_reg_1167_reg[2]\ : out STD_LOGIC;
    \rampStart_load_reg_1167_reg[1]\ : out STD_LOGIC;
    \add_ln1488_reg_1244_reg[1]_0\ : out STD_LOGIC;
    \hdata_loc_0_fu_266_reg[3]\ : out STD_LOGIC;
    \hdata_loc_0_fu_266_reg[2]\ : out STD_LOGIC;
    \add_ln1488_reg_1244_reg[7]_0\ : out STD_LOGIC;
    \add_ln1488_reg_1244_reg[6]_0\ : out STD_LOGIC;
    \add_ln1488_reg_1244_reg[5]\ : out STD_LOGIC;
    \add_ln1488_reg_1244_reg[4]\ : out STD_LOGIC;
    \add_ln1488_reg_1244_reg[3]\ : out STD_LOGIC;
    \add_ln1488_reg_1244_reg[2]\ : out STD_LOGIC;
    \x_4_reg_4018_pp0_iter10_reg_reg[15]_2\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 6 downto 0 );
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg : out STD_LOGIC;
    \axi_data_V_5_fu_106_reg[47]\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    \axi_data_V_fu_108_reg[47]\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y_fu_206_reg[15]_0\ : out STD_LOGIC;
    grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TVALID : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg0 : out STD_LOGIC;
    \x_fu_114_reg[14]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \pixIn_val_V_4_reg_752_pp0_iter3_reg_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250_reg[6]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \pixIn_val_V_5_reg_759_pp0_iter3_reg_reg[6]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \int_boxColorB_reg[4]\ : out STD_LOGIC;
    \icmp_ln1897_4_reg_751_reg[0]\ : out STD_LOGIC;
    \pixIn10_read_reg_642_pp0_iter2_reg_reg[5]__0\ : out STD_LOGIC;
    \int_boxColorB_reg[6]\ : out STD_LOGIC;
    \pixIn_val_V_2_reg_738_pp0_iter3_reg_reg[6]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \int_boxColorB_reg[4]_0\ : out STD_LOGIC;
    \int_boxColorB_reg[5]\ : out STD_LOGIC;
    \int_boxColorB_reg[6]_0\ : out STD_LOGIC;
    \pixIn_val_V_1_reg_731_pp0_iter3_reg_reg[6]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \int_boxColorG_reg[4]\ : out STD_LOGIC;
    \int_boxColorG_reg[5]\ : out STD_LOGIC;
    \int_boxColorG_reg[6]\ : out STD_LOGIC;
    \j_fu_110_reg[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \j_fu_110_reg[4]\ : out STD_LOGIC;
    ap_NS_fsm12_out : out STD_LOGIC;
    \select_ln1929_reg_426_reg[6]_0\ : out STD_LOGIC;
    \select_ln1929_reg_426_reg[6]_1\ : out STD_LOGIC;
    \select_ln1929_reg_426_reg[6]_2\ : out STD_LOGIC;
    \y_fu_86_reg[4]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[8]\ : out STD_LOGIC;
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_done_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_ready_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \or_ln1592_reg_1259_reg[0]_0\ : out STD_LOGIC;
    \trunc_ln320_reg_4408_reg[1]_0\ : out STD_LOGIC;
    \trunc_ln320_reg_4408_reg[4]\ : out STD_LOGIC;
    \trunc_ln320_reg_4408_reg[3]_0\ : out STD_LOGIC;
    \trunc_ln320_reg_4408_reg[4]_0\ : out STD_LOGIC;
    \trunc_ln320_reg_4408_reg[7]_0\ : out STD_LOGIC;
    \int_bckgndId_reg[0]\ : out STD_LOGIC;
    \rampVal_3_loc_0_fu_302_reg[0]\ : out STD_LOGIC;
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_ready_reg_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC;
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_ready_reg_1 : out STD_LOGIC;
    \int_colorFormat_reg[0]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    internal_empty_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_0_2_lcssa_reg_148_reg[47]\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    \q0_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q1_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q1_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_3_0_0_0248379_lcssa395_fu_222_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    RSTC : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln1428_fu_264_p2 : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181 : in STD_LOGIC;
    \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[4]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[3]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[2]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[0]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    C : in STD_LOGIC_VECTOR ( 15 downto 0 );
    icmp_ln1072_fu_1750_p2 : in STD_LOGIC;
    icmp_ln1072_8_fu_1804_p2 : in STD_LOGIC;
    \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[0]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]\ : in STD_LOGIC;
    \boxVCoord_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \rampStart_reg[7]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \cmp35_not_reg_1224_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ult_reg_1229_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln729_reg_706_reg[0]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    icmp_ln1844_fu_269_p2_carry_i_16 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    icmp_ln1844_fu_269_p2_carry_i_12 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \boxHCoord_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hDir_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \hDir_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hDir_reg[0]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \icmp_ln1897_5_reg_756[0]_i_13\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm[2]_i_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    icmp_ln1856_fu_307_p2_carry_i_16 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    icmp_ln1856_fu_307_p2_carry_i_12 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \boxVCoord_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vDir_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \vDir_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i__carry__0_i_8__1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_last_V_fu_112_reg[0]\ : in STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    \axi_last_V_fu_46_reg[0]\ : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg_reg : in STD_LOGIC;
    \select_ln1929_reg_426_reg[6]_3\ : in STD_LOGIC;
    \cmp2_i_reg_439_reg[0]\ : in STD_LOGIC;
    ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out : in STD_LOGIC;
    \xCount_V_6_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln1064_2_reg_566_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xCount_V_7_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xCount_V_6_reg[1]\ : in STD_LOGIC;
    \xCount_V_6_reg[1]_0\ : in STD_LOGIC;
    \or_ln1064_reg_557_reg[0]\ : in STD_LOGIC;
    \xCount_V_7_reg[9]\ : in STD_LOGIC;
    grp_reg_ap_uint_10_s_fu_176_d : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \xCount_V_7_reg[9]_0\ : in STD_LOGIC;
    \xCount_V_7_reg[9]_1\ : in STD_LOGIC;
    \xCount_V_7_reg[9]_2\ : in STD_LOGIC;
    \xCount_V_7_reg[8]_i_2\ : in STD_LOGIC;
    \xCount_V_7[8]_i_12\ : in STD_LOGIC;
    \yCount_V_2_reg[0]\ : in STD_LOGIC;
    \yCount_V_2_reg[0]_0\ : in STD_LOGIC;
    \yCount_V_2_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_inv\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q1_reg[0]_inv\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xCount_V_1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xCount_V_1_reg[9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    g0_b0_i_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q1_reg[0]_inv_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \xCount_V_2_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xCount_V_2_reg[9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xCount_V_1_reg[9]_i_5\ : in STD_LOGIC;
    \xCount_V_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hBarSel_0_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xCount_V_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xCount_V_reg[9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vBarSel_reg[2]_i_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \yCount_V_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \xCount_V_3_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xCount_V_3_reg[9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    cmp106_fu_386_p2 : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]_i_2\ : in STD_LOGIC;
    \rampVal_2_flag_1_fu_474_reg[0]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[0]_i_2\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_1\ : in STD_LOGIC;
    \hdata_loc_0_fu_266_reg[0]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_3\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_2\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_1\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[5]_i_2\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_tpgPatternDPColorSquare_fu_1441_ap_start_reg_reg : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_1\ : in STD_LOGIC;
    q4_reg : in STD_LOGIC;
    \icmp_ln1285_reg_4073_reg[0]\ : in STD_LOGIC;
    \trunc_ln320_reg_4408_reg[1]_1\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[3]\ : in STD_LOGIC;
    \rampVal_reg[0]\ : in STD_LOGIC;
    add_ln1298_fu_1708_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \zonePlateVDelta_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \sub_ln229_reg_4129_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \outpix_val_V_6_fu_486_reg[7]\ : in STD_LOGIC;
    \outpix_val_V_11_fu_506_reg[0]\ : in STD_LOGIC;
    \rampVal_3_new_0_fu_306_reg[0]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_2\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_3\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_3_0\ : in STD_LOGIC;
    \zonePlateVDelta_reg[15]_i_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \or_ln691_2_reg_4394_reg[0]_i_3\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \or_ln691_2_reg_4394_reg[0]_i_4\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \sub_ln229_reg_4129_reg[10]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sub_ln229_reg_4129_reg[10]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sub_ln229_1_reg_4138_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \or_ln691_2_reg_4394_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \or_ln691_2_reg_4394_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \or_ln691_6_reg_4401_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \or_ln691_6_reg_4401_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sub_ln229_1_reg_4138_reg[10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \hBarSel_0_2_reg[2]\ : in STD_LOGIC;
    \hBarSel_1_2_reg[1]\ : in STD_LOGIC;
    \hBarSel_0_2_reg[0]\ : in STD_LOGIC;
    grp_v_tpgHlsDataFlow_fu_331_ap_start_reg : in STD_LOGIC;
    \rampVal_2_loc_0_fu_258_reg[1]\ : in STD_LOGIC;
    \rampVal_3_loc_0_fu_302_reg[7]\ : in STD_LOGIC;
    \hdata_loc_0_fu_266_reg[3]_0\ : in STD_LOGIC;
    ap_done_reg1 : in STD_LOGIC;
    s_axis_video_TVALID_int_regslice : in STD_LOGIC;
    \rampStart_reg[0]\ : in STD_LOGIC;
    \cmp35_not_reg_1224_reg[0]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ult_reg_1229_reg[0]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \or_ln1918_2_reg_717_reg[0]\ : in STD_LOGIC;
    \or_ln1918_reg_710_reg[0]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \or_ln1918_reg_710_reg[0]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[7]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[3]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    start_once_reg_reg : in STD_LOGIC;
    start_once_reg_reg_0 : in STD_LOGIC;
    ap_done_reg_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_video_TREADY_int_regslice : in STD_LOGIC;
    \icmp_ln936_reg_401_reg[0]\ : in STD_LOGIC;
    \icmp_ln936_reg_401_reg[0]_0\ : in STD_LOGIC;
    \tmp_last_V_reg_405_reg[0]\ : in STD_LOGIC;
    \tmp_last_V_reg_405[0]_i_3\ : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \cmp2_i_reg_439[0]_i_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_done_reg_reg_0 : in STD_LOGIC;
    \boxRight_fu_400_p2_carry__0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    s_axis_video_TLAST_int_regslice : in STD_LOGIC;
    grp_tpgPatternBox_fu_305_ap_start_reg_reg : in STD_LOGIC;
    \tmp_last_V_reg_405_reg[0]_0\ : in STD_LOGIC;
    \tmp_last_V_reg_405_reg[0]_1\ : in STD_LOGIC;
    \tmp_last_V_reg_405_reg[0]_2\ : in STD_LOGIC;
    \empty_fu_104_reg[0]\ : in STD_LOGIC;
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_done : in STD_LOGIC;
    \ap_CS_fsm_reg[5]_0\ : in STD_LOGIC;
    \ap_return_int_reg_reg[0]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[6]\ : in STD_LOGIC;
    \icmp_ln1050_reg_4081_reg[0]\ : in STD_LOGIC;
    \B_V_data_1_payload_A_reg[16]\ : in STD_LOGIC;
    \B_V_data_1_payload_A_reg[16]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 39 downto 0 );
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_loc_1_out_o_ap_vld : in STD_LOGIC;
    grp_tpgPatternTartanColorBars_fu_1413_ap_start_reg_reg : in STD_LOGIC;
    grp_tpgPatternCheckerBoard_fu_1385_ap_start_reg_reg : in STD_LOGIC;
    grp_tpgPatternDPColorSquare_fu_1441_ap_start_reg_reg_0 : in STD_LOGIC;
    \axi_data_V_5_fu_106_reg[47]_0\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \axi_data_V_fu_108_reg[47]_0\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[7]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[6]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996_reg[6]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[6]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[6]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[6]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_A_reg[47]\ : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_v_tpgHlsDataFlow;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_v_tpgHlsDataFlow is
  signal AXIvideo2MultiPixStream_U0_n_115 : STD_LOGIC;
  signal AXIvideo2MultiPixStream_U0_n_12 : STD_LOGIC;
  signal AXIvideo2MultiPixStream_U0_n_9 : STD_LOGIC;
  signal AXIvideo2MultiPixStream_U0_srcYUV_din : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal MultiPixStream2AXIvideo_U0_ap_start : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_15 : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_17 : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_32 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_sync_AXIvideo2MultiPixStream_U0_ap_ready : STD_LOGIC;
  signal ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready : STD_LOGIC;
  signal ap_sync_reg_tpgBackground_U0_ap_ready_reg_n_5 : STD_LOGIC;
  signal ap_sync_tpgBackground_U0_ap_ready : STD_LOGIC;
  signal bckgndYUV_dout : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal bckgndYUV_empty_n : STD_LOGIC;
  signal bckgndYUV_full_n : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_ap_done : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_ap_ready : STD_LOGIC;
  signal \^grp_v_tpghlsdataflow_fu_331_m_axis_video_tvalid\ : STD_LOGIC;
  signal internal_empty_n4_out : STD_LOGIC;
  signal internal_empty_n4_out_2 : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ovrlayYUV_U_n_7 : STD_LOGIC;
  signal ovrlayYUV_empty_n : STD_LOGIC;
  signal ovrlayYUV_full_n : STD_LOGIC;
  signal p_0_0_0_0_0242373_lcssa386_fu_2100 : STD_LOGIC;
  signal shiftReg_ce : STD_LOGIC;
  signal shiftReg_ce_0 : STD_LOGIC;
  signal shiftReg_ce_1 : STD_LOGIC;
  signal srcYUV_dout : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal srcYUV_empty_n : STD_LOGIC;
  signal srcYUV_full_n : STD_LOGIC;
  signal start_for_MultiPixStream2AXIvideo_U0_full_n : STD_LOGIC;
  signal start_for_tpgForeground_U0_full_n : STD_LOGIC;
  signal start_once_reg : STD_LOGIC;
  signal start_once_reg_3 : STD_LOGIC;
  signal tpgBackground_U0_bckgndYUV_din : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal tpgBackground_U0_n_331 : STD_LOGIC;
  signal tpgForeground_U0_ap_start : STD_LOGIC;
  signal tpgForeground_U0_n_104 : STD_LOGIC;
  signal tpgForeground_U0_n_80 : STD_LOGIC;
  signal tpgForeground_U0_n_82 : STD_LOGIC;
  signal tpgForeground_U0_n_83 : STD_LOGIC;
  signal tpgForeground_U0_n_84 : STD_LOGIC;
  signal tpgForeground_U0_n_85 : STD_LOGIC;
  signal tpgForeground_U0_n_86 : STD_LOGIC;
  signal tpgForeground_U0_n_88 : STD_LOGIC;
begin
  grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TVALID <= \^grp_v_tpghlsdataflow_fu_331_m_axis_video_tvalid\;
AXIvideo2MultiPixStream_U0: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_AXIvideo2MultiPixStream
     port map (
      E(0) => AXIvideo2MultiPixStream_U0_n_12,
      Q(0) => ap_CS_fsm_state2,
      RSTC => RSTC,
      \ap_CS_fsm_reg[1]_0\(0) => SR(0),
      \ap_CS_fsm_reg[2]_0\ => \outpix_val_V_6_fu_486_reg[7]\,
      \ap_CS_fsm_reg[4]_0\ => \ap_CS_fsm_reg[4]\,
      \ap_CS_fsm_reg[5]_0\ => \ap_CS_fsm_reg[5]\,
      \ap_CS_fsm_reg[5]_1\(1 downto 0) => ap_done_reg_reg(1 downto 0),
      \ap_CS_fsm_reg[5]_2\ => ap_done_reg_reg_0,
      \ap_CS_fsm_reg[5]_3\ => \ap_CS_fsm_reg[5]_0\,
      \ap_CS_fsm_reg[8]_0\ => \ap_CS_fsm_reg[8]\,
      ap_clk => ap_clk,
      ap_done_cache => ap_done_cache,
      ap_done_cache_reg => ap_done_cache_reg,
      ap_done_reg1 => ap_done_reg1,
      ap_rst_n => ap_rst_n,
      ap_sync_AXIvideo2MultiPixStream_U0_ap_ready => ap_sync_AXIvideo2MultiPixStream_U0_ap_ready,
      ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready => ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready,
      ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_reg => \rampStart_reg[0]\,
      ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_reg_0 => ap_sync_reg_tpgBackground_U0_ap_ready_reg_n_5,
      ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_done => ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_done,
      ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_ready_reg(0) => ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_ready_reg(1),
      ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_ready_reg_0 => ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_ready_reg_0,
      ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_ready_reg_1 => ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_ready_reg_1,
      \axi_0_2_lcssa_reg_148_reg[47]_0\(47 downto 0) => \axi_0_2_lcssa_reg_148_reg[47]\(47 downto 0),
      \axi_data_V_5_fu_106_reg[47]_0\(47 downto 0) => \axi_data_V_5_fu_106_reg[47]\(47 downto 0),
      \axi_data_V_5_fu_106_reg[47]_1\(47 downto 0) => \axi_data_V_5_fu_106_reg[47]_0\(47 downto 0),
      \axi_data_V_fu_108_reg[47]\(47 downto 0) => \axi_data_V_fu_108_reg[47]\(47 downto 0),
      \axi_data_V_fu_108_reg[47]_0\(47 downto 0) => \axi_data_V_fu_108_reg[47]_0\(47 downto 0),
      axi_last_V_2_reg_138 => axi_last_V_2_reg_138,
      \axi_last_V_fu_112_reg[0]\ => \axi_last_V_fu_112_reg[0]\,
      \axi_last_V_fu_46_reg[0]\ => \axi_last_V_fu_46_reg[0]\,
      \div_cast_reg_412_reg[10]_0\(10 downto 0) => \icmp_ln729_reg_706_reg[0]\(11 downto 1),
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg_reg_0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg_reg_1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_axi_last_V_out => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_axi_last_V_out,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg_0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg,
      grp_v_tpgHlsDataFlow_fu_331_ap_done => grp_v_tpgHlsDataFlow_fu_331_ap_done,
      grp_v_tpgHlsDataFlow_fu_331_ap_ready => grp_v_tpgHlsDataFlow_fu_331_ap_ready,
      grp_v_tpgHlsDataFlow_fu_331_ap_start_reg => grp_v_tpgHlsDataFlow_fu_331_ap_start_reg,
      grp_v_tpgHlsDataFlow_fu_331_ap_start_reg_reg => AXIvideo2MultiPixStream_U0_n_115,
      \in\(7 downto 0) => AXIvideo2MultiPixStream_U0_srcYUV_din(31 downto 24),
      internal_empty_n4_out => internal_empty_n4_out,
      internal_empty_n_reg => AXIvideo2MultiPixStream_U0_n_9,
      p_0_0_0_0_0242373_lcssa386_fu_2100 => p_0_0_0_0_0242373_lcssa386_fu_2100,
      \p_0_3_0_0_0248379_lcssa395_fu_222_reg[0]\ => \B_V_data_1_payload_A_reg[16]\,
      \p_0_3_0_0_0248379_lcssa395_fu_222_reg[0]_0\(0) => \B_V_data_1_payload_A_reg[16]_0\(0),
      s_axis_video_TLAST_int_regslice => s_axis_video_TLAST_int_regslice,
      s_axis_video_TVALID_int_regslice => s_axis_video_TVALID_int_regslice,
      shiftReg_ce => shiftReg_ce,
      srcYUV_empty_n => srcYUV_empty_n,
      srcYUV_full_n => srcYUV_full_n,
      \trunc_ln782_reg_382_reg[11]_0\(11 downto 0) => \ap_CS_fsm[2]_i_2\(11 downto 0)
    );
MultiPixStream2AXIvideo_U0: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_MultiPixStream2AXIvideo
     port map (
      E(0) => MultiPixStream2AXIvideo_U0_n_15,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      Q(0) => ap_CS_fsm_state3,
      RSTC => RSTC,
      SR(0) => ap_NS_fsm12_out,
      \ap_CS_fsm_reg[0]_0\ => \ap_CS_fsm_reg[0]\,
      \ap_CS_fsm_reg[0]_1\ => \ap_CS_fsm_reg[0]_0\,
      \ap_CS_fsm_reg[1]_0\ => MultiPixStream2AXIvideo_U0_n_32,
      \ap_CS_fsm_reg[3]_0\(0) => ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_ready_reg(0),
      \ap_CS_fsm_reg[3]_1\ => \ap_CS_fsm_reg[3]\,
      ap_clk => ap_clk,
      ap_done_reg_reg_0(1 downto 0) => ap_done_reg_reg(1 downto 0),
      ap_done_reg_reg_1 => ap_done_reg_reg_0,
      ap_rst_n => ap_rst_n,
      ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_done => ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_done,
      ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_done_reg => ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_done_reg,
      \empty_fu_104_reg[0]_0\ => \empty_fu_104_reg[0]\,
      fid => fid,
      fid_INST_0_i_1_0(5 downto 0) => \ap_CS_fsm[2]_i_2\(11 downto 6),
      grp_v_tpgHlsDataFlow_fu_331_ap_done => grp_v_tpgHlsDataFlow_fu_331_ap_done,
      grp_v_tpgHlsDataFlow_fu_331_ap_ready => grp_v_tpgHlsDataFlow_fu_331_ap_ready,
      grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TLAST => grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TLAST,
      grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TUSER => grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TUSER,
      \i_fu_100_reg[5]_0\(5 downto 0) => \i_fu_100_reg[5]\(5 downto 0),
      \icmp_ln936_reg_401_reg[0]\ => \^grp_v_tpghlsdataflow_fu_331_m_axis_video_tvalid\,
      \icmp_ln936_reg_401_reg[0]_0\ => MultiPixStream2AXIvideo_U0_n_17,
      \icmp_ln936_reg_401_reg[0]_1\ => \icmp_ln936_reg_401_reg[0]\,
      \icmp_ln936_reg_401_reg[0]_2\ => \icmp_ln936_reg_401_reg[0]_0\,
      \j_fu_110_reg[10]\(7 downto 0) => \j_fu_110_reg[10]\(7 downto 0),
      \j_fu_110_reg[4]\ => \j_fu_110_reg[4]\,
      m_axis_video_TREADY_int_regslice => m_axis_video_TREADY_int_regslice,
      ovrlayYUV_empty_n => ovrlayYUV_empty_n,
      phi_ln991_loc_fu_116 => phi_ln991_loc_fu_116,
      shiftReg_ce => shiftReg_ce_1,
      \tmp_last_V_reg_405[0]_i_2\(7 downto 5) => \icmp_ln729_reg_706_reg[0]\(11 downto 9),
      \tmp_last_V_reg_405[0]_i_2\(4 downto 3) => \icmp_ln729_reg_706_reg[0]\(6 downto 5),
      \tmp_last_V_reg_405[0]_i_2\(2 downto 0) => \icmp_ln729_reg_706_reg[0]\(3 downto 1),
      \tmp_last_V_reg_405[0]_i_3\ => \tmp_last_V_reg_405[0]_i_3\,
      \tmp_last_V_reg_405_reg[0]\ => \tmp_last_V_reg_405_reg[0]\,
      \tmp_last_V_reg_405_reg[0]_0\ => \tmp_last_V_reg_405_reg[0]_0\,
      \tmp_last_V_reg_405_reg[0]_1\ => \tmp_last_V_reg_405_reg[0]_1\,
      \tmp_last_V_reg_405_reg[0]_2\ => \tmp_last_V_reg_405_reg[0]_2\,
      \tmp_user_V_reg_186_reg[0]\ => ovrlayYUV_U_n_7
    );
ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_AXIvideo2MultiPixStream_U0_ap_ready,
      Q => ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready,
      R => AXIvideo2MultiPixStream_U0_n_115
    );
ap_sync_reg_tpgBackground_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_tpgBackground_U0_ap_ready,
      Q => ap_sync_reg_tpgBackground_U0_ap_ready_reg_n_5,
      R => AXIvideo2MultiPixStream_U0_n_115
    );
bckgndYUV_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_fifo_w48_d16_S
     port map (
      D(0) => tpgForeground_U0_n_82,
      E(0) => tpgForeground_U0_n_80,
      Q(1 downto 0) => mOutPtr_reg(1 downto 0),
      RSTC => RSTC,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      bckgndYUV_empty_n => bckgndYUV_empty_n,
      bckgndYUV_full_n => bckgndYUV_full_n,
      \in\(47 downto 0) => tpgBackground_U0_bckgndYUV_din(47 downto 0),
      internal_empty_n4_out => internal_empty_n4_out_2,
      internal_empty_n_reg_0 => tpgForeground_U0_n_83,
      internal_full_n_reg_0 => tpgForeground_U0_n_88,
      \mOutPtr_reg[3]_0\ => tpgForeground_U0_n_84,
      \out\(47 downto 0) => bckgndYUV_dout(47 downto 0),
      shiftReg_ce => shiftReg_ce_0
    );
ovrlayYUV_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_fifo_w48_d16_S_4
     port map (
      \B_V_data_1_payload_A_reg[16]\ => \B_V_data_1_payload_A_reg[16]\,
      \B_V_data_1_payload_A_reg[16]_0\(0) => \B_V_data_1_payload_A_reg[16]_0\(0),
      \B_V_data_1_payload_A_reg[47]\(47 downto 0) => \B_V_data_1_payload_A_reg[47]\(47 downto 0),
      \B_V_data_1_state[0]_i_2\(0) => ap_done_reg_reg(1),
      E(0) => MultiPixStream2AXIvideo_U0_n_15,
      Q(0) => ap_CS_fsm_state3,
      RSTC => RSTC,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \int_colorFormat_reg[0]\(15 downto 0) => \int_colorFormat_reg[0]\(15 downto 0),
      internal_empty_n_reg_0 => ovrlayYUV_U_n_7,
      \mOutPtr_reg[1]_0\ => \^grp_v_tpghlsdataflow_fu_331_m_axis_video_tvalid\,
      \mOutPtr_reg[4]_0\ => MultiPixStream2AXIvideo_U0_n_17,
      m_axis_video_TREADY_int_regslice => m_axis_video_TREADY_int_regslice,
      \out\(47 downto 0) => \out\(47 downto 0),
      ovrlayYUV_empty_n => ovrlayYUV_empty_n,
      ovrlayYUV_full_n => ovrlayYUV_full_n,
      shiftReg_ce => shiftReg_ce_1
    );
srcYUV_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_fifo_w48_d16_S_5
     port map (
      E(0) => AXIvideo2MultiPixStream_U0_n_12,
      RSTC => RSTC,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \in\(47 downto 32) => \in\(39 downto 24),
      \in\(31 downto 24) => AXIvideo2MultiPixStream_U0_srcYUV_din(31 downto 24),
      \in\(23 downto 0) => \in\(23 downto 0),
      internal_empty_n4_out => internal_empty_n4_out,
      \mOutPtr_reg[3]_0\ => AXIvideo2MultiPixStream_U0_n_9,
      \out\(47 downto 0) => srcYUV_dout(47 downto 0),
      p_0_0_0_0_0242373_lcssa386_fu_2100 => p_0_0_0_0_0242373_lcssa386_fu_2100,
      shiftReg_ce => shiftReg_ce,
      srcYUV_empty_n => srcYUV_empty_n,
      srcYUV_full_n => srcYUV_full_n
    );
start_for_MultiPixStream2AXIvideo_U0_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0
     port map (
      E(0) => tpgForeground_U0_n_104,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      RSTC => RSTC,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      internal_empty_n_reg_0 => MultiPixStream2AXIvideo_U0_n_32,
      start_for_MultiPixStream2AXIvideo_U0_full_n => start_for_MultiPixStream2AXIvideo_U0_full_n,
      start_once_reg => start_once_reg_3,
      tpgForeground_U0_ap_start => tpgForeground_U0_ap_start
    );
start_for_tpgForeground_U0_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_start_for_tpgForeground_U0
     port map (
      RSTC => RSTC,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      grp_v_tpgHlsDataFlow_fu_331_ap_start_reg => grp_v_tpgHlsDataFlow_fu_331_ap_start_reg,
      internal_empty_n_reg_0 => tpgForeground_U0_n_86,
      internal_empty_n_reg_1 => tpgBackground_U0_n_331,
      \mOutPtr_reg[0]_0\ => ap_sync_reg_tpgBackground_U0_ap_ready_reg_n_5,
      \mOutPtr_reg[1]_0\ => tpgForeground_U0_n_85,
      start_for_tpgForeground_U0_full_n => start_for_tpgForeground_U0_full_n,
      start_once_reg => start_once_reg,
      tpgForeground_U0_ap_start => tpgForeground_U0_ap_start
    );
tpgBackground_U0: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground
     port map (
      C(15 downto 0) => C(15 downto 0),
      CO(0) => CO(0),
      D(3 downto 0) => \rampStart_load_reg_1167_reg[4]\(3 downto 0),
      DI(3) => \xCount_V_6_reg[7]\,
      DI(2) => \xCount_V_6_reg[6]\,
      DI(1) => \xCount_V_6_reg[3]\,
      DI(0) => \xCount_V_6_reg[2]\,
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      DSP_ALU_INST_0(15 downto 0) => DSP_ALU_INST_0(15 downto 0),
      E(0) => E(0),
      Q(6 downto 0) => Q(6 downto 0),
      RSTC => RSTC,
      S(0) => S(0),
      add_ln1298_fu_1708_p2(15 downto 0) => add_ln1298_fu_1708_p2(15 downto 0),
      \add_ln1488_reg_1244_reg[0]_0\(0) => \add_ln1488_reg_1244_reg[0]\(0),
      \add_ln1488_reg_1244_reg[1]_0\ => \add_ln1488_reg_1244_reg[1]\,
      \add_ln1488_reg_1244_reg[1]_1\ => \add_ln1488_reg_1244_reg[1]_0\,
      \add_ln1488_reg_1244_reg[2]_0\ => \add_ln1488_reg_1244_reg[2]\,
      \add_ln1488_reg_1244_reg[3]_0\ => \add_ln1488_reg_1244_reg[3]\,
      \add_ln1488_reg_1244_reg[4]_0\ => \add_ln1488_reg_1244_reg[4]\,
      \add_ln1488_reg_1244_reg[5]_0\ => \add_ln1488_reg_1244_reg[5]\,
      \add_ln1488_reg_1244_reg[6]_0\ => \add_ln1488_reg_1244_reg[6]\,
      \add_ln1488_reg_1244_reg[6]_1\ => \add_ln1488_reg_1244_reg[6]_0\,
      \add_ln1488_reg_1244_reg[7]_0\ => \add_ln1488_reg_1244_reg[7]\,
      \add_ln1488_reg_1244_reg[7]_1\ => \add_ln1488_reg_1244_reg[7]_0\,
      \ap_CS_fsm[2]_i_2\(3) => \ap_CS_fsm[2]_i_2\(15),
      \ap_CS_fsm[2]_i_2\(2 downto 0) => \ap_CS_fsm[2]_i_2\(2 downto 0),
      \ap_CS_fsm_reg[1]_0\(0) => ap_CS_fsm_state2,
      \ap_CS_fsm_reg[3]_0\(0) => p_0_0_0_0_0242373_lcssa386_fu_2100,
      ap_ce_reg_reg(0) => ap_ce_reg,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter12_reg => ap_enable_reg_pp0_iter12,
      ap_enable_reg_pp0_iter12_reg_0 => ap_enable_reg_pp0_iter12_reg,
      ap_enable_reg_pp0_iter13_reg => ap_enable_reg_pp0_iter13,
      ap_enable_reg_pp0_iter13_reg_0(0) => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_11810,
      \ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245_reg[0]\(0) => \ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245_reg[0]\(0),
      \ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245_reg[2]\ => \ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245_reg[2]\,
      \ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059_reg[2]\ => \ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059_reg[2]\,
      \ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059_reg[7]\(0) => \ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059_reg[7]\(0),
      \ap_phi_reg_pp0_iter13_outpix_val_V_74_reg_933_reg[6]\(1 downto 0) => \ap_phi_reg_pp0_iter13_outpix_val_V_74_reg_933_reg[6]\(1 downto 0),
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_2\ => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_2\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_1\ => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_1\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_1\ => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_1\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_2\ => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_2\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]\(5 downto 0) => \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]\(5 downto 0),
      ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out => ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[0]_i_2\ => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[0]_i_2\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_3\ => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_3\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_3_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_3_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]_i_2\ => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]_i_2\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2\ => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_3\ => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_3\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_1\ => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_1\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[6]\(5 downto 0) => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[6]\(5 downto 0),
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[5]_i_2\ => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[5]_i_2\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3\ => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]\ => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0\ => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_1\ => \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_1\,
      \ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]\(0) => \ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]\(0),
      \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[3]\ => \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[3]\,
      \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[4]\(2 downto 0) => \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[4]\(2 downto 0),
      \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[7]\ => \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[7]\,
      ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181 => ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181,
      \ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181_reg[7]\(1 downto 0) => \ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181_reg[7]\(1 downto 0),
      \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[0]\ => \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[0]\,
      \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]\(1 downto 0) => \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]\(1 downto 0),
      \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_0\ => \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_0\,
      \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[7]\(0) => \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[7]\(0),
      \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[0]\ => \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[0]\,
      \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[2]\ => \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[2]\,
      \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[3]\ => \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[3]\,
      \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[4]\ => \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[4]\,
      \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7]\ => \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7]\,
      \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7]_0\ => \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7]_0\,
      \ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996_reg[6]\(2 downto 0) => \ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996_reg[6]\(2 downto 0),
      \ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[6]\ => \ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[6]\,
      \ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[7]\(1 downto 0) => \ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[7]\(1 downto 0),
      \ap_return_int_reg_reg[7]\(3 downto 0) => \ap_return_int_reg_reg[7]\(3 downto 0),
      \ap_return_int_reg_reg[9]\(9 downto 1) => grp_reg_ap_uint_10_s_fu_176_d(8 downto 0),
      \ap_return_int_reg_reg[9]\(0) => \ap_return_int_reg_reg[0]\,
      ap_rst_n => ap_rst_n,
      ap_sync_reg_tpgBackground_U0_ap_ready_reg => tpgBackground_U0_n_331,
      ap_sync_tpgBackground_U0_ap_ready => ap_sync_tpgBackground_U0_ap_ready,
      bckgndYUV_full_n => bckgndYUV_full_n,
      cmp106_fu_386_p2 => cmp106_fu_386_p2,
      \cmp35_not_reg_1224_reg[0]_0\(7 downto 0) => \cmp35_not_reg_1224_reg[0]\(7 downto 0),
      \cmp35_not_reg_1224_reg[0]_1\(15 downto 0) => \cmp35_not_reg_1224_reg[0]_0\(15 downto 0),
      g0_b0_i_2(7 downto 0) => g0_b0_i_2(7 downto 0),
      \gSerie_V_reg[0]\(0) => \gSerie_V_reg[0]\(0),
      grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_0 => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg,
      grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_1 => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg,
      grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_2 => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_0,
      grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_3 => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_1,
      grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_loc_1_out_o_ap_vld => grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_loc_1_out_o_ap_vld,
      grp_tpgPatternCheckerBoard_fu_1385_ap_return_0(0) => grp_tpgPatternCheckerBoard_fu_1385_ap_return_0(0),
      grp_tpgPatternCheckerBoard_fu_1385_ap_return_3(0) => grp_tpgPatternCheckerBoard_fu_1385_ap_return_3(0),
      grp_tpgPatternCheckerBoard_fu_1385_ap_start_reg_reg => grp_tpgPatternCheckerBoard_fu_1385_ap_start_reg_reg,
      grp_tpgPatternDPColorSquare_fu_1441_ap_start_reg_reg => grp_tpgPatternDPColorSquare_fu_1441_ap_start_reg_reg_0,
      grp_tpgPatternDPColorSquare_fu_1441_ap_start_reg_reg_0 => grp_tpgPatternDPColorSquare_fu_1441_ap_start_reg_reg,
      grp_tpgPatternTartanColorBars_fu_1413_ap_start_reg_reg => grp_tpgPatternTartanColorBars_fu_1413_ap_start_reg_reg,
      grp_v_tpgHlsDataFlow_fu_331_ap_start_reg => grp_v_tpgHlsDataFlow_fu_331_ap_start_reg,
      \hBarSel_0_2_reg[0]_0\ => \hBarSel_0_2_reg[0]\,
      \hBarSel_0_2_reg[2]_0\ => \hBarSel_0_2_reg[2]\,
      \hBarSel_0_reg[0]\(0) => \hBarSel_0_reg[0]\(0),
      \hBarSel_1_2_reg[1]_0\ => \hBarSel_1_2_reg[1]\,
      \hdata_loc_0_fu_266_reg[0]_0\ => \hdata_loc_0_fu_266_reg[0]\,
      \hdata_loc_0_fu_266_reg[2]_0\ => \hdata_loc_0_fu_266_reg[2]\,
      \hdata_loc_0_fu_266_reg[3]_0\ => \hdata_loc_0_fu_266_reg[3]\,
      \hdata_loc_0_fu_266_reg[3]_1\ => \hdata_loc_0_fu_266_reg[3]_0\,
      \icmp_ln1050_reg_4081_reg[0]\ => \icmp_ln1050_reg_4081_reg[0]\,
      \icmp_ln1064_2_reg_566_reg[0]\(0) => \icmp_ln1064_2_reg_566_reg[0]\(0),
      icmp_ln1072_8_fu_1804_p2 => icmp_ln1072_8_fu_1804_p2,
      icmp_ln1072_fu_1750_p2 => icmp_ln1072_fu_1750_p2,
      \icmp_ln1285_reg_4073_reg[0]\ => \icmp_ln1285_reg_4073_reg[0]\,
      \icmp_ln1404_1_reg_530_reg[0]\ => \icmp_ln1404_1_reg_530_reg[0]\,
      icmp_ln1428_fu_264_p2 => icmp_ln1428_fu_264_p2,
      \icmp_ln520_reg_4037_pp0_iter11_reg_reg[0]\ => icmp_ln520_reg_4037_pp0_iter11_reg,
      \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]\ => icmp_ln520_reg_4037_pp0_iter12_reg,
      \icmp_ln520_reg_4037_reg[0]\(15 downto 0) => \icmp_ln729_reg_706_reg[0]\(15 downto 0),
      \in\(47 downto 0) => tpgBackground_U0_bckgndYUV_din(47 downto 0),
      \int_bckgndId_reg[0]\ => \int_bckgndId_reg[0]\,
      \int_width_reg[15]\(0) => \int_width_reg[15]\(0),
      internal_empty_n_reg(0) => internal_empty_n_reg(0),
      \or_ln1064_reg_557_reg[0]\ => \or_ln1064_reg_557_reg[0]\,
      \or_ln1592_reg_1259_reg[0]_0\ => or_ln1592_reg_1259,
      \or_ln1592_reg_1259_reg[0]_1\ => \or_ln1592_reg_1259_reg[0]\,
      \or_ln1592_reg_1259_reg[0]_2\ => \or_ln1592_reg_1259_reg[0]_0\,
      \or_ln691_2_reg_4394_reg[0]\(0) => \or_ln691_2_reg_4394_reg[0]\(0),
      \or_ln691_2_reg_4394_reg[0]_0\(0) => \or_ln691_2_reg_4394_reg[0]_0\(0),
      \or_ln691_2_reg_4394_reg[0]_i_3\(13 downto 0) => \or_ln691_2_reg_4394_reg[0]_i_3\(13 downto 0),
      \or_ln691_2_reg_4394_reg[0]_i_4\(13 downto 0) => \or_ln691_2_reg_4394_reg[0]_i_4\(13 downto 0),
      \or_ln691_6_reg_4401_reg[0]\(0) => \or_ln691_6_reg_4401_reg[0]\(0),
      \or_ln691_6_reg_4401_reg[0]_0\(0) => \or_ln691_6_reg_4401_reg[0]_0\(0),
      \out\(47 downto 0) => srcYUV_dout(47 downto 0),
      \outpix_val_V_11_fu_506_reg[0]\ => \outpix_val_V_11_fu_506_reg[0]\,
      outpix_val_V_23_reg_4449(0) => outpix_val_V_23_reg_4449(0),
      outpix_val_V_50_reg_4444(0) => outpix_val_V_50_reg_4444(0),
      outpix_val_V_51_reg_4329_pp0_iter12_reg(7 downto 0) => outpix_val_V_51_reg_4329_pp0_iter12_reg(7 downto 0),
      \outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[1]__0\ => \outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[1]__0\,
      \outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[7]__0\(5 downto 0) => \outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[7]__0\(5 downto 0),
      \outpix_val_V_6_fu_486_reg[7]\ => \outpix_val_V_6_fu_486_reg[7]\,
      \p_0_0_0_0_0242373_lcssa386_fu_210_reg[7]_0\(5 downto 0) => \p_0_0_0_0_0242373_lcssa386_fu_210_reg[7]\(5 downto 0),
      \p_0_3_0_0_0248379_lcssa395_fu_222_reg[7]_0\(7 downto 0) => \p_0_3_0_0_0248379_lcssa395_fu_222_reg[7]\(7 downto 0),
      q0(5 downto 0) => q0(5 downto 0),
      \q0_reg[0]_inv\(0) => \q0_reg[0]_inv\(0),
      \q0_reg[2]\ => \q0_reg[2]\,
      \q0_reg[5]\(0) => \q0_reg[5]\(0),
      \q0_reg[6]\ => \q0_reg[6]\(0),
      \q0_reg[7]\ => \q0_reg[7]\,
      \q0_reg[7]_0\(7 downto 0) => \q0_reg[7]_0\(7 downto 0),
      q1(5 downto 0) => q1(5 downto 0),
      \q1_reg[0]\(0) => \q1_reg[0]\(0),
      \q1_reg[0]_0\(0) => \q1_reg[0]_0\(0),
      \q1_reg[0]_inv\(0) => \q1_reg[0]_inv\(0),
      \q1_reg[0]_inv_0\(2 downto 0) => \q1_reg[0]_inv_0\(2 downto 0),
      \q1_reg[2]\ => \q1_reg[2]\,
      \q1_reg[6]\ => \q1_reg[6]\(0),
      \q1_reg[7]\(5 downto 0) => \q1_reg[7]\(5 downto 0),
      q4_reg => q4_reg,
      \rSerie_V_reg[27]\(8 downto 0) => \rSerie_V_reg[27]\(8 downto 0),
      \rSerie_V_reg[4]__0\(1 downto 0) => \rSerie_V_reg[4]__0\(1 downto 0),
      \rampStart_load_reg_1167_reg[0]_0\(0) => \rampStart_load_reg_1167_reg[0]\(0),
      \rampStart_load_reg_1167_reg[1]_0\ => \rampStart_load_reg_1167_reg[1]\,
      \rampStart_load_reg_1167_reg[2]_0\ => \rampStart_load_reg_1167_reg[2]\,
      \rampStart_load_reg_1167_reg[4]_0\ => \rampStart_load_reg_1167_reg[4]_0\,
      \rampStart_load_reg_1167_reg[4]_1\ => \rampStart_load_reg_1167_reg[4]_1\,
      \rampStart_load_reg_1167_reg[5]_0\ => \rampStart_load_reg_1167_reg[5]\,
      \rampStart_load_reg_1167_reg[6]_0\ => \rampStart_load_reg_1167_reg[6]\,
      \rampStart_load_reg_1167_reg[7]_0\ => \rampStart_load_reg_1167_reg[7]\,
      \rampStart_reg[0]_0\ => \rampStart_reg[0]\,
      \rampStart_reg[7]_0\(7 downto 0) => \boxVCoord_reg[7]\(7 downto 0),
      \rampStart_reg[7]_1\(6 downto 0) => \rampStart_reg[7]\(6 downto 0),
      \rampVal_2_flag_1_fu_474_reg[0]\ => \rampVal_2_flag_1_fu_474_reg[0]\,
      \rampVal_2_loc_0_fu_258_reg[1]_0\ => \rampVal_2_loc_0_fu_258_reg[1]\,
      \rampVal_3_loc_0_fu_302_reg[0]_0\ => \rampVal_3_loc_0_fu_302_reg[0]\,
      \rampVal_3_loc_0_fu_302_reg[2]_0\ => \rampVal_3_loc_0_fu_302_reg[2]\,
      \rampVal_3_loc_0_fu_302_reg[3]_0\ => \rampVal_3_loc_0_fu_302_reg[3]\,
      \rampVal_3_loc_0_fu_302_reg[6]_0\ => \rampVal_3_loc_0_fu_302_reg[6]\,
      \rampVal_3_loc_0_fu_302_reg[7]_0\ => \rampVal_3_loc_0_fu_302_reg[7]\,
      \rampVal_3_new_0_fu_306_reg[0]_0\ => \rampVal_3_new_0_fu_306_reg[0]\,
      \rampVal_loc_0_fu_298_reg[7]_0\(7 downto 0) => \rampVal_loc_0_fu_298_reg[7]\(7 downto 0),
      \rampVal_reg[0]_0\ => \rampVal_reg[0]\,
      shiftReg_ce => shiftReg_ce_0,
      srcYUV_empty_n => srcYUV_empty_n,
      start_for_tpgForeground_U0_full_n => start_for_tpgForeground_U0_full_n,
      start_once_reg => start_once_reg,
      \sub_ln229_1_reg_4138_reg[10]\(0) => \sub_ln229_1_reg_4138_reg[10]\(0),
      \sub_ln229_1_reg_4138_reg[10]_0\(10 downto 0) => \sub_ln229_1_reg_4138_reg[10]_0\(10 downto 0),
      \sub_ln229_reg_4129_reg[10]\(10 downto 0) => \sub_ln229_reg_4129_reg[10]\(10 downto 0),
      \sub_ln229_reg_4129_reg[10]_0\(3 downto 0) => \sub_ln229_reg_4129_reg[10]_0\(3 downto 0),
      \sub_ln229_reg_4129_reg[10]_1\(0) => \sub_ln229_reg_4129_reg[10]_1\(0),
      \trunc_ln320_reg_4408_reg[1]\ => \trunc_ln320_reg_4408_reg[1]\,
      \trunc_ln320_reg_4408_reg[1]_0\ => \trunc_ln320_reg_4408_reg[1]_0\,
      \trunc_ln320_reg_4408_reg[1]_1\ => \trunc_ln320_reg_4408_reg[1]_1\,
      \trunc_ln320_reg_4408_reg[3]\ => \trunc_ln320_reg_4408_reg[3]\,
      \trunc_ln320_reg_4408_reg[3]_0\ => \trunc_ln320_reg_4408_reg[3]_0\,
      \trunc_ln320_reg_4408_reg[4]\ => \trunc_ln320_reg_4408_reg[4]\,
      \trunc_ln320_reg_4408_reg[4]_0\ => \trunc_ln320_reg_4408_reg[4]_0\,
      \trunc_ln320_reg_4408_reg[5]\ => \trunc_ln320_reg_4408_reg[5]\,
      \trunc_ln320_reg_4408_reg[6]\ => \trunc_ln320_reg_4408_reg[6]\,
      \trunc_ln320_reg_4408_reg[7]\ => \trunc_ln320_reg_4408_reg[7]\(0),
      \trunc_ln320_reg_4408_reg[7]_0\ => \trunc_ln320_reg_4408_reg[7]_0\,
      \trunc_ln518_reg_1186_reg[3]_0\ => \trunc_ln518_reg_1186_reg[5]\(0),
      \trunc_ln518_reg_1186_reg[4]_0\ => \trunc_ln518_reg_1186_reg[5]\(1),
      \trunc_ln518_reg_1186_reg[5]_0\ => \trunc_ln518_reg_1186_reg[5]\(2),
      \ult_reg_1229_reg[0]_0\(7 downto 0) => \ult_reg_1229_reg[0]\(7 downto 0),
      \ult_reg_1229_reg[0]_1\(15 downto 0) => \ult_reg_1229_reg[0]_0\(15 downto 0),
      \vBarSel_reg[2]_i_4\(7 downto 0) => \vBarSel_reg[2]_i_4\(7 downto 0),
      \xBar_V_1_loc_0_fu_290_reg[10]_0\(10 downto 0) => \xBar_V_1_loc_0_fu_290_reg[10]\(10 downto 0),
      \xBar_V_1_loc_0_fu_290_reg[6]_0\(1 downto 0) => \xBar_V_1_loc_0_fu_290_reg[6]\(1 downto 0),
      \xBar_V_1_loc_0_fu_290_reg[6]_1\(2 downto 0) => \xBar_V_1_loc_0_fu_290_reg[6]_0\(2 downto 0),
      \xBar_V_1_loc_0_fu_290_reg[7]_0\(0) => \xBar_V_1_loc_0_fu_290_reg[7]\(0),
      \xBar_V_loc_0_fu_286_reg[10]_0\(10 downto 0) => \xBar_V_loc_0_fu_286_reg[10]\(10 downto 0),
      \xBar_V_loc_0_fu_286_reg[6]_0\(1 downto 0) => \xBar_V_loc_0_fu_286_reg[6]\(1 downto 0),
      \xBar_V_loc_0_fu_286_reg[6]_1\(2 downto 0) => \xBar_V_loc_0_fu_286_reg[6]_0\(2 downto 0),
      \xBar_V_loc_0_fu_286_reg[7]_0\(0) => \xBar_V_loc_0_fu_286_reg[7]\(0),
      \xCount_V_1_reg[7]\(7 downto 0) => \xCount_V_1_reg[7]\(7 downto 0),
      \xCount_V_1_reg[9]\(9 downto 0) => \xCount_V_1_reg[9]\(9 downto 0),
      \xCount_V_1_reg[9]_0\(0) => \xCount_V_1_reg[9]_0\(0),
      \xCount_V_1_reg[9]_i_5\ => \xCount_V_1_reg[9]_i_5\,
      \xCount_V_2_reg[7]\(7 downto 0) => \xCount_V_2_reg[7]\(7 downto 0),
      \xCount_V_2_reg[9]\(9 downto 0) => \xCount_V_2_reg[9]\(9 downto 0),
      \xCount_V_2_reg[9]_0\(0) => \xCount_V_2_reg[9]_0\(0),
      \xCount_V_3_reg[7]\(7 downto 0) => \xCount_V_3_reg[7]\(7 downto 0),
      \xCount_V_3_reg[9]\(9 downto 0) => \xCount_V_3_reg[9]\(9 downto 0),
      \xCount_V_3_reg[9]_0\(0) => \xCount_V_3_reg[9]_0\(0),
      \xCount_V_6_reg[1]\ => \xCount_V_6_reg[1]\,
      \xCount_V_6_reg[1]_0\ => \xCount_V_6_reg[1]_0\,
      \xCount_V_6_reg[7]\(1 downto 0) => \xCount_V_6_reg[7]_0\(1 downto 0),
      \xCount_V_7[8]_i_12\ => \xCount_V_7[8]_i_12\,
      \xCount_V_7_reg[6]\(2 downto 0) => \xCount_V_7_reg[6]\(2 downto 0),
      \xCount_V_7_reg[7]\(1 downto 0) => \xCount_V_7_reg[7]\(1 downto 0),
      \xCount_V_7_reg[8]_i_2\ => \xCount_V_7_reg[8]_i_2\,
      \xCount_V_7_reg[9]\ => \xCount_V_7_reg[9]\,
      \xCount_V_7_reg[9]_0\ => \xCount_V_7_reg[9]_0\,
      \xCount_V_7_reg[9]_1\ => \xCount_V_7_reg[9]_1\,
      \xCount_V_7_reg[9]_2\ => \xCount_V_7_reg[9]_2\,
      \xCount_V_reg[0]\(0) => \xCount_V_reg[0]\(0),
      \xCount_V_reg[7]\(7 downto 0) => \xCount_V_reg[7]\(7 downto 0),
      \xCount_V_reg[9]\(9 downto 0) => \xCount_V_reg[9]\(9 downto 0),
      \xCount_V_reg[9]_0\(0) => \xCount_V_reg[9]_0\(0),
      \x_4_reg_4018_pp0_iter10_reg_reg[15]\(14 downto 0) => \x_4_reg_4018_pp0_iter10_reg_reg[15]\(14 downto 0),
      \x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(6 downto 0) => \x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(6 downto 0),
      \x_4_reg_4018_pp0_iter10_reg_reg[15]_1\(6 downto 0) => \x_4_reg_4018_pp0_iter10_reg_reg[15]_1\(6 downto 0),
      \x_4_reg_4018_pp0_iter10_reg_reg[15]_2\(6 downto 0) => \x_4_reg_4018_pp0_iter10_reg_reg[15]_2\(6 downto 0),
      \x_4_reg_4018_pp0_iter10_reg_reg[15]_3\(6 downto 0) => DI(6 downto 0),
      \x_4_reg_4018_pp0_iter8_reg_reg[15]__0\(14 downto 0) => D(14 downto 0),
      \yCount_V_2_reg[0]\ => \yCount_V_2_reg[0]\,
      \yCount_V_2_reg[0]_0\ => \yCount_V_2_reg[0]_0\,
      \yCount_V_2_reg[0]_1\ => \yCount_V_2_reg[0]_1\,
      \yCount_V_2_reg[8]\(8 downto 0) => \yCount_V_2_reg[8]\(8 downto 0),
      \yCount_V_3_reg[9]\(9 downto 0) => \yCount_V_3_reg[9]\(9 downto 0),
      \yCount_V_reg[0]\(2 downto 0) => \yCount_V_reg[0]\(2 downto 0),
      \yCount_V_reg[9]\(9 downto 0) => \yCount_V_reg[9]\(9 downto 0),
      \y_3_reg_1179_reg[15]_0\(7 downto 0) => \y_3_reg_1179_reg[15]\(7 downto 0),
      \y_3_reg_1179_reg[6]_0\ => Sel_fu_865_p4(0),
      \y_3_reg_1179_reg[7]_0\ => Sel_fu_865_p4(1),
      \y_fu_206_reg[0]_0\ => ap_sync_reg_tpgBackground_U0_ap_ready_reg_n_5,
      \y_fu_206_reg[15]_0\(15 downto 0) => \y_fu_206_reg[15]\(15 downto 0),
      \y_fu_206_reg[15]_1\ => \y_fu_206_reg[15]_0\,
      \zonePlateVDelta_loc_0_fu_274_reg[14]_0\(14 downto 0) => \zonePlateVDelta_loc_0_fu_274_reg[14]\(14 downto 0),
      \zonePlateVDelta_loc_0_fu_274_reg[15]_0\(0) => \zonePlateVDelta_loc_0_fu_274_reg[15]\(0),
      \zonePlateVDelta_reg[15]_0\(15 downto 0) => \zonePlateVDelta_reg[15]\(15 downto 0),
      \zonePlateVDelta_reg[15]_i_2\(0) => \zonePlateVDelta_reg[15]_i_2\(0)
    );
tpgForeground_U0: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgForeground
     port map (
      D(0) => tpgForeground_U0_n_82,
      E(0) => tpgForeground_U0_n_80,
      O(7 downto 0) => O(7 downto 0),
      Q(12 downto 0) => \y_fu_86_reg[15]\(12 downto 0),
      RSTC => RSTC,
      \ap_CS_fsm[0]_i_2_0\(14 downto 0) => \ap_CS_fsm[2]_i_2\(14 downto 0),
      \ap_CS_fsm_reg[1]_0\(0) => \ap_CS_fsm_reg[1]\(0),
      \ap_CS_fsm_reg[2]_0\ => tpgForeground_U0_n_86,
      \ap_CS_fsm_reg[2]_1\(0) => grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg0,
      \ap_CS_fsm_reg[3]_0\ => tpgForeground_U0_n_83,
      \ap_CS_fsm_reg[3]_1\ => tpgForeground_U0_n_88,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg => tpgForeground_U0_n_84,
      ap_enable_reg_pp0_iter5_reg => ap_condition_336,
      \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]\(0) => \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]\(0),
      \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]\(0) => \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]\(0),
      \ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]\ => \ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]\,
      \ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250_reg[6]\(5 downto 0) => \ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250_reg[6]\(5 downto 0),
      \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[6]\(2 downto 0) => \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[6]\(2 downto 0),
      \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]\(7 downto 0) => \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]\(7 downto 0),
      \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_0\(7 downto 0) => \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_0\(7 downto 0),
      \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[6]\(2 downto 0) => \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[6]\(2 downto 0),
      \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7]\(7 downto 0) => \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7]\(7 downto 0),
      \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]\ => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]\,
      \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0\ => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0\,
      \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]\(7 downto 0) => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]\(7 downto 0),
      \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_0\(7 downto 0) => \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_0\(7 downto 0),
      \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[3]\ => \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[3]\,
      \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6]\(5 downto 0) => \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6]\(5 downto 0),
      \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[7]\(7 downto 0) => \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[7]\(7 downto 0),
      \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[7]_0\ => \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[7]_0\,
      \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[6]\(2 downto 0) => \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[6]\(2 downto 0),
      \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]\(7 downto 0) => \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]\(7 downto 0),
      \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_0\(7 downto 0) => \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_0\(7 downto 0),
      \ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7]\(7 downto 0) => \ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7]\(7 downto 0),
      ap_rst_n => ap_rst_n,
      bckgndYUV_empty_n => bckgndYUV_empty_n,
      \boxHCoord_reg[15]\(14 downto 0) => \boxHCoord_reg[15]\(14 downto 0),
      \boxHCoord_reg[7]\(0) => \boxHCoord_reg[7]\(0),
      \boxRight_fu_400_p2_carry__0\(14 downto 0) => \boxRight_fu_400_p2_carry__0\(14 downto 0),
      \boxVCoord_reg[15]\(14 downto 0) => \boxVCoord_reg[15]\(14 downto 0),
      \boxVCoord_reg[7]\(0) => \boxVCoord_reg[7]_0\(0),
      \boxVCoord_reg[7]_0\(7 downto 0) => \boxVCoord_reg[7]\(7 downto 0),
      cmp2_i_reg_439 => cmp2_i_reg_439,
      \cmp2_i_reg_439[0]_i_2\(2 downto 0) => \cmp2_i_reg_439[0]_i_2\(2 downto 0),
      \cmp2_i_reg_439_reg[0]_0\ => \cmp2_i_reg_439_reg[0]\,
      grp_tpgPatternBox_fu_305_ap_start_reg_reg => grp_tpgPatternBox_fu_305_ap_start_reg_reg,
      grp_v_tpgHlsDataFlow_fu_331_ap_start_reg => grp_v_tpgHlsDataFlow_fu_331_ap_start_reg,
      \hDir_reg[0]\(3 downto 0) => \hDir_reg[0]\(3 downto 0),
      \hDir_reg[0]_0\(0) => \hDir_reg[0]_0\(0),
      \hDir_reg[0]_1\(2 downto 0) => \hDir_reg[0]_1\(2 downto 0),
      \i__carry__0_i_8__1\(0) => \i__carry__0_i_8__1\(0),
      icmp_ln1844_fu_269_p2_carry_i_12(7 downto 0) => icmp_ln1844_fu_269_p2_carry_i_12(7 downto 0),
      icmp_ln1844_fu_269_p2_carry_i_16(7 downto 0) => icmp_ln1844_fu_269_p2_carry_i_16(7 downto 0),
      icmp_ln1856_fu_307_p2_carry_i_12(7 downto 0) => icmp_ln1856_fu_307_p2_carry_i_12(7 downto 0),
      icmp_ln1856_fu_307_p2_carry_i_16(7 downto 0) => icmp_ln1856_fu_307_p2_carry_i_16(7 downto 0),
      \icmp_ln1897_4_reg_751_reg[0]\ => \icmp_ln1897_4_reg_751_reg[0]\,
      \icmp_ln1897_5_reg_756[0]_i_13\(0) => \icmp_ln1897_5_reg_756[0]_i_13\(0),
      icmp_ln729_reg_706_pp0_iter3_reg => icmp_ln729_reg_706_pp0_iter3_reg,
      \icmp_ln729_reg_706_reg[0]\ => icmp_ln729_reg_706,
      \icmp_ln729_reg_706_reg[0]_0\(15 downto 0) => \icmp_ln729_reg_706_reg[0]\(15 downto 0),
      \int_boxColorB_reg[4]\ => \int_boxColorB_reg[4]\,
      \int_boxColorB_reg[4]_0\ => \int_boxColorB_reg[4]_0\,
      \int_boxColorB_reg[5]\ => \int_boxColorB_reg[5]\,
      \int_boxColorB_reg[6]\ => \int_boxColorB_reg[6]\,
      \int_boxColorB_reg[6]_0\ => \int_boxColorB_reg[6]_0\,
      \int_boxColorG_reg[4]\ => \int_boxColorG_reg[4]\,
      \int_boxColorG_reg[5]\ => \int_boxColorG_reg[5]\,
      \int_boxColorG_reg[6]\ => \int_boxColorG_reg[6]\,
      \int_height_reg[14]\(7 downto 0) => \int_height_reg[14]\(7 downto 0),
      internal_empty_n4_out => internal_empty_n4_out_2,
      internal_full_n_reg => tpgForeground_U0_n_85,
      \mOutPtr_reg[1]\(1 downto 0) => mOutPtr_reg(1 downto 0),
      \mOutPtr_reg[1]_0\ => ap_sync_reg_tpgBackground_U0_ap_ready_reg_n_5,
      \mOutPtr_reg[1]_1\ => MultiPixStream2AXIvideo_U0_n_32,
      \or_ln1918_2_reg_717_pp0_iter3_reg_reg[0]__0\ => or_ln1918_2_reg_717_pp0_iter3_reg,
      \or_ln1918_2_reg_717_reg[0]\ => \or_ln1918_2_reg_717_reg[0]\,
      \or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0\ => or_ln1918_reg_710_pp0_iter3_reg,
      \or_ln1918_reg_710_reg[0]\(12 downto 0) => \or_ln1918_reg_710_reg[0]\(12 downto 0),
      \or_ln1918_reg_710_reg[0]_0\ => \or_ln1918_reg_710_reg[0]_0\,
      \out\(47 downto 0) => bckgndYUV_dout(47 downto 0),
      ovrlayYUV_full_n => ovrlayYUV_full_n,
      \pixIn10_read_reg_642_pp0_iter2_reg_reg[5]__0\ => \pixIn10_read_reg_642_pp0_iter2_reg_reg[5]__0\,
      pixIn9_read_reg_647_pp0_iter2_reg(7 downto 0) => pixIn9_read_reg_647_pp0_iter2_reg(7 downto 0),
      \pixIn_val_V_1_reg_731_pp0_iter3_reg_reg[6]\(2 downto 0) => \pixIn_val_V_1_reg_731_pp0_iter3_reg_reg[6]\(2 downto 0),
      \pixIn_val_V_2_reg_738_pp0_iter3_reg_reg[6]\(2 downto 0) => \pixIn_val_V_2_reg_738_pp0_iter3_reg_reg[6]\(2 downto 0),
      \pixIn_val_V_4_reg_752_pp0_iter3_reg_reg[2]\(2 downto 0) => \pixIn_val_V_4_reg_752_pp0_iter3_reg_reg[2]\(2 downto 0),
      \pixIn_val_V_5_reg_759_pp0_iter3_reg_reg[6]\(2 downto 0) => \pixIn_val_V_5_reg_759_pp0_iter3_reg_reg[6]\(2 downto 0),
      \select_ln1929_reg_426_reg[6]_0\ => \select_ln1929_reg_426_reg[6]\,
      \select_ln1929_reg_426_reg[6]_1\ => \select_ln1929_reg_426_reg[6]_0\,
      \select_ln1929_reg_426_reg[6]_2\ => \select_ln1929_reg_426_reg[6]_1\,
      \select_ln1929_reg_426_reg[6]_3\ => \select_ln1929_reg_426_reg[6]_2\,
      \select_ln1929_reg_426_reg[6]_4\ => \select_ln1929_reg_426_reg[6]_3\,
      shiftReg_ce => shiftReg_ce_1,
      shiftReg_ce_0 => shiftReg_ce_0,
      start_for_MultiPixStream2AXIvideo_U0_full_n => start_for_MultiPixStream2AXIvideo_U0_full_n,
      start_for_tpgForeground_U0_full_n => start_for_tpgForeground_U0_full_n,
      start_once_reg => start_once_reg_3,
      start_once_reg_1 => start_once_reg,
      start_once_reg_reg_0(0) => tpgForeground_U0_n_104,
      start_once_reg_reg_1 => start_once_reg_reg,
      start_once_reg_reg_2 => start_once_reg_reg_0,
      tpgForeground_U0_ap_start => tpgForeground_U0_ap_start,
      \vDir_reg[0]\(3 downto 0) => \vDir_reg[0]\(3 downto 0),
      \vDir_reg[0]_0\(3 downto 0) => \vDir_reg[0]_0\(3 downto 0),
      \x_fu_114_reg[14]\(2 downto 0) => \x_fu_114_reg[14]\(2 downto 0),
      \y_fu_86_reg[4]_0\ => \y_fu_86_reg[4]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_v_tpg is
  port (
    ap_local_block : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    s_axis_video_TDATA : in STD_LOGIC_VECTOR ( 47 downto 0 );
    s_axis_video_TVALID : in STD_LOGIC;
    s_axis_video_TREADY : out STD_LOGIC;
    s_axis_video_TKEEP : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axis_video_TSTRB : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axis_video_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    fid_in : in STD_LOGIC;
    m_axis_video_TDATA : out STD_LOGIC_VECTOR ( 47 downto 0 );
    m_axis_video_TVALID : out STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    m_axis_video_TKEEP : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axis_video_TSTRB : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axis_video_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    fid : out STD_LOGIC;
    s_axi_CTRL_AWVALID : in STD_LOGIC;
    s_axi_CTRL_AWREADY : out STD_LOGIC;
    s_axi_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_WREADY : out STD_LOGIC;
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    s_axi_CTRL_ARREADY : out STD_LOGIC;
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_CTRL_RVALID : out STD_LOGIC;
    s_axi_CTRL_RREADY : in STD_LOGIC;
    s_axi_CTRL_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_BVALID : out STD_LOGIC;
    s_axi_CTRL_BREADY : in STD_LOGIC;
    s_axi_CTRL_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    interrupt : out STD_LOGIC
  );
  attribute C_S_AXI_CTRL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTRL_ADDR_WIDTH of design_1_v_tpg_0_0_design_1_v_tpg_0_0_v_tpg : entity is 8;
  attribute C_S_AXI_CTRL_DATA_WIDTH : integer;
  attribute C_S_AXI_CTRL_DATA_WIDTH of design_1_v_tpg_0_0_design_1_v_tpg_0_0_v_tpg : entity is 32;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH of design_1_v_tpg_0_0_design_1_v_tpg_0_0_v_tpg : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of design_1_v_tpg_0_0_design_1_v_tpg_0_0_v_tpg : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of design_1_v_tpg_0_0_design_1_v_tpg_0_0_v_tpg : entity is 4;
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of design_1_v_tpg_0_0_design_1_v_tpg_0_0_v_tpg : entity is "6'b000001";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of design_1_v_tpg_0_0_design_1_v_tpg_0_0_v_tpg : entity is "6'b000010";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of design_1_v_tpg_0_0_design_1_v_tpg_0_0_v_tpg : entity is "6'b000100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of design_1_v_tpg_0_0_design_1_v_tpg_0_0_v_tpg : entity is "6'b001000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of design_1_v_tpg_0_0_design_1_v_tpg_0_0_v_tpg : entity is "6'b010000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of design_1_v_tpg_0_0_design_1_v_tpg_0_0_v_tpg : entity is "6'b100000";
  attribute hls_module : string;
  attribute hls_module of design_1_v_tpg_0_0_design_1_v_tpg_0_0_v_tpg : entity is "yes";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_v_tpg;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_v_tpg is
  signal \<const0>\ : STD_LOGIC;
  signal \AXIvideo2MultiPixStream_U0/axi_0_2_lcssa_reg_148\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \AXIvideo2MultiPixStream_U0/axi_data_V_5_fu_106\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \AXIvideo2MultiPixStream_U0/axi_last_V_2_reg_138\ : STD_LOGIC;
  signal \AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181/ap_done_reg1\ : STD_LOGIC;
  signal \AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181/flow_control_loop_pipe_sequential_init_U/ap_done_cache\ : STD_LOGIC;
  signal \AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg\ : STD_LOGIC;
  signal \AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg0\ : STD_LOGIC;
  signal \AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_axi_last_V_out\ : STD_LOGIC;
  signal \AXIvideo2MultiPixStream_U0/p_0_in\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \AXIvideo2MultiPixStream_U0/p_1_in\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \AXIvideo2MultiPixStream_U0/p_Result_1_fu_292_p4\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \AXIvideo2MultiPixStream_U0/p_Result_2_fu_302_p4\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \AXIvideo2MultiPixStream_U0/p_Result_s_fu_278_p4\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \AXIvideo2MultiPixStream_U0/ret_1_fu_329_p4\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \AXIvideo2MultiPixStream_U0/ret_s_fu_312_p4\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal AXIvideo2MultiPixStream_U0_srcYUV_din : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal CTRL_s_axi_U_n_100 : STD_LOGIC;
  signal CTRL_s_axi_U_n_101 : STD_LOGIC;
  signal CTRL_s_axi_U_n_102 : STD_LOGIC;
  signal CTRL_s_axi_U_n_103 : STD_LOGIC;
  signal CTRL_s_axi_U_n_104 : STD_LOGIC;
  signal CTRL_s_axi_U_n_105 : STD_LOGIC;
  signal CTRL_s_axi_U_n_106 : STD_LOGIC;
  signal CTRL_s_axi_U_n_107 : STD_LOGIC;
  signal CTRL_s_axi_U_n_108 : STD_LOGIC;
  signal CTRL_s_axi_U_n_109 : STD_LOGIC;
  signal CTRL_s_axi_U_n_110 : STD_LOGIC;
  signal CTRL_s_axi_U_n_111 : STD_LOGIC;
  signal CTRL_s_axi_U_n_112 : STD_LOGIC;
  signal CTRL_s_axi_U_n_113 : STD_LOGIC;
  signal CTRL_s_axi_U_n_114 : STD_LOGIC;
  signal CTRL_s_axi_U_n_115 : STD_LOGIC;
  signal CTRL_s_axi_U_n_116 : STD_LOGIC;
  signal CTRL_s_axi_U_n_117 : STD_LOGIC;
  signal CTRL_s_axi_U_n_118 : STD_LOGIC;
  signal CTRL_s_axi_U_n_119 : STD_LOGIC;
  signal CTRL_s_axi_U_n_120 : STD_LOGIC;
  signal CTRL_s_axi_U_n_121 : STD_LOGIC;
  signal CTRL_s_axi_U_n_122 : STD_LOGIC;
  signal CTRL_s_axi_U_n_123 : STD_LOGIC;
  signal CTRL_s_axi_U_n_124 : STD_LOGIC;
  signal CTRL_s_axi_U_n_125 : STD_LOGIC;
  signal CTRL_s_axi_U_n_127 : STD_LOGIC;
  signal CTRL_s_axi_U_n_128 : STD_LOGIC;
  signal CTRL_s_axi_U_n_129 : STD_LOGIC;
  signal CTRL_s_axi_U_n_130 : STD_LOGIC;
  signal CTRL_s_axi_U_n_131 : STD_LOGIC;
  signal CTRL_s_axi_U_n_132 : STD_LOGIC;
  signal CTRL_s_axi_U_n_133 : STD_LOGIC;
  signal CTRL_s_axi_U_n_134 : STD_LOGIC;
  signal CTRL_s_axi_U_n_135 : STD_LOGIC;
  signal CTRL_s_axi_U_n_136 : STD_LOGIC;
  signal CTRL_s_axi_U_n_137 : STD_LOGIC;
  signal CTRL_s_axi_U_n_138 : STD_LOGIC;
  signal CTRL_s_axi_U_n_139 : STD_LOGIC;
  signal CTRL_s_axi_U_n_140 : STD_LOGIC;
  signal CTRL_s_axi_U_n_141 : STD_LOGIC;
  signal CTRL_s_axi_U_n_142 : STD_LOGIC;
  signal CTRL_s_axi_U_n_143 : STD_LOGIC;
  signal CTRL_s_axi_U_n_144 : STD_LOGIC;
  signal CTRL_s_axi_U_n_145 : STD_LOGIC;
  signal CTRL_s_axi_U_n_146 : STD_LOGIC;
  signal CTRL_s_axi_U_n_147 : STD_LOGIC;
  signal CTRL_s_axi_U_n_148 : STD_LOGIC;
  signal CTRL_s_axi_U_n_149 : STD_LOGIC;
  signal CTRL_s_axi_U_n_150 : STD_LOGIC;
  signal CTRL_s_axi_U_n_151 : STD_LOGIC;
  signal CTRL_s_axi_U_n_152 : STD_LOGIC;
  signal CTRL_s_axi_U_n_153 : STD_LOGIC;
  signal CTRL_s_axi_U_n_154 : STD_LOGIC;
  signal CTRL_s_axi_U_n_155 : STD_LOGIC;
  signal CTRL_s_axi_U_n_156 : STD_LOGIC;
  signal CTRL_s_axi_U_n_157 : STD_LOGIC;
  signal CTRL_s_axi_U_n_158 : STD_LOGIC;
  signal CTRL_s_axi_U_n_159 : STD_LOGIC;
  signal CTRL_s_axi_U_n_160 : STD_LOGIC;
  signal CTRL_s_axi_U_n_161 : STD_LOGIC;
  signal CTRL_s_axi_U_n_162 : STD_LOGIC;
  signal CTRL_s_axi_U_n_163 : STD_LOGIC;
  signal CTRL_s_axi_U_n_164 : STD_LOGIC;
  signal CTRL_s_axi_U_n_165 : STD_LOGIC;
  signal CTRL_s_axi_U_n_166 : STD_LOGIC;
  signal CTRL_s_axi_U_n_167 : STD_LOGIC;
  signal CTRL_s_axi_U_n_168 : STD_LOGIC;
  signal CTRL_s_axi_U_n_169 : STD_LOGIC;
  signal CTRL_s_axi_U_n_172 : STD_LOGIC;
  signal CTRL_s_axi_U_n_173 : STD_LOGIC;
  signal CTRL_s_axi_U_n_174 : STD_LOGIC;
  signal CTRL_s_axi_U_n_175 : STD_LOGIC;
  signal CTRL_s_axi_U_n_176 : STD_LOGIC;
  signal CTRL_s_axi_U_n_177 : STD_LOGIC;
  signal CTRL_s_axi_U_n_178 : STD_LOGIC;
  signal CTRL_s_axi_U_n_179 : STD_LOGIC;
  signal CTRL_s_axi_U_n_182 : STD_LOGIC;
  signal CTRL_s_axi_U_n_186 : STD_LOGIC;
  signal CTRL_s_axi_U_n_187 : STD_LOGIC;
  signal CTRL_s_axi_U_n_188 : STD_LOGIC;
  signal CTRL_s_axi_U_n_189 : STD_LOGIC;
  signal CTRL_s_axi_U_n_191 : STD_LOGIC;
  signal CTRL_s_axi_U_n_192 : STD_LOGIC;
  signal CTRL_s_axi_U_n_193 : STD_LOGIC;
  signal CTRL_s_axi_U_n_194 : STD_LOGIC;
  signal CTRL_s_axi_U_n_195 : STD_LOGIC;
  signal CTRL_s_axi_U_n_196 : STD_LOGIC;
  signal CTRL_s_axi_U_n_197 : STD_LOGIC;
  signal CTRL_s_axi_U_n_198 : STD_LOGIC;
  signal CTRL_s_axi_U_n_199 : STD_LOGIC;
  signal CTRL_s_axi_U_n_200 : STD_LOGIC;
  signal CTRL_s_axi_U_n_201 : STD_LOGIC;
  signal CTRL_s_axi_U_n_202 : STD_LOGIC;
  signal CTRL_s_axi_U_n_203 : STD_LOGIC;
  signal CTRL_s_axi_U_n_204 : STD_LOGIC;
  signal CTRL_s_axi_U_n_205 : STD_LOGIC;
  signal CTRL_s_axi_U_n_206 : STD_LOGIC;
  signal CTRL_s_axi_U_n_207 : STD_LOGIC;
  signal CTRL_s_axi_U_n_208 : STD_LOGIC;
  signal CTRL_s_axi_U_n_210 : STD_LOGIC;
  signal CTRL_s_axi_U_n_212 : STD_LOGIC;
  signal CTRL_s_axi_U_n_213 : STD_LOGIC;
  signal CTRL_s_axi_U_n_289 : STD_LOGIC;
  signal CTRL_s_axi_U_n_290 : STD_LOGIC;
  signal CTRL_s_axi_U_n_291 : STD_LOGIC;
  signal CTRL_s_axi_U_n_292 : STD_LOGIC;
  signal CTRL_s_axi_U_n_293 : STD_LOGIC;
  signal CTRL_s_axi_U_n_294 : STD_LOGIC;
  signal CTRL_s_axi_U_n_295 : STD_LOGIC;
  signal CTRL_s_axi_U_n_296 : STD_LOGIC;
  signal CTRL_s_axi_U_n_297 : STD_LOGIC;
  signal CTRL_s_axi_U_n_298 : STD_LOGIC;
  signal CTRL_s_axi_U_n_315 : STD_LOGIC;
  signal CTRL_s_axi_U_n_316 : STD_LOGIC;
  signal CTRL_s_axi_U_n_317 : STD_LOGIC;
  signal CTRL_s_axi_U_n_318 : STD_LOGIC;
  signal CTRL_s_axi_U_n_319 : STD_LOGIC;
  signal CTRL_s_axi_U_n_320 : STD_LOGIC;
  signal CTRL_s_axi_U_n_321 : STD_LOGIC;
  signal CTRL_s_axi_U_n_322 : STD_LOGIC;
  signal CTRL_s_axi_U_n_339 : STD_LOGIC;
  signal CTRL_s_axi_U_n_34 : STD_LOGIC;
  signal CTRL_s_axi_U_n_35 : STD_LOGIC;
  signal CTRL_s_axi_U_n_353 : STD_LOGIC;
  signal CTRL_s_axi_U_n_354 : STD_LOGIC;
  signal CTRL_s_axi_U_n_355 : STD_LOGIC;
  signal CTRL_s_axi_U_n_356 : STD_LOGIC;
  signal CTRL_s_axi_U_n_357 : STD_LOGIC;
  signal CTRL_s_axi_U_n_358 : STD_LOGIC;
  signal CTRL_s_axi_U_n_359 : STD_LOGIC;
  signal CTRL_s_axi_U_n_36 : STD_LOGIC;
  signal CTRL_s_axi_U_n_360 : STD_LOGIC;
  signal CTRL_s_axi_U_n_361 : STD_LOGIC;
  signal CTRL_s_axi_U_n_362 : STD_LOGIC;
  signal CTRL_s_axi_U_n_363 : STD_LOGIC;
  signal CTRL_s_axi_U_n_364 : STD_LOGIC;
  signal CTRL_s_axi_U_n_365 : STD_LOGIC;
  signal CTRL_s_axi_U_n_366 : STD_LOGIC;
  signal CTRL_s_axi_U_n_367 : STD_LOGIC;
  signal CTRL_s_axi_U_n_368 : STD_LOGIC;
  signal CTRL_s_axi_U_n_369 : STD_LOGIC;
  signal CTRL_s_axi_U_n_37 : STD_LOGIC;
  signal CTRL_s_axi_U_n_378 : STD_LOGIC;
  signal CTRL_s_axi_U_n_379 : STD_LOGIC;
  signal CTRL_s_axi_U_n_38 : STD_LOGIC;
  signal CTRL_s_axi_U_n_380 : STD_LOGIC;
  signal CTRL_s_axi_U_n_381 : STD_LOGIC;
  signal CTRL_s_axi_U_n_39 : STD_LOGIC;
  signal CTRL_s_axi_U_n_397 : STD_LOGIC;
  signal CTRL_s_axi_U_n_398 : STD_LOGIC;
  signal CTRL_s_axi_U_n_399 : STD_LOGIC;
  signal CTRL_s_axi_U_n_40 : STD_LOGIC;
  signal CTRL_s_axi_U_n_400 : STD_LOGIC;
  signal CTRL_s_axi_U_n_401 : STD_LOGIC;
  signal CTRL_s_axi_U_n_402 : STD_LOGIC;
  signal CTRL_s_axi_U_n_403 : STD_LOGIC;
  signal CTRL_s_axi_U_n_404 : STD_LOGIC;
  signal CTRL_s_axi_U_n_405 : STD_LOGIC;
  signal CTRL_s_axi_U_n_41 : STD_LOGIC;
  signal CTRL_s_axi_U_n_414 : STD_LOGIC;
  signal CTRL_s_axi_U_n_42 : STD_LOGIC;
  signal CTRL_s_axi_U_n_423 : STD_LOGIC;
  signal CTRL_s_axi_U_n_424 : STD_LOGIC;
  signal CTRL_s_axi_U_n_426 : STD_LOGIC;
  signal CTRL_s_axi_U_n_427 : STD_LOGIC;
  signal CTRL_s_axi_U_n_428 : STD_LOGIC;
  signal CTRL_s_axi_U_n_429 : STD_LOGIC;
  signal CTRL_s_axi_U_n_430 : STD_LOGIC;
  signal CTRL_s_axi_U_n_431 : STD_LOGIC;
  signal CTRL_s_axi_U_n_432 : STD_LOGIC;
  signal CTRL_s_axi_U_n_433 : STD_LOGIC;
  signal CTRL_s_axi_U_n_437 : STD_LOGIC;
  signal CTRL_s_axi_U_n_438 : STD_LOGIC;
  signal CTRL_s_axi_U_n_439 : STD_LOGIC;
  signal CTRL_s_axi_U_n_440 : STD_LOGIC;
  signal CTRL_s_axi_U_n_441 : STD_LOGIC;
  signal CTRL_s_axi_U_n_442 : STD_LOGIC;
  signal CTRL_s_axi_U_n_443 : STD_LOGIC;
  signal CTRL_s_axi_U_n_444 : STD_LOGIC;
  signal CTRL_s_axi_U_n_445 : STD_LOGIC;
  signal CTRL_s_axi_U_n_446 : STD_LOGIC;
  signal CTRL_s_axi_U_n_452 : STD_LOGIC;
  signal CTRL_s_axi_U_n_530 : STD_LOGIC;
  signal CTRL_s_axi_U_n_531 : STD_LOGIC;
  signal CTRL_s_axi_U_n_532 : STD_LOGIC;
  signal CTRL_s_axi_U_n_533 : STD_LOGIC;
  signal CTRL_s_axi_U_n_534 : STD_LOGIC;
  signal CTRL_s_axi_U_n_535 : STD_LOGIC;
  signal CTRL_s_axi_U_n_536 : STD_LOGIC;
  signal CTRL_s_axi_U_n_537 : STD_LOGIC;
  signal CTRL_s_axi_U_n_538 : STD_LOGIC;
  signal CTRL_s_axi_U_n_539 : STD_LOGIC;
  signal CTRL_s_axi_U_n_540 : STD_LOGIC;
  signal CTRL_s_axi_U_n_541 : STD_LOGIC;
  signal CTRL_s_axi_U_n_542 : STD_LOGIC;
  signal CTRL_s_axi_U_n_543 : STD_LOGIC;
  signal CTRL_s_axi_U_n_544 : STD_LOGIC;
  signal CTRL_s_axi_U_n_545 : STD_LOGIC;
  signal CTRL_s_axi_U_n_546 : STD_LOGIC;
  signal CTRL_s_axi_U_n_547 : STD_LOGIC;
  signal CTRL_s_axi_U_n_548 : STD_LOGIC;
  signal CTRL_s_axi_U_n_549 : STD_LOGIC;
  signal CTRL_s_axi_U_n_550 : STD_LOGIC;
  signal CTRL_s_axi_U_n_551 : STD_LOGIC;
  signal CTRL_s_axi_U_n_552 : STD_LOGIC;
  signal CTRL_s_axi_U_n_553 : STD_LOGIC;
  signal CTRL_s_axi_U_n_554 : STD_LOGIC;
  signal CTRL_s_axi_U_n_555 : STD_LOGIC;
  signal CTRL_s_axi_U_n_556 : STD_LOGIC;
  signal CTRL_s_axi_U_n_557 : STD_LOGIC;
  signal CTRL_s_axi_U_n_558 : STD_LOGIC;
  signal CTRL_s_axi_U_n_559 : STD_LOGIC;
  signal CTRL_s_axi_U_n_560 : STD_LOGIC;
  signal CTRL_s_axi_U_n_561 : STD_LOGIC;
  signal CTRL_s_axi_U_n_562 : STD_LOGIC;
  signal CTRL_s_axi_U_n_563 : STD_LOGIC;
  signal CTRL_s_axi_U_n_564 : STD_LOGIC;
  signal CTRL_s_axi_U_n_565 : STD_LOGIC;
  signal CTRL_s_axi_U_n_566 : STD_LOGIC;
  signal CTRL_s_axi_U_n_567 : STD_LOGIC;
  signal CTRL_s_axi_U_n_568 : STD_LOGIC;
  signal CTRL_s_axi_U_n_569 : STD_LOGIC;
  signal CTRL_s_axi_U_n_570 : STD_LOGIC;
  signal CTRL_s_axi_U_n_571 : STD_LOGIC;
  signal CTRL_s_axi_U_n_572 : STD_LOGIC;
  signal CTRL_s_axi_U_n_573 : STD_LOGIC;
  signal CTRL_s_axi_U_n_574 : STD_LOGIC;
  signal CTRL_s_axi_U_n_575 : STD_LOGIC;
  signal CTRL_s_axi_U_n_576 : STD_LOGIC;
  signal CTRL_s_axi_U_n_577 : STD_LOGIC;
  signal CTRL_s_axi_U_n_59 : STD_LOGIC;
  signal CTRL_s_axi_U_n_60 : STD_LOGIC;
  signal CTRL_s_axi_U_n_61 : STD_LOGIC;
  signal CTRL_s_axi_U_n_62 : STD_LOGIC;
  signal CTRL_s_axi_U_n_63 : STD_LOGIC;
  signal CTRL_s_axi_U_n_64 : STD_LOGIC;
  signal CTRL_s_axi_U_n_650 : STD_LOGIC;
  signal CTRL_s_axi_U_n_67 : STD_LOGIC;
  signal CTRL_s_axi_U_n_68 : STD_LOGIC;
  signal CTRL_s_axi_U_n_69 : STD_LOGIC;
  signal CTRL_s_axi_U_n_699 : STD_LOGIC;
  signal CTRL_s_axi_U_n_70 : STD_LOGIC;
  signal CTRL_s_axi_U_n_700 : STD_LOGIC;
  signal CTRL_s_axi_U_n_701 : STD_LOGIC;
  signal CTRL_s_axi_U_n_702 : STD_LOGIC;
  signal CTRL_s_axi_U_n_703 : STD_LOGIC;
  signal CTRL_s_axi_U_n_704 : STD_LOGIC;
  signal CTRL_s_axi_U_n_705 : STD_LOGIC;
  signal CTRL_s_axi_U_n_706 : STD_LOGIC;
  signal CTRL_s_axi_U_n_707 : STD_LOGIC;
  signal CTRL_s_axi_U_n_708 : STD_LOGIC;
  signal CTRL_s_axi_U_n_709 : STD_LOGIC;
  signal CTRL_s_axi_U_n_71 : STD_LOGIC;
  signal CTRL_s_axi_U_n_72 : STD_LOGIC;
  signal CTRL_s_axi_U_n_73 : STD_LOGIC;
  signal CTRL_s_axi_U_n_74 : STD_LOGIC;
  signal CTRL_s_axi_U_n_75 : STD_LOGIC;
  signal CTRL_s_axi_U_n_76 : STD_LOGIC;
  signal CTRL_s_axi_U_n_77 : STD_LOGIC;
  signal CTRL_s_axi_U_n_78 : STD_LOGIC;
  signal CTRL_s_axi_U_n_79 : STD_LOGIC;
  signal CTRL_s_axi_U_n_80 : STD_LOGIC;
  signal CTRL_s_axi_U_n_81 : STD_LOGIC;
  signal CTRL_s_axi_U_n_82 : STD_LOGIC;
  signal CTRL_s_axi_U_n_83 : STD_LOGIC;
  signal CTRL_s_axi_U_n_84 : STD_LOGIC;
  signal CTRL_s_axi_U_n_85 : STD_LOGIC;
  signal CTRL_s_axi_U_n_86 : STD_LOGIC;
  signal CTRL_s_axi_U_n_87 : STD_LOGIC;
  signal CTRL_s_axi_U_n_88 : STD_LOGIC;
  signal CTRL_s_axi_U_n_89 : STD_LOGIC;
  signal CTRL_s_axi_U_n_90 : STD_LOGIC;
  signal CTRL_s_axi_U_n_91 : STD_LOGIC;
  signal CTRL_s_axi_U_n_92 : STD_LOGIC;
  signal CTRL_s_axi_U_n_93 : STD_LOGIC;
  signal CTRL_s_axi_U_n_94 : STD_LOGIC;
  signal CTRL_s_axi_U_n_95 : STD_LOGIC;
  signal CTRL_s_axi_U_n_98 : STD_LOGIC;
  signal CTRL_s_axi_U_n_99 : STD_LOGIC;
  signal \MultiPixStream2AXIvideo_U0/ap_NS_fsm12_out\ : STD_LOGIC;
  signal \MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157/j_fu_110_reg\ : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \MultiPixStream2AXIvideo_U0/i_fu_100\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \MultiPixStream2AXIvideo_U0/phi_ln991_loc_fu_116\ : STD_LOGIC;
  signal ZplateHorContDelta : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ZplateHorContStart : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ZplateVerContDelta : STD_LOGIC_VECTOR ( 15 to 15 );
  signal ZplateVerContStart : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal add_ln457_fu_559_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln457_reg_620 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \add_ln457_reg_620_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln457_reg_620_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln457_reg_620_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln457_reg_620_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln457_reg_620_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln457_reg_620_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln457_reg_620_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln457_reg_620_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln457_reg_620_reg[24]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln457_reg_620_reg[24]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln457_reg_620_reg[24]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln457_reg_620_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln457_reg_620_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln457_reg_620_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln457_reg_620_reg[24]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln457_reg_620_reg[24]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln457_reg_620_reg[31]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln457_reg_620_reg[31]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln457_reg_620_reg[31]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln457_reg_620_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln457_reg_620_reg[31]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln457_reg_620_reg[31]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln457_reg_620_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln457_reg_620_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln457_reg_620_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln457_reg_620_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln457_reg_620_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln457_reg_620_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln457_reg_620_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln457_reg_620_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ap_done : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal ap_start : STD_LOGIC;
  signal ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_done : STD_LOGIC;
  signal ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_ready_reg_n_5 : STD_LOGIC;
  signal bckgndId : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal boxColorB : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal boxColorG : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal boxColorR : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal boxSize : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal colorFormat : STD_LOGIC_VECTOR ( 0 to 0 );
  signal count : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal count0 : STD_LOGIC;
  signal count_new_0_reg_320 : STD_LOGIC;
  signal \count_new_0_reg_320[31]_i_2_n_5\ : STD_LOGIC;
  signal \count_new_0_reg_320[31]_i_3_n_5\ : STD_LOGIC;
  signal \count_new_0_reg_320[31]_i_4_n_5\ : STD_LOGIC;
  signal \count_new_0_reg_320[31]_i_5_n_5\ : STD_LOGIC;
  signal \count_new_0_reg_320[31]_i_6_n_5\ : STD_LOGIC;
  signal \count_new_0_reg_320[31]_i_7_n_5\ : STD_LOGIC;
  signal \count_new_0_reg_320[31]_i_8_n_5\ : STD_LOGIC;
  signal \count_new_0_reg_320_reg_n_5_[0]\ : STD_LOGIC;
  signal \count_new_0_reg_320_reg_n_5_[10]\ : STD_LOGIC;
  signal \count_new_0_reg_320_reg_n_5_[11]\ : STD_LOGIC;
  signal \count_new_0_reg_320_reg_n_5_[12]\ : STD_LOGIC;
  signal \count_new_0_reg_320_reg_n_5_[13]\ : STD_LOGIC;
  signal \count_new_0_reg_320_reg_n_5_[14]\ : STD_LOGIC;
  signal \count_new_0_reg_320_reg_n_5_[15]\ : STD_LOGIC;
  signal \count_new_0_reg_320_reg_n_5_[16]\ : STD_LOGIC;
  signal \count_new_0_reg_320_reg_n_5_[17]\ : STD_LOGIC;
  signal \count_new_0_reg_320_reg_n_5_[18]\ : STD_LOGIC;
  signal \count_new_0_reg_320_reg_n_5_[19]\ : STD_LOGIC;
  signal \count_new_0_reg_320_reg_n_5_[1]\ : STD_LOGIC;
  signal \count_new_0_reg_320_reg_n_5_[20]\ : STD_LOGIC;
  signal \count_new_0_reg_320_reg_n_5_[21]\ : STD_LOGIC;
  signal \count_new_0_reg_320_reg_n_5_[22]\ : STD_LOGIC;
  signal \count_new_0_reg_320_reg_n_5_[23]\ : STD_LOGIC;
  signal \count_new_0_reg_320_reg_n_5_[24]\ : STD_LOGIC;
  signal \count_new_0_reg_320_reg_n_5_[25]\ : STD_LOGIC;
  signal \count_new_0_reg_320_reg_n_5_[26]\ : STD_LOGIC;
  signal \count_new_0_reg_320_reg_n_5_[27]\ : STD_LOGIC;
  signal \count_new_0_reg_320_reg_n_5_[28]\ : STD_LOGIC;
  signal \count_new_0_reg_320_reg_n_5_[29]\ : STD_LOGIC;
  signal \count_new_0_reg_320_reg_n_5_[2]\ : STD_LOGIC;
  signal \count_new_0_reg_320_reg_n_5_[30]\ : STD_LOGIC;
  signal \count_new_0_reg_320_reg_n_5_[31]\ : STD_LOGIC;
  signal \count_new_0_reg_320_reg_n_5_[3]\ : STD_LOGIC;
  signal \count_new_0_reg_320_reg_n_5_[4]\ : STD_LOGIC;
  signal \count_new_0_reg_320_reg_n_5_[5]\ : STD_LOGIC;
  signal \count_new_0_reg_320_reg_n_5_[6]\ : STD_LOGIC;
  signal \count_new_0_reg_320_reg_n_5_[7]\ : STD_LOGIC;
  signal \count_new_0_reg_320_reg_n_5_[8]\ : STD_LOGIC;
  signal \count_new_0_reg_320_reg_n_5_[9]\ : STD_LOGIC;
  signal crossHairX : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal crossHairY : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal grp_v_tpgHlsDataFlow_fu_331_ap_start_reg : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TDATA : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TLAST : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TUSER : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TVALID : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_134 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_14 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_15 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_154 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_155 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_156 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_157 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_158 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_159 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_16 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_160 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_161 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_162 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_164 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_190 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_191 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_192 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_193 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_194 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_195 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_196 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_197 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_198 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_199 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_200 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_201 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_206 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_278 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_279 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_294 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_301 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_303 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_304 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_305 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_324 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_325 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_326 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_353 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_355 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_356 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_357 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_358 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_359 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_372 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_374 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_375 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_376 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_378 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_379 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_380 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_381 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_382 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_383 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_384 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_385 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_386 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_387 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_388 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_389 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_390 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_391 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_392 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_393 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_394 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_395 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_396 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_397 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_398 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_399 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_411 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_412 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_413 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_414 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_415 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_416 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_417 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_418 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_419 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_420 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_421 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_422 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_423 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_424 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_425 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_426 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_427 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_428 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_429 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_430 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_431 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_432 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_433 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_434 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_435 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_436 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_437 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_438 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_439 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_440 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_441 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_442 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_443 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_5 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_532 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_533 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_534 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_535 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_536 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_537 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_538 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_539 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_541 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_560 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_561 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_562 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_563 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_567 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_568 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_569 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_573 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_574 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_575 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_584 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_586 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_587 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_588 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_589 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_590 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_591 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_592 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_595 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_596 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_597 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_598 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_599 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_6 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_600 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_601 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_602 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_603 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_604 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_605 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_7 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_727 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_728 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_8 : STD_LOGIC;
  signal grp_v_tpgHlsDataFlow_fu_331_n_9 : STD_LOGIC;
  signal height : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal icmp_ln455_reg_616 : STD_LOGIC;
  signal int_ZplateHorContStart0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m_axis_video_TREADY_int_regslice : STD_LOGIC;
  signal motionSpeed : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ovrlayYUV_dout : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal passthruEndX : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal passthruEndY : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal passthruStartX : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal passthruStartY : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal regslice_both_m_axis_video_V_data_V_U_n_8 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_last_V_U_n_5 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_last_V_U_n_6 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_user_V_U_n_6 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_user_V_U_n_7 : STD_LOGIC;
  signal s : STD_LOGIC;
  signal \s[0]_i_10_n_5\ : STD_LOGIC;
  signal \s[0]_i_11_n_5\ : STD_LOGIC;
  signal \s[0]_i_12_n_5\ : STD_LOGIC;
  signal \s[0]_i_13_n_5\ : STD_LOGIC;
  signal \s[0]_i_14_n_5\ : STD_LOGIC;
  signal \s[0]_i_15_n_5\ : STD_LOGIC;
  signal \s[0]_i_16_n_5\ : STD_LOGIC;
  signal \s[0]_i_17_n_5\ : STD_LOGIC;
  signal \s[0]_i_18_n_5\ : STD_LOGIC;
  signal \s[0]_i_19_n_5\ : STD_LOGIC;
  signal \s[0]_i_20_n_5\ : STD_LOGIC;
  signal \s[0]_i_21_n_5\ : STD_LOGIC;
  signal \s[0]_i_4_n_5\ : STD_LOGIC;
  signal \s[0]_i_6_n_5\ : STD_LOGIC;
  signal \s[0]_i_7_n_5\ : STD_LOGIC;
  signal \s[0]_i_8_n_5\ : STD_LOGIC;
  signal \s[0]_i_9_n_5\ : STD_LOGIC;
  signal \^s_axi_ctrl_rdata\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s_axis_video_TLAST_int_regslice : STD_LOGIC;
  signal s_axis_video_TVALID_int_regslice : STD_LOGIC;
  signal \s_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \s_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \s_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \s_reg[0]_i_2_n_13\ : STD_LOGIC;
  signal \s_reg[0]_i_2_n_14\ : STD_LOGIC;
  signal \s_reg[0]_i_2_n_15\ : STD_LOGIC;
  signal \s_reg[0]_i_2_n_16\ : STD_LOGIC;
  signal \s_reg[0]_i_2_n_17\ : STD_LOGIC;
  signal \s_reg[0]_i_2_n_18\ : STD_LOGIC;
  signal \s_reg[0]_i_2_n_19\ : STD_LOGIC;
  signal \s_reg[0]_i_2_n_20\ : STD_LOGIC;
  signal \s_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \s_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \s_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \s_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \s_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \s_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \s_reg[0]_i_3_n_11\ : STD_LOGIC;
  signal \s_reg[0]_i_3_n_12\ : STD_LOGIC;
  signal \s_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \s_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \s_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \s_reg[0]_i_5_n_10\ : STD_LOGIC;
  signal \s_reg[0]_i_5_n_11\ : STD_LOGIC;
  signal \s_reg[0]_i_5_n_12\ : STD_LOGIC;
  signal \s_reg[0]_i_5_n_5\ : STD_LOGIC;
  signal \s_reg[0]_i_5_n_6\ : STD_LOGIC;
  signal \s_reg[0]_i_5_n_7\ : STD_LOGIC;
  signal \s_reg[0]_i_5_n_8\ : STD_LOGIC;
  signal \s_reg[0]_i_5_n_9\ : STD_LOGIC;
  signal \s_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \s_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \s_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \s_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \s_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \s_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \s_reg[16]_i_1_n_16\ : STD_LOGIC;
  signal \s_reg[16]_i_1_n_17\ : STD_LOGIC;
  signal \s_reg[16]_i_1_n_18\ : STD_LOGIC;
  signal \s_reg[16]_i_1_n_19\ : STD_LOGIC;
  signal \s_reg[16]_i_1_n_20\ : STD_LOGIC;
  signal \s_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \s_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \s_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \s_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \s_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \s_reg[24]_i_1_n_10\ : STD_LOGIC;
  signal \s_reg[24]_i_1_n_11\ : STD_LOGIC;
  signal \s_reg[24]_i_1_n_12\ : STD_LOGIC;
  signal \s_reg[24]_i_1_n_13\ : STD_LOGIC;
  signal \s_reg[24]_i_1_n_14\ : STD_LOGIC;
  signal \s_reg[24]_i_1_n_15\ : STD_LOGIC;
  signal \s_reg[24]_i_1_n_16\ : STD_LOGIC;
  signal \s_reg[24]_i_1_n_17\ : STD_LOGIC;
  signal \s_reg[24]_i_1_n_18\ : STD_LOGIC;
  signal \s_reg[24]_i_1_n_19\ : STD_LOGIC;
  signal \s_reg[24]_i_1_n_20\ : STD_LOGIC;
  signal \s_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \s_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \s_reg[24]_i_1_n_8\ : STD_LOGIC;
  signal \s_reg[24]_i_1_n_9\ : STD_LOGIC;
  signal \s_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \s_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \s_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \s_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \s_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \s_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \s_reg[8]_i_1_n_16\ : STD_LOGIC;
  signal \s_reg[8]_i_1_n_17\ : STD_LOGIC;
  signal \s_reg[8]_i_1_n_18\ : STD_LOGIC;
  signal \s_reg[8]_i_1_n_19\ : STD_LOGIC;
  signal \s_reg[8]_i_1_n_20\ : STD_LOGIC;
  signal \s_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \s_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \s_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \s_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \s_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \s_reg_n_5_[0]\ : STD_LOGIC;
  signal \s_reg_n_5_[1]\ : STD_LOGIC;
  signal \s_reg_n_5_[2]\ : STD_LOGIC;
  signal tmp_1_fu_574_p4 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \tpgBackground_U0/Sel_fu_865_p4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1298_fu_1708_p2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_enable_reg_pp0_iter12\ : STD_LOGIC;
  signal \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_enable_reg_pp0_iter13\ : STD_LOGIC;
  signal \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter13_outpix_val_V_74_reg_933\ : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_11810\ : STD_LOGIC;
  signal \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out\ : STD_LOGIC;
  signal \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_12450_in\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181\ : STD_LOGIC;
  signal \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCheckerBoard_fu_1385/icmp_ln1072_6_fu_386_p2\ : STD_LOGIC;
  signal \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCheckerBoard_fu_1385/icmp_ln1072_7_fu_465_p2\ : STD_LOGIC;
  signal \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCheckerBoard_fu_1385/xCount_V_1\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCheckerBoard_fu_1385/xCount_V_2_reg\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCheckerBoard_fu_1385/yCount_V_3_reg\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCheckerBoard_fu_1385_ap_return_0\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCheckerBoard_fu_1385_ap_return_3\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCrossHatch_fu_1369/ap_ce_reg\ : STD_LOGIC;
  signal \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCrossHatch_fu_1369/ap_return_int_reg\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCrossHatch_fu_1369/grp_reg_ap_uint_10_s_fu_176_d\ : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCrossHatch_fu_1369/icmp_ln1404_2_fu_222_p2\ : STD_LOGIC;
  signal \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCrossHatch_fu_1369/icmp_ln1428_1_fu_280_p2\ : STD_LOGIC;
  signal \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCrossHatch_fu_1369/icmp_ln1428_fu_264_p2\ : STD_LOGIC;
  signal \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCrossHatch_fu_1369/yCount_V_2_reg\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternDPColorSquare_fu_1441/cmp106_fu_386_p2\ : STD_LOGIC;
  signal \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternTartanColorBars_fu_1413/icmp_ln1072_1_fu_370_p2\ : STD_LOGIC;
  signal \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternTartanColorBars_fu_1413/icmp_ln1072_2_fu_459_p2\ : STD_LOGIC;
  signal \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternTartanColorBars_fu_1413/xCount_V\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternTartanColorBars_fu_1413/xCount_V_3_reg\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternTartanColorBars_fu_1413/yCount_V_reg\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternTartanColorBars_fu_1413_ap_return_0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternTartanColorBars_fu_1413_ap_return_2\ : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternTartanColorBars_fu_1413_ap_return_3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternTartanColorBars_fu_1413_ap_return_4\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternTartanColorBars_fu_1413_ap_return_5\ : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln1072_8_fu_1804_p2\ : STD_LOGIC;
  signal \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln1072_fu_1750_p2\ : STD_LOGIC;
  signal \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln520_fu_1539_p2\ : STD_LOGIC;
  signal \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln520_reg_4037_pp0_iter11_reg\ : STD_LOGIC;
  signal \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln520_reg_4037_pp0_iter12_reg\ : STD_LOGIC;
  signal \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln691_1_fu_2437_p2\ : STD_LOGIC;
  signal \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln691_2_fu_2468_p2\ : STD_LOGIC;
  signal \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln691_3_fu_2473_p2\ : STD_LOGIC;
  signal \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln691_fu_2433_p2\ : STD_LOGIC;
  signal \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_23_reg_4449\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_50_reg_4444\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_51_reg_4329_pp0_iter12_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_54_reg_4339_pp0_iter12_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/sub_ln229_1_fu_1815_p2\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/sub_ln229_fu_1761_p2\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/tmp_25_fu_3054_p3\ : STD_LOGIC;
  signal \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/tpgBarSelYuv_y_q0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/tpgBarSelYuv_y_q1\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/trunc_ln320_reg_4408\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_4_reg_4018_pp0_iter10_reg\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_4_reg_4018_pp0_iter8_reg\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_fu_470\ : STD_LOGIC;
  signal \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/xor_ln1543_1_fu_2972_p2\ : STD_LOGIC;
  signal \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg\ : STD_LOGIC;
  signal \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_barWidth\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hdata_new_1_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_loc_1_out_o_ap_vld\ : STD_LOGIC;
  signal \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_new_1_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tpgBackground_U0/or_ln1592_reg_1259\ : STD_LOGIC;
  signal \tpgBackground_U0/p_0_0_0_0_0242373_lcssa386_fu_210\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \tpgBackground_U0/p_0_3_0_0_0248379_lcssa395_fu_222\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tpgBackground_U0/rampStart_load_reg_1167\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \tpgBackground_U0/rampStart_reg\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \tpgBackground_U0/rampVal_loc_0_fu_298\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tpgBackground_U0/trunc_ln518_reg_1186\ : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal \tpgBackground_U0/xBar_V_1_loc_0_fu_290\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \tpgBackground_U0/xBar_V_loc_0_fu_286\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \tpgBackground_U0/y_fu_206_reg\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tpgBackground_U0/zonePlateVDelta_loc_0_fu_274\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \tpgForeground_U0/ap_CS_fsm_state2\ : STD_LOGIC;
  signal \tpgForeground_U0/ap_phi_reg_pp0_iter2_boxLeft_reg_194\ : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \tpgForeground_U0/ap_phi_reg_pp0_iter2_boxTop_reg_203\ : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \tpgForeground_U0/ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \tpgForeground_U0/ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tpgForeground_U0/ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tpgForeground_U0/ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tpgForeground_U0/ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tpgForeground_U0/ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tpgForeground_U0/ap_phi_reg_pp0_iter5_pix_val_V_reg_294\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tpgForeground_U0/cmp2_i_reg_439\ : STD_LOGIC;
  signal \tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/ap_condition_336\ : STD_LOGIC;
  signal \tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/ap_sig_allocacmp_x_2\ : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal \tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/boxHCoord\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/boxVCoord\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/icmp_ln729_reg_706\ : STD_LOGIC;
  signal \tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/icmp_ln729_reg_706_pp0_iter3_reg\ : STD_LOGIC;
  signal \tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/or_ln1918_2_reg_717_pp0_iter3_reg\ : STD_LOGIC;
  signal \tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/or_ln1918_reg_710_pp0_iter3_reg\ : STD_LOGIC;
  signal \tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg0\ : STD_LOGIC;
  signal \tpgForeground_U0/hMax_fu_216_p2\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \tpgForeground_U0/pixIn9_read_reg_647_pp0_iter2_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tpgForeground_U0/pixIn_val_V_1_reg_731_pp0_iter3_reg\ : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal \tpgForeground_U0/pixIn_val_V_2_reg_738_pp0_iter3_reg\ : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal \tpgForeground_U0/pixIn_val_V_4_reg_752_pp0_iter3_reg\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \tpgForeground_U0/pixIn_val_V_5_reg_759_pp0_iter3_reg\ : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal \tpgForeground_U0/vMax_fu_222_p20_out\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \tpgForeground_U0/y_fu_86_reg\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tpgForeground_U0_ovrlayYUV_din : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal width : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_add_ln457_reg_620_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_add_ln457_reg_620_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_s_reg[0]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_s_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_s_reg[0]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_s_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \add_ln457_reg_620_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln457_reg_620_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln457_reg_620_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln457_reg_620_reg[8]_i_1\ : label is 35;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute ADDER_THRESHOLD of \s_reg[0]_i_2\ : label is 16;
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \s_reg[0]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \s_reg[0]_i_5\ : label is 11;
  attribute ADDER_THRESHOLD of \s_reg[16]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \s_reg[24]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \s_reg[8]_i_1\ : label is 16;
begin
  ap_local_block <= \<const0>\;
  m_axis_video_TDEST(0) <= \<const0>\;
  m_axis_video_TID(0) <= \<const0>\;
  m_axis_video_TKEEP(5) <= \<const0>\;
  m_axis_video_TKEEP(4) <= \<const0>\;
  m_axis_video_TKEEP(3) <= \<const0>\;
  m_axis_video_TKEEP(2) <= \<const0>\;
  m_axis_video_TKEEP(1) <= \<const0>\;
  m_axis_video_TKEEP(0) <= \<const0>\;
  m_axis_video_TSTRB(5) <= \<const0>\;
  m_axis_video_TSTRB(4) <= \<const0>\;
  m_axis_video_TSTRB(3) <= \<const0>\;
  m_axis_video_TSTRB(2) <= \<const0>\;
  m_axis_video_TSTRB(1) <= \<const0>\;
  m_axis_video_TSTRB(0) <= \<const0>\;
  s_axi_CTRL_BRESP(1) <= \<const0>\;
  s_axi_CTRL_BRESP(0) <= \<const0>\;
  s_axi_CTRL_RDATA(31) <= \<const0>\;
  s_axi_CTRL_RDATA(30) <= \<const0>\;
  s_axi_CTRL_RDATA(29) <= \<const0>\;
  s_axi_CTRL_RDATA(28) <= \<const0>\;
  s_axi_CTRL_RDATA(27) <= \<const0>\;
  s_axi_CTRL_RDATA(26) <= \<const0>\;
  s_axi_CTRL_RDATA(25) <= \<const0>\;
  s_axi_CTRL_RDATA(24) <= \<const0>\;
  s_axi_CTRL_RDATA(23) <= \<const0>\;
  s_axi_CTRL_RDATA(22) <= \<const0>\;
  s_axi_CTRL_RDATA(21) <= \<const0>\;
  s_axi_CTRL_RDATA(20) <= \<const0>\;
  s_axi_CTRL_RDATA(19) <= \<const0>\;
  s_axi_CTRL_RDATA(18) <= \<const0>\;
  s_axi_CTRL_RDATA(17) <= \<const0>\;
  s_axi_CTRL_RDATA(16) <= \<const0>\;
  s_axi_CTRL_RDATA(15 downto 0) <= \^s_axi_ctrl_rdata\(15 downto 0);
  s_axi_CTRL_RRESP(1) <= \<const0>\;
  s_axi_CTRL_RRESP(0) <= \<const0>\;
CTRL_s_axi_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_CTRL_s_axi
     port map (
      C(15 downto 0) => int_ZplateHorContStart0(15 downto 0),
      CO(0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCrossHatch_fu_1369/icmp_ln1428_1_fu_280_p2\,
      D(1) => CTRL_s_axi_U_n_129,
      D(0) => CTRL_s_axi_U_n_130,
      DI(6) => grp_v_tpgHlsDataFlow_fu_331_n_436,
      DI(5) => grp_v_tpgHlsDataFlow_fu_331_n_437,
      DI(4) => grp_v_tpgHlsDataFlow_fu_331_n_438,
      DI(3) => grp_v_tpgHlsDataFlow_fu_331_n_439,
      DI(2) => grp_v_tpgHlsDataFlow_fu_331_n_440,
      DI(1) => grp_v_tpgHlsDataFlow_fu_331_n_441,
      DI(0) => grp_v_tpgHlsDataFlow_fu_331_n_442,
      E(0) => CTRL_s_axi_U_n_452,
      \FSM_onehot_rstate_reg[1]_0\ => s_axi_CTRL_ARREADY,
      \FSM_onehot_wstate_reg[1]_0\ => s_axi_CTRL_AWREADY,
      \FSM_onehot_wstate_reg[2]_0\ => s_axi_CTRL_WREADY,
      O(7 downto 0) => \tpgForeground_U0/hMax_fu_216_p2\(15 downto 8),
      Q(15 downto 0) => width(15 downto 0),
      RSTC => ap_rst_n_inv,
      S(0) => grp_v_tpgHlsDataFlow_fu_331_n_206,
      \SRL_SIG_reg[15][15]_srl16\(7 downto 0) => \tpgForeground_U0/ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283\(7 downto 0),
      \SRL_SIG_reg[15][23]_srl16\(7 downto 0) => \tpgForeground_U0/ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272\(7 downto 0),
      \SRL_SIG_reg[15][31]_srl16\(7 downto 0) => \tpgForeground_U0/ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261\(7 downto 0),
      \SRL_SIG_reg[15][39]_srl16\(7 downto 0) => \tpgForeground_U0/ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250\(7 downto 0),
      \SRL_SIG_reg[15][47]_srl16\(7 downto 0) => \tpgForeground_U0/ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239\(7 downto 0),
      \SRL_SIG_reg[15][7]_srl16\(7 downto 0) => \tpgForeground_U0/ap_phi_reg_pp0_iter5_pix_val_V_reg_294\(7 downto 0),
      Sel_fu_865_p4(1 downto 0) => \tpgBackground_U0/Sel_fu_865_p4\(1 downto 0),
      add_ln1298_fu_1708_p2(15 downto 0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1298_fu_1708_p2\(15 downto 0),
      \ap_CS_fsm_reg[1]\ => CTRL_s_axi_U_n_543,
      \ap_CS_fsm_reg[2]\(2 downto 0) => ap_NS_fsm(3 downto 1),
      \ap_CS_fsm_reg[3]\(2) => ap_CS_fsm_state3,
      \ap_CS_fsm_reg[3]\(1) => ap_CS_fsm_state2,
      \ap_CS_fsm_reg[3]\(0) => \ap_CS_fsm_reg_n_5_[0]\,
      ap_NS_fsm12_out => \MultiPixStream2AXIvideo_U0/ap_NS_fsm12_out\,
      ap_ce_reg => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCrossHatch_fu_1369/ap_ce_reg\,
      ap_clk => ap_clk,
      ap_condition_336 => \tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/ap_condition_336\,
      ap_done => ap_done,
      ap_enable_reg_pp0_iter12 => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_enable_reg_pp0_iter12\,
      ap_enable_reg_pp0_iter12_reg => CTRL_s_axi_U_n_197,
      ap_enable_reg_pp0_iter12_reg_0 => CTRL_s_axi_U_n_198,
      ap_enable_reg_pp0_iter13 => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_enable_reg_pp0_iter13\,
      ap_enable_reg_pp0_iter13_reg => CTRL_s_axi_U_n_174,
      ap_enable_reg_pp0_iter13_reg_0 => CTRL_s_axi_U_n_536,
      ap_enable_reg_pp0_iter13_reg_1 => CTRL_s_axi_U_n_539,
      \ap_phi_reg_pp0_iter13_outpix_val_V_74_reg_933_reg[4]\ => CTRL_s_axi_U_n_158,
      \ap_phi_reg_pp0_iter13_outpix_val_V_74_reg_933_reg[6]\ => CTRL_s_axi_U_n_159,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[0]_i_2_0\(0) => grp_v_tpgHlsDataFlow_fu_331_n_727,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[0]_i_2_1\(0) => grp_v_tpgHlsDataFlow_fu_331_n_728,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[0]_i_2_2\(0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245\(0),
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[1]_i_2_0\ => grp_v_tpgHlsDataFlow_fu_331_n_419,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[1]_i_2_1\ => grp_v_tpgHlsDataFlow_fu_331_n_376,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_2_0\ => grp_v_tpgHlsDataFlow_fu_331_n_428,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_6\ => grp_v_tpgHlsDataFlow_fu_331_n_15,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_3_0\ => grp_v_tpgHlsDataFlow_fu_331_n_426,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[5]_i_2_0\ => grp_v_tpgHlsDataFlow_fu_331_n_355,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[5]_i_2_1\ => grp_v_tpgHlsDataFlow_fu_331_n_425,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_0\ => grp_v_tpgHlsDataFlow_fu_331_n_357,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_1\ => grp_v_tpgHlsDataFlow_fu_331_n_424,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_3_0\ => grp_v_tpgHlsDataFlow_fu_331_n_600,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[1]\ => grp_v_tpgHlsDataFlow_fu_331_n_301,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[2]\ => grp_v_tpgHlsDataFlow_fu_331_n_303,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[2]_0\ => grp_v_tpgHlsDataFlow_fu_331_n_418,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]\ => grp_v_tpgHlsDataFlow_fu_331_n_598,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[4]\ => grp_v_tpgHlsDataFlow_fu_331_n_599,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[4]_0\ => grp_v_tpgHlsDataFlow_fu_331_n_356,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[5]\ => grp_v_tpgHlsDataFlow_fu_331_n_304,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[6]\(8) => grp_v_tpgHlsDataFlow_fu_331_n_154,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[6]\(7) => grp_v_tpgHlsDataFlow_fu_331_n_155,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[6]\(6) => grp_v_tpgHlsDataFlow_fu_331_n_156,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[6]\(5) => grp_v_tpgHlsDataFlow_fu_331_n_157,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[6]\(4) => grp_v_tpgHlsDataFlow_fu_331_n_158,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[6]\(3) => grp_v_tpgHlsDataFlow_fu_331_n_159,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[6]\(2) => grp_v_tpgHlsDataFlow_fu_331_n_160,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[6]\(1) => grp_v_tpgHlsDataFlow_fu_331_n_161,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[6]\(0) => grp_v_tpgHlsDataFlow_fu_331_n_162,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[6]_0\ => grp_v_tpgHlsDataFlow_fu_331_n_305,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]\(7 downto 0) => \tpgBackground_U0/rampVal_loc_0_fu_298\(7 downto 0),
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]_0\ => grp_v_tpgHlsDataFlow_fu_331_n_423,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]_1\(5 downto 2) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternTartanColorBars_fu_1413_ap_return_0\(7 downto 4),
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]_1\(1 downto 0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternTartanColorBars_fu_1413_ap_return_0\(2 downto 1),
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]_2\(5 downto 2) => \tpgBackground_U0/p_0_0_0_0_0242373_lcssa386_fu_210\(7 downto 4),
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]_2\(1 downto 0) => \tpgBackground_U0/p_0_0_0_0_0242373_lcssa386_fu_210\(2 downto 1),
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]_3\ => grp_v_tpgHlsDataFlow_fu_331_n_358,
      ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_11810 => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_11810\,
      ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_3\(0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/xor_ln1543_1_fu_2972_p2\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]_i_2_0\ => grp_v_tpgHlsDataFlow_fu_331_n_422,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]_i_4\ => grp_v_tpgHlsDataFlow_fu_331_n_16,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[3]_i_2_0\ => grp_v_tpgHlsDataFlow_fu_331_n_427,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[3]_i_2_1\ => grp_v_tpgHlsDataFlow_fu_331_n_420,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[4]_i_3_0\ => grp_v_tpgHlsDataFlow_fu_331_n_421,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_10_0\(0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059\(7),
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_10_1\ => grp_v_tpgHlsDataFlow_fu_331_n_14,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_2\(7 downto 0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternTartanColorBars_fu_1413_ap_return_3\(7 downto 0),
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_2_0\(7 downto 0) => \tpgBackground_U0/p_0_3_0_0_0248379_lcssa395_fu_222\(7 downto 0),
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_3_0\(1) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/tmp_25_fu_3054_p3\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_3_0\(0) => grp_v_tpgHlsDataFlow_fu_331_n_164,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[0]\ => grp_v_tpgHlsDataFlow_fu_331_n_595,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[1]\ => grp_v_tpgHlsDataFlow_fu_331_n_596,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[1]_0\ => grp_v_tpgHlsDataFlow_fu_331_n_375,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[1]_1\ => grp_v_tpgHlsDataFlow_fu_331_n_602,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[2]\ => grp_v_tpgHlsDataFlow_fu_331_n_278,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[2]_0\ => grp_v_tpgHlsDataFlow_fu_331_n_416,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[3]\ => grp_v_tpgHlsDataFlow_fu_331_n_279,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[3]_0\ => grp_v_tpgHlsDataFlow_fu_331_n_417,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[4]\ => grp_v_tpgHlsDataFlow_fu_331_n_597,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[4]_0\ => grp_v_tpgHlsDataFlow_fu_331_n_353,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[6]\ => grp_v_tpgHlsDataFlow_fu_331_n_372,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[6]_0\ => grp_v_tpgHlsDataFlow_fu_331_n_294,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[6]_1\ => grp_v_tpgHlsDataFlow_fu_331_n_359,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]\ => grp_v_tpgHlsDataFlow_fu_331_n_374,
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3]\(0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternTartanColorBars_fu_1413_ap_return_4\(5),
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[5]_i_3\(1) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter13_outpix_val_V_74_reg_933\(6),
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[5]_i_3\(0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter13_outpix_val_V_74_reg_933\(4),
      \ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]_i_2_0\(7) => grp_v_tpgHlsDataFlow_fu_331_n_194,
      \ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]_i_2_0\(6) => grp_v_tpgHlsDataFlow_fu_331_n_195,
      \ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]_i_2_0\(5) => grp_v_tpgHlsDataFlow_fu_331_n_196,
      \ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]_i_2_0\(4) => grp_v_tpgHlsDataFlow_fu_331_n_197,
      \ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]_i_2_0\(3) => grp_v_tpgHlsDataFlow_fu_331_n_198,
      \ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]_i_2_0\(2) => grp_v_tpgHlsDataFlow_fu_331_n_199,
      \ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]_i_2_0\(1) => grp_v_tpgHlsDataFlow_fu_331_n_200,
      \ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]_i_2_0\(0) => grp_v_tpgHlsDataFlow_fu_331_n_201,
      ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181 => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181\,
      \ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181_reg[5]\(0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln520_fu_1539_p2\,
      \ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181_reg[5]_0\ => grp_v_tpgHlsDataFlow_fu_331_n_193,
      \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[0]\ => grp_v_tpgHlsDataFlow_fu_331_n_326,
      \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[4]\ => grp_v_tpgHlsDataFlow_fu_331_n_601,
      \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7]\ => grp_v_tpgHlsDataFlow_fu_331_n_325,
      \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7]_0\ => grp_v_tpgHlsDataFlow_fu_331_n_324,
      \ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250_reg[6]\(5) => CTRL_s_axi_U_n_353,
      \ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250_reg[6]\(4) => CTRL_s_axi_U_n_354,
      \ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250_reg[6]\(3) => CTRL_s_axi_U_n_355,
      \ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250_reg[6]\(2) => CTRL_s_axi_U_n_356,
      \ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250_reg[6]\(1) => CTRL_s_axi_U_n_357,
      \ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250_reg[6]\(0) => CTRL_s_axi_U_n_358,
      \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[4]\ => grp_v_tpgHlsDataFlow_fu_331_n_573,
      \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[5]\ => grp_v_tpgHlsDataFlow_fu_331_n_574,
      \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[6]\(2 downto 0) => \tpgForeground_U0/pixIn_val_V_1_reg_731_pp0_iter3_reg\(6 downto 4),
      \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[6]_0\ => grp_v_tpgHlsDataFlow_fu_331_n_575,
      \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[4]\ => grp_v_tpgHlsDataFlow_fu_331_n_567,
      \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[5]\ => grp_v_tpgHlsDataFlow_fu_331_n_568,
      \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[6]\(2 downto 0) => \tpgForeground_U0/pixIn_val_V_2_reg_738_pp0_iter3_reg\(6 downto 4),
      \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[6]_0\ => grp_v_tpgHlsDataFlow_fu_331_n_569,
      \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[0]\ => grp_v_tpgHlsDataFlow_fu_331_n_561,
      \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[2]\(2 downto 0) => \tpgForeground_U0/pixIn_val_V_4_reg_752_pp0_iter3_reg\(2 downto 0),
      \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[4]\ => grp_v_tpgHlsDataFlow_fu_331_n_588,
      \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[5]\ => grp_v_tpgHlsDataFlow_fu_331_n_587,
      \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6]\ => grp_v_tpgHlsDataFlow_fu_331_n_586,
      \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6]_0\(5 downto 3) => \tpgForeground_U0/ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250\(6 downto 4),
      \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6]_0\(2 downto 0) => \tpgForeground_U0/ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250\(2 downto 0),
      \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[4]\ => grp_v_tpgHlsDataFlow_fu_331_n_560,
      \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[5]\ => grp_v_tpgHlsDataFlow_fu_331_n_562,
      \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[6]\(2 downto 0) => \tpgForeground_U0/pixIn_val_V_5_reg_759_pp0_iter3_reg\(6 downto 4),
      \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[6]_0\ => grp_v_tpgHlsDataFlow_fu_331_n_563,
      \ap_return_int_reg_reg[2]\ => CTRL_s_axi_U_n_41,
      \ap_return_int_reg_reg[3]\ => CTRL_s_axi_U_n_40,
      \ap_return_int_reg_reg[6]\ => CTRL_s_axi_U_n_37,
      \ap_return_int_reg_reg[7]\ => CTRL_s_axi_U_n_36,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start,
      \boxBottom_fu_405_p2_carry__0\(0) => \tpgForeground_U0/ap_phi_reg_pp0_iter2_boxTop_reg_203\(15),
      \boxHCoord_reg[15]\(3) => CTRL_s_axi_U_n_365,
      \boxHCoord_reg[15]\(2) => CTRL_s_axi_U_n_366,
      \boxHCoord_reg[15]\(1) => CTRL_s_axi_U_n_367,
      \boxHCoord_reg[15]\(0) => CTRL_s_axi_U_n_368,
      \boxRight_fu_400_p2_carry__0\(0) => \tpgForeground_U0/ap_phi_reg_pp0_iter2_boxLeft_reg_194\(15),
      \boxVCoord_reg[15]\(3) => CTRL_s_axi_U_n_397,
      \boxVCoord_reg[15]\(2) => CTRL_s_axi_U_n_398,
      \boxVCoord_reg[15]\(1) => CTRL_s_axi_U_n_399,
      \boxVCoord_reg[15]\(0) => CTRL_s_axi_U_n_400,
      cmp106_fu_386_p2 => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternDPColorSquare_fu_1441/cmp106_fu_386_p2\,
      cmp2_i_reg_439 => \tpgForeground_U0/cmp2_i_reg_439\,
      \cmp2_i_reg_439_reg[0]\ => CTRL_s_axi_U_n_446,
      \cmp2_i_reg_439_reg[0]_0\(12 downto 3) => \tpgForeground_U0/y_fu_86_reg\(15 downto 6),
      \cmp2_i_reg_439_reg[0]_0\(2 downto 0) => \tpgForeground_U0/y_fu_86_reg\(2 downto 0),
      \cmp2_i_reg_439_reg[0]_1\ => grp_v_tpgHlsDataFlow_fu_331_n_589,
      \cmp35_not_reg_1224_reg[0]\(15 downto 0) => \tpgBackground_U0/y_fu_206_reg\(15 downto 0),
      fid_INST_0_i_1(5 downto 0) => \MultiPixStream2AXIvideo_U0/i_fu_100\(5 downto 0),
      fid_in => fid_in,
      \g0_b0__0_i_1_0\(9 downto 0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCheckerBoard_fu_1385/xCount_V_2_reg\(9 downto 0),
      \g0_b0__2_i_4_0\(9 downto 0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternTartanColorBars_fu_1413/xCount_V_3_reg\(9 downto 0),
      g0_b0_i_1_0(9 downto 0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCheckerBoard_fu_1385/xCount_V_1\(9 downto 0),
      g0_b0_i_2(9 downto 0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCheckerBoard_fu_1385/yCount_V_3_reg\(9 downto 0),
      grp_reg_ap_uint_10_s_fu_176_d(8 downto 0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCrossHatch_fu_1369/grp_reg_ap_uint_10_s_fu_176_d\(9 downto 1),
      grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg\,
      grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg => CTRL_s_axi_U_n_577,
      grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hdata_new_1_out(0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hdata_new_1_out\(0),
      grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_loc_1_out_o_ap_vld => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_loc_1_out_o_ap_vld\,
      grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_new_1_out(0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_new_1_out\(0),
      grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg0 => \tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg0\,
      grp_tpgPatternCheckerBoard_fu_1385_ap_return_0(0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCheckerBoard_fu_1385_ap_return_0\(7),
      grp_tpgPatternCheckerBoard_fu_1385_ap_return_3(0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCheckerBoard_fu_1385_ap_return_3\(7),
      grp_tpgPatternTartanColorBars_fu_1413_ap_return_2(0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternTartanColorBars_fu_1413_ap_return_2\(6),
      grp_tpgPatternTartanColorBars_fu_1413_ap_return_5(0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternTartanColorBars_fu_1413_ap_return_5\(6),
      icmp_ln1072_8_fu_1804_p2 => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln1072_8_fu_1804_p2\,
      icmp_ln1072_fu_1750_p2 => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln1072_fu_1750_p2\,
      icmp_ln1428_fu_264_p2 => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCrossHatch_fu_1369/icmp_ln1428_fu_264_p2\,
      icmp_ln1844_fu_269_p2_carry(14 downto 0) => \tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/boxHCoord\(15 downto 1),
      icmp_ln1856_fu_307_p2_carry(7 downto 0) => \tpgForeground_U0/vMax_fu_222_p20_out\(15 downto 8),
      icmp_ln1856_fu_307_p2_carry_0(14 downto 0) => \tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/boxVCoord\(15 downto 1),
      icmp_ln455_reg_616 => icmp_ln455_reg_616,
      icmp_ln520_reg_4037_pp0_iter11_reg => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln520_reg_4037_pp0_iter11_reg\,
      icmp_ln520_reg_4037_pp0_iter12_reg => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln520_reg_4037_pp0_iter12_reg\,
      \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]\ => CTRL_s_axi_U_n_137,
      \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_0\ => CTRL_s_axi_U_n_138,
      \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_1\ => CTRL_s_axi_U_n_142,
      \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_2\ => CTRL_s_axi_U_n_144,
      \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_3\ => CTRL_s_axi_U_n_146,
      \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_4\ => CTRL_s_axi_U_n_160,
      \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_5\ => CTRL_s_axi_U_n_162,
      \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_6\ => CTRL_s_axi_U_n_164,
      \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_7\ => CTRL_s_axi_U_n_165,
      \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_8\ => CTRL_s_axi_U_n_175,
      \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_9\ => CTRL_s_axi_U_n_205,
      icmp_ln729_reg_706 => \tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/icmp_ln729_reg_706\,
      icmp_ln729_reg_706_pp0_iter3_reg => \tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/icmp_ln729_reg_706_pp0_iter3_reg\,
      \icmp_ln729_reg_706_pp0_iter3_reg_reg[0]__0\ => CTRL_s_axi_U_n_359,
      \icmp_ln729_reg_706_pp0_iter3_reg_reg[0]__0_0\ => CTRL_s_axi_U_n_360,
      \in\(39 downto 24) => AXIvideo2MultiPixStream_U0_srcYUV_din(47 downto 32),
      \in\(23 downto 0) => AXIvideo2MultiPixStream_U0_srcYUV_din(23 downto 0),
      \int_ZplateHorContDelta_reg[15]_0\(15 downto 0) => ZplateHorContDelta(15 downto 0),
      \int_ZplateHorContStart_reg[15]_0\(15 downto 0) => ZplateHorContStart(15 downto 0),
      \int_ZplateVerContDelta_reg[15]_0\(0) => ZplateVerContDelta(15),
      \int_ZplateVerContStart_reg[15]_0\(15 downto 0) => ZplateVerContStart(15 downto 0),
      \int_bckgndId_reg[0]_0\ => CTRL_s_axi_U_n_143,
      \int_bckgndId_reg[0]_1\ => CTRL_s_axi_U_n_147,
      \int_bckgndId_reg[0]_10\ => CTRL_s_axi_U_n_537,
      \int_bckgndId_reg[0]_2\ => CTRL_s_axi_U_n_161,
      \int_bckgndId_reg[0]_3\ => CTRL_s_axi_U_n_168,
      \int_bckgndId_reg[0]_4\ => CTRL_s_axi_U_n_172,
      \int_bckgndId_reg[0]_5\ => CTRL_s_axi_U_n_173,
      \int_bckgndId_reg[0]_6\(1) => CTRL_s_axi_U_n_188,
      \int_bckgndId_reg[0]_6\(0) => CTRL_s_axi_U_n_189,
      \int_bckgndId_reg[0]_7\ => CTRL_s_axi_U_n_191,
      \int_bckgndId_reg[0]_8\ => CTRL_s_axi_U_n_196,
      \int_bckgndId_reg[0]_9\ => CTRL_s_axi_U_n_535,
      \int_bckgndId_reg[1]_0\ => CTRL_s_axi_U_n_128,
      \int_bckgndId_reg[1]_1\ => CTRL_s_axi_U_n_139,
      \int_bckgndId_reg[1]_10\ => CTRL_s_axi_U_n_193,
      \int_bckgndId_reg[1]_11\ => CTRL_s_axi_U_n_200,
      \int_bckgndId_reg[1]_12\ => CTRL_s_axi_U_n_202,
      \int_bckgndId_reg[1]_13\ => CTRL_s_axi_U_n_208,
      \int_bckgndId_reg[1]_14\ => CTRL_s_axi_U_n_213,
      \int_bckgndId_reg[1]_15\ => CTRL_s_axi_U_n_540,
      \int_bckgndId_reg[1]_2\ => CTRL_s_axi_U_n_140,
      \int_bckgndId_reg[1]_3\ => CTRL_s_axi_U_n_141,
      \int_bckgndId_reg[1]_4\ => CTRL_s_axi_U_n_149,
      \int_bckgndId_reg[1]_5\ => CTRL_s_axi_U_n_156,
      \int_bckgndId_reg[1]_6\ => CTRL_s_axi_U_n_169,
      \int_bckgndId_reg[1]_7\(2) => CTRL_s_axi_U_n_176,
      \int_bckgndId_reg[1]_7\(1) => CTRL_s_axi_U_n_177,
      \int_bckgndId_reg[1]_7\(0) => CTRL_s_axi_U_n_178,
      \int_bckgndId_reg[1]_8\(1 downto 0) => bckgndId(1 downto 0),
      \int_bckgndId_reg[1]_9\(0) => CTRL_s_axi_U_n_192,
      \int_bckgndId_reg[2]_0\ => CTRL_s_axi_U_n_179,
      \int_bckgndId_reg[2]_1\ => CTRL_s_axi_U_n_182,
      \int_bckgndId_reg[2]_2\ => CTRL_s_axi_U_n_186,
      \int_bckgndId_reg[2]_3\ => CTRL_s_axi_U_n_204,
      \int_bckgndId_reg[2]_4\ => CTRL_s_axi_U_n_538,
      \int_bckgndId_reg[4]_0\ => CTRL_s_axi_U_n_199,
      \int_bckgndId_reg[6]_0\ => CTRL_s_axi_U_n_206,
      \int_boxColorB_reg[7]_0\(7 downto 0) => boxColorB(7 downto 0),
      \int_boxColorG_reg[3]_0\ => CTRL_s_axi_U_n_423,
      \int_boxColorG_reg[7]_0\(7 downto 0) => boxColorG(7 downto 0),
      \int_boxColorG_reg[7]_1\ => CTRL_s_axi_U_n_424,
      \int_boxColorR_reg[7]_0\(7 downto 0) => boxColorR(7 downto 0),
      \int_boxSize_reg[14]_0\(14 downto 0) => boxSize(14 downto 0),
      \int_boxSize_reg[15]_0\(0) => CTRL_s_axi_U_n_381,
      \int_boxSize_reg[15]_1\(0) => CTRL_s_axi_U_n_405,
      \int_boxSize_reg[15]_2\(7) => CTRL_s_axi_U_n_552,
      \int_boxSize_reg[15]_2\(6) => CTRL_s_axi_U_n_553,
      \int_boxSize_reg[15]_2\(5) => CTRL_s_axi_U_n_554,
      \int_boxSize_reg[15]_2\(4) => CTRL_s_axi_U_n_555,
      \int_boxSize_reg[15]_2\(3) => CTRL_s_axi_U_n_556,
      \int_boxSize_reg[15]_2\(2) => CTRL_s_axi_U_n_557,
      \int_boxSize_reg[15]_2\(1) => CTRL_s_axi_U_n_558,
      \int_boxSize_reg[15]_2\(0) => CTRL_s_axi_U_n_559,
      \int_colorFormat_reg[0]_0\(0) => colorFormat(0),
      \int_colorFormat_reg[0]_1\(31 downto 16) => grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TDATA(39 downto 24),
      \int_colorFormat_reg[0]_1\(15 downto 0) => grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TDATA(15 downto 0),
      \int_colorFormat_reg[0]_2\ => CTRL_s_axi_U_n_650,
      \int_colorFormat_reg[0]_3\(47 downto 0) => tpgForeground_U0_ovrlayYUV_din(47 downto 0),
      \int_colorFormat_reg[0]_4\(2) => CTRL_s_axi_U_n_699,
      \int_colorFormat_reg[0]_4\(1) => CTRL_s_axi_U_n_700,
      \int_colorFormat_reg[0]_4\(0) => CTRL_s_axi_U_n_701,
      \int_colorFormat_reg[0]_5\(2) => CTRL_s_axi_U_n_702,
      \int_colorFormat_reg[0]_5\(1) => CTRL_s_axi_U_n_703,
      \int_colorFormat_reg[0]_5\(0) => CTRL_s_axi_U_n_704,
      \int_colorFormat_reg[0]_6\(2) => CTRL_s_axi_U_n_705,
      \int_colorFormat_reg[0]_6\(1) => CTRL_s_axi_U_n_706,
      \int_colorFormat_reg[0]_6\(0) => CTRL_s_axi_U_n_707,
      \int_colorFormat_reg[7]_0\ => CTRL_s_axi_U_n_414,
      \int_crossHairX_reg[13]_0\ => CTRL_s_axi_U_n_339,
      \int_crossHairX_reg[15]_0\(12) => crossHairX(15),
      \int_crossHairX_reg[15]_0\(11 downto 0) => crossHairX(11 downto 0),
      \int_crossHairY_reg[5]_0\(2 downto 0) => crossHairY(5 downto 3),
      \int_enableInput_reg[0]_0\ => CTRL_s_axi_U_n_289,
      \int_field_id_reg[1]_0\ => CTRL_s_axi_U_n_429,
      \int_height_reg[0]_0\ => CTRL_s_axi_U_n_363,
      \int_height_reg[0]_1\ => CTRL_s_axi_U_n_430,
      \int_height_reg[13]_0\ => CTRL_s_axi_U_n_61,
      \int_height_reg[15]_0\(0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCrossHatch_fu_1369/icmp_ln1404_2_fu_222_p2\,
      \int_height_reg[15]_1\(15 downto 0) => height(15 downto 0),
      \int_height_reg[15]_2\ => CTRL_s_axi_U_n_364,
      \int_height_reg[4]_0\ => CTRL_s_axi_U_n_431,
      \int_height_reg[5]_0\(2) => CTRL_s_axi_U_n_83,
      \int_height_reg[5]_0\(1) => CTRL_s_axi_U_n_84,
      \int_height_reg[5]_0\(0) => CTRL_s_axi_U_n_85,
      \int_height_reg[5]_1\(2) => CTRL_s_axi_U_n_114,
      \int_height_reg[5]_1\(1) => CTRL_s_axi_U_n_115,
      \int_height_reg[5]_1\(0) => CTRL_s_axi_U_n_116,
      \int_height_reg[6]_0\ => CTRL_s_axi_U_n_290,
      \int_height_reg[7]_0\(7) => CTRL_s_axi_U_n_561,
      \int_height_reg[7]_0\(6) => CTRL_s_axi_U_n_562,
      \int_height_reg[7]_0\(5) => CTRL_s_axi_U_n_563,
      \int_height_reg[7]_0\(4) => CTRL_s_axi_U_n_564,
      \int_height_reg[7]_0\(3) => CTRL_s_axi_U_n_565,
      \int_height_reg[7]_0\(2) => CTRL_s_axi_U_n_566,
      \int_height_reg[7]_0\(1) => CTRL_s_axi_U_n_567,
      \int_height_reg[7]_0\(0) => CTRL_s_axi_U_n_568,
      \int_motionSpeed_reg[0]_0\(0) => CTRL_s_axi_U_n_369,
      \int_motionSpeed_reg[0]_1\(0) => CTRL_s_axi_U_n_444,
      \int_motionSpeed_reg[0]_2\(0) => CTRL_s_axi_U_n_445,
      \int_motionSpeed_reg[6]_0\(2) => CTRL_s_axi_U_n_378,
      \int_motionSpeed_reg[6]_0\(1) => CTRL_s_axi_U_n_379,
      \int_motionSpeed_reg[6]_0\(0) => CTRL_s_axi_U_n_380,
      \int_motionSpeed_reg[6]_1\(3) => CTRL_s_axi_U_n_401,
      \int_motionSpeed_reg[6]_1\(2) => CTRL_s_axi_U_n_402,
      \int_motionSpeed_reg[6]_1\(1) => CTRL_s_axi_U_n_403,
      \int_motionSpeed_reg[6]_1\(0) => CTRL_s_axi_U_n_404,
      \int_motionSpeed_reg[6]_2\(6) => CTRL_s_axi_U_n_437,
      \int_motionSpeed_reg[6]_2\(5) => CTRL_s_axi_U_n_438,
      \int_motionSpeed_reg[6]_2\(4) => CTRL_s_axi_U_n_439,
      \int_motionSpeed_reg[6]_2\(3) => CTRL_s_axi_U_n_440,
      \int_motionSpeed_reg[6]_2\(2) => CTRL_s_axi_U_n_441,
      \int_motionSpeed_reg[6]_2\(1) => CTRL_s_axi_U_n_442,
      \int_motionSpeed_reg[6]_2\(0) => CTRL_s_axi_U_n_443,
      \int_motionSpeed_reg[7]_0\(7 downto 0) => motionSpeed(7 downto 0),
      \int_ovrlayId_reg[0]_0\ => CTRL_s_axi_U_n_362,
      \int_ovrlayId_reg[0]_1\ => CTRL_s_axi_U_n_709,
      \int_ovrlayId_reg[1]_0\ => CTRL_s_axi_U_n_361,
      \int_passthruEndX_reg[15]_0\(13 downto 0) => passthruEndX(15 downto 2),
      \int_passthruEndX_reg[15]_1\(0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln691_1_fu_2437_p2\,
      \int_passthruEndX_reg[15]_2\(0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln691_3_fu_2473_p2\,
      \int_passthruEndY_reg[15]_0\(7) => CTRL_s_axi_U_n_315,
      \int_passthruEndY_reg[15]_0\(6) => CTRL_s_axi_U_n_316,
      \int_passthruEndY_reg[15]_0\(5) => CTRL_s_axi_U_n_317,
      \int_passthruEndY_reg[15]_0\(4) => CTRL_s_axi_U_n_318,
      \int_passthruEndY_reg[15]_0\(3) => CTRL_s_axi_U_n_319,
      \int_passthruEndY_reg[15]_0\(2) => CTRL_s_axi_U_n_320,
      \int_passthruEndY_reg[15]_0\(1) => CTRL_s_axi_U_n_321,
      \int_passthruEndY_reg[15]_0\(0) => CTRL_s_axi_U_n_322,
      \int_passthruEndY_reg[15]_1\(15 downto 0) => passthruEndY(15 downto 0),
      \int_passthruStartX_reg[15]_0\(13 downto 0) => passthruStartX(15 downto 2),
      \int_passthruStartY_reg[15]_0\(7) => CTRL_s_axi_U_n_291,
      \int_passthruStartY_reg[15]_0\(6) => CTRL_s_axi_U_n_292,
      \int_passthruStartY_reg[15]_0\(5) => CTRL_s_axi_U_n_293,
      \int_passthruStartY_reg[15]_0\(4) => CTRL_s_axi_U_n_294,
      \int_passthruStartY_reg[15]_0\(3) => CTRL_s_axi_U_n_295,
      \int_passthruStartY_reg[15]_0\(2) => CTRL_s_axi_U_n_296,
      \int_passthruStartY_reg[15]_0\(1) => CTRL_s_axi_U_n_297,
      \int_passthruStartY_reg[15]_0\(0) => CTRL_s_axi_U_n_298,
      \int_passthruStartY_reg[15]_1\(15 downto 0) => passthruStartY(15 downto 0),
      \int_width_reg[10]_0\ => CTRL_s_axi_U_n_38,
      \int_width_reg[10]_1\(3 downto 1) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_barWidth\(7 downto 5),
      \int_width_reg[10]_1\(0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_barWidth\(2),
      \int_width_reg[10]_2\ => CTRL_s_axi_U_n_428,
      \int_width_reg[10]_3\ => CTRL_s_axi_U_n_432,
      \int_width_reg[11]_0\(10 downto 0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/sub_ln229_fu_1761_p2\(10 downto 0),
      \int_width_reg[11]_1\(10 downto 0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/sub_ln229_1_fu_1815_p2\(10 downto 0),
      \int_width_reg[11]_2\ => CTRL_s_axi_U_n_426,
      \int_width_reg[11]_3\ => CTRL_s_axi_U_n_541,
      \int_width_reg[12]_0\ => CTRL_s_axi_U_n_62,
      \int_width_reg[13]_0\(0) => CTRL_s_axi_U_n_63,
      \int_width_reg[13]_1\(0) => CTRL_s_axi_U_n_64,
      \int_width_reg[13]_2\(0) => CTRL_s_axi_U_n_94,
      \int_width_reg[13]_3\(0) => CTRL_s_axi_U_n_95,
      \int_width_reg[13]_4\(0) => CTRL_s_axi_U_n_210,
      \int_width_reg[13]_5\(0) => CTRL_s_axi_U_n_212,
      \int_width_reg[15]_0\(7) => CTRL_s_axi_U_n_544,
      \int_width_reg[15]_0\(6) => CTRL_s_axi_U_n_545,
      \int_width_reg[15]_0\(5) => CTRL_s_axi_U_n_546,
      \int_width_reg[15]_0\(4) => CTRL_s_axi_U_n_547,
      \int_width_reg[15]_0\(3) => CTRL_s_axi_U_n_548,
      \int_width_reg[15]_0\(2) => CTRL_s_axi_U_n_549,
      \int_width_reg[15]_0\(1) => CTRL_s_axi_U_n_550,
      \int_width_reg[15]_0\(0) => CTRL_s_axi_U_n_551,
      \int_width_reg[1]_0\ => CTRL_s_axi_U_n_433,
      \int_width_reg[3]_0\ => CTRL_s_axi_U_n_560,
      \int_width_reg[4]_0\ => CTRL_s_axi_U_n_34,
      \int_width_reg[4]_1\ => CTRL_s_axi_U_n_530,
      \int_width_reg[7]_0\(7) => CTRL_s_axi_U_n_569,
      \int_width_reg[7]_0\(6) => CTRL_s_axi_U_n_570,
      \int_width_reg[7]_0\(5) => CTRL_s_axi_U_n_571,
      \int_width_reg[7]_0\(4) => CTRL_s_axi_U_n_572,
      \int_width_reg[7]_0\(3) => CTRL_s_axi_U_n_573,
      \int_width_reg[7]_0\(2) => CTRL_s_axi_U_n_574,
      \int_width_reg[7]_0\(1) => CTRL_s_axi_U_n_575,
      \int_width_reg[7]_0\(0) => CTRL_s_axi_U_n_576,
      \int_width_reg[8]_0\ => CTRL_s_axi_U_n_542,
      interrupt => interrupt,
      \j_fu_110_reg[6]\ => CTRL_s_axi_U_n_427,
      or_ln1592_reg_1259 => \tpgBackground_U0/or_ln1592_reg_1259\,
      or_ln1918_2_reg_717_pp0_iter3_reg => \tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/or_ln1918_2_reg_717_pp0_iter3_reg\,
      or_ln1918_reg_710_pp0_iter3_reg => \tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/or_ln1918_reg_710_pp0_iter3_reg\,
      \or_ln1918_reg_710_reg[0]\(2 downto 0) => \tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/ap_sig_allocacmp_x_2\(14 downto 12),
      \or_ln691_2_reg_4394_reg[0]\(6) => grp_v_tpgHlsDataFlow_fu_331_n_429,
      \or_ln691_2_reg_4394_reg[0]\(5) => grp_v_tpgHlsDataFlow_fu_331_n_430,
      \or_ln691_2_reg_4394_reg[0]\(4) => grp_v_tpgHlsDataFlow_fu_331_n_431,
      \or_ln691_2_reg_4394_reg[0]\(3) => grp_v_tpgHlsDataFlow_fu_331_n_432,
      \or_ln691_2_reg_4394_reg[0]\(2) => grp_v_tpgHlsDataFlow_fu_331_n_433,
      \or_ln691_2_reg_4394_reg[0]\(1) => grp_v_tpgHlsDataFlow_fu_331_n_434,
      \or_ln691_2_reg_4394_reg[0]\(0) => grp_v_tpgHlsDataFlow_fu_331_n_435,
      \or_ln691_2_reg_4394_reg[0]_i_4_0\(14 downto 0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_4_reg_4018_pp0_iter10_reg\(15 downto 1),
      \or_ln691_6_reg_4401_reg[0]\(6) => grp_v_tpgHlsDataFlow_fu_331_n_379,
      \or_ln691_6_reg_4401_reg[0]\(5) => grp_v_tpgHlsDataFlow_fu_331_n_380,
      \or_ln691_6_reg_4401_reg[0]\(4) => grp_v_tpgHlsDataFlow_fu_331_n_381,
      \or_ln691_6_reg_4401_reg[0]\(3) => grp_v_tpgHlsDataFlow_fu_331_n_382,
      \or_ln691_6_reg_4401_reg[0]\(2) => grp_v_tpgHlsDataFlow_fu_331_n_383,
      \or_ln691_6_reg_4401_reg[0]\(1) => grp_v_tpgHlsDataFlow_fu_331_n_384,
      \or_ln691_6_reg_4401_reg[0]\(0) => grp_v_tpgHlsDataFlow_fu_331_n_385,
      \or_ln691_6_reg_4401_reg[0]_0\(6) => grp_v_tpgHlsDataFlow_fu_331_n_386,
      \or_ln691_6_reg_4401_reg[0]_0\(5) => grp_v_tpgHlsDataFlow_fu_331_n_387,
      \or_ln691_6_reg_4401_reg[0]_0\(4) => grp_v_tpgHlsDataFlow_fu_331_n_388,
      \or_ln691_6_reg_4401_reg[0]_0\(3) => grp_v_tpgHlsDataFlow_fu_331_n_389,
      \or_ln691_6_reg_4401_reg[0]_0\(2) => grp_v_tpgHlsDataFlow_fu_331_n_390,
      \or_ln691_6_reg_4401_reg[0]_0\(1) => grp_v_tpgHlsDataFlow_fu_331_n_391,
      \or_ln691_6_reg_4401_reg[0]_0\(0) => grp_v_tpgHlsDataFlow_fu_331_n_392,
      \out\(47 downto 0) => ovrlayYUV_dout(47 downto 0),
      outpix_val_V_23_reg_4449(0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_23_reg_4449\(7),
      outpix_val_V_50_reg_4444(0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_50_reg_4444\(7),
      outpix_val_V_51_reg_4329_pp0_iter12_reg(7 downto 0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_51_reg_4329_pp0_iter12_reg\(7 downto 0),
      outpix_val_V_54_reg_4339_pp0_iter12_reg(5 downto 4) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_54_reg_4339_pp0_iter12_reg\(7 downto 6),
      outpix_val_V_54_reg_4339_pp0_iter12_reg(3 downto 1) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_54_reg_4339_pp0_iter12_reg\(4 downto 2),
      outpix_val_V_54_reg_4339_pp0_iter12_reg(0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_54_reg_4339_pp0_iter12_reg\(0),
      \outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[7]__0\ => CTRL_s_axi_U_n_145,
      \p_0_3_0_0_0248379_lcssa395_fu_222_reg[5]\ => CTRL_s_axi_U_n_201,
      \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(47 downto 40) => \AXIvideo2MultiPixStream_U0/p_Result_2_fu_302_p4\(7 downto 0),
      \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(39 downto 32) => \AXIvideo2MultiPixStream_U0/ret_1_fu_329_p4\(7 downto 0),
      \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(31 downto 24) => \AXIvideo2MultiPixStream_U0/ret_s_fu_312_p4\(7 downto 0),
      \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(23 downto 16) => \AXIvideo2MultiPixStream_U0/p_Result_s_fu_278_p4\(7 downto 0),
      \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(15 downto 8) => \AXIvideo2MultiPixStream_U0/p_Result_1_fu_292_p4\(7 downto 0),
      \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(7) => grp_v_tpgHlsDataFlow_fu_331_n_532,
      \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(6) => grp_v_tpgHlsDataFlow_fu_331_n_533,
      \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(5) => grp_v_tpgHlsDataFlow_fu_331_n_534,
      \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(4) => grp_v_tpgHlsDataFlow_fu_331_n_535,
      \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(3) => grp_v_tpgHlsDataFlow_fu_331_n_536,
      \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(2) => grp_v_tpgHlsDataFlow_fu_331_n_537,
      \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(1) => grp_v_tpgHlsDataFlow_fu_331_n_538,
      \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7]\(0) => grp_v_tpgHlsDataFlow_fu_331_n_539,
      phi_ln991_loc_fu_116 => \MultiPixStream2AXIvideo_U0/phi_ln991_loc_fu_116\,
      pixIn9_read_reg_647_pp0_iter2_reg(7 downto 0) => \tpgForeground_U0/pixIn9_read_reg_647_pp0_iter2_reg\(7 downto 0),
      q0(5) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/tpgBarSelYuv_y_q0\(6),
      q0(4 downto 0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/tpgBarSelYuv_y_q0\(4 downto 0),
      \q0_reg[2]\ => CTRL_s_axi_U_n_125,
      \q0_reg[5]\ => CTRL_s_axi_U_n_166,
      \q0_reg[6]\(5) => CTRL_s_axi_U_n_131,
      \q0_reg[6]\(4) => CTRL_s_axi_U_n_132,
      \q0_reg[6]\(3) => CTRL_s_axi_U_n_133,
      \q0_reg[6]\(2) => CTRL_s_axi_U_n_134,
      \q0_reg[6]\(1) => CTRL_s_axi_U_n_135,
      \q0_reg[6]\(0) => CTRL_s_axi_U_n_136,
      \q0_reg[6]_0\ => CTRL_s_axi_U_n_163,
      \q0_reg[7]\ => CTRL_s_axi_U_n_203,
      q1(5 downto 2) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/tpgBarSelYuv_y_q1\(7 downto 4),
      q1(1 downto 0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/tpgBarSelYuv_y_q1\(2 downto 1),
      \q1_reg[2]\ => CTRL_s_axi_U_n_127,
      \q1_reg[6]\ => CTRL_s_axi_U_n_167,
      \q1_reg[7]\(5) => CTRL_s_axi_U_n_150,
      \q1_reg[7]\(4) => CTRL_s_axi_U_n_151,
      \q1_reg[7]\(3) => CTRL_s_axi_U_n_152,
      \q1_reg[7]\(2) => CTRL_s_axi_U_n_153,
      \q1_reg[7]\(1) => CTRL_s_axi_U_n_154,
      \q1_reg[7]\(0) => CTRL_s_axi_U_n_155,
      \rSerie_V_reg[0]\ => CTRL_s_axi_U_n_207,
      \rSerie_V_reg[21]\ => CTRL_s_axi_U_n_148,
      \rSerie_V_reg[24]\ => CTRL_s_axi_U_n_157,
      rampStart_load_reg_1167(3 downto 1) => \tpgBackground_U0/rampStart_load_reg_1167\(4 downto 2),
      rampStart_load_reg_1167(0) => \tpgBackground_U0/rampStart_load_reg_1167\(0),
      \rampStart_load_reg_1167_reg[0]\ => CTRL_s_axi_U_n_194,
      \rampStart_load_reg_1167_reg[3]\ => CTRL_s_axi_U_n_187,
      \rampStart_load_reg_1167_reg[4]\(2) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_12450_in\(4),
      \rampStart_load_reg_1167_reg[4]\(1) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_12450_in\(2),
      \rampStart_load_reg_1167_reg[4]\(0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_12450_in\(0),
      \rampStart_load_reg_1167_reg[4]_0\ => CTRL_s_axi_U_n_195,
      \rampStart_reg[0]\ => grp_v_tpgHlsDataFlow_fu_331_n_541,
      \rampStart_reg[7]\(6 downto 0) => \tpgBackground_U0/rampStart_reg\(6 downto 0),
      s_axi_CTRL_ARADDR(7 downto 0) => s_axi_CTRL_ARADDR(7 downto 0),
      s_axi_CTRL_ARVALID => s_axi_CTRL_ARVALID,
      s_axi_CTRL_AWADDR(7 downto 0) => s_axi_CTRL_AWADDR(7 downto 0),
      s_axi_CTRL_AWVALID => s_axi_CTRL_AWVALID,
      s_axi_CTRL_BREADY => s_axi_CTRL_BREADY,
      s_axi_CTRL_BVALID => s_axi_CTRL_BVALID,
      s_axi_CTRL_RDATA(15 downto 0) => \^s_axi_ctrl_rdata\(15 downto 0),
      s_axi_CTRL_RREADY => s_axi_CTRL_RREADY,
      s_axi_CTRL_RVALID => s_axi_CTRL_RVALID,
      s_axi_CTRL_WDATA(15 downto 0) => s_axi_CTRL_WDATA(15 downto 0),
      s_axi_CTRL_WSTRB(1 downto 0) => s_axi_CTRL_WSTRB(1 downto 0),
      s_axi_CTRL_WVALID => s_axi_CTRL_WVALID,
      \select_ln1929_reg_426_reg[6]\ => grp_v_tpgHlsDataFlow_fu_331_n_134,
      \select_ln1929_reg_426_reg[6]_0\(0) => \tpgForeground_U0/ap_CS_fsm_state2\,
      \sub_ln229_1_reg_4138_reg[0]\(2) => grp_v_tpgHlsDataFlow_fu_331_n_413,
      \sub_ln229_1_reg_4138_reg[0]\(1) => grp_v_tpgHlsDataFlow_fu_331_n_414,
      \sub_ln229_1_reg_4138_reg[0]\(0) => grp_v_tpgHlsDataFlow_fu_331_n_415,
      \sub_ln229_1_reg_4138_reg[10]\(10 downto 0) => \tpgBackground_U0/xBar_V_loc_0_fu_286\(10 downto 0),
      \sub_ln229_1_reg_4138_reg[10]_0\(0) => grp_v_tpgHlsDataFlow_fu_331_n_399,
      \sub_ln229_1_reg_4138_reg[7]\(1) => grp_v_tpgHlsDataFlow_fu_331_n_411,
      \sub_ln229_1_reg_4138_reg[7]\(0) => grp_v_tpgHlsDataFlow_fu_331_n_412,
      \sub_ln229_reg_4129_reg[0]\(2) => grp_v_tpgHlsDataFlow_fu_331_n_396,
      \sub_ln229_reg_4129_reg[0]\(1) => grp_v_tpgHlsDataFlow_fu_331_n_397,
      \sub_ln229_reg_4129_reg[0]\(0) => grp_v_tpgHlsDataFlow_fu_331_n_398,
      \sub_ln229_reg_4129_reg[10]\(10 downto 0) => \tpgBackground_U0/xBar_V_1_loc_0_fu_290\(10 downto 0),
      \sub_ln229_reg_4129_reg[10]_0\(0) => grp_v_tpgHlsDataFlow_fu_331_n_393,
      \sub_ln229_reg_4129_reg[7]\(1) => grp_v_tpgHlsDataFlow_fu_331_n_394,
      \sub_ln229_reg_4129_reg[7]\(0) => grp_v_tpgHlsDataFlow_fu_331_n_395,
      \tmp_last_V_reg_405_reg[0]\(7 downto 6) => \MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157/j_fu_110_reg\(10 downto 9),
      \tmp_last_V_reg_405_reg[0]\(5 downto 3) => \MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157/j_fu_110_reg\(7 downto 5),
      \tmp_last_V_reg_405_reg[0]\(2 downto 0) => \MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157/j_fu_110_reg\(3 downto 1),
      \tmp_last_V_reg_405_reg[0]_0\ => grp_v_tpgHlsDataFlow_fu_331_n_584,
      trunc_ln320_reg_4408(0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/trunc_ln320_reg_4408\(7),
      trunc_ln518_reg_1186(2 downto 0) => \tpgBackground_U0/trunc_ln518_reg_1186\(5 downto 3),
      \vBarSel_reg[2]_i_4\(9 downto 0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternTartanColorBars_fu_1413/yCount_V_reg\(9 downto 0),
      \vHatch[0]_i_3\(8 downto 0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCrossHatch_fu_1369/yCount_V_2_reg\(8 downto 0),
      \vHatch[0]_i_4_0\ => grp_v_tpgHlsDataFlow_fu_331_n_5,
      \xCount_V_1_reg[7]\(7) => CTRL_s_axi_U_n_67,
      \xCount_V_1_reg[7]\(6) => CTRL_s_axi_U_n_68,
      \xCount_V_1_reg[7]\(5) => CTRL_s_axi_U_n_69,
      \xCount_V_1_reg[7]\(4) => CTRL_s_axi_U_n_70,
      \xCount_V_1_reg[7]\(3) => CTRL_s_axi_U_n_71,
      \xCount_V_1_reg[7]\(2) => CTRL_s_axi_U_n_72,
      \xCount_V_1_reg[7]\(1) => CTRL_s_axi_U_n_73,
      \xCount_V_1_reg[7]\(0) => CTRL_s_axi_U_n_74,
      \xCount_V_1_reg[8]\(0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCheckerBoard_fu_1385/icmp_ln1072_7_fu_465_p2\,
      \xCount_V_2_reg[7]\(7) => CTRL_s_axi_U_n_86,
      \xCount_V_2_reg[7]\(6) => CTRL_s_axi_U_n_87,
      \xCount_V_2_reg[7]\(5) => CTRL_s_axi_U_n_88,
      \xCount_V_2_reg[7]\(4) => CTRL_s_axi_U_n_89,
      \xCount_V_2_reg[7]\(3) => CTRL_s_axi_U_n_90,
      \xCount_V_2_reg[7]\(2) => CTRL_s_axi_U_n_91,
      \xCount_V_2_reg[7]\(1) => CTRL_s_axi_U_n_92,
      \xCount_V_2_reg[7]\(0) => CTRL_s_axi_U_n_93,
      \xCount_V_2_reg[8]\(0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCheckerBoard_fu_1385/icmp_ln1072_6_fu_386_p2\,
      \xCount_V_3_reg[7]\(7) => CTRL_s_axi_U_n_117,
      \xCount_V_3_reg[7]\(6) => CTRL_s_axi_U_n_118,
      \xCount_V_3_reg[7]\(5) => CTRL_s_axi_U_n_119,
      \xCount_V_3_reg[7]\(4) => CTRL_s_axi_U_n_120,
      \xCount_V_3_reg[7]\(3) => CTRL_s_axi_U_n_121,
      \xCount_V_3_reg[7]\(2) => CTRL_s_axi_U_n_122,
      \xCount_V_3_reg[7]\(1) => CTRL_s_axi_U_n_123,
      \xCount_V_3_reg[7]\(0) => CTRL_s_axi_U_n_124,
      \xCount_V_3_reg[8]\(0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternTartanColorBars_fu_1413/icmp_ln1072_1_fu_370_p2\,
      \xCount_V_6[9]_i_29\ => grp_v_tpgHlsDataFlow_fu_331_n_8,
      \xCount_V_6[9]_i_29_0\ => grp_v_tpgHlsDataFlow_fu_331_n_9,
      \xCount_V_6_reg[3]\ => CTRL_s_axi_U_n_39,
      \xCount_V_6_reg[6]\(1) => CTRL_s_axi_U_n_531,
      \xCount_V_6_reg[6]\(0) => CTRL_s_axi_U_n_532,
      \xCount_V_6_reg[7]\ => CTRL_s_axi_U_n_35,
      \xCount_V_6_reg[7]_0\(0) => CTRL_s_axi_U_n_708,
      \xCount_V_6_reg[9]_i_5\ => grp_v_tpgHlsDataFlow_fu_331_n_6,
      \xCount_V_6_reg[9]_i_5_0\ => grp_v_tpgHlsDataFlow_fu_331_n_7,
      \xCount_V_7[8]_i_4\(3 downto 2) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCrossHatch_fu_1369/ap_return_int_reg\(7 downto 6),
      \xCount_V_7[8]_i_4\(1 downto 0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCrossHatch_fu_1369/ap_return_int_reg\(3 downto 2),
      \xCount_V_7_reg[3]\ => CTRL_s_axi_U_n_42,
      \xCount_V_7_reg[6]\(1) => CTRL_s_axi_U_n_533,
      \xCount_V_7_reg[6]\(0) => CTRL_s_axi_U_n_534,
      \xCount_V_7_reg[7]_i_2\(2) => grp_v_tpgHlsDataFlow_fu_331_n_190,
      \xCount_V_7_reg[7]_i_2\(1) => grp_v_tpgHlsDataFlow_fu_331_n_191,
      \xCount_V_7_reg[7]_i_2\(0) => grp_v_tpgHlsDataFlow_fu_331_n_192,
      \xCount_V_reg[7]\(7) => CTRL_s_axi_U_n_98,
      \xCount_V_reg[7]\(6) => CTRL_s_axi_U_n_99,
      \xCount_V_reg[7]\(5) => CTRL_s_axi_U_n_100,
      \xCount_V_reg[7]\(4) => CTRL_s_axi_U_n_101,
      \xCount_V_reg[7]\(3) => CTRL_s_axi_U_n_102,
      \xCount_V_reg[7]\(2) => CTRL_s_axi_U_n_103,
      \xCount_V_reg[7]\(1) => CTRL_s_axi_U_n_104,
      \xCount_V_reg[7]\(0) => CTRL_s_axi_U_n_105,
      \xCount_V_reg[8]\(0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternTartanColorBars_fu_1413/icmp_ln1072_2_fu_459_p2\,
      \xCount_V_reg[9]_i_5_0\(9 downto 0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternTartanColorBars_fu_1413/xCount_V\(9 downto 0),
      \x_4_reg_4018_pp0_iter10_reg_reg[15]\(0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln691_fu_2433_p2\,
      \x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln691_2_fu_2468_p2\,
      x_4_reg_4018_pp0_iter8_reg(14 downto 0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_4_reg_4018_pp0_iter8_reg\(15 downto 1),
      x_fu_470 => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_fu_470\,
      \yCount_V_2_reg[5]\ => CTRL_s_axi_U_n_59,
      \yCount_V_2_reg[8]\ => CTRL_s_axi_U_n_60,
      \yCount_V_3_reg[7]\(7) => CTRL_s_axi_U_n_75,
      \yCount_V_3_reg[7]\(6) => CTRL_s_axi_U_n_76,
      \yCount_V_3_reg[7]\(5) => CTRL_s_axi_U_n_77,
      \yCount_V_3_reg[7]\(4) => CTRL_s_axi_U_n_78,
      \yCount_V_3_reg[7]\(3) => CTRL_s_axi_U_n_79,
      \yCount_V_3_reg[7]\(2) => CTRL_s_axi_U_n_80,
      \yCount_V_3_reg[7]\(1) => CTRL_s_axi_U_n_81,
      \yCount_V_3_reg[7]\(0) => CTRL_s_axi_U_n_82,
      \yCount_V_reg[7]\(7) => CTRL_s_axi_U_n_106,
      \yCount_V_reg[7]\(6) => CTRL_s_axi_U_n_107,
      \yCount_V_reg[7]\(5) => CTRL_s_axi_U_n_108,
      \yCount_V_reg[7]\(4) => CTRL_s_axi_U_n_109,
      \yCount_V_reg[7]\(3) => CTRL_s_axi_U_n_110,
      \yCount_V_reg[7]\(2) => CTRL_s_axi_U_n_111,
      \yCount_V_reg[7]\(1) => CTRL_s_axi_U_n_112,
      \yCount_V_reg[7]\(0) => CTRL_s_axi_U_n_113,
      \zonePlateVDelta_reg[15]\(0) => grp_v_tpgHlsDataFlow_fu_331_n_378,
      \zonePlateVDelta_reg[15]_i_2_0\(14 downto 0) => \tpgBackground_U0/zonePlateVDelta_loc_0_fu_274\(14 downto 0)
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\add_ln457_reg_620[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count(0),
      O => add_ln457_fu_559_p2(0)
    );
\add_ln457_reg_620_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => add_ln457_fu_559_p2(0),
      Q => add_ln457_reg_620(0),
      R => '0'
    );
\add_ln457_reg_620_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => add_ln457_fu_559_p2(10),
      Q => add_ln457_reg_620(10),
      R => '0'
    );
\add_ln457_reg_620_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => add_ln457_fu_559_p2(11),
      Q => add_ln457_reg_620(11),
      R => '0'
    );
\add_ln457_reg_620_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => add_ln457_fu_559_p2(12),
      Q => add_ln457_reg_620(12),
      R => '0'
    );
\add_ln457_reg_620_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => add_ln457_fu_559_p2(13),
      Q => add_ln457_reg_620(13),
      R => '0'
    );
\add_ln457_reg_620_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => add_ln457_fu_559_p2(14),
      Q => add_ln457_reg_620(14),
      R => '0'
    );
\add_ln457_reg_620_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => add_ln457_fu_559_p2(15),
      Q => add_ln457_reg_620(15),
      R => '0'
    );
\add_ln457_reg_620_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => add_ln457_fu_559_p2(16),
      Q => add_ln457_reg_620(16),
      R => '0'
    );
\add_ln457_reg_620_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln457_reg_620_reg[8]_i_1_n_5\,
      CI_TOP => '0',
      CO(7) => \add_ln457_reg_620_reg[16]_i_1_n_5\,
      CO(6) => \add_ln457_reg_620_reg[16]_i_1_n_6\,
      CO(5) => \add_ln457_reg_620_reg[16]_i_1_n_7\,
      CO(4) => \add_ln457_reg_620_reg[16]_i_1_n_8\,
      CO(3) => \add_ln457_reg_620_reg[16]_i_1_n_9\,
      CO(2) => \add_ln457_reg_620_reg[16]_i_1_n_10\,
      CO(1) => \add_ln457_reg_620_reg[16]_i_1_n_11\,
      CO(0) => \add_ln457_reg_620_reg[16]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => add_ln457_fu_559_p2(16 downto 9),
      S(7 downto 0) => count(16 downto 9)
    );
\add_ln457_reg_620_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => add_ln457_fu_559_p2(17),
      Q => add_ln457_reg_620(17),
      R => '0'
    );
\add_ln457_reg_620_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => add_ln457_fu_559_p2(18),
      Q => add_ln457_reg_620(18),
      R => '0'
    );
\add_ln457_reg_620_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => add_ln457_fu_559_p2(19),
      Q => add_ln457_reg_620(19),
      R => '0'
    );
\add_ln457_reg_620_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => add_ln457_fu_559_p2(1),
      Q => add_ln457_reg_620(1),
      R => '0'
    );
\add_ln457_reg_620_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => add_ln457_fu_559_p2(20),
      Q => add_ln457_reg_620(20),
      R => '0'
    );
\add_ln457_reg_620_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => add_ln457_fu_559_p2(21),
      Q => add_ln457_reg_620(21),
      R => '0'
    );
\add_ln457_reg_620_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => add_ln457_fu_559_p2(22),
      Q => add_ln457_reg_620(22),
      R => '0'
    );
\add_ln457_reg_620_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => add_ln457_fu_559_p2(23),
      Q => add_ln457_reg_620(23),
      R => '0'
    );
\add_ln457_reg_620_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => add_ln457_fu_559_p2(24),
      Q => add_ln457_reg_620(24),
      R => '0'
    );
\add_ln457_reg_620_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln457_reg_620_reg[16]_i_1_n_5\,
      CI_TOP => '0',
      CO(7) => \add_ln457_reg_620_reg[24]_i_1_n_5\,
      CO(6) => \add_ln457_reg_620_reg[24]_i_1_n_6\,
      CO(5) => \add_ln457_reg_620_reg[24]_i_1_n_7\,
      CO(4) => \add_ln457_reg_620_reg[24]_i_1_n_8\,
      CO(3) => \add_ln457_reg_620_reg[24]_i_1_n_9\,
      CO(2) => \add_ln457_reg_620_reg[24]_i_1_n_10\,
      CO(1) => \add_ln457_reg_620_reg[24]_i_1_n_11\,
      CO(0) => \add_ln457_reg_620_reg[24]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => add_ln457_fu_559_p2(24 downto 17),
      S(7 downto 0) => count(24 downto 17)
    );
\add_ln457_reg_620_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => add_ln457_fu_559_p2(25),
      Q => add_ln457_reg_620(25),
      R => '0'
    );
\add_ln457_reg_620_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => add_ln457_fu_559_p2(26),
      Q => add_ln457_reg_620(26),
      R => '0'
    );
\add_ln457_reg_620_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => add_ln457_fu_559_p2(27),
      Q => add_ln457_reg_620(27),
      R => '0'
    );
\add_ln457_reg_620_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => add_ln457_fu_559_p2(28),
      Q => add_ln457_reg_620(28),
      R => '0'
    );
\add_ln457_reg_620_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => add_ln457_fu_559_p2(29),
      Q => add_ln457_reg_620(29),
      R => '0'
    );
\add_ln457_reg_620_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => add_ln457_fu_559_p2(2),
      Q => add_ln457_reg_620(2),
      R => '0'
    );
\add_ln457_reg_620_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => add_ln457_fu_559_p2(30),
      Q => add_ln457_reg_620(30),
      R => '0'
    );
\add_ln457_reg_620_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => add_ln457_fu_559_p2(31),
      Q => add_ln457_reg_620(31),
      R => '0'
    );
\add_ln457_reg_620_reg[31]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln457_reg_620_reg[24]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_add_ln457_reg_620_reg[31]_i_1_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \add_ln457_reg_620_reg[31]_i_1_n_7\,
      CO(4) => \add_ln457_reg_620_reg[31]_i_1_n_8\,
      CO(3) => \add_ln457_reg_620_reg[31]_i_1_n_9\,
      CO(2) => \add_ln457_reg_620_reg[31]_i_1_n_10\,
      CO(1) => \add_ln457_reg_620_reg[31]_i_1_n_11\,
      CO(0) => \add_ln457_reg_620_reg[31]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_add_ln457_reg_620_reg[31]_i_1_O_UNCONNECTED\(7),
      O(6 downto 0) => add_ln457_fu_559_p2(31 downto 25),
      S(7) => '0',
      S(6 downto 0) => count(31 downto 25)
    );
\add_ln457_reg_620_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => add_ln457_fu_559_p2(3),
      Q => add_ln457_reg_620(3),
      R => '0'
    );
\add_ln457_reg_620_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => add_ln457_fu_559_p2(4),
      Q => add_ln457_reg_620(4),
      R => '0'
    );
\add_ln457_reg_620_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => add_ln457_fu_559_p2(5),
      Q => add_ln457_reg_620(5),
      R => '0'
    );
\add_ln457_reg_620_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => add_ln457_fu_559_p2(6),
      Q => add_ln457_reg_620(6),
      R => '0'
    );
\add_ln457_reg_620_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => add_ln457_fu_559_p2(7),
      Q => add_ln457_reg_620(7),
      R => '0'
    );
\add_ln457_reg_620_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => add_ln457_fu_559_p2(8),
      Q => add_ln457_reg_620(8),
      R => '0'
    );
\add_ln457_reg_620_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => count(0),
      CI_TOP => '0',
      CO(7) => \add_ln457_reg_620_reg[8]_i_1_n_5\,
      CO(6) => \add_ln457_reg_620_reg[8]_i_1_n_6\,
      CO(5) => \add_ln457_reg_620_reg[8]_i_1_n_7\,
      CO(4) => \add_ln457_reg_620_reg[8]_i_1_n_8\,
      CO(3) => \add_ln457_reg_620_reg[8]_i_1_n_9\,
      CO(2) => \add_ln457_reg_620_reg[8]_i_1_n_10\,
      CO(1) => \add_ln457_reg_620_reg[8]_i_1_n_11\,
      CO(0) => \add_ln457_reg_620_reg[8]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => add_ln457_fu_559_p2(8 downto 1),
      S(7 downto 0) => count(8 downto 1)
    );
\add_ln457_reg_620_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => add_ln457_fu_559_p2(9),
      Q => add_ln457_reg_620(9),
      R => '0'
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_5_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => ap_rst_n_inv
    );
ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_v_tpgHlsDataFlow_fu_331_n_591,
      Q => ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_done,
      R => grp_v_tpgHlsDataFlow_fu_331_n_605
    );
ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_v_tpgHlsDataFlow_fu_331_n_603,
      Q => ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_ready_reg_n_5,
      R => grp_v_tpgHlsDataFlow_fu_331_n_605
    );
\count[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => icmp_ln455_reg_616,
      O => count0
    );
\count_new_0_reg_320[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => add_ln457_reg_620(14),
      I1 => add_ln457_reg_620(1),
      I2 => add_ln457_reg_620(17),
      I3 => \count_new_0_reg_320[31]_i_2_n_5\,
      I4 => \count_new_0_reg_320[31]_i_3_n_5\,
      I5 => \count_new_0_reg_320[31]_i_4_n_5\,
      O => count_new_0_reg_320
    );
\count_new_0_reg_320[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => add_ln457_reg_620(7),
      I1 => add_ln457_reg_620(20),
      I2 => add_ln457_reg_620(2),
      I3 => add_ln457_reg_620(30),
      I4 => \count_new_0_reg_320[31]_i_5_n_5\,
      O => \count_new_0_reg_320[31]_i_2_n_5\
    );
\count_new_0_reg_320[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \count_new_0_reg_320[31]_i_6_n_5\,
      I1 => add_ln457_reg_620(9),
      I2 => add_ln457_reg_620(5),
      I3 => add_ln457_reg_620(24),
      I4 => add_ln457_reg_620(4),
      I5 => \count_new_0_reg_320[31]_i_7_n_5\,
      O => \count_new_0_reg_320[31]_i_3_n_5\
    );
\count_new_0_reg_320[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => add_ln457_reg_620(25),
      I1 => add_ln457_reg_620(23),
      I2 => add_ln457_reg_620(10),
      I3 => add_ln457_reg_620(19),
      I4 => add_ln457_reg_620(22),
      I5 => add_ln457_reg_620(26),
      O => \count_new_0_reg_320[31]_i_4_n_5\
    );
\count_new_0_reg_320[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => add_ln457_reg_620(28),
      I1 => add_ln457_reg_620(11),
      I2 => add_ln457_reg_620(16),
      I3 => add_ln457_reg_620(8),
      O => \count_new_0_reg_320[31]_i_5_n_5\
    );
\count_new_0_reg_320[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => add_ln457_reg_620(31),
      I1 => add_ln457_reg_620(6),
      I2 => ap_CS_fsm_state3,
      I3 => add_ln457_reg_620(29),
      O => \count_new_0_reg_320[31]_i_6_n_5\
    );
\count_new_0_reg_320[31]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => add_ln457_reg_620(15),
      I1 => add_ln457_reg_620(27),
      I2 => add_ln457_reg_620(13),
      I3 => add_ln457_reg_620(18),
      I4 => \count_new_0_reg_320[31]_i_8_n_5\,
      O => \count_new_0_reg_320[31]_i_7_n_5\
    );
\count_new_0_reg_320[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => add_ln457_reg_620(12),
      I1 => add_ln457_reg_620(0),
      I2 => add_ln457_reg_620(3),
      I3 => add_ln457_reg_620(21),
      O => \count_new_0_reg_320[31]_i_8_n_5\
    );
\count_new_0_reg_320_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => add_ln457_reg_620(0),
      Q => \count_new_0_reg_320_reg_n_5_[0]\,
      R => count_new_0_reg_320
    );
\count_new_0_reg_320_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => add_ln457_reg_620(10),
      Q => \count_new_0_reg_320_reg_n_5_[10]\,
      R => count_new_0_reg_320
    );
\count_new_0_reg_320_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => add_ln457_reg_620(11),
      Q => \count_new_0_reg_320_reg_n_5_[11]\,
      R => count_new_0_reg_320
    );
\count_new_0_reg_320_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => add_ln457_reg_620(12),
      Q => \count_new_0_reg_320_reg_n_5_[12]\,
      R => count_new_0_reg_320
    );
\count_new_0_reg_320_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => add_ln457_reg_620(13),
      Q => \count_new_0_reg_320_reg_n_5_[13]\,
      R => count_new_0_reg_320
    );
\count_new_0_reg_320_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => add_ln457_reg_620(14),
      Q => \count_new_0_reg_320_reg_n_5_[14]\,
      R => count_new_0_reg_320
    );
\count_new_0_reg_320_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => add_ln457_reg_620(15),
      Q => \count_new_0_reg_320_reg_n_5_[15]\,
      R => count_new_0_reg_320
    );
\count_new_0_reg_320_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => add_ln457_reg_620(16),
      Q => \count_new_0_reg_320_reg_n_5_[16]\,
      R => count_new_0_reg_320
    );
\count_new_0_reg_320_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => add_ln457_reg_620(17),
      Q => \count_new_0_reg_320_reg_n_5_[17]\,
      R => count_new_0_reg_320
    );
\count_new_0_reg_320_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => add_ln457_reg_620(18),
      Q => \count_new_0_reg_320_reg_n_5_[18]\,
      R => count_new_0_reg_320
    );
\count_new_0_reg_320_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => add_ln457_reg_620(19),
      Q => \count_new_0_reg_320_reg_n_5_[19]\,
      R => count_new_0_reg_320
    );
\count_new_0_reg_320_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => add_ln457_reg_620(1),
      Q => \count_new_0_reg_320_reg_n_5_[1]\,
      R => count_new_0_reg_320
    );
\count_new_0_reg_320_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => add_ln457_reg_620(20),
      Q => \count_new_0_reg_320_reg_n_5_[20]\,
      R => count_new_0_reg_320
    );
\count_new_0_reg_320_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => add_ln457_reg_620(21),
      Q => \count_new_0_reg_320_reg_n_5_[21]\,
      R => count_new_0_reg_320
    );
\count_new_0_reg_320_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => add_ln457_reg_620(22),
      Q => \count_new_0_reg_320_reg_n_5_[22]\,
      R => count_new_0_reg_320
    );
\count_new_0_reg_320_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => add_ln457_reg_620(23),
      Q => \count_new_0_reg_320_reg_n_5_[23]\,
      R => count_new_0_reg_320
    );
\count_new_0_reg_320_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => add_ln457_reg_620(24),
      Q => \count_new_0_reg_320_reg_n_5_[24]\,
      R => count_new_0_reg_320
    );
\count_new_0_reg_320_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => add_ln457_reg_620(25),
      Q => \count_new_0_reg_320_reg_n_5_[25]\,
      R => count_new_0_reg_320
    );
\count_new_0_reg_320_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => add_ln457_reg_620(26),
      Q => \count_new_0_reg_320_reg_n_5_[26]\,
      R => count_new_0_reg_320
    );
\count_new_0_reg_320_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => add_ln457_reg_620(27),
      Q => \count_new_0_reg_320_reg_n_5_[27]\,
      R => count_new_0_reg_320
    );
\count_new_0_reg_320_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => add_ln457_reg_620(28),
      Q => \count_new_0_reg_320_reg_n_5_[28]\,
      R => count_new_0_reg_320
    );
\count_new_0_reg_320_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => add_ln457_reg_620(29),
      Q => \count_new_0_reg_320_reg_n_5_[29]\,
      R => count_new_0_reg_320
    );
\count_new_0_reg_320_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => add_ln457_reg_620(2),
      Q => \count_new_0_reg_320_reg_n_5_[2]\,
      R => count_new_0_reg_320
    );
\count_new_0_reg_320_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => add_ln457_reg_620(30),
      Q => \count_new_0_reg_320_reg_n_5_[30]\,
      R => count_new_0_reg_320
    );
\count_new_0_reg_320_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => add_ln457_reg_620(31),
      Q => \count_new_0_reg_320_reg_n_5_[31]\,
      R => count_new_0_reg_320
    );
\count_new_0_reg_320_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => add_ln457_reg_620(3),
      Q => \count_new_0_reg_320_reg_n_5_[3]\,
      R => count_new_0_reg_320
    );
\count_new_0_reg_320_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => add_ln457_reg_620(4),
      Q => \count_new_0_reg_320_reg_n_5_[4]\,
      R => count_new_0_reg_320
    );
\count_new_0_reg_320_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => add_ln457_reg_620(5),
      Q => \count_new_0_reg_320_reg_n_5_[5]\,
      R => count_new_0_reg_320
    );
\count_new_0_reg_320_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => add_ln457_reg_620(6),
      Q => \count_new_0_reg_320_reg_n_5_[6]\,
      R => count_new_0_reg_320
    );
\count_new_0_reg_320_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => add_ln457_reg_620(7),
      Q => \count_new_0_reg_320_reg_n_5_[7]\,
      R => count_new_0_reg_320
    );
\count_new_0_reg_320_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => add_ln457_reg_620(8),
      Q => \count_new_0_reg_320_reg_n_5_[8]\,
      R => count_new_0_reg_320
    );
\count_new_0_reg_320_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => add_ln457_reg_620(9),
      Q => \count_new_0_reg_320_reg_n_5_[9]\,
      R => count_new_0_reg_320
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count0,
      D => \count_new_0_reg_320_reg_n_5_[0]\,
      Q => count(0),
      R => '0'
    );
\count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count0,
      D => \count_new_0_reg_320_reg_n_5_[10]\,
      Q => count(10),
      R => '0'
    );
\count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count0,
      D => \count_new_0_reg_320_reg_n_5_[11]\,
      Q => count(11),
      R => '0'
    );
\count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count0,
      D => \count_new_0_reg_320_reg_n_5_[12]\,
      Q => count(12),
      R => '0'
    );
\count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count0,
      D => \count_new_0_reg_320_reg_n_5_[13]\,
      Q => count(13),
      R => '0'
    );
\count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count0,
      D => \count_new_0_reg_320_reg_n_5_[14]\,
      Q => count(14),
      R => '0'
    );
\count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count0,
      D => \count_new_0_reg_320_reg_n_5_[15]\,
      Q => count(15),
      R => '0'
    );
\count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count0,
      D => \count_new_0_reg_320_reg_n_5_[16]\,
      Q => count(16),
      R => '0'
    );
\count_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count0,
      D => \count_new_0_reg_320_reg_n_5_[17]\,
      Q => count(17),
      R => '0'
    );
\count_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count0,
      D => \count_new_0_reg_320_reg_n_5_[18]\,
      Q => count(18),
      R => '0'
    );
\count_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count0,
      D => \count_new_0_reg_320_reg_n_5_[19]\,
      Q => count(19),
      R => '0'
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count0,
      D => \count_new_0_reg_320_reg_n_5_[1]\,
      Q => count(1),
      R => '0'
    );
\count_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count0,
      D => \count_new_0_reg_320_reg_n_5_[20]\,
      Q => count(20),
      R => '0'
    );
\count_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count0,
      D => \count_new_0_reg_320_reg_n_5_[21]\,
      Q => count(21),
      R => '0'
    );
\count_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count0,
      D => \count_new_0_reg_320_reg_n_5_[22]\,
      Q => count(22),
      R => '0'
    );
\count_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count0,
      D => \count_new_0_reg_320_reg_n_5_[23]\,
      Q => count(23),
      R => '0'
    );
\count_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count0,
      D => \count_new_0_reg_320_reg_n_5_[24]\,
      Q => count(24),
      R => '0'
    );
\count_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count0,
      D => \count_new_0_reg_320_reg_n_5_[25]\,
      Q => count(25),
      R => '0'
    );
\count_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count0,
      D => \count_new_0_reg_320_reg_n_5_[26]\,
      Q => count(26),
      R => '0'
    );
\count_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count0,
      D => \count_new_0_reg_320_reg_n_5_[27]\,
      Q => count(27),
      R => '0'
    );
\count_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count0,
      D => \count_new_0_reg_320_reg_n_5_[28]\,
      Q => count(28),
      R => '0'
    );
\count_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count0,
      D => \count_new_0_reg_320_reg_n_5_[29]\,
      Q => count(29),
      R => '0'
    );
\count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count0,
      D => \count_new_0_reg_320_reg_n_5_[2]\,
      Q => count(2),
      R => '0'
    );
\count_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count0,
      D => \count_new_0_reg_320_reg_n_5_[30]\,
      Q => count(30),
      R => '0'
    );
\count_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count0,
      D => \count_new_0_reg_320_reg_n_5_[31]\,
      Q => count(31),
      R => '0'
    );
\count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count0,
      D => \count_new_0_reg_320_reg_n_5_[3]\,
      Q => count(3),
      R => '0'
    );
\count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count0,
      D => \count_new_0_reg_320_reg_n_5_[4]\,
      Q => count(4),
      R => '0'
    );
\count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count0,
      D => \count_new_0_reg_320_reg_n_5_[5]\,
      Q => count(5),
      R => '0'
    );
\count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count0,
      D => \count_new_0_reg_320_reg_n_5_[6]\,
      Q => count(6),
      R => '0'
    );
\count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count0,
      D => \count_new_0_reg_320_reg_n_5_[7]\,
      Q => count(7),
      R => '0'
    );
\count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count0,
      D => \count_new_0_reg_320_reg_n_5_[8]\,
      Q => count(8),
      R => '0'
    );
\count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count0,
      D => \count_new_0_reg_320_reg_n_5_[9]\,
      Q => count(9),
      R => '0'
    );
grp_v_tpgHlsDataFlow_fu_331: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_v_tpgHlsDataFlow
     port map (
      \B_V_data_1_payload_A_reg[16]\ => CTRL_s_axi_U_n_414,
      \B_V_data_1_payload_A_reg[16]_0\(0) => colorFormat(0),
      \B_V_data_1_payload_A_reg[47]\(47 downto 0) => tpgForeground_U0_ovrlayYUV_din(47 downto 0),
      C(15 downto 0) => int_ZplateHorContStart0(15 downto 0),
      CO(0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCrossHatch_fu_1369/icmp_ln1428_1_fu_280_p2\,
      D(14 downto 0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_4_reg_4018_pp0_iter8_reg\(15 downto 1),
      DI(6) => grp_v_tpgHlsDataFlow_fu_331_n_436,
      DI(5) => grp_v_tpgHlsDataFlow_fu_331_n_437,
      DI(4) => grp_v_tpgHlsDataFlow_fu_331_n_438,
      DI(3) => grp_v_tpgHlsDataFlow_fu_331_n_439,
      DI(2) => grp_v_tpgHlsDataFlow_fu_331_n_440,
      DI(1) => grp_v_tpgHlsDataFlow_fu_331_n_441,
      DI(0) => grp_v_tpgHlsDataFlow_fu_331_n_442,
      DSP_ALU_INST(15 downto 0) => ZplateHorContStart(15 downto 0),
      DSP_ALU_INST_0(15 downto 0) => ZplateHorContDelta(15 downto 0),
      E(0) => CTRL_s_axi_U_n_452,
      O(7 downto 0) => \tpgForeground_U0/hMax_fu_216_p2\(15 downto 8),
      Q(6 downto 0) => \tpgBackground_U0/rampStart_reg\(6 downto 0),
      RSTC => ap_rst_n_inv,
      S(0) => grp_v_tpgHlsDataFlow_fu_331_n_206,
      SR(0) => \AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg0\,
      Sel_fu_865_p4(1 downto 0) => \tpgBackground_U0/Sel_fu_865_p4\(1 downto 0),
      add_ln1298_fu_1708_p2(15 downto 0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1298_fu_1708_p2\(15 downto 0),
      \add_ln1488_reg_1244_reg[0]\(0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hdata_new_1_out\(0),
      \add_ln1488_reg_1244_reg[1]\ => grp_v_tpgHlsDataFlow_fu_331_n_376,
      \add_ln1488_reg_1244_reg[1]_0\ => grp_v_tpgHlsDataFlow_fu_331_n_420,
      \add_ln1488_reg_1244_reg[2]\ => grp_v_tpgHlsDataFlow_fu_331_n_428,
      \add_ln1488_reg_1244_reg[3]\ => grp_v_tpgHlsDataFlow_fu_331_n_427,
      \add_ln1488_reg_1244_reg[4]\ => grp_v_tpgHlsDataFlow_fu_331_n_426,
      \add_ln1488_reg_1244_reg[5]\ => grp_v_tpgHlsDataFlow_fu_331_n_425,
      \add_ln1488_reg_1244_reg[6]\ => grp_v_tpgHlsDataFlow_fu_331_n_372,
      \add_ln1488_reg_1244_reg[6]_0\ => grp_v_tpgHlsDataFlow_fu_331_n_424,
      \add_ln1488_reg_1244_reg[7]\ => grp_v_tpgHlsDataFlow_fu_331_n_374,
      \add_ln1488_reg_1244_reg[7]_0\ => grp_v_tpgHlsDataFlow_fu_331_n_423,
      \ap_CS_fsm[2]_i_2\(15 downto 0) => height(15 downto 0),
      \ap_CS_fsm_reg[0]\ => CTRL_s_axi_U_n_430,
      \ap_CS_fsm_reg[0]_0\ => CTRL_s_axi_U_n_431,
      \ap_CS_fsm_reg[1]\(0) => \tpgForeground_U0/ap_CS_fsm_state2\,
      \ap_CS_fsm_reg[3]\ => CTRL_s_axi_U_n_541,
      \ap_CS_fsm_reg[4]\ => grp_v_tpgHlsDataFlow_fu_331_n_604,
      \ap_CS_fsm_reg[5]\ => grp_v_tpgHlsDataFlow_fu_331_n_592,
      \ap_CS_fsm_reg[5]_0\ => regslice_both_m_axis_video_V_data_V_U_n_8,
      \ap_CS_fsm_reg[8]\ => grp_v_tpgHlsDataFlow_fu_331_n_590,
      ap_NS_fsm12_out => \MultiPixStream2AXIvideo_U0/ap_NS_fsm12_out\,
      ap_ce_reg => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCrossHatch_fu_1369/ap_ce_reg\,
      ap_clk => ap_clk,
      ap_condition_336 => \tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/ap_condition_336\,
      ap_done_cache => \AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181/flow_control_loop_pipe_sequential_init_U/ap_done_cache\,
      ap_done_cache_reg => regslice_both_s_axis_video_V_user_V_U_n_6,
      ap_done_reg1 => \AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181/ap_done_reg1\,
      ap_done_reg_reg(1) => ap_CS_fsm_state5,
      ap_done_reg_reg(0) => ap_CS_fsm_state4,
      ap_done_reg_reg_0 => ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_ready_reg_n_5,
      ap_enable_reg_pp0_iter12 => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_enable_reg_pp0_iter12\,
      ap_enable_reg_pp0_iter12_reg => grp_v_tpgHlsDataFlow_fu_331_n_193,
      ap_enable_reg_pp0_iter13 => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_enable_reg_pp0_iter13\,
      \ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245_reg[0]\(0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245\(0),
      \ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245_reg[2]\ => grp_v_tpgHlsDataFlow_fu_331_n_303,
      \ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059_reg[2]\ => grp_v_tpgHlsDataFlow_fu_331_n_278,
      \ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059_reg[7]\(0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059\(7),
      \ap_phi_reg_pp0_iter13_outpix_val_V_74_reg_933_reg[6]\(1) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter13_outpix_val_V_74_reg_933\(6),
      \ap_phi_reg_pp0_iter13_outpix_val_V_74_reg_933_reg[6]\(0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter13_outpix_val_V_74_reg_933\(4),
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_2\ => CTRL_s_axi_U_n_127,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]\ => CTRL_s_axi_U_n_148,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_0\ => CTRL_s_axi_U_n_162,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_1\ => CTRL_s_axi_U_n_169,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]\ => CTRL_s_axi_U_n_137,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_0\ => CTRL_s_axi_U_n_138,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_1\ => CTRL_s_axi_U_n_157,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_2\ => CTRL_s_axi_U_n_205,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]\(5) => CTRL_s_axi_U_n_150,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]\(4) => CTRL_s_axi_U_n_151,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]\(3) => CTRL_s_axi_U_n_152,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]\(2) => CTRL_s_axi_U_n_153,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]\(1) => CTRL_s_axi_U_n_154,
      \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]\(0) => CTRL_s_axi_U_n_155,
      ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_11810 => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_11810\,
      ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out\,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]\ => CTRL_s_axi_U_n_149,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]\ => CTRL_s_axi_U_n_168,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4]\ => CTRL_s_axi_U_n_167,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]\ => CTRL_s_axi_U_n_161,
      \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_0\ => CTRL_s_axi_U_n_174,
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[0]_i_2\ => CTRL_s_axi_U_n_141,
      \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0]\ => CTRL_s_axi_U_n_173,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_3\ => CTRL_s_axi_U_n_142,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_3_0\ => CTRL_s_axi_U_n_208,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]_i_2\ => CTRL_s_axi_U_n_125,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2\ => CTRL_s_axi_U_n_146,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_0\ => CTRL_s_axi_U_n_201,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_3\ => CTRL_s_axi_U_n_207,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]\ => CTRL_s_axi_U_n_156,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_0\ => CTRL_s_axi_U_n_144,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_1\ => CTRL_s_axi_U_n_143,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[6]\(5) => CTRL_s_axi_U_n_131,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[6]\(4) => CTRL_s_axi_U_n_132,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[6]\(3) => CTRL_s_axi_U_n_133,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[6]\(2) => CTRL_s_axi_U_n_134,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[6]\(1) => CTRL_s_axi_U_n_135,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[6]\(0) => CTRL_s_axi_U_n_136,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]\ => CTRL_s_axi_U_n_145,
      \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0\ => CTRL_s_axi_U_n_203,
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[5]_i_2\ => CTRL_s_axi_U_n_140,
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3]\ => CTRL_s_axi_U_n_166,
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]\ => CTRL_s_axi_U_n_204,
      \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]\ => CTRL_s_axi_U_n_163,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3\ => CTRL_s_axi_U_n_139,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3]\ => CTRL_s_axi_U_n_159,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]\ => CTRL_s_axi_U_n_158,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]\ => CTRL_s_axi_U_n_165,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0\ => CTRL_s_axi_U_n_164,
      \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_1\ => CTRL_s_axi_U_n_160,
      \ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]\(0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCrossHatch_fu_1369/icmp_ln1404_2_fu_222_p2\,
      \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[3]\ => CTRL_s_axi_U_n_191,
      \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[4]\(2) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_12450_in\(4),
      \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[4]\(1) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_12450_in\(2),
      \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[4]\(0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_12450_in\(0),
      \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[7]\ => CTRL_s_axi_U_n_577,
      ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181 => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181\,
      \ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181_reg[7]\(1) => CTRL_s_axi_U_n_129,
      \ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181_reg[7]\(0) => CTRL_s_axi_U_n_130,
      \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[0]\ => CTRL_s_axi_U_n_196,
      \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]\(1 downto 0) => bckgndId(1 downto 0),
      \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_0\ => CTRL_s_axi_U_n_182,
      \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[7]\(0) => CTRL_s_axi_U_n_192,
      \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[0]\ => CTRL_s_axi_U_n_194,
      \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[2]\ => CTRL_s_axi_U_n_193,
      \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[3]\ => CTRL_s_axi_U_n_187,
      \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[4]\ => CTRL_s_axi_U_n_195,
      \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7]\ => CTRL_s_axi_U_n_128,
      \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7]_0\ => CTRL_s_axi_U_n_186,
      \ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996_reg[6]\(2) => CTRL_s_axi_U_n_176,
      \ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996_reg[6]\(1) => CTRL_s_axi_U_n_177,
      \ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996_reg[6]\(0) => CTRL_s_axi_U_n_178,
      \ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[6]\ => CTRL_s_axi_U_n_535,
      \ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[7]\(1) => CTRL_s_axi_U_n_188,
      \ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[7]\(0) => CTRL_s_axi_U_n_189,
      \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]\(0) => \tpgForeground_U0/ap_phi_reg_pp0_iter2_boxLeft_reg_194\(15),
      \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]\(0) => \tpgForeground_U0/ap_phi_reg_pp0_iter2_boxTop_reg_203\(15),
      \ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]\ => CTRL_s_axi_U_n_709,
      \ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250_reg[6]\(5 downto 3) => \tpgForeground_U0/ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250\(6 downto 4),
      \ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250_reg[6]\(2 downto 0) => \tpgForeground_U0/ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250\(2 downto 0),
      \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[6]\(2) => CTRL_s_axi_U_n_699,
      \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[6]\(1) => CTRL_s_axi_U_n_700,
      \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[6]\(0) => CTRL_s_axi_U_n_701,
      \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]\(7 downto 0) => \tpgForeground_U0/ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283\(7 downto 0),
      \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_0\(7 downto 0) => boxColorG(7 downto 0),
      \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[6]\(2) => CTRL_s_axi_U_n_702,
      \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[6]\(1) => CTRL_s_axi_U_n_703,
      \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[6]\(0) => CTRL_s_axi_U_n_704,
      \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7]\(7 downto 0) => \tpgForeground_U0/ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272\(7 downto 0),
      \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]\ => CTRL_s_axi_U_n_359,
      \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0\ => CTRL_s_axi_U_n_360,
      \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]\(7 downto 0) => \tpgForeground_U0/ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261\(7 downto 0),
      \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_0\(7 downto 0) => boxColorR(7 downto 0),
      \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[3]\ => CTRL_s_axi_U_n_423,
      \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6]\(5) => CTRL_s_axi_U_n_353,
      \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6]\(4) => CTRL_s_axi_U_n_354,
      \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6]\(3) => CTRL_s_axi_U_n_355,
      \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6]\(2) => CTRL_s_axi_U_n_356,
      \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6]\(1) => CTRL_s_axi_U_n_357,
      \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6]\(0) => CTRL_s_axi_U_n_358,
      \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[7]\(7 downto 0) => \tpgForeground_U0/ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250\(7 downto 0),
      \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[7]_0\ => CTRL_s_axi_U_n_424,
      \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[6]\(2) => CTRL_s_axi_U_n_705,
      \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[6]\(1) => CTRL_s_axi_U_n_706,
      \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[6]\(0) => CTRL_s_axi_U_n_707,
      \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]\(7 downto 0) => \tpgForeground_U0/ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239\(7 downto 0),
      \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_0\(7 downto 0) => boxColorB(7 downto 0),
      \ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7]\(7 downto 0) => \tpgForeground_U0/ap_phi_reg_pp0_iter5_pix_val_V_reg_294\(7 downto 0),
      \ap_return_int_reg_reg[0]\ => CTRL_s_axi_U_n_530,
      \ap_return_int_reg_reg[7]\(3 downto 2) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCrossHatch_fu_1369/ap_return_int_reg\(7 downto 6),
      \ap_return_int_reg_reg[7]\(1 downto 0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCrossHatch_fu_1369/ap_return_int_reg\(3 downto 2),
      ap_rst_n => ap_rst_n,
      ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_done => ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_done,
      ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_done_reg => grp_v_tpgHlsDataFlow_fu_331_n_591,
      ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_ready_reg(1 downto 0) => ap_NS_fsm(5 downto 4),
      ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_ready_reg_0 => grp_v_tpgHlsDataFlow_fu_331_n_603,
      ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_ready_reg_1 => grp_v_tpgHlsDataFlow_fu_331_n_605,
      \axi_0_2_lcssa_reg_148_reg[47]\(47 downto 0) => \AXIvideo2MultiPixStream_U0/axi_0_2_lcssa_reg_148\(47 downto 0),
      \axi_data_V_5_fu_106_reg[47]\(47 downto 0) => \AXIvideo2MultiPixStream_U0/axi_data_V_5_fu_106\(47 downto 0),
      \axi_data_V_5_fu_106_reg[47]_0\(47 downto 0) => \AXIvideo2MultiPixStream_U0/p_1_in\(47 downto 0),
      \axi_data_V_fu_108_reg[47]\(47 downto 40) => \AXIvideo2MultiPixStream_U0/p_Result_2_fu_302_p4\(7 downto 0),
      \axi_data_V_fu_108_reg[47]\(39 downto 32) => \AXIvideo2MultiPixStream_U0/ret_1_fu_329_p4\(7 downto 0),
      \axi_data_V_fu_108_reg[47]\(31 downto 24) => \AXIvideo2MultiPixStream_U0/ret_s_fu_312_p4\(7 downto 0),
      \axi_data_V_fu_108_reg[47]\(23 downto 16) => \AXIvideo2MultiPixStream_U0/p_Result_s_fu_278_p4\(7 downto 0),
      \axi_data_V_fu_108_reg[47]\(15 downto 8) => \AXIvideo2MultiPixStream_U0/p_Result_1_fu_292_p4\(7 downto 0),
      \axi_data_V_fu_108_reg[47]\(7) => grp_v_tpgHlsDataFlow_fu_331_n_532,
      \axi_data_V_fu_108_reg[47]\(6) => grp_v_tpgHlsDataFlow_fu_331_n_533,
      \axi_data_V_fu_108_reg[47]\(5) => grp_v_tpgHlsDataFlow_fu_331_n_534,
      \axi_data_V_fu_108_reg[47]\(4) => grp_v_tpgHlsDataFlow_fu_331_n_535,
      \axi_data_V_fu_108_reg[47]\(3) => grp_v_tpgHlsDataFlow_fu_331_n_536,
      \axi_data_V_fu_108_reg[47]\(2) => grp_v_tpgHlsDataFlow_fu_331_n_537,
      \axi_data_V_fu_108_reg[47]\(1) => grp_v_tpgHlsDataFlow_fu_331_n_538,
      \axi_data_V_fu_108_reg[47]\(0) => grp_v_tpgHlsDataFlow_fu_331_n_539,
      \axi_data_V_fu_108_reg[47]_0\(47 downto 0) => \AXIvideo2MultiPixStream_U0/p_0_in\(47 downto 0),
      axi_last_V_2_reg_138 => \AXIvideo2MultiPixStream_U0/axi_last_V_2_reg_138\,
      \axi_last_V_fu_112_reg[0]\ => regslice_both_s_axis_video_V_last_V_U_n_5,
      \axi_last_V_fu_46_reg[0]\ => regslice_both_s_axis_video_V_last_V_U_n_6,
      \boxHCoord_reg[15]\(14 downto 0) => \tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/boxHCoord\(15 downto 1),
      \boxHCoord_reg[7]\(0) => CTRL_s_axi_U_n_444,
      \boxRight_fu_400_p2_carry__0\(14 downto 0) => boxSize(14 downto 0),
      \boxVCoord_reg[15]\(14 downto 0) => \tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/boxVCoord\(15 downto 1),
      \boxVCoord_reg[7]\(7 downto 0) => motionSpeed(7 downto 0),
      \boxVCoord_reg[7]_0\(0) => CTRL_s_axi_U_n_445,
      cmp106_fu_386_p2 => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternDPColorSquare_fu_1441/cmp106_fu_386_p2\,
      cmp2_i_reg_439 => \tpgForeground_U0/cmp2_i_reg_439\,
      \cmp2_i_reg_439[0]_i_2\(2 downto 0) => crossHairY(5 downto 3),
      \cmp2_i_reg_439_reg[0]\ => CTRL_s_axi_U_n_446,
      \cmp35_not_reg_1224_reg[0]\(7) => CTRL_s_axi_U_n_291,
      \cmp35_not_reg_1224_reg[0]\(6) => CTRL_s_axi_U_n_292,
      \cmp35_not_reg_1224_reg[0]\(5) => CTRL_s_axi_U_n_293,
      \cmp35_not_reg_1224_reg[0]\(4) => CTRL_s_axi_U_n_294,
      \cmp35_not_reg_1224_reg[0]\(3) => CTRL_s_axi_U_n_295,
      \cmp35_not_reg_1224_reg[0]\(2) => CTRL_s_axi_U_n_296,
      \cmp35_not_reg_1224_reg[0]\(1) => CTRL_s_axi_U_n_297,
      \cmp35_not_reg_1224_reg[0]\(0) => CTRL_s_axi_U_n_298,
      \cmp35_not_reg_1224_reg[0]_0\(15 downto 0) => passthruStartY(15 downto 0),
      \empty_fu_104_reg[0]\ => CTRL_s_axi_U_n_429,
      fid => fid,
      g0_b0_i_2(7) => CTRL_s_axi_U_n_75,
      g0_b0_i_2(6) => CTRL_s_axi_U_n_76,
      g0_b0_i_2(5) => CTRL_s_axi_U_n_77,
      g0_b0_i_2(4) => CTRL_s_axi_U_n_78,
      g0_b0_i_2(3) => CTRL_s_axi_U_n_79,
      g0_b0_i_2(2) => CTRL_s_axi_U_n_80,
      g0_b0_i_2(1) => CTRL_s_axi_U_n_81,
      g0_b0_i_2(0) => CTRL_s_axi_U_n_82,
      \gSerie_V_reg[0]\(0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/xor_ln1543_1_fu_2972_p2\,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg => \AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg\,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg_reg => regslice_both_s_axis_video_V_user_V_U_n_7,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_axi_last_V_out => \AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_axi_last_V_out\,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg => grp_v_tpgHlsDataFlow_fu_331_n_443,
      grp_reg_ap_uint_10_s_fu_176_d(8 downto 0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCrossHatch_fu_1369/grp_reg_ap_uint_10_s_fu_176_d\(9 downto 1),
      grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg\,
      grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg => grp_v_tpgHlsDataFlow_fu_331_n_324,
      grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_0 => grp_v_tpgHlsDataFlow_fu_331_n_325,
      grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_1 => grp_v_tpgHlsDataFlow_fu_331_n_326,
      grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_loc_1_out_o_ap_vld => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_loc_1_out_o_ap_vld\,
      grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg0 => \tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg0\,
      grp_tpgPatternBox_fu_305_ap_start_reg_reg => CTRL_s_axi_U_n_361,
      grp_tpgPatternCheckerBoard_fu_1385_ap_return_0(0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCheckerBoard_fu_1385_ap_return_0\(7),
      grp_tpgPatternCheckerBoard_fu_1385_ap_return_3(0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCheckerBoard_fu_1385_ap_return_3\(7),
      grp_tpgPatternCheckerBoard_fu_1385_ap_start_reg_reg => CTRL_s_axi_U_n_206,
      grp_tpgPatternDPColorSquare_fu_1441_ap_start_reg_reg => CTRL_s_axi_U_n_179,
      grp_tpgPatternDPColorSquare_fu_1441_ap_start_reg_reg_0 => CTRL_s_axi_U_n_213,
      grp_tpgPatternTartanColorBars_fu_1413_ap_start_reg_reg => CTRL_s_axi_U_n_538,
      grp_v_tpgHlsDataFlow_fu_331_ap_start_reg => grp_v_tpgHlsDataFlow_fu_331_ap_start_reg,
      grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TLAST => grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TLAST,
      grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TUSER => grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TUSER,
      grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TVALID => grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TVALID,
      \hBarSel_0_2_reg[0]\ => \s_reg_n_5_[0]\,
      \hBarSel_0_2_reg[2]\ => \s_reg_n_5_[2]\,
      \hBarSel_0_reg[0]\(0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternTartanColorBars_fu_1413/icmp_ln1072_1_fu_370_p2\,
      \hBarSel_1_2_reg[1]\ => \s_reg_n_5_[1]\,
      \hDir_reg[0]\(3) => CTRL_s_axi_U_n_365,
      \hDir_reg[0]\(2) => CTRL_s_axi_U_n_366,
      \hDir_reg[0]\(1) => CTRL_s_axi_U_n_367,
      \hDir_reg[0]\(0) => CTRL_s_axi_U_n_368,
      \hDir_reg[0]_0\(0) => CTRL_s_axi_U_n_369,
      \hDir_reg[0]_1\(2) => CTRL_s_axi_U_n_378,
      \hDir_reg[0]_1\(1) => CTRL_s_axi_U_n_379,
      \hDir_reg[0]_1\(0) => CTRL_s_axi_U_n_380,
      \hdata_loc_0_fu_266_reg[0]\ => CTRL_s_axi_U_n_175,
      \hdata_loc_0_fu_266_reg[2]\ => grp_v_tpgHlsDataFlow_fu_331_n_422,
      \hdata_loc_0_fu_266_reg[3]\ => grp_v_tpgHlsDataFlow_fu_331_n_421,
      \hdata_loc_0_fu_266_reg[3]_0\ => CTRL_s_axi_U_n_539,
      \i__carry__0_i_8__1\(0) => CTRL_s_axi_U_n_405,
      \i_fu_100_reg[5]\(5 downto 0) => \MultiPixStream2AXIvideo_U0/i_fu_100\(5 downto 0),
      \icmp_ln1050_reg_4081_reg[0]\ => CTRL_s_axi_U_n_200,
      \icmp_ln1064_2_reg_566_reg[0]\(0) => CTRL_s_axi_U_n_708,
      icmp_ln1072_8_fu_1804_p2 => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln1072_8_fu_1804_p2\,
      icmp_ln1072_fu_1750_p2 => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln1072_fu_1750_p2\,
      \icmp_ln1285_reg_4073_reg[0]\ => CTRL_s_axi_U_n_537,
      \icmp_ln1404_1_reg_530_reg[0]\ => grp_v_tpgHlsDataFlow_fu_331_n_5,
      icmp_ln1428_fu_264_p2 => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCrossHatch_fu_1369/icmp_ln1428_fu_264_p2\,
      icmp_ln1844_fu_269_p2_carry_i_12(7) => CTRL_s_axi_U_n_544,
      icmp_ln1844_fu_269_p2_carry_i_12(6) => CTRL_s_axi_U_n_545,
      icmp_ln1844_fu_269_p2_carry_i_12(5) => CTRL_s_axi_U_n_546,
      icmp_ln1844_fu_269_p2_carry_i_12(4) => CTRL_s_axi_U_n_547,
      icmp_ln1844_fu_269_p2_carry_i_12(3) => CTRL_s_axi_U_n_548,
      icmp_ln1844_fu_269_p2_carry_i_12(2) => CTRL_s_axi_U_n_549,
      icmp_ln1844_fu_269_p2_carry_i_12(1) => CTRL_s_axi_U_n_550,
      icmp_ln1844_fu_269_p2_carry_i_12(0) => CTRL_s_axi_U_n_551,
      icmp_ln1844_fu_269_p2_carry_i_16(7) => CTRL_s_axi_U_n_569,
      icmp_ln1844_fu_269_p2_carry_i_16(6) => CTRL_s_axi_U_n_570,
      icmp_ln1844_fu_269_p2_carry_i_16(5) => CTRL_s_axi_U_n_571,
      icmp_ln1844_fu_269_p2_carry_i_16(4) => CTRL_s_axi_U_n_572,
      icmp_ln1844_fu_269_p2_carry_i_16(3) => CTRL_s_axi_U_n_573,
      icmp_ln1844_fu_269_p2_carry_i_16(2) => CTRL_s_axi_U_n_574,
      icmp_ln1844_fu_269_p2_carry_i_16(1) => CTRL_s_axi_U_n_575,
      icmp_ln1844_fu_269_p2_carry_i_16(0) => CTRL_s_axi_U_n_576,
      icmp_ln1856_fu_307_p2_carry_i_12(7) => CTRL_s_axi_U_n_552,
      icmp_ln1856_fu_307_p2_carry_i_12(6) => CTRL_s_axi_U_n_553,
      icmp_ln1856_fu_307_p2_carry_i_12(5) => CTRL_s_axi_U_n_554,
      icmp_ln1856_fu_307_p2_carry_i_12(4) => CTRL_s_axi_U_n_555,
      icmp_ln1856_fu_307_p2_carry_i_12(3) => CTRL_s_axi_U_n_556,
      icmp_ln1856_fu_307_p2_carry_i_12(2) => CTRL_s_axi_U_n_557,
      icmp_ln1856_fu_307_p2_carry_i_12(1) => CTRL_s_axi_U_n_558,
      icmp_ln1856_fu_307_p2_carry_i_12(0) => CTRL_s_axi_U_n_559,
      icmp_ln1856_fu_307_p2_carry_i_16(7) => CTRL_s_axi_U_n_561,
      icmp_ln1856_fu_307_p2_carry_i_16(6) => CTRL_s_axi_U_n_562,
      icmp_ln1856_fu_307_p2_carry_i_16(5) => CTRL_s_axi_U_n_563,
      icmp_ln1856_fu_307_p2_carry_i_16(4) => CTRL_s_axi_U_n_564,
      icmp_ln1856_fu_307_p2_carry_i_16(3) => CTRL_s_axi_U_n_565,
      icmp_ln1856_fu_307_p2_carry_i_16(2) => CTRL_s_axi_U_n_566,
      icmp_ln1856_fu_307_p2_carry_i_16(1) => CTRL_s_axi_U_n_567,
      icmp_ln1856_fu_307_p2_carry_i_16(0) => CTRL_s_axi_U_n_568,
      \icmp_ln1897_4_reg_751_reg[0]\ => grp_v_tpgHlsDataFlow_fu_331_n_561,
      \icmp_ln1897_5_reg_756[0]_i_13\(0) => CTRL_s_axi_U_n_381,
      icmp_ln520_reg_4037_pp0_iter11_reg => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln520_reg_4037_pp0_iter11_reg\,
      icmp_ln520_reg_4037_pp0_iter12_reg => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln520_reg_4037_pp0_iter12_reg\,
      icmp_ln729_reg_706 => \tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/icmp_ln729_reg_706\,
      icmp_ln729_reg_706_pp0_iter3_reg => \tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/icmp_ln729_reg_706_pp0_iter3_reg\,
      \icmp_ln729_reg_706_reg[0]\(15 downto 0) => width(15 downto 0),
      \icmp_ln936_reg_401_reg[0]\ => CTRL_s_axi_U_n_560,
      \icmp_ln936_reg_401_reg[0]_0\ => CTRL_s_axi_U_n_428,
      \in\(39 downto 24) => AXIvideo2MultiPixStream_U0_srcYUV_din(47 downto 32),
      \in\(23 downto 0) => AXIvideo2MultiPixStream_U0_srcYUV_din(23 downto 0),
      \int_bckgndId_reg[0]\ => grp_v_tpgHlsDataFlow_fu_331_n_601,
      \int_boxColorB_reg[4]\ => grp_v_tpgHlsDataFlow_fu_331_n_560,
      \int_boxColorB_reg[4]_0\ => grp_v_tpgHlsDataFlow_fu_331_n_567,
      \int_boxColorB_reg[5]\ => grp_v_tpgHlsDataFlow_fu_331_n_568,
      \int_boxColorB_reg[6]\ => grp_v_tpgHlsDataFlow_fu_331_n_563,
      \int_boxColorB_reg[6]_0\ => grp_v_tpgHlsDataFlow_fu_331_n_569,
      \int_boxColorG_reg[4]\ => grp_v_tpgHlsDataFlow_fu_331_n_573,
      \int_boxColorG_reg[5]\ => grp_v_tpgHlsDataFlow_fu_331_n_574,
      \int_boxColorG_reg[6]\ => grp_v_tpgHlsDataFlow_fu_331_n_575,
      \int_colorFormat_reg[0]\(15 downto 8) => grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TDATA(47 downto 40),
      \int_colorFormat_reg[0]\(7 downto 0) => grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TDATA(23 downto 16),
      \int_height_reg[14]\(7 downto 0) => \tpgForeground_U0/vMax_fu_222_p20_out\(15 downto 8),
      \int_width_reg[15]\(0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln520_fu_1539_p2\,
      internal_empty_n_reg(0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_fu_470\,
      \j_fu_110_reg[10]\(7 downto 6) => \MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157/j_fu_110_reg\(10 downto 9),
      \j_fu_110_reg[10]\(5 downto 3) => \MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157/j_fu_110_reg\(7 downto 5),
      \j_fu_110_reg[10]\(2 downto 0) => \MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157/j_fu_110_reg\(3 downto 1),
      \j_fu_110_reg[4]\ => grp_v_tpgHlsDataFlow_fu_331_n_584,
      m_axis_video_TREADY_int_regslice => m_axis_video_TREADY_int_regslice,
      \or_ln1064_reg_557_reg[0]\ => CTRL_s_axi_U_n_42,
      or_ln1592_reg_1259 => \tpgBackground_U0/or_ln1592_reg_1259\,
      \or_ln1592_reg_1259_reg[0]\ => grp_v_tpgHlsDataFlow_fu_331_n_294,
      \or_ln1592_reg_1259_reg[0]_0\ => grp_v_tpgHlsDataFlow_fu_331_n_595,
      or_ln1918_2_reg_717_pp0_iter3_reg => \tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/or_ln1918_2_reg_717_pp0_iter3_reg\,
      \or_ln1918_2_reg_717_reg[0]\ => CTRL_s_axi_U_n_362,
      or_ln1918_reg_710_pp0_iter3_reg => \tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/or_ln1918_reg_710_pp0_iter3_reg\,
      \or_ln1918_reg_710_reg[0]\(12) => crossHairX(15),
      \or_ln1918_reg_710_reg[0]\(11 downto 0) => crossHairX(11 downto 0),
      \or_ln1918_reg_710_reg[0]_0\ => CTRL_s_axi_U_n_339,
      \or_ln691_2_reg_4394_reg[0]\(0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln691_1_fu_2437_p2\,
      \or_ln691_2_reg_4394_reg[0]_0\(0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln691_fu_2433_p2\,
      \or_ln691_2_reg_4394_reg[0]_i_3\(13 downto 0) => passthruEndX(15 downto 2),
      \or_ln691_2_reg_4394_reg[0]_i_4\(13 downto 0) => passthruStartX(15 downto 2),
      \or_ln691_6_reg_4401_reg[0]\(0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln691_3_fu_2473_p2\,
      \or_ln691_6_reg_4401_reg[0]_0\(0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln691_2_fu_2468_p2\,
      \out\(47 downto 0) => ovrlayYUV_dout(47 downto 0),
      \outpix_val_V_11_fu_506_reg[0]\ => CTRL_s_axi_U_n_199,
      outpix_val_V_23_reg_4449(0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_23_reg_4449\(7),
      outpix_val_V_50_reg_4444(0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_50_reg_4444\(7),
      outpix_val_V_51_reg_4329_pp0_iter12_reg(7 downto 0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_51_reg_4329_pp0_iter12_reg\(7 downto 0),
      \outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[1]__0\ => grp_v_tpgHlsDataFlow_fu_331_n_375,
      \outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[7]__0\(5 downto 4) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_54_reg_4339_pp0_iter12_reg\(7 downto 6),
      \outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[7]__0\(3 downto 1) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_54_reg_4339_pp0_iter12_reg\(4 downto 2),
      \outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[7]__0\(0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_54_reg_4339_pp0_iter12_reg\(0),
      \outpix_val_V_6_fu_486_reg[7]\ => CTRL_s_axi_U_n_289,
      \p_0_0_0_0_0242373_lcssa386_fu_210_reg[7]\(5 downto 2) => \tpgBackground_U0/p_0_0_0_0_0242373_lcssa386_fu_210\(7 downto 4),
      \p_0_0_0_0_0242373_lcssa386_fu_210_reg[7]\(1 downto 0) => \tpgBackground_U0/p_0_0_0_0_0242373_lcssa386_fu_210\(2 downto 1),
      \p_0_3_0_0_0248379_lcssa395_fu_222_reg[7]\(7 downto 0) => \tpgBackground_U0/p_0_3_0_0_0248379_lcssa395_fu_222\(7 downto 0),
      phi_ln991_loc_fu_116 => \MultiPixStream2AXIvideo_U0/phi_ln991_loc_fu_116\,
      \pixIn10_read_reg_642_pp0_iter2_reg_reg[5]__0\ => grp_v_tpgHlsDataFlow_fu_331_n_562,
      pixIn9_read_reg_647_pp0_iter2_reg(7 downto 0) => \tpgForeground_U0/pixIn9_read_reg_647_pp0_iter2_reg\(7 downto 0),
      \pixIn_val_V_1_reg_731_pp0_iter3_reg_reg[6]\(2 downto 0) => \tpgForeground_U0/pixIn_val_V_1_reg_731_pp0_iter3_reg\(6 downto 4),
      \pixIn_val_V_2_reg_738_pp0_iter3_reg_reg[6]\(2 downto 0) => \tpgForeground_U0/pixIn_val_V_2_reg_738_pp0_iter3_reg\(6 downto 4),
      \pixIn_val_V_4_reg_752_pp0_iter3_reg_reg[2]\(2 downto 0) => \tpgForeground_U0/pixIn_val_V_4_reg_752_pp0_iter3_reg\(2 downto 0),
      \pixIn_val_V_5_reg_759_pp0_iter3_reg_reg[6]\(2 downto 0) => \tpgForeground_U0/pixIn_val_V_5_reg_759_pp0_iter3_reg\(6 downto 4),
      q0(5) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/tpgBarSelYuv_y_q0\(6),
      q0(4 downto 0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/tpgBarSelYuv_y_q0\(4 downto 0),
      \q0_reg[0]_inv\(0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCheckerBoard_fu_1385/icmp_ln1072_7_fu_465_p2\,
      \q0_reg[2]\ => grp_v_tpgHlsDataFlow_fu_331_n_16,
      \q0_reg[5]\(0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternTartanColorBars_fu_1413_ap_return_4\(5),
      \q0_reg[6]\(0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternTartanColorBars_fu_1413_ap_return_5\(6),
      \q0_reg[7]\ => grp_v_tpgHlsDataFlow_fu_331_n_14,
      \q0_reg[7]_0\(7 downto 0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternTartanColorBars_fu_1413_ap_return_3\(7 downto 0),
      q1(5 downto 2) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/tpgBarSelYuv_y_q1\(7 downto 4),
      q1(1 downto 0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/tpgBarSelYuv_y_q1\(2 downto 1),
      \q1_reg[0]\(0) => grp_v_tpgHlsDataFlow_fu_331_n_727,
      \q1_reg[0]_0\(0) => grp_v_tpgHlsDataFlow_fu_331_n_728,
      \q1_reg[0]_inv\(0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCheckerBoard_fu_1385/icmp_ln1072_6_fu_386_p2\,
      \q1_reg[0]_inv_0\(2) => CTRL_s_axi_U_n_83,
      \q1_reg[0]_inv_0\(1) => CTRL_s_axi_U_n_84,
      \q1_reg[0]_inv_0\(0) => CTRL_s_axi_U_n_85,
      \q1_reg[2]\ => grp_v_tpgHlsDataFlow_fu_331_n_15,
      \q1_reg[6]\(0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternTartanColorBars_fu_1413_ap_return_2\(6),
      \q1_reg[7]\(5 downto 2) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternTartanColorBars_fu_1413_ap_return_0\(7 downto 4),
      \q1_reg[7]\(1 downto 0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternTartanColorBars_fu_1413_ap_return_0\(2 downto 1),
      q4_reg => CTRL_s_axi_U_n_202,
      \rSerie_V_reg[27]\(8) => grp_v_tpgHlsDataFlow_fu_331_n_154,
      \rSerie_V_reg[27]\(7) => grp_v_tpgHlsDataFlow_fu_331_n_155,
      \rSerie_V_reg[27]\(6) => grp_v_tpgHlsDataFlow_fu_331_n_156,
      \rSerie_V_reg[27]\(5) => grp_v_tpgHlsDataFlow_fu_331_n_157,
      \rSerie_V_reg[27]\(4) => grp_v_tpgHlsDataFlow_fu_331_n_158,
      \rSerie_V_reg[27]\(3) => grp_v_tpgHlsDataFlow_fu_331_n_159,
      \rSerie_V_reg[27]\(2) => grp_v_tpgHlsDataFlow_fu_331_n_160,
      \rSerie_V_reg[27]\(1) => grp_v_tpgHlsDataFlow_fu_331_n_161,
      \rSerie_V_reg[27]\(0) => grp_v_tpgHlsDataFlow_fu_331_n_162,
      \rSerie_V_reg[4]__0\(1) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/tmp_25_fu_3054_p3\,
      \rSerie_V_reg[4]__0\(0) => grp_v_tpgHlsDataFlow_fu_331_n_164,
      \rampStart_load_reg_1167_reg[0]\(0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_new_1_out\(0),
      \rampStart_load_reg_1167_reg[1]\ => grp_v_tpgHlsDataFlow_fu_331_n_419,
      \rampStart_load_reg_1167_reg[2]\ => grp_v_tpgHlsDataFlow_fu_331_n_418,
      \rampStart_load_reg_1167_reg[4]\(3 downto 1) => \tpgBackground_U0/rampStart_load_reg_1167\(4 downto 2),
      \rampStart_load_reg_1167_reg[4]\(0) => \tpgBackground_U0/rampStart_load_reg_1167\(0),
      \rampStart_load_reg_1167_reg[4]_0\ => grp_v_tpgHlsDataFlow_fu_331_n_353,
      \rampStart_load_reg_1167_reg[4]_1\ => grp_v_tpgHlsDataFlow_fu_331_n_356,
      \rampStart_load_reg_1167_reg[5]\ => grp_v_tpgHlsDataFlow_fu_331_n_355,
      \rampStart_load_reg_1167_reg[6]\ => grp_v_tpgHlsDataFlow_fu_331_n_357,
      \rampStart_load_reg_1167_reg[7]\ => grp_v_tpgHlsDataFlow_fu_331_n_358,
      \rampStart_reg[0]\ => CTRL_s_axi_U_n_290,
      \rampStart_reg[7]\(6) => CTRL_s_axi_U_n_437,
      \rampStart_reg[7]\(5) => CTRL_s_axi_U_n_438,
      \rampStart_reg[7]\(4) => CTRL_s_axi_U_n_439,
      \rampStart_reg[7]\(3) => CTRL_s_axi_U_n_440,
      \rampStart_reg[7]\(2) => CTRL_s_axi_U_n_441,
      \rampStart_reg[7]\(1) => CTRL_s_axi_U_n_442,
      \rampStart_reg[7]\(0) => CTRL_s_axi_U_n_443,
      \rampVal_2_flag_1_fu_474_reg[0]\ => CTRL_s_axi_U_n_147,
      \rampVal_2_loc_0_fu_258_reg[1]\ => CTRL_s_axi_U_n_197,
      \rampVal_3_loc_0_fu_302_reg[0]\ => grp_v_tpgHlsDataFlow_fu_331_n_602,
      \rampVal_3_loc_0_fu_302_reg[2]\ => grp_v_tpgHlsDataFlow_fu_331_n_416,
      \rampVal_3_loc_0_fu_302_reg[3]\ => grp_v_tpgHlsDataFlow_fu_331_n_417,
      \rampVal_3_loc_0_fu_302_reg[6]\ => grp_v_tpgHlsDataFlow_fu_331_n_359,
      \rampVal_3_loc_0_fu_302_reg[7]\ => CTRL_s_axi_U_n_536,
      \rampVal_3_new_0_fu_306_reg[0]\ => CTRL_s_axi_U_n_172,
      \rampVal_loc_0_fu_298_reg[7]\(7 downto 0) => \tpgBackground_U0/rampVal_loc_0_fu_298\(7 downto 0),
      \rampVal_reg[0]\ => CTRL_s_axi_U_n_198,
      s_axis_video_TLAST_int_regslice => s_axis_video_TLAST_int_regslice,
      s_axis_video_TVALID_int_regslice => s_axis_video_TVALID_int_regslice,
      \select_ln1929_reg_426_reg[6]\ => grp_v_tpgHlsDataFlow_fu_331_n_134,
      \select_ln1929_reg_426_reg[6]_0\ => grp_v_tpgHlsDataFlow_fu_331_n_586,
      \select_ln1929_reg_426_reg[6]_1\ => grp_v_tpgHlsDataFlow_fu_331_n_587,
      \select_ln1929_reg_426_reg[6]_2\ => grp_v_tpgHlsDataFlow_fu_331_n_588,
      \select_ln1929_reg_426_reg[6]_3\ => CTRL_s_axi_U_n_650,
      start_once_reg_reg => CTRL_s_axi_U_n_363,
      start_once_reg_reg_0 => CTRL_s_axi_U_n_364,
      \sub_ln229_1_reg_4138_reg[10]\(0) => CTRL_s_axi_U_n_210,
      \sub_ln229_1_reg_4138_reg[10]_0\(10 downto 0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/sub_ln229_1_fu_1815_p2\(10 downto 0),
      \sub_ln229_reg_4129_reg[10]\(10 downto 0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/sub_ln229_fu_1761_p2\(10 downto 0),
      \sub_ln229_reg_4129_reg[10]_0\(3 downto 1) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_barWidth\(7 downto 5),
      \sub_ln229_reg_4129_reg[10]_0\(0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_barWidth\(2),
      \sub_ln229_reg_4129_reg[10]_1\(0) => CTRL_s_axi_U_n_212,
      \tmp_last_V_reg_405[0]_i_3\ => CTRL_s_axi_U_n_433,
      \tmp_last_V_reg_405_reg[0]\ => CTRL_s_axi_U_n_542,
      \tmp_last_V_reg_405_reg[0]_0\ => CTRL_s_axi_U_n_427,
      \tmp_last_V_reg_405_reg[0]_1\ => CTRL_s_axi_U_n_426,
      \tmp_last_V_reg_405_reg[0]_2\ => CTRL_s_axi_U_n_432,
      \trunc_ln320_reg_4408_reg[1]\ => grp_v_tpgHlsDataFlow_fu_331_n_301,
      \trunc_ln320_reg_4408_reg[1]_0\ => grp_v_tpgHlsDataFlow_fu_331_n_596,
      \trunc_ln320_reg_4408_reg[1]_1\ => CTRL_s_axi_U_n_540,
      \trunc_ln320_reg_4408_reg[3]\ => grp_v_tpgHlsDataFlow_fu_331_n_279,
      \trunc_ln320_reg_4408_reg[3]_0\ => grp_v_tpgHlsDataFlow_fu_331_n_598,
      \trunc_ln320_reg_4408_reg[4]\ => grp_v_tpgHlsDataFlow_fu_331_n_597,
      \trunc_ln320_reg_4408_reg[4]_0\ => grp_v_tpgHlsDataFlow_fu_331_n_599,
      \trunc_ln320_reg_4408_reg[5]\ => grp_v_tpgHlsDataFlow_fu_331_n_304,
      \trunc_ln320_reg_4408_reg[6]\ => grp_v_tpgHlsDataFlow_fu_331_n_305,
      \trunc_ln320_reg_4408_reg[7]\(0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/trunc_ln320_reg_4408\(7),
      \trunc_ln320_reg_4408_reg[7]_0\ => grp_v_tpgHlsDataFlow_fu_331_n_600,
      \trunc_ln518_reg_1186_reg[5]\(2 downto 0) => \tpgBackground_U0/trunc_ln518_reg_1186\(5 downto 3),
      \ult_reg_1229_reg[0]\(7) => CTRL_s_axi_U_n_315,
      \ult_reg_1229_reg[0]\(6) => CTRL_s_axi_U_n_316,
      \ult_reg_1229_reg[0]\(5) => CTRL_s_axi_U_n_317,
      \ult_reg_1229_reg[0]\(4) => CTRL_s_axi_U_n_318,
      \ult_reg_1229_reg[0]\(3) => CTRL_s_axi_U_n_319,
      \ult_reg_1229_reg[0]\(2) => CTRL_s_axi_U_n_320,
      \ult_reg_1229_reg[0]\(1) => CTRL_s_axi_U_n_321,
      \ult_reg_1229_reg[0]\(0) => CTRL_s_axi_U_n_322,
      \ult_reg_1229_reg[0]_0\(15 downto 0) => passthruEndY(15 downto 0),
      \vBarSel_reg[2]_i_4\(7) => CTRL_s_axi_U_n_106,
      \vBarSel_reg[2]_i_4\(6) => CTRL_s_axi_U_n_107,
      \vBarSel_reg[2]_i_4\(5) => CTRL_s_axi_U_n_108,
      \vBarSel_reg[2]_i_4\(4) => CTRL_s_axi_U_n_109,
      \vBarSel_reg[2]_i_4\(3) => CTRL_s_axi_U_n_110,
      \vBarSel_reg[2]_i_4\(2) => CTRL_s_axi_U_n_111,
      \vBarSel_reg[2]_i_4\(1) => CTRL_s_axi_U_n_112,
      \vBarSel_reg[2]_i_4\(0) => CTRL_s_axi_U_n_113,
      \vDir_reg[0]\(3) => CTRL_s_axi_U_n_397,
      \vDir_reg[0]\(2) => CTRL_s_axi_U_n_398,
      \vDir_reg[0]\(1) => CTRL_s_axi_U_n_399,
      \vDir_reg[0]\(0) => CTRL_s_axi_U_n_400,
      \vDir_reg[0]_0\(3) => CTRL_s_axi_U_n_401,
      \vDir_reg[0]_0\(2) => CTRL_s_axi_U_n_402,
      \vDir_reg[0]_0\(1) => CTRL_s_axi_U_n_403,
      \vDir_reg[0]_0\(0) => CTRL_s_axi_U_n_404,
      \xBar_V_1_loc_0_fu_290_reg[10]\(10 downto 0) => \tpgBackground_U0/xBar_V_1_loc_0_fu_290\(10 downto 0),
      \xBar_V_1_loc_0_fu_290_reg[6]\(1) => grp_v_tpgHlsDataFlow_fu_331_n_394,
      \xBar_V_1_loc_0_fu_290_reg[6]\(0) => grp_v_tpgHlsDataFlow_fu_331_n_395,
      \xBar_V_1_loc_0_fu_290_reg[6]_0\(2) => grp_v_tpgHlsDataFlow_fu_331_n_396,
      \xBar_V_1_loc_0_fu_290_reg[6]_0\(1) => grp_v_tpgHlsDataFlow_fu_331_n_397,
      \xBar_V_1_loc_0_fu_290_reg[6]_0\(0) => grp_v_tpgHlsDataFlow_fu_331_n_398,
      \xBar_V_1_loc_0_fu_290_reg[7]\(0) => grp_v_tpgHlsDataFlow_fu_331_n_393,
      \xBar_V_loc_0_fu_286_reg[10]\(10 downto 0) => \tpgBackground_U0/xBar_V_loc_0_fu_286\(10 downto 0),
      \xBar_V_loc_0_fu_286_reg[6]\(1) => grp_v_tpgHlsDataFlow_fu_331_n_411,
      \xBar_V_loc_0_fu_286_reg[6]\(0) => grp_v_tpgHlsDataFlow_fu_331_n_412,
      \xBar_V_loc_0_fu_286_reg[6]_0\(2) => grp_v_tpgHlsDataFlow_fu_331_n_413,
      \xBar_V_loc_0_fu_286_reg[6]_0\(1) => grp_v_tpgHlsDataFlow_fu_331_n_414,
      \xBar_V_loc_0_fu_286_reg[6]_0\(0) => grp_v_tpgHlsDataFlow_fu_331_n_415,
      \xBar_V_loc_0_fu_286_reg[7]\(0) => grp_v_tpgHlsDataFlow_fu_331_n_399,
      \xCount_V_1_reg[7]\(7) => CTRL_s_axi_U_n_67,
      \xCount_V_1_reg[7]\(6) => CTRL_s_axi_U_n_68,
      \xCount_V_1_reg[7]\(5) => CTRL_s_axi_U_n_69,
      \xCount_V_1_reg[7]\(4) => CTRL_s_axi_U_n_70,
      \xCount_V_1_reg[7]\(3) => CTRL_s_axi_U_n_71,
      \xCount_V_1_reg[7]\(2) => CTRL_s_axi_U_n_72,
      \xCount_V_1_reg[7]\(1) => CTRL_s_axi_U_n_73,
      \xCount_V_1_reg[7]\(0) => CTRL_s_axi_U_n_74,
      \xCount_V_1_reg[9]\(9 downto 0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCheckerBoard_fu_1385/xCount_V_1\(9 downto 0),
      \xCount_V_1_reg[9]_0\(0) => CTRL_s_axi_U_n_63,
      \xCount_V_1_reg[9]_i_5\ => CTRL_s_axi_U_n_62,
      \xCount_V_2_reg[7]\(7) => CTRL_s_axi_U_n_86,
      \xCount_V_2_reg[7]\(6) => CTRL_s_axi_U_n_87,
      \xCount_V_2_reg[7]\(5) => CTRL_s_axi_U_n_88,
      \xCount_V_2_reg[7]\(4) => CTRL_s_axi_U_n_89,
      \xCount_V_2_reg[7]\(3) => CTRL_s_axi_U_n_90,
      \xCount_V_2_reg[7]\(2) => CTRL_s_axi_U_n_91,
      \xCount_V_2_reg[7]\(1) => CTRL_s_axi_U_n_92,
      \xCount_V_2_reg[7]\(0) => CTRL_s_axi_U_n_93,
      \xCount_V_2_reg[9]\(9 downto 0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCheckerBoard_fu_1385/xCount_V_2_reg\(9 downto 0),
      \xCount_V_2_reg[9]_0\(0) => CTRL_s_axi_U_n_64,
      \xCount_V_3_reg[7]\(7) => CTRL_s_axi_U_n_117,
      \xCount_V_3_reg[7]\(6) => CTRL_s_axi_U_n_118,
      \xCount_V_3_reg[7]\(5) => CTRL_s_axi_U_n_119,
      \xCount_V_3_reg[7]\(4) => CTRL_s_axi_U_n_120,
      \xCount_V_3_reg[7]\(3) => CTRL_s_axi_U_n_121,
      \xCount_V_3_reg[7]\(2) => CTRL_s_axi_U_n_122,
      \xCount_V_3_reg[7]\(1) => CTRL_s_axi_U_n_123,
      \xCount_V_3_reg[7]\(0) => CTRL_s_axi_U_n_124,
      \xCount_V_3_reg[9]\(9 downto 0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternTartanColorBars_fu_1413/xCount_V_3_reg\(9 downto 0),
      \xCount_V_3_reg[9]_0\(0) => CTRL_s_axi_U_n_95,
      \xCount_V_6_reg[1]\ => CTRL_s_axi_U_n_35,
      \xCount_V_6_reg[1]_0\ => CTRL_s_axi_U_n_39,
      \xCount_V_6_reg[2]\ => grp_v_tpgHlsDataFlow_fu_331_n_9,
      \xCount_V_6_reg[3]\ => grp_v_tpgHlsDataFlow_fu_331_n_8,
      \xCount_V_6_reg[6]\ => grp_v_tpgHlsDataFlow_fu_331_n_7,
      \xCount_V_6_reg[7]\ => grp_v_tpgHlsDataFlow_fu_331_n_6,
      \xCount_V_6_reg[7]_0\(1) => CTRL_s_axi_U_n_531,
      \xCount_V_6_reg[7]_0\(0) => CTRL_s_axi_U_n_532,
      \xCount_V_7[8]_i_12\ => CTRL_s_axi_U_n_34,
      \xCount_V_7_reg[6]\(2) => grp_v_tpgHlsDataFlow_fu_331_n_190,
      \xCount_V_7_reg[6]\(1) => grp_v_tpgHlsDataFlow_fu_331_n_191,
      \xCount_V_7_reg[6]\(0) => grp_v_tpgHlsDataFlow_fu_331_n_192,
      \xCount_V_7_reg[7]\(1) => CTRL_s_axi_U_n_533,
      \xCount_V_7_reg[7]\(0) => CTRL_s_axi_U_n_534,
      \xCount_V_7_reg[8]_i_2\ => CTRL_s_axi_U_n_40,
      \xCount_V_7_reg[9]\ => CTRL_s_axi_U_n_41,
      \xCount_V_7_reg[9]_0\ => CTRL_s_axi_U_n_36,
      \xCount_V_7_reg[9]_1\ => CTRL_s_axi_U_n_37,
      \xCount_V_7_reg[9]_2\ => CTRL_s_axi_U_n_38,
      \xCount_V_reg[0]\(0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternTartanColorBars_fu_1413/icmp_ln1072_2_fu_459_p2\,
      \xCount_V_reg[7]\(7) => CTRL_s_axi_U_n_98,
      \xCount_V_reg[7]\(6) => CTRL_s_axi_U_n_99,
      \xCount_V_reg[7]\(5) => CTRL_s_axi_U_n_100,
      \xCount_V_reg[7]\(4) => CTRL_s_axi_U_n_101,
      \xCount_V_reg[7]\(3) => CTRL_s_axi_U_n_102,
      \xCount_V_reg[7]\(2) => CTRL_s_axi_U_n_103,
      \xCount_V_reg[7]\(1) => CTRL_s_axi_U_n_104,
      \xCount_V_reg[7]\(0) => CTRL_s_axi_U_n_105,
      \xCount_V_reg[9]\(9 downto 0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternTartanColorBars_fu_1413/xCount_V\(9 downto 0),
      \xCount_V_reg[9]_0\(0) => CTRL_s_axi_U_n_94,
      \x_4_reg_4018_pp0_iter10_reg_reg[15]\(14 downto 0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_4_reg_4018_pp0_iter10_reg\(15 downto 1),
      \x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(6) => grp_v_tpgHlsDataFlow_fu_331_n_379,
      \x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(5) => grp_v_tpgHlsDataFlow_fu_331_n_380,
      \x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(4) => grp_v_tpgHlsDataFlow_fu_331_n_381,
      \x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(3) => grp_v_tpgHlsDataFlow_fu_331_n_382,
      \x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(2) => grp_v_tpgHlsDataFlow_fu_331_n_383,
      \x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(1) => grp_v_tpgHlsDataFlow_fu_331_n_384,
      \x_4_reg_4018_pp0_iter10_reg_reg[15]_0\(0) => grp_v_tpgHlsDataFlow_fu_331_n_385,
      \x_4_reg_4018_pp0_iter10_reg_reg[15]_1\(6) => grp_v_tpgHlsDataFlow_fu_331_n_386,
      \x_4_reg_4018_pp0_iter10_reg_reg[15]_1\(5) => grp_v_tpgHlsDataFlow_fu_331_n_387,
      \x_4_reg_4018_pp0_iter10_reg_reg[15]_1\(4) => grp_v_tpgHlsDataFlow_fu_331_n_388,
      \x_4_reg_4018_pp0_iter10_reg_reg[15]_1\(3) => grp_v_tpgHlsDataFlow_fu_331_n_389,
      \x_4_reg_4018_pp0_iter10_reg_reg[15]_1\(2) => grp_v_tpgHlsDataFlow_fu_331_n_390,
      \x_4_reg_4018_pp0_iter10_reg_reg[15]_1\(1) => grp_v_tpgHlsDataFlow_fu_331_n_391,
      \x_4_reg_4018_pp0_iter10_reg_reg[15]_1\(0) => grp_v_tpgHlsDataFlow_fu_331_n_392,
      \x_4_reg_4018_pp0_iter10_reg_reg[15]_2\(6) => grp_v_tpgHlsDataFlow_fu_331_n_429,
      \x_4_reg_4018_pp0_iter10_reg_reg[15]_2\(5) => grp_v_tpgHlsDataFlow_fu_331_n_430,
      \x_4_reg_4018_pp0_iter10_reg_reg[15]_2\(4) => grp_v_tpgHlsDataFlow_fu_331_n_431,
      \x_4_reg_4018_pp0_iter10_reg_reg[15]_2\(3) => grp_v_tpgHlsDataFlow_fu_331_n_432,
      \x_4_reg_4018_pp0_iter10_reg_reg[15]_2\(2) => grp_v_tpgHlsDataFlow_fu_331_n_433,
      \x_4_reg_4018_pp0_iter10_reg_reg[15]_2\(1) => grp_v_tpgHlsDataFlow_fu_331_n_434,
      \x_4_reg_4018_pp0_iter10_reg_reg[15]_2\(0) => grp_v_tpgHlsDataFlow_fu_331_n_435,
      \x_fu_114_reg[14]\(2 downto 0) => \tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/ap_sig_allocacmp_x_2\(14 downto 12),
      \yCount_V_2_reg[0]\ => CTRL_s_axi_U_n_59,
      \yCount_V_2_reg[0]_0\ => CTRL_s_axi_U_n_61,
      \yCount_V_2_reg[0]_1\ => CTRL_s_axi_U_n_60,
      \yCount_V_2_reg[8]\(8 downto 0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCrossHatch_fu_1369/yCount_V_2_reg\(8 downto 0),
      \yCount_V_3_reg[9]\(9 downto 0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCheckerBoard_fu_1385/yCount_V_3_reg\(9 downto 0),
      \yCount_V_reg[0]\(2) => CTRL_s_axi_U_n_114,
      \yCount_V_reg[0]\(1) => CTRL_s_axi_U_n_115,
      \yCount_V_reg[0]\(0) => CTRL_s_axi_U_n_116,
      \yCount_V_reg[9]\(9 downto 0) => \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternTartanColorBars_fu_1413/yCount_V_reg\(9 downto 0),
      \y_3_reg_1179_reg[15]\(7) => grp_v_tpgHlsDataFlow_fu_331_n_194,
      \y_3_reg_1179_reg[15]\(6) => grp_v_tpgHlsDataFlow_fu_331_n_195,
      \y_3_reg_1179_reg[15]\(5) => grp_v_tpgHlsDataFlow_fu_331_n_196,
      \y_3_reg_1179_reg[15]\(4) => grp_v_tpgHlsDataFlow_fu_331_n_197,
      \y_3_reg_1179_reg[15]\(3) => grp_v_tpgHlsDataFlow_fu_331_n_198,
      \y_3_reg_1179_reg[15]\(2) => grp_v_tpgHlsDataFlow_fu_331_n_199,
      \y_3_reg_1179_reg[15]\(1) => grp_v_tpgHlsDataFlow_fu_331_n_200,
      \y_3_reg_1179_reg[15]\(0) => grp_v_tpgHlsDataFlow_fu_331_n_201,
      \y_fu_206_reg[15]\(15 downto 0) => \tpgBackground_U0/y_fu_206_reg\(15 downto 0),
      \y_fu_206_reg[15]_0\ => grp_v_tpgHlsDataFlow_fu_331_n_541,
      \y_fu_86_reg[15]\(12 downto 3) => \tpgForeground_U0/y_fu_86_reg\(15 downto 6),
      \y_fu_86_reg[15]\(2 downto 0) => \tpgForeground_U0/y_fu_86_reg\(2 downto 0),
      \y_fu_86_reg[4]\ => grp_v_tpgHlsDataFlow_fu_331_n_589,
      \zonePlateVDelta_loc_0_fu_274_reg[14]\(14 downto 0) => \tpgBackground_U0/zonePlateVDelta_loc_0_fu_274\(14 downto 0),
      \zonePlateVDelta_loc_0_fu_274_reg[15]\(0) => grp_v_tpgHlsDataFlow_fu_331_n_378,
      \zonePlateVDelta_reg[15]\(15 downto 0) => ZplateVerContStart(15 downto 0),
      \zonePlateVDelta_reg[15]_i_2\(0) => ZplateVerContDelta(15)
    );
grp_v_tpgHlsDataFlow_fu_331_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_v_tpgHlsDataFlow_fu_331_n_604,
      Q => grp_v_tpgHlsDataFlow_fu_331_ap_start_reg,
      R => ap_rst_n_inv
    );
\icmp_ln455_reg_616_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => CTRL_s_axi_U_n_543,
      Q => icmp_ln455_reg_616,
      R => '0'
    );
regslice_both_m_axis_video_V_data_V_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_regslice_both
     port map (
      \B_V_data_1_payload_A_reg[47]_0\(47 downto 0) => grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TDATA(47 downto 0),
      \B_V_data_1_state_reg[0]_0\ => m_axis_video_TVALID,
      D(0) => ap_NS_fsm(0),
      Q(1) => ap_CS_fsm_state6,
      Q(0) => \ap_CS_fsm_reg_n_5_[0]\,
      RSTC => ap_rst_n_inv,
      \ap_CS_fsm_reg[5]\ => regslice_both_m_axis_video_V_data_V_U_n_8,
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_start => ap_start,
      grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TVALID => grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TVALID,
      m_axis_video_TDATA(47 downto 0) => m_axis_video_TDATA(47 downto 0),
      m_axis_video_TREADY => m_axis_video_TREADY,
      m_axis_video_TREADY_int_regslice => m_axis_video_TREADY_int_regslice
    );
regslice_both_m_axis_video_V_last_V_U: entity work.\design_1_v_tpg_0_0_design_1_v_tpg_0_0_regslice_both__parameterized1\
     port map (
      RSTC => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TLAST => grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TLAST,
      grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TVALID => grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TVALID,
      m_axis_video_TLAST(0) => m_axis_video_TLAST(0),
      m_axis_video_TREADY => m_axis_video_TREADY
    );
regslice_both_m_axis_video_V_user_V_U: entity work.\design_1_v_tpg_0_0_design_1_v_tpg_0_0_regslice_both__parameterized1_0\
     port map (
      RSTC => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TUSER => grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TUSER,
      grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TVALID => grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TVALID,
      m_axis_video_TREADY => m_axis_video_TREADY,
      m_axis_video_TUSER(0) => m_axis_video_TUSER(0)
    );
regslice_both_s_axis_video_V_data_V_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_regslice_both_1
     port map (
      \B_V_data_1_payload_B_reg[47]_0\(47 downto 0) => \AXIvideo2MultiPixStream_U0/p_1_in\(47 downto 0),
      \B_V_data_1_state_reg[0]_0\ => grp_v_tpgHlsDataFlow_fu_331_n_592,
      \B_V_data_1_state_reg[1]_0\ => s_axis_video_TREADY,
      RSTC => ap_rst_n_inv,
      ap_clk => ap_clk,
      \axi_data_V_5_fu_106_reg[0]\ => grp_v_tpgHlsDataFlow_fu_331_n_590,
      \axi_data_V_5_fu_106_reg[47]\(47 downto 0) => \AXIvideo2MultiPixStream_U0/p_0_in\(47 downto 0),
      \axi_data_V_5_fu_106_reg[47]_0\(47 downto 0) => \AXIvideo2MultiPixStream_U0/axi_0_2_lcssa_reg_148\(47 downto 0),
      \axi_data_V_fu_108_reg[0]\ => grp_v_tpgHlsDataFlow_fu_331_n_443,
      \axi_data_V_fu_108_reg[47]\(47 downto 0) => \AXIvideo2MultiPixStream_U0/axi_data_V_5_fu_106\(47 downto 0),
      s_axis_video_TDATA(47 downto 0) => s_axis_video_TDATA(47 downto 0),
      s_axis_video_TVALID => s_axis_video_TVALID,
      s_axis_video_TVALID_int_regslice => s_axis_video_TVALID_int_regslice
    );
regslice_both_s_axis_video_V_last_V_U: entity work.\design_1_v_tpg_0_0_design_1_v_tpg_0_0_regslice_both__parameterized1_2\
     port map (
      \B_V_data_1_payload_B_reg[0]_0\ => regslice_both_s_axis_video_V_last_V_U_n_6,
      B_V_data_1_sel_rd_reg_0 => grp_v_tpgHlsDataFlow_fu_331_n_592,
      RSTC => ap_rst_n_inv,
      ap_clk => ap_clk,
      axi_last_V_2_reg_138 => \AXIvideo2MultiPixStream_U0/axi_last_V_2_reg_138\,
      \axi_last_V_2_reg_138_reg[0]\ => regslice_both_s_axis_video_V_last_V_U_n_5,
      \axi_last_V_fu_112_reg[0]\ => grp_v_tpgHlsDataFlow_fu_331_n_443,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg => \AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg\,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_axi_last_V_out => \AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_axi_last_V_out\,
      s_axis_video_TLAST(0) => s_axis_video_TLAST(0),
      s_axis_video_TLAST_int_regslice => s_axis_video_TLAST_int_regslice,
      s_axis_video_TVALID => s_axis_video_TVALID,
      s_axis_video_TVALID_int_regslice => s_axis_video_TVALID_int_regslice
    );
regslice_both_s_axis_video_V_user_V_U: entity work.\design_1_v_tpg_0_0_design_1_v_tpg_0_0_regslice_both__parameterized1_3\
     port map (
      \B_V_data_1_payload_A_reg[0]_0\ => regslice_both_s_axis_video_V_user_V_U_n_6,
      B_V_data_1_sel_rd_reg_0 => grp_v_tpgHlsDataFlow_fu_331_n_592,
      RSTC => ap_rst_n_inv,
      SR(0) => \AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg0\,
      ap_clk => ap_clk,
      ap_done_cache => \AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181/flow_control_loop_pipe_sequential_init_U/ap_done_cache\,
      ap_done_reg1 => \AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181/ap_done_reg1\,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg => \AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg\,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg_reg => regslice_both_s_axis_video_V_user_V_U_n_7,
      s_axis_video_TUSER(0) => s_axis_video_TUSER(0),
      s_axis_video_TVALID => s_axis_video_TVALID,
      s_axis_video_TVALID_int_regslice => s_axis_video_TVALID_int_regslice
    );
\s[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_new_0_reg_320,
      I1 => p_0_in,
      O => s
    );
\s[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_fu_574_p4(21),
      I1 => tmp_1_fu_574_p4(20),
      O => \s[0]_i_10_n_5\
    );
\s[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_fu_574_p4(19),
      I1 => tmp_1_fu_574_p4(18),
      O => \s[0]_i_11_n_5\
    );
\s[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_fu_574_p4(17),
      I1 => tmp_1_fu_574_p4(16),
      O => \s[0]_i_12_n_5\
    );
\s[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_fu_574_p4(0),
      I1 => tmp_1_fu_574_p4(1),
      O => \s[0]_i_13_n_5\
    );
\s[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_fu_574_p4(15),
      I1 => tmp_1_fu_574_p4(14),
      O => \s[0]_i_14_n_5\
    );
\s[0]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_fu_574_p4(13),
      I1 => tmp_1_fu_574_p4(12),
      O => \s[0]_i_15_n_5\
    );
\s[0]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_fu_574_p4(11),
      I1 => tmp_1_fu_574_p4(10),
      O => \s[0]_i_16_n_5\
    );
\s[0]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_fu_574_p4(9),
      I1 => tmp_1_fu_574_p4(8),
      O => \s[0]_i_17_n_5\
    );
\s[0]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_fu_574_p4(7),
      I1 => tmp_1_fu_574_p4(6),
      O => \s[0]_i_18_n_5\
    );
\s[0]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_fu_574_p4(5),
      I1 => tmp_1_fu_574_p4(4),
      O => \s[0]_i_19_n_5\
    );
\s[0]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_fu_574_p4(3),
      I1 => tmp_1_fu_574_p4(2),
      O => \s[0]_i_20_n_5\
    );
\s[0]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_1_fu_574_p4(0),
      I1 => tmp_1_fu_574_p4(1),
      O => \s[0]_i_21_n_5\
    );
\s[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \s_reg_n_5_[0]\,
      O => \s[0]_i_4_n_5\
    );
\s[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_fu_574_p4(28),
      O => \s[0]_i_6_n_5\
    );
\s[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_fu_574_p4(27),
      I1 => tmp_1_fu_574_p4(26),
      O => \s[0]_i_7_n_5\
    );
\s[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_fu_574_p4(25),
      I1 => tmp_1_fu_574_p4(24),
      O => \s[0]_i_8_n_5\
    );
\s[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_fu_574_p4(23),
      I1 => tmp_1_fu_574_p4(22),
      O => \s[0]_i_9_n_5\
    );
\s_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count_new_0_reg_320,
      D => \s_reg[0]_i_2_n_20\,
      Q => \s_reg_n_5_[0]\,
      R => s
    );
\s_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \s_reg[0]_i_2_n_5\,
      CO(6) => \s_reg[0]_i_2_n_6\,
      CO(5) => \s_reg[0]_i_2_n_7\,
      CO(4) => \s_reg[0]_i_2_n_8\,
      CO(3) => \s_reg[0]_i_2_n_9\,
      CO(2) => \s_reg[0]_i_2_n_10\,
      CO(1) => \s_reg[0]_i_2_n_11\,
      CO(0) => \s_reg[0]_i_2_n_12\,
      DI(7 downto 0) => B"00000001",
      O(7) => \s_reg[0]_i_2_n_13\,
      O(6) => \s_reg[0]_i_2_n_14\,
      O(5) => \s_reg[0]_i_2_n_15\,
      O(4) => \s_reg[0]_i_2_n_16\,
      O(3) => \s_reg[0]_i_2_n_17\,
      O(2) => \s_reg[0]_i_2_n_18\,
      O(1) => \s_reg[0]_i_2_n_19\,
      O(0) => \s_reg[0]_i_2_n_20\,
      S(7 downto 3) => tmp_1_fu_574_p4(4 downto 0),
      S(2) => \s_reg_n_5_[2]\,
      S(1) => \s_reg_n_5_[1]\,
      S(0) => \s[0]_i_4_n_5\
    );
\s_reg[0]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \s_reg[0]_i_5_n_5\,
      CI_TOP => '0',
      CO(7) => \NLW_s_reg[0]_i_3_CO_UNCONNECTED\(7),
      CO(6) => p_0_in,
      CO(5) => \s_reg[0]_i_3_n_7\,
      CO(4) => \s_reg[0]_i_3_n_8\,
      CO(3) => \s_reg[0]_i_3_n_9\,
      CO(2) => \s_reg[0]_i_3_n_10\,
      CO(1) => \s_reg[0]_i_3_n_11\,
      CO(0) => \s_reg[0]_i_3_n_12\,
      DI(7) => '0',
      DI(6) => tmp_1_fu_574_p4(28),
      DI(5 downto 0) => B"000000",
      O(7 downto 0) => \NLW_s_reg[0]_i_3_O_UNCONNECTED\(7 downto 0),
      S(7) => '0',
      S(6) => \s[0]_i_6_n_5\,
      S(5) => \s[0]_i_7_n_5\,
      S(4) => \s[0]_i_8_n_5\,
      S(3) => \s[0]_i_9_n_5\,
      S(2) => \s[0]_i_10_n_5\,
      S(1) => \s[0]_i_11_n_5\,
      S(0) => \s[0]_i_12_n_5\
    );
\s_reg[0]_i_5\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \s_reg[0]_i_5_n_5\,
      CO(6) => \s_reg[0]_i_5_n_6\,
      CO(5) => \s_reg[0]_i_5_n_7\,
      CO(4) => \s_reg[0]_i_5_n_8\,
      CO(3) => \s_reg[0]_i_5_n_9\,
      CO(2) => \s_reg[0]_i_5_n_10\,
      CO(1) => \s_reg[0]_i_5_n_11\,
      CO(0) => \s_reg[0]_i_5_n_12\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \s[0]_i_13_n_5\,
      O(7 downto 0) => \NLW_s_reg[0]_i_5_O_UNCONNECTED\(7 downto 0),
      S(7) => \s[0]_i_14_n_5\,
      S(6) => \s[0]_i_15_n_5\,
      S(5) => \s[0]_i_16_n_5\,
      S(4) => \s[0]_i_17_n_5\,
      S(3) => \s[0]_i_18_n_5\,
      S(2) => \s[0]_i_19_n_5\,
      S(1) => \s[0]_i_20_n_5\,
      S(0) => \s[0]_i_21_n_5\
    );
\s_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count_new_0_reg_320,
      D => \s_reg[8]_i_1_n_18\,
      Q => tmp_1_fu_574_p4(7),
      R => s
    );
\s_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count_new_0_reg_320,
      D => \s_reg[8]_i_1_n_17\,
      Q => tmp_1_fu_574_p4(8),
      R => s
    );
\s_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count_new_0_reg_320,
      D => \s_reg[8]_i_1_n_16\,
      Q => tmp_1_fu_574_p4(9),
      R => s
    );
\s_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count_new_0_reg_320,
      D => \s_reg[8]_i_1_n_15\,
      Q => tmp_1_fu_574_p4(10),
      R => s
    );
\s_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count_new_0_reg_320,
      D => \s_reg[8]_i_1_n_14\,
      Q => tmp_1_fu_574_p4(11),
      R => s
    );
\s_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count_new_0_reg_320,
      D => \s_reg[8]_i_1_n_13\,
      Q => tmp_1_fu_574_p4(12),
      R => s
    );
\s_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count_new_0_reg_320,
      D => \s_reg[16]_i_1_n_20\,
      Q => tmp_1_fu_574_p4(13),
      R => s
    );
\s_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \s_reg[8]_i_1_n_5\,
      CI_TOP => '0',
      CO(7) => \s_reg[16]_i_1_n_5\,
      CO(6) => \s_reg[16]_i_1_n_6\,
      CO(5) => \s_reg[16]_i_1_n_7\,
      CO(4) => \s_reg[16]_i_1_n_8\,
      CO(3) => \s_reg[16]_i_1_n_9\,
      CO(2) => \s_reg[16]_i_1_n_10\,
      CO(1) => \s_reg[16]_i_1_n_11\,
      CO(0) => \s_reg[16]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7) => \s_reg[16]_i_1_n_13\,
      O(6) => \s_reg[16]_i_1_n_14\,
      O(5) => \s_reg[16]_i_1_n_15\,
      O(4) => \s_reg[16]_i_1_n_16\,
      O(3) => \s_reg[16]_i_1_n_17\,
      O(2) => \s_reg[16]_i_1_n_18\,
      O(1) => \s_reg[16]_i_1_n_19\,
      O(0) => \s_reg[16]_i_1_n_20\,
      S(7 downto 0) => tmp_1_fu_574_p4(20 downto 13)
    );
\s_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count_new_0_reg_320,
      D => \s_reg[16]_i_1_n_19\,
      Q => tmp_1_fu_574_p4(14),
      R => s
    );
\s_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count_new_0_reg_320,
      D => \s_reg[16]_i_1_n_18\,
      Q => tmp_1_fu_574_p4(15),
      R => s
    );
\s_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count_new_0_reg_320,
      D => \s_reg[16]_i_1_n_17\,
      Q => tmp_1_fu_574_p4(16),
      R => s
    );
\s_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count_new_0_reg_320,
      D => \s_reg[0]_i_2_n_19\,
      Q => \s_reg_n_5_[1]\,
      R => s
    );
\s_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count_new_0_reg_320,
      D => \s_reg[16]_i_1_n_16\,
      Q => tmp_1_fu_574_p4(17),
      R => s
    );
\s_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count_new_0_reg_320,
      D => \s_reg[16]_i_1_n_15\,
      Q => tmp_1_fu_574_p4(18),
      R => s
    );
\s_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count_new_0_reg_320,
      D => \s_reg[16]_i_1_n_14\,
      Q => tmp_1_fu_574_p4(19),
      R => s
    );
\s_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count_new_0_reg_320,
      D => \s_reg[16]_i_1_n_13\,
      Q => tmp_1_fu_574_p4(20),
      R => s
    );
\s_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count_new_0_reg_320,
      D => \s_reg[24]_i_1_n_20\,
      Q => tmp_1_fu_574_p4(21),
      R => s
    );
\s_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \s_reg[16]_i_1_n_5\,
      CI_TOP => '0',
      CO(7) => \NLW_s_reg[24]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \s_reg[24]_i_1_n_6\,
      CO(5) => \s_reg[24]_i_1_n_7\,
      CO(4) => \s_reg[24]_i_1_n_8\,
      CO(3) => \s_reg[24]_i_1_n_9\,
      CO(2) => \s_reg[24]_i_1_n_10\,
      CO(1) => \s_reg[24]_i_1_n_11\,
      CO(0) => \s_reg[24]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7) => \s_reg[24]_i_1_n_13\,
      O(6) => \s_reg[24]_i_1_n_14\,
      O(5) => \s_reg[24]_i_1_n_15\,
      O(4) => \s_reg[24]_i_1_n_16\,
      O(3) => \s_reg[24]_i_1_n_17\,
      O(2) => \s_reg[24]_i_1_n_18\,
      O(1) => \s_reg[24]_i_1_n_19\,
      O(0) => \s_reg[24]_i_1_n_20\,
      S(7 downto 0) => tmp_1_fu_574_p4(28 downto 21)
    );
\s_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count_new_0_reg_320,
      D => \s_reg[24]_i_1_n_19\,
      Q => tmp_1_fu_574_p4(22),
      R => s
    );
\s_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count_new_0_reg_320,
      D => \s_reg[24]_i_1_n_18\,
      Q => tmp_1_fu_574_p4(23),
      R => s
    );
\s_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count_new_0_reg_320,
      D => \s_reg[24]_i_1_n_17\,
      Q => tmp_1_fu_574_p4(24),
      R => s
    );
\s_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count_new_0_reg_320,
      D => \s_reg[24]_i_1_n_16\,
      Q => tmp_1_fu_574_p4(25),
      R => s
    );
\s_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count_new_0_reg_320,
      D => \s_reg[24]_i_1_n_15\,
      Q => tmp_1_fu_574_p4(26),
      R => s
    );
\s_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count_new_0_reg_320,
      D => \s_reg[0]_i_2_n_18\,
      Q => \s_reg_n_5_[2]\,
      R => s
    );
\s_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count_new_0_reg_320,
      D => \s_reg[24]_i_1_n_14\,
      Q => tmp_1_fu_574_p4(27),
      R => s
    );
\s_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count_new_0_reg_320,
      D => \s_reg[24]_i_1_n_13\,
      Q => tmp_1_fu_574_p4(28),
      R => s
    );
\s_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count_new_0_reg_320,
      D => \s_reg[0]_i_2_n_17\,
      Q => tmp_1_fu_574_p4(0),
      R => s
    );
\s_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count_new_0_reg_320,
      D => \s_reg[0]_i_2_n_16\,
      Q => tmp_1_fu_574_p4(1),
      R => s
    );
\s_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count_new_0_reg_320,
      D => \s_reg[0]_i_2_n_15\,
      Q => tmp_1_fu_574_p4(2),
      R => s
    );
\s_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count_new_0_reg_320,
      D => \s_reg[0]_i_2_n_14\,
      Q => tmp_1_fu_574_p4(3),
      R => s
    );
\s_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count_new_0_reg_320,
      D => \s_reg[0]_i_2_n_13\,
      Q => tmp_1_fu_574_p4(4),
      R => s
    );
\s_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count_new_0_reg_320,
      D => \s_reg[8]_i_1_n_20\,
      Q => tmp_1_fu_574_p4(5),
      R => s
    );
\s_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \s_reg[0]_i_2_n_5\,
      CI_TOP => '0',
      CO(7) => \s_reg[8]_i_1_n_5\,
      CO(6) => \s_reg[8]_i_1_n_6\,
      CO(5) => \s_reg[8]_i_1_n_7\,
      CO(4) => \s_reg[8]_i_1_n_8\,
      CO(3) => \s_reg[8]_i_1_n_9\,
      CO(2) => \s_reg[8]_i_1_n_10\,
      CO(1) => \s_reg[8]_i_1_n_11\,
      CO(0) => \s_reg[8]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7) => \s_reg[8]_i_1_n_13\,
      O(6) => \s_reg[8]_i_1_n_14\,
      O(5) => \s_reg[8]_i_1_n_15\,
      O(4) => \s_reg[8]_i_1_n_16\,
      O(3) => \s_reg[8]_i_1_n_17\,
      O(2) => \s_reg[8]_i_1_n_18\,
      O(1) => \s_reg[8]_i_1_n_19\,
      O(0) => \s_reg[8]_i_1_n_20\,
      S(7 downto 0) => tmp_1_fu_574_p4(12 downto 5)
    );
\s_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count_new_0_reg_320,
      D => \s_reg[8]_i_1_n_19\,
      Q => tmp_1_fu_574_p4(6),
      R => s
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0 is
  port (
    s_axi_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_CTRL_AWVALID : in STD_LOGIC;
    s_axi_CTRL_AWREADY : out STD_LOGIC;
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_WREADY : out STD_LOGIC;
    s_axi_CTRL_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_BVALID : out STD_LOGIC;
    s_axi_CTRL_BREADY : in STD_LOGIC;
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    s_axi_CTRL_ARREADY : out STD_LOGIC;
    s_axi_CTRL_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_RVALID : out STD_LOGIC;
    s_axi_CTRL_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    fid : out STD_LOGIC_VECTOR ( 0 to 0 );
    fid_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    interrupt : out STD_LOGIC;
    m_axis_video_TVALID : out STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    m_axis_video_TDATA : out STD_LOGIC_VECTOR ( 47 downto 0 );
    m_axis_video_TKEEP : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axis_video_TSTRB : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axis_video_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TVALID : in STD_LOGIC;
    s_axis_video_TREADY : out STD_LOGIC;
    s_axis_video_TDATA : in STD_LOGIC_VECTOR ( 47 downto 0 );
    s_axis_video_TKEEP : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axis_video_TSTRB : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axis_video_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_v_tpg_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_v_tpg_0_0 : entity is "design_1_v_tpg_0_0,design_1_v_tpg_0_0_v_tpg,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_v_tpg_0_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_v_tpg_0_0 : entity is "design_1_v_tpg_0_0_v_tpg,Vivado 2021.2";
  attribute hls_module : string;
  attribute hls_module of design_1_v_tpg_0_0 : entity is "yes";
end design_1_v_tpg_0_0;

architecture STRUCTURE of design_1_v_tpg_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^s_axi_ctrl_rdata\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_ap_local_block_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axis_video_TDEST_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axis_video_TID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axis_video_TKEEP_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_m_axis_video_TSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_CTRL_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_S_AXI_CTRL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTRL_ADDR_WIDTH of inst : label is 8;
  attribute C_S_AXI_CTRL_DATA_WIDTH : integer;
  attribute C_S_AXI_CTRL_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of inst : label is "6'b000001";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of inst : label is "6'b000010";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of inst : label is "6'b000100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of inst : label is "6'b001000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of inst : label is "6'b010000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of inst : label is "6'b100000";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_CTRL:m_axis_video:s_axis_video, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 300892857, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_clk_wiz_1_0_clk_out1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of m_axis_video_TREADY : signal is "xilinx.com:interface:axis:1.0 m_axis_video TREADY";
  attribute X_INTERFACE_INFO of m_axis_video_TVALID : signal is "xilinx.com:interface:axis:1.0 m_axis_video TVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL BREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL BVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_CTRL_RREADY : signal is "XIL_INTERFACENAME s_axi_CTRL, ADDR_WIDTH 8, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 300892857, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_clk_wiz_1_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WVALID";
  attribute X_INTERFACE_INFO of s_axis_video_TREADY : signal is "xilinx.com:interface:axis:1.0 s_axis_video TREADY";
  attribute X_INTERFACE_INFO of s_axis_video_TVALID : signal is "xilinx.com:interface:axis:1.0 s_axis_video TVALID";
  attribute X_INTERFACE_INFO of m_axis_video_TDATA : signal is "xilinx.com:interface:axis:1.0 m_axis_video TDATA";
  attribute X_INTERFACE_INFO of m_axis_video_TDEST : signal is "xilinx.com:interface:axis:1.0 m_axis_video TDEST";
  attribute X_INTERFACE_PARAMETER of m_axis_video_TDEST : signal is "XIL_INTERFACENAME m_axis_video, TDATA_NUM_BYTES 6, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 300892857, PHASE 0.0, CLK_DOMAIN design_1_clk_wiz_1_0_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axis_video_TID : signal is "xilinx.com:interface:axis:1.0 m_axis_video TID";
  attribute X_INTERFACE_INFO of m_axis_video_TKEEP : signal is "xilinx.com:interface:axis:1.0 m_axis_video TKEEP";
  attribute X_INTERFACE_INFO of m_axis_video_TLAST : signal is "xilinx.com:interface:axis:1.0 m_axis_video TLAST";
  attribute X_INTERFACE_INFO of m_axis_video_TSTRB : signal is "xilinx.com:interface:axis:1.0 m_axis_video TSTRB";
  attribute X_INTERFACE_INFO of m_axis_video_TUSER : signal is "xilinx.com:interface:axis:1.0 m_axis_video TUSER";
  attribute X_INTERFACE_INFO of s_axi_CTRL_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARADDR";
  attribute X_INTERFACE_INFO of s_axi_CTRL_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWADDR";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL BRESP";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RDATA";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RRESP";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WDATA";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WSTRB";
  attribute X_INTERFACE_INFO of s_axis_video_TDATA : signal is "xilinx.com:interface:axis:1.0 s_axis_video TDATA";
  attribute X_INTERFACE_INFO of s_axis_video_TDEST : signal is "xilinx.com:interface:axis:1.0 s_axis_video TDEST";
  attribute X_INTERFACE_PARAMETER of s_axis_video_TDEST : signal is "XIL_INTERFACENAME s_axis_video, TDATA_NUM_BYTES 6, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 300892857, PHASE 0.0, CLK_DOMAIN design_1_clk_wiz_1_0_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axis_video_TID : signal is "xilinx.com:interface:axis:1.0 s_axis_video TID";
  attribute X_INTERFACE_INFO of s_axis_video_TKEEP : signal is "xilinx.com:interface:axis:1.0 s_axis_video TKEEP";
  attribute X_INTERFACE_INFO of s_axis_video_TLAST : signal is "xilinx.com:interface:axis:1.0 s_axis_video TLAST";
  attribute X_INTERFACE_INFO of s_axis_video_TSTRB : signal is "xilinx.com:interface:axis:1.0 s_axis_video TSTRB";
  attribute X_INTERFACE_INFO of s_axis_video_TUSER : signal is "xilinx.com:interface:axis:1.0 s_axis_video TUSER";
begin
  m_axis_video_TDEST(0) <= \<const0>\;
  m_axis_video_TID(0) <= \<const0>\;
  m_axis_video_TKEEP(5) <= \<const1>\;
  m_axis_video_TKEEP(4) <= \<const1>\;
  m_axis_video_TKEEP(3) <= \<const1>\;
  m_axis_video_TKEEP(2) <= \<const1>\;
  m_axis_video_TKEEP(1) <= \<const1>\;
  m_axis_video_TKEEP(0) <= \<const1>\;
  m_axis_video_TSTRB(5) <= \<const0>\;
  m_axis_video_TSTRB(4) <= \<const0>\;
  m_axis_video_TSTRB(3) <= \<const0>\;
  m_axis_video_TSTRB(2) <= \<const0>\;
  m_axis_video_TSTRB(1) <= \<const0>\;
  m_axis_video_TSTRB(0) <= \<const0>\;
  s_axi_CTRL_BRESP(1) <= \<const0>\;
  s_axi_CTRL_BRESP(0) <= \<const0>\;
  s_axi_CTRL_RDATA(31) <= \<const0>\;
  s_axi_CTRL_RDATA(30) <= \<const0>\;
  s_axi_CTRL_RDATA(29) <= \<const0>\;
  s_axi_CTRL_RDATA(28) <= \<const0>\;
  s_axi_CTRL_RDATA(27) <= \<const0>\;
  s_axi_CTRL_RDATA(26) <= \<const0>\;
  s_axi_CTRL_RDATA(25) <= \<const0>\;
  s_axi_CTRL_RDATA(24) <= \<const0>\;
  s_axi_CTRL_RDATA(23) <= \<const0>\;
  s_axi_CTRL_RDATA(22) <= \<const0>\;
  s_axi_CTRL_RDATA(21) <= \<const0>\;
  s_axi_CTRL_RDATA(20) <= \<const0>\;
  s_axi_CTRL_RDATA(19) <= \<const0>\;
  s_axi_CTRL_RDATA(18) <= \<const0>\;
  s_axi_CTRL_RDATA(17) <= \<const0>\;
  s_axi_CTRL_RDATA(16) <= \<const0>\;
  s_axi_CTRL_RDATA(15 downto 0) <= \^s_axi_ctrl_rdata\(15 downto 0);
  s_axi_CTRL_RRESP(1) <= \<const0>\;
  s_axi_CTRL_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_v_tpg
     port map (
      ap_clk => ap_clk,
      ap_local_block => NLW_inst_ap_local_block_UNCONNECTED,
      ap_rst_n => ap_rst_n,
      fid => fid(0),
      fid_in => fid_in(0),
      interrupt => interrupt,
      m_axis_video_TDATA(47 downto 0) => m_axis_video_TDATA(47 downto 0),
      m_axis_video_TDEST(0) => NLW_inst_m_axis_video_TDEST_UNCONNECTED(0),
      m_axis_video_TID(0) => NLW_inst_m_axis_video_TID_UNCONNECTED(0),
      m_axis_video_TKEEP(5 downto 0) => NLW_inst_m_axis_video_TKEEP_UNCONNECTED(5 downto 0),
      m_axis_video_TLAST(0) => m_axis_video_TLAST(0),
      m_axis_video_TREADY => m_axis_video_TREADY,
      m_axis_video_TSTRB(5 downto 0) => NLW_inst_m_axis_video_TSTRB_UNCONNECTED(5 downto 0),
      m_axis_video_TUSER(0) => m_axis_video_TUSER(0),
      m_axis_video_TVALID => m_axis_video_TVALID,
      s_axi_CTRL_ARADDR(7 downto 0) => s_axi_CTRL_ARADDR(7 downto 0),
      s_axi_CTRL_ARREADY => s_axi_CTRL_ARREADY,
      s_axi_CTRL_ARVALID => s_axi_CTRL_ARVALID,
      s_axi_CTRL_AWADDR(7 downto 0) => s_axi_CTRL_AWADDR(7 downto 0),
      s_axi_CTRL_AWREADY => s_axi_CTRL_AWREADY,
      s_axi_CTRL_AWVALID => s_axi_CTRL_AWVALID,
      s_axi_CTRL_BREADY => s_axi_CTRL_BREADY,
      s_axi_CTRL_BRESP(1 downto 0) => NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED(1 downto 0),
      s_axi_CTRL_BVALID => s_axi_CTRL_BVALID,
      s_axi_CTRL_RDATA(31 downto 16) => NLW_inst_s_axi_CTRL_RDATA_UNCONNECTED(31 downto 16),
      s_axi_CTRL_RDATA(15 downto 0) => \^s_axi_ctrl_rdata\(15 downto 0),
      s_axi_CTRL_RREADY => s_axi_CTRL_RREADY,
      s_axi_CTRL_RRESP(1 downto 0) => NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED(1 downto 0),
      s_axi_CTRL_RVALID => s_axi_CTRL_RVALID,
      s_axi_CTRL_WDATA(31 downto 16) => B"0000000000000000",
      s_axi_CTRL_WDATA(15 downto 0) => s_axi_CTRL_WDATA(15 downto 0),
      s_axi_CTRL_WREADY => s_axi_CTRL_WREADY,
      s_axi_CTRL_WSTRB(3 downto 2) => B"00",
      s_axi_CTRL_WSTRB(1 downto 0) => s_axi_CTRL_WSTRB(1 downto 0),
      s_axi_CTRL_WVALID => s_axi_CTRL_WVALID,
      s_axis_video_TDATA(47 downto 0) => s_axis_video_TDATA(47 downto 0),
      s_axis_video_TDEST(0) => '0',
      s_axis_video_TID(0) => '0',
      s_axis_video_TKEEP(5 downto 0) => B"000000",
      s_axis_video_TLAST(0) => s_axis_video_TLAST(0),
      s_axis_video_TREADY => s_axis_video_TREADY,
      s_axis_video_TSTRB(5 downto 0) => B"000000",
      s_axis_video_TUSER(0) => s_axis_video_TUSER(0),
      s_axis_video_TVALID => s_axis_video_TVALID
    );
end STRUCTURE;
