[2025-09-18 02:40:40] START suite=qualcomm_srv trace=srv132_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv132_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 3048179 heartbeat IPC: 3.281 cumulative IPC: 3.281 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5922209 heartbeat IPC: 3.479 cumulative IPC: 3.377 (Simulation time: 00 hr 01 min 16 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5922209 cumulative IPC: 3.377 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5922209 cumulative IPC: 3.377 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 13798212 heartbeat IPC: 1.27 cumulative IPC: 1.27 (Simulation time: 00 hr 02 min 26 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 21605959 heartbeat IPC: 1.281 cumulative IPC: 1.275 (Simulation time: 00 hr 03 min 34 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 29651259 heartbeat IPC: 1.243 cumulative IPC: 1.264 (Simulation time: 00 hr 04 min 41 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 37435471 heartbeat IPC: 1.285 cumulative IPC: 1.269 (Simulation time: 00 hr 05 min 43 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 44864216 heartbeat IPC: 1.346 cumulative IPC: 1.284 (Simulation time: 00 hr 06 min 49 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 52645582 heartbeat IPC: 1.285 cumulative IPC: 1.284 (Simulation time: 00 hr 07 min 59 sec)
Heartbeat CPU 0 instructions: 90000018 cycles: 60781599 heartbeat IPC: 1.229 cumulative IPC: 1.276 (Simulation time: 00 hr 09 min 04 sec)
Heartbeat CPU 0 instructions: 100000020 cycles: 68235089 heartbeat IPC: 1.342 cumulative IPC: 1.284 (Simulation time: 00 hr 10 min 09 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv132_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000023 cycles: 76122918 heartbeat IPC: 1.268 cumulative IPC: 1.282 (Simulation time: 00 hr 11 min 19 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 79069761 cumulative IPC: 1.265 (Simulation time: 00 hr 12 min 28 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 79069761 cumulative IPC: 1.265 (Simulation time: 00 hr 12 min 28 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv132_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.265 instructions: 100000001 cycles: 79069761
CPU 0 Branch Prediction Accuracy: 95.49% MPKI: 7.475 Average ROB Occupancy at Mispredict: 66.3
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.06821
BRANCH_INDIRECT: 0.1411
BRANCH_CONDITIONAL: 7.013
BRANCH_DIRECT_CALL: 0.1047
BRANCH_INDIRECT_CALL: 0.02575
BRANCH_RETURN: 0.1218


====Backend Stall Breakdown====
ROB_STALL: 6434317
LQ_STALL: 0
SQ_STALL: 2075138


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 447.02686
REPLAY_LOAD: 132.80406
NON_REPLAY_LOAD: 26.059095

== Total ==
ADDR_TRANS: 1697361
REPLAY_LOAD: 588322
NON_REPLAY_LOAD: 4148634

== Counts ==
ADDR_TRANS: 3797
REPLAY_LOAD: 4430
NON_REPLAY_LOAD: 159201

cpu0->cpu0_STLB TOTAL        ACCESS:     751195 HIT:     688493 MISS:      62702 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     751195 HIT:     688493 MISS:      62702 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 299.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    2657155 HIT:    1607359 MISS:    1049796 MSHR_MERGE:      29455
cpu0->cpu0_L2C LOAD         ACCESS:    1506522 HIT:     928561 MISS:     577961 MSHR_MERGE:       2434
cpu0->cpu0_L2C RFO          ACCESS:     197322 HIT:      41683 MISS:     155639 MSHR_MERGE:         12
cpu0->cpu0_L2C PREFETCH     ACCESS:     415317 HIT:     219182 MISS:     196135 MSHR_MERGE:      27009
cpu0->cpu0_L2C WRITE        ACCESS:     412302 HIT:     411653 MISS:        649 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     125692 HIT:       6280 MISS:     119412 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     281669 ISSUED:     251609 USEFUL:      63471 USELESS:      16020
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 94.66 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   12942245 HIT:   11512855 MISS:    1429390 MSHR_MERGE:     431200
cpu0->cpu0_L1I LOAD         ACCESS:   12942245 HIT:   11512855 MISS:    1429390 MSHR_MERGE:     431200
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 27.58 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   25041437 HIT:   22917078 MISS:    2124359 MSHR_MERGE:    1129221
cpu0->cpu0_L1D LOAD         ACCESS:   13654412 HIT:   12780628 MISS:     873784 MSHR_MERGE:     365451
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     718315 HIT:     517834 MISS:     200481 MSHR_MERGE:      36705
cpu0->cpu0_L1D WRITE        ACCESS:   10527448 HIT:    9603919 MISS:     923529 MSHR_MERGE:     726192
cpu0->cpu0_L1D TRANSLATION  ACCESS:     141262 HIT:      14697 MISS:     126565 MSHR_MERGE:        873
cpu0->cpu0_L1D PREFETCH REQUESTED:    1215383 ISSUED:     718307 USEFUL:     130078 USELESS:      30448
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 89.36 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   10502565 HIT:   10065676 MISS:     436889 MSHR_MERGE:     237708
cpu0->cpu0_ITLB LOAD         ACCESS:   10502565 HIT:   10065676 MISS:     436889 MSHR_MERGE:     237708
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 22.61 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   22939685 HIT:   22150198 MISS:     789487 MSHR_MERGE:     237473
cpu0->cpu0_DTLB LOAD         ACCESS:   22939685 HIT:   22150198 MISS:     789487 MSHR_MERGE:     237473
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 32.38 cycles
cpu0->LLC TOTAL        ACCESS:    1355433 HIT:     754106 MISS:     601327 MSHR_MERGE:         50
cpu0->LLC LOAD         ACCESS:     575526 HIT:     327975 MISS:     247551 MSHR_MERGE:         11
cpu0->LLC RFO          ACCESS:     155627 HIT:      15047 MISS:     140580 MSHR_MERGE:          1
cpu0->LLC PREFETCH     ACCESS:     169124 HIT:      35564 MISS:     133560 MSHR_MERGE:         38
cpu0->LLC WRITE        ACCESS:     335744 HIT:     335560 MISS:        184 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     119412 HIT:      39960 MISS:      79452 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 119.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      43671
  ROW_BUFFER_MISS:     557403
  AVG DBUS CONGESTED CYCLE: 6.144
Channel 0 WQ ROW_BUFFER_HIT:      55741
  ROW_BUFFER_MISS:     247049
  FULL:          0
Channel 0 REFRESHES ISSUED:       6589

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       496592        46952        29956        14162
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          132          736         8050        14296
  STLB miss resolved @ L2C                0          201          693         4150         5064
  STLB miss resolved @ LLC                0          259         1360        18907        11071
  STLB miss resolved @ MEM                0          238         2173        17278        48468

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             199287        11308       125207        30775         7286
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           51          198         2428         2603
  STLB miss resolved @ L2C                0           14          183          952          611
  STLB miss resolved @ LLC                0           84          442        11226         3901
  STLB miss resolved @ MEM                3           74          612        10869        13192
[2025-09-18 02:53:09] END   suite=qualcomm_srv trace=srv132_ap (rc=0)
