From 1b84e7e288ac2d97ad506024ecf31a5d6f99a357 Mon Sep 17 00:00:00 2001
From: SangeethaRao <sangeetha.rao@lsi.com>
Date: Fri, 12 Dec 2014 10:58:20 +0100
Subject: [PATCH 04/86] Added X9 GPDMA support based on X7 for simulator
 (continue)

Signed-off-by: SangeethaRao <sangeetha.rao@lsi.com>
[Original patch is from linux-yocto-4.1 axxia/base branch.]
Signed-off-by: Yanjiang Jin <yanjiang.jin@windriver.com>
Signed-off-by: Quanyang Wang <quanyang.wang@windriver.com>
---
 arch/arm64/boot/dts/intel/axm5604-sim.dts |    8 ++++++
 arch/arm64/boot/dts/intel/axm56xx.dtsi    |   40 ++++++++++++++++++++++------
 2 files changed, 39 insertions(+), 9 deletions(-)

diff --git a/arch/arm64/boot/dts/intel/axm5604-sim.dts b/arch/arm64/boot/dts/intel/axm5604-sim.dts
index 1ce1cc4..f8d8b41 100644
--- a/arch/arm64/boot/dts/intel/axm5604-sim.dts
+++ b/arch/arm64/boot/dts/intel/axm5604-sim.dts
@@ -102,3 +102,11 @@
 &i2c3 {
         status = "okay";
 };
+
+&gpdma0 {
+	status = "okay";
+};
+
+&gpdma1 {
+	status = "okay";
+};
diff --git a/arch/arm64/boot/dts/intel/axm56xx.dtsi b/arch/arm64/boot/dts/intel/axm56xx.dtsi
index 0b71f6a..b195713 100644
--- a/arch/arm64/boot/dts/intel/axm56xx.dtsi
+++ b/arch/arm64/boot/dts/intel/axm56xx.dtsi
@@ -28,6 +28,8 @@
 		i2c1	  = &i2c1;
 		i2c2	  = &i2c2;
 		i2c3	  = &i2c3;
+		gpdma0	  = &gpdma0;
+		gpdma1	  = &gpdma1;
 	};
 
 	clocks {
@@ -90,6 +92,7 @@
 			syscon = <&syscon>;
 		};
 
+
 		nemac: ethernet@8080240000 {
 			compatible = "lsi,nemac";
 			reg = <0x80 0x80240000 0x1000>;
@@ -127,15 +130,34 @@
 			status = "disabled";
 		};
 
-		dma0: dma-controller@8030520000 {
-			compatible = "lsi,dma32";
-			interrupts = <GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH>;
-		};
-
-		dma1: dma-controller@8030530000 {
-			compatible = "lsi,dma32";
-			interrupts = <GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH>;
-		};
+		gpdma0: gpdma@8004120000 {
+                        compatible = "lsi,dma32";
+                        reg = <0x80 0x04120000 0x10000>;
+			interrupts = <GIC_SPI 102 IRQ_TYPE_LEVEL_HIGH>,
+					<GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH>;
+                        channel0 {
+                                interrupts = <GIC_SPI 104 IRQ_TYPE_LEVEL_HIGH>;
+                        };
+
+                        channel1 {
+                                interrupts = <GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH>;
+                        };
+                };
+
+                gpdma1: gpdma@8004130000 {
+                        compatible = "lsi,dma32";
+                        reg = <0x80 0x04130000 0x10000>;
+			interrupts = <GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH>,
+					<GIC_SPI 107 IRQ_TYPE_LEVEL_HIGH>;
+			status = "disabled";
+                        channel0 {
+                                interrupts = <GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH>;
+                        };
+
+                        channel1 {
+                                interrupts = <GIC_SPI 109 IRQ_TYPE_LEVEL_HIGH>;
+                        };
+                };
 
 		i2c0: i2c@8080080000 {
 			compatible = "lsi,api2c";
-- 
1.7.5.4

