
# 8-Bit GPU for 2Ã—2 Matrix Multiplication

A minimalist SystemVerilog design that multiplies two 2Ã—2 matrices in parallel using four 8-bit Processing Units (PUs) and a simple FSM controller.

---

## ğŸ” Overview

- **Input**: Two 2Ã—2 matrices A and B (8 bits per element).
- **Output**: 2Ã—2 result matrix C (16 bits per element, little-endian).
- **Memory**: 16 bytes (128 bits) to hold A, B and C.
- **Parallelism**: Four identical PUs compute C[0,0], C[0,1], C[1,0], C[1,1] simultaneously.
- **Controller**: Manages compute and store phases in a three-state FSM.

---

## ğŸ“‚ Repository Structure

```
â”œâ”€â”€ LICENSE
â”œâ”€â”€ README.md
â”œâ”€â”€ circuit_diagram.txt   // ASCII-style top-level diagram
â”œâ”€â”€ design.sv             // GPU_Top, Memory, Controller, PU modules
â””â”€â”€ testbench.sv          // tb: drives vectors & displays result
```

---

## ğŸš€ Quick Simulation

```bash
# Compile & run
iverilog -g2012 design.sv testbench.sv -o gpu_sim
vvp gpu_sim
```

Sample output for A=B=Identity:
```
Test Case 1: A=[1,1;1,1], B=[1,1;1,1]
  C[0,0] = 2
  C[0,1] = 2
  C[1,0] = 2
  C[1,1] = 2
```

---

## ğŸ“‹ Memory Map

| Addr  | Contents     |
|:-----:|:-------------|
| 0â€“3   | A[0,0], A[0,1], A[1,0], A[1,1] |
| 4â€“7   | B[0,0], B[0,1], B[1,0], B[1,1] |
| 8â€“9   | C[0,0] (LE)  |
| 10â€“11 | C[0,1] (LE)  |
| 12â€“13 | C[1,0] (LE)  |
| 14â€“15 | C[1,1] (LE)  |

---

## ğŸ“„ License

This project is released under the **GPL-3.0** License.  
See [LICENSE](./LICENSE) for details.
