Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:33:10 MDT 2014
| Date         : Fri Jun 26 20:07:32 2015
| Host         : radar-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file KC705_fmc150_control_sets_placed.rpt
| Design       : KC705_fmc150
| Device       : xc7k325t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   430 |
| Minimum Number of register sites lost to control set restrictions |  1455 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3453 |          761 |
| No           | No                    | Yes                    |             540 |          207 |
| No           | Yes                   | No                     |            1568 |          386 |
| Yes          | No                    | No                     |            1592 |          455 |
| Yes          | No                    | Yes                    |             909 |          236 |
| Yes          | Yes                   | No                     |            1099 |          235 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                 |                                                                                                  Enable Signal                                                                                                 |                                                                                               Set/Reset Signal                                                                                               | Slice Load Count | Bel Load Count |
+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  mmcm_inst/U0/CLK_OUT1                        | rd_n_wr19_out                                                                                                                                                                                                  | n_0_clk_cntvaluein_update_vio_reg[3]_LDC_i_1                                                                                                                                                                 |                1 |              1 |
|  dbg_hub/inst/bscan_inst/UPDATE               |                                                                                                                                                                                                                | dbg_hub/inst/bscan_inst/AR[0]                                                                                                                                                                                |                1 |              1 |
|  n_0_clk_cntvaluein_update_vio_reg[4]_LDC_i_1 |                                                                                                                                                                                                                | n_0_clk_cntvaluein_update_vio_reg[4]_LDC_i_2                                                                                                                                                                 |                1 |              1 |
|  mmcm_adac_inst/U0/CLK_OUT2                   |                                                                                                                                                                                                                |                                                                                                                                                                                                              |                1 |              1 |
|  ads62p49_ctrl_inst/serial_clk                |                                                                                                                                                                                                                |                                                                                                                                                                                                              |                1 |              1 |
|  mmcm_adac_inst/U0/CLK_OUT2                   |                                                                                                                                                                                                                | fmc150_spi_ctrl_inst/dac3283_ctrl_inst/fmc150_stellar_cmd_inst/p2p0/AR[0]                                                                                                                                    |                1 |              1 |
|  n_0_clk_cntvaluein_update_vio_reg[3]_LDC_i_1 |                                                                                                                                                                                                                | n_0_clk_cntvaluein_update_vio_reg[3]_LDC_i_2                                                                                                                                                                 |                1 |              1 |
|  n_0_clk_cntvaluein_update_vio_reg[2]_LDC_i_1 |                                                                                                                                                                                                                | n_0_clk_cntvaluein_update_vio_reg[2]_LDC_i_2                                                                                                                                                                 |                1 |              1 |
|  n_0_clk_cntvaluein_update_vio_reg[1]_LDC_i_1 |                                                                                                                                                                                                                | n_0_clk_cntvaluein_update_vio_reg[1]_LDC_i_2                                                                                                                                                                 |                1 |              1 |
|  mmcm_inst/U0/CLK_OUT1                        | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld[1]                                                                                                                                            |                                                                                                                                                                                                              |                1 |              1 |
|  mmcm_inst/U0/CLK_OUT1                        | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                                            | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                                              |                1 |              1 |
|  mmcm_inst/U0/CLK_OUT1                        | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg                             | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                                              |                1 |              1 |
|  n_0_clk_cntvaluein_update_vio_reg[0]_LDC_i_1 |                                                                                                                                                                                                                | n_0_clk_cntvaluein_update_vio_reg[0]_LDC_i_2                                                                                                                                                                 |                1 |              1 |
|  mmcm_adac_inst/U0/CLK_OUT3                   |                                                                                                                                                                                                                | fmc150_spi_ctrl_inst/amc7823_ctrl_inst/fmc150_stellar_cmd_inst/p2p0/O1[1]                                                                                                                                    |                1 |              1 |
|  n_0_chb_cntvaluein_update_vio_reg[4]_LDC_i_1 |                                                                                                                                                                                                                | n_0_chb_cntvaluein_update_vio_reg[4]_LDC_i_2                                                                                                                                                                 |                1 |              1 |
|  mmcm_inst/U0/CLK_OUT1                        | rd_n_wr19_out                                                                                                                                                                                                  | n_0_clk_cntvaluein_update_vio_reg[4]_LDC_i_1                                                                                                                                                                 |                1 |              1 |
|  n_0_chb_cntvaluein_update_vio_reg[3]_LDC_i_1 |                                                                                                                                                                                                                | n_0_chb_cntvaluein_update_vio_reg[3]_LDC_i_2                                                                                                                                                                 |                1 |              1 |
|  mmcm_adac_inst/U0/CLK_OUT3                   | ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                 | ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                      |                1 |              1 |
|  mmcm_inst/U0/CLK_OUT1                        | rd_n_wr19_out                                                                                                                                                                                                  | n_0_clk_cntvaluein_update_vio_reg[2]_LDC_i_1                                                                                                                                                                 |                1 |              1 |
|  mmcm_inst/U0/CLK_OUT1                        | rd_n_wr19_out                                                                                                                                                                                                  | n_0_clk_cntvaluein_update_vio_reg[1]_LDC_i_1                                                                                                                                                                 |                1 |              1 |
|  mmcm_inst/U0/CLK_OUT1                        | rd_n_wr19_out                                                                                                                                                                                                  | n_0_clk_cntvaluein_update_vio_reg[0]_LDC_i_1                                                                                                                                                                 |                1 |              1 |
|  mmcm_adac_inst/U0/CLK_OUT3                   |                                                                                                                                                                                                                | n_0_rst_i_2                                                                                                                                                                                                  |                1 |              1 |
|  mmcm_inst/U0/CLK_OUT1                        | rd_n_wr19_out                                                                                                                                                                                                  | n_0_chb_cntvaluein_update_vio_reg[4]_LDC_i_1                                                                                                                                                                 |                1 |              1 |
|  n_0_chb_cntvaluein_update_vio_reg[2]_LDC_i_1 |                                                                                                                                                                                                                | n_0_chb_cntvaluein_update_vio_reg[2]_LDC_i_2                                                                                                                                                                 |                1 |              1 |
|  mmcm_inst/U0/CLK_OUT1                        | rd_n_wr19_out                                                                                                                                                                                                  | n_0_chb_cntvaluein_update_vio_reg[3]_LDC_i_1                                                                                                                                                                 |                1 |              1 |
|  mmcm_inst/U0/CLK_OUT1                        | rd_n_wr19_out                                                                                                                                                                                                  | n_0_chb_cntvaluein_update_vio_reg[2]_LDC_i_1                                                                                                                                                                 |                1 |              1 |
|  mmcm_inst/U0/CLK_OUT1                        | rd_n_wr19_out                                                                                                                                                                                                  | n_0_chb_cntvaluein_update_vio_reg[1]_LDC_i_1                                                                                                                                                                 |                1 |              1 |
|  mmcm_inst/U0/CLK_OUT1                        | rd_n_wr19_out                                                                                                                                                                                                  | n_0_chb_cntvaluein_update_vio_reg[0]_LDC_i_1                                                                                                                                                                 |                1 |              1 |
|  mmcm_inst/U0/CLK_OUT1                        | rd_n_wr19_out                                                                                                                                                                                                  | n_0_cha_cntvaluein_update_vio_reg[4]_LDC_i_1                                                                                                                                                                 |                1 |              1 |
|  mmcm_inst/U0/CLK_OUT1                        | rd_n_wr19_out                                                                                                                                                                                                  | n_0_cha_cntvaluein_update_vio_reg[3]_LDC_i_1                                                                                                                                                                 |                1 |              1 |
|  n_0_chb_cntvaluein_update_vio_reg[1]_LDC_i_1 |                                                                                                                                                                                                                | n_0_chb_cntvaluein_update_vio_reg[1]_LDC_i_2                                                                                                                                                                 |                1 |              1 |
|  mmcm_inst/U0/CLK_OUT1                        | rd_n_wr19_out                                                                                                                                                                                                  | n_0_cha_cntvaluein_update_vio_reg[2]_LDC_i_1                                                                                                                                                                 |                1 |              1 |
|  mmcm_inst/U0/CLK_OUT1                        | rd_n_wr19_out                                                                                                                                                                                                  | n_0_cha_cntvaluein_update_vio_reg[1]_LDC_i_1                                                                                                                                                                 |                1 |              1 |
|  mmcm_adac_inst/U0/CLK_OUT3                   | ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                   | ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                      |                1 |              1 |
|  n_0_chb_cntvaluein_update_vio_reg[0]_LDC_i_1 |                                                                                                                                                                                                                | n_0_chb_cntvaluein_update_vio_reg[0]_LDC_i_2                                                                                                                                                                 |                1 |              1 |
|  mmcm_adac_inst/U0/CLK_OUT3                   | ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                 | ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                      |                1 |              1 |
|  n_0_cha_cntvaluein_update_vio_reg[4]_LDC_i_1 |                                                                                                                                                                                                                | n_0_cha_cntvaluein_update_vio_reg[4]_LDC_i_2                                                                                                                                                                 |                1 |              1 |
|  mmcm_inst/U0/CLK_OUT1                        |                                                                                                                                                                                                                | n_0_clk_cntvaluein_update_vio_reg[3]_LDC_i_2                                                                                                                                                                 |                1 |              1 |
|  n_0_cha_cntvaluein_update_vio_reg[3]_LDC_i_1 |                                                                                                                                                                                                                | n_0_cha_cntvaluein_update_vio_reg[3]_LDC_i_2                                                                                                                                                                 |                1 |              1 |
|  n_0_cha_cntvaluein_update_vio_reg[2]_LDC_i_1 |                                                                                                                                                                                                                | n_0_cha_cntvaluein_update_vio_reg[2]_LDC_i_2                                                                                                                                                                 |                1 |              1 |
|  mmcm_inst/U0/CLK_OUT1                        | rd_n_wr19_out                                                                                                                                                                                                  | n_0_cha_cntvaluein_update_vio_reg[0]_LDC_i_1                                                                                                                                                                 |                1 |              1 |
|  mmcm_inst/U0/CLK_OUT1                        | vio_inst/inst/DECODER_INST/O4[0]                                                                                                                                                                               | vio_inst/inst/DECODER_INST/O12[0]                                                                                                                                                                            |                1 |              1 |
|  mmcm_inst/U0/CLK_OUT1                        | vio_inst/inst/DECODER_INST/O5[0]                                                                                                                                                                               | vio_inst/inst/DECODER_INST/O11[0]                                                                                                                                                                            |                1 |              1 |
|  mmcm_inst/U0/CLK_OUT1                        |                                                                                                                                                                                                                | n_0_clk_cntvaluein_update_vio_reg[4]_LDC_i_2                                                                                                                                                                 |                1 |              1 |
|  mmcm_inst/U0/CLK_OUT1                        | vio_inst/inst/DECODER_INST/O6[0]                                                                                                                                                                               | vio_inst/inst/DECODER_INST/O10[0]                                                                                                                                                                            |                1 |              1 |
|  mmcm_inst/U0/CLK_OUT1                        | vio_inst/inst/DECODER_INST/O7[0]                                                                                                                                                                               | vio_inst/inst/DECODER_INST/O9[0]                                                                                                                                                                             |                1 |              1 |
|  mmcm_inst/U0/CLK_OUT1                        | vio_inst/inst/DECODER_INST/O8[0]                                                                                                                                                                               | vio_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                             |                1 |              1 |
|  n_0_cha_cntvaluein_update_vio_reg[1]_LDC_i_1 |                                                                                                                                                                                                                | n_0_cha_cntvaluein_update_vio_reg[1]_LDC_i_2                                                                                                                                                                 |                1 |              1 |
|  mmcm_inst/U0/CLK_OUT1                        | fmc150_spi_ctrl_inst/cdce72010_ctrl_inst/fmc150_stellar_cmd_inst/n_0_out_reg[31]_i_1                                                                                                                           | fmc150_spi_ctrl_inst/dac3283_ctrl_inst/fmc150_stellar_cmd_inst/p2p2/AR[0]                                                                                                                                    |                1 |              1 |
|  mmcm_inst/U0/CLK_OUT1                        | fmc150_spi_ctrl_inst/cdce72010_ctrl_inst/fmc150_stellar_cmd_inst/n_0_out_reg[31]_i_1                                                                                                                           | fmc150_spi_ctrl_inst/amc7823_ctrl_inst/fmc150_stellar_cmd_inst/p2p0/O1[1]                                                                                                                                    |                1 |              1 |
|  mmcm_inst/U0/CLK_OUT1                        |                                                                                                                                                                                                                | n_0_clk_cntvaluein_update_vio_reg[2]_LDC_i_2                                                                                                                                                                 |                1 |              1 |
| ~mmcm_adac_inst/U0/CLK_OUT3                   |                                                                                                                                                                                                                |                                                                                                                                                                                                              |                1 |              1 |
|  n_0_cha_cntvaluein_update_vio_reg[0]_LDC_i_1 |                                                                                                                                                                                                                | n_0_cha_cntvaluein_update_vio_reg[0]_LDC_i_2                                                                                                                                                                 |                1 |              1 |
|  dac3283_ctrl_inst/serial_clk                 |                                                                                                                                                                                                                | fmc150_spi_ctrl_inst/dac3283_ctrl_inst/fmc150_stellar_cmd_inst/p2p0/AR[0]                                                                                                                                    |                1 |              1 |
| ~dac3283_ctrl_inst/serial_clk                 |                                                                                                                                                                                                                |                                                                                                                                                                                                              |                1 |              1 |
|  dac3283_ctrl_inst/serial_clk                 | fmc150_spi_ctrl_inst/dac3283_ctrl_inst/shift_reg16_out                                                                                                                                                         | fmc150_spi_ctrl_inst/amc7823_ctrl_inst/fmc150_stellar_cmd_inst/p2p0/O1[0]                                                                                                                                    |                1 |              1 |
|  dac3283_ctrl_inst/serial_clk                 | fmc150_spi_ctrl_inst/dac3283_ctrl_inst/pulse2pulse_inst0/E[0]                                                                                                                                                  | fmc150_spi_ctrl_inst/dac3283_ctrl_inst/fmc150_stellar_cmd_inst/p2p2/AR[0]                                                                                                                                    |                1 |              1 |
|  dac3283_ctrl_inst/serial_clk                 |                                                                                                                                                                                                                |                                                                                                                                                                                                              |                1 |              1 |
| ~cdce72010_ctrl_inst/serial_clk               |                                                                                                                                                                                                                |                                                                                                                                                                                                              |                1 |              1 |
|  cdce72010_ctrl_inst/serial_clk               | fmc150_spi_ctrl_inst/cdce72010_ctrl_inst/shift_reg18_out                                                                                                                                                       | fmc150_spi_ctrl_inst/amc7823_ctrl_inst/fmc150_stellar_cmd_inst/p2p0/O1[1]                                                                                                                                    |                1 |              1 |
|  cdce72010_ctrl_inst/serial_clk               |                                                                                                                                                                                                                |                                                                                                                                                                                                              |                1 |              1 |
|  mmcm_inst/U0/CLK_OUT1                        | fmc150_spi_ctrl_inst/amc7823_ctrl_inst/fmc150_stellar_cmd_inst/p2p0/O2                                                                                                                                         | fmc150_spi_ctrl_inst/amc7823_ctrl_inst/fmc150_stellar_cmd_inst/p2p0/O1[0]                                                                                                                                    |                1 |              1 |
|  amc7823_ctrl_inst/serial_clk                 | fmc150_spi_ctrl_inst/amc7823_ctrl_inst/shift_reg18_out                                                                                                                                                         | fmc150_spi_ctrl_inst/amc7823_ctrl_inst/I2[0]                                                                                                                                                                 |                1 |              1 |
|  amc7823_ctrl_inst/serial_clk                 | fmc150_spi_ctrl_inst/amc7823_ctrl_inst/pulse2pulse_inst0/E[0]                                                                                                                                                  | fmc150_spi_ctrl_inst/amc7823_ctrl_inst/fmc150_stellar_cmd_inst/p2p0/O1[1]                                                                                                                                    |                1 |              1 |
|  mmcm_inst/U0/CLK_OUT1                        |                                                                                                                                                                                                                | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                     |                1 |              1 |
|  amc7823_ctrl_inst/serial_clk                 |                                                                                                                                                                                                                | fmc150_spi_ctrl_inst/amc7823_ctrl_inst/fmc150_stellar_cmd_inst/p2p0/O1[0]                                                                                                                                    |                1 |              1 |
|  mmcm_inst/U0/CLK_OUT1                        |                                                                                                                                                                                                                | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                   |                1 |              1 |
|  amc7823_ctrl_inst/serial_clk                 |                                                                                                                                                                                                                |                                                                                                                                                                                                              |                1 |              1 |
| ~ads62p49_ctrl_inst/serial_clk                |                                                                                                                                                                                                                |                                                                                                                                                                                                              |                1 |              1 |
|  ads62p49_ctrl_inst/serial_clk                | fmc150_spi_ctrl_inst/ads62p49_ctrl_inst/shift_reg19_out                                                                                                                                                        | fmc150_spi_ctrl_inst/amc7823_ctrl_inst/fmc150_stellar_cmd_inst/p2p0/O1[0]                                                                                                                                    |                1 |              1 |
|  ads62p49_ctrl_inst/serial_clk                | fmc150_spi_ctrl_inst/ads62p49_ctrl_inst/pulse2pulse_inst0/E[0]                                                                                                                                                 | fmc150_spi_ctrl_inst/amc7823_ctrl_inst/fmc150_stellar_cmd_inst/p2p0/O1[1]                                                                                                                                    |                1 |              1 |
|  dac3283_ctrl_inst/serial_clk                 |                                                                                                                                                                                                                | fmc150_spi_ctrl_inst/dac3283_ctrl_inst/fmc150_stellar_cmd_inst/p2p2/AR[0]                                                                                                                                    |                1 |              1 |
|  mmcm_inst/U0/CLK_OUT1                        |                                                                                                                                                                                                                | n_0_cha_cntvaluein_update_vio_reg[0]_LDC_i_2                                                                                                                                                                 |                1 |              1 |
|  mmcm_inst/U0/CLK_OUT1                        |                                                                                                                                                                                                                | n_0_cha_cntvaluein_update_vio_reg[1]_LDC_i_2                                                                                                                                                                 |                1 |              1 |
|  mmcm_inst/U0/CLK_OUT1                        |                                                                                                                                                                                                                | n_0_cha_cntvaluein_update_vio_reg[2]_LDC_i_2                                                                                                                                                                 |                1 |              1 |
|  mmcm_inst/U0/CLK_OUT1                        |                                                                                                                                                                                                                | n_0_cha_cntvaluein_update_vio_reg[3]_LDC_i_2                                                                                                                                                                 |                1 |              1 |
|  mmcm_inst/U0/CLK_OUT1                        |                                                                                                                                                                                                                | n_0_cha_cntvaluein_update_vio_reg[4]_LDC_i_2                                                                                                                                                                 |                1 |              1 |
|  mmcm_inst/U0/CLK_OUT1                        |                                                                                                                                                                                                                | n_0_chb_cntvaluein_update_vio_reg[0]_LDC_i_2                                                                                                                                                                 |                1 |              1 |
|  mmcm_inst/U0/CLK_OUT1                        |                                                                                                                                                                                                                | n_0_chb_cntvaluein_update_vio_reg[1]_LDC_i_2                                                                                                                                                                 |                1 |              1 |
|  mmcm_inst/U0/CLK_OUT1                        |                                                                                                                                                                                                                | n_0_chb_cntvaluein_update_vio_reg[2]_LDC_i_2                                                                                                                                                                 |                1 |              1 |
|  mmcm_inst/U0/CLK_OUT1                        |                                                                                                                                                                                                                | n_0_chb_cntvaluein_update_vio_reg[3]_LDC_i_2                                                                                                                                                                 |                1 |              1 |
|  mmcm_inst/U0/CLK_OUT1                        |                                                                                                                                                                                                                | n_0_chb_cntvaluein_update_vio_reg[4]_LDC_i_2                                                                                                                                                                 |                1 |              1 |
|  mmcm_inst/U0/CLK_OUT1                        |                                                                                                                                                                                                                | n_0_clk_cntvaluein_update_vio_reg[0]_LDC_i_2                                                                                                                                                                 |                1 |              1 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                                            | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                                              |                1 |              1 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg                             | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                                              |                1 |              1 |
|  mmcm_inst/U0/CLK_OUT1                        |                                                                                                                                                                                                                | n_0_clk_cntvaluein_update_vio_reg[1]_LDC_i_2                                                                                                                                                                 |                1 |              1 |
|  mmcm_adac_inst/U0/CLK_OUT1                   |                                                                                                                                                                                                                | rst                                                                                                                                                                                                          |                2 |              2 |
|  mmcm_inst/U0/CLK_OUT1                        |                                                                                                                                                                                                                | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                     |                1 |              2 |
|  mmcm_inst/U0/CLK_OUT1                        | fmc150_spi_ctrl_inst/ads62p49_ctrl_inst/fmc150_stellar_cmd_inst/n_0_in_reg_addr_sig[15]_i_1__2                                                                                                                 | fmc150_spi_ctrl_inst/amc7823_ctrl_inst/fmc150_stellar_cmd_inst/p2p0/O1[1]                                                                                                                                    |                1 |              2 |
|  mmcm_inst/U0/CLK_OUT1                        |                                                                                                                                                                                                                | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1                             |                1 |              2 |
|  cdce72010_ctrl_inst/serial_clk               |                                                                                                                                                                                                                | fmc150_spi_ctrl_inst/amc7823_ctrl_inst/fmc150_stellar_cmd_inst/p2p0/O1[1]                                                                                                                                    |                2 |              2 |
|  mmcm_inst/U0/CLK_OUT1                        | fmc150_spi_ctrl_inst/amc7823_ctrl_inst/fmc150_stellar_cmd_inst/p2p1/E[0]                                                                                                                                       | fmc150_spi_ctrl_inst/amc7823_ctrl_inst/I2[0]                                                                                                                                                                 |                1 |              2 |
|  dbg_hub/inst/idrck                           |                                                                                                                                                                                                                | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1                             |                1 |              2 |
|  mmcm_adac_inst/U0/CLK_OUT3                   |                                                                                                                                                                                                                | fmc150_spi_ctrl_inst/dac3283_ctrl_inst/fmc150_stellar_cmd_inst/p2p2/AR[0]                                                                                                                                    |                2 |              2 |
|  dac3283_ctrl_inst/serial_clk                 |                                                                                                                                                                                                                | fmc150_spi_ctrl_inst/amc7823_ctrl_inst/fmc150_stellar_cmd_inst/p2p0/O1[1]                                                                                                                                    |                1 |              2 |
|  mmcm_inst/U0/CLK_OUT1                        |                                                                                                                                                                                                                | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0                          |                2 |              2 |
|  mmcm_adac_inst/U0/CLK_OUT1                   |                                                                                                                                                                                                                |                                                                                                                                                                                                              |                2 |              2 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/U_ICON/U_CMD/O6                                                                                                                                                                                   |                                                                                                                                                                                                              |                1 |              3 |
|  mmcm_adac_inst/U0/CLK_OUT2                   |                                                                                                                                                                                                                | fmc150_spi_ctrl_inst/dac3283_ctrl_inst/fmc150_stellar_cmd_inst/p2p2/AR[0]                                                                                                                                    |                1 |              3 |
|  dbg_hub/inst/idrck                           |                                                                                                                                                                                                                | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0                          |                1 |              3 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/U_ICON/U_CMD/O6                                                                                                                                                                                   | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                                           |                1 |              3 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/U_ICON/U_CMD/O1                                                                                                                                                                                   |                                                                                                                                                                                                              |                1 |              3 |
|  mmcm_adac_inst/U0/CLK_OUT3                   |                                                                                                                                                                                                                | fmc150_spi_ctrl_inst/dac3283_ctrl_inst/fmc150_stellar_cmd_inst/p2p0/O1                                                                                                                                       |                2 |              3 |
|  mmcm_inst/U0/CLK_OUT1                        |                                                                                                                                                                                                                | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                 |                1 |              3 |
|  ads62p49_ctrl_inst/serial_clk                |                                                                                                                                                                                                                | fmc150_spi_ctrl_inst/amc7823_ctrl_inst/fmc150_stellar_cmd_inst/p2p0/O1[0]                                                                                                                                    |                3 |              4 |
|  mmcm_inst/U0/CLK_OUT1                        | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld[1]                                                                                                                                                 |                                                                                                                                                                                                              |                2 |              4 |
|  mmcm_inst/U0/CLK_OUT1                        | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld[1]                                                                                                                                                 |                                                                                                                                                                                                              |                2 |              4 |
|  mmcm_adac_inst/U0/CLK_OUT3                   |                                                                                                                                                                                                                | DUC_DDC_inst/duc_umts_k7_inst/complex_mixer_duc/n_0_duc_dds_m_axis_data_tvalid_r_i_1                                                                                                                         |                2 |              4 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/duc_umts_k7_inst/duc_srrc_i/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/n_0_g_semi_parallel_and_smac.gen_data_sym_addr[3]_i_1                                                  |                                                                                                                                                                                                              |                1 |              4 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/duc_umts_k7_inst/duc_imf3_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_semi_parallel_and_smac.i_centre_tap/Q[0]                                                               | DUC_DDC_inst/duc_umts_k7_inst/duc_imf3_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/we_gen_cntrl_0                                                                                         |                1 |              4 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/duc_umts_k7_inst/duc_srrc_i/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/sel                                                                                                    | DUC_DDC_inst/duc_umts_k7_inst/duc_srrc_i/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/n_0_g_semi_parallel_and_smac.base_cnt[3]_i_1                                                         |                2 |              4 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/duc_umts_k7_inst/duc_srrc_i/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/sel                                                                                                    | DUC_DDC_inst/duc_umts_k7_inst/duc_srrc_i/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/n_0_g_semi_parallel_and_smac.gen_data_addr[3]_i_1                                                    |                1 |              4 |
|  mmcm_inst/U0/CLK_OUT1                        | vio_inst/inst/DECODER_INST/wr_control_reg                                                                                                                                                                      | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                 |                2 |              4 |
|  mmcm_inst/U0/CLK_OUT1                        |                                                                                                                                                                                                                | ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/n_0_cnt[3]_i_1__0                                                                                                                      |                1 |              4 |
|  mmcm_inst/U0/CLK_OUT1                        |                                                                                                                                                                                                                | ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/n_0_cnt[3]_i_1__1                                                                                                                      |                1 |              4 |
|  mmcm_inst/U0/CLK_OUT1                        |                                                                                                                                                                                                                | ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/n_0_cnt[3]_i_1__2                                                                                                                      |                1 |              4 |
|  mmcm_inst/U0/CLK_OUT1                        |                                                                                                                                                                                                                | ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/n_0_cnt[3]_i_1__3                                                                                                                      |                1 |              4 |
|  mmcm_inst/U0/CLK_OUT1                        |                                                                                                                                                                                                                | ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/n_0_cnt[3]_i_1__4                                                                                                                      |                1 |              4 |
|  dbg_hub/inst/idrck                           |                                                                                                                                                                                                                | dbg_hub/inst/U_ICON/U_CMD/I10[0]                                                                                                                                                                             |                1 |              4 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf1_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/sel                                                                                                            | DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf1_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/we_gen_cntrl_1                                                                                               |                1 |              4 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf1_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_phase_buff_read/E[0]                                                                | DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf1_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_phase_buff_read/SR[0]                                                             |                1 |              4 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf1_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/we_buff_allign                                                                                                 | DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf1_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/we_gen_cntrl_1                                                                                               |                1 |              4 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf2_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_phase_buff_read/E[0]                                                                | DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf2_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_phase_buff_read/SR[0]                                                             |                1 |              4 |
|  mmcm_inst/U0/CLK_OUT1                        |                                                                                                                                                                                                                | ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                           |                1 |              4 |
|  mmcm_adac_inst/U0/CLK_OUT4                   |                                                                                                                                                                                                                | DUC_DDC_inst/duc_umts_k7_inst/duc_imf2_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_semi_parallel_and_smac.i_load/load                                                                   |                1 |              4 |
|  mmcm_inst/U0/CLK_OUT1                        |                                                                                                                                                                                                                | ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/n_0_cnt[3]_i_1__7                                                                                                                      |                1 |              4 |
|  mmcm_inst/U0/CLK_OUT1                        |                                                                                                                                                                                                                | vio_inst/inst/PROBE_IN_WIDTH_INST/p_1_in[0]                                                                                                                                                                  |                1 |              4 |
|  mmcm_inst/U0/CLK_OUT1                        |                                                                                                                                                                                                                | ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/n_0_cnt[3]_i_1__6                                                                                                                      |                1 |              4 |
|  cdce72010_ctrl_inst/serial_clk               | fmc150_spi_ctrl_inst/cdce72010_ctrl_inst/shift_reg18_out                                                                                                                                                       | fmc150_spi_ctrl_inst/cdce72010_ctrl_inst/fmc150_stellar_cmd_inst/O7[0]                                                                                                                                       |                1 |              4 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf2_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/sel                                                                                                            | DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf2_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/we_gen_cntrl_0                                                                                               |                1 |              4 |
|  mmcm_inst/U0/CLK_OUT1                        |                                                                                                                                                                                                                | ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/n_0_cnt[3]_i_1__5                                                                                                                      |                1 |              4 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/duc_umts_k7_inst/duc_imf1_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_semi_parallel_and_smac.i_centre_tap/Q[0]                                                               | DUC_DDC_inst/duc_umts_k7_inst/duc_imf1_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/we_gen_cntrl_0                                                                                         |                1 |              4 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/U_ICON/U_CMD/O3                                                                                                                                                                                   |                                                                                                                                                                                                              |                1 |              4 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf2_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/we_buff_allign                                                                                                 | DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf2_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/we_gen_cntrl_0                                                                                               |                2 |              4 |
|  mmcm_adac_inst/U0/CLK_OUT4                   |                                                                                                                                                                                                                | DUC_DDC_inst/duc_umts_k7_inst/duc_imf1_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_semi_parallel_and_smac.i_load/load                                                                   |                1 |              4 |
|  amc7823_ctrl_inst/serial_clk                 |                                                                                                                                                                                                                | fmc150_spi_ctrl_inst/amc7823_ctrl_inst/fmc150_stellar_cmd_inst/p2p0/O1[1]                                                                                                                                    |                2 |              4 |
|  mmcm_inst/U0/CLK_OUT1                        |                                                                                                                                                                                                                | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                 |                3 |              4 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf1_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/ip_buff_we                                                                                                     | DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf1_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/we_gen_cntrl_1                                                                                               |                2 |              4 |
|  dbg_hub/inst/idrck                           |                                                                                                                                                                                                                | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                        |                1 |              4 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf2_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/ip_buff_we                                                                                                     | DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf2_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/we_gen_cntrl_0                                                                                               |                1 |              4 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/duc_umts_k7_inst/duc_imf2_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_semi_parallel_and_smac.i_centre_tap/Q[0]                                                               | DUC_DDC_inst/duc_umts_k7_inst/duc_imf2_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/we_gen_cntrl_0                                                                                         |                1 |              4 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/U_ICON/U_CMD/O2                                                                                                                                                                                   |                                                                                                                                                                                                              |                2 |              4 |
|  mmcm_inst/U0/CLK_OUT1                        | vio_inst/inst/DECODER_INST/O1[0]                                                                                                                                                                               | vio_inst/inst/DECODER_INST/O13[0]                                                                                                                                                                            |                1 |              5 |
|  mmcm_inst/U0/CLK_OUT1                        | n_0_cha_cntvaluein_update[4]_i_1                                                                                                                                                                               | fmc150_spi_ctrl_inst/dac3283_ctrl_inst/fmc150_stellar_cmd_inst/p2p0/O1                                                                                                                                       |                2 |              5 |
|  mmcm_inst/U0/CLK_OUT1                        | n_0_chb_cntvaluein_update[4]_i_1                                                                                                                                                                               | fmc150_spi_ctrl_inst/dac3283_ctrl_inst/fmc150_stellar_cmd_inst/p2p0/O1                                                                                                                                       |                2 |              5 |
|  mmcm_adac_inst/U0/CLK_OUT2                   | delay_update_clk0                                                                                                                                                                                              | fmc150_spi_ctrl_inst/dac3283_ctrl_inst/fmc150_stellar_cmd_inst/p2p0/O1                                                                                                                                       |                1 |              5 |
|  mmcm_adac_inst/U0/CLK_OUT2                   | n_0_chb_cntvaluein[4]_i_1                                                                                                                                                                                      | fmc150_spi_ctrl_inst/dac3283_ctrl_inst/fmc150_stellar_cmd_inst/p2p0/O1                                                                                                                                       |                1 |              5 |
|  mmcm_adac_inst/U0/CLK_OUT2                   | neqOp1_out                                                                                                                                                                                                     | fmc150_spi_ctrl_inst/dac3283_ctrl_inst/fmc150_stellar_cmd_inst/p2p0/O1                                                                                                                                       |                2 |              5 |
|  mmcm_inst/U0/CLK_OUT1                        | n_0_clk_cntvaluein_update[4]_i_1                                                                                                                                                                               | fmc150_spi_ctrl_inst/dac3283_ctrl_inst/fmc150_stellar_cmd_inst/p2p0/O1                                                                                                                                       |                1 |              5 |
|  ads62p49_ctrl_inst/serial_clk                |                                                                                                                                                                                                                | fmc150_spi_ctrl_inst/amc7823_ctrl_inst/I2[0]                                                                                                                                                                 |                2 |              5 |
|  amc7823_ctrl_inst/serial_clk                 |                                                                                                                                                                                                                | fmc150_spi_ctrl_inst/dac3283_ctrl_inst/fmc150_stellar_cmd_inst/p2p2/AR[0]                                                                                                                                    |                2 |              5 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf1_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_latch_op/p_0_out                                                                    | DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf1_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/we_gen_cntrl_1                                                                                               |                1 |              5 |
|  amc7823_ctrl_inst/serial_clk                 | fmc150_spi_ctrl_inst/amc7823_ctrl_inst/n_0_sh_counter[31]_i_1__1                                                                                                                                               | fmc150_spi_ctrl_inst/amc7823_ctrl_inst/fmc150_stellar_cmd_inst/p2p0/O1[0]                                                                                                                                    |                2 |              5 |
|  amc7823_ctrl_inst/serial_clk                 | fmc150_spi_ctrl_inst/amc7823_ctrl_inst/shift_reg18_out                                                                                                                                                         | fmc150_spi_ctrl_inst/cdce72010_ctrl_inst/fmc150_stellar_cmd_inst/O7[0]                                                                                                                                       |                1 |              5 |
|  cdce72010_ctrl_inst/serial_clk               | fmc150_spi_ctrl_inst/cdce72010_ctrl_inst/pulse2pulse_inst0/O1[0]                                                                                                                                               | fmc150_spi_ctrl_inst/cdce72010_ctrl_inst/fmc150_stellar_cmd_inst/p2p2/AR[0]                                                                                                                                  |                1 |              5 |
|  dac3283_ctrl_inst/serial_clk                 |                                                                                                                                                                                                                | fmc150_spi_ctrl_inst/amc7823_ctrl_inst/fmc150_stellar_cmd_inst/p2p0/O1[0]                                                                                                                                    |                2 |              5 |
|  mmcm_adac_inst/U0/CLK_OUT3                   | ADC_auto_calibration_chB/n_0_iDelay_cnt[4]_i_1__0                                                                                                                                                              | fmc150_spi_ctrl_inst/dac3283_ctrl_inst/fmc150_stellar_cmd_inst/p2p0/AR[0]                                                                                                                                    |                1 |              5 |
|  dac3283_ctrl_inst/serial_clk                 | fmc150_spi_ctrl_inst/dac3283_ctrl_inst/shift_reg16_out                                                                                                                                                         | fmc150_spi_ctrl_inst/cdce72010_ctrl_inst/fmc150_stellar_cmd_inst/O7[0]                                                                                                                                       |                1 |              5 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf2_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_latch_op/p_0_out                                                                    | DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf2_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/we_gen_cntrl_0                                                                                               |                1 |              5 |
|  mmcm_adac_inst/U0/CLK_OUT3                   | ADC_auto_calibration_chA/n_0_iDelay_cnt[4]_i_1                                                                                                                                                                 | fmc150_spi_ctrl_inst/dac3283_ctrl_inst/fmc150_stellar_cmd_inst/p2p0/AR[0]                                                                                                                                    |                1 |              5 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/ddc_umts_k7_inst/ddc_srrc_i/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_latch_op/sclr_pipe                                                                | DUC_DDC_inst/ddc_umts_k7_inst/ddc_srrc_i/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/sclr_int                                                                                                   |                1 |              5 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/duc_umts_k7_inst/duc_srrc_i/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/sel                                                                                                    | DUC_DDC_inst/duc_umts_k7_inst/duc_srrc_i/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/clear                                                                                                |                1 |              5 |
|  mmcm_inst/U0/CLK_OUT1                        |                                                                                                                                                                                                                | fmc150_spi_ctrl_inst/amc7823_ctrl_inst/I2[0]                                                                                                                                                                 |                3 |              5 |
|  mmcm_inst/U0/CLK_OUT1                        |                                                                                                                                                                                                                | ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/n_0_reg_do[9]_i_1                                                                                                                              |                2 |              5 |
|  mmcm_inst/U0/CLK_OUT1                        |                                                                                                                                                                                                                | vio_inst/inst/U_XSDB_SLAVE/n_0_reg_do[15]_i_1                                                                                                                                                                |                2 |              5 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/duc_umts_k7_inst/duc_srrc_i/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_norm.i_sclr_pipe/Q[0]                                              | DUC_DDC_inst/duc_umts_k7_inst/duc_srrc_i/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/we_gen_cntrl_0                                                                                       |                1 |              5 |
|  mmcm_inst/U0/CLK_OUT1                        | fmc150_spi_ctrl_inst/ads62p49_ctrl_inst/fmc150_stellar_cmd_inst/n_0_in_reg_addr_sig[15]_i_1__2                                                                                                                 | fmc150_spi_ctrl_inst/cdce72010_ctrl_inst/fmc150_stellar_cmd_inst/p2p2/AR[0]                                                                                                                                  |                1 |              5 |
|  mmcm_inst/U0/CLK_OUT1                        | fmc150_spi_ctrl_inst/amc7823_ctrl_inst/fmc150_stellar_cmd_inst/p2p1/E[0]                                                                                                                                       | fmc150_spi_ctrl_inst/amc7823_ctrl_inst/fmc150_stellar_cmd_inst/p2p0/O1[0]                                                                                                                                    |                2 |              5 |
|  mmcm_inst/U0/CLK_OUT1                        | fmc150_spi_ctrl_inst/dac3283_ctrl_inst/fmc150_stellar_cmd_inst/p2p1/E[0]                                                                                                                                       | fmc150_spi_ctrl_inst/dac3283_ctrl_inst/fmc150_stellar_cmd_inst/p2p0/AR[0]                                                                                                                                    |                1 |              5 |
|  mmcm_inst/U0/CLK_OUT1                        | vio_inst/inst/PROBE_IN_INST/Read_int                                                                                                                                                                           | vio_inst/inst/PROBE_IN_INST/addr_count_reg0                                                                                                                                                                  |                1 |              5 |
|  mmcm_inst/U0/CLK_OUT1                        | vio_inst/inst/DECODER_INST/O3[0]                                                                                                                                                                               | vio_inst/inst/DECODER_INST/O13[0]                                                                                                                                                                            |                1 |              5 |
|  mmcm_inst/U0/CLK_OUT1                        | vio_inst/inst/DECODER_INST/O2[0]                                                                                                                                                                               | vio_inst/inst/DECODER_INST/O13[0]                                                                                                                                                                            |                1 |              5 |
|  dbg_hub/inst/idrck                           |                                                                                                                                                                                                                | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                     |                2 |              6 |
|  mmcm_inst/U0/CLK_OUT1                        |                                                                                                                                                                                                                | ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/n_0_reg_do[15]_i_1                                                                                                                             |                2 |              6 |
|  mmcm_inst/U0/CLK_OUT1                        |                                                                                                                                                                                                                | vio_inst/inst/U_XSDB_SLAVE/n_0_reg_do[10]_i_1                                                                                                                                                                |                3 |              6 |
|  mmcm_adac_inst/U0/CLK_OUT3                   |                                                                                                                                                                                                                | ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                             |                1 |              6 |
|  mmcm_inst/U0/CLK_OUT1                        | fmc150_spi_ctrl_inst/cdce72010_ctrl_inst/fmc150_stellar_cmd_inst/n_0_out_reg[31]_i_1                                                                                                                           | fmc150_spi_ctrl_inst/dac3283_ctrl_inst/fmc150_stellar_cmd_inst/p2p0/O1                                                                                                                                       |                1 |              7 |
|  mmcm_inst/U0/CLK_OUT1                        |                                                                                                                                                                                                                | ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                             |                2 |              7 |
|  mmcm_inst/U0/CLK_OUT1                        | fmc150_spi_ctrl_inst/amc7823_ctrl_inst/addr0                                                                                                                                                                   |                                                                                                                                                                                                              |                5 |              7 |
|  mmcm_inst/U0/CLK_OUT1                        |                                                                                                                                                                                                                | vio_inst/inst/PROBE_OUT_WIDTH_INST/addr_count[2]                                                                                                                                                             |                1 |              7 |
|  mmcm_inst/U0/CLK_OUT1                        |                                                                                                                                                                                                                | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                      |                2 |              7 |
|  cdce72010_ctrl_inst/serial_clk               |                                                                                                                                                                                                                | fmc150_spi_ctrl_inst/cdce72010_ctrl_inst/fmc150_stellar_cmd_inst/p2p1/O1[0]                                                                                                                                  |                4 |              7 |
|  cdce72010_ctrl_inst/serial_clk               |                                                                                                                                                                                                                | fmc150_spi_ctrl_inst/cdce72010_ctrl_inst/fmc150_stellar_cmd_inst/p2p2/AR[0]                                                                                                                                  |                3 |              7 |
|  mmcm_inst/U0/CLK_OUT1                        | fmc150_spi_ctrl_inst/cdce72010_ctrl_inst/fmc150_stellar_cmd_inst/n_0_out_reg[31]_i_1                                                                                                                           | fmc150_spi_ctrl_inst/cdce72010_ctrl_inst/fmc150_stellar_cmd_inst/p2p2/AR[0]                                                                                                                                  |                3 |              7 |
|  mmcm_inst/U0/CLK_OUT1                        | fmc150_spi_ctrl_inst/dac3283_ctrl_inst/fmc150_stellar_cmd_inst/n_0_out_reg[7]_i_1__0                                                                                                                           | fmc150_spi_ctrl_inst/cdce72010_ctrl_inst/fmc150_stellar_cmd_inst/p2p2/O1[0]                                                                                                                                  |                1 |              7 |
|  mmcm_inst/U0/CLK_OUT1                        | fmc150_spi_ctrl_inst/ads62p49_ctrl_inst/fmc150_stellar_cmd_inst/n_0_out_reg[7]_i_1                                                                                                                             | fmc150_spi_ctrl_inst/dac3283_ctrl_inst/fmc150_stellar_cmd_inst/p2p2/AR[0]                                                                                                                                    |                1 |              8 |
|  mmcm_inst/U0/CLK_OUT1                        | fmc150_spi_ctrl_inst/ads62p49_ctrl_inst/fmc150_stellar_cmd_inst/p2p0/O1                                                                                                                                        | fmc150_spi_ctrl_inst/amc7823_ctrl_inst/fmc150_stellar_cmd_inst/p2p0/O1[0]                                                                                                                                    |                3 |              8 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                           | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                     |                2 |              8 |
|  mmcm_adac_inst/U0/CLK_OUT3                   |                                                                                                                                                                                                                | fmc150_spi_ctrl_inst/dac3283_ctrl_inst/fmc150_stellar_cmd_inst/p2p0/AR[0]                                                                                                                                    |                6 |              8 |
|  mmcm_inst/U0/CLK_OUT1                        | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/O3[0]                                                                                                                                                            | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                     |                1 |              8 |
|  ads62p49_ctrl_inst/serial_clk                | fmc150_spi_ctrl_inst/ads62p49_ctrl_inst/shift_reg19_out                                                                                                                                                        | fmc150_spi_ctrl_inst/cdce72010_ctrl_inst/fmc150_stellar_cmd_inst/O7[0]                                                                                                                                       |                2 |              8 |
|  mmcm_inst/U0/CLK_OUT1                        | fmc150_spi_ctrl_inst/ads62p49_ctrl_inst/fmc150_stellar_cmd_inst/p2p1/O3[0]                                                                                                                                     | fmc150_spi_ctrl_inst/cdce72010_ctrl_inst/fmc150_stellar_cmd_inst/p2p2/O1[0]                                                                                                                                  |                2 |              8 |
|  ads62p49_ctrl_inst/serial_clk                | fmc150_spi_ctrl_inst/ads62p49_ctrl_inst/n_0_read_byte_val_i_1__0                                                                                                                                               | fmc150_spi_ctrl_inst/amc7823_ctrl_inst/fmc150_stellar_cmd_inst/p2p0/O1[0]                                                                                                                                    |                1 |              8 |
|  mmcm_adac_inst/U0/CLK_OUT3                   | ADC_auto_calibration_chB/n_0_FSM_onehot_state[7]_i_1                                                                                                                                                           | fmc150_spi_ctrl_inst/dac3283_ctrl_inst/fmc150_stellar_cmd_inst/p2p0/AR[0]                                                                                                                                    |                3 |              8 |
|  mmcm_inst/U0/CLK_OUT1                        | fmc150_spi_ctrl_inst/ads62p49_ctrl_inst/fmc150_stellar_cmd_inst/p2p1/E[0]                                                                                                                                      | fmc150_spi_ctrl_inst/amc7823_ctrl_inst/fmc150_stellar_cmd_inst/p2p0/O1[1]                                                                                                                                    |                1 |              8 |
|  amc7823_ctrl_inst/serial_clk                 |                                                                                                                                                                                                                | fmc150_spi_ctrl_inst/amc7823_ctrl_inst/I2[0]                                                                                                                                                                 |                3 |              8 |
|  mmcm_adac_inst/U0/CLK_OUT3                   | ADC_auto_calibration_chA/n_0_FSM_onehot_state[7]_i_1__0                                                                                                                                                        | fmc150_spi_ctrl_inst/dac3283_ctrl_inst/fmc150_stellar_cmd_inst/p2p0/AR[0]                                                                                                                                    |                5 |              8 |
|  mmcm_inst/U0/CLK_OUT1                        | fmc150_spi_ctrl_inst/dac3283_ctrl_inst/fmc150_stellar_cmd_inst/p2p1/O6[0]                                                                                                                                      | fmc150_spi_ctrl_inst/dac3283_ctrl_inst/fmc150_stellar_cmd_inst/p2p2/AR[0]                                                                                                                                    |                2 |              8 |
|  mmcm_inst/U0/CLK_OUT1                        | fmc150_spi_ctrl_inst/dac3283_ctrl_inst/fmc150_stellar_cmd_inst/n_0_out_reg[7]_i_1__0                                                                                                                           | fmc150_spi_ctrl_inst/dac3283_ctrl_inst/fmc150_stellar_cmd_inst/p2p0/AR[0]                                                                                                                                    |                2 |              8 |
|  mmcm_inst/U0/CLK_OUT1                        | fmc150_spi_ctrl_inst/dac3283_ctrl_inst/fmc150_stellar_cmd_inst/n_0_in_reg_addr_sig[15]_i_1__1                                                                                                                  | fmc150_spi_ctrl_inst/dac3283_ctrl_inst/fmc150_stellar_cmd_inst/p2p2/AR[0]                                                                                                                                    |                1 |              8 |
|  mmcm_inst/U0/CLK_OUT1                        | fmc150_spi_ctrl_inst/dac3283_ctrl_inst/fmc150_stellar_cmd_inst/n_0_in_reg_addr_sig[15]_i_1__1                                                                                                                  | fmc150_spi_ctrl_inst/dac3283_ctrl_inst/fmc150_stellar_cmd_inst/p2p0/AR[0]                                                                                                                                    |                1 |              8 |
|  dbg_hub/inst/idrck                           |                                                                                                                                                                                                                | dbg_hub/inst/U_ICON/U_SYNC/SR[0]                                                                                                                                                                             |                4 |              8 |
|  dac3283_ctrl_inst/serial_clk                 | fmc150_spi_ctrl_inst/dac3283_ctrl_inst/n_0_read_byte_val_i_1__1                                                                                                                                                | fmc150_spi_ctrl_inst/dac3283_ctrl_inst/fmc150_stellar_cmd_inst/p2p0/AR[0]                                                                                                                                    |                1 |              8 |
|  mmcm_inst/U0/CLK_OUT1                        | fmc150_spi_ctrl_inst/dac3283_ctrl_inst/fmc150_stellar_cmd_inst/p2p0/O2                                                                                                                                         | fmc150_spi_ctrl_inst/dac3283_ctrl_inst/fmc150_stellar_cmd_inst/p2p2/AR[0]                                                                                                                                    |                1 |              8 |
|  mmcm_adac_inst/U0/CLK_OUT3                   |                                                                                                                                                                                                                | ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_reset_ctrl/Q[1]                                                                                                                                                  |                5 |              9 |
|  mmcm_inst/U0/CLK_OUT1                        | fmc150_spi_ctrl_inst/dac3283_ctrl_inst/fmc150_stellar_cmd_inst/n_0_out_reg[7]_i_1__0                                                                                                                           | fmc150_spi_ctrl_inst/dac3283_ctrl_inst/fmc150_stellar_cmd_inst/p2p2/AR[0]                                                                                                                                    |                2 |              9 |
|  mmcm_inst/U0/CLK_OUT1                        | fmc150_spi_ctrl_inst/ads62p49_ctrl_inst/fmc150_stellar_cmd_inst/n_0_in_reg_addr_sig[15]_i_1__2                                                                                                                 | fmc150_spi_ctrl_inst/amc7823_ctrl_inst/I2[0]                                                                                                                                                                 |                2 |              9 |
|  dac3283_ctrl_inst/serial_clk                 |                                                                                                                                                                                                                | fmc150_spi_ctrl_inst/dac3283_ctrl_inst/fmc150_stellar_cmd_inst/p2p0/O1                                                                                                                                       |                2 |              9 |
|  ads62p49_ctrl_inst/serial_clk                |                                                                                                                                                                                                                | fmc150_spi_ctrl_inst/dac3283_ctrl_inst/fmc150_stellar_cmd_inst/p2p2/AR[0]                                                                                                                                    |                3 |              9 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/bscan_inst/I4[0]                                                                                                                                                                                  | dbg_hub/inst/bscan_inst/AR[0]                                                                                                                                                                                |                2 |             10 |
|  mmcm_inst/U0/CLK_OUT1                        | fmc150_spi_ctrl_inst/amc7823_ctrl_inst/addr0                                                                                                                                                                   | fmc150_spi_ctrl_inst/amc7823_ctrl_inst/O27                                                                                                                                                                   |                2 |             10 |
|  mmcm_adac_inst/U0/CLK_OUT3                   | sel                                                                                                                                                                                                            | n_0_rst_i_2                                                                                                                                                                                                  |                3 |             10 |
|  mmcm_adac_inst/U0/CLK_OUT3                   | ADC_auto_calibration_chB/n_0_pattern_cnt[10]_i_1__0                                                                                                                                                            | fmc150_spi_ctrl_inst/dac3283_ctrl_inst/fmc150_stellar_cmd_inst/p2p0/AR[0]                                                                                                                                    |                3 |             11 |
|  mmcm_adac_inst/U0/CLK_OUT3                   | ADC_auto_calibration_chA/n_0_pattern_cnt[10]_i_1                                                                                                                                                               | fmc150_spi_ctrl_inst/dac3283_ctrl_inst/fmc150_stellar_cmd_inst/p2p2/AR[0]                                                                                                                                    |                6 |             11 |
|  mmcm_adac_inst/U0/CLK_OUT3                   | ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_reset_ctrl/I1[0]                                                                                                                                                   |                                                                                                                                                                                                              |                3 |             11 |
|  mmcm_adac_inst/U0/CLK_OUT3                   | ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                             | ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                  |                4 |             11 |
|  mmcm_adac_inst/U0/CLK_OUT3                   | ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                             | ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                        |                2 |             11 |
|  mmcm_inst/U0/CLK_OUT1                        | fmc150_spi_ctrl_inst/amc7823_ctrl_inst/fmc150_stellar_cmd_inst/n_0_out_reg[15]_i_1                                                                                                                             | fmc150_spi_ctrl_inst/amc7823_ctrl_inst/fmc150_stellar_cmd_inst/p2p0/O1[0]                                                                                                                                    |                5 |             11 |
|  mmcm_inst/U0/CLK_OUT1                        | ila_dac_baseband_ADC/U0/ila_core_inst/xsdb_memory_read_inst/n_0_read_addr[10]_i_1                                                                                                                              |                                                                                                                                                                                                              |                4 |             11 |
|  dbg_hub/inst/idrck                           |                                                                                                                                                                                                                |                                                                                                                                                                                                              |                6 |             11 |
|  mmcm_inst/U0/CLK_OUT1                        | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                                                    |                2 |             12 |
|  mmcm_adac_inst/U0/CLK_OUT2                   |                                                                                                                                                                                                                | n_0_rst_i_2                                                                                                                                                                                                  |                3 |             12 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                           | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                                                    |                3 |             12 |
|  dac3283_ctrl_inst/serial_clk                 | fmc150_spi_ctrl_inst/dac3283_ctrl_inst/n_0_sh_counter[31]_i_1__0                                                                                                                                               | fmc150_spi_ctrl_inst/amc7823_ctrl_inst/fmc150_stellar_cmd_inst/p2p0/O1[0]                                                                                                                                    |                2 |             12 |
|  mmcm_inst/U0/CLK_OUT1                        |                                                                                                                                                                                                                | fmc150_spi_ctrl_inst/amc7823_ctrl_inst/fmc150_stellar_cmd_inst/p2p0/O1[0]                                                                                                                                    |                8 |             12 |
|  ads62p49_ctrl_inst/serial_clk                | fmc150_spi_ctrl_inst/ads62p49_ctrl_inst/n_0_sh_counter[31]_i_1                                                                                                                                                 | fmc150_spi_ctrl_inst/amc7823_ctrl_inst/fmc150_stellar_cmd_inst/p2p0/O1[1]                                                                                                                                    |                4 |             15 |
|  mmcm_inst/U0/CLK_OUT1                        | fmc150_spi_ctrl_inst/cdce72010_ctrl_inst/fmc150_stellar_cmd_inst/p2p1/O11[0]                                                                                                                                   | fmc150_spi_ctrl_inst/cdce72010_ctrl_inst/fmc150_stellar_cmd_inst/p2p2/AR[0]                                                                                                                                  |                4 |             15 |
|  mmcm_inst/U0/CLK_OUT1                        | fmc150_spi_ctrl_inst/amc7823_ctrl_inst/fmc150_stellar_cmd_inst/p2p0/O2                                                                                                                                         | fmc150_spi_ctrl_inst/amc7823_ctrl_inst/fmc150_stellar_cmd_inst/p2p0/O1[1]                                                                                                                                    |                4 |             15 |
|  ads62p49_ctrl_inst/serial_clk                | fmc150_spi_ctrl_inst/ads62p49_ctrl_inst/pulse2pulse_inst0/E[0]                                                                                                                                                 | fmc150_spi_ctrl_inst/amc7823_ctrl_inst/fmc150_stellar_cmd_inst/p2p0/O1[0]                                                                                                                                    |                4 |             15 |
|  dac3283_ctrl_inst/serial_clk                 | fmc150_spi_ctrl_inst/dac3283_ctrl_inst/pulse2pulse_inst0/E[0]                                                                                                                                                  | fmc150_spi_ctrl_inst/amc7823_ctrl_inst/fmc150_stellar_cmd_inst/p2p0/O1[1]                                                                                                                                    |                5 |             15 |
|  mmcm_inst/U0/CLK_OUT1                        | fmc150_spi_ctrl_inst/ads62p49_ctrl_inst/fmc150_stellar_cmd_inst/n_0_out_reg[7]_i_1                                                                                                                             | fmc150_spi_ctrl_inst/amc7823_ctrl_inst/I2[0]                                                                                                                                                                 |                3 |             16 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/duc_umts_k7_inst/duc_imf1_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/n_0_g_semi_parallel_and_smac.g_paths[0].g_cntrl_pipe.path_cntrl_reg[0][7]                                |                                                                                                                                                                                                              |                2 |             16 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/duc_umts_k7_inst/duc_imf1_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/n_0_g_semi_parallel_and_smac.g_paths[0].g_cntrl_pipe.path_cntrl_reg[0][8]                                | DUC_DDC_inst/duc_umts_k7_inst/duc_imf1_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/n_0_g_semi_parallel_and_smac.g_paths[0].g_cntrl_pipe.path_cntrl_reg[0][0]                              |                2 |             16 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/duc_umts_k7_inst/duc_imf1_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/n_0_g_semi_parallel_and_smac.g_paths[1].g_cntrl_pipe.path_cntrl_reg[0][7]                                |                                                                                                                                                                                                              |                2 |             16 |
|  amc7823_ctrl_inst/serial_clk                 | fmc150_spi_ctrl_inst/amc7823_ctrl_inst/n_0_read_byte_val_i_1__2                                                                                                                                                | fmc150_spi_ctrl_inst/amc7823_ctrl_inst/fmc150_stellar_cmd_inst/p2p0/O1[0]                                                                                                                                    |                3 |             16 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/duc_umts_k7_inst/duc_imf1_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/n_0_g_semi_parallel_and_smac.g_paths[1].g_cntrl_pipe.path_cntrl_reg[0][8]                                | DUC_DDC_inst/duc_umts_k7_inst/duc_imf1_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/n_0_g_semi_parallel_and_smac.g_paths[1].g_cntrl_pipe.path_cntrl_reg[0][0]                              |                2 |             16 |
|  mmcm_inst/U0/CLK_OUT1                        | fmc150_spi_ctrl_inst/amc7823_ctrl_inst/fmc150_stellar_cmd_inst/n_0_in_reg_addr_sig[15]_i_1__0                                                                                                                  | fmc150_spi_ctrl_inst/amc7823_ctrl_inst/fmc150_stellar_cmd_inst/p2p0/O1[0]                                                                                                                                    |                4 |             16 |
|  mmcm_adac_inst/U0/CLK_OUT1                   | DUC_DDC_inst/n_0_debounce_cnt[15]_i_1                                                                                                                                                                          | rst                                                                                                                                                                                                          |                3 |             16 |
|  mmcm_inst/U0/CLK_OUT1                        |                                                                                                                                                                                                                | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                                     |                3 |             16 |
|  mmcm_inst/U0/CLK_OUT1                        | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/O2                                                                                                                                                               |                                                                                                                                                                                                              |                3 |             16 |
|  mmcm_inst/U0/CLK_OUT1                        | fmc150_spi_ctrl_inst/amc7823_ctrl_inst/fmc150_stellar_cmd_inst/p2p1/O5[0]                                                                                                                                      | fmc150_spi_ctrl_inst/cdce72010_ctrl_inst/fmc150_stellar_cmd_inst/p2p2/O1[0]                                                                                                                                  |                3 |             16 |
|  mmcm_inst/U0/CLK_OUT1                        | fmc150_spi_ctrl_inst/cdce72010_ctrl_inst/fmc150_stellar_cmd_inst/n_0_in_reg_addr_sig[15]_i_1                                                                                                                   | fmc150_spi_ctrl_inst/cdce72010_ctrl_inst/fmc150_stellar_cmd_inst/p2p1/O1[0]                                                                                                                                  |                3 |             16 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/duc_umts_k7_inst/duc_srrc_i/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/n_0_g_semi_parallel_and_smac.g_paths[0].g_cntrl_pipe.path_cntrl_data_sym_reg[0][7]                     |                                                                                                                                                                                                              |                2 |             16 |
|  mmcm_inst/U0/CLK_OUT1                        | fmc150_spi_ctrl_inst/dac3283_ctrl_inst/fmc150_stellar_cmd_inst/O18                                                                                                                                             |                                                                                                                                                                                                              |                3 |             16 |
|  mmcm_inst/U0/CLK_OUT1                        | fmc150_spi_ctrl_inst/dac3283_ctrl_inst/fmc150_stellar_cmd_inst/O18                                                                                                                                             | fmc150_spi_ctrl_inst/amc7823_ctrl_inst/fmc150_stellar_cmd_inst/O8                                                                                                                                            |                7 |             16 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/duc_umts_k7_inst/duc_srrc_i/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/n_0_g_semi_parallel_and_smac.g_paths[0].g_cntrl_pipe.path_cntrl_data_sym_reg[0][8]                     |                                                                                                                                                                                                              |                3 |             16 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/duc_umts_k7_inst/duc_srrc_i/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/n_0_g_semi_parallel_and_smac.g_paths[0].g_cntrl_pipe.path_cntrl_data_sym_reg[0][8]                     | DUC_DDC_inst/duc_umts_k7_inst/duc_srrc_i/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/n_0_g_semi_parallel_and_smac.g_paths[0].g_cntrl_pipe.path_cntrl_data_sym_reg[0][0]                   |                3 |             16 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/duc_umts_k7_inst/duc_srrc_i/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/n_0_g_semi_parallel_and_smac.g_paths[1].g_cntrl_pipe.path_cntrl_data_sym_reg[0][7]                     |                                                                                                                                                                                                              |                2 |             16 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/duc_umts_k7_inst/duc_srrc_i/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/n_0_g_semi_parallel_and_smac.g_paths[1].g_cntrl_pipe.path_cntrl_data_sym_reg[0][8]                     |                                                                                                                                                                                                              |                2 |             16 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/duc_umts_k7_inst/duc_srrc_i/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/n_0_g_semi_parallel_and_smac.g_paths[1].g_cntrl_pipe.path_cntrl_data_sym_reg[0][8]                     | DUC_DDC_inst/duc_umts_k7_inst/duc_srrc_i/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/n_0_g_semi_parallel_and_smac.g_paths[1].g_cntrl_pipe.path_cntrl_data_sym_reg[0][0]                   |                2 |             16 |
|  mmcm_inst/U0/CLK_OUT1                        | ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__7                                                                                                             |                                                                                                                                                                                                              |               10 |             16 |
|  mmcm_inst/U0/CLK_OUT1                        | ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                        |                                                                                                                                                                                                              |                5 |             16 |
|  mmcm_inst/U0/CLK_OUT1                        | ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__6                                                                                                             |                                                                                                                                                                                                              |               13 |             16 |
|  mmcm_inst/U0/CLK_OUT1                        | ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__5                                                                                                             |                                                                                                                                                                                                              |                8 |             16 |
|  mmcm_inst/U0/CLK_OUT1                        | ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__14                                                                                                            |                                                                                                                                                                                                              |                9 |             16 |
|  mmcm_inst/U0/CLK_OUT1                        | ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__4                                                                                                             |                                                                                                                                                                                                              |                4 |             16 |
|  mmcm_inst/U0/CLK_OUT1                        | ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__13                                                                                                            |                                                                                                                                                                                                              |                9 |             16 |
|  mmcm_inst/U0/CLK_OUT1                        | ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__3                                                                                                             |                                                                                                                                                                                                              |               10 |             16 |
|  mmcm_inst/U0/CLK_OUT1                        | ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__2                                                                                                             |                                                                                                                                                                                                              |               10 |             16 |
|  mmcm_inst/U0/CLK_OUT1                        | ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__1                                                                                                             |                                                                                                                                                                                                              |                9 |             16 |
|  mmcm_inst/U0/CLK_OUT1                        | ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__0                                                                                                              |                                                                                                                                                                                                              |               12 |             16 |
|  mmcm_inst/U0/CLK_OUT1                        | ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                                                 |                                                                                                                                                                                                              |                6 |             16 |
|  mmcm_inst/U0/CLK_OUT1                        | ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__10                                                                                                            |                                                                                                                                                                                                              |               12 |             16 |
|  mmcm_inst/U0/CLK_OUT1                        | ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__9                                                                                                             |                                                                                                                                                                                                              |                9 |             16 |
|  mmcm_inst/U0/CLK_OUT1                        | ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__8                                                                                                             |                                                                                                                                                                                                              |                9 |             16 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O2[0]                                          |                                                                                                                                                                                                              |                3 |             16 |
|  mmcm_inst/U0/CLK_OUT1                        | ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__11                                                                                                    |                                                                                                                                                                                                              |                3 |             16 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O3                                             |                                                                                                                                                                                                              |                4 |             16 |
|  mmcm_inst/U0/CLK_OUT1                        | ila_dac_baseband_ADC/U0/ila_core_inst/xsdb_memory_read_inst/I1[0]                                                                                                                                              |                                                                                                                                                                                                              |                5 |             16 |
|  mmcm_inst/U0/CLK_OUT1                        |                                                                                                                                                                                                                | fmc150_spi_ctrl_inst/cdce72010_ctrl_inst/fmc150_stellar_cmd_inst/O7[0]                                                                                                                                       |                5 |             16 |
|  mmcm_inst/U0/CLK_OUT1                        | vio_inst/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                               | vio_inst/inst/DECODER_INST/clear                                                                                                                                                                             |                3 |             16 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/U_ICON/U_CMD/I9[0]                                                                                                                                                                                | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                                              |                3 |             16 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/U_ICON/U_CMD/E[0]                                                                                                                                                                                 | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                                              |                4 |             16 |
|  mmcm_inst/U0/CLK_OUT1                        | vio_inst/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                           |                                                                                                                                                                                                              |                4 |             16 |
|  dbg_hub/inst/idrck                           |                                                                                                                                                                                                                | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                     |                4 |             16 |
|  mmcm_inst/U0/CLK_OUT1                        |                                                                                                                                                                                                                | ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/reg_srl_fff/O1                                                                                                                                              |                5 |             16 |
|  mmcm_adac_inst/U0/CLK_OUT4                   |                                                                                                                                                                                                                | DUC_DDC_inst/n_0_tuning_word[0]_i_1                                                                                                                                                                          |                4 |             16 |
|  mmcm_inst/U0/CLK_OUT1                        | vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].wr_probe_out_reg                                                                                                                                               | vio_inst/inst/DECODER_INST/O13[0]                                                                                                                                                                            |                4 |             16 |
|  dbg_hub/inst/idrck                           |                                                                                                                                                                                                                | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                                                    |                4 |             17 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/duc_umts_k7_inst/duc_imf2_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/n_0_g_semi_parallel_and_smac.g_paths[0].g_cntrl_pipe.path_cntrl_reg[0][8]                                | DUC_DDC_inst/duc_umts_k7_inst/duc_imf2_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/n_0_g_semi_parallel_and_smac.g_paths[0].g_cntrl_pipe.path_cntrl_reg[0][0]                              |                3 |             17 |
|  mmcm_inst/U0/CLK_OUT1                        | dbg_hub/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/n_0_addr[16]_i_1                                                                                                                                             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                                           |                5 |             17 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/duc_umts_k7_inst/duc_imf2_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/n_0_g_semi_parallel_and_smac.g_paths[1].g_cntrl_pipe.path_cntrl_reg[0][8]                                | DUC_DDC_inst/duc_umts_k7_inst/duc_imf2_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/n_0_g_semi_parallel_and_smac.g_paths[1].g_cntrl_pipe.path_cntrl_reg[0][0]                              |                3 |             17 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/duc_umts_k7_inst/duc_imf3_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/n_0_g_semi_parallel_and_smac.g_paths[1].g_cntrl_pipe.path_cntrl_reg[0][7]                                |                                                                                                                                                                                                              |                3 |             17 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/duc_umts_k7_inst/duc_imf2_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/n_0_g_semi_parallel_and_smac.g_paths[0].g_cntrl_pipe.path_cntrl_reg[0][7]                                |                                                                                                                                                                                                              |                3 |             17 |
|  ads62p49_ctrl_inst/serial_clk                | fmc150_spi_ctrl_inst/ads62p49_ctrl_inst/n_0_sh_counter[31]_i_1                                                                                                                                                 | fmc150_spi_ctrl_inst/amc7823_ctrl_inst/I2[0]                                                                                                                                                                 |                5 |             17 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/duc_umts_k7_inst/duc_imf3_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/n_0_g_semi_parallel_and_smac.g_paths[0].g_cntrl_pipe.path_cntrl_reg[0][7]                                |                                                                                                                                                                                                              |                3 |             17 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/duc_umts_k7_inst/duc_imf3_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/n_0_g_semi_parallel_and_smac.g_paths[1].g_cntrl_pipe.path_cntrl_reg[0][8]                                | DUC_DDC_inst/duc_umts_k7_inst/duc_imf3_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/n_0_g_semi_parallel_and_smac.g_paths[1].g_cntrl_pipe.path_cntrl_reg[0][0]                              |                3 |             17 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/duc_umts_k7_inst/duc_imf3_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/n_0_g_semi_parallel_and_smac.g_paths[0].g_cntrl_pipe.path_cntrl_reg[0][8]                                | DUC_DDC_inst/duc_umts_k7_inst/duc_imf3_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/n_0_g_semi_parallel_and_smac.g_paths[0].g_cntrl_pipe.path_cntrl_reg[0][0]                              |                3 |             17 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/duc_umts_k7_inst/duc_imf2_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/n_0_g_semi_parallel_and_smac.g_paths[1].g_cntrl_pipe.path_cntrl_reg[0][7]                                |                                                                                                                                                                                                              |                3 |             17 |
|  mmcm_inst/U0/CLK_OUT1                        |                                                                                                                                                                                                                | fmc150_spi_ctrl_inst/cdce72010_ctrl_inst/fmc150_stellar_cmd_inst/p2p1/O1[0]                                                                                                                                  |                6 |             17 |
|  mmcm_inst/U0/CLK_OUT1                        | dbg_hub/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/n_0_burst_wd[0]_i_1                                                                                                                                     | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                                           |                5 |             17 |
|  mmcm_inst/U0/CLK_OUT1                        | fmc150_spi_ctrl_inst/cdce72010_ctrl_inst/fmc150_stellar_cmd_inst/p2p1/O11[0]                                                                                                                                   | fmc150_spi_ctrl_inst/cdce72010_ctrl_inst/fmc150_stellar_cmd_inst/p2p1/O1[0]                                                                                                                                  |                4 |             17 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf2_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/n_0_g_semi_parallel_and_smac.g_paths[1].g_cntrl_pipe.path_cntrl_reg[0][7]                                      |                                                                                                                                                                                                              |                3 |             18 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf2_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/n_0_g_semi_parallel_and_smac.g_paths[0].g_cntrl_pipe.path_cntrl_reg[0][8]                                      | DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf2_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/n_0_g_semi_parallel_and_smac.g_paths[0].g_cntrl_pipe.path_cntrl_reg[0][0]                                    |                4 |             18 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf2_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/n_0_g_semi_parallel_and_smac.g_paths[0].g_cntrl_pipe.path_cntrl_reg[0][7]                                      |                                                                                                                                                                                                              |                3 |             18 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/U_ICON/U_CMD/O5                                                                                                                                                                                   | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                                           |                3 |             18 |
|  mmcm_inst/U0/CLK_OUT1                        |                                                                                                                                                                                                                | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                                                    |                4 |             18 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf2_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/n_0_g_semi_parallel_and_smac.g_paths[1].g_cntrl_pipe.path_cntrl_reg[0][8]                                      | DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf2_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/n_0_g_semi_parallel_and_smac.g_paths[1].g_cntrl_pipe.path_cntrl_reg[0][0]                                    |                3 |             18 |
|  mmcm_inst/U0/CLK_OUT1                        | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/n_0_ctl_reg[17]_i_1                                                                                                                                            | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                                           |                3 |             18 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/ddc_umts_k7_inst/ddc_srrc_i/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[2].g_wrap_buff.i_data_wrap_buff/i_mem_allign/buff_we | DUC_DDC_inst/ddc_umts_k7_inst/ddc_srrc_i/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[2].g_wrap_buff.i_data_wrap_buff/i_mem_allign/SR[0] |                4 |             19 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/ddc_umts_k7_inst/ddc_srrc_i/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[2].g_wrap_buff.i_data_wrap_buff/i_mem_allign/buff_we | DUC_DDC_inst/ddc_umts_k7_inst/ddc_srrc_i/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[2].g_wrap_buff.i_data_wrap_buff/i_mem_allign/SR[0] |                3 |             19 |
|  dac3283_ctrl_inst/serial_clk                 | fmc150_spi_ctrl_inst/dac3283_ctrl_inst/n_0_sh_counter[31]_i_1__0                                                                                                                                               | fmc150_spi_ctrl_inst/dac3283_ctrl_inst/fmc150_stellar_cmd_inst/p2p0/AR[0]                                                                                                                                    |                5 |             20 |
|  mmcm_inst/U0/CLK_OUT1                        | fmc150_spi_ctrl_inst/amc7823_ctrl_inst/fmc150_stellar_cmd_inst/n_0_out_reg[15]_i_1                                                                                                                             | fmc150_spi_ctrl_inst/amc7823_ctrl_inst/fmc150_stellar_cmd_inst/p2p0/O1[1]                                                                                                                                    |                6 |             21 |
|  mmcm_inst/U0/CLK_OUT1                        |                                                                                                                                                                                                                | fmc150_spi_ctrl_inst/cdce72010_ctrl_inst/fmc150_stellar_cmd_inst/p2p2/AR[0]                                                                                                                                  |                5 |             22 |
|  mmcm_adac_inst/U0/CLK_OUT4                   |                                                                                                                                                                                                                | DUC_DDC_inst/ddc_umts_k7_inst/ddc_srrc_i/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_cntrl_wrap_buff_re/p_6_out                                                      |                7 |             23 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                           |                                                                                                                                                                                                              |                3 |             24 |
|  mmcm_inst/U0/CLK_OUT1                        | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                             |                                                                                                                                                                                                              |                3 |             24 |
|  mmcm_inst/U0/CLK_OUT1                        |                                                                                                                                                                                                                | fmc150_spi_ctrl_inst/dac3283_ctrl_inst/fmc150_stellar_cmd_inst/p2p0/AR[0]                                                                                                                                    |               10 |             25 |
|  mmcm_inst/U0/CLK_OUT1                        | ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                     |                                                                                                                                                                                                              |                6 |             25 |
|  mmcm_inst/U0/CLK_OUT1                        | ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                     |                                                                                                                                                                                                              |                7 |             25 |
|  mmcm_inst/U0/CLK_OUT1                        | ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                     |                                                                                                                                                                                                              |                7 |             25 |
|  amc7823_ctrl_inst/serial_clk                 | fmc150_spi_ctrl_inst/amc7823_ctrl_inst/n_0_sh_counter[31]_i_1__1                                                                                                                                               | fmc150_spi_ctrl_inst/amc7823_ctrl_inst/I2[0]                                                                                                                                                                 |                5 |             27 |
|  mmcm_adac_inst/U0/CLK_OUT3                   | mmcm_adac_inst/U0/LOCKED                                                                                                                                                                                       |                                                                                                                                                                                                              |               16 |             28 |
|  mmcm_adac_inst/U0/CLK_OUT3                   | mmcm_inst/U0/LOCKED                                                                                                                                                                                            |                                                                                                                                                                                                              |                7 |             28 |
|  mmcm_adac_inst/U0/CLK_OUT3                   | adc_dout_245_76_MSPS_valid                                                                                                                                                                                     |                                                                                                                                                                                                              |                5 |             28 |
|  cdce72010_ctrl_inst/serial_clk               | fmc150_spi_ctrl_inst/cdce72010_ctrl_inst/read_byte_val                                                                                                                                                         | fmc150_spi_ctrl_inst/cdce72010_ctrl_inst/fmc150_stellar_cmd_inst/p2p2/AR[0]                                                                                                                                  |                5 |             28 |
|  mmcm_inst/U0/CLK_OUT1                        | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/n_0_ctl_reg[27]_i_1                                                                                                                                            | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                                           |                7 |             28 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/U_ICON/U_CMD/O4                                                                                                                                                                                   | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                                           |                4 |             28 |
|  mmcm_inst/U0/CLK_OUT1                        | fmc150_spi_ctrl_inst/amc7823_ctrl_inst/addr0                                                                                                                                                                   | fmc150_spi_ctrl_inst/amc7823_ctrl_inst/O28                                                                                                                                                                   |               11 |             31 |
|  amc7823_ctrl_inst/serial_clk                 | fmc150_spi_ctrl_inst/amc7823_ctrl_inst/pulse2pulse_inst0/E[0]                                                                                                                                                  | fmc150_spi_ctrl_inst/amc7823_ctrl_inst/I2[0]                                                                                                                                                                 |                8 |             31 |
|  mmcm_adac_inst/U0/CLK_OUT4                   |                                                                                                                                                                                                                | gpio_led_OBUF[0]                                                                                                                                                                                             |                9 |             31 |
|  mmcm_inst/U0/CLK_OUT1                        | vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].wr_probe_out_reg                                                                                                                                               | vio_inst/inst/DECODER_INST/clear                                                                                                                                                                             |                5 |             32 |
|  mmcm_inst/U0/CLK_OUT1                        |                                                                                                                                                                                                                | fmc150_spi_ctrl_inst/amc7823_ctrl_inst/fmc150_stellar_cmd_inst/p2p0/O1[1]                                                                                                                                    |               13 |             32 |
|  mmcm_adac_inst/U0/CLK_OUT3                   | DUC_DDC_inst/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                              |                9 |             32 |
|  cdce72010_ctrl_inst/serial_clk               | fmc150_spi_ctrl_inst/cdce72010_ctrl_inst/n_0_sh_counter[31]_i_1__2                                                                                                                                             | fmc150_spi_ctrl_inst/cdce72010_ctrl_inst/fmc150_stellar_cmd_inst/p2p2/AR[0]                                                                                                                                  |                5 |             32 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/duc_umts_k7_inst/duc_srrc_i/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                                        |                                                                                                                                                                                                              |                4 |             32 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/duc_umts_k7_inst/duc_imf1_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/n_0_g_semi_parallel_and_smac.rfd_int_reg                                                                 |                                                                                                                                                                                                              |                4 |             32 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/duc_umts_k7_inst/duc_srrc_i/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_norm.i_latch_op/E[0]                                               | DUC_DDC_inst/duc_umts_k7_inst/duc_srrc_i/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_norm.i_sclr_pipe/SR[0]                                           |                6 |             32 |
|  mmcm_adac_inst/U0/CLK_OUT3                   | baseband_out_valid_sig_dly1_1                                                                                                                                                                                  |                                                                                                                                                                                                              |                7 |             32 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/duc_umts_k7_inst/duc_srrc_i/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/n_0_g_semi_parallel_and_smac.rfd_int_reg                                                               |                                                                                                                                                                                                              |                4 |             32 |
|  mmcm_adac_inst/U0/CLK_OUT4                   |                                                                                                                                                                                                                | DUC_DDC_inst/duc_umts_k7_inst/duc_srrc_i/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_srl_clear.i_cntrl_blank_mem/SCLR_A                                  |                4 |             32 |
|  mmcm_inst/U0/CLK_OUT1                        | fmc150_spi_ctrl_inst/cdce72010_ctrl_inst/fmc150_stellar_cmd_inst/n_0_out_reg[31]_i_1                                                                                                                           | fmc150_spi_ctrl_inst/cdce72010_ctrl_inst/fmc150_stellar_cmd_inst/p2p1/O1[0]                                                                                                                                  |                7 |             32 |
|  cdce72010_ctrl_inst/serial_clk               | fmc150_spi_ctrl_inst/cdce72010_ctrl_inst/pulse2pulse_inst0/E[0]                                                                                                                                                | fmc150_spi_ctrl_inst/cdce72010_ctrl_inst/fmc150_stellar_cmd_inst/p2p1/O1[0]                                                                                                                                  |                9 |             32 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/duc_umts_k7_inst/duc_srrc_i/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_cntrl_cntrl_mem_we/cntrl_mem_we                                             |                                                                                                                                                                                                              |                4 |             32 |
|  mmcm_adac_inst/U0/CLK_OUT4                   |                                                                                                                                                                                                                | DUC_DDC_inst/duc_umts_k7_inst/duc_imf1_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_semi_parallel_and_smac.g_cntrl_srl_clear.i_cntrl_blank_mem/SCLR_A                                    |                4 |             32 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/duc_umts_k7_inst/duc_imf1_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                                          |                                                                                                                                                                                                              |                4 |             32 |
|  mmcm_inst/U0/CLK_OUT1                        | fmc150_spi_ctrl_inst/cdce72010_ctrl_inst/fmc150_stellar_cmd_inst/p2p1/E[0]                                                                                                                                     | fmc150_spi_ctrl_inst/cdce72010_ctrl_inst/fmc150_stellar_cmd_inst/p2p2/O1[0]                                                                                                                                  |                6 |             32 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/ddc_umts_k7_inst/ddc_srrc_i/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_latch_op/E[0]                                                                     | DUC_DDC_inst/ddc_umts_k7_inst/ddc_srrc_i/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_latch_op/SR[0]                                                                  |                5 |             32 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/duc_umts_k7_inst/duc_imf1_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_semi_parallel_and_smac.i_cntrl_cntrl_mem_we/cntrl_mem_we                                               |                                                                                                                                                                                                              |                4 |             32 |
|  mmcm_inst/U0/CLK_OUT1                        | ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                     |                                                                                                                                                                                                              |                6 |             33 |
|  mmcm_inst/U0/CLK_OUT1                        | ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                     |                                                                                                                                                                                                              |                7 |             33 |
|  mmcm_inst/U0/CLK_OUT1                        | ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                     |                                                                                                                                                                                                              |                6 |             33 |
|  mmcm_inst/U0/CLK_OUT1                        | ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                     |                                                                                                                                                                                                              |                9 |             33 |
|  mmcm_adac_inst/U0/CLK_OUT3                   |                                                                                                                                                                                                                | ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                  |               15 |             33 |
|  mmcm_inst/U0/CLK_OUT1                        | ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                     |                                                                                                                                                                                                              |                9 |             33 |
|  mmcm_inst/U0/CLK_OUT1                        |                                                                                                                                                                                                                | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                                           |               15 |             33 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/duc_umts_k7_inst/duc_imf3_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                                          |                                                                                                                                                                                                              |                5 |             34 |
|  mmcm_adac_inst/U0/CLK_OUT4                   |                                                                                                                                                                                                                | DUC_DDC_inst/duc_umts_k7_inst/duc_imf2_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_semi_parallel_and_smac.g_cntrl_srl_clear.i_cntrl_blank_mem/SCLR_A                                    |                5 |             34 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/duc_umts_k7_inst/duc_imf2_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                                          |                                                                                                                                                                                                              |                5 |             34 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/duc_umts_k7_inst/duc_imf1_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/p_0_out                                                                                                  | DUC_DDC_inst/duc_umts_k7_inst/duc_imf1_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_semi_parallel_and_smac.i_centre_tap/SR[0]                                                            |                5 |             34 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/duc_umts_k7_inst/duc_imf2_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/p_0_out                                                                                                  | DUC_DDC_inst/duc_umts_k7_inst/duc_imf2_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_semi_parallel_and_smac.i_centre_tap/SR[0]                                                            |                5 |             34 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/duc_umts_k7_inst/duc_imf2_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_semi_parallel_and_smac.i_cntrl_cntrl_mem_we/cntrl_mem_we                                               |                                                                                                                                                                                                              |                5 |             34 |
|  mmcm_adac_inst/U0/CLK_OUT4                   |                                                                                                                                                                                                                | DUC_DDC_inst/duc_umts_k7_inst/duc_imf3_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_semi_parallel_and_smac.g_cntrl_srl_clear.i_cntrl_blank_mem/SCLR_A                                    |                5 |             34 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/duc_umts_k7_inst/duc_imf2_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/n_0_g_semi_parallel_and_smac.rfd_int_reg                                                                 |                                                                                                                                                                                                              |                5 |             34 |
|  mmcm_adac_inst/U0/CLK_OUT3                   | DUC_DDC_inst/duc_umts_k7_inst/complex_mixer_duc/complex_mult/U0/i_synth/i_nd_to_rdy/rdy_if                                                                                                                     |                                                                                                                                                                                                              |                5 |             34 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/duc_umts_k7_inst/duc_imf3_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_semi_parallel_and_smac.i_cntrl_cntrl_mem_we/cntrl_mem_we                                               |                                                                                                                                                                                                              |                5 |             34 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/duc_umts_k7_inst/duc_imf3_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/rfd_int                                                                                                  |                                                                                                                                                                                                              |                5 |             34 |
|  mmcm_adac_inst/U0/CLK_OUT3                   | DUC_DDC_inst/duc_umts_k7_inst/complex_mixer_duc/complex_mult/U0/i_synth/i_with_throttle.i_output_fifo/fifo0/rd_enable                                                                                          |                                                                                                                                                                                                              |                6 |             35 |
|  mmcm_adac_inst/U0/CLK_OUT2                   |                                                                                                                                                                                                                | fmc150_spi_ctrl_inst/dac3283_ctrl_inst/fmc150_stellar_cmd_inst/p2p0/O1                                                                                                                                       |               12 |             35 |
|  mmcm_adac_inst/U0/CLK_OUT4                   |                                                                                                                                                                                                                | DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf1_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_phase_buff_blank.i_phase_buff_blank_dly/SR[0]                                     |                6 |             36 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf1_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_cntrl_signals[8].i_delay/CNTRL_IN[0]                                                | DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf1_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_cntrl_src/CNTRL_IN[0]                                                             |                5 |             36 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf1_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_cntrl_signals[7].i_delay/CNTRL_IN[0]                                                |                                                                                                                                                                                                              |                6 |             36 |
|  mmcm_adac_inst/U0/CLK_OUT4                   |                                                                                                                                                                                                                | DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf2_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_cntrl_srl_clear.i_cntrl_blank_mem/SCLR_A                                          |                6 |             36 |
|  mmcm_adac_inst/U0/CLK_OUT4                   |                                                                                                                                                                                                                | DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf2_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_phase_buff_blank.i_phase_buff_blank_dly/SR[0]                                     |                7 |             36 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf2_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_latch_op/E[0]                                                                       | DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf2_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_latch_op/SR[0]                                                                    |                5 |             36 |
|  mmcm_adac_inst/U0/CLK_OUT4                   |                                                                                                                                                                                                                | DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf1_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_cntrl_srl_clear.i_cntrl_blank_mem/SCLR_A                                          |                6 |             36 |
|  mmcm_adac_inst/U0/CLK_OUT3                   | DUC_DDC_inst/duc_umts_k7_inst/complex_mixer_duc/complex_mult/U0/i_synth/i_with_throttle.i_has_2to1.i_2to1/p_30_in                                                                                              |                                                                                                                                                                                                              |                6 |             36 |
|  mmcm_inst/U0/CLK_OUT1                        | ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                          |                                                                                                                                                                                                              |               23 |             36 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/duc_umts_k7_inst/duc_imf3_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/p_0_out                                                                                                  | DUC_DDC_inst/duc_umts_k7_inst/duc_imf3_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_semi_parallel_and_smac.i_centre_tap/SR[0]                                                            |                6 |             36 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf1_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/n_0_g_semi_parallel_and_smac.g_ipbuff.ipbuff_rate_enable_reg                                                   |                                                                                                                                                                                                              |                5 |             36 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf2_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/n_0_g_semi_parallel_and_smac.g_ipbuff.ipbuff_rate_enable_reg                                                   |                                                                                                                                                                                                              |                5 |             36 |
|  mmcm_adac_inst/U0/CLK_OUT3                   | DUC_DDC_inst/rst_duc_ddc_n_r                                                                                                                                                                                   |                                                                                                                                                                                                              |                7 |             36 |
|  mmcm_adac_inst/U0/CLK_OUT3                   | DUC_DDC_inst/duc_umts_k7_inst/complex_mixer_duc/complex_mult/U0/i_synth/i_with_throttle.i_has_2to1.i_2to1/p_16_in                                                                                              |                                                                                                                                                                                                              |                5 |             36 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf2_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_cntrl_cntrl_mem_we/cntrl_mem_we                                                     |                                                                                                                                                                                                              |                6 |             36 |
|  mmcm_adac_inst/U0/CLK_OUT3                   | DUC_DDC_inst/duc_umts_k7_inst/complex_mixer_duc/complex_mult/U0/i_synth/i_with_throttle.i_has_2to1.i_2to1/reg1_b_wr                                                                                            |                                                                                                                                                                                                              |                5 |             36 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf1_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_cntrl_cntrl_mem_we/cntrl_mem_we                                                     |                                                                                                                                                                                                              |                6 |             36 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf1_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                       |                                                                                                                                                                                                              |                5 |             36 |
|  mmcm_adac_inst/U0/CLK_OUT3                   | DUC_DDC_inst/duc_umts_k7_inst/complex_mixer_duc/complex_mult/U0/i_synth/i_with_throttle.i_has_2to1.i_2to1/reg1_a_wr                                                                                            |                                                                                                                                                                                                              |                7 |             36 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/ddc_umts_k7_inst/mixer_vout_491_52MHz                                                                                                                                                             |                                                                                                                                                                                                              |               10 |             36 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf2_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                       |                                                                                                                                                                                                              |                5 |             36 |
|  mmcm_adac_inst/U0/CLK_OUT3                   | DUC_DDC_inst/duc_umts_k7_inst/complex_mixer_duc/complex_mult/U0/i_synth/i_with_throttle.i_output_fifo/fifo0/not_afull                                                                                          |                                                                                                                                                                                                              |               10 |             37 |
|  mmcm_inst/U0/CLK_OUT1                        |                                                                                                                                                                                                                | fmc150_spi_ctrl_inst/dac3283_ctrl_inst/fmc150_stellar_cmd_inst/p2p0/O1                                                                                                                                       |                9 |             37 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/ddc_umts_k7_inst/ddc_srrc_i/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[1]_5[6]                                                                                                |                                                                                                                                                                                                              |                6 |             38 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/ddc_umts_k7_inst/ddc_srrc_i/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[1]_5[5]                                                                                                | DUC_DDC_inst/ddc_umts_k7_inst/ddc_srrc_i/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[1]_5[2]                                                                                              |                8 |             38 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/ddc_umts_k7_inst/ddc_srrc_i/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[1]_5[3]                                                                                                |                                                                                                                                                                                                              |                6 |             38 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/ddc_umts_k7_inst/ddc_srrc_i/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[2]_4[3]                                                                                                |                                                                                                                                                                                                              |                6 |             38 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/ddc_umts_k7_inst/ddc_srrc_i/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[2]_4[7]                                                                                                |                                                                                                                                                                                                              |                6 |             38 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/ddc_umts_k7_inst/ddc_srrc_i/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_cntrl_cntrl_mem_we/cntrl_mem_we                                                   |                                                                                                                                                                                                              |                6 |             38 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/ddc_umts_k7_inst/ddc_srrc_i/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[1]_5[6]                                                                                                | DUC_DDC_inst/ddc_umts_k7_inst/ddc_srrc_i/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[1]_5[1]                                                                                              |                5 |             38 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf1_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_latch_op/E[0]                                                                       | DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf1_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_latch_op/SR[0]                                                                    |                6 |             38 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/ddc_umts_k7_inst/ddc_srrc_i/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_cntrl_signals[6].g_others.i_delay/D[0]                                            |                                                                                                                                                                                                              |                7 |             38 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/ddc_umts_k7_inst/ddc_srrc_i/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                                              |                                                                                                                                                                                                              |                5 |             38 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/ddc_umts_k7_inst/ddc_srrc_i/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_cntrl_signals[6].g_others.i_delay/D[0]                                            | DUC_DDC_inst/ddc_umts_k7_inst/ddc_srrc_i/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl_src[1]                                                                                               |                7 |             38 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/ddc_umts_k7_inst/ddc_srrc_i/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_cntrl_signals[5].g_others.i_delay/D[0]                                            | DUC_DDC_inst/ddc_umts_k7_inst/ddc_srrc_i/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_cntrl_signals[2].g_others.i_delay/D[0]                                          |                6 |             38 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/ddc_umts_k7_inst/ddc_srrc_i/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_cntrl_signals[7].g_others.i_delay/D[0]                                            |                                                                                                                                                                                                              |                6 |             38 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/ddc_umts_k7_inst/ddc_srrc_i/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[1]_5[7]                                                                                                |                                                                                                                                                                                                              |                6 |             38 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/ddc_umts_k7_inst/ddc_srrc_i/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/rfd_int                                                                                                      |                                                                                                                                                                                                              |                5 |             38 |
|  mmcm_adac_inst/U0/CLK_OUT4                   |                                                                                                                                                                                                                | DUC_DDC_inst/ddc_umts_k7_inst/ddc_srrc_i/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_cntrl_srl_clear.i_cntrl_blank_mem/SCLR_A                                        |                6 |             38 |
|  mmcm_adac_inst/U0/CLK_OUT3                   |                                                                                                                                                                                                                | DUC_DDC_inst/ddc_umts_k7_inst/complex_mixer_ddc_i/dds0/U0/i_synth/sclr_i                                                                                                                                     |                7 |             41 |
|  mmcm_adac_inst/U0/CLK_OUT4                   |                                                                                                                                                                                                                | DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf2_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/we_gen_cntrl_0                                                                                               |               15 |             45 |
|  mmcm_adac_inst/U0/CLK_OUT4                   |                                                                                                                                                                                                                | DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf1_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/we_gen_cntrl_1                                                                                               |               17 |             46 |
|  mmcm_inst/U0/CLK_OUT1                        |                                                                                                                                                                                                                | fmc150_spi_ctrl_inst/dac3283_ctrl_inst/fmc150_stellar_cmd_inst/p2p2/AR[0]                                                                                                                                    |               16 |             47 |
|  mmcm_inst/U0/CLK_OUT1                        | vio_inst/inst/DECODER_INST/O15[0]                                                                                                                                                                              |                                                                                                                                                                                                              |               26 |             48 |
|  mmcm_inst/U0/CLK_OUT1                        |                                                                                                                                                                                                                | fmc150_spi_ctrl_inst/cdce72010_ctrl_inst/fmc150_stellar_cmd_inst/p2p2/O1[0]                                                                                                                                  |               15 |             58 |
|  mmcm_adac_inst/U0/CLK_OUT4                   |                                                                                                                                                                                                                | rst                                                                                                                                                                                                          |               21 |             59 |
|  mmcm_adac_inst/U0/CLK_OUT3                   | DUC_DDC_inst/duc_umts_k7_inst/complex_mixer_duc/vin_rr                                                                                                                                                         | DUC_DDC_inst/duc_umts_k7_inst/complex_mixer_duc/dds0/U0/i_synth/sclr_i                                                                                                                                       |               22 |             63 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/ddc_umts_k7_inst/ddc_srrc_i/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/m_axis_data_tvalid                                                                                           |                                                                                                                                                                                                              |                9 |             64 |
|  mmcm_adac_inst/U0/CLK_OUT3                   |                                                                                                                                                                                                                | ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/O14                                                                                                                               |               15 |             64 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/duc_umts_k7_inst/duc_imf2_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_semi_parallel_and_smac.i_latch_op/latch_op_src                                                         |                                                                                                                                                                                                              |                9 |             68 |
|  mmcm_inst/U0/CLK_OUT1                        | vio_inst/inst/DECODER_INST/E[0]                                                                                                                                                                                | vio_inst/inst/DECODER_INST/clear                                                                                                                                                                             |               16 |             68 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/duc_umts_k7_inst/duc_imf1_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_semi_parallel_and_smac.i_latch_op/latch_op_src                                                         |                                                                                                                                                                                                              |                9 |             68 |
|  dbg_hub/inst/idrck                           |                                                                                                                                                                                                                | dbg_hub/inst/U_ICON/U_CMD/O10                                                                                                                                                                                |               13 |             70 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf2_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/ip_buff_we                                                                                                     |                                                                                                                                                                                                              |                9 |             72 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/duc_umts_k7_inst/duc_imf3_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_semi_parallel_and_smac.i_latch_op/latch_op_src                                                         |                                                                                                                                                                                                              |                9 |             72 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf2_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/we_buff_allign                                                                                                 |                                                                                                                                                                                                              |                9 |             72 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf1_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/ip_buff_we                                                                                                     |                                                                                                                                                                                                              |                9 |             72 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf1_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/we_buff_allign                                                                                                 |                                                                                                                                                                                                              |                9 |             72 |
|  mmcm_adac_inst/U0/CLK_OUT4                   | DUC_DDC_inst/ddc_umts_k7_inst/ddc_srrc_i/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_cntrl_wrap_buff_we/cntrl_wrap_we                                                  |                                                                                                                                                                                                              |               10 |             76 |
|  mmcm_adac_inst/U0/CLK_OUT4                   |                                                                                                                                                                                                                | DUC_DDC_inst/duc_umts_k7_inst/duc_imf3_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/we_gen_cntrl_0                                                                                         |               16 |             80 |
|  mmcm_adac_inst/U0/CLK_OUT4                   |                                                                                                                                                                                                                | DUC_DDC_inst/duc_umts_k7_inst/duc_imf2_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/we_gen_cntrl_0                                                                                         |               21 |             84 |
|  mmcm_adac_inst/U0/CLK_OUT4                   |                                                                                                                                                                                                                | DUC_DDC_inst/duc_umts_k7_inst/duc_srrc_i/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/we_gen_cntrl_0                                                                                       |               20 |             84 |
|  mmcm_adac_inst/U0/CLK_OUT4                   |                                                                                                                                                                                                                | DUC_DDC_inst/duc_umts_k7_inst/duc_imf1_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/we_gen_cntrl_0                                                                                         |               20 |             88 |
|  mmcm_adac_inst/U0/CLK_OUT4                   |                                                                                                                                                                                                                | DUC_DDC_inst/ddc_umts_k7_inst/ddc_srrc_i/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/sclr_int                                                                                                   |               27 |             91 |
|  mmcm_inst/U0/CLK_OUT1                        |                                                                                                                                                                                                                | vio_inst/inst/PROBE_IN_INST/read_done                                                                                                                                                                        |               17 |             96 |
|  mmcm_inst/U0/CLK_OUT1                        | ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                              |                                                                                                                                                                                                              |               22 |            100 |
|  mmcm_adac_inst/U0/CLK_OUT3                   | DUC_DDC_inst/duc_umts_k7_inst/complex_mixer_duc/vin_rr                                                                                                                                                         |                                                                                                                                                                                                              |               27 |            131 |
|  dbg_hub/inst/idrck                           |                                                                                                                                                                                                                | dbg_hub/inst/U_ICON/U_CMD/SR[0]                                                                                                                                                                              |               27 |            135 |
|  mmcm_adac_inst/U0/CLK_OUT3                   |                                                                                                                                                                                                                |                                                                                                                                                                                                              |              104 |            522 |
|  mmcm_inst/U0/CLK_OUT1                        |                                                                                                                                                                                                                |                                                                                                                                                                                                              |              216 |            791 |
|  mmcm_adac_inst/U0/CLK_OUT4                   |                                                                                                                                                                                                                |                                                                                                                                                                                                              |              459 |           2245 |
+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


