# kmap-verilog-solver

An **interactive Karnaugh Map (K-Map) based digital logic tool** that simplifies Boolean expressions using **SOP / POS**, visualizes **K-Maps**, and **automatically generates Verilog code and testbench**.

## Features
- Supports 2 to 5 Variables
- Interactive Truth Table
- Interactive Karnaugh Maps
- SOP (Sum of Products) and POS (Product of Sums) modes
- Handles Don’t Care (X) conditions
- Automatic Boolean simplification using Quine–McCluskey
-Generates:
   -Optimized Verilog module
   -Verilog testbench
-Visual logic circuit diagram

## How It Works
1. Select the number of variables
2. Choose SOP or POS mode
3. Enter output values using:
    - Truth Table or
    - Karnaugh Map cells (0 / 1 / X)
4. Click Solve K-Map
5. Get:
    - Simplified Boolean expression
    - Grouped K-Map visualization
    - Logic circuit diagram
    - Verilog code + testbench

### Link of website deployed  