
load_cell.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000a300  00000000  00000000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rodata       000001e8  0000a300  0000a300  00012300  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .rodata.str1.4 00000177  0000a4e8  0000a4e8  000124e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .data         00000924  00200000  0000a660  00018000  2**2
                  CONTENTS, ALLOC, LOAD, CODE
  4 .bss          0000171c  00200924  00200924  00018924  2**2
                  ALLOC
  5 .int_data     00000000  00204000  00204000  00018924  2**2
                  CONTENTS, READONLY
  6 .comment      000003f0  00000000  00000000  00018924  2**0
                  CONTENTS, READONLY
  7 .debug_aranges 00000748  00000000  00000000  00018d18  2**3
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_pubnames 0000106f  00000000  00000000  00019460  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   00019a64  00000000  00000000  0001a4cf  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000054d3  00000000  00000000  00033f33  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   00004ba8  00000000  00000000  00039406  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00001444  00000000  00000000  0003dfb0  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00002f9f  00000000  00000000  0003f3f4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00009267  00000000  00000000  00042393  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .reset        00000000  00000000  00000000  0004b5fa  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 00000730  00000000  00000000  0004b5fa  2**0
                  CONTENTS, READONLY, DEBUGGING
Disassembly of section .text:

00000000 <_startup>:
//*- If an exception occurs before remap, this would result in an infinite loop.
//*- To ensure if a exeption occurs before start application to infinite loop.
//*------------------------------------------------------------------------------*/

                B           InitReset           /* 0x00 Reset handler */
       0:	ea000010 	b	48 <InitReset>

00000004 <undefvec>:
undefvec:
                B           undefvec            /* 0x04 Undefined Instruction */
       4:	eafffffe 	b	4 <undefvec>

00000008 <swivec>:
swivec:
                B           swivec              /* 0x08 Software Interrupt */
       8:	eafffffe 	b	8 <swivec>

0000000c <pabtvec>:
pabtvec:
                B           pabtvec             /* 0x0C Prefetch Abort */
       c:	eafffffe 	b	c <pabtvec>

00000010 <dabtvec>:
dabtvec:
                B           dabtvec             /* 0x10 Data Abort */
      10:	eafffffe 	b	10 <dabtvec>

00000014 <rsvdvec>:
rsvdvec:
                B           rsvdvec             /* 0x14 reserved  */
      14:	eafffffe 	b	14 <rsvdvec>

00000018 <irqvec>:
irqvec:
                B           IRQ_Handler_Entry   /* 0x18 IRQ	 */
      18:	ea000027 	b	bc <IRQ_Handler_Entry>

0000001c <FIQ_Handler_Entry>:
fiqvec:               			            	/* 0x1c FIQ	*/
/*------------------------------------------------------------------------------
//*- Function             : FIQ_Handler_Entry
//*- Treatments           : FIQ Controller Interrupt Handler.
//*- Called Functions     : AIC_FVR[interrupt] 
//*------------------------------------------------------------------------------*/

FIQ_Handler_Entry:

/*- Switch in SVC/User Mode to allow User Stack access for C code 	*/
/* because the FIQ is not yet acknowledged*/

/*- Save and r0 in FIQ_Register */
            mov         r9,r0
      1c:	e1a09000 	mov	r9, r0
	        ldr         r0 , [r8, #AIC_FVR]
      20:	e5980104 	ldr	r0, [r8, #260]
            msr         CPSR_c,#I_BIT | F_BIT | ARM_MODE_SVC
      24:	e321f0d3 	msr	CPSR_c, #211	; 0xd3

/*- Save scratch/used registers and LR in User Stack */
            stmfd       sp!, { r1-r3, r12, lr}
      28:	e92d500e 	stmdb	sp!, {r1, r2, r3, ip, lr}

/*- Branch to the routine pointed by the AIC_FVR */
            mov         r14, pc
      2c:	e1a0e00f 	mov	lr, pc
            bx          r0
      30:	e12fff10 	bx	r0

/*- Restore scratch/used registers and LR from User Stack */
            ldmia       sp!, { r1-r3, r12, lr}
      34:	e8bd500e 	ldmia	sp!, {r1, r2, r3, ip, lr}

/*- Leave Interrupts disabled and switch back in FIQ mode */
            msr         CPSR_c, #I_BIT | F_BIT | ARM_MODE_FIQ
      38:	e321f0d1 	msr	CPSR_c, #209	; 0xd1

/*- Restore the R0 ARM_MODE_SVC register */
            mov         r0,r9
      3c:	e1a00009 	mov	r0, r9

/*- Restore the Program Counter using the LR_fiq directly in the PC */
            subs        pc,lr,#4
      40:	e25ef004 	subs	pc, lr, #4	; 0x4

00000044 <.RAM_TOP>:
      44:	00204000 	eoreq	r4, r0, r0

00000048 <InitReset>:
	.align 0
.RAM_TOP:
	.word	Top_Stack

InitReset:
/*------------------------------------------------------------------------------
/*- Low level Init (PMC, AIC, ? ....) by C function AT91F_LowLevelInit
/*------------------------------------------------------------------------------*/
            	.extern   AT91F_LowLevelInit
/*- minumum C initialization */
/*- call  AT91F_LowLevelInit( void) */

            ldr     r13,.RAM_TOP            /* temporary stack in internal RAM */
      48:	e51fd00c 	ldr	sp, [pc, #-12]	; 44 <.RAM_TOP>
/*--Call Low level init function in ABSOLUTE through the Interworking	*/
	        ldr	    r0,=AT91F_LowLevelInit
      4c:	e59f00c4 	ldr	r0, [pc, #196]	; 118 <.text+0x118>
            mov     lr, pc
      50:	e1a0e00f 	mov	lr, pc
	        bx	    r0
      54:	e12fff10 	bx	r0
/*------------------------------------------------------------------------------
//*- Stack Sizes Definition
//*------------------------
//*- Interrupt Stack requires 2 words x 8 priority level x 4 bytes when using
//*- the vectoring. This assume that the IRQ management.
//*- The Interrupt Stack must be adjusted depending on the interrupt handlers.
//*- Fast Interrupt not requires stack If in your application it required you must
//*- be definehere.
//*- The System stack size is not defined and is limited by the free internal
//*- SRAM.
//*------------------------------------------------------------------------------*/

/*------------------------------------------------------------------------------
//*- Top of Stack Definition
//*-------------------------
//*- Interrupt and Supervisor Stack are located at the top of internal memory in 
//*- order to speed the exception handling context saving and restoring.
//*- ARM_MODE_SVC (Application, C) Stack is located at the top of the external memory.
//*------------------------------------------------------------------------------*/

	  .EQU		IRQ_STACK_SIZE,    (3*8*4)
          .EQU		ARM_MODE_FIQ,       0x11
          .EQU		ARM_MODE_IRQ,       0x12
          .EQU		ARM_MODE_SVC,       0x13

          .EQU		I_BIT,              0x80
          .EQU		F_BIT,              0x40

/*------------------------------------------------------------------------------
//*- Setup the stack for each mode
//*-------------------------------*/
                mov     r0,r13
      58:	e1a0000d 	mov	r0, sp

/*- Set up Fast Interrupt Mode and set FIQ Mode Stack*/
                msr     CPSR_c, #ARM_MODE_FIQ | I_BIT | F_BIT
      5c:	e321f0d1 	msr	CPSR_c, #209	; 0xd1
/*- Init the FIQ register*/
            	ldr     r8, =AT91C_BASE_AIC
      60:	e59f80b4 	ldr	r8, [pc, #180]	; 11c <.text+0x11c>

/*- Set up Interrupt Mode and set IRQ Mode Stack*/
                msr     CPSR_c, #ARM_MODE_IRQ | I_BIT | F_BIT
      64:	e321f0d2 	msr	CPSR_c, #210	; 0xd2
                mov     r13, r0                     /* Init stack IRQ */
      68:	e1a0d000 	mov	sp, r0
                sub     r0, r0, #IRQ_Stack_Size
      6c:	e2400060 	sub	r0, r0, #96	; 0x60
/*- Set up Supervisor Mode and set Supervisor Mode Stack*/
                msr     CPSR_c, #ARM_MODE_SVC
      70:	e321f013 	msr	CPSR_c, #19	; 0x13
                mov     r13, r0                     /* Init stack Sup */
      74:	e1a0d000 	mov	sp, r0

/*- Enable interrupt & Set up Supervisor Mode and set Supervisor Mode Stack*/

# Relocate .data section (Copy from ROM to RAM)
                LDR     R1, =_etext
      78:	e59f10a0 	ldr	r1, [pc, #160]	; 120 <.text+0x120>
                LDR     R2, =_data
      7c:	e59f20a0 	ldr	r2, [pc, #160]	; 124 <.text+0x124>
                LDR     R3, =_edata
      80:	e59f30a0 	ldr	r3, [pc, #160]	; 128 <.text+0x128>

00000084 <LoopRel>:
LoopRel:        CMP     R2, R3
      84:	e1520003 	cmp	r2, r3
                LDRLO   R0, [R1], #4
      88:	34910004 	ldrcc	r0, [r1], #4
                STRLO   R0, [R2], #4
      8c:	34820004 	strcc	r0, [r2], #4
                BLO     LoopRel
      90:	3afffffb 	bcc	84 <LoopRel>

# Clear .bss section (Zero init)
                MOV     R0, #0
      94:	e3a00000 	mov	r0, #0	; 0x0
                LDR     R1, =__bss_start__
      98:	e59f108c 	ldr	r1, [pc, #140]	; 12c <.text+0x12c>
                LDR     R2, =__bss_end__
      9c:	e59f208c 	ldr	r2, [pc, #140]	; 130 <AIC_EOICR>

000000a0 <LoopZI>:
LoopZI:         CMP     R1, R2
      a0:	e1510002 	cmp	r1, r2
                STRLO   R0, [R1], #4
      a4:	34810004 	strcc	r0, [r1], #4
                BLO     LoopZI
      a8:	3afffffc 	bcc	a0 <LoopZI>

		ldr	lr,=exit
      ac:	e59fe080 	ldr	lr, [pc, #128]	; 134 <AIC_EOICR+0x4>
		ldr	r0,=main
      b0:	e59f0080 	ldr	r0, [pc, #128]	; 138 <AIC_EOICR+0x8>
		bx	r0
      b4:	e12fff10 	bx	r0

000000b8 <exit>:

        .size   _startup, . - _startup
        .endfunc
		
	
/* "exit" dummy added by mthomas to avoid sbrk write read etc. needed
   by the newlib default "exit" */
        .global exit
        .func   exit
exit:
        b    .
      b8:	eafffffe 	b	b8 <exit>

000000bc <IRQ_Handler_Entry>:
	.size   exit, . - exit
        .endfunc



/*------------------------------------------------------------------------------
//*- Manage exception
//*---------------
//*- This module The exception must be ensure in ARM mode
//*------------------------------------------------------------------------------
//*------------------------------------------------------------------------------
//*- Function             : IRQ_Handler_Entry
//*- Treatments           : IRQ Controller Interrupt Handler.
//*- Called Functions     : AIC_IVR[interrupt] 
//*------------------------------------------------------------------------------*/
        .global IRQ_Handler_Entry
        .func   IRQ_Handler_Entry

IRQ_Handler_Entry:

/*- Manage Exception Entry  */
/*- Adjust and save LR_irq in IRQ stack  */
            sub         lr, lr, #4
      bc:	e24ee004 	sub	lr, lr, #4	; 0x4
            stmfd       sp!, {lr}
      c0:	e92d4000 	stmdb	sp!, {lr}

/*- Save SPSR need to be saved for nested interrupt */
            mrs         r14, SPSR
      c4:	e14fe000 	mrs	lr, SPSR
            stmfd       sp!, {r14}
      c8:	e92d4000 	stmdb	sp!, {lr}

/*- Save and r0 in IRQ stack  */
            stmfd       sp!, {r0}
      cc:	e92d0001 	stmdb	sp!, {r0}

/*- Write in the IVR to support Protect Mode  */
/*- No effect in Normal Mode  */
/*- De-assert the NIRQ and clear the source in Protect Mode */
            ldr         r14, =AT91C_BASE_AIC
      d0:	e59fe044 	ldr	lr, [pc, #68]	; 11c <.text+0x11c>
	    ldr         r0 , [r14, #AIC_IVR]
      d4:	e59e0100 	ldr	r0, [lr, #256]
	    str         r14, [r14, #AIC_IVR]
      d8:	e58ee100 	str	lr, [lr, #256]

/*- Enable Interrupt and Switch in Supervisor Mode */
            msr         CPSR_c, #ARM_MODE_SVC
      dc:	e321f013 	msr	CPSR_c, #19	; 0x13

/*- Save scratch/used registers and LR in User Stack */
            stmfd       sp!, { r1-r3, r12, r14}
      e0:	e92d500e 	stmdb	sp!, {r1, r2, r3, ip, lr}

/*- Branch to the routine pointed by the AIC_IVR  */
            mov         r14, pc
      e4:	e1a0e00f 	mov	lr, pc
            bx          r0
      e8:	e12fff10 	bx	r0
/*- Restore scratch/used registers and LR from User Stack*/
            ldmia       sp!, { r1-r3, r12, r14}
      ec:	e8bd500e 	ldmia	sp!, {r1, r2, r3, ip, lr}

/*- Disable Interrupt and switch back in IRQ mode */
            msr         CPSR_c, #I_BIT | ARM_MODE_IRQ
      f0:	e321f092 	msr	CPSR_c, #146	; 0x92

/*- Mark the End of Interrupt on the AIC */
            ldr         r14, =AT91C_BASE_AIC
      f4:	e59fe020 	ldr	lr, [pc, #32]	; 11c <.text+0x11c>
            str         r14, [r14, #AIC_EOICR]
      f8:	e58ee130 	str	lr, [lr, #304]

/*- Restore SPSR_irq and r0 from IRQ stack */
            ldmia       sp!, {r0}
      fc:	e8bd0001 	ldmia	sp!, {r0}

/*- Restore SPSR_irq and r0 from IRQ stack */
            ldmia       sp!, {r14}
     100:	e8bd4000 	ldmia	sp!, {lr}
            msr         SPSR_cxsf, r14
     104:	e16ff00e 	msr	SPSR_fsxc, lr

/*- Restore adjusted  LR_irq from IRQ stack directly in the PC */
            ldmia       sp!, {pc}^
     108:	e8fd8000 	ldmia	sp!, {pc}^

0000010c <AT91F_Default_FIQ_handler>:
	
        .size   IRQ_Handler_Entry, . - IRQ_Handler_Entry
        .endfunc
/*---------------------------------------------------------------
//* ?EXEPTION_VECTOR
//* This module is only linked if needed for closing files.
//*---------------------------------------------------------------*/
        .global AT91F_Default_FIQ_handler
        .func   AT91F_Default_FIQ_handler
AT91F_Default_FIQ_handler:
            b     AT91F_Default_FIQ_handler
     10c:	eafffffe 	b	10c <AT91F_Default_FIQ_handler>

00000110 <AT91F_Default_IRQ_handler>:
        .size   AT91F_Default_FIQ_handler, . - AT91F_Default_FIQ_handler
        .endfunc

        .global AT91F_Default_IRQ_handler
        .func   AT91F_Default_IRQ_handler
AT91F_Default_IRQ_handler:
            b     AT91F_Default_IRQ_handler
     110:	eafffffe 	b	110 <AT91F_Default_IRQ_handler>

00000114 <AT91F_Spurious_handler>:
        .size   AT91F_Default_IRQ_handler, . - AT91F_Default_IRQ_handler
        .endfunc

        .global AT91F_Spurious_handler
        .func   AT91F_Spurious_handler
AT91F_Spurious_handler:
            b     AT91F_Spurious_handler
     114:	eafffffe 	b	114 <AT91F_Spurious_handler>
     118:	00000c38 	andeq	r0, r0, r8, lsr ip
     11c:	fffff000 	swinv	0x00fff000
     120:	0000a660 	andeq	sl, r0, r0, ror #12
     124:	00200000 	eoreq	r0, r0, r0
     128:	00200924 	eoreq	r0, r0, r4, lsr #18
     12c:	00200924 	eoreq	r0, r0, r4, lsr #18
     130:	00202040 	eoreq	r2, r0, r0, asr #32
     134:	000000b8 	streqh	r0, [r0], -r8
     138:	00000754 	andeq	r0, r0, r4, asr r7

0000013c <flashInit>:
// ** flashInit - Sets up the flash writing peripheral. Call this
// **             before you do any flash writes.
// **
void flashInit()
{
     13c:	e24dd004 	sub	sp, sp, #4	; 0x4
// Get base location of memory controller peripheral.
    volatile AT91PS_MC mc = AT91C_BASE_MC;
     140:	e3e030ff 	mvn	r3, #255	; 0xff
     144:	e58d3000 	str	r3, [sp]

// Enable the auto-erase feature and set up flash write timing.
    mc->MC_FMR = AT91C_MC_FWS_1FWS | (1 + (((MCK * 15) / 10000000)) << 16);
     148:	e59d2000 	ldr	r2, [sp]
     14c:	e59f3008 	ldr	r3, [pc, #8]	; 15c <.text+0x15c>
     150:	e5823060 	str	r3, [r2, #96]
}
     154:	e28dd004 	add	sp, sp, #4	; 0x4
     158:	e12fff1e 	bx	lr
     15c:	00480100 	subeq	r0, r8, r0, lsl #2

00000160 <Delay>:


struct _AT91S_CDC   pCDC;

void Init_PWM(void)
{
  AT91F_PWMC_InterruptDisable(AT91C_BASE_PWMC, AT91C_PWMC_CHID0);
  AT91F_PMC_EnablePeriphClock( AT91C_BASE_PMC, 1 << AT91C_ID_PIOA );
  AT91F_PWMC_CH0_CfgPIO();
  AT91F_PWMC_CfgPMC();    
  AT91F_PWMC_StopChannel(AT91C_BASE_PWMC, AT91C_PWMC_CHID0);
  AT91F_PWMC_CfgChannel(AT91C_BASE_PWMC, 0, 1 | AT91C_PWMC_CPOL, 100000, 66000);
  AT91F_PWMC_UpdateChannel(AT91C_BASE_PWMC, AT91C_PWMC_CHID0, 0);
  AT91F_PWMC_StopChannel(AT91C_BASE_PWMC, AT91C_PWMC_CHID0);
  AT91F_PIO_CfgPeriph(AT91C_BASE_PIOA, 0, AT91C_PA23_PWM0);
  AT91F_PWMC_StartChannel(AT91C_BASE_PWMC, AT91C_PWMC_CHID0);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_USB_Open
//* \brief This function Open the USB device
//*----------------------------------------------------------------------------
void AT91F_USB_Open(void)
{
    // Set the PLL USB Divider
    AT91C_BASE_CKGR->CKGR_PLLR |= AT91C_CKGR_USBDIV_1 ;

    // Specific Chip USB Initialisation
    // Enables the 48MHz USB clock UDPCK and System Peripheral USB Clock
    AT91C_BASE_PMC->PMC_SCER = AT91C_PMC_UDP;
    AT91C_BASE_PMC->PMC_PCER = (1 << AT91C_ID_UDP);

    // Enable UDP PullUp (USB_DP_PUP) : enable & Clear of the corresponding PIO
    // Set in PIO mode and Configure in Output
    AT91F_PIO_CfgOutput(AT91C_BASE_PIOA,AT91C_PIO_PA16);
    // Clear for set the Pul up resistor
    AT91F_PIO_ClearOutput(AT91C_BASE_PIOA,AT91C_PIO_PA16);

    // CDC Open by structure initialization
    AT91F_CDC_Open(&pCDC, AT91C_BASE_UDP);
}

//*--------------------------------------------------------------------------------------
//* Function Name       : change_speed
//* Object              : Adjust "LedSpeed" value depending on SW1 and SW2 are pressed or not
//* Input Parameters    : none
//* Output Parameters   : Update of LedSpeed value.
//*--------------------------------------------------------------------------------------
static void change_speed ( void )
{//* Begin
    if ( (AT91F_PIO_GetInput(AT91C_BASE_PIOA) & SW1_MASK) == 0 )
    {
        if ( LedSpeed > SPEED ) LedSpeed -=SPEED ;
    }
    if ( (AT91F_PIO_GetInput(AT91C_BASE_PIOA) & SW2_MASK) == 0 )
    {
        if ( LedSpeed < MCK ) LedSpeed +=SPEED ;
    }
}//* End

void clearLEDs()
{
    AT91F_PIO_ClearOutput( AT91C_BASE_PIOA, LED1);
    AT91F_PIO_ClearOutput( AT91C_BASE_PIOA, LED2);
    AT91F_PIO_ClearOutput( AT91C_BASE_PIOA, LED3);
}

void blinkingGreen(int delay)
{
    /*LED3 - GREEN*/
    AT91F_PIO_SetOutput( AT91C_BASE_PIOA, LED3);
    Delay(delay);
    AT91F_PIO_ClearOutput( AT91C_BASE_PIOA, LED3);
    Delay(delay);
}

void startBlinking(int delay)
{
    /* START BLINKING LED */
    /*LED1 - RED*/
    AT91F_PIO_SetOutput( AT91C_BASE_PIOA, LED1);
    Delay(delay);
    AT91F_PIO_ClearOutput( AT91C_BASE_PIOA, LED1);
    Delay(delay);
    /*LED2 - YELLOW*/
    AT91F_PIO_SetOutput( AT91C_BASE_PIOA, LED2);
    Delay(delay);
    AT91F_PIO_ClearOutput( AT91C_BASE_PIOA, LED2);
    Delay(delay);
    /*LED3 - GREEN*/
    AT91F_PIO_SetOutput( AT91C_BASE_PIOA, LED3);
    Delay(delay);
    AT91F_PIO_ClearOutput( AT91C_BASE_PIOA, LED3);
    Delay(delay);
}

void Delay(delayVal)
{
     160:	e24dd004 	sub	sp, sp, #4	; 0x4
  volatile unsigned int waiting_time ;
  for(waiting_time = 0; waiting_time < delayVal; waiting_time++) ;
     164:	e3a03000 	mov	r3, #0	; 0x0
     168:	ea000001 	b	174 <Delay+0x14>
     16c:	e59d3000 	ldr	r3, [sp]
     170:	e2833001 	add	r3, r3, #1	; 0x1
     174:	e58d3000 	str	r3, [sp]
     178:	e59d3000 	ldr	r3, [sp]
     17c:	e1530000 	cmp	r3, r0
     180:	3afffff9 	bcc	16c <Delay+0xc>
}
     184:	e28dd004 	add	sp, sp, #4	; 0x4
     188:	e12fff1e 	bx	lr

0000018c <printTrace>:

void setForce(int force)
{
    AT91F_PWMC_StopChannel(AT91C_BASE_PWMC, AT91C_PWMC_CHID0);
    AT91F_PWMC_CfgChannel(AT91C_BASE_PWMC, 0, 1 | AT91C_PWMC_CPOL, 100000, force);
    AT91F_PWMC_UpdateChannel(AT91C_BASE_PWMC, AT91C_PWMC_CHID0, 0);
    AT91F_PWMC_StartChannel(AT91C_BASE_PWMC, AT91C_PWMC_CHID0);
}

void liftUp(int force)
{
    setForce(force);
    AT91F_PIO_SetOutput( AT91C_BASE_PIOA, DIRC);
    AT91F_PIO_ClearOutput( AT91C_BASE_PIOA, DIRD);
    direction = -1;
}

void lowerDown(int force)
{
    setForce(force);
    AT91F_PIO_SetOutput( AT91C_BASE_PIOA, DIRD);
    AT91F_PIO_ClearOutput( AT91C_BASE_PIOA, DIRC);
    direction = 1;
}

void releasePosition()
{
    AT91F_PIO_ClearOutput( AT91C_BASE_PIOA, DIRD);
    AT91F_PIO_ClearOutput( AT91C_BASE_PIOA, DIRC);
}

void setPosition(int force)
{
    setForce(force);
    if (abs(curPos - position) > 5)
    {
        if (curPos > position)
        {
            lowerDown(force);
        }
        if (curPos < position)
        {
            liftUp(force);
        }
    }
    else
    {
        releasePosition();
    }
}

void printTrace(char * trace)
{
     18c:	e92d4030 	stmdb	sp!, {r4, r5, lr}
    if (dataReading == 0)
     190:	e59f303c 	ldr	r3, [pc, #60]	; 1d4 <.text+0x1d4>
     194:	e5d33000 	ldrb	r3, [r3]
     198:	e3530000 	cmp	r3, #0	; 0x0
     19c:	e1a04000 	mov	r4, r0
     1a0:	18bd8030 	ldmneia	sp!, {r4, r5, pc}
    {
        if (CDC == 1)
     1a4:	e59f302c 	ldr	r3, [pc, #44]	; 1d8 <.text+0x1d8>
     1a8:	e5d33000 	ldrb	r3, [r3]
     1ac:	e3530001 	cmp	r3, #1	; 0x1
        {
            pCDC.Write(&pCDC, trace, strlen(trace));
     1b0:	e59f5024 	ldr	r5, [pc, #36]	; 1dc <.text+0x1dc>
     1b4:	18bd8030 	ldmneia	sp!, {r4, r5, pc}
     1b8:	eb0007ad 	bl	2074 <strlen>
     1bc:	e1a01004 	mov	r1, r4
     1c0:	e1a02000 	mov	r2, r0
     1c4:	e1a00005 	mov	r0, r5
     1c8:	e1a0e00f 	mov	lr, pc
     1cc:	e595f010 	ldr	pc, [r5, #16]
     1d0:	e8bd8030 	ldmia	sp!, {r4, r5, pc}
     1d4:	00200925 	eoreq	r0, r0, r5, lsr #18
     1d8:	00200944 	eoreq	r0, r0, r4, asr #18
     1dc:	002014bc 	streqh	r1, [r0], -ip

000001e0 <clearMMCCard>:
        }
    }
}

void clearMMCCard()
{
     1e0:	e92d4030 	stmdb	sp!, {r4, r5, lr}
    if (initMMC() == MMC_SUCCESS) // card found
     1e4:	eb0005fa 	bl	19d4 <initMMC>
     1e8:	e2505000 	subs	r5, r0, #0	; 0x0
     1ec:	18bd8030 	ldmneia	sp!, {r4, r5, pc}
    {
      //card_state |= 1;
      memset(&mmc_buffer,0,512);
     1f0:	e59f4048 	ldr	r4, [pc, #72]	; 240 <.text+0x240>
     1f4:	e1a01005 	mov	r1, r5
     1f8:	e3a02c02 	mov	r2, #512	; 0x200
     1fc:	e1a00004 	mov	r0, r4
     200:	eb00070a 	bl	1e30 <memset>
      mmcReadRegister (10, 16);
     204:	e3a0000a 	mov	r0, #10	; 0xa
     208:	e3a01010 	mov	r1, #16	; 0x10
     20c:	eb00060a 	bl	1a3c <mmcReadRegister>
      mmc_buffer[7]=0;
     210:	e5c45007 	strb	r5, [r4, #7]
     214:	e1a04005 	mov	r4, r5

      /*Clear first 1000 blocks*/
      int blockClearCnt;
      for (blockClearCnt = 0; blockClearCnt < 2048; blockClearCnt++)
      {
          memset(&mmc_buffer,'0',512);
     218:	e3a01030 	mov	r1, #48	; 0x30
     21c:	e3a02c02 	mov	r2, #512	; 0x200
     220:	e59f0018 	ldr	r0, [pc, #24]	; 240 <.text+0x240>
     224:	eb000701 	bl	1e30 <memset>
          mmcWriteBlock(512 * blockClearCnt);
     228:	e1a00004 	mov	r0, r4
     22c:	e2844c02 	add	r4, r4, #512	; 0x200
     230:	eb00059b 	bl	18a4 <mmcWriteBlock>
     234:	e3540601 	cmp	r4, #1048576	; 0x100000
     238:	1afffff6 	bne	218 <clearMMCCard+0x38>
     23c:	e8bd8030 	ldmia	sp!, {r4, r5, pc}
     240:	00200959 	eoreq	r0, r0, r9, asr r9

00000244 <putCharToMMCBuffer>:
      }

      /*
      // Fill first Block (0) with 'A'
      memset(&mmc_buffer,'0',512);    //set breakpoint and trace mmc_buffer contents
      mmcWriteBlock(0);
      // Fill second Block (1)-AbsAddr 512 with 'B'
      memset(&mmc_buffer,'1',512);
      mmcWriteBlock(512);

      // Read first Block back to buffer
      memset(&mmc_buffer,0x00,512);
      mmcReadBlock(0,512);

      // Read first Block back to buffer
      memset(&mmc_buffer,0x00,512);
      mmcReadBlock(512,512);
      */
    }
}

void parseSettings(char data[MSG_SIZE])
{
    int i;
    int  settings_size;

    char cmdDelim[] = "#";
    char *cmdParts = NULL;

    cmdParts = strtok( data, cmdDelim );

    if (strcmp(cmdParts, "TEST") == 0)
    {
        cmdParts = strtok( NULL, cmdDelim );
        if (strcmp(cmdParts, "TEST") == 0)
        {
            //INITIAL TEST
            printTrace("INITIAL TEST\r\n");
            for (i = 0; i < 15; i++)
            {
                startBlinking(50000);
            }
        }
        if (strcmp(cmdParts, "START") == 0)
        {
            printTrace("TEST READING ACTIVATED\r\n");
            test_read = 1;
        }
        if (strcmp(cmdParts, "STOP") == 0)
        {
            printTrace("TEST READING STOPPED\r\n");
            test_read = 0;
        }
    }

    if (strcmp(cmdParts, "ZERO") == 0)
    {
        cmdParts = strtok( NULL, cmdDelim );
        if (strcmp(cmdParts, "SET") == 0)
        {
            set_zero = pressure;
        }
        if (strcmp(cmdParts, "UNSET") == 0)
        {
            set_zero = 0;
        }
    }
    /*
    //AAT process
    if (strcmp(cmdParts, "DIAG") == 0)
    {
        cmdParts = strtok( NULL, cmdDelim );
        if (strcmp(cmdParts, "START") == 0)
        {
            aatDiag = 1;
            aatDiagStep = 0;
        }
        if (strcmp(cmdParts, "STOP") == 0)
        {
            aatDiag = 0;
        }
        if (strcmp(cmdParts, "STEP4") == 0)
        {
            printTrace("DIAG#3#DONE\r\n");
            AT91F_PIO_SetOutput( AT91C_BASE_PIOA, LED3);
            aatDiagStep = 4;
            diagForce = maxForce;
        }
    }
    if (strcmp(cmdParts, "POSITION") == 0)
    {
        // POSITION SETTING
        cmdParts = strtok( NULL, cmdDelim );
        if (strcmp(cmdParts, "MAX") == 0)
        {
            //MAX POSITION
            maxPos = atoi(strtok( NULL, cmdDelim ));
            sprintf((char *)msg,"MAX POSITION IS SET TO: %d\r\n", maxPos);
            printTrace(msg);
        }
        if (strcmp(cmdParts, "MIN") == 0)
        {
            //MIN POSITION
            minPos = atoi(strtok( NULL, cmdDelim ));
            sprintf((char *)msg,"MIN POSITION IS SET TO: %d\r\n", minPos);
            printTrace(msg);
        }
        if (strcmp(cmdParts, "SET") == 0)
        {
            //CUR POSITION
            curPos = atoi(strtok( NULL, cmdDelim ));
            sprintf((char *)msg,"CURRENT POSITION IS SET TO: %d\r\n", curPos);
            printTrace(msg);
        }
    }
    if (strcmp(cmdParts, "FORCE") == 0)
    {
        // FORCE SETTING
        cmdParts = strtok( NULL, cmdDelim );
        if (strcmp(cmdParts, "MAX") == 0)
        {
            //MAX FORCE
            maxForce = atoi(strtok( NULL, cmdDelim ));
            sprintf((char *)msg,"MAX FORCE IS SET TO: %d\r\n", maxForce);
            printTrace(msg);
        }
        if (strcmp(cmdParts, "MIN") == 0)
        {
            //MIN FORCE
            minForce = atoi(strtok( NULL, cmdDelim ));
            sprintf((char *)msg,"MIN FORCE IS SET TO: %d\r\n", minForce);
            printTrace(msg);
        }
        if (strcmp(cmdParts, "SET") == 0)
        {
            //CUR FORCE
            curForce = atoi(strtok( NULL, cmdDelim ));
            sprintf((char *)msg,"CURRENT FORCE IS SET TO: %d\r\n", curForce);
            printTrace(msg);
        }
        //AAT process
        if (strcmp(cmdParts, "DIAGMIN") == 0)
        {
            //CUR FORCE
            minDiagForce = atoi(strtok( NULL, cmdDelim ));
            sprintf((char *)msg,"MINIMUM DIAG FORCE IS SET TO: %d\r\n", minDiagForce);
            printTrace(msg);
        }
        if (strcmp(cmdParts, "DIAGLOCK") == 0)
        {
            //CUR FORCE
            lockDiagForce = atoi(strtok( NULL, cmdDelim ));
            sprintf((char *)msg,"LOCK DIAG FORCE IS SET TO: %d\r\n", lockDiagForce);
            printTrace(msg);
        }
    }
    //AAT setting
    if (strcmp(cmdParts, "PRESSURE") == 0)
    {
        cmdParts = strtok( NULL, cmdDelim );
        if (strcmp(cmdParts, "SETLOCK") == 0)
        {
            //LOCK PRESSURE
            lockDiagPressure = pressure;
            sprintf((char *)msg,"LOCK PRESSURE IS SET TO: %d\r\n", lockDiagPressure);
            printTrace(msg);
        }
    }
    if (strcmp(cmdParts, "SETTINGS") == 0)
    {
        //SETTINGS
        cmdParts = strtok( NULL, cmdDelim );
        if (strcmp(cmdParts, "GET") == 0)
        {
            sprintf((char *)msg,"SETTINGS: %-80s\r\n", OUR_FLASH_ADDR);
            printTrace(msg);
        }
        if (strcmp(cmdParts, "SET") == 0)
        {
            for(int r = 0; r < 128; r++)
            {
                settings[r] = '\0';
            }
            sprintf((char *)settings,"POSITION#MIN#%d~POSITION#MAX#%d~POSITION#SET#%d~FORCE#MIN#%d~FORCE#MAX#%d~FORCE#SET#%d", minPos, maxPos, curPos, minForce, maxForce, curForce);
            settings_size = strlen(settings) + 1;
            flashWrite(OUR_FLASH_ADDR, settings, settings_size);
            printTrace(settings);
            sprintf((char *)msg,"\r\nWrote %d bytes to flash at address 0x%08X.\r\n", (3 + settings_size) & ~3, OUR_FLASH_ADDR);
            printTrace(msg);
        }
    }
    if (strcmp(cmdParts, "READINGS") == 0)
    {
        // READINGS
        cmdParts = strtok( NULL, cmdDelim );
        if (strcmp(cmdParts, "START") == 0)
        {
            //START
            cmdParts = strtok( NULL, cmdDelim );
            if (strcmp(cmdParts, "TRACE") == 0)
            {
                sprintf((char *)msg,"READINGS STARTED\r\n", maxPos);
                printTrace(msg);
                dataReading = 0;
            }
            if (strcmp(cmdParts, "DATA") == 0)
            {
                dataReading = 1;
            }
            reading = 1;
        }
        if (strcmp(cmdParts, "STOP") == 0)
        {
            //STOP
            sprintf((char *)msg,"READINGS STOPPED\r\n", minPos);
            printTrace(msg);
            reading = 0;
        }
    }
    if (strcmp(cmdParts, "VALUES") == 0)
    {
        // GET CURRENT VALUES
        cmdParts = strtok( NULL, cmdDelim );
        if (strcmp(cmdParts, "GET") == 0)
        {
            sprintf((char *)msg,"POSITION#MIN#%d~POSITION#MAX#%d~POSITION#SET#%d~FORCE#MIN#%d~FORCE#MAX#%d~FORCE#SET#%d", minPos, maxPos, curPos, minForce, maxForce, curForce);
            printTrace(msg);
        }
    }
    if (strcmp(cmdParts, "LED") == 0)
    {
        // LEDs control
        cmdParts = strtok( NULL, cmdDelim );
        if (strcmp(cmdParts, "RED") == 0)
        {
            //GREEN LED
            cmdParts = strtok( NULL, cmdDelim );
            if (strcmp(cmdParts, "ON") == 0)
            {
                AT91F_PIO_SetOutput( AT91C_BASE_PIOA, LED1);
            }
            if (strcmp(cmdParts, "OFF") == 0)
            {
                AT91F_PIO_ClearOutput( AT91C_BASE_PIOA, LED1);
            }
            if (strcmp(cmdParts, "SET") == 0)
            {
                AT91F_PIO_SetOutput( AT91C_BASE_PIOA, LED1);
                AT91F_PIO_ClearOutput( AT91C_BASE_PIOA, LED2);
                AT91F_PIO_ClearOutput( AT91C_BASE_PIOA, LED3);
            }
        }
        if (strcmp(cmdParts, "YELLOW") == 0)
        {ne MMC_SUCCESS           0x00
            //YELLOW LED
            cmdParts = strtok( NULL, cmdDelim );
            if (strcmp(cmdParts, "ON") == 0)
            {
                AT91F_PIO_SetOutput( AT91C_BASE_PIOA, LED2);
            }
            if (strcmp(cmdParts, "OFF") == 0)
            {
                AT91F_PIO_ClearOutput( AT91C_BASE_PIOA, LED2);
            }
            if (strcmp(cmdParts, "SET") == 0)
            {
                AT91F_PIO_SetOutput( AT91C_BASE_PIOA, LED2);
                AT91F_PIO_ClearOutput( AT91C_BASE_PIOA, LED1);
                AT91F_PIO_ClearOutput( AT91C_BASE_PIOA, LED3);
            }
        }
        if (strcmp(cmdParts, "GREEN") == 0)
        {
            //RED LED
            cmdParts = strtok( NULL, cmdDelim );
            if (strcmp(cmdParts, "ON") == 0)
            {
                AT91F_PIO_SetOutput( AT91C_BASE_PIOA, LED3);
            }
            if (strcmp(cmdParts, "OFF") == 0)
            {
                AT91F_PIO_ClearOutput( AT91C_BASE_PIOA, LED3);
            }
            if (strcmp(cmdParts, "SET") == 0)
            {
                AT91F_PIO_SetOutput( AT91C_BASE_PIOA, LED3);
                AT91F_PIO_ClearOutput( AT91C_BASE_PIOA, LED2);
                AT91F_PIO_ClearOutput( AT91C_BASE_PIOA, LED1);
            }
        }
        if (strcmp(cmdParts, "ALLOFF") == 0)
        {
            AT91F_PIO_ClearOutput( AT91C_BASE_PIOA, LED1);
            AT91F_PIO_ClearOutput( AT91C_BASE_PIOA, LED2);
            AT91F_PIO_ClearOutput( AT91C_BASE_PIOA, LED3);
        }
    }
    */
    if (strcmp(cmdParts, "MMC") == 0)
    {
        cmdParts = strtok( NULL, cmdDelim );
        if (strcmp(cmdParts, "READ") == 0)
        {
            //INITIAL TEST
            printTrace("STORED MMC VALUES:\r\n");
            int blockIndex;
            for (blockIndex = 0; blockIndex < 2048; blockIndex++)
            {
                memset(&mmc_buffer, 0x00, 512);
                mmcReadBlock(blockIndex * 512, 512);
                pCDC.Write(&pCDC, mmc_buffer, 512);
            }
            printTrace("\r\n");
            Delay(2500000);
        }
        if (strcmp(cmdParts, "CLEAR") == 0)
        {
            printTrace("CLEARING SD CARD...\r\n");
            clearMMCCard();
            printTrace("CLEARING DONE\r\n");
        }
        if (strcmp(cmdParts, "START") == 0)
        {
            storingOnMMC = 1;
        }
        if (strcmp(cmdParts, "STOP") == 0)
        {
            storingOnMMC = 0;
        }
    }
}

void putCharToMMCBuffer(char c)
{
    if (mmc_buffer_index < 512)
     244:	e59f2064 	ldr	r2, [pc, #100]	; 2b0 <.text+0x2b0>
     248:	e5923000 	ldr	r3, [r2]
     24c:	e92d4070 	stmdb	sp!, {r4, r5, r6, lr}
     250:	e59f505c 	ldr	r5, [pc, #92]	; 2b4 <.text+0x2b4>
     254:	e3530c02 	cmp	r3, #512	; 0x200
    {
        mmc_buffer[mmc_buffer_index] = c;
        mmc_buffer_index++;
     258:	e2831001 	add	r1, r3, #1	; 0x1
     25c:	e20000ff 	and	r0, r0, #255	; 0xff
    }
    else
    {
        mmc_buffer_index = 0;
        mmcWriteBlock(mmc_block_index);
     260:	e59f4050 	ldr	r4, [pc, #80]	; 2b8 <.text+0x2b8>
     264:	e3a06000 	mov	r6, #0	; 0x0
     268:	b7c50003 	strltb	r0, [r5, r3]
     26c:	b5821000 	strlt	r1, [r2]
     270:	b8bd8070 	ldmltia	sp!, {r4, r5, r6, pc}
     274:	e5826000 	str	r6, [r2]
     278:	e5940000 	ldr	r0, [r4]
     27c:	eb000588 	bl	18a4 <mmcWriteBlock>
        mmc_block_index += 512;
     280:	e5943000 	ldr	r3, [r4]

        memset(&mmc_buffer, 0x00, 512);
     284:	e1a01006 	mov	r1, r6
     288:	e2833c02 	add	r3, r3, #512	; 0x200
     28c:	e1a00005 	mov	r0, r5
     290:	e3a02c02 	mov	r2, #512	; 0x200
     294:	e5843000 	str	r3, [r4]
     298:	eb0006e4 	bl	1e30 <memset>
        mmcReadBlock(mmc_block_index - 512, 512);
     29c:	e5940000 	ldr	r0, [r4]
     2a0:	e3a01c02 	mov	r1, #512	; 0x200
     2a4:	e2400c02 	sub	r0, r0, #512	; 0x200
        //pCDC.Write(&pCDC, mmc_buffer, 512);
    }
}
     2a8:	e8bd4070 	ldmia	sp!, {r4, r5, r6, lr}
     2ac:	ea0005a2 	b	193c <mmcReadBlock>
     2b0:	00200948 	eoreq	r0, r0, r8, asr #18
     2b4:	00200959 	eoreq	r0, r0, r9, asr r9
     2b8:	0020094c 	eoreq	r0, r0, ip, asr #18

000002bc <AT91F_USB_Open>:
     2bc:	e3e02c03 	mvn	r2, #768	; 0x300
     2c0:	e51230d3 	ldr	r3, [r2, #-211]
     2c4:	e52de004 	str	lr, [sp, #-4]!
     2c8:	e3833201 	orr	r3, r3, #268435456	; 0x10000000
     2cc:	e50230d3 	str	r3, [r2, #-211]
     2d0:	e59f002c 	ldr	r0, [pc, #44]	; 304 <.text+0x304>
     2d4:	e3a03080 	mov	r3, #128	; 0x80
     2d8:	e59f1028 	ldr	r1, [pc, #40]	; 308 <.text+0x308>
     2dc:	e50230ff 	str	r3, [r2, #-255]
__inline void AT91F_PIO_CfgOutput(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int pioEnable)      // \arg PIO to be enabled
{
	pPio->PIO_PER = pioEnable; // Set in PIO mode
     2e0:	e3e0ec0b 	mvn	lr, #2816	; 0xb00
     2e4:	e3a0c801 	mov	ip, #65536	; 0x10000
     2e8:	e2833d1e 	add	r3, r3, #1920	; 0x780
     2ec:	e50230ef 	str	r3, [r2, #-239]
__inline void AT91F_PIO_CfgOutput(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int pioEnable)      // \arg PIO to be enabled
{
	pPio->PIO_PER = pioEnable; // Set in PIO mode
     2f0:	e50ec0ff 	str	ip, [lr, #-255]
	pPio->PIO_OER = pioEnable; // Configure in Output
     2f4:	e50ec0ef 	str	ip, [lr, #-239]
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgInput
//* \brief Enable PIO in input mode
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgInput(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int inputEnable)      // \arg PIO to be enabled
{
	// Disable output
	pPio->PIO_ODR  = inputEnable;
	pPio->PIO_PER  = inputEnable;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgOpendrain
//* \brief Configure PIO in open drain
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgOpendrain(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int multiDrvEnable) // \arg pio to be configured in open drain
{
	// Configure the multi-drive option
	pPio->PIO_MDDR = ~multiDrvEnable;
	pPio->PIO_MDER = multiDrvEnable;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgPullup
//* \brief Enable pullup on PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgPullup(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int pullupEnable)   // \arg enable pullup on PIO
{
		// Connect or not Pullup
	pPio->PIO_PPUDR = ~pullupEnable;
	pPio->PIO_PPUER = pullupEnable;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgDirectDrive
//* \brief Enable direct drive on PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgDirectDrive(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int directDrive)    // \arg PIO to be configured with direct drive

{
	// Configure the Direct Drive
	pPio->PIO_OWDR  = ~directDrive;
	pPio->PIO_OWER  = directDrive;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgInputFilter
//* \brief Enable input filter on input PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgInputFilter(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int inputFilter)    // \arg PIO to be configured with input filter

{
	// Configure the Direct Drive
	pPio->PIO_IFDR  = ~inputFilter;
	pPio->PIO_IFER  = inputFilter;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetInput
//* \brief Return PIO input value
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetInput( // \return PIO input
	AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
	return pPio->PIO_PDSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsInputSet
//* \brief Test if PIO is input flag is active
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsInputSet(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_PIO_GetInput(pPio) & flag);
}


//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_SetOutput
//* \brief Set to 1 output PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_SetOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be set
{
	pPio->PIO_SODR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_ClearOutput
//* \brief Set to 0 output PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
     2f8:	e50ec0cb 	str	ip, [lr, #-203]
     2fc:	e49de004 	ldr	lr, [sp], #4
     300:	ea0002cb 	b	e34 <AT91F_CDC_Open>
     304:	002014bc 	streqh	r1, [r0], -ip
     308:	fffb0000 	swinv	0x00fb0000

0000030c <blinkingGreen>:
     30c:	e92d4070 	stmdb	sp!, {r4, r5, r6, lr}
__inline void AT91F_PIO_SetOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be set
{
	pPio->PIO_SODR = flag;
     310:	e3e05c0b 	mvn	r5, #2816	; 0xb00
     314:	e3a04020 	mov	r4, #32	; 0x20
     318:	e50540cf 	str	r4, [r5, #-207]
     31c:	e1a06000 	mov	r6, r0
     320:	ebffff8e 	bl	160 <Delay>
     324:	e1a00006 	mov	r0, r6
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
     328:	e50540cb 	str	r4, [r5, #-203]
     32c:	e8bd4070 	ldmia	sp!, {r4, r5, r6, lr}
     330:	eaffff8a 	b	160 <Delay>

00000334 <clearLEDs>:
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
     334:	e3e02c0b 	mvn	r2, #2816	; 0xb00
     338:	e3a03008 	mov	r3, #8	; 0x8
     33c:	e50230cb 	str	r3, [r2, #-203]
     340:	e0833003 	add	r3, r3, r3
     344:	e50230cb 	str	r3, [r2, #-203]
     348:	e2833010 	add	r3, r3, #16	; 0x10
     34c:	e50230cb 	str	r3, [r2, #-203]
     350:	e12fff1e 	bx	lr

00000354 <releasePosition>:
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
     354:	e3e03c0b 	mvn	r3, #2816	; 0xb00
     358:	e3a02080 	mov	r2, #128	; 0x80
     35c:	e50320cb 	str	r2, [r3, #-203]
     360:	e3a02040 	mov	r2, #64	; 0x40
     364:	e50320cb 	str	r2, [r3, #-203]
     368:	e12fff1e 	bx	lr

0000036c <startBlinking>:
     36c:	e92d4070 	stmdb	sp!, {r4, r5, r6, lr}
__inline void AT91F_PIO_SetOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be set
{
	pPio->PIO_SODR = flag;
     370:	e3e05c0b 	mvn	r5, #2816	; 0xb00
     374:	e3a04008 	mov	r4, #8	; 0x8
     378:	e1a06000 	mov	r6, r0
__inline void AT91F_PIO_SetOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be set
{
	pPio->PIO_SODR = flag;
     37c:	e50540cf 	str	r4, [r5, #-207]
     380:	ebffff76 	bl	160 <Delay>
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
     384:	e50540cb 	str	r4, [r5, #-203]
     388:	e1a00006 	mov	r0, r6
__inline void AT91F_PIO_SetOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be set
{
	pPio->PIO_SODR = flag;
     38c:	e0844004 	add	r4, r4, r4
     390:	ebffff72 	bl	160 <Delay>
__inline void AT91F_PIO_SetOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be set
{
	pPio->PIO_SODR = flag;
     394:	e50540cf 	str	r4, [r5, #-207]
     398:	e1a00006 	mov	r0, r6
     39c:	ebffff6f 	bl	160 <Delay>
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
     3a0:	e50540cb 	str	r4, [r5, #-203]
     3a4:	e1a00006 	mov	r0, r6
__inline void AT91F_PIO_SetOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be set
{
	pPio->PIO_SODR = flag;
     3a8:	e2844010 	add	r4, r4, #16	; 0x10
     3ac:	ebffff6b 	bl	160 <Delay>
     3b0:	e1a00006 	mov	r0, r6
__inline void AT91F_PIO_SetOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be set
{
	pPio->PIO_SODR = flag;
     3b4:	e50540cf 	str	r4, [r5, #-207]
     3b8:	ebffff68 	bl	160 <Delay>
     3bc:	e1a00006 	mov	r0, r6
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
     3c0:	e50540cb 	str	r4, [r5, #-203]
     3c4:	e8bd4070 	ldmia	sp!, {r4, r5, r6, lr}
     3c8:	eaffff64 	b	160 <Delay>

000003cc <parseSettings>:
     3cc:	e92d4030 	stmdb	sp!, {r4, r5, lr}
     3d0:	e59f31ec 	ldr	r3, [pc, #492]	; 5c4 <.text+0x5c4>
     3d4:	e24dd004 	sub	sp, sp, #4	; 0x4
     3d8:	e1d330b0 	ldrh	r3, [r3]
     3dc:	e28d4004 	add	r4, sp, #4	; 0x4
     3e0:	e16430b2 	strh	r3, [r4, #-2]!
     3e4:	e1a01004 	mov	r1, r4
     3e8:	eb000745 	bl	2104 <strtok>
     3ec:	e59f11d4 	ldr	r1, [pc, #468]	; 5c8 <.text+0x5c8>
     3f0:	e1a05000 	mov	r5, r0
     3f4:	eb0006ea 	bl	1fa4 <strcmp>
     3f8:	e3500000 	cmp	r0, #0	; 0x0
     3fc:	1a000020 	bne	484 <parseSettings+0xb8>
     400:	e1a01004 	mov	r1, r4
     404:	eb00073e 	bl	2104 <strtok>
     408:	e59f11b8 	ldr	r1, [pc, #440]	; 5c8 <.text+0x5c8>
     40c:	e1a05000 	mov	r5, r0
     410:	eb0006e3 	bl	1fa4 <strcmp>
     414:	e2504000 	subs	r4, r0, #0	; 0x0
     418:	1a000006 	bne	438 <parseSettings+0x6c>
     41c:	e59f01a8 	ldr	r0, [pc, #424]	; 5cc <.text+0x5cc>
     420:	ebffff59 	bl	18c <printTrace>
     424:	e2844001 	add	r4, r4, #1	; 0x1
     428:	e59f01a0 	ldr	r0, [pc, #416]	; 5d0 <.text+0x5d0>
     42c:	ebffffce 	bl	36c <startBlinking>
     430:	e354000f 	cmp	r4, #15	; 0xf
     434:	1afffffa 	bne	424 <parseSettings+0x58>
     438:	e1a00005 	mov	r0, r5
     43c:	e59f1190 	ldr	r1, [pc, #400]	; 5d4 <.text+0x5d4>
     440:	eb0006d7 	bl	1fa4 <strcmp>
     444:	e3500000 	cmp	r0, #0	; 0x0
     448:	1a000004 	bne	460 <parseSettings+0x94>
     44c:	e59f0184 	ldr	r0, [pc, #388]	; 5d8 <.text+0x5d8>
     450:	ebffff4d 	bl	18c <printTrace>
     454:	e59f3180 	ldr	r3, [pc, #384]	; 5dc <.text+0x5dc>
     458:	e3a02001 	mov	r2, #1	; 0x1
     45c:	e5832000 	str	r2, [r3]
     460:	e1a00005 	mov	r0, r5
     464:	e59f1174 	ldr	r1, [pc, #372]	; 5e0 <.text+0x5e0>
     468:	eb0006cd 	bl	1fa4 <strcmp>
     46c:	e2504000 	subs	r4, r0, #0	; 0x0
     470:	1a000003 	bne	484 <parseSettings+0xb8>
     474:	e59f0168 	ldr	r0, [pc, #360]	; 5e4 <.text+0x5e4>
     478:	ebffff43 	bl	18c <printTrace>
     47c:	e59f3158 	ldr	r3, [pc, #344]	; 5dc <.text+0x5dc>
     480:	e5834000 	str	r4, [r3]
     484:	e1a00005 	mov	r0, r5
     488:	e59f1158 	ldr	r1, [pc, #344]	; 5e8 <.text+0x5e8>
     48c:	eb0006c4 	bl	1fa4 <strcmp>
     490:	e3500000 	cmp	r0, #0	; 0x0
     494:	1a00000f 	bne	4d8 <parseSettings+0x10c>
     498:	e28d1002 	add	r1, sp, #2	; 0x2
     49c:	eb000718 	bl	2104 <strtok>
     4a0:	e59f1144 	ldr	r1, [pc, #324]	; 5ec <.text+0x5ec>
     4a4:	e1a05000 	mov	r5, r0
     4a8:	eb0006bd 	bl	1fa4 <strcmp>
     4ac:	e3500000 	cmp	r0, #0	; 0x0
     4b0:	059f3138 	ldreq	r3, [pc, #312]	; 5f0 <.text+0x5f0>
     4b4:	05932000 	ldreq	r2, [r3]
     4b8:	059f3134 	ldreq	r3, [pc, #308]	; 5f4 <.text+0x5f4>
     4bc:	e1a00005 	mov	r0, r5
     4c0:	05832000 	streq	r2, [r3]
     4c4:	e59f112c 	ldr	r1, [pc, #300]	; 5f8 <.text+0x5f8>
     4c8:	eb0006b5 	bl	1fa4 <strcmp>
     4cc:	e3500000 	cmp	r0, #0	; 0x0
     4d0:	059f311c 	ldreq	r3, [pc, #284]	; 5f4 <.text+0x5f4>
     4d4:	05830000 	streq	r0, [r3]
     4d8:	e1a00005 	mov	r0, r5
     4dc:	e59f1118 	ldr	r1, [pc, #280]	; 5fc <.text+0x5fc>
     4e0:	eb0006af 	bl	1fa4 <strcmp>
     4e4:	e3500000 	cmp	r0, #0	; 0x0
     4e8:	1a000033 	bne	5bc <parseSettings+0x1f0>
     4ec:	e28d1002 	add	r1, sp, #2	; 0x2
     4f0:	eb000703 	bl	2104 <strtok>
     4f4:	e59f1104 	ldr	r1, [pc, #260]	; 600 <.text+0x600>
     4f8:	e1a05000 	mov	r5, r0
     4fc:	eb0006a8 	bl	1fa4 <strcmp>
     500:	e2504000 	subs	r4, r0, #0	; 0x0
     504:	1a000015 	bne	560 <parseSettings+0x194>
     508:	e59f00f4 	ldr	r0, [pc, #244]	; 604 <.text+0x604>
     50c:	ebffff1e 	bl	18c <printTrace>
     510:	e3a02c02 	mov	r2, #512	; 0x200
     514:	e3a01000 	mov	r1, #0	; 0x0
     518:	e59f00e8 	ldr	r0, [pc, #232]	; 608 <.text+0x608>
     51c:	eb000643 	bl	1e30 <memset>
     520:	e1a00004 	mov	r0, r4
     524:	e3a01c02 	mov	r1, #512	; 0x200
     528:	eb000503 	bl	193c <mmcReadBlock>
     52c:	e59f30d8 	ldr	r3, [pc, #216]	; 60c <.text+0x60c>
     530:	e2844c02 	add	r4, r4, #512	; 0x200
     534:	e1a00003 	mov	r0, r3
     538:	e59f10c8 	ldr	r1, [pc, #200]	; 608 <.text+0x608>
     53c:	e3a02c02 	mov	r2, #512	; 0x200
     540:	e1a0e00f 	mov	lr, pc
     544:	e593f010 	ldr	pc, [r3, #16]
     548:	e3540601 	cmp	r4, #1048576	; 0x100000
     54c:	1affffef 	bne	510 <parseSettings+0x144>
     550:	e59f00b8 	ldr	r0, [pc, #184]	; 610 <.text+0x610>
     554:	ebffff0c 	bl	18c <printTrace>
     558:	e59f00b4 	ldr	r0, [pc, #180]	; 614 <.text+0x614>
     55c:	ebfffeff 	bl	160 <Delay>
     560:	e1a00005 	mov	r0, r5
     564:	e59f10ac 	ldr	r1, [pc, #172]	; 618 <.text+0x618>
     568:	eb00068d 	bl	1fa4 <strcmp>
     56c:	e3500000 	cmp	r0, #0	; 0x0
     570:	1a000004 	bne	588 <parseSettings+0x1bc>
     574:	e59f00a0 	ldr	r0, [pc, #160]	; 61c <.text+0x61c>
     578:	ebffff03 	bl	18c <printTrace>
     57c:	ebffff17 	bl	1e0 <clearMMCCard>
     580:	e59f0098 	ldr	r0, [pc, #152]	; 620 <.text+0x620>
     584:	ebffff00 	bl	18c <printTrace>
     588:	e59f1044 	ldr	r1, [pc, #68]	; 5d4 <.text+0x5d4>
     58c:	e1a00005 	mov	r0, r5
     590:	eb000683 	bl	1fa4 <strcmp>
     594:	e3500000 	cmp	r0, #0	; 0x0
     598:	059f3084 	ldreq	r3, [pc, #132]	; 624 <.text+0x624>
     59c:	03a02001 	moveq	r2, #1	; 0x1
     5a0:	05c32000 	streqb	r2, [r3]
     5a4:	e1a00005 	mov	r0, r5
     5a8:	e59f1030 	ldr	r1, [pc, #48]	; 5e0 <.text+0x5e0>
     5ac:	eb00067c 	bl	1fa4 <strcmp>
     5b0:	e3500000 	cmp	r0, #0	; 0x0
     5b4:	059f3068 	ldreq	r3, [pc, #104]	; 624 <.text+0x624>
     5b8:	05c30000 	streqb	r0, [r3]
     5bc:	e28dd004 	add	sp, sp, #4	; 0x4
     5c0:	e8bd8030 	ldmia	sp!, {r4, r5, pc}
     5c4:	0000a5ac 	andeq	sl, r0, ip, lsr #11
     5c8:	0000a4e8 	andeq	sl, r0, r8, ror #9
     5cc:	0000a4f0 	streqd	sl, [r0], -r0
     5d0:	0000c350 	andeq	ip, r0, r0, asr r3
     5d4:	0000a500 	andeq	sl, r0, r0, lsl #10
     5d8:	0000a508 	andeq	sl, r0, r8, lsl #10
     5dc:	00200934 	eoreq	r0, r0, r4, lsr r9
     5e0:	0000a524 	andeq	sl, r0, r4, lsr #10
     5e4:	0000a52c 	andeq	sl, r0, ip, lsr #10
     5e8:	0000a544 	andeq	sl, r0, r4, asr #10
     5ec:	0000a54c 	andeq	sl, r0, ip, asr #10
     5f0:	002016d4 	ldreqd	r1, [r0], -r4
     5f4:	00200938 	eoreq	r0, r0, r8, lsr r9
     5f8:	0000a550 	andeq	sl, r0, r0, asr r5
     5fc:	0000a558 	andeq	sl, r0, r8, asr r5
     600:	0000a55c 	andeq	sl, r0, ip, asr r5
     604:	0000a564 	andeq	sl, r0, r4, ror #10
     608:	00200959 	eoreq	r0, r0, r9, asr r9
     60c:	002014bc 	streqh	r1, [r0], -ip
     610:	0000a540 	andeq	sl, r0, r0, asr #10
     614:	002625a0 	eoreq	r2, r6, r0, lsr #11
     618:	0000a57c 	andeq	sl, r0, ip, ror r5
     61c:	0000a584 	andeq	sl, r0, r4, lsl #11
     620:	0000a59c 	muleq	r0, ip, r5
     624:	00200950 	eoreq	r0, r0, r0, asr r9

00000628 <setForce>:
__inline void AT91F_PWMC_StopChannel(
        AT91PS_PWMC pPWM,   // \arg  pointer to a PWM controller
        unsigned int flag) // \arg  Channels IDs to be enabled
{
	pPWM->PWMC_DIS = flag;
     628:	e59f2028 	ldr	r2, [pc, #40]	; 658 <.text+0x658>
     62c:	e59f3028 	ldr	r3, [pc, #40]	; 65c <.text+0x65c>
     630:	e3a01001 	mov	r1, #1	; 0x1
     634:	e50210f7 	str	r1, [r2, #-247]
     638:	e5823101 	str	r3, [r2, #257]
     63c:	e59f301c 	ldr	r3, [pc, #28]	; 660 <.text+0x660>
     640:	e5820105 	str	r0, [r2, #261]
     644:	e5823109 	str	r3, [r2, #265]
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PWM_UpdateChannel
//* \brief Update Period or Duty Cycle
//*----------------------------------------------------------------------------
__inline void AT91F_PWMC_UpdateChannel(
        AT91PS_PWMC pPWM,   // \arg  pointer to a PWM controller
        unsigned int channelId, // \arg PWM channel ID
        unsigned int update) // \arg  Channels IDs to be enabled
{
	pPWM->PWMC_CH[channelId].PWMC_CUPDR = update;
     648:	e3a03000 	mov	r3, #0	; 0x0
     64c:	e5823131 	str	r3, [r2, #305]
     650:	e50210fb 	str	r1, [r2, #-251]
     654:	e12fff1e 	bx	lr
     658:	fffcc0ff 	swinv	0x00fcc0ff
     65c:	00000201 	andeq	r0, r0, r1, lsl #4
     660:	000186a0 	andeq	r8, r1, r0, lsr #13

00000664 <lowerDown>:
     664:	e52de004 	str	lr, [sp, #-4]!
     668:	ebffffee 	bl	628 <setForce>
     66c:	e59f301c 	ldr	r3, [pc, #28]	; 690 <.text+0x690>
     670:	e3a02001 	mov	r2, #1	; 0x1
     674:	e5832000 	str	r2, [r3]
__inline void AT91F_PIO_SetOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be set
{
	pPio->PIO_SODR = flag;
     678:	e3e01c0b 	mvn	r1, #2816	; 0xb00
     67c:	e3a03080 	mov	r3, #128	; 0x80
     680:	e50130cf 	str	r3, [r1, #-207]
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_ClearOutput
//* \brief Set to 0 output PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
     684:	e3a03040 	mov	r3, #64	; 0x40
     688:	e50130cb 	str	r3, [r1, #-203]
     68c:	e49df004 	ldr	pc, [sp], #4
     690:	002016d8 	ldreqd	r1, [r0], -r8

00000694 <liftUp>:
     694:	e52de004 	str	lr, [sp, #-4]!
     698:	ebffffe2 	bl	628 <setForce>
     69c:	e59f301c 	ldr	r3, [pc, #28]	; 6c0 <.text+0x6c0>
     6a0:	e3e02000 	mvn	r2, #0	; 0x0
     6a4:	e5832000 	str	r2, [r3]
__inline void AT91F_PIO_SetOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be set
{
	pPio->PIO_SODR = flag;
     6a8:	e3e01c0b 	mvn	r1, #2816	; 0xb00
     6ac:	e3a03040 	mov	r3, #64	; 0x40
     6b0:	e50130cf 	str	r3, [r1, #-207]
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_ClearOutput
//* \brief Set to 0 output PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
     6b4:	e0833003 	add	r3, r3, r3
     6b8:	e50130cb 	str	r3, [r1, #-203]
     6bc:	e49df004 	ldr	pc, [sp], #4
     6c0:	002016d8 	ldreqd	r1, [r0], -r8

000006c4 <Init_PWM>:
__inline void AT91F_PWMC_InterruptDisable(
        AT91PS_PWMC pPwm,   // \arg  pointer to a PWM controller
        unsigned int flag) // \arg  PWM interrupt to be disabled
{
        pPwm->PWMC_IDR = flag;
     6c4:	e59f2074 	ldr	r2, [pc, #116]	; 740 <.text+0x740>
     6c8:	e3a00001 	mov	r0, #1	; 0x1
     6cc:	e3e0cc03 	mvn	ip, #768	; 0x300
     6d0:	e3a03004 	mov	r3, #4	; 0x4
     6d4:	e50200eb 	str	r0, [r2, #-235]
     6d8:	e50c30ef 	str	r3, [ip, #-239]
     6dc:	e59f3060 	ldr	r3, [pc, #96]	; 744 <.text+0x744>
     6e0:	e3e01c0b 	mvn	r1, #2816	; 0xb00
     6e4:	e501008f 	str	r0, [r1, #-143]
     6e8:	e501308b 	str	r3, [r1, #-139]
     6ec:	e0833000 	add	r3, r3, r0
     6f0:	e50130fb 	str	r3, [r1, #-251]
     6f4:	e3a03b01 	mov	r3, #1024	; 0x400
     6f8:	e50c30ef 	str	r3, [ip, #-239]
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PWM_GetInterruptMaskStatus
//* \brief Return PWM Interrupt Mask Status

//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PWMC_GetInterruptMaskStatus( // \return PWM Interrupt Mask Status
        AT91PS_PWMC pPwm) // \arg  pointer to a PWM controller
{
        return pPwm->PWMC_IMR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PWM_IsInterruptMasked
//* \brief Test if PWM Interrupt is Masked
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PWMC_IsInterruptMasked(
        AT91PS_PWMC pPWM,   // \arg  pointer to a PWM controller
        unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_PWMC_GetInterruptMaskStatus(pPWM) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PWM_IsStatusSet
//* \brief Test if PWM Interrupt is Set
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PWMC_IsStatusSet(
        AT91PS_PWMC pPWM,   // \arg  pointer to a PWM controller
        unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_PWMC_GetStatus(pPWM) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PWM_CfgChannel
//* \brief Test if PWM Interrupt is Set
//*----------------------------------------------------------------------------
__inline void AT91F_PWMC_CfgChannel(
        AT91PS_PWMC pPWM,   // \arg  pointer to a PWM controller
        unsigned int channelId, // \arg PWM channel ID
        unsigned int mode, // \arg  PWM mode
        unsigned int period, // \arg PWM period
        unsigned int duty) // \arg PWM duty cycle
{
	pPWM->PWMC_CH[channelId].PWMC_CMR = mode;
     6fc:	e59f3044 	ldr	r3, [pc, #68]	; 748 <.text+0x748>
     700:	e92d4010 	stmdb	sp!, {r4, lr}
__inline void AT91F_PWMC_StopChannel(
        AT91PS_PWMC pPWM,   // \arg  pointer to a PWM controller
        unsigned int flag) // \arg  Channels IDs to be enabled
{
	pPWM->PWMC_DIS = flag;
     704:	e50200f7 	str	r0, [r2, #-247]
     708:	e5823101 	str	r3, [r2, #257]
     70c:	e59f3038 	ldr	r3, [pc, #56]	; 74c <.text+0x74c>
     710:	e5823105 	str	r3, [r2, #261]
     714:	e59f3034 	ldr	r3, [pc, #52]	; 750 <.text+0x750>
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PWM_UpdateChannel
//* \brief Update Period or Duty Cycle
//*----------------------------------------------------------------------------
__inline void AT91F_PWMC_UpdateChannel(
        AT91PS_PWMC pPWM,   // \arg  pointer to a PWM controller
        unsigned int channelId, // \arg PWM channel ID
        unsigned int update) // \arg  Channels IDs to be enabled
{
	pPWM->PWMC_CH[channelId].PWMC_CUPDR = update;
     718:	e3a0e000 	mov	lr, #0	; 0x0
     71c:	e3a04502 	mov	r4, #8388608	; 0x800000
     720:	e5823109 	str	r3, [r2, #265]
     724:	e582e131 	str	lr, [r2, #305]
     728:	e50200f7 	str	r0, [r2, #-247]
     72c:	e501e08f 	str	lr, [r1, #-143]
     730:	e501408b 	str	r4, [r1, #-139]
     734:	e50140fb 	str	r4, [r1, #-251]
     738:	e50200fb 	str	r0, [r2, #-251]
     73c:	e8bd8010 	ldmia	sp!, {r4, pc}
     740:	fffcc0ff 	swinv	0x00fcc0ff
     744:	00800800 	addeq	r0, r0, r0, lsl #16
     748:	00000201 	andeq	r0, r0, r1, lsl #4
     74c:	000101d0 	ldreqd	r0, [r1], -r0
     750:	000186a0 	andeq	r8, r1, r0, lsr #13

00000754 <main>:


//*--------------------------------------------------------------------------------------
//* Function Name       : Main
//* Object              : Software entry point
//* Input Parameters    : none.
//* Output Parameters   : none.
//*--------------------------------------------------------------------------------------
int main(void)
{
     754:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     758:	e24ddd13 	sub	sp, sp, #1216	; 0x4c0
     75c:	e24dd004 	sub	sp, sp, #4	; 0x4
    char data[MSG_SIZE];
    unsigned int length;
    int stepCnt = 0;
    unsigned char str[10];

    /**** System init ****/
    //InitFrec();
    Init_CP_WP();
     760:	eb0003be 	bl	1660 <Init_CP_WP>
    //chek for CP and WP
    //CP - card present
    while(((AT91C_BASE_PIOA->PIO_PDSR) & BIT15)) { /*put your card present event here*/  }
     764:	e3e06c0b 	mvn	r6, #2816	; 0xb00
     768:	e51630c3 	ldr	r3, [r6, #-195]
     76c:	e2137902 	ands	r7, r3, #32768	; 0x8000
     770:	1afffffb 	bne	764 <main+0x10>
    //WP - write protect
    //while(((AT91C_BASE_PIOA->PIO_PDSR) & BIT16)) { /*put your write protect event here*/ }

    if (initMMC() == MMC_SUCCESS)
     774:	eb000496 	bl	19d4 <initMMC>
     778:	e2505000 	subs	r5, r0, #0	; 0x0
     77c:	1a000008 	bne	7a4 <main+0x50>
    {
        //card_state |= 1;
        memset(&mmc_buffer,0,512);
     780:	e59f43c8 	ldr	r4, [pc, #968]	; b50 <.text+0xb50>
     784:	e1a01005 	mov	r1, r5
     788:	e3a02c02 	mov	r2, #512	; 0x200
     78c:	e1a00004 	mov	r0, r4
     790:	eb0005a6 	bl	1e30 <memset>
        mmcReadRegister (10, 16);
     794:	e3a0000a 	mov	r0, #10	; 0xa
     798:	e3a01010 	mov	r1, #16	; 0x10
     79c:	eb0004a6 	bl	1a3c <mmcReadRegister>
        mmc_buffer[7]=0;
     7a0:	e5c45007 	strb	r5, [r4, #7]
     7a4:	e3e030ff 	mvn	r3, #255	; 0xff
     7a8:	e58d34bc 	str	r3, [sp, #1212]
     7ac:	e59d24bc 	ldr	r2, [sp, #1212]
     7b0:	e59f339c 	ldr	r3, [pc, #924]	; b54 <.text+0xb54>
     7b4:	e5823060 	str	r3, [r2, #96]
    }


    flashInit();

    Init_PWM();
     7b8:	ebffffc1 	bl	6c4 <Init_PWM>

    // Enable User Reset and set its minimal assertion to 960 us
    AT91C_BASE_RSTC->RSTC_RMR = AT91C_RSTC_URSTEN | (0x4<<8) | (unsigned int)(0xA5<<24);
     7bc:	e59f2394 	ldr	r2, [pc, #916]	; b58 <.text+0xb58>
__inline void AT91F_PIO_CfgOutput(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int pioEnable)      // \arg PIO to be enabled
{
	pPio->PIO_PER = pioEnable; // Set in PIO mode
     7c0:	e59f4394 	ldr	r4, [pc, #916]	; b5c <.text+0xb5c>
     7c4:	e3e03c02 	mvn	r3, #512	; 0x200
     7c8:	e50320f7 	str	r2, [r3, #-247]
__inline void AT91F_PMC_EnablePeriphClock (
	AT91PS_PMC pPMC, // \arg pointer to PMC controller
	unsigned int periphIds)  // \arg IDs of peripherals to enable
{
	pPMC->PMC_PCER = periphIds;
     7cc:	e3a02004 	mov	r2, #4	; 0x4
     7d0:	e3e03c03 	mvn	r3, #768	; 0x300
     7d4:	e50320ef 	str	r2, [r3, #-239]
     7d8:	e50640ff 	str	r4, [r6, #-255]
     7dc:	e50640ef 	str	r4, [r6, #-239]
    // Led init
    // First, enable the clock of the PIOB
    AT91F_PMC_EnablePeriphClock ( AT91C_BASE_PMC, 1 << AT91C_ID_PIOA ) ;
    //* to be outputs. No need to set these pins to be driven by the PIO because it is GPIO pins only.
    AT91F_PIO_CfgOutput( AT91C_BASE_PIOA, OUTPUT_MASK );
    //* Clear the LED's.
    /*
    AT91F_PIO_SetOutput( AT91C_BASE_PIOA, OUTPUT_MASK );
    AT91F_PIO_ClearOutput( AT91C_BASE_PIOA, OUTPUT_MASK );
    */


    // Init USB device
    AT91F_USB_Open();
     7e0:	ebfffeb5 	bl	2bc <AT91F_USB_Open>
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
     7e4:	e50640cb 	str	r4, [r6, #-203]
    AT91F_PIO_ClearOutput( AT91C_BASE_PIOA, OUTPUT_MASK );
    // Init USB device
    // Wait for the end of enumeration
    setForce(40000);
     7e8:	e59f0370 	ldr	r0, [pc, #880]	; b60 <.text+0xb60>
     7ec:	ebffff8d 	bl	628 <setForce>
     7f0:	e1a04007 	mov	r4, r7
     7f4:	ea000000 	b	7fc <main+0xa8>
    int pCDCEnablingCounter = 0;
    while (!pCDC.IsConfigured(&pCDC) && pCDCEnablingCounter < 2500000){ pCDCEnablingCounter++; };
     7f8:	e2844001 	add	r4, r4, #1	; 0x1
     7fc:	e59f3360 	ldr	r3, [pc, #864]	; b64 <.text+0xb64>
     800:	e1a00003 	mov	r0, r3
     804:	e1a0e00f 	mov	lr, pc
     808:	e593f00c 	ldr	pc, [r3, #12]
     80c:	e3500000 	cmp	r0, #0	; 0x0
     810:	1a000003 	bne	824 <main+0xd0>
     814:	e59f334c 	ldr	r3, [pc, #844]	; b68 <.text+0xb68>
     818:	e1540003 	cmp	r4, r3
     81c:	1afffff5 	bne	7f8 <main+0xa4>
     820:	ea000004 	b	838 <main+0xe4>

    if (pCDCEnablingCounter < 2500000)
     824:	e59f3340 	ldr	r3, [pc, #832]	; b6c <.text+0xb6c>
     828:	e1540003 	cmp	r4, r3
    {
        CDC = 1;
     82c:	d59f333c 	ldrle	r3, [pc, #828]	; b70 <.text+0xb70>
     830:	d3a02001 	movle	r2, #1	; 0x1
     834:	d5c32000 	strleb	r2, [r3]
    }

    setForce(0);
     838:	e3a00000 	mov	r0, #0	; 0x0
     83c:	ebffff79 	bl	628 <setForce>

    // Set Usart in interrupt
    //Usart_init();

    //Read and set settings
    memcpy(settings, OUR_FLASH_ADDR, 128);
     840:	e59f132c 	ldr	r1, [pc, #812]	; b74 <.text+0xb74>
     844:	e3a02080 	mov	r2, #128	; 0x80
     848:	e59f0328 	ldr	r0, [pc, #808]	; b78 <.text+0xb78>
     84c:	eb00054f 	bl	1d90 <memcpy>
    int i;memset(&mmc_buffer, 0x00, 512);
     850:	e3a02c02 	mov	r2, #512	; 0x200
     854:	e3a01000 	mov	r1, #0	; 0x0
     858:	e59f02f0 	ldr	r0, [pc, #752]	; b50 <.text+0xb50>
     85c:	eb000573 	bl	1e30 <memset>
    int j;
    char *settingsBlocks[50];
    char settingsDelim[] = "~";
     860:	e59f3314 	ldr	r3, [pc, #788]	; b7c <.text+0xb7c>
     864:	e28d1d13 	add	r1, sp, #1216	; 0x4c0
     868:	e1d330b0 	ldrh	r3, [r3]
     86c:	e2811004 	add	r1, r1, #4	; 0x4
     870:	e16130b2 	strh	r3, [r1, #-2]!
    char *settingsParts = strtok( settings, settingsDelim );
     874:	e59f02fc 	ldr	r0, [pc, #764]	; b78 <.text+0xb78>
     878:	eb000621 	bl	2104 <strtok>
     87c:	e3a05000 	mov	r5, #0	; 0x0
     880:	e1a02000 	mov	r2, r0
     884:	ea000004 	b	89c <main+0x148>
    i = 0;
    while( settingsParts != NULL )
    {
      settingsBlocks[i++] = settingsParts;
     888:	e28d3ffa 	add	r3, sp, #1000	; 0x3e8
     88c:	e7832105 	str	r2, [r3, r5, lsl #2]
      settingsParts = strtok( NULL, settingsDelim );
     890:	eb00061b 	bl	2104 <strtok>
     894:	e2855001 	add	r5, r5, #1	; 0x1
     898:	e1a02000 	mov	r2, r0
     89c:	e3a00000 	mov	r0, #0	; 0x0
     8a0:	e28d1d13 	add	r1, sp, #1216	; 0x4c0
     8a4:	e1520000 	cmp	r2, r0
     8a8:	e2811002 	add	r1, r1, #2	; 0x2
     8ac:	1afffff5 	bne	888 <main+0x134>
     8b0:	e1a04002 	mov	r4, r2
     8b4:	ea000003 	b	8c8 <main+0x174>
    }
    for (j = 0; j < i; j++)
    {
       parseSettings(settingsBlocks[j]);
     8b8:	e28d3ffa 	add	r3, sp, #1000	; 0x3e8
     8bc:	e7930104 	ldr	r0, [r3, r4, lsl #2]
     8c0:	ebfffec1 	bl	3cc <parseSettings>
     8c4:	e2844001 	add	r4, r4, #1	; 0x1
     8c8:	e1540005 	cmp	r4, r5
     8cc:	bafffff9 	blt	8b8 <main+0x164>
    }

    InitADC();
     8d0:	eb00031c 	bl	1548 <InitADC>

    Init_PWM();
     8d4:	ebffff7a 	bl	6c4 <Init_PWM>
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int inputEnable)      // \arg PIO to be enabled
{
	// Disable output
	pPio->PIO_ODR  = inputEnable;
     8d8:	e3e02c0b 	mvn	r2, #2816	; 0xb00
     8dc:	e3a03702 	mov	r3, #524288	; 0x80000
     8e0:	e50230eb 	str	r3, [r2, #-235]
	pPio->PIO_PER  = inputEnable;
     8e4:	e50230ff 	str	r3, [r2, #-255]
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgOpendrain
//* \brief Configure PIO in open drain
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgOpendrain(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int multiDrvEnable) // \arg pio to be configured in open drain
{
	// Configure the multi-drive option
	pPio->PIO_MDDR = ~multiDrvEnable;
	pPio->PIO_MDER = multiDrvEnable;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgPullup
//* \brief Enable pullup on PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgPullup(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int pullupEnable)   // \arg enable pullup on PIO
{
		// Connect or not Pullup
	pPio->PIO_PPUDR = ~pullupEnable;
	pPio->PIO_PPUER = pullupEnable;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgDirectDrive
//* \brief Enable direct drive on PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgDirectDrive(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int directDrive)    // \arg PIO to be configured with direct drive

{
	// Configure the Direct Drive
	pPio->PIO_OWDR  = ~directDrive;
	pPio->PIO_OWER  = directDrive;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgInputFilter
//* \brief Enable input filter on input PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgInputFilter(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int inputFilter)    // \arg PIO to be configured with input filter

{
	// Configure the Direct Drive
	pPio->PIO_IFDR  = ~inputFilter;
	pPio->PIO_IFER  = inputFilter;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetInput
//* \brief Return PIO input value
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetInput( // \return PIO input
	AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
	return pPio->PIO_PDSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsInputSet
//* \brief Test if PIO is input flag is active
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsInputSet(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_PIO_GetInput(pPio) & flag);
}


//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_SetOutput
//* \brief Set to 1 output PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_SetOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be set
{
	pPio->PIO_SODR = flag;
     8e8:	e2433701 	sub	r3, r3, #262144	; 0x40000
     8ec:	e50230cf 	str	r3, [r2, #-207]
     8f0:	e2433802 	sub	r3, r3, #131072	; 0x20000

    AT91F_PIO_CfgInput(AT91C_BASE_PIOA, SW1_MASK);

    AT91F_PIO_SetOutput( AT91C_BASE_PIOA, LED_GREEN);
    AT91F_PIO_SetOutput( AT91C_BASE_PIOA, LED_YELLOW);
    setForce(0);
     8f4:	e3a00000 	mov	r0, #0	; 0x0
__inline void AT91F_PIO_SetOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be set
{
	pPio->PIO_SODR = flag;
     8f8:	e50230cf 	str	r3, [r2, #-207]
     8fc:	ebffff49 	bl	628 <setForce>

    //startBlinking(250000);

    /**** MMC CARD ****/




    while (1)
    {
        pressure = (int)GetValue_chanel6();
     900:	eb00032e 	bl	15c0 <GetValue_chanel6>
     904:	e59f4274 	ldr	r4, [pc, #628]	; b80 <.text+0xb80>
     908:	e5840000 	str	r0, [r4]
        position = (int)GetValue_chanel5();
     90c:	eb000321 	bl	1598 <GetValue_chanel5>
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetInput( // \return PIO input
	AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
	return pPio->PIO_PDSR;
     910:	e3e05c0b 	mvn	r5, #2816	; 0xb00
     914:	e51530c3 	ldr	r3, [r5, #-195]

/*
        if (aatDiag == 0)
        {
            setPosition(curForce);
        }
        else
        {
            switch (aatDiagStep)
            {
            case 0:
                for (i = 0; i < 5; i++)
                {
                    startBlinking(50000);
                }
                curPos = maxPos;
                aatDiagStep = 1;
                break;
            case 1:
                if (abs(curPos - position) > 5)
                {
                    if (curPos > position)
                    {
                        lowerDown(85000);
                    }
                    if (curPos < position)
                    {
                        liftUp(85000);
                    }
                }
                else
                {
                    releasePosition();
                    for (i = 0; i < 5; i++)
                    {
                        startBlinking(50000);
                    }
                    AT91F_PIO_ClearOutput( AT91C_BASE_PIOA, LED1);
                    AT91F_PIO_ClearOutput( AT91C_BASE_PIOA, LED2);
                    AT91F_PIO_ClearOutput( AT91C_BASE_PIOA, LED3);
                    AT91F_PIO_SetOutput( AT91C_BASE_PIOA, LED2);
                    aatDiagStep = 2;
                }
                break;
            case 2:
                if (pressure < 25 && position > minPos)
                {
                    liftUp(minDiagForce);
                }
                else
                {
                    if (pressure < 25)
                    {
                        curPos = maxPos;
                        Delay(100000);
                        printTrace("DIAG#2#FAILED\r\n");
                        aatDiag = 0;
                    }
                    else
                    {
                        Delay(100000);
                        printTrace("DIAG#2#DONE\r\n");
                        aatDiagStep = 3;
                        diagForce = minDiagForce;
                    }
                    //releasePosition();
                }
                break;
            case 3:
                if (pressure < lockDiagPressure && position > minPos)
                {
                    if (diagForce < lockDiagForce)
                    {
                        diagForce += 100;
                    }
                    liftUp(diagForce);
                }
                else
                {
                    if (position < minPos)
                    {
                        Delay(100000);
                        printTrace("DIAG#3#FAILED\r\n");
                        aatDiag = 0;
                    }
                    if (pressure >= lockDiagPressure)
                    {
                        Delay(100000);
                        printTrace("DIAG#3#DONE\r\n");
                        aatDiagStep = 4;
                        diagForce = maxForce;
                    }
                }
                break;
            case 4:
                if (position < minPos)
                {
                    printTrace("DIAG#4#FAILED\r\n");
                    aatDiag = 0;
                }
                else
                {
                    liftUp(diagForce);
                }
                break;
            }
        }
*/

        if ( (AT91F_PIO_GetInput(AT91C_BASE_PIOA) & SW1_MASK) == 0 )
     918:	e2132702 	ands	r2, r3, #524288	; 0x80000
     91c:	e59f3260 	ldr	r3, [pc, #608]	; b84 <.text+0xb84>
     920:	e5830000 	str	r0, [r3]
     924:	1a000007 	bne	948 <main+0x1f4>
        {
            test_read = 0;
     928:	e59f3258 	ldr	r3, [pc, #600]	; b88 <.text+0xb88>
     92c:	e5832000 	str	r2, [r3]
            storingOnMMC = 1;
     930:	e59f3254 	ldr	r3, [pc, #596]	; b8c <.text+0xb8c>
     934:	e3a02001 	mov	r2, #1	; 0x1
            set_zero = pressure;
     938:	e5941000 	ldr	r1, [r4]
     93c:	e5c32000 	strb	r2, [r3]
     940:	e59f3248 	ldr	r3, [pc, #584]	; b90 <.text+0xb90>
     944:	e5831000 	str	r1, [r3]
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetInput( // \return PIO input
	AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
	return pPio->PIO_PDSR;
     948:	e51530c3 	ldr	r3, [r5, #-195]
        }

        if ( (AT91F_PIO_GetInput(AT91C_BASE_PIOA) & SW2_MASK) == 0 )
     94c:	e3130601 	tst	r3, #1048576	; 0x100000
     950:	1a000007 	bne	974 <main+0x220>
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
     954:	e3a04802 	mov	r4, #131072	; 0x20000
        {
            AT91F_PIO_ClearOutput( AT91C_BASE_PIOA, LED_YELLOW);
            printTrace("CLEARING SD CARD...\r\n");
     958:	e59f0234 	ldr	r0, [pc, #564]	; b94 <.text+0xb94>
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
     95c:	e50540cb 	str	r4, [r5, #-203]
     960:	ebfffe09 	bl	18c <printTrace>
            clearMMCCard();
     964:	ebfffe1d 	bl	1e0 <clearMMCCard>
            printTrace("CLEARING DONE\r\n");
     968:	e59f0228 	ldr	r0, [pc, #552]	; b98 <.text+0xb98>
     96c:	ebfffe06 	bl	18c <printTrace>
__inline void AT91F_PIO_SetOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be set
{
	pPio->PIO_SODR = flag;
     970:	e50540cf 	str	r4, [r5, #-207]
            AT91F_PIO_SetOutput( AT91C_BASE_PIOA, LED_YELLOW);
        }

        if (CDC == 1)
     974:	e59f31f4 	ldr	r3, [pc, #500]	; b70 <.text+0xb70>
     978:	e5d33000 	ldrb	r3, [r3]
     97c:	e3530001 	cmp	r3, #1	; 0x1
     980:	1a000007 	bne	9a4 <main+0x250>
        {
            length = pCDC.Read(&pCDC, data, MSG_SIZE);
     984:	e59f31d8 	ldr	r3, [pc, #472]	; b64 <.text+0xb64>
     988:	e28d1004 	add	r1, sp, #4	; 0x4
     98c:	e2411004 	sub	r1, r1, #4	; 0x4
     990:	e1a00003 	mov	r0, r3
     994:	e3a02ffa 	mov	r2, #1000	; 0x3e8
     998:	e1a0e00f 	mov	lr, pc
     99c:	e593f014 	ldr	pc, [r3, #20]
     9a0:	e1a0b000 	mov	fp, r0
        }

        if (length > 0)
     9a4:	e35b0000 	cmp	fp, #0	; 0x0
        {
            parseSettings(data);
     9a8:	128d0004 	addne	r0, sp, #4	; 0x4
     9ac:	12400004 	subne	r0, r0, #4	; 0x4
     9b0:	1bfffe85 	blne	3cc <parseSettings>
     9b4:	e3a02000 	mov	r2, #0	; 0x0
        }
        for(int r = 0; r < MSG_SIZE; r++)
        {
            data[r] = '\0';
     9b8:	e28d3004 	add	r3, sp, #4	; 0x4
     9bc:	e2433004 	sub	r3, r3, #4	; 0x4
     9c0:	e3a07000 	mov	r7, #0	; 0x0
     9c4:	e7c27003 	strb	r7, [r2, r3]
     9c8:	e2822001 	add	r2, r2, #1	; 0x1
     9cc:	e3520ffa 	cmp	r2, #1000	; 0x3e8
     9d0:	1afffff8 	bne	9b8 <main+0x264>
        }
/*
        if (aatDiag == 0)
        {
            if (reading == 1)
            {
                if (dataReading == 0)
                {
                    sprintf((char *)res,"PRESSURE: %d\r\n", pressure);
                    printTrace(res);
                    sprintf((char *)pos,"POSITION: %d\r\n", position);
                    printTrace(pos);
                }
                if (dataReading == 1)
                {
                    sprintf((char *)res,"%d|%d|%d|\r\n", pressure, position, direction);
                    pCDC.Write(&pCDC, res, strlen(res));
                }
            }
        }
        else
        {
            sprintf((char *)res,"%d|%d|%d|\r\n", pressure, position, direction);
            pCDC.Write(&pCDC, res, strlen(res));
        }
*/
        /*Load cell test*/
        if (averager > 4)
     9d4:	e59f91c0 	ldr	r9, [pc, #448]	; b9c <.text+0xb9c>
     9d8:	e5991000 	ldr	r1, [r9]
     9dc:	e3510004 	cmp	r1, #4	; 0x4
     9e0:	e59fa198 	ldr	sl, [pc, #408]	; b80 <.text+0xb80>
     9e4:	e59f81b4 	ldr	r8, [pc, #436]	; ba0 <.text+0xba0>
     9e8:	da000051 	ble	b34 <main+0x3e0>
        {
            pressure = round(averager_force / averager);
     9ec:	e5980000 	ldr	r0, [r8]
     9f0:	eb0020e0 	bl	8d78 <__aeabi_idiv>
     9f4:	eb00245f 	bl	9b78 <__floatsidf>
     9f8:	eb002058 	bl	8b60 <round>
     9fc:	eb00249b 	bl	9c70 <__fixdfsi>
            //sprintf((char *)res,"LOAD:%d\r\n", pressure);
            //pCDC.Write(&pCDC, res, strlen(res));
            pos[strlen(pos)] = '\0';
     a00:	e59f419c 	ldr	r4, [pc, #412]	; ba4 <.text+0xba4>
     a04:	e1a05000 	mov	r5, r0
     a08:	e58a0000 	str	r0, [sl]
     a0c:	e1a00004 	mov	r0, r4
     a10:	eb000597 	bl	2074 <strlen>
            res[strlen(res)] = '\0';
     a14:	e59f618c 	ldr	r6, [pc, #396]	; ba8 <.text+0xba8>
     a18:	e7c47000 	strb	r7, [r4, r0]
     a1c:	e1a00006 	mov	r0, r6
     a20:	eb000593 	bl	2074 <strlen>
            averager = 0;
            averager_force = 0;

            pressure = pressure - set_zero;
     a24:	e59f3164 	ldr	r3, [pc, #356]	; b90 <.text+0xb90>
     a28:	e5932000 	ldr	r2, [r3]

            if (test_read == 0)
     a2c:	e59f3154 	ldr	r3, [pc, #340]	; b88 <.text+0xb88>
     a30:	e5934000 	ldr	r4, [r3]
     a34:	e0622005 	rsb	r2, r2, r5
     a38:	e1540007 	cmp	r4, r7
     a3c:	e7c67000 	strb	r7, [r6, r0]
     a40:	e5887000 	str	r7, [r8]
     a44:	e5897000 	str	r7, [r9]
     a48:	e58a2000 	str	r2, [sl]
     a4c:	1a000030 	bne	b14 <main+0x3c0>
            {
                if (storingOnMMC == 1)
     a50:	e59f3134 	ldr	r3, [pc, #308]	; b8c <.text+0xb8c>
     a54:	e5d33000 	ldrb	r3, [r3]
     a58:	e3530001 	cmp	r3, #1	; 0x1
     a5c:	1affffa7 	bne	900 <main+0x1ac>
                {
                    sprintf(str, "%d", pressure);
     a60:	e28d0e4b 	add	r0, sp, #1200	; 0x4b0
     a64:	e59f1140 	ldr	r1, [pc, #320]	; bac <.text+0xbac>
     a68:	e2800002 	add	r0, r0, #2	; 0x2
     a6c:	eb000515 	bl	1ec8 <sprintf>
     a70:	ea000002 	b	a80 <main+0x32c>
                    for (int i = 0; i < strlen(str); i++)
                    {
                        putCharToMMCBuffer(str[i]);
     a74:	e7d40005 	ldrb	r0, [r4, r5]
     a78:	ebfffdf1 	bl	244 <putCharToMMCBuffer>
     a7c:	e2844001 	add	r4, r4, #1	; 0x1
     a80:	e28d5e4b 	add	r5, sp, #1200	; 0x4b0
     a84:	e2855002 	add	r5, r5, #2	; 0x2
     a88:	e1a00005 	mov	r0, r5
     a8c:	eb000578 	bl	2074 <strlen>
     a90:	e1540000 	cmp	r4, r0
     a94:	3afffff6 	bcc	a74 <main+0x320>
                    }
                    putCharToMMCBuffer('|');

                    if (green_led_off < 50)
     a98:	e59f5110 	ldr	r5, [pc, #272]	; bb0 <.text+0xbb0>
     a9c:	e3a0007c 	mov	r0, #124	; 0x7c
     aa0:	ebfffde7 	bl	244 <putCharToMMCBuffer>
     aa4:	e5953000 	ldr	r3, [r5]
     aa8:	e3530031 	cmp	r3, #49	; 0x31
     aac:	ca000007 	bgt	ad0 <main+0x37c>
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
     ab0:	e3e03c0b 	mvn	r3, #2816	; 0xb00
     ab4:	e3a02701 	mov	r2, #262144	; 0x40000
     ab8:	e50320cb 	str	r2, [r3, #-203]
                    {
                        AT91F_PIO_ClearOutput( AT91C_BASE_PIOA, LED_GREEN);
                        setForce(80000);
     abc:	e59f00f0 	ldr	r0, [pc, #240]	; bb4 <.text+0xbb4>
     ac0:	ebfffed8 	bl	628 <setForce>
                        green_led_off++;
     ac4:	e5953000 	ldr	r3, [r5]
     ac8:	e2833001 	add	r3, r3, #1	; 0x1
     acc:	ea00000e 	b	b0c <main+0x3b8>
                    }
                    else
                    {
                        if (green_led_on < 50)
     ad0:	e59f40e0 	ldr	r4, [pc, #224]	; bb8 <.text+0xbb8>
     ad4:	e5943000 	ldr	r3, [r4]
     ad8:	e3530031 	cmp	r3, #49	; 0x31
                        {
                            AT91F_PIO_SetOutput( AT91C_BASE_PIOA, LED_GREEN);
                            setForce(0);
                            green_led_on++;
                        }
                        else
                        {
                            green_led_off = 0;
     adc:	c3a03000 	movgt	r3, #0	; 0x0
                            green_led_on = 0;
     ae0:	c5843000 	strgt	r3, [r4]
     ae4:	ca000008 	bgt	b0c <main+0x3b8>
__inline void AT91F_PIO_SetOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be set
{
	pPio->PIO_SODR = flag;
     ae8:	e3e03c0b 	mvn	r3, #2816	; 0xb00
     aec:	e3a02701 	mov	r2, #262144	; 0x40000
     af0:	e50320cf 	str	r2, [r3, #-207]
     af4:	e3a00000 	mov	r0, #0	; 0x0
     af8:	ebfffeca 	bl	628 <setForce>
     afc:	e5943000 	ldr	r3, [r4]
     b00:	e2833001 	add	r3, r3, #1	; 0x1
     b04:	e5843000 	str	r3, [r4]
     b08:	eaffff7c 	b	900 <main+0x1ac>
     b0c:	e5853000 	str	r3, [r5]
     b10:	eaffff7a 	b	900 <main+0x1ac>
                        }
                    }
                }
            }
            else
            {
                sprintf(str, "%d\n", pressure);
     b14:	e28d4e4b 	add	r4, sp, #1200	; 0x4b0
     b18:	e2844002 	add	r4, r4, #2	; 0x2
     b1c:	e1a00004 	mov	r0, r4
     b20:	e59f1094 	ldr	r1, [pc, #148]	; bbc <.text+0xbbc>
     b24:	eb0004e7 	bl	1ec8 <sprintf>
                printTrace(str);
     b28:	e1a00004 	mov	r0, r4
     b2c:	ebfffd96 	bl	18c <printTrace>
     b30:	eaffff72 	b	900 <main+0x1ac>
            }
        }
        else
        {
            averager++;
            averager_force += pressure;
     b34:	e59a3000 	ldr	r3, [sl]
     b38:	e5982000 	ldr	r2, [r8]
     b3c:	e0822003 	add	r2, r2, r3
     b40:	e2813001 	add	r3, r1, #1	; 0x1
     b44:	e5893000 	str	r3, [r9]
     b48:	e5882000 	str	r2, [r8]
     b4c:	eaffff6b 	b	900 <main+0x1ac>
     b50:	00200959 	eoreq	r0, r0, r9, asr r9
     b54:	00480100 	subeq	r0, r8, r0, lsl #2
     b58:	a5000401 	strge	r0, [r0, #-1025]
     b5c:	000600f8 	streqd	r0, [r6], -r8
     b60:	00009c40 	andeq	r9, r0, r0, asr #24
     b64:	002014bc 	streqh	r1, [r0], -ip
     b68:	002625a0 	eoreq	r2, r6, r0, lsr #11
     b6c:	0026259f 	mlaeq	r6, pc, r5, r2
     b70:	00200944 	eoreq	r0, r0, r4, asr #18
     b74:	0011ff80 	andeqs	pc, r1, r0, lsl #31
     b78:	00200c68 	eoreq	r0, r0, r8, ror #24
     b7c:	0000a5b8 	streqh	sl, [r0], -r8
     b80:	002016d4 	ldreqd	r1, [r0], -r4
     b84:	002010d0 	ldreqd	r1, [r0], -r0
     b88:	00200934 	eoreq	r0, r0, r4, lsr r9
     b8c:	00200950 	eoreq	r0, r0, r0, asr r9
     b90:	00200938 	eoreq	r0, r0, r8, lsr r9
     b94:	0000a584 	andeq	sl, r0, r4, lsl #11
     b98:	0000a59c 	muleq	r0, ip, r5
     b9c:	0020092c 	eoreq	r0, r0, ip, lsr #18
     ba0:	00200930 	eoreq	r0, r0, r0, lsr r9
     ba4:	00200ce8 	eoreq	r0, r0, r8, ror #25
     ba8:	002016dc 	ldreqd	r1, [r0], -ip
     bac:	0000a5b0 	streqh	sl, [r0], -r0
     bb0:	0020093c 	eoreq	r0, r0, ip, lsr r9
     bb4:	00013880 	andeq	r3, r1, r0, lsl #17
     bb8:	00200940 	eoreq	r0, r0, r0, asr #18
     bbc:	0000a5b4 	streqh	sl, [r0], -r4

00000bc0 <setPosition>:
     bc0:	e92d4070 	stmdb	sp!, {r4, r5, r6, lr}
     bc4:	e59f5064 	ldr	r5, [pc, #100]	; c30 <.text+0xc30>
     bc8:	e59f6064 	ldr	r6, [pc, #100]	; c34 <.text+0xc34>
     bcc:	e1a04000 	mov	r4, r0
     bd0:	ebfffe94 	bl	628 <setForce>
     bd4:	e5951000 	ldr	r1, [r5]
     bd8:	e5962000 	ldr	r2, [r6]
     bdc:	e0623001 	rsb	r3, r2, r1
     be0:	e3530000 	cmp	r3, #0	; 0x0
     be4:	b2633000 	rsblt	r3, r3, #0	; 0x0
     be8:	e3530005 	cmp	r3, #5	; 0x5
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
     bec:	e3e00c0b 	mvn	r0, #2816	; 0xb00
     bf0:	da000009 	ble	c1c <setPosition+0x5c>
     bf4:	e1510002 	cmp	r1, r2
     bf8:	e1a00004 	mov	r0, r4
     bfc:	cbfffe98 	blgt	664 <lowerDown>
     c00:	e5952000 	ldr	r2, [r5]
     c04:	e5963000 	ldr	r3, [r6]
     c08:	e1520003 	cmp	r2, r3
     c0c:	e1a00004 	mov	r0, r4
     c10:	a8bd8070 	ldmgeia	sp!, {r4, r5, r6, pc}
     c14:	e8bd4070 	ldmia	sp!, {r4, r5, r6, lr}
     c18:	eafffe9d 	b	694 <liftUp>
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
     c1c:	e3a03080 	mov	r3, #128	; 0x80
     c20:	e50030cb 	str	r3, [r0, #-203]
     c24:	e3a03040 	mov	r3, #64	; 0x40
     c28:	e50030cb 	str	r3, [r0, #-203]
     c2c:	e8bd8070 	ldmia	sp!, {r4, r5, r6, pc}
     c30:	0020000c 	eoreq	r0, r0, ip
     c34:	002010d0 	ldreqd	r1, [r0], -r0

00000c38 <AT91F_LowLevelInit>:
 AT91PS_PMC     pPMC = AT91C_BASE_PMC;
    //* Set Flash Waite sate
	//  Single Cycle Access at Up to 30 MHz, or 40
	//  if MCK = 47923200 I have 50 Cycle for 1 usecond ( flied MC_FMR->FMCN
	    AT91C_BASE_MC->MC_FMR = ((AT91C_MC_FMCN)&(48 <<16)) | AT91C_MC_FWS_1FWS ;
     c38:	e59f20c0 	ldr	r2, [pc, #192]	; d00 <.text+0xd00>
     c3c:	e3e03000 	mvn	r3, #0	; 0x0
     c40:	e503209f 	str	r2, [r3, #-159]

    //* Watchdog Disable
        AT91C_BASE_WDTC->WDTC_WDMR= AT91C_WDTC_WDDIS;
     c44:	e3a02902 	mov	r2, #32768	; 0x8000
     c48:	e2433c02 	sub	r3, r3, #512	; 0x200
     c4c:	e50320bb 	str	r2, [r3, #-187]

	//* Set MCK at 47 923 200
    // 1 Enabling the Main Oscillator:
        // SCK = 1/32768 = 30.51 uSecond
    	// Start up time = 8 * 6 / SCK = 56 * 30.51 = 1,46484375 ms
       pPMC->PMC_MOR = ( (AT91C_CKGR_OSCOUNT) & (0x06 <<8)) | AT91C_CKGR_MOSCEN ;
     c50:	e59f20ac 	ldr	r2, [pc, #172]	; d04 <.text+0xd04>
     c54:	e3e03c03 	mvn	r3, #768	; 0x300
     c58:	e50320df 	str	r2, [r3, #-223]
        // Wait the startup time
        while(!(pPMC->PMC_SR & AT91C_PMC_MOSCS));
     c5c:	e3e02c03 	mvn	r2, #768	; 0x300
     c60:	e5123097 	ldr	r3, [r2, #-151]
     c64:	e3130001 	tst	r3, #1	; 0x1
     c68:	0afffffb 	beq	c5c <AT91F_LowLevelInit+0x24>
	// 2 Checking the Main Oscillator Frequency (Optional)
	// 3 Setting PLL and divider:
		// - div by 5 Fin = 3,6864 =(18,432 / 5)
		// - Mul 25+1: Fout =	95,8464 =(3,6864 *26)
		// for 96 MHz the erroe is 0.16%
		// Field out NOT USED = 0
		// PLLCOUNT pll startup time estimate at : 0.844 ms
		// PLLCOUNT 28 = 0.000844 /(1/32768)
       pPMC->PMC_PLLR = ((AT91C_CKGR_DIV & 0x05) |
     c6c:	e59f3094 	ldr	r3, [pc, #148]	; d08 <.text+0xd08>
     c70:	e50230d3 	str	r3, [r2, #-211]
                         (AT91C_CKGR_PLLCOUNT & (28<<8)) |
                         (AT91C_CKGR_MUL & (25<<16)));

        // Wait the startup time
        while(!(pPMC->PMC_SR & AT91C_PMC_LOCK));
     c74:	e3e03c03 	mvn	r3, #768	; 0x300
     c78:	e5133097 	ldr	r3, [r3, #-151]
     c7c:	e3130004 	tst	r3, #4	; 0x4
     c80:	0afffffb 	beq	c74 <AT91F_LowLevelInit+0x3c>
        while(!(pPMC->PMC_SR & AT91C_PMC_MCKRDY));
     c84:	e3e02c03 	mvn	r2, #768	; 0x300
     c88:	e5123097 	ldr	r3, [r2, #-151]
     c8c:	e3130008 	tst	r3, #8	; 0x8
     c90:	0afffffb 	beq	c84 <AT91F_LowLevelInit+0x4c>
 	// 4. Selection of Master Clock and Processor Clock
 	// select the PLL clock divided by 2
 	    pPMC->PMC_MCKR =  AT91C_PMC_PRES_CLK_2 ;
     c94:	e3a03004 	mov	r3, #4	; 0x4
     c98:	e50230cf 	str	r3, [r2, #-207]
 	    while(!(pPMC->PMC_SR & AT91C_PMC_MCKRDY));
     c9c:	e3e02c03 	mvn	r2, #768	; 0x300
     ca0:	e5123097 	ldr	r3, [r2, #-151]
     ca4:	e3130008 	tst	r3, #8	; 0x8
     ca8:	0afffffb 	beq	c9c <AT91F_LowLevelInit+0x64>

 	    pPMC->PMC_MCKR |= AT91C_PMC_CSS_PLL_CLK  ;
     cac:	e51230cf 	ldr	r3, [r2, #-207]
     cb0:	e3833003 	orr	r3, r3, #3	; 0x3
     cb4:	e50230cf 	str	r3, [r2, #-207]
 	    while(!(pPMC->PMC_SR & AT91C_PMC_MCKRDY));
     cb8:	e3e03c03 	mvn	r3, #768	; 0x300
     cbc:	e5133097 	ldr	r3, [r3, #-151]
     cc0:	e3130008 	tst	r3, #8	; 0x8
     cc4:	0afffffb 	beq	cb8 <AT91F_LowLevelInit+0x80>

	// Set up the default interrupts handler vectors
	AT91C_BASE_AIC->AIC_SVR[0] = (int) AT91F_Default_FIQ_handler ;
     cc8:	e59f203c 	ldr	r2, [pc, #60]	; d0c <.text+0xd0c>
     ccc:	e3e03c0f 	mvn	r3, #3840	; 0xf00
     cd0:	e503207f 	str	r2, [r3, #-127]
     cd4:	e3a01001 	mov	r1, #1	; 0x1
	for (i=1;i < 31; i++)
	{
	    AT91C_BASE_AIC->AIC_SVR[i] = (int) AT91F_Default_IRQ_handler ;
     cd8:	e1a02101 	mov	r2, r1, lsl #2
     cdc:	e59f302c 	ldr	r3, [pc, #44]	; d10 <.text+0xd10>
     ce0:	e2811001 	add	r1, r1, #1	; 0x1
     ce4:	e351001f 	cmp	r1, #31	; 0x1f
     ce8:	e5023f80 	str	r3, [r2, #-3968]
     cec:	1afffff9 	bne	cd8 <AT91F_LowLevelInit+0xa0>
	}
	AT91C_BASE_AIC->AIC_SPU  = (int) AT91F_Spurious_handler ;
     cf0:	e59f201c 	ldr	r2, [pc, #28]	; d14 <.text+0xd14>
     cf4:	e3e03c0f 	mvn	r3, #3840	; 0xf00
     cf8:	e5832035 	str	r2, [r3, #53]

}
     cfc:	e12fff1e 	bx	lr
     d00:	00300100 	eoreqs	r0, r0, r0, lsl #2
     d04:	00000601 	andeq	r0, r0, r1, lsl #12
     d08:	00191c05 	andeqs	r1, r9, r5, lsl #24
     d0c:	0000010c 	andeq	r0, r0, ip, lsl #2
     d10:	00000110 	andeq	r0, r0, r0, lsl r1
     d14:	00000114 	andeq	r0, r0, r4, lsl r1

00000d18 <my_putc>:

#include "Board.h"

static void my_putc(char c) 
{
     d18:	e20000ff 	and	r0, r0, #255	; 0xff
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_US_TxReady (
	AT91PS_USART pUSART )     // \arg pointer to a USART controller
{
    return (pUSART->US_CSR & AT91C_US_TXRDY);
     d1c:	e3e02c0d 	mvn	r2, #3328	; 0xd00
     d20:	e51230eb 	ldr	r3, [r2, #-235]
	while (!AT91F_US_TxReady((AT91PS_USART)AT91C_BASE_DBGU));
     d24:	e3130002 	tst	r3, #2	; 0x2
     d28:	0afffffb 	beq	d1c <my_putc+0x4>
__inline void AT91F_US_PutChar (
	AT91PS_USART pUSART,
	int character )
{
    pUSART->US_THR = (character & 0x1FF);
     d2c:	e1a03b80 	mov	r3, r0, lsl #23
     d30:	e1a03ba3 	mov	r3, r3, lsr #23
     d34:	e50230e3 	str	r3, [r2, #-227]
	AT91F_US_PutChar((AT91PS_USART)AT91C_BASE_DBGU, c);
}
     d38:	e12fff1e 	bx	lr

00000d3c <_read_r>:

static int  my_kbhit( void ) 
{
	if ((AT91F_US_RxReady((AT91PS_USART)AT91C_BASE_DBGU)) == 0) return 0;
	else return 1;
}

static char my_getc( void )
{
	return AT91F_US_GetChar((AT91PS_USART)AT91C_BASE_DBGU);
}

_ssize_t _read_r(
    struct _reent *r, 
    int file, 
    void *ptr, 
    size_t len)
{
     d3c:	e52de004 	str	lr, [sp, #-4]!
     d40:	e1a00003 	mov	r0, r3
	char c;
	int  i;
	unsigned char *p;
	
	p = (unsigned char*)ptr;
     d44:	e3a01000 	mov	r1, #0	; 0x0
     d48:	ea000009 	b	d74 <_read_r+0x38>
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_US_RxReady (
	AT91PS_USART pUSART )     // \arg pointer to a USART controller
{
    return (pUSART->US_CSR & AT91C_US_RXRDY);
     d4c:	e3e0cc0d 	mvn	ip, #3328	; 0xd00
     d50:	e51c30eb 	ldr	r3, [ip, #-235]
     d54:	e3130001 	tst	r3, #1	; 0x1
     d58:	1a000009 	bne	d84 <_read_r+0x48>
     d5c:	eafffffa 	b	d4c <_read_r+0x10>
	
	for (i = 0; i < len; i++) {
		// c = uart0Getch();
		// c = uart0GetchW();
		while ( !my_kbhit() ) ;
		c = (char) my_getc();
		if (c == 0x0D) {
			*p='\0';
     d60:	e3a03000 	mov	r3, #0	; 0x0
     d64:	e5ce3000 	strb	r3, [lr]
     d68:	ea00000a 	b	d98 <_read_r+0x5c>
			break;
		}
		*p++ = c;
     d6c:	e7c13002 	strb	r3, [r1, r2]
     d70:	e2811001 	add	r1, r1, #1	; 0x1
     d74:	e1510000 	cmp	r1, r0
     d78:	e082e001 	add	lr, r2, r1
     d7c:	1afffff2 	bne	d4c <_read_r+0x10>
     d80:	ea000004 	b	d98 <_read_r+0x5c>
//*----------------------------------------------------------------------------
__inline int AT91F_US_GetChar (
	const AT91PS_USART pUSART)
{
    return((pUSART->US_RHR) & 0x1FF);
     d84:	e51c30e7 	ldr	r3, [ip, #-231]
     d88:	e20330ff 	and	r3, r3, #255	; 0xff
     d8c:	e353000d 	cmp	r3, #13	; 0xd
     d90:	1afffff5 	bne	d6c <_read_r+0x30>
     d94:	eafffff1 	b	d60 <_read_r+0x24>
		////// uart0_putc(c);
	}
	return len - i;
}
     d98:	e0610000 	rsb	r0, r1, r0
     d9c:	e49df004 	ldr	pc, [sp], #4

00000da0 <_write_r>:


_ssize_t _write_r (
    struct _reent *r, 
    int file, 
    const void *ptr, 
    size_t len)
{
     da0:	e92d4070 	stmdb	sp!, {r4, r5, r6, lr}
     da4:	e1a05002 	mov	r5, r2
     da8:	e1a06003 	mov	r6, r3
	int i;
	const unsigned char *p;
	
	p = (const unsigned char*) ptr;
     dac:	e3a04000 	mov	r4, #0	; 0x0
     db0:	ea000005 	b	dcc <_write_r+0x2c>
	
	for (i = 0; i < len; i++) {
		if (*p == '\n' ) my_putc('\r');
     db4:	e7d43005 	ldrb	r3, [r4, r5]
     db8:	e353000a 	cmp	r3, #10	; 0xa
     dbc:	0bffffd5 	bleq	d18 <my_putc>
		my_putc(*p++);
     dc0:	e7d40005 	ldrb	r0, [r4, r5]
     dc4:	e2844001 	add	r4, r4, #1	; 0x1
     dc8:	ebffffd2 	bl	d18 <my_putc>
     dcc:	e1540006 	cmp	r4, r6
     dd0:	e3a0000d 	mov	r0, #13	; 0xd
     dd4:	1afffff6 	bne	db4 <_write_r+0x14>
	}
	
	return len;
}
     dd8:	e1a00004 	mov	r0, r4
     ddc:	e8bd8070 	ldmia	sp!, {r4, r5, r6, pc}

00000de0 <_close_r>:


int _close_r(
    struct _reent *r, 
    int file)
{
	return 0;
}
     de0:	e3a00000 	mov	r0, #0	; 0x0
     de4:	e12fff1e 	bx	lr

00000de8 <_lseek_r>:


_off_t _lseek_r(
    struct _reent *r, 
    int file, 
    _off_t ptr, 
    int dir)
{
	return (_off_t)0;	/*  Always indicate we are at file beginning.  */
}
     de8:	e3a00000 	mov	r0, #0	; 0x0
     dec:	e12fff1e 	bx	lr

00000df0 <_fstat_r>:


int _fstat_r(
    struct _reent *r, 
    int file, 
    struct stat *st)
{
	/*  Always set as character device.				*/
	st->st_mode = S_IFCHR;
     df0:	e3a03a02 	mov	r3, #8192	; 0x2000
	/* assigned to strong type with implicit 	*/
	/* signed/unsigned conversion.  Required by 	*/
	/* newlib.					*/

	return 0;
}
     df4:	e3a00000 	mov	r0, #0	; 0x0
     df8:	e5823004 	str	r3, [r2, #4]
     dfc:	e12fff1e 	bx	lr

00000e00 <isatty>:


int isatty(int file); /* avoid warning */

int isatty(int file)
{
	return 1;
}
     e00:	e3a00001 	mov	r0, #1	; 0x1
     e04:	e12fff1e 	bx	lr

00000e08 <_sbrk_r>:


#if 0
static void _exit (int n) {
label:  goto label; /* endless loop */
}
#endif 


/* "malloc clue function" from newlib-lpc/Keil-Demo/"generic" */

/**** Locally used variables. ****/
// mt: "cleaner": extern char* end;
extern char end[];              /*  end is set in the linker command 	*/
				/* file and is the end of statically 	*/
				/* allocated data (thus start of heap).	*/

static char *heap_ptr;		/* Points to current end of the heap.	*/

/************************** _sbrk_r *************************************
 * Support function. Adjusts end of heap to provide more memory to
 * memory allocator. Simple and dumb with no sanity checks.

 *  struct _reent *r -- re-entrancy structure, used by newlib to
 *                      support multiple threads of operation.
 *  ptrdiff_t nbytes -- number of bytes to add.
 *                      Returns pointer to start of new heap area.
 *
 *  Note:  This implementation is not thread safe (despite taking a
 *         _reent structure as a parameter).
 *         Since _s_r is not used in the current implementation, 
 *         the following messages must be suppressed.
 */
void * _sbrk_r(
    struct _reent *_s_r, 
    ptrdiff_t nbytes)
{
	char  *base;		/*  errno should be set to  ENOMEM on error  */

	if (!heap_ptr) {	/*  Initialize if first time through.  */
     e08:	e59f201c 	ldr	r2, [pc, #28]	; e2c <.text+0xe2c>
     e0c:	e5923000 	ldr	r3, [r2]
     e10:	e3530000 	cmp	r3, #0	; 0x0
		heap_ptr = end;
     e14:	059f3014 	ldreq	r3, [pc, #20]	; e30 <.text+0xe30>
     e18:	05823000 	streq	r3, [r2]
	}
	base = heap_ptr;	/*  Point to end of heap.  */
     e1c:	e5920000 	ldr	r0, [r2]
	heap_ptr += nbytes;	/*  Increase heap.  */
     e20:	e0803001 	add	r3, r0, r1
     e24:	e5823000 	str	r3, [r2]
	
	return base;		/*  Return pointer to start of new heap area.  */
}
     e28:	e12fff1e 	bx	lr
     e2c:	00200954 	eoreq	r0, r0, r4, asr r9
     e30:	00202040 	eoreq	r2, r0, r0, asr #32

00000e34 <AT91F_CDC_Open>:
	pCdc->currentConnection    = 0;
	pCdc->currentRcvBank       = AT91C_UDP_RX_DATA_BK0;
	pCdc->IsConfigured = AT91F_UDP_IsConfigured;
	pCdc->Write        = AT91F_UDP_Write;
	pCdc->Read         = AT91F_UDP_Read;
     e34:	e59f202c 	ldr	r2, [pc, #44]	; e68 <.text+0xe68>
     e38:	e5802014 	str	r2, [r0, #20]
     e3c:	e3a02002 	mov	r2, #2	; 0x2
     e40:	e5802008 	str	r2, [r0, #8]
     e44:	e59f2020 	ldr	r2, [pc, #32]	; e6c <.text+0xe6c>
     e48:	e580200c 	str	r2, [r0, #12]
     e4c:	e59f201c 	ldr	r2, [pc, #28]	; e70 <.text+0xe70>
     e50:	e3a0c000 	mov	ip, #0	; 0x0
     e54:	e5801000 	str	r1, [r0]
     e58:	e5c0c005 	strb	ip, [r0, #5]
     e5c:	e5802010 	str	r2, [r0, #16]
     e60:	e5c0c004 	strb	ip, [r0, #4]
	return pCdc;
}
     e64:	e12fff1e 	bx	lr
     e68:	0000149c 	muleq	r0, ip, r4
     e6c:	00000f98 	muleq	r0, r8, pc
     e70:	000013ac 	andeq	r1, r0, ip, lsr #7

00000e74 <AT91F_USB_SendData>:

//*----------------------------------------------------------------------------
//* \fn    AT91F_UDP_IsConfigured
//* \brief Test if the device is configured and handle enumeration
//*----------------------------------------------------------------------------
static uchar AT91F_UDP_IsConfigured(AT91PS_CDC pCdc)
{
	AT91PS_UDP pUDP = pCdc->pUdp;
	AT91_REG isr = pUDP->UDP_ISR;

	if (isr & AT91C_UDP_ENDBUSRES) {
		pUDP->UDP_ICR = AT91C_UDP_ENDBUSRES;
		// reset all endpoints
		pUDP->UDP_RSTEP  = (unsigned int)-1;
		pUDP->UDP_RSTEP  = 0;
		// Enable the function
		pUDP->UDP_FADDR = AT91C_UDP_FEN;
		// Configure endpoint 0
		pUDP->UDP_CSR[0] = (AT91C_UDP_EPEDS | AT91C_UDP_EPTYPE_CTRL);
	}
	else if (isr & AT91C_UDP_EPINT0) {
		pUDP->UDP_ICR = AT91C_UDP_EPINT0;
		AT91F_CDC_Enumerate(pCdc);
	}
	return pCdc->currentConfiguration;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_UDP_Read
//* \brief Read available data from Endpoint OUT
//*----------------------------------------------------------------------------
static uint AT91F_UDP_Read(AT91PS_CDC pCdc, char *pData, uint length)
{
	AT91PS_UDP pUdp = pCdc->pUdp;
	uint packetSize, nbBytesRcv = 0, currentReceiveBank = pCdc->currentRcvBank;

	while (length) {
		if ( !AT91F_UDP_IsConfigured(pCdc) )
			break;
		if ( pUdp->UDP_CSR[AT91C_EP_OUT] & currentReceiveBank ) {
			packetSize = MIN(pUdp->UDP_CSR[AT91C_EP_OUT] >> 16, length);
			length -= packetSize;
			if (packetSize < AT91C_EP_OUT_SIZE)
				length = 0;
			while(packetSize--)
				pData[nbBytesRcv++] = pUdp->UDP_FDR[AT91C_EP_OUT];
			pUdp->UDP_CSR[AT91C_EP_OUT] &= ~(currentReceiveBank);
			if (currentReceiveBank == AT91C_UDP_RX_DATA_BK0)
				currentReceiveBank = AT91C_UDP_RX_DATA_BK1;
			else
				currentReceiveBank = AT91C_UDP_RX_DATA_BK0;

		}
		else
		{
		    break;
		}
	}
	pCdc->currentRcvBank = currentReceiveBank;
	return nbBytesRcv;

}

//*----------------------------------------------------------------------------
//* \fn    AT91F_CDC_Write
//* \brief Send through endpoint 2
//*----------------------------------------------------------------------------
static uint AT91F_UDP_Write(AT91PS_CDC pCdc, const char *pData, uint length)
{
	AT91PS_UDP pUdp = pCdc->pUdp;
	uint cpt = 0;

	// Send the first packet
	cpt = MIN(length, AT91C_EP_IN_SIZE);
	length -= cpt;
	while (cpt--) pUdp->UDP_FDR[AT91C_EP_IN] = *pData++;
	pUdp->UDP_CSR[AT91C_EP_IN] |= AT91C_UDP_TXPKTRDY;

	while (length) {
		// Fill the second bank
		cpt = MIN(length, AT91C_EP_IN_SIZE);
		length -= cpt;
		while (cpt--) pUdp->UDP_FDR[AT91C_EP_IN] = *pData++;
		// Wait for the the first bank to be sent
		while ( !(pUdp->UDP_CSR[AT91C_EP_IN] & AT91C_UDP_TXCOMP) )
			if ( !AT91F_UDP_IsConfigured(pCdc) ) return length;
		pUdp->UDP_CSR[AT91C_EP_IN] &= ~(AT91C_UDP_TXCOMP);
		while (pUdp->UDP_CSR[AT91C_EP_IN] & AT91C_UDP_TXCOMP);
		pUdp->UDP_CSR[AT91C_EP_IN] |= AT91C_UDP_TXPKTRDY;
	}
	// Wait for the end of transfer
	while ( !(pUdp->UDP_CSR[AT91C_EP_IN] & AT91C_UDP_TXCOMP) )
		if ( !AT91F_UDP_IsConfigured(pCdc) ) return length;
	pUdp->UDP_CSR[AT91C_EP_IN] &= ~(AT91C_UDP_TXCOMP);
	while (pUdp->UDP_CSR[AT91C_EP_IN] & AT91C_UDP_TXCOMP);

	return length;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_USB_SendData
//* \brief Send Data through the control endpoint
//*----------------------------------------------------------------------------
unsigned int csrTab[100];
unsigned char csrIdx = 0;

static void AT91F_USB_SendData(AT91PS_UDP pUdp, const char *pData, uint length)
{
     e74:	e52de004 	str	lr, [sp, #-4]!
     e78:	e24dd004 	sub	sp, sp, #4	; 0x4
	uint cpt = 0;
	AT91_REG csr;

	do {
		cpt = MIN(length, 8);
     e7c:	e3520008 	cmp	r2, #8	; 0x8
     e80:	31a0e002 	movcc	lr, r2
     e84:	23a0e008 	movcs	lr, #8	; 0x8
     e88:	e1a0c00e 	mov	ip, lr
     e8c:	ea000001 	b	e98 <AT91F_USB_SendData+0x24>
		length -= cpt;

		while (cpt--)
			pUdp->UDP_FDR[0] = *pData++;
     e90:	e4d13001 	ldrb	r3, [r1], #1
     e94:	e5803050 	str	r3, [r0, #80]
     e98:	e25cc001 	subs	ip, ip, #1	; 0x1
     e9c:	2afffffb 	bcs	e90 <AT91F_USB_SendData+0x1c>

		if (pUdp->UDP_CSR[0] & AT91C_UDP_TXCOMP) {
     ea0:	e5903030 	ldr	r3, [r0, #48]
     ea4:	e3130001 	tst	r3, #1	; 0x1
     ea8:	0a000005 	beq	ec4 <AT91F_USB_SendData+0x50>
			pUdp->UDP_CSR[0] &= ~(AT91C_UDP_TXCOMP);
     eac:	e5903030 	ldr	r3, [r0, #48]
     eb0:	e3c33001 	bic	r3, r3, #1	; 0x1
     eb4:	e5803030 	str	r3, [r0, #48]
			while (pUdp->UDP_CSR[0] & AT91C_UDP_TXCOMP);
     eb8:	e5903030 	ldr	r3, [r0, #48]
     ebc:	e3130001 	tst	r3, #1	; 0x1
     ec0:	1afffffc 	bne	eb8 <AT91F_USB_SendData+0x44>
		}

		pUdp->UDP_CSR[0] |= AT91C_UDP_TXPKTRDY;
     ec4:	e5903030 	ldr	r3, [r0, #48]
     ec8:	e3833010 	orr	r3, r3, #16	; 0x10
     ecc:	e5803030 	str	r3, [r0, #48]
		do {
			csr = pUdp->UDP_CSR[0];
     ed0:	e5903030 	ldr	r3, [r0, #48]
     ed4:	e58d3000 	str	r3, [sp]

			// Data IN stage has been stopped by a status OUT
			if (csr & AT91C_UDP_RX_DATA_BK0) {
     ed8:	e59d3000 	ldr	r3, [sp]
     edc:	e3130002 	tst	r3, #2	; 0x2
				pUdp->UDP_CSR[0] &= ~(AT91C_UDP_RX_DATA_BK0);
     ee0:	15903030 	ldrne	r3, [r0, #48]
     ee4:	13c33002 	bicne	r3, r3, #2	; 0x2
     ee8:	15803030 	strne	r3, [r0, #48]
     eec:	1a00000d 	bne	f28 <AT91F_USB_SendData+0xb4>
				return;
			}
		} while ( !(csr & AT91C_UDP_TXCOMP) );
     ef0:	e59d3000 	ldr	r3, [sp]
     ef4:	e3130001 	tst	r3, #1	; 0x1
     ef8:	0afffff4 	beq	ed0 <AT91F_USB_SendData+0x5c>

	} while (length);
     efc:	e052200e 	subs	r2, r2, lr
     f00:	1affffdd 	bne	e7c <AT91F_USB_SendData+0x8>

	if (pUdp->UDP_CSR[0] & AT91C_UDP_TXCOMP) {
     f04:	e5903030 	ldr	r3, [r0, #48]
     f08:	e3130001 	tst	r3, #1	; 0x1
     f0c:	0a000005 	beq	f28 <AT91F_USB_SendData+0xb4>
		pUdp->UDP_CSR[0] &= ~(AT91C_UDP_TXCOMP);
     f10:	e5903030 	ldr	r3, [r0, #48]
     f14:	e3c33001 	bic	r3, r3, #1	; 0x1
     f18:	e5803030 	str	r3, [r0, #48]
		while (pUdp->UDP_CSR[0] & AT91C_UDP_TXCOMP);
     f1c:	e5903030 	ldr	r3, [r0, #48]
     f20:	e3130001 	tst	r3, #1	; 0x1
     f24:	1afffffc 	bne	f1c <AT91F_USB_SendData+0xa8>
	}
}
     f28:	e28dd004 	add	sp, sp, #4	; 0x4
     f2c:	e8bd8000 	ldmia	sp!, {pc}

00000f30 <AT91F_USB_SendZlp>:

//*----------------------------------------------------------------------------
//* \fn    AT91F_USB_SendZlp
//* \brief Send zero length packet through the control endpoint
//*----------------------------------------------------------------------------
void AT91F_USB_SendZlp(AT91PS_UDP pUdp)
{
	pUdp->UDP_CSR[0] |= AT91C_UDP_TXPKTRDY;
     f30:	e5903030 	ldr	r3, [r0, #48]
     f34:	e3833010 	orr	r3, r3, #16	; 0x10
     f38:	e5803030 	str	r3, [r0, #48]
	while ( !(pUdp->UDP_CSR[0] & AT91C_UDP_TXCOMP) );
     f3c:	e5903030 	ldr	r3, [r0, #48]
     f40:	e3130001 	tst	r3, #1	; 0x1
     f44:	0afffffc 	beq	f3c <AT91F_USB_SendZlp+0xc>
	pUdp->UDP_CSR[0] &= ~(AT91C_UDP_TXCOMP);
     f48:	e5903030 	ldr	r3, [r0, #48]
     f4c:	e3c33001 	bic	r3, r3, #1	; 0x1
     f50:	e5803030 	str	r3, [r0, #48]
	while (pUdp->UDP_CSR[0] & AT91C_UDP_TXCOMP);
     f54:	e5903030 	ldr	r3, [r0, #48]
     f58:	e3130001 	tst	r3, #1	; 0x1
     f5c:	1afffffc 	bne	f54 <AT91F_USB_SendZlp+0x24>
}
     f60:	e12fff1e 	bx	lr

00000f64 <AT91F_USB_SendStall>:

//*----------------------------------------------------------------------------
//* \fn    AT91F_USB_SendStall
//* \brief Stall the control endpoint
//*----------------------------------------------------------------------------
void AT91F_USB_SendStall(AT91PS_UDP pUdp)
{
	pUdp->UDP_CSR[0] |= AT91C_UDP_FORCESTALL;
     f64:	e5903030 	ldr	r3, [r0, #48]
     f68:	e3833020 	orr	r3, r3, #32	; 0x20
     f6c:	e5803030 	str	r3, [r0, #48]
	while ( !(pUdp->UDP_CSR[0] & AT91C_UDP_ISOERROR) );
     f70:	e5903030 	ldr	r3, [r0, #48]
     f74:	e3130008 	tst	r3, #8	; 0x8
     f78:	0afffffc 	beq	f70 <AT91F_USB_SendStall+0xc>
	pUdp->UDP_CSR[0] &= ~(AT91C_UDP_FORCESTALL | AT91C_UDP_ISOERROR);
     f7c:	e5903030 	ldr	r3, [r0, #48]
     f80:	e3c33028 	bic	r3, r3, #40	; 0x28
     f84:	e5803030 	str	r3, [r0, #48]
	while (pUdp->UDP_CSR[0] & (AT91C_UDP_FORCESTALL | AT91C_UDP_ISOERROR));
     f88:	e5903030 	ldr	r3, [r0, #48]
     f8c:	e3130028 	tst	r3, #40	; 0x28
     f90:	1afffffc 	bne	f88 <AT91F_USB_SendStall+0x24>
}
     f94:	e12fff1e 	bx	lr

00000f98 <AT91F_UDP_IsConfigured>:
     f98:	e92d41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
     f9c:	e5905000 	ldr	r5, [r0]
     fa0:	e595301c 	ldr	r3, [r5, #28]
     fa4:	e24dd008 	sub	sp, sp, #8	; 0x8
     fa8:	e58d3000 	str	r3, [sp]
     fac:	e59d3000 	ldr	r3, [sp]
     fb0:	e3130a01 	tst	r3, #4096	; 0x1000
     fb4:	e1a08000 	mov	r8, r0
     fb8:	0a00000a 	beq	fe8 <AT91F_UDP_IsConfigured+0x50>
     fbc:	e3a03a01 	mov	r3, #4096	; 0x1000
     fc0:	e5853020 	str	r3, [r5, #32]
     fc4:	e3e03000 	mvn	r3, #0	; 0x0
     fc8:	e5853028 	str	r3, [r5, #40]
     fcc:	e2833001 	add	r3, r3, #1	; 0x1
     fd0:	e5853028 	str	r3, [r5, #40]
     fd4:	e2833c01 	add	r3, r3, #256	; 0x100
     fd8:	e5853008 	str	r3, [r5, #8]
     fdc:	e2833c7f 	add	r3, r3, #32512	; 0x7f00
     fe0:	e5853030 	str	r3, [r5, #48]
     fe4:	ea0000e5 	b	1380 <AT91F_UDP_IsConfigured+0x3e8>
     fe8:	e59d3000 	ldr	r3, [sp]
     fec:	e3130001 	tst	r3, #1	; 0x1
     ff0:	0a0000e2 	beq	1380 <AT91F_UDP_IsConfigured+0x3e8>
     ff4:	e3a03001 	mov	r3, #1	; 0x1
     ff8:	e5853020 	str	r3, [r5, #32]

//*----------------------------------------------------------------------------
//* \fn    AT91F_CDC_Enumerate
//* \brief This function is a callback invoked when a SETUP packet is received
//*----------------------------------------------------------------------------
static void AT91F_CDC_Enumerate(AT91PS_CDC pCdc)
{
	AT91PS_UDP pUDP = pCdc->pUdp;
	uchar bmRequestType, bRequest;
	ushort wValue, wIndex, wLength, wStatus;


	if ( !(pUDP->UDP_CSR[0] & AT91C_UDP_RXSETUP) )
     ffc:	e5953030 	ldr	r3, [r5, #48]
    1000:	e3130004 	tst	r3, #4	; 0x4
    1004:	0a0000dd 	beq	1380 <AT91F_UDP_IsConfigured+0x3e8>
		return;

	bmRequestType = pUDP->UDP_FDR[0];
    1008:	e5954050 	ldr	r4, [r5, #80]
	bRequest      = pUDP->UDP_FDR[0];
    100c:	e5957050 	ldr	r7, [r5, #80]
	wValue        = (pUDP->UDP_FDR[0] & 0xFF);
    1010:	e5951050 	ldr	r1, [r5, #80]
	wValue       |= (pUDP->UDP_FDR[0] << 8);
    1014:	e595e050 	ldr	lr, [r5, #80]
	wIndex        = (pUDP->UDP_FDR[0] & 0xFF);
    1018:	e5952050 	ldr	r2, [r5, #80]
	wIndex       |= (pUDP->UDP_FDR[0] << 8);
    101c:	e595c050 	ldr	ip, [r5, #80]
	wLength       = (pUDP->UDP_FDR[0] & 0xFF);
    1020:	e5953050 	ldr	r3, [r5, #80]
	wLength      |= (pUDP->UDP_FDR[0] << 8);
    1024:	e5950050 	ldr	r0, [r5, #80]
    1028:	e20110ff 	and	r1, r1, #255	; 0xff
    102c:	e20220ff 	and	r2, r2, #255	; 0xff
    1030:	e20330ff 	and	r3, r3, #255	; 0xff
    1034:	e181140e 	orr	r1, r1, lr, lsl #8
    1038:	e182240c 	orr	r2, r2, ip, lsl #8
    103c:	e1833400 	orr	r3, r3, r0, lsl #8
    1040:	e20440ff 	and	r4, r4, #255	; 0xff
    1044:	e1a01801 	mov	r1, r1, lsl #16
    1048:	e1a02802 	mov	r2, r2, lsl #16
    104c:	e1a03803 	mov	r3, r3, lsl #16

	if (bmRequestType & 0x80) {
    1050:	e3140080 	tst	r4, #128	; 0x80
    1054:	e1a06821 	mov	r6, r1, lsr #16
    1058:	e1a02822 	mov	r2, r2, lsr #16
    105c:	e1a01823 	mov	r1, r3, lsr #16
    1060:	0a000005 	beq	107c <AT91F_UDP_IsConfigured+0xe4>
		pUDP->UDP_CSR[0] |= AT91C_UDP_DIR;
    1064:	e5953030 	ldr	r3, [r5, #48]
    1068:	e3833080 	orr	r3, r3, #128	; 0x80
    106c:	e5853030 	str	r3, [r5, #48]
		while ( !(pUDP->UDP_CSR[0] & AT91C_UDP_DIR) );
    1070:	e5953030 	ldr	r3, [r5, #48]
    1074:	e3130080 	tst	r3, #128	; 0x80
    1078:	0afffffc 	beq	1070 <AT91F_UDP_IsConfigured+0xd8>
	}
	pUDP->UDP_CSR[0] &= ~AT91C_UDP_RXSETUP;
    107c:	e5953030 	ldr	r3, [r5, #48]
    1080:	e3c33004 	bic	r3, r3, #4	; 0x4
    1084:	e5853030 	str	r3, [r5, #48]
	while ( (pUDP->UDP_CSR[0]  & AT91C_UDP_RXSETUP)  );
    1088:	e5953030 	ldr	r3, [r5, #48]
    108c:	e2130004 	ands	r0, r3, #4	; 0x4
    1090:	1afffffc 	bne	1088 <AT91F_UDP_IsConfigured+0xf0>

	// Handle supported standard device request Cf Table 9-3 in USB specification Rev 1.1
	switch ((bRequest << 8) | bmRequestType) {
    1094:	e20730ff 	and	r3, r7, #255	; 0xff
    1098:	e1844403 	orr	r4, r4, r3, lsl #8
    109c:	e59f32e8 	ldr	r3, [pc, #744]	; 138c <.text+0x138c>
    10a0:	e1540003 	cmp	r4, r3
    10a4:	0a0000a9 	beq	1350 <AT91F_UDP_IsConfigured+0x3b8>
    10a8:	ca00000e 	bgt	10e8 <AT91F_UDP_IsConfigured+0x150>
    10ac:	e3540c01 	cmp	r4, #256	; 0x100
    10b0:	0a0000a9 	beq	135c <AT91F_UDP_IsConfigured+0x3c4>
    10b4:	ca000006 	bgt	10d4 <AT91F_UDP_IsConfigured+0x13c>
    10b8:	e3540081 	cmp	r4, #129	; 0x81
    10bc:	0a000050 	beq	1204 <AT91F_UDP_IsConfigured+0x26c>
    10c0:	e3540082 	cmp	r4, #130	; 0x82
    10c4:	0a000051 	beq	1210 <AT91F_UDP_IsConfigured+0x278>
    10c8:	e3540080 	cmp	r4, #128	; 0x80
    10cc:	1a0000a2 	bne	135c <AT91F_UDP_IsConfigured+0x3c4>
    10d0:	ea000048 	b	11f8 <AT91F_UDP_IsConfigured+0x260>
    10d4:	e59f32b4 	ldr	r3, [pc, #692]	; 1390 <.text+0x1390>
    10d8:	e1540003 	cmp	r4, r3
    10dc:	0a000077 	beq	12c0 <AT91F_UDP_IsConfigured+0x328>
    10e0:	ba00009a 	blt	1350 <AT91F_UDP_IsConfigured+0x3b8>
    10e4:	ea00009c 	b	135c <AT91F_UDP_IsConfigured+0x3c4>
    10e8:	e3540d22 	cmp	r4, #2176	; 0x880
    10ec:	0a00003d 	beq	11e8 <AT91F_UDP_IsConfigured+0x250>
    10f0:	ca000007 	bgt	1114 <AT91F_UDP_IsConfigured+0x17c>
    10f4:	e3540c05 	cmp	r4, #1280	; 0x500
    10f8:	0a000024 	beq	1190 <AT91F_UDP_IsConfigured+0x1f8>
    10fc:	e3540d1a 	cmp	r4, #1664	; 0x680
    1100:	0a000011 	beq	114c <AT91F_UDP_IsConfigured+0x1b4>
    1104:	e59f3288 	ldr	r3, [pc, #648]	; 1394 <.text+0x1394>
    1108:	e1540003 	cmp	r4, r3
    110c:	1a000092 	bne	135c <AT91F_UDP_IsConfigured+0x3c4>
    1110:	ea00005d 	b	128c <AT91F_UDP_IsConfigured+0x2f4>
    1114:	e59f327c 	ldr	r3, [pc, #636]	; 1398 <.text+0x1398>
    1118:	e1540003 	cmp	r4, r3
    111c:	0a00007d 	beq	1318 <AT91F_UDP_IsConfigured+0x380>
    1120:	ca000002 	bgt	1130 <AT91F_UDP_IsConfigured+0x198>
    1124:	e3540c09 	cmp	r4, #2304	; 0x900
    1128:	1a00008b 	bne	135c <AT91F_UDP_IsConfigured+0x3c4>
    112c:	ea00001f 	b	11b0 <AT91F_UDP_IsConfigured+0x218>
    1130:	e59f3264 	ldr	r3, [pc, #612]	; 139c <.text+0x139c>
    1134:	e1540003 	cmp	r4, r3
    1138:	0a00007d 	beq	1334 <AT91F_UDP_IsConfigured+0x39c>
    113c:	e2833080 	add	r3, r3, #128	; 0x80
    1140:	e1540003 	cmp	r4, r3
    1144:	1a000084 	bne	135c <AT91F_UDP_IsConfigured+0x3c4>
    1148:	ea00007f 	b	134c <AT91F_UDP_IsConfigured+0x3b4>
	case STD_GET_DESCRIPTOR:
		if (wValue == 0x100)       // Return Device Descriptor
    114c:	e3560c01 	cmp	r6, #256	; 0x100
    1150:	1a000005 	bne	116c <AT91F_UDP_IsConfigured+0x1d4>
			AT91F_USB_SendData(pUDP, devDescriptor, MIN(sizeof(devDescriptor), wLength));
    1154:	e3510012 	cmp	r1, #18	; 0x12
    1158:	31a02001 	movcc	r2, r1
    115c:	23a02012 	movcs	r2, #18	; 0x12
    1160:	e59f1238 	ldr	r1, [pc, #568]	; 13a0 <.text+0x13a0>
    1164:	e1a00005 	mov	r0, r5
    1168:	ea000006 	b	1188 <AT91F_UDP_IsConfigured+0x1f0>
		else if (wValue == 0x200)  // Return Configuration Descriptor
    116c:	e3560c02 	cmp	r6, #512	; 0x200
    1170:	1a000079 	bne	135c <AT91F_UDP_IsConfigured+0x3c4>
			AT91F_USB_SendData(pUDP, cfgDescriptor, MIN(sizeof(cfgDescriptor), wLength));
    1174:	e3510043 	cmp	r1, #67	; 0x43
    1178:	31a02001 	movcc	r2, r1
    117c:	23a02043 	movcs	r2, #67	; 0x43
    1180:	e59f121c 	ldr	r1, [pc, #540]	; 13a4 <.text+0x13a4>
    1184:	e1a00005 	mov	r0, r5
    1188:	ebffff39 	bl	e74 <AT91F_USB_SendData>
    118c:	ea00007b 	b	1380 <AT91F_UDP_IsConfigured+0x3e8>
		else
			AT91F_USB_SendStall(pUDP);
		break;
	case STD_SET_ADDRESS:
		AT91F_USB_SendZlp(pUDP);
    1190:	e1a00005 	mov	r0, r5
    1194:	ebffff65 	bl	f30 <AT91F_USB_SendZlp>
		pUDP->UDP_FADDR = (AT91C_UDP_FEN | wValue);
    1198:	e2562000 	subs	r2, r6, #0	; 0x0
    119c:	13a02001 	movne	r2, #1	; 0x1
    11a0:	e3863c01 	orr	r3, r6, #256	; 0x100
    11a4:	e5853008 	str	r3, [r5, #8]
		pUDP->UDP_GLBSTATE  = (wValue) ? AT91C_UDP_FADDEN : 0;
    11a8:	e5852004 	str	r2, [r5, #4]
    11ac:	ea000073 	b	1380 <AT91F_UDP_IsConfigured+0x3e8>
		break;
	case STD_SET_CONFIGURATION:
		pCdc->currentConfiguration = wValue;
    11b0:	e5c86004 	strb	r6, [r8, #4]
		AT91F_USB_SendZlp(pUDP);
    11b4:	e1a00005 	mov	r0, r5
    11b8:	ebffff5c 	bl	f30 <AT91F_USB_SendZlp>
		pUDP->UDP_GLBSTATE  = (wValue) ? AT91C_UDP_CONFG : AT91C_UDP_FADDEN;
    11bc:	e3560000 	cmp	r6, #0	; 0x0
    11c0:	0a000068 	beq	1368 <AT91F_UDP_IsConfigured+0x3d0>
    11c4:	e3a03002 	mov	r3, #2	; 0x2
    11c8:	e5853004 	str	r3, [r5, #4]
		pUDP->UDP_CSR[1] = (wValue) ? (AT91C_UDP_EPEDS | AT91C_UDP_EPTYPE_BULK_OUT) : 0;
    11cc:	e3a03c82 	mov	r3, #33280	; 0x8200
    11d0:	e5853034 	str	r3, [r5, #52]
		pUDP->UDP_CSR[2] = (wValue) ? (AT91C_UDP_EPEDS | AT91C_UDP_EPTYPE_BULK_IN)  : 0;
    11d4:	e2833b01 	add	r3, r3, #1024	; 0x400
    11d8:	e5853038 	str	r3, [r5, #56]
    11dc:	e3a02c87 	mov	r2, #34560	; 0x8700
		pUDP->UDP_CSR[3] = (wValue) ? (AT91C_UDP_EPEDS | AT91C_UDP_EPTYPE_INT_IN)   : 0;
    11e0:	e585203c 	str	r2, [r5, #60]
    11e4:	ea000065 	b	1380 <AT91F_UDP_IsConfigured+0x3e8>
		break;
	case STD_GET_CONFIGURATION:
		AT91F_USB_SendData(pUDP, (char *) &(pCdc->currentConfiguration), sizeof(pCdc->currentConfiguration));
    11e8:	e1a00005 	mov	r0, r5
    11ec:	e2881004 	add	r1, r8, #4	; 0x4
    11f0:	e3a02001 	mov	r2, #1	; 0x1
    11f4:	eaffffe3 	b	1188 <AT91F_UDP_IsConfigured+0x1f0>
		break;
	case STD_GET_STATUS_ZERO:
		wStatus = 0;
    11f8:	e28d1008 	add	r1, sp, #8	; 0x8
    11fc:	e3a03000 	mov	r3, #0	; 0x0
    1200:	ea00000f 	b	1244 <AT91F_UDP_IsConfigured+0x2ac>
		AT91F_USB_SendData(pUDP, (char *) &wStatus, sizeof(wStatus));
		break;
	case STD_GET_STATUS_INTERFACE:
		wStatus = 0;
    1204:	e28d1008 	add	r1, sp, #8	; 0x8
    1208:	e16100b2 	strh	r0, [r1, #-2]!
    120c:	ea00000d 	b	1248 <AT91F_UDP_IsConfigured+0x2b0>
		AT91F_USB_SendData(pUDP, (char *) &wStatus, sizeof(wStatus));
		break;
	case STD_GET_STATUS_ENDPOINT:
		wStatus = 0;
		wIndex &= 0x0F;
		if ((pUDP->UDP_GLBSTATE & AT91C_UDP_CONFG) && (wIndex <= 3)) {
    1210:	e5953004 	ldr	r3, [r5, #4]
    1214:	e3130002 	tst	r3, #2	; 0x2
    1218:	e1cd00b6 	strh	r0, [sp, #6]
    121c:	e202200f 	and	r2, r2, #15	; 0xf
    1220:	0a00000b 	beq	1254 <AT91F_UDP_IsConfigured+0x2bc>
    1224:	e3520003 	cmp	r2, #3	; 0x3
    1228:	8a000009 	bhi	1254 <AT91F_UDP_IsConfigured+0x2bc>
			wStatus = (pUDP->UDP_CSR[wIndex] & AT91C_UDP_EPEDS) ? 0 : 1;
    122c:	e0853102 	add	r3, r5, r2, lsl #2
    1230:	e5933030 	ldr	r3, [r3, #48]
    1234:	e1a037a3 	mov	r3, r3, lsr #15
    1238:	e2233001 	eor	r3, r3, #1	; 0x1
    123c:	e2033001 	and	r3, r3, #1	; 0x1
    1240:	e28d1008 	add	r1, sp, #8	; 0x8
    1244:	e16130b2 	strh	r3, [r1, #-2]!
			AT91F_USB_SendData(pUDP, (char *) &wStatus, sizeof(wStatus));
    1248:	e1a00005 	mov	r0, r5
    124c:	e3a02002 	mov	r2, #2	; 0x2
    1250:	eaffffcc 	b	1188 <AT91F_UDP_IsConfigured+0x1f0>
		}
		else if ((pUDP->UDP_GLBSTATE & AT91C_UDP_FADDEN) && (wIndex == 0)) {
    1254:	e5953004 	ldr	r3, [r5, #4]
    1258:	e3130001 	tst	r3, #1	; 0x1
    125c:	0a00003e 	beq	135c <AT91F_UDP_IsConfigured+0x3c4>
    1260:	e3520000 	cmp	r2, #0	; 0x0
    1264:	1a00003c 	bne	135c <AT91F_UDP_IsConfigured+0x3c4>
			wStatus = (pUDP->UDP_CSR[wIndex] & AT91C_UDP_EPEDS) ? 0 : 1;
    1268:	e5953030 	ldr	r3, [r5, #48]
    126c:	e1a037a3 	mov	r3, r3, lsr #15
    1270:	e2233001 	eor	r3, r3, #1	; 0x1
    1274:	e2033001 	and	r3, r3, #1	; 0x1
    1278:	e28d1008 	add	r1, sp, #8	; 0x8
    127c:	e16130b2 	strh	r3, [r1, #-2]!
			AT91F_USB_SendData(pUDP, (char *) &wStatus, sizeof(wStatus));
    1280:	e1a00005 	mov	r0, r5
    1284:	e2822002 	add	r2, r2, #2	; 0x2
    1288:	eaffffbe 	b	1188 <AT91F_UDP_IsConfigured+0x1f0>
		}
		else
			AT91F_USB_SendStall(pUDP);
		break;
	case STD_SET_FEATURE_ZERO:
		AT91F_USB_SendStall(pUDP);
	    break;
	case STD_SET_FEATURE_INTERFACE:
		AT91F_USB_SendZlp(pUDP);
		break;
	case STD_SET_FEATURE_ENDPOINT:
		wIndex &= 0x0F;
		if ((wValue == 0) && wIndex && (wIndex <= 3)) {
    128c:	e212300f 	ands	r3, r2, #15	; 0xf
    1290:	13a03001 	movne	r3, #1	; 0x1
    1294:	e3560000 	cmp	r6, #0	; 0x0
    1298:	13a03000 	movne	r3, #0	; 0x0
    129c:	02033001 	andeq	r3, r3, #1	; 0x1
    12a0:	e3530000 	cmp	r3, #0	; 0x0
    12a4:	e202200f 	and	r2, r2, #15	; 0xf
    12a8:	0a00002b 	beq	135c <AT91F_UDP_IsConfigured+0x3c4>
    12ac:	e3520003 	cmp	r2, #3	; 0x3
			pUDP->UDP_CSR[wIndex] = 0;
    12b0:	90853102 	addls	r3, r5, r2, lsl #2
    12b4:	95830030 	strls	r0, [r3, #48]
    12b8:	9a000024 	bls	1350 <AT91F_UDP_IsConfigured+0x3b8>
    12bc:	ea000026 	b	135c <AT91F_UDP_IsConfigured+0x3c4>
			AT91F_USB_SendZlp(pUDP);
		}
		else
			AT91F_USB_SendStall(pUDP);
		break;
	case STD_CLEAR_FEATURE_ZERO:
		AT91F_USB_SendStall(pUDP);
	    break;
	case STD_CLEAR_FEATURE_INTERFACE:
		AT91F_USB_SendZlp(pUDP);
		break;
	case STD_CLEAR_FEATURE_ENDPOINT:
		wIndex &= 0x0F;
		if ((wValue == 0) && wIndex && (wIndex <= 3)) {
    12c0:	e212300f 	ands	r3, r2, #15	; 0xf
    12c4:	13a03001 	movne	r3, #1	; 0x1
    12c8:	e3560000 	cmp	r6, #0	; 0x0
    12cc:	13a03000 	movne	r3, #0	; 0x0
    12d0:	02033001 	andeq	r3, r3, #1	; 0x1
    12d4:	e3530000 	cmp	r3, #0	; 0x0
    12d8:	e202200f 	and	r2, r2, #15	; 0xf
    12dc:	0a00001e 	beq	135c <AT91F_UDP_IsConfigured+0x3c4>
    12e0:	e3520003 	cmp	r2, #3	; 0x3
    12e4:	8a00001c 	bhi	135c <AT91F_UDP_IsConfigured+0x3c4>
			if (wIndex == 1)
    12e8:	e3520001 	cmp	r2, #1	; 0x1
				pUDP->UDP_CSR[1] = (AT91C_UDP_EPEDS | AT91C_UDP_EPTYPE_BULK_OUT);
    12ec:	03a03c82 	moveq	r3, #33280	; 0x8200
    12f0:	05853034 	streq	r3, [r5, #52]
    12f4:	0a000015 	beq	1350 <AT91F_UDP_IsConfigured+0x3b8>
			else if (wIndex == 2)
    12f8:	e3520002 	cmp	r2, #2	; 0x2
				pUDP->UDP_CSR[2] = (AT91C_UDP_EPEDS | AT91C_UDP_EPTYPE_BULK_IN);
    12fc:	03a03c86 	moveq	r3, #34304	; 0x8600
    1300:	05853038 	streq	r3, [r5, #56]
    1304:	0a000011 	beq	1350 <AT91F_UDP_IsConfigured+0x3b8>
			else if (wIndex == 3)
    1308:	e3520003 	cmp	r2, #3	; 0x3
				pUDP->UDP_CSR[3] = (AT91C_UDP_EPEDS | AT91C_UDP_EPTYPE_ISO_IN);
    130c:	03a03c85 	moveq	r3, #34048	; 0x8500
    1310:	0585303c 	streq	r3, [r5, #60]
    1314:	ea00000d 	b	1350 <AT91F_UDP_IsConfigured+0x3b8>
			AT91F_USB_SendZlp(pUDP);
		}
		else
			AT91F_USB_SendStall(pUDP);
		break;

	// handle CDC class requests
	case SET_LINE_CODING:
		while ( !(pUDP->UDP_CSR[0] & AT91C_UDP_RX_DATA_BK0) );
    1318:	e5953030 	ldr	r3, [r5, #48]
    131c:	e3130002 	tst	r3, #2	; 0x2
    1320:	0afffffc 	beq	1318 <AT91F_UDP_IsConfigured+0x380>
		pUDP->UDP_CSR[0] &= ~(AT91C_UDP_RX_DATA_BK0);
    1324:	e5953030 	ldr	r3, [r5, #48]
    1328:	e3c33002 	bic	r3, r3, #2	; 0x2
    132c:	e5853030 	str	r3, [r5, #48]
    1330:	ea000006 	b	1350 <AT91F_UDP_IsConfigured+0x3b8>
		AT91F_USB_SendZlp(pUDP);
		break;
	case GET_LINE_CODING:
		AT91F_USB_SendData(pUDP, (char *) &line, MIN(sizeof(line), wLength));
    1334:	e3510008 	cmp	r1, #8	; 0x8
    1338:	31a02001 	movcc	r2, r1
    133c:	23a02008 	movcs	r2, #8	; 0x8
    1340:	e59f1060 	ldr	r1, [pc, #96]	; 13a8 <.text+0x13a8>
    1344:	e1a00005 	mov	r0, r5
    1348:	eaffff8e 	b	1188 <AT91F_UDP_IsConfigured+0x1f0>
		break;
	case SET_CONTROL_LINE_STATE:
		pCdc->currentConnection = wValue;
    134c:	e5c86005 	strb	r6, [r8, #5]
		AT91F_USB_SendZlp(pUDP);
    1350:	e1a00005 	mov	r0, r5
    1354:	ebfffef5 	bl	f30 <AT91F_USB_SendZlp>
    1358:	ea000008 	b	1380 <AT91F_UDP_IsConfigured+0x3e8>
		break;
	default:
		AT91F_USB_SendStall(pUDP);
    135c:	e1a00005 	mov	r0, r5
    1360:	ebfffeff 	bl	f64 <AT91F_USB_SendStall>
    1364:	ea000005 	b	1380 <AT91F_UDP_IsConfigured+0x3e8>
    1368:	e3a03001 	mov	r3, #1	; 0x1
    136c:	e1a02006 	mov	r2, r6
    1370:	e5853004 	str	r3, [r5, #4]
    1374:	e5856034 	str	r6, [r5, #52]
    1378:	e5856038 	str	r6, [r5, #56]
    137c:	eaffff97 	b	11e0 <AT91F_UDP_IsConfigured+0x248>
    1380:	e5d80004 	ldrb	r0, [r8, #4]
    1384:	e28dd008 	add	sp, sp, #8	; 0x8
    1388:	e8bd81f0 	ldmia	sp!, {r4, r5, r6, r7, r8, pc}
    138c:	00000301 	andeq	r0, r0, r1, lsl #6
    1390:	00000102 	andeq	r0, r0, r2, lsl #2
    1394:	00000302 	andeq	r0, r0, r2, lsl #6
    1398:	00002021 	andeq	r2, r0, r1, lsr #32
    139c:	000021a1 	andeq	r2, r0, r1, lsr #3
    13a0:	0000a300 	andeq	sl, r0, r0, lsl #6
    13a4:	0000a312 	andeq	sl, r0, r2, lsl r3
    13a8:	00200028 	eoreq	r0, r0, r8, lsr #32

000013ac <AT91F_UDP_Write>:
    13ac:	e92d40f0 	stmdb	sp!, {r4, r5, r6, r7, lr}
    13b0:	e1a07000 	mov	r7, r0
    13b4:	e5974000 	ldr	r4, [r7]
    13b8:	e3520040 	cmp	r2, #64	; 0x40
    13bc:	31a00002 	movcc	r0, r2
    13c0:	23a00040 	movcs	r0, #64	; 0x40
    13c4:	e1a06001 	mov	r6, r1
    13c8:	e1a01000 	mov	r1, r0
    13cc:	ea000001 	b	13d8 <AT91F_UDP_Write+0x2c>
    13d0:	e4d63001 	ldrb	r3, [r6], #1
    13d4:	e5843058 	str	r3, [r4, #88]
    13d8:	e2511001 	subs	r1, r1, #1	; 0x1
    13dc:	2afffffb 	bcs	13d0 <AT91F_UDP_Write+0x24>
    13e0:	e5943038 	ldr	r3, [r4, #56]
    13e4:	e0605002 	rsb	r5, r0, r2
    13e8:	ea000017 	b	144c <AT91F_UDP_Write+0xa0>
    13ec:	e3550040 	cmp	r5, #64	; 0x40
    13f0:	31a02005 	movcc	r2, r5
    13f4:	23a02040 	movcs	r2, #64	; 0x40
    13f8:	e0625005 	rsb	r5, r2, r5
    13fc:	ea000001 	b	1408 <AT91F_UDP_Write+0x5c>
    1400:	e4d63001 	ldrb	r3, [r6], #1
    1404:	e5843058 	str	r3, [r4, #88]
    1408:	e2522001 	subs	r2, r2, #1	; 0x1
    140c:	2afffffb 	bcs	1400 <AT91F_UDP_Write+0x54>
    1410:	ea000002 	b	1420 <AT91F_UDP_Write+0x74>
    1414:	ebfffedf 	bl	f98 <AT91F_UDP_IsConfigured>
    1418:	e3500000 	cmp	r0, #0	; 0x0
    141c:	0a00001c 	beq	1494 <AT91F_UDP_Write+0xe8>
    1420:	e5943038 	ldr	r3, [r4, #56]
    1424:	e3130001 	tst	r3, #1	; 0x1
    1428:	e1a00007 	mov	r0, r7
    142c:	0afffff8 	beq	1414 <AT91F_UDP_Write+0x68>
    1430:	e5943038 	ldr	r3, [r4, #56]
    1434:	e3c33001 	bic	r3, r3, #1	; 0x1
    1438:	e5843038 	str	r3, [r4, #56]
    143c:	e5943038 	ldr	r3, [r4, #56]
    1440:	e3130001 	tst	r3, #1	; 0x1
    1444:	1afffffc 	bne	143c <AT91F_UDP_Write+0x90>
    1448:	e5943038 	ldr	r3, [r4, #56]
    144c:	e3833010 	orr	r3, r3, #16	; 0x10
    1450:	e3550000 	cmp	r5, #0	; 0x0
    1454:	e5843038 	str	r3, [r4, #56]
    1458:	1affffe3 	bne	13ec <AT91F_UDP_Write+0x40>
    145c:	ea000002 	b	146c <AT91F_UDP_Write+0xc0>
    1460:	ebfffecc 	bl	f98 <AT91F_UDP_IsConfigured>
    1464:	e3500000 	cmp	r0, #0	; 0x0
    1468:	0a000009 	beq	1494 <AT91F_UDP_Write+0xe8>
    146c:	e5943038 	ldr	r3, [r4, #56]
    1470:	e3130001 	tst	r3, #1	; 0x1
    1474:	e1a00007 	mov	r0, r7
    1478:	0afffff8 	beq	1460 <AT91F_UDP_Write+0xb4>
    147c:	e5943038 	ldr	r3, [r4, #56]
    1480:	e3c33001 	bic	r3, r3, #1	; 0x1
    1484:	e5843038 	str	r3, [r4, #56]
    1488:	e5943038 	ldr	r3, [r4, #56]
    148c:	e3130001 	tst	r3, #1	; 0x1
    1490:	1afffffc 	bne	1488 <AT91F_UDP_Write+0xdc>
    1494:	e1a00005 	mov	r0, r5
    1498:	e8bd80f0 	ldmia	sp!, {r4, r5, r6, r7, pc}

0000149c <AT91F_UDP_Read>:
    149c:	e92d45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
    14a0:	e5905000 	ldr	r5, [r0]
    14a4:	e5906008 	ldr	r6, [r0, #8]
    14a8:	e1a07000 	mov	r7, r0
    14ac:	e1a0a001 	mov	sl, r1
    14b0:	e1a04002 	mov	r4, r2
    14b4:	e3a08000 	mov	r8, #0	; 0x0
    14b8:	ea00001d 	b	1534 <AT91F_UDP_Read+0x98>
    14bc:	e1a00007 	mov	r0, r7
    14c0:	ebfffeb4 	bl	f98 <AT91F_UDP_IsConfigured>
    14c4:	e3500000 	cmp	r0, #0	; 0x0
    14c8:	0a00001b 	beq	153c <AT91F_UDP_Read+0xa0>
    14cc:	e5953034 	ldr	r3, [r5, #52]
    14d0:	e1130006 	tst	r3, r6
    14d4:	0a000018 	beq	153c <AT91F_UDP_Read+0xa0>
    14d8:	e5953034 	ldr	r3, [r5, #52]
    14dc:	e1540823 	cmp	r4, r3, lsr #16
    14e0:	85953034 	ldrhi	r3, [r5, #52]
    14e4:	91a01004 	movls	r1, r4
    14e8:	81a01823 	movhi	r1, r3, lsr #16
    14ec:	e351003f 	cmp	r1, #63	; 0x3f
    14f0:	93a04000 	movls	r4, #0	; 0x0
    14f4:	80614004 	rsbhi	r4, r1, r4
    14f8:	e08a2008 	add	r2, sl, r8
    14fc:	ea000002 	b	150c <AT91F_UDP_Read+0x70>
    1500:	e5953054 	ldr	r3, [r5, #84]
    1504:	e5423001 	strb	r3, [r2, #-1]
    1508:	e2888001 	add	r8, r8, #1	; 0x1
    150c:	e2411001 	sub	r1, r1, #1	; 0x1
    1510:	e3710001 	cmn	r1, #1	; 0x1
    1514:	e2822001 	add	r2, r2, #1	; 0x1
    1518:	1afffff8 	bne	1500 <AT91F_UDP_Read+0x64>
    151c:	e5953034 	ldr	r3, [r5, #52]
    1520:	e1c33006 	bic	r3, r3, r6
    1524:	e3560002 	cmp	r6, #2	; 0x2
    1528:	e5853034 	str	r3, [r5, #52]
    152c:	13a06002 	movne	r6, #2	; 0x2
    1530:	03a06040 	moveq	r6, #64	; 0x40
    1534:	e3540000 	cmp	r4, #0	; 0x0
    1538:	1affffdf 	bne	14bc <AT91F_UDP_Read+0x20>
    153c:	e1a00008 	mov	r0, r8
    1540:	e5876008 	str	r6, [r7, #8]
    1544:	e8bd85f0 	ldmia	sp!, {r4, r5, r6, r7, r8, sl, pc}

00001548 <InitADC>:

void InitADC(void) {

  //a_pPMC->PMC_PCER = 1 << AT91C_ID_ADC;
  a_pADC->ADC_CR = 0x2;   // set Start Bit
    1548:	e59f301c 	ldr	r3, [pc, #28]	; 156c <.text+0x156c>
    154c:	e5932000 	ldr	r2, [r3]
    1550:	e3a03002 	mov	r3, #2	; 0x2
    1554:	e5823000 	str	r3, [r2]
  a_pADC->ADC_MR = 0x3f00;   // set mode register, 10bit chanel, MCK/128
    1558:	e3a03c3f 	mov	r3, #16128	; 0x3f00
    155c:	e5823004 	str	r3, [r2, #4]
  a_pADC->ADC_CHER = (1 << 4) | (1 << 5) | (1 << 6); // enable chanel 4 and 5 and 6 and 7
    1560:	e3a03070 	mov	r3, #112	; 0x70
    1564:	e5823010 	str	r3, [r2, #16]
}
    1568:	e12fff1e 	bx	lr
    156c:	00200030 	eoreq	r0, r0, r0, lsr r0

00001570 <GetValue_chanel4>:


unsigned int GetValue_chanel4() {
  a_pADC->ADC_CR = 0x2; // set Start Bit
    1570:	e59f301c 	ldr	r3, [pc, #28]	; 1594 <.text+0x1594>
    1574:	e5932000 	ldr	r2, [r3]
    1578:	e3a03002 	mov	r3, #2	; 0x2
    157c:	e5823000 	str	r3, [r2]
  while(!(a_pADC->ADC_SR&0x10)); //wait until conversion complete
    1580:	e592301c 	ldr	r3, [r2, #28]
    1584:	e3130010 	tst	r3, #16	; 0x10
    1588:	0afffffc 	beq	1580 <GetValue_chanel4+0x10>
  return a_pADC->ADC_CDR4;
    158c:	e5920040 	ldr	r0, [r2, #64]
}
    1590:	e12fff1e 	bx	lr
    1594:	00200030 	eoreq	r0, r0, r0, lsr r0

00001598 <GetValue_chanel5>:

unsigned int GetValue_chanel5() {
  a_pADC->ADC_CR = 0x2; // set Start Bit
    1598:	e59f301c 	ldr	r3, [pc, #28]	; 15bc <.text+0x15bc>
    159c:	e5932000 	ldr	r2, [r3]
    15a0:	e3a03002 	mov	r3, #2	; 0x2
    15a4:	e5823000 	str	r3, [r2]
  while(!(a_pADC->ADC_SR&0x10)); //wait until conversion complete
    15a8:	e592301c 	ldr	r3, [r2, #28]
    15ac:	e3130010 	tst	r3, #16	; 0x10
    15b0:	0afffffc 	beq	15a8 <GetValue_chanel5+0x10>
  return a_pADC->ADC_CDR5;
    15b4:	e5920044 	ldr	r0, [r2, #68]
}
    15b8:	e12fff1e 	bx	lr
    15bc:	00200030 	eoreq	r0, r0, r0, lsr r0

000015c0 <GetValue_chanel6>:

unsigned int GetValue_chanel6() {
  a_pADC->ADC_CR = 0x2; // set Start Bit
    15c0:	e59f301c 	ldr	r3, [pc, #28]	; 15e4 <.text+0x15e4>
    15c4:	e5932000 	ldr	r2, [r3]
    15c8:	e3a03002 	mov	r3, #2	; 0x2
    15cc:	e5823000 	str	r3, [r2]
  while(!(a_pADC->ADC_SR&0x10)); //wait until conversion complete
    15d0:	e592301c 	ldr	r3, [r2, #28]
    15d4:	e3130010 	tst	r3, #16	; 0x10
    15d8:	0afffffc 	beq	15d0 <GetValue_chanel6+0x10>
  return a_pADC->ADC_CDR6;
    15dc:	e5920048 	ldr	r0, [r2, #72]
}
    15e0:	e12fff1e 	bx	lr
    15e4:	00200030 	eoreq	r0, r0, r0, lsr r0

000015e8 <Delay_s>:
#include "AT91SAM7S64.h"

AT91PS_PMC pPMC   = AT91C_BASE_PMC;

void Delay_s (unsigned long a) { while (--a!=0); }
    15e8:	e12fff1e 	bx	lr

000015ec <InitFrec>:

//MAIN POINTER
AT91PS_PIO    p_pPio   = AT91C_BASE_PIOA;
AT91PS_PMC    p_pPMC   = AT91C_BASE_PMC;
AT91PS_USART  p_pUSART = AT91C_BASE_US0;
AT91PS_PDC    p_pPDC   = AT91C_BASE_PDC_US0;
AT91PS_MC     p_pMC    = AT91C_BASE_MC;
AT91PS_AIC    p_pAic   = AT91C_BASE_AIC;

void InitFrec(void)
{
  //Watchdog Disable
  AT91C_BASE_WDTC->WDTC_WDMR= AT91C_WDTC_WDDIS;

  //Enabling the Main Oscillator:
  //SCK = 1/32768 = 30.51 uSecond
  //Start up time = 8 * 6 / SCK = 56 * 30.51 = 1,46484375 ms
  pPMC->PMC_MOR = (( AT91C_CKGR_OSCOUNT & (0x06 <<8) | AT91C_CKGR_MOSCEN ));
    15ec:	e59f3058 	ldr	r3, [pc, #88]	; 164c <.text+0x164c>
    15f0:	e3a02902 	mov	r2, #32768	; 0x8000
    15f4:	e5931000 	ldr	r1, [r3]
    15f8:	e3e03c02 	mvn	r3, #512	; 0x200
    15fc:	e50320bb 	str	r2, [r3, #-187]
    1600:	e59f3048 	ldr	r3, [pc, #72]	; 1650 <.text+0x1650>
    1604:	e5813020 	str	r3, [r1, #32]
  //Wait the startup time
  while(!(pPMC->PMC_SR & AT91C_PMC_MOSCS));
    1608:	e5913068 	ldr	r3, [r1, #104]
    160c:	e3130001 	tst	r3, #1	; 0x1
    1610:	0afffffc 	beq	1608 <InitFrec+0x1c>


  //Setting PLL and divider:
  //- div by 5 Fin = 3,6864 =(18,432 / 5)
  //- Mul 25+1: Fout =	95,8464 =(3,6864 *26)
  //for 96 MHz the erroe is 0.16%
  //Field out NOT USED = 0
  //PLLCOUNT pll startup time estimate at : 0.844 ms
  //PLLCOUNT 28 = 0.000844 /(1/32768)
  pPMC->PMC_PLLR = ((AT91C_CKGR_DIV & 3) | (AT91C_CKGR_PLLCOUNT & (28<<8)) | (AT91C_CKGR_MUL & (24<<16)));
    1614:	e59f3038 	ldr	r3, [pc, #56]	; 1654 <.text+0x1654>
    1618:	e581302c 	str	r3, [r1, #44]

  // Wait the startup time
  while(!(pPMC->PMC_SR & AT91C_PMC_LOCK));
    161c:	e5913068 	ldr	r3, [r1, #104]
    1620:	e3130004 	tst	r3, #4	; 0x4
    1624:	0afffffc 	beq	161c <InitFrec+0x30>
  while(!(pPMC->PMC_SR & AT91C_PMC_MCKRDY));
    1628:	e5913068 	ldr	r3, [r1, #104]
    162c:	e3130008 	tst	r3, #8	; 0x8
    1630:	0afffffc 	beq	1628 <InitFrec+0x3c>

  //Selection of Master Clock and Processor Clock
  //select the PLL clock divided by 2
  pPMC->PMC_MCKR = AT91C_PMC_CSS_PLL_CLK | AT91C_PMC_PRES_CLK_2 ;
    1634:	e3a03007 	mov	r3, #7	; 0x7
    1638:	e5813030 	str	r3, [r1, #48]
  while(!(pPMC->PMC_SR & AT91C_PMC_MCKRDY));
    163c:	e5913068 	ldr	r3, [r1, #104]
    1640:	e3130008 	tst	r3, #8	; 0x8
    1644:	0afffffc 	beq	163c <InitFrec+0x50>

}
    1648:	e12fff1e 	bx	lr
    164c:	00200038 	eoreq	r0, r0, r8, lsr r0
    1650:	00000601 	andeq	r0, r0, r1, lsl #12
    1654:	00181c03 	andeqs	r1, r8, r3, lsl #24

00001658 <InitPeriphery>:


void InitPeriphery(void) {


}
    1658:	e12fff1e 	bx	lr

0000165c <Delays>:
extern char card_state;		// 0 for no card found, 1 for card found (init successfull)


//---------------------------------------------------------------------
void Delays (unsigned long a) { while (--a!=0); }
    165c:	e12fff1e 	bx	lr

00001660 <Init_CP_WP>:


void Init_CP_WP (void) {

  // pull up resistor
  s_pSys->PIOA_PPUDR = 0xffffffff;  // Disable Pull-up resistor
    1660:	e59f302c 	ldr	r3, [pc, #44]	; 1694 <.text+0x1694>
    1664:	e593c000 	ldr	ip, [r3]

  //Card present -> CP - PA15
  s_pPio->PIO_ODR = BIT15; //Configure in Input
    1668:	e59f3028 	ldr	r3, [pc, #40]	; 1698 <.text+0x1698>
    166c:	e5932000 	ldr	r2, [r3]
    1670:	e3a01902 	mov	r1, #32768	; 0x8000
  s_pPio->PIO_PER = BIT15; //Enable PA15

  //Write protect -> WP - PA16
  s_pPio->PIO_ODR = BIT16; //Configure in Input
    1674:	e3a00801 	mov	r0, #65536	; 0x10000
    1678:	e3e03000 	mvn	r3, #0	; 0x0
    167c:	e58c3460 	str	r3, [ip, #1120]
    1680:	e5821014 	str	r1, [r2, #20]
    1684:	e5821000 	str	r1, [r2]
    1688:	e5820014 	str	r0, [r2, #20]
  s_pPio->PIO_PER = BIT16; //Enable PA16
    168c:	e5820000 	str	r0, [r2]

}
    1690:	e12fff1e 	bx	lr
    1694:	00200064 	eoreq	r0, r0, r4, rrx
    1698:	00200058 	eoreq	r0, r0, r8, asr r0

0000169c <initSPI>:

// setup usart1 in spi mode
void initSPI (void)
{
  //set functionalite to pins:
  //port0.11 -> NPCS0
  //port0.12 -> MISO
  //port0.13 -> MOSI
  //port0.14 -> SPCK
  s_pPio->PIO_PDR = BIT11 | BIT12 | BIT13 | BIT14;
  s_pPio->PIO_ASR = BIT11 | BIT12 | BIT13 | BIT14;
  s_pPio->PIO_BSR = 0;


  //s_pPMC->PMC_PCER = AT91C_ID_SPI;        //enable the clock of SPI
  s_pPMC->PMC_PCER = 1 << AT91C_ID_SPI;

  /****  Fixed mode ****/
  s_pSpi->SPI_CR      = 0x81;              //SPI Enable, Sowtware reset
    169c:	e59f3068 	ldr	r3, [pc, #104]	; 170c <.text+0x170c>
    16a0:	e5931000 	ldr	r1, [r3]
    16a4:	e59f3064 	ldr	r3, [pc, #100]	; 1710 <.text+0x1710>
    16a8:	e5932000 	ldr	r2, [r3]
    16ac:	e59f3060 	ldr	r3, [pc, #96]	; 1714 <.text+0x1714>
    16b0:	e5930000 	ldr	r0, [r3]
  s_pSpi->SPI_CR      = 0x01;              //SPI Enable


  s_pSpi->SPI_MR      = 0xE0011;          //Master mode, fixed select, disable decoder, FDIV=0 (MCK), PCS=1110
  s_pSpi->SPI_CSR[0]  = 0x4A02;           //8bit, CPOL=0, ClockPhase=1, SCLK = 200kHz

  s_pPDC->PDC_PTCR = AT91C_PDC_TXTEN | AT91C_PDC_RXTEN;
    16b4:	e59f305c 	ldr	r3, [pc, #92]	; 1718 <.text+0x1718>
    16b8:	e52de004 	str	lr, [sp, #-4]!
    16bc:	e593e000 	ldr	lr, [r3]
    16c0:	e3a03b1e 	mov	r3, #30720	; 0x7800
    16c4:	e5823004 	str	r3, [r2, #4]
    16c8:	e5823070 	str	r3, [r2, #112]
    16cc:	e2433b1e 	sub	r3, r3, #30720	; 0x7800
    16d0:	e5823074 	str	r3, [r2, #116]
    16d4:	e2833020 	add	r3, r3, #32	; 0x20
    16d8:	e5803010 	str	r3, [r0, #16]
    16dc:	e2833061 	add	r3, r3, #97	; 0x61
    16e0:	e5813000 	str	r3, [r1]
    16e4:	e3a03001 	mov	r3, #1	; 0x1
    16e8:	e5813000 	str	r3, [r1]
    16ec:	e59f3028 	ldr	r3, [pc, #40]	; 171c <.text+0x171c>
    16f0:	e59fc028 	ldr	ip, [pc, #40]	; 1720 <.text+0x1720>
    16f4:	e5813004 	str	r3, [r1, #4]
    16f8:	e59f3024 	ldr	r3, [pc, #36]	; 1724 <.text+0x1724>
    16fc:	e5813030 	str	r3, [r1, #48]
    1700:	e58ec020 	str	ip, [lr, #32]
  s_pSpi->SPI_PTCR = AT91C_PDC_TXTEN | AT91C_PDC_RXTEN;
    1704:	e581c120 	str	ip, [r1, #288]
}
    1708:	e49df004 	ldr	pc, [sp], #4
    170c:	00200054 	eoreq	r0, r0, r4, asr r0
    1710:	00200058 	eoreq	r0, r0, r8, asr r0
    1714:	0020005c 	eoreq	r0, r0, ip, asr r0
    1718:	00200060 	eoreq	r0, r0, r0, rrx
    171c:	000e0011 	andeq	r0, lr, r1, lsl r0
    1720:	00000101 	andeq	r0, r0, r1, lsl #2
    1724:	00004a02 	andeq	r4, r0, r2, lsl #20

00001728 <spiSendByte>:


// Initialisieren
char initMMC (void)
{

  //raise SS and MOSI for 80 clock cycles
  //SendByte(0xff) 10 times with SS high
  //RAISE SS
  int i;
  char response=0x01;


 // debug_printf("Start iniMMC......");
  initSPI();
  //initialization sequence on PowerUp
  ///CS_HIGH();
  for(i=0;i<=9;i++)
    spiSendByte(0xff);
  ///CS_LOW();
  //Send Command 0 to put MMC in SPI mode
  mmcSendCmd(0x00,0,0x95);
  //Now wait for READY RESPONSE
  if(mmcGetResponse()!=0x01);
//       debug_printf("no responce");

  while(response==0x01)
  {
 //  debug_printf("Sending Command 1");
   //CS_HIGH();
   spiSendByte(0xff);
   //CS_LOW();
   mmcSendCmd(0x01,0x00,0xff);
   response=mmcGetResponse();
  }
  //CS_HIGH();
  spiSendByte(0xff);
 // debug_printf("MMC INITIALIZED AND SET TO SPI MODE PROPERLY.");
  return MMC_SUCCESS;
}



// Ti added mmc Get Responce
char mmcGetResponse(void)
{
  //Response comes 1-8bytes after command
  //the first bit will be a 0
  //followed by an error code
  //data will be 0xff until response
  int i=0;

  char response;

  while(i<=64)
  {
   response=spiSendByte(0xff);
   if(response==0x00)break;
   if(response==0x01)break;
   i++;
  }
  return response;
}

char mmcGetXXResponse(const char resp)
{
  //Response comes 1-8bytes after command
  //the first bit will be a 0
  //followed by an error code
  //data will be 0xff until response
  int i=0;

  char response;

  while(i<=500)
  {
   response=spiSendByte(0xff);
   if(response==resp)break;
   i++;
  }
  return response;
}
char mmcCheckBusy(void)
{
  //Response comes 1-8bytes after command
  //the first bit will be a 0
  //followed by an error code
  //data will be 0xff until response
  int i=0;

  char response;
  char rvalue;
  while(i<=64)
  {
   response=spiSendByte(0xff);
   response &= 0x1f;
   switch(response)
    {
     case 0x05: rvalue=MMC_SUCCESS;break;
     case 0x0b: return(MMC_CRC_ERROR);
     case 0x0d: return(MMC_WRITE_ERROR);
     default:
	      rvalue = MMC_OTHER_ERROR;
	      break;
    }
   if(rvalue==MMC_SUCCESS)break;
    i++;
  }
  i=0;
  do
  {
   response=spiSendByte(0xff);
   i++;
  }while(response==0);
  return response;
}
// The card will respond with a standard response token followed by a data
// block suffixed with a 16 bit CRC.

// Ti Modification: long int -> long ; int -> long
char mmcReadBlock(const unsigned long address, const unsigned long count)
{
  unsigned long i = 0;
  char rvalue = MMC_RESPONSE_ERROR;

  // Set the block length to read
  if (mmcSetBlockLength (count) == MMC_SUCCESS)	// block length could be set
    {
      //SS = LOW (on)
      //CS_LOW ();
      // send read command MMC_READ_SINGLE_BLOCK=CMD17
      mmcSendCmd (17, address, 0xFF);
      // Send 8 Clock pulses of delay, check if the MMC acknowledged the read block command
      // it will do this by sending an affirmative response
      // in the R1 format (0x00 is no errors)
      if (mmcGetResponse() == 0x00)
	{
	  // now look for the data token to signify the start of
	  // the data
	  if (mmcGetXXResponse(MMC_START_DATA_BLOCK_TOKEN) == MMC_START_DATA_BLOCK_TOKEN)
	    {
	      // clock the actual data transfer and receive the bytes; spi_read automatically finds the Data Block
	      for (i = 0; i < 512; i++)
		mmc_buffer[i] = spiSendByte(0xff);	// is executed with card inserted

	      // get CRC bytes (not really needed by us, but required by MMC)
	      spiSendByte(0xff);
	      spiSendByte(0xff);
	      rvalue = MMC_SUCCESS;
	    }
	  else
	    {
	      // the data token was never received
	      rvalue = MMC_DATA_TOKEN_ERROR;	// 3
	    }
	}
      else
	{
	  // the MMC never acknowledge the read command
	  rvalue = MMC_RESPONSE_ERROR;	// 2
	}
    }
  else
    {
      rvalue = MMC_BLOCK_SET_ERROR;	// 1
    }
  //CS_HIGH ();
  spiSendByte(0xff);
  return rvalue;
}				// mmc_read_block



//---------------------------------------------------------------------
// Ti Modification: long int -> long
char mmcWriteBlock (const unsigned long address)
{
  unsigned long i = 0;
  char rvalue = MMC_SUCCESS;	// MMC_SUCCESS;
  //char c = 0x00;

  // Set the block length to read
  if (mmcSetBlockLength (512) == MMC_SUCCESS)	// block length could be set
    {
      // SS = LOW (on)
      //CS_LOW ();
      // send write command
      mmcSendCmd (24,address, 0xFF);

      // check if the MMC acknowledged the write block command
      // it will do this by sending an affirmative response
      // in the R1 format (0x00 is no errors)
      if (mmcGetXXResponse(MMC_R1_RESPONSE) == MMC_R1_RESPONSE)
	{
	  spiSendByte(0xff);
	  // send the data token to signify the start of the data
	  spiSendByte(0xfe);
	  // clock the actual data transfer and transmitt the bytes
	  for (i = 0; i < 512; i++)
	    spiSendByte(mmc_buffer[i]);	// mmc_buffer[i];       Test: i & 0xff
	  // put CRC bytes (not really needed by us, but required by MMC)
	  spiSendByte(0xff);
	  spiSendByte(0xff);
	  // read the data response xxx0<status>1 : status 010: Data accected, status 101: Data
	  //   rejected due to a crc error, status 110: Data rejected due to a Write error.
          mmcCheckBusy();
	}
      else
	{
	  // the MMC never acknowledge the write command
	  rvalue = MMC_RESPONSE_ERROR;	// 2
	}
    }
  else
    {
      rvalue = MMC_BLOCK_SET_ERROR;	// 1
    }
  //give the MMC the required clocks to finish up what ever it needs to do
  //for (i = 0; i < 9; ++i)
  //spiSendByte(0xff);

  //CS_HIGH ();
  // Send 8 Clock pulses of delay.
  spiSendByte(0xff);
  return rvalue;
}// mmc_write_block


//---------------------------------------------------------------------
void mmcSendCmd (const char cmd, unsigned long data, const char crc)
{
  char frame[6];
  char temp;
  int i;

  frame[0]=(cmd|0x40);
  for(i=3;i>=0;i--){
    temp=(char)(data>>(8*i));
    frame[4-i]=(temp);
  }
  frame[5]=(crc);
  for(i=0;i<6;i++)
    spiSendByte(frame[i]);
}


//--------------- set blocklength 2^n ------------------------------------------------------
// Ti Modification: long int-> long
char mmcSetBlockLength (const unsigned long blocklength)
{
  //char rValue = MMC_TIMEOUT_ERROR;
  //char i = 0;

  // SS = LOW (on)
  //CS_LOW ();

  // Set the block length to read
  //MMC_SET_BLOCKLEN =CMD16
  mmcSendCmd(16, blocklength, 0xFF);

  // get response from MMC - make sure that its 0x00 (R1 ok response format)
  if(mmcGetResponse()!=0x00);

  //CS_HIGH ();

  // Send 8 Clock pulses of delay.
  spiSendByte(0xff);

  return MMC_SUCCESS;
}				


unsigned char spiSendByte(const unsigned char data)
{
  unsigned int spib;

  while((s_pSpi->SPI_SR & AT91C_SPI_TDRE) == 0);      // Wait for the transfer to complete
    1728:	e59f302c 	ldr	r3, [pc, #44]	; 175c <.text+0x175c>
    172c:	e5932000 	ldr	r2, [r3]
    1730:	e20000ff 	and	r0, r0, #255	; 0xff
    1734:	e5923010 	ldr	r3, [r2, #16]
    1738:	e3130002 	tst	r3, #2	; 0x2
    173c:	0afffffc 	beq	1734 <spiSendByte+0xc>
  s_pSpi->SPI_TDR = (data & 0xFFFF);                  // Send the data
    1740:	e582000c 	str	r0, [r2, #12]

  while((s_pSpi->SPI_SR & AT91C_SPI_RDRF) == 0);      // Wait until the character can be sent
    1744:	e5923010 	ldr	r3, [r2, #16]
    1748:	e3130001 	tst	r3, #1	; 0x1
    174c:	0afffffc 	beq	1744 <spiSendByte+0x1c>
  spib = ((s_pSpi->SPI_RDR) & 0xFFFF);                // Get the data received
    1750:	e5920008 	ldr	r0, [r2, #8]
    1754:	e20000ff 	and	r0, r0, #255	; 0xff
  return spib;
}
    1758:	e12fff1e 	bx	lr
    175c:	00200054 	eoreq	r0, r0, r4, asr r0

00001760 <mmcSendCmd>:
    1760:	e92d4010 	stmdb	sp!, {r4, lr}
    1764:	e3800040 	orr	r0, r0, #64	; 0x40
    1768:	e24dd008 	sub	sp, sp, #8	; 0x8
    176c:	e5cd0002 	strb	r0, [sp, #2]
    1770:	e20220ff 	and	r2, r2, #255	; 0xff
    1774:	e3a00018 	mov	r0, #24	; 0x18
    1778:	e28dc002 	add	ip, sp, #2	; 0x2
    177c:	e1a03031 	mov	r3, r1, lsr r0
    1780:	e2400008 	sub	r0, r0, #8	; 0x8
    1784:	e3700008 	cmn	r0, #8	; 0x8
    1788:	e5ec3001 	strb	r3, [ip, #1]!
    178c:	1afffffa 	bne	177c <mmcSendCmd+0x1c>
    1790:	e5cd2007 	strb	r2, [sp, #7]
    1794:	e3a04000 	mov	r4, #0	; 0x0
    1798:	e28d3002 	add	r3, sp, #2	; 0x2
    179c:	e7d40003 	ldrb	r0, [r4, r3]
    17a0:	e2844001 	add	r4, r4, #1	; 0x1
    17a4:	ebffffdf 	bl	1728 <spiSendByte>
    17a8:	e3540006 	cmp	r4, #6	; 0x6
    17ac:	1afffff9 	bne	1798 <mmcSendCmd+0x38>
    17b0:	e28dd008 	add	sp, sp, #8	; 0x8
    17b4:	e8bd8010 	ldmia	sp!, {r4, pc}

000017b8 <mmcCheckBusy>:
    17b8:	e92d4010 	stmdb	sp!, {r4, lr}
    17bc:	e3a04000 	mov	r4, #0	; 0x0
    17c0:	e3a000ff 	mov	r0, #255	; 0xff
    17c4:	ebffffd7 	bl	1728 <spiSendByte>
    17c8:	e200001f 	and	r0, r0, #31	; 0x1f
    17cc:	e350000b 	cmp	r0, #11	; 0xb
    17d0:	e2844001 	add	r4, r4, #1	; 0x1
    17d4:	0a000004 	beq	17ec <mmcCheckBusy+0x34>
    17d8:	e350000d 	cmp	r0, #13	; 0xd
    17dc:	0a000004 	beq	17f4 <mmcCheckBusy+0x3c>
    17e0:	e3500005 	cmp	r0, #5	; 0x5
    17e4:	1a000004 	bne	17fc <mmcCheckBusy+0x44>
    17e8:	ea000005 	b	1804 <mmcCheckBusy+0x4c>
    17ec:	e3a00010 	mov	r0, #16	; 0x10
    17f0:	e8bd8010 	ldmia	sp!, {r4, pc}
    17f4:	e3a00011 	mov	r0, #17	; 0x11
    17f8:	e8bd8010 	ldmia	sp!, {r4, pc}
    17fc:	e3540041 	cmp	r4, #65	; 0x41
    1800:	1affffee 	bne	17c0 <mmcCheckBusy+0x8>
    1804:	e3a000ff 	mov	r0, #255	; 0xff
    1808:	ebffffc6 	bl	1728 <spiSendByte>
    180c:	e3500000 	cmp	r0, #0	; 0x0
    1810:	0afffffb 	beq	1804 <mmcCheckBusy+0x4c>
    1814:	e8bd8010 	ldmia	sp!, {r4, pc}

00001818 <mmcGetXXResponse>:
    1818:	e92d4030 	stmdb	sp!, {r4, r5, lr}
    181c:	e20050ff 	and	r5, r0, #255	; 0xff
    1820:	e3a04000 	mov	r4, #0	; 0x0
    1824:	e3a000ff 	mov	r0, #255	; 0xff
    1828:	ebffffbe 	bl	1728 <spiSendByte>
    182c:	e1500005 	cmp	r0, r5
    1830:	e2844001 	add	r4, r4, #1	; 0x1
    1834:	08bd8030 	ldmeqia	sp!, {r4, r5, pc}
    1838:	e59f3008 	ldr	r3, [pc, #8]	; 1848 <.text+0x1848>
    183c:	e1540003 	cmp	r4, r3
    1840:	1afffff7 	bne	1824 <mmcGetXXResponse+0xc>
    1844:	e8bd8030 	ldmia	sp!, {r4, r5, pc}
    1848:	000001f5 	streqd	r0, [r0], -r5

0000184c <mmcGetResponse>:
    184c:	e92d4010 	stmdb	sp!, {r4, lr}
    1850:	e3a04000 	mov	r4, #0	; 0x0
    1854:	e3a000ff 	mov	r0, #255	; 0xff
    1858:	ebffffb2 	bl	1728 <spiSendByte>
    185c:	e3500000 	cmp	r0, #0	; 0x0
    1860:	e2844001 	add	r4, r4, #1	; 0x1
    1864:	08bd8010 	ldmeqia	sp!, {r4, pc}
    1868:	e3500001 	cmp	r0, #1	; 0x1
    186c:	08bd8010 	ldmeqia	sp!, {r4, pc}
    1870:	e3540041 	cmp	r4, #65	; 0x41
    1874:	1afffff6 	bne	1854 <mmcGetResponse+0x8>
    1878:	e8bd8010 	ldmia	sp!, {r4, pc}

0000187c <mmcSetBlockLength>:
    187c:	e1a01000 	mov	r1, r0
    1880:	e52de004 	str	lr, [sp, #-4]!
    1884:	e3a020ff 	mov	r2, #255	; 0xff
    1888:	e3a00010 	mov	r0, #16	; 0x10
    188c:	ebffffb3 	bl	1760 <mmcSendCmd>
    1890:	ebffffed 	bl	184c <mmcGetResponse>
    1894:	e3a000ff 	mov	r0, #255	; 0xff
    1898:	ebffffa2 	bl	1728 <spiSendByte>
    189c:	e3a00000 	mov	r0, #0	; 0x0
    18a0:	e49df004 	ldr	pc, [sp], #4

000018a4 <mmcWriteBlock>:
    18a4:	e92d4030 	stmdb	sp!, {r4, r5, lr}
    18a8:	e1a04000 	mov	r4, r0
    18ac:	e3a00c02 	mov	r0, #512	; 0x200
    18b0:	ebfffff1 	bl	187c <mmcSetBlockLength>
    18b4:	e2505000 	subs	r5, r0, #0	; 0x0
    18b8:	13a04001 	movne	r4, #1	; 0x1
    18bc:	1a000018 	bne	1924 <mmcWriteBlock+0x80>
    18c0:	e1a01004 	mov	r1, r4
    18c4:	e3a020ff 	mov	r2, #255	; 0xff
    18c8:	e3a00018 	mov	r0, #24	; 0x18
    18cc:	ebffffa3 	bl	1760 <mmcSendCmd>
    18d0:	e1a00005 	mov	r0, r5
    18d4:	ebffffcf 	bl	1818 <mmcGetXXResponse>
    18d8:	e3500000 	cmp	r0, #0	; 0x0
    18dc:	13a04002 	movne	r4, #2	; 0x2
    18e0:	1a00000f 	bne	1924 <mmcWriteBlock+0x80>
    18e4:	e3a000ff 	mov	r0, #255	; 0xff
    18e8:	ebffff8e 	bl	1728 <spiSendByte>
    18ec:	e3a000fe 	mov	r0, #254	; 0xfe
    18f0:	ebffff8c 	bl	1728 <spiSendByte>
    18f4:	e59f4038 	ldr	r4, [pc, #56]	; 1934 <.text+0x1934>
    18f8:	e4d40001 	ldrb	r0, [r4], #1
    18fc:	ebffff89 	bl	1728 <spiSendByte>
    1900:	e59f3030 	ldr	r3, [pc, #48]	; 1938 <.text+0x1938>
    1904:	e1540003 	cmp	r4, r3
    1908:	1afffffa 	bne	18f8 <mmcWriteBlock+0x54>
    190c:	e3a000ff 	mov	r0, #255	; 0xff
    1910:	ebffff84 	bl	1728 <spiSendByte>
    1914:	e3a000ff 	mov	r0, #255	; 0xff
    1918:	ebffff82 	bl	1728 <spiSendByte>
    191c:	ebffffa5 	bl	17b8 <mmcCheckBusy>
    1920:	e3a04000 	mov	r4, #0	; 0x0
    1924:	e3a000ff 	mov	r0, #255	; 0xff
    1928:	ebffff7e 	bl	1728 <spiSendByte>
    192c:	e1a00004 	mov	r0, r4
    1930:	e8bd8030 	ldmia	sp!, {r4, r5, pc}
    1934:	00200959 	eoreq	r0, r0, r9, asr r9
    1938:	00200b59 	eoreq	r0, r0, r9, asr fp

0000193c <mmcReadBlock>:
    193c:	e92d4010 	stmdb	sp!, {r4, lr}
    1940:	e1a04000 	mov	r4, r0
    1944:	e1a00001 	mov	r0, r1
    1948:	ebffffcb 	bl	187c <mmcSetBlockLength>
    194c:	e3500000 	cmp	r0, #0	; 0x0
    1950:	13a04001 	movne	r4, #1	; 0x1
    1954:	1a000018 	bne	19bc <mmcReadBlock+0x80>
    1958:	e1a01004 	mov	r1, r4
    195c:	e3a00011 	mov	r0, #17	; 0x11
    1960:	e3a020ff 	mov	r2, #255	; 0xff
    1964:	ebffff7d 	bl	1760 <mmcSendCmd>
    1968:	ebffffb7 	bl	184c <mmcGetResponse>
    196c:	e3500000 	cmp	r0, #0	; 0x0
    1970:	13a04002 	movne	r4, #2	; 0x2
    1974:	1a000010 	bne	19bc <mmcReadBlock+0x80>
    1978:	e3a000fe 	mov	r0, #254	; 0xfe
    197c:	ebffffa5 	bl	1818 <mmcGetXXResponse>
    1980:	e35000fe 	cmp	r0, #254	; 0xfe
    1984:	13a04003 	movne	r4, #3	; 0x3
    1988:	1a00000b 	bne	19bc <mmcReadBlock+0x80>
    198c:	e59f4038 	ldr	r4, [pc, #56]	; 19cc <.text+0x19cc>
    1990:	e3a000ff 	mov	r0, #255	; 0xff
    1994:	ebffff63 	bl	1728 <spiSendByte>
    1998:	e59f3030 	ldr	r3, [pc, #48]	; 19d0 <.text+0x19d0>
    199c:	e4c40001 	strb	r0, [r4], #1
    19a0:	e1540003 	cmp	r4, r3
    19a4:	1afffff9 	bne	1990 <mmcReadBlock+0x54>
    19a8:	e3a000ff 	mov	r0, #255	; 0xff
    19ac:	ebffff5d 	bl	1728 <spiSendByte>
    19b0:	e3a000ff 	mov	r0, #255	; 0xff
    19b4:	ebffff5b 	bl	1728 <spiSendByte>
    19b8:	e3a04000 	mov	r4, #0	; 0x0
    19bc:	e3a000ff 	mov	r0, #255	; 0xff
    19c0:	ebffff58 	bl	1728 <spiSendByte>
    19c4:	e1a00004 	mov	r0, r4
    19c8:	e8bd8010 	ldmia	sp!, {r4, pc}
    19cc:	00200959 	eoreq	r0, r0, r9, asr r9
    19d0:	00200b59 	eoreq	r0, r0, r9, asr fp

000019d4 <initMMC>:
    19d4:	e92d4010 	stmdb	sp!, {r4, lr}
    19d8:	ebffff2f 	bl	169c <initSPI>
    19dc:	e3a04000 	mov	r4, #0	; 0x0
    19e0:	e2844001 	add	r4, r4, #1	; 0x1
    19e4:	e3a000ff 	mov	r0, #255	; 0xff
    19e8:	ebffff4e 	bl	1728 <spiSendByte>
    19ec:	e354000a 	cmp	r4, #10	; 0xa
    19f0:	1afffffa 	bne	19e0 <initMMC+0xc>
    19f4:	e3a00000 	mov	r0, #0	; 0x0
    19f8:	e1a01000 	mov	r1, r0
    19fc:	e3a02095 	mov	r2, #149	; 0x95
    1a00:	ebffff56 	bl	1760 <mmcSendCmd>
    1a04:	ebffff90 	bl	184c <mmcGetResponse>
    1a08:	e3a000ff 	mov	r0, #255	; 0xff
    1a0c:	ebffff45 	bl	1728 <spiSendByte>
    1a10:	e3a00001 	mov	r0, #1	; 0x1
    1a14:	e3a01000 	mov	r1, #0	; 0x0
    1a18:	e3a020ff 	mov	r2, #255	; 0xff
    1a1c:	ebffff4f 	bl	1760 <mmcSendCmd>
    1a20:	ebffff89 	bl	184c <mmcGetResponse>
    1a24:	e3500001 	cmp	r0, #1	; 0x1
    1a28:	0afffff6 	beq	1a08 <initMMC+0x34>
    1a2c:	e3a000ff 	mov	r0, #255	; 0xff
    1a30:	ebffff3c 	bl	1728 <spiSendByte>
    1a34:	e3a00000 	mov	r0, #0	; 0x0
    1a38:	e8bd8010 	ldmia	sp!, {r4, pc}

00001a3c <mmcReadRegister>:


// Reading the contents of the CSD and CID registers in SPI mode is a simple
// read-block transaction.

char mmcReadRegister (const char cmd_register, const unsigned char length)
{
    1a3c:	e92d4030 	stmdb	sp!, {r4, r5, lr}
    1a40:	e20150ff 	and	r5, r1, #255	; 0xff
    1a44:	e1a03000 	mov	r3, r0
  char uc = 0;
  char rvalue = MMC_TIMEOUT_ERROR;
//  char i = 0;

  if (mmcSetBlockLength (length) == MMC_SUCCESS)
    1a48:	e1a00005 	mov	r0, r5
    1a4c:	e20340ff 	and	r4, r3, #255	; 0xff
    1a50:	ebffff89 	bl	187c <mmcSetBlockLength>
    1a54:	e2501000 	subs	r1, r0, #0	; 0x0
    1a58:	13a040ff 	movne	r4, #255	; 0xff
    1a5c:	1a00001a 	bne	1acc <mmcReadRegister+0x90>
    {
      //CS_LOW ();
      // CRC not used: 0xff as last byte
      mmcSendCmd(cmd_register, 0x000000, 0xff);
    1a60:	e1a00004 	mov	r0, r4
    1a64:	e3a020ff 	mov	r2, #255	; 0xff
    1a68:	ebffff3c 	bl	1760 <mmcSendCmd>

      // wait for response
      // in the R1 format (0x00 is no errors)
      if (mmcGetResponse() == 0x00)
    1a6c:	ebffff76 	bl	184c <mmcGetResponse>
    1a70:	e2504000 	subs	r4, r0, #0	; 0x0
    1a74:	13a04002 	movne	r4, #2	; 0x2
    1a78:	1a000011 	bne	1ac4 <mmcReadRegister+0x88>
	{
	 if (mmcGetXXResponse(0xfe)== 0xfe)
    1a7c:	e3a000fe 	mov	r0, #254	; 0xfe
    1a80:	ebffff64 	bl	1818 <mmcGetXXResponse>
    1a84:	e35000fe 	cmp	r0, #254	; 0xfe
    1a88:	1a000008 	bne	1ab0 <mmcReadRegister+0x74>
    1a8c:	ea000004 	b	1aa4 <mmcReadRegister+0x68>
	    for (uc = 0; uc < length; uc++)
	      mmc_buffer[uc] = spiSendByte(0xff);
    1a90:	ebffff24 	bl	1728 <spiSendByte>
    1a94:	e59f3038 	ldr	r3, [pc, #56]	; 1ad4 <.text+0x1ad4>
    1a98:	e2842001 	add	r2, r4, #1	; 0x1
    1a9c:	e7c30004 	strb	r0, [r3, r4]
    1aa0:	e20240ff 	and	r4, r2, #255	; 0xff
    1aa4:	e1540005 	cmp	r4, r5
    1aa8:	e3a000ff 	mov	r0, #255	; 0xff
    1aac:	1afffff7 	bne	1a90 <mmcReadRegister+0x54>
	  // get CRC bytes (not really needed by us, but required by MMC)
	  spiSendByte(0xff);
    1ab0:	e3a000ff 	mov	r0, #255	; 0xff
    1ab4:	ebffff1b 	bl	1728 <spiSendByte>
	  spiSendByte(0xff);
    1ab8:	e3a000ff 	mov	r0, #255	; 0xff
    1abc:	ebffff19 	bl	1728 <spiSendByte>
    1ac0:	e3a040ff 	mov	r4, #255	; 0xff
	}
      else
	rvalue = MMC_RESPONSE_ERROR;
      //CS=HIGH (off)
      //CS_HIGH ();

      // Send 8 Clock pulses of delay.
      spiSendByte(0xff);
    1ac4:	e3a000ff 	mov	r0, #255	; 0xff
    1ac8:	ebffff16 	bl	1728 <spiSendByte>
    }
  //CS_HIGH ();
  return rvalue;
}// mmc_read_register
    1acc:	e1a00004 	mov	r0, r4
    1ad0:	e8bd8030 	ldmia	sp!, {r4, r5, pc}
    1ad4:	00200959 	eoreq	r0, r0, r9, asr r9

00001ad8 <AT91F_PDC_Open>:
//*----------------------------------------------------------------------------
__inline void AT91F_PDC_DisableRx (
	AT91PS_PDC pPDC )       // \arg pointer to a PDC controller
{
	pPDC->PDC_PTCR = AT91C_PDC_RXTDIS;
    1ad8:	e3a02002 	mov	r2, #2	; 0x2
    1adc:	e5802020 	str	r2, [r0, #32]
    1ae0:	e3a03000 	mov	r3, #0	; 0x0
    1ae4:	e3a02c02 	mov	r2, #512	; 0x200
    1ae8:	e5802020 	str	r2, [r0, #32]
    1aec:	e5803018 	str	r3, [r0, #24]
    1af0:	e580301c 	str	r3, [r0, #28]
    1af4:	e5803010 	str	r3, [r0, #16]
    1af8:	e5803014 	str	r3, [r0, #20]
    1afc:	e5803008 	str	r3, [r0, #8]
    1b00:	e580300c 	str	r3, [r0, #12]
    1b04:	e5803000 	str	r3, [r0]
    1b08:	e5803004 	str	r3, [r0, #4]
    1b0c:	e2833001 	add	r3, r3, #1	; 0x1
    1b10:	e5803020 	str	r3, [r0, #32]
    1b14:	e28330ff 	add	r3, r3, #255	; 0xff
    1b18:	e5803020 	str	r3, [r0, #32]
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PDC_IsTxEmpty
//* \brief Test if the current transfer descriptor has been sent
//*----------------------------------------------------------------------------
__inline int AT91F_PDC_IsTxEmpty ( // \return return 1 if transfer is complete
	AT91PS_PDC pPDC )       // \arg pointer to a PDC controller
{
	return !(pPDC->PDC_TCR);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PDC_IsNextTxEmpty
//* \brief Test if the next transfer descriptor has been moved to the current td
//*----------------------------------------------------------------------------
__inline int AT91F_PDC_IsNextTxEmpty ( // \return return 1 if transfer is complete
	AT91PS_PDC pPDC )       // \arg pointer to a PDC controller
{
	return !(pPDC->PDC_TNCR);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PDC_IsRxEmpty
//* \brief Test if the current transfer descriptor has been filled
//*----------------------------------------------------------------------------
__inline int AT91F_PDC_IsRxEmpty ( // \return return 1 if transfer is complete
	AT91PS_PDC pPDC )       // \arg pointer to a PDC controller
{
	return !(pPDC->PDC_RCR);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PDC_IsNextRxEmpty
//* \brief Test if the next transfer descriptor has been moved to the current td
//*----------------------------------------------------------------------------
__inline int AT91F_PDC_IsNextRxEmpty ( // \return return 1 if transfer is complete
	AT91PS_PDC pPDC )       // \arg pointer to a PDC controller
{
	return !(pPDC->PDC_RNCR);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PDC_Open
//* \brief Open PDC: disable TX and RX reset transfer descriptors, re-enable RX and TX
//*----------------------------------------------------------------------------
__inline void AT91F_PDC_Open (
	AT91PS_PDC pPDC)       // \arg pointer to a PDC controller
{
    //* Disable the RX and TX PDC transfer requests
	AT91F_PDC_DisableRx(pPDC);
	AT91F_PDC_DisableTx(pPDC);

	//* Reset all Counter register Next buffer first
	AT91F_PDC_SetNextTx(pPDC, (char *) 0, 0);
	AT91F_PDC_SetNextRx(pPDC, (char *) 0, 0);
	AT91F_PDC_SetTx(pPDC, (char *) 0, 0);
	AT91F_PDC_SetRx(pPDC, (char *) 0, 0);

    //* Enable the RX and TX PDC transfer requests
	AT91F_PDC_EnableRx(pPDC);
	AT91F_PDC_EnableTx(pPDC);
}
    1b1c:	e12fff1e 	bx	lr

00001b20 <Trace_Toggel_LED>:

//*----------------------------------------------------------------------------
//* \fn    AT91F_PDC_Close
//* \brief Close PDC: disable TX and RX reset transfer descriptors
//*----------------------------------------------------------------------------
__inline void AT91F_PDC_Close (
	AT91PS_PDC pPDC)       // \arg pointer to a PDC controller
{
    //* Disable the RX and TX PDC transfer requests
	AT91F_PDC_DisableRx(pPDC);
	AT91F_PDC_DisableTx(pPDC);

	//* Reset all Counter register Next buffer first
	AT91F_PDC_SetNextTx(pPDC, (char *) 0, 0);
	AT91F_PDC_SetNextRx(pPDC, (char *) 0, 0);
	AT91F_PDC_SetTx(pPDC, (char *) 0, 0);
	AT91F_PDC_SetRx(pPDC, (char *) 0, 0);

}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PDC_SendFrame
//* \brief Close PDC: disable TX and RX reset transfer descriptors
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PDC_SendFrame(
	AT91PS_PDC pPDC,
	char *pBuffer,
	unsigned int szBuffer,
	char *pNextBuffer,
	unsigned int szNextBuffer )
{
	if (AT91F_PDC_IsTxEmpty(pPDC)) {
		//* Buffer and next buffer can be initialized
		AT91F_PDC_SetTx(pPDC, pBuffer, szBuffer);
		AT91F_PDC_SetNextTx(pPDC, pNextBuffer, szNextBuffer);
		return 2;
	}
	else if (AT91F_PDC_IsNextTxEmpty(pPDC)) {
		//* Only one buffer can be initialized
		AT91F_PDC_SetNextTx(pPDC, pBuffer, szBuffer);
		return 1;
	}
	else {
		//* All buffer are in use...
		return 0;
	}
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PDC_ReceiveFrame
//* \brief Close PDC: disable TX and RX reset transfer descriptors
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PDC_ReceiveFrame (
	AT91PS_PDC pPDC,
	char *pBuffer,
	unsigned int szBuffer,
	char *pNextBuffer,
	unsigned int szNextBuffer )
{
	if (AT91F_PDC_IsRxEmpty(pPDC)) {
		//* Buffer and next buffer can be initialized
		AT91F_PDC_SetRx(pPDC, pBuffer, szBuffer);
		AT91F_PDC_SetNextRx(pPDC, pNextBuffer, szNextBuffer);
		return 2;
	}
	else if (AT91F_PDC_IsNextRxEmpty(pPDC)) {
		//* Only one buffer can be initialized
		AT91F_PDC_SetNextRx(pPDC, pBuffer, szBuffer);
		return 1;
	}
	else {
		//* All buffer are in use...
		return 0;
	}
}
/* *****************************************************************************
                SOFTWARE API FOR DBGU
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_DBGU_InterruptEnable
//* \brief Enable DBGU Interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_DBGU_InterruptEnable(
        AT91PS_DBGU pDbgu,   // \arg  pointer to a DBGU controller
        unsigned int flag) // \arg  dbgu interrupt to be enabled
{
        pDbgu->DBGU_IER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_DBGU_InterruptDisable
//* \brief Disable DBGU Interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_DBGU_InterruptDisable(
        AT91PS_DBGU pDbgu,   // \arg  pointer to a DBGU controller
        unsigned int flag) // \arg  dbgu interrupt to be disabled
{
        pDbgu->DBGU_IDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_DBGU_GetInterruptMaskStatus
//* \brief Return DBGU Interrupt Mask Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_DBGU_GetInterruptMaskStatus( // \return DBGU Interrupt Mask Status
        AT91PS_DBGU pDbgu) // \arg  pointer to a DBGU controller
{
        return pDbgu->DBGU_IMR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_DBGU_IsInterruptMasked
//* \brief Test if DBGU Interrupt is Masked 
//*----------------------------------------------------------------------------
__inline int AT91F_DBGU_IsInterruptMasked(
        AT91PS_DBGU pDbgu,   // \arg  pointer to a DBGU controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_DBGU_GetInterruptMaskStatus(pDbgu) & flag);
}

/* *****************************************************************************
                SOFTWARE API FOR PIO
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgPeriph
//* \brief Enable pins to be drived by peripheral
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgPeriph(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int periphAEnable,  // \arg PERIPH A to enable
	unsigned int periphBEnable)  // \arg PERIPH B to enable

{
	pPio->PIO_ASR = periphAEnable;
	pPio->PIO_BSR = periphBEnable;
	pPio->PIO_PDR = (periphAEnable | periphBEnable); // Set in Periph mode
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgOutput
//* \brief Enable PIO in output mode
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgOutput(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int pioEnable)      // \arg PIO to be enabled
{
	pPio->PIO_PER = pioEnable; // Set in PIO mode
	pPio->PIO_OER = pioEnable; // Configure in Output
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgInput
//* \brief Enable PIO in input mode
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgInput(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int inputEnable)      // \arg PIO to be enabled
{
	// Disable output
	pPio->PIO_ODR  = inputEnable;
	pPio->PIO_PER  = inputEnable;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgOpendrain
//* \brief Configure PIO in open drain
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgOpendrain(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int multiDrvEnable) // \arg pio to be configured in open drain
{
	// Configure the multi-drive option
	pPio->PIO_MDDR = ~multiDrvEnable;
	pPio->PIO_MDER = multiDrvEnable;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgPullup
//* \brief Enable pullup on PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgPullup(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int pullupEnable)   // \arg enable pullup on PIO
{
		// Connect or not Pullup
	pPio->PIO_PPUDR = ~pullupEnable;
	pPio->PIO_PPUER = pullupEnable;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgDirectDrive
//* \brief Enable direct drive on PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgDirectDrive(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int directDrive)    // \arg PIO to be configured with direct drive

{
	// Configure the Direct Drive
	pPio->PIO_OWDR  = ~directDrive;
	pPio->PIO_OWER  = directDrive;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgInputFilter
//* \brief Enable input filter on input PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgInputFilter(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int inputFilter)    // \arg PIO to be configured with input filter

{
	// Configure the Direct Drive
	pPio->PIO_IFDR  = ~inputFilter;
	pPio->PIO_IFER  = inputFilter;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetInput
//* \brief Return PIO input value
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetInput( // \return PIO input
	AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
	return pPio->PIO_PDSR;
    1b20:	e3e02c0b 	mvn	r2, #2816	; 0xb00
    1b24:	e51230c3 	ldr	r3, [r2, #-195]
//* Object              : Toggel a LED
//*----------------------------------------------------------------------------
void Trace_Toggel_LED (unsigned int Led)
{
    if ( (AT91F_PIO_GetInput(AT91C_BASE_PIOA) & Led ) == Led )
    1b28:	e0033000 	and	r3, r3, r0
    1b2c:	e1530000 	cmp	r3, r0
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
    1b30:	050200cb 	streq	r0, [r2, #-203]
    1b34:	150200cf 	strne	r0, [r2, #-207]
    1b38:	e12fff1e 	bx	lr

00001b3c <Usart_c_irq_handler>:
    {
        AT91F_PIO_ClearOutput( AT91C_BASE_PIOA, Led );
    }
    else
    {
        AT91F_PIO_SetOutput( AT91C_BASE_PIOA, Led );
    }
}
//*------------------------- Interrupt Function -------------------------------

//*----------------------------------------------------------------------------
//* Function Name       : Usart_c_irq_handler
//* Object              : C handler interrupt function called by the interrupts
//*                       assembling routine
//*----------------------------------------------------------------------------
void Usart_c_irq_handler(void)
{
	AT91PS_USART USART_pt = COM0;
    1b3c:	e59f3110 	ldr	r3, [pc, #272]	; 1c54 <.text+0x1c54>
    1b40:	e92d4070 	stmdb	sp!, {r4, r5, r6, lr}
    1b44:	e5934000 	ldr	r4, [r3]
	unsigned int status;

	//* get Usart status register and a#include "AT91SAM7S64.h"ctive interrupt
	status = USART_pt->US_CSR ;
    1b48:	e5942014 	ldr	r2, [r4, #20]
        status &= USART_pt->US_IMR;
    1b4c:	e5943010 	ldr	r3, [r4, #16]
    1b50:	e0026003 	and	r6, r2, r3

	if ( status & AT91C_US_RXBUFF){
    1b54:	e3160a01 	tst	r6, #4096	; 0x1000
    1b58:	0a000017 	beq	1bbc <Usart_c_irq_handler+0x80>
	//* Toggel LED
 	//Trace_Toggel_LED( AT91B_LED3) ;
	//* transfert the char to DBGU
	 if ( first == 0){
    1b5c:	e59f50f4 	ldr	r5, [pc, #244]	; 1c58 <.text+0x1c58>
    1b60:	e5953000 	ldr	r3, [r5]
    1b64:	e3530000 	cmp	r3, #0	; 0x0
    1b68:	e59fe0ec 	ldr	lr, [pc, #236]	; 1c5c <.text+0x1c5c>
    1b6c:	e59fc0ec 	ldr	ip, [pc, #236]	; 1c60 <.text+0x1c60>
    1b70:	e59f10ec 	ldr	r1, [pc, #236]	; 1c64 <.text+0x1c64>
    1b74:	1a000007 	bne	1b98 <Usart_c_irq_handler+0x5c>
 	     COM0->US_RPR = (unsigned int) buff_rx1;
	     COM0->US_RCR = 100;
    1b78:	e3a02064 	mov	r2, #100	; 0x64
    1b7c:	e584e100 	str	lr, [r4, #256]
 	     pCDC.Write(&pCDC, buff_rx,100);
    1b80:	e1a0000c 	mov	r0, ip
    1b84:	e5842104 	str	r2, [r4, #260]
    1b88:	e1a0e00f 	mov	lr, pc
    1b8c:	e59cf010 	ldr	pc, [ip, #16]
 	     first =1;
    1b90:	e3a03001 	mov	r3, #1	; 0x1
    1b94:	ea000007 	b	1bb8 <Usart_c_irq_handler+0x7c>
	   }else{
	     COM0->US_RPR = (unsigned int) buff_rx;
	     COM0->US_RCR = 100;
    1b98:	e3a02064 	mov	r2, #100	; 0x64
    1b9c:	e5841100 	str	r1, [r4, #256]
	     pCDC.Write(&pCDC, buff_rx1,100);
    1ba0:	e1a0000c 	mov	r0, ip
    1ba4:	e1a0100e 	mov	r1, lr
    1ba8:	e5842104 	str	r2, [r4, #260]
    1bac:	e1a0e00f 	mov	lr, pc
    1bb0:	e59cf010 	ldr	pc, [ip, #16]
	     first=0;
    1bb4:	e3a03000 	mov	r3, #0	; 0x0
    1bb8:	e5853000 	str	r3, [r5]
	   }
	}
//* Check error

	if ( status & AT91C_US_TIMEOUT){
    1bbc:	e3160c01 	tst	r6, #256	; 0x100
    1bc0:	0a000020 	beq	1c48 <Usart_c_irq_handler+0x10c>
	 //Trace_Toggel_LED( AT91B_LED4) ;
	 status = 100 - COM0->US_RCR;
    1bc4:	e59f3088 	ldr	r3, [pc, #136]	; 1c54 <.text+0x1c54>
    1bc8:	e5930000 	ldr	r0, [r3]
    1bcc:	e5903104 	ldr	r3, [r0, #260]
	 if  (status !=0){
    1bd0:	e2732064 	rsbs	r2, r3, #100	; 0x64
    1bd4:	0a00001b 	beq	1c48 <Usart_c_irq_handler+0x10c>
 	   if ( first == 0){
    1bd8:	e59f5078 	ldr	r5, [pc, #120]	; 1c58 <.text+0x1c58>
    1bdc:	e5953000 	ldr	r3, [r5]
    1be0:	e3530000 	cmp	r3, #0	; 0x0
    1be4:	e59fe070 	ldr	lr, [pc, #112]	; 1c5c <.text+0x1c5c>
    1be8:	e59fc070 	ldr	ip, [pc, #112]	; 1c60 <.text+0x1c60>
    1bec:	e59f1070 	ldr	r1, [pc, #112]	; 1c64 <.text+0x1c64>
    1bf0:	1a000007 	bne	1c14 <Usart_c_irq_handler+0xd8>
		COM0->US_RPR = (unsigned int) buff_rx1;
		COM0->US_RCR = 100;
    1bf4:	e2833064 	add	r3, r3, #100	; 0x64
    1bf8:	e580e100 	str	lr, [r0, #256]
    1bfc:	e5803104 	str	r3, [r0, #260]
 	        pCDC.Write(&pCDC, buff_rx,status);
    1c00:	e1a0000c 	mov	r0, ip
    1c04:	e1a0e00f 	mov	lr, pc
    1c08:	e59cf010 	ldr	pc, [ip, #16]
 	        first =1;
    1c0c:	e3a03001 	mov	r3, #1	; 0x1
    1c10:	ea000007 	b	1c34 <Usart_c_irq_handler+0xf8>
	   }else{
	        COM0->US_RPR = (unsigned int) buff_rx;
	        COM0->US_RCR = 100;
    1c14:	e3a03064 	mov	r3, #100	; 0x64
    1c18:	e5801100 	str	r1, [r0, #256]
    1c1c:	e5803104 	str	r3, [r0, #260]
	        pCDC.Write(&pCDC, buff_rx1,status);
    1c20:	e1a0100e 	mov	r1, lr
    1c24:	e1a0000c 	mov	r0, ip
    1c28:	e1a0e00f 	mov	lr, pc
    1c2c:	e59cf010 	ldr	pc, [ip, #16]
	        first=0;
    1c30:	e3a03000 	mov	r3, #0	; 0x0
    1c34:	e5853000 	str	r3, [r5]
	    }
            COM0->US_CR = AT91C_US_STTTO;
    1c38:	e59f3014 	ldr	r3, [pc, #20]	; 1c54 <.text+0x1c54>
    1c3c:	e5932000 	ldr	r2, [r3]
    1c40:	e3a03b02 	mov	r3, #2048	; 0x800
    1c44:	e5823000 	str	r3, [r2]
          }
	}
	//* Reset the satus bit for error
	 USART_pt->US_CR = AT91C_US_RSTSTA;
    1c48:	e3a03c01 	mov	r3, #256	; 0x100
    1c4c:	e5843000 	str	r3, [r4]
}
    1c50:	e8bd8070 	ldmia	sp!, {r4, r5, r6, pc}
    1c54:	0020203c 	eoreq	r2, r0, ip, lsr r0
    1c58:	00200b5c 	eoreq	r0, r0, ip, asr fp
    1c5c:	00200bc4 	eoreq	r0, r0, r4, asr #23
    1c60:	002014bc 	streqh	r1, [r0], -ip
    1c64:	00200b60 	eoreq	r0, r0, r0, ror #22

00001c68 <AT91F_US_Put>:
//*-------------------------- External Function -------------------------------

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_Printk
//* \brief This function is used to send a string through the US channel
//*----------------------------------------------------------------------------
void AT91F_US_Put( char *buffer) // \arg pointer to a string ending by \0
{
	while(*buffer != '\0') {
		while (!AT91F_US_TxReady(COM0));
    1c68:	e59f3030 	ldr	r3, [pc, #48]	; 1ca0 <.text+0x1ca0>
    1c6c:	e5931000 	ldr	r1, [r3]
    1c70:	ea000006 	b	1c90 <AT91F_US_Put+0x28>
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_US_TxReady (
	AT91PS_USART pUSART )     // \arg pointer to a USART controller
{
    return (pUSART->US_CSR & AT91C_US_TXRDY);
    1c74:	e5913014 	ldr	r3, [r1, #20]
    1c78:	e3130002 	tst	r3, #2	; 0x2
    1c7c:	0afffffc 	beq	1c74 <AT91F_US_Put+0xc>
__inline void AT91F_US_PutChar (
	AT91PS_USART pUSART,
	int character )
{
    pUSART->US_THR = (character & 0x1FF);
    1c80:	e1a03b82 	mov	r3, r2, lsl #23
    1c84:	e1a03ba3 	mov	r3, r3, lsr #23
    1c88:	e581301c 	str	r3, [r1, #28]
		AT91F_US_PutChar(COM0, *buffer++);
    1c8c:	e2800001 	add	r0, r0, #1	; 0x1
    1c90:	e5d02000 	ldrb	r2, [r0]
    1c94:	e3520000 	cmp	r2, #0	; 0x0
    1c98:	1afffff5 	bne	1c74 <AT91F_US_Put+0xc>
	}
}
    1c9c:	e12fff1e 	bx	lr
    1ca0:	0020203c 	eoreq	r2, r0, ip, lsr r0

00001ca4 <Usart_init>:

//*----------------------------------------------------------------------------
//* Function Name       : Usart_init
//* Object              : USART initialization
//* Input Parameters    : none
//* Output Parameters   : TRUE
//*----------------------------------------------------------------------------
void Usart_init ( void )
//* Begin
{
    1ca4:	e92d41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    COM0= AT91C_BASE_US0;
    1ca8:	e59f30c4 	ldr	r3, [pc, #196]	; 1d74 <.text+0x1d74>
    1cac:	e59f60c4 	ldr	r6, [pc, #196]	; 1d78 <.text+0x1d78>
	unsigned int baudRate ,  // \arg baudrate to be programmed
	unsigned int timeguard ) // \arg timeguard to be programmed
{
    //* Disable interrupts
    pUSART->US_IDR = (unsigned int) -1;
    1cb0:	e59f40c4 	ldr	r4, [pc, #196]	; 1d7c <.text+0x1d7c>
    1cb4:	e3e02c0b 	mvn	r2, #2816	; 0xb00
    1cb8:	e3a05040 	mov	r5, #64	; 0x40
    1cbc:	e3a01060 	mov	r1, #96	; 0x60
    1cc0:	e3a07000 	mov	r7, #0	; 0x0
    1cc4:	e5863000 	str	r3, [r6]
__inline void AT91F_PMC_EnablePeriphClock (
	AT91PS_PMC pPMC, // \arg pointer to PMC controller
	unsigned int periphIds)  // \arg IDs of peripherals to enable
{
	pPMC->PMC_PCER = periphIds;
    1cc8:	e3e03c03 	mvn	r3, #768	; 0x300
    1ccc:	e502108f 	str	r1, [r2, #-143]
    1cd0:	e502708b 	str	r7, [r2, #-139]
    1cd4:	e50210fb 	str	r1, [r2, #-251]
    1cd8:	e50350ef 	str	r5, [r3, #-239]
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_DisablePeriphClock
//* \brief Disable peripheral clock
//*----------------------------------------------------------------------------
__inline void AT91F_PMC_DisablePeriphClock (
	AT91PS_PMC pPMC, // \arg pointer to PMC controller
	unsigned int periphIds)  // \arg IDs of peripherals to enable
{
	pPMC->PMC_PCDR = periphIds;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_GetPeriphClock
//* \brief Get peripheral clock status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PMC_GetPeriphClock (
	AT91PS_PMC pPMC) // \arg pointer to PMC controller
{
	return pPMC->PMC_PCSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_CKGR_CfgMainOscillatorReg
//* \brief Cfg the main oscillator
//*----------------------------------------------------------------------------
__inline void AT91F_CKGR_CfgMainOscillatorReg (
	AT91PS_CKGR pCKGR, // \arg pointer to CKGR controller
	unsigned int mode)
{
	pCKGR->CKGR_MOR = mode;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_CKGR_GetMainOscillatorReg
//* \brief Cfg the main oscillator
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_CKGR_GetMainOscillatorReg (
	AT91PS_CKGR pCKGR) // \arg pointer to CKGR controller
{
	return pCKGR->CKGR_MOR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_CKGR_EnableMainOscillator
//* \brief Enable the main oscillator
//*----------------------------------------------------------------------------
__inline void AT91F_CKGR_EnableMainOscillator(
	AT91PS_CKGR pCKGR) // \arg pointer to CKGR controller
{
	pCKGR->CKGR_MOR |= AT91C_CKGR_MOSCEN;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_CKGR_DisableMainOscillator
//* \brief Disable the main oscillator
//*----------------------------------------------------------------------------
__inline void AT91F_CKGR_DisableMainOscillator (
	AT91PS_CKGR pCKGR) // \arg pointer to CKGR controller
{
	pCKGR->CKGR_MOR &= ~AT91C_CKGR_MOSCEN;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_CKGR_CfgMainOscStartUpTime
//* \brief Cfg MOR Register according to the main osc startup time
//*----------------------------------------------------------------------------
__inline void AT91F_CKGR_CfgMainOscStartUpTime (
	AT91PS_CKGR pCKGR, // \arg pointer to CKGR controller
	unsigned int startup_time,  // \arg main osc startup time in microsecond (us)
	unsigned int slowClock)  // \arg slowClock in Hz
{
	pCKGR->CKGR_MOR &= ~AT91C_CKGR_OSCOUNT;
	pCKGR->CKGR_MOR |= ((slowClock * startup_time)/(8*1000000)) << 8;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_CKGR_GetMainClockFreqReg
//* \brief Cfg the main oscillator
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_CKGR_GetMainClockFreqReg (
	AT91PS_CKGR pCKGR) // \arg pointer to CKGR controller
{
	return pCKGR->CKGR_MCFR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_CKGR_GetMainClock
//* \brief Return Main clock in Hz
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_CKGR_GetMainClock (
	AT91PS_CKGR pCKGR, // \arg pointer to CKGR controller
	unsigned int slowClock)  // \arg slowClock in Hz
{
	return ((pCKGR->CKGR_MCFR  & AT91C_CKGR_MAINF) * slowClock) >> 4;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_CfgMCKReg
//* \brief Cfg Master Clock Register
//*----------------------------------------------------------------------------
__inline void AT91F_PMC_CfgMCKReg (
	AT91PS_PMC pPMC, // \arg pointer to PMC controller
	unsigned int mode)
{
	pPMC->PMC_MCKR = mode;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_GetMCKReg
//* \brief Return Master Clock Register
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PMC_GetMCKReg(
	AT91PS_PMC pPMC) // \arg pointer to PMC controller
{
	return pPMC->PMC_MCKR;
}

//*------------------------------------------------------------------------------
//* \fn    AT91F_PMC_GetMasterClock
//* \brief Return master clock in Hz which correponds to processor clock for ARM7
//*------------------------------------------------------------------------------
__inline unsigned int AT91F_PMC_GetMasterClock (
	AT91PS_PMC pPMC, // \arg pointer to PMC controller
	AT91PS_CKGR pCKGR, // \arg pointer to CKGR controller
	unsigned int slowClock)  // \arg slowClock in Hz
{
	unsigned int reg = pPMC->PMC_MCKR;
	unsigned int prescaler = (1 << ((reg & AT91C_PMC_PRES) >> 2));
	unsigned int pllDivider, pllMultiplier;

	switch (reg & AT91C_PMC_CSS) {
		case AT91C_PMC_CSS_SLOW_CLK: // Slow clock selected
			return slowClock / prescaler;
		case AT91C_PMC_CSS_MAIN_CLK: // Main clock is selected
			return AT91F_CKGR_GetMainClock(pCKGR, slowClock) / prescaler;
		case AT91C_PMC_CSS_PLL_CLK: // PLLB clock is selected
			reg = pCKGR->CKGR_PLLR;
			pllDivider    = (reg  & AT91C_CKGR_DIV);
			pllMultiplier = ((reg  & AT91C_CKGR_MUL) >> 16) + 1;
			return AT91F_CKGR_GetMainClock(pCKGR, slowClock) / pllDivider * pllMultiplier / prescaler;
	}
	return 0;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_EnablePCK
//* \brief Enable peripheral clock
//*----------------------------------------------------------------------------
__inline void AT91F_PMC_EnablePCK (
	AT91PS_PMC pPMC, // \arg pointer to PMC controller
	unsigned int pck,  // \arg Peripheral clock identifier 0 .. 7
	unsigned int mode)
{
	pPMC->PMC_PCKR[pck] = mode;
	pPMC->PMC_SCER = (1 << pck) << 8;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_DisablePCK
//* \brief Enable peripheral clock
//*----------------------------------------------------------------------------
__inline void AT91F_PMC_DisablePCK (
	AT91PS_PMC pPMC, // \arg pointer to PMC controller
	unsigned int pck)  // \arg Peripheral clock identifier 0 .. 7
{
	pPMC->PMC_SCDR = (1 << pck) << 8;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_EnableIt
//* \brief Enable PMC interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_PMC_EnableIt (
	AT91PS_PMC pPMC,     // pointer to a PMC controller
	unsigned int flag)   // IT to be enabled
{
	//* Write to the IER register
	pPMC->PMC_IER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_DisableIt
//* \brief Disable PMC interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_PMC_DisableIt (
	AT91PS_PMC pPMC, // pointer to a PMC controller
	unsigned int flag) // IT to be disabled
{
	//* Write to the IDR register
	pPMC->PMC_IDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_GetStatus
//* \brief Return PMC Interrupt Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PMC_GetStatus( // \return PMC Interrupt Status
	AT91PS_PMC pPMC) // pointer to a PMC controller
{
	return pPMC->PMC_SR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_GetInterruptMaskStatus
//* \brief Return PMC Interrupt Mask Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PMC_GetInterruptMaskStatus( // \return PMC Interrupt Mask Status
	AT91PS_PMC pPMC) // pointer to a PMC controller
{
	return pPMC->PMC_IMR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_IsInterruptMasked
//* \brief Test if PMC Interrupt is Masked
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PMC_IsInterruptMasked(
        AT91PS_PMC pPMC,   // \arg  pointer to a PMC controller
        unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_PMC_GetInterruptMaskStatus(pPMC) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_IsStatusSet
//* \brief Test if PMC Status is Set
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PMC_IsStatusSet(
        AT91PS_PMC pPMC,   // \arg  pointer to a PMC controller
        unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_PMC_GetStatus(pPMC) & flag);
}/* *****************************************************************************
                SOFTWARE API FOR RSTC
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_RSTSoftReset
//* \brief Start Software Reset
//*----------------------------------------------------------------------------
__inline void AT91F_RSTSoftReset(
        AT91PS_RSTC pRSTC,
        unsigned int reset)
{
	pRSTC->RSTC_RCR = (0xA5000000 | reset);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_RSTSetMode
//* \brief Set Reset Mode
//*----------------------------------------------------------------------------
__inline void AT91F_RSTSetMode(
        AT91PS_RSTC pRSTC,
        unsigned int mode)
{
	pRSTC->RSTC_RMR = (0xA5000000 | mode);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_RSTGetMode
//* \brief Get Reset Mode
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_RSTGetMode(
        AT91PS_RSTC pRSTC)
{
	return (pRSTC->RSTC_RMR);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_RSTGetStatus
//* \brief Get Reset Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_RSTGetStatus(
        AT91PS_RSTC pRSTC)
{
	return (pRSTC->RSTC_RSR);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_RSTIsSoftRstActive
//* \brief Return !=0 if software reset is still not completed
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_RSTIsSoftRstActive(
        AT91PS_RSTC pRSTC)
{
	return ((pRSTC->RSTC_RSR) & AT91C_RSTC_SRCMP);
}
/* *****************************************************************************
                SOFTWARE API FOR RTTC
   ***************************************************************************** */
//*--------------------------------------------------------------------------------------
//* \fn     AT91F_SetRTT_TimeBase()
//* \brief  Set the RTT prescaler according to the TimeBase in ms
//*--------------------------------------------------------------------------------------
__inline unsigned int AT91F_RTTSetTimeBase(
        AT91PS_RTTC pRTTC, 
        unsigned int ms)
{
	if (ms > 2000)
		return 1;   // AT91C_TIME_OUT_OF_RANGE
	pRTTC->RTTC_RTMR &= ~0xFFFF;	
	pRTTC->RTTC_RTMR |= (((ms << 15) /1000) & 0xFFFF);	
	return 0;
}

//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTTSetPrescaler()
//* \brief  Set the new prescaler value
//*--------------------------------------------------------------------------------------
__inline unsigned int AT91F_RTTSetPrescaler(
        AT91PS_RTTC pRTTC, 
        unsigned int rtpres)
{
	pRTTC->RTTC_RTMR &= ~0xFFFF;	
	pRTTC->RTTC_RTMR |= (rtpres & 0xFFFF);	
	return (pRTTC->RTTC_RTMR);
}

//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTTRestart()
//* \brief  Restart the RTT prescaler
//*--------------------------------------------------------------------------------------
__inline void AT91F_RTTRestart(
        AT91PS_RTTC pRTTC)
{
	pRTTC->RTTC_RTMR |= AT91C_RTTC_RTTRST;	
}


//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTT_SetAlarmINT()
//* \brief  Enable RTT Alarm Interrupt
//*--------------------------------------------------------------------------------------
__inline void AT91F_RTTSetAlarmINT(
        AT91PS_RTTC pRTTC)
{
	pRTTC->RTTC_RTMR |= AT91C_RTTC_ALMIEN;
}

//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTT_ClearAlarmINT()
//* \brief  Disable RTT Alarm Interrupt
//*--------------------------------------------------------------------------------------
__inline void AT91F_RTTClearAlarmINT(
        AT91PS_RTTC pRTTC)
{
	pRTTC->RTTC_RTMR &= ~AT91C_RTTC_ALMIEN;
}

//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTT_SetRttIncINT()
//* \brief  Enable RTT INC Interrupt
//*--------------------------------------------------------------------------------------
__inline void AT91F_RTTSetRttIncINT(
        AT91PS_RTTC pRTTC)
{
	pRTTC->RTTC_RTMR |= AT91C_RTTC_RTTINCIEN;
}

//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTT_ClearRttIncINT()
//* \brief  Disable RTT INC Interrupt
//*--------------------------------------------------------------------------------------
__inline void AT91F_RTTClearRttIncINT(
        AT91PS_RTTC pRTTC)
{
	pRTTC->RTTC_RTMR &= ~AT91C_RTTC_RTTINCIEN;
}

//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTT_SetAlarmValue()
//* \brief  Set RTT Alarm Value
//*--------------------------------------------------------------------------------------
__inline void AT91F_RTTSetAlarmValue(
        AT91PS_RTTC pRTTC, unsigned int alarm)
{
	pRTTC->RTTC_RTAR = alarm;
}

//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTT_GetAlarmValue()
//* \brief  Get RTT Alarm Value
//*--------------------------------------------------------------------------------------
__inline unsigned int AT91F_RTTGetAlarmValue(
        AT91PS_RTTC pRTTC)
{
	return(pRTTC->RTTC_RTAR);
}

//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTTGetStatus()
//* \brief  Read the RTT status
//*--------------------------------------------------------------------------------------
__inline unsigned int AT91F_RTTGetStatus(
        AT91PS_RTTC pRTTC)
{
	return(pRTTC->RTTC_RTSR);
}

//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTT_ReadValue()
//* \brief  Read the RTT value
//*--------------------------------------------------------------------------------------
__inline unsigned int AT91F_RTTReadValue(
        AT91PS_RTTC pRTTC)
{
        register volatile unsigned int val1,val2;
	do
	{
		val1 = pRTTC->RTTC_RTVR;
		val2 = pRTTC->RTTC_RTVR;
	}	
	while(val1 != val2);
	return(val1);
}
/* *****************************************************************************
                SOFTWARE API FOR PITC
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_PITInit
//* \brief System timer init : period in second, system clock freq in MHz
//*----------------------------------------------------------------------------
__inline void AT91F_PITInit(
        AT91PS_PITC pPITC,
        unsigned int period,
        unsigned int pit_frequency)
{
	pPITC->PITC_PIMR = period? (period * pit_frequency + 8) >> 4 : 0; // +8 to avoid %10 and /10
	pPITC->PITC_PIMR |= AT91C_PITC_PITEN;	 
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PITSetPIV
//* \brief Set the PIT Periodic Interval Value 
//*----------------------------------------------------------------------------
__inline void AT91F_PITSetPIV(
        AT91PS_PITC pPITC,
        unsigned int piv)
{
	pPITC->PITC_PIMR = piv | (pPITC->PITC_PIMR & (AT91C_PITC_PITEN | AT91C_PITC_PITIEN));
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PITEnableInt
//* \brief Enable PIT periodic interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_PITEnableInt(
        AT91PS_PITC pPITC)
{
	pPITC->PITC_PIMR |= AT91C_PITC_PITIEN;	 
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PITDisableInt
//* \brief Disable PIT periodic interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_PITDisableInt(
        AT91PS_PITC pPITC)
{
	pPITC->PITC_PIMR &= ~AT91C_PITC_PITIEN;	 
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PITGetMode
//* \brief Read PIT mode register
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PITGetMode(
        AT91PS_PITC pPITC)
{
	return(pPITC->PITC_PIMR);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PITGetStatus
//* \brief Read PIT status register
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PITGetStatus(
        AT91PS_PITC pPITC)
{
	return(pPITC->PITC_PISR);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PITGetPIIR
//* \brief Read PIT CPIV and PICNT without ressetting the counters
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PITGetPIIR(
        AT91PS_PITC pPITC)
{
	return(pPITC->PITC_PIIR);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PITGetPIVR
//* \brief Read System timer CPIV and PICNT without ressetting the counters
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PITGetPIVR(
        AT91PS_PITC pPITC)
{
	return(pPITC->PITC_PIVR);
}
/* *****************************************************************************
                SOFTWARE API FOR WDTC
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_WDTSetMode
//* \brief Set Watchdog Mode Register
//*----------------------------------------------------------------------------
__inline void AT91F_WDTSetMode(
        AT91PS_WDTC pWDTC,
        unsigned int Mode)
{
	pWDTC->WDTC_WDMR = Mode;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_WDTRestart
//* \brief Restart Watchdog
//*----------------------------------------------------------------------------
__inline void AT91F_WDTRestart(
        AT91PS_WDTC pWDTC)
{
	pWDTC->WDTC_WDCR = 0xA5000001;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_WDTSGettatus
//* \brief Get Watchdog Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_WDTSGettatus(
        AT91PS_WDTC pWDTC)
{
	return(pWDTC->WDTC_WDSR & 0x3);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_WDTGetPeriod
//* \brief Translate ms into Watchdog Compatible value
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_WDTGetPeriod(unsigned int ms)
{
	if ((ms < 4) || (ms > 16000))
		return 0;
	return((ms << 8) / 1000);
}
/* *****************************************************************************
                SOFTWARE API FOR VREG
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_VREG_Enable_LowPowerMode
//* \brief Enable VREG Low Power Mode
//*----------------------------------------------------------------------------
__inline void AT91F_VREG_Enable_LowPowerMode(
        AT91PS_VREG pVREG)
{
	pVREG->VREG_MR |= AT91C_VREG_PSTDBY;	 
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_VREG_Disable_LowPowerMode
//* \brief Disable VREG Low Power Mode
//*----------------------------------------------------------------------------
__inline void AT91F_VREG_Disable_LowPowerMode(
        AT91PS_VREG pVREG)
{
	pVREG->VREG_MR &= ~AT91C_VREG_PSTDBY;	 
}/* *****************************************************************************
                SOFTWARE API FOR MC
   ***************************************************************************** */

#define AT91C_MC_CORRECT_KEY  ((unsigned int) 0x5A << 24) // (MC) Correct Protect Key

//*----------------------------------------------------------------------------
//* \fn    AT91F_MC_Remap
//* \brief Make Remap
//*----------------------------------------------------------------------------
__inline void AT91F_MC_Remap (void)     //  
{
    AT91PS_MC pMC = (AT91PS_MC) AT91C_BASE_MC;
    
    pMC->MC_RCR = AT91C_MC_RCB;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_MC_EFC_CfgModeReg
//* \brief Configure the EFC Mode Register of the MC controller
//*----------------------------------------------------------------------------
__inline void AT91F_MC_EFC_CfgModeReg (
	AT91PS_MC pMC, // pointer to a MC controller
	unsigned int mode)        // mode register 
{
	// Write to the FMR register
	pMC->MC_FMR = mode;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_MC_EFC_GetModeReg
//* \brief Return MC EFC Mode Regsiter
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_MC_EFC_GetModeReg(
	AT91PS_MC pMC) // pointer to a MC controller
{
	return pMC->MC_FMR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_MC_EFC_ComputeFMCN
//* \brief Return MC EFC Mode Regsiter
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_MC_EFC_ComputeFMCN(
	int master_clock) // master clock in Hz
{
	return (master_clock/1000000 +2);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_MC_EFC_PerformCmd
//* \brief Perform EFC Command
//*----------------------------------------------------------------------------
__inline void AT91F_MC_EFC_PerformCmd (
	AT91PS_MC pMC, // pointer to a MC controller
    unsigned int transfer_cmd)
{
	pMC->MC_FCR = transfer_cmd;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_MC_EFC_GetStatus
//* \brief Return MC EFC Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_MC_EFC_GetStatus(
	AT91PS_MC pMC) // pointer to a MC controller
{
	return pMC->MC_FSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_MC_EFC_IsInterruptMasked
//* \brief Test if EFC MC Interrupt is Masked 
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_MC_EFC_IsInterruptMasked(
        AT91PS_MC pMC,   // \arg  pointer to a MC controller
        unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_MC_EFC_GetModeReg(pMC) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_MC_EFC_IsInterruptSet
//* \brief Test if EFC MC Interrupt is Set
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_MC_EFC_IsInterruptSet(
        AT91PS_MC pMC,   // \arg  pointer to a MC controller
        unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_MC_EFC_GetStatus(pMC) & flag);
}

/* *****************************************************************************
                SOFTWARE API FOR SPI
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_Open
//* \brief Open a SPI Port
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_SPI_Open (
        const unsigned int null)  // \arg
{
        /* NOT DEFINED AT THIS MOMENT */
        return ( 0 );
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_CfgCs
//* \brief Configure SPI chip select register
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_CfgCs (
	AT91PS_SPI pSPI,     // pointer to a SPI controller
	int cs,     // SPI cs number (0 to 3)
 	int val)   //  chip select register
{
	//* Write to the CSR register
	*(pSPI->SPI_CSR + cs) = val;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_EnableIt
//* \brief Enable SPI interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_EnableIt (
	AT91PS_SPI pSPI,     // pointer to a SPI controller
	unsigned int flag)   // IT to be enabled
{
	//* Write to the IER register
	pSPI->SPI_IER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_DisableIt
//* \brief Disable SPI interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_DisableIt (
	AT91PS_SPI pSPI, // pointer to a SPI controller
	unsigned int flag) // IT to be disabled
{
	//* Write to the IDR register
	pSPI->SPI_IDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_Reset
//* \brief Reset the SPI controller
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_Reset (
	AT91PS_SPI pSPI // pointer to a SPI controller
	)
{
	//* Write to the CR register
	pSPI->SPI_CR = AT91C_SPI_SWRST;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_Enable
//* \brief Enable the SPI controller
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_Enable (
	AT91PS_SPI pSPI // pointer to a SPI controller
	)
{
	//* Write to the CR register
	pSPI->SPI_CR = AT91C_SPI_SPIEN;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_Disable
//* \brief Disable the SPI controller
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_Disable (
	AT91PS_SPI pSPI // pointer to a SPI controller
	)
{
	//* Write to the CR register
	pSPI->SPI_CR = AT91C_SPI_SPIDIS;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_CfgMode
//* \brief Enable the SPI controller
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_CfgMode (
	AT91PS_SPI pSPI, // pointer to a SPI controller
	int mode)        // mode register 
{
	//* Write to the MR register
	pSPI->SPI_MR = mode;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_CfgPCS
//* \brief Switch to the correct PCS of SPI Mode Register : Fixed Peripheral Selected
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_CfgPCS (
	AT91PS_SPI pSPI, // pointer to a SPI controller
	char PCS_Device) // PCS of the Device
{	
 	//* Write to the MR register
	pSPI->SPI_MR &= 0xFFF0FFFF;
	pSPI->SPI_MR |= ( (PCS_Device<<16) & AT91C_SPI_PCS );
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_ReceiveFrame
//* \brief Return 2 if PDC has been initialized with Buffer and Next Buffer, 1 if PDC has been initializaed with Next Buffer, 0 if PDC is busy
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_SPI_ReceiveFrame (
	AT91PS_SPI pSPI,
	char *pBuffer,
	unsigned int szBuffer,
	char *pNextBuffer,
	unsigned int szNextBuffer )
{
	return AT91F_PDC_ReceiveFrame(
		(AT91PS_PDC) &(pSPI->SPI_RPR),
		pBuffer,
		szBuffer,
		pNextBuffer,
		szNextBuffer);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_SendFrame
//* \brief Return 2 if PDC has been initialized with Buffer and Next Buffer, 1 if PDC has been initializaed with Next Buffer, 0 if PDC is bSPIy
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_SPI_SendFrame(
	AT91PS_SPI pSPI,
	char *pBuffer,
	unsigned int szBuffer,
	char *pNextBuffer,
	unsigned int szNextBuffer )
{
	return AT91F_PDC_SendFrame(
		(AT91PS_PDC) &(pSPI->SPI_RPR),
		pBuffer,
		szBuffer,
		pNextBuffer,
		szNextBuffer);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_Close
//* \brief Close SPI: disable IT disable transfert, close PDC
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_Close (
	AT91PS_SPI pSPI)     // \arg pointer to a SPI controller
{
    //* Reset all the Chip Select register
    pSPI->SPI_CSR[0] = 0 ;
    pSPI->SPI_CSR[1] = 0 ;
    pSPI->SPI_CSR[2] = 0 ;
    pSPI->SPI_CSR[3] = 0 ;

    //* Reset the SPI mode
    pSPI->SPI_MR = 0  ;

    //* Disable all interrupts
    pSPI->SPI_IDR = 0xFFFFFFFF ;

    //* Abort the Peripheral Data Transfers
    AT91F_PDC_Close((AT91PS_PDC) &(pSPI->SPI_RPR));

    //* Disable receiver and transmitter and stop any activity immediately
    pSPI->SPI_CR = AT91C_SPI_SPIDIS;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_PutChar
//* \brief Send a character,does not check if ready to send
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_PutChar (
	AT91PS_SPI pSPI,
	unsigned int character,
             unsigned int cs_number )
{
    unsigned int value_for_cs;
    value_for_cs = (~(1 << cs_number)) & 0xF;  //Place a zero among a 4 ONEs number
    pSPI->SPI_TDR = (character & 0xFFFF) | (value_for_cs << 16);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_GetChar
//* \brief Receive a character,does not check if a character is available
//*----------------------------------------------------------------------------
__inline int AT91F_SPI_GetChar (
	const AT91PS_SPI pSPI)
{
    return((pSPI->SPI_RDR) & 0xFFFF);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_GetInterruptMaskStatus
//* \brief Return SPI Interrupt Mask Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_SPI_GetInterruptMaskStatus( // \return SPI Interrupt Mask Status
        AT91PS_SPI pSpi) // \arg  pointer to a SPI controller
{
        return pSpi->SPI_IMR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_IsInterruptMasked
//* \brief Test if SPI Interrupt is Masked 
//*----------------------------------------------------------------------------
__inline int AT91F_SPI_IsInterruptMasked(
        AT91PS_SPI pSpi,   // \arg  pointer to a SPI controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_SPI_GetInterruptMaskStatus(pSpi) & flag);
}

/* *****************************************************************************
                SOFTWARE API FOR ADC
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_EnableIt
//* \brief Enable ADC interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_ADC_EnableIt (
	AT91PS_ADC pADC,     // pointer to a ADC controller
	unsigned int flag)   // IT to be enabled
{
	//* Write to the IER register
	pADC->ADC_IER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_DisableIt
//* \brief Disable ADC interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_ADC_DisableIt (
	AT91PS_ADC pADC, // pointer to a ADC controller
	unsigned int flag) // IT to be disabled
{
	//* Write to the IDR register
	pADC->ADC_IDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetStatus
//* \brief Return ADC Interrupt Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetStatus( // \return ADC Interrupt Status
	AT91PS_ADC pADC) // pointer to a ADC controller
{
	return pADC->ADC_SR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetInterruptMaskStatus
//* \brief Return ADC Interrupt Mask Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetInterruptMaskStatus( // \return ADC Interrupt Mask Status
	AT91PS_ADC pADC) // pointer to a ADC controller
{
	return pADC->ADC_IMR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_IsInterruptMasked
//* \brief Test if ADC Interrupt is Masked 
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_IsInterruptMasked(
        AT91PS_ADC pADC,   // \arg  pointer to a ADC controller
        unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_ADC_GetInterruptMaskStatus(pADC) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_IsStatusSet
//* \brief Test if ADC Status is Set
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_IsStatusSet(
        AT91PS_ADC pADC,   // \arg  pointer to a ADC controller
        unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_ADC_GetStatus(pADC) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_CfgModeReg
//* \brief Configure the Mode Register of the ADC controller
//*----------------------------------------------------------------------------
__inline void AT91F_ADC_CfgModeReg (
	AT91PS_ADC pADC, // pointer to a ADC controller
	unsigned int mode)        // mode register 
{
	//* Write to the MR register
	pADC->ADC_MR = mode;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetModeReg
//* \brief Return the Mode Register of the ADC controller value
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetModeReg (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_MR;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_CfgTimings
//* \brief Configure the different necessary timings of the ADC controller
//*----------------------------------------------------------------------------
__inline void AT91F_ADC_CfgTimings (
	AT91PS_ADC pADC, // pointer to a ADC controller
	unsigned int mck_clock, // in MHz 
	unsigned int adc_clock, // in MHz 
	unsigned int startup_time, // in us 
	unsigned int sample_and_hold_time)	// in ns  
{
	unsigned int prescal,startup,shtim;
	
	prescal = mck_clock/(2*adc_clock) - 1;
	startup = adc_clock*startup_time/8 - 1;
	shtim = adc_clock*sample_and_hold_time/1000 - 1;
	
	//* Write to the MR register
	pADC->ADC_MR = ( (prescal<<8) & AT91C_ADC_PRESCAL) | ( (startup<<16) & AT91C_ADC_STARTUP) | ( (shtim<<24) & AT91C_ADC_SHTIM);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_EnableChannel
//* \brief Return ADC Timer Register Value
//*----------------------------------------------------------------------------
__inline void AT91F_ADC_EnableChannel (
	AT91PS_ADC pADC, // pointer to a ADC controller
	unsigned int channel)        // mode register 
{
	//* Write to the CHER register
	pADC->ADC_CHER = channel;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_DisableChannel
//* \brief Return ADC Timer Register Value
//*----------------------------------------------------------------------------
__inline void AT91F_ADC_DisableChannel (
	AT91PS_ADC pADC, // pointer to a ADC controller
	unsigned int channel)        // mode register 
{
	//* Write to the CHDR register
	pADC->ADC_CHDR = channel;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetChannelStatus
//* \brief Return ADC Timer Register Value
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetChannelStatus (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_CHSR;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_StartConversion
//* \brief Software request for a analog to digital conversion 
//*----------------------------------------------------------------------------
__inline void AT91F_ADC_StartConversion (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	pADC->ADC_CR = AT91C_ADC_START;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_SoftReset
//* \brief Software reset
//*----------------------------------------------------------------------------
__inline void AT91F_ADC_SoftReset (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	pADC->ADC_CR = AT91C_ADC_SWRST;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetLastConvertedData
//* \brief Return the Last Converted Data
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetLastConvertedData (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_LCDR;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetConvertedDataCH0
//* \brief Return the Channel 0 Converted Data
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetConvertedDataCH0 (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_CDR0;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetConvertedDataCH1
//* \brief Return the Channel 1 Converted Data
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetConvertedDataCH1 (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_CDR1;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetConvertedDataCH2
//* \brief Return the Channel 2 Converted Data
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetConvertedDataCH2 (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_CDR2;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetConvertedDataCH3
//* \brief Return the Channel 3 Converted Data
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetConvertedDataCH3 (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_CDR3;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetConvertedDataCH4
//* \brief Return the Channel 4 Converted Data
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetConvertedDataCH4 (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_CDR4;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetConvertedDataCH5
//* \brief Return the Channel 5 Converted Data
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetConvertedDataCH5 (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_CDR5;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetConvertedDataCH6
//* \brief Return the Channel 6 Converted Data
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetConvertedDataCH6 (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_CDR6;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetConvertedDataCH7
//* \brief Return the Channel 7 Converted Data
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetConvertedDataCH7 (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_CDR7;	
}

/* *****************************************************************************
                SOFTWARE API FOR SSC
   ***************************************************************************** */
//* Define the standard I2S mode configuration

//* Configuration to set in the SSC Transmit Clock Mode Register
//* Parameters :  nb_bit_by_slot : 8, 16 or 32 bits
//* 			  nb_slot_by_frame : number of channels
#define AT91C_I2S_ASY_MASTER_TX_SETTING(nb_bit_by_slot, nb_slot_by_frame)( +\
									   AT91C_SSC_CKS_DIV   +\
                            		   AT91C_SSC_CKO_CONTINOUS      +\
                            		   AT91C_SSC_CKG_NONE    +\
                                       AT91C_SSC_START_FALL_RF +\
                           			   AT91C_SSC_STTOUT  +\
                            		   ((1<<16) & AT91C_SSC_STTDLY) +\
                            		   ((((nb_bit_by_slot*nb_slot_by_frame)/2)-1) <<24))


//* Configuration to set in the SSC Transmit Frame Mode Register
//* Parameters : nb_bit_by_slot : 8, 16 or 32 bits
//* 			 nb_slot_by_frame : number of channels
#define AT91C_I2S_ASY_TX_FRAME_SETTING(nb_bit_by_slot, nb_slot_by_frame)( +\
									(nb_bit_by_slot-1)  +\
                            		AT91C_SSC_MSBF   +\
                            		(((nb_slot_by_frame-1)<<8) & AT91C_SSC_DATNB)  +\
                            		(((nb_bit_by_slot-1)<<16) & AT91C_SSC_FSLEN) +\
                            		AT91C_SSC_FSOS_NEGATIVE)


//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_SetBaudrate
//* \brief Set the baudrate according to the CPU clock
//*----------------------------------------------------------------------------
__inline void AT91F_SSC_SetBaudrate (
        AT91PS_SSC pSSC,        // \arg pointer to a SSC controller
        unsigned int mainClock, // \arg peripheral clock
        unsigned int speed)     // \arg SSC baudrate
{
        unsigned int baud_value;
        //* Define the baud rate divisor register
        if (speed == 0)
           baud_value = 0;
        else
        {
           baud_value = (unsigned int) (mainClock * 10)/(2*speed);
           if ((baud_value % 10) >= 5)
                  baud_value = (baud_value / 10) + 1;
           else
                  baud_value /= 10;
        }

        pSSC->SSC_CMR = baud_value;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_Configure
//* \brief Configure SSC
//*----------------------------------------------------------------------------
__inline void AT91F_SSC_Configure (
             AT91PS_SSC pSSC,          // \arg pointer to a SSC controller
             unsigned int syst_clock,  // \arg System Clock Frequency
             unsigned int baud_rate,   // \arg Expected Baud Rate Frequency
             unsigned int clock_rx,    // \arg Receiver Clock Parameters
             unsigned int mode_rx,     // \arg mode Register to be programmed
             unsigned int clock_tx,    // \arg Transmitter Clock Parameters
             unsigned int mode_tx)     // \arg mode Register to be programmed
{
    //* Disable interrupts
	pSSC->SSC_IDR = (unsigned int) -1;

    //* Reset receiver and transmitter
	pSSC->SSC_CR = AT91C_SSC_SWRST | AT91C_SSC_RXDIS | AT91C_SSC_TXDIS ;

    //* Define the Clock Mode Register
	AT91F_SSC_SetBaudrate(pSSC, syst_clock, baud_rate);

     //* Write the Receive Clock Mode Register
	pSSC->SSC_RCMR =  clock_rx;

     //* Write the Transmit Clock Mode Register
	pSSC->SSC_TCMR =  clock_tx;

     //* Write the Receive Frame Mode Register
	pSSC->SSC_RFMR =  mode_rx;

     //* Write the Transmit Frame Mode Register
	pSSC->SSC_TFMR =  mode_tx;

    //* Clear Transmit and Receive Counters
	AT91F_PDC_Open((AT91PS_PDC) &(pSSC->SSC_RPR));


}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_EnableRx
//* \brief Enable receiving datas
//*----------------------------------------------------------------------------
__inline void AT91F_SSC_EnableRx (
	AT91PS_SSC pSSC)     // \arg pointer to a SSC controller
{
    //* Enable receiver
    pSSC->SSC_CR = AT91C_SSC_RXEN;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_DisableRx
//* \brief Disable receiving datas
//*----------------------------------------------------------------------------
__inline void AT91F_SSC_DisableRx (
	AT91PS_SSC pSSC)     // \arg pointer to a SSC controller
{
    //* Disable receiver
    pSSC->SSC_CR = AT91C_SSC_RXDIS;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_EnableTx
//* \brief Enable sending datas
//*----------------------------------------------------------------------------
__inline void AT91F_SSC_EnableTx (
	AT91PS_SSC pSSC)     // \arg pointer to a SSC controller
{
    //* Enable  transmitter
    pSSC->SSC_CR = AT91C_SSC_TXEN;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_DisableTx
//* \brief Disable sending datas
//*----------------------------------------------------------------------------
__inline void AT91F_SSC_DisableTx (
	AT91PS_SSC pSSC)     // \arg pointer to a SSC controller
{
    //* Disable  transmitter
    pSSC->SSC_CR = AT91C_SSC_TXDIS;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_EnableIt
//* \brief Enable SSC IT
//*----------------------------------------------------------------------------
__inline void AT91F_SSC_EnableIt (
	AT91PS_SSC pSSC, // \arg pointer to a SSC controller
	unsigned int flag)   // \arg IT to be enabled
{
	//* Write to the IER register
	pSSC->SSC_IER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_DisableIt
//* \brief Disable SSC IT
//*----------------------------------------------------------------------------
__inline void AT91F_SSC_DisableIt (
	AT91PS_SSC pSSC, // \arg pointer to a SSC controller
	unsigned int flag)   // \arg IT to be disabled
{
	//* Write to the IDR register
	pSSC->SSC_IDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_ReceiveFrame
//* \brief Return 2 if PDC has been initialized with Buffer and Next Buffer, 1 if PDC has been initialized with Next Buffer, 0 if PDC is busy
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_SSC_ReceiveFrame (
	AT91PS_SSC pSSC,
	char *pBuffer,
	unsigned int szBuffer,
	char *pNextBuffer,
	unsigned int szNextBuffer )
{
	return AT91F_PDC_ReceiveFrame(
		(AT91PS_PDC) &(pSSC->SSC_RPR),
		pBuffer,
		szBuffer,
		pNextBuffer,
		szNextBuffer);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_SendFrame
//* \brief Return 2 if PDC has been initialized with Buffer and Next Buffer, 1 if PDC has been initialized with Next Buffer, 0 if PDC is busy
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_SSC_SendFrame(
	AT91PS_SSC pSSC,
	char *pBuffer,
	unsigned int szBuffer,
	char *pNextBuffer,
	unsigned int szNextBuffer )
{
	return AT91F_PDC_SendFrame(
		(AT91PS_PDC) &(pSSC->SSC_RPR),
		pBuffer,
		szBuffer,
		pNextBuffer,
		szNextBuffer);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_GetInterruptMaskStatus
//* \brief Return SSC Interrupt Mask Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_SSC_GetInterruptMaskStatus( // \return SSC Interrupt Mask Status
        AT91PS_SSC pSsc) // \arg  pointer to a SSC controller
{
        return pSsc->SSC_IMR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_IsInterruptMasked
//* \brief Test if SSC Interrupt is Masked 
//*----------------------------------------------------------------------------
__inline int AT91F_SSC_IsInterruptMasked(
        AT91PS_SSC pSsc,   // \arg  pointer to a SSC controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_SSC_GetInterruptMaskStatus(pSsc) & flag);
}

/* *****************************************************************************
                SOFTWARE API FOR USART
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_US_Baudrate
//* \brief Calculate the baudrate
//* Standard Asynchronous Mode : 8 bits , 1 stop , no parity
#define AT91C_US_ASYNC_MODE ( AT91C_US_USMODE_NORMAL + \
                        AT91C_US_NBSTOP_1_BIT + \
                        AT91C_US_PAR_NONE + \
                        AT91C_US_CHRL_8_BITS + \
                        AT91C_US_CLKS_CLOCK )

//* Standard External Asynchronous Mode : 8 bits , 1 stop , no parity
#define AT91C_US_ASYNC_SCK_MODE ( AT91C_US_USMODE_NORMAL + \
                            AT91C_US_NBSTOP_1_BIT + \
                            AT91C_US_PAR_NONE + \
                            AT91C_US_CHRL_8_BITS + \
                            AT91C_US_CLKS_EXT )

//* Standard Synchronous Mode : 8 bits , 1 stop , no parity
#define AT91C_US_SYNC_MODE ( AT91C_US_SYNC + \
                       AT91C_US_USMODE_NORMAL + \
                       AT91C_US_NBSTOP_1_BIT + \
                       AT91C_US_PAR_NONE + \
                       AT91C_US_CHRL_8_BITS + \
                       AT91C_US_CLKS_CLOCK )

//* SCK used Label
#define AT91C_US_SCK_USED (AT91C_US_CKLO | AT91C_US_CLKS_EXT)

//* Standard ISO T=0 Mode : 8 bits , 1 stop , parity
#define AT91C_US_ISO_READER_MODE ( AT91C_US_USMODE_ISO7816_0 + \
					   		 AT91C_US_CLKS_CLOCK +\
                       		 AT91C_US_NBSTOP_1_BIT + \
                       		 AT91C_US_PAR_EVEN + \
                       		 AT91C_US_CHRL_8_BITS + \
                       		 AT91C_US_CKLO +\
                       		 AT91C_US_OVER)

//* Standard IRDA mode
#define AT91C_US_ASYNC_IRDA_MODE (  AT91C_US_USMODE_IRDA + \
                            AT91C_US_NBSTOP_1_BIT + \
                            AT91C_US_PAR_NONE + \
                            AT91C_US_CHRL_8_BITS + \
                            AT91C_US_CLKS_CLOCK )

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_Baudrate
//* \brief Caluculate baud_value according to the main clock and the baud rate
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_US_Baudrate (
	const unsigned int main_clock, // \arg peripheral clock
	const unsigned int baud_rate)  // \arg UART baudrate
{
	unsigned int baud_value = ((main_clock*10)/(baud_rate * 16));
	if ((baud_value % 10) >= 5)
		baud_value = (baud_value / 10) + 1;
	else
		baud_value /= 10;
	return baud_value;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_SetBaudrate
//* \brief Set the baudrate according to the CPU clock
//*----------------------------------------------------------------------------
__inline void AT91F_US_SetBaudrate (
	AT91PS_USART pUSART,    // \arg pointer to a USART controller
	unsigned int mainClock, // \arg peripheral clock
	unsigned int speed)     // \arg UART baudrate
{
	//* Define the baud rate divisor register
	pUSART->US_BRGR = AT91F_US_Baudrate(mainClock, speed);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_SetTimeguard
//* \brief Set USART timeguard
//*----------------------------------------------------------------------------
__inline void AT91F_US_SetTimeguard (
	AT91PS_USART pUSART,    // \arg pointer to a USART controller
	unsigned int timeguard) // \arg timeguard value
{
	//* Write the Timeguard Register
	pUSART->US_TTGR = timeguard ;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_EnableIt
//* \brief Enable USART IT
//*----------------------------------------------------------------------------
__inline void AT91F_US_EnableIt (
	AT91PS_USART pUSART, // \arg pointer to a USART controller
	unsigned int flag)   // \arg IT to be enabled
{
	//* Write to the IER register
	pUSART->US_IER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_DisableIt
//* \brief Disable USART IT
//*----------------------------------------------------------------------------
__inline void AT91F_US_DisableIt (
	AT91PS_USART pUSART, // \arg pointer to a USART controller
	unsigned int flag)   // \arg IT to be disabled
{
	//* Write to the IER register
	pUSART->US_IDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_Configure
//* \brief Configure USART
//*----------------------------------------------------------------------------
__inline void AT91F_US_Configure (
	AT91PS_USART pUSART,     // \arg pointer to a USART controller
	unsigned int mainClock,  // \arg peripheral clock
	unsigned int mode ,      // \arg mode Register to be programmed
	unsigned int baudRate ,  // \arg baudrate to be programmed
	unsigned int timeguard ) // \arg timeguard to be programmed
{
    //* Disable interrupts
    pUSART->US_IDR = (unsigned int) -1;
    1cdc:	e2833c03 	add	r3, r3, #768	; 0x300
    1ce0:	e50430f3 	str	r3, [r4, #-243]

    //* Reset receiver and transmitter
    pUSART->US_CR = AT91C_US_RSTRX | AT91C_US_RSTTX | AT91C_US_RXDIS | AT91C_US_TXDIS ;

	//* Define the baud rate divisor register
	AT91F_US_SetBaudrate(pUSART, mainClock, baudRate);

	//* Write the Timeguard Register
	AT91F_US_SetTimeguard(pUSART, timeguard);

    //* Clear Transmit and Receive Counters
    AT91F_PDC_Open((AT91PS_PDC) &(pUSART->US_RPR));
    1ce4:	e59f8094 	ldr	r8, [pc, #148]	; 1d80 <.text+0x1d80>
    1ce8:	e28330ad 	add	r3, r3, #173	; 0xad
    1cec:	e50430ff 	str	r3, [r4, #-255]
    1cf0:	e3a0301a 	mov	r3, #26	; 0x1a
    1cf4:	e50430df 	str	r3, [r4, #-223]
    1cf8:	e1a00008 	mov	r0, r8
    1cfc:	e50470d7 	str	r7, [r4, #-215]
    1d00:	ebffff74 	bl	1ad8 <AT91F_PDC_Open>
    //* Define RXD and TXD as peripheral
    // Configure PIO controllers to periph mode
    AT91F_PIO_CfgPeriph(
	 AT91C_BASE_PIOA, // PIO controller base address
	 ((unsigned int) AT91C_PA5_RXD0    ) |
	 ((unsigned int) AT91C_PA6_TXD0    ) , // Peripheral A
	 0 ); // Peripheral B

    //* First, enable the clock of the PIOB
    AT91F_PMC_EnablePeriphClock ( AT91C_BASE_PMC, 1 << AT91C_ID_US0 ) ;

    //* Usart Configure
    AT91F_US_Configure (COM0, MCK,AT91C_US_ASYNC_MODE,USART_BAUD_RATE , 0);

    //* Enable usart
    COM0->US_CR = AT91C_US_RXEN | AT91C_US_TXEN;
    1d04:	e5962000 	ldr	r2, [r6]
    //* Clear Transmit and Receive Counters
    AT91F_PDC_Open((AT91PS_PDC) &(pUSART->US_RPR));

    //* Define the USART mode
    pUSART->US_MR = mode  ;
    1d08:	e3a03d23 	mov	r3, #2240	; 0x8c0
    1d0c:	e50430fb 	str	r3, [r4, #-251]
    1d10:	e2433e87 	sub	r3, r3, #2160	; 0x870
    1d14:	e5823000 	str	r3, [r2]
{
	unsigned int oldHandler;
    unsigned int mask ;

    oldHandler = pAic->AIC_SVR[irq_id];
    1d18:	e3e02c0f 	mvn	r2, #3840	; 0xf00
    1d1c:	e5123067 	ldr	r3, [r2, #-103]

    mask = 0x1 << irq_id ;
    //* Disable the interrupt on the interrupt controller
    pAic->AIC_IDCR = mask ;
    //* Save the interrupt handler routine pointer and the interrupt priority
    pAic->AIC_SVR[irq_id] = (unsigned int) newHandler ;
    1d20:	e59f305c 	ldr	r3, [pc, #92]	; 1d84 <.text+0x1d84>
    1d24:	e5825025 	str	r5, [r2, #37]
    1d28:	e5023067 	str	r3, [r2, #-103]
    //* Store the Source Mode Register
    pAic->AIC_SMR[irq_id] = src_type | priority  ;
    1d2c:	e3a03041 	mov	r3, #65	; 0x41
    1d30:	e50230e7 	str	r3, [r2, #-231]

    //* open Usart interrupt
    AT91F_AIC_ConfigureIt (AT91C_BASE_AIC, AT91C_ID_US0, USART_INTERRUPT_LEVEL,
                           AT91C_AIC_SRCTYPE_EXT_HIGH_LEVEL, Usart_c_irq_handler);
    AT91F_AIC_EnableIt (AT91C_BASE_AIC, AT91C_ID_US0);
    // Set the PDC
    AT91F_PDC_Open (AT91C_BASE_PDC_US0);
    1d34:	e1a00008 	mov	r0, r8
    pAic->AIC_SVR[irq_id] = (unsigned int) newHandler ;
    //* Store the Source Mode Register
    pAic->AIC_SMR[irq_id] = src_type | priority  ;
    //* Clear the interrupt on the interrupt controller
    pAic->AIC_ICCR = mask ;
    1d38:	e5825029 	str	r5, [r2, #41]

	return oldHandler;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_AIC_EnableIt
//* \brief Enable corresponding IT number
//*----------------------------------------------------------------------------
__inline void AT91F_AIC_EnableIt (
	AT91PS_AIC pAic,      // \arg pointer to the AIC registers
	unsigned int irq_id ) // \arg interrupt number to initialize
{
    //* Enable the interrupt on the interrupt controller
    pAic->AIC_IECR = 0x1 << irq_id ;
    1d3c:	e5825021 	str	r5, [r2, #33]
    1d40:	ebffff64 	bl	1ad8 <AT91F_PDC_Open>
    COM0->US_RPR = (unsigned int) buff_rx;
    1d44:	e5962000 	ldr	r2, [r6]
    1d48:	e59f3038 	ldr	r3, [pc, #56]	; 1d88 <.text+0x1d88>
    1d4c:	e5823100 	str	r3, [r2, #256]
    COM0->US_RCR = 100;
    1d50:	e3a03064 	mov	r3, #100	; 0x64
    1d54:	e5823104 	str	r3, [r2, #260]
    first = 0;
    1d58:	e59f302c 	ldr	r3, [pc, #44]	; 1d8c <.text+0x1d8c>
    1d5c:	e5837000 	str	r7, [r3]
    COM0->US_RTOR = 10;
    1d60:	e3a0300a 	mov	r3, #10	; 0xa
    1d64:	e5823024 	str	r3, [r2, #36]
	AT91PS_USART pUSART, // \arg pointer to a USART controller
	unsigned int flag)   // \arg IT to be enabled
{
	//* Write to the IER register
	pUSART->US_IER = flag;
    1d68:	e3a03c11 	mov	r3, #4352	; 0x1100
    1d6c:	e5823008 	str	r3, [r2, #8]
    //* Enable USART IT error and AT91C_US_ENDRX
     AT91F_US_EnableIt(COM0,AT91C_US_RXBUFF | AT91C_US_TIMEOUT );
//* End
}
    1d70:	e8bd81f0 	ldmia	sp!, {r4, r5, r6, r7, r8, pc}
    1d74:	fffc0000 	swinv	0x00fc0000
    1d78:	0020203c 	eoreq	r2, r0, ip, lsr r0
    1d7c:	fffc00ff 	swinv	0x00fc00ff
    1d80:	fffc0100 	swinv	0x00fc0100
    1d84:	00001b3c 	andeq	r1, r0, ip, lsr fp
    1d88:	00200b60 	eoreq	r0, r0, r0, ror #22
    1d8c:	00200b5c 	eoreq	r0, r0, ip, asr fp

00001d90 <memcpy>:
    1d90:	e352000f 	cmp	r2, #15	; 0xf
    1d94:	e52de004 	str	lr, [sp, #-4]!
    1d98:	e1a0c000 	mov	ip, r0
    1d9c:	e1a0e002 	mov	lr, r2
    1da0:	9a000002 	bls	1db0 <memcpy+0x20>
    1da4:	e1813000 	orr	r3, r1, r0
    1da8:	e3130003 	tst	r3, #3	; 0x3
    1dac:	0a000008 	beq	1dd4 <memcpy+0x44>
    1db0:	e35e0000 	cmp	lr, #0	; 0x0
    1db4:	049df004 	ldreq	pc, [sp], #4
    1db8:	e3a02000 	mov	r2, #0	; 0x0
    1dbc:	e4d13001 	ldrb	r3, [r1], #1
    1dc0:	e7c2300c 	strb	r3, [r2, ip]
    1dc4:	e2822001 	add	r2, r2, #1	; 0x1
    1dc8:	e152000e 	cmp	r2, lr
    1dcc:	1afffffa 	bne	1dbc <memcpy+0x2c>
    1dd0:	e49df004 	ldr	pc, [sp], #4
    1dd4:	e5913000 	ldr	r3, [r1]
    1dd8:	e58c3000 	str	r3, [ip]
    1ddc:	e5912004 	ldr	r2, [r1, #4]
    1de0:	e58c2004 	str	r2, [ip, #4]
    1de4:	e5913008 	ldr	r3, [r1, #8]
    1de8:	e58c3008 	str	r3, [ip, #8]
    1dec:	e24ee010 	sub	lr, lr, #16	; 0x10
    1df0:	e591300c 	ldr	r3, [r1, #12]
    1df4:	e35e000f 	cmp	lr, #15	; 0xf
    1df8:	e58c300c 	str	r3, [ip, #12]
    1dfc:	e2811010 	add	r1, r1, #16	; 0x10
    1e00:	e28cc010 	add	ip, ip, #16	; 0x10
    1e04:	8afffff2 	bhi	1dd4 <memcpy+0x44>
    1e08:	e35e0003 	cmp	lr, #3	; 0x3
    1e0c:	9affffe7 	bls	1db0 <memcpy+0x20>
    1e10:	e24ee004 	sub	lr, lr, #4	; 0x4
    1e14:	e4913004 	ldr	r3, [r1], #4
    1e18:	e35e0003 	cmp	lr, #3	; 0x3
    1e1c:	e48c3004 	str	r3, [ip], #4
    1e20:	8afffffa 	bhi	1e10 <memcpy+0x80>
    1e24:	e35e0000 	cmp	lr, #0	; 0x0
    1e28:	1affffe2 	bne	1db8 <memcpy+0x28>
    1e2c:	e49df004 	ldr	pc, [sp], #4

00001e30 <memset>:
    1e30:	e3520003 	cmp	r2, #3	; 0x3
    1e34:	e20110ff 	and	r1, r1, #255	; 0xff
    1e38:	e1a0c000 	mov	ip, r0
    1e3c:	9a000001 	bls	1e48 <memset+0x18>
    1e40:	e3100003 	tst	r0, #3	; 0x3
    1e44:	0a000008 	beq	1e6c <memset+0x3c>
    1e48:	e3520000 	cmp	r2, #0	; 0x0
    1e4c:	012fff1e 	bxeq	lr
    1e50:	e20110ff 	and	r1, r1, #255	; 0xff
    1e54:	e3a03000 	mov	r3, #0	; 0x0
    1e58:	e7c3100c 	strb	r1, [r3, ip]
    1e5c:	e2833001 	add	r3, r3, #1	; 0x1
    1e60:	e1530002 	cmp	r3, r2
    1e64:	1afffffb 	bne	1e58 <memset+0x28>
    1e68:	e12fff1e 	bx	lr
    1e6c:	e1813401 	orr	r3, r1, r1, lsl #8
    1e70:	e352000f 	cmp	r2, #15	; 0xf
    1e74:	e183c803 	orr	ip, r3, r3, lsl #16
    1e78:	e1a03000 	mov	r3, r0
    1e7c:	9a000009 	bls	1ea8 <memset+0x78>
    1e80:	e2422010 	sub	r2, r2, #16	; 0x10
    1e84:	e352000f 	cmp	r2, #15	; 0xf
    1e88:	e583c000 	str	ip, [r3]
    1e8c:	e583c004 	str	ip, [r3, #4]
    1e90:	e583c008 	str	ip, [r3, #8]
    1e94:	e583c00c 	str	ip, [r3, #12]
    1e98:	e2833010 	add	r3, r3, #16	; 0x10
    1e9c:	8afffff7 	bhi	1e80 <memset+0x50>
    1ea0:	e3520003 	cmp	r2, #3	; 0x3
    1ea4:	9a000003 	bls	1eb8 <memset+0x88>
    1ea8:	e2422004 	sub	r2, r2, #4	; 0x4
    1eac:	e3520003 	cmp	r2, #3	; 0x3
    1eb0:	e483c004 	str	ip, [r3], #4
    1eb4:	8afffffb 	bhi	1ea8 <memset+0x78>
    1eb8:	e3520000 	cmp	r2, #0	; 0x0
    1ebc:	e1a0c003 	mov	ip, r3
    1ec0:	1affffe2 	bne	1e50 <memset+0x20>
    1ec4:	e12fff1e 	bx	lr

00001ec8 <sprintf>:
    1ec8:	e92d000e 	stmdb	sp!, {r1, r2, r3}
    1ecc:	e92d4030 	stmdb	sp!, {r4, r5, lr}
    1ed0:	e59f2060 	ldr	r2, [pc, #96]	; 1f38 <.text+0x1f38>
    1ed4:	e24dd060 	sub	sp, sp, #96	; 0x60
    1ed8:	e28d4070 	add	r4, sp, #112	; 0x70
    1edc:	e3e0c102 	mvn	ip, #-2147483648	; 0x80000000
    1ee0:	e1a0e000 	mov	lr, r0
    1ee4:	e1a03004 	mov	r3, r4
    1ee8:	e58dc014 	str	ip, [sp, #20]
    1eec:	e58dc008 	str	ip, [sp, #8]
    1ef0:	e5920000 	ldr	r0, [r2]
    1ef4:	e3e0c000 	mvn	ip, #0	; 0x0
    1ef8:	e59d206c 	ldr	r2, [sp, #108]
    1efc:	e1a0100d 	mov	r1, sp
    1f00:	e3a05f82 	mov	r5, #520	; 0x208
    1f04:	e58de010 	str	lr, [sp, #16]
    1f08:	e1cd50bc 	strh	r5, [sp, #12]
    1f0c:	e58de000 	str	lr, [sp]
    1f10:	e1cdc0be 	strh	ip, [sp, #14]
    1f14:	e58d405c 	str	r4, [sp, #92]
    1f18:	eb0000c2 	bl	2228 <_vfprintf_r>
    1f1c:	e59d3000 	ldr	r3, [sp]
    1f20:	e3a02000 	mov	r2, #0	; 0x0
    1f24:	e5c32000 	strb	r2, [r3]
    1f28:	e28dd060 	add	sp, sp, #96	; 0x60
    1f2c:	e8bd4030 	ldmia	sp!, {r4, r5, lr}
    1f30:	e28dd00c 	add	sp, sp, #12	; 0xc
    1f34:	e12fff1e 	bx	lr
    1f38:	00200068 	eoreq	r0, r0, r8, rrx

00001f3c <_sprintf_r>:
    1f3c:	e92d000c 	stmdb	sp!, {r2, r3}
    1f40:	e92d4030 	stmdb	sp!, {r4, r5, lr}
    1f44:	e24dd060 	sub	sp, sp, #96	; 0x60
    1f48:	e28d4070 	add	r4, sp, #112	; 0x70
    1f4c:	e3e0c102 	mvn	ip, #-2147483648	; 0x80000000
    1f50:	e1a0e001 	mov	lr, r1
    1f54:	e1a03004 	mov	r3, r4
    1f58:	e59d206c 	ldr	r2, [sp, #108]
    1f5c:	e58dc014 	str	ip, [sp, #20]
    1f60:	e58dc008 	str	ip, [sp, #8]
    1f64:	e1a0100d 	mov	r1, sp
    1f68:	e3e0c000 	mvn	ip, #0	; 0x0
    1f6c:	e3a05f82 	mov	r5, #520	; 0x208
    1f70:	e58de010 	str	lr, [sp, #16]
    1f74:	e1cd50bc 	strh	r5, [sp, #12]
    1f78:	e58de000 	str	lr, [sp]
    1f7c:	e1cdc0be 	strh	ip, [sp, #14]
    1f80:	e58d405c 	str	r4, [sp, #92]
    1f84:	eb0000a7 	bl	2228 <_vfprintf_r>
    1f88:	e59d3000 	ldr	r3, [sp]
    1f8c:	e3a02000 	mov	r2, #0	; 0x0
    1f90:	e5c32000 	strb	r2, [r3]
    1f94:	e28dd060 	add	sp, sp, #96	; 0x60
    1f98:	e8bd4030 	ldmia	sp!, {r4, r5, lr}
    1f9c:	e28dd008 	add	sp, sp, #8	; 0x8
    1fa0:	e12fff1e 	bx	lr

00001fa4 <strcmp>:
    1fa4:	e1803001 	orr	r3, r0, r1
    1fa8:	e3130003 	tst	r3, #3	; 0x3
    1fac:	e1a02000 	mov	r2, r0
    1fb0:	1a00001d 	bne	202c <strcmp+0x88>
    1fb4:	e5902000 	ldr	r2, [r0]
    1fb8:	e5913000 	ldr	r3, [r1]
    1fbc:	e1520003 	cmp	r2, r3
    1fc0:	1a000018 	bne	2028 <strcmp+0x84>
    1fc4:	e28234ff 	add	r3, r2, #-16777216	; 0xff000000
    1fc8:	e2433801 	sub	r3, r3, #65536	; 0x10000
    1fcc:	e2433c01 	sub	r3, r3, #256	; 0x100
    1fd0:	e2433001 	sub	r3, r3, #1	; 0x1
    1fd4:	e3c3347f 	bic	r3, r3, #2130706432	; 0x7f000000
    1fd8:	e3c3387f 	bic	r3, r3, #8323072	; 0x7f0000
    1fdc:	e3c33c7f 	bic	r3, r3, #32512	; 0x7f00
    1fe0:	e3c3307f 	bic	r3, r3, #127	; 0x7f
    1fe4:	e1d32002 	bics	r2, r3, r2
    1fe8:	0a000002 	beq	1ff8 <strcmp+0x54>
    1fec:	ea00001e 	b	206c <strcmp+0xc8>
    1ff0:	e1d2c00c 	bics	ip, r2, ip
    1ff4:	1a00001c 	bne	206c <strcmp+0xc8>
    1ff8:	e5b0c004 	ldr	ip, [r0, #4]!
    1ffc:	e28c34ff 	add	r3, ip, #-16777216	; 0xff000000
    2000:	e2433801 	sub	r3, r3, #65536	; 0x10000
    2004:	e2433c01 	sub	r3, r3, #256	; 0x100
    2008:	e2433001 	sub	r3, r3, #1	; 0x1
    200c:	e3c3247f 	bic	r2, r3, #2130706432	; 0x7f000000
    2010:	e5b13004 	ldr	r3, [r1, #4]!
    2014:	e3c2287f 	bic	r2, r2, #8323072	; 0x7f0000
    2018:	e3c22c7f 	bic	r2, r2, #32512	; 0x7f00
    201c:	e15c0003 	cmp	ip, r3
    2020:	e3c2207f 	bic	r2, r2, #127	; 0x7f
    2024:	0afffff1 	beq	1ff0 <strcmp+0x4c>
    2028:	e1a02000 	mov	r2, r0
    202c:	e5d23000 	ldrb	r3, [r2]
    2030:	e3530000 	cmp	r3, #0	; 0x0
    2034:	1a000004 	bne	204c <strcmp+0xa8>
    2038:	ea000008 	b	2060 <strcmp+0xbc>
    203c:	e5f23001 	ldrb	r3, [r2, #1]!
    2040:	e3530000 	cmp	r3, #0	; 0x0
    2044:	e2811001 	add	r1, r1, #1	; 0x1
    2048:	0a000004 	beq	2060 <strcmp+0xbc>
    204c:	e5d10000 	ldrb	r0, [r1]
    2050:	e1500003 	cmp	r0, r3
    2054:	0afffff8 	beq	203c <strcmp+0x98>
    2058:	e0600003 	rsb	r0, r0, r3
    205c:	e12fff1e 	bx	lr
    2060:	e5d10000 	ldrb	r0, [r1]
    2064:	e0600003 	rsb	r0, r0, r3
    2068:	e12fff1e 	bx	lr
    206c:	e3a00000 	mov	r0, #0	; 0x0
    2070:	e12fff1e 	bx	lr

00002074 <strlen>:
    2074:	e3100003 	tst	r0, #3	; 0x3
    2078:	e1a01000 	mov	r1, r0
    207c:	1a000018 	bne	20e4 <strlen+0x70>
    2080:	e5902000 	ldr	r2, [r0]
    2084:	e28234ff 	add	r3, r2, #-16777216	; 0xff000000
    2088:	e2433801 	sub	r3, r3, #65536	; 0x10000
    208c:	e2433c01 	sub	r3, r3, #256	; 0x100
    2090:	e2433001 	sub	r3, r3, #1	; 0x1
    2094:	e3c3347f 	bic	r3, r3, #2130706432	; 0x7f000000
    2098:	e3c3387f 	bic	r3, r3, #8323072	; 0x7f0000
    209c:	e3c33c7f 	bic	r3, r3, #32512	; 0x7f00
    20a0:	e3c3307f 	bic	r3, r3, #127	; 0x7f
    20a4:	e1d32002 	bics	r2, r3, r2
    20a8:	e1a02000 	mov	r2, r0
    20ac:	1a00000b 	bne	20e0 <strlen+0x6c>
    20b0:	e5b02004 	ldr	r2, [r0, #4]!
    20b4:	e28234ff 	add	r3, r2, #-16777216	; 0xff000000
    20b8:	e2433801 	sub	r3, r3, #65536	; 0x10000
    20bc:	e2433c01 	sub	r3, r3, #256	; 0x100
    20c0:	e2433001 	sub	r3, r3, #1	; 0x1
    20c4:	e3c3347f 	bic	r3, r3, #2130706432	; 0x7f000000
    20c8:	e3c3387f 	bic	r3, r3, #8323072	; 0x7f0000
    20cc:	e3c33c7f 	bic	r3, r3, #32512	; 0x7f00
    20d0:	e3c3307f 	bic	r3, r3, #127	; 0x7f
    20d4:	e1d32002 	bics	r2, r3, r2
    20d8:	0afffff4 	beq	20b0 <strlen+0x3c>
    20dc:	e1a02000 	mov	r2, r0
    20e0:	e1a00002 	mov	r0, r2
    20e4:	e5d03000 	ldrb	r3, [r0]
    20e8:	e3530000 	cmp	r3, #0	; 0x0
    20ec:	0a000002 	beq	20fc <strlen+0x88>
    20f0:	e5f03001 	ldrb	r3, [r0, #1]!
    20f4:	e3530000 	cmp	r3, #0	; 0x0
    20f8:	1afffffc 	bne	20f0 <strlen+0x7c>
    20fc:	e0610000 	rsb	r0, r1, r0
    2100:	e12fff1e 	bx	lr

00002104 <strtok>:
    2104:	e59f300c 	ldr	r3, [pc, #12]	; 2118 <.text+0x2118>
    2108:	e5932000 	ldr	r2, [r3]
    210c:	e3a03001 	mov	r3, #1	; 0x1
    2110:	e282205c 	add	r2, r2, #92	; 0x5c
    2114:	ea000000 	b	211c <__strtok_r>
    2118:	00200068 	eoreq	r0, r0, r8, rrx

0000211c <__strtok_r>:
    211c:	e3500000 	cmp	r0, #0	; 0x0
    2120:	e92d4070 	stmdb	sp!, {r4, r5, r6, lr}
    2124:	e1a06002 	mov	r6, r2
    2128:	e1a04003 	mov	r4, r3
    212c:	0a000026 	beq	21cc <__strtok_r+0xb0>
    2130:	e4d03001 	ldrb	r3, [r0], #1
    2134:	e3a0e000 	mov	lr, #0	; 0x0
    2138:	e2402001 	sub	r2, r0, #1	; 0x1
    213c:	e7dec001 	ldrb	ip, [lr, r1]
    2140:	e35c0000 	cmp	ip, #0	; 0x0
    2144:	e28ee001 	add	lr, lr, #1	; 0x1
    2148:	0a000008 	beq	2170 <__strtok_r+0x54>
    214c:	e153000c 	cmp	r3, ip
    2150:	1afffff9 	bne	213c <__strtok_r+0x20>
    2154:	e3540000 	cmp	r4, #0	; 0x0
    2158:	1afffff4 	bne	2130 <__strtok_r+0x14>
    215c:	e1a01002 	mov	r1, r2
    2160:	e5860000 	str	r0, [r6]
    2164:	e5404001 	strb	r4, [r0, #-1]
    2168:	e1a00001 	mov	r0, r1
    216c:	e8bd8070 	ldmia	sp!, {r4, r5, r6, pc}
    2170:	e3530000 	cmp	r3, #0	; 0x0
    2174:	e1a02000 	mov	r2, r0
    2178:	01a01003 	moveq	r1, r3
    217c:	05863000 	streq	r3, [r6]
    2180:	0a00000f 	beq	21c4 <__strtok_r+0xa8>
    2184:	e3a0c000 	mov	ip, #0	; 0x0
    2188:	e4d0e001 	ldrb	lr, [r0], #1
    218c:	e1a0500c 	mov	r5, ip
    2190:	e2424001 	sub	r4, r2, #1	; 0x1
    2194:	ea000001 	b	21a0 <__strtok_r+0x84>
    2198:	e3530000 	cmp	r3, #0	; 0x0
    219c:	0afffff8 	beq	2184 <__strtok_r+0x68>
    21a0:	e7dc3001 	ldrb	r3, [ip, r1]
    21a4:	e15e0003 	cmp	lr, r3
    21a8:	e28cc001 	add	ip, ip, #1	; 0x1
    21ac:	1afffff9 	bne	2198 <__strtok_r+0x7c>
    21b0:	e3530000 	cmp	r3, #0	; 0x0
    21b4:	01a00003 	moveq	r0, r3
    21b8:	15405001 	strneb	r5, [r0, #-1]
    21bc:	e5860000 	str	r0, [r6]
    21c0:	e1a01004 	mov	r1, r4
    21c4:	e1a00001 	mov	r0, r1
    21c8:	e8bd8070 	ldmia	sp!, {r4, r5, r6, pc}
    21cc:	e5920000 	ldr	r0, [r2]
    21d0:	e3500000 	cmp	r0, #0	; 0x0
    21d4:	03a01000 	moveq	r1, #0	; 0x0
    21d8:	1affffd4 	bne	2130 <__strtok_r+0x14>
    21dc:	eafffff8 	b	21c4 <__strtok_r+0xa8>

000021e0 <strtok_r>:
    21e0:	e3a03001 	mov	r3, #1	; 0x1
    21e4:	eaffffcc 	b	211c <__strtok_r>

000021e8 <__sprint>:
    21e8:	e5913008 	ldr	r3, [r1, #8]
    21ec:	e3530000 	cmp	r3, #0	; 0x0
    21f0:	e92d4010 	stmdb	sp!, {r4, lr}
    21f4:	e1a02003 	mov	r2, r3
    21f8:	e1a04001 	mov	r4, r1
    21fc:	05813004 	streq	r3, [r1, #4]
    2200:	1a000001 	bne	220c <__sprint+0x24>
    2204:	e1a00002 	mov	r0, r2
    2208:	e8bd8010 	ldmia	sp!, {r4, pc}
    220c:	eb0010ed 	bl	65c8 <__sfvwrite>
    2210:	e1a02000 	mov	r2, r0
    2214:	e3a03000 	mov	r3, #0	; 0x0
    2218:	e1a00002 	mov	r0, r2
    221c:	e5843004 	str	r3, [r4, #4]
    2220:	e5843008 	str	r3, [r4, #8]
    2224:	e8bd8010 	ldmia	sp!, {r4, pc}

00002228 <_vfprintf_r>:
    2228:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    222c:	e24dde6b 	sub	sp, sp, #1712	; 0x6b0
    2230:	e1a0a001 	mov	sl, r1
    2234:	e58d0010 	str	r0, [sp, #16]
    2238:	e1a04002 	mov	r4, r2
    223c:	e1a09003 	mov	r9, r3
    2240:	eb001228 	bl	6ae8 <localeconv>
    2244:	e59d1010 	ldr	r1, [sp, #16]
    2248:	e5900000 	ldr	r0, [r0]
    224c:	e3510000 	cmp	r1, #0	; 0x0
    2250:	e58d0028 	str	r0, [sp, #40]
    2254:	0a000002 	beq	2264 <_vfprintf_r+0x3c>
    2258:	e5913038 	ldr	r3, [r1, #56]
    225c:	e3530000 	cmp	r3, #0	; 0x0
    2260:	0a0000cf 	beq	25a4 <.text+0x25a4>
    2264:	e1dac0bc 	ldrh	ip, [sl, #12]
    2268:	e31c0008 	tst	ip, #8	; 0x8
    226c:	0a0000cf 	beq	25b0 <.text+0x25b0>
    2270:	e59a3010 	ldr	r3, [sl, #16]
    2274:	e3530000 	cmp	r3, #0	; 0x0
    2278:	0a0000cc 	beq	25b0 <.text+0x25b0>
    227c:	e20c301a 	and	r3, ip, #26	; 0x1a
    2280:	e353000a 	cmp	r3, #10	; 0xa
    2284:	1a00002d 	bne	2340 <_vfprintf_r+0x118>
    2288:	e1da30fe 	ldrsh	r3, [sl, #14]
    228c:	e3530000 	cmp	r3, #0	; 0x0
    2290:	ba00002a 	blt	2340 <_vfprintf_r+0x118>
    2294:	e3ccc002 	bic	ip, ip, #2	; 0x2
    2298:	e28d8c05 	add	r8, sp, #1280	; 0x500
    229c:	e1c8ccb0 	strh	ip, [r8, #192]
    22a0:	e3a0c000 	mov	ip, #0	; 0x0
    22a4:	e58dc5cc 	str	ip, [sp, #1484]
    22a8:	e28d7e5b 	add	r7, sp, #1456	; 0x5b0
    22ac:	e1dac0be 	ldrh	ip, [sl, #14]
    22b0:	e59a501c 	ldr	r5, [sl, #28]
    22b4:	e59a6024 	ldr	r6, [sl, #36]
    22b8:	e28de060 	add	lr, sp, #96	; 0x60
    22bc:	e2877004 	add	r7, r7, #4	; 0x4
    22c0:	e24ee008 	sub	lr, lr, #8	; 0x8
    22c4:	e1a02004 	mov	r2, r4
    22c8:	e59d0010 	ldr	r0, [sp, #16]
    22cc:	e3a04b01 	mov	r4, #1024	; 0x400
    22d0:	e1a03009 	mov	r3, r9
    22d4:	e1a01007 	mov	r1, r7
    22d8:	e1c8ccb2 	strh	ip, [r8, #194]
    22dc:	e58d55d0 	str	r5, [sp, #1488]
    22e0:	e58d65d8 	str	r6, [sp, #1496]
    22e4:	e58de5c4 	str	lr, [sp, #1476]
    22e8:	e58d45c8 	str	r4, [sp, #1480]
    22ec:	e58de5b4 	str	lr, [sp, #1460]
    22f0:	e58d45bc 	str	r4, [sp, #1468]
    22f4:	ebffffcb 	bl	2228 <_vfprintf_r>
    22f8:	e3500000 	cmp	r0, #0	; 0x0
    22fc:	e58d0020 	str	r0, [sp, #32]
    2300:	ba000005 	blt	231c <_vfprintf_r+0xf4>
    2304:	e1a00007 	mov	r0, r7
    2308:	eb000ef0 	bl	5ed0 <fflush>
    230c:	e59d1020 	ldr	r1, [sp, #32]
    2310:	e3500000 	cmp	r0, #0	; 0x0
    2314:	13e01000 	mvnne	r1, #0	; 0x0
    2318:	e58d1020 	str	r1, [sp, #32]
    231c:	e28d2c05 	add	r2, sp, #1280	; 0x500
    2320:	e1d23cb0 	ldrh	r3, [r2, #192]
    2324:	e3130040 	tst	r3, #64	; 0x40
    2328:	11da30bc 	ldrneh	r3, [sl, #12]
    232c:	13833040 	orrne	r3, r3, #64	; 0x40
    2330:	11ca30bc 	strneh	r3, [sl, #12]
    2334:	e59d0020 	ldr	r0, [sp, #32]
    2338:	e28dde6b 	add	sp, sp, #1712	; 0x6b0
    233c:	e8bd8ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    2340:	e58d4018 	str	r4, [sp, #24]
    2344:	e3a03000 	mov	r3, #0	; 0x0
    2348:	e3a04000 	mov	r4, #0	; 0x0
    234c:	e3a06000 	mov	r6, #0	; 0x0
    2350:	e28d8e61 	add	r8, sp, #1552	; 0x610
    2354:	e58d3048 	str	r3, [sp, #72]
    2358:	e58d404c 	str	r4, [sp, #76]
    235c:	e58d6020 	str	r6, [sp, #32]
    2360:	e58d6030 	str	r6, [sp, #48]
    2364:	e58d6040 	str	r6, [sp, #64]
    2368:	e58d6044 	str	r6, [sp, #68]
    236c:	e58d8678 	str	r8, [sp, #1656]
    2370:	e58d6680 	str	r6, [sp, #1664]
    2374:	e58d667c 	str	r6, [sp, #1660]
    2378:	e1a05006 	mov	r5, r6
    237c:	e59d4018 	ldr	r4, [sp, #24]
    2380:	e5d43000 	ldrb	r3, [r4]
    2384:	e3530000 	cmp	r3, #0	; 0x0
    2388:	13530025 	cmpne	r3, #37	; 0x25
    238c:	0a000017 	beq	23f0 <_vfprintf_r+0x1c8>
    2390:	e59d2018 	ldr	r2, [sp, #24]
    2394:	e5f23001 	ldrb	r3, [r2, #1]!
    2398:	e3530000 	cmp	r3, #0	; 0x0
    239c:	13530025 	cmpne	r3, #37	; 0x25
    23a0:	1afffffb 	bne	2394 <_vfprintf_r+0x16c>
    23a4:	e59d5018 	ldr	r5, [sp, #24]
    23a8:	e0527005 	subs	r7, r2, r5
    23ac:	e1a04002 	mov	r4, r2
    23b0:	0a00000e 	beq	23f0 <_vfprintf_r+0x1c8>
    23b4:	e59d567c 	ldr	r5, [sp, #1660]
    23b8:	e59d6680 	ldr	r6, [sp, #1664]
    23bc:	e2855001 	add	r5, r5, #1	; 0x1
    23c0:	e59dc018 	ldr	ip, [sp, #24]
    23c4:	e3550007 	cmp	r5, #7	; 0x7
    23c8:	e0866007 	add	r6, r6, r7
    23cc:	e588c000 	str	ip, [r8]
    23d0:	e5887004 	str	r7, [r8, #4]
    23d4:	e58d6680 	str	r6, [sp, #1664]
    23d8:	e58d567c 	str	r5, [sp, #1660]
    23dc:	d2888008 	addle	r8, r8, #8	; 0x8
    23e0:	ca00041d 	bgt	345c <.text+0x345c>
    23e4:	e59d1020 	ldr	r1, [sp, #32]
    23e8:	e0811007 	add	r1, r1, r7
    23ec:	e58d1020 	str	r1, [sp, #32]
    23f0:	e5d43000 	ldrb	r3, [r4]
    23f4:	e3530000 	cmp	r3, #0	; 0x0
    23f8:	0a0006ef 	beq	3fbc <.text+0x3fbc>
    23fc:	e3a03000 	mov	r3, #0	; 0x0
    2400:	e5cd36af 	strb	r3, [sp, #1711]
    2404:	e58d3024 	str	r3, [sp, #36]
    2408:	e3a02000 	mov	r2, #0	; 0x0
    240c:	e5d43001 	ldrb	r3, [r4, #1]
    2410:	e2844001 	add	r4, r4, #1	; 0x1
    2414:	e58d4018 	str	r4, [sp, #24]
    2418:	e58d2054 	str	r2, [sp, #84]
    241c:	e3e06000 	mvn	r6, #0	; 0x0
    2420:	e59dc018 	ldr	ip, [sp, #24]
    2424:	e28cc001 	add	ip, ip, #1	; 0x1
    2428:	e58dc018 	str	ip, [sp, #24]
    242c:	e1a07003 	mov	r7, r3
    2430:	e2473020 	sub	r3, r7, #32	; 0x20
    2434:	e3530058 	cmp	r3, #88	; 0x58
    2438:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
    243c:	ea000198 	b	2aa4 <.text+0x2aa4>
    2440:	000028bc 	streqh	r2, [r0], -ip
    2444:	00002aa4 	andeq	r2, r0, r4, lsr #21
    2448:	00002aa4 	andeq	r2, r0, r4, lsr #21
    244c:	000028d4 	ldreqd	r2, [r0], -r4
    2450:	00002aa4 	andeq	r2, r0, r4, lsr #21
    2454:	00002aa4 	andeq	r2, r0, r4, lsr #21
    2458:	00002aa4 	andeq	r2, r0, r4, lsr #21
    245c:	00002aa4 	andeq	r2, r0, r4, lsr #21
    2460:	00002aa4 	andeq	r2, r0, r4, lsr #21
    2464:	00002aa4 	andeq	r2, r0, r4, lsr #21
    2468:	000028ec 	andeq	r2, r0, ip, ror #17
    246c:	00002910 	andeq	r2, r0, r0, lsl r9
    2470:	00002aa4 	andeq	r2, r0, r4, lsr #21
    2474:	000028a4 	andeq	r2, r0, r4, lsr #17
    2478:	00002fd0 	ldreqd	r2, [r0], -r0
    247c:	00002aa4 	andeq	r2, r0, r4, lsr #21
    2480:	00002f88 	andeq	r2, r0, r8, lsl #31
    2484:	00002fa0 	andeq	r2, r0, r0, lsr #31
    2488:	00002fa0 	andeq	r2, r0, r0, lsr #31
    248c:	00002fa0 	andeq	r2, r0, r0, lsr #31
    2490:	00002fa0 	andeq	r2, r0, r0, lsr #31
    2494:	00002fa0 	andeq	r2, r0, r0, lsr #31
    2498:	00002fa0 	andeq	r2, r0, r0, lsr #31
    249c:	00002fa0 	andeq	r2, r0, r0, lsr #31
    24a0:	00002fa0 	andeq	r2, r0, r0, lsr #31
    24a4:	00002fa0 	andeq	r2, r0, r0, lsr #31
    24a8:	00002aa4 	andeq	r2, r0, r4, lsr #21
    24ac:	00002aa4 	andeq	r2, r0, r4, lsr #21
    24b0:	00002aa4 	andeq	r2, r0, r4, lsr #21
    24b4:	00002aa4 	andeq	r2, r0, r4, lsr #21
    24b8:	00002aa4 	andeq	r2, r0, r4, lsr #21
    24bc:	00002aa4 	andeq	r2, r0, r4, lsr #21
    24c0:	00002aa4 	andeq	r2, r0, r4, lsr #21
    24c4:	00002aa4 	andeq	r2, r0, r4, lsr #21
    24c8:	00002aa4 	andeq	r2, r0, r4, lsr #21
    24cc:	00002978 	andeq	r2, r0, r8, ror r9
    24d0:	00002610 	andeq	r2, r0, r0, lsl r6
    24d4:	000029f4 	streqd	r2, [r0], -r4
    24d8:	000029f4 	streqd	r2, [r0], -r4
    24dc:	000029f4 	streqd	r2, [r0], -r4
    24e0:	00002aa4 	andeq	r2, r0, r4, lsr #21
    24e4:	00002aa4 	andeq	r2, r0, r4, lsr #21
    24e8:	00002aa4 	andeq	r2, r0, r4, lsr #21
    24ec:	00002aa4 	andeq	r2, r0, r4, lsr #21
    24f0:	00002f70 	andeq	r2, r0, r0, ror pc
    24f4:	00002aa4 	andeq	r2, r0, r4, lsr #21
    24f8:	00002aa4 	andeq	r2, r0, r4, lsr #21
    24fc:	000026a8 	andeq	r2, r0, r8, lsr #13
    2500:	00002aa4 	andeq	r2, r0, r4, lsr #21
    2504:	00002aa4 	andeq	r2, r0, r4, lsr #21
    2508:	00002aa4 	andeq	r2, r0, r4, lsr #21
    250c:	00002dc8 	andeq	r2, r0, r8, asr #27
    2510:	00002aa4 	andeq	r2, r0, r4, lsr #21
    2514:	00002860 	andeq	r2, r0, r0, ror #16
    2518:	00002aa4 	andeq	r2, r0, r4, lsr #21
    251c:	00002aa4 	andeq	r2, r0, r4, lsr #21
    2520:	00002924 	andeq	r2, r0, r4, lsr #18
    2524:	00002aa4 	andeq	r2, r0, r4, lsr #21
    2528:	00002aa4 	andeq	r2, r0, r4, lsr #21
    252c:	00002aa4 	andeq	r2, r0, r4, lsr #21
    2530:	00002aa4 	andeq	r2, r0, r4, lsr #21
    2534:	00002aa4 	andeq	r2, r0, r4, lsr #21
    2538:	00002aa4 	andeq	r2, r0, r4, lsr #21
    253c:	00002aa4 	andeq	r2, r0, r4, lsr #21
    2540:	00002aa4 	andeq	r2, r0, r4, lsr #21
    2544:	00002aa4 	andeq	r2, r0, r4, lsr #21
    2548:	00002aa4 	andeq	r2, r0, r4, lsr #21
    254c:	00002978 	andeq	r2, r0, r8, ror r9
    2550:	0000261c 	andeq	r2, r0, ip, lsl r6
    2554:	000029f4 	streqd	r2, [r0], -r4
    2558:	000029f4 	streqd	r2, [r0], -r4
    255c:	000029f4 	streqd	r2, [r0], -r4
    2560:	00002a8c 	andeq	r2, r0, ip, lsl #21
    2564:	0000261c 	andeq	r2, r0, ip, lsl r6
    2568:	00002aa4 	andeq	r2, r0, r4, lsr #21
    256c:	00002aa4 	andeq	r2, r0, r4, lsr #21
    2570:	00002efc 	streqd	r2, [r0], -ip
    2574:	00002aa4 	andeq	r2, r0, r4, lsr #21
    2578:	00002f2c 	andeq	r2, r0, ip, lsr #30
    257c:	000026b4 	streqh	r2, [r0], -r4
    2580:	00002d84 	andeq	r2, r0, r4, lsl #27
    2584:	00002db0 	streqh	r2, [r0], -r0
    2588:	00002aa4 	andeq	r2, r0, r4, lsr #21
    258c:	00002dc8 	andeq	r2, r0, r8, asr #27
    2590:	00002aa4 	andeq	r2, r0, r4, lsr #21
    2594:	0000286c 	andeq	r2, r0, ip, ror #16
    2598:	00002aa4 	andeq	r2, r0, r4, lsr #21
    259c:	00002aa4 	andeq	r2, r0, r4, lsr #21
    25a0:	00002d78 	andeq	r2, r0, r8, ror sp
    25a4:	e1a00001 	mov	r0, r1
    25a8:	eb000e9b 	bl	601c <__sinit>
    25ac:	eaffff2c 	b	2264 <_vfprintf_r+0x3c>
    25b0:	e1a0000a 	mov	r0, sl
    25b4:	eb000873 	bl	4788 <__swsetup>
    25b8:	e3500000 	cmp	r0, #0	; 0x0
    25bc:	1a000010 	bne	2604 <.text+0x2604>
    25c0:	e1dac0bc 	ldrh	ip, [sl, #12]
    25c4:	eaffff2c 	b	227c <_vfprintf_r+0x54>
    25c8:	e28d1e67 	add	r1, sp, #1648	; 0x670
    25cc:	e1a0000a 	mov	r0, sl
    25d0:	e2811008 	add	r1, r1, #8	; 0x8
    25d4:	ebffff03 	bl	21e8 <__sprint>
    25d8:	e3500000 	cmp	r0, #0	; 0x0
    25dc:	0a0001d8 	beq	2d44 <.text+0x2d44>
    25e0:	e59d1044 	ldr	r1, [sp, #68]
    25e4:	e3510000 	cmp	r1, #0	; 0x0
    25e8:	0a000002 	beq	25f8 <.text+0x25f8>
    25ec:	e59d0010 	ldr	r0, [sp, #16]
    25f0:	e59d1044 	ldr	r1, [sp, #68]
    25f4:	eb000f4b 	bl	6328 <_free_r>
    25f8:	e1da30bc 	ldrh	r3, [sl, #12]
    25fc:	e3130040 	tst	r3, #64	; 0x40
    2600:	0affff4b 	beq	2334 <_vfprintf_r+0x10c>
    2604:	e3e02000 	mvn	r2, #0	; 0x0
    2608:	e58d2020 	str	r2, [sp, #32]
    260c:	eaffff48 	b	2334 <_vfprintf_r+0x10c>
    2610:	e59d3054 	ldr	r3, [sp, #84]
    2614:	e3833010 	orr	r3, r3, #16	; 0x10
    2618:	e58d3054 	str	r3, [sp, #84]
    261c:	e59d4054 	ldr	r4, [sp, #84]
    2620:	e3140010 	tst	r4, #16	; 0x10
    2624:	1a000002 	bne	2634 <.text+0x2634>
    2628:	e59d5054 	ldr	r5, [sp, #84]
    262c:	e3150040 	tst	r5, #64	; 0x40
    2630:	1a000414 	bne	3688 <.text+0x3688>
    2634:	e5991000 	ldr	r1, [r9]
    2638:	e2899004 	add	r9, r9, #4	; 0x4
    263c:	e58d9050 	str	r9, [sp, #80]
    2640:	e3510000 	cmp	r1, #0	; 0x0
    2644:	b3a0302d 	movlt	r3, #45	; 0x2d
    2648:	a3a02001 	movge	r2, #1	; 0x1
    264c:	b2611000 	rsblt	r1, r1, #0	; 0x0
    2650:	b3a02001 	movlt	r2, #1	; 0x1
    2654:	b5cd36af 	strltb	r3, [sp, #1711]
    2658:	e3560000 	cmp	r6, #0	; 0x0
    265c:	aa00001f 	bge	26e0 <.text+0x26e0>
    2660:	e3520001 	cmp	r2, #1	; 0x1
    2664:	0a000384 	beq	347c <.text+0x347c>
    2668:	328d0e5b 	addcc	r0, sp, #1456	; 0x5b0
    266c:	32800004 	addcc	r0, r0, #4	; 0x4
    2670:	3a0002c1 	bcc	317c <.text+0x317c>
    2674:	e3520002 	cmp	r2, #2	; 0x2
    2678:	0a00047e 	beq	3878 <.text+0x3878>
    267c:	e59f0fcc 	ldr	r0, [pc, #4044]	; 3650 <.text+0x3650>
    2680:	ebfffe7b 	bl	2074 <strlen>
    2684:	e59fcfc4 	ldr	ip, [pc, #4036]	; 3650 <.text+0x3650>
    2688:	e1560000 	cmp	r6, r0
    268c:	a1a01006 	movge	r1, r6
    2690:	b1a01000 	movlt	r1, r0
    2694:	e1a0b000 	mov	fp, r0
    2698:	e58dc01c 	str	ip, [sp, #28]
    269c:	e58d103c 	str	r1, [sp, #60]
    26a0:	e58d6038 	str	r6, [sp, #56]
    26a4:	ea00002c 	b	275c <.text+0x275c>
    26a8:	e59d2054 	ldr	r2, [sp, #84]
    26ac:	e3822010 	orr	r2, r2, #16	; 0x10
    26b0:	e58d2054 	str	r2, [sp, #84]
    26b4:	e59d3054 	ldr	r3, [sp, #84]
    26b8:	e2132010 	ands	r2, r3, #16	; 0x10
    26bc:	0a0003a4 	beq	3554 <.text+0x3554>
    26c0:	e5991000 	ldr	r1, [r9]
    26c4:	e2899004 	add	r9, r9, #4	; 0x4
    26c8:	e58d9050 	str	r9, [sp, #80]
    26cc:	e3a02000 	mov	r2, #0	; 0x0
    26d0:	e3a03000 	mov	r3, #0	; 0x0
    26d4:	e3560000 	cmp	r6, #0	; 0x0
    26d8:	e5cd36af 	strb	r3, [sp, #1711]
    26dc:	baffffdf 	blt	2660 <.text+0x2660>
    26e0:	e59d3054 	ldr	r3, [sp, #84]
    26e4:	e3560000 	cmp	r6, #0	; 0x0
    26e8:	03510000 	cmpeq	r1, #0	; 0x0
    26ec:	e3c33080 	bic	r3, r3, #128	; 0x80
    26f0:	e58d3054 	str	r3, [sp, #84]
    26f4:	1affffd9 	bne	2660 <.text+0x2660>
    26f8:	e3520000 	cmp	r2, #0	; 0x0
    26fc:	128d2e5b 	addne	r2, sp, #1456	; 0x5b0
    2700:	12822004 	addne	r2, r2, #4	; 0x4
    2704:	158d201c 	strne	r2, [sp, #28]
    2708:	1a000009 	bne	2734 <.text+0x2734>
    270c:	e59d3054 	ldr	r3, [sp, #84]
    2710:	e3130001 	tst	r3, #1	; 0x1
    2714:	028d4e5b 	addeq	r4, sp, #1456	; 0x5b0
    2718:	128d5e5b 	addne	r5, sp, #1456	; 0x5b0
    271c:	02844004 	addeq	r4, r4, #4	; 0x4
    2720:	13a03030 	movne	r3, #48	; 0x30
    2724:	12855003 	addne	r5, r5, #3	; 0x3
    2728:	058d401c 	streq	r4, [sp, #28]
    272c:	15cd35b3 	strneb	r3, [sp, #1459]
    2730:	158d501c 	strne	r5, [sp, #28]
    2734:	e28d5e45 	add	r5, sp, #1104	; 0x450
    2738:	e59dc01c 	ldr	ip, [sp, #28]
    273c:	e2855008 	add	r5, r5, #8	; 0x8
    2740:	e06c3005 	rsb	r3, ip, r5
    2744:	e283bf57 	add	fp, r3, #348	; 0x15c
    2748:	e156000b 	cmp	r6, fp
    274c:	a1a01006 	movge	r1, r6
    2750:	b1a0100b 	movlt	r1, fp
    2754:	e58d103c 	str	r1, [sp, #60]
    2758:	e58d6038 	str	r6, [sp, #56]
    275c:	e5dd36af 	ldrb	r3, [sp, #1711]
    2760:	e3530000 	cmp	r3, #0	; 0x0
    2764:	0a0000dc 	beq	2adc <.text+0x2adc>
    2768:	e59d103c 	ldr	r1, [sp, #60]
    276c:	e59d4054 	ldr	r4, [sp, #84]
    2770:	e2811001 	add	r1, r1, #1	; 0x1
    2774:	e2144084 	ands	r4, r4, #132	; 0x84
    2778:	e58d103c 	str	r1, [sp, #60]
    277c:	e58d4014 	str	r4, [sp, #20]
    2780:	1a0000de 	bne	2b00 <.text+0x2b00>
    2784:	e59d5024 	ldr	r5, [sp, #36]
    2788:	e59dc03c 	ldr	ip, [sp, #60]
    278c:	e06c4005 	rsb	r4, ip, r5
    2790:	e3540000 	cmp	r4, #0	; 0x0
    2794:	da0000d9 	ble	2b00 <.text+0x2b00>
    2798:	e3540010 	cmp	r4, #16	; 0x10
    279c:	da000484 	ble	39b4 <.text+0x39b4>
    27a0:	e59d6680 	ldr	r6, [sp, #1664]
    27a4:	e59d567c 	ldr	r5, [sp, #1660]
    27a8:	e59f9ec8 	ldr	r9, [pc, #3784]	; 3678 <.text+0x3678>
    27ac:	ea000002 	b	27bc <.text+0x27bc>
    27b0:	e2444010 	sub	r4, r4, #16	; 0x10
    27b4:	e3540010 	cmp	r4, #16	; 0x10
    27b8:	da000015 	ble	2814 <.text+0x2814>
    27bc:	e2855001 	add	r5, r5, #1	; 0x1
    27c0:	e28d1e67 	add	r1, sp, #1648	; 0x670
    27c4:	e2866010 	add	r6, r6, #16	; 0x10
    27c8:	e3a03010 	mov	r3, #16	; 0x10
    27cc:	e3550007 	cmp	r5, #7	; 0x7
    27d0:	e5883004 	str	r3, [r8, #4]
    27d4:	e5889000 	str	r9, [r8]
    27d8:	e1a0000a 	mov	r0, sl
    27dc:	e2811008 	add	r1, r1, #8	; 0x8
    27e0:	e2888008 	add	r8, r8, #8	; 0x8
    27e4:	e58d6680 	str	r6, [sp, #1664]
    27e8:	e58d567c 	str	r5, [sp, #1660]
    27ec:	daffffef 	ble	27b0 <.text+0x27b0>
    27f0:	ebfffe7c 	bl	21e8 <__sprint>
    27f4:	e3500000 	cmp	r0, #0	; 0x0
    27f8:	1affff78 	bne	25e0 <.text+0x25e0>
    27fc:	e2444010 	sub	r4, r4, #16	; 0x10
    2800:	e3540010 	cmp	r4, #16	; 0x10
    2804:	e28d8e61 	add	r8, sp, #1552	; 0x610
    2808:	e59d6680 	ldr	r6, [sp, #1664]
    280c:	e59d567c 	ldr	r5, [sp, #1660]
    2810:	caffffe9 	bgt	27bc <.text+0x27bc>
    2814:	e2855001 	add	r5, r5, #1	; 0x1
    2818:	e0866004 	add	r6, r6, r4
    281c:	e3550007 	cmp	r5, #7	; 0x7
    2820:	e5889000 	str	r9, [r8]
    2824:	e5884004 	str	r4, [r8, #4]
    2828:	e58d6680 	str	r6, [sp, #1664]
    282c:	e58d567c 	str	r5, [sp, #1660]
    2830:	d2888008 	addle	r8, r8, #8	; 0x8
    2834:	da0000b3 	ble	2b08 <.text+0x2b08>
    2838:	e28d1e67 	add	r1, sp, #1648	; 0x670
    283c:	e1a0000a 	mov	r0, sl
    2840:	e2811008 	add	r1, r1, #8	; 0x8
    2844:	ebfffe67 	bl	21e8 <__sprint>
    2848:	e3500000 	cmp	r0, #0	; 0x0
    284c:	1affff63 	bne	25e0 <.text+0x25e0>
    2850:	e59d6680 	ldr	r6, [sp, #1664]
    2854:	e59d567c 	ldr	r5, [sp, #1660]
    2858:	e28d8e61 	add	r8, sp, #1552	; 0x610
    285c:	ea0000a9 	b	2b08 <.text+0x2b08>
    2860:	e59d1054 	ldr	r1, [sp, #84]
    2864:	e3811010 	orr	r1, r1, #16	; 0x10
    2868:	e58d1054 	str	r1, [sp, #84]
    286c:	e59d2054 	ldr	r2, [sp, #84]
    2870:	e3120010 	tst	r2, #16	; 0x10
    2874:	1a000002 	bne	2884 <.text+0x2884>
    2878:	e59d3054 	ldr	r3, [sp, #84]
    287c:	e3130040 	tst	r3, #64	; 0x40
    2880:	1a00036b 	bne	3634 <.text+0x3634>
    2884:	e5991000 	ldr	r1, [r9]
    2888:	e3a02001 	mov	r2, #1	; 0x1
    288c:	e2899004 	add	r9, r9, #4	; 0x4
    2890:	e58d9050 	str	r9, [sp, #80]
    2894:	eaffff8d 	b	26d0 <.text+0x26d0>
    2898:	e26cc000 	rsb	ip, ip, #0	; 0x0
    289c:	e58dc024 	str	ip, [sp, #36]
    28a0:	e1a09002 	mov	r9, r2
    28a4:	e59d1018 	ldr	r1, [sp, #24]
    28a8:	e59d2054 	ldr	r2, [sp, #84]
    28ac:	e5d13000 	ldrb	r3, [r1]
    28b0:	e3822004 	orr	r2, r2, #4	; 0x4
    28b4:	e58d2054 	str	r2, [sp, #84]
    28b8:	eafffed8 	b	2420 <_vfprintf_r+0x1f8>
    28bc:	e5dd36af 	ldrb	r3, [sp, #1711]
    28c0:	e3530000 	cmp	r3, #0	; 0x0
    28c4:	0a000355 	beq	3620 <.text+0x3620>
    28c8:	e59d5018 	ldr	r5, [sp, #24]
    28cc:	e5d53000 	ldrb	r3, [r5]
    28d0:	eafffed2 	b	2420 <_vfprintf_r+0x1f8>
    28d4:	e59d4018 	ldr	r4, [sp, #24]
    28d8:	e59d5054 	ldr	r5, [sp, #84]
    28dc:	e5d43000 	ldrb	r3, [r4]
    28e0:	e3855001 	orr	r5, r5, #1	; 0x1
    28e4:	e58d5054 	str	r5, [sp, #84]
    28e8:	eafffecc 	b	2420 <_vfprintf_r+0x1f8>
    28ec:	e599c000 	ldr	ip, [r9]
    28f0:	e35c0000 	cmp	ip, #0	; 0x0
    28f4:	e58dc024 	str	ip, [sp, #36]
    28f8:	e2892004 	add	r2, r9, #4	; 0x4
    28fc:	baffffe5 	blt	2898 <.text+0x2898>
    2900:	e59d4018 	ldr	r4, [sp, #24]
    2904:	e5d43000 	ldrb	r3, [r4]
    2908:	e1a09002 	mov	r9, r2
    290c:	eafffec3 	b	2420 <_vfprintf_r+0x1f8>
    2910:	e3a0302b 	mov	r3, #43	; 0x2b
    2914:	e5cd36af 	strb	r3, [sp, #1711]
    2918:	e59d4018 	ldr	r4, [sp, #24]
    291c:	e5d43000 	ldrb	r3, [r4]
    2920:	eafffebe 	b	2420 <_vfprintf_r+0x1f8>
    2924:	e59f4d28 	ldr	r4, [pc, #3368]	; 3654 <.text+0x3654>
    2928:	e58d4040 	str	r4, [sp, #64]
    292c:	e59d5054 	ldr	r5, [sp, #84]
    2930:	e3150010 	tst	r5, #16	; 0x10
    2934:	1a000002 	bne	2944 <.text+0x2944>
    2938:	e59dc054 	ldr	ip, [sp, #84]
    293c:	e31c0040 	tst	ip, #64	; 0x40
    2940:	1a000356 	bne	36a0 <.text+0x36a0>
    2944:	e5991000 	ldr	r1, [r9]
    2948:	e2899004 	add	r9, r9, #4	; 0x4
    294c:	e58d9050 	str	r9, [sp, #80]
    2950:	e59d3054 	ldr	r3, [sp, #84]
    2954:	e3510000 	cmp	r1, #0	; 0x0
    2958:	03a03000 	moveq	r3, #0	; 0x0
    295c:	12033001 	andne	r3, r3, #1	; 0x1
    2960:	e3530000 	cmp	r3, #0	; 0x0
    2964:	159d2054 	ldrne	r2, [sp, #84]
    2968:	13822002 	orrne	r2, r2, #2	; 0x2
    296c:	158d2054 	strne	r2, [sp, #84]
    2970:	e3a02002 	mov	r2, #2	; 0x2
    2974:	eaffff55 	b	26d0 <.text+0x26d0>
    2978:	e3570043 	cmp	r7, #67	; 0x43
    297c:	0a000002 	beq	298c <.text+0x298c>
    2980:	e59d1054 	ldr	r1, [sp, #84]
    2984:	e3110010 	tst	r1, #16	; 0x10
    2988:	0a00037a 	beq	3778 <.text+0x3778>
    298c:	e28d4d1a 	add	r4, sp, #1664	; 0x680
    2990:	e284400c 	add	r4, r4, #12	; 0xc
    2994:	e28d5e45 	add	r5, sp, #1104	; 0x450
    2998:	e3a01000 	mov	r1, #0	; 0x0
    299c:	e3a02008 	mov	r2, #8	; 0x8
    29a0:	e1a00004 	mov	r0, r4
    29a4:	e2855008 	add	r5, r5, #8	; 0x8
    29a8:	ebfffd20 	bl	1e30 <memset>
    29ac:	e1a03004 	mov	r3, r4
    29b0:	e59d0010 	ldr	r0, [sp, #16]
    29b4:	e1a01005 	mov	r1, r5
    29b8:	e5992000 	ldr	r2, [r9]
    29bc:	eb0005eb 	bl	4170 <_wcrtomb_r>
    29c0:	e3700001 	cmn	r0, #1	; 0x1
    29c4:	e1a0b000 	mov	fp, r0
    29c8:	0a000565 	beq	3f64 <.text+0x3f64>
    29cc:	e2899004 	add	r9, r9, #4	; 0x4
    29d0:	e58d9050 	str	r9, [sp, #80]
    29d4:	e35b0000 	cmp	fp, #0	; 0x0
    29d8:	a1a0200b 	movge	r2, fp
    29dc:	b3a02000 	movlt	r2, #0	; 0x0
    29e0:	e3a03000 	mov	r3, #0	; 0x0
    29e4:	e58d203c 	str	r2, [sp, #60]
    29e8:	e58d501c 	str	r5, [sp, #28]
    29ec:	e5cd36af 	strb	r3, [sp, #1711]
    29f0:	ea000037 	b	2ad4 <.text+0x2ad4>
    29f4:	e3760001 	cmn	r6, #1	; 0x1
    29f8:	02866007 	addeq	r6, r6, #7	; 0x7
    29fc:	0a000002 	beq	2a0c <.text+0x2a0c>
    2a00:	e3570047 	cmp	r7, #71	; 0x47
    2a04:	13570067 	cmpne	r7, #103	; 0x67
    2a08:	0a000362 	beq	3798 <.text+0x3798>
    2a0c:	e59dc054 	ldr	ip, [sp, #84]
    2a10:	e31c0008 	tst	ip, #8	; 0x8
    2a14:	0a0002fb 	beq	3608 <.text+0x3608>
    2a18:	e8990006 	ldmia	r9, {r1, r2}
    2a1c:	e2899008 	add	r9, r9, #8	; 0x8
    2a20:	e58d1048 	str	r1, [sp, #72]
    2a24:	e58d204c 	str	r2, [sp, #76]
    2a28:	e58d9050 	str	r9, [sp, #80]
    2a2c:	e28d0048 	add	r0, sp, #72	; 0x48
    2a30:	e8900003 	ldmia	r0, {r0, r1}
    2a34:	eb00177c 	bl	882c <isinf>
    2a38:	e2504000 	subs	r4, r0, #0	; 0x0
    2a3c:	0a0003c4 	beq	3954 <.text+0x3954>
    2a40:	e3a03000 	mov	r3, #0	; 0x0
    2a44:	e28d0048 	add	r0, sp, #72	; 0x48
    2a48:	e8900003 	ldmia	r0, {r0, r1}
    2a4c:	e3a02000 	mov	r2, #0	; 0x0
    2a50:	eb001c2b 	bl	9b04 <__ltdf2>
    2a54:	e3500000 	cmp	r0, #0	; 0x0
    2a58:	b3a0302d 	movlt	r3, #45	; 0x2d
    2a5c:	b5cd36af 	strltb	r3, [sp, #1711]
    2a60:	e2473045 	sub	r3, r7, #69	; 0x45
    2a64:	e3530002 	cmp	r3, #2	; 0x2
    2a68:	8a0003a8 	bhi	3910 <.text+0x3910>
    2a6c:	e3a03003 	mov	r3, #3	; 0x3
    2a70:	e59f4be0 	ldr	r4, [pc, #3040]	; 3658 <.text+0x3658>
    2a74:	e3a05000 	mov	r5, #0	; 0x0
    2a78:	e1a0b003 	mov	fp, r3
    2a7c:	e58d303c 	str	r3, [sp, #60]
    2a80:	e58d401c 	str	r4, [sp, #28]
    2a84:	e58d5038 	str	r5, [sp, #56]
    2a88:	eaffff33 	b	275c <.text+0x275c>
    2a8c:	e59d5018 	ldr	r5, [sp, #24]
    2a90:	e59dc054 	ldr	ip, [sp, #84]
    2a94:	e5d53000 	ldrb	r3, [r5]
    2a98:	e38cc040 	orr	ip, ip, #64	; 0x40
    2a9c:	e58dc054 	str	ip, [sp, #84]
    2aa0:	eafffe5e 	b	2420 <_vfprintf_r+0x1f8>
    2aa4:	e3570000 	cmp	r7, #0	; 0x0
    2aa8:	0a000543 	beq	3fbc <.text+0x3fbc>
    2aac:	e28d3e45 	add	r3, sp, #1104	; 0x450
    2ab0:	e2833008 	add	r3, r3, #8	; 0x8
    2ab4:	e3a02001 	mov	r2, #1	; 0x1
    2ab8:	e58d301c 	str	r3, [sp, #28]
    2abc:	e3a03000 	mov	r3, #0	; 0x0
    2ac0:	e58d203c 	str	r2, [sp, #60]
    2ac4:	e58d9050 	str	r9, [sp, #80]
    2ac8:	e5cd36af 	strb	r3, [sp, #1711]
    2acc:	e5cd7458 	strb	r7, [sp, #1112]
    2ad0:	e1a0b002 	mov	fp, r2
    2ad4:	e3a05000 	mov	r5, #0	; 0x0
    2ad8:	e58d5038 	str	r5, [sp, #56]
    2adc:	e59d2054 	ldr	r2, [sp, #84]
    2ae0:	e3120002 	tst	r2, #2	; 0x2
    2ae4:	159d303c 	ldrne	r3, [sp, #60]
    2ae8:	e59d4054 	ldr	r4, [sp, #84]
    2aec:	12833002 	addne	r3, r3, #2	; 0x2
    2af0:	158d303c 	strne	r3, [sp, #60]
    2af4:	e2144084 	ands	r4, r4, #132	; 0x84
    2af8:	e58d4014 	str	r4, [sp, #20]
    2afc:	0affff20 	beq	2784 <.text+0x2784>
    2b00:	e59d6680 	ldr	r6, [sp, #1664]
    2b04:	e59d567c 	ldr	r5, [sp, #1660]
    2b08:	e5dd36af 	ldrb	r3, [sp, #1711]
    2b0c:	e3530000 	cmp	r3, #0	; 0x0
    2b10:	0a000147 	beq	3034 <.text+0x3034>
    2b14:	e2855001 	add	r5, r5, #1	; 0x1
    2b18:	e28d3e6a 	add	r3, sp, #1696	; 0x6a0
    2b1c:	e2866001 	add	r6, r6, #1	; 0x1
    2b20:	e283300f 	add	r3, r3, #15	; 0xf
    2b24:	e3a02001 	mov	r2, #1	; 0x1
    2b28:	e3550007 	cmp	r5, #7	; 0x7
    2b2c:	e5883000 	str	r3, [r8]
    2b30:	e5882004 	str	r2, [r8, #4]
    2b34:	e58d6680 	str	r6, [sp, #1664]
    2b38:	e58d567c 	str	r5, [sp, #1660]
    2b3c:	ca00014d 	bgt	3078 <.text+0x3078>
    2b40:	e2888008 	add	r8, r8, #8	; 0x8
    2b44:	e59d2014 	ldr	r2, [sp, #20]
    2b48:	e3520080 	cmp	r2, #128	; 0x80
    2b4c:	0a000155 	beq	30a8 <.text+0x30a8>
    2b50:	e59d1038 	ldr	r1, [sp, #56]
    2b54:	e06b4001 	rsb	r4, fp, r1
    2b58:	e3540000 	cmp	r4, #0	; 0x0
    2b5c:	da00002e 	ble	2c1c <.text+0x2c1c>
    2b60:	e3540010 	cmp	r4, #16	; 0x10
    2b64:	da000367 	ble	3908 <.text+0x3908>
    2b68:	e59f9b0c 	ldr	r9, [pc, #2828]	; 367c <.text+0x367c>
    2b6c:	ea000002 	b	2b7c <.text+0x2b7c>
    2b70:	e2444010 	sub	r4, r4, #16	; 0x10
    2b74:	e3540010 	cmp	r4, #16	; 0x10
    2b78:	da000015 	ble	2bd4 <.text+0x2bd4>
    2b7c:	e2855001 	add	r5, r5, #1	; 0x1
    2b80:	e28d1e67 	add	r1, sp, #1648	; 0x670
    2b84:	e2866010 	add	r6, r6, #16	; 0x10
    2b88:	e3a03010 	mov	r3, #16	; 0x10
    2b8c:	e3550007 	cmp	r5, #7	; 0x7
    2b90:	e5883004 	str	r3, [r8, #4]
    2b94:	e5889000 	str	r9, [r8]
    2b98:	e1a0000a 	mov	r0, sl
    2b9c:	e2811008 	add	r1, r1, #8	; 0x8
    2ba0:	e2888008 	add	r8, r8, #8	; 0x8
    2ba4:	e58d6680 	str	r6, [sp, #1664]
    2ba8:	e58d567c 	str	r5, [sp, #1660]
    2bac:	daffffef 	ble	2b70 <.text+0x2b70>
    2bb0:	ebfffd8c 	bl	21e8 <__sprint>
    2bb4:	e3500000 	cmp	r0, #0	; 0x0
    2bb8:	1afffe88 	bne	25e0 <.text+0x25e0>
    2bbc:	e2444010 	sub	r4, r4, #16	; 0x10
    2bc0:	e3540010 	cmp	r4, #16	; 0x10
    2bc4:	e28d8e61 	add	r8, sp, #1552	; 0x610
    2bc8:	e59d6680 	ldr	r6, [sp, #1664]
    2bcc:	e59d567c 	ldr	r5, [sp, #1660]
    2bd0:	caffffe9 	bgt	2b7c <.text+0x2b7c>
    2bd4:	e2855001 	add	r5, r5, #1	; 0x1
    2bd8:	e0866004 	add	r6, r6, r4
    2bdc:	e3550007 	cmp	r5, #7	; 0x7
    2be0:	e5889000 	str	r9, [r8]
    2be4:	e5884004 	str	r4, [r8, #4]
    2be8:	e58d6680 	str	r6, [sp, #1664]
    2bec:	e58d567c 	str	r5, [sp, #1660]
    2bf0:	d2888008 	addle	r8, r8, #8	; 0x8
    2bf4:	da000008 	ble	2c1c <.text+0x2c1c>
    2bf8:	e28d1e67 	add	r1, sp, #1648	; 0x670
    2bfc:	e1a0000a 	mov	r0, sl
    2c00:	e2811008 	add	r1, r1, #8	; 0x8
    2c04:	ebfffd77 	bl	21e8 <__sprint>
    2c08:	e3500000 	cmp	r0, #0	; 0x0
    2c0c:	1afffe73 	bne	25e0 <.text+0x25e0>
    2c10:	e59d6680 	ldr	r6, [sp, #1664]
    2c14:	e59d567c 	ldr	r5, [sp, #1660]
    2c18:	e28d8e61 	add	r8, sp, #1552	; 0x610
    2c1c:	e59d2054 	ldr	r2, [sp, #84]
    2c20:	e3120c01 	tst	r2, #256	; 0x100
    2c24:	1a000163 	bne	31b8 <.text+0x31b8>
    2c28:	e2855001 	add	r5, r5, #1	; 0x1
    2c2c:	e59d301c 	ldr	r3, [sp, #28]
    2c30:	e086600b 	add	r6, r6, fp
    2c34:	e3550007 	cmp	r5, #7	; 0x7
    2c38:	e8880808 	stmia	r8, {r3, fp}
    2c3c:	e58d6680 	str	r6, [sp, #1664]
    2c40:	e58d567c 	str	r5, [sp, #1660]
    2c44:	d288c008 	addle	ip, r8, #8	; 0x8
    2c48:	ca0001c6 	bgt	3368 <.text+0x3368>
    2c4c:	e59d1054 	ldr	r1, [sp, #84]
    2c50:	e3110004 	tst	r1, #4	; 0x4
    2c54:	0a000031 	beq	2d20 <.text+0x2d20>
    2c58:	e59d2024 	ldr	r2, [sp, #36]
    2c5c:	e59d303c 	ldr	r3, [sp, #60]
    2c60:	e0634002 	rsb	r4, r3, r2
    2c64:	e3540000 	cmp	r4, #0	; 0x0
    2c68:	da00002c 	ble	2d20 <.text+0x2d20>
    2c6c:	e3540010 	cmp	r4, #16	; 0x10
    2c70:	da000393 	ble	3ac4 <.text+0x3ac4>
    2c74:	e59d567c 	ldr	r5, [sp, #1660]
    2c78:	e59f99f8 	ldr	r9, [pc, #2552]	; 3678 <.text+0x3678>
    2c7c:	ea000002 	b	2c8c <.text+0x2c8c>
    2c80:	e2444010 	sub	r4, r4, #16	; 0x10
    2c84:	e3540010 	cmp	r4, #16	; 0x10
    2c88:	da000015 	ble	2ce4 <.text+0x2ce4>
    2c8c:	e2855001 	add	r5, r5, #1	; 0x1
    2c90:	e28d1e67 	add	r1, sp, #1648	; 0x670
    2c94:	e2866010 	add	r6, r6, #16	; 0x10
    2c98:	e3a03010 	mov	r3, #16	; 0x10
    2c9c:	e3550007 	cmp	r5, #7	; 0x7
    2ca0:	e58c3004 	str	r3, [ip, #4]
    2ca4:	e58c9000 	str	r9, [ip]
    2ca8:	e1a0000a 	mov	r0, sl
    2cac:	e2811008 	add	r1, r1, #8	; 0x8
    2cb0:	e28cc008 	add	ip, ip, #8	; 0x8
    2cb4:	e58d6680 	str	r6, [sp, #1664]
    2cb8:	e58d567c 	str	r5, [sp, #1660]
    2cbc:	daffffef 	ble	2c80 <.text+0x2c80>
    2cc0:	ebfffd48 	bl	21e8 <__sprint>
    2cc4:	e3500000 	cmp	r0, #0	; 0x0
    2cc8:	1afffe44 	bne	25e0 <.text+0x25e0>
    2ccc:	e2444010 	sub	r4, r4, #16	; 0x10
    2cd0:	e3540010 	cmp	r4, #16	; 0x10
    2cd4:	e28dce61 	add	ip, sp, #1552	; 0x610
    2cd8:	e59d6680 	ldr	r6, [sp, #1664]
    2cdc:	e59d567c 	ldr	r5, [sp, #1660]
    2ce0:	caffffe9 	bgt	2c8c <.text+0x2c8c>
    2ce4:	e2855001 	add	r5, r5, #1	; 0x1
    2ce8:	e0866004 	add	r6, r6, r4
    2cec:	e3550007 	cmp	r5, #7	; 0x7
    2cf0:	e58c9000 	str	r9, [ip]
    2cf4:	e58c4004 	str	r4, [ip, #4]
    2cf8:	e58d6680 	str	r6, [sp, #1664]
    2cfc:	e58d567c 	str	r5, [sp, #1660]
    2d00:	da000006 	ble	2d20 <.text+0x2d20>
    2d04:	e28d1e67 	add	r1, sp, #1648	; 0x670
    2d08:	e1a0000a 	mov	r0, sl
    2d0c:	e2811008 	add	r1, r1, #8	; 0x8
    2d10:	ebfffd34 	bl	21e8 <__sprint>
    2d14:	e3500000 	cmp	r0, #0	; 0x0
    2d18:	1afffe30 	bne	25e0 <.text+0x25e0>
    2d1c:	e59d6680 	ldr	r6, [sp, #1664]
    2d20:	e28d4020 	add	r4, sp, #32	; 0x20
    2d24:	e8940030 	ldmia	r4, {r4, r5}
    2d28:	e59d803c 	ldr	r8, [sp, #60]
    2d2c:	e1550008 	cmp	r5, r8
    2d30:	a0844005 	addge	r4, r4, r5
    2d34:	b0844008 	addlt	r4, r4, r8
    2d38:	e3560000 	cmp	r6, #0	; 0x0
    2d3c:	e58d4020 	str	r4, [sp, #32]
    2d40:	1afffe20 	bne	25c8 <.text+0x25c8>
    2d44:	e59dc044 	ldr	ip, [sp, #68]
    2d48:	e3a05000 	mov	r5, #0	; 0x0
    2d4c:	e35c0000 	cmp	ip, #0	; 0x0
    2d50:	e58d567c 	str	r5, [sp, #1660]
    2d54:	028d8e61 	addeq	r8, sp, #1552	; 0x610
    2d58:	0a000004 	beq	2d70 <.text+0x2d70>
    2d5c:	e1a0100c 	mov	r1, ip
    2d60:	e59d0010 	ldr	r0, [sp, #16]
    2d64:	eb000d6f 	bl	6328 <_free_r>
    2d68:	e58d5044 	str	r5, [sp, #68]
    2d6c:	e28d8e61 	add	r8, sp, #1552	; 0x610
    2d70:	e59d9050 	ldr	r9, [sp, #80]
    2d74:	eafffd80 	b	237c <_vfprintf_r+0x154>
    2d78:	e59f18dc 	ldr	r1, [pc, #2268]	; 365c <.text+0x365c>
    2d7c:	e58d1040 	str	r1, [sp, #64]
    2d80:	eafffee9 	b	292c <.text+0x292c>
    2d84:	e59dc054 	ldr	ip, [sp, #84]
    2d88:	e5991000 	ldr	r1, [r9]
    2d8c:	e59f58c8 	ldr	r5, [pc, #2248]	; 365c <.text+0x365c>
    2d90:	e38cc002 	orr	ip, ip, #2	; 0x2
    2d94:	e2899004 	add	r9, r9, #4	; 0x4
    2d98:	e3a07078 	mov	r7, #120	; 0x78
    2d9c:	e3a02002 	mov	r2, #2	; 0x2
    2da0:	e58d5040 	str	r5, [sp, #64]
    2da4:	e58dc054 	str	ip, [sp, #84]
    2da8:	e58d9050 	str	r9, [sp, #80]
    2dac:	eafffe47 	b	26d0 <.text+0x26d0>
    2db0:	e59d5018 	ldr	r5, [sp, #24]
    2db4:	e59dc054 	ldr	ip, [sp, #84]
    2db8:	e5d53000 	ldrb	r3, [r5]
    2dbc:	e38cc010 	orr	ip, ip, #16	; 0x10
    2dc0:	e58dc054 	str	ip, [sp, #84]
    2dc4:	eafffd95 	b	2420 <_vfprintf_r+0x1f8>
    2dc8:	e3a04000 	mov	r4, #0	; 0x0
    2dcc:	e5cd46af 	strb	r4, [sp, #1711]
    2dd0:	e5991000 	ldr	r1, [r9]
    2dd4:	e2899004 	add	r9, r9, #4	; 0x4
    2dd8:	e1510004 	cmp	r1, r4
    2ddc:	e58d101c 	str	r1, [sp, #28]
    2de0:	e58d9050 	str	r9, [sp, #80]
    2de4:	0a000330 	beq	3aac <.text+0x3aac>
    2de8:	e3570053 	cmp	r7, #83	; 0x53
    2dec:	0a000002 	beq	2dfc <.text+0x2dfc>
    2df0:	e59d2054 	ldr	r2, [sp, #84]
    2df4:	e2125010 	ands	r5, r2, #16	; 0x10
    2df8:	0a000269 	beq	37a4 <.text+0x37a4>
    2dfc:	e28d9d1a 	add	r9, sp, #1664	; 0x680
    2e00:	e59d301c 	ldr	r3, [sp, #28]
    2e04:	e2899004 	add	r9, r9, #4	; 0x4
    2e08:	e1a00009 	mov	r0, r9
    2e0c:	e1a01004 	mov	r1, r4
    2e10:	e3a02008 	mov	r2, #8	; 0x8
    2e14:	e58d36a4 	str	r3, [sp, #1700]
    2e18:	ebfffc04 	bl	1e30 <memset>
    2e1c:	e3560000 	cmp	r6, #0	; 0x0
    2e20:	ba000443 	blt	3f34 <.text+0x3f34>
    2e24:	e28d5e45 	add	r5, sp, #1104	; 0x450
    2e28:	e1a0b004 	mov	fp, r4
    2e2c:	e2855008 	add	r5, r5, #8	; 0x8
    2e30:	e59d36a4 	ldr	r3, [sp, #1700]
    2e34:	e793c004 	ldr	ip, [r3, r4]
    2e38:	e35c0000 	cmp	ip, #0	; 0x0
    2e3c:	e1a0200c 	mov	r2, ip
    2e40:	e59d0010 	ldr	r0, [sp, #16]
    2e44:	e1a01005 	mov	r1, r5
    2e48:	e1a03009 	mov	r3, r9
    2e4c:	0a000009 	beq	2e78 <.text+0x2e78>
    2e50:	eb0004c6 	bl	4170 <_wcrtomb_r>
    2e54:	e3700001 	cmn	r0, #1	; 0x1
    2e58:	e08b3000 	add	r3, fp, r0
    2e5c:	0a000440 	beq	3f64 <.text+0x3f64>
    2e60:	e1560003 	cmp	r6, r3
    2e64:	ba000003 	blt	2e78 <.text+0x2e78>
    2e68:	e1a0b003 	mov	fp, r3
    2e6c:	e2844004 	add	r4, r4, #4	; 0x4
    2e70:	1affffee 	bne	2e30 <.text+0x2e30>
    2e74:	e1a0b006 	mov	fp, r6
    2e78:	e35b0000 	cmp	fp, #0	; 0x0
    2e7c:	058db038 	streq	fp, [sp, #56]
    2e80:	058db03c 	streq	fp, [sp, #60]
    2e84:	0afffe34 	beq	275c <.text+0x275c>
    2e88:	e59d0010 	ldr	r0, [sp, #16]
    2e8c:	e28b1001 	add	r1, fp, #1	; 0x1
    2e90:	eb000f8d 	bl	6ccc <_malloc_r>
    2e94:	e3500000 	cmp	r0, #0	; 0x0
    2e98:	0a000431 	beq	3f64 <.text+0x3f64>
    2e9c:	e58d0044 	str	r0, [sp, #68]
    2ea0:	e3a01000 	mov	r1, #0	; 0x0
    2ea4:	e3a02008 	mov	r2, #8	; 0x8
    2ea8:	e1a00009 	mov	r0, r9
    2eac:	ebfffbdf 	bl	1e30 <memset>
    2eb0:	e28d2e6a 	add	r2, sp, #1696	; 0x6a0
    2eb4:	e59d0010 	ldr	r0, [sp, #16]
    2eb8:	e59d1044 	ldr	r1, [sp, #68]
    2ebc:	e2822004 	add	r2, r2, #4	; 0x4
    2ec0:	e1a0300b 	mov	r3, fp
    2ec4:	e58d9000 	str	r9, [sp]
    2ec8:	eb0004c8 	bl	41f0 <_wcsrtombs_r>
    2ecc:	e15b0000 	cmp	fp, r0
    2ed0:	1a000492 	bne	4120 <.text+0x4120>
    2ed4:	e3a03000 	mov	r3, #0	; 0x0
    2ed8:	e59dc044 	ldr	ip, [sp, #68]
    2edc:	e15b0003 	cmp	fp, r3
    2ee0:	a1a0500b 	movge	r5, fp
    2ee4:	b1a05003 	movlt	r5, r3
    2ee8:	e58d503c 	str	r5, [sp, #60]
    2eec:	e58d3038 	str	r3, [sp, #56]
    2ef0:	e58dc01c 	str	ip, [sp, #28]
    2ef4:	e7cc300b 	strb	r3, [ip, fp]
    2ef8:	eafffe17 	b	275c <.text+0x275c>
    2efc:	e59d1018 	ldr	r1, [sp, #24]
    2f00:	e5d13000 	ldrb	r3, [r1]
    2f04:	e353006c 	cmp	r3, #108	; 0x6c
    2f08:	059d2054 	ldreq	r2, [sp, #84]
    2f0c:	159d4054 	ldrne	r4, [sp, #84]
    2f10:	05f13001 	ldreqb	r3, [r1, #1]!
    2f14:	03822010 	orreq	r2, r2, #16	; 0x10
    2f18:	13844010 	orrne	r4, r4, #16	; 0x10
    2f1c:	058d1018 	streq	r1, [sp, #24]
    2f20:	058d2054 	streq	r2, [sp, #84]
    2f24:	158d4054 	strne	r4, [sp, #84]
    2f28:	eafffd3c 	b	2420 <_vfprintf_r+0x1f8>
    2f2c:	e59d3054 	ldr	r3, [sp, #84]
    2f30:	e3130010 	tst	r3, #16	; 0x10
    2f34:	1a0001df 	bne	36b8 <.text+0x36b8>
    2f38:	e59d5054 	ldr	r5, [sp, #84]
    2f3c:	e3150040 	tst	r5, #64	; 0x40
    2f40:	15993000 	ldrne	r3, [r9]
    2f44:	05993000 	ldreq	r3, [r9]
    2f48:	12899004 	addne	r9, r9, #4	; 0x4
    2f4c:	02899004 	addeq	r9, r9, #4	; 0x4
    2f50:	158d9050 	strne	r9, [sp, #80]
    2f54:	058d9050 	streq	r9, [sp, #80]
    2f58:	159dc020 	ldrne	ip, [sp, #32]
    2f5c:	059d1020 	ldreq	r1, [sp, #32]
    2f60:	e59d9050 	ldr	r9, [sp, #80]
    2f64:	11c3c0b0 	strneh	ip, [r3]
    2f68:	05831000 	streq	r1, [r3]
    2f6c:	eafffd02 	b	237c <_vfprintf_r+0x154>
    2f70:	e59d2018 	ldr	r2, [sp, #24]
    2f74:	e59d4054 	ldr	r4, [sp, #84]
    2f78:	e5d23000 	ldrb	r3, [r2]
    2f7c:	e3844008 	orr	r4, r4, #8	; 0x8
    2f80:	e58d4054 	str	r4, [sp, #84]
    2f84:	eafffd25 	b	2420 <_vfprintf_r+0x1f8>
    2f88:	e59d5018 	ldr	r5, [sp, #24]
    2f8c:	e59dc054 	ldr	ip, [sp, #84]
    2f90:	e5d53000 	ldrb	r3, [r5]
    2f94:	e38cc080 	orr	ip, ip, #128	; 0x80
    2f98:	e58dc054 	str	ip, [sp, #84]
    2f9c:	eafffd1f 	b	2420 <_vfprintf_r+0x1f8>
    2fa0:	e3a03000 	mov	r3, #0	; 0x0
    2fa4:	e59d1018 	ldr	r1, [sp, #24]
    2fa8:	e0832103 	add	r2, r3, r3, lsl #2
    2fac:	e0872082 	add	r2, r7, r2, lsl #1
    2fb0:	e4d17001 	ldrb	r7, [r1], #1
    2fb4:	e2473030 	sub	r3, r7, #48	; 0x30
    2fb8:	e3530009 	cmp	r3, #9	; 0x9
    2fbc:	e58d1018 	str	r1, [sp, #24]
    2fc0:	e2423030 	sub	r3, r2, #48	; 0x30
    2fc4:	9afffff6 	bls	2fa4 <.text+0x2fa4>
    2fc8:	e58d3024 	str	r3, [sp, #36]
    2fcc:	eafffd17 	b	2430 <_vfprintf_r+0x208>
    2fd0:	e59d2018 	ldr	r2, [sp, #24]
    2fd4:	e4d23001 	ldrb	r3, [r2], #1
    2fd8:	e353002a 	cmp	r3, #42	; 0x2a
    2fdc:	0a000439 	beq	40c8 <.text+0x40c8>
    2fe0:	e1a07003 	mov	r7, r3
    2fe4:	e2433030 	sub	r3, r3, #48	; 0x30
    2fe8:	e3530009 	cmp	r3, #9	; 0x9
    2fec:	83a06000 	movhi	r6, #0	; 0x0
    2ff0:	8a00000d 	bhi	302c <.text+0x302c>
    2ff4:	e59d1018 	ldr	r1, [sp, #24]
    2ff8:	e3a02000 	mov	r2, #0	; 0x0
    2ffc:	e0822102 	add	r2, r2, r2, lsl #2
    3000:	e0872082 	add	r2, r7, r2, lsl #1
    3004:	e5f17001 	ldrb	r7, [r1, #1]!
    3008:	e2473030 	sub	r3, r7, #48	; 0x30
    300c:	e3530009 	cmp	r3, #9	; 0x9
    3010:	e2422030 	sub	r2, r2, #48	; 0x30
    3014:	9afffff8 	bls	2ffc <.text+0x2ffc>
    3018:	e3e03000 	mvn	r3, #0	; 0x0
    301c:	e1520003 	cmp	r2, r3
    3020:	a1a06002 	movge	r6, r2
    3024:	b1a06003 	movlt	r6, r3
    3028:	e2812001 	add	r2, r1, #1	; 0x1
    302c:	e58d2018 	str	r2, [sp, #24]
    3030:	eafffcfe 	b	2430 <_vfprintf_r+0x208>
    3034:	e59d1054 	ldr	r1, [sp, #84]
    3038:	e3110002 	tst	r1, #2	; 0x2
    303c:	0afffec0 	beq	2b44 <.text+0x2b44>
    3040:	e3a03030 	mov	r3, #48	; 0x30
    3044:	e5cd36ad 	strb	r3, [sp, #1709]
    3048:	e2855001 	add	r5, r5, #1	; 0x1
    304c:	e28d3e6a 	add	r3, sp, #1696	; 0x6a0
    3050:	e2866002 	add	r6, r6, #2	; 0x2
    3054:	e283300d 	add	r3, r3, #13	; 0xd
    3058:	e3a02002 	mov	r2, #2	; 0x2
    305c:	e3550007 	cmp	r5, #7	; 0x7
    3060:	e5cd76ae 	strb	r7, [sp, #1710]
    3064:	e58d6680 	str	r6, [sp, #1664]
    3068:	e5883000 	str	r3, [r8]
    306c:	e5882004 	str	r2, [r8, #4]
    3070:	e58d567c 	str	r5, [sp, #1660]
    3074:	dafffeb1 	ble	2b40 <.text+0x2b40>
    3078:	e28d1e67 	add	r1, sp, #1648	; 0x670
    307c:	e1a0000a 	mov	r0, sl
    3080:	e2811008 	add	r1, r1, #8	; 0x8
    3084:	ebfffc57 	bl	21e8 <__sprint>
    3088:	e3500000 	cmp	r0, #0	; 0x0
    308c:	1afffd53 	bne	25e0 <.text+0x25e0>
    3090:	e59d2014 	ldr	r2, [sp, #20]
    3094:	e3520080 	cmp	r2, #128	; 0x80
    3098:	e59d6680 	ldr	r6, [sp, #1664]
    309c:	e59d567c 	ldr	r5, [sp, #1660]
    30a0:	e28d8e61 	add	r8, sp, #1552	; 0x610
    30a4:	1afffea9 	bne	2b50 <.text+0x2b50>
    30a8:	e59d3024 	ldr	r3, [sp, #36]
    30ac:	e59dc03c 	ldr	ip, [sp, #60]
    30b0:	e06c4003 	rsb	r4, ip, r3
    30b4:	e3540000 	cmp	r4, #0	; 0x0
    30b8:	dafffea4 	ble	2b50 <.text+0x2b50>
    30bc:	e3540010 	cmp	r4, #16	; 0x10
    30c0:	da00032e 	ble	3d80 <.text+0x3d80>
    30c4:	e59f95b0 	ldr	r9, [pc, #1456]	; 367c <.text+0x367c>
    30c8:	ea000002 	b	30d8 <.text+0x30d8>
    30cc:	e2444010 	sub	r4, r4, #16	; 0x10
    30d0:	e3540010 	cmp	r4, #16	; 0x10
    30d4:	da000015 	ble	3130 <.text+0x3130>
    30d8:	e2855001 	add	r5, r5, #1	; 0x1
    30dc:	e28d1e67 	add	r1, sp, #1648	; 0x670
    30e0:	e2866010 	add	r6, r6, #16	; 0x10
    30e4:	e3a03010 	mov	r3, #16	; 0x10
    30e8:	e3550007 	cmp	r5, #7	; 0x7
    30ec:	e5883004 	str	r3, [r8, #4]
    30f0:	e5889000 	str	r9, [r8]
    30f4:	e1a0000a 	mov	r0, sl
    30f8:	e2811008 	add	r1, r1, #8	; 0x8
    30fc:	e2888008 	add	r8, r8, #8	; 0x8
    3100:	e58d6680 	str	r6, [sp, #1664]
    3104:	e58d567c 	str	r5, [sp, #1660]
    3108:	daffffef 	ble	30cc <.text+0x30cc>
    310c:	ebfffc35 	bl	21e8 <__sprint>
    3110:	e3500000 	cmp	r0, #0	; 0x0
    3114:	1afffd31 	bne	25e0 <.text+0x25e0>
    3118:	e2444010 	sub	r4, r4, #16	; 0x10
    311c:	e3540010 	cmp	r4, #16	; 0x10
    3120:	e28d8e61 	add	r8, sp, #1552	; 0x610
    3124:	e59d6680 	ldr	r6, [sp, #1664]
    3128:	e59d567c 	ldr	r5, [sp, #1660]
    312c:	caffffe9 	bgt	30d8 <.text+0x30d8>
    3130:	e2855001 	add	r5, r5, #1	; 0x1
    3134:	e0866004 	add	r6, r6, r4
    3138:	e3550007 	cmp	r5, #7	; 0x7
    313c:	e5889000 	str	r9, [r8]
    3140:	e5884004 	str	r4, [r8, #4]
    3144:	e58d6680 	str	r6, [sp, #1664]
    3148:	e58d567c 	str	r5, [sp, #1660]
    314c:	d2888008 	addle	r8, r8, #8	; 0x8
    3150:	dafffe7e 	ble	2b50 <.text+0x2b50>
    3154:	e28d1e67 	add	r1, sp, #1648	; 0x670
    3158:	e1a0000a 	mov	r0, sl
    315c:	e2811008 	add	r1, r1, #8	; 0x8
    3160:	ebfffc20 	bl	21e8 <__sprint>
    3164:	e3500000 	cmp	r0, #0	; 0x0
    3168:	1afffd1c 	bne	25e0 <.text+0x25e0>
    316c:	e59d6680 	ldr	r6, [sp, #1664]
    3170:	e59d567c 	ldr	r5, [sp, #1660]
    3174:	e28d8e61 	add	r8, sp, #1552	; 0x610
    3178:	eafffe74 	b	2b50 <.text+0x2b50>
    317c:	e2013007 	and	r3, r1, #7	; 0x7
    3180:	e2833030 	add	r3, r3, #48	; 0x30
    3184:	e1b011a1 	movs	r1, r1, lsr #3
    3188:	e5603001 	strb	r3, [r0, #-1]!
    318c:	1afffffa 	bne	317c <.text+0x317c>
    3190:	e59d5054 	ldr	r5, [sp, #84]
    3194:	e3150001 	tst	r5, #1	; 0x1
    3198:	e58d001c 	str	r0, [sp, #28]
    319c:	0afffd64 	beq	2734 <.text+0x2734>
    31a0:	e3530030 	cmp	r3, #48	; 0x30
    31a4:	11a0c000 	movne	ip, r0
    31a8:	13a03030 	movne	r3, #48	; 0x30
    31ac:	156c3001 	strneb	r3, [ip, #-1]!
    31b0:	158dc01c 	strne	ip, [sp, #28]
    31b4:	eafffd5e 	b	2734 <.text+0x2734>
    31b8:	e3570065 	cmp	r7, #101	; 0x65
    31bc:	da000072 	ble	338c <.text+0x338c>
    31c0:	e28d0048 	add	r0, sp, #72	; 0x48
    31c4:	e8900003 	ldmia	r0, {r0, r1}
    31c8:	e3a02000 	mov	r2, #0	; 0x0
    31cc:	e3a03000 	mov	r3, #0	; 0x0
    31d0:	eb0019c3 	bl	98e4 <__eqdf2>
    31d4:	e3500000 	cmp	r0, #0	; 0x0
    31d8:	1a00003a 	bne	32c8 <.text+0x32c8>
    31dc:	e2855001 	add	r5, r5, #1	; 0x1
    31e0:	e59f3488 	ldr	r3, [pc, #1160]	; 3670 <.text+0x3670>
    31e4:	e3550007 	cmp	r5, #7	; 0x7
    31e8:	e2866001 	add	r6, r6, #1	; 0x1
    31ec:	e3a02001 	mov	r2, #1	; 0x1
    31f0:	e5883000 	str	r3, [r8]
    31f4:	e5882004 	str	r2, [r8, #4]
    31f8:	e58d6680 	str	r6, [sp, #1664]
    31fc:	e58d567c 	str	r5, [sp, #1660]
    3200:	d288c008 	addle	ip, r8, #8	; 0x8
    3204:	ca0001c9 	bgt	3930 <.text+0x3930>
    3208:	e59d36a8 	ldr	r3, [sp, #1704]
    320c:	e59d4034 	ldr	r4, [sp, #52]
    3210:	e1530004 	cmp	r3, r4
    3214:	aa0000f7 	bge	35f8 <.text+0x35f8>
    3218:	e59d567c 	ldr	r5, [sp, #1660]
    321c:	e59d8028 	ldr	r8, [sp, #40]
    3220:	e2855001 	add	r5, r5, #1	; 0x1
    3224:	e3550007 	cmp	r5, #7	; 0x7
    3228:	e2866001 	add	r6, r6, #1	; 0x1
    322c:	e3a03001 	mov	r3, #1	; 0x1
    3230:	e58c3004 	str	r3, [ip, #4]
    3234:	e58c8000 	str	r8, [ip]
    3238:	e58d6680 	str	r6, [sp, #1664]
    323c:	e58d567c 	str	r5, [sp, #1660]
    3240:	d28cc008 	addle	ip, ip, #8	; 0x8
    3244:	ca0001d1 	bgt	3990 <.text+0x3990>
    3248:	e59d1034 	ldr	r1, [sp, #52]
    324c:	e2414001 	sub	r4, r1, #1	; 0x1
    3250:	e3540000 	cmp	r4, #0	; 0x0
    3254:	dafffe7c 	ble	2c4c <.text+0x2c4c>
    3258:	e3540010 	cmp	r4, #16	; 0x10
    325c:	da00018f 	ble	38a0 <.text+0x38a0>
    3260:	e59d567c 	ldr	r5, [sp, #1660]
    3264:	e59f9410 	ldr	r9, [pc, #1040]	; 367c <.text+0x367c>
    3268:	ea000002 	b	3278 <.text+0x3278>
    326c:	e2444010 	sub	r4, r4, #16	; 0x10
    3270:	e3540010 	cmp	r4, #16	; 0x10
    3274:	da00018b 	ble	38a8 <.text+0x38a8>
    3278:	e2855001 	add	r5, r5, #1	; 0x1
    327c:	e28d1e67 	add	r1, sp, #1648	; 0x670
    3280:	e2866010 	add	r6, r6, #16	; 0x10
    3284:	e3a03010 	mov	r3, #16	; 0x10
    3288:	e3550007 	cmp	r5, #7	; 0x7
    328c:	e58c3004 	str	r3, [ip, #4]
    3290:	e58c9000 	str	r9, [ip]
    3294:	e1a0000a 	mov	r0, sl
    3298:	e2811008 	add	r1, r1, #8	; 0x8
    329c:	e28cc008 	add	ip, ip, #8	; 0x8
    32a0:	e58d6680 	str	r6, [sp, #1664]
    32a4:	e58d567c 	str	r5, [sp, #1660]
    32a8:	daffffef 	ble	326c <.text+0x326c>
    32ac:	ebfffbcd 	bl	21e8 <__sprint>
    32b0:	e3500000 	cmp	r0, #0	; 0x0
    32b4:	1afffcc9 	bne	25e0 <.text+0x25e0>
    32b8:	e59d6680 	ldr	r6, [sp, #1664]
    32bc:	e59d567c 	ldr	r5, [sp, #1660]
    32c0:	e28dce61 	add	ip, sp, #1552	; 0x610
    32c4:	eaffffe8 	b	326c <.text+0x326c>
    32c8:	e59d06a8 	ldr	r0, [sp, #1704]
    32cc:	e3500000 	cmp	r0, #0	; 0x0
    32d0:	da0001bb 	ble	39c4 <.text+0x39c4>
    32d4:	e59dc034 	ldr	ip, [sp, #52]
    32d8:	e150000c 	cmp	r0, ip
    32dc:	aa0000fc 	bge	36d4 <.text+0x36d4>
    32e0:	e2855001 	add	r5, r5, #1	; 0x1
    32e4:	e59d401c 	ldr	r4, [sp, #28]
    32e8:	e0866000 	add	r6, r6, r0
    32ec:	e3550007 	cmp	r5, #7	; 0x7
    32f0:	e5884000 	str	r4, [r8]
    32f4:	e5880004 	str	r0, [r8, #4]
    32f8:	e58d6680 	str	r6, [sp, #1664]
    32fc:	e58d567c 	str	r5, [sp, #1660]
    3300:	d2881008 	addle	r1, r8, #8	; 0x8
    3304:	ca000288 	bgt	3d2c <.text+0x3d2c>
    3308:	e2855001 	add	r5, r5, #1	; 0x1
    330c:	e59f3350 	ldr	r3, [pc, #848]	; 3664 <.text+0x3664>
    3310:	e2866001 	add	r6, r6, #1	; 0x1
    3314:	e3550007 	cmp	r5, #7	; 0x7
    3318:	e3a02001 	mov	r2, #1	; 0x1
    331c:	e5813000 	str	r3, [r1]
    3320:	e5812004 	str	r2, [r1, #4]
    3324:	e58d6680 	str	r6, [sp, #1664]
    3328:	e58d567c 	str	r5, [sp, #1660]
    332c:	e1a04000 	mov	r4, r0
    3330:	d281c008 	addle	ip, r1, #8	; 0x8
    3334:	ca000271 	bgt	3d00 <.text+0x3d00>
    3338:	e59d8034 	ldr	r8, [sp, #52]
    333c:	e59d101c 	ldr	r1, [sp, #28]
    3340:	e0602008 	rsb	r2, r0, r8
    3344:	e2855001 	add	r5, r5, #1	; 0x1
    3348:	e0843001 	add	r3, r4, r1
    334c:	e0866002 	add	r6, r6, r2
    3350:	e3550007 	cmp	r5, #7	; 0x7
    3354:	e58c3000 	str	r3, [ip]
    3358:	e58c2004 	str	r2, [ip, #4]
    335c:	e58d6680 	str	r6, [sp, #1664]
    3360:	e58d567c 	str	r5, [sp, #1660]
    3364:	da000141 	ble	3870 <.text+0x3870>
    3368:	e28d1e67 	add	r1, sp, #1648	; 0x670
    336c:	e1a0000a 	mov	r0, sl
    3370:	e2811008 	add	r1, r1, #8	; 0x8
    3374:	ebfffb9b 	bl	21e8 <__sprint>
    3378:	e3500000 	cmp	r0, #0	; 0x0
    337c:	1afffc97 	bne	25e0 <.text+0x25e0>
    3380:	e59d6680 	ldr	r6, [sp, #1664]
    3384:	e28dce61 	add	ip, sp, #1552	; 0x610
    3388:	eafffe2f 	b	2c4c <.text+0x2c4c>
    338c:	e59d2034 	ldr	r2, [sp, #52]
    3390:	e3520001 	cmp	r2, #1	; 0x1
    3394:	da00014d 	ble	38d0 <.text+0x38d0>
    3398:	e59d401c 	ldr	r4, [sp, #28]
    339c:	e5d42000 	ldrb	r2, [r4]
    33a0:	e2855001 	add	r5, r5, #1	; 0x1
    33a4:	e5cd26ad 	strb	r2, [sp, #1709]
    33a8:	e3a0302e 	mov	r3, #46	; 0x2e
    33ac:	e28d2e6a 	add	r2, sp, #1696	; 0x6a0
    33b0:	e5cd36ae 	strb	r3, [sp, #1710]
    33b4:	e2866002 	add	r6, r6, #2	; 0x2
    33b8:	e3550007 	cmp	r5, #7	; 0x7
    33bc:	e282200d 	add	r2, r2, #13	; 0xd
    33c0:	e243302c 	sub	r3, r3, #44	; 0x2c
    33c4:	e888000c 	stmia	r8, {r2, r3}
    33c8:	e58d6680 	str	r6, [sp, #1664]
    33cc:	e58d567c 	str	r5, [sp, #1660]
    33d0:	d2884008 	addle	r4, r8, #8	; 0x8
    33d4:	ca00007d 	bgt	35d0 <.text+0x35d0>
    33d8:	e28d0048 	add	r0, sp, #72	; 0x48
    33dc:	e8900003 	ldmia	r0, {r0, r1}
    33e0:	e3a02000 	mov	r2, #0	; 0x0
    33e4:	e3a03000 	mov	r3, #0	; 0x0
    33e8:	eb00195f 	bl	996c <__nedf2>
    33ec:	e3500000 	cmp	r0, #0	; 0x0
    33f0:	0a000038 	beq	34d8 <.text+0x34d8>
    33f4:	e59d8034 	ldr	r8, [sp, #52]
    33f8:	e59dc01c 	ldr	ip, [sp, #28]
    33fc:	e2855001 	add	r5, r5, #1	; 0x1
    3400:	e0883006 	add	r3, r8, r6
    3404:	e2436001 	sub	r6, r3, #1	; 0x1
    3408:	e28c2001 	add	r2, ip, #1	; 0x1
    340c:	e2483001 	sub	r3, r8, #1	; 0x1
    3410:	e3550007 	cmp	r5, #7	; 0x7
    3414:	e884000c 	stmia	r4, {r2, r3}
    3418:	e58d6680 	str	r6, [sp, #1664]
    341c:	e58d567c 	str	r5, [sp, #1660]
    3420:	ca000060 	bgt	35a8 <.text+0x35a8>
    3424:	e2844008 	add	r4, r4, #8	; 0x8
    3428:	e59d3030 	ldr	r3, [sp, #48]
    342c:	e2855001 	add	r5, r5, #1	; 0x1
    3430:	e0866003 	add	r6, r6, r3
    3434:	e59d8030 	ldr	r8, [sp, #48]
    3438:	e28d3e69 	add	r3, sp, #1680	; 0x690
    343c:	e3550007 	cmp	r5, #7	; 0x7
    3440:	e2833005 	add	r3, r3, #5	; 0x5
    3444:	e8840108 	stmia	r4, {r3, r8}
    3448:	e58d6680 	str	r6, [sp, #1664]
    344c:	e58d567c 	str	r5, [sp, #1660]
    3450:	d284c008 	addle	ip, r4, #8	; 0x8
    3454:	dafffdfc 	ble	2c4c <.text+0x2c4c>
    3458:	eaffffc2 	b	3368 <.text+0x3368>
    345c:	e28d1e67 	add	r1, sp, #1648	; 0x670
    3460:	e1a0000a 	mov	r0, sl
    3464:	e2811008 	add	r1, r1, #8	; 0x8
    3468:	ebfffb5e 	bl	21e8 <__sprint>
    346c:	e3500000 	cmp	r0, #0	; 0x0
    3470:	1afffc60 	bne	25f8 <.text+0x25f8>
    3474:	e28d8e61 	add	r8, sp, #1552	; 0x610
    3478:	eafffbd9 	b	23e4 <_vfprintf_r+0x1bc>
    347c:	e3510009 	cmp	r1, #9	; 0x9
    3480:	928d4e5b 	addls	r4, sp, #1456	; 0x5b0
    3484:	92844003 	addls	r4, r4, #3	; 0x3
    3488:	958d401c 	strls	r4, [sp, #28]
    348c:	9a00000d 	bls	34c8 <.text+0x34c8>
    3490:	e28d0e5b 	add	r0, sp, #1456	; 0x5b0
    3494:	e59fc1c4 	ldr	ip, [pc, #452]	; 3660 <.text+0x3660>
    3498:	e2800004 	add	r0, r0, #4	; 0x4
    349c:	e083219c 	umull	r2, r3, ip, r1
    34a0:	e1a031a3 	mov	r3, r3, lsr #3
    34a4:	e0832103 	add	r2, r3, r3, lsl #2
    34a8:	e0412082 	sub	r2, r1, r2, lsl #1
    34ac:	e2822030 	add	r2, r2, #48	; 0x30
    34b0:	e3530009 	cmp	r3, #9	; 0x9
    34b4:	e1a01003 	mov	r1, r3
    34b8:	e5602001 	strb	r2, [r0, #-1]!
    34bc:	8afffff6 	bhi	349c <.text+0x349c>
    34c0:	e2400001 	sub	r0, r0, #1	; 0x1
    34c4:	e58d001c 	str	r0, [sp, #28]
    34c8:	e59d401c 	ldr	r4, [sp, #28]
    34cc:	e2813030 	add	r3, r1, #48	; 0x30
    34d0:	e5c43000 	strb	r3, [r4]
    34d4:	eafffc96 	b	2734 <.text+0x2734>
    34d8:	e59d1034 	ldr	r1, [sp, #52]
    34dc:	e2417001 	sub	r7, r1, #1	; 0x1
    34e0:	e3570000 	cmp	r7, #0	; 0x0
    34e4:	daffffcf 	ble	3428 <.text+0x3428>
    34e8:	e3570010 	cmp	r7, #16	; 0x10
    34ec:	da000024 	ble	3584 <.text+0x3584>
    34f0:	e59f9184 	ldr	r9, [pc, #388]	; 367c <.text+0x367c>
    34f4:	ea000002 	b	3504 <.text+0x3504>
    34f8:	e2477010 	sub	r7, r7, #16	; 0x10
    34fc:	e3570010 	cmp	r7, #16	; 0x10
    3500:	da000020 	ble	3588 <.text+0x3588>
    3504:	e2855001 	add	r5, r5, #1	; 0x1
    3508:	e28d1e67 	add	r1, sp, #1648	; 0x670
    350c:	e2866010 	add	r6, r6, #16	; 0x10
    3510:	e3a03010 	mov	r3, #16	; 0x10
    3514:	e3550007 	cmp	r5, #7	; 0x7
    3518:	e5843004 	str	r3, [r4, #4]
    351c:	e5849000 	str	r9, [r4]
    3520:	e1a0000a 	mov	r0, sl
    3524:	e2811008 	add	r1, r1, #8	; 0x8
    3528:	e2844008 	add	r4, r4, #8	; 0x8
    352c:	e58d6680 	str	r6, [sp, #1664]
    3530:	e58d567c 	str	r5, [sp, #1660]
    3534:	daffffef 	ble	34f8 <.text+0x34f8>
    3538:	ebfffb2a 	bl	21e8 <__sprint>
    353c:	e3500000 	cmp	r0, #0	; 0x0
    3540:	1afffc26 	bne	25e0 <.text+0x25e0>
    3544:	e59d6680 	ldr	r6, [sp, #1664]
    3548:	e59d567c 	ldr	r5, [sp, #1660]
    354c:	e28d4e61 	add	r4, sp, #1552	; 0x610
    3550:	eaffffe8 	b	34f8 <.text+0x34f8>
    3554:	e59d4054 	ldr	r4, [sp, #84]
    3558:	e2143040 	ands	r3, r4, #64	; 0x40
    355c:	15993000 	ldrne	r3, [r9]
    3560:	05991000 	ldreq	r1, [r9]
    3564:	11a03803 	movne	r3, r3, lsl #16
    3568:	12899004 	addne	r9, r9, #4	; 0x4
    356c:	02899004 	addeq	r9, r9, #4	; 0x4
    3570:	11a01823 	movne	r1, r3, lsr #16
    3574:	01a02003 	moveq	r2, r3
    3578:	158d9050 	strne	r9, [sp, #80]
    357c:	058d9050 	streq	r9, [sp, #80]
    3580:	eafffc52 	b	26d0 <.text+0x26d0>
    3584:	e59f90f0 	ldr	r9, [pc, #240]	; 367c <.text+0x367c>
    3588:	e2855001 	add	r5, r5, #1	; 0x1
    358c:	e0866007 	add	r6, r6, r7
    3590:	e3550007 	cmp	r5, #7	; 0x7
    3594:	e5849000 	str	r9, [r4]
    3598:	e5847004 	str	r7, [r4, #4]
    359c:	e58d6680 	str	r6, [sp, #1664]
    35a0:	e58d567c 	str	r5, [sp, #1660]
    35a4:	daffff9e 	ble	3424 <.text+0x3424>
    35a8:	e28d1e67 	add	r1, sp, #1648	; 0x670
    35ac:	e1a0000a 	mov	r0, sl
    35b0:	e2811008 	add	r1, r1, #8	; 0x8
    35b4:	ebfffb0b 	bl	21e8 <__sprint>
    35b8:	e3500000 	cmp	r0, #0	; 0x0
    35bc:	1afffc07 	bne	25e0 <.text+0x25e0>
    35c0:	e59d6680 	ldr	r6, [sp, #1664]
    35c4:	e59d567c 	ldr	r5, [sp, #1660]
    35c8:	e28d4e61 	add	r4, sp, #1552	; 0x610
    35cc:	eaffff95 	b	3428 <.text+0x3428>
    35d0:	e28d1e67 	add	r1, sp, #1648	; 0x670
    35d4:	e1a0000a 	mov	r0, sl
    35d8:	e2811008 	add	r1, r1, #8	; 0x8
    35dc:	ebfffb01 	bl	21e8 <__sprint>
    35e0:	e3500000 	cmp	r0, #0	; 0x0
    35e4:	1afffbfd 	bne	25e0 <.text+0x25e0>
    35e8:	e59d6680 	ldr	r6, [sp, #1664]
    35ec:	e59d567c 	ldr	r5, [sp, #1660]
    35f0:	e28d4e61 	add	r4, sp, #1552	; 0x610
    35f4:	eaffff77 	b	33d8 <.text+0x33d8>
    35f8:	e59d5054 	ldr	r5, [sp, #84]
    35fc:	e3150001 	tst	r5, #1	; 0x1
    3600:	0afffd91 	beq	2c4c <.text+0x2c4c>
    3604:	eaffff03 	b	3218 <.text+0x3218>
    3608:	e899000c 	ldmia	r9, {r2, r3}
    360c:	e2899008 	add	r9, r9, #8	; 0x8
    3610:	e58d2048 	str	r2, [sp, #72]
    3614:	e58d304c 	str	r3, [sp, #76]
    3618:	e58d9050 	str	r9, [sp, #80]
    361c:	eafffd02 	b	2a2c <.text+0x2a2c>
    3620:	e2833020 	add	r3, r3, #32	; 0x20
    3624:	e5cd36af 	strb	r3, [sp, #1711]
    3628:	e59d2018 	ldr	r2, [sp, #24]
    362c:	e5d23000 	ldrb	r3, [r2]
    3630:	eafffb7a 	b	2420 <_vfprintf_r+0x1f8>
    3634:	e5993000 	ldr	r3, [r9]
    3638:	e1a03803 	mov	r3, r3, lsl #16
    363c:	e2899004 	add	r9, r9, #4	; 0x4
    3640:	e1a01823 	mov	r1, r3, lsr #16
    3644:	e3a02001 	mov	r2, #1	; 0x1
    3648:	e58d9050 	str	r9, [sp, #80]
    364c:	eafffc1f 	b	26d0 <.text+0x26d0>
    3650:	0000a5f0 	streqd	sl, [r0], -r0
    3654:	0000a5dc 	ldreqd	sl, [r0], -ip
    3658:	0000a5d0 	ldreqd	sl, [r0], -r0
    365c:	0000a5bc 	streqh	sl, [r0], -ip
    3660:	cccccccd 	stcgtl	12, cr12, [ip], {205}
    3664:	0000a614 	andeq	sl, r0, r4, lsl r6
    3668:	0000a60c 	andeq	sl, r0, ip, lsl #12
    366c:	0000a5d4 	ldreqd	sl, [r0], -r4
    3670:	0000a610 	andeq	sl, r0, r0, lsl r6
    3674:	0000a618 	andeq	sl, r0, r8, lsl r6
    3678:	0000a365 	andeq	sl, r0, r5, ror #6
    367c:	0000a355 	andeq	sl, r0, r5, asr r3
    3680:	0000a5d8 	ldreqd	sl, [r0], -r8
    3684:	66666667 	strvsbt	r6, [r6], -r7, ror #12
    3688:	e5993000 	ldr	r3, [r9]
    368c:	e1a03803 	mov	r3, r3, lsl #16
    3690:	e2899004 	add	r9, r9, #4	; 0x4
    3694:	e1a01843 	mov	r1, r3, asr #16
    3698:	e58d9050 	str	r9, [sp, #80]
    369c:	eafffbe7 	b	2640 <.text+0x2640>
    36a0:	e5993000 	ldr	r3, [r9]
    36a4:	e1a03803 	mov	r3, r3, lsl #16
    36a8:	e2899004 	add	r9, r9, #4	; 0x4
    36ac:	e1a01823 	mov	r1, r3, lsr #16
    36b0:	e58d9050 	str	r9, [sp, #80]
    36b4:	eafffca5 	b	2950 <.text+0x2950>
    36b8:	e5993000 	ldr	r3, [r9]
    36bc:	e2899004 	add	r9, r9, #4	; 0x4
    36c0:	e58d9050 	str	r9, [sp, #80]
    36c4:	e59d4020 	ldr	r4, [sp, #32]
    36c8:	e59d9050 	ldr	r9, [sp, #80]
    36cc:	e5834000 	str	r4, [r3]
    36d0:	eafffb29 	b	237c <_vfprintf_r+0x154>
    36d4:	e2855001 	add	r5, r5, #1	; 0x1
    36d8:	e59d101c 	ldr	r1, [sp, #28]
    36dc:	e086600c 	add	r6, r6, ip
    36e0:	e3550007 	cmp	r5, #7	; 0x7
    36e4:	e8881002 	stmia	r8, {r1, ip}
    36e8:	e58d6680 	str	r6, [sp, #1664]
    36ec:	e58d567c 	str	r5, [sp, #1660]
    36f0:	d288c008 	addle	ip, r8, #8	; 0x8
    36f4:	ca000197 	bgt	3d58 <.text+0x3d58>
    36f8:	e59d2034 	ldr	r2, [sp, #52]
    36fc:	e0624000 	rsb	r4, r2, r0
    3700:	e3540000 	cmp	r4, #0	; 0x0
    3704:	da00004b 	ble	3838 <.text+0x3838>
    3708:	e3540010 	cmp	r4, #16	; 0x10
    370c:	da000036 	ble	37ec <.text+0x37ec>
    3710:	e59d567c 	ldr	r5, [sp, #1660]
    3714:	e51f90a0 	ldr	r9, [pc, #-160]	; 367c <.text+0x367c>
    3718:	ea000002 	b	3728 <.text+0x3728>
    371c:	e2444010 	sub	r4, r4, #16	; 0x10
    3720:	e3540010 	cmp	r4, #16	; 0x10
    3724:	da000032 	ble	37f4 <.text+0x37f4>
    3728:	e2855001 	add	r5, r5, #1	; 0x1
    372c:	e28d1e67 	add	r1, sp, #1648	; 0x670
    3730:	e2866010 	add	r6, r6, #16	; 0x10
    3734:	e3a03010 	mov	r3, #16	; 0x10
    3738:	e3550007 	cmp	r5, #7	; 0x7
    373c:	e58c3004 	str	r3, [ip, #4]
    3740:	e58c9000 	str	r9, [ip]
    3744:	e1a0000a 	mov	r0, sl
    3748:	e2811008 	add	r1, r1, #8	; 0x8
    374c:	e28cc008 	add	ip, ip, #8	; 0x8
    3750:	e58d6680 	str	r6, [sp, #1664]
    3754:	e58d567c 	str	r5, [sp, #1660]
    3758:	daffffef 	ble	371c <.text+0x371c>
    375c:	ebfffaa1 	bl	21e8 <__sprint>
    3760:	e3500000 	cmp	r0, #0	; 0x0
    3764:	1afffb9d 	bne	25e0 <.text+0x25e0>
    3768:	e59d6680 	ldr	r6, [sp, #1664]
    376c:	e59d567c 	ldr	r5, [sp, #1660]
    3770:	e28dce61 	add	ip, sp, #1552	; 0x610
    3774:	eaffffe8 	b	371c <.text+0x371c>
    3778:	e5993000 	ldr	r3, [r9]
    377c:	e28d5e45 	add	r5, sp, #1104	; 0x450
    3780:	e2899004 	add	r9, r9, #4	; 0x4
    3784:	e3a0b001 	mov	fp, #1	; 0x1
    3788:	e2855008 	add	r5, r5, #8	; 0x8
    378c:	e5cd3458 	strb	r3, [sp, #1112]
    3790:	e58d9050 	str	r9, [sp, #80]
    3794:	eafffc8e 	b	29d4 <.text+0x29d4>
    3798:	e3560000 	cmp	r6, #0	; 0x0
    379c:	03a06001 	moveq	r6, #1	; 0x1
    37a0:	eafffc99 	b	2a0c <.text+0x2a0c>
    37a4:	e3560000 	cmp	r6, #0	; 0x0
    37a8:	ba000187 	blt	3dcc <.text+0x3dcc>
    37ac:	e59d001c 	ldr	r0, [sp, #28]
    37b0:	e1a01005 	mov	r1, r5
    37b4:	e1a02006 	mov	r2, r6
    37b8:	eb000f1f 	bl	743c <memchr>
    37bc:	e3500000 	cmp	r0, #0	; 0x0
    37c0:	0a0001f6 	beq	3fa0 <.text+0x3fa0>
    37c4:	e59d201c 	ldr	r2, [sp, #28]
    37c8:	e062b000 	rsb	fp, r2, r0
    37cc:	e156000b 	cmp	r6, fp
    37d0:	ba00016c 	blt	3d88 <.text+0x3d88>
    37d4:	e35b0000 	cmp	fp, #0	; 0x0
    37d8:	a1a0300b 	movge	r3, fp
    37dc:	b3a03000 	movlt	r3, #0	; 0x0
    37e0:	e58d303c 	str	r3, [sp, #60]
    37e4:	e58d5038 	str	r5, [sp, #56]
    37e8:	eafffbdb 	b	275c <.text+0x275c>
    37ec:	e59d567c 	ldr	r5, [sp, #1660]
    37f0:	e51f917c 	ldr	r9, [pc, #-380]	; 367c <.text+0x367c>
    37f4:	e2855001 	add	r5, r5, #1	; 0x1
    37f8:	e0866004 	add	r6, r6, r4
    37fc:	e3550007 	cmp	r5, #7	; 0x7
    3800:	e58c9000 	str	r9, [ip]
    3804:	e58c4004 	str	r4, [ip, #4]
    3808:	e58d6680 	str	r6, [sp, #1664]
    380c:	e58d567c 	str	r5, [sp, #1660]
    3810:	d28cc008 	addle	ip, ip, #8	; 0x8
    3814:	da000007 	ble	3838 <.text+0x3838>
    3818:	e28d1e67 	add	r1, sp, #1648	; 0x670
    381c:	e1a0000a 	mov	r0, sl
    3820:	e2811008 	add	r1, r1, #8	; 0x8
    3824:	ebfffa6f 	bl	21e8 <__sprint>
    3828:	e3500000 	cmp	r0, #0	; 0x0
    382c:	1afffb6b 	bne	25e0 <.text+0x25e0>
    3830:	e59d6680 	ldr	r6, [sp, #1664]
    3834:	e28dce61 	add	ip, sp, #1552	; 0x610
    3838:	e59d3054 	ldr	r3, [sp, #84]
    383c:	e3130001 	tst	r3, #1	; 0x1
    3840:	0afffd01 	beq	2c4c <.text+0x2c4c>
    3844:	e59d567c 	ldr	r5, [sp, #1660]
    3848:	e51f31ec 	ldr	r3, [pc, #-492]	; 3664 <.text+0x3664>
    384c:	e2855001 	add	r5, r5, #1	; 0x1
    3850:	e2866001 	add	r6, r6, #1	; 0x1
    3854:	e3a02001 	mov	r2, #1	; 0x1
    3858:	e3550007 	cmp	r5, #7	; 0x7
    385c:	e58c3000 	str	r3, [ip]
    3860:	e58c2004 	str	r2, [ip, #4]
    3864:	e58d6680 	str	r6, [sp, #1664]
    3868:	e58d567c 	str	r5, [sp, #1660]
    386c:	cafffebd 	bgt	3368 <.text+0x3368>
    3870:	e28cc008 	add	ip, ip, #8	; 0x8
    3874:	eafffcf4 	b	2c4c <.text+0x2c4c>
    3878:	e28d0e5b 	add	r0, sp, #1456	; 0x5b0
    387c:	e2800004 	add	r0, r0, #4	; 0x4
    3880:	e59d5040 	ldr	r5, [sp, #64]
    3884:	e201300f 	and	r3, r1, #15	; 0xf
    3888:	e7d52003 	ldrb	r2, [r5, r3]
    388c:	e1b01221 	movs	r1, r1, lsr #4
    3890:	e5602001 	strb	r2, [r0, #-1]!
    3894:	1afffff9 	bne	3880 <.text+0x3880>
    3898:	e58d001c 	str	r0, [sp, #28]
    389c:	eafffba4 	b	2734 <.text+0x2734>
    38a0:	e59d567c 	ldr	r5, [sp, #1660]
    38a4:	e51f9230 	ldr	r9, [pc, #-560]	; 367c <.text+0x367c>
    38a8:	e2855001 	add	r5, r5, #1	; 0x1
    38ac:	e0866004 	add	r6, r6, r4
    38b0:	e3550007 	cmp	r5, #7	; 0x7
    38b4:	e58c9000 	str	r9, [ip]
    38b8:	e58c4004 	str	r4, [ip, #4]
    38bc:	e58d6680 	str	r6, [sp, #1664]
    38c0:	e58d567c 	str	r5, [sp, #1660]
    38c4:	cafffea7 	bgt	3368 <.text+0x3368>
    38c8:	e28cc008 	add	ip, ip, #8	; 0x8
    38cc:	eafffcde 	b	2c4c <.text+0x2c4c>
    38d0:	e59d3054 	ldr	r3, [sp, #84]
    38d4:	e3130001 	tst	r3, #1	; 0x1
    38d8:	1afffeae 	bne	3398 <.text+0x3398>
    38dc:	e2855001 	add	r5, r5, #1	; 0x1
    38e0:	e59d201c 	ldr	r2, [sp, #28]
    38e4:	e2866001 	add	r6, r6, #1	; 0x1
    38e8:	e3550007 	cmp	r5, #7	; 0x7
    38ec:	e3a03001 	mov	r3, #1	; 0x1
    38f0:	e888000c 	stmia	r8, {r2, r3}
    38f4:	e58d6680 	str	r6, [sp, #1664]
    38f8:	e58d567c 	str	r5, [sp, #1660]
    38fc:	d2884008 	addle	r4, r8, #8	; 0x8
    3900:	dafffec8 	ble	3428 <.text+0x3428>
    3904:	eaffff27 	b	35a8 <.text+0x35a8>
    3908:	e51f9294 	ldr	r9, [pc, #-660]	; 367c <.text+0x367c>
    390c:	eafffcb0 	b	2bd4 <.text+0x2bd4>
    3910:	e3a04003 	mov	r4, #3	; 0x3
    3914:	e51f52b4 	ldr	r5, [pc, #-692]	; 3668 <.text+0x3668>
    3918:	e3a0c000 	mov	ip, #0	; 0x0
    391c:	e1a0b004 	mov	fp, r4
    3920:	e58d403c 	str	r4, [sp, #60]
    3924:	e58d501c 	str	r5, [sp, #28]
    3928:	e58dc038 	str	ip, [sp, #56]
    392c:	eafffb8a 	b	275c <.text+0x275c>
    3930:	e28d1e67 	add	r1, sp, #1648	; 0x670
    3934:	e1a0000a 	mov	r0, sl
    3938:	e2811008 	add	r1, r1, #8	; 0x8
    393c:	ebfffa29 	bl	21e8 <__sprint>
    3940:	e3500000 	cmp	r0, #0	; 0x0
    3944:	1afffb25 	bne	25e0 <.text+0x25e0>
    3948:	e59d6680 	ldr	r6, [sp, #1664]
    394c:	e28dce61 	add	ip, sp, #1552	; 0x610
    3950:	eafffe2c 	b	3208 <.text+0x3208>
    3954:	e28d0048 	add	r0, sp, #72	; 0x48
    3958:	e8900003 	ldmia	r0, {r0, r1}
    395c:	eb0013c1 	bl	8868 <isnan>
    3960:	e3500000 	cmp	r0, #0	; 0x0
    3964:	0a000059 	beq	3ad0 <.text+0x3ad0>
    3968:	e2473045 	sub	r3, r7, #69	; 0x45
    396c:	e3530002 	cmp	r3, #2	; 0x2
    3970:	8a00011e 	bhi	3df0 <.text+0x3df0>
    3974:	e3a0c003 	mov	ip, #3	; 0x3
    3978:	e51f1314 	ldr	r1, [pc, #-788]	; 366c <.text+0x366c>
    397c:	e1a0b00c 	mov	fp, ip
    3980:	e58dc03c 	str	ip, [sp, #60]
    3984:	e58d101c 	str	r1, [sp, #28]
    3988:	e58d4038 	str	r4, [sp, #56]
    398c:	eafffb72 	b	275c <.text+0x275c>
    3990:	e28d1e67 	add	r1, sp, #1648	; 0x670
    3994:	e1a0000a 	mov	r0, sl
    3998:	e2811008 	add	r1, r1, #8	; 0x8
    399c:	ebfffa11 	bl	21e8 <__sprint>
    39a0:	e3500000 	cmp	r0, #0	; 0x0
    39a4:	1afffb0d 	bne	25e0 <.text+0x25e0>
    39a8:	e59d6680 	ldr	r6, [sp, #1664]
    39ac:	e28dce61 	add	ip, sp, #1552	; 0x610
    39b0:	eafffe24 	b	3248 <.text+0x3248>
    39b4:	e59d6680 	ldr	r6, [sp, #1664]
    39b8:	e59d567c 	ldr	r5, [sp, #1660]
    39bc:	e51f934c 	ldr	r9, [pc, #-844]	; 3678 <.text+0x3678>
    39c0:	eafffb93 	b	2814 <.text+0x2814>
    39c4:	e2855001 	add	r5, r5, #1	; 0x1
    39c8:	e51f3360 	ldr	r3, [pc, #-864]	; 3670 <.text+0x3670>
    39cc:	e3550007 	cmp	r5, #7	; 0x7
    39d0:	e2866001 	add	r6, r6, #1	; 0x1
    39d4:	e3a02001 	mov	r2, #1	; 0x1
    39d8:	e5883000 	str	r3, [r8]
    39dc:	e5882004 	str	r2, [r8, #4]
    39e0:	e58d6680 	str	r6, [sp, #1664]
    39e4:	e58d567c 	str	r5, [sp, #1660]
    39e8:	d288c008 	addle	ip, r8, #8	; 0x8
    39ec:	ca0000ec 	bgt	3da4 <.text+0x3da4>
    39f0:	e3500000 	cmp	r0, #0	; 0x0
    39f4:	1a000002 	bne	3a04 <.text+0x3a04>
    39f8:	e59d2034 	ldr	r2, [sp, #52]
    39fc:	e3520000 	cmp	r2, #0	; 0x0
    3a00:	0afffc91 	beq	2c4c <.text+0x2c4c>
    3a04:	e59d567c 	ldr	r5, [sp, #1660]
    3a08:	e3a03001 	mov	r3, #1	; 0x1
    3a0c:	e2855001 	add	r5, r5, #1	; 0x1
    3a10:	e58c3004 	str	r3, [ip, #4]
    3a14:	e59d3028 	ldr	r3, [sp, #40]
    3a18:	e2866001 	add	r6, r6, #1	; 0x1
    3a1c:	e3550007 	cmp	r5, #7	; 0x7
    3a20:	e58c3000 	str	r3, [ip]
    3a24:	e58d6680 	str	r6, [sp, #1664]
    3a28:	e58d567c 	str	r5, [sp, #1660]
    3a2c:	d28c2008 	addle	r2, ip, #8	; 0x8
    3a30:	ca00014f 	bgt	3f74 <.text+0x3f74>
    3a34:	e2604000 	rsb	r4, r0, #0	; 0x0
    3a38:	e3540000 	cmp	r4, #0	; 0x0
    3a3c:	da0000a3 	ble	3cd0 <.text+0x3cd0>
    3a40:	e3540010 	cmp	r4, #16	; 0x10
    3a44:	da00008e 	ble	3c84 <.text+0x3c84>
    3a48:	e51f93d4 	ldr	r9, [pc, #-980]	; 367c <.text+0x367c>
    3a4c:	ea000002 	b	3a5c <.text+0x3a5c>
    3a50:	e2444010 	sub	r4, r4, #16	; 0x10
    3a54:	e3540010 	cmp	r4, #16	; 0x10
    3a58:	da00008a 	ble	3c88 <.text+0x3c88>
    3a5c:	e2855001 	add	r5, r5, #1	; 0x1
    3a60:	e28d1e67 	add	r1, sp, #1648	; 0x670
    3a64:	e2866010 	add	r6, r6, #16	; 0x10
    3a68:	e3a03010 	mov	r3, #16	; 0x10
    3a6c:	e3550007 	cmp	r5, #7	; 0x7
    3a70:	e5823004 	str	r3, [r2, #4]
    3a74:	e5829000 	str	r9, [r2]
    3a78:	e1a0000a 	mov	r0, sl
    3a7c:	e2811008 	add	r1, r1, #8	; 0x8
    3a80:	e2822008 	add	r2, r2, #8	; 0x8
    3a84:	e58d6680 	str	r6, [sp, #1664]
    3a88:	e58d567c 	str	r5, [sp, #1660]
    3a8c:	daffffef 	ble	3a50 <.text+0x3a50>
    3a90:	ebfff9d4 	bl	21e8 <__sprint>
    3a94:	e3500000 	cmp	r0, #0	; 0x0
    3a98:	1afffad0 	bne	25e0 <.text+0x25e0>
    3a9c:	e59d6680 	ldr	r6, [sp, #1664]
    3aa0:	e59d567c 	ldr	r5, [sp, #1660]
    3aa4:	e28d2e61 	add	r2, sp, #1552	; 0x610
    3aa8:	eaffffe8 	b	3a50 <.text+0x3a50>
    3aac:	e3a03006 	mov	r3, #6	; 0x6
    3ab0:	e51f4444 	ldr	r4, [pc, #-1092]	; 3674 <.text+0x3674>
    3ab4:	e1a0b003 	mov	fp, r3
    3ab8:	e58d303c 	str	r3, [sp, #60]
    3abc:	e58d401c 	str	r4, [sp, #28]
    3ac0:	eafffc03 	b	2ad4 <.text+0x2ad4>
    3ac4:	e59d567c 	ldr	r5, [sp, #1660]
    3ac8:	e51f9458 	ldr	r9, [pc, #-1112]	; 3678 <.text+0x3678>
    3acc:	eafffc84 	b	2ce4 <.text+0x2ce4>
    3ad0:	e59d4054 	ldr	r4, [sp, #84]
    3ad4:	e3570066 	cmp	r7, #102	; 0x66
    3ad8:	e3844c01 	orr	r4, r4, #256	; 0x100
    3adc:	e58d4054 	str	r4, [sp, #84]
    3ae0:	01a0b006 	moveq	fp, r6
    3ae4:	03a02003 	moveq	r2, #3	; 0x3
    3ae8:	0a000005 	beq	3b04 <.text+0x3b04>
    3aec:	e3570045 	cmp	r7, #69	; 0x45
    3af0:	13570065 	cmpne	r7, #101	; 0x65
    3af4:	11a0b006 	movne	fp, r6
    3af8:	13a02002 	movne	r2, #2	; 0x2
    3afc:	0286b001 	addeq	fp, r6, #1	; 0x1
    3b00:	03a02002 	moveq	r2, #2	; 0x2
    3b04:	e28d3048 	add	r3, sp, #72	; 0x48
    3b08:	e8930018 	ldmia	r3, {r3, r4}
    3b0c:	e3530000 	cmp	r3, #0	; 0x0
    3b10:	a3a0c000 	movge	ip, #0	; 0x0
    3b14:	b3a0c02d 	movlt	ip, #45	; 0x2d
    3b18:	b59d1048 	ldrlt	r1, [sp, #72]
    3b1c:	b59d304c 	ldrlt	r3, [sp, #76]
    3b20:	a58dc02c 	strge	ip, [sp, #44]
    3b24:	b58dc02c 	strlt	ip, [sp, #44]
    3b28:	e28dce6a 	add	ip, sp, #1696	; 0x6a0
    3b2c:	e28cc008 	add	ip, ip, #8	; 0x8
    3b30:	a1a05004 	movge	r5, r4
    3b34:	b1a05003 	movlt	r5, r3
    3b38:	a1a04003 	movge	r4, r3
    3b3c:	b2814102 	addlt	r4, r1, #-2147483648	; 0x80000000
    3b40:	e58dc004 	str	ip, [sp, #4]
    3b44:	e28dce69 	add	ip, sp, #1680	; 0x690
    3b48:	e1a03002 	mov	r3, r2
    3b4c:	e28dee6a 	add	lr, sp, #1696	; 0x6a0
    3b50:	e28cc00c 	add	ip, ip, #12	; 0xc
    3b54:	e59d0010 	ldr	r0, [sp, #16]
    3b58:	e1a01004 	mov	r1, r4
    3b5c:	e1a02005 	mov	r2, r5
    3b60:	e58de008 	str	lr, [sp, #8]
    3b64:	e58dc00c 	str	ip, [sp, #12]
    3b68:	e58db000 	str	fp, [sp]
    3b6c:	eb0003c5 	bl	4a88 <_dtoa_r>
    3b70:	e3570067 	cmp	r7, #103	; 0x67
    3b74:	13570047 	cmpne	r7, #71	; 0x47
    3b78:	e58d001c 	str	r0, [sp, #28]
    3b7c:	1a000003 	bne	3b90 <.text+0x3b90>
    3b80:	e59d1054 	ldr	r1, [sp, #84]
    3b84:	e3110001 	tst	r1, #1	; 0x1
    3b88:	059d269c 	ldreq	r2, [sp, #1692]
    3b8c:	0a000019 	beq	3bf8 <.text+0x3bf8>
    3b90:	e59d201c 	ldr	r2, [sp, #28]
    3b94:	e3570066 	cmp	r7, #102	; 0x66
    3b98:	e082900b 	add	r9, r2, fp
    3b9c:	0a00012d 	beq	4058 <.text+0x4058>
    3ba0:	e3a02000 	mov	r2, #0	; 0x0
    3ba4:	e1a00004 	mov	r0, r4
    3ba8:	e1a01005 	mov	r1, r5
    3bac:	e3a03000 	mov	r3, #0	; 0x0
    3bb0:	eb00174b 	bl	98e4 <__eqdf2>
    3bb4:	e3500000 	cmp	r0, #0	; 0x0
    3bb8:	01a02009 	moveq	r2, r9
    3bbc:	058d269c 	streq	r2, [sp, #1692]
    3bc0:	0a00000c 	beq	3bf8 <.text+0x3bf8>
    3bc4:	e59d269c 	ldr	r2, [sp, #1692]
    3bc8:	e1590002 	cmp	r9, r2
    3bcc:	9a000009 	bls	3bf8 <.text+0x3bf8>
    3bd0:	e0623009 	rsb	r3, r2, r9
    3bd4:	e0833002 	add	r3, r3, r2
    3bd8:	e2821001 	add	r1, r2, #1	; 0x1
    3bdc:	e3a00030 	mov	r0, #48	; 0x30
    3be0:	e1510003 	cmp	r1, r3
    3be4:	e5410001 	strb	r0, [r1, #-1]
    3be8:	e1a02001 	mov	r2, r1
    3bec:	e58d169c 	str	r1, [sp, #1692]
    3bf0:	e2811001 	add	r1, r1, #1	; 0x1
    3bf4:	1afffff9 	bne	3be0 <.text+0x3be0>
    3bf8:	e59d401c 	ldr	r4, [sp, #28]
    3bfc:	e3570067 	cmp	r7, #103	; 0x67
    3c00:	13a03000 	movne	r3, #0	; 0x0
    3c04:	03a03001 	moveq	r3, #1	; 0x1
    3c08:	e3570067 	cmp	r7, #103	; 0x67
    3c0c:	13570047 	cmpne	r7, #71	; 0x47
    3c10:	e0645002 	rsb	r5, r4, r2
    3c14:	1a000082 	bne	3e24 <.text+0x3e24>
    3c18:	e59d06a8 	ldr	r0, [sp, #1704]
    3c1c:	e3700004 	cmn	r0, #4	; 0x4
    3c20:	da0000bd 	ble	3f1c <.text+0x3f1c>
    3c24:	e1560000 	cmp	r6, r0
    3c28:	a3a07067 	movge	r7, #103	; 0x67
    3c2c:	ba0000ba 	blt	3f1c <.text+0x3f1c>
    3c30:	e1550000 	cmp	r5, r0
    3c34:	e1a0b000 	mov	fp, r0
    3c38:	ca0000fd 	bgt	4034 <.text+0x4034>
    3c3c:	e59d1054 	ldr	r1, [sp, #84]
    3c40:	e3110001 	tst	r1, #1	; 0x1
    3c44:	1280b001 	addne	fp, r0, #1	; 0x1
    3c48:	1a0000f4 	bne	4020 <.text+0x4020>
    3c4c:	e35b0000 	cmp	fp, #0	; 0x0
    3c50:	a1a0200b 	movge	r2, fp
    3c54:	b3a02000 	movlt	r2, #0	; 0x0
    3c58:	e58d203c 	str	r2, [sp, #60]
    3c5c:	e59dc02c 	ldr	ip, [sp, #44]
    3c60:	e35c0000 	cmp	ip, #0	; 0x0
    3c64:	1a000068 	bne	3e0c <.text+0x3e0c>
    3c68:	e35b0000 	cmp	fp, #0	; 0x0
    3c6c:	a1a0100b 	movge	r1, fp
    3c70:	b3a01000 	movlt	r1, #0	; 0x0
    3c74:	e58d103c 	str	r1, [sp, #60]
    3c78:	e58d5034 	str	r5, [sp, #52]
    3c7c:	e58dc038 	str	ip, [sp, #56]
    3c80:	eafffab5 	b	275c <.text+0x275c>
    3c84:	e51f9610 	ldr	r9, [pc, #-1552]	; 367c <.text+0x367c>
    3c88:	e2855001 	add	r5, r5, #1	; 0x1
    3c8c:	e0866004 	add	r6, r6, r4
    3c90:	e3550007 	cmp	r5, #7	; 0x7
    3c94:	e5829000 	str	r9, [r2]
    3c98:	e5824004 	str	r4, [r2, #4]
    3c9c:	e58d6680 	str	r6, [sp, #1664]
    3ca0:	e58d567c 	str	r5, [sp, #1660]
    3ca4:	d2822008 	addle	r2, r2, #8	; 0x8
    3ca8:	da000008 	ble	3cd0 <.text+0x3cd0>
    3cac:	e28d1e67 	add	r1, sp, #1648	; 0x670
    3cb0:	e1a0000a 	mov	r0, sl
    3cb4:	e2811008 	add	r1, r1, #8	; 0x8
    3cb8:	ebfff94a 	bl	21e8 <__sprint>
    3cbc:	e3500000 	cmp	r0, #0	; 0x0
    3cc0:	1afffa46 	bne	25e0 <.text+0x25e0>
    3cc4:	e59d6680 	ldr	r6, [sp, #1664]
    3cc8:	e59d567c 	ldr	r5, [sp, #1660]
    3ccc:	e28d2e61 	add	r2, sp, #1552	; 0x610
    3cd0:	e59d4034 	ldr	r4, [sp, #52]
    3cd4:	e2855001 	add	r5, r5, #1	; 0x1
    3cd8:	e59d801c 	ldr	r8, [sp, #28]
    3cdc:	e3550007 	cmp	r5, #7	; 0x7
    3ce0:	e0866004 	add	r6, r6, r4
    3ce4:	e5828000 	str	r8, [r2]
    3ce8:	e5824004 	str	r4, [r2, #4]
    3cec:	e58d6680 	str	r6, [sp, #1664]
    3cf0:	e58d567c 	str	r5, [sp, #1660]
    3cf4:	d282c008 	addle	ip, r2, #8	; 0x8
    3cf8:	dafffbd3 	ble	2c4c <.text+0x2c4c>
    3cfc:	eafffd99 	b	3368 <.text+0x3368>
    3d00:	e28d1e67 	add	r1, sp, #1648	; 0x670
    3d04:	e1a0000a 	mov	r0, sl
    3d08:	e2811008 	add	r1, r1, #8	; 0x8
    3d0c:	ebfff935 	bl	21e8 <__sprint>
    3d10:	e3500000 	cmp	r0, #0	; 0x0
    3d14:	1afffa31 	bne	25e0 <.text+0x25e0>
    3d18:	e59d6680 	ldr	r6, [sp, #1664]
    3d1c:	e59d567c 	ldr	r5, [sp, #1660]
    3d20:	e59d06a8 	ldr	r0, [sp, #1704]
    3d24:	e28dce61 	add	ip, sp, #1552	; 0x610
    3d28:	eafffd82 	b	3338 <.text+0x3338>
    3d2c:	e28d1e67 	add	r1, sp, #1648	; 0x670
    3d30:	e1a0000a 	mov	r0, sl
    3d34:	e2811008 	add	r1, r1, #8	; 0x8
    3d38:	ebfff92a 	bl	21e8 <__sprint>
    3d3c:	e3500000 	cmp	r0, #0	; 0x0
    3d40:	1afffa26 	bne	25e0 <.text+0x25e0>
    3d44:	e59d6680 	ldr	r6, [sp, #1664]
    3d48:	e59d567c 	ldr	r5, [sp, #1660]
    3d4c:	e59d06a8 	ldr	r0, [sp, #1704]
    3d50:	e28d1e61 	add	r1, sp, #1552	; 0x610
    3d54:	eafffd6b 	b	3308 <.text+0x3308>
    3d58:	e28d1e67 	add	r1, sp, #1648	; 0x670
    3d5c:	e1a0000a 	mov	r0, sl
    3d60:	e2811008 	add	r1, r1, #8	; 0x8
    3d64:	ebfff91f 	bl	21e8 <__sprint>
    3d68:	e3500000 	cmp	r0, #0	; 0x0
    3d6c:	1afffa1b 	bne	25e0 <.text+0x25e0>
    3d70:	e59d6680 	ldr	r6, [sp, #1664]
    3d74:	e59d06a8 	ldr	r0, [sp, #1704]
    3d78:	e28dce61 	add	ip, sp, #1552	; 0x610
    3d7c:	eafffe5d 	b	36f8 <.text+0x36f8>
    3d80:	e51f970c 	ldr	r9, [pc, #-1804]	; 367c <.text+0x367c>
    3d84:	eafffce9 	b	3130 <.text+0x3130>
    3d88:	e3560000 	cmp	r6, #0	; 0x0
    3d8c:	a1a04006 	movge	r4, r6
    3d90:	b3a04000 	movlt	r4, #0	; 0x0
    3d94:	e1a0b006 	mov	fp, r6
    3d98:	e58d403c 	str	r4, [sp, #60]
    3d9c:	e58d5038 	str	r5, [sp, #56]
    3da0:	eafffa6d 	b	275c <.text+0x275c>
    3da4:	e28d1e67 	add	r1, sp, #1648	; 0x670
    3da8:	e1a0000a 	mov	r0, sl
    3dac:	e2811008 	add	r1, r1, #8	; 0x8
    3db0:	ebfff90c 	bl	21e8 <__sprint>
    3db4:	e3500000 	cmp	r0, #0	; 0x0
    3db8:	1afffa08 	bne	25e0 <.text+0x25e0>
    3dbc:	e59d6680 	ldr	r6, [sp, #1664]
    3dc0:	e59d06a8 	ldr	r0, [sp, #1704]
    3dc4:	e28dce61 	add	ip, sp, #1552	; 0x610
    3dc8:	eaffff08 	b	39f0 <.text+0x39f0>
    3dcc:	e59d001c 	ldr	r0, [sp, #28]
    3dd0:	ebfff8a7 	bl	2074 <strlen>
    3dd4:	e3500000 	cmp	r0, #0	; 0x0
    3dd8:	a1a0c000 	movge	ip, r0
    3ddc:	b3a0c000 	movlt	ip, #0	; 0x0
    3de0:	e1a0b000 	mov	fp, r0
    3de4:	e58dc03c 	str	ip, [sp, #60]
    3de8:	e58d5038 	str	r5, [sp, #56]
    3dec:	eafffa5a 	b	275c <.text+0x275c>
    3df0:	e3a02003 	mov	r2, #3	; 0x3
    3df4:	e51f377c 	ldr	r3, [pc, #-1916]	; 3680 <.text+0x3680>
    3df8:	e1a0b002 	mov	fp, r2
    3dfc:	e58d203c 	str	r2, [sp, #60]
    3e00:	e58d301c 	str	r3, [sp, #28]
    3e04:	e58d4038 	str	r4, [sp, #56]
    3e08:	eafffa53 	b	275c <.text+0x275c>
    3e0c:	e3a02000 	mov	r2, #0	; 0x0
    3e10:	e3a0302d 	mov	r3, #45	; 0x2d
    3e14:	e58d5034 	str	r5, [sp, #52]
    3e18:	e58d2038 	str	r2, [sp, #56]
    3e1c:	e5cd36af 	strb	r3, [sp, #1711]
    3e20:	eafffa50 	b	2768 <.text+0x2768>
    3e24:	e3570065 	cmp	r7, #101	; 0x65
    3e28:	ca000069 	bgt	3fd4 <.text+0x3fd4>
    3e2c:	e59d06a8 	ldr	r0, [sp, #1704]
    3e30:	e20730ff 	and	r3, r7, #255	; 0xff
    3e34:	e2400001 	sub	r0, r0, #1	; 0x1
    3e38:	e3500000 	cmp	r0, #0	; 0x0
    3e3c:	e5cd3695 	strb	r3, [sp, #1685]
    3e40:	e1a0c000 	mov	ip, r0
    3e44:	b3a0302d 	movlt	r3, #45	; 0x2d
    3e48:	a3a0302b 	movge	r3, #43	; 0x2b
    3e4c:	b260c000 	rsblt	ip, r0, #0	; 0x0
    3e50:	b5cd3696 	strltb	r3, [sp, #1686]
    3e54:	a5cd3696 	strgeb	r3, [sp, #1686]
    3e58:	e35c0009 	cmp	ip, #9	; 0x9
    3e5c:	d28c2030 	addle	r2, ip, #48	; 0x30
    3e60:	d5cd2698 	strleb	r2, [sp, #1688]
    3e64:	d3a03030 	movle	r3, #48	; 0x30
    3e68:	d28d2e69 	addle	r2, sp, #1680	; 0x690
    3e6c:	e58d06a8 	str	r0, [sp, #1704]
    3e70:	d5cd3697 	strleb	r3, [sp, #1687]
    3e74:	d2822009 	addle	r2, r2, #9	; 0x9
    3e78:	da00001a 	ble	3ee8 <.text+0x3ee8>
    3e7c:	e28d4e67 	add	r4, sp, #1648	; 0x670
    3e80:	e2844008 	add	r4, r4, #8	; 0x8
    3e84:	e51f0808 	ldr	r0, [pc, #-2056]	; 3684 <.text+0x3684>
    3e88:	e1a0e004 	mov	lr, r4
    3e8c:	e0c31c90 	smull	r1, r3, r0, ip
    3e90:	e1a02fcc 	mov	r2, ip, asr #31
    3e94:	e0622143 	rsb	r2, r2, r3, asr #2
    3e98:	e0821102 	add	r1, r2, r2, lsl #2
    3e9c:	e04c1081 	sub	r1, ip, r1, lsl #1
    3ea0:	e2811030 	add	r1, r1, #48	; 0x30
    3ea4:	e3520009 	cmp	r2, #9	; 0x9
    3ea8:	e1a0c002 	mov	ip, r2
    3eac:	e56e1001 	strb	r1, [lr, #-1]!
    3eb0:	cafffff5 	bgt	3e8c <.text+0x3e8c>
    3eb4:	e24e0001 	sub	r0, lr, #1	; 0x1
    3eb8:	e1500004 	cmp	r0, r4
    3ebc:	e2823030 	add	r3, r2, #48	; 0x30
    3ec0:	228d2e69 	addcs	r2, sp, #1680	; 0x690
    3ec4:	e54e3001 	strb	r3, [lr, #-1]
    3ec8:	22822007 	addcs	r2, r2, #7	; 0x7
    3ecc:	2a000005 	bcs	3ee8 <.text+0x3ee8>
    3ed0:	e28d2e69 	add	r2, sp, #1680	; 0x690
    3ed4:	e2822007 	add	r2, r2, #7	; 0x7
    3ed8:	e4d03001 	ldrb	r3, [r0], #1
    3edc:	e1500004 	cmp	r0, r4
    3ee0:	e4c23001 	strb	r3, [r2], #1
    3ee4:	3afffffb 	bcc	3ed8 <.text+0x3ed8>
    3ee8:	e28d3e69 	add	r3, sp, #1680	; 0x690
    3eec:	e2833005 	add	r3, r3, #5	; 0x5
    3ef0:	e0632002 	rsb	r2, r3, r2
    3ef4:	e3550001 	cmp	r5, #1	; 0x1
    3ef8:	e58d2030 	str	r2, [sp, #48]
    3efc:	e085b002 	add	fp, r5, r2
    3f00:	da000043 	ble	4014 <.text+0x4014>
    3f04:	e28bb001 	add	fp, fp, #1	; 0x1
    3f08:	e35b0000 	cmp	fp, #0	; 0x0
    3f0c:	a1a0400b 	movge	r4, fp
    3f10:	b3a04000 	movlt	r4, #0	; 0x0
    3f14:	e58d403c 	str	r4, [sp, #60]
    3f18:	eaffff4f 	b	3c5c <.text+0x3c5c>
    3f1c:	e3530000 	cmp	r3, #0	; 0x0
    3f20:	13a03065 	movne	r3, #101	; 0x65
    3f24:	11a07003 	movne	r7, r3
    3f28:	03a03045 	moveq	r3, #69	; 0x45
    3f2c:	01a07003 	moveq	r7, r3
    3f30:	eaffffbf 	b	3e34 <.text+0x3e34>
    3f34:	e3a01000 	mov	r1, #0	; 0x0
    3f38:	e28d2e6a 	add	r2, sp, #1696	; 0x6a0
    3f3c:	e59d0010 	ldr	r0, [sp, #16]
    3f40:	e2822004 	add	r2, r2, #4	; 0x4
    3f44:	e1a03001 	mov	r3, r1
    3f48:	e58d9000 	str	r9, [sp]
    3f4c:	eb0000a7 	bl	41f0 <_wcsrtombs_r>
    3f50:	e3700001 	cmn	r0, #1	; 0x1
    3f54:	e1a0b000 	mov	fp, r0
    3f58:	159d401c 	ldrne	r4, [sp, #28]
    3f5c:	158d46a4 	strne	r4, [sp, #1700]
    3f60:	1afffbc4 	bne	2e78 <.text+0x2e78>
    3f64:	e1da30bc 	ldrh	r3, [sl, #12]
    3f68:	e3833040 	orr	r3, r3, #64	; 0x40
    3f6c:	e1ca30bc 	strh	r3, [sl, #12]
    3f70:	eafff9a0 	b	25f8 <.text+0x25f8>
    3f74:	e28d1e67 	add	r1, sp, #1648	; 0x670
    3f78:	e1a0000a 	mov	r0, sl
    3f7c:	e2811008 	add	r1, r1, #8	; 0x8
    3f80:	ebfff898 	bl	21e8 <__sprint>
    3f84:	e3500000 	cmp	r0, #0	; 0x0
    3f88:	1afff994 	bne	25e0 <.text+0x25e0>
    3f8c:	e59d6680 	ldr	r6, [sp, #1664]
    3f90:	e59d567c 	ldr	r5, [sp, #1660]
    3f94:	e59d06a8 	ldr	r0, [sp, #1704]
    3f98:	e28d2e61 	add	r2, sp, #1552	; 0x610
    3f9c:	eafffea4 	b	3a34 <.text+0x3a34>
    3fa0:	e3560000 	cmp	r6, #0	; 0x0
    3fa4:	a1a01006 	movge	r1, r6
    3fa8:	b3a01000 	movlt	r1, #0	; 0x0
    3fac:	e1a0b006 	mov	fp, r6
    3fb0:	e58d103c 	str	r1, [sp, #60]
    3fb4:	e58d0038 	str	r0, [sp, #56]
    3fb8:	eafff9e7 	b	275c <.text+0x275c>
    3fbc:	e59d3680 	ldr	r3, [sp, #1664]
    3fc0:	e3530000 	cmp	r3, #0	; 0x0
    3fc4:	1a000031 	bne	4090 <.text+0x4090>
    3fc8:	e3a03000 	mov	r3, #0	; 0x0
    3fcc:	e58d367c 	str	r3, [sp, #1660]
    3fd0:	eafff988 	b	25f8 <.text+0x25f8>
    3fd4:	e3570066 	cmp	r7, #102	; 0x66
    3fd8:	159d06a8 	ldrne	r0, [sp, #1704]
    3fdc:	1affff13 	bne	3c30 <.text+0x3c30>
    3fe0:	e59db6a8 	ldr	fp, [sp, #1704]
    3fe4:	e35b0000 	cmp	fp, #0	; 0x0
    3fe8:	da00003e 	ble	40e8 <.text+0x40e8>
    3fec:	e3560000 	cmp	r6, #0	; 0x0
    3ff0:	1a00002d 	bne	40ac <.text+0x40ac>
    3ff4:	e59dc054 	ldr	ip, [sp, #84]
    3ff8:	e31c0001 	tst	ip, #1	; 0x1
    3ffc:	1a00002a 	bne	40ac <.text+0x40ac>
    4000:	e35b0000 	cmp	fp, #0	; 0x0
    4004:	a1a0100b 	movge	r1, fp
    4008:	b3a01000 	movlt	r1, #0	; 0x0
    400c:	e58d103c 	str	r1, [sp, #60]
    4010:	eaffff11 	b	3c5c <.text+0x3c5c>
    4014:	e59d2054 	ldr	r2, [sp, #84]
    4018:	e3120001 	tst	r2, #1	; 0x1
    401c:	1affffb8 	bne	3f04 <.text+0x3f04>
    4020:	e35b0000 	cmp	fp, #0	; 0x0
    4024:	a1a0300b 	movge	r3, fp
    4028:	b3a03000 	movlt	r3, #0	; 0x0
    402c:	e58d303c 	str	r3, [sp, #60]
    4030:	eaffff09 	b	3c5c <.text+0x3c5c>
    4034:	e3500000 	cmp	r0, #0	; 0x0
    4038:	c3a00001 	movgt	r0, #1	; 0x1
    403c:	d26b0002 	rsble	r0, fp, #2	; 0x2
    4040:	e080b005 	add	fp, r0, r5
    4044:	e35b0000 	cmp	fp, #0	; 0x0
    4048:	a1a0400b 	movge	r4, fp
    404c:	b3a04000 	movlt	r4, #0	; 0x0
    4050:	e58d403c 	str	r4, [sp, #60]
    4054:	eaffff00 	b	3c5c <.text+0x3c5c>
    4058:	e5d23000 	ldrb	r3, [r2]
    405c:	e3530030 	cmp	r3, #48	; 0x30
    4060:	1a000007 	bne	4084 <.text+0x4084>
    4064:	e1a00004 	mov	r0, r4
    4068:	e1a01005 	mov	r1, r5
    406c:	e3a02000 	mov	r2, #0	; 0x0
    4070:	e3a03000 	mov	r3, #0	; 0x0
    4074:	eb00163c 	bl	996c <__nedf2>
    4078:	e3500000 	cmp	r0, #0	; 0x0
    407c:	126b0001 	rsbne	r0, fp, #1	; 0x1
    4080:	158d06a8 	strne	r0, [sp, #1704]
    4084:	e59d06a8 	ldr	r0, [sp, #1704]
    4088:	e0899000 	add	r9, r9, r0
    408c:	eafffec3 	b	3ba0 <.text+0x3ba0>
    4090:	e28d1e67 	add	r1, sp, #1648	; 0x670
    4094:	e1a0000a 	mov	r0, sl
    4098:	e2811008 	add	r1, r1, #8	; 0x8
    409c:	ebfff851 	bl	21e8 <__sprint>
    40a0:	e3500000 	cmp	r0, #0	; 0x0
    40a4:	1afff953 	bne	25f8 <.text+0x25f8>
    40a8:	eaffffc6 	b	3fc8 <.text+0x3fc8>
    40ac:	e28b3001 	add	r3, fp, #1	; 0x1
    40b0:	e086b003 	add	fp, r6, r3
    40b4:	e35b0000 	cmp	fp, #0	; 0x0
    40b8:	a1a0200b 	movge	r2, fp
    40bc:	b3a02000 	movlt	r2, #0	; 0x0
    40c0:	e58d203c 	str	r2, [sp, #60]
    40c4:	eafffee4 	b	3c5c <.text+0x3c5c>
    40c8:	e5996000 	ldr	r6, [r9]
    40cc:	e3560000 	cmp	r6, #0	; 0x0
    40d0:	e2891004 	add	r1, r9, #4	; 0x4
    40d4:	ba000015 	blt	4130 <.text+0x4130>
    40d8:	e58d2018 	str	r2, [sp, #24]
    40dc:	e5d23000 	ldrb	r3, [r2]
    40e0:	e1a09001 	mov	r9, r1
    40e4:	eafff8cd 	b	2420 <_vfprintf_r+0x1f8>
    40e8:	e3560000 	cmp	r6, #0	; 0x0
    40ec:	1a000005 	bne	4108 <.text+0x4108>
    40f0:	e59d3054 	ldr	r3, [sp, #84]
    40f4:	e3130001 	tst	r3, #1	; 0x1
    40f8:	03a04001 	moveq	r4, #1	; 0x1
    40fc:	058d403c 	streq	r4, [sp, #60]
    4100:	01a0b004 	moveq	fp, r4
    4104:	0afffed4 	beq	3c5c <.text+0x3c5c>
    4108:	e286b002 	add	fp, r6, #2	; 0x2
    410c:	e35b0000 	cmp	fp, #0	; 0x0
    4110:	a1a0c00b 	movge	ip, fp
    4114:	b3a0c000 	movlt	ip, #0	; 0x0
    4118:	e58dc03c 	str	ip, [sp, #60]
    411c:	eafffece 	b	3c5c <.text+0x3c5c>
    4120:	e1da30bc 	ldrh	r3, [sl, #12]
    4124:	e3833040 	orr	r3, r3, #64	; 0x40
    4128:	e1ca30bc 	strh	r3, [sl, #12]
    412c:	eafff92e 	b	25ec <.text+0x25ec>
    4130:	e58d2018 	str	r2, [sp, #24]
    4134:	e5d23000 	ldrb	r3, [r2]
    4138:	e1a09001 	mov	r9, r1
    413c:	e3e06000 	mvn	r6, #0	; 0x0
    4140:	eafff8b6 	b	2420 <_vfprintf_r+0x1f8>

00004144 <vfprintf>:
    4144:	e52de004 	str	lr, [sp, #-4]!
    4148:	e1a03002 	mov	r3, r2
    414c:	e59f2018 	ldr	r2, [pc, #24]	; 416c <.text+0x416c>
    4150:	e1a0c000 	mov	ip, r0
    4154:	e1a0e001 	mov	lr, r1
    4158:	e5920000 	ldr	r0, [r2]
    415c:	e1a0100c 	mov	r1, ip
    4160:	e1a0200e 	mov	r2, lr
    4164:	e49de004 	ldr	lr, [sp], #4
    4168:	eafff82e 	b	2228 <_vfprintf_r>
    416c:	00200068 	eoreq	r0, r0, r8, rrx

00004170 <_wcrtomb_r>:
    4170:	e92d4030 	stmdb	sp!, {r4, r5, lr}
    4174:	e251c000 	subs	ip, r1, #0	; 0x0
    4178:	e24dd00c 	sub	sp, sp, #12	; 0xc
    417c:	e1a05000 	mov	r5, r0
    4180:	e1a04003 	mov	r4, r3
    4184:	0a00000a 	beq	41b4 <_wcrtomb_r+0x44>
    4188:	eb000076 	bl	4368 <_wctomb_r>
    418c:	e3700001 	cmn	r0, #1	; 0x1
    4190:	e1a01000 	mov	r1, r0
    4194:	11a01000 	movne	r1, r0
    4198:	03a03000 	moveq	r3, #0	; 0x0
    419c:	03a0208a 	moveq	r2, #138	; 0x8a
    41a0:	e1a00001 	mov	r0, r1
    41a4:	05843000 	streq	r3, [r4]
    41a8:	05852000 	streq	r2, [r5]
    41ac:	e28dd00c 	add	sp, sp, #12	; 0xc
    41b0:	e8bd8030 	ldmia	sp!, {r4, r5, pc}
    41b4:	e1a0200c 	mov	r2, ip
    41b8:	e28d1002 	add	r1, sp, #2	; 0x2
    41bc:	eb000069 	bl	4368 <_wctomb_r>
    41c0:	eafffff1 	b	418c <_wcrtomb_r+0x1c>

000041c4 <wcrtomb>:
    41c4:	e52de004 	str	lr, [sp, #-4]!
    41c8:	e1a03002 	mov	r3, r2
    41cc:	e59f2018 	ldr	r2, [pc, #24]	; 41ec <.text+0x41ec>
    41d0:	e1a0c000 	mov	ip, r0
    41d4:	e1a0e001 	mov	lr, r1
    41d8:	e5920000 	ldr	r0, [r2]
    41dc:	e1a0100c 	mov	r1, ip
    41e0:	e1a0200e 	mov	r2, lr
    41e4:	e49de004 	ldr	lr, [sp], #4
    41e8:	eaffffe0 	b	4170 <_wcrtomb_r>
    41ec:	00200068 	eoreq	r0, r0, r8, rrx

000041f0 <_wcsrtombs_r>:
    41f0:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    41f4:	e3510000 	cmp	r1, #0	; 0x0
    41f8:	e24dd014 	sub	sp, sp, #20	; 0x14
    41fc:	e58d1000 	str	r1, [sp]
    4200:	e58d0004 	str	r0, [sp, #4]
    4204:	e1a0b002 	mov	fp, r2
    4208:	e1a06003 	mov	r6, r3
    420c:	e59d9038 	ldr	r9, [sp, #56]
    4210:	0a000039 	beq	42fc <_wcsrtombs_r+0x10c>
    4214:	e3530000 	cmp	r3, #0	; 0x0
    4218:	e5928000 	ldr	r8, [r2]
    421c:	0a000039 	beq	4308 <_wcsrtombs_r+0x118>
    4220:	e59d4000 	ldr	r4, [sp]
    4224:	e3a05000 	mov	r5, #0	; 0x0
    4228:	e59d0004 	ldr	r0, [sp, #4]
    422c:	e28d100a 	add	r1, sp, #10	; 0xa
    4230:	e5982000 	ldr	r2, [r8]
    4234:	e1a03009 	mov	r3, r9
    4238:	e599a000 	ldr	sl, [r9]
    423c:	e5997004 	ldr	r7, [r9, #4]
    4240:	ebffffca 	bl	4170 <_wcrtomb_r>
    4244:	e3700001 	cmn	r0, #1	; 0x1
    4248:	0a00001f 	beq	42cc <_wcsrtombs_r+0xdc>
    424c:	e0603006 	rsb	r3, r0, r6
    4250:	e1530005 	cmp	r3, r5
    4254:	33a02000 	movcc	r2, #0	; 0x0
    4258:	23a02001 	movcs	r2, #1	; 0x1
    425c:	e1500006 	cmp	r0, r6
    4260:	23a02000 	movcs	r2, #0	; 0x0
    4264:	e3520000 	cmp	r2, #0	; 0x0
    4268:	0a000020 	beq	42f0 <_wcsrtombs_r+0x100>
    426c:	e59d1000 	ldr	r1, [sp]
    4270:	e3510000 	cmp	r1, #0	; 0x0
    4274:	e0855000 	add	r5, r5, r0
    4278:	0a00000c 	beq	42b0 <_wcsrtombs_r+0xc0>
    427c:	e3500000 	cmp	r0, #0	; 0x0
    4280:	da000007 	ble	42a4 <_wcsrtombs_r+0xb4>
    4284:	e3a02000 	mov	r2, #0	; 0x0
    4288:	e282100a 	add	r1, r2, #10	; 0xa
    428c:	e7d1300d 	ldrb	r3, [r1, sp]
    4290:	e7c23004 	strb	r3, [r2, r4]
    4294:	e2822001 	add	r2, r2, #1	; 0x1
    4298:	e1500002 	cmp	r0, r2
    429c:	1afffff9 	bne	4288 <_wcsrtombs_r+0x98>
    42a0:	e0844000 	add	r4, r4, r0
    42a4:	e59b3000 	ldr	r3, [fp]
    42a8:	e2833004 	add	r3, r3, #4	; 0x4
    42ac:	e58b3000 	str	r3, [fp]
    42b0:	e5983000 	ldr	r3, [r8]
    42b4:	e3530000 	cmp	r3, #0	; 0x0
    42b8:	0a000014 	beq	4310 <_wcsrtombs_r+0x120>
    42bc:	e1550006 	cmp	r5, r6
    42c0:	2a000007 	bcs	42e4 <_wcsrtombs_r+0xf4>
    42c4:	e2888004 	add	r8, r8, #4	; 0x4
    42c8:	eaffffd6 	b	4228 <_wcsrtombs_r+0x38>
    42cc:	e59d1004 	ldr	r1, [sp, #4]
    42d0:	e3a0308a 	mov	r3, #138	; 0x8a
    42d4:	e3a02000 	mov	r2, #0	; 0x0
    42d8:	e5813000 	str	r3, [r1]
    42dc:	e5892000 	str	r2, [r9]
    42e0:	e1a05000 	mov	r5, r0
    42e4:	e1a00005 	mov	r0, r5
    42e8:	e28dd014 	add	sp, sp, #20	; 0x14
    42ec:	e8bd8ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    42f0:	e5897004 	str	r7, [r9, #4]
    42f4:	e589a000 	str	sl, [r9]
    42f8:	eafffff9 	b	42e4 <_wcsrtombs_r+0xf4>
    42fc:	e5928000 	ldr	r8, [r2]
    4300:	e3e06000 	mvn	r6, #0	; 0x0
    4304:	eaffffc5 	b	4220 <_wcsrtombs_r+0x30>
    4308:	e3a05000 	mov	r5, #0	; 0x0
    430c:	eafffff4 	b	42e4 <_wcsrtombs_r+0xf4>
    4310:	e59d2000 	ldr	r2, [sp]
    4314:	e2455001 	sub	r5, r5, #1	; 0x1
    4318:	e3520000 	cmp	r2, #0	; 0x0
    431c:	158b3000 	strne	r3, [fp]
    4320:	e5893000 	str	r3, [r9]
    4324:	eaffffee 	b	42e4 <_wcsrtombs_r+0xf4>

00004328 <wcsrtombs>:
    4328:	e92d4030 	stmdb	sp!, {r4, r5, lr}
    432c:	e59fc030 	ldr	ip, [pc, #48]	; 4364 <.text+0x4364>
    4330:	e59ce000 	ldr	lr, [ip]
    4334:	e1a04000 	mov	r4, r0
    4338:	e1a0c001 	mov	ip, r1
    433c:	e1a05002 	mov	r5, r2
    4340:	e24dd004 	sub	sp, sp, #4	; 0x4
    4344:	e58d3000 	str	r3, [sp]
    4348:	e1a0000e 	mov	r0, lr
    434c:	e1a01004 	mov	r1, r4
    4350:	e1a0200c 	mov	r2, ip
    4354:	e1a03005 	mov	r3, r5
    4358:	ebffffa4 	bl	41f0 <_wcsrtombs_r>
    435c:	e28dd004 	add	sp, sp, #4	; 0x4
    4360:	e8bd8030 	ldmia	sp!, {r4, r5, pc}
    4364:	00200068 	eoreq	r0, r0, r8, rrx

00004368 <_wctomb_r>:
    4368:	e92d40f0 	stmdb	sp!, {r4, r5, r6, r7, lr}
    436c:	e59f0400 	ldr	r0, [pc, #1024]	; 4774 <.text+0x4774>
    4370:	e1a07001 	mov	r7, r1
    4374:	e1a04002 	mov	r4, r2
    4378:	e1a05003 	mov	r5, r3
    437c:	ebfff73c 	bl	2074 <strlen>
    4380:	e3500001 	cmp	r0, #1	; 0x1
    4384:	9a000025 	bls	4420 <_wctomb_r+0xb8>
    4388:	e59f03e4 	ldr	r0, [pc, #996]	; 4774 <.text+0x4774>
    438c:	e59f13e4 	ldr	r1, [pc, #996]	; 4778 <.text+0x4778>
    4390:	ebfff703 	bl	1fa4 <strcmp>
    4394:	e3500000 	cmp	r0, #0	; 0x0
    4398:	1a000012 	bne	43e8 <_wctomb_r+0x80>
    439c:	e3570000 	cmp	r7, #0	; 0x0
    43a0:	0a000020 	beq	4428 <_wctomb_r+0xc0>
    43a4:	e354007f 	cmp	r4, #127	; 0x7f
    43a8:	da000018 	ble	4410 <_wctomb_r+0xa8>
    43ac:	e2443080 	sub	r3, r4, #128	; 0x80
    43b0:	e3530d1e 	cmp	r3, #1920	; 0x780
    43b4:	2a000063 	bcs	4548 <_wctomb_r+0x1e0>
    43b8:	e2043d1f 	and	r3, r4, #1984	; 0x7c0
    43bc:	e204203f 	and	r2, r4, #63	; 0x3f
    43c0:	e1a03343 	mov	r3, r3, asr #6
    43c4:	e3a06002 	mov	r6, #2	; 0x2
    43c8:	e1e03d03 	mvn	r3, r3, lsl #26
    43cc:	e1e02c82 	mvn	r2, r2, lsl #25
    43d0:	e1e03d23 	mvn	r3, r3, lsr #26
    43d4:	e1e02ca2 	mvn	r2, r2, lsr #25
    43d8:	e1a00006 	mov	r0, r6
    43dc:	e5c72001 	strb	r2, [r7, #1]
    43e0:	e5c73000 	strb	r3, [r7]
    43e4:	e8bd80f0 	ldmia	sp!, {r4, r5, r6, r7, pc}
    43e8:	e59f0384 	ldr	r0, [pc, #900]	; 4774 <.text+0x4774>
    43ec:	e59f1388 	ldr	r1, [pc, #904]	; 477c <.text+0x477c>
    43f0:	ebfff6eb 	bl	1fa4 <strcmp>
    43f4:	e3500000 	cmp	r0, #0	; 0x0
    43f8:	1a00000d 	bne	4434 <_wctomb_r+0xcc>
    43fc:	e3570000 	cmp	r7, #0	; 0x0
    4400:	0a000008 	beq	4428 <_wctomb_r+0xc0>
    4404:	e1a03444 	mov	r3, r4, asr #8
    4408:	e213e0ff 	ands	lr, r3, #255	; 0xff
    440c:	1a000034 	bne	44e4 <_wctomb_r+0x17c>
    4410:	e5c74000 	strb	r4, [r7]
    4414:	e3a06001 	mov	r6, #1	; 0x1
    4418:	e1a00006 	mov	r0, r6
    441c:	e8bd80f0 	ldmia	sp!, {r4, r5, r6, r7, pc}
    4420:	e3570000 	cmp	r7, #0	; 0x0
    4424:	1afffff9 	bne	4410 <_wctomb_r+0xa8>
    4428:	e3a06000 	mov	r6, #0	; 0x0
    442c:	e1a00006 	mov	r0, r6
    4430:	e8bd80f0 	ldmia	sp!, {r4, r5, r6, r7, pc}
    4434:	e59f0338 	ldr	r0, [pc, #824]	; 4774 <.text+0x4774>
    4438:	e59f1340 	ldr	r1, [pc, #832]	; 4780 <.text+0x4780>
    443c:	ebfff6d8 	bl	1fa4 <strcmp>
    4440:	e3500000 	cmp	r0, #0	; 0x0
    4444:	1a00000a 	bne	4474 <_wctomb_r+0x10c>
    4448:	e3570000 	cmp	r7, #0	; 0x0
    444c:	0afffff5 	beq	4428 <_wctomb_r+0xc0>
    4450:	e1a03444 	mov	r3, r4, asr #8
    4454:	e213e0ff 	ands	lr, r3, #255	; 0xff
    4458:	0affffec 	beq	4410 <_wctomb_r+0xa8>
    445c:	e28e305f 	add	r3, lr, #95	; 0x5f
    4460:	e20330ff 	and	r3, r3, #255	; 0xff
    4464:	e353005d 	cmp	r3, #93	; 0x5d
    4468:	9a00002f 	bls	452c <_wctomb_r+0x1c4>
    446c:	e3e06000 	mvn	r6, #0	; 0x0
    4470:	eaffffe8 	b	4418 <_wctomb_r+0xb0>
    4474:	e59f02f8 	ldr	r0, [pc, #760]	; 4774 <.text+0x4774>
    4478:	e59f1304 	ldr	r1, [pc, #772]	; 4784 <.text+0x4784>
    447c:	ebfff6c8 	bl	1fa4 <strcmp>
    4480:	e3500000 	cmp	r0, #0	; 0x0
    4484:	1affffe5 	bne	4420 <_wctomb_r+0xb8>
    4488:	e3570000 	cmp	r7, #0	; 0x0
    448c:	03a06001 	moveq	r6, #1	; 0x1
    4490:	0affffe0 	beq	4418 <_wctomb_r+0xb0>
    4494:	e1a03444 	mov	r3, r4, asr #8
    4498:	e213e0ff 	ands	lr, r3, #255	; 0xff
    449c:	e20400ff 	and	r0, r4, #255	; 0xff
    44a0:	1a000044 	bne	45b8 <_wctomb_r+0x250>
    44a4:	e5953000 	ldr	r3, [r5]
    44a8:	e3530000 	cmp	r3, #0	; 0x0
    44ac:	03a06001 	moveq	r6, #1	; 0x1
    44b0:	0a000009 	beq	44dc <_wctomb_r+0x174>
    44b4:	e1a01007 	mov	r1, r7
    44b8:	e3a0301b 	mov	r3, #27	; 0x1b
    44bc:	e585e000 	str	lr, [r5]
    44c0:	e4c13001 	strb	r3, [r1], #1
    44c4:	e3a02028 	mov	r2, #40	; 0x28
    44c8:	e2833027 	add	r3, r3, #39	; 0x27
    44cc:	e5c72001 	strb	r2, [r7, #1]
    44d0:	e5c13001 	strb	r3, [r1, #1]
    44d4:	e2817002 	add	r7, r1, #2	; 0x2
    44d8:	e3a06004 	mov	r6, #4	; 0x4
    44dc:	e5c70000 	strb	r0, [r7]
    44e0:	eaffffcc 	b	4418 <_wctomb_r+0xb0>
    44e4:	e28e207f 	add	r2, lr, #127	; 0x7f
    44e8:	e28e3020 	add	r3, lr, #32	; 0x20
    44ec:	e20220ff 	and	r2, r2, #255	; 0xff
    44f0:	e20330ff 	and	r3, r3, #255	; 0xff
    44f4:	e353000f 	cmp	r3, #15	; 0xf
    44f8:	8352001e 	cmphi	r2, #30	; 0x1e
    44fc:	8affffda 	bhi	446c <_wctomb_r+0x104>
    4500:	e20400ff 	and	r0, r4, #255	; 0xff
    4504:	e2403080 	sub	r3, r0, #128	; 0x80
    4508:	e20330ff 	and	r3, r3, #255	; 0xff
    450c:	e2402040 	sub	r2, r0, #64	; 0x40
    4510:	e353007c 	cmp	r3, #124	; 0x7c
    4514:	8352003e 	cmphi	r2, #62	; 0x3e
    4518:	8affffd3 	bhi	446c <_wctomb_r+0x104>
    451c:	e3a06002 	mov	r6, #2	; 0x2
    4520:	e5c70001 	strb	r0, [r7, #1]
    4524:	e5c7e000 	strb	lr, [r7]
    4528:	eaffffba 	b	4418 <_wctomb_r+0xb0>
    452c:	e20400ff 	and	r0, r4, #255	; 0xff
    4530:	e280305f 	add	r3, r0, #95	; 0x5f
    4534:	e20330ff 	and	r3, r3, #255	; 0xff
    4538:	e353005d 	cmp	r3, #93	; 0x5d
    453c:	9afffff6 	bls	451c <_wctomb_r+0x1b4>
    4540:	e3e06000 	mvn	r6, #0	; 0x0
    4544:	eaffffb3 	b	4418 <_wctomb_r+0xb0>
    4548:	e2443b02 	sub	r3, r4, #2048	; 0x800
    454c:	e3530b3e 	cmp	r3, #63488	; 0xf800
    4550:	3a00004f 	bcc	4694 <_wctomb_r+0x32c>
    4554:	e2443801 	sub	r3, r4, #65536	; 0x10000
    4558:	e353081f 	cmp	r3, #2031616	; 0x1f0000
    455c:	2a00002d 	bcs	4618 <_wctomb_r+0x2b0>
    4560:	e2043707 	and	r3, r4, #1835008	; 0x1c0000
    4564:	e1a03943 	mov	r3, r3, asr #18
    4568:	e1e03e03 	mvn	r3, r3, lsl #28
    456c:	e2042a3f 	and	r2, r4, #258048	; 0x3f000
    4570:	e2041d3f 	and	r1, r4, #4032	; 0xfc0
    4574:	e1a0c007 	mov	ip, r7
    4578:	e1e03e23 	mvn	r3, r3, lsr #28
    457c:	e1a02642 	mov	r2, r2, asr #12
    4580:	e1a01341 	mov	r1, r1, asr #6
    4584:	e204003f 	and	r0, r4, #63	; 0x3f
    4588:	e4cc3001 	strb	r3, [ip], #1
    458c:	e1e02c82 	mvn	r2, r2, lsl #25
    4590:	e1e01c81 	mvn	r1, r1, lsl #25
    4594:	e1e00c80 	mvn	r0, r0, lsl #25
    4598:	e1e02ca2 	mvn	r2, r2, lsr #25
    459c:	e1e01ca1 	mvn	r1, r1, lsr #25
    45a0:	e1e00ca0 	mvn	r0, r0, lsr #25
    45a4:	e3a06004 	mov	r6, #4	; 0x4
    45a8:	e5c72001 	strb	r2, [r7, #1]
    45ac:	e5cc0002 	strb	r0, [ip, #2]
    45b0:	e5cc1001 	strb	r1, [ip, #1]
    45b4:	eaffff97 	b	4418 <_wctomb_r+0xb0>
    45b8:	e24e3021 	sub	r3, lr, #33	; 0x21
    45bc:	e353005d 	cmp	r3, #93	; 0x5d
    45c0:	8affffa9 	bhi	446c <_wctomb_r+0x104>
    45c4:	e2403021 	sub	r3, r0, #33	; 0x21
    45c8:	e353005d 	cmp	r3, #93	; 0x5d
    45cc:	8affffa6 	bhi	446c <_wctomb_r+0x104>
    45d0:	e5953000 	ldr	r3, [r5]
    45d4:	e3530000 	cmp	r3, #0	; 0x0
    45d8:	13a06002 	movne	r6, #2	; 0x2
    45dc:	1a00000a 	bne	460c <_wctomb_r+0x2a4>
    45e0:	e1a01007 	mov	r1, r7
    45e4:	e3a03001 	mov	r3, #1	; 0x1
    45e8:	e3a0201b 	mov	r2, #27	; 0x1b
    45ec:	e5853000 	str	r3, [r5]
    45f0:	e4c12001 	strb	r2, [r1], #1
    45f4:	e2833023 	add	r3, r3, #35	; 0x23
    45f8:	e2822027 	add	r2, r2, #39	; 0x27
    45fc:	e5c73001 	strb	r3, [r7, #1]
    4600:	e5c12001 	strb	r2, [r1, #1]
    4604:	e2817002 	add	r7, r1, #2	; 0x2
    4608:	e3a06005 	mov	r6, #5	; 0x5
    460c:	e5c70001 	strb	r0, [r7, #1]
    4610:	e5c7e000 	strb	lr, [r7]
    4614:	eaffff7f 	b	4418 <_wctomb_r+0xb0>
    4618:	e2443602 	sub	r3, r4, #2097152	; 0x200000
    461c:	e353063e 	cmp	r3, #65011712	; 0x3e00000
    4620:	2a00002f 	bcs	46e4 <_wctomb_r+0x37c>
    4624:	e2043403 	and	r3, r4, #50331648	; 0x3000000
    4628:	e1a03c43 	mov	r3, r3, asr #24
    462c:	e1e03e83 	mvn	r3, r3, lsl #29
    4630:	e1a0e007 	mov	lr, r7
    4634:	e1e03ea3 	mvn	r3, r3, lsr #29
    4638:	e204273f 	and	r2, r4, #16515072	; 0xfc0000
    463c:	e2041a3f 	and	r1, r4, #258048	; 0x3f000
    4640:	e2040d3f 	and	r0, r4, #4032	; 0xfc0
    4644:	e4ce3001 	strb	r3, [lr], #1
    4648:	e1a02942 	mov	r2, r2, asr #18
    464c:	e1a01641 	mov	r1, r1, asr #12
    4650:	e1a00340 	mov	r0, r0, asr #6
    4654:	e204303f 	and	r3, r4, #63	; 0x3f
    4658:	e1e02c82 	mvn	r2, r2, lsl #25
    465c:	e1e01c81 	mvn	r1, r1, lsl #25
    4660:	e1e00c80 	mvn	r0, r0, lsl #25
    4664:	e1e03c83 	mvn	r3, r3, lsl #25
    4668:	e28ec001 	add	ip, lr, #1	; 0x1
    466c:	e1e02ca2 	mvn	r2, r2, lsr #25
    4670:	e1e01ca1 	mvn	r1, r1, lsr #25
    4674:	e1e00ca0 	mvn	r0, r0, lsr #25
    4678:	e1e03ca3 	mvn	r3, r3, lsr #25
    467c:	e3a06005 	mov	r6, #5	; 0x5
    4680:	e5c72001 	strb	r2, [r7, #1]
    4684:	e5ce1001 	strb	r1, [lr, #1]
    4688:	e5cc3002 	strb	r3, [ip, #2]
    468c:	e5cc0001 	strb	r0, [ip, #1]
    4690:	eaffff60 	b	4418 <_wctomb_r+0xb0>
    4694:	e2443b36 	sub	r3, r4, #55296	; 0xd800
    4698:	e3530b02 	cmp	r3, #2048	; 0x800
    469c:	3affff72 	bcc	446c <_wctomb_r+0x104>
    46a0:	e2043a0f 	and	r3, r4, #61440	; 0xf000
    46a4:	e1a03643 	mov	r3, r3, asr #12
    46a8:	e1e03d83 	mvn	r3, r3, lsl #27
    46ac:	e2042d3f 	and	r2, r4, #4032	; 0xfc0
    46b0:	e1a00007 	mov	r0, r7
    46b4:	e1e03da3 	mvn	r3, r3, lsr #27
    46b8:	e1a02342 	mov	r2, r2, asr #6
    46bc:	e204103f 	and	r1, r4, #63	; 0x3f
    46c0:	e4c03001 	strb	r3, [r0], #1
    46c4:	e1e02c82 	mvn	r2, r2, lsl #25
    46c8:	e1e01c81 	mvn	r1, r1, lsl #25
    46cc:	e1e02ca2 	mvn	r2, r2, lsr #25
    46d0:	e1e01ca1 	mvn	r1, r1, lsr #25
    46d4:	e3a06003 	mov	r6, #3	; 0x3
    46d8:	e5c72001 	strb	r2, [r7, #1]
    46dc:	e5c01001 	strb	r1, [r0, #1]
    46e0:	eaffff4c 	b	4418 <_wctomb_r+0xb0>
    46e4:	e374037f 	cmn	r4, #-67108863	; 0xfc000001
    46e8:	daffff5f 	ble	446c <_wctomb_r+0x104>
    46ec:	e2043101 	and	r3, r4, #1073741824	; 0x40000000
    46f0:	e1a03f43 	mov	r3, r3, asr #30
    46f4:	e1e03f03 	mvn	r3, r3, lsl #30
    46f8:	e1a0e007 	mov	lr, r7
    46fc:	e1e03f23 	mvn	r3, r3, lsr #30
    4700:	e4ce3001 	strb	r3, [lr], #1
    4704:	e204243f 	and	r2, r4, #1056964608	; 0x3f000000
    4708:	e204373f 	and	r3, r4, #16515072	; 0xfc0000
    470c:	e2041a3f 	and	r1, r4, #258048	; 0x3f000
    4710:	e2040d3f 	and	r0, r4, #4032	; 0xfc0
    4714:	e204c03f 	and	ip, r4, #63	; 0x3f
    4718:	e1a02c42 	mov	r2, r2, asr #24
    471c:	e1a03943 	mov	r3, r3, asr #18
    4720:	e1a01641 	mov	r1, r1, asr #12
    4724:	e1a00340 	mov	r0, r0, asr #6
    4728:	e28e5001 	add	r5, lr, #1	; 0x1
    472c:	e1e02c82 	mvn	r2, r2, lsl #25
    4730:	e1e03c83 	mvn	r3, r3, lsl #25
    4734:	e1e01c81 	mvn	r1, r1, lsl #25
    4738:	e1e00c80 	mvn	r0, r0, lsl #25
    473c:	e1e0cc8c 	mvn	ip, ip, lsl #25
    4740:	e2854001 	add	r4, r5, #1	; 0x1
    4744:	e1e02ca2 	mvn	r2, r2, lsr #25
    4748:	e1e03ca3 	mvn	r3, r3, lsr #25
    474c:	e1e01ca1 	mvn	r1, r1, lsr #25
    4750:	e1e00ca0 	mvn	r0, r0, lsr #25
    4754:	e1e0ccac 	mvn	ip, ip, lsr #25
    4758:	e3a06006 	mov	r6, #6	; 0x6
    475c:	e5c72001 	strb	r2, [r7, #1]
    4760:	e5ce3001 	strb	r3, [lr, #1]
    4764:	e5c51001 	strb	r1, [r5, #1]
    4768:	e5c4c002 	strb	ip, [r4, #2]
    476c:	e5c40001 	strb	r0, [r4, #1]
    4770:	eaffff28 	b	4418 <_wctomb_r+0xb0>
    4774:	00200470 	eoreq	r0, r0, r0, ror r4
    4778:	0000a620 	andeq	sl, r0, r0, lsr #12
    477c:	0000a628 	andeq	sl, r0, r8, lsr #12
    4780:	0000a630 	andeq	sl, r0, r0, lsr r6
    4784:	0000a638 	andeq	sl, r0, r8, lsr r6

00004788 <__swsetup>:
    4788:	e92d4070 	stmdb	sp!, {r4, r5, r6, lr}
    478c:	e59f60ec 	ldr	r6, [pc, #236]	; 4880 <.text+0x4880>
    4790:	e5962000 	ldr	r2, [r6]
    4794:	e3520000 	cmp	r2, #0	; 0x0
    4798:	e1a04000 	mov	r4, r0
    479c:	0a000002 	beq	47ac <__swsetup+0x24>
    47a0:	e5923038 	ldr	r3, [r2, #56]
    47a4:	e3530000 	cmp	r3, #0	; 0x0
    47a8:	0a000015 	beq	4804 <__swsetup+0x7c>
    47ac:	e1d420bc 	ldrh	r2, [r4, #12]
    47b0:	e2125008 	ands	r5, r2, #8	; 0x8
    47b4:	15941010 	ldrne	r1, [r4, #16]
    47b8:	0a000017 	beq	481c <__swsetup+0x94>
    47bc:	e3510000 	cmp	r1, #0	; 0x0
    47c0:	0a000012 	beq	4810 <__swsetup+0x88>
    47c4:	e1d430bc 	ldrh	r3, [r4, #12]
    47c8:	e2132001 	ands	r2, r3, #1	; 0x1
    47cc:	1a000005 	bne	47e8 <__swsetup+0x60>
    47d0:	e3130002 	tst	r3, #2	; 0x2
    47d4:	05943014 	ldreq	r3, [r4, #20]
    47d8:	11a03002 	movne	r3, r2
    47dc:	e3a00000 	mov	r0, #0	; 0x0
    47e0:	e5843008 	str	r3, [r4, #8]
    47e4:	e8bd8070 	ldmia	sp!, {r4, r5, r6, pc}
    47e8:	e5943014 	ldr	r3, [r4, #20]
    47ec:	e3a02000 	mov	r2, #0	; 0x0
    47f0:	e2633000 	rsb	r3, r3, #0	; 0x0
    47f4:	e1a00002 	mov	r0, r2
    47f8:	e5843018 	str	r3, [r4, #24]
    47fc:	e5842008 	str	r2, [r4, #8]
    4800:	e8bd8070 	ldmia	sp!, {r4, r5, r6, pc}
    4804:	e1a00002 	mov	r0, r2
    4808:	eb000603 	bl	601c <__sinit>
    480c:	eaffffe6 	b	47ac <__swsetup+0x24>
    4810:	e1a00004 	mov	r0, r4
    4814:	eb0008d7 	bl	6b78 <__smakebuf>
    4818:	eaffffe9 	b	47c4 <__swsetup+0x3c>
    481c:	e3120010 	tst	r2, #16	; 0x10
    4820:	03e00000 	mvneq	r0, #0	; 0x0
    4824:	08bd8070 	ldmeqia	sp!, {r4, r5, r6, pc}
    4828:	e3120004 	tst	r2, #4	; 0x4
    482c:	05941010 	ldreq	r1, [r4, #16]
    4830:	0a00000f 	beq	4874 <__swsetup+0xec>
    4834:	e5941030 	ldr	r1, [r4, #48]
    4838:	e3510000 	cmp	r1, #0	; 0x0
    483c:	0a000006 	beq	485c <__swsetup+0xd4>
    4840:	e2843040 	add	r3, r4, #64	; 0x40
    4844:	e1510003 	cmp	r1, r3
    4848:	0a000002 	beq	4858 <__swsetup+0xd0>
    484c:	e5960000 	ldr	r0, [r6]
    4850:	eb0006b4 	bl	6328 <_free_r>
    4854:	e1d420bc 	ldrh	r2, [r4, #12]
    4858:	e5845030 	str	r5, [r4, #48]
    485c:	e3c23024 	bic	r3, r2, #36	; 0x24
    4860:	e1c430bc 	strh	r3, [r4, #12]
    4864:	e5941010 	ldr	r1, [r4, #16]
    4868:	e3a03000 	mov	r3, #0	; 0x0
    486c:	e1d420bc 	ldrh	r2, [r4, #12]
    4870:	e884000a 	stmia	r4, {r1, r3}
    4874:	e3823008 	orr	r3, r2, #8	; 0x8
    4878:	e1c430bc 	strh	r3, [r4, #12]
    487c:	eaffffce 	b	47bc <__swsetup+0x34>
    4880:	00200068 	eoreq	r0, r0, r8, rrx

00004884 <quorem>:
    4884:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4888:	e5903010 	ldr	r3, [r0, #16]
    488c:	e5912010 	ldr	r2, [r1, #16]
    4890:	e24dd00c 	sub	sp, sp, #12	; 0xc
    4894:	e1520003 	cmp	r2, r3
    4898:	e58d0000 	str	r0, [sp]
    489c:	e1a09001 	mov	r9, r1
    48a0:	c3a00000 	movgt	r0, #0	; 0x0
    48a4:	ca000044 	bgt	49bc <quorem+0x138>
    48a8:	e2815014 	add	r5, r1, #20	; 0x14
    48ac:	e59d1000 	ldr	r1, [sp]
    48b0:	e2427001 	sub	r7, r2, #1	; 0x1
    48b4:	e1a03107 	mov	r3, r7, lsl #2
    48b8:	e2818014 	add	r8, r1, #20	; 0x14
    48bc:	e7932008 	ldr	r2, [r3, r8]
    48c0:	e7951003 	ldr	r1, [r5, r3]
    48c4:	e1a00002 	mov	r0, r2
    48c8:	e2811001 	add	r1, r1, #1	; 0x1
    48cc:	e085b003 	add	fp, r5, r3
    48d0:	e0833008 	add	r3, r3, r8
    48d4:	e98d000c 	stmib	sp, {r2, r3}
    48d8:	eb0010e2 	bl	8c68 <__aeabi_uidiv>
    48dc:	e250a000 	subs	sl, r0, #0	; 0x0
    48e0:	1a000037 	bne	49c4 <quorem+0x140>
    48e4:	e1a01009 	mov	r1, r9
    48e8:	e59d0000 	ldr	r0, [sp]
    48ec:	eb000b96 	bl	774c <__mcmp>
    48f0:	e3500000 	cmp	r0, #0	; 0x0
    48f4:	ba00002f 	blt	49b8 <quorem+0x134>
    48f8:	e3a04000 	mov	r4, #0	; 0x0
    48fc:	e28aa001 	add	sl, sl, #1	; 0x1
    4900:	e1a0e008 	mov	lr, r8
    4904:	e1a00004 	mov	r0, r4
    4908:	e4952004 	ldr	r2, [r5], #4
    490c:	e1a03802 	mov	r3, r2, lsl #16
    4910:	e1a03823 	mov	r3, r3, lsr #16
    4914:	e59ec000 	ldr	ip, [lr]
    4918:	e0803003 	add	r3, r0, r3
    491c:	e1a00823 	mov	r0, r3, lsr #16
    4920:	e0800822 	add	r0, r0, r2, lsr #16
    4924:	e1a03803 	mov	r3, r3, lsl #16
    4928:	e1a0180c 	mov	r1, ip, lsl #16
    492c:	e1a02800 	mov	r2, r0, lsl #16
    4930:	e1a01821 	mov	r1, r1, lsr #16
    4934:	e1a03823 	mov	r3, r3, lsr #16
    4938:	e0631001 	rsb	r1, r3, r1
    493c:	e1a02822 	mov	r2, r2, lsr #16
    4940:	e0811004 	add	r1, r1, r4
    4944:	e062282c 	rsb	r2, r2, ip, lsr #16
    4948:	e0822841 	add	r2, r2, r1, asr #16
    494c:	e15b0005 	cmp	fp, r5
    4950:	e1ce20b2 	strh	r2, [lr, #2]
    4954:	e1a00820 	mov	r0, r0, lsr #16
    4958:	e0ce10b4 	strh	r1, [lr], #4
    495c:	e1a04842 	mov	r4, r2, asr #16
    4960:	2affffe8 	bcs	4908 <quorem+0x84>
    4964:	e1a02107 	mov	r2, r7, lsl #2
    4968:	e7983002 	ldr	r3, [r8, r2]
    496c:	e3530000 	cmp	r3, #0	; 0x0
    4970:	e0883002 	add	r3, r8, r2
    4974:	1a00000f 	bne	49b8 <quorem+0x134>
    4978:	e2432004 	sub	r2, r3, #4	; 0x4
    497c:	e1580002 	cmp	r8, r2
    4980:	2a00000a 	bcs	49b0 <quorem+0x12c>
    4984:	e5133004 	ldr	r3, [r3, #-4]
    4988:	e3530000 	cmp	r3, #0	; 0x0
    498c:	0a000003 	beq	49a0 <quorem+0x11c>
    4990:	ea000006 	b	49b0 <quorem+0x12c>
    4994:	e5923000 	ldr	r3, [r2]
    4998:	e3530000 	cmp	r3, #0	; 0x0
    499c:	1a000003 	bne	49b0 <quorem+0x12c>
    49a0:	e2422004 	sub	r2, r2, #4	; 0x4
    49a4:	e1580002 	cmp	r8, r2
    49a8:	e2477001 	sub	r7, r7, #1	; 0x1
    49ac:	3afffff8 	bcc	4994 <quorem+0x110>
    49b0:	e59d3000 	ldr	r3, [sp]
    49b4:	e5837010 	str	r7, [r3, #16]
    49b8:	e1a0000a 	mov	r0, sl
    49bc:	e28dd00c 	add	sp, sp, #12	; 0xc
    49c0:	e8bd8ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    49c4:	e3a06000 	mov	r6, #0	; 0x0
    49c8:	e1a0e008 	mov	lr, r8
    49cc:	e1a04005 	mov	r4, r5
    49d0:	e1a0c006 	mov	ip, r6
    49d4:	e4942004 	ldr	r2, [r4], #4
    49d8:	e1a03802 	mov	r3, r2, lsl #16
    49dc:	e1a03823 	mov	r3, r3, lsr #16
    49e0:	e021ca93 	mla	r1, r3, sl, ip
    49e4:	e1a02822 	mov	r2, r2, lsr #16
    49e8:	e1a03821 	mov	r3, r1, lsr #16
    49ec:	e02c3a92 	mla	ip, r2, sl, r3
    49f0:	e59e0000 	ldr	r0, [lr]
    49f4:	e1a01801 	mov	r1, r1, lsl #16
    49f8:	e1a02800 	mov	r2, r0, lsl #16
    49fc:	e1a0380c 	mov	r3, ip, lsl #16
    4a00:	e1a02822 	mov	r2, r2, lsr #16
    4a04:	e1a01821 	mov	r1, r1, lsr #16
    4a08:	e0612002 	rsb	r2, r1, r2
    4a0c:	e1a03823 	mov	r3, r3, lsr #16
    4a10:	e0822006 	add	r2, r2, r6
    4a14:	e0633820 	rsb	r3, r3, r0, lsr #16
    4a18:	e0833842 	add	r3, r3, r2, asr #16
    4a1c:	e15b0004 	cmp	fp, r4
    4a20:	e1ce30b2 	strh	r3, [lr, #2]
    4a24:	e1a0c82c 	mov	ip, ip, lsr #16
    4a28:	e0ce20b4 	strh	r2, [lr], #4
    4a2c:	e1a06843 	mov	r6, r3, asr #16
    4a30:	2affffe7 	bcs	49d4 <quorem+0x150>
    4a34:	e59d3004 	ldr	r3, [sp, #4]
    4a38:	e3530000 	cmp	r3, #0	; 0x0
    4a3c:	1affffa8 	bne	48e4 <quorem+0x60>
    4a40:	e59d1008 	ldr	r1, [sp, #8]
    4a44:	e2412004 	sub	r2, r1, #4	; 0x4
    4a48:	e1580002 	cmp	r8, r2
    4a4c:	2a00000a 	bcs	4a7c <quorem+0x1f8>
    4a50:	e5113004 	ldr	r3, [r1, #-4]
    4a54:	e3530000 	cmp	r3, #0	; 0x0
    4a58:	0a000003 	beq	4a6c <quorem+0x1e8>
    4a5c:	ea000006 	b	4a7c <quorem+0x1f8>
    4a60:	e5923000 	ldr	r3, [r2]
    4a64:	e3530000 	cmp	r3, #0	; 0x0
    4a68:	1a000003 	bne	4a7c <quorem+0x1f8>
    4a6c:	e2422004 	sub	r2, r2, #4	; 0x4
    4a70:	e1580002 	cmp	r8, r2
    4a74:	e2477001 	sub	r7, r7, #1	; 0x1
    4a78:	3afffff8 	bcc	4a60 <quorem+0x1dc>
    4a7c:	e59d2000 	ldr	r2, [sp]
    4a80:	e5827010 	str	r7, [r2, #16]
    4a84:	eaffff96 	b	48e4 <quorem+0x60>

00004a88 <_dtoa_r>:
    4a88:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4a8c:	e590c040 	ldr	ip, [r0, #64]
    4a90:	e24dd050 	sub	sp, sp, #80	; 0x50
    4a94:	e35c0000 	cmp	ip, #0	; 0x0
    4a98:	e58d0008 	str	r0, [sp, #8]
    4a9c:	e58d3004 	str	r3, [sp, #4]
    4aa0:	e1a08001 	mov	r8, r1
    4aa4:	e1a09002 	mov	r9, r2
    4aa8:	e59d407c 	ldr	r4, [sp, #124]
    4aac:	0a00000a 	beq	4adc <_dtoa_r+0x54>
    4ab0:	e5903044 	ldr	r3, [r0, #68]
    4ab4:	e58c3004 	str	r3, [ip, #4]
    4ab8:	e5902044 	ldr	r2, [r0, #68]
    4abc:	e3a03001 	mov	r3, #1	; 0x1
    4ac0:	e1a03213 	mov	r3, r3, lsl r2
    4ac4:	e1a0100c 	mov	r1, ip
    4ac8:	e58c3008 	str	r3, [ip, #8]
    4acc:	eb000adc 	bl	7644 <_Bfree>
    4ad0:	e59d2008 	ldr	r2, [sp, #8]
    4ad4:	e3a03000 	mov	r3, #0	; 0x0
    4ad8:	e5823040 	str	r3, [r2, #64]
    4adc:	e2583000 	subs	r3, r8, #0	; 0x0
    4ae0:	b3c38102 	biclt	r8, r3, #-2147483648	; 0x80000000
    4ae4:	a3a03000 	movge	r3, #0	; 0x0
    4ae8:	b3a03001 	movlt	r3, #1	; 0x1
    4aec:	e3c82102 	bic	r2, r8, #-2147483648	; 0x80000000
    4af0:	b5843000 	strlt	r3, [r4]
    4af4:	a5843000 	strge	r3, [r4]
    4af8:	e1a02a22 	mov	r2, r2, lsr #20
    4afc:	e3a0347f 	mov	r3, #2130706432	; 0x7f000000
    4b00:	e283360f 	add	r3, r3, #15728640	; 0xf00000
    4b04:	e1a02a02 	mov	r2, r2, lsl #20
    4b08:	e1520003 	cmp	r2, r3
    4b0c:	e1a04008 	mov	r4, r8
    4b10:	0a000087 	beq	4d34 <.text+0x4d34>
    4b14:	e1a00008 	mov	r0, r8
    4b18:	e1a01009 	mov	r1, r9
    4b1c:	e3a02000 	mov	r2, #0	; 0x0
    4b20:	e3a03000 	mov	r3, #0	; 0x0
    4b24:	e58d800c 	str	r8, [sp, #12]
    4b28:	e58d9010 	str	r9, [sp, #16]
    4b2c:	eb00138e 	bl	996c <__nedf2>
    4b30:	e3500000 	cmp	r0, #0	; 0x0
    4b34:	1a00000b 	bne	4b68 <_dtoa_r+0xe0>
    4b38:	e59d2080 	ldr	r2, [sp, #128]
    4b3c:	e59dc078 	ldr	ip, [sp, #120]
    4b40:	e3520000 	cmp	r2, #0	; 0x0
    4b44:	e3a03001 	mov	r3, #1	; 0x1
    4b48:	e58c3000 	str	r3, [ip]
    4b4c:	159de080 	ldrne	lr, [sp, #128]
    4b50:	159f3448 	ldrne	r3, [pc, #1096]	; 4fa0 <.text+0x4fa0>
    4b54:	059f0448 	ldreq	r0, [pc, #1096]	; 4fa4 <.text+0x4fa4>
    4b58:	158e3000 	strne	r3, [lr]
    4b5c:	12430001 	subne	r0, r3, #1	; 0x1
    4b60:	e28dd050 	add	sp, sp, #80	; 0x50
    4b64:	e8bd8ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    4b68:	e28d100c 	add	r1, sp, #12	; 0xc
    4b6c:	e8910006 	ldmia	r1, {r1, r2}
    4b70:	e28d3048 	add	r3, sp, #72	; 0x48
    4b74:	e28dc04c 	add	ip, sp, #76	; 0x4c
    4b78:	e59d0008 	ldr	r0, [sp, #8]
    4b7c:	e58dc000 	str	ip, [sp]
    4b80:	eb000ba5 	bl	7a1c <_d2b>
    4b84:	e1a03a28 	mov	r3, r8, lsr #20
    4b88:	e1a02a83 	mov	r2, r3, lsl #21
    4b8c:	e1a02aa2 	mov	r2, r2, lsr #21
    4b90:	e3520000 	cmp	r2, #0	; 0x0
    4b94:	e58d0038 	str	r0, [sp, #56]
    4b98:	0a00007c 	beq	4d90 <.text+0x4d90>
    4b9c:	e28d000c 	add	r0, sp, #12	; 0xc
    4ba0:	e8900003 	ldmia	r0, {r0, r1}
    4ba4:	e3c034ff 	bic	r3, r0, #-16777216	; 0xff000000
    4ba8:	e2426fff 	sub	r6, r2, #1020	; 0x3fc
    4bac:	e3c3360f 	bic	r3, r3, #15728640	; 0xf00000
    4bb0:	e3a02000 	mov	r2, #0	; 0x0
    4bb4:	e38305ff 	orr	r0, r3, #1069547520	; 0x3fc00000
    4bb8:	e59d704c 	ldr	r7, [sp, #76]
    4bbc:	e58d2034 	str	r2, [sp, #52]
    4bc0:	e2466003 	sub	r6, r6, #3	; 0x3
    4bc4:	e3800603 	orr	r0, r0, #3145728	; 0x300000
    4bc8:	e3a025ff 	mov	r2, #1069547520	; 0x3fc00000
    4bcc:	e282270e 	add	r2, r2, #3670016	; 0x380000
    4bd0:	e3a03000 	mov	r3, #0	; 0x0
    4bd4:	eb001196 	bl	9234 <__subdf3>
    4bd8:	e28f2fea 	add	r2, pc, #936	; 0x3a8
    4bdc:	e892000c 	ldmia	r2, {r2, r3}
    4be0:	eb0011d2 	bl	9330 <__muldf3>
    4be4:	e28f2fe9 	add	r2, pc, #932	; 0x3a4
    4be8:	e892000c 	ldmia	r2, {r2, r3}
    4bec:	eb0011a8 	bl	9294 <__adddf3>
    4bf0:	e1a04000 	mov	r4, r0
    4bf4:	e1a00006 	mov	r0, r6
    4bf8:	e1a05001 	mov	r5, r1
    4bfc:	eb0013dd 	bl	9b78 <__floatsidf>
    4c00:	e28f2e39 	add	r2, pc, #912	; 0x390
    4c04:	e892000c 	ldmia	r2, {r2, r3}
    4c08:	eb0011c8 	bl	9330 <__muldf3>
    4c0c:	e1a02000 	mov	r2, r0
    4c10:	e1a03001 	mov	r3, r1
    4c14:	e1a00004 	mov	r0, r4
    4c18:	e1a01005 	mov	r1, r5
    4c1c:	eb00119c 	bl	9294 <__adddf3>
    4c20:	e1a04000 	mov	r4, r0
    4c24:	e1a05001 	mov	r5, r1
    4c28:	eb001410 	bl	9c70 <__fixdfsi>
    4c2c:	e1a01005 	mov	r1, r5
    4c30:	e58d0024 	str	r0, [sp, #36]
    4c34:	e3a02000 	mov	r2, #0	; 0x0
    4c38:	e1a00004 	mov	r0, r4
    4c3c:	e3a03000 	mov	r3, #0	; 0x0
    4c40:	eb0013af 	bl	9b04 <__ltdf2>
    4c44:	e3500000 	cmp	r0, #0	; 0x0
    4c48:	ba0002fd 	blt	5844 <.text+0x5844>
    4c4c:	e59de024 	ldr	lr, [sp, #36]
    4c50:	e35e0016 	cmp	lr, #22	; 0x16
    4c54:	83a00001 	movhi	r0, #1	; 0x1
    4c58:	858d0028 	strhi	r0, [sp, #40]
    4c5c:	8a00000e 	bhi	4c9c <_dtoa_r+0x214>
    4c60:	e59d2024 	ldr	r2, [sp, #36]
    4c64:	e59f1344 	ldr	r1, [pc, #836]	; 4fb0 <.text+0x4fb0>
    4c68:	e0811182 	add	r1, r1, r2, lsl #3
    4c6c:	e891000c 	ldmia	r1, {r2, r3}
    4c70:	e28d000c 	add	r0, sp, #12	; 0xc
    4c74:	e8900003 	ldmia	r0, {r0, r1}
    4c78:	eb0013a1 	bl	9b04 <__ltdf2>
    4c7c:	e3500000 	cmp	r0, #0	; 0x0
    4c80:	b59dc024 	ldrlt	ip, [sp, #36]
    4c84:	a3a03000 	movge	r3, #0	; 0x0
    4c88:	b24cc001 	sublt	ip, ip, #1	; 0x1
    4c8c:	b3a0e000 	movlt	lr, #0	; 0x0
    4c90:	a58d3028 	strge	r3, [sp, #40]
    4c94:	b58dc024 	strlt	ip, [sp, #36]
    4c98:	b58de028 	strlt	lr, [sp, #40]
    4c9c:	e0663007 	rsb	r3, r6, r7
    4ca0:	e2532001 	subs	r2, r3, #1	; 0x1
    4ca4:	e59d1024 	ldr	r1, [sp, #36]
    4ca8:	42622000 	rsbmi	r2, r2, #0	; 0x0
    4cac:	53a00000 	movpl	r0, #0	; 0x0
    4cb0:	51a0b002 	movpl	fp, r2
    4cb4:	458d2014 	strmi	r2, [sp, #20]
    4cb8:	43a0b000 	movmi	fp, #0	; 0x0
    4cbc:	558d0014 	strpl	r0, [sp, #20]
    4cc0:	e3510000 	cmp	r1, #0	; 0x0
    4cc4:	a3a02000 	movge	r2, #0	; 0x0
    4cc8:	a08bb001 	addge	fp, fp, r1
    4ccc:	a58d1030 	strge	r1, [sp, #48]
    4cd0:	a58d2018 	strge	r2, [sp, #24]
    4cd4:	ba0002e6 	blt	5874 <.text+0x5874>
    4cd8:	e59d1004 	ldr	r1, [sp, #4]
    4cdc:	e3510009 	cmp	r1, #9	; 0x9
    4ce0:	83a02000 	movhi	r2, #0	; 0x0
    4ce4:	858d2004 	strhi	r2, [sp, #4]
    4ce8:	83a05001 	movhi	r5, #1	; 0x1
    4cec:	8a00003e 	bhi	4dec <.text+0x4dec>
    4cf0:	e59d3004 	ldr	r3, [sp, #4]
    4cf4:	e3530005 	cmp	r3, #5	; 0x5
    4cf8:	c59dc004 	ldrgt	ip, [sp, #4]
    4cfc:	c24cc004 	subgt	ip, ip, #4	; 0x4
    4d00:	c58dc004 	strgt	ip, [sp, #4]
    4d04:	e59de004 	ldr	lr, [sp, #4]
    4d08:	d3a00001 	movle	r0, #1	; 0x1
    4d0c:	c3a00000 	movgt	r0, #0	; 0x0
    4d10:	e35e0005 	cmp	lr, #5	; 0x5
    4d14:	979ff10e 	ldrls	pc, [pc, lr, lsl #2]
    4d18:	ea000279 	b	5704 <.text+0x5704>
    4d1c:	00004de8 	andeq	r4, r0, r8, ror #27
    4d20:	00004de8 	andeq	r4, r0, r8, ror #27
    4d24:	000057f4 	streqd	r5, [r0], -r4
    4d28:	00005768 	andeq	r5, r0, r8, ror #14
    4d2c:	000057ac 	andeq	r5, r0, ip, lsr #15
    4d30:	000057e8 	andeq	r5, r0, r8, ror #15
    4d34:	e3a03c27 	mov	r3, #9984	; 0x2700
    4d38:	e59dc078 	ldr	ip, [sp, #120]
    4d3c:	e283300f 	add	r3, r3, #15	; 0xf
    4d40:	e3590000 	cmp	r9, #0	; 0x0
    4d44:	e58c3000 	str	r3, [ip]
    4d48:	0a00000a 	beq	4d78 <.text+0x4d78>
    4d4c:	e59f0254 	ldr	r0, [pc, #596]	; 4fa8 <.text+0x4fa8>
    4d50:	e59de080 	ldr	lr, [sp, #128]
    4d54:	e35e0000 	cmp	lr, #0	; 0x0
    4d58:	0affff80 	beq	4b60 <_dtoa_r+0xd8>
    4d5c:	e5d03003 	ldrb	r3, [r0, #3]
    4d60:	e59d1080 	ldr	r1, [sp, #128]
    4d64:	e3530000 	cmp	r3, #0	; 0x0
    4d68:	e2803003 	add	r3, r0, #3	; 0x3
    4d6c:	12803008 	addne	r3, r0, #8	; 0x8
    4d70:	e5813000 	str	r3, [r1]
    4d74:	eaffff79 	b	4b60 <_dtoa_r+0xd8>
    4d78:	e3c834ff 	bic	r3, r8, #-16777216	; 0xff000000
    4d7c:	e3c3360f 	bic	r3, r3, #15728640	; 0xf00000
    4d80:	e3530000 	cmp	r3, #0	; 0x0
    4d84:	059f0220 	ldreq	r0, [pc, #544]	; 4fac <.text+0x4fac>
    4d88:	0afffff0 	beq	4d50 <.text+0x4d50>
    4d8c:	eaffffee 	b	4d4c <.text+0x4d4c>
    4d90:	e28d2048 	add	r2, sp, #72	; 0x48
    4d94:	e8920084 	ldmia	r2, {r2, r7}
    4d98:	e2873e43 	add	r3, r7, #1072	; 0x430
    4d9c:	e2833002 	add	r3, r3, #2	; 0x2
    4da0:	e0835002 	add	r5, r3, r2
    4da4:	e3550020 	cmp	r5, #32	; 0x20
    4da8:	c2453020 	subgt	r3, r5, #32	; 0x20
    4dac:	c1a03339 	movgt	r3, r9, lsr r3
    4db0:	c2652040 	rsbgt	r2, r5, #64	; 0x40
    4db4:	d2653020 	rsble	r3, r5, #32	; 0x20
    4db8:	c1834218 	orrgt	r4, r3, r8, lsl r2
    4dbc:	d1a04319 	movle	r4, r9, lsl r3
    4dc0:	e1a00004 	mov	r0, r4
    4dc4:	eb00136b 	bl	9b78 <__floatsidf>
    4dc8:	e3540000 	cmp	r4, #0	; 0x0
    4dcc:	ba0003c4 	blt	5ce4 <.text+0x5ce4>
    4dd0:	e2456e43 	sub	r6, r5, #1072	; 0x430
    4dd4:	e3a03001 	mov	r3, #1	; 0x1
    4dd8:	e2466003 	sub	r6, r6, #3	; 0x3
    4ddc:	e240061f 	sub	r0, r0, #32505856	; 0x1f00000
    4de0:	e58d3034 	str	r3, [sp, #52]
    4de4:	eaffff77 	b	4bc8 <_dtoa_r+0x140>
    4de8:	e1a05000 	mov	r5, r0
    4dec:	e3a03000 	mov	r3, #0	; 0x0
    4df0:	e3e0c000 	mvn	ip, #0	; 0x0
    4df4:	e3a0e001 	mov	lr, #1	; 0x1
    4df8:	e58d3074 	str	r3, [sp, #116]
    4dfc:	e58dc020 	str	ip, [sp, #32]
    4e00:	e58dc01c 	str	ip, [sp, #28]
    4e04:	e58de02c 	str	lr, [sp, #44]
    4e08:	e1a04003 	mov	r4, r3
    4e0c:	e59dc008 	ldr	ip, [sp, #8]
    4e10:	e3a03000 	mov	r3, #0	; 0x0
    4e14:	e58c3044 	str	r3, [ip, #68]
    4e18:	e59d0008 	ldr	r0, [sp, #8]
    4e1c:	e5901044 	ldr	r1, [r0, #68]
    4e20:	eb000ad7 	bl	7984 <_Balloc>
    4e24:	e59dc008 	ldr	ip, [sp, #8]
    4e28:	e1150004 	tst	r5, r4
    4e2c:	e58d0040 	str	r0, [sp, #64]
    4e30:	e58c0040 	str	r0, [ip, #64]
    4e34:	0a0000d8 	beq	519c <.text+0x519c>
    4e38:	e59de024 	ldr	lr, [sp, #36]
    4e3c:	e35e0000 	cmp	lr, #0	; 0x0
    4e40:	da000385 	ble	5c5c <.text+0x5c5c>
    4e44:	e59f3164 	ldr	r3, [pc, #356]	; 4fb0 <.text+0x4fb0>
    4e48:	e20e200f 	and	r2, lr, #15	; 0xf
    4e4c:	e1a0424e 	mov	r4, lr, asr #4
    4e50:	e0833182 	add	r3, r3, r2, lsl #3
    4e54:	e3140010 	tst	r4, #16	; 0x10
    4e58:	e8930060 	ldmia	r3, {r5, r6}
    4e5c:	03a0a002 	moveq	sl, #2	; 0x2
    4e60:	1a0001b0 	bne	5528 <.text+0x5528>
    4e64:	e3540000 	cmp	r4, #0	; 0x0
    4e68:	0a00000c 	beq	4ea0 <.text+0x4ea0>
    4e6c:	e59f7140 	ldr	r7, [pc, #320]	; 4fb4 <.text+0x4fb4>
    4e70:	e3140001 	tst	r4, #1	; 0x1
    4e74:	e1a00005 	mov	r0, r5
    4e78:	e1a01006 	mov	r1, r6
    4e7c:	0a000004 	beq	4e94 <.text+0x4e94>
    4e80:	e897000c 	ldmia	r7, {r2, r3}
    4e84:	eb001129 	bl	9330 <__muldf3>
    4e88:	e28aa001 	add	sl, sl, #1	; 0x1
    4e8c:	e1a05000 	mov	r5, r0
    4e90:	e1a06001 	mov	r6, r1
    4e94:	e1b040c4 	movs	r4, r4, asr #1
    4e98:	e2877008 	add	r7, r7, #8	; 0x8
    4e9c:	1afffff3 	bne	4e70 <.text+0x4e70>
    4ea0:	e1a00008 	mov	r0, r8
    4ea4:	e1a01009 	mov	r1, r9
    4ea8:	e1a02005 	mov	r2, r5
    4eac:	e1a03006 	mov	r3, r6
    4eb0:	eb001202 	bl	96c0 <__divdf3>
    4eb4:	e1a08000 	mov	r8, r0
    4eb8:	e1a09001 	mov	r9, r1
    4ebc:	e59d1028 	ldr	r1, [sp, #40]
    4ec0:	e3510000 	cmp	r1, #0	; 0x0
    4ec4:	0a00003b 	beq	4fb8 <.text+0x4fb8>
    4ec8:	e3a025ff 	mov	r2, #1069547520	; 0x3fc00000
    4ecc:	e2822603 	add	r2, r2, #3145728	; 0x300000
    4ed0:	e3a03000 	mov	r3, #0	; 0x0
    4ed4:	e1a00008 	mov	r0, r8
    4ed8:	e1a01009 	mov	r1, r9
    4edc:	eb001308 	bl	9b04 <__ltdf2>
    4ee0:	e59d201c 	ldr	r2, [sp, #28]
    4ee4:	e3500000 	cmp	r0, #0	; 0x0
    4ee8:	e3a03000 	mov	r3, #0	; 0x0
    4eec:	b3a03001 	movlt	r3, #1	; 0x1
    4ef0:	e3520000 	cmp	r2, #0	; 0x0
    4ef4:	d3a03000 	movle	r3, #0	; 0x0
    4ef8:	c2033001 	andgt	r3, r3, #1	; 0x1
    4efc:	e3530000 	cmp	r3, #0	; 0x0
    4f00:	e1a04008 	mov	r4, r8
    4f04:	e1a05009 	mov	r5, r9
    4f08:	0a00002a 	beq	4fb8 <.text+0x4fb8>
    4f0c:	e59d3020 	ldr	r3, [sp, #32]
    4f10:	e3530000 	cmp	r3, #0	; 0x0
    4f14:	da00009e 	ble	5194 <.text+0x5194>
    4f18:	e3a02101 	mov	r2, #1073741824	; 0x40000000
    4f1c:	e2822709 	add	r2, r2, #2359296	; 0x240000
    4f20:	e3a03000 	mov	r3, #0	; 0x0
    4f24:	e1a00008 	mov	r0, r8
    4f28:	e1a01009 	mov	r1, r9
    4f2c:	eb0010ff 	bl	9330 <__muldf3>
    4f30:	e1a04000 	mov	r4, r0
    4f34:	e28a0001 	add	r0, sl, #1	; 0x1
    4f38:	e1a05001 	mov	r5, r1
    4f3c:	eb00130d 	bl	9b78 <__floatsidf>
    4f40:	e1a02000 	mov	r2, r0
    4f44:	e1a03001 	mov	r3, r1
    4f48:	e1a00004 	mov	r0, r4
    4f4c:	e1a01005 	mov	r1, r5
    4f50:	eb0010f6 	bl	9330 <__muldf3>
    4f54:	e3a02101 	mov	r2, #1073741824	; 0x40000000
    4f58:	e2822707 	add	r2, r2, #1835008	; 0x1c0000
    4f5c:	e3a03000 	mov	r3, #0	; 0x0
    4f60:	eb0010cb 	bl	9294 <__adddf3>
    4f64:	e28da020 	add	sl, sp, #32	; 0x20
    4f68:	e89a1400 	ldmia	sl, {sl, ip}
    4f6c:	e24cc001 	sub	ip, ip, #1	; 0x1
    4f70:	e1a07001 	mov	r7, r1
    4f74:	e1a08004 	mov	r8, r4
    4f78:	e1a09005 	mov	r9, r5
    4f7c:	e240650d 	sub	r6, r0, #54525952	; 0x3400000
    4f80:	e58dc044 	str	ip, [sp, #68]
    4f84:	ea00001c 	b	4ffc <.text+0x4ffc>
    4f88:	3fd287a7 	swicc	0x00d287a7
    4f8c:	636f4361 	cmnvs	pc, #-2080374783	; 0x84000001
    4f90:	3fc68a28 	swicc	0x00c68a28
    4f94:	8b60c8b3 	blhi	1837268 <Top_Stack+0x1633268>
    4f98:	3fd34413 	swicc	0x00d34413
    4f9c:	509f79fb 	ldrplsh	r7, [pc], fp
    4fa0:	0000a611 	andeq	sl, r0, r1, lsl r6
    4fa4:	0000a610 	andeq	sl, r0, r0, lsl r6
    4fa8:	0000a64c 	andeq	sl, r0, ip, asr #12
    4fac:	0000a640 	andeq	sl, r0, r0, asr #12
    4fb0:	0000a3b0 	streqh	sl, [r0], -r0
    4fb4:	0000a478 	andeq	sl, r0, r8, ror r4
    4fb8:	e1a0000a 	mov	r0, sl
    4fbc:	eb0012ed 	bl	9b78 <__floatsidf>
    4fc0:	e1a02008 	mov	r2, r8
    4fc4:	e1a03009 	mov	r3, r9
    4fc8:	eb0010d8 	bl	9330 <__muldf3>
    4fcc:	e3a02101 	mov	r2, #1073741824	; 0x40000000
    4fd0:	e2822707 	add	r2, r2, #1835008	; 0x1c0000
    4fd4:	e3a03000 	mov	r3, #0	; 0x0
    4fd8:	eb0010ad 	bl	9294 <__adddf3>
    4fdc:	e59de01c 	ldr	lr, [sp, #28]
    4fe0:	e35e0000 	cmp	lr, #0	; 0x0
    4fe4:	e1a07001 	mov	r7, r1
    4fe8:	e240650d 	sub	r6, r0, #54525952	; 0x3400000
    4fec:	0a000158 	beq	5554 <.text+0x5554>
    4ff0:	e59d0024 	ldr	r0, [sp, #36]
    4ff4:	e59da01c 	ldr	sl, [sp, #28]
    4ff8:	e58d0044 	str	r0, [sp, #68]
    4ffc:	e59d102c 	ldr	r1, [sp, #44]
    5000:	e3510000 	cmp	r1, #0	; 0x0
    5004:	0a0002c1 	beq	5b10 <.text+0x5b10>
    5008:	e51f1060 	ldr	r1, [pc, #-96]	; 4fb0 <.text+0x4fb0>
    500c:	e3a005ff 	mov	r0, #1069547520	; 0x3fc00000
    5010:	e081118a 	add	r1, r1, sl, lsl #3
    5014:	e911000c 	ldmdb	r1, {r2, r3}
    5018:	e2800602 	add	r0, r0, #2097152	; 0x200000
    501c:	e3a01000 	mov	r1, #0	; 0x0
    5020:	eb0011a6 	bl	96c0 <__divdf3>
    5024:	e1a02006 	mov	r2, r6
    5028:	e1a03007 	mov	r3, r7
    502c:	eb001080 	bl	9234 <__subdf3>
    5030:	e1a06008 	mov	r6, r8
    5034:	e1a07009 	mov	r7, r9
    5038:	e1a08000 	mov	r8, r0
    503c:	e1a09001 	mov	r9, r1
    5040:	e1a00006 	mov	r0, r6
    5044:	e1a01007 	mov	r1, r7
    5048:	eb001308 	bl	9c70 <__fixdfsi>
    504c:	e1a04000 	mov	r4, r0
    5050:	eb0012c8 	bl	9b78 <__floatsidf>
    5054:	e1a02000 	mov	r2, r0
    5058:	e1a03001 	mov	r3, r1
    505c:	e1a00006 	mov	r0, r6
    5060:	e1a01007 	mov	r1, r7
    5064:	eb001072 	bl	9234 <__subdf3>
    5068:	e59d7040 	ldr	r7, [sp, #64]
    506c:	e2844030 	add	r4, r4, #48	; 0x30
    5070:	e4c74001 	strb	r4, [r7], #1
    5074:	e1a02008 	mov	r2, r8
    5078:	e1a03009 	mov	r3, r9
    507c:	e1a05000 	mov	r5, r0
    5080:	e1a06001 	mov	r6, r1
    5084:	eb00129e 	bl	9b04 <__ltdf2>
    5088:	e3500000 	cmp	r0, #0	; 0x0
    508c:	ba00003d 	blt	5188 <.text+0x5188>
    5090:	e3a005ff 	mov	r0, #1069547520	; 0x3fc00000
    5094:	e1a02005 	mov	r2, r5
    5098:	e1a03006 	mov	r3, r6
    509c:	e2800603 	add	r0, r0, #3145728	; 0x300000
    50a0:	e3a01000 	mov	r1, #0	; 0x0
    50a4:	eb001062 	bl	9234 <__subdf3>
    50a8:	e1a02008 	mov	r2, r8
    50ac:	e1a03009 	mov	r3, r9
    50b0:	eb001293 	bl	9b04 <__ltdf2>
    50b4:	e3500000 	cmp	r0, #0	; 0x0
    50b8:	ba000088 	blt	52e0 <.text+0x52e0>
    50bc:	e35a0001 	cmp	sl, #1	; 0x1
    50c0:	ca00000a 	bgt	50f0 <.text+0x50f0>
    50c4:	ea000032 	b	5194 <.text+0x5194>
    50c8:	eb001059 	bl	9234 <__subdf3>
    50cc:	e1a02008 	mov	r2, r8
    50d0:	e1a03009 	mov	r3, r9
    50d4:	eb00128a 	bl	9b04 <__ltdf2>
    50d8:	e59d2040 	ldr	r2, [sp, #64]
    50dc:	e3500000 	cmp	r0, #0	; 0x0
    50e0:	e08a3002 	add	r3, sl, r2
    50e4:	ba00007d 	blt	52e0 <.text+0x52e0>
    50e8:	e1570003 	cmp	r7, r3
    50ec:	0a000028 	beq	5194 <.text+0x5194>
    50f0:	e3a02101 	mov	r2, #1073741824	; 0x40000000
    50f4:	e1a00008 	mov	r0, r8
    50f8:	e1a01009 	mov	r1, r9
    50fc:	e2822709 	add	r2, r2, #2359296	; 0x240000
    5100:	e3a03000 	mov	r3, #0	; 0x0
    5104:	eb001089 	bl	9330 <__muldf3>
    5108:	e3a02101 	mov	r2, #1073741824	; 0x40000000
    510c:	e2822709 	add	r2, r2, #2359296	; 0x240000
    5110:	e3a03000 	mov	r3, #0	; 0x0
    5114:	e1a08000 	mov	r8, r0
    5118:	e1a09001 	mov	r9, r1
    511c:	e1a00005 	mov	r0, r5
    5120:	e1a01006 	mov	r1, r6
    5124:	eb001081 	bl	9330 <__muldf3>
    5128:	e1a06001 	mov	r6, r1
    512c:	e1a05000 	mov	r5, r0
    5130:	eb0012ce 	bl	9c70 <__fixdfsi>
    5134:	e1a04000 	mov	r4, r0
    5138:	eb00128e 	bl	9b78 <__floatsidf>
    513c:	e1a02000 	mov	r2, r0
    5140:	e1a03001 	mov	r3, r1
    5144:	e1a00005 	mov	r0, r5
    5148:	e1a01006 	mov	r1, r6
    514c:	eb001038 	bl	9234 <__subdf3>
    5150:	e2844030 	add	r4, r4, #48	; 0x30
    5154:	e1a02008 	mov	r2, r8
    5158:	e1a03009 	mov	r3, r9
    515c:	e4c74001 	strb	r4, [r7], #1
    5160:	e1a06001 	mov	r6, r1
    5164:	e1a05000 	mov	r5, r0
    5168:	eb001265 	bl	9b04 <__ltdf2>
    516c:	e3500000 	cmp	r0, #0	; 0x0
    5170:	e3a005ff 	mov	r0, #1069547520	; 0x3fc00000
    5174:	e1a02005 	mov	r2, r5
    5178:	e1a03006 	mov	r3, r6
    517c:	e2800603 	add	r0, r0, #3145728	; 0x300000
    5180:	e3a01000 	mov	r1, #0	; 0x0
    5184:	aaffffcf 	bge	50c8 <.text+0x50c8>
    5188:	e59d3044 	ldr	r3, [sp, #68]
    518c:	e58d3024 	str	r3, [sp, #36]
    5190:	ea00011a 	b	5600 <.text+0x5600>
    5194:	e28d800c 	add	r8, sp, #12	; 0xc
    5198:	e8980300 	ldmia	r8, {r8, r9}
    519c:	e59d2048 	ldr	r2, [sp, #72]
    51a0:	e59de024 	ldr	lr, [sp, #36]
    51a4:	e1e03002 	mvn	r3, r2
    51a8:	e1a03fa3 	mov	r3, r3, lsr #31
    51ac:	e35e000e 	cmp	lr, #14	; 0xe
    51b0:	c3a03000 	movgt	r3, #0	; 0x0
    51b4:	e3530000 	cmp	r3, #0	; 0x0
    51b8:	0a00005d 	beq	5334 <.text+0x5334>
    51bc:	e59d001c 	ldr	r0, [sp, #28]
    51c0:	e59d1074 	ldr	r1, [sp, #116]
    51c4:	e51f321c 	ldr	r3, [pc, #-540]	; 4fb0 <.text+0x4fb0>
    51c8:	e3500000 	cmp	r0, #0	; 0x0
    51cc:	c3a02000 	movgt	r2, #0	; 0x0
    51d0:	d3a02001 	movle	r2, #1	; 0x1
    51d4:	e083318e 	add	r3, r3, lr, lsl #3
    51d8:	e0121fa1 	ands	r1, r2, r1, lsr #31
    51dc:	e8930c00 	ldmia	r3, {sl, fp}
    51e0:	1a000137 	bne	56c4 <.text+0x56c4>
    51e4:	e59d3040 	ldr	r3, [sp, #64]
    51e8:	e59d201c 	ldr	r2, [sp, #28]
    51ec:	e1a04008 	mov	r4, r8
    51f0:	e1a05009 	mov	r5, r9
    51f4:	e0828003 	add	r8, r2, r3
    51f8:	e1a07003 	mov	r7, r3
    51fc:	ea000007 	b	5220 <.text+0x5220>
    5200:	eb00104a 	bl	9330 <__muldf3>
    5204:	e3a02000 	mov	r2, #0	; 0x0
    5208:	e3a03000 	mov	r3, #0	; 0x0
    520c:	e1a04000 	mov	r4, r0
    5210:	e1a05001 	mov	r5, r1
    5214:	eb0011d4 	bl	996c <__nedf2>
    5218:	e3500000 	cmp	r0, #0	; 0x0
    521c:	0a0000f7 	beq	5600 <.text+0x5600>
    5220:	e1a0200a 	mov	r2, sl
    5224:	e1a0300b 	mov	r3, fp
    5228:	e1a00004 	mov	r0, r4
    522c:	e1a01005 	mov	r1, r5
    5230:	eb001122 	bl	96c0 <__divdf3>
    5234:	eb00128d 	bl	9c70 <__fixdfsi>
    5238:	e1a06000 	mov	r6, r0
    523c:	eb00124d 	bl	9b78 <__floatsidf>
    5240:	e1a02000 	mov	r2, r0
    5244:	e1a03001 	mov	r3, r1
    5248:	e1a0000a 	mov	r0, sl
    524c:	e1a0100b 	mov	r1, fp
    5250:	eb001036 	bl	9330 <__muldf3>
    5254:	e1a02000 	mov	r2, r0
    5258:	e1a03001 	mov	r3, r1
    525c:	e1a00004 	mov	r0, r4
    5260:	e1a01005 	mov	r1, r5
    5264:	eb000ff2 	bl	9234 <__subdf3>
    5268:	e286c030 	add	ip, r6, #48	; 0x30
    526c:	e4c7c001 	strb	ip, [r7], #1
    5270:	e3a02101 	mov	r2, #1073741824	; 0x40000000
    5274:	e1580007 	cmp	r8, r7
    5278:	e2822709 	add	r2, r2, #2359296	; 0x240000
    527c:	e3a03000 	mov	r3, #0	; 0x0
    5280:	1affffde 	bne	5200 <.text+0x5200>
    5284:	e1a02000 	mov	r2, r0
    5288:	e1a03001 	mov	r3, r1
    528c:	eb001000 	bl	9294 <__adddf3>
    5290:	e1a04000 	mov	r4, r0
    5294:	e1a05001 	mov	r5, r1
    5298:	e1a0000a 	mov	r0, sl
    529c:	e1a0100b 	mov	r1, fp
    52a0:	e1a02004 	mov	r2, r4
    52a4:	e1a03005 	mov	r3, r5
    52a8:	eb001215 	bl	9b04 <__ltdf2>
    52ac:	e3500000 	cmp	r0, #0	; 0x0
    52b0:	ba000008 	blt	52d8 <.text+0x52d8>
    52b4:	e1a0000a 	mov	r0, sl
    52b8:	e1a0100b 	mov	r1, fp
    52bc:	e1a02004 	mov	r2, r4
    52c0:	e1a03005 	mov	r3, r5
    52c4:	eb001186 	bl	98e4 <__eqdf2>
    52c8:	e3500000 	cmp	r0, #0	; 0x0
    52cc:	1a0000cb 	bne	5600 <.text+0x5600>
    52d0:	e3160001 	tst	r6, #1	; 0x1
    52d4:	0a0000c9 	beq	5600 <.text+0x5600>
    52d8:	e59d0024 	ldr	r0, [sp, #36]
    52dc:	e58d0044 	str	r0, [sp, #68]
    52e0:	e1a02007 	mov	r2, r7
    52e4:	e59d3040 	ldr	r3, [sp, #64]
    52e8:	e0671003 	rsb	r1, r7, r3
    52ec:	e5723001 	ldrb	r3, [r2, #-1]!
    52f0:	e3530039 	cmp	r3, #57	; 0x39
    52f4:	1a000008 	bne	531c <.text+0x531c>
    52f8:	e59dc040 	ldr	ip, [sp, #64]
    52fc:	e15c0002 	cmp	ip, r2
    5300:	1afffff7 	bne	52e4 <.text+0x52e4>
    5304:	e3a03030 	mov	r3, #48	; 0x30
    5308:	e5cc3000 	strb	r3, [ip]
    530c:	e59de044 	ldr	lr, [sp, #68]
    5310:	e28ee001 	add	lr, lr, #1	; 0x1
    5314:	e7d13007 	ldrb	r3, [r1, r7]
    5318:	e58de044 	str	lr, [sp, #68]
    531c:	e2833001 	add	r3, r3, #1	; 0x1
    5320:	e4c23001 	strb	r3, [r2], #1
    5324:	e59dc044 	ldr	ip, [sp, #68]
    5328:	e1a07002 	mov	r7, r2
    532c:	e58dc024 	str	ip, [sp, #36]
    5330:	ea0000b2 	b	5600 <.text+0x5600>
    5334:	e59de02c 	ldr	lr, [sp, #44]
    5338:	e35e0000 	cmp	lr, #0	; 0x0
    533c:	1a0000bf 	bne	5640 <.text+0x5640>
    5340:	e59d7014 	ldr	r7, [sp, #20]
    5344:	e59d5018 	ldr	r5, [sp, #24]
    5348:	e1a0a00e 	mov	sl, lr
    534c:	e3570000 	cmp	r7, #0	; 0x0
    5350:	c35b0000 	cmpgt	fp, #0	; 0x0
    5354:	da000007 	ble	5378 <.text+0x5378>
    5358:	e59de014 	ldr	lr, [sp, #20]
    535c:	e157000b 	cmp	r7, fp
    5360:	b1a03007 	movlt	r3, r7
    5364:	a1a0300b 	movge	r3, fp
    5368:	e063e00e 	rsb	lr, r3, lr
    536c:	e58de014 	str	lr, [sp, #20]
    5370:	e063b00b 	rsb	fp, r3, fp
    5374:	e0637007 	rsb	r7, r3, r7
    5378:	e59d0018 	ldr	r0, [sp, #24]
    537c:	e3500000 	cmp	r0, #0	; 0x0
    5380:	da000015 	ble	53dc <.text+0x53dc>
    5384:	e59d102c 	ldr	r1, [sp, #44]
    5388:	e3510000 	cmp	r1, #0	; 0x0
    538c:	0a00027b 	beq	5d80 <.text+0x5d80>
    5390:	e3550000 	cmp	r5, #0	; 0x0
    5394:	da00000d 	ble	53d0 <.text+0x53d0>
    5398:	e1a0100a 	mov	r1, sl
    539c:	e1a02005 	mov	r2, r5
    53a0:	e59d0008 	ldr	r0, [sp, #8]
    53a4:	eb000b1d 	bl	8020 <_pow5mult>
    53a8:	e1a0a000 	mov	sl, r0
    53ac:	e1a0100a 	mov	r1, sl
    53b0:	e59d2038 	ldr	r2, [sp, #56]
    53b4:	e59d0008 	ldr	r0, [sp, #8]
    53b8:	eb000a6e 	bl	7d78 <_multiply>
    53bc:	e59d1038 	ldr	r1, [sp, #56]
    53c0:	e1a04000 	mov	r4, r0
    53c4:	e59d0008 	ldr	r0, [sp, #8]
    53c8:	eb00089d 	bl	7644 <_Bfree>
    53cc:	e58d4038 	str	r4, [sp, #56]
    53d0:	e59d3018 	ldr	r3, [sp, #24]
    53d4:	e0532005 	subs	r2, r3, r5
    53d8:	1a000270 	bne	5da0 <.text+0x5da0>
    53dc:	e59d0008 	ldr	r0, [sp, #8]
    53e0:	e3a01001 	mov	r1, #1	; 0x1
    53e4:	eb000ad3 	bl	7f38 <_i2b>
    53e8:	e59dc030 	ldr	ip, [sp, #48]
    53ec:	e35c0000 	cmp	ip, #0	; 0x0
    53f0:	e1a06000 	mov	r6, r0
    53f4:	da000004 	ble	540c <.text+0x540c>
    53f8:	e1a01000 	mov	r1, r0
    53fc:	e1a0200c 	mov	r2, ip
    5400:	e59d0008 	ldr	r0, [sp, #8]
    5404:	eb000b05 	bl	8020 <_pow5mult>
    5408:	e1a06000 	mov	r6, r0
    540c:	e59de004 	ldr	lr, [sp, #4]
    5410:	e35e0001 	cmp	lr, #1	; 0x1
    5414:	da0000f9 	ble	5800 <.text+0x5800>
    5418:	e3a04000 	mov	r4, #0	; 0x0
    541c:	e59d1030 	ldr	r1, [sp, #48]
    5420:	e3510000 	cmp	r1, #0	; 0x0
    5424:	03a03001 	moveq	r3, #1	; 0x1
    5428:	1a000232 	bne	5cf8 <.text+0x5cf8>
    542c:	e08b3003 	add	r3, fp, r3
    5430:	e213301f 	ands	r3, r3, #31	; 0x1f
    5434:	03a0301c 	moveq	r3, #28	; 0x1c
    5438:	0a000119 	beq	58a4 <.text+0x58a4>
    543c:	e2633020 	rsb	r3, r3, #32	; 0x20
    5440:	e3530004 	cmp	r3, #4	; 0x4
    5444:	da000113 	ble	5898 <.text+0x5898>
    5448:	e59d2014 	ldr	r2, [sp, #20]
    544c:	e2433004 	sub	r3, r3, #4	; 0x4
    5450:	e0822003 	add	r2, r2, r3
    5454:	e58d2014 	str	r2, [sp, #20]
    5458:	e08bb003 	add	fp, fp, r3
    545c:	e0877003 	add	r7, r7, r3
    5460:	e59de014 	ldr	lr, [sp, #20]
    5464:	e35e0000 	cmp	lr, #0	; 0x0
    5468:	da000004 	ble	5480 <.text+0x5480>
    546c:	e59d1038 	ldr	r1, [sp, #56]
    5470:	e1a0200e 	mov	r2, lr
    5474:	e59d0008 	ldr	r0, [sp, #8]
    5478:	eb000a01 	bl	7c84 <_lshift>
    547c:	e58d0038 	str	r0, [sp, #56]
    5480:	e35b0000 	cmp	fp, #0	; 0x0
    5484:	da000004 	ble	549c <.text+0x549c>
    5488:	e1a01006 	mov	r1, r6
    548c:	e1a0200b 	mov	r2, fp
    5490:	e59d0008 	ldr	r0, [sp, #8]
    5494:	eb0009fa 	bl	7c84 <_lshift>
    5498:	e1a06000 	mov	r6, r0
    549c:	e59d0028 	ldr	r0, [sp, #40]
    54a0:	e3500000 	cmp	r0, #0	; 0x0
    54a4:	1a000219 	bne	5d10 <.text+0x5d10>
    54a8:	e59de01c 	ldr	lr, [sp, #28]
    54ac:	e59d0004 	ldr	r0, [sp, #4]
    54b0:	e35e0000 	cmp	lr, #0	; 0x0
    54b4:	c3a03000 	movgt	r3, #0	; 0x0
    54b8:	d3a03001 	movle	r3, #1	; 0x1
    54bc:	e3500002 	cmp	r0, #2	; 0x2
    54c0:	d3a03000 	movle	r3, #0	; 0x0
    54c4:	e3530000 	cmp	r3, #0	; 0x0
    54c8:	0a0000fb 	beq	58bc <.text+0x58bc>
    54cc:	e35e0000 	cmp	lr, #0	; 0x0
    54d0:	ba000037 	blt	55b4 <.text+0x55b4>
    54d4:	e1a01006 	mov	r1, r6
    54d8:	e3a02005 	mov	r2, #5	; 0x5
    54dc:	e3a03000 	mov	r3, #0	; 0x0
    54e0:	e59d0008 	ldr	r0, [sp, #8]
    54e4:	eb000a9b 	bl	7f58 <_multadd>
    54e8:	e1a06000 	mov	r6, r0
    54ec:	e1a01006 	mov	r1, r6
    54f0:	e59d0038 	ldr	r0, [sp, #56]
    54f4:	eb000894 	bl	774c <__mcmp>
    54f8:	e3500000 	cmp	r0, #0	; 0x0
    54fc:	da00002c 	ble	55b4 <.text+0x55b4>
    5500:	e59d7040 	ldr	r7, [sp, #64]
    5504:	e3a03031 	mov	r3, #49	; 0x31
    5508:	e4c73001 	strb	r3, [r7], #1
    550c:	e59d3024 	ldr	r3, [sp, #36]
    5510:	e3a0c000 	mov	ip, #0	; 0x0
    5514:	e2833001 	add	r3, r3, #1	; 0x1
    5518:	e1a0b00a 	mov	fp, sl
    551c:	e58d3024 	str	r3, [sp, #36]
    5520:	e58dc03c 	str	ip, [sp, #60]
    5524:	ea000029 	b	55d0 <.text+0x55d0>
    5528:	e51f157c 	ldr	r1, [pc, #-1404]	; 4fb4 <.text+0x4fb4>
    552c:	e2812020 	add	r2, r1, #32	; 0x20
    5530:	e892000c 	ldmia	r2, {r2, r3}
    5534:	e28d000c 	add	r0, sp, #12	; 0xc
    5538:	e8900003 	ldmia	r0, {r0, r1}
    553c:	eb00105f 	bl	96c0 <__divdf3>
    5540:	e204400f 	and	r4, r4, #15	; 0xf
    5544:	e1a08000 	mov	r8, r0
    5548:	e1a09001 	mov	r9, r1
    554c:	e3a0a003 	mov	sl, #3	; 0x3
    5550:	eafffe43 	b	4e64 <.text+0x4e64>
    5554:	e3a02101 	mov	r2, #1073741824	; 0x40000000
    5558:	e1a00008 	mov	r0, r8
    555c:	e1a01009 	mov	r1, r9
    5560:	e2822705 	add	r2, r2, #1310720	; 0x140000
    5564:	e3a03000 	mov	r3, #0	; 0x0
    5568:	eb000f31 	bl	9234 <__subdf3>
    556c:	e1a02006 	mov	r2, r6
    5570:	e1a03007 	mov	r3, r7
    5574:	e1a08000 	mov	r8, r0
    5578:	e1a09001 	mov	r9, r1
    557c:	eb00111c 	bl	99f4 <__gtdf2>
    5580:	e3500000 	cmp	r0, #0	; 0x0
    5584:	e1a04006 	mov	r4, r6
    5588:	e1a05007 	mov	r5, r7
    558c:	ca000059 	bgt	56f8 <.text+0x56f8>
    5590:	e2862102 	add	r2, r6, #-2147483648	; 0x80000000
    5594:	e1a03007 	mov	r3, r7
    5598:	e1a00008 	mov	r0, r8
    559c:	e1a01009 	mov	r1, r9
    55a0:	eb001157 	bl	9b04 <__ltdf2>
    55a4:	e3500000 	cmp	r0, #0	; 0x0
    55a8:	aafffef9 	bge	5194 <.text+0x5194>
    55ac:	e3a06000 	mov	r6, #0	; 0x0
    55b0:	e1a0a006 	mov	sl, r6
    55b4:	e59d1074 	ldr	r1, [sp, #116]
    55b8:	e3a02000 	mov	r2, #0	; 0x0
    55bc:	e1e01001 	mvn	r1, r1
    55c0:	e58d1024 	str	r1, [sp, #36]
    55c4:	e59d7040 	ldr	r7, [sp, #64]
    55c8:	e58d203c 	str	r2, [sp, #60]
    55cc:	e1a0b00a 	mov	fp, sl
    55d0:	e1a01006 	mov	r1, r6
    55d4:	e59d0008 	ldr	r0, [sp, #8]
    55d8:	eb000819 	bl	7644 <_Bfree>
    55dc:	e35b0000 	cmp	fp, #0	; 0x0
    55e0:	0a000006 	beq	5600 <.text+0x5600>
    55e4:	e59d203c 	ldr	r2, [sp, #60]
    55e8:	e3520000 	cmp	r2, #0	; 0x0
    55ec:	1152000b 	cmpne	r2, fp
    55f0:	1a000142 	bne	5b00 <.text+0x5b00>
    55f4:	e1a0100b 	mov	r1, fp
    55f8:	e59d0008 	ldr	r0, [sp, #8]
    55fc:	eb000810 	bl	7644 <_Bfree>
    5600:	e59d1038 	ldr	r1, [sp, #56]
    5604:	e59d0008 	ldr	r0, [sp, #8]
    5608:	eb00080d 	bl	7644 <_Bfree>
    560c:	e3a03000 	mov	r3, #0	; 0x0
    5610:	e59dc024 	ldr	ip, [sp, #36]
    5614:	e59de080 	ldr	lr, [sp, #128]
    5618:	e5c73000 	strb	r3, [r7]
    561c:	e59d0078 	ldr	r0, [sp, #120]
    5620:	e35e0000 	cmp	lr, #0	; 0x0
    5624:	e28c2001 	add	r2, ip, #1	; 0x1
    5628:	e5802000 	str	r2, [r0]
    562c:	159d1080 	ldrne	r1, [sp, #128]
    5630:	059d0040 	ldreq	r0, [sp, #64]
    5634:	159d0040 	ldrne	r0, [sp, #64]
    5638:	15817000 	strne	r7, [r1]
    563c:	eafffd47 	b	4b60 <_dtoa_r+0xd8>
    5640:	e59d0004 	ldr	r0, [sp, #4]
    5644:	e3500001 	cmp	r0, #1	; 0x1
    5648:	da0001d9 	ble	5db4 <.text+0x5db4>
    564c:	e59d301c 	ldr	r3, [sp, #28]
    5650:	e59dc018 	ldr	ip, [sp, #24]
    5654:	e2432001 	sub	r2, r3, #1	; 0x1
    5658:	e15c0002 	cmp	ip, r2
    565c:	b59de018 	ldrlt	lr, [sp, #24]
    5660:	b59d0030 	ldrlt	r0, [sp, #48]
    5664:	b06e3002 	rsblt	r3, lr, r2
    5668:	e59d101c 	ldr	r1, [sp, #28]
    566c:	b08ee003 	addlt	lr, lr, r3
    5670:	b0800003 	addlt	r0, r0, r3
    5674:	a062500c 	rsbge	r5, r2, ip
    5678:	b58de018 	strlt	lr, [sp, #24]
    567c:	b58d0030 	strlt	r0, [sp, #48]
    5680:	b3a05000 	movlt	r5, #0	; 0x0
    5684:	e3510000 	cmp	r1, #0	; 0x0
    5688:	b59d301c 	ldrlt	r3, [sp, #28]
    568c:	b59d2014 	ldrlt	r2, [sp, #20]
    5690:	a59d7014 	ldrge	r7, [sp, #20]
    5694:	b0637002 	rsblt	r7, r3, r2
    5698:	a1a03001 	movge	r3, r1
    569c:	b3a03000 	movlt	r3, #0	; 0x0
    56a0:	e59dc014 	ldr	ip, [sp, #20]
    56a4:	e59d0008 	ldr	r0, [sp, #8]
    56a8:	e08cc003 	add	ip, ip, r3
    56ac:	e3a01001 	mov	r1, #1	; 0x1
    56b0:	e08bb003 	add	fp, fp, r3
    56b4:	e58dc014 	str	ip, [sp, #20]
    56b8:	eb000a1e 	bl	7f38 <_i2b>
    56bc:	e1a0a000 	mov	sl, r0
    56c0:	eaffff21 	b	534c <.text+0x534c>
    56c4:	e3500000 	cmp	r0, #0	; 0x0
    56c8:	baffffb7 	blt	55ac <.text+0x55ac>
    56cc:	e3a02101 	mov	r2, #1073741824	; 0x40000000
    56d0:	e2822705 	add	r2, r2, #1310720	; 0x140000
    56d4:	e3a03000 	mov	r3, #0	; 0x0
    56d8:	e1a0000a 	mov	r0, sl
    56dc:	e1a0100b 	mov	r1, fp
    56e0:	eb000f12 	bl	9330 <__muldf3>
    56e4:	e1a02008 	mov	r2, r8
    56e8:	e1a03009 	mov	r3, r9
    56ec:	eb0010e2 	bl	9a7c <__gedf2>
    56f0:	e3500000 	cmp	r0, #0	; 0x0
    56f4:	aaffffac 	bge	55ac <.text+0x55ac>
    56f8:	e3a06000 	mov	r6, #0	; 0x0
    56fc:	e1a0a006 	mov	sl, r6
    5700:	eaffff7e 	b	5500 <.text+0x5500>
    5704:	e3e02000 	mvn	r2, #0	; 0x0
    5708:	e3a03001 	mov	r3, #1	; 0x1
    570c:	e58d2020 	str	r2, [sp, #32]
    5710:	e58d201c 	str	r2, [sp, #28]
    5714:	e58d302c 	str	r3, [sp, #44]
    5718:	e59dc008 	ldr	ip, [sp, #8]
    571c:	e3560017 	cmp	r6, #23	; 0x17
    5720:	e3a03000 	mov	r3, #0	; 0x0
    5724:	e58c3044 	str	r3, [ip, #68]
    5728:	81a01003 	movhi	r1, r3
    572c:	83a02004 	movhi	r2, #4	; 0x4
    5730:	9a0001e0 	bls	5eb8 <.text+0x5eb8>
    5734:	e1a02082 	mov	r2, r2, lsl #1
    5738:	e2823014 	add	r3, r2, #20	; 0x14
    573c:	e1560003 	cmp	r6, r3
    5740:	e2811001 	add	r1, r1, #1	; 0x1
    5744:	2afffffa 	bcs	5734 <.text+0x5734>
    5748:	e59d301c 	ldr	r3, [sp, #28]
    574c:	e59d2008 	ldr	r2, [sp, #8]
    5750:	e353000e 	cmp	r3, #14	; 0xe
    5754:	83a04000 	movhi	r4, #0	; 0x0
    5758:	93a04001 	movls	r4, #1	; 0x1
    575c:	e1a05000 	mov	r5, r0
    5760:	e5821044 	str	r1, [r2, #68]
    5764:	eafffdab 	b	4e18 <.text+0x4e18>
    5768:	e3a03000 	mov	r3, #0	; 0x0
    576c:	e58d302c 	str	r3, [sp, #44]
    5770:	e59dc074 	ldr	ip, [sp, #116]
    5774:	e59de024 	ldr	lr, [sp, #36]
    5778:	e28c3001 	add	r3, ip, #1	; 0x1
    577c:	e08e6003 	add	r6, lr, r3
    5780:	e3560000 	cmp	r6, #0	; 0x0
    5784:	e2461001 	sub	r1, r6, #1	; 0x1
    5788:	e58d1020 	str	r1, [sp, #32]
    578c:	c58d601c 	strgt	r6, [sp, #28]
    5790:	caffffe0 	bgt	5718 <.text+0x5718>
    5794:	e356000e 	cmp	r6, #14	; 0xe
    5798:	83a04000 	movhi	r4, #0	; 0x0
    579c:	93a04001 	movls	r4, #1	; 0x1
    57a0:	e1a05000 	mov	r5, r0
    57a4:	e58d601c 	str	r6, [sp, #28]
    57a8:	eafffd97 	b	4e0c <.text+0x4e0c>
    57ac:	e3a02001 	mov	r2, #1	; 0x1
    57b0:	e58d202c 	str	r2, [sp, #44]
    57b4:	e59d2074 	ldr	r2, [sp, #116]
    57b8:	e3520000 	cmp	r2, #0	; 0x0
    57bc:	c58d2020 	strgt	r2, [sp, #32]
    57c0:	c1a06002 	movgt	r6, r2
    57c4:	c58d201c 	strgt	r2, [sp, #28]
    57c8:	caffffd2 	bgt	5718 <.text+0x5718>
    57cc:	e3a02001 	mov	r2, #1	; 0x1
    57d0:	e1a04002 	mov	r4, r2
    57d4:	e1a05000 	mov	r5, r0
    57d8:	e58d201c 	str	r2, [sp, #28]
    57dc:	e58d2074 	str	r2, [sp, #116]
    57e0:	e58d2020 	str	r2, [sp, #32]
    57e4:	eafffd88 	b	4e0c <.text+0x4e0c>
    57e8:	e3a01001 	mov	r1, #1	; 0x1
    57ec:	e58d102c 	str	r1, [sp, #44]
    57f0:	eaffffde 	b	5770 <.text+0x5770>
    57f4:	e3a01000 	mov	r1, #0	; 0x0
    57f8:	e58d102c 	str	r1, [sp, #44]
    57fc:	eaffffec 	b	57b4 <.text+0x57b4>
    5800:	e3590000 	cmp	r9, #0	; 0x0
    5804:	1affff03 	bne	5418 <.text+0x5418>
    5808:	e3c834ff 	bic	r3, r8, #-16777216	; 0xff000000
    580c:	e3c3360f 	bic	r3, r3, #15728640	; 0xf00000
    5810:	e3530000 	cmp	r3, #0	; 0x0
    5814:	1afffeff 	bne	5418 <.text+0x5418>
    5818:	e3c83102 	bic	r3, r8, #-2147483648	; 0x80000000
    581c:	e1a03a23 	mov	r3, r3, lsr #20
    5820:	e1a03a03 	mov	r3, r3, lsl #20
    5824:	e3530000 	cmp	r3, #0	; 0x0
    5828:	0afffefa 	beq	5418 <.text+0x5418>
    582c:	e59d0014 	ldr	r0, [sp, #20]
    5830:	e28bb001 	add	fp, fp, #1	; 0x1
    5834:	e2800001 	add	r0, r0, #1	; 0x1
    5838:	e3a04001 	mov	r4, #1	; 0x1
    583c:	e58d0014 	str	r0, [sp, #20]
    5840:	eafffef5 	b	541c <.text+0x541c>
    5844:	e59d0024 	ldr	r0, [sp, #36]
    5848:	eb0010ca 	bl	9b78 <__floatsidf>
    584c:	e1a02000 	mov	r2, r0
    5850:	e1a03001 	mov	r3, r1
    5854:	e1a00004 	mov	r0, r4
    5858:	e1a01005 	mov	r1, r5
    585c:	eb001042 	bl	996c <__nedf2>
    5860:	e3500000 	cmp	r0, #0	; 0x0
    5864:	159dc024 	ldrne	ip, [sp, #36]
    5868:	124cc001 	subne	ip, ip, #1	; 0x1
    586c:	158dc024 	strne	ip, [sp, #36]
    5870:	eafffcf5 	b	4c4c <_dtoa_r+0x1c4>
    5874:	e59d3014 	ldr	r3, [sp, #20]
    5878:	e59dc024 	ldr	ip, [sp, #36]
    587c:	e3a00000 	mov	r0, #0	; 0x0
    5880:	e06c3003 	rsb	r3, ip, r3
    5884:	e26ce000 	rsb	lr, ip, #0	; 0x0
    5888:	e58d3014 	str	r3, [sp, #20]
    588c:	e58de018 	str	lr, [sp, #24]
    5890:	e58d0030 	str	r0, [sp, #48]
    5894:	eafffd0f 	b	4cd8 <_dtoa_r+0x250>
    5898:	e3530003 	cmp	r3, #3	; 0x3
    589c:	cafffeef 	bgt	5460 <.text+0x5460>
    58a0:	e283301c 	add	r3, r3, #28	; 0x1c
    58a4:	e59dc014 	ldr	ip, [sp, #20]
    58a8:	e08bb003 	add	fp, fp, r3
    58ac:	e08cc003 	add	ip, ip, r3
    58b0:	e0877003 	add	r7, r7, r3
    58b4:	e58dc014 	str	ip, [sp, #20]
    58b8:	eafffee8 	b	5460 <.text+0x5460>
    58bc:	e59de02c 	ldr	lr, [sp, #44]
    58c0:	e35e0000 	cmp	lr, #0	; 0x0
    58c4:	03a04000 	moveq	r4, #0	; 0x0
    58c8:	0a00004c 	beq	5a00 <.text+0x5a00>
    58cc:	e3570000 	cmp	r7, #0	; 0x0
    58d0:	da000004 	ble	58e8 <.text+0x58e8>
    58d4:	e1a0100a 	mov	r1, sl
    58d8:	e1a02007 	mov	r2, r7
    58dc:	e59d0008 	ldr	r0, [sp, #8]
    58e0:	eb0008e7 	bl	7c84 <_lshift>
    58e4:	e1a0a000 	mov	sl, r0
    58e8:	e3540000 	cmp	r4, #0	; 0x0
    58ec:	01a0b00a 	moveq	fp, sl
    58f0:	1a00014f 	bne	5e34 <.text+0x5e34>
    58f4:	e58da03c 	str	sl, [sp, #60]
    58f8:	e59d5040 	ldr	r5, [sp, #64]
    58fc:	e2097001 	and	r7, r9, #1	; 0x1
    5900:	e1a01006 	mov	r1, r6
    5904:	e59d0038 	ldr	r0, [sp, #56]
    5908:	ebfffbdd 	bl	4884 <quorem>
    590c:	e59d103c 	ldr	r1, [sp, #60]
    5910:	e2809030 	add	r9, r0, #48	; 0x30
    5914:	e59d0038 	ldr	r0, [sp, #56]
    5918:	eb00078b 	bl	774c <__mcmp>
    591c:	e1a01006 	mov	r1, r6
    5920:	e1a08000 	mov	r8, r0
    5924:	e1a0200b 	mov	r2, fp
    5928:	e59d0008 	ldr	r0, [sp, #8]
    592c:	eb000887 	bl	7b50 <__mdiff>
    5930:	e590300c 	ldr	r3, [r0, #12]
    5934:	e3530000 	cmp	r3, #0	; 0x0
    5938:	e1a04000 	mov	r4, r0
    593c:	13a0a001 	movne	sl, #1	; 0x1
    5940:	0a000061 	beq	5acc <.text+0x5acc>
    5944:	e1a01004 	mov	r1, r4
    5948:	e59d0008 	ldr	r0, [sp, #8]
    594c:	eb00073c 	bl	7644 <_Bfree>
    5950:	e59d2004 	ldr	r2, [sp, #4]
    5954:	e19a2002 	orrs	r2, sl, r2
    5958:	1a000001 	bne	5964 <.text+0x5964>
    595c:	e3570000 	cmp	r7, #0	; 0x0
    5960:	0a00014b 	beq	5e94 <.text+0x5e94>
    5964:	e3580000 	cmp	r8, #0	; 0x0
    5968:	ba000120 	blt	5df0 <.text+0x5df0>
    596c:	e59d3004 	ldr	r3, [sp, #4]
    5970:	e1983003 	orrs	r3, r8, r3
    5974:	1a000001 	bne	5980 <.text+0x5980>
    5978:	e3570000 	cmp	r7, #0	; 0x0
    597c:	0a00011b 	beq	5df0 <.text+0x5df0>
    5980:	e35a0000 	cmp	sl, #0	; 0x0
    5984:	ca00013a 	bgt	5e74 <.text+0x5e74>
    5988:	e4c59001 	strb	r9, [r5], #1
    598c:	e59dc01c 	ldr	ip, [sp, #28]
    5990:	e59de040 	ldr	lr, [sp, #64]
    5994:	e08c300e 	add	r3, ip, lr
    5998:	e1550003 	cmp	r5, r3
    599c:	0a00002a 	beq	5a4c <.text+0x5a4c>
    59a0:	e59d1038 	ldr	r1, [sp, #56]
    59a4:	e59d0008 	ldr	r0, [sp, #8]
    59a8:	e3a0200a 	mov	r2, #10	; 0xa
    59ac:	e3a03000 	mov	r3, #0	; 0x0
    59b0:	eb000968 	bl	7f58 <_multadd>
    59b4:	e58d0038 	str	r0, [sp, #56]
    59b8:	e59d003c 	ldr	r0, [sp, #60]
    59bc:	e150000b 	cmp	r0, fp
    59c0:	0a000046 	beq	5ae0 <.text+0x5ae0>
    59c4:	e59d103c 	ldr	r1, [sp, #60]
    59c8:	e3a0200a 	mov	r2, #10	; 0xa
    59cc:	e3a03000 	mov	r3, #0	; 0x0
    59d0:	e59d0008 	ldr	r0, [sp, #8]
    59d4:	eb00095f 	bl	7f58 <_multadd>
    59d8:	e1a0100b 	mov	r1, fp
    59dc:	e58d003c 	str	r0, [sp, #60]
    59e0:	e3a0200a 	mov	r2, #10	; 0xa
    59e4:	e59d0008 	ldr	r0, [sp, #8]
    59e8:	e3a03000 	mov	r3, #0	; 0x0
    59ec:	eb000959 	bl	7f58 <_multadd>
    59f0:	e1a0b000 	mov	fp, r0
    59f4:	eaffffc1 	b	5900 <.text+0x5900>
    59f8:	eb000956 	bl	7f58 <_multadd>
    59fc:	e58d0038 	str	r0, [sp, #56]
    5a00:	e1a01006 	mov	r1, r6
    5a04:	e59d0038 	ldr	r0, [sp, #56]
    5a08:	ebfffb9d 	bl	4884 <quorem>
    5a0c:	e59dc040 	ldr	ip, [sp, #64]
    5a10:	e2809030 	add	r9, r0, #48	; 0x30
    5a14:	e59d1038 	ldr	r1, [sp, #56]
    5a18:	e59d0008 	ldr	r0, [sp, #8]
    5a1c:	e7c4900c 	strb	r9, [r4, ip]
    5a20:	e59de01c 	ldr	lr, [sp, #28]
    5a24:	e2844001 	add	r4, r4, #1	; 0x1
    5a28:	e15e0004 	cmp	lr, r4
    5a2c:	e3a0200a 	mov	r2, #10	; 0xa
    5a30:	e3a03000 	mov	r3, #0	; 0x0
    5a34:	caffffef 	bgt	59f8 <.text+0x59f8>
    5a38:	e59d0040 	ldr	r0, [sp, #64]
    5a3c:	e3a01000 	mov	r1, #0	; 0x0
    5a40:	e58d103c 	str	r1, [sp, #60]
    5a44:	e0805004 	add	r5, r0, r4
    5a48:	e1a0b00a 	mov	fp, sl
    5a4c:	e59d1038 	ldr	r1, [sp, #56]
    5a50:	e3a02001 	mov	r2, #1	; 0x1
    5a54:	e59d0008 	ldr	r0, [sp, #8]
    5a58:	eb000889 	bl	7c84 <_lshift>
    5a5c:	e1a01006 	mov	r1, r6
    5a60:	e58d0038 	str	r0, [sp, #56]
    5a64:	eb000738 	bl	774c <__mcmp>
    5a68:	e3500000 	cmp	r0, #0	; 0x0
    5a6c:	da00000d 	ble	5aa8 <.text+0x5aa8>
    5a70:	e1a02005 	mov	r2, r5
    5a74:	e5723001 	ldrb	r3, [r2, #-1]!
    5a78:	e3530039 	cmp	r3, #57	; 0x39
    5a7c:	1a0000d7 	bne	5de0 <.text+0x5de0>
    5a80:	e59d0040 	ldr	r0, [sp, #64]
    5a84:	e1500002 	cmp	r0, r2
    5a88:	1afffff9 	bne	5a74 <.text+0x5a74>
    5a8c:	e1a07000 	mov	r7, r0
    5a90:	e3a03031 	mov	r3, #49	; 0x31
    5a94:	e4c73001 	strb	r3, [r7], #1
    5a98:	e59d1024 	ldr	r1, [sp, #36]
    5a9c:	e2811001 	add	r1, r1, #1	; 0x1
    5aa0:	e58d1024 	str	r1, [sp, #36]
    5aa4:	eafffec9 	b	55d0 <.text+0x55d0>
    5aa8:	1a000001 	bne	5ab4 <.text+0x5ab4>
    5aac:	e3190001 	tst	r9, #1	; 0x1
    5ab0:	1affffee 	bne	5a70 <.text+0x5a70>
    5ab4:	e1a02005 	mov	r2, r5
    5ab8:	e5723001 	ldrb	r3, [r2, #-1]!
    5abc:	e3530030 	cmp	r3, #48	; 0x30
    5ac0:	0afffffc 	beq	5ab8 <.text+0x5ab8>
    5ac4:	e2827001 	add	r7, r2, #1	; 0x1
    5ac8:	eafffec0 	b	55d0 <.text+0x55d0>
    5acc:	e59d0038 	ldr	r0, [sp, #56]
    5ad0:	e1a01004 	mov	r1, r4
    5ad4:	eb00071c 	bl	774c <__mcmp>
    5ad8:	e1a0a000 	mov	sl, r0
    5adc:	eaffff98 	b	5944 <.text+0x5944>
    5ae0:	e1a0100b 	mov	r1, fp
    5ae4:	e59d0008 	ldr	r0, [sp, #8]
    5ae8:	e3a0200a 	mov	r2, #10	; 0xa
    5aec:	e3a03000 	mov	r3, #0	; 0x0
    5af0:	eb000918 	bl	7f58 <_multadd>
    5af4:	e1a0b000 	mov	fp, r0
    5af8:	e58d003c 	str	r0, [sp, #60]
    5afc:	eaffff7f 	b	5900 <.text+0x5900>
    5b00:	e1a01002 	mov	r1, r2
    5b04:	e59d0008 	ldr	r0, [sp, #8]
    5b08:	eb0006cd 	bl	7644 <_Bfree>
    5b0c:	eafffeb8 	b	55f4 <.text+0x55f4>
    5b10:	e51fcb68 	ldr	ip, [pc, #-2920]	; 4fb0 <.text+0x4fb0>
    5b14:	e08cc18a 	add	ip, ip, sl, lsl #3
    5b18:	e91c000c 	ldmdb	ip, {r2, r3}
    5b1c:	e1a00006 	mov	r0, r6
    5b20:	e1a01007 	mov	r1, r7
    5b24:	eb000e01 	bl	9330 <__muldf3>
    5b28:	e1a05008 	mov	r5, r8
    5b2c:	e1a06009 	mov	r6, r9
    5b30:	e1a08000 	mov	r8, r0
    5b34:	e1a09001 	mov	r9, r1
    5b38:	e1a00005 	mov	r0, r5
    5b3c:	e1a01006 	mov	r1, r6
    5b40:	eb00104a 	bl	9c70 <__fixdfsi>
    5b44:	e1a04000 	mov	r4, r0
    5b48:	eb00100a 	bl	9b78 <__floatsidf>
    5b4c:	e1a02000 	mov	r2, r0
    5b50:	e1a03001 	mov	r3, r1
    5b54:	e1a00005 	mov	r0, r5
    5b58:	e1a01006 	mov	r1, r6
    5b5c:	eb000db4 	bl	9234 <__subdf3>
    5b60:	e59d7040 	ldr	r7, [sp, #64]
    5b64:	e2844030 	add	r4, r4, #48	; 0x30
    5b68:	e35a0001 	cmp	sl, #1	; 0x1
    5b6c:	e4c74001 	strb	r4, [r7], #1
    5b70:	e1a05000 	mov	r5, r0
    5b74:	e1a06001 	mov	r6, r1
    5b78:	13a07001 	movne	r7, #1	; 0x1
    5b7c:	0a000018 	beq	5be4 <.text+0x5be4>
    5b80:	e3a02101 	mov	r2, #1073741824	; 0x40000000
    5b84:	e2822709 	add	r2, r2, #2359296	; 0x240000
    5b88:	e3a03000 	mov	r3, #0	; 0x0
    5b8c:	e1a00005 	mov	r0, r5
    5b90:	e1a01006 	mov	r1, r6
    5b94:	eb000de5 	bl	9330 <__muldf3>
    5b98:	e1a06001 	mov	r6, r1
    5b9c:	e1a05000 	mov	r5, r0
    5ba0:	eb001032 	bl	9c70 <__fixdfsi>
    5ba4:	e1a04000 	mov	r4, r0
    5ba8:	eb000ff2 	bl	9b78 <__floatsidf>
    5bac:	e1a02000 	mov	r2, r0
    5bb0:	e1a03001 	mov	r3, r1
    5bb4:	e1a00005 	mov	r0, r5
    5bb8:	e1a01006 	mov	r1, r6
    5bbc:	eb000d9c 	bl	9234 <__subdf3>
    5bc0:	e59dc040 	ldr	ip, [sp, #64]
    5bc4:	e2844030 	add	r4, r4, #48	; 0x30
    5bc8:	e7c7400c 	strb	r4, [r7, ip]
    5bcc:	e2877001 	add	r7, r7, #1	; 0x1
    5bd0:	e157000a 	cmp	r7, sl
    5bd4:	e1a05000 	mov	r5, r0
    5bd8:	e1a06001 	mov	r6, r1
    5bdc:	1affffe7 	bne	5b80 <.text+0x5b80>
    5be0:	e08c7007 	add	r7, ip, r7
    5be4:	e3a025ff 	mov	r2, #1069547520	; 0x3fc00000
    5be8:	e2822602 	add	r2, r2, #2097152	; 0x200000
    5bec:	e3a03000 	mov	r3, #0	; 0x0
    5bf0:	e1a00008 	mov	r0, r8
    5bf4:	e1a01009 	mov	r1, r9
    5bf8:	eb000da5 	bl	9294 <__adddf3>
    5bfc:	e1a02005 	mov	r2, r5
    5c00:	e1a03006 	mov	r3, r6
    5c04:	eb000fbe 	bl	9b04 <__ltdf2>
    5c08:	e3500000 	cmp	r0, #0	; 0x0
    5c0c:	bafffdb3 	blt	52e0 <.text+0x52e0>
    5c10:	e3a005ff 	mov	r0, #1069547520	; 0x3fc00000
    5c14:	e1a02008 	mov	r2, r8
    5c18:	e1a03009 	mov	r3, r9
    5c1c:	e2800602 	add	r0, r0, #2097152	; 0x200000
    5c20:	e3a01000 	mov	r1, #0	; 0x0
    5c24:	eb000d82 	bl	9234 <__subdf3>
    5c28:	e1a02005 	mov	r2, r5
    5c2c:	e1a03006 	mov	r3, r6
    5c30:	eb000f6f 	bl	99f4 <__gtdf2>
    5c34:	e3500000 	cmp	r0, #0	; 0x0
    5c38:	dafffd55 	ble	5194 <.text+0x5194>
    5c3c:	e1a02007 	mov	r2, r7
    5c40:	e5723001 	ldrb	r3, [r2, #-1]!
    5c44:	e3530030 	cmp	r3, #48	; 0x30
    5c48:	0afffffc 	beq	5c40 <.text+0x5c40>
    5c4c:	e59d3044 	ldr	r3, [sp, #68]
    5c50:	e2827001 	add	r7, r2, #1	; 0x1
    5c54:	e58d3024 	str	r3, [sp, #36]
    5c58:	eafffe68 	b	5600 <.text+0x5600>
    5c5c:	e59d0024 	ldr	r0, [sp, #36]
    5c60:	e2605000 	rsb	r5, r0, #0	; 0x0
    5c64:	e3550000 	cmp	r5, #0	; 0x0
    5c68:	0a00004a 	beq	5d98 <.text+0x5d98>
    5c6c:	e51f1cc4 	ldr	r1, [pc, #-3268]	; 4fb0 <.text+0x4fb0>
    5c70:	e205300f 	and	r3, r5, #15	; 0xf
    5c74:	e0811183 	add	r1, r1, r3, lsl #3
    5c78:	e891000c 	ldmia	r1, {r2, r3}
    5c7c:	e28d000c 	add	r0, sp, #12	; 0xc
    5c80:	e8900003 	ldmia	r0, {r0, r1}
    5c84:	eb000da9 	bl	9330 <__muldf3>
    5c88:	e1b05245 	movs	r5, r5, asr #4
    5c8c:	e1a03000 	mov	r3, r0
    5c90:	e1a04001 	mov	r4, r1
    5c94:	e1a08000 	mov	r8, r0
    5c98:	e1a09001 	mov	r9, r1
    5c9c:	0a00003d 	beq	5d98 <.text+0x5d98>
    5ca0:	e51f6cf4 	ldr	r6, [pc, #-3316]	; 4fb4 <.text+0x4fb4>
    5ca4:	e3a0a002 	mov	sl, #2	; 0x2
    5ca8:	e3150001 	tst	r5, #1	; 0x1
    5cac:	e1a00003 	mov	r0, r3
    5cb0:	e1a01004 	mov	r1, r4
    5cb4:	0a000004 	beq	5ccc <.text+0x5ccc>
    5cb8:	e896000c 	ldmia	r6, {r2, r3}
    5cbc:	eb000d9b 	bl	9330 <__muldf3>
    5cc0:	e28aa001 	add	sl, sl, #1	; 0x1
    5cc4:	e1a03000 	mov	r3, r0
    5cc8:	e1a04001 	mov	r4, r1
    5ccc:	e1b050c5 	movs	r5, r5, asr #1
    5cd0:	e2866008 	add	r6, r6, #8	; 0x8
    5cd4:	1afffff3 	bne	5ca8 <.text+0x5ca8>
    5cd8:	e1a08003 	mov	r8, r3
    5cdc:	e1a09004 	mov	r9, r4
    5ce0:	eafffc75 	b	4ebc <.text+0x4ebc>
    5ce4:	e3a02441 	mov	r2, #1090519040	; 0x41000000
    5ce8:	e282260f 	add	r2, r2, #15728640	; 0xf00000
    5cec:	e3a03000 	mov	r3, #0	; 0x0
    5cf0:	eb000d67 	bl	9294 <__adddf3>
    5cf4:	eafffc35 	b	4dd0 <.text+0x4dd0>
    5cf8:	e5963010 	ldr	r3, [r6, #16]
    5cfc:	e0863103 	add	r3, r6, r3, lsl #2
    5d00:	e5930010 	ldr	r0, [r3, #16]
    5d04:	eb000655 	bl	7660 <_hi0bits>
    5d08:	e2603020 	rsb	r3, r0, #32	; 0x20
    5d0c:	eafffdc6 	b	542c <.text+0x542c>
    5d10:	e59d0038 	ldr	r0, [sp, #56]
    5d14:	e1a01006 	mov	r1, r6
    5d18:	eb00068b 	bl	774c <__mcmp>
    5d1c:	e3500000 	cmp	r0, #0	; 0x0
    5d20:	aafffde0 	bge	54a8 <.text+0x54a8>
    5d24:	e3a03000 	mov	r3, #0	; 0x0
    5d28:	e59d1038 	ldr	r1, [sp, #56]
    5d2c:	e3a0200a 	mov	r2, #10	; 0xa
    5d30:	e59d0008 	ldr	r0, [sp, #8]
    5d34:	eb000887 	bl	7f58 <_multadd>
    5d38:	e59d102c 	ldr	r1, [sp, #44]
    5d3c:	e59d2024 	ldr	r2, [sp, #36]
    5d40:	e3510000 	cmp	r1, #0	; 0x0
    5d44:	059d3020 	ldreq	r3, [sp, #32]
    5d48:	e2422001 	sub	r2, r2, #1	; 0x1
    5d4c:	e58d0038 	str	r0, [sp, #56]
    5d50:	e58d2024 	str	r2, [sp, #36]
    5d54:	058d301c 	streq	r3, [sp, #28]
    5d58:	0afffdd2 	beq	54a8 <.text+0x54a8>
    5d5c:	e1a0100a 	mov	r1, sl
    5d60:	e59d0008 	ldr	r0, [sp, #8]
    5d64:	e3a0200a 	mov	r2, #10	; 0xa
    5d68:	e3a03000 	mov	r3, #0	; 0x0
    5d6c:	eb000879 	bl	7f58 <_multadd>
    5d70:	e59dc020 	ldr	ip, [sp, #32]
    5d74:	e1a0a000 	mov	sl, r0
    5d78:	e58dc01c 	str	ip, [sp, #28]
    5d7c:	eafffdc9 	b	54a8 <.text+0x54a8>
    5d80:	e59d1038 	ldr	r1, [sp, #56]
    5d84:	e59d2018 	ldr	r2, [sp, #24]
    5d88:	e59d0008 	ldr	r0, [sp, #8]
    5d8c:	eb0008a3 	bl	8020 <_pow5mult>
    5d90:	e58d0038 	str	r0, [sp, #56]
    5d94:	eafffd90 	b	53dc <.text+0x53dc>
    5d98:	e3a0a002 	mov	sl, #2	; 0x2
    5d9c:	eafffc46 	b	4ebc <.text+0x4ebc>
    5da0:	e59d1038 	ldr	r1, [sp, #56]
    5da4:	e59d0008 	ldr	r0, [sp, #8]
    5da8:	eb00089c 	bl	8020 <_pow5mult>
    5dac:	e58d0038 	str	r0, [sp, #56]
    5db0:	eafffd89 	b	53dc <.text+0x53dc>
    5db4:	e59d1034 	ldr	r1, [sp, #52]
    5db8:	e3510000 	cmp	r1, #0	; 0x0
    5dbc:	059d304c 	ldreq	r3, [sp, #76]
    5dc0:	12823e43 	addne	r3, r2, #1072	; 0x430
    5dc4:	159d7014 	ldrne	r7, [sp, #20]
    5dc8:	159d5018 	ldrne	r5, [sp, #24]
    5dcc:	059d7014 	ldreq	r7, [sp, #20]
    5dd0:	059d5018 	ldreq	r5, [sp, #24]
    5dd4:	12833003 	addne	r3, r3, #3	; 0x3
    5dd8:	02633036 	rsbeq	r3, r3, #54	; 0x36
    5ddc:	eafffe2f 	b	56a0 <.text+0x56a0>
    5de0:	e2833001 	add	r3, r3, #1	; 0x1
    5de4:	e4c23001 	strb	r3, [r2], #1
    5de8:	e1a07002 	mov	r7, r2
    5dec:	eafffdf7 	b	55d0 <.text+0x55d0>
    5df0:	e35a0000 	cmp	sl, #0	; 0x0
    5df4:	da00000b 	ble	5e28 <.text+0x5e28>
    5df8:	e59d1038 	ldr	r1, [sp, #56]
    5dfc:	e3a02001 	mov	r2, #1	; 0x1
    5e00:	e59d0008 	ldr	r0, [sp, #8]
    5e04:	eb00079e 	bl	7c84 <_lshift>
    5e08:	e1a01006 	mov	r1, r6
    5e0c:	e58d0038 	str	r0, [sp, #56]
    5e10:	eb00064d 	bl	774c <__mcmp>
    5e14:	e3500000 	cmp	r0, #0	; 0x0
    5e18:	da000022 	ble	5ea8 <.text+0x5ea8>
    5e1c:	e2899001 	add	r9, r9, #1	; 0x1
    5e20:	e359003a 	cmp	r9, #58	; 0x3a
    5e24:	0a000017 	beq	5e88 <.text+0x5e88>
    5e28:	e4c59001 	strb	r9, [r5], #1
    5e2c:	e1a07005 	mov	r7, r5
    5e30:	eafffde6 	b	55d0 <.text+0x55d0>
    5e34:	e59a1004 	ldr	r1, [sl, #4]
    5e38:	e59d0008 	ldr	r0, [sp, #8]
    5e3c:	eb0006d0 	bl	7984 <_Balloc>
    5e40:	e59a2010 	ldr	r2, [sl, #16]
    5e44:	e1a02102 	mov	r2, r2, lsl #2
    5e48:	e1a04000 	mov	r4, r0
    5e4c:	e2822008 	add	r2, r2, #8	; 0x8
    5e50:	e28a100c 	add	r1, sl, #12	; 0xc
    5e54:	e280000c 	add	r0, r0, #12	; 0xc
    5e58:	ebffefcc 	bl	1d90 <memcpy>
    5e5c:	e59d0008 	ldr	r0, [sp, #8]
    5e60:	e1a01004 	mov	r1, r4
    5e64:	e3a02001 	mov	r2, #1	; 0x1
    5e68:	eb000785 	bl	7c84 <_lshift>
    5e6c:	e1a0b000 	mov	fp, r0
    5e70:	eafffe9f 	b	58f4 <.text+0x58f4>
    5e74:	e3590039 	cmp	r9, #57	; 0x39
    5e78:	12893001 	addne	r3, r9, #1	; 0x1
    5e7c:	14c53001 	strneb	r3, [r5], #1
    5e80:	11a07005 	movne	r7, r5
    5e84:	1afffdd1 	bne	55d0 <.text+0x55d0>
    5e88:	e3a03039 	mov	r3, #57	; 0x39
    5e8c:	e4c53001 	strb	r3, [r5], #1
    5e90:	eafffef6 	b	5a70 <.text+0x5a70>
    5e94:	e3590039 	cmp	r9, #57	; 0x39
    5e98:	0afffffa 	beq	5e88 <.text+0x5e88>
    5e9c:	e3580000 	cmp	r8, #0	; 0x0
    5ea0:	c2899001 	addgt	r9, r9, #1	; 0x1
    5ea4:	eaffffdf 	b	5e28 <.text+0x5e28>
    5ea8:	1affffde 	bne	5e28 <.text+0x5e28>
    5eac:	e3190001 	tst	r9, #1	; 0x1
    5eb0:	0affffdc 	beq	5e28 <.text+0x5e28>
    5eb4:	eaffffd8 	b	5e1c <.text+0x5e1c>
    5eb8:	e59de01c 	ldr	lr, [sp, #28]
    5ebc:	e1a05000 	mov	r5, r0
    5ec0:	e35e000e 	cmp	lr, #14	; 0xe
    5ec4:	83a04000 	movhi	r4, #0	; 0x0
    5ec8:	93a04001 	movls	r4, #1	; 0x1
    5ecc:	eafffbd1 	b	4e18 <.text+0x4e18>

00005ed0 <fflush>:
    5ed0:	e92d4070 	stmdb	sp!, {r4, r5, r6, lr}
    5ed4:	e2506000 	subs	r6, r0, #0	; 0x0
    5ed8:	0a00002c 	beq	5f90 <fflush+0xc0>
    5edc:	e59f30c0 	ldr	r3, [pc, #192]	; 5fa4 <.text+0x5fa4>
    5ee0:	e5930000 	ldr	r0, [r3]
    5ee4:	e3500000 	cmp	r0, #0	; 0x0
    5ee8:	0a000002 	beq	5ef8 <fflush+0x28>
    5eec:	e5903038 	ldr	r3, [r0, #56]
    5ef0:	e3530000 	cmp	r3, #0	; 0x0
    5ef4:	0a000023 	beq	5f88 <fflush+0xb8>
    5ef8:	e1d610fc 	ldrsh	r1, [r6, #12]
    5efc:	e3110008 	tst	r1, #8	; 0x8
    5f00:	0a00001c 	beq	5f78 <fflush+0xa8>
    5f04:	e5965010 	ldr	r5, [r6, #16]
    5f08:	e3550000 	cmp	r5, #0	; 0x0
    5f0c:	0a000019 	beq	5f78 <fflush+0xa8>
    5f10:	e5963000 	ldr	r3, [r6]
    5f14:	e3110003 	tst	r1, #3	; 0x3
    5f18:	e0654003 	rsb	r4, r5, r3
    5f1c:	e5865000 	str	r5, [r6]
    5f20:	13a03000 	movne	r3, #0	; 0x0
    5f24:	0a000015 	beq	5f80 <fflush+0xb0>
    5f28:	e3540000 	cmp	r4, #0	; 0x0
    5f2c:	e5863008 	str	r3, [r6, #8]
    5f30:	ca000002 	bgt	5f40 <fflush+0x70>
    5f34:	ea00000f 	b	5f78 <fflush+0xa8>
    5f38:	e3540000 	cmp	r4, #0	; 0x0
    5f3c:	da00000d 	ble	5f78 <fflush+0xa8>
    5f40:	e1a01005 	mov	r1, r5
    5f44:	e1a02004 	mov	r2, r4
    5f48:	e596001c 	ldr	r0, [r6, #28]
    5f4c:	e1a0e00f 	mov	lr, pc
    5f50:	e596f024 	ldr	pc, [r6, #36]
    5f54:	e3500000 	cmp	r0, #0	; 0x0
    5f58:	e0855000 	add	r5, r5, r0
    5f5c:	e0604004 	rsb	r4, r0, r4
    5f60:	cafffff4 	bgt	5f38 <fflush+0x68>
    5f64:	e1d630bc 	ldrh	r3, [r6, #12]
    5f68:	e3e00000 	mvn	r0, #0	; 0x0
    5f6c:	e3833040 	orr	r3, r3, #64	; 0x40
    5f70:	e1c630bc 	strh	r3, [r6, #12]
    5f74:	e8bd8070 	ldmia	sp!, {r4, r5, r6, pc}
    5f78:	e3a00000 	mov	r0, #0	; 0x0
    5f7c:	e8bd8070 	ldmia	sp!, {r4, r5, r6, pc}
    5f80:	e5963014 	ldr	r3, [r6, #20]
    5f84:	eaffffe7 	b	5f28 <fflush+0x58>
    5f88:	eb000023 	bl	601c <__sinit>
    5f8c:	eaffffd9 	b	5ef8 <fflush+0x28>
    5f90:	e59f3010 	ldr	r3, [pc, #16]	; 5fa8 <.text+0x5fa8>
    5f94:	e59f1010 	ldr	r1, [pc, #16]	; 5fac <.text+0x5fac>
    5f98:	e5930000 	ldr	r0, [r3]
    5f9c:	e8bd4070 	ldmia	sp!, {r4, r5, r6, lr}
    5fa0:	ea0002a8 	b	6a48 <_fwalk>
    5fa4:	00200068 	eoreq	r0, r0, r8, rrx
    5fa8:	0000a378 	andeq	sl, r0, r8, ror r3
    5fac:	00005ed0 	ldreqd	r5, [r0], -r0

00005fb0 <std>:
    5fb0:	e59f3044 	ldr	r3, [pc, #68]	; 5ffc <.text+0x5ffc>
    5fb4:	e580302c 	str	r3, [r0, #44]
    5fb8:	e59f3040 	ldr	r3, [pc, #64]	; 6000 <.text+0x6000>
    5fbc:	e1c020be 	strh	r2, [r0, #14]
    5fc0:	e5803020 	str	r3, [r0, #32]
    5fc4:	e59f2038 	ldr	r2, [pc, #56]	; 6004 <.text+0x6004>
    5fc8:	e59f3038 	ldr	r3, [pc, #56]	; 6008 <.text+0x6008>
    5fcc:	e3a0c000 	mov	ip, #0	; 0x0
    5fd0:	e1c010bc 	strh	r1, [r0, #12]
    5fd4:	e580c018 	str	ip, [r0, #24]
    5fd8:	e5802024 	str	r2, [r0, #36]
    5fdc:	e5803028 	str	r3, [r0, #40]
    5fe0:	e580c000 	str	ip, [r0]
    5fe4:	e580c004 	str	ip, [r0, #4]
    5fe8:	e580c008 	str	ip, [r0, #8]
    5fec:	e580c010 	str	ip, [r0, #16]
    5ff0:	e580c014 	str	ip, [r0, #20]
    5ff4:	e580001c 	str	r0, [r0, #28]
    5ff8:	e12fff1e 	bx	lr
    5ffc:	00008898 	muleq	r0, r8, r8
    6000:	00008954 	andeq	r8, r0, r4, asr r9
    6004:	000088f4 	streqd	r8, [r0], -r4
    6008:	000088ac 	andeq	r8, r0, ip, lsr #17

0000600c <__sfp_lock_acquire>:
    600c:	e12fff1e 	bx	lr

00006010 <__sfp_lock_release>:
    6010:	e12fff1e 	bx	lr

00006014 <__sinit_lock_acquire>:
    6014:	e12fff1e 	bx	lr

00006018 <__sinit_lock_release>:
    6018:	e12fff1e 	bx	lr

0000601c <__sinit>:
    601c:	e92d4070 	stmdb	sp!, {r4, r5, r6, lr}
    6020:	e590e038 	ldr	lr, [r0, #56]
    6024:	e25e2000 	subs	r2, lr, #0	; 0x0
    6028:	e3a06001 	mov	r6, #1	; 0x1
    602c:	e3a01004 	mov	r1, #4	; 0x4
    6030:	e1a04000 	mov	r4, r0
    6034:	e2805fbb 	add	r5, r0, #748	; 0x2ec
    6038:	e1a03000 	mov	r3, r0
    603c:	18bd8070 	ldmneia	sp!, {r4, r5, r6, pc}
    6040:	e59f0048 	ldr	r0, [pc, #72]	; 6090 <.text+0x6090>
    6044:	e3a0c003 	mov	ip, #3	; 0x3
    6048:	e584003c 	str	r0, [r4, #60]
    604c:	e584c2e4 	str	ip, [r4, #740]
    6050:	e584e2e0 	str	lr, [r4, #736]
    6054:	e5940004 	ldr	r0, [r4, #4]
    6058:	e58452e8 	str	r5, [r4, #744]
    605c:	e5846038 	str	r6, [r4, #56]
    6060:	ebffffd2 	bl	5fb0 <std>
    6064:	e1a02006 	mov	r2, r6
    6068:	e5940008 	ldr	r0, [r4, #8]
    606c:	e1a03004 	mov	r3, r4
    6070:	e3a01009 	mov	r1, #9	; 0x9
    6074:	ebffffcd 	bl	5fb0 <std>
    6078:	e594000c 	ldr	r0, [r4, #12]
    607c:	e1a03004 	mov	r3, r4
    6080:	e3a0100a 	mov	r1, #10	; 0xa
    6084:	e3a02002 	mov	r2, #2	; 0x2
    6088:	e8bd4070 	ldmia	sp!, {r4, r5, r6, lr}
    608c:	eaffffc7 	b	5fb0 <std>
    6090:	000060d4 	ldreqd	r6, [r0], -r4

00006094 <__fp_lock>:
    6094:	e3a00000 	mov	r0, #0	; 0x0
    6098:	e12fff1e 	bx	lr

0000609c <__fp_unlock>:
    609c:	e3a00000 	mov	r0, #0	; 0x0
    60a0:	e12fff1e 	bx	lr

000060a4 <__fp_unlock_all>:
    60a4:	e59f3008 	ldr	r3, [pc, #8]	; 60b4 <.text+0x60b4>
    60a8:	e59f1008 	ldr	r1, [pc, #8]	; 60b8 <.text+0x60b8>
    60ac:	e5930000 	ldr	r0, [r3]
    60b0:	ea000264 	b	6a48 <_fwalk>
    60b4:	00200068 	eoreq	r0, r0, r8, rrx
    60b8:	0000609c 	muleq	r0, ip, r0

000060bc <__fp_lock_all>:
    60bc:	e59f3008 	ldr	r3, [pc, #8]	; 60cc <.text+0x60cc>
    60c0:	e59f1008 	ldr	r1, [pc, #8]	; 60d0 <.text+0x60d0>
    60c4:	e5930000 	ldr	r0, [r3]
    60c8:	ea00025e 	b	6a48 <_fwalk>
    60cc:	00200068 	eoreq	r0, r0, r8, rrx
    60d0:	00006094 	muleq	r0, r4, r0

000060d4 <_cleanup_r>:
    60d4:	e59f1000 	ldr	r1, [pc, #0]	; 60dc <.text+0x60dc>
    60d8:	ea00025a 	b	6a48 <_fwalk>
    60dc:	00008b4c 	andeq	r8, r0, ip, asr #22

000060e0 <_cleanup>:
    60e0:	e59f3004 	ldr	r3, [pc, #4]	; 60ec <.text+0x60ec>
    60e4:	e5930000 	ldr	r0, [r3]
    60e8:	eafffff9 	b	60d4 <_cleanup_r>
    60ec:	0000a378 	andeq	sl, r0, r8, ror r3

000060f0 <__sfmoreglue>:
    60f0:	e92d4070 	stmdb	sp!, {r4, r5, r6, lr}
    60f4:	e0814081 	add	r4, r1, r1, lsl #1
    60f8:	e0614184 	rsb	r4, r1, r4, lsl #3
    60fc:	e1a04104 	mov	r4, r4, lsl #2
    6100:	e1a06001 	mov	r6, r1
    6104:	e284100c 	add	r1, r4, #12	; 0xc
    6108:	eb0002ef 	bl	6ccc <_malloc_r>
    610c:	e250c000 	subs	ip, r0, #0	; 0x0
    6110:	e3a0e000 	mov	lr, #0	; 0x0
    6114:	e28c300c 	add	r3, ip, #12	; 0xc
    6118:	e1a0500c 	mov	r5, ip
    611c:	e1a00003 	mov	r0, r3
    6120:	e1a0100e 	mov	r1, lr
    6124:	e1a02004 	mov	r2, r4
    6128:	158c6004 	strne	r6, [ip, #4]
    612c:	158ce000 	strne	lr, [ip]
    6130:	158c3008 	strne	r3, [ip, #8]
    6134:	1bffef3d 	blne	1e30 <memset>
    6138:	e1a00005 	mov	r0, r5
    613c:	e8bd8070 	ldmia	sp!, {r4, r5, r6, pc}

00006140 <__sfp>:
    6140:	e59f30e0 	ldr	r3, [pc, #224]	; 6228 <.text+0x6228>
    6144:	e92d4030 	stmdb	sp!, {r4, r5, lr}
    6148:	e5934000 	ldr	r4, [r3]
    614c:	e5942038 	ldr	r2, [r4, #56]
    6150:	e3520000 	cmp	r2, #0	; 0x0
    6154:	e1a05000 	mov	r5, r0
    6158:	0a000025 	beq	61f4 <__sfp+0xb4>
    615c:	e2844e2e 	add	r4, r4, #736	; 0x2e0
    6160:	e5943004 	ldr	r3, [r4, #4]
    6164:	e2531001 	subs	r1, r3, #1	; 0x1
    6168:	e5940008 	ldr	r0, [r4, #8]
    616c:	4a00000b 	bmi	61a0 <__sfp+0x60>
    6170:	e1d030fc 	ldrsh	r3, [r0, #12]
    6174:	e3530000 	cmp	r3, #0	; 0x0
    6178:	0a00000d 	beq	61b4 <__sfp+0x74>
    617c:	e3a02000 	mov	r2, #0	; 0x0
    6180:	ea000002 	b	6190 <__sfp+0x50>
    6184:	e1d030fc 	ldrsh	r3, [r0, #12]
    6188:	e3530000 	cmp	r3, #0	; 0x0
    618c:	0a000008 	beq	61b4 <__sfp+0x74>
    6190:	e1520001 	cmp	r2, r1
    6194:	e280005c 	add	r0, r0, #92	; 0x5c
    6198:	e2822001 	add	r2, r2, #1	; 0x1
    619c:	1afffff8 	bne	6184 <__sfp+0x44>
    61a0:	e5940000 	ldr	r0, [r4]
    61a4:	e3500000 	cmp	r0, #0	; 0x0
    61a8:	0a000014 	beq	6200 <__sfp+0xc0>
    61ac:	e1a04000 	mov	r4, r0
    61b0:	eaffffea 	b	6160 <__sfp+0x20>
    61b4:	e3a03000 	mov	r3, #0	; 0x0
    61b8:	e5803048 	str	r3, [r0, #72]
    61bc:	e5803000 	str	r3, [r0]
    61c0:	e5803008 	str	r3, [r0, #8]
    61c4:	e5803004 	str	r3, [r0, #4]
    61c8:	e5803010 	str	r3, [r0, #16]
    61cc:	e5803014 	str	r3, [r0, #20]
    61d0:	e5803018 	str	r3, [r0, #24]
    61d4:	e5803030 	str	r3, [r0, #48]
    61d8:	e5803034 	str	r3, [r0, #52]
    61dc:	e5803044 	str	r3, [r0, #68]
    61e0:	e3e03000 	mvn	r3, #0	; 0x0
    61e4:	e1c030be 	strh	r3, [r0, #14]
    61e8:	e3a03001 	mov	r3, #1	; 0x1
    61ec:	e1c030bc 	strh	r3, [r0, #12]
    61f0:	e8bd8030 	ldmia	sp!, {r4, r5, pc}
    61f4:	e1a00004 	mov	r0, r4
    61f8:	ebffff87 	bl	601c <__sinit>
    61fc:	eaffffd6 	b	615c <__sfp+0x1c>
    6200:	e1a00005 	mov	r0, r5
    6204:	e3a01004 	mov	r1, #4	; 0x4
    6208:	ebffffb8 	bl	60f0 <__sfmoreglue>
    620c:	e3500000 	cmp	r0, #0	; 0x0
    6210:	e5840000 	str	r0, [r4]
    6214:	1affffe4 	bne	61ac <__sfp+0x6c>
    6218:	e3a0300c 	mov	r3, #12	; 0xc
    621c:	e3a00000 	mov	r0, #0	; 0x0
    6220:	e5853000 	str	r3, [r5]
    6224:	e8bd8030 	ldmia	sp!, {r4, r5, pc}
    6228:	0000a378 	andeq	sl, r0, r8, ror r3

0000622c <_malloc_trim_r>:
    622c:	e92d40f0 	stmdb	sp!, {r4, r5, r6, r7, lr}
    6230:	e59f70e4 	ldr	r7, [pc, #228]	; 631c <.text+0x631c>
    6234:	e1a04001 	mov	r4, r1
    6238:	e1a05000 	mov	r5, r0
    623c:	eb0004fe 	bl	763c <__malloc_lock>
    6240:	e5973008 	ldr	r3, [r7, #8]
    6244:	e5932004 	ldr	r2, [r3, #4]
    6248:	e3c26003 	bic	r6, r2, #3	; 0x3
    624c:	e0644006 	rsb	r4, r4, r6
    6250:	e2844efe 	add	r4, r4, #4064	; 0xfe0
    6254:	e284400f 	add	r4, r4, #15	; 0xf
    6258:	e1a04624 	mov	r4, r4, lsr #12
    625c:	e2444001 	sub	r4, r4, #1	; 0x1
    6260:	e1a04604 	mov	r4, r4, lsl #12
    6264:	e3540a01 	cmp	r4, #4096	; 0x1000
    6268:	e3a01000 	mov	r1, #0	; 0x0
    626c:	e1a00005 	mov	r0, r5
    6270:	ba000006 	blt	6290 <_malloc_trim_r+0x64>
    6274:	ebffeae3 	bl	e08 <_sbrk_r>
    6278:	e5973008 	ldr	r3, [r7, #8]
    627c:	e0863003 	add	r3, r6, r3
    6280:	e1500003 	cmp	r0, r3
    6284:	e2641000 	rsb	r1, r4, #0	; 0x0
    6288:	e1a00005 	mov	r0, r5
    628c:	0a000002 	beq	629c <_malloc_trim_r+0x70>
    6290:	eb0004ea 	bl	7640 <__malloc_unlock>
    6294:	e3a00000 	mov	r0, #0	; 0x0
    6298:	e8bd80f0 	ldmia	sp!, {r4, r5, r6, r7, pc}
    629c:	ebffead9 	bl	e08 <_sbrk_r>
    62a0:	e0643006 	rsb	r3, r4, r6
    62a4:	e3700001 	cmn	r0, #1	; 0x1
    62a8:	e3a01000 	mov	r1, #0	; 0x0
    62ac:	e59fe06c 	ldr	lr, [pc, #108]	; 6320 <.text+0x6320>
    62b0:	e383c001 	orr	ip, r3, #1	; 0x1
    62b4:	e1a00005 	mov	r0, r5
    62b8:	0a000008 	beq	62e0 <_malloc_trim_r+0xb4>
    62bc:	e59e3000 	ldr	r3, [lr]
    62c0:	e5972008 	ldr	r2, [r7, #8]
    62c4:	e0643003 	rsb	r3, r4, r3
    62c8:	e1a00005 	mov	r0, r5
    62cc:	e582c004 	str	ip, [r2, #4]
    62d0:	e58e3000 	str	r3, [lr]
    62d4:	eb0004d9 	bl	7640 <__malloc_unlock>
    62d8:	e3a00001 	mov	r0, #1	; 0x1
    62dc:	e8bd80f0 	ldmia	sp!, {r4, r5, r6, r7, pc}
    62e0:	ebffeac8 	bl	e08 <_sbrk_r>
    62e4:	e5971008 	ldr	r1, [r7, #8]
    62e8:	e1a0e000 	mov	lr, r0
    62ec:	e061300e 	rsb	r3, r1, lr
    62f0:	e353000f 	cmp	r3, #15	; 0xf
    62f4:	e1a00005 	mov	r0, r5
    62f8:	e383c001 	orr	ip, r3, #1	; 0x1
    62fc:	daffffe3 	ble	6290 <_malloc_trim_r+0x64>
    6300:	e59f301c 	ldr	r3, [pc, #28]	; 6324 <.text+0x6324>
    6304:	e5932000 	ldr	r2, [r3]
    6308:	e59f3010 	ldr	r3, [pc, #16]	; 6320 <.text+0x6320>
    630c:	e062200e 	rsb	r2, r2, lr
    6310:	e5832000 	str	r2, [r3]
    6314:	e581c004 	str	ip, [r1, #4]
    6318:	eaffffdc 	b	6290 <_malloc_trim_r+0x64>
    631c:	0020047c 	eoreq	r0, r0, ip, ror r4
    6320:	00200c40 	eoreq	r0, r0, r0, asr #24
    6324:	00200888 	eoreq	r0, r0, r8, lsl #17

00006328 <_free_r>:
    6328:	e92d45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
    632c:	e2514000 	subs	r4, r1, #0	; 0x0
    6330:	e1a08000 	mov	r8, r0
    6334:	08bd85f0 	ldmeqia	sp!, {r4, r5, r6, r7, r8, sl, pc}
    6338:	eb0004bf 	bl	763c <__malloc_lock>
    633c:	e244e008 	sub	lr, r4, #8	; 0x8
    6340:	e59e0004 	ldr	r0, [lr, #4]
    6344:	e59f726c 	ldr	r7, [pc, #620]	; 65b8 <.text+0x65b8>
    6348:	e3c01001 	bic	r1, r0, #1	; 0x1
    634c:	e08ec001 	add	ip, lr, r1
    6350:	e5973008 	ldr	r3, [r7, #8]
    6354:	e59c2004 	ldr	r2, [ip, #4]
    6358:	e15c0003 	cmp	ip, r3
    635c:	e3c25003 	bic	r5, r2, #3	; 0x3
    6360:	e1a0a007 	mov	sl, r7
    6364:	0a000077 	beq	6548 <_free_r+0x220>
    6368:	e2106001 	ands	r6, r0, #1	; 0x1
    636c:	e58c5004 	str	r5, [ip, #4]
    6370:	13a00000 	movne	r0, #0	; 0x0
    6374:	0a000018 	beq	63dc <_free_r+0xb4>
    6378:	e08c3005 	add	r3, ip, r5
    637c:	e5932004 	ldr	r2, [r3, #4]
    6380:	e3120001 	tst	r2, #1	; 0x1
    6384:	0a000007 	beq	63a8 <_free_r+0x80>
    6388:	e3813001 	orr	r3, r1, #1	; 0x1
    638c:	e3500000 	cmp	r0, #0	; 0x0
    6390:	e58e3004 	str	r3, [lr, #4]
    6394:	e781100e 	str	r1, [r1, lr]
    6398:	0a00001f 	beq	641c <_free_r+0xf4>
    639c:	e1a00008 	mov	r0, r8
    63a0:	e8bd45f0 	ldmia	sp!, {r4, r5, r6, r7, r8, sl, lr}
    63a4:	ea0004a5 	b	7640 <__malloc_unlock>
    63a8:	e3500000 	cmp	r0, #0	; 0x0
    63ac:	e0811005 	add	r1, r1, r5
    63b0:	159c2008 	ldrne	r2, [ip, #8]
    63b4:	0a00004a 	beq	64e4 <_free_r+0x1bc>
    63b8:	e59c300c 	ldr	r3, [ip, #12]
    63bc:	e3500000 	cmp	r0, #0	; 0x0
    63c0:	e5832008 	str	r2, [r3, #8]
    63c4:	e582300c 	str	r3, [r2, #12]
    63c8:	e3813001 	orr	r3, r1, #1	; 0x1
    63cc:	e58e3004 	str	r3, [lr, #4]
    63d0:	e781100e 	str	r1, [r1, lr]
    63d4:	1afffff0 	bne	639c <_free_r+0x74>
    63d8:	ea00000f 	b	641c <_free_r+0xf4>
    63dc:	e5142008 	ldr	r2, [r4, #-8]
    63e0:	e062e00e 	rsb	lr, r2, lr
    63e4:	e59e0008 	ldr	r0, [lr, #8]
    63e8:	e2873008 	add	r3, r7, #8	; 0x8
    63ec:	e1500003 	cmp	r0, r3
    63f0:	159e300c 	ldrne	r3, [lr, #12]
    63f4:	15830008 	strne	r0, [r3, #8]
    63f8:	1580300c 	strne	r3, [r0, #12]
    63fc:	e08c3005 	add	r3, ip, r5
    6400:	e0811002 	add	r1, r1, r2
    6404:	e5932004 	ldr	r2, [r3, #4]
    6408:	03a00001 	moveq	r0, #1	; 0x1
    640c:	11a00006 	movne	r0, r6
    6410:	e3120001 	tst	r2, #1	; 0x1
    6414:	1affffdb 	bne	6388 <_free_r+0x60>
    6418:	eaffffe2 	b	63a8 <_free_r+0x80>
    641c:	e3510c02 	cmp	r1, #512	; 0x200
    6420:	3a00003b 	bcc	6514 <_free_r+0x1ec>
    6424:	e1b024a1 	movs	r2, r1, lsr #9
    6428:	01a021a1 	moveq	r2, r1, lsr #3
    642c:	01a03182 	moveq	r3, r2, lsl #3
    6430:	0a00001a 	beq	64a0 <_free_r+0x178>
    6434:	e3520004 	cmp	r2, #4	; 0x4
    6438:	91a03321 	movls	r3, r1, lsr #6
    643c:	92832038 	addls	r2, r3, #56	; 0x38
    6440:	91a03182 	movls	r3, r2, lsl #3
    6444:	9a000015 	bls	64a0 <_free_r+0x178>
    6448:	e3520014 	cmp	r2, #20	; 0x14
    644c:	9282205b 	addls	r2, r2, #91	; 0x5b
    6450:	91a03182 	movls	r3, r2, lsl #3
    6454:	9a000011 	bls	64a0 <_free_r+0x178>
    6458:	e3520054 	cmp	r2, #84	; 0x54
    645c:	91a03621 	movls	r3, r1, lsr #12
    6460:	9283206e 	addls	r2, r3, #110	; 0x6e
    6464:	91a03182 	movls	r3, r2, lsl #3
    6468:	9a00000c 	bls	64a0 <_free_r+0x178>
    646c:	e3520f55 	cmp	r2, #340	; 0x154
    6470:	91a037a1 	movls	r3, r1, lsr #15
    6474:	92832077 	addls	r2, r3, #119	; 0x77
    6478:	91a03182 	movls	r3, r2, lsl #3
    647c:	9a000007 	bls	64a0 <_free_r+0x178>
    6480:	e3a03e55 	mov	r3, #1360	; 0x550
    6484:	e2833004 	add	r3, r3, #4	; 0x4
    6488:	e1520003 	cmp	r2, r3
    648c:	91a03921 	movls	r3, r1, lsr #18
    6490:	9283207c 	addls	r2, r3, #124	; 0x7c
    6494:	83a0207e 	movhi	r2, #126	; 0x7e
    6498:	82433f59 	subhi	r3, r3, #356	; 0x164
    649c:	91a03182 	movls	r3, r2, lsl #3
    64a0:	e083c00a 	add	ip, r3, sl
    64a4:	e59c0008 	ldr	r0, [ip, #8]
    64a8:	e15c0000 	cmp	ip, r0
    64ac:	0a00003b 	beq	65a0 <_free_r+0x278>
    64b0:	e5903004 	ldr	r3, [r0, #4]
    64b4:	e3c33003 	bic	r3, r3, #3	; 0x3
    64b8:	e1510003 	cmp	r1, r3
    64bc:	2a000002 	bcs	64cc <_free_r+0x1a4>
    64c0:	e5900008 	ldr	r0, [r0, #8]
    64c4:	e15c0000 	cmp	ip, r0
    64c8:	1afffff8 	bne	64b0 <_free_r+0x188>
    64cc:	e590c00c 	ldr	ip, [r0, #12]
    64d0:	e58ec00c 	str	ip, [lr, #12]
    64d4:	e58e0008 	str	r0, [lr, #8]
    64d8:	e580e00c 	str	lr, [r0, #12]
    64dc:	e58ce008 	str	lr, [ip, #8]
    64e0:	eaffffad 	b	639c <_free_r+0x74>
    64e4:	e59c2008 	ldr	r2, [ip, #8]
    64e8:	e59f30cc 	ldr	r3, [pc, #204]	; 65bc <.text+0x65bc>
    64ec:	e1520003 	cmp	r2, r3
    64f0:	1affffb0 	bne	63b8 <_free_r+0x90>
    64f4:	e3813001 	orr	r3, r1, #1	; 0x1
    64f8:	e582e00c 	str	lr, [r2, #12]
    64fc:	e582e008 	str	lr, [r2, #8]
    6500:	e781100e 	str	r1, [r1, lr]
    6504:	e58e3004 	str	r3, [lr, #4]
    6508:	e58e2008 	str	r2, [lr, #8]
    650c:	e58e200c 	str	r2, [lr, #12]
    6510:	eaffffa1 	b	639c <_free_r+0x74>
    6514:	e1a011a1 	mov	r1, r1, lsr #3
    6518:	e5972004 	ldr	r2, [r7, #4]
    651c:	e1a00121 	mov	r0, r1, lsr #2
    6520:	e3a03001 	mov	r3, #1	; 0x1
    6524:	e1822013 	orr	r2, r2, r3, lsl r0
    6528:	e08a1181 	add	r1, sl, r1, lsl #3
    652c:	e5913008 	ldr	r3, [r1, #8]
    6530:	e58e100c 	str	r1, [lr, #12]
    6534:	e58e3008 	str	r3, [lr, #8]
    6538:	e5872004 	str	r2, [r7, #4]
    653c:	e583e00c 	str	lr, [r3, #12]
    6540:	e581e008 	str	lr, [r1, #8]
    6544:	eaffff94 	b	639c <_free_r+0x74>
    6548:	e3100001 	tst	r0, #1	; 0x1
    654c:	e0810005 	add	r0, r1, r5
    6550:	1a000006 	bne	6570 <_free_r+0x248>
    6554:	e5141008 	ldr	r1, [r4, #-8]
    6558:	e061e00e 	rsb	lr, r1, lr
    655c:	e59e200c 	ldr	r2, [lr, #12]
    6560:	e59e3008 	ldr	r3, [lr, #8]
    6564:	e5823008 	str	r3, [r2, #8]
    6568:	e583200c 	str	r2, [r3, #12]
    656c:	e0800001 	add	r0, r0, r1
    6570:	e59f3048 	ldr	r3, [pc, #72]	; 65c0 <.text+0x65c0>
    6574:	e5932000 	ldr	r2, [r3]
    6578:	e3803001 	orr	r3, r0, #1	; 0x1
    657c:	e1500002 	cmp	r0, r2
    6580:	e587e008 	str	lr, [r7, #8]
    6584:	e58e3004 	str	r3, [lr, #4]
    6588:	3affff83 	bcc	639c <_free_r+0x74>
    658c:	e59f3030 	ldr	r3, [pc, #48]	; 65c4 <.text+0x65c4>
    6590:	e1a00008 	mov	r0, r8
    6594:	e5931000 	ldr	r1, [r3]
    6598:	ebffff23 	bl	622c <_malloc_trim_r>
    659c:	eaffff7e 	b	639c <_free_r+0x74>
    65a0:	e5973004 	ldr	r3, [r7, #4]
    65a4:	e1a01122 	mov	r1, r2, lsr #2
    65a8:	e3a02001 	mov	r2, #1	; 0x1
    65ac:	e1833112 	orr	r3, r3, r2, lsl r1
    65b0:	e5873004 	str	r3, [r7, #4]
    65b4:	eaffffc5 	b	64d0 <_free_r+0x1a8>
    65b8:	0020047c 	eoreq	r0, r0, ip, ror r4
    65bc:	00200484 	eoreq	r0, r0, r4, lsl #9
    65c0:	00200884 	eoreq	r0, r0, r4, lsl #17
    65c4:	00200c34 	eoreq	r0, r0, r4, lsr ip

000065c8 <__sfvwrite>:
    65c8:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    65cc:	e5913008 	ldr	r3, [r1, #8]
    65d0:	e3530000 	cmp	r3, #0	; 0x0
    65d4:	e24dd004 	sub	sp, sp, #4	; 0x4
    65d8:	e1a0a001 	mov	sl, r1
    65dc:	e1a06000 	mov	r6, r0
    65e0:	0a00001c 	beq	6658 <__sfvwrite+0x90>
    65e4:	e1d010bc 	ldrh	r1, [r0, #12]
    65e8:	e3110008 	tst	r1, #8	; 0x8
    65ec:	0a0000e8 	beq	6994 <__sfvwrite+0x3cc>
    65f0:	e5903010 	ldr	r3, [r0, #16]
    65f4:	e3530000 	cmp	r3, #0	; 0x0
    65f8:	0a0000e5 	beq	6994 <__sfvwrite+0x3cc>
    65fc:	e3110002 	tst	r1, #2	; 0x2
    6600:	13a04000 	movne	r4, #0	; 0x0
    6604:	e59a8000 	ldr	r8, [sl]
    6608:	11a05004 	movne	r5, r4
    660c:	0a000018 	beq	6674 <__sfvwrite+0xac>
    6610:	e3540000 	cmp	r4, #0	; 0x0
    6614:	e1a01005 	mov	r1, r5
    6618:	0a000011 	beq	6664 <__sfvwrite+0x9c>
    661c:	e3540b01 	cmp	r4, #1024	; 0x400
    6620:	31a02004 	movcc	r2, r4
    6624:	23a02b01 	movcs	r2, #1024	; 0x400
    6628:	e596001c 	ldr	r0, [r6, #28]
    662c:	e1a0e00f 	mov	lr, pc
    6630:	e596f024 	ldr	pc, [r6, #36]
    6634:	e3500000 	cmp	r0, #0	; 0x0
    6638:	e0604004 	rsb	r4, r0, r4
    663c:	e0855000 	add	r5, r5, r0
    6640:	da00005b 	ble	67b4 <__sfvwrite+0x1ec>
    6644:	e59a3008 	ldr	r3, [sl, #8]
    6648:	e0603003 	rsb	r3, r0, r3
    664c:	e3530000 	cmp	r3, #0	; 0x0
    6650:	e58a3008 	str	r3, [sl, #8]
    6654:	1affffed 	bne	6610 <__sfvwrite+0x48>
    6658:	e3a00000 	mov	r0, #0	; 0x0
    665c:	e28dd004 	add	sp, sp, #4	; 0x4
    6660:	e8bd8ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    6664:	e5985000 	ldr	r5, [r8]
    6668:	e5984004 	ldr	r4, [r8, #4]
    666c:	e2888008 	add	r8, r8, #8	; 0x8
    6670:	eaffffe6 	b	6610 <__sfvwrite+0x48>
    6674:	e2112001 	ands	r2, r1, #1	; 0x1
    6678:	13a07000 	movne	r7, #0	; 0x0
    667c:	11a09007 	movne	r9, r7
    6680:	158d7000 	strne	r7, [sp]
    6684:	11a0b007 	movne	fp, r7
    6688:	0a00005b 	beq	67fc <__sfvwrite+0x234>
    668c:	e3570000 	cmp	r7, #0	; 0x0
    6690:	0a000025 	beq	672c <__sfvwrite+0x164>
    6694:	e59d3000 	ldr	r3, [sp]
    6698:	e3530000 	cmp	r3, #0	; 0x0
    669c:	0a000049 	beq	67c8 <__sfvwrite+0x200>
    66a0:	e596c014 	ldr	ip, [r6, #20]
    66a4:	e5961008 	ldr	r1, [r6, #8]
    66a8:	e5960000 	ldr	r0, [r6]
    66ac:	e5962010 	ldr	r2, [r6, #16]
    66b0:	e157000b 	cmp	r7, fp
    66b4:	31a05007 	movcc	r5, r7
    66b8:	21a0500b 	movcs	r5, fp
    66bc:	e08c4001 	add	r4, ip, r1
    66c0:	e1500002 	cmp	r0, r2
    66c4:	93a03000 	movls	r3, #0	; 0x0
    66c8:	83a03001 	movhi	r3, #1	; 0x1
    66cc:	e1550004 	cmp	r5, r4
    66d0:	d3a03000 	movle	r3, #0	; 0x0
    66d4:	e3530000 	cmp	r3, #0	; 0x0
    66d8:	1a00002b 	bne	678c <__sfvwrite+0x1c4>
    66dc:	e155000c 	cmp	r5, ip
    66e0:	ba000017 	blt	6744 <__sfvwrite+0x17c>
    66e4:	e1a0200c 	mov	r2, ip
    66e8:	e596001c 	ldr	r0, [r6, #28]
    66ec:	e1a01009 	mov	r1, r9
    66f0:	e1a0e00f 	mov	lr, pc
    66f4:	e596f024 	ldr	pc, [r6, #36]
    66f8:	e2504000 	subs	r4, r0, #0	; 0x0
    66fc:	da00002c 	ble	67b4 <__sfvwrite+0x1ec>
    6700:	e05bb004 	subs	fp, fp, r4
    6704:	0a00001a 	beq	6774 <__sfvwrite+0x1ac>
    6708:	e59a3008 	ldr	r3, [sl, #8]
    670c:	e0643003 	rsb	r3, r4, r3
    6710:	e3530000 	cmp	r3, #0	; 0x0
    6714:	e58a3008 	str	r3, [sl, #8]
    6718:	0affffce 	beq	6658 <__sfvwrite+0x90>
    671c:	e0647007 	rsb	r7, r4, r7
    6720:	e3570000 	cmp	r7, #0	; 0x0
    6724:	e0899004 	add	r9, r9, r4
    6728:	1affffd9 	bne	6694 <__sfvwrite+0xcc>
    672c:	e5989000 	ldr	r9, [r8]
    6730:	e5987004 	ldr	r7, [r8, #4]
    6734:	e3a03000 	mov	r3, #0	; 0x0
    6738:	e2888008 	add	r8, r8, #8	; 0x8
    673c:	e58d3000 	str	r3, [sp]
    6740:	eaffffd1 	b	668c <__sfvwrite+0xc4>
    6744:	e1a02005 	mov	r2, r5
    6748:	e1a01009 	mov	r1, r9
    674c:	eb00037b 	bl	7540 <memmove>
    6750:	e5963008 	ldr	r3, [r6, #8]
    6754:	e5962000 	ldr	r2, [r6]
    6758:	e1a04005 	mov	r4, r5
    675c:	e0653003 	rsb	r3, r5, r3
    6760:	e0822005 	add	r2, r2, r5
    6764:	e05bb004 	subs	fp, fp, r4
    6768:	e5863008 	str	r3, [r6, #8]
    676c:	e5862000 	str	r2, [r6]
    6770:	1affffe4 	bne	6708 <__sfvwrite+0x140>
    6774:	e1a00006 	mov	r0, r6
    6778:	ebfffdd4 	bl	5ed0 <fflush>
    677c:	e3500000 	cmp	r0, #0	; 0x0
    6780:	1a00000b 	bne	67b4 <__sfvwrite+0x1ec>
    6784:	e58d0000 	str	r0, [sp]
    6788:	eaffffde 	b	6708 <__sfvwrite+0x140>
    678c:	e1a01009 	mov	r1, r9
    6790:	e1a02004 	mov	r2, r4
    6794:	eb000369 	bl	7540 <memmove>
    6798:	e5963000 	ldr	r3, [r6]
    679c:	e0833004 	add	r3, r3, r4
    67a0:	e5863000 	str	r3, [r6]
    67a4:	e1a00006 	mov	r0, r6
    67a8:	ebfffdc8 	bl	5ed0 <fflush>
    67ac:	e3500000 	cmp	r0, #0	; 0x0
    67b0:	0affffd2 	beq	6700 <__sfvwrite+0x138>
    67b4:	e1d630bc 	ldrh	r3, [r6, #12]
    67b8:	e3e00000 	mvn	r0, #0	; 0x0
    67bc:	e3833040 	orr	r3, r3, #64	; 0x40
    67c0:	e1c630bc 	strh	r3, [r6, #12]
    67c4:	eaffffa4 	b	665c <__sfvwrite+0x94>
    67c8:	e1a00009 	mov	r0, r9
    67cc:	e3a0100a 	mov	r1, #10	; 0xa
    67d0:	e1a02007 	mov	r2, r7
    67d4:	eb000318 	bl	743c <memchr>
    67d8:	e3500000 	cmp	r0, #0	; 0x0
    67dc:	10693000 	rsbne	r3, r9, r0
    67e0:	1283b001 	addne	fp, r3, #1	; 0x1
    67e4:	03a03001 	moveq	r3, #1	; 0x1
    67e8:	13a03001 	movne	r3, #1	; 0x1
    67ec:	0287b001 	addeq	fp, r7, #1	; 0x1
    67f0:	158d3000 	strne	r3, [sp]
    67f4:	058d3000 	streq	r3, [sp]
    67f8:	eaffffa8 	b	66a0 <__sfvwrite+0xd8>
    67fc:	e1a07002 	mov	r7, r2
    6800:	e1a09002 	mov	r9, r2
    6804:	e3570000 	cmp	r7, #0	; 0x0
    6808:	0a000020 	beq	6890 <__sfvwrite+0x2c8>
    680c:	e3110c02 	tst	r1, #512	; 0x200
    6810:	e5964008 	ldr	r4, [r6, #8]
    6814:	0a000021 	beq	68a0 <__sfvwrite+0x2d8>
    6818:	e1570004 	cmp	r7, r4
    681c:	e1a02004 	mov	r2, r4
    6820:	9a000001 	bls	682c <__sfvwrite+0x264>
    6824:	e3110080 	tst	r1, #128	; 0x80
    6828:	1a000047 	bne	694c <__sfvwrite+0x384>
    682c:	e1570002 	cmp	r7, r2
    6830:	31a02007 	movcc	r2, r7
    6834:	e5960000 	ldr	r0, [r6]
    6838:	e1a01009 	mov	r1, r9
    683c:	31a04007 	movcc	r4, r7
    6840:	eb00033e 	bl	7540 <memmove>
    6844:	e5963008 	ldr	r3, [r6, #8]
    6848:	e5962000 	ldr	r2, [r6]
    684c:	e0643003 	rsb	r3, r4, r3
    6850:	e0822004 	add	r2, r2, r4
    6854:	e5863008 	str	r3, [r6, #8]
    6858:	e5862000 	str	r2, [r6]
    685c:	e1a05007 	mov	r5, r7
    6860:	e1a00007 	mov	r0, r7
    6864:	e1a04007 	mov	r4, r7
    6868:	e59a3008 	ldr	r3, [sl, #8]
    686c:	e0643003 	rsb	r3, r4, r3
    6870:	e3530000 	cmp	r3, #0	; 0x0
    6874:	e58a3008 	str	r3, [sl, #8]
    6878:	0affff76 	beq	6658 <__sfvwrite+0x90>
    687c:	e0657007 	rsb	r7, r5, r7
    6880:	e3570000 	cmp	r7, #0	; 0x0
    6884:	e1d610bc 	ldrh	r1, [r6, #12]
    6888:	e0899000 	add	r9, r9, r0
    688c:	1affffde 	bne	680c <__sfvwrite+0x244>
    6890:	e5989000 	ldr	r9, [r8]
    6894:	e5987004 	ldr	r7, [r8, #4]
    6898:	e2888008 	add	r8, r8, #8	; 0x8
    689c:	eaffffd8 	b	6804 <__sfvwrite+0x23c>
    68a0:	e5960000 	ldr	r0, [r6]
    68a4:	e5963010 	ldr	r3, [r6, #16]
    68a8:	e1500003 	cmp	r0, r3
    68ac:	81570004 	cmphi	r7, r4
    68b0:	e1a05004 	mov	r5, r4
    68b4:	8a000018 	bhi	691c <__sfvwrite+0x354>
    68b8:	e5962014 	ldr	r2, [r6, #20]
    68bc:	e1570002 	cmp	r7, r2
    68c0:	3a000008 	bcc	68e8 <__sfvwrite+0x320>
    68c4:	e596001c 	ldr	r0, [r6, #28]
    68c8:	e1a01009 	mov	r1, r9
    68cc:	e1a0e00f 	mov	lr, pc
    68d0:	e596f024 	ldr	pc, [r6, #36]
    68d4:	e2504000 	subs	r4, r0, #0	; 0x0
    68d8:	daffffb5 	ble	67b4 <__sfvwrite+0x1ec>
    68dc:	e1a05004 	mov	r5, r4
    68e0:	e1a00004 	mov	r0, r4
    68e4:	eaffffdf 	b	6868 <__sfvwrite+0x2a0>
    68e8:	e1a02007 	mov	r2, r7
    68ec:	e1a01009 	mov	r1, r9
    68f0:	eb000312 	bl	7540 <memmove>
    68f4:	e5963008 	ldr	r3, [r6, #8]
    68f8:	e5962000 	ldr	r2, [r6]
    68fc:	e0673003 	rsb	r3, r7, r3
    6900:	e0822007 	add	r2, r2, r7
    6904:	e1a04007 	mov	r4, r7
    6908:	e1a05007 	mov	r5, r7
    690c:	e1a00007 	mov	r0, r7
    6910:	e5863008 	str	r3, [r6, #8]
    6914:	e5862000 	str	r2, [r6]
    6918:	eaffffd2 	b	6868 <__sfvwrite+0x2a0>
    691c:	e1a01009 	mov	r1, r9
    6920:	e1a02004 	mov	r2, r4
    6924:	eb000305 	bl	7540 <memmove>
    6928:	e5963000 	ldr	r3, [r6]
    692c:	e0833004 	add	r3, r3, r4
    6930:	e5863000 	str	r3, [r6]
    6934:	e1a00006 	mov	r0, r6
    6938:	ebfffd64 	bl	5ed0 <fflush>
    693c:	e3500000 	cmp	r0, #0	; 0x0
    6940:	e1a00004 	mov	r0, r4
    6944:	0affffc7 	beq	6868 <__sfvwrite+0x2a0>
    6948:	eaffff99 	b	67b4 <__sfvwrite+0x1ec>
    694c:	e5961010 	ldr	r1, [r6, #16]
    6950:	e5963000 	ldr	r3, [r6]
    6954:	e59fb060 	ldr	fp, [pc, #96]	; 69bc <.text+0x69bc>
    6958:	e0614003 	rsb	r4, r1, r3
    695c:	e0875004 	add	r5, r7, r4
    6960:	e59b0000 	ldr	r0, [fp]
    6964:	e1a02005 	mov	r2, r5
    6968:	eb000621 	bl	81f4 <_realloc_r>
    696c:	e3500000 	cmp	r0, #0	; 0x0
    6970:	0a00000d 	beq	69ac <__sfvwrite+0x3e4>
    6974:	e0803004 	add	r3, r0, r4
    6978:	e1a02007 	mov	r2, r7
    697c:	e1a04007 	mov	r4, r7
    6980:	e5863000 	str	r3, [r6]
    6984:	e5865014 	str	r5, [r6, #20]
    6988:	e5860010 	str	r0, [r6, #16]
    698c:	e5867008 	str	r7, [r6, #8]
    6990:	eaffffa5 	b	682c <__sfvwrite+0x264>
    6994:	ebfff77b 	bl	4788 <__swsetup>
    6998:	e3500000 	cmp	r0, #0	; 0x0
    699c:	13e00000 	mvnne	r0, #0	; 0x0
    69a0:	1affff2d 	bne	665c <__sfvwrite+0x94>
    69a4:	e1d610bc 	ldrh	r1, [r6, #12]
    69a8:	eaffff13 	b	65fc <__sfvwrite+0x34>
    69ac:	e59b0000 	ldr	r0, [fp]
    69b0:	e5961010 	ldr	r1, [r6, #16]
    69b4:	ebfffe5b 	bl	6328 <_free_r>
    69b8:	eaffff7d 	b	67b4 <__sfvwrite+0x1ec>
    69bc:	00200068 	eoreq	r0, r0, r8, rrx

000069c0 <_fwalk_reent>:
    69c0:	e92d47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    69c4:	e1a08000 	mov	r8, r0
    69c8:	e1a0a001 	mov	sl, r1
    69cc:	ebfffd8e 	bl	600c <__sfp_lock_acquire>
    69d0:	e2987e2e 	adds	r7, r8, #736	; 0x2e0
    69d4:	01a09007 	moveq	r9, r7
    69d8:	0a000017 	beq	6a3c <_fwalk_reent+0x7c>
    69dc:	e3a09000 	mov	r9, #0	; 0x0
    69e0:	e5973004 	ldr	r3, [r7, #4]
    69e4:	e2536001 	subs	r6, r3, #1	; 0x1
    69e8:	e5974008 	ldr	r4, [r7, #8]
    69ec:	4a00000f 	bmi	6a30 <_fwalk_reent+0x70>
    69f0:	e3a05000 	mov	r5, #0	; 0x0
    69f4:	e1d430fc 	ldrsh	r3, [r4, #12]
    69f8:	e3530000 	cmp	r3, #0	; 0x0
    69fc:	0a000007 	beq	6a20 <_fwalk_reent+0x60>
    6a00:	e1d430fe 	ldrsh	r3, [r4, #14]
    6a04:	e3730001 	cmn	r3, #1	; 0x1
    6a08:	e1a01004 	mov	r1, r4
    6a0c:	e1a00008 	mov	r0, r8
    6a10:	0a000002 	beq	6a20 <_fwalk_reent+0x60>
    6a14:	e1a0e00f 	mov	lr, pc
    6a18:	e12fff1a 	bx	sl
    6a1c:	e1899000 	orr	r9, r9, r0
    6a20:	e1560005 	cmp	r6, r5
    6a24:	e284405c 	add	r4, r4, #92	; 0x5c
    6a28:	e2855001 	add	r5, r5, #1	; 0x1
    6a2c:	1afffff0 	bne	69f4 <_fwalk_reent+0x34>
    6a30:	e5977000 	ldr	r7, [r7]
    6a34:	e3570000 	cmp	r7, #0	; 0x0
    6a38:	1affffe8 	bne	69e0 <_fwalk_reent+0x20>
    6a3c:	ebfffd73 	bl	6010 <__sfp_lock_release>
    6a40:	e1a00009 	mov	r0, r9
    6a44:	e8bd87f0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00006a48 <_fwalk>:
    6a48:	e92d45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
    6a4c:	e1a04000 	mov	r4, r0
    6a50:	e1a08001 	mov	r8, r1
    6a54:	ebfffd6c 	bl	600c <__sfp_lock_acquire>
    6a58:	e2947e2e 	adds	r7, r4, #736	; 0x2e0
    6a5c:	01a0a007 	moveq	sl, r7
    6a60:	0a000016 	beq	6ac0 <_fwalk+0x78>
    6a64:	e3a0a000 	mov	sl, #0	; 0x0
    6a68:	e5973004 	ldr	r3, [r7, #4]
    6a6c:	e2536001 	subs	r6, r3, #1	; 0x1
    6a70:	e5974008 	ldr	r4, [r7, #8]
    6a74:	4a00000e 	bmi	6ab4 <_fwalk+0x6c>
    6a78:	e3a05000 	mov	r5, #0	; 0x0
    6a7c:	e1d430fc 	ldrsh	r3, [r4, #12]
    6a80:	e3530000 	cmp	r3, #0	; 0x0
    6a84:	0a000006 	beq	6aa4 <_fwalk+0x5c>
    6a88:	e1d430fe 	ldrsh	r3, [r4, #14]
    6a8c:	e3730001 	cmn	r3, #1	; 0x1
    6a90:	e1a00004 	mov	r0, r4
    6a94:	0a000002 	beq	6aa4 <_fwalk+0x5c>
    6a98:	e1a0e00f 	mov	lr, pc
    6a9c:	e12fff18 	bx	r8
    6aa0:	e18aa000 	orr	sl, sl, r0
    6aa4:	e1560005 	cmp	r6, r5
    6aa8:	e284405c 	add	r4, r4, #92	; 0x5c
    6aac:	e2855001 	add	r5, r5, #1	; 0x1
    6ab0:	1afffff1 	bne	6a7c <_fwalk+0x34>
    6ab4:	e5977000 	ldr	r7, [r7]
    6ab8:	e3570000 	cmp	r7, #0	; 0x0
    6abc:	1affffe9 	bne	6a68 <_fwalk+0x20>
    6ac0:	ebfffd52 	bl	6010 <__sfp_lock_release>
    6ac4:	e1a0000a 	mov	r0, sl
    6ac8:	e8bd85f0 	ldmia	sp!, {r4, r5, r6, r7, r8, sl, pc}

00006acc <__locale_charset>:
    6acc:	e59f3004 	ldr	r3, [pc, #4]	; 6ad8 <.text+0x6ad8>
    6ad0:	e5930000 	ldr	r0, [r3]
    6ad4:	e12fff1e 	bx	lr
    6ad8:	0000a3ac 	andeq	sl, r0, ip, lsr #7

00006adc <_localeconv_r>:
    6adc:	e59f0000 	ldr	r0, [pc, #0]	; 6ae4 <.text+0x6ae4>
    6ae0:	e12fff1e 	bx	lr
    6ae4:	0000a37c 	andeq	sl, r0, ip, ror r3

00006ae8 <localeconv>:
    6ae8:	e59f3004 	ldr	r3, [pc, #4]	; 6af4 <.text+0x6af4>
    6aec:	e5930000 	ldr	r0, [r3]
    6af0:	eafffff9 	b	6adc <_localeconv_r>
    6af4:	00200068 	eoreq	r0, r0, r8, rrx

00006af8 <_setlocale_r>:
    6af8:	e59f3054 	ldr	r3, [pc, #84]	; 6b54 <.text+0x6b54>
    6afc:	e92d4070 	stmdb	sp!, {r4, r5, r6, lr}
    6b00:	e2524000 	subs	r4, r2, #0	; 0x0
    6b04:	e1a05000 	mov	r5, r0
    6b08:	e1a06001 	mov	r6, r1
    6b0c:	e1a00004 	mov	r0, r4
    6b10:	e1a01003 	mov	r1, r3
    6b14:	0a000007 	beq	6b38 <_setlocale_r+0x40>
    6b18:	ebffed21 	bl	1fa4 <strcmp>
    6b1c:	e3500000 	cmp	r0, #0	; 0x0
    6b20:	e59f1030 	ldr	r1, [pc, #48]	; 6b58 <.text+0x6b58>
    6b24:	e1a00004 	mov	r0, r4
    6b28:	1a000004 	bne	6b40 <_setlocale_r+0x48>
    6b2c:	e5854034 	str	r4, [r5, #52]
    6b30:	e5856030 	str	r6, [r5, #48]
    6b34:	e59f3018 	ldr	r3, [pc, #24]	; 6b54 <.text+0x6b54>
    6b38:	e1a00003 	mov	r0, r3
    6b3c:	e8bd8070 	ldmia	sp!, {r4, r5, r6, pc}
    6b40:	ebffed17 	bl	1fa4 <strcmp>
    6b44:	e3500000 	cmp	r0, #0	; 0x0
    6b48:	e3a03000 	mov	r3, #0	; 0x0
    6b4c:	0afffff6 	beq	6b2c <_setlocale_r+0x34>
    6b50:	eafffff8 	b	6b38 <_setlocale_r+0x40>
    6b54:	0000a650 	andeq	sl, r0, r0, asr r6
    6b58:	0000a578 	andeq	sl, r0, r8, ror r5

00006b5c <setlocale>:
    6b5c:	e1a02001 	mov	r2, r1
    6b60:	e59f100c 	ldr	r1, [pc, #12]	; 6b74 <.text+0x6b74>
    6b64:	e1a03000 	mov	r3, r0
    6b68:	e5910000 	ldr	r0, [r1]
    6b6c:	e1a01003 	mov	r1, r3
    6b70:	eaffffe0 	b	6af8 <_setlocale_r>
    6b74:	00200068 	eoreq	r0, r0, r8, rrx

00006b78 <__smakebuf>:
    6b78:	e92d4070 	stmdb	sp!, {r4, r5, r6, lr}
    6b7c:	e1d030bc 	ldrh	r3, [r0, #12]
    6b80:	e3130002 	tst	r3, #2	; 0x2
    6b84:	12802043 	addne	r2, r0, #67	; 0x43
    6b88:	13a03001 	movne	r3, #1	; 0x1
    6b8c:	e24dd03c 	sub	sp, sp, #60	; 0x3c
    6b90:	e1a04000 	mov	r4, r0
    6b94:	15803014 	strne	r3, [r0, #20]
    6b98:	15802010 	strne	r2, [r0, #16]
    6b9c:	15802000 	strne	r2, [r0]
    6ba0:	1a000025 	bne	6c3c <__smakebuf+0xc4>
    6ba4:	e1d010fe 	ldrsh	r1, [r0, #14]
    6ba8:	e3510000 	cmp	r1, #0	; 0x0
    6bac:	ba000024 	blt	6c44 <__smakebuf+0xcc>
    6bb0:	e59f5108 	ldr	r5, [pc, #264]	; 6cc0 <.text+0x6cc0>
    6bb4:	e1a0200d 	mov	r2, sp
    6bb8:	e5950000 	ldr	r0, [r5]
    6bbc:	ebffe88b 	bl	df0 <_fstat_r>
    6bc0:	e3500000 	cmp	r0, #0	; 0x0
    6bc4:	b1d430bc 	ldrlth	r3, [r4, #12]
    6bc8:	ba00001e 	blt	6c48 <__smakebuf+0xd0>
    6bcc:	e59d3004 	ldr	r3, [sp, #4]
    6bd0:	e2033a0f 	and	r3, r3, #61440	; 0xf000
    6bd4:	e3530a02 	cmp	r3, #8192	; 0x2000
    6bd8:	13a06000 	movne	r6, #0	; 0x0
    6bdc:	03a06001 	moveq	r6, #1	; 0x1
    6be0:	e3530902 	cmp	r3, #32768	; 0x8000
    6be4:	0a000022 	beq	6c74 <__smakebuf+0xfc>
    6be8:	e1d430bc 	ldrh	r3, [r4, #12]
    6bec:	e3833b02 	orr	r3, r3, #2048	; 0x800
    6bf0:	e1c430bc 	strh	r3, [r4, #12]
    6bf4:	e5950000 	ldr	r0, [r5]
    6bf8:	e3a01b01 	mov	r1, #1024	; 0x400
    6bfc:	eb000032 	bl	6ccc <_malloc_r>
    6c00:	e3500000 	cmp	r0, #0	; 0x0
    6c04:	0a000024 	beq	6c9c <__smakebuf+0x124>
    6c08:	e59f30b0 	ldr	r3, [pc, #176]	; 6cc0 <.text+0x6cc0>
    6c0c:	e1d420bc 	ldrh	r2, [r4, #12]
    6c10:	e5931000 	ldr	r1, [r3]
    6c14:	e59f30a8 	ldr	r3, [pc, #168]	; 6cc4 <.text+0x6cc4>
    6c18:	e3822080 	orr	r2, r2, #128	; 0x80
    6c1c:	e581303c 	str	r3, [r1, #60]
    6c20:	e3560000 	cmp	r6, #0	; 0x0
    6c24:	e3a03b01 	mov	r3, #1024	; 0x400
    6c28:	e1c420bc 	strh	r2, [r4, #12]
    6c2c:	e5840010 	str	r0, [r4, #16]
    6c30:	e5843014 	str	r3, [r4, #20]
    6c34:	e5840000 	str	r0, [r4]
    6c38:	1a000006 	bne	6c58 <__smakebuf+0xe0>
    6c3c:	e28dd03c 	add	sp, sp, #60	; 0x3c
    6c40:	e8bd8070 	ldmia	sp!, {r4, r5, r6, pc}
    6c44:	e59f5074 	ldr	r5, [pc, #116]	; 6cc0 <.text+0x6cc0>
    6c48:	e3833b02 	orr	r3, r3, #2048	; 0x800
    6c4c:	e3a06000 	mov	r6, #0	; 0x0
    6c50:	e1c430bc 	strh	r3, [r4, #12]
    6c54:	eaffffe6 	b	6bf4 <__smakebuf+0x7c>
    6c58:	e1d400fe 	ldrsh	r0, [r4, #14]
    6c5c:	ebffe867 	bl	e00 <isatty>
    6c60:	e3500000 	cmp	r0, #0	; 0x0
    6c64:	11d430bc 	ldrneh	r3, [r4, #12]
    6c68:	13833001 	orrne	r3, r3, #1	; 0x1
    6c6c:	11c430bc 	strneh	r3, [r4, #12]
    6c70:	eafffff1 	b	6c3c <__smakebuf+0xc4>
    6c74:	e5942028 	ldr	r2, [r4, #40]
    6c78:	e59f3048 	ldr	r3, [pc, #72]	; 6cc8 <.text+0x6cc8>
    6c7c:	e1520003 	cmp	r2, r3
    6c80:	1affffd8 	bne	6be8 <__smakebuf+0x70>
    6c84:	e1d430bc 	ldrh	r3, [r4, #12]
    6c88:	e3a02b01 	mov	r2, #1024	; 0x400
    6c8c:	e3833b01 	orr	r3, r3, #1024	; 0x400
    6c90:	e1c430bc 	strh	r3, [r4, #12]
    6c94:	e584204c 	str	r2, [r4, #76]
    6c98:	eaffffd5 	b	6bf4 <__smakebuf+0x7c>
    6c9c:	e1d430bc 	ldrh	r3, [r4, #12]
    6ca0:	e2841043 	add	r1, r4, #67	; 0x43
    6ca4:	e3833002 	orr	r3, r3, #2	; 0x2
    6ca8:	e3a02001 	mov	r2, #1	; 0x1
    6cac:	e5842014 	str	r2, [r4, #20]
    6cb0:	e1c430bc 	strh	r3, [r4, #12]
    6cb4:	e5841010 	str	r1, [r4, #16]
    6cb8:	e5841000 	str	r1, [r4]
    6cbc:	eaffffde 	b	6c3c <__smakebuf+0xc4>
    6cc0:	00200068 	eoreq	r0, r0, r8, rrx
    6cc4:	000060d4 	ldreqd	r6, [r0], -r4
    6cc8:	000088ac 	andeq	r8, r0, ip, lsr #17

00006ccc <_malloc_r>:
    6ccc:	e281300b 	add	r3, r1, #11	; 0xb
    6cd0:	e3530016 	cmp	r3, #22	; 0x16
    6cd4:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6cd8:	83c35007 	bichi	r5, r3, #7	; 0x7
    6cdc:	93a05010 	movls	r5, #16	; 0x10
    6ce0:	93a03000 	movls	r3, #0	; 0x0
    6ce4:	81a03fa5 	movhi	r3, r5, lsr #31
    6ce8:	e1550001 	cmp	r5, r1
    6cec:	33833001 	orrcc	r3, r3, #1	; 0x1
    6cf0:	e3530000 	cmp	r3, #0	; 0x0
    6cf4:	e1a07000 	mov	r7, r0
    6cf8:	13a0300c 	movne	r3, #12	; 0xc
    6cfc:	e24dd004 	sub	sp, sp, #4	; 0x4
    6d00:	13a00000 	movne	r0, #0	; 0x0
    6d04:	15873000 	strne	r3, [r7]
    6d08:	1a000017 	bne	6d6c <_malloc_r+0xa0>
    6d0c:	e1a00007 	mov	r0, r7
    6d10:	eb000249 	bl	763c <__malloc_lock>
    6d14:	e3550f7e 	cmp	r5, #504	; 0x1f8
    6d18:	2a000015 	bcs	6d74 <_malloc_r+0xa8>
    6d1c:	e59f86fc 	ldr	r8, [pc, #1788]	; 7420 <.text+0x7420>
    6d20:	e1a021a5 	mov	r2, r5, lsr #3
    6d24:	e0883182 	add	r3, r8, r2, lsl #3
    6d28:	e593400c 	ldr	r4, [r3, #12]
    6d2c:	e1530004 	cmp	r3, r4
    6d30:	e1a0a008 	mov	sl, r8
    6d34:	0a0000cd 	beq	7070 <_malloc_r+0x3a4>
    6d38:	e5943004 	ldr	r3, [r4, #4]
    6d3c:	e3c33003 	bic	r3, r3, #3	; 0x3
    6d40:	e0843003 	add	r3, r4, r3
    6d44:	e5932004 	ldr	r2, [r3, #4]
    6d48:	e594000c 	ldr	r0, [r4, #12]
    6d4c:	e5941008 	ldr	r1, [r4, #8]
    6d50:	e3822001 	orr	r2, r2, #1	; 0x1
    6d54:	e5801008 	str	r1, [r0, #8]
    6d58:	e581000c 	str	r0, [r1, #12]
    6d5c:	e5832004 	str	r2, [r3, #4]
    6d60:	e1a00007 	mov	r0, r7
    6d64:	eb000235 	bl	7640 <__malloc_unlock>
    6d68:	e2840008 	add	r0, r4, #8	; 0x8
    6d6c:	e28dd004 	add	sp, sp, #4	; 0x4
    6d70:	e8bd8ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    6d74:	e1b024a5 	movs	r2, r5, lsr #9
    6d78:	01a001a5 	moveq	r0, r5, lsr #3
    6d7c:	01a03180 	moveq	r3, r0, lsl #3
    6d80:	1a000027 	bne	6e24 <_malloc_r+0x158>
    6d84:	e59f8694 	ldr	r8, [pc, #1684]	; 7420 <.text+0x7420>
    6d88:	e0831008 	add	r1, r3, r8
    6d8c:	e591400c 	ldr	r4, [r1, #12]
    6d90:	e1510004 	cmp	r1, r4
    6d94:	e1a0a008 	mov	sl, r8
    6d98:	1a000005 	bne	6db4 <_malloc_r+0xe8>
    6d9c:	ea00000a 	b	6dcc <_malloc_r+0x100>
    6da0:	e3520000 	cmp	r2, #0	; 0x0
    6da4:	aa000047 	bge	6ec8 <_malloc_r+0x1fc>
    6da8:	e594400c 	ldr	r4, [r4, #12]
    6dac:	e1510004 	cmp	r1, r4
    6db0:	0a000005 	beq	6dcc <_malloc_r+0x100>
    6db4:	e5943004 	ldr	r3, [r4, #4]
    6db8:	e3c33003 	bic	r3, r3, #3	; 0x3
    6dbc:	e0652003 	rsb	r2, r5, r3
    6dc0:	e352000f 	cmp	r2, #15	; 0xf
    6dc4:	dafffff5 	ble	6da0 <_malloc_r+0xd4>
    6dc8:	e2400001 	sub	r0, r0, #1	; 0x1
    6dcc:	e280e001 	add	lr, r0, #1	; 0x1
    6dd0:	e59f664c 	ldr	r6, [pc, #1612]	; 7424 <.text+0x7424>
    6dd4:	e5964008 	ldr	r4, [r6, #8]
    6dd8:	e1560004 	cmp	r6, r4
    6ddc:	0a000076 	beq	6fbc <_malloc_r+0x2f0>
    6de0:	e5943004 	ldr	r3, [r4, #4]
    6de4:	e3c32003 	bic	r2, r3, #3	; 0x3
    6de8:	e0650002 	rsb	r0, r5, r2
    6dec:	e350000f 	cmp	r0, #15	; 0xf
    6df0:	ca000027 	bgt	6e94 <_malloc_r+0x1c8>
    6df4:	e3500000 	cmp	r0, #0	; 0x0
    6df8:	e586600c 	str	r6, [r6, #12]
    6dfc:	e5866008 	str	r6, [r6, #8]
    6e00:	ba00003c 	blt	6ef8 <_malloc_r+0x22c>
    6e04:	e0842002 	add	r2, r4, r2
    6e08:	e5923004 	ldr	r3, [r2, #4]
    6e0c:	e3833001 	orr	r3, r3, #1	; 0x1
    6e10:	e1a00007 	mov	r0, r7
    6e14:	e5823004 	str	r3, [r2, #4]
    6e18:	eb000208 	bl	7640 <__malloc_unlock>
    6e1c:	e2840008 	add	r0, r4, #8	; 0x8
    6e20:	eaffffd1 	b	6d6c <_malloc_r+0xa0>
    6e24:	e3520004 	cmp	r2, #4	; 0x4
    6e28:	91a03325 	movls	r3, r5, lsr #6
    6e2c:	92830038 	addls	r0, r3, #56	; 0x38
    6e30:	91a03180 	movls	r3, r0, lsl #3
    6e34:	9affffd2 	bls	6d84 <_malloc_r+0xb8>
    6e38:	e3520014 	cmp	r2, #20	; 0x14
    6e3c:	9282005b 	addls	r0, r2, #91	; 0x5b
    6e40:	91a03180 	movls	r3, r0, lsl #3
    6e44:	9affffce 	bls	6d84 <_malloc_r+0xb8>
    6e48:	e3520054 	cmp	r2, #84	; 0x54
    6e4c:	91a03625 	movls	r3, r5, lsr #12
    6e50:	9283006e 	addls	r0, r3, #110	; 0x6e
    6e54:	91a03180 	movls	r3, r0, lsl #3
    6e58:	9affffc9 	bls	6d84 <_malloc_r+0xb8>
    6e5c:	e3520f55 	cmp	r2, #340	; 0x154
    6e60:	91a037a5 	movls	r3, r5, lsr #15
    6e64:	92830077 	addls	r0, r3, #119	; 0x77
    6e68:	91a03180 	movls	r3, r0, lsl #3
    6e6c:	9affffc4 	bls	6d84 <_malloc_r+0xb8>
    6e70:	e3a03e55 	mov	r3, #1360	; 0x550
    6e74:	e2833004 	add	r3, r3, #4	; 0x4
    6e78:	e1520003 	cmp	r2, r3
    6e7c:	91a03925 	movls	r3, r5, lsr #18
    6e80:	9283007c 	addls	r0, r3, #124	; 0x7c
    6e84:	83a0007e 	movhi	r0, #126	; 0x7e
    6e88:	82433f59 	subhi	r3, r3, #356	; 0x164
    6e8c:	91a03180 	movls	r3, r0, lsl #3
    6e90:	eaffffbb 	b	6d84 <_malloc_r+0xb8>
    6e94:	e0842005 	add	r2, r4, r5
    6e98:	e3801001 	orr	r1, r0, #1	; 0x1
    6e9c:	e3853001 	orr	r3, r5, #1	; 0x1
    6ea0:	e7820000 	str	r0, [r2, r0]
    6ea4:	e5843004 	str	r3, [r4, #4]
    6ea8:	e586200c 	str	r2, [r6, #12]
    6eac:	e5862008 	str	r2, [r6, #8]
    6eb0:	e1a00007 	mov	r0, r7
    6eb4:	e9820042 	stmib	r2, {r1, r6}
    6eb8:	e582600c 	str	r6, [r2, #12]
    6ebc:	eb0001df 	bl	7640 <__malloc_unlock>
    6ec0:	e2840008 	add	r0, r4, #8	; 0x8
    6ec4:	eaffffa8 	b	6d6c <_malloc_r+0xa0>
    6ec8:	e0840003 	add	r0, r4, r3
    6ecc:	e5903004 	ldr	r3, [r0, #4]
    6ed0:	e594100c 	ldr	r1, [r4, #12]
    6ed4:	e5942008 	ldr	r2, [r4, #8]
    6ed8:	e3833001 	orr	r3, r3, #1	; 0x1
    6edc:	e5803004 	str	r3, [r0, #4]
    6ee0:	e5812008 	str	r2, [r1, #8]
    6ee4:	e1a00007 	mov	r0, r7
    6ee8:	e582100c 	str	r1, [r2, #12]
    6eec:	eb0001d3 	bl	7640 <__malloc_unlock>
    6ef0:	e2840008 	add	r0, r4, #8	; 0x8
    6ef4:	eaffff9c 	b	6d6c <_malloc_r+0xa0>
    6ef8:	e3520c02 	cmp	r2, #512	; 0x200
    6efc:	3a0000a0 	bcc	7184 <_malloc_r+0x4b8>
    6f00:	e1b014a2 	movs	r1, r2, lsr #9
    6f04:	01a011a2 	moveq	r1, r2, lsr #3
    6f08:	01a03181 	moveq	r3, r1, lsl #3
    6f0c:	0a00001a 	beq	6f7c <_malloc_r+0x2b0>
    6f10:	e3510004 	cmp	r1, #4	; 0x4
    6f14:	91a03322 	movls	r3, r2, lsr #6
    6f18:	92831038 	addls	r1, r3, #56	; 0x38
    6f1c:	91a03181 	movls	r3, r1, lsl #3
    6f20:	9a000015 	bls	6f7c <_malloc_r+0x2b0>
    6f24:	e3510014 	cmp	r1, #20	; 0x14
    6f28:	9281105b 	addls	r1, r1, #91	; 0x5b
    6f2c:	91a03181 	movls	r3, r1, lsl #3
    6f30:	9a000011 	bls	6f7c <_malloc_r+0x2b0>
    6f34:	e3510054 	cmp	r1, #84	; 0x54
    6f38:	91a03622 	movls	r3, r2, lsr #12
    6f3c:	9283106e 	addls	r1, r3, #110	; 0x6e
    6f40:	91a03181 	movls	r3, r1, lsl #3
    6f44:	9a00000c 	bls	6f7c <_malloc_r+0x2b0>
    6f48:	e3510f55 	cmp	r1, #340	; 0x154
    6f4c:	91a037a2 	movls	r3, r2, lsr #15
    6f50:	92831077 	addls	r1, r3, #119	; 0x77
    6f54:	91a03181 	movls	r3, r1, lsl #3
    6f58:	9a000007 	bls	6f7c <_malloc_r+0x2b0>
    6f5c:	e3a03e55 	mov	r3, #1360	; 0x550
    6f60:	e2833004 	add	r3, r3, #4	; 0x4
    6f64:	e1510003 	cmp	r1, r3
    6f68:	91a03922 	movls	r3, r2, lsr #18
    6f6c:	9283107c 	addls	r1, r3, #124	; 0x7c
    6f70:	83a0107e 	movhi	r1, #126	; 0x7e
    6f74:	82433f59 	subhi	r3, r3, #356	; 0x164
    6f78:	91a03181 	movls	r3, r1, lsl #3
    6f7c:	e088c003 	add	ip, r8, r3
    6f80:	e59c0008 	ldr	r0, [ip, #8]
    6f84:	e15c0000 	cmp	ip, r0
    6f88:	0a0000eb 	beq	733c <_malloc_r+0x670>
    6f8c:	e5903004 	ldr	r3, [r0, #4]
    6f90:	e3c33003 	bic	r3, r3, #3	; 0x3
    6f94:	e1520003 	cmp	r2, r3
    6f98:	2a000002 	bcs	6fa8 <_malloc_r+0x2dc>
    6f9c:	e5900008 	ldr	r0, [r0, #8]
    6fa0:	e15c0000 	cmp	ip, r0
    6fa4:	1afffff8 	bne	6f8c <_malloc_r+0x2c0>
    6fa8:	e590c00c 	ldr	ip, [r0, #12]
    6fac:	e584c00c 	str	ip, [r4, #12]
    6fb0:	e5840008 	str	r0, [r4, #8]
    6fb4:	e580400c 	str	r4, [r0, #12]
    6fb8:	e58c4008 	str	r4, [ip, #8]
    6fbc:	e59a0004 	ldr	r0, [sl, #4]
    6fc0:	e35e0000 	cmp	lr, #0	; 0x0
    6fc4:	e28e3003 	add	r3, lr, #3	; 0x3
    6fc8:	a1a0300e 	movge	r3, lr
    6fcc:	e1a03143 	mov	r3, r3, asr #2
    6fd0:	e3a02001 	mov	r2, #1	; 0x1
    6fd4:	e1a02312 	mov	r2, r2, lsl r3
    6fd8:	e1520000 	cmp	r2, r0
    6fdc:	8a000029 	bhi	7088 <_malloc_r+0x3bc>
    6fe0:	e1120000 	tst	r2, r0
    6fe4:	0a000073 	beq	71b8 <_malloc_r+0x4ec>
    6fe8:	e088918e 	add	r9, r8, lr, lsl #3
    6fec:	e1a0a00e 	mov	sl, lr
    6ff0:	e1a01009 	mov	r1, r9
    6ff4:	e591400c 	ldr	r4, [r1, #12]
    6ff8:	e1510004 	cmp	r1, r4
    6ffc:	1a000005 	bne	7018 <_malloc_r+0x34c>
    7000:	ea000076 	b	71e0 <_malloc_r+0x514>
    7004:	e35c0000 	cmp	ip, #0	; 0x0
    7008:	aa000079 	bge	71f4 <_malloc_r+0x528>
    700c:	e594400c 	ldr	r4, [r4, #12]
    7010:	e1510004 	cmp	r1, r4
    7014:	0a000071 	beq	71e0 <_malloc_r+0x514>
    7018:	e5943004 	ldr	r3, [r4, #4]
    701c:	e3c33003 	bic	r3, r3, #3	; 0x3
    7020:	e065c003 	rsb	ip, r5, r3
    7024:	e35c000f 	cmp	ip, #15	; 0xf
    7028:	dafffff5 	ble	7004 <_malloc_r+0x338>
    702c:	e3853001 	orr	r3, r5, #1	; 0x1
    7030:	e0842005 	add	r2, r4, r5
    7034:	e594000c 	ldr	r0, [r4, #12]
    7038:	e5843004 	str	r3, [r4, #4]
    703c:	e5b41008 	ldr	r1, [r4, #8]!
    7040:	e38c3001 	orr	r3, ip, #1	; 0x1
    7044:	e5801008 	str	r1, [r0, #8]
    7048:	e581000c 	str	r0, [r1, #12]
    704c:	e5862008 	str	r2, [r6, #8]
    7050:	e586200c 	str	r2, [r6, #12]
    7054:	e1a00007 	mov	r0, r7
    7058:	e782c00c 	str	ip, [r2, ip]
    705c:	e9820048 	stmib	r2, {r3, r6}
    7060:	e582600c 	str	r6, [r2, #12]
    7064:	eb000175 	bl	7640 <__malloc_unlock>
    7068:	e1a00004 	mov	r0, r4
    706c:	eaffff3e 	b	6d6c <_malloc_r+0xa0>
    7070:	e2843008 	add	r3, r4, #8	; 0x8
    7074:	e593400c 	ldr	r4, [r3, #12]
    7078:	e1530004 	cmp	r3, r4
    707c:	1affff2d 	bne	6d38 <_malloc_r+0x6c>
    7080:	e282e002 	add	lr, r2, #2	; 0x2
    7084:	eaffff51 	b	6dd0 <_malloc_r+0x104>
    7088:	e59f2390 	ldr	r2, [pc, #912]	; 7420 <.text+0x7420>
    708c:	e5924008 	ldr	r4, [r2, #8]
    7090:	e5943004 	ldr	r3, [r4, #4]
    7094:	e3c38003 	bic	r8, r3, #3	; 0x3
    7098:	e0650008 	rsb	r0, r5, r8
    709c:	e350000f 	cmp	r0, #15	; 0xf
    70a0:	c3a03000 	movgt	r3, #0	; 0x0
    70a4:	d3a03001 	movle	r3, #1	; 0x1
    70a8:	e1550008 	cmp	r5, r8
    70ac:	83833001 	orrhi	r3, r3, #1	; 0x1
    70b0:	e3530000 	cmp	r3, #0	; 0x0
    70b4:	e1a09004 	mov	r9, r4
    70b8:	0a000026 	beq	7158 <_malloc_r+0x48c>
    70bc:	e59f3364 	ldr	r3, [pc, #868]	; 7428 <.text+0x7428>
    70c0:	e59fb364 	ldr	fp, [pc, #868]	; 742c <.text+0x742c>
    70c4:	e5932000 	ldr	r2, [r3]
    70c8:	e59b1000 	ldr	r1, [fp]
    70cc:	e2822010 	add	r2, r2, #16	; 0x10
    70d0:	e3710001 	cmn	r1, #1	; 0x1
    70d4:	e0856002 	add	r6, r5, r2
    70d8:	12863eff 	addne	r3, r6, #4080	; 0xff0
    70dc:	1283300f 	addne	r3, r3, #15	; 0xf
    70e0:	13c36eff 	bicne	r6, r3, #4080	; 0xff0
    70e4:	13c6600f 	bicne	r6, r6, #15	; 0xf
    70e8:	e1a00007 	mov	r0, r7
    70ec:	e1a01006 	mov	r1, r6
    70f0:	ebffe744 	bl	e08 <_sbrk_r>
    70f4:	e3700001 	cmn	r0, #1	; 0x1
    70f8:	0a00008c 	beq	7330 <_malloc_r+0x664>
    70fc:	e0841008 	add	r1, r4, r8
    7100:	e1510000 	cmp	r1, r0
    7104:	e1a0a000 	mov	sl, r0
    7108:	9a000045 	bls	7224 <_malloc_r+0x558>
    710c:	e59f330c 	ldr	r3, [pc, #780]	; 7420 <.text+0x7420>
    7110:	e1540003 	cmp	r4, r3
    7114:	0a0000a5 	beq	73b0 <_malloc_r+0x6e4>
    7118:	e59f3300 	ldr	r3, [pc, #768]	; 7420 <.text+0x7420>
    711c:	e5934008 	ldr	r4, [r3, #8]
    7120:	e5942004 	ldr	r2, [r4, #4]
    7124:	e3c22003 	bic	r2, r2, #3	; 0x3
    7128:	e0650002 	rsb	r0, r5, r2
    712c:	e350000f 	cmp	r0, #15	; 0xf
    7130:	c3a03000 	movgt	r3, #0	; 0x0
    7134:	d3a03001 	movle	r3, #1	; 0x1
    7138:	e1550002 	cmp	r5, r2
    713c:	83833001 	orrhi	r3, r3, #1	; 0x1
    7140:	e3530000 	cmp	r3, #0	; 0x0
    7144:	0a000003 	beq	7158 <_malloc_r+0x48c>
    7148:	e1a00007 	mov	r0, r7
    714c:	eb00013b 	bl	7640 <__malloc_unlock>
    7150:	e3a00000 	mov	r0, #0	; 0x0
    7154:	eaffff04 	b	6d6c <_malloc_r+0xa0>
    7158:	e0841005 	add	r1, r4, r5
    715c:	e3802001 	orr	r2, r0, #1	; 0x1
    7160:	e3853001 	orr	r3, r5, #1	; 0x1
    7164:	e5843004 	str	r3, [r4, #4]
    7168:	e5812004 	str	r2, [r1, #4]
    716c:	e59f22ac 	ldr	r2, [pc, #684]	; 7420 <.text+0x7420>
    7170:	e1a00007 	mov	r0, r7
    7174:	e5821008 	str	r1, [r2, #8]
    7178:	eb000130 	bl	7640 <__malloc_unlock>
    717c:	e2840008 	add	r0, r4, #8	; 0x8
    7180:	eafffef9 	b	6d6c <_malloc_r+0xa0>
    7184:	e1a021a2 	mov	r2, r2, lsr #3
    7188:	e59a0004 	ldr	r0, [sl, #4]
    718c:	e1a01122 	mov	r1, r2, lsr #2
    7190:	e3a03001 	mov	r3, #1	; 0x1
    7194:	e1800113 	orr	r0, r0, r3, lsl r1
    7198:	e0882182 	add	r2, r8, r2, lsl #3
    719c:	e5923008 	ldr	r3, [r2, #8]
    71a0:	e584200c 	str	r2, [r4, #12]
    71a4:	e5843008 	str	r3, [r4, #8]
    71a8:	e58a0004 	str	r0, [sl, #4]
    71ac:	e583400c 	str	r4, [r3, #12]
    71b0:	e5824008 	str	r4, [r2, #8]
    71b4:	eaffff81 	b	6fc0 <_malloc_r+0x2f4>
    71b8:	e1a02082 	mov	r2, r2, lsl #1
    71bc:	e3ce3003 	bic	r3, lr, #3	; 0x3
    71c0:	e1100002 	tst	r0, r2
    71c4:	e283e004 	add	lr, r3, #4	; 0x4
    71c8:	1affff86 	bne	6fe8 <_malloc_r+0x31c>
    71cc:	e1a02082 	mov	r2, r2, lsl #1
    71d0:	e1100002 	tst	r0, r2
    71d4:	e28ee004 	add	lr, lr, #4	; 0x4
    71d8:	0afffffb 	beq	71cc <_malloc_r+0x500>
    71dc:	eaffff81 	b	6fe8 <_malloc_r+0x31c>
    71e0:	e28aa001 	add	sl, sl, #1	; 0x1
    71e4:	e31a0003 	tst	sl, #3	; 0x3
    71e8:	0a000059 	beq	7354 <_malloc_r+0x688>
    71ec:	e2811008 	add	r1, r1, #8	; 0x8
    71f0:	eaffff7f 	b	6ff4 <_malloc_r+0x328>
    71f4:	e0841003 	add	r1, r4, r3
    71f8:	e5913004 	ldr	r3, [r1, #4]
    71fc:	e594000c 	ldr	r0, [r4, #12]
    7200:	e5b42008 	ldr	r2, [r4, #8]!
    7204:	e3833001 	orr	r3, r3, #1	; 0x1
    7208:	e5802008 	str	r2, [r0, #8]
    720c:	e582000c 	str	r0, [r2, #12]
    7210:	e5813004 	str	r3, [r1, #4]
    7214:	e1a00007 	mov	r0, r7
    7218:	eb000108 	bl	7640 <__malloc_unlock>
    721c:	e1a00004 	mov	r0, r4
    7220:	eafffed1 	b	6d6c <_malloc_r+0xa0>
    7224:	e59fc204 	ldr	ip, [pc, #516]	; 7430 <.text+0x7430>
    7228:	e59c3000 	ldr	r3, [ip]
    722c:	e0862003 	add	r2, r6, r3
    7230:	e58c2000 	str	r2, [ip]
    7234:	0a000062 	beq	73c4 <_malloc_r+0x6f8>
    7238:	e59b3000 	ldr	r3, [fp]
    723c:	e3730001 	cmn	r3, #1	; 0x1
    7240:	10613000 	rsbne	r3, r1, r0
    7244:	059f31e0 	ldreq	r3, [pc, #480]	; 742c <.text+0x742c>
    7248:	10823003 	addne	r3, r2, r3
    724c:	05830000 	streq	r0, [r3]
    7250:	158c3000 	strne	r3, [ip]
    7254:	e2103007 	ands	r3, r0, #7	; 0x7
    7258:	12631008 	rsbne	r1, r3, #8	; 0x8
    725c:	1080a001 	addne	sl, r0, r1
    7260:	01a01003 	moveq	r1, r3
    7264:	e08a3006 	add	r3, sl, r6
    7268:	e1a03a03 	mov	r3, r3, lsl #20
    726c:	e1a03a23 	mov	r3, r3, lsr #20
    7270:	e2633a01 	rsb	r3, r3, #4096	; 0x1000
    7274:	e0814003 	add	r4, r1, r3
    7278:	e1a01004 	mov	r1, r4
    727c:	e1a00007 	mov	r0, r7
    7280:	e58dc000 	str	ip, [sp]
    7284:	ebffe6df 	bl	e08 <_sbrk_r>
    7288:	e3700001 	cmn	r0, #1	; 0x1
    728c:	106a3000 	rsbne	r3, sl, r0
    7290:	e59dc000 	ldr	ip, [sp]
    7294:	10833004 	addne	r3, r3, r4
    7298:	13830001 	orrne	r0, r3, #1	; 0x1
    729c:	e59f217c 	ldr	r2, [pc, #380]	; 7420 <.text+0x7420>
    72a0:	e59c3000 	ldr	r3, [ip]
    72a4:	03a04000 	moveq	r4, #0	; 0x0
    72a8:	02800002 	addeq	r0, r0, #2	; 0x2
    72ac:	e0843003 	add	r3, r4, r3
    72b0:	e1590002 	cmp	r9, r2
    72b4:	e1a0400a 	mov	r4, sl
    72b8:	e58c3000 	str	r3, [ip]
    72bc:	e58a0004 	str	r0, [sl, #4]
    72c0:	e582a008 	str	sl, [r2, #8]
    72c4:	0a00000f 	beq	7308 <_malloc_r+0x63c>
    72c8:	e358000f 	cmp	r8, #15	; 0xf
    72cc:	93a03001 	movls	r3, #1	; 0x1
    72d0:	958a3004 	strls	r3, [sl, #4]
    72d4:	9affff91 	bls	7120 <_malloc_r+0x454>
    72d8:	e5993004 	ldr	r3, [r9, #4]
    72dc:	e248200c 	sub	r2, r8, #12	; 0xc
    72e0:	e3c22007 	bic	r2, r2, #7	; 0x7
    72e4:	e2033001 	and	r3, r3, #1	; 0x1
    72e8:	e1823003 	orr	r3, r2, r3
    72ec:	e3a01005 	mov	r1, #5	; 0x5
    72f0:	e352000f 	cmp	r2, #15	; 0xf
    72f4:	e0892002 	add	r2, r9, r2
    72f8:	e5893004 	str	r3, [r9, #4]
    72fc:	e5821008 	str	r1, [r2, #8]
    7300:	e5821004 	str	r1, [r2, #4]
    7304:	8a000038 	bhi	73ec <_malloc_r+0x720>
    7308:	e59f1124 	ldr	r1, [pc, #292]	; 7434 <.text+0x7434>
    730c:	e59c2000 	ldr	r2, [ip]
    7310:	e5913000 	ldr	r3, [r1]
    7314:	e1520003 	cmp	r2, r3
    7318:	85812000 	strhi	r2, [r1]
    731c:	e59f1114 	ldr	r1, [pc, #276]	; 7438 <.text+0x7438>
    7320:	e5913000 	ldr	r3, [r1]
    7324:	e1520003 	cmp	r2, r3
    7328:	85812000 	strhi	r2, [r1]
    732c:	eaffff7b 	b	7120 <_malloc_r+0x454>
    7330:	e59f20e8 	ldr	r2, [pc, #232]	; 7420 <.text+0x7420>
    7334:	e5924008 	ldr	r4, [r2, #8]
    7338:	eaffff78 	b	7120 <_malloc_r+0x454>
    733c:	e59a3004 	ldr	r3, [sl, #4]
    7340:	e1a01121 	mov	r1, r1, lsr #2
    7344:	e3a02001 	mov	r2, #1	; 0x1
    7348:	e1833112 	orr	r3, r3, r2, lsl r1
    734c:	e58a3004 	str	r3, [sl, #4]
    7350:	eaffff15 	b	6fac <_malloc_r+0x2e0>
    7354:	e1a0c00e 	mov	ip, lr
    7358:	e1a01009 	mov	r1, r9
    735c:	e31c0003 	tst	ip, #3	; 0x3
    7360:	e2411008 	sub	r1, r1, #8	; 0x8
    7364:	e24cc001 	sub	ip, ip, #1	; 0x1
    7368:	0a000027 	beq	740c <_malloc_r+0x740>
    736c:	e5913008 	ldr	r3, [r1, #8]
    7370:	e1530001 	cmp	r3, r1
    7374:	0afffff8 	beq	735c <_malloc_r+0x690>
    7378:	e1a02082 	mov	r2, r2, lsl #1
    737c:	e1520000 	cmp	r2, r0
    7380:	8affff40 	bhi	7088 <_malloc_r+0x3bc>
    7384:	e3520000 	cmp	r2, #0	; 0x0
    7388:	0affff3e 	beq	7088 <_malloc_r+0x3bc>
    738c:	e1120000 	tst	r2, r0
    7390:	11a0e00a 	movne	lr, sl
    7394:	1affff13 	bne	6fe8 <_malloc_r+0x31c>
    7398:	e1a02082 	mov	r2, r2, lsl #1
    739c:	e1100002 	tst	r0, r2
    73a0:	e28aa004 	add	sl, sl, #4	; 0x4
    73a4:	0afffffb 	beq	7398 <_malloc_r+0x6cc>
    73a8:	e1a0e00a 	mov	lr, sl
    73ac:	eaffff0d 	b	6fe8 <_malloc_r+0x31c>
    73b0:	e59fc078 	ldr	ip, [pc, #120]	; 7430 <.text+0x7430>
    73b4:	e59c3000 	ldr	r3, [ip]
    73b8:	e0862003 	add	r2, r6, r3
    73bc:	e58c2000 	str	r2, [ip]
    73c0:	eaffff9c 	b	7238 <_malloc_r+0x56c>
    73c4:	e1a03a00 	mov	r3, r0, lsl #20
    73c8:	e1a03a23 	mov	r3, r3, lsr #20
    73cc:	e3530000 	cmp	r3, #0	; 0x0
    73d0:	1affff98 	bne	7238 <_malloc_r+0x56c>
    73d4:	e59f2044 	ldr	r2, [pc, #68]	; 7420 <.text+0x7420>
    73d8:	e0863008 	add	r3, r6, r8
    73dc:	e5924008 	ldr	r4, [r2, #8]
    73e0:	e3833001 	orr	r3, r3, #1	; 0x1
    73e4:	e5843004 	str	r3, [r4, #4]
    73e8:	eaffffc6 	b	7308 <_malloc_r+0x63c>
    73ec:	e2891008 	add	r1, r9, #8	; 0x8
    73f0:	e1a00007 	mov	r0, r7
    73f4:	e58dc000 	str	ip, [sp]
    73f8:	ebfffbca 	bl	6328 <_free_r>
    73fc:	e59f301c 	ldr	r3, [pc, #28]	; 7420 <.text+0x7420>
    7400:	e59dc000 	ldr	ip, [sp]
    7404:	e5934008 	ldr	r4, [r3, #8]
    7408:	eaffffbe 	b	7308 <_malloc_r+0x63c>
    740c:	e1e03002 	mvn	r3, r2
    7410:	e0000003 	and	r0, r0, r3
    7414:	e59f3004 	ldr	r3, [pc, #4]	; 7420 <.text+0x7420>
    7418:	e5830004 	str	r0, [r3, #4]
    741c:	eaffffd5 	b	7378 <_malloc_r+0x6ac>
    7420:	0020047c 	eoreq	r0, r0, ip, ror r4
    7424:	00200484 	eoreq	r0, r0, r4, lsl #9
    7428:	00200c34 	eoreq	r0, r0, r4, lsr ip
    742c:	00200888 	eoreq	r0, r0, r8, lsl #17
    7430:	00200c40 	eoreq	r0, r0, r0, asr #24
    7434:	00200c38 	eoreq	r0, r0, r8, lsr ip
    7438:	00200c3c 	eoreq	r0, r0, ip, lsr ip

0000743c <memchr>:
    743c:	e1a0c002 	mov	ip, r2
    7440:	e35c0003 	cmp	ip, #3	; 0x3
    7444:	e52de004 	str	lr, [sp, #-4]!
    7448:	e1a02000 	mov	r2, r0
    744c:	e20110ff 	and	r1, r1, #255	; 0xff
    7450:	9a000001 	bls	745c <memchr+0x20>
    7454:	e2103003 	ands	r3, r0, #3	; 0x3
    7458:	0a00000e 	beq	7498 <memchr+0x5c>
    745c:	e25c2001 	subs	r2, ip, #1	; 0x1
    7460:	3a00000a 	bcc	7490 <memchr+0x54>
    7464:	e5d03000 	ldrb	r3, [r0]
    7468:	e1510003 	cmp	r1, r3
    746c:	049df004 	ldreq	pc, [sp], #4
    7470:	e3a0c000 	mov	ip, #0	; 0x0
    7474:	ea000002 	b	7484 <memchr+0x48>
    7478:	e5f03001 	ldrb	r3, [r0, #1]!
    747c:	e1510003 	cmp	r1, r3
    7480:	0a00002b 	beq	7534 <memchr+0xf8>
    7484:	e152000c 	cmp	r2, ip
    7488:	e28cc001 	add	ip, ip, #1	; 0x1
    748c:	1afffff9 	bne	7478 <memchr+0x3c>
    7490:	e3a00000 	mov	r0, #0	; 0x0
    7494:	e49df004 	ldr	pc, [sp], #4
    7498:	e1a0e003 	mov	lr, r3
    749c:	e2833001 	add	r3, r3, #1	; 0x1
    74a0:	e3530004 	cmp	r3, #4	; 0x4
    74a4:	e081e40e 	add	lr, r1, lr, lsl #8
    74a8:	1afffffb 	bne	749c <memchr+0x60>
    74ac:	e1a00002 	mov	r0, r2
    74b0:	e5902000 	ldr	r2, [r0]
    74b4:	e022200e 	eor	r2, r2, lr
    74b8:	e28234ff 	add	r3, r2, #-16777216	; 0xff000000
    74bc:	e2433801 	sub	r3, r3, #65536	; 0x10000
    74c0:	e2433c01 	sub	r3, r3, #256	; 0x100
    74c4:	e2433001 	sub	r3, r3, #1	; 0x1
    74c8:	e3c3347f 	bic	r3, r3, #2130706432	; 0x7f000000
    74cc:	e3c3387f 	bic	r3, r3, #8323072	; 0x7f0000
    74d0:	e3c33c7f 	bic	r3, r3, #32512	; 0x7f00
    74d4:	e3c3307f 	bic	r3, r3, #127	; 0x7f
    74d8:	e1d32002 	bics	r2, r3, r2
    74dc:	e24cc004 	sub	ip, ip, #4	; 0x4
    74e0:	0a00000f 	beq	7524 <memchr+0xe8>
    74e4:	e5d03000 	ldrb	r3, [r0]
    74e8:	e1510003 	cmp	r1, r3
    74ec:	e1a02000 	mov	r2, r0
    74f0:	0a000010 	beq	7538 <memchr+0xfc>
    74f4:	e5d03001 	ldrb	r3, [r0, #1]
    74f8:	e1510003 	cmp	r1, r3
    74fc:	e2802001 	add	r2, r0, #1	; 0x1
    7500:	0a00000c 	beq	7538 <memchr+0xfc>
    7504:	e5d03002 	ldrb	r3, [r0, #2]
    7508:	e1510003 	cmp	r1, r3
    750c:	e2802002 	add	r2, r0, #2	; 0x2
    7510:	0a000008 	beq	7538 <memchr+0xfc>
    7514:	e5d03003 	ldrb	r3, [r0, #3]
    7518:	e1510003 	cmp	r1, r3
    751c:	e2802003 	add	r2, r0, #3	; 0x3
    7520:	0a000004 	beq	7538 <memchr+0xfc>
    7524:	e35c0003 	cmp	ip, #3	; 0x3
    7528:	e2800004 	add	r0, r0, #4	; 0x4
    752c:	8affffdf 	bhi	74b0 <memchr+0x74>
    7530:	eaffffc9 	b	745c <memchr+0x20>
    7534:	e49df004 	ldr	pc, [sp], #4
    7538:	e1a00002 	mov	r0, r2
    753c:	e49df004 	ldr	pc, [sp], #4

00007540 <memmove>:
    7540:	e1500001 	cmp	r0, r1
    7544:	e92d4010 	stmdb	sp!, {r4, lr}
    7548:	e1a0c000 	mov	ip, r0
    754c:	e1a04001 	mov	r4, r1
    7550:	e1a0e002 	mov	lr, r2
    7554:	9a000011 	bls	75a0 <memmove+0x60>
    7558:	e0813002 	add	r3, r1, r2
    755c:	e1500003 	cmp	r0, r3
    7560:	2a00000e 	bcs	75a0 <memmove+0x60>
    7564:	e2522001 	subs	r2, r2, #1	; 0x1
    7568:	38bd8010 	ldmccia	sp!, {r4, pc}
    756c:	e1a01003 	mov	r1, r3
    7570:	e0623003 	rsb	r3, r2, r3
    7574:	e243c001 	sub	ip, r3, #1	; 0x1
    7578:	e080200e 	add	r2, r0, lr
    757c:	e5713001 	ldrb	r3, [r1, #-1]!
    7580:	e15c0001 	cmp	ip, r1
    7584:	e5623001 	strb	r3, [r2, #-1]!
    7588:	08bd8010 	ldmeqia	sp!, {r4, pc}
    758c:	e5713001 	ldrb	r3, [r1, #-1]!
    7590:	e15c0001 	cmp	ip, r1
    7594:	e5623001 	strb	r3, [r2, #-1]!
    7598:	1afffff7 	bne	757c <memmove+0x3c>
    759c:	e8bd8010 	ldmia	sp!, {r4, pc}
    75a0:	e35e000f 	cmp	lr, #15	; 0xf
    75a4:	8a000008 	bhi	75cc <memmove+0x8c>
    75a8:	e35e0000 	cmp	lr, #0	; 0x0
    75ac:	08bd8010 	ldmeqia	sp!, {r4, pc}
    75b0:	e3a02000 	mov	r2, #0	; 0x0
    75b4:	e4d13001 	ldrb	r3, [r1], #1
    75b8:	e7c2300c 	strb	r3, [r2, ip]
    75bc:	e2822001 	add	r2, r2, #1	; 0x1
    75c0:	e152000e 	cmp	r2, lr
    75c4:	1afffffa 	bne	75b4 <memmove+0x74>
    75c8:	e8bd8010 	ldmia	sp!, {r4, pc}
    75cc:	e1843000 	orr	r3, r4, r0
    75d0:	e3130003 	tst	r3, #3	; 0x3
    75d4:	1afffff3 	bne	75a8 <memmove+0x68>
    75d8:	e1a01004 	mov	r1, r4
    75dc:	e1a0c000 	mov	ip, r0
    75e0:	e5913000 	ldr	r3, [r1]
    75e4:	e58c3000 	str	r3, [ip]
    75e8:	e5912004 	ldr	r2, [r1, #4]
    75ec:	e58c2004 	str	r2, [ip, #4]
    75f0:	e5913008 	ldr	r3, [r1, #8]
    75f4:	e58c3008 	str	r3, [ip, #8]
    75f8:	e24ee010 	sub	lr, lr, #16	; 0x10
    75fc:	e591300c 	ldr	r3, [r1, #12]
    7600:	e35e000f 	cmp	lr, #15	; 0xf
    7604:	e58c300c 	str	r3, [ip, #12]
    7608:	e2811010 	add	r1, r1, #16	; 0x10
    760c:	e28cc010 	add	ip, ip, #16	; 0x10
    7610:	8afffff2 	bhi	75e0 <memmove+0xa0>
    7614:	e35e0003 	cmp	lr, #3	; 0x3
    7618:	9affffe2 	bls	75a8 <memmove+0x68>
    761c:	e24ee004 	sub	lr, lr, #4	; 0x4
    7620:	e4913004 	ldr	r3, [r1], #4
    7624:	e35e0003 	cmp	lr, #3	; 0x3
    7628:	e48c3004 	str	r3, [ip], #4
    762c:	8afffffa 	bhi	761c <memmove+0xdc>
    7630:	e35e0000 	cmp	lr, #0	; 0x0
    7634:	1affffdd 	bne	75b0 <memmove+0x70>
    7638:	e8bd8010 	ldmia	sp!, {r4, pc}

0000763c <__malloc_lock>:
    763c:	e12fff1e 	bx	lr

00007640 <__malloc_unlock>:
    7640:	e12fff1e 	bx	lr

00007644 <_Bfree>:
    7644:	e251c000 	subs	ip, r1, #0	; 0x0
    7648:	1590104c 	ldrne	r1, [r0, #76]
    764c:	159c2004 	ldrne	r2, [ip, #4]
    7650:	17913102 	ldrne	r3, [r1, r2, lsl #2]
    7654:	158c3000 	strne	r3, [ip]
    7658:	1781c102 	strne	ip, [r1, r2, lsl #2]
    765c:	e12fff1e 	bx	lr

00007660 <_hi0bits>:
    7660:	e1a03820 	mov	r3, r0, lsr #16
    7664:	e1a03803 	mov	r3, r3, lsl #16
    7668:	e3530000 	cmp	r3, #0	; 0x0
    766c:	01a00800 	moveq	r0, r0, lsl #16
    7670:	13a03000 	movne	r3, #0	; 0x0
    7674:	03a03010 	moveq	r3, #16	; 0x10
    7678:	e31004ff 	tst	r0, #-16777216	; 0xff000000
    767c:	01a00400 	moveq	r0, r0, lsl #8
    7680:	02833008 	addeq	r3, r3, #8	; 0x8
    7684:	e310020f 	tst	r0, #-268435456	; 0xf0000000
    7688:	01a00200 	moveq	r0, r0, lsl #4
    768c:	02833004 	addeq	r3, r3, #4	; 0x4
    7690:	e3100103 	tst	r0, #-1073741824	; 0xc0000000
    7694:	01a00100 	moveq	r0, r0, lsl #2
    7698:	02833002 	addeq	r3, r3, #2	; 0x2
    769c:	e3500000 	cmp	r0, #0	; 0x0
    76a0:	ba000002 	blt	76b0 <_hi0bits+0x50>
    76a4:	e3100101 	tst	r0, #1073741824	; 0x40000000
    76a8:	03a03020 	moveq	r3, #32	; 0x20
    76ac:	12833001 	addne	r3, r3, #1	; 0x1
    76b0:	e1a00003 	mov	r0, r3
    76b4:	e12fff1e 	bx	lr

000076b8 <_lo0bits>:
    76b8:	e5902000 	ldr	r2, [r0]
    76bc:	e1a01000 	mov	r1, r0
    76c0:	e2120007 	ands	r0, r2, #7	; 0x7
    76c4:	0a00000a 	beq	76f4 <_lo0bits+0x3c>
    76c8:	e3120001 	tst	r2, #1	; 0x1
    76cc:	13a00000 	movne	r0, #0	; 0x0
    76d0:	112fff1e 	bxne	lr
    76d4:	e3120002 	tst	r2, #2	; 0x2
    76d8:	11a030a2 	movne	r3, r2, lsr #1
    76dc:	01a03122 	moveq	r3, r2, lsr #2
    76e0:	13a00001 	movne	r0, #1	; 0x1
    76e4:	03a00002 	moveq	r0, #2	; 0x2
    76e8:	15813000 	strne	r3, [r1]
    76ec:	05813000 	streq	r3, [r1]
    76f0:	e12fff1e 	bx	lr
    76f4:	e1a03802 	mov	r3, r2, lsl #16
    76f8:	e1a03823 	mov	r3, r3, lsr #16
    76fc:	e3530000 	cmp	r3, #0	; 0x0
    7700:	01a02822 	moveq	r2, r2, lsr #16
    7704:	03a00010 	moveq	r0, #16	; 0x10
    7708:	e31200ff 	tst	r2, #255	; 0xff
    770c:	01a02422 	moveq	r2, r2, lsr #8
    7710:	02800008 	addeq	r0, r0, #8	; 0x8
    7714:	e312000f 	tst	r2, #15	; 0xf
    7718:	01a02222 	moveq	r2, r2, lsr #4
    771c:	02800004 	addeq	r0, r0, #4	; 0x4
    7720:	e3120003 	tst	r2, #3	; 0x3
    7724:	01a02122 	moveq	r2, r2, lsr #2
    7728:	02800002 	addeq	r0, r0, #2	; 0x2
    772c:	e3120001 	tst	r2, #1	; 0x1
    7730:	1a000003 	bne	7744 <_lo0bits+0x8c>
    7734:	e1b020a2 	movs	r2, r2, lsr #1
    7738:	03a00020 	moveq	r0, #32	; 0x20
    773c:	012fff1e 	bxeq	lr
    7740:	e2800001 	add	r0, r0, #1	; 0x1
    7744:	e5812000 	str	r2, [r1]
    7748:	e12fff1e 	bx	lr

0000774c <__mcmp>:
    774c:	e5903010 	ldr	r3, [r0, #16]
    7750:	e5912010 	ldr	r2, [r1, #16]
    7754:	e52de004 	str	lr, [sp, #-4]!
    7758:	e053e002 	subs	lr, r3, r2
    775c:	1a00000c 	bne	7794 <__mcmp+0x48>
    7760:	e1a02102 	mov	r2, r2, lsl #2
    7764:	e2800014 	add	r0, r0, #20	; 0x14
    7768:	e2823014 	add	r3, r2, #20	; 0x14
    776c:	e0811003 	add	r1, r1, r3
    7770:	e080c002 	add	ip, r0, r2
    7774:	e51c2004 	ldr	r2, [ip, #-4]
    7778:	e5113004 	ldr	r3, [r1, #-4]
    777c:	e1520003 	cmp	r2, r3
    7780:	e24cc004 	sub	ip, ip, #4	; 0x4
    7784:	e2411004 	sub	r1, r1, #4	; 0x4
    7788:	1a000003 	bne	779c <__mcmp+0x50>
    778c:	e150000c 	cmp	r0, ip
    7790:	3afffff7 	bcc	7774 <__mcmp+0x28>
    7794:	e1a0000e 	mov	r0, lr
    7798:	e49df004 	ldr	pc, [sp], #4
    779c:	33e0e000 	mvncc	lr, #0	; 0x0
    77a0:	23a0e001 	movcs	lr, #1	; 0x1
    77a4:	e1a0000e 	mov	r0, lr
    77a8:	e49df004 	ldr	pc, [sp], #4

000077ac <_ulp>:
    77ac:	e3c00102 	bic	r0, r0, #-2147483648	; 0x80000000
    77b0:	e1a00a20 	mov	r0, r0, lsr #20
    77b4:	e1a00a00 	mov	r0, r0, lsl #20
    77b8:	e240250d 	sub	r2, r0, #54525952	; 0x3400000
    77bc:	e3520000 	cmp	r2, #0	; 0x0
    77c0:	e2623000 	rsb	r3, r2, #0	; 0x0
    77c4:	e1a0ca43 	mov	ip, r3, asr #20
    77c8:	c1a00002 	movgt	r0, r2
    77cc:	c3a01000 	movgt	r1, #0	; 0x0
    77d0:	c12fff1e 	bxgt	lr
    77d4:	e35c0013 	cmp	ip, #19	; 0x13
    77d8:	e24c3014 	sub	r3, ip, #20	; 0x14
    77dc:	d3a03702 	movle	r3, #524288	; 0x80000
    77e0:	d1a00c53 	movle	r0, r3, asr ip
    77e4:	d3a01000 	movle	r1, #0	; 0x0
    77e8:	d12fff1e 	bxle	lr
    77ec:	e353001e 	cmp	r3, #30	; 0x1e
    77f0:	e263201f 	rsb	r2, r3, #31	; 0x1f
    77f4:	e3a03001 	mov	r3, #1	; 0x1
    77f8:	d3a03001 	movle	r3, #1	; 0x1
    77fc:	d1a03213 	movle	r3, r3, lsl r2
    7800:	e3a00000 	mov	r0, #0	; 0x0
    7804:	e1a01003 	mov	r1, r3
    7808:	e12fff1e 	bx	lr

0000780c <_b2d>:
    780c:	e5903010 	ldr	r3, [r0, #16]
    7810:	e92d40f0 	stmdb	sp!, {r4, r5, r6, r7, lr}
    7814:	e2806014 	add	r6, r0, #20	; 0x14
    7818:	e0863103 	add	r3, r6, r3, lsl #2
    781c:	e5137004 	ldr	r7, [r3, #-4]
    7820:	e1a00007 	mov	r0, r7
    7824:	e1a04001 	mov	r4, r1
    7828:	e2435004 	sub	r5, r3, #4	; 0x4
    782c:	ebffff8b 	bl	7660 <_hi0bits>
    7830:	e2603020 	rsb	r3, r0, #32	; 0x20
    7834:	e350000a 	cmp	r0, #10	; 0xa
    7838:	e1a02000 	mov	r2, r0
    783c:	e5843000 	str	r3, [r4]
    7840:	ca00000a 	bgt	7870 <_b2d+0x64>
    7844:	e1560005 	cmp	r6, r5
    7848:	35153004 	ldrcc	r3, [r5, #-4]
    784c:	e260c00b 	rsb	ip, r0, #11	; 0xb
    7850:	31a0ec33 	movcc	lr, r3, lsr ip
    7854:	e1a03c37 	mov	r3, r7, lsr ip
    7858:	23a0e000 	movcs	lr, #0	; 0x0
    785c:	e2822015 	add	r2, r2, #21	; 0x15
    7860:	e18e1217 	orr	r1, lr, r7, lsl r2
    7864:	e38305ff 	orr	r0, r3, #1069547520	; 0x3fc00000
    7868:	e3800603 	orr	r0, r0, #3145728	; 0x300000
    786c:	e8bd80f0 	ldmia	sp!, {r4, r5, r6, r7, pc}
    7870:	e1560005 	cmp	r6, r5
    7874:	23a0e000 	movcs	lr, #0	; 0x0
    7878:	3535e004 	ldrcc	lr, [r5, #-4]!
    787c:	e250200b 	subs	r2, r0, #11	; 0xb
    7880:	1a000003 	bne	7894 <_b2d+0x88>
    7884:	e38705ff 	orr	r0, r7, #1069547520	; 0x3fc00000
    7888:	e3800603 	orr	r0, r0, #3145728	; 0x300000
    788c:	e1a0100e 	mov	r1, lr
    7890:	e8bd80f0 	ldmia	sp!, {r4, r5, r6, r7, pc}
    7894:	e1550006 	cmp	r5, r6
    7898:	85153004 	ldrhi	r3, [r5, #-4]
    789c:	e262c020 	rsb	ip, r2, #32	; 0x20
    78a0:	81a04c33 	movhi	r4, r3, lsr ip
    78a4:	e1a03217 	mov	r3, r7, lsl r2
    78a8:	e38335ff 	orr	r3, r3, #1069547520	; 0x3fc00000
    78ac:	93a04000 	movls	r4, #0	; 0x0
    78b0:	e3833603 	orr	r3, r3, #3145728	; 0x300000
    78b4:	e1830c3e 	orr	r0, r3, lr, lsr ip
    78b8:	e184121e 	orr	r1, r4, lr, lsl r2
    78bc:	e8bd80f0 	ldmia	sp!, {r4, r5, r6, r7, pc}

000078c0 <_ratio>:
    78c0:	e92d43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    78c4:	e24dd008 	sub	sp, sp, #8	; 0x8
    78c8:	e1a04001 	mov	r4, r1
    78cc:	e28d1004 	add	r1, sp, #4	; 0x4
    78d0:	e1a05000 	mov	r5, r0
    78d4:	ebffffcc 	bl	780c <_b2d>
    78d8:	e1a06000 	mov	r6, r0
    78dc:	e1a07001 	mov	r7, r1
    78e0:	e1a00004 	mov	r0, r4
    78e4:	e1a0100d 	mov	r1, sp
    78e8:	ebffffc7 	bl	780c <_b2d>
    78ec:	e5942010 	ldr	r2, [r4, #16]
    78f0:	e1a09001 	mov	r9, r1
    78f4:	e5951010 	ldr	r1, [r5, #16]
    78f8:	e59d3004 	ldr	r3, [sp, #4]
    78fc:	e0621001 	rsb	r1, r2, r1
    7900:	e59d2000 	ldr	r2, [sp]
    7904:	e0623003 	rsb	r3, r2, r3
    7908:	e0833281 	add	r3, r3, r1, lsl #5
    790c:	e1a08000 	mov	r8, r0
    7910:	e3530000 	cmp	r3, #0	; 0x0
    7914:	c0866a03 	addgt	r6, r6, r3, lsl #20
    7918:	d0488a03 	suble	r8, r8, r3, lsl #20
    791c:	e1a00006 	mov	r0, r6
    7920:	e1a01007 	mov	r1, r7
    7924:	e1a02008 	mov	r2, r8
    7928:	e1a03009 	mov	r3, r9
    792c:	eb000763 	bl	96c0 <__divdf3>
    7930:	e28dd008 	add	sp, sp, #8	; 0x8
    7934:	e8bd83f0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, pc}

00007938 <_mprec_log10>:
    7938:	e3500017 	cmp	r0, #23	; 0x17
    793c:	e92d4010 	stmdb	sp!, {r4, lr}
    7940:	e1a04000 	mov	r4, r0
    7944:	c3a005ff 	movgt	r0, #1069547520	; 0x3fc00000
    7948:	c2800603 	addgt	r0, r0, #3145728	; 0x300000
    794c:	c3a01000 	movgt	r1, #0	; 0x0
    7950:	ca000003 	bgt	7964 <_mprec_log10+0x2c>
    7954:	e59f3024 	ldr	r3, [pc, #36]	; 7980 <.text+0x7980>
    7958:	e0833184 	add	r3, r3, r4, lsl #3
    795c:	e8930003 	ldmia	r3, {r0, r1}
    7960:	e8bd8010 	ldmia	sp!, {r4, pc}
    7964:	e3a02101 	mov	r2, #1073741824	; 0x40000000
    7968:	e2822709 	add	r2, r2, #2359296	; 0x240000
    796c:	e3a03000 	mov	r3, #0	; 0x0
    7970:	eb00066e 	bl	9330 <__muldf3>
    7974:	e2544001 	subs	r4, r4, #1	; 0x1
    7978:	1afffff9 	bne	7964 <_mprec_log10+0x2c>
    797c:	e8bd8010 	ldmia	sp!, {r4, pc}
    7980:	0000a3b0 	streqh	sl, [r0], -r0

00007984 <_Balloc>:
    7984:	e590c04c 	ldr	ip, [r0, #76]
    7988:	e35c0000 	cmp	ip, #0	; 0x0
    798c:	e92d4070 	stmdb	sp!, {r4, r5, r6, lr}
    7990:	e3a02010 	mov	r2, #16	; 0x10
    7994:	e1a06001 	mov	r6, r1
    7998:	e1a04000 	mov	r4, r0
    799c:	e3a01004 	mov	r1, #4	; 0x4
    79a0:	0a00000c 	beq	79d8 <_Balloc+0x54>
    79a4:	e79c5106 	ldr	r5, [ip, r6, lsl #2]
    79a8:	e3550000 	cmp	r5, #0	; 0x0
    79ac:	15953000 	ldrne	r3, [r5]
    79b0:	e3a02001 	mov	r2, #1	; 0x1
    79b4:	e1a00004 	mov	r0, r4
    79b8:	e1a01002 	mov	r1, r2
    79bc:	178c3106 	strne	r3, [ip, r6, lsl #2]
    79c0:	0a00000b 	beq	79f4 <_Balloc+0x70>
    79c4:	e3a03000 	mov	r3, #0	; 0x0
    79c8:	e585300c 	str	r3, [r5, #12]
    79cc:	e5853010 	str	r3, [r5, #16]
    79d0:	e1a00005 	mov	r0, r5
    79d4:	e8bd8070 	ldmia	sp!, {r4, r5, r6, pc}
    79d8:	eb0003ee 	bl	8998 <_calloc_r>
    79dc:	e3500000 	cmp	r0, #0	; 0x0
    79e0:	e1a0c000 	mov	ip, r0
    79e4:	e1a05000 	mov	r5, r0
    79e8:	e584004c 	str	r0, [r4, #76]
    79ec:	1affffec 	bne	79a4 <_Balloc+0x20>
    79f0:	eafffff6 	b	79d0 <_Balloc+0x4c>
    79f4:	e1a04612 	mov	r4, r2, lsl r6
    79f8:	e1a02104 	mov	r2, r4, lsl #2
    79fc:	e2822014 	add	r2, r2, #20	; 0x14
    7a00:	eb0003e4 	bl	8998 <_calloc_r>
    7a04:	e3500000 	cmp	r0, #0	; 0x0
    7a08:	0afffff0 	beq	79d0 <_Balloc+0x4c>
    7a0c:	e1a05000 	mov	r5, r0
    7a10:	e5806004 	str	r6, [r0, #4]
    7a14:	e5804008 	str	r4, [r0, #8]
    7a18:	eaffffe9 	b	79c4 <_Balloc+0x40>

00007a1c <_d2b>:
    7a1c:	e92d47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    7a20:	e1a04001 	mov	r4, r1
    7a24:	e24dd008 	sub	sp, sp, #8	; 0x8
    7a28:	e3a01001 	mov	r1, #1	; 0x1
    7a2c:	e1a05002 	mov	r5, r2
    7a30:	e1a0a003 	mov	sl, r3
    7a34:	e59d9028 	ldr	r9, [sp, #40]
    7a38:	ebffffd1 	bl	7984 <_Balloc>
    7a3c:	e3c42102 	bic	r2, r4, #-2147483648	; 0x80000000
    7a40:	e3c434ff 	bic	r3, r4, #-16777216	; 0xff000000
    7a44:	e3c3360f 	bic	r3, r3, #15728640	; 0xf00000
    7a48:	e1b07a22 	movs	r7, r2, lsr #20
    7a4c:	e58d3000 	str	r3, [sp]
    7a50:	13833601 	orrne	r3, r3, #1048576	; 0x100000
    7a54:	158d3000 	strne	r3, [sp]
    7a58:	e3550000 	cmp	r5, #0	; 0x0
    7a5c:	e1a06000 	mov	r6, r0
    7a60:	e2808014 	add	r8, r0, #20	; 0x14
    7a64:	0a000022 	beq	7af4 <_d2b+0xd8>
    7a68:	e28d0008 	add	r0, sp, #8	; 0x8
    7a6c:	e5205004 	str	r5, [r0, #-4]!
    7a70:	ebffff10 	bl	76b8 <_lo0bits>
    7a74:	e3500000 	cmp	r0, #0	; 0x0
    7a78:	0a000030 	beq	7b40 <_d2b+0x124>
    7a7c:	e89d000c 	ldmia	sp, {r2, r3}
    7a80:	e2601020 	rsb	r1, r0, #32	; 0x20
    7a84:	e1833112 	orr	r3, r3, r2, lsl r1
    7a88:	e5863014 	str	r3, [r6, #20]
    7a8c:	e59d3000 	ldr	r3, [sp]
    7a90:	e1a03033 	mov	r3, r3, lsr r0
    7a94:	e58d3000 	str	r3, [sp]
    7a98:	e3530000 	cmp	r3, #0	; 0x0
    7a9c:	03a04001 	moveq	r4, #1	; 0x1
    7aa0:	13a04002 	movne	r4, #2	; 0x2
    7aa4:	e3570000 	cmp	r7, #0	; 0x0
    7aa8:	e5883004 	str	r3, [r8, #4]
    7aac:	10803007 	addne	r3, r0, r7
    7ab0:	12433e43 	subne	r3, r3, #1072	; 0x430
    7ab4:	12433003 	subne	r3, r3, #3	; 0x3
    7ab8:	12602035 	rsbne	r2, r0, #53	; 0x35
    7abc:	e5864010 	str	r4, [r6, #16]
    7ac0:	158a3000 	strne	r3, [sl]
    7ac4:	15892000 	strne	r2, [r9]
    7ac8:	1a000019 	bne	7b34 <_d2b+0x118>
    7acc:	e2403e43 	sub	r3, r0, #1072	; 0x430
    7ad0:	e0882104 	add	r2, r8, r4, lsl #2
    7ad4:	e2433002 	sub	r3, r3, #2	; 0x2
    7ad8:	e58a3000 	str	r3, [sl]
    7adc:	e5120004 	ldr	r0, [r2, #-4]
    7ae0:	ebfffede 	bl	7660 <_hi0bits>
    7ae4:	e1a04284 	mov	r4, r4, lsl #5
    7ae8:	e0604004 	rsb	r4, r0, r4
    7aec:	e5894000 	str	r4, [r9]
    7af0:	ea00000f 	b	7b34 <_d2b+0x118>
    7af4:	e1a0000d 	mov	r0, sp
    7af8:	ebfffeee 	bl	76b8 <_lo0bits>
    7afc:	e59d3000 	ldr	r3, [sp]
    7b00:	e3570000 	cmp	r7, #0	; 0x0
    7b04:	e2800020 	add	r0, r0, #32	; 0x20
    7b08:	e5863014 	str	r3, [r6, #20]
    7b0c:	10803007 	addne	r3, r0, r7
    7b10:	e3a02001 	mov	r2, #1	; 0x1
    7b14:	12433e43 	subne	r3, r3, #1072	; 0x430
    7b18:	e5862010 	str	r2, [r6, #16]
    7b1c:	e1a04002 	mov	r4, r2
    7b20:	12433003 	subne	r3, r3, #3	; 0x3
    7b24:	12602035 	rsbne	r2, r0, #53	; 0x35
    7b28:	158a3000 	strne	r3, [sl]
    7b2c:	15892000 	strne	r2, [r9]
    7b30:	0affffe5 	beq	7acc <_d2b+0xb0>
    7b34:	e1a00006 	mov	r0, r6
    7b38:	e28dd008 	add	sp, sp, #8	; 0x8
    7b3c:	e8bd87f0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    7b40:	e59d3004 	ldr	r3, [sp, #4]
    7b44:	e5863014 	str	r3, [r6, #20]
    7b48:	e59d3000 	ldr	r3, [sp]
    7b4c:	eaffffd1 	b	7a98 <_d2b+0x7c>

00007b50 <__mdiff>:
    7b50:	e92d45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
    7b54:	e1a04001 	mov	r4, r1
    7b58:	e1a07000 	mov	r7, r0
    7b5c:	e1a01002 	mov	r1, r2
    7b60:	e1a00004 	mov	r0, r4
    7b64:	e1a05002 	mov	r5, r2
    7b68:	ebfffef7 	bl	774c <__mcmp>
    7b6c:	e2506000 	subs	r6, r0, #0	; 0x0
    7b70:	0a00003a 	beq	7c60 <__mdiff+0x110>
    7b74:	b1a03005 	movlt	r3, r5
    7b78:	b1a05004 	movlt	r5, r4
    7b7c:	b1a04003 	movlt	r4, r3
    7b80:	e1a00007 	mov	r0, r7
    7b84:	e5941004 	ldr	r1, [r4, #4]
    7b88:	b3a0a001 	movlt	sl, #1	; 0x1
    7b8c:	a3a0a000 	movge	sl, #0	; 0x0
    7b90:	ebffff7b 	bl	7984 <_Balloc>
    7b94:	e5953010 	ldr	r3, [r5, #16]
    7b98:	e5946010 	ldr	r6, [r4, #16]
    7b9c:	e284e014 	add	lr, r4, #20	; 0x14
    7ba0:	e2854014 	add	r4, r5, #20	; 0x14
    7ba4:	e580a00c 	str	sl, [r0, #12]
    7ba8:	e1a08000 	mov	r8, r0
    7bac:	e0847103 	add	r7, r4, r3, lsl #2
    7bb0:	e08ea106 	add	sl, lr, r6, lsl #2
    7bb4:	e280c014 	add	ip, r0, #20	; 0x14
    7bb8:	e3a05000 	mov	r5, #0	; 0x0
    7bbc:	e4942004 	ldr	r2, [r4], #4
    7bc0:	e49e0004 	ldr	r0, [lr], #4
    7bc4:	e1a01802 	mov	r1, r2, lsl #16
    7bc8:	e1a03800 	mov	r3, r0, lsl #16
    7bcc:	e1a03823 	mov	r3, r3, lsr #16
    7bd0:	e1a01821 	mov	r1, r1, lsr #16
    7bd4:	e0613003 	rsb	r3, r1, r3
    7bd8:	e1a02822 	mov	r2, r2, lsr #16
    7bdc:	e0833005 	add	r3, r3, r5
    7be0:	e0622820 	rsb	r2, r2, r0, lsr #16
    7be4:	e0822843 	add	r2, r2, r3, asr #16
    7be8:	e1570004 	cmp	r7, r4
    7bec:	e1cc20b2 	strh	r2, [ip, #2]
    7bf0:	e1a05842 	mov	r5, r2, asr #16
    7bf4:	e0cc30b4 	strh	r3, [ip], #4
    7bf8:	8affffef 	bhi	7bbc <__mdiff+0x6c>
    7bfc:	e15a000e 	cmp	sl, lr
    7c00:	9a00000a 	bls	7c30 <__mdiff+0xe0>
    7c04:	e49e3004 	ldr	r3, [lr], #4
    7c08:	e1a02803 	mov	r2, r3, lsl #16
    7c0c:	e1a02822 	mov	r2, r2, lsr #16
    7c10:	e0822005 	add	r2, r2, r5
    7c14:	e1a01842 	mov	r1, r2, asr #16
    7c18:	e0811823 	add	r1, r1, r3, lsr #16
    7c1c:	e15a000e 	cmp	sl, lr
    7c20:	e1cc10b2 	strh	r1, [ip, #2]
    7c24:	e1a05841 	mov	r5, r1, asr #16
    7c28:	e0cc20b4 	strh	r2, [ip], #4
    7c2c:	8afffff4 	bhi	7c04 <__mdiff+0xb4>
    7c30:	e51c3004 	ldr	r3, [ip, #-4]
    7c34:	e3530000 	cmp	r3, #0	; 0x0
    7c38:	1a000005 	bne	7c54 <__mdiff+0x104>
    7c3c:	e1a0200c 	mov	r2, ip
    7c40:	e5123008 	ldr	r3, [r2, #-8]
    7c44:	e3530000 	cmp	r3, #0	; 0x0
    7c48:	e2466001 	sub	r6, r6, #1	; 0x1
    7c4c:	e2422004 	sub	r2, r2, #4	; 0x4
    7c50:	0afffffa 	beq	7c40 <__mdiff+0xf0>
    7c54:	e1a00008 	mov	r0, r8
    7c58:	e5886010 	str	r6, [r8, #16]
    7c5c:	e8bd85f0 	ldmia	sp!, {r4, r5, r6, r7, r8, sl, pc}
    7c60:	e1a00007 	mov	r0, r7
    7c64:	e1a01006 	mov	r1, r6
    7c68:	ebffff45 	bl	7984 <_Balloc>
    7c6c:	e3a03001 	mov	r3, #1	; 0x1
    7c70:	e1a08000 	mov	r8, r0
    7c74:	e5803010 	str	r3, [r0, #16]
    7c78:	e5806014 	str	r6, [r0, #20]
    7c7c:	e1a00008 	mov	r0, r8
    7c80:	e8bd85f0 	ldmia	sp!, {r4, r5, r6, r7, r8, sl, pc}

00007c84 <_lshift>:
    7c84:	e5913010 	ldr	r3, [r1, #16]
    7c88:	e92d45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
    7c8c:	e2833001 	add	r3, r3, #1	; 0x1
    7c90:	e1a042c2 	mov	r4, r2, asr #5
    7c94:	e1a06002 	mov	r6, r2
    7c98:	e5912008 	ldr	r2, [r1, #8]
    7c9c:	e0845003 	add	r5, r4, r3
    7ca0:	e1550002 	cmp	r5, r2
    7ca4:	e1a07001 	mov	r7, r1
    7ca8:	e1a0a000 	mov	sl, r0
    7cac:	e5911004 	ldr	r1, [r1, #4]
    7cb0:	da000003 	ble	7cc4 <_lshift+0x40>
    7cb4:	e1a02082 	mov	r2, r2, lsl #1
    7cb8:	e1550002 	cmp	r5, r2
    7cbc:	e2811001 	add	r1, r1, #1	; 0x1
    7cc0:	cafffffb 	bgt	7cb4 <_lshift+0x30>
    7cc4:	e1a0000a 	mov	r0, sl
    7cc8:	ebffff2d 	bl	7984 <_Balloc>
    7ccc:	e3540000 	cmp	r4, #0	; 0x0
    7cd0:	e1a08000 	mov	r8, r0
    7cd4:	e2800014 	add	r0, r0, #20	; 0x14
    7cd8:	da000005 	ble	7cf4 <_lshift+0x70>
    7cdc:	e3a03000 	mov	r3, #0	; 0x0
    7ce0:	e1a02003 	mov	r2, r3
    7ce4:	e2833001 	add	r3, r3, #1	; 0x1
    7ce8:	e1540003 	cmp	r4, r3
    7cec:	e4802004 	str	r2, [r0], #4
    7cf0:	1afffffb 	bne	7ce4 <_lshift+0x60>
    7cf4:	e5973010 	ldr	r3, [r7, #16]
    7cf8:	e2871014 	add	r1, r7, #20	; 0x14
    7cfc:	e216401f 	ands	r4, r6, #31	; 0x1f
    7d00:	e081c103 	add	ip, r1, r3, lsl #2
    7d04:	0a000012 	beq	7d54 <_lshift+0xd0>
    7d08:	e264e020 	rsb	lr, r4, #32	; 0x20
    7d0c:	e3a02000 	mov	r2, #0	; 0x0
    7d10:	e5913000 	ldr	r3, [r1]
    7d14:	e1823413 	orr	r3, r2, r3, lsl r4
    7d18:	e4803004 	str	r3, [r0], #4
    7d1c:	e4912004 	ldr	r2, [r1], #4
    7d20:	e15c0001 	cmp	ip, r1
    7d24:	e1a02e32 	mov	r2, r2, lsr lr
    7d28:	8afffff8 	bhi	7d10 <_lshift+0x8c>
    7d2c:	e3520000 	cmp	r2, #0	; 0x0
    7d30:	e5802000 	str	r2, [r0]
    7d34:	12855001 	addne	r5, r5, #1	; 0x1
    7d38:	e2453001 	sub	r3, r5, #1	; 0x1
    7d3c:	e1a0000a 	mov	r0, sl
    7d40:	e5883010 	str	r3, [r8, #16]
    7d44:	e1a01007 	mov	r1, r7
    7d48:	ebfffe3d 	bl	7644 <_Bfree>
    7d4c:	e1a00008 	mov	r0, r8
    7d50:	e8bd85f0 	ldmia	sp!, {r4, r5, r6, r7, r8, sl, pc}
    7d54:	e4913004 	ldr	r3, [r1], #4
    7d58:	e15c0001 	cmp	ip, r1
    7d5c:	e4803004 	str	r3, [r0], #4
    7d60:	9afffff4 	bls	7d38 <_lshift+0xb4>
    7d64:	e4913004 	ldr	r3, [r1], #4
    7d68:	e15c0001 	cmp	ip, r1
    7d6c:	e4803004 	str	r3, [r0], #4
    7d70:	8afffff7 	bhi	7d54 <_lshift+0xd0>
    7d74:	eaffffef 	b	7d38 <_lshift+0xb4>

00007d78 <_multiply>:
    7d78:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    7d7c:	e5918010 	ldr	r8, [r1, #16]
    7d80:	e5925010 	ldr	r5, [r2, #16]
    7d84:	e1580005 	cmp	r8, r5
    7d88:	b1a03002 	movlt	r3, r2
    7d8c:	e1a06002 	mov	r6, r2
    7d90:	b1a06001 	movlt	r6, r1
    7d94:	e1a04001 	mov	r4, r1
    7d98:	b1a08005 	movlt	r8, r5
    7d9c:	b1a04003 	movlt	r4, r3
    7da0:	b5965010 	ldrlt	r5, [r6, #16]
    7da4:	e994000a 	ldmib	r4, {r1, r3}
    7da8:	e0889005 	add	r9, r8, r5
    7dac:	e1590003 	cmp	r9, r3
    7db0:	e24dd00c 	sub	sp, sp, #12	; 0xc
    7db4:	c2811001 	addgt	r1, r1, #1	; 0x1
    7db8:	ebfffef1 	bl	7984 <_Balloc>
    7dbc:	e2801014 	add	r1, r0, #20	; 0x14
    7dc0:	e58d0000 	str	r0, [sp]
    7dc4:	e0810109 	add	r0, r1, r9, lsl #2
    7dc8:	e1510000 	cmp	r1, r0
    7dcc:	e58d0004 	str	r0, [sp, #4]
    7dd0:	2a000005 	bcs	7dec <_multiply+0x74>
    7dd4:	e1a03001 	mov	r3, r1
    7dd8:	e3a02000 	mov	r2, #0	; 0x0
    7ddc:	e4832004 	str	r2, [r3], #4
    7de0:	e59d0004 	ldr	r0, [sp, #4]
    7de4:	e1500003 	cmp	r0, r3
    7de8:	8afffffb 	bhi	7ddc <_multiply+0x64>
    7dec:	e2867014 	add	r7, r6, #20	; 0x14
    7df0:	e0875105 	add	r5, r7, r5, lsl #2
    7df4:	e284b014 	add	fp, r4, #20	; 0x14
    7df8:	e1570005 	cmp	r7, r5
    7dfc:	e58d5008 	str	r5, [sp, #8]
    7e00:	e08b8108 	add	r8, fp, r8, lsl #2
    7e04:	2a000038 	bcs	7eec <_multiply+0x174>
    7e08:	e1a0a001 	mov	sl, r1
    7e0c:	e5973000 	ldr	r3, [r7]
    7e10:	e1a06803 	mov	r6, r3, lsl #16
    7e14:	e1a06826 	mov	r6, r6, lsr #16
    7e18:	e3560000 	cmp	r6, #0	; 0x0
    7e1c:	0a000015 	beq	7e78 <_multiply+0x100>
    7e20:	e1a0500b 	mov	r5, fp
    7e24:	e1a0400a 	mov	r4, sl
    7e28:	e3a03000 	mov	r3, #0	; 0x0
    7e2c:	e594c000 	ldr	ip, [r4]
    7e30:	e4950004 	ldr	r0, [r5], #4
    7e34:	e1a0280c 	mov	r2, ip, lsl #16
    7e38:	e1a01800 	mov	r1, r0, lsl #16
    7e3c:	e1a02822 	mov	r2, r2, lsr #16
    7e40:	e0832002 	add	r2, r3, r2
    7e44:	e1a01821 	mov	r1, r1, lsr #16
    7e48:	e1a00820 	mov	r0, r0, lsr #16
    7e4c:	e1a0c82c 	mov	ip, ip, lsr #16
    7e50:	e02e2691 	mla	lr, r1, r6, r2
    7e54:	e023c690 	mla	r3, r0, r6, ip
    7e58:	e1580005 	cmp	r8, r5
    7e5c:	e083382e 	add	r3, r3, lr, lsr #16
    7e60:	e1c430b2 	strh	r3, [r4, #2]
    7e64:	e0c4e0b4 	strh	lr, [r4], #4
    7e68:	e1a03823 	mov	r3, r3, lsr #16
    7e6c:	8affffee 	bhi	7e2c <_multiply+0xb4>
    7e70:	e5843000 	str	r3, [r4]
    7e74:	e5973000 	ldr	r3, [r7]
    7e78:	e1b05823 	movs	r5, r3, lsr #16
    7e7c:	0a000015 	beq	7ed8 <_multiply+0x160>
    7e80:	e59ae000 	ldr	lr, [sl]
    7e84:	e1a0c00a 	mov	ip, sl
    7e88:	e1a0400b 	mov	r4, fp
    7e8c:	e3a00000 	mov	r0, #0	; 0x0
    7e90:	e4941004 	ldr	r1, [r4], #4
    7e94:	e59c2000 	ldr	r2, [ip]
    7e98:	e1a03801 	mov	r3, r1, lsl #16
    7e9c:	e0802822 	add	r2, r0, r2, lsr #16
    7ea0:	e1a03823 	mov	r3, r3, lsr #16
    7ea4:	e0202593 	mla	r0, r3, r5, r2
    7ea8:	e1cce0b0 	strh	lr, [ip]
    7eac:	e1cc00b2 	strh	r0, [ip, #2]
    7eb0:	e5bc3004 	ldr	r3, [ip, #4]!
    7eb4:	e1a03803 	mov	r3, r3, lsl #16
    7eb8:	e1a01821 	mov	r1, r1, lsr #16
    7ebc:	e1a03823 	mov	r3, r3, lsr #16
    7ec0:	e0223591 	mla	r2, r1, r5, r3
    7ec4:	e1580004 	cmp	r8, r4
    7ec8:	e082e820 	add	lr, r2, r0, lsr #16
    7ecc:	e1a0082e 	mov	r0, lr, lsr #16
    7ed0:	8affffee 	bhi	7e90 <_multiply+0x118>
    7ed4:	e58ce000 	str	lr, [ip]
    7ed8:	e59d2008 	ldr	r2, [sp, #8]
    7edc:	e2877004 	add	r7, r7, #4	; 0x4
    7ee0:	e1520007 	cmp	r2, r7
    7ee4:	828aa004 	addhi	sl, sl, #4	; 0x4
    7ee8:	8affffc7 	bhi	7e0c <_multiply+0x94>
    7eec:	e3590000 	cmp	r9, #0	; 0x0
    7ef0:	da00000b 	ble	7f24 <_multiply+0x1ac>
    7ef4:	e59d0004 	ldr	r0, [sp, #4]
    7ef8:	e5103004 	ldr	r3, [r0, #-4]
    7efc:	e3530000 	cmp	r3, #0	; 0x0
    7f00:	1a000007 	bne	7f24 <_multiply+0x1ac>
    7f04:	e1a02000 	mov	r2, r0
    7f08:	ea000003 	b	7f1c <_multiply+0x1a4>
    7f0c:	e5123008 	ldr	r3, [r2, #-8]
    7f10:	e3530000 	cmp	r3, #0	; 0x0
    7f14:	e2422004 	sub	r2, r2, #4	; 0x4
    7f18:	1a000001 	bne	7f24 <_multiply+0x1ac>
    7f1c:	e2599001 	subs	r9, r9, #1	; 0x1
    7f20:	1afffff9 	bne	7f0c <_multiply+0x194>
    7f24:	e59d2000 	ldr	r2, [sp]
    7f28:	e1a00002 	mov	r0, r2
    7f2c:	e5829010 	str	r9, [r2, #16]
    7f30:	e28dd00c 	add	sp, sp, #12	; 0xc
    7f34:	e8bd8ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00007f38 <_i2b>:
    7f38:	e92d4010 	stmdb	sp!, {r4, lr}
    7f3c:	e1a04001 	mov	r4, r1
    7f40:	e3a01001 	mov	r1, #1	; 0x1
    7f44:	ebfffe8e 	bl	7984 <_Balloc>
    7f48:	e3a03001 	mov	r3, #1	; 0x1
    7f4c:	e5803010 	str	r3, [r0, #16]
    7f50:	e5804014 	str	r4, [r0, #20]
    7f54:	e8bd8010 	ldmia	sp!, {r4, pc}

00007f58 <_multadd>:
    7f58:	e92d41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    7f5c:	e5916010 	ldr	r6, [r1, #16]
    7f60:	e1a07001 	mov	r7, r1
    7f64:	e1a08000 	mov	r8, r0
    7f68:	e1a04002 	mov	r4, r2
    7f6c:	e1a05003 	mov	r5, r3
    7f70:	e281c014 	add	ip, r1, #20	; 0x14
    7f74:	e3a0e000 	mov	lr, #0	; 0x0
    7f78:	e59c1000 	ldr	r1, [ip]
    7f7c:	e1a03801 	mov	r3, r1, lsl #16
    7f80:	e1a03823 	mov	r3, r3, lsr #16
    7f84:	e0225394 	mla	r2, r4, r3, r5
    7f88:	e1a01821 	mov	r1, r1, lsr #16
    7f8c:	e1a03822 	mov	r3, r2, lsr #16
    7f90:	e0203194 	mla	r0, r4, r1, r3
    7f94:	e1a02802 	mov	r2, r2, lsl #16
    7f98:	e1a02822 	mov	r2, r2, lsr #16
    7f9c:	e28ee001 	add	lr, lr, #1	; 0x1
    7fa0:	e0822800 	add	r2, r2, r0, lsl #16
    7fa4:	e156000e 	cmp	r6, lr
    7fa8:	e48c2004 	str	r2, [ip], #4
    7fac:	e1a05820 	mov	r5, r0, lsr #16
    7fb0:	cafffff0 	bgt	7f78 <_multadd+0x20>
    7fb4:	e3550000 	cmp	r5, #0	; 0x0
    7fb8:	0a000006 	beq	7fd8 <_multadd+0x80>
    7fbc:	e5973008 	ldr	r3, [r7, #8]
    7fc0:	e1560003 	cmp	r6, r3
    7fc4:	aa000005 	bge	7fe0 <_multadd+0x88>
    7fc8:	e2862001 	add	r2, r6, #1	; 0x1
    7fcc:	e0873106 	add	r3, r7, r6, lsl #2
    7fd0:	e5835014 	str	r5, [r3, #20]
    7fd4:	e5872010 	str	r2, [r7, #16]
    7fd8:	e1a00007 	mov	r0, r7
    7fdc:	e8bd81f0 	ldmia	sp!, {r4, r5, r6, r7, r8, pc}
    7fe0:	e5971004 	ldr	r1, [r7, #4]
    7fe4:	e1a00008 	mov	r0, r8
    7fe8:	e2811001 	add	r1, r1, #1	; 0x1
    7fec:	ebfffe64 	bl	7984 <_Balloc>
    7ff0:	e5972010 	ldr	r2, [r7, #16]
    7ff4:	e1a02102 	mov	r2, r2, lsl #2
    7ff8:	e287100c 	add	r1, r7, #12	; 0xc
    7ffc:	e1a04000 	mov	r4, r0
    8000:	e2822008 	add	r2, r2, #8	; 0x8
    8004:	e280000c 	add	r0, r0, #12	; 0xc
    8008:	ebffe760 	bl	1d90 <memcpy>
    800c:	e1a01007 	mov	r1, r7
    8010:	e1a00008 	mov	r0, r8
    8014:	ebfffd8a 	bl	7644 <_Bfree>
    8018:	e1a07004 	mov	r7, r4
    801c:	eaffffe9 	b	7fc8 <_multadd+0x70>

00008020 <_pow5mult>:
    8020:	e92d41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    8024:	e1a04002 	mov	r4, r2
    8028:	e2122003 	ands	r2, r2, #3	; 0x3
    802c:	e1a07000 	mov	r7, r0
    8030:	e1a08001 	mov	r8, r1
    8034:	1a000025 	bne	80d0 <_pow5mult+0xb0>
    8038:	e1b06144 	movs	r6, r4, asr #2
    803c:	0a00001c 	beq	80b4 <_pow5mult+0x94>
    8040:	e5975048 	ldr	r5, [r7, #72]
    8044:	e3550000 	cmp	r5, #0	; 0x0
    8048:	1a000009 	bne	8074 <_pow5mult+0x54>
    804c:	ea000026 	b	80ec <_pow5mult+0xcc>
    8050:	e1b060c6 	movs	r6, r6, asr #1
    8054:	e1a01005 	mov	r1, r5
    8058:	e1a02005 	mov	r2, r5
    805c:	e1a00007 	mov	r0, r7
    8060:	0a000013 	beq	80b4 <_pow5mult+0x94>
    8064:	e5954000 	ldr	r4, [r5]
    8068:	e3540000 	cmp	r4, #0	; 0x0
    806c:	0a000012 	beq	80bc <_pow5mult+0x9c>
    8070:	e1a05004 	mov	r5, r4
    8074:	e3160001 	tst	r6, #1	; 0x1
    8078:	e1a02005 	mov	r2, r5
    807c:	e1a00007 	mov	r0, r7
    8080:	e1a01008 	mov	r1, r8
    8084:	0afffff1 	beq	8050 <_pow5mult+0x30>
    8088:	ebffff3a 	bl	7d78 <_multiply>
    808c:	e1a01008 	mov	r1, r8
    8090:	e1a04000 	mov	r4, r0
    8094:	e1a00007 	mov	r0, r7
    8098:	ebfffd69 	bl	7644 <_Bfree>
    809c:	e1b060c6 	movs	r6, r6, asr #1
    80a0:	e1a08004 	mov	r8, r4
    80a4:	e1a01005 	mov	r1, r5
    80a8:	e1a02005 	mov	r2, r5
    80ac:	e1a00007 	mov	r0, r7
    80b0:	1affffeb 	bne	8064 <_pow5mult+0x44>
    80b4:	e1a00008 	mov	r0, r8
    80b8:	e8bd81f0 	ldmia	sp!, {r4, r5, r6, r7, r8, pc}
    80bc:	ebffff2d 	bl	7d78 <_multiply>
    80c0:	e5850000 	str	r0, [r5]
    80c4:	e1a05000 	mov	r5, r0
    80c8:	e5804000 	str	r4, [r0]
    80cc:	eaffffe8 	b	8074 <_pow5mult+0x54>
    80d0:	e59f3038 	ldr	r3, [pc, #56]	; 8110 <.text+0x8110>
    80d4:	e0833102 	add	r3, r3, r2, lsl #2
    80d8:	e5132004 	ldr	r2, [r3, #-4]
    80dc:	e3a03000 	mov	r3, #0	; 0x0
    80e0:	ebffff9c 	bl	7f58 <_multadd>
    80e4:	e1a08000 	mov	r8, r0
    80e8:	eaffffd2 	b	8038 <_pow5mult+0x18>
    80ec:	e3a01e27 	mov	r1, #624	; 0x270
    80f0:	e2811001 	add	r1, r1, #1	; 0x1
    80f4:	e1a00007 	mov	r0, r7
    80f8:	ebffff8e 	bl	7f38 <_i2b>
    80fc:	e3a03000 	mov	r3, #0	; 0x0
    8100:	e1a05000 	mov	r5, r0
    8104:	e5870048 	str	r0, [r7, #72]
    8108:	e5803000 	str	r3, [r0]
    810c:	eaffffd8 	b	8074 <_pow5mult+0x54>
    8110:	0000a4c8 	andeq	sl, r0, r8, asr #9

00008114 <_s2b>:
    8114:	e59fc0d4 	ldr	ip, [pc, #212]	; 81f0 <.text+0x81f0>
    8118:	e92d41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    811c:	e1a08003 	mov	r8, r3
    8120:	e2833008 	add	r3, r3, #8	; 0x8
    8124:	e0ce439c 	smull	r4, lr, ip, r3
    8128:	e1a03fc3 	mov	r3, r3, asr #31
    812c:	e063c0ce 	rsb	ip, r3, lr, asr #1
    8130:	e35c0001 	cmp	ip, #1	; 0x1
    8134:	e1a05001 	mov	r5, r1
    8138:	e1a06000 	mov	r6, r0
    813c:	e1a07002 	mov	r7, r2
    8140:	d3a01000 	movle	r1, #0	; 0x0
    8144:	da000005 	ble	8160 <_s2b+0x4c>
    8148:	e3a03001 	mov	r3, #1	; 0x1
    814c:	e3a01000 	mov	r1, #0	; 0x0
    8150:	e1a03083 	mov	r3, r3, lsl #1
    8154:	e15c0003 	cmp	ip, r3
    8158:	e2811001 	add	r1, r1, #1	; 0x1
    815c:	cafffffb 	bgt	8150 <_s2b+0x3c>
    8160:	e1a00006 	mov	r0, r6
    8164:	ebfffe06 	bl	7984 <_Balloc>
    8168:	e59d3018 	ldr	r3, [sp, #24]
    816c:	e3570009 	cmp	r7, #9	; 0x9
    8170:	e3a02001 	mov	r2, #1	; 0x1
    8174:	e5803014 	str	r3, [r0, #20]
    8178:	e5802010 	str	r2, [r0, #16]
    817c:	d285700a 	addle	r7, r5, #10	; 0xa
    8180:	d3a04009 	movle	r4, #9	; 0x9
    8184:	da00000b 	ble	81b8 <_s2b+0xa4>
    8188:	e3a04009 	mov	r4, #9	; 0x9
    818c:	e7d43005 	ldrb	r3, [r4, r5]
    8190:	e1a01000 	mov	r1, r0
    8194:	e2433030 	sub	r3, r3, #48	; 0x30
    8198:	e2844001 	add	r4, r4, #1	; 0x1
    819c:	e1a00006 	mov	r0, r6
    81a0:	e3a0200a 	mov	r2, #10	; 0xa
    81a4:	ebffff6b 	bl	7f58 <_multadd>
    81a8:	e1570004 	cmp	r7, r4
    81ac:	1afffff6 	bne	818c <_s2b+0x78>
    81b0:	e0853004 	add	r3, r5, r4
    81b4:	e2837001 	add	r7, r3, #1	; 0x1
    81b8:	e1580004 	cmp	r8, r4
    81bc:	d8bd81f0 	ldmleia	sp!, {r4, r5, r6, r7, r8, pc}
    81c0:	e0645008 	rsb	r5, r4, r8
    81c4:	e3a04000 	mov	r4, #0	; 0x0
    81c8:	e7d43007 	ldrb	r3, [r4, r7]
    81cc:	e1a01000 	mov	r1, r0
    81d0:	e2433030 	sub	r3, r3, #48	; 0x30
    81d4:	e2844001 	add	r4, r4, #1	; 0x1
    81d8:	e1a00006 	mov	r0, r6
    81dc:	e3a0200a 	mov	r2, #10	; 0xa
    81e0:	ebffff5c 	bl	7f58 <_multadd>
    81e4:	e1550004 	cmp	r5, r4
    81e8:	1afffff6 	bne	81c8 <_s2b+0xb4>
    81ec:	e8bd81f0 	ldmia	sp!, {r4, r5, r6, r7, r8, pc}
    81f0:	38e38e39 	stmccia	r3!, {r0, r3, r4, r5, r9, sl, fp, pc}^

000081f4 <_realloc_r>:
    81f4:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    81f8:	e251a000 	subs	sl, r1, #0	; 0x0
    81fc:	e24dd00c 	sub	sp, sp, #12	; 0xc
    8200:	e1a06002 	mov	r6, r2
    8204:	e58d0000 	str	r0, [sp]
    8208:	0a00008d 	beq	8444 <_realloc_r+0x250>
    820c:	ebfffd0a 	bl	763c <__malloc_lock>
    8210:	e286300b 	add	r3, r6, #11	; 0xb
    8214:	e3530016 	cmp	r3, #22	; 0x16
    8218:	83c3e007 	bichi	lr, r3, #7	; 0x7
    821c:	93a0e010 	movls	lr, #16	; 0x10
    8220:	958de004 	strls	lr, [sp, #4]
    8224:	858de004 	strhi	lr, [sp, #4]
    8228:	e59d0004 	ldr	r0, [sp, #4]
    822c:	93a03000 	movls	r3, #0	; 0x0
    8230:	81a03fae 	movhi	r3, lr, lsr #31
    8234:	e1500006 	cmp	r0, r6
    8238:	33833001 	orrcc	r3, r3, #1	; 0x1
    823c:	e24a5008 	sub	r5, sl, #8	; 0x8
    8240:	e3530000 	cmp	r3, #0	; 0x0
    8244:	e5959004 	ldr	r9, [r5, #4]
    8248:	1a0000d0 	bne	8590 <_realloc_r+0x39c>
    824c:	e3c94003 	bic	r4, r9, #3	; 0x3
    8250:	e154000e 	cmp	r4, lr
    8254:	a1a08005 	movge	r8, r5
    8258:	a1a07004 	movge	r7, r4
    825c:	a1a0c008 	movge	ip, r8
    8260:	a2884008 	addge	r4, r8, #8	; 0x8
    8264:	aa00004a 	bge	8394 <_realloc_r+0x1a0>
    8268:	e59f25b8 	ldr	r2, [pc, #1464]	; 8828 <.text+0x8828>
    826c:	e592b008 	ldr	fp, [r2, #8]
    8270:	e0850004 	add	r0, r5, r4
    8274:	e150000b 	cmp	r0, fp
    8278:	e1a08005 	mov	r8, r5
    827c:	0a0000c8 	beq	85a4 <_realloc_r+0x3b0>
    8280:	e5901004 	ldr	r1, [r0, #4]
    8284:	e3c13001 	bic	r3, r1, #1	; 0x1
    8288:	e0833000 	add	r3, r3, r0
    828c:	e5932004 	ldr	r2, [r3, #4]
    8290:	e3120001 	tst	r2, #1	; 0x1
    8294:	0a00005f 	beq	8418 <_realloc_r+0x224>
    8298:	e3a0c000 	mov	ip, #0	; 0x0
    829c:	e1a0000c 	mov	r0, ip
    82a0:	e3190001 	tst	r9, #1	; 0x1
    82a4:	1a00006a 	bne	8454 <_realloc_r+0x260>
    82a8:	e5953000 	ldr	r3, [r5]
    82ac:	e0633005 	rsb	r3, r3, r5
    82b0:	e5932004 	ldr	r2, [r3, #4]
    82b4:	e3500000 	cmp	r0, #0	; 0x0
    82b8:	e58d3008 	str	r3, [sp, #8]
    82bc:	e3c22003 	bic	r2, r2, #3	; 0x3
    82c0:	0a000083 	beq	84d4 <_realloc_r+0x2e0>
    82c4:	e150000b 	cmp	r0, fp
    82c8:	0a0000f9 	beq	86b4 <_realloc_r+0x4c0>
    82cc:	e0849002 	add	r9, r4, r2
    82d0:	e08c7009 	add	r7, ip, r9
    82d4:	e157000e 	cmp	r7, lr
    82d8:	ba00007e 	blt	84d8 <_realloc_r+0x2e4>
    82dc:	e2802008 	add	r2, r0, #8	; 0x8
    82e0:	e892000c 	ldmia	r2, {r2, r3}
    82e4:	e5832008 	str	r2, [r3, #8]
    82e8:	e582300c 	str	r3, [r2, #12]
    82ec:	e59d3008 	ldr	r3, [sp, #8]
    82f0:	e2444004 	sub	r4, r4, #4	; 0x4
    82f4:	e593200c 	ldr	r2, [r3, #12]
    82f8:	e59d8008 	ldr	r8, [sp, #8]
    82fc:	e5933008 	ldr	r3, [r3, #8]
    8300:	e3540024 	cmp	r4, #36	; 0x24
    8304:	e5823008 	str	r3, [r2, #8]
    8308:	e583200c 	str	r2, [r3, #12]
    830c:	e2885008 	add	r5, r8, #8	; 0x8
    8310:	8a0000d4 	bhi	8668 <_realloc_r+0x474>
    8314:	e3540013 	cmp	r4, #19	; 0x13
    8318:	e1a0c00a 	mov	ip, sl
    831c:	e1a0e005 	mov	lr, r5
    8320:	9a000011 	bls	836c <_realloc_r+0x178>
    8324:	e1a0000a 	mov	r0, sl
    8328:	e4903004 	ldr	r3, [r0], #4
    832c:	e5883008 	str	r3, [r8, #8]
    8330:	e59a2004 	ldr	r2, [sl, #4]
    8334:	e354001b 	cmp	r4, #27	; 0x1b
    8338:	e588200c 	str	r2, [r8, #12]
    833c:	e288e010 	add	lr, r8, #16	; 0x10
    8340:	e280c004 	add	ip, r0, #4	; 0x4
    8344:	9a000008 	bls	836c <_realloc_r+0x178>
    8348:	e5903004 	ldr	r3, [r0, #4]
    834c:	e5883010 	str	r3, [r8, #16]
    8350:	e59c2004 	ldr	r2, [ip, #4]
    8354:	e28c3004 	add	r3, ip, #4	; 0x4
    8358:	e3540024 	cmp	r4, #36	; 0x24
    835c:	e5882014 	str	r2, [r8, #20]
    8360:	e288e018 	add	lr, r8, #24	; 0x18
    8364:	e283c004 	add	ip, r3, #4	; 0x4
    8368:	0a000119 	beq	87d4 <_realloc_r+0x5e0>
    836c:	e1a0200c 	mov	r2, ip
    8370:	e4920004 	ldr	r0, [r2], #4
    8374:	e1a0100e 	mov	r1, lr
    8378:	e4810004 	str	r0, [r1], #4
    837c:	e59c3004 	ldr	r3, [ip, #4]
    8380:	e58e3004 	str	r3, [lr, #4]
    8384:	e5920004 	ldr	r0, [r2, #4]
    8388:	e59dc008 	ldr	ip, [sp, #8]
    838c:	e5810004 	str	r0, [r1, #4]
    8390:	e1a04005 	mov	r4, r5
    8394:	e59d1004 	ldr	r1, [sp, #4]
    8398:	e0610007 	rsb	r0, r1, r7
    839c:	e350000f 	cmp	r0, #15	; 0xf
    83a0:	8a00000d 	bhi	83dc <_realloc_r+0x1e8>
    83a4:	e59c3004 	ldr	r3, [ip, #4]
    83a8:	e2033001 	and	r3, r3, #1	; 0x1
    83ac:	e1873003 	orr	r3, r7, r3
    83b0:	e58c3004 	str	r3, [ip, #4]
    83b4:	e0872008 	add	r2, r7, r8
    83b8:	e5923004 	ldr	r3, [r2, #4]
    83bc:	e3833001 	orr	r3, r3, #1	; 0x1
    83c0:	e5823004 	str	r3, [r2, #4]
    83c4:	e59d0000 	ldr	r0, [sp]
    83c8:	ebfffc9c 	bl	7640 <__malloc_unlock>
    83cc:	e1a06004 	mov	r6, r4
    83d0:	e1a00006 	mov	r0, r6
    83d4:	e28dd00c 	add	sp, sp, #12	; 0xc
    83d8:	e8bd8ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    83dc:	e59c3004 	ldr	r3, [ip, #4]
    83e0:	e2033001 	and	r3, r3, #1	; 0x1
    83e4:	e1813003 	orr	r3, r1, r3
    83e8:	e3802001 	orr	r2, r0, #1	; 0x1
    83ec:	e0811008 	add	r1, r1, r8
    83f0:	e58c3004 	str	r3, [ip, #4]
    83f4:	e5812004 	str	r2, [r1, #4]
    83f8:	e0810000 	add	r0, r1, r0
    83fc:	e5903004 	ldr	r3, [r0, #4]
    8400:	e3833001 	orr	r3, r3, #1	; 0x1
    8404:	e5803004 	str	r3, [r0, #4]
    8408:	e2811008 	add	r1, r1, #8	; 0x8
    840c:	e59d0000 	ldr	r0, [sp]
    8410:	ebfff7c4 	bl	6328 <_free_r>
    8414:	eaffffea 	b	83c4 <_realloc_r+0x1d0>
    8418:	e3c1c003 	bic	ip, r1, #3	; 0x3
    841c:	e084700c 	add	r7, r4, ip
    8420:	e15e0007 	cmp	lr, r7
    8424:	caffff9d 	bgt	82a0 <_realloc_r+0xac>
    8428:	e2802008 	add	r2, r0, #8	; 0x8
    842c:	e892000c 	ldmia	r2, {r2, r3}
    8430:	e1a0c005 	mov	ip, r5
    8434:	e2854008 	add	r4, r5, #8	; 0x8
    8438:	e5832008 	str	r2, [r3, #8]
    843c:	e582300c 	str	r3, [r2, #12]
    8440:	eaffffd3 	b	8394 <_realloc_r+0x1a0>
    8444:	e1a01002 	mov	r1, r2
    8448:	e28dd00c 	add	sp, sp, #12	; 0xc
    844c:	e8bd4ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8450:	eafffa1d 	b	6ccc <_malloc_r>
    8454:	e1a01006 	mov	r1, r6
    8458:	e59d0000 	ldr	r0, [sp]
    845c:	ebfffa1a 	bl	6ccc <_malloc_r>
    8460:	e2506000 	subs	r6, r0, #0	; 0x0
    8464:	0a000017 	beq	84c8 <_realloc_r+0x2d4>
    8468:	e5953004 	ldr	r3, [r5, #4]
    846c:	e3c33001 	bic	r3, r3, #1	; 0x1
    8470:	e0853003 	add	r3, r5, r3
    8474:	e2462008 	sub	r2, r6, #8	; 0x8
    8478:	e1520003 	cmp	r2, r3
    847c:	0a0000c9 	beq	87a8 <_realloc_r+0x5b4>
    8480:	e2441004 	sub	r1, r4, #4	; 0x4
    8484:	e3510024 	cmp	r1, #36	; 0x24
    8488:	8a000085 	bhi	86a4 <_realloc_r+0x4b0>
    848c:	e3510013 	cmp	r1, #19	; 0x13
    8490:	e1a0c00a 	mov	ip, sl
    8494:	e1a0e006 	mov	lr, r6
    8498:	8a000057 	bhi	85fc <_realloc_r+0x408>
    849c:	e1a0000c 	mov	r0, ip
    84a0:	e4902004 	ldr	r2, [r0], #4
    84a4:	e1a0100e 	mov	r1, lr
    84a8:	e4812004 	str	r2, [r1], #4
    84ac:	e59c3004 	ldr	r3, [ip, #4]
    84b0:	e58e3004 	str	r3, [lr, #4]
    84b4:	e5902004 	ldr	r2, [r0, #4]
    84b8:	e5812004 	str	r2, [r1, #4]
    84bc:	e1a0100a 	mov	r1, sl
    84c0:	e59d0000 	ldr	r0, [sp]
    84c4:	ebfff797 	bl	6328 <_free_r>
    84c8:	e59d0000 	ldr	r0, [sp]
    84cc:	ebfffc5b 	bl	7640 <__malloc_unlock>
    84d0:	eaffffbe 	b	83d0 <_realloc_r+0x1dc>
    84d4:	e0849002 	add	r9, r4, r2
    84d8:	e159000e 	cmp	r9, lr
    84dc:	baffffdc 	blt	8454 <_realloc_r+0x260>
    84e0:	e59d0008 	ldr	r0, [sp, #8]
    84e4:	e2444004 	sub	r4, r4, #4	; 0x4
    84e8:	e590200c 	ldr	r2, [r0, #12]
    84ec:	e5903008 	ldr	r3, [r0, #8]
    84f0:	e3540024 	cmp	r4, #36	; 0x24
    84f4:	e1a08000 	mov	r8, r0
    84f8:	e5823008 	str	r3, [r2, #8]
    84fc:	e583200c 	str	r2, [r3, #12]
    8500:	e2805008 	add	r5, r0, #8	; 0x8
    8504:	8a00005e 	bhi	8684 <_realloc_r+0x490>
    8508:	e3540013 	cmp	r4, #19	; 0x13
    850c:	e1a0c00a 	mov	ip, sl
    8510:	e1a0e005 	mov	lr, r5
    8514:	9a000011 	bls	8560 <_realloc_r+0x36c>
    8518:	e1a0000a 	mov	r0, sl
    851c:	e4903004 	ldr	r3, [r0], #4
    8520:	e5883008 	str	r3, [r8, #8]
    8524:	e59a2004 	ldr	r2, [sl, #4]
    8528:	e354001b 	cmp	r4, #27	; 0x1b
    852c:	e588200c 	str	r2, [r8, #12]
    8530:	e288e010 	add	lr, r8, #16	; 0x10
    8534:	e280c004 	add	ip, r0, #4	; 0x4
    8538:	9a000008 	bls	8560 <_realloc_r+0x36c>
    853c:	e5903004 	ldr	r3, [r0, #4]
    8540:	e5883010 	str	r3, [r8, #16]
    8544:	e59c2004 	ldr	r2, [ip, #4]
    8548:	e28c3004 	add	r3, ip, #4	; 0x4
    854c:	e3540024 	cmp	r4, #36	; 0x24
    8550:	e5882014 	str	r2, [r8, #20]
    8554:	e288e018 	add	lr, r8, #24	; 0x18
    8558:	e283c004 	add	ip, r3, #4	; 0x4
    855c:	0a0000a3 	beq	87f0 <_realloc_r+0x5fc>
    8560:	e1a0200c 	mov	r2, ip
    8564:	e4921004 	ldr	r1, [r2], #4
    8568:	e1a0000e 	mov	r0, lr
    856c:	e4801004 	str	r1, [r0], #4
    8570:	e59c3004 	ldr	r3, [ip, #4]
    8574:	e58e3004 	str	r3, [lr, #4]
    8578:	e59dc008 	ldr	ip, [sp, #8]
    857c:	e5921004 	ldr	r1, [r2, #4]
    8580:	e1a07009 	mov	r7, r9
    8584:	e1a04005 	mov	r4, r5
    8588:	e5801004 	str	r1, [r0, #4]
    858c:	eaffff80 	b	8394 <_realloc_r+0x1a0>
    8590:	e59d1000 	ldr	r1, [sp]
    8594:	e3a0300c 	mov	r3, #12	; 0xc
    8598:	e3a06000 	mov	r6, #0	; 0x0
    859c:	e5813000 	str	r3, [r1]
    85a0:	eaffff8a 	b	83d0 <_realloc_r+0x1dc>
    85a4:	e5903004 	ldr	r3, [r0, #4]
    85a8:	e59d1004 	ldr	r1, [sp, #4]
    85ac:	e3c3c003 	bic	ip, r3, #3	; 0x3
    85b0:	e084200c 	add	r2, r4, ip
    85b4:	e2813010 	add	r3, r1, #16	; 0x10
    85b8:	e1520003 	cmp	r2, r3
    85bc:	baffff37 	blt	82a0 <_realloc_r+0xac>
    85c0:	e0613002 	rsb	r3, r1, r2
    85c4:	e3833001 	orr	r3, r3, #1	; 0x1
    85c8:	e0851001 	add	r1, r5, r1
    85cc:	e5813004 	str	r3, [r1, #4]
    85d0:	e5952004 	ldr	r2, [r5, #4]
    85d4:	e59d3004 	ldr	r3, [sp, #4]
    85d8:	e2022001 	and	r2, r2, #1	; 0x1
    85dc:	e1832002 	orr	r2, r3, r2
    85e0:	e5852004 	str	r2, [r5, #4]
    85e4:	e59f223c 	ldr	r2, [pc, #572]	; 8828 <.text+0x8828>
    85e8:	e59d0000 	ldr	r0, [sp]
    85ec:	e5821008 	str	r1, [r2, #8]
    85f0:	ebfffc12 	bl	7640 <__malloc_unlock>
    85f4:	e2856008 	add	r6, r5, #8	; 0x8
    85f8:	eaffff74 	b	83d0 <_realloc_r+0x1dc>
    85fc:	e1a0400a 	mov	r4, sl
    8600:	e4943004 	ldr	r3, [r4], #4
    8604:	e1a00006 	mov	r0, r6
    8608:	e4803004 	str	r3, [r0], #4
    860c:	e59a2004 	ldr	r2, [sl, #4]
    8610:	e351001b 	cmp	r1, #27	; 0x1b
    8614:	e5862004 	str	r2, [r6, #4]
    8618:	e280e004 	add	lr, r0, #4	; 0x4
    861c:	e284c004 	add	ip, r4, #4	; 0x4
    8620:	9affff9d 	bls	849c <_realloc_r+0x2a8>
    8624:	e5943004 	ldr	r3, [r4, #4]
    8628:	e5803004 	str	r3, [r0, #4]
    862c:	e59c2004 	ldr	r2, [ip, #4]
    8630:	e3510024 	cmp	r1, #36	; 0x24
    8634:	e28c3004 	add	r3, ip, #4	; 0x4
    8638:	e28e1004 	add	r1, lr, #4	; 0x4
    863c:	e58e2004 	str	r2, [lr, #4]
    8640:	e283c004 	add	ip, r3, #4	; 0x4
    8644:	e281e004 	add	lr, r1, #4	; 0x4
    8648:	1affff93 	bne	849c <_realloc_r+0x2a8>
    864c:	e5933004 	ldr	r3, [r3, #4]
    8650:	e5813004 	str	r3, [r1, #4]
    8654:	e59c2004 	ldr	r2, [ip, #4]
    8658:	e28cc008 	add	ip, ip, #8	; 0x8
    865c:	e58e2004 	str	r2, [lr, #4]
    8660:	e28ee008 	add	lr, lr, #8	; 0x8
    8664:	eaffff8c 	b	849c <_realloc_r+0x2a8>
    8668:	e1a02004 	mov	r2, r4
    866c:	e1a0100a 	mov	r1, sl
    8670:	e1a00005 	mov	r0, r5
    8674:	ebfffbb1 	bl	7540 <memmove>
    8678:	e1a04005 	mov	r4, r5
    867c:	e1a0c008 	mov	ip, r8
    8680:	eaffff43 	b	8394 <_realloc_r+0x1a0>
    8684:	e1a02004 	mov	r2, r4
    8688:	e1a0100a 	mov	r1, sl
    868c:	e1a00005 	mov	r0, r5
    8690:	ebfffbaa 	bl	7540 <memmove>
    8694:	e1a07009 	mov	r7, r9
    8698:	e1a04005 	mov	r4, r5
    869c:	e1a0c008 	mov	ip, r8
    86a0:	eaffff3b 	b	8394 <_realloc_r+0x1a0>
    86a4:	e1a02001 	mov	r2, r1
    86a8:	e1a0100a 	mov	r1, sl
    86ac:	ebfffba3 	bl	7540 <memmove>
    86b0:	eaffff81 	b	84bc <_realloc_r+0x2c8>
    86b4:	e59d0004 	ldr	r0, [sp, #4]
    86b8:	e0849002 	add	r9, r4, r2
    86bc:	e08c7009 	add	r7, ip, r9
    86c0:	e2803010 	add	r3, r0, #16	; 0x10
    86c4:	e1570003 	cmp	r7, r3
    86c8:	baffff82 	blt	84d8 <_realloc_r+0x2e4>
    86cc:	e59d1008 	ldr	r1, [sp, #8]
    86d0:	e2444004 	sub	r4, r4, #4	; 0x4
    86d4:	e591200c 	ldr	r2, [r1, #12]
    86d8:	e5913008 	ldr	r3, [r1, #8]
    86dc:	e3540024 	cmp	r4, #36	; 0x24
    86e0:	e5823008 	str	r3, [r2, #8]
    86e4:	e583200c 	str	r2, [r3, #12]
    86e8:	e2816008 	add	r6, r1, #8	; 0x8
    86ec:	8a000033 	bhi	87c0 <_realloc_r+0x5cc>
    86f0:	e3540013 	cmp	r4, #19	; 0x13
    86f4:	e1a0c00a 	mov	ip, sl
    86f8:	e1a0e006 	mov	lr, r6
    86fc:	9a000011 	bls	8748 <_realloc_r+0x554>
    8700:	e1a0000a 	mov	r0, sl
    8704:	e4903004 	ldr	r3, [r0], #4
    8708:	e5813008 	str	r3, [r1, #8]
    870c:	e59a2004 	ldr	r2, [sl, #4]
    8710:	e354001b 	cmp	r4, #27	; 0x1b
    8714:	e581200c 	str	r2, [r1, #12]
    8718:	e281e010 	add	lr, r1, #16	; 0x10
    871c:	e280c004 	add	ip, r0, #4	; 0x4
    8720:	9a000008 	bls	8748 <_realloc_r+0x554>
    8724:	e5903004 	ldr	r3, [r0, #4]
    8728:	e5813010 	str	r3, [r1, #16]
    872c:	e59c2004 	ldr	r2, [ip, #4]
    8730:	e28c3004 	add	r3, ip, #4	; 0x4
    8734:	e3540024 	cmp	r4, #36	; 0x24
    8738:	e5812014 	str	r2, [r1, #20]
    873c:	e281e018 	add	lr, r1, #24	; 0x18
    8740:	e283c004 	add	ip, r3, #4	; 0x4
    8744:	0a000030 	beq	880c <_realloc_r+0x618>
    8748:	e1a0000c 	mov	r0, ip
    874c:	e4902004 	ldr	r2, [r0], #4
    8750:	e1a0100e 	mov	r1, lr
    8754:	e4812004 	str	r2, [r1], #4
    8758:	e59c3004 	ldr	r3, [ip, #4]
    875c:	e58e3004 	str	r3, [lr, #4]
    8760:	e5902004 	ldr	r2, [r0, #4]
    8764:	e5812004 	str	r2, [r1, #4]
    8768:	e59d2004 	ldr	r2, [sp, #4]
    876c:	e59d0008 	ldr	r0, [sp, #8]
    8770:	e0623007 	rsb	r3, r2, r7
    8774:	e0801002 	add	r1, r0, r2
    8778:	e3833001 	orr	r3, r3, #1	; 0x1
    877c:	e5813004 	str	r3, [r1, #4]
    8780:	e5902004 	ldr	r2, [r0, #4]
    8784:	e59d3004 	ldr	r3, [sp, #4]
    8788:	e2022001 	and	r2, r2, #1	; 0x1
    878c:	e1832002 	orr	r2, r3, r2
    8790:	e5802004 	str	r2, [r0, #4]
    8794:	e59f208c 	ldr	r2, [pc, #140]	; 8828 <.text+0x8828>
    8798:	e59d0000 	ldr	r0, [sp]
    879c:	e5821008 	str	r1, [r2, #8]
    87a0:	ebfffba6 	bl	7640 <__malloc_unlock>
    87a4:	eaffff09 	b	83d0 <_realloc_r+0x1dc>
    87a8:	e5923004 	ldr	r3, [r2, #4]
    87ac:	e3c33003 	bic	r3, r3, #3	; 0x3
    87b0:	e0847003 	add	r7, r4, r3
    87b4:	e1a0c005 	mov	ip, r5
    87b8:	e2854008 	add	r4, r5, #8	; 0x8
    87bc:	eafffef4 	b	8394 <_realloc_r+0x1a0>
    87c0:	e1a0100a 	mov	r1, sl
    87c4:	e1a02004 	mov	r2, r4
    87c8:	e1a00006 	mov	r0, r6
    87cc:	ebfffb5b 	bl	7540 <memmove>
    87d0:	eaffffe4 	b	8768 <_realloc_r+0x574>
    87d4:	e5933004 	ldr	r3, [r3, #4]
    87d8:	e5883018 	str	r3, [r8, #24]
    87dc:	e59c2004 	ldr	r2, [ip, #4]
    87e0:	e288e020 	add	lr, r8, #32	; 0x20
    87e4:	e28cc008 	add	ip, ip, #8	; 0x8
    87e8:	e588201c 	str	r2, [r8, #28]
    87ec:	eafffede 	b	836c <_realloc_r+0x178>
    87f0:	e5933004 	ldr	r3, [r3, #4]
    87f4:	e5883018 	str	r3, [r8, #24]
    87f8:	e59c2004 	ldr	r2, [ip, #4]
    87fc:	e288e020 	add	lr, r8, #32	; 0x20
    8800:	e28cc008 	add	ip, ip, #8	; 0x8
    8804:	e588201c 	str	r2, [r8, #28]
    8808:	eaffff54 	b	8560 <_realloc_r+0x36c>
    880c:	e5933004 	ldr	r3, [r3, #4]
    8810:	e5813018 	str	r3, [r1, #24]
    8814:	e59c2004 	ldr	r2, [ip, #4]
    8818:	e281e020 	add	lr, r1, #32	; 0x20
    881c:	e28cc008 	add	ip, ip, #8	; 0x8
    8820:	e581201c 	str	r2, [r1, #28]
    8824:	eaffffc7 	b	8748 <_realloc_r+0x554>
    8828:	0020047c 	eoreq	r0, r0, ip, ror r4

0000882c <isinf>:
    882c:	e2612000 	rsb	r2, r1, #0	; 0x0
    8830:	e1822001 	orr	r2, r2, r1
    8834:	e3c03102 	bic	r3, r0, #-2147483648	; 0x80000000
    8838:	e3a0047f 	mov	r0, #2130706432	; 0x7f000000
    883c:	e1833fa2 	orr	r3, r3, r2, lsr #31
    8840:	e280060f 	add	r0, r0, #15728640	; 0xf00000
    8844:	e0630000 	rsb	r0, r3, r0
    8848:	e52d4004 	str	r4, [sp, #-4]!
    884c:	e2602000 	rsb	r2, r0, #0	; 0x0
    8850:	e1800002 	orr	r0, r0, r2
    8854:	e1a00fa0 	mov	r0, r0, lsr #31
    8858:	e1a04001 	mov	r4, r1
    885c:	e2600001 	rsb	r0, r0, #1	; 0x1
    8860:	e8bd0010 	ldmia	sp!, {r4}
    8864:	e12fff1e 	bx	lr

00008868 <isnan>:
    8868:	e52d4004 	str	r4, [sp, #-4]!
    886c:	e2612000 	rsb	r2, r1, #0	; 0x0
    8870:	e1822001 	orr	r2, r2, r1
    8874:	e3c03102 	bic	r3, r0, #-2147483648	; 0x80000000
    8878:	e3a0047f 	mov	r0, #2130706432	; 0x7f000000
    887c:	e1833fa2 	orr	r3, r3, r2, lsr #31
    8880:	e280060f 	add	r0, r0, #15728640	; 0xf00000
    8884:	e0630000 	rsb	r0, r3, r0
    8888:	e1a04001 	mov	r4, r1
    888c:	e1a00fa0 	mov	r0, r0, lsr #31
    8890:	e8bd0010 	ldmia	sp!, {r4}
    8894:	e12fff1e 	bx	lr

00008898 <__sclose>:
    8898:	e59f3008 	ldr	r3, [pc, #8]	; 88a8 <.text+0x88a8>
    889c:	e1d010fe 	ldrsh	r1, [r0, #14]
    88a0:	e5930000 	ldr	r0, [r3]
    88a4:	eaffe14d 	b	de0 <_close_r>
    88a8:	00200068 	eoreq	r0, r0, r8, rrx

000088ac <__sseek>:
    88ac:	e1a03002 	mov	r3, r2
    88b0:	e59f2038 	ldr	r2, [pc, #56]	; 88f0 <.text+0x88f0>
    88b4:	e92d4010 	stmdb	sp!, {r4, lr}
    88b8:	e1a04000 	mov	r4, r0
    88bc:	e5920000 	ldr	r0, [r2]
    88c0:	e1a02001 	mov	r2, r1
    88c4:	e1d410fe 	ldrsh	r1, [r4, #14]
    88c8:	ebffe146 	bl	de8 <_lseek_r>
    88cc:	e3700001 	cmn	r0, #1	; 0x1
    88d0:	01d430bc 	ldreqh	r3, [r4, #12]
    88d4:	11d430bc 	ldrneh	r3, [r4, #12]
    88d8:	03c33a01 	biceq	r3, r3, #4096	; 0x1000
    88dc:	13833a01 	orrne	r3, r3, #4096	; 0x1000
    88e0:	01c430bc 	streqh	r3, [r4, #12]
    88e4:	11c430bc 	strneh	r3, [r4, #12]
    88e8:	15840050 	strne	r0, [r4, #80]
    88ec:	e8bd8010 	ldmia	sp!, {r4, pc}
    88f0:	00200068 	eoreq	r0, r0, r8, rrx

000088f4 <__swrite>:
    88f4:	e1d0c0bc 	ldrh	ip, [r0, #12]
    88f8:	e31c0c01 	tst	ip, #256	; 0x100
    88fc:	e92d40f0 	stmdb	sp!, {r4, r5, r6, r7, lr}
    8900:	e3a03002 	mov	r3, #2	; 0x2
    8904:	e59f7044 	ldr	r7, [pc, #68]	; 8950 <.text+0x8950>
    8908:	e1a06002 	mov	r6, r2
    890c:	e1a04000 	mov	r4, r0
    8910:	e1a05001 	mov	r5, r1
    8914:	e3a02000 	mov	r2, #0	; 0x0
    8918:	059f7030 	ldreq	r7, [pc, #48]	; 8950 <.text+0x8950>
    891c:	0a000003 	beq	8930 <__swrite+0x3c>
    8920:	e5970000 	ldr	r0, [r7]
    8924:	e1d410fe 	ldrsh	r1, [r4, #14]
    8928:	ebffe12e 	bl	de8 <_lseek_r>
    892c:	e1d4c0bc 	ldrh	ip, [r4, #12]
    8930:	e5970000 	ldr	r0, [r7]
    8934:	e1d410fe 	ldrsh	r1, [r4, #14]
    8938:	e3ccca01 	bic	ip, ip, #4096	; 0x1000
    893c:	e1a02005 	mov	r2, r5
    8940:	e1a03006 	mov	r3, r6
    8944:	e1c4c0bc 	strh	ip, [r4, #12]
    8948:	e8bd40f0 	ldmia	sp!, {r4, r5, r6, r7, lr}
    894c:	eaffe113 	b	da0 <_write_r>
    8950:	00200068 	eoreq	r0, r0, r8, rrx

00008954 <__sread>:
    8954:	e1a03002 	mov	r3, r2
    8958:	e59f2034 	ldr	r2, [pc, #52]	; 8994 <.text+0x8994>
    895c:	e92d4010 	stmdb	sp!, {r4, lr}
    8960:	e1a04000 	mov	r4, r0
    8964:	e5920000 	ldr	r0, [r2]
    8968:	e1a02001 	mov	r2, r1
    896c:	e1d410fe 	ldrsh	r1, [r4, #14]
    8970:	ebffe0f1 	bl	d3c <_read_r>
    8974:	e3500000 	cmp	r0, #0	; 0x0
    8978:	a5943050 	ldrge	r3, [r4, #80]
    897c:	b1d430bc 	ldrlth	r3, [r4, #12]
    8980:	a0833000 	addge	r3, r3, r0
    8984:	b3c33a01 	biclt	r3, r3, #4096	; 0x1000
    8988:	a5843050 	strge	r3, [r4, #80]
    898c:	b1c430bc 	strlth	r3, [r4, #12]
    8990:	e8bd8010 	ldmia	sp!, {r4, pc}
    8994:	00200068 	eoreq	r0, r0, r8, rrx

00008998 <_calloc_r>:
    8998:	e92d4010 	stmdb	sp!, {r4, lr}
    899c:	e0010192 	mul	r1, r2, r1
    89a0:	ebfff8c9 	bl	6ccc <_malloc_r>
    89a4:	e2504000 	subs	r4, r0, #0	; 0x0
    89a8:	0a00000f 	beq	89ec <_calloc_r+0x54>
    89ac:	e5143004 	ldr	r3, [r4, #-4]
    89b0:	e3c33003 	bic	r3, r3, #3	; 0x3
    89b4:	e2433004 	sub	r3, r3, #4	; 0x4
    89b8:	e3a0c000 	mov	ip, #0	; 0x0
    89bc:	e3530024 	cmp	r3, #36	; 0x24
    89c0:	e1a02003 	mov	r2, r3
    89c4:	e1a0100c 	mov	r1, ip
    89c8:	8a000017 	bhi	8a2c <_calloc_r+0x94>
    89cc:	e3530013 	cmp	r3, #19	; 0x13
    89d0:	e1a01004 	mov	r1, r4
    89d4:	e1a02004 	mov	r2, r4
    89d8:	8a000005 	bhi	89f4 <_calloc_r+0x5c>
    89dc:	e1a03002 	mov	r3, r2
    89e0:	e483c004 	str	ip, [r3], #4
    89e4:	e582c004 	str	ip, [r2, #4]
    89e8:	e583c004 	str	ip, [r3, #4]
    89ec:	e1a00004 	mov	r0, r4
    89f0:	e8bd8010 	ldmia	sp!, {r4, pc}
    89f4:	e481c004 	str	ip, [r1], #4
    89f8:	e353001b 	cmp	r3, #27	; 0x1b
    89fc:	e2812004 	add	r2, r1, #4	; 0x4
    8a00:	e584c004 	str	ip, [r4, #4]
    8a04:	e282e004 	add	lr, r2, #4	; 0x4
    8a08:	9afffff3 	bls	89dc <_calloc_r+0x44>
    8a0c:	e3530024 	cmp	r3, #36	; 0x24
    8a10:	e581c004 	str	ip, [r1, #4]
    8a14:	e582c004 	str	ip, [r2, #4]
    8a18:	e28e2004 	add	r2, lr, #4	; 0x4
    8a1c:	058ec004 	streq	ip, [lr, #4]
    8a20:	0582c004 	streq	ip, [r2, #4]
    8a24:	02822008 	addeq	r2, r2, #8	; 0x8
    8a28:	eaffffeb 	b	89dc <_calloc_r+0x44>
    8a2c:	ebffe4ff 	bl	1e30 <memset>
    8a30:	e1a00004 	mov	r0, r4
    8a34:	e8bd8010 	ldmia	sp!, {r4, pc}

00008a38 <_fclose_r>:
    8a38:	e92d4070 	stmdb	sp!, {r4, r5, r6, lr}
    8a3c:	e2515000 	subs	r5, r1, #0	; 0x0
    8a40:	e1a06000 	mov	r6, r0
    8a44:	01a04005 	moveq	r4, r5
    8a48:	0a00002b 	beq	8afc <_fclose_r+0xc4>
    8a4c:	ebfff56e 	bl	600c <__sfp_lock_acquire>
    8a50:	e3560000 	cmp	r6, #0	; 0x0
    8a54:	0a000002 	beq	8a64 <_fclose_r+0x2c>
    8a58:	e5963038 	ldr	r3, [r6, #56]
    8a5c:	e3530000 	cmp	r3, #0	; 0x0
    8a60:	0a000027 	beq	8b04 <_fclose_r+0xcc>
    8a64:	e1d540bc 	ldrh	r4, [r5, #12]
    8a68:	e3540000 	cmp	r4, #0	; 0x0
    8a6c:	0a000021 	beq	8af8 <_fclose_r+0xc0>
    8a70:	e2140008 	ands	r0, r4, #8	; 0x8
    8a74:	1a000025 	bne	8b10 <_fclose_r+0xd8>
    8a78:	e595302c 	ldr	r3, [r5, #44]
    8a7c:	e3530000 	cmp	r3, #0	; 0x0
    8a80:	e1a04000 	mov	r4, r0
    8a84:	0a000004 	beq	8a9c <_fclose_r+0x64>
    8a88:	e595001c 	ldr	r0, [r5, #28]
    8a8c:	e1a0e00f 	mov	lr, pc
    8a90:	e12fff13 	bx	r3
    8a94:	e3500000 	cmp	r0, #0	; 0x0
    8a98:	b3e04000 	mvnlt	r4, #0	; 0x0
    8a9c:	e1d530bc 	ldrh	r3, [r5, #12]
    8aa0:	e3130080 	tst	r3, #128	; 0x80
    8aa4:	1a000020 	bne	8b2c <_fclose_r+0xf4>
    8aa8:	e5951030 	ldr	r1, [r5, #48]
    8aac:	e3510000 	cmp	r1, #0	; 0x0
    8ab0:	0a000006 	beq	8ad0 <_fclose_r+0x98>
    8ab4:	e2853040 	add	r3, r5, #64	; 0x40
    8ab8:	e1510003 	cmp	r1, r3
    8abc:	159f3084 	ldrne	r3, [pc, #132]	; 8b48 <.text+0x8b48>
    8ac0:	15930000 	ldrne	r0, [r3]
    8ac4:	1bfff617 	blne	6328 <_free_r>
    8ac8:	e3a03000 	mov	r3, #0	; 0x0
    8acc:	e5853030 	str	r3, [r5, #48]
    8ad0:	e5951044 	ldr	r1, [r5, #68]
    8ad4:	e3510000 	cmp	r1, #0	; 0x0
    8ad8:	0a000004 	beq	8af0 <_fclose_r+0xb8>
    8adc:	e59f3064 	ldr	r3, [pc, #100]	; 8b48 <.text+0x8b48>
    8ae0:	e5930000 	ldr	r0, [r3]
    8ae4:	ebfff60f 	bl	6328 <_free_r>
    8ae8:	e3a03000 	mov	r3, #0	; 0x0
    8aec:	e5853044 	str	r3, [r5, #68]
    8af0:	e3a03000 	mov	r3, #0	; 0x0
    8af4:	e1c530bc 	strh	r3, [r5, #12]
    8af8:	ebfff544 	bl	6010 <__sfp_lock_release>
    8afc:	e1a00004 	mov	r0, r4
    8b00:	e8bd8070 	ldmia	sp!, {r4, r5, r6, pc}
    8b04:	e1a00006 	mov	r0, r6
    8b08:	ebfff543 	bl	601c <__sinit>
    8b0c:	eaffffd4 	b	8a64 <_fclose_r+0x2c>
    8b10:	e1a00005 	mov	r0, r5
    8b14:	ebfff4ed 	bl	5ed0 <fflush>
    8b18:	e595302c 	ldr	r3, [r5, #44]
    8b1c:	e3530000 	cmp	r3, #0	; 0x0
    8b20:	e1a04000 	mov	r4, r0
    8b24:	1affffd7 	bne	8a88 <_fclose_r+0x50>
    8b28:	eaffffdb 	b	8a9c <_fclose_r+0x64>
    8b2c:	e5951010 	ldr	r1, [r5, #16]
    8b30:	e1a00006 	mov	r0, r6
    8b34:	ebfff5fb 	bl	6328 <_free_r>
    8b38:	e5951030 	ldr	r1, [r5, #48]
    8b3c:	e3510000 	cmp	r1, #0	; 0x0
    8b40:	1affffdb 	bne	8ab4 <_fclose_r+0x7c>
    8b44:	eaffffe1 	b	8ad0 <_fclose_r+0x98>
    8b48:	00200068 	eoreq	r0, r0, r8, rrx

00008b4c <fclose>:
    8b4c:	e59f3008 	ldr	r3, [pc, #8]	; 8b5c <.text+0x8b5c>
    8b50:	e1a01000 	mov	r1, r0
    8b54:	e5930000 	ldr	r0, [r3]
    8b58:	eaffffb6 	b	8a38 <_fclose_r>
    8b5c:	00200068 	eoreq	r0, r0, r8, rrx

00008b60 <round>:
    8b60:	e3c03102 	bic	r3, r0, #-2147483648	; 0x80000000
    8b64:	e1a03a23 	mov	r3, r3, lsr #20
    8b68:	e1a03a03 	mov	r3, r3, lsl #20
    8b6c:	e1a03a43 	mov	r3, r3, asr #20
    8b70:	e243cfff 	sub	ip, r3, #1020	; 0x3fc
    8b74:	e24cc003 	sub	ip, ip, #3	; 0x3
    8b78:	e35c0013 	cmp	ip, #19	; 0x13
    8b7c:	e92d43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    8b80:	e1a06000 	mov	r6, r0
    8b84:	e1a07001 	mov	r7, r1
    8b88:	e1a05001 	mov	r5, r1
    8b8c:	e1a0e000 	mov	lr, r0
    8b90:	e1a04001 	mov	r4, r1
    8b94:	e3a08000 	mov	r8, #0	; 0x0
    8b98:	e3a09000 	mov	r9, #0	; 0x0
    8b9c:	ca000013 	bgt	8bf0 <round+0x90>
    8ba0:	e35c0000 	cmp	ip, #0	; 0x0
    8ba4:	ba00002a 	blt	8c54 <round+0xf4>
    8ba8:	e3a03601 	mov	r3, #1048576	; 0x100000
    8bac:	e2433001 	sub	r3, r3, #1	; 0x1
    8bb0:	e1a01c53 	mov	r1, r3, asr ip
    8bb4:	e0012000 	and	r2, r1, r0
    8bb8:	e1944002 	orrs	r4, r4, r2
    8bbc:	0a000008 	beq	8be4 <round+0x84>
    8bc0:	e3a03702 	mov	r3, #524288	; 0x80000
    8bc4:	e0803c53 	add	r3, r0, r3, asr ip
    8bc8:	e1e02001 	mvn	r2, r1
    8bcc:	e002e003 	and	lr, r2, r3
    8bd0:	e3a02000 	mov	r2, #0	; 0x0
    8bd4:	e1a0800e 	mov	r8, lr
    8bd8:	e1a09002 	mov	r9, r2
    8bdc:	e1a0600e 	mov	r6, lr
    8be0:	e1a07002 	mov	r7, r2
    8be4:	e1a00006 	mov	r0, r6
    8be8:	e1a01007 	mov	r1, r7
    8bec:	e8bd83f0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, pc}
    8bf0:	e35c0033 	cmp	ip, #51	; 0x33
    8bf4:	ca00000c 	bgt	8c2c <round+0xcc>
    8bf8:	e24c2014 	sub	r2, ip, #20	; 0x14
    8bfc:	e3e03000 	mvn	r3, #0	; 0x0
    8c00:	e1a01233 	mov	r1, r3, lsr r2
    8c04:	e1170001 	tst	r7, r1
    8c08:	0afffff5 	beq	8be4 <round+0x84>
    8c0c:	e2833002 	add	r3, r3, #2	; 0x2
    8c10:	e26c2033 	rsb	r2, ip, #51	; 0x33
    8c14:	e0872213 	add	r2, r7, r3, lsl r2
    8c18:	e1570002 	cmp	r7, r2
    8c1c:	8080e003 	addhi	lr, r0, r3
    8c20:	e1e03001 	mvn	r3, r1
    8c24:	e0022003 	and	r2, r2, r3
    8c28:	eaffffe9 	b	8bd4 <round+0x74>
    8c2c:	e35c0b01 	cmp	ip, #1024	; 0x400
    8c30:	1affffeb 	bne	8be4 <round+0x84>
    8c34:	e1a02000 	mov	r2, r0
    8c38:	e1a03001 	mov	r3, r1
    8c3c:	eb000194 	bl	9294 <__adddf3>
    8c40:	e1a06000 	mov	r6, r0
    8c44:	e1a07001 	mov	r7, r1
    8c48:	e1a00006 	mov	r0, r6
    8c4c:	e1a01007 	mov	r1, r7
    8c50:	e8bd83f0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, pc}
    8c54:	e37c0001 	cmn	ip, #1	; 0x1
    8c58:	e200e102 	and	lr, r0, #-2147483648	; 0x80000000
    8c5c:	038ee5ff 	orreq	lr, lr, #1069547520	; 0x3fc00000
    8c60:	038ee603 	orreq	lr, lr, #3145728	; 0x300000
    8c64:	eaffffd9 	b	8bd0 <round+0x70>

00008c68 <__aeabi_uidiv>:
    8c68:	e2512001 	subs	r2, r1, #1	; 0x1
    8c6c:	012fff1e 	bxeq	lr
    8c70:	3a000036 	bcc	8d50 <__aeabi_uidiv+0xe8>
    8c74:	e1500001 	cmp	r0, r1
    8c78:	9a000022 	bls	8d08 <__aeabi_uidiv+0xa0>
    8c7c:	e1110002 	tst	r1, r2
    8c80:	0a000023 	beq	8d14 <__aeabi_uidiv+0xac>
    8c84:	e311020e 	tst	r1, #-536870912	; 0xe0000000
    8c88:	01a01181 	moveq	r1, r1, lsl #3
    8c8c:	03a03008 	moveq	r3, #8	; 0x8
    8c90:	13a03001 	movne	r3, #1	; 0x1
    8c94:	e3510201 	cmp	r1, #268435456	; 0x10000000
    8c98:	31510000 	cmpcc	r1, r0
    8c9c:	31a01201 	movcc	r1, r1, lsl #4
    8ca0:	31a03203 	movcc	r3, r3, lsl #4
    8ca4:	3afffffa 	bcc	8c94 <__aeabi_uidiv+0x2c>
    8ca8:	e3510102 	cmp	r1, #-2147483648	; 0x80000000
    8cac:	31510000 	cmpcc	r1, r0
    8cb0:	31a01081 	movcc	r1, r1, lsl #1
    8cb4:	31a03083 	movcc	r3, r3, lsl #1
    8cb8:	3afffffa 	bcc	8ca8 <__aeabi_uidiv+0x40>
    8cbc:	e3a02000 	mov	r2, #0	; 0x0
    8cc0:	e1500001 	cmp	r0, r1
    8cc4:	20400001 	subcs	r0, r0, r1
    8cc8:	21822003 	orrcs	r2, r2, r3
    8ccc:	e15000a1 	cmp	r0, r1, lsr #1
    8cd0:	204000a1 	subcs	r0, r0, r1, lsr #1
    8cd4:	218220a3 	orrcs	r2, r2, r3, lsr #1
    8cd8:	e1500121 	cmp	r0, r1, lsr #2
    8cdc:	20400121 	subcs	r0, r0, r1, lsr #2
    8ce0:	21822123 	orrcs	r2, r2, r3, lsr #2
    8ce4:	e15001a1 	cmp	r0, r1, lsr #3
    8ce8:	204001a1 	subcs	r0, r0, r1, lsr #3
    8cec:	218221a3 	orrcs	r2, r2, r3, lsr #3
    8cf0:	e3500000 	cmp	r0, #0	; 0x0
    8cf4:	11b03223 	movnes	r3, r3, lsr #4
    8cf8:	11a01221 	movne	r1, r1, lsr #4
    8cfc:	1affffef 	bne	8cc0 <__aeabi_uidiv+0x58>
    8d00:	e1a00002 	mov	r0, r2
    8d04:	e12fff1e 	bx	lr
    8d08:	03a00001 	moveq	r0, #1	; 0x1
    8d0c:	13a00000 	movne	r0, #0	; 0x0
    8d10:	e12fff1e 	bx	lr
    8d14:	e3510801 	cmp	r1, #65536	; 0x10000
    8d18:	21a01821 	movcs	r1, r1, lsr #16
    8d1c:	23a02010 	movcs	r2, #16	; 0x10
    8d20:	33a02000 	movcc	r2, #0	; 0x0
    8d24:	e3510c01 	cmp	r1, #256	; 0x100
    8d28:	21a01421 	movcs	r1, r1, lsr #8
    8d2c:	22822008 	addcs	r2, r2, #8	; 0x8
    8d30:	e3510010 	cmp	r1, #16	; 0x10
    8d34:	21a01221 	movcs	r1, r1, lsr #4
    8d38:	22822004 	addcs	r2, r2, #4	; 0x4
    8d3c:	e3510004 	cmp	r1, #4	; 0x4
    8d40:	82822003 	addhi	r2, r2, #3	; 0x3
    8d44:	908220a1 	addls	r2, r2, r1, lsr #1
    8d48:	e1a00230 	mov	r0, r0, lsr r2
    8d4c:	e12fff1e 	bx	lr
    8d50:	e52de008 	str	lr, [sp, #-8]!
    8d54:	eb000057 	bl	8eb8 <__aeabi_idiv0>
    8d58:	e3a00000 	mov	r0, #0	; 0x0
    8d5c:	e49df008 	ldr	pc, [sp], #8

00008d60 <__aeabi_uidivmod>:
    8d60:	e92d4003 	stmdb	sp!, {r0, r1, lr}
    8d64:	ebffffbf 	bl	8c68 <__aeabi_uidiv>
    8d68:	e8bd4006 	ldmia	sp!, {r1, r2, lr}
    8d6c:	e0030092 	mul	r3, r2, r0
    8d70:	e0411003 	sub	r1, r1, r3
    8d74:	e12fff1e 	bx	lr

00008d78 <__aeabi_idiv>:
    8d78:	e3510000 	cmp	r1, #0	; 0x0
    8d7c:	e020c001 	eor	ip, r0, r1
    8d80:	0a000042 	beq	8e90 <__aeabi_idiv+0x118>
    8d84:	42611000 	rsbmi	r1, r1, #0	; 0x0
    8d88:	e2512001 	subs	r2, r1, #1	; 0x1
    8d8c:	0a000027 	beq	8e30 <__aeabi_idiv+0xb8>
    8d90:	e1b03000 	movs	r3, r0
    8d94:	42603000 	rsbmi	r3, r0, #0	; 0x0
    8d98:	e1530001 	cmp	r3, r1
    8d9c:	9a000026 	bls	8e3c <__aeabi_idiv+0xc4>
    8da0:	e1110002 	tst	r1, r2
    8da4:	0a000028 	beq	8e4c <__aeabi_idiv+0xd4>
    8da8:	e311020e 	tst	r1, #-536870912	; 0xe0000000
    8dac:	01a01181 	moveq	r1, r1, lsl #3
    8db0:	03a02008 	moveq	r2, #8	; 0x8
    8db4:	13a02001 	movne	r2, #1	; 0x1
    8db8:	e3510201 	cmp	r1, #268435456	; 0x10000000
    8dbc:	31510003 	cmpcc	r1, r3
    8dc0:	31a01201 	movcc	r1, r1, lsl #4
    8dc4:	31a02202 	movcc	r2, r2, lsl #4
    8dc8:	3afffffa 	bcc	8db8 <__aeabi_idiv+0x40>
    8dcc:	e3510102 	cmp	r1, #-2147483648	; 0x80000000
    8dd0:	31510003 	cmpcc	r1, r3
    8dd4:	31a01081 	movcc	r1, r1, lsl #1
    8dd8:	31a02082 	movcc	r2, r2, lsl #1
    8ddc:	3afffffa 	bcc	8dcc <__aeabi_idiv+0x54>
    8de0:	e3a00000 	mov	r0, #0	; 0x0
    8de4:	e1530001 	cmp	r3, r1
    8de8:	20433001 	subcs	r3, r3, r1
    8dec:	21800002 	orrcs	r0, r0, r2
    8df0:	e15300a1 	cmp	r3, r1, lsr #1
    8df4:	204330a1 	subcs	r3, r3, r1, lsr #1
    8df8:	218000a2 	orrcs	r0, r0, r2, lsr #1
    8dfc:	e1530121 	cmp	r3, r1, lsr #2
    8e00:	20433121 	subcs	r3, r3, r1, lsr #2
    8e04:	21800122 	orrcs	r0, r0, r2, lsr #2
    8e08:	e15301a1 	cmp	r3, r1, lsr #3
    8e0c:	204331a1 	subcs	r3, r3, r1, lsr #3
    8e10:	218001a2 	orrcs	r0, r0, r2, lsr #3
    8e14:	e3530000 	cmp	r3, #0	; 0x0
    8e18:	11b02222 	movnes	r2, r2, lsr #4
    8e1c:	11a01221 	movne	r1, r1, lsr #4
    8e20:	1affffef 	bne	8de4 <__aeabi_idiv+0x6c>
    8e24:	e35c0000 	cmp	ip, #0	; 0x0
    8e28:	42600000 	rsbmi	r0, r0, #0	; 0x0
    8e2c:	e12fff1e 	bx	lr
    8e30:	e13c0000 	teq	ip, r0
    8e34:	42600000 	rsbmi	r0, r0, #0	; 0x0
    8e38:	e12fff1e 	bx	lr
    8e3c:	33a00000 	movcc	r0, #0	; 0x0
    8e40:	01a00fcc 	moveq	r0, ip, asr #31
    8e44:	03800001 	orreq	r0, r0, #1	; 0x1
    8e48:	e12fff1e 	bx	lr
    8e4c:	e3510801 	cmp	r1, #65536	; 0x10000
    8e50:	21a01821 	movcs	r1, r1, lsr #16
    8e54:	23a02010 	movcs	r2, #16	; 0x10
    8e58:	33a02000 	movcc	r2, #0	; 0x0
    8e5c:	e3510c01 	cmp	r1, #256	; 0x100
    8e60:	21a01421 	movcs	r1, r1, lsr #8
    8e64:	22822008 	addcs	r2, r2, #8	; 0x8
    8e68:	e3510010 	cmp	r1, #16	; 0x10
    8e6c:	21a01221 	movcs	r1, r1, lsr #4
    8e70:	22822004 	addcs	r2, r2, #4	; 0x4
    8e74:	e3510004 	cmp	r1, #4	; 0x4
    8e78:	82822003 	addhi	r2, r2, #3	; 0x3
    8e7c:	908220a1 	addls	r2, r2, r1, lsr #1
    8e80:	e35c0000 	cmp	ip, #0	; 0x0
    8e84:	e1a00233 	mov	r0, r3, lsr r2
    8e88:	42600000 	rsbmi	r0, r0, #0	; 0x0
    8e8c:	e12fff1e 	bx	lr
    8e90:	e52de008 	str	lr, [sp, #-8]!
    8e94:	eb000007 	bl	8eb8 <__aeabi_idiv0>
    8e98:	e3a00000 	mov	r0, #0	; 0x0
    8e9c:	e49df008 	ldr	pc, [sp], #8

00008ea0 <__aeabi_idivmod>:
    8ea0:	e92d4003 	stmdb	sp!, {r0, r1, lr}
    8ea4:	ebffffb3 	bl	8d78 <__aeabi_idiv>
    8ea8:	e8bd4006 	ldmia	sp!, {r1, r2, lr}
    8eac:	e0030092 	mul	r3, r2, r0
    8eb0:	e0411003 	sub	r1, r1, r3
    8eb4:	e12fff1e 	bx	lr

00008eb8 <__aeabi_idiv0>:
    8eb8:	e12fff1e 	bx	lr

00008ebc <nan>:
    8ebc:	e59f0000 	ldr	r0, [pc, #0]	; 8ec4 <.text+0x8ec4>
    8ec0:	e12fff1e 	bx	lr
    8ec4:	0000a4d4 	ldreqd	sl, [r0], -r4

00008ec8 <isnan>:
    8ec8:	e5900000 	ldr	r0, [r0]
    8ecc:	e3500001 	cmp	r0, #1	; 0x1
    8ed0:	83a00000 	movhi	r0, #0	; 0x0
    8ed4:	93a00001 	movls	r0, #1	; 0x1
    8ed8:	e12fff1e 	bx	lr

00008edc <isinf>:
    8edc:	e5900000 	ldr	r0, [r0]
    8ee0:	e3500004 	cmp	r0, #4	; 0x4
    8ee4:	13a00000 	movne	r0, #0	; 0x0
    8ee8:	03a00001 	moveq	r0, #1	; 0x1
    8eec:	e12fff1e 	bx	lr

00008ef0 <iszero>:
    8ef0:	e5900000 	ldr	r0, [r0]
    8ef4:	e3500002 	cmp	r0, #2	; 0x2
    8ef8:	13a00000 	movne	r0, #0	; 0x0
    8efc:	03a00001 	moveq	r0, #1	; 0x1
    8f00:	e12fff1e 	bx	lr

00008f04 <_fpadd_parts>:
    8f04:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8f08:	e24dd004 	sub	sp, sp, #4	; 0x4
    8f0c:	e1a07001 	mov	r7, r1
    8f10:	e1a06002 	mov	r6, r2
    8f14:	e1a05000 	mov	r5, r0
    8f18:	ebffffea 	bl	8ec8 <isnan>
    8f1c:	e3500000 	cmp	r0, #0	; 0x0
    8f20:	0a000002 	beq	8f30 <_fpadd_parts+0x2c>
    8f24:	e1a00005 	mov	r0, r5
    8f28:	e28dd004 	add	sp, sp, #4	; 0x4
    8f2c:	e8bd8ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    8f30:	e1a00007 	mov	r0, r7
    8f34:	ebffffe3 	bl	8ec8 <isnan>
    8f38:	e3500000 	cmp	r0, #0	; 0x0
    8f3c:	0a000001 	beq	8f48 <_fpadd_parts+0x44>
    8f40:	e1a05007 	mov	r5, r7
    8f44:	eafffff6 	b	8f24 <_fpadd_parts+0x20>
    8f48:	e1a00005 	mov	r0, r5
    8f4c:	ebffffe2 	bl	8edc <isinf>
    8f50:	e3500000 	cmp	r0, #0	; 0x0
    8f54:	1a000068 	bne	90fc <_fpadd_parts+0x1f8>
    8f58:	e1a00007 	mov	r0, r7
    8f5c:	ebffffde 	bl	8edc <isinf>
    8f60:	e3500000 	cmp	r0, #0	; 0x0
    8f64:	1afffff5 	bne	8f40 <_fpadd_parts+0x3c>
    8f68:	e1a00007 	mov	r0, r7
    8f6c:	ebffffdf 	bl	8ef0 <iszero>
    8f70:	e3500000 	cmp	r0, #0	; 0x0
    8f74:	1a00006b 	bne	9128 <_fpadd_parts+0x224>
    8f78:	e1a00005 	mov	r0, r5
    8f7c:	ebffffdb 	bl	8ef0 <iszero>
    8f80:	e3500000 	cmp	r0, #0	; 0x0
    8f84:	1affffed 	bne	8f40 <_fpadd_parts+0x3c>
    8f88:	e5953008 	ldr	r3, [r5, #8]
    8f8c:	e597c008 	ldr	ip, [r7, #8]
    8f90:	e06ce003 	rsb	lr, ip, r3
    8f94:	e58d3000 	str	r3, [sp]
    8f98:	e02e3fce 	eor	r3, lr, lr, asr #31
    8f9c:	e0433fce 	sub	r3, r3, lr, asr #31
    8fa0:	e353003f 	cmp	r3, #63	; 0x3f
    8fa4:	e285a00c 	add	sl, r5, #12	; 0xc
    8fa8:	e89a0c00 	ldmia	sl, {sl, fp}
    8fac:	e287800c 	add	r8, r7, #12	; 0xc
    8fb0:	e8980300 	ldmia	r8, {r8, r9}
    8fb4:	ca000081 	bgt	91c0 <_fpadd_parts+0x2bc>
    8fb8:	e59d4000 	ldr	r4, [sp]
    8fbc:	e154000c 	cmp	r4, ip
    8fc0:	da00000b 	ble	8ff4 <_fpadd_parts+0xf0>
    8fc4:	e2800001 	add	r0, r0, #1	; 0x1
    8fc8:	e3a03001 	mov	r3, #1	; 0x1
    8fcc:	e3a04000 	mov	r4, #0	; 0x0
    8fd0:	e1b020a9 	movs	r2, r9, lsr #1
    8fd4:	e1a01068 	mov	r1, r8, rrx
    8fd8:	e0088003 	and	r8, r8, r3
    8fdc:	e0099004 	and	r9, r9, r4
    8fe0:	e150000e 	cmp	r0, lr
    8fe4:	e1888001 	orr	r8, r8, r1
    8fe8:	e1899002 	orr	r9, r9, r2
    8fec:	1afffff4 	bne	8fc4 <_fpadd_parts+0xc0>
    8ff0:	e08cc000 	add	ip, ip, r0
    8ff4:	e59d4000 	ldr	r4, [sp]
    8ff8:	e154000c 	cmp	r4, ip
    8ffc:	aa00000f 	bge	9040 <_fpadd_parts+0x13c>
    9000:	e064c00c 	rsb	ip, r4, ip
    9004:	e3a00000 	mov	r0, #0	; 0x0
    9008:	e2800001 	add	r0, r0, #1	; 0x1
    900c:	e3a03001 	mov	r3, #1	; 0x1
    9010:	e3a04000 	mov	r4, #0	; 0x0
    9014:	e1b020ab 	movs	r2, fp, lsr #1
    9018:	e1a0106a 	mov	r1, sl, rrx
    901c:	e00aa003 	and	sl, sl, r3
    9020:	e00bb004 	and	fp, fp, r4
    9024:	e15c0000 	cmp	ip, r0
    9028:	e18aa001 	orr	sl, sl, r1
    902c:	e18bb002 	orr	fp, fp, r2
    9030:	1afffff4 	bne	9008 <_fpadd_parts+0x104>
    9034:	e59d4000 	ldr	r4, [sp]
    9038:	e0844000 	add	r4, r4, r0
    903c:	e58d4000 	str	r4, [sp]
    9040:	e5950004 	ldr	r0, [r5, #4]
    9044:	e5973004 	ldr	r3, [r7, #4]
    9048:	e1500003 	cmp	r0, r3
    904c:	0a000068 	beq	91f4 <_fpadd_parts+0x2f0>
    9050:	e3500000 	cmp	r0, #0	; 0x0
    9054:	0a000061 	beq	91e0 <_fpadd_parts+0x2dc>
    9058:	e1a01008 	mov	r1, r8
    905c:	e1a02009 	mov	r2, r9
    9060:	e051100a 	subs	r1, r1, sl
    9064:	e0c2200b 	sbc	r2, r2, fp
    9068:	e3520000 	cmp	r2, #0	; 0x0
    906c:	ba000067 	blt	9210 <_fpadd_parts+0x30c>
    9070:	e586100c 	str	r1, [r6, #12]
    9074:	e5862010 	str	r2, [r6, #16]
    9078:	e59d4000 	ldr	r4, [sp]
    907c:	e3a03000 	mov	r3, #0	; 0x0
    9080:	e9860018 	stmib	r6, {r3, r4}
    9084:	e286100c 	add	r1, r6, #12	; 0xc
    9088:	e8910006 	ldmia	r1, {r1, r2}
    908c:	e3e07000 	mvn	r7, #0	; 0x0
    9090:	e0977001 	adds	r7, r7, r1
    9094:	e3e08000 	mvn	r8, #0	; 0x0
    9098:	e0a88002 	adc	r8, r8, r2
    909c:	e378021f 	cmn	r8, #-268435455	; 0xf0000001
    90a0:	e1a0a001 	mov	sl, r1
    90a4:	e1a0b002 	mov	fp, r2
    90a8:	8a000030 	bhi	9170 <_fpadd_parts+0x26c>
    90ac:	0a00002d 	beq	9168 <_fpadd_parts+0x264>
    90b0:	e5963008 	ldr	r3, [r6, #8]
    90b4:	e09a100a 	adds	r1, sl, sl
    90b8:	e3e07000 	mvn	r7, #0	; 0x0
    90bc:	e0ab200b 	adc	r2, fp, fp
    90c0:	e3e08000 	mvn	r8, #0	; 0x0
    90c4:	e0977001 	adds	r7, r7, r1
    90c8:	e0a88002 	adc	r8, r8, r2
    90cc:	e2433001 	sub	r3, r3, #1	; 0x1
    90d0:	e378021f 	cmn	r8, #-268435455	; 0xf0000001
    90d4:	e586100c 	str	r1, [r6, #12]
    90d8:	e5862010 	str	r2, [r6, #16]
    90dc:	e5863008 	str	r3, [r6, #8]
    90e0:	e1a0a001 	mov	sl, r1
    90e4:	e1a0b002 	mov	fp, r2
    90e8:	8a000020 	bhi	9170 <_fpadd_parts+0x26c>
    90ec:	1afffff0 	bne	90b4 <_fpadd_parts+0x1b0>
    90f0:	e3770002 	cmn	r7, #2	; 0x2
    90f4:	8a00001d 	bhi	9170 <_fpadd_parts+0x26c>
    90f8:	eaffffed 	b	90b4 <_fpadd_parts+0x1b0>
    90fc:	e1a00007 	mov	r0, r7
    9100:	ebffff75 	bl	8edc <isinf>
    9104:	e3500000 	cmp	r0, #0	; 0x0
    9108:	0affff85 	beq	8f24 <_fpadd_parts+0x20>
    910c:	e5972004 	ldr	r2, [r7, #4]
    9110:	e5953004 	ldr	r3, [r5, #4]
    9114:	e1530002 	cmp	r3, r2
    9118:	0affff81 	beq	8f24 <_fpadd_parts+0x20>
    911c:	e28dd004 	add	sp, sp, #4	; 0x4
    9120:	e8bd4ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9124:	eaffff64 	b	8ebc <nan>
    9128:	e1a00005 	mov	r0, r5
    912c:	ebffff6f 	bl	8ef0 <iszero>
    9130:	e3500000 	cmp	r0, #0	; 0x0
    9134:	0affff7a 	beq	8f24 <_fpadd_parts+0x20>
    9138:	e1a0c005 	mov	ip, r5
    913c:	e8bc000f 	ldmia	ip!, {r0, r1, r2, r3}
    9140:	e1a0e006 	mov	lr, r6
    9144:	e8ae000f 	stmia	lr!, {r0, r1, r2, r3}
    9148:	e5953010 	ldr	r3, [r5, #16]
    914c:	e5863010 	str	r3, [r6, #16]
    9150:	e5952004 	ldr	r2, [r5, #4]
    9154:	e5973004 	ldr	r3, [r7, #4]
    9158:	e1a05006 	mov	r5, r6
    915c:	e0022003 	and	r2, r2, r3
    9160:	e5862004 	str	r2, [r6, #4]
    9164:	eaffff6e 	b	8f24 <_fpadd_parts+0x20>
    9168:	e3770002 	cmn	r7, #2	; 0x2
    916c:	9affffcf 	bls	90b0 <_fpadd_parts+0x1ac>
    9170:	e372021e 	cmn	r2, #-536870911	; 0xe0000001
    9174:	e3a03003 	mov	r3, #3	; 0x3
    9178:	e5863000 	str	r3, [r6]
    917c:	91a05006 	movls	r5, r6
    9180:	9affff67 	bls	8f24 <_fpadd_parts+0x20>
    9184:	e5960008 	ldr	r0, [r6, #8]
    9188:	e3a03001 	mov	r3, #1	; 0x1
    918c:	e3a04000 	mov	r4, #0	; 0x0
    9190:	e1b080a2 	movs	r8, r2, lsr #1
    9194:	e1a07061 	mov	r7, r1, rrx
    9198:	e0011003 	and	r1, r1, r3
    919c:	e0022004 	and	r2, r2, r4
    91a0:	e1877001 	orr	r7, r7, r1
    91a4:	e1888002 	orr	r8, r8, r2
    91a8:	e2800001 	add	r0, r0, #1	; 0x1
    91ac:	e1a05006 	mov	r5, r6
    91b0:	e586700c 	str	r7, [r6, #12]
    91b4:	e5868010 	str	r8, [r6, #16]
    91b8:	e5860008 	str	r0, [r6, #8]
    91bc:	eaffff58 	b	8f24 <_fpadd_parts+0x20>
    91c0:	e59d3000 	ldr	r3, [sp]
    91c4:	e153000c 	cmp	r3, ip
    91c8:	d3a0a000 	movle	sl, #0	; 0x0
    91cc:	d3a0b000 	movle	fp, #0	; 0x0
    91d0:	c3a08000 	movgt	r8, #0	; 0x0
    91d4:	c3a09000 	movgt	r9, #0	; 0x0
    91d8:	d58dc000 	strle	ip, [sp]
    91dc:	eaffff97 	b	9040 <_fpadd_parts+0x13c>
    91e0:	e1a0100a 	mov	r1, sl
    91e4:	e1a0200b 	mov	r2, fp
    91e8:	e0511008 	subs	r1, r1, r8
    91ec:	e0c22009 	sbc	r2, r2, r9
    91f0:	eaffff9c 	b	9068 <_fpadd_parts+0x164>
    91f4:	e09a1008 	adds	r1, sl, r8
    91f8:	e0ab2009 	adc	r2, fp, r9
    91fc:	e586100c 	str	r1, [r6, #12]
    9200:	e5862010 	str	r2, [r6, #16]
    9204:	e59d4000 	ldr	r4, [sp]
    9208:	e9860011 	stmib	r6, {r0, r4}
    920c:	eaffffd7 	b	9170 <_fpadd_parts+0x26c>
    9210:	e3a03001 	mov	r3, #1	; 0x1
    9214:	e5863004 	str	r3, [r6, #4]
    9218:	e59d3000 	ldr	r3, [sp]
    921c:	e2711000 	rsbs	r1, r1, #0	; 0x0
    9220:	e2e22000 	rsc	r2, r2, #0	; 0x0
    9224:	e5863008 	str	r3, [r6, #8]
    9228:	e586100c 	str	r1, [r6, #12]
    922c:	e5862010 	str	r2, [r6, #16]
    9230:	eaffff93 	b	9084 <_fpadd_parts+0x180>

00009234 <__subdf3>:
    9234:	e92d4030 	stmdb	sp!, {r4, r5, lr}
    9238:	e24dd04c 	sub	sp, sp, #76	; 0x4c
    923c:	e28d5028 	add	r5, sp, #40	; 0x28
    9240:	e58d0044 	str	r0, [sp, #68]
    9244:	e58d1048 	str	r1, [sp, #72]
    9248:	e28d4014 	add	r4, sp, #20	; 0x14
    924c:	e28d0044 	add	r0, sp, #68	; 0x44
    9250:	e1a01005 	mov	r1, r5
    9254:	e58d203c 	str	r2, [sp, #60]
    9258:	e58d3040 	str	r3, [sp, #64]
    925c:	eb00037e 	bl	a05c <__unpack_d>
    9260:	e28d003c 	add	r0, sp, #60	; 0x3c
    9264:	e1a01004 	mov	r1, r4
    9268:	eb00037b 	bl	a05c <__unpack_d>
    926c:	e59d3018 	ldr	r3, [sp, #24]
    9270:	e1a01004 	mov	r1, r4
    9274:	e2233001 	eor	r3, r3, #1	; 0x1
    9278:	e1a0200d 	mov	r2, sp
    927c:	e1a00005 	mov	r0, r5
    9280:	e58d3018 	str	r3, [sp, #24]
    9284:	ebffff1e 	bl	8f04 <_fpadd_parts>
    9288:	eb0002b6 	bl	9d68 <__pack_d>
    928c:	e28dd04c 	add	sp, sp, #76	; 0x4c
    9290:	e8bd8030 	ldmia	sp!, {r4, r5, pc}

00009294 <__adddf3>:
    9294:	e92d4030 	stmdb	sp!, {r4, r5, lr}
    9298:	e24dd04c 	sub	sp, sp, #76	; 0x4c
    929c:	e28d5028 	add	r5, sp, #40	; 0x28
    92a0:	e58d0044 	str	r0, [sp, #68]
    92a4:	e58d1048 	str	r1, [sp, #72]
    92a8:	e28d4014 	add	r4, sp, #20	; 0x14
    92ac:	e28d0044 	add	r0, sp, #68	; 0x44
    92b0:	e1a01005 	mov	r1, r5
    92b4:	e58d203c 	str	r2, [sp, #60]
    92b8:	e58d3040 	str	r3, [sp, #64]
    92bc:	eb000366 	bl	a05c <__unpack_d>
    92c0:	e28d003c 	add	r0, sp, #60	; 0x3c
    92c4:	e1a01004 	mov	r1, r4
    92c8:	eb000363 	bl	a05c <__unpack_d>
    92cc:	e1a01004 	mov	r1, r4
    92d0:	e1a0200d 	mov	r2, sp
    92d4:	e1a00005 	mov	r0, r5
    92d8:	ebffff09 	bl	8f04 <_fpadd_parts>
    92dc:	eb0002a1 	bl	9d68 <__pack_d>
    92e0:	e28dd04c 	add	sp, sp, #76	; 0x4c
    92e4:	e8bd8030 	ldmia	sp!, {r4, r5, pc}

000092e8 <nan>:
    92e8:	e59f0000 	ldr	r0, [pc, #0]	; 92f0 <.text+0x92f0>
    92ec:	e12fff1e 	bx	lr
    92f0:	0000a4d4 	ldreqd	sl, [r0], -r4

000092f4 <isnan>:
    92f4:	e5900000 	ldr	r0, [r0]
    92f8:	e3500001 	cmp	r0, #1	; 0x1
    92fc:	83a00000 	movhi	r0, #0	; 0x0
    9300:	93a00001 	movls	r0, #1	; 0x1
    9304:	e12fff1e 	bx	lr

00009308 <isinf>:
    9308:	e5900000 	ldr	r0, [r0]
    930c:	e3500004 	cmp	r0, #4	; 0x4
    9310:	13a00000 	movne	r0, #0	; 0x0
    9314:	03a00001 	moveq	r0, #1	; 0x1
    9318:	e12fff1e 	bx	lr

0000931c <iszero>:
    931c:	e5900000 	ldr	r0, [r0]
    9320:	e3500002 	cmp	r0, #2	; 0x2
    9324:	13a00000 	movne	r0, #0	; 0x0
    9328:	03a00001 	moveq	r0, #1	; 0x1
    932c:	e12fff1e 	bx	lr

00009330 <__muldf3>:
    9330:	e92d4df0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, fp, lr}
    9334:	e24dd064 	sub	sp, sp, #100	; 0x64
    9338:	e28d5040 	add	r5, sp, #64	; 0x40
    933c:	e58d005c 	str	r0, [sp, #92]
    9340:	e58d1060 	str	r1, [sp, #96]
    9344:	e28d702c 	add	r7, sp, #44	; 0x2c
    9348:	e28d005c 	add	r0, sp, #92	; 0x5c
    934c:	e1a01005 	mov	r1, r5
    9350:	e58d2054 	str	r2, [sp, #84]
    9354:	e58d3058 	str	r3, [sp, #88]
    9358:	eb00033f 	bl	a05c <__unpack_d>
    935c:	e1a01007 	mov	r1, r7
    9360:	e28d0054 	add	r0, sp, #84	; 0x54
    9364:	eb00033c 	bl	a05c <__unpack_d>
    9368:	e1a00005 	mov	r0, r5
    936c:	ebffffe0 	bl	92f4 <isnan>
    9370:	e3500000 	cmp	r0, #0	; 0x0
    9374:	0a000008 	beq	939c <__muldf3+0x6c>
    9378:	e59d3044 	ldr	r3, [sp, #68]
    937c:	e59d2030 	ldr	r2, [sp, #48]
    9380:	e0533002 	subs	r3, r3, r2
    9384:	13a03001 	movne	r3, #1	; 0x1
    9388:	e58d3044 	str	r3, [sp, #68]
    938c:	e1a00005 	mov	r0, r5
    9390:	eb000274 	bl	9d68 <__pack_d>
    9394:	e28dd064 	add	sp, sp, #100	; 0x64
    9398:	e8bd8df0 	ldmia	sp!, {r4, r5, r6, r7, r8, sl, fp, pc}
    939c:	e1a00007 	mov	r0, r7
    93a0:	ebffffd3 	bl	92f4 <isnan>
    93a4:	e3500000 	cmp	r0, #0	; 0x0
    93a8:	0a000006 	beq	93c8 <__muldf3+0x98>
    93ac:	e59d2030 	ldr	r2, [sp, #48]
    93b0:	e59d3044 	ldr	r3, [sp, #68]
    93b4:	e1a00007 	mov	r0, r7
    93b8:	e0533002 	subs	r3, r3, r2
    93bc:	13a03001 	movne	r3, #1	; 0x1
    93c0:	e58d3030 	str	r3, [sp, #48]
    93c4:	eafffff1 	b	9390 <__muldf3+0x60>
    93c8:	e1a00005 	mov	r0, r5
    93cc:	ebffffcd 	bl	9308 <isinf>
    93d0:	e3500000 	cmp	r0, #0	; 0x0
    93d4:	1a000009 	bne	9400 <__muldf3+0xd0>
    93d8:	e1a00007 	mov	r0, r7
    93dc:	ebffffc9 	bl	9308 <isinf>
    93e0:	e3500000 	cmp	r0, #0	; 0x0
    93e4:	0a00000b 	beq	9418 <__muldf3+0xe8>
    93e8:	e1a00005 	mov	r0, r5
    93ec:	ebffffca 	bl	931c <iszero>
    93f0:	e3500000 	cmp	r0, #0	; 0x0
    93f4:	0affffec 	beq	93ac <__muldf3+0x7c>
    93f8:	ebffffba 	bl	92e8 <nan>
    93fc:	eaffffe3 	b	9390 <__muldf3+0x60>
    9400:	e1a00007 	mov	r0, r7
    9404:	ebffffc4 	bl	931c <iszero>
    9408:	e3500000 	cmp	r0, #0	; 0x0
    940c:	0affffd9 	beq	9378 <__muldf3+0x48>
    9410:	ebffffb4 	bl	92e8 <nan>
    9414:	eaffffdd 	b	9390 <__muldf3+0x60>
    9418:	e1a00005 	mov	r0, r5
    941c:	ebffffbe 	bl	931c <iszero>
    9420:	e3500000 	cmp	r0, #0	; 0x0
    9424:	1affffd3 	bne	9378 <__muldf3+0x48>
    9428:	e1a00007 	mov	r0, r7
    942c:	ebffffba 	bl	931c <iszero>
    9430:	e3500000 	cmp	r0, #0	; 0x0
    9434:	1affffdc 	bne	93ac <__muldf3+0x7c>
    9438:	e28d5038 	add	r5, sp, #56	; 0x38
    943c:	e8950060 	ldmia	r5, {r5, r6}
    9440:	e1a03006 	mov	r3, r6
    9444:	e3a04000 	mov	r4, #0	; 0x0
    9448:	e28d704c 	add	r7, sp, #76	; 0x4c
    944c:	e8970180 	ldmia	r7, {r7, r8}
    9450:	e58d3010 	str	r3, [sp, #16]
    9454:	e58d4014 	str	r4, [sp, #20]
    9458:	e59d0010 	ldr	r0, [sp, #16]
    945c:	e1a01008 	mov	r1, r8
    9460:	e3a08000 	mov	r8, #0	; 0x0
    9464:	e0843097 	umull	r3, r4, r7, r0
    9468:	e3a06000 	mov	r6, #0	; 0x0
    946c:	e1a0a001 	mov	sl, r1
    9470:	e3a0b000 	mov	fp, #0	; 0x0
    9474:	e1a02004 	mov	r2, r4
    9478:	e1a01003 	mov	r1, r3
    947c:	e0a2159a 	umlal	r1, r2, sl, r5
    9480:	e88d0006 	stmia	sp, {r1, r2}
    9484:	e0810795 	umull	r0, r1, r5, r7
    9488:	e1540002 	cmp	r4, r2
    948c:	e1a05000 	mov	r5, r0
    9490:	e1a06001 	mov	r6, r1
    9494:	8a00005f 	bhi	9618 <__muldf3+0x2e8>
    9498:	0a00005b 	beq	960c <__muldf3+0x2dc>
    949c:	e3a02000 	mov	r2, #0	; 0x0
    94a0:	e3a03000 	mov	r3, #0	; 0x0
    94a4:	e58d2008 	str	r2, [sp, #8]
    94a8:	e58d300c 	str	r3, [sp, #12]
    94ac:	e59d4000 	ldr	r4, [sp]
    94b0:	e3a03000 	mov	r3, #0	; 0x0
    94b4:	e0937005 	adds	r7, r3, r5
    94b8:	e1a01004 	mov	r1, r4
    94bc:	e3a02000 	mov	r2, #0	; 0x0
    94c0:	e0a18006 	adc	r8, r1, r6
    94c4:	e1560008 	cmp	r6, r8
    94c8:	8a000046 	bhi	95e8 <__muldf3+0x2b8>
    94cc:	0a000043 	beq	95e0 <__muldf3+0x2b0>
    94d0:	e59d0010 	ldr	r0, [sp, #16]
    94d4:	e000009b 	mul	r0, fp, r0
    94d8:	e59dc010 	ldr	ip, [sp, #16]
    94dc:	e0821a9c 	umull	r1, r2, ip, sl
    94e0:	e59dc014 	ldr	ip, [sp, #20]
    94e4:	e02c0c9a 	mla	ip, sl, ip, r0
    94e8:	e59d0004 	ldr	r0, [sp, #4]
    94ec:	e08c2002 	add	r2, ip, r2
    94f0:	e0905001 	adds	r5, r0, r1
    94f4:	e3a04000 	mov	r4, #0	; 0x0
    94f8:	e0a46002 	adc	r6, r4, r2
    94fc:	e28d1008 	add	r1, sp, #8	; 0x8
    9500:	e8910006 	ldmia	r1, {r1, r2}
    9504:	e0955001 	adds	r5, r5, r1
    9508:	e59d1048 	ldr	r1, [sp, #72]
    950c:	e0a66002 	adc	r6, r6, r2
    9510:	e59d0044 	ldr	r0, [sp, #68]
    9514:	e59d3030 	ldr	r3, [sp, #48]
    9518:	e59d2034 	ldr	r2, [sp, #52]
    951c:	e2811004 	add	r1, r1, #4	; 0x4
    9520:	e0500003 	subs	r0, r0, r3
    9524:	13a00001 	movne	r0, #1	; 0x1
    9528:	e0822001 	add	r2, r2, r1
    952c:	e376021e 	cmn	r6, #-536870911	; 0xe0000001
    9530:	e58d001c 	str	r0, [sp, #28]
    9534:	e58d2020 	str	r2, [sp, #32]
    9538:	9a00000e 	bls	9578 <__muldf3+0x248>
    953c:	e3a00001 	mov	r0, #1	; 0x1
    9540:	e3a0a000 	mov	sl, #0	; 0x0
    9544:	e3a0b102 	mov	fp, #-2147483648	; 0x80000000
    9548:	e1150000 	tst	r5, r0
    954c:	e2822001 	add	r2, r2, #1	; 0x1
    9550:	0a000003 	beq	9564 <__muldf3+0x234>
    9554:	e1b040a8 	movs	r4, r8, lsr #1
    9558:	e1a03067 	mov	r3, r7, rrx
    955c:	e183700a 	orr	r7, r3, sl
    9560:	e184800b 	orr	r8, r4, fp
    9564:	e1b060a6 	movs	r6, r6, lsr #1
    9568:	e1a05065 	mov	r5, r5, rrx
    956c:	e376021e 	cmn	r6, #-536870911	; 0xe0000001
    9570:	8afffff4 	bhi	9548 <__muldf3+0x218>
    9574:	e58d2020 	str	r2, [sp, #32]
    9578:	e376021f 	cmn	r6, #-268435455	; 0xf0000001
    957c:	8a00000d 	bhi	95b8 <__muldf3+0x288>
    9580:	e59d3020 	ldr	r3, [sp, #32]
    9584:	e3a01001 	mov	r1, #1	; 0x1
    9588:	e3a02000 	mov	r2, #0	; 0x0
    958c:	e0955005 	adds	r5, r5, r5
    9590:	e0a66006 	adc	r6, r6, r6
    9594:	e3580000 	cmp	r8, #0	; 0x0
    9598:	b1866002 	orrlt	r6, r6, r2
    959c:	b1855001 	orrlt	r5, r5, r1
    95a0:	e0977007 	adds	r7, r7, r7
    95a4:	e0a88008 	adc	r8, r8, r8
    95a8:	e376021f 	cmn	r6, #-268435455	; 0xf0000001
    95ac:	e2433001 	sub	r3, r3, #1	; 0x1
    95b0:	9afffff5 	bls	958c <__muldf3+0x25c>
    95b4:	e58d3020 	str	r3, [sp, #32]
    95b8:	e20530ff 	and	r3, r5, #255	; 0xff
    95bc:	e3a04000 	mov	r4, #0	; 0x0
    95c0:	e3530080 	cmp	r3, #128	; 0x80
    95c4:	0a000018 	beq	962c <__muldf3+0x2fc>
    95c8:	e3a03003 	mov	r3, #3	; 0x3
    95cc:	e28d0018 	add	r0, sp, #24	; 0x18
    95d0:	e58d5024 	str	r5, [sp, #36]
    95d4:	e58d6028 	str	r6, [sp, #40]
    95d8:	e58d3018 	str	r3, [sp, #24]
    95dc:	eaffff6b 	b	9390 <__muldf3+0x60>
    95e0:	e1550007 	cmp	r5, r7
    95e4:	9affffb9 	bls	94d0 <__muldf3+0x1a0>
    95e8:	e28d0008 	add	r0, sp, #8	; 0x8
    95ec:	e8900003 	ldmia	r0, {r0, r1}
    95f0:	e3a03001 	mov	r3, #1	; 0x1
    95f4:	e0900003 	adds	r0, r0, r3
    95f8:	e3a04000 	mov	r4, #0	; 0x0
    95fc:	e0a11004 	adc	r1, r1, r4
    9600:	e58d0008 	str	r0, [sp, #8]
    9604:	e58d100c 	str	r1, [sp, #12]
    9608:	eaffffb0 	b	94d0 <__muldf3+0x1a0>
    960c:	e59d1000 	ldr	r1, [sp]
    9610:	e1530001 	cmp	r3, r1
    9614:	9affffa0 	bls	949c <__muldf3+0x16c>
    9618:	e3a03000 	mov	r3, #0	; 0x0
    961c:	e3a04001 	mov	r4, #1	; 0x1
    9620:	e58d3008 	str	r3, [sp, #8]
    9624:	e58d400c 	str	r4, [sp, #12]
    9628:	eaffff9f 	b	94ac <__muldf3+0x17c>
    962c:	e3540000 	cmp	r4, #0	; 0x0
    9630:	1affffe4 	bne	95c8 <__muldf3+0x298>
    9634:	e3a01c01 	mov	r1, #256	; 0x100
    9638:	e3a02000 	mov	r2, #0	; 0x0
    963c:	e0053001 	and	r3, r5, r1
    9640:	e0064002 	and	r4, r6, r2
    9644:	e1933004 	orrs	r3, r3, r4
    9648:	1affffde 	bne	95c8 <__muldf3+0x298>
    964c:	e1977008 	orrs	r7, r7, r8
    9650:	0affffdc 	beq	95c8 <__muldf3+0x298>
    9654:	e3a03080 	mov	r3, #128	; 0x80
    9658:	e0933005 	adds	r3, r3, r5
    965c:	e3a04000 	mov	r4, #0	; 0x0
    9660:	e0a44006 	adc	r4, r4, r6
    9664:	e3e010ff 	mvn	r1, #255	; 0xff
    9668:	e3e02000 	mvn	r2, #0	; 0x0
    966c:	e0035001 	and	r5, r3, r1
    9670:	e0046002 	and	r6, r4, r2
    9674:	eaffffd3 	b	95c8 <__muldf3+0x298>

00009678 <nan>:
    9678:	e59f0000 	ldr	r0, [pc, #0]	; 9680 <.text+0x9680>
    967c:	e12fff1e 	bx	lr
    9680:	0000a4d4 	ldreqd	sl, [r0], -r4

00009684 <isnan>:
    9684:	e5900000 	ldr	r0, [r0]
    9688:	e3500001 	cmp	r0, #1	; 0x1
    968c:	83a00000 	movhi	r0, #0	; 0x0
    9690:	93a00001 	movls	r0, #1	; 0x1
    9694:	e12fff1e 	bx	lr

00009698 <isinf>:
    9698:	e5900000 	ldr	r0, [r0]
    969c:	e3500004 	cmp	r0, #4	; 0x4
    96a0:	13a00000 	movne	r0, #0	; 0x0
    96a4:	03a00001 	moveq	r0, #1	; 0x1
    96a8:	e12fff1e 	bx	lr

000096ac <iszero>:
    96ac:	e5900000 	ldr	r0, [r0]
    96b0:	e3500002 	cmp	r0, #2	; 0x2
    96b4:	13a00000 	movne	r0, #0	; 0x0
    96b8:	03a00001 	moveq	r0, #1	; 0x1
    96bc:	e12fff1e 	bx	lr

000096c0 <__divdf3>:
    96c0:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    96c4:	e24dd038 	sub	sp, sp, #56	; 0x38
    96c8:	e28d7014 	add	r7, sp, #20	; 0x14
    96cc:	e58d0030 	str	r0, [sp, #48]
    96d0:	e58d1034 	str	r1, [sp, #52]
    96d4:	e28d0030 	add	r0, sp, #48	; 0x30
    96d8:	e1a01007 	mov	r1, r7
    96dc:	e58d2028 	str	r2, [sp, #40]
    96e0:	e58d302c 	str	r3, [sp, #44]
    96e4:	eb00025c 	bl	a05c <__unpack_d>
    96e8:	e1a0100d 	mov	r1, sp
    96ec:	e28d0028 	add	r0, sp, #40	; 0x28
    96f0:	eb000259 	bl	a05c <__unpack_d>
    96f4:	e1a00007 	mov	r0, r7
    96f8:	ebffffe1 	bl	9684 <isnan>
    96fc:	e3500000 	cmp	r0, #0	; 0x0
    9700:	e1a0500d 	mov	r5, sp
    9704:	0a000003 	beq	9718 <__divdf3+0x58>
    9708:	e1a00007 	mov	r0, r7
    970c:	eb000195 	bl	9d68 <__pack_d>
    9710:	e28dd038 	add	sp, sp, #56	; 0x38
    9714:	e8bd8ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9718:	e1a0000d 	mov	r0, sp
    971c:	ebffffd8 	bl	9684 <isnan>
    9720:	e3500000 	cmp	r0, #0	; 0x0
    9724:	11a0000d 	movne	r0, sp
    9728:	1afffff7 	bne	970c <__divdf3+0x4c>
    972c:	e59d3018 	ldr	r3, [sp, #24]
    9730:	e59d2004 	ldr	r2, [sp, #4]
    9734:	e0233002 	eor	r3, r3, r2
    9738:	e58d3018 	str	r3, [sp, #24]
    973c:	e1a00007 	mov	r0, r7
    9740:	ebffffd4 	bl	9698 <isinf>
    9744:	e3500000 	cmp	r0, #0	; 0x0
    9748:	0a000005 	beq	9764 <__divdf3+0xa4>
    974c:	e59d2014 	ldr	r2, [sp, #20]
    9750:	e59d3000 	ldr	r3, [sp]
    9754:	e1520003 	cmp	r2, r3
    9758:	1affffea 	bne	9708 <__divdf3+0x48>
    975c:	ebffffc5 	bl	9678 <nan>
    9760:	eaffffe9 	b	970c <__divdf3+0x4c>
    9764:	e1a00007 	mov	r0, r7
    9768:	ebffffcf 	bl	96ac <iszero>
    976c:	e2506000 	subs	r6, r0, #0	; 0x0
    9770:	1afffff5 	bne	974c <__divdf3+0x8c>
    9774:	e1a0000d 	mov	r0, sp
    9778:	ebffffc6 	bl	9698 <isinf>
    977c:	e3500000 	cmp	r0, #0	; 0x0
    9780:	0a000006 	beq	97a0 <__divdf3+0xe0>
    9784:	e3a03000 	mov	r3, #0	; 0x0
    9788:	e3a04000 	mov	r4, #0	; 0x0
    978c:	e1a00007 	mov	r0, r7
    9790:	e58d601c 	str	r6, [sp, #28]
    9794:	e58d3020 	str	r3, [sp, #32]
    9798:	e58d4024 	str	r4, [sp, #36]
    979c:	eaffffda 	b	970c <__divdf3+0x4c>
    97a0:	e1a0000d 	mov	r0, sp
    97a4:	ebffffc0 	bl	96ac <iszero>
    97a8:	e3500000 	cmp	r0, #0	; 0x0
    97ac:	13a03004 	movne	r3, #4	; 0x4
    97b0:	11a00007 	movne	r0, r7
    97b4:	158d3014 	strne	r3, [sp, #20]
    97b8:	1affffd3 	bne	970c <__divdf3+0x4c>
    97bc:	e59d201c 	ldr	r2, [sp, #28]
    97c0:	e28d0020 	add	r0, sp, #32	; 0x20
    97c4:	e8900003 	ldmia	r0, {r0, r1}
    97c8:	e28d800c 	add	r8, sp, #12	; 0xc
    97cc:	e8980300 	ldmia	r8, {r8, r9}
    97d0:	e59d3008 	ldr	r3, [sp, #8]
    97d4:	e1590001 	cmp	r9, r1
    97d8:	e0632002 	rsb	r2, r3, r2
    97dc:	e58d201c 	str	r2, [sp, #28]
    97e0:	8a000022 	bhi	9870 <__divdf3+0x1b0>
    97e4:	0a00001f 	beq	9868 <__divdf3+0x1a8>
    97e8:	e3a02000 	mov	r2, #0	; 0x0
    97ec:	e3a03201 	mov	r3, #268435456	; 0x10000000
    97f0:	e3a0a000 	mov	sl, #0	; 0x0
    97f4:	e3a0b000 	mov	fp, #0	; 0x0
    97f8:	e3a0c000 	mov	ip, #0	; 0x0
    97fc:	ea00000b 	b	9830 <__divdf3+0x170>
    9800:	e0500008 	subs	r0, r0, r8
    9804:	e0c11009 	sbc	r1, r1, r9
    9808:	e18aa002 	orr	sl, sl, r2
    980c:	e18bb003 	orr	fp, fp, r3
    9810:	e0905000 	adds	r5, r0, r0
    9814:	e0a16001 	adc	r6, r1, r1
    9818:	e1b030a3 	movs	r3, r3, lsr #1
    981c:	e1a02062 	mov	r2, r2, rrx
    9820:	e35c003d 	cmp	ip, #61	; 0x3d
    9824:	e1a00005 	mov	r0, r5
    9828:	e1a01006 	mov	r1, r6
    982c:	0a000006 	beq	984c <__divdf3+0x18c>
    9830:	e1590001 	cmp	r9, r1
    9834:	e28cc001 	add	ip, ip, #1	; 0x1
    9838:	8afffff4 	bhi	9810 <__divdf3+0x150>
    983c:	1affffef 	bne	9800 <__divdf3+0x140>
    9840:	e1580000 	cmp	r8, r0
    9844:	8afffff1 	bhi	9810 <__divdf3+0x150>
    9848:	eaffffec 	b	9800 <__divdf3+0x140>
    984c:	e20a20ff 	and	r2, sl, #255	; 0xff
    9850:	e3a03000 	mov	r3, #0	; 0x0
    9854:	e3520080 	cmp	r2, #128	; 0x80
    9858:	0a000009 	beq	9884 <__divdf3+0x1c4>
    985c:	e58da020 	str	sl, [sp, #32]
    9860:	e58db024 	str	fp, [sp, #36]
    9864:	eaffffa7 	b	9708 <__divdf3+0x48>
    9868:	e1580000 	cmp	r8, r0
    986c:	9affffdd 	bls	97e8 <__divdf3+0x128>
    9870:	e0900000 	adds	r0, r0, r0
    9874:	e2423001 	sub	r3, r2, #1	; 0x1
    9878:	e0a11001 	adc	r1, r1, r1
    987c:	e58d301c 	str	r3, [sp, #28]
    9880:	eaffffd8 	b	97e8 <__divdf3+0x128>
    9884:	e3530000 	cmp	r3, #0	; 0x0
    9888:	1afffff3 	bne	985c <__divdf3+0x19c>
    988c:	e3a01c01 	mov	r1, #256	; 0x100
    9890:	e3a02000 	mov	r2, #0	; 0x0
    9894:	e00a3001 	and	r3, sl, r1
    9898:	e00b4002 	and	r4, fp, r2
    989c:	e1933004 	orrs	r3, r3, r4
    98a0:	1affffed 	bne	985c <__divdf3+0x19c>
    98a4:	e1955006 	orrs	r5, r5, r6
    98a8:	0affffeb 	beq	985c <__divdf3+0x19c>
    98ac:	e3a03080 	mov	r3, #128	; 0x80
    98b0:	e093300a 	adds	r3, r3, sl
    98b4:	e3a04000 	mov	r4, #0	; 0x0
    98b8:	e0a4400b 	adc	r4, r4, fp
    98bc:	e3e010ff 	mvn	r1, #255	; 0xff
    98c0:	e3e02000 	mvn	r2, #0	; 0x0
    98c4:	e003a001 	and	sl, r3, r1
    98c8:	e004b002 	and	fp, r4, r2
    98cc:	eaffffe2 	b	985c <__divdf3+0x19c>

000098d0 <isnan>:
    98d0:	e5900000 	ldr	r0, [r0]
    98d4:	e3500001 	cmp	r0, #1	; 0x1
    98d8:	83a00000 	movhi	r0, #0	; 0x0
    98dc:	93a00001 	movls	r0, #1	; 0x1
    98e0:	e12fff1e 	bx	lr

000098e4 <__eqdf2>:
    98e4:	e92d4030 	stmdb	sp!, {r4, r5, lr}
    98e8:	e24dd038 	sub	sp, sp, #56	; 0x38
    98ec:	e28d5014 	add	r5, sp, #20	; 0x14
    98f0:	e58d0030 	str	r0, [sp, #48]
    98f4:	e58d1034 	str	r1, [sp, #52]
    98f8:	e28d0030 	add	r0, sp, #48	; 0x30
    98fc:	e1a01005 	mov	r1, r5
    9900:	e58d2028 	str	r2, [sp, #40]
    9904:	e58d302c 	str	r3, [sp, #44]
    9908:	eb0001d3 	bl	a05c <__unpack_d>
    990c:	e1a0100d 	mov	r1, sp
    9910:	e28d0028 	add	r0, sp, #40	; 0x28
    9914:	eb0001d0 	bl	a05c <__unpack_d>
    9918:	e1a00005 	mov	r0, r5
    991c:	ebffffeb 	bl	98d0 <isnan>
    9920:	e3500000 	cmp	r0, #0	; 0x0
    9924:	e1a0400d 	mov	r4, sp
    9928:	e1a0000d 	mov	r0, sp
    992c:	0a000002 	beq	993c <__eqdf2+0x58>
    9930:	e3a00001 	mov	r0, #1	; 0x1
    9934:	e28dd038 	add	sp, sp, #56	; 0x38
    9938:	e8bd8030 	ldmia	sp!, {r4, r5, pc}
    993c:	ebffffe3 	bl	98d0 <isnan>
    9940:	e3500000 	cmp	r0, #0	; 0x0
    9944:	e1a0100d 	mov	r1, sp
    9948:	e1a00005 	mov	r0, r5
    994c:	1afffff7 	bne	9930 <__eqdf2+0x4c>
    9950:	eb000219 	bl	a1bc <__fpcmp_parts_d>
    9954:	eafffff6 	b	9934 <__eqdf2+0x50>

00009958 <isnan>:
    9958:	e5900000 	ldr	r0, [r0]
    995c:	e3500001 	cmp	r0, #1	; 0x1
    9960:	83a00000 	movhi	r0, #0	; 0x0
    9964:	93a00001 	movls	r0, #1	; 0x1
    9968:	e12fff1e 	bx	lr

0000996c <__nedf2>:
    996c:	e92d4030 	stmdb	sp!, {r4, r5, lr}
    9970:	e24dd038 	sub	sp, sp, #56	; 0x38
    9974:	e28d5014 	add	r5, sp, #20	; 0x14
    9978:	e58d0030 	str	r0, [sp, #48]
    997c:	e58d1034 	str	r1, [sp, #52]
    9980:	e28d0030 	add	r0, sp, #48	; 0x30
    9984:	e1a01005 	mov	r1, r5
    9988:	e58d2028 	str	r2, [sp, #40]
    998c:	e58d302c 	str	r3, [sp, #44]
    9990:	eb0001b1 	bl	a05c <__unpack_d>
    9994:	e1a0100d 	mov	r1, sp
    9998:	e28d0028 	add	r0, sp, #40	; 0x28
    999c:	eb0001ae 	bl	a05c <__unpack_d>
    99a0:	e1a00005 	mov	r0, r5
    99a4:	ebffffeb 	bl	9958 <isnan>
    99a8:	e3500000 	cmp	r0, #0	; 0x0
    99ac:	e1a0400d 	mov	r4, sp
    99b0:	e1a0000d 	mov	r0, sp
    99b4:	0a000002 	beq	99c4 <__nedf2+0x58>
    99b8:	e3a00001 	mov	r0, #1	; 0x1
    99bc:	e28dd038 	add	sp, sp, #56	; 0x38
    99c0:	e8bd8030 	ldmia	sp!, {r4, r5, pc}
    99c4:	ebffffe3 	bl	9958 <isnan>
    99c8:	e3500000 	cmp	r0, #0	; 0x0
    99cc:	e1a0100d 	mov	r1, sp
    99d0:	e1a00005 	mov	r0, r5
    99d4:	1afffff7 	bne	99b8 <__nedf2+0x4c>
    99d8:	eb0001f7 	bl	a1bc <__fpcmp_parts_d>
    99dc:	eafffff6 	b	99bc <__nedf2+0x50>

000099e0 <isnan>:
    99e0:	e5900000 	ldr	r0, [r0]
    99e4:	e3500001 	cmp	r0, #1	; 0x1
    99e8:	83a00000 	movhi	r0, #0	; 0x0
    99ec:	93a00001 	movls	r0, #1	; 0x1
    99f0:	e12fff1e 	bx	lr

000099f4 <__gtdf2>:
    99f4:	e92d4030 	stmdb	sp!, {r4, r5, lr}
    99f8:	e24dd038 	sub	sp, sp, #56	; 0x38
    99fc:	e28d5014 	add	r5, sp, #20	; 0x14
    9a00:	e58d0030 	str	r0, [sp, #48]
    9a04:	e58d1034 	str	r1, [sp, #52]
    9a08:	e28d0030 	add	r0, sp, #48	; 0x30
    9a0c:	e1a01005 	mov	r1, r5
    9a10:	e58d2028 	str	r2, [sp, #40]
    9a14:	e58d302c 	str	r3, [sp, #44]
    9a18:	eb00018f 	bl	a05c <__unpack_d>
    9a1c:	e1a0100d 	mov	r1, sp
    9a20:	e28d0028 	add	r0, sp, #40	; 0x28
    9a24:	eb00018c 	bl	a05c <__unpack_d>
    9a28:	e1a00005 	mov	r0, r5
    9a2c:	ebffffeb 	bl	99e0 <isnan>
    9a30:	e3500000 	cmp	r0, #0	; 0x0
    9a34:	e1a0400d 	mov	r4, sp
    9a38:	e1a0000d 	mov	r0, sp
    9a3c:	0a000002 	beq	9a4c <__gtdf2+0x58>
    9a40:	e3e00000 	mvn	r0, #0	; 0x0
    9a44:	e28dd038 	add	sp, sp, #56	; 0x38
    9a48:	e8bd8030 	ldmia	sp!, {r4, r5, pc}
    9a4c:	ebffffe3 	bl	99e0 <isnan>
    9a50:	e3500000 	cmp	r0, #0	; 0x0
    9a54:	e1a0100d 	mov	r1, sp
    9a58:	e1a00005 	mov	r0, r5
    9a5c:	1afffff7 	bne	9a40 <__gtdf2+0x4c>
    9a60:	eb0001d5 	bl	a1bc <__fpcmp_parts_d>
    9a64:	eafffff6 	b	9a44 <__gtdf2+0x50>

00009a68 <isnan>:
    9a68:	e5900000 	ldr	r0, [r0]
    9a6c:	e3500001 	cmp	r0, #1	; 0x1
    9a70:	83a00000 	movhi	r0, #0	; 0x0
    9a74:	93a00001 	movls	r0, #1	; 0x1
    9a78:	e12fff1e 	bx	lr

00009a7c <__gedf2>:
    9a7c:	e92d4030 	stmdb	sp!, {r4, r5, lr}
    9a80:	e24dd038 	sub	sp, sp, #56	; 0x38
    9a84:	e28d5014 	add	r5, sp, #20	; 0x14
    9a88:	e58d0030 	str	r0, [sp, #48]
    9a8c:	e58d1034 	str	r1, [sp, #52]
    9a90:	e28d0030 	add	r0, sp, #48	; 0x30
    9a94:	e1a01005 	mov	r1, r5
    9a98:	e58d2028 	str	r2, [sp, #40]
    9a9c:	e58d302c 	str	r3, [sp, #44]
    9aa0:	eb00016d 	bl	a05c <__unpack_d>
    9aa4:	e1a0100d 	mov	r1, sp
    9aa8:	e28d0028 	add	r0, sp, #40	; 0x28
    9aac:	eb00016a 	bl	a05c <__unpack_d>
    9ab0:	e1a00005 	mov	r0, r5
    9ab4:	ebffffeb 	bl	9a68 <isnan>
    9ab8:	e3500000 	cmp	r0, #0	; 0x0
    9abc:	e1a0400d 	mov	r4, sp
    9ac0:	e1a0000d 	mov	r0, sp
    9ac4:	0a000002 	beq	9ad4 <__gedf2+0x58>
    9ac8:	e3e00000 	mvn	r0, #0	; 0x0
    9acc:	e28dd038 	add	sp, sp, #56	; 0x38
    9ad0:	e8bd8030 	ldmia	sp!, {r4, r5, pc}
    9ad4:	ebffffe3 	bl	9a68 <isnan>
    9ad8:	e3500000 	cmp	r0, #0	; 0x0
    9adc:	e1a0100d 	mov	r1, sp
    9ae0:	e1a00005 	mov	r0, r5
    9ae4:	1afffff7 	bne	9ac8 <__gedf2+0x4c>
    9ae8:	eb0001b3 	bl	a1bc <__fpcmp_parts_d>
    9aec:	eafffff6 	b	9acc <__gedf2+0x50>

00009af0 <isnan>:
    9af0:	e5900000 	ldr	r0, [r0]
    9af4:	e3500001 	cmp	r0, #1	; 0x1
    9af8:	83a00000 	movhi	r0, #0	; 0x0
    9afc:	93a00001 	movls	r0, #1	; 0x1
    9b00:	e12fff1e 	bx	lr

00009b04 <__ltdf2>:
    9b04:	e92d4030 	stmdb	sp!, {r4, r5, lr}
    9b08:	e24dd038 	sub	sp, sp, #56	; 0x38
    9b0c:	e28d5014 	add	r5, sp, #20	; 0x14
    9b10:	e58d0030 	str	r0, [sp, #48]
    9b14:	e58d1034 	str	r1, [sp, #52]
    9b18:	e28d0030 	add	r0, sp, #48	; 0x30
    9b1c:	e1a01005 	mov	r1, r5
    9b20:	e58d2028 	str	r2, [sp, #40]
    9b24:	e58d302c 	str	r3, [sp, #44]
    9b28:	eb00014b 	bl	a05c <__unpack_d>
    9b2c:	e1a0100d 	mov	r1, sp
    9b30:	e28d0028 	add	r0, sp, #40	; 0x28
    9b34:	eb000148 	bl	a05c <__unpack_d>
    9b38:	e1a00005 	mov	r0, r5
    9b3c:	ebffffeb 	bl	9af0 <isnan>
    9b40:	e3500000 	cmp	r0, #0	; 0x0
    9b44:	e1a0400d 	mov	r4, sp
    9b48:	e1a0000d 	mov	r0, sp
    9b4c:	0a000002 	beq	9b5c <__ltdf2+0x58>
    9b50:	e3a00001 	mov	r0, #1	; 0x1
    9b54:	e28dd038 	add	sp, sp, #56	; 0x38
    9b58:	e8bd8030 	ldmia	sp!, {r4, r5, pc}
    9b5c:	ebffffe3 	bl	9af0 <isnan>
    9b60:	e3500000 	cmp	r0, #0	; 0x0
    9b64:	e1a0100d 	mov	r1, sp
    9b68:	e1a00005 	mov	r0, r5
    9b6c:	1afffff7 	bne	9b50 <__ltdf2+0x4c>
    9b70:	eb000191 	bl	a1bc <__fpcmp_parts_d>
    9b74:	eafffff6 	b	9b54 <__ltdf2+0x50>

00009b78 <__floatsidf>:
    9b78:	e92d4010 	stmdb	sp!, {r4, lr}
    9b7c:	e3a03003 	mov	r3, #3	; 0x3
    9b80:	e24dd014 	sub	sp, sp, #20	; 0x14
    9b84:	e3500000 	cmp	r0, #0	; 0x0
    9b88:	e58d3000 	str	r3, [sp]
    9b8c:	e1a02fa0 	mov	r2, r0, lsr #31
    9b90:	02433001 	subeq	r3, r3, #1	; 0x1
    9b94:	e58d2004 	str	r2, [sp, #4]
    9b98:	058d3000 	streq	r3, [sp]
    9b9c:	0a00001b 	beq	9c10 <__floatsidf+0x98>
    9ba0:	e3520000 	cmp	r2, #0	; 0x0
    9ba4:	e3a0203c 	mov	r2, #60	; 0x3c
    9ba8:	e58d2008 	str	r2, [sp, #8]
    9bac:	0a00001b 	beq	9c20 <__floatsidf+0xa8>
    9bb0:	e3500102 	cmp	r0, #-2147483648	; 0x80000000
    9bb4:	03a004c1 	moveq	r0, #-1056964608	; 0xc1000000
    9bb8:	0280060e 	addeq	r0, r0, #14680064	; 0xe00000
    9bbc:	03a01000 	moveq	r1, #0	; 0x0
    9bc0:	0a000014 	beq	9c18 <__floatsidf+0xa0>
    9bc4:	e2603000 	rsb	r3, r0, #0	; 0x0
    9bc8:	e1a04fc3 	mov	r4, r3, asr #31
    9bcc:	e58d300c 	str	r3, [sp, #12]
    9bd0:	e58d4010 	str	r4, [sp, #16]
    9bd4:	e28d000c 	add	r0, sp, #12	; 0xc
    9bd8:	e8900003 	ldmia	r0, {r0, r1}
    9bdc:	e371021f 	cmn	r1, #-268435455	; 0xf0000001
    9be0:	8a00000a 	bhi	9c10 <__floatsidf+0x98>
    9be4:	e59d2008 	ldr	r2, [sp, #8]
    9be8:	e0903000 	adds	r3, r0, r0
    9bec:	e0a14001 	adc	r4, r1, r1
    9bf0:	e2422001 	sub	r2, r2, #1	; 0x1
    9bf4:	e374021f 	cmn	r4, #-268435455	; 0xf0000001
    9bf8:	e1a00003 	mov	r0, r3
    9bfc:	e1a01004 	mov	r1, r4
    9c00:	e58d300c 	str	r3, [sp, #12]
    9c04:	e58d4010 	str	r4, [sp, #16]
    9c08:	e58d2008 	str	r2, [sp, #8]
    9c0c:	9afffff5 	bls	9be8 <__floatsidf+0x70>
    9c10:	e1a0000d 	mov	r0, sp
    9c14:	eb000053 	bl	9d68 <__pack_d>
    9c18:	e28dd014 	add	sp, sp, #20	; 0x14
    9c1c:	e8bd8010 	ldmia	sp!, {r4, pc}
    9c20:	e1a03000 	mov	r3, r0
    9c24:	e1a04fc3 	mov	r4, r3, asr #31
    9c28:	e58d300c 	str	r3, [sp, #12]
    9c2c:	e58d4010 	str	r4, [sp, #16]
    9c30:	eaffffe7 	b	9bd4 <__floatsidf+0x5c>

00009c34 <isnan>:
    9c34:	e5900000 	ldr	r0, [r0]
    9c38:	e3500001 	cmp	r0, #1	; 0x1
    9c3c:	83a00000 	movhi	r0, #0	; 0x0
    9c40:	93a00001 	movls	r0, #1	; 0x1
    9c44:	e12fff1e 	bx	lr

00009c48 <isinf>:
    9c48:	e5900000 	ldr	r0, [r0]
    9c4c:	e3500004 	cmp	r0, #4	; 0x4
    9c50:	13a00000 	movne	r0, #0	; 0x0
    9c54:	03a00001 	moveq	r0, #1	; 0x1
    9c58:	e12fff1e 	bx	lr

00009c5c <iszero>:
    9c5c:	e5900000 	ldr	r0, [r0]
    9c60:	e3500002 	cmp	r0, #2	; 0x2
    9c64:	13a00000 	movne	r0, #0	; 0x0
    9c68:	03a00001 	moveq	r0, #1	; 0x1
    9c6c:	e12fff1e 	bx	lr

00009c70 <__fixdfsi>:
    9c70:	e92d4010 	stmdb	sp!, {r4, lr}
    9c74:	e24dd01c 	sub	sp, sp, #28	; 0x1c
    9c78:	e28d301c 	add	r3, sp, #28	; 0x1c
    9c7c:	e9230003 	stmdb	r3!, {r0, r1}
    9c80:	e1a0100d 	mov	r1, sp
    9c84:	e1a00003 	mov	r0, r3
    9c88:	eb0000f3 	bl	a05c <__unpack_d>
    9c8c:	e1a0000d 	mov	r0, sp
    9c90:	ebfffff1 	bl	9c5c <iszero>
    9c94:	e3500000 	cmp	r0, #0	; 0x0
    9c98:	e1a0400d 	mov	r4, sp
    9c9c:	0a000002 	beq	9cac <__fixdfsi+0x3c>
    9ca0:	e3a00000 	mov	r0, #0	; 0x0
    9ca4:	e28dd01c 	add	sp, sp, #28	; 0x1c
    9ca8:	e8bd8010 	ldmia	sp!, {r4, pc}
    9cac:	e1a0000d 	mov	r0, sp
    9cb0:	ebffffdf 	bl	9c34 <isnan>
    9cb4:	e3500000 	cmp	r0, #0	; 0x0
    9cb8:	1afffff8 	bne	9ca0 <__fixdfsi+0x30>
    9cbc:	e1a0000d 	mov	r0, sp
    9cc0:	ebffffe0 	bl	9c48 <isinf>
    9cc4:	e3500000 	cmp	r0, #0	; 0x0
    9cc8:	0a000004 	beq	9ce0 <__fixdfsi+0x70>
    9ccc:	e59d3004 	ldr	r3, [sp, #4]
    9cd0:	e3530000 	cmp	r3, #0	; 0x0
    9cd4:	03e00102 	mvneq	r0, #-2147483648	; 0x80000000
    9cd8:	13a00102 	movne	r0, #-2147483648	; 0x80000000
    9cdc:	eafffff0 	b	9ca4 <__fixdfsi+0x34>
    9ce0:	e59d3008 	ldr	r3, [sp, #8]
    9ce4:	e3530000 	cmp	r3, #0	; 0x0
    9ce8:	baffffec 	blt	9ca0 <__fixdfsi+0x30>
    9cec:	e353001e 	cmp	r3, #30	; 0x1e
    9cf0:	cafffff5 	bgt	9ccc <__fixdfsi+0x5c>
    9cf4:	e59d200c 	ldr	r2, [sp, #12]
    9cf8:	e263103c 	rsb	r1, r3, #60	; 0x3c
    9cfc:	e1a03132 	mov	r3, r2, lsr r1
    9d00:	e59d0010 	ldr	r0, [sp, #16]
    9d04:	e261c020 	rsb	ip, r1, #32	; 0x20
    9d08:	e1833c10 	orr	r3, r3, r0, lsl ip
    9d0c:	e251e020 	subs	lr, r1, #32	; 0x20
    9d10:	51a03e30 	movpl	r3, r0, lsr lr
    9d14:	e1a04130 	mov	r4, r0, lsr r1
    9d18:	e59d2004 	ldr	r2, [sp, #4]
    9d1c:	e3520000 	cmp	r2, #0	; 0x0
    9d20:	e1a00003 	mov	r0, r3
    9d24:	12630000 	rsbne	r0, r3, #0	; 0x0
    9d28:	eaffffdd 	b	9ca4 <__fixdfsi+0x34>

00009d2c <isnan>:
    9d2c:	e5900000 	ldr	r0, [r0]
    9d30:	e3500001 	cmp	r0, #1	; 0x1
    9d34:	83a00000 	movhi	r0, #0	; 0x0
    9d38:	93a00001 	movls	r0, #1	; 0x1
    9d3c:	e12fff1e 	bx	lr

00009d40 <isinf>:
    9d40:	e5900000 	ldr	r0, [r0]
    9d44:	e3500004 	cmp	r0, #4	; 0x4
    9d48:	13a00000 	movne	r0, #0	; 0x0
    9d4c:	03a00001 	moveq	r0, #1	; 0x1
    9d50:	e12fff1e 	bx	lr

00009d54 <iszero>:
    9d54:	e5900000 	ldr	r0, [r0]
    9d58:	e3500002 	cmp	r0, #2	; 0x2
    9d5c:	13a00000 	movne	r0, #0	; 0x0
    9d60:	03a00001 	moveq	r0, #1	; 0x1
    9d64:	e12fff1e 	bx	lr

00009d68 <__pack_d>:
    9d68:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9d6c:	e24dd008 	sub	sp, sp, #8	; 0x8
    9d70:	e1a05000 	mov	r5, r0
    9d74:	ebffffec 	bl	9d2c <isnan>
    9d78:	e3500000 	cmp	r0, #0	; 0x0
    9d7c:	e3a08000 	mov	r8, #0	; 0x0
    9d80:	e285a00c 	add	sl, r5, #12	; 0xc
    9d84:	e89a0c00 	ldmia	sl, {sl, fp}
    9d88:	e5959004 	ldr	r9, [r5, #4]
    9d8c:	0a000019 	beq	9df8 <__pack_d+0x90>
    9d90:	e3a04702 	mov	r4, #524288	; 0x80000
    9d94:	e3a03000 	mov	r3, #0	; 0x0
    9d98:	e18b1004 	orr	r1, fp, r4
    9d9c:	e3a04601 	mov	r4, #1048576	; 0x100000
    9da0:	e18a0003 	orr	r0, sl, r3
    9da4:	e3a0ce7f 	mov	ip, #2032	; 0x7f0
    9da8:	e3e03000 	mvn	r3, #0	; 0x0
    9dac:	e2444001 	sub	r4, r4, #1	; 0x1
    9db0:	e0000003 	and	r0, r0, r3
    9db4:	e0011004 	and	r1, r1, r4
    9db8:	e28cc00f 	add	ip, ip, #15	; 0xf
    9dbc:	e1a03a28 	mov	r3, r8, lsr #20
    9dc0:	e1833601 	orr	r3, r3, r1, lsl #12
    9dc4:	e1a08663 	mov	r8, r3, ror #12
    9dc8:	e3c8247f 	bic	r2, r8, #2130706432	; 0x7f000000
    9dcc:	e3c2260f 	bic	r2, r2, #15728640	; 0xf00000
    9dd0:	e1828a0c 	orr	r8, r2, ip, lsl #20
    9dd4:	e3c83102 	bic	r3, r8, #-2147483648	; 0x80000000
    9dd8:	e1833f89 	orr	r3, r3, r9, lsl #31
    9ddc:	e1a02000 	mov	r2, r0
    9de0:	e1a08000 	mov	r8, r0
    9de4:	e1a07003 	mov	r7, r3
    9de8:	e1a00003 	mov	r0, r3
    9dec:	e1a01002 	mov	r1, r2
    9df0:	e28dd008 	add	sp, sp, #8	; 0x8
    9df4:	e8bd8ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9df8:	e1a00005 	mov	r0, r5
    9dfc:	ebffffcf 	bl	9d40 <isinf>
    9e00:	e3500000 	cmp	r0, #0	; 0x0
    9e04:	0a000004 	beq	9e1c <__pack_d+0xb4>
    9e08:	e3a0ce7f 	mov	ip, #2032	; 0x7f0
    9e0c:	e28cc00f 	add	ip, ip, #15	; 0xf
    9e10:	e3a00000 	mov	r0, #0	; 0x0
    9e14:	e3a01000 	mov	r1, #0	; 0x0
    9e18:	eaffffe7 	b	9dbc <__pack_d+0x54>
    9e1c:	e1a00005 	mov	r0, r5
    9e20:	ebffffcb 	bl	9d54 <iszero>
    9e24:	e250c000 	subs	ip, r0, #0	; 0x0
    9e28:	1a000023 	bne	9ebc <__pack_d+0x154>
    9e2c:	e19a100b 	orrs	r1, sl, fp
    9e30:	0a000021 	beq	9ebc <__pack_d+0x154>
    9e34:	e5950008 	ldr	r0, [r5, #8]
    9e38:	e3e03fff 	mvn	r3, #1020	; 0x3fc
    9e3c:	e2433001 	sub	r3, r3, #1	; 0x1
    9e40:	e1500003 	cmp	r0, r3
    9e44:	ba000020 	blt	9ecc <__pack_d+0x164>
    9e48:	e3500b01 	cmp	r0, #1024	; 0x400
    9e4c:	aaffffed 	bge	9e08 <__pack_d+0xa0>
    9e50:	e20a20ff 	and	r2, sl, #255	; 0xff
    9e54:	e3a03000 	mov	r3, #0	; 0x0
    9e58:	e2800fff 	add	r0, r0, #1020	; 0x3fc
    9e5c:	e3520080 	cmp	r2, #128	; 0x80
    9e60:	e2800003 	add	r0, r0, #3	; 0x3
    9e64:	0a000054 	beq	9fbc <__pack_d+0x254>
    9e68:	e3a0307f 	mov	r3, #127	; 0x7f
    9e6c:	e3a04000 	mov	r4, #0	; 0x0
    9e70:	e09aa003 	adds	sl, sl, r3
    9e74:	e0abb004 	adc	fp, fp, r4
    9e78:	e37b021e 	cmn	fp, #-536870911	; 0xe0000001
    9e7c:	9a000002 	bls	9e8c <__pack_d+0x124>
    9e80:	e1b0b0ab 	movs	fp, fp, lsr #1
    9e84:	e1a0a06a 	mov	sl, sl, rrx
    9e88:	e2800001 	add	r0, r0, #1	; 0x1
    9e8c:	e3c02b3e 	bic	r2, r0, #63488	; 0xf800
    9e90:	e3a04601 	mov	r4, #1048576	; 0x100000
    9e94:	e1a0042a 	mov	r0, sl, lsr #8
    9e98:	e1a02802 	mov	r2, r2, lsl #16
    9e9c:	e1800c0b 	orr	r0, r0, fp, lsl #24
    9ea0:	e1a0142b 	mov	r1, fp, lsr #8
    9ea4:	e3e03000 	mvn	r3, #0	; 0x0
    9ea8:	e2444001 	sub	r4, r4, #1	; 0x1
    9eac:	e0000003 	and	r0, r0, r3
    9eb0:	e0011004 	and	r1, r1, r4
    9eb4:	e1a0c822 	mov	ip, r2, lsr #16
    9eb8:	eaffffbf 	b	9dbc <__pack_d+0x54>
    9ebc:	e3a00000 	mov	r0, #0	; 0x0
    9ec0:	e3a01000 	mov	r1, #0	; 0x0
    9ec4:	e3a0c000 	mov	ip, #0	; 0x0
    9ec8:	eaffffbb 	b	9dbc <__pack_d+0x54>
    9ecc:	e26003bf 	rsb	r0, r0, #-67108862	; 0xfc000002
    9ed0:	e28007ff 	add	r0, r0, #66846720	; 0x3fc0000
    9ed4:	e2800bff 	add	r0, r0, #261120	; 0x3fc00
    9ed8:	e3500038 	cmp	r0, #56	; 0x38
    9edc:	c1a0000c 	movgt	r0, ip
    9ee0:	c3a0a000 	movgt	sl, #0	; 0x0
    9ee4:	c3a0b000 	movgt	fp, #0	; 0x0
    9ee8:	ca00002a 	bgt	9f98 <__pack_d+0x230>
    9eec:	e1a0503a 	mov	r5, sl, lsr r0
    9ef0:	e2601020 	rsb	r1, r0, #32	; 0x20
    9ef4:	e3a0e001 	mov	lr, #1	; 0x1
    9ef8:	e185511b 	orr	r5, r5, fp, lsl r1
    9efc:	e18c413e 	orr	r4, ip, lr, lsr r1
    9f00:	e2402020 	sub	r2, r0, #32	; 0x20
    9f04:	e3520000 	cmp	r2, #0	; 0x0
    9f08:	e1a0301e 	mov	r3, lr, lsl r0
    9f0c:	a1a0421e 	movge	r4, lr, lsl r2
    9f10:	e1a01005 	mov	r1, r5
    9f14:	a1a0123b 	movge	r1, fp, lsr r2
    9f18:	e1a0003b 	mov	r0, fp, lsr r0
    9f1c:	e3e05000 	mvn	r5, #0	; 0x0
    9f20:	e0933005 	adds	r3, r3, r5
    9f24:	e3e06000 	mvn	r6, #0	; 0x0
    9f28:	e0a44006 	adc	r4, r4, r6
    9f2c:	e00b2004 	and	r2, fp, r4
    9f30:	e58d1000 	str	r1, [sp]
    9f34:	e58d0004 	str	r0, [sp, #4]
    9f38:	e00a1003 	and	r1, sl, r3
    9f3c:	e1911002 	orrs	r1, r1, r2
    9f40:	e89d0060 	ldmia	sp, {r5, r6}
    9f44:	e3a02000 	mov	r2, #0	; 0x0
    9f48:	13a02001 	movne	r2, #1	; 0x1
    9f4c:	e1855002 	orr	r5, r5, r2
    9f50:	e205a0ff 	and	sl, r5, #255	; 0xff
    9f54:	e3a0b000 	mov	fp, #0	; 0x0
    9f58:	e3a03000 	mov	r3, #0	; 0x0
    9f5c:	13a03000 	movne	r3, #0	; 0x0
    9f60:	e35a0080 	cmp	sl, #128	; 0x80
    9f64:	e1866003 	orr	r6, r6, r3
    9f68:	0a000020 	beq	9ff0 <__pack_d+0x288>
    9f6c:	e3a0307f 	mov	r3, #127	; 0x7f
    9f70:	e0933005 	adds	r3, r3, r5
    9f74:	e3a04000 	mov	r4, #0	; 0x0
    9f78:	e0a44006 	adc	r4, r4, r6
    9f7c:	e3540201 	cmp	r4, #268435456	; 0x10000000
    9f80:	31a0200c 	movcc	r2, ip
    9f84:	21a0200e 	movcs	r2, lr
    9f88:	e1a0a423 	mov	sl, r3, lsr #8
    9f8c:	e1a00002 	mov	r0, r2
    9f90:	e18aac04 	orr	sl, sl, r4, lsl #24
    9f94:	e1a0b424 	mov	fp, r4, lsr #8
    9f98:	e3c02b3e 	bic	r2, r0, #63488	; 0xf800
    9f9c:	e3a04601 	mov	r4, #1048576	; 0x100000
    9fa0:	e1a02802 	mov	r2, r2, lsl #16
    9fa4:	e3e03000 	mvn	r3, #0	; 0x0
    9fa8:	e2444001 	sub	r4, r4, #1	; 0x1
    9fac:	e00a0003 	and	r0, sl, r3
    9fb0:	e00b1004 	and	r1, fp, r4
    9fb4:	e1a0c822 	mov	ip, r2, lsr #16
    9fb8:	eaffff7f 	b	9dbc <__pack_d+0x54>
    9fbc:	e3530000 	cmp	r3, #0	; 0x0
    9fc0:	1affffa8 	bne	9e68 <__pack_d+0x100>
    9fc4:	e3a01c01 	mov	r1, #256	; 0x100
    9fc8:	e3a02000 	mov	r2, #0	; 0x0
    9fcc:	e00a3001 	and	r3, sl, r1
    9fd0:	e00b4002 	and	r4, fp, r2
    9fd4:	e1933004 	orrs	r3, r3, r4
    9fd8:	0affffa6 	beq	9e78 <__pack_d+0x110>
    9fdc:	e3a03080 	mov	r3, #128	; 0x80
    9fe0:	e3a04000 	mov	r4, #0	; 0x0
    9fe4:	e09aa003 	adds	sl, sl, r3
    9fe8:	e0abb004 	adc	fp, fp, r4
    9fec:	eaffffa1 	b	9e78 <__pack_d+0x110>
    9ff0:	e35b0000 	cmp	fp, #0	; 0x0
    9ff4:	1affffdc 	bne	9f6c <__pack_d+0x204>
    9ff8:	e3a01c01 	mov	r1, #256	; 0x100
    9ffc:	e3a02000 	mov	r2, #0	; 0x0
    a000:	e0053001 	and	r3, r5, r1
    a004:	e0064002 	and	r4, r6, r2
    a008:	e1933004 	orrs	r3, r3, r4
    a00c:	1a000006 	bne	a02c <__pack_d+0x2c4>
    a010:	e3560201 	cmp	r6, #268435456	; 0x10000000
    a014:	21a0300e 	movcs	r3, lr
    a018:	e1a0a425 	mov	sl, r5, lsr #8
    a01c:	e1a00003 	mov	r0, r3
    a020:	e18aac06 	orr	sl, sl, r6, lsl #24
    a024:	e1a0b426 	mov	fp, r6, lsr #8
    a028:	eaffffda 	b	9f98 <__pack_d+0x230>
    a02c:	e3a03080 	mov	r3, #128	; 0x80
    a030:	e0933005 	adds	r3, r3, r5
    a034:	e3a04000 	mov	r4, #0	; 0x0
    a038:	e0a44006 	adc	r4, r4, r6
    a03c:	e3540201 	cmp	r4, #268435456	; 0x10000000
    a040:	21a0200e 	movcs	r2, lr
    a044:	31a0200b 	movcc	r2, fp
    a048:	e1a0a423 	mov	sl, r3, lsr #8
    a04c:	e1a00002 	mov	r0, r2
    a050:	e18aac04 	orr	sl, sl, r4, lsl #24
    a054:	e1a0b424 	mov	fp, r4, lsr #8
    a058:	eaffffce 	b	9f98 <__pack_d+0x230>

0000a05c <__unpack_d>:
    a05c:	e92d0070 	stmdb	sp!, {r4, r5, r6}
    a060:	e5904000 	ldr	r4, [r0]
    a064:	e1a02a24 	mov	r2, r4, lsr #20
    a068:	e5903004 	ldr	r3, [r0, #4]
    a06c:	e3c22b3e 	bic	r2, r2, #63488	; 0xf800
    a070:	e1a0c001 	mov	ip, r1
    a074:	e3c464ff 	bic	r6, r4, #-16777216	; 0xff000000
    a078:	e1a01fa4 	mov	r1, r4, lsr #31
    a07c:	e2520000 	subs	r0, r2, #0	; 0x0
    a080:	e1a05003 	mov	r5, r3
    a084:	e58c1004 	str	r1, [ip, #4]
    a088:	e3c6660f 	bic	r6, r6, #15728640	; 0xf00000
    a08c:	1a000005 	bne	a0a8 <__unpack_d+0x4c>
    a090:	e1953006 	orrs	r3, r5, r6
    a094:	03a03002 	moveq	r3, #2	; 0x2
    a098:	058c3000 	streq	r3, [ip]
    a09c:	1a000014 	bne	a0f4 <__unpack_d+0x98>
    a0a0:	e8bd0070 	ldmia	sp!, {r4, r5, r6}
    a0a4:	e12fff1e 	bx	lr
    a0a8:	e3a03e7f 	mov	r3, #2032	; 0x7f0
    a0ac:	e283300f 	add	r3, r3, #15	; 0xf
    a0b0:	e1500003 	cmp	r0, r3
    a0b4:	0a000022 	beq	a144 <__unpack_d+0xe8>
    a0b8:	e1a04406 	mov	r4, r6, lsl #8
    a0bc:	e1844c25 	orr	r4, r4, r5, lsr #24
    a0c0:	e1a03405 	mov	r3, r5, lsl #8
    a0c4:	e3a01000 	mov	r1, #0	; 0x0
    a0c8:	e3a02201 	mov	r2, #268435456	; 0x10000000
    a0cc:	e2400fff 	sub	r0, r0, #1020	; 0x3fc
    a0d0:	e1835001 	orr	r5, r3, r1
    a0d4:	e1846002 	orr	r6, r4, r2
    a0d8:	e2400003 	sub	r0, r0, #3	; 0x3
    a0dc:	e3a03003 	mov	r3, #3	; 0x3
    a0e0:	e58c500c 	str	r5, [ip, #12]
    a0e4:	e58c6010 	str	r6, [ip, #16]
    a0e8:	e58c0008 	str	r0, [ip, #8]
    a0ec:	e58c3000 	str	r3, [ip]
    a0f0:	eaffffea 	b	a0a0 <__unpack_d+0x44>
    a0f4:	e1a02406 	mov	r2, r6, lsl #8
    a0f8:	e3e00fff 	mvn	r0, #1020	; 0x3fc
    a0fc:	e1822c25 	orr	r2, r2, r5, lsr #24
    a100:	e2400001 	sub	r0, r0, #1	; 0x1
    a104:	e3a03003 	mov	r3, #3	; 0x3
    a108:	e372021f 	cmn	r2, #-268435455	; 0xf0000001
    a10c:	e1a01405 	mov	r1, r5, lsl #8
    a110:	e58c3000 	str	r3, [ip]
    a114:	e58c0008 	str	r0, [ip, #8]
    a118:	8a000006 	bhi	a138 <__unpack_d+0xdc>
    a11c:	e1a03000 	mov	r3, r0
    a120:	e0911001 	adds	r1, r1, r1
    a124:	e0a22002 	adc	r2, r2, r2
    a128:	e372021f 	cmn	r2, #-268435455	; 0xf0000001
    a12c:	e2433001 	sub	r3, r3, #1	; 0x1
    a130:	9afffffa 	bls	a120 <__unpack_d+0xc4>
    a134:	e58c3008 	str	r3, [ip, #8]
    a138:	e58c100c 	str	r1, [ip, #12]
    a13c:	e58c2010 	str	r2, [ip, #16]
    a140:	eaffffd6 	b	a0a0 <__unpack_d+0x44>
    a144:	e1953006 	orrs	r3, r5, r6
    a148:	03a03004 	moveq	r3, #4	; 0x4
    a14c:	058c3000 	streq	r3, [ip]
    a150:	0affffd2 	beq	a0a0 <__unpack_d+0x44>
    a154:	e3a01000 	mov	r1, #0	; 0x0
    a158:	e3a02702 	mov	r2, #524288	; 0x80000
    a15c:	e0053001 	and	r3, r5, r1
    a160:	e0064002 	and	r4, r6, r2
    a164:	e1933004 	orrs	r3, r3, r4
    a168:	13a03001 	movne	r3, #1	; 0x1
    a16c:	158c3000 	strne	r3, [ip]
    a170:	058c3000 	streq	r3, [ip]
    a174:	e58c500c 	str	r5, [ip, #12]
    a178:	e58c6010 	str	r6, [ip, #16]
    a17c:	eaffffc7 	b	a0a0 <__unpack_d+0x44>

0000a180 <isnan>:
    a180:	e5900000 	ldr	r0, [r0]
    a184:	e3500001 	cmp	r0, #1	; 0x1
    a188:	83a00000 	movhi	r0, #0	; 0x0
    a18c:	93a00001 	movls	r0, #1	; 0x1
    a190:	e12fff1e 	bx	lr

0000a194 <isinf>:
    a194:	e5900000 	ldr	r0, [r0]
    a198:	e3500004 	cmp	r0, #4	; 0x4
    a19c:	13a00000 	movne	r0, #0	; 0x0
    a1a0:	03a00001 	moveq	r0, #1	; 0x1
    a1a4:	e12fff1e 	bx	lr

0000a1a8 <iszero>:
    a1a8:	e5900000 	ldr	r0, [r0]
    a1ac:	e3500002 	cmp	r0, #2	; 0x2
    a1b0:	13a00000 	movne	r0, #0	; 0x0
    a1b4:	03a00001 	moveq	r0, #1	; 0x1
    a1b8:	e12fff1e 	bx	lr

0000a1bc <__fpcmp_parts_d>:
    a1bc:	e92d4030 	stmdb	sp!, {r4, r5, lr}
    a1c0:	e1a04001 	mov	r4, r1
    a1c4:	e1a05000 	mov	r5, r0
    a1c8:	ebffffec 	bl	a180 <isnan>
    a1cc:	e3500000 	cmp	r0, #0	; 0x0
    a1d0:	0a000001 	beq	a1dc <__fpcmp_parts_d+0x20>
    a1d4:	e3a00001 	mov	r0, #1	; 0x1
    a1d8:	e8bd8030 	ldmia	sp!, {r4, r5, pc}
    a1dc:	e1a00004 	mov	r0, r4
    a1e0:	ebffffe6 	bl	a180 <isnan>
    a1e4:	e3500000 	cmp	r0, #0	; 0x0
    a1e8:	1afffff9 	bne	a1d4 <__fpcmp_parts_d+0x18>
    a1ec:	e1a00005 	mov	r0, r5
    a1f0:	ebffffe7 	bl	a194 <isinf>
    a1f4:	e3500000 	cmp	r0, #0	; 0x0
    a1f8:	1a000013 	bne	a24c <__fpcmp_parts_d+0x90>
    a1fc:	e1a00004 	mov	r0, r4
    a200:	ebffffe3 	bl	a194 <isinf>
    a204:	e3500000 	cmp	r0, #0	; 0x0
    a208:	1a000021 	bne	a294 <__fpcmp_parts_d+0xd8>
    a20c:	e1a00005 	mov	r0, r5
    a210:	ebffffe4 	bl	a1a8 <iszero>
    a214:	e3500000 	cmp	r0, #0	; 0x0
    a218:	1a000017 	bne	a27c <__fpcmp_parts_d+0xc0>
    a21c:	e1a00004 	mov	r0, r4
    a220:	ebffffe0 	bl	a1a8 <iszero>
    a224:	e3500000 	cmp	r0, #0	; 0x0
    a228:	1a00000f 	bne	a26c <__fpcmp_parts_d+0xb0>
    a22c:	e595c004 	ldr	ip, [r5, #4]
    a230:	e5943004 	ldr	r3, [r4, #4]
    a234:	e15c0003 	cmp	ip, r3
    a238:	0a000019 	beq	a2a4 <__fpcmp_parts_d+0xe8>
    a23c:	e35c0000 	cmp	ip, #0	; 0x0
    a240:	0affffe3 	beq	a1d4 <__fpcmp_parts_d+0x18>
    a244:	e3e00000 	mvn	r0, #0	; 0x0
    a248:	e8bd8030 	ldmia	sp!, {r4, r5, pc}
    a24c:	e1a00004 	mov	r0, r4
    a250:	ebffffcf 	bl	a194 <isinf>
    a254:	e3500000 	cmp	r0, #0	; 0x0
    a258:	0a000003 	beq	a26c <__fpcmp_parts_d+0xb0>
    a25c:	e5942004 	ldr	r2, [r4, #4]
    a260:	e5953004 	ldr	r3, [r5, #4]
    a264:	e0630002 	rsb	r0, r3, r2
    a268:	e8bd8030 	ldmia	sp!, {r4, r5, pc}
    a26c:	e5953004 	ldr	r3, [r5, #4]
    a270:	e3530000 	cmp	r3, #0	; 0x0
    a274:	0affffd6 	beq	a1d4 <__fpcmp_parts_d+0x18>
    a278:	eafffff1 	b	a244 <__fpcmp_parts_d+0x88>
    a27c:	e1a00004 	mov	r0, r4
    a280:	ebffffc8 	bl	a1a8 <iszero>
    a284:	e3500000 	cmp	r0, #0	; 0x0
    a288:	0a000001 	beq	a294 <__fpcmp_parts_d+0xd8>
    a28c:	e3a00000 	mov	r0, #0	; 0x0
    a290:	e8bd8030 	ldmia	sp!, {r4, r5, pc}
    a294:	e5943004 	ldr	r3, [r4, #4]
    a298:	e3530000 	cmp	r3, #0	; 0x0
    a29c:	1affffcc 	bne	a1d4 <__fpcmp_parts_d+0x18>
    a2a0:	eaffffe7 	b	a244 <__fpcmp_parts_d+0x88>
    a2a4:	e5952008 	ldr	r2, [r5, #8]
    a2a8:	e5943008 	ldr	r3, [r4, #8]
    a2ac:	e1520003 	cmp	r2, r3
    a2b0:	caffffe1 	bgt	a23c <__fpcmp_parts_d+0x80>
    a2b4:	ba00000b 	blt	a2e8 <__fpcmp_parts_d+0x12c>
    a2b8:	e285200c 	add	r2, r5, #12	; 0xc
    a2bc:	e892000c 	ldmia	r2, {r2, r3}
    a2c0:	e284000c 	add	r0, r4, #12	; 0xc
    a2c4:	e8900003 	ldmia	r0, {r0, r1}
    a2c8:	e1530001 	cmp	r3, r1
    a2cc:	8affffda 	bhi	a23c <__fpcmp_parts_d+0x80>
    a2d0:	0a000007 	beq	a2f4 <__fpcmp_parts_d+0x138>
    a2d4:	e1510003 	cmp	r1, r3
    a2d8:	8a000002 	bhi	a2e8 <__fpcmp_parts_d+0x12c>
    a2dc:	1affffea 	bne	a28c <__fpcmp_parts_d+0xd0>
    a2e0:	e1500002 	cmp	r0, r2
    a2e4:	9affffe8 	bls	a28c <__fpcmp_parts_d+0xd0>
    a2e8:	e35c0000 	cmp	ip, #0	; 0x0
    a2ec:	1affffb8 	bne	a1d4 <__fpcmp_parts_d+0x18>
    a2f0:	eaffffd3 	b	a244 <__fpcmp_parts_d+0x88>
    a2f4:	e1520000 	cmp	r2, r0
    a2f8:	9afffff5 	bls	a2d4 <__fpcmp_parts_d+0x118>
    a2fc:	eaffffce 	b	a23c <__fpcmp_parts_d+0x80>
Disassembly of section .data:

00200000 <LedSpeed>:
  200000:	0003a7f0                                ....

00200004 <maxPos>:
  200004:	00000384                                ....

00200008 <minPos>:
  200008:	0000012c                                ,...

0020000c <curPos>:
  20000c:	00000258                                X...

00200010 <maxForce>:
  200010:	000186a0                                ....

00200014 <minForce>:
  200014:	000101d0                                ....

00200018 <curForce>:
  200018:	000101d0                                ....

0020001c <minDiagForce>:
  20001c:	00015f90                                ._..

00200020 <lockDiagForce>:
  200020:	000186a0                                ....

00200024 <diagForce>:
  200024:	00013880                                .8..

00200028 <line>:
  200028:	0001c200 00080000                       ........

00200030 <a_pADC>:
  200030:	fffd8000                                ....

00200034 <a_pPMC>:
  200034:	fffffc00                                ....

00200038 <pPMC>:
  200038:	fffffc00                                ....

0020003c <p_pPio>:
  20003c:	fffff400                                ....

00200040 <p_pPMC>:
  200040:	fffffc00                                ....

00200044 <p_pUSART>:
  200044:	fffc0000                                ....

00200048 <p_pPDC>:
  200048:	fffc0100                                ....

0020004c <p_pMC>:
  20004c:	ffffff00                                ....

00200050 <p_pAic>:
  200050:	fffff000                                ....

00200054 <s_pSpi>:
  200054:	fffe0000                                ....

00200058 <s_pPio>:
  200058:	fffff400                                ....

0020005c <s_pPMC>:
  20005c:	fffffc00                                ....

00200060 <s_pPDC>:
  200060:	fffe0100                                ....

00200064 <s_pSys>:
  200064:	fffff000                                ....

00200068 <_impure_ptr>:
  200068:	0020006c                                l. .

0020006c <impure_data>:
  20006c:	00000000 00200358 002003b4 00200410     ....X. ... ... .
	...
  2000a0:	0000a650 00000000 00000000 00000000     P...............
	...
  200110:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
  200120:	0005deec 0000000b 00000000 00000000     ................
	...

0020046c <__mb_cur_max>:
  20046c:	00000001                                ....

00200470 <__lc_ctype>:
  200470:	00000043 00000000 00000000              C...........

0020047c <__malloc_av_>:
	...
  200484:	0020047c 0020047c 00200484 00200484     |. .|. ... ... .
  200494:	0020048c 0020048c 00200494 00200494     .. ... ... ... .
  2004a4:	0020049c 0020049c 002004a4 002004a4     .. ... ... ... .
  2004b4:	002004ac 002004ac 002004b4 002004b4     .. ... ... ... .
  2004c4:	002004bc 002004bc 002004c4 002004c4     .. ... ... ... .
  2004d4:	002004cc 002004cc 002004d4 002004d4     .. ... ... ... .
  2004e4:	002004dc 002004dc 002004e4 002004e4     .. ... ... ... .
  2004f4:	002004ec 002004ec 002004f4 002004f4     .. ... ... ... .
  200504:	002004fc 002004fc 00200504 00200504     .. ... ... ... .
  200514:	0020050c 0020050c 00200514 00200514     .. ... ... ... .
  200524:	0020051c 0020051c 00200524 00200524     .. ... .$. .$. .
  200534:	0020052c 0020052c 00200534 00200534     ,. .,. .4. .4. .
  200544:	0020053c 0020053c 00200544 00200544     <. .<. .D. .D. .
  200554:	0020054c 0020054c 00200554 00200554     L. .L. .T. .T. .
  200564:	0020055c 0020055c 00200564 00200564     \. .\. .d. .d. .
  200574:	0020056c 0020056c 00200574 00200574     l. .l. .t. .t. .
  200584:	0020057c 0020057c 00200584 00200584     |. .|. ... ... .
  200594:	0020058c 0020058c 00200594 00200594     .. ... ... ... .
  2005a4:	0020059c 0020059c 002005a4 002005a4     .. ... ... ... .
  2005b4:	002005ac 002005ac 002005b4 002005b4     .. ... ... ... .
  2005c4:	002005bc 002005bc 002005c4 002005c4     .. ... ... ... .
  2005d4:	002005cc 002005cc 002005d4 002005d4     .. ... ... ... .
  2005e4:	002005dc 002005dc 002005e4 002005e4     .. ... ... ... .
  2005f4:	002005ec 002005ec 002005f4 002005f4     .. ... ... ... .
  200604:	002005fc 002005fc 00200604 00200604     .. ... ... ... .
  200614:	0020060c 0020060c 00200614 00200614     .. ... ... ... .
  200624:	0020061c 0020061c 00200624 00200624     .. ... .$. .$. .
  200634:	0020062c 0020062c 00200634 00200634     ,. .,. .4. .4. .
  200644:	0020063c 0020063c 00200644 00200644     <. .<. .D. .D. .
  200654:	0020064c 0020064c 00200654 00200654     L. .L. .T. .T. .
  200664:	0020065c 0020065c 00200664 00200664     \. .\. .d. .d. .
  200674:	0020066c 0020066c 00200674 00200674     l. .l. .t. .t. .
  200684:	0020067c 0020067c 00200684 00200684     |. .|. ... ... .
  200694:	0020068c 0020068c 00200694 00200694     .. ... ... ... .
  2006a4:	0020069c 0020069c 002006a4 002006a4     .. ... ... ... .
  2006b4:	002006ac 002006ac 002006b4 002006b4     .. ... ... ... .
  2006c4:	002006bc 002006bc 002006c4 002006c4     .. ... ... ... .
  2006d4:	002006cc 002006cc 002006d4 002006d4     .. ... ... ... .
  2006e4:	002006dc 002006dc 002006e4 002006e4     .. ... ... ... .
  2006f4:	002006ec 002006ec 002006f4 002006f4     .. ... ... ... .
  200704:	002006fc 002006fc 00200704 00200704     .. ... ... ... .
  200714:	0020070c 0020070c 00200714 00200714     .. ... ... ... .
  200724:	0020071c 0020071c 00200724 00200724     .. ... .$. .$. .
  200734:	0020072c 0020072c 00200734 00200734     ,. .,. .4. .4. .
  200744:	0020073c 0020073c 00200744 00200744     <. .<. .D. .D. .
  200754:	0020074c 0020074c 00200754 00200754     L. .L. .T. .T. .
  200764:	0020075c 0020075c 00200764 00200764     \. .\. .d. .d. .
  200774:	0020076c 0020076c 00200774 00200774     l. .l. .t. .t. .
  200784:	0020077c 0020077c 00200784 00200784     |. .|. ... ... .
  200794:	0020078c 0020078c 00200794 00200794     .. ... ... ... .
  2007a4:	0020079c 0020079c 002007a4 002007a4     .. ... ... ... .
  2007b4:	002007ac 002007ac 002007b4 002007b4     .. ... ... ... .
  2007c4:	002007bc 002007bc 002007c4 002007c4     .. ... ... ... .
  2007d4:	002007cc 002007cc 002007d4 002007d4     .. ... ... ... .
  2007e4:	002007dc 002007dc 002007e4 002007e4     .. ... ... ... .
  2007f4:	002007ec 002007ec 002007f4 002007f4     .. ... ... ... .
  200804:	002007fc 002007fc 00200804 00200804     .. ... ... ... .
  200814:	0020080c 0020080c 00200814 00200814     .. ... ... ... .
  200824:	0020081c 0020081c 00200824 00200824     .. ... .$. .$. .
  200834:	0020082c 0020082c 00200834 00200834     ,. .,. .4. .4. .
  200844:	0020083c 0020083c 00200844 00200844     <. .<. .D. .D. .
  200854:	0020084c 0020084c 00200854 00200854     L. .L. .T. .T. .
  200864:	0020085c 0020085c 00200864 00200864     \. .\. .d. .d. .
  200874:	0020086c 0020086c 00200874 00200874     l. .l. .t. .t. .

00200884 <__malloc_trim_threshold>:
  200884:	00020000                                ....

00200888 <__malloc_sbrk_base>:
  200888:	ffffffff                                ....

0020088c <flashWrite>:
// **              data must not cross a 256-byte boundary.
// **              Returns nonzero on successful write.
// **
FASTRUN int flashWrite(unsigned address, const void *data, unsigned size)
{
  20088c:	e92d4030 	stmdb	sp!, {r4, r5, lr}
    unsigned i;
    unsigned page;
    unsigned *src  = (unsigned *)data;
    unsigned *dest = (unsigned *)address;

// Get base location of memory controller peripheral.
    volatile AT91PS_MC mc = AT91C_BASE_MC;
  200890:	e3e030ff 	mvn	r3, #255	; 0xff
  200894:	e24dd004 	sub	sp, sp, #4	; 0x4
  200898:	e58d3000 	str	r3, [sp]
  20089c:	e1a04000 	mov	r4, r0
  2008a0:	e3a02000 	mov	r2, #0	; 0x0

// Calculate the number of DWORDs to be written.
    size = (size + 3) / 4;

// Copy the data into the flash write buffer (this must be done 32 bits at a time).
/*
    for(i = 0; i < size; i++)
        dest[i] = src[i];
*/
    for(i = 0; i < PAGE_SIZE; i++)
    {
        dest[i] = src[i];
  2008a4:	e7923001 	ldr	r3, [r2, r1]
  2008a8:	e7823004 	str	r3, [r2, r4]
  2008ac:	e2822004 	add	r2, r2, #4	; 0x4
  2008b0:	e3520080 	cmp	r2, #128	; 0x80
  2008b4:	1afffffa 	bne	2008a4 <flashWrite+0x18>
    }

    //disable interrupts
    unsigned int mask;
    mask = AT91C_BASE_AIC->AIC_IMR;
  2008b8:	e3e02c0f 	mvn	r2, #3840	; 0xf00
    AT91C_BASE_AIC->AIC_IDCR = 0xFFFFFFFF;
  2008bc:	e3e03000 	mvn	r3, #0	; 0x0
  2008c0:	e5925011 	ldr	r5, [r2, #17]
  2008c4:	e5823025 	str	r3, [r2, #37]

    flashInit();
  2008c8:	ebf7fe1b 	bl	13c <flashInit>
// Write the page to Flash memory.
    page = ((char *)dest - AT91C_IFLASH) / AT91C_IFLASH_PAGE_SIZE;
    //mc->MC_FCR = AT91C_MC_WRITE_KEY | AT91C_MC_FCMD_START_PROG | (page << 8);
    mc->MC_FCR = AT91C_MC_CORRECT_KEY | AT91C_MC_FCMD_START_PROG | (AT91C_MC_PAGEN & (page << 8)) ;
  2008cc:	e59f304c 	ldr	r3, [pc, #76]	; 200920 <.data+0x920>
  2008d0:	e1a02084 	mov	r2, r4, lsl #1
  2008d4:	e0023003 	and	r3, r2, r3
  2008d8:	e383345a 	orr	r3, r3, #1509949440	; 0x5a000000
  2008dc:	e59d2000 	ldr	r2, [sp]
  2008e0:	e3833001 	orr	r3, r3, #1	; 0x1
  2008e4:	e5823064 	str	r3, [r2, #100]

// Check for errors.
    if(0 != (mc->MC_FSR & AT91C_MC_PROGE))
  2008e8:	e59d3000 	ldr	r3, [sp]
  2008ec:	e5933068 	ldr	r3, [r3, #104]
  2008f0:	e3130008 	tst	r3, #8	; 0x8
  2008f4:	13a00000 	movne	r0, #0	; 0x0
  2008f8:	1a000006 	bne	200918 <flashWrite+0x8c>
        return 0;

// Wait for write cycle to complete.
    while(0 == (mc->MC_FSR & AT91C_MC_FRDY));
  2008fc:	e59d3000 	ldr	r3, [sp]
  200900:	e5933068 	ldr	r3, [r3, #104]
  200904:	e3130001 	tst	r3, #1	; 0x1
  200908:	0afffffb 	beq	2008fc <flashWrite+0x70>

    //enable interrupts
    AT91C_BASE_AIC->AIC_IECR = mask;
  20090c:	e3e03c0f 	mvn	r3, #3840	; 0xf00
  200910:	e5835021 	str	r5, [r3, #33]
  200914:	e3a00001 	mov	r0, #1	; 0x1

    return 1;
}
  200918:	e28dd004 	add	sp, sp, #4	; 0x4
  20091c:	e8bd8030 	ldmia	sp!, {r4, r5, pc}
  200920:	0003ff00 	andeq	pc, r3, r0, lsl #30
