INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/victorsanavia/Documents/RepositoriosGit/Modelado2024/ProyectosVivado/Apartado3/Apartado3.sim/sim_1/impl/timing/xsim/receiver_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-311] analyzing module test_receiver
INFO: [VRFC 10-311] analyzing module glbl
