#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Jan 10 13:19:23 2018
# Process ID: 1220
# Current directory: C:/SharedProjects/Sadias_Directory/project_exercise_blaze/project_exercise_blaze.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: C:/SharedProjects/Sadias_Directory/project_exercise_blaze/project_exercise_blaze.runs/impl_1/design_1_wrapper.vdi
# Journal file: C:/SharedProjects/Sadias_Directory/project_exercise_blaze/project_exercise_blaze.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/SharedProjects/Sadias_Directory/project_exercise_blaze/project_exercise_blaze.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/hier_0/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/SharedProjects/Sadias_Directory/project_exercise_blaze/project_exercise_blaze.srcs/sources_1/bd/design_1/ip/design_1_led_ctl_0_2/design_1_led_ctl_0_2.dcp' for cell 'design_1_i/hier_0/led_ctl_0'
INFO: [Netlist 29-17] Analyzing 343 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/SharedProjects/Sadias_Directory/project_exercise_blaze/project_exercise_blaze.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/hier_0/clk_wiz_0/inst'
Finished Parsing XDC File [c:/SharedProjects/Sadias_Directory/project_exercise_blaze/project_exercise_blaze.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/hier_0/clk_wiz_0/inst'
Parsing XDC File [c:/SharedProjects/Sadias_Directory/project_exercise_blaze/project_exercise_blaze.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/hier_0/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/SharedProjects/Sadias_Directory/project_exercise_blaze/project_exercise_blaze.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/SharedProjects/Sadias_Directory/project_exercise_blaze/project_exercise_blaze.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1297.367 ; gain = 626.039
Finished Parsing XDC File [c:/SharedProjects/Sadias_Directory/project_exercise_blaze/project_exercise_blaze.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/hier_0/clk_wiz_0/inst'
Parsing XDC File [C:/SharedProjects/Sadias_Directory/project_exercise_blaze/project_exercise_blaze.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'rst_clk_rx'. [C:/SharedProjects/Sadias_Directory/project_exercise_blaze/project_exercise_blaze.srcs/constrs_1/new/constraints.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SharedProjects/Sadias_Directory/project_exercise_blaze/project_exercise_blaze.srcs/constrs_1/new/constraints.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_rx'. [C:/SharedProjects/Sadias_Directory/project_exercise_blaze/project_exercise_blaze.srcs/constrs_1/new/constraints.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SharedProjects/Sadias_Directory/project_exercise_blaze/project_exercise_blaze.srcs/constrs_1/new/constraints.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rst_clk_rx'. [C:/SharedProjects/Sadias_Directory/project_exercise_blaze/project_exercise_blaze.srcs/constrs_1/new/constraints.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SharedProjects/Sadias_Directory/project_exercise_blaze/project_exercise_blaze.srcs/constrs_1/new/constraints.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rst_clk_rx'. [C:/SharedProjects/Sadias_Directory/project_exercise_blaze/project_exercise_blaze.srcs/constrs_1/new/constraints.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SharedProjects/Sadias_Directory/project_exercise_blaze/project_exercise_blaze.srcs/constrs_1/new/constraints.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_rx'. [C:/SharedProjects/Sadias_Directory/project_exercise_blaze/project_exercise_blaze.srcs/constrs_1/new/constraints.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SharedProjects/Sadias_Directory/project_exercise_blaze/project_exercise_blaze.srcs/constrs_1/new/constraints.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/SharedProjects/Sadias_Directory/project_exercise_blaze/project_exercise_blaze.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1297.367 ; gain = 1050.457
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t-ffg1761'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t-ffg1761'
INFO: [Common 17-1223] The version limit for your license is '2018.01' and will expire in 21 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.873 . Memory (MB): peak = 1297.367 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 192c3fcba

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.462 . Memory (MB): peak = 1307.895 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 175 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 192c3fcba

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.534 . Memory (MB): peak = 1307.895 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 188bf2c2a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.621 . Memory (MB): peak = 1307.895 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 188bf2c2a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.748 . Memory (MB): peak = 1307.895 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 188bf2c2a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.753 . Memory (MB): peak = 1307.895 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1307.895 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 188bf2c2a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.770 . Memory (MB): peak = 1307.895 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: c65fb391

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1307.895 ; gain = 0.000
29 Infos, 5 Warnings, 5 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.202 . Memory (MB): peak = 1307.895 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/SharedProjects/Sadias_Directory/project_exercise_blaze/project_exercise_blaze.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
Command: report_drc -file design_1_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/SharedProjects/Sadias_Directory/project_exercise_blaze/project_exercise_blaze.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t-ffg1761'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t-ffg1761'
INFO: [Common 17-1223] The version limit for your license is '2018.01' and will expire in 21 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1307.895 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 48267922

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1307.895 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1307.895 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: badb445b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1307.895 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: dce40d9e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1307.895 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: dce40d9e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1307.895 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: dce40d9e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1307.895 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1412e6c9a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 1307.895 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1412e6c9a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 1307.895 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: f5137092

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1307.895 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 161e996c0

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1307.895 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 161e996c0

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1307.895 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: de4d9e65

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1307.895 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 127afdf12

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 1307.895 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 121e8ab28

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 1307.895 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: b86541d6

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 1307.895 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: b86541d6

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 1307.895 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 19c80db0d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 1307.895 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 19c80db0d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 1307.895 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 25e961c62

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 25e961c62

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 1356.535 ; gain = 48.641
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.054. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 124454f2b

Time (s): cpu = 00:00:59 ; elapsed = 00:00:52 . Memory (MB): peak = 1356.633 ; gain = 48.738
Phase 4.1 Post Commit Optimization | Checksum: 124454f2b

Time (s): cpu = 00:00:59 ; elapsed = 00:00:52 . Memory (MB): peak = 1356.633 ; gain = 48.738

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 124454f2b

Time (s): cpu = 00:00:59 ; elapsed = 00:00:52 . Memory (MB): peak = 1356.633 ; gain = 48.738

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 124454f2b

Time (s): cpu = 00:01:00 ; elapsed = 00:00:52 . Memory (MB): peak = 1356.633 ; gain = 48.738

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: c39ef719

Time (s): cpu = 00:01:00 ; elapsed = 00:00:52 . Memory (MB): peak = 1356.633 ; gain = 48.738
Phase 4 Post Placement Optimization and Clean-Up | Checksum: c39ef719

Time (s): cpu = 00:01:00 ; elapsed = 00:00:52 . Memory (MB): peak = 1356.633 ; gain = 48.738
Ending Placer Task | Checksum: 9342af69

Time (s): cpu = 00:01:00 ; elapsed = 00:00:52 . Memory (MB): peak = 1356.633 ; gain = 48.738
49 Infos, 5 Warnings, 5 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:03 ; elapsed = 00:00:54 . Memory (MB): peak = 1356.633 ; gain = 48.738
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.443 . Memory (MB): peak = 1356.633 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/SharedProjects/Sadias_Directory/project_exercise_blaze/project_exercise_blaze.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.196 . Memory (MB): peak = 1356.633 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 1356.633 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1356.633 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t-ffg1761'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t-ffg1761'
INFO: [Common 17-1223] The version limit for your license is '2018.01' and will expire in 21 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 548cbd81 ConstDB: 0 ShapeSum: 3eb5f1e8 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ccc27351

Time (s): cpu = 00:01:06 ; elapsed = 00:00:41 . Memory (MB): peak = 1740.859 ; gain = 384.227

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ccc27351

Time (s): cpu = 00:01:06 ; elapsed = 00:00:41 . Memory (MB): peak = 1740.859 ; gain = 384.227

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: ccc27351

Time (s): cpu = 00:01:06 ; elapsed = 00:00:42 . Memory (MB): peak = 1740.859 ; gain = 384.227

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: ccc27351

Time (s): cpu = 00:01:06 ; elapsed = 00:00:42 . Memory (MB): peak = 1740.859 ; gain = 384.227
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1751489be

Time (s): cpu = 00:01:09 ; elapsed = 00:00:44 . Memory (MB): peak = 1749.422 ; gain = 392.789
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.543 | TNS=-7.212 | WHS=-0.087 | THS=-1.668 |

Phase 2 Router Initialization | Checksum: 19173f670

Time (s): cpu = 00:01:09 ; elapsed = 00:00:44 . Memory (MB): peak = 1749.422 ; gain = 392.789

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: f64c1c71

Time (s): cpu = 00:01:12 ; elapsed = 00:00:46 . Memory (MB): peak = 1749.422 ; gain = 392.789

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 597
 Number of Nodes with overlaps = 230
 Number of Nodes with overlaps = 91
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.983 | TNS=-16.355| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1ce65f6d1

Time (s): cpu = 00:01:21 ; elapsed = 00:00:52 . Memory (MB): peak = 1749.422 ; gain = 392.789

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 691
 Number of Nodes with overlaps = 126
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.441 | TNS=-12.969| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 22a31f2ba

Time (s): cpu = 00:01:27 ; elapsed = 00:00:56 . Memory (MB): peak = 1749.422 ; gain = 392.789

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 852
 Number of Nodes with overlaps = 105
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.253 | TNS=-11.912| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 105ad72b6

Time (s): cpu = 00:01:33 ; elapsed = 00:01:01 . Memory (MB): peak = 1749.422 ; gain = 392.789

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 760
 Number of Nodes with overlaps = 175
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.384 | TNS=-12.134| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 1b99e08ba

Time (s): cpu = 00:01:41 ; elapsed = 00:01:07 . Memory (MB): peak = 1749.422 ; gain = 392.789
Phase 4 Rip-up And Reroute | Checksum: 1b99e08ba

Time (s): cpu = 00:01:41 ; elapsed = 00:01:07 . Memory (MB): peak = 1749.422 ; gain = 392.789

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 12aedf308

Time (s): cpu = 00:01:41 ; elapsed = 00:01:07 . Memory (MB): peak = 1749.422 ; gain = 392.789
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.166 | TNS=-11.216| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 16c299be0

Time (s): cpu = 00:01:42 ; elapsed = 00:01:07 . Memory (MB): peak = 1749.422 ; gain = 392.789

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 16c299be0

Time (s): cpu = 00:01:42 ; elapsed = 00:01:07 . Memory (MB): peak = 1749.422 ; gain = 392.789
Phase 5 Delay and Skew Optimization | Checksum: 16c299be0

Time (s): cpu = 00:01:42 ; elapsed = 00:01:07 . Memory (MB): peak = 1749.422 ; gain = 392.789

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 15ac922e4

Time (s): cpu = 00:01:42 ; elapsed = 00:01:07 . Memory (MB): peak = 1749.422 ; gain = 392.789
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.157 | TNS=-10.965| WHS=0.190  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 15ac922e4

Time (s): cpu = 00:01:42 ; elapsed = 00:01:07 . Memory (MB): peak = 1749.422 ; gain = 392.789
Phase 6 Post Hold Fix | Checksum: 15ac922e4

Time (s): cpu = 00:01:42 ; elapsed = 00:01:08 . Memory (MB): peak = 1749.422 ; gain = 392.789

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.105724 %
  Global Horizontal Routing Utilization  = 0.127063 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 28.8288%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 64.8649%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 64.7059%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 64.7059%, No Congested Regions.
Phase 7 Route finalize | Checksum: 12a645b98

Time (s): cpu = 00:01:43 ; elapsed = 00:01:08 . Memory (MB): peak = 1749.422 ; gain = 392.789

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 12a645b98

Time (s): cpu = 00:01:43 ; elapsed = 00:01:08 . Memory (MB): peak = 1749.422 ; gain = 392.789

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 178bc8174

Time (s): cpu = 00:01:43 ; elapsed = 00:01:08 . Memory (MB): peak = 1749.422 ; gain = 392.789

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.157 | TNS=-10.965| WHS=0.190  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 178bc8174

Time (s): cpu = 00:01:43 ; elapsed = 00:01:08 . Memory (MB): peak = 1749.422 ; gain = 392.789
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:43 ; elapsed = 00:01:08 . Memory (MB): peak = 1749.422 ; gain = 392.789

Routing Is Done.
65 Infos, 6 Warnings, 5 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:46 ; elapsed = 00:01:10 . Memory (MB): peak = 1749.422 ; gain = 392.789
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.566 . Memory (MB): peak = 1749.422 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/SharedProjects/Sadias_Directory/project_exercise_blaze/project_exercise_blaze.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/SharedProjects/Sadias_Directory/project_exercise_blaze/project_exercise_blaze.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/SharedProjects/Sadias_Directory/project_exercise_blaze/project_exercise_blaze.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
72 Infos, 6 Warnings, 5 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Common 17-206] Exiting Vivado at Wed Jan 10 13:22:30 2018...
