$date
	Fri Jun 06 19:45:21 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module alu_test $end
$var wire 1 ! zeroFlag $end
$var wire 32 " result [31:0] $end
$var reg 32 # a [31:0] $end
$var reg 32 $ b [31:0] $end
$var reg 3 % op [2:0] $end
$scope module UUT $end
$var wire 32 & a [31:0] $end
$var wire 32 ' b [31:0] $end
$var wire 3 ( op [2:0] $end
$var reg 32 ) result [31:0] $end
$var reg 1 ! zeroFlag $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1111 )
b0 (
b1010 '
b101 &
b0 %
b1010 $
b101 #
b1111 "
0!
$end
#10
b101 "
b101 )
b1 %
b1 (
b101 $
b101 '
b1010 #
b1010 &
#20
b1 "
b1 )
b10 %
b10 (
b11 $
b11 '
b101 #
b101 &
#30
b111 "
b111 )
b11 %
b11 (
#40
b110 "
b110 )
b100 %
b100 (
#50
b1 "
b1 )
b110 %
b110 (
b10 $
b10 '
#60
1!
b0 "
b0 )
b111 %
b111 (
b100 #
b100 &
#70
b0 %
b0 (
b0 $
b0 '
b0 #
b0 &
#80
