


ARM Macro Assembler    Page 1 


    1 00000000         ; ADC Registers
    2 00000000 400FE638 
                       RCGCADC EQU              0x400FE638  ; ADC clock registe
                                                            r
    3 00000000         ;ADC0 base address EQU 0x40038000
    4 00000000 40038000 
                       ADC0_ACTSS
                               EQU              0x40038000  ; Sample sequencer 
                                                            (ADC0 base address)
                                                            
    5 00000000 40038004 
                       ADC0_RIS
                               EQU              0x40038004  ; Interrupt status
    6 00000000 40038008 
                       ADC0_IM EQU              0x40038008  ; Interrupt select
    7 00000000 40038014 
                       ADC0_EMUX
                               EQU              0x40038014  ; Trigger select
    8 00000000 40038028 
                       ADC0_PSSI
                               EQU              0x40038028  ; Initiate sample
    9 00000000 400380A0 
                       ADC0_SSMUX3
                               EQU              0x400380A0  ; Input channel sel
                                                            ect
   10 00000000 400380A4 
                       ADC0_SSCTL3
                               EQU              0x400380A4  ; Sample sequence c
                                                            ontrol
   11 00000000 400380A8 
                       ADC0_SSFIFO3
                               EQU              0x400380A8  ; Channel 3 results
                                                            
   12 00000000 40038FC4 
                       ADC0_PP EQU              0x40038FC4  ; Sample rate
   13 00000000         ; GPIO Registers
   14 00000000 400FE608 
                       RCGCGPIO
                               EQU              0x400FE608  ; GPIO clock regist
                                                            er
   15 00000000         ;PORT E base address EQU 0x40024000
   16 00000000 4002451C 
                       PORTE_DEN
                               EQU              0x4002451C  ; Digital Enable
   17 00000000 4002452C 
                       PORTE_PCTL
                               EQU              0x4002452C  ; Alternate functio
                                                            n select
   18 00000000 40024420 
                       PORTE_AFSEL
                               EQU              0x40024420  ; Enable Alt functi
                                                            ons
   19 00000000 40024528 
                       PORTE_AMSEL
                               EQU              0x40024528  ; Enable analog
   20 00000000 40024400 
                       PORTE_DIR
                               EQU              0x40024400  ;Set direction
   21 00000000         



ARM Macro Assembler    Page 2 


   22 00000000                 AREA             routines, CODE, READONLY
   23 00000000                 THUMB
   24 00000000                 EXPORT           Init_ADC
   25 00000000         Init_ADC
                               PROC
   26 00000000         
   27 00000000         ; Start clocks for features to be used
   28 00000000 4920            LDR              R1, =RCGCADC 
                                                            ; Turn on ADC clock
                                                            
   29 00000002 6808            LDR              R0, [R1]
   30 00000004 F040 0001       ORR              R0, R0, #0x01 ; set bit 0 to en
                                                            able ADC0 clock
   31 00000008 6008            STR              R0, [R1]
   32 0000000A BF00            NOP
   33 0000000C BF00            NOP
   34 0000000E BF00            NOP                          ; Let clock stabili
                                                            ze
   35 00000010 491D            LDR              R1, =RCGCGPIO ; Turn on GPIO cl
                                                            ock
   36 00000012 6808            LDR              R0, [R1]
   37 00000014 F040 0010       ORR              R0, R0, #0x10 ; set bit 4 to en
                                                            able port E clock
   38 00000018 6008            STR              R0, [R1]
   39 0000001A BF00            NOP
   40 0000001C BF00            NOP
   41 0000001E BF00            NOP                          ; Let clock stabili
                                                            ze
   42 00000020         ; Setup GPIO to make PE3 input for ADC0
   43 00000020         ; Enable alternate functions
   44 00000020 491A            LDR              R1, =PORTE_AFSEL
   45 00000022 6808            LDR              R0, [R1]
   46 00000024 F040 0004       ORR              R0, R0, #0x04 ; set bit 3 to en
                                                            able alt functions 
                                                            on PE3
   47 00000028 6008            STR              R0, [R1]
   48 0000002A         
   49 0000002A         
   50 0000002A 4919            LDR              R1, =PORTE_DIR
   51 0000002C 6808            LDR              R0, [R1]
   52 0000002E F020 0004       BIC              R0, R0, #0x04 ; set bit 3 to in
                                                            put for PE3
   53 00000032 6008            STR              R0, [R1]
   54 00000034         ; PCTL does not have to be configured
   55 00000034         ; since ADC0 is automatically selected when
   56 00000034         ; port pin is set to analog.
   57 00000034         ; Disable digital on PE3
   58 00000034 4917            LDR              R1, =PORTE_DEN
   59 00000036 6808            LDR              R0, [R1]
   60 00000038 F020 0004       BIC              R0, R0, #0x04 ; clear bit 3 to 
                                                            disable analog on P
                                                            E3
   61 0000003C 6008            STR              R0, [R1]
   62 0000003E         ; Enable analog on PE3
   63 0000003E 4916            LDR              R1, =PORTE_AMSEL
   64 00000040 6808            LDR              R0, [R1]
   65 00000042 F040 0004       ORR              R0, R0, #0x04 ; set bit 3 to en
                                                            able analog on PE3
   66 00000046 6008            STR              R0, [R1]



ARM Macro Assembler    Page 3 


   67 00000048         ; Disable sequencer while ADC setup
   68 00000048 4914            LDR              R1, =ADC0_ACTSS
   69 0000004A 6808            LDR              R0, [R1]
   70 0000004C F020 0008       BIC              R0, R0, #0x08 ; clear bit 3 to 
                                                            disable seq 3
   71 00000050 6008            STR              R0, [R1]
   72 00000052         ; Select trigger source
   73 00000052 4913            LDR              R1, =ADC0_EMUX
   74 00000054 6808            LDR              R0, [R1]
   75 00000056 F420 4070       BIC              R0, R0, #0xF000 ; clear bits 15
                                                            :12 to select SOFTW
                                                            ARE
   76 0000005A 6008            STR              R0, [R1]    ; trigger
   77 0000005C         ; Select input channel
   78 0000005C 4911            LDR              R1, =ADC0_SSMUX3
   79 0000005E F04F 0001       MOV              R0,#0X1
   80 00000062         ;   LDR R0, [R1]
   81 00000062         ;   BIC R0, R0, #0x000F ; clear bits 3:0 to select AIN0
   82 00000062 6008            STR              R0, [R1]
   83 00000064         ; Config sample sequence
   84 00000064 4910            LDR              R1, =ADC0_SSCTL3
   85 00000066 6808            LDR              R0, [R1]
   86 00000068 F040 0006       ORR              R0, R0, #0x06 ; set bits 2:1 (I
                                                            E0, END0)
   87 0000006C 6008            STR              R0, [R1]
   88 0000006E         ; Set sample rate
   89 0000006E 490F            LDR              R1, =ADC0_PP
   90 00000070 6808            LDR              R0, [R1]
   91 00000072 F040 0001       ORR              R0, R0, #0x01 ; set bits 3:0 to
                                                             1 for 125k sps
   92 00000076 6008            STR              R0, [R1]
   93 00000078         ; Done with setup, enable sequencer
   94 00000078 4908            LDR              R1, =ADC0_ACTSS
   95 0000007A 6808            LDR              R0, [R1]
   96 0000007C F040 0008       ORR              R0, R0, #0x08 ; set bit 3 to en
                                                            able seq 3
   97 00000080 6008            STR              R0, [R1]    ; sampling enabled 
                                                            but not initiated y
                                                            et
   98 00000082 4770            BX               LR          ;
   99 00000084                 ENDP
  100 00000084                 ALIGN
  101 00000084                 END
              400FE638 
              400FE608 
              40024420 
              40024400 
              4002451C 
              40024528 
              40038000 
              40038014 
              400380A0 
              400380A4 
              40038FC4 
Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M4.fp --apcs=int
erwork --depend=.\objects\init_adc.d -o.\objects\init_adc.o -I.\RTE\_Target_1 -
IC:\Keil_v5\ARM\PACK\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C123 -IC:\Keil_v5\AR
M\CMSIS\Include --predefine="__EVAL SETA 1" --predefine="__UVISION_VERSION SETA
 526" --predefine="TM4C123GH6PM SETA 1" --list=.\listings\init_adc.lst Init_ADC



ARM Macro Assembler    Page 4 


.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

Init_ADC 00000000

Symbol: Init_ADC
   Definitions
      At line 25 in file Init_ADC.s
   Uses
      At line 24 in file Init_ADC.s
Comment: Init_ADC used once
routines 00000000

Symbol: routines
   Definitions
      At line 22 in file Init_ADC.s
   Uses
      None
Comment: routines unused
2 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

ADC0_ACTSS 40038000

Symbol: ADC0_ACTSS
   Definitions
      At line 4 in file Init_ADC.s
   Uses
      At line 68 in file Init_ADC.s
      At line 94 in file Init_ADC.s

ADC0_EMUX 40038014

Symbol: ADC0_EMUX
   Definitions
      At line 7 in file Init_ADC.s
   Uses
      At line 73 in file Init_ADC.s
Comment: ADC0_EMUX used once
ADC0_IM 40038008

Symbol: ADC0_IM
   Definitions
      At line 6 in file Init_ADC.s
   Uses
      None
Comment: ADC0_IM unused
ADC0_PP 40038FC4

Symbol: ADC0_PP
   Definitions
      At line 12 in file Init_ADC.s
   Uses
      At line 89 in file Init_ADC.s
Comment: ADC0_PP used once
ADC0_PSSI 40038028

Symbol: ADC0_PSSI
   Definitions
      At line 8 in file Init_ADC.s
   Uses
      None
Comment: ADC0_PSSI unused
ADC0_RIS 40038004

Symbol: ADC0_RIS
   Definitions
      At line 5 in file Init_ADC.s
   Uses
      None
Comment: ADC0_RIS unused
ADC0_SSCTL3 400380A4

Symbol: ADC0_SSCTL3
   Definitions
      At line 10 in file Init_ADC.s
   Uses
      At line 84 in file Init_ADC.s
Comment: ADC0_SSCTL3 used once
ADC0_SSFIFO3 400380A8




ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Absolute symbols

Symbol: ADC0_SSFIFO3
   Definitions
      At line 11 in file Init_ADC.s
   Uses
      None
Comment: ADC0_SSFIFO3 unused
ADC0_SSMUX3 400380A0

Symbol: ADC0_SSMUX3
   Definitions
      At line 9 in file Init_ADC.s
   Uses
      At line 78 in file Init_ADC.s
Comment: ADC0_SSMUX3 used once
PORTE_AFSEL 40024420

Symbol: PORTE_AFSEL
   Definitions
      At line 18 in file Init_ADC.s
   Uses
      At line 44 in file Init_ADC.s
Comment: PORTE_AFSEL used once
PORTE_AMSEL 40024528

Symbol: PORTE_AMSEL
   Definitions
      At line 19 in file Init_ADC.s
   Uses
      At line 63 in file Init_ADC.s
Comment: PORTE_AMSEL used once
PORTE_DEN 4002451C

Symbol: PORTE_DEN
   Definitions
      At line 16 in file Init_ADC.s
   Uses
      At line 58 in file Init_ADC.s
Comment: PORTE_DEN used once
PORTE_DIR 40024400

Symbol: PORTE_DIR
   Definitions
      At line 20 in file Init_ADC.s
   Uses
      At line 50 in file Init_ADC.s
Comment: PORTE_DIR used once
PORTE_PCTL 4002452C

Symbol: PORTE_PCTL
   Definitions
      At line 17 in file Init_ADC.s
   Uses
      None
Comment: PORTE_PCTL unused
RCGCADC 400FE638

Symbol: RCGCADC
   Definitions
      At line 2 in file Init_ADC.s



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Absolute symbols

   Uses
      At line 28 in file Init_ADC.s
Comment: RCGCADC used once
RCGCGPIO 400FE608

Symbol: RCGCGPIO
   Definitions
      At line 14 in file Init_ADC.s
   Uses
      At line 35 in file Init_ADC.s
Comment: RCGCGPIO used once
16 symbols
354 symbols in table
