#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Feb 16 14:46:31 2023
# Process ID: 3860
# Current directory: C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19812 C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\lab_3\lab_3.xpr
# Log file: C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/vivado.log
# Journal file: C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 712.977 ; gain = 137.500
update_compile_order -fileset sources_1
open_bd_design {C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.srcs/sources_1/bd/lab_3/lab_3.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- SHREC:SHREC:axi_regmap:1.0 - axi_regmap_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding cell -- xilinx.com:user:multiplier:1.0 - multiplier_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_regmap_0/REG2_OUT(undef) and /multiplier_0/rst(rst)
Successfully read diagram <lab_3> from BD file <C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.srcs/sources_1/bd/lab_3/lab_3.bd>
open_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 988.844 ; gain = 40.340
ipx::edit_ip_in_project -upgrade true -name multiplier_v1_0_project -directory C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.tmp/multiplier_v1_0_project c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/pacel/desktop/work/pitt/semesters/spring_2023/ece_1195/lab_3/lab_3.tmp/multiplier_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 988.844 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 988.844 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/users/pacel/desktop/work/pitt/semesters/spring_2023/ece_1195/lab_3/lab_3.tmp/multiplier_v1_0_project/multiplier_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multiplier' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/pacel/desktop/work/pitt/semesters/spring_2023/ece_1195/lab_3/lab_3.tmp/multiplier_v1_0_project/multiplier_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj multiplier_vhdl.prj"
ERROR: [XSIM 43-3268] Logical library name '"../../../../../../../ip_repo/multiplier/src/register.vhd"' should not contain white space, new line, /, \, = or .
ERROR: [XSIM 43-3217] multiplier_vhdl.prj (line 2): Incorrect project file syntax. Correct syntax is one of: vhdl <worklib> <file>, verilog <worklib> <file> [<file> ...] [[-d <macro>] ...] [[-i <include>] ...], or NOSORT. Presence of NOSORT on a line of its own disables file order sorting.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.tmp/multiplier_v1_0_project/multiplier_v1_0_project.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.tmp/multiplier_v1_0_project/multiplier_v1_0_project.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property library xil_defaultlib [get_files *.vhd]
close [ open C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/controller.vhd w ]
add_files C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/controller.vhd
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/users/pacel/desktop/work/pitt/semesters/spring_2023/ece_1195/lab_3/lab_3.tmp/multiplier_v1_0_project/multiplier_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multiplier' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/pacel/desktop/work/pitt/semesters/spring_2023/ece_1195/lab_3/lab_3.tmp/multiplier_v1_0_project/multiplier_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj multiplier_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controller'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/multiplier.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiplier'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/pacel/desktop/work/pitt/semesters/spring_2023/ece_1195/lab_3/lab_3.tmp/multiplier_v1_0_project/multiplier_v1_0_project.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5e94b8d365e54ad18fe6997f870f1ab9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot multiplier_behav xil_defaultlib.multiplier -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3009] 'alu' remains a black-box since it has no binding entity [c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/multiplier.vhd:78]
ERROR: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/controller.vhd:24]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit multiplier in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.tmp/multiplier_v1_0_project/multiplier_v1_0_project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.tmp/multiplier_v1_0_project/multiplier_v1_0_project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/users/pacel/desktop/work/pitt/semesters/spring_2023/ece_1195/lab_3/lab_3.tmp/multiplier_v1_0_project/multiplier_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multiplier' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/pacel/desktop/work/pitt/semesters/spring_2023/ece_1195/lab_3/lab_3.tmp/multiplier_v1_0_project/multiplier_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj multiplier_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controller'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/pacel/desktop/work/pitt/semesters/spring_2023/ece_1195/lab_3/lab_3.tmp/multiplier_v1_0_project/multiplier_v1_0_project.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5e94b8d365e54ad18fe6997f870f1ab9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot multiplier_behav xil_defaultlib.multiplier -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3009] 'alu' remains a black-box since it has no binding entity [c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/multiplier.vhd:78]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture struct of entity xil_defaultlib.reg [reg_default]
Compiling architecture struct of entity xil_defaultlib.reg [\reg(n=32)\]
Compiling architecture behavioral of entity xil_defaultlib.controller [controller_default]
Compiling architecture struct of entity xil_defaultlib.multiplier
Built simulation snapshot multiplier_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.tmp/multiplier_v1_0_project/multiplier_v1_0_project.sim/sim_1/behav/xsim/xsim.dir/multiplier_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Feb 16 15:13:17 2023...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 988.844 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'c:/users/pacel/desktop/work/pitt/semesters/spring_2023/ece_1195/lab_3/lab_3.tmp/multiplier_v1_0_project/multiplier_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "multiplier_behav -key {Behavioral:sim_1:Functional:multiplier} -tclbatch {multiplier.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source multiplier.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multiplier_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1022.293 ; gain = 33.449
save_wave_config {C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.tmp/multiplier_v1_0_project/multiplier_behav.wcfg}
add_force {/multiplier/clk} -radix hex {1 0ns} {0 10000000ps} -repeat_every 20000000ps
run 1000 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 us
save_wave_config {C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.tmp/multiplier_v1_0_project/multiplier_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1063.008 ; gain = 0.000
close_project
ipx::edit_ip_in_project -upgrade true -name multiplier_v1_0_project -directory C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.tmp/multiplier_v1_0_project c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/pacel/desktop/work/pitt/semesters/spring_2023/ece_1195/lab_3/lab_3.tmp/multiplier_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1063.008 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1063.008 ; gain = 0.000
update_compile_order -fileset sources_1
add_files -norecurse -copy_to c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/controller.vhd
ERROR: [Vivado 12-3630] The destination file 'c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/controller.vhd' already exists, please use -force if you want to overwrite!
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/users/pacel/desktop/work/pitt/semesters/spring_2023/ece_1195/lab_3/lab_3.tmp/multiplier_v1_0_project/multiplier_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multiplier' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/pacel/desktop/work/pitt/semesters/spring_2023/ece_1195/lab_3/lab_3.tmp/multiplier_v1_0_project/multiplier_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj multiplier_vhdl.prj"
ERROR: [XSIM 43-3268] Logical library name '"../../../../../../../ip_repo/multiplier/src/register.vhd"' should not contain white space, new line, /, \, = or .
ERROR: [XSIM 43-3217] multiplier_vhdl.prj (line 2): Incorrect project file syntax. Correct syntax is one of: vhdl <worklib> <file>, verilog <worklib> <file> [<file> ...] [[-d <macro>] ...] [[-i <include>] ...], or NOSORT. Presence of NOSORT on a line of its own disables file order sorting.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.tmp/multiplier_v1_0_project/multiplier_v1_0_project.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.tmp/multiplier_v1_0_project/multiplier_v1_0_project.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property library xil_defaultlib [get_files *.vhd]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/users/pacel/desktop/work/pitt/semesters/spring_2023/ece_1195/lab_3/lab_3.tmp/multiplier_v1_0_project/multiplier_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multiplier' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/pacel/desktop/work/pitt/semesters/spring_2023/ece_1195/lab_3/lab_3.tmp/multiplier_v1_0_project/multiplier_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj multiplier_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/multiplier.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiplier'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/pacel/desktop/work/pitt/semesters/spring_2023/ece_1195/lab_3/lab_3.tmp/multiplier_v1_0_project/multiplier_v1_0_project.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto bdad0de87e6c4537996a8b446873f783 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot multiplier_behav xil_defaultlib.multiplier -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3009] 'alu' remains a black-box since it has no binding entity [c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/multiplier.vhd:78]
WARNING: [VRFC 10-3009] 'control' remains a black-box since it has no binding entity [c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/multiplier.vhd:120]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture struct of entity xil_defaultlib.reg [reg_default]
Compiling architecture struct of entity xil_defaultlib.reg [\reg(n=32)\]
Compiling architecture struct of entity xil_defaultlib.multiplier
Built simulation snapshot multiplier_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.tmp/multiplier_v1_0_project/multiplier_v1_0_project.sim/sim_1/behav/xsim/xsim.dir/multiplier_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Feb 17 09:10:12 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1063.008 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'c:/users/pacel/desktop/work/pitt/semesters/spring_2023/ece_1195/lab_3/lab_3.tmp/multiplier_v1_0_project/multiplier_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "multiplier_behav -key {Behavioral:sim_1:Functional:multiplier} -tclbatch {multiplier.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source multiplier.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multiplier_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1121.980 ; gain = 58.973
save_wave_config {C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.tmp/multiplier_v1_0_project/multiplier_behav.wcfg}
add_force {/multiplier/clk} -radix hex {1 0ns} {0 10000000ps} -repeat_every 20000000ps
run 1 ms
add_force {/multiplier/A} -radix hex {1 0ns}
add_force {/multiplier/B} -radix hex {0 0ns}
add_force {/multiplier/rst} -radix hex {0 0ns}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 us
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl -notrace
INFO: [Simtcl 6-17] Simulation restarted
force6
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl -notrace
INFO: [Simtcl 6-17] Simulation restarted
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl -notrace
INFO: [Simtcl 6-17] Simulation restarted
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl -notrace
INFO: [Simtcl 6-17] Simulation restarted
add_files -norecurse -copy_to c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/controller.vhd
ERROR: [Vivado 12-3630] The destination file 'c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/controller.vhd' already exists, please use -force if you want to overwrite!
add_files -norecurse -copy_to c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/controller.vhd -force
WARNING: [Vivado 12-3631] The destination file or directory 'c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/controller.vhd' already exists, -force is used to overwrite it
c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/controller.vhd
update_compile_order -fileset sources_1
add_files -norecurse -copy_to c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/ALU.vhd
ERROR: [Vivado 12-3630] The destination file 'c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/ALU.vhd' already exists, please use -force if you want to overwrite!
add_files -norecurse -copy_to c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/ALU.vhd -force
WARNING: [Vivado 12-3631] The destination file or directory 'c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/ALU.vhd' already exists, -force is used to overwrite it
c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/ALU.vhd
update_compile_order -fileset sources_1
add_files -norecurse -copy_to c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src {C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/Arith_Unit.vhd C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/Shift_Unit.vhd C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/Comparator.vhd C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/Logic_Unit.vhd}
ERROR: [Vivado 12-3630] The destination file 'c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/Arith_Unit.vhd' already exists, please use -force if you want to overwrite!
add_files -norecurse -copy_to c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src {C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/Arith_Unit.vhd C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/Shift_Unit.vhd C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/Comparator.vhd C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/Logic_Unit.vhd} -force
WARNING: [Vivado 12-3631] The destination file or directory 'c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/Arith_Unit.vhd' already exists, -force is used to overwrite it
WARNING: [Vivado 12-3631] The destination file or directory 'c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/Shift_Unit.vhd' already exists, -force is used to overwrite it
WARNING: [Vivado 12-3631] The destination file or directory 'c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/Comparator.vhd' already exists, -force is used to overwrite it
WARNING: [Vivado 12-3631] The destination file or directory 'c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/Logic_Unit.vhd' already exists, -force is used to overwrite it
c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/Arith_Unit.vhd c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/Shift_Unit.vhd c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/Comparator.vhd c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/Logic_Unit.vhd
update_compile_order -fileset sources_1
save_wave_config {C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.tmp/multiplier_v1_0_project/multiplier_behav.wcfg}
save
ambiguous command name "save": save_bd_design save_bd_design_as save_constraints save_constraints_as save_design save_design_as save_project_as save_waivers save_wave_config
save_design
save_constraints
ERROR: [Common 17-53] User Exception: No open design. Please open an elaborated, synthesized or implemented design before executing this command.
save_constraints
ERROR: [Common 17-53] User Exception: No open design. Please open an elaborated, synthesized or implemented design before executing this command.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 us
save_wave_config {C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.tmp/multiplier_v1_0_project/multiplier_behav.wcfg}
add_bp {c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/multiplier.vhd} 133
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 us
Stopped at time : 0 fs : File "c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/multiplier.vhd" Line 133
step
Stopped at time : 0 fs : File "c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/multiplier.vhd" Line 135
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/users/pacel/desktop/work/pitt/semesters/spring_2023/ece_1195/lab_3/lab_3.tmp/multiplier_v1_0_project/multiplier_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multiplier' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/pacel/desktop/work/pitt/semesters/spring_2023/ece_1195/lab_3/lab_3.tmp/multiplier_v1_0_project/multiplier_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj multiplier_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/Arith_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Arith_Unit'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/Comparator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Comparator'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/Logic_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Logic_Unit'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/Shift_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Shift_Unit'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/multiplier.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiplier'
ERROR: [VRFC 10-3760] type 'std_logic' does not match with the integer literal [c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/multiplier.vhd:74]
ERROR: [VRFC 10-3782] unit 'struct' ignored due to previous errors [c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/multiplier.vhd:18]
INFO: [VRFC 10-3070] VHDL file 'c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/multiplier.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.tmp/multiplier_v1_0_project/multiplier_v1_0_project.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.tmp/multiplier_v1_0_project/multiplier_v1_0_project.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/users/pacel/desktop/work/pitt/semesters/spring_2023/ece_1195/lab_3/lab_3.tmp/multiplier_v1_0_project/multiplier_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multiplier' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/pacel/desktop/work/pitt/semesters/spring_2023/ece_1195/lab_3/lab_3.tmp/multiplier_v1_0_project/multiplier_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj multiplier_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/Arith_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Arith_Unit'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/Comparator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Comparator'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/Logic_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Logic_Unit'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/Shift_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Shift_Unit'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/multiplier.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiplier'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/users/pacel/desktop/work/pitt/semesters/spring_2023/ece_1195/lab_3/lab_3.tmp/multiplier_v1_0_project/multiplier_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/pacel/desktop/work/pitt/semesters/spring_2023/ece_1195/lab_3/lab_3.tmp/multiplier_v1_0_project/multiplier_v1_0_project.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto bdad0de87e6c4537996a8b446873f783 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot multiplier_behav xil_defaultlib.multiplier -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 32 elements ; expected 64 [c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/Shift_Unit.vhd:24]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit multiplier in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.tmp/multiplier_v1_0_project/multiplier_v1_0_project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.tmp/multiplier_v1_0_project/multiplier_v1_0_project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

close_sim
INFO: [Simtcl 6-16] Simulation closed
export_ip_user_files -of_objects  [get_files c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/ALU.vhd] -no_script -reset -force -quiet
remove_files  c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/ALU.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/Comparator.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/Logic_Unit.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/Shift_Unit.vhd] -no_script -reset -force -quiet
remove_files  {c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/Comparator.vhd c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/Logic_Unit.vhd c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/Shift_Unit.vhd}
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/users/pacel/desktop/work/pitt/semesters/spring_2023/ece_1195/lab_3/lab_3.tmp/multiplier_v1_0_project/multiplier_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multiplier' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/pacel/desktop/work/pitt/semesters/spring_2023/ece_1195/lab_3/lab_3.tmp/multiplier_v1_0_project/multiplier_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj multiplier_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/multiplier.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiplier'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/pacel/desktop/work/pitt/semesters/spring_2023/ece_1195/lab_3/lab_3.tmp/multiplier_v1_0_project/multiplier_v1_0_project.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto bdad0de87e6c4537996a8b446873f783 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot multiplier_behav xil_defaultlib.multiplier -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 33 elements ; expected 65 [c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/Arith_Unit.vhd:38]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit multiplier in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.tmp/multiplier_v1_0_project/multiplier_v1_0_project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.tmp/multiplier_v1_0_project/multiplier_v1_0_project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/users/pacel/desktop/work/pitt/semesters/spring_2023/ece_1195/lab_3/lab_3.tmp/multiplier_v1_0_project/multiplier_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multiplier' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/pacel/desktop/work/pitt/semesters/spring_2023/ece_1195/lab_3/lab_3.tmp/multiplier_v1_0_project/multiplier_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj multiplier_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/Arith_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Arith_Unit'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/pacel/desktop/work/pitt/semesters/spring_2023/ece_1195/lab_3/lab_3.tmp/multiplier_v1_0_project/multiplier_v1_0_project.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto bdad0de87e6c4537996a8b446873f783 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot multiplier_behav xil_defaultlib.multiplier -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 66 elements ; expected 65 [c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/Arith_Unit.vhd:38]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit multiplier in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.tmp/multiplier_v1_0_project/multiplier_v1_0_project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.tmp/multiplier_v1_0_project/multiplier_v1_0_project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/users/pacel/desktop/work/pitt/semesters/spring_2023/ece_1195/lab_3/lab_3.tmp/multiplier_v1_0_project/multiplier_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multiplier' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/pacel/desktop/work/pitt/semesters/spring_2023/ece_1195/lab_3/lab_3.tmp/multiplier_v1_0_project/multiplier_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj multiplier_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/Arith_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Arith_Unit'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/pacel/desktop/work/pitt/semesters/spring_2023/ece_1195/lab_3/lab_3.tmp/multiplier_v1_0_project/multiplier_v1_0_project.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto bdad0de87e6c4537996a8b446873f783 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot multiplier_behav xil_defaultlib.multiplier -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture struct of entity xil_defaultlib.Arith_Unit [\Arith_Unit(n=64)\]
Compiling architecture struct of entity xil_defaultlib.reg [reg_default]
Compiling architecture struct of entity xil_defaultlib.reg [\reg(n=32)\]
Compiling architecture behavioral of entity xil_defaultlib.control [control_default]
Compiling architecture struct of entity xil_defaultlib.multiplier
Built simulation snapshot multiplier_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'c:/users/pacel/desktop/work/pitt/semesters/spring_2023/ece_1195/lab_3/lab_3.tmp/multiplier_v1_0_project/multiplier_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "multiplier_behav -key {Behavioral:sim_1:Functional:multiplier} -tclbatch {multiplier.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source multiplier.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 0 fs : File "c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/multiplier.vhd" Line 133
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multiplier_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1234.340 ; gain = 0.000
remove_bps -file {c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/multiplier.vhd} -line 133
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 us
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl -notrace
INFO: [Simtcl 6-17] Simulation restarted
save_wave_config {C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.tmp/multiplier_v1_0_project/multiplier_behav.wcfg}
add_bp {c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/multiplier.vhd} 133
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 us
Stopped at time : 0 fs : File "c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/multiplier.vhd" Line 133
run 1000 us
Stopped at time : 0 fs : File "c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/multiplier.vhd" Line 133
remove_bps -file {c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/multiplier.vhd} -line 133
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 us
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl -notrace
INFO: [Simtcl 6-17] Simulation restarted
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl -notrace
INFO: [Simtcl 6-17] Simulation restarted
wrong # args: should be "proc name args body"
    while executing
"proc assert condition{"
    (file "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl" line 4)
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl -notrace
INFO: [Simtcl 6-17] Simulation restarted
extra characters after close-brace
    while executing
"if {![uplevel 1 expr $condition]}{
        return -code error "Assertion Failed: $condition"
    }
"
    (procedure "assert" line 2)
    invoked from within
"assert {{/multiplier/R} == 1}"
    (file "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl" line 21)
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl -notrace
INFO: [Simtcl 6-17] Simulation restarted
missing operand at _@_
in expression "_@_/multiplier/R == 1"
    (parsing expression "/multiplier/R == 1")
    invoked from within
"expr {/multiplier/R} == 1"
    ("uplevel" body line 1)
    invoked from within
"uplevel 1 expr $condition"
    (procedure "assert" line 2)
    invoked from within
"assert {{/multiplier/R} == 1}"
    (file "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl" line 21)
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl -notrace
INFO: [Simtcl 6-17] Simulation restarted
missing operand at _@_
in expression "_@_/multiplier/R == 1"
    (parsing expression "/multiplier/R == 1")
    invoked from within
"expr /multiplier/R == 1"
    ("uplevel" body line 1)
    invoked from within
"uplevel 1 expr $condition"
    (procedure "assert" line 2)
    invoked from within
"assert {/multiplier/R == 1}"
    (file "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl" line 21)
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl -notrace
INFO: [Simtcl 6-17] Simulation restarted
invalid command name "/multiplier/R == 1"
    while executing
"$condition"
    (procedure "assert" line 2)
    invoked from within
"assert {/multiplier/R == 1}"
    (file "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl" line 21)
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl -notrace
INFO: [Simtcl 6-17] Simulation restarted
missing operand at _@_
in expression "_@_/multiplier/R == 1"
    (parsing expression "/multiplier/R == 1")
    invoked from within
"expr $condition"
    (procedure "assert" line 2)
    invoked from within
"assert {/multiplier/R == 1}"
    (file "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl" line 21)
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl -notrace
INFO: [Simtcl 6-17] Simulation restarted
missing operand at _@_
in expression "_@_/multiplier/R eq 1"
    (parsing expression "/multiplier/R eq 1")
    invoked from within
"expr $condition"
    (procedure "assert" line 2)
    invoked from within
"assert {/multiplier/R eq 1}"
    (file "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl" line 21)
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl -notrace
INFO: [Simtcl 6-17] Simulation restarted
can't read "condition": no such variable
    while executing
"expr $condition"
    ("uplevel" body line 1)
    invoked from within
"uplevel 1 {expr $condition}"
    (procedure "assert" line 2)
    invoked from within
"assert {/multiplier/R == 1}"
    (file "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl" line 21)
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl -notrace
INFO: [Simtcl 6-17] Simulation restarted
can't read "condition": no such variable
    while executing
"expr $condition"
    ("uplevel" body line 1)
    invoked from within
"uplevel 1 {expr $condition}"
    (procedure "assert" line 2)
    invoked from within
"assert {/multiplier/R == 0}"
    (file "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl" line 21)
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl -notrace
INFO: [Simtcl 6-17] Simulation restarted
missing operand at _@_
in expression "_@_/multiplier/R == 0"
    (parsing expression "/multiplier/R == 0")
    invoked from within
"expr /multiplier/R == 0"
    ("uplevel" body line 1)
    invoked from within
"uplevel 1 expr $condition"
    (procedure "assert" line 2)
    invoked from within
"assert {/multiplier/R == 0}"
    (file "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl" line 21)
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl -notrace
INFO: [Simtcl 6-17] Simulation restarted
can't read "/multiplier/R": no such variable
    while executing
"expr ${/multiplier/R} == 0"
    ("uplevel" body line 1)
    invoked from within
"uplevel 1 expr $condition"
    (procedure "assert" line 2)
    invoked from within
"assert {${/multiplier/R} == 0}"
    (file "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl" line 21)
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl -notrace
INFO: [Simtcl 6-17] Simulation restarted
missing operand at _@_
in expression "_@_/multiplier/R == 0"
    (parsing expression "/multiplier/R == 0")
    invoked from within
"expr {/multiplier/R} == 0"
    ("uplevel" body line 1)
    invoked from within
"uplevel 1 expr $condition"
    (procedure "assert" line 2)
    invoked from within
"assert {{/multiplier/R} == 0}"
    (file "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl" line 21)
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl -notrace
INFO: [Simtcl 6-17] Simulation restarted
missing operand at _@_
in expression "_@_/multiplier/R <= 0"
    (parsing expression "/multiplier/R <= 0")
    invoked from within
"expr {/multiplier/R} <= 0"
    ("uplevel" body line 1)
    invoked from within
"uplevel 1 expr $condition"
    (procedure "assert" line 2)
    invoked from within
"assert {{/multiplier/R} <= 0}"
    (file "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl" line 21)
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl -notrace
INFO: [Simtcl 6-17] Simulation restarted
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl -notrace
INFO: [Simtcl 6-17] Simulation restarted
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl -notrace
INFO: [Simtcl 6-17] Simulation restarted
Assertion failed: [get_value -radix unsigned R] == 1
    while executing
"assert {[get_value -radix unsigned R] == 1}"
    (file "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl" line 21)
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl -notrace
INFO: [Simtcl 6-17] Simulation restarted
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl -notrace
INFO: [Simtcl 6-17] Simulation restarted
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl -notrace
INFO: [Simtcl 6-17] Simulation restarted
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl -notrace
INFO: [Simtcl 6-17] Simulation restarted
wrong # args: should be "proc name args body"
    while executing
"proc run_for run_dur_us rst_dur_us {
    add_force rst 1
    run $rst_dur us
    add_force rst 0
    run $run_dur us
}"
    (file "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl" line 9)
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl -notrace
INFO: [Simtcl 6-17] Simulation restarted
invalid bareword "U"
in expression "U == 0";
should be "$U" or "{U}" or "U(...)" or ...
    (parsing expression "U == 0")
    invoked from within
"expr [get_value -radix unsigned R] == 0"
    ("uplevel" body line 1)
    invoked from within
"uplevel 1 expr $condition"
    (procedure "assert" line 2)
    invoked from within
"assert {[get_value -radix unsigned R] == 0}"
    (file "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl" line 23)
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl -notrace
INFO: [Simtcl 6-17] Simulation restarted
can't read "rst_dur": no such variable
    while executing
"run $rst_dur us"
    (procedure "run_for" line 3)
    invoked from within
"run_for {20} {640}"
    (file "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl" line 23)
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl -notrace
INFO: [Simtcl 6-17] Simulation restarted
can't read "rst_dur": no such variable
    while executing
"run $rst_dur us"
    (procedure "run_for" line 3)
    invoked from within
"run_for 20 640"
    (file "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl" line 23)
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl -notrace
INFO: [Simtcl 6-17] Simulation restarted
wrong # args: should be "run_for run_dur_us rst_dur_us"
    while executing
"run_for {20 640}"
    (file "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl" line 23)
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl -notrace
INFO: [Simtcl 6-17] Simulation restarted
wrong # args: should be "run_for run_dur_us rst_dur_us"
    while executing
"run_for {20 640}"
    (file "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl" line 23)
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl -notrace
INFO: [Simtcl 6-17] Simulation restarted
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl -notrace
INFO: [Simtcl 6-17] Simulation restarted
Assertion failed: [get_value -radix unsigned R] == 1
    while executing
"assert {[get_value -radix unsigned R] == 1}"
    (file "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl" line 33)
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl -notrace
INFO: [Simtcl 6-17] Simulation restarted
Assertion failed: [get_value -radix unsigned R] == 1
    while executing
"assert {[get_value -radix unsigned R] == 1}"
    (file "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl" line 33)
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl -notrace
INFO: [Simtcl 6-17] Simulation restarted
Assertion failed: [get_value -radix unsigned R] == 1
    while executing
"assert {[get_value -radix unsigned R] == 1}"
    (file "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl" line 33)
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl -notrace
INFO: [Simtcl 6-17] Simulation restarted
Assertion failed: [get_value -radix unsigned R] == 1
    while executing
"assert {[get_value -radix unsigned R] == 1}"
    (file "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl" line 33)
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl -notrace
INFO: [Simtcl 6-17] Simulation restarted
Assertion failed: [get_value -radix unsigned R] == 1
    while executing
"assert {[get_value -radix unsigned R] == 1}"
    (file "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl" line 34)
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl -notrace
INFO: [Simtcl 6-17] Simulation restarted
Assertion failed: [get_value -radix unsigned R] == 1
    while executing
"assert {[get_value -radix unsigned R] == 1}"
    (file "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl" line 34)
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl -notrace
INFO: [Simtcl 6-17] Simulation restarted
Assertion failed: [get_value -radix unsigned R] == 1
    while executing
"assert {[get_value -radix unsigned R] == 1}"
    (file "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl" line 34)
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl -notrace
INFO: [Simtcl 6-17] Simulation restarted
Assertion failed: [get_value -radix unsigned R] == 1
    while executing
"assert {[get_value -radix unsigned R] == 1}"
    (file "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl" line 34)
save_wave_config {C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.tmp/multiplier_v1_0_project/multiplier_behav.wcfg}
save_wave_config {C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.tmp/multiplier_v1_0_project/multiplier_behav.wcfg}
C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.tmp/multiplier_v1_0_project/multiplier_behav.wcfg
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl -notrace
INFO: [Simtcl 6-17] Simulation restarted
invalid bareword "UUUUUUUUUUUUUUUU"
in expression "UUUUUUUUUUUUUUUU == 0";
should be "$UUUUUUUUUUUUUUUU" or "{UUUUUUUUUUUUUUUU}" or "UUUUUUUUUUUUUUUU(...)" or ...
    (parsing expression "UUUUUUUUUUUUUUUU == 0")
    invoked from within
"expr [get_value R] == 0"
    ("uplevel" body line 1)
    invoked from within
"uplevel 1 expr $condition"
    (procedure "assert" line 2)
    invoked from within
"assert {[get_value R] == 0}"
    (file "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl" line 24)
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl -notrace
INFO: [Simtcl 6-17] Simulation restarted
Assertion failed: [get_value done] == 0
    while executing
"assert {[get_value done] == 0}"
    (file "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl" line 24)
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl -notrace
INFO: [Simtcl 6-17] Simulation restarted
invalid bareword "U"
in expression "U == 1";
should be "$U" or "{U}" or "U(...)" or ...
    (parsing expression "U == 1")
    invoked from within
"expr [get_value done] == 1"
    ("uplevel" body line 1)
    invoked from within
"uplevel 1 expr $condition"
    (procedure "assert" line 2)
    invoked from within
"assert {[get_value done] == 1}"
    (file "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl" line 23)
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl -notrace
INFO: [Simtcl 6-17] Simulation restarted
Assertion failed: [get_value -radix unsigned R] == 1
    while executing
"assert {[get_value -radix unsigned R] == 1}"
    (file "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl" line 34)
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1234.340 ; gain = 0.000
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/vivado_pid3860.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/vivado_pid3860.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/vivado_pid3860.debug)
close_project
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:multiplier:1.0 [get_ips  lab_3_multiplier_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.srcs/sources_1/bd/lab_3/lab_3.bd'
INFO: [IP_Flow 19-1972] Upgraded lab_3_multiplier_0_0 from multiplier 1.0 to multiplier 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_regmap_0/REG2_OUT(undef) and /multiplier_0_upgraded_ipi/rst(rst)
Wrote  : <C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\lab_3\lab_3.srcs\sources_1\bd\lab_3\lab_3.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips lab_3_multiplier_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name multiplier_v1_0_project -directory C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.tmp/multiplier_v1_0_project c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/pacel/desktop/work/pitt/semesters/spring_2023/ece_1195/lab_3/lab_3.tmp/multiplier_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
ipx::add_file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_v1_0.tcl [ipx::get_file_groups xilinx_xpgui -of_objects [ipx::current_core]]
set_property type tclSource [ipx::get_files C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_v1_0.tcl -of_objects [ipx::get_file_groups xilinx_xpgui -of_objects [ipx::current_core]]]
ipx::remove_file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_v1_0.tcl [ipx::get_file_groups xilinx_xpgui -of_objects [ipx::current_core]]
set_property core_revision 6 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo'
ipx::edit_ip_in_project -upgrade true -name multiplier_v1_1_project -directory C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.tmp/multiplier_v1_1_project c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/pacel/desktop/work/pitt/semesters/spring_2023/ece_1195/lab_3/lab_3.tmp/multiplier_v1_1_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1234.340 ; gain = 0.000
update_compile_order -fileset sources_1
set_property core_revision 7 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::remove_file_group xilinx_xpgui [ipx::current_core]
set_property core_revision 8 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::add_file_group -type gui {} [ipx::current_core]
ipx::add_file_group -type gui_custom {} [ipx::current_core]
ipx::remove_file_group xilinx_xpguicustom [ipx::current_core]
ipx::add_file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_v1_0.tcl [ipx::get_file_groups xilinx_xpgui -of_objects [ipx::current_core]]
file component_4 xilinx_xpgui C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_v1_0.tcl
set_property type tclSource [ipx::get_files C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_v1_0.tcl -of_objects [ipx::get_file_groups xilinx_xpgui -of_objects [ipx::current_core]]]
ipx::remove_file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_v1_0.tcl [ipx::get_file_groups xilinx_xpgui -of_objects [ipx::current_core]]
ipx::add_file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_v1_0.tcl [ipx::get_file_groups xilinx_xpgui -of_objects [ipx::current_core]]
set_property type tclSource [ipx::get_files C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_v1_0.tcl -of_objects [ipx::get_file_groups xilinx_xpgui -of_objects [ipx::current_core]]]
ipx::remove_file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_v1_0.tcl [ipx::get_file_groups xilinx_xpgui -of_objects [ipx::current_core]]
close_project
delete_bd_objs [get_bd_nets axi_regmap_0_REG0_OUT] [get_bd_nets axi_regmap_0_REG1_OUT] [get_bd_nets axi_regmap_0_REG2_OUT] [get_bd_nets multiplier_0_done] [get_bd_cells multiplier_0]
update_ip_catalog -delete_ip xilinx.com:user:multiplier:1.0 -repo_path c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo
INFO: [IP_Flow 19-1659] Deleted IP 'xilinx.com:user:multiplier:1.0' from repository 'c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo' at c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier.
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo'
report_ip_status -name ip_status 
ipx::infer_core -vendor xilinx.com -library user -taxonomy /UserIP C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::edit_ip_in_project -upgrade true -name edit_ip_project -directory C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.tmp c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::current_core c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/component.xml
update_compile_order -fileset sources_1
close_project
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo'.
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo'.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo'.
ipx::edit_ip_in_project -upgrade true -name multiplier_v1_0_project -directory C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.tmp/multiplier_v1_0_project c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/pacel/desktop/work/pitt/semesters/spring_2023/ece_1195/lab_3/lab_3.tmp/multiplier_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
set_property core_revision 6 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 7 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
WARNING: [IP_Flow 19-2991] No XGUI Files found 
ipx::add_file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_v1_0.tcl [ipx::get_file_groups xilinx_xpgui -of_objects [ipx::current_core]]
set_property type tclSource [ipx::get_files C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_v1_0.tcl -of_objects [ipx::get_file_groups xilinx_xpgui -of_objects [ipx::current_core]]]
ipx::remove_file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_v1_0.tcl [ipx::get_file_groups xilinx_xpgui -of_objects [ipx::current_core]]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -copy_to c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_v1_0.tcl
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-2991] No XGUI Files found 
set_property core_revision 8 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::remove_file_group xilinx_testbench [ipx::current_core]
add_files -norecurse C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_v1_0.tcl
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-2991] No XGUI Files found 
close_project
update_ip_catalog -delete_ip xilinx.com:user:multiplier:1.0 -repo_path c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo
WARNING: [IP_Flow 19-881] Failed to delete file 'c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/component.xml' because it doesn't exist.
INFO: [IP_Flow 19-1659] Deleted IP 'xilinx.com:user:multiplier:1.0' from repository 'c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo' at c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier.
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo'
ipx::infer_core -vendor xilinx.com -library user -taxonomy /UserIP C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::edit_ip_in_project -upgrade true -name mult_ip_project -directory C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.tmp c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::current_core c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/component.xml
update_compile_order -fileset sources_1
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo'
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:multiplier:1.0 multiplier_0
endgroup
set_property location {3 682 -434} [get_bd_cells multiplier_0]
connect_bd_net [get_bd_pins axi_regmap_0/REG0_OUT] [get_bd_pins multiplier_0/A]
connect_bd_net [get_bd_pins axi_regmap_0/REG0_RD] [get_bd_pins multiplier_0/B]
connect_bd_net [get_bd_pins axi_regmap_0/REG1_RD] [get_bd_pins multiplier_0/rst]
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_regmap_0/REG1_RD(undef) and /multiplier_0/rst(rst)
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property -dict [list CONFIG.PCW_EN_CLK1_PORT {1}] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
endgroup
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK1] [get_bd_pins multiplier_0/clk]
connect_bd_net [get_bd_pins multiplier_0/R] [get_bd_pins xlslice_1/Din]
connect_bd_net [get_bd_pins multiplier_0/done] [get_bd_pins axi_regmap_0/REG2_IN]
save_bd_design
Wrote  : <C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\lab_3\lab_3.srcs\sources_1\bd\lab_3\lab_3.bd> 
Wrote  : <C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.srcs/sources_1/bd/lab_3/ui/bd_1ebd6f01.ui> 
report_ip_status -name ip_status 
reset_run lab_3_processing_system7_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-927] Following properties on pin /axi_regmap_0/S_AXI_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=lab_3_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /multiplier_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=lab_3_processing_system7_0_0_FCLK_CLK1 
Wrote  : <C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\lab_3\lab_3.srcs\sources_1\bd\lab_3\lab_3.bd> 
VHDL Output written to : C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.srcs/sources_1/bd/lab_3/synth/lab_3.vhd
VHDL Output written to : C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.srcs/sources_1/bd/lab_3/sim/lab_3.vhd
VHDL Output written to : C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.srcs/sources_1/bd/lab_3/hdl/lab_3_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_regmap_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block multiplier_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.srcs/sources_1/bd/lab_3/ip/lab_3_auto_pc_0/lab_3_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.srcs/sources_1/bd/lab_3/hw_handoff/lab_3.hwh
Generated Block Design Tcl file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.srcs/sources_1/bd/lab_3/hw_handoff/lab_3_bd.tcl
Generated Hardware Definition File C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.srcs/sources_1/bd/lab_3/synth/lab_3.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP lab_3_auto_pc_0, cache-ID = b06d29d4be7f4ec1; cache size = 2.191 MB.
[Fri Feb 17 19:41:23 2023] Launched lab_3_processing_system7_0_0_synth_1, lab_3_multiplier_0_1_synth_1...
Run output will be captured here:
lab_3_processing_system7_0_0_synth_1: C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.runs/lab_3_processing_system7_0_0_synth_1/runme.log
lab_3_multiplier_0_1_synth_1: C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.runs/lab_3_multiplier_0_1_synth_1/runme.log
[Fri Feb 17 19:41:23 2023] Launched synth_1...
Run output will be captured here: C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:16 ; elapsed = 00:00:38 . Memory (MB): peak = 1715.105 ; gain = 0.000
report_ip_status -name ip_status 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Feb 17 19:43:27 2023] Launched impl_1...
Run output will be captured here: C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 1715.105 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sat Feb 18 09:51:12 2023...
