
e
%s %s
410*	simulator2$
Vivado Simulator2default:default2
2014.12default:defaultZ43-3977
h
%s
*	simulator2T
@Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.2default:default
¤
Running: %s
333*	simulator2ø
ã/home/derek/Xilinx/Vivado/2014.1/bin/unwrapped/lnx64.o/xelab --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot hasher_v1_0_behav --prj /home/derek/Documents/year_4/ECE532/ip_repo/hasher_1.0/hasher_v1_0_project/hasher_v1_0_project.sim/sim_1/behav/hasher_v1_0.prj xil_defaultlib.hasher_v1_0 xil_defaultlib.glbl 2default:defaultZ43-3449
b
.Multi-threading is on. Using %s slave threads
406*	simulator2
22default:defaultZ43-3954
H
+Determining compilation order of HDL files
286*	simulatorZ43-3402
Í
+Analyzing Verilog file "%s" into library %s165*xsimverific2^
J/home/derek/Documents/year_4/ECE532/ip_repo/hasher_1.0/src/seven_segment.v2default:default2"
xil_defaultlib2default:defaultZ10-165
T
analyzing module %s311*xsimverific2!
seven_segment2default:defaultZ10-311
U
analyzing module %s311*xsimverific2"
gen_digit_code2default:defaultZ10-311
È
+Analyzing Verilog file "%s" into library %s165*xsimverific2Y
E/home/derek/Documents/year_4/ECE532/ip_repo/hasher_1.0/src/mix_hash.v2default:default2"
xil_defaultlib2default:defaultZ10-165
O
analyzing module %s311*xsimverific2
mix_hash2default:defaultZ10-311
á
,redeclaration of ansi port %s is not allowed1315*xsimverific2
done2default:default2[
E/home/derek/Documents/year_4/ECE532/ip_repo/hasher_1.0/src/mix_hash.v2default:default2
332default:default8@Z10-1315
Ó
+Analyzing Verilog file "%s" into library %s165*xsimverific2d
P/home/derek/Documents/year_4/ECE532/ip_repo/hasher_1.0/hdl/hasher_v1_0_S00_AXI.v2default:default2"
xil_defaultlib2default:defaultZ10-165
Z
analyzing module %s311*xsimverific2'
hasher_v1_0_S00_AXI2default:defaultZ10-311
Ë
+Analyzing Verilog file "%s" into library %s165*xsimverific2\
H/home/derek/Documents/year_4/ECE532/ip_repo/hasher_1.0/hdl/hasher_v1_0.v2default:default2"
xil_defaultlib2default:defaultZ10-165
R
analyzing module %s311*xsimverific2
hasher_v1_02default:defaultZ10-311
»
+Analyzing Verilog file "%s" into library %s165*xsimverific2L
8/home/derek/Xilinx/Vivado/2014.1/data/verilog/src/glbl.v2default:default2"
xil_defaultlib2default:defaultZ10-165
K
analyzing module %s311*xsimverific2
glbl2default:defaultZ10-311
9
Starting static elaboration
342*	simulatorZ43-3458
:
Completed static elaboration
280*	simulatorZ43-3396
D
'Starting simulation data flow analysis
341*	simulatorZ43-3457
E
(Completed simulation data flow analysis
279*	simulatorZ43-3395
[
%Time Resolution for simulation is %s
344*	simulator2
1ps2default:defaultZ43-3460
^
Compiling module %s405*	simulator2,
xil_defaultlib.mix_hash
2default:defaultZ43-3953
d
Compiling module %s405*	simulator22
xil_defaultlib.gen_digit_code
2default:defaultZ43-3953
c
Compiling module %s405*	simulator21
xil_defaultlib.seven_segment
2default:defaultZ43-3953
y
Compiling module %s405*	simulator2G
3xil_defaultlib.hasher_v1_0_S00_AXI(C_S_AXI_DATA...
2default:defaultZ43-3953
a
Compiling module %s405*	simulator2/
xil_defaultlib.hasher_v1_0
2default:defaultZ43-3953
Z
Compiling module %s405*	simulator2(
xil_defaultlib.glbl
2default:defaultZ43-3953
c
/Waiting for %s sub-compilation(s) to finish...
381*	simulator2
22default:defaultZ43-3497
a
Built simulation snapshot %s
278*	simulator2%
hasher_v1_0_behav2default:defaultZ43-3394


End Record