-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
-- Date        : Sun Sep 15 21:19:36 2024
-- Host        : Gingham running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/cable_delay_tester/ip/cable_delay_tester_rhs_256_0_0/cable_delay_tester_rhs_256_0_0_sim_netlist.vhdl
-- Design      : cable_delay_tester_rhs_256_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xck26-sfvc784-2LV-c
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cable_delay_tester_rhs_256_0_0_clock_divider is
  port (
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter[0]_i_3__14_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cable_delay_tester_rhs_256_0_0_clock_divider : entity is "clock_divider";
end cable_delay_tester_rhs_256_0_0_clock_divider;

architecture STRUCTURE of cable_delay_tester_rhs_256_0_0_clock_divider is
  signal BUFGCE_inst_n_0 : STD_LOGIC;
  signal clock_out_pre_buff : STD_LOGIC;
  signal \clock_out_pre_buff_i_1__14_n_0\ : STD_LOGIC;
  signal \counter[0]_i_10__14_n_0\ : STD_LOGIC;
  signal \counter[0]_i_11__13_n_0\ : STD_LOGIC;
  signal \counter[0]_i_1__14_n_0\ : STD_LOGIC;
  signal \counter[0]_i_3__14_n_0\ : STD_LOGIC;
  signal \counter[0]_i_4__14_n_0\ : STD_LOGIC;
  signal \counter[0]_i_5__14_n_0\ : STD_LOGIC;
  signal \counter[0]_i_6__14_n_0\ : STD_LOGIC;
  signal \counter[0]_i_7__14_n_0\ : STD_LOGIC;
  signal \counter[0]_i_8__14_n_0\ : STD_LOGIC;
  signal \counter[0]_i_9__14_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \counter_reg[0]_i_2__14_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__14_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__14_n_10\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__14_n_11\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__14_n_12\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__14_n_13\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__14_n_14\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__14_n_15\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__14_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__14_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__14_n_4\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__14_n_5\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__14_n_6\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__14_n_7\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__14_n_8\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__14_n_9\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__14_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__14_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__14_n_10\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__14_n_11\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__14_n_12\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__14_n_13\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__14_n_14\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__14_n_15\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__14_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__14_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__14_n_4\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__14_n_5\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__14_n_6\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__14_n_7\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__14_n_8\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__14_n_9\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__14_n_12\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__14_n_13\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__14_n_14\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__14_n_15\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__14_n_5\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__14_n_6\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__14_n_7\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__14_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__14_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__14_n_10\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__14_n_11\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__14_n_12\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__14_n_13\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__14_n_14\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__14_n_15\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__14_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__14_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__14_n_4\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__14_n_5\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__14_n_6\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__14_n_7\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__14_n_8\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__14_n_9\ : STD_LOGIC;
  signal \NLW_counter_reg[24]_i_1__14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_counter_reg[24]_i_1__14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of BUFGCE_inst : label is "PRIMITIVE";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \counter_reg[0]_i_2__14\ : label is 16;
  attribute ADDER_THRESHOLD of \counter_reg[16]_i_1__14\ : label is 16;
  attribute ADDER_THRESHOLD of \counter_reg[24]_i_1__14\ : label is 16;
  attribute ADDER_THRESHOLD of \counter_reg[8]_i_1__14\ : label is 16;
begin
BUFGCE_inst: unisim.vcomponents.BUFGCE
    generic map(
      CE_TYPE => "SYNC",
      IS_CE_INVERTED => '0',
      IS_I_INVERTED => '0',
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => '1',
      I => clock_out_pre_buff,
      O => BUFGCE_inst_n_0
    );
\clock_out_pre_buff_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \counter[0]_i_3__14_n_0\,
      I1 => counter_reg(2),
      I2 => \counter[0]_i_4__14_n_0\,
      I3 => \counter[0]_i_5__14_n_0\,
      O => \clock_out_pre_buff_i_1__14_n_0\
    );
clock_out_pre_buff_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \clock_out_pre_buff_i_1__14_n_0\,
      Q => clock_out_pre_buff,
      R => '0'
    );
\counter[0]_i_10__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(23),
      I1 => counter_reg(27),
      I2 => counter_reg(16),
      I3 => counter_reg(24),
      O => \counter[0]_i_10__14_n_0\
    );
\counter[0]_i_11__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(13),
      I1 => counter_reg(22),
      I2 => counter_reg(10),
      I3 => counter_reg(26),
      O => \counter[0]_i_11__13_n_0\
    );
\counter[0]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFDDDDDDD"
    )
        port map (
      I0 => \counter[0]_i_3__14_n_0\,
      I1 => \counter[0]_i_4__14_n_0\,
      I2 => counter_reg(2),
      I3 => counter_reg(1),
      I4 => counter_reg(0),
      I5 => \counter[0]_i_5__14_n_0\,
      O => \counter[0]_i_1__14_n_0\
    );
\counter[0]_i_3__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \counter[0]_i_7__14_n_0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => \counter[0]_i_8__14_n_0\,
      I5 => \counter[0]_i_9__14_n_0\,
      O => \counter[0]_i_3__14_n_0\
    );
\counter[0]_i_4__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(3),
      I1 => counter_reg(20),
      I2 => counter_reg(12),
      I3 => counter_reg(15),
      O => \counter[0]_i_4__14_n_0\
    );
\counter[0]_i_5__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(19),
      I1 => counter_reg(8),
      I2 => counter_reg(11),
      I3 => \counter[0]_i_10__14_n_0\,
      O => \counter[0]_i_5__14_n_0\
    );
\counter[0]_i_6__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(0),
      O => \counter[0]_i_6__14_n_0\
    );
\counter[0]_i_7__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => counter_reg(21),
      I1 => counter_reg(18),
      I2 => counter_reg(17),
      I3 => counter_reg(6),
      I4 => \counter[0]_i_11__13_n_0\,
      O => \counter[0]_i_7__14_n_0\
    );
\counter[0]_i_8__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => counter_reg(4),
      I1 => counter_reg(25),
      I2 => counter_reg(9),
      I3 => counter_reg(5),
      I4 => counter_reg(14),
      I5 => counter_reg(7),
      O => \counter[0]_i_8__14_n_0\
    );
\counter[0]_i_9__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \counter[0]_i_3__14_0\(3),
      I1 => \counter[0]_i_3__14_0\(0),
      I2 => \counter[0]_i_3__14_0\(2),
      I3 => \counter[0]_i_3__14_0\(1),
      O => \counter[0]_i_9__14_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__14_n_15\,
      Q => counter_reg(0),
      R => \counter[0]_i_1__14_n_0\
    );
\counter_reg[0]_i_2__14\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \counter_reg[0]_i_2__14_n_0\,
      CO(6) => \counter_reg[0]_i_2__14_n_1\,
      CO(5) => \counter_reg[0]_i_2__14_n_2\,
      CO(4) => \counter_reg[0]_i_2__14_n_3\,
      CO(3) => \counter_reg[0]_i_2__14_n_4\,
      CO(2) => \counter_reg[0]_i_2__14_n_5\,
      CO(1) => \counter_reg[0]_i_2__14_n_6\,
      CO(0) => \counter_reg[0]_i_2__14_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \counter_reg[0]_i_2__14_n_8\,
      O(6) => \counter_reg[0]_i_2__14_n_9\,
      O(5) => \counter_reg[0]_i_2__14_n_10\,
      O(4) => \counter_reg[0]_i_2__14_n_11\,
      O(3) => \counter_reg[0]_i_2__14_n_12\,
      O(2) => \counter_reg[0]_i_2__14_n_13\,
      O(1) => \counter_reg[0]_i_2__14_n_14\,
      O(0) => \counter_reg[0]_i_2__14_n_15\,
      S(7 downto 1) => counter_reg(7 downto 1),
      S(0) => \counter[0]_i_6__14_n_0\
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__14_n_13\,
      Q => counter_reg(10),
      R => \counter[0]_i_1__14_n_0\
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__14_n_12\,
      Q => counter_reg(11),
      R => \counter[0]_i_1__14_n_0\
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__14_n_11\,
      Q => counter_reg(12),
      R => \counter[0]_i_1__14_n_0\
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__14_n_10\,
      Q => counter_reg(13),
      R => \counter[0]_i_1__14_n_0\
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__14_n_9\,
      Q => counter_reg(14),
      R => \counter[0]_i_1__14_n_0\
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__14_n_8\,
      Q => counter_reg(15),
      R => \counter[0]_i_1__14_n_0\
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__14_n_15\,
      Q => counter_reg(16),
      R => \counter[0]_i_1__14_n_0\
    );
\counter_reg[16]_i_1__14\: unisim.vcomponents.CARRY8
     port map (
      CI => \counter_reg[8]_i_1__14_n_0\,
      CI_TOP => '0',
      CO(7) => \counter_reg[16]_i_1__14_n_0\,
      CO(6) => \counter_reg[16]_i_1__14_n_1\,
      CO(5) => \counter_reg[16]_i_1__14_n_2\,
      CO(4) => \counter_reg[16]_i_1__14_n_3\,
      CO(3) => \counter_reg[16]_i_1__14_n_4\,
      CO(2) => \counter_reg[16]_i_1__14_n_5\,
      CO(1) => \counter_reg[16]_i_1__14_n_6\,
      CO(0) => \counter_reg[16]_i_1__14_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \counter_reg[16]_i_1__14_n_8\,
      O(6) => \counter_reg[16]_i_1__14_n_9\,
      O(5) => \counter_reg[16]_i_1__14_n_10\,
      O(4) => \counter_reg[16]_i_1__14_n_11\,
      O(3) => \counter_reg[16]_i_1__14_n_12\,
      O(2) => \counter_reg[16]_i_1__14_n_13\,
      O(1) => \counter_reg[16]_i_1__14_n_14\,
      O(0) => \counter_reg[16]_i_1__14_n_15\,
      S(7 downto 0) => counter_reg(23 downto 16)
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__14_n_14\,
      Q => counter_reg(17),
      R => \counter[0]_i_1__14_n_0\
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__14_n_13\,
      Q => counter_reg(18),
      R => \counter[0]_i_1__14_n_0\
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__14_n_12\,
      Q => counter_reg(19),
      R => \counter[0]_i_1__14_n_0\
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__14_n_14\,
      Q => counter_reg(1),
      R => \counter[0]_i_1__14_n_0\
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__14_n_11\,
      Q => counter_reg(20),
      R => \counter[0]_i_1__14_n_0\
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__14_n_10\,
      Q => counter_reg(21),
      R => \counter[0]_i_1__14_n_0\
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__14_n_9\,
      Q => counter_reg(22),
      R => \counter[0]_i_1__14_n_0\
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__14_n_8\,
      Q => counter_reg(23),
      R => \counter[0]_i_1__14_n_0\
    );
\counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__14_n_15\,
      Q => counter_reg(24),
      R => \counter[0]_i_1__14_n_0\
    );
\counter_reg[24]_i_1__14\: unisim.vcomponents.CARRY8
     port map (
      CI => \counter_reg[16]_i_1__14_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_counter_reg[24]_i_1__14_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \counter_reg[24]_i_1__14_n_5\,
      CO(1) => \counter_reg[24]_i_1__14_n_6\,
      CO(0) => \counter_reg[24]_i_1__14_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 4) => \NLW_counter_reg[24]_i_1__14_O_UNCONNECTED\(7 downto 4),
      O(3) => \counter_reg[24]_i_1__14_n_12\,
      O(2) => \counter_reg[24]_i_1__14_n_13\,
      O(1) => \counter_reg[24]_i_1__14_n_14\,
      O(0) => \counter_reg[24]_i_1__14_n_15\,
      S(7 downto 4) => B"0000",
      S(3 downto 0) => counter_reg(27 downto 24)
    );
\counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__14_n_14\,
      Q => counter_reg(25),
      R => \counter[0]_i_1__14_n_0\
    );
\counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__14_n_13\,
      Q => counter_reg(26),
      R => \counter[0]_i_1__14_n_0\
    );
\counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__14_n_12\,
      Q => counter_reg(27),
      R => \counter[0]_i_1__14_n_0\
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__14_n_13\,
      Q => counter_reg(2),
      R => \counter[0]_i_1__14_n_0\
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__14_n_12\,
      Q => counter_reg(3),
      R => \counter[0]_i_1__14_n_0\
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__14_n_11\,
      Q => counter_reg(4),
      R => \counter[0]_i_1__14_n_0\
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__14_n_10\,
      Q => counter_reg(5),
      R => \counter[0]_i_1__14_n_0\
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__14_n_9\,
      Q => counter_reg(6),
      R => \counter[0]_i_1__14_n_0\
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__14_n_8\,
      Q => counter_reg(7),
      R => \counter[0]_i_1__14_n_0\
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__14_n_15\,
      Q => counter_reg(8),
      R => \counter[0]_i_1__14_n_0\
    );
\counter_reg[8]_i_1__14\: unisim.vcomponents.CARRY8
     port map (
      CI => \counter_reg[0]_i_2__14_n_0\,
      CI_TOP => '0',
      CO(7) => \counter_reg[8]_i_1__14_n_0\,
      CO(6) => \counter_reg[8]_i_1__14_n_1\,
      CO(5) => \counter_reg[8]_i_1__14_n_2\,
      CO(4) => \counter_reg[8]_i_1__14_n_3\,
      CO(3) => \counter_reg[8]_i_1__14_n_4\,
      CO(2) => \counter_reg[8]_i_1__14_n_5\,
      CO(1) => \counter_reg[8]_i_1__14_n_6\,
      CO(0) => \counter_reg[8]_i_1__14_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \counter_reg[8]_i_1__14_n_8\,
      O(6) => \counter_reg[8]_i_1__14_n_9\,
      O(5) => \counter_reg[8]_i_1__14_n_10\,
      O(4) => \counter_reg[8]_i_1__14_n_11\,
      O(3) => \counter_reg[8]_i_1__14_n_12\,
      O(2) => \counter_reg[8]_i_1__14_n_13\,
      O(1) => \counter_reg[8]_i_1__14_n_14\,
      O(0) => \counter_reg[8]_i_1__14_n_15\,
      S(7 downto 0) => counter_reg(15 downto 8)
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__14_n_14\,
      Q => counter_reg(9),
      R => \counter[0]_i_1__14_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cable_delay_tester_rhs_256_0_0_clock_divider_15 is
  port (
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter[0]_i_3__13_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cable_delay_tester_rhs_256_0_0_clock_divider_15 : entity is "clock_divider";
end cable_delay_tester_rhs_256_0_0_clock_divider_15;

architecture STRUCTURE of cable_delay_tester_rhs_256_0_0_clock_divider_15 is
  signal BUFGCE_inst_n_0 : STD_LOGIC;
  signal clock_out_pre_buff : STD_LOGIC;
  signal \clock_out_pre_buff_i_1__13_n_0\ : STD_LOGIC;
  signal \counter[0]_i_10__13_n_0\ : STD_LOGIC;
  signal \counter[0]_i_11__12_n_0\ : STD_LOGIC;
  signal \counter[0]_i_1__13_n_0\ : STD_LOGIC;
  signal \counter[0]_i_3__13_n_0\ : STD_LOGIC;
  signal \counter[0]_i_4__13_n_0\ : STD_LOGIC;
  signal \counter[0]_i_5__13_n_0\ : STD_LOGIC;
  signal \counter[0]_i_6__13_n_0\ : STD_LOGIC;
  signal \counter[0]_i_7__13_n_0\ : STD_LOGIC;
  signal \counter[0]_i_8__13_n_0\ : STD_LOGIC;
  signal \counter[0]_i_9__13_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \counter_reg[0]_i_2__13_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__13_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__13_n_10\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__13_n_11\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__13_n_12\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__13_n_13\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__13_n_14\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__13_n_15\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__13_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__13_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__13_n_4\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__13_n_5\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__13_n_6\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__13_n_7\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__13_n_8\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__13_n_9\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__13_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__13_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__13_n_10\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__13_n_11\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__13_n_12\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__13_n_13\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__13_n_14\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__13_n_15\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__13_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__13_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__13_n_4\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__13_n_5\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__13_n_6\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__13_n_7\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__13_n_8\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__13_n_9\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__13_n_12\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__13_n_13\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__13_n_14\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__13_n_15\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__13_n_5\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__13_n_6\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__13_n_7\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__13_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__13_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__13_n_10\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__13_n_11\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__13_n_12\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__13_n_13\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__13_n_14\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__13_n_15\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__13_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__13_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__13_n_4\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__13_n_5\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__13_n_6\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__13_n_7\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__13_n_8\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__13_n_9\ : STD_LOGIC;
  signal \NLW_counter_reg[24]_i_1__13_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_counter_reg[24]_i_1__13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of BUFGCE_inst : label is "PRIMITIVE";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \counter_reg[0]_i_2__13\ : label is 16;
  attribute ADDER_THRESHOLD of \counter_reg[16]_i_1__13\ : label is 16;
  attribute ADDER_THRESHOLD of \counter_reg[24]_i_1__13\ : label is 16;
  attribute ADDER_THRESHOLD of \counter_reg[8]_i_1__13\ : label is 16;
begin
BUFGCE_inst: unisim.vcomponents.BUFGCE
    generic map(
      CE_TYPE => "SYNC",
      IS_CE_INVERTED => '0',
      IS_I_INVERTED => '0',
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => '1',
      I => clock_out_pre_buff,
      O => BUFGCE_inst_n_0
    );
\clock_out_pre_buff_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \counter[0]_i_3__13_n_0\,
      I1 => counter_reg(2),
      I2 => \counter[0]_i_4__13_n_0\,
      I3 => \counter[0]_i_5__13_n_0\,
      O => \clock_out_pre_buff_i_1__13_n_0\
    );
clock_out_pre_buff_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \clock_out_pre_buff_i_1__13_n_0\,
      Q => clock_out_pre_buff,
      R => '0'
    );
\counter[0]_i_10__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(23),
      I1 => counter_reg(27),
      I2 => counter_reg(16),
      I3 => counter_reg(24),
      O => \counter[0]_i_10__13_n_0\
    );
\counter[0]_i_11__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(13),
      I1 => counter_reg(22),
      I2 => counter_reg(10),
      I3 => counter_reg(26),
      O => \counter[0]_i_11__12_n_0\
    );
\counter[0]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFDDDDDDD"
    )
        port map (
      I0 => \counter[0]_i_3__13_n_0\,
      I1 => \counter[0]_i_4__13_n_0\,
      I2 => counter_reg(2),
      I3 => counter_reg(1),
      I4 => counter_reg(0),
      I5 => \counter[0]_i_5__13_n_0\,
      O => \counter[0]_i_1__13_n_0\
    );
\counter[0]_i_3__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \counter[0]_i_7__13_n_0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => \counter[0]_i_8__13_n_0\,
      I5 => \counter[0]_i_9__13_n_0\,
      O => \counter[0]_i_3__13_n_0\
    );
\counter[0]_i_4__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(3),
      I1 => counter_reg(20),
      I2 => counter_reg(12),
      I3 => counter_reg(15),
      O => \counter[0]_i_4__13_n_0\
    );
\counter[0]_i_5__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(19),
      I1 => counter_reg(8),
      I2 => counter_reg(11),
      I3 => \counter[0]_i_10__13_n_0\,
      O => \counter[0]_i_5__13_n_0\
    );
\counter[0]_i_6__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(0),
      O => \counter[0]_i_6__13_n_0\
    );
\counter[0]_i_7__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => counter_reg(21),
      I1 => counter_reg(18),
      I2 => counter_reg(17),
      I3 => counter_reg(6),
      I4 => \counter[0]_i_11__12_n_0\,
      O => \counter[0]_i_7__13_n_0\
    );
\counter[0]_i_8__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => counter_reg(4),
      I1 => counter_reg(25),
      I2 => counter_reg(9),
      I3 => counter_reg(5),
      I4 => counter_reg(14),
      I5 => counter_reg(7),
      O => \counter[0]_i_8__13_n_0\
    );
\counter[0]_i_9__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \counter[0]_i_3__13_0\(3),
      I1 => \counter[0]_i_3__13_0\(0),
      I2 => \counter[0]_i_3__13_0\(2),
      I3 => \counter[0]_i_3__13_0\(1),
      O => \counter[0]_i_9__13_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__13_n_15\,
      Q => counter_reg(0),
      R => \counter[0]_i_1__13_n_0\
    );
\counter_reg[0]_i_2__13\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \counter_reg[0]_i_2__13_n_0\,
      CO(6) => \counter_reg[0]_i_2__13_n_1\,
      CO(5) => \counter_reg[0]_i_2__13_n_2\,
      CO(4) => \counter_reg[0]_i_2__13_n_3\,
      CO(3) => \counter_reg[0]_i_2__13_n_4\,
      CO(2) => \counter_reg[0]_i_2__13_n_5\,
      CO(1) => \counter_reg[0]_i_2__13_n_6\,
      CO(0) => \counter_reg[0]_i_2__13_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \counter_reg[0]_i_2__13_n_8\,
      O(6) => \counter_reg[0]_i_2__13_n_9\,
      O(5) => \counter_reg[0]_i_2__13_n_10\,
      O(4) => \counter_reg[0]_i_2__13_n_11\,
      O(3) => \counter_reg[0]_i_2__13_n_12\,
      O(2) => \counter_reg[0]_i_2__13_n_13\,
      O(1) => \counter_reg[0]_i_2__13_n_14\,
      O(0) => \counter_reg[0]_i_2__13_n_15\,
      S(7 downto 1) => counter_reg(7 downto 1),
      S(0) => \counter[0]_i_6__13_n_0\
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__13_n_13\,
      Q => counter_reg(10),
      R => \counter[0]_i_1__13_n_0\
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__13_n_12\,
      Q => counter_reg(11),
      R => \counter[0]_i_1__13_n_0\
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__13_n_11\,
      Q => counter_reg(12),
      R => \counter[0]_i_1__13_n_0\
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__13_n_10\,
      Q => counter_reg(13),
      R => \counter[0]_i_1__13_n_0\
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__13_n_9\,
      Q => counter_reg(14),
      R => \counter[0]_i_1__13_n_0\
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__13_n_8\,
      Q => counter_reg(15),
      R => \counter[0]_i_1__13_n_0\
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__13_n_15\,
      Q => counter_reg(16),
      R => \counter[0]_i_1__13_n_0\
    );
\counter_reg[16]_i_1__13\: unisim.vcomponents.CARRY8
     port map (
      CI => \counter_reg[8]_i_1__13_n_0\,
      CI_TOP => '0',
      CO(7) => \counter_reg[16]_i_1__13_n_0\,
      CO(6) => \counter_reg[16]_i_1__13_n_1\,
      CO(5) => \counter_reg[16]_i_1__13_n_2\,
      CO(4) => \counter_reg[16]_i_1__13_n_3\,
      CO(3) => \counter_reg[16]_i_1__13_n_4\,
      CO(2) => \counter_reg[16]_i_1__13_n_5\,
      CO(1) => \counter_reg[16]_i_1__13_n_6\,
      CO(0) => \counter_reg[16]_i_1__13_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \counter_reg[16]_i_1__13_n_8\,
      O(6) => \counter_reg[16]_i_1__13_n_9\,
      O(5) => \counter_reg[16]_i_1__13_n_10\,
      O(4) => \counter_reg[16]_i_1__13_n_11\,
      O(3) => \counter_reg[16]_i_1__13_n_12\,
      O(2) => \counter_reg[16]_i_1__13_n_13\,
      O(1) => \counter_reg[16]_i_1__13_n_14\,
      O(0) => \counter_reg[16]_i_1__13_n_15\,
      S(7 downto 0) => counter_reg(23 downto 16)
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__13_n_14\,
      Q => counter_reg(17),
      R => \counter[0]_i_1__13_n_0\
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__13_n_13\,
      Q => counter_reg(18),
      R => \counter[0]_i_1__13_n_0\
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__13_n_12\,
      Q => counter_reg(19),
      R => \counter[0]_i_1__13_n_0\
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__13_n_14\,
      Q => counter_reg(1),
      R => \counter[0]_i_1__13_n_0\
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__13_n_11\,
      Q => counter_reg(20),
      R => \counter[0]_i_1__13_n_0\
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__13_n_10\,
      Q => counter_reg(21),
      R => \counter[0]_i_1__13_n_0\
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__13_n_9\,
      Q => counter_reg(22),
      R => \counter[0]_i_1__13_n_0\
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__13_n_8\,
      Q => counter_reg(23),
      R => \counter[0]_i_1__13_n_0\
    );
\counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__13_n_15\,
      Q => counter_reg(24),
      R => \counter[0]_i_1__13_n_0\
    );
\counter_reg[24]_i_1__13\: unisim.vcomponents.CARRY8
     port map (
      CI => \counter_reg[16]_i_1__13_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_counter_reg[24]_i_1__13_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \counter_reg[24]_i_1__13_n_5\,
      CO(1) => \counter_reg[24]_i_1__13_n_6\,
      CO(0) => \counter_reg[24]_i_1__13_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 4) => \NLW_counter_reg[24]_i_1__13_O_UNCONNECTED\(7 downto 4),
      O(3) => \counter_reg[24]_i_1__13_n_12\,
      O(2) => \counter_reg[24]_i_1__13_n_13\,
      O(1) => \counter_reg[24]_i_1__13_n_14\,
      O(0) => \counter_reg[24]_i_1__13_n_15\,
      S(7 downto 4) => B"0000",
      S(3 downto 0) => counter_reg(27 downto 24)
    );
\counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__13_n_14\,
      Q => counter_reg(25),
      R => \counter[0]_i_1__13_n_0\
    );
\counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__13_n_13\,
      Q => counter_reg(26),
      R => \counter[0]_i_1__13_n_0\
    );
\counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__13_n_12\,
      Q => counter_reg(27),
      R => \counter[0]_i_1__13_n_0\
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__13_n_13\,
      Q => counter_reg(2),
      R => \counter[0]_i_1__13_n_0\
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__13_n_12\,
      Q => counter_reg(3),
      R => \counter[0]_i_1__13_n_0\
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__13_n_11\,
      Q => counter_reg(4),
      R => \counter[0]_i_1__13_n_0\
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__13_n_10\,
      Q => counter_reg(5),
      R => \counter[0]_i_1__13_n_0\
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__13_n_9\,
      Q => counter_reg(6),
      R => \counter[0]_i_1__13_n_0\
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__13_n_8\,
      Q => counter_reg(7),
      R => \counter[0]_i_1__13_n_0\
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__13_n_15\,
      Q => counter_reg(8),
      R => \counter[0]_i_1__13_n_0\
    );
\counter_reg[8]_i_1__13\: unisim.vcomponents.CARRY8
     port map (
      CI => \counter_reg[0]_i_2__13_n_0\,
      CI_TOP => '0',
      CO(7) => \counter_reg[8]_i_1__13_n_0\,
      CO(6) => \counter_reg[8]_i_1__13_n_1\,
      CO(5) => \counter_reg[8]_i_1__13_n_2\,
      CO(4) => \counter_reg[8]_i_1__13_n_3\,
      CO(3) => \counter_reg[8]_i_1__13_n_4\,
      CO(2) => \counter_reg[8]_i_1__13_n_5\,
      CO(1) => \counter_reg[8]_i_1__13_n_6\,
      CO(0) => \counter_reg[8]_i_1__13_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \counter_reg[8]_i_1__13_n_8\,
      O(6) => \counter_reg[8]_i_1__13_n_9\,
      O(5) => \counter_reg[8]_i_1__13_n_10\,
      O(4) => \counter_reg[8]_i_1__13_n_11\,
      O(3) => \counter_reg[8]_i_1__13_n_12\,
      O(2) => \counter_reg[8]_i_1__13_n_13\,
      O(1) => \counter_reg[8]_i_1__13_n_14\,
      O(0) => \counter_reg[8]_i_1__13_n_15\,
      S(7 downto 0) => counter_reg(15 downto 8)
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__13_n_14\,
      Q => counter_reg(9),
      R => \counter[0]_i_1__13_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cable_delay_tester_rhs_256_0_0_clock_divider_16 is
  port (
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter[0]_i_3__12_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cable_delay_tester_rhs_256_0_0_clock_divider_16 : entity is "clock_divider";
end cable_delay_tester_rhs_256_0_0_clock_divider_16;

architecture STRUCTURE of cable_delay_tester_rhs_256_0_0_clock_divider_16 is
  signal BUFGCE_inst_n_0 : STD_LOGIC;
  signal clock_out_pre_buff : STD_LOGIC;
  signal \clock_out_pre_buff_i_1__12_n_0\ : STD_LOGIC;
  signal \counter[0]_i_10__12_n_0\ : STD_LOGIC;
  signal \counter[0]_i_11__11_n_0\ : STD_LOGIC;
  signal \counter[0]_i_1__12_n_0\ : STD_LOGIC;
  signal \counter[0]_i_3__12_n_0\ : STD_LOGIC;
  signal \counter[0]_i_4__12_n_0\ : STD_LOGIC;
  signal \counter[0]_i_5__12_n_0\ : STD_LOGIC;
  signal \counter[0]_i_6__12_n_0\ : STD_LOGIC;
  signal \counter[0]_i_7__12_n_0\ : STD_LOGIC;
  signal \counter[0]_i_8__12_n_0\ : STD_LOGIC;
  signal \counter[0]_i_9__12_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \counter_reg[0]_i_2__12_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__12_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__12_n_10\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__12_n_11\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__12_n_12\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__12_n_13\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__12_n_14\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__12_n_15\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__12_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__12_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__12_n_4\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__12_n_5\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__12_n_6\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__12_n_7\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__12_n_8\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__12_n_9\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__12_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__12_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__12_n_10\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__12_n_11\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__12_n_12\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__12_n_13\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__12_n_14\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__12_n_15\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__12_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__12_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__12_n_4\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__12_n_5\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__12_n_6\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__12_n_7\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__12_n_8\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__12_n_9\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__12_n_12\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__12_n_13\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__12_n_14\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__12_n_15\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__12_n_5\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__12_n_6\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__12_n_7\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__12_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__12_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__12_n_10\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__12_n_11\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__12_n_12\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__12_n_13\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__12_n_14\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__12_n_15\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__12_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__12_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__12_n_4\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__12_n_5\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__12_n_6\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__12_n_7\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__12_n_8\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__12_n_9\ : STD_LOGIC;
  signal \NLW_counter_reg[24]_i_1__12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_counter_reg[24]_i_1__12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of BUFGCE_inst : label is "PRIMITIVE";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \counter_reg[0]_i_2__12\ : label is 16;
  attribute ADDER_THRESHOLD of \counter_reg[16]_i_1__12\ : label is 16;
  attribute ADDER_THRESHOLD of \counter_reg[24]_i_1__12\ : label is 16;
  attribute ADDER_THRESHOLD of \counter_reg[8]_i_1__12\ : label is 16;
begin
BUFGCE_inst: unisim.vcomponents.BUFGCE
    generic map(
      CE_TYPE => "SYNC",
      IS_CE_INVERTED => '0',
      IS_I_INVERTED => '0',
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => '1',
      I => clock_out_pre_buff,
      O => BUFGCE_inst_n_0
    );
\clock_out_pre_buff_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \counter[0]_i_3__12_n_0\,
      I1 => counter_reg(2),
      I2 => \counter[0]_i_4__12_n_0\,
      I3 => \counter[0]_i_5__12_n_0\,
      O => \clock_out_pre_buff_i_1__12_n_0\
    );
clock_out_pre_buff_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \clock_out_pre_buff_i_1__12_n_0\,
      Q => clock_out_pre_buff,
      R => '0'
    );
\counter[0]_i_10__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(23),
      I1 => counter_reg(27),
      I2 => counter_reg(16),
      I3 => counter_reg(24),
      O => \counter[0]_i_10__12_n_0\
    );
\counter[0]_i_11__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(13),
      I1 => counter_reg(22),
      I2 => counter_reg(10),
      I3 => counter_reg(26),
      O => \counter[0]_i_11__11_n_0\
    );
\counter[0]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFDDDDDDD"
    )
        port map (
      I0 => \counter[0]_i_3__12_n_0\,
      I1 => \counter[0]_i_4__12_n_0\,
      I2 => counter_reg(2),
      I3 => counter_reg(1),
      I4 => counter_reg(0),
      I5 => \counter[0]_i_5__12_n_0\,
      O => \counter[0]_i_1__12_n_0\
    );
\counter[0]_i_3__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \counter[0]_i_7__12_n_0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => \counter[0]_i_8__12_n_0\,
      I5 => \counter[0]_i_9__12_n_0\,
      O => \counter[0]_i_3__12_n_0\
    );
\counter[0]_i_4__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(3),
      I1 => counter_reg(20),
      I2 => counter_reg(12),
      I3 => counter_reg(15),
      O => \counter[0]_i_4__12_n_0\
    );
\counter[0]_i_5__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(19),
      I1 => counter_reg(8),
      I2 => counter_reg(11),
      I3 => \counter[0]_i_10__12_n_0\,
      O => \counter[0]_i_5__12_n_0\
    );
\counter[0]_i_6__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(0),
      O => \counter[0]_i_6__12_n_0\
    );
\counter[0]_i_7__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => counter_reg(21),
      I1 => counter_reg(18),
      I2 => counter_reg(17),
      I3 => counter_reg(6),
      I4 => \counter[0]_i_11__11_n_0\,
      O => \counter[0]_i_7__12_n_0\
    );
\counter[0]_i_8__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => counter_reg(4),
      I1 => counter_reg(25),
      I2 => counter_reg(9),
      I3 => counter_reg(5),
      I4 => counter_reg(14),
      I5 => counter_reg(7),
      O => \counter[0]_i_8__12_n_0\
    );
\counter[0]_i_9__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \counter[0]_i_3__12_0\(3),
      I1 => \counter[0]_i_3__12_0\(0),
      I2 => \counter[0]_i_3__12_0\(2),
      I3 => \counter[0]_i_3__12_0\(1),
      O => \counter[0]_i_9__12_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__12_n_15\,
      Q => counter_reg(0),
      R => \counter[0]_i_1__12_n_0\
    );
\counter_reg[0]_i_2__12\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \counter_reg[0]_i_2__12_n_0\,
      CO(6) => \counter_reg[0]_i_2__12_n_1\,
      CO(5) => \counter_reg[0]_i_2__12_n_2\,
      CO(4) => \counter_reg[0]_i_2__12_n_3\,
      CO(3) => \counter_reg[0]_i_2__12_n_4\,
      CO(2) => \counter_reg[0]_i_2__12_n_5\,
      CO(1) => \counter_reg[0]_i_2__12_n_6\,
      CO(0) => \counter_reg[0]_i_2__12_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \counter_reg[0]_i_2__12_n_8\,
      O(6) => \counter_reg[0]_i_2__12_n_9\,
      O(5) => \counter_reg[0]_i_2__12_n_10\,
      O(4) => \counter_reg[0]_i_2__12_n_11\,
      O(3) => \counter_reg[0]_i_2__12_n_12\,
      O(2) => \counter_reg[0]_i_2__12_n_13\,
      O(1) => \counter_reg[0]_i_2__12_n_14\,
      O(0) => \counter_reg[0]_i_2__12_n_15\,
      S(7 downto 1) => counter_reg(7 downto 1),
      S(0) => \counter[0]_i_6__12_n_0\
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__12_n_13\,
      Q => counter_reg(10),
      R => \counter[0]_i_1__12_n_0\
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__12_n_12\,
      Q => counter_reg(11),
      R => \counter[0]_i_1__12_n_0\
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__12_n_11\,
      Q => counter_reg(12),
      R => \counter[0]_i_1__12_n_0\
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__12_n_10\,
      Q => counter_reg(13),
      R => \counter[0]_i_1__12_n_0\
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__12_n_9\,
      Q => counter_reg(14),
      R => \counter[0]_i_1__12_n_0\
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__12_n_8\,
      Q => counter_reg(15),
      R => \counter[0]_i_1__12_n_0\
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__12_n_15\,
      Q => counter_reg(16),
      R => \counter[0]_i_1__12_n_0\
    );
\counter_reg[16]_i_1__12\: unisim.vcomponents.CARRY8
     port map (
      CI => \counter_reg[8]_i_1__12_n_0\,
      CI_TOP => '0',
      CO(7) => \counter_reg[16]_i_1__12_n_0\,
      CO(6) => \counter_reg[16]_i_1__12_n_1\,
      CO(5) => \counter_reg[16]_i_1__12_n_2\,
      CO(4) => \counter_reg[16]_i_1__12_n_3\,
      CO(3) => \counter_reg[16]_i_1__12_n_4\,
      CO(2) => \counter_reg[16]_i_1__12_n_5\,
      CO(1) => \counter_reg[16]_i_1__12_n_6\,
      CO(0) => \counter_reg[16]_i_1__12_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \counter_reg[16]_i_1__12_n_8\,
      O(6) => \counter_reg[16]_i_1__12_n_9\,
      O(5) => \counter_reg[16]_i_1__12_n_10\,
      O(4) => \counter_reg[16]_i_1__12_n_11\,
      O(3) => \counter_reg[16]_i_1__12_n_12\,
      O(2) => \counter_reg[16]_i_1__12_n_13\,
      O(1) => \counter_reg[16]_i_1__12_n_14\,
      O(0) => \counter_reg[16]_i_1__12_n_15\,
      S(7 downto 0) => counter_reg(23 downto 16)
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__12_n_14\,
      Q => counter_reg(17),
      R => \counter[0]_i_1__12_n_0\
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__12_n_13\,
      Q => counter_reg(18),
      R => \counter[0]_i_1__12_n_0\
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__12_n_12\,
      Q => counter_reg(19),
      R => \counter[0]_i_1__12_n_0\
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__12_n_14\,
      Q => counter_reg(1),
      R => \counter[0]_i_1__12_n_0\
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__12_n_11\,
      Q => counter_reg(20),
      R => \counter[0]_i_1__12_n_0\
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__12_n_10\,
      Q => counter_reg(21),
      R => \counter[0]_i_1__12_n_0\
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__12_n_9\,
      Q => counter_reg(22),
      R => \counter[0]_i_1__12_n_0\
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__12_n_8\,
      Q => counter_reg(23),
      R => \counter[0]_i_1__12_n_0\
    );
\counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__12_n_15\,
      Q => counter_reg(24),
      R => \counter[0]_i_1__12_n_0\
    );
\counter_reg[24]_i_1__12\: unisim.vcomponents.CARRY8
     port map (
      CI => \counter_reg[16]_i_1__12_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_counter_reg[24]_i_1__12_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \counter_reg[24]_i_1__12_n_5\,
      CO(1) => \counter_reg[24]_i_1__12_n_6\,
      CO(0) => \counter_reg[24]_i_1__12_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 4) => \NLW_counter_reg[24]_i_1__12_O_UNCONNECTED\(7 downto 4),
      O(3) => \counter_reg[24]_i_1__12_n_12\,
      O(2) => \counter_reg[24]_i_1__12_n_13\,
      O(1) => \counter_reg[24]_i_1__12_n_14\,
      O(0) => \counter_reg[24]_i_1__12_n_15\,
      S(7 downto 4) => B"0000",
      S(3 downto 0) => counter_reg(27 downto 24)
    );
\counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__12_n_14\,
      Q => counter_reg(25),
      R => \counter[0]_i_1__12_n_0\
    );
\counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__12_n_13\,
      Q => counter_reg(26),
      R => \counter[0]_i_1__12_n_0\
    );
\counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__12_n_12\,
      Q => counter_reg(27),
      R => \counter[0]_i_1__12_n_0\
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__12_n_13\,
      Q => counter_reg(2),
      R => \counter[0]_i_1__12_n_0\
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__12_n_12\,
      Q => counter_reg(3),
      R => \counter[0]_i_1__12_n_0\
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__12_n_11\,
      Q => counter_reg(4),
      R => \counter[0]_i_1__12_n_0\
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__12_n_10\,
      Q => counter_reg(5),
      R => \counter[0]_i_1__12_n_0\
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__12_n_9\,
      Q => counter_reg(6),
      R => \counter[0]_i_1__12_n_0\
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__12_n_8\,
      Q => counter_reg(7),
      R => \counter[0]_i_1__12_n_0\
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__12_n_15\,
      Q => counter_reg(8),
      R => \counter[0]_i_1__12_n_0\
    );
\counter_reg[8]_i_1__12\: unisim.vcomponents.CARRY8
     port map (
      CI => \counter_reg[0]_i_2__12_n_0\,
      CI_TOP => '0',
      CO(7) => \counter_reg[8]_i_1__12_n_0\,
      CO(6) => \counter_reg[8]_i_1__12_n_1\,
      CO(5) => \counter_reg[8]_i_1__12_n_2\,
      CO(4) => \counter_reg[8]_i_1__12_n_3\,
      CO(3) => \counter_reg[8]_i_1__12_n_4\,
      CO(2) => \counter_reg[8]_i_1__12_n_5\,
      CO(1) => \counter_reg[8]_i_1__12_n_6\,
      CO(0) => \counter_reg[8]_i_1__12_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \counter_reg[8]_i_1__12_n_8\,
      O(6) => \counter_reg[8]_i_1__12_n_9\,
      O(5) => \counter_reg[8]_i_1__12_n_10\,
      O(4) => \counter_reg[8]_i_1__12_n_11\,
      O(3) => \counter_reg[8]_i_1__12_n_12\,
      O(2) => \counter_reg[8]_i_1__12_n_13\,
      O(1) => \counter_reg[8]_i_1__12_n_14\,
      O(0) => \counter_reg[8]_i_1__12_n_15\,
      S(7 downto 0) => counter_reg(15 downto 8)
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__12_n_14\,
      Q => counter_reg(9),
      R => \counter[0]_i_1__12_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cable_delay_tester_rhs_256_0_0_clock_divider_17 is
  port (
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter[0]_i_3__11_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cable_delay_tester_rhs_256_0_0_clock_divider_17 : entity is "clock_divider";
end cable_delay_tester_rhs_256_0_0_clock_divider_17;

architecture STRUCTURE of cable_delay_tester_rhs_256_0_0_clock_divider_17 is
  signal BUFGCE_inst_n_0 : STD_LOGIC;
  signal clock_out_pre_buff : STD_LOGIC;
  signal \clock_out_pre_buff_i_1__11_n_0\ : STD_LOGIC;
  signal \counter[0]_i_10__11_n_0\ : STD_LOGIC;
  signal \counter[0]_i_11__10_n_0\ : STD_LOGIC;
  signal \counter[0]_i_1__11_n_0\ : STD_LOGIC;
  signal \counter[0]_i_3__11_n_0\ : STD_LOGIC;
  signal \counter[0]_i_4__11_n_0\ : STD_LOGIC;
  signal \counter[0]_i_5__11_n_0\ : STD_LOGIC;
  signal \counter[0]_i_6__11_n_0\ : STD_LOGIC;
  signal \counter[0]_i_7__11_n_0\ : STD_LOGIC;
  signal \counter[0]_i_8__11_n_0\ : STD_LOGIC;
  signal \counter[0]_i_9__11_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \counter_reg[0]_i_2__11_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__11_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__11_n_10\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__11_n_11\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__11_n_12\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__11_n_13\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__11_n_14\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__11_n_15\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__11_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__11_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__11_n_4\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__11_n_5\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__11_n_6\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__11_n_7\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__11_n_8\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__11_n_9\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__11_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__11_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__11_n_10\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__11_n_11\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__11_n_12\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__11_n_13\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__11_n_14\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__11_n_15\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__11_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__11_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__11_n_4\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__11_n_5\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__11_n_6\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__11_n_7\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__11_n_8\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__11_n_9\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__11_n_12\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__11_n_13\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__11_n_14\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__11_n_15\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__11_n_5\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__11_n_6\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__11_n_7\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__11_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__11_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__11_n_10\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__11_n_11\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__11_n_12\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__11_n_13\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__11_n_14\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__11_n_15\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__11_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__11_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__11_n_4\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__11_n_5\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__11_n_6\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__11_n_7\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__11_n_8\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__11_n_9\ : STD_LOGIC;
  signal \NLW_counter_reg[24]_i_1__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_counter_reg[24]_i_1__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of BUFGCE_inst : label is "PRIMITIVE";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \counter_reg[0]_i_2__11\ : label is 16;
  attribute ADDER_THRESHOLD of \counter_reg[16]_i_1__11\ : label is 16;
  attribute ADDER_THRESHOLD of \counter_reg[24]_i_1__11\ : label is 16;
  attribute ADDER_THRESHOLD of \counter_reg[8]_i_1__11\ : label is 16;
begin
BUFGCE_inst: unisim.vcomponents.BUFGCE
    generic map(
      CE_TYPE => "SYNC",
      IS_CE_INVERTED => '0',
      IS_I_INVERTED => '0',
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => '1',
      I => clock_out_pre_buff,
      O => BUFGCE_inst_n_0
    );
\clock_out_pre_buff_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \counter[0]_i_3__11_n_0\,
      I1 => counter_reg(2),
      I2 => \counter[0]_i_4__11_n_0\,
      I3 => \counter[0]_i_5__11_n_0\,
      O => \clock_out_pre_buff_i_1__11_n_0\
    );
clock_out_pre_buff_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \clock_out_pre_buff_i_1__11_n_0\,
      Q => clock_out_pre_buff,
      R => '0'
    );
\counter[0]_i_10__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(23),
      I1 => counter_reg(27),
      I2 => counter_reg(16),
      I3 => counter_reg(24),
      O => \counter[0]_i_10__11_n_0\
    );
\counter[0]_i_11__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(13),
      I1 => counter_reg(22),
      I2 => counter_reg(10),
      I3 => counter_reg(26),
      O => \counter[0]_i_11__10_n_0\
    );
\counter[0]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFDDDDDDD"
    )
        port map (
      I0 => \counter[0]_i_3__11_n_0\,
      I1 => \counter[0]_i_4__11_n_0\,
      I2 => counter_reg(2),
      I3 => counter_reg(1),
      I4 => counter_reg(0),
      I5 => \counter[0]_i_5__11_n_0\,
      O => \counter[0]_i_1__11_n_0\
    );
\counter[0]_i_3__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \counter[0]_i_7__11_n_0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => \counter[0]_i_8__11_n_0\,
      I5 => \counter[0]_i_9__11_n_0\,
      O => \counter[0]_i_3__11_n_0\
    );
\counter[0]_i_4__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(3),
      I1 => counter_reg(20),
      I2 => counter_reg(12),
      I3 => counter_reg(15),
      O => \counter[0]_i_4__11_n_0\
    );
\counter[0]_i_5__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(19),
      I1 => counter_reg(8),
      I2 => counter_reg(11),
      I3 => \counter[0]_i_10__11_n_0\,
      O => \counter[0]_i_5__11_n_0\
    );
\counter[0]_i_6__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(0),
      O => \counter[0]_i_6__11_n_0\
    );
\counter[0]_i_7__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => counter_reg(21),
      I1 => counter_reg(18),
      I2 => counter_reg(17),
      I3 => counter_reg(6),
      I4 => \counter[0]_i_11__10_n_0\,
      O => \counter[0]_i_7__11_n_0\
    );
\counter[0]_i_8__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => counter_reg(4),
      I1 => counter_reg(25),
      I2 => counter_reg(9),
      I3 => counter_reg(5),
      I4 => counter_reg(14),
      I5 => counter_reg(7),
      O => \counter[0]_i_8__11_n_0\
    );
\counter[0]_i_9__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \counter[0]_i_3__11_0\(3),
      I1 => \counter[0]_i_3__11_0\(0),
      I2 => \counter[0]_i_3__11_0\(2),
      I3 => \counter[0]_i_3__11_0\(1),
      O => \counter[0]_i_9__11_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__11_n_15\,
      Q => counter_reg(0),
      R => \counter[0]_i_1__11_n_0\
    );
\counter_reg[0]_i_2__11\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \counter_reg[0]_i_2__11_n_0\,
      CO(6) => \counter_reg[0]_i_2__11_n_1\,
      CO(5) => \counter_reg[0]_i_2__11_n_2\,
      CO(4) => \counter_reg[0]_i_2__11_n_3\,
      CO(3) => \counter_reg[0]_i_2__11_n_4\,
      CO(2) => \counter_reg[0]_i_2__11_n_5\,
      CO(1) => \counter_reg[0]_i_2__11_n_6\,
      CO(0) => \counter_reg[0]_i_2__11_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \counter_reg[0]_i_2__11_n_8\,
      O(6) => \counter_reg[0]_i_2__11_n_9\,
      O(5) => \counter_reg[0]_i_2__11_n_10\,
      O(4) => \counter_reg[0]_i_2__11_n_11\,
      O(3) => \counter_reg[0]_i_2__11_n_12\,
      O(2) => \counter_reg[0]_i_2__11_n_13\,
      O(1) => \counter_reg[0]_i_2__11_n_14\,
      O(0) => \counter_reg[0]_i_2__11_n_15\,
      S(7 downto 1) => counter_reg(7 downto 1),
      S(0) => \counter[0]_i_6__11_n_0\
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__11_n_13\,
      Q => counter_reg(10),
      R => \counter[0]_i_1__11_n_0\
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__11_n_12\,
      Q => counter_reg(11),
      R => \counter[0]_i_1__11_n_0\
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__11_n_11\,
      Q => counter_reg(12),
      R => \counter[0]_i_1__11_n_0\
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__11_n_10\,
      Q => counter_reg(13),
      R => \counter[0]_i_1__11_n_0\
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__11_n_9\,
      Q => counter_reg(14),
      R => \counter[0]_i_1__11_n_0\
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__11_n_8\,
      Q => counter_reg(15),
      R => \counter[0]_i_1__11_n_0\
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__11_n_15\,
      Q => counter_reg(16),
      R => \counter[0]_i_1__11_n_0\
    );
\counter_reg[16]_i_1__11\: unisim.vcomponents.CARRY8
     port map (
      CI => \counter_reg[8]_i_1__11_n_0\,
      CI_TOP => '0',
      CO(7) => \counter_reg[16]_i_1__11_n_0\,
      CO(6) => \counter_reg[16]_i_1__11_n_1\,
      CO(5) => \counter_reg[16]_i_1__11_n_2\,
      CO(4) => \counter_reg[16]_i_1__11_n_3\,
      CO(3) => \counter_reg[16]_i_1__11_n_4\,
      CO(2) => \counter_reg[16]_i_1__11_n_5\,
      CO(1) => \counter_reg[16]_i_1__11_n_6\,
      CO(0) => \counter_reg[16]_i_1__11_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \counter_reg[16]_i_1__11_n_8\,
      O(6) => \counter_reg[16]_i_1__11_n_9\,
      O(5) => \counter_reg[16]_i_1__11_n_10\,
      O(4) => \counter_reg[16]_i_1__11_n_11\,
      O(3) => \counter_reg[16]_i_1__11_n_12\,
      O(2) => \counter_reg[16]_i_1__11_n_13\,
      O(1) => \counter_reg[16]_i_1__11_n_14\,
      O(0) => \counter_reg[16]_i_1__11_n_15\,
      S(7 downto 0) => counter_reg(23 downto 16)
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__11_n_14\,
      Q => counter_reg(17),
      R => \counter[0]_i_1__11_n_0\
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__11_n_13\,
      Q => counter_reg(18),
      R => \counter[0]_i_1__11_n_0\
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__11_n_12\,
      Q => counter_reg(19),
      R => \counter[0]_i_1__11_n_0\
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__11_n_14\,
      Q => counter_reg(1),
      R => \counter[0]_i_1__11_n_0\
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__11_n_11\,
      Q => counter_reg(20),
      R => \counter[0]_i_1__11_n_0\
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__11_n_10\,
      Q => counter_reg(21),
      R => \counter[0]_i_1__11_n_0\
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__11_n_9\,
      Q => counter_reg(22),
      R => \counter[0]_i_1__11_n_0\
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__11_n_8\,
      Q => counter_reg(23),
      R => \counter[0]_i_1__11_n_0\
    );
\counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__11_n_15\,
      Q => counter_reg(24),
      R => \counter[0]_i_1__11_n_0\
    );
\counter_reg[24]_i_1__11\: unisim.vcomponents.CARRY8
     port map (
      CI => \counter_reg[16]_i_1__11_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_counter_reg[24]_i_1__11_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \counter_reg[24]_i_1__11_n_5\,
      CO(1) => \counter_reg[24]_i_1__11_n_6\,
      CO(0) => \counter_reg[24]_i_1__11_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 4) => \NLW_counter_reg[24]_i_1__11_O_UNCONNECTED\(7 downto 4),
      O(3) => \counter_reg[24]_i_1__11_n_12\,
      O(2) => \counter_reg[24]_i_1__11_n_13\,
      O(1) => \counter_reg[24]_i_1__11_n_14\,
      O(0) => \counter_reg[24]_i_1__11_n_15\,
      S(7 downto 4) => B"0000",
      S(3 downto 0) => counter_reg(27 downto 24)
    );
\counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__11_n_14\,
      Q => counter_reg(25),
      R => \counter[0]_i_1__11_n_0\
    );
\counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__11_n_13\,
      Q => counter_reg(26),
      R => \counter[0]_i_1__11_n_0\
    );
\counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__11_n_12\,
      Q => counter_reg(27),
      R => \counter[0]_i_1__11_n_0\
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__11_n_13\,
      Q => counter_reg(2),
      R => \counter[0]_i_1__11_n_0\
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__11_n_12\,
      Q => counter_reg(3),
      R => \counter[0]_i_1__11_n_0\
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__11_n_11\,
      Q => counter_reg(4),
      R => \counter[0]_i_1__11_n_0\
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__11_n_10\,
      Q => counter_reg(5),
      R => \counter[0]_i_1__11_n_0\
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__11_n_9\,
      Q => counter_reg(6),
      R => \counter[0]_i_1__11_n_0\
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__11_n_8\,
      Q => counter_reg(7),
      R => \counter[0]_i_1__11_n_0\
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__11_n_15\,
      Q => counter_reg(8),
      R => \counter[0]_i_1__11_n_0\
    );
\counter_reg[8]_i_1__11\: unisim.vcomponents.CARRY8
     port map (
      CI => \counter_reg[0]_i_2__11_n_0\,
      CI_TOP => '0',
      CO(7) => \counter_reg[8]_i_1__11_n_0\,
      CO(6) => \counter_reg[8]_i_1__11_n_1\,
      CO(5) => \counter_reg[8]_i_1__11_n_2\,
      CO(4) => \counter_reg[8]_i_1__11_n_3\,
      CO(3) => \counter_reg[8]_i_1__11_n_4\,
      CO(2) => \counter_reg[8]_i_1__11_n_5\,
      CO(1) => \counter_reg[8]_i_1__11_n_6\,
      CO(0) => \counter_reg[8]_i_1__11_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \counter_reg[8]_i_1__11_n_8\,
      O(6) => \counter_reg[8]_i_1__11_n_9\,
      O(5) => \counter_reg[8]_i_1__11_n_10\,
      O(4) => \counter_reg[8]_i_1__11_n_11\,
      O(3) => \counter_reg[8]_i_1__11_n_12\,
      O(2) => \counter_reg[8]_i_1__11_n_13\,
      O(1) => \counter_reg[8]_i_1__11_n_14\,
      O(0) => \counter_reg[8]_i_1__11_n_15\,
      S(7 downto 0) => counter_reg(15 downto 8)
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__11_n_14\,
      Q => counter_reg(9),
      R => \counter[0]_i_1__11_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cable_delay_tester_rhs_256_0_0_clock_divider_18 is
  port (
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter[0]_i_3__10_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cable_delay_tester_rhs_256_0_0_clock_divider_18 : entity is "clock_divider";
end cable_delay_tester_rhs_256_0_0_clock_divider_18;

architecture STRUCTURE of cable_delay_tester_rhs_256_0_0_clock_divider_18 is
  signal BUFGCE_inst_n_0 : STD_LOGIC;
  signal clock_out_pre_buff : STD_LOGIC;
  signal \clock_out_pre_buff_i_1__10_n_0\ : STD_LOGIC;
  signal \counter[0]_i_10__10_n_0\ : STD_LOGIC;
  signal \counter[0]_i_11__9_n_0\ : STD_LOGIC;
  signal \counter[0]_i_1__10_n_0\ : STD_LOGIC;
  signal \counter[0]_i_3__10_n_0\ : STD_LOGIC;
  signal \counter[0]_i_4__10_n_0\ : STD_LOGIC;
  signal \counter[0]_i_5__10_n_0\ : STD_LOGIC;
  signal \counter[0]_i_6__10_n_0\ : STD_LOGIC;
  signal \counter[0]_i_7__10_n_0\ : STD_LOGIC;
  signal \counter[0]_i_8__10_n_0\ : STD_LOGIC;
  signal \counter[0]_i_9__10_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \counter_reg[0]_i_2__10_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__10_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__10_n_10\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__10_n_11\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__10_n_12\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__10_n_13\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__10_n_14\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__10_n_15\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__10_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__10_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__10_n_4\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__10_n_5\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__10_n_6\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__10_n_7\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__10_n_8\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__10_n_9\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__10_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__10_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__10_n_10\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__10_n_11\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__10_n_12\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__10_n_13\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__10_n_14\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__10_n_15\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__10_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__10_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__10_n_4\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__10_n_5\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__10_n_6\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__10_n_7\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__10_n_8\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__10_n_9\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__10_n_12\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__10_n_13\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__10_n_14\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__10_n_15\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__10_n_5\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__10_n_6\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__10_n_7\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__10_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__10_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__10_n_10\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__10_n_11\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__10_n_12\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__10_n_13\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__10_n_14\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__10_n_15\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__10_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__10_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__10_n_4\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__10_n_5\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__10_n_6\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__10_n_7\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__10_n_8\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__10_n_9\ : STD_LOGIC;
  signal \NLW_counter_reg[24]_i_1__10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_counter_reg[24]_i_1__10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of BUFGCE_inst : label is "PRIMITIVE";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \counter_reg[0]_i_2__10\ : label is 16;
  attribute ADDER_THRESHOLD of \counter_reg[16]_i_1__10\ : label is 16;
  attribute ADDER_THRESHOLD of \counter_reg[24]_i_1__10\ : label is 16;
  attribute ADDER_THRESHOLD of \counter_reg[8]_i_1__10\ : label is 16;
begin
BUFGCE_inst: unisim.vcomponents.BUFGCE
    generic map(
      CE_TYPE => "SYNC",
      IS_CE_INVERTED => '0',
      IS_I_INVERTED => '0',
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => '1',
      I => clock_out_pre_buff,
      O => BUFGCE_inst_n_0
    );
\clock_out_pre_buff_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \counter[0]_i_3__10_n_0\,
      I1 => counter_reg(2),
      I2 => \counter[0]_i_4__10_n_0\,
      I3 => \counter[0]_i_5__10_n_0\,
      O => \clock_out_pre_buff_i_1__10_n_0\
    );
clock_out_pre_buff_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \clock_out_pre_buff_i_1__10_n_0\,
      Q => clock_out_pre_buff,
      R => '0'
    );
\counter[0]_i_10__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(23),
      I1 => counter_reg(27),
      I2 => counter_reg(16),
      I3 => counter_reg(24),
      O => \counter[0]_i_10__10_n_0\
    );
\counter[0]_i_11__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(13),
      I1 => counter_reg(22),
      I2 => counter_reg(10),
      I3 => counter_reg(26),
      O => \counter[0]_i_11__9_n_0\
    );
\counter[0]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFDDDDDDD"
    )
        port map (
      I0 => \counter[0]_i_3__10_n_0\,
      I1 => \counter[0]_i_4__10_n_0\,
      I2 => counter_reg(2),
      I3 => counter_reg(1),
      I4 => counter_reg(0),
      I5 => \counter[0]_i_5__10_n_0\,
      O => \counter[0]_i_1__10_n_0\
    );
\counter[0]_i_3__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \counter[0]_i_7__10_n_0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => \counter[0]_i_8__10_n_0\,
      I5 => \counter[0]_i_9__10_n_0\,
      O => \counter[0]_i_3__10_n_0\
    );
\counter[0]_i_4__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(3),
      I1 => counter_reg(20),
      I2 => counter_reg(12),
      I3 => counter_reg(15),
      O => \counter[0]_i_4__10_n_0\
    );
\counter[0]_i_5__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(19),
      I1 => counter_reg(8),
      I2 => counter_reg(11),
      I3 => \counter[0]_i_10__10_n_0\,
      O => \counter[0]_i_5__10_n_0\
    );
\counter[0]_i_6__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(0),
      O => \counter[0]_i_6__10_n_0\
    );
\counter[0]_i_7__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => counter_reg(21),
      I1 => counter_reg(18),
      I2 => counter_reg(17),
      I3 => counter_reg(6),
      I4 => \counter[0]_i_11__9_n_0\,
      O => \counter[0]_i_7__10_n_0\
    );
\counter[0]_i_8__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => counter_reg(4),
      I1 => counter_reg(25),
      I2 => counter_reg(9),
      I3 => counter_reg(5),
      I4 => counter_reg(14),
      I5 => counter_reg(7),
      O => \counter[0]_i_8__10_n_0\
    );
\counter[0]_i_9__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \counter[0]_i_3__10_0\(3),
      I1 => \counter[0]_i_3__10_0\(0),
      I2 => \counter[0]_i_3__10_0\(2),
      I3 => \counter[0]_i_3__10_0\(1),
      O => \counter[0]_i_9__10_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__10_n_15\,
      Q => counter_reg(0),
      R => \counter[0]_i_1__10_n_0\
    );
\counter_reg[0]_i_2__10\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \counter_reg[0]_i_2__10_n_0\,
      CO(6) => \counter_reg[0]_i_2__10_n_1\,
      CO(5) => \counter_reg[0]_i_2__10_n_2\,
      CO(4) => \counter_reg[0]_i_2__10_n_3\,
      CO(3) => \counter_reg[0]_i_2__10_n_4\,
      CO(2) => \counter_reg[0]_i_2__10_n_5\,
      CO(1) => \counter_reg[0]_i_2__10_n_6\,
      CO(0) => \counter_reg[0]_i_2__10_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \counter_reg[0]_i_2__10_n_8\,
      O(6) => \counter_reg[0]_i_2__10_n_9\,
      O(5) => \counter_reg[0]_i_2__10_n_10\,
      O(4) => \counter_reg[0]_i_2__10_n_11\,
      O(3) => \counter_reg[0]_i_2__10_n_12\,
      O(2) => \counter_reg[0]_i_2__10_n_13\,
      O(1) => \counter_reg[0]_i_2__10_n_14\,
      O(0) => \counter_reg[0]_i_2__10_n_15\,
      S(7 downto 1) => counter_reg(7 downto 1),
      S(0) => \counter[0]_i_6__10_n_0\
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__10_n_13\,
      Q => counter_reg(10),
      R => \counter[0]_i_1__10_n_0\
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__10_n_12\,
      Q => counter_reg(11),
      R => \counter[0]_i_1__10_n_0\
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__10_n_11\,
      Q => counter_reg(12),
      R => \counter[0]_i_1__10_n_0\
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__10_n_10\,
      Q => counter_reg(13),
      R => \counter[0]_i_1__10_n_0\
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__10_n_9\,
      Q => counter_reg(14),
      R => \counter[0]_i_1__10_n_0\
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__10_n_8\,
      Q => counter_reg(15),
      R => \counter[0]_i_1__10_n_0\
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__10_n_15\,
      Q => counter_reg(16),
      R => \counter[0]_i_1__10_n_0\
    );
\counter_reg[16]_i_1__10\: unisim.vcomponents.CARRY8
     port map (
      CI => \counter_reg[8]_i_1__10_n_0\,
      CI_TOP => '0',
      CO(7) => \counter_reg[16]_i_1__10_n_0\,
      CO(6) => \counter_reg[16]_i_1__10_n_1\,
      CO(5) => \counter_reg[16]_i_1__10_n_2\,
      CO(4) => \counter_reg[16]_i_1__10_n_3\,
      CO(3) => \counter_reg[16]_i_1__10_n_4\,
      CO(2) => \counter_reg[16]_i_1__10_n_5\,
      CO(1) => \counter_reg[16]_i_1__10_n_6\,
      CO(0) => \counter_reg[16]_i_1__10_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \counter_reg[16]_i_1__10_n_8\,
      O(6) => \counter_reg[16]_i_1__10_n_9\,
      O(5) => \counter_reg[16]_i_1__10_n_10\,
      O(4) => \counter_reg[16]_i_1__10_n_11\,
      O(3) => \counter_reg[16]_i_1__10_n_12\,
      O(2) => \counter_reg[16]_i_1__10_n_13\,
      O(1) => \counter_reg[16]_i_1__10_n_14\,
      O(0) => \counter_reg[16]_i_1__10_n_15\,
      S(7 downto 0) => counter_reg(23 downto 16)
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__10_n_14\,
      Q => counter_reg(17),
      R => \counter[0]_i_1__10_n_0\
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__10_n_13\,
      Q => counter_reg(18),
      R => \counter[0]_i_1__10_n_0\
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__10_n_12\,
      Q => counter_reg(19),
      R => \counter[0]_i_1__10_n_0\
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__10_n_14\,
      Q => counter_reg(1),
      R => \counter[0]_i_1__10_n_0\
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__10_n_11\,
      Q => counter_reg(20),
      R => \counter[0]_i_1__10_n_0\
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__10_n_10\,
      Q => counter_reg(21),
      R => \counter[0]_i_1__10_n_0\
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__10_n_9\,
      Q => counter_reg(22),
      R => \counter[0]_i_1__10_n_0\
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__10_n_8\,
      Q => counter_reg(23),
      R => \counter[0]_i_1__10_n_0\
    );
\counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__10_n_15\,
      Q => counter_reg(24),
      R => \counter[0]_i_1__10_n_0\
    );
\counter_reg[24]_i_1__10\: unisim.vcomponents.CARRY8
     port map (
      CI => \counter_reg[16]_i_1__10_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_counter_reg[24]_i_1__10_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \counter_reg[24]_i_1__10_n_5\,
      CO(1) => \counter_reg[24]_i_1__10_n_6\,
      CO(0) => \counter_reg[24]_i_1__10_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 4) => \NLW_counter_reg[24]_i_1__10_O_UNCONNECTED\(7 downto 4),
      O(3) => \counter_reg[24]_i_1__10_n_12\,
      O(2) => \counter_reg[24]_i_1__10_n_13\,
      O(1) => \counter_reg[24]_i_1__10_n_14\,
      O(0) => \counter_reg[24]_i_1__10_n_15\,
      S(7 downto 4) => B"0000",
      S(3 downto 0) => counter_reg(27 downto 24)
    );
\counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__10_n_14\,
      Q => counter_reg(25),
      R => \counter[0]_i_1__10_n_0\
    );
\counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__10_n_13\,
      Q => counter_reg(26),
      R => \counter[0]_i_1__10_n_0\
    );
\counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__10_n_12\,
      Q => counter_reg(27),
      R => \counter[0]_i_1__10_n_0\
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__10_n_13\,
      Q => counter_reg(2),
      R => \counter[0]_i_1__10_n_0\
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__10_n_12\,
      Q => counter_reg(3),
      R => \counter[0]_i_1__10_n_0\
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__10_n_11\,
      Q => counter_reg(4),
      R => \counter[0]_i_1__10_n_0\
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__10_n_10\,
      Q => counter_reg(5),
      R => \counter[0]_i_1__10_n_0\
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__10_n_9\,
      Q => counter_reg(6),
      R => \counter[0]_i_1__10_n_0\
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__10_n_8\,
      Q => counter_reg(7),
      R => \counter[0]_i_1__10_n_0\
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__10_n_15\,
      Q => counter_reg(8),
      R => \counter[0]_i_1__10_n_0\
    );
\counter_reg[8]_i_1__10\: unisim.vcomponents.CARRY8
     port map (
      CI => \counter_reg[0]_i_2__10_n_0\,
      CI_TOP => '0',
      CO(7) => \counter_reg[8]_i_1__10_n_0\,
      CO(6) => \counter_reg[8]_i_1__10_n_1\,
      CO(5) => \counter_reg[8]_i_1__10_n_2\,
      CO(4) => \counter_reg[8]_i_1__10_n_3\,
      CO(3) => \counter_reg[8]_i_1__10_n_4\,
      CO(2) => \counter_reg[8]_i_1__10_n_5\,
      CO(1) => \counter_reg[8]_i_1__10_n_6\,
      CO(0) => \counter_reg[8]_i_1__10_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \counter_reg[8]_i_1__10_n_8\,
      O(6) => \counter_reg[8]_i_1__10_n_9\,
      O(5) => \counter_reg[8]_i_1__10_n_10\,
      O(4) => \counter_reg[8]_i_1__10_n_11\,
      O(3) => \counter_reg[8]_i_1__10_n_12\,
      O(2) => \counter_reg[8]_i_1__10_n_13\,
      O(1) => \counter_reg[8]_i_1__10_n_14\,
      O(0) => \counter_reg[8]_i_1__10_n_15\,
      S(7 downto 0) => counter_reg(15 downto 8)
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__10_n_14\,
      Q => counter_reg(9),
      R => \counter[0]_i_1__10_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cable_delay_tester_rhs_256_0_0_clock_divider_19 is
  port (
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter[0]_i_3__9_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cable_delay_tester_rhs_256_0_0_clock_divider_19 : entity is "clock_divider";
end cable_delay_tester_rhs_256_0_0_clock_divider_19;

architecture STRUCTURE of cable_delay_tester_rhs_256_0_0_clock_divider_19 is
  signal BUFGCE_inst_n_0 : STD_LOGIC;
  signal clock_out_pre_buff : STD_LOGIC;
  signal \clock_out_pre_buff_i_1__9_n_0\ : STD_LOGIC;
  signal \counter[0]_i_10__9_n_0\ : STD_LOGIC;
  signal \counter[0]_i_11__8_n_0\ : STD_LOGIC;
  signal \counter[0]_i_1__9_n_0\ : STD_LOGIC;
  signal \counter[0]_i_3__9_n_0\ : STD_LOGIC;
  signal \counter[0]_i_4__9_n_0\ : STD_LOGIC;
  signal \counter[0]_i_5__9_n_0\ : STD_LOGIC;
  signal \counter[0]_i_6__9_n_0\ : STD_LOGIC;
  signal \counter[0]_i_7__9_n_0\ : STD_LOGIC;
  signal \counter[0]_i_8__9_n_0\ : STD_LOGIC;
  signal \counter[0]_i_9__9_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \counter_reg[0]_i_2__9_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__9_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__9_n_10\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__9_n_11\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__9_n_12\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__9_n_13\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__9_n_14\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__9_n_15\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__9_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__9_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__9_n_4\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__9_n_5\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__9_n_6\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__9_n_7\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__9_n_8\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__9_n_9\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__9_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__9_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__9_n_10\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__9_n_11\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__9_n_12\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__9_n_13\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__9_n_14\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__9_n_15\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__9_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__9_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__9_n_4\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__9_n_5\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__9_n_6\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__9_n_7\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__9_n_8\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__9_n_9\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__9_n_12\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__9_n_13\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__9_n_14\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__9_n_15\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__9_n_5\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__9_n_6\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__9_n_7\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__9_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__9_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__9_n_10\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__9_n_11\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__9_n_12\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__9_n_13\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__9_n_14\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__9_n_15\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__9_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__9_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__9_n_4\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__9_n_5\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__9_n_6\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__9_n_7\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__9_n_8\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__9_n_9\ : STD_LOGIC;
  signal \NLW_counter_reg[24]_i_1__9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_counter_reg[24]_i_1__9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of BUFGCE_inst : label is "PRIMITIVE";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \counter_reg[0]_i_2__9\ : label is 16;
  attribute ADDER_THRESHOLD of \counter_reg[16]_i_1__9\ : label is 16;
  attribute ADDER_THRESHOLD of \counter_reg[24]_i_1__9\ : label is 16;
  attribute ADDER_THRESHOLD of \counter_reg[8]_i_1__9\ : label is 16;
begin
BUFGCE_inst: unisim.vcomponents.BUFGCE
    generic map(
      CE_TYPE => "SYNC",
      IS_CE_INVERTED => '0',
      IS_I_INVERTED => '0',
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => '1',
      I => clock_out_pre_buff,
      O => BUFGCE_inst_n_0
    );
\clock_out_pre_buff_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \counter[0]_i_3__9_n_0\,
      I1 => counter_reg(2),
      I2 => \counter[0]_i_4__9_n_0\,
      I3 => \counter[0]_i_5__9_n_0\,
      O => \clock_out_pre_buff_i_1__9_n_0\
    );
clock_out_pre_buff_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \clock_out_pre_buff_i_1__9_n_0\,
      Q => clock_out_pre_buff,
      R => '0'
    );
\counter[0]_i_10__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(23),
      I1 => counter_reg(27),
      I2 => counter_reg(16),
      I3 => counter_reg(24),
      O => \counter[0]_i_10__9_n_0\
    );
\counter[0]_i_11__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(13),
      I1 => counter_reg(22),
      I2 => counter_reg(10),
      I3 => counter_reg(26),
      O => \counter[0]_i_11__8_n_0\
    );
\counter[0]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFDDDDDDD"
    )
        port map (
      I0 => \counter[0]_i_3__9_n_0\,
      I1 => \counter[0]_i_4__9_n_0\,
      I2 => counter_reg(2),
      I3 => counter_reg(1),
      I4 => counter_reg(0),
      I5 => \counter[0]_i_5__9_n_0\,
      O => \counter[0]_i_1__9_n_0\
    );
\counter[0]_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \counter[0]_i_7__9_n_0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => \counter[0]_i_8__9_n_0\,
      I5 => \counter[0]_i_9__9_n_0\,
      O => \counter[0]_i_3__9_n_0\
    );
\counter[0]_i_4__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(3),
      I1 => counter_reg(20),
      I2 => counter_reg(12),
      I3 => counter_reg(15),
      O => \counter[0]_i_4__9_n_0\
    );
\counter[0]_i_5__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(19),
      I1 => counter_reg(8),
      I2 => counter_reg(11),
      I3 => \counter[0]_i_10__9_n_0\,
      O => \counter[0]_i_5__9_n_0\
    );
\counter[0]_i_6__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(0),
      O => \counter[0]_i_6__9_n_0\
    );
\counter[0]_i_7__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => counter_reg(21),
      I1 => counter_reg(18),
      I2 => counter_reg(17),
      I3 => counter_reg(6),
      I4 => \counter[0]_i_11__8_n_0\,
      O => \counter[0]_i_7__9_n_0\
    );
\counter[0]_i_8__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => counter_reg(4),
      I1 => counter_reg(25),
      I2 => counter_reg(9),
      I3 => counter_reg(5),
      I4 => counter_reg(14),
      I5 => counter_reg(7),
      O => \counter[0]_i_8__9_n_0\
    );
\counter[0]_i_9__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \counter[0]_i_3__9_0\(3),
      I1 => \counter[0]_i_3__9_0\(0),
      I2 => \counter[0]_i_3__9_0\(2),
      I3 => \counter[0]_i_3__9_0\(1),
      O => \counter[0]_i_9__9_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__9_n_15\,
      Q => counter_reg(0),
      R => \counter[0]_i_1__9_n_0\
    );
\counter_reg[0]_i_2__9\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \counter_reg[0]_i_2__9_n_0\,
      CO(6) => \counter_reg[0]_i_2__9_n_1\,
      CO(5) => \counter_reg[0]_i_2__9_n_2\,
      CO(4) => \counter_reg[0]_i_2__9_n_3\,
      CO(3) => \counter_reg[0]_i_2__9_n_4\,
      CO(2) => \counter_reg[0]_i_2__9_n_5\,
      CO(1) => \counter_reg[0]_i_2__9_n_6\,
      CO(0) => \counter_reg[0]_i_2__9_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \counter_reg[0]_i_2__9_n_8\,
      O(6) => \counter_reg[0]_i_2__9_n_9\,
      O(5) => \counter_reg[0]_i_2__9_n_10\,
      O(4) => \counter_reg[0]_i_2__9_n_11\,
      O(3) => \counter_reg[0]_i_2__9_n_12\,
      O(2) => \counter_reg[0]_i_2__9_n_13\,
      O(1) => \counter_reg[0]_i_2__9_n_14\,
      O(0) => \counter_reg[0]_i_2__9_n_15\,
      S(7 downto 1) => counter_reg(7 downto 1),
      S(0) => \counter[0]_i_6__9_n_0\
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__9_n_13\,
      Q => counter_reg(10),
      R => \counter[0]_i_1__9_n_0\
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__9_n_12\,
      Q => counter_reg(11),
      R => \counter[0]_i_1__9_n_0\
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__9_n_11\,
      Q => counter_reg(12),
      R => \counter[0]_i_1__9_n_0\
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__9_n_10\,
      Q => counter_reg(13),
      R => \counter[0]_i_1__9_n_0\
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__9_n_9\,
      Q => counter_reg(14),
      R => \counter[0]_i_1__9_n_0\
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__9_n_8\,
      Q => counter_reg(15),
      R => \counter[0]_i_1__9_n_0\
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__9_n_15\,
      Q => counter_reg(16),
      R => \counter[0]_i_1__9_n_0\
    );
\counter_reg[16]_i_1__9\: unisim.vcomponents.CARRY8
     port map (
      CI => \counter_reg[8]_i_1__9_n_0\,
      CI_TOP => '0',
      CO(7) => \counter_reg[16]_i_1__9_n_0\,
      CO(6) => \counter_reg[16]_i_1__9_n_1\,
      CO(5) => \counter_reg[16]_i_1__9_n_2\,
      CO(4) => \counter_reg[16]_i_1__9_n_3\,
      CO(3) => \counter_reg[16]_i_1__9_n_4\,
      CO(2) => \counter_reg[16]_i_1__9_n_5\,
      CO(1) => \counter_reg[16]_i_1__9_n_6\,
      CO(0) => \counter_reg[16]_i_1__9_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \counter_reg[16]_i_1__9_n_8\,
      O(6) => \counter_reg[16]_i_1__9_n_9\,
      O(5) => \counter_reg[16]_i_1__9_n_10\,
      O(4) => \counter_reg[16]_i_1__9_n_11\,
      O(3) => \counter_reg[16]_i_1__9_n_12\,
      O(2) => \counter_reg[16]_i_1__9_n_13\,
      O(1) => \counter_reg[16]_i_1__9_n_14\,
      O(0) => \counter_reg[16]_i_1__9_n_15\,
      S(7 downto 0) => counter_reg(23 downto 16)
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__9_n_14\,
      Q => counter_reg(17),
      R => \counter[0]_i_1__9_n_0\
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__9_n_13\,
      Q => counter_reg(18),
      R => \counter[0]_i_1__9_n_0\
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__9_n_12\,
      Q => counter_reg(19),
      R => \counter[0]_i_1__9_n_0\
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__9_n_14\,
      Q => counter_reg(1),
      R => \counter[0]_i_1__9_n_0\
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__9_n_11\,
      Q => counter_reg(20),
      R => \counter[0]_i_1__9_n_0\
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__9_n_10\,
      Q => counter_reg(21),
      R => \counter[0]_i_1__9_n_0\
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__9_n_9\,
      Q => counter_reg(22),
      R => \counter[0]_i_1__9_n_0\
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__9_n_8\,
      Q => counter_reg(23),
      R => \counter[0]_i_1__9_n_0\
    );
\counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__9_n_15\,
      Q => counter_reg(24),
      R => \counter[0]_i_1__9_n_0\
    );
\counter_reg[24]_i_1__9\: unisim.vcomponents.CARRY8
     port map (
      CI => \counter_reg[16]_i_1__9_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_counter_reg[24]_i_1__9_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \counter_reg[24]_i_1__9_n_5\,
      CO(1) => \counter_reg[24]_i_1__9_n_6\,
      CO(0) => \counter_reg[24]_i_1__9_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 4) => \NLW_counter_reg[24]_i_1__9_O_UNCONNECTED\(7 downto 4),
      O(3) => \counter_reg[24]_i_1__9_n_12\,
      O(2) => \counter_reg[24]_i_1__9_n_13\,
      O(1) => \counter_reg[24]_i_1__9_n_14\,
      O(0) => \counter_reg[24]_i_1__9_n_15\,
      S(7 downto 4) => B"0000",
      S(3 downto 0) => counter_reg(27 downto 24)
    );
\counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__9_n_14\,
      Q => counter_reg(25),
      R => \counter[0]_i_1__9_n_0\
    );
\counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__9_n_13\,
      Q => counter_reg(26),
      R => \counter[0]_i_1__9_n_0\
    );
\counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__9_n_12\,
      Q => counter_reg(27),
      R => \counter[0]_i_1__9_n_0\
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__9_n_13\,
      Q => counter_reg(2),
      R => \counter[0]_i_1__9_n_0\
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__9_n_12\,
      Q => counter_reg(3),
      R => \counter[0]_i_1__9_n_0\
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__9_n_11\,
      Q => counter_reg(4),
      R => \counter[0]_i_1__9_n_0\
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__9_n_10\,
      Q => counter_reg(5),
      R => \counter[0]_i_1__9_n_0\
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__9_n_9\,
      Q => counter_reg(6),
      R => \counter[0]_i_1__9_n_0\
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__9_n_8\,
      Q => counter_reg(7),
      R => \counter[0]_i_1__9_n_0\
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__9_n_15\,
      Q => counter_reg(8),
      R => \counter[0]_i_1__9_n_0\
    );
\counter_reg[8]_i_1__9\: unisim.vcomponents.CARRY8
     port map (
      CI => \counter_reg[0]_i_2__9_n_0\,
      CI_TOP => '0',
      CO(7) => \counter_reg[8]_i_1__9_n_0\,
      CO(6) => \counter_reg[8]_i_1__9_n_1\,
      CO(5) => \counter_reg[8]_i_1__9_n_2\,
      CO(4) => \counter_reg[8]_i_1__9_n_3\,
      CO(3) => \counter_reg[8]_i_1__9_n_4\,
      CO(2) => \counter_reg[8]_i_1__9_n_5\,
      CO(1) => \counter_reg[8]_i_1__9_n_6\,
      CO(0) => \counter_reg[8]_i_1__9_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \counter_reg[8]_i_1__9_n_8\,
      O(6) => \counter_reg[8]_i_1__9_n_9\,
      O(5) => \counter_reg[8]_i_1__9_n_10\,
      O(4) => \counter_reg[8]_i_1__9_n_11\,
      O(3) => \counter_reg[8]_i_1__9_n_12\,
      O(2) => \counter_reg[8]_i_1__9_n_13\,
      O(1) => \counter_reg[8]_i_1__9_n_14\,
      O(0) => \counter_reg[8]_i_1__9_n_15\,
      S(7 downto 0) => counter_reg(15 downto 8)
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__9_n_14\,
      Q => counter_reg(9),
      R => \counter[0]_i_1__9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cable_delay_tester_rhs_256_0_0_clock_divider_20 is
  port (
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter[0]_i_3__8_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cable_delay_tester_rhs_256_0_0_clock_divider_20 : entity is "clock_divider";
end cable_delay_tester_rhs_256_0_0_clock_divider_20;

architecture STRUCTURE of cable_delay_tester_rhs_256_0_0_clock_divider_20 is
  signal BUFGCE_inst_n_0 : STD_LOGIC;
  signal clock_out_pre_buff : STD_LOGIC;
  signal \clock_out_pre_buff_i_1__8_n_0\ : STD_LOGIC;
  signal \counter[0]_i_10__8_n_0\ : STD_LOGIC;
  signal \counter[0]_i_11__7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_1__8_n_0\ : STD_LOGIC;
  signal \counter[0]_i_3__8_n_0\ : STD_LOGIC;
  signal \counter[0]_i_4__8_n_0\ : STD_LOGIC;
  signal \counter[0]_i_5__8_n_0\ : STD_LOGIC;
  signal \counter[0]_i_6__8_n_0\ : STD_LOGIC;
  signal \counter[0]_i_7__8_n_0\ : STD_LOGIC;
  signal \counter[0]_i_8__8_n_0\ : STD_LOGIC;
  signal \counter[0]_i_9__8_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \counter_reg[0]_i_2__8_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__8_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__8_n_10\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__8_n_11\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__8_n_12\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__8_n_13\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__8_n_14\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__8_n_15\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__8_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__8_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__8_n_4\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__8_n_5\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__8_n_6\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__8_n_7\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__8_n_8\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__8_n_9\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__8_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__8_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__8_n_10\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__8_n_11\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__8_n_12\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__8_n_13\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__8_n_14\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__8_n_15\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__8_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__8_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__8_n_4\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__8_n_5\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__8_n_6\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__8_n_7\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__8_n_8\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__8_n_9\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__8_n_12\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__8_n_13\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__8_n_14\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__8_n_15\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__8_n_5\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__8_n_6\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__8_n_7\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__8_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__8_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__8_n_10\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__8_n_11\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__8_n_12\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__8_n_13\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__8_n_14\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__8_n_15\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__8_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__8_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__8_n_4\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__8_n_5\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__8_n_6\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__8_n_7\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__8_n_8\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__8_n_9\ : STD_LOGIC;
  signal \NLW_counter_reg[24]_i_1__8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_counter_reg[24]_i_1__8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of BUFGCE_inst : label is "PRIMITIVE";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \counter_reg[0]_i_2__8\ : label is 16;
  attribute ADDER_THRESHOLD of \counter_reg[16]_i_1__8\ : label is 16;
  attribute ADDER_THRESHOLD of \counter_reg[24]_i_1__8\ : label is 16;
  attribute ADDER_THRESHOLD of \counter_reg[8]_i_1__8\ : label is 16;
begin
BUFGCE_inst: unisim.vcomponents.BUFGCE
    generic map(
      CE_TYPE => "SYNC",
      IS_CE_INVERTED => '0',
      IS_I_INVERTED => '0',
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => '1',
      I => clock_out_pre_buff,
      O => BUFGCE_inst_n_0
    );
\clock_out_pre_buff_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \counter[0]_i_3__8_n_0\,
      I1 => counter_reg(2),
      I2 => \counter[0]_i_4__8_n_0\,
      I3 => \counter[0]_i_5__8_n_0\,
      O => \clock_out_pre_buff_i_1__8_n_0\
    );
clock_out_pre_buff_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \clock_out_pre_buff_i_1__8_n_0\,
      Q => clock_out_pre_buff,
      R => '0'
    );
\counter[0]_i_10__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(23),
      I1 => counter_reg(27),
      I2 => counter_reg(16),
      I3 => counter_reg(24),
      O => \counter[0]_i_10__8_n_0\
    );
\counter[0]_i_11__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(13),
      I1 => counter_reg(22),
      I2 => counter_reg(10),
      I3 => counter_reg(26),
      O => \counter[0]_i_11__7_n_0\
    );
\counter[0]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFDDDDDDD"
    )
        port map (
      I0 => \counter[0]_i_3__8_n_0\,
      I1 => \counter[0]_i_4__8_n_0\,
      I2 => counter_reg(2),
      I3 => counter_reg(1),
      I4 => counter_reg(0),
      I5 => \counter[0]_i_5__8_n_0\,
      O => \counter[0]_i_1__8_n_0\
    );
\counter[0]_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \counter[0]_i_7__8_n_0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => \counter[0]_i_8__8_n_0\,
      I5 => \counter[0]_i_9__8_n_0\,
      O => \counter[0]_i_3__8_n_0\
    );
\counter[0]_i_4__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(3),
      I1 => counter_reg(20),
      I2 => counter_reg(12),
      I3 => counter_reg(15),
      O => \counter[0]_i_4__8_n_0\
    );
\counter[0]_i_5__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(19),
      I1 => counter_reg(8),
      I2 => counter_reg(11),
      I3 => \counter[0]_i_10__8_n_0\,
      O => \counter[0]_i_5__8_n_0\
    );
\counter[0]_i_6__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(0),
      O => \counter[0]_i_6__8_n_0\
    );
\counter[0]_i_7__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => counter_reg(21),
      I1 => counter_reg(18),
      I2 => counter_reg(17),
      I3 => counter_reg(6),
      I4 => \counter[0]_i_11__7_n_0\,
      O => \counter[0]_i_7__8_n_0\
    );
\counter[0]_i_8__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => counter_reg(4),
      I1 => counter_reg(25),
      I2 => counter_reg(9),
      I3 => counter_reg(5),
      I4 => counter_reg(14),
      I5 => counter_reg(7),
      O => \counter[0]_i_8__8_n_0\
    );
\counter[0]_i_9__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \counter[0]_i_3__8_0\(3),
      I1 => \counter[0]_i_3__8_0\(0),
      I2 => \counter[0]_i_3__8_0\(2),
      I3 => \counter[0]_i_3__8_0\(1),
      O => \counter[0]_i_9__8_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__8_n_15\,
      Q => counter_reg(0),
      R => \counter[0]_i_1__8_n_0\
    );
\counter_reg[0]_i_2__8\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \counter_reg[0]_i_2__8_n_0\,
      CO(6) => \counter_reg[0]_i_2__8_n_1\,
      CO(5) => \counter_reg[0]_i_2__8_n_2\,
      CO(4) => \counter_reg[0]_i_2__8_n_3\,
      CO(3) => \counter_reg[0]_i_2__8_n_4\,
      CO(2) => \counter_reg[0]_i_2__8_n_5\,
      CO(1) => \counter_reg[0]_i_2__8_n_6\,
      CO(0) => \counter_reg[0]_i_2__8_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \counter_reg[0]_i_2__8_n_8\,
      O(6) => \counter_reg[0]_i_2__8_n_9\,
      O(5) => \counter_reg[0]_i_2__8_n_10\,
      O(4) => \counter_reg[0]_i_2__8_n_11\,
      O(3) => \counter_reg[0]_i_2__8_n_12\,
      O(2) => \counter_reg[0]_i_2__8_n_13\,
      O(1) => \counter_reg[0]_i_2__8_n_14\,
      O(0) => \counter_reg[0]_i_2__8_n_15\,
      S(7 downto 1) => counter_reg(7 downto 1),
      S(0) => \counter[0]_i_6__8_n_0\
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__8_n_13\,
      Q => counter_reg(10),
      R => \counter[0]_i_1__8_n_0\
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__8_n_12\,
      Q => counter_reg(11),
      R => \counter[0]_i_1__8_n_0\
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__8_n_11\,
      Q => counter_reg(12),
      R => \counter[0]_i_1__8_n_0\
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__8_n_10\,
      Q => counter_reg(13),
      R => \counter[0]_i_1__8_n_0\
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__8_n_9\,
      Q => counter_reg(14),
      R => \counter[0]_i_1__8_n_0\
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__8_n_8\,
      Q => counter_reg(15),
      R => \counter[0]_i_1__8_n_0\
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__8_n_15\,
      Q => counter_reg(16),
      R => \counter[0]_i_1__8_n_0\
    );
\counter_reg[16]_i_1__8\: unisim.vcomponents.CARRY8
     port map (
      CI => \counter_reg[8]_i_1__8_n_0\,
      CI_TOP => '0',
      CO(7) => \counter_reg[16]_i_1__8_n_0\,
      CO(6) => \counter_reg[16]_i_1__8_n_1\,
      CO(5) => \counter_reg[16]_i_1__8_n_2\,
      CO(4) => \counter_reg[16]_i_1__8_n_3\,
      CO(3) => \counter_reg[16]_i_1__8_n_4\,
      CO(2) => \counter_reg[16]_i_1__8_n_5\,
      CO(1) => \counter_reg[16]_i_1__8_n_6\,
      CO(0) => \counter_reg[16]_i_1__8_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \counter_reg[16]_i_1__8_n_8\,
      O(6) => \counter_reg[16]_i_1__8_n_9\,
      O(5) => \counter_reg[16]_i_1__8_n_10\,
      O(4) => \counter_reg[16]_i_1__8_n_11\,
      O(3) => \counter_reg[16]_i_1__8_n_12\,
      O(2) => \counter_reg[16]_i_1__8_n_13\,
      O(1) => \counter_reg[16]_i_1__8_n_14\,
      O(0) => \counter_reg[16]_i_1__8_n_15\,
      S(7 downto 0) => counter_reg(23 downto 16)
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__8_n_14\,
      Q => counter_reg(17),
      R => \counter[0]_i_1__8_n_0\
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__8_n_13\,
      Q => counter_reg(18),
      R => \counter[0]_i_1__8_n_0\
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__8_n_12\,
      Q => counter_reg(19),
      R => \counter[0]_i_1__8_n_0\
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__8_n_14\,
      Q => counter_reg(1),
      R => \counter[0]_i_1__8_n_0\
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__8_n_11\,
      Q => counter_reg(20),
      R => \counter[0]_i_1__8_n_0\
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__8_n_10\,
      Q => counter_reg(21),
      R => \counter[0]_i_1__8_n_0\
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__8_n_9\,
      Q => counter_reg(22),
      R => \counter[0]_i_1__8_n_0\
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__8_n_8\,
      Q => counter_reg(23),
      R => \counter[0]_i_1__8_n_0\
    );
\counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__8_n_15\,
      Q => counter_reg(24),
      R => \counter[0]_i_1__8_n_0\
    );
\counter_reg[24]_i_1__8\: unisim.vcomponents.CARRY8
     port map (
      CI => \counter_reg[16]_i_1__8_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_counter_reg[24]_i_1__8_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \counter_reg[24]_i_1__8_n_5\,
      CO(1) => \counter_reg[24]_i_1__8_n_6\,
      CO(0) => \counter_reg[24]_i_1__8_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 4) => \NLW_counter_reg[24]_i_1__8_O_UNCONNECTED\(7 downto 4),
      O(3) => \counter_reg[24]_i_1__8_n_12\,
      O(2) => \counter_reg[24]_i_1__8_n_13\,
      O(1) => \counter_reg[24]_i_1__8_n_14\,
      O(0) => \counter_reg[24]_i_1__8_n_15\,
      S(7 downto 4) => B"0000",
      S(3 downto 0) => counter_reg(27 downto 24)
    );
\counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__8_n_14\,
      Q => counter_reg(25),
      R => \counter[0]_i_1__8_n_0\
    );
\counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__8_n_13\,
      Q => counter_reg(26),
      R => \counter[0]_i_1__8_n_0\
    );
\counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__8_n_12\,
      Q => counter_reg(27),
      R => \counter[0]_i_1__8_n_0\
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__8_n_13\,
      Q => counter_reg(2),
      R => \counter[0]_i_1__8_n_0\
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__8_n_12\,
      Q => counter_reg(3),
      R => \counter[0]_i_1__8_n_0\
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__8_n_11\,
      Q => counter_reg(4),
      R => \counter[0]_i_1__8_n_0\
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__8_n_10\,
      Q => counter_reg(5),
      R => \counter[0]_i_1__8_n_0\
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__8_n_9\,
      Q => counter_reg(6),
      R => \counter[0]_i_1__8_n_0\
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__8_n_8\,
      Q => counter_reg(7),
      R => \counter[0]_i_1__8_n_0\
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__8_n_15\,
      Q => counter_reg(8),
      R => \counter[0]_i_1__8_n_0\
    );
\counter_reg[8]_i_1__8\: unisim.vcomponents.CARRY8
     port map (
      CI => \counter_reg[0]_i_2__8_n_0\,
      CI_TOP => '0',
      CO(7) => \counter_reg[8]_i_1__8_n_0\,
      CO(6) => \counter_reg[8]_i_1__8_n_1\,
      CO(5) => \counter_reg[8]_i_1__8_n_2\,
      CO(4) => \counter_reg[8]_i_1__8_n_3\,
      CO(3) => \counter_reg[8]_i_1__8_n_4\,
      CO(2) => \counter_reg[8]_i_1__8_n_5\,
      CO(1) => \counter_reg[8]_i_1__8_n_6\,
      CO(0) => \counter_reg[8]_i_1__8_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \counter_reg[8]_i_1__8_n_8\,
      O(6) => \counter_reg[8]_i_1__8_n_9\,
      O(5) => \counter_reg[8]_i_1__8_n_10\,
      O(4) => \counter_reg[8]_i_1__8_n_11\,
      O(3) => \counter_reg[8]_i_1__8_n_12\,
      O(2) => \counter_reg[8]_i_1__8_n_13\,
      O(1) => \counter_reg[8]_i_1__8_n_14\,
      O(0) => \counter_reg[8]_i_1__8_n_15\,
      S(7 downto 0) => counter_reg(15 downto 8)
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__8_n_14\,
      Q => counter_reg(9),
      R => \counter[0]_i_1__8_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cable_delay_tester_rhs_256_0_0_clock_divider_21 is
  port (
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter[0]_i_3__7_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cable_delay_tester_rhs_256_0_0_clock_divider_21 : entity is "clock_divider";
end cable_delay_tester_rhs_256_0_0_clock_divider_21;

architecture STRUCTURE of cable_delay_tester_rhs_256_0_0_clock_divider_21 is
  signal BUFGCE_inst_n_0 : STD_LOGIC;
  signal clock_out_pre_buff : STD_LOGIC;
  signal \clock_out_pre_buff_i_1__7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_10__7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_11__6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_3__7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_4__7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_5__7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_6__7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_7__7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_8__7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_9__7_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \counter_reg[0]_i_2__7_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__7_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__7_n_10\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__7_n_11\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__7_n_12\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__7_n_13\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__7_n_14\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__7_n_15\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__7_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__7_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__7_n_4\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__7_n_5\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__7_n_6\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__7_n_7\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__7_n_8\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__7_n_9\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__7_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__7_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__7_n_10\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__7_n_11\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__7_n_12\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__7_n_13\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__7_n_14\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__7_n_15\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__7_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__7_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__7_n_4\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__7_n_5\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__7_n_6\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__7_n_7\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__7_n_8\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__7_n_9\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__7_n_12\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__7_n_13\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__7_n_14\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__7_n_15\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__7_n_5\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__7_n_6\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__7_n_7\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__7_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__7_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__7_n_10\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__7_n_11\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__7_n_12\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__7_n_13\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__7_n_14\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__7_n_15\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__7_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__7_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__7_n_4\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__7_n_5\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__7_n_6\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__7_n_7\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__7_n_8\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__7_n_9\ : STD_LOGIC;
  signal \NLW_counter_reg[24]_i_1__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_counter_reg[24]_i_1__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of BUFGCE_inst : label is "PRIMITIVE";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \counter_reg[0]_i_2__7\ : label is 16;
  attribute ADDER_THRESHOLD of \counter_reg[16]_i_1__7\ : label is 16;
  attribute ADDER_THRESHOLD of \counter_reg[24]_i_1__7\ : label is 16;
  attribute ADDER_THRESHOLD of \counter_reg[8]_i_1__7\ : label is 16;
begin
BUFGCE_inst: unisim.vcomponents.BUFGCE
    generic map(
      CE_TYPE => "SYNC",
      IS_CE_INVERTED => '0',
      IS_I_INVERTED => '0',
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => '1',
      I => clock_out_pre_buff,
      O => BUFGCE_inst_n_0
    );
\clock_out_pre_buff_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \counter[0]_i_3__7_n_0\,
      I1 => counter_reg(2),
      I2 => \counter[0]_i_4__7_n_0\,
      I3 => \counter[0]_i_5__7_n_0\,
      O => \clock_out_pre_buff_i_1__7_n_0\
    );
clock_out_pre_buff_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \clock_out_pre_buff_i_1__7_n_0\,
      Q => clock_out_pre_buff,
      R => '0'
    );
\counter[0]_i_10__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(23),
      I1 => counter_reg(27),
      I2 => counter_reg(16),
      I3 => counter_reg(24),
      O => \counter[0]_i_10__7_n_0\
    );
\counter[0]_i_11__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(13),
      I1 => counter_reg(22),
      I2 => counter_reg(10),
      I3 => counter_reg(26),
      O => \counter[0]_i_11__6_n_0\
    );
\counter[0]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFDDDDDDD"
    )
        port map (
      I0 => \counter[0]_i_3__7_n_0\,
      I1 => \counter[0]_i_4__7_n_0\,
      I2 => counter_reg(2),
      I3 => counter_reg(1),
      I4 => counter_reg(0),
      I5 => \counter[0]_i_5__7_n_0\,
      O => \counter[0]_i_1__7_n_0\
    );
\counter[0]_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \counter[0]_i_7__7_n_0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => \counter[0]_i_8__7_n_0\,
      I5 => \counter[0]_i_9__7_n_0\,
      O => \counter[0]_i_3__7_n_0\
    );
\counter[0]_i_4__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(3),
      I1 => counter_reg(20),
      I2 => counter_reg(12),
      I3 => counter_reg(15),
      O => \counter[0]_i_4__7_n_0\
    );
\counter[0]_i_5__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(19),
      I1 => counter_reg(8),
      I2 => counter_reg(11),
      I3 => \counter[0]_i_10__7_n_0\,
      O => \counter[0]_i_5__7_n_0\
    );
\counter[0]_i_6__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(0),
      O => \counter[0]_i_6__7_n_0\
    );
\counter[0]_i_7__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => counter_reg(21),
      I1 => counter_reg(18),
      I2 => counter_reg(17),
      I3 => counter_reg(6),
      I4 => \counter[0]_i_11__6_n_0\,
      O => \counter[0]_i_7__7_n_0\
    );
\counter[0]_i_8__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => counter_reg(4),
      I1 => counter_reg(25),
      I2 => counter_reg(9),
      I3 => counter_reg(5),
      I4 => counter_reg(14),
      I5 => counter_reg(7),
      O => \counter[0]_i_8__7_n_0\
    );
\counter[0]_i_9__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \counter[0]_i_3__7_0\(3),
      I1 => \counter[0]_i_3__7_0\(0),
      I2 => \counter[0]_i_3__7_0\(2),
      I3 => \counter[0]_i_3__7_0\(1),
      O => \counter[0]_i_9__7_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__7_n_15\,
      Q => counter_reg(0),
      R => \counter[0]_i_1__7_n_0\
    );
\counter_reg[0]_i_2__7\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \counter_reg[0]_i_2__7_n_0\,
      CO(6) => \counter_reg[0]_i_2__7_n_1\,
      CO(5) => \counter_reg[0]_i_2__7_n_2\,
      CO(4) => \counter_reg[0]_i_2__7_n_3\,
      CO(3) => \counter_reg[0]_i_2__7_n_4\,
      CO(2) => \counter_reg[0]_i_2__7_n_5\,
      CO(1) => \counter_reg[0]_i_2__7_n_6\,
      CO(0) => \counter_reg[0]_i_2__7_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \counter_reg[0]_i_2__7_n_8\,
      O(6) => \counter_reg[0]_i_2__7_n_9\,
      O(5) => \counter_reg[0]_i_2__7_n_10\,
      O(4) => \counter_reg[0]_i_2__7_n_11\,
      O(3) => \counter_reg[0]_i_2__7_n_12\,
      O(2) => \counter_reg[0]_i_2__7_n_13\,
      O(1) => \counter_reg[0]_i_2__7_n_14\,
      O(0) => \counter_reg[0]_i_2__7_n_15\,
      S(7 downto 1) => counter_reg(7 downto 1),
      S(0) => \counter[0]_i_6__7_n_0\
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__7_n_13\,
      Q => counter_reg(10),
      R => \counter[0]_i_1__7_n_0\
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__7_n_12\,
      Q => counter_reg(11),
      R => \counter[0]_i_1__7_n_0\
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__7_n_11\,
      Q => counter_reg(12),
      R => \counter[0]_i_1__7_n_0\
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__7_n_10\,
      Q => counter_reg(13),
      R => \counter[0]_i_1__7_n_0\
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__7_n_9\,
      Q => counter_reg(14),
      R => \counter[0]_i_1__7_n_0\
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__7_n_8\,
      Q => counter_reg(15),
      R => \counter[0]_i_1__7_n_0\
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__7_n_15\,
      Q => counter_reg(16),
      R => \counter[0]_i_1__7_n_0\
    );
\counter_reg[16]_i_1__7\: unisim.vcomponents.CARRY8
     port map (
      CI => \counter_reg[8]_i_1__7_n_0\,
      CI_TOP => '0',
      CO(7) => \counter_reg[16]_i_1__7_n_0\,
      CO(6) => \counter_reg[16]_i_1__7_n_1\,
      CO(5) => \counter_reg[16]_i_1__7_n_2\,
      CO(4) => \counter_reg[16]_i_1__7_n_3\,
      CO(3) => \counter_reg[16]_i_1__7_n_4\,
      CO(2) => \counter_reg[16]_i_1__7_n_5\,
      CO(1) => \counter_reg[16]_i_1__7_n_6\,
      CO(0) => \counter_reg[16]_i_1__7_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \counter_reg[16]_i_1__7_n_8\,
      O(6) => \counter_reg[16]_i_1__7_n_9\,
      O(5) => \counter_reg[16]_i_1__7_n_10\,
      O(4) => \counter_reg[16]_i_1__7_n_11\,
      O(3) => \counter_reg[16]_i_1__7_n_12\,
      O(2) => \counter_reg[16]_i_1__7_n_13\,
      O(1) => \counter_reg[16]_i_1__7_n_14\,
      O(0) => \counter_reg[16]_i_1__7_n_15\,
      S(7 downto 0) => counter_reg(23 downto 16)
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__7_n_14\,
      Q => counter_reg(17),
      R => \counter[0]_i_1__7_n_0\
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__7_n_13\,
      Q => counter_reg(18),
      R => \counter[0]_i_1__7_n_0\
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__7_n_12\,
      Q => counter_reg(19),
      R => \counter[0]_i_1__7_n_0\
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__7_n_14\,
      Q => counter_reg(1),
      R => \counter[0]_i_1__7_n_0\
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__7_n_11\,
      Q => counter_reg(20),
      R => \counter[0]_i_1__7_n_0\
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__7_n_10\,
      Q => counter_reg(21),
      R => \counter[0]_i_1__7_n_0\
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__7_n_9\,
      Q => counter_reg(22),
      R => \counter[0]_i_1__7_n_0\
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__7_n_8\,
      Q => counter_reg(23),
      R => \counter[0]_i_1__7_n_0\
    );
\counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__7_n_15\,
      Q => counter_reg(24),
      R => \counter[0]_i_1__7_n_0\
    );
\counter_reg[24]_i_1__7\: unisim.vcomponents.CARRY8
     port map (
      CI => \counter_reg[16]_i_1__7_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_counter_reg[24]_i_1__7_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \counter_reg[24]_i_1__7_n_5\,
      CO(1) => \counter_reg[24]_i_1__7_n_6\,
      CO(0) => \counter_reg[24]_i_1__7_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 4) => \NLW_counter_reg[24]_i_1__7_O_UNCONNECTED\(7 downto 4),
      O(3) => \counter_reg[24]_i_1__7_n_12\,
      O(2) => \counter_reg[24]_i_1__7_n_13\,
      O(1) => \counter_reg[24]_i_1__7_n_14\,
      O(0) => \counter_reg[24]_i_1__7_n_15\,
      S(7 downto 4) => B"0000",
      S(3 downto 0) => counter_reg(27 downto 24)
    );
\counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__7_n_14\,
      Q => counter_reg(25),
      R => \counter[0]_i_1__7_n_0\
    );
\counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__7_n_13\,
      Q => counter_reg(26),
      R => \counter[0]_i_1__7_n_0\
    );
\counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__7_n_12\,
      Q => counter_reg(27),
      R => \counter[0]_i_1__7_n_0\
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__7_n_13\,
      Q => counter_reg(2),
      R => \counter[0]_i_1__7_n_0\
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__7_n_12\,
      Q => counter_reg(3),
      R => \counter[0]_i_1__7_n_0\
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__7_n_11\,
      Q => counter_reg(4),
      R => \counter[0]_i_1__7_n_0\
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__7_n_10\,
      Q => counter_reg(5),
      R => \counter[0]_i_1__7_n_0\
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__7_n_9\,
      Q => counter_reg(6),
      R => \counter[0]_i_1__7_n_0\
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__7_n_8\,
      Q => counter_reg(7),
      R => \counter[0]_i_1__7_n_0\
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__7_n_15\,
      Q => counter_reg(8),
      R => \counter[0]_i_1__7_n_0\
    );
\counter_reg[8]_i_1__7\: unisim.vcomponents.CARRY8
     port map (
      CI => \counter_reg[0]_i_2__7_n_0\,
      CI_TOP => '0',
      CO(7) => \counter_reg[8]_i_1__7_n_0\,
      CO(6) => \counter_reg[8]_i_1__7_n_1\,
      CO(5) => \counter_reg[8]_i_1__7_n_2\,
      CO(4) => \counter_reg[8]_i_1__7_n_3\,
      CO(3) => \counter_reg[8]_i_1__7_n_4\,
      CO(2) => \counter_reg[8]_i_1__7_n_5\,
      CO(1) => \counter_reg[8]_i_1__7_n_6\,
      CO(0) => \counter_reg[8]_i_1__7_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \counter_reg[8]_i_1__7_n_8\,
      O(6) => \counter_reg[8]_i_1__7_n_9\,
      O(5) => \counter_reg[8]_i_1__7_n_10\,
      O(4) => \counter_reg[8]_i_1__7_n_11\,
      O(3) => \counter_reg[8]_i_1__7_n_12\,
      O(2) => \counter_reg[8]_i_1__7_n_13\,
      O(1) => \counter_reg[8]_i_1__7_n_14\,
      O(0) => \counter_reg[8]_i_1__7_n_15\,
      S(7 downto 0) => counter_reg(15 downto 8)
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__7_n_14\,
      Q => counter_reg(9),
      R => \counter[0]_i_1__7_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cable_delay_tester_rhs_256_0_0_clock_divider_22 is
  port (
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter[0]_i_3__6_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cable_delay_tester_rhs_256_0_0_clock_divider_22 : entity is "clock_divider";
end cable_delay_tester_rhs_256_0_0_clock_divider_22;

architecture STRUCTURE of cable_delay_tester_rhs_256_0_0_clock_divider_22 is
  signal BUFGCE_inst_n_0 : STD_LOGIC;
  signal clock_out_pre_buff : STD_LOGIC;
  signal \clock_out_pre_buff_i_1__6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_10__6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_11__5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_3__6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_4__6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_5__6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_6__6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_7__6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_8__6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_9__6_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \counter_reg[0]_i_2__6_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__6_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__6_n_10\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__6_n_11\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__6_n_12\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__6_n_13\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__6_n_14\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__6_n_15\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__6_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__6_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__6_n_4\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__6_n_5\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__6_n_6\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__6_n_7\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__6_n_8\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__6_n_9\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__6_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__6_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__6_n_10\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__6_n_11\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__6_n_12\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__6_n_13\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__6_n_14\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__6_n_15\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__6_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__6_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__6_n_4\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__6_n_5\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__6_n_6\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__6_n_7\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__6_n_8\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__6_n_9\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__6_n_12\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__6_n_13\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__6_n_14\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__6_n_15\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__6_n_5\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__6_n_6\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__6_n_7\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__6_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__6_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__6_n_10\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__6_n_11\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__6_n_12\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__6_n_13\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__6_n_14\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__6_n_15\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__6_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__6_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__6_n_4\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__6_n_5\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__6_n_6\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__6_n_7\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__6_n_8\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__6_n_9\ : STD_LOGIC;
  signal \NLW_counter_reg[24]_i_1__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_counter_reg[24]_i_1__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of BUFGCE_inst : label is "PRIMITIVE";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \counter_reg[0]_i_2__6\ : label is 16;
  attribute ADDER_THRESHOLD of \counter_reg[16]_i_1__6\ : label is 16;
  attribute ADDER_THRESHOLD of \counter_reg[24]_i_1__6\ : label is 16;
  attribute ADDER_THRESHOLD of \counter_reg[8]_i_1__6\ : label is 16;
begin
BUFGCE_inst: unisim.vcomponents.BUFGCE
    generic map(
      CE_TYPE => "SYNC",
      IS_CE_INVERTED => '0',
      IS_I_INVERTED => '0',
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => '1',
      I => clock_out_pre_buff,
      O => BUFGCE_inst_n_0
    );
\clock_out_pre_buff_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \counter[0]_i_3__6_n_0\,
      I1 => counter_reg(2),
      I2 => \counter[0]_i_4__6_n_0\,
      I3 => \counter[0]_i_5__6_n_0\,
      O => \clock_out_pre_buff_i_1__6_n_0\
    );
clock_out_pre_buff_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \clock_out_pre_buff_i_1__6_n_0\,
      Q => clock_out_pre_buff,
      R => '0'
    );
\counter[0]_i_10__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(23),
      I1 => counter_reg(27),
      I2 => counter_reg(16),
      I3 => counter_reg(24),
      O => \counter[0]_i_10__6_n_0\
    );
\counter[0]_i_11__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(13),
      I1 => counter_reg(22),
      I2 => counter_reg(10),
      I3 => counter_reg(26),
      O => \counter[0]_i_11__5_n_0\
    );
\counter[0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFDDDDDDD"
    )
        port map (
      I0 => \counter[0]_i_3__6_n_0\,
      I1 => \counter[0]_i_4__6_n_0\,
      I2 => counter_reg(2),
      I3 => counter_reg(1),
      I4 => counter_reg(0),
      I5 => \counter[0]_i_5__6_n_0\,
      O => \counter[0]_i_1__6_n_0\
    );
\counter[0]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \counter[0]_i_7__6_n_0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => \counter[0]_i_8__6_n_0\,
      I5 => \counter[0]_i_9__6_n_0\,
      O => \counter[0]_i_3__6_n_0\
    );
\counter[0]_i_4__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(3),
      I1 => counter_reg(20),
      I2 => counter_reg(12),
      I3 => counter_reg(15),
      O => \counter[0]_i_4__6_n_0\
    );
\counter[0]_i_5__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(19),
      I1 => counter_reg(8),
      I2 => counter_reg(11),
      I3 => \counter[0]_i_10__6_n_0\,
      O => \counter[0]_i_5__6_n_0\
    );
\counter[0]_i_6__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(0),
      O => \counter[0]_i_6__6_n_0\
    );
\counter[0]_i_7__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => counter_reg(21),
      I1 => counter_reg(18),
      I2 => counter_reg(17),
      I3 => counter_reg(6),
      I4 => \counter[0]_i_11__5_n_0\,
      O => \counter[0]_i_7__6_n_0\
    );
\counter[0]_i_8__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => counter_reg(4),
      I1 => counter_reg(25),
      I2 => counter_reg(9),
      I3 => counter_reg(5),
      I4 => counter_reg(14),
      I5 => counter_reg(7),
      O => \counter[0]_i_8__6_n_0\
    );
\counter[0]_i_9__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \counter[0]_i_3__6_0\(3),
      I1 => \counter[0]_i_3__6_0\(0),
      I2 => \counter[0]_i_3__6_0\(2),
      I3 => \counter[0]_i_3__6_0\(1),
      O => \counter[0]_i_9__6_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__6_n_15\,
      Q => counter_reg(0),
      R => \counter[0]_i_1__6_n_0\
    );
\counter_reg[0]_i_2__6\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \counter_reg[0]_i_2__6_n_0\,
      CO(6) => \counter_reg[0]_i_2__6_n_1\,
      CO(5) => \counter_reg[0]_i_2__6_n_2\,
      CO(4) => \counter_reg[0]_i_2__6_n_3\,
      CO(3) => \counter_reg[0]_i_2__6_n_4\,
      CO(2) => \counter_reg[0]_i_2__6_n_5\,
      CO(1) => \counter_reg[0]_i_2__6_n_6\,
      CO(0) => \counter_reg[0]_i_2__6_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \counter_reg[0]_i_2__6_n_8\,
      O(6) => \counter_reg[0]_i_2__6_n_9\,
      O(5) => \counter_reg[0]_i_2__6_n_10\,
      O(4) => \counter_reg[0]_i_2__6_n_11\,
      O(3) => \counter_reg[0]_i_2__6_n_12\,
      O(2) => \counter_reg[0]_i_2__6_n_13\,
      O(1) => \counter_reg[0]_i_2__6_n_14\,
      O(0) => \counter_reg[0]_i_2__6_n_15\,
      S(7 downto 1) => counter_reg(7 downto 1),
      S(0) => \counter[0]_i_6__6_n_0\
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__6_n_13\,
      Q => counter_reg(10),
      R => \counter[0]_i_1__6_n_0\
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__6_n_12\,
      Q => counter_reg(11),
      R => \counter[0]_i_1__6_n_0\
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__6_n_11\,
      Q => counter_reg(12),
      R => \counter[0]_i_1__6_n_0\
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__6_n_10\,
      Q => counter_reg(13),
      R => \counter[0]_i_1__6_n_0\
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__6_n_9\,
      Q => counter_reg(14),
      R => \counter[0]_i_1__6_n_0\
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__6_n_8\,
      Q => counter_reg(15),
      R => \counter[0]_i_1__6_n_0\
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__6_n_15\,
      Q => counter_reg(16),
      R => \counter[0]_i_1__6_n_0\
    );
\counter_reg[16]_i_1__6\: unisim.vcomponents.CARRY8
     port map (
      CI => \counter_reg[8]_i_1__6_n_0\,
      CI_TOP => '0',
      CO(7) => \counter_reg[16]_i_1__6_n_0\,
      CO(6) => \counter_reg[16]_i_1__6_n_1\,
      CO(5) => \counter_reg[16]_i_1__6_n_2\,
      CO(4) => \counter_reg[16]_i_1__6_n_3\,
      CO(3) => \counter_reg[16]_i_1__6_n_4\,
      CO(2) => \counter_reg[16]_i_1__6_n_5\,
      CO(1) => \counter_reg[16]_i_1__6_n_6\,
      CO(0) => \counter_reg[16]_i_1__6_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \counter_reg[16]_i_1__6_n_8\,
      O(6) => \counter_reg[16]_i_1__6_n_9\,
      O(5) => \counter_reg[16]_i_1__6_n_10\,
      O(4) => \counter_reg[16]_i_1__6_n_11\,
      O(3) => \counter_reg[16]_i_1__6_n_12\,
      O(2) => \counter_reg[16]_i_1__6_n_13\,
      O(1) => \counter_reg[16]_i_1__6_n_14\,
      O(0) => \counter_reg[16]_i_1__6_n_15\,
      S(7 downto 0) => counter_reg(23 downto 16)
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__6_n_14\,
      Q => counter_reg(17),
      R => \counter[0]_i_1__6_n_0\
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__6_n_13\,
      Q => counter_reg(18),
      R => \counter[0]_i_1__6_n_0\
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__6_n_12\,
      Q => counter_reg(19),
      R => \counter[0]_i_1__6_n_0\
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__6_n_14\,
      Q => counter_reg(1),
      R => \counter[0]_i_1__6_n_0\
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__6_n_11\,
      Q => counter_reg(20),
      R => \counter[0]_i_1__6_n_0\
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__6_n_10\,
      Q => counter_reg(21),
      R => \counter[0]_i_1__6_n_0\
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__6_n_9\,
      Q => counter_reg(22),
      R => \counter[0]_i_1__6_n_0\
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__6_n_8\,
      Q => counter_reg(23),
      R => \counter[0]_i_1__6_n_0\
    );
\counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__6_n_15\,
      Q => counter_reg(24),
      R => \counter[0]_i_1__6_n_0\
    );
\counter_reg[24]_i_1__6\: unisim.vcomponents.CARRY8
     port map (
      CI => \counter_reg[16]_i_1__6_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_counter_reg[24]_i_1__6_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \counter_reg[24]_i_1__6_n_5\,
      CO(1) => \counter_reg[24]_i_1__6_n_6\,
      CO(0) => \counter_reg[24]_i_1__6_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 4) => \NLW_counter_reg[24]_i_1__6_O_UNCONNECTED\(7 downto 4),
      O(3) => \counter_reg[24]_i_1__6_n_12\,
      O(2) => \counter_reg[24]_i_1__6_n_13\,
      O(1) => \counter_reg[24]_i_1__6_n_14\,
      O(0) => \counter_reg[24]_i_1__6_n_15\,
      S(7 downto 4) => B"0000",
      S(3 downto 0) => counter_reg(27 downto 24)
    );
\counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__6_n_14\,
      Q => counter_reg(25),
      R => \counter[0]_i_1__6_n_0\
    );
\counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__6_n_13\,
      Q => counter_reg(26),
      R => \counter[0]_i_1__6_n_0\
    );
\counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__6_n_12\,
      Q => counter_reg(27),
      R => \counter[0]_i_1__6_n_0\
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__6_n_13\,
      Q => counter_reg(2),
      R => \counter[0]_i_1__6_n_0\
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__6_n_12\,
      Q => counter_reg(3),
      R => \counter[0]_i_1__6_n_0\
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__6_n_11\,
      Q => counter_reg(4),
      R => \counter[0]_i_1__6_n_0\
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__6_n_10\,
      Q => counter_reg(5),
      R => \counter[0]_i_1__6_n_0\
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__6_n_9\,
      Q => counter_reg(6),
      R => \counter[0]_i_1__6_n_0\
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__6_n_8\,
      Q => counter_reg(7),
      R => \counter[0]_i_1__6_n_0\
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__6_n_15\,
      Q => counter_reg(8),
      R => \counter[0]_i_1__6_n_0\
    );
\counter_reg[8]_i_1__6\: unisim.vcomponents.CARRY8
     port map (
      CI => \counter_reg[0]_i_2__6_n_0\,
      CI_TOP => '0',
      CO(7) => \counter_reg[8]_i_1__6_n_0\,
      CO(6) => \counter_reg[8]_i_1__6_n_1\,
      CO(5) => \counter_reg[8]_i_1__6_n_2\,
      CO(4) => \counter_reg[8]_i_1__6_n_3\,
      CO(3) => \counter_reg[8]_i_1__6_n_4\,
      CO(2) => \counter_reg[8]_i_1__6_n_5\,
      CO(1) => \counter_reg[8]_i_1__6_n_6\,
      CO(0) => \counter_reg[8]_i_1__6_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \counter_reg[8]_i_1__6_n_8\,
      O(6) => \counter_reg[8]_i_1__6_n_9\,
      O(5) => \counter_reg[8]_i_1__6_n_10\,
      O(4) => \counter_reg[8]_i_1__6_n_11\,
      O(3) => \counter_reg[8]_i_1__6_n_12\,
      O(2) => \counter_reg[8]_i_1__6_n_13\,
      O(1) => \counter_reg[8]_i_1__6_n_14\,
      O(0) => \counter_reg[8]_i_1__6_n_15\,
      S(7 downto 0) => counter_reg(15 downto 8)
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__6_n_14\,
      Q => counter_reg(9),
      R => \counter[0]_i_1__6_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cable_delay_tester_rhs_256_0_0_clock_divider_23 is
  port (
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter[0]_i_3__5_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cable_delay_tester_rhs_256_0_0_clock_divider_23 : entity is "clock_divider";
end cable_delay_tester_rhs_256_0_0_clock_divider_23;

architecture STRUCTURE of cable_delay_tester_rhs_256_0_0_clock_divider_23 is
  signal BUFGCE_inst_n_0 : STD_LOGIC;
  signal clock_out_pre_buff : STD_LOGIC;
  signal \clock_out_pre_buff_i_1__5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_10__5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_11__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_3__5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_4__5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_5__5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_6__5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_7__5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_8__5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_9__5_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \counter_reg[0]_i_2__5_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__5_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__5_n_10\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__5_n_11\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__5_n_12\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__5_n_13\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__5_n_14\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__5_n_15\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__5_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__5_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__5_n_4\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__5_n_5\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__5_n_6\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__5_n_7\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__5_n_8\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__5_n_9\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__5_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__5_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__5_n_10\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__5_n_11\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__5_n_12\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__5_n_13\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__5_n_14\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__5_n_15\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__5_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__5_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__5_n_4\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__5_n_5\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__5_n_6\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__5_n_7\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__5_n_8\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__5_n_9\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__5_n_12\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__5_n_13\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__5_n_14\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__5_n_15\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__5_n_5\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__5_n_6\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__5_n_7\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__5_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__5_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__5_n_10\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__5_n_11\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__5_n_12\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__5_n_13\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__5_n_14\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__5_n_15\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__5_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__5_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__5_n_4\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__5_n_5\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__5_n_6\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__5_n_7\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__5_n_8\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__5_n_9\ : STD_LOGIC;
  signal \NLW_counter_reg[24]_i_1__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_counter_reg[24]_i_1__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of BUFGCE_inst : label is "PRIMITIVE";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \counter_reg[0]_i_2__5\ : label is 16;
  attribute ADDER_THRESHOLD of \counter_reg[16]_i_1__5\ : label is 16;
  attribute ADDER_THRESHOLD of \counter_reg[24]_i_1__5\ : label is 16;
  attribute ADDER_THRESHOLD of \counter_reg[8]_i_1__5\ : label is 16;
begin
BUFGCE_inst: unisim.vcomponents.BUFGCE
    generic map(
      CE_TYPE => "SYNC",
      IS_CE_INVERTED => '0',
      IS_I_INVERTED => '0',
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => '1',
      I => clock_out_pre_buff,
      O => BUFGCE_inst_n_0
    );
\clock_out_pre_buff_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \counter[0]_i_3__5_n_0\,
      I1 => counter_reg(2),
      I2 => \counter[0]_i_4__5_n_0\,
      I3 => \counter[0]_i_5__5_n_0\,
      O => \clock_out_pre_buff_i_1__5_n_0\
    );
clock_out_pre_buff_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \clock_out_pre_buff_i_1__5_n_0\,
      Q => clock_out_pre_buff,
      R => '0'
    );
\counter[0]_i_10__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(23),
      I1 => counter_reg(27),
      I2 => counter_reg(16),
      I3 => counter_reg(24),
      O => \counter[0]_i_10__5_n_0\
    );
\counter[0]_i_11__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(13),
      I1 => counter_reg(22),
      I2 => counter_reg(10),
      I3 => counter_reg(26),
      O => \counter[0]_i_11__4_n_0\
    );
\counter[0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFDDDDDDD"
    )
        port map (
      I0 => \counter[0]_i_3__5_n_0\,
      I1 => \counter[0]_i_4__5_n_0\,
      I2 => counter_reg(2),
      I3 => counter_reg(1),
      I4 => counter_reg(0),
      I5 => \counter[0]_i_5__5_n_0\,
      O => \counter[0]_i_1__5_n_0\
    );
\counter[0]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \counter[0]_i_7__5_n_0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => \counter[0]_i_8__5_n_0\,
      I5 => \counter[0]_i_9__5_n_0\,
      O => \counter[0]_i_3__5_n_0\
    );
\counter[0]_i_4__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(3),
      I1 => counter_reg(20),
      I2 => counter_reg(12),
      I3 => counter_reg(15),
      O => \counter[0]_i_4__5_n_0\
    );
\counter[0]_i_5__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(19),
      I1 => counter_reg(8),
      I2 => counter_reg(11),
      I3 => \counter[0]_i_10__5_n_0\,
      O => \counter[0]_i_5__5_n_0\
    );
\counter[0]_i_6__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(0),
      O => \counter[0]_i_6__5_n_0\
    );
\counter[0]_i_7__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => counter_reg(21),
      I1 => counter_reg(18),
      I2 => counter_reg(17),
      I3 => counter_reg(6),
      I4 => \counter[0]_i_11__4_n_0\,
      O => \counter[0]_i_7__5_n_0\
    );
\counter[0]_i_8__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => counter_reg(4),
      I1 => counter_reg(25),
      I2 => counter_reg(9),
      I3 => counter_reg(5),
      I4 => counter_reg(14),
      I5 => counter_reg(7),
      O => \counter[0]_i_8__5_n_0\
    );
\counter[0]_i_9__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \counter[0]_i_3__5_0\(3),
      I1 => \counter[0]_i_3__5_0\(0),
      I2 => \counter[0]_i_3__5_0\(2),
      I3 => \counter[0]_i_3__5_0\(1),
      O => \counter[0]_i_9__5_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__5_n_15\,
      Q => counter_reg(0),
      R => \counter[0]_i_1__5_n_0\
    );
\counter_reg[0]_i_2__5\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \counter_reg[0]_i_2__5_n_0\,
      CO(6) => \counter_reg[0]_i_2__5_n_1\,
      CO(5) => \counter_reg[0]_i_2__5_n_2\,
      CO(4) => \counter_reg[0]_i_2__5_n_3\,
      CO(3) => \counter_reg[0]_i_2__5_n_4\,
      CO(2) => \counter_reg[0]_i_2__5_n_5\,
      CO(1) => \counter_reg[0]_i_2__5_n_6\,
      CO(0) => \counter_reg[0]_i_2__5_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \counter_reg[0]_i_2__5_n_8\,
      O(6) => \counter_reg[0]_i_2__5_n_9\,
      O(5) => \counter_reg[0]_i_2__5_n_10\,
      O(4) => \counter_reg[0]_i_2__5_n_11\,
      O(3) => \counter_reg[0]_i_2__5_n_12\,
      O(2) => \counter_reg[0]_i_2__5_n_13\,
      O(1) => \counter_reg[0]_i_2__5_n_14\,
      O(0) => \counter_reg[0]_i_2__5_n_15\,
      S(7 downto 1) => counter_reg(7 downto 1),
      S(0) => \counter[0]_i_6__5_n_0\
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__5_n_13\,
      Q => counter_reg(10),
      R => \counter[0]_i_1__5_n_0\
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__5_n_12\,
      Q => counter_reg(11),
      R => \counter[0]_i_1__5_n_0\
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__5_n_11\,
      Q => counter_reg(12),
      R => \counter[0]_i_1__5_n_0\
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__5_n_10\,
      Q => counter_reg(13),
      R => \counter[0]_i_1__5_n_0\
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__5_n_9\,
      Q => counter_reg(14),
      R => \counter[0]_i_1__5_n_0\
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__5_n_8\,
      Q => counter_reg(15),
      R => \counter[0]_i_1__5_n_0\
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__5_n_15\,
      Q => counter_reg(16),
      R => \counter[0]_i_1__5_n_0\
    );
\counter_reg[16]_i_1__5\: unisim.vcomponents.CARRY8
     port map (
      CI => \counter_reg[8]_i_1__5_n_0\,
      CI_TOP => '0',
      CO(7) => \counter_reg[16]_i_1__5_n_0\,
      CO(6) => \counter_reg[16]_i_1__5_n_1\,
      CO(5) => \counter_reg[16]_i_1__5_n_2\,
      CO(4) => \counter_reg[16]_i_1__5_n_3\,
      CO(3) => \counter_reg[16]_i_1__5_n_4\,
      CO(2) => \counter_reg[16]_i_1__5_n_5\,
      CO(1) => \counter_reg[16]_i_1__5_n_6\,
      CO(0) => \counter_reg[16]_i_1__5_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \counter_reg[16]_i_1__5_n_8\,
      O(6) => \counter_reg[16]_i_1__5_n_9\,
      O(5) => \counter_reg[16]_i_1__5_n_10\,
      O(4) => \counter_reg[16]_i_1__5_n_11\,
      O(3) => \counter_reg[16]_i_1__5_n_12\,
      O(2) => \counter_reg[16]_i_1__5_n_13\,
      O(1) => \counter_reg[16]_i_1__5_n_14\,
      O(0) => \counter_reg[16]_i_1__5_n_15\,
      S(7 downto 0) => counter_reg(23 downto 16)
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__5_n_14\,
      Q => counter_reg(17),
      R => \counter[0]_i_1__5_n_0\
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__5_n_13\,
      Q => counter_reg(18),
      R => \counter[0]_i_1__5_n_0\
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__5_n_12\,
      Q => counter_reg(19),
      R => \counter[0]_i_1__5_n_0\
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__5_n_14\,
      Q => counter_reg(1),
      R => \counter[0]_i_1__5_n_0\
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__5_n_11\,
      Q => counter_reg(20),
      R => \counter[0]_i_1__5_n_0\
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__5_n_10\,
      Q => counter_reg(21),
      R => \counter[0]_i_1__5_n_0\
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__5_n_9\,
      Q => counter_reg(22),
      R => \counter[0]_i_1__5_n_0\
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__5_n_8\,
      Q => counter_reg(23),
      R => \counter[0]_i_1__5_n_0\
    );
\counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__5_n_15\,
      Q => counter_reg(24),
      R => \counter[0]_i_1__5_n_0\
    );
\counter_reg[24]_i_1__5\: unisim.vcomponents.CARRY8
     port map (
      CI => \counter_reg[16]_i_1__5_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_counter_reg[24]_i_1__5_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \counter_reg[24]_i_1__5_n_5\,
      CO(1) => \counter_reg[24]_i_1__5_n_6\,
      CO(0) => \counter_reg[24]_i_1__5_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 4) => \NLW_counter_reg[24]_i_1__5_O_UNCONNECTED\(7 downto 4),
      O(3) => \counter_reg[24]_i_1__5_n_12\,
      O(2) => \counter_reg[24]_i_1__5_n_13\,
      O(1) => \counter_reg[24]_i_1__5_n_14\,
      O(0) => \counter_reg[24]_i_1__5_n_15\,
      S(7 downto 4) => B"0000",
      S(3 downto 0) => counter_reg(27 downto 24)
    );
\counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__5_n_14\,
      Q => counter_reg(25),
      R => \counter[0]_i_1__5_n_0\
    );
\counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__5_n_13\,
      Q => counter_reg(26),
      R => \counter[0]_i_1__5_n_0\
    );
\counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__5_n_12\,
      Q => counter_reg(27),
      R => \counter[0]_i_1__5_n_0\
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__5_n_13\,
      Q => counter_reg(2),
      R => \counter[0]_i_1__5_n_0\
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__5_n_12\,
      Q => counter_reg(3),
      R => \counter[0]_i_1__5_n_0\
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__5_n_11\,
      Q => counter_reg(4),
      R => \counter[0]_i_1__5_n_0\
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__5_n_10\,
      Q => counter_reg(5),
      R => \counter[0]_i_1__5_n_0\
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__5_n_9\,
      Q => counter_reg(6),
      R => \counter[0]_i_1__5_n_0\
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__5_n_8\,
      Q => counter_reg(7),
      R => \counter[0]_i_1__5_n_0\
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__5_n_15\,
      Q => counter_reg(8),
      R => \counter[0]_i_1__5_n_0\
    );
\counter_reg[8]_i_1__5\: unisim.vcomponents.CARRY8
     port map (
      CI => \counter_reg[0]_i_2__5_n_0\,
      CI_TOP => '0',
      CO(7) => \counter_reg[8]_i_1__5_n_0\,
      CO(6) => \counter_reg[8]_i_1__5_n_1\,
      CO(5) => \counter_reg[8]_i_1__5_n_2\,
      CO(4) => \counter_reg[8]_i_1__5_n_3\,
      CO(3) => \counter_reg[8]_i_1__5_n_4\,
      CO(2) => \counter_reg[8]_i_1__5_n_5\,
      CO(1) => \counter_reg[8]_i_1__5_n_6\,
      CO(0) => \counter_reg[8]_i_1__5_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \counter_reg[8]_i_1__5_n_8\,
      O(6) => \counter_reg[8]_i_1__5_n_9\,
      O(5) => \counter_reg[8]_i_1__5_n_10\,
      O(4) => \counter_reg[8]_i_1__5_n_11\,
      O(3) => \counter_reg[8]_i_1__5_n_12\,
      O(2) => \counter_reg[8]_i_1__5_n_13\,
      O(1) => \counter_reg[8]_i_1__5_n_14\,
      O(0) => \counter_reg[8]_i_1__5_n_15\,
      S(7 downto 0) => counter_reg(15 downto 8)
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__5_n_14\,
      Q => counter_reg(9),
      R => \counter[0]_i_1__5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cable_delay_tester_rhs_256_0_0_clock_divider_24 is
  port (
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter[0]_i_3__4_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cable_delay_tester_rhs_256_0_0_clock_divider_24 : entity is "clock_divider";
end cable_delay_tester_rhs_256_0_0_clock_divider_24;

architecture STRUCTURE of cable_delay_tester_rhs_256_0_0_clock_divider_24 is
  signal BUFGCE_inst_n_0 : STD_LOGIC;
  signal clock_out_pre_buff : STD_LOGIC;
  signal \clock_out_pre_buff_i_1__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_10__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_11__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_3__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_4__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_5__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_6__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_7__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_8__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_9__4_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \counter_reg[0]_i_2__4_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__4_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__4_n_10\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__4_n_11\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__4_n_12\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__4_n_13\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__4_n_14\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__4_n_15\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__4_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__4_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__4_n_4\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__4_n_5\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__4_n_6\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__4_n_7\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__4_n_8\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__4_n_9\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__4_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__4_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__4_n_10\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__4_n_11\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__4_n_12\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__4_n_13\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__4_n_14\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__4_n_15\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__4_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__4_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__4_n_4\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__4_n_5\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__4_n_6\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__4_n_7\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__4_n_8\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__4_n_9\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__4_n_12\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__4_n_13\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__4_n_14\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__4_n_15\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__4_n_5\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__4_n_6\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__4_n_7\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__4_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__4_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__4_n_10\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__4_n_11\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__4_n_12\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__4_n_13\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__4_n_14\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__4_n_15\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__4_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__4_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__4_n_4\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__4_n_5\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__4_n_6\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__4_n_7\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__4_n_8\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__4_n_9\ : STD_LOGIC;
  signal \NLW_counter_reg[24]_i_1__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_counter_reg[24]_i_1__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of BUFGCE_inst : label is "PRIMITIVE";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \counter_reg[0]_i_2__4\ : label is 16;
  attribute ADDER_THRESHOLD of \counter_reg[16]_i_1__4\ : label is 16;
  attribute ADDER_THRESHOLD of \counter_reg[24]_i_1__4\ : label is 16;
  attribute ADDER_THRESHOLD of \counter_reg[8]_i_1__4\ : label is 16;
begin
BUFGCE_inst: unisim.vcomponents.BUFGCE
    generic map(
      CE_TYPE => "SYNC",
      IS_CE_INVERTED => '0',
      IS_I_INVERTED => '0',
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => '1',
      I => clock_out_pre_buff,
      O => BUFGCE_inst_n_0
    );
\clock_out_pre_buff_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \counter[0]_i_3__4_n_0\,
      I1 => counter_reg(2),
      I2 => \counter[0]_i_4__4_n_0\,
      I3 => \counter[0]_i_5__4_n_0\,
      O => \clock_out_pre_buff_i_1__4_n_0\
    );
clock_out_pre_buff_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \clock_out_pre_buff_i_1__4_n_0\,
      Q => clock_out_pre_buff,
      R => '0'
    );
\counter[0]_i_10__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(23),
      I1 => counter_reg(27),
      I2 => counter_reg(16),
      I3 => counter_reg(24),
      O => \counter[0]_i_10__4_n_0\
    );
\counter[0]_i_11__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(13),
      I1 => counter_reg(22),
      I2 => counter_reg(10),
      I3 => counter_reg(26),
      O => \counter[0]_i_11__3_n_0\
    );
\counter[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFDDDDDDD"
    )
        port map (
      I0 => \counter[0]_i_3__4_n_0\,
      I1 => \counter[0]_i_4__4_n_0\,
      I2 => counter_reg(2),
      I3 => counter_reg(1),
      I4 => counter_reg(0),
      I5 => \counter[0]_i_5__4_n_0\,
      O => \counter[0]_i_1__4_n_0\
    );
\counter[0]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \counter[0]_i_7__4_n_0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => \counter[0]_i_8__4_n_0\,
      I5 => \counter[0]_i_9__4_n_0\,
      O => \counter[0]_i_3__4_n_0\
    );
\counter[0]_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(3),
      I1 => counter_reg(20),
      I2 => counter_reg(12),
      I3 => counter_reg(15),
      O => \counter[0]_i_4__4_n_0\
    );
\counter[0]_i_5__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(19),
      I1 => counter_reg(8),
      I2 => counter_reg(11),
      I3 => \counter[0]_i_10__4_n_0\,
      O => \counter[0]_i_5__4_n_0\
    );
\counter[0]_i_6__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(0),
      O => \counter[0]_i_6__4_n_0\
    );
\counter[0]_i_7__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => counter_reg(21),
      I1 => counter_reg(18),
      I2 => counter_reg(17),
      I3 => counter_reg(6),
      I4 => \counter[0]_i_11__3_n_0\,
      O => \counter[0]_i_7__4_n_0\
    );
\counter[0]_i_8__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => counter_reg(4),
      I1 => counter_reg(25),
      I2 => counter_reg(9),
      I3 => counter_reg(5),
      I4 => counter_reg(14),
      I5 => counter_reg(7),
      O => \counter[0]_i_8__4_n_0\
    );
\counter[0]_i_9__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \counter[0]_i_3__4_0\(3),
      I1 => \counter[0]_i_3__4_0\(0),
      I2 => \counter[0]_i_3__4_0\(2),
      I3 => \counter[0]_i_3__4_0\(1),
      O => \counter[0]_i_9__4_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__4_n_15\,
      Q => counter_reg(0),
      R => \counter[0]_i_1__4_n_0\
    );
\counter_reg[0]_i_2__4\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \counter_reg[0]_i_2__4_n_0\,
      CO(6) => \counter_reg[0]_i_2__4_n_1\,
      CO(5) => \counter_reg[0]_i_2__4_n_2\,
      CO(4) => \counter_reg[0]_i_2__4_n_3\,
      CO(3) => \counter_reg[0]_i_2__4_n_4\,
      CO(2) => \counter_reg[0]_i_2__4_n_5\,
      CO(1) => \counter_reg[0]_i_2__4_n_6\,
      CO(0) => \counter_reg[0]_i_2__4_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \counter_reg[0]_i_2__4_n_8\,
      O(6) => \counter_reg[0]_i_2__4_n_9\,
      O(5) => \counter_reg[0]_i_2__4_n_10\,
      O(4) => \counter_reg[0]_i_2__4_n_11\,
      O(3) => \counter_reg[0]_i_2__4_n_12\,
      O(2) => \counter_reg[0]_i_2__4_n_13\,
      O(1) => \counter_reg[0]_i_2__4_n_14\,
      O(0) => \counter_reg[0]_i_2__4_n_15\,
      S(7 downto 1) => counter_reg(7 downto 1),
      S(0) => \counter[0]_i_6__4_n_0\
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__4_n_13\,
      Q => counter_reg(10),
      R => \counter[0]_i_1__4_n_0\
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__4_n_12\,
      Q => counter_reg(11),
      R => \counter[0]_i_1__4_n_0\
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__4_n_11\,
      Q => counter_reg(12),
      R => \counter[0]_i_1__4_n_0\
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__4_n_10\,
      Q => counter_reg(13),
      R => \counter[0]_i_1__4_n_0\
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__4_n_9\,
      Q => counter_reg(14),
      R => \counter[0]_i_1__4_n_0\
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__4_n_8\,
      Q => counter_reg(15),
      R => \counter[0]_i_1__4_n_0\
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__4_n_15\,
      Q => counter_reg(16),
      R => \counter[0]_i_1__4_n_0\
    );
\counter_reg[16]_i_1__4\: unisim.vcomponents.CARRY8
     port map (
      CI => \counter_reg[8]_i_1__4_n_0\,
      CI_TOP => '0',
      CO(7) => \counter_reg[16]_i_1__4_n_0\,
      CO(6) => \counter_reg[16]_i_1__4_n_1\,
      CO(5) => \counter_reg[16]_i_1__4_n_2\,
      CO(4) => \counter_reg[16]_i_1__4_n_3\,
      CO(3) => \counter_reg[16]_i_1__4_n_4\,
      CO(2) => \counter_reg[16]_i_1__4_n_5\,
      CO(1) => \counter_reg[16]_i_1__4_n_6\,
      CO(0) => \counter_reg[16]_i_1__4_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \counter_reg[16]_i_1__4_n_8\,
      O(6) => \counter_reg[16]_i_1__4_n_9\,
      O(5) => \counter_reg[16]_i_1__4_n_10\,
      O(4) => \counter_reg[16]_i_1__4_n_11\,
      O(3) => \counter_reg[16]_i_1__4_n_12\,
      O(2) => \counter_reg[16]_i_1__4_n_13\,
      O(1) => \counter_reg[16]_i_1__4_n_14\,
      O(0) => \counter_reg[16]_i_1__4_n_15\,
      S(7 downto 0) => counter_reg(23 downto 16)
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__4_n_14\,
      Q => counter_reg(17),
      R => \counter[0]_i_1__4_n_0\
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__4_n_13\,
      Q => counter_reg(18),
      R => \counter[0]_i_1__4_n_0\
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__4_n_12\,
      Q => counter_reg(19),
      R => \counter[0]_i_1__4_n_0\
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__4_n_14\,
      Q => counter_reg(1),
      R => \counter[0]_i_1__4_n_0\
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__4_n_11\,
      Q => counter_reg(20),
      R => \counter[0]_i_1__4_n_0\
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__4_n_10\,
      Q => counter_reg(21),
      R => \counter[0]_i_1__4_n_0\
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__4_n_9\,
      Q => counter_reg(22),
      R => \counter[0]_i_1__4_n_0\
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__4_n_8\,
      Q => counter_reg(23),
      R => \counter[0]_i_1__4_n_0\
    );
\counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__4_n_15\,
      Q => counter_reg(24),
      R => \counter[0]_i_1__4_n_0\
    );
\counter_reg[24]_i_1__4\: unisim.vcomponents.CARRY8
     port map (
      CI => \counter_reg[16]_i_1__4_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_counter_reg[24]_i_1__4_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \counter_reg[24]_i_1__4_n_5\,
      CO(1) => \counter_reg[24]_i_1__4_n_6\,
      CO(0) => \counter_reg[24]_i_1__4_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 4) => \NLW_counter_reg[24]_i_1__4_O_UNCONNECTED\(7 downto 4),
      O(3) => \counter_reg[24]_i_1__4_n_12\,
      O(2) => \counter_reg[24]_i_1__4_n_13\,
      O(1) => \counter_reg[24]_i_1__4_n_14\,
      O(0) => \counter_reg[24]_i_1__4_n_15\,
      S(7 downto 4) => B"0000",
      S(3 downto 0) => counter_reg(27 downto 24)
    );
\counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__4_n_14\,
      Q => counter_reg(25),
      R => \counter[0]_i_1__4_n_0\
    );
\counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__4_n_13\,
      Q => counter_reg(26),
      R => \counter[0]_i_1__4_n_0\
    );
\counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__4_n_12\,
      Q => counter_reg(27),
      R => \counter[0]_i_1__4_n_0\
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__4_n_13\,
      Q => counter_reg(2),
      R => \counter[0]_i_1__4_n_0\
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__4_n_12\,
      Q => counter_reg(3),
      R => \counter[0]_i_1__4_n_0\
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__4_n_11\,
      Q => counter_reg(4),
      R => \counter[0]_i_1__4_n_0\
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__4_n_10\,
      Q => counter_reg(5),
      R => \counter[0]_i_1__4_n_0\
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__4_n_9\,
      Q => counter_reg(6),
      R => \counter[0]_i_1__4_n_0\
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__4_n_8\,
      Q => counter_reg(7),
      R => \counter[0]_i_1__4_n_0\
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__4_n_15\,
      Q => counter_reg(8),
      R => \counter[0]_i_1__4_n_0\
    );
\counter_reg[8]_i_1__4\: unisim.vcomponents.CARRY8
     port map (
      CI => \counter_reg[0]_i_2__4_n_0\,
      CI_TOP => '0',
      CO(7) => \counter_reg[8]_i_1__4_n_0\,
      CO(6) => \counter_reg[8]_i_1__4_n_1\,
      CO(5) => \counter_reg[8]_i_1__4_n_2\,
      CO(4) => \counter_reg[8]_i_1__4_n_3\,
      CO(3) => \counter_reg[8]_i_1__4_n_4\,
      CO(2) => \counter_reg[8]_i_1__4_n_5\,
      CO(1) => \counter_reg[8]_i_1__4_n_6\,
      CO(0) => \counter_reg[8]_i_1__4_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \counter_reg[8]_i_1__4_n_8\,
      O(6) => \counter_reg[8]_i_1__4_n_9\,
      O(5) => \counter_reg[8]_i_1__4_n_10\,
      O(4) => \counter_reg[8]_i_1__4_n_11\,
      O(3) => \counter_reg[8]_i_1__4_n_12\,
      O(2) => \counter_reg[8]_i_1__4_n_13\,
      O(1) => \counter_reg[8]_i_1__4_n_14\,
      O(0) => \counter_reg[8]_i_1__4_n_15\,
      S(7 downto 0) => counter_reg(15 downto 8)
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__4_n_14\,
      Q => counter_reg(9),
      R => \counter[0]_i_1__4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cable_delay_tester_rhs_256_0_0_clock_divider_25 is
  port (
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter[0]_i_3__3_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cable_delay_tester_rhs_256_0_0_clock_divider_25 : entity is "clock_divider";
end cable_delay_tester_rhs_256_0_0_clock_divider_25;

architecture STRUCTURE of cable_delay_tester_rhs_256_0_0_clock_divider_25 is
  signal BUFGCE_inst_n_0 : STD_LOGIC;
  signal clock_out_pre_buff : STD_LOGIC;
  signal \clock_out_pre_buff_i_1__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_10__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_11__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_3__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_4__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_5__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_6__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_7__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_8__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_9__3_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \counter_reg[0]_i_2__3_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__3_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__3_n_10\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__3_n_11\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__3_n_12\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__3_n_13\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__3_n_14\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__3_n_15\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__3_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__3_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__3_n_4\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__3_n_5\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__3_n_6\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__3_n_7\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__3_n_8\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__3_n_9\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__3_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__3_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__3_n_10\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__3_n_11\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__3_n_12\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__3_n_13\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__3_n_14\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__3_n_15\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__3_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__3_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__3_n_4\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__3_n_5\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__3_n_6\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__3_n_7\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__3_n_8\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__3_n_9\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__3_n_12\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__3_n_13\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__3_n_14\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__3_n_15\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__3_n_5\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__3_n_6\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__3_n_7\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__3_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__3_n_10\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__3_n_11\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__3_n_12\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__3_n_13\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__3_n_14\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__3_n_15\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__3_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__3_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__3_n_4\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__3_n_5\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__3_n_6\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__3_n_7\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__3_n_8\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__3_n_9\ : STD_LOGIC;
  signal \NLW_counter_reg[24]_i_1__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_counter_reg[24]_i_1__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of BUFGCE_inst : label is "PRIMITIVE";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \counter_reg[0]_i_2__3\ : label is 16;
  attribute ADDER_THRESHOLD of \counter_reg[16]_i_1__3\ : label is 16;
  attribute ADDER_THRESHOLD of \counter_reg[24]_i_1__3\ : label is 16;
  attribute ADDER_THRESHOLD of \counter_reg[8]_i_1__3\ : label is 16;
begin
BUFGCE_inst: unisim.vcomponents.BUFGCE
    generic map(
      CE_TYPE => "SYNC",
      IS_CE_INVERTED => '0',
      IS_I_INVERTED => '0',
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => '1',
      I => clock_out_pre_buff,
      O => BUFGCE_inst_n_0
    );
\clock_out_pre_buff_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \counter[0]_i_3__3_n_0\,
      I1 => counter_reg(2),
      I2 => \counter[0]_i_4__3_n_0\,
      I3 => \counter[0]_i_5__3_n_0\,
      O => \clock_out_pre_buff_i_1__3_n_0\
    );
clock_out_pre_buff_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \clock_out_pre_buff_i_1__3_n_0\,
      Q => clock_out_pre_buff,
      R => '0'
    );
\counter[0]_i_10__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(23),
      I1 => counter_reg(27),
      I2 => counter_reg(16),
      I3 => counter_reg(24),
      O => \counter[0]_i_10__3_n_0\
    );
\counter[0]_i_11__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(13),
      I1 => counter_reg(22),
      I2 => counter_reg(10),
      I3 => counter_reg(26),
      O => \counter[0]_i_11__2_n_0\
    );
\counter[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFDDDDDDD"
    )
        port map (
      I0 => \counter[0]_i_3__3_n_0\,
      I1 => \counter[0]_i_4__3_n_0\,
      I2 => counter_reg(2),
      I3 => counter_reg(1),
      I4 => counter_reg(0),
      I5 => \counter[0]_i_5__3_n_0\,
      O => \counter[0]_i_1__3_n_0\
    );
\counter[0]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \counter[0]_i_7__3_n_0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => \counter[0]_i_8__3_n_0\,
      I5 => \counter[0]_i_9__3_n_0\,
      O => \counter[0]_i_3__3_n_0\
    );
\counter[0]_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(3),
      I1 => counter_reg(20),
      I2 => counter_reg(12),
      I3 => counter_reg(15),
      O => \counter[0]_i_4__3_n_0\
    );
\counter[0]_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(19),
      I1 => counter_reg(8),
      I2 => counter_reg(11),
      I3 => \counter[0]_i_10__3_n_0\,
      O => \counter[0]_i_5__3_n_0\
    );
\counter[0]_i_6__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(0),
      O => \counter[0]_i_6__3_n_0\
    );
\counter[0]_i_7__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => counter_reg(21),
      I1 => counter_reg(18),
      I2 => counter_reg(17),
      I3 => counter_reg(6),
      I4 => \counter[0]_i_11__2_n_0\,
      O => \counter[0]_i_7__3_n_0\
    );
\counter[0]_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => counter_reg(4),
      I1 => counter_reg(25),
      I2 => counter_reg(9),
      I3 => counter_reg(5),
      I4 => counter_reg(14),
      I5 => counter_reg(7),
      O => \counter[0]_i_8__3_n_0\
    );
\counter[0]_i_9__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \counter[0]_i_3__3_0\(3),
      I1 => \counter[0]_i_3__3_0\(0),
      I2 => \counter[0]_i_3__3_0\(2),
      I3 => \counter[0]_i_3__3_0\(1),
      O => \counter[0]_i_9__3_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__3_n_15\,
      Q => counter_reg(0),
      R => \counter[0]_i_1__3_n_0\
    );
\counter_reg[0]_i_2__3\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \counter_reg[0]_i_2__3_n_0\,
      CO(6) => \counter_reg[0]_i_2__3_n_1\,
      CO(5) => \counter_reg[0]_i_2__3_n_2\,
      CO(4) => \counter_reg[0]_i_2__3_n_3\,
      CO(3) => \counter_reg[0]_i_2__3_n_4\,
      CO(2) => \counter_reg[0]_i_2__3_n_5\,
      CO(1) => \counter_reg[0]_i_2__3_n_6\,
      CO(0) => \counter_reg[0]_i_2__3_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \counter_reg[0]_i_2__3_n_8\,
      O(6) => \counter_reg[0]_i_2__3_n_9\,
      O(5) => \counter_reg[0]_i_2__3_n_10\,
      O(4) => \counter_reg[0]_i_2__3_n_11\,
      O(3) => \counter_reg[0]_i_2__3_n_12\,
      O(2) => \counter_reg[0]_i_2__3_n_13\,
      O(1) => \counter_reg[0]_i_2__3_n_14\,
      O(0) => \counter_reg[0]_i_2__3_n_15\,
      S(7 downto 1) => counter_reg(7 downto 1),
      S(0) => \counter[0]_i_6__3_n_0\
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__3_n_13\,
      Q => counter_reg(10),
      R => \counter[0]_i_1__3_n_0\
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__3_n_12\,
      Q => counter_reg(11),
      R => \counter[0]_i_1__3_n_0\
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__3_n_11\,
      Q => counter_reg(12),
      R => \counter[0]_i_1__3_n_0\
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__3_n_10\,
      Q => counter_reg(13),
      R => \counter[0]_i_1__3_n_0\
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__3_n_9\,
      Q => counter_reg(14),
      R => \counter[0]_i_1__3_n_0\
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__3_n_8\,
      Q => counter_reg(15),
      R => \counter[0]_i_1__3_n_0\
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__3_n_15\,
      Q => counter_reg(16),
      R => \counter[0]_i_1__3_n_0\
    );
\counter_reg[16]_i_1__3\: unisim.vcomponents.CARRY8
     port map (
      CI => \counter_reg[8]_i_1__3_n_0\,
      CI_TOP => '0',
      CO(7) => \counter_reg[16]_i_1__3_n_0\,
      CO(6) => \counter_reg[16]_i_1__3_n_1\,
      CO(5) => \counter_reg[16]_i_1__3_n_2\,
      CO(4) => \counter_reg[16]_i_1__3_n_3\,
      CO(3) => \counter_reg[16]_i_1__3_n_4\,
      CO(2) => \counter_reg[16]_i_1__3_n_5\,
      CO(1) => \counter_reg[16]_i_1__3_n_6\,
      CO(0) => \counter_reg[16]_i_1__3_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \counter_reg[16]_i_1__3_n_8\,
      O(6) => \counter_reg[16]_i_1__3_n_9\,
      O(5) => \counter_reg[16]_i_1__3_n_10\,
      O(4) => \counter_reg[16]_i_1__3_n_11\,
      O(3) => \counter_reg[16]_i_1__3_n_12\,
      O(2) => \counter_reg[16]_i_1__3_n_13\,
      O(1) => \counter_reg[16]_i_1__3_n_14\,
      O(0) => \counter_reg[16]_i_1__3_n_15\,
      S(7 downto 0) => counter_reg(23 downto 16)
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__3_n_14\,
      Q => counter_reg(17),
      R => \counter[0]_i_1__3_n_0\
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__3_n_13\,
      Q => counter_reg(18),
      R => \counter[0]_i_1__3_n_0\
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__3_n_12\,
      Q => counter_reg(19),
      R => \counter[0]_i_1__3_n_0\
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__3_n_14\,
      Q => counter_reg(1),
      R => \counter[0]_i_1__3_n_0\
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__3_n_11\,
      Q => counter_reg(20),
      R => \counter[0]_i_1__3_n_0\
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__3_n_10\,
      Q => counter_reg(21),
      R => \counter[0]_i_1__3_n_0\
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__3_n_9\,
      Q => counter_reg(22),
      R => \counter[0]_i_1__3_n_0\
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__3_n_8\,
      Q => counter_reg(23),
      R => \counter[0]_i_1__3_n_0\
    );
\counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__3_n_15\,
      Q => counter_reg(24),
      R => \counter[0]_i_1__3_n_0\
    );
\counter_reg[24]_i_1__3\: unisim.vcomponents.CARRY8
     port map (
      CI => \counter_reg[16]_i_1__3_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_counter_reg[24]_i_1__3_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \counter_reg[24]_i_1__3_n_5\,
      CO(1) => \counter_reg[24]_i_1__3_n_6\,
      CO(0) => \counter_reg[24]_i_1__3_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 4) => \NLW_counter_reg[24]_i_1__3_O_UNCONNECTED\(7 downto 4),
      O(3) => \counter_reg[24]_i_1__3_n_12\,
      O(2) => \counter_reg[24]_i_1__3_n_13\,
      O(1) => \counter_reg[24]_i_1__3_n_14\,
      O(0) => \counter_reg[24]_i_1__3_n_15\,
      S(7 downto 4) => B"0000",
      S(3 downto 0) => counter_reg(27 downto 24)
    );
\counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__3_n_14\,
      Q => counter_reg(25),
      R => \counter[0]_i_1__3_n_0\
    );
\counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__3_n_13\,
      Q => counter_reg(26),
      R => \counter[0]_i_1__3_n_0\
    );
\counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__3_n_12\,
      Q => counter_reg(27),
      R => \counter[0]_i_1__3_n_0\
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__3_n_13\,
      Q => counter_reg(2),
      R => \counter[0]_i_1__3_n_0\
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__3_n_12\,
      Q => counter_reg(3),
      R => \counter[0]_i_1__3_n_0\
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__3_n_11\,
      Q => counter_reg(4),
      R => \counter[0]_i_1__3_n_0\
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__3_n_10\,
      Q => counter_reg(5),
      R => \counter[0]_i_1__3_n_0\
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__3_n_9\,
      Q => counter_reg(6),
      R => \counter[0]_i_1__3_n_0\
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__3_n_8\,
      Q => counter_reg(7),
      R => \counter[0]_i_1__3_n_0\
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__3_n_15\,
      Q => counter_reg(8),
      R => \counter[0]_i_1__3_n_0\
    );
\counter_reg[8]_i_1__3\: unisim.vcomponents.CARRY8
     port map (
      CI => \counter_reg[0]_i_2__3_n_0\,
      CI_TOP => '0',
      CO(7) => \counter_reg[8]_i_1__3_n_0\,
      CO(6) => \counter_reg[8]_i_1__3_n_1\,
      CO(5) => \counter_reg[8]_i_1__3_n_2\,
      CO(4) => \counter_reg[8]_i_1__3_n_3\,
      CO(3) => \counter_reg[8]_i_1__3_n_4\,
      CO(2) => \counter_reg[8]_i_1__3_n_5\,
      CO(1) => \counter_reg[8]_i_1__3_n_6\,
      CO(0) => \counter_reg[8]_i_1__3_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \counter_reg[8]_i_1__3_n_8\,
      O(6) => \counter_reg[8]_i_1__3_n_9\,
      O(5) => \counter_reg[8]_i_1__3_n_10\,
      O(4) => \counter_reg[8]_i_1__3_n_11\,
      O(3) => \counter_reg[8]_i_1__3_n_12\,
      O(2) => \counter_reg[8]_i_1__3_n_13\,
      O(1) => \counter_reg[8]_i_1__3_n_14\,
      O(0) => \counter_reg[8]_i_1__3_n_15\,
      S(7 downto 0) => counter_reg(15 downto 8)
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__3_n_14\,
      Q => counter_reg(9),
      R => \counter[0]_i_1__3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cable_delay_tester_rhs_256_0_0_clock_divider_26 is
  port (
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter[0]_i_3__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cable_delay_tester_rhs_256_0_0_clock_divider_26 : entity is "clock_divider";
end cable_delay_tester_rhs_256_0_0_clock_divider_26;

architecture STRUCTURE of cable_delay_tester_rhs_256_0_0_clock_divider_26 is
  signal BUFGCE_inst_n_0 : STD_LOGIC;
  signal clock_out_pre_buff : STD_LOGIC;
  signal \clock_out_pre_buff_i_1__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_10__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_11__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_3__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_4__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_5__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_6__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_7__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_8__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_9__2_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \counter_reg[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__2_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__2_n_10\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__2_n_11\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__2_n_12\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__2_n_13\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__2_n_14\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__2_n_15\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__2_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__2_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__2_n_4\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__2_n_5\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__2_n_6\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__2_n_7\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__2_n_8\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__2_n_9\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__2_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__2_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__2_n_10\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__2_n_11\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__2_n_12\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__2_n_13\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__2_n_14\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__2_n_15\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__2_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__2_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__2_n_4\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__2_n_5\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__2_n_6\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__2_n_7\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__2_n_8\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__2_n_9\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__2_n_12\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__2_n_13\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__2_n_14\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__2_n_15\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__2_n_5\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__2_n_6\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__2_n_7\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__2_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__2_n_10\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__2_n_11\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__2_n_12\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__2_n_13\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__2_n_14\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__2_n_15\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__2_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__2_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__2_n_4\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__2_n_5\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__2_n_6\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__2_n_7\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__2_n_8\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__2_n_9\ : STD_LOGIC;
  signal \NLW_counter_reg[24]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_counter_reg[24]_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of BUFGCE_inst : label is "PRIMITIVE";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \counter_reg[0]_i_2__2\ : label is 16;
  attribute ADDER_THRESHOLD of \counter_reg[16]_i_1__2\ : label is 16;
  attribute ADDER_THRESHOLD of \counter_reg[24]_i_1__2\ : label is 16;
  attribute ADDER_THRESHOLD of \counter_reg[8]_i_1__2\ : label is 16;
begin
BUFGCE_inst: unisim.vcomponents.BUFGCE
    generic map(
      CE_TYPE => "SYNC",
      IS_CE_INVERTED => '0',
      IS_I_INVERTED => '0',
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => '1',
      I => clock_out_pre_buff,
      O => BUFGCE_inst_n_0
    );
\clock_out_pre_buff_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \counter[0]_i_3__2_n_0\,
      I1 => counter_reg(2),
      I2 => \counter[0]_i_4__2_n_0\,
      I3 => \counter[0]_i_5__2_n_0\,
      O => \clock_out_pre_buff_i_1__2_n_0\
    );
clock_out_pre_buff_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \clock_out_pre_buff_i_1__2_n_0\,
      Q => clock_out_pre_buff,
      R => '0'
    );
\counter[0]_i_10__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(23),
      I1 => counter_reg(27),
      I2 => counter_reg(16),
      I3 => counter_reg(24),
      O => \counter[0]_i_10__2_n_0\
    );
\counter[0]_i_11__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(13),
      I1 => counter_reg(22),
      I2 => counter_reg(10),
      I3 => counter_reg(26),
      O => \counter[0]_i_11__1_n_0\
    );
\counter[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFDDDDDDD"
    )
        port map (
      I0 => \counter[0]_i_3__2_n_0\,
      I1 => \counter[0]_i_4__2_n_0\,
      I2 => counter_reg(2),
      I3 => counter_reg(1),
      I4 => counter_reg(0),
      I5 => \counter[0]_i_5__2_n_0\,
      O => \counter[0]_i_1__2_n_0\
    );
\counter[0]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \counter[0]_i_7__2_n_0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => \counter[0]_i_8__2_n_0\,
      I5 => \counter[0]_i_9__2_n_0\,
      O => \counter[0]_i_3__2_n_0\
    );
\counter[0]_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(3),
      I1 => counter_reg(20),
      I2 => counter_reg(12),
      I3 => counter_reg(15),
      O => \counter[0]_i_4__2_n_0\
    );
\counter[0]_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(19),
      I1 => counter_reg(8),
      I2 => counter_reg(11),
      I3 => \counter[0]_i_10__2_n_0\,
      O => \counter[0]_i_5__2_n_0\
    );
\counter[0]_i_6__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(0),
      O => \counter[0]_i_6__2_n_0\
    );
\counter[0]_i_7__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => counter_reg(21),
      I1 => counter_reg(18),
      I2 => counter_reg(17),
      I3 => counter_reg(6),
      I4 => \counter[0]_i_11__1_n_0\,
      O => \counter[0]_i_7__2_n_0\
    );
\counter[0]_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => counter_reg(4),
      I1 => counter_reg(25),
      I2 => counter_reg(9),
      I3 => counter_reg(5),
      I4 => counter_reg(14),
      I5 => counter_reg(7),
      O => \counter[0]_i_8__2_n_0\
    );
\counter[0]_i_9__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \counter[0]_i_3__2_0\(3),
      I1 => \counter[0]_i_3__2_0\(0),
      I2 => \counter[0]_i_3__2_0\(2),
      I3 => \counter[0]_i_3__2_0\(1),
      O => \counter[0]_i_9__2_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__2_n_15\,
      Q => counter_reg(0),
      R => \counter[0]_i_1__2_n_0\
    );
\counter_reg[0]_i_2__2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \counter_reg[0]_i_2__2_n_0\,
      CO(6) => \counter_reg[0]_i_2__2_n_1\,
      CO(5) => \counter_reg[0]_i_2__2_n_2\,
      CO(4) => \counter_reg[0]_i_2__2_n_3\,
      CO(3) => \counter_reg[0]_i_2__2_n_4\,
      CO(2) => \counter_reg[0]_i_2__2_n_5\,
      CO(1) => \counter_reg[0]_i_2__2_n_6\,
      CO(0) => \counter_reg[0]_i_2__2_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \counter_reg[0]_i_2__2_n_8\,
      O(6) => \counter_reg[0]_i_2__2_n_9\,
      O(5) => \counter_reg[0]_i_2__2_n_10\,
      O(4) => \counter_reg[0]_i_2__2_n_11\,
      O(3) => \counter_reg[0]_i_2__2_n_12\,
      O(2) => \counter_reg[0]_i_2__2_n_13\,
      O(1) => \counter_reg[0]_i_2__2_n_14\,
      O(0) => \counter_reg[0]_i_2__2_n_15\,
      S(7 downto 1) => counter_reg(7 downto 1),
      S(0) => \counter[0]_i_6__2_n_0\
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__2_n_13\,
      Q => counter_reg(10),
      R => \counter[0]_i_1__2_n_0\
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__2_n_12\,
      Q => counter_reg(11),
      R => \counter[0]_i_1__2_n_0\
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__2_n_11\,
      Q => counter_reg(12),
      R => \counter[0]_i_1__2_n_0\
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__2_n_10\,
      Q => counter_reg(13),
      R => \counter[0]_i_1__2_n_0\
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__2_n_9\,
      Q => counter_reg(14),
      R => \counter[0]_i_1__2_n_0\
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__2_n_8\,
      Q => counter_reg(15),
      R => \counter[0]_i_1__2_n_0\
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__2_n_15\,
      Q => counter_reg(16),
      R => \counter[0]_i_1__2_n_0\
    );
\counter_reg[16]_i_1__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \counter_reg[8]_i_1__2_n_0\,
      CI_TOP => '0',
      CO(7) => \counter_reg[16]_i_1__2_n_0\,
      CO(6) => \counter_reg[16]_i_1__2_n_1\,
      CO(5) => \counter_reg[16]_i_1__2_n_2\,
      CO(4) => \counter_reg[16]_i_1__2_n_3\,
      CO(3) => \counter_reg[16]_i_1__2_n_4\,
      CO(2) => \counter_reg[16]_i_1__2_n_5\,
      CO(1) => \counter_reg[16]_i_1__2_n_6\,
      CO(0) => \counter_reg[16]_i_1__2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \counter_reg[16]_i_1__2_n_8\,
      O(6) => \counter_reg[16]_i_1__2_n_9\,
      O(5) => \counter_reg[16]_i_1__2_n_10\,
      O(4) => \counter_reg[16]_i_1__2_n_11\,
      O(3) => \counter_reg[16]_i_1__2_n_12\,
      O(2) => \counter_reg[16]_i_1__2_n_13\,
      O(1) => \counter_reg[16]_i_1__2_n_14\,
      O(0) => \counter_reg[16]_i_1__2_n_15\,
      S(7 downto 0) => counter_reg(23 downto 16)
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__2_n_14\,
      Q => counter_reg(17),
      R => \counter[0]_i_1__2_n_0\
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__2_n_13\,
      Q => counter_reg(18),
      R => \counter[0]_i_1__2_n_0\
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__2_n_12\,
      Q => counter_reg(19),
      R => \counter[0]_i_1__2_n_0\
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__2_n_14\,
      Q => counter_reg(1),
      R => \counter[0]_i_1__2_n_0\
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__2_n_11\,
      Q => counter_reg(20),
      R => \counter[0]_i_1__2_n_0\
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__2_n_10\,
      Q => counter_reg(21),
      R => \counter[0]_i_1__2_n_0\
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__2_n_9\,
      Q => counter_reg(22),
      R => \counter[0]_i_1__2_n_0\
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__2_n_8\,
      Q => counter_reg(23),
      R => \counter[0]_i_1__2_n_0\
    );
\counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__2_n_15\,
      Q => counter_reg(24),
      R => \counter[0]_i_1__2_n_0\
    );
\counter_reg[24]_i_1__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \counter_reg[16]_i_1__2_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_counter_reg[24]_i_1__2_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \counter_reg[24]_i_1__2_n_5\,
      CO(1) => \counter_reg[24]_i_1__2_n_6\,
      CO(0) => \counter_reg[24]_i_1__2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 4) => \NLW_counter_reg[24]_i_1__2_O_UNCONNECTED\(7 downto 4),
      O(3) => \counter_reg[24]_i_1__2_n_12\,
      O(2) => \counter_reg[24]_i_1__2_n_13\,
      O(1) => \counter_reg[24]_i_1__2_n_14\,
      O(0) => \counter_reg[24]_i_1__2_n_15\,
      S(7 downto 4) => B"0000",
      S(3 downto 0) => counter_reg(27 downto 24)
    );
\counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__2_n_14\,
      Q => counter_reg(25),
      R => \counter[0]_i_1__2_n_0\
    );
\counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__2_n_13\,
      Q => counter_reg(26),
      R => \counter[0]_i_1__2_n_0\
    );
\counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__2_n_12\,
      Q => counter_reg(27),
      R => \counter[0]_i_1__2_n_0\
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__2_n_13\,
      Q => counter_reg(2),
      R => \counter[0]_i_1__2_n_0\
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__2_n_12\,
      Q => counter_reg(3),
      R => \counter[0]_i_1__2_n_0\
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__2_n_11\,
      Q => counter_reg(4),
      R => \counter[0]_i_1__2_n_0\
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__2_n_10\,
      Q => counter_reg(5),
      R => \counter[0]_i_1__2_n_0\
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__2_n_9\,
      Q => counter_reg(6),
      R => \counter[0]_i_1__2_n_0\
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__2_n_8\,
      Q => counter_reg(7),
      R => \counter[0]_i_1__2_n_0\
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__2_n_15\,
      Q => counter_reg(8),
      R => \counter[0]_i_1__2_n_0\
    );
\counter_reg[8]_i_1__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \counter_reg[0]_i_2__2_n_0\,
      CI_TOP => '0',
      CO(7) => \counter_reg[8]_i_1__2_n_0\,
      CO(6) => \counter_reg[8]_i_1__2_n_1\,
      CO(5) => \counter_reg[8]_i_1__2_n_2\,
      CO(4) => \counter_reg[8]_i_1__2_n_3\,
      CO(3) => \counter_reg[8]_i_1__2_n_4\,
      CO(2) => \counter_reg[8]_i_1__2_n_5\,
      CO(1) => \counter_reg[8]_i_1__2_n_6\,
      CO(0) => \counter_reg[8]_i_1__2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \counter_reg[8]_i_1__2_n_8\,
      O(6) => \counter_reg[8]_i_1__2_n_9\,
      O(5) => \counter_reg[8]_i_1__2_n_10\,
      O(4) => \counter_reg[8]_i_1__2_n_11\,
      O(3) => \counter_reg[8]_i_1__2_n_12\,
      O(2) => \counter_reg[8]_i_1__2_n_13\,
      O(1) => \counter_reg[8]_i_1__2_n_14\,
      O(0) => \counter_reg[8]_i_1__2_n_15\,
      S(7 downto 0) => counter_reg(15 downto 8)
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__2_n_14\,
      Q => counter_reg(9),
      R => \counter[0]_i_1__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cable_delay_tester_rhs_256_0_0_clock_divider_27 is
  port (
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter[0]_i_3__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cable_delay_tester_rhs_256_0_0_clock_divider_27 : entity is "clock_divider";
end cable_delay_tester_rhs_256_0_0_clock_divider_27;

architecture STRUCTURE of cable_delay_tester_rhs_256_0_0_clock_divider_27 is
  signal BUFGCE_inst_n_0 : STD_LOGIC;
  signal clock_out_pre_buff : STD_LOGIC;
  signal \clock_out_pre_buff_i_1__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_10__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_11__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_4__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_5__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_6__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_7__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_8__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_9__1_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \counter_reg[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__1_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__1_n_10\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__1_n_11\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__1_n_12\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__1_n_13\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__1_n_14\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__1_n_15\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__1_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__1_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__1_n_4\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__1_n_5\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__1_n_6\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__1_n_7\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__1_n_8\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__1_n_9\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__1_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__1_n_10\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__1_n_11\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__1_n_12\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__1_n_13\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__1_n_14\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__1_n_15\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__1_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__1_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__1_n_4\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__1_n_5\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__1_n_6\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__1_n_7\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__1_n_8\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__1_n_9\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__1_n_12\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__1_n_13\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__1_n_14\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__1_n_15\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__1_n_5\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__1_n_6\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__1_n_7\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__1_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__1_n_10\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__1_n_11\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__1_n_12\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__1_n_13\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__1_n_14\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__1_n_15\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__1_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__1_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__1_n_4\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__1_n_5\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__1_n_6\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__1_n_7\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__1_n_8\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__1_n_9\ : STD_LOGIC;
  signal \NLW_counter_reg[24]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_counter_reg[24]_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of BUFGCE_inst : label is "PRIMITIVE";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \counter_reg[0]_i_2__1\ : label is 16;
  attribute ADDER_THRESHOLD of \counter_reg[16]_i_1__1\ : label is 16;
  attribute ADDER_THRESHOLD of \counter_reg[24]_i_1__1\ : label is 16;
  attribute ADDER_THRESHOLD of \counter_reg[8]_i_1__1\ : label is 16;
begin
BUFGCE_inst: unisim.vcomponents.BUFGCE
    generic map(
      CE_TYPE => "SYNC",
      IS_CE_INVERTED => '0',
      IS_I_INVERTED => '0',
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => '1',
      I => clock_out_pre_buff,
      O => BUFGCE_inst_n_0
    );
\clock_out_pre_buff_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \counter[0]_i_3__1_n_0\,
      I1 => counter_reg(2),
      I2 => \counter[0]_i_4__1_n_0\,
      I3 => \counter[0]_i_5__1_n_0\,
      O => \clock_out_pre_buff_i_1__1_n_0\
    );
clock_out_pre_buff_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \clock_out_pre_buff_i_1__1_n_0\,
      Q => clock_out_pre_buff,
      R => '0'
    );
\counter[0]_i_10__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(23),
      I1 => counter_reg(27),
      I2 => counter_reg(16),
      I3 => counter_reg(24),
      O => \counter[0]_i_10__1_n_0\
    );
\counter[0]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(13),
      I1 => counter_reg(22),
      I2 => counter_reg(10),
      I3 => counter_reg(26),
      O => \counter[0]_i_11__0_n_0\
    );
\counter[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFDDDDDDD"
    )
        port map (
      I0 => \counter[0]_i_3__1_n_0\,
      I1 => \counter[0]_i_4__1_n_0\,
      I2 => counter_reg(2),
      I3 => counter_reg(1),
      I4 => counter_reg(0),
      I5 => \counter[0]_i_5__1_n_0\,
      O => \counter[0]_i_1__1_n_0\
    );
\counter[0]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \counter[0]_i_7__1_n_0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => \counter[0]_i_8__1_n_0\,
      I5 => \counter[0]_i_9__1_n_0\,
      O => \counter[0]_i_3__1_n_0\
    );
\counter[0]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(3),
      I1 => counter_reg(20),
      I2 => counter_reg(12),
      I3 => counter_reg(15),
      O => \counter[0]_i_4__1_n_0\
    );
\counter[0]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(19),
      I1 => counter_reg(8),
      I2 => counter_reg(11),
      I3 => \counter[0]_i_10__1_n_0\,
      O => \counter[0]_i_5__1_n_0\
    );
\counter[0]_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(0),
      O => \counter[0]_i_6__1_n_0\
    );
\counter[0]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => counter_reg(21),
      I1 => counter_reg(18),
      I2 => counter_reg(17),
      I3 => counter_reg(6),
      I4 => \counter[0]_i_11__0_n_0\,
      O => \counter[0]_i_7__1_n_0\
    );
\counter[0]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => counter_reg(4),
      I1 => counter_reg(25),
      I2 => counter_reg(9),
      I3 => counter_reg(5),
      I4 => counter_reg(14),
      I5 => counter_reg(7),
      O => \counter[0]_i_8__1_n_0\
    );
\counter[0]_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \counter[0]_i_3__1_0\(3),
      I1 => \counter[0]_i_3__1_0\(0),
      I2 => \counter[0]_i_3__1_0\(2),
      I3 => \counter[0]_i_3__1_0\(1),
      O => \counter[0]_i_9__1_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__1_n_15\,
      Q => counter_reg(0),
      R => \counter[0]_i_1__1_n_0\
    );
\counter_reg[0]_i_2__1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \counter_reg[0]_i_2__1_n_0\,
      CO(6) => \counter_reg[0]_i_2__1_n_1\,
      CO(5) => \counter_reg[0]_i_2__1_n_2\,
      CO(4) => \counter_reg[0]_i_2__1_n_3\,
      CO(3) => \counter_reg[0]_i_2__1_n_4\,
      CO(2) => \counter_reg[0]_i_2__1_n_5\,
      CO(1) => \counter_reg[0]_i_2__1_n_6\,
      CO(0) => \counter_reg[0]_i_2__1_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \counter_reg[0]_i_2__1_n_8\,
      O(6) => \counter_reg[0]_i_2__1_n_9\,
      O(5) => \counter_reg[0]_i_2__1_n_10\,
      O(4) => \counter_reg[0]_i_2__1_n_11\,
      O(3) => \counter_reg[0]_i_2__1_n_12\,
      O(2) => \counter_reg[0]_i_2__1_n_13\,
      O(1) => \counter_reg[0]_i_2__1_n_14\,
      O(0) => \counter_reg[0]_i_2__1_n_15\,
      S(7 downto 1) => counter_reg(7 downto 1),
      S(0) => \counter[0]_i_6__1_n_0\
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__1_n_13\,
      Q => counter_reg(10),
      R => \counter[0]_i_1__1_n_0\
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__1_n_12\,
      Q => counter_reg(11),
      R => \counter[0]_i_1__1_n_0\
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__1_n_11\,
      Q => counter_reg(12),
      R => \counter[0]_i_1__1_n_0\
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__1_n_10\,
      Q => counter_reg(13),
      R => \counter[0]_i_1__1_n_0\
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__1_n_9\,
      Q => counter_reg(14),
      R => \counter[0]_i_1__1_n_0\
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__1_n_8\,
      Q => counter_reg(15),
      R => \counter[0]_i_1__1_n_0\
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__1_n_15\,
      Q => counter_reg(16),
      R => \counter[0]_i_1__1_n_0\
    );
\counter_reg[16]_i_1__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \counter_reg[8]_i_1__1_n_0\,
      CI_TOP => '0',
      CO(7) => \counter_reg[16]_i_1__1_n_0\,
      CO(6) => \counter_reg[16]_i_1__1_n_1\,
      CO(5) => \counter_reg[16]_i_1__1_n_2\,
      CO(4) => \counter_reg[16]_i_1__1_n_3\,
      CO(3) => \counter_reg[16]_i_1__1_n_4\,
      CO(2) => \counter_reg[16]_i_1__1_n_5\,
      CO(1) => \counter_reg[16]_i_1__1_n_6\,
      CO(0) => \counter_reg[16]_i_1__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \counter_reg[16]_i_1__1_n_8\,
      O(6) => \counter_reg[16]_i_1__1_n_9\,
      O(5) => \counter_reg[16]_i_1__1_n_10\,
      O(4) => \counter_reg[16]_i_1__1_n_11\,
      O(3) => \counter_reg[16]_i_1__1_n_12\,
      O(2) => \counter_reg[16]_i_1__1_n_13\,
      O(1) => \counter_reg[16]_i_1__1_n_14\,
      O(0) => \counter_reg[16]_i_1__1_n_15\,
      S(7 downto 0) => counter_reg(23 downto 16)
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__1_n_14\,
      Q => counter_reg(17),
      R => \counter[0]_i_1__1_n_0\
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__1_n_13\,
      Q => counter_reg(18),
      R => \counter[0]_i_1__1_n_0\
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__1_n_12\,
      Q => counter_reg(19),
      R => \counter[0]_i_1__1_n_0\
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__1_n_14\,
      Q => counter_reg(1),
      R => \counter[0]_i_1__1_n_0\
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__1_n_11\,
      Q => counter_reg(20),
      R => \counter[0]_i_1__1_n_0\
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__1_n_10\,
      Q => counter_reg(21),
      R => \counter[0]_i_1__1_n_0\
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__1_n_9\,
      Q => counter_reg(22),
      R => \counter[0]_i_1__1_n_0\
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__1_n_8\,
      Q => counter_reg(23),
      R => \counter[0]_i_1__1_n_0\
    );
\counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__1_n_15\,
      Q => counter_reg(24),
      R => \counter[0]_i_1__1_n_0\
    );
\counter_reg[24]_i_1__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \counter_reg[16]_i_1__1_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_counter_reg[24]_i_1__1_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \counter_reg[24]_i_1__1_n_5\,
      CO(1) => \counter_reg[24]_i_1__1_n_6\,
      CO(0) => \counter_reg[24]_i_1__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 4) => \NLW_counter_reg[24]_i_1__1_O_UNCONNECTED\(7 downto 4),
      O(3) => \counter_reg[24]_i_1__1_n_12\,
      O(2) => \counter_reg[24]_i_1__1_n_13\,
      O(1) => \counter_reg[24]_i_1__1_n_14\,
      O(0) => \counter_reg[24]_i_1__1_n_15\,
      S(7 downto 4) => B"0000",
      S(3 downto 0) => counter_reg(27 downto 24)
    );
\counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__1_n_14\,
      Q => counter_reg(25),
      R => \counter[0]_i_1__1_n_0\
    );
\counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__1_n_13\,
      Q => counter_reg(26),
      R => \counter[0]_i_1__1_n_0\
    );
\counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__1_n_12\,
      Q => counter_reg(27),
      R => \counter[0]_i_1__1_n_0\
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__1_n_13\,
      Q => counter_reg(2),
      R => \counter[0]_i_1__1_n_0\
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__1_n_12\,
      Q => counter_reg(3),
      R => \counter[0]_i_1__1_n_0\
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__1_n_11\,
      Q => counter_reg(4),
      R => \counter[0]_i_1__1_n_0\
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__1_n_10\,
      Q => counter_reg(5),
      R => \counter[0]_i_1__1_n_0\
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__1_n_9\,
      Q => counter_reg(6),
      R => \counter[0]_i_1__1_n_0\
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__1_n_8\,
      Q => counter_reg(7),
      R => \counter[0]_i_1__1_n_0\
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__1_n_15\,
      Q => counter_reg(8),
      R => \counter[0]_i_1__1_n_0\
    );
\counter_reg[8]_i_1__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \counter_reg[0]_i_2__1_n_0\,
      CI_TOP => '0',
      CO(7) => \counter_reg[8]_i_1__1_n_0\,
      CO(6) => \counter_reg[8]_i_1__1_n_1\,
      CO(5) => \counter_reg[8]_i_1__1_n_2\,
      CO(4) => \counter_reg[8]_i_1__1_n_3\,
      CO(3) => \counter_reg[8]_i_1__1_n_4\,
      CO(2) => \counter_reg[8]_i_1__1_n_5\,
      CO(1) => \counter_reg[8]_i_1__1_n_6\,
      CO(0) => \counter_reg[8]_i_1__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \counter_reg[8]_i_1__1_n_8\,
      O(6) => \counter_reg[8]_i_1__1_n_9\,
      O(5) => \counter_reg[8]_i_1__1_n_10\,
      O(4) => \counter_reg[8]_i_1__1_n_11\,
      O(3) => \counter_reg[8]_i_1__1_n_12\,
      O(2) => \counter_reg[8]_i_1__1_n_13\,
      O(1) => \counter_reg[8]_i_1__1_n_14\,
      O(0) => \counter_reg[8]_i_1__1_n_15\,
      S(7 downto 0) => counter_reg(15 downto 8)
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__1_n_14\,
      Q => counter_reg(9),
      R => \counter[0]_i_1__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cable_delay_tester_rhs_256_0_0_clock_divider_28 is
  port (
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter[0]_i_3__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cable_delay_tester_rhs_256_0_0_clock_divider_28 : entity is "clock_divider";
end cable_delay_tester_rhs_256_0_0_clock_divider_28;

architecture STRUCTURE of cable_delay_tester_rhs_256_0_0_clock_divider_28 is
  signal BUFGCE_inst_n_0 : STD_LOGIC;
  signal clock_out_pre_buff : STD_LOGIC;
  signal \clock_out_pre_buff_i_1__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_10__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_11_n_0\ : STD_LOGIC;
  signal \counter[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_8__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_9__0_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \counter_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__0_n_10\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__0_n_11\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__0_n_12\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__0_n_13\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__0_n_14\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__0_n_15\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__0_n_4\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__0_n_6\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__0_n_7\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__0_n_8\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__0_n_9\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__0_n_10\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__0_n_11\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__0_n_12\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__0_n_13\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__0_n_14\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__0_n_15\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__0_n_8\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__0_n_9\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__0_n_12\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__0_n_13\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__0_n_14\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__0_n_15\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__0_n_5\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__0_n_6\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__0_n_7\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__0_n_10\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__0_n_11\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__0_n_12\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__0_n_13\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__0_n_14\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__0_n_15\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__0_n_8\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__0_n_9\ : STD_LOGIC;
  signal \NLW_counter_reg[24]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_counter_reg[24]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of BUFGCE_inst : label is "PRIMITIVE";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \counter_reg[0]_i_2__0\ : label is 16;
  attribute ADDER_THRESHOLD of \counter_reg[16]_i_1__0\ : label is 16;
  attribute ADDER_THRESHOLD of \counter_reg[24]_i_1__0\ : label is 16;
  attribute ADDER_THRESHOLD of \counter_reg[8]_i_1__0\ : label is 16;
begin
BUFGCE_inst: unisim.vcomponents.BUFGCE
    generic map(
      CE_TYPE => "SYNC",
      IS_CE_INVERTED => '0',
      IS_I_INVERTED => '0',
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => '1',
      I => clock_out_pre_buff,
      O => BUFGCE_inst_n_0
    );
\clock_out_pre_buff_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \counter[0]_i_3__0_n_0\,
      I1 => counter_reg(2),
      I2 => \counter[0]_i_4__0_n_0\,
      I3 => \counter[0]_i_5__0_n_0\,
      O => \clock_out_pre_buff_i_1__0_n_0\
    );
clock_out_pre_buff_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \clock_out_pre_buff_i_1__0_n_0\,
      Q => clock_out_pre_buff,
      R => '0'
    );
\counter[0]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(23),
      I1 => counter_reg(27),
      I2 => counter_reg(16),
      I3 => counter_reg(24),
      O => \counter[0]_i_10__0_n_0\
    );
\counter[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(13),
      I1 => counter_reg(22),
      I2 => counter_reg(10),
      I3 => counter_reg(26),
      O => \counter[0]_i_11_n_0\
    );
\counter[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFDDDDDDD"
    )
        port map (
      I0 => \counter[0]_i_3__0_n_0\,
      I1 => \counter[0]_i_4__0_n_0\,
      I2 => counter_reg(2),
      I3 => counter_reg(1),
      I4 => counter_reg(0),
      I5 => \counter[0]_i_5__0_n_0\,
      O => \counter[0]_i_1__0_n_0\
    );
\counter[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \counter[0]_i_7__0_n_0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => \counter[0]_i_8__0_n_0\,
      I5 => \counter[0]_i_9__0_n_0\,
      O => \counter[0]_i_3__0_n_0\
    );
\counter[0]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(3),
      I1 => counter_reg(20),
      I2 => counter_reg(12),
      I3 => counter_reg(15),
      O => \counter[0]_i_4__0_n_0\
    );
\counter[0]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(19),
      I1 => counter_reg(8),
      I2 => counter_reg(11),
      I3 => \counter[0]_i_10__0_n_0\,
      O => \counter[0]_i_5__0_n_0\
    );
\counter[0]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(0),
      O => \counter[0]_i_6__0_n_0\
    );
\counter[0]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => counter_reg(21),
      I1 => counter_reg(18),
      I2 => counter_reg(17),
      I3 => counter_reg(6),
      I4 => \counter[0]_i_11_n_0\,
      O => \counter[0]_i_7__0_n_0\
    );
\counter[0]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => counter_reg(4),
      I1 => counter_reg(25),
      I2 => counter_reg(9),
      I3 => counter_reg(5),
      I4 => counter_reg(14),
      I5 => counter_reg(7),
      O => \counter[0]_i_8__0_n_0\
    );
\counter[0]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \counter[0]_i_3__0_0\(3),
      I1 => \counter[0]_i_3__0_0\(0),
      I2 => \counter[0]_i_3__0_0\(2),
      I3 => \counter[0]_i_3__0_0\(1),
      O => \counter[0]_i_9__0_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__0_n_15\,
      Q => counter_reg(0),
      R => \counter[0]_i_1__0_n_0\
    );
\counter_reg[0]_i_2__0\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \counter_reg[0]_i_2__0_n_0\,
      CO(6) => \counter_reg[0]_i_2__0_n_1\,
      CO(5) => \counter_reg[0]_i_2__0_n_2\,
      CO(4) => \counter_reg[0]_i_2__0_n_3\,
      CO(3) => \counter_reg[0]_i_2__0_n_4\,
      CO(2) => \counter_reg[0]_i_2__0_n_5\,
      CO(1) => \counter_reg[0]_i_2__0_n_6\,
      CO(0) => \counter_reg[0]_i_2__0_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \counter_reg[0]_i_2__0_n_8\,
      O(6) => \counter_reg[0]_i_2__0_n_9\,
      O(5) => \counter_reg[0]_i_2__0_n_10\,
      O(4) => \counter_reg[0]_i_2__0_n_11\,
      O(3) => \counter_reg[0]_i_2__0_n_12\,
      O(2) => \counter_reg[0]_i_2__0_n_13\,
      O(1) => \counter_reg[0]_i_2__0_n_14\,
      O(0) => \counter_reg[0]_i_2__0_n_15\,
      S(7 downto 1) => counter_reg(7 downto 1),
      S(0) => \counter[0]_i_6__0_n_0\
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__0_n_13\,
      Q => counter_reg(10),
      R => \counter[0]_i_1__0_n_0\
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__0_n_12\,
      Q => counter_reg(11),
      R => \counter[0]_i_1__0_n_0\
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__0_n_11\,
      Q => counter_reg(12),
      R => \counter[0]_i_1__0_n_0\
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__0_n_10\,
      Q => counter_reg(13),
      R => \counter[0]_i_1__0_n_0\
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__0_n_9\,
      Q => counter_reg(14),
      R => \counter[0]_i_1__0_n_0\
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__0_n_8\,
      Q => counter_reg(15),
      R => \counter[0]_i_1__0_n_0\
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__0_n_15\,
      Q => counter_reg(16),
      R => \counter[0]_i_1__0_n_0\
    );
\counter_reg[16]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \counter_reg[8]_i_1__0_n_0\,
      CI_TOP => '0',
      CO(7) => \counter_reg[16]_i_1__0_n_0\,
      CO(6) => \counter_reg[16]_i_1__0_n_1\,
      CO(5) => \counter_reg[16]_i_1__0_n_2\,
      CO(4) => \counter_reg[16]_i_1__0_n_3\,
      CO(3) => \counter_reg[16]_i_1__0_n_4\,
      CO(2) => \counter_reg[16]_i_1__0_n_5\,
      CO(1) => \counter_reg[16]_i_1__0_n_6\,
      CO(0) => \counter_reg[16]_i_1__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \counter_reg[16]_i_1__0_n_8\,
      O(6) => \counter_reg[16]_i_1__0_n_9\,
      O(5) => \counter_reg[16]_i_1__0_n_10\,
      O(4) => \counter_reg[16]_i_1__0_n_11\,
      O(3) => \counter_reg[16]_i_1__0_n_12\,
      O(2) => \counter_reg[16]_i_1__0_n_13\,
      O(1) => \counter_reg[16]_i_1__0_n_14\,
      O(0) => \counter_reg[16]_i_1__0_n_15\,
      S(7 downto 0) => counter_reg(23 downto 16)
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__0_n_14\,
      Q => counter_reg(17),
      R => \counter[0]_i_1__0_n_0\
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__0_n_13\,
      Q => counter_reg(18),
      R => \counter[0]_i_1__0_n_0\
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__0_n_12\,
      Q => counter_reg(19),
      R => \counter[0]_i_1__0_n_0\
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__0_n_14\,
      Q => counter_reg(1),
      R => \counter[0]_i_1__0_n_0\
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__0_n_11\,
      Q => counter_reg(20),
      R => \counter[0]_i_1__0_n_0\
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__0_n_10\,
      Q => counter_reg(21),
      R => \counter[0]_i_1__0_n_0\
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__0_n_9\,
      Q => counter_reg(22),
      R => \counter[0]_i_1__0_n_0\
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__0_n_8\,
      Q => counter_reg(23),
      R => \counter[0]_i_1__0_n_0\
    );
\counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__0_n_15\,
      Q => counter_reg(24),
      R => \counter[0]_i_1__0_n_0\
    );
\counter_reg[24]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \counter_reg[16]_i_1__0_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_counter_reg[24]_i_1__0_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \counter_reg[24]_i_1__0_n_5\,
      CO(1) => \counter_reg[24]_i_1__0_n_6\,
      CO(0) => \counter_reg[24]_i_1__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 4) => \NLW_counter_reg[24]_i_1__0_O_UNCONNECTED\(7 downto 4),
      O(3) => \counter_reg[24]_i_1__0_n_12\,
      O(2) => \counter_reg[24]_i_1__0_n_13\,
      O(1) => \counter_reg[24]_i_1__0_n_14\,
      O(0) => \counter_reg[24]_i_1__0_n_15\,
      S(7 downto 4) => B"0000",
      S(3 downto 0) => counter_reg(27 downto 24)
    );
\counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__0_n_14\,
      Q => counter_reg(25),
      R => \counter[0]_i_1__0_n_0\
    );
\counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__0_n_13\,
      Q => counter_reg(26),
      R => \counter[0]_i_1__0_n_0\
    );
\counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__0_n_12\,
      Q => counter_reg(27),
      R => \counter[0]_i_1__0_n_0\
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__0_n_13\,
      Q => counter_reg(2),
      R => \counter[0]_i_1__0_n_0\
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__0_n_12\,
      Q => counter_reg(3),
      R => \counter[0]_i_1__0_n_0\
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__0_n_11\,
      Q => counter_reg(4),
      R => \counter[0]_i_1__0_n_0\
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__0_n_10\,
      Q => counter_reg(5),
      R => \counter[0]_i_1__0_n_0\
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__0_n_9\,
      Q => counter_reg(6),
      R => \counter[0]_i_1__0_n_0\
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__0_n_8\,
      Q => counter_reg(7),
      R => \counter[0]_i_1__0_n_0\
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__0_n_15\,
      Q => counter_reg(8),
      R => \counter[0]_i_1__0_n_0\
    );
\counter_reg[8]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \counter_reg[0]_i_2__0_n_0\,
      CI_TOP => '0',
      CO(7) => \counter_reg[8]_i_1__0_n_0\,
      CO(6) => \counter_reg[8]_i_1__0_n_1\,
      CO(5) => \counter_reg[8]_i_1__0_n_2\,
      CO(4) => \counter_reg[8]_i_1__0_n_3\,
      CO(3) => \counter_reg[8]_i_1__0_n_4\,
      CO(2) => \counter_reg[8]_i_1__0_n_5\,
      CO(1) => \counter_reg[8]_i_1__0_n_6\,
      CO(0) => \counter_reg[8]_i_1__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \counter_reg[8]_i_1__0_n_8\,
      O(6) => \counter_reg[8]_i_1__0_n_9\,
      O(5) => \counter_reg[8]_i_1__0_n_10\,
      O(4) => \counter_reg[8]_i_1__0_n_11\,
      O(3) => \counter_reg[8]_i_1__0_n_12\,
      O(2) => \counter_reg[8]_i_1__0_n_13\,
      O(1) => \counter_reg[8]_i_1__0_n_14\,
      O(0) => \counter_reg[8]_i_1__0_n_15\,
      S(7 downto 0) => counter_reg(15 downto 8)
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__0_n_14\,
      Q => counter_reg(9),
      R => \counter[0]_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cable_delay_tester_rhs_256_0_0_clock_divider_29 is
  port (
    SCLK : out STD_LOGIC;
    \FSM_sequential_state_reg[1]\ : out STD_LOGIC;
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    MOSI_reg : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cable_delay_tester_rhs_256_0_0_clock_divider_29 : entity is "clock_divider";
end cable_delay_tester_rhs_256_0_0_clock_divider_29;

architecture STRUCTURE of cable_delay_tester_rhs_256_0_0_clock_divider_29 is
  signal \^fsm_sequential_state_reg[1]\ : STD_LOGIC;
  signal clock_out_pre_buff : STD_LOGIC;
  signal clock_out_pre_buff_i_1_n_0 : STD_LOGIC;
  signal \counter[0]_i_10_n_0\ : STD_LOGIC;
  signal \counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_8_n_0\ : STD_LOGIC;
  signal \counter[0]_i_9_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \counter_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_13\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_14\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_15\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_12\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_13\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_14\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_15\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \NLW_counter_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_counter_reg[24]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of BUFGCE_inst : label is "PRIMITIVE";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \counter_reg[0]_i_2\ : label is 16;
  attribute ADDER_THRESHOLD of \counter_reg[16]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \counter_reg[24]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \counter_reg[8]_i_1\ : label is 16;
begin
  \FSM_sequential_state_reg[1]\ <= \^fsm_sequential_state_reg[1]\;
BUFGCE_inst: unisim.vcomponents.BUFGCE
    generic map(
      CE_TYPE => "SYNC",
      IS_CE_INVERTED => '0',
      IS_I_INVERTED => '0',
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => '1',
      I => clock_out_pre_buff,
      O => SCLK
    );
MOSI_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => MOSI_reg(1),
      I1 => MOSI_reg(2),
      I2 => MOSI_reg(0),
      O => \^fsm_sequential_state_reg[1]\
    );
clock_out_pre_buff_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \counter[0]_i_3_n_0\,
      I1 => counter_reg(2),
      I2 => \counter[0]_i_4_n_0\,
      I3 => \counter[0]_i_5_n_0\,
      O => clock_out_pre_buff_i_1_n_0
    );
clock_out_pre_buff_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => clock_out_pre_buff_i_1_n_0,
      Q => clock_out_pre_buff,
      R => '0'
    );
\counter[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFDDDDDDD"
    )
        port map (
      I0 => \counter[0]_i_3_n_0\,
      I1 => \counter[0]_i_4_n_0\,
      I2 => counter_reg(2),
      I3 => counter_reg(1),
      I4 => counter_reg(0),
      I5 => \counter[0]_i_5_n_0\,
      O => \counter[0]_i_1_n_0\
    );
\counter[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(17),
      I1 => counter_reg(9),
      I2 => counter_reg(14),
      I3 => counter_reg(13),
      O => \counter[0]_i_10_n_0\
    );
\counter[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222222222220"
    )
        port map (
      I0 => \counter[0]_i_7_n_0\,
      I1 => \counter[0]_i_8_n_0\,
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => \counter[0]_i_3_n_0\
    );
\counter[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(20),
      I1 => counter_reg(12),
      I2 => counter_reg(3),
      I3 => counter_reg(15),
      O => \counter[0]_i_4_n_0\
    );
\counter[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(27),
      I1 => counter_reg(19),
      I2 => counter_reg(16),
      I3 => \counter[0]_i_9_n_0\,
      O => \counter[0]_i_5_n_0\
    );
\counter[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(0),
      O => \counter[0]_i_6_n_0\
    );
\counter[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[1]\,
      I1 => \counter[0]_i_10_n_0\,
      I2 => counter_reg(25),
      I3 => counter_reg(21),
      I4 => counter_reg(22),
      I5 => counter_reg(10),
      O => \counter[0]_i_7_n_0\
    );
\counter[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(26),
      I2 => counter_reg(4),
      I3 => counter_reg(7),
      I4 => counter_reg(18),
      I5 => counter_reg(6),
      O => \counter[0]_i_8_n_0\
    );
\counter[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(24),
      I1 => counter_reg(8),
      I2 => counter_reg(11),
      I3 => counter_reg(23),
      O => \counter[0]_i_9_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2_n_15\,
      Q => counter_reg(0),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \counter_reg[0]_i_2_n_0\,
      CO(6) => \counter_reg[0]_i_2_n_1\,
      CO(5) => \counter_reg[0]_i_2_n_2\,
      CO(4) => \counter_reg[0]_i_2_n_3\,
      CO(3) => \counter_reg[0]_i_2_n_4\,
      CO(2) => \counter_reg[0]_i_2_n_5\,
      CO(1) => \counter_reg[0]_i_2_n_6\,
      CO(0) => \counter_reg[0]_i_2_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \counter_reg[0]_i_2_n_8\,
      O(6) => \counter_reg[0]_i_2_n_9\,
      O(5) => \counter_reg[0]_i_2_n_10\,
      O(4) => \counter_reg[0]_i_2_n_11\,
      O(3) => \counter_reg[0]_i_2_n_12\,
      O(2) => \counter_reg[0]_i_2_n_13\,
      O(1) => \counter_reg[0]_i_2_n_14\,
      O(0) => \counter_reg[0]_i_2_n_15\,
      S(7 downto 1) => counter_reg(7 downto 1),
      S(0) => \counter[0]_i_6_n_0\
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1_n_13\,
      Q => counter_reg(10),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1_n_12\,
      Q => counter_reg(11),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1_n_11\,
      Q => counter_reg(12),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1_n_10\,
      Q => counter_reg(13),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1_n_9\,
      Q => counter_reg(14),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1_n_8\,
      Q => counter_reg(15),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1_n_15\,
      Q => counter_reg(16),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \counter_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \counter_reg[16]_i_1_n_0\,
      CO(6) => \counter_reg[16]_i_1_n_1\,
      CO(5) => \counter_reg[16]_i_1_n_2\,
      CO(4) => \counter_reg[16]_i_1_n_3\,
      CO(3) => \counter_reg[16]_i_1_n_4\,
      CO(2) => \counter_reg[16]_i_1_n_5\,
      CO(1) => \counter_reg[16]_i_1_n_6\,
      CO(0) => \counter_reg[16]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \counter_reg[16]_i_1_n_8\,
      O(6) => \counter_reg[16]_i_1_n_9\,
      O(5) => \counter_reg[16]_i_1_n_10\,
      O(4) => \counter_reg[16]_i_1_n_11\,
      O(3) => \counter_reg[16]_i_1_n_12\,
      O(2) => \counter_reg[16]_i_1_n_13\,
      O(1) => \counter_reg[16]_i_1_n_14\,
      O(0) => \counter_reg[16]_i_1_n_15\,
      S(7 downto 0) => counter_reg(23 downto 16)
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1_n_14\,
      Q => counter_reg(17),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1_n_13\,
      Q => counter_reg(18),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1_n_12\,
      Q => counter_reg(19),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2_n_14\,
      Q => counter_reg(1),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1_n_11\,
      Q => counter_reg(20),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1_n_10\,
      Q => counter_reg(21),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1_n_9\,
      Q => counter_reg(22),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1_n_8\,
      Q => counter_reg(23),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1_n_15\,
      Q => counter_reg(24),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \counter_reg[16]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_counter_reg[24]_i_1_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \counter_reg[24]_i_1_n_5\,
      CO(1) => \counter_reg[24]_i_1_n_6\,
      CO(0) => \counter_reg[24]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 4) => \NLW_counter_reg[24]_i_1_O_UNCONNECTED\(7 downto 4),
      O(3) => \counter_reg[24]_i_1_n_12\,
      O(2) => \counter_reg[24]_i_1_n_13\,
      O(1) => \counter_reg[24]_i_1_n_14\,
      O(0) => \counter_reg[24]_i_1_n_15\,
      S(7 downto 4) => B"0000",
      S(3 downto 0) => counter_reg(27 downto 24)
    );
\counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1_n_14\,
      Q => counter_reg(25),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1_n_13\,
      Q => counter_reg(26),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1_n_12\,
      Q => counter_reg(27),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2_n_13\,
      Q => counter_reg(2),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2_n_12\,
      Q => counter_reg(3),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2_n_11\,
      Q => counter_reg(4),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2_n_10\,
      Q => counter_reg(5),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2_n_9\,
      Q => counter_reg(6),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2_n_8\,
      Q => counter_reg(7),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1_n_15\,
      Q => counter_reg(8),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \counter_reg[0]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \counter_reg[8]_i_1_n_0\,
      CO(6) => \counter_reg[8]_i_1_n_1\,
      CO(5) => \counter_reg[8]_i_1_n_2\,
      CO(4) => \counter_reg[8]_i_1_n_3\,
      CO(3) => \counter_reg[8]_i_1_n_4\,
      CO(2) => \counter_reg[8]_i_1_n_5\,
      CO(1) => \counter_reg[8]_i_1_n_6\,
      CO(0) => \counter_reg[8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \counter_reg[8]_i_1_n_8\,
      O(6) => \counter_reg[8]_i_1_n_9\,
      O(5) => \counter_reg[8]_i_1_n_10\,
      O(4) => \counter_reg[8]_i_1_n_11\,
      O(3) => \counter_reg[8]_i_1_n_12\,
      O(2) => \counter_reg[8]_i_1_n_13\,
      O(1) => \counter_reg[8]_i_1_n_14\,
      O(0) => \counter_reg[8]_i_1_n_15\,
      S(7 downto 0) => counter_reg(15 downto 8)
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1_n_14\,
      Q => counter_reg(9),
      R => \counter[0]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cable_delay_tester_rhs_256_0_0_rhs_spi_master is
  port (
    SCLK : out STD_LOGIC;
    MOSI_A : out STD_LOGIC;
    CS : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[1]_0\ : out STD_LOGIC;
    data_out_A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    MOSI_reg_0 : in STD_LOGIC_VECTOR ( 22 downto 0 );
    oversample_offset_A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    MOSI_i_14_0 : in STD_LOGIC;
    MOSI_i_14_1 : in STD_LOGIC;
    MOSI_i_14_2 : in STD_LOGIC;
    MOSI_i_5_0 : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_0\ : in STD_LOGIC;
    MISO_A : in STD_LOGIC;
    rstn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cable_delay_tester_rhs_256_0_0_rhs_spi_master : entity is "rhs_spi_master";
end cable_delay_tester_rhs_256_0_0_rhs_spi_master;

architecture STRUCTURE of cable_delay_tester_rhs_256_0_0_rhs_spi_master is
  signal \^cs\ : STD_LOGIC;
  signal CS_i_1_n_0 : STD_LOGIC;
  signal ClockDivideByEight_n_1 : STD_LOGIC;
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_sequential_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_4_n_0\ : STD_LOGIC;
  signal \^mosi_a\ : STD_LOGIC;
  signal MOSI_i_10_n_0 : STD_LOGIC;
  signal MOSI_i_11_n_0 : STD_LOGIC;
  signal MOSI_i_12_n_0 : STD_LOGIC;
  signal MOSI_i_13_n_0 : STD_LOGIC;
  signal MOSI_i_14_n_0 : STD_LOGIC;
  signal MOSI_i_15_n_0 : STD_LOGIC;
  signal MOSI_i_16_n_0 : STD_LOGIC;
  signal MOSI_i_17_n_0 : STD_LOGIC;
  signal MOSI_i_18_n_0 : STD_LOGIC;
  signal MOSI_i_19_n_0 : STD_LOGIC;
  signal MOSI_i_20_n_0 : STD_LOGIC;
  signal MOSI_i_2_n_0 : STD_LOGIC;
  signal MOSI_i_3_n_0 : STD_LOGIC;
  signal MOSI_i_5_n_0 : STD_LOGIC;
  signal MOSI_i_6_n_0 : STD_LOGIC;
  signal MOSI_i_7_n_0 : STD_LOGIC;
  signal MOSI_i_8_n_0 : STD_LOGIC;
  signal MOSI_i_9_n_0 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal clk_counter : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \clk_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \clk_counter[2]_i_1_n_0\ : STD_LOGIC;
  signal \clk_counter[3]_i_1_n_0\ : STD_LOGIC;
  signal \clk_counter[4]_i_1_n_0\ : STD_LOGIC;
  signal \clk_counter[4]_i_2_n_0\ : STD_LOGIC;
  signal \clk_counter[5]_i_1_n_0\ : STD_LOGIC;
  signal \clk_counter[5]_i_2_n_0\ : STD_LOGIC;
  signal \clk_counter[6]_i_2_n_0\ : STD_LOGIC;
  signal \clk_counter[7]_i_1_n_0\ : STD_LOGIC;
  signal \clk_counter[7]_i_2_n_0\ : STD_LOGIC;
  signal \clk_counter[8]_i_1_n_0\ : STD_LOGIC;
  signal \clk_counter[8]_i_2_n_0\ : STD_LOGIC;
  signal \clk_counter[8]_i_3_n_0\ : STD_LOGIC;
  signal \clk_counter[8]_i_4__14_n_0\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[8]\ : STD_LOGIC;
  signal data_out10 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal data_out1_in : STD_LOGIC_VECTOR ( 31 to 31 );
  signal data_out2 : STD_LOGIC;
  signal data_out3 : STD_LOGIC;
  signal \data_out[16]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[17]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[18]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[19]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[20]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[21]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[22]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[23]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[23]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[24]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[24]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[25]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[25]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[26]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[26]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[27]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[27]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[27]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[28]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[28]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[29]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[29]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[30]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[30]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_100_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_101_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_102_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_103_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_104_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_105_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_106_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_107_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_15_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_16_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_17_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_18_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_19_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_20_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_21_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_22_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_23__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_24_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_25_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_26_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_27_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_28_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_29_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_30_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_31_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_32_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_33__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_34_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_35_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_36_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_37_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_38_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_39_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_40_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_41_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_43_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_44_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_45_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_46_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_47_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_48_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_49_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_50_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_51_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_52_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_53_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_54_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_55_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_56_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_57_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_58_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_59_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_60__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_61_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_62_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_63_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_64_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_68__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_69_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_70_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_71_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_72_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_73_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_74_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_75_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_76__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_77_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_78_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_79_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_80_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_81_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_82__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_83_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_84__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_85_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_86__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_87_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_88_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_89_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_90_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_91_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_92_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_93_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_94_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_96_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_97_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_98_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_99_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_9_n_0\ : STD_LOGIC;
  signal \^data_out_a\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \data_out_reg[31]_i_10_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_10_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_10_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_10_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_10_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_10_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_10_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_11_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_11_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_11_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_11_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_14_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_14_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_42_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_42_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_42_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_42_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_42_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_42_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_42_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_42_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65_n_10\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65_n_11\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65_n_12\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65_n_8\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65_n_9\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66_n_12\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67_n_10\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67_n_11\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67_n_12\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67_n_8\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67_n_9\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7_n_10\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7_n_11\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7_n_12\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7_n_8\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7_n_9\ : STD_LOGIC;
  signal \data_out_reg[31]_i_8_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_8_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_8_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_8_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_8_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_8_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_8_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_8_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_8_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_8_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_8_n_7\ : STD_LOGIC;
  signal \done_cs_hold_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[1]_i_1_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[2]_i_1_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[3]_i_1_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[3]_i_2_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[4]_i_1_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[5]_i_2_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[5]_i_3_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \padding_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \padding_counter[1]_i_1_n_0\ : STD_LOGIC;
  signal \padding_counter[2]_i_1_n_0\ : STD_LOGIC;
  signal \padding_counter[3]_i_1_n_0\ : STD_LOGIC;
  signal \padding_counter[4]_i_1_n_0\ : STD_LOGIC;
  signal \padding_counter[5]_i_1_n_0\ : STD_LOGIC;
  signal \padding_counter[5]_i_2_n_0\ : STD_LOGIC;
  signal \padding_counter[5]_i_3_n_0\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal state : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \state__1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_data_out_reg[31]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_data_out_reg[31]_i_11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_data_out_reg[31]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_data_out_reg[31]_i_14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_data_out_reg[31]_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_data_out_reg[31]_i_42_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_data_out_reg[31]_i_66_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_data_out_reg[31]_i_66_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of CS_i_1 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_3\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_4\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_2\ : label is "soft_lutpair4";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "PRE_BUSY:001,BUSY:010,POST_BUSY:011,DONE:100,READY:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "PRE_BUSY:001,BUSY:010,POST_BUSY:011,DONE:100,READY:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[2]\ : label is "PRE_BUSY:001,BUSY:010,POST_BUSY:011,DONE:100,READY:000";
  attribute SOFT_HLUTNM of MOSI_i_15 : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of MOSI_i_17 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of MOSI_i_18 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of MOSI_i_3 : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of MOSI_i_7 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \channel[7]_i_21\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \clk_counter[1]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \clk_counter[2]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \clk_counter[3]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \clk_counter[4]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \clk_counter[4]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \clk_counter[5]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \clk_counter[6]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \clk_counter[6]_i_2\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \clk_counter[7]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \clk_counter[7]_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \clk_counter[8]_i_2\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \clk_counter[8]_i_3\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \clk_counter[8]_i_4__14\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \data_out[23]_i_2\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \data_out[24]_i_2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \data_out[25]_i_2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \data_out[26]_i_2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \data_out[27]_i_2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \data_out[28]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \data_out[29]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \data_out[30]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \data_out[31]_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \data_out[31]_i_3\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \data_out[31]_i_4\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \data_out[31]_i_5\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \data_out[31]_i_83\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \data_out[31]_i_84__14\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \data_out[31]_i_85\ : label is "soft_lutpair15";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \data_out_reg[31]_i_10\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \data_out_reg[31]_i_11\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \data_out_reg[31]_i_42\ : label is 11;
  attribute SOFT_HLUTNM of \done_cs_hold_counter[0]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[1]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[2]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[3]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[3]_i_2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[5]_i_2\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \padding_counter[1]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \padding_counter[2]_i_1\ : label is "soft_lutpair12";
begin
  CS <= \^cs\;
  E(0) <= \^e\(0);
  MOSI_A <= \^mosi_a\;
  Q(0) <= \^q\(0);
  data_out_A(15 downto 0) <= \^data_out_a\(15 downto 0);
CS_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF570202"
    )
        port map (
      I0 => rstn,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \^q\(0),
      I4 => \^cs\,
      O => CS_i_1_n_0
    );
CS_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => CS_i_1_n_0,
      Q => \^cs\,
      R => '0'
    );
ClockDivideByEight: entity work.cable_delay_tester_rhs_256_0_0_clock_divider_29
     port map (
      \FSM_sequential_state_reg[1]\ => ClockDivideByEight_n_1,
      MOSI_reg(2) => \^q\(0),
      MOSI_reg(1 downto 0) => \state__0\(1 downto 0),
      Q(3) => \clk_counter_reg_n_0_[8]\,
      Q(2) => \clk_counter_reg_n_0_[7]\,
      Q(1) => \clk_counter_reg_n_0_[6]\,
      Q(0) => \clk_counter_reg_n_0_[5]\,
      SCLK => SCLK,
      clk => clk
    );
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAAEAFFFFAAEA"
    )
        port map (
      I0 => \FSM_sequential_state[0]_i_2_n_0\,
      I1 => \FSM_sequential_state[0]_i_3_n_0\,
      I2 => \FSM_sequential_state_reg[0]_0\,
      I3 => \state__0\(0),
      I4 => \FSM_sequential_state[0]_i_4_n_0\,
      I5 => \FSM_sequential_state[0]_i_5_n_0\,
      O => \state__1\(0)
    );
\FSM_sequential_state[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(0),
      I1 => \state__0\(0),
      I2 => \FSM_sequential_state[2]_i_4_n_0\,
      O => \FSM_sequential_state[0]_i_2_n_0\
    );
\FSM_sequential_state[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \^q\(0),
      O => \FSM_sequential_state[0]_i_3_n_0\
    );
\FSM_sequential_state[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[8]\,
      I1 => \clk_counter_reg_n_0_[5]\,
      I2 => \clk_counter_reg_n_0_[6]\,
      I3 => \clk_counter_reg_n_0_[7]\,
      O => \FSM_sequential_state[0]_i_4_n_0\
    );
\FSM_sequential_state[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[1]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[2]\,
      I3 => ClockDivideByEight_n_1,
      I4 => \clk_counter_reg_n_0_[3]\,
      I5 => \clk_counter_reg_n_0_[4]\,
      O => \FSM_sequential_state[0]_i_5_n_0\
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5104"
    )
        port map (
      I0 => \^q\(0),
      I1 => \state__0\(0),
      I2 => \FSM_sequential_state[2]_i_4_n_0\,
      I3 => \state__0\(1),
      O => \FSM_sequential_state[1]_i_1_n_0\
    );
\FSM_sequential_state[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \^q\(0),
      O => state
    );
\FSM_sequential_state[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0ACA0"
    )
        port map (
      I0 => \FSM_sequential_state[2]_i_3_n_0\,
      I1 => \state__0\(1),
      I2 => \^q\(0),
      I3 => \state__0\(0),
      I4 => \FSM_sequential_state[2]_i_4_n_0\,
      O => \state__1\(2)
    );
\FSM_sequential_state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[5]\,
      I1 => \done_cs_hold_counter_reg_n_0_[3]\,
      I2 => \done_cs_hold_counter_reg_n_0_[1]\,
      I3 => \done_cs_hold_counter_reg_n_0_[0]\,
      I4 => \done_cs_hold_counter_reg_n_0_[2]\,
      I5 => \done_cs_hold_counter_reg_n_0_[4]\,
      O => \FSM_sequential_state[2]_i_3_n_0\
    );
\FSM_sequential_state[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \padding_counter_reg_n_0_[5]\,
      I1 => \padding_counter_reg_n_0_[3]\,
      I2 => \padding_counter_reg_n_0_[1]\,
      I3 => \padding_counter_reg_n_0_[0]\,
      I4 => \padding_counter_reg_n_0_[2]\,
      I5 => \padding_counter_reg_n_0_[4]\,
      O => \FSM_sequential_state[2]_i_4_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => state,
      D => \state__1\(0),
      Q => \state__0\(0),
      R => SS(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => state,
      D => \FSM_sequential_state[1]_i_1_n_0\,
      Q => \state__0\(1),
      R => SS(0)
    );
\FSM_sequential_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => state,
      D => \state__1\(2),
      Q => \^q\(0),
      R => SS(0)
    );
MOSI_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40404540FFFFFFFF"
    )
        port map (
      I0 => \clk_counter[7]_i_2_n_0\,
      I1 => MOSI_reg_0(21),
      I2 => \clk_counter[4]_i_2_n_0\,
      I3 => MOSI_reg_0(20),
      I4 => MOSI_i_17_n_0,
      I5 => MOSI_i_18_n_0,
      O => MOSI_i_10_n_0
    );
MOSI_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => MOSI_i_17_n_0,
      I1 => MOSI_reg_0(19),
      I2 => \clk_counter_reg_n_0_[4]\,
      I3 => MOSI_reg_0(20),
      O => MOSI_i_11_n_0
    );
MOSI_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => MOSI_reg_0(6),
      I1 => MOSI_reg_0(5),
      I2 => \clk_counter[4]_i_2_n_0\,
      I3 => MOSI_reg_0(4),
      I4 => MOSI_i_17_n_0,
      I5 => MOSI_reg_0(3),
      O => MOSI_i_12_n_0
    );
MOSI_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => MOSI_reg_0(2),
      I1 => MOSI_reg_0(1),
      I2 => \clk_counter[4]_i_2_n_0\,
      I3 => MOSI_reg_0(22),
      I4 => MOSI_i_17_n_0,
      I5 => MOSI_reg_0(0),
      O => MOSI_i_13_n_0
    );
MOSI_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DC23FD23DE63FF63"
    )
        port map (
      I0 => \clk_counter[8]_i_4__14_n_0\,
      I1 => \clk_counter_reg_n_0_[6]\,
      I2 => \clk_counter_reg_n_0_[5]\,
      I3 => \clk_counter_reg_n_0_[7]\,
      I4 => MOSI_i_19_n_0,
      I5 => MOSI_i_20_n_0,
      O => MOSI_i_14_n_0
    );
MOSI_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[2]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      O => MOSI_i_15_n_0
    );
MOSI_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF7F7F777"
    )
        port map (
      I0 => \clk_counter[6]_i_2_n_0\,
      I1 => \clk_counter[8]_i_3_n_0\,
      I2 => \clk_counter[5]_i_2_n_0\,
      I3 => MOSI_i_17_n_0,
      I4 => \clk_counter_reg_n_0_[4]\,
      I5 => \clk_counter[7]_i_2_n_0\,
      O => MOSI_i_16_n_0
    );
MOSI_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[3]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[2]\,
      O => MOSI_i_17_n_0
    );
MOSI_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \clk_counter[7]_i_2_n_0\,
      I1 => \clk_counter[5]_i_2_n_0\,
      I2 => \clk_counter_reg_n_0_[6]\,
      O => MOSI_i_18_n_0
    );
MOSI_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"553355330F000FFF"
    )
        port map (
      I0 => MOSI_i_14_0,
      I1 => MOSI_i_14_1,
      I2 => MOSI_i_14_2,
      I3 => MOSI_i_17_n_0,
      I4 => MOSI_reg_0(11),
      I5 => \clk_counter[4]_i_2_n_0\,
      O => MOSI_i_19_n_0
    );
MOSI_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAFFFFABAA0000"
    )
        port map (
      I0 => MOSI_i_3_n_0,
      I1 => ClockDivideByEight_n_1,
      I2 => MOSI_i_5_n_0,
      I3 => MOSI_i_6_n_0,
      I4 => MOSI_i_7_n_0,
      I5 => \^mosi_a\,
      O => MOSI_i_2_n_0
    );
MOSI_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => MOSI_reg_0(9),
      I1 => MOSI_reg_0(10),
      I2 => \clk_counter[4]_i_2_n_0\,
      I3 => MOSI_reg_0(7),
      I4 => MOSI_i_17_n_0,
      I5 => MOSI_reg_0(8),
      O => MOSI_i_20_n_0
    );
MOSI_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \state__0\(1),
      I2 => MOSI_reg_0(22),
      I3 => \state__0\(0),
      O => MOSI_i_3_n_0
    );
MOSI_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0F0F0C0A000F0C"
    )
        port map (
      I0 => MOSI_i_8_n_0,
      I1 => MOSI_i_9_n_0,
      I2 => MOSI_i_10_n_0,
      I3 => \clk_counter[6]_i_2_n_0\,
      I4 => \clk_counter[5]_i_2_n_0\,
      I5 => MOSI_i_11_n_0,
      O => MOSI_i_5_n_0
    );
MOSI_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFC00A"
    )
        port map (
      I0 => MOSI_i_12_n_0,
      I1 => MOSI_i_13_n_0,
      I2 => \clk_counter[5]_i_2_n_0\,
      I3 => \clk_counter[6]_i_2_n_0\,
      I4 => MOSI_i_14_n_0,
      O => MOSI_i_6_n_0
    );
MOSI_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F40FFF"
    )
        port map (
      I0 => MOSI_i_15_n_0,
      I1 => MOSI_i_16_n_0,
      I2 => \state__0\(0),
      I3 => \^q\(0),
      I4 => \state__0\(1),
      O => MOSI_i_7_n_0
    );
MOSI_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => MOSI_reg_0(14),
      I1 => MOSI_reg_0(13),
      I2 => \clk_counter[4]_i_2_n_0\,
      I3 => MOSI_reg_0(12),
      I4 => MOSI_i_17_n_0,
      I5 => MOSI_i_5_0,
      O => MOSI_i_8_n_0
    );
MOSI_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => MOSI_reg_0(18),
      I1 => MOSI_reg_0(17),
      I2 => \clk_counter[4]_i_2_n_0\,
      I3 => MOSI_reg_0(16),
      I4 => MOSI_i_17_n_0,
      I5 => MOSI_reg_0(15),
      O => MOSI_i_9_n_0
    );
MOSI_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => MOSI_i_2_n_0,
      Q => \^mosi_a\,
      R => SS(0)
    );
\channel[7]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => \^q\(0),
      O => \FSM_sequential_state_reg[1]_0\
    );
\clk_counter[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[0]\,
      I1 => \state__0\(1),
      O => \clk_counter[0]_i_1_n_0\
    );
\clk_counter[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => \clk_counter_reg_n_0_[0]\,
      O => clk_counter(1)
    );
\clk_counter[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DDD7"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \clk_counter_reg_n_0_[2]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[0]\,
      O => \clk_counter[2]_i_1_n_0\
    );
\clk_counter[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA9FFFF"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[3]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[2]\,
      I4 => \state__0\(1),
      O => \clk_counter[3]_i_1_n_0\
    );
\clk_counter[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \clk_counter[4]_i_2_n_0\,
      I1 => \state__0\(1),
      O => \clk_counter[4]_i_1_n_0\
    );
\clk_counter[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[4]\,
      I1 => \clk_counter_reg_n_0_[2]\,
      I2 => \clk_counter_reg_n_0_[3]\,
      I3 => \clk_counter_reg_n_0_[0]\,
      I4 => \clk_counter_reg_n_0_[1]\,
      O => \clk_counter[4]_i_2_n_0\
    );
\clk_counter[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \clk_counter[5]_i_2_n_0\,
      I1 => \state__0\(1),
      O => \clk_counter[5]_i_1_n_0\
    );
\clk_counter[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[5]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => \clk_counter_reg_n_0_[0]\,
      I3 => \clk_counter_reg_n_0_[3]\,
      I4 => \clk_counter_reg_n_0_[2]\,
      I5 => \clk_counter_reg_n_0_[4]\,
      O => \clk_counter[5]_i_2_n_0\
    );
\clk_counter[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \clk_counter[6]_i_2_n_0\,
      O => clk_counter(6)
    );
\clk_counter[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[6]\,
      I1 => \clk_counter_reg_n_0_[5]\,
      I2 => \clk_counter[8]_i_4__14_n_0\,
      O => \clk_counter[6]_i_2_n_0\
    );
\clk_counter[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \clk_counter[7]_i_2_n_0\,
      I1 => \state__0\(1),
      O => \clk_counter[7]_i_1_n_0\
    );
\clk_counter[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A9AA"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[7]\,
      I1 => \clk_counter_reg_n_0_[5]\,
      I2 => \clk_counter_reg_n_0_[6]\,
      I3 => \clk_counter[8]_i_4__14_n_0\,
      O => \clk_counter[7]_i_2_n_0\
    );
\clk_counter[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \^q\(0),
      O => \clk_counter[8]_i_1_n_0\
    );
\clk_counter[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \clk_counter[8]_i_3_n_0\,
      I1 => \state__0\(1),
      O => \clk_counter[8]_i_2_n_0\
    );
\clk_counter[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002FFFD"
    )
        port map (
      I0 => \clk_counter[8]_i_4__14_n_0\,
      I1 => \clk_counter_reg_n_0_[7]\,
      I2 => \clk_counter_reg_n_0_[6]\,
      I3 => \clk_counter_reg_n_0_[5]\,
      I4 => \clk_counter_reg_n_0_[8]\,
      O => \clk_counter[8]_i_3_n_0\
    );
\clk_counter[8]_i_4__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[4]\,
      I1 => \clk_counter_reg_n_0_[2]\,
      I2 => \clk_counter_reg_n_0_[3]\,
      I3 => \clk_counter_reg_n_0_[0]\,
      I4 => \clk_counter_reg_n_0_[1]\,
      O => \clk_counter[8]_i_4__14_n_0\
    );
\clk_counter_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1_n_0\,
      D => \clk_counter[0]_i_1_n_0\,
      Q => \clk_counter_reg_n_0_[0]\,
      S => SS(0)
    );
\clk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1_n_0\,
      D => clk_counter(1),
      Q => \clk_counter_reg_n_0_[1]\,
      R => SS(0)
    );
\clk_counter_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1_n_0\,
      D => \clk_counter[2]_i_1_n_0\,
      Q => \clk_counter_reg_n_0_[2]\,
      S => SS(0)
    );
\clk_counter_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1_n_0\,
      D => \clk_counter[3]_i_1_n_0\,
      Q => \clk_counter_reg_n_0_[3]\,
      S => SS(0)
    );
\clk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1_n_0\,
      D => \clk_counter[4]_i_1_n_0\,
      Q => \clk_counter_reg_n_0_[4]\,
      S => SS(0)
    );
\clk_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1_n_0\,
      D => \clk_counter[5]_i_1_n_0\,
      Q => \clk_counter_reg_n_0_[5]\,
      R => SS(0)
    );
\clk_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1_n_0\,
      D => clk_counter(6),
      Q => \clk_counter_reg_n_0_[6]\,
      R => SS(0)
    );
\clk_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1_n_0\,
      D => \clk_counter[7]_i_1_n_0\,
      Q => \clk_counter_reg_n_0_[7]\,
      R => SS(0)
    );
\clk_counter_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1_n_0\,
      D => \clk_counter[8]_i_2_n_0\,
      Q => \clk_counter_reg_n_0_[8]\,
      S => SS(0)
    );
\data_out[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3_n_0\,
      I2 => \data_out[24]_i_2_n_0\,
      I3 => \data_out[23]_i_2_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_a\(0),
      O => \data_out[16]_i_1_n_0\
    );
\data_out[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3_n_0\,
      I2 => \data_out[25]_i_2_n_0\,
      I3 => \data_out[23]_i_2_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_a\(1),
      O => \data_out[17]_i_1_n_0\
    );
\data_out[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3_n_0\,
      I2 => \data_out[26]_i_2_n_0\,
      I3 => \data_out[23]_i_2_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_a\(2),
      O => \data_out[18]_i_1_n_0\
    );
\data_out[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3_n_0\,
      I2 => \data_out[27]_i_2_n_0\,
      I3 => \data_out[23]_i_2_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_a\(3),
      O => \data_out[19]_i_1_n_0\
    );
\data_out[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3_n_0\,
      I2 => \data_out[28]_i_2_n_0\,
      I3 => \data_out[23]_i_2_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_a\(4),
      O => \data_out[20]_i_1_n_0\
    );
\data_out[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3_n_0\,
      I2 => \data_out[29]_i_2_n_0\,
      I3 => \data_out[23]_i_2_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_a\(5),
      O => \data_out[21]_i_1_n_0\
    );
\data_out[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3_n_0\,
      I2 => \data_out[30]_i_2_n_0\,
      I3 => \data_out[23]_i_2_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_a\(6),
      O => \data_out[22]_i_1_n_0\
    );
\data_out[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3_n_0\,
      I2 => \data_out[31]_i_4_n_0\,
      I3 => \data_out[23]_i_2_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_a\(7),
      O => \data_out[23]_i_1_n_0\
    );
\data_out[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \data_out_reg[31]_i_7_n_13\,
      I1 => \data_out[31]_i_9_n_0\,
      O => \data_out[23]_i_2_n_0\
    );
\data_out[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3_n_0\,
      I2 => \data_out[31]_i_5_n_0\,
      I3 => \data_out[24]_i_2_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_a\(8),
      O => \data_out[24]_i_1_n_0\
    );
\data_out[24]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => data_out10(0),
      I1 => \data_out_reg[31]_i_7_n_15\,
      I2 => \state__0\(1),
      I3 => \data_out[27]_i_3_n_0\,
      O => \data_out[24]_i_2_n_0\
    );
\data_out[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3_n_0\,
      I2 => \data_out[31]_i_5_n_0\,
      I3 => \data_out[25]_i_2_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_a\(9),
      O => \data_out[25]_i_1_n_0\
    );
\data_out[25]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \data_out_reg[31]_i_7_n_15\,
      I1 => \state__0\(1),
      I2 => data_out10(0),
      I3 => \data_out[27]_i_3_n_0\,
      O => \data_out[25]_i_2_n_0\
    );
\data_out[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3_n_0\,
      I2 => \data_out[31]_i_5_n_0\,
      I3 => \data_out[26]_i_2_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_a\(10),
      O => \data_out[26]_i_1_n_0\
    );
\data_out[26]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => data_out10(0),
      I1 => \state__0\(1),
      I2 => \data_out_reg[31]_i_7_n_15\,
      I3 => \data_out[27]_i_3_n_0\,
      O => \data_out[26]_i_2_n_0\
    );
\data_out[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3_n_0\,
      I2 => \data_out[31]_i_5_n_0\,
      I3 => \data_out[27]_i_2_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_a\(11),
      O => \data_out[27]_i_1_n_0\
    );
\data_out[27]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \data_out_reg[31]_i_7_n_15\,
      I2 => data_out10(0),
      I3 => \data_out[27]_i_3_n_0\,
      O => \data_out[27]_i_2_n_0\
    );
\data_out[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => \data_out_reg[31]_i_7_n_14\,
      I1 => \data_out_reg[31]_i_8_n_13\,
      I2 => data_out3,
      I3 => \data_out_reg[31]_i_8_n_14\,
      I4 => \data_out_reg[31]_i_8_n_15\,
      I5 => data_out2,
      O => \data_out[27]_i_3_n_0\
    );
\data_out[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3_n_0\,
      I2 => \data_out[31]_i_5_n_0\,
      I3 => \data_out[28]_i_2_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_a\(12),
      O => \data_out[28]_i_1_n_0\
    );
\data_out[28]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \data_out[31]_i_6_n_0\,
      I1 => data_out10(0),
      I2 => \data_out_reg[31]_i_7_n_15\,
      I3 => \state__0\(1),
      O => \data_out[28]_i_2_n_0\
    );
\data_out[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3_n_0\,
      I2 => \data_out[31]_i_5_n_0\,
      I3 => \data_out[29]_i_2_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_a\(13),
      O => \data_out[29]_i_1_n_0\
    );
\data_out[29]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \data_out[31]_i_6_n_0\,
      I1 => \data_out_reg[31]_i_7_n_15\,
      I2 => \state__0\(1),
      I3 => data_out10(0),
      O => \data_out[29]_i_2_n_0\
    );
\data_out[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3_n_0\,
      I2 => \data_out[31]_i_5_n_0\,
      I3 => \data_out[30]_i_2_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_a\(14),
      O => \data_out[30]_i_1_n_0\
    );
\data_out[30]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \data_out[31]_i_6_n_0\,
      I1 => data_out10(0),
      I2 => \state__0\(1),
      I3 => \data_out_reg[31]_i_7_n_15\,
      O => \data_out[30]_i_2_n_0\
    );
\data_out[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3_n_0\,
      I2 => \data_out[31]_i_4_n_0\,
      I3 => \data_out[31]_i_5_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_a\(15),
      O => \data_out[31]_i_1_n_0\
    );
\data_out[31]_i_100\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_14_n_5\,
      O => \data_out[31]_i_100_n_0\
    );
\data_out[31]_i_101\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_14_n_5\,
      O => \data_out[31]_i_101_n_0\
    );
\data_out[31]_i_102\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_14_n_5\,
      O => \data_out[31]_i_102_n_0\
    );
\data_out[31]_i_103\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_14_n_5\,
      O => \data_out[31]_i_103_n_0\
    );
\data_out[31]_i_104\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_14_n_5\,
      O => \data_out[31]_i_104_n_0\
    );
\data_out[31]_i_105\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_14_n_5\,
      O => \data_out[31]_i_105_n_0\
    );
\data_out[31]_i_106\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_14_n_5\,
      O => \data_out[31]_i_106_n_0\
    );
\data_out[31]_i_107\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => oversample_offset_A(3),
      I1 => oversample_offset_A(1),
      I2 => oversample_offset_A(0),
      I3 => oversample_offset_A(2),
      O => \data_out[31]_i_107_n_0\
    );
\data_out[31]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_14_n_5\,
      O => \data_out[31]_i_12_n_0\
    );
\data_out[31]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_14_n_5\,
      O => \data_out[31]_i_13_n_0\
    );
\data_out[31]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(6),
      O => \data_out[31]_i_15_n_0\
    );
\data_out[31]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(5),
      O => \data_out[31]_i_16_n_0\
    );
\data_out[31]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(4),
      O => \data_out[31]_i_17_n_0\
    );
\data_out[31]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(3),
      O => \data_out[31]_i_18_n_0\
    );
\data_out[31]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(2),
      O => \data_out[31]_i_19_n_0\
    );
\data_out[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => MISO_A,
      I1 => \^q\(0),
      I2 => \state__0\(1),
      O => data_out1_in(31)
    );
\data_out[31]_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(1),
      O => \data_out[31]_i_20_n_0\
    );
\data_out[31]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => oversample_offset_A(6),
      I1 => \clk_counter[6]_i_2_n_0\,
      O => \data_out[31]_i_21_n_0\
    );
\data_out[31]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => oversample_offset_A(5),
      I1 => \clk_counter[5]_i_2_n_0\,
      O => \data_out[31]_i_22_n_0\
    );
\data_out[31]_i_23__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => oversample_offset_A(5),
      I1 => \clk_counter[5]_i_2_n_0\,
      O => \data_out[31]_i_23__14_n_0\
    );
\data_out[31]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888882"
    )
        port map (
      I0 => oversample_offset_A(3),
      I1 => \clk_counter_reg_n_0_[3]\,
      I2 => \clk_counter_reg_n_0_[0]\,
      I3 => \clk_counter_reg_n_0_[1]\,
      I4 => \clk_counter_reg_n_0_[2]\,
      O => \data_out[31]_i_24_n_0\
    );
\data_out[31]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[0]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => \clk_counter_reg_n_0_[2]\,
      O => \data_out[31]_i_25_n_0\
    );
\data_out[31]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[1]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      O => \data_out[31]_i_26_n_0\
    );
\data_out[31]_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[0]\,
      O => \data_out[31]_i_27_n_0\
    );
\data_out[31]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \data_out[31]_i_21_n_0\,
      I1 => \clk_counter[7]_i_2_n_0\,
      I2 => oversample_offset_A(7),
      O => \data_out[31]_i_28_n_0\
    );
\data_out[31]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => oversample_offset_A(6),
      I1 => \clk_counter[6]_i_2_n_0\,
      I2 => \data_out[31]_i_22_n_0\,
      O => \data_out[31]_i_29_n_0\
    );
\data_out[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"13"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \^q\(0),
      I2 => \state__0\(1),
      O => \data_out[31]_i_3_n_0\
    );
\data_out[31]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => oversample_offset_A(5),
      I1 => \clk_counter[5]_i_2_n_0\,
      I2 => oversample_offset_A(4),
      I3 => \clk_counter[4]_i_2_n_0\,
      O => \data_out[31]_i_30_n_0\
    );
\data_out[31]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \data_out[31]_i_24_n_0\,
      I1 => \clk_counter[4]_i_2_n_0\,
      I2 => oversample_offset_A(4),
      O => \data_out[31]_i_31_n_0\
    );
\data_out[31]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA955565556AAA9"
    )
        port map (
      I0 => oversample_offset_A(2),
      I1 => \clk_counter_reg_n_0_[2]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[0]\,
      I4 => \clk_counter_reg_n_0_[3]\,
      I5 => oversample_offset_A(3),
      O => \data_out[31]_i_32_n_0\
    );
\data_out[31]_i_33__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A956"
    )
        port map (
      I0 => oversample_offset_A(2),
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[2]\,
      O => \data_out[31]_i_33__14_n_0\
    );
\data_out[31]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[1]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => oversample_offset_A(1),
      O => \data_out[31]_i_34_n_0\
    );
\data_out[31]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[0]\,
      I1 => oversample_offset_A(0),
      O => \data_out[31]_i_35_n_0\
    );
\data_out[31]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \data_out_reg[31]_i_65_n_12\,
      I1 => \data_out_reg[31]_i_66_n_12\,
      I2 => \data_out_reg[31]_i_67_n_13\,
      I3 => \data_out_reg[31]_i_65_n_9\,
      O => \data_out[31]_i_36_n_0\
    );
\data_out[31]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \data_out_reg[31]_i_65_n_14\,
      I1 => \data_out_reg[31]_i_66_n_14\,
      I2 => \data_out_reg[31]_i_7_n_8\,
      I3 => \data_out_reg[31]_i_67_n_9\,
      O => \data_out[31]_i_37_n_0\
    );
\data_out[31]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \data_out_reg[31]_i_67_n_15\,
      I1 => \data_out_reg[31]_i_66_n_15\,
      I2 => \data_out_reg[31]_i_65_n_13\,
      I3 => \data_out_reg[31]_i_67_n_11\,
      O => \data_out[31]_i_38_n_0\
    );
\data_out[31]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \data_out_reg[31]_i_7_n_12\,
      I1 => \data_out_reg[31]_i_67_n_8\,
      I2 => \data_out_reg[31]_i_66_n_3\,
      I3 => \data_out_reg[31]_i_67_n_10\,
      O => \data_out[31]_i_39_n_0\
    );
\data_out[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \data_out[31]_i_6_n_0\,
      I1 => \state__0\(1),
      I2 => \data_out_reg[31]_i_7_n_15\,
      I3 => data_out10(0),
      O => \data_out[31]_i_4_n_0\
    );
\data_out[31]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \data_out_reg[31]_i_67_n_14\,
      I1 => \data_out_reg[31]_i_67_n_12\,
      I2 => \data_out_reg[31]_i_65_n_10\,
      I3 => \data_out_reg[31]_i_66_n_13\,
      O => \data_out[31]_i_40_n_0\
    );
\data_out[31]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \data_out_reg[31]_i_65_n_11\,
      I1 => \data_out_reg[31]_i_7_n_10\,
      I2 => \data_out_reg[31]_i_65_n_8\,
      I3 => \data_out_reg[31]_i_7_n_9\,
      I4 => \data_out_reg[31]_i_65_n_15\,
      I5 => \data_out_reg[31]_i_7_n_11\,
      O => \data_out[31]_i_41_n_0\
    );
\data_out[31]_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_81_n_0\,
      I1 => oversample_offset_A(6),
      I2 => oversample_offset_A(7),
      O => \data_out[31]_i_43_n_0\
    );
\data_out[31]_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_81_n_0\,
      I1 => oversample_offset_A(6),
      I2 => oversample_offset_A(7),
      O => \data_out[31]_i_44_n_0\
    );
\data_out[31]_i_45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_81_n_0\,
      I1 => oversample_offset_A(6),
      I2 => oversample_offset_A(7),
      O => \data_out[31]_i_45_n_0\
    );
\data_out[31]_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_81_n_0\,
      I1 => oversample_offset_A(6),
      I2 => oversample_offset_A(7),
      O => \data_out[31]_i_46_n_0\
    );
\data_out[31]_i_47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_81_n_0\,
      I1 => oversample_offset_A(6),
      I2 => oversample_offset_A(7),
      O => \data_out[31]_i_47_n_0\
    );
\data_out[31]_i_48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_81_n_0\,
      I1 => oversample_offset_A(6),
      I2 => oversample_offset_A(7),
      O => \data_out[31]_i_48_n_0\
    );
\data_out[31]_i_49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_81_n_0\,
      I1 => oversample_offset_A(6),
      I2 => oversample_offset_A(7),
      O => \data_out[31]_i_49_n_0\
    );
\data_out[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \data_out_reg[31]_i_7_n_13\,
      I1 => \data_out[31]_i_9_n_0\,
      O => \data_out[31]_i_5_n_0\
    );
\data_out[31]_i_50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_81_n_0\,
      I1 => oversample_offset_A(6),
      I2 => oversample_offset_A(7),
      O => \data_out[31]_i_50_n_0\
    );
\data_out[31]_i_51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => oversample_offset_A(7),
      I1 => \data_out[31]_i_82__14_n_0\,
      I2 => \clk_counter[8]_i_3_n_0\,
      O => \data_out[31]_i_51_n_0\
    );
\data_out[31]_i_52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"157C0154"
    )
        port map (
      I0 => \clk_counter[7]_i_2_n_0\,
      I1 => oversample_offset_A(6),
      I2 => \data_out[31]_i_83_n_0\,
      I3 => oversample_offset_A(7),
      I4 => \clk_counter[6]_i_2_n_0\,
      O => \data_out[31]_i_52_n_0\
    );
\data_out[31]_i_53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5104751C"
    )
        port map (
      I0 => \clk_counter[5]_i_2_n_0\,
      I1 => oversample_offset_A(4),
      I2 => \data_out[31]_i_84__14_n_0\,
      I3 => oversample_offset_A(5),
      I4 => \clk_counter[4]_i_2_n_0\,
      O => \data_out[31]_i_53_n_0\
    );
\data_out[31]_i_54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C1574015"
    )
        port map (
      I0 => MOSI_i_17_n_0,
      I1 => oversample_offset_A(1),
      I2 => oversample_offset_A(2),
      I3 => oversample_offset_A(3),
      I4 => \data_out[31]_i_85_n_0\,
      O => \data_out[31]_i_54_n_0\
    );
\data_out[31]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7C04"
    )
        port map (
      I0 => oversample_offset_A(0),
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => oversample_offset_A(1),
      O => \data_out[31]_i_55_n_0\
    );
\data_out[31]_i_56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \clk_counter[8]_i_3_n_0\,
      I1 => oversample_offset_A(7),
      I2 => \data_out[31]_i_82__14_n_0\,
      O => \data_out[31]_i_56_n_0\
    );
\data_out[31]_i_57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60090660"
    )
        port map (
      I0 => oversample_offset_A(7),
      I1 => \clk_counter[7]_i_2_n_0\,
      I2 => oversample_offset_A(6),
      I3 => \data_out[31]_i_83_n_0\,
      I4 => \clk_counter[6]_i_2_n_0\,
      O => \data_out[31]_i_57_n_0\
    );
\data_out[31]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8222222228888888"
    )
        port map (
      I0 => \data_out[31]_i_86__14_n_0\,
      I1 => oversample_offset_A(4),
      I2 => oversample_offset_A(3),
      I3 => oversample_offset_A(1),
      I4 => oversample_offset_A(2),
      I5 => \clk_counter[4]_i_2_n_0\,
      O => \data_out[31]_i_58_n_0\
    );
\data_out[31]_i_59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06609006"
    )
        port map (
      I0 => oversample_offset_A(3),
      I1 => MOSI_i_17_n_0,
      I2 => oversample_offset_A(1),
      I3 => oversample_offset_A(2),
      I4 => \data_out[31]_i_85_n_0\,
      O => \data_out[31]_i_59_n_0\
    );
\data_out[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \data_out_reg[31]_i_7_n_14\,
      I1 => \data_out_reg[31]_i_8_n_13\,
      I2 => data_out3,
      I3 => \data_out_reg[31]_i_8_n_14\,
      I4 => \data_out_reg[31]_i_8_n_15\,
      I5 => data_out2,
      O => \data_out[31]_i_6_n_0\
    );
\data_out[31]_i_60__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9006"
    )
        port map (
      I0 => oversample_offset_A(1),
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => \clk_counter_reg_n_0_[0]\,
      I3 => oversample_offset_A(0),
      O => \data_out[31]_i_60__14_n_0\
    );
\data_out[31]_i_61\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_counter[8]_i_3_n_0\,
      O => \data_out[31]_i_61_n_0\
    );
\data_out[31]_i_62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => oversample_offset_A(7),
      I1 => \clk_counter[7]_i_2_n_0\,
      O => \data_out[31]_i_62_n_0\
    );
\data_out[31]_i_63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002FFFD"
    )
        port map (
      I0 => \clk_counter[8]_i_4__14_n_0\,
      I1 => \clk_counter_reg_n_0_[7]\,
      I2 => \clk_counter_reg_n_0_[6]\,
      I3 => \clk_counter_reg_n_0_[5]\,
      I4 => \clk_counter_reg_n_0_[8]\,
      O => \data_out[31]_i_63_n_0\
    );
\data_out[31]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC99993CCCC9999"
    )
        port map (
      I0 => oversample_offset_A(7),
      I1 => \clk_counter_reg_n_0_[8]\,
      I2 => \clk_counter_reg_n_0_[5]\,
      I3 => \clk_counter_reg_n_0_[6]\,
      I4 => \clk_counter_reg_n_0_[7]\,
      I5 => \clk_counter[8]_i_4__14_n_0\,
      O => \data_out[31]_i_64_n_0\
    );
\data_out[31]_i_68__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \data_out[31]_i_81_n_0\,
      I1 => oversample_offset_A(6),
      I2 => oversample_offset_A(7),
      I3 => \clk_counter[8]_i_3_n_0\,
      O => \data_out[31]_i_68__14_n_0\
    );
\data_out[31]_i_69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A802EA83"
    )
        port map (
      I0 => \clk_counter[7]_i_2_n_0\,
      I1 => oversample_offset_A(6),
      I2 => \data_out[31]_i_81_n_0\,
      I3 => oversample_offset_A(7),
      I4 => \clk_counter[6]_i_2_n_0\,
      O => \data_out[31]_i_69_n_0\
    );
\data_out[31]_i_70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"83EA02A8"
    )
        port map (
      I0 => \clk_counter[5]_i_2_n_0\,
      I1 => oversample_offset_A(4),
      I2 => \data_out[31]_i_107_n_0\,
      I3 => oversample_offset_A(5),
      I4 => \clk_counter[4]_i_2_n_0\,
      O => \data_out[31]_i_70_n_0\
    );
\data_out[31]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA80002EEEA8883"
    )
        port map (
      I0 => MOSI_i_17_n_0,
      I1 => oversample_offset_A(2),
      I2 => oversample_offset_A(0),
      I3 => oversample_offset_A(1),
      I4 => oversample_offset_A(3),
      I5 => \data_out[31]_i_85_n_0\,
      O => \data_out[31]_i_71_n_0\
    );
\data_out[31]_i_72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8247"
    )
        port map (
      I0 => oversample_offset_A(1),
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => \clk_counter_reg_n_0_[0]\,
      I3 => oversample_offset_A(0),
      O => \data_out[31]_i_72_n_0\
    );
\data_out[31]_i_73\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_81_n_0\,
      I1 => oversample_offset_A(6),
      I2 => oversample_offset_A(7),
      O => \data_out[31]_i_73_n_0\
    );
\data_out[31]_i_74\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_81_n_0\,
      I1 => oversample_offset_A(6),
      I2 => oversample_offset_A(7),
      O => \data_out[31]_i_74_n_0\
    );
\data_out[31]_i_75\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_81_n_0\,
      I1 => oversample_offset_A(6),
      I2 => oversample_offset_A(7),
      O => \data_out[31]_i_75_n_0\
    );
\data_out[31]_i_76__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \data_out[31]_i_81_n_0\,
      I1 => oversample_offset_A(6),
      I2 => oversample_offset_A(7),
      I3 => \clk_counter[8]_i_3_n_0\,
      O => \data_out[31]_i_76__14_n_0\
    );
\data_out[31]_i_77\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60090660"
    )
        port map (
      I0 => oversample_offset_A(7),
      I1 => \clk_counter[7]_i_2_n_0\,
      I2 => oversample_offset_A(6),
      I3 => \data_out[31]_i_81_n_0\,
      I4 => \clk_counter[6]_i_2_n_0\,
      O => \data_out[31]_i_77_n_0\
    );
\data_out[31]_i_78\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09909006"
    )
        port map (
      I0 => oversample_offset_A(5),
      I1 => \clk_counter[5]_i_2_n_0\,
      I2 => oversample_offset_A(4),
      I3 => \data_out[31]_i_107_n_0\,
      I4 => \clk_counter[4]_i_2_n_0\,
      O => \data_out[31]_i_78_n_0\
    );
\data_out[31]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6060600906060660"
    )
        port map (
      I0 => oversample_offset_A(3),
      I1 => MOSI_i_17_n_0,
      I2 => oversample_offset_A(2),
      I3 => oversample_offset_A(0),
      I4 => oversample_offset_A(1),
      I5 => \data_out[31]_i_85_n_0\,
      O => \data_out[31]_i_79_n_0\
    );
\data_out[31]_i_80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0990"
    )
        port map (
      I0 => oversample_offset_A(1),
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => oversample_offset_A(0),
      I3 => \clk_counter_reg_n_0_[0]\,
      O => \data_out[31]_i_80_n_0\
    );
\data_out[31]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => oversample_offset_A(5),
      I1 => oversample_offset_A(3),
      I2 => oversample_offset_A(1),
      I3 => oversample_offset_A(0),
      I4 => oversample_offset_A(2),
      I5 => oversample_offset_A(4),
      O => \data_out[31]_i_81_n_0\
    );
\data_out[31]_i_82__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000015555555"
    )
        port map (
      I0 => oversample_offset_A(6),
      I1 => oversample_offset_A(4),
      I2 => oversample_offset_A(3),
      I3 => oversample_offset_A(1),
      I4 => oversample_offset_A(2),
      I5 => oversample_offset_A(5),
      O => \data_out[31]_i_82__14_n_0\
    );
\data_out[31]_i_83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => oversample_offset_A(5),
      I1 => oversample_offset_A(2),
      I2 => oversample_offset_A(1),
      I3 => oversample_offset_A(3),
      I4 => oversample_offset_A(4),
      O => \data_out[31]_i_83_n_0\
    );
\data_out[31]_i_84__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => oversample_offset_A(2),
      I1 => oversample_offset_A(1),
      I2 => oversample_offset_A(3),
      O => \data_out[31]_i_84__14_n_0\
    );
\data_out[31]_i_85\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[2]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => \clk_counter_reg_n_0_[0]\,
      O => \data_out[31]_i_85_n_0\
    );
\data_out[31]_i_86__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA95555555"
    )
        port map (
      I0 => \clk_counter[5]_i_2_n_0\,
      I1 => oversample_offset_A(4),
      I2 => oversample_offset_A(3),
      I3 => oversample_offset_A(1),
      I4 => oversample_offset_A(2),
      I5 => oversample_offset_A(5),
      O => \data_out[31]_i_86__14_n_0\
    );
\data_out[31]_i_87\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_14_n_5\,
      O => \data_out[31]_i_87_n_0\
    );
\data_out[31]_i_88\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_14_n_5\,
      O => \data_out[31]_i_88_n_0\
    );
\data_out[31]_i_89\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_14_n_5\,
      O => \data_out[31]_i_89_n_0\
    );
\data_out[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \data_out[31]_i_36_n_0\,
      I1 => \data_out[31]_i_37_n_0\,
      I2 => \data_out[31]_i_38_n_0\,
      I3 => \data_out[31]_i_39_n_0\,
      I4 => \data_out[31]_i_40_n_0\,
      I5 => \data_out[31]_i_41_n_0\,
      O => \data_out[31]_i_9_n_0\
    );
\data_out[31]_i_90\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_14_n_5\,
      O => \data_out[31]_i_90_n_0\
    );
\data_out[31]_i_91\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_14_n_5\,
      O => \data_out[31]_i_91_n_0\
    );
\data_out[31]_i_92\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_14_n_5\,
      O => \data_out[31]_i_92_n_0\
    );
\data_out[31]_i_93\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_14_n_5\,
      O => \data_out[31]_i_93_n_0\
    );
\data_out[31]_i_94\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_14_n_5\,
      O => \data_out[31]_i_94_n_0\
    );
\data_out[31]_i_95\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_14_n_5\,
      O => data_out10(28)
    );
\data_out[31]_i_96\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_14_n_5\,
      O => \data_out[31]_i_96_n_0\
    );
\data_out[31]_i_97\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_14_n_5\,
      O => \data_out[31]_i_97_n_0\
    );
\data_out[31]_i_98\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_14_n_5\,
      O => \data_out[31]_i_98_n_0\
    );
\data_out[31]_i_99\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_14_n_5\,
      O => \data_out[31]_i_99_n_0\
    );
\data_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[16]_i_1_n_0\,
      Q => \^data_out_a\(0),
      R => SS(0)
    );
\data_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[17]_i_1_n_0\,
      Q => \^data_out_a\(1),
      R => SS(0)
    );
\data_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[18]_i_1_n_0\,
      Q => \^data_out_a\(2),
      R => SS(0)
    );
\data_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[19]_i_1_n_0\,
      Q => \^data_out_a\(3),
      R => SS(0)
    );
\data_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[20]_i_1_n_0\,
      Q => \^data_out_a\(4),
      R => SS(0)
    );
\data_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[21]_i_1_n_0\,
      Q => \^data_out_a\(5),
      R => SS(0)
    );
\data_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[22]_i_1_n_0\,
      Q => \^data_out_a\(6),
      R => SS(0)
    );
\data_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[23]_i_1_n_0\,
      Q => \^data_out_a\(7),
      R => SS(0)
    );
\data_out_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[24]_i_1_n_0\,
      Q => \^data_out_a\(8),
      R => SS(0)
    );
\data_out_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[25]_i_1_n_0\,
      Q => \^data_out_a\(9),
      R => SS(0)
    );
\data_out_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[26]_i_1_n_0\,
      Q => \^data_out_a\(10),
      R => SS(0)
    );
\data_out_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[27]_i_1_n_0\,
      Q => \^data_out_a\(11),
      R => SS(0)
    );
\data_out_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[28]_i_1_n_0\,
      Q => \^data_out_a\(12),
      R => SS(0)
    );
\data_out_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[29]_i_1_n_0\,
      Q => \^data_out_a\(13),
      R => SS(0)
    );
\data_out_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[30]_i_1_n_0\,
      Q => \^data_out_a\(14),
      R => SS(0)
    );
\data_out_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[31]_i_1_n_0\,
      Q => \^data_out_a\(15),
      R => SS(0)
    );
\data_out_reg[31]_i_10\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_42_n_0\,
      CI_TOP => '0',
      CO(7) => data_out3,
      CO(6) => \data_out_reg[31]_i_10_n_1\,
      CO(5) => \data_out_reg[31]_i_10_n_2\,
      CO(4) => \data_out_reg[31]_i_10_n_3\,
      CO(3) => \data_out_reg[31]_i_10_n_4\,
      CO(2) => \data_out_reg[31]_i_10_n_5\,
      CO(1) => \data_out_reg[31]_i_10_n_6\,
      CO(0) => \data_out_reg[31]_i_10_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_data_out_reg[31]_i_10_O_UNCONNECTED\(7 downto 0),
      S(7) => \data_out[31]_i_43_n_0\,
      S(6) => \data_out[31]_i_44_n_0\,
      S(5) => \data_out[31]_i_45_n_0\,
      S(4) => \data_out[31]_i_46_n_0\,
      S(3) => \data_out[31]_i_47_n_0\,
      S(2) => \data_out[31]_i_48_n_0\,
      S(1) => \data_out[31]_i_49_n_0\,
      S(0) => \data_out[31]_i_50_n_0\
    );
\data_out_reg[31]_i_11\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_data_out_reg[31]_i_11_CO_UNCONNECTED\(7 downto 5),
      CO(4) => data_out2,
      CO(3) => \data_out_reg[31]_i_11_n_4\,
      CO(2) => \data_out_reg[31]_i_11_n_5\,
      CO(1) => \data_out_reg[31]_i_11_n_6\,
      CO(0) => \data_out_reg[31]_i_11_n_7\,
      DI(7 downto 5) => B"000",
      DI(4) => \data_out[31]_i_51_n_0\,
      DI(3) => \data_out[31]_i_52_n_0\,
      DI(2) => \data_out[31]_i_53_n_0\,
      DI(1) => \data_out[31]_i_54_n_0\,
      DI(0) => \data_out[31]_i_55_n_0\,
      O(7 downto 0) => \NLW_data_out_reg[31]_i_11_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => \data_out[31]_i_56_n_0\,
      S(3) => \data_out[31]_i_57_n_0\,
      S(2) => \data_out[31]_i_58_n_0\,
      S(1) => \data_out[31]_i_59_n_0\,
      S(0) => \data_out[31]_i_60__14_n_0\
    );
\data_out_reg[31]_i_14\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_8_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_data_out_reg[31]_i_14_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \data_out_reg[31]_i_14_n_5\,
      CO(1) => \NLW_data_out_reg[31]_i_14_CO_UNCONNECTED\(1),
      CO(0) => \data_out_reg[31]_i_14_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1) => \data_out[31]_i_61_n_0\,
      DI(0) => \data_out[31]_i_62_n_0\,
      O(7 downto 2) => \NLW_data_out_reg[31]_i_14_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => data_out10(6 downto 5),
      S(7 downto 2) => B"000001",
      S(1) => \data_out[31]_i_63_n_0\,
      S(0) => \data_out[31]_i_64_n_0\
    );
\data_out_reg[31]_i_42\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_42_n_0\,
      CO(6) => \data_out_reg[31]_i_42_n_1\,
      CO(5) => \data_out_reg[31]_i_42_n_2\,
      CO(4) => \data_out_reg[31]_i_42_n_3\,
      CO(3) => \data_out_reg[31]_i_42_n_4\,
      CO(2) => \data_out_reg[31]_i_42_n_5\,
      CO(1) => \data_out_reg[31]_i_42_n_6\,
      CO(0) => \data_out_reg[31]_i_42_n_7\,
      DI(7 downto 5) => B"000",
      DI(4) => \data_out[31]_i_68__14_n_0\,
      DI(3) => \data_out[31]_i_69_n_0\,
      DI(2) => \data_out[31]_i_70_n_0\,
      DI(1) => \data_out[31]_i_71_n_0\,
      DI(0) => \data_out[31]_i_72_n_0\,
      O(7 downto 0) => \NLW_data_out_reg[31]_i_42_O_UNCONNECTED\(7 downto 0),
      S(7) => \data_out[31]_i_73_n_0\,
      S(6) => \data_out[31]_i_74_n_0\,
      S(5) => \data_out[31]_i_75_n_0\,
      S(4) => \data_out[31]_i_76__14_n_0\,
      S(3) => \data_out[31]_i_77_n_0\,
      S(2) => \data_out[31]_i_78_n_0\,
      S(1) => \data_out[31]_i_79_n_0\,
      S(0) => \data_out[31]_i_80_n_0\
    );
\data_out_reg[31]_i_65\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_7_n_0\,
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_65_n_0\,
      CO(6) => \data_out_reg[31]_i_65_n_1\,
      CO(5) => \data_out_reg[31]_i_65_n_2\,
      CO(4) => \data_out_reg[31]_i_65_n_3\,
      CO(3) => \data_out_reg[31]_i_65_n_4\,
      CO(2) => \data_out_reg[31]_i_65_n_5\,
      CO(1) => \data_out_reg[31]_i_65_n_6\,
      CO(0) => \data_out_reg[31]_i_65_n_7\,
      DI(7) => \data_out[31]_i_87_n_0\,
      DI(6) => \data_out[31]_i_88_n_0\,
      DI(5) => \data_out[31]_i_89_n_0\,
      DI(4) => \data_out[31]_i_90_n_0\,
      DI(3) => \data_out[31]_i_91_n_0\,
      DI(2) => \data_out[31]_i_92_n_0\,
      DI(1) => \data_out[31]_i_93_n_0\,
      DI(0) => \data_out[31]_i_94_n_0\,
      O(7) => \data_out_reg[31]_i_65_n_8\,
      O(6) => \data_out_reg[31]_i_65_n_9\,
      O(5) => \data_out_reg[31]_i_65_n_10\,
      O(4) => \data_out_reg[31]_i_65_n_11\,
      O(3) => \data_out_reg[31]_i_65_n_12\,
      O(2) => \data_out_reg[31]_i_65_n_13\,
      O(1) => \data_out_reg[31]_i_65_n_14\,
      O(0) => \data_out_reg[31]_i_65_n_15\,
      S(7) => \data_out_reg[31]_i_14_n_5\,
      S(6) => \data_out_reg[31]_i_14_n_5\,
      S(5) => \data_out_reg[31]_i_14_n_5\,
      S(4) => \data_out_reg[31]_i_14_n_5\,
      S(3) => \data_out_reg[31]_i_14_n_5\,
      S(2) => \data_out_reg[31]_i_14_n_5\,
      S(1) => \data_out_reg[31]_i_14_n_5\,
      S(0) => \data_out_reg[31]_i_14_n_5\
    );
\data_out_reg[31]_i_66\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_67_n_0\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_data_out_reg[31]_i_66_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \data_out_reg[31]_i_66_n_3\,
      CO(3) => \NLW_data_out_reg[31]_i_66_CO_UNCONNECTED\(3),
      CO(2) => \data_out_reg[31]_i_66_n_5\,
      CO(1) => \data_out_reg[31]_i_66_n_6\,
      CO(0) => \data_out_reg[31]_i_66_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => data_out10(28),
      DI(2) => \data_out[31]_i_96_n_0\,
      DI(1) => \data_out[31]_i_97_n_0\,
      DI(0) => \data_out[31]_i_98_n_0\,
      O(7 downto 4) => \NLW_data_out_reg[31]_i_66_O_UNCONNECTED\(7 downto 4),
      O(3) => \data_out_reg[31]_i_66_n_12\,
      O(2) => \data_out_reg[31]_i_66_n_13\,
      O(1) => \data_out_reg[31]_i_66_n_14\,
      O(0) => \data_out_reg[31]_i_66_n_15\,
      S(7 downto 4) => B"0001",
      S(3) => \data_out_reg[31]_i_14_n_5\,
      S(2) => \data_out_reg[31]_i_14_n_5\,
      S(1) => \data_out_reg[31]_i_14_n_5\,
      S(0) => \data_out_reg[31]_i_14_n_5\
    );
\data_out_reg[31]_i_67\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_65_n_0\,
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_67_n_0\,
      CO(6) => \data_out_reg[31]_i_67_n_1\,
      CO(5) => \data_out_reg[31]_i_67_n_2\,
      CO(4) => \data_out_reg[31]_i_67_n_3\,
      CO(3) => \data_out_reg[31]_i_67_n_4\,
      CO(2) => \data_out_reg[31]_i_67_n_5\,
      CO(1) => \data_out_reg[31]_i_67_n_6\,
      CO(0) => \data_out_reg[31]_i_67_n_7\,
      DI(7) => \data_out[31]_i_99_n_0\,
      DI(6) => \data_out[31]_i_100_n_0\,
      DI(5) => \data_out[31]_i_101_n_0\,
      DI(4) => \data_out[31]_i_102_n_0\,
      DI(3) => \data_out[31]_i_103_n_0\,
      DI(2) => \data_out[31]_i_104_n_0\,
      DI(1) => \data_out[31]_i_105_n_0\,
      DI(0) => \data_out[31]_i_106_n_0\,
      O(7) => \data_out_reg[31]_i_67_n_8\,
      O(6) => \data_out_reg[31]_i_67_n_9\,
      O(5) => \data_out_reg[31]_i_67_n_10\,
      O(4) => \data_out_reg[31]_i_67_n_11\,
      O(3) => \data_out_reg[31]_i_67_n_12\,
      O(2) => \data_out_reg[31]_i_67_n_13\,
      O(1) => \data_out_reg[31]_i_67_n_14\,
      O(0) => \data_out_reg[31]_i_67_n_15\,
      S(7) => \data_out_reg[31]_i_14_n_5\,
      S(6) => \data_out_reg[31]_i_14_n_5\,
      S(5) => \data_out_reg[31]_i_14_n_5\,
      S(4) => \data_out_reg[31]_i_14_n_5\,
      S(3) => \data_out_reg[31]_i_14_n_5\,
      S(2) => \data_out_reg[31]_i_14_n_5\,
      S(1) => \data_out_reg[31]_i_14_n_5\,
      S(0) => \data_out_reg[31]_i_14_n_5\
    );
\data_out_reg[31]_i_7\: unisim.vcomponents.CARRY8
     port map (
      CI => data_out10(0),
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_7_n_0\,
      CO(6) => \data_out_reg[31]_i_7_n_1\,
      CO(5) => \data_out_reg[31]_i_7_n_2\,
      CO(4) => \data_out_reg[31]_i_7_n_3\,
      CO(3) => \data_out_reg[31]_i_7_n_4\,
      CO(2) => \data_out_reg[31]_i_7_n_5\,
      CO(1) => \data_out_reg[31]_i_7_n_6\,
      CO(0) => \data_out_reg[31]_i_7_n_7\,
      DI(7) => \data_out[31]_i_12_n_0\,
      DI(6) => \data_out[31]_i_13_n_0\,
      DI(5 downto 0) => data_out10(6 downto 1),
      O(7) => \data_out_reg[31]_i_7_n_8\,
      O(6) => \data_out_reg[31]_i_7_n_9\,
      O(5) => \data_out_reg[31]_i_7_n_10\,
      O(4) => \data_out_reg[31]_i_7_n_11\,
      O(3) => \data_out_reg[31]_i_7_n_12\,
      O(2) => \data_out_reg[31]_i_7_n_13\,
      O(1) => \data_out_reg[31]_i_7_n_14\,
      O(0) => \data_out_reg[31]_i_7_n_15\,
      S(7) => \data_out_reg[31]_i_14_n_5\,
      S(6) => \data_out_reg[31]_i_14_n_5\,
      S(5) => \data_out[31]_i_15_n_0\,
      S(4) => \data_out[31]_i_16_n_0\,
      S(3) => \data_out[31]_i_17_n_0\,
      S(2) => \data_out[31]_i_18_n_0\,
      S(1) => \data_out[31]_i_19_n_0\,
      S(0) => \data_out[31]_i_20_n_0\
    );
\data_out_reg[31]_i_8\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_8_n_0\,
      CO(6) => \data_out_reg[31]_i_8_n_1\,
      CO(5) => \data_out_reg[31]_i_8_n_2\,
      CO(4) => \data_out_reg[31]_i_8_n_3\,
      CO(3) => \data_out_reg[31]_i_8_n_4\,
      CO(2) => \data_out_reg[31]_i_8_n_5\,
      CO(1) => \data_out_reg[31]_i_8_n_6\,
      CO(0) => \data_out_reg[31]_i_8_n_7\,
      DI(7) => \data_out[31]_i_21_n_0\,
      DI(6) => \data_out[31]_i_22_n_0\,
      DI(5) => \data_out[31]_i_23__14_n_0\,
      DI(4) => \data_out[31]_i_24_n_0\,
      DI(3) => oversample_offset_A(2),
      DI(2) => \data_out[31]_i_25_n_0\,
      DI(1) => \data_out[31]_i_26_n_0\,
      DI(0) => \data_out[31]_i_27_n_0\,
      O(7 downto 3) => data_out10(4 downto 0),
      O(2) => \data_out_reg[31]_i_8_n_13\,
      O(1) => \data_out_reg[31]_i_8_n_14\,
      O(0) => \data_out_reg[31]_i_8_n_15\,
      S(7) => \data_out[31]_i_28_n_0\,
      S(6) => \data_out[31]_i_29_n_0\,
      S(5) => \data_out[31]_i_30_n_0\,
      S(4) => \data_out[31]_i_31_n_0\,
      S(3) => \data_out[31]_i_32_n_0\,
      S(2) => \data_out[31]_i_33__14_n_0\,
      S(1) => \data_out[31]_i_34_n_0\,
      S(0) => \data_out[31]_i_35_n_0\
    );
\done_cs_hold_counter[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \done_cs_hold_counter[3]_i_2_n_0\,
      I1 => \done_cs_hold_counter_reg_n_0_[0]\,
      O => \done_cs_hold_counter[0]_i_1_n_0\
    );
\done_cs_hold_counter[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \done_cs_hold_counter[3]_i_2_n_0\,
      I1 => \done_cs_hold_counter_reg_n_0_[0]\,
      I2 => \done_cs_hold_counter_reg_n_0_[1]\,
      O => \done_cs_hold_counter[1]_i_1_n_0\
    );
\done_cs_hold_counter[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A802"
    )
        port map (
      I0 => \done_cs_hold_counter[3]_i_2_n_0\,
      I1 => \done_cs_hold_counter_reg_n_0_[1]\,
      I2 => \done_cs_hold_counter_reg_n_0_[0]\,
      I3 => \done_cs_hold_counter_reg_n_0_[2]\,
      O => \done_cs_hold_counter[2]_i_1_n_0\
    );
\done_cs_hold_counter[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80002"
    )
        port map (
      I0 => \done_cs_hold_counter[3]_i_2_n_0\,
      I1 => \done_cs_hold_counter_reg_n_0_[2]\,
      I2 => \done_cs_hold_counter_reg_n_0_[0]\,
      I3 => \done_cs_hold_counter_reg_n_0_[1]\,
      I4 => \done_cs_hold_counter_reg_n_0_[3]\,
      O => \done_cs_hold_counter[3]_i_1_n_0\
    );
\done_cs_hold_counter[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^q\(0),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \FSM_sequential_state[2]_i_3_n_0\,
      O => \done_cs_hold_counter[3]_i_2_n_0\
    );
\done_cs_hold_counter[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF0001FFFF"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[3]\,
      I1 => \done_cs_hold_counter_reg_n_0_[1]\,
      I2 => \done_cs_hold_counter_reg_n_0_[0]\,
      I3 => \done_cs_hold_counter_reg_n_0_[2]\,
      I4 => \^q\(0),
      I5 => \done_cs_hold_counter_reg_n_0_[4]\,
      O => \done_cs_hold_counter[4]_i_1_n_0\
    );
\done_cs_hold_counter[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      O => \^e\(0)
    );
\done_cs_hold_counter[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(0),
      I1 => \done_cs_hold_counter[5]_i_3_n_0\,
      I2 => \done_cs_hold_counter_reg_n_0_[5]\,
      O => \done_cs_hold_counter[5]_i_2_n_0\
    );
\done_cs_hold_counter[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[4]\,
      I1 => \done_cs_hold_counter_reg_n_0_[2]\,
      I2 => \done_cs_hold_counter_reg_n_0_[0]\,
      I3 => \done_cs_hold_counter_reg_n_0_[1]\,
      I4 => \done_cs_hold_counter_reg_n_0_[3]\,
      O => \done_cs_hold_counter[5]_i_3_n_0\
    );
\done_cs_hold_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => \done_cs_hold_counter[0]_i_1_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[0]\,
      R => SS(0)
    );
\done_cs_hold_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => \done_cs_hold_counter[1]_i_1_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[1]\,
      R => SS(0)
    );
\done_cs_hold_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => \done_cs_hold_counter[2]_i_1_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[2]\,
      R => SS(0)
    );
\done_cs_hold_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => \done_cs_hold_counter[3]_i_1_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[3]\,
      R => SS(0)
    );
\done_cs_hold_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => \done_cs_hold_counter[4]_i_1_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[4]\,
      S => SS(0)
    );
\done_cs_hold_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => \done_cs_hold_counter[5]_i_2_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[5]\,
      R => SS(0)
    );
\padding_counter[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_sequential_state[0]_i_2_n_0\,
      I1 => \padding_counter_reg_n_0_[0]\,
      O => \padding_counter[0]_i_1_n_0\
    );
\padding_counter[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \FSM_sequential_state[0]_i_2_n_0\,
      I1 => \padding_counter_reg_n_0_[0]\,
      I2 => \padding_counter_reg_n_0_[1]\,
      O => \padding_counter[1]_i_1_n_0\
    );
\padding_counter[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A802"
    )
        port map (
      I0 => \FSM_sequential_state[0]_i_2_n_0\,
      I1 => \padding_counter_reg_n_0_[1]\,
      I2 => \padding_counter_reg_n_0_[0]\,
      I3 => \padding_counter_reg_n_0_[2]\,
      O => \padding_counter[2]_i_1_n_0\
    );
\padding_counter[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDDDD7"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \padding_counter_reg_n_0_[3]\,
      I2 => \padding_counter_reg_n_0_[1]\,
      I3 => \padding_counter_reg_n_0_[0]\,
      I4 => \padding_counter_reg_n_0_[2]\,
      O => \padding_counter[3]_i_1_n_0\
    );
\padding_counter[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000002"
    )
        port map (
      I0 => \FSM_sequential_state[0]_i_2_n_0\,
      I1 => \padding_counter_reg_n_0_[3]\,
      I2 => \padding_counter_reg_n_0_[1]\,
      I3 => \padding_counter_reg_n_0_[0]\,
      I4 => \padding_counter_reg_n_0_[2]\,
      I5 => \padding_counter_reg_n_0_[4]\,
      O => \padding_counter[4]_i_1_n_0\
    );
\padding_counter[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"23"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \^q\(0),
      I2 => \state__0\(1),
      O => \padding_counter[5]_i_1_n_0\
    );
\padding_counter[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \padding_counter[5]_i_3_n_0\,
      I2 => \padding_counter_reg_n_0_[5]\,
      O => \padding_counter[5]_i_2_n_0\
    );
\padding_counter[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \padding_counter_reg_n_0_[4]\,
      I1 => \padding_counter_reg_n_0_[2]\,
      I2 => \padding_counter_reg_n_0_[0]\,
      I3 => \padding_counter_reg_n_0_[1]\,
      I4 => \padding_counter_reg_n_0_[3]\,
      O => \padding_counter[5]_i_3_n_0\
    );
\padding_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[5]_i_1_n_0\,
      D => \padding_counter[0]_i_1_n_0\,
      Q => \padding_counter_reg_n_0_[0]\,
      R => SS(0)
    );
\padding_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[5]_i_1_n_0\,
      D => \padding_counter[1]_i_1_n_0\,
      Q => \padding_counter_reg_n_0_[1]\,
      R => SS(0)
    );
\padding_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[5]_i_1_n_0\,
      D => \padding_counter[2]_i_1_n_0\,
      Q => \padding_counter_reg_n_0_[2]\,
      R => SS(0)
    );
\padding_counter_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \padding_counter[5]_i_1_n_0\,
      D => \padding_counter[3]_i_1_n_0\,
      Q => \padding_counter_reg_n_0_[3]\,
      S => SS(0)
    );
\padding_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[5]_i_1_n_0\,
      D => \padding_counter[4]_i_1_n_0\,
      Q => \padding_counter_reg_n_0_[4]\,
      R => SS(0)
    );
\padding_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[5]_i_1_n_0\,
      D => \padding_counter[5]_i_2_n_0\,
      Q => \padding_counter_reg_n_0_[5]\,
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cable_delay_tester_rhs_256_0_0_rhs_spi_master_0 is
  port (
    \FSM_sequential_state_reg[1]_0\ : out STD_LOGIC;
    data_out_B : out STD_LOGIC_VECTOR ( 15 downto 0 );
    MOSI_B : out STD_LOGIC;
    oversample_offset_B : in STD_LOGIC_VECTOR ( 7 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 22 downto 0 );
    MOSI_reg_i_9_0 : in STD_LOGIC;
    MOSI_reg_i_7_0 : in STD_LOGIC;
    MOSI_reg_i_7_1 : in STD_LOGIC;
    MOSI_reg_i_7_2 : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_0\ : in STD_LOGIC;
    MISO_B : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cable_delay_tester_rhs_256_0_0_rhs_spi_master_0 : entity is "rhs_spi_master";
end cable_delay_tester_rhs_256_0_0_rhs_spi_master_0;

architecture STRUCTURE of cable_delay_tester_rhs_256_0_0_rhs_spi_master_0 is
  signal \FSM_sequential_state[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \^mosi_b\ : STD_LOGIC;
  signal \MOSI_i_10__0_n_0\ : STD_LOGIC;
  signal \MOSI_i_11__0_n_0\ : STD_LOGIC;
  signal \MOSI_i_12__0_n_0\ : STD_LOGIC;
  signal \MOSI_i_13__0_n_0\ : STD_LOGIC;
  signal \MOSI_i_14__0_n_0\ : STD_LOGIC;
  signal \MOSI_i_15__0_n_0\ : STD_LOGIC;
  signal \MOSI_i_16__0_n_0\ : STD_LOGIC;
  signal \MOSI_i_17__0_n_0\ : STD_LOGIC;
  signal \MOSI_i_18__0_n_0\ : STD_LOGIC;
  signal \MOSI_i_19__0_n_0\ : STD_LOGIC;
  signal \MOSI_i_1__0_n_0\ : STD_LOGIC;
  signal \MOSI_i_2__0_n_0\ : STD_LOGIC;
  signal \MOSI_i_3__0_n_0\ : STD_LOGIC;
  signal \MOSI_i_4__0_n_0\ : STD_LOGIC;
  signal \MOSI_i_5__0_n_0\ : STD_LOGIC;
  signal \MOSI_i_6__0_n_0\ : STD_LOGIC;
  signal MOSI_reg_i_7_n_0 : STD_LOGIC;
  signal MOSI_reg_i_8_n_0 : STD_LOGIC;
  signal MOSI_reg_i_9_n_0 : STD_LOGIC;
  signal clk_counter : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \clk_counter[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \clk_counter[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \clk_counter[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \clk_counter[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \clk_counter[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \clk_counter[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \clk_counter[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \clk_counter[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \clk_counter[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \clk_counter[6]_i_3_n_0\ : STD_LOGIC;
  signal \clk_counter[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \clk_counter[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \clk_counter[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \clk_counter[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \clk_counter[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \clk_counter[8]_i_4_n_0\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[8]\ : STD_LOGIC;
  signal data_out10 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal data_out1_in : STD_LOGIC_VECTOR ( 31 to 31 );
  signal data_out2 : STD_LOGIC;
  signal data_out3 : STD_LOGIC;
  signal \data_out[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_out[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_out[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_out[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_out[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_out[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_out[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_out[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_out[23]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_out[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_out[24]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_out[25]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_out[25]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_out[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_out[26]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_out[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_out[27]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_out[27]_i_3__0_n_0\ : STD_LOGIC;
  signal \data_out[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_out[28]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_out[29]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_out[29]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_out[30]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_out[30]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_100__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_101__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_103__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_104__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_105__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_106__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_107__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_12__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_13__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_15__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_16__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_17__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_18__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_19__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_20__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_21__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_22__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_23_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_24__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_25__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_26__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_28__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_29__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_30__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_31__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_32__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_33_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_36__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_37__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_38__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_39__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_3__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_40__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_41__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_42_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_43__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_44__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_45__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_46__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_47__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_48__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_49__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_4__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_50__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_51__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_52__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_53__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_54__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_55__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_57__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_58__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_59__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_5__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_60_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_61__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_62__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_63__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_64__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_68_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_69__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_70__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_71__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_72__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_73__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_74__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_75__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_76_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_77__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_78__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_79__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_80__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_81__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_82_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_83__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_84_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_85__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_86_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_87__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_88__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_89__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_90__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_91__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_92__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_93__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_94__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_95__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_96__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_97__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_98__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_99__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_9__0_n_0\ : STD_LOGIC;
  signal \^data_out_b\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \data_out_reg[31]_i_27_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_27_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_34_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_34_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_34_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_34_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__0_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__0_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__0_n_10\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__0_n_11\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__0_n_12\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__0_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__0_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__0_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__0_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__0_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__0_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__0_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__0_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__0_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__0_n_8\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__0_n_9\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__0_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__0_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__0_n_10\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__0_n_11\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__0_n_12\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__0_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__0_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__0_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__0_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__0_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__0_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__0_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__0_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__0_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__0_n_8\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__0_n_9\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__0_n_12\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__0_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__0_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__0_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__0_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__0_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__0_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__0_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__0_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__0_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__0_n_10\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__0_n_11\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__0_n_12\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__0_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__0_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__0_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__0_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__0_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__0_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__0_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__0_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__0_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__0_n_8\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__0_n_9\ : STD_LOGIC;
  signal \done_cs_hold_counter[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[6]_i_1_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[6]_i_2_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \padding_counter[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \padding_counter[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \padding_counter[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \padding_counter[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \padding_counter[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \padding_counter[4]_i_2_n_0\ : STD_LOGIC;
  signal \padding_counter[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \padding_counter[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \padding_counter[6]_i_1_n_0\ : STD_LOGIC;
  signal \padding_counter[6]_i_2_n_0\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \state__1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_data_out_reg[31]_i_27_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_data_out_reg[31]_i_27_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_data_out_reg[31]_i_34_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_data_out_reg[31]_i_34_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_data_out_reg[31]_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_data_out_reg[31]_i_56_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_data_out_reg[31]_i_67__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_data_out_reg[31]_i_67__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_3__0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_2__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_4__0\ : label is "soft_lutpair39";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "PRE_BUSY:001,BUSY:010,POST_BUSY:011,DONE:100,READY:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "PRE_BUSY:001,BUSY:010,POST_BUSY:011,DONE:100,READY:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[2]\ : label is "PRE_BUSY:001,BUSY:010,POST_BUSY:011,DONE:100,READY:000";
  attribute SOFT_HLUTNM of \MOSI_i_11__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \MOSI_i_18__0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \MOSI_i_3__0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \channel[7]_i_18\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \clk_counter[1]_i_1__0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \clk_counter[2]_i_1__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \clk_counter[3]_i_1__0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \clk_counter[4]_i_1__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \clk_counter[4]_i_2__0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \clk_counter[6]_i_1__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \clk_counter[6]_i_3\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \clk_counter[7]_i_1__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \clk_counter[7]_i_2__0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \clk_counter[8]_i_2__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \clk_counter[8]_i_3__0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \clk_counter[8]_i_4\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \data_out[23]_i_2__0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \data_out[24]_i_2__0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \data_out[25]_i_2__0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \data_out[26]_i_2__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \data_out[27]_i_2__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \data_out[28]_i_2__0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \data_out[29]_i_2__0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \data_out[30]_i_2__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \data_out[31]_i_107__0\ : label is "soft_lutpair26";
  attribute HLUTNM : string;
  attribute HLUTNM of \data_out[31]_i_11\ : label is "lutpair0";
  attribute HLUTNM of \data_out[31]_i_19__0\ : label is "lutpair0";
  attribute SOFT_HLUTNM of \data_out[31]_i_2__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \data_out[31]_i_3__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \data_out[31]_i_4__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \data_out[31]_i_5__0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \data_out[31]_i_69__0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \data_out[31]_i_70__0\ : label is "soft_lutpair32";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \data_out_reg[31]_i_34\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \data_out_reg[31]_i_35\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \data_out_reg[31]_i_56\ : label is 11;
  attribute SOFT_HLUTNM of \done_cs_hold_counter[0]_i_1__0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[1]_i_1__0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[2]_i_1__0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[3]_i_1__0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[3]_i_2__0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[6]_i_2\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \padding_counter[1]_i_1__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \padding_counter[2]_i_1__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \padding_counter[4]_i_2\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \padding_counter[5]_i_1__0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \padding_counter[6]_i_2\ : label is "soft_lutpair42";
begin
  MOSI_B <= \^mosi_b\;
  data_out_B(15 downto 0) <= \^data_out_b\(15 downto 0);
ClockDivideByEight: entity work.cable_delay_tester_rhs_256_0_0_clock_divider_28
     port map (
      Q(2 downto 0) => \state__0\(2 downto 0),
      clk => clk,
      \counter[0]_i_3__0_0\(3) => \clk_counter_reg_n_0_[8]\,
      \counter[0]_i_3__0_0\(2) => \clk_counter_reg_n_0_[7]\,
      \counter[0]_i_3__0_0\(1) => \clk_counter_reg_n_0_[6]\,
      \counter[0]_i_3__0_0\(0) => \clk_counter_reg_n_0_[5]\
    );
\FSM_sequential_state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3322333022220030"
    )
        port map (
      I0 => \FSM_sequential_state[0]_i_2__0_n_0\,
      I1 => \state__0\(2),
      I2 => \FSM_sequential_state_reg[0]_0\,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      I5 => \FSM_sequential_state[0]_i_3__0_n_0\,
      O => \state__1\(0)
    );
\FSM_sequential_state[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[6]\,
      I1 => \clk_counter_reg_n_0_[7]\,
      I2 => \clk_counter_reg_n_0_[5]\,
      I3 => \clk_counter_reg_n_0_[8]\,
      I4 => \FSM_sequential_state[0]_i_4__0_n_0\,
      O => \FSM_sequential_state[0]_i_2__0_n_0\
    );
\FSM_sequential_state[0]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \padding_counter_reg_n_0_[6]\,
      I1 => \FSM_sequential_state[1]_i_2_n_0\,
      O => \FSM_sequential_state[0]_i_3__0_n_0\
    );
\FSM_sequential_state[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[2]\,
      I1 => \clk_counter_reg_n_0_[3]\,
      I2 => \clk_counter_reg_n_0_[4]\,
      I3 => \clk_counter_reg_n_0_[1]\,
      I4 => \clk_counter_reg_n_0_[0]\,
      I5 => \state__0\(0),
      O => \FSM_sequential_state[0]_i_4__0_n_0\
    );
\FSM_sequential_state[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55510004"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(0),
      I2 => \FSM_sequential_state[1]_i_2_n_0\,
      I3 => \padding_counter_reg_n_0_[6]\,
      I4 => \state__0\(1),
      O => \FSM_sequential_state[1]_i_1__0_n_0\
    );
\FSM_sequential_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \padding_counter_reg_n_0_[5]\,
      I1 => \padding_counter_reg_n_0_[3]\,
      I2 => \padding_counter_reg_n_0_[0]\,
      I3 => \padding_counter_reg_n_0_[1]\,
      I4 => \padding_counter_reg_n_0_[2]\,
      I5 => \padding_counter_reg_n_0_[4]\,
      O => \FSM_sequential_state[1]_i_2_n_0\
    );
\FSM_sequential_state[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => \state__0\(2),
      O => \FSM_sequential_state[2]_i_1__0_n_0\
    );
\FSM_sequential_state[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEF0EE00"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[6]\,
      I1 => \FSM_sequential_state[2]_i_3__0_n_0\,
      I2 => \state__0\(1),
      I3 => \state__0\(2),
      I4 => \FSM_sequential_state[2]_i_4__0_n_0\,
      O => \state__1\(2)
    );
\FSM_sequential_state[2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[5]\,
      I1 => \done_cs_hold_counter_reg_n_0_[3]\,
      I2 => \done_cs_hold_counter_reg_n_0_[0]\,
      I3 => \done_cs_hold_counter_reg_n_0_[1]\,
      I4 => \done_cs_hold_counter_reg_n_0_[2]\,
      I5 => \done_cs_hold_counter_reg_n_0_[4]\,
      O => \FSM_sequential_state[2]_i_3__0_n_0\
    );
\FSM_sequential_state[2]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \FSM_sequential_state[1]_i_2_n_0\,
      I2 => \padding_counter_reg_n_0_[6]\,
      O => \FSM_sequential_state[2]_i_4__0_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \FSM_sequential_state[2]_i_1__0_n_0\,
      D => \state__1\(0),
      Q => \state__0\(0),
      R => SS(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \FSM_sequential_state[2]_i_1__0_n_0\,
      D => \FSM_sequential_state[1]_i_1__0_n_0\,
      Q => \state__0\(1),
      R => SS(0)
    );
\FSM_sequential_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \FSM_sequential_state[2]_i_1__0_n_0\,
      D => \state__1\(2),
      Q => \state__0\(2),
      R => SS(0)
    );
\MOSI_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FFFFFF47FF0000"
    )
        port map (
      I0 => Q(19),
      I1 => \clk_counter[4]_i_2__0_n_0\,
      I2 => Q(20),
      I3 => \MOSI_i_18__0_n_0\,
      I4 => \clk_counter[5]_i_2__0_n_0\,
      I5 => \MOSI_i_19__0_n_0\,
      O => \MOSI_i_10__0_n_0\
    );
\MOSI_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[3]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[2]\,
      O => \MOSI_i_11__0_n_0\
    );
\MOSI_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => MOSI_reg_i_7_0,
      I2 => \clk_counter[4]_i_2__0_n_0\,
      I3 => MOSI_reg_i_7_1,
      I4 => \MOSI_i_18__0_n_0\,
      I5 => MOSI_reg_i_7_2,
      O => \MOSI_i_12__0_n_0\
    );
\MOSI_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(8),
      I2 => \clk_counter[4]_i_2__0_n_0\,
      I3 => Q(9),
      I4 => \MOSI_i_18__0_n_0\,
      I5 => Q(10),
      O => \MOSI_i_13__0_n_0\
    );
\MOSI_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      I2 => \clk_counter[4]_i_2__0_n_0\,
      I3 => Q(5),
      I4 => \MOSI_i_18__0_n_0\,
      I5 => Q(6),
      O => \MOSI_i_14__0_n_0\
    );
\MOSI_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(22),
      I1 => Q(0),
      I2 => \clk_counter[4]_i_2__0_n_0\,
      I3 => Q(1),
      I4 => \MOSI_i_18__0_n_0\,
      I5 => Q(2),
      O => \MOSI_i_15__0_n_0\
    );
\MOSI_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => Q(15),
      I1 => Q(16),
      I2 => \clk_counter[4]_i_2__0_n_0\,
      I3 => Q(17),
      I4 => \MOSI_i_11__0_n_0\,
      I5 => Q(18),
      O => \MOSI_i_16__0_n_0\
    );
\MOSI_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => MOSI_reg_i_9_0,
      I1 => Q(12),
      I2 => \clk_counter[4]_i_2__0_n_0\,
      I3 => Q(13),
      I4 => \MOSI_i_11__0_n_0\,
      I5 => Q(14),
      O => \MOSI_i_17__0_n_0\
    );
\MOSI_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[2]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => \clk_counter_reg_n_0_[0]\,
      I3 => \clk_counter_reg_n_0_[3]\,
      O => \MOSI_i_18__0_n_0\
    );
\MOSI_i_19__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F700F7F7"
    )
        port map (
      I0 => Q(20),
      I1 => \MOSI_i_18__0_n_0\,
      I2 => \clk_counter_reg_n_0_[4]\,
      I3 => \clk_counter[4]_i_2__0_n_0\,
      I4 => Q(21),
      O => \MOSI_i_19__0_n_0\
    );
\MOSI_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBABBAAA88A88AAA"
    )
        port map (
      I0 => \MOSI_i_2__0_n_0\,
      I1 => \MOSI_i_3__0_n_0\,
      I2 => \state__0\(0),
      I3 => \state__0\(2),
      I4 => \state__0\(1),
      I5 => \^mosi_b\,
      O => \MOSI_i_1__0_n_0\
    );
\MOSI_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F004040"
    )
        port map (
      I0 => \MOSI_i_4__0_n_0\,
      I1 => \MOSI_i_5__0_n_0\,
      I2 => \state__0\(1),
      I3 => Q(22),
      I4 => \state__0\(0),
      I5 => \state__0\(2),
      O => \MOSI_i_2__0_n_0\
    );
\MOSI_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \MOSI_i_6__0_n_0\,
      I1 => \state__0\(2),
      I2 => \clk_counter_reg_n_0_[2]\,
      I3 => \clk_counter_reg_n_0_[1]\,
      I4 => \clk_counter_reg_n_0_[0]\,
      O => \MOSI_i_3__0_n_0\
    );
\MOSI_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202100252521552"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[7]\,
      I1 => MOSI_reg_i_7_n_0,
      I2 => \clk_counter_reg_n_0_[6]\,
      I3 => \clk_counter_reg_n_0_[5]\,
      I4 => \clk_counter[8]_i_4_n_0\,
      I5 => MOSI_reg_i_8_n_0,
      O => \MOSI_i_4__0_n_0\
    );
\MOSI_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"771777D7CCFCFFFF"
    )
        port map (
      I0 => MOSI_reg_i_9_n_0,
      I1 => \clk_counter_reg_n_0_[6]\,
      I2 => \clk_counter_reg_n_0_[5]\,
      I3 => \clk_counter[8]_i_4_n_0\,
      I4 => \MOSI_i_10__0_n_0\,
      I5 => \clk_counter_reg_n_0_[7]\,
      O => \MOSI_i_5__0_n_0\
    );
\MOSI_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFDFFFDFDFDF"
    )
        port map (
      I0 => \clk_counter[6]_i_2__0_n_0\,
      I1 => \clk_counter[7]_i_2__0_n_0\,
      I2 => \clk_counter[8]_i_3__0_n_0\,
      I3 => \clk_counter[5]_i_2__0_n_0\,
      I4 => \MOSI_i_11__0_n_0\,
      I5 => \clk_counter_reg_n_0_[4]\,
      O => \MOSI_i_6__0_n_0\
    );
MOSI_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \MOSI_i_1__0_n_0\,
      Q => \^mosi_b\,
      R => SS(0)
    );
MOSI_reg_i_7: unisim.vcomponents.MUXF7
     port map (
      I0 => \MOSI_i_12__0_n_0\,
      I1 => \MOSI_i_13__0_n_0\,
      O => MOSI_reg_i_7_n_0,
      S => \clk_counter[5]_i_2__0_n_0\
    );
MOSI_reg_i_8: unisim.vcomponents.MUXF7
     port map (
      I0 => \MOSI_i_14__0_n_0\,
      I1 => \MOSI_i_15__0_n_0\,
      O => MOSI_reg_i_8_n_0,
      S => \clk_counter[5]_i_2__0_n_0\
    );
MOSI_reg_i_9: unisim.vcomponents.MUXF7
     port map (
      I0 => \MOSI_i_16__0_n_0\,
      I1 => \MOSI_i_17__0_n_0\,
      O => MOSI_reg_i_9_n_0,
      S => \clk_counter[5]_i_2__0_n_0\
    );
\channel[7]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => \state__0\(2),
      O => \FSM_sequential_state_reg[1]_0\
    );
\clk_counter[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \clk_counter_reg_n_0_[0]\,
      O => \clk_counter[0]_i_1__0_n_0\
    );
\clk_counter[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[1]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \state__0\(1),
      O => \clk_counter[1]_i_1__0_n_0\
    );
\clk_counter[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DDD7"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \clk_counter_reg_n_0_[2]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[0]\,
      O => \clk_counter[2]_i_1__0_n_0\
    );
\clk_counter[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA9FFFF"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[3]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[2]\,
      I4 => \state__0\(1),
      O => \clk_counter[3]_i_1__0_n_0\
    );
\clk_counter[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \clk_counter[4]_i_2__0_n_0\,
      O => \clk_counter[4]_i_1__0_n_0\
    );
\clk_counter[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[4]\,
      I1 => \clk_counter_reg_n_0_[2]\,
      I2 => \clk_counter_reg_n_0_[3]\,
      I3 => \clk_counter_reg_n_0_[0]\,
      I4 => \clk_counter_reg_n_0_[1]\,
      O => \clk_counter[4]_i_2__0_n_0\
    );
\clk_counter[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \clk_counter[5]_i_2__0_n_0\,
      I1 => \state__0\(1),
      O => \clk_counter[5]_i_1__0_n_0\
    );
\clk_counter[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[5]\,
      I1 => \clk_counter_reg_n_0_[4]\,
      I2 => \clk_counter_reg_n_0_[3]\,
      I3 => \clk_counter_reg_n_0_[2]\,
      I4 => \clk_counter_reg_n_0_[0]\,
      I5 => \clk_counter_reg_n_0_[1]\,
      O => \clk_counter[5]_i_2__0_n_0\
    );
\clk_counter[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \clk_counter[6]_i_2__0_n_0\,
      O => clk_counter(6)
    );
\clk_counter[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[6]\,
      I1 => \clk_counter_reg_n_0_[5]\,
      I2 => \clk_counter[6]_i_3_n_0\,
      I3 => \clk_counter_reg_n_0_[2]\,
      I4 => \clk_counter_reg_n_0_[3]\,
      I5 => \clk_counter_reg_n_0_[4]\,
      O => \clk_counter[6]_i_2__0_n_0\
    );
\clk_counter[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[0]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      O => \clk_counter[6]_i_3_n_0\
    );
\clk_counter[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \clk_counter[7]_i_2__0_n_0\,
      I1 => \state__0\(1),
      O => \clk_counter[7]_i_1__0_n_0\
    );
\clk_counter[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA9A"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[7]\,
      I1 => \clk_counter_reg_n_0_[6]\,
      I2 => \clk_counter[8]_i_4_n_0\,
      I3 => \clk_counter_reg_n_0_[5]\,
      O => \clk_counter[7]_i_2__0_n_0\
    );
\clk_counter[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(0),
      O => \clk_counter[8]_i_1__0_n_0\
    );
\clk_counter[8]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \clk_counter[8]_i_3__0_n_0\,
      O => \clk_counter[8]_i_2__0_n_0\
    );
\clk_counter[8]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002FFFD"
    )
        port map (
      I0 => \clk_counter[8]_i_4_n_0\,
      I1 => \clk_counter_reg_n_0_[6]\,
      I2 => \clk_counter_reg_n_0_[7]\,
      I3 => \clk_counter_reg_n_0_[5]\,
      I4 => \clk_counter_reg_n_0_[8]\,
      O => \clk_counter[8]_i_3__0_n_0\
    );
\clk_counter[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[1]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[2]\,
      I3 => \clk_counter_reg_n_0_[3]\,
      I4 => \clk_counter_reg_n_0_[4]\,
      O => \clk_counter[8]_i_4_n_0\
    );
\clk_counter_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__0_n_0\,
      D => \clk_counter[0]_i_1__0_n_0\,
      Q => \clk_counter_reg_n_0_[0]\,
      S => SS(0)
    );
\clk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__0_n_0\,
      D => \clk_counter[1]_i_1__0_n_0\,
      Q => \clk_counter_reg_n_0_[1]\,
      R => SS(0)
    );
\clk_counter_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__0_n_0\,
      D => \clk_counter[2]_i_1__0_n_0\,
      Q => \clk_counter_reg_n_0_[2]\,
      S => SS(0)
    );
\clk_counter_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__0_n_0\,
      D => \clk_counter[3]_i_1__0_n_0\,
      Q => \clk_counter_reg_n_0_[3]\,
      S => SS(0)
    );
\clk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__0_n_0\,
      D => \clk_counter[4]_i_1__0_n_0\,
      Q => \clk_counter_reg_n_0_[4]\,
      S => SS(0)
    );
\clk_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__0_n_0\,
      D => \clk_counter[5]_i_1__0_n_0\,
      Q => \clk_counter_reg_n_0_[5]\,
      R => SS(0)
    );
\clk_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__0_n_0\,
      D => clk_counter(6),
      Q => \clk_counter_reg_n_0_[6]\,
      R => SS(0)
    );
\clk_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__0_n_0\,
      D => \clk_counter[7]_i_1__0_n_0\,
      Q => \clk_counter_reg_n_0_[7]\,
      R => SS(0)
    );
\clk_counter_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__0_n_0\,
      D => \clk_counter[8]_i_2__0_n_0\,
      Q => \clk_counter_reg_n_0_[8]\,
      S => SS(0)
    );
\data_out[16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__0_n_0\,
      I2 => \data_out[24]_i_2__0_n_0\,
      I3 => \data_out[23]_i_2__0_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_b\(0),
      O => \data_out[16]_i_1__0_n_0\
    );
\data_out[17]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__0_n_0\,
      I2 => \data_out[25]_i_2__0_n_0\,
      I3 => \data_out[23]_i_2__0_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_b\(1),
      O => \data_out[17]_i_1__0_n_0\
    );
\data_out[18]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__0_n_0\,
      I2 => \data_out[26]_i_2__0_n_0\,
      I3 => \data_out[23]_i_2__0_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_b\(2),
      O => \data_out[18]_i_1__0_n_0\
    );
\data_out[19]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__0_n_0\,
      I2 => \data_out[27]_i_2__0_n_0\,
      I3 => \data_out[23]_i_2__0_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_b\(3),
      O => \data_out[19]_i_1__0_n_0\
    );
\data_out[20]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__0_n_0\,
      I2 => \data_out[28]_i_2__0_n_0\,
      I3 => \data_out[23]_i_2__0_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_b\(4),
      O => \data_out[20]_i_1__0_n_0\
    );
\data_out[21]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__0_n_0\,
      I2 => \data_out[29]_i_2__0_n_0\,
      I3 => \data_out[23]_i_2__0_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_b\(5),
      O => \data_out[21]_i_1__0_n_0\
    );
\data_out[22]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__0_n_0\,
      I2 => \data_out[30]_i_2__0_n_0\,
      I3 => \data_out[23]_i_2__0_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_b\(6),
      O => \data_out[22]_i_1__0_n_0\
    );
\data_out[23]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__0_n_0\,
      I2 => \data_out[31]_i_4__0_n_0\,
      I3 => \data_out[23]_i_2__0_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_b\(7),
      O => \data_out[23]_i_1__0_n_0\
    );
\data_out[23]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__0_n_13\,
      I1 => \data_out[31]_i_9__0_n_0\,
      O => \data_out[23]_i_2__0_n_0\
    );
\data_out[24]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__0_n_0\,
      I2 => \data_out[31]_i_5__0_n_0\,
      I3 => \data_out[24]_i_2__0_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_b\(8),
      O => \data_out[24]_i_1__0_n_0\
    );
\data_out[24]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \data_out_reg[31]_i_7__0_n_15\,
      I2 => data_out10(0),
      I3 => \data_out[27]_i_3__0_n_0\,
      O => \data_out[24]_i_2__0_n_0\
    );
\data_out[25]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__0_n_0\,
      I2 => \data_out[31]_i_5__0_n_0\,
      I3 => \data_out[25]_i_2__0_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_b\(9),
      O => \data_out[25]_i_1__0_n_0\
    );
\data_out[25]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => data_out10(0),
      I1 => \state__0\(1),
      I2 => \data_out_reg[31]_i_7__0_n_15\,
      I3 => \data_out[27]_i_3__0_n_0\,
      O => \data_out[25]_i_2__0_n_0\
    );
\data_out[26]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__0_n_0\,
      I2 => \data_out[31]_i_5__0_n_0\,
      I3 => \data_out[26]_i_2__0_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_b\(10),
      O => \data_out[26]_i_1__0_n_0\
    );
\data_out[26]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \state__0\(1),
      I1 => data_out10(0),
      I2 => \data_out_reg[31]_i_7__0_n_15\,
      I3 => \data_out[27]_i_3__0_n_0\,
      O => \data_out[26]_i_2__0_n_0\
    );
\data_out[27]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__0_n_0\,
      I2 => \data_out[31]_i_5__0_n_0\,
      I3 => \data_out[27]_i_2__0_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_b\(11),
      O => \data_out[27]_i_1__0_n_0\
    );
\data_out[27]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => data_out10(0),
      I1 => \state__0\(1),
      I2 => \data_out_reg[31]_i_7__0_n_15\,
      I3 => \data_out[27]_i_3__0_n_0\,
      O => \data_out[27]_i_2__0_n_0\
    );
\data_out[27]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__0_n_14\,
      I1 => \data_out_reg[31]_i_6_n_13\,
      I2 => data_out2,
      I3 => \data_out_reg[31]_i_6_n_15\,
      I4 => \data_out_reg[31]_i_6_n_14\,
      I5 => data_out3,
      O => \data_out[27]_i_3__0_n_0\
    );
\data_out[28]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__0_n_0\,
      I2 => \data_out[31]_i_5__0_n_0\,
      I3 => \data_out[28]_i_2__0_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_b\(12),
      O => \data_out[28]_i_1__0_n_0\
    );
\data_out[28]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \data_out[31]_i_8_n_0\,
      I1 => \state__0\(1),
      I2 => \data_out_reg[31]_i_7__0_n_15\,
      I3 => data_out10(0),
      O => \data_out[28]_i_2__0_n_0\
    );
\data_out[29]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__0_n_0\,
      I2 => \data_out[31]_i_5__0_n_0\,
      I3 => \data_out[29]_i_2__0_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_b\(13),
      O => \data_out[29]_i_1__0_n_0\
    );
\data_out[29]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \data_out[31]_i_8_n_0\,
      I1 => data_out10(0),
      I2 => \state__0\(1),
      I3 => \data_out_reg[31]_i_7__0_n_15\,
      O => \data_out[29]_i_2__0_n_0\
    );
\data_out[30]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__0_n_0\,
      I2 => \data_out[31]_i_5__0_n_0\,
      I3 => \data_out[30]_i_2__0_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_b\(14),
      O => \data_out[30]_i_1__0_n_0\
    );
\data_out[30]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \data_out[31]_i_8_n_0\,
      I1 => \state__0\(1),
      I2 => data_out10(0),
      I3 => \data_out_reg[31]_i_7__0_n_15\,
      O => \data_out[30]_i_2__0_n_0\
    );
\data_out[31]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => oversample_offset_B(6),
      I1 => \clk_counter[6]_i_2__0_n_0\,
      O => \data_out[31]_i_10_n_0\
    );
\data_out[31]_i_100__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27_n_5\,
      O => \data_out[31]_i_100__0_n_0\
    );
\data_out[31]_i_101__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27_n_5\,
      O => \data_out[31]_i_101__0_n_0\
    );
\data_out[31]_i_102__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27_n_5\,
      O => data_out10(28)
    );
\data_out[31]_i_103__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27_n_5\,
      O => \data_out[31]_i_103__0_n_0\
    );
\data_out[31]_i_104__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27_n_5\,
      O => \data_out[31]_i_104__0_n_0\
    );
\data_out[31]_i_105__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27_n_5\,
      O => \data_out[31]_i_105__0_n_0\
    );
\data_out[31]_i_106__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => oversample_offset_B(3),
      I1 => oversample_offset_B(1),
      I2 => oversample_offset_B(0),
      I3 => oversample_offset_B(2),
      O => \data_out[31]_i_106__0_n_0\
    );
\data_out[31]_i_107__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[2]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => \clk_counter_reg_n_0_[0]\,
      O => \data_out[31]_i_107__0_n_0\
    );
\data_out[31]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => oversample_offset_B(5),
      I1 => \clk_counter[5]_i_2__0_n_0\,
      O => \data_out[31]_i_11_n_0\
    );
\data_out[31]_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => oversample_offset_B(5),
      I1 => \clk_counter[5]_i_2__0_n_0\,
      O => \data_out[31]_i_12__0_n_0\
    );
\data_out[31]_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888882"
    )
        port map (
      I0 => oversample_offset_B(3),
      I1 => \clk_counter_reg_n_0_[3]\,
      I2 => \clk_counter_reg_n_0_[0]\,
      I3 => \clk_counter_reg_n_0_[1]\,
      I4 => \clk_counter_reg_n_0_[2]\,
      O => \data_out[31]_i_13__0_n_0\
    );
\data_out[31]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[0]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => \clk_counter_reg_n_0_[2]\,
      O => \data_out[31]_i_14_n_0\
    );
\data_out[31]_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[0]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      O => \data_out[31]_i_15__0_n_0\
    );
\data_out[31]_i_16__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[0]\,
      O => \data_out[31]_i_16__0_n_0\
    );
\data_out[31]_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \data_out[31]_i_10_n_0\,
      I1 => \clk_counter[7]_i_2__0_n_0\,
      I2 => oversample_offset_B(7),
      O => \data_out[31]_i_17__0_n_0\
    );
\data_out[31]_i_18__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => oversample_offset_B(6),
      I1 => \clk_counter[6]_i_2__0_n_0\,
      I2 => \data_out[31]_i_11_n_0\,
      O => \data_out[31]_i_18__0_n_0\
    );
\data_out[31]_i_19__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9699"
    )
        port map (
      I0 => oversample_offset_B(5),
      I1 => \clk_counter[5]_i_2__0_n_0\,
      I2 => \clk_counter[4]_i_2__0_n_0\,
      I3 => oversample_offset_B(4),
      O => \data_out[31]_i_19__0_n_0\
    );
\data_out[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__0_n_0\,
      I2 => \data_out[31]_i_4__0_n_0\,
      I3 => \data_out[31]_i_5__0_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_b\(15),
      O => \data_out[31]_i_1__0_n_0\
    );
\data_out[31]_i_20__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \data_out[31]_i_13__0_n_0\,
      I1 => \clk_counter[4]_i_2__0_n_0\,
      I2 => oversample_offset_B(4),
      O => \data_out[31]_i_20__0_n_0\
    );
\data_out[31]_i_21__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA955565556AAA9"
    )
        port map (
      I0 => oversample_offset_B(2),
      I1 => \clk_counter_reg_n_0_[2]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[0]\,
      I4 => \clk_counter_reg_n_0_[3]\,
      I5 => oversample_offset_B(3),
      O => \data_out[31]_i_21__0_n_0\
    );
\data_out[31]_i_22__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A956"
    )
        port map (
      I0 => oversample_offset_B(2),
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[2]\,
      O => \data_out[31]_i_22__0_n_0\
    );
\data_out[31]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[1]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => oversample_offset_B(1),
      O => \data_out[31]_i_23_n_0\
    );
\data_out[31]_i_24__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => oversample_offset_B(0),
      I1 => \clk_counter_reg_n_0_[0]\,
      O => \data_out[31]_i_24__0_n_0\
    );
\data_out[31]_i_25__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27_n_5\,
      O => \data_out[31]_i_25__0_n_0\
    );
\data_out[31]_i_26__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27_n_5\,
      O => \data_out[31]_i_26__0_n_0\
    );
\data_out[31]_i_28__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(6),
      O => \data_out[31]_i_28__0_n_0\
    );
\data_out[31]_i_29__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(5),
      O => \data_out[31]_i_29__0_n_0\
    );
\data_out[31]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => MISO_B,
      I1 => \state__0\(2),
      I2 => \state__0\(1),
      O => data_out1_in(31)
    );
\data_out[31]_i_30__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(4),
      O => \data_out[31]_i_30__0_n_0\
    );
\data_out[31]_i_31__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(3),
      O => \data_out[31]_i_31__0_n_0\
    );
\data_out[31]_i_32__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(2),
      O => \data_out[31]_i_32__0_n_0\
    );
\data_out[31]_i_33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(1),
      O => \data_out[31]_i_33_n_0\
    );
\data_out[31]_i_36__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__0_n_11\,
      I1 => \data_out_reg[31]_i_65__0_n_11\,
      I2 => \data_out_reg[31]_i_66__0_n_15\,
      I3 => \data_out_reg[31]_i_66__0_n_10\,
      O => \data_out[31]_i_36__0_n_0\
    );
\data_out[31]_i_37__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \data_out_reg[31]_i_65__0_n_13\,
      I1 => \data_out_reg[31]_i_65__0_n_10\,
      I2 => \data_out_reg[31]_i_67__0_n_3\,
      I3 => \data_out_reg[31]_i_7__0_n_8\,
      O => \data_out[31]_i_37__0_n_0\
    );
\data_out[31]_i_38__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \data_out_reg[31]_i_67__0_n_13\,
      I1 => \data_out_reg[31]_i_67__0_n_12\,
      I2 => \data_out_reg[31]_i_7__0_n_12\,
      I3 => \data_out_reg[31]_i_66__0_n_8\,
      O => \data_out[31]_i_38__0_n_0\
    );
\data_out[31]_i_39__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__0_n_9\,
      I1 => \data_out_reg[31]_i_67__0_n_14\,
      I2 => \data_out_reg[31]_i_7__0_n_10\,
      I3 => \data_out_reg[31]_i_65__0_n_14\,
      O => \data_out[31]_i_39__0_n_0\
    );
\data_out[31]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      O => \data_out[31]_i_3__0_n_0\
    );
\data_out[31]_i_40__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \data_out_reg[31]_i_66__0_n_13\,
      I1 => \data_out_reg[31]_i_66__0_n_11\,
      I2 => \data_out_reg[31]_i_65__0_n_9\,
      I3 => \data_out_reg[31]_i_67__0_n_15\,
      O => \data_out[31]_i_40__0_n_0\
    );
\data_out[31]_i_41__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \data_out_reg[31]_i_65__0_n_15\,
      I1 => \data_out_reg[31]_i_66__0_n_9\,
      I2 => \data_out_reg[31]_i_66__0_n_12\,
      I3 => \data_out_reg[31]_i_65__0_n_12\,
      I4 => \data_out_reg[31]_i_66__0_n_14\,
      I5 => \data_out_reg[31]_i_65__0_n_8\,
      O => \data_out[31]_i_41__0_n_0\
    );
\data_out[31]_i_42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_counter[8]_i_3__0_n_0\,
      O => \data_out[31]_i_42_n_0\
    );
\data_out[31]_i_43__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => oversample_offset_B(7),
      I1 => \clk_counter[7]_i_2__0_n_0\,
      O => \data_out[31]_i_43__0_n_0\
    );
\data_out[31]_i_44__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002FFFD"
    )
        port map (
      I0 => \clk_counter[8]_i_4_n_0\,
      I1 => \clk_counter_reg_n_0_[6]\,
      I2 => \clk_counter_reg_n_0_[7]\,
      I3 => \clk_counter_reg_n_0_[5]\,
      I4 => \clk_counter_reg_n_0_[8]\,
      O => \data_out[31]_i_44__0_n_0\
    );
\data_out[31]_i_45__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \clk_counter[7]_i_2__0_n_0\,
      I1 => oversample_offset_B(7),
      I2 => \clk_counter[8]_i_3__0_n_0\,
      O => \data_out[31]_i_45__0_n_0\
    );
\data_out[31]_i_46__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => oversample_offset_B(7),
      I1 => \data_out[31]_i_68_n_0\,
      I2 => \clk_counter[8]_i_3__0_n_0\,
      O => \data_out[31]_i_46__0_n_0\
    );
\data_out[31]_i_47__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"157C0154"
    )
        port map (
      I0 => \clk_counter[7]_i_2__0_n_0\,
      I1 => oversample_offset_B(6),
      I2 => \data_out[31]_i_69__0_n_0\,
      I3 => oversample_offset_B(7),
      I4 => \clk_counter[6]_i_2__0_n_0\,
      O => \data_out[31]_i_47__0_n_0\
    );
\data_out[31]_i_48__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"751C5104"
    )
        port map (
      I0 => \clk_counter[5]_i_2__0_n_0\,
      I1 => oversample_offset_B(4),
      I2 => \data_out[31]_i_70__0_n_0\,
      I3 => oversample_offset_B(5),
      I4 => \clk_counter[4]_i_2__0_n_0\,
      O => \data_out[31]_i_48__0_n_0\
    );
\data_out[31]_i_49__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E000006061E1E7E"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[2]\,
      I1 => \clk_counter[6]_i_3_n_0\,
      I2 => \clk_counter_reg_n_0_[3]\,
      I3 => oversample_offset_B(1),
      I4 => oversample_offset_B(2),
      I5 => oversample_offset_B(3),
      O => \data_out[31]_i_49__0_n_0\
    );
\data_out[31]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => data_out10(0),
      I1 => \state__0\(1),
      I2 => \data_out_reg[31]_i_7__0_n_15\,
      I3 => \data_out[31]_i_8_n_0\,
      O => \data_out[31]_i_4__0_n_0\
    );
\data_out[31]_i_50__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7C04"
    )
        port map (
      I0 => oversample_offset_B(0),
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => oversample_offset_B(1),
      O => \data_out[31]_i_50__0_n_0\
    );
\data_out[31]_i_51__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \clk_counter[8]_i_3__0_n_0\,
      I1 => oversample_offset_B(7),
      I2 => \data_out[31]_i_68_n_0\,
      O => \data_out[31]_i_51__0_n_0\
    );
\data_out[31]_i_52__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60090660"
    )
        port map (
      I0 => oversample_offset_B(7),
      I1 => \clk_counter[7]_i_2__0_n_0\,
      I2 => oversample_offset_B(6),
      I3 => \data_out[31]_i_69__0_n_0\,
      I4 => \clk_counter[6]_i_2__0_n_0\,
      O => \data_out[31]_i_52__0_n_0\
    );
\data_out[31]_i_53__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888882222222"
    )
        port map (
      I0 => \data_out[31]_i_71__0_n_0\,
      I1 => oversample_offset_B(4),
      I2 => oversample_offset_B(3),
      I3 => oversample_offset_B(1),
      I4 => oversample_offset_B(2),
      I5 => \clk_counter[4]_i_2__0_n_0\,
      O => \data_out[31]_i_53__0_n_0\
    );
\data_out[31]_i_54__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9006066006606009"
    )
        port map (
      I0 => oversample_offset_B(3),
      I1 => \clk_counter_reg_n_0_[3]\,
      I2 => oversample_offset_B(1),
      I3 => oversample_offset_B(2),
      I4 => \clk_counter_reg_n_0_[2]\,
      I5 => \clk_counter[6]_i_3_n_0\,
      O => \data_out[31]_i_54__0_n_0\
    );
\data_out[31]_i_55__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9006"
    )
        port map (
      I0 => oversample_offset_B(1),
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => oversample_offset_B(0),
      I3 => \clk_counter_reg_n_0_[0]\,
      O => \data_out[31]_i_55__0_n_0\
    );
\data_out[31]_i_57__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__0_n_0\,
      I1 => oversample_offset_B(6),
      I2 => oversample_offset_B(7),
      O => \data_out[31]_i_57__0_n_0\
    );
\data_out[31]_i_58__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__0_n_0\,
      I1 => oversample_offset_B(6),
      I2 => oversample_offset_B(7),
      O => \data_out[31]_i_58__0_n_0\
    );
\data_out[31]_i_59__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__0_n_0\,
      I1 => oversample_offset_B(6),
      I2 => oversample_offset_B(7),
      O => \data_out[31]_i_59__0_n_0\
    );
\data_out[31]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__0_n_13\,
      I1 => \data_out[31]_i_9__0_n_0\,
      O => \data_out[31]_i_5__0_n_0\
    );
\data_out[31]_i_60\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__0_n_0\,
      I1 => oversample_offset_B(6),
      I2 => oversample_offset_B(7),
      O => \data_out[31]_i_60_n_0\
    );
\data_out[31]_i_61__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__0_n_0\,
      I1 => oversample_offset_B(6),
      I2 => oversample_offset_B(7),
      O => \data_out[31]_i_61__0_n_0\
    );
\data_out[31]_i_62__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__0_n_0\,
      I1 => oversample_offset_B(6),
      I2 => oversample_offset_B(7),
      O => \data_out[31]_i_62__0_n_0\
    );
\data_out[31]_i_63__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__0_n_0\,
      I1 => oversample_offset_B(6),
      I2 => oversample_offset_B(7),
      O => \data_out[31]_i_63__0_n_0\
    );
\data_out[31]_i_64__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__0_n_0\,
      I1 => oversample_offset_B(6),
      I2 => oversample_offset_B(7),
      O => \data_out[31]_i_64__0_n_0\
    );
\data_out[31]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000015555555"
    )
        port map (
      I0 => oversample_offset_B(6),
      I1 => oversample_offset_B(4),
      I2 => oversample_offset_B(3),
      I3 => oversample_offset_B(1),
      I4 => oversample_offset_B(2),
      I5 => oversample_offset_B(5),
      O => \data_out[31]_i_68_n_0\
    );
\data_out[31]_i_69__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => oversample_offset_B(5),
      I1 => oversample_offset_B(2),
      I2 => oversample_offset_B(1),
      I3 => oversample_offset_B(3),
      I4 => oversample_offset_B(4),
      O => \data_out[31]_i_69__0_n_0\
    );
\data_out[31]_i_70__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => oversample_offset_B(2),
      I1 => oversample_offset_B(1),
      I2 => oversample_offset_B(3),
      O => \data_out[31]_i_70__0_n_0\
    );
\data_out[31]_i_71__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA95555555"
    )
        port map (
      I0 => \clk_counter[5]_i_2__0_n_0\,
      I1 => oversample_offset_B(4),
      I2 => oversample_offset_B(3),
      I3 => oversample_offset_B(1),
      I4 => oversample_offset_B(2),
      I5 => oversample_offset_B(5),
      O => \data_out[31]_i_71__0_n_0\
    );
\data_out[31]_i_72__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \data_out[31]_i_85__0_n_0\,
      I1 => oversample_offset_B(6),
      I2 => oversample_offset_B(7),
      I3 => \clk_counter[8]_i_3__0_n_0\,
      O => \data_out[31]_i_72__0_n_0\
    );
\data_out[31]_i_73__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A802EA83"
    )
        port map (
      I0 => \clk_counter[7]_i_2__0_n_0\,
      I1 => oversample_offset_B(6),
      I2 => \data_out[31]_i_85__0_n_0\,
      I3 => oversample_offset_B(7),
      I4 => \clk_counter[6]_i_2__0_n_0\,
      O => \data_out[31]_i_73__0_n_0\
    );
\data_out[31]_i_74__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A883EA"
    )
        port map (
      I0 => \clk_counter[5]_i_2__0_n_0\,
      I1 => oversample_offset_B(4),
      I2 => \data_out[31]_i_106__0_n_0\,
      I3 => oversample_offset_B(5),
      I4 => \clk_counter[4]_i_2__0_n_0\,
      O => \data_out[31]_i_74__0_n_0\
    );
\data_out[31]_i_75__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA80002EEEA8883"
    )
        port map (
      I0 => \MOSI_i_11__0_n_0\,
      I1 => oversample_offset_B(2),
      I2 => oversample_offset_B(0),
      I3 => oversample_offset_B(1),
      I4 => oversample_offset_B(3),
      I5 => \data_out[31]_i_107__0_n_0\,
      O => \data_out[31]_i_75__0_n_0\
    );
\data_out[31]_i_76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8247"
    )
        port map (
      I0 => oversample_offset_B(1),
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => \clk_counter_reg_n_0_[0]\,
      I3 => oversample_offset_B(0),
      O => \data_out[31]_i_76_n_0\
    );
\data_out[31]_i_77__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__0_n_0\,
      I1 => oversample_offset_B(6),
      I2 => oversample_offset_B(7),
      O => \data_out[31]_i_77__0_n_0\
    );
\data_out[31]_i_78__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__0_n_0\,
      I1 => oversample_offset_B(6),
      I2 => oversample_offset_B(7),
      O => \data_out[31]_i_78__0_n_0\
    );
\data_out[31]_i_79__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__0_n_0\,
      I1 => oversample_offset_B(6),
      I2 => oversample_offset_B(7),
      O => \data_out[31]_i_79__0_n_0\
    );
\data_out[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__0_n_14\,
      I1 => \data_out_reg[31]_i_6_n_13\,
      I2 => data_out2,
      I3 => \data_out_reg[31]_i_6_n_15\,
      I4 => \data_out_reg[31]_i_6_n_14\,
      I5 => data_out3,
      O => \data_out[31]_i_8_n_0\
    );
\data_out[31]_i_80__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \data_out[31]_i_85__0_n_0\,
      I1 => oversample_offset_B(6),
      I2 => oversample_offset_B(7),
      I3 => \clk_counter[8]_i_3__0_n_0\,
      O => \data_out[31]_i_80__0_n_0\
    );
\data_out[31]_i_81__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60090660"
    )
        port map (
      I0 => oversample_offset_B(7),
      I1 => \clk_counter[7]_i_2__0_n_0\,
      I2 => oversample_offset_B(6),
      I3 => \data_out[31]_i_85__0_n_0\,
      I4 => \clk_counter[6]_i_2__0_n_0\,
      O => \data_out[31]_i_81__0_n_0\
    );
\data_out[31]_i_82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90060990"
    )
        port map (
      I0 => oversample_offset_B(5),
      I1 => \clk_counter[5]_i_2__0_n_0\,
      I2 => oversample_offset_B(4),
      I3 => \data_out[31]_i_106__0_n_0\,
      I4 => \clk_counter[4]_i_2__0_n_0\,
      O => \data_out[31]_i_82_n_0\
    );
\data_out[31]_i_83__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9090900609090990"
    )
        port map (
      I0 => oversample_offset_B(3),
      I1 => \MOSI_i_18__0_n_0\,
      I2 => oversample_offset_B(2),
      I3 => oversample_offset_B(0),
      I4 => oversample_offset_B(1),
      I5 => \data_out[31]_i_107__0_n_0\,
      O => \data_out[31]_i_83__0_n_0\
    );
\data_out[31]_i_84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2814"
    )
        port map (
      I0 => oversample_offset_B(1),
      I1 => oversample_offset_B(0),
      I2 => \clk_counter_reg_n_0_[0]\,
      I3 => \clk_counter_reg_n_0_[1]\,
      O => \data_out[31]_i_84_n_0\
    );
\data_out[31]_i_85__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => oversample_offset_B(5),
      I1 => oversample_offset_B(3),
      I2 => oversample_offset_B(1),
      I3 => oversample_offset_B(0),
      I4 => oversample_offset_B(2),
      I5 => oversample_offset_B(4),
      O => \data_out[31]_i_85__0_n_0\
    );
\data_out[31]_i_86\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27_n_5\,
      O => \data_out[31]_i_86_n_0\
    );
\data_out[31]_i_87__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27_n_5\,
      O => \data_out[31]_i_87__0_n_0\
    );
\data_out[31]_i_88__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27_n_5\,
      O => \data_out[31]_i_88__0_n_0\
    );
\data_out[31]_i_89__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27_n_5\,
      O => \data_out[31]_i_89__0_n_0\
    );
\data_out[31]_i_90__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27_n_5\,
      O => \data_out[31]_i_90__0_n_0\
    );
\data_out[31]_i_91__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27_n_5\,
      O => \data_out[31]_i_91__0_n_0\
    );
\data_out[31]_i_92__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27_n_5\,
      O => \data_out[31]_i_92__0_n_0\
    );
\data_out[31]_i_93__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27_n_5\,
      O => \data_out[31]_i_93__0_n_0\
    );
\data_out[31]_i_94__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27_n_5\,
      O => \data_out[31]_i_94__0_n_0\
    );
\data_out[31]_i_95__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27_n_5\,
      O => \data_out[31]_i_95__0_n_0\
    );
\data_out[31]_i_96__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27_n_5\,
      O => \data_out[31]_i_96__0_n_0\
    );
\data_out[31]_i_97__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27_n_5\,
      O => \data_out[31]_i_97__0_n_0\
    );
\data_out[31]_i_98__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27_n_5\,
      O => \data_out[31]_i_98__0_n_0\
    );
\data_out[31]_i_99__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27_n_5\,
      O => \data_out[31]_i_99__0_n_0\
    );
\data_out[31]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \data_out[31]_i_36__0_n_0\,
      I1 => \data_out[31]_i_37__0_n_0\,
      I2 => \data_out[31]_i_38__0_n_0\,
      I3 => \data_out[31]_i_39__0_n_0\,
      I4 => \data_out[31]_i_40__0_n_0\,
      I5 => \data_out[31]_i_41__0_n_0\,
      O => \data_out[31]_i_9__0_n_0\
    );
\data_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[16]_i_1__0_n_0\,
      Q => \^data_out_b\(0),
      R => SS(0)
    );
\data_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[17]_i_1__0_n_0\,
      Q => \^data_out_b\(1),
      R => SS(0)
    );
\data_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[18]_i_1__0_n_0\,
      Q => \^data_out_b\(2),
      R => SS(0)
    );
\data_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[19]_i_1__0_n_0\,
      Q => \^data_out_b\(3),
      R => SS(0)
    );
\data_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[20]_i_1__0_n_0\,
      Q => \^data_out_b\(4),
      R => SS(0)
    );
\data_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[21]_i_1__0_n_0\,
      Q => \^data_out_b\(5),
      R => SS(0)
    );
\data_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[22]_i_1__0_n_0\,
      Q => \^data_out_b\(6),
      R => SS(0)
    );
\data_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[23]_i_1__0_n_0\,
      Q => \^data_out_b\(7),
      R => SS(0)
    );
\data_out_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[24]_i_1__0_n_0\,
      Q => \^data_out_b\(8),
      R => SS(0)
    );
\data_out_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[25]_i_1__0_n_0\,
      Q => \^data_out_b\(9),
      R => SS(0)
    );
\data_out_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[26]_i_1__0_n_0\,
      Q => \^data_out_b\(10),
      R => SS(0)
    );
\data_out_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[27]_i_1__0_n_0\,
      Q => \^data_out_b\(11),
      R => SS(0)
    );
\data_out_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[28]_i_1__0_n_0\,
      Q => \^data_out_b\(12),
      R => SS(0)
    );
\data_out_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[29]_i_1__0_n_0\,
      Q => \^data_out_b\(13),
      R => SS(0)
    );
\data_out_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[30]_i_1__0_n_0\,
      Q => \^data_out_b\(14),
      R => SS(0)
    );
\data_out_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[31]_i_1__0_n_0\,
      Q => \^data_out_b\(15),
      R => SS(0)
    );
\data_out_reg[31]_i_27\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_6_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_data_out_reg[31]_i_27_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \data_out_reg[31]_i_27_n_5\,
      CO(1) => \NLW_data_out_reg[31]_i_27_CO_UNCONNECTED\(1),
      CO(0) => \data_out_reg[31]_i_27_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1) => \data_out[31]_i_42_n_0\,
      DI(0) => \data_out[31]_i_43__0_n_0\,
      O(7 downto 2) => \NLW_data_out_reg[31]_i_27_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => data_out10(6 downto 5),
      S(7 downto 2) => B"000001",
      S(1) => \data_out[31]_i_44__0_n_0\,
      S(0) => \data_out[31]_i_45__0_n_0\
    );
\data_out_reg[31]_i_34\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_data_out_reg[31]_i_34_CO_UNCONNECTED\(7 downto 5),
      CO(4) => data_out2,
      CO(3) => \data_out_reg[31]_i_34_n_4\,
      CO(2) => \data_out_reg[31]_i_34_n_5\,
      CO(1) => \data_out_reg[31]_i_34_n_6\,
      CO(0) => \data_out_reg[31]_i_34_n_7\,
      DI(7 downto 5) => B"000",
      DI(4) => \data_out[31]_i_46__0_n_0\,
      DI(3) => \data_out[31]_i_47__0_n_0\,
      DI(2) => \data_out[31]_i_48__0_n_0\,
      DI(1) => \data_out[31]_i_49__0_n_0\,
      DI(0) => \data_out[31]_i_50__0_n_0\,
      O(7 downto 0) => \NLW_data_out_reg[31]_i_34_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => \data_out[31]_i_51__0_n_0\,
      S(3) => \data_out[31]_i_52__0_n_0\,
      S(2) => \data_out[31]_i_53__0_n_0\,
      S(1) => \data_out[31]_i_54__0_n_0\,
      S(0) => \data_out[31]_i_55__0_n_0\
    );
\data_out_reg[31]_i_35\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_56_n_0\,
      CI_TOP => '0',
      CO(7) => data_out3,
      CO(6) => \data_out_reg[31]_i_35_n_1\,
      CO(5) => \data_out_reg[31]_i_35_n_2\,
      CO(4) => \data_out_reg[31]_i_35_n_3\,
      CO(3) => \data_out_reg[31]_i_35_n_4\,
      CO(2) => \data_out_reg[31]_i_35_n_5\,
      CO(1) => \data_out_reg[31]_i_35_n_6\,
      CO(0) => \data_out_reg[31]_i_35_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_data_out_reg[31]_i_35_O_UNCONNECTED\(7 downto 0),
      S(7) => \data_out[31]_i_57__0_n_0\,
      S(6) => \data_out[31]_i_58__0_n_0\,
      S(5) => \data_out[31]_i_59__0_n_0\,
      S(4) => \data_out[31]_i_60_n_0\,
      S(3) => \data_out[31]_i_61__0_n_0\,
      S(2) => \data_out[31]_i_62__0_n_0\,
      S(1) => \data_out[31]_i_63__0_n_0\,
      S(0) => \data_out[31]_i_64__0_n_0\
    );
\data_out_reg[31]_i_56\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_56_n_0\,
      CO(6) => \data_out_reg[31]_i_56_n_1\,
      CO(5) => \data_out_reg[31]_i_56_n_2\,
      CO(4) => \data_out_reg[31]_i_56_n_3\,
      CO(3) => \data_out_reg[31]_i_56_n_4\,
      CO(2) => \data_out_reg[31]_i_56_n_5\,
      CO(1) => \data_out_reg[31]_i_56_n_6\,
      CO(0) => \data_out_reg[31]_i_56_n_7\,
      DI(7 downto 5) => B"000",
      DI(4) => \data_out[31]_i_72__0_n_0\,
      DI(3) => \data_out[31]_i_73__0_n_0\,
      DI(2) => \data_out[31]_i_74__0_n_0\,
      DI(1) => \data_out[31]_i_75__0_n_0\,
      DI(0) => \data_out[31]_i_76_n_0\,
      O(7 downto 0) => \NLW_data_out_reg[31]_i_56_O_UNCONNECTED\(7 downto 0),
      S(7) => \data_out[31]_i_77__0_n_0\,
      S(6) => \data_out[31]_i_78__0_n_0\,
      S(5) => \data_out[31]_i_79__0_n_0\,
      S(4) => \data_out[31]_i_80__0_n_0\,
      S(3) => \data_out[31]_i_81__0_n_0\,
      S(2) => \data_out[31]_i_82_n_0\,
      S(1) => \data_out[31]_i_83__0_n_0\,
      S(0) => \data_out[31]_i_84_n_0\
    );
\data_out_reg[31]_i_6\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_6_n_0\,
      CO(6) => \data_out_reg[31]_i_6_n_1\,
      CO(5) => \data_out_reg[31]_i_6_n_2\,
      CO(4) => \data_out_reg[31]_i_6_n_3\,
      CO(3) => \data_out_reg[31]_i_6_n_4\,
      CO(2) => \data_out_reg[31]_i_6_n_5\,
      CO(1) => \data_out_reg[31]_i_6_n_6\,
      CO(0) => \data_out_reg[31]_i_6_n_7\,
      DI(7) => \data_out[31]_i_10_n_0\,
      DI(6) => \data_out[31]_i_11_n_0\,
      DI(5) => \data_out[31]_i_12__0_n_0\,
      DI(4) => \data_out[31]_i_13__0_n_0\,
      DI(3) => oversample_offset_B(2),
      DI(2) => \data_out[31]_i_14_n_0\,
      DI(1) => \data_out[31]_i_15__0_n_0\,
      DI(0) => \data_out[31]_i_16__0_n_0\,
      O(7 downto 3) => data_out10(4 downto 0),
      O(2) => \data_out_reg[31]_i_6_n_13\,
      O(1) => \data_out_reg[31]_i_6_n_14\,
      O(0) => \data_out_reg[31]_i_6_n_15\,
      S(7) => \data_out[31]_i_17__0_n_0\,
      S(6) => \data_out[31]_i_18__0_n_0\,
      S(5) => \data_out[31]_i_19__0_n_0\,
      S(4) => \data_out[31]_i_20__0_n_0\,
      S(3) => \data_out[31]_i_21__0_n_0\,
      S(2) => \data_out[31]_i_22__0_n_0\,
      S(1) => \data_out[31]_i_23_n_0\,
      S(0) => \data_out[31]_i_24__0_n_0\
    );
\data_out_reg[31]_i_65__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_7__0_n_0\,
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_65__0_n_0\,
      CO(6) => \data_out_reg[31]_i_65__0_n_1\,
      CO(5) => \data_out_reg[31]_i_65__0_n_2\,
      CO(4) => \data_out_reg[31]_i_65__0_n_3\,
      CO(3) => \data_out_reg[31]_i_65__0_n_4\,
      CO(2) => \data_out_reg[31]_i_65__0_n_5\,
      CO(1) => \data_out_reg[31]_i_65__0_n_6\,
      CO(0) => \data_out_reg[31]_i_65__0_n_7\,
      DI(7) => \data_out[31]_i_86_n_0\,
      DI(6) => \data_out[31]_i_87__0_n_0\,
      DI(5) => \data_out[31]_i_88__0_n_0\,
      DI(4) => \data_out[31]_i_89__0_n_0\,
      DI(3) => \data_out[31]_i_90__0_n_0\,
      DI(2) => \data_out[31]_i_91__0_n_0\,
      DI(1) => \data_out[31]_i_92__0_n_0\,
      DI(0) => \data_out[31]_i_93__0_n_0\,
      O(7) => \data_out_reg[31]_i_65__0_n_8\,
      O(6) => \data_out_reg[31]_i_65__0_n_9\,
      O(5) => \data_out_reg[31]_i_65__0_n_10\,
      O(4) => \data_out_reg[31]_i_65__0_n_11\,
      O(3) => \data_out_reg[31]_i_65__0_n_12\,
      O(2) => \data_out_reg[31]_i_65__0_n_13\,
      O(1) => \data_out_reg[31]_i_65__0_n_14\,
      O(0) => \data_out_reg[31]_i_65__0_n_15\,
      S(7) => \data_out_reg[31]_i_27_n_5\,
      S(6) => \data_out_reg[31]_i_27_n_5\,
      S(5) => \data_out_reg[31]_i_27_n_5\,
      S(4) => \data_out_reg[31]_i_27_n_5\,
      S(3) => \data_out_reg[31]_i_27_n_5\,
      S(2) => \data_out_reg[31]_i_27_n_5\,
      S(1) => \data_out_reg[31]_i_27_n_5\,
      S(0) => \data_out_reg[31]_i_27_n_5\
    );
\data_out_reg[31]_i_66__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_65__0_n_0\,
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_66__0_n_0\,
      CO(6) => \data_out_reg[31]_i_66__0_n_1\,
      CO(5) => \data_out_reg[31]_i_66__0_n_2\,
      CO(4) => \data_out_reg[31]_i_66__0_n_3\,
      CO(3) => \data_out_reg[31]_i_66__0_n_4\,
      CO(2) => \data_out_reg[31]_i_66__0_n_5\,
      CO(1) => \data_out_reg[31]_i_66__0_n_6\,
      CO(0) => \data_out_reg[31]_i_66__0_n_7\,
      DI(7) => \data_out[31]_i_94__0_n_0\,
      DI(6) => \data_out[31]_i_95__0_n_0\,
      DI(5) => \data_out[31]_i_96__0_n_0\,
      DI(4) => \data_out[31]_i_97__0_n_0\,
      DI(3) => \data_out[31]_i_98__0_n_0\,
      DI(2) => \data_out[31]_i_99__0_n_0\,
      DI(1) => \data_out[31]_i_100__0_n_0\,
      DI(0) => \data_out[31]_i_101__0_n_0\,
      O(7) => \data_out_reg[31]_i_66__0_n_8\,
      O(6) => \data_out_reg[31]_i_66__0_n_9\,
      O(5) => \data_out_reg[31]_i_66__0_n_10\,
      O(4) => \data_out_reg[31]_i_66__0_n_11\,
      O(3) => \data_out_reg[31]_i_66__0_n_12\,
      O(2) => \data_out_reg[31]_i_66__0_n_13\,
      O(1) => \data_out_reg[31]_i_66__0_n_14\,
      O(0) => \data_out_reg[31]_i_66__0_n_15\,
      S(7) => \data_out_reg[31]_i_27_n_5\,
      S(6) => \data_out_reg[31]_i_27_n_5\,
      S(5) => \data_out_reg[31]_i_27_n_5\,
      S(4) => \data_out_reg[31]_i_27_n_5\,
      S(3) => \data_out_reg[31]_i_27_n_5\,
      S(2) => \data_out_reg[31]_i_27_n_5\,
      S(1) => \data_out_reg[31]_i_27_n_5\,
      S(0) => \data_out_reg[31]_i_27_n_5\
    );
\data_out_reg[31]_i_67__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_66__0_n_0\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_data_out_reg[31]_i_67__0_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \data_out_reg[31]_i_67__0_n_3\,
      CO(3) => \NLW_data_out_reg[31]_i_67__0_CO_UNCONNECTED\(3),
      CO(2) => \data_out_reg[31]_i_67__0_n_5\,
      CO(1) => \data_out_reg[31]_i_67__0_n_6\,
      CO(0) => \data_out_reg[31]_i_67__0_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => data_out10(28),
      DI(2) => \data_out[31]_i_103__0_n_0\,
      DI(1) => \data_out[31]_i_104__0_n_0\,
      DI(0) => \data_out[31]_i_105__0_n_0\,
      O(7 downto 4) => \NLW_data_out_reg[31]_i_67__0_O_UNCONNECTED\(7 downto 4),
      O(3) => \data_out_reg[31]_i_67__0_n_12\,
      O(2) => \data_out_reg[31]_i_67__0_n_13\,
      O(1) => \data_out_reg[31]_i_67__0_n_14\,
      O(0) => \data_out_reg[31]_i_67__0_n_15\,
      S(7 downto 4) => B"0001",
      S(3) => \data_out_reg[31]_i_27_n_5\,
      S(2) => \data_out_reg[31]_i_27_n_5\,
      S(1) => \data_out_reg[31]_i_27_n_5\,
      S(0) => \data_out_reg[31]_i_27_n_5\
    );
\data_out_reg[31]_i_7__0\: unisim.vcomponents.CARRY8
     port map (
      CI => data_out10(0),
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_7__0_n_0\,
      CO(6) => \data_out_reg[31]_i_7__0_n_1\,
      CO(5) => \data_out_reg[31]_i_7__0_n_2\,
      CO(4) => \data_out_reg[31]_i_7__0_n_3\,
      CO(3) => \data_out_reg[31]_i_7__0_n_4\,
      CO(2) => \data_out_reg[31]_i_7__0_n_5\,
      CO(1) => \data_out_reg[31]_i_7__0_n_6\,
      CO(0) => \data_out_reg[31]_i_7__0_n_7\,
      DI(7) => \data_out[31]_i_25__0_n_0\,
      DI(6) => \data_out[31]_i_26__0_n_0\,
      DI(5 downto 0) => data_out10(6 downto 1),
      O(7) => \data_out_reg[31]_i_7__0_n_8\,
      O(6) => \data_out_reg[31]_i_7__0_n_9\,
      O(5) => \data_out_reg[31]_i_7__0_n_10\,
      O(4) => \data_out_reg[31]_i_7__0_n_11\,
      O(3) => \data_out_reg[31]_i_7__0_n_12\,
      O(2) => \data_out_reg[31]_i_7__0_n_13\,
      O(1) => \data_out_reg[31]_i_7__0_n_14\,
      O(0) => \data_out_reg[31]_i_7__0_n_15\,
      S(7) => \data_out_reg[31]_i_27_n_5\,
      S(6) => \data_out_reg[31]_i_27_n_5\,
      S(5) => \data_out[31]_i_28__0_n_0\,
      S(4) => \data_out[31]_i_29__0_n_0\,
      S(3) => \data_out[31]_i_30__0_n_0\,
      S(2) => \data_out[31]_i_31__0_n_0\,
      S(1) => \data_out[31]_i_32__0_n_0\,
      S(0) => \data_out[31]_i_33_n_0\
    );
\done_cs_hold_counter[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \done_cs_hold_counter[3]_i_2__0_n_0\,
      I1 => \done_cs_hold_counter_reg_n_0_[0]\,
      O => \done_cs_hold_counter[0]_i_1__0_n_0\
    );
\done_cs_hold_counter[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \done_cs_hold_counter[3]_i_2__0_n_0\,
      I1 => \done_cs_hold_counter_reg_n_0_[1]\,
      I2 => \done_cs_hold_counter_reg_n_0_[0]\,
      O => \done_cs_hold_counter[1]_i_1__0_n_0\
    );
\done_cs_hold_counter[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A802"
    )
        port map (
      I0 => \done_cs_hold_counter[3]_i_2__0_n_0\,
      I1 => \done_cs_hold_counter_reg_n_0_[0]\,
      I2 => \done_cs_hold_counter_reg_n_0_[1]\,
      I3 => \done_cs_hold_counter_reg_n_0_[2]\,
      O => \done_cs_hold_counter[2]_i_1__0_n_0\
    );
\done_cs_hold_counter[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80002"
    )
        port map (
      I0 => \done_cs_hold_counter[3]_i_2__0_n_0\,
      I1 => \done_cs_hold_counter_reg_n_0_[2]\,
      I2 => \done_cs_hold_counter_reg_n_0_[1]\,
      I3 => \done_cs_hold_counter_reg_n_0_[0]\,
      I4 => \done_cs_hold_counter_reg_n_0_[3]\,
      O => \done_cs_hold_counter[3]_i_1__0_n_0\
    );
\done_cs_hold_counter[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02020200"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \FSM_sequential_state[2]_i_3__0_n_0\,
      I4 => \done_cs_hold_counter_reg_n_0_[6]\,
      O => \done_cs_hold_counter[3]_i_2__0_n_0\
    );
\done_cs_hold_counter[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF0001FFFF"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[3]\,
      I1 => \done_cs_hold_counter_reg_n_0_[0]\,
      I2 => \done_cs_hold_counter_reg_n_0_[1]\,
      I3 => \done_cs_hold_counter_reg_n_0_[2]\,
      I4 => \state__0\(2),
      I5 => \done_cs_hold_counter_reg_n_0_[4]\,
      O => \done_cs_hold_counter[4]_i_1__0_n_0\
    );
\done_cs_hold_counter[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C008"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[6]\,
      I1 => \state__0\(2),
      I2 => \done_cs_hold_counter[5]_i_2__0_n_0\,
      I3 => \done_cs_hold_counter_reg_n_0_[5]\,
      O => \done_cs_hold_counter[5]_i_1__0_n_0\
    );
\done_cs_hold_counter[5]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[4]\,
      I1 => \done_cs_hold_counter_reg_n_0_[2]\,
      I2 => \done_cs_hold_counter_reg_n_0_[1]\,
      I3 => \done_cs_hold_counter_reg_n_0_[0]\,
      I4 => \done_cs_hold_counter_reg_n_0_[3]\,
      O => \done_cs_hold_counter[5]_i_2__0_n_0\
    );
\done_cs_hold_counter[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      O => \done_cs_hold_counter[6]_i_1_n_0\
    );
\done_cs_hold_counter[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \FSM_sequential_state[2]_i_3__0_n_0\,
      I2 => \done_cs_hold_counter_reg_n_0_[6]\,
      O => \done_cs_hold_counter[6]_i_2_n_0\
    );
\done_cs_hold_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \done_cs_hold_counter[6]_i_1_n_0\,
      D => \done_cs_hold_counter[0]_i_1__0_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[0]\,
      R => SS(0)
    );
\done_cs_hold_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \done_cs_hold_counter[6]_i_1_n_0\,
      D => \done_cs_hold_counter[1]_i_1__0_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[1]\,
      R => SS(0)
    );
\done_cs_hold_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \done_cs_hold_counter[6]_i_1_n_0\,
      D => \done_cs_hold_counter[2]_i_1__0_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[2]\,
      R => SS(0)
    );
\done_cs_hold_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \done_cs_hold_counter[6]_i_1_n_0\,
      D => \done_cs_hold_counter[3]_i_1__0_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[3]\,
      R => SS(0)
    );
\done_cs_hold_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \done_cs_hold_counter[6]_i_1_n_0\,
      D => \done_cs_hold_counter[4]_i_1__0_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[4]\,
      S => SS(0)
    );
\done_cs_hold_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \done_cs_hold_counter[6]_i_1_n_0\,
      D => \done_cs_hold_counter[5]_i_1__0_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[5]\,
      R => SS(0)
    );
\done_cs_hold_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \done_cs_hold_counter[6]_i_1_n_0\,
      D => \done_cs_hold_counter[6]_i_2_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[6]\,
      R => SS(0)
    );
\padding_counter[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \padding_counter[4]_i_2_n_0\,
      I1 => \padding_counter_reg_n_0_[0]\,
      O => \padding_counter[0]_i_1__0_n_0\
    );
\padding_counter[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \padding_counter[4]_i_2_n_0\,
      I1 => \padding_counter_reg_n_0_[1]\,
      I2 => \padding_counter_reg_n_0_[0]\,
      O => \padding_counter[1]_i_1__0_n_0\
    );
\padding_counter[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A802"
    )
        port map (
      I0 => \padding_counter[4]_i_2_n_0\,
      I1 => \padding_counter_reg_n_0_[0]\,
      I2 => \padding_counter_reg_n_0_[1]\,
      I3 => \padding_counter_reg_n_0_[2]\,
      O => \padding_counter[2]_i_1__0_n_0\
    );
\padding_counter[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDDDD7"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \padding_counter_reg_n_0_[3]\,
      I2 => \padding_counter_reg_n_0_[0]\,
      I3 => \padding_counter_reg_n_0_[1]\,
      I4 => \padding_counter_reg_n_0_[2]\,
      O => \padding_counter[3]_i_1__0_n_0\
    );
\padding_counter[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000002"
    )
        port map (
      I0 => \padding_counter[4]_i_2_n_0\,
      I1 => \padding_counter_reg_n_0_[3]\,
      I2 => \padding_counter_reg_n_0_[0]\,
      I3 => \padding_counter_reg_n_0_[1]\,
      I4 => \padding_counter_reg_n_0_[2]\,
      I5 => \padding_counter_reg_n_0_[4]\,
      O => \padding_counter[4]_i_1__0_n_0\
    );
\padding_counter[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \padding_counter_reg_n_0_[6]\,
      I2 => \FSM_sequential_state[1]_i_2_n_0\,
      I3 => \state__0\(0),
      O => \padding_counter[4]_i_2_n_0\
    );
\padding_counter[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A008"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \padding_counter_reg_n_0_[6]\,
      I2 => \padding_counter[5]_i_2__0_n_0\,
      I3 => \padding_counter_reg_n_0_[5]\,
      O => \padding_counter[5]_i_1__0_n_0\
    );
\padding_counter[5]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \padding_counter_reg_n_0_[4]\,
      I1 => \padding_counter_reg_n_0_[2]\,
      I2 => \padding_counter_reg_n_0_[1]\,
      I3 => \padding_counter_reg_n_0_[0]\,
      I4 => \padding_counter_reg_n_0_[3]\,
      O => \padding_counter[5]_i_2__0_n_0\
    );
\padding_counter[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      O => \padding_counter[6]_i_1_n_0\
    );
\padding_counter[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \FSM_sequential_state[1]_i_2_n_0\,
      I2 => \padding_counter_reg_n_0_[6]\,
      O => \padding_counter[6]_i_2_n_0\
    );
\padding_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1_n_0\,
      D => \padding_counter[0]_i_1__0_n_0\,
      Q => \padding_counter_reg_n_0_[0]\,
      R => SS(0)
    );
\padding_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1_n_0\,
      D => \padding_counter[1]_i_1__0_n_0\,
      Q => \padding_counter_reg_n_0_[1]\,
      R => SS(0)
    );
\padding_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1_n_0\,
      D => \padding_counter[2]_i_1__0_n_0\,
      Q => \padding_counter_reg_n_0_[2]\,
      R => SS(0)
    );
\padding_counter_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1_n_0\,
      D => \padding_counter[3]_i_1__0_n_0\,
      Q => \padding_counter_reg_n_0_[3]\,
      S => SS(0)
    );
\padding_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1_n_0\,
      D => \padding_counter[4]_i_1__0_n_0\,
      Q => \padding_counter_reg_n_0_[4]\,
      R => SS(0)
    );
\padding_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1_n_0\,
      D => \padding_counter[5]_i_1__0_n_0\,
      Q => \padding_counter_reg_n_0_[5]\,
      R => SS(0)
    );
\padding_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1_n_0\,
      D => \padding_counter[6]_i_2_n_0\,
      Q => \padding_counter_reg_n_0_[6]\,
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cable_delay_tester_rhs_256_0_0_rhs_spi_master_1 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[1]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out_C : out STD_LOGIC_VECTOR ( 15 downto 0 );
    MOSI_C : out STD_LOGIC;
    oversample_offset_C : in STD_LOGIC_VECTOR ( 7 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    MOSI_reg_0 : in STD_LOGIC_VECTOR ( 22 downto 0 );
    \MOSI_reg_i_9__0_0\ : in STD_LOGIC;
    \MOSI_reg_i_7__0_0\ : in STD_LOGIC;
    \MOSI_reg_i_7__0_1\ : in STD_LOGIC;
    \MOSI_reg_i_7__0_2\ : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_0\ : in STD_LOGIC;
    MISO_C : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cable_delay_tester_rhs_256_0_0_rhs_spi_master_1 : entity is "rhs_spi_master";
end cable_delay_tester_rhs_256_0_0_rhs_spi_master_1;

architecture STRUCTURE of cable_delay_tester_rhs_256_0_0_rhs_spi_master_1 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_sequential_state[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_4__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_3__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_4__1_n_0\ : STD_LOGIC;
  signal \^mosi_c\ : STD_LOGIC;
  signal \MOSI_i_10__1_n_0\ : STD_LOGIC;
  signal \MOSI_i_11__1_n_0\ : STD_LOGIC;
  signal \MOSI_i_12__1_n_0\ : STD_LOGIC;
  signal \MOSI_i_13__1_n_0\ : STD_LOGIC;
  signal \MOSI_i_14__1_n_0\ : STD_LOGIC;
  signal \MOSI_i_15__1_n_0\ : STD_LOGIC;
  signal \MOSI_i_16__1_n_0\ : STD_LOGIC;
  signal \MOSI_i_17__1_n_0\ : STD_LOGIC;
  signal \MOSI_i_18__1_n_0\ : STD_LOGIC;
  signal \MOSI_i_19__1_n_0\ : STD_LOGIC;
  signal \MOSI_i_1__1_n_0\ : STD_LOGIC;
  signal \MOSI_i_2__1_n_0\ : STD_LOGIC;
  signal \MOSI_i_3__1_n_0\ : STD_LOGIC;
  signal \MOSI_i_4__1_n_0\ : STD_LOGIC;
  signal \MOSI_i_5__1_n_0\ : STD_LOGIC;
  signal \MOSI_i_6__1_n_0\ : STD_LOGIC;
  signal \MOSI_reg_i_7__0_n_0\ : STD_LOGIC;
  signal \MOSI_reg_i_8__0_n_0\ : STD_LOGIC;
  signal \MOSI_reg_i_9__0_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal clk_counter : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \clk_counter[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \clk_counter[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \clk_counter[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \clk_counter[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \clk_counter[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \clk_counter[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \clk_counter[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \clk_counter[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \clk_counter[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \clk_counter[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \clk_counter[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \clk_counter[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \clk_counter[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \clk_counter[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \clk_counter[8]_i_3__1_n_0\ : STD_LOGIC;
  signal \clk_counter[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[8]\ : STD_LOGIC;
  signal data_out10 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal data_out1_in : STD_LOGIC_VECTOR ( 31 to 31 );
  signal data_out2 : STD_LOGIC;
  signal data_out3 : STD_LOGIC;
  signal \data_out[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_out[17]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_out[18]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_out[19]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_out[20]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_out[21]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_out[22]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_out[23]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_out[23]_i_2__1_n_0\ : STD_LOGIC;
  signal \data_out[24]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_out[24]_i_2__1_n_0\ : STD_LOGIC;
  signal \data_out[25]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_out[25]_i_2__1_n_0\ : STD_LOGIC;
  signal \data_out[26]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_out[26]_i_2__1_n_0\ : STD_LOGIC;
  signal \data_out[27]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_out[27]_i_2__1_n_0\ : STD_LOGIC;
  signal \data_out[27]_i_3__1_n_0\ : STD_LOGIC;
  signal \data_out[28]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_out[28]_i_2__1_n_0\ : STD_LOGIC;
  signal \data_out[29]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_out[29]_i_2__1_n_0\ : STD_LOGIC;
  signal \data_out[30]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_out[30]_i_2__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_100__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_101__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_103__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_104__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_105__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_106__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_107__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_10__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_11__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_12__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_13__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_14__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_15__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_16__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_17__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_18__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_19__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_20__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_21__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_22__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_23__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_24__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_25__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_26__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_28__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_29__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_30__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_31__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_32__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_33__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_36__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_37__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_38__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_39__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_3__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_40__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_41__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_42__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_43__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_44__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_45__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_46__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_47__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_48__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_49__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_4__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_50__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_51__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_52__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_53__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_54__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_55__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_57__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_58__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_59__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_5__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_60__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_61__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_62__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_63__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_64__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_68__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_69__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_70__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_71__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_72__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_73__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_74__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_75__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_76__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_77__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_78__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_79__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_80__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_81__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_82__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_83__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_84__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_85__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_86__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_87__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_88__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_89__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_8__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_90__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_91__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_92__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_93__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_94__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_95__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_96__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_97__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_98__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_99__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_9__1_n_0\ : STD_LOGIC;
  signal \^data_out_c\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \data_out_reg[31]_i_27__0_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_27__0_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_34__0_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_34__0_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_34__0_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_34__0_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__0_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__0_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__0_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__0_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__0_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__0_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__0_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__0_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__0_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__0_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__0_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__0_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__0_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__0_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__0_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__1_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__1_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__1_n_10\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__1_n_11\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__1_n_12\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__1_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__1_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__1_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__1_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__1_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__1_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__1_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__1_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__1_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__1_n_8\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__1_n_9\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__1_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__1_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__1_n_10\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__1_n_11\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__1_n_12\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__1_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__1_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__1_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__1_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__1_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__1_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__1_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__1_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__1_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__1_n_8\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__1_n_9\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__1_n_12\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__1_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__1_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__1_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__1_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__1_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__1_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__1_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__0_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__0_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__0_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__0_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__0_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__0_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__0_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__0_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__0_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__0_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__0_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__1_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__1_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__1_n_10\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__1_n_11\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__1_n_12\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__1_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__1_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__1_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__1_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__1_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__1_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__1_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__1_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__1_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__1_n_8\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__1_n_9\ : STD_LOGIC;
  signal \done_cs_hold_counter[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \padding_counter[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \padding_counter[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \padding_counter[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \padding_counter[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \padding_counter[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \padding_counter[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \padding_counter[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \padding_counter[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \padding_counter[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \padding_counter[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \state__1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_data_out_reg[31]_i_27__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_data_out_reg[31]_i_27__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_data_out_reg[31]_i_34__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_data_out_reg[31]_i_34__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_data_out_reg[31]_i_35__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_data_out_reg[31]_i_56__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_data_out_reg[31]_i_67__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_data_out_reg[31]_i_67__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_3__1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_2__1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_4__1\ : label is "soft_lutpair62";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "PRE_BUSY:001,BUSY:010,POST_BUSY:011,DONE:100,READY:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "PRE_BUSY:001,BUSY:010,POST_BUSY:011,DONE:100,READY:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[2]\ : label is "PRE_BUSY:001,BUSY:010,POST_BUSY:011,DONE:100,READY:000";
  attribute SOFT_HLUTNM of \MOSI_i_11__1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \MOSI_i_18__1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \MOSI_i_3__1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \channel[7]_i_14\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \clk_counter[1]_i_1__1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \clk_counter[2]_i_1__1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \clk_counter[3]_i_1__1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \clk_counter[4]_i_1__1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \clk_counter[4]_i_2__1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \clk_counter[6]_i_1__1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \clk_counter[6]_i_3__0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \clk_counter[7]_i_1__1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \clk_counter[7]_i_2__1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \clk_counter[8]_i_2__1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \clk_counter[8]_i_3__1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \clk_counter[8]_i_4__0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \data_out[23]_i_2__1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \data_out[24]_i_2__1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \data_out[25]_i_2__1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \data_out[26]_i_2__1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \data_out[27]_i_2__1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \data_out[28]_i_2__1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \data_out[29]_i_2__1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \data_out[30]_i_2__1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \data_out[31]_i_107__1\ : label is "soft_lutpair49";
  attribute HLUTNM : string;
  attribute HLUTNM of \data_out[31]_i_11__0\ : label is "lutpair1";
  attribute HLUTNM of \data_out[31]_i_19__1\ : label is "lutpair1";
  attribute SOFT_HLUTNM of \data_out[31]_i_2__1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \data_out[31]_i_3__1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \data_out[31]_i_4__1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \data_out[31]_i_5__1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \data_out[31]_i_69__1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \data_out[31]_i_70__1\ : label is "soft_lutpair55";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \data_out_reg[31]_i_34__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \data_out_reg[31]_i_35__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \data_out_reg[31]_i_56__0\ : label is 11;
  attribute SOFT_HLUTNM of \done_cs_hold_counter[0]_i_1__1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[1]_i_1__1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[2]_i_1__1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[3]_i_1__1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[3]_i_2__1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[6]_i_2__0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \padding_counter[1]_i_1__1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \padding_counter[2]_i_1__1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \padding_counter[4]_i_2__0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \padding_counter[5]_i_1__1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \padding_counter[6]_i_2__0\ : label is "soft_lutpair65";
begin
  E(0) <= \^e\(0);
  MOSI_C <= \^mosi_c\;
  Q(0) <= \^q\(0);
  data_out_C(15 downto 0) <= \^data_out_c\(15 downto 0);
ClockDivideByEight: entity work.cable_delay_tester_rhs_256_0_0_clock_divider_27
     port map (
      Q(2) => \^q\(0),
      Q(1 downto 0) => \state__0\(1 downto 0),
      clk => clk,
      \counter[0]_i_3__1_0\(3) => \clk_counter_reg_n_0_[8]\,
      \counter[0]_i_3__1_0\(2) => \clk_counter_reg_n_0_[7]\,
      \counter[0]_i_3__1_0\(1) => \clk_counter_reg_n_0_[6]\,
      \counter[0]_i_3__1_0\(0) => \clk_counter_reg_n_0_[5]\
    );
\FSM_sequential_state[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3322333022220030"
    )
        port map (
      I0 => \FSM_sequential_state[0]_i_2__1_n_0\,
      I1 => \^q\(0),
      I2 => \FSM_sequential_state_reg[0]_0\,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      I5 => \FSM_sequential_state[0]_i_3__1_n_0\,
      O => \state__1\(0)
    );
\FSM_sequential_state[0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[6]\,
      I1 => \clk_counter_reg_n_0_[7]\,
      I2 => \clk_counter_reg_n_0_[5]\,
      I3 => \clk_counter_reg_n_0_[8]\,
      I4 => \FSM_sequential_state[0]_i_4__1_n_0\,
      O => \FSM_sequential_state[0]_i_2__1_n_0\
    );
\FSM_sequential_state[0]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \padding_counter_reg_n_0_[6]\,
      I1 => \FSM_sequential_state[1]_i_2__0_n_0\,
      O => \FSM_sequential_state[0]_i_3__1_n_0\
    );
\FSM_sequential_state[0]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[2]\,
      I1 => \clk_counter_reg_n_0_[3]\,
      I2 => \clk_counter_reg_n_0_[4]\,
      I3 => \clk_counter_reg_n_0_[1]\,
      I4 => \clk_counter_reg_n_0_[0]\,
      I5 => \state__0\(0),
      O => \FSM_sequential_state[0]_i_4__1_n_0\
    );
\FSM_sequential_state[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55510004"
    )
        port map (
      I0 => \^q\(0),
      I1 => \state__0\(0),
      I2 => \FSM_sequential_state[1]_i_2__0_n_0\,
      I3 => \padding_counter_reg_n_0_[6]\,
      I4 => \state__0\(1),
      O => \FSM_sequential_state[1]_i_1__1_n_0\
    );
\FSM_sequential_state[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \padding_counter_reg_n_0_[5]\,
      I1 => \padding_counter_reg_n_0_[3]\,
      I2 => \padding_counter_reg_n_0_[0]\,
      I3 => \padding_counter_reg_n_0_[1]\,
      I4 => \padding_counter_reg_n_0_[2]\,
      I5 => \padding_counter_reg_n_0_[4]\,
      O => \FSM_sequential_state[1]_i_2__0_n_0\
    );
\FSM_sequential_state[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => \^q\(0),
      O => \FSM_sequential_state[2]_i_1__1_n_0\
    );
\FSM_sequential_state[2]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEF0EE00"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[6]\,
      I1 => \FSM_sequential_state[2]_i_3__1_n_0\,
      I2 => \state__0\(1),
      I3 => \^q\(0),
      I4 => \FSM_sequential_state[2]_i_4__1_n_0\,
      O => \state__1\(2)
    );
\FSM_sequential_state[2]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[5]\,
      I1 => \done_cs_hold_counter_reg_n_0_[3]\,
      I2 => \done_cs_hold_counter_reg_n_0_[0]\,
      I3 => \done_cs_hold_counter_reg_n_0_[1]\,
      I4 => \done_cs_hold_counter_reg_n_0_[2]\,
      I5 => \done_cs_hold_counter_reg_n_0_[4]\,
      O => \FSM_sequential_state[2]_i_3__1_n_0\
    );
\FSM_sequential_state[2]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \FSM_sequential_state[1]_i_2__0_n_0\,
      I2 => \padding_counter_reg_n_0_[6]\,
      O => \FSM_sequential_state[2]_i_4__1_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \FSM_sequential_state[2]_i_1__1_n_0\,
      D => \state__1\(0),
      Q => \state__0\(0),
      R => SS(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \FSM_sequential_state[2]_i_1__1_n_0\,
      D => \FSM_sequential_state[1]_i_1__1_n_0\,
      Q => \state__0\(1),
      R => SS(0)
    );
\FSM_sequential_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \FSM_sequential_state[2]_i_1__1_n_0\,
      D => \state__1\(2),
      Q => \^q\(0),
      R => SS(0)
    );
\MOSI_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FFFFFF47FF0000"
    )
        port map (
      I0 => MOSI_reg_0(19),
      I1 => \clk_counter[4]_i_2__1_n_0\,
      I2 => MOSI_reg_0(20),
      I3 => \MOSI_i_18__1_n_0\,
      I4 => \clk_counter[5]_i_2__1_n_0\,
      I5 => \MOSI_i_19__1_n_0\,
      O => \MOSI_i_10__1_n_0\
    );
\MOSI_i_11__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[3]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[2]\,
      O => \MOSI_i_11__1_n_0\
    );
\MOSI_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => MOSI_reg_0(11),
      I1 => \MOSI_reg_i_7__0_0\,
      I2 => \clk_counter[4]_i_2__1_n_0\,
      I3 => \MOSI_reg_i_7__0_1\,
      I4 => \MOSI_i_18__1_n_0\,
      I5 => \MOSI_reg_i_7__0_2\,
      O => \MOSI_i_12__1_n_0\
    );
\MOSI_i_13__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => MOSI_reg_0(7),
      I1 => MOSI_reg_0(8),
      I2 => \clk_counter[4]_i_2__1_n_0\,
      I3 => MOSI_reg_0(9),
      I4 => \MOSI_i_18__1_n_0\,
      I5 => MOSI_reg_0(10),
      O => \MOSI_i_13__1_n_0\
    );
\MOSI_i_14__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => MOSI_reg_0(3),
      I1 => MOSI_reg_0(4),
      I2 => \clk_counter[4]_i_2__1_n_0\,
      I3 => MOSI_reg_0(5),
      I4 => \MOSI_i_18__1_n_0\,
      I5 => MOSI_reg_0(6),
      O => \MOSI_i_14__1_n_0\
    );
\MOSI_i_15__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => MOSI_reg_0(22),
      I1 => MOSI_reg_0(0),
      I2 => \clk_counter[4]_i_2__1_n_0\,
      I3 => MOSI_reg_0(1),
      I4 => \MOSI_i_18__1_n_0\,
      I5 => MOSI_reg_0(2),
      O => \MOSI_i_15__1_n_0\
    );
\MOSI_i_16__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => MOSI_reg_0(15),
      I1 => MOSI_reg_0(16),
      I2 => \clk_counter[4]_i_2__1_n_0\,
      I3 => MOSI_reg_0(17),
      I4 => \MOSI_i_11__1_n_0\,
      I5 => MOSI_reg_0(18),
      O => \MOSI_i_16__1_n_0\
    );
\MOSI_i_17__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \MOSI_reg_i_9__0_0\,
      I1 => MOSI_reg_0(12),
      I2 => \clk_counter[4]_i_2__1_n_0\,
      I3 => MOSI_reg_0(13),
      I4 => \MOSI_i_11__1_n_0\,
      I5 => MOSI_reg_0(14),
      O => \MOSI_i_17__1_n_0\
    );
\MOSI_i_18__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[2]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => \clk_counter_reg_n_0_[0]\,
      I3 => \clk_counter_reg_n_0_[3]\,
      O => \MOSI_i_18__1_n_0\
    );
\MOSI_i_19__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F700F7F7"
    )
        port map (
      I0 => MOSI_reg_0(20),
      I1 => \MOSI_i_18__1_n_0\,
      I2 => \clk_counter_reg_n_0_[4]\,
      I3 => \clk_counter[4]_i_2__1_n_0\,
      I4 => MOSI_reg_0(21),
      O => \MOSI_i_19__1_n_0\
    );
\MOSI_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBABBAAA88A88AAA"
    )
        port map (
      I0 => \MOSI_i_2__1_n_0\,
      I1 => \MOSI_i_3__1_n_0\,
      I2 => \state__0\(0),
      I3 => \^q\(0),
      I4 => \state__0\(1),
      I5 => \^mosi_c\,
      O => \MOSI_i_1__1_n_0\
    );
\MOSI_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F004040"
    )
        port map (
      I0 => \MOSI_i_4__1_n_0\,
      I1 => \MOSI_i_5__1_n_0\,
      I2 => \state__0\(1),
      I3 => MOSI_reg_0(22),
      I4 => \state__0\(0),
      I5 => \^q\(0),
      O => \MOSI_i_2__1_n_0\
    );
\MOSI_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \MOSI_i_6__1_n_0\,
      I1 => \^q\(0),
      I2 => \clk_counter_reg_n_0_[2]\,
      I3 => \clk_counter_reg_n_0_[1]\,
      I4 => \clk_counter_reg_n_0_[0]\,
      O => \MOSI_i_3__1_n_0\
    );
\MOSI_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202100252521552"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[7]\,
      I1 => \MOSI_reg_i_7__0_n_0\,
      I2 => \clk_counter_reg_n_0_[6]\,
      I3 => \clk_counter_reg_n_0_[5]\,
      I4 => \clk_counter[8]_i_4__0_n_0\,
      I5 => \MOSI_reg_i_8__0_n_0\,
      O => \MOSI_i_4__1_n_0\
    );
\MOSI_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"771777D7CCFCFFFF"
    )
        port map (
      I0 => \MOSI_reg_i_9__0_n_0\,
      I1 => \clk_counter_reg_n_0_[6]\,
      I2 => \clk_counter_reg_n_0_[5]\,
      I3 => \clk_counter[8]_i_4__0_n_0\,
      I4 => \MOSI_i_10__1_n_0\,
      I5 => \clk_counter_reg_n_0_[7]\,
      O => \MOSI_i_5__1_n_0\
    );
\MOSI_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFDFFFDFDFDF"
    )
        port map (
      I0 => \clk_counter[6]_i_2__1_n_0\,
      I1 => \clk_counter[7]_i_2__1_n_0\,
      I2 => \clk_counter[8]_i_3__1_n_0\,
      I3 => \clk_counter[5]_i_2__1_n_0\,
      I4 => \MOSI_i_11__1_n_0\,
      I5 => \clk_counter_reg_n_0_[4]\,
      O => \MOSI_i_6__1_n_0\
    );
MOSI_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \MOSI_i_1__1_n_0\,
      Q => \^mosi_c\,
      R => SS(0)
    );
\MOSI_reg_i_7__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \MOSI_i_12__1_n_0\,
      I1 => \MOSI_i_13__1_n_0\,
      O => \MOSI_reg_i_7__0_n_0\,
      S => \clk_counter[5]_i_2__1_n_0\
    );
\MOSI_reg_i_8__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \MOSI_i_14__1_n_0\,
      I1 => \MOSI_i_15__1_n_0\,
      O => \MOSI_reg_i_8__0_n_0\,
      S => \clk_counter[5]_i_2__1_n_0\
    );
\MOSI_reg_i_9__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \MOSI_i_16__1_n_0\,
      I1 => \MOSI_i_17__1_n_0\,
      O => \MOSI_reg_i_9__0_n_0\,
      S => \clk_counter[5]_i_2__1_n_0\
    );
\channel[7]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => \^q\(0),
      O => \FSM_sequential_state_reg[1]_0\
    );
\clk_counter[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \clk_counter_reg_n_0_[0]\,
      O => \clk_counter[0]_i_1__1_n_0\
    );
\clk_counter[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[1]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \state__0\(1),
      O => \clk_counter[1]_i_1__1_n_0\
    );
\clk_counter[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DDD7"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \clk_counter_reg_n_0_[2]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[0]\,
      O => \clk_counter[2]_i_1__1_n_0\
    );
\clk_counter[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA9FFFF"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[3]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[2]\,
      I4 => \state__0\(1),
      O => \clk_counter[3]_i_1__1_n_0\
    );
\clk_counter[4]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \clk_counter[4]_i_2__1_n_0\,
      O => \clk_counter[4]_i_1__1_n_0\
    );
\clk_counter[4]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[4]\,
      I1 => \clk_counter_reg_n_0_[2]\,
      I2 => \clk_counter_reg_n_0_[3]\,
      I3 => \clk_counter_reg_n_0_[0]\,
      I4 => \clk_counter_reg_n_0_[1]\,
      O => \clk_counter[4]_i_2__1_n_0\
    );
\clk_counter[5]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \clk_counter[5]_i_2__1_n_0\,
      I1 => \state__0\(1),
      O => \clk_counter[5]_i_1__1_n_0\
    );
\clk_counter[5]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[5]\,
      I1 => \clk_counter_reg_n_0_[4]\,
      I2 => \clk_counter_reg_n_0_[3]\,
      I3 => \clk_counter_reg_n_0_[2]\,
      I4 => \clk_counter_reg_n_0_[0]\,
      I5 => \clk_counter_reg_n_0_[1]\,
      O => \clk_counter[5]_i_2__1_n_0\
    );
\clk_counter[6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \clk_counter[6]_i_2__1_n_0\,
      O => clk_counter(6)
    );
\clk_counter[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[6]\,
      I1 => \clk_counter_reg_n_0_[5]\,
      I2 => \clk_counter[6]_i_3__0_n_0\,
      I3 => \clk_counter_reg_n_0_[2]\,
      I4 => \clk_counter_reg_n_0_[3]\,
      I5 => \clk_counter_reg_n_0_[4]\,
      O => \clk_counter[6]_i_2__1_n_0\
    );
\clk_counter[6]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[0]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      O => \clk_counter[6]_i_3__0_n_0\
    );
\clk_counter[7]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \clk_counter[7]_i_2__1_n_0\,
      I1 => \state__0\(1),
      O => \clk_counter[7]_i_1__1_n_0\
    );
\clk_counter[7]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA9A"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[7]\,
      I1 => \clk_counter_reg_n_0_[6]\,
      I2 => \clk_counter[8]_i_4__0_n_0\,
      I3 => \clk_counter_reg_n_0_[5]\,
      O => \clk_counter[7]_i_2__1_n_0\
    );
\clk_counter[8]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \state__0\(0),
      O => \clk_counter[8]_i_1__1_n_0\
    );
\clk_counter[8]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \clk_counter[8]_i_3__1_n_0\,
      O => \clk_counter[8]_i_2__1_n_0\
    );
\clk_counter[8]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002FFFD"
    )
        port map (
      I0 => \clk_counter[8]_i_4__0_n_0\,
      I1 => \clk_counter_reg_n_0_[6]\,
      I2 => \clk_counter_reg_n_0_[7]\,
      I3 => \clk_counter_reg_n_0_[5]\,
      I4 => \clk_counter_reg_n_0_[8]\,
      O => \clk_counter[8]_i_3__1_n_0\
    );
\clk_counter[8]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[1]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[2]\,
      I3 => \clk_counter_reg_n_0_[3]\,
      I4 => \clk_counter_reg_n_0_[4]\,
      O => \clk_counter[8]_i_4__0_n_0\
    );
\clk_counter_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__1_n_0\,
      D => \clk_counter[0]_i_1__1_n_0\,
      Q => \clk_counter_reg_n_0_[0]\,
      S => SS(0)
    );
\clk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__1_n_0\,
      D => \clk_counter[1]_i_1__1_n_0\,
      Q => \clk_counter_reg_n_0_[1]\,
      R => SS(0)
    );
\clk_counter_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__1_n_0\,
      D => \clk_counter[2]_i_1__1_n_0\,
      Q => \clk_counter_reg_n_0_[2]\,
      S => SS(0)
    );
\clk_counter_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__1_n_0\,
      D => \clk_counter[3]_i_1__1_n_0\,
      Q => \clk_counter_reg_n_0_[3]\,
      S => SS(0)
    );
\clk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__1_n_0\,
      D => \clk_counter[4]_i_1__1_n_0\,
      Q => \clk_counter_reg_n_0_[4]\,
      S => SS(0)
    );
\clk_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__1_n_0\,
      D => \clk_counter[5]_i_1__1_n_0\,
      Q => \clk_counter_reg_n_0_[5]\,
      R => SS(0)
    );
\clk_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__1_n_0\,
      D => clk_counter(6),
      Q => \clk_counter_reg_n_0_[6]\,
      R => SS(0)
    );
\clk_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__1_n_0\,
      D => \clk_counter[7]_i_1__1_n_0\,
      Q => \clk_counter_reg_n_0_[7]\,
      R => SS(0)
    );
\clk_counter_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__1_n_0\,
      D => \clk_counter[8]_i_2__1_n_0\,
      Q => \clk_counter_reg_n_0_[8]\,
      S => SS(0)
    );
\data_out[16]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__1_n_0\,
      I2 => \data_out[24]_i_2__1_n_0\,
      I3 => \data_out[23]_i_2__1_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_c\(0),
      O => \data_out[16]_i_1__1_n_0\
    );
\data_out[17]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__1_n_0\,
      I2 => \data_out[25]_i_2__1_n_0\,
      I3 => \data_out[23]_i_2__1_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_c\(1),
      O => \data_out[17]_i_1__1_n_0\
    );
\data_out[18]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__1_n_0\,
      I2 => \data_out[26]_i_2__1_n_0\,
      I3 => \data_out[23]_i_2__1_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_c\(2),
      O => \data_out[18]_i_1__1_n_0\
    );
\data_out[19]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__1_n_0\,
      I2 => \data_out[27]_i_2__1_n_0\,
      I3 => \data_out[23]_i_2__1_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_c\(3),
      O => \data_out[19]_i_1__1_n_0\
    );
\data_out[20]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__1_n_0\,
      I2 => \data_out[28]_i_2__1_n_0\,
      I3 => \data_out[23]_i_2__1_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_c\(4),
      O => \data_out[20]_i_1__1_n_0\
    );
\data_out[21]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__1_n_0\,
      I2 => \data_out[29]_i_2__1_n_0\,
      I3 => \data_out[23]_i_2__1_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_c\(5),
      O => \data_out[21]_i_1__1_n_0\
    );
\data_out[22]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__1_n_0\,
      I2 => \data_out[30]_i_2__1_n_0\,
      I3 => \data_out[23]_i_2__1_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_c\(6),
      O => \data_out[22]_i_1__1_n_0\
    );
\data_out[23]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__1_n_0\,
      I2 => \data_out[31]_i_4__1_n_0\,
      I3 => \data_out[23]_i_2__1_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_c\(7),
      O => \data_out[23]_i_1__1_n_0\
    );
\data_out[23]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__1_n_13\,
      I1 => \data_out[31]_i_9__1_n_0\,
      O => \data_out[23]_i_2__1_n_0\
    );
\data_out[24]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__1_n_0\,
      I2 => \data_out[31]_i_5__1_n_0\,
      I3 => \data_out[24]_i_2__1_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_c\(8),
      O => \data_out[24]_i_1__1_n_0\
    );
\data_out[24]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \data_out_reg[31]_i_7__1_n_15\,
      I2 => data_out10(0),
      I3 => \data_out[27]_i_3__1_n_0\,
      O => \data_out[24]_i_2__1_n_0\
    );
\data_out[25]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__1_n_0\,
      I2 => \data_out[31]_i_5__1_n_0\,
      I3 => \data_out[25]_i_2__1_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_c\(9),
      O => \data_out[25]_i_1__1_n_0\
    );
\data_out[25]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => data_out10(0),
      I1 => \state__0\(1),
      I2 => \data_out_reg[31]_i_7__1_n_15\,
      I3 => \data_out[27]_i_3__1_n_0\,
      O => \data_out[25]_i_2__1_n_0\
    );
\data_out[26]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__1_n_0\,
      I2 => \data_out[31]_i_5__1_n_0\,
      I3 => \data_out[26]_i_2__1_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_c\(10),
      O => \data_out[26]_i_1__1_n_0\
    );
\data_out[26]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \state__0\(1),
      I1 => data_out10(0),
      I2 => \data_out_reg[31]_i_7__1_n_15\,
      I3 => \data_out[27]_i_3__1_n_0\,
      O => \data_out[26]_i_2__1_n_0\
    );
\data_out[27]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__1_n_0\,
      I2 => \data_out[31]_i_5__1_n_0\,
      I3 => \data_out[27]_i_2__1_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_c\(11),
      O => \data_out[27]_i_1__1_n_0\
    );
\data_out[27]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => data_out10(0),
      I1 => \state__0\(1),
      I2 => \data_out_reg[31]_i_7__1_n_15\,
      I3 => \data_out[27]_i_3__1_n_0\,
      O => \data_out[27]_i_2__1_n_0\
    );
\data_out[27]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__1_n_14\,
      I1 => \data_out_reg[31]_i_6__0_n_13\,
      I2 => data_out2,
      I3 => \data_out_reg[31]_i_6__0_n_15\,
      I4 => \data_out_reg[31]_i_6__0_n_14\,
      I5 => data_out3,
      O => \data_out[27]_i_3__1_n_0\
    );
\data_out[28]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__1_n_0\,
      I2 => \data_out[31]_i_5__1_n_0\,
      I3 => \data_out[28]_i_2__1_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_c\(12),
      O => \data_out[28]_i_1__1_n_0\
    );
\data_out[28]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \data_out[31]_i_8__0_n_0\,
      I1 => \state__0\(1),
      I2 => \data_out_reg[31]_i_7__1_n_15\,
      I3 => data_out10(0),
      O => \data_out[28]_i_2__1_n_0\
    );
\data_out[29]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__1_n_0\,
      I2 => \data_out[31]_i_5__1_n_0\,
      I3 => \data_out[29]_i_2__1_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_c\(13),
      O => \data_out[29]_i_1__1_n_0\
    );
\data_out[29]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \data_out[31]_i_8__0_n_0\,
      I1 => data_out10(0),
      I2 => \state__0\(1),
      I3 => \data_out_reg[31]_i_7__1_n_15\,
      O => \data_out[29]_i_2__1_n_0\
    );
\data_out[30]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__1_n_0\,
      I2 => \data_out[31]_i_5__1_n_0\,
      I3 => \data_out[30]_i_2__1_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_c\(14),
      O => \data_out[30]_i_1__1_n_0\
    );
\data_out[30]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \data_out[31]_i_8__0_n_0\,
      I1 => \state__0\(1),
      I2 => data_out10(0),
      I3 => \data_out_reg[31]_i_7__1_n_15\,
      O => \data_out[30]_i_2__1_n_0\
    );
\data_out[31]_i_100__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__0_n_5\,
      O => \data_out[31]_i_100__1_n_0\
    );
\data_out[31]_i_101__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__0_n_5\,
      O => \data_out[31]_i_101__1_n_0\
    );
\data_out[31]_i_102__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__0_n_5\,
      O => data_out10(28)
    );
\data_out[31]_i_103__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__0_n_5\,
      O => \data_out[31]_i_103__1_n_0\
    );
\data_out[31]_i_104__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__0_n_5\,
      O => \data_out[31]_i_104__1_n_0\
    );
\data_out[31]_i_105__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__0_n_5\,
      O => \data_out[31]_i_105__1_n_0\
    );
\data_out[31]_i_106__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => oversample_offset_C(3),
      I1 => oversample_offset_C(1),
      I2 => oversample_offset_C(0),
      I3 => oversample_offset_C(2),
      O => \data_out[31]_i_106__1_n_0\
    );
\data_out[31]_i_107__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[2]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => \clk_counter_reg_n_0_[0]\,
      O => \data_out[31]_i_107__1_n_0\
    );
\data_out[31]_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => oversample_offset_C(6),
      I1 => \clk_counter[6]_i_2__1_n_0\,
      O => \data_out[31]_i_10__0_n_0\
    );
\data_out[31]_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => oversample_offset_C(5),
      I1 => \clk_counter[5]_i_2__1_n_0\,
      O => \data_out[31]_i_11__0_n_0\
    );
\data_out[31]_i_12__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => oversample_offset_C(5),
      I1 => \clk_counter[5]_i_2__1_n_0\,
      O => \data_out[31]_i_12__1_n_0\
    );
\data_out[31]_i_13__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888882"
    )
        port map (
      I0 => oversample_offset_C(3),
      I1 => \clk_counter_reg_n_0_[3]\,
      I2 => \clk_counter_reg_n_0_[0]\,
      I3 => \clk_counter_reg_n_0_[1]\,
      I4 => \clk_counter_reg_n_0_[2]\,
      O => \data_out[31]_i_13__1_n_0\
    );
\data_out[31]_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[0]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => \clk_counter_reg_n_0_[2]\,
      O => \data_out[31]_i_14__0_n_0\
    );
\data_out[31]_i_15__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[0]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      O => \data_out[31]_i_15__1_n_0\
    );
\data_out[31]_i_16__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[0]\,
      O => \data_out[31]_i_16__1_n_0\
    );
\data_out[31]_i_17__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \data_out[31]_i_10__0_n_0\,
      I1 => \clk_counter[7]_i_2__1_n_0\,
      I2 => oversample_offset_C(7),
      O => \data_out[31]_i_17__1_n_0\
    );
\data_out[31]_i_18__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => oversample_offset_C(6),
      I1 => \clk_counter[6]_i_2__1_n_0\,
      I2 => \data_out[31]_i_11__0_n_0\,
      O => \data_out[31]_i_18__1_n_0\
    );
\data_out[31]_i_19__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9699"
    )
        port map (
      I0 => oversample_offset_C(5),
      I1 => \clk_counter[5]_i_2__1_n_0\,
      I2 => \clk_counter[4]_i_2__1_n_0\,
      I3 => oversample_offset_C(4),
      O => \data_out[31]_i_19__1_n_0\
    );
\data_out[31]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__1_n_0\,
      I2 => \data_out[31]_i_4__1_n_0\,
      I3 => \data_out[31]_i_5__1_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_c\(15),
      O => \data_out[31]_i_1__1_n_0\
    );
\data_out[31]_i_20__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \data_out[31]_i_13__1_n_0\,
      I1 => \clk_counter[4]_i_2__1_n_0\,
      I2 => oversample_offset_C(4),
      O => \data_out[31]_i_20__1_n_0\
    );
\data_out[31]_i_21__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA955565556AAA9"
    )
        port map (
      I0 => oversample_offset_C(2),
      I1 => \clk_counter_reg_n_0_[2]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[0]\,
      I4 => \clk_counter_reg_n_0_[3]\,
      I5 => oversample_offset_C(3),
      O => \data_out[31]_i_21__1_n_0\
    );
\data_out[31]_i_22__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A956"
    )
        port map (
      I0 => oversample_offset_C(2),
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[2]\,
      O => \data_out[31]_i_22__1_n_0\
    );
\data_out[31]_i_23__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[1]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => oversample_offset_C(1),
      O => \data_out[31]_i_23__0_n_0\
    );
\data_out[31]_i_24__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => oversample_offset_C(0),
      I1 => \clk_counter_reg_n_0_[0]\,
      O => \data_out[31]_i_24__1_n_0\
    );
\data_out[31]_i_25__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__0_n_5\,
      O => \data_out[31]_i_25__1_n_0\
    );
\data_out[31]_i_26__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__0_n_5\,
      O => \data_out[31]_i_26__1_n_0\
    );
\data_out[31]_i_28__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(6),
      O => \data_out[31]_i_28__1_n_0\
    );
\data_out[31]_i_29__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(5),
      O => \data_out[31]_i_29__1_n_0\
    );
\data_out[31]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => MISO_C,
      I1 => \^q\(0),
      I2 => \state__0\(1),
      O => data_out1_in(31)
    );
\data_out[31]_i_30__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(4),
      O => \data_out[31]_i_30__1_n_0\
    );
\data_out[31]_i_31__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(3),
      O => \data_out[31]_i_31__1_n_0\
    );
\data_out[31]_i_32__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(2),
      O => \data_out[31]_i_32__1_n_0\
    );
\data_out[31]_i_33__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(1),
      O => \data_out[31]_i_33__0_n_0\
    );
\data_out[31]_i_36__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__1_n_11\,
      I1 => \data_out_reg[31]_i_65__1_n_11\,
      I2 => \data_out_reg[31]_i_66__1_n_15\,
      I3 => \data_out_reg[31]_i_66__1_n_10\,
      O => \data_out[31]_i_36__1_n_0\
    );
\data_out[31]_i_37__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \data_out_reg[31]_i_65__1_n_13\,
      I1 => \data_out_reg[31]_i_65__1_n_10\,
      I2 => \data_out_reg[31]_i_67__1_n_3\,
      I3 => \data_out_reg[31]_i_7__1_n_8\,
      O => \data_out[31]_i_37__1_n_0\
    );
\data_out[31]_i_38__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \data_out_reg[31]_i_67__1_n_13\,
      I1 => \data_out_reg[31]_i_67__1_n_12\,
      I2 => \data_out_reg[31]_i_7__1_n_12\,
      I3 => \data_out_reg[31]_i_66__1_n_8\,
      O => \data_out[31]_i_38__1_n_0\
    );
\data_out[31]_i_39__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__1_n_9\,
      I1 => \data_out_reg[31]_i_67__1_n_14\,
      I2 => \data_out_reg[31]_i_7__1_n_10\,
      I3 => \data_out_reg[31]_i_65__1_n_14\,
      O => \data_out[31]_i_39__1_n_0\
    );
\data_out[31]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \^q\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      O => \data_out[31]_i_3__1_n_0\
    );
\data_out[31]_i_40__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \data_out_reg[31]_i_66__1_n_13\,
      I1 => \data_out_reg[31]_i_66__1_n_11\,
      I2 => \data_out_reg[31]_i_65__1_n_9\,
      I3 => \data_out_reg[31]_i_67__1_n_15\,
      O => \data_out[31]_i_40__1_n_0\
    );
\data_out[31]_i_41__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \data_out_reg[31]_i_65__1_n_15\,
      I1 => \data_out_reg[31]_i_66__1_n_9\,
      I2 => \data_out_reg[31]_i_66__1_n_12\,
      I3 => \data_out_reg[31]_i_65__1_n_12\,
      I4 => \data_out_reg[31]_i_66__1_n_14\,
      I5 => \data_out_reg[31]_i_65__1_n_8\,
      O => \data_out[31]_i_41__1_n_0\
    );
\data_out[31]_i_42__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_counter[8]_i_3__1_n_0\,
      O => \data_out[31]_i_42__0_n_0\
    );
\data_out[31]_i_43__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => oversample_offset_C(7),
      I1 => \clk_counter[7]_i_2__1_n_0\,
      O => \data_out[31]_i_43__1_n_0\
    );
\data_out[31]_i_44__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002FFFD"
    )
        port map (
      I0 => \clk_counter[8]_i_4__0_n_0\,
      I1 => \clk_counter_reg_n_0_[6]\,
      I2 => \clk_counter_reg_n_0_[7]\,
      I3 => \clk_counter_reg_n_0_[5]\,
      I4 => \clk_counter_reg_n_0_[8]\,
      O => \data_out[31]_i_44__1_n_0\
    );
\data_out[31]_i_45__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \clk_counter[7]_i_2__1_n_0\,
      I1 => oversample_offset_C(7),
      I2 => \clk_counter[8]_i_3__1_n_0\,
      O => \data_out[31]_i_45__1_n_0\
    );
\data_out[31]_i_46__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => oversample_offset_C(7),
      I1 => \data_out[31]_i_68__0_n_0\,
      I2 => \clk_counter[8]_i_3__1_n_0\,
      O => \data_out[31]_i_46__1_n_0\
    );
\data_out[31]_i_47__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"157C0154"
    )
        port map (
      I0 => \clk_counter[7]_i_2__1_n_0\,
      I1 => oversample_offset_C(6),
      I2 => \data_out[31]_i_69__1_n_0\,
      I3 => oversample_offset_C(7),
      I4 => \clk_counter[6]_i_2__1_n_0\,
      O => \data_out[31]_i_47__1_n_0\
    );
\data_out[31]_i_48__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"751C5104"
    )
        port map (
      I0 => \clk_counter[5]_i_2__1_n_0\,
      I1 => oversample_offset_C(4),
      I2 => \data_out[31]_i_70__1_n_0\,
      I3 => oversample_offset_C(5),
      I4 => \clk_counter[4]_i_2__1_n_0\,
      O => \data_out[31]_i_48__1_n_0\
    );
\data_out[31]_i_49__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E000006061E1E7E"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[2]\,
      I1 => \clk_counter[6]_i_3__0_n_0\,
      I2 => \clk_counter_reg_n_0_[3]\,
      I3 => oversample_offset_C(1),
      I4 => oversample_offset_C(2),
      I5 => oversample_offset_C(3),
      O => \data_out[31]_i_49__1_n_0\
    );
\data_out[31]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => data_out10(0),
      I1 => \state__0\(1),
      I2 => \data_out_reg[31]_i_7__1_n_15\,
      I3 => \data_out[31]_i_8__0_n_0\,
      O => \data_out[31]_i_4__1_n_0\
    );
\data_out[31]_i_50__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7C04"
    )
        port map (
      I0 => oversample_offset_C(0),
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => oversample_offset_C(1),
      O => \data_out[31]_i_50__1_n_0\
    );
\data_out[31]_i_51__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \clk_counter[8]_i_3__1_n_0\,
      I1 => oversample_offset_C(7),
      I2 => \data_out[31]_i_68__0_n_0\,
      O => \data_out[31]_i_51__1_n_0\
    );
\data_out[31]_i_52__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60090660"
    )
        port map (
      I0 => oversample_offset_C(7),
      I1 => \clk_counter[7]_i_2__1_n_0\,
      I2 => oversample_offset_C(6),
      I3 => \data_out[31]_i_69__1_n_0\,
      I4 => \clk_counter[6]_i_2__1_n_0\,
      O => \data_out[31]_i_52__1_n_0\
    );
\data_out[31]_i_53__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888882222222"
    )
        port map (
      I0 => \data_out[31]_i_71__1_n_0\,
      I1 => oversample_offset_C(4),
      I2 => oversample_offset_C(3),
      I3 => oversample_offset_C(1),
      I4 => oversample_offset_C(2),
      I5 => \clk_counter[4]_i_2__1_n_0\,
      O => \data_out[31]_i_53__1_n_0\
    );
\data_out[31]_i_54__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9006066006606009"
    )
        port map (
      I0 => oversample_offset_C(3),
      I1 => \clk_counter_reg_n_0_[3]\,
      I2 => oversample_offset_C(1),
      I3 => oversample_offset_C(2),
      I4 => \clk_counter_reg_n_0_[2]\,
      I5 => \clk_counter[6]_i_3__0_n_0\,
      O => \data_out[31]_i_54__1_n_0\
    );
\data_out[31]_i_55__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9006"
    )
        port map (
      I0 => oversample_offset_C(1),
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => oversample_offset_C(0),
      I3 => \clk_counter_reg_n_0_[0]\,
      O => \data_out[31]_i_55__1_n_0\
    );
\data_out[31]_i_57__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__1_n_0\,
      I1 => oversample_offset_C(6),
      I2 => oversample_offset_C(7),
      O => \data_out[31]_i_57__1_n_0\
    );
\data_out[31]_i_58__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__1_n_0\,
      I1 => oversample_offset_C(6),
      I2 => oversample_offset_C(7),
      O => \data_out[31]_i_58__1_n_0\
    );
\data_out[31]_i_59__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__1_n_0\,
      I1 => oversample_offset_C(6),
      I2 => oversample_offset_C(7),
      O => \data_out[31]_i_59__1_n_0\
    );
\data_out[31]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__1_n_13\,
      I1 => \data_out[31]_i_9__1_n_0\,
      O => \data_out[31]_i_5__1_n_0\
    );
\data_out[31]_i_60__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__1_n_0\,
      I1 => oversample_offset_C(6),
      I2 => oversample_offset_C(7),
      O => \data_out[31]_i_60__0_n_0\
    );
\data_out[31]_i_61__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__1_n_0\,
      I1 => oversample_offset_C(6),
      I2 => oversample_offset_C(7),
      O => \data_out[31]_i_61__1_n_0\
    );
\data_out[31]_i_62__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__1_n_0\,
      I1 => oversample_offset_C(6),
      I2 => oversample_offset_C(7),
      O => \data_out[31]_i_62__1_n_0\
    );
\data_out[31]_i_63__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__1_n_0\,
      I1 => oversample_offset_C(6),
      I2 => oversample_offset_C(7),
      O => \data_out[31]_i_63__1_n_0\
    );
\data_out[31]_i_64__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__1_n_0\,
      I1 => oversample_offset_C(6),
      I2 => oversample_offset_C(7),
      O => \data_out[31]_i_64__1_n_0\
    );
\data_out[31]_i_68__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000015555555"
    )
        port map (
      I0 => oversample_offset_C(6),
      I1 => oversample_offset_C(4),
      I2 => oversample_offset_C(3),
      I3 => oversample_offset_C(1),
      I4 => oversample_offset_C(2),
      I5 => oversample_offset_C(5),
      O => \data_out[31]_i_68__0_n_0\
    );
\data_out[31]_i_69__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => oversample_offset_C(5),
      I1 => oversample_offset_C(2),
      I2 => oversample_offset_C(1),
      I3 => oversample_offset_C(3),
      I4 => oversample_offset_C(4),
      O => \data_out[31]_i_69__1_n_0\
    );
\data_out[31]_i_70__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => oversample_offset_C(2),
      I1 => oversample_offset_C(1),
      I2 => oversample_offset_C(3),
      O => \data_out[31]_i_70__1_n_0\
    );
\data_out[31]_i_71__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA95555555"
    )
        port map (
      I0 => \clk_counter[5]_i_2__1_n_0\,
      I1 => oversample_offset_C(4),
      I2 => oversample_offset_C(3),
      I3 => oversample_offset_C(1),
      I4 => oversample_offset_C(2),
      I5 => oversample_offset_C(5),
      O => \data_out[31]_i_71__1_n_0\
    );
\data_out[31]_i_72__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \data_out[31]_i_85__1_n_0\,
      I1 => oversample_offset_C(6),
      I2 => oversample_offset_C(7),
      I3 => \clk_counter[8]_i_3__1_n_0\,
      O => \data_out[31]_i_72__1_n_0\
    );
\data_out[31]_i_73__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A802EA83"
    )
        port map (
      I0 => \clk_counter[7]_i_2__1_n_0\,
      I1 => oversample_offset_C(6),
      I2 => \data_out[31]_i_85__1_n_0\,
      I3 => oversample_offset_C(7),
      I4 => \clk_counter[6]_i_2__1_n_0\,
      O => \data_out[31]_i_73__1_n_0\
    );
\data_out[31]_i_74__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A883EA"
    )
        port map (
      I0 => \clk_counter[5]_i_2__1_n_0\,
      I1 => oversample_offset_C(4),
      I2 => \data_out[31]_i_106__1_n_0\,
      I3 => oversample_offset_C(5),
      I4 => \clk_counter[4]_i_2__1_n_0\,
      O => \data_out[31]_i_74__1_n_0\
    );
\data_out[31]_i_75__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA80002EEEA8883"
    )
        port map (
      I0 => \MOSI_i_11__1_n_0\,
      I1 => oversample_offset_C(2),
      I2 => oversample_offset_C(0),
      I3 => oversample_offset_C(1),
      I4 => oversample_offset_C(3),
      I5 => \data_out[31]_i_107__1_n_0\,
      O => \data_out[31]_i_75__1_n_0\
    );
\data_out[31]_i_76__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8247"
    )
        port map (
      I0 => oversample_offset_C(1),
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => \clk_counter_reg_n_0_[0]\,
      I3 => oversample_offset_C(0),
      O => \data_out[31]_i_76__0_n_0\
    );
\data_out[31]_i_77__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__1_n_0\,
      I1 => oversample_offset_C(6),
      I2 => oversample_offset_C(7),
      O => \data_out[31]_i_77__1_n_0\
    );
\data_out[31]_i_78__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__1_n_0\,
      I1 => oversample_offset_C(6),
      I2 => oversample_offset_C(7),
      O => \data_out[31]_i_78__1_n_0\
    );
\data_out[31]_i_79__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__1_n_0\,
      I1 => oversample_offset_C(6),
      I2 => oversample_offset_C(7),
      O => \data_out[31]_i_79__1_n_0\
    );
\data_out[31]_i_80__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \data_out[31]_i_85__1_n_0\,
      I1 => oversample_offset_C(6),
      I2 => oversample_offset_C(7),
      I3 => \clk_counter[8]_i_3__1_n_0\,
      O => \data_out[31]_i_80__1_n_0\
    );
\data_out[31]_i_81__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60090660"
    )
        port map (
      I0 => oversample_offset_C(7),
      I1 => \clk_counter[7]_i_2__1_n_0\,
      I2 => oversample_offset_C(6),
      I3 => \data_out[31]_i_85__1_n_0\,
      I4 => \clk_counter[6]_i_2__1_n_0\,
      O => \data_out[31]_i_81__1_n_0\
    );
\data_out[31]_i_82__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90060990"
    )
        port map (
      I0 => oversample_offset_C(5),
      I1 => \clk_counter[5]_i_2__1_n_0\,
      I2 => oversample_offset_C(4),
      I3 => \data_out[31]_i_106__1_n_0\,
      I4 => \clk_counter[4]_i_2__1_n_0\,
      O => \data_out[31]_i_82__0_n_0\
    );
\data_out[31]_i_83__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9090900609090990"
    )
        port map (
      I0 => oversample_offset_C(3),
      I1 => \MOSI_i_18__1_n_0\,
      I2 => oversample_offset_C(2),
      I3 => oversample_offset_C(0),
      I4 => oversample_offset_C(1),
      I5 => \data_out[31]_i_107__1_n_0\,
      O => \data_out[31]_i_83__1_n_0\
    );
\data_out[31]_i_84__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2814"
    )
        port map (
      I0 => oversample_offset_C(1),
      I1 => oversample_offset_C(0),
      I2 => \clk_counter_reg_n_0_[0]\,
      I3 => \clk_counter_reg_n_0_[1]\,
      O => \data_out[31]_i_84__0_n_0\
    );
\data_out[31]_i_85__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => oversample_offset_C(5),
      I1 => oversample_offset_C(3),
      I2 => oversample_offset_C(1),
      I3 => oversample_offset_C(0),
      I4 => oversample_offset_C(2),
      I5 => oversample_offset_C(4),
      O => \data_out[31]_i_85__1_n_0\
    );
\data_out[31]_i_86__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__0_n_5\,
      O => \data_out[31]_i_86__0_n_0\
    );
\data_out[31]_i_87__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__0_n_5\,
      O => \data_out[31]_i_87__1_n_0\
    );
\data_out[31]_i_88__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__0_n_5\,
      O => \data_out[31]_i_88__1_n_0\
    );
\data_out[31]_i_89__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__0_n_5\,
      O => \data_out[31]_i_89__1_n_0\
    );
\data_out[31]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__1_n_14\,
      I1 => \data_out_reg[31]_i_6__0_n_13\,
      I2 => data_out2,
      I3 => \data_out_reg[31]_i_6__0_n_15\,
      I4 => \data_out_reg[31]_i_6__0_n_14\,
      I5 => data_out3,
      O => \data_out[31]_i_8__0_n_0\
    );
\data_out[31]_i_90__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__0_n_5\,
      O => \data_out[31]_i_90__1_n_0\
    );
\data_out[31]_i_91__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__0_n_5\,
      O => \data_out[31]_i_91__1_n_0\
    );
\data_out[31]_i_92__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__0_n_5\,
      O => \data_out[31]_i_92__1_n_0\
    );
\data_out[31]_i_93__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__0_n_5\,
      O => \data_out[31]_i_93__1_n_0\
    );
\data_out[31]_i_94__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__0_n_5\,
      O => \data_out[31]_i_94__1_n_0\
    );
\data_out[31]_i_95__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__0_n_5\,
      O => \data_out[31]_i_95__1_n_0\
    );
\data_out[31]_i_96__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__0_n_5\,
      O => \data_out[31]_i_96__1_n_0\
    );
\data_out[31]_i_97__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__0_n_5\,
      O => \data_out[31]_i_97__1_n_0\
    );
\data_out[31]_i_98__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__0_n_5\,
      O => \data_out[31]_i_98__1_n_0\
    );
\data_out[31]_i_99__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__0_n_5\,
      O => \data_out[31]_i_99__1_n_0\
    );
\data_out[31]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \data_out[31]_i_36__1_n_0\,
      I1 => \data_out[31]_i_37__1_n_0\,
      I2 => \data_out[31]_i_38__1_n_0\,
      I3 => \data_out[31]_i_39__1_n_0\,
      I4 => \data_out[31]_i_40__1_n_0\,
      I5 => \data_out[31]_i_41__1_n_0\,
      O => \data_out[31]_i_9__1_n_0\
    );
\data_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[16]_i_1__1_n_0\,
      Q => \^data_out_c\(0),
      R => SS(0)
    );
\data_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[17]_i_1__1_n_0\,
      Q => \^data_out_c\(1),
      R => SS(0)
    );
\data_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[18]_i_1__1_n_0\,
      Q => \^data_out_c\(2),
      R => SS(0)
    );
\data_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[19]_i_1__1_n_0\,
      Q => \^data_out_c\(3),
      R => SS(0)
    );
\data_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[20]_i_1__1_n_0\,
      Q => \^data_out_c\(4),
      R => SS(0)
    );
\data_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[21]_i_1__1_n_0\,
      Q => \^data_out_c\(5),
      R => SS(0)
    );
\data_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[22]_i_1__1_n_0\,
      Q => \^data_out_c\(6),
      R => SS(0)
    );
\data_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[23]_i_1__1_n_0\,
      Q => \^data_out_c\(7),
      R => SS(0)
    );
\data_out_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[24]_i_1__1_n_0\,
      Q => \^data_out_c\(8),
      R => SS(0)
    );
\data_out_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[25]_i_1__1_n_0\,
      Q => \^data_out_c\(9),
      R => SS(0)
    );
\data_out_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[26]_i_1__1_n_0\,
      Q => \^data_out_c\(10),
      R => SS(0)
    );
\data_out_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[27]_i_1__1_n_0\,
      Q => \^data_out_c\(11),
      R => SS(0)
    );
\data_out_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[28]_i_1__1_n_0\,
      Q => \^data_out_c\(12),
      R => SS(0)
    );
\data_out_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[29]_i_1__1_n_0\,
      Q => \^data_out_c\(13),
      R => SS(0)
    );
\data_out_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[30]_i_1__1_n_0\,
      Q => \^data_out_c\(14),
      R => SS(0)
    );
\data_out_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[31]_i_1__1_n_0\,
      Q => \^data_out_c\(15),
      R => SS(0)
    );
\data_out_reg[31]_i_27__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_6__0_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_data_out_reg[31]_i_27__0_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \data_out_reg[31]_i_27__0_n_5\,
      CO(1) => \NLW_data_out_reg[31]_i_27__0_CO_UNCONNECTED\(1),
      CO(0) => \data_out_reg[31]_i_27__0_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1) => \data_out[31]_i_42__0_n_0\,
      DI(0) => \data_out[31]_i_43__1_n_0\,
      O(7 downto 2) => \NLW_data_out_reg[31]_i_27__0_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => data_out10(6 downto 5),
      S(7 downto 2) => B"000001",
      S(1) => \data_out[31]_i_44__1_n_0\,
      S(0) => \data_out[31]_i_45__1_n_0\
    );
\data_out_reg[31]_i_34__0\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_data_out_reg[31]_i_34__0_CO_UNCONNECTED\(7 downto 5),
      CO(4) => data_out2,
      CO(3) => \data_out_reg[31]_i_34__0_n_4\,
      CO(2) => \data_out_reg[31]_i_34__0_n_5\,
      CO(1) => \data_out_reg[31]_i_34__0_n_6\,
      CO(0) => \data_out_reg[31]_i_34__0_n_7\,
      DI(7 downto 5) => B"000",
      DI(4) => \data_out[31]_i_46__1_n_0\,
      DI(3) => \data_out[31]_i_47__1_n_0\,
      DI(2) => \data_out[31]_i_48__1_n_0\,
      DI(1) => \data_out[31]_i_49__1_n_0\,
      DI(0) => \data_out[31]_i_50__1_n_0\,
      O(7 downto 0) => \NLW_data_out_reg[31]_i_34__0_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => \data_out[31]_i_51__1_n_0\,
      S(3) => \data_out[31]_i_52__1_n_0\,
      S(2) => \data_out[31]_i_53__1_n_0\,
      S(1) => \data_out[31]_i_54__1_n_0\,
      S(0) => \data_out[31]_i_55__1_n_0\
    );
\data_out_reg[31]_i_35__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_56__0_n_0\,
      CI_TOP => '0',
      CO(7) => data_out3,
      CO(6) => \data_out_reg[31]_i_35__0_n_1\,
      CO(5) => \data_out_reg[31]_i_35__0_n_2\,
      CO(4) => \data_out_reg[31]_i_35__0_n_3\,
      CO(3) => \data_out_reg[31]_i_35__0_n_4\,
      CO(2) => \data_out_reg[31]_i_35__0_n_5\,
      CO(1) => \data_out_reg[31]_i_35__0_n_6\,
      CO(0) => \data_out_reg[31]_i_35__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_data_out_reg[31]_i_35__0_O_UNCONNECTED\(7 downto 0),
      S(7) => \data_out[31]_i_57__1_n_0\,
      S(6) => \data_out[31]_i_58__1_n_0\,
      S(5) => \data_out[31]_i_59__1_n_0\,
      S(4) => \data_out[31]_i_60__0_n_0\,
      S(3) => \data_out[31]_i_61__1_n_0\,
      S(2) => \data_out[31]_i_62__1_n_0\,
      S(1) => \data_out[31]_i_63__1_n_0\,
      S(0) => \data_out[31]_i_64__1_n_0\
    );
\data_out_reg[31]_i_56__0\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_56__0_n_0\,
      CO(6) => \data_out_reg[31]_i_56__0_n_1\,
      CO(5) => \data_out_reg[31]_i_56__0_n_2\,
      CO(4) => \data_out_reg[31]_i_56__0_n_3\,
      CO(3) => \data_out_reg[31]_i_56__0_n_4\,
      CO(2) => \data_out_reg[31]_i_56__0_n_5\,
      CO(1) => \data_out_reg[31]_i_56__0_n_6\,
      CO(0) => \data_out_reg[31]_i_56__0_n_7\,
      DI(7 downto 5) => B"000",
      DI(4) => \data_out[31]_i_72__1_n_0\,
      DI(3) => \data_out[31]_i_73__1_n_0\,
      DI(2) => \data_out[31]_i_74__1_n_0\,
      DI(1) => \data_out[31]_i_75__1_n_0\,
      DI(0) => \data_out[31]_i_76__0_n_0\,
      O(7 downto 0) => \NLW_data_out_reg[31]_i_56__0_O_UNCONNECTED\(7 downto 0),
      S(7) => \data_out[31]_i_77__1_n_0\,
      S(6) => \data_out[31]_i_78__1_n_0\,
      S(5) => \data_out[31]_i_79__1_n_0\,
      S(4) => \data_out[31]_i_80__1_n_0\,
      S(3) => \data_out[31]_i_81__1_n_0\,
      S(2) => \data_out[31]_i_82__0_n_0\,
      S(1) => \data_out[31]_i_83__1_n_0\,
      S(0) => \data_out[31]_i_84__0_n_0\
    );
\data_out_reg[31]_i_65__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_7__1_n_0\,
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_65__1_n_0\,
      CO(6) => \data_out_reg[31]_i_65__1_n_1\,
      CO(5) => \data_out_reg[31]_i_65__1_n_2\,
      CO(4) => \data_out_reg[31]_i_65__1_n_3\,
      CO(3) => \data_out_reg[31]_i_65__1_n_4\,
      CO(2) => \data_out_reg[31]_i_65__1_n_5\,
      CO(1) => \data_out_reg[31]_i_65__1_n_6\,
      CO(0) => \data_out_reg[31]_i_65__1_n_7\,
      DI(7) => \data_out[31]_i_86__0_n_0\,
      DI(6) => \data_out[31]_i_87__1_n_0\,
      DI(5) => \data_out[31]_i_88__1_n_0\,
      DI(4) => \data_out[31]_i_89__1_n_0\,
      DI(3) => \data_out[31]_i_90__1_n_0\,
      DI(2) => \data_out[31]_i_91__1_n_0\,
      DI(1) => \data_out[31]_i_92__1_n_0\,
      DI(0) => \data_out[31]_i_93__1_n_0\,
      O(7) => \data_out_reg[31]_i_65__1_n_8\,
      O(6) => \data_out_reg[31]_i_65__1_n_9\,
      O(5) => \data_out_reg[31]_i_65__1_n_10\,
      O(4) => \data_out_reg[31]_i_65__1_n_11\,
      O(3) => \data_out_reg[31]_i_65__1_n_12\,
      O(2) => \data_out_reg[31]_i_65__1_n_13\,
      O(1) => \data_out_reg[31]_i_65__1_n_14\,
      O(0) => \data_out_reg[31]_i_65__1_n_15\,
      S(7) => \data_out_reg[31]_i_27__0_n_5\,
      S(6) => \data_out_reg[31]_i_27__0_n_5\,
      S(5) => \data_out_reg[31]_i_27__0_n_5\,
      S(4) => \data_out_reg[31]_i_27__0_n_5\,
      S(3) => \data_out_reg[31]_i_27__0_n_5\,
      S(2) => \data_out_reg[31]_i_27__0_n_5\,
      S(1) => \data_out_reg[31]_i_27__0_n_5\,
      S(0) => \data_out_reg[31]_i_27__0_n_5\
    );
\data_out_reg[31]_i_66__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_65__1_n_0\,
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_66__1_n_0\,
      CO(6) => \data_out_reg[31]_i_66__1_n_1\,
      CO(5) => \data_out_reg[31]_i_66__1_n_2\,
      CO(4) => \data_out_reg[31]_i_66__1_n_3\,
      CO(3) => \data_out_reg[31]_i_66__1_n_4\,
      CO(2) => \data_out_reg[31]_i_66__1_n_5\,
      CO(1) => \data_out_reg[31]_i_66__1_n_6\,
      CO(0) => \data_out_reg[31]_i_66__1_n_7\,
      DI(7) => \data_out[31]_i_94__1_n_0\,
      DI(6) => \data_out[31]_i_95__1_n_0\,
      DI(5) => \data_out[31]_i_96__1_n_0\,
      DI(4) => \data_out[31]_i_97__1_n_0\,
      DI(3) => \data_out[31]_i_98__1_n_0\,
      DI(2) => \data_out[31]_i_99__1_n_0\,
      DI(1) => \data_out[31]_i_100__1_n_0\,
      DI(0) => \data_out[31]_i_101__1_n_0\,
      O(7) => \data_out_reg[31]_i_66__1_n_8\,
      O(6) => \data_out_reg[31]_i_66__1_n_9\,
      O(5) => \data_out_reg[31]_i_66__1_n_10\,
      O(4) => \data_out_reg[31]_i_66__1_n_11\,
      O(3) => \data_out_reg[31]_i_66__1_n_12\,
      O(2) => \data_out_reg[31]_i_66__1_n_13\,
      O(1) => \data_out_reg[31]_i_66__1_n_14\,
      O(0) => \data_out_reg[31]_i_66__1_n_15\,
      S(7) => \data_out_reg[31]_i_27__0_n_5\,
      S(6) => \data_out_reg[31]_i_27__0_n_5\,
      S(5) => \data_out_reg[31]_i_27__0_n_5\,
      S(4) => \data_out_reg[31]_i_27__0_n_5\,
      S(3) => \data_out_reg[31]_i_27__0_n_5\,
      S(2) => \data_out_reg[31]_i_27__0_n_5\,
      S(1) => \data_out_reg[31]_i_27__0_n_5\,
      S(0) => \data_out_reg[31]_i_27__0_n_5\
    );
\data_out_reg[31]_i_67__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_66__1_n_0\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_data_out_reg[31]_i_67__1_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \data_out_reg[31]_i_67__1_n_3\,
      CO(3) => \NLW_data_out_reg[31]_i_67__1_CO_UNCONNECTED\(3),
      CO(2) => \data_out_reg[31]_i_67__1_n_5\,
      CO(1) => \data_out_reg[31]_i_67__1_n_6\,
      CO(0) => \data_out_reg[31]_i_67__1_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => data_out10(28),
      DI(2) => \data_out[31]_i_103__1_n_0\,
      DI(1) => \data_out[31]_i_104__1_n_0\,
      DI(0) => \data_out[31]_i_105__1_n_0\,
      O(7 downto 4) => \NLW_data_out_reg[31]_i_67__1_O_UNCONNECTED\(7 downto 4),
      O(3) => \data_out_reg[31]_i_67__1_n_12\,
      O(2) => \data_out_reg[31]_i_67__1_n_13\,
      O(1) => \data_out_reg[31]_i_67__1_n_14\,
      O(0) => \data_out_reg[31]_i_67__1_n_15\,
      S(7 downto 4) => B"0001",
      S(3) => \data_out_reg[31]_i_27__0_n_5\,
      S(2) => \data_out_reg[31]_i_27__0_n_5\,
      S(1) => \data_out_reg[31]_i_27__0_n_5\,
      S(0) => \data_out_reg[31]_i_27__0_n_5\
    );
\data_out_reg[31]_i_6__0\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_6__0_n_0\,
      CO(6) => \data_out_reg[31]_i_6__0_n_1\,
      CO(5) => \data_out_reg[31]_i_6__0_n_2\,
      CO(4) => \data_out_reg[31]_i_6__0_n_3\,
      CO(3) => \data_out_reg[31]_i_6__0_n_4\,
      CO(2) => \data_out_reg[31]_i_6__0_n_5\,
      CO(1) => \data_out_reg[31]_i_6__0_n_6\,
      CO(0) => \data_out_reg[31]_i_6__0_n_7\,
      DI(7) => \data_out[31]_i_10__0_n_0\,
      DI(6) => \data_out[31]_i_11__0_n_0\,
      DI(5) => \data_out[31]_i_12__1_n_0\,
      DI(4) => \data_out[31]_i_13__1_n_0\,
      DI(3) => oversample_offset_C(2),
      DI(2) => \data_out[31]_i_14__0_n_0\,
      DI(1) => \data_out[31]_i_15__1_n_0\,
      DI(0) => \data_out[31]_i_16__1_n_0\,
      O(7 downto 3) => data_out10(4 downto 0),
      O(2) => \data_out_reg[31]_i_6__0_n_13\,
      O(1) => \data_out_reg[31]_i_6__0_n_14\,
      O(0) => \data_out_reg[31]_i_6__0_n_15\,
      S(7) => \data_out[31]_i_17__1_n_0\,
      S(6) => \data_out[31]_i_18__1_n_0\,
      S(5) => \data_out[31]_i_19__1_n_0\,
      S(4) => \data_out[31]_i_20__1_n_0\,
      S(3) => \data_out[31]_i_21__1_n_0\,
      S(2) => \data_out[31]_i_22__1_n_0\,
      S(1) => \data_out[31]_i_23__0_n_0\,
      S(0) => \data_out[31]_i_24__1_n_0\
    );
\data_out_reg[31]_i_7__1\: unisim.vcomponents.CARRY8
     port map (
      CI => data_out10(0),
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_7__1_n_0\,
      CO(6) => \data_out_reg[31]_i_7__1_n_1\,
      CO(5) => \data_out_reg[31]_i_7__1_n_2\,
      CO(4) => \data_out_reg[31]_i_7__1_n_3\,
      CO(3) => \data_out_reg[31]_i_7__1_n_4\,
      CO(2) => \data_out_reg[31]_i_7__1_n_5\,
      CO(1) => \data_out_reg[31]_i_7__1_n_6\,
      CO(0) => \data_out_reg[31]_i_7__1_n_7\,
      DI(7) => \data_out[31]_i_25__1_n_0\,
      DI(6) => \data_out[31]_i_26__1_n_0\,
      DI(5 downto 0) => data_out10(6 downto 1),
      O(7) => \data_out_reg[31]_i_7__1_n_8\,
      O(6) => \data_out_reg[31]_i_7__1_n_9\,
      O(5) => \data_out_reg[31]_i_7__1_n_10\,
      O(4) => \data_out_reg[31]_i_7__1_n_11\,
      O(3) => \data_out_reg[31]_i_7__1_n_12\,
      O(2) => \data_out_reg[31]_i_7__1_n_13\,
      O(1) => \data_out_reg[31]_i_7__1_n_14\,
      O(0) => \data_out_reg[31]_i_7__1_n_15\,
      S(7) => \data_out_reg[31]_i_27__0_n_5\,
      S(6) => \data_out_reg[31]_i_27__0_n_5\,
      S(5) => \data_out[31]_i_28__1_n_0\,
      S(4) => \data_out[31]_i_29__1_n_0\,
      S(3) => \data_out[31]_i_30__1_n_0\,
      S(2) => \data_out[31]_i_31__1_n_0\,
      S(1) => \data_out[31]_i_32__1_n_0\,
      S(0) => \data_out[31]_i_33__0_n_0\
    );
\done_cs_hold_counter[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \done_cs_hold_counter[3]_i_2__1_n_0\,
      I1 => \done_cs_hold_counter_reg_n_0_[0]\,
      O => \done_cs_hold_counter[0]_i_1__1_n_0\
    );
\done_cs_hold_counter[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \done_cs_hold_counter[3]_i_2__1_n_0\,
      I1 => \done_cs_hold_counter_reg_n_0_[1]\,
      I2 => \done_cs_hold_counter_reg_n_0_[0]\,
      O => \done_cs_hold_counter[1]_i_1__1_n_0\
    );
\done_cs_hold_counter[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A802"
    )
        port map (
      I0 => \done_cs_hold_counter[3]_i_2__1_n_0\,
      I1 => \done_cs_hold_counter_reg_n_0_[0]\,
      I2 => \done_cs_hold_counter_reg_n_0_[1]\,
      I3 => \done_cs_hold_counter_reg_n_0_[2]\,
      O => \done_cs_hold_counter[2]_i_1__1_n_0\
    );
\done_cs_hold_counter[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80002"
    )
        port map (
      I0 => \done_cs_hold_counter[3]_i_2__1_n_0\,
      I1 => \done_cs_hold_counter_reg_n_0_[2]\,
      I2 => \done_cs_hold_counter_reg_n_0_[1]\,
      I3 => \done_cs_hold_counter_reg_n_0_[0]\,
      I4 => \done_cs_hold_counter_reg_n_0_[3]\,
      O => \done_cs_hold_counter[3]_i_1__1_n_0\
    );
\done_cs_hold_counter[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02020200"
    )
        port map (
      I0 => \^q\(0),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \FSM_sequential_state[2]_i_3__1_n_0\,
      I4 => \done_cs_hold_counter_reg_n_0_[6]\,
      O => \done_cs_hold_counter[3]_i_2__1_n_0\
    );
\done_cs_hold_counter[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF0001FFFF"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[3]\,
      I1 => \done_cs_hold_counter_reg_n_0_[0]\,
      I2 => \done_cs_hold_counter_reg_n_0_[1]\,
      I3 => \done_cs_hold_counter_reg_n_0_[2]\,
      I4 => \^q\(0),
      I5 => \done_cs_hold_counter_reg_n_0_[4]\,
      O => \done_cs_hold_counter[4]_i_1__1_n_0\
    );
\done_cs_hold_counter[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C008"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[6]\,
      I1 => \^q\(0),
      I2 => \done_cs_hold_counter[5]_i_2__1_n_0\,
      I3 => \done_cs_hold_counter_reg_n_0_[5]\,
      O => \done_cs_hold_counter[5]_i_1__1_n_0\
    );
\done_cs_hold_counter[5]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[4]\,
      I1 => \done_cs_hold_counter_reg_n_0_[2]\,
      I2 => \done_cs_hold_counter_reg_n_0_[1]\,
      I3 => \done_cs_hold_counter_reg_n_0_[0]\,
      I4 => \done_cs_hold_counter_reg_n_0_[3]\,
      O => \done_cs_hold_counter[5]_i_2__1_n_0\
    );
\done_cs_hold_counter[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      O => \^e\(0)
    );
\done_cs_hold_counter[6]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_sequential_state[2]_i_3__1_n_0\,
      I2 => \done_cs_hold_counter_reg_n_0_[6]\,
      O => \done_cs_hold_counter[6]_i_2__0_n_0\
    );
\done_cs_hold_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => \done_cs_hold_counter[0]_i_1__1_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[0]\,
      R => SS(0)
    );
\done_cs_hold_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => \done_cs_hold_counter[1]_i_1__1_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[1]\,
      R => SS(0)
    );
\done_cs_hold_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => \done_cs_hold_counter[2]_i_1__1_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[2]\,
      R => SS(0)
    );
\done_cs_hold_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => \done_cs_hold_counter[3]_i_1__1_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[3]\,
      R => SS(0)
    );
\done_cs_hold_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => \done_cs_hold_counter[4]_i_1__1_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[4]\,
      S => SS(0)
    );
\done_cs_hold_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => \done_cs_hold_counter[5]_i_1__1_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[5]\,
      R => SS(0)
    );
\done_cs_hold_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => \done_cs_hold_counter[6]_i_2__0_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[6]\,
      R => SS(0)
    );
\padding_counter[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \padding_counter[4]_i_2__0_n_0\,
      I1 => \padding_counter_reg_n_0_[0]\,
      O => \padding_counter[0]_i_1__1_n_0\
    );
\padding_counter[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \padding_counter[4]_i_2__0_n_0\,
      I1 => \padding_counter_reg_n_0_[1]\,
      I2 => \padding_counter_reg_n_0_[0]\,
      O => \padding_counter[1]_i_1__1_n_0\
    );
\padding_counter[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A802"
    )
        port map (
      I0 => \padding_counter[4]_i_2__0_n_0\,
      I1 => \padding_counter_reg_n_0_[0]\,
      I2 => \padding_counter_reg_n_0_[1]\,
      I3 => \padding_counter_reg_n_0_[2]\,
      O => \padding_counter[2]_i_1__1_n_0\
    );
\padding_counter[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDDDD7"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \padding_counter_reg_n_0_[3]\,
      I2 => \padding_counter_reg_n_0_[0]\,
      I3 => \padding_counter_reg_n_0_[1]\,
      I4 => \padding_counter_reg_n_0_[2]\,
      O => \padding_counter[3]_i_1__1_n_0\
    );
\padding_counter[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000002"
    )
        port map (
      I0 => \padding_counter[4]_i_2__0_n_0\,
      I1 => \padding_counter_reg_n_0_[3]\,
      I2 => \padding_counter_reg_n_0_[0]\,
      I3 => \padding_counter_reg_n_0_[1]\,
      I4 => \padding_counter_reg_n_0_[2]\,
      I5 => \padding_counter_reg_n_0_[4]\,
      O => \padding_counter[4]_i_1__1_n_0\
    );
\padding_counter[4]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => \^q\(0),
      I1 => \padding_counter_reg_n_0_[6]\,
      I2 => \FSM_sequential_state[1]_i_2__0_n_0\,
      I3 => \state__0\(0),
      O => \padding_counter[4]_i_2__0_n_0\
    );
\padding_counter[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A008"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \padding_counter_reg_n_0_[6]\,
      I2 => \padding_counter[5]_i_2__1_n_0\,
      I3 => \padding_counter_reg_n_0_[5]\,
      O => \padding_counter[5]_i_1__1_n_0\
    );
\padding_counter[5]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \padding_counter_reg_n_0_[4]\,
      I1 => \padding_counter_reg_n_0_[2]\,
      I2 => \padding_counter_reg_n_0_[1]\,
      I3 => \padding_counter_reg_n_0_[0]\,
      I4 => \padding_counter_reg_n_0_[3]\,
      O => \padding_counter[5]_i_2__1_n_0\
    );
\padding_counter[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^q\(0),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      O => \padding_counter[6]_i_1__0_n_0\
    );
\padding_counter[6]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \FSM_sequential_state[1]_i_2__0_n_0\,
      I2 => \padding_counter_reg_n_0_[6]\,
      O => \padding_counter[6]_i_2__0_n_0\
    );
\padding_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__0_n_0\,
      D => \padding_counter[0]_i_1__1_n_0\,
      Q => \padding_counter_reg_n_0_[0]\,
      R => SS(0)
    );
\padding_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__0_n_0\,
      D => \padding_counter[1]_i_1__1_n_0\,
      Q => \padding_counter_reg_n_0_[1]\,
      R => SS(0)
    );
\padding_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__0_n_0\,
      D => \padding_counter[2]_i_1__1_n_0\,
      Q => \padding_counter_reg_n_0_[2]\,
      R => SS(0)
    );
\padding_counter_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__0_n_0\,
      D => \padding_counter[3]_i_1__1_n_0\,
      Q => \padding_counter_reg_n_0_[3]\,
      S => SS(0)
    );
\padding_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__0_n_0\,
      D => \padding_counter[4]_i_1__1_n_0\,
      Q => \padding_counter_reg_n_0_[4]\,
      R => SS(0)
    );
\padding_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__0_n_0\,
      D => \padding_counter[5]_i_1__1_n_0\,
      Q => \padding_counter_reg_n_0_[5]\,
      R => SS(0)
    );
\padding_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__0_n_0\,
      D => \padding_counter[6]_i_2__0_n_0\,
      Q => \padding_counter_reg_n_0_[6]\,
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cable_delay_tester_rhs_256_0_0_rhs_spi_master_10 is
  port (
    \FSM_onehot_state_reg[14]\ : out STD_LOGIC;
    \channel_reg[7]\ : out STD_LOGIC;
    \FSM_onehot_state_reg[3]\ : out STD_LOGIC;
    \FSM_onehot_state_reg[1]\ : out STD_LOGIC;
    \channel_reg[4]\ : out STD_LOGIC;
    \FSM_onehot_state_reg[1]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \channel_reg[7]_0\ : out STD_LOGIC;
    fifo_write_en : out STD_LOGIC;
    \channel_reg[2]\ : out STD_LOGIC;
    \channel_reg[2]_0\ : out STD_LOGIC;
    \channel_reg[5]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_reg[7]_1\ : out STD_LOGIC;
    \FSM_onehot_state_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \zcheck_dac_command_counter_reg[4]\ : out STD_LOGIC;
    \channel_reg[2]_1\ : out STD_LOGIC;
    \FSM_onehot_state_reg[5]\ : out STD_LOGIC;
    \channel_reg[2]_2\ : out STD_LOGIC;
    \FSM_sequential_state_reg[2]_0\ : out STD_LOGIC;
    \channel_reg[0]\ : out STD_LOGIC;
    \channel_reg[0]_0\ : out STD_LOGIC;
    \channel_reg[0]_1\ : out STD_LOGIC;
    \data_out_reg[31]_0\ : out STD_LOGIC;
    data_out_L : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_out_reg[30]_0\ : out STD_LOGIC;
    \data_out_reg[29]_0\ : out STD_LOGIC;
    \data_out_reg[28]_0\ : out STD_LOGIC;
    \data_out_reg[27]_0\ : out STD_LOGIC;
    \data_out_reg[26]_0\ : out STD_LOGIC;
    \data_out_reg[25]_0\ : out STD_LOGIC;
    \data_out_reg[24]_0\ : out STD_LOGIC;
    \data_out_reg[23]_0\ : out STD_LOGIC;
    \data_out_reg[22]_0\ : out STD_LOGIC;
    \data_out_reg[21]_0\ : out STD_LOGIC;
    \data_out_reg[20]_0\ : out STD_LOGIC;
    \data_out_reg[19]_0\ : out STD_LOGIC;
    \data_out_reg[18]_0\ : out STD_LOGIC;
    \data_out_reg[17]_0\ : out STD_LOGIC;
    \data_out_reg[16]_0\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_0\ : out STD_LOGIC;
    \FSM_onehot_state_reg[5]_0\ : out STD_LOGIC;
    MOSI_L : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \FSM_onehot_state_reg[4]\ : in STD_LOGIC;
    config_start : in STD_LOGIC;
    zcheck_start : in STD_LOGIC;
    fifo_write_en_reg : in STD_LOGIC;
    fifo_write_en_reg_0 : in STD_LOGIC;
    fifo_write_en_reg_1 : in STD_LOGIC;
    rstn : in STD_LOGIC;
    \zcheck_dac_command_counter_reg[0]\ : in STD_LOGIC;
    \zcheck_dac_command_counter_reg[0]_0\ : in STD_LOGIC;
    \zcheck_dac_command_counter_reg[0]_1\ : in STD_LOGIC;
    \zcheck_dac_command_counter_reg[0]_2\ : in STD_LOGIC;
    \FSM_onehot_state_reg[17]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_reg[1]_0\ : in STD_LOGIC;
    \channel_reg[1]_1\ : in STD_LOGIC;
    \channel_reg[1]_2\ : in STD_LOGIC;
    \channel_reg[1]_3\ : in STD_LOGIC;
    \channel_reg[1]_4\ : in STD_LOGIC;
    \channel[7]_i_7_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channel[7]_i_7_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channel[7]_i_7_2\ : in STD_LOGIC;
    \channel[7]_i_7_3\ : in STD_LOGIC;
    \FSM_onehot_state[14]_i_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state[14]_i_2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state[14]_i_2_1\ : in STD_LOGIC;
    \FSM_onehot_state_reg[17]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \zcheck_dac_command_counter_reg[0]_3\ : in STD_LOGIC;
    \zcheck_dac_command_counter_reg[0]_4\ : in STD_LOGIC;
    \zcheck_dac_command_counter_reg[0]_5\ : in STD_LOGIC;
    data_out_K : in STD_LOGIC_VECTOR ( 15 downto 0 );
    zcheck_global_channel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data_out_J : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_out_I : in STD_LOGIC_VECTOR ( 15 downto 0 );
    oversample_offset_L : in STD_LOGIC_VECTOR ( 7 downto 0 );
    record_start : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    MOSI_reg_0 : in STD_LOGIC_VECTOR ( 22 downto 0 );
    \MOSI_reg_i_9__9_0\ : in STD_LOGIC;
    \MOSI_reg_i_7__9_0\ : in STD_LOGIC;
    \MOSI_reg_i_7__9_1\ : in STD_LOGIC;
    \MOSI_reg_i_7__9_2\ : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_0\ : in STD_LOGIC;
    MISO_L : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cable_delay_tester_rhs_256_0_0_rhs_spi_master_10 : entity is "rhs_spi_master";
end cable_delay_tester_rhs_256_0_0_rhs_spi_master_10;

architecture STRUCTURE of cable_delay_tester_rhs_256_0_0_rhs_spi_master_10 is
  signal \FSM_onehot_state[11]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[17]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_state_reg[1]\ : STD_LOGIC;
  signal \^fsm_onehot_state_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_state_reg[3]\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_2__10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_3__10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_4__10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_1__10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_2__9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_1__10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_3__10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_4__10_n_0\ : STD_LOGIC;
  signal \^mosi_l\ : STD_LOGIC;
  signal \MOSI_i_10__10_n_0\ : STD_LOGIC;
  signal \MOSI_i_11__10_n_0\ : STD_LOGIC;
  signal \MOSI_i_12__10_n_0\ : STD_LOGIC;
  signal \MOSI_i_13__10_n_0\ : STD_LOGIC;
  signal \MOSI_i_14__10_n_0\ : STD_LOGIC;
  signal \MOSI_i_15__10_n_0\ : STD_LOGIC;
  signal \MOSI_i_16__10_n_0\ : STD_LOGIC;
  signal \MOSI_i_17__10_n_0\ : STD_LOGIC;
  signal \MOSI_i_18__10_n_0\ : STD_LOGIC;
  signal \MOSI_i_19__10_n_0\ : STD_LOGIC;
  signal \MOSI_i_1__10_n_0\ : STD_LOGIC;
  signal \MOSI_i_2__10_n_0\ : STD_LOGIC;
  signal \MOSI_i_3__10_n_0\ : STD_LOGIC;
  signal \MOSI_i_4__10_n_0\ : STD_LOGIC;
  signal \MOSI_i_5__10_n_0\ : STD_LOGIC;
  signal \MOSI_i_6__10_n_0\ : STD_LOGIC;
  signal \MOSI_reg_i_7__9_n_0\ : STD_LOGIC;
  signal \MOSI_reg_i_8__9_n_0\ : STD_LOGIC;
  signal \MOSI_reg_i_9__9_n_0\ : STD_LOGIC;
  signal \channel[7]_i_10_n_0\ : STD_LOGIC;
  signal \channel[7]_i_12_n_0\ : STD_LOGIC;
  signal \channel[7]_i_6_n_0\ : STD_LOGIC;
  signal \channel[7]_i_7_n_0\ : STD_LOGIC;
  signal \channel[7]_i_9_n_0\ : STD_LOGIC;
  signal \^channel_reg[0]\ : STD_LOGIC;
  signal \^channel_reg[0]_0\ : STD_LOGIC;
  signal \^channel_reg[0]_1\ : STD_LOGIC;
  signal \^channel_reg[2]\ : STD_LOGIC;
  signal \^channel_reg[2]_0\ : STD_LOGIC;
  signal \^channel_reg[2]_1\ : STD_LOGIC;
  signal \^channel_reg[2]_2\ : STD_LOGIC;
  signal \^channel_reg[5]\ : STD_LOGIC;
  signal \^channel_reg[7]\ : STD_LOGIC;
  signal \^channel_reg[7]_0\ : STD_LOGIC;
  signal \^channel_reg[7]_1\ : STD_LOGIC;
  signal clk_counter : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \clk_counter[0]_i_1__10_n_0\ : STD_LOGIC;
  signal \clk_counter[1]_i_1__10_n_0\ : STD_LOGIC;
  signal \clk_counter[2]_i_1__10_n_0\ : STD_LOGIC;
  signal \clk_counter[3]_i_1__10_n_0\ : STD_LOGIC;
  signal \clk_counter[4]_i_1__10_n_0\ : STD_LOGIC;
  signal \clk_counter[4]_i_2__10_n_0\ : STD_LOGIC;
  signal \clk_counter[5]_i_1__10_n_0\ : STD_LOGIC;
  signal \clk_counter[5]_i_2__10_n_0\ : STD_LOGIC;
  signal \clk_counter[6]_i_2__10_n_0\ : STD_LOGIC;
  signal \clk_counter[6]_i_3__9_n_0\ : STD_LOGIC;
  signal \clk_counter[7]_i_1__10_n_0\ : STD_LOGIC;
  signal \clk_counter[7]_i_2__10_n_0\ : STD_LOGIC;
  signal \clk_counter[8]_i_1__10_n_0\ : STD_LOGIC;
  signal \clk_counter[8]_i_2__10_n_0\ : STD_LOGIC;
  signal \clk_counter[8]_i_3__10_n_0\ : STD_LOGIC;
  signal \clk_counter[8]_i_4__9_n_0\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[8]\ : STD_LOGIC;
  signal data_out10 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal data_out1_in : STD_LOGIC_VECTOR ( 31 to 31 );
  signal data_out2 : STD_LOGIC;
  signal data_out3 : STD_LOGIC;
  signal \data_out[16]_i_1__10_n_0\ : STD_LOGIC;
  signal \data_out[17]_i_1__10_n_0\ : STD_LOGIC;
  signal \data_out[18]_i_1__10_n_0\ : STD_LOGIC;
  signal \data_out[19]_i_1__10_n_0\ : STD_LOGIC;
  signal \data_out[20]_i_1__10_n_0\ : STD_LOGIC;
  signal \data_out[21]_i_1__10_n_0\ : STD_LOGIC;
  signal \data_out[22]_i_1__10_n_0\ : STD_LOGIC;
  signal \data_out[23]_i_1__10_n_0\ : STD_LOGIC;
  signal \data_out[23]_i_2__10_n_0\ : STD_LOGIC;
  signal \data_out[24]_i_1__10_n_0\ : STD_LOGIC;
  signal \data_out[24]_i_2__10_n_0\ : STD_LOGIC;
  signal \data_out[25]_i_1__10_n_0\ : STD_LOGIC;
  signal \data_out[25]_i_2__10_n_0\ : STD_LOGIC;
  signal \data_out[26]_i_1__10_n_0\ : STD_LOGIC;
  signal \data_out[26]_i_2__10_n_0\ : STD_LOGIC;
  signal \data_out[27]_i_1__10_n_0\ : STD_LOGIC;
  signal \data_out[27]_i_2__10_n_0\ : STD_LOGIC;
  signal \data_out[27]_i_3__10_n_0\ : STD_LOGIC;
  signal \data_out[28]_i_1__10_n_0\ : STD_LOGIC;
  signal \data_out[28]_i_2__10_n_0\ : STD_LOGIC;
  signal \data_out[29]_i_1__10_n_0\ : STD_LOGIC;
  signal \data_out[29]_i_2__10_n_0\ : STD_LOGIC;
  signal \data_out[30]_i_1__10_n_0\ : STD_LOGIC;
  signal \data_out[30]_i_2__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_100__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_101__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_103__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_104__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_105__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_106__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_107__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_10__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_11__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_12__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_13__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_14__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_15__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_16__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_17__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_18__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_19__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_1__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_20__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_21__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_22__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_23__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_24__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_25__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_26__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_28__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_29__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_30__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_31__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_32__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_33__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_36__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_37__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_38__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_39__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_3__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_40__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_41__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_42__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_43__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_44__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_45__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_46__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_47__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_48__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_49__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_4__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_50__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_51__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_52__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_53__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_54__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_55__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_57__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_58__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_59__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_5__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_60__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_61__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_62__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_63__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_64__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_68__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_69__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_70__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_71__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_72__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_73__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_74__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_75__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_76__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_77__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_78__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_79__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_80__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_81__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_82__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_83__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_84__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_85__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_86__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_87__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_88__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_89__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_8__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_90__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_91__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_92__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_93__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_94__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_95__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_96__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_97__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_98__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_99__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_9__10_n_0\ : STD_LOGIC;
  signal \data_out_A_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \^data_out_l\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \data_out_reg[31]_i_27__9_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_27__9_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_34__9_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_34__9_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_34__9_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_34__9_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__9_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__9_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__9_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__9_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__9_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__9_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__9_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__9_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__9_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__9_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__9_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__9_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__9_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__9_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__9_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__10_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__10_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__10_n_10\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__10_n_11\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__10_n_12\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__10_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__10_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__10_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__10_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__10_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__10_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__10_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__10_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__10_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__10_n_8\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__10_n_9\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__10_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__10_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__10_n_10\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__10_n_11\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__10_n_12\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__10_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__10_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__10_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__10_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__10_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__10_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__10_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__10_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__10_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__10_n_8\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__10_n_9\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__10_n_12\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__10_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__10_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__10_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__10_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__10_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__10_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__10_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__9_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__9_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__9_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__9_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__9_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__9_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__9_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__9_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__9_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__9_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__9_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__10_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__10_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__10_n_10\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__10_n_11\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__10_n_12\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__10_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__10_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__10_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__10_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__10_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__10_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__10_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__10_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__10_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__10_n_8\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__10_n_9\ : STD_LOGIC;
  signal \done_cs_hold_counter[0]_i_1__10_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[1]_i_1__10_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[2]_i_1__10_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[3]_i_1__10_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[3]_i_2__10_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[4]_i_1__10_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[5]_i_1__10_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[5]_i_2__10_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[6]_i_1__9_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[6]_i_2__9_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \fifo_load_index[4]_i_5_n_0\ : STD_LOGIC;
  signal \padding_counter[0]_i_1__10_n_0\ : STD_LOGIC;
  signal \padding_counter[1]_i_1__10_n_0\ : STD_LOGIC;
  signal \padding_counter[2]_i_1__10_n_0\ : STD_LOGIC;
  signal \padding_counter[3]_i_1__10_n_0\ : STD_LOGIC;
  signal \padding_counter[4]_i_1__10_n_0\ : STD_LOGIC;
  signal \padding_counter[4]_i_2__9_n_0\ : STD_LOGIC;
  signal \padding_counter[5]_i_1__10_n_0\ : STD_LOGIC;
  signal \padding_counter[5]_i_2__10_n_0\ : STD_LOGIC;
  signal \padding_counter[6]_i_1__9_n_0\ : STD_LOGIC;
  signal \padding_counter[6]_i_2__9_n_0\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \state__1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \stim_waveform_data_out[1]_i_3_n_0\ : STD_LOGIC;
  signal \zcheck_dac_command_counter[4]_i_4_n_0\ : STD_LOGIC;
  signal \^zcheck_dac_command_counter_reg[4]\ : STD_LOGIC;
  signal \NLW_data_out_reg[31]_i_27__9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_data_out_reg[31]_i_27__9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_data_out_reg[31]_i_34__9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_data_out_reg[31]_i_34__9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_data_out_reg[31]_i_35__9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_data_out_reg[31]_i_56__9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_data_out_reg[31]_i_67__10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_data_out_reg[31]_i_67__10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[15]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \FSM_onehot_state[16]_i_7\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \FSM_onehot_state[17]_i_6\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_3__10\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__10\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_2__10\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_4__10\ : label is "soft_lutpair273";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "PRE_BUSY:001,BUSY:010,POST_BUSY:011,DONE:100,READY:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "PRE_BUSY:001,BUSY:010,POST_BUSY:011,DONE:100,READY:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[2]\ : label is "PRE_BUSY:001,BUSY:010,POST_BUSY:011,DONE:100,READY:000";
  attribute SOFT_HLUTNM of \MOSI_i_11__10\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \MOSI_i_18__10\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \MOSI_i_3__10\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \channel[5]_i_3\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \channel[7]_i_11\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \channel[7]_i_2\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \channel[7]_i_6\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \clk_counter[1]_i_1__10\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \clk_counter[2]_i_1__10\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \clk_counter[3]_i_1__10\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \clk_counter[4]_i_1__10\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \clk_counter[4]_i_2__10\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \clk_counter[6]_i_1__10\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \clk_counter[6]_i_3__9\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \clk_counter[7]_i_1__10\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \clk_counter[7]_i_2__10\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \clk_counter[8]_i_2__10\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \clk_counter[8]_i_3__10\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \clk_counter[8]_i_4__9\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \data_in_A[23]_i_2\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \data_in_A[23]_i_3\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \data_out[23]_i_2__10\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \data_out[24]_i_2__10\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \data_out[25]_i_2__10\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \data_out[26]_i_2__10\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \data_out[27]_i_2__10\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \data_out[28]_i_2__10\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \data_out[29]_i_2__10\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \data_out[30]_i_2__10\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \data_out[31]_i_107__10\ : label is "soft_lutpair256";
  attribute HLUTNM : string;
  attribute HLUTNM of \data_out[31]_i_11__9\ : label is "lutpair10";
  attribute HLUTNM of \data_out[31]_i_19__10\ : label is "lutpair10";
  attribute SOFT_HLUTNM of \data_out[31]_i_2__10\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \data_out[31]_i_3__10\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \data_out[31]_i_4__10\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \data_out[31]_i_5__10\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \data_out[31]_i_69__10\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \data_out[31]_i_70__10\ : label is "soft_lutpair263";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \data_out_reg[31]_i_34__9\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \data_out_reg[31]_i_35__9\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \data_out_reg[31]_i_56__9\ : label is 11;
  attribute SOFT_HLUTNM of \done_cs_hold_counter[0]_i_1__10\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[1]_i_1__10\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[2]_i_1__10\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[3]_i_1__10\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[3]_i_2__10\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[6]_i_2__9\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \fifo_load_index[4]_i_5\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of fifo_write_en_i_2 : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \padding_counter[1]_i_1__10\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \padding_counter[2]_i_1__10\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \padding_counter[4]_i_2__9\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \padding_counter[5]_i_1__10\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \padding_counter[6]_i_2__9\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \stim_waveform_data_out[1]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \stim_waveform_data_out[1]_i_3\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \zcheck_cycle_counter[3]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \zcheck_dac_command_counter[4]_i_3\ : label is "soft_lutpair268";
begin
  \FSM_onehot_state_reg[1]\ <= \^fsm_onehot_state_reg[1]\;
  \FSM_onehot_state_reg[1]_0\ <= \^fsm_onehot_state_reg[1]_0\;
  \FSM_onehot_state_reg[3]\ <= \^fsm_onehot_state_reg[3]\;
  MOSI_L <= \^mosi_l\;
  \channel_reg[0]\ <= \^channel_reg[0]\;
  \channel_reg[0]_0\ <= \^channel_reg[0]_0\;
  \channel_reg[0]_1\ <= \^channel_reg[0]_1\;
  \channel_reg[2]\ <= \^channel_reg[2]\;
  \channel_reg[2]_0\ <= \^channel_reg[2]_0\;
  \channel_reg[2]_1\ <= \^channel_reg[2]_1\;
  \channel_reg[2]_2\ <= \^channel_reg[2]_2\;
  \channel_reg[5]\ <= \^channel_reg[5]\;
  \channel_reg[7]\ <= \^channel_reg[7]\;
  \channel_reg[7]_0\ <= \^channel_reg[7]_0\;
  \channel_reg[7]_1\ <= \^channel_reg[7]_1\;
  data_out_L(15 downto 0) <= \^data_out_l\(15 downto 0);
  \zcheck_dac_command_counter_reg[4]\ <= \^zcheck_dac_command_counter_reg[4]\;
ClockDivideByEight: entity work.cable_delay_tester_rhs_256_0_0_clock_divider_18
     port map (
      Q(2 downto 0) => \state__0\(2 downto 0),
      clk => clk,
      \counter[0]_i_3__10_0\(3) => \clk_counter_reg_n_0_[8]\,
      \counter[0]_i_3__10_0\(2) => \clk_counter_reg_n_0_[7]\,
      \counter[0]_i_3__10_0\(1) => \clk_counter_reg_n_0_[6]\,
      \counter[0]_i_3__10_0\(0) => \clk_counter_reg_n_0_[5]\
    );
\FSM_onehot_state[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F444FFFFF444"
    )
        port map (
      I0 => \^channel_reg[7]_0\,
      I1 => Q(8),
      I2 => Q(0),
      I3 => config_start,
      I4 => Q(5),
      I5 => \FSM_onehot_state_reg[4]\,
      O => D(2)
    );
\FSM_onehot_state[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^channel_reg[7]_0\,
      I1 => Q(7),
      I2 => Q(6),
      I3 => \FSM_onehot_state_reg[4]\,
      I4 => zcheck_start,
      I5 => \FSM_onehot_state[11]_i_3_n_0\,
      O => D(3)
    );
\FSM_onehot_state[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \channel[7]_i_7_n_0\,
      I1 => \^channel_reg[7]\,
      O => \^channel_reg[7]_0\
    );
\FSM_onehot_state[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => record_start,
      I1 => config_start,
      I2 => Q(0),
      O => \FSM_onehot_state[11]_i_3_n_0\
    );
\FSM_onehot_state[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \done_cs_hold_counter[6]_i_1__9_n_0\,
      I1 => \state__0\(2),
      I2 => \FSM_onehot_state[14]_i_2\(0),
      I3 => \FSM_onehot_state[14]_i_2_0\(0),
      I4 => \channel_reg[1]_2\,
      I5 => \FSM_onehot_state[14]_i_2_1\,
      O => \FSM_sequential_state_reg[2]_0\
    );
\FSM_onehot_state[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(8),
      I1 => \stim_waveform_data_out[1]_i_3_n_0\,
      O => D(4)
    );
\FSM_onehot_state[16]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => \state__0\(2),
      O => \FSM_sequential_state_reg[1]_0\
    );
\FSM_onehot_state[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200020000"
    )
        port map (
      I0 => \FSM_onehot_state[17]_i_6_n_0\,
      I1 => \FSM_onehot_state_reg[17]\(2),
      I2 => \FSM_onehot_state_reg[17]\(1),
      I3 => \FSM_onehot_state_reg[17]\(3),
      I4 => \FSM_onehot_state_reg[17]\(0),
      I5 => \^zcheck_dac_command_counter_reg[4]\,
      O => D(5)
    );
\FSM_onehot_state[17]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => \channel[7]_i_7_n_0\,
      O => \FSM_onehot_state[17]_i_6_n_0\
    );
\FSM_onehot_state[17]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \FSM_onehot_state_reg[17]_0\(4),
      I1 => \FSM_onehot_state_reg[17]_0\(2),
      I2 => \FSM_onehot_state_reg[17]_0\(3),
      I3 => \FSM_onehot_state_reg[17]_0\(0),
      I4 => \FSM_onehot_state_reg[17]_0\(1),
      I5 => \^channel_reg[0]_1\,
      O => \^zcheck_dac_command_counter_reg[4]\
    );
\FSM_onehot_state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \FSM_onehot_state[4]_i_2_n_0\,
      I1 => \FSM_onehot_state[17]_i_6_n_0\,
      I2 => Q(7),
      I3 => \stim_waveform_data_out[1]_i_3_n_0\,
      I4 => Q(3),
      I5 => \FSM_onehot_state_reg[4]\,
      O => D(0)
    );
\FSM_onehot_state[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000006"
    )
        port map (
      I0 => \^zcheck_dac_command_counter_reg[4]\,
      I1 => \FSM_onehot_state_reg[17]\(0),
      I2 => \FSM_onehot_state_reg[17]\(3),
      I3 => \FSM_onehot_state_reg[17]\(1),
      I4 => \FSM_onehot_state_reg[17]\(2),
      O => \FSM_onehot_state[4]_i_2_n_0\
    );
\FSM_onehot_state[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(4),
      I1 => \stim_waveform_data_out[1]_i_3_n_0\,
      O => D(1)
    );
\FSM_sequential_state[0]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3322333022220030"
    )
        port map (
      I0 => \FSM_sequential_state[0]_i_2__10_n_0\,
      I1 => \state__0\(2),
      I2 => \FSM_sequential_state_reg[0]_0\,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      I5 => \FSM_sequential_state[0]_i_3__10_n_0\,
      O => \state__1\(0)
    );
\FSM_sequential_state[0]_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[6]\,
      I1 => \clk_counter_reg_n_0_[7]\,
      I2 => \clk_counter_reg_n_0_[5]\,
      I3 => \clk_counter_reg_n_0_[8]\,
      I4 => \FSM_sequential_state[0]_i_4__10_n_0\,
      O => \FSM_sequential_state[0]_i_2__10_n_0\
    );
\FSM_sequential_state[0]_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \padding_counter_reg_n_0_[6]\,
      I1 => \FSM_sequential_state[1]_i_2__9_n_0\,
      O => \FSM_sequential_state[0]_i_3__10_n_0\
    );
\FSM_sequential_state[0]_i_4__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[2]\,
      I1 => \clk_counter_reg_n_0_[3]\,
      I2 => \clk_counter_reg_n_0_[4]\,
      I3 => \clk_counter_reg_n_0_[1]\,
      I4 => \clk_counter_reg_n_0_[0]\,
      I5 => \state__0\(0),
      O => \FSM_sequential_state[0]_i_4__10_n_0\
    );
\FSM_sequential_state[1]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55510004"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(0),
      I2 => \FSM_sequential_state[1]_i_2__9_n_0\,
      I3 => \padding_counter_reg_n_0_[6]\,
      I4 => \state__0\(1),
      O => \FSM_sequential_state[1]_i_1__10_n_0\
    );
\FSM_sequential_state[1]_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \padding_counter_reg_n_0_[5]\,
      I1 => \padding_counter_reg_n_0_[3]\,
      I2 => \padding_counter_reg_n_0_[0]\,
      I3 => \padding_counter_reg_n_0_[1]\,
      I4 => \padding_counter_reg_n_0_[2]\,
      I5 => \padding_counter_reg_n_0_[4]\,
      O => \FSM_sequential_state[1]_i_2__9_n_0\
    );
\FSM_sequential_state[2]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => \state__0\(2),
      O => \FSM_sequential_state[2]_i_1__10_n_0\
    );
\FSM_sequential_state[2]_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEF0EE00"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[6]\,
      I1 => \FSM_sequential_state[2]_i_3__10_n_0\,
      I2 => \state__0\(1),
      I3 => \state__0\(2),
      I4 => \FSM_sequential_state[2]_i_4__10_n_0\,
      O => \state__1\(2)
    );
\FSM_sequential_state[2]_i_3__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[5]\,
      I1 => \done_cs_hold_counter_reg_n_0_[3]\,
      I2 => \done_cs_hold_counter_reg_n_0_[0]\,
      I3 => \done_cs_hold_counter_reg_n_0_[1]\,
      I4 => \done_cs_hold_counter_reg_n_0_[2]\,
      I5 => \done_cs_hold_counter_reg_n_0_[4]\,
      O => \FSM_sequential_state[2]_i_3__10_n_0\
    );
\FSM_sequential_state[2]_i_4__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \FSM_sequential_state[1]_i_2__9_n_0\,
      I2 => \padding_counter_reg_n_0_[6]\,
      O => \FSM_sequential_state[2]_i_4__10_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \FSM_sequential_state[2]_i_1__10_n_0\,
      D => \state__1\(0),
      Q => \state__0\(0),
      R => SS(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \FSM_sequential_state[2]_i_1__10_n_0\,
      D => \FSM_sequential_state[1]_i_1__10_n_0\,
      Q => \state__0\(1),
      R => SS(0)
    );
\FSM_sequential_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \FSM_sequential_state[2]_i_1__10_n_0\,
      D => \state__1\(2),
      Q => \state__0\(2),
      R => SS(0)
    );
\MOSI_i_10__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FFFFFF47FF0000"
    )
        port map (
      I0 => MOSI_reg_0(19),
      I1 => \clk_counter[4]_i_2__10_n_0\,
      I2 => MOSI_reg_0(20),
      I3 => \MOSI_i_18__10_n_0\,
      I4 => \clk_counter[5]_i_2__10_n_0\,
      I5 => \MOSI_i_19__10_n_0\,
      O => \MOSI_i_10__10_n_0\
    );
\MOSI_i_11__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[3]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[2]\,
      O => \MOSI_i_11__10_n_0\
    );
\MOSI_i_12__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => MOSI_reg_0(11),
      I1 => \MOSI_reg_i_7__9_0\,
      I2 => \clk_counter[4]_i_2__10_n_0\,
      I3 => \MOSI_reg_i_7__9_1\,
      I4 => \MOSI_i_18__10_n_0\,
      I5 => \MOSI_reg_i_7__9_2\,
      O => \MOSI_i_12__10_n_0\
    );
\MOSI_i_13__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => MOSI_reg_0(7),
      I1 => MOSI_reg_0(8),
      I2 => \clk_counter[4]_i_2__10_n_0\,
      I3 => MOSI_reg_0(9),
      I4 => \MOSI_i_18__10_n_0\,
      I5 => MOSI_reg_0(10),
      O => \MOSI_i_13__10_n_0\
    );
\MOSI_i_14__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => MOSI_reg_0(3),
      I1 => MOSI_reg_0(4),
      I2 => \clk_counter[4]_i_2__10_n_0\,
      I3 => MOSI_reg_0(5),
      I4 => \MOSI_i_18__10_n_0\,
      I5 => MOSI_reg_0(6),
      O => \MOSI_i_14__10_n_0\
    );
\MOSI_i_15__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => MOSI_reg_0(22),
      I1 => MOSI_reg_0(0),
      I2 => \clk_counter[4]_i_2__10_n_0\,
      I3 => MOSI_reg_0(1),
      I4 => \MOSI_i_18__10_n_0\,
      I5 => MOSI_reg_0(2),
      O => \MOSI_i_15__10_n_0\
    );
\MOSI_i_16__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => MOSI_reg_0(15),
      I1 => MOSI_reg_0(16),
      I2 => \clk_counter[4]_i_2__10_n_0\,
      I3 => MOSI_reg_0(17),
      I4 => \MOSI_i_11__10_n_0\,
      I5 => MOSI_reg_0(18),
      O => \MOSI_i_16__10_n_0\
    );
\MOSI_i_17__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \MOSI_reg_i_9__9_0\,
      I1 => MOSI_reg_0(12),
      I2 => \clk_counter[4]_i_2__10_n_0\,
      I3 => MOSI_reg_0(13),
      I4 => \MOSI_i_11__10_n_0\,
      I5 => MOSI_reg_0(14),
      O => \MOSI_i_17__10_n_0\
    );
\MOSI_i_18__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[2]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => \clk_counter_reg_n_0_[0]\,
      I3 => \clk_counter_reg_n_0_[3]\,
      O => \MOSI_i_18__10_n_0\
    );
\MOSI_i_19__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F700F7F7"
    )
        port map (
      I0 => MOSI_reg_0(20),
      I1 => \MOSI_i_18__10_n_0\,
      I2 => \clk_counter_reg_n_0_[4]\,
      I3 => \clk_counter[4]_i_2__10_n_0\,
      I4 => MOSI_reg_0(21),
      O => \MOSI_i_19__10_n_0\
    );
\MOSI_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBABBAAA88A88AAA"
    )
        port map (
      I0 => \MOSI_i_2__10_n_0\,
      I1 => \MOSI_i_3__10_n_0\,
      I2 => \state__0\(0),
      I3 => \state__0\(2),
      I4 => \state__0\(1),
      I5 => \^mosi_l\,
      O => \MOSI_i_1__10_n_0\
    );
\MOSI_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F004040"
    )
        port map (
      I0 => \MOSI_i_4__10_n_0\,
      I1 => \MOSI_i_5__10_n_0\,
      I2 => \state__0\(1),
      I3 => MOSI_reg_0(22),
      I4 => \state__0\(0),
      I5 => \state__0\(2),
      O => \MOSI_i_2__10_n_0\
    );
\MOSI_i_3__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \MOSI_i_6__10_n_0\,
      I1 => \state__0\(2),
      I2 => \clk_counter_reg_n_0_[2]\,
      I3 => \clk_counter_reg_n_0_[1]\,
      I4 => \clk_counter_reg_n_0_[0]\,
      O => \MOSI_i_3__10_n_0\
    );
\MOSI_i_4__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202100252521552"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[7]\,
      I1 => \MOSI_reg_i_7__9_n_0\,
      I2 => \clk_counter_reg_n_0_[6]\,
      I3 => \clk_counter_reg_n_0_[5]\,
      I4 => \clk_counter[8]_i_4__9_n_0\,
      I5 => \MOSI_reg_i_8__9_n_0\,
      O => \MOSI_i_4__10_n_0\
    );
\MOSI_i_5__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"771777D7CCFCFFFF"
    )
        port map (
      I0 => \MOSI_reg_i_9__9_n_0\,
      I1 => \clk_counter_reg_n_0_[6]\,
      I2 => \clk_counter_reg_n_0_[5]\,
      I3 => \clk_counter[8]_i_4__9_n_0\,
      I4 => \MOSI_i_10__10_n_0\,
      I5 => \clk_counter_reg_n_0_[7]\,
      O => \MOSI_i_5__10_n_0\
    );
\MOSI_i_6__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFDFFFDFDFDF"
    )
        port map (
      I0 => \clk_counter[6]_i_2__10_n_0\,
      I1 => \clk_counter[7]_i_2__10_n_0\,
      I2 => \clk_counter[8]_i_3__10_n_0\,
      I3 => \clk_counter[5]_i_2__10_n_0\,
      I4 => \MOSI_i_11__10_n_0\,
      I5 => \clk_counter_reg_n_0_[4]\,
      O => \MOSI_i_6__10_n_0\
    );
MOSI_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \MOSI_i_1__10_n_0\,
      Q => \^mosi_l\,
      R => SS(0)
    );
\MOSI_reg_i_7__9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \MOSI_i_12__10_n_0\,
      I1 => \MOSI_i_13__10_n_0\,
      O => \MOSI_reg_i_7__9_n_0\,
      S => \clk_counter[5]_i_2__10_n_0\
    );
\MOSI_reg_i_8__9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \MOSI_i_14__10_n_0\,
      I1 => \MOSI_i_15__10_n_0\,
      O => \MOSI_reg_i_8__9_n_0\,
      S => \clk_counter[5]_i_2__10_n_0\
    );
\MOSI_reg_i_9__9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \MOSI_i_16__10_n_0\,
      I1 => \MOSI_i_17__10_n_0\,
      O => \MOSI_reg_i_9__9_n_0\,
      S => \clk_counter[5]_i_2__10_n_0\
    );
\channel[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \^channel_reg[7]_1\,
      I1 => \zcheck_dac_command_counter_reg[0]_2\,
      I2 => \zcheck_dac_command_counter_reg[0]_1\,
      I3 => \zcheck_dac_command_counter_reg[0]_0\,
      I4 => \zcheck_dac_command_counter_reg[0]\,
      O => \^channel_reg[0]_1\
    );
\channel[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \zcheck_dac_command_counter_reg[0]_2\,
      I1 => \zcheck_dac_command_counter_reg[0]\,
      O => \^channel_reg[0]\
    );
\channel[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00450000"
    )
        port map (
      I0 => Q(8),
      I1 => \^channel_reg[7]\,
      I2 => Q(7),
      I3 => \^fsm_onehot_state_reg[3]\,
      I4 => \^fsm_onehot_state_reg[1]\,
      O => \FSM_onehot_state_reg[14]\
    );
\channel[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \zcheck_dac_command_counter_reg[0]_5\,
      I1 => \zcheck_dac_command_counter_reg[0]_0\,
      I2 => \zcheck_dac_command_counter_reg[0]\,
      I3 => \zcheck_dac_command_counter_reg[0]_1\,
      I4 => \zcheck_dac_command_counter_reg[0]_2\,
      I5 => fifo_write_en_reg_0,
      O => \channel[7]_i_10_n_0\
    );
\channel[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \zcheck_dac_command_counter_reg[0]_2\,
      I1 => \zcheck_dac_command_counter_reg[0]_1\,
      O => \^channel_reg[0]_0\
    );
\channel[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \done_cs_hold_counter[6]_i_1__9_n_0\,
      I1 => \state__0\(2),
      I2 => \channel[7]_i_7_0\(0),
      I3 => \channel[7]_i_7_1\(0),
      I4 => \channel[7]_i_7_2\,
      I5 => \channel[7]_i_7_3\,
      O => \channel[7]_i_12_n_0\
    );
\channel[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0B0"
    )
        port map (
      I0 => Q(1),
      I1 => \channel[7]_i_6_n_0\,
      I2 => rstn,
      I3 => \channel[7]_i_7_n_0\,
      O => \^fsm_onehot_state_reg[1]\
    );
\channel[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0081"
    )
        port map (
      I0 => \zcheck_dac_command_counter_reg[0]_3\,
      I1 => \channel[7]_i_9_n_0\,
      I2 => \zcheck_dac_command_counter_reg[0]_4\,
      I3 => \channel[7]_i_10_n_0\,
      O => \^channel_reg[7]\
    );
\channel[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEECEEE"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      I2 => \^channel_reg[7]_1\,
      I3 => \^channel_reg[0]_0\,
      I4 => \zcheck_dac_command_counter_reg[0]_0\,
      I5 => \zcheck_dac_command_counter_reg[0]\,
      O => \^fsm_onehot_state_reg[3]\
    );
\channel[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(8),
      I1 => Q(7),
      I2 => Q(2),
      I3 => Q(4),
      O => \channel[7]_i_6_n_0\
    );
\channel[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFFFFFFF"
    )
        port map (
      I0 => \channel[7]_i_12_n_0\,
      I1 => \channel_reg[1]_0\,
      I2 => \channel_reg[1]_1\,
      I3 => \channel_reg[1]_2\,
      I4 => \channel_reg[1]_3\,
      I5 => \channel_reg[1]_4\,
      O => \channel[7]_i_7_n_0\
    );
\channel[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \zcheck_dac_command_counter_reg[0]_1\,
      I1 => fifo_write_en_reg_0,
      I2 => \zcheck_dac_command_counter_reg[0]\,
      I3 => \zcheck_dac_command_counter_reg[0]_2\,
      I4 => \zcheck_dac_command_counter_reg[0]_0\,
      I5 => \zcheck_dac_command_counter_reg[0]_5\,
      O => \channel[7]_i_9_n_0\
    );
\clk_counter[0]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \clk_counter_reg_n_0_[0]\,
      O => \clk_counter[0]_i_1__10_n_0\
    );
\clk_counter[1]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[1]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \state__0\(1),
      O => \clk_counter[1]_i_1__10_n_0\
    );
\clk_counter[2]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DDD7"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \clk_counter_reg_n_0_[2]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[0]\,
      O => \clk_counter[2]_i_1__10_n_0\
    );
\clk_counter[3]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA9FFFF"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[3]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[2]\,
      I4 => \state__0\(1),
      O => \clk_counter[3]_i_1__10_n_0\
    );
\clk_counter[4]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \clk_counter[4]_i_2__10_n_0\,
      O => \clk_counter[4]_i_1__10_n_0\
    );
\clk_counter[4]_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[4]\,
      I1 => \clk_counter_reg_n_0_[2]\,
      I2 => \clk_counter_reg_n_0_[3]\,
      I3 => \clk_counter_reg_n_0_[0]\,
      I4 => \clk_counter_reg_n_0_[1]\,
      O => \clk_counter[4]_i_2__10_n_0\
    );
\clk_counter[5]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \clk_counter[5]_i_2__10_n_0\,
      I1 => \state__0\(1),
      O => \clk_counter[5]_i_1__10_n_0\
    );
\clk_counter[5]_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[5]\,
      I1 => \clk_counter_reg_n_0_[4]\,
      I2 => \clk_counter_reg_n_0_[3]\,
      I3 => \clk_counter_reg_n_0_[2]\,
      I4 => \clk_counter_reg_n_0_[0]\,
      I5 => \clk_counter_reg_n_0_[1]\,
      O => \clk_counter[5]_i_2__10_n_0\
    );
\clk_counter[6]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \clk_counter[6]_i_2__10_n_0\,
      O => clk_counter(6)
    );
\clk_counter[6]_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[6]\,
      I1 => \clk_counter_reg_n_0_[5]\,
      I2 => \clk_counter[6]_i_3__9_n_0\,
      I3 => \clk_counter_reg_n_0_[2]\,
      I4 => \clk_counter_reg_n_0_[3]\,
      I5 => \clk_counter_reg_n_0_[4]\,
      O => \clk_counter[6]_i_2__10_n_0\
    );
\clk_counter[6]_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[0]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      O => \clk_counter[6]_i_3__9_n_0\
    );
\clk_counter[7]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \clk_counter[7]_i_2__10_n_0\,
      I1 => \state__0\(1),
      O => \clk_counter[7]_i_1__10_n_0\
    );
\clk_counter[7]_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA9A"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[7]\,
      I1 => \clk_counter_reg_n_0_[6]\,
      I2 => \clk_counter[8]_i_4__9_n_0\,
      I3 => \clk_counter_reg_n_0_[5]\,
      O => \clk_counter[7]_i_2__10_n_0\
    );
\clk_counter[8]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(0),
      O => \clk_counter[8]_i_1__10_n_0\
    );
\clk_counter[8]_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \clk_counter[8]_i_3__10_n_0\,
      O => \clk_counter[8]_i_2__10_n_0\
    );
\clk_counter[8]_i_3__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002FFFD"
    )
        port map (
      I0 => \clk_counter[8]_i_4__9_n_0\,
      I1 => \clk_counter_reg_n_0_[6]\,
      I2 => \clk_counter_reg_n_0_[7]\,
      I3 => \clk_counter_reg_n_0_[5]\,
      I4 => \clk_counter_reg_n_0_[8]\,
      O => \clk_counter[8]_i_3__10_n_0\
    );
\clk_counter[8]_i_4__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[1]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[2]\,
      I3 => \clk_counter_reg_n_0_[3]\,
      I4 => \clk_counter_reg_n_0_[4]\,
      O => \clk_counter[8]_i_4__9_n_0\
    );
\clk_counter_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__10_n_0\,
      D => \clk_counter[0]_i_1__10_n_0\,
      Q => \clk_counter_reg_n_0_[0]\,
      S => SS(0)
    );
\clk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__10_n_0\,
      D => \clk_counter[1]_i_1__10_n_0\,
      Q => \clk_counter_reg_n_0_[1]\,
      R => SS(0)
    );
\clk_counter_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__10_n_0\,
      D => \clk_counter[2]_i_1__10_n_0\,
      Q => \clk_counter_reg_n_0_[2]\,
      S => SS(0)
    );
\clk_counter_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__10_n_0\,
      D => \clk_counter[3]_i_1__10_n_0\,
      Q => \clk_counter_reg_n_0_[3]\,
      S => SS(0)
    );
\clk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__10_n_0\,
      D => \clk_counter[4]_i_1__10_n_0\,
      Q => \clk_counter_reg_n_0_[4]\,
      S => SS(0)
    );
\clk_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__10_n_0\,
      D => \clk_counter[5]_i_1__10_n_0\,
      Q => \clk_counter_reg_n_0_[5]\,
      R => SS(0)
    );
\clk_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__10_n_0\,
      D => clk_counter(6),
      Q => \clk_counter_reg_n_0_[6]\,
      R => SS(0)
    );
\clk_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__10_n_0\,
      D => \clk_counter[7]_i_1__10_n_0\,
      Q => \clk_counter_reg_n_0_[7]\,
      R => SS(0)
    );
\clk_counter_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__10_n_0\,
      D => \clk_counter[8]_i_2__10_n_0\,
      Q => \clk_counter_reg_n_0_[8]\,
      S => SS(0)
    );
\data_in_A[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \zcheck_dac_command_counter_reg[0]_1\,
      I1 => \zcheck_dac_command_counter_reg[0]_0\,
      I2 => \zcheck_dac_command_counter_reg[0]\,
      O => \^channel_reg[2]_1\
    );
\data_in_A[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \zcheck_dac_command_counter_reg[0]_5\,
      I1 => \zcheck_dac_command_counter_reg[0]_4\,
      I2 => \zcheck_dac_command_counter_reg[0]_3\,
      O => \^channel_reg[5]\
    );
\data_out[16]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__10_n_0\,
      I2 => \data_out[24]_i_2__10_n_0\,
      I3 => \data_out[23]_i_2__10_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_l\(0),
      O => \data_out[16]_i_1__10_n_0\
    );
\data_out[17]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__10_n_0\,
      I2 => \data_out[25]_i_2__10_n_0\,
      I3 => \data_out[23]_i_2__10_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_l\(1),
      O => \data_out[17]_i_1__10_n_0\
    );
\data_out[18]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__10_n_0\,
      I2 => \data_out[26]_i_2__10_n_0\,
      I3 => \data_out[23]_i_2__10_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_l\(2),
      O => \data_out[18]_i_1__10_n_0\
    );
\data_out[19]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__10_n_0\,
      I2 => \data_out[27]_i_2__10_n_0\,
      I3 => \data_out[23]_i_2__10_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_l\(3),
      O => \data_out[19]_i_1__10_n_0\
    );
\data_out[20]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__10_n_0\,
      I2 => \data_out[28]_i_2__10_n_0\,
      I3 => \data_out[23]_i_2__10_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_l\(4),
      O => \data_out[20]_i_1__10_n_0\
    );
\data_out[21]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__10_n_0\,
      I2 => \data_out[29]_i_2__10_n_0\,
      I3 => \data_out[23]_i_2__10_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_l\(5),
      O => \data_out[21]_i_1__10_n_0\
    );
\data_out[22]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__10_n_0\,
      I2 => \data_out[30]_i_2__10_n_0\,
      I3 => \data_out[23]_i_2__10_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_l\(6),
      O => \data_out[22]_i_1__10_n_0\
    );
\data_out[23]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__10_n_0\,
      I2 => \data_out[31]_i_4__10_n_0\,
      I3 => \data_out[23]_i_2__10_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_l\(7),
      O => \data_out[23]_i_1__10_n_0\
    );
\data_out[23]_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__10_n_13\,
      I1 => \data_out[31]_i_9__10_n_0\,
      O => \data_out[23]_i_2__10_n_0\
    );
\data_out[24]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__10_n_0\,
      I2 => \data_out[31]_i_5__10_n_0\,
      I3 => \data_out[24]_i_2__10_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_l\(8),
      O => \data_out[24]_i_1__10_n_0\
    );
\data_out[24]_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \data_out_reg[31]_i_7__10_n_15\,
      I2 => data_out10(0),
      I3 => \data_out[27]_i_3__10_n_0\,
      O => \data_out[24]_i_2__10_n_0\
    );
\data_out[25]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__10_n_0\,
      I2 => \data_out[31]_i_5__10_n_0\,
      I3 => \data_out[25]_i_2__10_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_l\(9),
      O => \data_out[25]_i_1__10_n_0\
    );
\data_out[25]_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => data_out10(0),
      I1 => \state__0\(1),
      I2 => \data_out_reg[31]_i_7__10_n_15\,
      I3 => \data_out[27]_i_3__10_n_0\,
      O => \data_out[25]_i_2__10_n_0\
    );
\data_out[26]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__10_n_0\,
      I2 => \data_out[31]_i_5__10_n_0\,
      I3 => \data_out[26]_i_2__10_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_l\(10),
      O => \data_out[26]_i_1__10_n_0\
    );
\data_out[26]_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \state__0\(1),
      I1 => data_out10(0),
      I2 => \data_out_reg[31]_i_7__10_n_15\,
      I3 => \data_out[27]_i_3__10_n_0\,
      O => \data_out[26]_i_2__10_n_0\
    );
\data_out[27]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__10_n_0\,
      I2 => \data_out[31]_i_5__10_n_0\,
      I3 => \data_out[27]_i_2__10_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_l\(11),
      O => \data_out[27]_i_1__10_n_0\
    );
\data_out[27]_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => data_out10(0),
      I1 => \state__0\(1),
      I2 => \data_out_reg[31]_i_7__10_n_15\,
      I3 => \data_out[27]_i_3__10_n_0\,
      O => \data_out[27]_i_2__10_n_0\
    );
\data_out[27]_i_3__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__10_n_14\,
      I1 => \data_out_reg[31]_i_6__9_n_13\,
      I2 => data_out2,
      I3 => \data_out_reg[31]_i_6__9_n_15\,
      I4 => \data_out_reg[31]_i_6__9_n_14\,
      I5 => data_out3,
      O => \data_out[27]_i_3__10_n_0\
    );
\data_out[28]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__10_n_0\,
      I2 => \data_out[31]_i_5__10_n_0\,
      I3 => \data_out[28]_i_2__10_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_l\(12),
      O => \data_out[28]_i_1__10_n_0\
    );
\data_out[28]_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \data_out[31]_i_8__9_n_0\,
      I1 => \state__0\(1),
      I2 => \data_out_reg[31]_i_7__10_n_15\,
      I3 => data_out10(0),
      O => \data_out[28]_i_2__10_n_0\
    );
\data_out[29]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__10_n_0\,
      I2 => \data_out[31]_i_5__10_n_0\,
      I3 => \data_out[29]_i_2__10_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_l\(13),
      O => \data_out[29]_i_1__10_n_0\
    );
\data_out[29]_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \data_out[31]_i_8__9_n_0\,
      I1 => data_out10(0),
      I2 => \state__0\(1),
      I3 => \data_out_reg[31]_i_7__10_n_15\,
      O => \data_out[29]_i_2__10_n_0\
    );
\data_out[30]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__10_n_0\,
      I2 => \data_out[31]_i_5__10_n_0\,
      I3 => \data_out[30]_i_2__10_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_l\(14),
      O => \data_out[30]_i_1__10_n_0\
    );
\data_out[30]_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \data_out[31]_i_8__9_n_0\,
      I1 => \state__0\(1),
      I2 => data_out10(0),
      I3 => \data_out_reg[31]_i_7__10_n_15\,
      O => \data_out[30]_i_2__10_n_0\
    );
\data_out[31]_i_100__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__9_n_5\,
      O => \data_out[31]_i_100__10_n_0\
    );
\data_out[31]_i_101__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__9_n_5\,
      O => \data_out[31]_i_101__10_n_0\
    );
\data_out[31]_i_102__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__9_n_5\,
      O => data_out10(28)
    );
\data_out[31]_i_103__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__9_n_5\,
      O => \data_out[31]_i_103__10_n_0\
    );
\data_out[31]_i_104__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__9_n_5\,
      O => \data_out[31]_i_104__10_n_0\
    );
\data_out[31]_i_105__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__9_n_5\,
      O => \data_out[31]_i_105__10_n_0\
    );
\data_out[31]_i_106__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => oversample_offset_L(3),
      I1 => oversample_offset_L(1),
      I2 => oversample_offset_L(0),
      I3 => oversample_offset_L(2),
      O => \data_out[31]_i_106__10_n_0\
    );
\data_out[31]_i_107__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[2]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => \clk_counter_reg_n_0_[0]\,
      O => \data_out[31]_i_107__10_n_0\
    );
\data_out[31]_i_10__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => oversample_offset_L(6),
      I1 => \clk_counter[6]_i_2__10_n_0\,
      O => \data_out[31]_i_10__9_n_0\
    );
\data_out[31]_i_11__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => oversample_offset_L(5),
      I1 => \clk_counter[5]_i_2__10_n_0\,
      O => \data_out[31]_i_11__9_n_0\
    );
\data_out[31]_i_12__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => oversample_offset_L(5),
      I1 => \clk_counter[5]_i_2__10_n_0\,
      O => \data_out[31]_i_12__10_n_0\
    );
\data_out[31]_i_13__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888882"
    )
        port map (
      I0 => oversample_offset_L(3),
      I1 => \clk_counter_reg_n_0_[3]\,
      I2 => \clk_counter_reg_n_0_[0]\,
      I3 => \clk_counter_reg_n_0_[1]\,
      I4 => \clk_counter_reg_n_0_[2]\,
      O => \data_out[31]_i_13__10_n_0\
    );
\data_out[31]_i_14__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[0]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => \clk_counter_reg_n_0_[2]\,
      O => \data_out[31]_i_14__9_n_0\
    );
\data_out[31]_i_15__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[0]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      O => \data_out[31]_i_15__10_n_0\
    );
\data_out[31]_i_16__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[0]\,
      O => \data_out[31]_i_16__10_n_0\
    );
\data_out[31]_i_17__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \data_out[31]_i_10__9_n_0\,
      I1 => \clk_counter[7]_i_2__10_n_0\,
      I2 => oversample_offset_L(7),
      O => \data_out[31]_i_17__10_n_0\
    );
\data_out[31]_i_18__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => oversample_offset_L(6),
      I1 => \clk_counter[6]_i_2__10_n_0\,
      I2 => \data_out[31]_i_11__9_n_0\,
      O => \data_out[31]_i_18__10_n_0\
    );
\data_out[31]_i_19__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9699"
    )
        port map (
      I0 => oversample_offset_L(5),
      I1 => \clk_counter[5]_i_2__10_n_0\,
      I2 => \clk_counter[4]_i_2__10_n_0\,
      I3 => oversample_offset_L(4),
      O => \data_out[31]_i_19__10_n_0\
    );
\data_out[31]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__10_n_0\,
      I2 => \data_out[31]_i_4__10_n_0\,
      I3 => \data_out[31]_i_5__10_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_l\(15),
      O => \data_out[31]_i_1__10_n_0\
    );
\data_out[31]_i_20__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \data_out[31]_i_13__10_n_0\,
      I1 => \clk_counter[4]_i_2__10_n_0\,
      I2 => oversample_offset_L(4),
      O => \data_out[31]_i_20__10_n_0\
    );
\data_out[31]_i_21__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA955565556AAA9"
    )
        port map (
      I0 => oversample_offset_L(2),
      I1 => \clk_counter_reg_n_0_[2]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[0]\,
      I4 => \clk_counter_reg_n_0_[3]\,
      I5 => oversample_offset_L(3),
      O => \data_out[31]_i_21__10_n_0\
    );
\data_out[31]_i_22__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A956"
    )
        port map (
      I0 => oversample_offset_L(2),
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[2]\,
      O => \data_out[31]_i_22__10_n_0\
    );
\data_out[31]_i_23__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[1]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => oversample_offset_L(1),
      O => \data_out[31]_i_23__9_n_0\
    );
\data_out[31]_i_24__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => oversample_offset_L(0),
      I1 => \clk_counter_reg_n_0_[0]\,
      O => \data_out[31]_i_24__10_n_0\
    );
\data_out[31]_i_25__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__9_n_5\,
      O => \data_out[31]_i_25__10_n_0\
    );
\data_out[31]_i_26__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__9_n_5\,
      O => \data_out[31]_i_26__10_n_0\
    );
\data_out[31]_i_28__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(6),
      O => \data_out[31]_i_28__10_n_0\
    );
\data_out[31]_i_29__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(5),
      O => \data_out[31]_i_29__10_n_0\
    );
\data_out[31]_i_2__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => MISO_L,
      I1 => \state__0\(2),
      I2 => \state__0\(1),
      O => data_out1_in(31)
    );
\data_out[31]_i_30__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(4),
      O => \data_out[31]_i_30__10_n_0\
    );
\data_out[31]_i_31__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(3),
      O => \data_out[31]_i_31__10_n_0\
    );
\data_out[31]_i_32__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(2),
      O => \data_out[31]_i_32__10_n_0\
    );
\data_out[31]_i_33__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(1),
      O => \data_out[31]_i_33__9_n_0\
    );
\data_out[31]_i_36__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__10_n_11\,
      I1 => \data_out_reg[31]_i_65__10_n_11\,
      I2 => \data_out_reg[31]_i_66__10_n_15\,
      I3 => \data_out_reg[31]_i_66__10_n_10\,
      O => \data_out[31]_i_36__10_n_0\
    );
\data_out[31]_i_37__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \data_out_reg[31]_i_65__10_n_13\,
      I1 => \data_out_reg[31]_i_65__10_n_10\,
      I2 => \data_out_reg[31]_i_67__10_n_3\,
      I3 => \data_out_reg[31]_i_7__10_n_8\,
      O => \data_out[31]_i_37__10_n_0\
    );
\data_out[31]_i_38__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \data_out_reg[31]_i_67__10_n_13\,
      I1 => \data_out_reg[31]_i_67__10_n_12\,
      I2 => \data_out_reg[31]_i_7__10_n_12\,
      I3 => \data_out_reg[31]_i_66__10_n_8\,
      O => \data_out[31]_i_38__10_n_0\
    );
\data_out[31]_i_39__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__10_n_9\,
      I1 => \data_out_reg[31]_i_67__10_n_14\,
      I2 => \data_out_reg[31]_i_7__10_n_10\,
      I3 => \data_out_reg[31]_i_65__10_n_14\,
      O => \data_out[31]_i_39__10_n_0\
    );
\data_out[31]_i_3__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      O => \data_out[31]_i_3__10_n_0\
    );
\data_out[31]_i_40__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \data_out_reg[31]_i_66__10_n_13\,
      I1 => \data_out_reg[31]_i_66__10_n_11\,
      I2 => \data_out_reg[31]_i_65__10_n_9\,
      I3 => \data_out_reg[31]_i_67__10_n_15\,
      O => \data_out[31]_i_40__10_n_0\
    );
\data_out[31]_i_41__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \data_out_reg[31]_i_65__10_n_15\,
      I1 => \data_out_reg[31]_i_66__10_n_9\,
      I2 => \data_out_reg[31]_i_66__10_n_12\,
      I3 => \data_out_reg[31]_i_65__10_n_12\,
      I4 => \data_out_reg[31]_i_66__10_n_14\,
      I5 => \data_out_reg[31]_i_65__10_n_8\,
      O => \data_out[31]_i_41__10_n_0\
    );
\data_out[31]_i_42__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_counter[8]_i_3__10_n_0\,
      O => \data_out[31]_i_42__9_n_0\
    );
\data_out[31]_i_43__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => oversample_offset_L(7),
      I1 => \clk_counter[7]_i_2__10_n_0\,
      O => \data_out[31]_i_43__10_n_0\
    );
\data_out[31]_i_44__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002FFFD"
    )
        port map (
      I0 => \clk_counter[8]_i_4__9_n_0\,
      I1 => \clk_counter_reg_n_0_[6]\,
      I2 => \clk_counter_reg_n_0_[7]\,
      I3 => \clk_counter_reg_n_0_[5]\,
      I4 => \clk_counter_reg_n_0_[8]\,
      O => \data_out[31]_i_44__10_n_0\
    );
\data_out[31]_i_45__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \clk_counter[7]_i_2__10_n_0\,
      I1 => oversample_offset_L(7),
      I2 => \clk_counter[8]_i_3__10_n_0\,
      O => \data_out[31]_i_45__10_n_0\
    );
\data_out[31]_i_46__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => oversample_offset_L(7),
      I1 => \data_out[31]_i_68__9_n_0\,
      I2 => \clk_counter[8]_i_3__10_n_0\,
      O => \data_out[31]_i_46__10_n_0\
    );
\data_out[31]_i_47__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"157C0154"
    )
        port map (
      I0 => \clk_counter[7]_i_2__10_n_0\,
      I1 => oversample_offset_L(6),
      I2 => \data_out[31]_i_69__10_n_0\,
      I3 => oversample_offset_L(7),
      I4 => \clk_counter[6]_i_2__10_n_0\,
      O => \data_out[31]_i_47__10_n_0\
    );
\data_out[31]_i_48__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"751C5104"
    )
        port map (
      I0 => \clk_counter[5]_i_2__10_n_0\,
      I1 => oversample_offset_L(4),
      I2 => \data_out[31]_i_70__10_n_0\,
      I3 => oversample_offset_L(5),
      I4 => \clk_counter[4]_i_2__10_n_0\,
      O => \data_out[31]_i_48__10_n_0\
    );
\data_out[31]_i_49__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E000006061E1E7E"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[2]\,
      I1 => \clk_counter[6]_i_3__9_n_0\,
      I2 => \clk_counter_reg_n_0_[3]\,
      I3 => oversample_offset_L(1),
      I4 => oversample_offset_L(2),
      I5 => oversample_offset_L(3),
      O => \data_out[31]_i_49__10_n_0\
    );
\data_out[31]_i_4__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => data_out10(0),
      I1 => \state__0\(1),
      I2 => \data_out_reg[31]_i_7__10_n_15\,
      I3 => \data_out[31]_i_8__9_n_0\,
      O => \data_out[31]_i_4__10_n_0\
    );
\data_out[31]_i_50__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7C04"
    )
        port map (
      I0 => oversample_offset_L(0),
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => oversample_offset_L(1),
      O => \data_out[31]_i_50__10_n_0\
    );
\data_out[31]_i_51__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \clk_counter[8]_i_3__10_n_0\,
      I1 => oversample_offset_L(7),
      I2 => \data_out[31]_i_68__9_n_0\,
      O => \data_out[31]_i_51__10_n_0\
    );
\data_out[31]_i_52__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60090660"
    )
        port map (
      I0 => oversample_offset_L(7),
      I1 => \clk_counter[7]_i_2__10_n_0\,
      I2 => oversample_offset_L(6),
      I3 => \data_out[31]_i_69__10_n_0\,
      I4 => \clk_counter[6]_i_2__10_n_0\,
      O => \data_out[31]_i_52__10_n_0\
    );
\data_out[31]_i_53__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888882222222"
    )
        port map (
      I0 => \data_out[31]_i_71__10_n_0\,
      I1 => oversample_offset_L(4),
      I2 => oversample_offset_L(3),
      I3 => oversample_offset_L(1),
      I4 => oversample_offset_L(2),
      I5 => \clk_counter[4]_i_2__10_n_0\,
      O => \data_out[31]_i_53__10_n_0\
    );
\data_out[31]_i_54__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9006066006606009"
    )
        port map (
      I0 => oversample_offset_L(3),
      I1 => \clk_counter_reg_n_0_[3]\,
      I2 => oversample_offset_L(1),
      I3 => oversample_offset_L(2),
      I4 => \clk_counter_reg_n_0_[2]\,
      I5 => \clk_counter[6]_i_3__9_n_0\,
      O => \data_out[31]_i_54__10_n_0\
    );
\data_out[31]_i_55__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9006"
    )
        port map (
      I0 => oversample_offset_L(1),
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => oversample_offset_L(0),
      I3 => \clk_counter_reg_n_0_[0]\,
      O => \data_out[31]_i_55__10_n_0\
    );
\data_out[31]_i_57__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__10_n_0\,
      I1 => oversample_offset_L(6),
      I2 => oversample_offset_L(7),
      O => \data_out[31]_i_57__10_n_0\
    );
\data_out[31]_i_58__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__10_n_0\,
      I1 => oversample_offset_L(6),
      I2 => oversample_offset_L(7),
      O => \data_out[31]_i_58__10_n_0\
    );
\data_out[31]_i_59__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__10_n_0\,
      I1 => oversample_offset_L(6),
      I2 => oversample_offset_L(7),
      O => \data_out[31]_i_59__10_n_0\
    );
\data_out[31]_i_5__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__10_n_13\,
      I1 => \data_out[31]_i_9__10_n_0\,
      O => \data_out[31]_i_5__10_n_0\
    );
\data_out[31]_i_60__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__10_n_0\,
      I1 => oversample_offset_L(6),
      I2 => oversample_offset_L(7),
      O => \data_out[31]_i_60__9_n_0\
    );
\data_out[31]_i_61__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__10_n_0\,
      I1 => oversample_offset_L(6),
      I2 => oversample_offset_L(7),
      O => \data_out[31]_i_61__10_n_0\
    );
\data_out[31]_i_62__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__10_n_0\,
      I1 => oversample_offset_L(6),
      I2 => oversample_offset_L(7),
      O => \data_out[31]_i_62__10_n_0\
    );
\data_out[31]_i_63__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__10_n_0\,
      I1 => oversample_offset_L(6),
      I2 => oversample_offset_L(7),
      O => \data_out[31]_i_63__10_n_0\
    );
\data_out[31]_i_64__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__10_n_0\,
      I1 => oversample_offset_L(6),
      I2 => oversample_offset_L(7),
      O => \data_out[31]_i_64__10_n_0\
    );
\data_out[31]_i_68__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000015555555"
    )
        port map (
      I0 => oversample_offset_L(6),
      I1 => oversample_offset_L(4),
      I2 => oversample_offset_L(3),
      I3 => oversample_offset_L(1),
      I4 => oversample_offset_L(2),
      I5 => oversample_offset_L(5),
      O => \data_out[31]_i_68__9_n_0\
    );
\data_out[31]_i_69__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => oversample_offset_L(5),
      I1 => oversample_offset_L(2),
      I2 => oversample_offset_L(1),
      I3 => oversample_offset_L(3),
      I4 => oversample_offset_L(4),
      O => \data_out[31]_i_69__10_n_0\
    );
\data_out[31]_i_70__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => oversample_offset_L(2),
      I1 => oversample_offset_L(1),
      I2 => oversample_offset_L(3),
      O => \data_out[31]_i_70__10_n_0\
    );
\data_out[31]_i_71__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA95555555"
    )
        port map (
      I0 => \clk_counter[5]_i_2__10_n_0\,
      I1 => oversample_offset_L(4),
      I2 => oversample_offset_L(3),
      I3 => oversample_offset_L(1),
      I4 => oversample_offset_L(2),
      I5 => oversample_offset_L(5),
      O => \data_out[31]_i_71__10_n_0\
    );
\data_out[31]_i_72__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \data_out[31]_i_85__10_n_0\,
      I1 => oversample_offset_L(6),
      I2 => oversample_offset_L(7),
      I3 => \clk_counter[8]_i_3__10_n_0\,
      O => \data_out[31]_i_72__10_n_0\
    );
\data_out[31]_i_73__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A802EA83"
    )
        port map (
      I0 => \clk_counter[7]_i_2__10_n_0\,
      I1 => oversample_offset_L(6),
      I2 => \data_out[31]_i_85__10_n_0\,
      I3 => oversample_offset_L(7),
      I4 => \clk_counter[6]_i_2__10_n_0\,
      O => \data_out[31]_i_73__10_n_0\
    );
\data_out[31]_i_74__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A883EA"
    )
        port map (
      I0 => \clk_counter[5]_i_2__10_n_0\,
      I1 => oversample_offset_L(4),
      I2 => \data_out[31]_i_106__10_n_0\,
      I3 => oversample_offset_L(5),
      I4 => \clk_counter[4]_i_2__10_n_0\,
      O => \data_out[31]_i_74__10_n_0\
    );
\data_out[31]_i_75__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA80002EEEA8883"
    )
        port map (
      I0 => \MOSI_i_11__10_n_0\,
      I1 => oversample_offset_L(2),
      I2 => oversample_offset_L(0),
      I3 => oversample_offset_L(1),
      I4 => oversample_offset_L(3),
      I5 => \data_out[31]_i_107__10_n_0\,
      O => \data_out[31]_i_75__10_n_0\
    );
\data_out[31]_i_76__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8247"
    )
        port map (
      I0 => oversample_offset_L(1),
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => \clk_counter_reg_n_0_[0]\,
      I3 => oversample_offset_L(0),
      O => \data_out[31]_i_76__9_n_0\
    );
\data_out[31]_i_77__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__10_n_0\,
      I1 => oversample_offset_L(6),
      I2 => oversample_offset_L(7),
      O => \data_out[31]_i_77__10_n_0\
    );
\data_out[31]_i_78__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__10_n_0\,
      I1 => oversample_offset_L(6),
      I2 => oversample_offset_L(7),
      O => \data_out[31]_i_78__10_n_0\
    );
\data_out[31]_i_79__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__10_n_0\,
      I1 => oversample_offset_L(6),
      I2 => oversample_offset_L(7),
      O => \data_out[31]_i_79__10_n_0\
    );
\data_out[31]_i_80__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \data_out[31]_i_85__10_n_0\,
      I1 => oversample_offset_L(6),
      I2 => oversample_offset_L(7),
      I3 => \clk_counter[8]_i_3__10_n_0\,
      O => \data_out[31]_i_80__10_n_0\
    );
\data_out[31]_i_81__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60090660"
    )
        port map (
      I0 => oversample_offset_L(7),
      I1 => \clk_counter[7]_i_2__10_n_0\,
      I2 => oversample_offset_L(6),
      I3 => \data_out[31]_i_85__10_n_0\,
      I4 => \clk_counter[6]_i_2__10_n_0\,
      O => \data_out[31]_i_81__10_n_0\
    );
\data_out[31]_i_82__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90060990"
    )
        port map (
      I0 => oversample_offset_L(5),
      I1 => \clk_counter[5]_i_2__10_n_0\,
      I2 => oversample_offset_L(4),
      I3 => \data_out[31]_i_106__10_n_0\,
      I4 => \clk_counter[4]_i_2__10_n_0\,
      O => \data_out[31]_i_82__9_n_0\
    );
\data_out[31]_i_83__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9090900609090990"
    )
        port map (
      I0 => oversample_offset_L(3),
      I1 => \MOSI_i_18__10_n_0\,
      I2 => oversample_offset_L(2),
      I3 => oversample_offset_L(0),
      I4 => oversample_offset_L(1),
      I5 => \data_out[31]_i_107__10_n_0\,
      O => \data_out[31]_i_83__10_n_0\
    );
\data_out[31]_i_84__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2814"
    )
        port map (
      I0 => oversample_offset_L(1),
      I1 => oversample_offset_L(0),
      I2 => \clk_counter_reg_n_0_[0]\,
      I3 => \clk_counter_reg_n_0_[1]\,
      O => \data_out[31]_i_84__9_n_0\
    );
\data_out[31]_i_85__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => oversample_offset_L(5),
      I1 => oversample_offset_L(3),
      I2 => oversample_offset_L(1),
      I3 => oversample_offset_L(0),
      I4 => oversample_offset_L(2),
      I5 => oversample_offset_L(4),
      O => \data_out[31]_i_85__10_n_0\
    );
\data_out[31]_i_86__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__9_n_5\,
      O => \data_out[31]_i_86__9_n_0\
    );
\data_out[31]_i_87__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__9_n_5\,
      O => \data_out[31]_i_87__10_n_0\
    );
\data_out[31]_i_88__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__9_n_5\,
      O => \data_out[31]_i_88__10_n_0\
    );
\data_out[31]_i_89__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__9_n_5\,
      O => \data_out[31]_i_89__10_n_0\
    );
\data_out[31]_i_8__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__10_n_14\,
      I1 => \data_out_reg[31]_i_6__9_n_13\,
      I2 => data_out2,
      I3 => \data_out_reg[31]_i_6__9_n_15\,
      I4 => \data_out_reg[31]_i_6__9_n_14\,
      I5 => data_out3,
      O => \data_out[31]_i_8__9_n_0\
    );
\data_out[31]_i_90__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__9_n_5\,
      O => \data_out[31]_i_90__10_n_0\
    );
\data_out[31]_i_91__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__9_n_5\,
      O => \data_out[31]_i_91__10_n_0\
    );
\data_out[31]_i_92__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__9_n_5\,
      O => \data_out[31]_i_92__10_n_0\
    );
\data_out[31]_i_93__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__9_n_5\,
      O => \data_out[31]_i_93__10_n_0\
    );
\data_out[31]_i_94__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__9_n_5\,
      O => \data_out[31]_i_94__10_n_0\
    );
\data_out[31]_i_95__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__9_n_5\,
      O => \data_out[31]_i_95__10_n_0\
    );
\data_out[31]_i_96__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__9_n_5\,
      O => \data_out[31]_i_96__10_n_0\
    );
\data_out[31]_i_97__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__9_n_5\,
      O => \data_out[31]_i_97__10_n_0\
    );
\data_out[31]_i_98__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__9_n_5\,
      O => \data_out[31]_i_98__10_n_0\
    );
\data_out[31]_i_99__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__9_n_5\,
      O => \data_out[31]_i_99__10_n_0\
    );
\data_out[31]_i_9__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \data_out[31]_i_36__10_n_0\,
      I1 => \data_out[31]_i_37__10_n_0\,
      I2 => \data_out[31]_i_38__10_n_0\,
      I3 => \data_out[31]_i_39__10_n_0\,
      I4 => \data_out[31]_i_40__10_n_0\,
      I5 => \data_out[31]_i_41__10_n_0\,
      O => \data_out[31]_i_9__10_n_0\
    );
\data_out_A_reg[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_out_A_reg[15]_i_3_n_0\,
      I1 => \^fsm_onehot_state_reg[1]_0\,
      O => \channel_reg[4]\
    );
\data_out_A_reg[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F88888888888F888"
    )
        port map (
      I0 => Q(1),
      I1 => rstn,
      I2 => \fifo_load_index[4]_i_5_n_0\,
      I3 => \^channel_reg[5]\,
      I4 => \^channel_reg[2]_1\,
      I5 => fifo_write_en_reg_0,
      O => \^fsm_onehot_state_reg[1]_0\
    );
\data_out_A_reg[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9FFFFFFFFFFFF"
    )
        port map (
      I0 => fifo_write_en_reg_0,
      I1 => \zcheck_dac_command_counter_reg[0]_1\,
      I2 => \zcheck_dac_command_counter_reg[0]_0\,
      I3 => \zcheck_dac_command_counter_reg[0]\,
      I4 => \^channel_reg[5]\,
      I5 => \fifo_load_index[4]_i_5_n_0\,
      O => \data_out_A_reg[15]_i_3_n_0\
    );
\data_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[16]_i_1__10_n_0\,
      Q => \^data_out_l\(0),
      R => SS(0)
    );
\data_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[17]_i_1__10_n_0\,
      Q => \^data_out_l\(1),
      R => SS(0)
    );
\data_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[18]_i_1__10_n_0\,
      Q => \^data_out_l\(2),
      R => SS(0)
    );
\data_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[19]_i_1__10_n_0\,
      Q => \^data_out_l\(3),
      R => SS(0)
    );
\data_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[20]_i_1__10_n_0\,
      Q => \^data_out_l\(4),
      R => SS(0)
    );
\data_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[21]_i_1__10_n_0\,
      Q => \^data_out_l\(5),
      R => SS(0)
    );
\data_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[22]_i_1__10_n_0\,
      Q => \^data_out_l\(6),
      R => SS(0)
    );
\data_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[23]_i_1__10_n_0\,
      Q => \^data_out_l\(7),
      R => SS(0)
    );
\data_out_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[24]_i_1__10_n_0\,
      Q => \^data_out_l\(8),
      R => SS(0)
    );
\data_out_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[25]_i_1__10_n_0\,
      Q => \^data_out_l\(9),
      R => SS(0)
    );
\data_out_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[26]_i_1__10_n_0\,
      Q => \^data_out_l\(10),
      R => SS(0)
    );
\data_out_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[27]_i_1__10_n_0\,
      Q => \^data_out_l\(11),
      R => SS(0)
    );
\data_out_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[28]_i_1__10_n_0\,
      Q => \^data_out_l\(12),
      R => SS(0)
    );
\data_out_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[29]_i_1__10_n_0\,
      Q => \^data_out_l\(13),
      R => SS(0)
    );
\data_out_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[30]_i_1__10_n_0\,
      Q => \^data_out_l\(14),
      R => SS(0)
    );
\data_out_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[31]_i_1__10_n_0\,
      Q => \^data_out_l\(15),
      R => SS(0)
    );
\data_out_reg[31]_i_27__9\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_6__9_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_data_out_reg[31]_i_27__9_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \data_out_reg[31]_i_27__9_n_5\,
      CO(1) => \NLW_data_out_reg[31]_i_27__9_CO_UNCONNECTED\(1),
      CO(0) => \data_out_reg[31]_i_27__9_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1) => \data_out[31]_i_42__9_n_0\,
      DI(0) => \data_out[31]_i_43__10_n_0\,
      O(7 downto 2) => \NLW_data_out_reg[31]_i_27__9_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => data_out10(6 downto 5),
      S(7 downto 2) => B"000001",
      S(1) => \data_out[31]_i_44__10_n_0\,
      S(0) => \data_out[31]_i_45__10_n_0\
    );
\data_out_reg[31]_i_34__9\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_data_out_reg[31]_i_34__9_CO_UNCONNECTED\(7 downto 5),
      CO(4) => data_out2,
      CO(3) => \data_out_reg[31]_i_34__9_n_4\,
      CO(2) => \data_out_reg[31]_i_34__9_n_5\,
      CO(1) => \data_out_reg[31]_i_34__9_n_6\,
      CO(0) => \data_out_reg[31]_i_34__9_n_7\,
      DI(7 downto 5) => B"000",
      DI(4) => \data_out[31]_i_46__10_n_0\,
      DI(3) => \data_out[31]_i_47__10_n_0\,
      DI(2) => \data_out[31]_i_48__10_n_0\,
      DI(1) => \data_out[31]_i_49__10_n_0\,
      DI(0) => \data_out[31]_i_50__10_n_0\,
      O(7 downto 0) => \NLW_data_out_reg[31]_i_34__9_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => \data_out[31]_i_51__10_n_0\,
      S(3) => \data_out[31]_i_52__10_n_0\,
      S(2) => \data_out[31]_i_53__10_n_0\,
      S(1) => \data_out[31]_i_54__10_n_0\,
      S(0) => \data_out[31]_i_55__10_n_0\
    );
\data_out_reg[31]_i_35__9\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_56__9_n_0\,
      CI_TOP => '0',
      CO(7) => data_out3,
      CO(6) => \data_out_reg[31]_i_35__9_n_1\,
      CO(5) => \data_out_reg[31]_i_35__9_n_2\,
      CO(4) => \data_out_reg[31]_i_35__9_n_3\,
      CO(3) => \data_out_reg[31]_i_35__9_n_4\,
      CO(2) => \data_out_reg[31]_i_35__9_n_5\,
      CO(1) => \data_out_reg[31]_i_35__9_n_6\,
      CO(0) => \data_out_reg[31]_i_35__9_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_data_out_reg[31]_i_35__9_O_UNCONNECTED\(7 downto 0),
      S(7) => \data_out[31]_i_57__10_n_0\,
      S(6) => \data_out[31]_i_58__10_n_0\,
      S(5) => \data_out[31]_i_59__10_n_0\,
      S(4) => \data_out[31]_i_60__9_n_0\,
      S(3) => \data_out[31]_i_61__10_n_0\,
      S(2) => \data_out[31]_i_62__10_n_0\,
      S(1) => \data_out[31]_i_63__10_n_0\,
      S(0) => \data_out[31]_i_64__10_n_0\
    );
\data_out_reg[31]_i_56__9\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_56__9_n_0\,
      CO(6) => \data_out_reg[31]_i_56__9_n_1\,
      CO(5) => \data_out_reg[31]_i_56__9_n_2\,
      CO(4) => \data_out_reg[31]_i_56__9_n_3\,
      CO(3) => \data_out_reg[31]_i_56__9_n_4\,
      CO(2) => \data_out_reg[31]_i_56__9_n_5\,
      CO(1) => \data_out_reg[31]_i_56__9_n_6\,
      CO(0) => \data_out_reg[31]_i_56__9_n_7\,
      DI(7 downto 5) => B"000",
      DI(4) => \data_out[31]_i_72__10_n_0\,
      DI(3) => \data_out[31]_i_73__10_n_0\,
      DI(2) => \data_out[31]_i_74__10_n_0\,
      DI(1) => \data_out[31]_i_75__10_n_0\,
      DI(0) => \data_out[31]_i_76__9_n_0\,
      O(7 downto 0) => \NLW_data_out_reg[31]_i_56__9_O_UNCONNECTED\(7 downto 0),
      S(7) => \data_out[31]_i_77__10_n_0\,
      S(6) => \data_out[31]_i_78__10_n_0\,
      S(5) => \data_out[31]_i_79__10_n_0\,
      S(4) => \data_out[31]_i_80__10_n_0\,
      S(3) => \data_out[31]_i_81__10_n_0\,
      S(2) => \data_out[31]_i_82__9_n_0\,
      S(1) => \data_out[31]_i_83__10_n_0\,
      S(0) => \data_out[31]_i_84__9_n_0\
    );
\data_out_reg[31]_i_65__10\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_7__10_n_0\,
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_65__10_n_0\,
      CO(6) => \data_out_reg[31]_i_65__10_n_1\,
      CO(5) => \data_out_reg[31]_i_65__10_n_2\,
      CO(4) => \data_out_reg[31]_i_65__10_n_3\,
      CO(3) => \data_out_reg[31]_i_65__10_n_4\,
      CO(2) => \data_out_reg[31]_i_65__10_n_5\,
      CO(1) => \data_out_reg[31]_i_65__10_n_6\,
      CO(0) => \data_out_reg[31]_i_65__10_n_7\,
      DI(7) => \data_out[31]_i_86__9_n_0\,
      DI(6) => \data_out[31]_i_87__10_n_0\,
      DI(5) => \data_out[31]_i_88__10_n_0\,
      DI(4) => \data_out[31]_i_89__10_n_0\,
      DI(3) => \data_out[31]_i_90__10_n_0\,
      DI(2) => \data_out[31]_i_91__10_n_0\,
      DI(1) => \data_out[31]_i_92__10_n_0\,
      DI(0) => \data_out[31]_i_93__10_n_0\,
      O(7) => \data_out_reg[31]_i_65__10_n_8\,
      O(6) => \data_out_reg[31]_i_65__10_n_9\,
      O(5) => \data_out_reg[31]_i_65__10_n_10\,
      O(4) => \data_out_reg[31]_i_65__10_n_11\,
      O(3) => \data_out_reg[31]_i_65__10_n_12\,
      O(2) => \data_out_reg[31]_i_65__10_n_13\,
      O(1) => \data_out_reg[31]_i_65__10_n_14\,
      O(0) => \data_out_reg[31]_i_65__10_n_15\,
      S(7) => \data_out_reg[31]_i_27__9_n_5\,
      S(6) => \data_out_reg[31]_i_27__9_n_5\,
      S(5) => \data_out_reg[31]_i_27__9_n_5\,
      S(4) => \data_out_reg[31]_i_27__9_n_5\,
      S(3) => \data_out_reg[31]_i_27__9_n_5\,
      S(2) => \data_out_reg[31]_i_27__9_n_5\,
      S(1) => \data_out_reg[31]_i_27__9_n_5\,
      S(0) => \data_out_reg[31]_i_27__9_n_5\
    );
\data_out_reg[31]_i_66__10\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_65__10_n_0\,
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_66__10_n_0\,
      CO(6) => \data_out_reg[31]_i_66__10_n_1\,
      CO(5) => \data_out_reg[31]_i_66__10_n_2\,
      CO(4) => \data_out_reg[31]_i_66__10_n_3\,
      CO(3) => \data_out_reg[31]_i_66__10_n_4\,
      CO(2) => \data_out_reg[31]_i_66__10_n_5\,
      CO(1) => \data_out_reg[31]_i_66__10_n_6\,
      CO(0) => \data_out_reg[31]_i_66__10_n_7\,
      DI(7) => \data_out[31]_i_94__10_n_0\,
      DI(6) => \data_out[31]_i_95__10_n_0\,
      DI(5) => \data_out[31]_i_96__10_n_0\,
      DI(4) => \data_out[31]_i_97__10_n_0\,
      DI(3) => \data_out[31]_i_98__10_n_0\,
      DI(2) => \data_out[31]_i_99__10_n_0\,
      DI(1) => \data_out[31]_i_100__10_n_0\,
      DI(0) => \data_out[31]_i_101__10_n_0\,
      O(7) => \data_out_reg[31]_i_66__10_n_8\,
      O(6) => \data_out_reg[31]_i_66__10_n_9\,
      O(5) => \data_out_reg[31]_i_66__10_n_10\,
      O(4) => \data_out_reg[31]_i_66__10_n_11\,
      O(3) => \data_out_reg[31]_i_66__10_n_12\,
      O(2) => \data_out_reg[31]_i_66__10_n_13\,
      O(1) => \data_out_reg[31]_i_66__10_n_14\,
      O(0) => \data_out_reg[31]_i_66__10_n_15\,
      S(7) => \data_out_reg[31]_i_27__9_n_5\,
      S(6) => \data_out_reg[31]_i_27__9_n_5\,
      S(5) => \data_out_reg[31]_i_27__9_n_5\,
      S(4) => \data_out_reg[31]_i_27__9_n_5\,
      S(3) => \data_out_reg[31]_i_27__9_n_5\,
      S(2) => \data_out_reg[31]_i_27__9_n_5\,
      S(1) => \data_out_reg[31]_i_27__9_n_5\,
      S(0) => \data_out_reg[31]_i_27__9_n_5\
    );
\data_out_reg[31]_i_67__10\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_66__10_n_0\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_data_out_reg[31]_i_67__10_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \data_out_reg[31]_i_67__10_n_3\,
      CO(3) => \NLW_data_out_reg[31]_i_67__10_CO_UNCONNECTED\(3),
      CO(2) => \data_out_reg[31]_i_67__10_n_5\,
      CO(1) => \data_out_reg[31]_i_67__10_n_6\,
      CO(0) => \data_out_reg[31]_i_67__10_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => data_out10(28),
      DI(2) => \data_out[31]_i_103__10_n_0\,
      DI(1) => \data_out[31]_i_104__10_n_0\,
      DI(0) => \data_out[31]_i_105__10_n_0\,
      O(7 downto 4) => \NLW_data_out_reg[31]_i_67__10_O_UNCONNECTED\(7 downto 4),
      O(3) => \data_out_reg[31]_i_67__10_n_12\,
      O(2) => \data_out_reg[31]_i_67__10_n_13\,
      O(1) => \data_out_reg[31]_i_67__10_n_14\,
      O(0) => \data_out_reg[31]_i_67__10_n_15\,
      S(7 downto 4) => B"0001",
      S(3) => \data_out_reg[31]_i_27__9_n_5\,
      S(2) => \data_out_reg[31]_i_27__9_n_5\,
      S(1) => \data_out_reg[31]_i_27__9_n_5\,
      S(0) => \data_out_reg[31]_i_27__9_n_5\
    );
\data_out_reg[31]_i_6__9\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_6__9_n_0\,
      CO(6) => \data_out_reg[31]_i_6__9_n_1\,
      CO(5) => \data_out_reg[31]_i_6__9_n_2\,
      CO(4) => \data_out_reg[31]_i_6__9_n_3\,
      CO(3) => \data_out_reg[31]_i_6__9_n_4\,
      CO(2) => \data_out_reg[31]_i_6__9_n_5\,
      CO(1) => \data_out_reg[31]_i_6__9_n_6\,
      CO(0) => \data_out_reg[31]_i_6__9_n_7\,
      DI(7) => \data_out[31]_i_10__9_n_0\,
      DI(6) => \data_out[31]_i_11__9_n_0\,
      DI(5) => \data_out[31]_i_12__10_n_0\,
      DI(4) => \data_out[31]_i_13__10_n_0\,
      DI(3) => oversample_offset_L(2),
      DI(2) => \data_out[31]_i_14__9_n_0\,
      DI(1) => \data_out[31]_i_15__10_n_0\,
      DI(0) => \data_out[31]_i_16__10_n_0\,
      O(7 downto 3) => data_out10(4 downto 0),
      O(2) => \data_out_reg[31]_i_6__9_n_13\,
      O(1) => \data_out_reg[31]_i_6__9_n_14\,
      O(0) => \data_out_reg[31]_i_6__9_n_15\,
      S(7) => \data_out[31]_i_17__10_n_0\,
      S(6) => \data_out[31]_i_18__10_n_0\,
      S(5) => \data_out[31]_i_19__10_n_0\,
      S(4) => \data_out[31]_i_20__10_n_0\,
      S(3) => \data_out[31]_i_21__10_n_0\,
      S(2) => \data_out[31]_i_22__10_n_0\,
      S(1) => \data_out[31]_i_23__9_n_0\,
      S(0) => \data_out[31]_i_24__10_n_0\
    );
\data_out_reg[31]_i_7__10\: unisim.vcomponents.CARRY8
     port map (
      CI => data_out10(0),
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_7__10_n_0\,
      CO(6) => \data_out_reg[31]_i_7__10_n_1\,
      CO(5) => \data_out_reg[31]_i_7__10_n_2\,
      CO(4) => \data_out_reg[31]_i_7__10_n_3\,
      CO(3) => \data_out_reg[31]_i_7__10_n_4\,
      CO(2) => \data_out_reg[31]_i_7__10_n_5\,
      CO(1) => \data_out_reg[31]_i_7__10_n_6\,
      CO(0) => \data_out_reg[31]_i_7__10_n_7\,
      DI(7) => \data_out[31]_i_25__10_n_0\,
      DI(6) => \data_out[31]_i_26__10_n_0\,
      DI(5 downto 0) => data_out10(6 downto 1),
      O(7) => \data_out_reg[31]_i_7__10_n_8\,
      O(6) => \data_out_reg[31]_i_7__10_n_9\,
      O(5) => \data_out_reg[31]_i_7__10_n_10\,
      O(4) => \data_out_reg[31]_i_7__10_n_11\,
      O(3) => \data_out_reg[31]_i_7__10_n_12\,
      O(2) => \data_out_reg[31]_i_7__10_n_13\,
      O(1) => \data_out_reg[31]_i_7__10_n_14\,
      O(0) => \data_out_reg[31]_i_7__10_n_15\,
      S(7) => \data_out_reg[31]_i_27__9_n_5\,
      S(6) => \data_out_reg[31]_i_27__9_n_5\,
      S(5) => \data_out[31]_i_28__10_n_0\,
      S(4) => \data_out[31]_i_29__10_n_0\,
      S(3) => \data_out[31]_i_30__10_n_0\,
      S(2) => \data_out[31]_i_31__10_n_0\,
      S(1) => \data_out[31]_i_32__10_n_0\,
      S(0) => \data_out[31]_i_33__9_n_0\
    );
\done_cs_hold_counter[0]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \done_cs_hold_counter[3]_i_2__10_n_0\,
      I1 => \done_cs_hold_counter_reg_n_0_[0]\,
      O => \done_cs_hold_counter[0]_i_1__10_n_0\
    );
\done_cs_hold_counter[1]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \done_cs_hold_counter[3]_i_2__10_n_0\,
      I1 => \done_cs_hold_counter_reg_n_0_[1]\,
      I2 => \done_cs_hold_counter_reg_n_0_[0]\,
      O => \done_cs_hold_counter[1]_i_1__10_n_0\
    );
\done_cs_hold_counter[2]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A802"
    )
        port map (
      I0 => \done_cs_hold_counter[3]_i_2__10_n_0\,
      I1 => \done_cs_hold_counter_reg_n_0_[0]\,
      I2 => \done_cs_hold_counter_reg_n_0_[1]\,
      I3 => \done_cs_hold_counter_reg_n_0_[2]\,
      O => \done_cs_hold_counter[2]_i_1__10_n_0\
    );
\done_cs_hold_counter[3]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80002"
    )
        port map (
      I0 => \done_cs_hold_counter[3]_i_2__10_n_0\,
      I1 => \done_cs_hold_counter_reg_n_0_[2]\,
      I2 => \done_cs_hold_counter_reg_n_0_[1]\,
      I3 => \done_cs_hold_counter_reg_n_0_[0]\,
      I4 => \done_cs_hold_counter_reg_n_0_[3]\,
      O => \done_cs_hold_counter[3]_i_1__10_n_0\
    );
\done_cs_hold_counter[3]_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02020200"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \FSM_sequential_state[2]_i_3__10_n_0\,
      I4 => \done_cs_hold_counter_reg_n_0_[6]\,
      O => \done_cs_hold_counter[3]_i_2__10_n_0\
    );
\done_cs_hold_counter[4]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF0001FFFF"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[3]\,
      I1 => \done_cs_hold_counter_reg_n_0_[0]\,
      I2 => \done_cs_hold_counter_reg_n_0_[1]\,
      I3 => \done_cs_hold_counter_reg_n_0_[2]\,
      I4 => \state__0\(2),
      I5 => \done_cs_hold_counter_reg_n_0_[4]\,
      O => \done_cs_hold_counter[4]_i_1__10_n_0\
    );
\done_cs_hold_counter[5]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C008"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[6]\,
      I1 => \state__0\(2),
      I2 => \done_cs_hold_counter[5]_i_2__10_n_0\,
      I3 => \done_cs_hold_counter_reg_n_0_[5]\,
      O => \done_cs_hold_counter[5]_i_1__10_n_0\
    );
\done_cs_hold_counter[5]_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[4]\,
      I1 => \done_cs_hold_counter_reg_n_0_[2]\,
      I2 => \done_cs_hold_counter_reg_n_0_[1]\,
      I3 => \done_cs_hold_counter_reg_n_0_[0]\,
      I4 => \done_cs_hold_counter_reg_n_0_[3]\,
      O => \done_cs_hold_counter[5]_i_2__10_n_0\
    );
\done_cs_hold_counter[6]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      O => \done_cs_hold_counter[6]_i_1__9_n_0\
    );
\done_cs_hold_counter[6]_i_2__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \FSM_sequential_state[2]_i_3__10_n_0\,
      I2 => \done_cs_hold_counter_reg_n_0_[6]\,
      O => \done_cs_hold_counter[6]_i_2__9_n_0\
    );
\done_cs_hold_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \done_cs_hold_counter[6]_i_1__9_n_0\,
      D => \done_cs_hold_counter[0]_i_1__10_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[0]\,
      R => SS(0)
    );
\done_cs_hold_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \done_cs_hold_counter[6]_i_1__9_n_0\,
      D => \done_cs_hold_counter[1]_i_1__10_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[1]\,
      R => SS(0)
    );
\done_cs_hold_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \done_cs_hold_counter[6]_i_1__9_n_0\,
      D => \done_cs_hold_counter[2]_i_1__10_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[2]\,
      R => SS(0)
    );
\done_cs_hold_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \done_cs_hold_counter[6]_i_1__9_n_0\,
      D => \done_cs_hold_counter[3]_i_1__10_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[3]\,
      R => SS(0)
    );
\done_cs_hold_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \done_cs_hold_counter[6]_i_1__9_n_0\,
      D => \done_cs_hold_counter[4]_i_1__10_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[4]\,
      S => SS(0)
    );
\done_cs_hold_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \done_cs_hold_counter[6]_i_1__9_n_0\,
      D => \done_cs_hold_counter[5]_i_1__10_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[5]\,
      R => SS(0)
    );
\done_cs_hold_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \done_cs_hold_counter[6]_i_1__9_n_0\,
      D => \done_cs_hold_counter[6]_i_2__9_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[6]\,
      R => SS(0)
    );
\fifo_data_in[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_out_l\(0),
      I1 => data_out_K(0),
      I2 => zcheck_global_channel(1),
      I3 => data_out_J(0),
      I4 => zcheck_global_channel(0),
      I5 => data_out_I(0),
      O => \data_out_reg[16]_0\
    );
\fifo_data_in[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_out_l\(10),
      I1 => data_out_K(10),
      I2 => zcheck_global_channel(1),
      I3 => data_out_J(10),
      I4 => zcheck_global_channel(0),
      I5 => data_out_I(10),
      O => \data_out_reg[26]_0\
    );
\fifo_data_in[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_out_l\(11),
      I1 => data_out_K(11),
      I2 => zcheck_global_channel(1),
      I3 => data_out_J(11),
      I4 => zcheck_global_channel(0),
      I5 => data_out_I(11),
      O => \data_out_reg[27]_0\
    );
\fifo_data_in[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_out_l\(12),
      I1 => data_out_K(12),
      I2 => zcheck_global_channel(1),
      I3 => data_out_J(12),
      I4 => zcheck_global_channel(0),
      I5 => data_out_I(12),
      O => \data_out_reg[28]_0\
    );
\fifo_data_in[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_out_l\(13),
      I1 => data_out_K(13),
      I2 => zcheck_global_channel(1),
      I3 => data_out_J(13),
      I4 => zcheck_global_channel(0),
      I5 => data_out_I(13),
      O => \data_out_reg[29]_0\
    );
\fifo_data_in[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_out_l\(14),
      I1 => data_out_K(14),
      I2 => zcheck_global_channel(1),
      I3 => data_out_J(14),
      I4 => zcheck_global_channel(0),
      I5 => data_out_I(14),
      O => \data_out_reg[30]_0\
    );
\fifo_data_in[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \FSM_onehot_state[17]_i_6_n_0\,
      I1 => \zcheck_dac_command_counter_reg[0]_1\,
      I2 => \zcheck_dac_command_counter_reg[0]\,
      I3 => \zcheck_dac_command_counter_reg[0]_0\,
      I4 => \zcheck_dac_command_counter_reg[0]_2\,
      I5 => \^channel_reg[7]_1\,
      O => \^channel_reg[2]\
    );
\fifo_data_in[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_out_l\(15),
      I1 => data_out_K(15),
      I2 => zcheck_global_channel(1),
      I3 => data_out_J(15),
      I4 => zcheck_global_channel(0),
      I5 => data_out_I(15),
      O => \data_out_reg[31]_0\
    );
\fifo_data_in[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_out_l\(1),
      I1 => data_out_K(1),
      I2 => zcheck_global_channel(1),
      I3 => data_out_J(1),
      I4 => zcheck_global_channel(0),
      I5 => data_out_I(1),
      O => \data_out_reg[17]_0\
    );
\fifo_data_in[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_out_l\(2),
      I1 => data_out_K(2),
      I2 => zcheck_global_channel(1),
      I3 => data_out_J(2),
      I4 => zcheck_global_channel(0),
      I5 => data_out_I(2),
      O => \data_out_reg[18]_0\
    );
\fifo_data_in[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_out_l\(3),
      I1 => data_out_K(3),
      I2 => zcheck_global_channel(1),
      I3 => data_out_J(3),
      I4 => zcheck_global_channel(0),
      I5 => data_out_I(3),
      O => \data_out_reg[19]_0\
    );
\fifo_data_in[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_out_l\(4),
      I1 => data_out_K(4),
      I2 => zcheck_global_channel(1),
      I3 => data_out_J(4),
      I4 => zcheck_global_channel(0),
      I5 => data_out_I(4),
      O => \data_out_reg[20]_0\
    );
\fifo_data_in[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_out_l\(5),
      I1 => data_out_K(5),
      I2 => zcheck_global_channel(1),
      I3 => data_out_J(5),
      I4 => zcheck_global_channel(0),
      I5 => data_out_I(5),
      O => \data_out_reg[21]_0\
    );
\fifo_data_in[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_out_l\(6),
      I1 => data_out_K(6),
      I2 => zcheck_global_channel(1),
      I3 => data_out_J(6),
      I4 => zcheck_global_channel(0),
      I5 => data_out_I(6),
      O => \data_out_reg[22]_0\
    );
\fifo_data_in[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_out_l\(7),
      I1 => data_out_K(7),
      I2 => zcheck_global_channel(1),
      I3 => data_out_J(7),
      I4 => zcheck_global_channel(0),
      I5 => data_out_I(7),
      O => \data_out_reg[23]_0\
    );
\fifo_data_in[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_out_l\(8),
      I1 => data_out_K(8),
      I2 => zcheck_global_channel(1),
      I3 => data_out_J(8),
      I4 => zcheck_global_channel(0),
      I5 => data_out_I(8),
      O => \data_out_reg[24]_0\
    );
\fifo_data_in[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_out_l\(9),
      I1 => data_out_K(9),
      I2 => zcheck_global_channel(1),
      I3 => data_out_J(9),
      I4 => zcheck_global_channel(0),
      I5 => data_out_I(9),
      O => \data_out_reg[25]_0\
    );
\fifo_load_index[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF0F8F0"
    )
        port map (
      I0 => Q(4),
      I1 => \^channel_reg[2]_2\,
      I2 => \fifo_load_index[4]_i_5_n_0\,
      I3 => rstn,
      I4 => Q(1),
      I5 => fifo_write_en_reg,
      O => \FSM_onehot_state_reg[5]_0\
    );
\fifo_load_index[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF0F8F0"
    )
        port map (
      I0 => Q(4),
      I1 => \^channel_reg[2]_2\,
      I2 => \fifo_load_index[4]_i_5_n_0\,
      I3 => rstn,
      I4 => Q(1),
      O => \FSM_onehot_state_reg[5]\
    );
\fifo_load_index[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001FE0000"
    )
        port map (
      I0 => \zcheck_dac_command_counter_reg[0]_1\,
      I1 => \zcheck_dac_command_counter_reg[0]_0\,
      I2 => \^channel_reg[0]\,
      I3 => fifo_write_en_reg_0,
      I4 => \^channel_reg[5]\,
      I5 => fifo_write_en_reg_1,
      O => \^channel_reg[2]_2\
    );
\fifo_load_index[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => Q(4),
      I1 => rstn,
      I2 => \channel[7]_i_7_n_0\,
      O => \fifo_load_index[4]_i_5_n_0\
    );
fifo_write_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEAAEAAAA"
    )
        port map (
      I0 => \^channel_reg[2]\,
      I1 => fifo_write_en_reg,
      I2 => \^channel_reg[2]_0\,
      I3 => fifo_write_en_reg_0,
      I4 => \^channel_reg[5]\,
      I5 => fifo_write_en_reg_1,
      O => fifo_write_en
    );
fifo_write_en_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0111"
    )
        port map (
      I0 => \zcheck_dac_command_counter_reg[0]_1\,
      I1 => \zcheck_dac_command_counter_reg[0]_0\,
      I2 => \zcheck_dac_command_counter_reg[0]\,
      I3 => \zcheck_dac_command_counter_reg[0]_2\,
      O => \^channel_reg[2]_0\
    );
\padding_counter[0]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \padding_counter[4]_i_2__9_n_0\,
      I1 => \padding_counter_reg_n_0_[0]\,
      O => \padding_counter[0]_i_1__10_n_0\
    );
\padding_counter[1]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \padding_counter[4]_i_2__9_n_0\,
      I1 => \padding_counter_reg_n_0_[1]\,
      I2 => \padding_counter_reg_n_0_[0]\,
      O => \padding_counter[1]_i_1__10_n_0\
    );
\padding_counter[2]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A802"
    )
        port map (
      I0 => \padding_counter[4]_i_2__9_n_0\,
      I1 => \padding_counter_reg_n_0_[0]\,
      I2 => \padding_counter_reg_n_0_[1]\,
      I3 => \padding_counter_reg_n_0_[2]\,
      O => \padding_counter[2]_i_1__10_n_0\
    );
\padding_counter[3]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDDDD7"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \padding_counter_reg_n_0_[3]\,
      I2 => \padding_counter_reg_n_0_[0]\,
      I3 => \padding_counter_reg_n_0_[1]\,
      I4 => \padding_counter_reg_n_0_[2]\,
      O => \padding_counter[3]_i_1__10_n_0\
    );
\padding_counter[4]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000002"
    )
        port map (
      I0 => \padding_counter[4]_i_2__9_n_0\,
      I1 => \padding_counter_reg_n_0_[3]\,
      I2 => \padding_counter_reg_n_0_[0]\,
      I3 => \padding_counter_reg_n_0_[1]\,
      I4 => \padding_counter_reg_n_0_[2]\,
      I5 => \padding_counter_reg_n_0_[4]\,
      O => \padding_counter[4]_i_1__10_n_0\
    );
\padding_counter[4]_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \padding_counter_reg_n_0_[6]\,
      I2 => \FSM_sequential_state[1]_i_2__9_n_0\,
      I3 => \state__0\(0),
      O => \padding_counter[4]_i_2__9_n_0\
    );
\padding_counter[5]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A008"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \padding_counter_reg_n_0_[6]\,
      I2 => \padding_counter[5]_i_2__10_n_0\,
      I3 => \padding_counter_reg_n_0_[5]\,
      O => \padding_counter[5]_i_1__10_n_0\
    );
\padding_counter[5]_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \padding_counter_reg_n_0_[4]\,
      I1 => \padding_counter_reg_n_0_[2]\,
      I2 => \padding_counter_reg_n_0_[1]\,
      I3 => \padding_counter_reg_n_0_[0]\,
      I4 => \padding_counter_reg_n_0_[3]\,
      O => \padding_counter[5]_i_2__10_n_0\
    );
\padding_counter[6]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      O => \padding_counter[6]_i_1__9_n_0\
    );
\padding_counter[6]_i_2__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \FSM_sequential_state[1]_i_2__9_n_0\,
      I2 => \padding_counter_reg_n_0_[6]\,
      O => \padding_counter[6]_i_2__9_n_0\
    );
\padding_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__9_n_0\,
      D => \padding_counter[0]_i_1__10_n_0\,
      Q => \padding_counter_reg_n_0_[0]\,
      R => SS(0)
    );
\padding_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__9_n_0\,
      D => \padding_counter[1]_i_1__10_n_0\,
      Q => \padding_counter_reg_n_0_[1]\,
      R => SS(0)
    );
\padding_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__9_n_0\,
      D => \padding_counter[2]_i_1__10_n_0\,
      Q => \padding_counter_reg_n_0_[2]\,
      R => SS(0)
    );
\padding_counter_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__9_n_0\,
      D => \padding_counter[3]_i_1__10_n_0\,
      Q => \padding_counter_reg_n_0_[3]\,
      S => SS(0)
    );
\padding_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__9_n_0\,
      D => \padding_counter[4]_i_1__10_n_0\,
      Q => \padding_counter_reg_n_0_[4]\,
      R => SS(0)
    );
\padding_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__9_n_0\,
      D => \padding_counter[5]_i_1__10_n_0\,
      Q => \padding_counter_reg_n_0_[5]\,
      R => SS(0)
    );
\padding_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__9_n_0\,
      D => \padding_counter[6]_i_2__9_n_0\,
      Q => \padding_counter_reg_n_0_[6]\,
      R => SS(0)
    );
\stim_waveform_data_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => Q(4),
      I1 => rstn,
      I2 => \stim_waveform_data_out[1]_i_3_n_0\,
      O => E(0)
    );
\stim_waveform_data_out[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \channel[7]_i_7_n_0\,
      I1 => \^channel_reg[7]\,
      O => \stim_waveform_data_out[1]_i_3_n_0\
    );
\zcheck_cycle_counter[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => Q(1),
      I1 => rstn,
      I2 => \FSM_onehot_state[17]_i_6_n_0\,
      O => \FSM_onehot_state_reg[1]_1\(0)
    );
\zcheck_dac_command_counter[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \zcheck_dac_command_counter_reg[0]\,
      I1 => \zcheck_dac_command_counter_reg[0]_0\,
      I2 => \zcheck_dac_command_counter_reg[0]_1\,
      I3 => \zcheck_dac_command_counter_reg[0]_2\,
      I4 => \^channel_reg[7]_1\,
      I5 => \zcheck_dac_command_counter[4]_i_4_n_0\,
      O => \channel_reg[1]\(0)
    );
\zcheck_dac_command_counter[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \zcheck_dac_command_counter_reg[0]_3\,
      I1 => \zcheck_dac_command_counter_reg[0]_4\,
      I2 => \zcheck_dac_command_counter_reg[0]_5\,
      I3 => fifo_write_en_reg_0,
      O => \^channel_reg[7]_1\
    );
\zcheck_dac_command_counter[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state[17]_i_6_n_0\,
      I1 => rstn,
      O => \zcheck_dac_command_counter[4]_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cable_delay_tester_rhs_256_0_0_rhs_spi_master_11 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_state_reg[5]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[1]_0\ : out STD_LOGIC;
    data_out_M : out STD_LOGIC_VECTOR ( 15 downto 0 );
    MOSI_M : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rstn : in STD_LOGIC;
    \fifo_data_in_reg[0]\ : in STD_LOGIC;
    zcheck_global_channel : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_data_in_reg[0]_0\ : in STD_LOGIC;
    \FSM_onehot_state_reg[14]\ : in STD_LOGIC;
    \FSM_onehot_state_reg[14]_0\ : in STD_LOGIC;
    \FSM_onehot_state_reg[14]_1\ : in STD_LOGIC;
    \FSM_onehot_state_reg[14]_2\ : in STD_LOGIC;
    oversample_offset_M : in STD_LOGIC_VECTOR ( 7 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    MOSI_reg_0 : in STD_LOGIC_VECTOR ( 22 downto 0 );
    \MOSI_reg_i_9__10_0\ : in STD_LOGIC;
    \MOSI_reg_i_7__10_0\ : in STD_LOGIC;
    \MOSI_reg_i_7__10_1\ : in STD_LOGIC;
    \MOSI_reg_i_7__10_2\ : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_0\ : in STD_LOGIC;
    MISO_M : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cable_delay_tester_rhs_256_0_0_rhs_spi_master_11 : entity is "rhs_spi_master";
end cable_delay_tester_rhs_256_0_0_rhs_spi_master_11;

architecture STRUCTURE of cable_delay_tester_rhs_256_0_0_rhs_spi_master_11 is
  signal \FSM_onehot_state[14]_i_2_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_state_reg[5]\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_2__11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_3__11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_4__11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_1__11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_2__10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_1__11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_3__11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_4__11_n_0\ : STD_LOGIC;
  signal \^mosi_m\ : STD_LOGIC;
  signal \MOSI_i_10__11_n_0\ : STD_LOGIC;
  signal \MOSI_i_11__11_n_0\ : STD_LOGIC;
  signal \MOSI_i_12__11_n_0\ : STD_LOGIC;
  signal \MOSI_i_13__11_n_0\ : STD_LOGIC;
  signal \MOSI_i_14__11_n_0\ : STD_LOGIC;
  signal \MOSI_i_15__11_n_0\ : STD_LOGIC;
  signal \MOSI_i_16__11_n_0\ : STD_LOGIC;
  signal \MOSI_i_17__11_n_0\ : STD_LOGIC;
  signal \MOSI_i_18__11_n_0\ : STD_LOGIC;
  signal \MOSI_i_19__11_n_0\ : STD_LOGIC;
  signal \MOSI_i_1__11_n_0\ : STD_LOGIC;
  signal \MOSI_i_2__11_n_0\ : STD_LOGIC;
  signal \MOSI_i_3__11_n_0\ : STD_LOGIC;
  signal \MOSI_i_4__11_n_0\ : STD_LOGIC;
  signal \MOSI_i_5__11_n_0\ : STD_LOGIC;
  signal \MOSI_i_6__11_n_0\ : STD_LOGIC;
  signal \MOSI_reg_i_7__10_n_0\ : STD_LOGIC;
  signal \MOSI_reg_i_8__10_n_0\ : STD_LOGIC;
  signal \MOSI_reg_i_9__10_n_0\ : STD_LOGIC;
  signal clk_counter : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \clk_counter[0]_i_1__11_n_0\ : STD_LOGIC;
  signal \clk_counter[1]_i_1__11_n_0\ : STD_LOGIC;
  signal \clk_counter[2]_i_1__11_n_0\ : STD_LOGIC;
  signal \clk_counter[3]_i_1__11_n_0\ : STD_LOGIC;
  signal \clk_counter[4]_i_1__11_n_0\ : STD_LOGIC;
  signal \clk_counter[4]_i_2__11_n_0\ : STD_LOGIC;
  signal \clk_counter[5]_i_1__11_n_0\ : STD_LOGIC;
  signal \clk_counter[5]_i_2__11_n_0\ : STD_LOGIC;
  signal \clk_counter[6]_i_2__11_n_0\ : STD_LOGIC;
  signal \clk_counter[6]_i_3__10_n_0\ : STD_LOGIC;
  signal \clk_counter[7]_i_1__11_n_0\ : STD_LOGIC;
  signal \clk_counter[7]_i_2__11_n_0\ : STD_LOGIC;
  signal \clk_counter[8]_i_1__11_n_0\ : STD_LOGIC;
  signal \clk_counter[8]_i_2__11_n_0\ : STD_LOGIC;
  signal \clk_counter[8]_i_3__11_n_0\ : STD_LOGIC;
  signal \clk_counter[8]_i_4__10_n_0\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[8]\ : STD_LOGIC;
  signal data_out10 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal data_out1_in : STD_LOGIC_VECTOR ( 31 to 31 );
  signal data_out2 : STD_LOGIC;
  signal data_out3 : STD_LOGIC;
  signal \data_out[16]_i_1__11_n_0\ : STD_LOGIC;
  signal \data_out[17]_i_1__11_n_0\ : STD_LOGIC;
  signal \data_out[18]_i_1__11_n_0\ : STD_LOGIC;
  signal \data_out[19]_i_1__11_n_0\ : STD_LOGIC;
  signal \data_out[20]_i_1__11_n_0\ : STD_LOGIC;
  signal \data_out[21]_i_1__11_n_0\ : STD_LOGIC;
  signal \data_out[22]_i_1__11_n_0\ : STD_LOGIC;
  signal \data_out[23]_i_1__11_n_0\ : STD_LOGIC;
  signal \data_out[23]_i_2__11_n_0\ : STD_LOGIC;
  signal \data_out[24]_i_1__11_n_0\ : STD_LOGIC;
  signal \data_out[24]_i_2__11_n_0\ : STD_LOGIC;
  signal \data_out[25]_i_1__11_n_0\ : STD_LOGIC;
  signal \data_out[25]_i_2__11_n_0\ : STD_LOGIC;
  signal \data_out[26]_i_1__11_n_0\ : STD_LOGIC;
  signal \data_out[26]_i_2__11_n_0\ : STD_LOGIC;
  signal \data_out[27]_i_1__11_n_0\ : STD_LOGIC;
  signal \data_out[27]_i_2__11_n_0\ : STD_LOGIC;
  signal \data_out[27]_i_3__11_n_0\ : STD_LOGIC;
  signal \data_out[28]_i_1__11_n_0\ : STD_LOGIC;
  signal \data_out[28]_i_2__11_n_0\ : STD_LOGIC;
  signal \data_out[29]_i_1__11_n_0\ : STD_LOGIC;
  signal \data_out[29]_i_2__11_n_0\ : STD_LOGIC;
  signal \data_out[30]_i_1__11_n_0\ : STD_LOGIC;
  signal \data_out[30]_i_2__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_100__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_101__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_103__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_104__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_105__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_106__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_107__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_10__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_11__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_12__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_13__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_14__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_15__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_16__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_17__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_18__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_19__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_1__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_20__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_21__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_22__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_23__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_24__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_25__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_26__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_28__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_29__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_30__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_31__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_32__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_33__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_36__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_37__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_38__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_39__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_3__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_40__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_41__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_42__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_43__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_44__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_45__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_46__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_47__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_48__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_49__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_4__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_50__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_51__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_52__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_53__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_54__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_55__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_57__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_58__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_59__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_5__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_60__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_61__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_62__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_63__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_64__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_68__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_69__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_70__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_71__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_72__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_73__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_74__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_75__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_76__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_77__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_78__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_79__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_80__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_81__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_82__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_83__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_84__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_85__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_86__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_87__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_88__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_89__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_8__10_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_90__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_91__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_92__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_93__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_94__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_95__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_96__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_97__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_98__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_99__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_9__11_n_0\ : STD_LOGIC;
  signal \^data_out_m\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \data_out_reg[31]_i_27__10_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_27__10_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_34__10_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_34__10_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_34__10_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_34__10_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__10_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__10_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__10_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__10_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__10_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__10_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__10_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__10_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__10_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__10_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__10_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__10_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__10_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__10_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__10_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__11_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__11_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__11_n_10\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__11_n_11\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__11_n_12\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__11_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__11_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__11_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__11_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__11_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__11_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__11_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__11_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__11_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__11_n_8\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__11_n_9\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__11_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__11_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__11_n_10\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__11_n_11\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__11_n_12\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__11_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__11_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__11_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__11_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__11_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__11_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__11_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__11_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__11_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__11_n_8\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__11_n_9\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__11_n_12\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__11_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__11_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__11_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__11_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__11_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__11_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__11_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__10_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__10_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__10_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__10_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__10_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__10_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__10_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__10_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__10_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__10_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__10_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__11_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__11_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__11_n_10\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__11_n_11\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__11_n_12\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__11_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__11_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__11_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__11_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__11_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__11_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__11_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__11_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__11_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__11_n_8\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__11_n_9\ : STD_LOGIC;
  signal \done_cs_hold_counter[0]_i_1__11_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[1]_i_1__11_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[2]_i_1__11_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[3]_i_1__11_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[3]_i_2__11_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[4]_i_1__11_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[5]_i_1__11_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[5]_i_2__11_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[6]_i_1__10_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[6]_i_2__10_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \padding_counter[0]_i_1__11_n_0\ : STD_LOGIC;
  signal \padding_counter[1]_i_1__11_n_0\ : STD_LOGIC;
  signal \padding_counter[2]_i_1__11_n_0\ : STD_LOGIC;
  signal \padding_counter[3]_i_1__11_n_0\ : STD_LOGIC;
  signal \padding_counter[4]_i_1__11_n_0\ : STD_LOGIC;
  signal \padding_counter[4]_i_2__10_n_0\ : STD_LOGIC;
  signal \padding_counter[5]_i_1__11_n_0\ : STD_LOGIC;
  signal \padding_counter[5]_i_2__11_n_0\ : STD_LOGIC;
  signal \padding_counter[6]_i_1__10_n_0\ : STD_LOGIC;
  signal \padding_counter[6]_i_2__10_n_0\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \state__1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_data_out_reg[31]_i_27__10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_data_out_reg[31]_i_27__10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_data_out_reg[31]_i_34__10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_data_out_reg[31]_i_34__10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_data_out_reg[31]_i_35__10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_data_out_reg[31]_i_56__10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_data_out_reg[31]_i_67__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_data_out_reg[31]_i_67__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[12]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \FSM_onehot_state[14]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \FSM_onehot_state[5]_i_2\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_3__11\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__11\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_2__11\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_4__11\ : label is "soft_lutpair299";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "PRE_BUSY:001,BUSY:010,POST_BUSY:011,DONE:100,READY:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "PRE_BUSY:001,BUSY:010,POST_BUSY:011,DONE:100,READY:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[2]\ : label is "PRE_BUSY:001,BUSY:010,POST_BUSY:011,DONE:100,READY:000";
  attribute SOFT_HLUTNM of \MOSI_i_11__11\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \MOSI_i_18__11\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \MOSI_i_3__11\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \channel[7]_i_13\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \clk_counter[1]_i_1__11\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \clk_counter[2]_i_1__11\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \clk_counter[3]_i_1__11\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \clk_counter[4]_i_1__11\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \clk_counter[4]_i_2__11\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \clk_counter[6]_i_1__11\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \clk_counter[6]_i_3__10\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \clk_counter[7]_i_1__11\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \clk_counter[7]_i_2__11\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \clk_counter[8]_i_2__11\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \clk_counter[8]_i_3__11\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \clk_counter[8]_i_4__10\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \data_out[23]_i_2__11\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \data_out[24]_i_2__11\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \data_out[25]_i_2__11\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \data_out[26]_i_2__11\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \data_out[27]_i_2__11\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \data_out[28]_i_2__11\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \data_out[29]_i_2__11\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \data_out[30]_i_2__11\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \data_out[31]_i_107__11\ : label is "soft_lutpair286";
  attribute HLUTNM : string;
  attribute HLUTNM of \data_out[31]_i_11__10\ : label is "lutpair11";
  attribute HLUTNM of \data_out[31]_i_19__11\ : label is "lutpair11";
  attribute SOFT_HLUTNM of \data_out[31]_i_2__11\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \data_out[31]_i_3__11\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \data_out[31]_i_4__11\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \data_out[31]_i_5__11\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \data_out[31]_i_69__11\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \data_out[31]_i_70__11\ : label is "soft_lutpair292";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \data_out_reg[31]_i_34__10\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \data_out_reg[31]_i_35__10\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \data_out_reg[31]_i_56__10\ : label is 11;
  attribute SOFT_HLUTNM of \done_cs_hold_counter[0]_i_1__11\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[1]_i_1__11\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[2]_i_1__11\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[3]_i_1__11\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[3]_i_2__11\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[6]_i_2__10\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \padding_counter[1]_i_1__11\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \padding_counter[2]_i_1__11\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \padding_counter[4]_i_2__10\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \padding_counter[5]_i_1__11\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \padding_counter[6]_i_2__10\ : label is "soft_lutpair304";
begin
  \FSM_onehot_state_reg[5]\ <= \^fsm_onehot_state_reg[5]\;
  MOSI_M <= \^mosi_m\;
  data_out_M(15 downto 0) <= \^data_out_m\(15 downto 0);
ClockDivideByEight: entity work.cable_delay_tester_rhs_256_0_0_clock_divider_17
     port map (
      Q(2 downto 0) => \state__0\(2 downto 0),
      clk => clk,
      \counter[0]_i_3__11_0\(3) => \clk_counter_reg_n_0_[8]\,
      \counter[0]_i_3__11_0\(2) => \clk_counter_reg_n_0_[7]\,
      \counter[0]_i_3__11_0\(1) => \clk_counter_reg_n_0_[6]\,
      \counter[0]_i_3__11_0\(0) => \clk_counter_reg_n_0_[5]\
    );
\FSM_onehot_state[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(6),
      I1 => \FSM_onehot_state[14]_i_2_n_0\,
      I2 => Q(5),
      O => D(2)
    );
\FSM_onehot_state[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(8),
      I1 => \FSM_onehot_state[14]_i_2_n_0\,
      I2 => Q(7),
      O => D(3)
    );
\FSM_onehot_state[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \FSM_onehot_state_reg[14]\,
      I1 => \FSM_onehot_state_reg[14]_0\,
      I2 => \FSM_onehot_state_reg[14]_1\,
      I3 => \done_cs_hold_counter[6]_i_1__10_n_0\,
      I4 => \state__0\(2),
      I5 => \FSM_onehot_state_reg[14]_2\,
      O => \FSM_onehot_state[14]_i_2_n_0\
    );
\FSM_onehot_state[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(1),
      I1 => \FSM_onehot_state[14]_i_2_n_0\,
      I2 => Q(2),
      O => D(0)
    );
\FSM_onehot_state[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(4),
      I1 => \^fsm_onehot_state_reg[5]\,
      O => D(1)
    );
\FSM_onehot_state[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(3),
      I1 => \FSM_onehot_state[14]_i_2_n_0\,
      O => \^fsm_onehot_state_reg[5]\
    );
\FSM_sequential_state[0]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3322333022220030"
    )
        port map (
      I0 => \FSM_sequential_state[0]_i_2__11_n_0\,
      I1 => \state__0\(2),
      I2 => \FSM_sequential_state_reg[0]_0\,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      I5 => \FSM_sequential_state[0]_i_3__11_n_0\,
      O => \state__1\(0)
    );
\FSM_sequential_state[0]_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[6]\,
      I1 => \clk_counter_reg_n_0_[7]\,
      I2 => \clk_counter_reg_n_0_[5]\,
      I3 => \clk_counter_reg_n_0_[8]\,
      I4 => \FSM_sequential_state[0]_i_4__11_n_0\,
      O => \FSM_sequential_state[0]_i_2__11_n_0\
    );
\FSM_sequential_state[0]_i_3__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \padding_counter_reg_n_0_[6]\,
      I1 => \FSM_sequential_state[1]_i_2__10_n_0\,
      O => \FSM_sequential_state[0]_i_3__11_n_0\
    );
\FSM_sequential_state[0]_i_4__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[2]\,
      I1 => \clk_counter_reg_n_0_[3]\,
      I2 => \clk_counter_reg_n_0_[4]\,
      I3 => \clk_counter_reg_n_0_[1]\,
      I4 => \clk_counter_reg_n_0_[0]\,
      I5 => \state__0\(0),
      O => \FSM_sequential_state[0]_i_4__11_n_0\
    );
\FSM_sequential_state[1]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55510004"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(0),
      I2 => \FSM_sequential_state[1]_i_2__10_n_0\,
      I3 => \padding_counter_reg_n_0_[6]\,
      I4 => \state__0\(1),
      O => \FSM_sequential_state[1]_i_1__11_n_0\
    );
\FSM_sequential_state[1]_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \padding_counter_reg_n_0_[5]\,
      I1 => \padding_counter_reg_n_0_[3]\,
      I2 => \padding_counter_reg_n_0_[0]\,
      I3 => \padding_counter_reg_n_0_[1]\,
      I4 => \padding_counter_reg_n_0_[2]\,
      I5 => \padding_counter_reg_n_0_[4]\,
      O => \FSM_sequential_state[1]_i_2__10_n_0\
    );
\FSM_sequential_state[2]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => \state__0\(2),
      O => \FSM_sequential_state[2]_i_1__11_n_0\
    );
\FSM_sequential_state[2]_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEF0EE00"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[6]\,
      I1 => \FSM_sequential_state[2]_i_3__11_n_0\,
      I2 => \state__0\(1),
      I3 => \state__0\(2),
      I4 => \FSM_sequential_state[2]_i_4__11_n_0\,
      O => \state__1\(2)
    );
\FSM_sequential_state[2]_i_3__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[5]\,
      I1 => \done_cs_hold_counter_reg_n_0_[3]\,
      I2 => \done_cs_hold_counter_reg_n_0_[0]\,
      I3 => \done_cs_hold_counter_reg_n_0_[1]\,
      I4 => \done_cs_hold_counter_reg_n_0_[2]\,
      I5 => \done_cs_hold_counter_reg_n_0_[4]\,
      O => \FSM_sequential_state[2]_i_3__11_n_0\
    );
\FSM_sequential_state[2]_i_4__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \FSM_sequential_state[1]_i_2__10_n_0\,
      I2 => \padding_counter_reg_n_0_[6]\,
      O => \FSM_sequential_state[2]_i_4__11_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \FSM_sequential_state[2]_i_1__11_n_0\,
      D => \state__1\(0),
      Q => \state__0\(0),
      R => SS(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \FSM_sequential_state[2]_i_1__11_n_0\,
      D => \FSM_sequential_state[1]_i_1__11_n_0\,
      Q => \state__0\(1),
      R => SS(0)
    );
\FSM_sequential_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \FSM_sequential_state[2]_i_1__11_n_0\,
      D => \state__1\(2),
      Q => \state__0\(2),
      R => SS(0)
    );
\MOSI_i_10__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FFFFFF47FF0000"
    )
        port map (
      I0 => MOSI_reg_0(19),
      I1 => \clk_counter[4]_i_2__11_n_0\,
      I2 => MOSI_reg_0(20),
      I3 => \MOSI_i_18__11_n_0\,
      I4 => \clk_counter[5]_i_2__11_n_0\,
      I5 => \MOSI_i_19__11_n_0\,
      O => \MOSI_i_10__11_n_0\
    );
\MOSI_i_11__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[3]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[2]\,
      O => \MOSI_i_11__11_n_0\
    );
\MOSI_i_12__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => MOSI_reg_0(11),
      I1 => \MOSI_reg_i_7__10_0\,
      I2 => \clk_counter[4]_i_2__11_n_0\,
      I3 => \MOSI_reg_i_7__10_1\,
      I4 => \MOSI_i_18__11_n_0\,
      I5 => \MOSI_reg_i_7__10_2\,
      O => \MOSI_i_12__11_n_0\
    );
\MOSI_i_13__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => MOSI_reg_0(7),
      I1 => MOSI_reg_0(8),
      I2 => \clk_counter[4]_i_2__11_n_0\,
      I3 => MOSI_reg_0(9),
      I4 => \MOSI_i_18__11_n_0\,
      I5 => MOSI_reg_0(10),
      O => \MOSI_i_13__11_n_0\
    );
\MOSI_i_14__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => MOSI_reg_0(3),
      I1 => MOSI_reg_0(4),
      I2 => \clk_counter[4]_i_2__11_n_0\,
      I3 => MOSI_reg_0(5),
      I4 => \MOSI_i_18__11_n_0\,
      I5 => MOSI_reg_0(6),
      O => \MOSI_i_14__11_n_0\
    );
\MOSI_i_15__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => MOSI_reg_0(22),
      I1 => MOSI_reg_0(0),
      I2 => \clk_counter[4]_i_2__11_n_0\,
      I3 => MOSI_reg_0(1),
      I4 => \MOSI_i_18__11_n_0\,
      I5 => MOSI_reg_0(2),
      O => \MOSI_i_15__11_n_0\
    );
\MOSI_i_16__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => MOSI_reg_0(15),
      I1 => MOSI_reg_0(16),
      I2 => \clk_counter[4]_i_2__11_n_0\,
      I3 => MOSI_reg_0(17),
      I4 => \MOSI_i_11__11_n_0\,
      I5 => MOSI_reg_0(18),
      O => \MOSI_i_16__11_n_0\
    );
\MOSI_i_17__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \MOSI_reg_i_9__10_0\,
      I1 => MOSI_reg_0(12),
      I2 => \clk_counter[4]_i_2__11_n_0\,
      I3 => MOSI_reg_0(13),
      I4 => \MOSI_i_11__11_n_0\,
      I5 => MOSI_reg_0(14),
      O => \MOSI_i_17__11_n_0\
    );
\MOSI_i_18__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[2]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => \clk_counter_reg_n_0_[0]\,
      I3 => \clk_counter_reg_n_0_[3]\,
      O => \MOSI_i_18__11_n_0\
    );
\MOSI_i_19__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F700F7F7"
    )
        port map (
      I0 => MOSI_reg_0(20),
      I1 => \MOSI_i_18__11_n_0\,
      I2 => \clk_counter_reg_n_0_[4]\,
      I3 => \clk_counter[4]_i_2__11_n_0\,
      I4 => MOSI_reg_0(21),
      O => \MOSI_i_19__11_n_0\
    );
\MOSI_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBABBAAA88A88AAA"
    )
        port map (
      I0 => \MOSI_i_2__11_n_0\,
      I1 => \MOSI_i_3__11_n_0\,
      I2 => \state__0\(0),
      I3 => \state__0\(2),
      I4 => \state__0\(1),
      I5 => \^mosi_m\,
      O => \MOSI_i_1__11_n_0\
    );
\MOSI_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F004040"
    )
        port map (
      I0 => \MOSI_i_4__11_n_0\,
      I1 => \MOSI_i_5__11_n_0\,
      I2 => \state__0\(1),
      I3 => MOSI_reg_0(22),
      I4 => \state__0\(0),
      I5 => \state__0\(2),
      O => \MOSI_i_2__11_n_0\
    );
\MOSI_i_3__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \MOSI_i_6__11_n_0\,
      I1 => \state__0\(2),
      I2 => \clk_counter_reg_n_0_[2]\,
      I3 => \clk_counter_reg_n_0_[1]\,
      I4 => \clk_counter_reg_n_0_[0]\,
      O => \MOSI_i_3__11_n_0\
    );
\MOSI_i_4__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202100252521552"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[7]\,
      I1 => \MOSI_reg_i_7__10_n_0\,
      I2 => \clk_counter_reg_n_0_[6]\,
      I3 => \clk_counter_reg_n_0_[5]\,
      I4 => \clk_counter[8]_i_4__10_n_0\,
      I5 => \MOSI_reg_i_8__10_n_0\,
      O => \MOSI_i_4__11_n_0\
    );
\MOSI_i_5__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"771777D7CCFCFFFF"
    )
        port map (
      I0 => \MOSI_reg_i_9__10_n_0\,
      I1 => \clk_counter_reg_n_0_[6]\,
      I2 => \clk_counter_reg_n_0_[5]\,
      I3 => \clk_counter[8]_i_4__10_n_0\,
      I4 => \MOSI_i_10__11_n_0\,
      I5 => \clk_counter_reg_n_0_[7]\,
      O => \MOSI_i_5__11_n_0\
    );
\MOSI_i_6__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFDFFFDFDFDF"
    )
        port map (
      I0 => \clk_counter[6]_i_2__11_n_0\,
      I1 => \clk_counter[7]_i_2__11_n_0\,
      I2 => \clk_counter[8]_i_3__11_n_0\,
      I3 => \clk_counter[5]_i_2__11_n_0\,
      I4 => \MOSI_i_11__11_n_0\,
      I5 => \clk_counter_reg_n_0_[4]\,
      O => \MOSI_i_6__11_n_0\
    );
MOSI_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \MOSI_i_1__11_n_0\,
      Q => \^mosi_m\,
      R => SS(0)
    );
\MOSI_reg_i_7__10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \MOSI_i_12__11_n_0\,
      I1 => \MOSI_i_13__11_n_0\,
      O => \MOSI_reg_i_7__10_n_0\,
      S => \clk_counter[5]_i_2__11_n_0\
    );
\MOSI_reg_i_8__10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \MOSI_i_14__11_n_0\,
      I1 => \MOSI_i_15__11_n_0\,
      O => \MOSI_reg_i_8__10_n_0\,
      S => \clk_counter[5]_i_2__11_n_0\
    );
\MOSI_reg_i_9__10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \MOSI_i_16__11_n_0\,
      I1 => \MOSI_i_17__11_n_0\,
      O => \MOSI_reg_i_9__10_n_0\,
      S => \clk_counter[5]_i_2__11_n_0\
    );
\channel[7]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => \state__0\(2),
      O => \FSM_sequential_state_reg[1]_0\
    );
\clk_counter[0]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \clk_counter_reg_n_0_[0]\,
      O => \clk_counter[0]_i_1__11_n_0\
    );
\clk_counter[1]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[1]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \state__0\(1),
      O => \clk_counter[1]_i_1__11_n_0\
    );
\clk_counter[2]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DDD7"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \clk_counter_reg_n_0_[2]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[0]\,
      O => \clk_counter[2]_i_1__11_n_0\
    );
\clk_counter[3]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA9FFFF"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[3]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[2]\,
      I4 => \state__0\(1),
      O => \clk_counter[3]_i_1__11_n_0\
    );
\clk_counter[4]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \clk_counter[4]_i_2__11_n_0\,
      O => \clk_counter[4]_i_1__11_n_0\
    );
\clk_counter[4]_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[4]\,
      I1 => \clk_counter_reg_n_0_[2]\,
      I2 => \clk_counter_reg_n_0_[3]\,
      I3 => \clk_counter_reg_n_0_[0]\,
      I4 => \clk_counter_reg_n_0_[1]\,
      O => \clk_counter[4]_i_2__11_n_0\
    );
\clk_counter[5]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \clk_counter[5]_i_2__11_n_0\,
      I1 => \state__0\(1),
      O => \clk_counter[5]_i_1__11_n_0\
    );
\clk_counter[5]_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[5]\,
      I1 => \clk_counter_reg_n_0_[4]\,
      I2 => \clk_counter_reg_n_0_[3]\,
      I3 => \clk_counter_reg_n_0_[2]\,
      I4 => \clk_counter_reg_n_0_[0]\,
      I5 => \clk_counter_reg_n_0_[1]\,
      O => \clk_counter[5]_i_2__11_n_0\
    );
\clk_counter[6]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \clk_counter[6]_i_2__11_n_0\,
      O => clk_counter(6)
    );
\clk_counter[6]_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[6]\,
      I1 => \clk_counter_reg_n_0_[5]\,
      I2 => \clk_counter[6]_i_3__10_n_0\,
      I3 => \clk_counter_reg_n_0_[2]\,
      I4 => \clk_counter_reg_n_0_[3]\,
      I5 => \clk_counter_reg_n_0_[4]\,
      O => \clk_counter[6]_i_2__11_n_0\
    );
\clk_counter[6]_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[0]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      O => \clk_counter[6]_i_3__10_n_0\
    );
\clk_counter[7]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \clk_counter[7]_i_2__11_n_0\,
      I1 => \state__0\(1),
      O => \clk_counter[7]_i_1__11_n_0\
    );
\clk_counter[7]_i_2__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA9A"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[7]\,
      I1 => \clk_counter_reg_n_0_[6]\,
      I2 => \clk_counter[8]_i_4__10_n_0\,
      I3 => \clk_counter_reg_n_0_[5]\,
      O => \clk_counter[7]_i_2__11_n_0\
    );
\clk_counter[8]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(0),
      O => \clk_counter[8]_i_1__11_n_0\
    );
\clk_counter[8]_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \clk_counter[8]_i_3__11_n_0\,
      O => \clk_counter[8]_i_2__11_n_0\
    );
\clk_counter[8]_i_3__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002FFFD"
    )
        port map (
      I0 => \clk_counter[8]_i_4__10_n_0\,
      I1 => \clk_counter_reg_n_0_[6]\,
      I2 => \clk_counter_reg_n_0_[7]\,
      I3 => \clk_counter_reg_n_0_[5]\,
      I4 => \clk_counter_reg_n_0_[8]\,
      O => \clk_counter[8]_i_3__11_n_0\
    );
\clk_counter[8]_i_4__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[1]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[2]\,
      I3 => \clk_counter_reg_n_0_[3]\,
      I4 => \clk_counter_reg_n_0_[4]\,
      O => \clk_counter[8]_i_4__10_n_0\
    );
\clk_counter_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__11_n_0\,
      D => \clk_counter[0]_i_1__11_n_0\,
      Q => \clk_counter_reg_n_0_[0]\,
      S => SS(0)
    );
\clk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__11_n_0\,
      D => \clk_counter[1]_i_1__11_n_0\,
      Q => \clk_counter_reg_n_0_[1]\,
      R => SS(0)
    );
\clk_counter_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__11_n_0\,
      D => \clk_counter[2]_i_1__11_n_0\,
      Q => \clk_counter_reg_n_0_[2]\,
      S => SS(0)
    );
\clk_counter_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__11_n_0\,
      D => \clk_counter[3]_i_1__11_n_0\,
      Q => \clk_counter_reg_n_0_[3]\,
      S => SS(0)
    );
\clk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__11_n_0\,
      D => \clk_counter[4]_i_1__11_n_0\,
      Q => \clk_counter_reg_n_0_[4]\,
      S => SS(0)
    );
\clk_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__11_n_0\,
      D => \clk_counter[5]_i_1__11_n_0\,
      Q => \clk_counter_reg_n_0_[5]\,
      R => SS(0)
    );
\clk_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__11_n_0\,
      D => clk_counter(6),
      Q => \clk_counter_reg_n_0_[6]\,
      R => SS(0)
    );
\clk_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__11_n_0\,
      D => \clk_counter[7]_i_1__11_n_0\,
      Q => \clk_counter_reg_n_0_[7]\,
      R => SS(0)
    );
\clk_counter_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__11_n_0\,
      D => \clk_counter[8]_i_2__11_n_0\,
      Q => \clk_counter_reg_n_0_[8]\,
      S => SS(0)
    );
\data_out[16]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__11_n_0\,
      I2 => \data_out[24]_i_2__11_n_0\,
      I3 => \data_out[23]_i_2__11_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_m\(0),
      O => \data_out[16]_i_1__11_n_0\
    );
\data_out[17]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__11_n_0\,
      I2 => \data_out[25]_i_2__11_n_0\,
      I3 => \data_out[23]_i_2__11_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_m\(1),
      O => \data_out[17]_i_1__11_n_0\
    );
\data_out[18]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__11_n_0\,
      I2 => \data_out[26]_i_2__11_n_0\,
      I3 => \data_out[23]_i_2__11_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_m\(2),
      O => \data_out[18]_i_1__11_n_0\
    );
\data_out[19]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__11_n_0\,
      I2 => \data_out[27]_i_2__11_n_0\,
      I3 => \data_out[23]_i_2__11_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_m\(3),
      O => \data_out[19]_i_1__11_n_0\
    );
\data_out[20]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__11_n_0\,
      I2 => \data_out[28]_i_2__11_n_0\,
      I3 => \data_out[23]_i_2__11_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_m\(4),
      O => \data_out[20]_i_1__11_n_0\
    );
\data_out[21]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__11_n_0\,
      I2 => \data_out[29]_i_2__11_n_0\,
      I3 => \data_out[23]_i_2__11_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_m\(5),
      O => \data_out[21]_i_1__11_n_0\
    );
\data_out[22]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__11_n_0\,
      I2 => \data_out[30]_i_2__11_n_0\,
      I3 => \data_out[23]_i_2__11_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_m\(6),
      O => \data_out[22]_i_1__11_n_0\
    );
\data_out[23]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__11_n_0\,
      I2 => \data_out[31]_i_4__11_n_0\,
      I3 => \data_out[23]_i_2__11_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_m\(7),
      O => \data_out[23]_i_1__11_n_0\
    );
\data_out[23]_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__11_n_13\,
      I1 => \data_out[31]_i_9__11_n_0\,
      O => \data_out[23]_i_2__11_n_0\
    );
\data_out[24]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__11_n_0\,
      I2 => \data_out[31]_i_5__11_n_0\,
      I3 => \data_out[24]_i_2__11_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_m\(8),
      O => \data_out[24]_i_1__11_n_0\
    );
\data_out[24]_i_2__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \data_out_reg[31]_i_7__11_n_15\,
      I2 => data_out10(0),
      I3 => \data_out[27]_i_3__11_n_0\,
      O => \data_out[24]_i_2__11_n_0\
    );
\data_out[25]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__11_n_0\,
      I2 => \data_out[31]_i_5__11_n_0\,
      I3 => \data_out[25]_i_2__11_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_m\(9),
      O => \data_out[25]_i_1__11_n_0\
    );
\data_out[25]_i_2__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => data_out10(0),
      I1 => \state__0\(1),
      I2 => \data_out_reg[31]_i_7__11_n_15\,
      I3 => \data_out[27]_i_3__11_n_0\,
      O => \data_out[25]_i_2__11_n_0\
    );
\data_out[26]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__11_n_0\,
      I2 => \data_out[31]_i_5__11_n_0\,
      I3 => \data_out[26]_i_2__11_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_m\(10),
      O => \data_out[26]_i_1__11_n_0\
    );
\data_out[26]_i_2__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \state__0\(1),
      I1 => data_out10(0),
      I2 => \data_out_reg[31]_i_7__11_n_15\,
      I3 => \data_out[27]_i_3__11_n_0\,
      O => \data_out[26]_i_2__11_n_0\
    );
\data_out[27]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__11_n_0\,
      I2 => \data_out[31]_i_5__11_n_0\,
      I3 => \data_out[27]_i_2__11_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_m\(11),
      O => \data_out[27]_i_1__11_n_0\
    );
\data_out[27]_i_2__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => data_out10(0),
      I1 => \state__0\(1),
      I2 => \data_out_reg[31]_i_7__11_n_15\,
      I3 => \data_out[27]_i_3__11_n_0\,
      O => \data_out[27]_i_2__11_n_0\
    );
\data_out[27]_i_3__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__11_n_14\,
      I1 => \data_out_reg[31]_i_6__10_n_13\,
      I2 => data_out2,
      I3 => \data_out_reg[31]_i_6__10_n_15\,
      I4 => \data_out_reg[31]_i_6__10_n_14\,
      I5 => data_out3,
      O => \data_out[27]_i_3__11_n_0\
    );
\data_out[28]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__11_n_0\,
      I2 => \data_out[31]_i_5__11_n_0\,
      I3 => \data_out[28]_i_2__11_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_m\(12),
      O => \data_out[28]_i_1__11_n_0\
    );
\data_out[28]_i_2__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \data_out[31]_i_8__10_n_0\,
      I1 => \state__0\(1),
      I2 => \data_out_reg[31]_i_7__11_n_15\,
      I3 => data_out10(0),
      O => \data_out[28]_i_2__11_n_0\
    );
\data_out[29]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__11_n_0\,
      I2 => \data_out[31]_i_5__11_n_0\,
      I3 => \data_out[29]_i_2__11_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_m\(13),
      O => \data_out[29]_i_1__11_n_0\
    );
\data_out[29]_i_2__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \data_out[31]_i_8__10_n_0\,
      I1 => data_out10(0),
      I2 => \state__0\(1),
      I3 => \data_out_reg[31]_i_7__11_n_15\,
      O => \data_out[29]_i_2__11_n_0\
    );
\data_out[30]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__11_n_0\,
      I2 => \data_out[31]_i_5__11_n_0\,
      I3 => \data_out[30]_i_2__11_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_m\(14),
      O => \data_out[30]_i_1__11_n_0\
    );
\data_out[30]_i_2__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \data_out[31]_i_8__10_n_0\,
      I1 => \state__0\(1),
      I2 => data_out10(0),
      I3 => \data_out_reg[31]_i_7__11_n_15\,
      O => \data_out[30]_i_2__11_n_0\
    );
\data_out[31]_i_100__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__10_n_5\,
      O => \data_out[31]_i_100__11_n_0\
    );
\data_out[31]_i_101__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__10_n_5\,
      O => \data_out[31]_i_101__11_n_0\
    );
\data_out[31]_i_102__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__10_n_5\,
      O => data_out10(28)
    );
\data_out[31]_i_103__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__10_n_5\,
      O => \data_out[31]_i_103__11_n_0\
    );
\data_out[31]_i_104__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__10_n_5\,
      O => \data_out[31]_i_104__11_n_0\
    );
\data_out[31]_i_105__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__10_n_5\,
      O => \data_out[31]_i_105__11_n_0\
    );
\data_out[31]_i_106__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => oversample_offset_M(3),
      I1 => oversample_offset_M(1),
      I2 => oversample_offset_M(0),
      I3 => oversample_offset_M(2),
      O => \data_out[31]_i_106__11_n_0\
    );
\data_out[31]_i_107__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[2]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => \clk_counter_reg_n_0_[0]\,
      O => \data_out[31]_i_107__11_n_0\
    );
\data_out[31]_i_10__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => oversample_offset_M(6),
      I1 => \clk_counter[6]_i_2__11_n_0\,
      O => \data_out[31]_i_10__10_n_0\
    );
\data_out[31]_i_11__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => oversample_offset_M(5),
      I1 => \clk_counter[5]_i_2__11_n_0\,
      O => \data_out[31]_i_11__10_n_0\
    );
\data_out[31]_i_12__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => oversample_offset_M(5),
      I1 => \clk_counter[5]_i_2__11_n_0\,
      O => \data_out[31]_i_12__11_n_0\
    );
\data_out[31]_i_13__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888882"
    )
        port map (
      I0 => oversample_offset_M(3),
      I1 => \clk_counter_reg_n_0_[3]\,
      I2 => \clk_counter_reg_n_0_[0]\,
      I3 => \clk_counter_reg_n_0_[1]\,
      I4 => \clk_counter_reg_n_0_[2]\,
      O => \data_out[31]_i_13__11_n_0\
    );
\data_out[31]_i_14__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[0]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => \clk_counter_reg_n_0_[2]\,
      O => \data_out[31]_i_14__10_n_0\
    );
\data_out[31]_i_15__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[0]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      O => \data_out[31]_i_15__11_n_0\
    );
\data_out[31]_i_16__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[0]\,
      O => \data_out[31]_i_16__11_n_0\
    );
\data_out[31]_i_17__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \data_out[31]_i_10__10_n_0\,
      I1 => \clk_counter[7]_i_2__11_n_0\,
      I2 => oversample_offset_M(7),
      O => \data_out[31]_i_17__11_n_0\
    );
\data_out[31]_i_18__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => oversample_offset_M(6),
      I1 => \clk_counter[6]_i_2__11_n_0\,
      I2 => \data_out[31]_i_11__10_n_0\,
      O => \data_out[31]_i_18__11_n_0\
    );
\data_out[31]_i_19__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9699"
    )
        port map (
      I0 => oversample_offset_M(5),
      I1 => \clk_counter[5]_i_2__11_n_0\,
      I2 => \clk_counter[4]_i_2__11_n_0\,
      I3 => oversample_offset_M(4),
      O => \data_out[31]_i_19__11_n_0\
    );
\data_out[31]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__11_n_0\,
      I2 => \data_out[31]_i_4__11_n_0\,
      I3 => \data_out[31]_i_5__11_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_m\(15),
      O => \data_out[31]_i_1__11_n_0\
    );
\data_out[31]_i_20__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \data_out[31]_i_13__11_n_0\,
      I1 => \clk_counter[4]_i_2__11_n_0\,
      I2 => oversample_offset_M(4),
      O => \data_out[31]_i_20__11_n_0\
    );
\data_out[31]_i_21__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA955565556AAA9"
    )
        port map (
      I0 => oversample_offset_M(2),
      I1 => \clk_counter_reg_n_0_[2]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[0]\,
      I4 => \clk_counter_reg_n_0_[3]\,
      I5 => oversample_offset_M(3),
      O => \data_out[31]_i_21__11_n_0\
    );
\data_out[31]_i_22__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A956"
    )
        port map (
      I0 => oversample_offset_M(2),
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[2]\,
      O => \data_out[31]_i_22__11_n_0\
    );
\data_out[31]_i_23__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[1]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => oversample_offset_M(1),
      O => \data_out[31]_i_23__10_n_0\
    );
\data_out[31]_i_24__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => oversample_offset_M(0),
      I1 => \clk_counter_reg_n_0_[0]\,
      O => \data_out[31]_i_24__11_n_0\
    );
\data_out[31]_i_25__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__10_n_5\,
      O => \data_out[31]_i_25__11_n_0\
    );
\data_out[31]_i_26__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__10_n_5\,
      O => \data_out[31]_i_26__11_n_0\
    );
\data_out[31]_i_28__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(6),
      O => \data_out[31]_i_28__11_n_0\
    );
\data_out[31]_i_29__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(5),
      O => \data_out[31]_i_29__11_n_0\
    );
\data_out[31]_i_2__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => MISO_M,
      I1 => \state__0\(2),
      I2 => \state__0\(1),
      O => data_out1_in(31)
    );
\data_out[31]_i_30__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(4),
      O => \data_out[31]_i_30__11_n_0\
    );
\data_out[31]_i_31__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(3),
      O => \data_out[31]_i_31__11_n_0\
    );
\data_out[31]_i_32__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(2),
      O => \data_out[31]_i_32__11_n_0\
    );
\data_out[31]_i_33__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(1),
      O => \data_out[31]_i_33__10_n_0\
    );
\data_out[31]_i_36__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__11_n_11\,
      I1 => \data_out_reg[31]_i_65__11_n_11\,
      I2 => \data_out_reg[31]_i_66__11_n_15\,
      I3 => \data_out_reg[31]_i_66__11_n_10\,
      O => \data_out[31]_i_36__11_n_0\
    );
\data_out[31]_i_37__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \data_out_reg[31]_i_65__11_n_13\,
      I1 => \data_out_reg[31]_i_65__11_n_10\,
      I2 => \data_out_reg[31]_i_67__11_n_3\,
      I3 => \data_out_reg[31]_i_7__11_n_8\,
      O => \data_out[31]_i_37__11_n_0\
    );
\data_out[31]_i_38__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \data_out_reg[31]_i_67__11_n_13\,
      I1 => \data_out_reg[31]_i_67__11_n_12\,
      I2 => \data_out_reg[31]_i_7__11_n_12\,
      I3 => \data_out_reg[31]_i_66__11_n_8\,
      O => \data_out[31]_i_38__11_n_0\
    );
\data_out[31]_i_39__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__11_n_9\,
      I1 => \data_out_reg[31]_i_67__11_n_14\,
      I2 => \data_out_reg[31]_i_7__11_n_10\,
      I3 => \data_out_reg[31]_i_65__11_n_14\,
      O => \data_out[31]_i_39__11_n_0\
    );
\data_out[31]_i_3__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      O => \data_out[31]_i_3__11_n_0\
    );
\data_out[31]_i_40__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \data_out_reg[31]_i_66__11_n_13\,
      I1 => \data_out_reg[31]_i_66__11_n_11\,
      I2 => \data_out_reg[31]_i_65__11_n_9\,
      I3 => \data_out_reg[31]_i_67__11_n_15\,
      O => \data_out[31]_i_40__11_n_0\
    );
\data_out[31]_i_41__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \data_out_reg[31]_i_65__11_n_15\,
      I1 => \data_out_reg[31]_i_66__11_n_9\,
      I2 => \data_out_reg[31]_i_66__11_n_12\,
      I3 => \data_out_reg[31]_i_65__11_n_12\,
      I4 => \data_out_reg[31]_i_66__11_n_14\,
      I5 => \data_out_reg[31]_i_65__11_n_8\,
      O => \data_out[31]_i_41__11_n_0\
    );
\data_out[31]_i_42__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_counter[8]_i_3__11_n_0\,
      O => \data_out[31]_i_42__10_n_0\
    );
\data_out[31]_i_43__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => oversample_offset_M(7),
      I1 => \clk_counter[7]_i_2__11_n_0\,
      O => \data_out[31]_i_43__11_n_0\
    );
\data_out[31]_i_44__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002FFFD"
    )
        port map (
      I0 => \clk_counter[8]_i_4__10_n_0\,
      I1 => \clk_counter_reg_n_0_[6]\,
      I2 => \clk_counter_reg_n_0_[7]\,
      I3 => \clk_counter_reg_n_0_[5]\,
      I4 => \clk_counter_reg_n_0_[8]\,
      O => \data_out[31]_i_44__11_n_0\
    );
\data_out[31]_i_45__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \clk_counter[7]_i_2__11_n_0\,
      I1 => oversample_offset_M(7),
      I2 => \clk_counter[8]_i_3__11_n_0\,
      O => \data_out[31]_i_45__11_n_0\
    );
\data_out[31]_i_46__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => oversample_offset_M(7),
      I1 => \data_out[31]_i_68__10_n_0\,
      I2 => \clk_counter[8]_i_3__11_n_0\,
      O => \data_out[31]_i_46__11_n_0\
    );
\data_out[31]_i_47__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"157C0154"
    )
        port map (
      I0 => \clk_counter[7]_i_2__11_n_0\,
      I1 => oversample_offset_M(6),
      I2 => \data_out[31]_i_69__11_n_0\,
      I3 => oversample_offset_M(7),
      I4 => \clk_counter[6]_i_2__11_n_0\,
      O => \data_out[31]_i_47__11_n_0\
    );
\data_out[31]_i_48__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"751C5104"
    )
        port map (
      I0 => \clk_counter[5]_i_2__11_n_0\,
      I1 => oversample_offset_M(4),
      I2 => \data_out[31]_i_70__11_n_0\,
      I3 => oversample_offset_M(5),
      I4 => \clk_counter[4]_i_2__11_n_0\,
      O => \data_out[31]_i_48__11_n_0\
    );
\data_out[31]_i_49__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E000006061E1E7E"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[2]\,
      I1 => \clk_counter[6]_i_3__10_n_0\,
      I2 => \clk_counter_reg_n_0_[3]\,
      I3 => oversample_offset_M(1),
      I4 => oversample_offset_M(2),
      I5 => oversample_offset_M(3),
      O => \data_out[31]_i_49__11_n_0\
    );
\data_out[31]_i_4__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => data_out10(0),
      I1 => \state__0\(1),
      I2 => \data_out_reg[31]_i_7__11_n_15\,
      I3 => \data_out[31]_i_8__10_n_0\,
      O => \data_out[31]_i_4__11_n_0\
    );
\data_out[31]_i_50__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7C04"
    )
        port map (
      I0 => oversample_offset_M(0),
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => oversample_offset_M(1),
      O => \data_out[31]_i_50__11_n_0\
    );
\data_out[31]_i_51__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \clk_counter[8]_i_3__11_n_0\,
      I1 => oversample_offset_M(7),
      I2 => \data_out[31]_i_68__10_n_0\,
      O => \data_out[31]_i_51__11_n_0\
    );
\data_out[31]_i_52__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60090660"
    )
        port map (
      I0 => oversample_offset_M(7),
      I1 => \clk_counter[7]_i_2__11_n_0\,
      I2 => oversample_offset_M(6),
      I3 => \data_out[31]_i_69__11_n_0\,
      I4 => \clk_counter[6]_i_2__11_n_0\,
      O => \data_out[31]_i_52__11_n_0\
    );
\data_out[31]_i_53__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888882222222"
    )
        port map (
      I0 => \data_out[31]_i_71__11_n_0\,
      I1 => oversample_offset_M(4),
      I2 => oversample_offset_M(3),
      I3 => oversample_offset_M(1),
      I4 => oversample_offset_M(2),
      I5 => \clk_counter[4]_i_2__11_n_0\,
      O => \data_out[31]_i_53__11_n_0\
    );
\data_out[31]_i_54__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9006066006606009"
    )
        port map (
      I0 => oversample_offset_M(3),
      I1 => \clk_counter_reg_n_0_[3]\,
      I2 => oversample_offset_M(1),
      I3 => oversample_offset_M(2),
      I4 => \clk_counter_reg_n_0_[2]\,
      I5 => \clk_counter[6]_i_3__10_n_0\,
      O => \data_out[31]_i_54__11_n_0\
    );
\data_out[31]_i_55__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9006"
    )
        port map (
      I0 => oversample_offset_M(1),
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => oversample_offset_M(0),
      I3 => \clk_counter_reg_n_0_[0]\,
      O => \data_out[31]_i_55__11_n_0\
    );
\data_out[31]_i_57__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__11_n_0\,
      I1 => oversample_offset_M(6),
      I2 => oversample_offset_M(7),
      O => \data_out[31]_i_57__11_n_0\
    );
\data_out[31]_i_58__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__11_n_0\,
      I1 => oversample_offset_M(6),
      I2 => oversample_offset_M(7),
      O => \data_out[31]_i_58__11_n_0\
    );
\data_out[31]_i_59__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__11_n_0\,
      I1 => oversample_offset_M(6),
      I2 => oversample_offset_M(7),
      O => \data_out[31]_i_59__11_n_0\
    );
\data_out[31]_i_5__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__11_n_13\,
      I1 => \data_out[31]_i_9__11_n_0\,
      O => \data_out[31]_i_5__11_n_0\
    );
\data_out[31]_i_60__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__11_n_0\,
      I1 => oversample_offset_M(6),
      I2 => oversample_offset_M(7),
      O => \data_out[31]_i_60__10_n_0\
    );
\data_out[31]_i_61__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__11_n_0\,
      I1 => oversample_offset_M(6),
      I2 => oversample_offset_M(7),
      O => \data_out[31]_i_61__11_n_0\
    );
\data_out[31]_i_62__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__11_n_0\,
      I1 => oversample_offset_M(6),
      I2 => oversample_offset_M(7),
      O => \data_out[31]_i_62__11_n_0\
    );
\data_out[31]_i_63__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__11_n_0\,
      I1 => oversample_offset_M(6),
      I2 => oversample_offset_M(7),
      O => \data_out[31]_i_63__11_n_0\
    );
\data_out[31]_i_64__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__11_n_0\,
      I1 => oversample_offset_M(6),
      I2 => oversample_offset_M(7),
      O => \data_out[31]_i_64__11_n_0\
    );
\data_out[31]_i_68__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000015555555"
    )
        port map (
      I0 => oversample_offset_M(6),
      I1 => oversample_offset_M(4),
      I2 => oversample_offset_M(3),
      I3 => oversample_offset_M(1),
      I4 => oversample_offset_M(2),
      I5 => oversample_offset_M(5),
      O => \data_out[31]_i_68__10_n_0\
    );
\data_out[31]_i_69__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => oversample_offset_M(5),
      I1 => oversample_offset_M(2),
      I2 => oversample_offset_M(1),
      I3 => oversample_offset_M(3),
      I4 => oversample_offset_M(4),
      O => \data_out[31]_i_69__11_n_0\
    );
\data_out[31]_i_70__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => oversample_offset_M(2),
      I1 => oversample_offset_M(1),
      I2 => oversample_offset_M(3),
      O => \data_out[31]_i_70__11_n_0\
    );
\data_out[31]_i_71__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA95555555"
    )
        port map (
      I0 => \clk_counter[5]_i_2__11_n_0\,
      I1 => oversample_offset_M(4),
      I2 => oversample_offset_M(3),
      I3 => oversample_offset_M(1),
      I4 => oversample_offset_M(2),
      I5 => oversample_offset_M(5),
      O => \data_out[31]_i_71__11_n_0\
    );
\data_out[31]_i_72__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \data_out[31]_i_85__11_n_0\,
      I1 => oversample_offset_M(6),
      I2 => oversample_offset_M(7),
      I3 => \clk_counter[8]_i_3__11_n_0\,
      O => \data_out[31]_i_72__11_n_0\
    );
\data_out[31]_i_73__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A802EA83"
    )
        port map (
      I0 => \clk_counter[7]_i_2__11_n_0\,
      I1 => oversample_offset_M(6),
      I2 => \data_out[31]_i_85__11_n_0\,
      I3 => oversample_offset_M(7),
      I4 => \clk_counter[6]_i_2__11_n_0\,
      O => \data_out[31]_i_73__11_n_0\
    );
\data_out[31]_i_74__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A883EA"
    )
        port map (
      I0 => \clk_counter[5]_i_2__11_n_0\,
      I1 => oversample_offset_M(4),
      I2 => \data_out[31]_i_106__11_n_0\,
      I3 => oversample_offset_M(5),
      I4 => \clk_counter[4]_i_2__11_n_0\,
      O => \data_out[31]_i_74__11_n_0\
    );
\data_out[31]_i_75__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA80002EEEA8883"
    )
        port map (
      I0 => \MOSI_i_11__11_n_0\,
      I1 => oversample_offset_M(2),
      I2 => oversample_offset_M(0),
      I3 => oversample_offset_M(1),
      I4 => oversample_offset_M(3),
      I5 => \data_out[31]_i_107__11_n_0\,
      O => \data_out[31]_i_75__11_n_0\
    );
\data_out[31]_i_76__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8247"
    )
        port map (
      I0 => oversample_offset_M(1),
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => \clk_counter_reg_n_0_[0]\,
      I3 => oversample_offset_M(0),
      O => \data_out[31]_i_76__10_n_0\
    );
\data_out[31]_i_77__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__11_n_0\,
      I1 => oversample_offset_M(6),
      I2 => oversample_offset_M(7),
      O => \data_out[31]_i_77__11_n_0\
    );
\data_out[31]_i_78__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__11_n_0\,
      I1 => oversample_offset_M(6),
      I2 => oversample_offset_M(7),
      O => \data_out[31]_i_78__11_n_0\
    );
\data_out[31]_i_79__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__11_n_0\,
      I1 => oversample_offset_M(6),
      I2 => oversample_offset_M(7),
      O => \data_out[31]_i_79__11_n_0\
    );
\data_out[31]_i_80__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \data_out[31]_i_85__11_n_0\,
      I1 => oversample_offset_M(6),
      I2 => oversample_offset_M(7),
      I3 => \clk_counter[8]_i_3__11_n_0\,
      O => \data_out[31]_i_80__11_n_0\
    );
\data_out[31]_i_81__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60090660"
    )
        port map (
      I0 => oversample_offset_M(7),
      I1 => \clk_counter[7]_i_2__11_n_0\,
      I2 => oversample_offset_M(6),
      I3 => \data_out[31]_i_85__11_n_0\,
      I4 => \clk_counter[6]_i_2__11_n_0\,
      O => \data_out[31]_i_81__11_n_0\
    );
\data_out[31]_i_82__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90060990"
    )
        port map (
      I0 => oversample_offset_M(5),
      I1 => \clk_counter[5]_i_2__11_n_0\,
      I2 => oversample_offset_M(4),
      I3 => \data_out[31]_i_106__11_n_0\,
      I4 => \clk_counter[4]_i_2__11_n_0\,
      O => \data_out[31]_i_82__10_n_0\
    );
\data_out[31]_i_83__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9090900609090990"
    )
        port map (
      I0 => oversample_offset_M(3),
      I1 => \MOSI_i_18__11_n_0\,
      I2 => oversample_offset_M(2),
      I3 => oversample_offset_M(0),
      I4 => oversample_offset_M(1),
      I5 => \data_out[31]_i_107__11_n_0\,
      O => \data_out[31]_i_83__11_n_0\
    );
\data_out[31]_i_84__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2814"
    )
        port map (
      I0 => oversample_offset_M(1),
      I1 => oversample_offset_M(0),
      I2 => \clk_counter_reg_n_0_[0]\,
      I3 => \clk_counter_reg_n_0_[1]\,
      O => \data_out[31]_i_84__10_n_0\
    );
\data_out[31]_i_85__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => oversample_offset_M(5),
      I1 => oversample_offset_M(3),
      I2 => oversample_offset_M(1),
      I3 => oversample_offset_M(0),
      I4 => oversample_offset_M(2),
      I5 => oversample_offset_M(4),
      O => \data_out[31]_i_85__11_n_0\
    );
\data_out[31]_i_86__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__10_n_5\,
      O => \data_out[31]_i_86__10_n_0\
    );
\data_out[31]_i_87__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__10_n_5\,
      O => \data_out[31]_i_87__11_n_0\
    );
\data_out[31]_i_88__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__10_n_5\,
      O => \data_out[31]_i_88__11_n_0\
    );
\data_out[31]_i_89__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__10_n_5\,
      O => \data_out[31]_i_89__11_n_0\
    );
\data_out[31]_i_8__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__11_n_14\,
      I1 => \data_out_reg[31]_i_6__10_n_13\,
      I2 => data_out2,
      I3 => \data_out_reg[31]_i_6__10_n_15\,
      I4 => \data_out_reg[31]_i_6__10_n_14\,
      I5 => data_out3,
      O => \data_out[31]_i_8__10_n_0\
    );
\data_out[31]_i_90__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__10_n_5\,
      O => \data_out[31]_i_90__11_n_0\
    );
\data_out[31]_i_91__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__10_n_5\,
      O => \data_out[31]_i_91__11_n_0\
    );
\data_out[31]_i_92__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__10_n_5\,
      O => \data_out[31]_i_92__11_n_0\
    );
\data_out[31]_i_93__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__10_n_5\,
      O => \data_out[31]_i_93__11_n_0\
    );
\data_out[31]_i_94__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__10_n_5\,
      O => \data_out[31]_i_94__11_n_0\
    );
\data_out[31]_i_95__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__10_n_5\,
      O => \data_out[31]_i_95__11_n_0\
    );
\data_out[31]_i_96__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__10_n_5\,
      O => \data_out[31]_i_96__11_n_0\
    );
\data_out[31]_i_97__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__10_n_5\,
      O => \data_out[31]_i_97__11_n_0\
    );
\data_out[31]_i_98__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__10_n_5\,
      O => \data_out[31]_i_98__11_n_0\
    );
\data_out[31]_i_99__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__10_n_5\,
      O => \data_out[31]_i_99__11_n_0\
    );
\data_out[31]_i_9__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \data_out[31]_i_36__11_n_0\,
      I1 => \data_out[31]_i_37__11_n_0\,
      I2 => \data_out[31]_i_38__11_n_0\,
      I3 => \data_out[31]_i_39__11_n_0\,
      I4 => \data_out[31]_i_40__11_n_0\,
      I5 => \data_out[31]_i_41__11_n_0\,
      O => \data_out[31]_i_9__11_n_0\
    );
\data_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[16]_i_1__11_n_0\,
      Q => \^data_out_m\(0),
      R => SS(0)
    );
\data_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[17]_i_1__11_n_0\,
      Q => \^data_out_m\(1),
      R => SS(0)
    );
\data_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[18]_i_1__11_n_0\,
      Q => \^data_out_m\(2),
      R => SS(0)
    );
\data_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[19]_i_1__11_n_0\,
      Q => \^data_out_m\(3),
      R => SS(0)
    );
\data_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[20]_i_1__11_n_0\,
      Q => \^data_out_m\(4),
      R => SS(0)
    );
\data_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[21]_i_1__11_n_0\,
      Q => \^data_out_m\(5),
      R => SS(0)
    );
\data_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[22]_i_1__11_n_0\,
      Q => \^data_out_m\(6),
      R => SS(0)
    );
\data_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[23]_i_1__11_n_0\,
      Q => \^data_out_m\(7),
      R => SS(0)
    );
\data_out_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[24]_i_1__11_n_0\,
      Q => \^data_out_m\(8),
      R => SS(0)
    );
\data_out_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[25]_i_1__11_n_0\,
      Q => \^data_out_m\(9),
      R => SS(0)
    );
\data_out_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[26]_i_1__11_n_0\,
      Q => \^data_out_m\(10),
      R => SS(0)
    );
\data_out_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[27]_i_1__11_n_0\,
      Q => \^data_out_m\(11),
      R => SS(0)
    );
\data_out_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[28]_i_1__11_n_0\,
      Q => \^data_out_m\(12),
      R => SS(0)
    );
\data_out_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[29]_i_1__11_n_0\,
      Q => \^data_out_m\(13),
      R => SS(0)
    );
\data_out_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[30]_i_1__11_n_0\,
      Q => \^data_out_m\(14),
      R => SS(0)
    );
\data_out_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[31]_i_1__11_n_0\,
      Q => \^data_out_m\(15),
      R => SS(0)
    );
\data_out_reg[31]_i_27__10\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_6__10_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_data_out_reg[31]_i_27__10_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \data_out_reg[31]_i_27__10_n_5\,
      CO(1) => \NLW_data_out_reg[31]_i_27__10_CO_UNCONNECTED\(1),
      CO(0) => \data_out_reg[31]_i_27__10_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1) => \data_out[31]_i_42__10_n_0\,
      DI(0) => \data_out[31]_i_43__11_n_0\,
      O(7 downto 2) => \NLW_data_out_reg[31]_i_27__10_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => data_out10(6 downto 5),
      S(7 downto 2) => B"000001",
      S(1) => \data_out[31]_i_44__11_n_0\,
      S(0) => \data_out[31]_i_45__11_n_0\
    );
\data_out_reg[31]_i_34__10\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_data_out_reg[31]_i_34__10_CO_UNCONNECTED\(7 downto 5),
      CO(4) => data_out2,
      CO(3) => \data_out_reg[31]_i_34__10_n_4\,
      CO(2) => \data_out_reg[31]_i_34__10_n_5\,
      CO(1) => \data_out_reg[31]_i_34__10_n_6\,
      CO(0) => \data_out_reg[31]_i_34__10_n_7\,
      DI(7 downto 5) => B"000",
      DI(4) => \data_out[31]_i_46__11_n_0\,
      DI(3) => \data_out[31]_i_47__11_n_0\,
      DI(2) => \data_out[31]_i_48__11_n_0\,
      DI(1) => \data_out[31]_i_49__11_n_0\,
      DI(0) => \data_out[31]_i_50__11_n_0\,
      O(7 downto 0) => \NLW_data_out_reg[31]_i_34__10_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => \data_out[31]_i_51__11_n_0\,
      S(3) => \data_out[31]_i_52__11_n_0\,
      S(2) => \data_out[31]_i_53__11_n_0\,
      S(1) => \data_out[31]_i_54__11_n_0\,
      S(0) => \data_out[31]_i_55__11_n_0\
    );
\data_out_reg[31]_i_35__10\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_56__10_n_0\,
      CI_TOP => '0',
      CO(7) => data_out3,
      CO(6) => \data_out_reg[31]_i_35__10_n_1\,
      CO(5) => \data_out_reg[31]_i_35__10_n_2\,
      CO(4) => \data_out_reg[31]_i_35__10_n_3\,
      CO(3) => \data_out_reg[31]_i_35__10_n_4\,
      CO(2) => \data_out_reg[31]_i_35__10_n_5\,
      CO(1) => \data_out_reg[31]_i_35__10_n_6\,
      CO(0) => \data_out_reg[31]_i_35__10_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_data_out_reg[31]_i_35__10_O_UNCONNECTED\(7 downto 0),
      S(7) => \data_out[31]_i_57__11_n_0\,
      S(6) => \data_out[31]_i_58__11_n_0\,
      S(5) => \data_out[31]_i_59__11_n_0\,
      S(4) => \data_out[31]_i_60__10_n_0\,
      S(3) => \data_out[31]_i_61__11_n_0\,
      S(2) => \data_out[31]_i_62__11_n_0\,
      S(1) => \data_out[31]_i_63__11_n_0\,
      S(0) => \data_out[31]_i_64__11_n_0\
    );
\data_out_reg[31]_i_56__10\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_56__10_n_0\,
      CO(6) => \data_out_reg[31]_i_56__10_n_1\,
      CO(5) => \data_out_reg[31]_i_56__10_n_2\,
      CO(4) => \data_out_reg[31]_i_56__10_n_3\,
      CO(3) => \data_out_reg[31]_i_56__10_n_4\,
      CO(2) => \data_out_reg[31]_i_56__10_n_5\,
      CO(1) => \data_out_reg[31]_i_56__10_n_6\,
      CO(0) => \data_out_reg[31]_i_56__10_n_7\,
      DI(7 downto 5) => B"000",
      DI(4) => \data_out[31]_i_72__11_n_0\,
      DI(3) => \data_out[31]_i_73__11_n_0\,
      DI(2) => \data_out[31]_i_74__11_n_0\,
      DI(1) => \data_out[31]_i_75__11_n_0\,
      DI(0) => \data_out[31]_i_76__10_n_0\,
      O(7 downto 0) => \NLW_data_out_reg[31]_i_56__10_O_UNCONNECTED\(7 downto 0),
      S(7) => \data_out[31]_i_77__11_n_0\,
      S(6) => \data_out[31]_i_78__11_n_0\,
      S(5) => \data_out[31]_i_79__11_n_0\,
      S(4) => \data_out[31]_i_80__11_n_0\,
      S(3) => \data_out[31]_i_81__11_n_0\,
      S(2) => \data_out[31]_i_82__10_n_0\,
      S(1) => \data_out[31]_i_83__11_n_0\,
      S(0) => \data_out[31]_i_84__10_n_0\
    );
\data_out_reg[31]_i_65__11\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_7__11_n_0\,
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_65__11_n_0\,
      CO(6) => \data_out_reg[31]_i_65__11_n_1\,
      CO(5) => \data_out_reg[31]_i_65__11_n_2\,
      CO(4) => \data_out_reg[31]_i_65__11_n_3\,
      CO(3) => \data_out_reg[31]_i_65__11_n_4\,
      CO(2) => \data_out_reg[31]_i_65__11_n_5\,
      CO(1) => \data_out_reg[31]_i_65__11_n_6\,
      CO(0) => \data_out_reg[31]_i_65__11_n_7\,
      DI(7) => \data_out[31]_i_86__10_n_0\,
      DI(6) => \data_out[31]_i_87__11_n_0\,
      DI(5) => \data_out[31]_i_88__11_n_0\,
      DI(4) => \data_out[31]_i_89__11_n_0\,
      DI(3) => \data_out[31]_i_90__11_n_0\,
      DI(2) => \data_out[31]_i_91__11_n_0\,
      DI(1) => \data_out[31]_i_92__11_n_0\,
      DI(0) => \data_out[31]_i_93__11_n_0\,
      O(7) => \data_out_reg[31]_i_65__11_n_8\,
      O(6) => \data_out_reg[31]_i_65__11_n_9\,
      O(5) => \data_out_reg[31]_i_65__11_n_10\,
      O(4) => \data_out_reg[31]_i_65__11_n_11\,
      O(3) => \data_out_reg[31]_i_65__11_n_12\,
      O(2) => \data_out_reg[31]_i_65__11_n_13\,
      O(1) => \data_out_reg[31]_i_65__11_n_14\,
      O(0) => \data_out_reg[31]_i_65__11_n_15\,
      S(7) => \data_out_reg[31]_i_27__10_n_5\,
      S(6) => \data_out_reg[31]_i_27__10_n_5\,
      S(5) => \data_out_reg[31]_i_27__10_n_5\,
      S(4) => \data_out_reg[31]_i_27__10_n_5\,
      S(3) => \data_out_reg[31]_i_27__10_n_5\,
      S(2) => \data_out_reg[31]_i_27__10_n_5\,
      S(1) => \data_out_reg[31]_i_27__10_n_5\,
      S(0) => \data_out_reg[31]_i_27__10_n_5\
    );
\data_out_reg[31]_i_66__11\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_65__11_n_0\,
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_66__11_n_0\,
      CO(6) => \data_out_reg[31]_i_66__11_n_1\,
      CO(5) => \data_out_reg[31]_i_66__11_n_2\,
      CO(4) => \data_out_reg[31]_i_66__11_n_3\,
      CO(3) => \data_out_reg[31]_i_66__11_n_4\,
      CO(2) => \data_out_reg[31]_i_66__11_n_5\,
      CO(1) => \data_out_reg[31]_i_66__11_n_6\,
      CO(0) => \data_out_reg[31]_i_66__11_n_7\,
      DI(7) => \data_out[31]_i_94__11_n_0\,
      DI(6) => \data_out[31]_i_95__11_n_0\,
      DI(5) => \data_out[31]_i_96__11_n_0\,
      DI(4) => \data_out[31]_i_97__11_n_0\,
      DI(3) => \data_out[31]_i_98__11_n_0\,
      DI(2) => \data_out[31]_i_99__11_n_0\,
      DI(1) => \data_out[31]_i_100__11_n_0\,
      DI(0) => \data_out[31]_i_101__11_n_0\,
      O(7) => \data_out_reg[31]_i_66__11_n_8\,
      O(6) => \data_out_reg[31]_i_66__11_n_9\,
      O(5) => \data_out_reg[31]_i_66__11_n_10\,
      O(4) => \data_out_reg[31]_i_66__11_n_11\,
      O(3) => \data_out_reg[31]_i_66__11_n_12\,
      O(2) => \data_out_reg[31]_i_66__11_n_13\,
      O(1) => \data_out_reg[31]_i_66__11_n_14\,
      O(0) => \data_out_reg[31]_i_66__11_n_15\,
      S(7) => \data_out_reg[31]_i_27__10_n_5\,
      S(6) => \data_out_reg[31]_i_27__10_n_5\,
      S(5) => \data_out_reg[31]_i_27__10_n_5\,
      S(4) => \data_out_reg[31]_i_27__10_n_5\,
      S(3) => \data_out_reg[31]_i_27__10_n_5\,
      S(2) => \data_out_reg[31]_i_27__10_n_5\,
      S(1) => \data_out_reg[31]_i_27__10_n_5\,
      S(0) => \data_out_reg[31]_i_27__10_n_5\
    );
\data_out_reg[31]_i_67__11\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_66__11_n_0\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_data_out_reg[31]_i_67__11_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \data_out_reg[31]_i_67__11_n_3\,
      CO(3) => \NLW_data_out_reg[31]_i_67__11_CO_UNCONNECTED\(3),
      CO(2) => \data_out_reg[31]_i_67__11_n_5\,
      CO(1) => \data_out_reg[31]_i_67__11_n_6\,
      CO(0) => \data_out_reg[31]_i_67__11_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => data_out10(28),
      DI(2) => \data_out[31]_i_103__11_n_0\,
      DI(1) => \data_out[31]_i_104__11_n_0\,
      DI(0) => \data_out[31]_i_105__11_n_0\,
      O(7 downto 4) => \NLW_data_out_reg[31]_i_67__11_O_UNCONNECTED\(7 downto 4),
      O(3) => \data_out_reg[31]_i_67__11_n_12\,
      O(2) => \data_out_reg[31]_i_67__11_n_13\,
      O(1) => \data_out_reg[31]_i_67__11_n_14\,
      O(0) => \data_out_reg[31]_i_67__11_n_15\,
      S(7 downto 4) => B"0001",
      S(3) => \data_out_reg[31]_i_27__10_n_5\,
      S(2) => \data_out_reg[31]_i_27__10_n_5\,
      S(1) => \data_out_reg[31]_i_27__10_n_5\,
      S(0) => \data_out_reg[31]_i_27__10_n_5\
    );
\data_out_reg[31]_i_6__10\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_6__10_n_0\,
      CO(6) => \data_out_reg[31]_i_6__10_n_1\,
      CO(5) => \data_out_reg[31]_i_6__10_n_2\,
      CO(4) => \data_out_reg[31]_i_6__10_n_3\,
      CO(3) => \data_out_reg[31]_i_6__10_n_4\,
      CO(2) => \data_out_reg[31]_i_6__10_n_5\,
      CO(1) => \data_out_reg[31]_i_6__10_n_6\,
      CO(0) => \data_out_reg[31]_i_6__10_n_7\,
      DI(7) => \data_out[31]_i_10__10_n_0\,
      DI(6) => \data_out[31]_i_11__10_n_0\,
      DI(5) => \data_out[31]_i_12__11_n_0\,
      DI(4) => \data_out[31]_i_13__11_n_0\,
      DI(3) => oversample_offset_M(2),
      DI(2) => \data_out[31]_i_14__10_n_0\,
      DI(1) => \data_out[31]_i_15__11_n_0\,
      DI(0) => \data_out[31]_i_16__11_n_0\,
      O(7 downto 3) => data_out10(4 downto 0),
      O(2) => \data_out_reg[31]_i_6__10_n_13\,
      O(1) => \data_out_reg[31]_i_6__10_n_14\,
      O(0) => \data_out_reg[31]_i_6__10_n_15\,
      S(7) => \data_out[31]_i_17__11_n_0\,
      S(6) => \data_out[31]_i_18__11_n_0\,
      S(5) => \data_out[31]_i_19__11_n_0\,
      S(4) => \data_out[31]_i_20__11_n_0\,
      S(3) => \data_out[31]_i_21__11_n_0\,
      S(2) => \data_out[31]_i_22__11_n_0\,
      S(1) => \data_out[31]_i_23__10_n_0\,
      S(0) => \data_out[31]_i_24__11_n_0\
    );
\data_out_reg[31]_i_7__11\: unisim.vcomponents.CARRY8
     port map (
      CI => data_out10(0),
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_7__11_n_0\,
      CO(6) => \data_out_reg[31]_i_7__11_n_1\,
      CO(5) => \data_out_reg[31]_i_7__11_n_2\,
      CO(4) => \data_out_reg[31]_i_7__11_n_3\,
      CO(3) => \data_out_reg[31]_i_7__11_n_4\,
      CO(2) => \data_out_reg[31]_i_7__11_n_5\,
      CO(1) => \data_out_reg[31]_i_7__11_n_6\,
      CO(0) => \data_out_reg[31]_i_7__11_n_7\,
      DI(7) => \data_out[31]_i_25__11_n_0\,
      DI(6) => \data_out[31]_i_26__11_n_0\,
      DI(5 downto 0) => data_out10(6 downto 1),
      O(7) => \data_out_reg[31]_i_7__11_n_8\,
      O(6) => \data_out_reg[31]_i_7__11_n_9\,
      O(5) => \data_out_reg[31]_i_7__11_n_10\,
      O(4) => \data_out_reg[31]_i_7__11_n_11\,
      O(3) => \data_out_reg[31]_i_7__11_n_12\,
      O(2) => \data_out_reg[31]_i_7__11_n_13\,
      O(1) => \data_out_reg[31]_i_7__11_n_14\,
      O(0) => \data_out_reg[31]_i_7__11_n_15\,
      S(7) => \data_out_reg[31]_i_27__10_n_5\,
      S(6) => \data_out_reg[31]_i_27__10_n_5\,
      S(5) => \data_out[31]_i_28__11_n_0\,
      S(4) => \data_out[31]_i_29__11_n_0\,
      S(3) => \data_out[31]_i_30__11_n_0\,
      S(2) => \data_out[31]_i_31__11_n_0\,
      S(1) => \data_out[31]_i_32__11_n_0\,
      S(0) => \data_out[31]_i_33__10_n_0\
    );
\done_cs_hold_counter[0]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \done_cs_hold_counter[3]_i_2__11_n_0\,
      I1 => \done_cs_hold_counter_reg_n_0_[0]\,
      O => \done_cs_hold_counter[0]_i_1__11_n_0\
    );
\done_cs_hold_counter[1]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \done_cs_hold_counter[3]_i_2__11_n_0\,
      I1 => \done_cs_hold_counter_reg_n_0_[1]\,
      I2 => \done_cs_hold_counter_reg_n_0_[0]\,
      O => \done_cs_hold_counter[1]_i_1__11_n_0\
    );
\done_cs_hold_counter[2]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A802"
    )
        port map (
      I0 => \done_cs_hold_counter[3]_i_2__11_n_0\,
      I1 => \done_cs_hold_counter_reg_n_0_[0]\,
      I2 => \done_cs_hold_counter_reg_n_0_[1]\,
      I3 => \done_cs_hold_counter_reg_n_0_[2]\,
      O => \done_cs_hold_counter[2]_i_1__11_n_0\
    );
\done_cs_hold_counter[3]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80002"
    )
        port map (
      I0 => \done_cs_hold_counter[3]_i_2__11_n_0\,
      I1 => \done_cs_hold_counter_reg_n_0_[2]\,
      I2 => \done_cs_hold_counter_reg_n_0_[1]\,
      I3 => \done_cs_hold_counter_reg_n_0_[0]\,
      I4 => \done_cs_hold_counter_reg_n_0_[3]\,
      O => \done_cs_hold_counter[3]_i_1__11_n_0\
    );
\done_cs_hold_counter[3]_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02020200"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \FSM_sequential_state[2]_i_3__11_n_0\,
      I4 => \done_cs_hold_counter_reg_n_0_[6]\,
      O => \done_cs_hold_counter[3]_i_2__11_n_0\
    );
\done_cs_hold_counter[4]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF0001FFFF"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[3]\,
      I1 => \done_cs_hold_counter_reg_n_0_[0]\,
      I2 => \done_cs_hold_counter_reg_n_0_[1]\,
      I3 => \done_cs_hold_counter_reg_n_0_[2]\,
      I4 => \state__0\(2),
      I5 => \done_cs_hold_counter_reg_n_0_[4]\,
      O => \done_cs_hold_counter[4]_i_1__11_n_0\
    );
\done_cs_hold_counter[5]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C008"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[6]\,
      I1 => \state__0\(2),
      I2 => \done_cs_hold_counter[5]_i_2__11_n_0\,
      I3 => \done_cs_hold_counter_reg_n_0_[5]\,
      O => \done_cs_hold_counter[5]_i_1__11_n_0\
    );
\done_cs_hold_counter[5]_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[4]\,
      I1 => \done_cs_hold_counter_reg_n_0_[2]\,
      I2 => \done_cs_hold_counter_reg_n_0_[1]\,
      I3 => \done_cs_hold_counter_reg_n_0_[0]\,
      I4 => \done_cs_hold_counter_reg_n_0_[3]\,
      O => \done_cs_hold_counter[5]_i_2__11_n_0\
    );
\done_cs_hold_counter[6]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      O => \done_cs_hold_counter[6]_i_1__10_n_0\
    );
\done_cs_hold_counter[6]_i_2__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \FSM_sequential_state[2]_i_3__11_n_0\,
      I2 => \done_cs_hold_counter_reg_n_0_[6]\,
      O => \done_cs_hold_counter[6]_i_2__10_n_0\
    );
\done_cs_hold_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \done_cs_hold_counter[6]_i_1__10_n_0\,
      D => \done_cs_hold_counter[0]_i_1__11_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[0]\,
      R => SS(0)
    );
\done_cs_hold_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \done_cs_hold_counter[6]_i_1__10_n_0\,
      D => \done_cs_hold_counter[1]_i_1__11_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[1]\,
      R => SS(0)
    );
\done_cs_hold_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \done_cs_hold_counter[6]_i_1__10_n_0\,
      D => \done_cs_hold_counter[2]_i_1__11_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[2]\,
      R => SS(0)
    );
\done_cs_hold_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \done_cs_hold_counter[6]_i_1__10_n_0\,
      D => \done_cs_hold_counter[3]_i_1__11_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[3]\,
      R => SS(0)
    );
\done_cs_hold_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \done_cs_hold_counter[6]_i_1__10_n_0\,
      D => \done_cs_hold_counter[4]_i_1__11_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[4]\,
      S => SS(0)
    );
\done_cs_hold_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \done_cs_hold_counter[6]_i_1__10_n_0\,
      D => \done_cs_hold_counter[5]_i_1__11_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[5]\,
      R => SS(0)
    );
\done_cs_hold_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \done_cs_hold_counter[6]_i_1__10_n_0\,
      D => \done_cs_hold_counter[6]_i_2__10_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[6]\,
      R => SS(0)
    );
\fifo_data_in[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A888AAAAA888A888"
    )
        port map (
      I0 => rstn,
      I1 => Q(0),
      I2 => \^fsm_onehot_state_reg[5]\,
      I3 => \fifo_data_in_reg[0]\,
      I4 => zcheck_global_channel(0),
      I5 => \fifo_data_in_reg[0]_0\,
      O => E(0)
    );
\padding_counter[0]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \padding_counter[4]_i_2__10_n_0\,
      I1 => \padding_counter_reg_n_0_[0]\,
      O => \padding_counter[0]_i_1__11_n_0\
    );
\padding_counter[1]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \padding_counter[4]_i_2__10_n_0\,
      I1 => \padding_counter_reg_n_0_[1]\,
      I2 => \padding_counter_reg_n_0_[0]\,
      O => \padding_counter[1]_i_1__11_n_0\
    );
\padding_counter[2]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A802"
    )
        port map (
      I0 => \padding_counter[4]_i_2__10_n_0\,
      I1 => \padding_counter_reg_n_0_[0]\,
      I2 => \padding_counter_reg_n_0_[1]\,
      I3 => \padding_counter_reg_n_0_[2]\,
      O => \padding_counter[2]_i_1__11_n_0\
    );
\padding_counter[3]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDDDD7"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \padding_counter_reg_n_0_[3]\,
      I2 => \padding_counter_reg_n_0_[0]\,
      I3 => \padding_counter_reg_n_0_[1]\,
      I4 => \padding_counter_reg_n_0_[2]\,
      O => \padding_counter[3]_i_1__11_n_0\
    );
\padding_counter[4]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000002"
    )
        port map (
      I0 => \padding_counter[4]_i_2__10_n_0\,
      I1 => \padding_counter_reg_n_0_[3]\,
      I2 => \padding_counter_reg_n_0_[0]\,
      I3 => \padding_counter_reg_n_0_[1]\,
      I4 => \padding_counter_reg_n_0_[2]\,
      I5 => \padding_counter_reg_n_0_[4]\,
      O => \padding_counter[4]_i_1__11_n_0\
    );
\padding_counter[4]_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \padding_counter_reg_n_0_[6]\,
      I2 => \FSM_sequential_state[1]_i_2__10_n_0\,
      I3 => \state__0\(0),
      O => \padding_counter[4]_i_2__10_n_0\
    );
\padding_counter[5]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A008"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \padding_counter_reg_n_0_[6]\,
      I2 => \padding_counter[5]_i_2__11_n_0\,
      I3 => \padding_counter_reg_n_0_[5]\,
      O => \padding_counter[5]_i_1__11_n_0\
    );
\padding_counter[5]_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \padding_counter_reg_n_0_[4]\,
      I1 => \padding_counter_reg_n_0_[2]\,
      I2 => \padding_counter_reg_n_0_[1]\,
      I3 => \padding_counter_reg_n_0_[0]\,
      I4 => \padding_counter_reg_n_0_[3]\,
      O => \padding_counter[5]_i_2__11_n_0\
    );
\padding_counter[6]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      O => \padding_counter[6]_i_1__10_n_0\
    );
\padding_counter[6]_i_2__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \FSM_sequential_state[1]_i_2__10_n_0\,
      I2 => \padding_counter_reg_n_0_[6]\,
      O => \padding_counter[6]_i_2__10_n_0\
    );
\padding_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__10_n_0\,
      D => \padding_counter[0]_i_1__11_n_0\,
      Q => \padding_counter_reg_n_0_[0]\,
      R => SS(0)
    );
\padding_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__10_n_0\,
      D => \padding_counter[1]_i_1__11_n_0\,
      Q => \padding_counter_reg_n_0_[1]\,
      R => SS(0)
    );
\padding_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__10_n_0\,
      D => \padding_counter[2]_i_1__11_n_0\,
      Q => \padding_counter_reg_n_0_[2]\,
      R => SS(0)
    );
\padding_counter_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__10_n_0\,
      D => \padding_counter[3]_i_1__11_n_0\,
      Q => \padding_counter_reg_n_0_[3]\,
      S => SS(0)
    );
\padding_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__10_n_0\,
      D => \padding_counter[4]_i_1__11_n_0\,
      Q => \padding_counter_reg_n_0_[4]\,
      R => SS(0)
    );
\padding_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__10_n_0\,
      D => \padding_counter[5]_i_1__11_n_0\,
      Q => \padding_counter_reg_n_0_[5]\,
      R => SS(0)
    );
\padding_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__10_n_0\,
      D => \padding_counter[6]_i_2__10_n_0\,
      Q => \padding_counter_reg_n_0_[6]\,
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cable_delay_tester_rhs_256_0_0_rhs_spi_master_12 is
  port (
    \FSM_sequential_state_reg[2]_0\ : out STD_LOGIC;
    \FSM_sequential_state_reg[2]_1\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out_N : out STD_LOGIC_VECTOR ( 15 downto 0 );
    MOSI_N : out STD_LOGIC;
    \channel[7]_i_7\ : in STD_LOGIC;
    \channel[7]_i_7_0\ : in STD_LOGIC;
    \channel[7]_i_7_1\ : in STD_LOGIC;
    \channel[7]_i_7_2\ : in STD_LOGIC;
    \channel[7]_i_7_3\ : in STD_LOGIC;
    \FSM_onehot_state[14]_i_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    oversample_offset_N : in STD_LOGIC_VECTOR ( 7 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    MOSI_reg_0 : in STD_LOGIC_VECTOR ( 22 downto 0 );
    \MOSI_reg_i_9__11_0\ : in STD_LOGIC;
    \MOSI_reg_i_7__11_0\ : in STD_LOGIC;
    \MOSI_reg_i_7__11_1\ : in STD_LOGIC;
    \MOSI_reg_i_7__11_2\ : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_0\ : in STD_LOGIC;
    MISO_N : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cable_delay_tester_rhs_256_0_0_rhs_spi_master_12 : entity is "rhs_spi_master";
end cable_delay_tester_rhs_256_0_0_rhs_spi_master_12;

architecture STRUCTURE of cable_delay_tester_rhs_256_0_0_rhs_spi_master_12 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_sequential_state[0]_i_2__12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_3__12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_4__12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_1__12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_2__11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_1__12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_3__12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_4__12_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[2]_1\ : STD_LOGIC;
  signal \^mosi_n\ : STD_LOGIC;
  signal \MOSI_i_10__12_n_0\ : STD_LOGIC;
  signal \MOSI_i_11__12_n_0\ : STD_LOGIC;
  signal \MOSI_i_12__12_n_0\ : STD_LOGIC;
  signal \MOSI_i_13__12_n_0\ : STD_LOGIC;
  signal \MOSI_i_14__12_n_0\ : STD_LOGIC;
  signal \MOSI_i_15__12_n_0\ : STD_LOGIC;
  signal \MOSI_i_16__12_n_0\ : STD_LOGIC;
  signal \MOSI_i_17__12_n_0\ : STD_LOGIC;
  signal \MOSI_i_18__12_n_0\ : STD_LOGIC;
  signal \MOSI_i_19__12_n_0\ : STD_LOGIC;
  signal \MOSI_i_1__12_n_0\ : STD_LOGIC;
  signal \MOSI_i_2__12_n_0\ : STD_LOGIC;
  signal \MOSI_i_3__12_n_0\ : STD_LOGIC;
  signal \MOSI_i_4__12_n_0\ : STD_LOGIC;
  signal \MOSI_i_5__12_n_0\ : STD_LOGIC;
  signal \MOSI_i_6__12_n_0\ : STD_LOGIC;
  signal \MOSI_reg_i_7__11_n_0\ : STD_LOGIC;
  signal \MOSI_reg_i_8__11_n_0\ : STD_LOGIC;
  signal \MOSI_reg_i_9__11_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal clk_counter : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \clk_counter[0]_i_1__12_n_0\ : STD_LOGIC;
  signal \clk_counter[1]_i_1__12_n_0\ : STD_LOGIC;
  signal \clk_counter[2]_i_1__12_n_0\ : STD_LOGIC;
  signal \clk_counter[3]_i_1__12_n_0\ : STD_LOGIC;
  signal \clk_counter[4]_i_1__12_n_0\ : STD_LOGIC;
  signal \clk_counter[4]_i_2__12_n_0\ : STD_LOGIC;
  signal \clk_counter[5]_i_1__12_n_0\ : STD_LOGIC;
  signal \clk_counter[5]_i_2__12_n_0\ : STD_LOGIC;
  signal \clk_counter[6]_i_2__12_n_0\ : STD_LOGIC;
  signal \clk_counter[6]_i_3__11_n_0\ : STD_LOGIC;
  signal \clk_counter[7]_i_1__12_n_0\ : STD_LOGIC;
  signal \clk_counter[7]_i_2__12_n_0\ : STD_LOGIC;
  signal \clk_counter[8]_i_1__12_n_0\ : STD_LOGIC;
  signal \clk_counter[8]_i_2__12_n_0\ : STD_LOGIC;
  signal \clk_counter[8]_i_3__12_n_0\ : STD_LOGIC;
  signal \clk_counter[8]_i_4__11_n_0\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[8]\ : STD_LOGIC;
  signal data_out10 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal data_out1_in : STD_LOGIC_VECTOR ( 31 to 31 );
  signal data_out2 : STD_LOGIC;
  signal data_out3 : STD_LOGIC;
  signal \data_out[16]_i_1__12_n_0\ : STD_LOGIC;
  signal \data_out[17]_i_1__12_n_0\ : STD_LOGIC;
  signal \data_out[18]_i_1__12_n_0\ : STD_LOGIC;
  signal \data_out[19]_i_1__12_n_0\ : STD_LOGIC;
  signal \data_out[20]_i_1__12_n_0\ : STD_LOGIC;
  signal \data_out[21]_i_1__12_n_0\ : STD_LOGIC;
  signal \data_out[22]_i_1__12_n_0\ : STD_LOGIC;
  signal \data_out[23]_i_1__12_n_0\ : STD_LOGIC;
  signal \data_out[23]_i_2__12_n_0\ : STD_LOGIC;
  signal \data_out[24]_i_1__12_n_0\ : STD_LOGIC;
  signal \data_out[24]_i_2__12_n_0\ : STD_LOGIC;
  signal \data_out[25]_i_1__12_n_0\ : STD_LOGIC;
  signal \data_out[25]_i_2__12_n_0\ : STD_LOGIC;
  signal \data_out[26]_i_1__12_n_0\ : STD_LOGIC;
  signal \data_out[26]_i_2__12_n_0\ : STD_LOGIC;
  signal \data_out[27]_i_1__12_n_0\ : STD_LOGIC;
  signal \data_out[27]_i_2__12_n_0\ : STD_LOGIC;
  signal \data_out[27]_i_3__12_n_0\ : STD_LOGIC;
  signal \data_out[28]_i_1__12_n_0\ : STD_LOGIC;
  signal \data_out[28]_i_2__12_n_0\ : STD_LOGIC;
  signal \data_out[29]_i_1__12_n_0\ : STD_LOGIC;
  signal \data_out[29]_i_2__12_n_0\ : STD_LOGIC;
  signal \data_out[30]_i_1__12_n_0\ : STD_LOGIC;
  signal \data_out[30]_i_2__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_100__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_101__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_103__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_104__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_105__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_106__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_107__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_10__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_11__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_12__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_13__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_14__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_15__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_16__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_17__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_18__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_19__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_1__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_20__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_21__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_22__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_23__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_24__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_25__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_26__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_28__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_29__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_30__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_31__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_32__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_33__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_36__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_37__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_38__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_39__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_3__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_40__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_41__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_42__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_43__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_44__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_45__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_46__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_47__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_48__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_49__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_4__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_50__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_51__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_52__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_53__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_54__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_55__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_57__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_58__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_59__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_5__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_60__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_61__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_62__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_63__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_64__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_68__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_69__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_70__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_71__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_72__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_73__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_74__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_75__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_76__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_77__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_78__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_79__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_80__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_81__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_82__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_83__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_84__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_85__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_86__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_87__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_88__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_89__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_8__11_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_90__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_91__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_92__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_93__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_94__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_95__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_96__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_97__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_98__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_99__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_9__12_n_0\ : STD_LOGIC;
  signal \^data_out_n\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \data_out_reg[31]_i_27__11_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_27__11_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_34__11_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_34__11_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_34__11_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_34__11_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__11_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__11_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__11_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__11_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__11_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__11_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__11_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__11_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__11_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__11_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__11_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__11_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__11_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__11_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__11_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__12_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__12_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__12_n_10\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__12_n_11\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__12_n_12\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__12_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__12_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__12_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__12_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__12_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__12_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__12_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__12_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__12_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__12_n_8\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__12_n_9\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__12_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__12_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__12_n_10\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__12_n_11\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__12_n_12\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__12_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__12_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__12_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__12_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__12_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__12_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__12_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__12_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__12_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__12_n_8\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__12_n_9\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__12_n_12\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__12_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__12_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__12_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__12_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__12_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__12_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__12_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__11_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__11_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__11_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__11_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__11_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__11_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__11_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__11_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__11_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__11_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__11_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__12_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__12_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__12_n_10\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__12_n_11\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__12_n_12\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__12_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__12_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__12_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__12_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__12_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__12_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__12_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__12_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__12_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__12_n_8\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__12_n_9\ : STD_LOGIC;
  signal \done_cs_hold_counter[0]_i_1__12_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[1]_i_1__12_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[2]_i_1__12_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[3]_i_1__12_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[3]_i_2__12_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[4]_i_1__12_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[5]_i_1__12_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[5]_i_2__12_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[6]_i_2__11_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \padding_counter[0]_i_1__12_n_0\ : STD_LOGIC;
  signal \padding_counter[1]_i_1__12_n_0\ : STD_LOGIC;
  signal \padding_counter[2]_i_1__12_n_0\ : STD_LOGIC;
  signal \padding_counter[3]_i_1__12_n_0\ : STD_LOGIC;
  signal \padding_counter[4]_i_1__12_n_0\ : STD_LOGIC;
  signal \padding_counter[4]_i_2__11_n_0\ : STD_LOGIC;
  signal \padding_counter[5]_i_1__12_n_0\ : STD_LOGIC;
  signal \padding_counter[5]_i_2__12_n_0\ : STD_LOGIC;
  signal \padding_counter[6]_i_1__11_n_0\ : STD_LOGIC;
  signal \padding_counter[6]_i_2__11_n_0\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \state__1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_data_out_reg[31]_i_27__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_data_out_reg[31]_i_27__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_data_out_reg[31]_i_34__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_data_out_reg[31]_i_34__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_data_out_reg[31]_i_35__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_data_out_reg[31]_i_56__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_data_out_reg[31]_i_67__12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_data_out_reg[31]_i_67__12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_3__12\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__12\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_2__12\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_4__12\ : label is "soft_lutpair324";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "PRE_BUSY:001,BUSY:010,POST_BUSY:011,DONE:100,READY:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "PRE_BUSY:001,BUSY:010,POST_BUSY:011,DONE:100,READY:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[2]\ : label is "PRE_BUSY:001,BUSY:010,POST_BUSY:011,DONE:100,READY:000";
  attribute SOFT_HLUTNM of \MOSI_i_11__12\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \MOSI_i_18__12\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \MOSI_i_3__12\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \clk_counter[0]_i_1__12\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \clk_counter[1]_i_1__12\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \clk_counter[2]_i_1__12\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \clk_counter[3]_i_1__12\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \clk_counter[4]_i_1__12\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \clk_counter[4]_i_2__12\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \clk_counter[6]_i_1__12\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \clk_counter[6]_i_3__11\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \clk_counter[7]_i_1__12\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \clk_counter[7]_i_2__12\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \clk_counter[8]_i_2__12\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \clk_counter[8]_i_3__12\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \clk_counter[8]_i_4__11\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \data_out[23]_i_2__12\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \data_out[24]_i_2__12\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \data_out[25]_i_2__12\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \data_out[26]_i_2__12\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \data_out[27]_i_2__12\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \data_out[28]_i_2__12\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \data_out[29]_i_2__12\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \data_out[30]_i_2__12\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \data_out[31]_i_107__12\ : label is "soft_lutpair311";
  attribute HLUTNM : string;
  attribute HLUTNM of \data_out[31]_i_11__11\ : label is "lutpair12";
  attribute HLUTNM of \data_out[31]_i_19__12\ : label is "lutpair12";
  attribute SOFT_HLUTNM of \data_out[31]_i_2__12\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \data_out[31]_i_3__12\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \data_out[31]_i_4__12\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \data_out[31]_i_5__12\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \data_out[31]_i_69__12\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \data_out[31]_i_70__12\ : label is "soft_lutpair317";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \data_out_reg[31]_i_34__11\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \data_out_reg[31]_i_35__11\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \data_out_reg[31]_i_56__11\ : label is 11;
  attribute SOFT_HLUTNM of \done_cs_hold_counter[0]_i_1__12\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[1]_i_1__12\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[2]_i_1__12\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[3]_i_1__12\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[3]_i_2__12\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[6]_i_2__11\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \padding_counter[1]_i_1__12\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \padding_counter[2]_i_1__12\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \padding_counter[4]_i_2__11\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \padding_counter[5]_i_1__12\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \padding_counter[6]_i_2__11\ : label is "soft_lutpair327";
begin
  E(0) <= \^e\(0);
  \FSM_sequential_state_reg[2]_1\ <= \^fsm_sequential_state_reg[2]_1\;
  MOSI_N <= \^mosi_n\;
  Q(0) <= \^q\(0);
  data_out_N(15 downto 0) <= \^data_out_n\(15 downto 0);
ClockDivideByEight: entity work.cable_delay_tester_rhs_256_0_0_clock_divider_16
     port map (
      Q(2) => \^q\(0),
      Q(1 downto 0) => \state__0\(1 downto 0),
      clk => clk,
      \counter[0]_i_3__12_0\(3) => \clk_counter_reg_n_0_[8]\,
      \counter[0]_i_3__12_0\(2) => \clk_counter_reg_n_0_[7]\,
      \counter[0]_i_3__12_0\(1) => \clk_counter_reg_n_0_[6]\,
      \counter[0]_i_3__12_0\(0) => \clk_counter_reg_n_0_[5]\
    );
\FSM_onehot_state[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \^q\(0),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \FSM_onehot_state[14]_i_2\(2),
      I4 => \FSM_onehot_state[14]_i_2\(0),
      I5 => \FSM_onehot_state[14]_i_2\(1),
      O => \^fsm_sequential_state_reg[2]_1\
    );
\FSM_sequential_state[0]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3322333022220030"
    )
        port map (
      I0 => \FSM_sequential_state[0]_i_2__12_n_0\,
      I1 => \^q\(0),
      I2 => \FSM_sequential_state_reg[0]_0\,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      I5 => \FSM_sequential_state[0]_i_3__12_n_0\,
      O => \state__1\(0)
    );
\FSM_sequential_state[0]_i_2__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[6]\,
      I1 => \clk_counter_reg_n_0_[7]\,
      I2 => \clk_counter_reg_n_0_[5]\,
      I3 => \clk_counter_reg_n_0_[8]\,
      I4 => \FSM_sequential_state[0]_i_4__12_n_0\,
      O => \FSM_sequential_state[0]_i_2__12_n_0\
    );
\FSM_sequential_state[0]_i_3__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \padding_counter_reg_n_0_[6]\,
      I1 => \FSM_sequential_state[1]_i_2__11_n_0\,
      O => \FSM_sequential_state[0]_i_3__12_n_0\
    );
\FSM_sequential_state[0]_i_4__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[2]\,
      I1 => \clk_counter_reg_n_0_[3]\,
      I2 => \clk_counter_reg_n_0_[4]\,
      I3 => \clk_counter_reg_n_0_[1]\,
      I4 => \clk_counter_reg_n_0_[0]\,
      I5 => \state__0\(0),
      O => \FSM_sequential_state[0]_i_4__12_n_0\
    );
\FSM_sequential_state[1]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55510004"
    )
        port map (
      I0 => \^q\(0),
      I1 => \state__0\(0),
      I2 => \FSM_sequential_state[1]_i_2__11_n_0\,
      I3 => \padding_counter_reg_n_0_[6]\,
      I4 => \state__0\(1),
      O => \FSM_sequential_state[1]_i_1__12_n_0\
    );
\FSM_sequential_state[1]_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \padding_counter_reg_n_0_[5]\,
      I1 => \padding_counter_reg_n_0_[3]\,
      I2 => \padding_counter_reg_n_0_[0]\,
      I3 => \padding_counter_reg_n_0_[1]\,
      I4 => \padding_counter_reg_n_0_[2]\,
      I5 => \padding_counter_reg_n_0_[4]\,
      O => \FSM_sequential_state[1]_i_2__11_n_0\
    );
\FSM_sequential_state[2]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => \^q\(0),
      O => \FSM_sequential_state[2]_i_1__12_n_0\
    );
\FSM_sequential_state[2]_i_2__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEF0EE00"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[6]\,
      I1 => \FSM_sequential_state[2]_i_3__12_n_0\,
      I2 => \state__0\(1),
      I3 => \^q\(0),
      I4 => \FSM_sequential_state[2]_i_4__12_n_0\,
      O => \state__1\(2)
    );
\FSM_sequential_state[2]_i_3__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[5]\,
      I1 => \done_cs_hold_counter_reg_n_0_[3]\,
      I2 => \done_cs_hold_counter_reg_n_0_[0]\,
      I3 => \done_cs_hold_counter_reg_n_0_[1]\,
      I4 => \done_cs_hold_counter_reg_n_0_[2]\,
      I5 => \done_cs_hold_counter_reg_n_0_[4]\,
      O => \FSM_sequential_state[2]_i_3__12_n_0\
    );
\FSM_sequential_state[2]_i_4__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \FSM_sequential_state[1]_i_2__11_n_0\,
      I2 => \padding_counter_reg_n_0_[6]\,
      O => \FSM_sequential_state[2]_i_4__12_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \FSM_sequential_state[2]_i_1__12_n_0\,
      D => \state__1\(0),
      Q => \state__0\(0),
      R => SS(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \FSM_sequential_state[2]_i_1__12_n_0\,
      D => \FSM_sequential_state[1]_i_1__12_n_0\,
      Q => \state__0\(1),
      R => SS(0)
    );
\FSM_sequential_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \FSM_sequential_state[2]_i_1__12_n_0\,
      D => \state__1\(2),
      Q => \^q\(0),
      R => SS(0)
    );
\MOSI_i_10__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FFFFFF47FF0000"
    )
        port map (
      I0 => MOSI_reg_0(19),
      I1 => \clk_counter[4]_i_2__12_n_0\,
      I2 => MOSI_reg_0(20),
      I3 => \MOSI_i_18__12_n_0\,
      I4 => \clk_counter[5]_i_2__12_n_0\,
      I5 => \MOSI_i_19__12_n_0\,
      O => \MOSI_i_10__12_n_0\
    );
\MOSI_i_11__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[3]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[2]\,
      O => \MOSI_i_11__12_n_0\
    );
\MOSI_i_12__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => MOSI_reg_0(11),
      I1 => \MOSI_reg_i_7__11_0\,
      I2 => \clk_counter[4]_i_2__12_n_0\,
      I3 => \MOSI_reg_i_7__11_1\,
      I4 => \MOSI_i_18__12_n_0\,
      I5 => \MOSI_reg_i_7__11_2\,
      O => \MOSI_i_12__12_n_0\
    );
\MOSI_i_13__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => MOSI_reg_0(7),
      I1 => MOSI_reg_0(8),
      I2 => \clk_counter[4]_i_2__12_n_0\,
      I3 => MOSI_reg_0(9),
      I4 => \MOSI_i_18__12_n_0\,
      I5 => MOSI_reg_0(10),
      O => \MOSI_i_13__12_n_0\
    );
\MOSI_i_14__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => MOSI_reg_0(3),
      I1 => MOSI_reg_0(4),
      I2 => \clk_counter[4]_i_2__12_n_0\,
      I3 => MOSI_reg_0(5),
      I4 => \MOSI_i_18__12_n_0\,
      I5 => MOSI_reg_0(6),
      O => \MOSI_i_14__12_n_0\
    );
\MOSI_i_15__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => MOSI_reg_0(22),
      I1 => MOSI_reg_0(0),
      I2 => \clk_counter[4]_i_2__12_n_0\,
      I3 => MOSI_reg_0(1),
      I4 => \MOSI_i_18__12_n_0\,
      I5 => MOSI_reg_0(2),
      O => \MOSI_i_15__12_n_0\
    );
\MOSI_i_16__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => MOSI_reg_0(15),
      I1 => MOSI_reg_0(16),
      I2 => \clk_counter[4]_i_2__12_n_0\,
      I3 => MOSI_reg_0(17),
      I4 => \MOSI_i_11__12_n_0\,
      I5 => MOSI_reg_0(18),
      O => \MOSI_i_16__12_n_0\
    );
\MOSI_i_17__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \MOSI_reg_i_9__11_0\,
      I1 => MOSI_reg_0(12),
      I2 => \clk_counter[4]_i_2__12_n_0\,
      I3 => MOSI_reg_0(13),
      I4 => \MOSI_i_11__12_n_0\,
      I5 => MOSI_reg_0(14),
      O => \MOSI_i_17__12_n_0\
    );
\MOSI_i_18__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[2]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => \clk_counter_reg_n_0_[0]\,
      I3 => \clk_counter_reg_n_0_[3]\,
      O => \MOSI_i_18__12_n_0\
    );
\MOSI_i_19__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F700F7F7"
    )
        port map (
      I0 => MOSI_reg_0(20),
      I1 => \MOSI_i_18__12_n_0\,
      I2 => \clk_counter_reg_n_0_[4]\,
      I3 => \clk_counter[4]_i_2__12_n_0\,
      I4 => MOSI_reg_0(21),
      O => \MOSI_i_19__12_n_0\
    );
\MOSI_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBABBAAA88A88AAA"
    )
        port map (
      I0 => \MOSI_i_2__12_n_0\,
      I1 => \MOSI_i_3__12_n_0\,
      I2 => \state__0\(0),
      I3 => \^q\(0),
      I4 => \state__0\(1),
      I5 => \^mosi_n\,
      O => \MOSI_i_1__12_n_0\
    );
\MOSI_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F004040"
    )
        port map (
      I0 => \MOSI_i_4__12_n_0\,
      I1 => \MOSI_i_5__12_n_0\,
      I2 => \state__0\(1),
      I3 => MOSI_reg_0(22),
      I4 => \state__0\(0),
      I5 => \^q\(0),
      O => \MOSI_i_2__12_n_0\
    );
\MOSI_i_3__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \MOSI_i_6__12_n_0\,
      I1 => \^q\(0),
      I2 => \clk_counter_reg_n_0_[2]\,
      I3 => \clk_counter_reg_n_0_[1]\,
      I4 => \clk_counter_reg_n_0_[0]\,
      O => \MOSI_i_3__12_n_0\
    );
\MOSI_i_4__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202100252521552"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[7]\,
      I1 => \MOSI_reg_i_7__11_n_0\,
      I2 => \clk_counter_reg_n_0_[6]\,
      I3 => \clk_counter_reg_n_0_[5]\,
      I4 => \clk_counter[8]_i_4__11_n_0\,
      I5 => \MOSI_reg_i_8__11_n_0\,
      O => \MOSI_i_4__12_n_0\
    );
\MOSI_i_5__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"771777D7CCFCFFFF"
    )
        port map (
      I0 => \MOSI_reg_i_9__11_n_0\,
      I1 => \clk_counter_reg_n_0_[6]\,
      I2 => \clk_counter_reg_n_0_[5]\,
      I3 => \clk_counter[8]_i_4__11_n_0\,
      I4 => \MOSI_i_10__12_n_0\,
      I5 => \clk_counter_reg_n_0_[7]\,
      O => \MOSI_i_5__12_n_0\
    );
\MOSI_i_6__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFDFFFDFDFDF"
    )
        port map (
      I0 => \clk_counter[6]_i_2__12_n_0\,
      I1 => \clk_counter[7]_i_2__12_n_0\,
      I2 => \clk_counter[8]_i_3__12_n_0\,
      I3 => \clk_counter[5]_i_2__12_n_0\,
      I4 => \MOSI_i_11__12_n_0\,
      I5 => \clk_counter_reg_n_0_[4]\,
      O => \MOSI_i_6__12_n_0\
    );
MOSI_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \MOSI_i_1__12_n_0\,
      Q => \^mosi_n\,
      R => SS(0)
    );
\MOSI_reg_i_7__11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \MOSI_i_12__12_n_0\,
      I1 => \MOSI_i_13__12_n_0\,
      O => \MOSI_reg_i_7__11_n_0\,
      S => \clk_counter[5]_i_2__12_n_0\
    );
\MOSI_reg_i_8__11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \MOSI_i_14__12_n_0\,
      I1 => \MOSI_i_15__12_n_0\,
      O => \MOSI_reg_i_8__11_n_0\,
      S => \clk_counter[5]_i_2__12_n_0\
    );
\MOSI_reg_i_9__11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \MOSI_i_16__12_n_0\,
      I1 => \MOSI_i_17__12_n_0\,
      O => \MOSI_reg_i_9__11_n_0\,
      S => \clk_counter[5]_i_2__12_n_0\
    );
\channel[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[2]_1\,
      I1 => \channel[7]_i_7\,
      I2 => \channel[7]_i_7_0\,
      I3 => \channel[7]_i_7_1\,
      I4 => \channel[7]_i_7_2\,
      I5 => \channel[7]_i_7_3\,
      O => \FSM_sequential_state_reg[2]_0\
    );
\clk_counter[0]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \clk_counter_reg_n_0_[0]\,
      O => \clk_counter[0]_i_1__12_n_0\
    );
\clk_counter[1]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[1]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \state__0\(1),
      O => \clk_counter[1]_i_1__12_n_0\
    );
\clk_counter[2]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DDD7"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \clk_counter_reg_n_0_[2]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[0]\,
      O => \clk_counter[2]_i_1__12_n_0\
    );
\clk_counter[3]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA9FFFF"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[3]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[2]\,
      I4 => \state__0\(1),
      O => \clk_counter[3]_i_1__12_n_0\
    );
\clk_counter[4]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \clk_counter[4]_i_2__12_n_0\,
      O => \clk_counter[4]_i_1__12_n_0\
    );
\clk_counter[4]_i_2__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[4]\,
      I1 => \clk_counter_reg_n_0_[2]\,
      I2 => \clk_counter_reg_n_0_[3]\,
      I3 => \clk_counter_reg_n_0_[0]\,
      I4 => \clk_counter_reg_n_0_[1]\,
      O => \clk_counter[4]_i_2__12_n_0\
    );
\clk_counter[5]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \clk_counter[5]_i_2__12_n_0\,
      I1 => \state__0\(1),
      O => \clk_counter[5]_i_1__12_n_0\
    );
\clk_counter[5]_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[5]\,
      I1 => \clk_counter_reg_n_0_[4]\,
      I2 => \clk_counter_reg_n_0_[3]\,
      I3 => \clk_counter_reg_n_0_[2]\,
      I4 => \clk_counter_reg_n_0_[0]\,
      I5 => \clk_counter_reg_n_0_[1]\,
      O => \clk_counter[5]_i_2__12_n_0\
    );
\clk_counter[6]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \clk_counter[6]_i_2__12_n_0\,
      O => clk_counter(6)
    );
\clk_counter[6]_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[6]\,
      I1 => \clk_counter_reg_n_0_[5]\,
      I2 => \clk_counter[6]_i_3__11_n_0\,
      I3 => \clk_counter_reg_n_0_[2]\,
      I4 => \clk_counter_reg_n_0_[3]\,
      I5 => \clk_counter_reg_n_0_[4]\,
      O => \clk_counter[6]_i_2__12_n_0\
    );
\clk_counter[6]_i_3__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[0]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      O => \clk_counter[6]_i_3__11_n_0\
    );
\clk_counter[7]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \clk_counter[7]_i_2__12_n_0\,
      I1 => \state__0\(1),
      O => \clk_counter[7]_i_1__12_n_0\
    );
\clk_counter[7]_i_2__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA9A"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[7]\,
      I1 => \clk_counter_reg_n_0_[6]\,
      I2 => \clk_counter[8]_i_4__11_n_0\,
      I3 => \clk_counter_reg_n_0_[5]\,
      O => \clk_counter[7]_i_2__12_n_0\
    );
\clk_counter[8]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \state__0\(0),
      O => \clk_counter[8]_i_1__12_n_0\
    );
\clk_counter[8]_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \clk_counter[8]_i_3__12_n_0\,
      O => \clk_counter[8]_i_2__12_n_0\
    );
\clk_counter[8]_i_3__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002FFFD"
    )
        port map (
      I0 => \clk_counter[8]_i_4__11_n_0\,
      I1 => \clk_counter_reg_n_0_[6]\,
      I2 => \clk_counter_reg_n_0_[7]\,
      I3 => \clk_counter_reg_n_0_[5]\,
      I4 => \clk_counter_reg_n_0_[8]\,
      O => \clk_counter[8]_i_3__12_n_0\
    );
\clk_counter[8]_i_4__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[1]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[2]\,
      I3 => \clk_counter_reg_n_0_[3]\,
      I4 => \clk_counter_reg_n_0_[4]\,
      O => \clk_counter[8]_i_4__11_n_0\
    );
\clk_counter_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__12_n_0\,
      D => \clk_counter[0]_i_1__12_n_0\,
      Q => \clk_counter_reg_n_0_[0]\,
      S => SS(0)
    );
\clk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__12_n_0\,
      D => \clk_counter[1]_i_1__12_n_0\,
      Q => \clk_counter_reg_n_0_[1]\,
      R => SS(0)
    );
\clk_counter_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__12_n_0\,
      D => \clk_counter[2]_i_1__12_n_0\,
      Q => \clk_counter_reg_n_0_[2]\,
      S => SS(0)
    );
\clk_counter_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__12_n_0\,
      D => \clk_counter[3]_i_1__12_n_0\,
      Q => \clk_counter_reg_n_0_[3]\,
      S => SS(0)
    );
\clk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__12_n_0\,
      D => \clk_counter[4]_i_1__12_n_0\,
      Q => \clk_counter_reg_n_0_[4]\,
      S => SS(0)
    );
\clk_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__12_n_0\,
      D => \clk_counter[5]_i_1__12_n_0\,
      Q => \clk_counter_reg_n_0_[5]\,
      R => SS(0)
    );
\clk_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__12_n_0\,
      D => clk_counter(6),
      Q => \clk_counter_reg_n_0_[6]\,
      R => SS(0)
    );
\clk_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__12_n_0\,
      D => \clk_counter[7]_i_1__12_n_0\,
      Q => \clk_counter_reg_n_0_[7]\,
      R => SS(0)
    );
\clk_counter_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__12_n_0\,
      D => \clk_counter[8]_i_2__12_n_0\,
      Q => \clk_counter_reg_n_0_[8]\,
      S => SS(0)
    );
\data_out[16]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__12_n_0\,
      I2 => \data_out[24]_i_2__12_n_0\,
      I3 => \data_out[23]_i_2__12_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_n\(0),
      O => \data_out[16]_i_1__12_n_0\
    );
\data_out[17]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__12_n_0\,
      I2 => \data_out[25]_i_2__12_n_0\,
      I3 => \data_out[23]_i_2__12_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_n\(1),
      O => \data_out[17]_i_1__12_n_0\
    );
\data_out[18]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__12_n_0\,
      I2 => \data_out[26]_i_2__12_n_0\,
      I3 => \data_out[23]_i_2__12_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_n\(2),
      O => \data_out[18]_i_1__12_n_0\
    );
\data_out[19]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__12_n_0\,
      I2 => \data_out[27]_i_2__12_n_0\,
      I3 => \data_out[23]_i_2__12_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_n\(3),
      O => \data_out[19]_i_1__12_n_0\
    );
\data_out[20]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__12_n_0\,
      I2 => \data_out[28]_i_2__12_n_0\,
      I3 => \data_out[23]_i_2__12_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_n\(4),
      O => \data_out[20]_i_1__12_n_0\
    );
\data_out[21]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__12_n_0\,
      I2 => \data_out[29]_i_2__12_n_0\,
      I3 => \data_out[23]_i_2__12_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_n\(5),
      O => \data_out[21]_i_1__12_n_0\
    );
\data_out[22]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__12_n_0\,
      I2 => \data_out[30]_i_2__12_n_0\,
      I3 => \data_out[23]_i_2__12_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_n\(6),
      O => \data_out[22]_i_1__12_n_0\
    );
\data_out[23]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__12_n_0\,
      I2 => \data_out[31]_i_4__12_n_0\,
      I3 => \data_out[23]_i_2__12_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_n\(7),
      O => \data_out[23]_i_1__12_n_0\
    );
\data_out[23]_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__12_n_13\,
      I1 => \data_out[31]_i_9__12_n_0\,
      O => \data_out[23]_i_2__12_n_0\
    );
\data_out[24]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__12_n_0\,
      I2 => \data_out[31]_i_5__12_n_0\,
      I3 => \data_out[24]_i_2__12_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_n\(8),
      O => \data_out[24]_i_1__12_n_0\
    );
\data_out[24]_i_2__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \data_out_reg[31]_i_7__12_n_15\,
      I2 => data_out10(0),
      I3 => \data_out[27]_i_3__12_n_0\,
      O => \data_out[24]_i_2__12_n_0\
    );
\data_out[25]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__12_n_0\,
      I2 => \data_out[31]_i_5__12_n_0\,
      I3 => \data_out[25]_i_2__12_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_n\(9),
      O => \data_out[25]_i_1__12_n_0\
    );
\data_out[25]_i_2__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => data_out10(0),
      I1 => \state__0\(1),
      I2 => \data_out_reg[31]_i_7__12_n_15\,
      I3 => \data_out[27]_i_3__12_n_0\,
      O => \data_out[25]_i_2__12_n_0\
    );
\data_out[26]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__12_n_0\,
      I2 => \data_out[31]_i_5__12_n_0\,
      I3 => \data_out[26]_i_2__12_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_n\(10),
      O => \data_out[26]_i_1__12_n_0\
    );
\data_out[26]_i_2__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \state__0\(1),
      I1 => data_out10(0),
      I2 => \data_out_reg[31]_i_7__12_n_15\,
      I3 => \data_out[27]_i_3__12_n_0\,
      O => \data_out[26]_i_2__12_n_0\
    );
\data_out[27]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__12_n_0\,
      I2 => \data_out[31]_i_5__12_n_0\,
      I3 => \data_out[27]_i_2__12_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_n\(11),
      O => \data_out[27]_i_1__12_n_0\
    );
\data_out[27]_i_2__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => data_out10(0),
      I1 => \state__0\(1),
      I2 => \data_out_reg[31]_i_7__12_n_15\,
      I3 => \data_out[27]_i_3__12_n_0\,
      O => \data_out[27]_i_2__12_n_0\
    );
\data_out[27]_i_3__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__12_n_14\,
      I1 => \data_out_reg[31]_i_6__11_n_13\,
      I2 => data_out2,
      I3 => \data_out_reg[31]_i_6__11_n_15\,
      I4 => \data_out_reg[31]_i_6__11_n_14\,
      I5 => data_out3,
      O => \data_out[27]_i_3__12_n_0\
    );
\data_out[28]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__12_n_0\,
      I2 => \data_out[31]_i_5__12_n_0\,
      I3 => \data_out[28]_i_2__12_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_n\(12),
      O => \data_out[28]_i_1__12_n_0\
    );
\data_out[28]_i_2__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \data_out[31]_i_8__11_n_0\,
      I1 => \state__0\(1),
      I2 => \data_out_reg[31]_i_7__12_n_15\,
      I3 => data_out10(0),
      O => \data_out[28]_i_2__12_n_0\
    );
\data_out[29]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__12_n_0\,
      I2 => \data_out[31]_i_5__12_n_0\,
      I3 => \data_out[29]_i_2__12_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_n\(13),
      O => \data_out[29]_i_1__12_n_0\
    );
\data_out[29]_i_2__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \data_out[31]_i_8__11_n_0\,
      I1 => data_out10(0),
      I2 => \state__0\(1),
      I3 => \data_out_reg[31]_i_7__12_n_15\,
      O => \data_out[29]_i_2__12_n_0\
    );
\data_out[30]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__12_n_0\,
      I2 => \data_out[31]_i_5__12_n_0\,
      I3 => \data_out[30]_i_2__12_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_n\(14),
      O => \data_out[30]_i_1__12_n_0\
    );
\data_out[30]_i_2__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \data_out[31]_i_8__11_n_0\,
      I1 => \state__0\(1),
      I2 => data_out10(0),
      I3 => \data_out_reg[31]_i_7__12_n_15\,
      O => \data_out[30]_i_2__12_n_0\
    );
\data_out[31]_i_100__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__11_n_5\,
      O => \data_out[31]_i_100__12_n_0\
    );
\data_out[31]_i_101__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__11_n_5\,
      O => \data_out[31]_i_101__12_n_0\
    );
\data_out[31]_i_102__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__11_n_5\,
      O => data_out10(28)
    );
\data_out[31]_i_103__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__11_n_5\,
      O => \data_out[31]_i_103__12_n_0\
    );
\data_out[31]_i_104__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__11_n_5\,
      O => \data_out[31]_i_104__12_n_0\
    );
\data_out[31]_i_105__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__11_n_5\,
      O => \data_out[31]_i_105__12_n_0\
    );
\data_out[31]_i_106__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => oversample_offset_N(3),
      I1 => oversample_offset_N(1),
      I2 => oversample_offset_N(0),
      I3 => oversample_offset_N(2),
      O => \data_out[31]_i_106__12_n_0\
    );
\data_out[31]_i_107__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[2]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => \clk_counter_reg_n_0_[0]\,
      O => \data_out[31]_i_107__12_n_0\
    );
\data_out[31]_i_10__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => oversample_offset_N(6),
      I1 => \clk_counter[6]_i_2__12_n_0\,
      O => \data_out[31]_i_10__11_n_0\
    );
\data_out[31]_i_11__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => oversample_offset_N(5),
      I1 => \clk_counter[5]_i_2__12_n_0\,
      O => \data_out[31]_i_11__11_n_0\
    );
\data_out[31]_i_12__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => oversample_offset_N(5),
      I1 => \clk_counter[5]_i_2__12_n_0\,
      O => \data_out[31]_i_12__12_n_0\
    );
\data_out[31]_i_13__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888882"
    )
        port map (
      I0 => oversample_offset_N(3),
      I1 => \clk_counter_reg_n_0_[3]\,
      I2 => \clk_counter_reg_n_0_[0]\,
      I3 => \clk_counter_reg_n_0_[1]\,
      I4 => \clk_counter_reg_n_0_[2]\,
      O => \data_out[31]_i_13__12_n_0\
    );
\data_out[31]_i_14__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[0]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => \clk_counter_reg_n_0_[2]\,
      O => \data_out[31]_i_14__11_n_0\
    );
\data_out[31]_i_15__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[0]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      O => \data_out[31]_i_15__12_n_0\
    );
\data_out[31]_i_16__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[0]\,
      O => \data_out[31]_i_16__12_n_0\
    );
\data_out[31]_i_17__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \data_out[31]_i_10__11_n_0\,
      I1 => \clk_counter[7]_i_2__12_n_0\,
      I2 => oversample_offset_N(7),
      O => \data_out[31]_i_17__12_n_0\
    );
\data_out[31]_i_18__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => oversample_offset_N(6),
      I1 => \clk_counter[6]_i_2__12_n_0\,
      I2 => \data_out[31]_i_11__11_n_0\,
      O => \data_out[31]_i_18__12_n_0\
    );
\data_out[31]_i_19__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9699"
    )
        port map (
      I0 => oversample_offset_N(5),
      I1 => \clk_counter[5]_i_2__12_n_0\,
      I2 => \clk_counter[4]_i_2__12_n_0\,
      I3 => oversample_offset_N(4),
      O => \data_out[31]_i_19__12_n_0\
    );
\data_out[31]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__12_n_0\,
      I2 => \data_out[31]_i_4__12_n_0\,
      I3 => \data_out[31]_i_5__12_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_n\(15),
      O => \data_out[31]_i_1__12_n_0\
    );
\data_out[31]_i_20__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \data_out[31]_i_13__12_n_0\,
      I1 => \clk_counter[4]_i_2__12_n_0\,
      I2 => oversample_offset_N(4),
      O => \data_out[31]_i_20__12_n_0\
    );
\data_out[31]_i_21__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA955565556AAA9"
    )
        port map (
      I0 => oversample_offset_N(2),
      I1 => \clk_counter_reg_n_0_[2]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[0]\,
      I4 => \clk_counter_reg_n_0_[3]\,
      I5 => oversample_offset_N(3),
      O => \data_out[31]_i_21__12_n_0\
    );
\data_out[31]_i_22__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A956"
    )
        port map (
      I0 => oversample_offset_N(2),
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[2]\,
      O => \data_out[31]_i_22__12_n_0\
    );
\data_out[31]_i_23__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[1]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => oversample_offset_N(1),
      O => \data_out[31]_i_23__11_n_0\
    );
\data_out[31]_i_24__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => oversample_offset_N(0),
      I1 => \clk_counter_reg_n_0_[0]\,
      O => \data_out[31]_i_24__12_n_0\
    );
\data_out[31]_i_25__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__11_n_5\,
      O => \data_out[31]_i_25__12_n_0\
    );
\data_out[31]_i_26__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__11_n_5\,
      O => \data_out[31]_i_26__12_n_0\
    );
\data_out[31]_i_28__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(6),
      O => \data_out[31]_i_28__12_n_0\
    );
\data_out[31]_i_29__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(5),
      O => \data_out[31]_i_29__12_n_0\
    );
\data_out[31]_i_2__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => MISO_N,
      I1 => \^q\(0),
      I2 => \state__0\(1),
      O => data_out1_in(31)
    );
\data_out[31]_i_30__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(4),
      O => \data_out[31]_i_30__12_n_0\
    );
\data_out[31]_i_31__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(3),
      O => \data_out[31]_i_31__12_n_0\
    );
\data_out[31]_i_32__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(2),
      O => \data_out[31]_i_32__12_n_0\
    );
\data_out[31]_i_33__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(1),
      O => \data_out[31]_i_33__11_n_0\
    );
\data_out[31]_i_36__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__12_n_11\,
      I1 => \data_out_reg[31]_i_65__12_n_11\,
      I2 => \data_out_reg[31]_i_66__12_n_15\,
      I3 => \data_out_reg[31]_i_66__12_n_10\,
      O => \data_out[31]_i_36__12_n_0\
    );
\data_out[31]_i_37__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \data_out_reg[31]_i_65__12_n_13\,
      I1 => \data_out_reg[31]_i_65__12_n_10\,
      I2 => \data_out_reg[31]_i_67__12_n_3\,
      I3 => \data_out_reg[31]_i_7__12_n_8\,
      O => \data_out[31]_i_37__12_n_0\
    );
\data_out[31]_i_38__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \data_out_reg[31]_i_67__12_n_13\,
      I1 => \data_out_reg[31]_i_67__12_n_12\,
      I2 => \data_out_reg[31]_i_7__12_n_12\,
      I3 => \data_out_reg[31]_i_66__12_n_8\,
      O => \data_out[31]_i_38__12_n_0\
    );
\data_out[31]_i_39__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__12_n_9\,
      I1 => \data_out_reg[31]_i_67__12_n_14\,
      I2 => \data_out_reg[31]_i_7__12_n_10\,
      I3 => \data_out_reg[31]_i_65__12_n_14\,
      O => \data_out[31]_i_39__12_n_0\
    );
\data_out[31]_i_3__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \^q\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      O => \data_out[31]_i_3__12_n_0\
    );
\data_out[31]_i_40__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \data_out_reg[31]_i_66__12_n_13\,
      I1 => \data_out_reg[31]_i_66__12_n_11\,
      I2 => \data_out_reg[31]_i_65__12_n_9\,
      I3 => \data_out_reg[31]_i_67__12_n_15\,
      O => \data_out[31]_i_40__12_n_0\
    );
\data_out[31]_i_41__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \data_out_reg[31]_i_65__12_n_15\,
      I1 => \data_out_reg[31]_i_66__12_n_9\,
      I2 => \data_out_reg[31]_i_66__12_n_12\,
      I3 => \data_out_reg[31]_i_65__12_n_12\,
      I4 => \data_out_reg[31]_i_66__12_n_14\,
      I5 => \data_out_reg[31]_i_65__12_n_8\,
      O => \data_out[31]_i_41__12_n_0\
    );
\data_out[31]_i_42__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_counter[8]_i_3__12_n_0\,
      O => \data_out[31]_i_42__11_n_0\
    );
\data_out[31]_i_43__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => oversample_offset_N(7),
      I1 => \clk_counter[7]_i_2__12_n_0\,
      O => \data_out[31]_i_43__12_n_0\
    );
\data_out[31]_i_44__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002FFFD"
    )
        port map (
      I0 => \clk_counter[8]_i_4__11_n_0\,
      I1 => \clk_counter_reg_n_0_[6]\,
      I2 => \clk_counter_reg_n_0_[7]\,
      I3 => \clk_counter_reg_n_0_[5]\,
      I4 => \clk_counter_reg_n_0_[8]\,
      O => \data_out[31]_i_44__12_n_0\
    );
\data_out[31]_i_45__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \clk_counter[7]_i_2__12_n_0\,
      I1 => oversample_offset_N(7),
      I2 => \clk_counter[8]_i_3__12_n_0\,
      O => \data_out[31]_i_45__12_n_0\
    );
\data_out[31]_i_46__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => oversample_offset_N(7),
      I1 => \data_out[31]_i_68__11_n_0\,
      I2 => \clk_counter[8]_i_3__12_n_0\,
      O => \data_out[31]_i_46__12_n_0\
    );
\data_out[31]_i_47__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"157C0154"
    )
        port map (
      I0 => \clk_counter[7]_i_2__12_n_0\,
      I1 => oversample_offset_N(6),
      I2 => \data_out[31]_i_69__12_n_0\,
      I3 => oversample_offset_N(7),
      I4 => \clk_counter[6]_i_2__12_n_0\,
      O => \data_out[31]_i_47__12_n_0\
    );
\data_out[31]_i_48__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"751C5104"
    )
        port map (
      I0 => \clk_counter[5]_i_2__12_n_0\,
      I1 => oversample_offset_N(4),
      I2 => \data_out[31]_i_70__12_n_0\,
      I3 => oversample_offset_N(5),
      I4 => \clk_counter[4]_i_2__12_n_0\,
      O => \data_out[31]_i_48__12_n_0\
    );
\data_out[31]_i_49__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E000006061E1E7E"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[2]\,
      I1 => \clk_counter[6]_i_3__11_n_0\,
      I2 => \clk_counter_reg_n_0_[3]\,
      I3 => oversample_offset_N(1),
      I4 => oversample_offset_N(2),
      I5 => oversample_offset_N(3),
      O => \data_out[31]_i_49__12_n_0\
    );
\data_out[31]_i_4__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => data_out10(0),
      I1 => \state__0\(1),
      I2 => \data_out_reg[31]_i_7__12_n_15\,
      I3 => \data_out[31]_i_8__11_n_0\,
      O => \data_out[31]_i_4__12_n_0\
    );
\data_out[31]_i_50__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7C04"
    )
        port map (
      I0 => oversample_offset_N(0),
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => oversample_offset_N(1),
      O => \data_out[31]_i_50__12_n_0\
    );
\data_out[31]_i_51__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \clk_counter[8]_i_3__12_n_0\,
      I1 => oversample_offset_N(7),
      I2 => \data_out[31]_i_68__11_n_0\,
      O => \data_out[31]_i_51__12_n_0\
    );
\data_out[31]_i_52__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60090660"
    )
        port map (
      I0 => oversample_offset_N(7),
      I1 => \clk_counter[7]_i_2__12_n_0\,
      I2 => oversample_offset_N(6),
      I3 => \data_out[31]_i_69__12_n_0\,
      I4 => \clk_counter[6]_i_2__12_n_0\,
      O => \data_out[31]_i_52__12_n_0\
    );
\data_out[31]_i_53__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888882222222"
    )
        port map (
      I0 => \data_out[31]_i_71__12_n_0\,
      I1 => oversample_offset_N(4),
      I2 => oversample_offset_N(3),
      I3 => oversample_offset_N(1),
      I4 => oversample_offset_N(2),
      I5 => \clk_counter[4]_i_2__12_n_0\,
      O => \data_out[31]_i_53__12_n_0\
    );
\data_out[31]_i_54__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9006066006606009"
    )
        port map (
      I0 => oversample_offset_N(3),
      I1 => \clk_counter_reg_n_0_[3]\,
      I2 => oversample_offset_N(1),
      I3 => oversample_offset_N(2),
      I4 => \clk_counter_reg_n_0_[2]\,
      I5 => \clk_counter[6]_i_3__11_n_0\,
      O => \data_out[31]_i_54__12_n_0\
    );
\data_out[31]_i_55__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9006"
    )
        port map (
      I0 => oversample_offset_N(1),
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => oversample_offset_N(0),
      I3 => \clk_counter_reg_n_0_[0]\,
      O => \data_out[31]_i_55__12_n_0\
    );
\data_out[31]_i_57__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__12_n_0\,
      I1 => oversample_offset_N(6),
      I2 => oversample_offset_N(7),
      O => \data_out[31]_i_57__12_n_0\
    );
\data_out[31]_i_58__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__12_n_0\,
      I1 => oversample_offset_N(6),
      I2 => oversample_offset_N(7),
      O => \data_out[31]_i_58__12_n_0\
    );
\data_out[31]_i_59__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__12_n_0\,
      I1 => oversample_offset_N(6),
      I2 => oversample_offset_N(7),
      O => \data_out[31]_i_59__12_n_0\
    );
\data_out[31]_i_5__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__12_n_13\,
      I1 => \data_out[31]_i_9__12_n_0\,
      O => \data_out[31]_i_5__12_n_0\
    );
\data_out[31]_i_60__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__12_n_0\,
      I1 => oversample_offset_N(6),
      I2 => oversample_offset_N(7),
      O => \data_out[31]_i_60__11_n_0\
    );
\data_out[31]_i_61__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__12_n_0\,
      I1 => oversample_offset_N(6),
      I2 => oversample_offset_N(7),
      O => \data_out[31]_i_61__12_n_0\
    );
\data_out[31]_i_62__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__12_n_0\,
      I1 => oversample_offset_N(6),
      I2 => oversample_offset_N(7),
      O => \data_out[31]_i_62__12_n_0\
    );
\data_out[31]_i_63__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__12_n_0\,
      I1 => oversample_offset_N(6),
      I2 => oversample_offset_N(7),
      O => \data_out[31]_i_63__12_n_0\
    );
\data_out[31]_i_64__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__12_n_0\,
      I1 => oversample_offset_N(6),
      I2 => oversample_offset_N(7),
      O => \data_out[31]_i_64__12_n_0\
    );
\data_out[31]_i_68__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000015555555"
    )
        port map (
      I0 => oversample_offset_N(6),
      I1 => oversample_offset_N(4),
      I2 => oversample_offset_N(3),
      I3 => oversample_offset_N(1),
      I4 => oversample_offset_N(2),
      I5 => oversample_offset_N(5),
      O => \data_out[31]_i_68__11_n_0\
    );
\data_out[31]_i_69__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => oversample_offset_N(5),
      I1 => oversample_offset_N(2),
      I2 => oversample_offset_N(1),
      I3 => oversample_offset_N(3),
      I4 => oversample_offset_N(4),
      O => \data_out[31]_i_69__12_n_0\
    );
\data_out[31]_i_70__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => oversample_offset_N(2),
      I1 => oversample_offset_N(1),
      I2 => oversample_offset_N(3),
      O => \data_out[31]_i_70__12_n_0\
    );
\data_out[31]_i_71__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA95555555"
    )
        port map (
      I0 => \clk_counter[5]_i_2__12_n_0\,
      I1 => oversample_offset_N(4),
      I2 => oversample_offset_N(3),
      I3 => oversample_offset_N(1),
      I4 => oversample_offset_N(2),
      I5 => oversample_offset_N(5),
      O => \data_out[31]_i_71__12_n_0\
    );
\data_out[31]_i_72__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \data_out[31]_i_85__12_n_0\,
      I1 => oversample_offset_N(6),
      I2 => oversample_offset_N(7),
      I3 => \clk_counter[8]_i_3__12_n_0\,
      O => \data_out[31]_i_72__12_n_0\
    );
\data_out[31]_i_73__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A802EA83"
    )
        port map (
      I0 => \clk_counter[7]_i_2__12_n_0\,
      I1 => oversample_offset_N(6),
      I2 => \data_out[31]_i_85__12_n_0\,
      I3 => oversample_offset_N(7),
      I4 => \clk_counter[6]_i_2__12_n_0\,
      O => \data_out[31]_i_73__12_n_0\
    );
\data_out[31]_i_74__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A883EA"
    )
        port map (
      I0 => \clk_counter[5]_i_2__12_n_0\,
      I1 => oversample_offset_N(4),
      I2 => \data_out[31]_i_106__12_n_0\,
      I3 => oversample_offset_N(5),
      I4 => \clk_counter[4]_i_2__12_n_0\,
      O => \data_out[31]_i_74__12_n_0\
    );
\data_out[31]_i_75__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA80002EEEA8883"
    )
        port map (
      I0 => \MOSI_i_11__12_n_0\,
      I1 => oversample_offset_N(2),
      I2 => oversample_offset_N(0),
      I3 => oversample_offset_N(1),
      I4 => oversample_offset_N(3),
      I5 => \data_out[31]_i_107__12_n_0\,
      O => \data_out[31]_i_75__12_n_0\
    );
\data_out[31]_i_76__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8247"
    )
        port map (
      I0 => oversample_offset_N(1),
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => \clk_counter_reg_n_0_[0]\,
      I3 => oversample_offset_N(0),
      O => \data_out[31]_i_76__11_n_0\
    );
\data_out[31]_i_77__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__12_n_0\,
      I1 => oversample_offset_N(6),
      I2 => oversample_offset_N(7),
      O => \data_out[31]_i_77__12_n_0\
    );
\data_out[31]_i_78__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__12_n_0\,
      I1 => oversample_offset_N(6),
      I2 => oversample_offset_N(7),
      O => \data_out[31]_i_78__12_n_0\
    );
\data_out[31]_i_79__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__12_n_0\,
      I1 => oversample_offset_N(6),
      I2 => oversample_offset_N(7),
      O => \data_out[31]_i_79__12_n_0\
    );
\data_out[31]_i_80__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \data_out[31]_i_85__12_n_0\,
      I1 => oversample_offset_N(6),
      I2 => oversample_offset_N(7),
      I3 => \clk_counter[8]_i_3__12_n_0\,
      O => \data_out[31]_i_80__12_n_0\
    );
\data_out[31]_i_81__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60090660"
    )
        port map (
      I0 => oversample_offset_N(7),
      I1 => \clk_counter[7]_i_2__12_n_0\,
      I2 => oversample_offset_N(6),
      I3 => \data_out[31]_i_85__12_n_0\,
      I4 => \clk_counter[6]_i_2__12_n_0\,
      O => \data_out[31]_i_81__12_n_0\
    );
\data_out[31]_i_82__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90060990"
    )
        port map (
      I0 => oversample_offset_N(5),
      I1 => \clk_counter[5]_i_2__12_n_0\,
      I2 => oversample_offset_N(4),
      I3 => \data_out[31]_i_106__12_n_0\,
      I4 => \clk_counter[4]_i_2__12_n_0\,
      O => \data_out[31]_i_82__11_n_0\
    );
\data_out[31]_i_83__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9090900609090990"
    )
        port map (
      I0 => oversample_offset_N(3),
      I1 => \MOSI_i_18__12_n_0\,
      I2 => oversample_offset_N(2),
      I3 => oversample_offset_N(0),
      I4 => oversample_offset_N(1),
      I5 => \data_out[31]_i_107__12_n_0\,
      O => \data_out[31]_i_83__12_n_0\
    );
\data_out[31]_i_84__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2814"
    )
        port map (
      I0 => oversample_offset_N(1),
      I1 => oversample_offset_N(0),
      I2 => \clk_counter_reg_n_0_[0]\,
      I3 => \clk_counter_reg_n_0_[1]\,
      O => \data_out[31]_i_84__11_n_0\
    );
\data_out[31]_i_85__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => oversample_offset_N(5),
      I1 => oversample_offset_N(3),
      I2 => oversample_offset_N(1),
      I3 => oversample_offset_N(0),
      I4 => oversample_offset_N(2),
      I5 => oversample_offset_N(4),
      O => \data_out[31]_i_85__12_n_0\
    );
\data_out[31]_i_86__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__11_n_5\,
      O => \data_out[31]_i_86__11_n_0\
    );
\data_out[31]_i_87__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__11_n_5\,
      O => \data_out[31]_i_87__12_n_0\
    );
\data_out[31]_i_88__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__11_n_5\,
      O => \data_out[31]_i_88__12_n_0\
    );
\data_out[31]_i_89__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__11_n_5\,
      O => \data_out[31]_i_89__12_n_0\
    );
\data_out[31]_i_8__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__12_n_14\,
      I1 => \data_out_reg[31]_i_6__11_n_13\,
      I2 => data_out2,
      I3 => \data_out_reg[31]_i_6__11_n_15\,
      I4 => \data_out_reg[31]_i_6__11_n_14\,
      I5 => data_out3,
      O => \data_out[31]_i_8__11_n_0\
    );
\data_out[31]_i_90__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__11_n_5\,
      O => \data_out[31]_i_90__12_n_0\
    );
\data_out[31]_i_91__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__11_n_5\,
      O => \data_out[31]_i_91__12_n_0\
    );
\data_out[31]_i_92__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__11_n_5\,
      O => \data_out[31]_i_92__12_n_0\
    );
\data_out[31]_i_93__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__11_n_5\,
      O => \data_out[31]_i_93__12_n_0\
    );
\data_out[31]_i_94__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__11_n_5\,
      O => \data_out[31]_i_94__12_n_0\
    );
\data_out[31]_i_95__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__11_n_5\,
      O => \data_out[31]_i_95__12_n_0\
    );
\data_out[31]_i_96__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__11_n_5\,
      O => \data_out[31]_i_96__12_n_0\
    );
\data_out[31]_i_97__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__11_n_5\,
      O => \data_out[31]_i_97__12_n_0\
    );
\data_out[31]_i_98__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__11_n_5\,
      O => \data_out[31]_i_98__12_n_0\
    );
\data_out[31]_i_99__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__11_n_5\,
      O => \data_out[31]_i_99__12_n_0\
    );
\data_out[31]_i_9__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \data_out[31]_i_36__12_n_0\,
      I1 => \data_out[31]_i_37__12_n_0\,
      I2 => \data_out[31]_i_38__12_n_0\,
      I3 => \data_out[31]_i_39__12_n_0\,
      I4 => \data_out[31]_i_40__12_n_0\,
      I5 => \data_out[31]_i_41__12_n_0\,
      O => \data_out[31]_i_9__12_n_0\
    );
\data_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[16]_i_1__12_n_0\,
      Q => \^data_out_n\(0),
      R => SS(0)
    );
\data_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[17]_i_1__12_n_0\,
      Q => \^data_out_n\(1),
      R => SS(0)
    );
\data_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[18]_i_1__12_n_0\,
      Q => \^data_out_n\(2),
      R => SS(0)
    );
\data_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[19]_i_1__12_n_0\,
      Q => \^data_out_n\(3),
      R => SS(0)
    );
\data_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[20]_i_1__12_n_0\,
      Q => \^data_out_n\(4),
      R => SS(0)
    );
\data_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[21]_i_1__12_n_0\,
      Q => \^data_out_n\(5),
      R => SS(0)
    );
\data_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[22]_i_1__12_n_0\,
      Q => \^data_out_n\(6),
      R => SS(0)
    );
\data_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[23]_i_1__12_n_0\,
      Q => \^data_out_n\(7),
      R => SS(0)
    );
\data_out_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[24]_i_1__12_n_0\,
      Q => \^data_out_n\(8),
      R => SS(0)
    );
\data_out_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[25]_i_1__12_n_0\,
      Q => \^data_out_n\(9),
      R => SS(0)
    );
\data_out_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[26]_i_1__12_n_0\,
      Q => \^data_out_n\(10),
      R => SS(0)
    );
\data_out_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[27]_i_1__12_n_0\,
      Q => \^data_out_n\(11),
      R => SS(0)
    );
\data_out_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[28]_i_1__12_n_0\,
      Q => \^data_out_n\(12),
      R => SS(0)
    );
\data_out_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[29]_i_1__12_n_0\,
      Q => \^data_out_n\(13),
      R => SS(0)
    );
\data_out_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[30]_i_1__12_n_0\,
      Q => \^data_out_n\(14),
      R => SS(0)
    );
\data_out_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[31]_i_1__12_n_0\,
      Q => \^data_out_n\(15),
      R => SS(0)
    );
\data_out_reg[31]_i_27__11\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_6__11_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_data_out_reg[31]_i_27__11_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \data_out_reg[31]_i_27__11_n_5\,
      CO(1) => \NLW_data_out_reg[31]_i_27__11_CO_UNCONNECTED\(1),
      CO(0) => \data_out_reg[31]_i_27__11_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1) => \data_out[31]_i_42__11_n_0\,
      DI(0) => \data_out[31]_i_43__12_n_0\,
      O(7 downto 2) => \NLW_data_out_reg[31]_i_27__11_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => data_out10(6 downto 5),
      S(7 downto 2) => B"000001",
      S(1) => \data_out[31]_i_44__12_n_0\,
      S(0) => \data_out[31]_i_45__12_n_0\
    );
\data_out_reg[31]_i_34__11\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_data_out_reg[31]_i_34__11_CO_UNCONNECTED\(7 downto 5),
      CO(4) => data_out2,
      CO(3) => \data_out_reg[31]_i_34__11_n_4\,
      CO(2) => \data_out_reg[31]_i_34__11_n_5\,
      CO(1) => \data_out_reg[31]_i_34__11_n_6\,
      CO(0) => \data_out_reg[31]_i_34__11_n_7\,
      DI(7 downto 5) => B"000",
      DI(4) => \data_out[31]_i_46__12_n_0\,
      DI(3) => \data_out[31]_i_47__12_n_0\,
      DI(2) => \data_out[31]_i_48__12_n_0\,
      DI(1) => \data_out[31]_i_49__12_n_0\,
      DI(0) => \data_out[31]_i_50__12_n_0\,
      O(7 downto 0) => \NLW_data_out_reg[31]_i_34__11_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => \data_out[31]_i_51__12_n_0\,
      S(3) => \data_out[31]_i_52__12_n_0\,
      S(2) => \data_out[31]_i_53__12_n_0\,
      S(1) => \data_out[31]_i_54__12_n_0\,
      S(0) => \data_out[31]_i_55__12_n_0\
    );
\data_out_reg[31]_i_35__11\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_56__11_n_0\,
      CI_TOP => '0',
      CO(7) => data_out3,
      CO(6) => \data_out_reg[31]_i_35__11_n_1\,
      CO(5) => \data_out_reg[31]_i_35__11_n_2\,
      CO(4) => \data_out_reg[31]_i_35__11_n_3\,
      CO(3) => \data_out_reg[31]_i_35__11_n_4\,
      CO(2) => \data_out_reg[31]_i_35__11_n_5\,
      CO(1) => \data_out_reg[31]_i_35__11_n_6\,
      CO(0) => \data_out_reg[31]_i_35__11_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_data_out_reg[31]_i_35__11_O_UNCONNECTED\(7 downto 0),
      S(7) => \data_out[31]_i_57__12_n_0\,
      S(6) => \data_out[31]_i_58__12_n_0\,
      S(5) => \data_out[31]_i_59__12_n_0\,
      S(4) => \data_out[31]_i_60__11_n_0\,
      S(3) => \data_out[31]_i_61__12_n_0\,
      S(2) => \data_out[31]_i_62__12_n_0\,
      S(1) => \data_out[31]_i_63__12_n_0\,
      S(0) => \data_out[31]_i_64__12_n_0\
    );
\data_out_reg[31]_i_56__11\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_56__11_n_0\,
      CO(6) => \data_out_reg[31]_i_56__11_n_1\,
      CO(5) => \data_out_reg[31]_i_56__11_n_2\,
      CO(4) => \data_out_reg[31]_i_56__11_n_3\,
      CO(3) => \data_out_reg[31]_i_56__11_n_4\,
      CO(2) => \data_out_reg[31]_i_56__11_n_5\,
      CO(1) => \data_out_reg[31]_i_56__11_n_6\,
      CO(0) => \data_out_reg[31]_i_56__11_n_7\,
      DI(7 downto 5) => B"000",
      DI(4) => \data_out[31]_i_72__12_n_0\,
      DI(3) => \data_out[31]_i_73__12_n_0\,
      DI(2) => \data_out[31]_i_74__12_n_0\,
      DI(1) => \data_out[31]_i_75__12_n_0\,
      DI(0) => \data_out[31]_i_76__11_n_0\,
      O(7 downto 0) => \NLW_data_out_reg[31]_i_56__11_O_UNCONNECTED\(7 downto 0),
      S(7) => \data_out[31]_i_77__12_n_0\,
      S(6) => \data_out[31]_i_78__12_n_0\,
      S(5) => \data_out[31]_i_79__12_n_0\,
      S(4) => \data_out[31]_i_80__12_n_0\,
      S(3) => \data_out[31]_i_81__12_n_0\,
      S(2) => \data_out[31]_i_82__11_n_0\,
      S(1) => \data_out[31]_i_83__12_n_0\,
      S(0) => \data_out[31]_i_84__11_n_0\
    );
\data_out_reg[31]_i_65__12\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_7__12_n_0\,
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_65__12_n_0\,
      CO(6) => \data_out_reg[31]_i_65__12_n_1\,
      CO(5) => \data_out_reg[31]_i_65__12_n_2\,
      CO(4) => \data_out_reg[31]_i_65__12_n_3\,
      CO(3) => \data_out_reg[31]_i_65__12_n_4\,
      CO(2) => \data_out_reg[31]_i_65__12_n_5\,
      CO(1) => \data_out_reg[31]_i_65__12_n_6\,
      CO(0) => \data_out_reg[31]_i_65__12_n_7\,
      DI(7) => \data_out[31]_i_86__11_n_0\,
      DI(6) => \data_out[31]_i_87__12_n_0\,
      DI(5) => \data_out[31]_i_88__12_n_0\,
      DI(4) => \data_out[31]_i_89__12_n_0\,
      DI(3) => \data_out[31]_i_90__12_n_0\,
      DI(2) => \data_out[31]_i_91__12_n_0\,
      DI(1) => \data_out[31]_i_92__12_n_0\,
      DI(0) => \data_out[31]_i_93__12_n_0\,
      O(7) => \data_out_reg[31]_i_65__12_n_8\,
      O(6) => \data_out_reg[31]_i_65__12_n_9\,
      O(5) => \data_out_reg[31]_i_65__12_n_10\,
      O(4) => \data_out_reg[31]_i_65__12_n_11\,
      O(3) => \data_out_reg[31]_i_65__12_n_12\,
      O(2) => \data_out_reg[31]_i_65__12_n_13\,
      O(1) => \data_out_reg[31]_i_65__12_n_14\,
      O(0) => \data_out_reg[31]_i_65__12_n_15\,
      S(7) => \data_out_reg[31]_i_27__11_n_5\,
      S(6) => \data_out_reg[31]_i_27__11_n_5\,
      S(5) => \data_out_reg[31]_i_27__11_n_5\,
      S(4) => \data_out_reg[31]_i_27__11_n_5\,
      S(3) => \data_out_reg[31]_i_27__11_n_5\,
      S(2) => \data_out_reg[31]_i_27__11_n_5\,
      S(1) => \data_out_reg[31]_i_27__11_n_5\,
      S(0) => \data_out_reg[31]_i_27__11_n_5\
    );
\data_out_reg[31]_i_66__12\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_65__12_n_0\,
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_66__12_n_0\,
      CO(6) => \data_out_reg[31]_i_66__12_n_1\,
      CO(5) => \data_out_reg[31]_i_66__12_n_2\,
      CO(4) => \data_out_reg[31]_i_66__12_n_3\,
      CO(3) => \data_out_reg[31]_i_66__12_n_4\,
      CO(2) => \data_out_reg[31]_i_66__12_n_5\,
      CO(1) => \data_out_reg[31]_i_66__12_n_6\,
      CO(0) => \data_out_reg[31]_i_66__12_n_7\,
      DI(7) => \data_out[31]_i_94__12_n_0\,
      DI(6) => \data_out[31]_i_95__12_n_0\,
      DI(5) => \data_out[31]_i_96__12_n_0\,
      DI(4) => \data_out[31]_i_97__12_n_0\,
      DI(3) => \data_out[31]_i_98__12_n_0\,
      DI(2) => \data_out[31]_i_99__12_n_0\,
      DI(1) => \data_out[31]_i_100__12_n_0\,
      DI(0) => \data_out[31]_i_101__12_n_0\,
      O(7) => \data_out_reg[31]_i_66__12_n_8\,
      O(6) => \data_out_reg[31]_i_66__12_n_9\,
      O(5) => \data_out_reg[31]_i_66__12_n_10\,
      O(4) => \data_out_reg[31]_i_66__12_n_11\,
      O(3) => \data_out_reg[31]_i_66__12_n_12\,
      O(2) => \data_out_reg[31]_i_66__12_n_13\,
      O(1) => \data_out_reg[31]_i_66__12_n_14\,
      O(0) => \data_out_reg[31]_i_66__12_n_15\,
      S(7) => \data_out_reg[31]_i_27__11_n_5\,
      S(6) => \data_out_reg[31]_i_27__11_n_5\,
      S(5) => \data_out_reg[31]_i_27__11_n_5\,
      S(4) => \data_out_reg[31]_i_27__11_n_5\,
      S(3) => \data_out_reg[31]_i_27__11_n_5\,
      S(2) => \data_out_reg[31]_i_27__11_n_5\,
      S(1) => \data_out_reg[31]_i_27__11_n_5\,
      S(0) => \data_out_reg[31]_i_27__11_n_5\
    );
\data_out_reg[31]_i_67__12\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_66__12_n_0\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_data_out_reg[31]_i_67__12_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \data_out_reg[31]_i_67__12_n_3\,
      CO(3) => \NLW_data_out_reg[31]_i_67__12_CO_UNCONNECTED\(3),
      CO(2) => \data_out_reg[31]_i_67__12_n_5\,
      CO(1) => \data_out_reg[31]_i_67__12_n_6\,
      CO(0) => \data_out_reg[31]_i_67__12_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => data_out10(28),
      DI(2) => \data_out[31]_i_103__12_n_0\,
      DI(1) => \data_out[31]_i_104__12_n_0\,
      DI(0) => \data_out[31]_i_105__12_n_0\,
      O(7 downto 4) => \NLW_data_out_reg[31]_i_67__12_O_UNCONNECTED\(7 downto 4),
      O(3) => \data_out_reg[31]_i_67__12_n_12\,
      O(2) => \data_out_reg[31]_i_67__12_n_13\,
      O(1) => \data_out_reg[31]_i_67__12_n_14\,
      O(0) => \data_out_reg[31]_i_67__12_n_15\,
      S(7 downto 4) => B"0001",
      S(3) => \data_out_reg[31]_i_27__11_n_5\,
      S(2) => \data_out_reg[31]_i_27__11_n_5\,
      S(1) => \data_out_reg[31]_i_27__11_n_5\,
      S(0) => \data_out_reg[31]_i_27__11_n_5\
    );
\data_out_reg[31]_i_6__11\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_6__11_n_0\,
      CO(6) => \data_out_reg[31]_i_6__11_n_1\,
      CO(5) => \data_out_reg[31]_i_6__11_n_2\,
      CO(4) => \data_out_reg[31]_i_6__11_n_3\,
      CO(3) => \data_out_reg[31]_i_6__11_n_4\,
      CO(2) => \data_out_reg[31]_i_6__11_n_5\,
      CO(1) => \data_out_reg[31]_i_6__11_n_6\,
      CO(0) => \data_out_reg[31]_i_6__11_n_7\,
      DI(7) => \data_out[31]_i_10__11_n_0\,
      DI(6) => \data_out[31]_i_11__11_n_0\,
      DI(5) => \data_out[31]_i_12__12_n_0\,
      DI(4) => \data_out[31]_i_13__12_n_0\,
      DI(3) => oversample_offset_N(2),
      DI(2) => \data_out[31]_i_14__11_n_0\,
      DI(1) => \data_out[31]_i_15__12_n_0\,
      DI(0) => \data_out[31]_i_16__12_n_0\,
      O(7 downto 3) => data_out10(4 downto 0),
      O(2) => \data_out_reg[31]_i_6__11_n_13\,
      O(1) => \data_out_reg[31]_i_6__11_n_14\,
      O(0) => \data_out_reg[31]_i_6__11_n_15\,
      S(7) => \data_out[31]_i_17__12_n_0\,
      S(6) => \data_out[31]_i_18__12_n_0\,
      S(5) => \data_out[31]_i_19__12_n_0\,
      S(4) => \data_out[31]_i_20__12_n_0\,
      S(3) => \data_out[31]_i_21__12_n_0\,
      S(2) => \data_out[31]_i_22__12_n_0\,
      S(1) => \data_out[31]_i_23__11_n_0\,
      S(0) => \data_out[31]_i_24__12_n_0\
    );
\data_out_reg[31]_i_7__12\: unisim.vcomponents.CARRY8
     port map (
      CI => data_out10(0),
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_7__12_n_0\,
      CO(6) => \data_out_reg[31]_i_7__12_n_1\,
      CO(5) => \data_out_reg[31]_i_7__12_n_2\,
      CO(4) => \data_out_reg[31]_i_7__12_n_3\,
      CO(3) => \data_out_reg[31]_i_7__12_n_4\,
      CO(2) => \data_out_reg[31]_i_7__12_n_5\,
      CO(1) => \data_out_reg[31]_i_7__12_n_6\,
      CO(0) => \data_out_reg[31]_i_7__12_n_7\,
      DI(7) => \data_out[31]_i_25__12_n_0\,
      DI(6) => \data_out[31]_i_26__12_n_0\,
      DI(5 downto 0) => data_out10(6 downto 1),
      O(7) => \data_out_reg[31]_i_7__12_n_8\,
      O(6) => \data_out_reg[31]_i_7__12_n_9\,
      O(5) => \data_out_reg[31]_i_7__12_n_10\,
      O(4) => \data_out_reg[31]_i_7__12_n_11\,
      O(3) => \data_out_reg[31]_i_7__12_n_12\,
      O(2) => \data_out_reg[31]_i_7__12_n_13\,
      O(1) => \data_out_reg[31]_i_7__12_n_14\,
      O(0) => \data_out_reg[31]_i_7__12_n_15\,
      S(7) => \data_out_reg[31]_i_27__11_n_5\,
      S(6) => \data_out_reg[31]_i_27__11_n_5\,
      S(5) => \data_out[31]_i_28__12_n_0\,
      S(4) => \data_out[31]_i_29__12_n_0\,
      S(3) => \data_out[31]_i_30__12_n_0\,
      S(2) => \data_out[31]_i_31__12_n_0\,
      S(1) => \data_out[31]_i_32__12_n_0\,
      S(0) => \data_out[31]_i_33__11_n_0\
    );
\done_cs_hold_counter[0]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \done_cs_hold_counter[3]_i_2__12_n_0\,
      I1 => \done_cs_hold_counter_reg_n_0_[0]\,
      O => \done_cs_hold_counter[0]_i_1__12_n_0\
    );
\done_cs_hold_counter[1]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \done_cs_hold_counter[3]_i_2__12_n_0\,
      I1 => \done_cs_hold_counter_reg_n_0_[1]\,
      I2 => \done_cs_hold_counter_reg_n_0_[0]\,
      O => \done_cs_hold_counter[1]_i_1__12_n_0\
    );
\done_cs_hold_counter[2]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A802"
    )
        port map (
      I0 => \done_cs_hold_counter[3]_i_2__12_n_0\,
      I1 => \done_cs_hold_counter_reg_n_0_[0]\,
      I2 => \done_cs_hold_counter_reg_n_0_[1]\,
      I3 => \done_cs_hold_counter_reg_n_0_[2]\,
      O => \done_cs_hold_counter[2]_i_1__12_n_0\
    );
\done_cs_hold_counter[3]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80002"
    )
        port map (
      I0 => \done_cs_hold_counter[3]_i_2__12_n_0\,
      I1 => \done_cs_hold_counter_reg_n_0_[2]\,
      I2 => \done_cs_hold_counter_reg_n_0_[1]\,
      I3 => \done_cs_hold_counter_reg_n_0_[0]\,
      I4 => \done_cs_hold_counter_reg_n_0_[3]\,
      O => \done_cs_hold_counter[3]_i_1__12_n_0\
    );
\done_cs_hold_counter[3]_i_2__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02020200"
    )
        port map (
      I0 => \^q\(0),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \FSM_sequential_state[2]_i_3__12_n_0\,
      I4 => \done_cs_hold_counter_reg_n_0_[6]\,
      O => \done_cs_hold_counter[3]_i_2__12_n_0\
    );
\done_cs_hold_counter[4]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF0001FFFF"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[3]\,
      I1 => \done_cs_hold_counter_reg_n_0_[0]\,
      I2 => \done_cs_hold_counter_reg_n_0_[1]\,
      I3 => \done_cs_hold_counter_reg_n_0_[2]\,
      I4 => \^q\(0),
      I5 => \done_cs_hold_counter_reg_n_0_[4]\,
      O => \done_cs_hold_counter[4]_i_1__12_n_0\
    );
\done_cs_hold_counter[5]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C008"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[6]\,
      I1 => \^q\(0),
      I2 => \done_cs_hold_counter[5]_i_2__12_n_0\,
      I3 => \done_cs_hold_counter_reg_n_0_[5]\,
      O => \done_cs_hold_counter[5]_i_1__12_n_0\
    );
\done_cs_hold_counter[5]_i_2__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[4]\,
      I1 => \done_cs_hold_counter_reg_n_0_[2]\,
      I2 => \done_cs_hold_counter_reg_n_0_[1]\,
      I3 => \done_cs_hold_counter_reg_n_0_[0]\,
      I4 => \done_cs_hold_counter_reg_n_0_[3]\,
      O => \done_cs_hold_counter[5]_i_2__12_n_0\
    );
\done_cs_hold_counter[6]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      O => \^e\(0)
    );
\done_cs_hold_counter[6]_i_2__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_sequential_state[2]_i_3__12_n_0\,
      I2 => \done_cs_hold_counter_reg_n_0_[6]\,
      O => \done_cs_hold_counter[6]_i_2__11_n_0\
    );
\done_cs_hold_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => \done_cs_hold_counter[0]_i_1__12_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[0]\,
      R => SS(0)
    );
\done_cs_hold_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => \done_cs_hold_counter[1]_i_1__12_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[1]\,
      R => SS(0)
    );
\done_cs_hold_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => \done_cs_hold_counter[2]_i_1__12_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[2]\,
      R => SS(0)
    );
\done_cs_hold_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => \done_cs_hold_counter[3]_i_1__12_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[3]\,
      R => SS(0)
    );
\done_cs_hold_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => \done_cs_hold_counter[4]_i_1__12_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[4]\,
      S => SS(0)
    );
\done_cs_hold_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => \done_cs_hold_counter[5]_i_1__12_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[5]\,
      R => SS(0)
    );
\done_cs_hold_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => \done_cs_hold_counter[6]_i_2__11_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[6]\,
      R => SS(0)
    );
\padding_counter[0]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \padding_counter[4]_i_2__11_n_0\,
      I1 => \padding_counter_reg_n_0_[0]\,
      O => \padding_counter[0]_i_1__12_n_0\
    );
\padding_counter[1]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \padding_counter[4]_i_2__11_n_0\,
      I1 => \padding_counter_reg_n_0_[1]\,
      I2 => \padding_counter_reg_n_0_[0]\,
      O => \padding_counter[1]_i_1__12_n_0\
    );
\padding_counter[2]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A802"
    )
        port map (
      I0 => \padding_counter[4]_i_2__11_n_0\,
      I1 => \padding_counter_reg_n_0_[0]\,
      I2 => \padding_counter_reg_n_0_[1]\,
      I3 => \padding_counter_reg_n_0_[2]\,
      O => \padding_counter[2]_i_1__12_n_0\
    );
\padding_counter[3]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDDDD7"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \padding_counter_reg_n_0_[3]\,
      I2 => \padding_counter_reg_n_0_[0]\,
      I3 => \padding_counter_reg_n_0_[1]\,
      I4 => \padding_counter_reg_n_0_[2]\,
      O => \padding_counter[3]_i_1__12_n_0\
    );
\padding_counter[4]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000002"
    )
        port map (
      I0 => \padding_counter[4]_i_2__11_n_0\,
      I1 => \padding_counter_reg_n_0_[3]\,
      I2 => \padding_counter_reg_n_0_[0]\,
      I3 => \padding_counter_reg_n_0_[1]\,
      I4 => \padding_counter_reg_n_0_[2]\,
      I5 => \padding_counter_reg_n_0_[4]\,
      O => \padding_counter[4]_i_1__12_n_0\
    );
\padding_counter[4]_i_2__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => \^q\(0),
      I1 => \padding_counter_reg_n_0_[6]\,
      I2 => \FSM_sequential_state[1]_i_2__11_n_0\,
      I3 => \state__0\(0),
      O => \padding_counter[4]_i_2__11_n_0\
    );
\padding_counter[5]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A008"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \padding_counter_reg_n_0_[6]\,
      I2 => \padding_counter[5]_i_2__12_n_0\,
      I3 => \padding_counter_reg_n_0_[5]\,
      O => \padding_counter[5]_i_1__12_n_0\
    );
\padding_counter[5]_i_2__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \padding_counter_reg_n_0_[4]\,
      I1 => \padding_counter_reg_n_0_[2]\,
      I2 => \padding_counter_reg_n_0_[1]\,
      I3 => \padding_counter_reg_n_0_[0]\,
      I4 => \padding_counter_reg_n_0_[3]\,
      O => \padding_counter[5]_i_2__12_n_0\
    );
\padding_counter[6]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^q\(0),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      O => \padding_counter[6]_i_1__11_n_0\
    );
\padding_counter[6]_i_2__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \FSM_sequential_state[1]_i_2__11_n_0\,
      I2 => \padding_counter_reg_n_0_[6]\,
      O => \padding_counter[6]_i_2__11_n_0\
    );
\padding_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__11_n_0\,
      D => \padding_counter[0]_i_1__12_n_0\,
      Q => \padding_counter_reg_n_0_[0]\,
      R => SS(0)
    );
\padding_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__11_n_0\,
      D => \padding_counter[1]_i_1__12_n_0\,
      Q => \padding_counter_reg_n_0_[1]\,
      R => SS(0)
    );
\padding_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__11_n_0\,
      D => \padding_counter[2]_i_1__12_n_0\,
      Q => \padding_counter_reg_n_0_[2]\,
      R => SS(0)
    );
\padding_counter_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__11_n_0\,
      D => \padding_counter[3]_i_1__12_n_0\,
      Q => \padding_counter_reg_n_0_[3]\,
      S => SS(0)
    );
\padding_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__11_n_0\,
      D => \padding_counter[4]_i_1__12_n_0\,
      Q => \padding_counter_reg_n_0_[4]\,
      R => SS(0)
    );
\padding_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__11_n_0\,
      D => \padding_counter[5]_i_1__12_n_0\,
      Q => \padding_counter_reg_n_0_[5]\,
      R => SS(0)
    );
\padding_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__11_n_0\,
      D => \padding_counter[6]_i_2__11_n_0\,
      Q => \padding_counter_reg_n_0_[6]\,
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cable_delay_tester_rhs_256_0_0_rhs_spi_master_13 is
  port (
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[1]_0\ : out STD_LOGIC;
    data_out_O : out STD_LOGIC_VECTOR ( 15 downto 0 );
    MOSI_O : out STD_LOGIC;
    rstn : in STD_LOGIC;
    oversample_offset_O : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 22 downto 0 );
    \MOSI_reg_i_9__12_0\ : in STD_LOGIC;
    \MOSI_reg_i_7__12_0\ : in STD_LOGIC;
    \MOSI_reg_i_7__12_1\ : in STD_LOGIC;
    \MOSI_reg_i_7__12_2\ : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_0\ : in STD_LOGIC;
    MISO_O : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cable_delay_tester_rhs_256_0_0_rhs_spi_master_13 : entity is "rhs_spi_master";
end cable_delay_tester_rhs_256_0_0_rhs_spi_master_13;

architecture STRUCTURE of cable_delay_tester_rhs_256_0_0_rhs_spi_master_13 is
  signal \FSM_sequential_state[0]_i_2__13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_3__13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_4__13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_1__13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_2__12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_1__13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_3__13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_4__13_n_0\ : STD_LOGIC;
  signal \^mosi_o\ : STD_LOGIC;
  signal \MOSI_i_10__13_n_0\ : STD_LOGIC;
  signal \MOSI_i_11__13_n_0\ : STD_LOGIC;
  signal \MOSI_i_12__13_n_0\ : STD_LOGIC;
  signal \MOSI_i_13__13_n_0\ : STD_LOGIC;
  signal \MOSI_i_14__13_n_0\ : STD_LOGIC;
  signal \MOSI_i_15__13_n_0\ : STD_LOGIC;
  signal \MOSI_i_16__13_n_0\ : STD_LOGIC;
  signal \MOSI_i_17__13_n_0\ : STD_LOGIC;
  signal \MOSI_i_18__13_n_0\ : STD_LOGIC;
  signal \MOSI_i_19__13_n_0\ : STD_LOGIC;
  signal \MOSI_i_1__13_n_0\ : STD_LOGIC;
  signal \MOSI_i_2__13_n_0\ : STD_LOGIC;
  signal \MOSI_i_3__13_n_0\ : STD_LOGIC;
  signal \MOSI_i_4__13_n_0\ : STD_LOGIC;
  signal \MOSI_i_5__13_n_0\ : STD_LOGIC;
  signal \MOSI_i_6__13_n_0\ : STD_LOGIC;
  signal \MOSI_reg_i_7__12_n_0\ : STD_LOGIC;
  signal \MOSI_reg_i_8__12_n_0\ : STD_LOGIC;
  signal \MOSI_reg_i_9__12_n_0\ : STD_LOGIC;
  signal \^ss\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal clk_counter : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \clk_counter[0]_i_1__13_n_0\ : STD_LOGIC;
  signal \clk_counter[1]_i_1__13_n_0\ : STD_LOGIC;
  signal \clk_counter[2]_i_1__13_n_0\ : STD_LOGIC;
  signal \clk_counter[3]_i_1__13_n_0\ : STD_LOGIC;
  signal \clk_counter[4]_i_1__13_n_0\ : STD_LOGIC;
  signal \clk_counter[4]_i_2__13_n_0\ : STD_LOGIC;
  signal \clk_counter[5]_i_1__13_n_0\ : STD_LOGIC;
  signal \clk_counter[5]_i_2__13_n_0\ : STD_LOGIC;
  signal \clk_counter[6]_i_2__13_n_0\ : STD_LOGIC;
  signal \clk_counter[6]_i_3__12_n_0\ : STD_LOGIC;
  signal \clk_counter[7]_i_1__13_n_0\ : STD_LOGIC;
  signal \clk_counter[7]_i_2__13_n_0\ : STD_LOGIC;
  signal \clk_counter[8]_i_1__13_n_0\ : STD_LOGIC;
  signal \clk_counter[8]_i_2__13_n_0\ : STD_LOGIC;
  signal \clk_counter[8]_i_3__13_n_0\ : STD_LOGIC;
  signal \clk_counter[8]_i_4__12_n_0\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[8]\ : STD_LOGIC;
  signal data_out10 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal data_out1_in : STD_LOGIC_VECTOR ( 31 to 31 );
  signal data_out2 : STD_LOGIC;
  signal data_out3 : STD_LOGIC;
  signal \data_out[16]_i_1__13_n_0\ : STD_LOGIC;
  signal \data_out[17]_i_1__13_n_0\ : STD_LOGIC;
  signal \data_out[18]_i_1__13_n_0\ : STD_LOGIC;
  signal \data_out[19]_i_1__13_n_0\ : STD_LOGIC;
  signal \data_out[20]_i_1__13_n_0\ : STD_LOGIC;
  signal \data_out[21]_i_1__13_n_0\ : STD_LOGIC;
  signal \data_out[22]_i_1__13_n_0\ : STD_LOGIC;
  signal \data_out[23]_i_1__13_n_0\ : STD_LOGIC;
  signal \data_out[23]_i_2__13_n_0\ : STD_LOGIC;
  signal \data_out[24]_i_1__13_n_0\ : STD_LOGIC;
  signal \data_out[24]_i_2__13_n_0\ : STD_LOGIC;
  signal \data_out[25]_i_1__13_n_0\ : STD_LOGIC;
  signal \data_out[25]_i_2__13_n_0\ : STD_LOGIC;
  signal \data_out[26]_i_1__13_n_0\ : STD_LOGIC;
  signal \data_out[26]_i_2__13_n_0\ : STD_LOGIC;
  signal \data_out[27]_i_1__13_n_0\ : STD_LOGIC;
  signal \data_out[27]_i_2__13_n_0\ : STD_LOGIC;
  signal \data_out[27]_i_3__13_n_0\ : STD_LOGIC;
  signal \data_out[28]_i_1__13_n_0\ : STD_LOGIC;
  signal \data_out[28]_i_2__13_n_0\ : STD_LOGIC;
  signal \data_out[29]_i_1__13_n_0\ : STD_LOGIC;
  signal \data_out[29]_i_2__13_n_0\ : STD_LOGIC;
  signal \data_out[30]_i_1__13_n_0\ : STD_LOGIC;
  signal \data_out[30]_i_2__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_100__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_101__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_103__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_104__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_105__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_106__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_107__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_10__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_11__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_12__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_13__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_14__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_15__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_16__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_17__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_18__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_19__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_1__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_20__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_21__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_22__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_23__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_24__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_25__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_26__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_28__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_29__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_30__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_31__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_32__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_33__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_36__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_37__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_38__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_39__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_3__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_40__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_41__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_42__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_43__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_44__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_45__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_46__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_47__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_48__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_49__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_4__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_50__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_51__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_52__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_53__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_54__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_55__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_57__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_58__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_59__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_5__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_60__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_61__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_62__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_63__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_64__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_68__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_69__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_70__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_71__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_72__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_73__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_74__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_75__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_76__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_77__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_78__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_79__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_80__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_81__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_82__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_83__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_84__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_85__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_86__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_87__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_88__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_89__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_8__12_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_90__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_91__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_92__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_93__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_94__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_95__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_96__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_97__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_98__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_99__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_9__13_n_0\ : STD_LOGIC;
  signal \^data_out_o\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \data_out_reg[31]_i_27__12_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_27__12_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_34__12_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_34__12_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_34__12_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_34__12_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__12_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__12_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__12_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__12_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__12_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__12_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__12_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__12_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__12_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__12_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__12_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__12_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__12_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__12_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__12_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__13_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__13_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__13_n_10\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__13_n_11\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__13_n_12\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__13_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__13_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__13_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__13_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__13_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__13_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__13_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__13_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__13_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__13_n_8\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__13_n_9\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__13_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__13_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__13_n_10\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__13_n_11\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__13_n_12\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__13_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__13_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__13_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__13_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__13_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__13_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__13_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__13_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__13_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__13_n_8\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__13_n_9\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__13_n_12\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__13_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__13_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__13_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__13_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__13_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__13_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__13_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__12_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__12_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__12_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__12_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__12_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__12_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__12_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__12_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__12_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__12_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__12_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__13_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__13_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__13_n_10\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__13_n_11\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__13_n_12\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__13_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__13_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__13_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__13_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__13_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__13_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__13_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__13_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__13_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__13_n_8\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__13_n_9\ : STD_LOGIC;
  signal \done_cs_hold_counter[0]_i_1__13_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[1]_i_1__13_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[2]_i_1__13_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[3]_i_1__13_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[3]_i_2__13_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[4]_i_1__13_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[5]_i_1__13_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[5]_i_2__13_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[6]_i_1__12_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[6]_i_2__12_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \padding_counter[0]_i_1__13_n_0\ : STD_LOGIC;
  signal \padding_counter[1]_i_1__13_n_0\ : STD_LOGIC;
  signal \padding_counter[2]_i_1__13_n_0\ : STD_LOGIC;
  signal \padding_counter[3]_i_1__13_n_0\ : STD_LOGIC;
  signal \padding_counter[4]_i_1__13_n_0\ : STD_LOGIC;
  signal \padding_counter[4]_i_2__12_n_0\ : STD_LOGIC;
  signal \padding_counter[5]_i_1__13_n_0\ : STD_LOGIC;
  signal \padding_counter[5]_i_2__13_n_0\ : STD_LOGIC;
  signal \padding_counter[6]_i_1__12_n_0\ : STD_LOGIC;
  signal \padding_counter[6]_i_2__12_n_0\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \state__1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_data_out_reg[31]_i_27__12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_data_out_reg[31]_i_27__12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_data_out_reg[31]_i_34__12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_data_out_reg[31]_i_34__12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_data_out_reg[31]_i_35__12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_data_out_reg[31]_i_56__12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_data_out_reg[31]_i_67__13_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_data_out_reg[31]_i_67__13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[14]_i_5\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_3__13\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__13\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_2__13\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_4__13\ : label is "soft_lutpair347";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "PRE_BUSY:001,BUSY:010,POST_BUSY:011,DONE:100,READY:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "PRE_BUSY:001,BUSY:010,POST_BUSY:011,DONE:100,READY:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[2]\ : label is "PRE_BUSY:001,BUSY:010,POST_BUSY:011,DONE:100,READY:000";
  attribute SOFT_HLUTNM of \MOSI_i_11__13\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \MOSI_i_18__13\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \MOSI_i_3__13\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \clk_counter[1]_i_1__13\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \clk_counter[2]_i_1__13\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \clk_counter[3]_i_1__13\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \clk_counter[4]_i_1__13\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \clk_counter[4]_i_2__13\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \clk_counter[6]_i_1__13\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \clk_counter[6]_i_3__12\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \clk_counter[7]_i_1__13\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \clk_counter[7]_i_2__13\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \clk_counter[8]_i_2__13\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \clk_counter[8]_i_3__13\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \clk_counter[8]_i_4__12\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \data_out[23]_i_2__13\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \data_out[24]_i_2__13\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \data_out[25]_i_2__13\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \data_out[26]_i_2__13\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \data_out[27]_i_2__13\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \data_out[28]_i_2__13\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \data_out[29]_i_2__13\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \data_out[30]_i_2__13\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \data_out[31]_i_107__13\ : label is "soft_lutpair334";
  attribute HLUTNM : string;
  attribute HLUTNM of \data_out[31]_i_11__12\ : label is "lutpair13";
  attribute HLUTNM of \data_out[31]_i_19__13\ : label is "lutpair13";
  attribute SOFT_HLUTNM of \data_out[31]_i_2__13\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \data_out[31]_i_3__13\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \data_out[31]_i_4__13\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \data_out[31]_i_5__13\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \data_out[31]_i_69__13\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \data_out[31]_i_70__13\ : label is "soft_lutpair340";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \data_out_reg[31]_i_34__12\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \data_out_reg[31]_i_35__12\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \data_out_reg[31]_i_56__12\ : label is 11;
  attribute SOFT_HLUTNM of \done_cs_hold_counter[0]_i_1__13\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[1]_i_1__13\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[2]_i_1__13\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[3]_i_1__13\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[3]_i_2__13\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[6]_i_2__12\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \padding_counter[1]_i_1__13\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \padding_counter[2]_i_1__13\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \padding_counter[4]_i_2__12\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \padding_counter[5]_i_1__13\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \padding_counter[6]_i_2__12\ : label is "soft_lutpair350";
begin
  MOSI_O <= \^mosi_o\;
  SS(0) <= \^ss\(0);
  data_out_O(15 downto 0) <= \^data_out_o\(15 downto 0);
ClockDivideByEight: entity work.cable_delay_tester_rhs_256_0_0_clock_divider_15
     port map (
      Q(2 downto 0) => \state__0\(2 downto 0),
      clk => clk,
      \counter[0]_i_3__13_0\(3) => \clk_counter_reg_n_0_[8]\,
      \counter[0]_i_3__13_0\(2) => \clk_counter_reg_n_0_[7]\,
      \counter[0]_i_3__13_0\(1) => \clk_counter_reg_n_0_[6]\,
      \counter[0]_i_3__13_0\(0) => \clk_counter_reg_n_0_[5]\
    );
\FSM_onehot_state[14]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => \state__0\(2),
      O => \FSM_sequential_state_reg[1]_0\
    );
\FSM_sequential_state[0]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3322333022220030"
    )
        port map (
      I0 => \FSM_sequential_state[0]_i_2__13_n_0\,
      I1 => \state__0\(2),
      I2 => \FSM_sequential_state_reg[0]_0\,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      I5 => \FSM_sequential_state[0]_i_3__13_n_0\,
      O => \state__1\(0)
    );
\FSM_sequential_state[0]_i_2__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[6]\,
      I1 => \clk_counter_reg_n_0_[7]\,
      I2 => \clk_counter_reg_n_0_[5]\,
      I3 => \clk_counter_reg_n_0_[8]\,
      I4 => \FSM_sequential_state[0]_i_4__13_n_0\,
      O => \FSM_sequential_state[0]_i_2__13_n_0\
    );
\FSM_sequential_state[0]_i_3__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \padding_counter_reg_n_0_[6]\,
      I1 => \FSM_sequential_state[1]_i_2__12_n_0\,
      O => \FSM_sequential_state[0]_i_3__13_n_0\
    );
\FSM_sequential_state[0]_i_4__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[2]\,
      I1 => \clk_counter_reg_n_0_[3]\,
      I2 => \clk_counter_reg_n_0_[4]\,
      I3 => \clk_counter_reg_n_0_[1]\,
      I4 => \clk_counter_reg_n_0_[0]\,
      I5 => \state__0\(0),
      O => \FSM_sequential_state[0]_i_4__13_n_0\
    );
\FSM_sequential_state[1]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55510004"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(0),
      I2 => \FSM_sequential_state[1]_i_2__12_n_0\,
      I3 => \padding_counter_reg_n_0_[6]\,
      I4 => \state__0\(1),
      O => \FSM_sequential_state[1]_i_1__13_n_0\
    );
\FSM_sequential_state[1]_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \padding_counter_reg_n_0_[5]\,
      I1 => \padding_counter_reg_n_0_[3]\,
      I2 => \padding_counter_reg_n_0_[0]\,
      I3 => \padding_counter_reg_n_0_[1]\,
      I4 => \padding_counter_reg_n_0_[2]\,
      I5 => \padding_counter_reg_n_0_[4]\,
      O => \FSM_sequential_state[1]_i_2__12_n_0\
    );
\FSM_sequential_state[2]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => \state__0\(2),
      O => \FSM_sequential_state[2]_i_1__13_n_0\
    );
\FSM_sequential_state[2]_i_2__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEF0EE00"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[6]\,
      I1 => \FSM_sequential_state[2]_i_3__13_n_0\,
      I2 => \state__0\(1),
      I3 => \state__0\(2),
      I4 => \FSM_sequential_state[2]_i_4__13_n_0\,
      O => \state__1\(2)
    );
\FSM_sequential_state[2]_i_3__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[5]\,
      I1 => \done_cs_hold_counter_reg_n_0_[3]\,
      I2 => \done_cs_hold_counter_reg_n_0_[0]\,
      I3 => \done_cs_hold_counter_reg_n_0_[1]\,
      I4 => \done_cs_hold_counter_reg_n_0_[2]\,
      I5 => \done_cs_hold_counter_reg_n_0_[4]\,
      O => \FSM_sequential_state[2]_i_3__13_n_0\
    );
\FSM_sequential_state[2]_i_4__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \FSM_sequential_state[1]_i_2__12_n_0\,
      I2 => \padding_counter_reg_n_0_[6]\,
      O => \FSM_sequential_state[2]_i_4__13_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \FSM_sequential_state[2]_i_1__13_n_0\,
      D => \state__1\(0),
      Q => \state__0\(0),
      R => \^ss\(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \FSM_sequential_state[2]_i_1__13_n_0\,
      D => \FSM_sequential_state[1]_i_1__13_n_0\,
      Q => \state__0\(1),
      R => \^ss\(0)
    );
\FSM_sequential_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \FSM_sequential_state[2]_i_1__13_n_0\,
      D => \state__1\(2),
      Q => \state__0\(2),
      R => \^ss\(0)
    );
MOSI_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rstn,
      O => \^ss\(0)
    );
\MOSI_i_10__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FFFFFF47FF0000"
    )
        port map (
      I0 => Q(19),
      I1 => \clk_counter[4]_i_2__13_n_0\,
      I2 => Q(20),
      I3 => \MOSI_i_18__13_n_0\,
      I4 => \clk_counter[5]_i_2__13_n_0\,
      I5 => \MOSI_i_19__13_n_0\,
      O => \MOSI_i_10__13_n_0\
    );
\MOSI_i_11__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[3]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[2]\,
      O => \MOSI_i_11__13_n_0\
    );
\MOSI_i_12__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \MOSI_reg_i_7__12_0\,
      I2 => \clk_counter[4]_i_2__13_n_0\,
      I3 => \MOSI_reg_i_7__12_1\,
      I4 => \MOSI_i_18__13_n_0\,
      I5 => \MOSI_reg_i_7__12_2\,
      O => \MOSI_i_12__13_n_0\
    );
\MOSI_i_13__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(8),
      I2 => \clk_counter[4]_i_2__13_n_0\,
      I3 => Q(9),
      I4 => \MOSI_i_18__13_n_0\,
      I5 => Q(10),
      O => \MOSI_i_13__13_n_0\
    );
\MOSI_i_14__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      I2 => \clk_counter[4]_i_2__13_n_0\,
      I3 => Q(5),
      I4 => \MOSI_i_18__13_n_0\,
      I5 => Q(6),
      O => \MOSI_i_14__13_n_0\
    );
\MOSI_i_15__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(22),
      I1 => Q(0),
      I2 => \clk_counter[4]_i_2__13_n_0\,
      I3 => Q(1),
      I4 => \MOSI_i_18__13_n_0\,
      I5 => Q(2),
      O => \MOSI_i_15__13_n_0\
    );
\MOSI_i_16__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => Q(15),
      I1 => Q(16),
      I2 => \clk_counter[4]_i_2__13_n_0\,
      I3 => Q(17),
      I4 => \MOSI_i_11__13_n_0\,
      I5 => Q(18),
      O => \MOSI_i_16__13_n_0\
    );
\MOSI_i_17__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \MOSI_reg_i_9__12_0\,
      I1 => Q(12),
      I2 => \clk_counter[4]_i_2__13_n_0\,
      I3 => Q(13),
      I4 => \MOSI_i_11__13_n_0\,
      I5 => Q(14),
      O => \MOSI_i_17__13_n_0\
    );
\MOSI_i_18__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[2]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => \clk_counter_reg_n_0_[0]\,
      I3 => \clk_counter_reg_n_0_[3]\,
      O => \MOSI_i_18__13_n_0\
    );
\MOSI_i_19__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F700F7F7"
    )
        port map (
      I0 => Q(20),
      I1 => \MOSI_i_18__13_n_0\,
      I2 => \clk_counter_reg_n_0_[4]\,
      I3 => \clk_counter[4]_i_2__13_n_0\,
      I4 => Q(21),
      O => \MOSI_i_19__13_n_0\
    );
\MOSI_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBABBAAA88A88AAA"
    )
        port map (
      I0 => \MOSI_i_2__13_n_0\,
      I1 => \MOSI_i_3__13_n_0\,
      I2 => \state__0\(0),
      I3 => \state__0\(2),
      I4 => \state__0\(1),
      I5 => \^mosi_o\,
      O => \MOSI_i_1__13_n_0\
    );
\MOSI_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F004040"
    )
        port map (
      I0 => \MOSI_i_4__13_n_0\,
      I1 => \MOSI_i_5__13_n_0\,
      I2 => \state__0\(1),
      I3 => Q(22),
      I4 => \state__0\(0),
      I5 => \state__0\(2),
      O => \MOSI_i_2__13_n_0\
    );
\MOSI_i_3__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \MOSI_i_6__13_n_0\,
      I1 => \state__0\(2),
      I2 => \clk_counter_reg_n_0_[2]\,
      I3 => \clk_counter_reg_n_0_[1]\,
      I4 => \clk_counter_reg_n_0_[0]\,
      O => \MOSI_i_3__13_n_0\
    );
\MOSI_i_4__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202100252521552"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[7]\,
      I1 => \MOSI_reg_i_7__12_n_0\,
      I2 => \clk_counter_reg_n_0_[6]\,
      I3 => \clk_counter_reg_n_0_[5]\,
      I4 => \clk_counter[8]_i_4__12_n_0\,
      I5 => \MOSI_reg_i_8__12_n_0\,
      O => \MOSI_i_4__13_n_0\
    );
\MOSI_i_5__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"771777D7CCFCFFFF"
    )
        port map (
      I0 => \MOSI_reg_i_9__12_n_0\,
      I1 => \clk_counter_reg_n_0_[6]\,
      I2 => \clk_counter_reg_n_0_[5]\,
      I3 => \clk_counter[8]_i_4__12_n_0\,
      I4 => \MOSI_i_10__13_n_0\,
      I5 => \clk_counter_reg_n_0_[7]\,
      O => \MOSI_i_5__13_n_0\
    );
\MOSI_i_6__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFDFFFDFDFDF"
    )
        port map (
      I0 => \clk_counter[6]_i_2__13_n_0\,
      I1 => \clk_counter[7]_i_2__13_n_0\,
      I2 => \clk_counter[8]_i_3__13_n_0\,
      I3 => \clk_counter[5]_i_2__13_n_0\,
      I4 => \MOSI_i_11__13_n_0\,
      I5 => \clk_counter_reg_n_0_[4]\,
      O => \MOSI_i_6__13_n_0\
    );
MOSI_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \MOSI_i_1__13_n_0\,
      Q => \^mosi_o\,
      R => \^ss\(0)
    );
\MOSI_reg_i_7__12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \MOSI_i_12__13_n_0\,
      I1 => \MOSI_i_13__13_n_0\,
      O => \MOSI_reg_i_7__12_n_0\,
      S => \clk_counter[5]_i_2__13_n_0\
    );
\MOSI_reg_i_8__12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \MOSI_i_14__13_n_0\,
      I1 => \MOSI_i_15__13_n_0\,
      O => \MOSI_reg_i_8__12_n_0\,
      S => \clk_counter[5]_i_2__13_n_0\
    );
\MOSI_reg_i_9__12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \MOSI_i_16__13_n_0\,
      I1 => \MOSI_i_17__13_n_0\,
      O => \MOSI_reg_i_9__12_n_0\,
      S => \clk_counter[5]_i_2__13_n_0\
    );
\clk_counter[0]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \clk_counter_reg_n_0_[0]\,
      O => \clk_counter[0]_i_1__13_n_0\
    );
\clk_counter[1]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[1]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \state__0\(1),
      O => \clk_counter[1]_i_1__13_n_0\
    );
\clk_counter[2]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DDD7"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \clk_counter_reg_n_0_[2]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[0]\,
      O => \clk_counter[2]_i_1__13_n_0\
    );
\clk_counter[3]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA9FFFF"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[3]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[2]\,
      I4 => \state__0\(1),
      O => \clk_counter[3]_i_1__13_n_0\
    );
\clk_counter[4]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \clk_counter[4]_i_2__13_n_0\,
      O => \clk_counter[4]_i_1__13_n_0\
    );
\clk_counter[4]_i_2__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[4]\,
      I1 => \clk_counter_reg_n_0_[2]\,
      I2 => \clk_counter_reg_n_0_[3]\,
      I3 => \clk_counter_reg_n_0_[0]\,
      I4 => \clk_counter_reg_n_0_[1]\,
      O => \clk_counter[4]_i_2__13_n_0\
    );
\clk_counter[5]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \clk_counter[5]_i_2__13_n_0\,
      I1 => \state__0\(1),
      O => \clk_counter[5]_i_1__13_n_0\
    );
\clk_counter[5]_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[5]\,
      I1 => \clk_counter_reg_n_0_[4]\,
      I2 => \clk_counter_reg_n_0_[3]\,
      I3 => \clk_counter_reg_n_0_[2]\,
      I4 => \clk_counter_reg_n_0_[0]\,
      I5 => \clk_counter_reg_n_0_[1]\,
      O => \clk_counter[5]_i_2__13_n_0\
    );
\clk_counter[6]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \clk_counter[6]_i_2__13_n_0\,
      O => clk_counter(6)
    );
\clk_counter[6]_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[6]\,
      I1 => \clk_counter_reg_n_0_[5]\,
      I2 => \clk_counter[6]_i_3__12_n_0\,
      I3 => \clk_counter_reg_n_0_[2]\,
      I4 => \clk_counter_reg_n_0_[3]\,
      I5 => \clk_counter_reg_n_0_[4]\,
      O => \clk_counter[6]_i_2__13_n_0\
    );
\clk_counter[6]_i_3__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[0]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      O => \clk_counter[6]_i_3__12_n_0\
    );
\clk_counter[7]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \clk_counter[7]_i_2__13_n_0\,
      I1 => \state__0\(1),
      O => \clk_counter[7]_i_1__13_n_0\
    );
\clk_counter[7]_i_2__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA9A"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[7]\,
      I1 => \clk_counter_reg_n_0_[6]\,
      I2 => \clk_counter[8]_i_4__12_n_0\,
      I3 => \clk_counter_reg_n_0_[5]\,
      O => \clk_counter[7]_i_2__13_n_0\
    );
\clk_counter[8]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(0),
      O => \clk_counter[8]_i_1__13_n_0\
    );
\clk_counter[8]_i_2__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \clk_counter[8]_i_3__13_n_0\,
      O => \clk_counter[8]_i_2__13_n_0\
    );
\clk_counter[8]_i_3__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002FFFD"
    )
        port map (
      I0 => \clk_counter[8]_i_4__12_n_0\,
      I1 => \clk_counter_reg_n_0_[6]\,
      I2 => \clk_counter_reg_n_0_[7]\,
      I3 => \clk_counter_reg_n_0_[5]\,
      I4 => \clk_counter_reg_n_0_[8]\,
      O => \clk_counter[8]_i_3__13_n_0\
    );
\clk_counter[8]_i_4__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[1]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[2]\,
      I3 => \clk_counter_reg_n_0_[3]\,
      I4 => \clk_counter_reg_n_0_[4]\,
      O => \clk_counter[8]_i_4__12_n_0\
    );
\clk_counter_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__13_n_0\,
      D => \clk_counter[0]_i_1__13_n_0\,
      Q => \clk_counter_reg_n_0_[0]\,
      S => \^ss\(0)
    );
\clk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__13_n_0\,
      D => \clk_counter[1]_i_1__13_n_0\,
      Q => \clk_counter_reg_n_0_[1]\,
      R => \^ss\(0)
    );
\clk_counter_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__13_n_0\,
      D => \clk_counter[2]_i_1__13_n_0\,
      Q => \clk_counter_reg_n_0_[2]\,
      S => \^ss\(0)
    );
\clk_counter_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__13_n_0\,
      D => \clk_counter[3]_i_1__13_n_0\,
      Q => \clk_counter_reg_n_0_[3]\,
      S => \^ss\(0)
    );
\clk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__13_n_0\,
      D => \clk_counter[4]_i_1__13_n_0\,
      Q => \clk_counter_reg_n_0_[4]\,
      S => \^ss\(0)
    );
\clk_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__13_n_0\,
      D => \clk_counter[5]_i_1__13_n_0\,
      Q => \clk_counter_reg_n_0_[5]\,
      R => \^ss\(0)
    );
\clk_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__13_n_0\,
      D => clk_counter(6),
      Q => \clk_counter_reg_n_0_[6]\,
      R => \^ss\(0)
    );
\clk_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__13_n_0\,
      D => \clk_counter[7]_i_1__13_n_0\,
      Q => \clk_counter_reg_n_0_[7]\,
      R => \^ss\(0)
    );
\clk_counter_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__13_n_0\,
      D => \clk_counter[8]_i_2__13_n_0\,
      Q => \clk_counter_reg_n_0_[8]\,
      S => \^ss\(0)
    );
\data_out[16]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__13_n_0\,
      I2 => \data_out[24]_i_2__13_n_0\,
      I3 => \data_out[23]_i_2__13_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_o\(0),
      O => \data_out[16]_i_1__13_n_0\
    );
\data_out[17]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__13_n_0\,
      I2 => \data_out[25]_i_2__13_n_0\,
      I3 => \data_out[23]_i_2__13_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_o\(1),
      O => \data_out[17]_i_1__13_n_0\
    );
\data_out[18]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__13_n_0\,
      I2 => \data_out[26]_i_2__13_n_0\,
      I3 => \data_out[23]_i_2__13_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_o\(2),
      O => \data_out[18]_i_1__13_n_0\
    );
\data_out[19]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__13_n_0\,
      I2 => \data_out[27]_i_2__13_n_0\,
      I3 => \data_out[23]_i_2__13_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_o\(3),
      O => \data_out[19]_i_1__13_n_0\
    );
\data_out[20]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__13_n_0\,
      I2 => \data_out[28]_i_2__13_n_0\,
      I3 => \data_out[23]_i_2__13_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_o\(4),
      O => \data_out[20]_i_1__13_n_0\
    );
\data_out[21]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__13_n_0\,
      I2 => \data_out[29]_i_2__13_n_0\,
      I3 => \data_out[23]_i_2__13_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_o\(5),
      O => \data_out[21]_i_1__13_n_0\
    );
\data_out[22]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__13_n_0\,
      I2 => \data_out[30]_i_2__13_n_0\,
      I3 => \data_out[23]_i_2__13_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_o\(6),
      O => \data_out[22]_i_1__13_n_0\
    );
\data_out[23]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__13_n_0\,
      I2 => \data_out[31]_i_4__13_n_0\,
      I3 => \data_out[23]_i_2__13_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_o\(7),
      O => \data_out[23]_i_1__13_n_0\
    );
\data_out[23]_i_2__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__13_n_13\,
      I1 => \data_out[31]_i_9__13_n_0\,
      O => \data_out[23]_i_2__13_n_0\
    );
\data_out[24]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__13_n_0\,
      I2 => \data_out[31]_i_5__13_n_0\,
      I3 => \data_out[24]_i_2__13_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_o\(8),
      O => \data_out[24]_i_1__13_n_0\
    );
\data_out[24]_i_2__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \data_out_reg[31]_i_7__13_n_15\,
      I2 => data_out10(0),
      I3 => \data_out[27]_i_3__13_n_0\,
      O => \data_out[24]_i_2__13_n_0\
    );
\data_out[25]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__13_n_0\,
      I2 => \data_out[31]_i_5__13_n_0\,
      I3 => \data_out[25]_i_2__13_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_o\(9),
      O => \data_out[25]_i_1__13_n_0\
    );
\data_out[25]_i_2__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => data_out10(0),
      I1 => \state__0\(1),
      I2 => \data_out_reg[31]_i_7__13_n_15\,
      I3 => \data_out[27]_i_3__13_n_0\,
      O => \data_out[25]_i_2__13_n_0\
    );
\data_out[26]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__13_n_0\,
      I2 => \data_out[31]_i_5__13_n_0\,
      I3 => \data_out[26]_i_2__13_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_o\(10),
      O => \data_out[26]_i_1__13_n_0\
    );
\data_out[26]_i_2__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \state__0\(1),
      I1 => data_out10(0),
      I2 => \data_out_reg[31]_i_7__13_n_15\,
      I3 => \data_out[27]_i_3__13_n_0\,
      O => \data_out[26]_i_2__13_n_0\
    );
\data_out[27]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__13_n_0\,
      I2 => \data_out[31]_i_5__13_n_0\,
      I3 => \data_out[27]_i_2__13_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_o\(11),
      O => \data_out[27]_i_1__13_n_0\
    );
\data_out[27]_i_2__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => data_out10(0),
      I1 => \state__0\(1),
      I2 => \data_out_reg[31]_i_7__13_n_15\,
      I3 => \data_out[27]_i_3__13_n_0\,
      O => \data_out[27]_i_2__13_n_0\
    );
\data_out[27]_i_3__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__13_n_14\,
      I1 => \data_out_reg[31]_i_6__12_n_13\,
      I2 => data_out2,
      I3 => \data_out_reg[31]_i_6__12_n_15\,
      I4 => \data_out_reg[31]_i_6__12_n_14\,
      I5 => data_out3,
      O => \data_out[27]_i_3__13_n_0\
    );
\data_out[28]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__13_n_0\,
      I2 => \data_out[31]_i_5__13_n_0\,
      I3 => \data_out[28]_i_2__13_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_o\(12),
      O => \data_out[28]_i_1__13_n_0\
    );
\data_out[28]_i_2__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \data_out[31]_i_8__12_n_0\,
      I1 => \state__0\(1),
      I2 => \data_out_reg[31]_i_7__13_n_15\,
      I3 => data_out10(0),
      O => \data_out[28]_i_2__13_n_0\
    );
\data_out[29]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__13_n_0\,
      I2 => \data_out[31]_i_5__13_n_0\,
      I3 => \data_out[29]_i_2__13_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_o\(13),
      O => \data_out[29]_i_1__13_n_0\
    );
\data_out[29]_i_2__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \data_out[31]_i_8__12_n_0\,
      I1 => data_out10(0),
      I2 => \state__0\(1),
      I3 => \data_out_reg[31]_i_7__13_n_15\,
      O => \data_out[29]_i_2__13_n_0\
    );
\data_out[30]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__13_n_0\,
      I2 => \data_out[31]_i_5__13_n_0\,
      I3 => \data_out[30]_i_2__13_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_o\(14),
      O => \data_out[30]_i_1__13_n_0\
    );
\data_out[30]_i_2__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \data_out[31]_i_8__12_n_0\,
      I1 => \state__0\(1),
      I2 => data_out10(0),
      I3 => \data_out_reg[31]_i_7__13_n_15\,
      O => \data_out[30]_i_2__13_n_0\
    );
\data_out[31]_i_100__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__12_n_5\,
      O => \data_out[31]_i_100__13_n_0\
    );
\data_out[31]_i_101__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__12_n_5\,
      O => \data_out[31]_i_101__13_n_0\
    );
\data_out[31]_i_102__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__12_n_5\,
      O => data_out10(28)
    );
\data_out[31]_i_103__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__12_n_5\,
      O => \data_out[31]_i_103__13_n_0\
    );
\data_out[31]_i_104__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__12_n_5\,
      O => \data_out[31]_i_104__13_n_0\
    );
\data_out[31]_i_105__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__12_n_5\,
      O => \data_out[31]_i_105__13_n_0\
    );
\data_out[31]_i_106__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => oversample_offset_O(3),
      I1 => oversample_offset_O(1),
      I2 => oversample_offset_O(0),
      I3 => oversample_offset_O(2),
      O => \data_out[31]_i_106__13_n_0\
    );
\data_out[31]_i_107__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[2]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => \clk_counter_reg_n_0_[0]\,
      O => \data_out[31]_i_107__13_n_0\
    );
\data_out[31]_i_10__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => oversample_offset_O(6),
      I1 => \clk_counter[6]_i_2__13_n_0\,
      O => \data_out[31]_i_10__12_n_0\
    );
\data_out[31]_i_11__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => oversample_offset_O(5),
      I1 => \clk_counter[5]_i_2__13_n_0\,
      O => \data_out[31]_i_11__12_n_0\
    );
\data_out[31]_i_12__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => oversample_offset_O(5),
      I1 => \clk_counter[5]_i_2__13_n_0\,
      O => \data_out[31]_i_12__13_n_0\
    );
\data_out[31]_i_13__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888882"
    )
        port map (
      I0 => oversample_offset_O(3),
      I1 => \clk_counter_reg_n_0_[3]\,
      I2 => \clk_counter_reg_n_0_[0]\,
      I3 => \clk_counter_reg_n_0_[1]\,
      I4 => \clk_counter_reg_n_0_[2]\,
      O => \data_out[31]_i_13__13_n_0\
    );
\data_out[31]_i_14__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[0]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => \clk_counter_reg_n_0_[2]\,
      O => \data_out[31]_i_14__12_n_0\
    );
\data_out[31]_i_15__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[0]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      O => \data_out[31]_i_15__13_n_0\
    );
\data_out[31]_i_16__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[0]\,
      O => \data_out[31]_i_16__13_n_0\
    );
\data_out[31]_i_17__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \data_out[31]_i_10__12_n_0\,
      I1 => \clk_counter[7]_i_2__13_n_0\,
      I2 => oversample_offset_O(7),
      O => \data_out[31]_i_17__13_n_0\
    );
\data_out[31]_i_18__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => oversample_offset_O(6),
      I1 => \clk_counter[6]_i_2__13_n_0\,
      I2 => \data_out[31]_i_11__12_n_0\,
      O => \data_out[31]_i_18__13_n_0\
    );
\data_out[31]_i_19__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9699"
    )
        port map (
      I0 => oversample_offset_O(5),
      I1 => \clk_counter[5]_i_2__13_n_0\,
      I2 => \clk_counter[4]_i_2__13_n_0\,
      I3 => oversample_offset_O(4),
      O => \data_out[31]_i_19__13_n_0\
    );
\data_out[31]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__13_n_0\,
      I2 => \data_out[31]_i_4__13_n_0\,
      I3 => \data_out[31]_i_5__13_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_o\(15),
      O => \data_out[31]_i_1__13_n_0\
    );
\data_out[31]_i_20__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \data_out[31]_i_13__13_n_0\,
      I1 => \clk_counter[4]_i_2__13_n_0\,
      I2 => oversample_offset_O(4),
      O => \data_out[31]_i_20__13_n_0\
    );
\data_out[31]_i_21__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA955565556AAA9"
    )
        port map (
      I0 => oversample_offset_O(2),
      I1 => \clk_counter_reg_n_0_[2]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[0]\,
      I4 => \clk_counter_reg_n_0_[3]\,
      I5 => oversample_offset_O(3),
      O => \data_out[31]_i_21__13_n_0\
    );
\data_out[31]_i_22__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A956"
    )
        port map (
      I0 => oversample_offset_O(2),
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[2]\,
      O => \data_out[31]_i_22__13_n_0\
    );
\data_out[31]_i_23__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[1]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => oversample_offset_O(1),
      O => \data_out[31]_i_23__12_n_0\
    );
\data_out[31]_i_24__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => oversample_offset_O(0),
      I1 => \clk_counter_reg_n_0_[0]\,
      O => \data_out[31]_i_24__13_n_0\
    );
\data_out[31]_i_25__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__12_n_5\,
      O => \data_out[31]_i_25__13_n_0\
    );
\data_out[31]_i_26__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__12_n_5\,
      O => \data_out[31]_i_26__13_n_0\
    );
\data_out[31]_i_28__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(6),
      O => \data_out[31]_i_28__13_n_0\
    );
\data_out[31]_i_29__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(5),
      O => \data_out[31]_i_29__13_n_0\
    );
\data_out[31]_i_2__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => MISO_O,
      I1 => \state__0\(2),
      I2 => \state__0\(1),
      O => data_out1_in(31)
    );
\data_out[31]_i_30__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(4),
      O => \data_out[31]_i_30__13_n_0\
    );
\data_out[31]_i_31__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(3),
      O => \data_out[31]_i_31__13_n_0\
    );
\data_out[31]_i_32__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(2),
      O => \data_out[31]_i_32__13_n_0\
    );
\data_out[31]_i_33__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(1),
      O => \data_out[31]_i_33__12_n_0\
    );
\data_out[31]_i_36__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__13_n_11\,
      I1 => \data_out_reg[31]_i_65__13_n_11\,
      I2 => \data_out_reg[31]_i_66__13_n_15\,
      I3 => \data_out_reg[31]_i_66__13_n_10\,
      O => \data_out[31]_i_36__13_n_0\
    );
\data_out[31]_i_37__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \data_out_reg[31]_i_65__13_n_13\,
      I1 => \data_out_reg[31]_i_65__13_n_10\,
      I2 => \data_out_reg[31]_i_67__13_n_3\,
      I3 => \data_out_reg[31]_i_7__13_n_8\,
      O => \data_out[31]_i_37__13_n_0\
    );
\data_out[31]_i_38__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \data_out_reg[31]_i_67__13_n_13\,
      I1 => \data_out_reg[31]_i_67__13_n_12\,
      I2 => \data_out_reg[31]_i_7__13_n_12\,
      I3 => \data_out_reg[31]_i_66__13_n_8\,
      O => \data_out[31]_i_38__13_n_0\
    );
\data_out[31]_i_39__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__13_n_9\,
      I1 => \data_out_reg[31]_i_67__13_n_14\,
      I2 => \data_out_reg[31]_i_7__13_n_10\,
      I3 => \data_out_reg[31]_i_65__13_n_14\,
      O => \data_out[31]_i_39__13_n_0\
    );
\data_out[31]_i_3__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      O => \data_out[31]_i_3__13_n_0\
    );
\data_out[31]_i_40__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \data_out_reg[31]_i_66__13_n_13\,
      I1 => \data_out_reg[31]_i_66__13_n_11\,
      I2 => \data_out_reg[31]_i_65__13_n_9\,
      I3 => \data_out_reg[31]_i_67__13_n_15\,
      O => \data_out[31]_i_40__13_n_0\
    );
\data_out[31]_i_41__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \data_out_reg[31]_i_65__13_n_15\,
      I1 => \data_out_reg[31]_i_66__13_n_9\,
      I2 => \data_out_reg[31]_i_66__13_n_12\,
      I3 => \data_out_reg[31]_i_65__13_n_12\,
      I4 => \data_out_reg[31]_i_66__13_n_14\,
      I5 => \data_out_reg[31]_i_65__13_n_8\,
      O => \data_out[31]_i_41__13_n_0\
    );
\data_out[31]_i_42__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_counter[8]_i_3__13_n_0\,
      O => \data_out[31]_i_42__12_n_0\
    );
\data_out[31]_i_43__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => oversample_offset_O(7),
      I1 => \clk_counter[7]_i_2__13_n_0\,
      O => \data_out[31]_i_43__13_n_0\
    );
\data_out[31]_i_44__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002FFFD"
    )
        port map (
      I0 => \clk_counter[8]_i_4__12_n_0\,
      I1 => \clk_counter_reg_n_0_[6]\,
      I2 => \clk_counter_reg_n_0_[7]\,
      I3 => \clk_counter_reg_n_0_[5]\,
      I4 => \clk_counter_reg_n_0_[8]\,
      O => \data_out[31]_i_44__13_n_0\
    );
\data_out[31]_i_45__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \clk_counter[7]_i_2__13_n_0\,
      I1 => oversample_offset_O(7),
      I2 => \clk_counter[8]_i_3__13_n_0\,
      O => \data_out[31]_i_45__13_n_0\
    );
\data_out[31]_i_46__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => oversample_offset_O(7),
      I1 => \data_out[31]_i_68__12_n_0\,
      I2 => \clk_counter[8]_i_3__13_n_0\,
      O => \data_out[31]_i_46__13_n_0\
    );
\data_out[31]_i_47__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"157C0154"
    )
        port map (
      I0 => \clk_counter[7]_i_2__13_n_0\,
      I1 => oversample_offset_O(6),
      I2 => \data_out[31]_i_69__13_n_0\,
      I3 => oversample_offset_O(7),
      I4 => \clk_counter[6]_i_2__13_n_0\,
      O => \data_out[31]_i_47__13_n_0\
    );
\data_out[31]_i_48__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"751C5104"
    )
        port map (
      I0 => \clk_counter[5]_i_2__13_n_0\,
      I1 => oversample_offset_O(4),
      I2 => \data_out[31]_i_70__13_n_0\,
      I3 => oversample_offset_O(5),
      I4 => \clk_counter[4]_i_2__13_n_0\,
      O => \data_out[31]_i_48__13_n_0\
    );
\data_out[31]_i_49__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E000006061E1E7E"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[2]\,
      I1 => \clk_counter[6]_i_3__12_n_0\,
      I2 => \clk_counter_reg_n_0_[3]\,
      I3 => oversample_offset_O(1),
      I4 => oversample_offset_O(2),
      I5 => oversample_offset_O(3),
      O => \data_out[31]_i_49__13_n_0\
    );
\data_out[31]_i_4__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => data_out10(0),
      I1 => \state__0\(1),
      I2 => \data_out_reg[31]_i_7__13_n_15\,
      I3 => \data_out[31]_i_8__12_n_0\,
      O => \data_out[31]_i_4__13_n_0\
    );
\data_out[31]_i_50__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7C04"
    )
        port map (
      I0 => oversample_offset_O(0),
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => oversample_offset_O(1),
      O => \data_out[31]_i_50__13_n_0\
    );
\data_out[31]_i_51__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \clk_counter[8]_i_3__13_n_0\,
      I1 => oversample_offset_O(7),
      I2 => \data_out[31]_i_68__12_n_0\,
      O => \data_out[31]_i_51__13_n_0\
    );
\data_out[31]_i_52__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60090660"
    )
        port map (
      I0 => oversample_offset_O(7),
      I1 => \clk_counter[7]_i_2__13_n_0\,
      I2 => oversample_offset_O(6),
      I3 => \data_out[31]_i_69__13_n_0\,
      I4 => \clk_counter[6]_i_2__13_n_0\,
      O => \data_out[31]_i_52__13_n_0\
    );
\data_out[31]_i_53__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888882222222"
    )
        port map (
      I0 => \data_out[31]_i_71__13_n_0\,
      I1 => oversample_offset_O(4),
      I2 => oversample_offset_O(3),
      I3 => oversample_offset_O(1),
      I4 => oversample_offset_O(2),
      I5 => \clk_counter[4]_i_2__13_n_0\,
      O => \data_out[31]_i_53__13_n_0\
    );
\data_out[31]_i_54__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9006066006606009"
    )
        port map (
      I0 => oversample_offset_O(3),
      I1 => \clk_counter_reg_n_0_[3]\,
      I2 => oversample_offset_O(1),
      I3 => oversample_offset_O(2),
      I4 => \clk_counter_reg_n_0_[2]\,
      I5 => \clk_counter[6]_i_3__12_n_0\,
      O => \data_out[31]_i_54__13_n_0\
    );
\data_out[31]_i_55__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9006"
    )
        port map (
      I0 => oversample_offset_O(1),
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => oversample_offset_O(0),
      I3 => \clk_counter_reg_n_0_[0]\,
      O => \data_out[31]_i_55__13_n_0\
    );
\data_out[31]_i_57__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__13_n_0\,
      I1 => oversample_offset_O(6),
      I2 => oversample_offset_O(7),
      O => \data_out[31]_i_57__13_n_0\
    );
\data_out[31]_i_58__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__13_n_0\,
      I1 => oversample_offset_O(6),
      I2 => oversample_offset_O(7),
      O => \data_out[31]_i_58__13_n_0\
    );
\data_out[31]_i_59__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__13_n_0\,
      I1 => oversample_offset_O(6),
      I2 => oversample_offset_O(7),
      O => \data_out[31]_i_59__13_n_0\
    );
\data_out[31]_i_5__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__13_n_13\,
      I1 => \data_out[31]_i_9__13_n_0\,
      O => \data_out[31]_i_5__13_n_0\
    );
\data_out[31]_i_60__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__13_n_0\,
      I1 => oversample_offset_O(6),
      I2 => oversample_offset_O(7),
      O => \data_out[31]_i_60__12_n_0\
    );
\data_out[31]_i_61__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__13_n_0\,
      I1 => oversample_offset_O(6),
      I2 => oversample_offset_O(7),
      O => \data_out[31]_i_61__13_n_0\
    );
\data_out[31]_i_62__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__13_n_0\,
      I1 => oversample_offset_O(6),
      I2 => oversample_offset_O(7),
      O => \data_out[31]_i_62__13_n_0\
    );
\data_out[31]_i_63__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__13_n_0\,
      I1 => oversample_offset_O(6),
      I2 => oversample_offset_O(7),
      O => \data_out[31]_i_63__13_n_0\
    );
\data_out[31]_i_64__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__13_n_0\,
      I1 => oversample_offset_O(6),
      I2 => oversample_offset_O(7),
      O => \data_out[31]_i_64__13_n_0\
    );
\data_out[31]_i_68__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000015555555"
    )
        port map (
      I0 => oversample_offset_O(6),
      I1 => oversample_offset_O(4),
      I2 => oversample_offset_O(3),
      I3 => oversample_offset_O(1),
      I4 => oversample_offset_O(2),
      I5 => oversample_offset_O(5),
      O => \data_out[31]_i_68__12_n_0\
    );
\data_out[31]_i_69__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => oversample_offset_O(5),
      I1 => oversample_offset_O(2),
      I2 => oversample_offset_O(1),
      I3 => oversample_offset_O(3),
      I4 => oversample_offset_O(4),
      O => \data_out[31]_i_69__13_n_0\
    );
\data_out[31]_i_70__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => oversample_offset_O(2),
      I1 => oversample_offset_O(1),
      I2 => oversample_offset_O(3),
      O => \data_out[31]_i_70__13_n_0\
    );
\data_out[31]_i_71__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA95555555"
    )
        port map (
      I0 => \clk_counter[5]_i_2__13_n_0\,
      I1 => oversample_offset_O(4),
      I2 => oversample_offset_O(3),
      I3 => oversample_offset_O(1),
      I4 => oversample_offset_O(2),
      I5 => oversample_offset_O(5),
      O => \data_out[31]_i_71__13_n_0\
    );
\data_out[31]_i_72__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \data_out[31]_i_85__13_n_0\,
      I1 => oversample_offset_O(6),
      I2 => oversample_offset_O(7),
      I3 => \clk_counter[8]_i_3__13_n_0\,
      O => \data_out[31]_i_72__13_n_0\
    );
\data_out[31]_i_73__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A802EA83"
    )
        port map (
      I0 => \clk_counter[7]_i_2__13_n_0\,
      I1 => oversample_offset_O(6),
      I2 => \data_out[31]_i_85__13_n_0\,
      I3 => oversample_offset_O(7),
      I4 => \clk_counter[6]_i_2__13_n_0\,
      O => \data_out[31]_i_73__13_n_0\
    );
\data_out[31]_i_74__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A883EA"
    )
        port map (
      I0 => \clk_counter[5]_i_2__13_n_0\,
      I1 => oversample_offset_O(4),
      I2 => \data_out[31]_i_106__13_n_0\,
      I3 => oversample_offset_O(5),
      I4 => \clk_counter[4]_i_2__13_n_0\,
      O => \data_out[31]_i_74__13_n_0\
    );
\data_out[31]_i_75__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA80002EEEA8883"
    )
        port map (
      I0 => \MOSI_i_11__13_n_0\,
      I1 => oversample_offset_O(2),
      I2 => oversample_offset_O(0),
      I3 => oversample_offset_O(1),
      I4 => oversample_offset_O(3),
      I5 => \data_out[31]_i_107__13_n_0\,
      O => \data_out[31]_i_75__13_n_0\
    );
\data_out[31]_i_76__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8247"
    )
        port map (
      I0 => oversample_offset_O(1),
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => \clk_counter_reg_n_0_[0]\,
      I3 => oversample_offset_O(0),
      O => \data_out[31]_i_76__12_n_0\
    );
\data_out[31]_i_77__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__13_n_0\,
      I1 => oversample_offset_O(6),
      I2 => oversample_offset_O(7),
      O => \data_out[31]_i_77__13_n_0\
    );
\data_out[31]_i_78__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__13_n_0\,
      I1 => oversample_offset_O(6),
      I2 => oversample_offset_O(7),
      O => \data_out[31]_i_78__13_n_0\
    );
\data_out[31]_i_79__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__13_n_0\,
      I1 => oversample_offset_O(6),
      I2 => oversample_offset_O(7),
      O => \data_out[31]_i_79__13_n_0\
    );
\data_out[31]_i_80__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \data_out[31]_i_85__13_n_0\,
      I1 => oversample_offset_O(6),
      I2 => oversample_offset_O(7),
      I3 => \clk_counter[8]_i_3__13_n_0\,
      O => \data_out[31]_i_80__13_n_0\
    );
\data_out[31]_i_81__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60090660"
    )
        port map (
      I0 => oversample_offset_O(7),
      I1 => \clk_counter[7]_i_2__13_n_0\,
      I2 => oversample_offset_O(6),
      I3 => \data_out[31]_i_85__13_n_0\,
      I4 => \clk_counter[6]_i_2__13_n_0\,
      O => \data_out[31]_i_81__13_n_0\
    );
\data_out[31]_i_82__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90060990"
    )
        port map (
      I0 => oversample_offset_O(5),
      I1 => \clk_counter[5]_i_2__13_n_0\,
      I2 => oversample_offset_O(4),
      I3 => \data_out[31]_i_106__13_n_0\,
      I4 => \clk_counter[4]_i_2__13_n_0\,
      O => \data_out[31]_i_82__12_n_0\
    );
\data_out[31]_i_83__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9090900609090990"
    )
        port map (
      I0 => oversample_offset_O(3),
      I1 => \MOSI_i_18__13_n_0\,
      I2 => oversample_offset_O(2),
      I3 => oversample_offset_O(0),
      I4 => oversample_offset_O(1),
      I5 => \data_out[31]_i_107__13_n_0\,
      O => \data_out[31]_i_83__13_n_0\
    );
\data_out[31]_i_84__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2814"
    )
        port map (
      I0 => oversample_offset_O(1),
      I1 => oversample_offset_O(0),
      I2 => \clk_counter_reg_n_0_[0]\,
      I3 => \clk_counter_reg_n_0_[1]\,
      O => \data_out[31]_i_84__12_n_0\
    );
\data_out[31]_i_85__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => oversample_offset_O(5),
      I1 => oversample_offset_O(3),
      I2 => oversample_offset_O(1),
      I3 => oversample_offset_O(0),
      I4 => oversample_offset_O(2),
      I5 => oversample_offset_O(4),
      O => \data_out[31]_i_85__13_n_0\
    );
\data_out[31]_i_86__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__12_n_5\,
      O => \data_out[31]_i_86__12_n_0\
    );
\data_out[31]_i_87__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__12_n_5\,
      O => \data_out[31]_i_87__13_n_0\
    );
\data_out[31]_i_88__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__12_n_5\,
      O => \data_out[31]_i_88__13_n_0\
    );
\data_out[31]_i_89__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__12_n_5\,
      O => \data_out[31]_i_89__13_n_0\
    );
\data_out[31]_i_8__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__13_n_14\,
      I1 => \data_out_reg[31]_i_6__12_n_13\,
      I2 => data_out2,
      I3 => \data_out_reg[31]_i_6__12_n_15\,
      I4 => \data_out_reg[31]_i_6__12_n_14\,
      I5 => data_out3,
      O => \data_out[31]_i_8__12_n_0\
    );
\data_out[31]_i_90__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__12_n_5\,
      O => \data_out[31]_i_90__13_n_0\
    );
\data_out[31]_i_91__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__12_n_5\,
      O => \data_out[31]_i_91__13_n_0\
    );
\data_out[31]_i_92__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__12_n_5\,
      O => \data_out[31]_i_92__13_n_0\
    );
\data_out[31]_i_93__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__12_n_5\,
      O => \data_out[31]_i_93__13_n_0\
    );
\data_out[31]_i_94__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__12_n_5\,
      O => \data_out[31]_i_94__13_n_0\
    );
\data_out[31]_i_95__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__12_n_5\,
      O => \data_out[31]_i_95__13_n_0\
    );
\data_out[31]_i_96__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__12_n_5\,
      O => \data_out[31]_i_96__13_n_0\
    );
\data_out[31]_i_97__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__12_n_5\,
      O => \data_out[31]_i_97__13_n_0\
    );
\data_out[31]_i_98__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__12_n_5\,
      O => \data_out[31]_i_98__13_n_0\
    );
\data_out[31]_i_99__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__12_n_5\,
      O => \data_out[31]_i_99__13_n_0\
    );
\data_out[31]_i_9__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \data_out[31]_i_36__13_n_0\,
      I1 => \data_out[31]_i_37__13_n_0\,
      I2 => \data_out[31]_i_38__13_n_0\,
      I3 => \data_out[31]_i_39__13_n_0\,
      I4 => \data_out[31]_i_40__13_n_0\,
      I5 => \data_out[31]_i_41__13_n_0\,
      O => \data_out[31]_i_9__13_n_0\
    );
\data_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[16]_i_1__13_n_0\,
      Q => \^data_out_o\(0),
      R => \^ss\(0)
    );
\data_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[17]_i_1__13_n_0\,
      Q => \^data_out_o\(1),
      R => \^ss\(0)
    );
\data_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[18]_i_1__13_n_0\,
      Q => \^data_out_o\(2),
      R => \^ss\(0)
    );
\data_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[19]_i_1__13_n_0\,
      Q => \^data_out_o\(3),
      R => \^ss\(0)
    );
\data_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[20]_i_1__13_n_0\,
      Q => \^data_out_o\(4),
      R => \^ss\(0)
    );
\data_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[21]_i_1__13_n_0\,
      Q => \^data_out_o\(5),
      R => \^ss\(0)
    );
\data_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[22]_i_1__13_n_0\,
      Q => \^data_out_o\(6),
      R => \^ss\(0)
    );
\data_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[23]_i_1__13_n_0\,
      Q => \^data_out_o\(7),
      R => \^ss\(0)
    );
\data_out_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[24]_i_1__13_n_0\,
      Q => \^data_out_o\(8),
      R => \^ss\(0)
    );
\data_out_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[25]_i_1__13_n_0\,
      Q => \^data_out_o\(9),
      R => \^ss\(0)
    );
\data_out_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[26]_i_1__13_n_0\,
      Q => \^data_out_o\(10),
      R => \^ss\(0)
    );
\data_out_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[27]_i_1__13_n_0\,
      Q => \^data_out_o\(11),
      R => \^ss\(0)
    );
\data_out_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[28]_i_1__13_n_0\,
      Q => \^data_out_o\(12),
      R => \^ss\(0)
    );
\data_out_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[29]_i_1__13_n_0\,
      Q => \^data_out_o\(13),
      R => \^ss\(0)
    );
\data_out_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[30]_i_1__13_n_0\,
      Q => \^data_out_o\(14),
      R => \^ss\(0)
    );
\data_out_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[31]_i_1__13_n_0\,
      Q => \^data_out_o\(15),
      R => \^ss\(0)
    );
\data_out_reg[31]_i_27__12\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_6__12_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_data_out_reg[31]_i_27__12_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \data_out_reg[31]_i_27__12_n_5\,
      CO(1) => \NLW_data_out_reg[31]_i_27__12_CO_UNCONNECTED\(1),
      CO(0) => \data_out_reg[31]_i_27__12_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1) => \data_out[31]_i_42__12_n_0\,
      DI(0) => \data_out[31]_i_43__13_n_0\,
      O(7 downto 2) => \NLW_data_out_reg[31]_i_27__12_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => data_out10(6 downto 5),
      S(7 downto 2) => B"000001",
      S(1) => \data_out[31]_i_44__13_n_0\,
      S(0) => \data_out[31]_i_45__13_n_0\
    );
\data_out_reg[31]_i_34__12\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_data_out_reg[31]_i_34__12_CO_UNCONNECTED\(7 downto 5),
      CO(4) => data_out2,
      CO(3) => \data_out_reg[31]_i_34__12_n_4\,
      CO(2) => \data_out_reg[31]_i_34__12_n_5\,
      CO(1) => \data_out_reg[31]_i_34__12_n_6\,
      CO(0) => \data_out_reg[31]_i_34__12_n_7\,
      DI(7 downto 5) => B"000",
      DI(4) => \data_out[31]_i_46__13_n_0\,
      DI(3) => \data_out[31]_i_47__13_n_0\,
      DI(2) => \data_out[31]_i_48__13_n_0\,
      DI(1) => \data_out[31]_i_49__13_n_0\,
      DI(0) => \data_out[31]_i_50__13_n_0\,
      O(7 downto 0) => \NLW_data_out_reg[31]_i_34__12_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => \data_out[31]_i_51__13_n_0\,
      S(3) => \data_out[31]_i_52__13_n_0\,
      S(2) => \data_out[31]_i_53__13_n_0\,
      S(1) => \data_out[31]_i_54__13_n_0\,
      S(0) => \data_out[31]_i_55__13_n_0\
    );
\data_out_reg[31]_i_35__12\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_56__12_n_0\,
      CI_TOP => '0',
      CO(7) => data_out3,
      CO(6) => \data_out_reg[31]_i_35__12_n_1\,
      CO(5) => \data_out_reg[31]_i_35__12_n_2\,
      CO(4) => \data_out_reg[31]_i_35__12_n_3\,
      CO(3) => \data_out_reg[31]_i_35__12_n_4\,
      CO(2) => \data_out_reg[31]_i_35__12_n_5\,
      CO(1) => \data_out_reg[31]_i_35__12_n_6\,
      CO(0) => \data_out_reg[31]_i_35__12_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_data_out_reg[31]_i_35__12_O_UNCONNECTED\(7 downto 0),
      S(7) => \data_out[31]_i_57__13_n_0\,
      S(6) => \data_out[31]_i_58__13_n_0\,
      S(5) => \data_out[31]_i_59__13_n_0\,
      S(4) => \data_out[31]_i_60__12_n_0\,
      S(3) => \data_out[31]_i_61__13_n_0\,
      S(2) => \data_out[31]_i_62__13_n_0\,
      S(1) => \data_out[31]_i_63__13_n_0\,
      S(0) => \data_out[31]_i_64__13_n_0\
    );
\data_out_reg[31]_i_56__12\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_56__12_n_0\,
      CO(6) => \data_out_reg[31]_i_56__12_n_1\,
      CO(5) => \data_out_reg[31]_i_56__12_n_2\,
      CO(4) => \data_out_reg[31]_i_56__12_n_3\,
      CO(3) => \data_out_reg[31]_i_56__12_n_4\,
      CO(2) => \data_out_reg[31]_i_56__12_n_5\,
      CO(1) => \data_out_reg[31]_i_56__12_n_6\,
      CO(0) => \data_out_reg[31]_i_56__12_n_7\,
      DI(7 downto 5) => B"000",
      DI(4) => \data_out[31]_i_72__13_n_0\,
      DI(3) => \data_out[31]_i_73__13_n_0\,
      DI(2) => \data_out[31]_i_74__13_n_0\,
      DI(1) => \data_out[31]_i_75__13_n_0\,
      DI(0) => \data_out[31]_i_76__12_n_0\,
      O(7 downto 0) => \NLW_data_out_reg[31]_i_56__12_O_UNCONNECTED\(7 downto 0),
      S(7) => \data_out[31]_i_77__13_n_0\,
      S(6) => \data_out[31]_i_78__13_n_0\,
      S(5) => \data_out[31]_i_79__13_n_0\,
      S(4) => \data_out[31]_i_80__13_n_0\,
      S(3) => \data_out[31]_i_81__13_n_0\,
      S(2) => \data_out[31]_i_82__12_n_0\,
      S(1) => \data_out[31]_i_83__13_n_0\,
      S(0) => \data_out[31]_i_84__12_n_0\
    );
\data_out_reg[31]_i_65__13\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_7__13_n_0\,
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_65__13_n_0\,
      CO(6) => \data_out_reg[31]_i_65__13_n_1\,
      CO(5) => \data_out_reg[31]_i_65__13_n_2\,
      CO(4) => \data_out_reg[31]_i_65__13_n_3\,
      CO(3) => \data_out_reg[31]_i_65__13_n_4\,
      CO(2) => \data_out_reg[31]_i_65__13_n_5\,
      CO(1) => \data_out_reg[31]_i_65__13_n_6\,
      CO(0) => \data_out_reg[31]_i_65__13_n_7\,
      DI(7) => \data_out[31]_i_86__12_n_0\,
      DI(6) => \data_out[31]_i_87__13_n_0\,
      DI(5) => \data_out[31]_i_88__13_n_0\,
      DI(4) => \data_out[31]_i_89__13_n_0\,
      DI(3) => \data_out[31]_i_90__13_n_0\,
      DI(2) => \data_out[31]_i_91__13_n_0\,
      DI(1) => \data_out[31]_i_92__13_n_0\,
      DI(0) => \data_out[31]_i_93__13_n_0\,
      O(7) => \data_out_reg[31]_i_65__13_n_8\,
      O(6) => \data_out_reg[31]_i_65__13_n_9\,
      O(5) => \data_out_reg[31]_i_65__13_n_10\,
      O(4) => \data_out_reg[31]_i_65__13_n_11\,
      O(3) => \data_out_reg[31]_i_65__13_n_12\,
      O(2) => \data_out_reg[31]_i_65__13_n_13\,
      O(1) => \data_out_reg[31]_i_65__13_n_14\,
      O(0) => \data_out_reg[31]_i_65__13_n_15\,
      S(7) => \data_out_reg[31]_i_27__12_n_5\,
      S(6) => \data_out_reg[31]_i_27__12_n_5\,
      S(5) => \data_out_reg[31]_i_27__12_n_5\,
      S(4) => \data_out_reg[31]_i_27__12_n_5\,
      S(3) => \data_out_reg[31]_i_27__12_n_5\,
      S(2) => \data_out_reg[31]_i_27__12_n_5\,
      S(1) => \data_out_reg[31]_i_27__12_n_5\,
      S(0) => \data_out_reg[31]_i_27__12_n_5\
    );
\data_out_reg[31]_i_66__13\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_65__13_n_0\,
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_66__13_n_0\,
      CO(6) => \data_out_reg[31]_i_66__13_n_1\,
      CO(5) => \data_out_reg[31]_i_66__13_n_2\,
      CO(4) => \data_out_reg[31]_i_66__13_n_3\,
      CO(3) => \data_out_reg[31]_i_66__13_n_4\,
      CO(2) => \data_out_reg[31]_i_66__13_n_5\,
      CO(1) => \data_out_reg[31]_i_66__13_n_6\,
      CO(0) => \data_out_reg[31]_i_66__13_n_7\,
      DI(7) => \data_out[31]_i_94__13_n_0\,
      DI(6) => \data_out[31]_i_95__13_n_0\,
      DI(5) => \data_out[31]_i_96__13_n_0\,
      DI(4) => \data_out[31]_i_97__13_n_0\,
      DI(3) => \data_out[31]_i_98__13_n_0\,
      DI(2) => \data_out[31]_i_99__13_n_0\,
      DI(1) => \data_out[31]_i_100__13_n_0\,
      DI(0) => \data_out[31]_i_101__13_n_0\,
      O(7) => \data_out_reg[31]_i_66__13_n_8\,
      O(6) => \data_out_reg[31]_i_66__13_n_9\,
      O(5) => \data_out_reg[31]_i_66__13_n_10\,
      O(4) => \data_out_reg[31]_i_66__13_n_11\,
      O(3) => \data_out_reg[31]_i_66__13_n_12\,
      O(2) => \data_out_reg[31]_i_66__13_n_13\,
      O(1) => \data_out_reg[31]_i_66__13_n_14\,
      O(0) => \data_out_reg[31]_i_66__13_n_15\,
      S(7) => \data_out_reg[31]_i_27__12_n_5\,
      S(6) => \data_out_reg[31]_i_27__12_n_5\,
      S(5) => \data_out_reg[31]_i_27__12_n_5\,
      S(4) => \data_out_reg[31]_i_27__12_n_5\,
      S(3) => \data_out_reg[31]_i_27__12_n_5\,
      S(2) => \data_out_reg[31]_i_27__12_n_5\,
      S(1) => \data_out_reg[31]_i_27__12_n_5\,
      S(0) => \data_out_reg[31]_i_27__12_n_5\
    );
\data_out_reg[31]_i_67__13\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_66__13_n_0\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_data_out_reg[31]_i_67__13_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \data_out_reg[31]_i_67__13_n_3\,
      CO(3) => \NLW_data_out_reg[31]_i_67__13_CO_UNCONNECTED\(3),
      CO(2) => \data_out_reg[31]_i_67__13_n_5\,
      CO(1) => \data_out_reg[31]_i_67__13_n_6\,
      CO(0) => \data_out_reg[31]_i_67__13_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => data_out10(28),
      DI(2) => \data_out[31]_i_103__13_n_0\,
      DI(1) => \data_out[31]_i_104__13_n_0\,
      DI(0) => \data_out[31]_i_105__13_n_0\,
      O(7 downto 4) => \NLW_data_out_reg[31]_i_67__13_O_UNCONNECTED\(7 downto 4),
      O(3) => \data_out_reg[31]_i_67__13_n_12\,
      O(2) => \data_out_reg[31]_i_67__13_n_13\,
      O(1) => \data_out_reg[31]_i_67__13_n_14\,
      O(0) => \data_out_reg[31]_i_67__13_n_15\,
      S(7 downto 4) => B"0001",
      S(3) => \data_out_reg[31]_i_27__12_n_5\,
      S(2) => \data_out_reg[31]_i_27__12_n_5\,
      S(1) => \data_out_reg[31]_i_27__12_n_5\,
      S(0) => \data_out_reg[31]_i_27__12_n_5\
    );
\data_out_reg[31]_i_6__12\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_6__12_n_0\,
      CO(6) => \data_out_reg[31]_i_6__12_n_1\,
      CO(5) => \data_out_reg[31]_i_6__12_n_2\,
      CO(4) => \data_out_reg[31]_i_6__12_n_3\,
      CO(3) => \data_out_reg[31]_i_6__12_n_4\,
      CO(2) => \data_out_reg[31]_i_6__12_n_5\,
      CO(1) => \data_out_reg[31]_i_6__12_n_6\,
      CO(0) => \data_out_reg[31]_i_6__12_n_7\,
      DI(7) => \data_out[31]_i_10__12_n_0\,
      DI(6) => \data_out[31]_i_11__12_n_0\,
      DI(5) => \data_out[31]_i_12__13_n_0\,
      DI(4) => \data_out[31]_i_13__13_n_0\,
      DI(3) => oversample_offset_O(2),
      DI(2) => \data_out[31]_i_14__12_n_0\,
      DI(1) => \data_out[31]_i_15__13_n_0\,
      DI(0) => \data_out[31]_i_16__13_n_0\,
      O(7 downto 3) => data_out10(4 downto 0),
      O(2) => \data_out_reg[31]_i_6__12_n_13\,
      O(1) => \data_out_reg[31]_i_6__12_n_14\,
      O(0) => \data_out_reg[31]_i_6__12_n_15\,
      S(7) => \data_out[31]_i_17__13_n_0\,
      S(6) => \data_out[31]_i_18__13_n_0\,
      S(5) => \data_out[31]_i_19__13_n_0\,
      S(4) => \data_out[31]_i_20__13_n_0\,
      S(3) => \data_out[31]_i_21__13_n_0\,
      S(2) => \data_out[31]_i_22__13_n_0\,
      S(1) => \data_out[31]_i_23__12_n_0\,
      S(0) => \data_out[31]_i_24__13_n_0\
    );
\data_out_reg[31]_i_7__13\: unisim.vcomponents.CARRY8
     port map (
      CI => data_out10(0),
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_7__13_n_0\,
      CO(6) => \data_out_reg[31]_i_7__13_n_1\,
      CO(5) => \data_out_reg[31]_i_7__13_n_2\,
      CO(4) => \data_out_reg[31]_i_7__13_n_3\,
      CO(3) => \data_out_reg[31]_i_7__13_n_4\,
      CO(2) => \data_out_reg[31]_i_7__13_n_5\,
      CO(1) => \data_out_reg[31]_i_7__13_n_6\,
      CO(0) => \data_out_reg[31]_i_7__13_n_7\,
      DI(7) => \data_out[31]_i_25__13_n_0\,
      DI(6) => \data_out[31]_i_26__13_n_0\,
      DI(5 downto 0) => data_out10(6 downto 1),
      O(7) => \data_out_reg[31]_i_7__13_n_8\,
      O(6) => \data_out_reg[31]_i_7__13_n_9\,
      O(5) => \data_out_reg[31]_i_7__13_n_10\,
      O(4) => \data_out_reg[31]_i_7__13_n_11\,
      O(3) => \data_out_reg[31]_i_7__13_n_12\,
      O(2) => \data_out_reg[31]_i_7__13_n_13\,
      O(1) => \data_out_reg[31]_i_7__13_n_14\,
      O(0) => \data_out_reg[31]_i_7__13_n_15\,
      S(7) => \data_out_reg[31]_i_27__12_n_5\,
      S(6) => \data_out_reg[31]_i_27__12_n_5\,
      S(5) => \data_out[31]_i_28__13_n_0\,
      S(4) => \data_out[31]_i_29__13_n_0\,
      S(3) => \data_out[31]_i_30__13_n_0\,
      S(2) => \data_out[31]_i_31__13_n_0\,
      S(1) => \data_out[31]_i_32__13_n_0\,
      S(0) => \data_out[31]_i_33__12_n_0\
    );
\done_cs_hold_counter[0]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \done_cs_hold_counter[3]_i_2__13_n_0\,
      I1 => \done_cs_hold_counter_reg_n_0_[0]\,
      O => \done_cs_hold_counter[0]_i_1__13_n_0\
    );
\done_cs_hold_counter[1]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \done_cs_hold_counter[3]_i_2__13_n_0\,
      I1 => \done_cs_hold_counter_reg_n_0_[1]\,
      I2 => \done_cs_hold_counter_reg_n_0_[0]\,
      O => \done_cs_hold_counter[1]_i_1__13_n_0\
    );
\done_cs_hold_counter[2]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A802"
    )
        port map (
      I0 => \done_cs_hold_counter[3]_i_2__13_n_0\,
      I1 => \done_cs_hold_counter_reg_n_0_[0]\,
      I2 => \done_cs_hold_counter_reg_n_0_[1]\,
      I3 => \done_cs_hold_counter_reg_n_0_[2]\,
      O => \done_cs_hold_counter[2]_i_1__13_n_0\
    );
\done_cs_hold_counter[3]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80002"
    )
        port map (
      I0 => \done_cs_hold_counter[3]_i_2__13_n_0\,
      I1 => \done_cs_hold_counter_reg_n_0_[2]\,
      I2 => \done_cs_hold_counter_reg_n_0_[1]\,
      I3 => \done_cs_hold_counter_reg_n_0_[0]\,
      I4 => \done_cs_hold_counter_reg_n_0_[3]\,
      O => \done_cs_hold_counter[3]_i_1__13_n_0\
    );
\done_cs_hold_counter[3]_i_2__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02020200"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \FSM_sequential_state[2]_i_3__13_n_0\,
      I4 => \done_cs_hold_counter_reg_n_0_[6]\,
      O => \done_cs_hold_counter[3]_i_2__13_n_0\
    );
\done_cs_hold_counter[4]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF0001FFFF"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[3]\,
      I1 => \done_cs_hold_counter_reg_n_0_[0]\,
      I2 => \done_cs_hold_counter_reg_n_0_[1]\,
      I3 => \done_cs_hold_counter_reg_n_0_[2]\,
      I4 => \state__0\(2),
      I5 => \done_cs_hold_counter_reg_n_0_[4]\,
      O => \done_cs_hold_counter[4]_i_1__13_n_0\
    );
\done_cs_hold_counter[5]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C008"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[6]\,
      I1 => \state__0\(2),
      I2 => \done_cs_hold_counter[5]_i_2__13_n_0\,
      I3 => \done_cs_hold_counter_reg_n_0_[5]\,
      O => \done_cs_hold_counter[5]_i_1__13_n_0\
    );
\done_cs_hold_counter[5]_i_2__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[4]\,
      I1 => \done_cs_hold_counter_reg_n_0_[2]\,
      I2 => \done_cs_hold_counter_reg_n_0_[1]\,
      I3 => \done_cs_hold_counter_reg_n_0_[0]\,
      I4 => \done_cs_hold_counter_reg_n_0_[3]\,
      O => \done_cs_hold_counter[5]_i_2__13_n_0\
    );
\done_cs_hold_counter[6]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      O => \done_cs_hold_counter[6]_i_1__12_n_0\
    );
\done_cs_hold_counter[6]_i_2__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \FSM_sequential_state[2]_i_3__13_n_0\,
      I2 => \done_cs_hold_counter_reg_n_0_[6]\,
      O => \done_cs_hold_counter[6]_i_2__12_n_0\
    );
\done_cs_hold_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \done_cs_hold_counter[6]_i_1__12_n_0\,
      D => \done_cs_hold_counter[0]_i_1__13_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[0]\,
      R => \^ss\(0)
    );
\done_cs_hold_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \done_cs_hold_counter[6]_i_1__12_n_0\,
      D => \done_cs_hold_counter[1]_i_1__13_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[1]\,
      R => \^ss\(0)
    );
\done_cs_hold_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \done_cs_hold_counter[6]_i_1__12_n_0\,
      D => \done_cs_hold_counter[2]_i_1__13_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[2]\,
      R => \^ss\(0)
    );
\done_cs_hold_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \done_cs_hold_counter[6]_i_1__12_n_0\,
      D => \done_cs_hold_counter[3]_i_1__13_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[3]\,
      R => \^ss\(0)
    );
\done_cs_hold_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \done_cs_hold_counter[6]_i_1__12_n_0\,
      D => \done_cs_hold_counter[4]_i_1__13_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[4]\,
      S => \^ss\(0)
    );
\done_cs_hold_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \done_cs_hold_counter[6]_i_1__12_n_0\,
      D => \done_cs_hold_counter[5]_i_1__13_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[5]\,
      R => \^ss\(0)
    );
\done_cs_hold_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \done_cs_hold_counter[6]_i_1__12_n_0\,
      D => \done_cs_hold_counter[6]_i_2__12_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[6]\,
      R => \^ss\(0)
    );
\padding_counter[0]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \padding_counter[4]_i_2__12_n_0\,
      I1 => \padding_counter_reg_n_0_[0]\,
      O => \padding_counter[0]_i_1__13_n_0\
    );
\padding_counter[1]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \padding_counter[4]_i_2__12_n_0\,
      I1 => \padding_counter_reg_n_0_[1]\,
      I2 => \padding_counter_reg_n_0_[0]\,
      O => \padding_counter[1]_i_1__13_n_0\
    );
\padding_counter[2]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A802"
    )
        port map (
      I0 => \padding_counter[4]_i_2__12_n_0\,
      I1 => \padding_counter_reg_n_0_[0]\,
      I2 => \padding_counter_reg_n_0_[1]\,
      I3 => \padding_counter_reg_n_0_[2]\,
      O => \padding_counter[2]_i_1__13_n_0\
    );
\padding_counter[3]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDDDD7"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \padding_counter_reg_n_0_[3]\,
      I2 => \padding_counter_reg_n_0_[0]\,
      I3 => \padding_counter_reg_n_0_[1]\,
      I4 => \padding_counter_reg_n_0_[2]\,
      O => \padding_counter[3]_i_1__13_n_0\
    );
\padding_counter[4]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000002"
    )
        port map (
      I0 => \padding_counter[4]_i_2__12_n_0\,
      I1 => \padding_counter_reg_n_0_[3]\,
      I2 => \padding_counter_reg_n_0_[0]\,
      I3 => \padding_counter_reg_n_0_[1]\,
      I4 => \padding_counter_reg_n_0_[2]\,
      I5 => \padding_counter_reg_n_0_[4]\,
      O => \padding_counter[4]_i_1__13_n_0\
    );
\padding_counter[4]_i_2__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \padding_counter_reg_n_0_[6]\,
      I2 => \FSM_sequential_state[1]_i_2__12_n_0\,
      I3 => \state__0\(0),
      O => \padding_counter[4]_i_2__12_n_0\
    );
\padding_counter[5]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A008"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \padding_counter_reg_n_0_[6]\,
      I2 => \padding_counter[5]_i_2__13_n_0\,
      I3 => \padding_counter_reg_n_0_[5]\,
      O => \padding_counter[5]_i_1__13_n_0\
    );
\padding_counter[5]_i_2__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \padding_counter_reg_n_0_[4]\,
      I1 => \padding_counter_reg_n_0_[2]\,
      I2 => \padding_counter_reg_n_0_[1]\,
      I3 => \padding_counter_reg_n_0_[0]\,
      I4 => \padding_counter_reg_n_0_[3]\,
      O => \padding_counter[5]_i_2__13_n_0\
    );
\padding_counter[6]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      O => \padding_counter[6]_i_1__12_n_0\
    );
\padding_counter[6]_i_2__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \FSM_sequential_state[1]_i_2__12_n_0\,
      I2 => \padding_counter_reg_n_0_[6]\,
      O => \padding_counter[6]_i_2__12_n_0\
    );
\padding_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__12_n_0\,
      D => \padding_counter[0]_i_1__13_n_0\,
      Q => \padding_counter_reg_n_0_[0]\,
      R => \^ss\(0)
    );
\padding_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__12_n_0\,
      D => \padding_counter[1]_i_1__13_n_0\,
      Q => \padding_counter_reg_n_0_[1]\,
      R => \^ss\(0)
    );
\padding_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__12_n_0\,
      D => \padding_counter[2]_i_1__13_n_0\,
      Q => \padding_counter_reg_n_0_[2]\,
      R => \^ss\(0)
    );
\padding_counter_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__12_n_0\,
      D => \padding_counter[3]_i_1__13_n_0\,
      Q => \padding_counter_reg_n_0_[3]\,
      S => \^ss\(0)
    );
\padding_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__12_n_0\,
      D => \padding_counter[4]_i_1__13_n_0\,
      Q => \padding_counter_reg_n_0_[4]\,
      R => \^ss\(0)
    );
\padding_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__12_n_0\,
      D => \padding_counter[5]_i_1__13_n_0\,
      Q => \padding_counter_reg_n_0_[5]\,
      R => \^ss\(0)
    );
\padding_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__12_n_0\,
      D => \padding_counter[6]_i_2__12_n_0\,
      Q => \padding_counter_reg_n_0_[6]\,
      R => \^ss\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cable_delay_tester_rhs_256_0_0_rhs_spi_master_14 is
  port (
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \FSM_sequential_state_reg[2]_0\ : out STD_LOGIC;
    \FSM_sequential_state_reg[2]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    data_out_P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \FSM_onehot_state_reg[5]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    MOSI_P : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \FSM_onehot_state_reg[7]\ : in STD_LOGIC;
    \FSM_onehot_state_reg[16]\ : in STD_LOGIC;
    \FSM_onehot_state_reg[16]_0\ : in STD_LOGIC;
    \FSM_onehot_state_reg[16]_1\ : in STD_LOGIC;
    \FSM_onehot_state_reg[16]_2\ : in STD_LOGIC;
    \FSM_onehot_state_reg[16]_3\ : in STD_LOGIC;
    \FSM_onehot_state[16]_i_2_0\ : in STD_LOGIC;
    \FSM_onehot_state[16]_i_2_1\ : in STD_LOGIC;
    \FSM_onehot_state[16]_i_2_2\ : in STD_LOGIC;
    \FSM_onehot_state[16]_i_2_3\ : in STD_LOGIC;
    record_start : in STD_LOGIC;
    config_start : in STD_LOGIC;
    \fifo_data_in_reg[15]\ : in STD_LOGIC;
    zcheck_global_channel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fifo_data_in_reg[15]_0\ : in STD_LOGIC;
    \fifo_data_in_reg[15]_1\ : in STD_LOGIC;
    data_out_O : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_out_N : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_out_M : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \fifo_data_in_reg[15]_2\ : in STD_LOGIC;
    \fifo_data_in_reg[0]_i_2_0\ : in STD_LOGIC;
    data_out_P_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_out_O_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \fifo_data_in_reg[0]_i_4_0\ : in STD_LOGIC;
    data_out_N_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \fifo_data_in_reg[0]_i_4_1\ : in STD_LOGIC;
    data_out_M_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_out_L_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_out_K_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_out_J_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_out_I_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_out_D_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_out_C_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_out_B_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_out_A_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_out_H_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_out_G_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_out_F_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_out_E_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \fifo_data_in_reg[14]\ : in STD_LOGIC;
    \fifo_data_in_reg[14]_0\ : in STD_LOGIC;
    \fifo_data_in_reg[14]_1\ : in STD_LOGIC;
    \fifo_data_in_reg[13]\ : in STD_LOGIC;
    \fifo_data_in_reg[13]_0\ : in STD_LOGIC;
    \fifo_data_in_reg[13]_1\ : in STD_LOGIC;
    \fifo_data_in_reg[12]\ : in STD_LOGIC;
    \fifo_data_in_reg[12]_0\ : in STD_LOGIC;
    \fifo_data_in_reg[12]_1\ : in STD_LOGIC;
    \fifo_data_in_reg[11]\ : in STD_LOGIC;
    \fifo_data_in_reg[11]_0\ : in STD_LOGIC;
    \fifo_data_in_reg[11]_1\ : in STD_LOGIC;
    \fifo_data_in_reg[10]\ : in STD_LOGIC;
    \fifo_data_in_reg[10]_0\ : in STD_LOGIC;
    \fifo_data_in_reg[10]_1\ : in STD_LOGIC;
    \fifo_data_in_reg[9]\ : in STD_LOGIC;
    \fifo_data_in_reg[9]_0\ : in STD_LOGIC;
    \fifo_data_in_reg[9]_1\ : in STD_LOGIC;
    \fifo_data_in_reg[8]\ : in STD_LOGIC;
    \fifo_data_in_reg[8]_0\ : in STD_LOGIC;
    \fifo_data_in_reg[8]_1\ : in STD_LOGIC;
    \fifo_data_in_reg[7]\ : in STD_LOGIC;
    \fifo_data_in_reg[7]_0\ : in STD_LOGIC;
    \fifo_data_in_reg[7]_1\ : in STD_LOGIC;
    \fifo_data_in_reg[6]\ : in STD_LOGIC;
    \fifo_data_in_reg[6]_0\ : in STD_LOGIC;
    \fifo_data_in_reg[6]_1\ : in STD_LOGIC;
    \fifo_data_in_reg[5]\ : in STD_LOGIC;
    \fifo_data_in_reg[5]_0\ : in STD_LOGIC;
    \fifo_data_in_reg[5]_1\ : in STD_LOGIC;
    \fifo_data_in_reg[4]\ : in STD_LOGIC;
    \fifo_data_in_reg[4]_0\ : in STD_LOGIC;
    \fifo_data_in_reg[4]_1\ : in STD_LOGIC;
    \fifo_data_in_reg[3]\ : in STD_LOGIC;
    \fifo_data_in_reg[3]_0\ : in STD_LOGIC;
    \fifo_data_in_reg[3]_1\ : in STD_LOGIC;
    \fifo_data_in_reg[2]\ : in STD_LOGIC;
    \fifo_data_in_reg[2]_0\ : in STD_LOGIC;
    \fifo_data_in_reg[2]_1\ : in STD_LOGIC;
    \fifo_data_in_reg[1]\ : in STD_LOGIC;
    \fifo_data_in_reg[1]_0\ : in STD_LOGIC;
    \fifo_data_in_reg[1]_1\ : in STD_LOGIC;
    \fifo_data_in_reg[0]\ : in STD_LOGIC;
    \fifo_data_in_reg[0]_0\ : in STD_LOGIC;
    \fifo_data_in_reg[0]_1\ : in STD_LOGIC;
    oversample_offset_P : in STD_LOGIC_VECTOR ( 7 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    MOSI_reg_0 : in STD_LOGIC_VECTOR ( 22 downto 0 );
    \MOSI_reg_i_9__13_0\ : in STD_LOGIC;
    \MOSI_reg_i_7__13_0\ : in STD_LOGIC;
    \MOSI_reg_i_7__13_1\ : in STD_LOGIC;
    \MOSI_reg_i_7__13_2\ : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_0\ : in STD_LOGIC;
    MISO_P : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cable_delay_tester_rhs_256_0_0_rhs_spi_master_14 : entity is "rhs_spi_master";
end cable_delay_tester_rhs_256_0_0_rhs_spi_master_14;

architecture STRUCTURE of cable_delay_tester_rhs_256_0_0_rhs_spi_master_14 is
  signal \FSM_onehot_state[16]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[7]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_2__14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_3__14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_4__14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_1__14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_2__13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_1__14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_3__14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_4__14_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[2]_0\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[2]_1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^mosi_p\ : STD_LOGIC;
  signal \MOSI_i_10__14_n_0\ : STD_LOGIC;
  signal \MOSI_i_11__14_n_0\ : STD_LOGIC;
  signal \MOSI_i_12__14_n_0\ : STD_LOGIC;
  signal \MOSI_i_13__14_n_0\ : STD_LOGIC;
  signal \MOSI_i_14__14_n_0\ : STD_LOGIC;
  signal \MOSI_i_15__14_n_0\ : STD_LOGIC;
  signal \MOSI_i_16__14_n_0\ : STD_LOGIC;
  signal \MOSI_i_17__14_n_0\ : STD_LOGIC;
  signal \MOSI_i_18__14_n_0\ : STD_LOGIC;
  signal \MOSI_i_19__14_n_0\ : STD_LOGIC;
  signal \MOSI_i_1__14_n_0\ : STD_LOGIC;
  signal \MOSI_i_2__14_n_0\ : STD_LOGIC;
  signal \MOSI_i_3__14_n_0\ : STD_LOGIC;
  signal \MOSI_i_4__14_n_0\ : STD_LOGIC;
  signal \MOSI_i_5__14_n_0\ : STD_LOGIC;
  signal \MOSI_i_6__14_n_0\ : STD_LOGIC;
  signal \MOSI_reg_i_7__13_n_0\ : STD_LOGIC;
  signal \MOSI_reg_i_8__13_n_0\ : STD_LOGIC;
  signal \MOSI_reg_i_9__13_n_0\ : STD_LOGIC;
  signal clk_counter : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \clk_counter[0]_i_1__14_n_0\ : STD_LOGIC;
  signal \clk_counter[1]_i_1__14_n_0\ : STD_LOGIC;
  signal \clk_counter[2]_i_1__14_n_0\ : STD_LOGIC;
  signal \clk_counter[3]_i_1__14_n_0\ : STD_LOGIC;
  signal \clk_counter[4]_i_1__14_n_0\ : STD_LOGIC;
  signal \clk_counter[4]_i_2__14_n_0\ : STD_LOGIC;
  signal \clk_counter[5]_i_1__14_n_0\ : STD_LOGIC;
  signal \clk_counter[5]_i_2__14_n_0\ : STD_LOGIC;
  signal \clk_counter[6]_i_2__14_n_0\ : STD_LOGIC;
  signal \clk_counter[6]_i_3__13_n_0\ : STD_LOGIC;
  signal \clk_counter[7]_i_1__14_n_0\ : STD_LOGIC;
  signal \clk_counter[7]_i_2__14_n_0\ : STD_LOGIC;
  signal \clk_counter[8]_i_1__14_n_0\ : STD_LOGIC;
  signal \clk_counter[8]_i_2__14_n_0\ : STD_LOGIC;
  signal \clk_counter[8]_i_3__14_n_0\ : STD_LOGIC;
  signal \clk_counter[8]_i_4__13_n_0\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[8]\ : STD_LOGIC;
  signal data_out10 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal data_out1_in : STD_LOGIC_VECTOR ( 31 to 31 );
  signal data_out2 : STD_LOGIC;
  signal data_out3 : STD_LOGIC;
  signal \data_out[16]_i_1__14_n_0\ : STD_LOGIC;
  signal \data_out[17]_i_1__14_n_0\ : STD_LOGIC;
  signal \data_out[18]_i_1__14_n_0\ : STD_LOGIC;
  signal \data_out[19]_i_1__14_n_0\ : STD_LOGIC;
  signal \data_out[20]_i_1__14_n_0\ : STD_LOGIC;
  signal \data_out[21]_i_1__14_n_0\ : STD_LOGIC;
  signal \data_out[22]_i_1__14_n_0\ : STD_LOGIC;
  signal \data_out[23]_i_1__14_n_0\ : STD_LOGIC;
  signal \data_out[23]_i_2__14_n_0\ : STD_LOGIC;
  signal \data_out[24]_i_1__14_n_0\ : STD_LOGIC;
  signal \data_out[24]_i_2__14_n_0\ : STD_LOGIC;
  signal \data_out[25]_i_1__14_n_0\ : STD_LOGIC;
  signal \data_out[25]_i_2__14_n_0\ : STD_LOGIC;
  signal \data_out[26]_i_1__14_n_0\ : STD_LOGIC;
  signal \data_out[26]_i_2__14_n_0\ : STD_LOGIC;
  signal \data_out[27]_i_1__14_n_0\ : STD_LOGIC;
  signal \data_out[27]_i_2__14_n_0\ : STD_LOGIC;
  signal \data_out[27]_i_3__14_n_0\ : STD_LOGIC;
  signal \data_out[28]_i_1__14_n_0\ : STD_LOGIC;
  signal \data_out[28]_i_2__14_n_0\ : STD_LOGIC;
  signal \data_out[29]_i_1__14_n_0\ : STD_LOGIC;
  signal \data_out[29]_i_2__14_n_0\ : STD_LOGIC;
  signal \data_out[30]_i_1__14_n_0\ : STD_LOGIC;
  signal \data_out[30]_i_2__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_100__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_101__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_103__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_104__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_105__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_106__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_107__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_10__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_11__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_12__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_13__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_14__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_15__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_16__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_17__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_18__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_19__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_1__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_20__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_21__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_22__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_23__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_24__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_25__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_26__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_28__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_29__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_30__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_31__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_32__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_33__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_36__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_37__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_38__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_39__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_3__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_40__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_41__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_42__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_43__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_44__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_45__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_46__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_47__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_48__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_49__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_4__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_50__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_51__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_52__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_53__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_54__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_55__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_57__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_58__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_59__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_5__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_60__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_61__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_62__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_63__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_64__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_68__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_69__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_70__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_71__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_72__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_73__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_74__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_75__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_76__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_77__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_78__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_79__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_80__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_81__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_82__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_83__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_84__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_85__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_86__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_87__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_88__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_89__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_8__13_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_90__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_91__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_92__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_93__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_94__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_95__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_96__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_97__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_98__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_99__14_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_9__14_n_0\ : STD_LOGIC;
  signal \^data_out_p\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \data_out_reg[31]_i_27__13_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_27__13_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_34__13_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_34__13_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_34__13_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_34__13_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__13_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__13_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__13_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__13_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__13_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__13_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__13_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__13_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__13_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__13_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__13_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__13_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__13_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__13_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__13_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__14_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__14_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__14_n_10\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__14_n_11\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__14_n_12\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__14_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__14_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__14_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__14_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__14_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__14_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__14_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__14_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__14_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__14_n_8\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__14_n_9\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__14_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__14_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__14_n_10\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__14_n_11\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__14_n_12\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__14_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__14_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__14_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__14_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__14_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__14_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__14_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__14_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__14_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__14_n_8\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__14_n_9\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__14_n_12\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__14_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__14_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__14_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__14_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__14_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__14_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__14_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__13_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__13_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__13_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__13_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__13_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__13_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__13_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__13_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__13_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__13_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__13_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__14_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__14_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__14_n_10\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__14_n_11\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__14_n_12\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__14_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__14_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__14_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__14_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__14_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__14_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__14_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__14_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__14_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__14_n_8\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__14_n_9\ : STD_LOGIC;
  signal \done_cs_hold_counter[0]_i_1__14_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[1]_i_1__14_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[2]_i_1__14_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[3]_i_1__14_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[3]_i_2__14_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[4]_i_1__14_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[5]_i_1__14_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[5]_i_2__14_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[6]_i_1__13_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[6]_i_2__13_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \fifo_data_in[0]_i_10_n_0\ : STD_LOGIC;
  signal \fifo_data_in[0]_i_11_n_0\ : STD_LOGIC;
  signal \fifo_data_in[0]_i_12_n_0\ : STD_LOGIC;
  signal \fifo_data_in[0]_i_13_n_0\ : STD_LOGIC;
  signal \fifo_data_in[0]_i_3_n_0\ : STD_LOGIC;
  signal \fifo_data_in[0]_i_6_n_0\ : STD_LOGIC;
  signal \fifo_data_in[10]_i_10_n_0\ : STD_LOGIC;
  signal \fifo_data_in[10]_i_11_n_0\ : STD_LOGIC;
  signal \fifo_data_in[10]_i_12_n_0\ : STD_LOGIC;
  signal \fifo_data_in[10]_i_13_n_0\ : STD_LOGIC;
  signal \fifo_data_in[10]_i_3_n_0\ : STD_LOGIC;
  signal \fifo_data_in[10]_i_6_n_0\ : STD_LOGIC;
  signal \fifo_data_in[11]_i_10_n_0\ : STD_LOGIC;
  signal \fifo_data_in[11]_i_11_n_0\ : STD_LOGIC;
  signal \fifo_data_in[11]_i_12_n_0\ : STD_LOGIC;
  signal \fifo_data_in[11]_i_13_n_0\ : STD_LOGIC;
  signal \fifo_data_in[11]_i_3_n_0\ : STD_LOGIC;
  signal \fifo_data_in[11]_i_6_n_0\ : STD_LOGIC;
  signal \fifo_data_in[12]_i_10_n_0\ : STD_LOGIC;
  signal \fifo_data_in[12]_i_11_n_0\ : STD_LOGIC;
  signal \fifo_data_in[12]_i_12_n_0\ : STD_LOGIC;
  signal \fifo_data_in[12]_i_13_n_0\ : STD_LOGIC;
  signal \fifo_data_in[12]_i_3_n_0\ : STD_LOGIC;
  signal \fifo_data_in[12]_i_6_n_0\ : STD_LOGIC;
  signal \fifo_data_in[13]_i_10_n_0\ : STD_LOGIC;
  signal \fifo_data_in[13]_i_11_n_0\ : STD_LOGIC;
  signal \fifo_data_in[13]_i_12_n_0\ : STD_LOGIC;
  signal \fifo_data_in[13]_i_13_n_0\ : STD_LOGIC;
  signal \fifo_data_in[13]_i_3_n_0\ : STD_LOGIC;
  signal \fifo_data_in[13]_i_6_n_0\ : STD_LOGIC;
  signal \fifo_data_in[14]_i_10_n_0\ : STD_LOGIC;
  signal \fifo_data_in[14]_i_11_n_0\ : STD_LOGIC;
  signal \fifo_data_in[14]_i_12_n_0\ : STD_LOGIC;
  signal \fifo_data_in[14]_i_13_n_0\ : STD_LOGIC;
  signal \fifo_data_in[14]_i_3_n_0\ : STD_LOGIC;
  signal \fifo_data_in[14]_i_6_n_0\ : STD_LOGIC;
  signal \fifo_data_in[15]_i_12_n_0\ : STD_LOGIC;
  signal \fifo_data_in[15]_i_13_n_0\ : STD_LOGIC;
  signal \fifo_data_in[15]_i_14_n_0\ : STD_LOGIC;
  signal \fifo_data_in[15]_i_15_n_0\ : STD_LOGIC;
  signal \fifo_data_in[15]_i_5_n_0\ : STD_LOGIC;
  signal \fifo_data_in[15]_i_8_n_0\ : STD_LOGIC;
  signal \fifo_data_in[1]_i_10_n_0\ : STD_LOGIC;
  signal \fifo_data_in[1]_i_11_n_0\ : STD_LOGIC;
  signal \fifo_data_in[1]_i_12_n_0\ : STD_LOGIC;
  signal \fifo_data_in[1]_i_13_n_0\ : STD_LOGIC;
  signal \fifo_data_in[1]_i_3_n_0\ : STD_LOGIC;
  signal \fifo_data_in[1]_i_6_n_0\ : STD_LOGIC;
  signal \fifo_data_in[2]_i_10_n_0\ : STD_LOGIC;
  signal \fifo_data_in[2]_i_11_n_0\ : STD_LOGIC;
  signal \fifo_data_in[2]_i_12_n_0\ : STD_LOGIC;
  signal \fifo_data_in[2]_i_13_n_0\ : STD_LOGIC;
  signal \fifo_data_in[2]_i_3_n_0\ : STD_LOGIC;
  signal \fifo_data_in[2]_i_6_n_0\ : STD_LOGIC;
  signal \fifo_data_in[3]_i_10_n_0\ : STD_LOGIC;
  signal \fifo_data_in[3]_i_11_n_0\ : STD_LOGIC;
  signal \fifo_data_in[3]_i_12_n_0\ : STD_LOGIC;
  signal \fifo_data_in[3]_i_13_n_0\ : STD_LOGIC;
  signal \fifo_data_in[3]_i_3_n_0\ : STD_LOGIC;
  signal \fifo_data_in[3]_i_6_n_0\ : STD_LOGIC;
  signal \fifo_data_in[4]_i_10_n_0\ : STD_LOGIC;
  signal \fifo_data_in[4]_i_11_n_0\ : STD_LOGIC;
  signal \fifo_data_in[4]_i_12_n_0\ : STD_LOGIC;
  signal \fifo_data_in[4]_i_13_n_0\ : STD_LOGIC;
  signal \fifo_data_in[4]_i_3_n_0\ : STD_LOGIC;
  signal \fifo_data_in[4]_i_6_n_0\ : STD_LOGIC;
  signal \fifo_data_in[5]_i_10_n_0\ : STD_LOGIC;
  signal \fifo_data_in[5]_i_11_n_0\ : STD_LOGIC;
  signal \fifo_data_in[5]_i_12_n_0\ : STD_LOGIC;
  signal \fifo_data_in[5]_i_13_n_0\ : STD_LOGIC;
  signal \fifo_data_in[5]_i_3_n_0\ : STD_LOGIC;
  signal \fifo_data_in[5]_i_6_n_0\ : STD_LOGIC;
  signal \fifo_data_in[6]_i_10_n_0\ : STD_LOGIC;
  signal \fifo_data_in[6]_i_11_n_0\ : STD_LOGIC;
  signal \fifo_data_in[6]_i_12_n_0\ : STD_LOGIC;
  signal \fifo_data_in[6]_i_13_n_0\ : STD_LOGIC;
  signal \fifo_data_in[6]_i_3_n_0\ : STD_LOGIC;
  signal \fifo_data_in[6]_i_6_n_0\ : STD_LOGIC;
  signal \fifo_data_in[7]_i_10_n_0\ : STD_LOGIC;
  signal \fifo_data_in[7]_i_11_n_0\ : STD_LOGIC;
  signal \fifo_data_in[7]_i_12_n_0\ : STD_LOGIC;
  signal \fifo_data_in[7]_i_13_n_0\ : STD_LOGIC;
  signal \fifo_data_in[7]_i_3_n_0\ : STD_LOGIC;
  signal \fifo_data_in[7]_i_6_n_0\ : STD_LOGIC;
  signal \fifo_data_in[8]_i_10_n_0\ : STD_LOGIC;
  signal \fifo_data_in[8]_i_11_n_0\ : STD_LOGIC;
  signal \fifo_data_in[8]_i_12_n_0\ : STD_LOGIC;
  signal \fifo_data_in[8]_i_13_n_0\ : STD_LOGIC;
  signal \fifo_data_in[8]_i_3_n_0\ : STD_LOGIC;
  signal \fifo_data_in[8]_i_6_n_0\ : STD_LOGIC;
  signal \fifo_data_in[9]_i_10_n_0\ : STD_LOGIC;
  signal \fifo_data_in[9]_i_11_n_0\ : STD_LOGIC;
  signal \fifo_data_in[9]_i_12_n_0\ : STD_LOGIC;
  signal \fifo_data_in[9]_i_13_n_0\ : STD_LOGIC;
  signal \fifo_data_in[9]_i_3_n_0\ : STD_LOGIC;
  signal \fifo_data_in[9]_i_6_n_0\ : STD_LOGIC;
  signal \fifo_data_in_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \fifo_data_in_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \fifo_data_in_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \fifo_data_in_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \fifo_data_in_reg[10]_i_4_n_0\ : STD_LOGIC;
  signal \fifo_data_in_reg[10]_i_5_n_0\ : STD_LOGIC;
  signal \fifo_data_in_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \fifo_data_in_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal \fifo_data_in_reg[11]_i_5_n_0\ : STD_LOGIC;
  signal \fifo_data_in_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \fifo_data_in_reg[12]_i_4_n_0\ : STD_LOGIC;
  signal \fifo_data_in_reg[12]_i_5_n_0\ : STD_LOGIC;
  signal \fifo_data_in_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \fifo_data_in_reg[13]_i_4_n_0\ : STD_LOGIC;
  signal \fifo_data_in_reg[13]_i_5_n_0\ : STD_LOGIC;
  signal \fifo_data_in_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \fifo_data_in_reg[14]_i_4_n_0\ : STD_LOGIC;
  signal \fifo_data_in_reg[14]_i_5_n_0\ : STD_LOGIC;
  signal \fifo_data_in_reg[15]_i_4_n_0\ : STD_LOGIC;
  signal \fifo_data_in_reg[15]_i_6_n_0\ : STD_LOGIC;
  signal \fifo_data_in_reg[15]_i_7_n_0\ : STD_LOGIC;
  signal \fifo_data_in_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \fifo_data_in_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \fifo_data_in_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \fifo_data_in_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \fifo_data_in_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \fifo_data_in_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \fifo_data_in_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \fifo_data_in_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \fifo_data_in_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \fifo_data_in_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \fifo_data_in_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \fifo_data_in_reg[4]_i_5_n_0\ : STD_LOGIC;
  signal \fifo_data_in_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \fifo_data_in_reg[5]_i_4_n_0\ : STD_LOGIC;
  signal \fifo_data_in_reg[5]_i_5_n_0\ : STD_LOGIC;
  signal \fifo_data_in_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \fifo_data_in_reg[6]_i_4_n_0\ : STD_LOGIC;
  signal \fifo_data_in_reg[6]_i_5_n_0\ : STD_LOGIC;
  signal \fifo_data_in_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \fifo_data_in_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \fifo_data_in_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \fifo_data_in_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \fifo_data_in_reg[8]_i_4_n_0\ : STD_LOGIC;
  signal \fifo_data_in_reg[8]_i_5_n_0\ : STD_LOGIC;
  signal \fifo_data_in_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \fifo_data_in_reg[9]_i_4_n_0\ : STD_LOGIC;
  signal \fifo_data_in_reg[9]_i_5_n_0\ : STD_LOGIC;
  signal \padding_counter[0]_i_1__14_n_0\ : STD_LOGIC;
  signal \padding_counter[1]_i_1__14_n_0\ : STD_LOGIC;
  signal \padding_counter[2]_i_1__14_n_0\ : STD_LOGIC;
  signal \padding_counter[3]_i_1__14_n_0\ : STD_LOGIC;
  signal \padding_counter[4]_i_1__14_n_0\ : STD_LOGIC;
  signal \padding_counter[4]_i_2__13_n_0\ : STD_LOGIC;
  signal \padding_counter[5]_i_1__14_n_0\ : STD_LOGIC;
  signal \padding_counter[5]_i_2__14_n_0\ : STD_LOGIC;
  signal \padding_counter[6]_i_1__13_n_0\ : STD_LOGIC;
  signal \padding_counter[6]_i_2__13_n_0\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \state__1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_data_out_reg[31]_i_27__13_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_data_out_reg[31]_i_27__13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_data_out_reg[31]_i_34__13_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_data_out_reg[31]_i_34__13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_data_out_reg[31]_i_35__13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_data_out_reg[31]_i_56__13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_data_out_reg[31]_i_67__14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_data_out_reg[31]_i_67__14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[16]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \FSM_onehot_state[2]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \FSM_onehot_state[7]_i_1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \FSM_onehot_state[8]_i_1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_3__14\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__14\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_2__14\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_4__14\ : label is "soft_lutpair371";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "PRE_BUSY:001,BUSY:010,POST_BUSY:011,DONE:100,READY:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "PRE_BUSY:001,BUSY:010,POST_BUSY:011,DONE:100,READY:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[2]\ : label is "PRE_BUSY:001,BUSY:010,POST_BUSY:011,DONE:100,READY:000";
  attribute SOFT_HLUTNM of \MOSI_i_11__14\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \MOSI_i_18__14\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \MOSI_i_3__14\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \clk_counter[0]_i_1__14\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \clk_counter[1]_i_1__14\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \clk_counter[2]_i_1__14\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \clk_counter[3]_i_1__14\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \clk_counter[4]_i_1__14\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \clk_counter[4]_i_2__14\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \clk_counter[6]_i_1__14\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \clk_counter[6]_i_3__13\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \clk_counter[7]_i_1__14\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \clk_counter[7]_i_2__14\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \clk_counter[8]_i_2__14\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \clk_counter[8]_i_3__14\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \clk_counter[8]_i_4__13\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \data_out[23]_i_2__14\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \data_out[24]_i_2__14\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \data_out[25]_i_2__14\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \data_out[26]_i_2__14\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \data_out[27]_i_2__14\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \data_out[28]_i_2__14\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \data_out[29]_i_2__14\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \data_out[30]_i_2__14\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \data_out[31]_i_107__14\ : label is "soft_lutpair357";
  attribute HLUTNM : string;
  attribute HLUTNM of \data_out[31]_i_11__13\ : label is "lutpair14";
  attribute HLUTNM of \data_out[31]_i_19__14\ : label is "lutpair14";
  attribute SOFT_HLUTNM of \data_out[31]_i_2__14\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \data_out[31]_i_3__14\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \data_out[31]_i_4__14\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \data_out[31]_i_5__14\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \data_out[31]_i_69__14\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \data_out[31]_i_70__14\ : label is "soft_lutpair364";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \data_out_reg[31]_i_34__13\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \data_out_reg[31]_i_35__13\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \data_out_reg[31]_i_56__13\ : label is 11;
  attribute SOFT_HLUTNM of \done_cs_hold_counter[0]_i_1__14\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[1]_i_1__14\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[2]_i_1__14\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[3]_i_1__14\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[3]_i_2__14\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[6]_i_2__13\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \padding_counter[1]_i_1__14\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \padding_counter[2]_i_1__14\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \padding_counter[4]_i_2__13\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \padding_counter[5]_i_1__14\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \padding_counter[6]_i_2__13\ : label is "soft_lutpair374";
begin
  \FSM_sequential_state_reg[2]_0\ <= \^fsm_sequential_state_reg[2]_0\;
  \FSM_sequential_state_reg[2]_1\(2 downto 0) <= \^fsm_sequential_state_reg[2]_1\(2 downto 0);
  MOSI_P <= \^mosi_p\;
  data_out_P(15 downto 0) <= \^data_out_p\(15 downto 0);
ClockDivideByEight: entity work.cable_delay_tester_rhs_256_0_0_clock_divider
     port map (
      Q(2 downto 0) => \^fsm_sequential_state_reg[2]_1\(2 downto 0),
      clk => clk,
      \counter[0]_i_3__14_0\(3) => \clk_counter_reg_n_0_[8]\,
      \counter[0]_i_3__14_0\(2) => \clk_counter_reg_n_0_[7]\,
      \counter[0]_i_3__14_0\(1) => \clk_counter_reg_n_0_[6]\,
      \counter[0]_i_3__14_0\(0) => \clk_counter_reg_n_0_[5]\
    );
\FSM_onehot_state[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(6),
      I1 => \^fsm_sequential_state_reg[2]_0\,
      O => D(3)
    );
\FSM_onehot_state[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[2]_0\,
      I1 => Q(5),
      O => D(4)
    );
\FSM_onehot_state[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \FSM_onehot_state[16]_i_3_n_0\,
      I1 => \FSM_onehot_state_reg[16]\,
      I2 => \FSM_onehot_state_reg[16]_0\,
      I3 => \FSM_onehot_state_reg[16]_1\,
      I4 => \FSM_onehot_state_reg[16]_2\,
      I5 => \FSM_onehot_state_reg[16]_3\,
      O => \^fsm_sequential_state_reg[2]_0\
    );
\FSM_onehot_state[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000015"
    )
        port map (
      I0 => \FSM_onehot_state[16]_i_2_0\,
      I1 => \^fsm_sequential_state_reg[2]_1\(2),
      I2 => \done_cs_hold_counter[6]_i_1__13_n_0\,
      I3 => \FSM_onehot_state[16]_i_2_1\,
      I4 => \FSM_onehot_state[16]_i_2_2\,
      I5 => \FSM_onehot_state[16]_i_2_3\,
      O => \FSM_onehot_state[16]_i_3_n_0\
    );
\FSM_onehot_state[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => \^fsm_sequential_state_reg[2]_0\,
      O => D(0)
    );
\FSM_onehot_state[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFF2F2"
    )
        port map (
      I0 => Q(4),
      I1 => \^fsm_sequential_state_reg[2]_0\,
      I2 => \FSM_onehot_state[7]_i_2_n_0\,
      I3 => \FSM_onehot_state_reg[7]\,
      I4 => Q(3),
      O => D(1)
    );
\FSM_onehot_state[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => record_start,
      I1 => Q(0),
      I2 => config_start,
      O => \FSM_onehot_state[7]_i_2_n_0\
    );
\FSM_onehot_state[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[2]_0\,
      I1 => Q(4),
      O => D(2)
    );
\FSM_sequential_state[0]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3322333022220030"
    )
        port map (
      I0 => \FSM_sequential_state[0]_i_2__14_n_0\,
      I1 => \^fsm_sequential_state_reg[2]_1\(2),
      I2 => \FSM_sequential_state_reg[0]_0\,
      I3 => \^fsm_sequential_state_reg[2]_1\(0),
      I4 => \^fsm_sequential_state_reg[2]_1\(1),
      I5 => \FSM_sequential_state[0]_i_3__14_n_0\,
      O => \state__1\(0)
    );
\FSM_sequential_state[0]_i_2__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[6]\,
      I1 => \clk_counter_reg_n_0_[7]\,
      I2 => \clk_counter_reg_n_0_[5]\,
      I3 => \clk_counter_reg_n_0_[8]\,
      I4 => \FSM_sequential_state[0]_i_4__14_n_0\,
      O => \FSM_sequential_state[0]_i_2__14_n_0\
    );
\FSM_sequential_state[0]_i_3__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \padding_counter_reg_n_0_[6]\,
      I1 => \FSM_sequential_state[1]_i_2__13_n_0\,
      O => \FSM_sequential_state[0]_i_3__14_n_0\
    );
\FSM_sequential_state[0]_i_4__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[2]\,
      I1 => \clk_counter_reg_n_0_[3]\,
      I2 => \clk_counter_reg_n_0_[4]\,
      I3 => \clk_counter_reg_n_0_[1]\,
      I4 => \clk_counter_reg_n_0_[0]\,
      I5 => \^fsm_sequential_state_reg[2]_1\(0),
      O => \FSM_sequential_state[0]_i_4__14_n_0\
    );
\FSM_sequential_state[1]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55510004"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[2]_1\(2),
      I1 => \^fsm_sequential_state_reg[2]_1\(0),
      I2 => \FSM_sequential_state[1]_i_2__13_n_0\,
      I3 => \padding_counter_reg_n_0_[6]\,
      I4 => \^fsm_sequential_state_reg[2]_1\(1),
      O => \FSM_sequential_state[1]_i_1__14_n_0\
    );
\FSM_sequential_state[1]_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \padding_counter_reg_n_0_[5]\,
      I1 => \padding_counter_reg_n_0_[3]\,
      I2 => \padding_counter_reg_n_0_[0]\,
      I3 => \padding_counter_reg_n_0_[1]\,
      I4 => \padding_counter_reg_n_0_[2]\,
      I5 => \padding_counter_reg_n_0_[4]\,
      O => \FSM_sequential_state[1]_i_2__13_n_0\
    );
\FSM_sequential_state[2]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[2]_1\(1),
      I1 => \^fsm_sequential_state_reg[2]_1\(0),
      I2 => \^fsm_sequential_state_reg[2]_1\(2),
      O => \FSM_sequential_state[2]_i_1__14_n_0\
    );
\FSM_sequential_state[2]_i_2__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEF0EE00"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[6]\,
      I1 => \FSM_sequential_state[2]_i_3__14_n_0\,
      I2 => \^fsm_sequential_state_reg[2]_1\(1),
      I3 => \^fsm_sequential_state_reg[2]_1\(2),
      I4 => \FSM_sequential_state[2]_i_4__14_n_0\,
      O => \state__1\(2)
    );
\FSM_sequential_state[2]_i_3__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[5]\,
      I1 => \done_cs_hold_counter_reg_n_0_[3]\,
      I2 => \done_cs_hold_counter_reg_n_0_[0]\,
      I3 => \done_cs_hold_counter_reg_n_0_[1]\,
      I4 => \done_cs_hold_counter_reg_n_0_[2]\,
      I5 => \done_cs_hold_counter_reg_n_0_[4]\,
      O => \FSM_sequential_state[2]_i_3__14_n_0\
    );
\FSM_sequential_state[2]_i_4__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[2]_1\(0),
      I1 => \FSM_sequential_state[1]_i_2__13_n_0\,
      I2 => \padding_counter_reg_n_0_[6]\,
      O => \FSM_sequential_state[2]_i_4__14_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \FSM_sequential_state[2]_i_1__14_n_0\,
      D => \state__1\(0),
      Q => \^fsm_sequential_state_reg[2]_1\(0),
      R => SS(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \FSM_sequential_state[2]_i_1__14_n_0\,
      D => \FSM_sequential_state[1]_i_1__14_n_0\,
      Q => \^fsm_sequential_state_reg[2]_1\(1),
      R => SS(0)
    );
\FSM_sequential_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \FSM_sequential_state[2]_i_1__14_n_0\,
      D => \state__1\(2),
      Q => \^fsm_sequential_state_reg[2]_1\(2),
      R => SS(0)
    );
\MOSI_i_10__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FFFFFF47FF0000"
    )
        port map (
      I0 => MOSI_reg_0(19),
      I1 => \clk_counter[4]_i_2__14_n_0\,
      I2 => MOSI_reg_0(20),
      I3 => \MOSI_i_18__14_n_0\,
      I4 => \clk_counter[5]_i_2__14_n_0\,
      I5 => \MOSI_i_19__14_n_0\,
      O => \MOSI_i_10__14_n_0\
    );
\MOSI_i_11__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[3]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[2]\,
      O => \MOSI_i_11__14_n_0\
    );
\MOSI_i_12__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => MOSI_reg_0(11),
      I1 => \MOSI_reg_i_7__13_0\,
      I2 => \clk_counter[4]_i_2__14_n_0\,
      I3 => \MOSI_reg_i_7__13_1\,
      I4 => \MOSI_i_18__14_n_0\,
      I5 => \MOSI_reg_i_7__13_2\,
      O => \MOSI_i_12__14_n_0\
    );
\MOSI_i_13__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => MOSI_reg_0(7),
      I1 => MOSI_reg_0(8),
      I2 => \clk_counter[4]_i_2__14_n_0\,
      I3 => MOSI_reg_0(9),
      I4 => \MOSI_i_18__14_n_0\,
      I5 => MOSI_reg_0(10),
      O => \MOSI_i_13__14_n_0\
    );
\MOSI_i_14__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => MOSI_reg_0(3),
      I1 => MOSI_reg_0(4),
      I2 => \clk_counter[4]_i_2__14_n_0\,
      I3 => MOSI_reg_0(5),
      I4 => \MOSI_i_18__14_n_0\,
      I5 => MOSI_reg_0(6),
      O => \MOSI_i_14__14_n_0\
    );
\MOSI_i_15__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => MOSI_reg_0(22),
      I1 => MOSI_reg_0(0),
      I2 => \clk_counter[4]_i_2__14_n_0\,
      I3 => MOSI_reg_0(1),
      I4 => \MOSI_i_18__14_n_0\,
      I5 => MOSI_reg_0(2),
      O => \MOSI_i_15__14_n_0\
    );
\MOSI_i_16__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => MOSI_reg_0(15),
      I1 => MOSI_reg_0(16),
      I2 => \clk_counter[4]_i_2__14_n_0\,
      I3 => MOSI_reg_0(17),
      I4 => \MOSI_i_11__14_n_0\,
      I5 => MOSI_reg_0(18),
      O => \MOSI_i_16__14_n_0\
    );
\MOSI_i_17__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \MOSI_reg_i_9__13_0\,
      I1 => MOSI_reg_0(12),
      I2 => \clk_counter[4]_i_2__14_n_0\,
      I3 => MOSI_reg_0(13),
      I4 => \MOSI_i_11__14_n_0\,
      I5 => MOSI_reg_0(14),
      O => \MOSI_i_17__14_n_0\
    );
\MOSI_i_18__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[2]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => \clk_counter_reg_n_0_[0]\,
      I3 => \clk_counter_reg_n_0_[3]\,
      O => \MOSI_i_18__14_n_0\
    );
\MOSI_i_19__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F700F7F7"
    )
        port map (
      I0 => MOSI_reg_0(20),
      I1 => \MOSI_i_18__14_n_0\,
      I2 => \clk_counter_reg_n_0_[4]\,
      I3 => \clk_counter[4]_i_2__14_n_0\,
      I4 => MOSI_reg_0(21),
      O => \MOSI_i_19__14_n_0\
    );
\MOSI_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBABBAAA88A88AAA"
    )
        port map (
      I0 => \MOSI_i_2__14_n_0\,
      I1 => \MOSI_i_3__14_n_0\,
      I2 => \^fsm_sequential_state_reg[2]_1\(0),
      I3 => \^fsm_sequential_state_reg[2]_1\(2),
      I4 => \^fsm_sequential_state_reg[2]_1\(1),
      I5 => \^mosi_p\,
      O => \MOSI_i_1__14_n_0\
    );
\MOSI_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F004040"
    )
        port map (
      I0 => \MOSI_i_4__14_n_0\,
      I1 => \MOSI_i_5__14_n_0\,
      I2 => \^fsm_sequential_state_reg[2]_1\(1),
      I3 => MOSI_reg_0(22),
      I4 => \^fsm_sequential_state_reg[2]_1\(0),
      I5 => \^fsm_sequential_state_reg[2]_1\(2),
      O => \MOSI_i_2__14_n_0\
    );
\MOSI_i_3__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \MOSI_i_6__14_n_0\,
      I1 => \^fsm_sequential_state_reg[2]_1\(2),
      I2 => \clk_counter_reg_n_0_[2]\,
      I3 => \clk_counter_reg_n_0_[1]\,
      I4 => \clk_counter_reg_n_0_[0]\,
      O => \MOSI_i_3__14_n_0\
    );
\MOSI_i_4__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202100252521552"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[7]\,
      I1 => \MOSI_reg_i_7__13_n_0\,
      I2 => \clk_counter_reg_n_0_[6]\,
      I3 => \clk_counter_reg_n_0_[5]\,
      I4 => \clk_counter[8]_i_4__13_n_0\,
      I5 => \MOSI_reg_i_8__13_n_0\,
      O => \MOSI_i_4__14_n_0\
    );
\MOSI_i_5__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"771777D7CCFCFFFF"
    )
        port map (
      I0 => \MOSI_reg_i_9__13_n_0\,
      I1 => \clk_counter_reg_n_0_[6]\,
      I2 => \clk_counter_reg_n_0_[5]\,
      I3 => \clk_counter[8]_i_4__13_n_0\,
      I4 => \MOSI_i_10__14_n_0\,
      I5 => \clk_counter_reg_n_0_[7]\,
      O => \MOSI_i_5__14_n_0\
    );
\MOSI_i_6__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFDFFFDFDFDF"
    )
        port map (
      I0 => \clk_counter[6]_i_2__14_n_0\,
      I1 => \clk_counter[7]_i_2__14_n_0\,
      I2 => \clk_counter[8]_i_3__14_n_0\,
      I3 => \clk_counter[5]_i_2__14_n_0\,
      I4 => \MOSI_i_11__14_n_0\,
      I5 => \clk_counter_reg_n_0_[4]\,
      O => \MOSI_i_6__14_n_0\
    );
MOSI_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \MOSI_i_1__14_n_0\,
      Q => \^mosi_p\,
      R => SS(0)
    );
\MOSI_reg_i_7__13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \MOSI_i_12__14_n_0\,
      I1 => \MOSI_i_13__14_n_0\,
      O => \MOSI_reg_i_7__13_n_0\,
      S => \clk_counter[5]_i_2__14_n_0\
    );
\MOSI_reg_i_8__13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \MOSI_i_14__14_n_0\,
      I1 => \MOSI_i_15__14_n_0\,
      O => \MOSI_reg_i_8__13_n_0\,
      S => \clk_counter[5]_i_2__14_n_0\
    );
\MOSI_reg_i_9__13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \MOSI_i_16__14_n_0\,
      I1 => \MOSI_i_17__14_n_0\,
      O => \MOSI_reg_i_9__13_n_0\,
      S => \clk_counter[5]_i_2__14_n_0\
    );
\clk_counter[0]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[2]_1\(1),
      I1 => \clk_counter_reg_n_0_[0]\,
      O => \clk_counter[0]_i_1__14_n_0\
    );
\clk_counter[1]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[1]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \^fsm_sequential_state_reg[2]_1\(1),
      O => \clk_counter[1]_i_1__14_n_0\
    );
\clk_counter[2]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DDD7"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[2]_1\(1),
      I1 => \clk_counter_reg_n_0_[2]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[0]\,
      O => \clk_counter[2]_i_1__14_n_0\
    );
\clk_counter[3]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA9FFFF"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[3]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[2]\,
      I4 => \^fsm_sequential_state_reg[2]_1\(1),
      O => \clk_counter[3]_i_1__14_n_0\
    );
\clk_counter[4]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[2]_1\(1),
      I1 => \clk_counter[4]_i_2__14_n_0\,
      O => \clk_counter[4]_i_1__14_n_0\
    );
\clk_counter[4]_i_2__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[4]\,
      I1 => \clk_counter_reg_n_0_[2]\,
      I2 => \clk_counter_reg_n_0_[3]\,
      I3 => \clk_counter_reg_n_0_[0]\,
      I4 => \clk_counter_reg_n_0_[1]\,
      O => \clk_counter[4]_i_2__14_n_0\
    );
\clk_counter[5]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \clk_counter[5]_i_2__14_n_0\,
      I1 => \^fsm_sequential_state_reg[2]_1\(1),
      O => \clk_counter[5]_i_1__14_n_0\
    );
\clk_counter[5]_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[5]\,
      I1 => \clk_counter_reg_n_0_[4]\,
      I2 => \clk_counter_reg_n_0_[3]\,
      I3 => \clk_counter_reg_n_0_[2]\,
      I4 => \clk_counter_reg_n_0_[0]\,
      I5 => \clk_counter_reg_n_0_[1]\,
      O => \clk_counter[5]_i_2__14_n_0\
    );
\clk_counter[6]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[2]_1\(1),
      I1 => \clk_counter[6]_i_2__14_n_0\,
      O => clk_counter(6)
    );
\clk_counter[6]_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[6]\,
      I1 => \clk_counter_reg_n_0_[5]\,
      I2 => \clk_counter[6]_i_3__13_n_0\,
      I3 => \clk_counter_reg_n_0_[2]\,
      I4 => \clk_counter_reg_n_0_[3]\,
      I5 => \clk_counter_reg_n_0_[4]\,
      O => \clk_counter[6]_i_2__14_n_0\
    );
\clk_counter[6]_i_3__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[0]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      O => \clk_counter[6]_i_3__13_n_0\
    );
\clk_counter[7]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \clk_counter[7]_i_2__14_n_0\,
      I1 => \^fsm_sequential_state_reg[2]_1\(1),
      O => \clk_counter[7]_i_1__14_n_0\
    );
\clk_counter[7]_i_2__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA9A"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[7]\,
      I1 => \clk_counter_reg_n_0_[6]\,
      I2 => \clk_counter[8]_i_4__13_n_0\,
      I3 => \clk_counter_reg_n_0_[5]\,
      O => \clk_counter[7]_i_2__14_n_0\
    );
\clk_counter[8]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[2]_1\(2),
      I1 => \^fsm_sequential_state_reg[2]_1\(0),
      O => \clk_counter[8]_i_1__14_n_0\
    );
\clk_counter[8]_i_2__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[2]_1\(1),
      I1 => \clk_counter[8]_i_3__14_n_0\,
      O => \clk_counter[8]_i_2__14_n_0\
    );
\clk_counter[8]_i_3__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002FFFD"
    )
        port map (
      I0 => \clk_counter[8]_i_4__13_n_0\,
      I1 => \clk_counter_reg_n_0_[6]\,
      I2 => \clk_counter_reg_n_0_[7]\,
      I3 => \clk_counter_reg_n_0_[5]\,
      I4 => \clk_counter_reg_n_0_[8]\,
      O => \clk_counter[8]_i_3__14_n_0\
    );
\clk_counter[8]_i_4__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[1]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[2]\,
      I3 => \clk_counter_reg_n_0_[3]\,
      I4 => \clk_counter_reg_n_0_[4]\,
      O => \clk_counter[8]_i_4__13_n_0\
    );
\clk_counter_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__14_n_0\,
      D => \clk_counter[0]_i_1__14_n_0\,
      Q => \clk_counter_reg_n_0_[0]\,
      S => SS(0)
    );
\clk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__14_n_0\,
      D => \clk_counter[1]_i_1__14_n_0\,
      Q => \clk_counter_reg_n_0_[1]\,
      R => SS(0)
    );
\clk_counter_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__14_n_0\,
      D => \clk_counter[2]_i_1__14_n_0\,
      Q => \clk_counter_reg_n_0_[2]\,
      S => SS(0)
    );
\clk_counter_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__14_n_0\,
      D => \clk_counter[3]_i_1__14_n_0\,
      Q => \clk_counter_reg_n_0_[3]\,
      S => SS(0)
    );
\clk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__14_n_0\,
      D => \clk_counter[4]_i_1__14_n_0\,
      Q => \clk_counter_reg_n_0_[4]\,
      S => SS(0)
    );
\clk_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__14_n_0\,
      D => \clk_counter[5]_i_1__14_n_0\,
      Q => \clk_counter_reg_n_0_[5]\,
      R => SS(0)
    );
\clk_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__14_n_0\,
      D => clk_counter(6),
      Q => \clk_counter_reg_n_0_[6]\,
      R => SS(0)
    );
\clk_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__14_n_0\,
      D => \clk_counter[7]_i_1__14_n_0\,
      Q => \clk_counter_reg_n_0_[7]\,
      R => SS(0)
    );
\clk_counter_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__14_n_0\,
      D => \clk_counter[8]_i_2__14_n_0\,
      Q => \clk_counter_reg_n_0_[8]\,
      S => SS(0)
    );
\data_out[16]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__14_n_0\,
      I2 => \data_out[24]_i_2__14_n_0\,
      I3 => \data_out[23]_i_2__14_n_0\,
      I4 => \^fsm_sequential_state_reg[2]_1\(0),
      I5 => \^data_out_p\(0),
      O => \data_out[16]_i_1__14_n_0\
    );
\data_out[17]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__14_n_0\,
      I2 => \data_out[25]_i_2__14_n_0\,
      I3 => \data_out[23]_i_2__14_n_0\,
      I4 => \^fsm_sequential_state_reg[2]_1\(0),
      I5 => \^data_out_p\(1),
      O => \data_out[17]_i_1__14_n_0\
    );
\data_out[18]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__14_n_0\,
      I2 => \data_out[26]_i_2__14_n_0\,
      I3 => \data_out[23]_i_2__14_n_0\,
      I4 => \^fsm_sequential_state_reg[2]_1\(0),
      I5 => \^data_out_p\(2),
      O => \data_out[18]_i_1__14_n_0\
    );
\data_out[19]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__14_n_0\,
      I2 => \data_out[27]_i_2__14_n_0\,
      I3 => \data_out[23]_i_2__14_n_0\,
      I4 => \^fsm_sequential_state_reg[2]_1\(0),
      I5 => \^data_out_p\(3),
      O => \data_out[19]_i_1__14_n_0\
    );
\data_out[20]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__14_n_0\,
      I2 => \data_out[28]_i_2__14_n_0\,
      I3 => \data_out[23]_i_2__14_n_0\,
      I4 => \^fsm_sequential_state_reg[2]_1\(0),
      I5 => \^data_out_p\(4),
      O => \data_out[20]_i_1__14_n_0\
    );
\data_out[21]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__14_n_0\,
      I2 => \data_out[29]_i_2__14_n_0\,
      I3 => \data_out[23]_i_2__14_n_0\,
      I4 => \^fsm_sequential_state_reg[2]_1\(0),
      I5 => \^data_out_p\(5),
      O => \data_out[21]_i_1__14_n_0\
    );
\data_out[22]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__14_n_0\,
      I2 => \data_out[30]_i_2__14_n_0\,
      I3 => \data_out[23]_i_2__14_n_0\,
      I4 => \^fsm_sequential_state_reg[2]_1\(0),
      I5 => \^data_out_p\(6),
      O => \data_out[22]_i_1__14_n_0\
    );
\data_out[23]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__14_n_0\,
      I2 => \data_out[31]_i_4__14_n_0\,
      I3 => \data_out[23]_i_2__14_n_0\,
      I4 => \^fsm_sequential_state_reg[2]_1\(0),
      I5 => \^data_out_p\(7),
      O => \data_out[23]_i_1__14_n_0\
    );
\data_out[23]_i_2__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__14_n_13\,
      I1 => \data_out[31]_i_9__14_n_0\,
      O => \data_out[23]_i_2__14_n_0\
    );
\data_out[24]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__14_n_0\,
      I2 => \data_out[31]_i_5__14_n_0\,
      I3 => \data_out[24]_i_2__14_n_0\,
      I4 => \^fsm_sequential_state_reg[2]_1\(0),
      I5 => \^data_out_p\(8),
      O => \data_out[24]_i_1__14_n_0\
    );
\data_out[24]_i_2__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[2]_1\(1),
      I1 => \data_out_reg[31]_i_7__14_n_15\,
      I2 => data_out10(0),
      I3 => \data_out[27]_i_3__14_n_0\,
      O => \data_out[24]_i_2__14_n_0\
    );
\data_out[25]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__14_n_0\,
      I2 => \data_out[31]_i_5__14_n_0\,
      I3 => \data_out[25]_i_2__14_n_0\,
      I4 => \^fsm_sequential_state_reg[2]_1\(0),
      I5 => \^data_out_p\(9),
      O => \data_out[25]_i_1__14_n_0\
    );
\data_out[25]_i_2__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => data_out10(0),
      I1 => \^fsm_sequential_state_reg[2]_1\(1),
      I2 => \data_out_reg[31]_i_7__14_n_15\,
      I3 => \data_out[27]_i_3__14_n_0\,
      O => \data_out[25]_i_2__14_n_0\
    );
\data_out[26]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__14_n_0\,
      I2 => \data_out[31]_i_5__14_n_0\,
      I3 => \data_out[26]_i_2__14_n_0\,
      I4 => \^fsm_sequential_state_reg[2]_1\(0),
      I5 => \^data_out_p\(10),
      O => \data_out[26]_i_1__14_n_0\
    );
\data_out[26]_i_2__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[2]_1\(1),
      I1 => data_out10(0),
      I2 => \data_out_reg[31]_i_7__14_n_15\,
      I3 => \data_out[27]_i_3__14_n_0\,
      O => \data_out[26]_i_2__14_n_0\
    );
\data_out[27]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__14_n_0\,
      I2 => \data_out[31]_i_5__14_n_0\,
      I3 => \data_out[27]_i_2__14_n_0\,
      I4 => \^fsm_sequential_state_reg[2]_1\(0),
      I5 => \^data_out_p\(11),
      O => \data_out[27]_i_1__14_n_0\
    );
\data_out[27]_i_2__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => data_out10(0),
      I1 => \^fsm_sequential_state_reg[2]_1\(1),
      I2 => \data_out_reg[31]_i_7__14_n_15\,
      I3 => \data_out[27]_i_3__14_n_0\,
      O => \data_out[27]_i_2__14_n_0\
    );
\data_out[27]_i_3__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__14_n_14\,
      I1 => \data_out_reg[31]_i_6__13_n_13\,
      I2 => data_out2,
      I3 => \data_out_reg[31]_i_6__13_n_15\,
      I4 => \data_out_reg[31]_i_6__13_n_14\,
      I5 => data_out3,
      O => \data_out[27]_i_3__14_n_0\
    );
\data_out[28]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__14_n_0\,
      I2 => \data_out[31]_i_5__14_n_0\,
      I3 => \data_out[28]_i_2__14_n_0\,
      I4 => \^fsm_sequential_state_reg[2]_1\(0),
      I5 => \^data_out_p\(12),
      O => \data_out[28]_i_1__14_n_0\
    );
\data_out[28]_i_2__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \data_out[31]_i_8__13_n_0\,
      I1 => \^fsm_sequential_state_reg[2]_1\(1),
      I2 => \data_out_reg[31]_i_7__14_n_15\,
      I3 => data_out10(0),
      O => \data_out[28]_i_2__14_n_0\
    );
\data_out[29]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__14_n_0\,
      I2 => \data_out[31]_i_5__14_n_0\,
      I3 => \data_out[29]_i_2__14_n_0\,
      I4 => \^fsm_sequential_state_reg[2]_1\(0),
      I5 => \^data_out_p\(13),
      O => \data_out[29]_i_1__14_n_0\
    );
\data_out[29]_i_2__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \data_out[31]_i_8__13_n_0\,
      I1 => data_out10(0),
      I2 => \^fsm_sequential_state_reg[2]_1\(1),
      I3 => \data_out_reg[31]_i_7__14_n_15\,
      O => \data_out[29]_i_2__14_n_0\
    );
\data_out[30]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__14_n_0\,
      I2 => \data_out[31]_i_5__14_n_0\,
      I3 => \data_out[30]_i_2__14_n_0\,
      I4 => \^fsm_sequential_state_reg[2]_1\(0),
      I5 => \^data_out_p\(14),
      O => \data_out[30]_i_1__14_n_0\
    );
\data_out[30]_i_2__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \data_out[31]_i_8__13_n_0\,
      I1 => \^fsm_sequential_state_reg[2]_1\(1),
      I2 => data_out10(0),
      I3 => \data_out_reg[31]_i_7__14_n_15\,
      O => \data_out[30]_i_2__14_n_0\
    );
\data_out[31]_i_100__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__13_n_5\,
      O => \data_out[31]_i_100__14_n_0\
    );
\data_out[31]_i_101__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__13_n_5\,
      O => \data_out[31]_i_101__14_n_0\
    );
\data_out[31]_i_102__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__13_n_5\,
      O => data_out10(28)
    );
\data_out[31]_i_103__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__13_n_5\,
      O => \data_out[31]_i_103__14_n_0\
    );
\data_out[31]_i_104__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__13_n_5\,
      O => \data_out[31]_i_104__14_n_0\
    );
\data_out[31]_i_105__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__13_n_5\,
      O => \data_out[31]_i_105__14_n_0\
    );
\data_out[31]_i_106__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => oversample_offset_P(3),
      I1 => oversample_offset_P(1),
      I2 => oversample_offset_P(0),
      I3 => oversample_offset_P(2),
      O => \data_out[31]_i_106__14_n_0\
    );
\data_out[31]_i_107__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[2]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => \clk_counter_reg_n_0_[0]\,
      O => \data_out[31]_i_107__14_n_0\
    );
\data_out[31]_i_10__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => oversample_offset_P(6),
      I1 => \clk_counter[6]_i_2__14_n_0\,
      O => \data_out[31]_i_10__13_n_0\
    );
\data_out[31]_i_11__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => oversample_offset_P(5),
      I1 => \clk_counter[5]_i_2__14_n_0\,
      O => \data_out[31]_i_11__13_n_0\
    );
\data_out[31]_i_12__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => oversample_offset_P(5),
      I1 => \clk_counter[5]_i_2__14_n_0\,
      O => \data_out[31]_i_12__14_n_0\
    );
\data_out[31]_i_13__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888882"
    )
        port map (
      I0 => oversample_offset_P(3),
      I1 => \clk_counter_reg_n_0_[3]\,
      I2 => \clk_counter_reg_n_0_[0]\,
      I3 => \clk_counter_reg_n_0_[1]\,
      I4 => \clk_counter_reg_n_0_[2]\,
      O => \data_out[31]_i_13__14_n_0\
    );
\data_out[31]_i_14__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[0]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => \clk_counter_reg_n_0_[2]\,
      O => \data_out[31]_i_14__13_n_0\
    );
\data_out[31]_i_15__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[0]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      O => \data_out[31]_i_15__14_n_0\
    );
\data_out[31]_i_16__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[0]\,
      O => \data_out[31]_i_16__14_n_0\
    );
\data_out[31]_i_17__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \data_out[31]_i_10__13_n_0\,
      I1 => \clk_counter[7]_i_2__14_n_0\,
      I2 => oversample_offset_P(7),
      O => \data_out[31]_i_17__14_n_0\
    );
\data_out[31]_i_18__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => oversample_offset_P(6),
      I1 => \clk_counter[6]_i_2__14_n_0\,
      I2 => \data_out[31]_i_11__13_n_0\,
      O => \data_out[31]_i_18__14_n_0\
    );
\data_out[31]_i_19__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9699"
    )
        port map (
      I0 => oversample_offset_P(5),
      I1 => \clk_counter[5]_i_2__14_n_0\,
      I2 => \clk_counter[4]_i_2__14_n_0\,
      I3 => oversample_offset_P(4),
      O => \data_out[31]_i_19__14_n_0\
    );
\data_out[31]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__14_n_0\,
      I2 => \data_out[31]_i_4__14_n_0\,
      I3 => \data_out[31]_i_5__14_n_0\,
      I4 => \^fsm_sequential_state_reg[2]_1\(0),
      I5 => \^data_out_p\(15),
      O => \data_out[31]_i_1__14_n_0\
    );
\data_out[31]_i_20__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \data_out[31]_i_13__14_n_0\,
      I1 => \clk_counter[4]_i_2__14_n_0\,
      I2 => oversample_offset_P(4),
      O => \data_out[31]_i_20__14_n_0\
    );
\data_out[31]_i_21__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA955565556AAA9"
    )
        port map (
      I0 => oversample_offset_P(2),
      I1 => \clk_counter_reg_n_0_[2]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[0]\,
      I4 => \clk_counter_reg_n_0_[3]\,
      I5 => oversample_offset_P(3),
      O => \data_out[31]_i_21__14_n_0\
    );
\data_out[31]_i_22__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A956"
    )
        port map (
      I0 => oversample_offset_P(2),
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[2]\,
      O => \data_out[31]_i_22__14_n_0\
    );
\data_out[31]_i_23__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[1]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => oversample_offset_P(1),
      O => \data_out[31]_i_23__13_n_0\
    );
\data_out[31]_i_24__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => oversample_offset_P(0),
      I1 => \clk_counter_reg_n_0_[0]\,
      O => \data_out[31]_i_24__14_n_0\
    );
\data_out[31]_i_25__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__13_n_5\,
      O => \data_out[31]_i_25__14_n_0\
    );
\data_out[31]_i_26__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__13_n_5\,
      O => \data_out[31]_i_26__14_n_0\
    );
\data_out[31]_i_28__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(6),
      O => \data_out[31]_i_28__14_n_0\
    );
\data_out[31]_i_29__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(5),
      O => \data_out[31]_i_29__14_n_0\
    );
\data_out[31]_i_2__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => MISO_P,
      I1 => \^fsm_sequential_state_reg[2]_1\(2),
      I2 => \^fsm_sequential_state_reg[2]_1\(1),
      O => data_out1_in(31)
    );
\data_out[31]_i_30__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(4),
      O => \data_out[31]_i_30__14_n_0\
    );
\data_out[31]_i_31__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(3),
      O => \data_out[31]_i_31__14_n_0\
    );
\data_out[31]_i_32__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(2),
      O => \data_out[31]_i_32__14_n_0\
    );
\data_out[31]_i_33__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(1),
      O => \data_out[31]_i_33__13_n_0\
    );
\data_out[31]_i_36__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__14_n_11\,
      I1 => \data_out_reg[31]_i_65__14_n_11\,
      I2 => \data_out_reg[31]_i_66__14_n_15\,
      I3 => \data_out_reg[31]_i_66__14_n_10\,
      O => \data_out[31]_i_36__14_n_0\
    );
\data_out[31]_i_37__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \data_out_reg[31]_i_65__14_n_13\,
      I1 => \data_out_reg[31]_i_65__14_n_10\,
      I2 => \data_out_reg[31]_i_67__14_n_3\,
      I3 => \data_out_reg[31]_i_7__14_n_8\,
      O => \data_out[31]_i_37__14_n_0\
    );
\data_out[31]_i_38__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \data_out_reg[31]_i_67__14_n_13\,
      I1 => \data_out_reg[31]_i_67__14_n_12\,
      I2 => \data_out_reg[31]_i_7__14_n_12\,
      I3 => \data_out_reg[31]_i_66__14_n_8\,
      O => \data_out[31]_i_38__14_n_0\
    );
\data_out[31]_i_39__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__14_n_9\,
      I1 => \data_out_reg[31]_i_67__14_n_14\,
      I2 => \data_out_reg[31]_i_7__14_n_10\,
      I3 => \data_out_reg[31]_i_65__14_n_14\,
      O => \data_out[31]_i_39__14_n_0\
    );
\data_out[31]_i_3__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[2]_1\(2),
      I1 => \^fsm_sequential_state_reg[2]_1\(1),
      I2 => \^fsm_sequential_state_reg[2]_1\(0),
      O => \data_out[31]_i_3__14_n_0\
    );
\data_out[31]_i_40__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \data_out_reg[31]_i_66__14_n_13\,
      I1 => \data_out_reg[31]_i_66__14_n_11\,
      I2 => \data_out_reg[31]_i_65__14_n_9\,
      I3 => \data_out_reg[31]_i_67__14_n_15\,
      O => \data_out[31]_i_40__14_n_0\
    );
\data_out[31]_i_41__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \data_out_reg[31]_i_65__14_n_15\,
      I1 => \data_out_reg[31]_i_66__14_n_9\,
      I2 => \data_out_reg[31]_i_66__14_n_12\,
      I3 => \data_out_reg[31]_i_65__14_n_12\,
      I4 => \data_out_reg[31]_i_66__14_n_14\,
      I5 => \data_out_reg[31]_i_65__14_n_8\,
      O => \data_out[31]_i_41__14_n_0\
    );
\data_out[31]_i_42__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_counter[8]_i_3__14_n_0\,
      O => \data_out[31]_i_42__13_n_0\
    );
\data_out[31]_i_43__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => oversample_offset_P(7),
      I1 => \clk_counter[7]_i_2__14_n_0\,
      O => \data_out[31]_i_43__14_n_0\
    );
\data_out[31]_i_44__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002FFFD"
    )
        port map (
      I0 => \clk_counter[8]_i_4__13_n_0\,
      I1 => \clk_counter_reg_n_0_[6]\,
      I2 => \clk_counter_reg_n_0_[7]\,
      I3 => \clk_counter_reg_n_0_[5]\,
      I4 => \clk_counter_reg_n_0_[8]\,
      O => \data_out[31]_i_44__14_n_0\
    );
\data_out[31]_i_45__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \clk_counter[7]_i_2__14_n_0\,
      I1 => oversample_offset_P(7),
      I2 => \clk_counter[8]_i_3__14_n_0\,
      O => \data_out[31]_i_45__14_n_0\
    );
\data_out[31]_i_46__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => oversample_offset_P(7),
      I1 => \data_out[31]_i_68__13_n_0\,
      I2 => \clk_counter[8]_i_3__14_n_0\,
      O => \data_out[31]_i_46__14_n_0\
    );
\data_out[31]_i_47__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"157C0154"
    )
        port map (
      I0 => \clk_counter[7]_i_2__14_n_0\,
      I1 => oversample_offset_P(6),
      I2 => \data_out[31]_i_69__14_n_0\,
      I3 => oversample_offset_P(7),
      I4 => \clk_counter[6]_i_2__14_n_0\,
      O => \data_out[31]_i_47__14_n_0\
    );
\data_out[31]_i_48__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"751C5104"
    )
        port map (
      I0 => \clk_counter[5]_i_2__14_n_0\,
      I1 => oversample_offset_P(4),
      I2 => \data_out[31]_i_70__14_n_0\,
      I3 => oversample_offset_P(5),
      I4 => \clk_counter[4]_i_2__14_n_0\,
      O => \data_out[31]_i_48__14_n_0\
    );
\data_out[31]_i_49__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E000006061E1E7E"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[2]\,
      I1 => \clk_counter[6]_i_3__13_n_0\,
      I2 => \clk_counter_reg_n_0_[3]\,
      I3 => oversample_offset_P(1),
      I4 => oversample_offset_P(2),
      I5 => oversample_offset_P(3),
      O => \data_out[31]_i_49__14_n_0\
    );
\data_out[31]_i_4__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => data_out10(0),
      I1 => \^fsm_sequential_state_reg[2]_1\(1),
      I2 => \data_out_reg[31]_i_7__14_n_15\,
      I3 => \data_out[31]_i_8__13_n_0\,
      O => \data_out[31]_i_4__14_n_0\
    );
\data_out[31]_i_50__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7C04"
    )
        port map (
      I0 => oversample_offset_P(0),
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => oversample_offset_P(1),
      O => \data_out[31]_i_50__14_n_0\
    );
\data_out[31]_i_51__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \clk_counter[8]_i_3__14_n_0\,
      I1 => oversample_offset_P(7),
      I2 => \data_out[31]_i_68__13_n_0\,
      O => \data_out[31]_i_51__14_n_0\
    );
\data_out[31]_i_52__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60090660"
    )
        port map (
      I0 => oversample_offset_P(7),
      I1 => \clk_counter[7]_i_2__14_n_0\,
      I2 => oversample_offset_P(6),
      I3 => \data_out[31]_i_69__14_n_0\,
      I4 => \clk_counter[6]_i_2__14_n_0\,
      O => \data_out[31]_i_52__14_n_0\
    );
\data_out[31]_i_53__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888882222222"
    )
        port map (
      I0 => \data_out[31]_i_71__14_n_0\,
      I1 => oversample_offset_P(4),
      I2 => oversample_offset_P(3),
      I3 => oversample_offset_P(1),
      I4 => oversample_offset_P(2),
      I5 => \clk_counter[4]_i_2__14_n_0\,
      O => \data_out[31]_i_53__14_n_0\
    );
\data_out[31]_i_54__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9006066006606009"
    )
        port map (
      I0 => oversample_offset_P(3),
      I1 => \clk_counter_reg_n_0_[3]\,
      I2 => oversample_offset_P(1),
      I3 => oversample_offset_P(2),
      I4 => \clk_counter_reg_n_0_[2]\,
      I5 => \clk_counter[6]_i_3__13_n_0\,
      O => \data_out[31]_i_54__14_n_0\
    );
\data_out[31]_i_55__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9006"
    )
        port map (
      I0 => oversample_offset_P(1),
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => oversample_offset_P(0),
      I3 => \clk_counter_reg_n_0_[0]\,
      O => \data_out[31]_i_55__14_n_0\
    );
\data_out[31]_i_57__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__14_n_0\,
      I1 => oversample_offset_P(6),
      I2 => oversample_offset_P(7),
      O => \data_out[31]_i_57__14_n_0\
    );
\data_out[31]_i_58__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__14_n_0\,
      I1 => oversample_offset_P(6),
      I2 => oversample_offset_P(7),
      O => \data_out[31]_i_58__14_n_0\
    );
\data_out[31]_i_59__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__14_n_0\,
      I1 => oversample_offset_P(6),
      I2 => oversample_offset_P(7),
      O => \data_out[31]_i_59__14_n_0\
    );
\data_out[31]_i_5__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__14_n_13\,
      I1 => \data_out[31]_i_9__14_n_0\,
      O => \data_out[31]_i_5__14_n_0\
    );
\data_out[31]_i_60__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__14_n_0\,
      I1 => oversample_offset_P(6),
      I2 => oversample_offset_P(7),
      O => \data_out[31]_i_60__13_n_0\
    );
\data_out[31]_i_61__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__14_n_0\,
      I1 => oversample_offset_P(6),
      I2 => oversample_offset_P(7),
      O => \data_out[31]_i_61__14_n_0\
    );
\data_out[31]_i_62__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__14_n_0\,
      I1 => oversample_offset_P(6),
      I2 => oversample_offset_P(7),
      O => \data_out[31]_i_62__14_n_0\
    );
\data_out[31]_i_63__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__14_n_0\,
      I1 => oversample_offset_P(6),
      I2 => oversample_offset_P(7),
      O => \data_out[31]_i_63__14_n_0\
    );
\data_out[31]_i_64__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__14_n_0\,
      I1 => oversample_offset_P(6),
      I2 => oversample_offset_P(7),
      O => \data_out[31]_i_64__14_n_0\
    );
\data_out[31]_i_68__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000015555555"
    )
        port map (
      I0 => oversample_offset_P(6),
      I1 => oversample_offset_P(4),
      I2 => oversample_offset_P(3),
      I3 => oversample_offset_P(1),
      I4 => oversample_offset_P(2),
      I5 => oversample_offset_P(5),
      O => \data_out[31]_i_68__13_n_0\
    );
\data_out[31]_i_69__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => oversample_offset_P(5),
      I1 => oversample_offset_P(2),
      I2 => oversample_offset_P(1),
      I3 => oversample_offset_P(3),
      I4 => oversample_offset_P(4),
      O => \data_out[31]_i_69__14_n_0\
    );
\data_out[31]_i_70__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => oversample_offset_P(2),
      I1 => oversample_offset_P(1),
      I2 => oversample_offset_P(3),
      O => \data_out[31]_i_70__14_n_0\
    );
\data_out[31]_i_71__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA95555555"
    )
        port map (
      I0 => \clk_counter[5]_i_2__14_n_0\,
      I1 => oversample_offset_P(4),
      I2 => oversample_offset_P(3),
      I3 => oversample_offset_P(1),
      I4 => oversample_offset_P(2),
      I5 => oversample_offset_P(5),
      O => \data_out[31]_i_71__14_n_0\
    );
\data_out[31]_i_72__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \data_out[31]_i_85__14_n_0\,
      I1 => oversample_offset_P(6),
      I2 => oversample_offset_P(7),
      I3 => \clk_counter[8]_i_3__14_n_0\,
      O => \data_out[31]_i_72__14_n_0\
    );
\data_out[31]_i_73__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A802EA83"
    )
        port map (
      I0 => \clk_counter[7]_i_2__14_n_0\,
      I1 => oversample_offset_P(6),
      I2 => \data_out[31]_i_85__14_n_0\,
      I3 => oversample_offset_P(7),
      I4 => \clk_counter[6]_i_2__14_n_0\,
      O => \data_out[31]_i_73__14_n_0\
    );
\data_out[31]_i_74__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A883EA"
    )
        port map (
      I0 => \clk_counter[5]_i_2__14_n_0\,
      I1 => oversample_offset_P(4),
      I2 => \data_out[31]_i_106__14_n_0\,
      I3 => oversample_offset_P(5),
      I4 => \clk_counter[4]_i_2__14_n_0\,
      O => \data_out[31]_i_74__14_n_0\
    );
\data_out[31]_i_75__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA80002EEEA8883"
    )
        port map (
      I0 => \MOSI_i_11__14_n_0\,
      I1 => oversample_offset_P(2),
      I2 => oversample_offset_P(0),
      I3 => oversample_offset_P(1),
      I4 => oversample_offset_P(3),
      I5 => \data_out[31]_i_107__14_n_0\,
      O => \data_out[31]_i_75__14_n_0\
    );
\data_out[31]_i_76__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8247"
    )
        port map (
      I0 => oversample_offset_P(1),
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => \clk_counter_reg_n_0_[0]\,
      I3 => oversample_offset_P(0),
      O => \data_out[31]_i_76__13_n_0\
    );
\data_out[31]_i_77__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__14_n_0\,
      I1 => oversample_offset_P(6),
      I2 => oversample_offset_P(7),
      O => \data_out[31]_i_77__14_n_0\
    );
\data_out[31]_i_78__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__14_n_0\,
      I1 => oversample_offset_P(6),
      I2 => oversample_offset_P(7),
      O => \data_out[31]_i_78__14_n_0\
    );
\data_out[31]_i_79__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__14_n_0\,
      I1 => oversample_offset_P(6),
      I2 => oversample_offset_P(7),
      O => \data_out[31]_i_79__14_n_0\
    );
\data_out[31]_i_80__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \data_out[31]_i_85__14_n_0\,
      I1 => oversample_offset_P(6),
      I2 => oversample_offset_P(7),
      I3 => \clk_counter[8]_i_3__14_n_0\,
      O => \data_out[31]_i_80__14_n_0\
    );
\data_out[31]_i_81__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60090660"
    )
        port map (
      I0 => oversample_offset_P(7),
      I1 => \clk_counter[7]_i_2__14_n_0\,
      I2 => oversample_offset_P(6),
      I3 => \data_out[31]_i_85__14_n_0\,
      I4 => \clk_counter[6]_i_2__14_n_0\,
      O => \data_out[31]_i_81__14_n_0\
    );
\data_out[31]_i_82__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90060990"
    )
        port map (
      I0 => oversample_offset_P(5),
      I1 => \clk_counter[5]_i_2__14_n_0\,
      I2 => oversample_offset_P(4),
      I3 => \data_out[31]_i_106__14_n_0\,
      I4 => \clk_counter[4]_i_2__14_n_0\,
      O => \data_out[31]_i_82__13_n_0\
    );
\data_out[31]_i_83__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9090900609090990"
    )
        port map (
      I0 => oversample_offset_P(3),
      I1 => \MOSI_i_18__14_n_0\,
      I2 => oversample_offset_P(2),
      I3 => oversample_offset_P(0),
      I4 => oversample_offset_P(1),
      I5 => \data_out[31]_i_107__14_n_0\,
      O => \data_out[31]_i_83__14_n_0\
    );
\data_out[31]_i_84__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2814"
    )
        port map (
      I0 => oversample_offset_P(1),
      I1 => oversample_offset_P(0),
      I2 => \clk_counter_reg_n_0_[0]\,
      I3 => \clk_counter_reg_n_0_[1]\,
      O => \data_out[31]_i_84__13_n_0\
    );
\data_out[31]_i_85__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => oversample_offset_P(5),
      I1 => oversample_offset_P(3),
      I2 => oversample_offset_P(1),
      I3 => oversample_offset_P(0),
      I4 => oversample_offset_P(2),
      I5 => oversample_offset_P(4),
      O => \data_out[31]_i_85__14_n_0\
    );
\data_out[31]_i_86__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__13_n_5\,
      O => \data_out[31]_i_86__13_n_0\
    );
\data_out[31]_i_87__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__13_n_5\,
      O => \data_out[31]_i_87__14_n_0\
    );
\data_out[31]_i_88__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__13_n_5\,
      O => \data_out[31]_i_88__14_n_0\
    );
\data_out[31]_i_89__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__13_n_5\,
      O => \data_out[31]_i_89__14_n_0\
    );
\data_out[31]_i_8__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__14_n_14\,
      I1 => \data_out_reg[31]_i_6__13_n_13\,
      I2 => data_out2,
      I3 => \data_out_reg[31]_i_6__13_n_15\,
      I4 => \data_out_reg[31]_i_6__13_n_14\,
      I5 => data_out3,
      O => \data_out[31]_i_8__13_n_0\
    );
\data_out[31]_i_90__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__13_n_5\,
      O => \data_out[31]_i_90__14_n_0\
    );
\data_out[31]_i_91__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__13_n_5\,
      O => \data_out[31]_i_91__14_n_0\
    );
\data_out[31]_i_92__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__13_n_5\,
      O => \data_out[31]_i_92__14_n_0\
    );
\data_out[31]_i_93__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__13_n_5\,
      O => \data_out[31]_i_93__14_n_0\
    );
\data_out[31]_i_94__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__13_n_5\,
      O => \data_out[31]_i_94__14_n_0\
    );
\data_out[31]_i_95__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__13_n_5\,
      O => \data_out[31]_i_95__14_n_0\
    );
\data_out[31]_i_96__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__13_n_5\,
      O => \data_out[31]_i_96__14_n_0\
    );
\data_out[31]_i_97__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__13_n_5\,
      O => \data_out[31]_i_97__14_n_0\
    );
\data_out[31]_i_98__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__13_n_5\,
      O => \data_out[31]_i_98__14_n_0\
    );
\data_out[31]_i_99__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__13_n_5\,
      O => \data_out[31]_i_99__14_n_0\
    );
\data_out[31]_i_9__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \data_out[31]_i_36__14_n_0\,
      I1 => \data_out[31]_i_37__14_n_0\,
      I2 => \data_out[31]_i_38__14_n_0\,
      I3 => \data_out[31]_i_39__14_n_0\,
      I4 => \data_out[31]_i_40__14_n_0\,
      I5 => \data_out[31]_i_41__14_n_0\,
      O => \data_out[31]_i_9__14_n_0\
    );
\data_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[16]_i_1__14_n_0\,
      Q => \^data_out_p\(0),
      R => SS(0)
    );
\data_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[17]_i_1__14_n_0\,
      Q => \^data_out_p\(1),
      R => SS(0)
    );
\data_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[18]_i_1__14_n_0\,
      Q => \^data_out_p\(2),
      R => SS(0)
    );
\data_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[19]_i_1__14_n_0\,
      Q => \^data_out_p\(3),
      R => SS(0)
    );
\data_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[20]_i_1__14_n_0\,
      Q => \^data_out_p\(4),
      R => SS(0)
    );
\data_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[21]_i_1__14_n_0\,
      Q => \^data_out_p\(5),
      R => SS(0)
    );
\data_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[22]_i_1__14_n_0\,
      Q => \^data_out_p\(6),
      R => SS(0)
    );
\data_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[23]_i_1__14_n_0\,
      Q => \^data_out_p\(7),
      R => SS(0)
    );
\data_out_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[24]_i_1__14_n_0\,
      Q => \^data_out_p\(8),
      R => SS(0)
    );
\data_out_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[25]_i_1__14_n_0\,
      Q => \^data_out_p\(9),
      R => SS(0)
    );
\data_out_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[26]_i_1__14_n_0\,
      Q => \^data_out_p\(10),
      R => SS(0)
    );
\data_out_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[27]_i_1__14_n_0\,
      Q => \^data_out_p\(11),
      R => SS(0)
    );
\data_out_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[28]_i_1__14_n_0\,
      Q => \^data_out_p\(12),
      R => SS(0)
    );
\data_out_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[29]_i_1__14_n_0\,
      Q => \^data_out_p\(13),
      R => SS(0)
    );
\data_out_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[30]_i_1__14_n_0\,
      Q => \^data_out_p\(14),
      R => SS(0)
    );
\data_out_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[31]_i_1__14_n_0\,
      Q => \^data_out_p\(15),
      R => SS(0)
    );
\data_out_reg[31]_i_27__13\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_6__13_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_data_out_reg[31]_i_27__13_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \data_out_reg[31]_i_27__13_n_5\,
      CO(1) => \NLW_data_out_reg[31]_i_27__13_CO_UNCONNECTED\(1),
      CO(0) => \data_out_reg[31]_i_27__13_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1) => \data_out[31]_i_42__13_n_0\,
      DI(0) => \data_out[31]_i_43__14_n_0\,
      O(7 downto 2) => \NLW_data_out_reg[31]_i_27__13_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => data_out10(6 downto 5),
      S(7 downto 2) => B"000001",
      S(1) => \data_out[31]_i_44__14_n_0\,
      S(0) => \data_out[31]_i_45__14_n_0\
    );
\data_out_reg[31]_i_34__13\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_data_out_reg[31]_i_34__13_CO_UNCONNECTED\(7 downto 5),
      CO(4) => data_out2,
      CO(3) => \data_out_reg[31]_i_34__13_n_4\,
      CO(2) => \data_out_reg[31]_i_34__13_n_5\,
      CO(1) => \data_out_reg[31]_i_34__13_n_6\,
      CO(0) => \data_out_reg[31]_i_34__13_n_7\,
      DI(7 downto 5) => B"000",
      DI(4) => \data_out[31]_i_46__14_n_0\,
      DI(3) => \data_out[31]_i_47__14_n_0\,
      DI(2) => \data_out[31]_i_48__14_n_0\,
      DI(1) => \data_out[31]_i_49__14_n_0\,
      DI(0) => \data_out[31]_i_50__14_n_0\,
      O(7 downto 0) => \NLW_data_out_reg[31]_i_34__13_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => \data_out[31]_i_51__14_n_0\,
      S(3) => \data_out[31]_i_52__14_n_0\,
      S(2) => \data_out[31]_i_53__14_n_0\,
      S(1) => \data_out[31]_i_54__14_n_0\,
      S(0) => \data_out[31]_i_55__14_n_0\
    );
\data_out_reg[31]_i_35__13\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_56__13_n_0\,
      CI_TOP => '0',
      CO(7) => data_out3,
      CO(6) => \data_out_reg[31]_i_35__13_n_1\,
      CO(5) => \data_out_reg[31]_i_35__13_n_2\,
      CO(4) => \data_out_reg[31]_i_35__13_n_3\,
      CO(3) => \data_out_reg[31]_i_35__13_n_4\,
      CO(2) => \data_out_reg[31]_i_35__13_n_5\,
      CO(1) => \data_out_reg[31]_i_35__13_n_6\,
      CO(0) => \data_out_reg[31]_i_35__13_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_data_out_reg[31]_i_35__13_O_UNCONNECTED\(7 downto 0),
      S(7) => \data_out[31]_i_57__14_n_0\,
      S(6) => \data_out[31]_i_58__14_n_0\,
      S(5) => \data_out[31]_i_59__14_n_0\,
      S(4) => \data_out[31]_i_60__13_n_0\,
      S(3) => \data_out[31]_i_61__14_n_0\,
      S(2) => \data_out[31]_i_62__14_n_0\,
      S(1) => \data_out[31]_i_63__14_n_0\,
      S(0) => \data_out[31]_i_64__14_n_0\
    );
\data_out_reg[31]_i_56__13\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_56__13_n_0\,
      CO(6) => \data_out_reg[31]_i_56__13_n_1\,
      CO(5) => \data_out_reg[31]_i_56__13_n_2\,
      CO(4) => \data_out_reg[31]_i_56__13_n_3\,
      CO(3) => \data_out_reg[31]_i_56__13_n_4\,
      CO(2) => \data_out_reg[31]_i_56__13_n_5\,
      CO(1) => \data_out_reg[31]_i_56__13_n_6\,
      CO(0) => \data_out_reg[31]_i_56__13_n_7\,
      DI(7 downto 5) => B"000",
      DI(4) => \data_out[31]_i_72__14_n_0\,
      DI(3) => \data_out[31]_i_73__14_n_0\,
      DI(2) => \data_out[31]_i_74__14_n_0\,
      DI(1) => \data_out[31]_i_75__14_n_0\,
      DI(0) => \data_out[31]_i_76__13_n_0\,
      O(7 downto 0) => \NLW_data_out_reg[31]_i_56__13_O_UNCONNECTED\(7 downto 0),
      S(7) => \data_out[31]_i_77__14_n_0\,
      S(6) => \data_out[31]_i_78__14_n_0\,
      S(5) => \data_out[31]_i_79__14_n_0\,
      S(4) => \data_out[31]_i_80__14_n_0\,
      S(3) => \data_out[31]_i_81__14_n_0\,
      S(2) => \data_out[31]_i_82__13_n_0\,
      S(1) => \data_out[31]_i_83__14_n_0\,
      S(0) => \data_out[31]_i_84__13_n_0\
    );
\data_out_reg[31]_i_65__14\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_7__14_n_0\,
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_65__14_n_0\,
      CO(6) => \data_out_reg[31]_i_65__14_n_1\,
      CO(5) => \data_out_reg[31]_i_65__14_n_2\,
      CO(4) => \data_out_reg[31]_i_65__14_n_3\,
      CO(3) => \data_out_reg[31]_i_65__14_n_4\,
      CO(2) => \data_out_reg[31]_i_65__14_n_5\,
      CO(1) => \data_out_reg[31]_i_65__14_n_6\,
      CO(0) => \data_out_reg[31]_i_65__14_n_7\,
      DI(7) => \data_out[31]_i_86__13_n_0\,
      DI(6) => \data_out[31]_i_87__14_n_0\,
      DI(5) => \data_out[31]_i_88__14_n_0\,
      DI(4) => \data_out[31]_i_89__14_n_0\,
      DI(3) => \data_out[31]_i_90__14_n_0\,
      DI(2) => \data_out[31]_i_91__14_n_0\,
      DI(1) => \data_out[31]_i_92__14_n_0\,
      DI(0) => \data_out[31]_i_93__14_n_0\,
      O(7) => \data_out_reg[31]_i_65__14_n_8\,
      O(6) => \data_out_reg[31]_i_65__14_n_9\,
      O(5) => \data_out_reg[31]_i_65__14_n_10\,
      O(4) => \data_out_reg[31]_i_65__14_n_11\,
      O(3) => \data_out_reg[31]_i_65__14_n_12\,
      O(2) => \data_out_reg[31]_i_65__14_n_13\,
      O(1) => \data_out_reg[31]_i_65__14_n_14\,
      O(0) => \data_out_reg[31]_i_65__14_n_15\,
      S(7) => \data_out_reg[31]_i_27__13_n_5\,
      S(6) => \data_out_reg[31]_i_27__13_n_5\,
      S(5) => \data_out_reg[31]_i_27__13_n_5\,
      S(4) => \data_out_reg[31]_i_27__13_n_5\,
      S(3) => \data_out_reg[31]_i_27__13_n_5\,
      S(2) => \data_out_reg[31]_i_27__13_n_5\,
      S(1) => \data_out_reg[31]_i_27__13_n_5\,
      S(0) => \data_out_reg[31]_i_27__13_n_5\
    );
\data_out_reg[31]_i_66__14\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_65__14_n_0\,
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_66__14_n_0\,
      CO(6) => \data_out_reg[31]_i_66__14_n_1\,
      CO(5) => \data_out_reg[31]_i_66__14_n_2\,
      CO(4) => \data_out_reg[31]_i_66__14_n_3\,
      CO(3) => \data_out_reg[31]_i_66__14_n_4\,
      CO(2) => \data_out_reg[31]_i_66__14_n_5\,
      CO(1) => \data_out_reg[31]_i_66__14_n_6\,
      CO(0) => \data_out_reg[31]_i_66__14_n_7\,
      DI(7) => \data_out[31]_i_94__14_n_0\,
      DI(6) => \data_out[31]_i_95__14_n_0\,
      DI(5) => \data_out[31]_i_96__14_n_0\,
      DI(4) => \data_out[31]_i_97__14_n_0\,
      DI(3) => \data_out[31]_i_98__14_n_0\,
      DI(2) => \data_out[31]_i_99__14_n_0\,
      DI(1) => \data_out[31]_i_100__14_n_0\,
      DI(0) => \data_out[31]_i_101__14_n_0\,
      O(7) => \data_out_reg[31]_i_66__14_n_8\,
      O(6) => \data_out_reg[31]_i_66__14_n_9\,
      O(5) => \data_out_reg[31]_i_66__14_n_10\,
      O(4) => \data_out_reg[31]_i_66__14_n_11\,
      O(3) => \data_out_reg[31]_i_66__14_n_12\,
      O(2) => \data_out_reg[31]_i_66__14_n_13\,
      O(1) => \data_out_reg[31]_i_66__14_n_14\,
      O(0) => \data_out_reg[31]_i_66__14_n_15\,
      S(7) => \data_out_reg[31]_i_27__13_n_5\,
      S(6) => \data_out_reg[31]_i_27__13_n_5\,
      S(5) => \data_out_reg[31]_i_27__13_n_5\,
      S(4) => \data_out_reg[31]_i_27__13_n_5\,
      S(3) => \data_out_reg[31]_i_27__13_n_5\,
      S(2) => \data_out_reg[31]_i_27__13_n_5\,
      S(1) => \data_out_reg[31]_i_27__13_n_5\,
      S(0) => \data_out_reg[31]_i_27__13_n_5\
    );
\data_out_reg[31]_i_67__14\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_66__14_n_0\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_data_out_reg[31]_i_67__14_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \data_out_reg[31]_i_67__14_n_3\,
      CO(3) => \NLW_data_out_reg[31]_i_67__14_CO_UNCONNECTED\(3),
      CO(2) => \data_out_reg[31]_i_67__14_n_5\,
      CO(1) => \data_out_reg[31]_i_67__14_n_6\,
      CO(0) => \data_out_reg[31]_i_67__14_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => data_out10(28),
      DI(2) => \data_out[31]_i_103__14_n_0\,
      DI(1) => \data_out[31]_i_104__14_n_0\,
      DI(0) => \data_out[31]_i_105__14_n_0\,
      O(7 downto 4) => \NLW_data_out_reg[31]_i_67__14_O_UNCONNECTED\(7 downto 4),
      O(3) => \data_out_reg[31]_i_67__14_n_12\,
      O(2) => \data_out_reg[31]_i_67__14_n_13\,
      O(1) => \data_out_reg[31]_i_67__14_n_14\,
      O(0) => \data_out_reg[31]_i_67__14_n_15\,
      S(7 downto 4) => B"0001",
      S(3) => \data_out_reg[31]_i_27__13_n_5\,
      S(2) => \data_out_reg[31]_i_27__13_n_5\,
      S(1) => \data_out_reg[31]_i_27__13_n_5\,
      S(0) => \data_out_reg[31]_i_27__13_n_5\
    );
\data_out_reg[31]_i_6__13\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_6__13_n_0\,
      CO(6) => \data_out_reg[31]_i_6__13_n_1\,
      CO(5) => \data_out_reg[31]_i_6__13_n_2\,
      CO(4) => \data_out_reg[31]_i_6__13_n_3\,
      CO(3) => \data_out_reg[31]_i_6__13_n_4\,
      CO(2) => \data_out_reg[31]_i_6__13_n_5\,
      CO(1) => \data_out_reg[31]_i_6__13_n_6\,
      CO(0) => \data_out_reg[31]_i_6__13_n_7\,
      DI(7) => \data_out[31]_i_10__13_n_0\,
      DI(6) => \data_out[31]_i_11__13_n_0\,
      DI(5) => \data_out[31]_i_12__14_n_0\,
      DI(4) => \data_out[31]_i_13__14_n_0\,
      DI(3) => oversample_offset_P(2),
      DI(2) => \data_out[31]_i_14__13_n_0\,
      DI(1) => \data_out[31]_i_15__14_n_0\,
      DI(0) => \data_out[31]_i_16__14_n_0\,
      O(7 downto 3) => data_out10(4 downto 0),
      O(2) => \data_out_reg[31]_i_6__13_n_13\,
      O(1) => \data_out_reg[31]_i_6__13_n_14\,
      O(0) => \data_out_reg[31]_i_6__13_n_15\,
      S(7) => \data_out[31]_i_17__14_n_0\,
      S(6) => \data_out[31]_i_18__14_n_0\,
      S(5) => \data_out[31]_i_19__14_n_0\,
      S(4) => \data_out[31]_i_20__14_n_0\,
      S(3) => \data_out[31]_i_21__14_n_0\,
      S(2) => \data_out[31]_i_22__14_n_0\,
      S(1) => \data_out[31]_i_23__13_n_0\,
      S(0) => \data_out[31]_i_24__14_n_0\
    );
\data_out_reg[31]_i_7__14\: unisim.vcomponents.CARRY8
     port map (
      CI => data_out10(0),
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_7__14_n_0\,
      CO(6) => \data_out_reg[31]_i_7__14_n_1\,
      CO(5) => \data_out_reg[31]_i_7__14_n_2\,
      CO(4) => \data_out_reg[31]_i_7__14_n_3\,
      CO(3) => \data_out_reg[31]_i_7__14_n_4\,
      CO(2) => \data_out_reg[31]_i_7__14_n_5\,
      CO(1) => \data_out_reg[31]_i_7__14_n_6\,
      CO(0) => \data_out_reg[31]_i_7__14_n_7\,
      DI(7) => \data_out[31]_i_25__14_n_0\,
      DI(6) => \data_out[31]_i_26__14_n_0\,
      DI(5 downto 0) => data_out10(6 downto 1),
      O(7) => \data_out_reg[31]_i_7__14_n_8\,
      O(6) => \data_out_reg[31]_i_7__14_n_9\,
      O(5) => \data_out_reg[31]_i_7__14_n_10\,
      O(4) => \data_out_reg[31]_i_7__14_n_11\,
      O(3) => \data_out_reg[31]_i_7__14_n_12\,
      O(2) => \data_out_reg[31]_i_7__14_n_13\,
      O(1) => \data_out_reg[31]_i_7__14_n_14\,
      O(0) => \data_out_reg[31]_i_7__14_n_15\,
      S(7) => \data_out_reg[31]_i_27__13_n_5\,
      S(6) => \data_out_reg[31]_i_27__13_n_5\,
      S(5) => \data_out[31]_i_28__14_n_0\,
      S(4) => \data_out[31]_i_29__14_n_0\,
      S(3) => \data_out[31]_i_30__14_n_0\,
      S(2) => \data_out[31]_i_31__14_n_0\,
      S(1) => \data_out[31]_i_32__14_n_0\,
      S(0) => \data_out[31]_i_33__13_n_0\
    );
\done_cs_hold_counter[0]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \done_cs_hold_counter[3]_i_2__14_n_0\,
      I1 => \done_cs_hold_counter_reg_n_0_[0]\,
      O => \done_cs_hold_counter[0]_i_1__14_n_0\
    );
\done_cs_hold_counter[1]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \done_cs_hold_counter[3]_i_2__14_n_0\,
      I1 => \done_cs_hold_counter_reg_n_0_[1]\,
      I2 => \done_cs_hold_counter_reg_n_0_[0]\,
      O => \done_cs_hold_counter[1]_i_1__14_n_0\
    );
\done_cs_hold_counter[2]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A802"
    )
        port map (
      I0 => \done_cs_hold_counter[3]_i_2__14_n_0\,
      I1 => \done_cs_hold_counter_reg_n_0_[0]\,
      I2 => \done_cs_hold_counter_reg_n_0_[1]\,
      I3 => \done_cs_hold_counter_reg_n_0_[2]\,
      O => \done_cs_hold_counter[2]_i_1__14_n_0\
    );
\done_cs_hold_counter[3]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80002"
    )
        port map (
      I0 => \done_cs_hold_counter[3]_i_2__14_n_0\,
      I1 => \done_cs_hold_counter_reg_n_0_[2]\,
      I2 => \done_cs_hold_counter_reg_n_0_[1]\,
      I3 => \done_cs_hold_counter_reg_n_0_[0]\,
      I4 => \done_cs_hold_counter_reg_n_0_[3]\,
      O => \done_cs_hold_counter[3]_i_1__14_n_0\
    );
\done_cs_hold_counter[3]_i_2__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02020200"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[2]_1\(2),
      I1 => \^fsm_sequential_state_reg[2]_1\(0),
      I2 => \^fsm_sequential_state_reg[2]_1\(1),
      I3 => \FSM_sequential_state[2]_i_3__14_n_0\,
      I4 => \done_cs_hold_counter_reg_n_0_[6]\,
      O => \done_cs_hold_counter[3]_i_2__14_n_0\
    );
\done_cs_hold_counter[4]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF0001FFFF"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[3]\,
      I1 => \done_cs_hold_counter_reg_n_0_[0]\,
      I2 => \done_cs_hold_counter_reg_n_0_[1]\,
      I3 => \done_cs_hold_counter_reg_n_0_[2]\,
      I4 => \^fsm_sequential_state_reg[2]_1\(2),
      I5 => \done_cs_hold_counter_reg_n_0_[4]\,
      O => \done_cs_hold_counter[4]_i_1__14_n_0\
    );
\done_cs_hold_counter[5]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C008"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[6]\,
      I1 => \^fsm_sequential_state_reg[2]_1\(2),
      I2 => \done_cs_hold_counter[5]_i_2__14_n_0\,
      I3 => \done_cs_hold_counter_reg_n_0_[5]\,
      O => \done_cs_hold_counter[5]_i_1__14_n_0\
    );
\done_cs_hold_counter[5]_i_2__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[4]\,
      I1 => \done_cs_hold_counter_reg_n_0_[2]\,
      I2 => \done_cs_hold_counter_reg_n_0_[1]\,
      I3 => \done_cs_hold_counter_reg_n_0_[0]\,
      I4 => \done_cs_hold_counter_reg_n_0_[3]\,
      O => \done_cs_hold_counter[5]_i_2__14_n_0\
    );
\done_cs_hold_counter[6]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[2]_1\(0),
      I1 => \^fsm_sequential_state_reg[2]_1\(1),
      O => \done_cs_hold_counter[6]_i_1__13_n_0\
    );
\done_cs_hold_counter[6]_i_2__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[2]_1\(2),
      I1 => \FSM_sequential_state[2]_i_3__14_n_0\,
      I2 => \done_cs_hold_counter_reg_n_0_[6]\,
      O => \done_cs_hold_counter[6]_i_2__13_n_0\
    );
\done_cs_hold_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \done_cs_hold_counter[6]_i_1__13_n_0\,
      D => \done_cs_hold_counter[0]_i_1__14_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[0]\,
      R => SS(0)
    );
\done_cs_hold_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \done_cs_hold_counter[6]_i_1__13_n_0\,
      D => \done_cs_hold_counter[1]_i_1__14_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[1]\,
      R => SS(0)
    );
\done_cs_hold_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \done_cs_hold_counter[6]_i_1__13_n_0\,
      D => \done_cs_hold_counter[2]_i_1__14_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[2]\,
      R => SS(0)
    );
\done_cs_hold_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \done_cs_hold_counter[6]_i_1__13_n_0\,
      D => \done_cs_hold_counter[3]_i_1__14_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[3]\,
      R => SS(0)
    );
\done_cs_hold_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \done_cs_hold_counter[6]_i_1__13_n_0\,
      D => \done_cs_hold_counter[4]_i_1__14_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[4]\,
      S => SS(0)
    );
\done_cs_hold_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \done_cs_hold_counter[6]_i_1__13_n_0\,
      D => \done_cs_hold_counter[5]_i_1__14_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[5]\,
      R => SS(0)
    );
\done_cs_hold_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \done_cs_hold_counter[6]_i_1__13_n_0\,
      D => \done_cs_hold_counter[6]_i_2__13_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[6]\,
      R => SS(0)
    );
\fifo_data_in[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => Q(3),
      I1 => \fifo_data_in_reg[0]_i_2_n_0\,
      I2 => \fifo_data_in[0]_i_3_n_0\,
      I3 => Q(1),
      O => \FSM_onehot_state_reg[5]\(0)
    );
\fifo_data_in[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out_D_reg(0),
      I1 => data_out_C_reg(0),
      I2 => \fifo_data_in_reg[0]_i_4_0\,
      I3 => data_out_B_reg(0),
      I4 => \fifo_data_in_reg[0]_i_4_1\,
      I5 => data_out_A_reg(0),
      O => \fifo_data_in[0]_i_10_n_0\
    );
\fifo_data_in[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out_H_reg(0),
      I1 => data_out_G_reg(0),
      I2 => \fifo_data_in_reg[0]_i_4_0\,
      I3 => data_out_F_reg(0),
      I4 => \fifo_data_in_reg[0]_i_4_1\,
      I5 => data_out_E_reg(0),
      O => \fifo_data_in[0]_i_11_n_0\
    );
\fifo_data_in[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out_L_reg(0),
      I1 => data_out_K_reg(0),
      I2 => \fifo_data_in_reg[0]_i_4_0\,
      I3 => data_out_J_reg(0),
      I4 => \fifo_data_in_reg[0]_i_4_1\,
      I5 => data_out_I_reg(0),
      O => \fifo_data_in[0]_i_12_n_0\
    );
\fifo_data_in[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out_P_reg(0),
      I1 => data_out_O_reg(0),
      I2 => \fifo_data_in_reg[0]_i_4_0\,
      I3 => data_out_N_reg(0),
      I4 => \fifo_data_in_reg[0]_i_4_1\,
      I5 => data_out_M_reg(0),
      O => \fifo_data_in[0]_i_13_n_0\
    );
\fifo_data_in[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \fifo_data_in[0]_i_6_n_0\,
      I1 => \fifo_data_in_reg[0]\,
      I2 => zcheck_global_channel(3),
      I3 => \fifo_data_in_reg[0]_0\,
      I4 => zcheck_global_channel(2),
      I5 => \fifo_data_in_reg[0]_1\,
      O => \fifo_data_in[0]_i_3_n_0\
    );
\fifo_data_in[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_out_p\(0),
      I1 => data_out_O(0),
      I2 => zcheck_global_channel(1),
      I3 => data_out_N(0),
      I4 => zcheck_global_channel(0),
      I5 => data_out_M(0),
      O => \fifo_data_in[0]_i_6_n_0\
    );
\fifo_data_in[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => Q(3),
      I1 => \fifo_data_in_reg[10]_i_2_n_0\,
      I2 => \fifo_data_in[10]_i_3_n_0\,
      I3 => Q(1),
      O => \FSM_onehot_state_reg[5]\(10)
    );
\fifo_data_in[10]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out_D_reg(10),
      I1 => data_out_C_reg(10),
      I2 => \fifo_data_in_reg[0]_i_4_0\,
      I3 => data_out_B_reg(10),
      I4 => \fifo_data_in_reg[0]_i_4_1\,
      I5 => data_out_A_reg(10),
      O => \fifo_data_in[10]_i_10_n_0\
    );
\fifo_data_in[10]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out_H_reg(10),
      I1 => data_out_G_reg(10),
      I2 => \fifo_data_in_reg[0]_i_4_0\,
      I3 => data_out_F_reg(10),
      I4 => \fifo_data_in_reg[0]_i_4_1\,
      I5 => data_out_E_reg(10),
      O => \fifo_data_in[10]_i_11_n_0\
    );
\fifo_data_in[10]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out_L_reg(10),
      I1 => data_out_K_reg(10),
      I2 => \fifo_data_in_reg[0]_i_4_0\,
      I3 => data_out_J_reg(10),
      I4 => \fifo_data_in_reg[0]_i_4_1\,
      I5 => data_out_I_reg(10),
      O => \fifo_data_in[10]_i_12_n_0\
    );
\fifo_data_in[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out_P_reg(10),
      I1 => data_out_O_reg(10),
      I2 => \fifo_data_in_reg[0]_i_4_0\,
      I3 => data_out_N_reg(10),
      I4 => \fifo_data_in_reg[0]_i_4_1\,
      I5 => data_out_M_reg(10),
      O => \fifo_data_in[10]_i_13_n_0\
    );
\fifo_data_in[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \fifo_data_in[10]_i_6_n_0\,
      I1 => \fifo_data_in_reg[10]\,
      I2 => zcheck_global_channel(3),
      I3 => \fifo_data_in_reg[10]_0\,
      I4 => zcheck_global_channel(2),
      I5 => \fifo_data_in_reg[10]_1\,
      O => \fifo_data_in[10]_i_3_n_0\
    );
\fifo_data_in[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_out_p\(10),
      I1 => data_out_O(10),
      I2 => zcheck_global_channel(1),
      I3 => data_out_N(10),
      I4 => zcheck_global_channel(0),
      I5 => data_out_M(10),
      O => \fifo_data_in[10]_i_6_n_0\
    );
\fifo_data_in[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => Q(3),
      I1 => \fifo_data_in_reg[11]_i_2_n_0\,
      I2 => \fifo_data_in[11]_i_3_n_0\,
      I3 => Q(1),
      O => \FSM_onehot_state_reg[5]\(11)
    );
\fifo_data_in[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out_D_reg(11),
      I1 => data_out_C_reg(11),
      I2 => \fifo_data_in_reg[0]_i_4_0\,
      I3 => data_out_B_reg(11),
      I4 => \fifo_data_in_reg[0]_i_4_1\,
      I5 => data_out_A_reg(11),
      O => \fifo_data_in[11]_i_10_n_0\
    );
\fifo_data_in[11]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out_H_reg(11),
      I1 => data_out_G_reg(11),
      I2 => \fifo_data_in_reg[0]_i_4_0\,
      I3 => data_out_F_reg(11),
      I4 => \fifo_data_in_reg[0]_i_4_1\,
      I5 => data_out_E_reg(11),
      O => \fifo_data_in[11]_i_11_n_0\
    );
\fifo_data_in[11]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out_L_reg(11),
      I1 => data_out_K_reg(11),
      I2 => \fifo_data_in_reg[0]_i_4_0\,
      I3 => data_out_J_reg(11),
      I4 => \fifo_data_in_reg[0]_i_4_1\,
      I5 => data_out_I_reg(11),
      O => \fifo_data_in[11]_i_12_n_0\
    );
\fifo_data_in[11]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out_P_reg(11),
      I1 => data_out_O_reg(11),
      I2 => \fifo_data_in_reg[0]_i_4_0\,
      I3 => data_out_N_reg(11),
      I4 => \fifo_data_in_reg[0]_i_4_1\,
      I5 => data_out_M_reg(11),
      O => \fifo_data_in[11]_i_13_n_0\
    );
\fifo_data_in[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \fifo_data_in[11]_i_6_n_0\,
      I1 => \fifo_data_in_reg[11]\,
      I2 => zcheck_global_channel(3),
      I3 => \fifo_data_in_reg[11]_0\,
      I4 => zcheck_global_channel(2),
      I5 => \fifo_data_in_reg[11]_1\,
      O => \fifo_data_in[11]_i_3_n_0\
    );
\fifo_data_in[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_out_p\(11),
      I1 => data_out_O(11),
      I2 => zcheck_global_channel(1),
      I3 => data_out_N(11),
      I4 => zcheck_global_channel(0),
      I5 => data_out_M(11),
      O => \fifo_data_in[11]_i_6_n_0\
    );
\fifo_data_in[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => Q(3),
      I1 => \fifo_data_in_reg[12]_i_2_n_0\,
      I2 => \fifo_data_in[12]_i_3_n_0\,
      I3 => Q(1),
      O => \FSM_onehot_state_reg[5]\(12)
    );
\fifo_data_in[12]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out_D_reg(12),
      I1 => data_out_C_reg(12),
      I2 => \fifo_data_in_reg[0]_i_4_0\,
      I3 => data_out_B_reg(12),
      I4 => \fifo_data_in_reg[0]_i_4_1\,
      I5 => data_out_A_reg(12),
      O => \fifo_data_in[12]_i_10_n_0\
    );
\fifo_data_in[12]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out_H_reg(12),
      I1 => data_out_G_reg(12),
      I2 => \fifo_data_in_reg[0]_i_4_0\,
      I3 => data_out_F_reg(12),
      I4 => \fifo_data_in_reg[0]_i_4_1\,
      I5 => data_out_E_reg(12),
      O => \fifo_data_in[12]_i_11_n_0\
    );
\fifo_data_in[12]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out_L_reg(12),
      I1 => data_out_K_reg(12),
      I2 => \fifo_data_in_reg[0]_i_4_0\,
      I3 => data_out_J_reg(12),
      I4 => \fifo_data_in_reg[0]_i_4_1\,
      I5 => data_out_I_reg(12),
      O => \fifo_data_in[12]_i_12_n_0\
    );
\fifo_data_in[12]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out_P_reg(12),
      I1 => data_out_O_reg(12),
      I2 => \fifo_data_in_reg[0]_i_4_0\,
      I3 => data_out_N_reg(12),
      I4 => \fifo_data_in_reg[0]_i_4_1\,
      I5 => data_out_M_reg(12),
      O => \fifo_data_in[12]_i_13_n_0\
    );
\fifo_data_in[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \fifo_data_in[12]_i_6_n_0\,
      I1 => \fifo_data_in_reg[12]\,
      I2 => zcheck_global_channel(3),
      I3 => \fifo_data_in_reg[12]_0\,
      I4 => zcheck_global_channel(2),
      I5 => \fifo_data_in_reg[12]_1\,
      O => \fifo_data_in[12]_i_3_n_0\
    );
\fifo_data_in[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_out_p\(12),
      I1 => data_out_O(12),
      I2 => zcheck_global_channel(1),
      I3 => data_out_N(12),
      I4 => zcheck_global_channel(0),
      I5 => data_out_M(12),
      O => \fifo_data_in[12]_i_6_n_0\
    );
\fifo_data_in[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => Q(3),
      I1 => \fifo_data_in_reg[13]_i_2_n_0\,
      I2 => \fifo_data_in[13]_i_3_n_0\,
      I3 => Q(1),
      O => \FSM_onehot_state_reg[5]\(13)
    );
\fifo_data_in[13]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out_D_reg(13),
      I1 => data_out_C_reg(13),
      I2 => \fifo_data_in_reg[0]_i_4_0\,
      I3 => data_out_B_reg(13),
      I4 => \fifo_data_in_reg[0]_i_4_1\,
      I5 => data_out_A_reg(13),
      O => \fifo_data_in[13]_i_10_n_0\
    );
\fifo_data_in[13]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out_H_reg(13),
      I1 => data_out_G_reg(13),
      I2 => \fifo_data_in_reg[0]_i_4_0\,
      I3 => data_out_F_reg(13),
      I4 => \fifo_data_in_reg[0]_i_4_1\,
      I5 => data_out_E_reg(13),
      O => \fifo_data_in[13]_i_11_n_0\
    );
\fifo_data_in[13]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out_L_reg(13),
      I1 => data_out_K_reg(13),
      I2 => \fifo_data_in_reg[0]_i_4_0\,
      I3 => data_out_J_reg(13),
      I4 => \fifo_data_in_reg[0]_i_4_1\,
      I5 => data_out_I_reg(13),
      O => \fifo_data_in[13]_i_12_n_0\
    );
\fifo_data_in[13]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out_P_reg(13),
      I1 => data_out_O_reg(13),
      I2 => \fifo_data_in_reg[0]_i_4_0\,
      I3 => data_out_N_reg(13),
      I4 => \fifo_data_in_reg[0]_i_4_1\,
      I5 => data_out_M_reg(13),
      O => \fifo_data_in[13]_i_13_n_0\
    );
\fifo_data_in[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \fifo_data_in[13]_i_6_n_0\,
      I1 => \fifo_data_in_reg[13]\,
      I2 => zcheck_global_channel(3),
      I3 => \fifo_data_in_reg[13]_0\,
      I4 => zcheck_global_channel(2),
      I5 => \fifo_data_in_reg[13]_1\,
      O => \fifo_data_in[13]_i_3_n_0\
    );
\fifo_data_in[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_out_p\(13),
      I1 => data_out_O(13),
      I2 => zcheck_global_channel(1),
      I3 => data_out_N(13),
      I4 => zcheck_global_channel(0),
      I5 => data_out_M(13),
      O => \fifo_data_in[13]_i_6_n_0\
    );
\fifo_data_in[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => Q(3),
      I1 => \fifo_data_in_reg[14]_i_2_n_0\,
      I2 => \fifo_data_in[14]_i_3_n_0\,
      I3 => Q(1),
      O => \FSM_onehot_state_reg[5]\(14)
    );
\fifo_data_in[14]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out_D_reg(14),
      I1 => data_out_C_reg(14),
      I2 => \fifo_data_in_reg[0]_i_4_0\,
      I3 => data_out_B_reg(14),
      I4 => \fifo_data_in_reg[0]_i_4_1\,
      I5 => data_out_A_reg(14),
      O => \fifo_data_in[14]_i_10_n_0\
    );
\fifo_data_in[14]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out_H_reg(14),
      I1 => data_out_G_reg(14),
      I2 => \fifo_data_in_reg[0]_i_4_0\,
      I3 => data_out_F_reg(14),
      I4 => \fifo_data_in_reg[0]_i_4_1\,
      I5 => data_out_E_reg(14),
      O => \fifo_data_in[14]_i_11_n_0\
    );
\fifo_data_in[14]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out_L_reg(14),
      I1 => data_out_K_reg(14),
      I2 => \fifo_data_in_reg[0]_i_4_0\,
      I3 => data_out_J_reg(14),
      I4 => \fifo_data_in_reg[0]_i_4_1\,
      I5 => data_out_I_reg(14),
      O => \fifo_data_in[14]_i_12_n_0\
    );
\fifo_data_in[14]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out_P_reg(14),
      I1 => data_out_O_reg(14),
      I2 => \fifo_data_in_reg[0]_i_4_0\,
      I3 => data_out_N_reg(14),
      I4 => \fifo_data_in_reg[0]_i_4_1\,
      I5 => data_out_M_reg(14),
      O => \fifo_data_in[14]_i_13_n_0\
    );
\fifo_data_in[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \fifo_data_in[14]_i_6_n_0\,
      I1 => \fifo_data_in_reg[14]\,
      I2 => zcheck_global_channel(3),
      I3 => \fifo_data_in_reg[14]_0\,
      I4 => zcheck_global_channel(2),
      I5 => \fifo_data_in_reg[14]_1\,
      O => \fifo_data_in[14]_i_3_n_0\
    );
\fifo_data_in[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_out_p\(14),
      I1 => data_out_O(14),
      I2 => zcheck_global_channel(1),
      I3 => data_out_N(14),
      I4 => zcheck_global_channel(0),
      I5 => data_out_M(14),
      O => \fifo_data_in[14]_i_6_n_0\
    );
\fifo_data_in[15]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out_D_reg(15),
      I1 => data_out_C_reg(15),
      I2 => \fifo_data_in_reg[0]_i_4_0\,
      I3 => data_out_B_reg(15),
      I4 => \fifo_data_in_reg[0]_i_4_1\,
      I5 => data_out_A_reg(15),
      O => \fifo_data_in[15]_i_12_n_0\
    );
\fifo_data_in[15]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out_H_reg(15),
      I1 => data_out_G_reg(15),
      I2 => \fifo_data_in_reg[0]_i_4_0\,
      I3 => data_out_F_reg(15),
      I4 => \fifo_data_in_reg[0]_i_4_1\,
      I5 => data_out_E_reg(15),
      O => \fifo_data_in[15]_i_13_n_0\
    );
\fifo_data_in[15]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out_L_reg(15),
      I1 => data_out_K_reg(15),
      I2 => \fifo_data_in_reg[0]_i_4_0\,
      I3 => data_out_J_reg(15),
      I4 => \fifo_data_in_reg[0]_i_4_1\,
      I5 => data_out_I_reg(15),
      O => \fifo_data_in[15]_i_14_n_0\
    );
\fifo_data_in[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out_P_reg(15),
      I1 => data_out_O_reg(15),
      I2 => \fifo_data_in_reg[0]_i_4_0\,
      I3 => data_out_N_reg(15),
      I4 => \fifo_data_in_reg[0]_i_4_1\,
      I5 => data_out_M_reg(15),
      O => \fifo_data_in[15]_i_15_n_0\
    );
\fifo_data_in[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => Q(3),
      I1 => \fifo_data_in_reg[15]_i_4_n_0\,
      I2 => \fifo_data_in[15]_i_5_n_0\,
      I3 => Q(1),
      O => \FSM_onehot_state_reg[5]\(15)
    );
\fifo_data_in[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \fifo_data_in[15]_i_8_n_0\,
      I1 => \fifo_data_in_reg[15]\,
      I2 => zcheck_global_channel(3),
      I3 => \fifo_data_in_reg[15]_0\,
      I4 => zcheck_global_channel(2),
      I5 => \fifo_data_in_reg[15]_1\,
      O => \fifo_data_in[15]_i_5_n_0\
    );
\fifo_data_in[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_out_p\(15),
      I1 => data_out_O(15),
      I2 => zcheck_global_channel(1),
      I3 => data_out_N(15),
      I4 => zcheck_global_channel(0),
      I5 => data_out_M(15),
      O => \fifo_data_in[15]_i_8_n_0\
    );
\fifo_data_in[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => Q(3),
      I1 => \fifo_data_in_reg[1]_i_2_n_0\,
      I2 => \fifo_data_in[1]_i_3_n_0\,
      I3 => Q(1),
      O => \FSM_onehot_state_reg[5]\(1)
    );
\fifo_data_in[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out_D_reg(1),
      I1 => data_out_C_reg(1),
      I2 => \fifo_data_in_reg[0]_i_4_0\,
      I3 => data_out_B_reg(1),
      I4 => \fifo_data_in_reg[0]_i_4_1\,
      I5 => data_out_A_reg(1),
      O => \fifo_data_in[1]_i_10_n_0\
    );
\fifo_data_in[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out_H_reg(1),
      I1 => data_out_G_reg(1),
      I2 => \fifo_data_in_reg[0]_i_4_0\,
      I3 => data_out_F_reg(1),
      I4 => \fifo_data_in_reg[0]_i_4_1\,
      I5 => data_out_E_reg(1),
      O => \fifo_data_in[1]_i_11_n_0\
    );
\fifo_data_in[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out_L_reg(1),
      I1 => data_out_K_reg(1),
      I2 => \fifo_data_in_reg[0]_i_4_0\,
      I3 => data_out_J_reg(1),
      I4 => \fifo_data_in_reg[0]_i_4_1\,
      I5 => data_out_I_reg(1),
      O => \fifo_data_in[1]_i_12_n_0\
    );
\fifo_data_in[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out_P_reg(1),
      I1 => data_out_O_reg(1),
      I2 => \fifo_data_in_reg[0]_i_4_0\,
      I3 => data_out_N_reg(1),
      I4 => \fifo_data_in_reg[0]_i_4_1\,
      I5 => data_out_M_reg(1),
      O => \fifo_data_in[1]_i_13_n_0\
    );
\fifo_data_in[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \fifo_data_in[1]_i_6_n_0\,
      I1 => \fifo_data_in_reg[1]\,
      I2 => zcheck_global_channel(3),
      I3 => \fifo_data_in_reg[1]_0\,
      I4 => zcheck_global_channel(2),
      I5 => \fifo_data_in_reg[1]_1\,
      O => \fifo_data_in[1]_i_3_n_0\
    );
\fifo_data_in[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_out_p\(1),
      I1 => data_out_O(1),
      I2 => zcheck_global_channel(1),
      I3 => data_out_N(1),
      I4 => zcheck_global_channel(0),
      I5 => data_out_M(1),
      O => \fifo_data_in[1]_i_6_n_0\
    );
\fifo_data_in[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => Q(3),
      I1 => \fifo_data_in_reg[2]_i_2_n_0\,
      I2 => \fifo_data_in[2]_i_3_n_0\,
      I3 => Q(1),
      O => \FSM_onehot_state_reg[5]\(2)
    );
\fifo_data_in[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out_D_reg(2),
      I1 => data_out_C_reg(2),
      I2 => \fifo_data_in_reg[0]_i_4_0\,
      I3 => data_out_B_reg(2),
      I4 => \fifo_data_in_reg[0]_i_4_1\,
      I5 => data_out_A_reg(2),
      O => \fifo_data_in[2]_i_10_n_0\
    );
\fifo_data_in[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out_H_reg(2),
      I1 => data_out_G_reg(2),
      I2 => \fifo_data_in_reg[0]_i_4_0\,
      I3 => data_out_F_reg(2),
      I4 => \fifo_data_in_reg[0]_i_4_1\,
      I5 => data_out_E_reg(2),
      O => \fifo_data_in[2]_i_11_n_0\
    );
\fifo_data_in[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out_L_reg(2),
      I1 => data_out_K_reg(2),
      I2 => \fifo_data_in_reg[0]_i_4_0\,
      I3 => data_out_J_reg(2),
      I4 => \fifo_data_in_reg[0]_i_4_1\,
      I5 => data_out_I_reg(2),
      O => \fifo_data_in[2]_i_12_n_0\
    );
\fifo_data_in[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out_P_reg(2),
      I1 => data_out_O_reg(2),
      I2 => \fifo_data_in_reg[0]_i_4_0\,
      I3 => data_out_N_reg(2),
      I4 => \fifo_data_in_reg[0]_i_4_1\,
      I5 => data_out_M_reg(2),
      O => \fifo_data_in[2]_i_13_n_0\
    );
\fifo_data_in[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \fifo_data_in[2]_i_6_n_0\,
      I1 => \fifo_data_in_reg[2]\,
      I2 => zcheck_global_channel(3),
      I3 => \fifo_data_in_reg[2]_0\,
      I4 => zcheck_global_channel(2),
      I5 => \fifo_data_in_reg[2]_1\,
      O => \fifo_data_in[2]_i_3_n_0\
    );
\fifo_data_in[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_out_p\(2),
      I1 => data_out_O(2),
      I2 => zcheck_global_channel(1),
      I3 => data_out_N(2),
      I4 => zcheck_global_channel(0),
      I5 => data_out_M(2),
      O => \fifo_data_in[2]_i_6_n_0\
    );
\fifo_data_in[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => Q(3),
      I1 => \fifo_data_in_reg[3]_i_2_n_0\,
      I2 => \fifo_data_in[3]_i_3_n_0\,
      I3 => Q(1),
      O => \FSM_onehot_state_reg[5]\(3)
    );
\fifo_data_in[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out_D_reg(3),
      I1 => data_out_C_reg(3),
      I2 => \fifo_data_in_reg[0]_i_4_0\,
      I3 => data_out_B_reg(3),
      I4 => \fifo_data_in_reg[0]_i_4_1\,
      I5 => data_out_A_reg(3),
      O => \fifo_data_in[3]_i_10_n_0\
    );
\fifo_data_in[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out_H_reg(3),
      I1 => data_out_G_reg(3),
      I2 => \fifo_data_in_reg[0]_i_4_0\,
      I3 => data_out_F_reg(3),
      I4 => \fifo_data_in_reg[0]_i_4_1\,
      I5 => data_out_E_reg(3),
      O => \fifo_data_in[3]_i_11_n_0\
    );
\fifo_data_in[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out_L_reg(3),
      I1 => data_out_K_reg(3),
      I2 => \fifo_data_in_reg[0]_i_4_0\,
      I3 => data_out_J_reg(3),
      I4 => \fifo_data_in_reg[0]_i_4_1\,
      I5 => data_out_I_reg(3),
      O => \fifo_data_in[3]_i_12_n_0\
    );
\fifo_data_in[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out_P_reg(3),
      I1 => data_out_O_reg(3),
      I2 => \fifo_data_in_reg[0]_i_4_0\,
      I3 => data_out_N_reg(3),
      I4 => \fifo_data_in_reg[0]_i_4_1\,
      I5 => data_out_M_reg(3),
      O => \fifo_data_in[3]_i_13_n_0\
    );
\fifo_data_in[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \fifo_data_in[3]_i_6_n_0\,
      I1 => \fifo_data_in_reg[3]\,
      I2 => zcheck_global_channel(3),
      I3 => \fifo_data_in_reg[3]_0\,
      I4 => zcheck_global_channel(2),
      I5 => \fifo_data_in_reg[3]_1\,
      O => \fifo_data_in[3]_i_3_n_0\
    );
\fifo_data_in[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_out_p\(3),
      I1 => data_out_O(3),
      I2 => zcheck_global_channel(1),
      I3 => data_out_N(3),
      I4 => zcheck_global_channel(0),
      I5 => data_out_M(3),
      O => \fifo_data_in[3]_i_6_n_0\
    );
\fifo_data_in[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => Q(3),
      I1 => \fifo_data_in_reg[4]_i_2_n_0\,
      I2 => \fifo_data_in[4]_i_3_n_0\,
      I3 => Q(1),
      O => \FSM_onehot_state_reg[5]\(4)
    );
\fifo_data_in[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out_D_reg(4),
      I1 => data_out_C_reg(4),
      I2 => \fifo_data_in_reg[0]_i_4_0\,
      I3 => data_out_B_reg(4),
      I4 => \fifo_data_in_reg[0]_i_4_1\,
      I5 => data_out_A_reg(4),
      O => \fifo_data_in[4]_i_10_n_0\
    );
\fifo_data_in[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out_H_reg(4),
      I1 => data_out_G_reg(4),
      I2 => \fifo_data_in_reg[0]_i_4_0\,
      I3 => data_out_F_reg(4),
      I4 => \fifo_data_in_reg[0]_i_4_1\,
      I5 => data_out_E_reg(4),
      O => \fifo_data_in[4]_i_11_n_0\
    );
\fifo_data_in[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out_L_reg(4),
      I1 => data_out_K_reg(4),
      I2 => \fifo_data_in_reg[0]_i_4_0\,
      I3 => data_out_J_reg(4),
      I4 => \fifo_data_in_reg[0]_i_4_1\,
      I5 => data_out_I_reg(4),
      O => \fifo_data_in[4]_i_12_n_0\
    );
\fifo_data_in[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out_P_reg(4),
      I1 => data_out_O_reg(4),
      I2 => \fifo_data_in_reg[0]_i_4_0\,
      I3 => data_out_N_reg(4),
      I4 => \fifo_data_in_reg[0]_i_4_1\,
      I5 => data_out_M_reg(4),
      O => \fifo_data_in[4]_i_13_n_0\
    );
\fifo_data_in[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \fifo_data_in[4]_i_6_n_0\,
      I1 => \fifo_data_in_reg[4]\,
      I2 => zcheck_global_channel(3),
      I3 => \fifo_data_in_reg[4]_0\,
      I4 => zcheck_global_channel(2),
      I5 => \fifo_data_in_reg[4]_1\,
      O => \fifo_data_in[4]_i_3_n_0\
    );
\fifo_data_in[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_out_p\(4),
      I1 => data_out_O(4),
      I2 => zcheck_global_channel(1),
      I3 => data_out_N(4),
      I4 => zcheck_global_channel(0),
      I5 => data_out_M(4),
      O => \fifo_data_in[4]_i_6_n_0\
    );
\fifo_data_in[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => Q(3),
      I1 => \fifo_data_in_reg[5]_i_2_n_0\,
      I2 => \fifo_data_in[5]_i_3_n_0\,
      I3 => Q(1),
      O => \FSM_onehot_state_reg[5]\(5)
    );
\fifo_data_in[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out_D_reg(5),
      I1 => data_out_C_reg(5),
      I2 => \fifo_data_in_reg[0]_i_4_0\,
      I3 => data_out_B_reg(5),
      I4 => \fifo_data_in_reg[0]_i_4_1\,
      I5 => data_out_A_reg(5),
      O => \fifo_data_in[5]_i_10_n_0\
    );
\fifo_data_in[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out_H_reg(5),
      I1 => data_out_G_reg(5),
      I2 => \fifo_data_in_reg[0]_i_4_0\,
      I3 => data_out_F_reg(5),
      I4 => \fifo_data_in_reg[0]_i_4_1\,
      I5 => data_out_E_reg(5),
      O => \fifo_data_in[5]_i_11_n_0\
    );
\fifo_data_in[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out_L_reg(5),
      I1 => data_out_K_reg(5),
      I2 => \fifo_data_in_reg[0]_i_4_0\,
      I3 => data_out_J_reg(5),
      I4 => \fifo_data_in_reg[0]_i_4_1\,
      I5 => data_out_I_reg(5),
      O => \fifo_data_in[5]_i_12_n_0\
    );
\fifo_data_in[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out_P_reg(5),
      I1 => data_out_O_reg(5),
      I2 => \fifo_data_in_reg[0]_i_4_0\,
      I3 => data_out_N_reg(5),
      I4 => \fifo_data_in_reg[0]_i_4_1\,
      I5 => data_out_M_reg(5),
      O => \fifo_data_in[5]_i_13_n_0\
    );
\fifo_data_in[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \fifo_data_in[5]_i_6_n_0\,
      I1 => \fifo_data_in_reg[5]\,
      I2 => zcheck_global_channel(3),
      I3 => \fifo_data_in_reg[5]_0\,
      I4 => zcheck_global_channel(2),
      I5 => \fifo_data_in_reg[5]_1\,
      O => \fifo_data_in[5]_i_3_n_0\
    );
\fifo_data_in[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_out_p\(5),
      I1 => data_out_O(5),
      I2 => zcheck_global_channel(1),
      I3 => data_out_N(5),
      I4 => zcheck_global_channel(0),
      I5 => data_out_M(5),
      O => \fifo_data_in[5]_i_6_n_0\
    );
\fifo_data_in[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => Q(3),
      I1 => \fifo_data_in_reg[6]_i_2_n_0\,
      I2 => \fifo_data_in[6]_i_3_n_0\,
      I3 => Q(1),
      O => \FSM_onehot_state_reg[5]\(6)
    );
\fifo_data_in[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out_D_reg(6),
      I1 => data_out_C_reg(6),
      I2 => \fifo_data_in_reg[0]_i_4_0\,
      I3 => data_out_B_reg(6),
      I4 => \fifo_data_in_reg[0]_i_4_1\,
      I5 => data_out_A_reg(6),
      O => \fifo_data_in[6]_i_10_n_0\
    );
\fifo_data_in[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out_H_reg(6),
      I1 => data_out_G_reg(6),
      I2 => \fifo_data_in_reg[0]_i_4_0\,
      I3 => data_out_F_reg(6),
      I4 => \fifo_data_in_reg[0]_i_4_1\,
      I5 => data_out_E_reg(6),
      O => \fifo_data_in[6]_i_11_n_0\
    );
\fifo_data_in[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out_L_reg(6),
      I1 => data_out_K_reg(6),
      I2 => \fifo_data_in_reg[0]_i_4_0\,
      I3 => data_out_J_reg(6),
      I4 => \fifo_data_in_reg[0]_i_4_1\,
      I5 => data_out_I_reg(6),
      O => \fifo_data_in[6]_i_12_n_0\
    );
\fifo_data_in[6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out_P_reg(6),
      I1 => data_out_O_reg(6),
      I2 => \fifo_data_in_reg[0]_i_4_0\,
      I3 => data_out_N_reg(6),
      I4 => \fifo_data_in_reg[0]_i_4_1\,
      I5 => data_out_M_reg(6),
      O => \fifo_data_in[6]_i_13_n_0\
    );
\fifo_data_in[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \fifo_data_in[6]_i_6_n_0\,
      I1 => \fifo_data_in_reg[6]\,
      I2 => zcheck_global_channel(3),
      I3 => \fifo_data_in_reg[6]_0\,
      I4 => zcheck_global_channel(2),
      I5 => \fifo_data_in_reg[6]_1\,
      O => \fifo_data_in[6]_i_3_n_0\
    );
\fifo_data_in[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_out_p\(6),
      I1 => data_out_O(6),
      I2 => zcheck_global_channel(1),
      I3 => data_out_N(6),
      I4 => zcheck_global_channel(0),
      I5 => data_out_M(6),
      O => \fifo_data_in[6]_i_6_n_0\
    );
\fifo_data_in[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => Q(3),
      I1 => \fifo_data_in_reg[7]_i_2_n_0\,
      I2 => \fifo_data_in[7]_i_3_n_0\,
      I3 => Q(1),
      O => \FSM_onehot_state_reg[5]\(7)
    );
\fifo_data_in[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out_D_reg(7),
      I1 => data_out_C_reg(7),
      I2 => \fifo_data_in_reg[0]_i_4_0\,
      I3 => data_out_B_reg(7),
      I4 => \fifo_data_in_reg[0]_i_4_1\,
      I5 => data_out_A_reg(7),
      O => \fifo_data_in[7]_i_10_n_0\
    );
\fifo_data_in[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out_H_reg(7),
      I1 => data_out_G_reg(7),
      I2 => \fifo_data_in_reg[0]_i_4_0\,
      I3 => data_out_F_reg(7),
      I4 => \fifo_data_in_reg[0]_i_4_1\,
      I5 => data_out_E_reg(7),
      O => \fifo_data_in[7]_i_11_n_0\
    );
\fifo_data_in[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out_L_reg(7),
      I1 => data_out_K_reg(7),
      I2 => \fifo_data_in_reg[0]_i_4_0\,
      I3 => data_out_J_reg(7),
      I4 => \fifo_data_in_reg[0]_i_4_1\,
      I5 => data_out_I_reg(7),
      O => \fifo_data_in[7]_i_12_n_0\
    );
\fifo_data_in[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out_P_reg(7),
      I1 => data_out_O_reg(7),
      I2 => \fifo_data_in_reg[0]_i_4_0\,
      I3 => data_out_N_reg(7),
      I4 => \fifo_data_in_reg[0]_i_4_1\,
      I5 => data_out_M_reg(7),
      O => \fifo_data_in[7]_i_13_n_0\
    );
\fifo_data_in[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \fifo_data_in[7]_i_6_n_0\,
      I1 => \fifo_data_in_reg[7]\,
      I2 => zcheck_global_channel(3),
      I3 => \fifo_data_in_reg[7]_0\,
      I4 => zcheck_global_channel(2),
      I5 => \fifo_data_in_reg[7]_1\,
      O => \fifo_data_in[7]_i_3_n_0\
    );
\fifo_data_in[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_out_p\(7),
      I1 => data_out_O(7),
      I2 => zcheck_global_channel(1),
      I3 => data_out_N(7),
      I4 => zcheck_global_channel(0),
      I5 => data_out_M(7),
      O => \fifo_data_in[7]_i_6_n_0\
    );
\fifo_data_in[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => Q(3),
      I1 => \fifo_data_in_reg[8]_i_2_n_0\,
      I2 => \fifo_data_in[8]_i_3_n_0\,
      I3 => Q(1),
      O => \FSM_onehot_state_reg[5]\(8)
    );
\fifo_data_in[8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out_D_reg(8),
      I1 => data_out_C_reg(8),
      I2 => \fifo_data_in_reg[0]_i_4_0\,
      I3 => data_out_B_reg(8),
      I4 => \fifo_data_in_reg[0]_i_4_1\,
      I5 => data_out_A_reg(8),
      O => \fifo_data_in[8]_i_10_n_0\
    );
\fifo_data_in[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out_H_reg(8),
      I1 => data_out_G_reg(8),
      I2 => \fifo_data_in_reg[0]_i_4_0\,
      I3 => data_out_F_reg(8),
      I4 => \fifo_data_in_reg[0]_i_4_1\,
      I5 => data_out_E_reg(8),
      O => \fifo_data_in[8]_i_11_n_0\
    );
\fifo_data_in[8]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out_L_reg(8),
      I1 => data_out_K_reg(8),
      I2 => \fifo_data_in_reg[0]_i_4_0\,
      I3 => data_out_J_reg(8),
      I4 => \fifo_data_in_reg[0]_i_4_1\,
      I5 => data_out_I_reg(8),
      O => \fifo_data_in[8]_i_12_n_0\
    );
\fifo_data_in[8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out_P_reg(8),
      I1 => data_out_O_reg(8),
      I2 => \fifo_data_in_reg[0]_i_4_0\,
      I3 => data_out_N_reg(8),
      I4 => \fifo_data_in_reg[0]_i_4_1\,
      I5 => data_out_M_reg(8),
      O => \fifo_data_in[8]_i_13_n_0\
    );
\fifo_data_in[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \fifo_data_in[8]_i_6_n_0\,
      I1 => \fifo_data_in_reg[8]\,
      I2 => zcheck_global_channel(3),
      I3 => \fifo_data_in_reg[8]_0\,
      I4 => zcheck_global_channel(2),
      I5 => \fifo_data_in_reg[8]_1\,
      O => \fifo_data_in[8]_i_3_n_0\
    );
\fifo_data_in[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_out_p\(8),
      I1 => data_out_O(8),
      I2 => zcheck_global_channel(1),
      I3 => data_out_N(8),
      I4 => zcheck_global_channel(0),
      I5 => data_out_M(8),
      O => \fifo_data_in[8]_i_6_n_0\
    );
\fifo_data_in[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => Q(3),
      I1 => \fifo_data_in_reg[9]_i_2_n_0\,
      I2 => \fifo_data_in[9]_i_3_n_0\,
      I3 => Q(1),
      O => \FSM_onehot_state_reg[5]\(9)
    );
\fifo_data_in[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out_D_reg(9),
      I1 => data_out_C_reg(9),
      I2 => \fifo_data_in_reg[0]_i_4_0\,
      I3 => data_out_B_reg(9),
      I4 => \fifo_data_in_reg[0]_i_4_1\,
      I5 => data_out_A_reg(9),
      O => \fifo_data_in[9]_i_10_n_0\
    );
\fifo_data_in[9]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out_H_reg(9),
      I1 => data_out_G_reg(9),
      I2 => \fifo_data_in_reg[0]_i_4_0\,
      I3 => data_out_F_reg(9),
      I4 => \fifo_data_in_reg[0]_i_4_1\,
      I5 => data_out_E_reg(9),
      O => \fifo_data_in[9]_i_11_n_0\
    );
\fifo_data_in[9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out_L_reg(9),
      I1 => data_out_K_reg(9),
      I2 => \fifo_data_in_reg[0]_i_4_0\,
      I3 => data_out_J_reg(9),
      I4 => \fifo_data_in_reg[0]_i_4_1\,
      I5 => data_out_I_reg(9),
      O => \fifo_data_in[9]_i_12_n_0\
    );
\fifo_data_in[9]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out_P_reg(9),
      I1 => data_out_O_reg(9),
      I2 => \fifo_data_in_reg[0]_i_4_0\,
      I3 => data_out_N_reg(9),
      I4 => \fifo_data_in_reg[0]_i_4_1\,
      I5 => data_out_M_reg(9),
      O => \fifo_data_in[9]_i_13_n_0\
    );
\fifo_data_in[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \fifo_data_in[9]_i_6_n_0\,
      I1 => \fifo_data_in_reg[9]\,
      I2 => zcheck_global_channel(3),
      I3 => \fifo_data_in_reg[9]_0\,
      I4 => zcheck_global_channel(2),
      I5 => \fifo_data_in_reg[9]_1\,
      O => \fifo_data_in[9]_i_3_n_0\
    );
\fifo_data_in[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_out_p\(9),
      I1 => data_out_O(9),
      I2 => zcheck_global_channel(1),
      I3 => data_out_N(9),
      I4 => zcheck_global_channel(0),
      I5 => data_out_M(9),
      O => \fifo_data_in[9]_i_6_n_0\
    );
\fifo_data_in_reg[0]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \fifo_data_in_reg[0]_i_4_n_0\,
      I1 => \fifo_data_in_reg[0]_i_5_n_0\,
      O => \fifo_data_in_reg[0]_i_2_n_0\,
      S => \fifo_data_in_reg[15]_2\
    );
\fifo_data_in_reg[0]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \fifo_data_in[0]_i_10_n_0\,
      I1 => \fifo_data_in[0]_i_11_n_0\,
      O => \fifo_data_in_reg[0]_i_4_n_0\,
      S => \fifo_data_in_reg[0]_i_2_0\
    );
\fifo_data_in_reg[0]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \fifo_data_in[0]_i_12_n_0\,
      I1 => \fifo_data_in[0]_i_13_n_0\,
      O => \fifo_data_in_reg[0]_i_5_n_0\,
      S => \fifo_data_in_reg[0]_i_2_0\
    );
\fifo_data_in_reg[10]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \fifo_data_in_reg[10]_i_4_n_0\,
      I1 => \fifo_data_in_reg[10]_i_5_n_0\,
      O => \fifo_data_in_reg[10]_i_2_n_0\,
      S => \fifo_data_in_reg[15]_2\
    );
\fifo_data_in_reg[10]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \fifo_data_in[10]_i_10_n_0\,
      I1 => \fifo_data_in[10]_i_11_n_0\,
      O => \fifo_data_in_reg[10]_i_4_n_0\,
      S => \fifo_data_in_reg[0]_i_2_0\
    );
\fifo_data_in_reg[10]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \fifo_data_in[10]_i_12_n_0\,
      I1 => \fifo_data_in[10]_i_13_n_0\,
      O => \fifo_data_in_reg[10]_i_5_n_0\,
      S => \fifo_data_in_reg[0]_i_2_0\
    );
\fifo_data_in_reg[11]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \fifo_data_in_reg[11]_i_4_n_0\,
      I1 => \fifo_data_in_reg[11]_i_5_n_0\,
      O => \fifo_data_in_reg[11]_i_2_n_0\,
      S => \fifo_data_in_reg[15]_2\
    );
\fifo_data_in_reg[11]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \fifo_data_in[11]_i_10_n_0\,
      I1 => \fifo_data_in[11]_i_11_n_0\,
      O => \fifo_data_in_reg[11]_i_4_n_0\,
      S => \fifo_data_in_reg[0]_i_2_0\
    );
\fifo_data_in_reg[11]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \fifo_data_in[11]_i_12_n_0\,
      I1 => \fifo_data_in[11]_i_13_n_0\,
      O => \fifo_data_in_reg[11]_i_5_n_0\,
      S => \fifo_data_in_reg[0]_i_2_0\
    );
\fifo_data_in_reg[12]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \fifo_data_in_reg[12]_i_4_n_0\,
      I1 => \fifo_data_in_reg[12]_i_5_n_0\,
      O => \fifo_data_in_reg[12]_i_2_n_0\,
      S => \fifo_data_in_reg[15]_2\
    );
\fifo_data_in_reg[12]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \fifo_data_in[12]_i_10_n_0\,
      I1 => \fifo_data_in[12]_i_11_n_0\,
      O => \fifo_data_in_reg[12]_i_4_n_0\,
      S => \fifo_data_in_reg[0]_i_2_0\
    );
\fifo_data_in_reg[12]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \fifo_data_in[12]_i_12_n_0\,
      I1 => \fifo_data_in[12]_i_13_n_0\,
      O => \fifo_data_in_reg[12]_i_5_n_0\,
      S => \fifo_data_in_reg[0]_i_2_0\
    );
\fifo_data_in_reg[13]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \fifo_data_in_reg[13]_i_4_n_0\,
      I1 => \fifo_data_in_reg[13]_i_5_n_0\,
      O => \fifo_data_in_reg[13]_i_2_n_0\,
      S => \fifo_data_in_reg[15]_2\
    );
\fifo_data_in_reg[13]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \fifo_data_in[13]_i_10_n_0\,
      I1 => \fifo_data_in[13]_i_11_n_0\,
      O => \fifo_data_in_reg[13]_i_4_n_0\,
      S => \fifo_data_in_reg[0]_i_2_0\
    );
\fifo_data_in_reg[13]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \fifo_data_in[13]_i_12_n_0\,
      I1 => \fifo_data_in[13]_i_13_n_0\,
      O => \fifo_data_in_reg[13]_i_5_n_0\,
      S => \fifo_data_in_reg[0]_i_2_0\
    );
\fifo_data_in_reg[14]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \fifo_data_in_reg[14]_i_4_n_0\,
      I1 => \fifo_data_in_reg[14]_i_5_n_0\,
      O => \fifo_data_in_reg[14]_i_2_n_0\,
      S => \fifo_data_in_reg[15]_2\
    );
\fifo_data_in_reg[14]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \fifo_data_in[14]_i_10_n_0\,
      I1 => \fifo_data_in[14]_i_11_n_0\,
      O => \fifo_data_in_reg[14]_i_4_n_0\,
      S => \fifo_data_in_reg[0]_i_2_0\
    );
\fifo_data_in_reg[14]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \fifo_data_in[14]_i_12_n_0\,
      I1 => \fifo_data_in[14]_i_13_n_0\,
      O => \fifo_data_in_reg[14]_i_5_n_0\,
      S => \fifo_data_in_reg[0]_i_2_0\
    );
\fifo_data_in_reg[15]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \fifo_data_in_reg[15]_i_6_n_0\,
      I1 => \fifo_data_in_reg[15]_i_7_n_0\,
      O => \fifo_data_in_reg[15]_i_4_n_0\,
      S => \fifo_data_in_reg[15]_2\
    );
\fifo_data_in_reg[15]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \fifo_data_in[15]_i_12_n_0\,
      I1 => \fifo_data_in[15]_i_13_n_0\,
      O => \fifo_data_in_reg[15]_i_6_n_0\,
      S => \fifo_data_in_reg[0]_i_2_0\
    );
\fifo_data_in_reg[15]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \fifo_data_in[15]_i_14_n_0\,
      I1 => \fifo_data_in[15]_i_15_n_0\,
      O => \fifo_data_in_reg[15]_i_7_n_0\,
      S => \fifo_data_in_reg[0]_i_2_0\
    );
\fifo_data_in_reg[1]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \fifo_data_in_reg[1]_i_4_n_0\,
      I1 => \fifo_data_in_reg[1]_i_5_n_0\,
      O => \fifo_data_in_reg[1]_i_2_n_0\,
      S => \fifo_data_in_reg[15]_2\
    );
\fifo_data_in_reg[1]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \fifo_data_in[1]_i_10_n_0\,
      I1 => \fifo_data_in[1]_i_11_n_0\,
      O => \fifo_data_in_reg[1]_i_4_n_0\,
      S => \fifo_data_in_reg[0]_i_2_0\
    );
\fifo_data_in_reg[1]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \fifo_data_in[1]_i_12_n_0\,
      I1 => \fifo_data_in[1]_i_13_n_0\,
      O => \fifo_data_in_reg[1]_i_5_n_0\,
      S => \fifo_data_in_reg[0]_i_2_0\
    );
\fifo_data_in_reg[2]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \fifo_data_in_reg[2]_i_4_n_0\,
      I1 => \fifo_data_in_reg[2]_i_5_n_0\,
      O => \fifo_data_in_reg[2]_i_2_n_0\,
      S => \fifo_data_in_reg[15]_2\
    );
\fifo_data_in_reg[2]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \fifo_data_in[2]_i_10_n_0\,
      I1 => \fifo_data_in[2]_i_11_n_0\,
      O => \fifo_data_in_reg[2]_i_4_n_0\,
      S => \fifo_data_in_reg[0]_i_2_0\
    );
\fifo_data_in_reg[2]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \fifo_data_in[2]_i_12_n_0\,
      I1 => \fifo_data_in[2]_i_13_n_0\,
      O => \fifo_data_in_reg[2]_i_5_n_0\,
      S => \fifo_data_in_reg[0]_i_2_0\
    );
\fifo_data_in_reg[3]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \fifo_data_in_reg[3]_i_4_n_0\,
      I1 => \fifo_data_in_reg[3]_i_5_n_0\,
      O => \fifo_data_in_reg[3]_i_2_n_0\,
      S => \fifo_data_in_reg[15]_2\
    );
\fifo_data_in_reg[3]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \fifo_data_in[3]_i_10_n_0\,
      I1 => \fifo_data_in[3]_i_11_n_0\,
      O => \fifo_data_in_reg[3]_i_4_n_0\,
      S => \fifo_data_in_reg[0]_i_2_0\
    );
\fifo_data_in_reg[3]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \fifo_data_in[3]_i_12_n_0\,
      I1 => \fifo_data_in[3]_i_13_n_0\,
      O => \fifo_data_in_reg[3]_i_5_n_0\,
      S => \fifo_data_in_reg[0]_i_2_0\
    );
\fifo_data_in_reg[4]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \fifo_data_in_reg[4]_i_4_n_0\,
      I1 => \fifo_data_in_reg[4]_i_5_n_0\,
      O => \fifo_data_in_reg[4]_i_2_n_0\,
      S => \fifo_data_in_reg[15]_2\
    );
\fifo_data_in_reg[4]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \fifo_data_in[4]_i_10_n_0\,
      I1 => \fifo_data_in[4]_i_11_n_0\,
      O => \fifo_data_in_reg[4]_i_4_n_0\,
      S => \fifo_data_in_reg[0]_i_2_0\
    );
\fifo_data_in_reg[4]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \fifo_data_in[4]_i_12_n_0\,
      I1 => \fifo_data_in[4]_i_13_n_0\,
      O => \fifo_data_in_reg[4]_i_5_n_0\,
      S => \fifo_data_in_reg[0]_i_2_0\
    );
\fifo_data_in_reg[5]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \fifo_data_in_reg[5]_i_4_n_0\,
      I1 => \fifo_data_in_reg[5]_i_5_n_0\,
      O => \fifo_data_in_reg[5]_i_2_n_0\,
      S => \fifo_data_in_reg[15]_2\
    );
\fifo_data_in_reg[5]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \fifo_data_in[5]_i_10_n_0\,
      I1 => \fifo_data_in[5]_i_11_n_0\,
      O => \fifo_data_in_reg[5]_i_4_n_0\,
      S => \fifo_data_in_reg[0]_i_2_0\
    );
\fifo_data_in_reg[5]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \fifo_data_in[5]_i_12_n_0\,
      I1 => \fifo_data_in[5]_i_13_n_0\,
      O => \fifo_data_in_reg[5]_i_5_n_0\,
      S => \fifo_data_in_reg[0]_i_2_0\
    );
\fifo_data_in_reg[6]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \fifo_data_in_reg[6]_i_4_n_0\,
      I1 => \fifo_data_in_reg[6]_i_5_n_0\,
      O => \fifo_data_in_reg[6]_i_2_n_0\,
      S => \fifo_data_in_reg[15]_2\
    );
\fifo_data_in_reg[6]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \fifo_data_in[6]_i_10_n_0\,
      I1 => \fifo_data_in[6]_i_11_n_0\,
      O => \fifo_data_in_reg[6]_i_4_n_0\,
      S => \fifo_data_in_reg[0]_i_2_0\
    );
\fifo_data_in_reg[6]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \fifo_data_in[6]_i_12_n_0\,
      I1 => \fifo_data_in[6]_i_13_n_0\,
      O => \fifo_data_in_reg[6]_i_5_n_0\,
      S => \fifo_data_in_reg[0]_i_2_0\
    );
\fifo_data_in_reg[7]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \fifo_data_in_reg[7]_i_4_n_0\,
      I1 => \fifo_data_in_reg[7]_i_5_n_0\,
      O => \fifo_data_in_reg[7]_i_2_n_0\,
      S => \fifo_data_in_reg[15]_2\
    );
\fifo_data_in_reg[7]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \fifo_data_in[7]_i_10_n_0\,
      I1 => \fifo_data_in[7]_i_11_n_0\,
      O => \fifo_data_in_reg[7]_i_4_n_0\,
      S => \fifo_data_in_reg[0]_i_2_0\
    );
\fifo_data_in_reg[7]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \fifo_data_in[7]_i_12_n_0\,
      I1 => \fifo_data_in[7]_i_13_n_0\,
      O => \fifo_data_in_reg[7]_i_5_n_0\,
      S => \fifo_data_in_reg[0]_i_2_0\
    );
\fifo_data_in_reg[8]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \fifo_data_in_reg[8]_i_4_n_0\,
      I1 => \fifo_data_in_reg[8]_i_5_n_0\,
      O => \fifo_data_in_reg[8]_i_2_n_0\,
      S => \fifo_data_in_reg[15]_2\
    );
\fifo_data_in_reg[8]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \fifo_data_in[8]_i_10_n_0\,
      I1 => \fifo_data_in[8]_i_11_n_0\,
      O => \fifo_data_in_reg[8]_i_4_n_0\,
      S => \fifo_data_in_reg[0]_i_2_0\
    );
\fifo_data_in_reg[8]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \fifo_data_in[8]_i_12_n_0\,
      I1 => \fifo_data_in[8]_i_13_n_0\,
      O => \fifo_data_in_reg[8]_i_5_n_0\,
      S => \fifo_data_in_reg[0]_i_2_0\
    );
\fifo_data_in_reg[9]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \fifo_data_in_reg[9]_i_4_n_0\,
      I1 => \fifo_data_in_reg[9]_i_5_n_0\,
      O => \fifo_data_in_reg[9]_i_2_n_0\,
      S => \fifo_data_in_reg[15]_2\
    );
\fifo_data_in_reg[9]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \fifo_data_in[9]_i_10_n_0\,
      I1 => \fifo_data_in[9]_i_11_n_0\,
      O => \fifo_data_in_reg[9]_i_4_n_0\,
      S => \fifo_data_in_reg[0]_i_2_0\
    );
\fifo_data_in_reg[9]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \fifo_data_in[9]_i_12_n_0\,
      I1 => \fifo_data_in[9]_i_13_n_0\,
      O => \fifo_data_in_reg[9]_i_5_n_0\,
      S => \fifo_data_in_reg[0]_i_2_0\
    );
\padding_counter[0]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \padding_counter[4]_i_2__13_n_0\,
      I1 => \padding_counter_reg_n_0_[0]\,
      O => \padding_counter[0]_i_1__14_n_0\
    );
\padding_counter[1]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \padding_counter[4]_i_2__13_n_0\,
      I1 => \padding_counter_reg_n_0_[1]\,
      I2 => \padding_counter_reg_n_0_[0]\,
      O => \padding_counter[1]_i_1__14_n_0\
    );
\padding_counter[2]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A802"
    )
        port map (
      I0 => \padding_counter[4]_i_2__13_n_0\,
      I1 => \padding_counter_reg_n_0_[0]\,
      I2 => \padding_counter_reg_n_0_[1]\,
      I3 => \padding_counter_reg_n_0_[2]\,
      O => \padding_counter[2]_i_1__14_n_0\
    );
\padding_counter[3]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDDDD7"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[2]_1\(0),
      I1 => \padding_counter_reg_n_0_[3]\,
      I2 => \padding_counter_reg_n_0_[0]\,
      I3 => \padding_counter_reg_n_0_[1]\,
      I4 => \padding_counter_reg_n_0_[2]\,
      O => \padding_counter[3]_i_1__14_n_0\
    );
\padding_counter[4]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000002"
    )
        port map (
      I0 => \padding_counter[4]_i_2__13_n_0\,
      I1 => \padding_counter_reg_n_0_[3]\,
      I2 => \padding_counter_reg_n_0_[0]\,
      I3 => \padding_counter_reg_n_0_[1]\,
      I4 => \padding_counter_reg_n_0_[2]\,
      I5 => \padding_counter_reg_n_0_[4]\,
      O => \padding_counter[4]_i_1__14_n_0\
    );
\padding_counter[4]_i_2__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[2]_1\(2),
      I1 => \padding_counter_reg_n_0_[6]\,
      I2 => \FSM_sequential_state[1]_i_2__13_n_0\,
      I3 => \^fsm_sequential_state_reg[2]_1\(0),
      O => \padding_counter[4]_i_2__13_n_0\
    );
\padding_counter[5]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A008"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[2]_1\(0),
      I1 => \padding_counter_reg_n_0_[6]\,
      I2 => \padding_counter[5]_i_2__14_n_0\,
      I3 => \padding_counter_reg_n_0_[5]\,
      O => \padding_counter[5]_i_1__14_n_0\
    );
\padding_counter[5]_i_2__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \padding_counter_reg_n_0_[4]\,
      I1 => \padding_counter_reg_n_0_[2]\,
      I2 => \padding_counter_reg_n_0_[1]\,
      I3 => \padding_counter_reg_n_0_[0]\,
      I4 => \padding_counter_reg_n_0_[3]\,
      O => \padding_counter[5]_i_2__14_n_0\
    );
\padding_counter[6]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[2]_1\(2),
      I1 => \^fsm_sequential_state_reg[2]_1\(0),
      I2 => \^fsm_sequential_state_reg[2]_1\(1),
      O => \padding_counter[6]_i_1__13_n_0\
    );
\padding_counter[6]_i_2__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[2]_1\(0),
      I1 => \FSM_sequential_state[1]_i_2__13_n_0\,
      I2 => \padding_counter_reg_n_0_[6]\,
      O => \padding_counter[6]_i_2__13_n_0\
    );
\padding_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__13_n_0\,
      D => \padding_counter[0]_i_1__14_n_0\,
      Q => \padding_counter_reg_n_0_[0]\,
      R => SS(0)
    );
\padding_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__13_n_0\,
      D => \padding_counter[1]_i_1__14_n_0\,
      Q => \padding_counter_reg_n_0_[1]\,
      R => SS(0)
    );
\padding_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__13_n_0\,
      D => \padding_counter[2]_i_1__14_n_0\,
      Q => \padding_counter_reg_n_0_[2]\,
      R => SS(0)
    );
\padding_counter_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__13_n_0\,
      D => \padding_counter[3]_i_1__14_n_0\,
      Q => \padding_counter_reg_n_0_[3]\,
      S => SS(0)
    );
\padding_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__13_n_0\,
      D => \padding_counter[4]_i_1__14_n_0\,
      Q => \padding_counter_reg_n_0_[4]\,
      R => SS(0)
    );
\padding_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__13_n_0\,
      D => \padding_counter[5]_i_1__14_n_0\,
      Q => \padding_counter_reg_n_0_[5]\,
      R => SS(0)
    );
\padding_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__13_n_0\,
      D => \padding_counter[6]_i_2__13_n_0\,
      Q => \padding_counter_reg_n_0_[6]\,
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cable_delay_tester_rhs_256_0_0_rhs_spi_master_2 is
  port (
    \FSM_sequential_state_reg[2]_0\ : out STD_LOGIC;
    \data_out_reg[31]_0\ : out STD_LOGIC;
    data_out_D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_out_reg[30]_0\ : out STD_LOGIC;
    \data_out_reg[29]_0\ : out STD_LOGIC;
    \data_out_reg[28]_0\ : out STD_LOGIC;
    \data_out_reg[27]_0\ : out STD_LOGIC;
    \data_out_reg[26]_0\ : out STD_LOGIC;
    \data_out_reg[25]_0\ : out STD_LOGIC;
    \data_out_reg[24]_0\ : out STD_LOGIC;
    \data_out_reg[23]_0\ : out STD_LOGIC;
    \data_out_reg[22]_0\ : out STD_LOGIC;
    \data_out_reg[21]_0\ : out STD_LOGIC;
    \data_out_reg[20]_0\ : out STD_LOGIC;
    \data_out_reg[19]_0\ : out STD_LOGIC;
    \data_out_reg[18]_0\ : out STD_LOGIC;
    \data_out_reg[17]_0\ : out STD_LOGIC;
    \data_out_reg[16]_0\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_0\ : out STD_LOGIC;
    MOSI_D : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state[14]_i_6\ : in STD_LOGIC;
    \FSM_onehot_state[14]_i_6_0\ : in STD_LOGIC;
    data_out_C : in STD_LOGIC_VECTOR ( 15 downto 0 );
    zcheck_global_channel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data_out_B : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_out_A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    oversample_offset_D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    MOSI_reg_0 : in STD_LOGIC_VECTOR ( 22 downto 0 );
    \MOSI_reg_i_9__1_0\ : in STD_LOGIC;
    \MOSI_reg_i_7__1_0\ : in STD_LOGIC;
    \MOSI_reg_i_7__1_1\ : in STD_LOGIC;
    \MOSI_reg_i_7__1_2\ : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_0\ : in STD_LOGIC;
    MISO_D : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cable_delay_tester_rhs_256_0_0_rhs_spi_master_2 : entity is "rhs_spi_master";
end cable_delay_tester_rhs_256_0_0_rhs_spi_master_2;

architecture STRUCTURE of cable_delay_tester_rhs_256_0_0_rhs_spi_master_2 is
  signal \FSM_sequential_state[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_3__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_4__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_3__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_4__2_n_0\ : STD_LOGIC;
  signal \^mosi_d\ : STD_LOGIC;
  signal \MOSI_i_10__2_n_0\ : STD_LOGIC;
  signal \MOSI_i_11__2_n_0\ : STD_LOGIC;
  signal \MOSI_i_12__2_n_0\ : STD_LOGIC;
  signal \MOSI_i_13__2_n_0\ : STD_LOGIC;
  signal \MOSI_i_14__2_n_0\ : STD_LOGIC;
  signal \MOSI_i_15__2_n_0\ : STD_LOGIC;
  signal \MOSI_i_16__2_n_0\ : STD_LOGIC;
  signal \MOSI_i_17__2_n_0\ : STD_LOGIC;
  signal \MOSI_i_18__2_n_0\ : STD_LOGIC;
  signal \MOSI_i_19__2_n_0\ : STD_LOGIC;
  signal \MOSI_i_1__2_n_0\ : STD_LOGIC;
  signal \MOSI_i_2__2_n_0\ : STD_LOGIC;
  signal \MOSI_i_3__2_n_0\ : STD_LOGIC;
  signal \MOSI_i_4__2_n_0\ : STD_LOGIC;
  signal \MOSI_i_5__2_n_0\ : STD_LOGIC;
  signal \MOSI_i_6__2_n_0\ : STD_LOGIC;
  signal \MOSI_reg_i_7__1_n_0\ : STD_LOGIC;
  signal \MOSI_reg_i_8__1_n_0\ : STD_LOGIC;
  signal \MOSI_reg_i_9__1_n_0\ : STD_LOGIC;
  signal clk_counter : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \clk_counter[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \clk_counter[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \clk_counter[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \clk_counter[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \clk_counter[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \clk_counter[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \clk_counter[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \clk_counter[5]_i_2__2_n_0\ : STD_LOGIC;
  signal \clk_counter[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \clk_counter[6]_i_3__1_n_0\ : STD_LOGIC;
  signal \clk_counter[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \clk_counter[7]_i_2__2_n_0\ : STD_LOGIC;
  signal \clk_counter[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \clk_counter[8]_i_2__2_n_0\ : STD_LOGIC;
  signal \clk_counter[8]_i_3__2_n_0\ : STD_LOGIC;
  signal \clk_counter[8]_i_4__1_n_0\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[8]\ : STD_LOGIC;
  signal data_out10 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal data_out1_in : STD_LOGIC_VECTOR ( 31 to 31 );
  signal data_out2 : STD_LOGIC;
  signal data_out3 : STD_LOGIC;
  signal \data_out[16]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_out[17]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_out[18]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_out[19]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_out[20]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_out[21]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_out[22]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_out[23]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_out[23]_i_2__2_n_0\ : STD_LOGIC;
  signal \data_out[24]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_out[24]_i_2__2_n_0\ : STD_LOGIC;
  signal \data_out[25]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_out[25]_i_2__2_n_0\ : STD_LOGIC;
  signal \data_out[26]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_out[26]_i_2__2_n_0\ : STD_LOGIC;
  signal \data_out[27]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_out[27]_i_2__2_n_0\ : STD_LOGIC;
  signal \data_out[27]_i_3__2_n_0\ : STD_LOGIC;
  signal \data_out[28]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_out[28]_i_2__2_n_0\ : STD_LOGIC;
  signal \data_out[29]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_out[29]_i_2__2_n_0\ : STD_LOGIC;
  signal \data_out[30]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_out[30]_i_2__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_100__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_101__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_103__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_104__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_105__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_106__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_107__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_10__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_11__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_12__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_13__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_14__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_15__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_16__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_17__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_18__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_19__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_20__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_21__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_22__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_23__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_24__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_25__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_26__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_28__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_29__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_30__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_31__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_32__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_33__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_36__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_37__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_38__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_39__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_3__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_40__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_41__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_42__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_43__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_44__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_45__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_46__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_47__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_48__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_49__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_4__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_50__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_51__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_52__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_53__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_54__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_55__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_57__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_58__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_59__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_5__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_60__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_61__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_62__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_63__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_64__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_68__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_69__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_70__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_71__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_72__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_73__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_74__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_75__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_76__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_77__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_78__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_79__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_80__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_81__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_82__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_83__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_84__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_85__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_86__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_87__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_88__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_89__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_8__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_90__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_91__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_92__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_93__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_94__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_95__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_96__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_97__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_98__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_99__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_9__2_n_0\ : STD_LOGIC;
  signal \^data_out_d\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \data_out_reg[31]_i_27__1_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_27__1_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_34__1_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_34__1_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_34__1_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_34__1_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__1_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__1_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__1_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__1_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__1_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__1_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__1_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__1_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__1_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__1_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__1_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__1_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__1_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__1_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__1_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__2_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__2_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__2_n_10\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__2_n_11\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__2_n_12\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__2_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__2_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__2_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__2_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__2_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__2_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__2_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__2_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__2_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__2_n_8\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__2_n_9\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__2_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__2_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__2_n_10\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__2_n_11\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__2_n_12\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__2_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__2_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__2_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__2_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__2_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__2_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__2_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__2_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__2_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__2_n_8\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__2_n_9\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__2_n_12\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__2_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__2_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__2_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__2_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__2_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__2_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__2_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__1_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__1_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__1_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__1_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__1_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__1_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__1_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__1_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__1_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__1_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__1_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__2_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__2_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__2_n_10\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__2_n_11\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__2_n_12\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__2_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__2_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__2_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__2_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__2_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__2_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__2_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__2_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__2_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__2_n_8\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__2_n_9\ : STD_LOGIC;
  signal \done_cs_hold_counter[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[5]_i_2__2_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \padding_counter[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \padding_counter[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \padding_counter[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \padding_counter[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \padding_counter[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \padding_counter[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \padding_counter[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \padding_counter[5]_i_2__2_n_0\ : STD_LOGIC;
  signal \padding_counter[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \padding_counter[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \state__1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_data_out_reg[31]_i_27__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_data_out_reg[31]_i_27__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_data_out_reg[31]_i_34__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_data_out_reg[31]_i_34__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_data_out_reg[31]_i_35__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_data_out_reg[31]_i_56__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_data_out_reg[31]_i_67__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_data_out_reg[31]_i_67__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[16]_i_4\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_3__2\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__2\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_2__2\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_4__2\ : label is "soft_lutpair85";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "PRE_BUSY:001,BUSY:010,POST_BUSY:011,DONE:100,READY:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "PRE_BUSY:001,BUSY:010,POST_BUSY:011,DONE:100,READY:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[2]\ : label is "PRE_BUSY:001,BUSY:010,POST_BUSY:011,DONE:100,READY:000";
  attribute SOFT_HLUTNM of \MOSI_i_11__2\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \MOSI_i_18__2\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \MOSI_i_3__2\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \clk_counter[1]_i_1__2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \clk_counter[2]_i_1__2\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \clk_counter[3]_i_1__2\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \clk_counter[4]_i_1__2\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \clk_counter[4]_i_2__2\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \clk_counter[6]_i_1__2\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \clk_counter[6]_i_3__1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \clk_counter[7]_i_1__2\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \clk_counter[7]_i_2__2\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \clk_counter[8]_i_2__2\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \clk_counter[8]_i_3__2\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \clk_counter[8]_i_4__1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \data_out[23]_i_2__2\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \data_out[24]_i_2__2\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \data_out[25]_i_2__2\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \data_out[26]_i_2__2\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \data_out[27]_i_2__2\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \data_out[28]_i_2__2\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \data_out[29]_i_2__2\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \data_out[30]_i_2__2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \data_out[31]_i_107__2\ : label is "soft_lutpair72";
  attribute HLUTNM : string;
  attribute HLUTNM of \data_out[31]_i_11__1\ : label is "lutpair2";
  attribute HLUTNM of \data_out[31]_i_19__2\ : label is "lutpair2";
  attribute SOFT_HLUTNM of \data_out[31]_i_2__2\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \data_out[31]_i_3__2\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \data_out[31]_i_4__2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \data_out[31]_i_5__2\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \data_out[31]_i_69__2\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \data_out[31]_i_70__2\ : label is "soft_lutpair78";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \data_out_reg[31]_i_34__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \data_out_reg[31]_i_35__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \data_out_reg[31]_i_56__1\ : label is 11;
  attribute SOFT_HLUTNM of \done_cs_hold_counter[0]_i_1__2\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[1]_i_1__2\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[2]_i_1__2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[3]_i_1__2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[3]_i_2__2\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[6]_i_2__1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \padding_counter[1]_i_1__2\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \padding_counter[2]_i_1__2\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \padding_counter[4]_i_2__1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \padding_counter[5]_i_1__2\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \padding_counter[6]_i_2__1\ : label is "soft_lutpair88";
begin
  MOSI_D <= \^mosi_d\;
  data_out_D(15 downto 0) <= \^data_out_d\(15 downto 0);
ClockDivideByEight: entity work.cable_delay_tester_rhs_256_0_0_clock_divider_26
     port map (
      Q(2 downto 0) => \state__0\(2 downto 0),
      clk => clk,
      \counter[0]_i_3__2_0\(3) => \clk_counter_reg_n_0_[8]\,
      \counter[0]_i_3__2_0\(2) => \clk_counter_reg_n_0_[7]\,
      \counter[0]_i_3__2_0\(1) => \clk_counter_reg_n_0_[6]\,
      \counter[0]_i_3__2_0\(0) => \clk_counter_reg_n_0_[5]\
    );
\FSM_onehot_state[14]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \done_cs_hold_counter[6]_i_1__1_n_0\,
      I1 => \state__0\(2),
      I2 => E(0),
      I3 => Q(0),
      I4 => \FSM_onehot_state[14]_i_6\,
      I5 => \FSM_onehot_state[14]_i_6_0\,
      O => \FSM_sequential_state_reg[2]_0\
    );
\FSM_onehot_state[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => \state__0\(2),
      O => \FSM_sequential_state_reg[1]_0\
    );
\FSM_sequential_state[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3322333022220030"
    )
        port map (
      I0 => \FSM_sequential_state[0]_i_2__2_n_0\,
      I1 => \state__0\(2),
      I2 => \FSM_sequential_state_reg[0]_0\,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      I5 => \FSM_sequential_state[0]_i_3__2_n_0\,
      O => \state__1\(0)
    );
\FSM_sequential_state[0]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[6]\,
      I1 => \clk_counter_reg_n_0_[7]\,
      I2 => \clk_counter_reg_n_0_[5]\,
      I3 => \clk_counter_reg_n_0_[8]\,
      I4 => \FSM_sequential_state[0]_i_4__2_n_0\,
      O => \FSM_sequential_state[0]_i_2__2_n_0\
    );
\FSM_sequential_state[0]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \padding_counter_reg_n_0_[6]\,
      I1 => \FSM_sequential_state[1]_i_2__1_n_0\,
      O => \FSM_sequential_state[0]_i_3__2_n_0\
    );
\FSM_sequential_state[0]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[2]\,
      I1 => \clk_counter_reg_n_0_[3]\,
      I2 => \clk_counter_reg_n_0_[4]\,
      I3 => \clk_counter_reg_n_0_[1]\,
      I4 => \clk_counter_reg_n_0_[0]\,
      I5 => \state__0\(0),
      O => \FSM_sequential_state[0]_i_4__2_n_0\
    );
\FSM_sequential_state[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55510004"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(0),
      I2 => \FSM_sequential_state[1]_i_2__1_n_0\,
      I3 => \padding_counter_reg_n_0_[6]\,
      I4 => \state__0\(1),
      O => \FSM_sequential_state[1]_i_1__2_n_0\
    );
\FSM_sequential_state[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \padding_counter_reg_n_0_[5]\,
      I1 => \padding_counter_reg_n_0_[3]\,
      I2 => \padding_counter_reg_n_0_[0]\,
      I3 => \padding_counter_reg_n_0_[1]\,
      I4 => \padding_counter_reg_n_0_[2]\,
      I5 => \padding_counter_reg_n_0_[4]\,
      O => \FSM_sequential_state[1]_i_2__1_n_0\
    );
\FSM_sequential_state[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => \state__0\(2),
      O => \FSM_sequential_state[2]_i_1__2_n_0\
    );
\FSM_sequential_state[2]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEF0EE00"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[6]\,
      I1 => \FSM_sequential_state[2]_i_3__2_n_0\,
      I2 => \state__0\(1),
      I3 => \state__0\(2),
      I4 => \FSM_sequential_state[2]_i_4__2_n_0\,
      O => \state__1\(2)
    );
\FSM_sequential_state[2]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[5]\,
      I1 => \done_cs_hold_counter_reg_n_0_[3]\,
      I2 => \done_cs_hold_counter_reg_n_0_[0]\,
      I3 => \done_cs_hold_counter_reg_n_0_[1]\,
      I4 => \done_cs_hold_counter_reg_n_0_[2]\,
      I5 => \done_cs_hold_counter_reg_n_0_[4]\,
      O => \FSM_sequential_state[2]_i_3__2_n_0\
    );
\FSM_sequential_state[2]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \FSM_sequential_state[1]_i_2__1_n_0\,
      I2 => \padding_counter_reg_n_0_[6]\,
      O => \FSM_sequential_state[2]_i_4__2_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \FSM_sequential_state[2]_i_1__2_n_0\,
      D => \state__1\(0),
      Q => \state__0\(0),
      R => SS(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \FSM_sequential_state[2]_i_1__2_n_0\,
      D => \FSM_sequential_state[1]_i_1__2_n_0\,
      Q => \state__0\(1),
      R => SS(0)
    );
\FSM_sequential_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \FSM_sequential_state[2]_i_1__2_n_0\,
      D => \state__1\(2),
      Q => \state__0\(2),
      R => SS(0)
    );
\MOSI_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FFFFFF47FF0000"
    )
        port map (
      I0 => MOSI_reg_0(19),
      I1 => \clk_counter[4]_i_2__2_n_0\,
      I2 => MOSI_reg_0(20),
      I3 => \MOSI_i_18__2_n_0\,
      I4 => \clk_counter[5]_i_2__2_n_0\,
      I5 => \MOSI_i_19__2_n_0\,
      O => \MOSI_i_10__2_n_0\
    );
\MOSI_i_11__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[3]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[2]\,
      O => \MOSI_i_11__2_n_0\
    );
\MOSI_i_12__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => MOSI_reg_0(11),
      I1 => \MOSI_reg_i_7__1_0\,
      I2 => \clk_counter[4]_i_2__2_n_0\,
      I3 => \MOSI_reg_i_7__1_1\,
      I4 => \MOSI_i_18__2_n_0\,
      I5 => \MOSI_reg_i_7__1_2\,
      O => \MOSI_i_12__2_n_0\
    );
\MOSI_i_13__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => MOSI_reg_0(7),
      I1 => MOSI_reg_0(8),
      I2 => \clk_counter[4]_i_2__2_n_0\,
      I3 => MOSI_reg_0(9),
      I4 => \MOSI_i_18__2_n_0\,
      I5 => MOSI_reg_0(10),
      O => \MOSI_i_13__2_n_0\
    );
\MOSI_i_14__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => MOSI_reg_0(3),
      I1 => MOSI_reg_0(4),
      I2 => \clk_counter[4]_i_2__2_n_0\,
      I3 => MOSI_reg_0(5),
      I4 => \MOSI_i_18__2_n_0\,
      I5 => MOSI_reg_0(6),
      O => \MOSI_i_14__2_n_0\
    );
\MOSI_i_15__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => MOSI_reg_0(22),
      I1 => MOSI_reg_0(0),
      I2 => \clk_counter[4]_i_2__2_n_0\,
      I3 => MOSI_reg_0(1),
      I4 => \MOSI_i_18__2_n_0\,
      I5 => MOSI_reg_0(2),
      O => \MOSI_i_15__2_n_0\
    );
\MOSI_i_16__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => MOSI_reg_0(15),
      I1 => MOSI_reg_0(16),
      I2 => \clk_counter[4]_i_2__2_n_0\,
      I3 => MOSI_reg_0(17),
      I4 => \MOSI_i_11__2_n_0\,
      I5 => MOSI_reg_0(18),
      O => \MOSI_i_16__2_n_0\
    );
\MOSI_i_17__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \MOSI_reg_i_9__1_0\,
      I1 => MOSI_reg_0(12),
      I2 => \clk_counter[4]_i_2__2_n_0\,
      I3 => MOSI_reg_0(13),
      I4 => \MOSI_i_11__2_n_0\,
      I5 => MOSI_reg_0(14),
      O => \MOSI_i_17__2_n_0\
    );
\MOSI_i_18__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[2]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => \clk_counter_reg_n_0_[0]\,
      I3 => \clk_counter_reg_n_0_[3]\,
      O => \MOSI_i_18__2_n_0\
    );
\MOSI_i_19__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F700F7F7"
    )
        port map (
      I0 => MOSI_reg_0(20),
      I1 => \MOSI_i_18__2_n_0\,
      I2 => \clk_counter_reg_n_0_[4]\,
      I3 => \clk_counter[4]_i_2__2_n_0\,
      I4 => MOSI_reg_0(21),
      O => \MOSI_i_19__2_n_0\
    );
\MOSI_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBABBAAA88A88AAA"
    )
        port map (
      I0 => \MOSI_i_2__2_n_0\,
      I1 => \MOSI_i_3__2_n_0\,
      I2 => \state__0\(0),
      I3 => \state__0\(2),
      I4 => \state__0\(1),
      I5 => \^mosi_d\,
      O => \MOSI_i_1__2_n_0\
    );
\MOSI_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F004040"
    )
        port map (
      I0 => \MOSI_i_4__2_n_0\,
      I1 => \MOSI_i_5__2_n_0\,
      I2 => \state__0\(1),
      I3 => MOSI_reg_0(22),
      I4 => \state__0\(0),
      I5 => \state__0\(2),
      O => \MOSI_i_2__2_n_0\
    );
\MOSI_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \MOSI_i_6__2_n_0\,
      I1 => \state__0\(2),
      I2 => \clk_counter_reg_n_0_[2]\,
      I3 => \clk_counter_reg_n_0_[1]\,
      I4 => \clk_counter_reg_n_0_[0]\,
      O => \MOSI_i_3__2_n_0\
    );
\MOSI_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202100252521552"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[7]\,
      I1 => \MOSI_reg_i_7__1_n_0\,
      I2 => \clk_counter_reg_n_0_[6]\,
      I3 => \clk_counter_reg_n_0_[5]\,
      I4 => \clk_counter[8]_i_4__1_n_0\,
      I5 => \MOSI_reg_i_8__1_n_0\,
      O => \MOSI_i_4__2_n_0\
    );
\MOSI_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"771777D7CCFCFFFF"
    )
        port map (
      I0 => \MOSI_reg_i_9__1_n_0\,
      I1 => \clk_counter_reg_n_0_[6]\,
      I2 => \clk_counter_reg_n_0_[5]\,
      I3 => \clk_counter[8]_i_4__1_n_0\,
      I4 => \MOSI_i_10__2_n_0\,
      I5 => \clk_counter_reg_n_0_[7]\,
      O => \MOSI_i_5__2_n_0\
    );
\MOSI_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFDFFFDFDFDF"
    )
        port map (
      I0 => \clk_counter[6]_i_2__2_n_0\,
      I1 => \clk_counter[7]_i_2__2_n_0\,
      I2 => \clk_counter[8]_i_3__2_n_0\,
      I3 => \clk_counter[5]_i_2__2_n_0\,
      I4 => \MOSI_i_11__2_n_0\,
      I5 => \clk_counter_reg_n_0_[4]\,
      O => \MOSI_i_6__2_n_0\
    );
MOSI_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \MOSI_i_1__2_n_0\,
      Q => \^mosi_d\,
      R => SS(0)
    );
\MOSI_reg_i_7__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \MOSI_i_12__2_n_0\,
      I1 => \MOSI_i_13__2_n_0\,
      O => \MOSI_reg_i_7__1_n_0\,
      S => \clk_counter[5]_i_2__2_n_0\
    );
\MOSI_reg_i_8__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \MOSI_i_14__2_n_0\,
      I1 => \MOSI_i_15__2_n_0\,
      O => \MOSI_reg_i_8__1_n_0\,
      S => \clk_counter[5]_i_2__2_n_0\
    );
\MOSI_reg_i_9__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \MOSI_i_16__2_n_0\,
      I1 => \MOSI_i_17__2_n_0\,
      O => \MOSI_reg_i_9__1_n_0\,
      S => \clk_counter[5]_i_2__2_n_0\
    );
\clk_counter[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \clk_counter_reg_n_0_[0]\,
      O => \clk_counter[0]_i_1__2_n_0\
    );
\clk_counter[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[1]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \state__0\(1),
      O => \clk_counter[1]_i_1__2_n_0\
    );
\clk_counter[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DDD7"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \clk_counter_reg_n_0_[2]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[0]\,
      O => \clk_counter[2]_i_1__2_n_0\
    );
\clk_counter[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA9FFFF"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[3]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[2]\,
      I4 => \state__0\(1),
      O => \clk_counter[3]_i_1__2_n_0\
    );
\clk_counter[4]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \clk_counter[4]_i_2__2_n_0\,
      O => \clk_counter[4]_i_1__2_n_0\
    );
\clk_counter[4]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[4]\,
      I1 => \clk_counter_reg_n_0_[2]\,
      I2 => \clk_counter_reg_n_0_[3]\,
      I3 => \clk_counter_reg_n_0_[0]\,
      I4 => \clk_counter_reg_n_0_[1]\,
      O => \clk_counter[4]_i_2__2_n_0\
    );
\clk_counter[5]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \clk_counter[5]_i_2__2_n_0\,
      I1 => \state__0\(1),
      O => \clk_counter[5]_i_1__2_n_0\
    );
\clk_counter[5]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[5]\,
      I1 => \clk_counter_reg_n_0_[4]\,
      I2 => \clk_counter_reg_n_0_[3]\,
      I3 => \clk_counter_reg_n_0_[2]\,
      I4 => \clk_counter_reg_n_0_[0]\,
      I5 => \clk_counter_reg_n_0_[1]\,
      O => \clk_counter[5]_i_2__2_n_0\
    );
\clk_counter[6]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \clk_counter[6]_i_2__2_n_0\,
      O => clk_counter(6)
    );
\clk_counter[6]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[6]\,
      I1 => \clk_counter_reg_n_0_[5]\,
      I2 => \clk_counter[6]_i_3__1_n_0\,
      I3 => \clk_counter_reg_n_0_[2]\,
      I4 => \clk_counter_reg_n_0_[3]\,
      I5 => \clk_counter_reg_n_0_[4]\,
      O => \clk_counter[6]_i_2__2_n_0\
    );
\clk_counter[6]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[0]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      O => \clk_counter[6]_i_3__1_n_0\
    );
\clk_counter[7]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \clk_counter[7]_i_2__2_n_0\,
      I1 => \state__0\(1),
      O => \clk_counter[7]_i_1__2_n_0\
    );
\clk_counter[7]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA9A"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[7]\,
      I1 => \clk_counter_reg_n_0_[6]\,
      I2 => \clk_counter[8]_i_4__1_n_0\,
      I3 => \clk_counter_reg_n_0_[5]\,
      O => \clk_counter[7]_i_2__2_n_0\
    );
\clk_counter[8]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(0),
      O => \clk_counter[8]_i_1__2_n_0\
    );
\clk_counter[8]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \clk_counter[8]_i_3__2_n_0\,
      O => \clk_counter[8]_i_2__2_n_0\
    );
\clk_counter[8]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002FFFD"
    )
        port map (
      I0 => \clk_counter[8]_i_4__1_n_0\,
      I1 => \clk_counter_reg_n_0_[6]\,
      I2 => \clk_counter_reg_n_0_[7]\,
      I3 => \clk_counter_reg_n_0_[5]\,
      I4 => \clk_counter_reg_n_0_[8]\,
      O => \clk_counter[8]_i_3__2_n_0\
    );
\clk_counter[8]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[1]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[2]\,
      I3 => \clk_counter_reg_n_0_[3]\,
      I4 => \clk_counter_reg_n_0_[4]\,
      O => \clk_counter[8]_i_4__1_n_0\
    );
\clk_counter_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__2_n_0\,
      D => \clk_counter[0]_i_1__2_n_0\,
      Q => \clk_counter_reg_n_0_[0]\,
      S => SS(0)
    );
\clk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__2_n_0\,
      D => \clk_counter[1]_i_1__2_n_0\,
      Q => \clk_counter_reg_n_0_[1]\,
      R => SS(0)
    );
\clk_counter_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__2_n_0\,
      D => \clk_counter[2]_i_1__2_n_0\,
      Q => \clk_counter_reg_n_0_[2]\,
      S => SS(0)
    );
\clk_counter_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__2_n_0\,
      D => \clk_counter[3]_i_1__2_n_0\,
      Q => \clk_counter_reg_n_0_[3]\,
      S => SS(0)
    );
\clk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__2_n_0\,
      D => \clk_counter[4]_i_1__2_n_0\,
      Q => \clk_counter_reg_n_0_[4]\,
      S => SS(0)
    );
\clk_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__2_n_0\,
      D => \clk_counter[5]_i_1__2_n_0\,
      Q => \clk_counter_reg_n_0_[5]\,
      R => SS(0)
    );
\clk_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__2_n_0\,
      D => clk_counter(6),
      Q => \clk_counter_reg_n_0_[6]\,
      R => SS(0)
    );
\clk_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__2_n_0\,
      D => \clk_counter[7]_i_1__2_n_0\,
      Q => \clk_counter_reg_n_0_[7]\,
      R => SS(0)
    );
\clk_counter_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__2_n_0\,
      D => \clk_counter[8]_i_2__2_n_0\,
      Q => \clk_counter_reg_n_0_[8]\,
      S => SS(0)
    );
\data_out[16]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__2_n_0\,
      I2 => \data_out[24]_i_2__2_n_0\,
      I3 => \data_out[23]_i_2__2_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_d\(0),
      O => \data_out[16]_i_1__2_n_0\
    );
\data_out[17]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__2_n_0\,
      I2 => \data_out[25]_i_2__2_n_0\,
      I3 => \data_out[23]_i_2__2_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_d\(1),
      O => \data_out[17]_i_1__2_n_0\
    );
\data_out[18]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__2_n_0\,
      I2 => \data_out[26]_i_2__2_n_0\,
      I3 => \data_out[23]_i_2__2_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_d\(2),
      O => \data_out[18]_i_1__2_n_0\
    );
\data_out[19]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__2_n_0\,
      I2 => \data_out[27]_i_2__2_n_0\,
      I3 => \data_out[23]_i_2__2_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_d\(3),
      O => \data_out[19]_i_1__2_n_0\
    );
\data_out[20]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__2_n_0\,
      I2 => \data_out[28]_i_2__2_n_0\,
      I3 => \data_out[23]_i_2__2_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_d\(4),
      O => \data_out[20]_i_1__2_n_0\
    );
\data_out[21]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__2_n_0\,
      I2 => \data_out[29]_i_2__2_n_0\,
      I3 => \data_out[23]_i_2__2_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_d\(5),
      O => \data_out[21]_i_1__2_n_0\
    );
\data_out[22]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__2_n_0\,
      I2 => \data_out[30]_i_2__2_n_0\,
      I3 => \data_out[23]_i_2__2_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_d\(6),
      O => \data_out[22]_i_1__2_n_0\
    );
\data_out[23]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__2_n_0\,
      I2 => \data_out[31]_i_4__2_n_0\,
      I3 => \data_out[23]_i_2__2_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_d\(7),
      O => \data_out[23]_i_1__2_n_0\
    );
\data_out[23]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__2_n_13\,
      I1 => \data_out[31]_i_9__2_n_0\,
      O => \data_out[23]_i_2__2_n_0\
    );
\data_out[24]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__2_n_0\,
      I2 => \data_out[31]_i_5__2_n_0\,
      I3 => \data_out[24]_i_2__2_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_d\(8),
      O => \data_out[24]_i_1__2_n_0\
    );
\data_out[24]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \data_out_reg[31]_i_7__2_n_15\,
      I2 => data_out10(0),
      I3 => \data_out[27]_i_3__2_n_0\,
      O => \data_out[24]_i_2__2_n_0\
    );
\data_out[25]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__2_n_0\,
      I2 => \data_out[31]_i_5__2_n_0\,
      I3 => \data_out[25]_i_2__2_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_d\(9),
      O => \data_out[25]_i_1__2_n_0\
    );
\data_out[25]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => data_out10(0),
      I1 => \state__0\(1),
      I2 => \data_out_reg[31]_i_7__2_n_15\,
      I3 => \data_out[27]_i_3__2_n_0\,
      O => \data_out[25]_i_2__2_n_0\
    );
\data_out[26]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__2_n_0\,
      I2 => \data_out[31]_i_5__2_n_0\,
      I3 => \data_out[26]_i_2__2_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_d\(10),
      O => \data_out[26]_i_1__2_n_0\
    );
\data_out[26]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \state__0\(1),
      I1 => data_out10(0),
      I2 => \data_out_reg[31]_i_7__2_n_15\,
      I3 => \data_out[27]_i_3__2_n_0\,
      O => \data_out[26]_i_2__2_n_0\
    );
\data_out[27]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__2_n_0\,
      I2 => \data_out[31]_i_5__2_n_0\,
      I3 => \data_out[27]_i_2__2_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_d\(11),
      O => \data_out[27]_i_1__2_n_0\
    );
\data_out[27]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => data_out10(0),
      I1 => \state__0\(1),
      I2 => \data_out_reg[31]_i_7__2_n_15\,
      I3 => \data_out[27]_i_3__2_n_0\,
      O => \data_out[27]_i_2__2_n_0\
    );
\data_out[27]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__2_n_14\,
      I1 => \data_out_reg[31]_i_6__1_n_13\,
      I2 => data_out2,
      I3 => \data_out_reg[31]_i_6__1_n_15\,
      I4 => \data_out_reg[31]_i_6__1_n_14\,
      I5 => data_out3,
      O => \data_out[27]_i_3__2_n_0\
    );
\data_out[28]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__2_n_0\,
      I2 => \data_out[31]_i_5__2_n_0\,
      I3 => \data_out[28]_i_2__2_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_d\(12),
      O => \data_out[28]_i_1__2_n_0\
    );
\data_out[28]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \data_out[31]_i_8__1_n_0\,
      I1 => \state__0\(1),
      I2 => \data_out_reg[31]_i_7__2_n_15\,
      I3 => data_out10(0),
      O => \data_out[28]_i_2__2_n_0\
    );
\data_out[29]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__2_n_0\,
      I2 => \data_out[31]_i_5__2_n_0\,
      I3 => \data_out[29]_i_2__2_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_d\(13),
      O => \data_out[29]_i_1__2_n_0\
    );
\data_out[29]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \data_out[31]_i_8__1_n_0\,
      I1 => data_out10(0),
      I2 => \state__0\(1),
      I3 => \data_out_reg[31]_i_7__2_n_15\,
      O => \data_out[29]_i_2__2_n_0\
    );
\data_out[30]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__2_n_0\,
      I2 => \data_out[31]_i_5__2_n_0\,
      I3 => \data_out[30]_i_2__2_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_d\(14),
      O => \data_out[30]_i_1__2_n_0\
    );
\data_out[30]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \data_out[31]_i_8__1_n_0\,
      I1 => \state__0\(1),
      I2 => data_out10(0),
      I3 => \data_out_reg[31]_i_7__2_n_15\,
      O => \data_out[30]_i_2__2_n_0\
    );
\data_out[31]_i_100__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__1_n_5\,
      O => \data_out[31]_i_100__2_n_0\
    );
\data_out[31]_i_101__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__1_n_5\,
      O => \data_out[31]_i_101__2_n_0\
    );
\data_out[31]_i_102__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__1_n_5\,
      O => data_out10(28)
    );
\data_out[31]_i_103__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__1_n_5\,
      O => \data_out[31]_i_103__2_n_0\
    );
\data_out[31]_i_104__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__1_n_5\,
      O => \data_out[31]_i_104__2_n_0\
    );
\data_out[31]_i_105__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__1_n_5\,
      O => \data_out[31]_i_105__2_n_0\
    );
\data_out[31]_i_106__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => oversample_offset_D(3),
      I1 => oversample_offset_D(1),
      I2 => oversample_offset_D(0),
      I3 => oversample_offset_D(2),
      O => \data_out[31]_i_106__2_n_0\
    );
\data_out[31]_i_107__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[2]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => \clk_counter_reg_n_0_[0]\,
      O => \data_out[31]_i_107__2_n_0\
    );
\data_out[31]_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => oversample_offset_D(6),
      I1 => \clk_counter[6]_i_2__2_n_0\,
      O => \data_out[31]_i_10__1_n_0\
    );
\data_out[31]_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => oversample_offset_D(5),
      I1 => \clk_counter[5]_i_2__2_n_0\,
      O => \data_out[31]_i_11__1_n_0\
    );
\data_out[31]_i_12__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => oversample_offset_D(5),
      I1 => \clk_counter[5]_i_2__2_n_0\,
      O => \data_out[31]_i_12__2_n_0\
    );
\data_out[31]_i_13__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888882"
    )
        port map (
      I0 => oversample_offset_D(3),
      I1 => \clk_counter_reg_n_0_[3]\,
      I2 => \clk_counter_reg_n_0_[0]\,
      I3 => \clk_counter_reg_n_0_[1]\,
      I4 => \clk_counter_reg_n_0_[2]\,
      O => \data_out[31]_i_13__2_n_0\
    );
\data_out[31]_i_14__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[0]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => \clk_counter_reg_n_0_[2]\,
      O => \data_out[31]_i_14__1_n_0\
    );
\data_out[31]_i_15__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[0]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      O => \data_out[31]_i_15__2_n_0\
    );
\data_out[31]_i_16__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[0]\,
      O => \data_out[31]_i_16__2_n_0\
    );
\data_out[31]_i_17__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \data_out[31]_i_10__1_n_0\,
      I1 => \clk_counter[7]_i_2__2_n_0\,
      I2 => oversample_offset_D(7),
      O => \data_out[31]_i_17__2_n_0\
    );
\data_out[31]_i_18__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => oversample_offset_D(6),
      I1 => \clk_counter[6]_i_2__2_n_0\,
      I2 => \data_out[31]_i_11__1_n_0\,
      O => \data_out[31]_i_18__2_n_0\
    );
\data_out[31]_i_19__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9699"
    )
        port map (
      I0 => oversample_offset_D(5),
      I1 => \clk_counter[5]_i_2__2_n_0\,
      I2 => \clk_counter[4]_i_2__2_n_0\,
      I3 => oversample_offset_D(4),
      O => \data_out[31]_i_19__2_n_0\
    );
\data_out[31]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__2_n_0\,
      I2 => \data_out[31]_i_4__2_n_0\,
      I3 => \data_out[31]_i_5__2_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_d\(15),
      O => \data_out[31]_i_1__2_n_0\
    );
\data_out[31]_i_20__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \data_out[31]_i_13__2_n_0\,
      I1 => \clk_counter[4]_i_2__2_n_0\,
      I2 => oversample_offset_D(4),
      O => \data_out[31]_i_20__2_n_0\
    );
\data_out[31]_i_21__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA955565556AAA9"
    )
        port map (
      I0 => oversample_offset_D(2),
      I1 => \clk_counter_reg_n_0_[2]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[0]\,
      I4 => \clk_counter_reg_n_0_[3]\,
      I5 => oversample_offset_D(3),
      O => \data_out[31]_i_21__2_n_0\
    );
\data_out[31]_i_22__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A956"
    )
        port map (
      I0 => oversample_offset_D(2),
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[2]\,
      O => \data_out[31]_i_22__2_n_0\
    );
\data_out[31]_i_23__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[1]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => oversample_offset_D(1),
      O => \data_out[31]_i_23__1_n_0\
    );
\data_out[31]_i_24__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => oversample_offset_D(0),
      I1 => \clk_counter_reg_n_0_[0]\,
      O => \data_out[31]_i_24__2_n_0\
    );
\data_out[31]_i_25__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__1_n_5\,
      O => \data_out[31]_i_25__2_n_0\
    );
\data_out[31]_i_26__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__1_n_5\,
      O => \data_out[31]_i_26__2_n_0\
    );
\data_out[31]_i_28__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(6),
      O => \data_out[31]_i_28__2_n_0\
    );
\data_out[31]_i_29__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(5),
      O => \data_out[31]_i_29__2_n_0\
    );
\data_out[31]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => MISO_D,
      I1 => \state__0\(2),
      I2 => \state__0\(1),
      O => data_out1_in(31)
    );
\data_out[31]_i_30__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(4),
      O => \data_out[31]_i_30__2_n_0\
    );
\data_out[31]_i_31__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(3),
      O => \data_out[31]_i_31__2_n_0\
    );
\data_out[31]_i_32__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(2),
      O => \data_out[31]_i_32__2_n_0\
    );
\data_out[31]_i_33__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(1),
      O => \data_out[31]_i_33__1_n_0\
    );
\data_out[31]_i_36__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__2_n_11\,
      I1 => \data_out_reg[31]_i_65__2_n_11\,
      I2 => \data_out_reg[31]_i_66__2_n_15\,
      I3 => \data_out_reg[31]_i_66__2_n_10\,
      O => \data_out[31]_i_36__2_n_0\
    );
\data_out[31]_i_37__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \data_out_reg[31]_i_65__2_n_13\,
      I1 => \data_out_reg[31]_i_65__2_n_10\,
      I2 => \data_out_reg[31]_i_67__2_n_3\,
      I3 => \data_out_reg[31]_i_7__2_n_8\,
      O => \data_out[31]_i_37__2_n_0\
    );
\data_out[31]_i_38__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \data_out_reg[31]_i_67__2_n_13\,
      I1 => \data_out_reg[31]_i_67__2_n_12\,
      I2 => \data_out_reg[31]_i_7__2_n_12\,
      I3 => \data_out_reg[31]_i_66__2_n_8\,
      O => \data_out[31]_i_38__2_n_0\
    );
\data_out[31]_i_39__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__2_n_9\,
      I1 => \data_out_reg[31]_i_67__2_n_14\,
      I2 => \data_out_reg[31]_i_7__2_n_10\,
      I3 => \data_out_reg[31]_i_65__2_n_14\,
      O => \data_out[31]_i_39__2_n_0\
    );
\data_out[31]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      O => \data_out[31]_i_3__2_n_0\
    );
\data_out[31]_i_40__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \data_out_reg[31]_i_66__2_n_13\,
      I1 => \data_out_reg[31]_i_66__2_n_11\,
      I2 => \data_out_reg[31]_i_65__2_n_9\,
      I3 => \data_out_reg[31]_i_67__2_n_15\,
      O => \data_out[31]_i_40__2_n_0\
    );
\data_out[31]_i_41__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \data_out_reg[31]_i_65__2_n_15\,
      I1 => \data_out_reg[31]_i_66__2_n_9\,
      I2 => \data_out_reg[31]_i_66__2_n_12\,
      I3 => \data_out_reg[31]_i_65__2_n_12\,
      I4 => \data_out_reg[31]_i_66__2_n_14\,
      I5 => \data_out_reg[31]_i_65__2_n_8\,
      O => \data_out[31]_i_41__2_n_0\
    );
\data_out[31]_i_42__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_counter[8]_i_3__2_n_0\,
      O => \data_out[31]_i_42__1_n_0\
    );
\data_out[31]_i_43__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => oversample_offset_D(7),
      I1 => \clk_counter[7]_i_2__2_n_0\,
      O => \data_out[31]_i_43__2_n_0\
    );
\data_out[31]_i_44__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002FFFD"
    )
        port map (
      I0 => \clk_counter[8]_i_4__1_n_0\,
      I1 => \clk_counter_reg_n_0_[6]\,
      I2 => \clk_counter_reg_n_0_[7]\,
      I3 => \clk_counter_reg_n_0_[5]\,
      I4 => \clk_counter_reg_n_0_[8]\,
      O => \data_out[31]_i_44__2_n_0\
    );
\data_out[31]_i_45__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \clk_counter[7]_i_2__2_n_0\,
      I1 => oversample_offset_D(7),
      I2 => \clk_counter[8]_i_3__2_n_0\,
      O => \data_out[31]_i_45__2_n_0\
    );
\data_out[31]_i_46__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => oversample_offset_D(7),
      I1 => \data_out[31]_i_68__1_n_0\,
      I2 => \clk_counter[8]_i_3__2_n_0\,
      O => \data_out[31]_i_46__2_n_0\
    );
\data_out[31]_i_47__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"157C0154"
    )
        port map (
      I0 => \clk_counter[7]_i_2__2_n_0\,
      I1 => oversample_offset_D(6),
      I2 => \data_out[31]_i_69__2_n_0\,
      I3 => oversample_offset_D(7),
      I4 => \clk_counter[6]_i_2__2_n_0\,
      O => \data_out[31]_i_47__2_n_0\
    );
\data_out[31]_i_48__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"751C5104"
    )
        port map (
      I0 => \clk_counter[5]_i_2__2_n_0\,
      I1 => oversample_offset_D(4),
      I2 => \data_out[31]_i_70__2_n_0\,
      I3 => oversample_offset_D(5),
      I4 => \clk_counter[4]_i_2__2_n_0\,
      O => \data_out[31]_i_48__2_n_0\
    );
\data_out[31]_i_49__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E000006061E1E7E"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[2]\,
      I1 => \clk_counter[6]_i_3__1_n_0\,
      I2 => \clk_counter_reg_n_0_[3]\,
      I3 => oversample_offset_D(1),
      I4 => oversample_offset_D(2),
      I5 => oversample_offset_D(3),
      O => \data_out[31]_i_49__2_n_0\
    );
\data_out[31]_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => data_out10(0),
      I1 => \state__0\(1),
      I2 => \data_out_reg[31]_i_7__2_n_15\,
      I3 => \data_out[31]_i_8__1_n_0\,
      O => \data_out[31]_i_4__2_n_0\
    );
\data_out[31]_i_50__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7C04"
    )
        port map (
      I0 => oversample_offset_D(0),
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => oversample_offset_D(1),
      O => \data_out[31]_i_50__2_n_0\
    );
\data_out[31]_i_51__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \clk_counter[8]_i_3__2_n_0\,
      I1 => oversample_offset_D(7),
      I2 => \data_out[31]_i_68__1_n_0\,
      O => \data_out[31]_i_51__2_n_0\
    );
\data_out[31]_i_52__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60090660"
    )
        port map (
      I0 => oversample_offset_D(7),
      I1 => \clk_counter[7]_i_2__2_n_0\,
      I2 => oversample_offset_D(6),
      I3 => \data_out[31]_i_69__2_n_0\,
      I4 => \clk_counter[6]_i_2__2_n_0\,
      O => \data_out[31]_i_52__2_n_0\
    );
\data_out[31]_i_53__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888882222222"
    )
        port map (
      I0 => \data_out[31]_i_71__2_n_0\,
      I1 => oversample_offset_D(4),
      I2 => oversample_offset_D(3),
      I3 => oversample_offset_D(1),
      I4 => oversample_offset_D(2),
      I5 => \clk_counter[4]_i_2__2_n_0\,
      O => \data_out[31]_i_53__2_n_0\
    );
\data_out[31]_i_54__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9006066006606009"
    )
        port map (
      I0 => oversample_offset_D(3),
      I1 => \clk_counter_reg_n_0_[3]\,
      I2 => oversample_offset_D(1),
      I3 => oversample_offset_D(2),
      I4 => \clk_counter_reg_n_0_[2]\,
      I5 => \clk_counter[6]_i_3__1_n_0\,
      O => \data_out[31]_i_54__2_n_0\
    );
\data_out[31]_i_55__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9006"
    )
        port map (
      I0 => oversample_offset_D(1),
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => oversample_offset_D(0),
      I3 => \clk_counter_reg_n_0_[0]\,
      O => \data_out[31]_i_55__2_n_0\
    );
\data_out[31]_i_57__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__2_n_0\,
      I1 => oversample_offset_D(6),
      I2 => oversample_offset_D(7),
      O => \data_out[31]_i_57__2_n_0\
    );
\data_out[31]_i_58__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__2_n_0\,
      I1 => oversample_offset_D(6),
      I2 => oversample_offset_D(7),
      O => \data_out[31]_i_58__2_n_0\
    );
\data_out[31]_i_59__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__2_n_0\,
      I1 => oversample_offset_D(6),
      I2 => oversample_offset_D(7),
      O => \data_out[31]_i_59__2_n_0\
    );
\data_out[31]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__2_n_13\,
      I1 => \data_out[31]_i_9__2_n_0\,
      O => \data_out[31]_i_5__2_n_0\
    );
\data_out[31]_i_60__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__2_n_0\,
      I1 => oversample_offset_D(6),
      I2 => oversample_offset_D(7),
      O => \data_out[31]_i_60__1_n_0\
    );
\data_out[31]_i_61__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__2_n_0\,
      I1 => oversample_offset_D(6),
      I2 => oversample_offset_D(7),
      O => \data_out[31]_i_61__2_n_0\
    );
\data_out[31]_i_62__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__2_n_0\,
      I1 => oversample_offset_D(6),
      I2 => oversample_offset_D(7),
      O => \data_out[31]_i_62__2_n_0\
    );
\data_out[31]_i_63__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__2_n_0\,
      I1 => oversample_offset_D(6),
      I2 => oversample_offset_D(7),
      O => \data_out[31]_i_63__2_n_0\
    );
\data_out[31]_i_64__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__2_n_0\,
      I1 => oversample_offset_D(6),
      I2 => oversample_offset_D(7),
      O => \data_out[31]_i_64__2_n_0\
    );
\data_out[31]_i_68__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000015555555"
    )
        port map (
      I0 => oversample_offset_D(6),
      I1 => oversample_offset_D(4),
      I2 => oversample_offset_D(3),
      I3 => oversample_offset_D(1),
      I4 => oversample_offset_D(2),
      I5 => oversample_offset_D(5),
      O => \data_out[31]_i_68__1_n_0\
    );
\data_out[31]_i_69__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => oversample_offset_D(5),
      I1 => oversample_offset_D(2),
      I2 => oversample_offset_D(1),
      I3 => oversample_offset_D(3),
      I4 => oversample_offset_D(4),
      O => \data_out[31]_i_69__2_n_0\
    );
\data_out[31]_i_70__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => oversample_offset_D(2),
      I1 => oversample_offset_D(1),
      I2 => oversample_offset_D(3),
      O => \data_out[31]_i_70__2_n_0\
    );
\data_out[31]_i_71__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA95555555"
    )
        port map (
      I0 => \clk_counter[5]_i_2__2_n_0\,
      I1 => oversample_offset_D(4),
      I2 => oversample_offset_D(3),
      I3 => oversample_offset_D(1),
      I4 => oversample_offset_D(2),
      I5 => oversample_offset_D(5),
      O => \data_out[31]_i_71__2_n_0\
    );
\data_out[31]_i_72__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \data_out[31]_i_85__2_n_0\,
      I1 => oversample_offset_D(6),
      I2 => oversample_offset_D(7),
      I3 => \clk_counter[8]_i_3__2_n_0\,
      O => \data_out[31]_i_72__2_n_0\
    );
\data_out[31]_i_73__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A802EA83"
    )
        port map (
      I0 => \clk_counter[7]_i_2__2_n_0\,
      I1 => oversample_offset_D(6),
      I2 => \data_out[31]_i_85__2_n_0\,
      I3 => oversample_offset_D(7),
      I4 => \clk_counter[6]_i_2__2_n_0\,
      O => \data_out[31]_i_73__2_n_0\
    );
\data_out[31]_i_74__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A883EA"
    )
        port map (
      I0 => \clk_counter[5]_i_2__2_n_0\,
      I1 => oversample_offset_D(4),
      I2 => \data_out[31]_i_106__2_n_0\,
      I3 => oversample_offset_D(5),
      I4 => \clk_counter[4]_i_2__2_n_0\,
      O => \data_out[31]_i_74__2_n_0\
    );
\data_out[31]_i_75__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA80002EEEA8883"
    )
        port map (
      I0 => \MOSI_i_11__2_n_0\,
      I1 => oversample_offset_D(2),
      I2 => oversample_offset_D(0),
      I3 => oversample_offset_D(1),
      I4 => oversample_offset_D(3),
      I5 => \data_out[31]_i_107__2_n_0\,
      O => \data_out[31]_i_75__2_n_0\
    );
\data_out[31]_i_76__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8247"
    )
        port map (
      I0 => oversample_offset_D(1),
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => \clk_counter_reg_n_0_[0]\,
      I3 => oversample_offset_D(0),
      O => \data_out[31]_i_76__1_n_0\
    );
\data_out[31]_i_77__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__2_n_0\,
      I1 => oversample_offset_D(6),
      I2 => oversample_offset_D(7),
      O => \data_out[31]_i_77__2_n_0\
    );
\data_out[31]_i_78__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__2_n_0\,
      I1 => oversample_offset_D(6),
      I2 => oversample_offset_D(7),
      O => \data_out[31]_i_78__2_n_0\
    );
\data_out[31]_i_79__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__2_n_0\,
      I1 => oversample_offset_D(6),
      I2 => oversample_offset_D(7),
      O => \data_out[31]_i_79__2_n_0\
    );
\data_out[31]_i_80__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \data_out[31]_i_85__2_n_0\,
      I1 => oversample_offset_D(6),
      I2 => oversample_offset_D(7),
      I3 => \clk_counter[8]_i_3__2_n_0\,
      O => \data_out[31]_i_80__2_n_0\
    );
\data_out[31]_i_81__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60090660"
    )
        port map (
      I0 => oversample_offset_D(7),
      I1 => \clk_counter[7]_i_2__2_n_0\,
      I2 => oversample_offset_D(6),
      I3 => \data_out[31]_i_85__2_n_0\,
      I4 => \clk_counter[6]_i_2__2_n_0\,
      O => \data_out[31]_i_81__2_n_0\
    );
\data_out[31]_i_82__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90060990"
    )
        port map (
      I0 => oversample_offset_D(5),
      I1 => \clk_counter[5]_i_2__2_n_0\,
      I2 => oversample_offset_D(4),
      I3 => \data_out[31]_i_106__2_n_0\,
      I4 => \clk_counter[4]_i_2__2_n_0\,
      O => \data_out[31]_i_82__1_n_0\
    );
\data_out[31]_i_83__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9090900609090990"
    )
        port map (
      I0 => oversample_offset_D(3),
      I1 => \MOSI_i_18__2_n_0\,
      I2 => oversample_offset_D(2),
      I3 => oversample_offset_D(0),
      I4 => oversample_offset_D(1),
      I5 => \data_out[31]_i_107__2_n_0\,
      O => \data_out[31]_i_83__2_n_0\
    );
\data_out[31]_i_84__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2814"
    )
        port map (
      I0 => oversample_offset_D(1),
      I1 => oversample_offset_D(0),
      I2 => \clk_counter_reg_n_0_[0]\,
      I3 => \clk_counter_reg_n_0_[1]\,
      O => \data_out[31]_i_84__1_n_0\
    );
\data_out[31]_i_85__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => oversample_offset_D(5),
      I1 => oversample_offset_D(3),
      I2 => oversample_offset_D(1),
      I3 => oversample_offset_D(0),
      I4 => oversample_offset_D(2),
      I5 => oversample_offset_D(4),
      O => \data_out[31]_i_85__2_n_0\
    );
\data_out[31]_i_86__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__1_n_5\,
      O => \data_out[31]_i_86__1_n_0\
    );
\data_out[31]_i_87__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__1_n_5\,
      O => \data_out[31]_i_87__2_n_0\
    );
\data_out[31]_i_88__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__1_n_5\,
      O => \data_out[31]_i_88__2_n_0\
    );
\data_out[31]_i_89__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__1_n_5\,
      O => \data_out[31]_i_89__2_n_0\
    );
\data_out[31]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__2_n_14\,
      I1 => \data_out_reg[31]_i_6__1_n_13\,
      I2 => data_out2,
      I3 => \data_out_reg[31]_i_6__1_n_15\,
      I4 => \data_out_reg[31]_i_6__1_n_14\,
      I5 => data_out3,
      O => \data_out[31]_i_8__1_n_0\
    );
\data_out[31]_i_90__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__1_n_5\,
      O => \data_out[31]_i_90__2_n_0\
    );
\data_out[31]_i_91__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__1_n_5\,
      O => \data_out[31]_i_91__2_n_0\
    );
\data_out[31]_i_92__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__1_n_5\,
      O => \data_out[31]_i_92__2_n_0\
    );
\data_out[31]_i_93__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__1_n_5\,
      O => \data_out[31]_i_93__2_n_0\
    );
\data_out[31]_i_94__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__1_n_5\,
      O => \data_out[31]_i_94__2_n_0\
    );
\data_out[31]_i_95__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__1_n_5\,
      O => \data_out[31]_i_95__2_n_0\
    );
\data_out[31]_i_96__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__1_n_5\,
      O => \data_out[31]_i_96__2_n_0\
    );
\data_out[31]_i_97__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__1_n_5\,
      O => \data_out[31]_i_97__2_n_0\
    );
\data_out[31]_i_98__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__1_n_5\,
      O => \data_out[31]_i_98__2_n_0\
    );
\data_out[31]_i_99__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__1_n_5\,
      O => \data_out[31]_i_99__2_n_0\
    );
\data_out[31]_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \data_out[31]_i_36__2_n_0\,
      I1 => \data_out[31]_i_37__2_n_0\,
      I2 => \data_out[31]_i_38__2_n_0\,
      I3 => \data_out[31]_i_39__2_n_0\,
      I4 => \data_out[31]_i_40__2_n_0\,
      I5 => \data_out[31]_i_41__2_n_0\,
      O => \data_out[31]_i_9__2_n_0\
    );
\data_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[16]_i_1__2_n_0\,
      Q => \^data_out_d\(0),
      R => SS(0)
    );
\data_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[17]_i_1__2_n_0\,
      Q => \^data_out_d\(1),
      R => SS(0)
    );
\data_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[18]_i_1__2_n_0\,
      Q => \^data_out_d\(2),
      R => SS(0)
    );
\data_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[19]_i_1__2_n_0\,
      Q => \^data_out_d\(3),
      R => SS(0)
    );
\data_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[20]_i_1__2_n_0\,
      Q => \^data_out_d\(4),
      R => SS(0)
    );
\data_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[21]_i_1__2_n_0\,
      Q => \^data_out_d\(5),
      R => SS(0)
    );
\data_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[22]_i_1__2_n_0\,
      Q => \^data_out_d\(6),
      R => SS(0)
    );
\data_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[23]_i_1__2_n_0\,
      Q => \^data_out_d\(7),
      R => SS(0)
    );
\data_out_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[24]_i_1__2_n_0\,
      Q => \^data_out_d\(8),
      R => SS(0)
    );
\data_out_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[25]_i_1__2_n_0\,
      Q => \^data_out_d\(9),
      R => SS(0)
    );
\data_out_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[26]_i_1__2_n_0\,
      Q => \^data_out_d\(10),
      R => SS(0)
    );
\data_out_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[27]_i_1__2_n_0\,
      Q => \^data_out_d\(11),
      R => SS(0)
    );
\data_out_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[28]_i_1__2_n_0\,
      Q => \^data_out_d\(12),
      R => SS(0)
    );
\data_out_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[29]_i_1__2_n_0\,
      Q => \^data_out_d\(13),
      R => SS(0)
    );
\data_out_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[30]_i_1__2_n_0\,
      Q => \^data_out_d\(14),
      R => SS(0)
    );
\data_out_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[31]_i_1__2_n_0\,
      Q => \^data_out_d\(15),
      R => SS(0)
    );
\data_out_reg[31]_i_27__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_6__1_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_data_out_reg[31]_i_27__1_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \data_out_reg[31]_i_27__1_n_5\,
      CO(1) => \NLW_data_out_reg[31]_i_27__1_CO_UNCONNECTED\(1),
      CO(0) => \data_out_reg[31]_i_27__1_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1) => \data_out[31]_i_42__1_n_0\,
      DI(0) => \data_out[31]_i_43__2_n_0\,
      O(7 downto 2) => \NLW_data_out_reg[31]_i_27__1_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => data_out10(6 downto 5),
      S(7 downto 2) => B"000001",
      S(1) => \data_out[31]_i_44__2_n_0\,
      S(0) => \data_out[31]_i_45__2_n_0\
    );
\data_out_reg[31]_i_34__1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_data_out_reg[31]_i_34__1_CO_UNCONNECTED\(7 downto 5),
      CO(4) => data_out2,
      CO(3) => \data_out_reg[31]_i_34__1_n_4\,
      CO(2) => \data_out_reg[31]_i_34__1_n_5\,
      CO(1) => \data_out_reg[31]_i_34__1_n_6\,
      CO(0) => \data_out_reg[31]_i_34__1_n_7\,
      DI(7 downto 5) => B"000",
      DI(4) => \data_out[31]_i_46__2_n_0\,
      DI(3) => \data_out[31]_i_47__2_n_0\,
      DI(2) => \data_out[31]_i_48__2_n_0\,
      DI(1) => \data_out[31]_i_49__2_n_0\,
      DI(0) => \data_out[31]_i_50__2_n_0\,
      O(7 downto 0) => \NLW_data_out_reg[31]_i_34__1_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => \data_out[31]_i_51__2_n_0\,
      S(3) => \data_out[31]_i_52__2_n_0\,
      S(2) => \data_out[31]_i_53__2_n_0\,
      S(1) => \data_out[31]_i_54__2_n_0\,
      S(0) => \data_out[31]_i_55__2_n_0\
    );
\data_out_reg[31]_i_35__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_56__1_n_0\,
      CI_TOP => '0',
      CO(7) => data_out3,
      CO(6) => \data_out_reg[31]_i_35__1_n_1\,
      CO(5) => \data_out_reg[31]_i_35__1_n_2\,
      CO(4) => \data_out_reg[31]_i_35__1_n_3\,
      CO(3) => \data_out_reg[31]_i_35__1_n_4\,
      CO(2) => \data_out_reg[31]_i_35__1_n_5\,
      CO(1) => \data_out_reg[31]_i_35__1_n_6\,
      CO(0) => \data_out_reg[31]_i_35__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_data_out_reg[31]_i_35__1_O_UNCONNECTED\(7 downto 0),
      S(7) => \data_out[31]_i_57__2_n_0\,
      S(6) => \data_out[31]_i_58__2_n_0\,
      S(5) => \data_out[31]_i_59__2_n_0\,
      S(4) => \data_out[31]_i_60__1_n_0\,
      S(3) => \data_out[31]_i_61__2_n_0\,
      S(2) => \data_out[31]_i_62__2_n_0\,
      S(1) => \data_out[31]_i_63__2_n_0\,
      S(0) => \data_out[31]_i_64__2_n_0\
    );
\data_out_reg[31]_i_56__1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_56__1_n_0\,
      CO(6) => \data_out_reg[31]_i_56__1_n_1\,
      CO(5) => \data_out_reg[31]_i_56__1_n_2\,
      CO(4) => \data_out_reg[31]_i_56__1_n_3\,
      CO(3) => \data_out_reg[31]_i_56__1_n_4\,
      CO(2) => \data_out_reg[31]_i_56__1_n_5\,
      CO(1) => \data_out_reg[31]_i_56__1_n_6\,
      CO(0) => \data_out_reg[31]_i_56__1_n_7\,
      DI(7 downto 5) => B"000",
      DI(4) => \data_out[31]_i_72__2_n_0\,
      DI(3) => \data_out[31]_i_73__2_n_0\,
      DI(2) => \data_out[31]_i_74__2_n_0\,
      DI(1) => \data_out[31]_i_75__2_n_0\,
      DI(0) => \data_out[31]_i_76__1_n_0\,
      O(7 downto 0) => \NLW_data_out_reg[31]_i_56__1_O_UNCONNECTED\(7 downto 0),
      S(7) => \data_out[31]_i_77__2_n_0\,
      S(6) => \data_out[31]_i_78__2_n_0\,
      S(5) => \data_out[31]_i_79__2_n_0\,
      S(4) => \data_out[31]_i_80__2_n_0\,
      S(3) => \data_out[31]_i_81__2_n_0\,
      S(2) => \data_out[31]_i_82__1_n_0\,
      S(1) => \data_out[31]_i_83__2_n_0\,
      S(0) => \data_out[31]_i_84__1_n_0\
    );
\data_out_reg[31]_i_65__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_7__2_n_0\,
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_65__2_n_0\,
      CO(6) => \data_out_reg[31]_i_65__2_n_1\,
      CO(5) => \data_out_reg[31]_i_65__2_n_2\,
      CO(4) => \data_out_reg[31]_i_65__2_n_3\,
      CO(3) => \data_out_reg[31]_i_65__2_n_4\,
      CO(2) => \data_out_reg[31]_i_65__2_n_5\,
      CO(1) => \data_out_reg[31]_i_65__2_n_6\,
      CO(0) => \data_out_reg[31]_i_65__2_n_7\,
      DI(7) => \data_out[31]_i_86__1_n_0\,
      DI(6) => \data_out[31]_i_87__2_n_0\,
      DI(5) => \data_out[31]_i_88__2_n_0\,
      DI(4) => \data_out[31]_i_89__2_n_0\,
      DI(3) => \data_out[31]_i_90__2_n_0\,
      DI(2) => \data_out[31]_i_91__2_n_0\,
      DI(1) => \data_out[31]_i_92__2_n_0\,
      DI(0) => \data_out[31]_i_93__2_n_0\,
      O(7) => \data_out_reg[31]_i_65__2_n_8\,
      O(6) => \data_out_reg[31]_i_65__2_n_9\,
      O(5) => \data_out_reg[31]_i_65__2_n_10\,
      O(4) => \data_out_reg[31]_i_65__2_n_11\,
      O(3) => \data_out_reg[31]_i_65__2_n_12\,
      O(2) => \data_out_reg[31]_i_65__2_n_13\,
      O(1) => \data_out_reg[31]_i_65__2_n_14\,
      O(0) => \data_out_reg[31]_i_65__2_n_15\,
      S(7) => \data_out_reg[31]_i_27__1_n_5\,
      S(6) => \data_out_reg[31]_i_27__1_n_5\,
      S(5) => \data_out_reg[31]_i_27__1_n_5\,
      S(4) => \data_out_reg[31]_i_27__1_n_5\,
      S(3) => \data_out_reg[31]_i_27__1_n_5\,
      S(2) => \data_out_reg[31]_i_27__1_n_5\,
      S(1) => \data_out_reg[31]_i_27__1_n_5\,
      S(0) => \data_out_reg[31]_i_27__1_n_5\
    );
\data_out_reg[31]_i_66__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_65__2_n_0\,
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_66__2_n_0\,
      CO(6) => \data_out_reg[31]_i_66__2_n_1\,
      CO(5) => \data_out_reg[31]_i_66__2_n_2\,
      CO(4) => \data_out_reg[31]_i_66__2_n_3\,
      CO(3) => \data_out_reg[31]_i_66__2_n_4\,
      CO(2) => \data_out_reg[31]_i_66__2_n_5\,
      CO(1) => \data_out_reg[31]_i_66__2_n_6\,
      CO(0) => \data_out_reg[31]_i_66__2_n_7\,
      DI(7) => \data_out[31]_i_94__2_n_0\,
      DI(6) => \data_out[31]_i_95__2_n_0\,
      DI(5) => \data_out[31]_i_96__2_n_0\,
      DI(4) => \data_out[31]_i_97__2_n_0\,
      DI(3) => \data_out[31]_i_98__2_n_0\,
      DI(2) => \data_out[31]_i_99__2_n_0\,
      DI(1) => \data_out[31]_i_100__2_n_0\,
      DI(0) => \data_out[31]_i_101__2_n_0\,
      O(7) => \data_out_reg[31]_i_66__2_n_8\,
      O(6) => \data_out_reg[31]_i_66__2_n_9\,
      O(5) => \data_out_reg[31]_i_66__2_n_10\,
      O(4) => \data_out_reg[31]_i_66__2_n_11\,
      O(3) => \data_out_reg[31]_i_66__2_n_12\,
      O(2) => \data_out_reg[31]_i_66__2_n_13\,
      O(1) => \data_out_reg[31]_i_66__2_n_14\,
      O(0) => \data_out_reg[31]_i_66__2_n_15\,
      S(7) => \data_out_reg[31]_i_27__1_n_5\,
      S(6) => \data_out_reg[31]_i_27__1_n_5\,
      S(5) => \data_out_reg[31]_i_27__1_n_5\,
      S(4) => \data_out_reg[31]_i_27__1_n_5\,
      S(3) => \data_out_reg[31]_i_27__1_n_5\,
      S(2) => \data_out_reg[31]_i_27__1_n_5\,
      S(1) => \data_out_reg[31]_i_27__1_n_5\,
      S(0) => \data_out_reg[31]_i_27__1_n_5\
    );
\data_out_reg[31]_i_67__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_66__2_n_0\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_data_out_reg[31]_i_67__2_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \data_out_reg[31]_i_67__2_n_3\,
      CO(3) => \NLW_data_out_reg[31]_i_67__2_CO_UNCONNECTED\(3),
      CO(2) => \data_out_reg[31]_i_67__2_n_5\,
      CO(1) => \data_out_reg[31]_i_67__2_n_6\,
      CO(0) => \data_out_reg[31]_i_67__2_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => data_out10(28),
      DI(2) => \data_out[31]_i_103__2_n_0\,
      DI(1) => \data_out[31]_i_104__2_n_0\,
      DI(0) => \data_out[31]_i_105__2_n_0\,
      O(7 downto 4) => \NLW_data_out_reg[31]_i_67__2_O_UNCONNECTED\(7 downto 4),
      O(3) => \data_out_reg[31]_i_67__2_n_12\,
      O(2) => \data_out_reg[31]_i_67__2_n_13\,
      O(1) => \data_out_reg[31]_i_67__2_n_14\,
      O(0) => \data_out_reg[31]_i_67__2_n_15\,
      S(7 downto 4) => B"0001",
      S(3) => \data_out_reg[31]_i_27__1_n_5\,
      S(2) => \data_out_reg[31]_i_27__1_n_5\,
      S(1) => \data_out_reg[31]_i_27__1_n_5\,
      S(0) => \data_out_reg[31]_i_27__1_n_5\
    );
\data_out_reg[31]_i_6__1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_6__1_n_0\,
      CO(6) => \data_out_reg[31]_i_6__1_n_1\,
      CO(5) => \data_out_reg[31]_i_6__1_n_2\,
      CO(4) => \data_out_reg[31]_i_6__1_n_3\,
      CO(3) => \data_out_reg[31]_i_6__1_n_4\,
      CO(2) => \data_out_reg[31]_i_6__1_n_5\,
      CO(1) => \data_out_reg[31]_i_6__1_n_6\,
      CO(0) => \data_out_reg[31]_i_6__1_n_7\,
      DI(7) => \data_out[31]_i_10__1_n_0\,
      DI(6) => \data_out[31]_i_11__1_n_0\,
      DI(5) => \data_out[31]_i_12__2_n_0\,
      DI(4) => \data_out[31]_i_13__2_n_0\,
      DI(3) => oversample_offset_D(2),
      DI(2) => \data_out[31]_i_14__1_n_0\,
      DI(1) => \data_out[31]_i_15__2_n_0\,
      DI(0) => \data_out[31]_i_16__2_n_0\,
      O(7 downto 3) => data_out10(4 downto 0),
      O(2) => \data_out_reg[31]_i_6__1_n_13\,
      O(1) => \data_out_reg[31]_i_6__1_n_14\,
      O(0) => \data_out_reg[31]_i_6__1_n_15\,
      S(7) => \data_out[31]_i_17__2_n_0\,
      S(6) => \data_out[31]_i_18__2_n_0\,
      S(5) => \data_out[31]_i_19__2_n_0\,
      S(4) => \data_out[31]_i_20__2_n_0\,
      S(3) => \data_out[31]_i_21__2_n_0\,
      S(2) => \data_out[31]_i_22__2_n_0\,
      S(1) => \data_out[31]_i_23__1_n_0\,
      S(0) => \data_out[31]_i_24__2_n_0\
    );
\data_out_reg[31]_i_7__2\: unisim.vcomponents.CARRY8
     port map (
      CI => data_out10(0),
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_7__2_n_0\,
      CO(6) => \data_out_reg[31]_i_7__2_n_1\,
      CO(5) => \data_out_reg[31]_i_7__2_n_2\,
      CO(4) => \data_out_reg[31]_i_7__2_n_3\,
      CO(3) => \data_out_reg[31]_i_7__2_n_4\,
      CO(2) => \data_out_reg[31]_i_7__2_n_5\,
      CO(1) => \data_out_reg[31]_i_7__2_n_6\,
      CO(0) => \data_out_reg[31]_i_7__2_n_7\,
      DI(7) => \data_out[31]_i_25__2_n_0\,
      DI(6) => \data_out[31]_i_26__2_n_0\,
      DI(5 downto 0) => data_out10(6 downto 1),
      O(7) => \data_out_reg[31]_i_7__2_n_8\,
      O(6) => \data_out_reg[31]_i_7__2_n_9\,
      O(5) => \data_out_reg[31]_i_7__2_n_10\,
      O(4) => \data_out_reg[31]_i_7__2_n_11\,
      O(3) => \data_out_reg[31]_i_7__2_n_12\,
      O(2) => \data_out_reg[31]_i_7__2_n_13\,
      O(1) => \data_out_reg[31]_i_7__2_n_14\,
      O(0) => \data_out_reg[31]_i_7__2_n_15\,
      S(7) => \data_out_reg[31]_i_27__1_n_5\,
      S(6) => \data_out_reg[31]_i_27__1_n_5\,
      S(5) => \data_out[31]_i_28__2_n_0\,
      S(4) => \data_out[31]_i_29__2_n_0\,
      S(3) => \data_out[31]_i_30__2_n_0\,
      S(2) => \data_out[31]_i_31__2_n_0\,
      S(1) => \data_out[31]_i_32__2_n_0\,
      S(0) => \data_out[31]_i_33__1_n_0\
    );
\done_cs_hold_counter[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \done_cs_hold_counter[3]_i_2__2_n_0\,
      I1 => \done_cs_hold_counter_reg_n_0_[0]\,
      O => \done_cs_hold_counter[0]_i_1__2_n_0\
    );
\done_cs_hold_counter[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \done_cs_hold_counter[3]_i_2__2_n_0\,
      I1 => \done_cs_hold_counter_reg_n_0_[1]\,
      I2 => \done_cs_hold_counter_reg_n_0_[0]\,
      O => \done_cs_hold_counter[1]_i_1__2_n_0\
    );
\done_cs_hold_counter[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A802"
    )
        port map (
      I0 => \done_cs_hold_counter[3]_i_2__2_n_0\,
      I1 => \done_cs_hold_counter_reg_n_0_[0]\,
      I2 => \done_cs_hold_counter_reg_n_0_[1]\,
      I3 => \done_cs_hold_counter_reg_n_0_[2]\,
      O => \done_cs_hold_counter[2]_i_1__2_n_0\
    );
\done_cs_hold_counter[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80002"
    )
        port map (
      I0 => \done_cs_hold_counter[3]_i_2__2_n_0\,
      I1 => \done_cs_hold_counter_reg_n_0_[2]\,
      I2 => \done_cs_hold_counter_reg_n_0_[1]\,
      I3 => \done_cs_hold_counter_reg_n_0_[0]\,
      I4 => \done_cs_hold_counter_reg_n_0_[3]\,
      O => \done_cs_hold_counter[3]_i_1__2_n_0\
    );
\done_cs_hold_counter[3]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02020200"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \FSM_sequential_state[2]_i_3__2_n_0\,
      I4 => \done_cs_hold_counter_reg_n_0_[6]\,
      O => \done_cs_hold_counter[3]_i_2__2_n_0\
    );
\done_cs_hold_counter[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF0001FFFF"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[3]\,
      I1 => \done_cs_hold_counter_reg_n_0_[0]\,
      I2 => \done_cs_hold_counter_reg_n_0_[1]\,
      I3 => \done_cs_hold_counter_reg_n_0_[2]\,
      I4 => \state__0\(2),
      I5 => \done_cs_hold_counter_reg_n_0_[4]\,
      O => \done_cs_hold_counter[4]_i_1__2_n_0\
    );
\done_cs_hold_counter[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C008"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[6]\,
      I1 => \state__0\(2),
      I2 => \done_cs_hold_counter[5]_i_2__2_n_0\,
      I3 => \done_cs_hold_counter_reg_n_0_[5]\,
      O => \done_cs_hold_counter[5]_i_1__2_n_0\
    );
\done_cs_hold_counter[5]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[4]\,
      I1 => \done_cs_hold_counter_reg_n_0_[2]\,
      I2 => \done_cs_hold_counter_reg_n_0_[1]\,
      I3 => \done_cs_hold_counter_reg_n_0_[0]\,
      I4 => \done_cs_hold_counter_reg_n_0_[3]\,
      O => \done_cs_hold_counter[5]_i_2__2_n_0\
    );
\done_cs_hold_counter[6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      O => \done_cs_hold_counter[6]_i_1__1_n_0\
    );
\done_cs_hold_counter[6]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \FSM_sequential_state[2]_i_3__2_n_0\,
      I2 => \done_cs_hold_counter_reg_n_0_[6]\,
      O => \done_cs_hold_counter[6]_i_2__1_n_0\
    );
\done_cs_hold_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \done_cs_hold_counter[6]_i_1__1_n_0\,
      D => \done_cs_hold_counter[0]_i_1__2_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[0]\,
      R => SS(0)
    );
\done_cs_hold_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \done_cs_hold_counter[6]_i_1__1_n_0\,
      D => \done_cs_hold_counter[1]_i_1__2_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[1]\,
      R => SS(0)
    );
\done_cs_hold_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \done_cs_hold_counter[6]_i_1__1_n_0\,
      D => \done_cs_hold_counter[2]_i_1__2_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[2]\,
      R => SS(0)
    );
\done_cs_hold_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \done_cs_hold_counter[6]_i_1__1_n_0\,
      D => \done_cs_hold_counter[3]_i_1__2_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[3]\,
      R => SS(0)
    );
\done_cs_hold_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \done_cs_hold_counter[6]_i_1__1_n_0\,
      D => \done_cs_hold_counter[4]_i_1__2_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[4]\,
      S => SS(0)
    );
\done_cs_hold_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \done_cs_hold_counter[6]_i_1__1_n_0\,
      D => \done_cs_hold_counter[5]_i_1__2_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[5]\,
      R => SS(0)
    );
\done_cs_hold_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \done_cs_hold_counter[6]_i_1__1_n_0\,
      D => \done_cs_hold_counter[6]_i_2__1_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[6]\,
      R => SS(0)
    );
\fifo_data_in[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_out_d\(0),
      I1 => data_out_C(0),
      I2 => zcheck_global_channel(1),
      I3 => data_out_B(0),
      I4 => zcheck_global_channel(0),
      I5 => data_out_A(0),
      O => \data_out_reg[16]_0\
    );
\fifo_data_in[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_out_d\(10),
      I1 => data_out_C(10),
      I2 => zcheck_global_channel(1),
      I3 => data_out_B(10),
      I4 => zcheck_global_channel(0),
      I5 => data_out_A(10),
      O => \data_out_reg[26]_0\
    );
\fifo_data_in[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_out_d\(11),
      I1 => data_out_C(11),
      I2 => zcheck_global_channel(1),
      I3 => data_out_B(11),
      I4 => zcheck_global_channel(0),
      I5 => data_out_A(11),
      O => \data_out_reg[27]_0\
    );
\fifo_data_in[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_out_d\(12),
      I1 => data_out_C(12),
      I2 => zcheck_global_channel(1),
      I3 => data_out_B(12),
      I4 => zcheck_global_channel(0),
      I5 => data_out_A(12),
      O => \data_out_reg[28]_0\
    );
\fifo_data_in[13]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_out_d\(13),
      I1 => data_out_C(13),
      I2 => zcheck_global_channel(1),
      I3 => data_out_B(13),
      I4 => zcheck_global_channel(0),
      I5 => data_out_A(13),
      O => \data_out_reg[29]_0\
    );
\fifo_data_in[14]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_out_d\(14),
      I1 => data_out_C(14),
      I2 => zcheck_global_channel(1),
      I3 => data_out_B(14),
      I4 => zcheck_global_channel(0),
      I5 => data_out_A(14),
      O => \data_out_reg[30]_0\
    );
\fifo_data_in[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_out_d\(15),
      I1 => data_out_C(15),
      I2 => zcheck_global_channel(1),
      I3 => data_out_B(15),
      I4 => zcheck_global_channel(0),
      I5 => data_out_A(15),
      O => \data_out_reg[31]_0\
    );
\fifo_data_in[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_out_d\(1),
      I1 => data_out_C(1),
      I2 => zcheck_global_channel(1),
      I3 => data_out_B(1),
      I4 => zcheck_global_channel(0),
      I5 => data_out_A(1),
      O => \data_out_reg[17]_0\
    );
\fifo_data_in[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_out_d\(2),
      I1 => data_out_C(2),
      I2 => zcheck_global_channel(1),
      I3 => data_out_B(2),
      I4 => zcheck_global_channel(0),
      I5 => data_out_A(2),
      O => \data_out_reg[18]_0\
    );
\fifo_data_in[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_out_d\(3),
      I1 => data_out_C(3),
      I2 => zcheck_global_channel(1),
      I3 => data_out_B(3),
      I4 => zcheck_global_channel(0),
      I5 => data_out_A(3),
      O => \data_out_reg[19]_0\
    );
\fifo_data_in[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_out_d\(4),
      I1 => data_out_C(4),
      I2 => zcheck_global_channel(1),
      I3 => data_out_B(4),
      I4 => zcheck_global_channel(0),
      I5 => data_out_A(4),
      O => \data_out_reg[20]_0\
    );
\fifo_data_in[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_out_d\(5),
      I1 => data_out_C(5),
      I2 => zcheck_global_channel(1),
      I3 => data_out_B(5),
      I4 => zcheck_global_channel(0),
      I5 => data_out_A(5),
      O => \data_out_reg[21]_0\
    );
\fifo_data_in[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_out_d\(6),
      I1 => data_out_C(6),
      I2 => zcheck_global_channel(1),
      I3 => data_out_B(6),
      I4 => zcheck_global_channel(0),
      I5 => data_out_A(6),
      O => \data_out_reg[22]_0\
    );
\fifo_data_in[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_out_d\(7),
      I1 => data_out_C(7),
      I2 => zcheck_global_channel(1),
      I3 => data_out_B(7),
      I4 => zcheck_global_channel(0),
      I5 => data_out_A(7),
      O => \data_out_reg[23]_0\
    );
\fifo_data_in[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_out_d\(8),
      I1 => data_out_C(8),
      I2 => zcheck_global_channel(1),
      I3 => data_out_B(8),
      I4 => zcheck_global_channel(0),
      I5 => data_out_A(8),
      O => \data_out_reg[24]_0\
    );
\fifo_data_in[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_out_d\(9),
      I1 => data_out_C(9),
      I2 => zcheck_global_channel(1),
      I3 => data_out_B(9),
      I4 => zcheck_global_channel(0),
      I5 => data_out_A(9),
      O => \data_out_reg[25]_0\
    );
\padding_counter[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \padding_counter[4]_i_2__1_n_0\,
      I1 => \padding_counter_reg_n_0_[0]\,
      O => \padding_counter[0]_i_1__2_n_0\
    );
\padding_counter[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \padding_counter[4]_i_2__1_n_0\,
      I1 => \padding_counter_reg_n_0_[1]\,
      I2 => \padding_counter_reg_n_0_[0]\,
      O => \padding_counter[1]_i_1__2_n_0\
    );
\padding_counter[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A802"
    )
        port map (
      I0 => \padding_counter[4]_i_2__1_n_0\,
      I1 => \padding_counter_reg_n_0_[0]\,
      I2 => \padding_counter_reg_n_0_[1]\,
      I3 => \padding_counter_reg_n_0_[2]\,
      O => \padding_counter[2]_i_1__2_n_0\
    );
\padding_counter[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDDDD7"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \padding_counter_reg_n_0_[3]\,
      I2 => \padding_counter_reg_n_0_[0]\,
      I3 => \padding_counter_reg_n_0_[1]\,
      I4 => \padding_counter_reg_n_0_[2]\,
      O => \padding_counter[3]_i_1__2_n_0\
    );
\padding_counter[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000002"
    )
        port map (
      I0 => \padding_counter[4]_i_2__1_n_0\,
      I1 => \padding_counter_reg_n_0_[3]\,
      I2 => \padding_counter_reg_n_0_[0]\,
      I3 => \padding_counter_reg_n_0_[1]\,
      I4 => \padding_counter_reg_n_0_[2]\,
      I5 => \padding_counter_reg_n_0_[4]\,
      O => \padding_counter[4]_i_1__2_n_0\
    );
\padding_counter[4]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \padding_counter_reg_n_0_[6]\,
      I2 => \FSM_sequential_state[1]_i_2__1_n_0\,
      I3 => \state__0\(0),
      O => \padding_counter[4]_i_2__1_n_0\
    );
\padding_counter[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A008"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \padding_counter_reg_n_0_[6]\,
      I2 => \padding_counter[5]_i_2__2_n_0\,
      I3 => \padding_counter_reg_n_0_[5]\,
      O => \padding_counter[5]_i_1__2_n_0\
    );
\padding_counter[5]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \padding_counter_reg_n_0_[4]\,
      I1 => \padding_counter_reg_n_0_[2]\,
      I2 => \padding_counter_reg_n_0_[1]\,
      I3 => \padding_counter_reg_n_0_[0]\,
      I4 => \padding_counter_reg_n_0_[3]\,
      O => \padding_counter[5]_i_2__2_n_0\
    );
\padding_counter[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      O => \padding_counter[6]_i_1__1_n_0\
    );
\padding_counter[6]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \FSM_sequential_state[1]_i_2__1_n_0\,
      I2 => \padding_counter_reg_n_0_[6]\,
      O => \padding_counter[6]_i_2__1_n_0\
    );
\padding_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__1_n_0\,
      D => \padding_counter[0]_i_1__2_n_0\,
      Q => \padding_counter_reg_n_0_[0]\,
      R => SS(0)
    );
\padding_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__1_n_0\,
      D => \padding_counter[1]_i_1__2_n_0\,
      Q => \padding_counter_reg_n_0_[1]\,
      R => SS(0)
    );
\padding_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__1_n_0\,
      D => \padding_counter[2]_i_1__2_n_0\,
      Q => \padding_counter_reg_n_0_[2]\,
      R => SS(0)
    );
\padding_counter_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__1_n_0\,
      D => \padding_counter[3]_i_1__2_n_0\,
      Q => \padding_counter_reg_n_0_[3]\,
      S => SS(0)
    );
\padding_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__1_n_0\,
      D => \padding_counter[4]_i_1__2_n_0\,
      Q => \padding_counter_reg_n_0_[4]\,
      R => SS(0)
    );
\padding_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__1_n_0\,
      D => \padding_counter[5]_i_1__2_n_0\,
      Q => \padding_counter_reg_n_0_[5]\,
      R => SS(0)
    );
\padding_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__1_n_0\,
      D => \padding_counter[6]_i_2__1_n_0\,
      Q => \padding_counter_reg_n_0_[6]\,
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cable_delay_tester_rhs_256_0_0_rhs_spi_master_3 is
  port (
    \FSM_sequential_state_reg[2]_0\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_0\ : out STD_LOGIC;
    data_out_E : out STD_LOGIC_VECTOR ( 15 downto 0 );
    MOSI_E : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state[14]_i_2\ : in STD_LOGIC;
    \FSM_onehot_state[14]_i_2_0\ : in STD_LOGIC;
    oversample_offset_E : in STD_LOGIC_VECTOR ( 7 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    MOSI_reg_0 : in STD_LOGIC_VECTOR ( 22 downto 0 );
    \MOSI_reg_i_9__2_0\ : in STD_LOGIC;
    \MOSI_reg_i_7__2_0\ : in STD_LOGIC;
    \MOSI_reg_i_7__2_1\ : in STD_LOGIC;
    \MOSI_reg_i_7__2_2\ : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_0\ : in STD_LOGIC;
    MISO_E : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cable_delay_tester_rhs_256_0_0_rhs_spi_master_3 : entity is "rhs_spi_master";
end cable_delay_tester_rhs_256_0_0_rhs_spi_master_3;

architecture STRUCTURE of cable_delay_tester_rhs_256_0_0_rhs_spi_master_3 is
  signal \FSM_sequential_state[0]_i_2__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_3__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_4__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_3__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_4__3_n_0\ : STD_LOGIC;
  signal \^mosi_e\ : STD_LOGIC;
  signal \MOSI_i_10__3_n_0\ : STD_LOGIC;
  signal \MOSI_i_11__3_n_0\ : STD_LOGIC;
  signal \MOSI_i_12__3_n_0\ : STD_LOGIC;
  signal \MOSI_i_13__3_n_0\ : STD_LOGIC;
  signal \MOSI_i_14__3_n_0\ : STD_LOGIC;
  signal \MOSI_i_15__3_n_0\ : STD_LOGIC;
  signal \MOSI_i_16__3_n_0\ : STD_LOGIC;
  signal \MOSI_i_17__3_n_0\ : STD_LOGIC;
  signal \MOSI_i_18__3_n_0\ : STD_LOGIC;
  signal \MOSI_i_19__3_n_0\ : STD_LOGIC;
  signal \MOSI_i_1__3_n_0\ : STD_LOGIC;
  signal \MOSI_i_2__3_n_0\ : STD_LOGIC;
  signal \MOSI_i_3__3_n_0\ : STD_LOGIC;
  signal \MOSI_i_4__3_n_0\ : STD_LOGIC;
  signal \MOSI_i_5__3_n_0\ : STD_LOGIC;
  signal \MOSI_i_6__3_n_0\ : STD_LOGIC;
  signal \MOSI_reg_i_7__2_n_0\ : STD_LOGIC;
  signal \MOSI_reg_i_8__2_n_0\ : STD_LOGIC;
  signal \MOSI_reg_i_9__2_n_0\ : STD_LOGIC;
  signal clk_counter : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \clk_counter[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \clk_counter[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \clk_counter[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \clk_counter[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \clk_counter[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \clk_counter[4]_i_2__3_n_0\ : STD_LOGIC;
  signal \clk_counter[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \clk_counter[5]_i_2__3_n_0\ : STD_LOGIC;
  signal \clk_counter[6]_i_2__3_n_0\ : STD_LOGIC;
  signal \clk_counter[6]_i_3__2_n_0\ : STD_LOGIC;
  signal \clk_counter[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \clk_counter[7]_i_2__3_n_0\ : STD_LOGIC;
  signal \clk_counter[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \clk_counter[8]_i_2__3_n_0\ : STD_LOGIC;
  signal \clk_counter[8]_i_3__3_n_0\ : STD_LOGIC;
  signal \clk_counter[8]_i_4__2_n_0\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[8]\ : STD_LOGIC;
  signal data_out10 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal data_out1_in : STD_LOGIC_VECTOR ( 31 to 31 );
  signal data_out2 : STD_LOGIC;
  signal data_out3 : STD_LOGIC;
  signal \data_out[16]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_out[17]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_out[18]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_out[19]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_out[20]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_out[21]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_out[22]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_out[23]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_out[23]_i_2__3_n_0\ : STD_LOGIC;
  signal \data_out[24]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_out[24]_i_2__3_n_0\ : STD_LOGIC;
  signal \data_out[25]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_out[25]_i_2__3_n_0\ : STD_LOGIC;
  signal \data_out[26]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_out[26]_i_2__3_n_0\ : STD_LOGIC;
  signal \data_out[27]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_out[27]_i_2__3_n_0\ : STD_LOGIC;
  signal \data_out[27]_i_3__3_n_0\ : STD_LOGIC;
  signal \data_out[28]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_out[28]_i_2__3_n_0\ : STD_LOGIC;
  signal \data_out[29]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_out[29]_i_2__3_n_0\ : STD_LOGIC;
  signal \data_out[30]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_out[30]_i_2__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_100__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_101__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_103__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_104__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_105__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_106__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_107__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_10__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_11__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_12__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_13__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_14__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_15__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_16__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_17__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_18__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_19__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_20__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_21__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_22__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_23__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_24__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_25__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_26__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_28__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_29__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_30__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_31__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_32__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_33__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_36__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_37__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_38__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_39__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_3__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_40__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_41__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_42__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_43__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_44__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_45__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_46__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_47__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_48__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_49__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_4__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_50__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_51__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_52__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_53__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_54__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_55__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_57__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_58__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_59__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_5__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_60__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_61__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_62__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_63__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_64__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_68__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_69__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_70__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_71__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_72__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_73__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_74__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_75__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_76__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_77__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_78__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_79__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_80__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_81__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_82__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_83__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_84__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_85__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_86__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_87__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_88__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_89__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_8__2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_90__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_91__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_92__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_93__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_94__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_95__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_96__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_97__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_98__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_99__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_9__3_n_0\ : STD_LOGIC;
  signal \^data_out_e\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \data_out_reg[31]_i_27__2_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_27__2_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_34__2_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_34__2_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_34__2_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_34__2_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__2_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__2_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__2_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__2_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__2_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__2_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__2_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__2_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__2_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__2_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__2_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__2_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__2_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__2_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__2_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__3_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__3_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__3_n_10\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__3_n_11\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__3_n_12\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__3_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__3_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__3_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__3_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__3_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__3_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__3_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__3_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__3_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__3_n_8\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__3_n_9\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__3_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__3_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__3_n_10\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__3_n_11\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__3_n_12\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__3_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__3_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__3_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__3_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__3_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__3_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__3_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__3_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__3_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__3_n_8\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__3_n_9\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__3_n_12\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__3_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__3_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__3_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__3_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__3_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__3_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__3_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__2_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__2_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__2_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__2_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__2_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__2_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__2_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__2_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__2_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__2_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__2_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__3_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__3_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__3_n_10\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__3_n_11\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__3_n_12\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__3_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__3_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__3_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__3_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__3_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__3_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__3_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__3_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__3_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__3_n_8\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__3_n_9\ : STD_LOGIC;
  signal \done_cs_hold_counter[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[3]_i_2__3_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[5]_i_2__3_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \padding_counter[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \padding_counter[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \padding_counter[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \padding_counter[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \padding_counter[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \padding_counter[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \padding_counter[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \padding_counter[5]_i_2__3_n_0\ : STD_LOGIC;
  signal \padding_counter[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \padding_counter[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \state__1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_data_out_reg[31]_i_27__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_data_out_reg[31]_i_27__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_data_out_reg[31]_i_34__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_data_out_reg[31]_i_34__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_data_out_reg[31]_i_35__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_data_out_reg[31]_i_56__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_data_out_reg[31]_i_67__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_data_out_reg[31]_i_67__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_3__3\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__3\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_2__3\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_4__3\ : label is "soft_lutpair108";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "PRE_BUSY:001,BUSY:010,POST_BUSY:011,DONE:100,READY:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "PRE_BUSY:001,BUSY:010,POST_BUSY:011,DONE:100,READY:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[2]\ : label is "PRE_BUSY:001,BUSY:010,POST_BUSY:011,DONE:100,READY:000";
  attribute SOFT_HLUTNM of \MOSI_i_11__3\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \MOSI_i_18__3\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \MOSI_i_3__3\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \channel[7]_i_20\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \clk_counter[1]_i_1__3\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \clk_counter[2]_i_1__3\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \clk_counter[3]_i_1__3\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \clk_counter[4]_i_1__3\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \clk_counter[4]_i_2__3\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \clk_counter[6]_i_1__3\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \clk_counter[6]_i_3__2\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \clk_counter[7]_i_1__3\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \clk_counter[7]_i_2__3\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \clk_counter[8]_i_2__3\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \clk_counter[8]_i_3__3\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \clk_counter[8]_i_4__2\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \data_out[23]_i_2__3\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \data_out[24]_i_2__3\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \data_out[25]_i_2__3\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \data_out[26]_i_2__3\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \data_out[27]_i_2__3\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \data_out[28]_i_2__3\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \data_out[29]_i_2__3\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \data_out[30]_i_2__3\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \data_out[31]_i_107__3\ : label is "soft_lutpair95";
  attribute HLUTNM : string;
  attribute HLUTNM of \data_out[31]_i_11__2\ : label is "lutpair3";
  attribute HLUTNM of \data_out[31]_i_19__3\ : label is "lutpair3";
  attribute SOFT_HLUTNM of \data_out[31]_i_2__3\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \data_out[31]_i_3__3\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \data_out[31]_i_4__3\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \data_out[31]_i_5__3\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \data_out[31]_i_69__3\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \data_out[31]_i_70__3\ : label is "soft_lutpair101";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \data_out_reg[31]_i_34__2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \data_out_reg[31]_i_35__2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \data_out_reg[31]_i_56__2\ : label is 11;
  attribute SOFT_HLUTNM of \done_cs_hold_counter[0]_i_1__3\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[1]_i_1__3\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[2]_i_1__3\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[3]_i_1__3\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[3]_i_2__3\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[6]_i_2__2\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \padding_counter[1]_i_1__3\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \padding_counter[2]_i_1__3\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \padding_counter[4]_i_2__2\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \padding_counter[5]_i_1__3\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \padding_counter[6]_i_2__2\ : label is "soft_lutpair111";
begin
  MOSI_E <= \^mosi_e\;
  data_out_E(15 downto 0) <= \^data_out_e\(15 downto 0);
ClockDivideByEight: entity work.cable_delay_tester_rhs_256_0_0_clock_divider_25
     port map (
      Q(2 downto 0) => \state__0\(2 downto 0),
      clk => clk,
      \counter[0]_i_3__3_0\(3) => \clk_counter_reg_n_0_[8]\,
      \counter[0]_i_3__3_0\(2) => \clk_counter_reg_n_0_[7]\,
      \counter[0]_i_3__3_0\(1) => \clk_counter_reg_n_0_[6]\,
      \counter[0]_i_3__3_0\(0) => \clk_counter_reg_n_0_[5]\
    );
\FSM_onehot_state[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7FFF"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \done_cs_hold_counter[6]_i_1__2_n_0\,
      I2 => Q(0),
      I3 => E(0),
      I4 => \FSM_onehot_state[14]_i_2\,
      I5 => \FSM_onehot_state[14]_i_2_0\,
      O => \FSM_sequential_state_reg[2]_0\
    );
\FSM_sequential_state[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3322333022220030"
    )
        port map (
      I0 => \FSM_sequential_state[0]_i_2__3_n_0\,
      I1 => \state__0\(2),
      I2 => \FSM_sequential_state_reg[0]_0\,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      I5 => \FSM_sequential_state[0]_i_3__3_n_0\,
      O => \state__1\(0)
    );
\FSM_sequential_state[0]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[6]\,
      I1 => \clk_counter_reg_n_0_[7]\,
      I2 => \clk_counter_reg_n_0_[5]\,
      I3 => \clk_counter_reg_n_0_[8]\,
      I4 => \FSM_sequential_state[0]_i_4__3_n_0\,
      O => \FSM_sequential_state[0]_i_2__3_n_0\
    );
\FSM_sequential_state[0]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \padding_counter_reg_n_0_[6]\,
      I1 => \FSM_sequential_state[1]_i_2__2_n_0\,
      O => \FSM_sequential_state[0]_i_3__3_n_0\
    );
\FSM_sequential_state[0]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[2]\,
      I1 => \clk_counter_reg_n_0_[3]\,
      I2 => \clk_counter_reg_n_0_[4]\,
      I3 => \clk_counter_reg_n_0_[1]\,
      I4 => \clk_counter_reg_n_0_[0]\,
      I5 => \state__0\(0),
      O => \FSM_sequential_state[0]_i_4__3_n_0\
    );
\FSM_sequential_state[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55510004"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(0),
      I2 => \FSM_sequential_state[1]_i_2__2_n_0\,
      I3 => \padding_counter_reg_n_0_[6]\,
      I4 => \state__0\(1),
      O => \FSM_sequential_state[1]_i_1__3_n_0\
    );
\FSM_sequential_state[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \padding_counter_reg_n_0_[5]\,
      I1 => \padding_counter_reg_n_0_[3]\,
      I2 => \padding_counter_reg_n_0_[0]\,
      I3 => \padding_counter_reg_n_0_[1]\,
      I4 => \padding_counter_reg_n_0_[2]\,
      I5 => \padding_counter_reg_n_0_[4]\,
      O => \FSM_sequential_state[1]_i_2__2_n_0\
    );
\FSM_sequential_state[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => \state__0\(2),
      O => \FSM_sequential_state[2]_i_1__3_n_0\
    );
\FSM_sequential_state[2]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEF0EE00"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[6]\,
      I1 => \FSM_sequential_state[2]_i_3__3_n_0\,
      I2 => \state__0\(1),
      I3 => \state__0\(2),
      I4 => \FSM_sequential_state[2]_i_4__3_n_0\,
      O => \state__1\(2)
    );
\FSM_sequential_state[2]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[5]\,
      I1 => \done_cs_hold_counter_reg_n_0_[3]\,
      I2 => \done_cs_hold_counter_reg_n_0_[0]\,
      I3 => \done_cs_hold_counter_reg_n_0_[1]\,
      I4 => \done_cs_hold_counter_reg_n_0_[2]\,
      I5 => \done_cs_hold_counter_reg_n_0_[4]\,
      O => \FSM_sequential_state[2]_i_3__3_n_0\
    );
\FSM_sequential_state[2]_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \FSM_sequential_state[1]_i_2__2_n_0\,
      I2 => \padding_counter_reg_n_0_[6]\,
      O => \FSM_sequential_state[2]_i_4__3_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \FSM_sequential_state[2]_i_1__3_n_0\,
      D => \state__1\(0),
      Q => \state__0\(0),
      R => SS(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \FSM_sequential_state[2]_i_1__3_n_0\,
      D => \FSM_sequential_state[1]_i_1__3_n_0\,
      Q => \state__0\(1),
      R => SS(0)
    );
\FSM_sequential_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \FSM_sequential_state[2]_i_1__3_n_0\,
      D => \state__1\(2),
      Q => \state__0\(2),
      R => SS(0)
    );
\MOSI_i_10__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FFFFFF47FF0000"
    )
        port map (
      I0 => MOSI_reg_0(19),
      I1 => \clk_counter[4]_i_2__3_n_0\,
      I2 => MOSI_reg_0(20),
      I3 => \MOSI_i_18__3_n_0\,
      I4 => \clk_counter[5]_i_2__3_n_0\,
      I5 => \MOSI_i_19__3_n_0\,
      O => \MOSI_i_10__3_n_0\
    );
\MOSI_i_11__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[3]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[2]\,
      O => \MOSI_i_11__3_n_0\
    );
\MOSI_i_12__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => MOSI_reg_0(11),
      I1 => \MOSI_reg_i_7__2_0\,
      I2 => \clk_counter[4]_i_2__3_n_0\,
      I3 => \MOSI_reg_i_7__2_1\,
      I4 => \MOSI_i_18__3_n_0\,
      I5 => \MOSI_reg_i_7__2_2\,
      O => \MOSI_i_12__3_n_0\
    );
\MOSI_i_13__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => MOSI_reg_0(7),
      I1 => MOSI_reg_0(8),
      I2 => \clk_counter[4]_i_2__3_n_0\,
      I3 => MOSI_reg_0(9),
      I4 => \MOSI_i_18__3_n_0\,
      I5 => MOSI_reg_0(10),
      O => \MOSI_i_13__3_n_0\
    );
\MOSI_i_14__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => MOSI_reg_0(3),
      I1 => MOSI_reg_0(4),
      I2 => \clk_counter[4]_i_2__3_n_0\,
      I3 => MOSI_reg_0(5),
      I4 => \MOSI_i_18__3_n_0\,
      I5 => MOSI_reg_0(6),
      O => \MOSI_i_14__3_n_0\
    );
\MOSI_i_15__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => MOSI_reg_0(22),
      I1 => MOSI_reg_0(0),
      I2 => \clk_counter[4]_i_2__3_n_0\,
      I3 => MOSI_reg_0(1),
      I4 => \MOSI_i_18__3_n_0\,
      I5 => MOSI_reg_0(2),
      O => \MOSI_i_15__3_n_0\
    );
\MOSI_i_16__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => MOSI_reg_0(15),
      I1 => MOSI_reg_0(16),
      I2 => \clk_counter[4]_i_2__3_n_0\,
      I3 => MOSI_reg_0(17),
      I4 => \MOSI_i_11__3_n_0\,
      I5 => MOSI_reg_0(18),
      O => \MOSI_i_16__3_n_0\
    );
\MOSI_i_17__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \MOSI_reg_i_9__2_0\,
      I1 => MOSI_reg_0(12),
      I2 => \clk_counter[4]_i_2__3_n_0\,
      I3 => MOSI_reg_0(13),
      I4 => \MOSI_i_11__3_n_0\,
      I5 => MOSI_reg_0(14),
      O => \MOSI_i_17__3_n_0\
    );
\MOSI_i_18__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[2]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => \clk_counter_reg_n_0_[0]\,
      I3 => \clk_counter_reg_n_0_[3]\,
      O => \MOSI_i_18__3_n_0\
    );
\MOSI_i_19__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F700F7F7"
    )
        port map (
      I0 => MOSI_reg_0(20),
      I1 => \MOSI_i_18__3_n_0\,
      I2 => \clk_counter_reg_n_0_[4]\,
      I3 => \clk_counter[4]_i_2__3_n_0\,
      I4 => MOSI_reg_0(21),
      O => \MOSI_i_19__3_n_0\
    );
\MOSI_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBABBAAA88A88AAA"
    )
        port map (
      I0 => \MOSI_i_2__3_n_0\,
      I1 => \MOSI_i_3__3_n_0\,
      I2 => \state__0\(0),
      I3 => \state__0\(2),
      I4 => \state__0\(1),
      I5 => \^mosi_e\,
      O => \MOSI_i_1__3_n_0\
    );
\MOSI_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F004040"
    )
        port map (
      I0 => \MOSI_i_4__3_n_0\,
      I1 => \MOSI_i_5__3_n_0\,
      I2 => \state__0\(1),
      I3 => MOSI_reg_0(22),
      I4 => \state__0\(0),
      I5 => \state__0\(2),
      O => \MOSI_i_2__3_n_0\
    );
\MOSI_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \MOSI_i_6__3_n_0\,
      I1 => \state__0\(2),
      I2 => \clk_counter_reg_n_0_[2]\,
      I3 => \clk_counter_reg_n_0_[1]\,
      I4 => \clk_counter_reg_n_0_[0]\,
      O => \MOSI_i_3__3_n_0\
    );
\MOSI_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202100252521552"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[7]\,
      I1 => \MOSI_reg_i_7__2_n_0\,
      I2 => \clk_counter_reg_n_0_[6]\,
      I3 => \clk_counter_reg_n_0_[5]\,
      I4 => \clk_counter[8]_i_4__2_n_0\,
      I5 => \MOSI_reg_i_8__2_n_0\,
      O => \MOSI_i_4__3_n_0\
    );
\MOSI_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"771777D7CCFCFFFF"
    )
        port map (
      I0 => \MOSI_reg_i_9__2_n_0\,
      I1 => \clk_counter_reg_n_0_[6]\,
      I2 => \clk_counter_reg_n_0_[5]\,
      I3 => \clk_counter[8]_i_4__2_n_0\,
      I4 => \MOSI_i_10__3_n_0\,
      I5 => \clk_counter_reg_n_0_[7]\,
      O => \MOSI_i_5__3_n_0\
    );
\MOSI_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFDFFFDFDFDF"
    )
        port map (
      I0 => \clk_counter[6]_i_2__3_n_0\,
      I1 => \clk_counter[7]_i_2__3_n_0\,
      I2 => \clk_counter[8]_i_3__3_n_0\,
      I3 => \clk_counter[5]_i_2__3_n_0\,
      I4 => \MOSI_i_11__3_n_0\,
      I5 => \clk_counter_reg_n_0_[4]\,
      O => \MOSI_i_6__3_n_0\
    );
MOSI_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \MOSI_i_1__3_n_0\,
      Q => \^mosi_e\,
      R => SS(0)
    );
\MOSI_reg_i_7__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \MOSI_i_12__3_n_0\,
      I1 => \MOSI_i_13__3_n_0\,
      O => \MOSI_reg_i_7__2_n_0\,
      S => \clk_counter[5]_i_2__3_n_0\
    );
\MOSI_reg_i_8__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \MOSI_i_14__3_n_0\,
      I1 => \MOSI_i_15__3_n_0\,
      O => \MOSI_reg_i_8__2_n_0\,
      S => \clk_counter[5]_i_2__3_n_0\
    );
\MOSI_reg_i_9__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \MOSI_i_16__3_n_0\,
      I1 => \MOSI_i_17__3_n_0\,
      O => \MOSI_reg_i_9__2_n_0\,
      S => \clk_counter[5]_i_2__3_n_0\
    );
\channel[7]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => \state__0\(2),
      O => \FSM_sequential_state_reg[1]_0\
    );
\clk_counter[0]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \clk_counter_reg_n_0_[0]\,
      O => \clk_counter[0]_i_1__3_n_0\
    );
\clk_counter[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[1]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \state__0\(1),
      O => \clk_counter[1]_i_1__3_n_0\
    );
\clk_counter[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DDD7"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \clk_counter_reg_n_0_[2]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[0]\,
      O => \clk_counter[2]_i_1__3_n_0\
    );
\clk_counter[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA9FFFF"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[3]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[2]\,
      I4 => \state__0\(1),
      O => \clk_counter[3]_i_1__3_n_0\
    );
\clk_counter[4]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \clk_counter[4]_i_2__3_n_0\,
      O => \clk_counter[4]_i_1__3_n_0\
    );
\clk_counter[4]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[4]\,
      I1 => \clk_counter_reg_n_0_[2]\,
      I2 => \clk_counter_reg_n_0_[3]\,
      I3 => \clk_counter_reg_n_0_[0]\,
      I4 => \clk_counter_reg_n_0_[1]\,
      O => \clk_counter[4]_i_2__3_n_0\
    );
\clk_counter[5]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \clk_counter[5]_i_2__3_n_0\,
      I1 => \state__0\(1),
      O => \clk_counter[5]_i_1__3_n_0\
    );
\clk_counter[5]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[5]\,
      I1 => \clk_counter_reg_n_0_[4]\,
      I2 => \clk_counter_reg_n_0_[3]\,
      I3 => \clk_counter_reg_n_0_[2]\,
      I4 => \clk_counter_reg_n_0_[0]\,
      I5 => \clk_counter_reg_n_0_[1]\,
      O => \clk_counter[5]_i_2__3_n_0\
    );
\clk_counter[6]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \clk_counter[6]_i_2__3_n_0\,
      O => clk_counter(6)
    );
\clk_counter[6]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[6]\,
      I1 => \clk_counter_reg_n_0_[5]\,
      I2 => \clk_counter[6]_i_3__2_n_0\,
      I3 => \clk_counter_reg_n_0_[2]\,
      I4 => \clk_counter_reg_n_0_[3]\,
      I5 => \clk_counter_reg_n_0_[4]\,
      O => \clk_counter[6]_i_2__3_n_0\
    );
\clk_counter[6]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[0]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      O => \clk_counter[6]_i_3__2_n_0\
    );
\clk_counter[7]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \clk_counter[7]_i_2__3_n_0\,
      I1 => \state__0\(1),
      O => \clk_counter[7]_i_1__3_n_0\
    );
\clk_counter[7]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA9A"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[7]\,
      I1 => \clk_counter_reg_n_0_[6]\,
      I2 => \clk_counter[8]_i_4__2_n_0\,
      I3 => \clk_counter_reg_n_0_[5]\,
      O => \clk_counter[7]_i_2__3_n_0\
    );
\clk_counter[8]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(0),
      O => \clk_counter[8]_i_1__3_n_0\
    );
\clk_counter[8]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \clk_counter[8]_i_3__3_n_0\,
      O => \clk_counter[8]_i_2__3_n_0\
    );
\clk_counter[8]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002FFFD"
    )
        port map (
      I0 => \clk_counter[8]_i_4__2_n_0\,
      I1 => \clk_counter_reg_n_0_[6]\,
      I2 => \clk_counter_reg_n_0_[7]\,
      I3 => \clk_counter_reg_n_0_[5]\,
      I4 => \clk_counter_reg_n_0_[8]\,
      O => \clk_counter[8]_i_3__3_n_0\
    );
\clk_counter[8]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[1]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[2]\,
      I3 => \clk_counter_reg_n_0_[3]\,
      I4 => \clk_counter_reg_n_0_[4]\,
      O => \clk_counter[8]_i_4__2_n_0\
    );
\clk_counter_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__3_n_0\,
      D => \clk_counter[0]_i_1__3_n_0\,
      Q => \clk_counter_reg_n_0_[0]\,
      S => SS(0)
    );
\clk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__3_n_0\,
      D => \clk_counter[1]_i_1__3_n_0\,
      Q => \clk_counter_reg_n_0_[1]\,
      R => SS(0)
    );
\clk_counter_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__3_n_0\,
      D => \clk_counter[2]_i_1__3_n_0\,
      Q => \clk_counter_reg_n_0_[2]\,
      S => SS(0)
    );
\clk_counter_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__3_n_0\,
      D => \clk_counter[3]_i_1__3_n_0\,
      Q => \clk_counter_reg_n_0_[3]\,
      S => SS(0)
    );
\clk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__3_n_0\,
      D => \clk_counter[4]_i_1__3_n_0\,
      Q => \clk_counter_reg_n_0_[4]\,
      S => SS(0)
    );
\clk_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__3_n_0\,
      D => \clk_counter[5]_i_1__3_n_0\,
      Q => \clk_counter_reg_n_0_[5]\,
      R => SS(0)
    );
\clk_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__3_n_0\,
      D => clk_counter(6),
      Q => \clk_counter_reg_n_0_[6]\,
      R => SS(0)
    );
\clk_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__3_n_0\,
      D => \clk_counter[7]_i_1__3_n_0\,
      Q => \clk_counter_reg_n_0_[7]\,
      R => SS(0)
    );
\clk_counter_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__3_n_0\,
      D => \clk_counter[8]_i_2__3_n_0\,
      Q => \clk_counter_reg_n_0_[8]\,
      S => SS(0)
    );
\data_out[16]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__3_n_0\,
      I2 => \data_out[24]_i_2__3_n_0\,
      I3 => \data_out[23]_i_2__3_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_e\(0),
      O => \data_out[16]_i_1__3_n_0\
    );
\data_out[17]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__3_n_0\,
      I2 => \data_out[25]_i_2__3_n_0\,
      I3 => \data_out[23]_i_2__3_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_e\(1),
      O => \data_out[17]_i_1__3_n_0\
    );
\data_out[18]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__3_n_0\,
      I2 => \data_out[26]_i_2__3_n_0\,
      I3 => \data_out[23]_i_2__3_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_e\(2),
      O => \data_out[18]_i_1__3_n_0\
    );
\data_out[19]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__3_n_0\,
      I2 => \data_out[27]_i_2__3_n_0\,
      I3 => \data_out[23]_i_2__3_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_e\(3),
      O => \data_out[19]_i_1__3_n_0\
    );
\data_out[20]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__3_n_0\,
      I2 => \data_out[28]_i_2__3_n_0\,
      I3 => \data_out[23]_i_2__3_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_e\(4),
      O => \data_out[20]_i_1__3_n_0\
    );
\data_out[21]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__3_n_0\,
      I2 => \data_out[29]_i_2__3_n_0\,
      I3 => \data_out[23]_i_2__3_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_e\(5),
      O => \data_out[21]_i_1__3_n_0\
    );
\data_out[22]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__3_n_0\,
      I2 => \data_out[30]_i_2__3_n_0\,
      I3 => \data_out[23]_i_2__3_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_e\(6),
      O => \data_out[22]_i_1__3_n_0\
    );
\data_out[23]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__3_n_0\,
      I2 => \data_out[31]_i_4__3_n_0\,
      I3 => \data_out[23]_i_2__3_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_e\(7),
      O => \data_out[23]_i_1__3_n_0\
    );
\data_out[23]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__3_n_13\,
      I1 => \data_out[31]_i_9__3_n_0\,
      O => \data_out[23]_i_2__3_n_0\
    );
\data_out[24]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__3_n_0\,
      I2 => \data_out[31]_i_5__3_n_0\,
      I3 => \data_out[24]_i_2__3_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_e\(8),
      O => \data_out[24]_i_1__3_n_0\
    );
\data_out[24]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \data_out_reg[31]_i_7__3_n_15\,
      I2 => data_out10(0),
      I3 => \data_out[27]_i_3__3_n_0\,
      O => \data_out[24]_i_2__3_n_0\
    );
\data_out[25]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__3_n_0\,
      I2 => \data_out[31]_i_5__3_n_0\,
      I3 => \data_out[25]_i_2__3_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_e\(9),
      O => \data_out[25]_i_1__3_n_0\
    );
\data_out[25]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => data_out10(0),
      I1 => \state__0\(1),
      I2 => \data_out_reg[31]_i_7__3_n_15\,
      I3 => \data_out[27]_i_3__3_n_0\,
      O => \data_out[25]_i_2__3_n_0\
    );
\data_out[26]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__3_n_0\,
      I2 => \data_out[31]_i_5__3_n_0\,
      I3 => \data_out[26]_i_2__3_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_e\(10),
      O => \data_out[26]_i_1__3_n_0\
    );
\data_out[26]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \state__0\(1),
      I1 => data_out10(0),
      I2 => \data_out_reg[31]_i_7__3_n_15\,
      I3 => \data_out[27]_i_3__3_n_0\,
      O => \data_out[26]_i_2__3_n_0\
    );
\data_out[27]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__3_n_0\,
      I2 => \data_out[31]_i_5__3_n_0\,
      I3 => \data_out[27]_i_2__3_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_e\(11),
      O => \data_out[27]_i_1__3_n_0\
    );
\data_out[27]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => data_out10(0),
      I1 => \state__0\(1),
      I2 => \data_out_reg[31]_i_7__3_n_15\,
      I3 => \data_out[27]_i_3__3_n_0\,
      O => \data_out[27]_i_2__3_n_0\
    );
\data_out[27]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__3_n_14\,
      I1 => \data_out_reg[31]_i_6__2_n_13\,
      I2 => data_out2,
      I3 => \data_out_reg[31]_i_6__2_n_15\,
      I4 => \data_out_reg[31]_i_6__2_n_14\,
      I5 => data_out3,
      O => \data_out[27]_i_3__3_n_0\
    );
\data_out[28]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__3_n_0\,
      I2 => \data_out[31]_i_5__3_n_0\,
      I3 => \data_out[28]_i_2__3_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_e\(12),
      O => \data_out[28]_i_1__3_n_0\
    );
\data_out[28]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \data_out[31]_i_8__2_n_0\,
      I1 => \state__0\(1),
      I2 => \data_out_reg[31]_i_7__3_n_15\,
      I3 => data_out10(0),
      O => \data_out[28]_i_2__3_n_0\
    );
\data_out[29]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__3_n_0\,
      I2 => \data_out[31]_i_5__3_n_0\,
      I3 => \data_out[29]_i_2__3_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_e\(13),
      O => \data_out[29]_i_1__3_n_0\
    );
\data_out[29]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \data_out[31]_i_8__2_n_0\,
      I1 => data_out10(0),
      I2 => \state__0\(1),
      I3 => \data_out_reg[31]_i_7__3_n_15\,
      O => \data_out[29]_i_2__3_n_0\
    );
\data_out[30]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__3_n_0\,
      I2 => \data_out[31]_i_5__3_n_0\,
      I3 => \data_out[30]_i_2__3_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_e\(14),
      O => \data_out[30]_i_1__3_n_0\
    );
\data_out[30]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \data_out[31]_i_8__2_n_0\,
      I1 => \state__0\(1),
      I2 => data_out10(0),
      I3 => \data_out_reg[31]_i_7__3_n_15\,
      O => \data_out[30]_i_2__3_n_0\
    );
\data_out[31]_i_100__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__2_n_5\,
      O => \data_out[31]_i_100__3_n_0\
    );
\data_out[31]_i_101__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__2_n_5\,
      O => \data_out[31]_i_101__3_n_0\
    );
\data_out[31]_i_102__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__2_n_5\,
      O => data_out10(28)
    );
\data_out[31]_i_103__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__2_n_5\,
      O => \data_out[31]_i_103__3_n_0\
    );
\data_out[31]_i_104__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__2_n_5\,
      O => \data_out[31]_i_104__3_n_0\
    );
\data_out[31]_i_105__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__2_n_5\,
      O => \data_out[31]_i_105__3_n_0\
    );
\data_out[31]_i_106__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => oversample_offset_E(3),
      I1 => oversample_offset_E(1),
      I2 => oversample_offset_E(0),
      I3 => oversample_offset_E(2),
      O => \data_out[31]_i_106__3_n_0\
    );
\data_out[31]_i_107__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[2]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => \clk_counter_reg_n_0_[0]\,
      O => \data_out[31]_i_107__3_n_0\
    );
\data_out[31]_i_10__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => oversample_offset_E(6),
      I1 => \clk_counter[6]_i_2__3_n_0\,
      O => \data_out[31]_i_10__2_n_0\
    );
\data_out[31]_i_11__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => oversample_offset_E(5),
      I1 => \clk_counter[5]_i_2__3_n_0\,
      O => \data_out[31]_i_11__2_n_0\
    );
\data_out[31]_i_12__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => oversample_offset_E(5),
      I1 => \clk_counter[5]_i_2__3_n_0\,
      O => \data_out[31]_i_12__3_n_0\
    );
\data_out[31]_i_13__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888882"
    )
        port map (
      I0 => oversample_offset_E(3),
      I1 => \clk_counter_reg_n_0_[3]\,
      I2 => \clk_counter_reg_n_0_[0]\,
      I3 => \clk_counter_reg_n_0_[1]\,
      I4 => \clk_counter_reg_n_0_[2]\,
      O => \data_out[31]_i_13__3_n_0\
    );
\data_out[31]_i_14__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[0]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => \clk_counter_reg_n_0_[2]\,
      O => \data_out[31]_i_14__2_n_0\
    );
\data_out[31]_i_15__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[0]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      O => \data_out[31]_i_15__3_n_0\
    );
\data_out[31]_i_16__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[0]\,
      O => \data_out[31]_i_16__3_n_0\
    );
\data_out[31]_i_17__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \data_out[31]_i_10__2_n_0\,
      I1 => \clk_counter[7]_i_2__3_n_0\,
      I2 => oversample_offset_E(7),
      O => \data_out[31]_i_17__3_n_0\
    );
\data_out[31]_i_18__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => oversample_offset_E(6),
      I1 => \clk_counter[6]_i_2__3_n_0\,
      I2 => \data_out[31]_i_11__2_n_0\,
      O => \data_out[31]_i_18__3_n_0\
    );
\data_out[31]_i_19__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9699"
    )
        port map (
      I0 => oversample_offset_E(5),
      I1 => \clk_counter[5]_i_2__3_n_0\,
      I2 => \clk_counter[4]_i_2__3_n_0\,
      I3 => oversample_offset_E(4),
      O => \data_out[31]_i_19__3_n_0\
    );
\data_out[31]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__3_n_0\,
      I2 => \data_out[31]_i_4__3_n_0\,
      I3 => \data_out[31]_i_5__3_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_e\(15),
      O => \data_out[31]_i_1__3_n_0\
    );
\data_out[31]_i_20__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \data_out[31]_i_13__3_n_0\,
      I1 => \clk_counter[4]_i_2__3_n_0\,
      I2 => oversample_offset_E(4),
      O => \data_out[31]_i_20__3_n_0\
    );
\data_out[31]_i_21__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA955565556AAA9"
    )
        port map (
      I0 => oversample_offset_E(2),
      I1 => \clk_counter_reg_n_0_[2]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[0]\,
      I4 => \clk_counter_reg_n_0_[3]\,
      I5 => oversample_offset_E(3),
      O => \data_out[31]_i_21__3_n_0\
    );
\data_out[31]_i_22__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A956"
    )
        port map (
      I0 => oversample_offset_E(2),
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[2]\,
      O => \data_out[31]_i_22__3_n_0\
    );
\data_out[31]_i_23__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[1]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => oversample_offset_E(1),
      O => \data_out[31]_i_23__2_n_0\
    );
\data_out[31]_i_24__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => oversample_offset_E(0),
      I1 => \clk_counter_reg_n_0_[0]\,
      O => \data_out[31]_i_24__3_n_0\
    );
\data_out[31]_i_25__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__2_n_5\,
      O => \data_out[31]_i_25__3_n_0\
    );
\data_out[31]_i_26__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__2_n_5\,
      O => \data_out[31]_i_26__3_n_0\
    );
\data_out[31]_i_28__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(6),
      O => \data_out[31]_i_28__3_n_0\
    );
\data_out[31]_i_29__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(5),
      O => \data_out[31]_i_29__3_n_0\
    );
\data_out[31]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => MISO_E,
      I1 => \state__0\(2),
      I2 => \state__0\(1),
      O => data_out1_in(31)
    );
\data_out[31]_i_30__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(4),
      O => \data_out[31]_i_30__3_n_0\
    );
\data_out[31]_i_31__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(3),
      O => \data_out[31]_i_31__3_n_0\
    );
\data_out[31]_i_32__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(2),
      O => \data_out[31]_i_32__3_n_0\
    );
\data_out[31]_i_33__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(1),
      O => \data_out[31]_i_33__2_n_0\
    );
\data_out[31]_i_36__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__3_n_11\,
      I1 => \data_out_reg[31]_i_65__3_n_11\,
      I2 => \data_out_reg[31]_i_66__3_n_15\,
      I3 => \data_out_reg[31]_i_66__3_n_10\,
      O => \data_out[31]_i_36__3_n_0\
    );
\data_out[31]_i_37__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \data_out_reg[31]_i_65__3_n_13\,
      I1 => \data_out_reg[31]_i_65__3_n_10\,
      I2 => \data_out_reg[31]_i_67__3_n_3\,
      I3 => \data_out_reg[31]_i_7__3_n_8\,
      O => \data_out[31]_i_37__3_n_0\
    );
\data_out[31]_i_38__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \data_out_reg[31]_i_67__3_n_13\,
      I1 => \data_out_reg[31]_i_67__3_n_12\,
      I2 => \data_out_reg[31]_i_7__3_n_12\,
      I3 => \data_out_reg[31]_i_66__3_n_8\,
      O => \data_out[31]_i_38__3_n_0\
    );
\data_out[31]_i_39__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__3_n_9\,
      I1 => \data_out_reg[31]_i_67__3_n_14\,
      I2 => \data_out_reg[31]_i_7__3_n_10\,
      I3 => \data_out_reg[31]_i_65__3_n_14\,
      O => \data_out[31]_i_39__3_n_0\
    );
\data_out[31]_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      O => \data_out[31]_i_3__3_n_0\
    );
\data_out[31]_i_40__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \data_out_reg[31]_i_66__3_n_13\,
      I1 => \data_out_reg[31]_i_66__3_n_11\,
      I2 => \data_out_reg[31]_i_65__3_n_9\,
      I3 => \data_out_reg[31]_i_67__3_n_15\,
      O => \data_out[31]_i_40__3_n_0\
    );
\data_out[31]_i_41__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \data_out_reg[31]_i_65__3_n_15\,
      I1 => \data_out_reg[31]_i_66__3_n_9\,
      I2 => \data_out_reg[31]_i_66__3_n_12\,
      I3 => \data_out_reg[31]_i_65__3_n_12\,
      I4 => \data_out_reg[31]_i_66__3_n_14\,
      I5 => \data_out_reg[31]_i_65__3_n_8\,
      O => \data_out[31]_i_41__3_n_0\
    );
\data_out[31]_i_42__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_counter[8]_i_3__3_n_0\,
      O => \data_out[31]_i_42__2_n_0\
    );
\data_out[31]_i_43__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => oversample_offset_E(7),
      I1 => \clk_counter[7]_i_2__3_n_0\,
      O => \data_out[31]_i_43__3_n_0\
    );
\data_out[31]_i_44__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002FFFD"
    )
        port map (
      I0 => \clk_counter[8]_i_4__2_n_0\,
      I1 => \clk_counter_reg_n_0_[6]\,
      I2 => \clk_counter_reg_n_0_[7]\,
      I3 => \clk_counter_reg_n_0_[5]\,
      I4 => \clk_counter_reg_n_0_[8]\,
      O => \data_out[31]_i_44__3_n_0\
    );
\data_out[31]_i_45__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \clk_counter[7]_i_2__3_n_0\,
      I1 => oversample_offset_E(7),
      I2 => \clk_counter[8]_i_3__3_n_0\,
      O => \data_out[31]_i_45__3_n_0\
    );
\data_out[31]_i_46__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => oversample_offset_E(7),
      I1 => \data_out[31]_i_68__2_n_0\,
      I2 => \clk_counter[8]_i_3__3_n_0\,
      O => \data_out[31]_i_46__3_n_0\
    );
\data_out[31]_i_47__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"157C0154"
    )
        port map (
      I0 => \clk_counter[7]_i_2__3_n_0\,
      I1 => oversample_offset_E(6),
      I2 => \data_out[31]_i_69__3_n_0\,
      I3 => oversample_offset_E(7),
      I4 => \clk_counter[6]_i_2__3_n_0\,
      O => \data_out[31]_i_47__3_n_0\
    );
\data_out[31]_i_48__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"751C5104"
    )
        port map (
      I0 => \clk_counter[5]_i_2__3_n_0\,
      I1 => oversample_offset_E(4),
      I2 => \data_out[31]_i_70__3_n_0\,
      I3 => oversample_offset_E(5),
      I4 => \clk_counter[4]_i_2__3_n_0\,
      O => \data_out[31]_i_48__3_n_0\
    );
\data_out[31]_i_49__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E000006061E1E7E"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[2]\,
      I1 => \clk_counter[6]_i_3__2_n_0\,
      I2 => \clk_counter_reg_n_0_[3]\,
      I3 => oversample_offset_E(1),
      I4 => oversample_offset_E(2),
      I5 => oversample_offset_E(3),
      O => \data_out[31]_i_49__3_n_0\
    );
\data_out[31]_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => data_out10(0),
      I1 => \state__0\(1),
      I2 => \data_out_reg[31]_i_7__3_n_15\,
      I3 => \data_out[31]_i_8__2_n_0\,
      O => \data_out[31]_i_4__3_n_0\
    );
\data_out[31]_i_50__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7C04"
    )
        port map (
      I0 => oversample_offset_E(0),
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => oversample_offset_E(1),
      O => \data_out[31]_i_50__3_n_0\
    );
\data_out[31]_i_51__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \clk_counter[8]_i_3__3_n_0\,
      I1 => oversample_offset_E(7),
      I2 => \data_out[31]_i_68__2_n_0\,
      O => \data_out[31]_i_51__3_n_0\
    );
\data_out[31]_i_52__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60090660"
    )
        port map (
      I0 => oversample_offset_E(7),
      I1 => \clk_counter[7]_i_2__3_n_0\,
      I2 => oversample_offset_E(6),
      I3 => \data_out[31]_i_69__3_n_0\,
      I4 => \clk_counter[6]_i_2__3_n_0\,
      O => \data_out[31]_i_52__3_n_0\
    );
\data_out[31]_i_53__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888882222222"
    )
        port map (
      I0 => \data_out[31]_i_71__3_n_0\,
      I1 => oversample_offset_E(4),
      I2 => oversample_offset_E(3),
      I3 => oversample_offset_E(1),
      I4 => oversample_offset_E(2),
      I5 => \clk_counter[4]_i_2__3_n_0\,
      O => \data_out[31]_i_53__3_n_0\
    );
\data_out[31]_i_54__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9006066006606009"
    )
        port map (
      I0 => oversample_offset_E(3),
      I1 => \clk_counter_reg_n_0_[3]\,
      I2 => oversample_offset_E(1),
      I3 => oversample_offset_E(2),
      I4 => \clk_counter_reg_n_0_[2]\,
      I5 => \clk_counter[6]_i_3__2_n_0\,
      O => \data_out[31]_i_54__3_n_0\
    );
\data_out[31]_i_55__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9006"
    )
        port map (
      I0 => oversample_offset_E(1),
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => oversample_offset_E(0),
      I3 => \clk_counter_reg_n_0_[0]\,
      O => \data_out[31]_i_55__3_n_0\
    );
\data_out[31]_i_57__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__3_n_0\,
      I1 => oversample_offset_E(6),
      I2 => oversample_offset_E(7),
      O => \data_out[31]_i_57__3_n_0\
    );
\data_out[31]_i_58__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__3_n_0\,
      I1 => oversample_offset_E(6),
      I2 => oversample_offset_E(7),
      O => \data_out[31]_i_58__3_n_0\
    );
\data_out[31]_i_59__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__3_n_0\,
      I1 => oversample_offset_E(6),
      I2 => oversample_offset_E(7),
      O => \data_out[31]_i_59__3_n_0\
    );
\data_out[31]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__3_n_13\,
      I1 => \data_out[31]_i_9__3_n_0\,
      O => \data_out[31]_i_5__3_n_0\
    );
\data_out[31]_i_60__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__3_n_0\,
      I1 => oversample_offset_E(6),
      I2 => oversample_offset_E(7),
      O => \data_out[31]_i_60__2_n_0\
    );
\data_out[31]_i_61__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__3_n_0\,
      I1 => oversample_offset_E(6),
      I2 => oversample_offset_E(7),
      O => \data_out[31]_i_61__3_n_0\
    );
\data_out[31]_i_62__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__3_n_0\,
      I1 => oversample_offset_E(6),
      I2 => oversample_offset_E(7),
      O => \data_out[31]_i_62__3_n_0\
    );
\data_out[31]_i_63__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__3_n_0\,
      I1 => oversample_offset_E(6),
      I2 => oversample_offset_E(7),
      O => \data_out[31]_i_63__3_n_0\
    );
\data_out[31]_i_64__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__3_n_0\,
      I1 => oversample_offset_E(6),
      I2 => oversample_offset_E(7),
      O => \data_out[31]_i_64__3_n_0\
    );
\data_out[31]_i_68__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000015555555"
    )
        port map (
      I0 => oversample_offset_E(6),
      I1 => oversample_offset_E(4),
      I2 => oversample_offset_E(3),
      I3 => oversample_offset_E(1),
      I4 => oversample_offset_E(2),
      I5 => oversample_offset_E(5),
      O => \data_out[31]_i_68__2_n_0\
    );
\data_out[31]_i_69__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => oversample_offset_E(5),
      I1 => oversample_offset_E(2),
      I2 => oversample_offset_E(1),
      I3 => oversample_offset_E(3),
      I4 => oversample_offset_E(4),
      O => \data_out[31]_i_69__3_n_0\
    );
\data_out[31]_i_70__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => oversample_offset_E(2),
      I1 => oversample_offset_E(1),
      I2 => oversample_offset_E(3),
      O => \data_out[31]_i_70__3_n_0\
    );
\data_out[31]_i_71__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA95555555"
    )
        port map (
      I0 => \clk_counter[5]_i_2__3_n_0\,
      I1 => oversample_offset_E(4),
      I2 => oversample_offset_E(3),
      I3 => oversample_offset_E(1),
      I4 => oversample_offset_E(2),
      I5 => oversample_offset_E(5),
      O => \data_out[31]_i_71__3_n_0\
    );
\data_out[31]_i_72__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \data_out[31]_i_85__3_n_0\,
      I1 => oversample_offset_E(6),
      I2 => oversample_offset_E(7),
      I3 => \clk_counter[8]_i_3__3_n_0\,
      O => \data_out[31]_i_72__3_n_0\
    );
\data_out[31]_i_73__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A802EA83"
    )
        port map (
      I0 => \clk_counter[7]_i_2__3_n_0\,
      I1 => oversample_offset_E(6),
      I2 => \data_out[31]_i_85__3_n_0\,
      I3 => oversample_offset_E(7),
      I4 => \clk_counter[6]_i_2__3_n_0\,
      O => \data_out[31]_i_73__3_n_0\
    );
\data_out[31]_i_74__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A883EA"
    )
        port map (
      I0 => \clk_counter[5]_i_2__3_n_0\,
      I1 => oversample_offset_E(4),
      I2 => \data_out[31]_i_106__3_n_0\,
      I3 => oversample_offset_E(5),
      I4 => \clk_counter[4]_i_2__3_n_0\,
      O => \data_out[31]_i_74__3_n_0\
    );
\data_out[31]_i_75__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA80002EEEA8883"
    )
        port map (
      I0 => \MOSI_i_11__3_n_0\,
      I1 => oversample_offset_E(2),
      I2 => oversample_offset_E(0),
      I3 => oversample_offset_E(1),
      I4 => oversample_offset_E(3),
      I5 => \data_out[31]_i_107__3_n_0\,
      O => \data_out[31]_i_75__3_n_0\
    );
\data_out[31]_i_76__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8247"
    )
        port map (
      I0 => oversample_offset_E(1),
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => \clk_counter_reg_n_0_[0]\,
      I3 => oversample_offset_E(0),
      O => \data_out[31]_i_76__2_n_0\
    );
\data_out[31]_i_77__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__3_n_0\,
      I1 => oversample_offset_E(6),
      I2 => oversample_offset_E(7),
      O => \data_out[31]_i_77__3_n_0\
    );
\data_out[31]_i_78__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__3_n_0\,
      I1 => oversample_offset_E(6),
      I2 => oversample_offset_E(7),
      O => \data_out[31]_i_78__3_n_0\
    );
\data_out[31]_i_79__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__3_n_0\,
      I1 => oversample_offset_E(6),
      I2 => oversample_offset_E(7),
      O => \data_out[31]_i_79__3_n_0\
    );
\data_out[31]_i_80__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \data_out[31]_i_85__3_n_0\,
      I1 => oversample_offset_E(6),
      I2 => oversample_offset_E(7),
      I3 => \clk_counter[8]_i_3__3_n_0\,
      O => \data_out[31]_i_80__3_n_0\
    );
\data_out[31]_i_81__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60090660"
    )
        port map (
      I0 => oversample_offset_E(7),
      I1 => \clk_counter[7]_i_2__3_n_0\,
      I2 => oversample_offset_E(6),
      I3 => \data_out[31]_i_85__3_n_0\,
      I4 => \clk_counter[6]_i_2__3_n_0\,
      O => \data_out[31]_i_81__3_n_0\
    );
\data_out[31]_i_82__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90060990"
    )
        port map (
      I0 => oversample_offset_E(5),
      I1 => \clk_counter[5]_i_2__3_n_0\,
      I2 => oversample_offset_E(4),
      I3 => \data_out[31]_i_106__3_n_0\,
      I4 => \clk_counter[4]_i_2__3_n_0\,
      O => \data_out[31]_i_82__2_n_0\
    );
\data_out[31]_i_83__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9090900609090990"
    )
        port map (
      I0 => oversample_offset_E(3),
      I1 => \MOSI_i_18__3_n_0\,
      I2 => oversample_offset_E(2),
      I3 => oversample_offset_E(0),
      I4 => oversample_offset_E(1),
      I5 => \data_out[31]_i_107__3_n_0\,
      O => \data_out[31]_i_83__3_n_0\
    );
\data_out[31]_i_84__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2814"
    )
        port map (
      I0 => oversample_offset_E(1),
      I1 => oversample_offset_E(0),
      I2 => \clk_counter_reg_n_0_[0]\,
      I3 => \clk_counter_reg_n_0_[1]\,
      O => \data_out[31]_i_84__2_n_0\
    );
\data_out[31]_i_85__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => oversample_offset_E(5),
      I1 => oversample_offset_E(3),
      I2 => oversample_offset_E(1),
      I3 => oversample_offset_E(0),
      I4 => oversample_offset_E(2),
      I5 => oversample_offset_E(4),
      O => \data_out[31]_i_85__3_n_0\
    );
\data_out[31]_i_86__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__2_n_5\,
      O => \data_out[31]_i_86__2_n_0\
    );
\data_out[31]_i_87__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__2_n_5\,
      O => \data_out[31]_i_87__3_n_0\
    );
\data_out[31]_i_88__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__2_n_5\,
      O => \data_out[31]_i_88__3_n_0\
    );
\data_out[31]_i_89__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__2_n_5\,
      O => \data_out[31]_i_89__3_n_0\
    );
\data_out[31]_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__3_n_14\,
      I1 => \data_out_reg[31]_i_6__2_n_13\,
      I2 => data_out2,
      I3 => \data_out_reg[31]_i_6__2_n_15\,
      I4 => \data_out_reg[31]_i_6__2_n_14\,
      I5 => data_out3,
      O => \data_out[31]_i_8__2_n_0\
    );
\data_out[31]_i_90__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__2_n_5\,
      O => \data_out[31]_i_90__3_n_0\
    );
\data_out[31]_i_91__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__2_n_5\,
      O => \data_out[31]_i_91__3_n_0\
    );
\data_out[31]_i_92__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__2_n_5\,
      O => \data_out[31]_i_92__3_n_0\
    );
\data_out[31]_i_93__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__2_n_5\,
      O => \data_out[31]_i_93__3_n_0\
    );
\data_out[31]_i_94__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__2_n_5\,
      O => \data_out[31]_i_94__3_n_0\
    );
\data_out[31]_i_95__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__2_n_5\,
      O => \data_out[31]_i_95__3_n_0\
    );
\data_out[31]_i_96__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__2_n_5\,
      O => \data_out[31]_i_96__3_n_0\
    );
\data_out[31]_i_97__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__2_n_5\,
      O => \data_out[31]_i_97__3_n_0\
    );
\data_out[31]_i_98__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__2_n_5\,
      O => \data_out[31]_i_98__3_n_0\
    );
\data_out[31]_i_99__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__2_n_5\,
      O => \data_out[31]_i_99__3_n_0\
    );
\data_out[31]_i_9__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \data_out[31]_i_36__3_n_0\,
      I1 => \data_out[31]_i_37__3_n_0\,
      I2 => \data_out[31]_i_38__3_n_0\,
      I3 => \data_out[31]_i_39__3_n_0\,
      I4 => \data_out[31]_i_40__3_n_0\,
      I5 => \data_out[31]_i_41__3_n_0\,
      O => \data_out[31]_i_9__3_n_0\
    );
\data_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[16]_i_1__3_n_0\,
      Q => \^data_out_e\(0),
      R => SS(0)
    );
\data_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[17]_i_1__3_n_0\,
      Q => \^data_out_e\(1),
      R => SS(0)
    );
\data_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[18]_i_1__3_n_0\,
      Q => \^data_out_e\(2),
      R => SS(0)
    );
\data_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[19]_i_1__3_n_0\,
      Q => \^data_out_e\(3),
      R => SS(0)
    );
\data_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[20]_i_1__3_n_0\,
      Q => \^data_out_e\(4),
      R => SS(0)
    );
\data_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[21]_i_1__3_n_0\,
      Q => \^data_out_e\(5),
      R => SS(0)
    );
\data_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[22]_i_1__3_n_0\,
      Q => \^data_out_e\(6),
      R => SS(0)
    );
\data_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[23]_i_1__3_n_0\,
      Q => \^data_out_e\(7),
      R => SS(0)
    );
\data_out_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[24]_i_1__3_n_0\,
      Q => \^data_out_e\(8),
      R => SS(0)
    );
\data_out_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[25]_i_1__3_n_0\,
      Q => \^data_out_e\(9),
      R => SS(0)
    );
\data_out_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[26]_i_1__3_n_0\,
      Q => \^data_out_e\(10),
      R => SS(0)
    );
\data_out_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[27]_i_1__3_n_0\,
      Q => \^data_out_e\(11),
      R => SS(0)
    );
\data_out_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[28]_i_1__3_n_0\,
      Q => \^data_out_e\(12),
      R => SS(0)
    );
\data_out_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[29]_i_1__3_n_0\,
      Q => \^data_out_e\(13),
      R => SS(0)
    );
\data_out_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[30]_i_1__3_n_0\,
      Q => \^data_out_e\(14),
      R => SS(0)
    );
\data_out_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[31]_i_1__3_n_0\,
      Q => \^data_out_e\(15),
      R => SS(0)
    );
\data_out_reg[31]_i_27__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_6__2_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_data_out_reg[31]_i_27__2_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \data_out_reg[31]_i_27__2_n_5\,
      CO(1) => \NLW_data_out_reg[31]_i_27__2_CO_UNCONNECTED\(1),
      CO(0) => \data_out_reg[31]_i_27__2_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1) => \data_out[31]_i_42__2_n_0\,
      DI(0) => \data_out[31]_i_43__3_n_0\,
      O(7 downto 2) => \NLW_data_out_reg[31]_i_27__2_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => data_out10(6 downto 5),
      S(7 downto 2) => B"000001",
      S(1) => \data_out[31]_i_44__3_n_0\,
      S(0) => \data_out[31]_i_45__3_n_0\
    );
\data_out_reg[31]_i_34__2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_data_out_reg[31]_i_34__2_CO_UNCONNECTED\(7 downto 5),
      CO(4) => data_out2,
      CO(3) => \data_out_reg[31]_i_34__2_n_4\,
      CO(2) => \data_out_reg[31]_i_34__2_n_5\,
      CO(1) => \data_out_reg[31]_i_34__2_n_6\,
      CO(0) => \data_out_reg[31]_i_34__2_n_7\,
      DI(7 downto 5) => B"000",
      DI(4) => \data_out[31]_i_46__3_n_0\,
      DI(3) => \data_out[31]_i_47__3_n_0\,
      DI(2) => \data_out[31]_i_48__3_n_0\,
      DI(1) => \data_out[31]_i_49__3_n_0\,
      DI(0) => \data_out[31]_i_50__3_n_0\,
      O(7 downto 0) => \NLW_data_out_reg[31]_i_34__2_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => \data_out[31]_i_51__3_n_0\,
      S(3) => \data_out[31]_i_52__3_n_0\,
      S(2) => \data_out[31]_i_53__3_n_0\,
      S(1) => \data_out[31]_i_54__3_n_0\,
      S(0) => \data_out[31]_i_55__3_n_0\
    );
\data_out_reg[31]_i_35__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_56__2_n_0\,
      CI_TOP => '0',
      CO(7) => data_out3,
      CO(6) => \data_out_reg[31]_i_35__2_n_1\,
      CO(5) => \data_out_reg[31]_i_35__2_n_2\,
      CO(4) => \data_out_reg[31]_i_35__2_n_3\,
      CO(3) => \data_out_reg[31]_i_35__2_n_4\,
      CO(2) => \data_out_reg[31]_i_35__2_n_5\,
      CO(1) => \data_out_reg[31]_i_35__2_n_6\,
      CO(0) => \data_out_reg[31]_i_35__2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_data_out_reg[31]_i_35__2_O_UNCONNECTED\(7 downto 0),
      S(7) => \data_out[31]_i_57__3_n_0\,
      S(6) => \data_out[31]_i_58__3_n_0\,
      S(5) => \data_out[31]_i_59__3_n_0\,
      S(4) => \data_out[31]_i_60__2_n_0\,
      S(3) => \data_out[31]_i_61__3_n_0\,
      S(2) => \data_out[31]_i_62__3_n_0\,
      S(1) => \data_out[31]_i_63__3_n_0\,
      S(0) => \data_out[31]_i_64__3_n_0\
    );
\data_out_reg[31]_i_56__2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_56__2_n_0\,
      CO(6) => \data_out_reg[31]_i_56__2_n_1\,
      CO(5) => \data_out_reg[31]_i_56__2_n_2\,
      CO(4) => \data_out_reg[31]_i_56__2_n_3\,
      CO(3) => \data_out_reg[31]_i_56__2_n_4\,
      CO(2) => \data_out_reg[31]_i_56__2_n_5\,
      CO(1) => \data_out_reg[31]_i_56__2_n_6\,
      CO(0) => \data_out_reg[31]_i_56__2_n_7\,
      DI(7 downto 5) => B"000",
      DI(4) => \data_out[31]_i_72__3_n_0\,
      DI(3) => \data_out[31]_i_73__3_n_0\,
      DI(2) => \data_out[31]_i_74__3_n_0\,
      DI(1) => \data_out[31]_i_75__3_n_0\,
      DI(0) => \data_out[31]_i_76__2_n_0\,
      O(7 downto 0) => \NLW_data_out_reg[31]_i_56__2_O_UNCONNECTED\(7 downto 0),
      S(7) => \data_out[31]_i_77__3_n_0\,
      S(6) => \data_out[31]_i_78__3_n_0\,
      S(5) => \data_out[31]_i_79__3_n_0\,
      S(4) => \data_out[31]_i_80__3_n_0\,
      S(3) => \data_out[31]_i_81__3_n_0\,
      S(2) => \data_out[31]_i_82__2_n_0\,
      S(1) => \data_out[31]_i_83__3_n_0\,
      S(0) => \data_out[31]_i_84__2_n_0\
    );
\data_out_reg[31]_i_65__3\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_7__3_n_0\,
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_65__3_n_0\,
      CO(6) => \data_out_reg[31]_i_65__3_n_1\,
      CO(5) => \data_out_reg[31]_i_65__3_n_2\,
      CO(4) => \data_out_reg[31]_i_65__3_n_3\,
      CO(3) => \data_out_reg[31]_i_65__3_n_4\,
      CO(2) => \data_out_reg[31]_i_65__3_n_5\,
      CO(1) => \data_out_reg[31]_i_65__3_n_6\,
      CO(0) => \data_out_reg[31]_i_65__3_n_7\,
      DI(7) => \data_out[31]_i_86__2_n_0\,
      DI(6) => \data_out[31]_i_87__3_n_0\,
      DI(5) => \data_out[31]_i_88__3_n_0\,
      DI(4) => \data_out[31]_i_89__3_n_0\,
      DI(3) => \data_out[31]_i_90__3_n_0\,
      DI(2) => \data_out[31]_i_91__3_n_0\,
      DI(1) => \data_out[31]_i_92__3_n_0\,
      DI(0) => \data_out[31]_i_93__3_n_0\,
      O(7) => \data_out_reg[31]_i_65__3_n_8\,
      O(6) => \data_out_reg[31]_i_65__3_n_9\,
      O(5) => \data_out_reg[31]_i_65__3_n_10\,
      O(4) => \data_out_reg[31]_i_65__3_n_11\,
      O(3) => \data_out_reg[31]_i_65__3_n_12\,
      O(2) => \data_out_reg[31]_i_65__3_n_13\,
      O(1) => \data_out_reg[31]_i_65__3_n_14\,
      O(0) => \data_out_reg[31]_i_65__3_n_15\,
      S(7) => \data_out_reg[31]_i_27__2_n_5\,
      S(6) => \data_out_reg[31]_i_27__2_n_5\,
      S(5) => \data_out_reg[31]_i_27__2_n_5\,
      S(4) => \data_out_reg[31]_i_27__2_n_5\,
      S(3) => \data_out_reg[31]_i_27__2_n_5\,
      S(2) => \data_out_reg[31]_i_27__2_n_5\,
      S(1) => \data_out_reg[31]_i_27__2_n_5\,
      S(0) => \data_out_reg[31]_i_27__2_n_5\
    );
\data_out_reg[31]_i_66__3\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_65__3_n_0\,
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_66__3_n_0\,
      CO(6) => \data_out_reg[31]_i_66__3_n_1\,
      CO(5) => \data_out_reg[31]_i_66__3_n_2\,
      CO(4) => \data_out_reg[31]_i_66__3_n_3\,
      CO(3) => \data_out_reg[31]_i_66__3_n_4\,
      CO(2) => \data_out_reg[31]_i_66__3_n_5\,
      CO(1) => \data_out_reg[31]_i_66__3_n_6\,
      CO(0) => \data_out_reg[31]_i_66__3_n_7\,
      DI(7) => \data_out[31]_i_94__3_n_0\,
      DI(6) => \data_out[31]_i_95__3_n_0\,
      DI(5) => \data_out[31]_i_96__3_n_0\,
      DI(4) => \data_out[31]_i_97__3_n_0\,
      DI(3) => \data_out[31]_i_98__3_n_0\,
      DI(2) => \data_out[31]_i_99__3_n_0\,
      DI(1) => \data_out[31]_i_100__3_n_0\,
      DI(0) => \data_out[31]_i_101__3_n_0\,
      O(7) => \data_out_reg[31]_i_66__3_n_8\,
      O(6) => \data_out_reg[31]_i_66__3_n_9\,
      O(5) => \data_out_reg[31]_i_66__3_n_10\,
      O(4) => \data_out_reg[31]_i_66__3_n_11\,
      O(3) => \data_out_reg[31]_i_66__3_n_12\,
      O(2) => \data_out_reg[31]_i_66__3_n_13\,
      O(1) => \data_out_reg[31]_i_66__3_n_14\,
      O(0) => \data_out_reg[31]_i_66__3_n_15\,
      S(7) => \data_out_reg[31]_i_27__2_n_5\,
      S(6) => \data_out_reg[31]_i_27__2_n_5\,
      S(5) => \data_out_reg[31]_i_27__2_n_5\,
      S(4) => \data_out_reg[31]_i_27__2_n_5\,
      S(3) => \data_out_reg[31]_i_27__2_n_5\,
      S(2) => \data_out_reg[31]_i_27__2_n_5\,
      S(1) => \data_out_reg[31]_i_27__2_n_5\,
      S(0) => \data_out_reg[31]_i_27__2_n_5\
    );
\data_out_reg[31]_i_67__3\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_66__3_n_0\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_data_out_reg[31]_i_67__3_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \data_out_reg[31]_i_67__3_n_3\,
      CO(3) => \NLW_data_out_reg[31]_i_67__3_CO_UNCONNECTED\(3),
      CO(2) => \data_out_reg[31]_i_67__3_n_5\,
      CO(1) => \data_out_reg[31]_i_67__3_n_6\,
      CO(0) => \data_out_reg[31]_i_67__3_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => data_out10(28),
      DI(2) => \data_out[31]_i_103__3_n_0\,
      DI(1) => \data_out[31]_i_104__3_n_0\,
      DI(0) => \data_out[31]_i_105__3_n_0\,
      O(7 downto 4) => \NLW_data_out_reg[31]_i_67__3_O_UNCONNECTED\(7 downto 4),
      O(3) => \data_out_reg[31]_i_67__3_n_12\,
      O(2) => \data_out_reg[31]_i_67__3_n_13\,
      O(1) => \data_out_reg[31]_i_67__3_n_14\,
      O(0) => \data_out_reg[31]_i_67__3_n_15\,
      S(7 downto 4) => B"0001",
      S(3) => \data_out_reg[31]_i_27__2_n_5\,
      S(2) => \data_out_reg[31]_i_27__2_n_5\,
      S(1) => \data_out_reg[31]_i_27__2_n_5\,
      S(0) => \data_out_reg[31]_i_27__2_n_5\
    );
\data_out_reg[31]_i_6__2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_6__2_n_0\,
      CO(6) => \data_out_reg[31]_i_6__2_n_1\,
      CO(5) => \data_out_reg[31]_i_6__2_n_2\,
      CO(4) => \data_out_reg[31]_i_6__2_n_3\,
      CO(3) => \data_out_reg[31]_i_6__2_n_4\,
      CO(2) => \data_out_reg[31]_i_6__2_n_5\,
      CO(1) => \data_out_reg[31]_i_6__2_n_6\,
      CO(0) => \data_out_reg[31]_i_6__2_n_7\,
      DI(7) => \data_out[31]_i_10__2_n_0\,
      DI(6) => \data_out[31]_i_11__2_n_0\,
      DI(5) => \data_out[31]_i_12__3_n_0\,
      DI(4) => \data_out[31]_i_13__3_n_0\,
      DI(3) => oversample_offset_E(2),
      DI(2) => \data_out[31]_i_14__2_n_0\,
      DI(1) => \data_out[31]_i_15__3_n_0\,
      DI(0) => \data_out[31]_i_16__3_n_0\,
      O(7 downto 3) => data_out10(4 downto 0),
      O(2) => \data_out_reg[31]_i_6__2_n_13\,
      O(1) => \data_out_reg[31]_i_6__2_n_14\,
      O(0) => \data_out_reg[31]_i_6__2_n_15\,
      S(7) => \data_out[31]_i_17__3_n_0\,
      S(6) => \data_out[31]_i_18__3_n_0\,
      S(5) => \data_out[31]_i_19__3_n_0\,
      S(4) => \data_out[31]_i_20__3_n_0\,
      S(3) => \data_out[31]_i_21__3_n_0\,
      S(2) => \data_out[31]_i_22__3_n_0\,
      S(1) => \data_out[31]_i_23__2_n_0\,
      S(0) => \data_out[31]_i_24__3_n_0\
    );
\data_out_reg[31]_i_7__3\: unisim.vcomponents.CARRY8
     port map (
      CI => data_out10(0),
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_7__3_n_0\,
      CO(6) => \data_out_reg[31]_i_7__3_n_1\,
      CO(5) => \data_out_reg[31]_i_7__3_n_2\,
      CO(4) => \data_out_reg[31]_i_7__3_n_3\,
      CO(3) => \data_out_reg[31]_i_7__3_n_4\,
      CO(2) => \data_out_reg[31]_i_7__3_n_5\,
      CO(1) => \data_out_reg[31]_i_7__3_n_6\,
      CO(0) => \data_out_reg[31]_i_7__3_n_7\,
      DI(7) => \data_out[31]_i_25__3_n_0\,
      DI(6) => \data_out[31]_i_26__3_n_0\,
      DI(5 downto 0) => data_out10(6 downto 1),
      O(7) => \data_out_reg[31]_i_7__3_n_8\,
      O(6) => \data_out_reg[31]_i_7__3_n_9\,
      O(5) => \data_out_reg[31]_i_7__3_n_10\,
      O(4) => \data_out_reg[31]_i_7__3_n_11\,
      O(3) => \data_out_reg[31]_i_7__3_n_12\,
      O(2) => \data_out_reg[31]_i_7__3_n_13\,
      O(1) => \data_out_reg[31]_i_7__3_n_14\,
      O(0) => \data_out_reg[31]_i_7__3_n_15\,
      S(7) => \data_out_reg[31]_i_27__2_n_5\,
      S(6) => \data_out_reg[31]_i_27__2_n_5\,
      S(5) => \data_out[31]_i_28__3_n_0\,
      S(4) => \data_out[31]_i_29__3_n_0\,
      S(3) => \data_out[31]_i_30__3_n_0\,
      S(2) => \data_out[31]_i_31__3_n_0\,
      S(1) => \data_out[31]_i_32__3_n_0\,
      S(0) => \data_out[31]_i_33__2_n_0\
    );
\done_cs_hold_counter[0]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \done_cs_hold_counter[3]_i_2__3_n_0\,
      I1 => \done_cs_hold_counter_reg_n_0_[0]\,
      O => \done_cs_hold_counter[0]_i_1__3_n_0\
    );
\done_cs_hold_counter[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \done_cs_hold_counter[3]_i_2__3_n_0\,
      I1 => \done_cs_hold_counter_reg_n_0_[1]\,
      I2 => \done_cs_hold_counter_reg_n_0_[0]\,
      O => \done_cs_hold_counter[1]_i_1__3_n_0\
    );
\done_cs_hold_counter[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A802"
    )
        port map (
      I0 => \done_cs_hold_counter[3]_i_2__3_n_0\,
      I1 => \done_cs_hold_counter_reg_n_0_[0]\,
      I2 => \done_cs_hold_counter_reg_n_0_[1]\,
      I3 => \done_cs_hold_counter_reg_n_0_[2]\,
      O => \done_cs_hold_counter[2]_i_1__3_n_0\
    );
\done_cs_hold_counter[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80002"
    )
        port map (
      I0 => \done_cs_hold_counter[3]_i_2__3_n_0\,
      I1 => \done_cs_hold_counter_reg_n_0_[2]\,
      I2 => \done_cs_hold_counter_reg_n_0_[1]\,
      I3 => \done_cs_hold_counter_reg_n_0_[0]\,
      I4 => \done_cs_hold_counter_reg_n_0_[3]\,
      O => \done_cs_hold_counter[3]_i_1__3_n_0\
    );
\done_cs_hold_counter[3]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02020200"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \FSM_sequential_state[2]_i_3__3_n_0\,
      I4 => \done_cs_hold_counter_reg_n_0_[6]\,
      O => \done_cs_hold_counter[3]_i_2__3_n_0\
    );
\done_cs_hold_counter[4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF0001FFFF"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[3]\,
      I1 => \done_cs_hold_counter_reg_n_0_[0]\,
      I2 => \done_cs_hold_counter_reg_n_0_[1]\,
      I3 => \done_cs_hold_counter_reg_n_0_[2]\,
      I4 => \state__0\(2),
      I5 => \done_cs_hold_counter_reg_n_0_[4]\,
      O => \done_cs_hold_counter[4]_i_1__3_n_0\
    );
\done_cs_hold_counter[5]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C008"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[6]\,
      I1 => \state__0\(2),
      I2 => \done_cs_hold_counter[5]_i_2__3_n_0\,
      I3 => \done_cs_hold_counter_reg_n_0_[5]\,
      O => \done_cs_hold_counter[5]_i_1__3_n_0\
    );
\done_cs_hold_counter[5]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[4]\,
      I1 => \done_cs_hold_counter_reg_n_0_[2]\,
      I2 => \done_cs_hold_counter_reg_n_0_[1]\,
      I3 => \done_cs_hold_counter_reg_n_0_[0]\,
      I4 => \done_cs_hold_counter_reg_n_0_[3]\,
      O => \done_cs_hold_counter[5]_i_2__3_n_0\
    );
\done_cs_hold_counter[6]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      O => \done_cs_hold_counter[6]_i_1__2_n_0\
    );
\done_cs_hold_counter[6]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \FSM_sequential_state[2]_i_3__3_n_0\,
      I2 => \done_cs_hold_counter_reg_n_0_[6]\,
      O => \done_cs_hold_counter[6]_i_2__2_n_0\
    );
\done_cs_hold_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \done_cs_hold_counter[6]_i_1__2_n_0\,
      D => \done_cs_hold_counter[0]_i_1__3_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[0]\,
      R => SS(0)
    );
\done_cs_hold_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \done_cs_hold_counter[6]_i_1__2_n_0\,
      D => \done_cs_hold_counter[1]_i_1__3_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[1]\,
      R => SS(0)
    );
\done_cs_hold_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \done_cs_hold_counter[6]_i_1__2_n_0\,
      D => \done_cs_hold_counter[2]_i_1__3_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[2]\,
      R => SS(0)
    );
\done_cs_hold_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \done_cs_hold_counter[6]_i_1__2_n_0\,
      D => \done_cs_hold_counter[3]_i_1__3_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[3]\,
      R => SS(0)
    );
\done_cs_hold_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \done_cs_hold_counter[6]_i_1__2_n_0\,
      D => \done_cs_hold_counter[4]_i_1__3_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[4]\,
      S => SS(0)
    );
\done_cs_hold_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \done_cs_hold_counter[6]_i_1__2_n_0\,
      D => \done_cs_hold_counter[5]_i_1__3_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[5]\,
      R => SS(0)
    );
\done_cs_hold_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \done_cs_hold_counter[6]_i_1__2_n_0\,
      D => \done_cs_hold_counter[6]_i_2__2_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[6]\,
      R => SS(0)
    );
\padding_counter[0]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \padding_counter[4]_i_2__2_n_0\,
      I1 => \padding_counter_reg_n_0_[0]\,
      O => \padding_counter[0]_i_1__3_n_0\
    );
\padding_counter[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \padding_counter[4]_i_2__2_n_0\,
      I1 => \padding_counter_reg_n_0_[1]\,
      I2 => \padding_counter_reg_n_0_[0]\,
      O => \padding_counter[1]_i_1__3_n_0\
    );
\padding_counter[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A802"
    )
        port map (
      I0 => \padding_counter[4]_i_2__2_n_0\,
      I1 => \padding_counter_reg_n_0_[0]\,
      I2 => \padding_counter_reg_n_0_[1]\,
      I3 => \padding_counter_reg_n_0_[2]\,
      O => \padding_counter[2]_i_1__3_n_0\
    );
\padding_counter[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDDDD7"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \padding_counter_reg_n_0_[3]\,
      I2 => \padding_counter_reg_n_0_[0]\,
      I3 => \padding_counter_reg_n_0_[1]\,
      I4 => \padding_counter_reg_n_0_[2]\,
      O => \padding_counter[3]_i_1__3_n_0\
    );
\padding_counter[4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000002"
    )
        port map (
      I0 => \padding_counter[4]_i_2__2_n_0\,
      I1 => \padding_counter_reg_n_0_[3]\,
      I2 => \padding_counter_reg_n_0_[0]\,
      I3 => \padding_counter_reg_n_0_[1]\,
      I4 => \padding_counter_reg_n_0_[2]\,
      I5 => \padding_counter_reg_n_0_[4]\,
      O => \padding_counter[4]_i_1__3_n_0\
    );
\padding_counter[4]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \padding_counter_reg_n_0_[6]\,
      I2 => \FSM_sequential_state[1]_i_2__2_n_0\,
      I3 => \state__0\(0),
      O => \padding_counter[4]_i_2__2_n_0\
    );
\padding_counter[5]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A008"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \padding_counter_reg_n_0_[6]\,
      I2 => \padding_counter[5]_i_2__3_n_0\,
      I3 => \padding_counter_reg_n_0_[5]\,
      O => \padding_counter[5]_i_1__3_n_0\
    );
\padding_counter[5]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \padding_counter_reg_n_0_[4]\,
      I1 => \padding_counter_reg_n_0_[2]\,
      I2 => \padding_counter_reg_n_0_[1]\,
      I3 => \padding_counter_reg_n_0_[0]\,
      I4 => \padding_counter_reg_n_0_[3]\,
      O => \padding_counter[5]_i_2__3_n_0\
    );
\padding_counter[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      O => \padding_counter[6]_i_1__2_n_0\
    );
\padding_counter[6]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \FSM_sequential_state[1]_i_2__2_n_0\,
      I2 => \padding_counter_reg_n_0_[6]\,
      O => \padding_counter[6]_i_2__2_n_0\
    );
\padding_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__2_n_0\,
      D => \padding_counter[0]_i_1__3_n_0\,
      Q => \padding_counter_reg_n_0_[0]\,
      R => SS(0)
    );
\padding_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__2_n_0\,
      D => \padding_counter[1]_i_1__3_n_0\,
      Q => \padding_counter_reg_n_0_[1]\,
      R => SS(0)
    );
\padding_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__2_n_0\,
      D => \padding_counter[2]_i_1__3_n_0\,
      Q => \padding_counter_reg_n_0_[2]\,
      R => SS(0)
    );
\padding_counter_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__2_n_0\,
      D => \padding_counter[3]_i_1__3_n_0\,
      Q => \padding_counter_reg_n_0_[3]\,
      S => SS(0)
    );
\padding_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__2_n_0\,
      D => \padding_counter[4]_i_1__3_n_0\,
      Q => \padding_counter_reg_n_0_[4]\,
      R => SS(0)
    );
\padding_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__2_n_0\,
      D => \padding_counter[5]_i_1__3_n_0\,
      Q => \padding_counter_reg_n_0_[5]\,
      R => SS(0)
    );
\padding_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__2_n_0\,
      D => \padding_counter[6]_i_2__2_n_0\,
      Q => \padding_counter_reg_n_0_[6]\,
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cable_delay_tester_rhs_256_0_0_rhs_spi_master_4 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[1]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out_F : out STD_LOGIC_VECTOR ( 15 downto 0 );
    MOSI_F : out STD_LOGIC;
    oversample_offset_F : in STD_LOGIC_VECTOR ( 7 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    MOSI_reg_0 : in STD_LOGIC_VECTOR ( 22 downto 0 );
    \MOSI_reg_i_9__3_0\ : in STD_LOGIC;
    \MOSI_reg_i_7__3_0\ : in STD_LOGIC;
    \MOSI_reg_i_7__3_1\ : in STD_LOGIC;
    \MOSI_reg_i_7__3_2\ : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_0\ : in STD_LOGIC;
    MISO_F : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cable_delay_tester_rhs_256_0_0_rhs_spi_master_4 : entity is "rhs_spi_master";
end cable_delay_tester_rhs_256_0_0_rhs_spi_master_4;

architecture STRUCTURE of cable_delay_tester_rhs_256_0_0_rhs_spi_master_4 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_sequential_state[0]_i_2__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_3__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_4__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_2__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_3__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_4__4_n_0\ : STD_LOGIC;
  signal \^mosi_f\ : STD_LOGIC;
  signal \MOSI_i_10__4_n_0\ : STD_LOGIC;
  signal \MOSI_i_11__4_n_0\ : STD_LOGIC;
  signal \MOSI_i_12__4_n_0\ : STD_LOGIC;
  signal \MOSI_i_13__4_n_0\ : STD_LOGIC;
  signal \MOSI_i_14__4_n_0\ : STD_LOGIC;
  signal \MOSI_i_15__4_n_0\ : STD_LOGIC;
  signal \MOSI_i_16__4_n_0\ : STD_LOGIC;
  signal \MOSI_i_17__4_n_0\ : STD_LOGIC;
  signal \MOSI_i_18__4_n_0\ : STD_LOGIC;
  signal \MOSI_i_19__4_n_0\ : STD_LOGIC;
  signal \MOSI_i_1__4_n_0\ : STD_LOGIC;
  signal \MOSI_i_2__4_n_0\ : STD_LOGIC;
  signal \MOSI_i_3__4_n_0\ : STD_LOGIC;
  signal \MOSI_i_4__4_n_0\ : STD_LOGIC;
  signal \MOSI_i_5__4_n_0\ : STD_LOGIC;
  signal \MOSI_i_6__4_n_0\ : STD_LOGIC;
  signal \MOSI_reg_i_7__3_n_0\ : STD_LOGIC;
  signal \MOSI_reg_i_8__3_n_0\ : STD_LOGIC;
  signal \MOSI_reg_i_9__3_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal clk_counter : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \clk_counter[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \clk_counter[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \clk_counter[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \clk_counter[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \clk_counter[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \clk_counter[4]_i_2__4_n_0\ : STD_LOGIC;
  signal \clk_counter[5]_i_1__4_n_0\ : STD_LOGIC;
  signal \clk_counter[5]_i_2__4_n_0\ : STD_LOGIC;
  signal \clk_counter[6]_i_2__4_n_0\ : STD_LOGIC;
  signal \clk_counter[6]_i_3__3_n_0\ : STD_LOGIC;
  signal \clk_counter[7]_i_1__4_n_0\ : STD_LOGIC;
  signal \clk_counter[7]_i_2__4_n_0\ : STD_LOGIC;
  signal \clk_counter[8]_i_1__4_n_0\ : STD_LOGIC;
  signal \clk_counter[8]_i_2__4_n_0\ : STD_LOGIC;
  signal \clk_counter[8]_i_3__4_n_0\ : STD_LOGIC;
  signal \clk_counter[8]_i_4__3_n_0\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[8]\ : STD_LOGIC;
  signal data_out10 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal data_out1_in : STD_LOGIC_VECTOR ( 31 to 31 );
  signal data_out2 : STD_LOGIC;
  signal data_out3 : STD_LOGIC;
  signal \data_out[16]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_out[17]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_out[18]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_out[19]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_out[20]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_out[21]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_out[22]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_out[23]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_out[23]_i_2__4_n_0\ : STD_LOGIC;
  signal \data_out[24]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_out[24]_i_2__4_n_0\ : STD_LOGIC;
  signal \data_out[25]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_out[25]_i_2__4_n_0\ : STD_LOGIC;
  signal \data_out[26]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_out[26]_i_2__4_n_0\ : STD_LOGIC;
  signal \data_out[27]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_out[27]_i_2__4_n_0\ : STD_LOGIC;
  signal \data_out[27]_i_3__4_n_0\ : STD_LOGIC;
  signal \data_out[28]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_out[28]_i_2__4_n_0\ : STD_LOGIC;
  signal \data_out[29]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_out[29]_i_2__4_n_0\ : STD_LOGIC;
  signal \data_out[30]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_out[30]_i_2__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_100__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_101__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_103__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_104__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_105__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_106__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_107__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_10__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_11__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_12__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_13__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_14__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_15__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_16__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_17__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_18__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_19__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_20__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_21__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_22__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_23__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_24__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_25__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_26__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_28__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_29__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_30__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_31__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_32__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_33__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_36__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_37__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_38__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_39__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_3__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_40__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_41__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_42__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_43__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_44__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_45__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_46__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_47__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_48__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_49__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_4__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_50__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_51__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_52__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_53__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_54__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_55__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_57__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_58__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_59__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_5__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_60__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_61__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_62__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_63__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_64__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_68__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_69__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_70__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_71__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_72__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_73__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_74__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_75__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_76__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_77__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_78__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_79__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_80__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_81__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_82__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_83__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_84__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_85__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_86__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_87__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_88__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_89__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_8__3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_90__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_91__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_92__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_93__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_94__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_95__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_96__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_97__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_98__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_99__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_9__4_n_0\ : STD_LOGIC;
  signal \^data_out_f\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \data_out_reg[31]_i_27__3_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_27__3_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_34__3_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_34__3_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_34__3_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_34__3_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__3_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__3_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__3_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__3_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__3_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__3_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__3_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__3_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__3_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__3_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__3_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__3_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__3_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__3_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__3_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__4_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__4_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__4_n_10\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__4_n_11\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__4_n_12\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__4_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__4_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__4_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__4_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__4_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__4_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__4_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__4_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__4_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__4_n_8\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__4_n_9\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__4_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__4_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__4_n_10\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__4_n_11\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__4_n_12\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__4_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__4_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__4_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__4_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__4_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__4_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__4_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__4_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__4_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__4_n_8\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__4_n_9\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__4_n_12\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__4_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__4_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__4_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__4_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__4_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__4_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__4_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__3_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__3_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__3_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__3_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__3_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__3_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__3_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__3_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__3_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__3_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__3_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__4_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__4_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__4_n_10\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__4_n_11\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__4_n_12\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__4_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__4_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__4_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__4_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__4_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__4_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__4_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__4_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__4_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__4_n_8\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__4_n_9\ : STD_LOGIC;
  signal \done_cs_hold_counter[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[3]_i_2__4_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[5]_i_1__4_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[5]_i_2__4_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[6]_i_2__3_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \padding_counter[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \padding_counter[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \padding_counter[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \padding_counter[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \padding_counter[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \padding_counter[4]_i_2__3_n_0\ : STD_LOGIC;
  signal \padding_counter[5]_i_1__4_n_0\ : STD_LOGIC;
  signal \padding_counter[5]_i_2__4_n_0\ : STD_LOGIC;
  signal \padding_counter[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \padding_counter[6]_i_2__3_n_0\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \state__1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_data_out_reg[31]_i_27__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_data_out_reg[31]_i_27__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_data_out_reg[31]_i_34__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_data_out_reg[31]_i_34__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_data_out_reg[31]_i_35__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_data_out_reg[31]_i_56__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_data_out_reg[31]_i_67__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_data_out_reg[31]_i_67__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_3__4\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__4\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_2__4\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_4__4\ : label is "soft_lutpair131";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "PRE_BUSY:001,BUSY:010,POST_BUSY:011,DONE:100,READY:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "PRE_BUSY:001,BUSY:010,POST_BUSY:011,DONE:100,READY:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[2]\ : label is "PRE_BUSY:001,BUSY:010,POST_BUSY:011,DONE:100,READY:000";
  attribute SOFT_HLUTNM of \MOSI_i_11__4\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \MOSI_i_18__4\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \MOSI_i_3__4\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \channel[7]_i_16\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \clk_counter[1]_i_1__4\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \clk_counter[2]_i_1__4\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \clk_counter[3]_i_1__4\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \clk_counter[4]_i_1__4\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \clk_counter[4]_i_2__4\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \clk_counter[6]_i_1__4\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \clk_counter[6]_i_3__3\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \clk_counter[7]_i_1__4\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \clk_counter[7]_i_2__4\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \clk_counter[8]_i_2__4\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \clk_counter[8]_i_3__4\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \clk_counter[8]_i_4__3\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \data_out[23]_i_2__4\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \data_out[24]_i_2__4\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \data_out[25]_i_2__4\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \data_out[26]_i_2__4\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \data_out[27]_i_2__4\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \data_out[28]_i_2__4\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \data_out[29]_i_2__4\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \data_out[30]_i_2__4\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \data_out[31]_i_107__4\ : label is "soft_lutpair118";
  attribute HLUTNM : string;
  attribute HLUTNM of \data_out[31]_i_11__3\ : label is "lutpair4";
  attribute HLUTNM of \data_out[31]_i_19__4\ : label is "lutpair4";
  attribute SOFT_HLUTNM of \data_out[31]_i_2__4\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \data_out[31]_i_3__4\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \data_out[31]_i_4__4\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \data_out[31]_i_5__4\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \data_out[31]_i_69__4\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \data_out[31]_i_70__4\ : label is "soft_lutpair124";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \data_out_reg[31]_i_34__3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \data_out_reg[31]_i_35__3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \data_out_reg[31]_i_56__3\ : label is 11;
  attribute SOFT_HLUTNM of \done_cs_hold_counter[0]_i_1__4\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[1]_i_1__4\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[2]_i_1__4\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[3]_i_1__4\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[3]_i_2__4\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[6]_i_2__3\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \padding_counter[1]_i_1__4\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \padding_counter[2]_i_1__4\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \padding_counter[4]_i_2__3\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \padding_counter[5]_i_1__4\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \padding_counter[6]_i_2__3\ : label is "soft_lutpair134";
begin
  E(0) <= \^e\(0);
  MOSI_F <= \^mosi_f\;
  Q(0) <= \^q\(0);
  data_out_F(15 downto 0) <= \^data_out_f\(15 downto 0);
ClockDivideByEight: entity work.cable_delay_tester_rhs_256_0_0_clock_divider_24
     port map (
      Q(2) => \^q\(0),
      Q(1 downto 0) => \state__0\(1 downto 0),
      clk => clk,
      \counter[0]_i_3__4_0\(3) => \clk_counter_reg_n_0_[8]\,
      \counter[0]_i_3__4_0\(2) => \clk_counter_reg_n_0_[7]\,
      \counter[0]_i_3__4_0\(1) => \clk_counter_reg_n_0_[6]\,
      \counter[0]_i_3__4_0\(0) => \clk_counter_reg_n_0_[5]\
    );
\FSM_sequential_state[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3322333022220030"
    )
        port map (
      I0 => \FSM_sequential_state[0]_i_2__4_n_0\,
      I1 => \^q\(0),
      I2 => \FSM_sequential_state_reg[0]_0\,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      I5 => \FSM_sequential_state[0]_i_3__4_n_0\,
      O => \state__1\(0)
    );
\FSM_sequential_state[0]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[6]\,
      I1 => \clk_counter_reg_n_0_[7]\,
      I2 => \clk_counter_reg_n_0_[5]\,
      I3 => \clk_counter_reg_n_0_[8]\,
      I4 => \FSM_sequential_state[0]_i_4__4_n_0\,
      O => \FSM_sequential_state[0]_i_2__4_n_0\
    );
\FSM_sequential_state[0]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \padding_counter_reg_n_0_[6]\,
      I1 => \FSM_sequential_state[1]_i_2__3_n_0\,
      O => \FSM_sequential_state[0]_i_3__4_n_0\
    );
\FSM_sequential_state[0]_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[2]\,
      I1 => \clk_counter_reg_n_0_[3]\,
      I2 => \clk_counter_reg_n_0_[4]\,
      I3 => \clk_counter_reg_n_0_[1]\,
      I4 => \clk_counter_reg_n_0_[0]\,
      I5 => \state__0\(0),
      O => \FSM_sequential_state[0]_i_4__4_n_0\
    );
\FSM_sequential_state[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55510004"
    )
        port map (
      I0 => \^q\(0),
      I1 => \state__0\(0),
      I2 => \FSM_sequential_state[1]_i_2__3_n_0\,
      I3 => \padding_counter_reg_n_0_[6]\,
      I4 => \state__0\(1),
      O => \FSM_sequential_state[1]_i_1__4_n_0\
    );
\FSM_sequential_state[1]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \padding_counter_reg_n_0_[5]\,
      I1 => \padding_counter_reg_n_0_[3]\,
      I2 => \padding_counter_reg_n_0_[0]\,
      I3 => \padding_counter_reg_n_0_[1]\,
      I4 => \padding_counter_reg_n_0_[2]\,
      I5 => \padding_counter_reg_n_0_[4]\,
      O => \FSM_sequential_state[1]_i_2__3_n_0\
    );
\FSM_sequential_state[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => \^q\(0),
      O => \FSM_sequential_state[2]_i_1__4_n_0\
    );
\FSM_sequential_state[2]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEF0EE00"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[6]\,
      I1 => \FSM_sequential_state[2]_i_3__4_n_0\,
      I2 => \state__0\(1),
      I3 => \^q\(0),
      I4 => \FSM_sequential_state[2]_i_4__4_n_0\,
      O => \state__1\(2)
    );
\FSM_sequential_state[2]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[5]\,
      I1 => \done_cs_hold_counter_reg_n_0_[3]\,
      I2 => \done_cs_hold_counter_reg_n_0_[0]\,
      I3 => \done_cs_hold_counter_reg_n_0_[1]\,
      I4 => \done_cs_hold_counter_reg_n_0_[2]\,
      I5 => \done_cs_hold_counter_reg_n_0_[4]\,
      O => \FSM_sequential_state[2]_i_3__4_n_0\
    );
\FSM_sequential_state[2]_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \FSM_sequential_state[1]_i_2__3_n_0\,
      I2 => \padding_counter_reg_n_0_[6]\,
      O => \FSM_sequential_state[2]_i_4__4_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \FSM_sequential_state[2]_i_1__4_n_0\,
      D => \state__1\(0),
      Q => \state__0\(0),
      R => SS(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \FSM_sequential_state[2]_i_1__4_n_0\,
      D => \FSM_sequential_state[1]_i_1__4_n_0\,
      Q => \state__0\(1),
      R => SS(0)
    );
\FSM_sequential_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \FSM_sequential_state[2]_i_1__4_n_0\,
      D => \state__1\(2),
      Q => \^q\(0),
      R => SS(0)
    );
\MOSI_i_10__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FFFFFF47FF0000"
    )
        port map (
      I0 => MOSI_reg_0(19),
      I1 => \clk_counter[4]_i_2__4_n_0\,
      I2 => MOSI_reg_0(20),
      I3 => \MOSI_i_18__4_n_0\,
      I4 => \clk_counter[5]_i_2__4_n_0\,
      I5 => \MOSI_i_19__4_n_0\,
      O => \MOSI_i_10__4_n_0\
    );
\MOSI_i_11__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[3]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[2]\,
      O => \MOSI_i_11__4_n_0\
    );
\MOSI_i_12__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => MOSI_reg_0(11),
      I1 => \MOSI_reg_i_7__3_0\,
      I2 => \clk_counter[4]_i_2__4_n_0\,
      I3 => \MOSI_reg_i_7__3_1\,
      I4 => \MOSI_i_18__4_n_0\,
      I5 => \MOSI_reg_i_7__3_2\,
      O => \MOSI_i_12__4_n_0\
    );
\MOSI_i_13__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => MOSI_reg_0(7),
      I1 => MOSI_reg_0(8),
      I2 => \clk_counter[4]_i_2__4_n_0\,
      I3 => MOSI_reg_0(9),
      I4 => \MOSI_i_18__4_n_0\,
      I5 => MOSI_reg_0(10),
      O => \MOSI_i_13__4_n_0\
    );
\MOSI_i_14__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => MOSI_reg_0(3),
      I1 => MOSI_reg_0(4),
      I2 => \clk_counter[4]_i_2__4_n_0\,
      I3 => MOSI_reg_0(5),
      I4 => \MOSI_i_18__4_n_0\,
      I5 => MOSI_reg_0(6),
      O => \MOSI_i_14__4_n_0\
    );
\MOSI_i_15__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => MOSI_reg_0(22),
      I1 => MOSI_reg_0(0),
      I2 => \clk_counter[4]_i_2__4_n_0\,
      I3 => MOSI_reg_0(1),
      I4 => \MOSI_i_18__4_n_0\,
      I5 => MOSI_reg_0(2),
      O => \MOSI_i_15__4_n_0\
    );
\MOSI_i_16__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => MOSI_reg_0(15),
      I1 => MOSI_reg_0(16),
      I2 => \clk_counter[4]_i_2__4_n_0\,
      I3 => MOSI_reg_0(17),
      I4 => \MOSI_i_11__4_n_0\,
      I5 => MOSI_reg_0(18),
      O => \MOSI_i_16__4_n_0\
    );
\MOSI_i_17__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \MOSI_reg_i_9__3_0\,
      I1 => MOSI_reg_0(12),
      I2 => \clk_counter[4]_i_2__4_n_0\,
      I3 => MOSI_reg_0(13),
      I4 => \MOSI_i_11__4_n_0\,
      I5 => MOSI_reg_0(14),
      O => \MOSI_i_17__4_n_0\
    );
\MOSI_i_18__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[2]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => \clk_counter_reg_n_0_[0]\,
      I3 => \clk_counter_reg_n_0_[3]\,
      O => \MOSI_i_18__4_n_0\
    );
\MOSI_i_19__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F700F7F7"
    )
        port map (
      I0 => MOSI_reg_0(20),
      I1 => \MOSI_i_18__4_n_0\,
      I2 => \clk_counter_reg_n_0_[4]\,
      I3 => \clk_counter[4]_i_2__4_n_0\,
      I4 => MOSI_reg_0(21),
      O => \MOSI_i_19__4_n_0\
    );
\MOSI_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBABBAAA88A88AAA"
    )
        port map (
      I0 => \MOSI_i_2__4_n_0\,
      I1 => \MOSI_i_3__4_n_0\,
      I2 => \state__0\(0),
      I3 => \^q\(0),
      I4 => \state__0\(1),
      I5 => \^mosi_f\,
      O => \MOSI_i_1__4_n_0\
    );
\MOSI_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F004040"
    )
        port map (
      I0 => \MOSI_i_4__4_n_0\,
      I1 => \MOSI_i_5__4_n_0\,
      I2 => \state__0\(1),
      I3 => MOSI_reg_0(22),
      I4 => \state__0\(0),
      I5 => \^q\(0),
      O => \MOSI_i_2__4_n_0\
    );
\MOSI_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \MOSI_i_6__4_n_0\,
      I1 => \^q\(0),
      I2 => \clk_counter_reg_n_0_[2]\,
      I3 => \clk_counter_reg_n_0_[1]\,
      I4 => \clk_counter_reg_n_0_[0]\,
      O => \MOSI_i_3__4_n_0\
    );
\MOSI_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202100252521552"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[7]\,
      I1 => \MOSI_reg_i_7__3_n_0\,
      I2 => \clk_counter_reg_n_0_[6]\,
      I3 => \clk_counter_reg_n_0_[5]\,
      I4 => \clk_counter[8]_i_4__3_n_0\,
      I5 => \MOSI_reg_i_8__3_n_0\,
      O => \MOSI_i_4__4_n_0\
    );
\MOSI_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"771777D7CCFCFFFF"
    )
        port map (
      I0 => \MOSI_reg_i_9__3_n_0\,
      I1 => \clk_counter_reg_n_0_[6]\,
      I2 => \clk_counter_reg_n_0_[5]\,
      I3 => \clk_counter[8]_i_4__3_n_0\,
      I4 => \MOSI_i_10__4_n_0\,
      I5 => \clk_counter_reg_n_0_[7]\,
      O => \MOSI_i_5__4_n_0\
    );
\MOSI_i_6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFDFFFDFDFDF"
    )
        port map (
      I0 => \clk_counter[6]_i_2__4_n_0\,
      I1 => \clk_counter[7]_i_2__4_n_0\,
      I2 => \clk_counter[8]_i_3__4_n_0\,
      I3 => \clk_counter[5]_i_2__4_n_0\,
      I4 => \MOSI_i_11__4_n_0\,
      I5 => \clk_counter_reg_n_0_[4]\,
      O => \MOSI_i_6__4_n_0\
    );
MOSI_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \MOSI_i_1__4_n_0\,
      Q => \^mosi_f\,
      R => SS(0)
    );
\MOSI_reg_i_7__3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \MOSI_i_12__4_n_0\,
      I1 => \MOSI_i_13__4_n_0\,
      O => \MOSI_reg_i_7__3_n_0\,
      S => \clk_counter[5]_i_2__4_n_0\
    );
\MOSI_reg_i_8__3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \MOSI_i_14__4_n_0\,
      I1 => \MOSI_i_15__4_n_0\,
      O => \MOSI_reg_i_8__3_n_0\,
      S => \clk_counter[5]_i_2__4_n_0\
    );
\MOSI_reg_i_9__3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \MOSI_i_16__4_n_0\,
      I1 => \MOSI_i_17__4_n_0\,
      O => \MOSI_reg_i_9__3_n_0\,
      S => \clk_counter[5]_i_2__4_n_0\
    );
\channel[7]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => \^q\(0),
      O => \FSM_sequential_state_reg[1]_0\
    );
\clk_counter[0]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \clk_counter_reg_n_0_[0]\,
      O => \clk_counter[0]_i_1__4_n_0\
    );
\clk_counter[1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[1]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \state__0\(1),
      O => \clk_counter[1]_i_1__4_n_0\
    );
\clk_counter[2]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DDD7"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \clk_counter_reg_n_0_[2]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[0]\,
      O => \clk_counter[2]_i_1__4_n_0\
    );
\clk_counter[3]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA9FFFF"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[3]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[2]\,
      I4 => \state__0\(1),
      O => \clk_counter[3]_i_1__4_n_0\
    );
\clk_counter[4]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \clk_counter[4]_i_2__4_n_0\,
      O => \clk_counter[4]_i_1__4_n_0\
    );
\clk_counter[4]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[4]\,
      I1 => \clk_counter_reg_n_0_[2]\,
      I2 => \clk_counter_reg_n_0_[3]\,
      I3 => \clk_counter_reg_n_0_[0]\,
      I4 => \clk_counter_reg_n_0_[1]\,
      O => \clk_counter[4]_i_2__4_n_0\
    );
\clk_counter[5]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \clk_counter[5]_i_2__4_n_0\,
      I1 => \state__0\(1),
      O => \clk_counter[5]_i_1__4_n_0\
    );
\clk_counter[5]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[5]\,
      I1 => \clk_counter_reg_n_0_[4]\,
      I2 => \clk_counter_reg_n_0_[3]\,
      I3 => \clk_counter_reg_n_0_[2]\,
      I4 => \clk_counter_reg_n_0_[0]\,
      I5 => \clk_counter_reg_n_0_[1]\,
      O => \clk_counter[5]_i_2__4_n_0\
    );
\clk_counter[6]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \clk_counter[6]_i_2__4_n_0\,
      O => clk_counter(6)
    );
\clk_counter[6]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[6]\,
      I1 => \clk_counter_reg_n_0_[5]\,
      I2 => \clk_counter[6]_i_3__3_n_0\,
      I3 => \clk_counter_reg_n_0_[2]\,
      I4 => \clk_counter_reg_n_0_[3]\,
      I5 => \clk_counter_reg_n_0_[4]\,
      O => \clk_counter[6]_i_2__4_n_0\
    );
\clk_counter[6]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[0]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      O => \clk_counter[6]_i_3__3_n_0\
    );
\clk_counter[7]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \clk_counter[7]_i_2__4_n_0\,
      I1 => \state__0\(1),
      O => \clk_counter[7]_i_1__4_n_0\
    );
\clk_counter[7]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA9A"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[7]\,
      I1 => \clk_counter_reg_n_0_[6]\,
      I2 => \clk_counter[8]_i_4__3_n_0\,
      I3 => \clk_counter_reg_n_0_[5]\,
      O => \clk_counter[7]_i_2__4_n_0\
    );
\clk_counter[8]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \state__0\(0),
      O => \clk_counter[8]_i_1__4_n_0\
    );
\clk_counter[8]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \clk_counter[8]_i_3__4_n_0\,
      O => \clk_counter[8]_i_2__4_n_0\
    );
\clk_counter[8]_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002FFFD"
    )
        port map (
      I0 => \clk_counter[8]_i_4__3_n_0\,
      I1 => \clk_counter_reg_n_0_[6]\,
      I2 => \clk_counter_reg_n_0_[7]\,
      I3 => \clk_counter_reg_n_0_[5]\,
      I4 => \clk_counter_reg_n_0_[8]\,
      O => \clk_counter[8]_i_3__4_n_0\
    );
\clk_counter[8]_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[1]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[2]\,
      I3 => \clk_counter_reg_n_0_[3]\,
      I4 => \clk_counter_reg_n_0_[4]\,
      O => \clk_counter[8]_i_4__3_n_0\
    );
\clk_counter_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__4_n_0\,
      D => \clk_counter[0]_i_1__4_n_0\,
      Q => \clk_counter_reg_n_0_[0]\,
      S => SS(0)
    );
\clk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__4_n_0\,
      D => \clk_counter[1]_i_1__4_n_0\,
      Q => \clk_counter_reg_n_0_[1]\,
      R => SS(0)
    );
\clk_counter_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__4_n_0\,
      D => \clk_counter[2]_i_1__4_n_0\,
      Q => \clk_counter_reg_n_0_[2]\,
      S => SS(0)
    );
\clk_counter_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__4_n_0\,
      D => \clk_counter[3]_i_1__4_n_0\,
      Q => \clk_counter_reg_n_0_[3]\,
      S => SS(0)
    );
\clk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__4_n_0\,
      D => \clk_counter[4]_i_1__4_n_0\,
      Q => \clk_counter_reg_n_0_[4]\,
      S => SS(0)
    );
\clk_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__4_n_0\,
      D => \clk_counter[5]_i_1__4_n_0\,
      Q => \clk_counter_reg_n_0_[5]\,
      R => SS(0)
    );
\clk_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__4_n_0\,
      D => clk_counter(6),
      Q => \clk_counter_reg_n_0_[6]\,
      R => SS(0)
    );
\clk_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__4_n_0\,
      D => \clk_counter[7]_i_1__4_n_0\,
      Q => \clk_counter_reg_n_0_[7]\,
      R => SS(0)
    );
\clk_counter_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__4_n_0\,
      D => \clk_counter[8]_i_2__4_n_0\,
      Q => \clk_counter_reg_n_0_[8]\,
      S => SS(0)
    );
\data_out[16]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__4_n_0\,
      I2 => \data_out[24]_i_2__4_n_0\,
      I3 => \data_out[23]_i_2__4_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_f\(0),
      O => \data_out[16]_i_1__4_n_0\
    );
\data_out[17]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__4_n_0\,
      I2 => \data_out[25]_i_2__4_n_0\,
      I3 => \data_out[23]_i_2__4_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_f\(1),
      O => \data_out[17]_i_1__4_n_0\
    );
\data_out[18]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__4_n_0\,
      I2 => \data_out[26]_i_2__4_n_0\,
      I3 => \data_out[23]_i_2__4_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_f\(2),
      O => \data_out[18]_i_1__4_n_0\
    );
\data_out[19]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__4_n_0\,
      I2 => \data_out[27]_i_2__4_n_0\,
      I3 => \data_out[23]_i_2__4_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_f\(3),
      O => \data_out[19]_i_1__4_n_0\
    );
\data_out[20]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__4_n_0\,
      I2 => \data_out[28]_i_2__4_n_0\,
      I3 => \data_out[23]_i_2__4_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_f\(4),
      O => \data_out[20]_i_1__4_n_0\
    );
\data_out[21]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__4_n_0\,
      I2 => \data_out[29]_i_2__4_n_0\,
      I3 => \data_out[23]_i_2__4_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_f\(5),
      O => \data_out[21]_i_1__4_n_0\
    );
\data_out[22]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__4_n_0\,
      I2 => \data_out[30]_i_2__4_n_0\,
      I3 => \data_out[23]_i_2__4_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_f\(6),
      O => \data_out[22]_i_1__4_n_0\
    );
\data_out[23]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__4_n_0\,
      I2 => \data_out[31]_i_4__4_n_0\,
      I3 => \data_out[23]_i_2__4_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_f\(7),
      O => \data_out[23]_i_1__4_n_0\
    );
\data_out[23]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__4_n_13\,
      I1 => \data_out[31]_i_9__4_n_0\,
      O => \data_out[23]_i_2__4_n_0\
    );
\data_out[24]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__4_n_0\,
      I2 => \data_out[31]_i_5__4_n_0\,
      I3 => \data_out[24]_i_2__4_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_f\(8),
      O => \data_out[24]_i_1__4_n_0\
    );
\data_out[24]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \data_out_reg[31]_i_7__4_n_15\,
      I2 => data_out10(0),
      I3 => \data_out[27]_i_3__4_n_0\,
      O => \data_out[24]_i_2__4_n_0\
    );
\data_out[25]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__4_n_0\,
      I2 => \data_out[31]_i_5__4_n_0\,
      I3 => \data_out[25]_i_2__4_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_f\(9),
      O => \data_out[25]_i_1__4_n_0\
    );
\data_out[25]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => data_out10(0),
      I1 => \state__0\(1),
      I2 => \data_out_reg[31]_i_7__4_n_15\,
      I3 => \data_out[27]_i_3__4_n_0\,
      O => \data_out[25]_i_2__4_n_0\
    );
\data_out[26]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__4_n_0\,
      I2 => \data_out[31]_i_5__4_n_0\,
      I3 => \data_out[26]_i_2__4_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_f\(10),
      O => \data_out[26]_i_1__4_n_0\
    );
\data_out[26]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \state__0\(1),
      I1 => data_out10(0),
      I2 => \data_out_reg[31]_i_7__4_n_15\,
      I3 => \data_out[27]_i_3__4_n_0\,
      O => \data_out[26]_i_2__4_n_0\
    );
\data_out[27]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__4_n_0\,
      I2 => \data_out[31]_i_5__4_n_0\,
      I3 => \data_out[27]_i_2__4_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_f\(11),
      O => \data_out[27]_i_1__4_n_0\
    );
\data_out[27]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => data_out10(0),
      I1 => \state__0\(1),
      I2 => \data_out_reg[31]_i_7__4_n_15\,
      I3 => \data_out[27]_i_3__4_n_0\,
      O => \data_out[27]_i_2__4_n_0\
    );
\data_out[27]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__4_n_14\,
      I1 => \data_out_reg[31]_i_6__3_n_13\,
      I2 => data_out2,
      I3 => \data_out_reg[31]_i_6__3_n_15\,
      I4 => \data_out_reg[31]_i_6__3_n_14\,
      I5 => data_out3,
      O => \data_out[27]_i_3__4_n_0\
    );
\data_out[28]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__4_n_0\,
      I2 => \data_out[31]_i_5__4_n_0\,
      I3 => \data_out[28]_i_2__4_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_f\(12),
      O => \data_out[28]_i_1__4_n_0\
    );
\data_out[28]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \data_out[31]_i_8__3_n_0\,
      I1 => \state__0\(1),
      I2 => \data_out_reg[31]_i_7__4_n_15\,
      I3 => data_out10(0),
      O => \data_out[28]_i_2__4_n_0\
    );
\data_out[29]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__4_n_0\,
      I2 => \data_out[31]_i_5__4_n_0\,
      I3 => \data_out[29]_i_2__4_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_f\(13),
      O => \data_out[29]_i_1__4_n_0\
    );
\data_out[29]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \data_out[31]_i_8__3_n_0\,
      I1 => data_out10(0),
      I2 => \state__0\(1),
      I3 => \data_out_reg[31]_i_7__4_n_15\,
      O => \data_out[29]_i_2__4_n_0\
    );
\data_out[30]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__4_n_0\,
      I2 => \data_out[31]_i_5__4_n_0\,
      I3 => \data_out[30]_i_2__4_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_f\(14),
      O => \data_out[30]_i_1__4_n_0\
    );
\data_out[30]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \data_out[31]_i_8__3_n_0\,
      I1 => \state__0\(1),
      I2 => data_out10(0),
      I3 => \data_out_reg[31]_i_7__4_n_15\,
      O => \data_out[30]_i_2__4_n_0\
    );
\data_out[31]_i_100__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__3_n_5\,
      O => \data_out[31]_i_100__4_n_0\
    );
\data_out[31]_i_101__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__3_n_5\,
      O => \data_out[31]_i_101__4_n_0\
    );
\data_out[31]_i_102__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__3_n_5\,
      O => data_out10(28)
    );
\data_out[31]_i_103__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__3_n_5\,
      O => \data_out[31]_i_103__4_n_0\
    );
\data_out[31]_i_104__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__3_n_5\,
      O => \data_out[31]_i_104__4_n_0\
    );
\data_out[31]_i_105__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__3_n_5\,
      O => \data_out[31]_i_105__4_n_0\
    );
\data_out[31]_i_106__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => oversample_offset_F(3),
      I1 => oversample_offset_F(1),
      I2 => oversample_offset_F(0),
      I3 => oversample_offset_F(2),
      O => \data_out[31]_i_106__4_n_0\
    );
\data_out[31]_i_107__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[2]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => \clk_counter_reg_n_0_[0]\,
      O => \data_out[31]_i_107__4_n_0\
    );
\data_out[31]_i_10__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => oversample_offset_F(6),
      I1 => \clk_counter[6]_i_2__4_n_0\,
      O => \data_out[31]_i_10__3_n_0\
    );
\data_out[31]_i_11__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => oversample_offset_F(5),
      I1 => \clk_counter[5]_i_2__4_n_0\,
      O => \data_out[31]_i_11__3_n_0\
    );
\data_out[31]_i_12__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => oversample_offset_F(5),
      I1 => \clk_counter[5]_i_2__4_n_0\,
      O => \data_out[31]_i_12__4_n_0\
    );
\data_out[31]_i_13__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888882"
    )
        port map (
      I0 => oversample_offset_F(3),
      I1 => \clk_counter_reg_n_0_[3]\,
      I2 => \clk_counter_reg_n_0_[0]\,
      I3 => \clk_counter_reg_n_0_[1]\,
      I4 => \clk_counter_reg_n_0_[2]\,
      O => \data_out[31]_i_13__4_n_0\
    );
\data_out[31]_i_14__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[0]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => \clk_counter_reg_n_0_[2]\,
      O => \data_out[31]_i_14__3_n_0\
    );
\data_out[31]_i_15__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[0]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      O => \data_out[31]_i_15__4_n_0\
    );
\data_out[31]_i_16__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[0]\,
      O => \data_out[31]_i_16__4_n_0\
    );
\data_out[31]_i_17__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \data_out[31]_i_10__3_n_0\,
      I1 => \clk_counter[7]_i_2__4_n_0\,
      I2 => oversample_offset_F(7),
      O => \data_out[31]_i_17__4_n_0\
    );
\data_out[31]_i_18__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => oversample_offset_F(6),
      I1 => \clk_counter[6]_i_2__4_n_0\,
      I2 => \data_out[31]_i_11__3_n_0\,
      O => \data_out[31]_i_18__4_n_0\
    );
\data_out[31]_i_19__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9699"
    )
        port map (
      I0 => oversample_offset_F(5),
      I1 => \clk_counter[5]_i_2__4_n_0\,
      I2 => \clk_counter[4]_i_2__4_n_0\,
      I3 => oversample_offset_F(4),
      O => \data_out[31]_i_19__4_n_0\
    );
\data_out[31]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__4_n_0\,
      I2 => \data_out[31]_i_4__4_n_0\,
      I3 => \data_out[31]_i_5__4_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_f\(15),
      O => \data_out[31]_i_1__4_n_0\
    );
\data_out[31]_i_20__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \data_out[31]_i_13__4_n_0\,
      I1 => \clk_counter[4]_i_2__4_n_0\,
      I2 => oversample_offset_F(4),
      O => \data_out[31]_i_20__4_n_0\
    );
\data_out[31]_i_21__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA955565556AAA9"
    )
        port map (
      I0 => oversample_offset_F(2),
      I1 => \clk_counter_reg_n_0_[2]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[0]\,
      I4 => \clk_counter_reg_n_0_[3]\,
      I5 => oversample_offset_F(3),
      O => \data_out[31]_i_21__4_n_0\
    );
\data_out[31]_i_22__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A956"
    )
        port map (
      I0 => oversample_offset_F(2),
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[2]\,
      O => \data_out[31]_i_22__4_n_0\
    );
\data_out[31]_i_23__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[1]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => oversample_offset_F(1),
      O => \data_out[31]_i_23__3_n_0\
    );
\data_out[31]_i_24__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => oversample_offset_F(0),
      I1 => \clk_counter_reg_n_0_[0]\,
      O => \data_out[31]_i_24__4_n_0\
    );
\data_out[31]_i_25__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__3_n_5\,
      O => \data_out[31]_i_25__4_n_0\
    );
\data_out[31]_i_26__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__3_n_5\,
      O => \data_out[31]_i_26__4_n_0\
    );
\data_out[31]_i_28__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(6),
      O => \data_out[31]_i_28__4_n_0\
    );
\data_out[31]_i_29__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(5),
      O => \data_out[31]_i_29__4_n_0\
    );
\data_out[31]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => MISO_F,
      I1 => \^q\(0),
      I2 => \state__0\(1),
      O => data_out1_in(31)
    );
\data_out[31]_i_30__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(4),
      O => \data_out[31]_i_30__4_n_0\
    );
\data_out[31]_i_31__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(3),
      O => \data_out[31]_i_31__4_n_0\
    );
\data_out[31]_i_32__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(2),
      O => \data_out[31]_i_32__4_n_0\
    );
\data_out[31]_i_33__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(1),
      O => \data_out[31]_i_33__3_n_0\
    );
\data_out[31]_i_36__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__4_n_11\,
      I1 => \data_out_reg[31]_i_65__4_n_11\,
      I2 => \data_out_reg[31]_i_66__4_n_15\,
      I3 => \data_out_reg[31]_i_66__4_n_10\,
      O => \data_out[31]_i_36__4_n_0\
    );
\data_out[31]_i_37__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \data_out_reg[31]_i_65__4_n_13\,
      I1 => \data_out_reg[31]_i_65__4_n_10\,
      I2 => \data_out_reg[31]_i_67__4_n_3\,
      I3 => \data_out_reg[31]_i_7__4_n_8\,
      O => \data_out[31]_i_37__4_n_0\
    );
\data_out[31]_i_38__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \data_out_reg[31]_i_67__4_n_13\,
      I1 => \data_out_reg[31]_i_67__4_n_12\,
      I2 => \data_out_reg[31]_i_7__4_n_12\,
      I3 => \data_out_reg[31]_i_66__4_n_8\,
      O => \data_out[31]_i_38__4_n_0\
    );
\data_out[31]_i_39__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__4_n_9\,
      I1 => \data_out_reg[31]_i_67__4_n_14\,
      I2 => \data_out_reg[31]_i_7__4_n_10\,
      I3 => \data_out_reg[31]_i_65__4_n_14\,
      O => \data_out[31]_i_39__4_n_0\
    );
\data_out[31]_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \^q\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      O => \data_out[31]_i_3__4_n_0\
    );
\data_out[31]_i_40__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \data_out_reg[31]_i_66__4_n_13\,
      I1 => \data_out_reg[31]_i_66__4_n_11\,
      I2 => \data_out_reg[31]_i_65__4_n_9\,
      I3 => \data_out_reg[31]_i_67__4_n_15\,
      O => \data_out[31]_i_40__4_n_0\
    );
\data_out[31]_i_41__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \data_out_reg[31]_i_65__4_n_15\,
      I1 => \data_out_reg[31]_i_66__4_n_9\,
      I2 => \data_out_reg[31]_i_66__4_n_12\,
      I3 => \data_out_reg[31]_i_65__4_n_12\,
      I4 => \data_out_reg[31]_i_66__4_n_14\,
      I5 => \data_out_reg[31]_i_65__4_n_8\,
      O => \data_out[31]_i_41__4_n_0\
    );
\data_out[31]_i_42__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_counter[8]_i_3__4_n_0\,
      O => \data_out[31]_i_42__3_n_0\
    );
\data_out[31]_i_43__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => oversample_offset_F(7),
      I1 => \clk_counter[7]_i_2__4_n_0\,
      O => \data_out[31]_i_43__4_n_0\
    );
\data_out[31]_i_44__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002FFFD"
    )
        port map (
      I0 => \clk_counter[8]_i_4__3_n_0\,
      I1 => \clk_counter_reg_n_0_[6]\,
      I2 => \clk_counter_reg_n_0_[7]\,
      I3 => \clk_counter_reg_n_0_[5]\,
      I4 => \clk_counter_reg_n_0_[8]\,
      O => \data_out[31]_i_44__4_n_0\
    );
\data_out[31]_i_45__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \clk_counter[7]_i_2__4_n_0\,
      I1 => oversample_offset_F(7),
      I2 => \clk_counter[8]_i_3__4_n_0\,
      O => \data_out[31]_i_45__4_n_0\
    );
\data_out[31]_i_46__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => oversample_offset_F(7),
      I1 => \data_out[31]_i_68__3_n_0\,
      I2 => \clk_counter[8]_i_3__4_n_0\,
      O => \data_out[31]_i_46__4_n_0\
    );
\data_out[31]_i_47__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"157C0154"
    )
        port map (
      I0 => \clk_counter[7]_i_2__4_n_0\,
      I1 => oversample_offset_F(6),
      I2 => \data_out[31]_i_69__4_n_0\,
      I3 => oversample_offset_F(7),
      I4 => \clk_counter[6]_i_2__4_n_0\,
      O => \data_out[31]_i_47__4_n_0\
    );
\data_out[31]_i_48__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"751C5104"
    )
        port map (
      I0 => \clk_counter[5]_i_2__4_n_0\,
      I1 => oversample_offset_F(4),
      I2 => \data_out[31]_i_70__4_n_0\,
      I3 => oversample_offset_F(5),
      I4 => \clk_counter[4]_i_2__4_n_0\,
      O => \data_out[31]_i_48__4_n_0\
    );
\data_out[31]_i_49__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E000006061E1E7E"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[2]\,
      I1 => \clk_counter[6]_i_3__3_n_0\,
      I2 => \clk_counter_reg_n_0_[3]\,
      I3 => oversample_offset_F(1),
      I4 => oversample_offset_F(2),
      I5 => oversample_offset_F(3),
      O => \data_out[31]_i_49__4_n_0\
    );
\data_out[31]_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => data_out10(0),
      I1 => \state__0\(1),
      I2 => \data_out_reg[31]_i_7__4_n_15\,
      I3 => \data_out[31]_i_8__3_n_0\,
      O => \data_out[31]_i_4__4_n_0\
    );
\data_out[31]_i_50__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7C04"
    )
        port map (
      I0 => oversample_offset_F(0),
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => oversample_offset_F(1),
      O => \data_out[31]_i_50__4_n_0\
    );
\data_out[31]_i_51__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \clk_counter[8]_i_3__4_n_0\,
      I1 => oversample_offset_F(7),
      I2 => \data_out[31]_i_68__3_n_0\,
      O => \data_out[31]_i_51__4_n_0\
    );
\data_out[31]_i_52__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60090660"
    )
        port map (
      I0 => oversample_offset_F(7),
      I1 => \clk_counter[7]_i_2__4_n_0\,
      I2 => oversample_offset_F(6),
      I3 => \data_out[31]_i_69__4_n_0\,
      I4 => \clk_counter[6]_i_2__4_n_0\,
      O => \data_out[31]_i_52__4_n_0\
    );
\data_out[31]_i_53__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888882222222"
    )
        port map (
      I0 => \data_out[31]_i_71__4_n_0\,
      I1 => oversample_offset_F(4),
      I2 => oversample_offset_F(3),
      I3 => oversample_offset_F(1),
      I4 => oversample_offset_F(2),
      I5 => \clk_counter[4]_i_2__4_n_0\,
      O => \data_out[31]_i_53__4_n_0\
    );
\data_out[31]_i_54__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9006066006606009"
    )
        port map (
      I0 => oversample_offset_F(3),
      I1 => \clk_counter_reg_n_0_[3]\,
      I2 => oversample_offset_F(1),
      I3 => oversample_offset_F(2),
      I4 => \clk_counter_reg_n_0_[2]\,
      I5 => \clk_counter[6]_i_3__3_n_0\,
      O => \data_out[31]_i_54__4_n_0\
    );
\data_out[31]_i_55__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9006"
    )
        port map (
      I0 => oversample_offset_F(1),
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => oversample_offset_F(0),
      I3 => \clk_counter_reg_n_0_[0]\,
      O => \data_out[31]_i_55__4_n_0\
    );
\data_out[31]_i_57__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__4_n_0\,
      I1 => oversample_offset_F(6),
      I2 => oversample_offset_F(7),
      O => \data_out[31]_i_57__4_n_0\
    );
\data_out[31]_i_58__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__4_n_0\,
      I1 => oversample_offset_F(6),
      I2 => oversample_offset_F(7),
      O => \data_out[31]_i_58__4_n_0\
    );
\data_out[31]_i_59__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__4_n_0\,
      I1 => oversample_offset_F(6),
      I2 => oversample_offset_F(7),
      O => \data_out[31]_i_59__4_n_0\
    );
\data_out[31]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__4_n_13\,
      I1 => \data_out[31]_i_9__4_n_0\,
      O => \data_out[31]_i_5__4_n_0\
    );
\data_out[31]_i_60__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__4_n_0\,
      I1 => oversample_offset_F(6),
      I2 => oversample_offset_F(7),
      O => \data_out[31]_i_60__3_n_0\
    );
\data_out[31]_i_61__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__4_n_0\,
      I1 => oversample_offset_F(6),
      I2 => oversample_offset_F(7),
      O => \data_out[31]_i_61__4_n_0\
    );
\data_out[31]_i_62__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__4_n_0\,
      I1 => oversample_offset_F(6),
      I2 => oversample_offset_F(7),
      O => \data_out[31]_i_62__4_n_0\
    );
\data_out[31]_i_63__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__4_n_0\,
      I1 => oversample_offset_F(6),
      I2 => oversample_offset_F(7),
      O => \data_out[31]_i_63__4_n_0\
    );
\data_out[31]_i_64__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__4_n_0\,
      I1 => oversample_offset_F(6),
      I2 => oversample_offset_F(7),
      O => \data_out[31]_i_64__4_n_0\
    );
\data_out[31]_i_68__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000015555555"
    )
        port map (
      I0 => oversample_offset_F(6),
      I1 => oversample_offset_F(4),
      I2 => oversample_offset_F(3),
      I3 => oversample_offset_F(1),
      I4 => oversample_offset_F(2),
      I5 => oversample_offset_F(5),
      O => \data_out[31]_i_68__3_n_0\
    );
\data_out[31]_i_69__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => oversample_offset_F(5),
      I1 => oversample_offset_F(2),
      I2 => oversample_offset_F(1),
      I3 => oversample_offset_F(3),
      I4 => oversample_offset_F(4),
      O => \data_out[31]_i_69__4_n_0\
    );
\data_out[31]_i_70__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => oversample_offset_F(2),
      I1 => oversample_offset_F(1),
      I2 => oversample_offset_F(3),
      O => \data_out[31]_i_70__4_n_0\
    );
\data_out[31]_i_71__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA95555555"
    )
        port map (
      I0 => \clk_counter[5]_i_2__4_n_0\,
      I1 => oversample_offset_F(4),
      I2 => oversample_offset_F(3),
      I3 => oversample_offset_F(1),
      I4 => oversample_offset_F(2),
      I5 => oversample_offset_F(5),
      O => \data_out[31]_i_71__4_n_0\
    );
\data_out[31]_i_72__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \data_out[31]_i_85__4_n_0\,
      I1 => oversample_offset_F(6),
      I2 => oversample_offset_F(7),
      I3 => \clk_counter[8]_i_3__4_n_0\,
      O => \data_out[31]_i_72__4_n_0\
    );
\data_out[31]_i_73__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A802EA83"
    )
        port map (
      I0 => \clk_counter[7]_i_2__4_n_0\,
      I1 => oversample_offset_F(6),
      I2 => \data_out[31]_i_85__4_n_0\,
      I3 => oversample_offset_F(7),
      I4 => \clk_counter[6]_i_2__4_n_0\,
      O => \data_out[31]_i_73__4_n_0\
    );
\data_out[31]_i_74__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A883EA"
    )
        port map (
      I0 => \clk_counter[5]_i_2__4_n_0\,
      I1 => oversample_offset_F(4),
      I2 => \data_out[31]_i_106__4_n_0\,
      I3 => oversample_offset_F(5),
      I4 => \clk_counter[4]_i_2__4_n_0\,
      O => \data_out[31]_i_74__4_n_0\
    );
\data_out[31]_i_75__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA80002EEEA8883"
    )
        port map (
      I0 => \MOSI_i_11__4_n_0\,
      I1 => oversample_offset_F(2),
      I2 => oversample_offset_F(0),
      I3 => oversample_offset_F(1),
      I4 => oversample_offset_F(3),
      I5 => \data_out[31]_i_107__4_n_0\,
      O => \data_out[31]_i_75__4_n_0\
    );
\data_out[31]_i_76__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8247"
    )
        port map (
      I0 => oversample_offset_F(1),
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => \clk_counter_reg_n_0_[0]\,
      I3 => oversample_offset_F(0),
      O => \data_out[31]_i_76__3_n_0\
    );
\data_out[31]_i_77__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__4_n_0\,
      I1 => oversample_offset_F(6),
      I2 => oversample_offset_F(7),
      O => \data_out[31]_i_77__4_n_0\
    );
\data_out[31]_i_78__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__4_n_0\,
      I1 => oversample_offset_F(6),
      I2 => oversample_offset_F(7),
      O => \data_out[31]_i_78__4_n_0\
    );
\data_out[31]_i_79__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__4_n_0\,
      I1 => oversample_offset_F(6),
      I2 => oversample_offset_F(7),
      O => \data_out[31]_i_79__4_n_0\
    );
\data_out[31]_i_80__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \data_out[31]_i_85__4_n_0\,
      I1 => oversample_offset_F(6),
      I2 => oversample_offset_F(7),
      I3 => \clk_counter[8]_i_3__4_n_0\,
      O => \data_out[31]_i_80__4_n_0\
    );
\data_out[31]_i_81__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60090660"
    )
        port map (
      I0 => oversample_offset_F(7),
      I1 => \clk_counter[7]_i_2__4_n_0\,
      I2 => oversample_offset_F(6),
      I3 => \data_out[31]_i_85__4_n_0\,
      I4 => \clk_counter[6]_i_2__4_n_0\,
      O => \data_out[31]_i_81__4_n_0\
    );
\data_out[31]_i_82__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90060990"
    )
        port map (
      I0 => oversample_offset_F(5),
      I1 => \clk_counter[5]_i_2__4_n_0\,
      I2 => oversample_offset_F(4),
      I3 => \data_out[31]_i_106__4_n_0\,
      I4 => \clk_counter[4]_i_2__4_n_0\,
      O => \data_out[31]_i_82__3_n_0\
    );
\data_out[31]_i_83__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9090900609090990"
    )
        port map (
      I0 => oversample_offset_F(3),
      I1 => \MOSI_i_18__4_n_0\,
      I2 => oversample_offset_F(2),
      I3 => oversample_offset_F(0),
      I4 => oversample_offset_F(1),
      I5 => \data_out[31]_i_107__4_n_0\,
      O => \data_out[31]_i_83__4_n_0\
    );
\data_out[31]_i_84__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2814"
    )
        port map (
      I0 => oversample_offset_F(1),
      I1 => oversample_offset_F(0),
      I2 => \clk_counter_reg_n_0_[0]\,
      I3 => \clk_counter_reg_n_0_[1]\,
      O => \data_out[31]_i_84__3_n_0\
    );
\data_out[31]_i_85__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => oversample_offset_F(5),
      I1 => oversample_offset_F(3),
      I2 => oversample_offset_F(1),
      I3 => oversample_offset_F(0),
      I4 => oversample_offset_F(2),
      I5 => oversample_offset_F(4),
      O => \data_out[31]_i_85__4_n_0\
    );
\data_out[31]_i_86__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__3_n_5\,
      O => \data_out[31]_i_86__3_n_0\
    );
\data_out[31]_i_87__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__3_n_5\,
      O => \data_out[31]_i_87__4_n_0\
    );
\data_out[31]_i_88__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__3_n_5\,
      O => \data_out[31]_i_88__4_n_0\
    );
\data_out[31]_i_89__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__3_n_5\,
      O => \data_out[31]_i_89__4_n_0\
    );
\data_out[31]_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__4_n_14\,
      I1 => \data_out_reg[31]_i_6__3_n_13\,
      I2 => data_out2,
      I3 => \data_out_reg[31]_i_6__3_n_15\,
      I4 => \data_out_reg[31]_i_6__3_n_14\,
      I5 => data_out3,
      O => \data_out[31]_i_8__3_n_0\
    );
\data_out[31]_i_90__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__3_n_5\,
      O => \data_out[31]_i_90__4_n_0\
    );
\data_out[31]_i_91__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__3_n_5\,
      O => \data_out[31]_i_91__4_n_0\
    );
\data_out[31]_i_92__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__3_n_5\,
      O => \data_out[31]_i_92__4_n_0\
    );
\data_out[31]_i_93__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__3_n_5\,
      O => \data_out[31]_i_93__4_n_0\
    );
\data_out[31]_i_94__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__3_n_5\,
      O => \data_out[31]_i_94__4_n_0\
    );
\data_out[31]_i_95__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__3_n_5\,
      O => \data_out[31]_i_95__4_n_0\
    );
\data_out[31]_i_96__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__3_n_5\,
      O => \data_out[31]_i_96__4_n_0\
    );
\data_out[31]_i_97__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__3_n_5\,
      O => \data_out[31]_i_97__4_n_0\
    );
\data_out[31]_i_98__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__3_n_5\,
      O => \data_out[31]_i_98__4_n_0\
    );
\data_out[31]_i_99__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__3_n_5\,
      O => \data_out[31]_i_99__4_n_0\
    );
\data_out[31]_i_9__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \data_out[31]_i_36__4_n_0\,
      I1 => \data_out[31]_i_37__4_n_0\,
      I2 => \data_out[31]_i_38__4_n_0\,
      I3 => \data_out[31]_i_39__4_n_0\,
      I4 => \data_out[31]_i_40__4_n_0\,
      I5 => \data_out[31]_i_41__4_n_0\,
      O => \data_out[31]_i_9__4_n_0\
    );
\data_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[16]_i_1__4_n_0\,
      Q => \^data_out_f\(0),
      R => SS(0)
    );
\data_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[17]_i_1__4_n_0\,
      Q => \^data_out_f\(1),
      R => SS(0)
    );
\data_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[18]_i_1__4_n_0\,
      Q => \^data_out_f\(2),
      R => SS(0)
    );
\data_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[19]_i_1__4_n_0\,
      Q => \^data_out_f\(3),
      R => SS(0)
    );
\data_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[20]_i_1__4_n_0\,
      Q => \^data_out_f\(4),
      R => SS(0)
    );
\data_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[21]_i_1__4_n_0\,
      Q => \^data_out_f\(5),
      R => SS(0)
    );
\data_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[22]_i_1__4_n_0\,
      Q => \^data_out_f\(6),
      R => SS(0)
    );
\data_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[23]_i_1__4_n_0\,
      Q => \^data_out_f\(7),
      R => SS(0)
    );
\data_out_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[24]_i_1__4_n_0\,
      Q => \^data_out_f\(8),
      R => SS(0)
    );
\data_out_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[25]_i_1__4_n_0\,
      Q => \^data_out_f\(9),
      R => SS(0)
    );
\data_out_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[26]_i_1__4_n_0\,
      Q => \^data_out_f\(10),
      R => SS(0)
    );
\data_out_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[27]_i_1__4_n_0\,
      Q => \^data_out_f\(11),
      R => SS(0)
    );
\data_out_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[28]_i_1__4_n_0\,
      Q => \^data_out_f\(12),
      R => SS(0)
    );
\data_out_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[29]_i_1__4_n_0\,
      Q => \^data_out_f\(13),
      R => SS(0)
    );
\data_out_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[30]_i_1__4_n_0\,
      Q => \^data_out_f\(14),
      R => SS(0)
    );
\data_out_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[31]_i_1__4_n_0\,
      Q => \^data_out_f\(15),
      R => SS(0)
    );
\data_out_reg[31]_i_27__3\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_6__3_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_data_out_reg[31]_i_27__3_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \data_out_reg[31]_i_27__3_n_5\,
      CO(1) => \NLW_data_out_reg[31]_i_27__3_CO_UNCONNECTED\(1),
      CO(0) => \data_out_reg[31]_i_27__3_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1) => \data_out[31]_i_42__3_n_0\,
      DI(0) => \data_out[31]_i_43__4_n_0\,
      O(7 downto 2) => \NLW_data_out_reg[31]_i_27__3_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => data_out10(6 downto 5),
      S(7 downto 2) => B"000001",
      S(1) => \data_out[31]_i_44__4_n_0\,
      S(0) => \data_out[31]_i_45__4_n_0\
    );
\data_out_reg[31]_i_34__3\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_data_out_reg[31]_i_34__3_CO_UNCONNECTED\(7 downto 5),
      CO(4) => data_out2,
      CO(3) => \data_out_reg[31]_i_34__3_n_4\,
      CO(2) => \data_out_reg[31]_i_34__3_n_5\,
      CO(1) => \data_out_reg[31]_i_34__3_n_6\,
      CO(0) => \data_out_reg[31]_i_34__3_n_7\,
      DI(7 downto 5) => B"000",
      DI(4) => \data_out[31]_i_46__4_n_0\,
      DI(3) => \data_out[31]_i_47__4_n_0\,
      DI(2) => \data_out[31]_i_48__4_n_0\,
      DI(1) => \data_out[31]_i_49__4_n_0\,
      DI(0) => \data_out[31]_i_50__4_n_0\,
      O(7 downto 0) => \NLW_data_out_reg[31]_i_34__3_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => \data_out[31]_i_51__4_n_0\,
      S(3) => \data_out[31]_i_52__4_n_0\,
      S(2) => \data_out[31]_i_53__4_n_0\,
      S(1) => \data_out[31]_i_54__4_n_0\,
      S(0) => \data_out[31]_i_55__4_n_0\
    );
\data_out_reg[31]_i_35__3\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_56__3_n_0\,
      CI_TOP => '0',
      CO(7) => data_out3,
      CO(6) => \data_out_reg[31]_i_35__3_n_1\,
      CO(5) => \data_out_reg[31]_i_35__3_n_2\,
      CO(4) => \data_out_reg[31]_i_35__3_n_3\,
      CO(3) => \data_out_reg[31]_i_35__3_n_4\,
      CO(2) => \data_out_reg[31]_i_35__3_n_5\,
      CO(1) => \data_out_reg[31]_i_35__3_n_6\,
      CO(0) => \data_out_reg[31]_i_35__3_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_data_out_reg[31]_i_35__3_O_UNCONNECTED\(7 downto 0),
      S(7) => \data_out[31]_i_57__4_n_0\,
      S(6) => \data_out[31]_i_58__4_n_0\,
      S(5) => \data_out[31]_i_59__4_n_0\,
      S(4) => \data_out[31]_i_60__3_n_0\,
      S(3) => \data_out[31]_i_61__4_n_0\,
      S(2) => \data_out[31]_i_62__4_n_0\,
      S(1) => \data_out[31]_i_63__4_n_0\,
      S(0) => \data_out[31]_i_64__4_n_0\
    );
\data_out_reg[31]_i_56__3\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_56__3_n_0\,
      CO(6) => \data_out_reg[31]_i_56__3_n_1\,
      CO(5) => \data_out_reg[31]_i_56__3_n_2\,
      CO(4) => \data_out_reg[31]_i_56__3_n_3\,
      CO(3) => \data_out_reg[31]_i_56__3_n_4\,
      CO(2) => \data_out_reg[31]_i_56__3_n_5\,
      CO(1) => \data_out_reg[31]_i_56__3_n_6\,
      CO(0) => \data_out_reg[31]_i_56__3_n_7\,
      DI(7 downto 5) => B"000",
      DI(4) => \data_out[31]_i_72__4_n_0\,
      DI(3) => \data_out[31]_i_73__4_n_0\,
      DI(2) => \data_out[31]_i_74__4_n_0\,
      DI(1) => \data_out[31]_i_75__4_n_0\,
      DI(0) => \data_out[31]_i_76__3_n_0\,
      O(7 downto 0) => \NLW_data_out_reg[31]_i_56__3_O_UNCONNECTED\(7 downto 0),
      S(7) => \data_out[31]_i_77__4_n_0\,
      S(6) => \data_out[31]_i_78__4_n_0\,
      S(5) => \data_out[31]_i_79__4_n_0\,
      S(4) => \data_out[31]_i_80__4_n_0\,
      S(3) => \data_out[31]_i_81__4_n_0\,
      S(2) => \data_out[31]_i_82__3_n_0\,
      S(1) => \data_out[31]_i_83__4_n_0\,
      S(0) => \data_out[31]_i_84__3_n_0\
    );
\data_out_reg[31]_i_65__4\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_7__4_n_0\,
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_65__4_n_0\,
      CO(6) => \data_out_reg[31]_i_65__4_n_1\,
      CO(5) => \data_out_reg[31]_i_65__4_n_2\,
      CO(4) => \data_out_reg[31]_i_65__4_n_3\,
      CO(3) => \data_out_reg[31]_i_65__4_n_4\,
      CO(2) => \data_out_reg[31]_i_65__4_n_5\,
      CO(1) => \data_out_reg[31]_i_65__4_n_6\,
      CO(0) => \data_out_reg[31]_i_65__4_n_7\,
      DI(7) => \data_out[31]_i_86__3_n_0\,
      DI(6) => \data_out[31]_i_87__4_n_0\,
      DI(5) => \data_out[31]_i_88__4_n_0\,
      DI(4) => \data_out[31]_i_89__4_n_0\,
      DI(3) => \data_out[31]_i_90__4_n_0\,
      DI(2) => \data_out[31]_i_91__4_n_0\,
      DI(1) => \data_out[31]_i_92__4_n_0\,
      DI(0) => \data_out[31]_i_93__4_n_0\,
      O(7) => \data_out_reg[31]_i_65__4_n_8\,
      O(6) => \data_out_reg[31]_i_65__4_n_9\,
      O(5) => \data_out_reg[31]_i_65__4_n_10\,
      O(4) => \data_out_reg[31]_i_65__4_n_11\,
      O(3) => \data_out_reg[31]_i_65__4_n_12\,
      O(2) => \data_out_reg[31]_i_65__4_n_13\,
      O(1) => \data_out_reg[31]_i_65__4_n_14\,
      O(0) => \data_out_reg[31]_i_65__4_n_15\,
      S(7) => \data_out_reg[31]_i_27__3_n_5\,
      S(6) => \data_out_reg[31]_i_27__3_n_5\,
      S(5) => \data_out_reg[31]_i_27__3_n_5\,
      S(4) => \data_out_reg[31]_i_27__3_n_5\,
      S(3) => \data_out_reg[31]_i_27__3_n_5\,
      S(2) => \data_out_reg[31]_i_27__3_n_5\,
      S(1) => \data_out_reg[31]_i_27__3_n_5\,
      S(0) => \data_out_reg[31]_i_27__3_n_5\
    );
\data_out_reg[31]_i_66__4\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_65__4_n_0\,
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_66__4_n_0\,
      CO(6) => \data_out_reg[31]_i_66__4_n_1\,
      CO(5) => \data_out_reg[31]_i_66__4_n_2\,
      CO(4) => \data_out_reg[31]_i_66__4_n_3\,
      CO(3) => \data_out_reg[31]_i_66__4_n_4\,
      CO(2) => \data_out_reg[31]_i_66__4_n_5\,
      CO(1) => \data_out_reg[31]_i_66__4_n_6\,
      CO(0) => \data_out_reg[31]_i_66__4_n_7\,
      DI(7) => \data_out[31]_i_94__4_n_0\,
      DI(6) => \data_out[31]_i_95__4_n_0\,
      DI(5) => \data_out[31]_i_96__4_n_0\,
      DI(4) => \data_out[31]_i_97__4_n_0\,
      DI(3) => \data_out[31]_i_98__4_n_0\,
      DI(2) => \data_out[31]_i_99__4_n_0\,
      DI(1) => \data_out[31]_i_100__4_n_0\,
      DI(0) => \data_out[31]_i_101__4_n_0\,
      O(7) => \data_out_reg[31]_i_66__4_n_8\,
      O(6) => \data_out_reg[31]_i_66__4_n_9\,
      O(5) => \data_out_reg[31]_i_66__4_n_10\,
      O(4) => \data_out_reg[31]_i_66__4_n_11\,
      O(3) => \data_out_reg[31]_i_66__4_n_12\,
      O(2) => \data_out_reg[31]_i_66__4_n_13\,
      O(1) => \data_out_reg[31]_i_66__4_n_14\,
      O(0) => \data_out_reg[31]_i_66__4_n_15\,
      S(7) => \data_out_reg[31]_i_27__3_n_5\,
      S(6) => \data_out_reg[31]_i_27__3_n_5\,
      S(5) => \data_out_reg[31]_i_27__3_n_5\,
      S(4) => \data_out_reg[31]_i_27__3_n_5\,
      S(3) => \data_out_reg[31]_i_27__3_n_5\,
      S(2) => \data_out_reg[31]_i_27__3_n_5\,
      S(1) => \data_out_reg[31]_i_27__3_n_5\,
      S(0) => \data_out_reg[31]_i_27__3_n_5\
    );
\data_out_reg[31]_i_67__4\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_66__4_n_0\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_data_out_reg[31]_i_67__4_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \data_out_reg[31]_i_67__4_n_3\,
      CO(3) => \NLW_data_out_reg[31]_i_67__4_CO_UNCONNECTED\(3),
      CO(2) => \data_out_reg[31]_i_67__4_n_5\,
      CO(1) => \data_out_reg[31]_i_67__4_n_6\,
      CO(0) => \data_out_reg[31]_i_67__4_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => data_out10(28),
      DI(2) => \data_out[31]_i_103__4_n_0\,
      DI(1) => \data_out[31]_i_104__4_n_0\,
      DI(0) => \data_out[31]_i_105__4_n_0\,
      O(7 downto 4) => \NLW_data_out_reg[31]_i_67__4_O_UNCONNECTED\(7 downto 4),
      O(3) => \data_out_reg[31]_i_67__4_n_12\,
      O(2) => \data_out_reg[31]_i_67__4_n_13\,
      O(1) => \data_out_reg[31]_i_67__4_n_14\,
      O(0) => \data_out_reg[31]_i_67__4_n_15\,
      S(7 downto 4) => B"0001",
      S(3) => \data_out_reg[31]_i_27__3_n_5\,
      S(2) => \data_out_reg[31]_i_27__3_n_5\,
      S(1) => \data_out_reg[31]_i_27__3_n_5\,
      S(0) => \data_out_reg[31]_i_27__3_n_5\
    );
\data_out_reg[31]_i_6__3\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_6__3_n_0\,
      CO(6) => \data_out_reg[31]_i_6__3_n_1\,
      CO(5) => \data_out_reg[31]_i_6__3_n_2\,
      CO(4) => \data_out_reg[31]_i_6__3_n_3\,
      CO(3) => \data_out_reg[31]_i_6__3_n_4\,
      CO(2) => \data_out_reg[31]_i_6__3_n_5\,
      CO(1) => \data_out_reg[31]_i_6__3_n_6\,
      CO(0) => \data_out_reg[31]_i_6__3_n_7\,
      DI(7) => \data_out[31]_i_10__3_n_0\,
      DI(6) => \data_out[31]_i_11__3_n_0\,
      DI(5) => \data_out[31]_i_12__4_n_0\,
      DI(4) => \data_out[31]_i_13__4_n_0\,
      DI(3) => oversample_offset_F(2),
      DI(2) => \data_out[31]_i_14__3_n_0\,
      DI(1) => \data_out[31]_i_15__4_n_0\,
      DI(0) => \data_out[31]_i_16__4_n_0\,
      O(7 downto 3) => data_out10(4 downto 0),
      O(2) => \data_out_reg[31]_i_6__3_n_13\,
      O(1) => \data_out_reg[31]_i_6__3_n_14\,
      O(0) => \data_out_reg[31]_i_6__3_n_15\,
      S(7) => \data_out[31]_i_17__4_n_0\,
      S(6) => \data_out[31]_i_18__4_n_0\,
      S(5) => \data_out[31]_i_19__4_n_0\,
      S(4) => \data_out[31]_i_20__4_n_0\,
      S(3) => \data_out[31]_i_21__4_n_0\,
      S(2) => \data_out[31]_i_22__4_n_0\,
      S(1) => \data_out[31]_i_23__3_n_0\,
      S(0) => \data_out[31]_i_24__4_n_0\
    );
\data_out_reg[31]_i_7__4\: unisim.vcomponents.CARRY8
     port map (
      CI => data_out10(0),
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_7__4_n_0\,
      CO(6) => \data_out_reg[31]_i_7__4_n_1\,
      CO(5) => \data_out_reg[31]_i_7__4_n_2\,
      CO(4) => \data_out_reg[31]_i_7__4_n_3\,
      CO(3) => \data_out_reg[31]_i_7__4_n_4\,
      CO(2) => \data_out_reg[31]_i_7__4_n_5\,
      CO(1) => \data_out_reg[31]_i_7__4_n_6\,
      CO(0) => \data_out_reg[31]_i_7__4_n_7\,
      DI(7) => \data_out[31]_i_25__4_n_0\,
      DI(6) => \data_out[31]_i_26__4_n_0\,
      DI(5 downto 0) => data_out10(6 downto 1),
      O(7) => \data_out_reg[31]_i_7__4_n_8\,
      O(6) => \data_out_reg[31]_i_7__4_n_9\,
      O(5) => \data_out_reg[31]_i_7__4_n_10\,
      O(4) => \data_out_reg[31]_i_7__4_n_11\,
      O(3) => \data_out_reg[31]_i_7__4_n_12\,
      O(2) => \data_out_reg[31]_i_7__4_n_13\,
      O(1) => \data_out_reg[31]_i_7__4_n_14\,
      O(0) => \data_out_reg[31]_i_7__4_n_15\,
      S(7) => \data_out_reg[31]_i_27__3_n_5\,
      S(6) => \data_out_reg[31]_i_27__3_n_5\,
      S(5) => \data_out[31]_i_28__4_n_0\,
      S(4) => \data_out[31]_i_29__4_n_0\,
      S(3) => \data_out[31]_i_30__4_n_0\,
      S(2) => \data_out[31]_i_31__4_n_0\,
      S(1) => \data_out[31]_i_32__4_n_0\,
      S(0) => \data_out[31]_i_33__3_n_0\
    );
\done_cs_hold_counter[0]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \done_cs_hold_counter[3]_i_2__4_n_0\,
      I1 => \done_cs_hold_counter_reg_n_0_[0]\,
      O => \done_cs_hold_counter[0]_i_1__4_n_0\
    );
\done_cs_hold_counter[1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \done_cs_hold_counter[3]_i_2__4_n_0\,
      I1 => \done_cs_hold_counter_reg_n_0_[1]\,
      I2 => \done_cs_hold_counter_reg_n_0_[0]\,
      O => \done_cs_hold_counter[1]_i_1__4_n_0\
    );
\done_cs_hold_counter[2]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A802"
    )
        port map (
      I0 => \done_cs_hold_counter[3]_i_2__4_n_0\,
      I1 => \done_cs_hold_counter_reg_n_0_[0]\,
      I2 => \done_cs_hold_counter_reg_n_0_[1]\,
      I3 => \done_cs_hold_counter_reg_n_0_[2]\,
      O => \done_cs_hold_counter[2]_i_1__4_n_0\
    );
\done_cs_hold_counter[3]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80002"
    )
        port map (
      I0 => \done_cs_hold_counter[3]_i_2__4_n_0\,
      I1 => \done_cs_hold_counter_reg_n_0_[2]\,
      I2 => \done_cs_hold_counter_reg_n_0_[1]\,
      I3 => \done_cs_hold_counter_reg_n_0_[0]\,
      I4 => \done_cs_hold_counter_reg_n_0_[3]\,
      O => \done_cs_hold_counter[3]_i_1__4_n_0\
    );
\done_cs_hold_counter[3]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02020200"
    )
        port map (
      I0 => \^q\(0),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \FSM_sequential_state[2]_i_3__4_n_0\,
      I4 => \done_cs_hold_counter_reg_n_0_[6]\,
      O => \done_cs_hold_counter[3]_i_2__4_n_0\
    );
\done_cs_hold_counter[4]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF0001FFFF"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[3]\,
      I1 => \done_cs_hold_counter_reg_n_0_[0]\,
      I2 => \done_cs_hold_counter_reg_n_0_[1]\,
      I3 => \done_cs_hold_counter_reg_n_0_[2]\,
      I4 => \^q\(0),
      I5 => \done_cs_hold_counter_reg_n_0_[4]\,
      O => \done_cs_hold_counter[4]_i_1__4_n_0\
    );
\done_cs_hold_counter[5]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C008"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[6]\,
      I1 => \^q\(0),
      I2 => \done_cs_hold_counter[5]_i_2__4_n_0\,
      I3 => \done_cs_hold_counter_reg_n_0_[5]\,
      O => \done_cs_hold_counter[5]_i_1__4_n_0\
    );
\done_cs_hold_counter[5]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[4]\,
      I1 => \done_cs_hold_counter_reg_n_0_[2]\,
      I2 => \done_cs_hold_counter_reg_n_0_[1]\,
      I3 => \done_cs_hold_counter_reg_n_0_[0]\,
      I4 => \done_cs_hold_counter_reg_n_0_[3]\,
      O => \done_cs_hold_counter[5]_i_2__4_n_0\
    );
\done_cs_hold_counter[6]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      O => \^e\(0)
    );
\done_cs_hold_counter[6]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_sequential_state[2]_i_3__4_n_0\,
      I2 => \done_cs_hold_counter_reg_n_0_[6]\,
      O => \done_cs_hold_counter[6]_i_2__3_n_0\
    );
\done_cs_hold_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => \done_cs_hold_counter[0]_i_1__4_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[0]\,
      R => SS(0)
    );
\done_cs_hold_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => \done_cs_hold_counter[1]_i_1__4_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[1]\,
      R => SS(0)
    );
\done_cs_hold_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => \done_cs_hold_counter[2]_i_1__4_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[2]\,
      R => SS(0)
    );
\done_cs_hold_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => \done_cs_hold_counter[3]_i_1__4_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[3]\,
      R => SS(0)
    );
\done_cs_hold_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => \done_cs_hold_counter[4]_i_1__4_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[4]\,
      S => SS(0)
    );
\done_cs_hold_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => \done_cs_hold_counter[5]_i_1__4_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[5]\,
      R => SS(0)
    );
\done_cs_hold_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => \done_cs_hold_counter[6]_i_2__3_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[6]\,
      R => SS(0)
    );
\padding_counter[0]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \padding_counter[4]_i_2__3_n_0\,
      I1 => \padding_counter_reg_n_0_[0]\,
      O => \padding_counter[0]_i_1__4_n_0\
    );
\padding_counter[1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \padding_counter[4]_i_2__3_n_0\,
      I1 => \padding_counter_reg_n_0_[1]\,
      I2 => \padding_counter_reg_n_0_[0]\,
      O => \padding_counter[1]_i_1__4_n_0\
    );
\padding_counter[2]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A802"
    )
        port map (
      I0 => \padding_counter[4]_i_2__3_n_0\,
      I1 => \padding_counter_reg_n_0_[0]\,
      I2 => \padding_counter_reg_n_0_[1]\,
      I3 => \padding_counter_reg_n_0_[2]\,
      O => \padding_counter[2]_i_1__4_n_0\
    );
\padding_counter[3]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDDDD7"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \padding_counter_reg_n_0_[3]\,
      I2 => \padding_counter_reg_n_0_[0]\,
      I3 => \padding_counter_reg_n_0_[1]\,
      I4 => \padding_counter_reg_n_0_[2]\,
      O => \padding_counter[3]_i_1__4_n_0\
    );
\padding_counter[4]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000002"
    )
        port map (
      I0 => \padding_counter[4]_i_2__3_n_0\,
      I1 => \padding_counter_reg_n_0_[3]\,
      I2 => \padding_counter_reg_n_0_[0]\,
      I3 => \padding_counter_reg_n_0_[1]\,
      I4 => \padding_counter_reg_n_0_[2]\,
      I5 => \padding_counter_reg_n_0_[4]\,
      O => \padding_counter[4]_i_1__4_n_0\
    );
\padding_counter[4]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => \^q\(0),
      I1 => \padding_counter_reg_n_0_[6]\,
      I2 => \FSM_sequential_state[1]_i_2__3_n_0\,
      I3 => \state__0\(0),
      O => \padding_counter[4]_i_2__3_n_0\
    );
\padding_counter[5]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A008"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \padding_counter_reg_n_0_[6]\,
      I2 => \padding_counter[5]_i_2__4_n_0\,
      I3 => \padding_counter_reg_n_0_[5]\,
      O => \padding_counter[5]_i_1__4_n_0\
    );
\padding_counter[5]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \padding_counter_reg_n_0_[4]\,
      I1 => \padding_counter_reg_n_0_[2]\,
      I2 => \padding_counter_reg_n_0_[1]\,
      I3 => \padding_counter_reg_n_0_[0]\,
      I4 => \padding_counter_reg_n_0_[3]\,
      O => \padding_counter[5]_i_2__4_n_0\
    );
\padding_counter[6]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^q\(0),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      O => \padding_counter[6]_i_1__3_n_0\
    );
\padding_counter[6]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \FSM_sequential_state[1]_i_2__3_n_0\,
      I2 => \padding_counter_reg_n_0_[6]\,
      O => \padding_counter[6]_i_2__3_n_0\
    );
\padding_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__3_n_0\,
      D => \padding_counter[0]_i_1__4_n_0\,
      Q => \padding_counter_reg_n_0_[0]\,
      R => SS(0)
    );
\padding_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__3_n_0\,
      D => \padding_counter[1]_i_1__4_n_0\,
      Q => \padding_counter_reg_n_0_[1]\,
      R => SS(0)
    );
\padding_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__3_n_0\,
      D => \padding_counter[2]_i_1__4_n_0\,
      Q => \padding_counter_reg_n_0_[2]\,
      R => SS(0)
    );
\padding_counter_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__3_n_0\,
      D => \padding_counter[3]_i_1__4_n_0\,
      Q => \padding_counter_reg_n_0_[3]\,
      S => SS(0)
    );
\padding_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__3_n_0\,
      D => \padding_counter[4]_i_1__4_n_0\,
      Q => \padding_counter_reg_n_0_[4]\,
      R => SS(0)
    );
\padding_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__3_n_0\,
      D => \padding_counter[5]_i_1__4_n_0\,
      Q => \padding_counter_reg_n_0_[5]\,
      R => SS(0)
    );
\padding_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__3_n_0\,
      D => \padding_counter[6]_i_2__3_n_0\,
      Q => \padding_counter_reg_n_0_[6]\,
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cable_delay_tester_rhs_256_0_0_rhs_spi_master_5 is
  port (
    \FSM_sequential_state_reg[2]_0\ : out STD_LOGIC;
    \FSM_sequential_state_reg[2]_1\ : out STD_LOGIC;
    data_out_G : out STD_LOGIC_VECTOR ( 15 downto 0 );
    MOSI_G : out STD_LOGIC;
    \FSM_onehot_state[16]_i_3\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state[16]_i_3_0\ : in STD_LOGIC;
    \FSM_onehot_state[14]_i_6\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    oversample_offset_G : in STD_LOGIC_VECTOR ( 7 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    MOSI_reg_0 : in STD_LOGIC_VECTOR ( 22 downto 0 );
    \MOSI_reg_i_9__4_0\ : in STD_LOGIC;
    \MOSI_reg_i_7__4_0\ : in STD_LOGIC;
    \MOSI_reg_i_7__4_1\ : in STD_LOGIC;
    \MOSI_reg_i_7__4_2\ : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_0\ : in STD_LOGIC;
    MISO_G : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cable_delay_tester_rhs_256_0_0_rhs_spi_master_5 : entity is "rhs_spi_master";
end cable_delay_tester_rhs_256_0_0_rhs_spi_master_5;

architecture STRUCTURE of cable_delay_tester_rhs_256_0_0_rhs_spi_master_5 is
  signal \FSM_sequential_state[0]_i_2__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_3__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_4__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_2__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_3__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_4__5_n_0\ : STD_LOGIC;
  signal \^mosi_g\ : STD_LOGIC;
  signal \MOSI_i_10__5_n_0\ : STD_LOGIC;
  signal \MOSI_i_11__5_n_0\ : STD_LOGIC;
  signal \MOSI_i_12__5_n_0\ : STD_LOGIC;
  signal \MOSI_i_13__5_n_0\ : STD_LOGIC;
  signal \MOSI_i_14__5_n_0\ : STD_LOGIC;
  signal \MOSI_i_15__5_n_0\ : STD_LOGIC;
  signal \MOSI_i_16__5_n_0\ : STD_LOGIC;
  signal \MOSI_i_17__5_n_0\ : STD_LOGIC;
  signal \MOSI_i_18__5_n_0\ : STD_LOGIC;
  signal \MOSI_i_19__5_n_0\ : STD_LOGIC;
  signal \MOSI_i_1__5_n_0\ : STD_LOGIC;
  signal \MOSI_i_2__5_n_0\ : STD_LOGIC;
  signal \MOSI_i_3__5_n_0\ : STD_LOGIC;
  signal \MOSI_i_4__5_n_0\ : STD_LOGIC;
  signal \MOSI_i_5__5_n_0\ : STD_LOGIC;
  signal \MOSI_i_6__5_n_0\ : STD_LOGIC;
  signal \MOSI_reg_i_7__4_n_0\ : STD_LOGIC;
  signal \MOSI_reg_i_8__4_n_0\ : STD_LOGIC;
  signal \MOSI_reg_i_9__4_n_0\ : STD_LOGIC;
  signal clk_counter : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \clk_counter[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \clk_counter[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \clk_counter[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \clk_counter[3]_i_1__5_n_0\ : STD_LOGIC;
  signal \clk_counter[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \clk_counter[4]_i_2__5_n_0\ : STD_LOGIC;
  signal \clk_counter[5]_i_1__5_n_0\ : STD_LOGIC;
  signal \clk_counter[5]_i_2__5_n_0\ : STD_LOGIC;
  signal \clk_counter[6]_i_2__5_n_0\ : STD_LOGIC;
  signal \clk_counter[6]_i_3__4_n_0\ : STD_LOGIC;
  signal \clk_counter[7]_i_1__5_n_0\ : STD_LOGIC;
  signal \clk_counter[7]_i_2__5_n_0\ : STD_LOGIC;
  signal \clk_counter[8]_i_1__5_n_0\ : STD_LOGIC;
  signal \clk_counter[8]_i_2__5_n_0\ : STD_LOGIC;
  signal \clk_counter[8]_i_3__5_n_0\ : STD_LOGIC;
  signal \clk_counter[8]_i_4__4_n_0\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[8]\ : STD_LOGIC;
  signal data_out10 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal data_out1_in : STD_LOGIC_VECTOR ( 31 to 31 );
  signal data_out2 : STD_LOGIC;
  signal data_out3 : STD_LOGIC;
  signal \data_out[16]_i_1__5_n_0\ : STD_LOGIC;
  signal \data_out[17]_i_1__5_n_0\ : STD_LOGIC;
  signal \data_out[18]_i_1__5_n_0\ : STD_LOGIC;
  signal \data_out[19]_i_1__5_n_0\ : STD_LOGIC;
  signal \data_out[20]_i_1__5_n_0\ : STD_LOGIC;
  signal \data_out[21]_i_1__5_n_0\ : STD_LOGIC;
  signal \data_out[22]_i_1__5_n_0\ : STD_LOGIC;
  signal \data_out[23]_i_1__5_n_0\ : STD_LOGIC;
  signal \data_out[23]_i_2__5_n_0\ : STD_LOGIC;
  signal \data_out[24]_i_1__5_n_0\ : STD_LOGIC;
  signal \data_out[24]_i_2__5_n_0\ : STD_LOGIC;
  signal \data_out[25]_i_1__5_n_0\ : STD_LOGIC;
  signal \data_out[25]_i_2__5_n_0\ : STD_LOGIC;
  signal \data_out[26]_i_1__5_n_0\ : STD_LOGIC;
  signal \data_out[26]_i_2__5_n_0\ : STD_LOGIC;
  signal \data_out[27]_i_1__5_n_0\ : STD_LOGIC;
  signal \data_out[27]_i_2__5_n_0\ : STD_LOGIC;
  signal \data_out[27]_i_3__5_n_0\ : STD_LOGIC;
  signal \data_out[28]_i_1__5_n_0\ : STD_LOGIC;
  signal \data_out[28]_i_2__5_n_0\ : STD_LOGIC;
  signal \data_out[29]_i_1__5_n_0\ : STD_LOGIC;
  signal \data_out[29]_i_2__5_n_0\ : STD_LOGIC;
  signal \data_out[30]_i_1__5_n_0\ : STD_LOGIC;
  signal \data_out[30]_i_2__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_100__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_101__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_103__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_104__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_105__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_106__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_107__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_10__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_11__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_12__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_13__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_14__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_15__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_16__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_17__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_18__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_19__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_1__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_20__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_21__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_22__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_23__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_24__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_25__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_26__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_28__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_29__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_30__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_31__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_32__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_33__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_36__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_37__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_38__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_39__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_3__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_40__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_41__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_42__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_43__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_44__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_45__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_46__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_47__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_48__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_49__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_4__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_50__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_51__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_52__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_53__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_54__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_55__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_57__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_58__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_59__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_5__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_60__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_61__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_62__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_63__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_64__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_68__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_69__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_70__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_71__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_72__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_73__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_74__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_75__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_76__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_77__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_78__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_79__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_80__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_81__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_82__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_83__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_84__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_85__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_86__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_87__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_88__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_89__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_8__4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_90__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_91__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_92__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_93__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_94__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_95__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_96__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_97__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_98__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_99__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_9__5_n_0\ : STD_LOGIC;
  signal \^data_out_g\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \data_out_reg[31]_i_27__4_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_27__4_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_34__4_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_34__4_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_34__4_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_34__4_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__4_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__4_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__4_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__4_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__4_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__4_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__4_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__4_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__4_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__4_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__4_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__4_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__4_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__4_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__4_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__5_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__5_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__5_n_10\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__5_n_11\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__5_n_12\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__5_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__5_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__5_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__5_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__5_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__5_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__5_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__5_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__5_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__5_n_8\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__5_n_9\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__5_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__5_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__5_n_10\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__5_n_11\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__5_n_12\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__5_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__5_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__5_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__5_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__5_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__5_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__5_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__5_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__5_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__5_n_8\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__5_n_9\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__5_n_12\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__5_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__5_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__5_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__5_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__5_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__5_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__5_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__4_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__4_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__4_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__4_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__4_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__4_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__4_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__4_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__4_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__4_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__4_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__5_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__5_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__5_n_10\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__5_n_11\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__5_n_12\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__5_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__5_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__5_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__5_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__5_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__5_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__5_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__5_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__5_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__5_n_8\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__5_n_9\ : STD_LOGIC;
  signal \done_cs_hold_counter[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[3]_i_1__5_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[3]_i_2__5_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[5]_i_1__5_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[5]_i_2__5_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[6]_i_1__4_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[6]_i_2__4_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \padding_counter[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \padding_counter[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \padding_counter[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \padding_counter[3]_i_1__5_n_0\ : STD_LOGIC;
  signal \padding_counter[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \padding_counter[4]_i_2__4_n_0\ : STD_LOGIC;
  signal \padding_counter[5]_i_1__5_n_0\ : STD_LOGIC;
  signal \padding_counter[5]_i_2__5_n_0\ : STD_LOGIC;
  signal \padding_counter[6]_i_1__4_n_0\ : STD_LOGIC;
  signal \padding_counter[6]_i_2__4_n_0\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \state__1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_data_out_reg[31]_i_27__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_data_out_reg[31]_i_27__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_data_out_reg[31]_i_34__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_data_out_reg[31]_i_34__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_data_out_reg[31]_i_35__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_data_out_reg[31]_i_56__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_data_out_reg[31]_i_67__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_data_out_reg[31]_i_67__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_3__5\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__5\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_2__5\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_4__5\ : label is "soft_lutpair154";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "PRE_BUSY:001,BUSY:010,POST_BUSY:011,DONE:100,READY:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "PRE_BUSY:001,BUSY:010,POST_BUSY:011,DONE:100,READY:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[2]\ : label is "PRE_BUSY:001,BUSY:010,POST_BUSY:011,DONE:100,READY:000";
  attribute SOFT_HLUTNM of \MOSI_i_11__5\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \MOSI_i_18__5\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \MOSI_i_3__5\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \clk_counter[0]_i_1__5\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \clk_counter[1]_i_1__5\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \clk_counter[2]_i_1__5\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \clk_counter[3]_i_1__5\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \clk_counter[4]_i_1__5\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \clk_counter[4]_i_2__5\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \clk_counter[6]_i_1__5\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \clk_counter[6]_i_3__4\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \clk_counter[7]_i_1__5\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \clk_counter[7]_i_2__5\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \clk_counter[8]_i_2__5\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \clk_counter[8]_i_3__5\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \clk_counter[8]_i_4__4\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \data_out[23]_i_2__5\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \data_out[24]_i_2__5\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \data_out[25]_i_2__5\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \data_out[26]_i_2__5\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \data_out[27]_i_2__5\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \data_out[28]_i_2__5\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \data_out[29]_i_2__5\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \data_out[30]_i_2__5\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \data_out[31]_i_107__5\ : label is "soft_lutpair141";
  attribute HLUTNM : string;
  attribute HLUTNM of \data_out[31]_i_11__4\ : label is "lutpair5";
  attribute HLUTNM of \data_out[31]_i_19__5\ : label is "lutpair5";
  attribute SOFT_HLUTNM of \data_out[31]_i_2__5\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \data_out[31]_i_3__5\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \data_out[31]_i_4__5\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \data_out[31]_i_5__5\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \data_out[31]_i_69__5\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \data_out[31]_i_70__5\ : label is "soft_lutpair147";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \data_out_reg[31]_i_34__4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \data_out_reg[31]_i_35__4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \data_out_reg[31]_i_56__4\ : label is 11;
  attribute SOFT_HLUTNM of \done_cs_hold_counter[0]_i_1__5\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[1]_i_1__5\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[2]_i_1__5\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[3]_i_1__5\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[3]_i_2__5\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[6]_i_2__4\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \padding_counter[1]_i_1__5\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \padding_counter[2]_i_1__5\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \padding_counter[4]_i_2__4\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \padding_counter[5]_i_1__5\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \padding_counter[6]_i_2__4\ : label is "soft_lutpair157";
begin
  MOSI_G <= \^mosi_g\;
  data_out_G(15 downto 0) <= \^data_out_g\(15 downto 0);
ClockDivideByEight: entity work.cable_delay_tester_rhs_256_0_0_clock_divider_23
     port map (
      Q(2 downto 0) => \state__0\(2 downto 0),
      clk => clk,
      \counter[0]_i_3__5_0\(3) => \clk_counter_reg_n_0_[8]\,
      \counter[0]_i_3__5_0\(2) => \clk_counter_reg_n_0_[7]\,
      \counter[0]_i_3__5_0\(1) => \clk_counter_reg_n_0_[6]\,
      \counter[0]_i_3__5_0\(0) => \clk_counter_reg_n_0_[5]\
    );
\FSM_onehot_state[16]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF8F8F8"
    )
        port map (
      I0 => \done_cs_hold_counter[6]_i_1__4_n_0\,
      I1 => \state__0\(2),
      I2 => \FSM_onehot_state[16]_i_3\,
      I3 => E(0),
      I4 => Q(0),
      I5 => \FSM_onehot_state[16]_i_3_0\,
      O => \FSM_sequential_state_reg[2]_0\
    );
\FSM_sequential_state[0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3322333022220030"
    )
        port map (
      I0 => \FSM_sequential_state[0]_i_2__5_n_0\,
      I1 => \state__0\(2),
      I2 => \FSM_sequential_state_reg[0]_0\,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      I5 => \FSM_sequential_state[0]_i_3__5_n_0\,
      O => \state__1\(0)
    );
\FSM_sequential_state[0]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[6]\,
      I1 => \clk_counter_reg_n_0_[7]\,
      I2 => \clk_counter_reg_n_0_[5]\,
      I3 => \clk_counter_reg_n_0_[8]\,
      I4 => \FSM_sequential_state[0]_i_4__5_n_0\,
      O => \FSM_sequential_state[0]_i_2__5_n_0\
    );
\FSM_sequential_state[0]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \padding_counter_reg_n_0_[6]\,
      I1 => \FSM_sequential_state[1]_i_2__4_n_0\,
      O => \FSM_sequential_state[0]_i_3__5_n_0\
    );
\FSM_sequential_state[0]_i_4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[2]\,
      I1 => \clk_counter_reg_n_0_[3]\,
      I2 => \clk_counter_reg_n_0_[4]\,
      I3 => \clk_counter_reg_n_0_[1]\,
      I4 => \clk_counter_reg_n_0_[0]\,
      I5 => \state__0\(0),
      O => \FSM_sequential_state[0]_i_4__5_n_0\
    );
\FSM_sequential_state[1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55510004"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(0),
      I2 => \FSM_sequential_state[1]_i_2__4_n_0\,
      I3 => \padding_counter_reg_n_0_[6]\,
      I4 => \state__0\(1),
      O => \FSM_sequential_state[1]_i_1__5_n_0\
    );
\FSM_sequential_state[1]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \padding_counter_reg_n_0_[5]\,
      I1 => \padding_counter_reg_n_0_[3]\,
      I2 => \padding_counter_reg_n_0_[0]\,
      I3 => \padding_counter_reg_n_0_[1]\,
      I4 => \padding_counter_reg_n_0_[2]\,
      I5 => \padding_counter_reg_n_0_[4]\,
      O => \FSM_sequential_state[1]_i_2__4_n_0\
    );
\FSM_sequential_state[2]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => \state__0\(2),
      O => \FSM_sequential_state[2]_i_1__5_n_0\
    );
\FSM_sequential_state[2]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEF0EE00"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[6]\,
      I1 => \FSM_sequential_state[2]_i_3__5_n_0\,
      I2 => \state__0\(1),
      I3 => \state__0\(2),
      I4 => \FSM_sequential_state[2]_i_4__5_n_0\,
      O => \state__1\(2)
    );
\FSM_sequential_state[2]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[5]\,
      I1 => \done_cs_hold_counter_reg_n_0_[3]\,
      I2 => \done_cs_hold_counter_reg_n_0_[0]\,
      I3 => \done_cs_hold_counter_reg_n_0_[1]\,
      I4 => \done_cs_hold_counter_reg_n_0_[2]\,
      I5 => \done_cs_hold_counter_reg_n_0_[4]\,
      O => \FSM_sequential_state[2]_i_3__5_n_0\
    );
\FSM_sequential_state[2]_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \FSM_sequential_state[1]_i_2__4_n_0\,
      I2 => \padding_counter_reg_n_0_[6]\,
      O => \FSM_sequential_state[2]_i_4__5_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \FSM_sequential_state[2]_i_1__5_n_0\,
      D => \state__1\(0),
      Q => \state__0\(0),
      R => SS(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \FSM_sequential_state[2]_i_1__5_n_0\,
      D => \FSM_sequential_state[1]_i_1__5_n_0\,
      Q => \state__0\(1),
      R => SS(0)
    );
\FSM_sequential_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \FSM_sequential_state[2]_i_1__5_n_0\,
      D => \state__1\(2),
      Q => \state__0\(2),
      R => SS(0)
    );
\MOSI_i_10__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FFFFFF47FF0000"
    )
        port map (
      I0 => MOSI_reg_0(19),
      I1 => \clk_counter[4]_i_2__5_n_0\,
      I2 => MOSI_reg_0(20),
      I3 => \MOSI_i_18__5_n_0\,
      I4 => \clk_counter[5]_i_2__5_n_0\,
      I5 => \MOSI_i_19__5_n_0\,
      O => \MOSI_i_10__5_n_0\
    );
\MOSI_i_11__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[3]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[2]\,
      O => \MOSI_i_11__5_n_0\
    );
\MOSI_i_12__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => MOSI_reg_0(11),
      I1 => \MOSI_reg_i_7__4_0\,
      I2 => \clk_counter[4]_i_2__5_n_0\,
      I3 => \MOSI_reg_i_7__4_1\,
      I4 => \MOSI_i_18__5_n_0\,
      I5 => \MOSI_reg_i_7__4_2\,
      O => \MOSI_i_12__5_n_0\
    );
\MOSI_i_13__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => MOSI_reg_0(7),
      I1 => MOSI_reg_0(8),
      I2 => \clk_counter[4]_i_2__5_n_0\,
      I3 => MOSI_reg_0(9),
      I4 => \MOSI_i_18__5_n_0\,
      I5 => MOSI_reg_0(10),
      O => \MOSI_i_13__5_n_0\
    );
\MOSI_i_14__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => MOSI_reg_0(3),
      I1 => MOSI_reg_0(4),
      I2 => \clk_counter[4]_i_2__5_n_0\,
      I3 => MOSI_reg_0(5),
      I4 => \MOSI_i_18__5_n_0\,
      I5 => MOSI_reg_0(6),
      O => \MOSI_i_14__5_n_0\
    );
\MOSI_i_15__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => MOSI_reg_0(22),
      I1 => MOSI_reg_0(0),
      I2 => \clk_counter[4]_i_2__5_n_0\,
      I3 => MOSI_reg_0(1),
      I4 => \MOSI_i_18__5_n_0\,
      I5 => MOSI_reg_0(2),
      O => \MOSI_i_15__5_n_0\
    );
\MOSI_i_16__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => MOSI_reg_0(15),
      I1 => MOSI_reg_0(16),
      I2 => \clk_counter[4]_i_2__5_n_0\,
      I3 => MOSI_reg_0(17),
      I4 => \MOSI_i_11__5_n_0\,
      I5 => MOSI_reg_0(18),
      O => \MOSI_i_16__5_n_0\
    );
\MOSI_i_17__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \MOSI_reg_i_9__4_0\,
      I1 => MOSI_reg_0(12),
      I2 => \clk_counter[4]_i_2__5_n_0\,
      I3 => MOSI_reg_0(13),
      I4 => \MOSI_i_11__5_n_0\,
      I5 => MOSI_reg_0(14),
      O => \MOSI_i_17__5_n_0\
    );
\MOSI_i_18__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[2]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => \clk_counter_reg_n_0_[0]\,
      I3 => \clk_counter_reg_n_0_[3]\,
      O => \MOSI_i_18__5_n_0\
    );
\MOSI_i_19__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F700F7F7"
    )
        port map (
      I0 => MOSI_reg_0(20),
      I1 => \MOSI_i_18__5_n_0\,
      I2 => \clk_counter_reg_n_0_[4]\,
      I3 => \clk_counter[4]_i_2__5_n_0\,
      I4 => MOSI_reg_0(21),
      O => \MOSI_i_19__5_n_0\
    );
\MOSI_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBABBAAA88A88AAA"
    )
        port map (
      I0 => \MOSI_i_2__5_n_0\,
      I1 => \MOSI_i_3__5_n_0\,
      I2 => \state__0\(0),
      I3 => \state__0\(2),
      I4 => \state__0\(1),
      I5 => \^mosi_g\,
      O => \MOSI_i_1__5_n_0\
    );
\MOSI_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F004040"
    )
        port map (
      I0 => \MOSI_i_4__5_n_0\,
      I1 => \MOSI_i_5__5_n_0\,
      I2 => \state__0\(1),
      I3 => MOSI_reg_0(22),
      I4 => \state__0\(0),
      I5 => \state__0\(2),
      O => \MOSI_i_2__5_n_0\
    );
\MOSI_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \MOSI_i_6__5_n_0\,
      I1 => \state__0\(2),
      I2 => \clk_counter_reg_n_0_[2]\,
      I3 => \clk_counter_reg_n_0_[1]\,
      I4 => \clk_counter_reg_n_0_[0]\,
      O => \MOSI_i_3__5_n_0\
    );
\MOSI_i_4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202100252521552"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[7]\,
      I1 => \MOSI_reg_i_7__4_n_0\,
      I2 => \clk_counter_reg_n_0_[6]\,
      I3 => \clk_counter_reg_n_0_[5]\,
      I4 => \clk_counter[8]_i_4__4_n_0\,
      I5 => \MOSI_reg_i_8__4_n_0\,
      O => \MOSI_i_4__5_n_0\
    );
\MOSI_i_5__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"771777D7CCFCFFFF"
    )
        port map (
      I0 => \MOSI_reg_i_9__4_n_0\,
      I1 => \clk_counter_reg_n_0_[6]\,
      I2 => \clk_counter_reg_n_0_[5]\,
      I3 => \clk_counter[8]_i_4__4_n_0\,
      I4 => \MOSI_i_10__5_n_0\,
      I5 => \clk_counter_reg_n_0_[7]\,
      O => \MOSI_i_5__5_n_0\
    );
\MOSI_i_6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFDFFFDFDFDF"
    )
        port map (
      I0 => \clk_counter[6]_i_2__5_n_0\,
      I1 => \clk_counter[7]_i_2__5_n_0\,
      I2 => \clk_counter[8]_i_3__5_n_0\,
      I3 => \clk_counter[5]_i_2__5_n_0\,
      I4 => \MOSI_i_11__5_n_0\,
      I5 => \clk_counter_reg_n_0_[4]\,
      O => \MOSI_i_6__5_n_0\
    );
MOSI_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \MOSI_i_1__5_n_0\,
      Q => \^mosi_g\,
      R => SS(0)
    );
\MOSI_reg_i_7__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \MOSI_i_12__5_n_0\,
      I1 => \MOSI_i_13__5_n_0\,
      O => \MOSI_reg_i_7__4_n_0\,
      S => \clk_counter[5]_i_2__5_n_0\
    );
\MOSI_reg_i_8__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \MOSI_i_14__5_n_0\,
      I1 => \MOSI_i_15__5_n_0\,
      O => \MOSI_reg_i_8__4_n_0\,
      S => \clk_counter[5]_i_2__5_n_0\
    );
\MOSI_reg_i_9__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \MOSI_i_16__5_n_0\,
      I1 => \MOSI_i_17__5_n_0\,
      O => \MOSI_reg_i_9__4_n_0\,
      S => \clk_counter[5]_i_2__5_n_0\
    );
\channel[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFDFF"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \FSM_onehot_state[14]_i_6\(2),
      I4 => \FSM_onehot_state[14]_i_6\(0),
      I5 => \FSM_onehot_state[14]_i_6\(1),
      O => \FSM_sequential_state_reg[2]_1\
    );
\clk_counter[0]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \clk_counter_reg_n_0_[0]\,
      O => \clk_counter[0]_i_1__5_n_0\
    );
\clk_counter[1]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[1]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \state__0\(1),
      O => \clk_counter[1]_i_1__5_n_0\
    );
\clk_counter[2]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DDD7"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \clk_counter_reg_n_0_[2]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[0]\,
      O => \clk_counter[2]_i_1__5_n_0\
    );
\clk_counter[3]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA9FFFF"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[3]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[2]\,
      I4 => \state__0\(1),
      O => \clk_counter[3]_i_1__5_n_0\
    );
\clk_counter[4]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \clk_counter[4]_i_2__5_n_0\,
      O => \clk_counter[4]_i_1__5_n_0\
    );
\clk_counter[4]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[4]\,
      I1 => \clk_counter_reg_n_0_[2]\,
      I2 => \clk_counter_reg_n_0_[3]\,
      I3 => \clk_counter_reg_n_0_[0]\,
      I4 => \clk_counter_reg_n_0_[1]\,
      O => \clk_counter[4]_i_2__5_n_0\
    );
\clk_counter[5]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \clk_counter[5]_i_2__5_n_0\,
      I1 => \state__0\(1),
      O => \clk_counter[5]_i_1__5_n_0\
    );
\clk_counter[5]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[5]\,
      I1 => \clk_counter_reg_n_0_[4]\,
      I2 => \clk_counter_reg_n_0_[3]\,
      I3 => \clk_counter_reg_n_0_[2]\,
      I4 => \clk_counter_reg_n_0_[0]\,
      I5 => \clk_counter_reg_n_0_[1]\,
      O => \clk_counter[5]_i_2__5_n_0\
    );
\clk_counter[6]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \clk_counter[6]_i_2__5_n_0\,
      O => clk_counter(6)
    );
\clk_counter[6]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[6]\,
      I1 => \clk_counter_reg_n_0_[5]\,
      I2 => \clk_counter[6]_i_3__4_n_0\,
      I3 => \clk_counter_reg_n_0_[2]\,
      I4 => \clk_counter_reg_n_0_[3]\,
      I5 => \clk_counter_reg_n_0_[4]\,
      O => \clk_counter[6]_i_2__5_n_0\
    );
\clk_counter[6]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[0]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      O => \clk_counter[6]_i_3__4_n_0\
    );
\clk_counter[7]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \clk_counter[7]_i_2__5_n_0\,
      I1 => \state__0\(1),
      O => \clk_counter[7]_i_1__5_n_0\
    );
\clk_counter[7]_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA9A"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[7]\,
      I1 => \clk_counter_reg_n_0_[6]\,
      I2 => \clk_counter[8]_i_4__4_n_0\,
      I3 => \clk_counter_reg_n_0_[5]\,
      O => \clk_counter[7]_i_2__5_n_0\
    );
\clk_counter[8]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(0),
      O => \clk_counter[8]_i_1__5_n_0\
    );
\clk_counter[8]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \clk_counter[8]_i_3__5_n_0\,
      O => \clk_counter[8]_i_2__5_n_0\
    );
\clk_counter[8]_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002FFFD"
    )
        port map (
      I0 => \clk_counter[8]_i_4__4_n_0\,
      I1 => \clk_counter_reg_n_0_[6]\,
      I2 => \clk_counter_reg_n_0_[7]\,
      I3 => \clk_counter_reg_n_0_[5]\,
      I4 => \clk_counter_reg_n_0_[8]\,
      O => \clk_counter[8]_i_3__5_n_0\
    );
\clk_counter[8]_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[1]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[2]\,
      I3 => \clk_counter_reg_n_0_[3]\,
      I4 => \clk_counter_reg_n_0_[4]\,
      O => \clk_counter[8]_i_4__4_n_0\
    );
\clk_counter_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__5_n_0\,
      D => \clk_counter[0]_i_1__5_n_0\,
      Q => \clk_counter_reg_n_0_[0]\,
      S => SS(0)
    );
\clk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__5_n_0\,
      D => \clk_counter[1]_i_1__5_n_0\,
      Q => \clk_counter_reg_n_0_[1]\,
      R => SS(0)
    );
\clk_counter_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__5_n_0\,
      D => \clk_counter[2]_i_1__5_n_0\,
      Q => \clk_counter_reg_n_0_[2]\,
      S => SS(0)
    );
\clk_counter_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__5_n_0\,
      D => \clk_counter[3]_i_1__5_n_0\,
      Q => \clk_counter_reg_n_0_[3]\,
      S => SS(0)
    );
\clk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__5_n_0\,
      D => \clk_counter[4]_i_1__5_n_0\,
      Q => \clk_counter_reg_n_0_[4]\,
      S => SS(0)
    );
\clk_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__5_n_0\,
      D => \clk_counter[5]_i_1__5_n_0\,
      Q => \clk_counter_reg_n_0_[5]\,
      R => SS(0)
    );
\clk_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__5_n_0\,
      D => clk_counter(6),
      Q => \clk_counter_reg_n_0_[6]\,
      R => SS(0)
    );
\clk_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__5_n_0\,
      D => \clk_counter[7]_i_1__5_n_0\,
      Q => \clk_counter_reg_n_0_[7]\,
      R => SS(0)
    );
\clk_counter_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__5_n_0\,
      D => \clk_counter[8]_i_2__5_n_0\,
      Q => \clk_counter_reg_n_0_[8]\,
      S => SS(0)
    );
\data_out[16]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__5_n_0\,
      I2 => \data_out[24]_i_2__5_n_0\,
      I3 => \data_out[23]_i_2__5_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_g\(0),
      O => \data_out[16]_i_1__5_n_0\
    );
\data_out[17]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__5_n_0\,
      I2 => \data_out[25]_i_2__5_n_0\,
      I3 => \data_out[23]_i_2__5_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_g\(1),
      O => \data_out[17]_i_1__5_n_0\
    );
\data_out[18]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__5_n_0\,
      I2 => \data_out[26]_i_2__5_n_0\,
      I3 => \data_out[23]_i_2__5_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_g\(2),
      O => \data_out[18]_i_1__5_n_0\
    );
\data_out[19]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__5_n_0\,
      I2 => \data_out[27]_i_2__5_n_0\,
      I3 => \data_out[23]_i_2__5_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_g\(3),
      O => \data_out[19]_i_1__5_n_0\
    );
\data_out[20]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__5_n_0\,
      I2 => \data_out[28]_i_2__5_n_0\,
      I3 => \data_out[23]_i_2__5_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_g\(4),
      O => \data_out[20]_i_1__5_n_0\
    );
\data_out[21]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__5_n_0\,
      I2 => \data_out[29]_i_2__5_n_0\,
      I3 => \data_out[23]_i_2__5_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_g\(5),
      O => \data_out[21]_i_1__5_n_0\
    );
\data_out[22]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__5_n_0\,
      I2 => \data_out[30]_i_2__5_n_0\,
      I3 => \data_out[23]_i_2__5_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_g\(6),
      O => \data_out[22]_i_1__5_n_0\
    );
\data_out[23]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__5_n_0\,
      I2 => \data_out[31]_i_4__5_n_0\,
      I3 => \data_out[23]_i_2__5_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_g\(7),
      O => \data_out[23]_i_1__5_n_0\
    );
\data_out[23]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__5_n_13\,
      I1 => \data_out[31]_i_9__5_n_0\,
      O => \data_out[23]_i_2__5_n_0\
    );
\data_out[24]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__5_n_0\,
      I2 => \data_out[31]_i_5__5_n_0\,
      I3 => \data_out[24]_i_2__5_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_g\(8),
      O => \data_out[24]_i_1__5_n_0\
    );
\data_out[24]_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \data_out_reg[31]_i_7__5_n_15\,
      I2 => data_out10(0),
      I3 => \data_out[27]_i_3__5_n_0\,
      O => \data_out[24]_i_2__5_n_0\
    );
\data_out[25]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__5_n_0\,
      I2 => \data_out[31]_i_5__5_n_0\,
      I3 => \data_out[25]_i_2__5_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_g\(9),
      O => \data_out[25]_i_1__5_n_0\
    );
\data_out[25]_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => data_out10(0),
      I1 => \state__0\(1),
      I2 => \data_out_reg[31]_i_7__5_n_15\,
      I3 => \data_out[27]_i_3__5_n_0\,
      O => \data_out[25]_i_2__5_n_0\
    );
\data_out[26]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__5_n_0\,
      I2 => \data_out[31]_i_5__5_n_0\,
      I3 => \data_out[26]_i_2__5_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_g\(10),
      O => \data_out[26]_i_1__5_n_0\
    );
\data_out[26]_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \state__0\(1),
      I1 => data_out10(0),
      I2 => \data_out_reg[31]_i_7__5_n_15\,
      I3 => \data_out[27]_i_3__5_n_0\,
      O => \data_out[26]_i_2__5_n_0\
    );
\data_out[27]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__5_n_0\,
      I2 => \data_out[31]_i_5__5_n_0\,
      I3 => \data_out[27]_i_2__5_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_g\(11),
      O => \data_out[27]_i_1__5_n_0\
    );
\data_out[27]_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => data_out10(0),
      I1 => \state__0\(1),
      I2 => \data_out_reg[31]_i_7__5_n_15\,
      I3 => \data_out[27]_i_3__5_n_0\,
      O => \data_out[27]_i_2__5_n_0\
    );
\data_out[27]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__5_n_14\,
      I1 => \data_out_reg[31]_i_6__4_n_13\,
      I2 => data_out2,
      I3 => \data_out_reg[31]_i_6__4_n_15\,
      I4 => \data_out_reg[31]_i_6__4_n_14\,
      I5 => data_out3,
      O => \data_out[27]_i_3__5_n_0\
    );
\data_out[28]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__5_n_0\,
      I2 => \data_out[31]_i_5__5_n_0\,
      I3 => \data_out[28]_i_2__5_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_g\(12),
      O => \data_out[28]_i_1__5_n_0\
    );
\data_out[28]_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \data_out[31]_i_8__4_n_0\,
      I1 => \state__0\(1),
      I2 => \data_out_reg[31]_i_7__5_n_15\,
      I3 => data_out10(0),
      O => \data_out[28]_i_2__5_n_0\
    );
\data_out[29]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__5_n_0\,
      I2 => \data_out[31]_i_5__5_n_0\,
      I3 => \data_out[29]_i_2__5_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_g\(13),
      O => \data_out[29]_i_1__5_n_0\
    );
\data_out[29]_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \data_out[31]_i_8__4_n_0\,
      I1 => data_out10(0),
      I2 => \state__0\(1),
      I3 => \data_out_reg[31]_i_7__5_n_15\,
      O => \data_out[29]_i_2__5_n_0\
    );
\data_out[30]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__5_n_0\,
      I2 => \data_out[31]_i_5__5_n_0\,
      I3 => \data_out[30]_i_2__5_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_g\(14),
      O => \data_out[30]_i_1__5_n_0\
    );
\data_out[30]_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \data_out[31]_i_8__4_n_0\,
      I1 => \state__0\(1),
      I2 => data_out10(0),
      I3 => \data_out_reg[31]_i_7__5_n_15\,
      O => \data_out[30]_i_2__5_n_0\
    );
\data_out[31]_i_100__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__4_n_5\,
      O => \data_out[31]_i_100__5_n_0\
    );
\data_out[31]_i_101__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__4_n_5\,
      O => \data_out[31]_i_101__5_n_0\
    );
\data_out[31]_i_102__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__4_n_5\,
      O => data_out10(28)
    );
\data_out[31]_i_103__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__4_n_5\,
      O => \data_out[31]_i_103__5_n_0\
    );
\data_out[31]_i_104__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__4_n_5\,
      O => \data_out[31]_i_104__5_n_0\
    );
\data_out[31]_i_105__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__4_n_5\,
      O => \data_out[31]_i_105__5_n_0\
    );
\data_out[31]_i_106__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => oversample_offset_G(3),
      I1 => oversample_offset_G(1),
      I2 => oversample_offset_G(0),
      I3 => oversample_offset_G(2),
      O => \data_out[31]_i_106__5_n_0\
    );
\data_out[31]_i_107__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[2]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => \clk_counter_reg_n_0_[0]\,
      O => \data_out[31]_i_107__5_n_0\
    );
\data_out[31]_i_10__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => oversample_offset_G(6),
      I1 => \clk_counter[6]_i_2__5_n_0\,
      O => \data_out[31]_i_10__4_n_0\
    );
\data_out[31]_i_11__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => oversample_offset_G(5),
      I1 => \clk_counter[5]_i_2__5_n_0\,
      O => \data_out[31]_i_11__4_n_0\
    );
\data_out[31]_i_12__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => oversample_offset_G(5),
      I1 => \clk_counter[5]_i_2__5_n_0\,
      O => \data_out[31]_i_12__5_n_0\
    );
\data_out[31]_i_13__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888882"
    )
        port map (
      I0 => oversample_offset_G(3),
      I1 => \clk_counter_reg_n_0_[3]\,
      I2 => \clk_counter_reg_n_0_[0]\,
      I3 => \clk_counter_reg_n_0_[1]\,
      I4 => \clk_counter_reg_n_0_[2]\,
      O => \data_out[31]_i_13__5_n_0\
    );
\data_out[31]_i_14__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[0]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => \clk_counter_reg_n_0_[2]\,
      O => \data_out[31]_i_14__4_n_0\
    );
\data_out[31]_i_15__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[0]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      O => \data_out[31]_i_15__5_n_0\
    );
\data_out[31]_i_16__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[0]\,
      O => \data_out[31]_i_16__5_n_0\
    );
\data_out[31]_i_17__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \data_out[31]_i_10__4_n_0\,
      I1 => \clk_counter[7]_i_2__5_n_0\,
      I2 => oversample_offset_G(7),
      O => \data_out[31]_i_17__5_n_0\
    );
\data_out[31]_i_18__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => oversample_offset_G(6),
      I1 => \clk_counter[6]_i_2__5_n_0\,
      I2 => \data_out[31]_i_11__4_n_0\,
      O => \data_out[31]_i_18__5_n_0\
    );
\data_out[31]_i_19__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9699"
    )
        port map (
      I0 => oversample_offset_G(5),
      I1 => \clk_counter[5]_i_2__5_n_0\,
      I2 => \clk_counter[4]_i_2__5_n_0\,
      I3 => oversample_offset_G(4),
      O => \data_out[31]_i_19__5_n_0\
    );
\data_out[31]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__5_n_0\,
      I2 => \data_out[31]_i_4__5_n_0\,
      I3 => \data_out[31]_i_5__5_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_g\(15),
      O => \data_out[31]_i_1__5_n_0\
    );
\data_out[31]_i_20__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \data_out[31]_i_13__5_n_0\,
      I1 => \clk_counter[4]_i_2__5_n_0\,
      I2 => oversample_offset_G(4),
      O => \data_out[31]_i_20__5_n_0\
    );
\data_out[31]_i_21__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA955565556AAA9"
    )
        port map (
      I0 => oversample_offset_G(2),
      I1 => \clk_counter_reg_n_0_[2]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[0]\,
      I4 => \clk_counter_reg_n_0_[3]\,
      I5 => oversample_offset_G(3),
      O => \data_out[31]_i_21__5_n_0\
    );
\data_out[31]_i_22__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A956"
    )
        port map (
      I0 => oversample_offset_G(2),
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[2]\,
      O => \data_out[31]_i_22__5_n_0\
    );
\data_out[31]_i_23__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[1]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => oversample_offset_G(1),
      O => \data_out[31]_i_23__4_n_0\
    );
\data_out[31]_i_24__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => oversample_offset_G(0),
      I1 => \clk_counter_reg_n_0_[0]\,
      O => \data_out[31]_i_24__5_n_0\
    );
\data_out[31]_i_25__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__4_n_5\,
      O => \data_out[31]_i_25__5_n_0\
    );
\data_out[31]_i_26__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__4_n_5\,
      O => \data_out[31]_i_26__5_n_0\
    );
\data_out[31]_i_28__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(6),
      O => \data_out[31]_i_28__5_n_0\
    );
\data_out[31]_i_29__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(5),
      O => \data_out[31]_i_29__5_n_0\
    );
\data_out[31]_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => MISO_G,
      I1 => \state__0\(2),
      I2 => \state__0\(1),
      O => data_out1_in(31)
    );
\data_out[31]_i_30__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(4),
      O => \data_out[31]_i_30__5_n_0\
    );
\data_out[31]_i_31__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(3),
      O => \data_out[31]_i_31__5_n_0\
    );
\data_out[31]_i_32__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(2),
      O => \data_out[31]_i_32__5_n_0\
    );
\data_out[31]_i_33__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(1),
      O => \data_out[31]_i_33__4_n_0\
    );
\data_out[31]_i_36__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__5_n_11\,
      I1 => \data_out_reg[31]_i_65__5_n_11\,
      I2 => \data_out_reg[31]_i_66__5_n_15\,
      I3 => \data_out_reg[31]_i_66__5_n_10\,
      O => \data_out[31]_i_36__5_n_0\
    );
\data_out[31]_i_37__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \data_out_reg[31]_i_65__5_n_13\,
      I1 => \data_out_reg[31]_i_65__5_n_10\,
      I2 => \data_out_reg[31]_i_67__5_n_3\,
      I3 => \data_out_reg[31]_i_7__5_n_8\,
      O => \data_out[31]_i_37__5_n_0\
    );
\data_out[31]_i_38__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \data_out_reg[31]_i_67__5_n_13\,
      I1 => \data_out_reg[31]_i_67__5_n_12\,
      I2 => \data_out_reg[31]_i_7__5_n_12\,
      I3 => \data_out_reg[31]_i_66__5_n_8\,
      O => \data_out[31]_i_38__5_n_0\
    );
\data_out[31]_i_39__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__5_n_9\,
      I1 => \data_out_reg[31]_i_67__5_n_14\,
      I2 => \data_out_reg[31]_i_7__5_n_10\,
      I3 => \data_out_reg[31]_i_65__5_n_14\,
      O => \data_out[31]_i_39__5_n_0\
    );
\data_out[31]_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      O => \data_out[31]_i_3__5_n_0\
    );
\data_out[31]_i_40__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \data_out_reg[31]_i_66__5_n_13\,
      I1 => \data_out_reg[31]_i_66__5_n_11\,
      I2 => \data_out_reg[31]_i_65__5_n_9\,
      I3 => \data_out_reg[31]_i_67__5_n_15\,
      O => \data_out[31]_i_40__5_n_0\
    );
\data_out[31]_i_41__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \data_out_reg[31]_i_65__5_n_15\,
      I1 => \data_out_reg[31]_i_66__5_n_9\,
      I2 => \data_out_reg[31]_i_66__5_n_12\,
      I3 => \data_out_reg[31]_i_65__5_n_12\,
      I4 => \data_out_reg[31]_i_66__5_n_14\,
      I5 => \data_out_reg[31]_i_65__5_n_8\,
      O => \data_out[31]_i_41__5_n_0\
    );
\data_out[31]_i_42__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_counter[8]_i_3__5_n_0\,
      O => \data_out[31]_i_42__4_n_0\
    );
\data_out[31]_i_43__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => oversample_offset_G(7),
      I1 => \clk_counter[7]_i_2__5_n_0\,
      O => \data_out[31]_i_43__5_n_0\
    );
\data_out[31]_i_44__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002FFFD"
    )
        port map (
      I0 => \clk_counter[8]_i_4__4_n_0\,
      I1 => \clk_counter_reg_n_0_[6]\,
      I2 => \clk_counter_reg_n_0_[7]\,
      I3 => \clk_counter_reg_n_0_[5]\,
      I4 => \clk_counter_reg_n_0_[8]\,
      O => \data_out[31]_i_44__5_n_0\
    );
\data_out[31]_i_45__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \clk_counter[7]_i_2__5_n_0\,
      I1 => oversample_offset_G(7),
      I2 => \clk_counter[8]_i_3__5_n_0\,
      O => \data_out[31]_i_45__5_n_0\
    );
\data_out[31]_i_46__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => oversample_offset_G(7),
      I1 => \data_out[31]_i_68__4_n_0\,
      I2 => \clk_counter[8]_i_3__5_n_0\,
      O => \data_out[31]_i_46__5_n_0\
    );
\data_out[31]_i_47__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"157C0154"
    )
        port map (
      I0 => \clk_counter[7]_i_2__5_n_0\,
      I1 => oversample_offset_G(6),
      I2 => \data_out[31]_i_69__5_n_0\,
      I3 => oversample_offset_G(7),
      I4 => \clk_counter[6]_i_2__5_n_0\,
      O => \data_out[31]_i_47__5_n_0\
    );
\data_out[31]_i_48__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"751C5104"
    )
        port map (
      I0 => \clk_counter[5]_i_2__5_n_0\,
      I1 => oversample_offset_G(4),
      I2 => \data_out[31]_i_70__5_n_0\,
      I3 => oversample_offset_G(5),
      I4 => \clk_counter[4]_i_2__5_n_0\,
      O => \data_out[31]_i_48__5_n_0\
    );
\data_out[31]_i_49__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E000006061E1E7E"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[2]\,
      I1 => \clk_counter[6]_i_3__4_n_0\,
      I2 => \clk_counter_reg_n_0_[3]\,
      I3 => oversample_offset_G(1),
      I4 => oversample_offset_G(2),
      I5 => oversample_offset_G(3),
      O => \data_out[31]_i_49__5_n_0\
    );
\data_out[31]_i_4__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => data_out10(0),
      I1 => \state__0\(1),
      I2 => \data_out_reg[31]_i_7__5_n_15\,
      I3 => \data_out[31]_i_8__4_n_0\,
      O => \data_out[31]_i_4__5_n_0\
    );
\data_out[31]_i_50__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7C04"
    )
        port map (
      I0 => oversample_offset_G(0),
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => oversample_offset_G(1),
      O => \data_out[31]_i_50__5_n_0\
    );
\data_out[31]_i_51__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \clk_counter[8]_i_3__5_n_0\,
      I1 => oversample_offset_G(7),
      I2 => \data_out[31]_i_68__4_n_0\,
      O => \data_out[31]_i_51__5_n_0\
    );
\data_out[31]_i_52__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60090660"
    )
        port map (
      I0 => oversample_offset_G(7),
      I1 => \clk_counter[7]_i_2__5_n_0\,
      I2 => oversample_offset_G(6),
      I3 => \data_out[31]_i_69__5_n_0\,
      I4 => \clk_counter[6]_i_2__5_n_0\,
      O => \data_out[31]_i_52__5_n_0\
    );
\data_out[31]_i_53__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888882222222"
    )
        port map (
      I0 => \data_out[31]_i_71__5_n_0\,
      I1 => oversample_offset_G(4),
      I2 => oversample_offset_G(3),
      I3 => oversample_offset_G(1),
      I4 => oversample_offset_G(2),
      I5 => \clk_counter[4]_i_2__5_n_0\,
      O => \data_out[31]_i_53__5_n_0\
    );
\data_out[31]_i_54__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9006066006606009"
    )
        port map (
      I0 => oversample_offset_G(3),
      I1 => \clk_counter_reg_n_0_[3]\,
      I2 => oversample_offset_G(1),
      I3 => oversample_offset_G(2),
      I4 => \clk_counter_reg_n_0_[2]\,
      I5 => \clk_counter[6]_i_3__4_n_0\,
      O => \data_out[31]_i_54__5_n_0\
    );
\data_out[31]_i_55__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9006"
    )
        port map (
      I0 => oversample_offset_G(1),
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => oversample_offset_G(0),
      I3 => \clk_counter_reg_n_0_[0]\,
      O => \data_out[31]_i_55__5_n_0\
    );
\data_out[31]_i_57__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__5_n_0\,
      I1 => oversample_offset_G(6),
      I2 => oversample_offset_G(7),
      O => \data_out[31]_i_57__5_n_0\
    );
\data_out[31]_i_58__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__5_n_0\,
      I1 => oversample_offset_G(6),
      I2 => oversample_offset_G(7),
      O => \data_out[31]_i_58__5_n_0\
    );
\data_out[31]_i_59__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__5_n_0\,
      I1 => oversample_offset_G(6),
      I2 => oversample_offset_G(7),
      O => \data_out[31]_i_59__5_n_0\
    );
\data_out[31]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__5_n_13\,
      I1 => \data_out[31]_i_9__5_n_0\,
      O => \data_out[31]_i_5__5_n_0\
    );
\data_out[31]_i_60__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__5_n_0\,
      I1 => oversample_offset_G(6),
      I2 => oversample_offset_G(7),
      O => \data_out[31]_i_60__4_n_0\
    );
\data_out[31]_i_61__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__5_n_0\,
      I1 => oversample_offset_G(6),
      I2 => oversample_offset_G(7),
      O => \data_out[31]_i_61__5_n_0\
    );
\data_out[31]_i_62__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__5_n_0\,
      I1 => oversample_offset_G(6),
      I2 => oversample_offset_G(7),
      O => \data_out[31]_i_62__5_n_0\
    );
\data_out[31]_i_63__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__5_n_0\,
      I1 => oversample_offset_G(6),
      I2 => oversample_offset_G(7),
      O => \data_out[31]_i_63__5_n_0\
    );
\data_out[31]_i_64__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__5_n_0\,
      I1 => oversample_offset_G(6),
      I2 => oversample_offset_G(7),
      O => \data_out[31]_i_64__5_n_0\
    );
\data_out[31]_i_68__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000015555555"
    )
        port map (
      I0 => oversample_offset_G(6),
      I1 => oversample_offset_G(4),
      I2 => oversample_offset_G(3),
      I3 => oversample_offset_G(1),
      I4 => oversample_offset_G(2),
      I5 => oversample_offset_G(5),
      O => \data_out[31]_i_68__4_n_0\
    );
\data_out[31]_i_69__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => oversample_offset_G(5),
      I1 => oversample_offset_G(2),
      I2 => oversample_offset_G(1),
      I3 => oversample_offset_G(3),
      I4 => oversample_offset_G(4),
      O => \data_out[31]_i_69__5_n_0\
    );
\data_out[31]_i_70__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => oversample_offset_G(2),
      I1 => oversample_offset_G(1),
      I2 => oversample_offset_G(3),
      O => \data_out[31]_i_70__5_n_0\
    );
\data_out[31]_i_71__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA95555555"
    )
        port map (
      I0 => \clk_counter[5]_i_2__5_n_0\,
      I1 => oversample_offset_G(4),
      I2 => oversample_offset_G(3),
      I3 => oversample_offset_G(1),
      I4 => oversample_offset_G(2),
      I5 => oversample_offset_G(5),
      O => \data_out[31]_i_71__5_n_0\
    );
\data_out[31]_i_72__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \data_out[31]_i_85__5_n_0\,
      I1 => oversample_offset_G(6),
      I2 => oversample_offset_G(7),
      I3 => \clk_counter[8]_i_3__5_n_0\,
      O => \data_out[31]_i_72__5_n_0\
    );
\data_out[31]_i_73__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A802EA83"
    )
        port map (
      I0 => \clk_counter[7]_i_2__5_n_0\,
      I1 => oversample_offset_G(6),
      I2 => \data_out[31]_i_85__5_n_0\,
      I3 => oversample_offset_G(7),
      I4 => \clk_counter[6]_i_2__5_n_0\,
      O => \data_out[31]_i_73__5_n_0\
    );
\data_out[31]_i_74__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A883EA"
    )
        port map (
      I0 => \clk_counter[5]_i_2__5_n_0\,
      I1 => oversample_offset_G(4),
      I2 => \data_out[31]_i_106__5_n_0\,
      I3 => oversample_offset_G(5),
      I4 => \clk_counter[4]_i_2__5_n_0\,
      O => \data_out[31]_i_74__5_n_0\
    );
\data_out[31]_i_75__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA80002EEEA8883"
    )
        port map (
      I0 => \MOSI_i_11__5_n_0\,
      I1 => oversample_offset_G(2),
      I2 => oversample_offset_G(0),
      I3 => oversample_offset_G(1),
      I4 => oversample_offset_G(3),
      I5 => \data_out[31]_i_107__5_n_0\,
      O => \data_out[31]_i_75__5_n_0\
    );
\data_out[31]_i_76__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8247"
    )
        port map (
      I0 => oversample_offset_G(1),
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => \clk_counter_reg_n_0_[0]\,
      I3 => oversample_offset_G(0),
      O => \data_out[31]_i_76__4_n_0\
    );
\data_out[31]_i_77__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__5_n_0\,
      I1 => oversample_offset_G(6),
      I2 => oversample_offset_G(7),
      O => \data_out[31]_i_77__5_n_0\
    );
\data_out[31]_i_78__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__5_n_0\,
      I1 => oversample_offset_G(6),
      I2 => oversample_offset_G(7),
      O => \data_out[31]_i_78__5_n_0\
    );
\data_out[31]_i_79__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__5_n_0\,
      I1 => oversample_offset_G(6),
      I2 => oversample_offset_G(7),
      O => \data_out[31]_i_79__5_n_0\
    );
\data_out[31]_i_80__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \data_out[31]_i_85__5_n_0\,
      I1 => oversample_offset_G(6),
      I2 => oversample_offset_G(7),
      I3 => \clk_counter[8]_i_3__5_n_0\,
      O => \data_out[31]_i_80__5_n_0\
    );
\data_out[31]_i_81__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60090660"
    )
        port map (
      I0 => oversample_offset_G(7),
      I1 => \clk_counter[7]_i_2__5_n_0\,
      I2 => oversample_offset_G(6),
      I3 => \data_out[31]_i_85__5_n_0\,
      I4 => \clk_counter[6]_i_2__5_n_0\,
      O => \data_out[31]_i_81__5_n_0\
    );
\data_out[31]_i_82__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90060990"
    )
        port map (
      I0 => oversample_offset_G(5),
      I1 => \clk_counter[5]_i_2__5_n_0\,
      I2 => oversample_offset_G(4),
      I3 => \data_out[31]_i_106__5_n_0\,
      I4 => \clk_counter[4]_i_2__5_n_0\,
      O => \data_out[31]_i_82__4_n_0\
    );
\data_out[31]_i_83__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9090900609090990"
    )
        port map (
      I0 => oversample_offset_G(3),
      I1 => \MOSI_i_18__5_n_0\,
      I2 => oversample_offset_G(2),
      I3 => oversample_offset_G(0),
      I4 => oversample_offset_G(1),
      I5 => \data_out[31]_i_107__5_n_0\,
      O => \data_out[31]_i_83__5_n_0\
    );
\data_out[31]_i_84__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2814"
    )
        port map (
      I0 => oversample_offset_G(1),
      I1 => oversample_offset_G(0),
      I2 => \clk_counter_reg_n_0_[0]\,
      I3 => \clk_counter_reg_n_0_[1]\,
      O => \data_out[31]_i_84__4_n_0\
    );
\data_out[31]_i_85__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => oversample_offset_G(5),
      I1 => oversample_offset_G(3),
      I2 => oversample_offset_G(1),
      I3 => oversample_offset_G(0),
      I4 => oversample_offset_G(2),
      I5 => oversample_offset_G(4),
      O => \data_out[31]_i_85__5_n_0\
    );
\data_out[31]_i_86__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__4_n_5\,
      O => \data_out[31]_i_86__4_n_0\
    );
\data_out[31]_i_87__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__4_n_5\,
      O => \data_out[31]_i_87__5_n_0\
    );
\data_out[31]_i_88__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__4_n_5\,
      O => \data_out[31]_i_88__5_n_0\
    );
\data_out[31]_i_89__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__4_n_5\,
      O => \data_out[31]_i_89__5_n_0\
    );
\data_out[31]_i_8__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__5_n_14\,
      I1 => \data_out_reg[31]_i_6__4_n_13\,
      I2 => data_out2,
      I3 => \data_out_reg[31]_i_6__4_n_15\,
      I4 => \data_out_reg[31]_i_6__4_n_14\,
      I5 => data_out3,
      O => \data_out[31]_i_8__4_n_0\
    );
\data_out[31]_i_90__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__4_n_5\,
      O => \data_out[31]_i_90__5_n_0\
    );
\data_out[31]_i_91__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__4_n_5\,
      O => \data_out[31]_i_91__5_n_0\
    );
\data_out[31]_i_92__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__4_n_5\,
      O => \data_out[31]_i_92__5_n_0\
    );
\data_out[31]_i_93__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__4_n_5\,
      O => \data_out[31]_i_93__5_n_0\
    );
\data_out[31]_i_94__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__4_n_5\,
      O => \data_out[31]_i_94__5_n_0\
    );
\data_out[31]_i_95__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__4_n_5\,
      O => \data_out[31]_i_95__5_n_0\
    );
\data_out[31]_i_96__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__4_n_5\,
      O => \data_out[31]_i_96__5_n_0\
    );
\data_out[31]_i_97__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__4_n_5\,
      O => \data_out[31]_i_97__5_n_0\
    );
\data_out[31]_i_98__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__4_n_5\,
      O => \data_out[31]_i_98__5_n_0\
    );
\data_out[31]_i_99__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__4_n_5\,
      O => \data_out[31]_i_99__5_n_0\
    );
\data_out[31]_i_9__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \data_out[31]_i_36__5_n_0\,
      I1 => \data_out[31]_i_37__5_n_0\,
      I2 => \data_out[31]_i_38__5_n_0\,
      I3 => \data_out[31]_i_39__5_n_0\,
      I4 => \data_out[31]_i_40__5_n_0\,
      I5 => \data_out[31]_i_41__5_n_0\,
      O => \data_out[31]_i_9__5_n_0\
    );
\data_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[16]_i_1__5_n_0\,
      Q => \^data_out_g\(0),
      R => SS(0)
    );
\data_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[17]_i_1__5_n_0\,
      Q => \^data_out_g\(1),
      R => SS(0)
    );
\data_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[18]_i_1__5_n_0\,
      Q => \^data_out_g\(2),
      R => SS(0)
    );
\data_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[19]_i_1__5_n_0\,
      Q => \^data_out_g\(3),
      R => SS(0)
    );
\data_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[20]_i_1__5_n_0\,
      Q => \^data_out_g\(4),
      R => SS(0)
    );
\data_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[21]_i_1__5_n_0\,
      Q => \^data_out_g\(5),
      R => SS(0)
    );
\data_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[22]_i_1__5_n_0\,
      Q => \^data_out_g\(6),
      R => SS(0)
    );
\data_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[23]_i_1__5_n_0\,
      Q => \^data_out_g\(7),
      R => SS(0)
    );
\data_out_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[24]_i_1__5_n_0\,
      Q => \^data_out_g\(8),
      R => SS(0)
    );
\data_out_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[25]_i_1__5_n_0\,
      Q => \^data_out_g\(9),
      R => SS(0)
    );
\data_out_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[26]_i_1__5_n_0\,
      Q => \^data_out_g\(10),
      R => SS(0)
    );
\data_out_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[27]_i_1__5_n_0\,
      Q => \^data_out_g\(11),
      R => SS(0)
    );
\data_out_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[28]_i_1__5_n_0\,
      Q => \^data_out_g\(12),
      R => SS(0)
    );
\data_out_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[29]_i_1__5_n_0\,
      Q => \^data_out_g\(13),
      R => SS(0)
    );
\data_out_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[30]_i_1__5_n_0\,
      Q => \^data_out_g\(14),
      R => SS(0)
    );
\data_out_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[31]_i_1__5_n_0\,
      Q => \^data_out_g\(15),
      R => SS(0)
    );
\data_out_reg[31]_i_27__4\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_6__4_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_data_out_reg[31]_i_27__4_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \data_out_reg[31]_i_27__4_n_5\,
      CO(1) => \NLW_data_out_reg[31]_i_27__4_CO_UNCONNECTED\(1),
      CO(0) => \data_out_reg[31]_i_27__4_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1) => \data_out[31]_i_42__4_n_0\,
      DI(0) => \data_out[31]_i_43__5_n_0\,
      O(7 downto 2) => \NLW_data_out_reg[31]_i_27__4_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => data_out10(6 downto 5),
      S(7 downto 2) => B"000001",
      S(1) => \data_out[31]_i_44__5_n_0\,
      S(0) => \data_out[31]_i_45__5_n_0\
    );
\data_out_reg[31]_i_34__4\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_data_out_reg[31]_i_34__4_CO_UNCONNECTED\(7 downto 5),
      CO(4) => data_out2,
      CO(3) => \data_out_reg[31]_i_34__4_n_4\,
      CO(2) => \data_out_reg[31]_i_34__4_n_5\,
      CO(1) => \data_out_reg[31]_i_34__4_n_6\,
      CO(0) => \data_out_reg[31]_i_34__4_n_7\,
      DI(7 downto 5) => B"000",
      DI(4) => \data_out[31]_i_46__5_n_0\,
      DI(3) => \data_out[31]_i_47__5_n_0\,
      DI(2) => \data_out[31]_i_48__5_n_0\,
      DI(1) => \data_out[31]_i_49__5_n_0\,
      DI(0) => \data_out[31]_i_50__5_n_0\,
      O(7 downto 0) => \NLW_data_out_reg[31]_i_34__4_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => \data_out[31]_i_51__5_n_0\,
      S(3) => \data_out[31]_i_52__5_n_0\,
      S(2) => \data_out[31]_i_53__5_n_0\,
      S(1) => \data_out[31]_i_54__5_n_0\,
      S(0) => \data_out[31]_i_55__5_n_0\
    );
\data_out_reg[31]_i_35__4\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_56__4_n_0\,
      CI_TOP => '0',
      CO(7) => data_out3,
      CO(6) => \data_out_reg[31]_i_35__4_n_1\,
      CO(5) => \data_out_reg[31]_i_35__4_n_2\,
      CO(4) => \data_out_reg[31]_i_35__4_n_3\,
      CO(3) => \data_out_reg[31]_i_35__4_n_4\,
      CO(2) => \data_out_reg[31]_i_35__4_n_5\,
      CO(1) => \data_out_reg[31]_i_35__4_n_6\,
      CO(0) => \data_out_reg[31]_i_35__4_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_data_out_reg[31]_i_35__4_O_UNCONNECTED\(7 downto 0),
      S(7) => \data_out[31]_i_57__5_n_0\,
      S(6) => \data_out[31]_i_58__5_n_0\,
      S(5) => \data_out[31]_i_59__5_n_0\,
      S(4) => \data_out[31]_i_60__4_n_0\,
      S(3) => \data_out[31]_i_61__5_n_0\,
      S(2) => \data_out[31]_i_62__5_n_0\,
      S(1) => \data_out[31]_i_63__5_n_0\,
      S(0) => \data_out[31]_i_64__5_n_0\
    );
\data_out_reg[31]_i_56__4\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_56__4_n_0\,
      CO(6) => \data_out_reg[31]_i_56__4_n_1\,
      CO(5) => \data_out_reg[31]_i_56__4_n_2\,
      CO(4) => \data_out_reg[31]_i_56__4_n_3\,
      CO(3) => \data_out_reg[31]_i_56__4_n_4\,
      CO(2) => \data_out_reg[31]_i_56__4_n_5\,
      CO(1) => \data_out_reg[31]_i_56__4_n_6\,
      CO(0) => \data_out_reg[31]_i_56__4_n_7\,
      DI(7 downto 5) => B"000",
      DI(4) => \data_out[31]_i_72__5_n_0\,
      DI(3) => \data_out[31]_i_73__5_n_0\,
      DI(2) => \data_out[31]_i_74__5_n_0\,
      DI(1) => \data_out[31]_i_75__5_n_0\,
      DI(0) => \data_out[31]_i_76__4_n_0\,
      O(7 downto 0) => \NLW_data_out_reg[31]_i_56__4_O_UNCONNECTED\(7 downto 0),
      S(7) => \data_out[31]_i_77__5_n_0\,
      S(6) => \data_out[31]_i_78__5_n_0\,
      S(5) => \data_out[31]_i_79__5_n_0\,
      S(4) => \data_out[31]_i_80__5_n_0\,
      S(3) => \data_out[31]_i_81__5_n_0\,
      S(2) => \data_out[31]_i_82__4_n_0\,
      S(1) => \data_out[31]_i_83__5_n_0\,
      S(0) => \data_out[31]_i_84__4_n_0\
    );
\data_out_reg[31]_i_65__5\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_7__5_n_0\,
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_65__5_n_0\,
      CO(6) => \data_out_reg[31]_i_65__5_n_1\,
      CO(5) => \data_out_reg[31]_i_65__5_n_2\,
      CO(4) => \data_out_reg[31]_i_65__5_n_3\,
      CO(3) => \data_out_reg[31]_i_65__5_n_4\,
      CO(2) => \data_out_reg[31]_i_65__5_n_5\,
      CO(1) => \data_out_reg[31]_i_65__5_n_6\,
      CO(0) => \data_out_reg[31]_i_65__5_n_7\,
      DI(7) => \data_out[31]_i_86__4_n_0\,
      DI(6) => \data_out[31]_i_87__5_n_0\,
      DI(5) => \data_out[31]_i_88__5_n_0\,
      DI(4) => \data_out[31]_i_89__5_n_0\,
      DI(3) => \data_out[31]_i_90__5_n_0\,
      DI(2) => \data_out[31]_i_91__5_n_0\,
      DI(1) => \data_out[31]_i_92__5_n_0\,
      DI(0) => \data_out[31]_i_93__5_n_0\,
      O(7) => \data_out_reg[31]_i_65__5_n_8\,
      O(6) => \data_out_reg[31]_i_65__5_n_9\,
      O(5) => \data_out_reg[31]_i_65__5_n_10\,
      O(4) => \data_out_reg[31]_i_65__5_n_11\,
      O(3) => \data_out_reg[31]_i_65__5_n_12\,
      O(2) => \data_out_reg[31]_i_65__5_n_13\,
      O(1) => \data_out_reg[31]_i_65__5_n_14\,
      O(0) => \data_out_reg[31]_i_65__5_n_15\,
      S(7) => \data_out_reg[31]_i_27__4_n_5\,
      S(6) => \data_out_reg[31]_i_27__4_n_5\,
      S(5) => \data_out_reg[31]_i_27__4_n_5\,
      S(4) => \data_out_reg[31]_i_27__4_n_5\,
      S(3) => \data_out_reg[31]_i_27__4_n_5\,
      S(2) => \data_out_reg[31]_i_27__4_n_5\,
      S(1) => \data_out_reg[31]_i_27__4_n_5\,
      S(0) => \data_out_reg[31]_i_27__4_n_5\
    );
\data_out_reg[31]_i_66__5\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_65__5_n_0\,
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_66__5_n_0\,
      CO(6) => \data_out_reg[31]_i_66__5_n_1\,
      CO(5) => \data_out_reg[31]_i_66__5_n_2\,
      CO(4) => \data_out_reg[31]_i_66__5_n_3\,
      CO(3) => \data_out_reg[31]_i_66__5_n_4\,
      CO(2) => \data_out_reg[31]_i_66__5_n_5\,
      CO(1) => \data_out_reg[31]_i_66__5_n_6\,
      CO(0) => \data_out_reg[31]_i_66__5_n_7\,
      DI(7) => \data_out[31]_i_94__5_n_0\,
      DI(6) => \data_out[31]_i_95__5_n_0\,
      DI(5) => \data_out[31]_i_96__5_n_0\,
      DI(4) => \data_out[31]_i_97__5_n_0\,
      DI(3) => \data_out[31]_i_98__5_n_0\,
      DI(2) => \data_out[31]_i_99__5_n_0\,
      DI(1) => \data_out[31]_i_100__5_n_0\,
      DI(0) => \data_out[31]_i_101__5_n_0\,
      O(7) => \data_out_reg[31]_i_66__5_n_8\,
      O(6) => \data_out_reg[31]_i_66__5_n_9\,
      O(5) => \data_out_reg[31]_i_66__5_n_10\,
      O(4) => \data_out_reg[31]_i_66__5_n_11\,
      O(3) => \data_out_reg[31]_i_66__5_n_12\,
      O(2) => \data_out_reg[31]_i_66__5_n_13\,
      O(1) => \data_out_reg[31]_i_66__5_n_14\,
      O(0) => \data_out_reg[31]_i_66__5_n_15\,
      S(7) => \data_out_reg[31]_i_27__4_n_5\,
      S(6) => \data_out_reg[31]_i_27__4_n_5\,
      S(5) => \data_out_reg[31]_i_27__4_n_5\,
      S(4) => \data_out_reg[31]_i_27__4_n_5\,
      S(3) => \data_out_reg[31]_i_27__4_n_5\,
      S(2) => \data_out_reg[31]_i_27__4_n_5\,
      S(1) => \data_out_reg[31]_i_27__4_n_5\,
      S(0) => \data_out_reg[31]_i_27__4_n_5\
    );
\data_out_reg[31]_i_67__5\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_66__5_n_0\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_data_out_reg[31]_i_67__5_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \data_out_reg[31]_i_67__5_n_3\,
      CO(3) => \NLW_data_out_reg[31]_i_67__5_CO_UNCONNECTED\(3),
      CO(2) => \data_out_reg[31]_i_67__5_n_5\,
      CO(1) => \data_out_reg[31]_i_67__5_n_6\,
      CO(0) => \data_out_reg[31]_i_67__5_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => data_out10(28),
      DI(2) => \data_out[31]_i_103__5_n_0\,
      DI(1) => \data_out[31]_i_104__5_n_0\,
      DI(0) => \data_out[31]_i_105__5_n_0\,
      O(7 downto 4) => \NLW_data_out_reg[31]_i_67__5_O_UNCONNECTED\(7 downto 4),
      O(3) => \data_out_reg[31]_i_67__5_n_12\,
      O(2) => \data_out_reg[31]_i_67__5_n_13\,
      O(1) => \data_out_reg[31]_i_67__5_n_14\,
      O(0) => \data_out_reg[31]_i_67__5_n_15\,
      S(7 downto 4) => B"0001",
      S(3) => \data_out_reg[31]_i_27__4_n_5\,
      S(2) => \data_out_reg[31]_i_27__4_n_5\,
      S(1) => \data_out_reg[31]_i_27__4_n_5\,
      S(0) => \data_out_reg[31]_i_27__4_n_5\
    );
\data_out_reg[31]_i_6__4\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_6__4_n_0\,
      CO(6) => \data_out_reg[31]_i_6__4_n_1\,
      CO(5) => \data_out_reg[31]_i_6__4_n_2\,
      CO(4) => \data_out_reg[31]_i_6__4_n_3\,
      CO(3) => \data_out_reg[31]_i_6__4_n_4\,
      CO(2) => \data_out_reg[31]_i_6__4_n_5\,
      CO(1) => \data_out_reg[31]_i_6__4_n_6\,
      CO(0) => \data_out_reg[31]_i_6__4_n_7\,
      DI(7) => \data_out[31]_i_10__4_n_0\,
      DI(6) => \data_out[31]_i_11__4_n_0\,
      DI(5) => \data_out[31]_i_12__5_n_0\,
      DI(4) => \data_out[31]_i_13__5_n_0\,
      DI(3) => oversample_offset_G(2),
      DI(2) => \data_out[31]_i_14__4_n_0\,
      DI(1) => \data_out[31]_i_15__5_n_0\,
      DI(0) => \data_out[31]_i_16__5_n_0\,
      O(7 downto 3) => data_out10(4 downto 0),
      O(2) => \data_out_reg[31]_i_6__4_n_13\,
      O(1) => \data_out_reg[31]_i_6__4_n_14\,
      O(0) => \data_out_reg[31]_i_6__4_n_15\,
      S(7) => \data_out[31]_i_17__5_n_0\,
      S(6) => \data_out[31]_i_18__5_n_0\,
      S(5) => \data_out[31]_i_19__5_n_0\,
      S(4) => \data_out[31]_i_20__5_n_0\,
      S(3) => \data_out[31]_i_21__5_n_0\,
      S(2) => \data_out[31]_i_22__5_n_0\,
      S(1) => \data_out[31]_i_23__4_n_0\,
      S(0) => \data_out[31]_i_24__5_n_0\
    );
\data_out_reg[31]_i_7__5\: unisim.vcomponents.CARRY8
     port map (
      CI => data_out10(0),
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_7__5_n_0\,
      CO(6) => \data_out_reg[31]_i_7__5_n_1\,
      CO(5) => \data_out_reg[31]_i_7__5_n_2\,
      CO(4) => \data_out_reg[31]_i_7__5_n_3\,
      CO(3) => \data_out_reg[31]_i_7__5_n_4\,
      CO(2) => \data_out_reg[31]_i_7__5_n_5\,
      CO(1) => \data_out_reg[31]_i_7__5_n_6\,
      CO(0) => \data_out_reg[31]_i_7__5_n_7\,
      DI(7) => \data_out[31]_i_25__5_n_0\,
      DI(6) => \data_out[31]_i_26__5_n_0\,
      DI(5 downto 0) => data_out10(6 downto 1),
      O(7) => \data_out_reg[31]_i_7__5_n_8\,
      O(6) => \data_out_reg[31]_i_7__5_n_9\,
      O(5) => \data_out_reg[31]_i_7__5_n_10\,
      O(4) => \data_out_reg[31]_i_7__5_n_11\,
      O(3) => \data_out_reg[31]_i_7__5_n_12\,
      O(2) => \data_out_reg[31]_i_7__5_n_13\,
      O(1) => \data_out_reg[31]_i_7__5_n_14\,
      O(0) => \data_out_reg[31]_i_7__5_n_15\,
      S(7) => \data_out_reg[31]_i_27__4_n_5\,
      S(6) => \data_out_reg[31]_i_27__4_n_5\,
      S(5) => \data_out[31]_i_28__5_n_0\,
      S(4) => \data_out[31]_i_29__5_n_0\,
      S(3) => \data_out[31]_i_30__5_n_0\,
      S(2) => \data_out[31]_i_31__5_n_0\,
      S(1) => \data_out[31]_i_32__5_n_0\,
      S(0) => \data_out[31]_i_33__4_n_0\
    );
\done_cs_hold_counter[0]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \done_cs_hold_counter[3]_i_2__5_n_0\,
      I1 => \done_cs_hold_counter_reg_n_0_[0]\,
      O => \done_cs_hold_counter[0]_i_1__5_n_0\
    );
\done_cs_hold_counter[1]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \done_cs_hold_counter[3]_i_2__5_n_0\,
      I1 => \done_cs_hold_counter_reg_n_0_[1]\,
      I2 => \done_cs_hold_counter_reg_n_0_[0]\,
      O => \done_cs_hold_counter[1]_i_1__5_n_0\
    );
\done_cs_hold_counter[2]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A802"
    )
        port map (
      I0 => \done_cs_hold_counter[3]_i_2__5_n_0\,
      I1 => \done_cs_hold_counter_reg_n_0_[0]\,
      I2 => \done_cs_hold_counter_reg_n_0_[1]\,
      I3 => \done_cs_hold_counter_reg_n_0_[2]\,
      O => \done_cs_hold_counter[2]_i_1__5_n_0\
    );
\done_cs_hold_counter[3]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80002"
    )
        port map (
      I0 => \done_cs_hold_counter[3]_i_2__5_n_0\,
      I1 => \done_cs_hold_counter_reg_n_0_[2]\,
      I2 => \done_cs_hold_counter_reg_n_0_[1]\,
      I3 => \done_cs_hold_counter_reg_n_0_[0]\,
      I4 => \done_cs_hold_counter_reg_n_0_[3]\,
      O => \done_cs_hold_counter[3]_i_1__5_n_0\
    );
\done_cs_hold_counter[3]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02020200"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \FSM_sequential_state[2]_i_3__5_n_0\,
      I4 => \done_cs_hold_counter_reg_n_0_[6]\,
      O => \done_cs_hold_counter[3]_i_2__5_n_0\
    );
\done_cs_hold_counter[4]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF0001FFFF"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[3]\,
      I1 => \done_cs_hold_counter_reg_n_0_[0]\,
      I2 => \done_cs_hold_counter_reg_n_0_[1]\,
      I3 => \done_cs_hold_counter_reg_n_0_[2]\,
      I4 => \state__0\(2),
      I5 => \done_cs_hold_counter_reg_n_0_[4]\,
      O => \done_cs_hold_counter[4]_i_1__5_n_0\
    );
\done_cs_hold_counter[5]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C008"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[6]\,
      I1 => \state__0\(2),
      I2 => \done_cs_hold_counter[5]_i_2__5_n_0\,
      I3 => \done_cs_hold_counter_reg_n_0_[5]\,
      O => \done_cs_hold_counter[5]_i_1__5_n_0\
    );
\done_cs_hold_counter[5]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[4]\,
      I1 => \done_cs_hold_counter_reg_n_0_[2]\,
      I2 => \done_cs_hold_counter_reg_n_0_[1]\,
      I3 => \done_cs_hold_counter_reg_n_0_[0]\,
      I4 => \done_cs_hold_counter_reg_n_0_[3]\,
      O => \done_cs_hold_counter[5]_i_2__5_n_0\
    );
\done_cs_hold_counter[6]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      O => \done_cs_hold_counter[6]_i_1__4_n_0\
    );
\done_cs_hold_counter[6]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \FSM_sequential_state[2]_i_3__5_n_0\,
      I2 => \done_cs_hold_counter_reg_n_0_[6]\,
      O => \done_cs_hold_counter[6]_i_2__4_n_0\
    );
\done_cs_hold_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \done_cs_hold_counter[6]_i_1__4_n_0\,
      D => \done_cs_hold_counter[0]_i_1__5_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[0]\,
      R => SS(0)
    );
\done_cs_hold_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \done_cs_hold_counter[6]_i_1__4_n_0\,
      D => \done_cs_hold_counter[1]_i_1__5_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[1]\,
      R => SS(0)
    );
\done_cs_hold_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \done_cs_hold_counter[6]_i_1__4_n_0\,
      D => \done_cs_hold_counter[2]_i_1__5_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[2]\,
      R => SS(0)
    );
\done_cs_hold_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \done_cs_hold_counter[6]_i_1__4_n_0\,
      D => \done_cs_hold_counter[3]_i_1__5_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[3]\,
      R => SS(0)
    );
\done_cs_hold_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \done_cs_hold_counter[6]_i_1__4_n_0\,
      D => \done_cs_hold_counter[4]_i_1__5_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[4]\,
      S => SS(0)
    );
\done_cs_hold_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \done_cs_hold_counter[6]_i_1__4_n_0\,
      D => \done_cs_hold_counter[5]_i_1__5_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[5]\,
      R => SS(0)
    );
\done_cs_hold_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \done_cs_hold_counter[6]_i_1__4_n_0\,
      D => \done_cs_hold_counter[6]_i_2__4_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[6]\,
      R => SS(0)
    );
\padding_counter[0]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \padding_counter[4]_i_2__4_n_0\,
      I1 => \padding_counter_reg_n_0_[0]\,
      O => \padding_counter[0]_i_1__5_n_0\
    );
\padding_counter[1]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \padding_counter[4]_i_2__4_n_0\,
      I1 => \padding_counter_reg_n_0_[1]\,
      I2 => \padding_counter_reg_n_0_[0]\,
      O => \padding_counter[1]_i_1__5_n_0\
    );
\padding_counter[2]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A802"
    )
        port map (
      I0 => \padding_counter[4]_i_2__4_n_0\,
      I1 => \padding_counter_reg_n_0_[0]\,
      I2 => \padding_counter_reg_n_0_[1]\,
      I3 => \padding_counter_reg_n_0_[2]\,
      O => \padding_counter[2]_i_1__5_n_0\
    );
\padding_counter[3]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDDDD7"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \padding_counter_reg_n_0_[3]\,
      I2 => \padding_counter_reg_n_0_[0]\,
      I3 => \padding_counter_reg_n_0_[1]\,
      I4 => \padding_counter_reg_n_0_[2]\,
      O => \padding_counter[3]_i_1__5_n_0\
    );
\padding_counter[4]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000002"
    )
        port map (
      I0 => \padding_counter[4]_i_2__4_n_0\,
      I1 => \padding_counter_reg_n_0_[3]\,
      I2 => \padding_counter_reg_n_0_[0]\,
      I3 => \padding_counter_reg_n_0_[1]\,
      I4 => \padding_counter_reg_n_0_[2]\,
      I5 => \padding_counter_reg_n_0_[4]\,
      O => \padding_counter[4]_i_1__5_n_0\
    );
\padding_counter[4]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \padding_counter_reg_n_0_[6]\,
      I2 => \FSM_sequential_state[1]_i_2__4_n_0\,
      I3 => \state__0\(0),
      O => \padding_counter[4]_i_2__4_n_0\
    );
\padding_counter[5]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A008"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \padding_counter_reg_n_0_[6]\,
      I2 => \padding_counter[5]_i_2__5_n_0\,
      I3 => \padding_counter_reg_n_0_[5]\,
      O => \padding_counter[5]_i_1__5_n_0\
    );
\padding_counter[5]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \padding_counter_reg_n_0_[4]\,
      I1 => \padding_counter_reg_n_0_[2]\,
      I2 => \padding_counter_reg_n_0_[1]\,
      I3 => \padding_counter_reg_n_0_[0]\,
      I4 => \padding_counter_reg_n_0_[3]\,
      O => \padding_counter[5]_i_2__5_n_0\
    );
\padding_counter[6]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      O => \padding_counter[6]_i_1__4_n_0\
    );
\padding_counter[6]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \FSM_sequential_state[1]_i_2__4_n_0\,
      I2 => \padding_counter_reg_n_0_[6]\,
      O => \padding_counter[6]_i_2__4_n_0\
    );
\padding_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__4_n_0\,
      D => \padding_counter[0]_i_1__5_n_0\,
      Q => \padding_counter_reg_n_0_[0]\,
      R => SS(0)
    );
\padding_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__4_n_0\,
      D => \padding_counter[1]_i_1__5_n_0\,
      Q => \padding_counter_reg_n_0_[1]\,
      R => SS(0)
    );
\padding_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__4_n_0\,
      D => \padding_counter[2]_i_1__5_n_0\,
      Q => \padding_counter_reg_n_0_[2]\,
      R => SS(0)
    );
\padding_counter_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__4_n_0\,
      D => \padding_counter[3]_i_1__5_n_0\,
      Q => \padding_counter_reg_n_0_[3]\,
      S => SS(0)
    );
\padding_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__4_n_0\,
      D => \padding_counter[4]_i_1__5_n_0\,
      Q => \padding_counter_reg_n_0_[4]\,
      R => SS(0)
    );
\padding_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__4_n_0\,
      D => \padding_counter[5]_i_1__5_n_0\,
      Q => \padding_counter_reg_n_0_[5]\,
      R => SS(0)
    );
\padding_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__4_n_0\,
      D => \padding_counter[6]_i_2__4_n_0\,
      Q => \padding_counter_reg_n_0_[6]\,
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cable_delay_tester_rhs_256_0_0_rhs_spi_master_6 is
  port (
    \FSM_sequential_state_reg[2]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_out_reg[31]_0\ : out STD_LOGIC;
    data_out_H : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_out_reg[30]_0\ : out STD_LOGIC;
    \data_out_reg[29]_0\ : out STD_LOGIC;
    \data_out_reg[28]_0\ : out STD_LOGIC;
    \data_out_reg[27]_0\ : out STD_LOGIC;
    \data_out_reg[26]_0\ : out STD_LOGIC;
    \data_out_reg[25]_0\ : out STD_LOGIC;
    \data_out_reg[24]_0\ : out STD_LOGIC;
    \data_out_reg[23]_0\ : out STD_LOGIC;
    \data_out_reg[22]_0\ : out STD_LOGIC;
    \data_out_reg[21]_0\ : out STD_LOGIC;
    \data_out_reg[20]_0\ : out STD_LOGIC;
    \data_out_reg[19]_0\ : out STD_LOGIC;
    \data_out_reg[18]_0\ : out STD_LOGIC;
    \data_out_reg[17]_0\ : out STD_LOGIC;
    \data_out_reg[16]_0\ : out STD_LOGIC;
    MOSI_H : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state[16]_i_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state[16]_i_2_0\ : in STD_LOGIC;
    \FSM_onehot_state[16]_i_2_1\ : in STD_LOGIC;
    data_out_G : in STD_LOGIC_VECTOR ( 15 downto 0 );
    zcheck_global_channel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data_out_F : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_out_E : in STD_LOGIC_VECTOR ( 15 downto 0 );
    oversample_offset_H : in STD_LOGIC_VECTOR ( 7 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    MOSI_reg_0 : in STD_LOGIC_VECTOR ( 22 downto 0 );
    \MOSI_reg_i_9__5_0\ : in STD_LOGIC;
    \MOSI_reg_i_7__5_0\ : in STD_LOGIC;
    \MOSI_reg_i_7__5_1\ : in STD_LOGIC;
    \MOSI_reg_i_7__5_2\ : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_0\ : in STD_LOGIC;
    MISO_H : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cable_delay_tester_rhs_256_0_0_rhs_spi_master_6 : entity is "rhs_spi_master";
end cable_delay_tester_rhs_256_0_0_rhs_spi_master_6;

architecture STRUCTURE of cable_delay_tester_rhs_256_0_0_rhs_spi_master_6 is
  signal \FSM_sequential_state[0]_i_2__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_3__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_4__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_2__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_1__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_3__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_4__6_n_0\ : STD_LOGIC;
  signal \^mosi_h\ : STD_LOGIC;
  signal \MOSI_i_10__6_n_0\ : STD_LOGIC;
  signal \MOSI_i_11__6_n_0\ : STD_LOGIC;
  signal \MOSI_i_12__6_n_0\ : STD_LOGIC;
  signal \MOSI_i_13__6_n_0\ : STD_LOGIC;
  signal \MOSI_i_14__6_n_0\ : STD_LOGIC;
  signal \MOSI_i_15__6_n_0\ : STD_LOGIC;
  signal \MOSI_i_16__6_n_0\ : STD_LOGIC;
  signal \MOSI_i_17__6_n_0\ : STD_LOGIC;
  signal \MOSI_i_18__6_n_0\ : STD_LOGIC;
  signal \MOSI_i_19__6_n_0\ : STD_LOGIC;
  signal \MOSI_i_1__6_n_0\ : STD_LOGIC;
  signal \MOSI_i_2__6_n_0\ : STD_LOGIC;
  signal \MOSI_i_3__6_n_0\ : STD_LOGIC;
  signal \MOSI_i_4__6_n_0\ : STD_LOGIC;
  signal \MOSI_i_5__6_n_0\ : STD_LOGIC;
  signal \MOSI_i_6__6_n_0\ : STD_LOGIC;
  signal \MOSI_reg_i_7__5_n_0\ : STD_LOGIC;
  signal \MOSI_reg_i_8__5_n_0\ : STD_LOGIC;
  signal \MOSI_reg_i_9__5_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal clk_counter : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \clk_counter[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \clk_counter[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \clk_counter[2]_i_1__6_n_0\ : STD_LOGIC;
  signal \clk_counter[3]_i_1__6_n_0\ : STD_LOGIC;
  signal \clk_counter[4]_i_1__6_n_0\ : STD_LOGIC;
  signal \clk_counter[4]_i_2__6_n_0\ : STD_LOGIC;
  signal \clk_counter[5]_i_1__6_n_0\ : STD_LOGIC;
  signal \clk_counter[5]_i_2__6_n_0\ : STD_LOGIC;
  signal \clk_counter[6]_i_2__6_n_0\ : STD_LOGIC;
  signal \clk_counter[6]_i_3__5_n_0\ : STD_LOGIC;
  signal \clk_counter[7]_i_1__6_n_0\ : STD_LOGIC;
  signal \clk_counter[7]_i_2__6_n_0\ : STD_LOGIC;
  signal \clk_counter[8]_i_1__6_n_0\ : STD_LOGIC;
  signal \clk_counter[8]_i_2__6_n_0\ : STD_LOGIC;
  signal \clk_counter[8]_i_3__6_n_0\ : STD_LOGIC;
  signal \clk_counter[8]_i_4__5_n_0\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[8]\ : STD_LOGIC;
  signal data_out10 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal data_out1_in : STD_LOGIC_VECTOR ( 31 to 31 );
  signal data_out2 : STD_LOGIC;
  signal data_out3 : STD_LOGIC;
  signal \data_out[16]_i_1__6_n_0\ : STD_LOGIC;
  signal \data_out[17]_i_1__6_n_0\ : STD_LOGIC;
  signal \data_out[18]_i_1__6_n_0\ : STD_LOGIC;
  signal \data_out[19]_i_1__6_n_0\ : STD_LOGIC;
  signal \data_out[20]_i_1__6_n_0\ : STD_LOGIC;
  signal \data_out[21]_i_1__6_n_0\ : STD_LOGIC;
  signal \data_out[22]_i_1__6_n_0\ : STD_LOGIC;
  signal \data_out[23]_i_1__6_n_0\ : STD_LOGIC;
  signal \data_out[23]_i_2__6_n_0\ : STD_LOGIC;
  signal \data_out[24]_i_1__6_n_0\ : STD_LOGIC;
  signal \data_out[24]_i_2__6_n_0\ : STD_LOGIC;
  signal \data_out[25]_i_1__6_n_0\ : STD_LOGIC;
  signal \data_out[25]_i_2__6_n_0\ : STD_LOGIC;
  signal \data_out[26]_i_1__6_n_0\ : STD_LOGIC;
  signal \data_out[26]_i_2__6_n_0\ : STD_LOGIC;
  signal \data_out[27]_i_1__6_n_0\ : STD_LOGIC;
  signal \data_out[27]_i_2__6_n_0\ : STD_LOGIC;
  signal \data_out[27]_i_3__6_n_0\ : STD_LOGIC;
  signal \data_out[28]_i_1__6_n_0\ : STD_LOGIC;
  signal \data_out[28]_i_2__6_n_0\ : STD_LOGIC;
  signal \data_out[29]_i_1__6_n_0\ : STD_LOGIC;
  signal \data_out[29]_i_2__6_n_0\ : STD_LOGIC;
  signal \data_out[30]_i_1__6_n_0\ : STD_LOGIC;
  signal \data_out[30]_i_2__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_100__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_101__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_103__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_104__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_105__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_106__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_107__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_10__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_11__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_12__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_13__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_14__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_15__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_16__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_17__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_18__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_19__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_1__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_20__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_21__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_22__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_23__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_24__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_25__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_26__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_28__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_29__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_30__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_31__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_32__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_33__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_36__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_37__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_38__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_39__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_3__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_40__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_41__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_42__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_43__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_44__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_45__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_46__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_47__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_48__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_49__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_4__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_50__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_51__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_52__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_53__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_54__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_55__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_57__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_58__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_59__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_5__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_60__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_61__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_62__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_63__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_64__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_68__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_69__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_70__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_71__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_72__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_73__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_74__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_75__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_76__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_77__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_78__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_79__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_80__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_81__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_82__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_83__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_84__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_85__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_86__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_87__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_88__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_89__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_8__5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_90__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_91__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_92__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_93__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_94__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_95__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_96__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_97__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_98__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_99__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_9__6_n_0\ : STD_LOGIC;
  signal \^data_out_h\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \data_out_reg[31]_i_27__5_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_27__5_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_34__5_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_34__5_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_34__5_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_34__5_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__5_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__5_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__5_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__5_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__5_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__5_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__5_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__5_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__5_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__5_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__5_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__5_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__5_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__5_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__5_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__6_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__6_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__6_n_10\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__6_n_11\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__6_n_12\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__6_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__6_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__6_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__6_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__6_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__6_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__6_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__6_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__6_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__6_n_8\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__6_n_9\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__6_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__6_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__6_n_10\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__6_n_11\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__6_n_12\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__6_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__6_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__6_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__6_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__6_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__6_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__6_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__6_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__6_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__6_n_8\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__6_n_9\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__6_n_12\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__6_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__6_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__6_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__6_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__6_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__6_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__6_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__5_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__5_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__5_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__5_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__5_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__5_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__5_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__5_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__5_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__5_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__5_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__6_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__6_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__6_n_10\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__6_n_11\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__6_n_12\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__6_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__6_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__6_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__6_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__6_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__6_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__6_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__6_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__6_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__6_n_8\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__6_n_9\ : STD_LOGIC;
  signal \done_cs_hold_counter[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[2]_i_1__6_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[3]_i_1__6_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[3]_i_2__6_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[4]_i_1__6_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[5]_i_1__6_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[5]_i_2__6_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[6]_i_1__5_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[6]_i_2__5_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \padding_counter[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \padding_counter[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \padding_counter[2]_i_1__6_n_0\ : STD_LOGIC;
  signal \padding_counter[3]_i_1__6_n_0\ : STD_LOGIC;
  signal \padding_counter[4]_i_1__6_n_0\ : STD_LOGIC;
  signal \padding_counter[4]_i_2__5_n_0\ : STD_LOGIC;
  signal \padding_counter[5]_i_1__6_n_0\ : STD_LOGIC;
  signal \padding_counter[5]_i_2__6_n_0\ : STD_LOGIC;
  signal \padding_counter[6]_i_1__5_n_0\ : STD_LOGIC;
  signal \padding_counter[6]_i_2__5_n_0\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \state__1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_data_out_reg[31]_i_27__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_data_out_reg[31]_i_27__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_data_out_reg[31]_i_34__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_data_out_reg[31]_i_34__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_data_out_reg[31]_i_35__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_data_out_reg[31]_i_56__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_data_out_reg[31]_i_67__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_data_out_reg[31]_i_67__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_3__6\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__6\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_2__6\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_4__6\ : label is "soft_lutpair177";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "PRE_BUSY:001,BUSY:010,POST_BUSY:011,DONE:100,READY:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "PRE_BUSY:001,BUSY:010,POST_BUSY:011,DONE:100,READY:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[2]\ : label is "PRE_BUSY:001,BUSY:010,POST_BUSY:011,DONE:100,READY:000";
  attribute SOFT_HLUTNM of \MOSI_i_11__6\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \MOSI_i_18__6\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \MOSI_i_3__6\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \clk_counter[0]_i_1__6\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \clk_counter[1]_i_1__6\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \clk_counter[2]_i_1__6\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \clk_counter[3]_i_1__6\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \clk_counter[4]_i_1__6\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \clk_counter[4]_i_2__6\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \clk_counter[6]_i_1__6\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \clk_counter[6]_i_3__5\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \clk_counter[7]_i_1__6\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \clk_counter[7]_i_2__6\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \clk_counter[8]_i_2__6\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \clk_counter[8]_i_3__6\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \clk_counter[8]_i_4__5\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \data_out[23]_i_2__6\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \data_out[24]_i_2__6\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \data_out[25]_i_2__6\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \data_out[26]_i_2__6\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \data_out[27]_i_2__6\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \data_out[28]_i_2__6\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \data_out[29]_i_2__6\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \data_out[30]_i_2__6\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \data_out[31]_i_107__6\ : label is "soft_lutpair164";
  attribute HLUTNM : string;
  attribute HLUTNM of \data_out[31]_i_11__5\ : label is "lutpair6";
  attribute HLUTNM of \data_out[31]_i_19__6\ : label is "lutpair6";
  attribute SOFT_HLUTNM of \data_out[31]_i_2__6\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \data_out[31]_i_3__6\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \data_out[31]_i_4__6\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \data_out[31]_i_5__6\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \data_out[31]_i_69__6\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \data_out[31]_i_70__6\ : label is "soft_lutpair170";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \data_out_reg[31]_i_34__5\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \data_out_reg[31]_i_35__5\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \data_out_reg[31]_i_56__5\ : label is 11;
  attribute SOFT_HLUTNM of \done_cs_hold_counter[0]_i_1__6\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[1]_i_1__6\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[2]_i_1__6\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[3]_i_1__6\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[3]_i_2__6\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[6]_i_2__5\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \padding_counter[1]_i_1__6\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \padding_counter[2]_i_1__6\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \padding_counter[4]_i_2__5\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \padding_counter[5]_i_1__6\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \padding_counter[6]_i_2__5\ : label is "soft_lutpair180";
begin
  MOSI_H <= \^mosi_h\;
  Q(2 downto 0) <= \^q\(2 downto 0);
  data_out_H(15 downto 0) <= \^data_out_h\(15 downto 0);
ClockDivideByEight: entity work.cable_delay_tester_rhs_256_0_0_clock_divider_22
     port map (
      Q(2 downto 0) => \^q\(2 downto 0),
      clk => clk,
      \counter[0]_i_3__6_0\(3) => \clk_counter_reg_n_0_[8]\,
      \counter[0]_i_3__6_0\(2) => \clk_counter_reg_n_0_[7]\,
      \counter[0]_i_3__6_0\(1) => \clk_counter_reg_n_0_[6]\,
      \counter[0]_i_3__6_0\(0) => \clk_counter_reg_n_0_[5]\
    );
\FSM_onehot_state[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \done_cs_hold_counter[6]_i_1__5_n_0\,
      I1 => \^q\(2),
      I2 => E(0),
      I3 => \FSM_onehot_state[16]_i_2\(0),
      I4 => \FSM_onehot_state[16]_i_2_0\,
      I5 => \FSM_onehot_state[16]_i_2_1\,
      O => \FSM_sequential_state_reg[2]_0\
    );
\FSM_sequential_state[0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3322333022220030"
    )
        port map (
      I0 => \FSM_sequential_state[0]_i_2__6_n_0\,
      I1 => \^q\(2),
      I2 => \FSM_sequential_state_reg[0]_0\,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \FSM_sequential_state[0]_i_3__6_n_0\,
      O => \state__1\(0)
    );
\FSM_sequential_state[0]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[6]\,
      I1 => \clk_counter_reg_n_0_[7]\,
      I2 => \clk_counter_reg_n_0_[5]\,
      I3 => \clk_counter_reg_n_0_[8]\,
      I4 => \FSM_sequential_state[0]_i_4__6_n_0\,
      O => \FSM_sequential_state[0]_i_2__6_n_0\
    );
\FSM_sequential_state[0]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \padding_counter_reg_n_0_[6]\,
      I1 => \FSM_sequential_state[1]_i_2__5_n_0\,
      O => \FSM_sequential_state[0]_i_3__6_n_0\
    );
\FSM_sequential_state[0]_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[2]\,
      I1 => \clk_counter_reg_n_0_[3]\,
      I2 => \clk_counter_reg_n_0_[4]\,
      I3 => \clk_counter_reg_n_0_[1]\,
      I4 => \clk_counter_reg_n_0_[0]\,
      I5 => \^q\(0),
      O => \FSM_sequential_state[0]_i_4__6_n_0\
    );
\FSM_sequential_state[1]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55510004"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \FSM_sequential_state[1]_i_2__5_n_0\,
      I3 => \padding_counter_reg_n_0_[6]\,
      I4 => \^q\(1),
      O => \FSM_sequential_state[1]_i_1__6_n_0\
    );
\FSM_sequential_state[1]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \padding_counter_reg_n_0_[5]\,
      I1 => \padding_counter_reg_n_0_[3]\,
      I2 => \padding_counter_reg_n_0_[0]\,
      I3 => \padding_counter_reg_n_0_[1]\,
      I4 => \padding_counter_reg_n_0_[2]\,
      I5 => \padding_counter_reg_n_0_[4]\,
      O => \FSM_sequential_state[1]_i_2__5_n_0\
    );
\FSM_sequential_state[2]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => \FSM_sequential_state[2]_i_1__6_n_0\
    );
\FSM_sequential_state[2]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEF0EE00"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[6]\,
      I1 => \FSM_sequential_state[2]_i_3__6_n_0\,
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \FSM_sequential_state[2]_i_4__6_n_0\,
      O => \state__1\(2)
    );
\FSM_sequential_state[2]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[5]\,
      I1 => \done_cs_hold_counter_reg_n_0_[3]\,
      I2 => \done_cs_hold_counter_reg_n_0_[0]\,
      I3 => \done_cs_hold_counter_reg_n_0_[1]\,
      I4 => \done_cs_hold_counter_reg_n_0_[2]\,
      I5 => \done_cs_hold_counter_reg_n_0_[4]\,
      O => \FSM_sequential_state[2]_i_3__6_n_0\
    );
\FSM_sequential_state[2]_i_4__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_sequential_state[1]_i_2__5_n_0\,
      I2 => \padding_counter_reg_n_0_[6]\,
      O => \FSM_sequential_state[2]_i_4__6_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \FSM_sequential_state[2]_i_1__6_n_0\,
      D => \state__1\(0),
      Q => \^q\(0),
      R => SS(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \FSM_sequential_state[2]_i_1__6_n_0\,
      D => \FSM_sequential_state[1]_i_1__6_n_0\,
      Q => \^q\(1),
      R => SS(0)
    );
\FSM_sequential_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \FSM_sequential_state[2]_i_1__6_n_0\,
      D => \state__1\(2),
      Q => \^q\(2),
      R => SS(0)
    );
\MOSI_i_10__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FFFFFF47FF0000"
    )
        port map (
      I0 => MOSI_reg_0(19),
      I1 => \clk_counter[4]_i_2__6_n_0\,
      I2 => MOSI_reg_0(20),
      I3 => \MOSI_i_18__6_n_0\,
      I4 => \clk_counter[5]_i_2__6_n_0\,
      I5 => \MOSI_i_19__6_n_0\,
      O => \MOSI_i_10__6_n_0\
    );
\MOSI_i_11__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[3]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[2]\,
      O => \MOSI_i_11__6_n_0\
    );
\MOSI_i_12__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => MOSI_reg_0(11),
      I1 => \MOSI_reg_i_7__5_0\,
      I2 => \clk_counter[4]_i_2__6_n_0\,
      I3 => \MOSI_reg_i_7__5_1\,
      I4 => \MOSI_i_18__6_n_0\,
      I5 => \MOSI_reg_i_7__5_2\,
      O => \MOSI_i_12__6_n_0\
    );
\MOSI_i_13__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => MOSI_reg_0(7),
      I1 => MOSI_reg_0(8),
      I2 => \clk_counter[4]_i_2__6_n_0\,
      I3 => MOSI_reg_0(9),
      I4 => \MOSI_i_18__6_n_0\,
      I5 => MOSI_reg_0(10),
      O => \MOSI_i_13__6_n_0\
    );
\MOSI_i_14__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => MOSI_reg_0(3),
      I1 => MOSI_reg_0(4),
      I2 => \clk_counter[4]_i_2__6_n_0\,
      I3 => MOSI_reg_0(5),
      I4 => \MOSI_i_18__6_n_0\,
      I5 => MOSI_reg_0(6),
      O => \MOSI_i_14__6_n_0\
    );
\MOSI_i_15__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => MOSI_reg_0(22),
      I1 => MOSI_reg_0(0),
      I2 => \clk_counter[4]_i_2__6_n_0\,
      I3 => MOSI_reg_0(1),
      I4 => \MOSI_i_18__6_n_0\,
      I5 => MOSI_reg_0(2),
      O => \MOSI_i_15__6_n_0\
    );
\MOSI_i_16__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => MOSI_reg_0(15),
      I1 => MOSI_reg_0(16),
      I2 => \clk_counter[4]_i_2__6_n_0\,
      I3 => MOSI_reg_0(17),
      I4 => \MOSI_i_11__6_n_0\,
      I5 => MOSI_reg_0(18),
      O => \MOSI_i_16__6_n_0\
    );
\MOSI_i_17__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \MOSI_reg_i_9__5_0\,
      I1 => MOSI_reg_0(12),
      I2 => \clk_counter[4]_i_2__6_n_0\,
      I3 => MOSI_reg_0(13),
      I4 => \MOSI_i_11__6_n_0\,
      I5 => MOSI_reg_0(14),
      O => \MOSI_i_17__6_n_0\
    );
\MOSI_i_18__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[2]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => \clk_counter_reg_n_0_[0]\,
      I3 => \clk_counter_reg_n_0_[3]\,
      O => \MOSI_i_18__6_n_0\
    );
\MOSI_i_19__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F700F7F7"
    )
        port map (
      I0 => MOSI_reg_0(20),
      I1 => \MOSI_i_18__6_n_0\,
      I2 => \clk_counter_reg_n_0_[4]\,
      I3 => \clk_counter[4]_i_2__6_n_0\,
      I4 => MOSI_reg_0(21),
      O => \MOSI_i_19__6_n_0\
    );
\MOSI_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBABBAAA88A88AAA"
    )
        port map (
      I0 => \MOSI_i_2__6_n_0\,
      I1 => \MOSI_i_3__6_n_0\,
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \^mosi_h\,
      O => \MOSI_i_1__6_n_0\
    );
\MOSI_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F004040"
    )
        port map (
      I0 => \MOSI_i_4__6_n_0\,
      I1 => \MOSI_i_5__6_n_0\,
      I2 => \^q\(1),
      I3 => MOSI_reg_0(22),
      I4 => \^q\(0),
      I5 => \^q\(2),
      O => \MOSI_i_2__6_n_0\
    );
\MOSI_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \MOSI_i_6__6_n_0\,
      I1 => \^q\(2),
      I2 => \clk_counter_reg_n_0_[2]\,
      I3 => \clk_counter_reg_n_0_[1]\,
      I4 => \clk_counter_reg_n_0_[0]\,
      O => \MOSI_i_3__6_n_0\
    );
\MOSI_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202100252521552"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[7]\,
      I1 => \MOSI_reg_i_7__5_n_0\,
      I2 => \clk_counter_reg_n_0_[6]\,
      I3 => \clk_counter_reg_n_0_[5]\,
      I4 => \clk_counter[8]_i_4__5_n_0\,
      I5 => \MOSI_reg_i_8__5_n_0\,
      O => \MOSI_i_4__6_n_0\
    );
\MOSI_i_5__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"771777D7CCFCFFFF"
    )
        port map (
      I0 => \MOSI_reg_i_9__5_n_0\,
      I1 => \clk_counter_reg_n_0_[6]\,
      I2 => \clk_counter_reg_n_0_[5]\,
      I3 => \clk_counter[8]_i_4__5_n_0\,
      I4 => \MOSI_i_10__6_n_0\,
      I5 => \clk_counter_reg_n_0_[7]\,
      O => \MOSI_i_5__6_n_0\
    );
\MOSI_i_6__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFDFFFDFDFDF"
    )
        port map (
      I0 => \clk_counter[6]_i_2__6_n_0\,
      I1 => \clk_counter[7]_i_2__6_n_0\,
      I2 => \clk_counter[8]_i_3__6_n_0\,
      I3 => \clk_counter[5]_i_2__6_n_0\,
      I4 => \MOSI_i_11__6_n_0\,
      I5 => \clk_counter_reg_n_0_[4]\,
      O => \MOSI_i_6__6_n_0\
    );
MOSI_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \MOSI_i_1__6_n_0\,
      Q => \^mosi_h\,
      R => SS(0)
    );
\MOSI_reg_i_7__5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \MOSI_i_12__6_n_0\,
      I1 => \MOSI_i_13__6_n_0\,
      O => \MOSI_reg_i_7__5_n_0\,
      S => \clk_counter[5]_i_2__6_n_0\
    );
\MOSI_reg_i_8__5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \MOSI_i_14__6_n_0\,
      I1 => \MOSI_i_15__6_n_0\,
      O => \MOSI_reg_i_8__5_n_0\,
      S => \clk_counter[5]_i_2__6_n_0\
    );
\MOSI_reg_i_9__5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \MOSI_i_16__6_n_0\,
      I1 => \MOSI_i_17__6_n_0\,
      O => \MOSI_reg_i_9__5_n_0\,
      S => \clk_counter[5]_i_2__6_n_0\
    );
\clk_counter[0]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(1),
      I1 => \clk_counter_reg_n_0_[0]\,
      O => \clk_counter[0]_i_1__6_n_0\
    );
\clk_counter[1]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[1]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \^q\(1),
      O => \clk_counter[1]_i_1__6_n_0\
    );
\clk_counter[2]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DDD7"
    )
        port map (
      I0 => \^q\(1),
      I1 => \clk_counter_reg_n_0_[2]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[0]\,
      O => \clk_counter[2]_i_1__6_n_0\
    );
\clk_counter[3]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA9FFFF"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[3]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[2]\,
      I4 => \^q\(1),
      O => \clk_counter[3]_i_1__6_n_0\
    );
\clk_counter[4]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(1),
      I1 => \clk_counter[4]_i_2__6_n_0\,
      O => \clk_counter[4]_i_1__6_n_0\
    );
\clk_counter[4]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[4]\,
      I1 => \clk_counter_reg_n_0_[2]\,
      I2 => \clk_counter_reg_n_0_[3]\,
      I3 => \clk_counter_reg_n_0_[0]\,
      I4 => \clk_counter_reg_n_0_[1]\,
      O => \clk_counter[4]_i_2__6_n_0\
    );
\clk_counter[5]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \clk_counter[5]_i_2__6_n_0\,
      I1 => \^q\(1),
      O => \clk_counter[5]_i_1__6_n_0\
    );
\clk_counter[5]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[5]\,
      I1 => \clk_counter_reg_n_0_[4]\,
      I2 => \clk_counter_reg_n_0_[3]\,
      I3 => \clk_counter_reg_n_0_[2]\,
      I4 => \clk_counter_reg_n_0_[0]\,
      I5 => \clk_counter_reg_n_0_[1]\,
      O => \clk_counter[5]_i_2__6_n_0\
    );
\clk_counter[6]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \clk_counter[6]_i_2__6_n_0\,
      O => clk_counter(6)
    );
\clk_counter[6]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[6]\,
      I1 => \clk_counter_reg_n_0_[5]\,
      I2 => \clk_counter[6]_i_3__5_n_0\,
      I3 => \clk_counter_reg_n_0_[2]\,
      I4 => \clk_counter_reg_n_0_[3]\,
      I5 => \clk_counter_reg_n_0_[4]\,
      O => \clk_counter[6]_i_2__6_n_0\
    );
\clk_counter[6]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[0]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      O => \clk_counter[6]_i_3__5_n_0\
    );
\clk_counter[7]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \clk_counter[7]_i_2__6_n_0\,
      I1 => \^q\(1),
      O => \clk_counter[7]_i_1__6_n_0\
    );
\clk_counter[7]_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA9A"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[7]\,
      I1 => \clk_counter_reg_n_0_[6]\,
      I2 => \clk_counter[8]_i_4__5_n_0\,
      I3 => \clk_counter_reg_n_0_[5]\,
      O => \clk_counter[7]_i_2__6_n_0\
    );
\clk_counter[8]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      O => \clk_counter[8]_i_1__6_n_0\
    );
\clk_counter[8]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(1),
      I1 => \clk_counter[8]_i_3__6_n_0\,
      O => \clk_counter[8]_i_2__6_n_0\
    );
\clk_counter[8]_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002FFFD"
    )
        port map (
      I0 => \clk_counter[8]_i_4__5_n_0\,
      I1 => \clk_counter_reg_n_0_[6]\,
      I2 => \clk_counter_reg_n_0_[7]\,
      I3 => \clk_counter_reg_n_0_[5]\,
      I4 => \clk_counter_reg_n_0_[8]\,
      O => \clk_counter[8]_i_3__6_n_0\
    );
\clk_counter[8]_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[1]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[2]\,
      I3 => \clk_counter_reg_n_0_[3]\,
      I4 => \clk_counter_reg_n_0_[4]\,
      O => \clk_counter[8]_i_4__5_n_0\
    );
\clk_counter_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__6_n_0\,
      D => \clk_counter[0]_i_1__6_n_0\,
      Q => \clk_counter_reg_n_0_[0]\,
      S => SS(0)
    );
\clk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__6_n_0\,
      D => \clk_counter[1]_i_1__6_n_0\,
      Q => \clk_counter_reg_n_0_[1]\,
      R => SS(0)
    );
\clk_counter_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__6_n_0\,
      D => \clk_counter[2]_i_1__6_n_0\,
      Q => \clk_counter_reg_n_0_[2]\,
      S => SS(0)
    );
\clk_counter_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__6_n_0\,
      D => \clk_counter[3]_i_1__6_n_0\,
      Q => \clk_counter_reg_n_0_[3]\,
      S => SS(0)
    );
\clk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__6_n_0\,
      D => \clk_counter[4]_i_1__6_n_0\,
      Q => \clk_counter_reg_n_0_[4]\,
      S => SS(0)
    );
\clk_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__6_n_0\,
      D => \clk_counter[5]_i_1__6_n_0\,
      Q => \clk_counter_reg_n_0_[5]\,
      R => SS(0)
    );
\clk_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__6_n_0\,
      D => clk_counter(6),
      Q => \clk_counter_reg_n_0_[6]\,
      R => SS(0)
    );
\clk_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__6_n_0\,
      D => \clk_counter[7]_i_1__6_n_0\,
      Q => \clk_counter_reg_n_0_[7]\,
      R => SS(0)
    );
\clk_counter_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__6_n_0\,
      D => \clk_counter[8]_i_2__6_n_0\,
      Q => \clk_counter_reg_n_0_[8]\,
      S => SS(0)
    );
\data_out[16]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__6_n_0\,
      I2 => \data_out[24]_i_2__6_n_0\,
      I3 => \data_out[23]_i_2__6_n_0\,
      I4 => \^q\(0),
      I5 => \^data_out_h\(0),
      O => \data_out[16]_i_1__6_n_0\
    );
\data_out[17]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__6_n_0\,
      I2 => \data_out[25]_i_2__6_n_0\,
      I3 => \data_out[23]_i_2__6_n_0\,
      I4 => \^q\(0),
      I5 => \^data_out_h\(1),
      O => \data_out[17]_i_1__6_n_0\
    );
\data_out[18]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__6_n_0\,
      I2 => \data_out[26]_i_2__6_n_0\,
      I3 => \data_out[23]_i_2__6_n_0\,
      I4 => \^q\(0),
      I5 => \^data_out_h\(2),
      O => \data_out[18]_i_1__6_n_0\
    );
\data_out[19]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__6_n_0\,
      I2 => \data_out[27]_i_2__6_n_0\,
      I3 => \data_out[23]_i_2__6_n_0\,
      I4 => \^q\(0),
      I5 => \^data_out_h\(3),
      O => \data_out[19]_i_1__6_n_0\
    );
\data_out[20]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__6_n_0\,
      I2 => \data_out[28]_i_2__6_n_0\,
      I3 => \data_out[23]_i_2__6_n_0\,
      I4 => \^q\(0),
      I5 => \^data_out_h\(4),
      O => \data_out[20]_i_1__6_n_0\
    );
\data_out[21]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__6_n_0\,
      I2 => \data_out[29]_i_2__6_n_0\,
      I3 => \data_out[23]_i_2__6_n_0\,
      I4 => \^q\(0),
      I5 => \^data_out_h\(5),
      O => \data_out[21]_i_1__6_n_0\
    );
\data_out[22]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__6_n_0\,
      I2 => \data_out[30]_i_2__6_n_0\,
      I3 => \data_out[23]_i_2__6_n_0\,
      I4 => \^q\(0),
      I5 => \^data_out_h\(6),
      O => \data_out[22]_i_1__6_n_0\
    );
\data_out[23]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__6_n_0\,
      I2 => \data_out[31]_i_4__6_n_0\,
      I3 => \data_out[23]_i_2__6_n_0\,
      I4 => \^q\(0),
      I5 => \^data_out_h\(7),
      O => \data_out[23]_i_1__6_n_0\
    );
\data_out[23]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__6_n_13\,
      I1 => \data_out[31]_i_9__6_n_0\,
      O => \data_out[23]_i_2__6_n_0\
    );
\data_out[24]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__6_n_0\,
      I2 => \data_out[31]_i_5__6_n_0\,
      I3 => \data_out[24]_i_2__6_n_0\,
      I4 => \^q\(0),
      I5 => \^data_out_h\(8),
      O => \data_out[24]_i_1__6_n_0\
    );
\data_out[24]_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^q\(1),
      I1 => \data_out_reg[31]_i_7__6_n_15\,
      I2 => data_out10(0),
      I3 => \data_out[27]_i_3__6_n_0\,
      O => \data_out[24]_i_2__6_n_0\
    );
\data_out[25]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__6_n_0\,
      I2 => \data_out[31]_i_5__6_n_0\,
      I3 => \data_out[25]_i_2__6_n_0\,
      I4 => \^q\(0),
      I5 => \^data_out_h\(9),
      O => \data_out[25]_i_1__6_n_0\
    );
\data_out[25]_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => data_out10(0),
      I1 => \^q\(1),
      I2 => \data_out_reg[31]_i_7__6_n_15\,
      I3 => \data_out[27]_i_3__6_n_0\,
      O => \data_out[25]_i_2__6_n_0\
    );
\data_out[26]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__6_n_0\,
      I2 => \data_out[31]_i_5__6_n_0\,
      I3 => \data_out[26]_i_2__6_n_0\,
      I4 => \^q\(0),
      I5 => \^data_out_h\(10),
      O => \data_out[26]_i_1__6_n_0\
    );
\data_out[26]_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^q\(1),
      I1 => data_out10(0),
      I2 => \data_out_reg[31]_i_7__6_n_15\,
      I3 => \data_out[27]_i_3__6_n_0\,
      O => \data_out[26]_i_2__6_n_0\
    );
\data_out[27]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__6_n_0\,
      I2 => \data_out[31]_i_5__6_n_0\,
      I3 => \data_out[27]_i_2__6_n_0\,
      I4 => \^q\(0),
      I5 => \^data_out_h\(11),
      O => \data_out[27]_i_1__6_n_0\
    );
\data_out[27]_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => data_out10(0),
      I1 => \^q\(1),
      I2 => \data_out_reg[31]_i_7__6_n_15\,
      I3 => \data_out[27]_i_3__6_n_0\,
      O => \data_out[27]_i_2__6_n_0\
    );
\data_out[27]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__6_n_14\,
      I1 => \data_out_reg[31]_i_6__5_n_13\,
      I2 => data_out2,
      I3 => \data_out_reg[31]_i_6__5_n_15\,
      I4 => \data_out_reg[31]_i_6__5_n_14\,
      I5 => data_out3,
      O => \data_out[27]_i_3__6_n_0\
    );
\data_out[28]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__6_n_0\,
      I2 => \data_out[31]_i_5__6_n_0\,
      I3 => \data_out[28]_i_2__6_n_0\,
      I4 => \^q\(0),
      I5 => \^data_out_h\(12),
      O => \data_out[28]_i_1__6_n_0\
    );
\data_out[28]_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \data_out[31]_i_8__5_n_0\,
      I1 => \^q\(1),
      I2 => \data_out_reg[31]_i_7__6_n_15\,
      I3 => data_out10(0),
      O => \data_out[28]_i_2__6_n_0\
    );
\data_out[29]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__6_n_0\,
      I2 => \data_out[31]_i_5__6_n_0\,
      I3 => \data_out[29]_i_2__6_n_0\,
      I4 => \^q\(0),
      I5 => \^data_out_h\(13),
      O => \data_out[29]_i_1__6_n_0\
    );
\data_out[29]_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \data_out[31]_i_8__5_n_0\,
      I1 => data_out10(0),
      I2 => \^q\(1),
      I3 => \data_out_reg[31]_i_7__6_n_15\,
      O => \data_out[29]_i_2__6_n_0\
    );
\data_out[30]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__6_n_0\,
      I2 => \data_out[31]_i_5__6_n_0\,
      I3 => \data_out[30]_i_2__6_n_0\,
      I4 => \^q\(0),
      I5 => \^data_out_h\(14),
      O => \data_out[30]_i_1__6_n_0\
    );
\data_out[30]_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \data_out[31]_i_8__5_n_0\,
      I1 => \^q\(1),
      I2 => data_out10(0),
      I3 => \data_out_reg[31]_i_7__6_n_15\,
      O => \data_out[30]_i_2__6_n_0\
    );
\data_out[31]_i_100__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__5_n_5\,
      O => \data_out[31]_i_100__6_n_0\
    );
\data_out[31]_i_101__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__5_n_5\,
      O => \data_out[31]_i_101__6_n_0\
    );
\data_out[31]_i_102__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__5_n_5\,
      O => data_out10(28)
    );
\data_out[31]_i_103__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__5_n_5\,
      O => \data_out[31]_i_103__6_n_0\
    );
\data_out[31]_i_104__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__5_n_5\,
      O => \data_out[31]_i_104__6_n_0\
    );
\data_out[31]_i_105__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__5_n_5\,
      O => \data_out[31]_i_105__6_n_0\
    );
\data_out[31]_i_106__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => oversample_offset_H(3),
      I1 => oversample_offset_H(1),
      I2 => oversample_offset_H(0),
      I3 => oversample_offset_H(2),
      O => \data_out[31]_i_106__6_n_0\
    );
\data_out[31]_i_107__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[2]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => \clk_counter_reg_n_0_[0]\,
      O => \data_out[31]_i_107__6_n_0\
    );
\data_out[31]_i_10__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => oversample_offset_H(6),
      I1 => \clk_counter[6]_i_2__6_n_0\,
      O => \data_out[31]_i_10__5_n_0\
    );
\data_out[31]_i_11__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => oversample_offset_H(5),
      I1 => \clk_counter[5]_i_2__6_n_0\,
      O => \data_out[31]_i_11__5_n_0\
    );
\data_out[31]_i_12__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => oversample_offset_H(5),
      I1 => \clk_counter[5]_i_2__6_n_0\,
      O => \data_out[31]_i_12__6_n_0\
    );
\data_out[31]_i_13__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888882"
    )
        port map (
      I0 => oversample_offset_H(3),
      I1 => \clk_counter_reg_n_0_[3]\,
      I2 => \clk_counter_reg_n_0_[0]\,
      I3 => \clk_counter_reg_n_0_[1]\,
      I4 => \clk_counter_reg_n_0_[2]\,
      O => \data_out[31]_i_13__6_n_0\
    );
\data_out[31]_i_14__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[0]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => \clk_counter_reg_n_0_[2]\,
      O => \data_out[31]_i_14__5_n_0\
    );
\data_out[31]_i_15__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[0]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      O => \data_out[31]_i_15__6_n_0\
    );
\data_out[31]_i_16__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[0]\,
      O => \data_out[31]_i_16__6_n_0\
    );
\data_out[31]_i_17__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \data_out[31]_i_10__5_n_0\,
      I1 => \clk_counter[7]_i_2__6_n_0\,
      I2 => oversample_offset_H(7),
      O => \data_out[31]_i_17__6_n_0\
    );
\data_out[31]_i_18__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => oversample_offset_H(6),
      I1 => \clk_counter[6]_i_2__6_n_0\,
      I2 => \data_out[31]_i_11__5_n_0\,
      O => \data_out[31]_i_18__6_n_0\
    );
\data_out[31]_i_19__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9699"
    )
        port map (
      I0 => oversample_offset_H(5),
      I1 => \clk_counter[5]_i_2__6_n_0\,
      I2 => \clk_counter[4]_i_2__6_n_0\,
      I3 => oversample_offset_H(4),
      O => \data_out[31]_i_19__6_n_0\
    );
\data_out[31]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__6_n_0\,
      I2 => \data_out[31]_i_4__6_n_0\,
      I3 => \data_out[31]_i_5__6_n_0\,
      I4 => \^q\(0),
      I5 => \^data_out_h\(15),
      O => \data_out[31]_i_1__6_n_0\
    );
\data_out[31]_i_20__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \data_out[31]_i_13__6_n_0\,
      I1 => \clk_counter[4]_i_2__6_n_0\,
      I2 => oversample_offset_H(4),
      O => \data_out[31]_i_20__6_n_0\
    );
\data_out[31]_i_21__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA955565556AAA9"
    )
        port map (
      I0 => oversample_offset_H(2),
      I1 => \clk_counter_reg_n_0_[2]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[0]\,
      I4 => \clk_counter_reg_n_0_[3]\,
      I5 => oversample_offset_H(3),
      O => \data_out[31]_i_21__6_n_0\
    );
\data_out[31]_i_22__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A956"
    )
        port map (
      I0 => oversample_offset_H(2),
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[2]\,
      O => \data_out[31]_i_22__6_n_0\
    );
\data_out[31]_i_23__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[1]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => oversample_offset_H(1),
      O => \data_out[31]_i_23__5_n_0\
    );
\data_out[31]_i_24__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => oversample_offset_H(0),
      I1 => \clk_counter_reg_n_0_[0]\,
      O => \data_out[31]_i_24__6_n_0\
    );
\data_out[31]_i_25__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__5_n_5\,
      O => \data_out[31]_i_25__6_n_0\
    );
\data_out[31]_i_26__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__5_n_5\,
      O => \data_out[31]_i_26__6_n_0\
    );
\data_out[31]_i_28__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(6),
      O => \data_out[31]_i_28__6_n_0\
    );
\data_out[31]_i_29__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(5),
      O => \data_out[31]_i_29__6_n_0\
    );
\data_out[31]_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => MISO_H,
      I1 => \^q\(2),
      I2 => \^q\(1),
      O => data_out1_in(31)
    );
\data_out[31]_i_30__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(4),
      O => \data_out[31]_i_30__6_n_0\
    );
\data_out[31]_i_31__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(3),
      O => \data_out[31]_i_31__6_n_0\
    );
\data_out[31]_i_32__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(2),
      O => \data_out[31]_i_32__6_n_0\
    );
\data_out[31]_i_33__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(1),
      O => \data_out[31]_i_33__5_n_0\
    );
\data_out[31]_i_36__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__6_n_11\,
      I1 => \data_out_reg[31]_i_65__6_n_11\,
      I2 => \data_out_reg[31]_i_66__6_n_15\,
      I3 => \data_out_reg[31]_i_66__6_n_10\,
      O => \data_out[31]_i_36__6_n_0\
    );
\data_out[31]_i_37__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \data_out_reg[31]_i_65__6_n_13\,
      I1 => \data_out_reg[31]_i_65__6_n_10\,
      I2 => \data_out_reg[31]_i_67__6_n_3\,
      I3 => \data_out_reg[31]_i_7__6_n_8\,
      O => \data_out[31]_i_37__6_n_0\
    );
\data_out[31]_i_38__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \data_out_reg[31]_i_67__6_n_13\,
      I1 => \data_out_reg[31]_i_67__6_n_12\,
      I2 => \data_out_reg[31]_i_7__6_n_12\,
      I3 => \data_out_reg[31]_i_66__6_n_8\,
      O => \data_out[31]_i_38__6_n_0\
    );
\data_out[31]_i_39__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__6_n_9\,
      I1 => \data_out_reg[31]_i_67__6_n_14\,
      I2 => \data_out_reg[31]_i_7__6_n_10\,
      I3 => \data_out_reg[31]_i_65__6_n_14\,
      O => \data_out[31]_i_39__6_n_0\
    );
\data_out[31]_i_3__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \data_out[31]_i_3__6_n_0\
    );
\data_out[31]_i_40__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \data_out_reg[31]_i_66__6_n_13\,
      I1 => \data_out_reg[31]_i_66__6_n_11\,
      I2 => \data_out_reg[31]_i_65__6_n_9\,
      I3 => \data_out_reg[31]_i_67__6_n_15\,
      O => \data_out[31]_i_40__6_n_0\
    );
\data_out[31]_i_41__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \data_out_reg[31]_i_65__6_n_15\,
      I1 => \data_out_reg[31]_i_66__6_n_9\,
      I2 => \data_out_reg[31]_i_66__6_n_12\,
      I3 => \data_out_reg[31]_i_65__6_n_12\,
      I4 => \data_out_reg[31]_i_66__6_n_14\,
      I5 => \data_out_reg[31]_i_65__6_n_8\,
      O => \data_out[31]_i_41__6_n_0\
    );
\data_out[31]_i_42__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_counter[8]_i_3__6_n_0\,
      O => \data_out[31]_i_42__5_n_0\
    );
\data_out[31]_i_43__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => oversample_offset_H(7),
      I1 => \clk_counter[7]_i_2__6_n_0\,
      O => \data_out[31]_i_43__6_n_0\
    );
\data_out[31]_i_44__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002FFFD"
    )
        port map (
      I0 => \clk_counter[8]_i_4__5_n_0\,
      I1 => \clk_counter_reg_n_0_[6]\,
      I2 => \clk_counter_reg_n_0_[7]\,
      I3 => \clk_counter_reg_n_0_[5]\,
      I4 => \clk_counter_reg_n_0_[8]\,
      O => \data_out[31]_i_44__6_n_0\
    );
\data_out[31]_i_45__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \clk_counter[7]_i_2__6_n_0\,
      I1 => oversample_offset_H(7),
      I2 => \clk_counter[8]_i_3__6_n_0\,
      O => \data_out[31]_i_45__6_n_0\
    );
\data_out[31]_i_46__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => oversample_offset_H(7),
      I1 => \data_out[31]_i_68__5_n_0\,
      I2 => \clk_counter[8]_i_3__6_n_0\,
      O => \data_out[31]_i_46__6_n_0\
    );
\data_out[31]_i_47__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"157C0154"
    )
        port map (
      I0 => \clk_counter[7]_i_2__6_n_0\,
      I1 => oversample_offset_H(6),
      I2 => \data_out[31]_i_69__6_n_0\,
      I3 => oversample_offset_H(7),
      I4 => \clk_counter[6]_i_2__6_n_0\,
      O => \data_out[31]_i_47__6_n_0\
    );
\data_out[31]_i_48__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"751C5104"
    )
        port map (
      I0 => \clk_counter[5]_i_2__6_n_0\,
      I1 => oversample_offset_H(4),
      I2 => \data_out[31]_i_70__6_n_0\,
      I3 => oversample_offset_H(5),
      I4 => \clk_counter[4]_i_2__6_n_0\,
      O => \data_out[31]_i_48__6_n_0\
    );
\data_out[31]_i_49__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E000006061E1E7E"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[2]\,
      I1 => \clk_counter[6]_i_3__5_n_0\,
      I2 => \clk_counter_reg_n_0_[3]\,
      I3 => oversample_offset_H(1),
      I4 => oversample_offset_H(2),
      I5 => oversample_offset_H(3),
      O => \data_out[31]_i_49__6_n_0\
    );
\data_out[31]_i_4__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => data_out10(0),
      I1 => \^q\(1),
      I2 => \data_out_reg[31]_i_7__6_n_15\,
      I3 => \data_out[31]_i_8__5_n_0\,
      O => \data_out[31]_i_4__6_n_0\
    );
\data_out[31]_i_50__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7C04"
    )
        port map (
      I0 => oversample_offset_H(0),
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => oversample_offset_H(1),
      O => \data_out[31]_i_50__6_n_0\
    );
\data_out[31]_i_51__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \clk_counter[8]_i_3__6_n_0\,
      I1 => oversample_offset_H(7),
      I2 => \data_out[31]_i_68__5_n_0\,
      O => \data_out[31]_i_51__6_n_0\
    );
\data_out[31]_i_52__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60090660"
    )
        port map (
      I0 => oversample_offset_H(7),
      I1 => \clk_counter[7]_i_2__6_n_0\,
      I2 => oversample_offset_H(6),
      I3 => \data_out[31]_i_69__6_n_0\,
      I4 => \clk_counter[6]_i_2__6_n_0\,
      O => \data_out[31]_i_52__6_n_0\
    );
\data_out[31]_i_53__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888882222222"
    )
        port map (
      I0 => \data_out[31]_i_71__6_n_0\,
      I1 => oversample_offset_H(4),
      I2 => oversample_offset_H(3),
      I3 => oversample_offset_H(1),
      I4 => oversample_offset_H(2),
      I5 => \clk_counter[4]_i_2__6_n_0\,
      O => \data_out[31]_i_53__6_n_0\
    );
\data_out[31]_i_54__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9006066006606009"
    )
        port map (
      I0 => oversample_offset_H(3),
      I1 => \clk_counter_reg_n_0_[3]\,
      I2 => oversample_offset_H(1),
      I3 => oversample_offset_H(2),
      I4 => \clk_counter_reg_n_0_[2]\,
      I5 => \clk_counter[6]_i_3__5_n_0\,
      O => \data_out[31]_i_54__6_n_0\
    );
\data_out[31]_i_55__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9006"
    )
        port map (
      I0 => oversample_offset_H(1),
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => oversample_offset_H(0),
      I3 => \clk_counter_reg_n_0_[0]\,
      O => \data_out[31]_i_55__6_n_0\
    );
\data_out[31]_i_57__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__6_n_0\,
      I1 => oversample_offset_H(6),
      I2 => oversample_offset_H(7),
      O => \data_out[31]_i_57__6_n_0\
    );
\data_out[31]_i_58__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__6_n_0\,
      I1 => oversample_offset_H(6),
      I2 => oversample_offset_H(7),
      O => \data_out[31]_i_58__6_n_0\
    );
\data_out[31]_i_59__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__6_n_0\,
      I1 => oversample_offset_H(6),
      I2 => oversample_offset_H(7),
      O => \data_out[31]_i_59__6_n_0\
    );
\data_out[31]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__6_n_13\,
      I1 => \data_out[31]_i_9__6_n_0\,
      O => \data_out[31]_i_5__6_n_0\
    );
\data_out[31]_i_60__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__6_n_0\,
      I1 => oversample_offset_H(6),
      I2 => oversample_offset_H(7),
      O => \data_out[31]_i_60__5_n_0\
    );
\data_out[31]_i_61__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__6_n_0\,
      I1 => oversample_offset_H(6),
      I2 => oversample_offset_H(7),
      O => \data_out[31]_i_61__6_n_0\
    );
\data_out[31]_i_62__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__6_n_0\,
      I1 => oversample_offset_H(6),
      I2 => oversample_offset_H(7),
      O => \data_out[31]_i_62__6_n_0\
    );
\data_out[31]_i_63__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__6_n_0\,
      I1 => oversample_offset_H(6),
      I2 => oversample_offset_H(7),
      O => \data_out[31]_i_63__6_n_0\
    );
\data_out[31]_i_64__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__6_n_0\,
      I1 => oversample_offset_H(6),
      I2 => oversample_offset_H(7),
      O => \data_out[31]_i_64__6_n_0\
    );
\data_out[31]_i_68__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000015555555"
    )
        port map (
      I0 => oversample_offset_H(6),
      I1 => oversample_offset_H(4),
      I2 => oversample_offset_H(3),
      I3 => oversample_offset_H(1),
      I4 => oversample_offset_H(2),
      I5 => oversample_offset_H(5),
      O => \data_out[31]_i_68__5_n_0\
    );
\data_out[31]_i_69__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => oversample_offset_H(5),
      I1 => oversample_offset_H(2),
      I2 => oversample_offset_H(1),
      I3 => oversample_offset_H(3),
      I4 => oversample_offset_H(4),
      O => \data_out[31]_i_69__6_n_0\
    );
\data_out[31]_i_70__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => oversample_offset_H(2),
      I1 => oversample_offset_H(1),
      I2 => oversample_offset_H(3),
      O => \data_out[31]_i_70__6_n_0\
    );
\data_out[31]_i_71__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA95555555"
    )
        port map (
      I0 => \clk_counter[5]_i_2__6_n_0\,
      I1 => oversample_offset_H(4),
      I2 => oversample_offset_H(3),
      I3 => oversample_offset_H(1),
      I4 => oversample_offset_H(2),
      I5 => oversample_offset_H(5),
      O => \data_out[31]_i_71__6_n_0\
    );
\data_out[31]_i_72__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \data_out[31]_i_85__6_n_0\,
      I1 => oversample_offset_H(6),
      I2 => oversample_offset_H(7),
      I3 => \clk_counter[8]_i_3__6_n_0\,
      O => \data_out[31]_i_72__6_n_0\
    );
\data_out[31]_i_73__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A802EA83"
    )
        port map (
      I0 => \clk_counter[7]_i_2__6_n_0\,
      I1 => oversample_offset_H(6),
      I2 => \data_out[31]_i_85__6_n_0\,
      I3 => oversample_offset_H(7),
      I4 => \clk_counter[6]_i_2__6_n_0\,
      O => \data_out[31]_i_73__6_n_0\
    );
\data_out[31]_i_74__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A883EA"
    )
        port map (
      I0 => \clk_counter[5]_i_2__6_n_0\,
      I1 => oversample_offset_H(4),
      I2 => \data_out[31]_i_106__6_n_0\,
      I3 => oversample_offset_H(5),
      I4 => \clk_counter[4]_i_2__6_n_0\,
      O => \data_out[31]_i_74__6_n_0\
    );
\data_out[31]_i_75__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA80002EEEA8883"
    )
        port map (
      I0 => \MOSI_i_11__6_n_0\,
      I1 => oversample_offset_H(2),
      I2 => oversample_offset_H(0),
      I3 => oversample_offset_H(1),
      I4 => oversample_offset_H(3),
      I5 => \data_out[31]_i_107__6_n_0\,
      O => \data_out[31]_i_75__6_n_0\
    );
\data_out[31]_i_76__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8247"
    )
        port map (
      I0 => oversample_offset_H(1),
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => \clk_counter_reg_n_0_[0]\,
      I3 => oversample_offset_H(0),
      O => \data_out[31]_i_76__5_n_0\
    );
\data_out[31]_i_77__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__6_n_0\,
      I1 => oversample_offset_H(6),
      I2 => oversample_offset_H(7),
      O => \data_out[31]_i_77__6_n_0\
    );
\data_out[31]_i_78__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__6_n_0\,
      I1 => oversample_offset_H(6),
      I2 => oversample_offset_H(7),
      O => \data_out[31]_i_78__6_n_0\
    );
\data_out[31]_i_79__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__6_n_0\,
      I1 => oversample_offset_H(6),
      I2 => oversample_offset_H(7),
      O => \data_out[31]_i_79__6_n_0\
    );
\data_out[31]_i_80__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \data_out[31]_i_85__6_n_0\,
      I1 => oversample_offset_H(6),
      I2 => oversample_offset_H(7),
      I3 => \clk_counter[8]_i_3__6_n_0\,
      O => \data_out[31]_i_80__6_n_0\
    );
\data_out[31]_i_81__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60090660"
    )
        port map (
      I0 => oversample_offset_H(7),
      I1 => \clk_counter[7]_i_2__6_n_0\,
      I2 => oversample_offset_H(6),
      I3 => \data_out[31]_i_85__6_n_0\,
      I4 => \clk_counter[6]_i_2__6_n_0\,
      O => \data_out[31]_i_81__6_n_0\
    );
\data_out[31]_i_82__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90060990"
    )
        port map (
      I0 => oversample_offset_H(5),
      I1 => \clk_counter[5]_i_2__6_n_0\,
      I2 => oversample_offset_H(4),
      I3 => \data_out[31]_i_106__6_n_0\,
      I4 => \clk_counter[4]_i_2__6_n_0\,
      O => \data_out[31]_i_82__5_n_0\
    );
\data_out[31]_i_83__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9090900609090990"
    )
        port map (
      I0 => oversample_offset_H(3),
      I1 => \MOSI_i_18__6_n_0\,
      I2 => oversample_offset_H(2),
      I3 => oversample_offset_H(0),
      I4 => oversample_offset_H(1),
      I5 => \data_out[31]_i_107__6_n_0\,
      O => \data_out[31]_i_83__6_n_0\
    );
\data_out[31]_i_84__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2814"
    )
        port map (
      I0 => oversample_offset_H(1),
      I1 => oversample_offset_H(0),
      I2 => \clk_counter_reg_n_0_[0]\,
      I3 => \clk_counter_reg_n_0_[1]\,
      O => \data_out[31]_i_84__5_n_0\
    );
\data_out[31]_i_85__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => oversample_offset_H(5),
      I1 => oversample_offset_H(3),
      I2 => oversample_offset_H(1),
      I3 => oversample_offset_H(0),
      I4 => oversample_offset_H(2),
      I5 => oversample_offset_H(4),
      O => \data_out[31]_i_85__6_n_0\
    );
\data_out[31]_i_86__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__5_n_5\,
      O => \data_out[31]_i_86__5_n_0\
    );
\data_out[31]_i_87__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__5_n_5\,
      O => \data_out[31]_i_87__6_n_0\
    );
\data_out[31]_i_88__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__5_n_5\,
      O => \data_out[31]_i_88__6_n_0\
    );
\data_out[31]_i_89__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__5_n_5\,
      O => \data_out[31]_i_89__6_n_0\
    );
\data_out[31]_i_8__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__6_n_14\,
      I1 => \data_out_reg[31]_i_6__5_n_13\,
      I2 => data_out2,
      I3 => \data_out_reg[31]_i_6__5_n_15\,
      I4 => \data_out_reg[31]_i_6__5_n_14\,
      I5 => data_out3,
      O => \data_out[31]_i_8__5_n_0\
    );
\data_out[31]_i_90__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__5_n_5\,
      O => \data_out[31]_i_90__6_n_0\
    );
\data_out[31]_i_91__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__5_n_5\,
      O => \data_out[31]_i_91__6_n_0\
    );
\data_out[31]_i_92__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__5_n_5\,
      O => \data_out[31]_i_92__6_n_0\
    );
\data_out[31]_i_93__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__5_n_5\,
      O => \data_out[31]_i_93__6_n_0\
    );
\data_out[31]_i_94__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__5_n_5\,
      O => \data_out[31]_i_94__6_n_0\
    );
\data_out[31]_i_95__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__5_n_5\,
      O => \data_out[31]_i_95__6_n_0\
    );
\data_out[31]_i_96__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__5_n_5\,
      O => \data_out[31]_i_96__6_n_0\
    );
\data_out[31]_i_97__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__5_n_5\,
      O => \data_out[31]_i_97__6_n_0\
    );
\data_out[31]_i_98__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__5_n_5\,
      O => \data_out[31]_i_98__6_n_0\
    );
\data_out[31]_i_99__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__5_n_5\,
      O => \data_out[31]_i_99__6_n_0\
    );
\data_out[31]_i_9__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \data_out[31]_i_36__6_n_0\,
      I1 => \data_out[31]_i_37__6_n_0\,
      I2 => \data_out[31]_i_38__6_n_0\,
      I3 => \data_out[31]_i_39__6_n_0\,
      I4 => \data_out[31]_i_40__6_n_0\,
      I5 => \data_out[31]_i_41__6_n_0\,
      O => \data_out[31]_i_9__6_n_0\
    );
\data_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[16]_i_1__6_n_0\,
      Q => \^data_out_h\(0),
      R => SS(0)
    );
\data_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[17]_i_1__6_n_0\,
      Q => \^data_out_h\(1),
      R => SS(0)
    );
\data_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[18]_i_1__6_n_0\,
      Q => \^data_out_h\(2),
      R => SS(0)
    );
\data_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[19]_i_1__6_n_0\,
      Q => \^data_out_h\(3),
      R => SS(0)
    );
\data_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[20]_i_1__6_n_0\,
      Q => \^data_out_h\(4),
      R => SS(0)
    );
\data_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[21]_i_1__6_n_0\,
      Q => \^data_out_h\(5),
      R => SS(0)
    );
\data_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[22]_i_1__6_n_0\,
      Q => \^data_out_h\(6),
      R => SS(0)
    );
\data_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[23]_i_1__6_n_0\,
      Q => \^data_out_h\(7),
      R => SS(0)
    );
\data_out_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[24]_i_1__6_n_0\,
      Q => \^data_out_h\(8),
      R => SS(0)
    );
\data_out_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[25]_i_1__6_n_0\,
      Q => \^data_out_h\(9),
      R => SS(0)
    );
\data_out_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[26]_i_1__6_n_0\,
      Q => \^data_out_h\(10),
      R => SS(0)
    );
\data_out_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[27]_i_1__6_n_0\,
      Q => \^data_out_h\(11),
      R => SS(0)
    );
\data_out_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[28]_i_1__6_n_0\,
      Q => \^data_out_h\(12),
      R => SS(0)
    );
\data_out_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[29]_i_1__6_n_0\,
      Q => \^data_out_h\(13),
      R => SS(0)
    );
\data_out_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[30]_i_1__6_n_0\,
      Q => \^data_out_h\(14),
      R => SS(0)
    );
\data_out_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[31]_i_1__6_n_0\,
      Q => \^data_out_h\(15),
      R => SS(0)
    );
\data_out_reg[31]_i_27__5\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_6__5_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_data_out_reg[31]_i_27__5_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \data_out_reg[31]_i_27__5_n_5\,
      CO(1) => \NLW_data_out_reg[31]_i_27__5_CO_UNCONNECTED\(1),
      CO(0) => \data_out_reg[31]_i_27__5_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1) => \data_out[31]_i_42__5_n_0\,
      DI(0) => \data_out[31]_i_43__6_n_0\,
      O(7 downto 2) => \NLW_data_out_reg[31]_i_27__5_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => data_out10(6 downto 5),
      S(7 downto 2) => B"000001",
      S(1) => \data_out[31]_i_44__6_n_0\,
      S(0) => \data_out[31]_i_45__6_n_0\
    );
\data_out_reg[31]_i_34__5\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_data_out_reg[31]_i_34__5_CO_UNCONNECTED\(7 downto 5),
      CO(4) => data_out2,
      CO(3) => \data_out_reg[31]_i_34__5_n_4\,
      CO(2) => \data_out_reg[31]_i_34__5_n_5\,
      CO(1) => \data_out_reg[31]_i_34__5_n_6\,
      CO(0) => \data_out_reg[31]_i_34__5_n_7\,
      DI(7 downto 5) => B"000",
      DI(4) => \data_out[31]_i_46__6_n_0\,
      DI(3) => \data_out[31]_i_47__6_n_0\,
      DI(2) => \data_out[31]_i_48__6_n_0\,
      DI(1) => \data_out[31]_i_49__6_n_0\,
      DI(0) => \data_out[31]_i_50__6_n_0\,
      O(7 downto 0) => \NLW_data_out_reg[31]_i_34__5_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => \data_out[31]_i_51__6_n_0\,
      S(3) => \data_out[31]_i_52__6_n_0\,
      S(2) => \data_out[31]_i_53__6_n_0\,
      S(1) => \data_out[31]_i_54__6_n_0\,
      S(0) => \data_out[31]_i_55__6_n_0\
    );
\data_out_reg[31]_i_35__5\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_56__5_n_0\,
      CI_TOP => '0',
      CO(7) => data_out3,
      CO(6) => \data_out_reg[31]_i_35__5_n_1\,
      CO(5) => \data_out_reg[31]_i_35__5_n_2\,
      CO(4) => \data_out_reg[31]_i_35__5_n_3\,
      CO(3) => \data_out_reg[31]_i_35__5_n_4\,
      CO(2) => \data_out_reg[31]_i_35__5_n_5\,
      CO(1) => \data_out_reg[31]_i_35__5_n_6\,
      CO(0) => \data_out_reg[31]_i_35__5_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_data_out_reg[31]_i_35__5_O_UNCONNECTED\(7 downto 0),
      S(7) => \data_out[31]_i_57__6_n_0\,
      S(6) => \data_out[31]_i_58__6_n_0\,
      S(5) => \data_out[31]_i_59__6_n_0\,
      S(4) => \data_out[31]_i_60__5_n_0\,
      S(3) => \data_out[31]_i_61__6_n_0\,
      S(2) => \data_out[31]_i_62__6_n_0\,
      S(1) => \data_out[31]_i_63__6_n_0\,
      S(0) => \data_out[31]_i_64__6_n_0\
    );
\data_out_reg[31]_i_56__5\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_56__5_n_0\,
      CO(6) => \data_out_reg[31]_i_56__5_n_1\,
      CO(5) => \data_out_reg[31]_i_56__5_n_2\,
      CO(4) => \data_out_reg[31]_i_56__5_n_3\,
      CO(3) => \data_out_reg[31]_i_56__5_n_4\,
      CO(2) => \data_out_reg[31]_i_56__5_n_5\,
      CO(1) => \data_out_reg[31]_i_56__5_n_6\,
      CO(0) => \data_out_reg[31]_i_56__5_n_7\,
      DI(7 downto 5) => B"000",
      DI(4) => \data_out[31]_i_72__6_n_0\,
      DI(3) => \data_out[31]_i_73__6_n_0\,
      DI(2) => \data_out[31]_i_74__6_n_0\,
      DI(1) => \data_out[31]_i_75__6_n_0\,
      DI(0) => \data_out[31]_i_76__5_n_0\,
      O(7 downto 0) => \NLW_data_out_reg[31]_i_56__5_O_UNCONNECTED\(7 downto 0),
      S(7) => \data_out[31]_i_77__6_n_0\,
      S(6) => \data_out[31]_i_78__6_n_0\,
      S(5) => \data_out[31]_i_79__6_n_0\,
      S(4) => \data_out[31]_i_80__6_n_0\,
      S(3) => \data_out[31]_i_81__6_n_0\,
      S(2) => \data_out[31]_i_82__5_n_0\,
      S(1) => \data_out[31]_i_83__6_n_0\,
      S(0) => \data_out[31]_i_84__5_n_0\
    );
\data_out_reg[31]_i_65__6\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_7__6_n_0\,
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_65__6_n_0\,
      CO(6) => \data_out_reg[31]_i_65__6_n_1\,
      CO(5) => \data_out_reg[31]_i_65__6_n_2\,
      CO(4) => \data_out_reg[31]_i_65__6_n_3\,
      CO(3) => \data_out_reg[31]_i_65__6_n_4\,
      CO(2) => \data_out_reg[31]_i_65__6_n_5\,
      CO(1) => \data_out_reg[31]_i_65__6_n_6\,
      CO(0) => \data_out_reg[31]_i_65__6_n_7\,
      DI(7) => \data_out[31]_i_86__5_n_0\,
      DI(6) => \data_out[31]_i_87__6_n_0\,
      DI(5) => \data_out[31]_i_88__6_n_0\,
      DI(4) => \data_out[31]_i_89__6_n_0\,
      DI(3) => \data_out[31]_i_90__6_n_0\,
      DI(2) => \data_out[31]_i_91__6_n_0\,
      DI(1) => \data_out[31]_i_92__6_n_0\,
      DI(0) => \data_out[31]_i_93__6_n_0\,
      O(7) => \data_out_reg[31]_i_65__6_n_8\,
      O(6) => \data_out_reg[31]_i_65__6_n_9\,
      O(5) => \data_out_reg[31]_i_65__6_n_10\,
      O(4) => \data_out_reg[31]_i_65__6_n_11\,
      O(3) => \data_out_reg[31]_i_65__6_n_12\,
      O(2) => \data_out_reg[31]_i_65__6_n_13\,
      O(1) => \data_out_reg[31]_i_65__6_n_14\,
      O(0) => \data_out_reg[31]_i_65__6_n_15\,
      S(7) => \data_out_reg[31]_i_27__5_n_5\,
      S(6) => \data_out_reg[31]_i_27__5_n_5\,
      S(5) => \data_out_reg[31]_i_27__5_n_5\,
      S(4) => \data_out_reg[31]_i_27__5_n_5\,
      S(3) => \data_out_reg[31]_i_27__5_n_5\,
      S(2) => \data_out_reg[31]_i_27__5_n_5\,
      S(1) => \data_out_reg[31]_i_27__5_n_5\,
      S(0) => \data_out_reg[31]_i_27__5_n_5\
    );
\data_out_reg[31]_i_66__6\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_65__6_n_0\,
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_66__6_n_0\,
      CO(6) => \data_out_reg[31]_i_66__6_n_1\,
      CO(5) => \data_out_reg[31]_i_66__6_n_2\,
      CO(4) => \data_out_reg[31]_i_66__6_n_3\,
      CO(3) => \data_out_reg[31]_i_66__6_n_4\,
      CO(2) => \data_out_reg[31]_i_66__6_n_5\,
      CO(1) => \data_out_reg[31]_i_66__6_n_6\,
      CO(0) => \data_out_reg[31]_i_66__6_n_7\,
      DI(7) => \data_out[31]_i_94__6_n_0\,
      DI(6) => \data_out[31]_i_95__6_n_0\,
      DI(5) => \data_out[31]_i_96__6_n_0\,
      DI(4) => \data_out[31]_i_97__6_n_0\,
      DI(3) => \data_out[31]_i_98__6_n_0\,
      DI(2) => \data_out[31]_i_99__6_n_0\,
      DI(1) => \data_out[31]_i_100__6_n_0\,
      DI(0) => \data_out[31]_i_101__6_n_0\,
      O(7) => \data_out_reg[31]_i_66__6_n_8\,
      O(6) => \data_out_reg[31]_i_66__6_n_9\,
      O(5) => \data_out_reg[31]_i_66__6_n_10\,
      O(4) => \data_out_reg[31]_i_66__6_n_11\,
      O(3) => \data_out_reg[31]_i_66__6_n_12\,
      O(2) => \data_out_reg[31]_i_66__6_n_13\,
      O(1) => \data_out_reg[31]_i_66__6_n_14\,
      O(0) => \data_out_reg[31]_i_66__6_n_15\,
      S(7) => \data_out_reg[31]_i_27__5_n_5\,
      S(6) => \data_out_reg[31]_i_27__5_n_5\,
      S(5) => \data_out_reg[31]_i_27__5_n_5\,
      S(4) => \data_out_reg[31]_i_27__5_n_5\,
      S(3) => \data_out_reg[31]_i_27__5_n_5\,
      S(2) => \data_out_reg[31]_i_27__5_n_5\,
      S(1) => \data_out_reg[31]_i_27__5_n_5\,
      S(0) => \data_out_reg[31]_i_27__5_n_5\
    );
\data_out_reg[31]_i_67__6\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_66__6_n_0\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_data_out_reg[31]_i_67__6_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \data_out_reg[31]_i_67__6_n_3\,
      CO(3) => \NLW_data_out_reg[31]_i_67__6_CO_UNCONNECTED\(3),
      CO(2) => \data_out_reg[31]_i_67__6_n_5\,
      CO(1) => \data_out_reg[31]_i_67__6_n_6\,
      CO(0) => \data_out_reg[31]_i_67__6_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => data_out10(28),
      DI(2) => \data_out[31]_i_103__6_n_0\,
      DI(1) => \data_out[31]_i_104__6_n_0\,
      DI(0) => \data_out[31]_i_105__6_n_0\,
      O(7 downto 4) => \NLW_data_out_reg[31]_i_67__6_O_UNCONNECTED\(7 downto 4),
      O(3) => \data_out_reg[31]_i_67__6_n_12\,
      O(2) => \data_out_reg[31]_i_67__6_n_13\,
      O(1) => \data_out_reg[31]_i_67__6_n_14\,
      O(0) => \data_out_reg[31]_i_67__6_n_15\,
      S(7 downto 4) => B"0001",
      S(3) => \data_out_reg[31]_i_27__5_n_5\,
      S(2) => \data_out_reg[31]_i_27__5_n_5\,
      S(1) => \data_out_reg[31]_i_27__5_n_5\,
      S(0) => \data_out_reg[31]_i_27__5_n_5\
    );
\data_out_reg[31]_i_6__5\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_6__5_n_0\,
      CO(6) => \data_out_reg[31]_i_6__5_n_1\,
      CO(5) => \data_out_reg[31]_i_6__5_n_2\,
      CO(4) => \data_out_reg[31]_i_6__5_n_3\,
      CO(3) => \data_out_reg[31]_i_6__5_n_4\,
      CO(2) => \data_out_reg[31]_i_6__5_n_5\,
      CO(1) => \data_out_reg[31]_i_6__5_n_6\,
      CO(0) => \data_out_reg[31]_i_6__5_n_7\,
      DI(7) => \data_out[31]_i_10__5_n_0\,
      DI(6) => \data_out[31]_i_11__5_n_0\,
      DI(5) => \data_out[31]_i_12__6_n_0\,
      DI(4) => \data_out[31]_i_13__6_n_0\,
      DI(3) => oversample_offset_H(2),
      DI(2) => \data_out[31]_i_14__5_n_0\,
      DI(1) => \data_out[31]_i_15__6_n_0\,
      DI(0) => \data_out[31]_i_16__6_n_0\,
      O(7 downto 3) => data_out10(4 downto 0),
      O(2) => \data_out_reg[31]_i_6__5_n_13\,
      O(1) => \data_out_reg[31]_i_6__5_n_14\,
      O(0) => \data_out_reg[31]_i_6__5_n_15\,
      S(7) => \data_out[31]_i_17__6_n_0\,
      S(6) => \data_out[31]_i_18__6_n_0\,
      S(5) => \data_out[31]_i_19__6_n_0\,
      S(4) => \data_out[31]_i_20__6_n_0\,
      S(3) => \data_out[31]_i_21__6_n_0\,
      S(2) => \data_out[31]_i_22__6_n_0\,
      S(1) => \data_out[31]_i_23__5_n_0\,
      S(0) => \data_out[31]_i_24__6_n_0\
    );
\data_out_reg[31]_i_7__6\: unisim.vcomponents.CARRY8
     port map (
      CI => data_out10(0),
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_7__6_n_0\,
      CO(6) => \data_out_reg[31]_i_7__6_n_1\,
      CO(5) => \data_out_reg[31]_i_7__6_n_2\,
      CO(4) => \data_out_reg[31]_i_7__6_n_3\,
      CO(3) => \data_out_reg[31]_i_7__6_n_4\,
      CO(2) => \data_out_reg[31]_i_7__6_n_5\,
      CO(1) => \data_out_reg[31]_i_7__6_n_6\,
      CO(0) => \data_out_reg[31]_i_7__6_n_7\,
      DI(7) => \data_out[31]_i_25__6_n_0\,
      DI(6) => \data_out[31]_i_26__6_n_0\,
      DI(5 downto 0) => data_out10(6 downto 1),
      O(7) => \data_out_reg[31]_i_7__6_n_8\,
      O(6) => \data_out_reg[31]_i_7__6_n_9\,
      O(5) => \data_out_reg[31]_i_7__6_n_10\,
      O(4) => \data_out_reg[31]_i_7__6_n_11\,
      O(3) => \data_out_reg[31]_i_7__6_n_12\,
      O(2) => \data_out_reg[31]_i_7__6_n_13\,
      O(1) => \data_out_reg[31]_i_7__6_n_14\,
      O(0) => \data_out_reg[31]_i_7__6_n_15\,
      S(7) => \data_out_reg[31]_i_27__5_n_5\,
      S(6) => \data_out_reg[31]_i_27__5_n_5\,
      S(5) => \data_out[31]_i_28__6_n_0\,
      S(4) => \data_out[31]_i_29__6_n_0\,
      S(3) => \data_out[31]_i_30__6_n_0\,
      S(2) => \data_out[31]_i_31__6_n_0\,
      S(1) => \data_out[31]_i_32__6_n_0\,
      S(0) => \data_out[31]_i_33__5_n_0\
    );
\done_cs_hold_counter[0]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \done_cs_hold_counter[3]_i_2__6_n_0\,
      I1 => \done_cs_hold_counter_reg_n_0_[0]\,
      O => \done_cs_hold_counter[0]_i_1__6_n_0\
    );
\done_cs_hold_counter[1]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \done_cs_hold_counter[3]_i_2__6_n_0\,
      I1 => \done_cs_hold_counter_reg_n_0_[1]\,
      I2 => \done_cs_hold_counter_reg_n_0_[0]\,
      O => \done_cs_hold_counter[1]_i_1__6_n_0\
    );
\done_cs_hold_counter[2]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A802"
    )
        port map (
      I0 => \done_cs_hold_counter[3]_i_2__6_n_0\,
      I1 => \done_cs_hold_counter_reg_n_0_[0]\,
      I2 => \done_cs_hold_counter_reg_n_0_[1]\,
      I3 => \done_cs_hold_counter_reg_n_0_[2]\,
      O => \done_cs_hold_counter[2]_i_1__6_n_0\
    );
\done_cs_hold_counter[3]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80002"
    )
        port map (
      I0 => \done_cs_hold_counter[3]_i_2__6_n_0\,
      I1 => \done_cs_hold_counter_reg_n_0_[2]\,
      I2 => \done_cs_hold_counter_reg_n_0_[1]\,
      I3 => \done_cs_hold_counter_reg_n_0_[0]\,
      I4 => \done_cs_hold_counter_reg_n_0_[3]\,
      O => \done_cs_hold_counter[3]_i_1__6_n_0\
    );
\done_cs_hold_counter[3]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02020200"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \FSM_sequential_state[2]_i_3__6_n_0\,
      I4 => \done_cs_hold_counter_reg_n_0_[6]\,
      O => \done_cs_hold_counter[3]_i_2__6_n_0\
    );
\done_cs_hold_counter[4]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF0001FFFF"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[3]\,
      I1 => \done_cs_hold_counter_reg_n_0_[0]\,
      I2 => \done_cs_hold_counter_reg_n_0_[1]\,
      I3 => \done_cs_hold_counter_reg_n_0_[2]\,
      I4 => \^q\(2),
      I5 => \done_cs_hold_counter_reg_n_0_[4]\,
      O => \done_cs_hold_counter[4]_i_1__6_n_0\
    );
\done_cs_hold_counter[5]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C008"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[6]\,
      I1 => \^q\(2),
      I2 => \done_cs_hold_counter[5]_i_2__6_n_0\,
      I3 => \done_cs_hold_counter_reg_n_0_[5]\,
      O => \done_cs_hold_counter[5]_i_1__6_n_0\
    );
\done_cs_hold_counter[5]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[4]\,
      I1 => \done_cs_hold_counter_reg_n_0_[2]\,
      I2 => \done_cs_hold_counter_reg_n_0_[1]\,
      I3 => \done_cs_hold_counter_reg_n_0_[0]\,
      I4 => \done_cs_hold_counter_reg_n_0_[3]\,
      O => \done_cs_hold_counter[5]_i_2__6_n_0\
    );
\done_cs_hold_counter[6]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \done_cs_hold_counter[6]_i_1__5_n_0\
    );
\done_cs_hold_counter[6]_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \FSM_sequential_state[2]_i_3__6_n_0\,
      I2 => \done_cs_hold_counter_reg_n_0_[6]\,
      O => \done_cs_hold_counter[6]_i_2__5_n_0\
    );
\done_cs_hold_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \done_cs_hold_counter[6]_i_1__5_n_0\,
      D => \done_cs_hold_counter[0]_i_1__6_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[0]\,
      R => SS(0)
    );
\done_cs_hold_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \done_cs_hold_counter[6]_i_1__5_n_0\,
      D => \done_cs_hold_counter[1]_i_1__6_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[1]\,
      R => SS(0)
    );
\done_cs_hold_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \done_cs_hold_counter[6]_i_1__5_n_0\,
      D => \done_cs_hold_counter[2]_i_1__6_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[2]\,
      R => SS(0)
    );
\done_cs_hold_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \done_cs_hold_counter[6]_i_1__5_n_0\,
      D => \done_cs_hold_counter[3]_i_1__6_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[3]\,
      R => SS(0)
    );
\done_cs_hold_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \done_cs_hold_counter[6]_i_1__5_n_0\,
      D => \done_cs_hold_counter[4]_i_1__6_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[4]\,
      S => SS(0)
    );
\done_cs_hold_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \done_cs_hold_counter[6]_i_1__5_n_0\,
      D => \done_cs_hold_counter[5]_i_1__6_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[5]\,
      R => SS(0)
    );
\done_cs_hold_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \done_cs_hold_counter[6]_i_1__5_n_0\,
      D => \done_cs_hold_counter[6]_i_2__5_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[6]\,
      R => SS(0)
    );
\fifo_data_in[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_out_h\(0),
      I1 => data_out_G(0),
      I2 => zcheck_global_channel(1),
      I3 => data_out_F(0),
      I4 => zcheck_global_channel(0),
      I5 => data_out_E(0),
      O => \data_out_reg[16]_0\
    );
\fifo_data_in[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_out_h\(10),
      I1 => data_out_G(10),
      I2 => zcheck_global_channel(1),
      I3 => data_out_F(10),
      I4 => zcheck_global_channel(0),
      I5 => data_out_E(10),
      O => \data_out_reg[26]_0\
    );
\fifo_data_in[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_out_h\(11),
      I1 => data_out_G(11),
      I2 => zcheck_global_channel(1),
      I3 => data_out_F(11),
      I4 => zcheck_global_channel(0),
      I5 => data_out_E(11),
      O => \data_out_reg[27]_0\
    );
\fifo_data_in[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_out_h\(12),
      I1 => data_out_G(12),
      I2 => zcheck_global_channel(1),
      I3 => data_out_F(12),
      I4 => zcheck_global_channel(0),
      I5 => data_out_E(12),
      O => \data_out_reg[28]_0\
    );
\fifo_data_in[13]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_out_h\(13),
      I1 => data_out_G(13),
      I2 => zcheck_global_channel(1),
      I3 => data_out_F(13),
      I4 => zcheck_global_channel(0),
      I5 => data_out_E(13),
      O => \data_out_reg[29]_0\
    );
\fifo_data_in[14]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_out_h\(14),
      I1 => data_out_G(14),
      I2 => zcheck_global_channel(1),
      I3 => data_out_F(14),
      I4 => zcheck_global_channel(0),
      I5 => data_out_E(14),
      O => \data_out_reg[30]_0\
    );
\fifo_data_in[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_out_h\(15),
      I1 => data_out_G(15),
      I2 => zcheck_global_channel(1),
      I3 => data_out_F(15),
      I4 => zcheck_global_channel(0),
      I5 => data_out_E(15),
      O => \data_out_reg[31]_0\
    );
\fifo_data_in[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_out_h\(1),
      I1 => data_out_G(1),
      I2 => zcheck_global_channel(1),
      I3 => data_out_F(1),
      I4 => zcheck_global_channel(0),
      I5 => data_out_E(1),
      O => \data_out_reg[17]_0\
    );
\fifo_data_in[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_out_h\(2),
      I1 => data_out_G(2),
      I2 => zcheck_global_channel(1),
      I3 => data_out_F(2),
      I4 => zcheck_global_channel(0),
      I5 => data_out_E(2),
      O => \data_out_reg[18]_0\
    );
\fifo_data_in[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_out_h\(3),
      I1 => data_out_G(3),
      I2 => zcheck_global_channel(1),
      I3 => data_out_F(3),
      I4 => zcheck_global_channel(0),
      I5 => data_out_E(3),
      O => \data_out_reg[19]_0\
    );
\fifo_data_in[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_out_h\(4),
      I1 => data_out_G(4),
      I2 => zcheck_global_channel(1),
      I3 => data_out_F(4),
      I4 => zcheck_global_channel(0),
      I5 => data_out_E(4),
      O => \data_out_reg[20]_0\
    );
\fifo_data_in[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_out_h\(5),
      I1 => data_out_G(5),
      I2 => zcheck_global_channel(1),
      I3 => data_out_F(5),
      I4 => zcheck_global_channel(0),
      I5 => data_out_E(5),
      O => \data_out_reg[21]_0\
    );
\fifo_data_in[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_out_h\(6),
      I1 => data_out_G(6),
      I2 => zcheck_global_channel(1),
      I3 => data_out_F(6),
      I4 => zcheck_global_channel(0),
      I5 => data_out_E(6),
      O => \data_out_reg[22]_0\
    );
\fifo_data_in[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_out_h\(7),
      I1 => data_out_G(7),
      I2 => zcheck_global_channel(1),
      I3 => data_out_F(7),
      I4 => zcheck_global_channel(0),
      I5 => data_out_E(7),
      O => \data_out_reg[23]_0\
    );
\fifo_data_in[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_out_h\(8),
      I1 => data_out_G(8),
      I2 => zcheck_global_channel(1),
      I3 => data_out_F(8),
      I4 => zcheck_global_channel(0),
      I5 => data_out_E(8),
      O => \data_out_reg[24]_0\
    );
\fifo_data_in[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_out_h\(9),
      I1 => data_out_G(9),
      I2 => zcheck_global_channel(1),
      I3 => data_out_F(9),
      I4 => zcheck_global_channel(0),
      I5 => data_out_E(9),
      O => \data_out_reg[25]_0\
    );
\padding_counter[0]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \padding_counter[4]_i_2__5_n_0\,
      I1 => \padding_counter_reg_n_0_[0]\,
      O => \padding_counter[0]_i_1__6_n_0\
    );
\padding_counter[1]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \padding_counter[4]_i_2__5_n_0\,
      I1 => \padding_counter_reg_n_0_[1]\,
      I2 => \padding_counter_reg_n_0_[0]\,
      O => \padding_counter[1]_i_1__6_n_0\
    );
\padding_counter[2]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A802"
    )
        port map (
      I0 => \padding_counter[4]_i_2__5_n_0\,
      I1 => \padding_counter_reg_n_0_[0]\,
      I2 => \padding_counter_reg_n_0_[1]\,
      I3 => \padding_counter_reg_n_0_[2]\,
      O => \padding_counter[2]_i_1__6_n_0\
    );
\padding_counter[3]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDDDD7"
    )
        port map (
      I0 => \^q\(0),
      I1 => \padding_counter_reg_n_0_[3]\,
      I2 => \padding_counter_reg_n_0_[0]\,
      I3 => \padding_counter_reg_n_0_[1]\,
      I4 => \padding_counter_reg_n_0_[2]\,
      O => \padding_counter[3]_i_1__6_n_0\
    );
\padding_counter[4]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000002"
    )
        port map (
      I0 => \padding_counter[4]_i_2__5_n_0\,
      I1 => \padding_counter_reg_n_0_[3]\,
      I2 => \padding_counter_reg_n_0_[0]\,
      I3 => \padding_counter_reg_n_0_[1]\,
      I4 => \padding_counter_reg_n_0_[2]\,
      I5 => \padding_counter_reg_n_0_[4]\,
      O => \padding_counter[4]_i_1__6_n_0\
    );
\padding_counter[4]_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => \^q\(2),
      I1 => \padding_counter_reg_n_0_[6]\,
      I2 => \FSM_sequential_state[1]_i_2__5_n_0\,
      I3 => \^q\(0),
      O => \padding_counter[4]_i_2__5_n_0\
    );
\padding_counter[5]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A008"
    )
        port map (
      I0 => \^q\(0),
      I1 => \padding_counter_reg_n_0_[6]\,
      I2 => \padding_counter[5]_i_2__6_n_0\,
      I3 => \padding_counter_reg_n_0_[5]\,
      O => \padding_counter[5]_i_1__6_n_0\
    );
\padding_counter[5]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \padding_counter_reg_n_0_[4]\,
      I1 => \padding_counter_reg_n_0_[2]\,
      I2 => \padding_counter_reg_n_0_[1]\,
      I3 => \padding_counter_reg_n_0_[0]\,
      I4 => \padding_counter_reg_n_0_[3]\,
      O => \padding_counter[5]_i_2__6_n_0\
    );
\padding_counter[6]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \padding_counter[6]_i_1__5_n_0\
    );
\padding_counter[6]_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_sequential_state[1]_i_2__5_n_0\,
      I2 => \padding_counter_reg_n_0_[6]\,
      O => \padding_counter[6]_i_2__5_n_0\
    );
\padding_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__5_n_0\,
      D => \padding_counter[0]_i_1__6_n_0\,
      Q => \padding_counter_reg_n_0_[0]\,
      R => SS(0)
    );
\padding_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__5_n_0\,
      D => \padding_counter[1]_i_1__6_n_0\,
      Q => \padding_counter_reg_n_0_[1]\,
      R => SS(0)
    );
\padding_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__5_n_0\,
      D => \padding_counter[2]_i_1__6_n_0\,
      Q => \padding_counter_reg_n_0_[2]\,
      R => SS(0)
    );
\padding_counter_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__5_n_0\,
      D => \padding_counter[3]_i_1__6_n_0\,
      Q => \padding_counter_reg_n_0_[3]\,
      S => SS(0)
    );
\padding_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__5_n_0\,
      D => \padding_counter[4]_i_1__6_n_0\,
      Q => \padding_counter_reg_n_0_[4]\,
      R => SS(0)
    );
\padding_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__5_n_0\,
      D => \padding_counter[5]_i_1__6_n_0\,
      Q => \padding_counter_reg_n_0_[5]\,
      R => SS(0)
    );
\padding_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__5_n_0\,
      D => \padding_counter[6]_i_2__5_n_0\,
      Q => \padding_counter_reg_n_0_[6]\,
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cable_delay_tester_rhs_256_0_0_rhs_spi_master_7 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[1]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out_I : out STD_LOGIC_VECTOR ( 15 downto 0 );
    MOSI_I : out STD_LOGIC;
    oversample_offset_I : in STD_LOGIC_VECTOR ( 7 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    MOSI_reg_0 : in STD_LOGIC_VECTOR ( 22 downto 0 );
    \MOSI_reg_i_9__6_0\ : in STD_LOGIC;
    \MOSI_reg_i_7__6_0\ : in STD_LOGIC;
    \MOSI_reg_i_7__6_1\ : in STD_LOGIC;
    \MOSI_reg_i_7__6_2\ : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_0\ : in STD_LOGIC;
    MISO_I : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cable_delay_tester_rhs_256_0_0_rhs_spi_master_7 : entity is "rhs_spi_master";
end cable_delay_tester_rhs_256_0_0_rhs_spi_master_7;

architecture STRUCTURE of cable_delay_tester_rhs_256_0_0_rhs_spi_master_7 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_sequential_state[0]_i_2__7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_3__7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_4__7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_1__7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_2__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_1__7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_3__7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_4__7_n_0\ : STD_LOGIC;
  signal \^mosi_i\ : STD_LOGIC;
  signal \MOSI_i_10__7_n_0\ : STD_LOGIC;
  signal \MOSI_i_11__7_n_0\ : STD_LOGIC;
  signal \MOSI_i_12__7_n_0\ : STD_LOGIC;
  signal \MOSI_i_13__7_n_0\ : STD_LOGIC;
  signal \MOSI_i_14__7_n_0\ : STD_LOGIC;
  signal \MOSI_i_15__7_n_0\ : STD_LOGIC;
  signal \MOSI_i_16__7_n_0\ : STD_LOGIC;
  signal \MOSI_i_17__7_n_0\ : STD_LOGIC;
  signal \MOSI_i_18__7_n_0\ : STD_LOGIC;
  signal \MOSI_i_19__7_n_0\ : STD_LOGIC;
  signal \MOSI_i_1__7_n_0\ : STD_LOGIC;
  signal \MOSI_i_2__7_n_0\ : STD_LOGIC;
  signal \MOSI_i_3__7_n_0\ : STD_LOGIC;
  signal \MOSI_i_4__7_n_0\ : STD_LOGIC;
  signal \MOSI_i_5__7_n_0\ : STD_LOGIC;
  signal \MOSI_i_6__7_n_0\ : STD_LOGIC;
  signal \MOSI_reg_i_7__6_n_0\ : STD_LOGIC;
  signal \MOSI_reg_i_8__6_n_0\ : STD_LOGIC;
  signal \MOSI_reg_i_9__6_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal clk_counter : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \clk_counter[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \clk_counter[1]_i_1__7_n_0\ : STD_LOGIC;
  signal \clk_counter[2]_i_1__7_n_0\ : STD_LOGIC;
  signal \clk_counter[3]_i_1__7_n_0\ : STD_LOGIC;
  signal \clk_counter[4]_i_1__7_n_0\ : STD_LOGIC;
  signal \clk_counter[4]_i_2__7_n_0\ : STD_LOGIC;
  signal \clk_counter[5]_i_1__7_n_0\ : STD_LOGIC;
  signal \clk_counter[5]_i_2__7_n_0\ : STD_LOGIC;
  signal \clk_counter[6]_i_2__7_n_0\ : STD_LOGIC;
  signal \clk_counter[6]_i_3__6_n_0\ : STD_LOGIC;
  signal \clk_counter[7]_i_1__7_n_0\ : STD_LOGIC;
  signal \clk_counter[7]_i_2__7_n_0\ : STD_LOGIC;
  signal \clk_counter[8]_i_1__7_n_0\ : STD_LOGIC;
  signal \clk_counter[8]_i_2__7_n_0\ : STD_LOGIC;
  signal \clk_counter[8]_i_3__7_n_0\ : STD_LOGIC;
  signal \clk_counter[8]_i_4__6_n_0\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[8]\ : STD_LOGIC;
  signal data_out10 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal data_out1_in : STD_LOGIC_VECTOR ( 31 to 31 );
  signal data_out2 : STD_LOGIC;
  signal data_out3 : STD_LOGIC;
  signal \data_out[16]_i_1__7_n_0\ : STD_LOGIC;
  signal \data_out[17]_i_1__7_n_0\ : STD_LOGIC;
  signal \data_out[18]_i_1__7_n_0\ : STD_LOGIC;
  signal \data_out[19]_i_1__7_n_0\ : STD_LOGIC;
  signal \data_out[20]_i_1__7_n_0\ : STD_LOGIC;
  signal \data_out[21]_i_1__7_n_0\ : STD_LOGIC;
  signal \data_out[22]_i_1__7_n_0\ : STD_LOGIC;
  signal \data_out[23]_i_1__7_n_0\ : STD_LOGIC;
  signal \data_out[23]_i_2__7_n_0\ : STD_LOGIC;
  signal \data_out[24]_i_1__7_n_0\ : STD_LOGIC;
  signal \data_out[24]_i_2__7_n_0\ : STD_LOGIC;
  signal \data_out[25]_i_1__7_n_0\ : STD_LOGIC;
  signal \data_out[25]_i_2__7_n_0\ : STD_LOGIC;
  signal \data_out[26]_i_1__7_n_0\ : STD_LOGIC;
  signal \data_out[26]_i_2__7_n_0\ : STD_LOGIC;
  signal \data_out[27]_i_1__7_n_0\ : STD_LOGIC;
  signal \data_out[27]_i_2__7_n_0\ : STD_LOGIC;
  signal \data_out[27]_i_3__7_n_0\ : STD_LOGIC;
  signal \data_out[28]_i_1__7_n_0\ : STD_LOGIC;
  signal \data_out[28]_i_2__7_n_0\ : STD_LOGIC;
  signal \data_out[29]_i_1__7_n_0\ : STD_LOGIC;
  signal \data_out[29]_i_2__7_n_0\ : STD_LOGIC;
  signal \data_out[30]_i_1__7_n_0\ : STD_LOGIC;
  signal \data_out[30]_i_2__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_100__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_101__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_103__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_104__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_105__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_106__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_107__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_10__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_11__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_12__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_13__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_14__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_15__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_16__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_17__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_18__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_19__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_1__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_20__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_21__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_22__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_23__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_24__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_25__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_26__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_28__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_29__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_30__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_31__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_32__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_33__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_36__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_37__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_38__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_39__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_3__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_40__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_41__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_42__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_43__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_44__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_45__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_46__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_47__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_48__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_49__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_4__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_50__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_51__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_52__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_53__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_54__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_55__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_57__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_58__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_59__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_5__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_60__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_61__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_62__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_63__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_64__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_68__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_69__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_70__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_71__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_72__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_73__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_74__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_75__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_76__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_77__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_78__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_79__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_80__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_81__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_82__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_83__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_84__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_85__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_86__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_87__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_88__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_89__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_8__6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_90__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_91__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_92__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_93__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_94__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_95__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_96__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_97__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_98__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_99__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_9__7_n_0\ : STD_LOGIC;
  signal \^data_out_i\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \data_out_reg[31]_i_27__6_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_27__6_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_34__6_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_34__6_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_34__6_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_34__6_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__6_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__6_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__6_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__6_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__6_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__6_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__6_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__6_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__6_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__6_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__6_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__6_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__6_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__6_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__6_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__7_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__7_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__7_n_10\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__7_n_11\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__7_n_12\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__7_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__7_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__7_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__7_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__7_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__7_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__7_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__7_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__7_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__7_n_8\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__7_n_9\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__7_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__7_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__7_n_10\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__7_n_11\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__7_n_12\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__7_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__7_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__7_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__7_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__7_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__7_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__7_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__7_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__7_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__7_n_8\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__7_n_9\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__7_n_12\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__7_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__7_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__7_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__7_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__7_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__7_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__7_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__6_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__6_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__6_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__6_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__6_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__6_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__6_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__6_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__6_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__6_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__6_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__7_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__7_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__7_n_10\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__7_n_11\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__7_n_12\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__7_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__7_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__7_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__7_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__7_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__7_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__7_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__7_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__7_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__7_n_8\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__7_n_9\ : STD_LOGIC;
  signal \done_cs_hold_counter[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[1]_i_1__7_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[2]_i_1__7_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[3]_i_1__7_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[3]_i_2__7_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[4]_i_1__7_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[5]_i_1__7_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[5]_i_2__7_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[6]_i_2__6_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \padding_counter[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \padding_counter[1]_i_1__7_n_0\ : STD_LOGIC;
  signal \padding_counter[2]_i_1__7_n_0\ : STD_LOGIC;
  signal \padding_counter[3]_i_1__7_n_0\ : STD_LOGIC;
  signal \padding_counter[4]_i_1__7_n_0\ : STD_LOGIC;
  signal \padding_counter[4]_i_2__6_n_0\ : STD_LOGIC;
  signal \padding_counter[5]_i_1__7_n_0\ : STD_LOGIC;
  signal \padding_counter[5]_i_2__7_n_0\ : STD_LOGIC;
  signal \padding_counter[6]_i_1__6_n_0\ : STD_LOGIC;
  signal \padding_counter[6]_i_2__6_n_0\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \state__1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_data_out_reg[31]_i_27__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_data_out_reg[31]_i_27__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_data_out_reg[31]_i_34__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_data_out_reg[31]_i_34__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_data_out_reg[31]_i_35__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_data_out_reg[31]_i_56__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_data_out_reg[31]_i_67__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_data_out_reg[31]_i_67__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[14]_i_7\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_3__7\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__7\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_2__7\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_4__7\ : label is "soft_lutpair200";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "PRE_BUSY:001,BUSY:010,POST_BUSY:011,DONE:100,READY:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "PRE_BUSY:001,BUSY:010,POST_BUSY:011,DONE:100,READY:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[2]\ : label is "PRE_BUSY:001,BUSY:010,POST_BUSY:011,DONE:100,READY:000";
  attribute SOFT_HLUTNM of \MOSI_i_11__7\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \MOSI_i_18__7\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \MOSI_i_3__7\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \clk_counter[1]_i_1__7\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \clk_counter[2]_i_1__7\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \clk_counter[3]_i_1__7\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \clk_counter[4]_i_1__7\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \clk_counter[4]_i_2__7\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \clk_counter[6]_i_1__7\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \clk_counter[6]_i_3__6\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \clk_counter[7]_i_1__7\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \clk_counter[7]_i_2__7\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \clk_counter[8]_i_2__7\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \clk_counter[8]_i_3__7\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \clk_counter[8]_i_4__6\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \data_out[23]_i_2__7\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \data_out[24]_i_2__7\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \data_out[25]_i_2__7\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \data_out[26]_i_2__7\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \data_out[27]_i_2__7\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \data_out[28]_i_2__7\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \data_out[29]_i_2__7\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \data_out[30]_i_2__7\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \data_out[31]_i_107__7\ : label is "soft_lutpair187";
  attribute HLUTNM : string;
  attribute HLUTNM of \data_out[31]_i_11__6\ : label is "lutpair7";
  attribute HLUTNM of \data_out[31]_i_19__7\ : label is "lutpair7";
  attribute SOFT_HLUTNM of \data_out[31]_i_2__7\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \data_out[31]_i_3__7\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \data_out[31]_i_4__7\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \data_out[31]_i_5__7\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \data_out[31]_i_69__7\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \data_out[31]_i_70__7\ : label is "soft_lutpair193";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \data_out_reg[31]_i_34__6\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \data_out_reg[31]_i_35__6\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \data_out_reg[31]_i_56__6\ : label is 11;
  attribute SOFT_HLUTNM of \done_cs_hold_counter[0]_i_1__7\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[1]_i_1__7\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[2]_i_1__7\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[3]_i_1__7\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[3]_i_2__7\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[6]_i_2__6\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \padding_counter[1]_i_1__7\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \padding_counter[2]_i_1__7\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \padding_counter[4]_i_2__6\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \padding_counter[5]_i_1__7\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \padding_counter[6]_i_2__6\ : label is "soft_lutpair203";
begin
  E(0) <= \^e\(0);
  MOSI_I <= \^mosi_i\;
  Q(0) <= \^q\(0);
  data_out_I(15 downto 0) <= \^data_out_i\(15 downto 0);
ClockDivideByEight: entity work.cable_delay_tester_rhs_256_0_0_clock_divider_21
     port map (
      Q(2) => \^q\(0),
      Q(1 downto 0) => \state__0\(1 downto 0),
      clk => clk,
      \counter[0]_i_3__7_0\(3) => \clk_counter_reg_n_0_[8]\,
      \counter[0]_i_3__7_0\(2) => \clk_counter_reg_n_0_[7]\,
      \counter[0]_i_3__7_0\(1) => \clk_counter_reg_n_0_[6]\,
      \counter[0]_i_3__7_0\(0) => \clk_counter_reg_n_0_[5]\
    );
\FSM_onehot_state[14]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => \^q\(0),
      O => \FSM_sequential_state_reg[1]_0\
    );
\FSM_sequential_state[0]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3322333022220030"
    )
        port map (
      I0 => \FSM_sequential_state[0]_i_2__7_n_0\,
      I1 => \^q\(0),
      I2 => \FSM_sequential_state_reg[0]_0\,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      I5 => \FSM_sequential_state[0]_i_3__7_n_0\,
      O => \state__1\(0)
    );
\FSM_sequential_state[0]_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[6]\,
      I1 => \clk_counter_reg_n_0_[7]\,
      I2 => \clk_counter_reg_n_0_[5]\,
      I3 => \clk_counter_reg_n_0_[8]\,
      I4 => \FSM_sequential_state[0]_i_4__7_n_0\,
      O => \FSM_sequential_state[0]_i_2__7_n_0\
    );
\FSM_sequential_state[0]_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \padding_counter_reg_n_0_[6]\,
      I1 => \FSM_sequential_state[1]_i_2__6_n_0\,
      O => \FSM_sequential_state[0]_i_3__7_n_0\
    );
\FSM_sequential_state[0]_i_4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[2]\,
      I1 => \clk_counter_reg_n_0_[3]\,
      I2 => \clk_counter_reg_n_0_[4]\,
      I3 => \clk_counter_reg_n_0_[1]\,
      I4 => \clk_counter_reg_n_0_[0]\,
      I5 => \state__0\(0),
      O => \FSM_sequential_state[0]_i_4__7_n_0\
    );
\FSM_sequential_state[1]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55510004"
    )
        port map (
      I0 => \^q\(0),
      I1 => \state__0\(0),
      I2 => \FSM_sequential_state[1]_i_2__6_n_0\,
      I3 => \padding_counter_reg_n_0_[6]\,
      I4 => \state__0\(1),
      O => \FSM_sequential_state[1]_i_1__7_n_0\
    );
\FSM_sequential_state[1]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \padding_counter_reg_n_0_[5]\,
      I1 => \padding_counter_reg_n_0_[3]\,
      I2 => \padding_counter_reg_n_0_[0]\,
      I3 => \padding_counter_reg_n_0_[1]\,
      I4 => \padding_counter_reg_n_0_[2]\,
      I5 => \padding_counter_reg_n_0_[4]\,
      O => \FSM_sequential_state[1]_i_2__6_n_0\
    );
\FSM_sequential_state[2]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => \^q\(0),
      O => \FSM_sequential_state[2]_i_1__7_n_0\
    );
\FSM_sequential_state[2]_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEF0EE00"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[6]\,
      I1 => \FSM_sequential_state[2]_i_3__7_n_0\,
      I2 => \state__0\(1),
      I3 => \^q\(0),
      I4 => \FSM_sequential_state[2]_i_4__7_n_0\,
      O => \state__1\(2)
    );
\FSM_sequential_state[2]_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[5]\,
      I1 => \done_cs_hold_counter_reg_n_0_[3]\,
      I2 => \done_cs_hold_counter_reg_n_0_[0]\,
      I3 => \done_cs_hold_counter_reg_n_0_[1]\,
      I4 => \done_cs_hold_counter_reg_n_0_[2]\,
      I5 => \done_cs_hold_counter_reg_n_0_[4]\,
      O => \FSM_sequential_state[2]_i_3__7_n_0\
    );
\FSM_sequential_state[2]_i_4__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \FSM_sequential_state[1]_i_2__6_n_0\,
      I2 => \padding_counter_reg_n_0_[6]\,
      O => \FSM_sequential_state[2]_i_4__7_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \FSM_sequential_state[2]_i_1__7_n_0\,
      D => \state__1\(0),
      Q => \state__0\(0),
      R => SS(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \FSM_sequential_state[2]_i_1__7_n_0\,
      D => \FSM_sequential_state[1]_i_1__7_n_0\,
      Q => \state__0\(1),
      R => SS(0)
    );
\FSM_sequential_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \FSM_sequential_state[2]_i_1__7_n_0\,
      D => \state__1\(2),
      Q => \^q\(0),
      R => SS(0)
    );
\MOSI_i_10__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FFFFFF47FF0000"
    )
        port map (
      I0 => MOSI_reg_0(19),
      I1 => \clk_counter[4]_i_2__7_n_0\,
      I2 => MOSI_reg_0(20),
      I3 => \MOSI_i_18__7_n_0\,
      I4 => \clk_counter[5]_i_2__7_n_0\,
      I5 => \MOSI_i_19__7_n_0\,
      O => \MOSI_i_10__7_n_0\
    );
\MOSI_i_11__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[3]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[2]\,
      O => \MOSI_i_11__7_n_0\
    );
\MOSI_i_12__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => MOSI_reg_0(11),
      I1 => \MOSI_reg_i_7__6_0\,
      I2 => \clk_counter[4]_i_2__7_n_0\,
      I3 => \MOSI_reg_i_7__6_1\,
      I4 => \MOSI_i_18__7_n_0\,
      I5 => \MOSI_reg_i_7__6_2\,
      O => \MOSI_i_12__7_n_0\
    );
\MOSI_i_13__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => MOSI_reg_0(7),
      I1 => MOSI_reg_0(8),
      I2 => \clk_counter[4]_i_2__7_n_0\,
      I3 => MOSI_reg_0(9),
      I4 => \MOSI_i_18__7_n_0\,
      I5 => MOSI_reg_0(10),
      O => \MOSI_i_13__7_n_0\
    );
\MOSI_i_14__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => MOSI_reg_0(3),
      I1 => MOSI_reg_0(4),
      I2 => \clk_counter[4]_i_2__7_n_0\,
      I3 => MOSI_reg_0(5),
      I4 => \MOSI_i_18__7_n_0\,
      I5 => MOSI_reg_0(6),
      O => \MOSI_i_14__7_n_0\
    );
\MOSI_i_15__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => MOSI_reg_0(22),
      I1 => MOSI_reg_0(0),
      I2 => \clk_counter[4]_i_2__7_n_0\,
      I3 => MOSI_reg_0(1),
      I4 => \MOSI_i_18__7_n_0\,
      I5 => MOSI_reg_0(2),
      O => \MOSI_i_15__7_n_0\
    );
\MOSI_i_16__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => MOSI_reg_0(15),
      I1 => MOSI_reg_0(16),
      I2 => \clk_counter[4]_i_2__7_n_0\,
      I3 => MOSI_reg_0(17),
      I4 => \MOSI_i_11__7_n_0\,
      I5 => MOSI_reg_0(18),
      O => \MOSI_i_16__7_n_0\
    );
\MOSI_i_17__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \MOSI_reg_i_9__6_0\,
      I1 => MOSI_reg_0(12),
      I2 => \clk_counter[4]_i_2__7_n_0\,
      I3 => MOSI_reg_0(13),
      I4 => \MOSI_i_11__7_n_0\,
      I5 => MOSI_reg_0(14),
      O => \MOSI_i_17__7_n_0\
    );
\MOSI_i_18__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[2]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => \clk_counter_reg_n_0_[0]\,
      I3 => \clk_counter_reg_n_0_[3]\,
      O => \MOSI_i_18__7_n_0\
    );
\MOSI_i_19__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F700F7F7"
    )
        port map (
      I0 => MOSI_reg_0(20),
      I1 => \MOSI_i_18__7_n_0\,
      I2 => \clk_counter_reg_n_0_[4]\,
      I3 => \clk_counter[4]_i_2__7_n_0\,
      I4 => MOSI_reg_0(21),
      O => \MOSI_i_19__7_n_0\
    );
\MOSI_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBABBAAA88A88AAA"
    )
        port map (
      I0 => \MOSI_i_2__7_n_0\,
      I1 => \MOSI_i_3__7_n_0\,
      I2 => \state__0\(0),
      I3 => \^q\(0),
      I4 => \state__0\(1),
      I5 => \^mosi_i\,
      O => \MOSI_i_1__7_n_0\
    );
\MOSI_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F004040"
    )
        port map (
      I0 => \MOSI_i_4__7_n_0\,
      I1 => \MOSI_i_5__7_n_0\,
      I2 => \state__0\(1),
      I3 => MOSI_reg_0(22),
      I4 => \state__0\(0),
      I5 => \^q\(0),
      O => \MOSI_i_2__7_n_0\
    );
\MOSI_i_3__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \MOSI_i_6__7_n_0\,
      I1 => \^q\(0),
      I2 => \clk_counter_reg_n_0_[2]\,
      I3 => \clk_counter_reg_n_0_[1]\,
      I4 => \clk_counter_reg_n_0_[0]\,
      O => \MOSI_i_3__7_n_0\
    );
\MOSI_i_4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202100252521552"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[7]\,
      I1 => \MOSI_reg_i_7__6_n_0\,
      I2 => \clk_counter_reg_n_0_[6]\,
      I3 => \clk_counter_reg_n_0_[5]\,
      I4 => \clk_counter[8]_i_4__6_n_0\,
      I5 => \MOSI_reg_i_8__6_n_0\,
      O => \MOSI_i_4__7_n_0\
    );
\MOSI_i_5__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"771777D7CCFCFFFF"
    )
        port map (
      I0 => \MOSI_reg_i_9__6_n_0\,
      I1 => \clk_counter_reg_n_0_[6]\,
      I2 => \clk_counter_reg_n_0_[5]\,
      I3 => \clk_counter[8]_i_4__6_n_0\,
      I4 => \MOSI_i_10__7_n_0\,
      I5 => \clk_counter_reg_n_0_[7]\,
      O => \MOSI_i_5__7_n_0\
    );
\MOSI_i_6__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFDFFFDFDFDF"
    )
        port map (
      I0 => \clk_counter[6]_i_2__7_n_0\,
      I1 => \clk_counter[7]_i_2__7_n_0\,
      I2 => \clk_counter[8]_i_3__7_n_0\,
      I3 => \clk_counter[5]_i_2__7_n_0\,
      I4 => \MOSI_i_11__7_n_0\,
      I5 => \clk_counter_reg_n_0_[4]\,
      O => \MOSI_i_6__7_n_0\
    );
MOSI_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \MOSI_i_1__7_n_0\,
      Q => \^mosi_i\,
      R => SS(0)
    );
\MOSI_reg_i_7__6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \MOSI_i_12__7_n_0\,
      I1 => \MOSI_i_13__7_n_0\,
      O => \MOSI_reg_i_7__6_n_0\,
      S => \clk_counter[5]_i_2__7_n_0\
    );
\MOSI_reg_i_8__6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \MOSI_i_14__7_n_0\,
      I1 => \MOSI_i_15__7_n_0\,
      O => \MOSI_reg_i_8__6_n_0\,
      S => \clk_counter[5]_i_2__7_n_0\
    );
\MOSI_reg_i_9__6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \MOSI_i_16__7_n_0\,
      I1 => \MOSI_i_17__7_n_0\,
      O => \MOSI_reg_i_9__6_n_0\,
      S => \clk_counter[5]_i_2__7_n_0\
    );
\clk_counter[0]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \clk_counter_reg_n_0_[0]\,
      O => \clk_counter[0]_i_1__7_n_0\
    );
\clk_counter[1]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[1]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \state__0\(1),
      O => \clk_counter[1]_i_1__7_n_0\
    );
\clk_counter[2]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DDD7"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \clk_counter_reg_n_0_[2]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[0]\,
      O => \clk_counter[2]_i_1__7_n_0\
    );
\clk_counter[3]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA9FFFF"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[3]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[2]\,
      I4 => \state__0\(1),
      O => \clk_counter[3]_i_1__7_n_0\
    );
\clk_counter[4]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \clk_counter[4]_i_2__7_n_0\,
      O => \clk_counter[4]_i_1__7_n_0\
    );
\clk_counter[4]_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[4]\,
      I1 => \clk_counter_reg_n_0_[2]\,
      I2 => \clk_counter_reg_n_0_[3]\,
      I3 => \clk_counter_reg_n_0_[0]\,
      I4 => \clk_counter_reg_n_0_[1]\,
      O => \clk_counter[4]_i_2__7_n_0\
    );
\clk_counter[5]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \clk_counter[5]_i_2__7_n_0\,
      I1 => \state__0\(1),
      O => \clk_counter[5]_i_1__7_n_0\
    );
\clk_counter[5]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[5]\,
      I1 => \clk_counter_reg_n_0_[4]\,
      I2 => \clk_counter_reg_n_0_[3]\,
      I3 => \clk_counter_reg_n_0_[2]\,
      I4 => \clk_counter_reg_n_0_[0]\,
      I5 => \clk_counter_reg_n_0_[1]\,
      O => \clk_counter[5]_i_2__7_n_0\
    );
\clk_counter[6]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \clk_counter[6]_i_2__7_n_0\,
      O => clk_counter(6)
    );
\clk_counter[6]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[6]\,
      I1 => \clk_counter_reg_n_0_[5]\,
      I2 => \clk_counter[6]_i_3__6_n_0\,
      I3 => \clk_counter_reg_n_0_[2]\,
      I4 => \clk_counter_reg_n_0_[3]\,
      I5 => \clk_counter_reg_n_0_[4]\,
      O => \clk_counter[6]_i_2__7_n_0\
    );
\clk_counter[6]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[0]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      O => \clk_counter[6]_i_3__6_n_0\
    );
\clk_counter[7]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \clk_counter[7]_i_2__7_n_0\,
      I1 => \state__0\(1),
      O => \clk_counter[7]_i_1__7_n_0\
    );
\clk_counter[7]_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA9A"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[7]\,
      I1 => \clk_counter_reg_n_0_[6]\,
      I2 => \clk_counter[8]_i_4__6_n_0\,
      I3 => \clk_counter_reg_n_0_[5]\,
      O => \clk_counter[7]_i_2__7_n_0\
    );
\clk_counter[8]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \state__0\(0),
      O => \clk_counter[8]_i_1__7_n_0\
    );
\clk_counter[8]_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \clk_counter[8]_i_3__7_n_0\,
      O => \clk_counter[8]_i_2__7_n_0\
    );
\clk_counter[8]_i_3__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002FFFD"
    )
        port map (
      I0 => \clk_counter[8]_i_4__6_n_0\,
      I1 => \clk_counter_reg_n_0_[6]\,
      I2 => \clk_counter_reg_n_0_[7]\,
      I3 => \clk_counter_reg_n_0_[5]\,
      I4 => \clk_counter_reg_n_0_[8]\,
      O => \clk_counter[8]_i_3__7_n_0\
    );
\clk_counter[8]_i_4__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[1]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[2]\,
      I3 => \clk_counter_reg_n_0_[3]\,
      I4 => \clk_counter_reg_n_0_[4]\,
      O => \clk_counter[8]_i_4__6_n_0\
    );
\clk_counter_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__7_n_0\,
      D => \clk_counter[0]_i_1__7_n_0\,
      Q => \clk_counter_reg_n_0_[0]\,
      S => SS(0)
    );
\clk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__7_n_0\,
      D => \clk_counter[1]_i_1__7_n_0\,
      Q => \clk_counter_reg_n_0_[1]\,
      R => SS(0)
    );
\clk_counter_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__7_n_0\,
      D => \clk_counter[2]_i_1__7_n_0\,
      Q => \clk_counter_reg_n_0_[2]\,
      S => SS(0)
    );
\clk_counter_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__7_n_0\,
      D => \clk_counter[3]_i_1__7_n_0\,
      Q => \clk_counter_reg_n_0_[3]\,
      S => SS(0)
    );
\clk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__7_n_0\,
      D => \clk_counter[4]_i_1__7_n_0\,
      Q => \clk_counter_reg_n_0_[4]\,
      S => SS(0)
    );
\clk_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__7_n_0\,
      D => \clk_counter[5]_i_1__7_n_0\,
      Q => \clk_counter_reg_n_0_[5]\,
      R => SS(0)
    );
\clk_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__7_n_0\,
      D => clk_counter(6),
      Q => \clk_counter_reg_n_0_[6]\,
      R => SS(0)
    );
\clk_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__7_n_0\,
      D => \clk_counter[7]_i_1__7_n_0\,
      Q => \clk_counter_reg_n_0_[7]\,
      R => SS(0)
    );
\clk_counter_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__7_n_0\,
      D => \clk_counter[8]_i_2__7_n_0\,
      Q => \clk_counter_reg_n_0_[8]\,
      S => SS(0)
    );
\data_out[16]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__7_n_0\,
      I2 => \data_out[24]_i_2__7_n_0\,
      I3 => \data_out[23]_i_2__7_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_i\(0),
      O => \data_out[16]_i_1__7_n_0\
    );
\data_out[17]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__7_n_0\,
      I2 => \data_out[25]_i_2__7_n_0\,
      I3 => \data_out[23]_i_2__7_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_i\(1),
      O => \data_out[17]_i_1__7_n_0\
    );
\data_out[18]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__7_n_0\,
      I2 => \data_out[26]_i_2__7_n_0\,
      I3 => \data_out[23]_i_2__7_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_i\(2),
      O => \data_out[18]_i_1__7_n_0\
    );
\data_out[19]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__7_n_0\,
      I2 => \data_out[27]_i_2__7_n_0\,
      I3 => \data_out[23]_i_2__7_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_i\(3),
      O => \data_out[19]_i_1__7_n_0\
    );
\data_out[20]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__7_n_0\,
      I2 => \data_out[28]_i_2__7_n_0\,
      I3 => \data_out[23]_i_2__7_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_i\(4),
      O => \data_out[20]_i_1__7_n_0\
    );
\data_out[21]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__7_n_0\,
      I2 => \data_out[29]_i_2__7_n_0\,
      I3 => \data_out[23]_i_2__7_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_i\(5),
      O => \data_out[21]_i_1__7_n_0\
    );
\data_out[22]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__7_n_0\,
      I2 => \data_out[30]_i_2__7_n_0\,
      I3 => \data_out[23]_i_2__7_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_i\(6),
      O => \data_out[22]_i_1__7_n_0\
    );
\data_out[23]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__7_n_0\,
      I2 => \data_out[31]_i_4__7_n_0\,
      I3 => \data_out[23]_i_2__7_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_i\(7),
      O => \data_out[23]_i_1__7_n_0\
    );
\data_out[23]_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__7_n_13\,
      I1 => \data_out[31]_i_9__7_n_0\,
      O => \data_out[23]_i_2__7_n_0\
    );
\data_out[24]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__7_n_0\,
      I2 => \data_out[31]_i_5__7_n_0\,
      I3 => \data_out[24]_i_2__7_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_i\(8),
      O => \data_out[24]_i_1__7_n_0\
    );
\data_out[24]_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \data_out_reg[31]_i_7__7_n_15\,
      I2 => data_out10(0),
      I3 => \data_out[27]_i_3__7_n_0\,
      O => \data_out[24]_i_2__7_n_0\
    );
\data_out[25]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__7_n_0\,
      I2 => \data_out[31]_i_5__7_n_0\,
      I3 => \data_out[25]_i_2__7_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_i\(9),
      O => \data_out[25]_i_1__7_n_0\
    );
\data_out[25]_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => data_out10(0),
      I1 => \state__0\(1),
      I2 => \data_out_reg[31]_i_7__7_n_15\,
      I3 => \data_out[27]_i_3__7_n_0\,
      O => \data_out[25]_i_2__7_n_0\
    );
\data_out[26]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__7_n_0\,
      I2 => \data_out[31]_i_5__7_n_0\,
      I3 => \data_out[26]_i_2__7_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_i\(10),
      O => \data_out[26]_i_1__7_n_0\
    );
\data_out[26]_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \state__0\(1),
      I1 => data_out10(0),
      I2 => \data_out_reg[31]_i_7__7_n_15\,
      I3 => \data_out[27]_i_3__7_n_0\,
      O => \data_out[26]_i_2__7_n_0\
    );
\data_out[27]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__7_n_0\,
      I2 => \data_out[31]_i_5__7_n_0\,
      I3 => \data_out[27]_i_2__7_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_i\(11),
      O => \data_out[27]_i_1__7_n_0\
    );
\data_out[27]_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => data_out10(0),
      I1 => \state__0\(1),
      I2 => \data_out_reg[31]_i_7__7_n_15\,
      I3 => \data_out[27]_i_3__7_n_0\,
      O => \data_out[27]_i_2__7_n_0\
    );
\data_out[27]_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__7_n_14\,
      I1 => \data_out_reg[31]_i_6__6_n_13\,
      I2 => data_out2,
      I3 => \data_out_reg[31]_i_6__6_n_15\,
      I4 => \data_out_reg[31]_i_6__6_n_14\,
      I5 => data_out3,
      O => \data_out[27]_i_3__7_n_0\
    );
\data_out[28]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__7_n_0\,
      I2 => \data_out[31]_i_5__7_n_0\,
      I3 => \data_out[28]_i_2__7_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_i\(12),
      O => \data_out[28]_i_1__7_n_0\
    );
\data_out[28]_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \data_out[31]_i_8__6_n_0\,
      I1 => \state__0\(1),
      I2 => \data_out_reg[31]_i_7__7_n_15\,
      I3 => data_out10(0),
      O => \data_out[28]_i_2__7_n_0\
    );
\data_out[29]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__7_n_0\,
      I2 => \data_out[31]_i_5__7_n_0\,
      I3 => \data_out[29]_i_2__7_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_i\(13),
      O => \data_out[29]_i_1__7_n_0\
    );
\data_out[29]_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \data_out[31]_i_8__6_n_0\,
      I1 => data_out10(0),
      I2 => \state__0\(1),
      I3 => \data_out_reg[31]_i_7__7_n_15\,
      O => \data_out[29]_i_2__7_n_0\
    );
\data_out[30]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__7_n_0\,
      I2 => \data_out[31]_i_5__7_n_0\,
      I3 => \data_out[30]_i_2__7_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_i\(14),
      O => \data_out[30]_i_1__7_n_0\
    );
\data_out[30]_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \data_out[31]_i_8__6_n_0\,
      I1 => \state__0\(1),
      I2 => data_out10(0),
      I3 => \data_out_reg[31]_i_7__7_n_15\,
      O => \data_out[30]_i_2__7_n_0\
    );
\data_out[31]_i_100__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__6_n_5\,
      O => \data_out[31]_i_100__7_n_0\
    );
\data_out[31]_i_101__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__6_n_5\,
      O => \data_out[31]_i_101__7_n_0\
    );
\data_out[31]_i_102__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__6_n_5\,
      O => data_out10(28)
    );
\data_out[31]_i_103__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__6_n_5\,
      O => \data_out[31]_i_103__7_n_0\
    );
\data_out[31]_i_104__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__6_n_5\,
      O => \data_out[31]_i_104__7_n_0\
    );
\data_out[31]_i_105__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__6_n_5\,
      O => \data_out[31]_i_105__7_n_0\
    );
\data_out[31]_i_106__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => oversample_offset_I(3),
      I1 => oversample_offset_I(1),
      I2 => oversample_offset_I(0),
      I3 => oversample_offset_I(2),
      O => \data_out[31]_i_106__7_n_0\
    );
\data_out[31]_i_107__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[2]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => \clk_counter_reg_n_0_[0]\,
      O => \data_out[31]_i_107__7_n_0\
    );
\data_out[31]_i_10__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => oversample_offset_I(6),
      I1 => \clk_counter[6]_i_2__7_n_0\,
      O => \data_out[31]_i_10__6_n_0\
    );
\data_out[31]_i_11__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => oversample_offset_I(5),
      I1 => \clk_counter[5]_i_2__7_n_0\,
      O => \data_out[31]_i_11__6_n_0\
    );
\data_out[31]_i_12__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => oversample_offset_I(5),
      I1 => \clk_counter[5]_i_2__7_n_0\,
      O => \data_out[31]_i_12__7_n_0\
    );
\data_out[31]_i_13__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888882"
    )
        port map (
      I0 => oversample_offset_I(3),
      I1 => \clk_counter_reg_n_0_[3]\,
      I2 => \clk_counter_reg_n_0_[0]\,
      I3 => \clk_counter_reg_n_0_[1]\,
      I4 => \clk_counter_reg_n_0_[2]\,
      O => \data_out[31]_i_13__7_n_0\
    );
\data_out[31]_i_14__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[0]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => \clk_counter_reg_n_0_[2]\,
      O => \data_out[31]_i_14__6_n_0\
    );
\data_out[31]_i_15__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[0]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      O => \data_out[31]_i_15__7_n_0\
    );
\data_out[31]_i_16__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[0]\,
      O => \data_out[31]_i_16__7_n_0\
    );
\data_out[31]_i_17__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \data_out[31]_i_10__6_n_0\,
      I1 => \clk_counter[7]_i_2__7_n_0\,
      I2 => oversample_offset_I(7),
      O => \data_out[31]_i_17__7_n_0\
    );
\data_out[31]_i_18__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => oversample_offset_I(6),
      I1 => \clk_counter[6]_i_2__7_n_0\,
      I2 => \data_out[31]_i_11__6_n_0\,
      O => \data_out[31]_i_18__7_n_0\
    );
\data_out[31]_i_19__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9699"
    )
        port map (
      I0 => oversample_offset_I(5),
      I1 => \clk_counter[5]_i_2__7_n_0\,
      I2 => \clk_counter[4]_i_2__7_n_0\,
      I3 => oversample_offset_I(4),
      O => \data_out[31]_i_19__7_n_0\
    );
\data_out[31]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__7_n_0\,
      I2 => \data_out[31]_i_4__7_n_0\,
      I3 => \data_out[31]_i_5__7_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_i\(15),
      O => \data_out[31]_i_1__7_n_0\
    );
\data_out[31]_i_20__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \data_out[31]_i_13__7_n_0\,
      I1 => \clk_counter[4]_i_2__7_n_0\,
      I2 => oversample_offset_I(4),
      O => \data_out[31]_i_20__7_n_0\
    );
\data_out[31]_i_21__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA955565556AAA9"
    )
        port map (
      I0 => oversample_offset_I(2),
      I1 => \clk_counter_reg_n_0_[2]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[0]\,
      I4 => \clk_counter_reg_n_0_[3]\,
      I5 => oversample_offset_I(3),
      O => \data_out[31]_i_21__7_n_0\
    );
\data_out[31]_i_22__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A956"
    )
        port map (
      I0 => oversample_offset_I(2),
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[2]\,
      O => \data_out[31]_i_22__7_n_0\
    );
\data_out[31]_i_23__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[1]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => oversample_offset_I(1),
      O => \data_out[31]_i_23__6_n_0\
    );
\data_out[31]_i_24__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => oversample_offset_I(0),
      I1 => \clk_counter_reg_n_0_[0]\,
      O => \data_out[31]_i_24__7_n_0\
    );
\data_out[31]_i_25__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__6_n_5\,
      O => \data_out[31]_i_25__7_n_0\
    );
\data_out[31]_i_26__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__6_n_5\,
      O => \data_out[31]_i_26__7_n_0\
    );
\data_out[31]_i_28__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(6),
      O => \data_out[31]_i_28__7_n_0\
    );
\data_out[31]_i_29__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(5),
      O => \data_out[31]_i_29__7_n_0\
    );
\data_out[31]_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => MISO_I,
      I1 => \^q\(0),
      I2 => \state__0\(1),
      O => data_out1_in(31)
    );
\data_out[31]_i_30__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(4),
      O => \data_out[31]_i_30__7_n_0\
    );
\data_out[31]_i_31__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(3),
      O => \data_out[31]_i_31__7_n_0\
    );
\data_out[31]_i_32__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(2),
      O => \data_out[31]_i_32__7_n_0\
    );
\data_out[31]_i_33__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(1),
      O => \data_out[31]_i_33__6_n_0\
    );
\data_out[31]_i_36__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__7_n_11\,
      I1 => \data_out_reg[31]_i_65__7_n_11\,
      I2 => \data_out_reg[31]_i_66__7_n_15\,
      I3 => \data_out_reg[31]_i_66__7_n_10\,
      O => \data_out[31]_i_36__7_n_0\
    );
\data_out[31]_i_37__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \data_out_reg[31]_i_65__7_n_13\,
      I1 => \data_out_reg[31]_i_65__7_n_10\,
      I2 => \data_out_reg[31]_i_67__7_n_3\,
      I3 => \data_out_reg[31]_i_7__7_n_8\,
      O => \data_out[31]_i_37__7_n_0\
    );
\data_out[31]_i_38__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \data_out_reg[31]_i_67__7_n_13\,
      I1 => \data_out_reg[31]_i_67__7_n_12\,
      I2 => \data_out_reg[31]_i_7__7_n_12\,
      I3 => \data_out_reg[31]_i_66__7_n_8\,
      O => \data_out[31]_i_38__7_n_0\
    );
\data_out[31]_i_39__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__7_n_9\,
      I1 => \data_out_reg[31]_i_67__7_n_14\,
      I2 => \data_out_reg[31]_i_7__7_n_10\,
      I3 => \data_out_reg[31]_i_65__7_n_14\,
      O => \data_out[31]_i_39__7_n_0\
    );
\data_out[31]_i_3__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \^q\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      O => \data_out[31]_i_3__7_n_0\
    );
\data_out[31]_i_40__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \data_out_reg[31]_i_66__7_n_13\,
      I1 => \data_out_reg[31]_i_66__7_n_11\,
      I2 => \data_out_reg[31]_i_65__7_n_9\,
      I3 => \data_out_reg[31]_i_67__7_n_15\,
      O => \data_out[31]_i_40__7_n_0\
    );
\data_out[31]_i_41__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \data_out_reg[31]_i_65__7_n_15\,
      I1 => \data_out_reg[31]_i_66__7_n_9\,
      I2 => \data_out_reg[31]_i_66__7_n_12\,
      I3 => \data_out_reg[31]_i_65__7_n_12\,
      I4 => \data_out_reg[31]_i_66__7_n_14\,
      I5 => \data_out_reg[31]_i_65__7_n_8\,
      O => \data_out[31]_i_41__7_n_0\
    );
\data_out[31]_i_42__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_counter[8]_i_3__7_n_0\,
      O => \data_out[31]_i_42__6_n_0\
    );
\data_out[31]_i_43__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => oversample_offset_I(7),
      I1 => \clk_counter[7]_i_2__7_n_0\,
      O => \data_out[31]_i_43__7_n_0\
    );
\data_out[31]_i_44__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002FFFD"
    )
        port map (
      I0 => \clk_counter[8]_i_4__6_n_0\,
      I1 => \clk_counter_reg_n_0_[6]\,
      I2 => \clk_counter_reg_n_0_[7]\,
      I3 => \clk_counter_reg_n_0_[5]\,
      I4 => \clk_counter_reg_n_0_[8]\,
      O => \data_out[31]_i_44__7_n_0\
    );
\data_out[31]_i_45__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \clk_counter[7]_i_2__7_n_0\,
      I1 => oversample_offset_I(7),
      I2 => \clk_counter[8]_i_3__7_n_0\,
      O => \data_out[31]_i_45__7_n_0\
    );
\data_out[31]_i_46__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => oversample_offset_I(7),
      I1 => \data_out[31]_i_68__6_n_0\,
      I2 => \clk_counter[8]_i_3__7_n_0\,
      O => \data_out[31]_i_46__7_n_0\
    );
\data_out[31]_i_47__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"157C0154"
    )
        port map (
      I0 => \clk_counter[7]_i_2__7_n_0\,
      I1 => oversample_offset_I(6),
      I2 => \data_out[31]_i_69__7_n_0\,
      I3 => oversample_offset_I(7),
      I4 => \clk_counter[6]_i_2__7_n_0\,
      O => \data_out[31]_i_47__7_n_0\
    );
\data_out[31]_i_48__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"751C5104"
    )
        port map (
      I0 => \clk_counter[5]_i_2__7_n_0\,
      I1 => oversample_offset_I(4),
      I2 => \data_out[31]_i_70__7_n_0\,
      I3 => oversample_offset_I(5),
      I4 => \clk_counter[4]_i_2__7_n_0\,
      O => \data_out[31]_i_48__7_n_0\
    );
\data_out[31]_i_49__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E000006061E1E7E"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[2]\,
      I1 => \clk_counter[6]_i_3__6_n_0\,
      I2 => \clk_counter_reg_n_0_[3]\,
      I3 => oversample_offset_I(1),
      I4 => oversample_offset_I(2),
      I5 => oversample_offset_I(3),
      O => \data_out[31]_i_49__7_n_0\
    );
\data_out[31]_i_4__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => data_out10(0),
      I1 => \state__0\(1),
      I2 => \data_out_reg[31]_i_7__7_n_15\,
      I3 => \data_out[31]_i_8__6_n_0\,
      O => \data_out[31]_i_4__7_n_0\
    );
\data_out[31]_i_50__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7C04"
    )
        port map (
      I0 => oversample_offset_I(0),
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => oversample_offset_I(1),
      O => \data_out[31]_i_50__7_n_0\
    );
\data_out[31]_i_51__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \clk_counter[8]_i_3__7_n_0\,
      I1 => oversample_offset_I(7),
      I2 => \data_out[31]_i_68__6_n_0\,
      O => \data_out[31]_i_51__7_n_0\
    );
\data_out[31]_i_52__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60090660"
    )
        port map (
      I0 => oversample_offset_I(7),
      I1 => \clk_counter[7]_i_2__7_n_0\,
      I2 => oversample_offset_I(6),
      I3 => \data_out[31]_i_69__7_n_0\,
      I4 => \clk_counter[6]_i_2__7_n_0\,
      O => \data_out[31]_i_52__7_n_0\
    );
\data_out[31]_i_53__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888882222222"
    )
        port map (
      I0 => \data_out[31]_i_71__7_n_0\,
      I1 => oversample_offset_I(4),
      I2 => oversample_offset_I(3),
      I3 => oversample_offset_I(1),
      I4 => oversample_offset_I(2),
      I5 => \clk_counter[4]_i_2__7_n_0\,
      O => \data_out[31]_i_53__7_n_0\
    );
\data_out[31]_i_54__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9006066006606009"
    )
        port map (
      I0 => oversample_offset_I(3),
      I1 => \clk_counter_reg_n_0_[3]\,
      I2 => oversample_offset_I(1),
      I3 => oversample_offset_I(2),
      I4 => \clk_counter_reg_n_0_[2]\,
      I5 => \clk_counter[6]_i_3__6_n_0\,
      O => \data_out[31]_i_54__7_n_0\
    );
\data_out[31]_i_55__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9006"
    )
        port map (
      I0 => oversample_offset_I(1),
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => oversample_offset_I(0),
      I3 => \clk_counter_reg_n_0_[0]\,
      O => \data_out[31]_i_55__7_n_0\
    );
\data_out[31]_i_57__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__7_n_0\,
      I1 => oversample_offset_I(6),
      I2 => oversample_offset_I(7),
      O => \data_out[31]_i_57__7_n_0\
    );
\data_out[31]_i_58__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__7_n_0\,
      I1 => oversample_offset_I(6),
      I2 => oversample_offset_I(7),
      O => \data_out[31]_i_58__7_n_0\
    );
\data_out[31]_i_59__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__7_n_0\,
      I1 => oversample_offset_I(6),
      I2 => oversample_offset_I(7),
      O => \data_out[31]_i_59__7_n_0\
    );
\data_out[31]_i_5__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__7_n_13\,
      I1 => \data_out[31]_i_9__7_n_0\,
      O => \data_out[31]_i_5__7_n_0\
    );
\data_out[31]_i_60__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__7_n_0\,
      I1 => oversample_offset_I(6),
      I2 => oversample_offset_I(7),
      O => \data_out[31]_i_60__6_n_0\
    );
\data_out[31]_i_61__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__7_n_0\,
      I1 => oversample_offset_I(6),
      I2 => oversample_offset_I(7),
      O => \data_out[31]_i_61__7_n_0\
    );
\data_out[31]_i_62__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__7_n_0\,
      I1 => oversample_offset_I(6),
      I2 => oversample_offset_I(7),
      O => \data_out[31]_i_62__7_n_0\
    );
\data_out[31]_i_63__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__7_n_0\,
      I1 => oversample_offset_I(6),
      I2 => oversample_offset_I(7),
      O => \data_out[31]_i_63__7_n_0\
    );
\data_out[31]_i_64__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__7_n_0\,
      I1 => oversample_offset_I(6),
      I2 => oversample_offset_I(7),
      O => \data_out[31]_i_64__7_n_0\
    );
\data_out[31]_i_68__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000015555555"
    )
        port map (
      I0 => oversample_offset_I(6),
      I1 => oversample_offset_I(4),
      I2 => oversample_offset_I(3),
      I3 => oversample_offset_I(1),
      I4 => oversample_offset_I(2),
      I5 => oversample_offset_I(5),
      O => \data_out[31]_i_68__6_n_0\
    );
\data_out[31]_i_69__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => oversample_offset_I(5),
      I1 => oversample_offset_I(2),
      I2 => oversample_offset_I(1),
      I3 => oversample_offset_I(3),
      I4 => oversample_offset_I(4),
      O => \data_out[31]_i_69__7_n_0\
    );
\data_out[31]_i_70__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => oversample_offset_I(2),
      I1 => oversample_offset_I(1),
      I2 => oversample_offset_I(3),
      O => \data_out[31]_i_70__7_n_0\
    );
\data_out[31]_i_71__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA95555555"
    )
        port map (
      I0 => \clk_counter[5]_i_2__7_n_0\,
      I1 => oversample_offset_I(4),
      I2 => oversample_offset_I(3),
      I3 => oversample_offset_I(1),
      I4 => oversample_offset_I(2),
      I5 => oversample_offset_I(5),
      O => \data_out[31]_i_71__7_n_0\
    );
\data_out[31]_i_72__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \data_out[31]_i_85__7_n_0\,
      I1 => oversample_offset_I(6),
      I2 => oversample_offset_I(7),
      I3 => \clk_counter[8]_i_3__7_n_0\,
      O => \data_out[31]_i_72__7_n_0\
    );
\data_out[31]_i_73__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A802EA83"
    )
        port map (
      I0 => \clk_counter[7]_i_2__7_n_0\,
      I1 => oversample_offset_I(6),
      I2 => \data_out[31]_i_85__7_n_0\,
      I3 => oversample_offset_I(7),
      I4 => \clk_counter[6]_i_2__7_n_0\,
      O => \data_out[31]_i_73__7_n_0\
    );
\data_out[31]_i_74__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A883EA"
    )
        port map (
      I0 => \clk_counter[5]_i_2__7_n_0\,
      I1 => oversample_offset_I(4),
      I2 => \data_out[31]_i_106__7_n_0\,
      I3 => oversample_offset_I(5),
      I4 => \clk_counter[4]_i_2__7_n_0\,
      O => \data_out[31]_i_74__7_n_0\
    );
\data_out[31]_i_75__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA80002EEEA8883"
    )
        port map (
      I0 => \MOSI_i_11__7_n_0\,
      I1 => oversample_offset_I(2),
      I2 => oversample_offset_I(0),
      I3 => oversample_offset_I(1),
      I4 => oversample_offset_I(3),
      I5 => \data_out[31]_i_107__7_n_0\,
      O => \data_out[31]_i_75__7_n_0\
    );
\data_out[31]_i_76__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8247"
    )
        port map (
      I0 => oversample_offset_I(1),
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => \clk_counter_reg_n_0_[0]\,
      I3 => oversample_offset_I(0),
      O => \data_out[31]_i_76__6_n_0\
    );
\data_out[31]_i_77__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__7_n_0\,
      I1 => oversample_offset_I(6),
      I2 => oversample_offset_I(7),
      O => \data_out[31]_i_77__7_n_0\
    );
\data_out[31]_i_78__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__7_n_0\,
      I1 => oversample_offset_I(6),
      I2 => oversample_offset_I(7),
      O => \data_out[31]_i_78__7_n_0\
    );
\data_out[31]_i_79__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__7_n_0\,
      I1 => oversample_offset_I(6),
      I2 => oversample_offset_I(7),
      O => \data_out[31]_i_79__7_n_0\
    );
\data_out[31]_i_80__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \data_out[31]_i_85__7_n_0\,
      I1 => oversample_offset_I(6),
      I2 => oversample_offset_I(7),
      I3 => \clk_counter[8]_i_3__7_n_0\,
      O => \data_out[31]_i_80__7_n_0\
    );
\data_out[31]_i_81__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60090660"
    )
        port map (
      I0 => oversample_offset_I(7),
      I1 => \clk_counter[7]_i_2__7_n_0\,
      I2 => oversample_offset_I(6),
      I3 => \data_out[31]_i_85__7_n_0\,
      I4 => \clk_counter[6]_i_2__7_n_0\,
      O => \data_out[31]_i_81__7_n_0\
    );
\data_out[31]_i_82__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90060990"
    )
        port map (
      I0 => oversample_offset_I(5),
      I1 => \clk_counter[5]_i_2__7_n_0\,
      I2 => oversample_offset_I(4),
      I3 => \data_out[31]_i_106__7_n_0\,
      I4 => \clk_counter[4]_i_2__7_n_0\,
      O => \data_out[31]_i_82__6_n_0\
    );
\data_out[31]_i_83__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9090900609090990"
    )
        port map (
      I0 => oversample_offset_I(3),
      I1 => \MOSI_i_18__7_n_0\,
      I2 => oversample_offset_I(2),
      I3 => oversample_offset_I(0),
      I4 => oversample_offset_I(1),
      I5 => \data_out[31]_i_107__7_n_0\,
      O => \data_out[31]_i_83__7_n_0\
    );
\data_out[31]_i_84__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2814"
    )
        port map (
      I0 => oversample_offset_I(1),
      I1 => oversample_offset_I(0),
      I2 => \clk_counter_reg_n_0_[0]\,
      I3 => \clk_counter_reg_n_0_[1]\,
      O => \data_out[31]_i_84__6_n_0\
    );
\data_out[31]_i_85__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => oversample_offset_I(5),
      I1 => oversample_offset_I(3),
      I2 => oversample_offset_I(1),
      I3 => oversample_offset_I(0),
      I4 => oversample_offset_I(2),
      I5 => oversample_offset_I(4),
      O => \data_out[31]_i_85__7_n_0\
    );
\data_out[31]_i_86__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__6_n_5\,
      O => \data_out[31]_i_86__6_n_0\
    );
\data_out[31]_i_87__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__6_n_5\,
      O => \data_out[31]_i_87__7_n_0\
    );
\data_out[31]_i_88__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__6_n_5\,
      O => \data_out[31]_i_88__7_n_0\
    );
\data_out[31]_i_89__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__6_n_5\,
      O => \data_out[31]_i_89__7_n_0\
    );
\data_out[31]_i_8__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__7_n_14\,
      I1 => \data_out_reg[31]_i_6__6_n_13\,
      I2 => data_out2,
      I3 => \data_out_reg[31]_i_6__6_n_15\,
      I4 => \data_out_reg[31]_i_6__6_n_14\,
      I5 => data_out3,
      O => \data_out[31]_i_8__6_n_0\
    );
\data_out[31]_i_90__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__6_n_5\,
      O => \data_out[31]_i_90__7_n_0\
    );
\data_out[31]_i_91__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__6_n_5\,
      O => \data_out[31]_i_91__7_n_0\
    );
\data_out[31]_i_92__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__6_n_5\,
      O => \data_out[31]_i_92__7_n_0\
    );
\data_out[31]_i_93__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__6_n_5\,
      O => \data_out[31]_i_93__7_n_0\
    );
\data_out[31]_i_94__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__6_n_5\,
      O => \data_out[31]_i_94__7_n_0\
    );
\data_out[31]_i_95__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__6_n_5\,
      O => \data_out[31]_i_95__7_n_0\
    );
\data_out[31]_i_96__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__6_n_5\,
      O => \data_out[31]_i_96__7_n_0\
    );
\data_out[31]_i_97__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__6_n_5\,
      O => \data_out[31]_i_97__7_n_0\
    );
\data_out[31]_i_98__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__6_n_5\,
      O => \data_out[31]_i_98__7_n_0\
    );
\data_out[31]_i_99__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__6_n_5\,
      O => \data_out[31]_i_99__7_n_0\
    );
\data_out[31]_i_9__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \data_out[31]_i_36__7_n_0\,
      I1 => \data_out[31]_i_37__7_n_0\,
      I2 => \data_out[31]_i_38__7_n_0\,
      I3 => \data_out[31]_i_39__7_n_0\,
      I4 => \data_out[31]_i_40__7_n_0\,
      I5 => \data_out[31]_i_41__7_n_0\,
      O => \data_out[31]_i_9__7_n_0\
    );
\data_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[16]_i_1__7_n_0\,
      Q => \^data_out_i\(0),
      R => SS(0)
    );
\data_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[17]_i_1__7_n_0\,
      Q => \^data_out_i\(1),
      R => SS(0)
    );
\data_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[18]_i_1__7_n_0\,
      Q => \^data_out_i\(2),
      R => SS(0)
    );
\data_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[19]_i_1__7_n_0\,
      Q => \^data_out_i\(3),
      R => SS(0)
    );
\data_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[20]_i_1__7_n_0\,
      Q => \^data_out_i\(4),
      R => SS(0)
    );
\data_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[21]_i_1__7_n_0\,
      Q => \^data_out_i\(5),
      R => SS(0)
    );
\data_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[22]_i_1__7_n_0\,
      Q => \^data_out_i\(6),
      R => SS(0)
    );
\data_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[23]_i_1__7_n_0\,
      Q => \^data_out_i\(7),
      R => SS(0)
    );
\data_out_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[24]_i_1__7_n_0\,
      Q => \^data_out_i\(8),
      R => SS(0)
    );
\data_out_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[25]_i_1__7_n_0\,
      Q => \^data_out_i\(9),
      R => SS(0)
    );
\data_out_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[26]_i_1__7_n_0\,
      Q => \^data_out_i\(10),
      R => SS(0)
    );
\data_out_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[27]_i_1__7_n_0\,
      Q => \^data_out_i\(11),
      R => SS(0)
    );
\data_out_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[28]_i_1__7_n_0\,
      Q => \^data_out_i\(12),
      R => SS(0)
    );
\data_out_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[29]_i_1__7_n_0\,
      Q => \^data_out_i\(13),
      R => SS(0)
    );
\data_out_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[30]_i_1__7_n_0\,
      Q => \^data_out_i\(14),
      R => SS(0)
    );
\data_out_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[31]_i_1__7_n_0\,
      Q => \^data_out_i\(15),
      R => SS(0)
    );
\data_out_reg[31]_i_27__6\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_6__6_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_data_out_reg[31]_i_27__6_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \data_out_reg[31]_i_27__6_n_5\,
      CO(1) => \NLW_data_out_reg[31]_i_27__6_CO_UNCONNECTED\(1),
      CO(0) => \data_out_reg[31]_i_27__6_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1) => \data_out[31]_i_42__6_n_0\,
      DI(0) => \data_out[31]_i_43__7_n_0\,
      O(7 downto 2) => \NLW_data_out_reg[31]_i_27__6_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => data_out10(6 downto 5),
      S(7 downto 2) => B"000001",
      S(1) => \data_out[31]_i_44__7_n_0\,
      S(0) => \data_out[31]_i_45__7_n_0\
    );
\data_out_reg[31]_i_34__6\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_data_out_reg[31]_i_34__6_CO_UNCONNECTED\(7 downto 5),
      CO(4) => data_out2,
      CO(3) => \data_out_reg[31]_i_34__6_n_4\,
      CO(2) => \data_out_reg[31]_i_34__6_n_5\,
      CO(1) => \data_out_reg[31]_i_34__6_n_6\,
      CO(0) => \data_out_reg[31]_i_34__6_n_7\,
      DI(7 downto 5) => B"000",
      DI(4) => \data_out[31]_i_46__7_n_0\,
      DI(3) => \data_out[31]_i_47__7_n_0\,
      DI(2) => \data_out[31]_i_48__7_n_0\,
      DI(1) => \data_out[31]_i_49__7_n_0\,
      DI(0) => \data_out[31]_i_50__7_n_0\,
      O(7 downto 0) => \NLW_data_out_reg[31]_i_34__6_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => \data_out[31]_i_51__7_n_0\,
      S(3) => \data_out[31]_i_52__7_n_0\,
      S(2) => \data_out[31]_i_53__7_n_0\,
      S(1) => \data_out[31]_i_54__7_n_0\,
      S(0) => \data_out[31]_i_55__7_n_0\
    );
\data_out_reg[31]_i_35__6\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_56__6_n_0\,
      CI_TOP => '0',
      CO(7) => data_out3,
      CO(6) => \data_out_reg[31]_i_35__6_n_1\,
      CO(5) => \data_out_reg[31]_i_35__6_n_2\,
      CO(4) => \data_out_reg[31]_i_35__6_n_3\,
      CO(3) => \data_out_reg[31]_i_35__6_n_4\,
      CO(2) => \data_out_reg[31]_i_35__6_n_5\,
      CO(1) => \data_out_reg[31]_i_35__6_n_6\,
      CO(0) => \data_out_reg[31]_i_35__6_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_data_out_reg[31]_i_35__6_O_UNCONNECTED\(7 downto 0),
      S(7) => \data_out[31]_i_57__7_n_0\,
      S(6) => \data_out[31]_i_58__7_n_0\,
      S(5) => \data_out[31]_i_59__7_n_0\,
      S(4) => \data_out[31]_i_60__6_n_0\,
      S(3) => \data_out[31]_i_61__7_n_0\,
      S(2) => \data_out[31]_i_62__7_n_0\,
      S(1) => \data_out[31]_i_63__7_n_0\,
      S(0) => \data_out[31]_i_64__7_n_0\
    );
\data_out_reg[31]_i_56__6\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_56__6_n_0\,
      CO(6) => \data_out_reg[31]_i_56__6_n_1\,
      CO(5) => \data_out_reg[31]_i_56__6_n_2\,
      CO(4) => \data_out_reg[31]_i_56__6_n_3\,
      CO(3) => \data_out_reg[31]_i_56__6_n_4\,
      CO(2) => \data_out_reg[31]_i_56__6_n_5\,
      CO(1) => \data_out_reg[31]_i_56__6_n_6\,
      CO(0) => \data_out_reg[31]_i_56__6_n_7\,
      DI(7 downto 5) => B"000",
      DI(4) => \data_out[31]_i_72__7_n_0\,
      DI(3) => \data_out[31]_i_73__7_n_0\,
      DI(2) => \data_out[31]_i_74__7_n_0\,
      DI(1) => \data_out[31]_i_75__7_n_0\,
      DI(0) => \data_out[31]_i_76__6_n_0\,
      O(7 downto 0) => \NLW_data_out_reg[31]_i_56__6_O_UNCONNECTED\(7 downto 0),
      S(7) => \data_out[31]_i_77__7_n_0\,
      S(6) => \data_out[31]_i_78__7_n_0\,
      S(5) => \data_out[31]_i_79__7_n_0\,
      S(4) => \data_out[31]_i_80__7_n_0\,
      S(3) => \data_out[31]_i_81__7_n_0\,
      S(2) => \data_out[31]_i_82__6_n_0\,
      S(1) => \data_out[31]_i_83__7_n_0\,
      S(0) => \data_out[31]_i_84__6_n_0\
    );
\data_out_reg[31]_i_65__7\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_7__7_n_0\,
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_65__7_n_0\,
      CO(6) => \data_out_reg[31]_i_65__7_n_1\,
      CO(5) => \data_out_reg[31]_i_65__7_n_2\,
      CO(4) => \data_out_reg[31]_i_65__7_n_3\,
      CO(3) => \data_out_reg[31]_i_65__7_n_4\,
      CO(2) => \data_out_reg[31]_i_65__7_n_5\,
      CO(1) => \data_out_reg[31]_i_65__7_n_6\,
      CO(0) => \data_out_reg[31]_i_65__7_n_7\,
      DI(7) => \data_out[31]_i_86__6_n_0\,
      DI(6) => \data_out[31]_i_87__7_n_0\,
      DI(5) => \data_out[31]_i_88__7_n_0\,
      DI(4) => \data_out[31]_i_89__7_n_0\,
      DI(3) => \data_out[31]_i_90__7_n_0\,
      DI(2) => \data_out[31]_i_91__7_n_0\,
      DI(1) => \data_out[31]_i_92__7_n_0\,
      DI(0) => \data_out[31]_i_93__7_n_0\,
      O(7) => \data_out_reg[31]_i_65__7_n_8\,
      O(6) => \data_out_reg[31]_i_65__7_n_9\,
      O(5) => \data_out_reg[31]_i_65__7_n_10\,
      O(4) => \data_out_reg[31]_i_65__7_n_11\,
      O(3) => \data_out_reg[31]_i_65__7_n_12\,
      O(2) => \data_out_reg[31]_i_65__7_n_13\,
      O(1) => \data_out_reg[31]_i_65__7_n_14\,
      O(0) => \data_out_reg[31]_i_65__7_n_15\,
      S(7) => \data_out_reg[31]_i_27__6_n_5\,
      S(6) => \data_out_reg[31]_i_27__6_n_5\,
      S(5) => \data_out_reg[31]_i_27__6_n_5\,
      S(4) => \data_out_reg[31]_i_27__6_n_5\,
      S(3) => \data_out_reg[31]_i_27__6_n_5\,
      S(2) => \data_out_reg[31]_i_27__6_n_5\,
      S(1) => \data_out_reg[31]_i_27__6_n_5\,
      S(0) => \data_out_reg[31]_i_27__6_n_5\
    );
\data_out_reg[31]_i_66__7\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_65__7_n_0\,
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_66__7_n_0\,
      CO(6) => \data_out_reg[31]_i_66__7_n_1\,
      CO(5) => \data_out_reg[31]_i_66__7_n_2\,
      CO(4) => \data_out_reg[31]_i_66__7_n_3\,
      CO(3) => \data_out_reg[31]_i_66__7_n_4\,
      CO(2) => \data_out_reg[31]_i_66__7_n_5\,
      CO(1) => \data_out_reg[31]_i_66__7_n_6\,
      CO(0) => \data_out_reg[31]_i_66__7_n_7\,
      DI(7) => \data_out[31]_i_94__7_n_0\,
      DI(6) => \data_out[31]_i_95__7_n_0\,
      DI(5) => \data_out[31]_i_96__7_n_0\,
      DI(4) => \data_out[31]_i_97__7_n_0\,
      DI(3) => \data_out[31]_i_98__7_n_0\,
      DI(2) => \data_out[31]_i_99__7_n_0\,
      DI(1) => \data_out[31]_i_100__7_n_0\,
      DI(0) => \data_out[31]_i_101__7_n_0\,
      O(7) => \data_out_reg[31]_i_66__7_n_8\,
      O(6) => \data_out_reg[31]_i_66__7_n_9\,
      O(5) => \data_out_reg[31]_i_66__7_n_10\,
      O(4) => \data_out_reg[31]_i_66__7_n_11\,
      O(3) => \data_out_reg[31]_i_66__7_n_12\,
      O(2) => \data_out_reg[31]_i_66__7_n_13\,
      O(1) => \data_out_reg[31]_i_66__7_n_14\,
      O(0) => \data_out_reg[31]_i_66__7_n_15\,
      S(7) => \data_out_reg[31]_i_27__6_n_5\,
      S(6) => \data_out_reg[31]_i_27__6_n_5\,
      S(5) => \data_out_reg[31]_i_27__6_n_5\,
      S(4) => \data_out_reg[31]_i_27__6_n_5\,
      S(3) => \data_out_reg[31]_i_27__6_n_5\,
      S(2) => \data_out_reg[31]_i_27__6_n_5\,
      S(1) => \data_out_reg[31]_i_27__6_n_5\,
      S(0) => \data_out_reg[31]_i_27__6_n_5\
    );
\data_out_reg[31]_i_67__7\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_66__7_n_0\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_data_out_reg[31]_i_67__7_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \data_out_reg[31]_i_67__7_n_3\,
      CO(3) => \NLW_data_out_reg[31]_i_67__7_CO_UNCONNECTED\(3),
      CO(2) => \data_out_reg[31]_i_67__7_n_5\,
      CO(1) => \data_out_reg[31]_i_67__7_n_6\,
      CO(0) => \data_out_reg[31]_i_67__7_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => data_out10(28),
      DI(2) => \data_out[31]_i_103__7_n_0\,
      DI(1) => \data_out[31]_i_104__7_n_0\,
      DI(0) => \data_out[31]_i_105__7_n_0\,
      O(7 downto 4) => \NLW_data_out_reg[31]_i_67__7_O_UNCONNECTED\(7 downto 4),
      O(3) => \data_out_reg[31]_i_67__7_n_12\,
      O(2) => \data_out_reg[31]_i_67__7_n_13\,
      O(1) => \data_out_reg[31]_i_67__7_n_14\,
      O(0) => \data_out_reg[31]_i_67__7_n_15\,
      S(7 downto 4) => B"0001",
      S(3) => \data_out_reg[31]_i_27__6_n_5\,
      S(2) => \data_out_reg[31]_i_27__6_n_5\,
      S(1) => \data_out_reg[31]_i_27__6_n_5\,
      S(0) => \data_out_reg[31]_i_27__6_n_5\
    );
\data_out_reg[31]_i_6__6\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_6__6_n_0\,
      CO(6) => \data_out_reg[31]_i_6__6_n_1\,
      CO(5) => \data_out_reg[31]_i_6__6_n_2\,
      CO(4) => \data_out_reg[31]_i_6__6_n_3\,
      CO(3) => \data_out_reg[31]_i_6__6_n_4\,
      CO(2) => \data_out_reg[31]_i_6__6_n_5\,
      CO(1) => \data_out_reg[31]_i_6__6_n_6\,
      CO(0) => \data_out_reg[31]_i_6__6_n_7\,
      DI(7) => \data_out[31]_i_10__6_n_0\,
      DI(6) => \data_out[31]_i_11__6_n_0\,
      DI(5) => \data_out[31]_i_12__7_n_0\,
      DI(4) => \data_out[31]_i_13__7_n_0\,
      DI(3) => oversample_offset_I(2),
      DI(2) => \data_out[31]_i_14__6_n_0\,
      DI(1) => \data_out[31]_i_15__7_n_0\,
      DI(0) => \data_out[31]_i_16__7_n_0\,
      O(7 downto 3) => data_out10(4 downto 0),
      O(2) => \data_out_reg[31]_i_6__6_n_13\,
      O(1) => \data_out_reg[31]_i_6__6_n_14\,
      O(0) => \data_out_reg[31]_i_6__6_n_15\,
      S(7) => \data_out[31]_i_17__7_n_0\,
      S(6) => \data_out[31]_i_18__7_n_0\,
      S(5) => \data_out[31]_i_19__7_n_0\,
      S(4) => \data_out[31]_i_20__7_n_0\,
      S(3) => \data_out[31]_i_21__7_n_0\,
      S(2) => \data_out[31]_i_22__7_n_0\,
      S(1) => \data_out[31]_i_23__6_n_0\,
      S(0) => \data_out[31]_i_24__7_n_0\
    );
\data_out_reg[31]_i_7__7\: unisim.vcomponents.CARRY8
     port map (
      CI => data_out10(0),
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_7__7_n_0\,
      CO(6) => \data_out_reg[31]_i_7__7_n_1\,
      CO(5) => \data_out_reg[31]_i_7__7_n_2\,
      CO(4) => \data_out_reg[31]_i_7__7_n_3\,
      CO(3) => \data_out_reg[31]_i_7__7_n_4\,
      CO(2) => \data_out_reg[31]_i_7__7_n_5\,
      CO(1) => \data_out_reg[31]_i_7__7_n_6\,
      CO(0) => \data_out_reg[31]_i_7__7_n_7\,
      DI(7) => \data_out[31]_i_25__7_n_0\,
      DI(6) => \data_out[31]_i_26__7_n_0\,
      DI(5 downto 0) => data_out10(6 downto 1),
      O(7) => \data_out_reg[31]_i_7__7_n_8\,
      O(6) => \data_out_reg[31]_i_7__7_n_9\,
      O(5) => \data_out_reg[31]_i_7__7_n_10\,
      O(4) => \data_out_reg[31]_i_7__7_n_11\,
      O(3) => \data_out_reg[31]_i_7__7_n_12\,
      O(2) => \data_out_reg[31]_i_7__7_n_13\,
      O(1) => \data_out_reg[31]_i_7__7_n_14\,
      O(0) => \data_out_reg[31]_i_7__7_n_15\,
      S(7) => \data_out_reg[31]_i_27__6_n_5\,
      S(6) => \data_out_reg[31]_i_27__6_n_5\,
      S(5) => \data_out[31]_i_28__7_n_0\,
      S(4) => \data_out[31]_i_29__7_n_0\,
      S(3) => \data_out[31]_i_30__7_n_0\,
      S(2) => \data_out[31]_i_31__7_n_0\,
      S(1) => \data_out[31]_i_32__7_n_0\,
      S(0) => \data_out[31]_i_33__6_n_0\
    );
\done_cs_hold_counter[0]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \done_cs_hold_counter[3]_i_2__7_n_0\,
      I1 => \done_cs_hold_counter_reg_n_0_[0]\,
      O => \done_cs_hold_counter[0]_i_1__7_n_0\
    );
\done_cs_hold_counter[1]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \done_cs_hold_counter[3]_i_2__7_n_0\,
      I1 => \done_cs_hold_counter_reg_n_0_[1]\,
      I2 => \done_cs_hold_counter_reg_n_0_[0]\,
      O => \done_cs_hold_counter[1]_i_1__7_n_0\
    );
\done_cs_hold_counter[2]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A802"
    )
        port map (
      I0 => \done_cs_hold_counter[3]_i_2__7_n_0\,
      I1 => \done_cs_hold_counter_reg_n_0_[0]\,
      I2 => \done_cs_hold_counter_reg_n_0_[1]\,
      I3 => \done_cs_hold_counter_reg_n_0_[2]\,
      O => \done_cs_hold_counter[2]_i_1__7_n_0\
    );
\done_cs_hold_counter[3]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80002"
    )
        port map (
      I0 => \done_cs_hold_counter[3]_i_2__7_n_0\,
      I1 => \done_cs_hold_counter_reg_n_0_[2]\,
      I2 => \done_cs_hold_counter_reg_n_0_[1]\,
      I3 => \done_cs_hold_counter_reg_n_0_[0]\,
      I4 => \done_cs_hold_counter_reg_n_0_[3]\,
      O => \done_cs_hold_counter[3]_i_1__7_n_0\
    );
\done_cs_hold_counter[3]_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02020200"
    )
        port map (
      I0 => \^q\(0),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \FSM_sequential_state[2]_i_3__7_n_0\,
      I4 => \done_cs_hold_counter_reg_n_0_[6]\,
      O => \done_cs_hold_counter[3]_i_2__7_n_0\
    );
\done_cs_hold_counter[4]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF0001FFFF"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[3]\,
      I1 => \done_cs_hold_counter_reg_n_0_[0]\,
      I2 => \done_cs_hold_counter_reg_n_0_[1]\,
      I3 => \done_cs_hold_counter_reg_n_0_[2]\,
      I4 => \^q\(0),
      I5 => \done_cs_hold_counter_reg_n_0_[4]\,
      O => \done_cs_hold_counter[4]_i_1__7_n_0\
    );
\done_cs_hold_counter[5]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C008"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[6]\,
      I1 => \^q\(0),
      I2 => \done_cs_hold_counter[5]_i_2__7_n_0\,
      I3 => \done_cs_hold_counter_reg_n_0_[5]\,
      O => \done_cs_hold_counter[5]_i_1__7_n_0\
    );
\done_cs_hold_counter[5]_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[4]\,
      I1 => \done_cs_hold_counter_reg_n_0_[2]\,
      I2 => \done_cs_hold_counter_reg_n_0_[1]\,
      I3 => \done_cs_hold_counter_reg_n_0_[0]\,
      I4 => \done_cs_hold_counter_reg_n_0_[3]\,
      O => \done_cs_hold_counter[5]_i_2__7_n_0\
    );
\done_cs_hold_counter[6]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      O => \^e\(0)
    );
\done_cs_hold_counter[6]_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_sequential_state[2]_i_3__7_n_0\,
      I2 => \done_cs_hold_counter_reg_n_0_[6]\,
      O => \done_cs_hold_counter[6]_i_2__6_n_0\
    );
\done_cs_hold_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => \done_cs_hold_counter[0]_i_1__7_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[0]\,
      R => SS(0)
    );
\done_cs_hold_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => \done_cs_hold_counter[1]_i_1__7_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[1]\,
      R => SS(0)
    );
\done_cs_hold_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => \done_cs_hold_counter[2]_i_1__7_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[2]\,
      R => SS(0)
    );
\done_cs_hold_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => \done_cs_hold_counter[3]_i_1__7_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[3]\,
      R => SS(0)
    );
\done_cs_hold_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => \done_cs_hold_counter[4]_i_1__7_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[4]\,
      S => SS(0)
    );
\done_cs_hold_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => \done_cs_hold_counter[5]_i_1__7_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[5]\,
      R => SS(0)
    );
\done_cs_hold_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => \done_cs_hold_counter[6]_i_2__6_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[6]\,
      R => SS(0)
    );
\padding_counter[0]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \padding_counter[4]_i_2__6_n_0\,
      I1 => \padding_counter_reg_n_0_[0]\,
      O => \padding_counter[0]_i_1__7_n_0\
    );
\padding_counter[1]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \padding_counter[4]_i_2__6_n_0\,
      I1 => \padding_counter_reg_n_0_[1]\,
      I2 => \padding_counter_reg_n_0_[0]\,
      O => \padding_counter[1]_i_1__7_n_0\
    );
\padding_counter[2]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A802"
    )
        port map (
      I0 => \padding_counter[4]_i_2__6_n_0\,
      I1 => \padding_counter_reg_n_0_[0]\,
      I2 => \padding_counter_reg_n_0_[1]\,
      I3 => \padding_counter_reg_n_0_[2]\,
      O => \padding_counter[2]_i_1__7_n_0\
    );
\padding_counter[3]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDDDD7"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \padding_counter_reg_n_0_[3]\,
      I2 => \padding_counter_reg_n_0_[0]\,
      I3 => \padding_counter_reg_n_0_[1]\,
      I4 => \padding_counter_reg_n_0_[2]\,
      O => \padding_counter[3]_i_1__7_n_0\
    );
\padding_counter[4]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000002"
    )
        port map (
      I0 => \padding_counter[4]_i_2__6_n_0\,
      I1 => \padding_counter_reg_n_0_[3]\,
      I2 => \padding_counter_reg_n_0_[0]\,
      I3 => \padding_counter_reg_n_0_[1]\,
      I4 => \padding_counter_reg_n_0_[2]\,
      I5 => \padding_counter_reg_n_0_[4]\,
      O => \padding_counter[4]_i_1__7_n_0\
    );
\padding_counter[4]_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => \^q\(0),
      I1 => \padding_counter_reg_n_0_[6]\,
      I2 => \FSM_sequential_state[1]_i_2__6_n_0\,
      I3 => \state__0\(0),
      O => \padding_counter[4]_i_2__6_n_0\
    );
\padding_counter[5]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A008"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \padding_counter_reg_n_0_[6]\,
      I2 => \padding_counter[5]_i_2__7_n_0\,
      I3 => \padding_counter_reg_n_0_[5]\,
      O => \padding_counter[5]_i_1__7_n_0\
    );
\padding_counter[5]_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \padding_counter_reg_n_0_[4]\,
      I1 => \padding_counter_reg_n_0_[2]\,
      I2 => \padding_counter_reg_n_0_[1]\,
      I3 => \padding_counter_reg_n_0_[0]\,
      I4 => \padding_counter_reg_n_0_[3]\,
      O => \padding_counter[5]_i_2__7_n_0\
    );
\padding_counter[6]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^q\(0),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      O => \padding_counter[6]_i_1__6_n_0\
    );
\padding_counter[6]_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \FSM_sequential_state[1]_i_2__6_n_0\,
      I2 => \padding_counter_reg_n_0_[6]\,
      O => \padding_counter[6]_i_2__6_n_0\
    );
\padding_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__6_n_0\,
      D => \padding_counter[0]_i_1__7_n_0\,
      Q => \padding_counter_reg_n_0_[0]\,
      R => SS(0)
    );
\padding_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__6_n_0\,
      D => \padding_counter[1]_i_1__7_n_0\,
      Q => \padding_counter_reg_n_0_[1]\,
      R => SS(0)
    );
\padding_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__6_n_0\,
      D => \padding_counter[2]_i_1__7_n_0\,
      Q => \padding_counter_reg_n_0_[2]\,
      R => SS(0)
    );
\padding_counter_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__6_n_0\,
      D => \padding_counter[3]_i_1__7_n_0\,
      Q => \padding_counter_reg_n_0_[3]\,
      S => SS(0)
    );
\padding_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__6_n_0\,
      D => \padding_counter[4]_i_1__7_n_0\,
      Q => \padding_counter_reg_n_0_[4]\,
      R => SS(0)
    );
\padding_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__6_n_0\,
      D => \padding_counter[5]_i_1__7_n_0\,
      Q => \padding_counter_reg_n_0_[5]\,
      R => SS(0)
    );
\padding_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__6_n_0\,
      D => \padding_counter[6]_i_2__6_n_0\,
      Q => \padding_counter_reg_n_0_[6]\,
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cable_delay_tester_rhs_256_0_0_rhs_spi_master_8 is
  port (
    \FSM_sequential_state_reg[1]_0\ : out STD_LOGIC;
    data_out_J : out STD_LOGIC_VECTOR ( 15 downto 0 );
    MOSI_J : out STD_LOGIC;
    oversample_offset_J : in STD_LOGIC_VECTOR ( 7 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 22 downto 0 );
    \MOSI_reg_i_9__7_0\ : in STD_LOGIC;
    \MOSI_reg_i_7__7_0\ : in STD_LOGIC;
    \MOSI_reg_i_7__7_1\ : in STD_LOGIC;
    \MOSI_reg_i_7__7_2\ : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_0\ : in STD_LOGIC;
    MISO_J : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cable_delay_tester_rhs_256_0_0_rhs_spi_master_8 : entity is "rhs_spi_master";
end cable_delay_tester_rhs_256_0_0_rhs_spi_master_8;

architecture STRUCTURE of cable_delay_tester_rhs_256_0_0_rhs_spi_master_8 is
  signal \FSM_sequential_state[0]_i_2__8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_3__8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_4__8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_1__8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_2__7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_1__8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_3__8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_4__8_n_0\ : STD_LOGIC;
  signal \^mosi_j\ : STD_LOGIC;
  signal \MOSI_i_10__8_n_0\ : STD_LOGIC;
  signal \MOSI_i_11__8_n_0\ : STD_LOGIC;
  signal \MOSI_i_12__8_n_0\ : STD_LOGIC;
  signal \MOSI_i_13__8_n_0\ : STD_LOGIC;
  signal \MOSI_i_14__8_n_0\ : STD_LOGIC;
  signal \MOSI_i_15__8_n_0\ : STD_LOGIC;
  signal \MOSI_i_16__8_n_0\ : STD_LOGIC;
  signal \MOSI_i_17__8_n_0\ : STD_LOGIC;
  signal \MOSI_i_18__8_n_0\ : STD_LOGIC;
  signal \MOSI_i_19__8_n_0\ : STD_LOGIC;
  signal \MOSI_i_1__8_n_0\ : STD_LOGIC;
  signal \MOSI_i_2__8_n_0\ : STD_LOGIC;
  signal \MOSI_i_3__8_n_0\ : STD_LOGIC;
  signal \MOSI_i_4__8_n_0\ : STD_LOGIC;
  signal \MOSI_i_5__8_n_0\ : STD_LOGIC;
  signal \MOSI_i_6__8_n_0\ : STD_LOGIC;
  signal \MOSI_reg_i_7__7_n_0\ : STD_LOGIC;
  signal \MOSI_reg_i_8__7_n_0\ : STD_LOGIC;
  signal \MOSI_reg_i_9__7_n_0\ : STD_LOGIC;
  signal clk_counter : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \clk_counter[0]_i_1__8_n_0\ : STD_LOGIC;
  signal \clk_counter[1]_i_1__8_n_0\ : STD_LOGIC;
  signal \clk_counter[2]_i_1__8_n_0\ : STD_LOGIC;
  signal \clk_counter[3]_i_1__8_n_0\ : STD_LOGIC;
  signal \clk_counter[4]_i_1__8_n_0\ : STD_LOGIC;
  signal \clk_counter[4]_i_2__8_n_0\ : STD_LOGIC;
  signal \clk_counter[5]_i_1__8_n_0\ : STD_LOGIC;
  signal \clk_counter[5]_i_2__8_n_0\ : STD_LOGIC;
  signal \clk_counter[6]_i_2__8_n_0\ : STD_LOGIC;
  signal \clk_counter[6]_i_3__7_n_0\ : STD_LOGIC;
  signal \clk_counter[7]_i_1__8_n_0\ : STD_LOGIC;
  signal \clk_counter[7]_i_2__8_n_0\ : STD_LOGIC;
  signal \clk_counter[8]_i_1__8_n_0\ : STD_LOGIC;
  signal \clk_counter[8]_i_2__8_n_0\ : STD_LOGIC;
  signal \clk_counter[8]_i_3__8_n_0\ : STD_LOGIC;
  signal \clk_counter[8]_i_4__7_n_0\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[8]\ : STD_LOGIC;
  signal data_out10 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal data_out1_in : STD_LOGIC_VECTOR ( 31 to 31 );
  signal data_out2 : STD_LOGIC;
  signal data_out3 : STD_LOGIC;
  signal \data_out[16]_i_1__8_n_0\ : STD_LOGIC;
  signal \data_out[17]_i_1__8_n_0\ : STD_LOGIC;
  signal \data_out[18]_i_1__8_n_0\ : STD_LOGIC;
  signal \data_out[19]_i_1__8_n_0\ : STD_LOGIC;
  signal \data_out[20]_i_1__8_n_0\ : STD_LOGIC;
  signal \data_out[21]_i_1__8_n_0\ : STD_LOGIC;
  signal \data_out[22]_i_1__8_n_0\ : STD_LOGIC;
  signal \data_out[23]_i_1__8_n_0\ : STD_LOGIC;
  signal \data_out[23]_i_2__8_n_0\ : STD_LOGIC;
  signal \data_out[24]_i_1__8_n_0\ : STD_LOGIC;
  signal \data_out[24]_i_2__8_n_0\ : STD_LOGIC;
  signal \data_out[25]_i_1__8_n_0\ : STD_LOGIC;
  signal \data_out[25]_i_2__8_n_0\ : STD_LOGIC;
  signal \data_out[26]_i_1__8_n_0\ : STD_LOGIC;
  signal \data_out[26]_i_2__8_n_0\ : STD_LOGIC;
  signal \data_out[27]_i_1__8_n_0\ : STD_LOGIC;
  signal \data_out[27]_i_2__8_n_0\ : STD_LOGIC;
  signal \data_out[27]_i_3__8_n_0\ : STD_LOGIC;
  signal \data_out[28]_i_1__8_n_0\ : STD_LOGIC;
  signal \data_out[28]_i_2__8_n_0\ : STD_LOGIC;
  signal \data_out[29]_i_1__8_n_0\ : STD_LOGIC;
  signal \data_out[29]_i_2__8_n_0\ : STD_LOGIC;
  signal \data_out[30]_i_1__8_n_0\ : STD_LOGIC;
  signal \data_out[30]_i_2__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_100__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_101__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_103__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_104__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_105__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_106__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_107__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_10__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_11__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_12__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_13__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_14__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_15__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_16__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_17__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_18__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_19__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_1__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_20__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_21__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_22__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_23__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_24__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_25__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_26__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_28__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_29__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_30__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_31__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_32__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_33__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_36__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_37__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_38__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_39__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_3__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_40__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_41__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_42__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_43__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_44__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_45__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_46__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_47__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_48__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_49__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_4__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_50__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_51__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_52__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_53__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_54__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_55__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_57__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_58__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_59__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_5__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_60__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_61__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_62__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_63__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_64__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_68__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_69__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_70__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_71__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_72__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_73__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_74__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_75__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_76__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_77__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_78__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_79__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_80__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_81__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_82__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_83__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_84__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_85__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_86__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_87__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_88__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_89__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_8__7_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_90__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_91__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_92__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_93__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_94__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_95__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_96__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_97__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_98__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_99__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_9__8_n_0\ : STD_LOGIC;
  signal \^data_out_j\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \data_out_reg[31]_i_27__7_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_27__7_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_34__7_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_34__7_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_34__7_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_34__7_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__7_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__7_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__7_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__7_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__7_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__7_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__7_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__7_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__7_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__7_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__7_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__7_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__7_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__7_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__7_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__8_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__8_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__8_n_10\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__8_n_11\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__8_n_12\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__8_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__8_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__8_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__8_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__8_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__8_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__8_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__8_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__8_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__8_n_8\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__8_n_9\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__8_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__8_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__8_n_10\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__8_n_11\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__8_n_12\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__8_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__8_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__8_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__8_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__8_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__8_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__8_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__8_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__8_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__8_n_8\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__8_n_9\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__8_n_12\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__8_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__8_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__8_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__8_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__8_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__8_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__8_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__7_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__7_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__7_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__7_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__7_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__7_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__7_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__7_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__7_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__7_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__7_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__8_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__8_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__8_n_10\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__8_n_11\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__8_n_12\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__8_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__8_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__8_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__8_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__8_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__8_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__8_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__8_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__8_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__8_n_8\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__8_n_9\ : STD_LOGIC;
  signal \done_cs_hold_counter[0]_i_1__8_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[1]_i_1__8_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[2]_i_1__8_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[3]_i_1__8_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[3]_i_2__8_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[4]_i_1__8_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[5]_i_1__8_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[5]_i_2__8_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[6]_i_1__7_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[6]_i_2__7_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \padding_counter[0]_i_1__8_n_0\ : STD_LOGIC;
  signal \padding_counter[1]_i_1__8_n_0\ : STD_LOGIC;
  signal \padding_counter[2]_i_1__8_n_0\ : STD_LOGIC;
  signal \padding_counter[3]_i_1__8_n_0\ : STD_LOGIC;
  signal \padding_counter[4]_i_1__8_n_0\ : STD_LOGIC;
  signal \padding_counter[4]_i_2__7_n_0\ : STD_LOGIC;
  signal \padding_counter[5]_i_1__8_n_0\ : STD_LOGIC;
  signal \padding_counter[5]_i_2__8_n_0\ : STD_LOGIC;
  signal \padding_counter[6]_i_1__7_n_0\ : STD_LOGIC;
  signal \padding_counter[6]_i_2__7_n_0\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \state__1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_data_out_reg[31]_i_27__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_data_out_reg[31]_i_27__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_data_out_reg[31]_i_34__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_data_out_reg[31]_i_34__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_data_out_reg[31]_i_35__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_data_out_reg[31]_i_56__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_data_out_reg[31]_i_67__8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_data_out_reg[31]_i_67__8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_3__8\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__8\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_2__8\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_4__8\ : label is "soft_lutpair223";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "PRE_BUSY:001,BUSY:010,POST_BUSY:011,DONE:100,READY:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "PRE_BUSY:001,BUSY:010,POST_BUSY:011,DONE:100,READY:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[2]\ : label is "PRE_BUSY:001,BUSY:010,POST_BUSY:011,DONE:100,READY:000";
  attribute SOFT_HLUTNM of \MOSI_i_11__8\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \MOSI_i_18__8\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \MOSI_i_3__8\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \channel[7]_i_15\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \clk_counter[1]_i_1__8\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \clk_counter[2]_i_1__8\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \clk_counter[3]_i_1__8\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \clk_counter[4]_i_1__8\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \clk_counter[4]_i_2__8\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \clk_counter[6]_i_1__8\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \clk_counter[6]_i_3__7\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \clk_counter[7]_i_1__8\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \clk_counter[7]_i_2__8\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \clk_counter[8]_i_2__8\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \clk_counter[8]_i_3__8\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \clk_counter[8]_i_4__7\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \data_out[23]_i_2__8\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \data_out[24]_i_2__8\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \data_out[25]_i_2__8\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \data_out[26]_i_2__8\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \data_out[27]_i_2__8\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \data_out[28]_i_2__8\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \data_out[29]_i_2__8\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \data_out[30]_i_2__8\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \data_out[31]_i_107__8\ : label is "soft_lutpair210";
  attribute HLUTNM : string;
  attribute HLUTNM of \data_out[31]_i_11__7\ : label is "lutpair8";
  attribute HLUTNM of \data_out[31]_i_19__8\ : label is "lutpair8";
  attribute SOFT_HLUTNM of \data_out[31]_i_2__8\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \data_out[31]_i_3__8\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \data_out[31]_i_4__8\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \data_out[31]_i_5__8\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \data_out[31]_i_69__8\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \data_out[31]_i_70__8\ : label is "soft_lutpair216";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \data_out_reg[31]_i_34__7\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \data_out_reg[31]_i_35__7\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \data_out_reg[31]_i_56__7\ : label is 11;
  attribute SOFT_HLUTNM of \done_cs_hold_counter[0]_i_1__8\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[1]_i_1__8\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[2]_i_1__8\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[3]_i_1__8\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[3]_i_2__8\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[6]_i_2__7\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \padding_counter[1]_i_1__8\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \padding_counter[2]_i_1__8\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \padding_counter[4]_i_2__7\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \padding_counter[5]_i_1__8\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \padding_counter[6]_i_2__7\ : label is "soft_lutpair226";
begin
  MOSI_J <= \^mosi_j\;
  data_out_J(15 downto 0) <= \^data_out_j\(15 downto 0);
ClockDivideByEight: entity work.cable_delay_tester_rhs_256_0_0_clock_divider_20
     port map (
      Q(2 downto 0) => \state__0\(2 downto 0),
      clk => clk,
      \counter[0]_i_3__8_0\(3) => \clk_counter_reg_n_0_[8]\,
      \counter[0]_i_3__8_0\(2) => \clk_counter_reg_n_0_[7]\,
      \counter[0]_i_3__8_0\(1) => \clk_counter_reg_n_0_[6]\,
      \counter[0]_i_3__8_0\(0) => \clk_counter_reg_n_0_[5]\
    );
\FSM_sequential_state[0]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3322333022220030"
    )
        port map (
      I0 => \FSM_sequential_state[0]_i_2__8_n_0\,
      I1 => \state__0\(2),
      I2 => \FSM_sequential_state_reg[0]_0\,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      I5 => \FSM_sequential_state[0]_i_3__8_n_0\,
      O => \state__1\(0)
    );
\FSM_sequential_state[0]_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[6]\,
      I1 => \clk_counter_reg_n_0_[7]\,
      I2 => \clk_counter_reg_n_0_[5]\,
      I3 => \clk_counter_reg_n_0_[8]\,
      I4 => \FSM_sequential_state[0]_i_4__8_n_0\,
      O => \FSM_sequential_state[0]_i_2__8_n_0\
    );
\FSM_sequential_state[0]_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \padding_counter_reg_n_0_[6]\,
      I1 => \FSM_sequential_state[1]_i_2__7_n_0\,
      O => \FSM_sequential_state[0]_i_3__8_n_0\
    );
\FSM_sequential_state[0]_i_4__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[2]\,
      I1 => \clk_counter_reg_n_0_[3]\,
      I2 => \clk_counter_reg_n_0_[4]\,
      I3 => \clk_counter_reg_n_0_[1]\,
      I4 => \clk_counter_reg_n_0_[0]\,
      I5 => \state__0\(0),
      O => \FSM_sequential_state[0]_i_4__8_n_0\
    );
\FSM_sequential_state[1]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55510004"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(0),
      I2 => \FSM_sequential_state[1]_i_2__7_n_0\,
      I3 => \padding_counter_reg_n_0_[6]\,
      I4 => \state__0\(1),
      O => \FSM_sequential_state[1]_i_1__8_n_0\
    );
\FSM_sequential_state[1]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \padding_counter_reg_n_0_[5]\,
      I1 => \padding_counter_reg_n_0_[3]\,
      I2 => \padding_counter_reg_n_0_[0]\,
      I3 => \padding_counter_reg_n_0_[1]\,
      I4 => \padding_counter_reg_n_0_[2]\,
      I5 => \padding_counter_reg_n_0_[4]\,
      O => \FSM_sequential_state[1]_i_2__7_n_0\
    );
\FSM_sequential_state[2]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => \state__0\(2),
      O => \FSM_sequential_state[2]_i_1__8_n_0\
    );
\FSM_sequential_state[2]_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEF0EE00"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[6]\,
      I1 => \FSM_sequential_state[2]_i_3__8_n_0\,
      I2 => \state__0\(1),
      I3 => \state__0\(2),
      I4 => \FSM_sequential_state[2]_i_4__8_n_0\,
      O => \state__1\(2)
    );
\FSM_sequential_state[2]_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[5]\,
      I1 => \done_cs_hold_counter_reg_n_0_[3]\,
      I2 => \done_cs_hold_counter_reg_n_0_[0]\,
      I3 => \done_cs_hold_counter_reg_n_0_[1]\,
      I4 => \done_cs_hold_counter_reg_n_0_[2]\,
      I5 => \done_cs_hold_counter_reg_n_0_[4]\,
      O => \FSM_sequential_state[2]_i_3__8_n_0\
    );
\FSM_sequential_state[2]_i_4__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \FSM_sequential_state[1]_i_2__7_n_0\,
      I2 => \padding_counter_reg_n_0_[6]\,
      O => \FSM_sequential_state[2]_i_4__8_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \FSM_sequential_state[2]_i_1__8_n_0\,
      D => \state__1\(0),
      Q => \state__0\(0),
      R => SS(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \FSM_sequential_state[2]_i_1__8_n_0\,
      D => \FSM_sequential_state[1]_i_1__8_n_0\,
      Q => \state__0\(1),
      R => SS(0)
    );
\FSM_sequential_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \FSM_sequential_state[2]_i_1__8_n_0\,
      D => \state__1\(2),
      Q => \state__0\(2),
      R => SS(0)
    );
\MOSI_i_10__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FFFFFF47FF0000"
    )
        port map (
      I0 => Q(19),
      I1 => \clk_counter[4]_i_2__8_n_0\,
      I2 => Q(20),
      I3 => \MOSI_i_18__8_n_0\,
      I4 => \clk_counter[5]_i_2__8_n_0\,
      I5 => \MOSI_i_19__8_n_0\,
      O => \MOSI_i_10__8_n_0\
    );
\MOSI_i_11__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[3]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[2]\,
      O => \MOSI_i_11__8_n_0\
    );
\MOSI_i_12__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \MOSI_reg_i_7__7_0\,
      I2 => \clk_counter[4]_i_2__8_n_0\,
      I3 => \MOSI_reg_i_7__7_1\,
      I4 => \MOSI_i_18__8_n_0\,
      I5 => \MOSI_reg_i_7__7_2\,
      O => \MOSI_i_12__8_n_0\
    );
\MOSI_i_13__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(8),
      I2 => \clk_counter[4]_i_2__8_n_0\,
      I3 => Q(9),
      I4 => \MOSI_i_18__8_n_0\,
      I5 => Q(10),
      O => \MOSI_i_13__8_n_0\
    );
\MOSI_i_14__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      I2 => \clk_counter[4]_i_2__8_n_0\,
      I3 => Q(5),
      I4 => \MOSI_i_18__8_n_0\,
      I5 => Q(6),
      O => \MOSI_i_14__8_n_0\
    );
\MOSI_i_15__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(22),
      I1 => Q(0),
      I2 => \clk_counter[4]_i_2__8_n_0\,
      I3 => Q(1),
      I4 => \MOSI_i_18__8_n_0\,
      I5 => Q(2),
      O => \MOSI_i_15__8_n_0\
    );
\MOSI_i_16__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => Q(15),
      I1 => Q(16),
      I2 => \clk_counter[4]_i_2__8_n_0\,
      I3 => Q(17),
      I4 => \MOSI_i_11__8_n_0\,
      I5 => Q(18),
      O => \MOSI_i_16__8_n_0\
    );
\MOSI_i_17__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \MOSI_reg_i_9__7_0\,
      I1 => Q(12),
      I2 => \clk_counter[4]_i_2__8_n_0\,
      I3 => Q(13),
      I4 => \MOSI_i_11__8_n_0\,
      I5 => Q(14),
      O => \MOSI_i_17__8_n_0\
    );
\MOSI_i_18__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[2]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => \clk_counter_reg_n_0_[0]\,
      I3 => \clk_counter_reg_n_0_[3]\,
      O => \MOSI_i_18__8_n_0\
    );
\MOSI_i_19__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F700F7F7"
    )
        port map (
      I0 => Q(20),
      I1 => \MOSI_i_18__8_n_0\,
      I2 => \clk_counter_reg_n_0_[4]\,
      I3 => \clk_counter[4]_i_2__8_n_0\,
      I4 => Q(21),
      O => \MOSI_i_19__8_n_0\
    );
\MOSI_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBABBAAA88A88AAA"
    )
        port map (
      I0 => \MOSI_i_2__8_n_0\,
      I1 => \MOSI_i_3__8_n_0\,
      I2 => \state__0\(0),
      I3 => \state__0\(2),
      I4 => \state__0\(1),
      I5 => \^mosi_j\,
      O => \MOSI_i_1__8_n_0\
    );
\MOSI_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F004040"
    )
        port map (
      I0 => \MOSI_i_4__8_n_0\,
      I1 => \MOSI_i_5__8_n_0\,
      I2 => \state__0\(1),
      I3 => Q(22),
      I4 => \state__0\(0),
      I5 => \state__0\(2),
      O => \MOSI_i_2__8_n_0\
    );
\MOSI_i_3__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \MOSI_i_6__8_n_0\,
      I1 => \state__0\(2),
      I2 => \clk_counter_reg_n_0_[2]\,
      I3 => \clk_counter_reg_n_0_[1]\,
      I4 => \clk_counter_reg_n_0_[0]\,
      O => \MOSI_i_3__8_n_0\
    );
\MOSI_i_4__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202100252521552"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[7]\,
      I1 => \MOSI_reg_i_7__7_n_0\,
      I2 => \clk_counter_reg_n_0_[6]\,
      I3 => \clk_counter_reg_n_0_[5]\,
      I4 => \clk_counter[8]_i_4__7_n_0\,
      I5 => \MOSI_reg_i_8__7_n_0\,
      O => \MOSI_i_4__8_n_0\
    );
\MOSI_i_5__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"771777D7CCFCFFFF"
    )
        port map (
      I0 => \MOSI_reg_i_9__7_n_0\,
      I1 => \clk_counter_reg_n_0_[6]\,
      I2 => \clk_counter_reg_n_0_[5]\,
      I3 => \clk_counter[8]_i_4__7_n_0\,
      I4 => \MOSI_i_10__8_n_0\,
      I5 => \clk_counter_reg_n_0_[7]\,
      O => \MOSI_i_5__8_n_0\
    );
\MOSI_i_6__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFDFFFDFDFDF"
    )
        port map (
      I0 => \clk_counter[6]_i_2__8_n_0\,
      I1 => \clk_counter[7]_i_2__8_n_0\,
      I2 => \clk_counter[8]_i_3__8_n_0\,
      I3 => \clk_counter[5]_i_2__8_n_0\,
      I4 => \MOSI_i_11__8_n_0\,
      I5 => \clk_counter_reg_n_0_[4]\,
      O => \MOSI_i_6__8_n_0\
    );
MOSI_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \MOSI_i_1__8_n_0\,
      Q => \^mosi_j\,
      R => SS(0)
    );
\MOSI_reg_i_7__7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \MOSI_i_12__8_n_0\,
      I1 => \MOSI_i_13__8_n_0\,
      O => \MOSI_reg_i_7__7_n_0\,
      S => \clk_counter[5]_i_2__8_n_0\
    );
\MOSI_reg_i_8__7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \MOSI_i_14__8_n_0\,
      I1 => \MOSI_i_15__8_n_0\,
      O => \MOSI_reg_i_8__7_n_0\,
      S => \clk_counter[5]_i_2__8_n_0\
    );
\MOSI_reg_i_9__7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \MOSI_i_16__8_n_0\,
      I1 => \MOSI_i_17__8_n_0\,
      O => \MOSI_reg_i_9__7_n_0\,
      S => \clk_counter[5]_i_2__8_n_0\
    );
\channel[7]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => \state__0\(2),
      O => \FSM_sequential_state_reg[1]_0\
    );
\clk_counter[0]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \clk_counter_reg_n_0_[0]\,
      O => \clk_counter[0]_i_1__8_n_0\
    );
\clk_counter[1]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[1]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \state__0\(1),
      O => \clk_counter[1]_i_1__8_n_0\
    );
\clk_counter[2]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DDD7"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \clk_counter_reg_n_0_[2]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[0]\,
      O => \clk_counter[2]_i_1__8_n_0\
    );
\clk_counter[3]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA9FFFF"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[3]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[2]\,
      I4 => \state__0\(1),
      O => \clk_counter[3]_i_1__8_n_0\
    );
\clk_counter[4]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \clk_counter[4]_i_2__8_n_0\,
      O => \clk_counter[4]_i_1__8_n_0\
    );
\clk_counter[4]_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[4]\,
      I1 => \clk_counter_reg_n_0_[2]\,
      I2 => \clk_counter_reg_n_0_[3]\,
      I3 => \clk_counter_reg_n_0_[0]\,
      I4 => \clk_counter_reg_n_0_[1]\,
      O => \clk_counter[4]_i_2__8_n_0\
    );
\clk_counter[5]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \clk_counter[5]_i_2__8_n_0\,
      I1 => \state__0\(1),
      O => \clk_counter[5]_i_1__8_n_0\
    );
\clk_counter[5]_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[5]\,
      I1 => \clk_counter_reg_n_0_[4]\,
      I2 => \clk_counter_reg_n_0_[3]\,
      I3 => \clk_counter_reg_n_0_[2]\,
      I4 => \clk_counter_reg_n_0_[0]\,
      I5 => \clk_counter_reg_n_0_[1]\,
      O => \clk_counter[5]_i_2__8_n_0\
    );
\clk_counter[6]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \clk_counter[6]_i_2__8_n_0\,
      O => clk_counter(6)
    );
\clk_counter[6]_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[6]\,
      I1 => \clk_counter_reg_n_0_[5]\,
      I2 => \clk_counter[6]_i_3__7_n_0\,
      I3 => \clk_counter_reg_n_0_[2]\,
      I4 => \clk_counter_reg_n_0_[3]\,
      I5 => \clk_counter_reg_n_0_[4]\,
      O => \clk_counter[6]_i_2__8_n_0\
    );
\clk_counter[6]_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[0]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      O => \clk_counter[6]_i_3__7_n_0\
    );
\clk_counter[7]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \clk_counter[7]_i_2__8_n_0\,
      I1 => \state__0\(1),
      O => \clk_counter[7]_i_1__8_n_0\
    );
\clk_counter[7]_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA9A"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[7]\,
      I1 => \clk_counter_reg_n_0_[6]\,
      I2 => \clk_counter[8]_i_4__7_n_0\,
      I3 => \clk_counter_reg_n_0_[5]\,
      O => \clk_counter[7]_i_2__8_n_0\
    );
\clk_counter[8]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(0),
      O => \clk_counter[8]_i_1__8_n_0\
    );
\clk_counter[8]_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \clk_counter[8]_i_3__8_n_0\,
      O => \clk_counter[8]_i_2__8_n_0\
    );
\clk_counter[8]_i_3__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002FFFD"
    )
        port map (
      I0 => \clk_counter[8]_i_4__7_n_0\,
      I1 => \clk_counter_reg_n_0_[6]\,
      I2 => \clk_counter_reg_n_0_[7]\,
      I3 => \clk_counter_reg_n_0_[5]\,
      I4 => \clk_counter_reg_n_0_[8]\,
      O => \clk_counter[8]_i_3__8_n_0\
    );
\clk_counter[8]_i_4__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[1]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[2]\,
      I3 => \clk_counter_reg_n_0_[3]\,
      I4 => \clk_counter_reg_n_0_[4]\,
      O => \clk_counter[8]_i_4__7_n_0\
    );
\clk_counter_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__8_n_0\,
      D => \clk_counter[0]_i_1__8_n_0\,
      Q => \clk_counter_reg_n_0_[0]\,
      S => SS(0)
    );
\clk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__8_n_0\,
      D => \clk_counter[1]_i_1__8_n_0\,
      Q => \clk_counter_reg_n_0_[1]\,
      R => SS(0)
    );
\clk_counter_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__8_n_0\,
      D => \clk_counter[2]_i_1__8_n_0\,
      Q => \clk_counter_reg_n_0_[2]\,
      S => SS(0)
    );
\clk_counter_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__8_n_0\,
      D => \clk_counter[3]_i_1__8_n_0\,
      Q => \clk_counter_reg_n_0_[3]\,
      S => SS(0)
    );
\clk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__8_n_0\,
      D => \clk_counter[4]_i_1__8_n_0\,
      Q => \clk_counter_reg_n_0_[4]\,
      S => SS(0)
    );
\clk_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__8_n_0\,
      D => \clk_counter[5]_i_1__8_n_0\,
      Q => \clk_counter_reg_n_0_[5]\,
      R => SS(0)
    );
\clk_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__8_n_0\,
      D => clk_counter(6),
      Q => \clk_counter_reg_n_0_[6]\,
      R => SS(0)
    );
\clk_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__8_n_0\,
      D => \clk_counter[7]_i_1__8_n_0\,
      Q => \clk_counter_reg_n_0_[7]\,
      R => SS(0)
    );
\clk_counter_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__8_n_0\,
      D => \clk_counter[8]_i_2__8_n_0\,
      Q => \clk_counter_reg_n_0_[8]\,
      S => SS(0)
    );
\data_out[16]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__8_n_0\,
      I2 => \data_out[24]_i_2__8_n_0\,
      I3 => \data_out[23]_i_2__8_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_j\(0),
      O => \data_out[16]_i_1__8_n_0\
    );
\data_out[17]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__8_n_0\,
      I2 => \data_out[25]_i_2__8_n_0\,
      I3 => \data_out[23]_i_2__8_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_j\(1),
      O => \data_out[17]_i_1__8_n_0\
    );
\data_out[18]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__8_n_0\,
      I2 => \data_out[26]_i_2__8_n_0\,
      I3 => \data_out[23]_i_2__8_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_j\(2),
      O => \data_out[18]_i_1__8_n_0\
    );
\data_out[19]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__8_n_0\,
      I2 => \data_out[27]_i_2__8_n_0\,
      I3 => \data_out[23]_i_2__8_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_j\(3),
      O => \data_out[19]_i_1__8_n_0\
    );
\data_out[20]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__8_n_0\,
      I2 => \data_out[28]_i_2__8_n_0\,
      I3 => \data_out[23]_i_2__8_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_j\(4),
      O => \data_out[20]_i_1__8_n_0\
    );
\data_out[21]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__8_n_0\,
      I2 => \data_out[29]_i_2__8_n_0\,
      I3 => \data_out[23]_i_2__8_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_j\(5),
      O => \data_out[21]_i_1__8_n_0\
    );
\data_out[22]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__8_n_0\,
      I2 => \data_out[30]_i_2__8_n_0\,
      I3 => \data_out[23]_i_2__8_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_j\(6),
      O => \data_out[22]_i_1__8_n_0\
    );
\data_out[23]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__8_n_0\,
      I2 => \data_out[31]_i_4__8_n_0\,
      I3 => \data_out[23]_i_2__8_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_j\(7),
      O => \data_out[23]_i_1__8_n_0\
    );
\data_out[23]_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__8_n_13\,
      I1 => \data_out[31]_i_9__8_n_0\,
      O => \data_out[23]_i_2__8_n_0\
    );
\data_out[24]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__8_n_0\,
      I2 => \data_out[31]_i_5__8_n_0\,
      I3 => \data_out[24]_i_2__8_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_j\(8),
      O => \data_out[24]_i_1__8_n_0\
    );
\data_out[24]_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \data_out_reg[31]_i_7__8_n_15\,
      I2 => data_out10(0),
      I3 => \data_out[27]_i_3__8_n_0\,
      O => \data_out[24]_i_2__8_n_0\
    );
\data_out[25]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__8_n_0\,
      I2 => \data_out[31]_i_5__8_n_0\,
      I3 => \data_out[25]_i_2__8_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_j\(9),
      O => \data_out[25]_i_1__8_n_0\
    );
\data_out[25]_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => data_out10(0),
      I1 => \state__0\(1),
      I2 => \data_out_reg[31]_i_7__8_n_15\,
      I3 => \data_out[27]_i_3__8_n_0\,
      O => \data_out[25]_i_2__8_n_0\
    );
\data_out[26]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__8_n_0\,
      I2 => \data_out[31]_i_5__8_n_0\,
      I3 => \data_out[26]_i_2__8_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_j\(10),
      O => \data_out[26]_i_1__8_n_0\
    );
\data_out[26]_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \state__0\(1),
      I1 => data_out10(0),
      I2 => \data_out_reg[31]_i_7__8_n_15\,
      I3 => \data_out[27]_i_3__8_n_0\,
      O => \data_out[26]_i_2__8_n_0\
    );
\data_out[27]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__8_n_0\,
      I2 => \data_out[31]_i_5__8_n_0\,
      I3 => \data_out[27]_i_2__8_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_j\(11),
      O => \data_out[27]_i_1__8_n_0\
    );
\data_out[27]_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => data_out10(0),
      I1 => \state__0\(1),
      I2 => \data_out_reg[31]_i_7__8_n_15\,
      I3 => \data_out[27]_i_3__8_n_0\,
      O => \data_out[27]_i_2__8_n_0\
    );
\data_out[27]_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__8_n_14\,
      I1 => \data_out_reg[31]_i_6__7_n_13\,
      I2 => data_out2,
      I3 => \data_out_reg[31]_i_6__7_n_15\,
      I4 => \data_out_reg[31]_i_6__7_n_14\,
      I5 => data_out3,
      O => \data_out[27]_i_3__8_n_0\
    );
\data_out[28]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__8_n_0\,
      I2 => \data_out[31]_i_5__8_n_0\,
      I3 => \data_out[28]_i_2__8_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_j\(12),
      O => \data_out[28]_i_1__8_n_0\
    );
\data_out[28]_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \data_out[31]_i_8__7_n_0\,
      I1 => \state__0\(1),
      I2 => \data_out_reg[31]_i_7__8_n_15\,
      I3 => data_out10(0),
      O => \data_out[28]_i_2__8_n_0\
    );
\data_out[29]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__8_n_0\,
      I2 => \data_out[31]_i_5__8_n_0\,
      I3 => \data_out[29]_i_2__8_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_j\(13),
      O => \data_out[29]_i_1__8_n_0\
    );
\data_out[29]_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \data_out[31]_i_8__7_n_0\,
      I1 => data_out10(0),
      I2 => \state__0\(1),
      I3 => \data_out_reg[31]_i_7__8_n_15\,
      O => \data_out[29]_i_2__8_n_0\
    );
\data_out[30]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__8_n_0\,
      I2 => \data_out[31]_i_5__8_n_0\,
      I3 => \data_out[30]_i_2__8_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_j\(14),
      O => \data_out[30]_i_1__8_n_0\
    );
\data_out[30]_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \data_out[31]_i_8__7_n_0\,
      I1 => \state__0\(1),
      I2 => data_out10(0),
      I3 => \data_out_reg[31]_i_7__8_n_15\,
      O => \data_out[30]_i_2__8_n_0\
    );
\data_out[31]_i_100__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__7_n_5\,
      O => \data_out[31]_i_100__8_n_0\
    );
\data_out[31]_i_101__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__7_n_5\,
      O => \data_out[31]_i_101__8_n_0\
    );
\data_out[31]_i_102__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__7_n_5\,
      O => data_out10(28)
    );
\data_out[31]_i_103__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__7_n_5\,
      O => \data_out[31]_i_103__8_n_0\
    );
\data_out[31]_i_104__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__7_n_5\,
      O => \data_out[31]_i_104__8_n_0\
    );
\data_out[31]_i_105__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__7_n_5\,
      O => \data_out[31]_i_105__8_n_0\
    );
\data_out[31]_i_106__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => oversample_offset_J(3),
      I1 => oversample_offset_J(1),
      I2 => oversample_offset_J(0),
      I3 => oversample_offset_J(2),
      O => \data_out[31]_i_106__8_n_0\
    );
\data_out[31]_i_107__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[2]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => \clk_counter_reg_n_0_[0]\,
      O => \data_out[31]_i_107__8_n_0\
    );
\data_out[31]_i_10__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => oversample_offset_J(6),
      I1 => \clk_counter[6]_i_2__8_n_0\,
      O => \data_out[31]_i_10__7_n_0\
    );
\data_out[31]_i_11__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => oversample_offset_J(5),
      I1 => \clk_counter[5]_i_2__8_n_0\,
      O => \data_out[31]_i_11__7_n_0\
    );
\data_out[31]_i_12__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => oversample_offset_J(5),
      I1 => \clk_counter[5]_i_2__8_n_0\,
      O => \data_out[31]_i_12__8_n_0\
    );
\data_out[31]_i_13__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888882"
    )
        port map (
      I0 => oversample_offset_J(3),
      I1 => \clk_counter_reg_n_0_[3]\,
      I2 => \clk_counter_reg_n_0_[0]\,
      I3 => \clk_counter_reg_n_0_[1]\,
      I4 => \clk_counter_reg_n_0_[2]\,
      O => \data_out[31]_i_13__8_n_0\
    );
\data_out[31]_i_14__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[0]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => \clk_counter_reg_n_0_[2]\,
      O => \data_out[31]_i_14__7_n_0\
    );
\data_out[31]_i_15__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[0]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      O => \data_out[31]_i_15__8_n_0\
    );
\data_out[31]_i_16__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[0]\,
      O => \data_out[31]_i_16__8_n_0\
    );
\data_out[31]_i_17__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \data_out[31]_i_10__7_n_0\,
      I1 => \clk_counter[7]_i_2__8_n_0\,
      I2 => oversample_offset_J(7),
      O => \data_out[31]_i_17__8_n_0\
    );
\data_out[31]_i_18__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => oversample_offset_J(6),
      I1 => \clk_counter[6]_i_2__8_n_0\,
      I2 => \data_out[31]_i_11__7_n_0\,
      O => \data_out[31]_i_18__8_n_0\
    );
\data_out[31]_i_19__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9699"
    )
        port map (
      I0 => oversample_offset_J(5),
      I1 => \clk_counter[5]_i_2__8_n_0\,
      I2 => \clk_counter[4]_i_2__8_n_0\,
      I3 => oversample_offset_J(4),
      O => \data_out[31]_i_19__8_n_0\
    );
\data_out[31]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__8_n_0\,
      I2 => \data_out[31]_i_4__8_n_0\,
      I3 => \data_out[31]_i_5__8_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_j\(15),
      O => \data_out[31]_i_1__8_n_0\
    );
\data_out[31]_i_20__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \data_out[31]_i_13__8_n_0\,
      I1 => \clk_counter[4]_i_2__8_n_0\,
      I2 => oversample_offset_J(4),
      O => \data_out[31]_i_20__8_n_0\
    );
\data_out[31]_i_21__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA955565556AAA9"
    )
        port map (
      I0 => oversample_offset_J(2),
      I1 => \clk_counter_reg_n_0_[2]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[0]\,
      I4 => \clk_counter_reg_n_0_[3]\,
      I5 => oversample_offset_J(3),
      O => \data_out[31]_i_21__8_n_0\
    );
\data_out[31]_i_22__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A956"
    )
        port map (
      I0 => oversample_offset_J(2),
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[2]\,
      O => \data_out[31]_i_22__8_n_0\
    );
\data_out[31]_i_23__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[1]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => oversample_offset_J(1),
      O => \data_out[31]_i_23__7_n_0\
    );
\data_out[31]_i_24__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => oversample_offset_J(0),
      I1 => \clk_counter_reg_n_0_[0]\,
      O => \data_out[31]_i_24__8_n_0\
    );
\data_out[31]_i_25__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__7_n_5\,
      O => \data_out[31]_i_25__8_n_0\
    );
\data_out[31]_i_26__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__7_n_5\,
      O => \data_out[31]_i_26__8_n_0\
    );
\data_out[31]_i_28__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(6),
      O => \data_out[31]_i_28__8_n_0\
    );
\data_out[31]_i_29__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(5),
      O => \data_out[31]_i_29__8_n_0\
    );
\data_out[31]_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => MISO_J,
      I1 => \state__0\(2),
      I2 => \state__0\(1),
      O => data_out1_in(31)
    );
\data_out[31]_i_30__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(4),
      O => \data_out[31]_i_30__8_n_0\
    );
\data_out[31]_i_31__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(3),
      O => \data_out[31]_i_31__8_n_0\
    );
\data_out[31]_i_32__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(2),
      O => \data_out[31]_i_32__8_n_0\
    );
\data_out[31]_i_33__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(1),
      O => \data_out[31]_i_33__7_n_0\
    );
\data_out[31]_i_36__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__8_n_11\,
      I1 => \data_out_reg[31]_i_65__8_n_11\,
      I2 => \data_out_reg[31]_i_66__8_n_15\,
      I3 => \data_out_reg[31]_i_66__8_n_10\,
      O => \data_out[31]_i_36__8_n_0\
    );
\data_out[31]_i_37__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \data_out_reg[31]_i_65__8_n_13\,
      I1 => \data_out_reg[31]_i_65__8_n_10\,
      I2 => \data_out_reg[31]_i_67__8_n_3\,
      I3 => \data_out_reg[31]_i_7__8_n_8\,
      O => \data_out[31]_i_37__8_n_0\
    );
\data_out[31]_i_38__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \data_out_reg[31]_i_67__8_n_13\,
      I1 => \data_out_reg[31]_i_67__8_n_12\,
      I2 => \data_out_reg[31]_i_7__8_n_12\,
      I3 => \data_out_reg[31]_i_66__8_n_8\,
      O => \data_out[31]_i_38__8_n_0\
    );
\data_out[31]_i_39__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__8_n_9\,
      I1 => \data_out_reg[31]_i_67__8_n_14\,
      I2 => \data_out_reg[31]_i_7__8_n_10\,
      I3 => \data_out_reg[31]_i_65__8_n_14\,
      O => \data_out[31]_i_39__8_n_0\
    );
\data_out[31]_i_3__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      O => \data_out[31]_i_3__8_n_0\
    );
\data_out[31]_i_40__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \data_out_reg[31]_i_66__8_n_13\,
      I1 => \data_out_reg[31]_i_66__8_n_11\,
      I2 => \data_out_reg[31]_i_65__8_n_9\,
      I3 => \data_out_reg[31]_i_67__8_n_15\,
      O => \data_out[31]_i_40__8_n_0\
    );
\data_out[31]_i_41__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \data_out_reg[31]_i_65__8_n_15\,
      I1 => \data_out_reg[31]_i_66__8_n_9\,
      I2 => \data_out_reg[31]_i_66__8_n_12\,
      I3 => \data_out_reg[31]_i_65__8_n_12\,
      I4 => \data_out_reg[31]_i_66__8_n_14\,
      I5 => \data_out_reg[31]_i_65__8_n_8\,
      O => \data_out[31]_i_41__8_n_0\
    );
\data_out[31]_i_42__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_counter[8]_i_3__8_n_0\,
      O => \data_out[31]_i_42__7_n_0\
    );
\data_out[31]_i_43__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => oversample_offset_J(7),
      I1 => \clk_counter[7]_i_2__8_n_0\,
      O => \data_out[31]_i_43__8_n_0\
    );
\data_out[31]_i_44__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002FFFD"
    )
        port map (
      I0 => \clk_counter[8]_i_4__7_n_0\,
      I1 => \clk_counter_reg_n_0_[6]\,
      I2 => \clk_counter_reg_n_0_[7]\,
      I3 => \clk_counter_reg_n_0_[5]\,
      I4 => \clk_counter_reg_n_0_[8]\,
      O => \data_out[31]_i_44__8_n_0\
    );
\data_out[31]_i_45__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \clk_counter[7]_i_2__8_n_0\,
      I1 => oversample_offset_J(7),
      I2 => \clk_counter[8]_i_3__8_n_0\,
      O => \data_out[31]_i_45__8_n_0\
    );
\data_out[31]_i_46__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => oversample_offset_J(7),
      I1 => \data_out[31]_i_68__7_n_0\,
      I2 => \clk_counter[8]_i_3__8_n_0\,
      O => \data_out[31]_i_46__8_n_0\
    );
\data_out[31]_i_47__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"157C0154"
    )
        port map (
      I0 => \clk_counter[7]_i_2__8_n_0\,
      I1 => oversample_offset_J(6),
      I2 => \data_out[31]_i_69__8_n_0\,
      I3 => oversample_offset_J(7),
      I4 => \clk_counter[6]_i_2__8_n_0\,
      O => \data_out[31]_i_47__8_n_0\
    );
\data_out[31]_i_48__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"751C5104"
    )
        port map (
      I0 => \clk_counter[5]_i_2__8_n_0\,
      I1 => oversample_offset_J(4),
      I2 => \data_out[31]_i_70__8_n_0\,
      I3 => oversample_offset_J(5),
      I4 => \clk_counter[4]_i_2__8_n_0\,
      O => \data_out[31]_i_48__8_n_0\
    );
\data_out[31]_i_49__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E000006061E1E7E"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[2]\,
      I1 => \clk_counter[6]_i_3__7_n_0\,
      I2 => \clk_counter_reg_n_0_[3]\,
      I3 => oversample_offset_J(1),
      I4 => oversample_offset_J(2),
      I5 => oversample_offset_J(3),
      O => \data_out[31]_i_49__8_n_0\
    );
\data_out[31]_i_4__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => data_out10(0),
      I1 => \state__0\(1),
      I2 => \data_out_reg[31]_i_7__8_n_15\,
      I3 => \data_out[31]_i_8__7_n_0\,
      O => \data_out[31]_i_4__8_n_0\
    );
\data_out[31]_i_50__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7C04"
    )
        port map (
      I0 => oversample_offset_J(0),
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => oversample_offset_J(1),
      O => \data_out[31]_i_50__8_n_0\
    );
\data_out[31]_i_51__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \clk_counter[8]_i_3__8_n_0\,
      I1 => oversample_offset_J(7),
      I2 => \data_out[31]_i_68__7_n_0\,
      O => \data_out[31]_i_51__8_n_0\
    );
\data_out[31]_i_52__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60090660"
    )
        port map (
      I0 => oversample_offset_J(7),
      I1 => \clk_counter[7]_i_2__8_n_0\,
      I2 => oversample_offset_J(6),
      I3 => \data_out[31]_i_69__8_n_0\,
      I4 => \clk_counter[6]_i_2__8_n_0\,
      O => \data_out[31]_i_52__8_n_0\
    );
\data_out[31]_i_53__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888882222222"
    )
        port map (
      I0 => \data_out[31]_i_71__8_n_0\,
      I1 => oversample_offset_J(4),
      I2 => oversample_offset_J(3),
      I3 => oversample_offset_J(1),
      I4 => oversample_offset_J(2),
      I5 => \clk_counter[4]_i_2__8_n_0\,
      O => \data_out[31]_i_53__8_n_0\
    );
\data_out[31]_i_54__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9006066006606009"
    )
        port map (
      I0 => oversample_offset_J(3),
      I1 => \clk_counter_reg_n_0_[3]\,
      I2 => oversample_offset_J(1),
      I3 => oversample_offset_J(2),
      I4 => \clk_counter_reg_n_0_[2]\,
      I5 => \clk_counter[6]_i_3__7_n_0\,
      O => \data_out[31]_i_54__8_n_0\
    );
\data_out[31]_i_55__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9006"
    )
        port map (
      I0 => oversample_offset_J(1),
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => oversample_offset_J(0),
      I3 => \clk_counter_reg_n_0_[0]\,
      O => \data_out[31]_i_55__8_n_0\
    );
\data_out[31]_i_57__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__8_n_0\,
      I1 => oversample_offset_J(6),
      I2 => oversample_offset_J(7),
      O => \data_out[31]_i_57__8_n_0\
    );
\data_out[31]_i_58__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__8_n_0\,
      I1 => oversample_offset_J(6),
      I2 => oversample_offset_J(7),
      O => \data_out[31]_i_58__8_n_0\
    );
\data_out[31]_i_59__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__8_n_0\,
      I1 => oversample_offset_J(6),
      I2 => oversample_offset_J(7),
      O => \data_out[31]_i_59__8_n_0\
    );
\data_out[31]_i_5__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__8_n_13\,
      I1 => \data_out[31]_i_9__8_n_0\,
      O => \data_out[31]_i_5__8_n_0\
    );
\data_out[31]_i_60__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__8_n_0\,
      I1 => oversample_offset_J(6),
      I2 => oversample_offset_J(7),
      O => \data_out[31]_i_60__7_n_0\
    );
\data_out[31]_i_61__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__8_n_0\,
      I1 => oversample_offset_J(6),
      I2 => oversample_offset_J(7),
      O => \data_out[31]_i_61__8_n_0\
    );
\data_out[31]_i_62__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__8_n_0\,
      I1 => oversample_offset_J(6),
      I2 => oversample_offset_J(7),
      O => \data_out[31]_i_62__8_n_0\
    );
\data_out[31]_i_63__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__8_n_0\,
      I1 => oversample_offset_J(6),
      I2 => oversample_offset_J(7),
      O => \data_out[31]_i_63__8_n_0\
    );
\data_out[31]_i_64__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__8_n_0\,
      I1 => oversample_offset_J(6),
      I2 => oversample_offset_J(7),
      O => \data_out[31]_i_64__8_n_0\
    );
\data_out[31]_i_68__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000015555555"
    )
        port map (
      I0 => oversample_offset_J(6),
      I1 => oversample_offset_J(4),
      I2 => oversample_offset_J(3),
      I3 => oversample_offset_J(1),
      I4 => oversample_offset_J(2),
      I5 => oversample_offset_J(5),
      O => \data_out[31]_i_68__7_n_0\
    );
\data_out[31]_i_69__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => oversample_offset_J(5),
      I1 => oversample_offset_J(2),
      I2 => oversample_offset_J(1),
      I3 => oversample_offset_J(3),
      I4 => oversample_offset_J(4),
      O => \data_out[31]_i_69__8_n_0\
    );
\data_out[31]_i_70__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => oversample_offset_J(2),
      I1 => oversample_offset_J(1),
      I2 => oversample_offset_J(3),
      O => \data_out[31]_i_70__8_n_0\
    );
\data_out[31]_i_71__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA95555555"
    )
        port map (
      I0 => \clk_counter[5]_i_2__8_n_0\,
      I1 => oversample_offset_J(4),
      I2 => oversample_offset_J(3),
      I3 => oversample_offset_J(1),
      I4 => oversample_offset_J(2),
      I5 => oversample_offset_J(5),
      O => \data_out[31]_i_71__8_n_0\
    );
\data_out[31]_i_72__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \data_out[31]_i_85__8_n_0\,
      I1 => oversample_offset_J(6),
      I2 => oversample_offset_J(7),
      I3 => \clk_counter[8]_i_3__8_n_0\,
      O => \data_out[31]_i_72__8_n_0\
    );
\data_out[31]_i_73__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A802EA83"
    )
        port map (
      I0 => \clk_counter[7]_i_2__8_n_0\,
      I1 => oversample_offset_J(6),
      I2 => \data_out[31]_i_85__8_n_0\,
      I3 => oversample_offset_J(7),
      I4 => \clk_counter[6]_i_2__8_n_0\,
      O => \data_out[31]_i_73__8_n_0\
    );
\data_out[31]_i_74__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A883EA"
    )
        port map (
      I0 => \clk_counter[5]_i_2__8_n_0\,
      I1 => oversample_offset_J(4),
      I2 => \data_out[31]_i_106__8_n_0\,
      I3 => oversample_offset_J(5),
      I4 => \clk_counter[4]_i_2__8_n_0\,
      O => \data_out[31]_i_74__8_n_0\
    );
\data_out[31]_i_75__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA80002EEEA8883"
    )
        port map (
      I0 => \MOSI_i_11__8_n_0\,
      I1 => oversample_offset_J(2),
      I2 => oversample_offset_J(0),
      I3 => oversample_offset_J(1),
      I4 => oversample_offset_J(3),
      I5 => \data_out[31]_i_107__8_n_0\,
      O => \data_out[31]_i_75__8_n_0\
    );
\data_out[31]_i_76__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8247"
    )
        port map (
      I0 => oversample_offset_J(1),
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => \clk_counter_reg_n_0_[0]\,
      I3 => oversample_offset_J(0),
      O => \data_out[31]_i_76__7_n_0\
    );
\data_out[31]_i_77__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__8_n_0\,
      I1 => oversample_offset_J(6),
      I2 => oversample_offset_J(7),
      O => \data_out[31]_i_77__8_n_0\
    );
\data_out[31]_i_78__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__8_n_0\,
      I1 => oversample_offset_J(6),
      I2 => oversample_offset_J(7),
      O => \data_out[31]_i_78__8_n_0\
    );
\data_out[31]_i_79__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__8_n_0\,
      I1 => oversample_offset_J(6),
      I2 => oversample_offset_J(7),
      O => \data_out[31]_i_79__8_n_0\
    );
\data_out[31]_i_80__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \data_out[31]_i_85__8_n_0\,
      I1 => oversample_offset_J(6),
      I2 => oversample_offset_J(7),
      I3 => \clk_counter[8]_i_3__8_n_0\,
      O => \data_out[31]_i_80__8_n_0\
    );
\data_out[31]_i_81__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60090660"
    )
        port map (
      I0 => oversample_offset_J(7),
      I1 => \clk_counter[7]_i_2__8_n_0\,
      I2 => oversample_offset_J(6),
      I3 => \data_out[31]_i_85__8_n_0\,
      I4 => \clk_counter[6]_i_2__8_n_0\,
      O => \data_out[31]_i_81__8_n_0\
    );
\data_out[31]_i_82__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90060990"
    )
        port map (
      I0 => oversample_offset_J(5),
      I1 => \clk_counter[5]_i_2__8_n_0\,
      I2 => oversample_offset_J(4),
      I3 => \data_out[31]_i_106__8_n_0\,
      I4 => \clk_counter[4]_i_2__8_n_0\,
      O => \data_out[31]_i_82__7_n_0\
    );
\data_out[31]_i_83__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9090900609090990"
    )
        port map (
      I0 => oversample_offset_J(3),
      I1 => \MOSI_i_18__8_n_0\,
      I2 => oversample_offset_J(2),
      I3 => oversample_offset_J(0),
      I4 => oversample_offset_J(1),
      I5 => \data_out[31]_i_107__8_n_0\,
      O => \data_out[31]_i_83__8_n_0\
    );
\data_out[31]_i_84__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2814"
    )
        port map (
      I0 => oversample_offset_J(1),
      I1 => oversample_offset_J(0),
      I2 => \clk_counter_reg_n_0_[0]\,
      I3 => \clk_counter_reg_n_0_[1]\,
      O => \data_out[31]_i_84__7_n_0\
    );
\data_out[31]_i_85__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => oversample_offset_J(5),
      I1 => oversample_offset_J(3),
      I2 => oversample_offset_J(1),
      I3 => oversample_offset_J(0),
      I4 => oversample_offset_J(2),
      I5 => oversample_offset_J(4),
      O => \data_out[31]_i_85__8_n_0\
    );
\data_out[31]_i_86__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__7_n_5\,
      O => \data_out[31]_i_86__7_n_0\
    );
\data_out[31]_i_87__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__7_n_5\,
      O => \data_out[31]_i_87__8_n_0\
    );
\data_out[31]_i_88__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__7_n_5\,
      O => \data_out[31]_i_88__8_n_0\
    );
\data_out[31]_i_89__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__7_n_5\,
      O => \data_out[31]_i_89__8_n_0\
    );
\data_out[31]_i_8__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__8_n_14\,
      I1 => \data_out_reg[31]_i_6__7_n_13\,
      I2 => data_out2,
      I3 => \data_out_reg[31]_i_6__7_n_15\,
      I4 => \data_out_reg[31]_i_6__7_n_14\,
      I5 => data_out3,
      O => \data_out[31]_i_8__7_n_0\
    );
\data_out[31]_i_90__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__7_n_5\,
      O => \data_out[31]_i_90__8_n_0\
    );
\data_out[31]_i_91__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__7_n_5\,
      O => \data_out[31]_i_91__8_n_0\
    );
\data_out[31]_i_92__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__7_n_5\,
      O => \data_out[31]_i_92__8_n_0\
    );
\data_out[31]_i_93__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__7_n_5\,
      O => \data_out[31]_i_93__8_n_0\
    );
\data_out[31]_i_94__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__7_n_5\,
      O => \data_out[31]_i_94__8_n_0\
    );
\data_out[31]_i_95__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__7_n_5\,
      O => \data_out[31]_i_95__8_n_0\
    );
\data_out[31]_i_96__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__7_n_5\,
      O => \data_out[31]_i_96__8_n_0\
    );
\data_out[31]_i_97__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__7_n_5\,
      O => \data_out[31]_i_97__8_n_0\
    );
\data_out[31]_i_98__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__7_n_5\,
      O => \data_out[31]_i_98__8_n_0\
    );
\data_out[31]_i_99__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__7_n_5\,
      O => \data_out[31]_i_99__8_n_0\
    );
\data_out[31]_i_9__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \data_out[31]_i_36__8_n_0\,
      I1 => \data_out[31]_i_37__8_n_0\,
      I2 => \data_out[31]_i_38__8_n_0\,
      I3 => \data_out[31]_i_39__8_n_0\,
      I4 => \data_out[31]_i_40__8_n_0\,
      I5 => \data_out[31]_i_41__8_n_0\,
      O => \data_out[31]_i_9__8_n_0\
    );
\data_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[16]_i_1__8_n_0\,
      Q => \^data_out_j\(0),
      R => SS(0)
    );
\data_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[17]_i_1__8_n_0\,
      Q => \^data_out_j\(1),
      R => SS(0)
    );
\data_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[18]_i_1__8_n_0\,
      Q => \^data_out_j\(2),
      R => SS(0)
    );
\data_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[19]_i_1__8_n_0\,
      Q => \^data_out_j\(3),
      R => SS(0)
    );
\data_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[20]_i_1__8_n_0\,
      Q => \^data_out_j\(4),
      R => SS(0)
    );
\data_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[21]_i_1__8_n_0\,
      Q => \^data_out_j\(5),
      R => SS(0)
    );
\data_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[22]_i_1__8_n_0\,
      Q => \^data_out_j\(6),
      R => SS(0)
    );
\data_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[23]_i_1__8_n_0\,
      Q => \^data_out_j\(7),
      R => SS(0)
    );
\data_out_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[24]_i_1__8_n_0\,
      Q => \^data_out_j\(8),
      R => SS(0)
    );
\data_out_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[25]_i_1__8_n_0\,
      Q => \^data_out_j\(9),
      R => SS(0)
    );
\data_out_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[26]_i_1__8_n_0\,
      Q => \^data_out_j\(10),
      R => SS(0)
    );
\data_out_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[27]_i_1__8_n_0\,
      Q => \^data_out_j\(11),
      R => SS(0)
    );
\data_out_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[28]_i_1__8_n_0\,
      Q => \^data_out_j\(12),
      R => SS(0)
    );
\data_out_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[29]_i_1__8_n_0\,
      Q => \^data_out_j\(13),
      R => SS(0)
    );
\data_out_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[30]_i_1__8_n_0\,
      Q => \^data_out_j\(14),
      R => SS(0)
    );
\data_out_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[31]_i_1__8_n_0\,
      Q => \^data_out_j\(15),
      R => SS(0)
    );
\data_out_reg[31]_i_27__7\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_6__7_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_data_out_reg[31]_i_27__7_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \data_out_reg[31]_i_27__7_n_5\,
      CO(1) => \NLW_data_out_reg[31]_i_27__7_CO_UNCONNECTED\(1),
      CO(0) => \data_out_reg[31]_i_27__7_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1) => \data_out[31]_i_42__7_n_0\,
      DI(0) => \data_out[31]_i_43__8_n_0\,
      O(7 downto 2) => \NLW_data_out_reg[31]_i_27__7_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => data_out10(6 downto 5),
      S(7 downto 2) => B"000001",
      S(1) => \data_out[31]_i_44__8_n_0\,
      S(0) => \data_out[31]_i_45__8_n_0\
    );
\data_out_reg[31]_i_34__7\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_data_out_reg[31]_i_34__7_CO_UNCONNECTED\(7 downto 5),
      CO(4) => data_out2,
      CO(3) => \data_out_reg[31]_i_34__7_n_4\,
      CO(2) => \data_out_reg[31]_i_34__7_n_5\,
      CO(1) => \data_out_reg[31]_i_34__7_n_6\,
      CO(0) => \data_out_reg[31]_i_34__7_n_7\,
      DI(7 downto 5) => B"000",
      DI(4) => \data_out[31]_i_46__8_n_0\,
      DI(3) => \data_out[31]_i_47__8_n_0\,
      DI(2) => \data_out[31]_i_48__8_n_0\,
      DI(1) => \data_out[31]_i_49__8_n_0\,
      DI(0) => \data_out[31]_i_50__8_n_0\,
      O(7 downto 0) => \NLW_data_out_reg[31]_i_34__7_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => \data_out[31]_i_51__8_n_0\,
      S(3) => \data_out[31]_i_52__8_n_0\,
      S(2) => \data_out[31]_i_53__8_n_0\,
      S(1) => \data_out[31]_i_54__8_n_0\,
      S(0) => \data_out[31]_i_55__8_n_0\
    );
\data_out_reg[31]_i_35__7\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_56__7_n_0\,
      CI_TOP => '0',
      CO(7) => data_out3,
      CO(6) => \data_out_reg[31]_i_35__7_n_1\,
      CO(5) => \data_out_reg[31]_i_35__7_n_2\,
      CO(4) => \data_out_reg[31]_i_35__7_n_3\,
      CO(3) => \data_out_reg[31]_i_35__7_n_4\,
      CO(2) => \data_out_reg[31]_i_35__7_n_5\,
      CO(1) => \data_out_reg[31]_i_35__7_n_6\,
      CO(0) => \data_out_reg[31]_i_35__7_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_data_out_reg[31]_i_35__7_O_UNCONNECTED\(7 downto 0),
      S(7) => \data_out[31]_i_57__8_n_0\,
      S(6) => \data_out[31]_i_58__8_n_0\,
      S(5) => \data_out[31]_i_59__8_n_0\,
      S(4) => \data_out[31]_i_60__7_n_0\,
      S(3) => \data_out[31]_i_61__8_n_0\,
      S(2) => \data_out[31]_i_62__8_n_0\,
      S(1) => \data_out[31]_i_63__8_n_0\,
      S(0) => \data_out[31]_i_64__8_n_0\
    );
\data_out_reg[31]_i_56__7\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_56__7_n_0\,
      CO(6) => \data_out_reg[31]_i_56__7_n_1\,
      CO(5) => \data_out_reg[31]_i_56__7_n_2\,
      CO(4) => \data_out_reg[31]_i_56__7_n_3\,
      CO(3) => \data_out_reg[31]_i_56__7_n_4\,
      CO(2) => \data_out_reg[31]_i_56__7_n_5\,
      CO(1) => \data_out_reg[31]_i_56__7_n_6\,
      CO(0) => \data_out_reg[31]_i_56__7_n_7\,
      DI(7 downto 5) => B"000",
      DI(4) => \data_out[31]_i_72__8_n_0\,
      DI(3) => \data_out[31]_i_73__8_n_0\,
      DI(2) => \data_out[31]_i_74__8_n_0\,
      DI(1) => \data_out[31]_i_75__8_n_0\,
      DI(0) => \data_out[31]_i_76__7_n_0\,
      O(7 downto 0) => \NLW_data_out_reg[31]_i_56__7_O_UNCONNECTED\(7 downto 0),
      S(7) => \data_out[31]_i_77__8_n_0\,
      S(6) => \data_out[31]_i_78__8_n_0\,
      S(5) => \data_out[31]_i_79__8_n_0\,
      S(4) => \data_out[31]_i_80__8_n_0\,
      S(3) => \data_out[31]_i_81__8_n_0\,
      S(2) => \data_out[31]_i_82__7_n_0\,
      S(1) => \data_out[31]_i_83__8_n_0\,
      S(0) => \data_out[31]_i_84__7_n_0\
    );
\data_out_reg[31]_i_65__8\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_7__8_n_0\,
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_65__8_n_0\,
      CO(6) => \data_out_reg[31]_i_65__8_n_1\,
      CO(5) => \data_out_reg[31]_i_65__8_n_2\,
      CO(4) => \data_out_reg[31]_i_65__8_n_3\,
      CO(3) => \data_out_reg[31]_i_65__8_n_4\,
      CO(2) => \data_out_reg[31]_i_65__8_n_5\,
      CO(1) => \data_out_reg[31]_i_65__8_n_6\,
      CO(0) => \data_out_reg[31]_i_65__8_n_7\,
      DI(7) => \data_out[31]_i_86__7_n_0\,
      DI(6) => \data_out[31]_i_87__8_n_0\,
      DI(5) => \data_out[31]_i_88__8_n_0\,
      DI(4) => \data_out[31]_i_89__8_n_0\,
      DI(3) => \data_out[31]_i_90__8_n_0\,
      DI(2) => \data_out[31]_i_91__8_n_0\,
      DI(1) => \data_out[31]_i_92__8_n_0\,
      DI(0) => \data_out[31]_i_93__8_n_0\,
      O(7) => \data_out_reg[31]_i_65__8_n_8\,
      O(6) => \data_out_reg[31]_i_65__8_n_9\,
      O(5) => \data_out_reg[31]_i_65__8_n_10\,
      O(4) => \data_out_reg[31]_i_65__8_n_11\,
      O(3) => \data_out_reg[31]_i_65__8_n_12\,
      O(2) => \data_out_reg[31]_i_65__8_n_13\,
      O(1) => \data_out_reg[31]_i_65__8_n_14\,
      O(0) => \data_out_reg[31]_i_65__8_n_15\,
      S(7) => \data_out_reg[31]_i_27__7_n_5\,
      S(6) => \data_out_reg[31]_i_27__7_n_5\,
      S(5) => \data_out_reg[31]_i_27__7_n_5\,
      S(4) => \data_out_reg[31]_i_27__7_n_5\,
      S(3) => \data_out_reg[31]_i_27__7_n_5\,
      S(2) => \data_out_reg[31]_i_27__7_n_5\,
      S(1) => \data_out_reg[31]_i_27__7_n_5\,
      S(0) => \data_out_reg[31]_i_27__7_n_5\
    );
\data_out_reg[31]_i_66__8\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_65__8_n_0\,
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_66__8_n_0\,
      CO(6) => \data_out_reg[31]_i_66__8_n_1\,
      CO(5) => \data_out_reg[31]_i_66__8_n_2\,
      CO(4) => \data_out_reg[31]_i_66__8_n_3\,
      CO(3) => \data_out_reg[31]_i_66__8_n_4\,
      CO(2) => \data_out_reg[31]_i_66__8_n_5\,
      CO(1) => \data_out_reg[31]_i_66__8_n_6\,
      CO(0) => \data_out_reg[31]_i_66__8_n_7\,
      DI(7) => \data_out[31]_i_94__8_n_0\,
      DI(6) => \data_out[31]_i_95__8_n_0\,
      DI(5) => \data_out[31]_i_96__8_n_0\,
      DI(4) => \data_out[31]_i_97__8_n_0\,
      DI(3) => \data_out[31]_i_98__8_n_0\,
      DI(2) => \data_out[31]_i_99__8_n_0\,
      DI(1) => \data_out[31]_i_100__8_n_0\,
      DI(0) => \data_out[31]_i_101__8_n_0\,
      O(7) => \data_out_reg[31]_i_66__8_n_8\,
      O(6) => \data_out_reg[31]_i_66__8_n_9\,
      O(5) => \data_out_reg[31]_i_66__8_n_10\,
      O(4) => \data_out_reg[31]_i_66__8_n_11\,
      O(3) => \data_out_reg[31]_i_66__8_n_12\,
      O(2) => \data_out_reg[31]_i_66__8_n_13\,
      O(1) => \data_out_reg[31]_i_66__8_n_14\,
      O(0) => \data_out_reg[31]_i_66__8_n_15\,
      S(7) => \data_out_reg[31]_i_27__7_n_5\,
      S(6) => \data_out_reg[31]_i_27__7_n_5\,
      S(5) => \data_out_reg[31]_i_27__7_n_5\,
      S(4) => \data_out_reg[31]_i_27__7_n_5\,
      S(3) => \data_out_reg[31]_i_27__7_n_5\,
      S(2) => \data_out_reg[31]_i_27__7_n_5\,
      S(1) => \data_out_reg[31]_i_27__7_n_5\,
      S(0) => \data_out_reg[31]_i_27__7_n_5\
    );
\data_out_reg[31]_i_67__8\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_66__8_n_0\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_data_out_reg[31]_i_67__8_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \data_out_reg[31]_i_67__8_n_3\,
      CO(3) => \NLW_data_out_reg[31]_i_67__8_CO_UNCONNECTED\(3),
      CO(2) => \data_out_reg[31]_i_67__8_n_5\,
      CO(1) => \data_out_reg[31]_i_67__8_n_6\,
      CO(0) => \data_out_reg[31]_i_67__8_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => data_out10(28),
      DI(2) => \data_out[31]_i_103__8_n_0\,
      DI(1) => \data_out[31]_i_104__8_n_0\,
      DI(0) => \data_out[31]_i_105__8_n_0\,
      O(7 downto 4) => \NLW_data_out_reg[31]_i_67__8_O_UNCONNECTED\(7 downto 4),
      O(3) => \data_out_reg[31]_i_67__8_n_12\,
      O(2) => \data_out_reg[31]_i_67__8_n_13\,
      O(1) => \data_out_reg[31]_i_67__8_n_14\,
      O(0) => \data_out_reg[31]_i_67__8_n_15\,
      S(7 downto 4) => B"0001",
      S(3) => \data_out_reg[31]_i_27__7_n_5\,
      S(2) => \data_out_reg[31]_i_27__7_n_5\,
      S(1) => \data_out_reg[31]_i_27__7_n_5\,
      S(0) => \data_out_reg[31]_i_27__7_n_5\
    );
\data_out_reg[31]_i_6__7\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_6__7_n_0\,
      CO(6) => \data_out_reg[31]_i_6__7_n_1\,
      CO(5) => \data_out_reg[31]_i_6__7_n_2\,
      CO(4) => \data_out_reg[31]_i_6__7_n_3\,
      CO(3) => \data_out_reg[31]_i_6__7_n_4\,
      CO(2) => \data_out_reg[31]_i_6__7_n_5\,
      CO(1) => \data_out_reg[31]_i_6__7_n_6\,
      CO(0) => \data_out_reg[31]_i_6__7_n_7\,
      DI(7) => \data_out[31]_i_10__7_n_0\,
      DI(6) => \data_out[31]_i_11__7_n_0\,
      DI(5) => \data_out[31]_i_12__8_n_0\,
      DI(4) => \data_out[31]_i_13__8_n_0\,
      DI(3) => oversample_offset_J(2),
      DI(2) => \data_out[31]_i_14__7_n_0\,
      DI(1) => \data_out[31]_i_15__8_n_0\,
      DI(0) => \data_out[31]_i_16__8_n_0\,
      O(7 downto 3) => data_out10(4 downto 0),
      O(2) => \data_out_reg[31]_i_6__7_n_13\,
      O(1) => \data_out_reg[31]_i_6__7_n_14\,
      O(0) => \data_out_reg[31]_i_6__7_n_15\,
      S(7) => \data_out[31]_i_17__8_n_0\,
      S(6) => \data_out[31]_i_18__8_n_0\,
      S(5) => \data_out[31]_i_19__8_n_0\,
      S(4) => \data_out[31]_i_20__8_n_0\,
      S(3) => \data_out[31]_i_21__8_n_0\,
      S(2) => \data_out[31]_i_22__8_n_0\,
      S(1) => \data_out[31]_i_23__7_n_0\,
      S(0) => \data_out[31]_i_24__8_n_0\
    );
\data_out_reg[31]_i_7__8\: unisim.vcomponents.CARRY8
     port map (
      CI => data_out10(0),
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_7__8_n_0\,
      CO(6) => \data_out_reg[31]_i_7__8_n_1\,
      CO(5) => \data_out_reg[31]_i_7__8_n_2\,
      CO(4) => \data_out_reg[31]_i_7__8_n_3\,
      CO(3) => \data_out_reg[31]_i_7__8_n_4\,
      CO(2) => \data_out_reg[31]_i_7__8_n_5\,
      CO(1) => \data_out_reg[31]_i_7__8_n_6\,
      CO(0) => \data_out_reg[31]_i_7__8_n_7\,
      DI(7) => \data_out[31]_i_25__8_n_0\,
      DI(6) => \data_out[31]_i_26__8_n_0\,
      DI(5 downto 0) => data_out10(6 downto 1),
      O(7) => \data_out_reg[31]_i_7__8_n_8\,
      O(6) => \data_out_reg[31]_i_7__8_n_9\,
      O(5) => \data_out_reg[31]_i_7__8_n_10\,
      O(4) => \data_out_reg[31]_i_7__8_n_11\,
      O(3) => \data_out_reg[31]_i_7__8_n_12\,
      O(2) => \data_out_reg[31]_i_7__8_n_13\,
      O(1) => \data_out_reg[31]_i_7__8_n_14\,
      O(0) => \data_out_reg[31]_i_7__8_n_15\,
      S(7) => \data_out_reg[31]_i_27__7_n_5\,
      S(6) => \data_out_reg[31]_i_27__7_n_5\,
      S(5) => \data_out[31]_i_28__8_n_0\,
      S(4) => \data_out[31]_i_29__8_n_0\,
      S(3) => \data_out[31]_i_30__8_n_0\,
      S(2) => \data_out[31]_i_31__8_n_0\,
      S(1) => \data_out[31]_i_32__8_n_0\,
      S(0) => \data_out[31]_i_33__7_n_0\
    );
\done_cs_hold_counter[0]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \done_cs_hold_counter[3]_i_2__8_n_0\,
      I1 => \done_cs_hold_counter_reg_n_0_[0]\,
      O => \done_cs_hold_counter[0]_i_1__8_n_0\
    );
\done_cs_hold_counter[1]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \done_cs_hold_counter[3]_i_2__8_n_0\,
      I1 => \done_cs_hold_counter_reg_n_0_[1]\,
      I2 => \done_cs_hold_counter_reg_n_0_[0]\,
      O => \done_cs_hold_counter[1]_i_1__8_n_0\
    );
\done_cs_hold_counter[2]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A802"
    )
        port map (
      I0 => \done_cs_hold_counter[3]_i_2__8_n_0\,
      I1 => \done_cs_hold_counter_reg_n_0_[0]\,
      I2 => \done_cs_hold_counter_reg_n_0_[1]\,
      I3 => \done_cs_hold_counter_reg_n_0_[2]\,
      O => \done_cs_hold_counter[2]_i_1__8_n_0\
    );
\done_cs_hold_counter[3]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80002"
    )
        port map (
      I0 => \done_cs_hold_counter[3]_i_2__8_n_0\,
      I1 => \done_cs_hold_counter_reg_n_0_[2]\,
      I2 => \done_cs_hold_counter_reg_n_0_[1]\,
      I3 => \done_cs_hold_counter_reg_n_0_[0]\,
      I4 => \done_cs_hold_counter_reg_n_0_[3]\,
      O => \done_cs_hold_counter[3]_i_1__8_n_0\
    );
\done_cs_hold_counter[3]_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02020200"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \FSM_sequential_state[2]_i_3__8_n_0\,
      I4 => \done_cs_hold_counter_reg_n_0_[6]\,
      O => \done_cs_hold_counter[3]_i_2__8_n_0\
    );
\done_cs_hold_counter[4]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF0001FFFF"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[3]\,
      I1 => \done_cs_hold_counter_reg_n_0_[0]\,
      I2 => \done_cs_hold_counter_reg_n_0_[1]\,
      I3 => \done_cs_hold_counter_reg_n_0_[2]\,
      I4 => \state__0\(2),
      I5 => \done_cs_hold_counter_reg_n_0_[4]\,
      O => \done_cs_hold_counter[4]_i_1__8_n_0\
    );
\done_cs_hold_counter[5]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C008"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[6]\,
      I1 => \state__0\(2),
      I2 => \done_cs_hold_counter[5]_i_2__8_n_0\,
      I3 => \done_cs_hold_counter_reg_n_0_[5]\,
      O => \done_cs_hold_counter[5]_i_1__8_n_0\
    );
\done_cs_hold_counter[5]_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[4]\,
      I1 => \done_cs_hold_counter_reg_n_0_[2]\,
      I2 => \done_cs_hold_counter_reg_n_0_[1]\,
      I3 => \done_cs_hold_counter_reg_n_0_[0]\,
      I4 => \done_cs_hold_counter_reg_n_0_[3]\,
      O => \done_cs_hold_counter[5]_i_2__8_n_0\
    );
\done_cs_hold_counter[6]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      O => \done_cs_hold_counter[6]_i_1__7_n_0\
    );
\done_cs_hold_counter[6]_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \FSM_sequential_state[2]_i_3__8_n_0\,
      I2 => \done_cs_hold_counter_reg_n_0_[6]\,
      O => \done_cs_hold_counter[6]_i_2__7_n_0\
    );
\done_cs_hold_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \done_cs_hold_counter[6]_i_1__7_n_0\,
      D => \done_cs_hold_counter[0]_i_1__8_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[0]\,
      R => SS(0)
    );
\done_cs_hold_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \done_cs_hold_counter[6]_i_1__7_n_0\,
      D => \done_cs_hold_counter[1]_i_1__8_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[1]\,
      R => SS(0)
    );
\done_cs_hold_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \done_cs_hold_counter[6]_i_1__7_n_0\,
      D => \done_cs_hold_counter[2]_i_1__8_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[2]\,
      R => SS(0)
    );
\done_cs_hold_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \done_cs_hold_counter[6]_i_1__7_n_0\,
      D => \done_cs_hold_counter[3]_i_1__8_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[3]\,
      R => SS(0)
    );
\done_cs_hold_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \done_cs_hold_counter[6]_i_1__7_n_0\,
      D => \done_cs_hold_counter[4]_i_1__8_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[4]\,
      S => SS(0)
    );
\done_cs_hold_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \done_cs_hold_counter[6]_i_1__7_n_0\,
      D => \done_cs_hold_counter[5]_i_1__8_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[5]\,
      R => SS(0)
    );
\done_cs_hold_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \done_cs_hold_counter[6]_i_1__7_n_0\,
      D => \done_cs_hold_counter[6]_i_2__7_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[6]\,
      R => SS(0)
    );
\padding_counter[0]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \padding_counter[4]_i_2__7_n_0\,
      I1 => \padding_counter_reg_n_0_[0]\,
      O => \padding_counter[0]_i_1__8_n_0\
    );
\padding_counter[1]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \padding_counter[4]_i_2__7_n_0\,
      I1 => \padding_counter_reg_n_0_[1]\,
      I2 => \padding_counter_reg_n_0_[0]\,
      O => \padding_counter[1]_i_1__8_n_0\
    );
\padding_counter[2]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A802"
    )
        port map (
      I0 => \padding_counter[4]_i_2__7_n_0\,
      I1 => \padding_counter_reg_n_0_[0]\,
      I2 => \padding_counter_reg_n_0_[1]\,
      I3 => \padding_counter_reg_n_0_[2]\,
      O => \padding_counter[2]_i_1__8_n_0\
    );
\padding_counter[3]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDDDD7"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \padding_counter_reg_n_0_[3]\,
      I2 => \padding_counter_reg_n_0_[0]\,
      I3 => \padding_counter_reg_n_0_[1]\,
      I4 => \padding_counter_reg_n_0_[2]\,
      O => \padding_counter[3]_i_1__8_n_0\
    );
\padding_counter[4]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000002"
    )
        port map (
      I0 => \padding_counter[4]_i_2__7_n_0\,
      I1 => \padding_counter_reg_n_0_[3]\,
      I2 => \padding_counter_reg_n_0_[0]\,
      I3 => \padding_counter_reg_n_0_[1]\,
      I4 => \padding_counter_reg_n_0_[2]\,
      I5 => \padding_counter_reg_n_0_[4]\,
      O => \padding_counter[4]_i_1__8_n_0\
    );
\padding_counter[4]_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \padding_counter_reg_n_0_[6]\,
      I2 => \FSM_sequential_state[1]_i_2__7_n_0\,
      I3 => \state__0\(0),
      O => \padding_counter[4]_i_2__7_n_0\
    );
\padding_counter[5]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A008"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \padding_counter_reg_n_0_[6]\,
      I2 => \padding_counter[5]_i_2__8_n_0\,
      I3 => \padding_counter_reg_n_0_[5]\,
      O => \padding_counter[5]_i_1__8_n_0\
    );
\padding_counter[5]_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \padding_counter_reg_n_0_[4]\,
      I1 => \padding_counter_reg_n_0_[2]\,
      I2 => \padding_counter_reg_n_0_[1]\,
      I3 => \padding_counter_reg_n_0_[0]\,
      I4 => \padding_counter_reg_n_0_[3]\,
      O => \padding_counter[5]_i_2__8_n_0\
    );
\padding_counter[6]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      O => \padding_counter[6]_i_1__7_n_0\
    );
\padding_counter[6]_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \FSM_sequential_state[1]_i_2__7_n_0\,
      I2 => \padding_counter_reg_n_0_[6]\,
      O => \padding_counter[6]_i_2__7_n_0\
    );
\padding_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__7_n_0\,
      D => \padding_counter[0]_i_1__8_n_0\,
      Q => \padding_counter_reg_n_0_[0]\,
      R => SS(0)
    );
\padding_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__7_n_0\,
      D => \padding_counter[1]_i_1__8_n_0\,
      Q => \padding_counter_reg_n_0_[1]\,
      R => SS(0)
    );
\padding_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__7_n_0\,
      D => \padding_counter[2]_i_1__8_n_0\,
      Q => \padding_counter_reg_n_0_[2]\,
      R => SS(0)
    );
\padding_counter_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__7_n_0\,
      D => \padding_counter[3]_i_1__8_n_0\,
      Q => \padding_counter_reg_n_0_[3]\,
      S => SS(0)
    );
\padding_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__7_n_0\,
      D => \padding_counter[4]_i_1__8_n_0\,
      Q => \padding_counter_reg_n_0_[4]\,
      R => SS(0)
    );
\padding_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__7_n_0\,
      D => \padding_counter[5]_i_1__8_n_0\,
      Q => \padding_counter_reg_n_0_[5]\,
      R => SS(0)
    );
\padding_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__7_n_0\,
      D => \padding_counter[6]_i_2__7_n_0\,
      Q => \padding_counter_reg_n_0_[6]\,
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cable_delay_tester_rhs_256_0_0_rhs_spi_master_9 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[1]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out_K : out STD_LOGIC_VECTOR ( 15 downto 0 );
    MOSI_K : out STD_LOGIC;
    oversample_offset_K : in STD_LOGIC_VECTOR ( 7 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    MOSI_reg_0 : in STD_LOGIC_VECTOR ( 22 downto 0 );
    \MOSI_reg_i_9__8_0\ : in STD_LOGIC;
    \MOSI_reg_i_7__8_0\ : in STD_LOGIC;
    \MOSI_reg_i_7__8_1\ : in STD_LOGIC;
    \MOSI_reg_i_7__8_2\ : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_0\ : in STD_LOGIC;
    MISO_K : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cable_delay_tester_rhs_256_0_0_rhs_spi_master_9 : entity is "rhs_spi_master";
end cable_delay_tester_rhs_256_0_0_rhs_spi_master_9;

architecture STRUCTURE of cable_delay_tester_rhs_256_0_0_rhs_spi_master_9 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_sequential_state[0]_i_2__9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_3__9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_4__9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_1__9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_2__8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_1__9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_3__9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_4__9_n_0\ : STD_LOGIC;
  signal \^mosi_k\ : STD_LOGIC;
  signal \MOSI_i_10__9_n_0\ : STD_LOGIC;
  signal \MOSI_i_11__9_n_0\ : STD_LOGIC;
  signal \MOSI_i_12__9_n_0\ : STD_LOGIC;
  signal \MOSI_i_13__9_n_0\ : STD_LOGIC;
  signal \MOSI_i_14__9_n_0\ : STD_LOGIC;
  signal \MOSI_i_15__9_n_0\ : STD_LOGIC;
  signal \MOSI_i_16__9_n_0\ : STD_LOGIC;
  signal \MOSI_i_17__9_n_0\ : STD_LOGIC;
  signal \MOSI_i_18__9_n_0\ : STD_LOGIC;
  signal \MOSI_i_19__9_n_0\ : STD_LOGIC;
  signal \MOSI_i_1__9_n_0\ : STD_LOGIC;
  signal \MOSI_i_2__9_n_0\ : STD_LOGIC;
  signal \MOSI_i_3__9_n_0\ : STD_LOGIC;
  signal \MOSI_i_4__9_n_0\ : STD_LOGIC;
  signal \MOSI_i_5__9_n_0\ : STD_LOGIC;
  signal \MOSI_i_6__9_n_0\ : STD_LOGIC;
  signal \MOSI_reg_i_7__8_n_0\ : STD_LOGIC;
  signal \MOSI_reg_i_8__8_n_0\ : STD_LOGIC;
  signal \MOSI_reg_i_9__8_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal clk_counter : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \clk_counter[0]_i_1__9_n_0\ : STD_LOGIC;
  signal \clk_counter[1]_i_1__9_n_0\ : STD_LOGIC;
  signal \clk_counter[2]_i_1__9_n_0\ : STD_LOGIC;
  signal \clk_counter[3]_i_1__9_n_0\ : STD_LOGIC;
  signal \clk_counter[4]_i_1__9_n_0\ : STD_LOGIC;
  signal \clk_counter[4]_i_2__9_n_0\ : STD_LOGIC;
  signal \clk_counter[5]_i_1__9_n_0\ : STD_LOGIC;
  signal \clk_counter[5]_i_2__9_n_0\ : STD_LOGIC;
  signal \clk_counter[6]_i_2__9_n_0\ : STD_LOGIC;
  signal \clk_counter[6]_i_3__8_n_0\ : STD_LOGIC;
  signal \clk_counter[7]_i_1__9_n_0\ : STD_LOGIC;
  signal \clk_counter[7]_i_2__9_n_0\ : STD_LOGIC;
  signal \clk_counter[8]_i_1__9_n_0\ : STD_LOGIC;
  signal \clk_counter[8]_i_2__9_n_0\ : STD_LOGIC;
  signal \clk_counter[8]_i_3__9_n_0\ : STD_LOGIC;
  signal \clk_counter[8]_i_4__8_n_0\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[8]\ : STD_LOGIC;
  signal data_out10 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal data_out1_in : STD_LOGIC_VECTOR ( 31 to 31 );
  signal data_out2 : STD_LOGIC;
  signal data_out3 : STD_LOGIC;
  signal \data_out[16]_i_1__9_n_0\ : STD_LOGIC;
  signal \data_out[17]_i_1__9_n_0\ : STD_LOGIC;
  signal \data_out[18]_i_1__9_n_0\ : STD_LOGIC;
  signal \data_out[19]_i_1__9_n_0\ : STD_LOGIC;
  signal \data_out[20]_i_1__9_n_0\ : STD_LOGIC;
  signal \data_out[21]_i_1__9_n_0\ : STD_LOGIC;
  signal \data_out[22]_i_1__9_n_0\ : STD_LOGIC;
  signal \data_out[23]_i_1__9_n_0\ : STD_LOGIC;
  signal \data_out[23]_i_2__9_n_0\ : STD_LOGIC;
  signal \data_out[24]_i_1__9_n_0\ : STD_LOGIC;
  signal \data_out[24]_i_2__9_n_0\ : STD_LOGIC;
  signal \data_out[25]_i_1__9_n_0\ : STD_LOGIC;
  signal \data_out[25]_i_2__9_n_0\ : STD_LOGIC;
  signal \data_out[26]_i_1__9_n_0\ : STD_LOGIC;
  signal \data_out[26]_i_2__9_n_0\ : STD_LOGIC;
  signal \data_out[27]_i_1__9_n_0\ : STD_LOGIC;
  signal \data_out[27]_i_2__9_n_0\ : STD_LOGIC;
  signal \data_out[27]_i_3__9_n_0\ : STD_LOGIC;
  signal \data_out[28]_i_1__9_n_0\ : STD_LOGIC;
  signal \data_out[28]_i_2__9_n_0\ : STD_LOGIC;
  signal \data_out[29]_i_1__9_n_0\ : STD_LOGIC;
  signal \data_out[29]_i_2__9_n_0\ : STD_LOGIC;
  signal \data_out[30]_i_1__9_n_0\ : STD_LOGIC;
  signal \data_out[30]_i_2__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_100__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_101__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_103__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_104__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_105__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_106__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_107__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_10__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_11__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_12__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_13__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_14__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_15__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_16__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_17__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_18__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_19__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_1__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_20__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_21__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_22__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_23__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_24__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_25__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_26__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_28__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_29__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_30__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_31__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_32__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_33__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_36__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_37__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_38__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_39__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_3__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_40__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_41__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_42__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_43__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_44__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_45__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_46__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_47__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_48__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_49__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_4__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_50__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_51__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_52__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_53__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_54__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_55__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_57__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_58__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_59__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_5__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_60__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_61__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_62__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_63__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_64__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_68__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_69__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_70__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_71__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_72__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_73__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_74__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_75__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_76__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_77__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_78__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_79__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_80__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_81__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_82__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_83__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_84__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_85__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_86__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_87__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_88__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_89__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_8__8_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_90__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_91__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_92__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_93__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_94__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_95__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_96__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_97__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_98__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_99__9_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_9__9_n_0\ : STD_LOGIC;
  signal \^data_out_k\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \data_out_reg[31]_i_27__8_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_27__8_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_34__8_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_34__8_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_34__8_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_34__8_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__8_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__8_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__8_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__8_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__8_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__8_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_35__8_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__8_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__8_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__8_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__8_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__8_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__8_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__8_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_56__8_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__9_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__9_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__9_n_10\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__9_n_11\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__9_n_12\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__9_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__9_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__9_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__9_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__9_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__9_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__9_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__9_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__9_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__9_n_8\ : STD_LOGIC;
  signal \data_out_reg[31]_i_65__9_n_9\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__9_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__9_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__9_n_10\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__9_n_11\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__9_n_12\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__9_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__9_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__9_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__9_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__9_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__9_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__9_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__9_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__9_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__9_n_8\ : STD_LOGIC;
  signal \data_out_reg[31]_i_66__9_n_9\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__9_n_12\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__9_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__9_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__9_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__9_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__9_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__9_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_67__9_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__8_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__8_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__8_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__8_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__8_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__8_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__8_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__8_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__8_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__8_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_6__8_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__9_n_0\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__9_n_1\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__9_n_10\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__9_n_11\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__9_n_12\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__9_n_13\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__9_n_14\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__9_n_15\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__9_n_2\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__9_n_3\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__9_n_4\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__9_n_5\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__9_n_6\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__9_n_7\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__9_n_8\ : STD_LOGIC;
  signal \data_out_reg[31]_i_7__9_n_9\ : STD_LOGIC;
  signal \done_cs_hold_counter[0]_i_1__9_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[1]_i_1__9_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[2]_i_1__9_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[3]_i_1__9_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[3]_i_2__9_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[4]_i_1__9_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[5]_i_1__9_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[5]_i_2__9_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter[6]_i_2__8_n_0\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \done_cs_hold_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \padding_counter[0]_i_1__9_n_0\ : STD_LOGIC;
  signal \padding_counter[1]_i_1__9_n_0\ : STD_LOGIC;
  signal \padding_counter[2]_i_1__9_n_0\ : STD_LOGIC;
  signal \padding_counter[3]_i_1__9_n_0\ : STD_LOGIC;
  signal \padding_counter[4]_i_1__9_n_0\ : STD_LOGIC;
  signal \padding_counter[4]_i_2__8_n_0\ : STD_LOGIC;
  signal \padding_counter[5]_i_1__9_n_0\ : STD_LOGIC;
  signal \padding_counter[5]_i_2__9_n_0\ : STD_LOGIC;
  signal \padding_counter[6]_i_1__8_n_0\ : STD_LOGIC;
  signal \padding_counter[6]_i_2__8_n_0\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \padding_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \state__1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_data_out_reg[31]_i_27__8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_data_out_reg[31]_i_27__8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_data_out_reg[31]_i_34__8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_data_out_reg[31]_i_34__8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_data_out_reg[31]_i_35__8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_data_out_reg[31]_i_56__8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_data_out_reg[31]_i_67__9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_data_out_reg[31]_i_67__9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[16]_i_5\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_3__9\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__9\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_2__9\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_4__9\ : label is "soft_lutpair246";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "PRE_BUSY:001,BUSY:010,POST_BUSY:011,DONE:100,READY:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "PRE_BUSY:001,BUSY:010,POST_BUSY:011,DONE:100,READY:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[2]\ : label is "PRE_BUSY:001,BUSY:010,POST_BUSY:011,DONE:100,READY:000";
  attribute SOFT_HLUTNM of \MOSI_i_11__9\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \MOSI_i_18__9\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \MOSI_i_3__9\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \clk_counter[1]_i_1__9\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \clk_counter[2]_i_1__9\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \clk_counter[3]_i_1__9\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \clk_counter[4]_i_1__9\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \clk_counter[4]_i_2__9\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \clk_counter[6]_i_1__9\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \clk_counter[6]_i_3__8\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \clk_counter[7]_i_1__9\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \clk_counter[7]_i_2__9\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \clk_counter[8]_i_2__9\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \clk_counter[8]_i_3__9\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \clk_counter[8]_i_4__8\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \data_out[23]_i_2__9\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \data_out[24]_i_2__9\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \data_out[25]_i_2__9\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \data_out[26]_i_2__9\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \data_out[27]_i_2__9\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \data_out[28]_i_2__9\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \data_out[29]_i_2__9\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \data_out[30]_i_2__9\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \data_out[31]_i_107__9\ : label is "soft_lutpair233";
  attribute HLUTNM : string;
  attribute HLUTNM of \data_out[31]_i_11__8\ : label is "lutpair9";
  attribute HLUTNM of \data_out[31]_i_19__9\ : label is "lutpair9";
  attribute SOFT_HLUTNM of \data_out[31]_i_2__9\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \data_out[31]_i_3__9\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \data_out[31]_i_4__9\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \data_out[31]_i_5__9\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \data_out[31]_i_69__9\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \data_out[31]_i_70__9\ : label is "soft_lutpair239";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \data_out_reg[31]_i_34__8\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \data_out_reg[31]_i_35__8\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \data_out_reg[31]_i_56__8\ : label is 11;
  attribute SOFT_HLUTNM of \done_cs_hold_counter[0]_i_1__9\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[1]_i_1__9\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[2]_i_1__9\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[3]_i_1__9\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[3]_i_2__9\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \done_cs_hold_counter[6]_i_2__8\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \padding_counter[1]_i_1__9\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \padding_counter[2]_i_1__9\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \padding_counter[4]_i_2__8\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \padding_counter[5]_i_1__9\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \padding_counter[6]_i_2__8\ : label is "soft_lutpair249";
begin
  E(0) <= \^e\(0);
  MOSI_K <= \^mosi_k\;
  Q(0) <= \^q\(0);
  data_out_K(15 downto 0) <= \^data_out_k\(15 downto 0);
ClockDivideByEight: entity work.cable_delay_tester_rhs_256_0_0_clock_divider_19
     port map (
      Q(2) => \^q\(0),
      Q(1 downto 0) => \state__0\(1 downto 0),
      clk => clk,
      \counter[0]_i_3__9_0\(3) => \clk_counter_reg_n_0_[8]\,
      \counter[0]_i_3__9_0\(2) => \clk_counter_reg_n_0_[7]\,
      \counter[0]_i_3__9_0\(1) => \clk_counter_reg_n_0_[6]\,
      \counter[0]_i_3__9_0\(0) => \clk_counter_reg_n_0_[5]\
    );
\FSM_onehot_state[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => \^q\(0),
      O => \FSM_sequential_state_reg[1]_0\
    );
\FSM_sequential_state[0]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3322333022220030"
    )
        port map (
      I0 => \FSM_sequential_state[0]_i_2__9_n_0\,
      I1 => \^q\(0),
      I2 => \FSM_sequential_state_reg[0]_0\,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      I5 => \FSM_sequential_state[0]_i_3__9_n_0\,
      O => \state__1\(0)
    );
\FSM_sequential_state[0]_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[6]\,
      I1 => \clk_counter_reg_n_0_[7]\,
      I2 => \clk_counter_reg_n_0_[5]\,
      I3 => \clk_counter_reg_n_0_[8]\,
      I4 => \FSM_sequential_state[0]_i_4__9_n_0\,
      O => \FSM_sequential_state[0]_i_2__9_n_0\
    );
\FSM_sequential_state[0]_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \padding_counter_reg_n_0_[6]\,
      I1 => \FSM_sequential_state[1]_i_2__8_n_0\,
      O => \FSM_sequential_state[0]_i_3__9_n_0\
    );
\FSM_sequential_state[0]_i_4__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[2]\,
      I1 => \clk_counter_reg_n_0_[3]\,
      I2 => \clk_counter_reg_n_0_[4]\,
      I3 => \clk_counter_reg_n_0_[1]\,
      I4 => \clk_counter_reg_n_0_[0]\,
      I5 => \state__0\(0),
      O => \FSM_sequential_state[0]_i_4__9_n_0\
    );
\FSM_sequential_state[1]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55510004"
    )
        port map (
      I0 => \^q\(0),
      I1 => \state__0\(0),
      I2 => \FSM_sequential_state[1]_i_2__8_n_0\,
      I3 => \padding_counter_reg_n_0_[6]\,
      I4 => \state__0\(1),
      O => \FSM_sequential_state[1]_i_1__9_n_0\
    );
\FSM_sequential_state[1]_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \padding_counter_reg_n_0_[5]\,
      I1 => \padding_counter_reg_n_0_[3]\,
      I2 => \padding_counter_reg_n_0_[0]\,
      I3 => \padding_counter_reg_n_0_[1]\,
      I4 => \padding_counter_reg_n_0_[2]\,
      I5 => \padding_counter_reg_n_0_[4]\,
      O => \FSM_sequential_state[1]_i_2__8_n_0\
    );
\FSM_sequential_state[2]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => \^q\(0),
      O => \FSM_sequential_state[2]_i_1__9_n_0\
    );
\FSM_sequential_state[2]_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEF0EE00"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[6]\,
      I1 => \FSM_sequential_state[2]_i_3__9_n_0\,
      I2 => \state__0\(1),
      I3 => \^q\(0),
      I4 => \FSM_sequential_state[2]_i_4__9_n_0\,
      O => \state__1\(2)
    );
\FSM_sequential_state[2]_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[5]\,
      I1 => \done_cs_hold_counter_reg_n_0_[3]\,
      I2 => \done_cs_hold_counter_reg_n_0_[0]\,
      I3 => \done_cs_hold_counter_reg_n_0_[1]\,
      I4 => \done_cs_hold_counter_reg_n_0_[2]\,
      I5 => \done_cs_hold_counter_reg_n_0_[4]\,
      O => \FSM_sequential_state[2]_i_3__9_n_0\
    );
\FSM_sequential_state[2]_i_4__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \FSM_sequential_state[1]_i_2__8_n_0\,
      I2 => \padding_counter_reg_n_0_[6]\,
      O => \FSM_sequential_state[2]_i_4__9_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \FSM_sequential_state[2]_i_1__9_n_0\,
      D => \state__1\(0),
      Q => \state__0\(0),
      R => SS(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \FSM_sequential_state[2]_i_1__9_n_0\,
      D => \FSM_sequential_state[1]_i_1__9_n_0\,
      Q => \state__0\(1),
      R => SS(0)
    );
\FSM_sequential_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \FSM_sequential_state[2]_i_1__9_n_0\,
      D => \state__1\(2),
      Q => \^q\(0),
      R => SS(0)
    );
\MOSI_i_10__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FFFFFF47FF0000"
    )
        port map (
      I0 => MOSI_reg_0(19),
      I1 => \clk_counter[4]_i_2__9_n_0\,
      I2 => MOSI_reg_0(20),
      I3 => \MOSI_i_18__9_n_0\,
      I4 => \clk_counter[5]_i_2__9_n_0\,
      I5 => \MOSI_i_19__9_n_0\,
      O => \MOSI_i_10__9_n_0\
    );
\MOSI_i_11__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[3]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[2]\,
      O => \MOSI_i_11__9_n_0\
    );
\MOSI_i_12__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => MOSI_reg_0(11),
      I1 => \MOSI_reg_i_7__8_0\,
      I2 => \clk_counter[4]_i_2__9_n_0\,
      I3 => \MOSI_reg_i_7__8_1\,
      I4 => \MOSI_i_18__9_n_0\,
      I5 => \MOSI_reg_i_7__8_2\,
      O => \MOSI_i_12__9_n_0\
    );
\MOSI_i_13__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => MOSI_reg_0(7),
      I1 => MOSI_reg_0(8),
      I2 => \clk_counter[4]_i_2__9_n_0\,
      I3 => MOSI_reg_0(9),
      I4 => \MOSI_i_18__9_n_0\,
      I5 => MOSI_reg_0(10),
      O => \MOSI_i_13__9_n_0\
    );
\MOSI_i_14__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => MOSI_reg_0(3),
      I1 => MOSI_reg_0(4),
      I2 => \clk_counter[4]_i_2__9_n_0\,
      I3 => MOSI_reg_0(5),
      I4 => \MOSI_i_18__9_n_0\,
      I5 => MOSI_reg_0(6),
      O => \MOSI_i_14__9_n_0\
    );
\MOSI_i_15__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => MOSI_reg_0(22),
      I1 => MOSI_reg_0(0),
      I2 => \clk_counter[4]_i_2__9_n_0\,
      I3 => MOSI_reg_0(1),
      I4 => \MOSI_i_18__9_n_0\,
      I5 => MOSI_reg_0(2),
      O => \MOSI_i_15__9_n_0\
    );
\MOSI_i_16__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => MOSI_reg_0(15),
      I1 => MOSI_reg_0(16),
      I2 => \clk_counter[4]_i_2__9_n_0\,
      I3 => MOSI_reg_0(17),
      I4 => \MOSI_i_11__9_n_0\,
      I5 => MOSI_reg_0(18),
      O => \MOSI_i_16__9_n_0\
    );
\MOSI_i_17__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \MOSI_reg_i_9__8_0\,
      I1 => MOSI_reg_0(12),
      I2 => \clk_counter[4]_i_2__9_n_0\,
      I3 => MOSI_reg_0(13),
      I4 => \MOSI_i_11__9_n_0\,
      I5 => MOSI_reg_0(14),
      O => \MOSI_i_17__9_n_0\
    );
\MOSI_i_18__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[2]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => \clk_counter_reg_n_0_[0]\,
      I3 => \clk_counter_reg_n_0_[3]\,
      O => \MOSI_i_18__9_n_0\
    );
\MOSI_i_19__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F700F7F7"
    )
        port map (
      I0 => MOSI_reg_0(20),
      I1 => \MOSI_i_18__9_n_0\,
      I2 => \clk_counter_reg_n_0_[4]\,
      I3 => \clk_counter[4]_i_2__9_n_0\,
      I4 => MOSI_reg_0(21),
      O => \MOSI_i_19__9_n_0\
    );
\MOSI_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBABBAAA88A88AAA"
    )
        port map (
      I0 => \MOSI_i_2__9_n_0\,
      I1 => \MOSI_i_3__9_n_0\,
      I2 => \state__0\(0),
      I3 => \^q\(0),
      I4 => \state__0\(1),
      I5 => \^mosi_k\,
      O => \MOSI_i_1__9_n_0\
    );
\MOSI_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F004040"
    )
        port map (
      I0 => \MOSI_i_4__9_n_0\,
      I1 => \MOSI_i_5__9_n_0\,
      I2 => \state__0\(1),
      I3 => MOSI_reg_0(22),
      I4 => \state__0\(0),
      I5 => \^q\(0),
      O => \MOSI_i_2__9_n_0\
    );
\MOSI_i_3__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \MOSI_i_6__9_n_0\,
      I1 => \^q\(0),
      I2 => \clk_counter_reg_n_0_[2]\,
      I3 => \clk_counter_reg_n_0_[1]\,
      I4 => \clk_counter_reg_n_0_[0]\,
      O => \MOSI_i_3__9_n_0\
    );
\MOSI_i_4__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202100252521552"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[7]\,
      I1 => \MOSI_reg_i_7__8_n_0\,
      I2 => \clk_counter_reg_n_0_[6]\,
      I3 => \clk_counter_reg_n_0_[5]\,
      I4 => \clk_counter[8]_i_4__8_n_0\,
      I5 => \MOSI_reg_i_8__8_n_0\,
      O => \MOSI_i_4__9_n_0\
    );
\MOSI_i_5__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"771777D7CCFCFFFF"
    )
        port map (
      I0 => \MOSI_reg_i_9__8_n_0\,
      I1 => \clk_counter_reg_n_0_[6]\,
      I2 => \clk_counter_reg_n_0_[5]\,
      I3 => \clk_counter[8]_i_4__8_n_0\,
      I4 => \MOSI_i_10__9_n_0\,
      I5 => \clk_counter_reg_n_0_[7]\,
      O => \MOSI_i_5__9_n_0\
    );
\MOSI_i_6__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFDFFFDFDFDF"
    )
        port map (
      I0 => \clk_counter[6]_i_2__9_n_0\,
      I1 => \clk_counter[7]_i_2__9_n_0\,
      I2 => \clk_counter[8]_i_3__9_n_0\,
      I3 => \clk_counter[5]_i_2__9_n_0\,
      I4 => \MOSI_i_11__9_n_0\,
      I5 => \clk_counter_reg_n_0_[4]\,
      O => \MOSI_i_6__9_n_0\
    );
MOSI_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \MOSI_i_1__9_n_0\,
      Q => \^mosi_k\,
      R => SS(0)
    );
\MOSI_reg_i_7__8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \MOSI_i_12__9_n_0\,
      I1 => \MOSI_i_13__9_n_0\,
      O => \MOSI_reg_i_7__8_n_0\,
      S => \clk_counter[5]_i_2__9_n_0\
    );
\MOSI_reg_i_8__8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \MOSI_i_14__9_n_0\,
      I1 => \MOSI_i_15__9_n_0\,
      O => \MOSI_reg_i_8__8_n_0\,
      S => \clk_counter[5]_i_2__9_n_0\
    );
\MOSI_reg_i_9__8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \MOSI_i_16__9_n_0\,
      I1 => \MOSI_i_17__9_n_0\,
      O => \MOSI_reg_i_9__8_n_0\,
      S => \clk_counter[5]_i_2__9_n_0\
    );
\clk_counter[0]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \clk_counter_reg_n_0_[0]\,
      O => \clk_counter[0]_i_1__9_n_0\
    );
\clk_counter[1]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[1]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \state__0\(1),
      O => \clk_counter[1]_i_1__9_n_0\
    );
\clk_counter[2]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DDD7"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \clk_counter_reg_n_0_[2]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[0]\,
      O => \clk_counter[2]_i_1__9_n_0\
    );
\clk_counter[3]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA9FFFF"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[3]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[2]\,
      I4 => \state__0\(1),
      O => \clk_counter[3]_i_1__9_n_0\
    );
\clk_counter[4]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \clk_counter[4]_i_2__9_n_0\,
      O => \clk_counter[4]_i_1__9_n_0\
    );
\clk_counter[4]_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[4]\,
      I1 => \clk_counter_reg_n_0_[2]\,
      I2 => \clk_counter_reg_n_0_[3]\,
      I3 => \clk_counter_reg_n_0_[0]\,
      I4 => \clk_counter_reg_n_0_[1]\,
      O => \clk_counter[4]_i_2__9_n_0\
    );
\clk_counter[5]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \clk_counter[5]_i_2__9_n_0\,
      I1 => \state__0\(1),
      O => \clk_counter[5]_i_1__9_n_0\
    );
\clk_counter[5]_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[5]\,
      I1 => \clk_counter_reg_n_0_[4]\,
      I2 => \clk_counter_reg_n_0_[3]\,
      I3 => \clk_counter_reg_n_0_[2]\,
      I4 => \clk_counter_reg_n_0_[0]\,
      I5 => \clk_counter_reg_n_0_[1]\,
      O => \clk_counter[5]_i_2__9_n_0\
    );
\clk_counter[6]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \clk_counter[6]_i_2__9_n_0\,
      O => clk_counter(6)
    );
\clk_counter[6]_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[6]\,
      I1 => \clk_counter_reg_n_0_[5]\,
      I2 => \clk_counter[6]_i_3__8_n_0\,
      I3 => \clk_counter_reg_n_0_[2]\,
      I4 => \clk_counter_reg_n_0_[3]\,
      I5 => \clk_counter_reg_n_0_[4]\,
      O => \clk_counter[6]_i_2__9_n_0\
    );
\clk_counter[6]_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[0]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      O => \clk_counter[6]_i_3__8_n_0\
    );
\clk_counter[7]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \clk_counter[7]_i_2__9_n_0\,
      I1 => \state__0\(1),
      O => \clk_counter[7]_i_1__9_n_0\
    );
\clk_counter[7]_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA9A"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[7]\,
      I1 => \clk_counter_reg_n_0_[6]\,
      I2 => \clk_counter[8]_i_4__8_n_0\,
      I3 => \clk_counter_reg_n_0_[5]\,
      O => \clk_counter[7]_i_2__9_n_0\
    );
\clk_counter[8]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \state__0\(0),
      O => \clk_counter[8]_i_1__9_n_0\
    );
\clk_counter[8]_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \clk_counter[8]_i_3__9_n_0\,
      O => \clk_counter[8]_i_2__9_n_0\
    );
\clk_counter[8]_i_3__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002FFFD"
    )
        port map (
      I0 => \clk_counter[8]_i_4__8_n_0\,
      I1 => \clk_counter_reg_n_0_[6]\,
      I2 => \clk_counter_reg_n_0_[7]\,
      I3 => \clk_counter_reg_n_0_[5]\,
      I4 => \clk_counter_reg_n_0_[8]\,
      O => \clk_counter[8]_i_3__9_n_0\
    );
\clk_counter[8]_i_4__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[1]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[2]\,
      I3 => \clk_counter_reg_n_0_[3]\,
      I4 => \clk_counter_reg_n_0_[4]\,
      O => \clk_counter[8]_i_4__8_n_0\
    );
\clk_counter_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__9_n_0\,
      D => \clk_counter[0]_i_1__9_n_0\,
      Q => \clk_counter_reg_n_0_[0]\,
      S => SS(0)
    );
\clk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__9_n_0\,
      D => \clk_counter[1]_i_1__9_n_0\,
      Q => \clk_counter_reg_n_0_[1]\,
      R => SS(0)
    );
\clk_counter_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__9_n_0\,
      D => \clk_counter[2]_i_1__9_n_0\,
      Q => \clk_counter_reg_n_0_[2]\,
      S => SS(0)
    );
\clk_counter_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__9_n_0\,
      D => \clk_counter[3]_i_1__9_n_0\,
      Q => \clk_counter_reg_n_0_[3]\,
      S => SS(0)
    );
\clk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__9_n_0\,
      D => \clk_counter[4]_i_1__9_n_0\,
      Q => \clk_counter_reg_n_0_[4]\,
      S => SS(0)
    );
\clk_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__9_n_0\,
      D => \clk_counter[5]_i_1__9_n_0\,
      Q => \clk_counter_reg_n_0_[5]\,
      R => SS(0)
    );
\clk_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__9_n_0\,
      D => clk_counter(6),
      Q => \clk_counter_reg_n_0_[6]\,
      R => SS(0)
    );
\clk_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__9_n_0\,
      D => \clk_counter[7]_i_1__9_n_0\,
      Q => \clk_counter_reg_n_0_[7]\,
      R => SS(0)
    );
\clk_counter_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \clk_counter[8]_i_1__9_n_0\,
      D => \clk_counter[8]_i_2__9_n_0\,
      Q => \clk_counter_reg_n_0_[8]\,
      S => SS(0)
    );
\data_out[16]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__9_n_0\,
      I2 => \data_out[24]_i_2__9_n_0\,
      I3 => \data_out[23]_i_2__9_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_k\(0),
      O => \data_out[16]_i_1__9_n_0\
    );
\data_out[17]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__9_n_0\,
      I2 => \data_out[25]_i_2__9_n_0\,
      I3 => \data_out[23]_i_2__9_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_k\(1),
      O => \data_out[17]_i_1__9_n_0\
    );
\data_out[18]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__9_n_0\,
      I2 => \data_out[26]_i_2__9_n_0\,
      I3 => \data_out[23]_i_2__9_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_k\(2),
      O => \data_out[18]_i_1__9_n_0\
    );
\data_out[19]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__9_n_0\,
      I2 => \data_out[27]_i_2__9_n_0\,
      I3 => \data_out[23]_i_2__9_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_k\(3),
      O => \data_out[19]_i_1__9_n_0\
    );
\data_out[20]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__9_n_0\,
      I2 => \data_out[28]_i_2__9_n_0\,
      I3 => \data_out[23]_i_2__9_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_k\(4),
      O => \data_out[20]_i_1__9_n_0\
    );
\data_out[21]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__9_n_0\,
      I2 => \data_out[29]_i_2__9_n_0\,
      I3 => \data_out[23]_i_2__9_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_k\(5),
      O => \data_out[21]_i_1__9_n_0\
    );
\data_out[22]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__9_n_0\,
      I2 => \data_out[30]_i_2__9_n_0\,
      I3 => \data_out[23]_i_2__9_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_k\(6),
      O => \data_out[22]_i_1__9_n_0\
    );
\data_out[23]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__9_n_0\,
      I2 => \data_out[31]_i_4__9_n_0\,
      I3 => \data_out[23]_i_2__9_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_k\(7),
      O => \data_out[23]_i_1__9_n_0\
    );
\data_out[23]_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__9_n_13\,
      I1 => \data_out[31]_i_9__9_n_0\,
      O => \data_out[23]_i_2__9_n_0\
    );
\data_out[24]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__9_n_0\,
      I2 => \data_out[31]_i_5__9_n_0\,
      I3 => \data_out[24]_i_2__9_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_k\(8),
      O => \data_out[24]_i_1__9_n_0\
    );
\data_out[24]_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \data_out_reg[31]_i_7__9_n_15\,
      I2 => data_out10(0),
      I3 => \data_out[27]_i_3__9_n_0\,
      O => \data_out[24]_i_2__9_n_0\
    );
\data_out[25]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__9_n_0\,
      I2 => \data_out[31]_i_5__9_n_0\,
      I3 => \data_out[25]_i_2__9_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_k\(9),
      O => \data_out[25]_i_1__9_n_0\
    );
\data_out[25]_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => data_out10(0),
      I1 => \state__0\(1),
      I2 => \data_out_reg[31]_i_7__9_n_15\,
      I3 => \data_out[27]_i_3__9_n_0\,
      O => \data_out[25]_i_2__9_n_0\
    );
\data_out[26]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__9_n_0\,
      I2 => \data_out[31]_i_5__9_n_0\,
      I3 => \data_out[26]_i_2__9_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_k\(10),
      O => \data_out[26]_i_1__9_n_0\
    );
\data_out[26]_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \state__0\(1),
      I1 => data_out10(0),
      I2 => \data_out_reg[31]_i_7__9_n_15\,
      I3 => \data_out[27]_i_3__9_n_0\,
      O => \data_out[26]_i_2__9_n_0\
    );
\data_out[27]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__9_n_0\,
      I2 => \data_out[31]_i_5__9_n_0\,
      I3 => \data_out[27]_i_2__9_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_k\(11),
      O => \data_out[27]_i_1__9_n_0\
    );
\data_out[27]_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => data_out10(0),
      I1 => \state__0\(1),
      I2 => \data_out_reg[31]_i_7__9_n_15\,
      I3 => \data_out[27]_i_3__9_n_0\,
      O => \data_out[27]_i_2__9_n_0\
    );
\data_out[27]_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__9_n_14\,
      I1 => \data_out_reg[31]_i_6__8_n_13\,
      I2 => data_out2,
      I3 => \data_out_reg[31]_i_6__8_n_15\,
      I4 => \data_out_reg[31]_i_6__8_n_14\,
      I5 => data_out3,
      O => \data_out[27]_i_3__9_n_0\
    );
\data_out[28]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__9_n_0\,
      I2 => \data_out[31]_i_5__9_n_0\,
      I3 => \data_out[28]_i_2__9_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_k\(12),
      O => \data_out[28]_i_1__9_n_0\
    );
\data_out[28]_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \data_out[31]_i_8__8_n_0\,
      I1 => \state__0\(1),
      I2 => \data_out_reg[31]_i_7__9_n_15\,
      I3 => data_out10(0),
      O => \data_out[28]_i_2__9_n_0\
    );
\data_out[29]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__9_n_0\,
      I2 => \data_out[31]_i_5__9_n_0\,
      I3 => \data_out[29]_i_2__9_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_k\(13),
      O => \data_out[29]_i_1__9_n_0\
    );
\data_out[29]_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \data_out[31]_i_8__8_n_0\,
      I1 => data_out10(0),
      I2 => \state__0\(1),
      I3 => \data_out_reg[31]_i_7__9_n_15\,
      O => \data_out[29]_i_2__9_n_0\
    );
\data_out[30]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__9_n_0\,
      I2 => \data_out[31]_i_5__9_n_0\,
      I3 => \data_out[30]_i_2__9_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_k\(14),
      O => \data_out[30]_i_1__9_n_0\
    );
\data_out[30]_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \data_out[31]_i_8__8_n_0\,
      I1 => \state__0\(1),
      I2 => data_out10(0),
      I3 => \data_out_reg[31]_i_7__9_n_15\,
      O => \data_out[30]_i_2__9_n_0\
    );
\data_out[31]_i_100__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__8_n_5\,
      O => \data_out[31]_i_100__9_n_0\
    );
\data_out[31]_i_101__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__8_n_5\,
      O => \data_out[31]_i_101__9_n_0\
    );
\data_out[31]_i_102__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__8_n_5\,
      O => data_out10(28)
    );
\data_out[31]_i_103__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__8_n_5\,
      O => \data_out[31]_i_103__9_n_0\
    );
\data_out[31]_i_104__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__8_n_5\,
      O => \data_out[31]_i_104__9_n_0\
    );
\data_out[31]_i_105__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__8_n_5\,
      O => \data_out[31]_i_105__9_n_0\
    );
\data_out[31]_i_106__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => oversample_offset_K(3),
      I1 => oversample_offset_K(1),
      I2 => oversample_offset_K(0),
      I3 => oversample_offset_K(2),
      O => \data_out[31]_i_106__9_n_0\
    );
\data_out[31]_i_107__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[2]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => \clk_counter_reg_n_0_[0]\,
      O => \data_out[31]_i_107__9_n_0\
    );
\data_out[31]_i_10__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => oversample_offset_K(6),
      I1 => \clk_counter[6]_i_2__9_n_0\,
      O => \data_out[31]_i_10__8_n_0\
    );
\data_out[31]_i_11__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => oversample_offset_K(5),
      I1 => \clk_counter[5]_i_2__9_n_0\,
      O => \data_out[31]_i_11__8_n_0\
    );
\data_out[31]_i_12__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => oversample_offset_K(5),
      I1 => \clk_counter[5]_i_2__9_n_0\,
      O => \data_out[31]_i_12__9_n_0\
    );
\data_out[31]_i_13__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888882"
    )
        port map (
      I0 => oversample_offset_K(3),
      I1 => \clk_counter_reg_n_0_[3]\,
      I2 => \clk_counter_reg_n_0_[0]\,
      I3 => \clk_counter_reg_n_0_[1]\,
      I4 => \clk_counter_reg_n_0_[2]\,
      O => \data_out[31]_i_13__9_n_0\
    );
\data_out[31]_i_14__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[0]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => \clk_counter_reg_n_0_[2]\,
      O => \data_out[31]_i_14__8_n_0\
    );
\data_out[31]_i_15__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[0]\,
      I1 => \clk_counter_reg_n_0_[1]\,
      O => \data_out[31]_i_15__9_n_0\
    );
\data_out[31]_i_16__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[0]\,
      O => \data_out[31]_i_16__9_n_0\
    );
\data_out[31]_i_17__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \data_out[31]_i_10__8_n_0\,
      I1 => \clk_counter[7]_i_2__9_n_0\,
      I2 => oversample_offset_K(7),
      O => \data_out[31]_i_17__9_n_0\
    );
\data_out[31]_i_18__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => oversample_offset_K(6),
      I1 => \clk_counter[6]_i_2__9_n_0\,
      I2 => \data_out[31]_i_11__8_n_0\,
      O => \data_out[31]_i_18__9_n_0\
    );
\data_out[31]_i_19__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9699"
    )
        port map (
      I0 => oversample_offset_K(5),
      I1 => \clk_counter[5]_i_2__9_n_0\,
      I2 => \clk_counter[4]_i_2__9_n_0\,
      I3 => oversample_offset_K(4),
      O => \data_out[31]_i_19__9_n_0\
    );
\data_out[31]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => data_out1_in(31),
      I1 => \data_out[31]_i_3__9_n_0\,
      I2 => \data_out[31]_i_4__9_n_0\,
      I3 => \data_out[31]_i_5__9_n_0\,
      I4 => \state__0\(0),
      I5 => \^data_out_k\(15),
      O => \data_out[31]_i_1__9_n_0\
    );
\data_out[31]_i_20__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \data_out[31]_i_13__9_n_0\,
      I1 => \clk_counter[4]_i_2__9_n_0\,
      I2 => oversample_offset_K(4),
      O => \data_out[31]_i_20__9_n_0\
    );
\data_out[31]_i_21__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA955565556AAA9"
    )
        port map (
      I0 => oversample_offset_K(2),
      I1 => \clk_counter_reg_n_0_[2]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[0]\,
      I4 => \clk_counter_reg_n_0_[3]\,
      I5 => oversample_offset_K(3),
      O => \data_out[31]_i_21__9_n_0\
    );
\data_out[31]_i_22__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A956"
    )
        port map (
      I0 => oversample_offset_K(2),
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => \clk_counter_reg_n_0_[2]\,
      O => \data_out[31]_i_22__9_n_0\
    );
\data_out[31]_i_23__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[1]\,
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => oversample_offset_K(1),
      O => \data_out[31]_i_23__8_n_0\
    );
\data_out[31]_i_24__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => oversample_offset_K(0),
      I1 => \clk_counter_reg_n_0_[0]\,
      O => \data_out[31]_i_24__9_n_0\
    );
\data_out[31]_i_25__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__8_n_5\,
      O => \data_out[31]_i_25__9_n_0\
    );
\data_out[31]_i_26__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__8_n_5\,
      O => \data_out[31]_i_26__9_n_0\
    );
\data_out[31]_i_28__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(6),
      O => \data_out[31]_i_28__9_n_0\
    );
\data_out[31]_i_29__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(5),
      O => \data_out[31]_i_29__9_n_0\
    );
\data_out[31]_i_2__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => MISO_K,
      I1 => \^q\(0),
      I2 => \state__0\(1),
      O => data_out1_in(31)
    );
\data_out[31]_i_30__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(4),
      O => \data_out[31]_i_30__9_n_0\
    );
\data_out[31]_i_31__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(3),
      O => \data_out[31]_i_31__9_n_0\
    );
\data_out[31]_i_32__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(2),
      O => \data_out[31]_i_32__9_n_0\
    );
\data_out[31]_i_33__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_out10(1),
      O => \data_out[31]_i_33__8_n_0\
    );
\data_out[31]_i_36__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__9_n_11\,
      I1 => \data_out_reg[31]_i_65__9_n_11\,
      I2 => \data_out_reg[31]_i_66__9_n_15\,
      I3 => \data_out_reg[31]_i_66__9_n_10\,
      O => \data_out[31]_i_36__9_n_0\
    );
\data_out[31]_i_37__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \data_out_reg[31]_i_65__9_n_13\,
      I1 => \data_out_reg[31]_i_65__9_n_10\,
      I2 => \data_out_reg[31]_i_67__9_n_3\,
      I3 => \data_out_reg[31]_i_7__9_n_8\,
      O => \data_out[31]_i_37__9_n_0\
    );
\data_out[31]_i_38__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \data_out_reg[31]_i_67__9_n_13\,
      I1 => \data_out_reg[31]_i_67__9_n_12\,
      I2 => \data_out_reg[31]_i_7__9_n_12\,
      I3 => \data_out_reg[31]_i_66__9_n_8\,
      O => \data_out[31]_i_38__9_n_0\
    );
\data_out[31]_i_39__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__9_n_9\,
      I1 => \data_out_reg[31]_i_67__9_n_14\,
      I2 => \data_out_reg[31]_i_7__9_n_10\,
      I3 => \data_out_reg[31]_i_65__9_n_14\,
      O => \data_out[31]_i_39__9_n_0\
    );
\data_out[31]_i_3__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \^q\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      O => \data_out[31]_i_3__9_n_0\
    );
\data_out[31]_i_40__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \data_out_reg[31]_i_66__9_n_13\,
      I1 => \data_out_reg[31]_i_66__9_n_11\,
      I2 => \data_out_reg[31]_i_65__9_n_9\,
      I3 => \data_out_reg[31]_i_67__9_n_15\,
      O => \data_out[31]_i_40__9_n_0\
    );
\data_out[31]_i_41__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \data_out_reg[31]_i_65__9_n_15\,
      I1 => \data_out_reg[31]_i_66__9_n_9\,
      I2 => \data_out_reg[31]_i_66__9_n_12\,
      I3 => \data_out_reg[31]_i_65__9_n_12\,
      I4 => \data_out_reg[31]_i_66__9_n_14\,
      I5 => \data_out_reg[31]_i_65__9_n_8\,
      O => \data_out[31]_i_41__9_n_0\
    );
\data_out[31]_i_42__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_counter[8]_i_3__9_n_0\,
      O => \data_out[31]_i_42__8_n_0\
    );
\data_out[31]_i_43__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => oversample_offset_K(7),
      I1 => \clk_counter[7]_i_2__9_n_0\,
      O => \data_out[31]_i_43__9_n_0\
    );
\data_out[31]_i_44__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002FFFD"
    )
        port map (
      I0 => \clk_counter[8]_i_4__8_n_0\,
      I1 => \clk_counter_reg_n_0_[6]\,
      I2 => \clk_counter_reg_n_0_[7]\,
      I3 => \clk_counter_reg_n_0_[5]\,
      I4 => \clk_counter_reg_n_0_[8]\,
      O => \data_out[31]_i_44__9_n_0\
    );
\data_out[31]_i_45__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \clk_counter[7]_i_2__9_n_0\,
      I1 => oversample_offset_K(7),
      I2 => \clk_counter[8]_i_3__9_n_0\,
      O => \data_out[31]_i_45__9_n_0\
    );
\data_out[31]_i_46__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => oversample_offset_K(7),
      I1 => \data_out[31]_i_68__8_n_0\,
      I2 => \clk_counter[8]_i_3__9_n_0\,
      O => \data_out[31]_i_46__9_n_0\
    );
\data_out[31]_i_47__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"157C0154"
    )
        port map (
      I0 => \clk_counter[7]_i_2__9_n_0\,
      I1 => oversample_offset_K(6),
      I2 => \data_out[31]_i_69__9_n_0\,
      I3 => oversample_offset_K(7),
      I4 => \clk_counter[6]_i_2__9_n_0\,
      O => \data_out[31]_i_47__9_n_0\
    );
\data_out[31]_i_48__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"751C5104"
    )
        port map (
      I0 => \clk_counter[5]_i_2__9_n_0\,
      I1 => oversample_offset_K(4),
      I2 => \data_out[31]_i_70__9_n_0\,
      I3 => oversample_offset_K(5),
      I4 => \clk_counter[4]_i_2__9_n_0\,
      O => \data_out[31]_i_48__9_n_0\
    );
\data_out[31]_i_49__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E000006061E1E7E"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[2]\,
      I1 => \clk_counter[6]_i_3__8_n_0\,
      I2 => \clk_counter_reg_n_0_[3]\,
      I3 => oversample_offset_K(1),
      I4 => oversample_offset_K(2),
      I5 => oversample_offset_K(3),
      O => \data_out[31]_i_49__9_n_0\
    );
\data_out[31]_i_4__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => data_out10(0),
      I1 => \state__0\(1),
      I2 => \data_out_reg[31]_i_7__9_n_15\,
      I3 => \data_out[31]_i_8__8_n_0\,
      O => \data_out[31]_i_4__9_n_0\
    );
\data_out[31]_i_50__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7C04"
    )
        port map (
      I0 => oversample_offset_K(0),
      I1 => \clk_counter_reg_n_0_[0]\,
      I2 => \clk_counter_reg_n_0_[1]\,
      I3 => oversample_offset_K(1),
      O => \data_out[31]_i_50__9_n_0\
    );
\data_out[31]_i_51__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \clk_counter[8]_i_3__9_n_0\,
      I1 => oversample_offset_K(7),
      I2 => \data_out[31]_i_68__8_n_0\,
      O => \data_out[31]_i_51__9_n_0\
    );
\data_out[31]_i_52__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60090660"
    )
        port map (
      I0 => oversample_offset_K(7),
      I1 => \clk_counter[7]_i_2__9_n_0\,
      I2 => oversample_offset_K(6),
      I3 => \data_out[31]_i_69__9_n_0\,
      I4 => \clk_counter[6]_i_2__9_n_0\,
      O => \data_out[31]_i_52__9_n_0\
    );
\data_out[31]_i_53__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888882222222"
    )
        port map (
      I0 => \data_out[31]_i_71__9_n_0\,
      I1 => oversample_offset_K(4),
      I2 => oversample_offset_K(3),
      I3 => oversample_offset_K(1),
      I4 => oversample_offset_K(2),
      I5 => \clk_counter[4]_i_2__9_n_0\,
      O => \data_out[31]_i_53__9_n_0\
    );
\data_out[31]_i_54__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9006066006606009"
    )
        port map (
      I0 => oversample_offset_K(3),
      I1 => \clk_counter_reg_n_0_[3]\,
      I2 => oversample_offset_K(1),
      I3 => oversample_offset_K(2),
      I4 => \clk_counter_reg_n_0_[2]\,
      I5 => \clk_counter[6]_i_3__8_n_0\,
      O => \data_out[31]_i_54__9_n_0\
    );
\data_out[31]_i_55__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9006"
    )
        port map (
      I0 => oversample_offset_K(1),
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => oversample_offset_K(0),
      I3 => \clk_counter_reg_n_0_[0]\,
      O => \data_out[31]_i_55__9_n_0\
    );
\data_out[31]_i_57__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__9_n_0\,
      I1 => oversample_offset_K(6),
      I2 => oversample_offset_K(7),
      O => \data_out[31]_i_57__9_n_0\
    );
\data_out[31]_i_58__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__9_n_0\,
      I1 => oversample_offset_K(6),
      I2 => oversample_offset_K(7),
      O => \data_out[31]_i_58__9_n_0\
    );
\data_out[31]_i_59__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__9_n_0\,
      I1 => oversample_offset_K(6),
      I2 => oversample_offset_K(7),
      O => \data_out[31]_i_59__9_n_0\
    );
\data_out[31]_i_5__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__9_n_13\,
      I1 => \data_out[31]_i_9__9_n_0\,
      O => \data_out[31]_i_5__9_n_0\
    );
\data_out[31]_i_60__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__9_n_0\,
      I1 => oversample_offset_K(6),
      I2 => oversample_offset_K(7),
      O => \data_out[31]_i_60__8_n_0\
    );
\data_out[31]_i_61__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__9_n_0\,
      I1 => oversample_offset_K(6),
      I2 => oversample_offset_K(7),
      O => \data_out[31]_i_61__9_n_0\
    );
\data_out[31]_i_62__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__9_n_0\,
      I1 => oversample_offset_K(6),
      I2 => oversample_offset_K(7),
      O => \data_out[31]_i_62__9_n_0\
    );
\data_out[31]_i_63__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__9_n_0\,
      I1 => oversample_offset_K(6),
      I2 => oversample_offset_K(7),
      O => \data_out[31]_i_63__9_n_0\
    );
\data_out[31]_i_64__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__9_n_0\,
      I1 => oversample_offset_K(6),
      I2 => oversample_offset_K(7),
      O => \data_out[31]_i_64__9_n_0\
    );
\data_out[31]_i_68__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000015555555"
    )
        port map (
      I0 => oversample_offset_K(6),
      I1 => oversample_offset_K(4),
      I2 => oversample_offset_K(3),
      I3 => oversample_offset_K(1),
      I4 => oversample_offset_K(2),
      I5 => oversample_offset_K(5),
      O => \data_out[31]_i_68__8_n_0\
    );
\data_out[31]_i_69__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => oversample_offset_K(5),
      I1 => oversample_offset_K(2),
      I2 => oversample_offset_K(1),
      I3 => oversample_offset_K(3),
      I4 => oversample_offset_K(4),
      O => \data_out[31]_i_69__9_n_0\
    );
\data_out[31]_i_70__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => oversample_offset_K(2),
      I1 => oversample_offset_K(1),
      I2 => oversample_offset_K(3),
      O => \data_out[31]_i_70__9_n_0\
    );
\data_out[31]_i_71__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA95555555"
    )
        port map (
      I0 => \clk_counter[5]_i_2__9_n_0\,
      I1 => oversample_offset_K(4),
      I2 => oversample_offset_K(3),
      I3 => oversample_offset_K(1),
      I4 => oversample_offset_K(2),
      I5 => oversample_offset_K(5),
      O => \data_out[31]_i_71__9_n_0\
    );
\data_out[31]_i_72__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \data_out[31]_i_85__9_n_0\,
      I1 => oversample_offset_K(6),
      I2 => oversample_offset_K(7),
      I3 => \clk_counter[8]_i_3__9_n_0\,
      O => \data_out[31]_i_72__9_n_0\
    );
\data_out[31]_i_73__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A802EA83"
    )
        port map (
      I0 => \clk_counter[7]_i_2__9_n_0\,
      I1 => oversample_offset_K(6),
      I2 => \data_out[31]_i_85__9_n_0\,
      I3 => oversample_offset_K(7),
      I4 => \clk_counter[6]_i_2__9_n_0\,
      O => \data_out[31]_i_73__9_n_0\
    );
\data_out[31]_i_74__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A883EA"
    )
        port map (
      I0 => \clk_counter[5]_i_2__9_n_0\,
      I1 => oversample_offset_K(4),
      I2 => \data_out[31]_i_106__9_n_0\,
      I3 => oversample_offset_K(5),
      I4 => \clk_counter[4]_i_2__9_n_0\,
      O => \data_out[31]_i_74__9_n_0\
    );
\data_out[31]_i_75__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA80002EEEA8883"
    )
        port map (
      I0 => \MOSI_i_11__9_n_0\,
      I1 => oversample_offset_K(2),
      I2 => oversample_offset_K(0),
      I3 => oversample_offset_K(1),
      I4 => oversample_offset_K(3),
      I5 => \data_out[31]_i_107__9_n_0\,
      O => \data_out[31]_i_75__9_n_0\
    );
\data_out[31]_i_76__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8247"
    )
        port map (
      I0 => oversample_offset_K(1),
      I1 => \clk_counter_reg_n_0_[1]\,
      I2 => \clk_counter_reg_n_0_[0]\,
      I3 => oversample_offset_K(0),
      O => \data_out[31]_i_76__8_n_0\
    );
\data_out[31]_i_77__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__9_n_0\,
      I1 => oversample_offset_K(6),
      I2 => oversample_offset_K(7),
      O => \data_out[31]_i_77__9_n_0\
    );
\data_out[31]_i_78__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__9_n_0\,
      I1 => oversample_offset_K(6),
      I2 => oversample_offset_K(7),
      O => \data_out[31]_i_78__9_n_0\
    );
\data_out[31]_i_79__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \data_out[31]_i_85__9_n_0\,
      I1 => oversample_offset_K(6),
      I2 => oversample_offset_K(7),
      O => \data_out[31]_i_79__9_n_0\
    );
\data_out[31]_i_80__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \data_out[31]_i_85__9_n_0\,
      I1 => oversample_offset_K(6),
      I2 => oversample_offset_K(7),
      I3 => \clk_counter[8]_i_3__9_n_0\,
      O => \data_out[31]_i_80__9_n_0\
    );
\data_out[31]_i_81__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60090660"
    )
        port map (
      I0 => oversample_offset_K(7),
      I1 => \clk_counter[7]_i_2__9_n_0\,
      I2 => oversample_offset_K(6),
      I3 => \data_out[31]_i_85__9_n_0\,
      I4 => \clk_counter[6]_i_2__9_n_0\,
      O => \data_out[31]_i_81__9_n_0\
    );
\data_out[31]_i_82__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90060990"
    )
        port map (
      I0 => oversample_offset_K(5),
      I1 => \clk_counter[5]_i_2__9_n_0\,
      I2 => oversample_offset_K(4),
      I3 => \data_out[31]_i_106__9_n_0\,
      I4 => \clk_counter[4]_i_2__9_n_0\,
      O => \data_out[31]_i_82__8_n_0\
    );
\data_out[31]_i_83__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9090900609090990"
    )
        port map (
      I0 => oversample_offset_K(3),
      I1 => \MOSI_i_18__9_n_0\,
      I2 => oversample_offset_K(2),
      I3 => oversample_offset_K(0),
      I4 => oversample_offset_K(1),
      I5 => \data_out[31]_i_107__9_n_0\,
      O => \data_out[31]_i_83__9_n_0\
    );
\data_out[31]_i_84__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2814"
    )
        port map (
      I0 => oversample_offset_K(1),
      I1 => oversample_offset_K(0),
      I2 => \clk_counter_reg_n_0_[0]\,
      I3 => \clk_counter_reg_n_0_[1]\,
      O => \data_out[31]_i_84__8_n_0\
    );
\data_out[31]_i_85__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => oversample_offset_K(5),
      I1 => oversample_offset_K(3),
      I2 => oversample_offset_K(1),
      I3 => oversample_offset_K(0),
      I4 => oversample_offset_K(2),
      I5 => oversample_offset_K(4),
      O => \data_out[31]_i_85__9_n_0\
    );
\data_out[31]_i_86__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__8_n_5\,
      O => \data_out[31]_i_86__8_n_0\
    );
\data_out[31]_i_87__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__8_n_5\,
      O => \data_out[31]_i_87__9_n_0\
    );
\data_out[31]_i_88__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__8_n_5\,
      O => \data_out[31]_i_88__9_n_0\
    );
\data_out[31]_i_89__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__8_n_5\,
      O => \data_out[31]_i_89__9_n_0\
    );
\data_out[31]_i_8__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \data_out_reg[31]_i_7__9_n_14\,
      I1 => \data_out_reg[31]_i_6__8_n_13\,
      I2 => data_out2,
      I3 => \data_out_reg[31]_i_6__8_n_15\,
      I4 => \data_out_reg[31]_i_6__8_n_14\,
      I5 => data_out3,
      O => \data_out[31]_i_8__8_n_0\
    );
\data_out[31]_i_90__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__8_n_5\,
      O => \data_out[31]_i_90__9_n_0\
    );
\data_out[31]_i_91__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__8_n_5\,
      O => \data_out[31]_i_91__9_n_0\
    );
\data_out[31]_i_92__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__8_n_5\,
      O => \data_out[31]_i_92__9_n_0\
    );
\data_out[31]_i_93__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__8_n_5\,
      O => \data_out[31]_i_93__9_n_0\
    );
\data_out[31]_i_94__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__8_n_5\,
      O => \data_out[31]_i_94__9_n_0\
    );
\data_out[31]_i_95__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__8_n_5\,
      O => \data_out[31]_i_95__9_n_0\
    );
\data_out[31]_i_96__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__8_n_5\,
      O => \data_out[31]_i_96__9_n_0\
    );
\data_out[31]_i_97__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__8_n_5\,
      O => \data_out[31]_i_97__9_n_0\
    );
\data_out[31]_i_98__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__8_n_5\,
      O => \data_out[31]_i_98__9_n_0\
    );
\data_out[31]_i_99__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_reg[31]_i_27__8_n_5\,
      O => \data_out[31]_i_99__9_n_0\
    );
\data_out[31]_i_9__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \data_out[31]_i_36__9_n_0\,
      I1 => \data_out[31]_i_37__9_n_0\,
      I2 => \data_out[31]_i_38__9_n_0\,
      I3 => \data_out[31]_i_39__9_n_0\,
      I4 => \data_out[31]_i_40__9_n_0\,
      I5 => \data_out[31]_i_41__9_n_0\,
      O => \data_out[31]_i_9__9_n_0\
    );
\data_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[16]_i_1__9_n_0\,
      Q => \^data_out_k\(0),
      R => SS(0)
    );
\data_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[17]_i_1__9_n_0\,
      Q => \^data_out_k\(1),
      R => SS(0)
    );
\data_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[18]_i_1__9_n_0\,
      Q => \^data_out_k\(2),
      R => SS(0)
    );
\data_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[19]_i_1__9_n_0\,
      Q => \^data_out_k\(3),
      R => SS(0)
    );
\data_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[20]_i_1__9_n_0\,
      Q => \^data_out_k\(4),
      R => SS(0)
    );
\data_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[21]_i_1__9_n_0\,
      Q => \^data_out_k\(5),
      R => SS(0)
    );
\data_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[22]_i_1__9_n_0\,
      Q => \^data_out_k\(6),
      R => SS(0)
    );
\data_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[23]_i_1__9_n_0\,
      Q => \^data_out_k\(7),
      R => SS(0)
    );
\data_out_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[24]_i_1__9_n_0\,
      Q => \^data_out_k\(8),
      R => SS(0)
    );
\data_out_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[25]_i_1__9_n_0\,
      Q => \^data_out_k\(9),
      R => SS(0)
    );
\data_out_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[26]_i_1__9_n_0\,
      Q => \^data_out_k\(10),
      R => SS(0)
    );
\data_out_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[27]_i_1__9_n_0\,
      Q => \^data_out_k\(11),
      R => SS(0)
    );
\data_out_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[28]_i_1__9_n_0\,
      Q => \^data_out_k\(12),
      R => SS(0)
    );
\data_out_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[29]_i_1__9_n_0\,
      Q => \^data_out_k\(13),
      R => SS(0)
    );
\data_out_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[30]_i_1__9_n_0\,
      Q => \^data_out_k\(14),
      R => SS(0)
    );
\data_out_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_out[31]_i_1__9_n_0\,
      Q => \^data_out_k\(15),
      R => SS(0)
    );
\data_out_reg[31]_i_27__8\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_6__8_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_data_out_reg[31]_i_27__8_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \data_out_reg[31]_i_27__8_n_5\,
      CO(1) => \NLW_data_out_reg[31]_i_27__8_CO_UNCONNECTED\(1),
      CO(0) => \data_out_reg[31]_i_27__8_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1) => \data_out[31]_i_42__8_n_0\,
      DI(0) => \data_out[31]_i_43__9_n_0\,
      O(7 downto 2) => \NLW_data_out_reg[31]_i_27__8_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => data_out10(6 downto 5),
      S(7 downto 2) => B"000001",
      S(1) => \data_out[31]_i_44__9_n_0\,
      S(0) => \data_out[31]_i_45__9_n_0\
    );
\data_out_reg[31]_i_34__8\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_data_out_reg[31]_i_34__8_CO_UNCONNECTED\(7 downto 5),
      CO(4) => data_out2,
      CO(3) => \data_out_reg[31]_i_34__8_n_4\,
      CO(2) => \data_out_reg[31]_i_34__8_n_5\,
      CO(1) => \data_out_reg[31]_i_34__8_n_6\,
      CO(0) => \data_out_reg[31]_i_34__8_n_7\,
      DI(7 downto 5) => B"000",
      DI(4) => \data_out[31]_i_46__9_n_0\,
      DI(3) => \data_out[31]_i_47__9_n_0\,
      DI(2) => \data_out[31]_i_48__9_n_0\,
      DI(1) => \data_out[31]_i_49__9_n_0\,
      DI(0) => \data_out[31]_i_50__9_n_0\,
      O(7 downto 0) => \NLW_data_out_reg[31]_i_34__8_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => \data_out[31]_i_51__9_n_0\,
      S(3) => \data_out[31]_i_52__9_n_0\,
      S(2) => \data_out[31]_i_53__9_n_0\,
      S(1) => \data_out[31]_i_54__9_n_0\,
      S(0) => \data_out[31]_i_55__9_n_0\
    );
\data_out_reg[31]_i_35__8\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_56__8_n_0\,
      CI_TOP => '0',
      CO(7) => data_out3,
      CO(6) => \data_out_reg[31]_i_35__8_n_1\,
      CO(5) => \data_out_reg[31]_i_35__8_n_2\,
      CO(4) => \data_out_reg[31]_i_35__8_n_3\,
      CO(3) => \data_out_reg[31]_i_35__8_n_4\,
      CO(2) => \data_out_reg[31]_i_35__8_n_5\,
      CO(1) => \data_out_reg[31]_i_35__8_n_6\,
      CO(0) => \data_out_reg[31]_i_35__8_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_data_out_reg[31]_i_35__8_O_UNCONNECTED\(7 downto 0),
      S(7) => \data_out[31]_i_57__9_n_0\,
      S(6) => \data_out[31]_i_58__9_n_0\,
      S(5) => \data_out[31]_i_59__9_n_0\,
      S(4) => \data_out[31]_i_60__8_n_0\,
      S(3) => \data_out[31]_i_61__9_n_0\,
      S(2) => \data_out[31]_i_62__9_n_0\,
      S(1) => \data_out[31]_i_63__9_n_0\,
      S(0) => \data_out[31]_i_64__9_n_0\
    );
\data_out_reg[31]_i_56__8\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_56__8_n_0\,
      CO(6) => \data_out_reg[31]_i_56__8_n_1\,
      CO(5) => \data_out_reg[31]_i_56__8_n_2\,
      CO(4) => \data_out_reg[31]_i_56__8_n_3\,
      CO(3) => \data_out_reg[31]_i_56__8_n_4\,
      CO(2) => \data_out_reg[31]_i_56__8_n_5\,
      CO(1) => \data_out_reg[31]_i_56__8_n_6\,
      CO(0) => \data_out_reg[31]_i_56__8_n_7\,
      DI(7 downto 5) => B"000",
      DI(4) => \data_out[31]_i_72__9_n_0\,
      DI(3) => \data_out[31]_i_73__9_n_0\,
      DI(2) => \data_out[31]_i_74__9_n_0\,
      DI(1) => \data_out[31]_i_75__9_n_0\,
      DI(0) => \data_out[31]_i_76__8_n_0\,
      O(7 downto 0) => \NLW_data_out_reg[31]_i_56__8_O_UNCONNECTED\(7 downto 0),
      S(7) => \data_out[31]_i_77__9_n_0\,
      S(6) => \data_out[31]_i_78__9_n_0\,
      S(5) => \data_out[31]_i_79__9_n_0\,
      S(4) => \data_out[31]_i_80__9_n_0\,
      S(3) => \data_out[31]_i_81__9_n_0\,
      S(2) => \data_out[31]_i_82__8_n_0\,
      S(1) => \data_out[31]_i_83__9_n_0\,
      S(0) => \data_out[31]_i_84__8_n_0\
    );
\data_out_reg[31]_i_65__9\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_7__9_n_0\,
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_65__9_n_0\,
      CO(6) => \data_out_reg[31]_i_65__9_n_1\,
      CO(5) => \data_out_reg[31]_i_65__9_n_2\,
      CO(4) => \data_out_reg[31]_i_65__9_n_3\,
      CO(3) => \data_out_reg[31]_i_65__9_n_4\,
      CO(2) => \data_out_reg[31]_i_65__9_n_5\,
      CO(1) => \data_out_reg[31]_i_65__9_n_6\,
      CO(0) => \data_out_reg[31]_i_65__9_n_7\,
      DI(7) => \data_out[31]_i_86__8_n_0\,
      DI(6) => \data_out[31]_i_87__9_n_0\,
      DI(5) => \data_out[31]_i_88__9_n_0\,
      DI(4) => \data_out[31]_i_89__9_n_0\,
      DI(3) => \data_out[31]_i_90__9_n_0\,
      DI(2) => \data_out[31]_i_91__9_n_0\,
      DI(1) => \data_out[31]_i_92__9_n_0\,
      DI(0) => \data_out[31]_i_93__9_n_0\,
      O(7) => \data_out_reg[31]_i_65__9_n_8\,
      O(6) => \data_out_reg[31]_i_65__9_n_9\,
      O(5) => \data_out_reg[31]_i_65__9_n_10\,
      O(4) => \data_out_reg[31]_i_65__9_n_11\,
      O(3) => \data_out_reg[31]_i_65__9_n_12\,
      O(2) => \data_out_reg[31]_i_65__9_n_13\,
      O(1) => \data_out_reg[31]_i_65__9_n_14\,
      O(0) => \data_out_reg[31]_i_65__9_n_15\,
      S(7) => \data_out_reg[31]_i_27__8_n_5\,
      S(6) => \data_out_reg[31]_i_27__8_n_5\,
      S(5) => \data_out_reg[31]_i_27__8_n_5\,
      S(4) => \data_out_reg[31]_i_27__8_n_5\,
      S(3) => \data_out_reg[31]_i_27__8_n_5\,
      S(2) => \data_out_reg[31]_i_27__8_n_5\,
      S(1) => \data_out_reg[31]_i_27__8_n_5\,
      S(0) => \data_out_reg[31]_i_27__8_n_5\
    );
\data_out_reg[31]_i_66__9\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_65__9_n_0\,
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_66__9_n_0\,
      CO(6) => \data_out_reg[31]_i_66__9_n_1\,
      CO(5) => \data_out_reg[31]_i_66__9_n_2\,
      CO(4) => \data_out_reg[31]_i_66__9_n_3\,
      CO(3) => \data_out_reg[31]_i_66__9_n_4\,
      CO(2) => \data_out_reg[31]_i_66__9_n_5\,
      CO(1) => \data_out_reg[31]_i_66__9_n_6\,
      CO(0) => \data_out_reg[31]_i_66__9_n_7\,
      DI(7) => \data_out[31]_i_94__9_n_0\,
      DI(6) => \data_out[31]_i_95__9_n_0\,
      DI(5) => \data_out[31]_i_96__9_n_0\,
      DI(4) => \data_out[31]_i_97__9_n_0\,
      DI(3) => \data_out[31]_i_98__9_n_0\,
      DI(2) => \data_out[31]_i_99__9_n_0\,
      DI(1) => \data_out[31]_i_100__9_n_0\,
      DI(0) => \data_out[31]_i_101__9_n_0\,
      O(7) => \data_out_reg[31]_i_66__9_n_8\,
      O(6) => \data_out_reg[31]_i_66__9_n_9\,
      O(5) => \data_out_reg[31]_i_66__9_n_10\,
      O(4) => \data_out_reg[31]_i_66__9_n_11\,
      O(3) => \data_out_reg[31]_i_66__9_n_12\,
      O(2) => \data_out_reg[31]_i_66__9_n_13\,
      O(1) => \data_out_reg[31]_i_66__9_n_14\,
      O(0) => \data_out_reg[31]_i_66__9_n_15\,
      S(7) => \data_out_reg[31]_i_27__8_n_5\,
      S(6) => \data_out_reg[31]_i_27__8_n_5\,
      S(5) => \data_out_reg[31]_i_27__8_n_5\,
      S(4) => \data_out_reg[31]_i_27__8_n_5\,
      S(3) => \data_out_reg[31]_i_27__8_n_5\,
      S(2) => \data_out_reg[31]_i_27__8_n_5\,
      S(1) => \data_out_reg[31]_i_27__8_n_5\,
      S(0) => \data_out_reg[31]_i_27__8_n_5\
    );
\data_out_reg[31]_i_67__9\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_out_reg[31]_i_66__9_n_0\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_data_out_reg[31]_i_67__9_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \data_out_reg[31]_i_67__9_n_3\,
      CO(3) => \NLW_data_out_reg[31]_i_67__9_CO_UNCONNECTED\(3),
      CO(2) => \data_out_reg[31]_i_67__9_n_5\,
      CO(1) => \data_out_reg[31]_i_67__9_n_6\,
      CO(0) => \data_out_reg[31]_i_67__9_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => data_out10(28),
      DI(2) => \data_out[31]_i_103__9_n_0\,
      DI(1) => \data_out[31]_i_104__9_n_0\,
      DI(0) => \data_out[31]_i_105__9_n_0\,
      O(7 downto 4) => \NLW_data_out_reg[31]_i_67__9_O_UNCONNECTED\(7 downto 4),
      O(3) => \data_out_reg[31]_i_67__9_n_12\,
      O(2) => \data_out_reg[31]_i_67__9_n_13\,
      O(1) => \data_out_reg[31]_i_67__9_n_14\,
      O(0) => \data_out_reg[31]_i_67__9_n_15\,
      S(7 downto 4) => B"0001",
      S(3) => \data_out_reg[31]_i_27__8_n_5\,
      S(2) => \data_out_reg[31]_i_27__8_n_5\,
      S(1) => \data_out_reg[31]_i_27__8_n_5\,
      S(0) => \data_out_reg[31]_i_27__8_n_5\
    );
\data_out_reg[31]_i_6__8\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_6__8_n_0\,
      CO(6) => \data_out_reg[31]_i_6__8_n_1\,
      CO(5) => \data_out_reg[31]_i_6__8_n_2\,
      CO(4) => \data_out_reg[31]_i_6__8_n_3\,
      CO(3) => \data_out_reg[31]_i_6__8_n_4\,
      CO(2) => \data_out_reg[31]_i_6__8_n_5\,
      CO(1) => \data_out_reg[31]_i_6__8_n_6\,
      CO(0) => \data_out_reg[31]_i_6__8_n_7\,
      DI(7) => \data_out[31]_i_10__8_n_0\,
      DI(6) => \data_out[31]_i_11__8_n_0\,
      DI(5) => \data_out[31]_i_12__9_n_0\,
      DI(4) => \data_out[31]_i_13__9_n_0\,
      DI(3) => oversample_offset_K(2),
      DI(2) => \data_out[31]_i_14__8_n_0\,
      DI(1) => \data_out[31]_i_15__9_n_0\,
      DI(0) => \data_out[31]_i_16__9_n_0\,
      O(7 downto 3) => data_out10(4 downto 0),
      O(2) => \data_out_reg[31]_i_6__8_n_13\,
      O(1) => \data_out_reg[31]_i_6__8_n_14\,
      O(0) => \data_out_reg[31]_i_6__8_n_15\,
      S(7) => \data_out[31]_i_17__9_n_0\,
      S(6) => \data_out[31]_i_18__9_n_0\,
      S(5) => \data_out[31]_i_19__9_n_0\,
      S(4) => \data_out[31]_i_20__9_n_0\,
      S(3) => \data_out[31]_i_21__9_n_0\,
      S(2) => \data_out[31]_i_22__9_n_0\,
      S(1) => \data_out[31]_i_23__8_n_0\,
      S(0) => \data_out[31]_i_24__9_n_0\
    );
\data_out_reg[31]_i_7__9\: unisim.vcomponents.CARRY8
     port map (
      CI => data_out10(0),
      CI_TOP => '0',
      CO(7) => \data_out_reg[31]_i_7__9_n_0\,
      CO(6) => \data_out_reg[31]_i_7__9_n_1\,
      CO(5) => \data_out_reg[31]_i_7__9_n_2\,
      CO(4) => \data_out_reg[31]_i_7__9_n_3\,
      CO(3) => \data_out_reg[31]_i_7__9_n_4\,
      CO(2) => \data_out_reg[31]_i_7__9_n_5\,
      CO(1) => \data_out_reg[31]_i_7__9_n_6\,
      CO(0) => \data_out_reg[31]_i_7__9_n_7\,
      DI(7) => \data_out[31]_i_25__9_n_0\,
      DI(6) => \data_out[31]_i_26__9_n_0\,
      DI(5 downto 0) => data_out10(6 downto 1),
      O(7) => \data_out_reg[31]_i_7__9_n_8\,
      O(6) => \data_out_reg[31]_i_7__9_n_9\,
      O(5) => \data_out_reg[31]_i_7__9_n_10\,
      O(4) => \data_out_reg[31]_i_7__9_n_11\,
      O(3) => \data_out_reg[31]_i_7__9_n_12\,
      O(2) => \data_out_reg[31]_i_7__9_n_13\,
      O(1) => \data_out_reg[31]_i_7__9_n_14\,
      O(0) => \data_out_reg[31]_i_7__9_n_15\,
      S(7) => \data_out_reg[31]_i_27__8_n_5\,
      S(6) => \data_out_reg[31]_i_27__8_n_5\,
      S(5) => \data_out[31]_i_28__9_n_0\,
      S(4) => \data_out[31]_i_29__9_n_0\,
      S(3) => \data_out[31]_i_30__9_n_0\,
      S(2) => \data_out[31]_i_31__9_n_0\,
      S(1) => \data_out[31]_i_32__9_n_0\,
      S(0) => \data_out[31]_i_33__8_n_0\
    );
\done_cs_hold_counter[0]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \done_cs_hold_counter[3]_i_2__9_n_0\,
      I1 => \done_cs_hold_counter_reg_n_0_[0]\,
      O => \done_cs_hold_counter[0]_i_1__9_n_0\
    );
\done_cs_hold_counter[1]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \done_cs_hold_counter[3]_i_2__9_n_0\,
      I1 => \done_cs_hold_counter_reg_n_0_[1]\,
      I2 => \done_cs_hold_counter_reg_n_0_[0]\,
      O => \done_cs_hold_counter[1]_i_1__9_n_0\
    );
\done_cs_hold_counter[2]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A802"
    )
        port map (
      I0 => \done_cs_hold_counter[3]_i_2__9_n_0\,
      I1 => \done_cs_hold_counter_reg_n_0_[0]\,
      I2 => \done_cs_hold_counter_reg_n_0_[1]\,
      I3 => \done_cs_hold_counter_reg_n_0_[2]\,
      O => \done_cs_hold_counter[2]_i_1__9_n_0\
    );
\done_cs_hold_counter[3]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80002"
    )
        port map (
      I0 => \done_cs_hold_counter[3]_i_2__9_n_0\,
      I1 => \done_cs_hold_counter_reg_n_0_[2]\,
      I2 => \done_cs_hold_counter_reg_n_0_[1]\,
      I3 => \done_cs_hold_counter_reg_n_0_[0]\,
      I4 => \done_cs_hold_counter_reg_n_0_[3]\,
      O => \done_cs_hold_counter[3]_i_1__9_n_0\
    );
\done_cs_hold_counter[3]_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02020200"
    )
        port map (
      I0 => \^q\(0),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \FSM_sequential_state[2]_i_3__9_n_0\,
      I4 => \done_cs_hold_counter_reg_n_0_[6]\,
      O => \done_cs_hold_counter[3]_i_2__9_n_0\
    );
\done_cs_hold_counter[4]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF0001FFFF"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[3]\,
      I1 => \done_cs_hold_counter_reg_n_0_[0]\,
      I2 => \done_cs_hold_counter_reg_n_0_[1]\,
      I3 => \done_cs_hold_counter_reg_n_0_[2]\,
      I4 => \^q\(0),
      I5 => \done_cs_hold_counter_reg_n_0_[4]\,
      O => \done_cs_hold_counter[4]_i_1__9_n_0\
    );
\done_cs_hold_counter[5]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C008"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[6]\,
      I1 => \^q\(0),
      I2 => \done_cs_hold_counter[5]_i_2__9_n_0\,
      I3 => \done_cs_hold_counter_reg_n_0_[5]\,
      O => \done_cs_hold_counter[5]_i_1__9_n_0\
    );
\done_cs_hold_counter[5]_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \done_cs_hold_counter_reg_n_0_[4]\,
      I1 => \done_cs_hold_counter_reg_n_0_[2]\,
      I2 => \done_cs_hold_counter_reg_n_0_[1]\,
      I3 => \done_cs_hold_counter_reg_n_0_[0]\,
      I4 => \done_cs_hold_counter_reg_n_0_[3]\,
      O => \done_cs_hold_counter[5]_i_2__9_n_0\
    );
\done_cs_hold_counter[6]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      O => \^e\(0)
    );
\done_cs_hold_counter[6]_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_sequential_state[2]_i_3__9_n_0\,
      I2 => \done_cs_hold_counter_reg_n_0_[6]\,
      O => \done_cs_hold_counter[6]_i_2__8_n_0\
    );
\done_cs_hold_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => \done_cs_hold_counter[0]_i_1__9_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[0]\,
      R => SS(0)
    );
\done_cs_hold_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => \done_cs_hold_counter[1]_i_1__9_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[1]\,
      R => SS(0)
    );
\done_cs_hold_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => \done_cs_hold_counter[2]_i_1__9_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[2]\,
      R => SS(0)
    );
\done_cs_hold_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => \done_cs_hold_counter[3]_i_1__9_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[3]\,
      R => SS(0)
    );
\done_cs_hold_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => \done_cs_hold_counter[4]_i_1__9_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[4]\,
      S => SS(0)
    );
\done_cs_hold_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => \done_cs_hold_counter[5]_i_1__9_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[5]\,
      R => SS(0)
    );
\done_cs_hold_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => \done_cs_hold_counter[6]_i_2__8_n_0\,
      Q => \done_cs_hold_counter_reg_n_0_[6]\,
      R => SS(0)
    );
\padding_counter[0]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \padding_counter[4]_i_2__8_n_0\,
      I1 => \padding_counter_reg_n_0_[0]\,
      O => \padding_counter[0]_i_1__9_n_0\
    );
\padding_counter[1]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \padding_counter[4]_i_2__8_n_0\,
      I1 => \padding_counter_reg_n_0_[1]\,
      I2 => \padding_counter_reg_n_0_[0]\,
      O => \padding_counter[1]_i_1__9_n_0\
    );
\padding_counter[2]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A802"
    )
        port map (
      I0 => \padding_counter[4]_i_2__8_n_0\,
      I1 => \padding_counter_reg_n_0_[0]\,
      I2 => \padding_counter_reg_n_0_[1]\,
      I3 => \padding_counter_reg_n_0_[2]\,
      O => \padding_counter[2]_i_1__9_n_0\
    );
\padding_counter[3]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDDDD7"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \padding_counter_reg_n_0_[3]\,
      I2 => \padding_counter_reg_n_0_[0]\,
      I3 => \padding_counter_reg_n_0_[1]\,
      I4 => \padding_counter_reg_n_0_[2]\,
      O => \padding_counter[3]_i_1__9_n_0\
    );
\padding_counter[4]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000002"
    )
        port map (
      I0 => \padding_counter[4]_i_2__8_n_0\,
      I1 => \padding_counter_reg_n_0_[3]\,
      I2 => \padding_counter_reg_n_0_[0]\,
      I3 => \padding_counter_reg_n_0_[1]\,
      I4 => \padding_counter_reg_n_0_[2]\,
      I5 => \padding_counter_reg_n_0_[4]\,
      O => \padding_counter[4]_i_1__9_n_0\
    );
\padding_counter[4]_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => \^q\(0),
      I1 => \padding_counter_reg_n_0_[6]\,
      I2 => \FSM_sequential_state[1]_i_2__8_n_0\,
      I3 => \state__0\(0),
      O => \padding_counter[4]_i_2__8_n_0\
    );
\padding_counter[5]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A008"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \padding_counter_reg_n_0_[6]\,
      I2 => \padding_counter[5]_i_2__9_n_0\,
      I3 => \padding_counter_reg_n_0_[5]\,
      O => \padding_counter[5]_i_1__9_n_0\
    );
\padding_counter[5]_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \padding_counter_reg_n_0_[4]\,
      I1 => \padding_counter_reg_n_0_[2]\,
      I2 => \padding_counter_reg_n_0_[1]\,
      I3 => \padding_counter_reg_n_0_[0]\,
      I4 => \padding_counter_reg_n_0_[3]\,
      O => \padding_counter[5]_i_2__9_n_0\
    );
\padding_counter[6]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^q\(0),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      O => \padding_counter[6]_i_1__8_n_0\
    );
\padding_counter[6]_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \FSM_sequential_state[1]_i_2__8_n_0\,
      I2 => \padding_counter_reg_n_0_[6]\,
      O => \padding_counter[6]_i_2__8_n_0\
    );
\padding_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__8_n_0\,
      D => \padding_counter[0]_i_1__9_n_0\,
      Q => \padding_counter_reg_n_0_[0]\,
      R => SS(0)
    );
\padding_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__8_n_0\,
      D => \padding_counter[1]_i_1__9_n_0\,
      Q => \padding_counter_reg_n_0_[1]\,
      R => SS(0)
    );
\padding_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__8_n_0\,
      D => \padding_counter[2]_i_1__9_n_0\,
      Q => \padding_counter_reg_n_0_[2]\,
      R => SS(0)
    );
\padding_counter_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__8_n_0\,
      D => \padding_counter[3]_i_1__9_n_0\,
      Q => \padding_counter_reg_n_0_[3]\,
      S => SS(0)
    );
\padding_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__8_n_0\,
      D => \padding_counter[4]_i_1__9_n_0\,
      Q => \padding_counter_reg_n_0_[4]\,
      R => SS(0)
    );
\padding_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__8_n_0\,
      D => \padding_counter[5]_i_1__9_n_0\,
      Q => \padding_counter_reg_n_0_[5]\,
      R => SS(0)
    );
\padding_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \padding_counter[6]_i_1__8_n_0\,
      D => \padding_counter[6]_i_2__8_n_0\,
      Q => \padding_counter_reg_n_0_[6]\,
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cable_delay_tester_rhs_256_0_0_rhs_256 is
  port (
    rstn : in STD_LOGIC;
    clk : in STD_LOGIC;
    config_start : in STD_LOGIC;
    record_start : in STD_LOGIC;
    zcheck_start : in STD_LOGIC;
    zcheck_global_channel : in STD_LOGIC_VECTOR ( 11 downto 0 );
    zcheck_scale : in STD_LOGIC_VECTOR ( 1 downto 0 );
    busy : out STD_LOGIC;
    busy_stim : out STD_LOGIC;
    done : out STD_LOGIC;
    oversample_offset_A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    oversample_offset_B : in STD_LOGIC_VECTOR ( 7 downto 0 );
    oversample_offset_C : in STD_LOGIC_VECTOR ( 7 downto 0 );
    oversample_offset_D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    oversample_offset_E : in STD_LOGIC_VECTOR ( 7 downto 0 );
    oversample_offset_F : in STD_LOGIC_VECTOR ( 7 downto 0 );
    oversample_offset_G : in STD_LOGIC_VECTOR ( 7 downto 0 );
    oversample_offset_H : in STD_LOGIC_VECTOR ( 7 downto 0 );
    oversample_offset_I : in STD_LOGIC_VECTOR ( 7 downto 0 );
    oversample_offset_J : in STD_LOGIC_VECTOR ( 7 downto 0 );
    oversample_offset_K : in STD_LOGIC_VECTOR ( 7 downto 0 );
    oversample_offset_L : in STD_LOGIC_VECTOR ( 7 downto 0 );
    oversample_offset_M : in STD_LOGIC_VECTOR ( 7 downto 0 );
    oversample_offset_N : in STD_LOGIC_VECTOR ( 7 downto 0 );
    oversample_offset_O : in STD_LOGIC_VECTOR ( 7 downto 0 );
    oversample_offset_P : in STD_LOGIC_VECTOR ( 7 downto 0 );
    fifo_read_en : in STD_LOGIC;
    fifo_rst : in STD_LOGIC;
    fifo_write_en_external : in STD_LOGIC;
    fifo_valid_out : out STD_LOGIC;
    fifo_data_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    CS : out STD_LOGIC;
    SCLK : out STD_LOGIC;
    MOSI_A : out STD_LOGIC;
    MOSI_B : out STD_LOGIC;
    MOSI_C : out STD_LOGIC;
    MOSI_D : out STD_LOGIC;
    MOSI_E : out STD_LOGIC;
    MOSI_F : out STD_LOGIC;
    MOSI_G : out STD_LOGIC;
    MOSI_H : out STD_LOGIC;
    MOSI_I : out STD_LOGIC;
    MOSI_J : out STD_LOGIC;
    MOSI_K : out STD_LOGIC;
    MOSI_L : out STD_LOGIC;
    MOSI_M : out STD_LOGIC;
    MOSI_N : out STD_LOGIC;
    MOSI_O : out STD_LOGIC;
    MOSI_P : out STD_LOGIC;
    MISO_A : in STD_LOGIC;
    MISO_B : in STD_LOGIC;
    MISO_C : in STD_LOGIC;
    MISO_D : in STD_LOGIC;
    MISO_E : in STD_LOGIC;
    MISO_F : in STD_LOGIC;
    MISO_G : in STD_LOGIC;
    MISO_H : in STD_LOGIC;
    MISO_I : in STD_LOGIC;
    MISO_J : in STD_LOGIC;
    MISO_K : in STD_LOGIC;
    MISO_L : in STD_LOGIC;
    MISO_M : in STD_LOGIC;
    MISO_N : in STD_LOGIC;
    MISO_O : in STD_LOGIC;
    MISO_P : in STD_LOGIC;
    stim_mask_probe_select : in STD_LOGIC_VECTOR ( 15 downto 0 );
    stim_mask_channel_positive : in STD_LOGIC_VECTOR ( 15 downto 0 );
    stim_mask_channel_negative : in STD_LOGIC_VECTOR ( 15 downto 0 );
    stim_bipolar_mode : in STD_LOGIC;
    stim_current_step_size : in STD_LOGIC_VECTOR ( 3 downto 0 );
    channel_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    stim_pulse_length : in STD_LOGIC_VECTOR ( 15 downto 0 );
    stim_pulse_magnitude : in STD_LOGIC_VECTOR ( 7 downto 0 );
    stim_inter_bipulse_delay : in STD_LOGIC_VECTOR ( 15 downto 0 );
    stim_inter_pulse_delay : in STD_LOGIC_VECTOR ( 15 downto 0 );
    stim_inter_train_delay : in STD_LOGIC_VECTOR ( 15 downto 0 );
    stim_bipulses_per_train_count : in STD_LOGIC_VECTOR ( 15 downto 0 );
    stim_train_count : in STD_LOGIC_VECTOR ( 15 downto 0 );
    stim_charge_recovery_time : in STD_LOGIC_VECTOR ( 15 downto 0 );
    stim_rising_edge_first : in STD_LOGIC;
    stim_finite_mode_done : out STD_LOGIC;
    stim_finite_mode_start : in STD_LOGIC;
    stim_infinite_mode_start : in STD_LOGIC;
    stim_infinite_mode_stop : in STD_LOGIC;
    stim_waveform_data_out : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ADC_SAMPLE_BIT_RESOLUTION : integer;
  attribute ADC_SAMPLE_BIT_RESOLUTION of cable_delay_tester_rhs_256_0_0_rhs_256 : entity is 16;
  attribute CHANNELS_PER_ADC : integer;
  attribute CHANNELS_PER_ADC of cable_delay_tester_rhs_256_0_0_rhs_256 : entity is 16;
  attribute CHANNELS_PER_CHIP : integer;
  attribute CHANNELS_PER_CHIP of cable_delay_tester_rhs_256_0_0_rhs_256 : entity is 16;
  attribute CHANNELS_PER_PROBE : integer;
  attribute CHANNELS_PER_PROBE of cable_delay_tester_rhs_256_0_0_rhs_256 : entity is 16;
  attribute CHARGE_RECOVERY : integer;
  attribute CHARGE_RECOVERY of cable_delay_tester_rhs_256_0_0_rhs_256 : entity is 6;
  attribute CHIPS_PER_PROBE : integer;
  attribute CHIPS_PER_PROBE of cable_delay_tester_rhs_256_0_0_rhs_256 : entity is 1;
  attribute CONFIG_DATA_LOAD : integer;
  attribute CONFIG_DATA_LOAD of cable_delay_tester_rhs_256_0_0_rhs_256 : entity is 5;
  attribute CONFIG_DATA_RX : integer;
  attribute CONFIG_DATA_RX of cable_delay_tester_rhs_256_0_0_rhs_256 : entity is 7;
  attribute CONFIG_DATA_TX : integer;
  attribute CONFIG_DATA_TX of cable_delay_tester_rhs_256_0_0_rhs_256 : entity is 6;
  attribute CONFIG_DONE : integer;
  attribute CONFIG_DONE of cable_delay_tester_rhs_256_0_0_rhs_256 : entity is 8;
  attribute DEFAULT_CHANNELS : integer;
  attribute DEFAULT_CHANNELS of cable_delay_tester_rhs_256_0_0_rhs_256 : entity is 30;
  attribute DEFAULT_CHANNELS_RECORDING : integer;
  attribute DEFAULT_CHANNELS_RECORDING of cable_delay_tester_rhs_256_0_0_rhs_256 : entity is 20;
  attribute FIRST_PULSE : integer;
  attribute FIRST_PULSE of cable_delay_tester_rhs_256_0_0_rhs_256 : entity is 1;
  attribute IDLE : integer;
  attribute IDLE of cable_delay_tester_rhs_256_0_0_rhs_256 : entity is 0;
  attribute INTAN_CHIP_ID_REG : integer;
  attribute INTAN_CHIP_ID_REG of cable_delay_tester_rhs_256_0_0_rhs_256 : entity is 255;
  attribute INTER_BIPULSE : integer;
  attribute INTER_BIPULSE of cable_delay_tester_rhs_256_0_0_rhs_256 : entity is 4;
  attribute INTER_PULSE : integer;
  attribute INTER_PULSE of cable_delay_tester_rhs_256_0_0_rhs_256 : entity is 2;
  attribute INTER_TRAIN : integer;
  attribute INTER_TRAIN of cable_delay_tester_rhs_256_0_0_rhs_256 : entity is 5;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cable_delay_tester_rhs_256_0_0_rhs_256 : entity is "rhs_256";
  attribute PRE_RESET : integer;
  attribute PRE_RESET of cable_delay_tester_rhs_256_0_0_rhs_256 : entity is 17;
  attribute PRE_STIM_CONFIG : integer;
  attribute PRE_STIM_CONFIG of cable_delay_tester_rhs_256_0_0_rhs_256 : entity is 8;
  attribute READY : integer;
  attribute READY of cable_delay_tester_rhs_256_0_0_rhs_256 : entity is 0;
  attribute REC_DATA_LOAD : integer;
  attribute REC_DATA_LOAD of cable_delay_tester_rhs_256_0_0_rhs_256 : entity is 1;
  attribute REC_DATA_RX : integer;
  attribute REC_DATA_RX of cable_delay_tester_rhs_256_0_0_rhs_256 : entity is 3;
  attribute REC_DATA_TX : integer;
  attribute REC_DATA_TX of cable_delay_tester_rhs_256_0_0_rhs_256 : entity is 2;
  attribute REC_DONE : integer;
  attribute REC_DONE of cable_delay_tester_rhs_256_0_0_rhs_256 : entity is 4;
  attribute RESET : integer;
  attribute RESET of cable_delay_tester_rhs_256_0_0_rhs_256 : entity is 16;
  attribute SECOND_PULSE : integer;
  attribute SECOND_PULSE of cable_delay_tester_rhs_256_0_0_rhs_256 : entity is 3;
  attribute SPI_CONVERT_DELAY : integer;
  attribute SPI_CONVERT_DELAY of cable_delay_tester_rhs_256_0_0_rhs_256 : entity is 2;
  attribute STIM_CONFIG : integer;
  attribute STIM_CONFIG of cable_delay_tester_rhs_256_0_0_rhs_256 : entity is 9;
  attribute STIM_CONFIG_CYCLES : integer;
  attribute STIM_CONFIG_CYCLES of cable_delay_tester_rhs_256_0_0_rhs_256 : entity is 3;
  attribute STIM_CONFIG_DATA_LOAD : integer;
  attribute STIM_CONFIG_DATA_LOAD of cable_delay_tester_rhs_256_0_0_rhs_256 : entity is 18;
  attribute STIM_CONFIG_DATA_RX : integer;
  attribute STIM_CONFIG_DATA_RX of cable_delay_tester_rhs_256_0_0_rhs_256 : entity is 20;
  attribute STIM_CONFIG_DATA_TX : integer;
  attribute STIM_CONFIG_DATA_TX of cable_delay_tester_rhs_256_0_0_rhs_256 : entity is 19;
  attribute STIM_RESET : integer;
  attribute STIM_RESET of cable_delay_tester_rhs_256_0_0_rhs_256 : entity is 7;
  attribute STIM_WAVEFORM_DEBUG_BASELINE : integer;
  attribute STIM_WAVEFORM_DEBUG_BASELINE of cable_delay_tester_rhs_256_0_0_rhs_256 : entity is 127;
  attribute ZCHECK_COMMAND_SLOTS_PER_PERIOD : integer;
  attribute ZCHECK_COMMAND_SLOTS_PER_PERIOD of cable_delay_tester_rhs_256_0_0_rhs_256 : entity is 6;
  attribute ZCHECK_CONFIG_DATA_LOAD : integer;
  attribute ZCHECK_CONFIG_DATA_LOAD of cable_delay_tester_rhs_256_0_0_rhs_256 : entity is 9;
  attribute ZCHECK_CONFIG_DATA_RX : integer;
  attribute ZCHECK_CONFIG_DATA_RX of cable_delay_tester_rhs_256_0_0_rhs_256 : entity is 11;
  attribute ZCHECK_CONFIG_DATA_TX : integer;
  attribute ZCHECK_CONFIG_DATA_TX of cable_delay_tester_rhs_256_0_0_rhs_256 : entity is 10;
  attribute ZCHECK_CYCLES : integer;
  attribute ZCHECK_CYCLES of cable_delay_tester_rhs_256_0_0_rhs_256 : entity is 8;
  attribute ZCHECK_DONE : integer;
  attribute ZCHECK_DONE of cable_delay_tester_rhs_256_0_0_rhs_256 : entity is 15;
  attribute ZCHECK_FS : integer;
  attribute ZCHECK_FS of cable_delay_tester_rhs_256_0_0_rhs_256 : entity is 20;
  attribute ZCHECK_REC_DATA_LOAD : integer;
  attribute ZCHECK_REC_DATA_LOAD of cable_delay_tester_rhs_256_0_0_rhs_256 : entity is 12;
  attribute ZCHECK_REC_DATA_RX : integer;
  attribute ZCHECK_REC_DATA_RX of cable_delay_tester_rhs_256_0_0_rhs_256 : entity is 14;
  attribute ZCHECK_REC_DATA_TX : integer;
  attribute ZCHECK_REC_DATA_TX of cable_delay_tester_rhs_256_0_0_rhs_256 : entity is 13;
  attribute ZCHECK_SINE_WAVE_NUM_COMMANDS : integer;
  attribute ZCHECK_SINE_WAVE_NUM_COMMANDS of cable_delay_tester_rhs_256_0_0_rhs_256 : entity is 20;
end cable_delay_tester_rhs_256_0_0_rhs_256;

architecture STRUCTURE of cable_delay_tester_rhs_256_0_0_rhs_256 is
  component cable_delay_tester_rhs_256_0_0_fifo_16_to_64 is
  port (
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC
  );
  end component cable_delay_tester_rhs_256_0_0_fifo_16_to_64;
  signal A_n_4 : STD_LOGIC;
  signal A_n_5 : STD_LOGIC;
  signal B_n_0 : STD_LOGIC;
  signal C_n_1 : STD_LOGIC;
  signal C_n_2 : STD_LOGIC;
  signal D_n_0 : STD_LOGIC;
  signal D_n_1 : STD_LOGIC;
  signal D_n_18 : STD_LOGIC;
  signal D_n_19 : STD_LOGIC;
  signal D_n_20 : STD_LOGIC;
  signal D_n_21 : STD_LOGIC;
  signal D_n_22 : STD_LOGIC;
  signal D_n_23 : STD_LOGIC;
  signal D_n_24 : STD_LOGIC;
  signal D_n_25 : STD_LOGIC;
  signal D_n_26 : STD_LOGIC;
  signal D_n_27 : STD_LOGIC;
  signal D_n_28 : STD_LOGIC;
  signal D_n_29 : STD_LOGIC;
  signal D_n_30 : STD_LOGIC;
  signal D_n_31 : STD_LOGIC;
  signal D_n_32 : STD_LOGIC;
  signal D_n_33 : STD_LOGIC;
  signal E_n_0 : STD_LOGIC;
  signal E_n_1 : STD_LOGIC;
  signal \FSM_onehot_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[17]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[17]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[17]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[17]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[17]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[10]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[11]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[12]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[13]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[14]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[15]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[16]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[17]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[6]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[8]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[9]\ : STD_LOGIC;
  signal F_n_1 : STD_LOGIC;
  signal F_n_2 : STD_LOGIC;
  signal G_n_0 : STD_LOGIC;
  signal G_n_1 : STD_LOGIC;
  signal H_n_0 : STD_LOGIC;
  signal H_n_21 : STD_LOGIC;
  signal H_n_22 : STD_LOGIC;
  signal H_n_23 : STD_LOGIC;
  signal H_n_24 : STD_LOGIC;
  signal H_n_25 : STD_LOGIC;
  signal H_n_26 : STD_LOGIC;
  signal H_n_27 : STD_LOGIC;
  signal H_n_28 : STD_LOGIC;
  signal H_n_29 : STD_LOGIC;
  signal H_n_30 : STD_LOGIC;
  signal H_n_31 : STD_LOGIC;
  signal H_n_32 : STD_LOGIC;
  signal H_n_33 : STD_LOGIC;
  signal H_n_34 : STD_LOGIC;
  signal H_n_35 : STD_LOGIC;
  signal H_n_4 : STD_LOGIC;
  signal I_n_1 : STD_LOGIC;
  signal I_n_2 : STD_LOGIC;
  signal J_n_0 : STD_LOGIC;
  signal K_n_1 : STD_LOGIC;
  signal K_n_2 : STD_LOGIC;
  signal L_n_0 : STD_LOGIC;
  signal L_n_1 : STD_LOGIC;
  signal L_n_10 : STD_LOGIC;
  signal L_n_11 : STD_LOGIC;
  signal L_n_12 : STD_LOGIC;
  signal L_n_14 : STD_LOGIC;
  signal L_n_15 : STD_LOGIC;
  signal L_n_16 : STD_LOGIC;
  signal L_n_17 : STD_LOGIC;
  signal L_n_18 : STD_LOGIC;
  signal L_n_19 : STD_LOGIC;
  signal L_n_2 : STD_LOGIC;
  signal L_n_20 : STD_LOGIC;
  signal L_n_21 : STD_LOGIC;
  signal L_n_22 : STD_LOGIC;
  signal L_n_23 : STD_LOGIC;
  signal L_n_24 : STD_LOGIC;
  signal L_n_25 : STD_LOGIC;
  signal L_n_26 : STD_LOGIC;
  signal L_n_27 : STD_LOGIC;
  signal L_n_28 : STD_LOGIC;
  signal L_n_29 : STD_LOGIC;
  signal L_n_3 : STD_LOGIC;
  signal L_n_4 : STD_LOGIC;
  signal L_n_46 : STD_LOGIC;
  signal L_n_47 : STD_LOGIC;
  signal L_n_48 : STD_LOGIC;
  signal L_n_49 : STD_LOGIC;
  signal L_n_5 : STD_LOGIC;
  signal L_n_50 : STD_LOGIC;
  signal L_n_51 : STD_LOGIC;
  signal L_n_52 : STD_LOGIC;
  signal L_n_53 : STD_LOGIC;
  signal L_n_54 : STD_LOGIC;
  signal L_n_55 : STD_LOGIC;
  signal L_n_56 : STD_LOGIC;
  signal L_n_57 : STD_LOGIC;
  signal L_n_58 : STD_LOGIC;
  signal L_n_59 : STD_LOGIC;
  signal L_n_6 : STD_LOGIC;
  signal L_n_60 : STD_LOGIC;
  signal L_n_61 : STD_LOGIC;
  signal L_n_62 : STD_LOGIC;
  signal L_n_7 : STD_LOGIC;
  signal L_n_8 : STD_LOGIC;
  signal L_n_9 : STD_LOGIC;
  signal M_n_0 : STD_LOGIC;
  signal M_n_1 : STD_LOGIC;
  signal M_n_2 : STD_LOGIC;
  signal M_n_3 : STD_LOGIC;
  signal M_n_4 : STD_LOGIC;
  signal M_n_5 : STD_LOGIC;
  signal M_n_6 : STD_LOGIC;
  signal N_n_0 : STD_LOGIC;
  signal N_n_1 : STD_LOGIC;
  signal N_n_3 : STD_LOGIC;
  signal O_n_0 : STD_LOGIC;
  signal O_n_1 : STD_LOGIC;
  signal P_n_0 : STD_LOGIC;
  signal P_n_1 : STD_LOGIC;
  signal P_n_2 : STD_LOGIC;
  signal P_n_25 : STD_LOGIC;
  signal P_n_26 : STD_LOGIC;
  signal P_n_27 : STD_LOGIC;
  signal P_n_28 : STD_LOGIC;
  signal P_n_29 : STD_LOGIC;
  signal P_n_3 : STD_LOGIC;
  signal P_n_30 : STD_LOGIC;
  signal P_n_31 : STD_LOGIC;
  signal P_n_32 : STD_LOGIC;
  signal P_n_33 : STD_LOGIC;
  signal P_n_34 : STD_LOGIC;
  signal P_n_35 : STD_LOGIC;
  signal P_n_36 : STD_LOGIC;
  signal P_n_37 : STD_LOGIC;
  signal P_n_38 : STD_LOGIC;
  signal P_n_39 : STD_LOGIC;
  signal P_n_4 : STD_LOGIC;
  signal P_n_40 : STD_LOGIC;
  signal P_n_5 : STD_LOGIC;
  signal channel : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \channel[0]_i_1_n_0\ : STD_LOGIC;
  signal \channel[1]_i_1_n_0\ : STD_LOGIC;
  signal \channel[2]_i_1_n_0\ : STD_LOGIC;
  signal \channel[3]_i_1_n_0\ : STD_LOGIC;
  signal \channel[4]_i_1_n_0\ : STD_LOGIC;
  signal \channel[5]_i_2_n_0\ : STD_LOGIC;
  signal \channel[6]_i_1_n_0\ : STD_LOGIC;
  signal \channel[7]_i_3_n_0\ : STD_LOGIC;
  signal \channel[7]_i_8_n_0\ : STD_LOGIC;
  signal \^channel_out\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_in_A[0]_i_10_n_0\ : STD_LOGIC;
  signal \data_in_A[0]_i_1_n_0\ : STD_LOGIC;
  signal \data_in_A[0]_i_2_n_0\ : STD_LOGIC;
  signal \data_in_A[0]_i_3_n_0\ : STD_LOGIC;
  signal \data_in_A[0]_i_4_n_0\ : STD_LOGIC;
  signal \data_in_A[0]_i_5_n_0\ : STD_LOGIC;
  signal \data_in_A[0]_i_6_n_0\ : STD_LOGIC;
  signal \data_in_A[0]_i_7_n_0\ : STD_LOGIC;
  signal \data_in_A[0]_i_8_n_0\ : STD_LOGIC;
  signal \data_in_A[0]_i_9_n_0\ : STD_LOGIC;
  signal \data_in_A[10]_i_1_n_0\ : STD_LOGIC;
  signal \data_in_A[10]_i_2_n_0\ : STD_LOGIC;
  signal \data_in_A[11]_i_1_n_0\ : STD_LOGIC;
  signal \data_in_A[11]_i_2_n_0\ : STD_LOGIC;
  signal \data_in_A[11]_i_3_n_0\ : STD_LOGIC;
  signal \data_in_A[11]_i_4_n_0\ : STD_LOGIC;
  signal \data_in_A[11]_i_5_n_0\ : STD_LOGIC;
  signal \data_in_A[11]_i_6_n_0\ : STD_LOGIC;
  signal \data_in_A[11]_i_7_n_0\ : STD_LOGIC;
  signal \data_in_A[12]_i_1_n_0\ : STD_LOGIC;
  signal \data_in_A[12]_i_2_n_0\ : STD_LOGIC;
  signal \data_in_A[13]_i_1_n_0\ : STD_LOGIC;
  signal \data_in_A[13]_i_2_n_0\ : STD_LOGIC;
  signal \data_in_A[13]_i_3_n_0\ : STD_LOGIC;
  signal \data_in_A[13]_i_4_n_0\ : STD_LOGIC;
  signal \data_in_A[13]_i_5_n_0\ : STD_LOGIC;
  signal \data_in_A[14]_i_1_n_0\ : STD_LOGIC;
  signal \data_in_A[14]_i_2_n_0\ : STD_LOGIC;
  signal \data_in_A[14]_i_3_n_0\ : STD_LOGIC;
  signal \data_in_A[15]_i_1_n_0\ : STD_LOGIC;
  signal \data_in_A[15]_i_2_n_0\ : STD_LOGIC;
  signal \data_in_A[15]_i_3_n_0\ : STD_LOGIC;
  signal \data_in_A[15]_i_4_n_0\ : STD_LOGIC;
  signal \data_in_A[15]_i_5_n_0\ : STD_LOGIC;
  signal \data_in_A[15]_i_6_n_0\ : STD_LOGIC;
  signal \data_in_A[15]_i_7_n_0\ : STD_LOGIC;
  signal \data_in_A[16]_i_10_n_0\ : STD_LOGIC;
  signal \data_in_A[16]_i_11_n_0\ : STD_LOGIC;
  signal \data_in_A[16]_i_12_n_0\ : STD_LOGIC;
  signal \data_in_A[16]_i_13_n_0\ : STD_LOGIC;
  signal \data_in_A[16]_i_14_n_0\ : STD_LOGIC;
  signal \data_in_A[16]_i_15_n_0\ : STD_LOGIC;
  signal \data_in_A[16]_i_16_n_0\ : STD_LOGIC;
  signal \data_in_A[16]_i_17_n_0\ : STD_LOGIC;
  signal \data_in_A[16]_i_18_n_0\ : STD_LOGIC;
  signal \data_in_A[16]_i_19_n_0\ : STD_LOGIC;
  signal \data_in_A[16]_i_1_n_0\ : STD_LOGIC;
  signal \data_in_A[16]_i_20_n_0\ : STD_LOGIC;
  signal \data_in_A[16]_i_21_n_0\ : STD_LOGIC;
  signal \data_in_A[16]_i_22_n_0\ : STD_LOGIC;
  signal \data_in_A[16]_i_2_n_0\ : STD_LOGIC;
  signal \data_in_A[16]_i_3_n_0\ : STD_LOGIC;
  signal \data_in_A[16]_i_4_n_0\ : STD_LOGIC;
  signal \data_in_A[16]_i_5_n_0\ : STD_LOGIC;
  signal \data_in_A[16]_i_6_n_0\ : STD_LOGIC;
  signal \data_in_A[16]_i_7_n_0\ : STD_LOGIC;
  signal \data_in_A[16]_i_8_n_0\ : STD_LOGIC;
  signal \data_in_A[16]_i_9_n_0\ : STD_LOGIC;
  signal \data_in_A[17]_i_1_n_0\ : STD_LOGIC;
  signal \data_in_A[17]_i_2_n_0\ : STD_LOGIC;
  signal \data_in_A[17]_i_3_n_0\ : STD_LOGIC;
  signal \data_in_A[17]_i_4_n_0\ : STD_LOGIC;
  signal \data_in_A[17]_i_5_n_0\ : STD_LOGIC;
  signal \data_in_A[17]_i_6_n_0\ : STD_LOGIC;
  signal \data_in_A[17]_i_7_n_0\ : STD_LOGIC;
  signal \data_in_A[17]_i_8_n_0\ : STD_LOGIC;
  signal \data_in_A[18]_i_10_n_0\ : STD_LOGIC;
  signal \data_in_A[18]_i_1_n_0\ : STD_LOGIC;
  signal \data_in_A[18]_i_2_n_0\ : STD_LOGIC;
  signal \data_in_A[18]_i_3_n_0\ : STD_LOGIC;
  signal \data_in_A[18]_i_4_n_0\ : STD_LOGIC;
  signal \data_in_A[18]_i_5_n_0\ : STD_LOGIC;
  signal \data_in_A[18]_i_6_n_0\ : STD_LOGIC;
  signal \data_in_A[18]_i_7_n_0\ : STD_LOGIC;
  signal \data_in_A[18]_i_8_n_0\ : STD_LOGIC;
  signal \data_in_A[18]_i_9_n_0\ : STD_LOGIC;
  signal \data_in_A[19]_i_1_n_0\ : STD_LOGIC;
  signal \data_in_A[19]_i_2_n_0\ : STD_LOGIC;
  signal \data_in_A[19]_i_3_n_0\ : STD_LOGIC;
  signal \data_in_A[19]_i_4_n_0\ : STD_LOGIC;
  signal \data_in_A[19]_i_5_n_0\ : STD_LOGIC;
  signal \data_in_A[19]_i_6_n_0\ : STD_LOGIC;
  signal \data_in_A[19]_i_7_n_0\ : STD_LOGIC;
  signal \data_in_A[19]_i_8_n_0\ : STD_LOGIC;
  signal \data_in_A[19]_i_9_n_0\ : STD_LOGIC;
  signal \data_in_A[1]_i_1_n_0\ : STD_LOGIC;
  signal \data_in_A[1]_i_2_n_0\ : STD_LOGIC;
  signal \data_in_A[1]_i_3_n_0\ : STD_LOGIC;
  signal \data_in_A[1]_i_4_n_0\ : STD_LOGIC;
  signal \data_in_A[1]_i_5_n_0\ : STD_LOGIC;
  signal \data_in_A[20]_i_1_n_0\ : STD_LOGIC;
  signal \data_in_A[20]_i_2_n_0\ : STD_LOGIC;
  signal \data_in_A[20]_i_3_n_0\ : STD_LOGIC;
  signal \data_in_A[21]_i_1_n_0\ : STD_LOGIC;
  signal \data_in_A[21]_i_2_n_0\ : STD_LOGIC;
  signal \data_in_A[21]_i_3_n_0\ : STD_LOGIC;
  signal \data_in_A[21]_i_4_n_0\ : STD_LOGIC;
  signal \data_in_A[21]_i_5_n_0\ : STD_LOGIC;
  signal \data_in_A[22]_i_1_n_0\ : STD_LOGIC;
  signal \data_in_A[22]_i_2_n_0\ : STD_LOGIC;
  signal \data_in_A[23]_i_1_n_0\ : STD_LOGIC;
  signal \data_in_A[27]_i_1_n_0\ : STD_LOGIC;
  signal \data_in_A[2]_i_1_n_0\ : STD_LOGIC;
  signal \data_in_A[2]_i_2_n_0\ : STD_LOGIC;
  signal \data_in_A[2]_i_3_n_0\ : STD_LOGIC;
  signal \data_in_A[2]_i_4_n_0\ : STD_LOGIC;
  signal \data_in_A[2]_i_5_n_0\ : STD_LOGIC;
  signal \data_in_A[30]_i_1_n_0\ : STD_LOGIC;
  signal \data_in_A[30]_i_2_n_0\ : STD_LOGIC;
  signal \data_in_A[30]_i_3_n_0\ : STD_LOGIC;
  signal \data_in_A[30]_i_4_n_0\ : STD_LOGIC;
  signal \data_in_A[30]_i_5_n_0\ : STD_LOGIC;
  signal \data_in_A[30]_i_6_n_0\ : STD_LOGIC;
  signal \data_in_A[30]_i_7_n_0\ : STD_LOGIC;
  signal \data_in_A[30]_i_8_n_0\ : STD_LOGIC;
  signal \data_in_A[31]_i_1_n_0\ : STD_LOGIC;
  signal \data_in_A[31]_i_2_n_0\ : STD_LOGIC;
  signal \data_in_A[31]_i_3_n_0\ : STD_LOGIC;
  signal \data_in_A[31]_i_4_n_0\ : STD_LOGIC;
  signal \data_in_A[31]_i_5_n_0\ : STD_LOGIC;
  signal \data_in_A[31]_i_6_n_0\ : STD_LOGIC;
  signal \data_in_A[31]_i_7_n_0\ : STD_LOGIC;
  signal \data_in_A[31]_i_8_n_0\ : STD_LOGIC;
  signal \data_in_A[31]_i_9_n_0\ : STD_LOGIC;
  signal \data_in_A[3]_i_1_n_0\ : STD_LOGIC;
  signal \data_in_A[3]_i_2_n_0\ : STD_LOGIC;
  signal \data_in_A[3]_i_3_n_0\ : STD_LOGIC;
  signal \data_in_A[3]_i_4_n_0\ : STD_LOGIC;
  signal \data_in_A[3]_i_5_n_0\ : STD_LOGIC;
  signal \data_in_A[3]_i_6_n_0\ : STD_LOGIC;
  signal \data_in_A[3]_i_7_n_0\ : STD_LOGIC;
  signal \data_in_A[4]_i_1_n_0\ : STD_LOGIC;
  signal \data_in_A[4]_i_2_n_0\ : STD_LOGIC;
  signal \data_in_A[4]_i_3_n_0\ : STD_LOGIC;
  signal \data_in_A[4]_i_4_n_0\ : STD_LOGIC;
  signal \data_in_A[4]_i_5_n_0\ : STD_LOGIC;
  signal \data_in_A[4]_i_6_n_0\ : STD_LOGIC;
  signal \data_in_A[4]_i_7_n_0\ : STD_LOGIC;
  signal \data_in_A[5]_i_1_n_0\ : STD_LOGIC;
  signal \data_in_A[5]_i_2_n_0\ : STD_LOGIC;
  signal \data_in_A[5]_i_3_n_0\ : STD_LOGIC;
  signal \data_in_A[5]_i_4_n_0\ : STD_LOGIC;
  signal \data_in_A[5]_i_5_n_0\ : STD_LOGIC;
  signal \data_in_A[6]_i_1_n_0\ : STD_LOGIC;
  signal \data_in_A[6]_i_2_n_0\ : STD_LOGIC;
  signal \data_in_A[6]_i_3_n_0\ : STD_LOGIC;
  signal \data_in_A[6]_i_4_n_0\ : STD_LOGIC;
  signal \data_in_A[7]_i_1_n_0\ : STD_LOGIC;
  signal \data_in_A[7]_i_2_n_0\ : STD_LOGIC;
  signal \data_in_A[7]_i_3_n_0\ : STD_LOGIC;
  signal \data_in_A[7]_i_4_n_0\ : STD_LOGIC;
  signal \data_in_A[7]_i_5_n_0\ : STD_LOGIC;
  signal \data_in_A[8]_i_1_n_0\ : STD_LOGIC;
  signal \data_in_A[8]_i_2_n_0\ : STD_LOGIC;
  signal \data_in_A[8]_i_3_n_0\ : STD_LOGIC;
  signal \data_in_A[9]_i_1_n_0\ : STD_LOGIC;
  signal \data_in_A[9]_i_2_n_0\ : STD_LOGIC;
  signal \data_in_A[9]_i_3_n_0\ : STD_LOGIC;
  signal \data_in_A_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_in_A_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_in_A_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_in_A_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_in_A_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_in_A_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_in_A_reg_n_0_[15]\ : STD_LOGIC;
  signal \data_in_A_reg_n_0_[16]\ : STD_LOGIC;
  signal \data_in_A_reg_n_0_[17]\ : STD_LOGIC;
  signal \data_in_A_reg_n_0_[18]\ : STD_LOGIC;
  signal \data_in_A_reg_n_0_[19]\ : STD_LOGIC;
  signal \data_in_A_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_in_A_reg_n_0_[20]\ : STD_LOGIC;
  signal \data_in_A_reg_n_0_[21]\ : STD_LOGIC;
  signal \data_in_A_reg_n_0_[22]\ : STD_LOGIC;
  signal \data_in_A_reg_n_0_[23]\ : STD_LOGIC;
  signal \data_in_A_reg_n_0_[27]\ : STD_LOGIC;
  signal \data_in_A_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_in_A_reg_n_0_[30]\ : STD_LOGIC;
  signal \data_in_A_reg_n_0_[31]\ : STD_LOGIC;
  signal \data_in_A_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_in_A_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_in_A_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_in_A_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_in_A_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_in_A_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_in_A_reg_n_0_[9]\ : STD_LOGIC;
  signal \data_in_B[15]_i_1_n_0\ : STD_LOGIC;
  signal \data_in_B[31]_i_1_n_0\ : STD_LOGIC;
  signal \data_in_B_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_in_B_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_in_B_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_in_B_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_in_B_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_in_B_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_in_B_reg_n_0_[15]\ : STD_LOGIC;
  signal \data_in_B_reg_n_0_[16]\ : STD_LOGIC;
  signal \data_in_B_reg_n_0_[17]\ : STD_LOGIC;
  signal \data_in_B_reg_n_0_[18]\ : STD_LOGIC;
  signal \data_in_B_reg_n_0_[19]\ : STD_LOGIC;
  signal \data_in_B_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_in_B_reg_n_0_[20]\ : STD_LOGIC;
  signal \data_in_B_reg_n_0_[21]\ : STD_LOGIC;
  signal \data_in_B_reg_n_0_[22]\ : STD_LOGIC;
  signal \data_in_B_reg_n_0_[23]\ : STD_LOGIC;
  signal \data_in_B_reg_n_0_[27]\ : STD_LOGIC;
  signal \data_in_B_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_in_B_reg_n_0_[30]\ : STD_LOGIC;
  signal \data_in_B_reg_n_0_[31]\ : STD_LOGIC;
  signal \data_in_B_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_in_B_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_in_B_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_in_B_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_in_B_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_in_B_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_in_B_reg_n_0_[9]\ : STD_LOGIC;
  signal \data_in_C[15]_i_1_n_0\ : STD_LOGIC;
  signal \data_in_C[31]_i_1_n_0\ : STD_LOGIC;
  signal \data_in_C_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_in_C_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_in_C_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_in_C_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_in_C_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_in_C_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_in_C_reg_n_0_[15]\ : STD_LOGIC;
  signal \data_in_C_reg_n_0_[16]\ : STD_LOGIC;
  signal \data_in_C_reg_n_0_[17]\ : STD_LOGIC;
  signal \data_in_C_reg_n_0_[18]\ : STD_LOGIC;
  signal \data_in_C_reg_n_0_[19]\ : STD_LOGIC;
  signal \data_in_C_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_in_C_reg_n_0_[20]\ : STD_LOGIC;
  signal \data_in_C_reg_n_0_[21]\ : STD_LOGIC;
  signal \data_in_C_reg_n_0_[22]\ : STD_LOGIC;
  signal \data_in_C_reg_n_0_[23]\ : STD_LOGIC;
  signal \data_in_C_reg_n_0_[27]\ : STD_LOGIC;
  signal \data_in_C_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_in_C_reg_n_0_[30]\ : STD_LOGIC;
  signal \data_in_C_reg_n_0_[31]\ : STD_LOGIC;
  signal \data_in_C_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_in_C_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_in_C_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_in_C_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_in_C_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_in_C_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_in_C_reg_n_0_[9]\ : STD_LOGIC;
  signal \data_in_D[15]_i_1_n_0\ : STD_LOGIC;
  signal \data_in_D[31]_i_1_n_0\ : STD_LOGIC;
  signal \data_in_D_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_in_D_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_in_D_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_in_D_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_in_D_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_in_D_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_in_D_reg_n_0_[15]\ : STD_LOGIC;
  signal \data_in_D_reg_n_0_[16]\ : STD_LOGIC;
  signal \data_in_D_reg_n_0_[17]\ : STD_LOGIC;
  signal \data_in_D_reg_n_0_[18]\ : STD_LOGIC;
  signal \data_in_D_reg_n_0_[19]\ : STD_LOGIC;
  signal \data_in_D_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_in_D_reg_n_0_[20]\ : STD_LOGIC;
  signal \data_in_D_reg_n_0_[21]\ : STD_LOGIC;
  signal \data_in_D_reg_n_0_[22]\ : STD_LOGIC;
  signal \data_in_D_reg_n_0_[23]\ : STD_LOGIC;
  signal \data_in_D_reg_n_0_[27]\ : STD_LOGIC;
  signal \data_in_D_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_in_D_reg_n_0_[30]\ : STD_LOGIC;
  signal \data_in_D_reg_n_0_[31]\ : STD_LOGIC;
  signal \data_in_D_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_in_D_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_in_D_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_in_D_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_in_D_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_in_D_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_in_D_reg_n_0_[9]\ : STD_LOGIC;
  signal \data_in_E[15]_i_1_n_0\ : STD_LOGIC;
  signal \data_in_E[31]_i_1_n_0\ : STD_LOGIC;
  signal \data_in_E_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_in_E_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_in_E_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_in_E_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_in_E_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_in_E_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_in_E_reg_n_0_[15]\ : STD_LOGIC;
  signal \data_in_E_reg_n_0_[16]\ : STD_LOGIC;
  signal \data_in_E_reg_n_0_[17]\ : STD_LOGIC;
  signal \data_in_E_reg_n_0_[18]\ : STD_LOGIC;
  signal \data_in_E_reg_n_0_[19]\ : STD_LOGIC;
  signal \data_in_E_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_in_E_reg_n_0_[20]\ : STD_LOGIC;
  signal \data_in_E_reg_n_0_[21]\ : STD_LOGIC;
  signal \data_in_E_reg_n_0_[22]\ : STD_LOGIC;
  signal \data_in_E_reg_n_0_[23]\ : STD_LOGIC;
  signal \data_in_E_reg_n_0_[27]\ : STD_LOGIC;
  signal \data_in_E_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_in_E_reg_n_0_[30]\ : STD_LOGIC;
  signal \data_in_E_reg_n_0_[31]\ : STD_LOGIC;
  signal \data_in_E_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_in_E_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_in_E_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_in_E_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_in_E_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_in_E_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_in_E_reg_n_0_[9]\ : STD_LOGIC;
  signal \data_in_F[15]_i_1_n_0\ : STD_LOGIC;
  signal \data_in_F[31]_i_1_n_0\ : STD_LOGIC;
  signal \data_in_F_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_in_F_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_in_F_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_in_F_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_in_F_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_in_F_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_in_F_reg_n_0_[15]\ : STD_LOGIC;
  signal \data_in_F_reg_n_0_[16]\ : STD_LOGIC;
  signal \data_in_F_reg_n_0_[17]\ : STD_LOGIC;
  signal \data_in_F_reg_n_0_[18]\ : STD_LOGIC;
  signal \data_in_F_reg_n_0_[19]\ : STD_LOGIC;
  signal \data_in_F_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_in_F_reg_n_0_[20]\ : STD_LOGIC;
  signal \data_in_F_reg_n_0_[21]\ : STD_LOGIC;
  signal \data_in_F_reg_n_0_[22]\ : STD_LOGIC;
  signal \data_in_F_reg_n_0_[23]\ : STD_LOGIC;
  signal \data_in_F_reg_n_0_[27]\ : STD_LOGIC;
  signal \data_in_F_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_in_F_reg_n_0_[30]\ : STD_LOGIC;
  signal \data_in_F_reg_n_0_[31]\ : STD_LOGIC;
  signal \data_in_F_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_in_F_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_in_F_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_in_F_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_in_F_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_in_F_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_in_F_reg_n_0_[9]\ : STD_LOGIC;
  signal \data_in_G[15]_i_1_n_0\ : STD_LOGIC;
  signal \data_in_G[31]_i_1_n_0\ : STD_LOGIC;
  signal \data_in_G_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_in_G_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_in_G_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_in_G_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_in_G_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_in_G_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_in_G_reg_n_0_[15]\ : STD_LOGIC;
  signal \data_in_G_reg_n_0_[16]\ : STD_LOGIC;
  signal \data_in_G_reg_n_0_[17]\ : STD_LOGIC;
  signal \data_in_G_reg_n_0_[18]\ : STD_LOGIC;
  signal \data_in_G_reg_n_0_[19]\ : STD_LOGIC;
  signal \data_in_G_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_in_G_reg_n_0_[20]\ : STD_LOGIC;
  signal \data_in_G_reg_n_0_[21]\ : STD_LOGIC;
  signal \data_in_G_reg_n_0_[22]\ : STD_LOGIC;
  signal \data_in_G_reg_n_0_[23]\ : STD_LOGIC;
  signal \data_in_G_reg_n_0_[27]\ : STD_LOGIC;
  signal \data_in_G_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_in_G_reg_n_0_[30]\ : STD_LOGIC;
  signal \data_in_G_reg_n_0_[31]\ : STD_LOGIC;
  signal \data_in_G_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_in_G_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_in_G_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_in_G_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_in_G_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_in_G_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_in_G_reg_n_0_[9]\ : STD_LOGIC;
  signal \data_in_H[15]_i_1_n_0\ : STD_LOGIC;
  signal \data_in_H[31]_i_1_n_0\ : STD_LOGIC;
  signal \data_in_H_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_in_H_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_in_H_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_in_H_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_in_H_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_in_H_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_in_H_reg_n_0_[15]\ : STD_LOGIC;
  signal \data_in_H_reg_n_0_[16]\ : STD_LOGIC;
  signal \data_in_H_reg_n_0_[17]\ : STD_LOGIC;
  signal \data_in_H_reg_n_0_[18]\ : STD_LOGIC;
  signal \data_in_H_reg_n_0_[19]\ : STD_LOGIC;
  signal \data_in_H_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_in_H_reg_n_0_[20]\ : STD_LOGIC;
  signal \data_in_H_reg_n_0_[21]\ : STD_LOGIC;
  signal \data_in_H_reg_n_0_[22]\ : STD_LOGIC;
  signal \data_in_H_reg_n_0_[23]\ : STD_LOGIC;
  signal \data_in_H_reg_n_0_[27]\ : STD_LOGIC;
  signal \data_in_H_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_in_H_reg_n_0_[30]\ : STD_LOGIC;
  signal \data_in_H_reg_n_0_[31]\ : STD_LOGIC;
  signal \data_in_H_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_in_H_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_in_H_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_in_H_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_in_H_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_in_H_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_in_H_reg_n_0_[9]\ : STD_LOGIC;
  signal \data_in_I[15]_i_1_n_0\ : STD_LOGIC;
  signal \data_in_I[31]_i_1_n_0\ : STD_LOGIC;
  signal \data_in_I_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_in_I_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_in_I_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_in_I_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_in_I_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_in_I_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_in_I_reg_n_0_[15]\ : STD_LOGIC;
  signal \data_in_I_reg_n_0_[16]\ : STD_LOGIC;
  signal \data_in_I_reg_n_0_[17]\ : STD_LOGIC;
  signal \data_in_I_reg_n_0_[18]\ : STD_LOGIC;
  signal \data_in_I_reg_n_0_[19]\ : STD_LOGIC;
  signal \data_in_I_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_in_I_reg_n_0_[20]\ : STD_LOGIC;
  signal \data_in_I_reg_n_0_[21]\ : STD_LOGIC;
  signal \data_in_I_reg_n_0_[22]\ : STD_LOGIC;
  signal \data_in_I_reg_n_0_[23]\ : STD_LOGIC;
  signal \data_in_I_reg_n_0_[27]\ : STD_LOGIC;
  signal \data_in_I_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_in_I_reg_n_0_[30]\ : STD_LOGIC;
  signal \data_in_I_reg_n_0_[31]\ : STD_LOGIC;
  signal \data_in_I_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_in_I_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_in_I_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_in_I_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_in_I_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_in_I_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_in_I_reg_n_0_[9]\ : STD_LOGIC;
  signal \data_in_J[15]_i_1_n_0\ : STD_LOGIC;
  signal \data_in_J[31]_i_1_n_0\ : STD_LOGIC;
  signal \data_in_J_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_in_J_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_in_J_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_in_J_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_in_J_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_in_J_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_in_J_reg_n_0_[15]\ : STD_LOGIC;
  signal \data_in_J_reg_n_0_[16]\ : STD_LOGIC;
  signal \data_in_J_reg_n_0_[17]\ : STD_LOGIC;
  signal \data_in_J_reg_n_0_[18]\ : STD_LOGIC;
  signal \data_in_J_reg_n_0_[19]\ : STD_LOGIC;
  signal \data_in_J_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_in_J_reg_n_0_[20]\ : STD_LOGIC;
  signal \data_in_J_reg_n_0_[21]\ : STD_LOGIC;
  signal \data_in_J_reg_n_0_[22]\ : STD_LOGIC;
  signal \data_in_J_reg_n_0_[23]\ : STD_LOGIC;
  signal \data_in_J_reg_n_0_[27]\ : STD_LOGIC;
  signal \data_in_J_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_in_J_reg_n_0_[30]\ : STD_LOGIC;
  signal \data_in_J_reg_n_0_[31]\ : STD_LOGIC;
  signal \data_in_J_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_in_J_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_in_J_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_in_J_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_in_J_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_in_J_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_in_J_reg_n_0_[9]\ : STD_LOGIC;
  signal \data_in_K[15]_i_1_n_0\ : STD_LOGIC;
  signal \data_in_K[31]_i_1_n_0\ : STD_LOGIC;
  signal \data_in_K_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_in_K_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_in_K_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_in_K_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_in_K_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_in_K_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_in_K_reg_n_0_[15]\ : STD_LOGIC;
  signal \data_in_K_reg_n_0_[16]\ : STD_LOGIC;
  signal \data_in_K_reg_n_0_[17]\ : STD_LOGIC;
  signal \data_in_K_reg_n_0_[18]\ : STD_LOGIC;
  signal \data_in_K_reg_n_0_[19]\ : STD_LOGIC;
  signal \data_in_K_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_in_K_reg_n_0_[20]\ : STD_LOGIC;
  signal \data_in_K_reg_n_0_[21]\ : STD_LOGIC;
  signal \data_in_K_reg_n_0_[22]\ : STD_LOGIC;
  signal \data_in_K_reg_n_0_[23]\ : STD_LOGIC;
  signal \data_in_K_reg_n_0_[27]\ : STD_LOGIC;
  signal \data_in_K_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_in_K_reg_n_0_[30]\ : STD_LOGIC;
  signal \data_in_K_reg_n_0_[31]\ : STD_LOGIC;
  signal \data_in_K_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_in_K_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_in_K_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_in_K_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_in_K_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_in_K_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_in_K_reg_n_0_[9]\ : STD_LOGIC;
  signal \data_in_L[15]_i_1_n_0\ : STD_LOGIC;
  signal \data_in_L[31]_i_1_n_0\ : STD_LOGIC;
  signal \data_in_L_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_in_L_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_in_L_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_in_L_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_in_L_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_in_L_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_in_L_reg_n_0_[15]\ : STD_LOGIC;
  signal \data_in_L_reg_n_0_[16]\ : STD_LOGIC;
  signal \data_in_L_reg_n_0_[17]\ : STD_LOGIC;
  signal \data_in_L_reg_n_0_[18]\ : STD_LOGIC;
  signal \data_in_L_reg_n_0_[19]\ : STD_LOGIC;
  signal \data_in_L_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_in_L_reg_n_0_[20]\ : STD_LOGIC;
  signal \data_in_L_reg_n_0_[21]\ : STD_LOGIC;
  signal \data_in_L_reg_n_0_[22]\ : STD_LOGIC;
  signal \data_in_L_reg_n_0_[23]\ : STD_LOGIC;
  signal \data_in_L_reg_n_0_[27]\ : STD_LOGIC;
  signal \data_in_L_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_in_L_reg_n_0_[30]\ : STD_LOGIC;
  signal \data_in_L_reg_n_0_[31]\ : STD_LOGIC;
  signal \data_in_L_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_in_L_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_in_L_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_in_L_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_in_L_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_in_L_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_in_L_reg_n_0_[9]\ : STD_LOGIC;
  signal \data_in_M[15]_i_1_n_0\ : STD_LOGIC;
  signal \data_in_M[31]_i_1_n_0\ : STD_LOGIC;
  signal \data_in_M_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_in_M_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_in_M_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_in_M_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_in_M_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_in_M_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_in_M_reg_n_0_[15]\ : STD_LOGIC;
  signal \data_in_M_reg_n_0_[16]\ : STD_LOGIC;
  signal \data_in_M_reg_n_0_[17]\ : STD_LOGIC;
  signal \data_in_M_reg_n_0_[18]\ : STD_LOGIC;
  signal \data_in_M_reg_n_0_[19]\ : STD_LOGIC;
  signal \data_in_M_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_in_M_reg_n_0_[20]\ : STD_LOGIC;
  signal \data_in_M_reg_n_0_[21]\ : STD_LOGIC;
  signal \data_in_M_reg_n_0_[22]\ : STD_LOGIC;
  signal \data_in_M_reg_n_0_[23]\ : STD_LOGIC;
  signal \data_in_M_reg_n_0_[27]\ : STD_LOGIC;
  signal \data_in_M_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_in_M_reg_n_0_[30]\ : STD_LOGIC;
  signal \data_in_M_reg_n_0_[31]\ : STD_LOGIC;
  signal \data_in_M_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_in_M_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_in_M_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_in_M_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_in_M_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_in_M_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_in_M_reg_n_0_[9]\ : STD_LOGIC;
  signal \data_in_N[15]_i_1_n_0\ : STD_LOGIC;
  signal \data_in_N[31]_i_1_n_0\ : STD_LOGIC;
  signal \data_in_N_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_in_N_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_in_N_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_in_N_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_in_N_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_in_N_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_in_N_reg_n_0_[15]\ : STD_LOGIC;
  signal \data_in_N_reg_n_0_[16]\ : STD_LOGIC;
  signal \data_in_N_reg_n_0_[17]\ : STD_LOGIC;
  signal \data_in_N_reg_n_0_[18]\ : STD_LOGIC;
  signal \data_in_N_reg_n_0_[19]\ : STD_LOGIC;
  signal \data_in_N_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_in_N_reg_n_0_[20]\ : STD_LOGIC;
  signal \data_in_N_reg_n_0_[21]\ : STD_LOGIC;
  signal \data_in_N_reg_n_0_[22]\ : STD_LOGIC;
  signal \data_in_N_reg_n_0_[23]\ : STD_LOGIC;
  signal \data_in_N_reg_n_0_[27]\ : STD_LOGIC;
  signal \data_in_N_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_in_N_reg_n_0_[30]\ : STD_LOGIC;
  signal \data_in_N_reg_n_0_[31]\ : STD_LOGIC;
  signal \data_in_N_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_in_N_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_in_N_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_in_N_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_in_N_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_in_N_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_in_N_reg_n_0_[9]\ : STD_LOGIC;
  signal \data_in_O[15]_i_1_n_0\ : STD_LOGIC;
  signal \data_in_O[31]_i_1_n_0\ : STD_LOGIC;
  signal \data_in_O_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_in_O_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_in_O_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_in_O_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_in_O_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_in_O_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_in_O_reg_n_0_[15]\ : STD_LOGIC;
  signal \data_in_O_reg_n_0_[16]\ : STD_LOGIC;
  signal \data_in_O_reg_n_0_[17]\ : STD_LOGIC;
  signal \data_in_O_reg_n_0_[18]\ : STD_LOGIC;
  signal \data_in_O_reg_n_0_[19]\ : STD_LOGIC;
  signal \data_in_O_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_in_O_reg_n_0_[20]\ : STD_LOGIC;
  signal \data_in_O_reg_n_0_[21]\ : STD_LOGIC;
  signal \data_in_O_reg_n_0_[22]\ : STD_LOGIC;
  signal \data_in_O_reg_n_0_[23]\ : STD_LOGIC;
  signal \data_in_O_reg_n_0_[27]\ : STD_LOGIC;
  signal \data_in_O_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_in_O_reg_n_0_[30]\ : STD_LOGIC;
  signal \data_in_O_reg_n_0_[31]\ : STD_LOGIC;
  signal \data_in_O_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_in_O_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_in_O_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_in_O_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_in_O_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_in_O_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_in_O_reg_n_0_[9]\ : STD_LOGIC;
  signal \data_in_P[15]_i_1_n_0\ : STD_LOGIC;
  signal \data_in_P[31]_i_1_n_0\ : STD_LOGIC;
  signal \data_in_P_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_in_P_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_in_P_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_in_P_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_in_P_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_in_P_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_in_P_reg_n_0_[15]\ : STD_LOGIC;
  signal \data_in_P_reg_n_0_[16]\ : STD_LOGIC;
  signal \data_in_P_reg_n_0_[17]\ : STD_LOGIC;
  signal \data_in_P_reg_n_0_[18]\ : STD_LOGIC;
  signal \data_in_P_reg_n_0_[19]\ : STD_LOGIC;
  signal \data_in_P_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_in_P_reg_n_0_[20]\ : STD_LOGIC;
  signal \data_in_P_reg_n_0_[21]\ : STD_LOGIC;
  signal \data_in_P_reg_n_0_[22]\ : STD_LOGIC;
  signal \data_in_P_reg_n_0_[23]\ : STD_LOGIC;
  signal \data_in_P_reg_n_0_[27]\ : STD_LOGIC;
  signal \data_in_P_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_in_P_reg_n_0_[30]\ : STD_LOGIC;
  signal \data_in_P_reg_n_0_[31]\ : STD_LOGIC;
  signal \data_in_P_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_in_P_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_in_P_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_in_P_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_in_P_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_in_P_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_in_P_reg_n_0_[9]\ : STD_LOGIC;
  signal data_out_A : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal data_out_A_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal data_out_B : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal data_out_B_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal data_out_C : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal data_out_C_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal data_out_D : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal data_out_D_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal data_out_E : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal data_out_E_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal data_out_F : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal data_out_F_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal data_out_G : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal data_out_G_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal data_out_H : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal data_out_H_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal data_out_I : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal data_out_I_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal data_out_J : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal data_out_J_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal data_out_K : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal data_out_K_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal data_out_L : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal data_out_L_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal data_out_M : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal data_out_M_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal data_out_N : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal data_out_N_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal data_out_O : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal data_out_O_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal data_out_P : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal data_out_P_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^done\ : STD_LOGIC;
  signal \fifo_data_in_reg_n_0_[0]\ : STD_LOGIC;
  signal \fifo_data_in_reg_n_0_[10]\ : STD_LOGIC;
  signal \fifo_data_in_reg_n_0_[11]\ : STD_LOGIC;
  signal \fifo_data_in_reg_n_0_[12]\ : STD_LOGIC;
  signal \fifo_data_in_reg_n_0_[13]\ : STD_LOGIC;
  signal \fifo_data_in_reg_n_0_[14]\ : STD_LOGIC;
  signal \fifo_data_in_reg_n_0_[15]\ : STD_LOGIC;
  signal \fifo_data_in_reg_n_0_[1]\ : STD_LOGIC;
  signal \fifo_data_in_reg_n_0_[2]\ : STD_LOGIC;
  signal \fifo_data_in_reg_n_0_[3]\ : STD_LOGIC;
  signal \fifo_data_in_reg_n_0_[4]\ : STD_LOGIC;
  signal \fifo_data_in_reg_n_0_[5]\ : STD_LOGIC;
  signal \fifo_data_in_reg_n_0_[6]\ : STD_LOGIC;
  signal \fifo_data_in_reg_n_0_[7]\ : STD_LOGIC;
  signal \fifo_data_in_reg_n_0_[8]\ : STD_LOGIC;
  signal \fifo_data_in_reg_n_0_[9]\ : STD_LOGIC;
  signal \fifo_load_index[0]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_load_index[1]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_load_index[2]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_load_index[3]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_load_index[4]_i_3_n_0\ : STD_LOGIC;
  signal \fifo_load_index_reg_n_0_[0]\ : STD_LOGIC;
  signal \fifo_load_index_reg_n_0_[1]\ : STD_LOGIC;
  signal \fifo_load_index_reg_n_0_[2]\ : STD_LOGIC;
  signal \fifo_load_index_reg_n_0_[3]\ : STD_LOGIC;
  signal \fifo_load_index_reg_n_0_[4]\ : STD_LOGIC;
  signal fifo_write_en : STD_LOGIC;
  signal fifo_write_en_reg_n_0 : STD_LOGIC;
  signal \g0_b0__0_n_0\ : STD_LOGIC;
  signal g0_b0_n_0 : STD_LOGIC;
  signal \g0_b1__0_n_0\ : STD_LOGIC;
  signal g0_b1_n_0 : STD_LOGIC;
  signal \g0_b2__0_n_0\ : STD_LOGIC;
  signal g0_b2_n_0 : STD_LOGIC;
  signal \g0_b3__0_n_0\ : STD_LOGIC;
  signal g0_b3_n_0 : STD_LOGIC;
  signal \g0_b4__0_n_0\ : STD_LOGIC;
  signal g0_b4_n_0 : STD_LOGIC;
  signal \g0_b5__0_n_0\ : STD_LOGIC;
  signal g0_b5_n_0 : STD_LOGIC;
  signal \g0_b6__0_n_0\ : STD_LOGIC;
  signal g0_b6_n_0 : STD_LOGIC;
  signal \g0_b7__0_n_0\ : STD_LOGIC;
  signal g0_b7_n_0 : STD_LOGIC;
  signal in700 : STD_LOGIC;
  signal p_0_in16_in : STD_LOGIC;
  signal srst0 : STD_LOGIC;
  signal start_i_1_n_0 : STD_LOGIC;
  signal start_i_2_n_0 : STD_LOGIC;
  signal start_reg_n_0 : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \state__0_0\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \state__0_1\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \state__0_2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \state__0_3\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \state__0_4\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \state__0_5\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \state__0_6\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal state_latch : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \state_latch[0]_i_1_n_0\ : STD_LOGIC;
  signal \state_latch[1]_i_1_n_0\ : STD_LOGIC;
  signal \state_latch[1]_i_2_n_0\ : STD_LOGIC;
  signal \state_latch[2]_i_1_n_0\ : STD_LOGIC;
  signal \state_latch[3]_i_1_n_0\ : STD_LOGIC;
  signal \state_latch[3]_i_2_n_0\ : STD_LOGIC;
  signal \state_latch[3]_i_3_n_0\ : STD_LOGIC;
  signal \state_latch[4]_i_1_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[0]_i_1_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[0]_i_2_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[10]_i_1_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[10]_i_2_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[10]_i_3_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[10]_i_4_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[10]_i_5_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[11]_i_1_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[11]_i_2_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[11]_i_3_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[11]_i_4_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[12]_i_1_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[12]_i_2_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[12]_i_3_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[12]_i_4_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[12]_i_5_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[12]_i_6_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[12]_i_7_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[12]_i_8_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[12]_i_9_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[13]_i_1_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[13]_i_2_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[13]_i_3_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[13]_i_4_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[13]_i_5_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[13]_i_6_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[13]_i_7_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[14]_i_1_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[14]_i_2_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[14]_i_3_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[14]_i_4_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[15]_i_10_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[15]_i_11_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[15]_i_12_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[15]_i_13_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[15]_i_14_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[15]_i_15_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[15]_i_16_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[15]_i_17_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[15]_i_18_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[15]_i_1_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[15]_i_2_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[15]_i_3_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[15]_i_4_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[15]_i_5_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[15]_i_6_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[15]_i_7_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[15]_i_8_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[15]_i_9_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[1]_i_1_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[1]_i_2_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[1]_i_3_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[1]_i_4_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[2]_i_1_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[2]_i_2_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[2]_i_3_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[3]_i_1_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[3]_i_2_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[3]_i_3_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[3]_i_4_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[4]_i_1_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[4]_i_2_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[4]_i_3_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[4]_i_4_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[5]_i_1_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[5]_i_2_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[5]_i_3_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[5]_i_4_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[5]_i_5_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[5]_i_6_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[6]_i_1_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[6]_i_2_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[6]_i_3_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[7]_i_1_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[7]_i_2_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[7]_i_3_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[7]_i_4_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[8]_i_1_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[8]_i_2_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[8]_i_3_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[8]_i_4_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[8]_i_5_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[9]_i_1_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[9]_i_2_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[9]_i_3_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker[9]_i_4_n_0\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker_reg_n_0_[0]\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker_reg_n_0_[10]\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker_reg_n_0_[11]\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker_reg_n_0_[12]\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker_reg_n_0_[13]\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker_reg_n_0_[14]\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker_reg_n_0_[15]\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker_reg_n_0_[1]\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker_reg_n_0_[2]\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker_reg_n_0_[3]\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker_reg_n_0_[4]\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker_reg_n_0_[5]\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker_reg_n_0_[6]\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker_reg_n_0_[7]\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker_reg_n_0_[8]\ : STD_LOGIC;
  signal \stim_bipulses_per_train_count_tracker_reg_n_0_[9]\ : STD_LOGIC;
  signal \stim_delay_tracker[0]_i_1_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[0]_i_2_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[0]_i_3_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[0]_i_4_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[0]_i_5_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[0]_i_6_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[0]_i_7_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[0]_i_8_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[10]_i_10_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[10]_i_11_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[10]_i_1_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[10]_i_2_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[10]_i_3_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[10]_i_4_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[10]_i_5_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[10]_i_6_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[10]_i_7_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[10]_i_8_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[10]_i_9_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[11]_i_1_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[11]_i_2_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[11]_i_3_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[11]_i_4_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[11]_i_5_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[11]_i_6_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[12]_i_1_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[12]_i_2_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[12]_i_3_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[12]_i_4_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[12]_i_5_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[13]_i_1_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[13]_i_2_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[13]_i_3_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[13]_i_4_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[13]_i_5_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[14]_i_1_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[14]_i_2_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[14]_i_3_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[14]_i_4_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[14]_i_5_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[15]_i_10_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[15]_i_11_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[15]_i_12_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[15]_i_1_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[15]_i_2_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[15]_i_3_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[15]_i_4_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[15]_i_5_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[15]_i_6_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[15]_i_7_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[15]_i_8_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[15]_i_9_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[1]_i_1_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[1]_i_2_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[1]_i_3_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[1]_i_4_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[1]_i_5_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[1]_i_6_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[2]_i_1_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[2]_i_2_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[2]_i_3_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[2]_i_4_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[2]_i_5_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[2]_i_6_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[3]_i_1_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[3]_i_2_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[3]_i_3_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[3]_i_4_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[3]_i_5_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[4]_i_1_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[4]_i_2_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[4]_i_3_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[4]_i_4_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[4]_i_5_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[4]_i_6_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[5]_i_1_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[5]_i_2_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[5]_i_3_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[5]_i_4_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[5]_i_5_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[6]_i_1_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[6]_i_2_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[6]_i_3_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[6]_i_4_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[6]_i_5_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[6]_i_6_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[6]_i_7_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[6]_i_8_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[7]_i_1_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[7]_i_2_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[7]_i_3_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[7]_i_4_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[7]_i_5_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[7]_i_6_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[8]_i_1_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[8]_i_2_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[8]_i_3_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[8]_i_4_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[8]_i_5_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[9]_i_1_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[9]_i_2_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[9]_i_3_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[9]_i_4_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker[9]_i_5_n_0\ : STD_LOGIC;
  signal \stim_delay_tracker_reg_n_0_[0]\ : STD_LOGIC;
  signal \stim_delay_tracker_reg_n_0_[10]\ : STD_LOGIC;
  signal \stim_delay_tracker_reg_n_0_[11]\ : STD_LOGIC;
  signal \stim_delay_tracker_reg_n_0_[12]\ : STD_LOGIC;
  signal \stim_delay_tracker_reg_n_0_[13]\ : STD_LOGIC;
  signal \stim_delay_tracker_reg_n_0_[14]\ : STD_LOGIC;
  signal \stim_delay_tracker_reg_n_0_[15]\ : STD_LOGIC;
  signal \stim_delay_tracker_reg_n_0_[1]\ : STD_LOGIC;
  signal \stim_delay_tracker_reg_n_0_[2]\ : STD_LOGIC;
  signal \stim_delay_tracker_reg_n_0_[3]\ : STD_LOGIC;
  signal \stim_delay_tracker_reg_n_0_[4]\ : STD_LOGIC;
  signal \stim_delay_tracker_reg_n_0_[5]\ : STD_LOGIC;
  signal \stim_delay_tracker_reg_n_0_[6]\ : STD_LOGIC;
  signal \stim_delay_tracker_reg_n_0_[7]\ : STD_LOGIC;
  signal \stim_delay_tracker_reg_n_0_[8]\ : STD_LOGIC;
  signal \stim_delay_tracker_reg_n_0_[9]\ : STD_LOGIC;
  signal \^stim_finite_mode_done\ : STD_LOGIC;
  signal stim_finite_mode_done_i_10_n_0 : STD_LOGIC;
  signal stim_finite_mode_done_i_11_n_0 : STD_LOGIC;
  signal stim_finite_mode_done_i_12_n_0 : STD_LOGIC;
  signal stim_finite_mode_done_i_13_n_0 : STD_LOGIC;
  signal stim_finite_mode_done_i_14_n_0 : STD_LOGIC;
  signal stim_finite_mode_done_i_15_n_0 : STD_LOGIC;
  signal stim_finite_mode_done_i_16_n_0 : STD_LOGIC;
  signal stim_finite_mode_done_i_17_n_0 : STD_LOGIC;
  signal stim_finite_mode_done_i_18_n_0 : STD_LOGIC;
  signal stim_finite_mode_done_i_19_n_0 : STD_LOGIC;
  signal stim_finite_mode_done_i_1_n_0 : STD_LOGIC;
  signal stim_finite_mode_done_i_20_n_0 : STD_LOGIC;
  signal stim_finite_mode_done_i_21_n_0 : STD_LOGIC;
  signal stim_finite_mode_done_i_22_n_0 : STD_LOGIC;
  signal stim_finite_mode_done_i_23_n_0 : STD_LOGIC;
  signal stim_finite_mode_done_i_24_n_0 : STD_LOGIC;
  signal stim_finite_mode_done_i_25_n_0 : STD_LOGIC;
  signal stim_finite_mode_done_i_26_n_0 : STD_LOGIC;
  signal stim_finite_mode_done_i_27_n_0 : STD_LOGIC;
  signal stim_finite_mode_done_i_28_n_0 : STD_LOGIC;
  signal stim_finite_mode_done_i_2_n_0 : STD_LOGIC;
  signal stim_finite_mode_done_i_3_n_0 : STD_LOGIC;
  signal stim_finite_mode_done_i_4_n_0 : STD_LOGIC;
  signal stim_finite_mode_done_i_5_n_0 : STD_LOGIC;
  signal stim_finite_mode_done_i_6_n_0 : STD_LOGIC;
  signal stim_finite_mode_done_i_7_n_0 : STD_LOGIC;
  signal stim_finite_mode_done_i_8_n_0 : STD_LOGIC;
  signal stim_finite_mode_done_i_9_n_0 : STD_LOGIC;
  signal stim_infinite_mode_i_1_n_0 : STD_LOGIC;
  signal stim_infinite_mode_i_2_n_0 : STD_LOGIC;
  signal stim_infinite_mode_i_3_n_0 : STD_LOGIC;
  signal stim_infinite_mode_reg_n_0 : STD_LOGIC;
  signal \stim_train_count_tracker[0]_i_1_n_0\ : STD_LOGIC;
  signal \stim_train_count_tracker[0]_i_2_n_0\ : STD_LOGIC;
  signal \stim_train_count_tracker[0]_i_3_n_0\ : STD_LOGIC;
  signal \stim_train_count_tracker[0]_i_4_n_0\ : STD_LOGIC;
  signal \stim_train_count_tracker[10]_i_1_n_0\ : STD_LOGIC;
  signal \stim_train_count_tracker[10]_i_2_n_0\ : STD_LOGIC;
  signal \stim_train_count_tracker[10]_i_3_n_0\ : STD_LOGIC;
  signal \stim_train_count_tracker[10]_i_4_n_0\ : STD_LOGIC;
  signal \stim_train_count_tracker[11]_i_1_n_0\ : STD_LOGIC;
  signal \stim_train_count_tracker[11]_i_2_n_0\ : STD_LOGIC;
  signal \stim_train_count_tracker[12]_i_1_n_0\ : STD_LOGIC;
  signal \stim_train_count_tracker[12]_i_2_n_0\ : STD_LOGIC;
  signal \stim_train_count_tracker[13]_i_1_n_0\ : STD_LOGIC;
  signal \stim_train_count_tracker[13]_i_2_n_0\ : STD_LOGIC;
  signal \stim_train_count_tracker[13]_i_3_n_0\ : STD_LOGIC;
  signal \stim_train_count_tracker[13]_i_4_n_0\ : STD_LOGIC;
  signal \stim_train_count_tracker[13]_i_5_n_0\ : STD_LOGIC;
  signal \stim_train_count_tracker[14]_i_1_n_0\ : STD_LOGIC;
  signal \stim_train_count_tracker[14]_i_2_n_0\ : STD_LOGIC;
  signal \stim_train_count_tracker[14]_i_3_n_0\ : STD_LOGIC;
  signal \stim_train_count_tracker[14]_i_4_n_0\ : STD_LOGIC;
  signal \stim_train_count_tracker[14]_i_5_n_0\ : STD_LOGIC;
  signal \stim_train_count_tracker[14]_i_6_n_0\ : STD_LOGIC;
  signal \stim_train_count_tracker[14]_i_7_n_0\ : STD_LOGIC;
  signal \stim_train_count_tracker[15]_i_1_n_0\ : STD_LOGIC;
  signal \stim_train_count_tracker[15]_i_2_n_0\ : STD_LOGIC;
  signal \stim_train_count_tracker[15]_i_3_n_0\ : STD_LOGIC;
  signal \stim_train_count_tracker[15]_i_4_n_0\ : STD_LOGIC;
  signal \stim_train_count_tracker[15]_i_5_n_0\ : STD_LOGIC;
  signal \stim_train_count_tracker[15]_i_6_n_0\ : STD_LOGIC;
  signal \stim_train_count_tracker[15]_i_7_n_0\ : STD_LOGIC;
  signal \stim_train_count_tracker[15]_i_8_n_0\ : STD_LOGIC;
  signal \stim_train_count_tracker[15]_i_9_n_0\ : STD_LOGIC;
  signal \stim_train_count_tracker[1]_i_1_n_0\ : STD_LOGIC;
  signal \stim_train_count_tracker[1]_i_2_n_0\ : STD_LOGIC;
  signal \stim_train_count_tracker[1]_i_3_n_0\ : STD_LOGIC;
  signal \stim_train_count_tracker[1]_i_4_n_0\ : STD_LOGIC;
  signal \stim_train_count_tracker[1]_i_5_n_0\ : STD_LOGIC;
  signal \stim_train_count_tracker[1]_i_6_n_0\ : STD_LOGIC;
  signal \stim_train_count_tracker[1]_i_7_n_0\ : STD_LOGIC;
  signal \stim_train_count_tracker[1]_i_8_n_0\ : STD_LOGIC;
  signal \stim_train_count_tracker[2]_i_1_n_0\ : STD_LOGIC;
  signal \stim_train_count_tracker[2]_i_2_n_0\ : STD_LOGIC;
  signal \stim_train_count_tracker[2]_i_3_n_0\ : STD_LOGIC;
  signal \stim_train_count_tracker[2]_i_4_n_0\ : STD_LOGIC;
  signal \stim_train_count_tracker[3]_i_1_n_0\ : STD_LOGIC;
  signal \stim_train_count_tracker[3]_i_2_n_0\ : STD_LOGIC;
  signal \stim_train_count_tracker[3]_i_3_n_0\ : STD_LOGIC;
  signal \stim_train_count_tracker[4]_i_1_n_0\ : STD_LOGIC;
  signal \stim_train_count_tracker[4]_i_2_n_0\ : STD_LOGIC;
  signal \stim_train_count_tracker[4]_i_3_n_0\ : STD_LOGIC;
  signal \stim_train_count_tracker[4]_i_4_n_0\ : STD_LOGIC;
  signal \stim_train_count_tracker[4]_i_5_n_0\ : STD_LOGIC;
  signal \stim_train_count_tracker[5]_i_1_n_0\ : STD_LOGIC;
  signal \stim_train_count_tracker[5]_i_2_n_0\ : STD_LOGIC;
  signal \stim_train_count_tracker[6]_i_1_n_0\ : STD_LOGIC;
  signal \stim_train_count_tracker[6]_i_2_n_0\ : STD_LOGIC;
  signal \stim_train_count_tracker[6]_i_3_n_0\ : STD_LOGIC;
  signal \stim_train_count_tracker[6]_i_4_n_0\ : STD_LOGIC;
  signal \stim_train_count_tracker[6]_i_5_n_0\ : STD_LOGIC;
  signal \stim_train_count_tracker[7]_i_1_n_0\ : STD_LOGIC;
  signal \stim_train_count_tracker[7]_i_2_n_0\ : STD_LOGIC;
  signal \stim_train_count_tracker[7]_i_3_n_0\ : STD_LOGIC;
  signal \stim_train_count_tracker[8]_i_1_n_0\ : STD_LOGIC;
  signal \stim_train_count_tracker[8]_i_2_n_0\ : STD_LOGIC;
  signal \stim_train_count_tracker[8]_i_3_n_0\ : STD_LOGIC;
  signal \stim_train_count_tracker[8]_i_4_n_0\ : STD_LOGIC;
  signal \stim_train_count_tracker[9]_i_1_n_0\ : STD_LOGIC;
  signal \stim_train_count_tracker[9]_i_2_n_0\ : STD_LOGIC;
  signal \stim_train_count_tracker[9]_i_3_n_0\ : STD_LOGIC;
  signal \stim_train_count_tracker_reg_n_0_[0]\ : STD_LOGIC;
  signal \stim_train_count_tracker_reg_n_0_[10]\ : STD_LOGIC;
  signal \stim_train_count_tracker_reg_n_0_[11]\ : STD_LOGIC;
  signal \stim_train_count_tracker_reg_n_0_[12]\ : STD_LOGIC;
  signal \stim_train_count_tracker_reg_n_0_[13]\ : STD_LOGIC;
  signal \stim_train_count_tracker_reg_n_0_[14]\ : STD_LOGIC;
  signal \stim_train_count_tracker_reg_n_0_[15]\ : STD_LOGIC;
  signal \stim_train_count_tracker_reg_n_0_[1]\ : STD_LOGIC;
  signal \stim_train_count_tracker_reg_n_0_[2]\ : STD_LOGIC;
  signal \stim_train_count_tracker_reg_n_0_[3]\ : STD_LOGIC;
  signal \stim_train_count_tracker_reg_n_0_[4]\ : STD_LOGIC;
  signal \stim_train_count_tracker_reg_n_0_[5]\ : STD_LOGIC;
  signal \stim_train_count_tracker_reg_n_0_[6]\ : STD_LOGIC;
  signal \stim_train_count_tracker_reg_n_0_[7]\ : STD_LOGIC;
  signal \stim_train_count_tracker_reg_n_0_[8]\ : STD_LOGIC;
  signal \stim_train_count_tracker_reg_n_0_[9]\ : STD_LOGIC;
  signal \stim_waveform_data_out[0]_i_1_n_0\ : STD_LOGIC;
  signal \stim_waveform_data_out[1]_i_2_n_0\ : STD_LOGIC;
  signal \stimulation_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \stimulation_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \stimulation_state[0]_i_3_n_0\ : STD_LOGIC;
  signal \stimulation_state[0]_i_4_n_0\ : STD_LOGIC;
  signal \stimulation_state[0]_i_5_n_0\ : STD_LOGIC;
  signal \stimulation_state[0]_i_6_n_0\ : STD_LOGIC;
  signal \stimulation_state[0]_i_7_n_0\ : STD_LOGIC;
  signal \stimulation_state[0]_i_8_n_0\ : STD_LOGIC;
  signal \stimulation_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \stimulation_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \stimulation_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \stimulation_state[1]_i_4_n_0\ : STD_LOGIC;
  signal \stimulation_state[1]_i_5_n_0\ : STD_LOGIC;
  signal \stimulation_state[1]_i_6_n_0\ : STD_LOGIC;
  signal \stimulation_state[1]_i_7_n_0\ : STD_LOGIC;
  signal \stimulation_state[1]_i_8_n_0\ : STD_LOGIC;
  signal \stimulation_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \stimulation_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \stimulation_state[2]_i_3_n_0\ : STD_LOGIC;
  signal \stimulation_state[2]_i_4_n_0\ : STD_LOGIC;
  signal \stimulation_state[2]_i_5_n_0\ : STD_LOGIC;
  signal \stimulation_state[2]_i_6_n_0\ : STD_LOGIC;
  signal \stimulation_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \stimulation_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \stimulation_state[3]_i_3_n_0\ : STD_LOGIC;
  signal \stimulation_state[3]_i_4_n_0\ : STD_LOGIC;
  signal \stimulation_state[3]_i_5_n_0\ : STD_LOGIC;
  signal \stimulation_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \stimulation_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \stimulation_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \stimulation_state_reg_n_0_[3]\ : STD_LOGIC;
  signal wr_en0 : STD_LOGIC;
  signal \write_register_address[0]_i_10_n_0\ : STD_LOGIC;
  signal \write_register_address[0]_i_11_n_0\ : STD_LOGIC;
  signal \write_register_address[0]_i_12_n_0\ : STD_LOGIC;
  signal \write_register_address[0]_i_13_n_0\ : STD_LOGIC;
  signal \write_register_address[0]_i_14_n_0\ : STD_LOGIC;
  signal \write_register_address[0]_i_15_n_0\ : STD_LOGIC;
  signal \write_register_address[0]_i_16_n_0\ : STD_LOGIC;
  signal \write_register_address[0]_i_17_n_0\ : STD_LOGIC;
  signal \write_register_address[0]_i_18_n_0\ : STD_LOGIC;
  signal \write_register_address[0]_i_19_n_0\ : STD_LOGIC;
  signal \write_register_address[0]_i_1_n_0\ : STD_LOGIC;
  signal \write_register_address[0]_i_20_n_0\ : STD_LOGIC;
  signal \write_register_address[0]_i_21_n_0\ : STD_LOGIC;
  signal \write_register_address[0]_i_22_n_0\ : STD_LOGIC;
  signal \write_register_address[0]_i_23_n_0\ : STD_LOGIC;
  signal \write_register_address[0]_i_24_n_0\ : STD_LOGIC;
  signal \write_register_address[0]_i_25_n_0\ : STD_LOGIC;
  signal \write_register_address[0]_i_26_n_0\ : STD_LOGIC;
  signal \write_register_address[0]_i_27_n_0\ : STD_LOGIC;
  signal \write_register_address[0]_i_28_n_0\ : STD_LOGIC;
  signal \write_register_address[0]_i_29_n_0\ : STD_LOGIC;
  signal \write_register_address[0]_i_2_n_0\ : STD_LOGIC;
  signal \write_register_address[0]_i_30_n_0\ : STD_LOGIC;
  signal \write_register_address[0]_i_3_n_0\ : STD_LOGIC;
  signal \write_register_address[0]_i_4_n_0\ : STD_LOGIC;
  signal \write_register_address[0]_i_5_n_0\ : STD_LOGIC;
  signal \write_register_address[0]_i_6_n_0\ : STD_LOGIC;
  signal \write_register_address[0]_i_7_n_0\ : STD_LOGIC;
  signal \write_register_address[0]_i_8_n_0\ : STD_LOGIC;
  signal \write_register_address[0]_i_9_n_0\ : STD_LOGIC;
  signal \write_register_address[1]_i_10_n_0\ : STD_LOGIC;
  signal \write_register_address[1]_i_11_n_0\ : STD_LOGIC;
  signal \write_register_address[1]_i_12_n_0\ : STD_LOGIC;
  signal \write_register_address[1]_i_13_n_0\ : STD_LOGIC;
  signal \write_register_address[1]_i_14_n_0\ : STD_LOGIC;
  signal \write_register_address[1]_i_15_n_0\ : STD_LOGIC;
  signal \write_register_address[1]_i_16_n_0\ : STD_LOGIC;
  signal \write_register_address[1]_i_17_n_0\ : STD_LOGIC;
  signal \write_register_address[1]_i_18_n_0\ : STD_LOGIC;
  signal \write_register_address[1]_i_19_n_0\ : STD_LOGIC;
  signal \write_register_address[1]_i_1_n_0\ : STD_LOGIC;
  signal \write_register_address[1]_i_20_n_0\ : STD_LOGIC;
  signal \write_register_address[1]_i_21_n_0\ : STD_LOGIC;
  signal \write_register_address[1]_i_22_n_0\ : STD_LOGIC;
  signal \write_register_address[1]_i_23_n_0\ : STD_LOGIC;
  signal \write_register_address[1]_i_24_n_0\ : STD_LOGIC;
  signal \write_register_address[1]_i_25_n_0\ : STD_LOGIC;
  signal \write_register_address[1]_i_26_n_0\ : STD_LOGIC;
  signal \write_register_address[1]_i_27_n_0\ : STD_LOGIC;
  signal \write_register_address[1]_i_28_n_0\ : STD_LOGIC;
  signal \write_register_address[1]_i_29_n_0\ : STD_LOGIC;
  signal \write_register_address[1]_i_2_n_0\ : STD_LOGIC;
  signal \write_register_address[1]_i_30_n_0\ : STD_LOGIC;
  signal \write_register_address[1]_i_31_n_0\ : STD_LOGIC;
  signal \write_register_address[1]_i_32_n_0\ : STD_LOGIC;
  signal \write_register_address[1]_i_33_n_0\ : STD_LOGIC;
  signal \write_register_address[1]_i_34_n_0\ : STD_LOGIC;
  signal \write_register_address[1]_i_35_n_0\ : STD_LOGIC;
  signal \write_register_address[1]_i_36_n_0\ : STD_LOGIC;
  signal \write_register_address[1]_i_37_n_0\ : STD_LOGIC;
  signal \write_register_address[1]_i_3_n_0\ : STD_LOGIC;
  signal \write_register_address[1]_i_4_n_0\ : STD_LOGIC;
  signal \write_register_address[1]_i_5_n_0\ : STD_LOGIC;
  signal \write_register_address[1]_i_6_n_0\ : STD_LOGIC;
  signal \write_register_address[1]_i_7_n_0\ : STD_LOGIC;
  signal \write_register_address[1]_i_8_n_0\ : STD_LOGIC;
  signal \write_register_address[1]_i_9_n_0\ : STD_LOGIC;
  signal \write_register_address[2]_i_10_n_0\ : STD_LOGIC;
  signal \write_register_address[2]_i_11_n_0\ : STD_LOGIC;
  signal \write_register_address[2]_i_12_n_0\ : STD_LOGIC;
  signal \write_register_address[2]_i_13_n_0\ : STD_LOGIC;
  signal \write_register_address[2]_i_14_n_0\ : STD_LOGIC;
  signal \write_register_address[2]_i_15_n_0\ : STD_LOGIC;
  signal \write_register_address[2]_i_16_n_0\ : STD_LOGIC;
  signal \write_register_address[2]_i_17_n_0\ : STD_LOGIC;
  signal \write_register_address[2]_i_18_n_0\ : STD_LOGIC;
  signal \write_register_address[2]_i_19_n_0\ : STD_LOGIC;
  signal \write_register_address[2]_i_1_n_0\ : STD_LOGIC;
  signal \write_register_address[2]_i_20_n_0\ : STD_LOGIC;
  signal \write_register_address[2]_i_21_n_0\ : STD_LOGIC;
  signal \write_register_address[2]_i_22_n_0\ : STD_LOGIC;
  signal \write_register_address[2]_i_23_n_0\ : STD_LOGIC;
  signal \write_register_address[2]_i_24_n_0\ : STD_LOGIC;
  signal \write_register_address[2]_i_2_n_0\ : STD_LOGIC;
  signal \write_register_address[2]_i_3_n_0\ : STD_LOGIC;
  signal \write_register_address[2]_i_4_n_0\ : STD_LOGIC;
  signal \write_register_address[2]_i_5_n_0\ : STD_LOGIC;
  signal \write_register_address[2]_i_6_n_0\ : STD_LOGIC;
  signal \write_register_address[2]_i_7_n_0\ : STD_LOGIC;
  signal \write_register_address[2]_i_8_n_0\ : STD_LOGIC;
  signal \write_register_address[2]_i_9_n_0\ : STD_LOGIC;
  signal \write_register_address[3]_i_10_n_0\ : STD_LOGIC;
  signal \write_register_address[3]_i_11_n_0\ : STD_LOGIC;
  signal \write_register_address[3]_i_12_n_0\ : STD_LOGIC;
  signal \write_register_address[3]_i_13_n_0\ : STD_LOGIC;
  signal \write_register_address[3]_i_14_n_0\ : STD_LOGIC;
  signal \write_register_address[3]_i_15_n_0\ : STD_LOGIC;
  signal \write_register_address[3]_i_16_n_0\ : STD_LOGIC;
  signal \write_register_address[3]_i_17_n_0\ : STD_LOGIC;
  signal \write_register_address[3]_i_18_n_0\ : STD_LOGIC;
  signal \write_register_address[3]_i_19_n_0\ : STD_LOGIC;
  signal \write_register_address[3]_i_1_n_0\ : STD_LOGIC;
  signal \write_register_address[3]_i_20_n_0\ : STD_LOGIC;
  signal \write_register_address[3]_i_21_n_0\ : STD_LOGIC;
  signal \write_register_address[3]_i_22_n_0\ : STD_LOGIC;
  signal \write_register_address[3]_i_2_n_0\ : STD_LOGIC;
  signal \write_register_address[3]_i_3_n_0\ : STD_LOGIC;
  signal \write_register_address[3]_i_4_n_0\ : STD_LOGIC;
  signal \write_register_address[3]_i_5_n_0\ : STD_LOGIC;
  signal \write_register_address[3]_i_6_n_0\ : STD_LOGIC;
  signal \write_register_address[3]_i_7_n_0\ : STD_LOGIC;
  signal \write_register_address[3]_i_8_n_0\ : STD_LOGIC;
  signal \write_register_address[3]_i_9_n_0\ : STD_LOGIC;
  signal \write_register_address[4]_i_1_n_0\ : STD_LOGIC;
  signal \write_register_address[4]_i_2_n_0\ : STD_LOGIC;
  signal \write_register_address[4]_i_3_n_0\ : STD_LOGIC;
  signal \write_register_address[4]_i_4_n_0\ : STD_LOGIC;
  signal \write_register_address[4]_i_5_n_0\ : STD_LOGIC;
  signal \write_register_address[4]_i_6_n_0\ : STD_LOGIC;
  signal \write_register_address[4]_i_7_n_0\ : STD_LOGIC;
  signal \write_register_address[4]_i_8_n_0\ : STD_LOGIC;
  signal \write_register_address[5]_i_10_n_0\ : STD_LOGIC;
  signal \write_register_address[5]_i_11_n_0\ : STD_LOGIC;
  signal \write_register_address[5]_i_12_n_0\ : STD_LOGIC;
  signal \write_register_address[5]_i_13_n_0\ : STD_LOGIC;
  signal \write_register_address[5]_i_14_n_0\ : STD_LOGIC;
  signal \write_register_address[5]_i_15_n_0\ : STD_LOGIC;
  signal \write_register_address[5]_i_16_n_0\ : STD_LOGIC;
  signal \write_register_address[5]_i_17_n_0\ : STD_LOGIC;
  signal \write_register_address[5]_i_18_n_0\ : STD_LOGIC;
  signal \write_register_address[5]_i_19_n_0\ : STD_LOGIC;
  signal \write_register_address[5]_i_1_n_0\ : STD_LOGIC;
  signal \write_register_address[5]_i_20_n_0\ : STD_LOGIC;
  signal \write_register_address[5]_i_21_n_0\ : STD_LOGIC;
  signal \write_register_address[5]_i_22_n_0\ : STD_LOGIC;
  signal \write_register_address[5]_i_23_n_0\ : STD_LOGIC;
  signal \write_register_address[5]_i_2_n_0\ : STD_LOGIC;
  signal \write_register_address[5]_i_3_n_0\ : STD_LOGIC;
  signal \write_register_address[5]_i_4_n_0\ : STD_LOGIC;
  signal \write_register_address[5]_i_5_n_0\ : STD_LOGIC;
  signal \write_register_address[5]_i_6_n_0\ : STD_LOGIC;
  signal \write_register_address[5]_i_7_n_0\ : STD_LOGIC;
  signal \write_register_address[5]_i_8_n_0\ : STD_LOGIC;
  signal \write_register_address[5]_i_9_n_0\ : STD_LOGIC;
  signal \write_register_address[6]_i_10_n_0\ : STD_LOGIC;
  signal \write_register_address[6]_i_11_n_0\ : STD_LOGIC;
  signal \write_register_address[6]_i_12_n_0\ : STD_LOGIC;
  signal \write_register_address[6]_i_13_n_0\ : STD_LOGIC;
  signal \write_register_address[6]_i_1_n_0\ : STD_LOGIC;
  signal \write_register_address[6]_i_2_n_0\ : STD_LOGIC;
  signal \write_register_address[6]_i_3_n_0\ : STD_LOGIC;
  signal \write_register_address[6]_i_4_n_0\ : STD_LOGIC;
  signal \write_register_address[6]_i_5_n_0\ : STD_LOGIC;
  signal \write_register_address[6]_i_6_n_0\ : STD_LOGIC;
  signal \write_register_address[6]_i_7_n_0\ : STD_LOGIC;
  signal \write_register_address[6]_i_8_n_0\ : STD_LOGIC;
  signal \write_register_address[6]_i_9_n_0\ : STD_LOGIC;
  signal \write_register_address_reg_n_0_[0]\ : STD_LOGIC;
  signal \write_register_address_reg_n_0_[1]\ : STD_LOGIC;
  signal \write_register_address_reg_n_0_[2]\ : STD_LOGIC;
  signal \write_register_address_reg_n_0_[3]\ : STD_LOGIC;
  signal \write_register_address_reg_n_0_[4]\ : STD_LOGIC;
  signal \write_register_address_reg_n_0_[5]\ : STD_LOGIC;
  signal \write_register_address_reg_n_0_[6]\ : STD_LOGIC;
  signal \write_register_data[0]_i_1_n_0\ : STD_LOGIC;
  signal \write_register_data[0]_i_2_n_0\ : STD_LOGIC;
  signal \write_register_data[0]_i_3_n_0\ : STD_LOGIC;
  signal \write_register_data[0]_i_4_n_0\ : STD_LOGIC;
  signal \write_register_data[0]_i_5_n_0\ : STD_LOGIC;
  signal \write_register_data[0]_i_6_n_0\ : STD_LOGIC;
  signal \write_register_data[0]_i_7_n_0\ : STD_LOGIC;
  signal \write_register_data[10]_i_1_n_0\ : STD_LOGIC;
  signal \write_register_data[10]_i_2_n_0\ : STD_LOGIC;
  signal \write_register_data[10]_i_3_n_0\ : STD_LOGIC;
  signal \write_register_data[10]_i_4_n_0\ : STD_LOGIC;
  signal \write_register_data[10]_i_5_n_0\ : STD_LOGIC;
  signal \write_register_data[10]_i_6_n_0\ : STD_LOGIC;
  signal \write_register_data[10]_i_7_n_0\ : STD_LOGIC;
  signal \write_register_data[10]_i_8_n_0\ : STD_LOGIC;
  signal \write_register_data[10]_i_9_n_0\ : STD_LOGIC;
  signal \write_register_data[11]_i_10_n_0\ : STD_LOGIC;
  signal \write_register_data[11]_i_11_n_0\ : STD_LOGIC;
  signal \write_register_data[11]_i_12_n_0\ : STD_LOGIC;
  signal \write_register_data[11]_i_13_n_0\ : STD_LOGIC;
  signal \write_register_data[11]_i_14_n_0\ : STD_LOGIC;
  signal \write_register_data[11]_i_15_n_0\ : STD_LOGIC;
  signal \write_register_data[11]_i_16_n_0\ : STD_LOGIC;
  signal \write_register_data[11]_i_17_n_0\ : STD_LOGIC;
  signal \write_register_data[11]_i_1_n_0\ : STD_LOGIC;
  signal \write_register_data[11]_i_2_n_0\ : STD_LOGIC;
  signal \write_register_data[11]_i_3_n_0\ : STD_LOGIC;
  signal \write_register_data[11]_i_4_n_0\ : STD_LOGIC;
  signal \write_register_data[11]_i_5_n_0\ : STD_LOGIC;
  signal \write_register_data[11]_i_6_n_0\ : STD_LOGIC;
  signal \write_register_data[11]_i_7_n_0\ : STD_LOGIC;
  signal \write_register_data[11]_i_8_n_0\ : STD_LOGIC;
  signal \write_register_data[11]_i_9_n_0\ : STD_LOGIC;
  signal \write_register_data[12]_i_1_n_0\ : STD_LOGIC;
  signal \write_register_data[12]_i_2_n_0\ : STD_LOGIC;
  signal \write_register_data[12]_i_3_n_0\ : STD_LOGIC;
  signal \write_register_data[12]_i_4_n_0\ : STD_LOGIC;
  signal \write_register_data[12]_i_5_n_0\ : STD_LOGIC;
  signal \write_register_data[12]_i_6_n_0\ : STD_LOGIC;
  signal \write_register_data[12]_i_7_n_0\ : STD_LOGIC;
  signal \write_register_data[12]_i_8_n_0\ : STD_LOGIC;
  signal \write_register_data[12]_i_9_n_0\ : STD_LOGIC;
  signal \write_register_data[13]_i_1_n_0\ : STD_LOGIC;
  signal \write_register_data[13]_i_2_n_0\ : STD_LOGIC;
  signal \write_register_data[13]_i_3_n_0\ : STD_LOGIC;
  signal \write_register_data[13]_i_4_n_0\ : STD_LOGIC;
  signal \write_register_data[13]_i_5_n_0\ : STD_LOGIC;
  signal \write_register_data[13]_i_6_n_0\ : STD_LOGIC;
  signal \write_register_data[13]_i_7_n_0\ : STD_LOGIC;
  signal \write_register_data[13]_i_8_n_0\ : STD_LOGIC;
  signal \write_register_data[14]_i_10_n_0\ : STD_LOGIC;
  signal \write_register_data[14]_i_11_n_0\ : STD_LOGIC;
  signal \write_register_data[14]_i_1_n_0\ : STD_LOGIC;
  signal \write_register_data[14]_i_2_n_0\ : STD_LOGIC;
  signal \write_register_data[14]_i_3_n_0\ : STD_LOGIC;
  signal \write_register_data[14]_i_4_n_0\ : STD_LOGIC;
  signal \write_register_data[14]_i_5_n_0\ : STD_LOGIC;
  signal \write_register_data[14]_i_6_n_0\ : STD_LOGIC;
  signal \write_register_data[14]_i_7_n_0\ : STD_LOGIC;
  signal \write_register_data[14]_i_8_n_0\ : STD_LOGIC;
  signal \write_register_data[14]_i_9_n_0\ : STD_LOGIC;
  signal \write_register_data[15]_i_1_n_0\ : STD_LOGIC;
  signal \write_register_data[15]_i_2_n_0\ : STD_LOGIC;
  signal \write_register_data[15]_i_3_n_0\ : STD_LOGIC;
  signal \write_register_data[15]_i_4_n_0\ : STD_LOGIC;
  signal \write_register_data[15]_i_5_n_0\ : STD_LOGIC;
  signal \write_register_data[15]_i_6_n_0\ : STD_LOGIC;
  signal \write_register_data[15]_i_7_n_0\ : STD_LOGIC;
  signal \write_register_data[15]_i_8_n_0\ : STD_LOGIC;
  signal \write_register_data[15]_i_9_n_0\ : STD_LOGIC;
  signal \write_register_data[1]_i_10_n_0\ : STD_LOGIC;
  signal \write_register_data[1]_i_1_n_0\ : STD_LOGIC;
  signal \write_register_data[1]_i_2_n_0\ : STD_LOGIC;
  signal \write_register_data[1]_i_3_n_0\ : STD_LOGIC;
  signal \write_register_data[1]_i_4_n_0\ : STD_LOGIC;
  signal \write_register_data[1]_i_5_n_0\ : STD_LOGIC;
  signal \write_register_data[1]_i_6_n_0\ : STD_LOGIC;
  signal \write_register_data[1]_i_7_n_0\ : STD_LOGIC;
  signal \write_register_data[1]_i_8_n_0\ : STD_LOGIC;
  signal \write_register_data[1]_i_9_n_0\ : STD_LOGIC;
  signal \write_register_data[2]_i_10_n_0\ : STD_LOGIC;
  signal \write_register_data[2]_i_11_n_0\ : STD_LOGIC;
  signal \write_register_data[2]_i_1_n_0\ : STD_LOGIC;
  signal \write_register_data[2]_i_2_n_0\ : STD_LOGIC;
  signal \write_register_data[2]_i_3_n_0\ : STD_LOGIC;
  signal \write_register_data[2]_i_4_n_0\ : STD_LOGIC;
  signal \write_register_data[2]_i_5_n_0\ : STD_LOGIC;
  signal \write_register_data[2]_i_6_n_0\ : STD_LOGIC;
  signal \write_register_data[2]_i_7_n_0\ : STD_LOGIC;
  signal \write_register_data[2]_i_8_n_0\ : STD_LOGIC;
  signal \write_register_data[2]_i_9_n_0\ : STD_LOGIC;
  signal \write_register_data[3]_i_10_n_0\ : STD_LOGIC;
  signal \write_register_data[3]_i_11_n_0\ : STD_LOGIC;
  signal \write_register_data[3]_i_1_n_0\ : STD_LOGIC;
  signal \write_register_data[3]_i_2_n_0\ : STD_LOGIC;
  signal \write_register_data[3]_i_3_n_0\ : STD_LOGIC;
  signal \write_register_data[3]_i_4_n_0\ : STD_LOGIC;
  signal \write_register_data[3]_i_5_n_0\ : STD_LOGIC;
  signal \write_register_data[3]_i_6_n_0\ : STD_LOGIC;
  signal \write_register_data[3]_i_7_n_0\ : STD_LOGIC;
  signal \write_register_data[3]_i_8_n_0\ : STD_LOGIC;
  signal \write_register_data[3]_i_9_n_0\ : STD_LOGIC;
  signal \write_register_data[4]_i_10_n_0\ : STD_LOGIC;
  signal \write_register_data[4]_i_11_n_0\ : STD_LOGIC;
  signal \write_register_data[4]_i_12_n_0\ : STD_LOGIC;
  signal \write_register_data[4]_i_1_n_0\ : STD_LOGIC;
  signal \write_register_data[4]_i_2_n_0\ : STD_LOGIC;
  signal \write_register_data[4]_i_3_n_0\ : STD_LOGIC;
  signal \write_register_data[4]_i_4_n_0\ : STD_LOGIC;
  signal \write_register_data[4]_i_5_n_0\ : STD_LOGIC;
  signal \write_register_data[4]_i_6_n_0\ : STD_LOGIC;
  signal \write_register_data[4]_i_7_n_0\ : STD_LOGIC;
  signal \write_register_data[4]_i_8_n_0\ : STD_LOGIC;
  signal \write_register_data[4]_i_9_n_0\ : STD_LOGIC;
  signal \write_register_data[5]_i_10_n_0\ : STD_LOGIC;
  signal \write_register_data[5]_i_11_n_0\ : STD_LOGIC;
  signal \write_register_data[5]_i_1_n_0\ : STD_LOGIC;
  signal \write_register_data[5]_i_2_n_0\ : STD_LOGIC;
  signal \write_register_data[5]_i_3_n_0\ : STD_LOGIC;
  signal \write_register_data[5]_i_4_n_0\ : STD_LOGIC;
  signal \write_register_data[5]_i_5_n_0\ : STD_LOGIC;
  signal \write_register_data[5]_i_6_n_0\ : STD_LOGIC;
  signal \write_register_data[5]_i_7_n_0\ : STD_LOGIC;
  signal \write_register_data[5]_i_8_n_0\ : STD_LOGIC;
  signal \write_register_data[5]_i_9_n_0\ : STD_LOGIC;
  signal \write_register_data[6]_i_10_n_0\ : STD_LOGIC;
  signal \write_register_data[6]_i_11_n_0\ : STD_LOGIC;
  signal \write_register_data[6]_i_12_n_0\ : STD_LOGIC;
  signal \write_register_data[6]_i_1_n_0\ : STD_LOGIC;
  signal \write_register_data[6]_i_2_n_0\ : STD_LOGIC;
  signal \write_register_data[6]_i_3_n_0\ : STD_LOGIC;
  signal \write_register_data[6]_i_4_n_0\ : STD_LOGIC;
  signal \write_register_data[6]_i_5_n_0\ : STD_LOGIC;
  signal \write_register_data[6]_i_6_n_0\ : STD_LOGIC;
  signal \write_register_data[6]_i_7_n_0\ : STD_LOGIC;
  signal \write_register_data[6]_i_8_n_0\ : STD_LOGIC;
  signal \write_register_data[6]_i_9_n_0\ : STD_LOGIC;
  signal \write_register_data[7]_i_10_n_0\ : STD_LOGIC;
  signal \write_register_data[7]_i_11_n_0\ : STD_LOGIC;
  signal \write_register_data[7]_i_1_n_0\ : STD_LOGIC;
  signal \write_register_data[7]_i_2_n_0\ : STD_LOGIC;
  signal \write_register_data[7]_i_3_n_0\ : STD_LOGIC;
  signal \write_register_data[7]_i_4_n_0\ : STD_LOGIC;
  signal \write_register_data[7]_i_5_n_0\ : STD_LOGIC;
  signal \write_register_data[7]_i_6_n_0\ : STD_LOGIC;
  signal \write_register_data[7]_i_7_n_0\ : STD_LOGIC;
  signal \write_register_data[7]_i_8_n_0\ : STD_LOGIC;
  signal \write_register_data[7]_i_9_n_0\ : STD_LOGIC;
  signal \write_register_data[8]_i_10_n_0\ : STD_LOGIC;
  signal \write_register_data[8]_i_1_n_0\ : STD_LOGIC;
  signal \write_register_data[8]_i_2_n_0\ : STD_LOGIC;
  signal \write_register_data[8]_i_3_n_0\ : STD_LOGIC;
  signal \write_register_data[8]_i_4_n_0\ : STD_LOGIC;
  signal \write_register_data[8]_i_5_n_0\ : STD_LOGIC;
  signal \write_register_data[8]_i_6_n_0\ : STD_LOGIC;
  signal \write_register_data[8]_i_7_n_0\ : STD_LOGIC;
  signal \write_register_data[8]_i_8_n_0\ : STD_LOGIC;
  signal \write_register_data[8]_i_9_n_0\ : STD_LOGIC;
  signal \write_register_data[9]_i_1_n_0\ : STD_LOGIC;
  signal \write_register_data[9]_i_2_n_0\ : STD_LOGIC;
  signal \write_register_data[9]_i_3_n_0\ : STD_LOGIC;
  signal \write_register_data[9]_i_4_n_0\ : STD_LOGIC;
  signal \write_register_data[9]_i_5_n_0\ : STD_LOGIC;
  signal \write_register_data[9]_i_6_n_0\ : STD_LOGIC;
  signal \write_register_data[9]_i_7_n_0\ : STD_LOGIC;
  signal \write_register_data[9]_i_8_n_0\ : STD_LOGIC;
  signal \write_register_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \write_register_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \write_register_data_reg_n_0_[11]\ : STD_LOGIC;
  signal \write_register_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \write_register_data_reg_n_0_[13]\ : STD_LOGIC;
  signal \write_register_data_reg_n_0_[14]\ : STD_LOGIC;
  signal \write_register_data_reg_n_0_[15]\ : STD_LOGIC;
  signal \write_register_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \write_register_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \write_register_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \write_register_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \write_register_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \write_register_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \write_register_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \write_register_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \write_register_data_reg_n_0_[9]\ : STD_LOGIC;
  signal zcheck_cycle_counter : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \zcheck_cycle_counter[3]_i_3_n_0\ : STD_LOGIC;
  signal \zcheck_cycle_counter[3]_i_4_n_0\ : STD_LOGIC;
  signal \zcheck_cycle_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \zcheck_cycle_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \zcheck_cycle_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \zcheck_cycle_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal zcheck_dac_command : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \zcheck_dac_command[7]_i_1_n_0\ : STD_LOGIC;
  signal \zcheck_dac_command[7]_i_2_n_0\ : STD_LOGIC;
  signal \zcheck_dac_command[7]_i_3_n_0\ : STD_LOGIC;
  signal \zcheck_dac_command[7]_i_4_n_0\ : STD_LOGIC;
  signal \zcheck_dac_command[7]_i_5_n_0\ : STD_LOGIC;
  signal \zcheck_dac_command_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \zcheck_dac_command_counter[1]_i_1_n_0\ : STD_LOGIC;
  signal \zcheck_dac_command_counter[2]_i_1_n_0\ : STD_LOGIC;
  signal \zcheck_dac_command_counter[3]_i_1_n_0\ : STD_LOGIC;
  signal \zcheck_dac_command_counter[4]_i_2_n_0\ : STD_LOGIC;
  signal \zcheck_dac_command_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \zcheck_dac_command_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \zcheck_dac_command_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \zcheck_dac_command_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \zcheck_dac_command_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal NLW_fifo_inst_0_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_inst_0_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_inst_0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_inst_0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[0]_i_1\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \FSM_onehot_state[17]_i_4\ : label is "soft_lutpair451";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "ZCHECK_REC_DATA_TX:000000000000000100,ZCHECK_REC_DATA_LOAD:000000000000010000,REC_DATA_RX:000000000000100000,PRE_RESET:000000001000000000,REC_DATA_TX:000000000100000000,RESET:000000000000000010,REC_DATA_LOAD:000000000010000000,READY:000000000000000001,ZCHECK_CONFIG_DATA_RX:000001000000000000,ZCHECK_CONFIG_DATA_TX:000010000000000000,CONFIG_DATA_RX:000100000000000000,CONFIG_DATA_TX:010000000000000000,ZCHECK_CONFIG_DATA_LOAD:000000100000000000,CONFIG_DONE:001000000000000000,CONFIG_DATA_LOAD:000000010000000000,REC_DONE:000000000001000000,ZCHECK_DONE:100000000000000000,ZCHECK_REC_DATA_RX:000000000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[10]\ : label is "ZCHECK_REC_DATA_TX:000000000000000100,ZCHECK_REC_DATA_LOAD:000000000000010000,REC_DATA_RX:000000000000100000,PRE_RESET:000000001000000000,REC_DATA_TX:000000000100000000,RESET:000000000000000010,REC_DATA_LOAD:000000000010000000,READY:000000000000000001,ZCHECK_CONFIG_DATA_RX:000001000000000000,ZCHECK_CONFIG_DATA_TX:000010000000000000,CONFIG_DATA_RX:000100000000000000,CONFIG_DATA_TX:010000000000000000,ZCHECK_CONFIG_DATA_LOAD:000000100000000000,CONFIG_DONE:001000000000000000,CONFIG_DATA_LOAD:000000010000000000,REC_DONE:000000000001000000,ZCHECK_DONE:100000000000000000,ZCHECK_REC_DATA_RX:000000000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[11]\ : label is "ZCHECK_REC_DATA_TX:000000000000000100,ZCHECK_REC_DATA_LOAD:000000000000010000,REC_DATA_RX:000000000000100000,PRE_RESET:000000001000000000,REC_DATA_TX:000000000100000000,RESET:000000000000000010,REC_DATA_LOAD:000000000010000000,READY:000000000000000001,ZCHECK_CONFIG_DATA_RX:000001000000000000,ZCHECK_CONFIG_DATA_TX:000010000000000000,CONFIG_DATA_RX:000100000000000000,CONFIG_DATA_TX:010000000000000000,ZCHECK_CONFIG_DATA_LOAD:000000100000000000,CONFIG_DONE:001000000000000000,CONFIG_DATA_LOAD:000000010000000000,REC_DONE:000000000001000000,ZCHECK_DONE:100000000000000000,ZCHECK_REC_DATA_RX:000000000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[12]\ : label is "ZCHECK_REC_DATA_TX:000000000000000100,ZCHECK_REC_DATA_LOAD:000000000000010000,REC_DATA_RX:000000000000100000,PRE_RESET:000000001000000000,REC_DATA_TX:000000000100000000,RESET:000000000000000010,REC_DATA_LOAD:000000000010000000,READY:000000000000000001,ZCHECK_CONFIG_DATA_RX:000001000000000000,ZCHECK_CONFIG_DATA_TX:000010000000000000,CONFIG_DATA_RX:000100000000000000,CONFIG_DATA_TX:010000000000000000,ZCHECK_CONFIG_DATA_LOAD:000000100000000000,CONFIG_DONE:001000000000000000,CONFIG_DATA_LOAD:000000010000000000,REC_DONE:000000000001000000,ZCHECK_DONE:100000000000000000,ZCHECK_REC_DATA_RX:000000000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[13]\ : label is "ZCHECK_REC_DATA_TX:000000000000000100,ZCHECK_REC_DATA_LOAD:000000000000010000,REC_DATA_RX:000000000000100000,PRE_RESET:000000001000000000,REC_DATA_TX:000000000100000000,RESET:000000000000000010,REC_DATA_LOAD:000000000010000000,READY:000000000000000001,ZCHECK_CONFIG_DATA_RX:000001000000000000,ZCHECK_CONFIG_DATA_TX:000010000000000000,CONFIG_DATA_RX:000100000000000000,CONFIG_DATA_TX:010000000000000000,ZCHECK_CONFIG_DATA_LOAD:000000100000000000,CONFIG_DONE:001000000000000000,CONFIG_DATA_LOAD:000000010000000000,REC_DONE:000000000001000000,ZCHECK_DONE:100000000000000000,ZCHECK_REC_DATA_RX:000000000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[14]\ : label is "ZCHECK_REC_DATA_TX:000000000000000100,ZCHECK_REC_DATA_LOAD:000000000000010000,REC_DATA_RX:000000000000100000,PRE_RESET:000000001000000000,REC_DATA_TX:000000000100000000,RESET:000000000000000010,REC_DATA_LOAD:000000000010000000,READY:000000000000000001,ZCHECK_CONFIG_DATA_RX:000001000000000000,ZCHECK_CONFIG_DATA_TX:000010000000000000,CONFIG_DATA_RX:000100000000000000,CONFIG_DATA_TX:010000000000000000,ZCHECK_CONFIG_DATA_LOAD:000000100000000000,CONFIG_DONE:001000000000000000,CONFIG_DATA_LOAD:000000010000000000,REC_DONE:000000000001000000,ZCHECK_DONE:100000000000000000,ZCHECK_REC_DATA_RX:000000000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[15]\ : label is "ZCHECK_REC_DATA_TX:000000000000000100,ZCHECK_REC_DATA_LOAD:000000000000010000,REC_DATA_RX:000000000000100000,PRE_RESET:000000001000000000,REC_DATA_TX:000000000100000000,RESET:000000000000000010,REC_DATA_LOAD:000000000010000000,READY:000000000000000001,ZCHECK_CONFIG_DATA_RX:000001000000000000,ZCHECK_CONFIG_DATA_TX:000010000000000000,CONFIG_DATA_RX:000100000000000000,CONFIG_DATA_TX:010000000000000000,ZCHECK_CONFIG_DATA_LOAD:000000100000000000,CONFIG_DONE:001000000000000000,CONFIG_DATA_LOAD:000000010000000000,REC_DONE:000000000001000000,ZCHECK_DONE:100000000000000000,ZCHECK_REC_DATA_RX:000000000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[16]\ : label is "ZCHECK_REC_DATA_TX:000000000000000100,ZCHECK_REC_DATA_LOAD:000000000000010000,REC_DATA_RX:000000000000100000,PRE_RESET:000000001000000000,REC_DATA_TX:000000000100000000,RESET:000000000000000010,REC_DATA_LOAD:000000000010000000,READY:000000000000000001,ZCHECK_CONFIG_DATA_RX:000001000000000000,ZCHECK_CONFIG_DATA_TX:000010000000000000,CONFIG_DATA_RX:000100000000000000,CONFIG_DATA_TX:010000000000000000,ZCHECK_CONFIG_DATA_LOAD:000000100000000000,CONFIG_DONE:001000000000000000,CONFIG_DATA_LOAD:000000010000000000,REC_DONE:000000000001000000,ZCHECK_DONE:100000000000000000,ZCHECK_REC_DATA_RX:000000000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[17]\ : label is "ZCHECK_REC_DATA_TX:000000000000000100,ZCHECK_REC_DATA_LOAD:000000000000010000,REC_DATA_RX:000000000000100000,PRE_RESET:000000001000000000,REC_DATA_TX:000000000100000000,RESET:000000000000000010,REC_DATA_LOAD:000000000010000000,READY:000000000000000001,ZCHECK_CONFIG_DATA_RX:000001000000000000,ZCHECK_CONFIG_DATA_TX:000010000000000000,CONFIG_DATA_RX:000100000000000000,CONFIG_DATA_TX:010000000000000000,ZCHECK_CONFIG_DATA_LOAD:000000100000000000,CONFIG_DONE:001000000000000000,CONFIG_DATA_LOAD:000000010000000000,REC_DONE:000000000001000000,ZCHECK_DONE:100000000000000000,ZCHECK_REC_DATA_RX:000000000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "ZCHECK_REC_DATA_TX:000000000000000100,ZCHECK_REC_DATA_LOAD:000000000000010000,REC_DATA_RX:000000000000100000,PRE_RESET:000000001000000000,REC_DATA_TX:000000000100000000,RESET:000000000000000010,REC_DATA_LOAD:000000000010000000,READY:000000000000000001,ZCHECK_CONFIG_DATA_RX:000001000000000000,ZCHECK_CONFIG_DATA_TX:000010000000000000,CONFIG_DATA_RX:000100000000000000,CONFIG_DATA_TX:010000000000000000,ZCHECK_CONFIG_DATA_LOAD:000000100000000000,CONFIG_DONE:001000000000000000,CONFIG_DATA_LOAD:000000010000000000,REC_DONE:000000000001000000,ZCHECK_DONE:100000000000000000,ZCHECK_REC_DATA_RX:000000000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "ZCHECK_REC_DATA_TX:000000000000000100,ZCHECK_REC_DATA_LOAD:000000000000010000,REC_DATA_RX:000000000000100000,PRE_RESET:000000001000000000,REC_DATA_TX:000000000100000000,RESET:000000000000000010,REC_DATA_LOAD:000000000010000000,READY:000000000000000001,ZCHECK_CONFIG_DATA_RX:000001000000000000,ZCHECK_CONFIG_DATA_TX:000010000000000000,CONFIG_DATA_RX:000100000000000000,CONFIG_DATA_TX:010000000000000000,ZCHECK_CONFIG_DATA_LOAD:000000100000000000,CONFIG_DONE:001000000000000000,CONFIG_DATA_LOAD:000000010000000000,REC_DONE:000000000001000000,ZCHECK_DONE:100000000000000000,ZCHECK_REC_DATA_RX:000000000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "ZCHECK_REC_DATA_TX:000000000000000100,ZCHECK_REC_DATA_LOAD:000000000000010000,REC_DATA_RX:000000000000100000,PRE_RESET:000000001000000000,REC_DATA_TX:000000000100000000,RESET:000000000000000010,REC_DATA_LOAD:000000000010000000,READY:000000000000000001,ZCHECK_CONFIG_DATA_RX:000001000000000000,ZCHECK_CONFIG_DATA_TX:000010000000000000,CONFIG_DATA_RX:000100000000000000,CONFIG_DATA_TX:010000000000000000,ZCHECK_CONFIG_DATA_LOAD:000000100000000000,CONFIG_DONE:001000000000000000,CONFIG_DATA_LOAD:000000010000000000,REC_DONE:000000000001000000,ZCHECK_DONE:100000000000000000,ZCHECK_REC_DATA_RX:000000000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[4]\ : label is "ZCHECK_REC_DATA_TX:000000000000000100,ZCHECK_REC_DATA_LOAD:000000000000010000,REC_DATA_RX:000000000000100000,PRE_RESET:000000001000000000,REC_DATA_TX:000000000100000000,RESET:000000000000000010,REC_DATA_LOAD:000000000010000000,READY:000000000000000001,ZCHECK_CONFIG_DATA_RX:000001000000000000,ZCHECK_CONFIG_DATA_TX:000010000000000000,CONFIG_DATA_RX:000100000000000000,CONFIG_DATA_TX:010000000000000000,ZCHECK_CONFIG_DATA_LOAD:000000100000000000,CONFIG_DONE:001000000000000000,CONFIG_DATA_LOAD:000000010000000000,REC_DONE:000000000001000000,ZCHECK_DONE:100000000000000000,ZCHECK_REC_DATA_RX:000000000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[5]\ : label is "ZCHECK_REC_DATA_TX:000000000000000100,ZCHECK_REC_DATA_LOAD:000000000000010000,REC_DATA_RX:000000000000100000,PRE_RESET:000000001000000000,REC_DATA_TX:000000000100000000,RESET:000000000000000010,REC_DATA_LOAD:000000000010000000,READY:000000000000000001,ZCHECK_CONFIG_DATA_RX:000001000000000000,ZCHECK_CONFIG_DATA_TX:000010000000000000,CONFIG_DATA_RX:000100000000000000,CONFIG_DATA_TX:010000000000000000,ZCHECK_CONFIG_DATA_LOAD:000000100000000000,CONFIG_DONE:001000000000000000,CONFIG_DATA_LOAD:000000010000000000,REC_DONE:000000000001000000,ZCHECK_DONE:100000000000000000,ZCHECK_REC_DATA_RX:000000000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[6]\ : label is "ZCHECK_REC_DATA_TX:000000000000000100,ZCHECK_REC_DATA_LOAD:000000000000010000,REC_DATA_RX:000000000000100000,PRE_RESET:000000001000000000,REC_DATA_TX:000000000100000000,RESET:000000000000000010,REC_DATA_LOAD:000000000010000000,READY:000000000000000001,ZCHECK_CONFIG_DATA_RX:000001000000000000,ZCHECK_CONFIG_DATA_TX:000010000000000000,CONFIG_DATA_RX:000100000000000000,CONFIG_DATA_TX:010000000000000000,ZCHECK_CONFIG_DATA_LOAD:000000100000000000,CONFIG_DONE:001000000000000000,CONFIG_DATA_LOAD:000000010000000000,REC_DONE:000000000001000000,ZCHECK_DONE:100000000000000000,ZCHECK_REC_DATA_RX:000000000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[7]\ : label is "ZCHECK_REC_DATA_TX:000000000000000100,ZCHECK_REC_DATA_LOAD:000000000000010000,REC_DATA_RX:000000000000100000,PRE_RESET:000000001000000000,REC_DATA_TX:000000000100000000,RESET:000000000000000010,REC_DATA_LOAD:000000000010000000,READY:000000000000000001,ZCHECK_CONFIG_DATA_RX:000001000000000000,ZCHECK_CONFIG_DATA_TX:000010000000000000,CONFIG_DATA_RX:000100000000000000,CONFIG_DATA_TX:010000000000000000,ZCHECK_CONFIG_DATA_LOAD:000000100000000000,CONFIG_DONE:001000000000000000,CONFIG_DATA_LOAD:000000010000000000,REC_DONE:000000000001000000,ZCHECK_DONE:100000000000000000,ZCHECK_REC_DATA_RX:000000000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[8]\ : label is "ZCHECK_REC_DATA_TX:000000000000000100,ZCHECK_REC_DATA_LOAD:000000000000010000,REC_DATA_RX:000000000000100000,PRE_RESET:000000001000000000,REC_DATA_TX:000000000100000000,RESET:000000000000000010,REC_DATA_LOAD:000000000010000000,READY:000000000000000001,ZCHECK_CONFIG_DATA_RX:000001000000000000,ZCHECK_CONFIG_DATA_TX:000010000000000000,CONFIG_DATA_RX:000100000000000000,CONFIG_DATA_TX:010000000000000000,ZCHECK_CONFIG_DATA_LOAD:000000100000000000,CONFIG_DONE:001000000000000000,CONFIG_DATA_LOAD:000000010000000000,REC_DONE:000000000001000000,ZCHECK_DONE:100000000000000000,ZCHECK_REC_DATA_RX:000000000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[9]\ : label is "ZCHECK_REC_DATA_TX:000000000000000100,ZCHECK_REC_DATA_LOAD:000000000000010000,REC_DATA_RX:000000000000100000,PRE_RESET:000000001000000000,REC_DATA_TX:000000000100000000,RESET:000000000000000010,REC_DATA_LOAD:000000000010000000,READY:000000000000000001,ZCHECK_CONFIG_DATA_RX:000001000000000000,ZCHECK_CONFIG_DATA_TX:000010000000000000,CONFIG_DATA_RX:000100000000000000,CONFIG_DATA_TX:010000000000000000,ZCHECK_CONFIG_DATA_LOAD:000000100000000000,CONFIG_DONE:001000000000000000,CONFIG_DATA_LOAD:000000010000000000,REC_DONE:000000000001000000,ZCHECK_DONE:100000000000000000,ZCHECK_REC_DATA_RX:000000000000001000";
  attribute SOFT_HLUTNM of busy_INST_0 : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of busy_stim_INST_0 : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \channel[2]_i_1\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \channel[3]_i_1\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \channel[4]_i_1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \channel[7]_i_8\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \data_in_A[0]_i_5\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \data_in_A[0]_i_7\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \data_in_A[0]_i_9\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \data_in_A[13]_i_3\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \data_in_A[15]_i_3\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \data_in_A[15]_i_4\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \data_in_A[16]_i_13\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \data_in_A[16]_i_15\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \data_in_A[16]_i_19\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \data_in_A[16]_i_21\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \data_in_A[16]_i_22\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \data_in_A[16]_i_9\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \data_in_A[17]_i_6\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \data_in_A[18]_i_8\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \data_in_A[19]_i_3\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \data_in_A[19]_i_4\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \data_in_A[19]_i_9\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \data_in_A[21]_i_3\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \data_in_A[21]_i_5\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \data_in_A[22]_i_1\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \data_in_A[22]_i_2\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \data_in_A[30]_i_1\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \data_in_A[30]_i_4\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \data_in_A[30]_i_5\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \data_in_A[31]_i_6\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \data_in_A[31]_i_7\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \data_in_A[31]_i_8\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \data_in_A[4]_i_4\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \data_in_A[4]_i_5\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \data_in_A[5]_i_3\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \data_in_A[7]_i_3\ : label is "soft_lutpair496";
  attribute x_core_info : string;
  attribute x_core_info of fifo_inst_0 : label is "fifo_generator_v13_2_8,Vivado 2023.1";
  attribute SOFT_HLUTNM of fifo_inst_0_i_1 : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \fifo_load_index[1]_i_1\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \fifo_load_index[2]_i_1\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \fifo_load_index[3]_i_1\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \fifo_load_index[4]_i_3\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of g0_b0 : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \g0_b0__0\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of g0_b1 : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \g0_b1__0\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of g0_b2 : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \g0_b2__0\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of g0_b3 : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \g0_b3__0\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of g0_b4 : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \g0_b4__0\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of g0_b5 : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \g0_b5__0\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of g0_b6 : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \g0_b6__0\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \g0_b7__0\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of g0_b8 : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \state_latch[3]_i_2\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \state_latch[3]_i_3\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \stim_bipulses_per_train_count_tracker[0]_i_2\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \stim_bipulses_per_train_count_tracker[10]_i_2\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \stim_bipulses_per_train_count_tracker[10]_i_3\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \stim_bipulses_per_train_count_tracker[11]_i_2\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \stim_bipulses_per_train_count_tracker[12]_i_4\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \stim_bipulses_per_train_count_tracker[12]_i_5\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \stim_bipulses_per_train_count_tracker[13]_i_4\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \stim_bipulses_per_train_count_tracker[14]_i_4\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \stim_bipulses_per_train_count_tracker[15]_i_2\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \stim_bipulses_per_train_count_tracker[15]_i_5\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \stim_bipulses_per_train_count_tracker[1]_i_4\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \stim_bipulses_per_train_count_tracker[3]_i_4\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \stim_bipulses_per_train_count_tracker[7]_i_4\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \stim_bipulses_per_train_count_tracker[8]_i_4\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \stim_delay_tracker[0]_i_3\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \stim_delay_tracker[0]_i_5\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \stim_delay_tracker[10]_i_10\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \stim_delay_tracker[10]_i_5\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \stim_delay_tracker[10]_i_7\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \stim_delay_tracker[10]_i_8\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \stim_delay_tracker[11]_i_6\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \stim_delay_tracker[12]_i_2\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \stim_delay_tracker[13]_i_2\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \stim_delay_tracker[14]_i_2\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \stim_delay_tracker[15]_i_10\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \stim_delay_tracker[15]_i_11\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \stim_delay_tracker[15]_i_2\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \stim_delay_tracker[15]_i_3\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \stim_delay_tracker[15]_i_4\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \stim_delay_tracker[1]_i_4\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \stim_delay_tracker[2]_i_6\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \stim_delay_tracker[4]_i_2\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \stim_delay_tracker[4]_i_6\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \stim_delay_tracker[5]_i_3\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \stim_delay_tracker[6]_i_3\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \stim_delay_tracker[6]_i_8\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \stim_delay_tracker[7]_i_2\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \stim_delay_tracker[8]_i_5\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \stim_delay_tracker[9]_i_3\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of stim_finite_mode_done_i_10 : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of stim_finite_mode_done_i_11 : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of stim_finite_mode_done_i_7 : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of stim_finite_mode_done_i_8 : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of stim_finite_mode_done_i_9 : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of stim_infinite_mode_i_2 : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \stim_train_count_tracker[15]_i_3\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \stim_waveform_data_out[0]_i_1\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \stim_waveform_data_out[1]_i_2\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \stimulation_state[0]_i_3\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \stimulation_state[0]_i_4\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \stimulation_state[1]_i_2\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \stimulation_state[1]_i_7\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \stimulation_state[1]_i_8\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \stimulation_state[3]_i_3\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \write_register_address[0]_i_12\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \write_register_address[0]_i_13\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \write_register_address[0]_i_14\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \write_register_address[0]_i_18\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \write_register_address[0]_i_19\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \write_register_address[0]_i_25\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \write_register_address[0]_i_26\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \write_register_address[0]_i_28\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \write_register_address[0]_i_29\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \write_register_address[0]_i_3\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \write_register_address[0]_i_4\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \write_register_address[1]_i_10\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \write_register_address[1]_i_13\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \write_register_address[1]_i_19\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \write_register_address[1]_i_20\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \write_register_address[1]_i_22\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \write_register_address[1]_i_27\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \write_register_address[1]_i_28\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \write_register_address[1]_i_3\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \write_register_address[1]_i_32\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \write_register_address[1]_i_33\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \write_register_address[1]_i_34\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \write_register_address[1]_i_35\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \write_register_address[1]_i_37\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \write_register_address[1]_i_5\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \write_register_address[2]_i_11\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \write_register_address[2]_i_19\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \write_register_address[2]_i_23\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \write_register_address[2]_i_24\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \write_register_address[2]_i_3\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \write_register_address[2]_i_5\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \write_register_address[2]_i_7\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \write_register_address[2]_i_9\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \write_register_address[3]_i_10\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \write_register_address[3]_i_11\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \write_register_address[3]_i_16\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \write_register_address[3]_i_18\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \write_register_address[3]_i_19\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \write_register_address[3]_i_20\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \write_register_address[3]_i_21\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \write_register_address[3]_i_22\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \write_register_address[3]_i_6\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \write_register_address[3]_i_8\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \write_register_address[4]_i_4\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \write_register_address[4]_i_5\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \write_register_address[4]_i_7\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \write_register_address[5]_i_12\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \write_register_address[5]_i_13\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \write_register_address[5]_i_14\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \write_register_address[5]_i_15\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \write_register_address[5]_i_19\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \write_register_address[5]_i_22\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \write_register_address[5]_i_8\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \write_register_address[5]_i_9\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \write_register_address[6]_i_10\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \write_register_address[6]_i_11\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \write_register_address[6]_i_7\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \write_register_data[0]_i_7\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \write_register_data[10]_i_8\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \write_register_data[10]_i_9\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \write_register_data[11]_i_12\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \write_register_data[11]_i_13\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \write_register_data[11]_i_15\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \write_register_data[11]_i_16\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \write_register_data[11]_i_5\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \write_register_data[11]_i_7\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \write_register_data[12]_i_7\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \write_register_data[12]_i_8\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \write_register_data[13]_i_4\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \write_register_data[13]_i_5\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \write_register_data[13]_i_6\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \write_register_data[13]_i_8\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \write_register_data[14]_i_10\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \write_register_data[14]_i_11\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \write_register_data[14]_i_5\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \write_register_data[14]_i_6\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \write_register_data[14]_i_7\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \write_register_data[15]_i_7\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \write_register_data[15]_i_8\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \write_register_data[1]_i_6\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \write_register_data[1]_i_7\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \write_register_data[1]_i_9\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \write_register_data[2]_i_6\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \write_register_data[2]_i_7\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \write_register_data[2]_i_9\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \write_register_data[3]_i_2\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \write_register_data[3]_i_3\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \write_register_data[3]_i_5\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \write_register_data[3]_i_7\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \write_register_data[3]_i_8\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \write_register_data[4]_i_10\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \write_register_data[4]_i_12\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \write_register_data[4]_i_3\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \write_register_data[4]_i_8\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \write_register_data[4]_i_9\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \write_register_data[5]_i_5\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \write_register_data[5]_i_6\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \write_register_data[5]_i_7\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \write_register_data[5]_i_9\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \write_register_data[6]_i_11\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \write_register_data[6]_i_12\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \write_register_data[6]_i_7\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \write_register_data[6]_i_8\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \write_register_data[7]_i_6\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \write_register_data[7]_i_7\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \write_register_data[8]_i_10\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \write_register_data[8]_i_6\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \write_register_data[8]_i_7\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \write_register_data[9]_i_6\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \write_register_data[9]_i_7\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \zcheck_cycle_counter[1]_i_1\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \zcheck_cycle_counter[2]_i_1\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \zcheck_cycle_counter[3]_i_4\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \zcheck_dac_command[7]_i_5\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \zcheck_dac_command_counter[1]_i_1\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \zcheck_dac_command_counter[2]_i_1\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \zcheck_dac_command_counter[3]_i_1\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \zcheck_dac_command_counter[4]_i_2\ : label is "soft_lutpair419";
begin
  channel_out(7 downto 0) <= \^channel_out\(7 downto 0);
  done <= \^done\;
  stim_finite_mode_done <= \^stim_finite_mode_done\;
A: entity work.cable_delay_tester_rhs_256_0_0_rhs_spi_master
     port map (
      CS => CS,
      E(0) => A_n_4,
      \FSM_sequential_state_reg[0]_0\ => start_reg_n_0,
      \FSM_sequential_state_reg[1]_0\ => A_n_5,
      MISO_A => MISO_A,
      MOSI_A => MOSI_A,
      MOSI_i_14_0 => \data_in_A_reg_n_0_[14]\,
      MOSI_i_14_1 => \data_in_A_reg_n_0_[13]\,
      MOSI_i_14_2 => \data_in_A_reg_n_0_[12]\,
      MOSI_i_5_0 => \data_in_A_reg_n_0_[15]\,
      MOSI_reg_0(22) => \data_in_A_reg_n_0_[31]\,
      MOSI_reg_0(21) => \data_in_A_reg_n_0_[30]\,
      MOSI_reg_0(20) => \data_in_A_reg_n_0_[27]\,
      MOSI_reg_0(19) => \data_in_A_reg_n_0_[23]\,
      MOSI_reg_0(18) => \data_in_A_reg_n_0_[22]\,
      MOSI_reg_0(17) => \data_in_A_reg_n_0_[21]\,
      MOSI_reg_0(16) => \data_in_A_reg_n_0_[20]\,
      MOSI_reg_0(15) => \data_in_A_reg_n_0_[19]\,
      MOSI_reg_0(14) => \data_in_A_reg_n_0_[18]\,
      MOSI_reg_0(13) => \data_in_A_reg_n_0_[17]\,
      MOSI_reg_0(12) => \data_in_A_reg_n_0_[16]\,
      MOSI_reg_0(11) => \data_in_A_reg_n_0_[11]\,
      MOSI_reg_0(10) => \data_in_A_reg_n_0_[10]\,
      MOSI_reg_0(9) => \data_in_A_reg_n_0_[9]\,
      MOSI_reg_0(8) => \data_in_A_reg_n_0_[8]\,
      MOSI_reg_0(7) => \data_in_A_reg_n_0_[7]\,
      MOSI_reg_0(6) => \data_in_A_reg_n_0_[6]\,
      MOSI_reg_0(5) => \data_in_A_reg_n_0_[5]\,
      MOSI_reg_0(4) => \data_in_A_reg_n_0_[4]\,
      MOSI_reg_0(3) => \data_in_A_reg_n_0_[3]\,
      MOSI_reg_0(2) => \data_in_A_reg_n_0_[2]\,
      MOSI_reg_0(1) => \data_in_A_reg_n_0_[1]\,
      MOSI_reg_0(0) => \data_in_A_reg_n_0_[0]\,
      Q(0) => \state__0\(2),
      SCLK => SCLK,
      SS(0) => O_n_0,
      clk => clk,
      data_out_A(15 downto 0) => data_out_A(31 downto 16),
      oversample_offset_A(7 downto 0) => oversample_offset_A(7 downto 0),
      rstn => rstn
    );
B: entity work.cable_delay_tester_rhs_256_0_0_rhs_spi_master_0
     port map (
      \FSM_sequential_state_reg[0]_0\ => start_reg_n_0,
      \FSM_sequential_state_reg[1]_0\ => B_n_0,
      MISO_B => MISO_B,
      MOSI_B => MOSI_B,
      MOSI_reg_i_7_0 => \data_in_B_reg_n_0_[12]\,
      MOSI_reg_i_7_1 => \data_in_B_reg_n_0_[13]\,
      MOSI_reg_i_7_2 => \data_in_B_reg_n_0_[14]\,
      MOSI_reg_i_9_0 => \data_in_B_reg_n_0_[15]\,
      Q(22) => \data_in_B_reg_n_0_[31]\,
      Q(21) => \data_in_B_reg_n_0_[30]\,
      Q(20) => \data_in_B_reg_n_0_[27]\,
      Q(19) => \data_in_B_reg_n_0_[23]\,
      Q(18) => \data_in_B_reg_n_0_[22]\,
      Q(17) => \data_in_B_reg_n_0_[21]\,
      Q(16) => \data_in_B_reg_n_0_[20]\,
      Q(15) => \data_in_B_reg_n_0_[19]\,
      Q(14) => \data_in_B_reg_n_0_[18]\,
      Q(13) => \data_in_B_reg_n_0_[17]\,
      Q(12) => \data_in_B_reg_n_0_[16]\,
      Q(11) => \data_in_B_reg_n_0_[11]\,
      Q(10) => \data_in_B_reg_n_0_[10]\,
      Q(9) => \data_in_B_reg_n_0_[9]\,
      Q(8) => \data_in_B_reg_n_0_[8]\,
      Q(7) => \data_in_B_reg_n_0_[7]\,
      Q(6) => \data_in_B_reg_n_0_[6]\,
      Q(5) => \data_in_B_reg_n_0_[5]\,
      Q(4) => \data_in_B_reg_n_0_[4]\,
      Q(3) => \data_in_B_reg_n_0_[3]\,
      Q(2) => \data_in_B_reg_n_0_[2]\,
      Q(1) => \data_in_B_reg_n_0_[1]\,
      Q(0) => \data_in_B_reg_n_0_[0]\,
      SS(0) => O_n_0,
      clk => clk,
      data_out_B(15 downto 0) => data_out_B(31 downto 16),
      oversample_offset_B(7 downto 0) => oversample_offset_B(7 downto 0)
    );
C: entity work.cable_delay_tester_rhs_256_0_0_rhs_spi_master_1
     port map (
      E(0) => C_n_2,
      \FSM_sequential_state_reg[0]_0\ => start_reg_n_0,
      \FSM_sequential_state_reg[1]_0\ => C_n_1,
      MISO_C => MISO_C,
      MOSI_C => MOSI_C,
      MOSI_reg_0(22) => \data_in_C_reg_n_0_[31]\,
      MOSI_reg_0(21) => \data_in_C_reg_n_0_[30]\,
      MOSI_reg_0(20) => \data_in_C_reg_n_0_[27]\,
      MOSI_reg_0(19) => \data_in_C_reg_n_0_[23]\,
      MOSI_reg_0(18) => \data_in_C_reg_n_0_[22]\,
      MOSI_reg_0(17) => \data_in_C_reg_n_0_[21]\,
      MOSI_reg_0(16) => \data_in_C_reg_n_0_[20]\,
      MOSI_reg_0(15) => \data_in_C_reg_n_0_[19]\,
      MOSI_reg_0(14) => \data_in_C_reg_n_0_[18]\,
      MOSI_reg_0(13) => \data_in_C_reg_n_0_[17]\,
      MOSI_reg_0(12) => \data_in_C_reg_n_0_[16]\,
      MOSI_reg_0(11) => \data_in_C_reg_n_0_[11]\,
      MOSI_reg_0(10) => \data_in_C_reg_n_0_[10]\,
      MOSI_reg_0(9) => \data_in_C_reg_n_0_[9]\,
      MOSI_reg_0(8) => \data_in_C_reg_n_0_[8]\,
      MOSI_reg_0(7) => \data_in_C_reg_n_0_[7]\,
      MOSI_reg_0(6) => \data_in_C_reg_n_0_[6]\,
      MOSI_reg_0(5) => \data_in_C_reg_n_0_[5]\,
      MOSI_reg_0(4) => \data_in_C_reg_n_0_[4]\,
      MOSI_reg_0(3) => \data_in_C_reg_n_0_[3]\,
      MOSI_reg_0(2) => \data_in_C_reg_n_0_[2]\,
      MOSI_reg_0(1) => \data_in_C_reg_n_0_[1]\,
      MOSI_reg_0(0) => \data_in_C_reg_n_0_[0]\,
      \MOSI_reg_i_7__0_0\ => \data_in_C_reg_n_0_[12]\,
      \MOSI_reg_i_7__0_1\ => \data_in_C_reg_n_0_[13]\,
      \MOSI_reg_i_7__0_2\ => \data_in_C_reg_n_0_[14]\,
      \MOSI_reg_i_9__0_0\ => \data_in_C_reg_n_0_[15]\,
      Q(0) => \state__0_0\(2),
      SS(0) => O_n_0,
      clk => clk,
      data_out_C(15 downto 0) => data_out_C(31 downto 16),
      oversample_offset_C(7 downto 0) => oversample_offset_C(7 downto 0)
    );
D: entity work.cable_delay_tester_rhs_256_0_0_rhs_spi_master_2
     port map (
      E(0) => C_n_2,
      \FSM_onehot_state[14]_i_6\ => B_n_0,
      \FSM_onehot_state[14]_i_6_0\ => A_n_5,
      \FSM_sequential_state_reg[0]_0\ => start_reg_n_0,
      \FSM_sequential_state_reg[1]_0\ => D_n_33,
      \FSM_sequential_state_reg[2]_0\ => D_n_0,
      MISO_D => MISO_D,
      MOSI_D => MOSI_D,
      MOSI_reg_0(22) => \data_in_D_reg_n_0_[31]\,
      MOSI_reg_0(21) => \data_in_D_reg_n_0_[30]\,
      MOSI_reg_0(20) => \data_in_D_reg_n_0_[27]\,
      MOSI_reg_0(19) => \data_in_D_reg_n_0_[23]\,
      MOSI_reg_0(18) => \data_in_D_reg_n_0_[22]\,
      MOSI_reg_0(17) => \data_in_D_reg_n_0_[21]\,
      MOSI_reg_0(16) => \data_in_D_reg_n_0_[20]\,
      MOSI_reg_0(15) => \data_in_D_reg_n_0_[19]\,
      MOSI_reg_0(14) => \data_in_D_reg_n_0_[18]\,
      MOSI_reg_0(13) => \data_in_D_reg_n_0_[17]\,
      MOSI_reg_0(12) => \data_in_D_reg_n_0_[16]\,
      MOSI_reg_0(11) => \data_in_D_reg_n_0_[11]\,
      MOSI_reg_0(10) => \data_in_D_reg_n_0_[10]\,
      MOSI_reg_0(9) => \data_in_D_reg_n_0_[9]\,
      MOSI_reg_0(8) => \data_in_D_reg_n_0_[8]\,
      MOSI_reg_0(7) => \data_in_D_reg_n_0_[7]\,
      MOSI_reg_0(6) => \data_in_D_reg_n_0_[6]\,
      MOSI_reg_0(5) => \data_in_D_reg_n_0_[5]\,
      MOSI_reg_0(4) => \data_in_D_reg_n_0_[4]\,
      MOSI_reg_0(3) => \data_in_D_reg_n_0_[3]\,
      MOSI_reg_0(2) => \data_in_D_reg_n_0_[2]\,
      MOSI_reg_0(1) => \data_in_D_reg_n_0_[1]\,
      MOSI_reg_0(0) => \data_in_D_reg_n_0_[0]\,
      \MOSI_reg_i_7__1_0\ => \data_in_D_reg_n_0_[12]\,
      \MOSI_reg_i_7__1_1\ => \data_in_D_reg_n_0_[13]\,
      \MOSI_reg_i_7__1_2\ => \data_in_D_reg_n_0_[14]\,
      \MOSI_reg_i_9__1_0\ => \data_in_D_reg_n_0_[15]\,
      Q(0) => \state__0_0\(2),
      SS(0) => O_n_0,
      clk => clk,
      data_out_A(15 downto 0) => data_out_A(31 downto 16),
      data_out_B(15 downto 0) => data_out_B(31 downto 16),
      data_out_C(15 downto 0) => data_out_C(31 downto 16),
      data_out_D(15 downto 0) => data_out_D(31 downto 16),
      \data_out_reg[16]_0\ => D_n_32,
      \data_out_reg[17]_0\ => D_n_31,
      \data_out_reg[18]_0\ => D_n_30,
      \data_out_reg[19]_0\ => D_n_29,
      \data_out_reg[20]_0\ => D_n_28,
      \data_out_reg[21]_0\ => D_n_27,
      \data_out_reg[22]_0\ => D_n_26,
      \data_out_reg[23]_0\ => D_n_25,
      \data_out_reg[24]_0\ => D_n_24,
      \data_out_reg[25]_0\ => D_n_23,
      \data_out_reg[26]_0\ => D_n_22,
      \data_out_reg[27]_0\ => D_n_21,
      \data_out_reg[28]_0\ => D_n_20,
      \data_out_reg[29]_0\ => D_n_19,
      \data_out_reg[30]_0\ => D_n_18,
      \data_out_reg[31]_0\ => D_n_1,
      oversample_offset_D(7 downto 0) => oversample_offset_D(7 downto 0),
      zcheck_global_channel(1 downto 0) => zcheck_global_channel(5 downto 4)
    );
E: entity work.cable_delay_tester_rhs_256_0_0_rhs_spi_master_3
     port map (
      E(0) => F_n_2,
      \FSM_onehot_state[14]_i_2\ => G_n_1,
      \FSM_onehot_state[14]_i_2_0\ => D_n_0,
      \FSM_sequential_state_reg[0]_0\ => start_reg_n_0,
      \FSM_sequential_state_reg[1]_0\ => E_n_1,
      \FSM_sequential_state_reg[2]_0\ => E_n_0,
      MISO_E => MISO_E,
      MOSI_E => MOSI_E,
      MOSI_reg_0(22) => \data_in_E_reg_n_0_[31]\,
      MOSI_reg_0(21) => \data_in_E_reg_n_0_[30]\,
      MOSI_reg_0(20) => \data_in_E_reg_n_0_[27]\,
      MOSI_reg_0(19) => \data_in_E_reg_n_0_[23]\,
      MOSI_reg_0(18) => \data_in_E_reg_n_0_[22]\,
      MOSI_reg_0(17) => \data_in_E_reg_n_0_[21]\,
      MOSI_reg_0(16) => \data_in_E_reg_n_0_[20]\,
      MOSI_reg_0(15) => \data_in_E_reg_n_0_[19]\,
      MOSI_reg_0(14) => \data_in_E_reg_n_0_[18]\,
      MOSI_reg_0(13) => \data_in_E_reg_n_0_[17]\,
      MOSI_reg_0(12) => \data_in_E_reg_n_0_[16]\,
      MOSI_reg_0(11) => \data_in_E_reg_n_0_[11]\,
      MOSI_reg_0(10) => \data_in_E_reg_n_0_[10]\,
      MOSI_reg_0(9) => \data_in_E_reg_n_0_[9]\,
      MOSI_reg_0(8) => \data_in_E_reg_n_0_[8]\,
      MOSI_reg_0(7) => \data_in_E_reg_n_0_[7]\,
      MOSI_reg_0(6) => \data_in_E_reg_n_0_[6]\,
      MOSI_reg_0(5) => \data_in_E_reg_n_0_[5]\,
      MOSI_reg_0(4) => \data_in_E_reg_n_0_[4]\,
      MOSI_reg_0(3) => \data_in_E_reg_n_0_[3]\,
      MOSI_reg_0(2) => \data_in_E_reg_n_0_[2]\,
      MOSI_reg_0(1) => \data_in_E_reg_n_0_[1]\,
      MOSI_reg_0(0) => \data_in_E_reg_n_0_[0]\,
      \MOSI_reg_i_7__2_0\ => \data_in_E_reg_n_0_[12]\,
      \MOSI_reg_i_7__2_1\ => \data_in_E_reg_n_0_[13]\,
      \MOSI_reg_i_7__2_2\ => \data_in_E_reg_n_0_[14]\,
      \MOSI_reg_i_9__2_0\ => \data_in_E_reg_n_0_[15]\,
      Q(0) => \state__0_1\(2),
      SS(0) => O_n_0,
      clk => clk,
      data_out_E(15 downto 0) => data_out_E(31 downto 16),
      oversample_offset_E(7 downto 0) => oversample_offset_E(7 downto 0)
    );
F: entity work.cable_delay_tester_rhs_256_0_0_rhs_spi_master_4
     port map (
      E(0) => F_n_2,
      \FSM_sequential_state_reg[0]_0\ => start_reg_n_0,
      \FSM_sequential_state_reg[1]_0\ => F_n_1,
      MISO_F => MISO_F,
      MOSI_F => MOSI_F,
      MOSI_reg_0(22) => \data_in_F_reg_n_0_[31]\,
      MOSI_reg_0(21) => \data_in_F_reg_n_0_[30]\,
      MOSI_reg_0(20) => \data_in_F_reg_n_0_[27]\,
      MOSI_reg_0(19) => \data_in_F_reg_n_0_[23]\,
      MOSI_reg_0(18) => \data_in_F_reg_n_0_[22]\,
      MOSI_reg_0(17) => \data_in_F_reg_n_0_[21]\,
      MOSI_reg_0(16) => \data_in_F_reg_n_0_[20]\,
      MOSI_reg_0(15) => \data_in_F_reg_n_0_[19]\,
      MOSI_reg_0(14) => \data_in_F_reg_n_0_[18]\,
      MOSI_reg_0(13) => \data_in_F_reg_n_0_[17]\,
      MOSI_reg_0(12) => \data_in_F_reg_n_0_[16]\,
      MOSI_reg_0(11) => \data_in_F_reg_n_0_[11]\,
      MOSI_reg_0(10) => \data_in_F_reg_n_0_[10]\,
      MOSI_reg_0(9) => \data_in_F_reg_n_0_[9]\,
      MOSI_reg_0(8) => \data_in_F_reg_n_0_[8]\,
      MOSI_reg_0(7) => \data_in_F_reg_n_0_[7]\,
      MOSI_reg_0(6) => \data_in_F_reg_n_0_[6]\,
      MOSI_reg_0(5) => \data_in_F_reg_n_0_[5]\,
      MOSI_reg_0(4) => \data_in_F_reg_n_0_[4]\,
      MOSI_reg_0(3) => \data_in_F_reg_n_0_[3]\,
      MOSI_reg_0(2) => \data_in_F_reg_n_0_[2]\,
      MOSI_reg_0(1) => \data_in_F_reg_n_0_[1]\,
      MOSI_reg_0(0) => \data_in_F_reg_n_0_[0]\,
      \MOSI_reg_i_7__3_0\ => \data_in_F_reg_n_0_[12]\,
      \MOSI_reg_i_7__3_1\ => \data_in_F_reg_n_0_[13]\,
      \MOSI_reg_i_7__3_2\ => \data_in_F_reg_n_0_[14]\,
      \MOSI_reg_i_9__3_0\ => \data_in_F_reg_n_0_[15]\,
      Q(0) => \state__0_1\(2),
      SS(0) => O_n_0,
      clk => clk,
      data_out_F(15 downto 0) => data_out_F(31 downto 16),
      oversample_offset_F(7 downto 0) => oversample_offset_F(7 downto 0)
    );
\FSM_onehot_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => record_start,
      I2 => config_start,
      I3 => \FSM_onehot_state_reg_n_0_[0]\,
      I4 => zcheck_start,
      O => \FSM_onehot_state[0]_i_1_n_0\
    );
\FSM_onehot_state[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_state[17]_i_3_n_0\,
      I1 => \FSM_onehot_state_reg_n_0_[13]\,
      I2 => \FSM_onehot_state_reg_n_0_[16]\,
      I3 => \FSM_onehot_state_reg_n_0_[8]\,
      I4 => \FSM_onehot_state[17]_i_4_n_0\,
      I5 => \FSM_onehot_state[17]_i_5_n_0\,
      O => \FSM_onehot_state[17]_i_1_n_0\
    );
\FSM_onehot_state[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[14]\,
      I1 => \FSM_onehot_state_reg_n_0_[15]\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \FSM_onehot_state_reg_n_0_[9]\,
      I5 => \FSM_onehot_state[17]_i_8_n_0\,
      O => \FSM_onehot_state[17]_i_3_n_0\
    );
\FSM_onehot_state[17]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[2]\,
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => \FSM_onehot_state_reg_n_0_[6]\,
      I3 => \FSM_onehot_state_reg_n_0_[4]\,
      O => \FSM_onehot_state[17]_i_4_n_0\
    );
\FSM_onehot_state[17]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in16_in,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => \FSM_onehot_state_reg_n_0_[17]\,
      I3 => \FSM_onehot_state_reg_n_0_[12]\,
      O => \FSM_onehot_state[17]_i_5_n_0\
    );
\FSM_onehot_state[17]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[10]\,
      I1 => \FSM_onehot_state_reg_n_0_[11]\,
      O => \FSM_onehot_state[17]_i_8_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_state[17]_i_1_n_0\,
      D => \FSM_onehot_state[0]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[0]\,
      R => O_n_0
    );
\FSM_onehot_state_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_state[17]_i_1_n_0\,
      D => L_n_9,
      Q => \FSM_onehot_state_reg_n_0_[10]\,
      R => O_n_0
    );
\FSM_onehot_state_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_state[17]_i_1_n_0\,
      D => L_n_8,
      Q => \FSM_onehot_state_reg_n_0_[11]\,
      R => O_n_0
    );
\FSM_onehot_state_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_state[17]_i_1_n_0\,
      D => M_n_1,
      Q => \FSM_onehot_state_reg_n_0_[12]\,
      R => O_n_0
    );
\FSM_onehot_state_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_state[17]_i_1_n_0\,
      D => P_n_1,
      Q => \FSM_onehot_state_reg_n_0_[13]\,
      R => O_n_0
    );
\FSM_onehot_state_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_state[17]_i_1_n_0\,
      D => M_n_0,
      Q => \FSM_onehot_state_reg_n_0_[14]\,
      R => O_n_0
    );
\FSM_onehot_state_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_state[17]_i_1_n_0\,
      D => L_n_7,
      Q => \FSM_onehot_state_reg_n_0_[15]\,
      R => O_n_0
    );
\FSM_onehot_state_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_state[17]_i_1_n_0\,
      D => P_n_0,
      Q => \FSM_onehot_state_reg_n_0_[16]\,
      R => O_n_0
    );
\FSM_onehot_state_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_state[17]_i_1_n_0\,
      D => L_n_6,
      Q => \FSM_onehot_state_reg_n_0_[17]\,
      R => O_n_0
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_state[17]_i_1_n_0\,
      D => \FSM_onehot_state_reg_n_0_[9]\,
      Q => \FSM_onehot_state_reg_n_0_[1]\,
      S => O_n_0
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_state[17]_i_1_n_0\,
      D => P_n_4,
      Q => \FSM_onehot_state_reg_n_0_[2]\,
      R => O_n_0
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_state[17]_i_1_n_0\,
      D => M_n_3,
      Q => \FSM_onehot_state_reg_n_0_[3]\,
      R => O_n_0
    );
\FSM_onehot_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_state[17]_i_1_n_0\,
      D => L_n_11,
      Q => \FSM_onehot_state_reg_n_0_[4]\,
      R => O_n_0
    );
\FSM_onehot_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_state[17]_i_1_n_0\,
      D => M_n_2,
      Q => \FSM_onehot_state_reg_n_0_[5]\,
      R => O_n_0
    );
\FSM_onehot_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_state[17]_i_1_n_0\,
      D => L_n_10,
      Q => \FSM_onehot_state_reg_n_0_[6]\,
      R => O_n_0
    );
\FSM_onehot_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_state[17]_i_1_n_0\,
      D => P_n_3,
      Q => p_0_in16_in,
      R => O_n_0
    );
\FSM_onehot_state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_state[17]_i_1_n_0\,
      D => P_n_2,
      Q => \FSM_onehot_state_reg_n_0_[8]\,
      R => O_n_0
    );
\FSM_onehot_state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_state[17]_i_1_n_0\,
      D => \^done\,
      Q => \FSM_onehot_state_reg_n_0_[9]\,
      R => O_n_0
    );
G: entity work.cable_delay_tester_rhs_256_0_0_rhs_spi_master_5
     port map (
      E(0) => N_n_3,
      \FSM_onehot_state[14]_i_6\(2 downto 0) => \state__0_2\(2 downto 0),
      \FSM_onehot_state[16]_i_3\ => B_n_0,
      \FSM_onehot_state[16]_i_3_0\ => I_n_1,
      \FSM_sequential_state_reg[0]_0\ => start_reg_n_0,
      \FSM_sequential_state_reg[2]_0\ => G_n_0,
      \FSM_sequential_state_reg[2]_1\ => G_n_1,
      MISO_G => MISO_G,
      MOSI_G => MOSI_G,
      MOSI_reg_0(22) => \data_in_G_reg_n_0_[31]\,
      MOSI_reg_0(21) => \data_in_G_reg_n_0_[30]\,
      MOSI_reg_0(20) => \data_in_G_reg_n_0_[27]\,
      MOSI_reg_0(19) => \data_in_G_reg_n_0_[23]\,
      MOSI_reg_0(18) => \data_in_G_reg_n_0_[22]\,
      MOSI_reg_0(17) => \data_in_G_reg_n_0_[21]\,
      MOSI_reg_0(16) => \data_in_G_reg_n_0_[20]\,
      MOSI_reg_0(15) => \data_in_G_reg_n_0_[19]\,
      MOSI_reg_0(14) => \data_in_G_reg_n_0_[18]\,
      MOSI_reg_0(13) => \data_in_G_reg_n_0_[17]\,
      MOSI_reg_0(12) => \data_in_G_reg_n_0_[16]\,
      MOSI_reg_0(11) => \data_in_G_reg_n_0_[11]\,
      MOSI_reg_0(10) => \data_in_G_reg_n_0_[10]\,
      MOSI_reg_0(9) => \data_in_G_reg_n_0_[9]\,
      MOSI_reg_0(8) => \data_in_G_reg_n_0_[8]\,
      MOSI_reg_0(7) => \data_in_G_reg_n_0_[7]\,
      MOSI_reg_0(6) => \data_in_G_reg_n_0_[6]\,
      MOSI_reg_0(5) => \data_in_G_reg_n_0_[5]\,
      MOSI_reg_0(4) => \data_in_G_reg_n_0_[4]\,
      MOSI_reg_0(3) => \data_in_G_reg_n_0_[3]\,
      MOSI_reg_0(2) => \data_in_G_reg_n_0_[2]\,
      MOSI_reg_0(1) => \data_in_G_reg_n_0_[1]\,
      MOSI_reg_0(0) => \data_in_G_reg_n_0_[0]\,
      \MOSI_reg_i_7__4_0\ => \data_in_G_reg_n_0_[12]\,
      \MOSI_reg_i_7__4_1\ => \data_in_G_reg_n_0_[13]\,
      \MOSI_reg_i_7__4_2\ => \data_in_G_reg_n_0_[14]\,
      \MOSI_reg_i_9__4_0\ => \data_in_G_reg_n_0_[15]\,
      Q(0) => \state__0_5\(2),
      SS(0) => O_n_0,
      clk => clk,
      data_out_G(15 downto 0) => data_out_G(31 downto 16),
      oversample_offset_G(7 downto 0) => oversample_offset_G(7 downto 0)
    );
H: entity work.cable_delay_tester_rhs_256_0_0_rhs_spi_master_6
     port map (
      E(0) => A_n_4,
      \FSM_onehot_state[16]_i_2\(0) => \state__0\(2),
      \FSM_onehot_state[16]_i_2_0\ => M_n_6,
      \FSM_onehot_state[16]_i_2_1\ => E_n_1,
      \FSM_sequential_state_reg[0]_0\ => start_reg_n_0,
      \FSM_sequential_state_reg[2]_0\ => H_n_0,
      MISO_H => MISO_H,
      MOSI_H => MOSI_H,
      MOSI_reg_0(22) => \data_in_H_reg_n_0_[31]\,
      MOSI_reg_0(21) => \data_in_H_reg_n_0_[30]\,
      MOSI_reg_0(20) => \data_in_H_reg_n_0_[27]\,
      MOSI_reg_0(19) => \data_in_H_reg_n_0_[23]\,
      MOSI_reg_0(18) => \data_in_H_reg_n_0_[22]\,
      MOSI_reg_0(17) => \data_in_H_reg_n_0_[21]\,
      MOSI_reg_0(16) => \data_in_H_reg_n_0_[20]\,
      MOSI_reg_0(15) => \data_in_H_reg_n_0_[19]\,
      MOSI_reg_0(14) => \data_in_H_reg_n_0_[18]\,
      MOSI_reg_0(13) => \data_in_H_reg_n_0_[17]\,
      MOSI_reg_0(12) => \data_in_H_reg_n_0_[16]\,
      MOSI_reg_0(11) => \data_in_H_reg_n_0_[11]\,
      MOSI_reg_0(10) => \data_in_H_reg_n_0_[10]\,
      MOSI_reg_0(9) => \data_in_H_reg_n_0_[9]\,
      MOSI_reg_0(8) => \data_in_H_reg_n_0_[8]\,
      MOSI_reg_0(7) => \data_in_H_reg_n_0_[7]\,
      MOSI_reg_0(6) => \data_in_H_reg_n_0_[6]\,
      MOSI_reg_0(5) => \data_in_H_reg_n_0_[5]\,
      MOSI_reg_0(4) => \data_in_H_reg_n_0_[4]\,
      MOSI_reg_0(3) => \data_in_H_reg_n_0_[3]\,
      MOSI_reg_0(2) => \data_in_H_reg_n_0_[2]\,
      MOSI_reg_0(1) => \data_in_H_reg_n_0_[1]\,
      MOSI_reg_0(0) => \data_in_H_reg_n_0_[0]\,
      \MOSI_reg_i_7__5_0\ => \data_in_H_reg_n_0_[12]\,
      \MOSI_reg_i_7__5_1\ => \data_in_H_reg_n_0_[13]\,
      \MOSI_reg_i_7__5_2\ => \data_in_H_reg_n_0_[14]\,
      \MOSI_reg_i_9__5_0\ => \data_in_H_reg_n_0_[15]\,
      Q(2 downto 0) => \state__0_2\(2 downto 0),
      SS(0) => O_n_0,
      clk => clk,
      data_out_E(15 downto 0) => data_out_E(31 downto 16),
      data_out_F(15 downto 0) => data_out_F(31 downto 16),
      data_out_G(15 downto 0) => data_out_G(31 downto 16),
      data_out_H(15 downto 0) => data_out_H(31 downto 16),
      \data_out_reg[16]_0\ => H_n_35,
      \data_out_reg[17]_0\ => H_n_34,
      \data_out_reg[18]_0\ => H_n_33,
      \data_out_reg[19]_0\ => H_n_32,
      \data_out_reg[20]_0\ => H_n_31,
      \data_out_reg[21]_0\ => H_n_30,
      \data_out_reg[22]_0\ => H_n_29,
      \data_out_reg[23]_0\ => H_n_28,
      \data_out_reg[24]_0\ => H_n_27,
      \data_out_reg[25]_0\ => H_n_26,
      \data_out_reg[26]_0\ => H_n_25,
      \data_out_reg[27]_0\ => H_n_24,
      \data_out_reg[28]_0\ => H_n_23,
      \data_out_reg[29]_0\ => H_n_22,
      \data_out_reg[30]_0\ => H_n_21,
      \data_out_reg[31]_0\ => H_n_4,
      oversample_offset_H(7 downto 0) => oversample_offset_H(7 downto 0),
      zcheck_global_channel(1 downto 0) => zcheck_global_channel(5 downto 4)
    );
I: entity work.cable_delay_tester_rhs_256_0_0_rhs_spi_master_7
     port map (
      E(0) => I_n_2,
      \FSM_sequential_state_reg[0]_0\ => start_reg_n_0,
      \FSM_sequential_state_reg[1]_0\ => I_n_1,
      MISO_I => MISO_I,
      MOSI_I => MOSI_I,
      MOSI_reg_0(22) => \data_in_I_reg_n_0_[31]\,
      MOSI_reg_0(21) => \data_in_I_reg_n_0_[30]\,
      MOSI_reg_0(20) => \data_in_I_reg_n_0_[27]\,
      MOSI_reg_0(19) => \data_in_I_reg_n_0_[23]\,
      MOSI_reg_0(18) => \data_in_I_reg_n_0_[22]\,
      MOSI_reg_0(17) => \data_in_I_reg_n_0_[21]\,
      MOSI_reg_0(16) => \data_in_I_reg_n_0_[20]\,
      MOSI_reg_0(15) => \data_in_I_reg_n_0_[19]\,
      MOSI_reg_0(14) => \data_in_I_reg_n_0_[18]\,
      MOSI_reg_0(13) => \data_in_I_reg_n_0_[17]\,
      MOSI_reg_0(12) => \data_in_I_reg_n_0_[16]\,
      MOSI_reg_0(11) => \data_in_I_reg_n_0_[11]\,
      MOSI_reg_0(10) => \data_in_I_reg_n_0_[10]\,
      MOSI_reg_0(9) => \data_in_I_reg_n_0_[9]\,
      MOSI_reg_0(8) => \data_in_I_reg_n_0_[8]\,
      MOSI_reg_0(7) => \data_in_I_reg_n_0_[7]\,
      MOSI_reg_0(6) => \data_in_I_reg_n_0_[6]\,
      MOSI_reg_0(5) => \data_in_I_reg_n_0_[5]\,
      MOSI_reg_0(4) => \data_in_I_reg_n_0_[4]\,
      MOSI_reg_0(3) => \data_in_I_reg_n_0_[3]\,
      MOSI_reg_0(2) => \data_in_I_reg_n_0_[2]\,
      MOSI_reg_0(1) => \data_in_I_reg_n_0_[1]\,
      MOSI_reg_0(0) => \data_in_I_reg_n_0_[0]\,
      \MOSI_reg_i_7__6_0\ => \data_in_I_reg_n_0_[12]\,
      \MOSI_reg_i_7__6_1\ => \data_in_I_reg_n_0_[13]\,
      \MOSI_reg_i_7__6_2\ => \data_in_I_reg_n_0_[14]\,
      \MOSI_reg_i_9__6_0\ => \data_in_I_reg_n_0_[15]\,
      Q(0) => \state__0_3\(2),
      SS(0) => O_n_0,
      clk => clk,
      data_out_I(15 downto 0) => data_out_I(31 downto 16),
      oversample_offset_I(7 downto 0) => oversample_offset_I(7 downto 0)
    );
J: entity work.cable_delay_tester_rhs_256_0_0_rhs_spi_master_8
     port map (
      \FSM_sequential_state_reg[0]_0\ => start_reg_n_0,
      \FSM_sequential_state_reg[1]_0\ => J_n_0,
      MISO_J => MISO_J,
      MOSI_J => MOSI_J,
      \MOSI_reg_i_7__7_0\ => \data_in_J_reg_n_0_[12]\,
      \MOSI_reg_i_7__7_1\ => \data_in_J_reg_n_0_[13]\,
      \MOSI_reg_i_7__7_2\ => \data_in_J_reg_n_0_[14]\,
      \MOSI_reg_i_9__7_0\ => \data_in_J_reg_n_0_[15]\,
      Q(22) => \data_in_J_reg_n_0_[31]\,
      Q(21) => \data_in_J_reg_n_0_[30]\,
      Q(20) => \data_in_J_reg_n_0_[27]\,
      Q(19) => \data_in_J_reg_n_0_[23]\,
      Q(18) => \data_in_J_reg_n_0_[22]\,
      Q(17) => \data_in_J_reg_n_0_[21]\,
      Q(16) => \data_in_J_reg_n_0_[20]\,
      Q(15) => \data_in_J_reg_n_0_[19]\,
      Q(14) => \data_in_J_reg_n_0_[18]\,
      Q(13) => \data_in_J_reg_n_0_[17]\,
      Q(12) => \data_in_J_reg_n_0_[16]\,
      Q(11) => \data_in_J_reg_n_0_[11]\,
      Q(10) => \data_in_J_reg_n_0_[10]\,
      Q(9) => \data_in_J_reg_n_0_[9]\,
      Q(8) => \data_in_J_reg_n_0_[8]\,
      Q(7) => \data_in_J_reg_n_0_[7]\,
      Q(6) => \data_in_J_reg_n_0_[6]\,
      Q(5) => \data_in_J_reg_n_0_[5]\,
      Q(4) => \data_in_J_reg_n_0_[4]\,
      Q(3) => \data_in_J_reg_n_0_[3]\,
      Q(2) => \data_in_J_reg_n_0_[2]\,
      Q(1) => \data_in_J_reg_n_0_[1]\,
      Q(0) => \data_in_J_reg_n_0_[0]\,
      SS(0) => O_n_0,
      clk => clk,
      data_out_J(15 downto 0) => data_out_J(31 downto 16),
      oversample_offset_J(7 downto 0) => oversample_offset_J(7 downto 0)
    );
K: entity work.cable_delay_tester_rhs_256_0_0_rhs_spi_master_9
     port map (
      E(0) => K_n_2,
      \FSM_sequential_state_reg[0]_0\ => start_reg_n_0,
      \FSM_sequential_state_reg[1]_0\ => K_n_1,
      MISO_K => MISO_K,
      MOSI_K => MOSI_K,
      MOSI_reg_0(22) => \data_in_K_reg_n_0_[31]\,
      MOSI_reg_0(21) => \data_in_K_reg_n_0_[30]\,
      MOSI_reg_0(20) => \data_in_K_reg_n_0_[27]\,
      MOSI_reg_0(19) => \data_in_K_reg_n_0_[23]\,
      MOSI_reg_0(18) => \data_in_K_reg_n_0_[22]\,
      MOSI_reg_0(17) => \data_in_K_reg_n_0_[21]\,
      MOSI_reg_0(16) => \data_in_K_reg_n_0_[20]\,
      MOSI_reg_0(15) => \data_in_K_reg_n_0_[19]\,
      MOSI_reg_0(14) => \data_in_K_reg_n_0_[18]\,
      MOSI_reg_0(13) => \data_in_K_reg_n_0_[17]\,
      MOSI_reg_0(12) => \data_in_K_reg_n_0_[16]\,
      MOSI_reg_0(11) => \data_in_K_reg_n_0_[11]\,
      MOSI_reg_0(10) => \data_in_K_reg_n_0_[10]\,
      MOSI_reg_0(9) => \data_in_K_reg_n_0_[9]\,
      MOSI_reg_0(8) => \data_in_K_reg_n_0_[8]\,
      MOSI_reg_0(7) => \data_in_K_reg_n_0_[7]\,
      MOSI_reg_0(6) => \data_in_K_reg_n_0_[6]\,
      MOSI_reg_0(5) => \data_in_K_reg_n_0_[5]\,
      MOSI_reg_0(4) => \data_in_K_reg_n_0_[4]\,
      MOSI_reg_0(3) => \data_in_K_reg_n_0_[3]\,
      MOSI_reg_0(2) => \data_in_K_reg_n_0_[2]\,
      MOSI_reg_0(1) => \data_in_K_reg_n_0_[1]\,
      MOSI_reg_0(0) => \data_in_K_reg_n_0_[0]\,
      \MOSI_reg_i_7__8_0\ => \data_in_K_reg_n_0_[12]\,
      \MOSI_reg_i_7__8_1\ => \data_in_K_reg_n_0_[13]\,
      \MOSI_reg_i_7__8_2\ => \data_in_K_reg_n_0_[14]\,
      \MOSI_reg_i_9__8_0\ => \data_in_K_reg_n_0_[15]\,
      Q(0) => \state__0_4\(2),
      SS(0) => O_n_0,
      clk => clk,
      data_out_K(15 downto 0) => data_out_K(31 downto 16),
      oversample_offset_K(7 downto 0) => oversample_offset_K(7 downto 0)
    );
L: entity work.cable_delay_tester_rhs_256_0_0_rhs_spi_master_10
     port map (
      D(5) => L_n_6,
      D(4) => L_n_7,
      D(3) => L_n_8,
      D(2) => L_n_9,
      D(1) => L_n_10,
      D(0) => L_n_11,
      E(0) => L_n_17,
      \FSM_onehot_state[14]_i_2\(0) => K_n_2,
      \FSM_onehot_state[14]_i_2_0\(0) => \state__0_4\(2),
      \FSM_onehot_state[14]_i_2_1\ => I_n_1,
      \FSM_onehot_state_reg[14]\ => L_n_0,
      \FSM_onehot_state_reg[17]\(3) => \zcheck_cycle_counter_reg_n_0_[3]\,
      \FSM_onehot_state_reg[17]\(2) => \zcheck_cycle_counter_reg_n_0_[2]\,
      \FSM_onehot_state_reg[17]\(1) => \zcheck_cycle_counter_reg_n_0_[1]\,
      \FSM_onehot_state_reg[17]\(0) => \zcheck_cycle_counter_reg_n_0_[0]\,
      \FSM_onehot_state_reg[17]_0\(4) => \zcheck_dac_command_counter_reg_n_0_[4]\,
      \FSM_onehot_state_reg[17]_0\(3) => \zcheck_dac_command_counter_reg_n_0_[3]\,
      \FSM_onehot_state_reg[17]_0\(2) => \zcheck_dac_command_counter_reg_n_0_[2]\,
      \FSM_onehot_state_reg[17]_0\(1) => \zcheck_dac_command_counter_reg_n_0_[1]\,
      \FSM_onehot_state_reg[17]_0\(0) => \zcheck_dac_command_counter_reg_n_0_[0]\,
      \FSM_onehot_state_reg[1]\ => L_n_3,
      \FSM_onehot_state_reg[1]_0\ => L_n_5,
      \FSM_onehot_state_reg[1]_1\(0) => L_n_20,
      \FSM_onehot_state_reg[3]\ => L_n_2,
      \FSM_onehot_state_reg[4]\ => P_n_5,
      \FSM_onehot_state_reg[5]\ => L_n_23,
      \FSM_onehot_state_reg[5]_0\ => L_n_62,
      \FSM_sequential_state_reg[0]_0\ => start_reg_n_0,
      \FSM_sequential_state_reg[1]_0\ => L_n_61,
      \FSM_sequential_state_reg[2]_0\ => L_n_25,
      MISO_L => MISO_L,
      MOSI_L => MOSI_L,
      MOSI_reg_0(22) => \data_in_L_reg_n_0_[31]\,
      MOSI_reg_0(21) => \data_in_L_reg_n_0_[30]\,
      MOSI_reg_0(20) => \data_in_L_reg_n_0_[27]\,
      MOSI_reg_0(19) => \data_in_L_reg_n_0_[23]\,
      MOSI_reg_0(18) => \data_in_L_reg_n_0_[22]\,
      MOSI_reg_0(17) => \data_in_L_reg_n_0_[21]\,
      MOSI_reg_0(16) => \data_in_L_reg_n_0_[20]\,
      MOSI_reg_0(15) => \data_in_L_reg_n_0_[19]\,
      MOSI_reg_0(14) => \data_in_L_reg_n_0_[18]\,
      MOSI_reg_0(13) => \data_in_L_reg_n_0_[17]\,
      MOSI_reg_0(12) => \data_in_L_reg_n_0_[16]\,
      MOSI_reg_0(11) => \data_in_L_reg_n_0_[11]\,
      MOSI_reg_0(10) => \data_in_L_reg_n_0_[10]\,
      MOSI_reg_0(9) => \data_in_L_reg_n_0_[9]\,
      MOSI_reg_0(8) => \data_in_L_reg_n_0_[8]\,
      MOSI_reg_0(7) => \data_in_L_reg_n_0_[7]\,
      MOSI_reg_0(6) => \data_in_L_reg_n_0_[6]\,
      MOSI_reg_0(5) => \data_in_L_reg_n_0_[5]\,
      MOSI_reg_0(4) => \data_in_L_reg_n_0_[4]\,
      MOSI_reg_0(3) => \data_in_L_reg_n_0_[3]\,
      MOSI_reg_0(2) => \data_in_L_reg_n_0_[2]\,
      MOSI_reg_0(1) => \data_in_L_reg_n_0_[1]\,
      MOSI_reg_0(0) => \data_in_L_reg_n_0_[0]\,
      \MOSI_reg_i_7__9_0\ => \data_in_L_reg_n_0_[12]\,
      \MOSI_reg_i_7__9_1\ => \data_in_L_reg_n_0_[13]\,
      \MOSI_reg_i_7__9_2\ => \data_in_L_reg_n_0_[14]\,
      \MOSI_reg_i_9__9_0\ => \data_in_L_reg_n_0_[15]\,
      Q(8) => \FSM_onehot_state_reg_n_0_[14]\,
      Q(7) => \FSM_onehot_state_reg_n_0_[12]\,
      Q(6) => \FSM_onehot_state_reg_n_0_[11]\,
      Q(5) => \FSM_onehot_state_reg_n_0_[10]\,
      Q(4) => \FSM_onehot_state_reg_n_0_[5]\,
      Q(3) => \FSM_onehot_state_reg_n_0_[4]\,
      Q(2) => \FSM_onehot_state_reg_n_0_[3]\,
      Q(1) => \FSM_onehot_state_reg_n_0_[1]\,
      Q(0) => \FSM_onehot_state_reg_n_0_[0]\,
      SS(0) => O_n_0,
      \channel[7]_i_7_0\(0) => I_n_2,
      \channel[7]_i_7_1\(0) => \state__0_3\(2),
      \channel[7]_i_7_2\ => K_n_1,
      \channel[7]_i_7_3\ => B_n_0,
      \channel_reg[0]\ => L_n_26,
      \channel_reg[0]_0\ => L_n_27,
      \channel_reg[0]_1\ => L_n_28,
      \channel_reg[1]\(0) => L_n_18,
      \channel_reg[1]_0\ => M_n_6,
      \channel_reg[1]_1\ => C_n_1,
      \channel_reg[1]_2\ => J_n_0,
      \channel_reg[1]_3\ => F_n_1,
      \channel_reg[1]_4\ => N_n_0,
      \channel_reg[2]\ => L_n_14,
      \channel_reg[2]_0\ => L_n_15,
      \channel_reg[2]_1\ => L_n_22,
      \channel_reg[2]_2\ => L_n_24,
      \channel_reg[4]\ => L_n_4,
      \channel_reg[5]\ => L_n_16,
      \channel_reg[7]\ => L_n_1,
      \channel_reg[7]_0\ => L_n_12,
      \channel_reg[7]_1\ => L_n_19,
      clk => clk,
      config_start => config_start,
      data_out_I(15 downto 0) => data_out_I(31 downto 16),
      data_out_J(15 downto 0) => data_out_J(31 downto 16),
      data_out_K(15 downto 0) => data_out_K(31 downto 16),
      data_out_L(15 downto 0) => data_out_L(31 downto 16),
      \data_out_reg[16]_0\ => L_n_60,
      \data_out_reg[17]_0\ => L_n_59,
      \data_out_reg[18]_0\ => L_n_58,
      \data_out_reg[19]_0\ => L_n_57,
      \data_out_reg[20]_0\ => L_n_56,
      \data_out_reg[21]_0\ => L_n_55,
      \data_out_reg[22]_0\ => L_n_54,
      \data_out_reg[23]_0\ => L_n_53,
      \data_out_reg[24]_0\ => L_n_52,
      \data_out_reg[25]_0\ => L_n_51,
      \data_out_reg[26]_0\ => L_n_50,
      \data_out_reg[27]_0\ => L_n_49,
      \data_out_reg[28]_0\ => L_n_48,
      \data_out_reg[29]_0\ => L_n_47,
      \data_out_reg[30]_0\ => L_n_46,
      \data_out_reg[31]_0\ => L_n_29,
      fifo_write_en => fifo_write_en,
      fifo_write_en_reg => M_n_4,
      fifo_write_en_reg_0 => \^channel_out\(4),
      fifo_write_en_reg_1 => \fifo_load_index_reg_n_0_[4]\,
      oversample_offset_L(7 downto 0) => oversample_offset_L(7 downto 0),
      record_start => record_start,
      rstn => rstn,
      \zcheck_dac_command_counter_reg[0]\ => \^channel_out\(1),
      \zcheck_dac_command_counter_reg[0]_0\ => \^channel_out\(3),
      \zcheck_dac_command_counter_reg[0]_1\ => \^channel_out\(2),
      \zcheck_dac_command_counter_reg[0]_2\ => \^channel_out\(0),
      \zcheck_dac_command_counter_reg[0]_3\ => \^channel_out\(7),
      \zcheck_dac_command_counter_reg[0]_4\ => \^channel_out\(6),
      \zcheck_dac_command_counter_reg[0]_5\ => \^channel_out\(5),
      \zcheck_dac_command_counter_reg[4]\ => L_n_21,
      zcheck_global_channel(1 downto 0) => zcheck_global_channel(5 downto 4),
      zcheck_start => zcheck_start
    );
M: entity work.cable_delay_tester_rhs_256_0_0_rhs_spi_master_11
     port map (
      D(3) => M_n_0,
      D(2) => M_n_1,
      D(1) => M_n_2,
      D(0) => M_n_3,
      E(0) => M_n_5,
      \FSM_onehot_state_reg[14]\ => L_n_25,
      \FSM_onehot_state_reg[14]_0\ => N_n_1,
      \FSM_onehot_state_reg[14]_1\ => O_n_1,
      \FSM_onehot_state_reg[14]_2\ => E_n_0,
      \FSM_onehot_state_reg[5]\ => M_n_4,
      \FSM_sequential_state_reg[0]_0\ => start_reg_n_0,
      \FSM_sequential_state_reg[1]_0\ => M_n_6,
      MISO_M => MISO_M,
      MOSI_M => MOSI_M,
      MOSI_reg_0(22) => \data_in_M_reg_n_0_[31]\,
      MOSI_reg_0(21) => \data_in_M_reg_n_0_[30]\,
      MOSI_reg_0(20) => \data_in_M_reg_n_0_[27]\,
      MOSI_reg_0(19) => \data_in_M_reg_n_0_[23]\,
      MOSI_reg_0(18) => \data_in_M_reg_n_0_[22]\,
      MOSI_reg_0(17) => \data_in_M_reg_n_0_[21]\,
      MOSI_reg_0(16) => \data_in_M_reg_n_0_[20]\,
      MOSI_reg_0(15) => \data_in_M_reg_n_0_[19]\,
      MOSI_reg_0(14) => \data_in_M_reg_n_0_[18]\,
      MOSI_reg_0(13) => \data_in_M_reg_n_0_[17]\,
      MOSI_reg_0(12) => \data_in_M_reg_n_0_[16]\,
      MOSI_reg_0(11) => \data_in_M_reg_n_0_[11]\,
      MOSI_reg_0(10) => \data_in_M_reg_n_0_[10]\,
      MOSI_reg_0(9) => \data_in_M_reg_n_0_[9]\,
      MOSI_reg_0(8) => \data_in_M_reg_n_0_[8]\,
      MOSI_reg_0(7) => \data_in_M_reg_n_0_[7]\,
      MOSI_reg_0(6) => \data_in_M_reg_n_0_[6]\,
      MOSI_reg_0(5) => \data_in_M_reg_n_0_[5]\,
      MOSI_reg_0(4) => \data_in_M_reg_n_0_[4]\,
      MOSI_reg_0(3) => \data_in_M_reg_n_0_[3]\,
      MOSI_reg_0(2) => \data_in_M_reg_n_0_[2]\,
      MOSI_reg_0(1) => \data_in_M_reg_n_0_[1]\,
      MOSI_reg_0(0) => \data_in_M_reg_n_0_[0]\,
      \MOSI_reg_i_7__10_0\ => \data_in_M_reg_n_0_[12]\,
      \MOSI_reg_i_7__10_1\ => \data_in_M_reg_n_0_[13]\,
      \MOSI_reg_i_7__10_2\ => \data_in_M_reg_n_0_[14]\,
      \MOSI_reg_i_9__10_0\ => \data_in_M_reg_n_0_[15]\,
      Q(8) => \FSM_onehot_state_reg_n_0_[16]\,
      Q(7) => \FSM_onehot_state_reg_n_0_[14]\,
      Q(6) => \FSM_onehot_state_reg_n_0_[13]\,
      Q(5) => \FSM_onehot_state_reg_n_0_[12]\,
      Q(4) => \FSM_onehot_state_reg_n_0_[8]\,
      Q(3) => \FSM_onehot_state_reg_n_0_[5]\,
      Q(2) => \FSM_onehot_state_reg_n_0_[3]\,
      Q(1) => \FSM_onehot_state_reg_n_0_[2]\,
      Q(0) => \FSM_onehot_state_reg_n_0_[1]\,
      SS(0) => O_n_0,
      clk => clk,
      data_out_M(15 downto 0) => data_out_M(31 downto 16),
      \fifo_data_in_reg[0]\ => L_n_24,
      \fifo_data_in_reg[0]_0\ => L_n_14,
      oversample_offset_M(7 downto 0) => oversample_offset_M(7 downto 0),
      rstn => rstn,
      zcheck_global_channel(0) => zcheck_global_channel(8)
    );
N: entity work.cable_delay_tester_rhs_256_0_0_rhs_spi_master_12
     port map (
      E(0) => N_n_3,
      \FSM_onehot_state[14]_i_2\(2 downto 0) => \state__0_6\(2 downto 0),
      \FSM_sequential_state_reg[0]_0\ => start_reg_n_0,
      \FSM_sequential_state_reg[2]_0\ => N_n_0,
      \FSM_sequential_state_reg[2]_1\ => N_n_1,
      MISO_N => MISO_N,
      MOSI_N => MOSI_N,
      MOSI_reg_0(22) => \data_in_N_reg_n_0_[31]\,
      MOSI_reg_0(21) => \data_in_N_reg_n_0_[30]\,
      MOSI_reg_0(20) => \data_in_N_reg_n_0_[27]\,
      MOSI_reg_0(19) => \data_in_N_reg_n_0_[23]\,
      MOSI_reg_0(18) => \data_in_N_reg_n_0_[22]\,
      MOSI_reg_0(17) => \data_in_N_reg_n_0_[21]\,
      MOSI_reg_0(16) => \data_in_N_reg_n_0_[20]\,
      MOSI_reg_0(15) => \data_in_N_reg_n_0_[19]\,
      MOSI_reg_0(14) => \data_in_N_reg_n_0_[18]\,
      MOSI_reg_0(13) => \data_in_N_reg_n_0_[17]\,
      MOSI_reg_0(12) => \data_in_N_reg_n_0_[16]\,
      MOSI_reg_0(11) => \data_in_N_reg_n_0_[11]\,
      MOSI_reg_0(10) => \data_in_N_reg_n_0_[10]\,
      MOSI_reg_0(9) => \data_in_N_reg_n_0_[9]\,
      MOSI_reg_0(8) => \data_in_N_reg_n_0_[8]\,
      MOSI_reg_0(7) => \data_in_N_reg_n_0_[7]\,
      MOSI_reg_0(6) => \data_in_N_reg_n_0_[6]\,
      MOSI_reg_0(5) => \data_in_N_reg_n_0_[5]\,
      MOSI_reg_0(4) => \data_in_N_reg_n_0_[4]\,
      MOSI_reg_0(3) => \data_in_N_reg_n_0_[3]\,
      MOSI_reg_0(2) => \data_in_N_reg_n_0_[2]\,
      MOSI_reg_0(1) => \data_in_N_reg_n_0_[1]\,
      MOSI_reg_0(0) => \data_in_N_reg_n_0_[0]\,
      \MOSI_reg_i_7__11_0\ => \data_in_N_reg_n_0_[12]\,
      \MOSI_reg_i_7__11_1\ => \data_in_N_reg_n_0_[13]\,
      \MOSI_reg_i_7__11_2\ => \data_in_N_reg_n_0_[14]\,
      \MOSI_reg_i_9__11_0\ => \data_in_N_reg_n_0_[15]\,
      Q(0) => \state__0_5\(2),
      SS(0) => O_n_0,
      \channel[7]_i_7\ => G_n_1,
      \channel[7]_i_7_0\ => E_n_1,
      \channel[7]_i_7_1\ => O_n_1,
      \channel[7]_i_7_2\ => A_n_5,
      \channel[7]_i_7_3\ => D_n_33,
      clk => clk,
      data_out_N(15 downto 0) => data_out_N(31 downto 16),
      oversample_offset_N(7 downto 0) => oversample_offset_N(7 downto 0)
    );
O: entity work.cable_delay_tester_rhs_256_0_0_rhs_spi_master_13
     port map (
      \FSM_sequential_state_reg[0]_0\ => start_reg_n_0,
      \FSM_sequential_state_reg[1]_0\ => O_n_1,
      MISO_O => MISO_O,
      MOSI_O => MOSI_O,
      \MOSI_reg_i_7__12_0\ => \data_in_O_reg_n_0_[12]\,
      \MOSI_reg_i_7__12_1\ => \data_in_O_reg_n_0_[13]\,
      \MOSI_reg_i_7__12_2\ => \data_in_O_reg_n_0_[14]\,
      \MOSI_reg_i_9__12_0\ => \data_in_O_reg_n_0_[15]\,
      Q(22) => \data_in_O_reg_n_0_[31]\,
      Q(21) => \data_in_O_reg_n_0_[30]\,
      Q(20) => \data_in_O_reg_n_0_[27]\,
      Q(19) => \data_in_O_reg_n_0_[23]\,
      Q(18) => \data_in_O_reg_n_0_[22]\,
      Q(17) => \data_in_O_reg_n_0_[21]\,
      Q(16) => \data_in_O_reg_n_0_[20]\,
      Q(15) => \data_in_O_reg_n_0_[19]\,
      Q(14) => \data_in_O_reg_n_0_[18]\,
      Q(13) => \data_in_O_reg_n_0_[17]\,
      Q(12) => \data_in_O_reg_n_0_[16]\,
      Q(11) => \data_in_O_reg_n_0_[11]\,
      Q(10) => \data_in_O_reg_n_0_[10]\,
      Q(9) => \data_in_O_reg_n_0_[9]\,
      Q(8) => \data_in_O_reg_n_0_[8]\,
      Q(7) => \data_in_O_reg_n_0_[7]\,
      Q(6) => \data_in_O_reg_n_0_[6]\,
      Q(5) => \data_in_O_reg_n_0_[5]\,
      Q(4) => \data_in_O_reg_n_0_[4]\,
      Q(3) => \data_in_O_reg_n_0_[3]\,
      Q(2) => \data_in_O_reg_n_0_[2]\,
      Q(1) => \data_in_O_reg_n_0_[1]\,
      Q(0) => \data_in_O_reg_n_0_[0]\,
      SS(0) => O_n_0,
      clk => clk,
      data_out_O(15 downto 0) => data_out_O(31 downto 16),
      oversample_offset_O(7 downto 0) => oversample_offset_O(7 downto 0),
      rstn => rstn
    );
P: entity work.cable_delay_tester_rhs_256_0_0_rhs_spi_master_14
     port map (
      D(4) => P_n_0,
      D(3) => P_n_1,
      D(2) => P_n_2,
      D(1) => P_n_3,
      D(0) => P_n_4,
      \FSM_onehot_state[16]_i_2_0\ => L_n_61,
      \FSM_onehot_state[16]_i_2_1\ => J_n_0,
      \FSM_onehot_state[16]_i_2_2\ => O_n_1,
      \FSM_onehot_state[16]_i_2_3\ => G_n_0,
      \FSM_onehot_state_reg[16]\ => D_n_33,
      \FSM_onehot_state_reg[16]_0\ => C_n_1,
      \FSM_onehot_state_reg[16]_1\ => K_n_1,
      \FSM_onehot_state_reg[16]_2\ => F_n_1,
      \FSM_onehot_state_reg[16]_3\ => H_n_0,
      \FSM_onehot_state_reg[5]\(15) => P_n_25,
      \FSM_onehot_state_reg[5]\(14) => P_n_26,
      \FSM_onehot_state_reg[5]\(13) => P_n_27,
      \FSM_onehot_state_reg[5]\(12) => P_n_28,
      \FSM_onehot_state_reg[5]\(11) => P_n_29,
      \FSM_onehot_state_reg[5]\(10) => P_n_30,
      \FSM_onehot_state_reg[5]\(9) => P_n_31,
      \FSM_onehot_state_reg[5]\(8) => P_n_32,
      \FSM_onehot_state_reg[5]\(7) => P_n_33,
      \FSM_onehot_state_reg[5]\(6) => P_n_34,
      \FSM_onehot_state_reg[5]\(5) => P_n_35,
      \FSM_onehot_state_reg[5]\(4) => P_n_36,
      \FSM_onehot_state_reg[5]\(3) => P_n_37,
      \FSM_onehot_state_reg[5]\(2) => P_n_38,
      \FSM_onehot_state_reg[5]\(1) => P_n_39,
      \FSM_onehot_state_reg[5]\(0) => P_n_40,
      \FSM_onehot_state_reg[7]\ => L_n_12,
      \FSM_sequential_state_reg[0]_0\ => start_reg_n_0,
      \FSM_sequential_state_reg[2]_0\ => P_n_5,
      \FSM_sequential_state_reg[2]_1\(2 downto 0) => \state__0_6\(2 downto 0),
      MISO_P => MISO_P,
      MOSI_P => MOSI_P,
      MOSI_reg_0(22) => \data_in_P_reg_n_0_[31]\,
      MOSI_reg_0(21) => \data_in_P_reg_n_0_[30]\,
      MOSI_reg_0(20) => \data_in_P_reg_n_0_[27]\,
      MOSI_reg_0(19) => \data_in_P_reg_n_0_[23]\,
      MOSI_reg_0(18) => \data_in_P_reg_n_0_[22]\,
      MOSI_reg_0(17) => \data_in_P_reg_n_0_[21]\,
      MOSI_reg_0(16) => \data_in_P_reg_n_0_[20]\,
      MOSI_reg_0(15) => \data_in_P_reg_n_0_[19]\,
      MOSI_reg_0(14) => \data_in_P_reg_n_0_[18]\,
      MOSI_reg_0(13) => \data_in_P_reg_n_0_[17]\,
      MOSI_reg_0(12) => \data_in_P_reg_n_0_[16]\,
      MOSI_reg_0(11) => \data_in_P_reg_n_0_[11]\,
      MOSI_reg_0(10) => \data_in_P_reg_n_0_[10]\,
      MOSI_reg_0(9) => \data_in_P_reg_n_0_[9]\,
      MOSI_reg_0(8) => \data_in_P_reg_n_0_[8]\,
      MOSI_reg_0(7) => \data_in_P_reg_n_0_[7]\,
      MOSI_reg_0(6) => \data_in_P_reg_n_0_[6]\,
      MOSI_reg_0(5) => \data_in_P_reg_n_0_[5]\,
      MOSI_reg_0(4) => \data_in_P_reg_n_0_[4]\,
      MOSI_reg_0(3) => \data_in_P_reg_n_0_[3]\,
      MOSI_reg_0(2) => \data_in_P_reg_n_0_[2]\,
      MOSI_reg_0(1) => \data_in_P_reg_n_0_[1]\,
      MOSI_reg_0(0) => \data_in_P_reg_n_0_[0]\,
      \MOSI_reg_i_7__13_0\ => \data_in_P_reg_n_0_[12]\,
      \MOSI_reg_i_7__13_1\ => \data_in_P_reg_n_0_[13]\,
      \MOSI_reg_i_7__13_2\ => \data_in_P_reg_n_0_[14]\,
      \MOSI_reg_i_9__13_0\ => \data_in_P_reg_n_0_[15]\,
      Q(6) => \FSM_onehot_state_reg_n_0_[11]\,
      Q(5) => \FSM_onehot_state_reg_n_0_[10]\,
      Q(4) => p_0_in16_in,
      Q(3) => \FSM_onehot_state_reg_n_0_[5]\,
      Q(2) => \FSM_onehot_state_reg_n_0_[4]\,
      Q(1) => \FSM_onehot_state_reg_n_0_[3]\,
      Q(0) => \FSM_onehot_state_reg_n_0_[0]\,
      SS(0) => O_n_0,
      clk => clk,
      config_start => config_start,
      data_out_A_reg(15 downto 0) => data_out_A_reg(15 downto 0),
      data_out_B_reg(15 downto 0) => data_out_B_reg(15 downto 0),
      data_out_C_reg(15 downto 0) => data_out_C_reg(15 downto 0),
      data_out_D_reg(15 downto 0) => data_out_D_reg(15 downto 0),
      data_out_E_reg(15 downto 0) => data_out_E_reg(15 downto 0),
      data_out_F_reg(15 downto 0) => data_out_F_reg(15 downto 0),
      data_out_G_reg(15 downto 0) => data_out_G_reg(15 downto 0),
      data_out_H_reg(15 downto 0) => data_out_H_reg(15 downto 0),
      data_out_I_reg(15 downto 0) => data_out_I_reg(15 downto 0),
      data_out_J_reg(15 downto 0) => data_out_J_reg(15 downto 0),
      data_out_K_reg(15 downto 0) => data_out_K_reg(15 downto 0),
      data_out_L_reg(15 downto 0) => data_out_L_reg(15 downto 0),
      data_out_M(15 downto 0) => data_out_M(31 downto 16),
      data_out_M_reg(15 downto 0) => data_out_M_reg(15 downto 0),
      data_out_N(15 downto 0) => data_out_N(31 downto 16),
      data_out_N_reg(15 downto 0) => data_out_N_reg(15 downto 0),
      data_out_O(15 downto 0) => data_out_O(31 downto 16),
      data_out_O_reg(15 downto 0) => data_out_O_reg(15 downto 0),
      data_out_P(15 downto 0) => data_out_P(31 downto 16),
      data_out_P_reg(15 downto 0) => data_out_P_reg(15 downto 0),
      \fifo_data_in_reg[0]\ => L_n_60,
      \fifo_data_in_reg[0]_0\ => H_n_35,
      \fifo_data_in_reg[0]_1\ => D_n_32,
      \fifo_data_in_reg[0]_i_2_0\ => \fifo_load_index_reg_n_0_[2]\,
      \fifo_data_in_reg[0]_i_4_0\ => \fifo_load_index_reg_n_0_[1]\,
      \fifo_data_in_reg[0]_i_4_1\ => \fifo_load_index_reg_n_0_[0]\,
      \fifo_data_in_reg[10]\ => L_n_50,
      \fifo_data_in_reg[10]_0\ => H_n_25,
      \fifo_data_in_reg[10]_1\ => D_n_22,
      \fifo_data_in_reg[11]\ => L_n_49,
      \fifo_data_in_reg[11]_0\ => H_n_24,
      \fifo_data_in_reg[11]_1\ => D_n_21,
      \fifo_data_in_reg[12]\ => L_n_48,
      \fifo_data_in_reg[12]_0\ => H_n_23,
      \fifo_data_in_reg[12]_1\ => D_n_20,
      \fifo_data_in_reg[13]\ => L_n_47,
      \fifo_data_in_reg[13]_0\ => H_n_22,
      \fifo_data_in_reg[13]_1\ => D_n_19,
      \fifo_data_in_reg[14]\ => L_n_46,
      \fifo_data_in_reg[14]_0\ => H_n_21,
      \fifo_data_in_reg[14]_1\ => D_n_18,
      \fifo_data_in_reg[15]\ => L_n_29,
      \fifo_data_in_reg[15]_0\ => H_n_4,
      \fifo_data_in_reg[15]_1\ => D_n_1,
      \fifo_data_in_reg[15]_2\ => \fifo_load_index_reg_n_0_[3]\,
      \fifo_data_in_reg[1]\ => L_n_59,
      \fifo_data_in_reg[1]_0\ => H_n_34,
      \fifo_data_in_reg[1]_1\ => D_n_31,
      \fifo_data_in_reg[2]\ => L_n_58,
      \fifo_data_in_reg[2]_0\ => H_n_33,
      \fifo_data_in_reg[2]_1\ => D_n_30,
      \fifo_data_in_reg[3]\ => L_n_57,
      \fifo_data_in_reg[3]_0\ => H_n_32,
      \fifo_data_in_reg[3]_1\ => D_n_29,
      \fifo_data_in_reg[4]\ => L_n_56,
      \fifo_data_in_reg[4]_0\ => H_n_31,
      \fifo_data_in_reg[4]_1\ => D_n_28,
      \fifo_data_in_reg[5]\ => L_n_55,
      \fifo_data_in_reg[5]_0\ => H_n_30,
      \fifo_data_in_reg[5]_1\ => D_n_27,
      \fifo_data_in_reg[6]\ => L_n_54,
      \fifo_data_in_reg[6]_0\ => H_n_29,
      \fifo_data_in_reg[6]_1\ => D_n_26,
      \fifo_data_in_reg[7]\ => L_n_53,
      \fifo_data_in_reg[7]_0\ => H_n_28,
      \fifo_data_in_reg[7]_1\ => D_n_25,
      \fifo_data_in_reg[8]\ => L_n_52,
      \fifo_data_in_reg[8]_0\ => H_n_27,
      \fifo_data_in_reg[8]_1\ => D_n_24,
      \fifo_data_in_reg[9]\ => L_n_51,
      \fifo_data_in_reg[9]_0\ => H_n_26,
      \fifo_data_in_reg[9]_1\ => D_n_23,
      oversample_offset_P(7 downto 0) => oversample_offset_P(7 downto 0),
      record_start => record_start,
      zcheck_global_channel(3 downto 0) => zcheck_global_channel(7 downto 4)
    );
busy_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      O => busy
    );
busy_stim_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \stimulation_state_reg_n_0_[2]\,
      I1 => \stimulation_state_reg_n_0_[0]\,
      I2 => \stimulation_state_reg_n_0_[1]\,
      I3 => \stimulation_state_reg_n_0_[3]\,
      O => busy_stim
    );
\channel[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555554"
    )
        port map (
      I0 => \^channel_out\(0),
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => \FSM_onehot_state_reg_n_0_[3]\,
      I3 => \FSM_onehot_state_reg_n_0_[12]\,
      I4 => \FSM_onehot_state_reg_n_0_[14]\,
      O => \channel[0]_i_1_n_0\
    );
\channel[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFBAFFBA0000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[14]\,
      I1 => L_n_1,
      I2 => \FSM_onehot_state_reg_n_0_[12]\,
      I3 => L_n_2,
      I4 => \^channel_out\(0),
      I5 => \^channel_out\(1),
      O => \channel[1]_i_1_n_0\
    );
\channel[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^channel_out\(2),
      I1 => \^channel_out\(1),
      I2 => \^channel_out\(0),
      O => \channel[2]_i_1_n_0\
    );
\channel[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^channel_out\(3),
      I1 => \^channel_out\(2),
      I2 => \^channel_out\(0),
      I3 => \^channel_out\(1),
      O => \channel[3]_i_1_n_0\
    );
\channel[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^channel_out\(1),
      I1 => \^channel_out\(3),
      I2 => \^channel_out\(2),
      I3 => \^channel_out\(0),
      I4 => \^channel_out\(4),
      O => \channel[4]_i_1_n_0\
    );
\channel[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA0A8"
    )
        port map (
      I0 => \channel[5]_i_2_n_0\,
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => \FSM_onehot_state_reg_n_0_[5]\,
      I3 => L_n_28,
      I4 => \FSM_onehot_state_reg_n_0_[12]\,
      I5 => \FSM_onehot_state_reg_n_0_[14]\,
      O => channel(5)
    );
\channel[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^channel_out\(5),
      I1 => \^channel_out\(2),
      I2 => \^channel_out\(4),
      I3 => \^channel_out\(1),
      I4 => \^channel_out\(0),
      I5 => \^channel_out\(3),
      O => \channel[5]_i_2_n_0\
    );
\channel[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^channel_out\(6),
      I1 => \^channel_out\(5),
      I2 => \^channel_out\(3),
      I3 => L_n_26,
      I4 => \^channel_out\(4),
      I5 => \^channel_out\(2),
      O => \channel[6]_i_1_n_0\
    );
\channel[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^channel_out\(7),
      I1 => \^channel_out\(2),
      I2 => \^channel_out\(4),
      I3 => \channel[7]_i_8_n_0\,
      I4 => \^channel_out\(5),
      I5 => \^channel_out\(6),
      O => \channel[7]_i_3_n_0\
    );
\channel[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^channel_out\(1),
      I1 => \^channel_out\(0),
      I2 => \^channel_out\(3),
      O => \channel[7]_i_8_n_0\
    );
\channel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_3,
      D => \channel[0]_i_1_n_0\,
      Q => \^channel_out\(0),
      R => '0'
    );
\channel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_3,
      D => \channel[1]_i_1_n_0\,
      Q => \^channel_out\(1),
      R => '0'
    );
\channel_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_3,
      D => \channel[2]_i_1_n_0\,
      Q => \^channel_out\(2),
      R => L_n_0
    );
\channel_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_3,
      D => \channel[3]_i_1_n_0\,
      Q => \^channel_out\(3),
      R => L_n_0
    );
\channel_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_3,
      D => \channel[4]_i_1_n_0\,
      Q => \^channel_out\(4),
      R => L_n_0
    );
\channel_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_3,
      D => channel(5),
      Q => \^channel_out\(5),
      R => '0'
    );
\channel_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_3,
      D => \channel[6]_i_1_n_0\,
      Q => \^channel_out\(6),
      R => L_n_0
    );
\channel_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_3,
      D => \channel[7]_i_3_n_0\,
      Q => \^channel_out\(7),
      R => L_n_0
    );
\data_in_A[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBABB0000"
    )
        port map (
      I0 => \data_in_A[11]_i_2_n_0\,
      I1 => \data_in_A[0]_i_2_n_0\,
      I2 => \data_in_A[0]_i_3_n_0\,
      I3 => \stimulation_state_reg_n_0_[3]\,
      I4 => \data_in_A[22]_i_2_n_0\,
      I5 => \data_in_A[0]_i_4_n_0\,
      O => \data_in_A[0]_i_1_n_0\
    );
\data_in_A[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCFCCC0AAFA0A50"
    )
        port map (
      I0 => \^channel_out\(0),
      I1 => \write_register_data_reg_n_0_[0]\,
      I2 => stim_current_step_size(2),
      I3 => stim_current_step_size(1),
      I4 => stim_current_step_size(0),
      I5 => stim_current_step_size(3),
      O => \data_in_A[0]_i_10_n_0\
    );
\data_in_A[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFDDDDFFDFFFDF"
    )
        port map (
      I0 => \stimulation_state_reg_n_0_[0]\,
      I1 => \stimulation_state_reg_n_0_[2]\,
      I2 => \data_in_A[16]_i_9_n_0\,
      I3 => \write_register_data[0]_i_4_n_0\,
      I4 => \data_in_A[11]_i_6_n_0\,
      I5 => \write_register_data[0]_i_5_n_0\,
      O => \data_in_A[0]_i_2_n_0\
    );
\data_in_A[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2020202"
    )
        port map (
      I0 => \data_in_A[0]_i_5_n_0\,
      I1 => \data_in_A[0]_i_6_n_0\,
      I2 => \^channel_out\(3),
      I3 => \data_in_A[0]_i_7_n_0\,
      I4 => stim_pulse_magnitude(0),
      I5 => \write_register_data[13]_i_8_n_0\,
      O => \data_in_A[0]_i_3_n_0\
    );
\data_in_A[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEFEFEFEFEFE"
    )
        port map (
      I0 => \data_in_A[11]_i_4_n_0\,
      I1 => \data_in_A[11]_i_5_n_0\,
      I2 => \data_in_A[0]_i_8_n_0\,
      I3 => \zcheck_dac_command[7]_i_3_n_0\,
      I4 => zcheck_dac_command(0),
      I5 => \FSM_onehot_state_reg_n_0_[4]\,
      O => \data_in_A[0]_i_4_n_0\
    );
\data_in_A[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \^channel_out\(7),
      I1 => \^channel_out\(6),
      I2 => \^channel_out\(5),
      I3 => \^channel_out\(4),
      O => \data_in_A[0]_i_5_n_0\
    );
\data_in_A[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F53FF530053F053"
    )
        port map (
      I0 => \data_in_A[0]_i_9_n_0\,
      I1 => \data_in_A[0]_i_10_n_0\,
      I2 => \^channel_out\(1),
      I3 => \^channel_out\(2),
      I4 => stim_pulse_magnitude(0),
      I5 => \^channel_out\(0),
      O => \data_in_A[0]_i_6_n_0\
    );
\data_in_A[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^channel_out\(2),
      I1 => \^channel_out\(1),
      O => \data_in_A[0]_i_7_n_0\
    );
\data_in_A[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \^channel_out\(1),
      I1 => L_n_19,
      I2 => \^channel_out\(3),
      I3 => \^channel_out\(2),
      I4 => \^channel_out\(0),
      I5 => \FSM_onehot_state_reg_n_0_[10]\,
      O => \data_in_A[0]_i_8_n_0\
    );
\data_in_A[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00808A"
    )
        port map (
      I0 => \^channel_out\(0),
      I1 => stim_mask_channel_negative(0),
      I2 => stim_bipolar_mode,
      I3 => stim_mask_channel_positive(0),
      I4 => stim_rising_edge_first,
      O => \data_in_A[0]_i_9_n_0\
    );
\data_in_A[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
        port map (
      I0 => \data_in_A[11]_i_2_n_0\,
      I1 => \data_in_A[10]_i_2_n_0\,
      I2 => \data_in_A[22]_i_2_n_0\,
      I3 => zcheck_global_channel(2),
      I4 => \data_in_A[11]_i_4_n_0\,
      I5 => \data_in_A[11]_i_5_n_0\,
      O => \data_in_A[10]_i_1_n_0\
    );
\data_in_A[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008AA0808"
    )
        port map (
      I0 => \write_register_data[10]_i_3_n_0\,
      I1 => \write_register_data[10]_i_5_n_0\,
      I2 => \data_in_A[11]_i_6_n_0\,
      I3 => \write_register_data[10]_i_4_n_0\,
      I4 => \data_in_A[16]_i_9_n_0\,
      I5 => \data_in_A[14]_i_3_n_0\,
      O => \data_in_A[10]_i_2_n_0\
    );
\data_in_A[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
        port map (
      I0 => \data_in_A[11]_i_2_n_0\,
      I1 => \data_in_A[11]_i_3_n_0\,
      I2 => \data_in_A[22]_i_2_n_0\,
      I3 => zcheck_global_channel(3),
      I4 => \data_in_A[11]_i_4_n_0\,
      I5 => \data_in_A[11]_i_5_n_0\,
      O => \data_in_A[11]_i_1_n_0\
    );
\data_in_A[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \data_in_A[16]_i_9_n_0\,
      I1 => \stimulation_state_reg_n_0_[1]\,
      I2 => \stimulation_state_reg_n_0_[3]\,
      I3 => \stimulation_state_reg_n_0_[2]\,
      I4 => \^channel_out\(0),
      I5 => \stimulation_state_reg_n_0_[0]\,
      O => \data_in_A[11]_i_2_n_0\
    );
\data_in_A[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000022F2"
    )
        port map (
      I0 => \data_in_A[16]_i_9_n_0\,
      I1 => \write_register_data[11]_i_10_n_0\,
      I2 => \write_register_data[11]_i_9_n_0\,
      I3 => \data_in_A[11]_i_6_n_0\,
      I4 => \data_in_A[11]_i_7_n_0\,
      I5 => \data_in_A[14]_i_3_n_0\,
      O => \data_in_A[11]_i_3_n_0\
    );
\data_in_A[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => L_n_19,
      I1 => \^channel_out\(2),
      I2 => \^channel_out\(3),
      I3 => \^channel_out\(1),
      I4 => \^channel_out\(0),
      I5 => \FSM_onehot_state_reg_n_0_[11]\,
      O => \data_in_A[11]_i_4_n_0\
    );
\data_in_A[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A0000000000080"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[10]\,
      I1 => \^channel_out\(1),
      I2 => L_n_19,
      I3 => \^channel_out\(0),
      I4 => \^channel_out\(2),
      I5 => \^channel_out\(3),
      O => \data_in_A[11]_i_5_n_0\
    );
\data_in_A[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555554555555555"
    )
        port map (
      I0 => \stimulation_state_reg_n_0_[3]\,
      I1 => L_n_26,
      I2 => L_n_16,
      I3 => \^channel_out\(3),
      I4 => \^channel_out\(2),
      I5 => \^channel_out\(4),
      O => \data_in_A[11]_i_6_n_0\
    );
\data_in_A[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440444444444444"
    )
        port map (
      I0 => \write_register_data[11]_i_11_n_0\,
      I1 => \stimulation_state_reg_n_0_[3]\,
      I2 => \^channel_out\(2),
      I3 => \^channel_out\(0),
      I4 => \^channel_out\(1),
      I5 => \^channel_out\(3),
      O => \data_in_A[11]_i_7_n_0\
    );
\data_in_A[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => \data_in_A[22]_i_2_n_0\,
      I1 => \write_register_data[12]_i_2_n_0\,
      I2 => \data_in_A[12]_i_2_n_0\,
      I3 => \data_in_A[11]_i_2_n_0\,
      O => \data_in_A[12]_i_1_n_0\
    );
\data_in_A[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBAAFBFB"
    )
        port map (
      I0 => \data_in_A[14]_i_3_n_0\,
      I1 => \data_in_A[16]_i_9_n_0\,
      I2 => \write_register_data[12]_i_3_n_0\,
      I3 => \data_in_A[11]_i_6_n_0\,
      I4 => \write_register_data[12]_i_4_n_0\,
      O => \data_in_A[12]_i_2_n_0\
    );
\data_in_A[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA00008808"
    )
        port map (
      I0 => \data_in_A[22]_i_2_n_0\,
      I1 => \data_in_A[13]_i_2_n_0\,
      I2 => \write_register_data[13]_i_3_n_0\,
      I3 => \data_in_A[13]_i_3_n_0\,
      I4 => \data_in_A[14]_i_3_n_0\,
      I5 => \data_in_A[11]_i_2_n_0\,
      O => \data_in_A[13]_i_1_n_0\
    );
\data_in_A[13]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \data_in_A[11]_i_6_n_0\,
      I1 => \data_in_A[13]_i_4_n_0\,
      I2 => \data_in_A[13]_i_5_n_0\,
      I3 => \data_in_A[16]_i_9_n_0\,
      O => \data_in_A[13]_i_2_n_0\
    );
\data_in_A[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0008FFFF"
    )
        port map (
      I0 => \^channel_out\(3),
      I1 => \^channel_out\(1),
      I2 => \^channel_out\(0),
      I3 => \^channel_out\(2),
      I4 => \stimulation_state_reg_n_0_[3]\,
      O => \data_in_A[13]_i_3_n_0\
    );
\data_in_A[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4544555545444544"
    )
        port map (
      I0 => \stimulation_state_reg_n_0_[1]\,
      I1 => \stimulation_state_reg_n_0_[3]\,
      I2 => \write_register_data[13]_i_6_n_0\,
      I3 => \^channel_out\(0),
      I4 => \write_register_data[13]_i_5_n_0\,
      I5 => \^channel_out\(1),
      O => \data_in_A[13]_i_4_n_0\
    );
\data_in_A[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000015BAFFC0"
    )
        port map (
      I0 => stim_rising_edge_first,
      I1 => stim_mask_channel_negative(13),
      I2 => stim_bipolar_mode,
      I3 => stim_mask_channel_positive(13),
      I4 => \^channel_out\(0),
      I5 => \write_register_data[14]_i_5_n_0\,
      O => \data_in_A[13]_i_5_n_0\
    );
\data_in_A[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0008"
    )
        port map (
      I0 => \data_in_A[22]_i_2_n_0\,
      I1 => \data_in_A[14]_i_2_n_0\,
      I2 => \data_in_A[14]_i_3_n_0\,
      I3 => \write_register_data[14]_i_4_n_0\,
      I4 => \data_in_A[11]_i_2_n_0\,
      O => \data_in_A[14]_i_1_n_0\
    );
\data_in_A[14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \data_in_A[11]_i_6_n_0\,
      I1 => \write_register_data[14]_i_3_n_0\,
      I2 => \write_register_data[14]_i_2_n_0\,
      I3 => \data_in_A[16]_i_9_n_0\,
      O => \data_in_A[14]_i_2_n_0\
    );
\data_in_A[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFAAAAAAAA"
    )
        port map (
      I0 => \write_register_data[3]_i_3_n_0\,
      I1 => \^channel_out\(7),
      I2 => \^channel_out\(6),
      I3 => \^channel_out\(5),
      I4 => \^channel_out\(4),
      I5 => \stimulation_state_reg_n_0_[3]\,
      O => \data_in_A[14]_i_3_n_0\
    );
\data_in_A[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880AAAA00000000"
    )
        port map (
      I0 => rstn,
      I1 => p_0_in16_in,
      I2 => \data_in_A[31]_i_3_n_0\,
      I3 => stim_mask_probe_select(0),
      I4 => \data_in_A[31]_i_4_n_0\,
      I5 => \data_in_A[11]_i_5_n_0\,
      O => \data_in_A[15]_i_1_n_0\
    );
\data_in_A[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888AAAAA888"
    )
        port map (
      I0 => \data_in_A[22]_i_2_n_0\,
      I1 => \data_in_A[11]_i_2_n_0\,
      I2 => \write_register_data[15]_i_5_n_0\,
      I3 => \data_in_A[15]_i_3_n_0\,
      I4 => \data_in_A[15]_i_4_n_0\,
      I5 => \data_in_A[15]_i_5_n_0\,
      O => \data_in_A[15]_i_2_n_0\
    );
\data_in_A[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007000"
    )
        port map (
      I0 => \^channel_out\(3),
      I1 => \^channel_out\(2),
      I2 => L_n_16,
      I3 => \^channel_out\(4),
      I4 => \stimulation_state_reg_n_0_[2]\,
      O => \data_in_A[15]_i_3_n_0\
    );
\data_in_A[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \stimulation_state_reg_n_0_[2]\,
      I1 => \stimulation_state_reg_n_0_[3]\,
      O => \data_in_A[15]_i_4_n_0\
    );
\data_in_A[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7077FFFF"
    )
        port map (
      I0 => \data_in_A[16]_i_9_n_0\,
      I1 => \data_in_A[15]_i_6_n_0\,
      I2 => \data_in_A[11]_i_6_n_0\,
      I3 => \data_in_A[15]_i_7_n_0\,
      I4 => \stimulation_state_reg_n_0_[0]\,
      O => \data_in_A[15]_i_5_n_0\
    );
\data_in_A[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000015BAFFC0"
    )
        port map (
      I0 => stim_rising_edge_first,
      I1 => stim_mask_channel_negative(15),
      I2 => stim_bipolar_mode,
      I3 => stim_mask_channel_positive(15),
      I4 => \^channel_out\(0),
      I5 => \write_register_data[14]_i_5_n_0\,
      O => \data_in_A[15]_i_6_n_0\
    );
\data_in_A[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4544555545444544"
    )
        port map (
      I0 => \stimulation_state_reg_n_0_[1]\,
      I1 => \stimulation_state_reg_n_0_[3]\,
      I2 => \write_register_data[15]_i_8_n_0\,
      I3 => \^channel_out\(0),
      I4 => \write_register_data[15]_i_7_n_0\,
      I5 => \^channel_out\(1),
      O => \data_in_A[15]_i_7_n_0\
    );
\data_in_A[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000F200"
    )
        port map (
      I0 => \stimulation_state_reg_n_0_[3]\,
      I1 => \data_in_A[16]_i_2_n_0\,
      I2 => \data_in_A[16]_i_3_n_0\,
      I3 => p_0_in16_in,
      I4 => \data_in_A[16]_i_4_n_0\,
      I5 => \data_in_A[16]_i_5_n_0\,
      O => \data_in_A[16]_i_1_n_0\
    );
\data_in_A[16]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020002000200"
    )
        port map (
      I0 => \^channel_out\(4),
      I1 => \^channel_out\(2),
      I2 => \^channel_out\(3),
      I3 => L_n_16,
      I4 => \^channel_out\(1),
      I5 => \^channel_out\(0),
      O => \data_in_A[16]_i_10_n_0\
    );
\data_in_A[16]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBBBBBBBAAAB"
    )
        port map (
      I0 => \data_in_A[16]_i_18_n_0\,
      I1 => \data_in_A[16]_i_19_n_0\,
      I2 => \^channel_out\(4),
      I3 => \^channel_out\(1),
      I4 => \^channel_out\(2),
      I5 => \^channel_out\(3),
      O => \data_in_A[16]_i_11_n_0\
    );
\data_in_A[16]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030757730307575"
    )
        port map (
      I0 => \write_register_address[6]_i_10_n_0\,
      I1 => \write_register_address[0]_i_16_n_0\,
      I2 => \data_in_A[16]_i_20_n_0\,
      I3 => stim_mask_channel_positive(6),
      I4 => stim_mask_channel_positive(7),
      I5 => \write_register_address[2]_i_19_n_0\,
      O => \data_in_A[16]_i_12_n_0\
    );
\data_in_A[16]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => stim_mask_channel_positive(6),
      I1 => stim_mask_channel_positive(8),
      I2 => stim_mask_channel_positive(14),
      I3 => \data_in_A[16]_i_21_n_0\,
      O => \data_in_A[16]_i_13_n_0\
    );
\data_in_A[16]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFE8"
    )
        port map (
      I0 => stim_mask_channel_positive(6),
      I1 => stim_mask_channel_positive(4),
      I2 => stim_mask_channel_positive(2),
      I3 => stim_mask_channel_positive(5),
      I4 => stim_mask_channel_positive(3),
      I5 => stim_mask_channel_positive(1),
      O => \data_in_A[16]_i_14_n_0\
    );
\data_in_A[16]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^channel_out\(3),
      I1 => \^channel_out\(1),
      O => \data_in_A[16]_i_15_n_0\
    );
\data_in_A[16]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => stim_mask_channel_negative(6),
      I1 => stim_mask_channel_negative(8),
      I2 => stim_mask_channel_negative(14),
      I3 => \data_in_A[16]_i_22_n_0\,
      I4 => stim_mask_channel_negative(10),
      I5 => stim_mask_channel_negative(12),
      O => \data_in_A[16]_i_16_n_0\
    );
\data_in_A[16]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABA8ABA8A8AB"
    )
        port map (
      I0 => \write_register_address[0]_i_20_n_0\,
      I1 => stim_mask_channel_negative(7),
      I2 => \write_register_address[0]_i_19_n_0\,
      I3 => stim_mask_channel_negative(5),
      I4 => stim_mask_channel_negative(1),
      I5 => stim_mask_channel_negative(3),
      O => \data_in_A[16]_i_17_n_0\
    );
\data_in_A[16]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFD555500000000"
    )
        port map (
      I0 => L_n_16,
      I1 => \^channel_out\(1),
      I2 => \^channel_out\(3),
      I3 => \^channel_out\(2),
      I4 => \^channel_out\(4),
      I5 => \FSM_onehot_state_reg_n_0_[10]\,
      O => \data_in_A[16]_i_18_n_0\
    );
\data_in_A[16]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^channel_out\(0),
      I1 => \FSM_onehot_state_reg_n_0_[10]\,
      O => \data_in_A[16]_i_19_n_0\
    );
\data_in_A[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3F1F1FFF3FFF1F3"
    )
        port map (
      I0 => \data_in_A[16]_i_6_n_0\,
      I1 => \^channel_out\(0),
      I2 => \data_in_A[16]_i_7_n_0\,
      I3 => \^channel_out\(3),
      I4 => \^channel_out\(1),
      I5 => \^channel_out\(2),
      O => \data_in_A[16]_i_2_n_0\
    );
\data_in_A[16]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => stim_mask_channel_positive(9),
      I1 => stim_mask_channel_positive(10),
      I2 => stim_mask_channel_positive(11),
      I3 => \write_register_address[3]_i_22_n_0\,
      I4 => stim_mask_channel_positive(7),
      I5 => stim_mask_channel_positive(6),
      O => \data_in_A[16]_i_20_n_0\
    );
\data_in_A[16]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => stim_mask_channel_positive(4),
      I1 => stim_mask_channel_positive(2),
      I2 => stim_mask_channel_positive(12),
      I3 => stim_mask_channel_positive(10),
      O => \data_in_A[16]_i_21_n_0\
    );
\data_in_A[16]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => stim_mask_channel_negative(2),
      I1 => stim_mask_channel_negative(4),
      O => \data_in_A[16]_i_22_n_0\
    );
\data_in_A[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAEEEAE"
    )
        port map (
      I0 => \data_in_A[30]_i_6_n_0\,
      I1 => \data_in_A[16]_i_8_n_0\,
      I2 => \data_in_A[16]_i_9_n_0\,
      I3 => \stimulation_state_reg_n_0_[2]\,
      I4 => \data_in_A[16]_i_10_n_0\,
      I5 => \data_in_A[18]_i_3_n_0\,
      O => \data_in_A[16]_i_3_n_0\
    );
\data_in_A[16]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^channel_out\(4),
      I1 => \^channel_out\(5),
      I2 => \^channel_out\(6),
      I3 => \^channel_out\(7),
      I4 => \^channel_out\(0),
      O => \data_in_A[16]_i_4_n_0\
    );
\data_in_A[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFDDC4CC"
    )
        port map (
      I0 => \zcheck_dac_command[7]_i_5_n_0\,
      I1 => \FSM_onehot_state_reg_n_0_[4]\,
      I2 => zcheck_global_channel(0),
      I3 => \^channel_out\(0),
      I4 => \FSM_onehot_state_reg_n_0_[11]\,
      I5 => \data_in_A[16]_i_11_n_0\,
      O => \data_in_A[16]_i_5_n_0\
    );
\data_in_A[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEAEEEEEAE"
    )
        port map (
      I0 => \write_register_address[0]_i_8_n_0\,
      I1 => \write_register_address_reg_n_0_[0]\,
      I2 => \data_in_A[16]_i_12_n_0\,
      I3 => \data_in_A[16]_i_13_n_0\,
      I4 => stim_mask_channel_positive(0),
      I5 => \data_in_A[16]_i_14_n_0\,
      O => \data_in_A[16]_i_6_n_0\
    );
\data_in_A[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202020002020"
    )
        port map (
      I0 => \write_register_address[0]_i_11_n_0\,
      I1 => \data_in_A[16]_i_15_n_0\,
      I2 => \^channel_out\(0),
      I3 => stim_mask_channel_negative(0),
      I4 => \data_in_A[16]_i_16_n_0\,
      I5 => \data_in_A[16]_i_17_n_0\,
      O => \data_in_A[16]_i_7_n_0\
    );
\data_in_A[16]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \stimulation_state_reg_n_0_[1]\,
      I1 => \stimulation_state_reg_n_0_[0]\,
      O => \data_in_A[16]_i_8_n_0\
    );
\data_in_A[16]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \^channel_out\(2),
      I1 => \^channel_out\(3),
      I2 => \^channel_out\(1),
      I3 => L_n_16,
      I4 => \^channel_out\(4),
      O => \data_in_A[16]_i_9_n_0\
    );
\data_in_A[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFA20000"
    )
        port map (
      I0 => \stimulation_state_reg_n_0_[3]\,
      I1 => \write_register_address[1]_i_2_n_0\,
      I2 => \data_in_A[17]_i_2_n_0\,
      I3 => \data_in_A[17]_i_3_n_0\,
      I4 => \data_in_A[17]_i_4_n_0\,
      I5 => \data_in_A[17]_i_5_n_0\,
      O => \data_in_A[17]_i_1_n_0\
    );
\data_in_A[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFFFFFF"
    )
        port map (
      I0 => \stimulation_state_reg_n_0_[1]\,
      I1 => \^channel_out\(3),
      I2 => \^channel_out\(2),
      I3 => L_n_16,
      I4 => \^channel_out\(4),
      O => \data_in_A[17]_i_2_n_0\
    );
\data_in_A[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAABFFFFFFFF"
    )
        port map (
      I0 => \data_in_A[17]_i_6_n_0\,
      I1 => \stimulation_state_reg_n_0_[3]\,
      I2 => \stimulation_state_reg_n_0_[1]\,
      I3 => \data_in_A[17]_i_7_n_0\,
      I4 => L_n_19,
      I5 => \stimulation_state_reg_n_0_[0]\,
      O => \data_in_A[17]_i_3_n_0\
    );
\data_in_A[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => p_0_in16_in,
      I1 => \^channel_out\(1),
      I2 => \^channel_out\(7),
      I3 => \^channel_out\(6),
      I4 => \^channel_out\(5),
      I5 => \^channel_out\(4),
      O => \data_in_A[17]_i_4_n_0\
    );
\data_in_A[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFEEEFFFFFEEE"
    )
        port map (
      I0 => \data_in_A[31]_i_5_n_0\,
      I1 => \FSM_onehot_state_reg_n_0_[11]\,
      I2 => zcheck_global_channel(1),
      I3 => \FSM_onehot_state_reg_n_0_[4]\,
      I4 => \FSM_onehot_state_reg_n_0_[10]\,
      I5 => \data_in_A[17]_i_8_n_0\,
      O => \data_in_A[17]_i_5_n_0\
    );
\data_in_A[17]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3FDFFF00"
    )
        port map (
      I0 => \^channel_out\(0),
      I1 => \^channel_out\(1),
      I2 => \data_in_A[19]_i_7_n_0\,
      I3 => \stimulation_state_reg_n_0_[2]\,
      I4 => \stimulation_state_reg_n_0_[1]\,
      O => \data_in_A[17]_i_6_n_0\
    );
\data_in_A[17]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => L_n_16,
      I1 => \^channel_out\(3),
      I2 => \^channel_out\(2),
      I3 => \^channel_out\(1),
      I4 => \^channel_out\(4),
      I5 => \^channel_out\(0),
      O => \data_in_A[17]_i_7_n_0\
    );
\data_in_A[17]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0117311100000000"
    )
        port map (
      I0 => \^channel_out\(1),
      I1 => \^channel_out\(4),
      I2 => \^channel_out\(3),
      I3 => \^channel_out\(2),
      I4 => \^channel_out\(0),
      I5 => L_n_16,
      O => \data_in_A[17]_i_8_n_0\
    );
\data_in_A[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF20000"
    )
        port map (
      I0 => \stimulation_state_reg_n_0_[3]\,
      I1 => \data_in_A[18]_i_2_n_0\,
      I2 => \data_in_A[18]_i_3_n_0\,
      I3 => \data_in_A[18]_i_4_n_0\,
      I4 => \data_in_A[18]_i_5_n_0\,
      I5 => \data_in_A[18]_i_6_n_0\,
      O => \data_in_A[18]_i_1_n_0\
    );
\data_in_A[18]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D000F4D00000000"
    )
        port map (
      I0 => \^channel_out\(1),
      I1 => \^channel_out\(0),
      I2 => \^channel_out\(4),
      I3 => \^channel_out\(2),
      I4 => \^channel_out\(3),
      I5 => L_n_16,
      O => \data_in_A[18]_i_10_n_0\
    );
\data_in_A[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F54F73F5F04F33"
    )
        port map (
      I0 => \write_register_address[2]_i_10_n_0\,
      I1 => \^channel_out\(2),
      I2 => \^channel_out\(1),
      I3 => \^channel_out\(0),
      I4 => \^channel_out\(3),
      I5 => \write_register_address[2]_i_8_n_0\,
      O => \data_in_A[18]_i_2_n_0\
    );
\data_in_A[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF011F0F1"
    )
        port map (
      I0 => \stim_train_count_tracker[0]_i_2_n_0\,
      I1 => \stimulation_state_reg_n_0_[0]\,
      I2 => \stimulation_state_reg_n_0_[3]\,
      I3 => \stimulation_state_reg_n_0_[2]\,
      I4 => \data_in_A[21]_i_2_n_0\,
      I5 => L_n_19,
      O => \data_in_A[18]_i_3_n_0\
    );
\data_in_A[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFAAAB"
    )
        port map (
      I0 => \stimulation_state_reg_n_0_[1]\,
      I1 => \data_in_A[18]_i_7_n_0\,
      I2 => \stimulation_state_reg_n_0_[2]\,
      I3 => \stimulation_state_reg_n_0_[3]\,
      I4 => \data_in_A[18]_i_8_n_0\,
      I5 => \data_in_A[18]_i_9_n_0\,
      O => \data_in_A[18]_i_4_n_0\
    );
\data_in_A[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => p_0_in16_in,
      I1 => \^channel_out\(2),
      I2 => \^channel_out\(7),
      I3 => \^channel_out\(6),
      I4 => \^channel_out\(5),
      I5 => \^channel_out\(4),
      O => \data_in_A[18]_i_5_n_0\
    );
\data_in_A[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF4444444"
    )
        port map (
      I0 => \data_in_A[18]_i_10_n_0\,
      I1 => \FSM_onehot_state_reg_n_0_[10]\,
      I2 => zcheck_global_channel(2),
      I3 => \FSM_onehot_state_reg_n_0_[4]\,
      I4 => \^channel_out\(0),
      I5 => \data_in_A[30]_i_7_n_0\,
      O => \data_in_A[18]_i_6_n_0\
    );
\data_in_A[18]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \^channel_out\(4),
      I1 => \^channel_out\(2),
      I2 => \^channel_out\(3),
      I3 => L_n_16,
      I4 => \^channel_out\(1),
      I5 => \^channel_out\(0),
      O => \data_in_A[18]_i_7_n_0\
    );
\data_in_A[18]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \stimulation_state_reg_n_0_[0]\,
      I1 => \stim_train_count_tracker[0]_i_2_n_0\,
      I2 => \stimulation_state_reg_n_0_[2]\,
      O => \data_in_A[18]_i_8_n_0\
    );
\data_in_A[18]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000009D931111"
    )
        port map (
      I0 => \stimulation_state_reg_n_0_[0]\,
      I1 => \stimulation_state_reg_n_0_[2]\,
      I2 => \^channel_out\(1),
      I3 => \^channel_out\(0),
      I4 => \data_in_A[19]_i_7_n_0\,
      I5 => \write_register_data[14]_i_5_n_0\,
      O => \data_in_A[18]_i_9_n_0\
    );
\data_in_A[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF0D0000"
    )
        port map (
      I0 => \write_register_address[3]_i_2_n_0\,
      I1 => \data_in_A[19]_i_2_n_0\,
      I2 => \data_in_A[19]_i_3_n_0\,
      I3 => \data_in_A[19]_i_4_n_0\,
      I4 => \data_in_A[19]_i_5_n_0\,
      I5 => \data_in_A[19]_i_6_n_0\,
      O => \data_in_A[19]_i_1_n_0\
    );
\data_in_A[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFFDFFFDFFF"
    )
        port map (
      I0 => \stimulation_state_reg_n_0_[3]\,
      I1 => \stimulation_state_reg_n_0_[2]\,
      I2 => \^channel_out\(4),
      I3 => L_n_16,
      I4 => \^channel_out\(2),
      I5 => \^channel_out\(3),
      O => \data_in_A[19]_i_2_n_0\
    );
\data_in_A[19]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \stimulation_state_reg_n_0_[3]\,
      I1 => \^channel_out\(1),
      I2 => \stimulation_state_reg_n_0_[2]\,
      I3 => \data_in_A[19]_i_7_n_0\,
      O => \data_in_A[19]_i_3_n_0\
    );
\data_in_A[19]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFD"
    )
        port map (
      I0 => \stimulation_state_reg_n_0_[0]\,
      I1 => L_n_19,
      I2 => \stimulation_state_reg_n_0_[2]\,
      I3 => \stimulation_state_reg_n_0_[1]\,
      O => \data_in_A[19]_i_4_n_0\
    );
\data_in_A[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => p_0_in16_in,
      I1 => \^channel_out\(3),
      I2 => \^channel_out\(4),
      I3 => \^channel_out\(5),
      I4 => \^channel_out\(6),
      I5 => \^channel_out\(7),
      O => \data_in_A[19]_i_5_n_0\
    );
\data_in_A[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FF80FFFFFFCC"
    )
        port map (
      I0 => zcheck_global_channel(3),
      I1 => \FSM_onehot_state_reg_n_0_[4]\,
      I2 => \^channel_out\(0),
      I3 => \data_in_A[19]_i_8_n_0\,
      I4 => \FSM_onehot_state_reg_n_0_[11]\,
      I5 => \zcheck_dac_command[7]_i_5_n_0\,
      O => \data_in_A[19]_i_6_n_0\
    );
\data_in_A[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \^channel_out\(5),
      I1 => \^channel_out\(6),
      I2 => \^channel_out\(7),
      I3 => \^channel_out\(3),
      I4 => \^channel_out\(2),
      I5 => \^channel_out\(4),
      O => \data_in_A[19]_i_7_n_0\
    );
\data_in_A[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC8C8C0CCC8C8C8C"
    )
        port map (
      I0 => \^channel_out\(4),
      I1 => \FSM_onehot_state_reg_n_0_[10]\,
      I2 => L_n_16,
      I3 => \^channel_out\(3),
      I4 => \^channel_out\(2),
      I5 => \data_in_A[19]_i_9_n_0\,
      O => \data_in_A[19]_i_8_n_0\
    );
\data_in_A[19]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^channel_out\(0),
      I1 => \^channel_out\(1),
      O => \data_in_A[19]_i_9_n_0\
    );
\data_in_A[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE0FFE0FFE0"
    )
        port map (
      I0 => \data_in_A[11]_i_2_n_0\,
      I1 => \data_in_A[1]_i_2_n_0\,
      I2 => \data_in_A[22]_i_2_n_0\,
      I3 => \data_in_A[1]_i_3_n_0\,
      I4 => \zcheck_dac_command[7]_i_3_n_0\,
      I5 => \data_in_A[1]_i_4_n_0\,
      O => \data_in_A[1]_i_1_n_0\
    );
\data_in_A[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008AA0808"
    )
        port map (
      I0 => \data_in_A[1]_i_5_n_0\,
      I1 => \write_register_data[1]_i_3_n_0\,
      I2 => \data_in_A[11]_i_6_n_0\,
      I3 => \write_register_data[1]_i_4_n_0\,
      I4 => \data_in_A[16]_i_9_n_0\,
      I5 => \data_in_A[14]_i_3_n_0\,
      O => \data_in_A[1]_i_2_n_0\
    );
\data_in_A[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800080080088880"
    )
        port map (
      I0 => L_n_19,
      I1 => \FSM_onehot_state_reg_n_0_[10]\,
      I2 => \^channel_out\(2),
      I3 => \^channel_out\(3),
      I4 => \^channel_out\(1),
      I5 => \^channel_out\(0),
      O => \data_in_A[1]_i_3_n_0\
    );
\data_in_A[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => zcheck_dac_command(1),
      O => \data_in_A[1]_i_4_n_0\
    );
\data_in_A[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777577755555FFFF"
    )
        port map (
      I0 => \stimulation_state_reg_n_0_[3]\,
      I1 => \^channel_out\(2),
      I2 => stim_pulse_magnitude(1),
      I3 => \^channel_out\(1),
      I4 => \write_register_data[1]_i_8_n_0\,
      I5 => \^channel_out\(3),
      O => \data_in_A[1]_i_5_n_0\
    );
\data_in_A[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4444F444"
    )
        port map (
      I0 => \data_in_A[20]_i_2_n_0\,
      I1 => \write_register_address[4]_i_3_n_0\,
      I2 => \data_in_A[20]_i_3_n_0\,
      I3 => \FSM_onehot_state_reg_n_0_[10]\,
      I4 => L_n_19,
      I5 => \data_in_A[30]_i_2_n_0\,
      O => \data_in_A[20]_i_1_n_0\
    );
\data_in_A[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555557FFFFFFFF"
    )
        port map (
      I0 => \stimulation_state_reg_n_0_[3]\,
      I1 => \^channel_out\(7),
      I2 => \^channel_out\(6),
      I3 => \^channel_out\(5),
      I4 => \^channel_out\(4),
      I5 => p_0_in16_in,
      O => \data_in_A[20]_i_2_n_0\
    );
\data_in_A[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \stimulation_state[1]_i_7_n_0\,
      I1 => \^channel_out\(5),
      I2 => \^channel_out\(6),
      I3 => \^channel_out\(7),
      I4 => \^channel_out\(3),
      I5 => \^channel_out\(2),
      O => \data_in_A[20]_i_3_n_0\
    );
\data_in_A[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDFDD0000"
    )
        port map (
      I0 => \data_in_A[21]_i_2_n_0\,
      I1 => \write_register_address[5]_i_4_n_0\,
      I2 => \data_in_A[21]_i_3_n_0\,
      I3 => \write_register_address[5]_i_3_n_0\,
      I4 => \data_in_A[22]_i_2_n_0\,
      I5 => \data_in_A[21]_i_4_n_0\,
      O => \data_in_A[21]_i_1_n_0\
    );
\data_in_A[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200020002"
    )
        port map (
      I0 => \^channel_out\(4),
      I1 => \^channel_out\(5),
      I2 => \^channel_out\(6),
      I3 => \^channel_out\(7),
      I4 => \^channel_out\(2),
      I5 => \^channel_out\(3),
      O => \data_in_A[21]_i_2_n_0\
    );
\data_in_A[21]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^channel_out\(3),
      I1 => \write_register_address_reg_n_0_[5]\,
      O => \data_in_A[21]_i_3_n_0\
    );
\data_in_A[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBBBAAAAAAAA"
    )
        port map (
      I0 => \data_in_A[30]_i_7_n_0\,
      I1 => L_n_19,
      I2 => \data_in_A[21]_i_5_n_0\,
      I3 => L_n_27,
      I4 => L_n_15,
      I5 => \FSM_onehot_state_reg_n_0_[10]\,
      O => \data_in_A[21]_i_4_n_0\
    );
\data_in_A[21]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^channel_out\(3),
      I1 => \^channel_out\(1),
      O => \data_in_A[21]_i_5_n_0\
    );
\data_in_A[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \data_in_A[23]_i_1_n_0\,
      I1 => \stimulation_state_reg_n_0_[3]\,
      I2 => \data_in_A[22]_i_2_n_0\,
      I3 => \write_register_address[6]_i_2_n_0\,
      O => \data_in_A[22]_i_1_n_0\
    );
\data_in_A[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => p_0_in16_in,
      I1 => \^channel_out\(4),
      I2 => \^channel_out\(5),
      I3 => \^channel_out\(6),
      I4 => \^channel_out\(7),
      O => \data_in_A[22]_i_2_n_0\
    );
\data_in_A[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAEEEE"
    )
        port map (
      I0 => \data_in_A[30]_i_2_n_0\,
      I1 => \FSM_onehot_state_reg_n_0_[10]\,
      I2 => \^channel_out\(4),
      I3 => L_n_22,
      I4 => L_n_16,
      O => \data_in_A[23]_i_1_n_0\
    );
\data_in_A[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \^channel_out\(0),
      I1 => \^channel_out\(3),
      I2 => \^channel_out\(1),
      I3 => \^channel_out\(2),
      I4 => \FSM_onehot_state_reg_n_0_[10]\,
      I5 => L_n_19,
      O => \data_in_A[27]_i_1_n_0\
    );
\data_in_A[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF4444444"
    )
        port map (
      I0 => \data_in_A[2]_i_2_n_0\,
      I1 => \data_in_A[22]_i_2_n_0\,
      I2 => \zcheck_dac_command[7]_i_3_n_0\,
      I3 => zcheck_dac_command(2),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => \data_in_A[2]_i_3_n_0\,
      O => \data_in_A[2]_i_1_n_0\
    );
\data_in_A[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5455555544444444"
    )
        port map (
      I0 => \data_in_A[11]_i_2_n_0\,
      I1 => \data_in_A[2]_i_4_n_0\,
      I2 => \data_in_A[2]_i_5_n_0\,
      I3 => L_n_16,
      I4 => \^channel_out\(4),
      I5 => \stimulation_state_reg_n_0_[3]\,
      O => \data_in_A[2]_i_2_n_0\
    );
\data_in_A[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000808880000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[10]\,
      I1 => L_n_19,
      I2 => \^channel_out\(0),
      I3 => \^channel_out\(2),
      I4 => \^channel_out\(3),
      I5 => \^channel_out\(1),
      O => \data_in_A[2]_i_3_n_0\
    );
\data_in_A[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFDDDDFFDFFFDF"
    )
        port map (
      I0 => \stimulation_state_reg_n_0_[0]\,
      I1 => \stimulation_state_reg_n_0_[2]\,
      I2 => \data_in_A[16]_i_9_n_0\,
      I3 => \write_register_data[2]_i_4_n_0\,
      I4 => \data_in_A[11]_i_6_n_0\,
      I5 => \write_register_data[2]_i_3_n_0\,
      O => \data_in_A[2]_i_4_n_0\
    );
\data_in_A[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DCDFFFFFDCDF0000"
    )
        port map (
      I0 => \^channel_out\(0),
      I1 => \^channel_out\(2),
      I2 => \^channel_out\(1),
      I3 => stim_pulse_magnitude(2),
      I4 => \^channel_out\(3),
      I5 => \write_register_data[2]_i_8_n_0\,
      O => \data_in_A[2]_i_5_n_0\
    );
\data_in_A[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \write_register_data[11]_i_4_n_0\,
      I1 => \FSM_onehot_state_reg_n_0_[10]\,
      I2 => \data_in_A[30]_i_2_n_0\,
      O => \data_in_A[30]_i_1_n_0\
    );
\data_in_A[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFE0000"
    )
        port map (
      I0 => \data_in_A[30]_i_3_n_0\,
      I1 => \data_in_A[30]_i_4_n_0\,
      I2 => \data_in_A[30]_i_5_n_0\,
      I3 => \data_in_A[30]_i_6_n_0\,
      I4 => \data_in_A[22]_i_2_n_0\,
      I5 => \data_in_A[30]_i_7_n_0\,
      O => \data_in_A[30]_i_2_n_0\
    );
\data_in_A[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA8AAA8AAA8AAA"
    )
        port map (
      I0 => \stimulation_state_reg_n_0_[3]\,
      I1 => \stimulation_state_reg_n_0_[2]\,
      I2 => \^channel_out\(4),
      I3 => L_n_16,
      I4 => \^channel_out\(2),
      I5 => \^channel_out\(3),
      O => \data_in_A[30]_i_3_n_0\
    );
\data_in_A[30]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \stimulation_state_reg_n_0_[0]\,
      I1 => \stimulation_state_reg_n_0_[2]\,
      I2 => \stim_train_count_tracker[0]_i_2_n_0\,
      O => \data_in_A[30]_i_4_n_0\
    );
\data_in_A[30]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007000"
    )
        port map (
      I0 => \data_in_A[19]_i_7_n_0\,
      I1 => \stimulation_state_reg_n_0_[2]\,
      I2 => \stimulation_state_reg_n_0_[1]\,
      I3 => \stimulation_state_reg_n_0_[0]\,
      I4 => \data_in_A[16]_i_9_n_0\,
      O => \data_in_A[30]_i_5_n_0\
    );
\data_in_A[30]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CD0C0CCDCDCCCC"
    )
        port map (
      I0 => \data_in_A[16]_i_9_n_0\,
      I1 => \write_register_data[14]_i_5_n_0\,
      I2 => \stimulation_state_reg_n_0_[0]\,
      I3 => \stim_train_count_tracker[0]_i_2_n_0\,
      I4 => \stimulation_state_reg_n_0_[2]\,
      I5 => \data_in_A[30]_i_8_n_0\,
      O => \data_in_A[30]_i_6_n_0\
    );
\data_in_A[30]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFDFFFD0000"
    )
        port map (
      I0 => L_n_19,
      I1 => \^channel_out\(2),
      I2 => \^channel_out\(3),
      I3 => \^channel_out\(1),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => \FSM_onehot_state_reg_n_0_[11]\,
      O => \data_in_A[30]_i_7_n_0\
    );
\data_in_A[30]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555550444"
    )
        port map (
      I0 => \stimulation_state_reg_n_0_[1]\,
      I1 => \data_in_A[19]_i_7_n_0\,
      I2 => \^channel_out\(1),
      I3 => \^channel_out\(0),
      I4 => \stimulation_state_reg_n_0_[2]\,
      I5 => \stimulation_state_reg_n_0_[3]\,
      O => \data_in_A[30]_i_8_n_0\
    );
\data_in_A[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8880AAAA"
    )
        port map (
      I0 => rstn,
      I1 => p_0_in16_in,
      I2 => \data_in_A[31]_i_3_n_0\,
      I3 => stim_mask_probe_select(0),
      I4 => \data_in_A[31]_i_4_n_0\,
      O => \data_in_A[31]_i_1_n_0\
    );
\data_in_A[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCCFCFEFE"
    )
        port map (
      I0 => p_0_in16_in,
      I1 => \data_in_A[31]_i_5_n_0\,
      I2 => \FSM_onehot_state_reg_n_0_[10]\,
      I3 => \data_in_A[31]_i_6_n_0\,
      I4 => L_n_19,
      I5 => \FSM_onehot_state_reg_n_0_[11]\,
      O => \data_in_A[31]_i_2_n_0\
    );
\data_in_A[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFF00F000F0"
    )
        port map (
      I0 => \^channel_out\(1),
      I1 => \data_in_A[31]_i_7_n_0\,
      I2 => L_n_16,
      I3 => \^channel_out\(4),
      I4 => \data_in_A[31]_i_8_n_0\,
      I5 => \data_in_A[31]_i_9_n_0\,
      O => \data_in_A[31]_i_3_n_0\
    );
\data_in_A[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => \FSM_onehot_state_reg_n_0_[4]\,
      I2 => \FSM_onehot_state_reg_n_0_[11]\,
      I3 => \FSM_onehot_state_reg_n_0_[10]\,
      O => \data_in_A[31]_i_4_n_0\
    );
\data_in_A[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA2AAAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \^channel_out\(0),
      I2 => \^channel_out\(1),
      I3 => \^channel_out\(3),
      I4 => \^channel_out\(2),
      I5 => L_n_19,
      O => \data_in_A[31]_i_5_n_0\
    );
\data_in_A[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^channel_out\(2),
      I1 => \^channel_out\(1),
      I2 => \^channel_out\(3),
      I3 => \^channel_out\(0),
      O => \data_in_A[31]_i_6_n_0\
    );
\data_in_A[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^channel_out\(3),
      I1 => \^channel_out\(2),
      O => \data_in_A[31]_i_7_n_0\
    );
\data_in_A[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \stimulation_state_reg_n_0_[3]\,
      I1 => \stimulation_state_reg_n_0_[2]\,
      I2 => \stimulation_state_reg_n_0_[0]\,
      I3 => \stimulation_state_reg_n_0_[1]\,
      O => \data_in_A[31]_i_8_n_0\
    );
\data_in_A[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF737F"
    )
        port map (
      I0 => \stim_train_count_tracker[0]_i_2_n_0\,
      I1 => \stimulation_state_reg_n_0_[0]\,
      I2 => \stimulation_state_reg_n_0_[1]\,
      I3 => \data_in_A[18]_i_7_n_0\,
      I4 => \stimulation_state_reg_n_0_[3]\,
      I5 => \stimulation_state_reg_n_0_[2]\,
      O => \data_in_A[31]_i_9_n_0\
    );
\data_in_A[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBA00"
    )
        port map (
      I0 => \data_in_A[11]_i_2_n_0\,
      I1 => \data_in_A[3]_i_2_n_0\,
      I2 => \data_in_A[3]_i_3_n_0\,
      I3 => \data_in_A[22]_i_2_n_0\,
      I4 => \data_in_A[3]_i_4_n_0\,
      O => \data_in_A[3]_i_1_n_0\
    );
\data_in_A[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBAAFBFB"
    )
        port map (
      I0 => \data_in_A[14]_i_3_n_0\,
      I1 => \data_in_A[16]_i_9_n_0\,
      I2 => \data_in_A[3]_i_5_n_0\,
      I3 => \data_in_A[11]_i_6_n_0\,
      I4 => \data_in_A[3]_i_6_n_0\,
      O => \data_in_A[3]_i_2_n_0\
    );
\data_in_A[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777577755555FFFF"
    )
        port map (
      I0 => \stimulation_state_reg_n_0_[3]\,
      I1 => \^channel_out\(2),
      I2 => stim_pulse_magnitude(3),
      I3 => \^channel_out\(1),
      I4 => \write_register_data[3]_i_9_n_0\,
      I5 => \^channel_out\(3),
      O => \data_in_A[3]_i_3_n_0\
    );
\data_in_A[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F8F8F8F8F8F8"
    )
        port map (
      I0 => zcheck_scale(0),
      I1 => \data_in_A[11]_i_4_n_0\,
      I2 => \data_in_A[3]_i_7_n_0\,
      I3 => \FSM_onehot_state_reg_n_0_[4]\,
      I4 => \zcheck_dac_command[7]_i_3_n_0\,
      I5 => zcheck_dac_command(3),
      O => \data_in_A[3]_i_4_n_0\
    );
\data_in_A[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEA45003F"
    )
        port map (
      I0 => stim_rising_edge_first,
      I1 => stim_mask_channel_negative(3),
      I2 => stim_bipolar_mode,
      I3 => stim_mask_channel_positive(3),
      I4 => \^channel_out\(0),
      I5 => \write_register_data[14]_i_5_n_0\,
      O => \data_in_A[3]_i_5_n_0\
    );
\data_in_A[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4544555545444544"
    )
        port map (
      I0 => \stimulation_state_reg_n_0_[1]\,
      I1 => \stimulation_state_reg_n_0_[3]\,
      I2 => \write_register_data[3]_i_8_n_0\,
      I3 => \^channel_out\(0),
      I4 => \write_register_data[3]_i_7_n_0\,
      I5 => \^channel_out\(1),
      O => \data_in_A[3]_i_6_n_0\
    );
\data_in_A[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888000808000000"
    )
        port map (
      I0 => L_n_19,
      I1 => \FSM_onehot_state_reg_n_0_[10]\,
      I2 => \^channel_out\(0),
      I3 => \^channel_out\(2),
      I4 => \^channel_out\(3),
      I5 => \^channel_out\(1),
      O => \data_in_A[3]_i_7_n_0\
    );
\data_in_A[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF4444444"
    )
        port map (
      I0 => \data_in_A[4]_i_2_n_0\,
      I1 => \data_in_A[22]_i_2_n_0\,
      I2 => zcheck_dac_command(4),
      I3 => \zcheck_dac_command[7]_i_3_n_0\,
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => \data_in_A[4]_i_3_n_0\,
      O => \data_in_A[4]_i_1_n_0\
    );
\data_in_A[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AA8888FCFFFCFF"
    )
        port map (
      I0 => \write_register_data[3]_i_2_n_0\,
      I1 => \data_in_A[4]_i_4_n_0\,
      I2 => \data_in_A[11]_i_6_n_0\,
      I3 => \write_register_data[4]_i_6_n_0\,
      I4 => \write_register_data[4]_i_5_n_0\,
      I5 => \data_in_A[16]_i_9_n_0\,
      O => \data_in_A[4]_i_2_n_0\
    );
\data_in_A[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F8F8F8F8F8F8"
    )
        port map (
      I0 => \data_in_A[4]_i_5_n_0\,
      I1 => \data_in_A[4]_i_6_n_0\,
      I2 => \data_in_A[2]_i_3_n_0\,
      I3 => zcheck_scale(1),
      I4 => \write_register_data[11]_i_7_n_0\,
      I5 => \zcheck_dac_command[7]_i_5_n_0\,
      O => \data_in_A[4]_i_3_n_0\
    );
\data_in_A[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBBA"
    )
        port map (
      I0 => \data_in_A[14]_i_3_n_0\,
      I1 => \data_in_A[4]_i_7_n_0\,
      I2 => \^channel_out\(3),
      I3 => \write_register_data[4]_i_7_n_0\,
      O => \data_in_A[4]_i_4_n_0\
    );
\data_in_A[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^channel_out\(1),
      I1 => \^channel_out\(0),
      I2 => \^channel_out\(2),
      O => \data_in_A[4]_i_5_n_0\
    );
\data_in_A[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^channel_out\(4),
      I1 => \^channel_out\(5),
      I2 => \^channel_out\(6),
      I3 => \^channel_out\(7),
      I4 => \FSM_onehot_state_reg_n_0_[10]\,
      O => \data_in_A[4]_i_6_n_0\
    );
\data_in_A[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E00020FFFFFFFF"
    )
        port map (
      I0 => stim_pulse_magnitude(4),
      I1 => \^channel_out\(1),
      I2 => \^channel_out\(3),
      I3 => \^channel_out\(2),
      I4 => \^channel_out\(0),
      I5 => \stimulation_state_reg_n_0_[3]\,
      O => \data_in_A[4]_i_7_n_0\
    );
\data_in_A[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
        port map (
      I0 => \data_in_A[11]_i_2_n_0\,
      I1 => \data_in_A[5]_i_2_n_0\,
      I2 => \data_in_A[22]_i_2_n_0\,
      I3 => \zcheck_dac_command[7]_i_3_n_0\,
      I4 => \data_in_A[5]_i_3_n_0\,
      I5 => \data_in_A[5]_i_4_n_0\,
      O => \data_in_A[5]_i_1_n_0\
    );
\data_in_A[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008AA0808"
    )
        port map (
      I0 => \data_in_A[5]_i_5_n_0\,
      I1 => \write_register_data[5]_i_3_n_0\,
      I2 => \data_in_A[11]_i_6_n_0\,
      I3 => \write_register_data[5]_i_4_n_0\,
      I4 => \data_in_A[16]_i_9_n_0\,
      I5 => \data_in_A[14]_i_3_n_0\,
      O => \data_in_A[5]_i_2_n_0\
    );
\data_in_A[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => zcheck_dac_command(5),
      O => \data_in_A[5]_i_3_n_0\
    );
\data_in_A[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440004000000000"
    )
        port map (
      I0 => \^channel_out\(0),
      I1 => L_n_19,
      I2 => \^channel_out\(1),
      I3 => \^channel_out\(2),
      I4 => \^channel_out\(3),
      I5 => \FSM_onehot_state_reg_n_0_[10]\,
      O => \data_in_A[5]_i_4_n_0\
    );
\data_in_A[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7775FFFF77755555"
    )
        port map (
      I0 => \stimulation_state_reg_n_0_[3]\,
      I1 => \^channel_out\(2),
      I2 => stim_pulse_magnitude(5),
      I3 => \^channel_out\(1),
      I4 => \^channel_out\(3),
      I5 => \write_register_data[5]_i_8_n_0\,
      O => \data_in_A[5]_i_5_n_0\
    );
\data_in_A[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF44F4"
    )
        port map (
      I0 => \data_in_A[6]_i_2_n_0\,
      I1 => \data_in_A[22]_i_2_n_0\,
      I2 => zcheck_dac_command(6),
      I3 => \zcheck_dac_command[7]_i_4_n_0\,
      I4 => \data_in_A[11]_i_5_n_0\,
      I5 => \data_in_A[11]_i_4_n_0\,
      O => \data_in_A[6]_i_1_n_0\
    );
\data_in_A[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AA8888FCFFFCFF"
    )
        port map (
      I0 => \write_register_data[3]_i_2_n_0\,
      I1 => \data_in_A[6]_i_3_n_0\,
      I2 => \data_in_A[11]_i_6_n_0\,
      I3 => \write_register_data[6]_i_5_n_0\,
      I4 => \write_register_data[6]_i_4_n_0\,
      I5 => \data_in_A[16]_i_9_n_0\,
      O => \data_in_A[6]_i_2_n_0\
    );
\data_in_A[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBBA"
    )
        port map (
      I0 => \data_in_A[14]_i_3_n_0\,
      I1 => \data_in_A[6]_i_4_n_0\,
      I2 => \^channel_out\(3),
      I3 => \write_register_data[6]_i_6_n_0\,
      O => \data_in_A[6]_i_3_n_0\
    );
\data_in_A[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D000800FFFFFFFF"
    )
        port map (
      I0 => \^channel_out\(1),
      I1 => \^channel_out\(0),
      I2 => \^channel_out\(2),
      I3 => \^channel_out\(3),
      I4 => stim_pulse_magnitude(6),
      I5 => \stimulation_state_reg_n_0_[3]\,
      O => \data_in_A[6]_i_4_n_0\
    );
\data_in_A[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
        port map (
      I0 => \data_in_A[11]_i_2_n_0\,
      I1 => \data_in_A[7]_i_2_n_0\,
      I2 => \data_in_A[22]_i_2_n_0\,
      I3 => \zcheck_dac_command[7]_i_3_n_0\,
      I4 => \data_in_A[7]_i_3_n_0\,
      I5 => \data_in_A[7]_i_4_n_0\,
      O => \data_in_A[7]_i_1_n_0\
    );
\data_in_A[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008AA0808"
    )
        port map (
      I0 => \data_in_A[7]_i_5_n_0\,
      I1 => \write_register_data[7]_i_3_n_0\,
      I2 => \data_in_A[11]_i_6_n_0\,
      I3 => \write_register_data[7]_i_4_n_0\,
      I4 => \data_in_A[16]_i_9_n_0\,
      I5 => \data_in_A[14]_i_3_n_0\,
      O => \data_in_A[7]_i_2_n_0\
    );
\data_in_A[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => zcheck_dac_command(7),
      O => \data_in_A[7]_i_3_n_0\
    );
\data_in_A[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10CA000000000000"
    )
        port map (
      I0 => \^channel_out\(1),
      I1 => \^channel_out\(3),
      I2 => \^channel_out\(2),
      I3 => \^channel_out\(0),
      I4 => L_n_19,
      I5 => \FSM_onehot_state_reg_n_0_[10]\,
      O => \data_in_A[7]_i_4_n_0\
    );
\data_in_A[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7775FFFF77755555"
    )
        port map (
      I0 => \stimulation_state_reg_n_0_[3]\,
      I1 => \^channel_out\(2),
      I2 => stim_pulse_magnitude(7),
      I3 => \^channel_out\(1),
      I4 => \^channel_out\(3),
      I5 => \write_register_data[7]_i_8_n_0\,
      O => \data_in_A[7]_i_5_n_0\
    );
\data_in_A[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
        port map (
      I0 => \data_in_A[11]_i_2_n_0\,
      I1 => \data_in_A[8]_i_2_n_0\,
      I2 => \data_in_A[22]_i_2_n_0\,
      I3 => zcheck_global_channel(0),
      I4 => \data_in_A[11]_i_4_n_0\,
      I5 => \data_in_A[8]_i_3_n_0\,
      O => \data_in_A[8]_i_1_n_0\
    );
\data_in_A[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000022F2"
    )
        port map (
      I0 => \data_in_A[16]_i_9_n_0\,
      I1 => \write_register_data[8]_i_3_n_0\,
      I2 => \write_register_data[8]_i_4_n_0\,
      I3 => \data_in_A[11]_i_6_n_0\,
      I4 => \data_in_A[14]_i_3_n_0\,
      I5 => \write_register_data[8]_i_5_n_0\,
      O => \data_in_A[8]_i_2_n_0\
    );
\data_in_A[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4004404000000000"
    )
        port map (
      I0 => \^channel_out\(0),
      I1 => L_n_19,
      I2 => \^channel_out\(2),
      I3 => \^channel_out\(3),
      I4 => \^channel_out\(1),
      I5 => \FSM_onehot_state_reg_n_0_[10]\,
      O => \data_in_A[8]_i_3_n_0\
    );
\data_in_A[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
        port map (
      I0 => \data_in_A[11]_i_2_n_0\,
      I1 => \data_in_A[9]_i_2_n_0\,
      I2 => \data_in_A[22]_i_2_n_0\,
      I3 => zcheck_global_channel(1),
      I4 => \data_in_A[11]_i_4_n_0\,
      I5 => \data_in_A[11]_i_5_n_0\,
      O => \data_in_A[9]_i_1_n_0\
    );
\data_in_A[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000022F2"
    )
        port map (
      I0 => \data_in_A[16]_i_9_n_0\,
      I1 => \write_register_data[9]_i_4_n_0\,
      I2 => \write_register_data[9]_i_3_n_0\,
      I3 => \data_in_A[11]_i_6_n_0\,
      I4 => \data_in_A[9]_i_3_n_0\,
      I5 => \data_in_A[14]_i_3_n_0\,
      O => \data_in_A[9]_i_2_n_0\
    );
\data_in_A[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440444444444444"
    )
        port map (
      I0 => \write_register_data[9]_i_5_n_0\,
      I1 => \stimulation_state_reg_n_0_[3]\,
      I2 => \^channel_out\(2),
      I3 => \^channel_out\(0),
      I4 => \^channel_out\(1),
      I5 => \^channel_out\(3),
      O => \data_in_A[9]_i_3_n_0\
    );
\data_in_A_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_A[31]_i_1_n_0\,
      D => \data_in_A[0]_i_1_n_0\,
      Q => \data_in_A_reg_n_0_[0]\,
      R => '0'
    );
\data_in_A_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_A[31]_i_1_n_0\,
      D => \data_in_A[10]_i_1_n_0\,
      Q => \data_in_A_reg_n_0_[10]\,
      R => '0'
    );
\data_in_A_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_A[31]_i_1_n_0\,
      D => \data_in_A[11]_i_1_n_0\,
      Q => \data_in_A_reg_n_0_[11]\,
      R => '0'
    );
\data_in_A_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_A[31]_i_1_n_0\,
      D => \data_in_A[12]_i_1_n_0\,
      Q => \data_in_A_reg_n_0_[12]\,
      S => \data_in_A[15]_i_1_n_0\
    );
\data_in_A_reg[13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_A[31]_i_1_n_0\,
      D => \data_in_A[13]_i_1_n_0\,
      Q => \data_in_A_reg_n_0_[13]\,
      S => \data_in_A[15]_i_1_n_0\
    );
\data_in_A_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_A[31]_i_1_n_0\,
      D => \data_in_A[14]_i_1_n_0\,
      Q => \data_in_A_reg_n_0_[14]\,
      S => \data_in_A[15]_i_1_n_0\
    );
\data_in_A_reg[15]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_A[31]_i_1_n_0\,
      D => \data_in_A[15]_i_2_n_0\,
      Q => \data_in_A_reg_n_0_[15]\,
      S => \data_in_A[15]_i_1_n_0\
    );
\data_in_A_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_A[31]_i_1_n_0\,
      D => \data_in_A[16]_i_1_n_0\,
      Q => \data_in_A_reg_n_0_[16]\,
      R => '0'
    );
\data_in_A_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_A[31]_i_1_n_0\,
      D => \data_in_A[17]_i_1_n_0\,
      Q => \data_in_A_reg_n_0_[17]\,
      R => '0'
    );
\data_in_A_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_A[31]_i_1_n_0\,
      D => \data_in_A[18]_i_1_n_0\,
      Q => \data_in_A_reg_n_0_[18]\,
      R => '0'
    );
\data_in_A_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_A[31]_i_1_n_0\,
      D => \data_in_A[19]_i_1_n_0\,
      Q => \data_in_A_reg_n_0_[19]\,
      R => '0'
    );
\data_in_A_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_A[31]_i_1_n_0\,
      D => \data_in_A[1]_i_1_n_0\,
      Q => \data_in_A_reg_n_0_[1]\,
      R => '0'
    );
\data_in_A_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_A[31]_i_1_n_0\,
      D => \data_in_A[20]_i_1_n_0\,
      Q => \data_in_A_reg_n_0_[20]\,
      R => '0'
    );
\data_in_A_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_A[31]_i_1_n_0\,
      D => \data_in_A[21]_i_1_n_0\,
      Q => \data_in_A_reg_n_0_[21]\,
      R => '0'
    );
\data_in_A_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_A[31]_i_1_n_0\,
      D => \data_in_A[22]_i_1_n_0\,
      Q => \data_in_A_reg_n_0_[22]\,
      R => '0'
    );
\data_in_A_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_A[31]_i_1_n_0\,
      D => \data_in_A[23]_i_1_n_0\,
      Q => \data_in_A_reg_n_0_[23]\,
      R => '0'
    );
\data_in_A_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_A[31]_i_1_n_0\,
      D => \data_in_A[27]_i_1_n_0\,
      Q => \data_in_A_reg_n_0_[27]\,
      R => '0'
    );
\data_in_A_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_A[31]_i_1_n_0\,
      D => \data_in_A[2]_i_1_n_0\,
      Q => \data_in_A_reg_n_0_[2]\,
      R => '0'
    );
\data_in_A_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_A[31]_i_1_n_0\,
      D => \data_in_A[30]_i_1_n_0\,
      Q => \data_in_A_reg_n_0_[30]\,
      R => '0'
    );
\data_in_A_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_A[31]_i_1_n_0\,
      D => \data_in_A[31]_i_2_n_0\,
      Q => \data_in_A_reg_n_0_[31]\,
      R => '0'
    );
\data_in_A_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_A[31]_i_1_n_0\,
      D => \data_in_A[3]_i_1_n_0\,
      Q => \data_in_A_reg_n_0_[3]\,
      R => '0'
    );
\data_in_A_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_A[31]_i_1_n_0\,
      D => \data_in_A[4]_i_1_n_0\,
      Q => \data_in_A_reg_n_0_[4]\,
      R => '0'
    );
\data_in_A_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_A[31]_i_1_n_0\,
      D => \data_in_A[5]_i_1_n_0\,
      Q => \data_in_A_reg_n_0_[5]\,
      R => '0'
    );
\data_in_A_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_A[31]_i_1_n_0\,
      D => \data_in_A[6]_i_1_n_0\,
      Q => \data_in_A_reg_n_0_[6]\,
      R => '0'
    );
\data_in_A_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_A[31]_i_1_n_0\,
      D => \data_in_A[7]_i_1_n_0\,
      Q => \data_in_A_reg_n_0_[7]\,
      R => '0'
    );
\data_in_A_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_A[31]_i_1_n_0\,
      D => \data_in_A[8]_i_1_n_0\,
      Q => \data_in_A_reg_n_0_[8]\,
      R => '0'
    );
\data_in_A_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_A[31]_i_1_n_0\,
      D => \data_in_A[9]_i_1_n_0\,
      Q => \data_in_A_reg_n_0_[9]\,
      R => '0'
    );
\data_in_B[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880AAAA00000000"
    )
        port map (
      I0 => rstn,
      I1 => p_0_in16_in,
      I2 => \data_in_A[31]_i_3_n_0\,
      I3 => stim_mask_probe_select(1),
      I4 => \data_in_A[31]_i_4_n_0\,
      I5 => \data_in_A[11]_i_5_n_0\,
      O => \data_in_B[15]_i_1_n_0\
    );
\data_in_B[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8880AAAA"
    )
        port map (
      I0 => rstn,
      I1 => p_0_in16_in,
      I2 => \data_in_A[31]_i_3_n_0\,
      I3 => stim_mask_probe_select(1),
      I4 => \data_in_A[31]_i_4_n_0\,
      O => \data_in_B[31]_i_1_n_0\
    );
\data_in_B_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_B[31]_i_1_n_0\,
      D => \data_in_A[0]_i_1_n_0\,
      Q => \data_in_B_reg_n_0_[0]\,
      R => '0'
    );
\data_in_B_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_B[31]_i_1_n_0\,
      D => \data_in_A[10]_i_1_n_0\,
      Q => \data_in_B_reg_n_0_[10]\,
      R => '0'
    );
\data_in_B_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_B[31]_i_1_n_0\,
      D => \data_in_A[11]_i_1_n_0\,
      Q => \data_in_B_reg_n_0_[11]\,
      R => '0'
    );
\data_in_B_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_B[31]_i_1_n_0\,
      D => \data_in_A[12]_i_1_n_0\,
      Q => \data_in_B_reg_n_0_[12]\,
      S => \data_in_B[15]_i_1_n_0\
    );
\data_in_B_reg[13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_B[31]_i_1_n_0\,
      D => \data_in_A[13]_i_1_n_0\,
      Q => \data_in_B_reg_n_0_[13]\,
      S => \data_in_B[15]_i_1_n_0\
    );
\data_in_B_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_B[31]_i_1_n_0\,
      D => \data_in_A[14]_i_1_n_0\,
      Q => \data_in_B_reg_n_0_[14]\,
      S => \data_in_B[15]_i_1_n_0\
    );
\data_in_B_reg[15]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_B[31]_i_1_n_0\,
      D => \data_in_A[15]_i_2_n_0\,
      Q => \data_in_B_reg_n_0_[15]\,
      S => \data_in_B[15]_i_1_n_0\
    );
\data_in_B_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_B[31]_i_1_n_0\,
      D => \data_in_A[16]_i_1_n_0\,
      Q => \data_in_B_reg_n_0_[16]\,
      R => '0'
    );
\data_in_B_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_B[31]_i_1_n_0\,
      D => \data_in_A[17]_i_1_n_0\,
      Q => \data_in_B_reg_n_0_[17]\,
      R => '0'
    );
\data_in_B_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_B[31]_i_1_n_0\,
      D => \data_in_A[18]_i_1_n_0\,
      Q => \data_in_B_reg_n_0_[18]\,
      R => '0'
    );
\data_in_B_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_B[31]_i_1_n_0\,
      D => \data_in_A[19]_i_1_n_0\,
      Q => \data_in_B_reg_n_0_[19]\,
      R => '0'
    );
\data_in_B_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_B[31]_i_1_n_0\,
      D => \data_in_A[1]_i_1_n_0\,
      Q => \data_in_B_reg_n_0_[1]\,
      R => '0'
    );
\data_in_B_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_B[31]_i_1_n_0\,
      D => \data_in_A[20]_i_1_n_0\,
      Q => \data_in_B_reg_n_0_[20]\,
      R => '0'
    );
\data_in_B_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_B[31]_i_1_n_0\,
      D => \data_in_A[21]_i_1_n_0\,
      Q => \data_in_B_reg_n_0_[21]\,
      R => '0'
    );
\data_in_B_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_B[31]_i_1_n_0\,
      D => \data_in_A[22]_i_1_n_0\,
      Q => \data_in_B_reg_n_0_[22]\,
      R => '0'
    );
\data_in_B_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_B[31]_i_1_n_0\,
      D => \data_in_A[23]_i_1_n_0\,
      Q => \data_in_B_reg_n_0_[23]\,
      R => '0'
    );
\data_in_B_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_B[31]_i_1_n_0\,
      D => \data_in_A[27]_i_1_n_0\,
      Q => \data_in_B_reg_n_0_[27]\,
      R => '0'
    );
\data_in_B_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_B[31]_i_1_n_0\,
      D => \data_in_A[2]_i_1_n_0\,
      Q => \data_in_B_reg_n_0_[2]\,
      R => '0'
    );
\data_in_B_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_B[31]_i_1_n_0\,
      D => \data_in_A[30]_i_1_n_0\,
      Q => \data_in_B_reg_n_0_[30]\,
      R => '0'
    );
\data_in_B_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_B[31]_i_1_n_0\,
      D => \data_in_A[31]_i_2_n_0\,
      Q => \data_in_B_reg_n_0_[31]\,
      R => '0'
    );
\data_in_B_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_B[31]_i_1_n_0\,
      D => \data_in_A[3]_i_1_n_0\,
      Q => \data_in_B_reg_n_0_[3]\,
      R => '0'
    );
\data_in_B_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_B[31]_i_1_n_0\,
      D => \data_in_A[4]_i_1_n_0\,
      Q => \data_in_B_reg_n_0_[4]\,
      R => '0'
    );
\data_in_B_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_B[31]_i_1_n_0\,
      D => \data_in_A[5]_i_1_n_0\,
      Q => \data_in_B_reg_n_0_[5]\,
      R => '0'
    );
\data_in_B_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_B[31]_i_1_n_0\,
      D => \data_in_A[6]_i_1_n_0\,
      Q => \data_in_B_reg_n_0_[6]\,
      R => '0'
    );
\data_in_B_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_B[31]_i_1_n_0\,
      D => \data_in_A[7]_i_1_n_0\,
      Q => \data_in_B_reg_n_0_[7]\,
      R => '0'
    );
\data_in_B_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_B[31]_i_1_n_0\,
      D => \data_in_A[8]_i_1_n_0\,
      Q => \data_in_B_reg_n_0_[8]\,
      R => '0'
    );
\data_in_B_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_B[31]_i_1_n_0\,
      D => \data_in_A[9]_i_1_n_0\,
      Q => \data_in_B_reg_n_0_[9]\,
      R => '0'
    );
\data_in_C[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880AAAA00000000"
    )
        port map (
      I0 => rstn,
      I1 => p_0_in16_in,
      I2 => \data_in_A[31]_i_3_n_0\,
      I3 => stim_mask_probe_select(2),
      I4 => \data_in_A[31]_i_4_n_0\,
      I5 => \data_in_A[11]_i_5_n_0\,
      O => \data_in_C[15]_i_1_n_0\
    );
\data_in_C[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8880AAAA"
    )
        port map (
      I0 => rstn,
      I1 => p_0_in16_in,
      I2 => \data_in_A[31]_i_3_n_0\,
      I3 => stim_mask_probe_select(2),
      I4 => \data_in_A[31]_i_4_n_0\,
      O => \data_in_C[31]_i_1_n_0\
    );
\data_in_C_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_C[31]_i_1_n_0\,
      D => \data_in_A[0]_i_1_n_0\,
      Q => \data_in_C_reg_n_0_[0]\,
      R => '0'
    );
\data_in_C_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_C[31]_i_1_n_0\,
      D => \data_in_A[10]_i_1_n_0\,
      Q => \data_in_C_reg_n_0_[10]\,
      R => '0'
    );
\data_in_C_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_C[31]_i_1_n_0\,
      D => \data_in_A[11]_i_1_n_0\,
      Q => \data_in_C_reg_n_0_[11]\,
      R => '0'
    );
\data_in_C_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_C[31]_i_1_n_0\,
      D => \data_in_A[12]_i_1_n_0\,
      Q => \data_in_C_reg_n_0_[12]\,
      S => \data_in_C[15]_i_1_n_0\
    );
\data_in_C_reg[13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_C[31]_i_1_n_0\,
      D => \data_in_A[13]_i_1_n_0\,
      Q => \data_in_C_reg_n_0_[13]\,
      S => \data_in_C[15]_i_1_n_0\
    );
\data_in_C_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_C[31]_i_1_n_0\,
      D => \data_in_A[14]_i_1_n_0\,
      Q => \data_in_C_reg_n_0_[14]\,
      S => \data_in_C[15]_i_1_n_0\
    );
\data_in_C_reg[15]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_C[31]_i_1_n_0\,
      D => \data_in_A[15]_i_2_n_0\,
      Q => \data_in_C_reg_n_0_[15]\,
      S => \data_in_C[15]_i_1_n_0\
    );
\data_in_C_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_C[31]_i_1_n_0\,
      D => \data_in_A[16]_i_1_n_0\,
      Q => \data_in_C_reg_n_0_[16]\,
      R => '0'
    );
\data_in_C_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_C[31]_i_1_n_0\,
      D => \data_in_A[17]_i_1_n_0\,
      Q => \data_in_C_reg_n_0_[17]\,
      R => '0'
    );
\data_in_C_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_C[31]_i_1_n_0\,
      D => \data_in_A[18]_i_1_n_0\,
      Q => \data_in_C_reg_n_0_[18]\,
      R => '0'
    );
\data_in_C_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_C[31]_i_1_n_0\,
      D => \data_in_A[19]_i_1_n_0\,
      Q => \data_in_C_reg_n_0_[19]\,
      R => '0'
    );
\data_in_C_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_C[31]_i_1_n_0\,
      D => \data_in_A[1]_i_1_n_0\,
      Q => \data_in_C_reg_n_0_[1]\,
      R => '0'
    );
\data_in_C_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_C[31]_i_1_n_0\,
      D => \data_in_A[20]_i_1_n_0\,
      Q => \data_in_C_reg_n_0_[20]\,
      R => '0'
    );
\data_in_C_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_C[31]_i_1_n_0\,
      D => \data_in_A[21]_i_1_n_0\,
      Q => \data_in_C_reg_n_0_[21]\,
      R => '0'
    );
\data_in_C_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_C[31]_i_1_n_0\,
      D => \data_in_A[22]_i_1_n_0\,
      Q => \data_in_C_reg_n_0_[22]\,
      R => '0'
    );
\data_in_C_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_C[31]_i_1_n_0\,
      D => \data_in_A[23]_i_1_n_0\,
      Q => \data_in_C_reg_n_0_[23]\,
      R => '0'
    );
\data_in_C_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_C[31]_i_1_n_0\,
      D => \data_in_A[27]_i_1_n_0\,
      Q => \data_in_C_reg_n_0_[27]\,
      R => '0'
    );
\data_in_C_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_C[31]_i_1_n_0\,
      D => \data_in_A[2]_i_1_n_0\,
      Q => \data_in_C_reg_n_0_[2]\,
      R => '0'
    );
\data_in_C_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_C[31]_i_1_n_0\,
      D => \data_in_A[30]_i_1_n_0\,
      Q => \data_in_C_reg_n_0_[30]\,
      R => '0'
    );
\data_in_C_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_C[31]_i_1_n_0\,
      D => \data_in_A[31]_i_2_n_0\,
      Q => \data_in_C_reg_n_0_[31]\,
      R => '0'
    );
\data_in_C_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_C[31]_i_1_n_0\,
      D => \data_in_A[3]_i_1_n_0\,
      Q => \data_in_C_reg_n_0_[3]\,
      R => '0'
    );
\data_in_C_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_C[31]_i_1_n_0\,
      D => \data_in_A[4]_i_1_n_0\,
      Q => \data_in_C_reg_n_0_[4]\,
      R => '0'
    );
\data_in_C_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_C[31]_i_1_n_0\,
      D => \data_in_A[5]_i_1_n_0\,
      Q => \data_in_C_reg_n_0_[5]\,
      R => '0'
    );
\data_in_C_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_C[31]_i_1_n_0\,
      D => \data_in_A[6]_i_1_n_0\,
      Q => \data_in_C_reg_n_0_[6]\,
      R => '0'
    );
\data_in_C_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_C[31]_i_1_n_0\,
      D => \data_in_A[7]_i_1_n_0\,
      Q => \data_in_C_reg_n_0_[7]\,
      R => '0'
    );
\data_in_C_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_C[31]_i_1_n_0\,
      D => \data_in_A[8]_i_1_n_0\,
      Q => \data_in_C_reg_n_0_[8]\,
      R => '0'
    );
\data_in_C_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_C[31]_i_1_n_0\,
      D => \data_in_A[9]_i_1_n_0\,
      Q => \data_in_C_reg_n_0_[9]\,
      R => '0'
    );
\data_in_D[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880AAAA00000000"
    )
        port map (
      I0 => rstn,
      I1 => p_0_in16_in,
      I2 => \data_in_A[31]_i_3_n_0\,
      I3 => stim_mask_probe_select(3),
      I4 => \data_in_A[31]_i_4_n_0\,
      I5 => \data_in_A[11]_i_5_n_0\,
      O => \data_in_D[15]_i_1_n_0\
    );
\data_in_D[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8880AAAA"
    )
        port map (
      I0 => rstn,
      I1 => p_0_in16_in,
      I2 => \data_in_A[31]_i_3_n_0\,
      I3 => stim_mask_probe_select(3),
      I4 => \data_in_A[31]_i_4_n_0\,
      O => \data_in_D[31]_i_1_n_0\
    );
\data_in_D_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_D[31]_i_1_n_0\,
      D => \data_in_A[0]_i_1_n_0\,
      Q => \data_in_D_reg_n_0_[0]\,
      R => '0'
    );
\data_in_D_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_D[31]_i_1_n_0\,
      D => \data_in_A[10]_i_1_n_0\,
      Q => \data_in_D_reg_n_0_[10]\,
      R => '0'
    );
\data_in_D_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_D[31]_i_1_n_0\,
      D => \data_in_A[11]_i_1_n_0\,
      Q => \data_in_D_reg_n_0_[11]\,
      R => '0'
    );
\data_in_D_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_D[31]_i_1_n_0\,
      D => \data_in_A[12]_i_1_n_0\,
      Q => \data_in_D_reg_n_0_[12]\,
      S => \data_in_D[15]_i_1_n_0\
    );
\data_in_D_reg[13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_D[31]_i_1_n_0\,
      D => \data_in_A[13]_i_1_n_0\,
      Q => \data_in_D_reg_n_0_[13]\,
      S => \data_in_D[15]_i_1_n_0\
    );
\data_in_D_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_D[31]_i_1_n_0\,
      D => \data_in_A[14]_i_1_n_0\,
      Q => \data_in_D_reg_n_0_[14]\,
      S => \data_in_D[15]_i_1_n_0\
    );
\data_in_D_reg[15]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_D[31]_i_1_n_0\,
      D => \data_in_A[15]_i_2_n_0\,
      Q => \data_in_D_reg_n_0_[15]\,
      S => \data_in_D[15]_i_1_n_0\
    );
\data_in_D_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_D[31]_i_1_n_0\,
      D => \data_in_A[16]_i_1_n_0\,
      Q => \data_in_D_reg_n_0_[16]\,
      R => '0'
    );
\data_in_D_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_D[31]_i_1_n_0\,
      D => \data_in_A[17]_i_1_n_0\,
      Q => \data_in_D_reg_n_0_[17]\,
      R => '0'
    );
\data_in_D_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_D[31]_i_1_n_0\,
      D => \data_in_A[18]_i_1_n_0\,
      Q => \data_in_D_reg_n_0_[18]\,
      R => '0'
    );
\data_in_D_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_D[31]_i_1_n_0\,
      D => \data_in_A[19]_i_1_n_0\,
      Q => \data_in_D_reg_n_0_[19]\,
      R => '0'
    );
\data_in_D_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_D[31]_i_1_n_0\,
      D => \data_in_A[1]_i_1_n_0\,
      Q => \data_in_D_reg_n_0_[1]\,
      R => '0'
    );
\data_in_D_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_D[31]_i_1_n_0\,
      D => \data_in_A[20]_i_1_n_0\,
      Q => \data_in_D_reg_n_0_[20]\,
      R => '0'
    );
\data_in_D_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_D[31]_i_1_n_0\,
      D => \data_in_A[21]_i_1_n_0\,
      Q => \data_in_D_reg_n_0_[21]\,
      R => '0'
    );
\data_in_D_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_D[31]_i_1_n_0\,
      D => \data_in_A[22]_i_1_n_0\,
      Q => \data_in_D_reg_n_0_[22]\,
      R => '0'
    );
\data_in_D_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_D[31]_i_1_n_0\,
      D => \data_in_A[23]_i_1_n_0\,
      Q => \data_in_D_reg_n_0_[23]\,
      R => '0'
    );
\data_in_D_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_D[31]_i_1_n_0\,
      D => \data_in_A[27]_i_1_n_0\,
      Q => \data_in_D_reg_n_0_[27]\,
      R => '0'
    );
\data_in_D_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_D[31]_i_1_n_0\,
      D => \data_in_A[2]_i_1_n_0\,
      Q => \data_in_D_reg_n_0_[2]\,
      R => '0'
    );
\data_in_D_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_D[31]_i_1_n_0\,
      D => \data_in_A[30]_i_1_n_0\,
      Q => \data_in_D_reg_n_0_[30]\,
      R => '0'
    );
\data_in_D_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_D[31]_i_1_n_0\,
      D => \data_in_A[31]_i_2_n_0\,
      Q => \data_in_D_reg_n_0_[31]\,
      R => '0'
    );
\data_in_D_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_D[31]_i_1_n_0\,
      D => \data_in_A[3]_i_1_n_0\,
      Q => \data_in_D_reg_n_0_[3]\,
      R => '0'
    );
\data_in_D_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_D[31]_i_1_n_0\,
      D => \data_in_A[4]_i_1_n_0\,
      Q => \data_in_D_reg_n_0_[4]\,
      R => '0'
    );
\data_in_D_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_D[31]_i_1_n_0\,
      D => \data_in_A[5]_i_1_n_0\,
      Q => \data_in_D_reg_n_0_[5]\,
      R => '0'
    );
\data_in_D_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_D[31]_i_1_n_0\,
      D => \data_in_A[6]_i_1_n_0\,
      Q => \data_in_D_reg_n_0_[6]\,
      R => '0'
    );
\data_in_D_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_D[31]_i_1_n_0\,
      D => \data_in_A[7]_i_1_n_0\,
      Q => \data_in_D_reg_n_0_[7]\,
      R => '0'
    );
\data_in_D_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_D[31]_i_1_n_0\,
      D => \data_in_A[8]_i_1_n_0\,
      Q => \data_in_D_reg_n_0_[8]\,
      R => '0'
    );
\data_in_D_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_D[31]_i_1_n_0\,
      D => \data_in_A[9]_i_1_n_0\,
      Q => \data_in_D_reg_n_0_[9]\,
      R => '0'
    );
\data_in_E[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880AAAA00000000"
    )
        port map (
      I0 => rstn,
      I1 => p_0_in16_in,
      I2 => \data_in_A[31]_i_3_n_0\,
      I3 => stim_mask_probe_select(4),
      I4 => \data_in_A[31]_i_4_n_0\,
      I5 => \data_in_A[11]_i_5_n_0\,
      O => \data_in_E[15]_i_1_n_0\
    );
\data_in_E[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8880AAAA"
    )
        port map (
      I0 => rstn,
      I1 => p_0_in16_in,
      I2 => \data_in_A[31]_i_3_n_0\,
      I3 => stim_mask_probe_select(4),
      I4 => \data_in_A[31]_i_4_n_0\,
      O => \data_in_E[31]_i_1_n_0\
    );
\data_in_E_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_E[31]_i_1_n_0\,
      D => \data_in_A[0]_i_1_n_0\,
      Q => \data_in_E_reg_n_0_[0]\,
      R => '0'
    );
\data_in_E_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_E[31]_i_1_n_0\,
      D => \data_in_A[10]_i_1_n_0\,
      Q => \data_in_E_reg_n_0_[10]\,
      R => '0'
    );
\data_in_E_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_E[31]_i_1_n_0\,
      D => \data_in_A[11]_i_1_n_0\,
      Q => \data_in_E_reg_n_0_[11]\,
      R => '0'
    );
\data_in_E_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_E[31]_i_1_n_0\,
      D => \data_in_A[12]_i_1_n_0\,
      Q => \data_in_E_reg_n_0_[12]\,
      S => \data_in_E[15]_i_1_n_0\
    );
\data_in_E_reg[13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_E[31]_i_1_n_0\,
      D => \data_in_A[13]_i_1_n_0\,
      Q => \data_in_E_reg_n_0_[13]\,
      S => \data_in_E[15]_i_1_n_0\
    );
\data_in_E_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_E[31]_i_1_n_0\,
      D => \data_in_A[14]_i_1_n_0\,
      Q => \data_in_E_reg_n_0_[14]\,
      S => \data_in_E[15]_i_1_n_0\
    );
\data_in_E_reg[15]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_E[31]_i_1_n_0\,
      D => \data_in_A[15]_i_2_n_0\,
      Q => \data_in_E_reg_n_0_[15]\,
      S => \data_in_E[15]_i_1_n_0\
    );
\data_in_E_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_E[31]_i_1_n_0\,
      D => \data_in_A[16]_i_1_n_0\,
      Q => \data_in_E_reg_n_0_[16]\,
      R => '0'
    );
\data_in_E_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_E[31]_i_1_n_0\,
      D => \data_in_A[17]_i_1_n_0\,
      Q => \data_in_E_reg_n_0_[17]\,
      R => '0'
    );
\data_in_E_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_E[31]_i_1_n_0\,
      D => \data_in_A[18]_i_1_n_0\,
      Q => \data_in_E_reg_n_0_[18]\,
      R => '0'
    );
\data_in_E_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_E[31]_i_1_n_0\,
      D => \data_in_A[19]_i_1_n_0\,
      Q => \data_in_E_reg_n_0_[19]\,
      R => '0'
    );
\data_in_E_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_E[31]_i_1_n_0\,
      D => \data_in_A[1]_i_1_n_0\,
      Q => \data_in_E_reg_n_0_[1]\,
      R => '0'
    );
\data_in_E_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_E[31]_i_1_n_0\,
      D => \data_in_A[20]_i_1_n_0\,
      Q => \data_in_E_reg_n_0_[20]\,
      R => '0'
    );
\data_in_E_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_E[31]_i_1_n_0\,
      D => \data_in_A[21]_i_1_n_0\,
      Q => \data_in_E_reg_n_0_[21]\,
      R => '0'
    );
\data_in_E_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_E[31]_i_1_n_0\,
      D => \data_in_A[22]_i_1_n_0\,
      Q => \data_in_E_reg_n_0_[22]\,
      R => '0'
    );
\data_in_E_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_E[31]_i_1_n_0\,
      D => \data_in_A[23]_i_1_n_0\,
      Q => \data_in_E_reg_n_0_[23]\,
      R => '0'
    );
\data_in_E_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_E[31]_i_1_n_0\,
      D => \data_in_A[27]_i_1_n_0\,
      Q => \data_in_E_reg_n_0_[27]\,
      R => '0'
    );
\data_in_E_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_E[31]_i_1_n_0\,
      D => \data_in_A[2]_i_1_n_0\,
      Q => \data_in_E_reg_n_0_[2]\,
      R => '0'
    );
\data_in_E_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_E[31]_i_1_n_0\,
      D => \data_in_A[30]_i_1_n_0\,
      Q => \data_in_E_reg_n_0_[30]\,
      R => '0'
    );
\data_in_E_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_E[31]_i_1_n_0\,
      D => \data_in_A[31]_i_2_n_0\,
      Q => \data_in_E_reg_n_0_[31]\,
      R => '0'
    );
\data_in_E_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_E[31]_i_1_n_0\,
      D => \data_in_A[3]_i_1_n_0\,
      Q => \data_in_E_reg_n_0_[3]\,
      R => '0'
    );
\data_in_E_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_E[31]_i_1_n_0\,
      D => \data_in_A[4]_i_1_n_0\,
      Q => \data_in_E_reg_n_0_[4]\,
      R => '0'
    );
\data_in_E_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_E[31]_i_1_n_0\,
      D => \data_in_A[5]_i_1_n_0\,
      Q => \data_in_E_reg_n_0_[5]\,
      R => '0'
    );
\data_in_E_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_E[31]_i_1_n_0\,
      D => \data_in_A[6]_i_1_n_0\,
      Q => \data_in_E_reg_n_0_[6]\,
      R => '0'
    );
\data_in_E_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_E[31]_i_1_n_0\,
      D => \data_in_A[7]_i_1_n_0\,
      Q => \data_in_E_reg_n_0_[7]\,
      R => '0'
    );
\data_in_E_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_E[31]_i_1_n_0\,
      D => \data_in_A[8]_i_1_n_0\,
      Q => \data_in_E_reg_n_0_[8]\,
      R => '0'
    );
\data_in_E_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_E[31]_i_1_n_0\,
      D => \data_in_A[9]_i_1_n_0\,
      Q => \data_in_E_reg_n_0_[9]\,
      R => '0'
    );
\data_in_F[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880AAAA00000000"
    )
        port map (
      I0 => rstn,
      I1 => p_0_in16_in,
      I2 => \data_in_A[31]_i_3_n_0\,
      I3 => stim_mask_probe_select(5),
      I4 => \data_in_A[31]_i_4_n_0\,
      I5 => \data_in_A[11]_i_5_n_0\,
      O => \data_in_F[15]_i_1_n_0\
    );
\data_in_F[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8880AAAA"
    )
        port map (
      I0 => rstn,
      I1 => p_0_in16_in,
      I2 => \data_in_A[31]_i_3_n_0\,
      I3 => stim_mask_probe_select(5),
      I4 => \data_in_A[31]_i_4_n_0\,
      O => \data_in_F[31]_i_1_n_0\
    );
\data_in_F_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_F[31]_i_1_n_0\,
      D => \data_in_A[0]_i_1_n_0\,
      Q => \data_in_F_reg_n_0_[0]\,
      R => '0'
    );
\data_in_F_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_F[31]_i_1_n_0\,
      D => \data_in_A[10]_i_1_n_0\,
      Q => \data_in_F_reg_n_0_[10]\,
      R => '0'
    );
\data_in_F_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_F[31]_i_1_n_0\,
      D => \data_in_A[11]_i_1_n_0\,
      Q => \data_in_F_reg_n_0_[11]\,
      R => '0'
    );
\data_in_F_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_F[31]_i_1_n_0\,
      D => \data_in_A[12]_i_1_n_0\,
      Q => \data_in_F_reg_n_0_[12]\,
      S => \data_in_F[15]_i_1_n_0\
    );
\data_in_F_reg[13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_F[31]_i_1_n_0\,
      D => \data_in_A[13]_i_1_n_0\,
      Q => \data_in_F_reg_n_0_[13]\,
      S => \data_in_F[15]_i_1_n_0\
    );
\data_in_F_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_F[31]_i_1_n_0\,
      D => \data_in_A[14]_i_1_n_0\,
      Q => \data_in_F_reg_n_0_[14]\,
      S => \data_in_F[15]_i_1_n_0\
    );
\data_in_F_reg[15]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_F[31]_i_1_n_0\,
      D => \data_in_A[15]_i_2_n_0\,
      Q => \data_in_F_reg_n_0_[15]\,
      S => \data_in_F[15]_i_1_n_0\
    );
\data_in_F_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_F[31]_i_1_n_0\,
      D => \data_in_A[16]_i_1_n_0\,
      Q => \data_in_F_reg_n_0_[16]\,
      R => '0'
    );
\data_in_F_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_F[31]_i_1_n_0\,
      D => \data_in_A[17]_i_1_n_0\,
      Q => \data_in_F_reg_n_0_[17]\,
      R => '0'
    );
\data_in_F_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_F[31]_i_1_n_0\,
      D => \data_in_A[18]_i_1_n_0\,
      Q => \data_in_F_reg_n_0_[18]\,
      R => '0'
    );
\data_in_F_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_F[31]_i_1_n_0\,
      D => \data_in_A[19]_i_1_n_0\,
      Q => \data_in_F_reg_n_0_[19]\,
      R => '0'
    );
\data_in_F_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_F[31]_i_1_n_0\,
      D => \data_in_A[1]_i_1_n_0\,
      Q => \data_in_F_reg_n_0_[1]\,
      R => '0'
    );
\data_in_F_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_F[31]_i_1_n_0\,
      D => \data_in_A[20]_i_1_n_0\,
      Q => \data_in_F_reg_n_0_[20]\,
      R => '0'
    );
\data_in_F_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_F[31]_i_1_n_0\,
      D => \data_in_A[21]_i_1_n_0\,
      Q => \data_in_F_reg_n_0_[21]\,
      R => '0'
    );
\data_in_F_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_F[31]_i_1_n_0\,
      D => \data_in_A[22]_i_1_n_0\,
      Q => \data_in_F_reg_n_0_[22]\,
      R => '0'
    );
\data_in_F_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_F[31]_i_1_n_0\,
      D => \data_in_A[23]_i_1_n_0\,
      Q => \data_in_F_reg_n_0_[23]\,
      R => '0'
    );
\data_in_F_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_F[31]_i_1_n_0\,
      D => \data_in_A[27]_i_1_n_0\,
      Q => \data_in_F_reg_n_0_[27]\,
      R => '0'
    );
\data_in_F_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_F[31]_i_1_n_0\,
      D => \data_in_A[2]_i_1_n_0\,
      Q => \data_in_F_reg_n_0_[2]\,
      R => '0'
    );
\data_in_F_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_F[31]_i_1_n_0\,
      D => \data_in_A[30]_i_1_n_0\,
      Q => \data_in_F_reg_n_0_[30]\,
      R => '0'
    );
\data_in_F_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_F[31]_i_1_n_0\,
      D => \data_in_A[31]_i_2_n_0\,
      Q => \data_in_F_reg_n_0_[31]\,
      R => '0'
    );
\data_in_F_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_F[31]_i_1_n_0\,
      D => \data_in_A[3]_i_1_n_0\,
      Q => \data_in_F_reg_n_0_[3]\,
      R => '0'
    );
\data_in_F_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_F[31]_i_1_n_0\,
      D => \data_in_A[4]_i_1_n_0\,
      Q => \data_in_F_reg_n_0_[4]\,
      R => '0'
    );
\data_in_F_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_F[31]_i_1_n_0\,
      D => \data_in_A[5]_i_1_n_0\,
      Q => \data_in_F_reg_n_0_[5]\,
      R => '0'
    );
\data_in_F_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_F[31]_i_1_n_0\,
      D => \data_in_A[6]_i_1_n_0\,
      Q => \data_in_F_reg_n_0_[6]\,
      R => '0'
    );
\data_in_F_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_F[31]_i_1_n_0\,
      D => \data_in_A[7]_i_1_n_0\,
      Q => \data_in_F_reg_n_0_[7]\,
      R => '0'
    );
\data_in_F_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_F[31]_i_1_n_0\,
      D => \data_in_A[8]_i_1_n_0\,
      Q => \data_in_F_reg_n_0_[8]\,
      R => '0'
    );
\data_in_F_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_F[31]_i_1_n_0\,
      D => \data_in_A[9]_i_1_n_0\,
      Q => \data_in_F_reg_n_0_[9]\,
      R => '0'
    );
\data_in_G[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880AAAA00000000"
    )
        port map (
      I0 => rstn,
      I1 => p_0_in16_in,
      I2 => \data_in_A[31]_i_3_n_0\,
      I3 => stim_mask_probe_select(6),
      I4 => \data_in_A[31]_i_4_n_0\,
      I5 => \data_in_A[11]_i_5_n_0\,
      O => \data_in_G[15]_i_1_n_0\
    );
\data_in_G[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8880AAAA"
    )
        port map (
      I0 => rstn,
      I1 => p_0_in16_in,
      I2 => \data_in_A[31]_i_3_n_0\,
      I3 => stim_mask_probe_select(6),
      I4 => \data_in_A[31]_i_4_n_0\,
      O => \data_in_G[31]_i_1_n_0\
    );
\data_in_G_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_G[31]_i_1_n_0\,
      D => \data_in_A[0]_i_1_n_0\,
      Q => \data_in_G_reg_n_0_[0]\,
      R => '0'
    );
\data_in_G_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_G[31]_i_1_n_0\,
      D => \data_in_A[10]_i_1_n_0\,
      Q => \data_in_G_reg_n_0_[10]\,
      R => '0'
    );
\data_in_G_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_G[31]_i_1_n_0\,
      D => \data_in_A[11]_i_1_n_0\,
      Q => \data_in_G_reg_n_0_[11]\,
      R => '0'
    );
\data_in_G_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_G[31]_i_1_n_0\,
      D => \data_in_A[12]_i_1_n_0\,
      Q => \data_in_G_reg_n_0_[12]\,
      S => \data_in_G[15]_i_1_n_0\
    );
\data_in_G_reg[13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_G[31]_i_1_n_0\,
      D => \data_in_A[13]_i_1_n_0\,
      Q => \data_in_G_reg_n_0_[13]\,
      S => \data_in_G[15]_i_1_n_0\
    );
\data_in_G_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_G[31]_i_1_n_0\,
      D => \data_in_A[14]_i_1_n_0\,
      Q => \data_in_G_reg_n_0_[14]\,
      S => \data_in_G[15]_i_1_n_0\
    );
\data_in_G_reg[15]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_G[31]_i_1_n_0\,
      D => \data_in_A[15]_i_2_n_0\,
      Q => \data_in_G_reg_n_0_[15]\,
      S => \data_in_G[15]_i_1_n_0\
    );
\data_in_G_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_G[31]_i_1_n_0\,
      D => \data_in_A[16]_i_1_n_0\,
      Q => \data_in_G_reg_n_0_[16]\,
      R => '0'
    );
\data_in_G_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_G[31]_i_1_n_0\,
      D => \data_in_A[17]_i_1_n_0\,
      Q => \data_in_G_reg_n_0_[17]\,
      R => '0'
    );
\data_in_G_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_G[31]_i_1_n_0\,
      D => \data_in_A[18]_i_1_n_0\,
      Q => \data_in_G_reg_n_0_[18]\,
      R => '0'
    );
\data_in_G_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_G[31]_i_1_n_0\,
      D => \data_in_A[19]_i_1_n_0\,
      Q => \data_in_G_reg_n_0_[19]\,
      R => '0'
    );
\data_in_G_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_G[31]_i_1_n_0\,
      D => \data_in_A[1]_i_1_n_0\,
      Q => \data_in_G_reg_n_0_[1]\,
      R => '0'
    );
\data_in_G_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_G[31]_i_1_n_0\,
      D => \data_in_A[20]_i_1_n_0\,
      Q => \data_in_G_reg_n_0_[20]\,
      R => '0'
    );
\data_in_G_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_G[31]_i_1_n_0\,
      D => \data_in_A[21]_i_1_n_0\,
      Q => \data_in_G_reg_n_0_[21]\,
      R => '0'
    );
\data_in_G_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_G[31]_i_1_n_0\,
      D => \data_in_A[22]_i_1_n_0\,
      Q => \data_in_G_reg_n_0_[22]\,
      R => '0'
    );
\data_in_G_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_G[31]_i_1_n_0\,
      D => \data_in_A[23]_i_1_n_0\,
      Q => \data_in_G_reg_n_0_[23]\,
      R => '0'
    );
\data_in_G_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_G[31]_i_1_n_0\,
      D => \data_in_A[27]_i_1_n_0\,
      Q => \data_in_G_reg_n_0_[27]\,
      R => '0'
    );
\data_in_G_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_G[31]_i_1_n_0\,
      D => \data_in_A[2]_i_1_n_0\,
      Q => \data_in_G_reg_n_0_[2]\,
      R => '0'
    );
\data_in_G_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_G[31]_i_1_n_0\,
      D => \data_in_A[30]_i_1_n_0\,
      Q => \data_in_G_reg_n_0_[30]\,
      R => '0'
    );
\data_in_G_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_G[31]_i_1_n_0\,
      D => \data_in_A[31]_i_2_n_0\,
      Q => \data_in_G_reg_n_0_[31]\,
      R => '0'
    );
\data_in_G_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_G[31]_i_1_n_0\,
      D => \data_in_A[3]_i_1_n_0\,
      Q => \data_in_G_reg_n_0_[3]\,
      R => '0'
    );
\data_in_G_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_G[31]_i_1_n_0\,
      D => \data_in_A[4]_i_1_n_0\,
      Q => \data_in_G_reg_n_0_[4]\,
      R => '0'
    );
\data_in_G_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_G[31]_i_1_n_0\,
      D => \data_in_A[5]_i_1_n_0\,
      Q => \data_in_G_reg_n_0_[5]\,
      R => '0'
    );
\data_in_G_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_G[31]_i_1_n_0\,
      D => \data_in_A[6]_i_1_n_0\,
      Q => \data_in_G_reg_n_0_[6]\,
      R => '0'
    );
\data_in_G_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_G[31]_i_1_n_0\,
      D => \data_in_A[7]_i_1_n_0\,
      Q => \data_in_G_reg_n_0_[7]\,
      R => '0'
    );
\data_in_G_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_G[31]_i_1_n_0\,
      D => \data_in_A[8]_i_1_n_0\,
      Q => \data_in_G_reg_n_0_[8]\,
      R => '0'
    );
\data_in_G_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_G[31]_i_1_n_0\,
      D => \data_in_A[9]_i_1_n_0\,
      Q => \data_in_G_reg_n_0_[9]\,
      R => '0'
    );
\data_in_H[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880AAAA00000000"
    )
        port map (
      I0 => rstn,
      I1 => p_0_in16_in,
      I2 => \data_in_A[31]_i_3_n_0\,
      I3 => stim_mask_probe_select(7),
      I4 => \data_in_A[31]_i_4_n_0\,
      I5 => \data_in_A[11]_i_5_n_0\,
      O => \data_in_H[15]_i_1_n_0\
    );
\data_in_H[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8880AAAA"
    )
        port map (
      I0 => rstn,
      I1 => p_0_in16_in,
      I2 => \data_in_A[31]_i_3_n_0\,
      I3 => stim_mask_probe_select(7),
      I4 => \data_in_A[31]_i_4_n_0\,
      O => \data_in_H[31]_i_1_n_0\
    );
\data_in_H_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_H[31]_i_1_n_0\,
      D => \data_in_A[0]_i_1_n_0\,
      Q => \data_in_H_reg_n_0_[0]\,
      R => '0'
    );
\data_in_H_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_H[31]_i_1_n_0\,
      D => \data_in_A[10]_i_1_n_0\,
      Q => \data_in_H_reg_n_0_[10]\,
      R => '0'
    );
\data_in_H_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_H[31]_i_1_n_0\,
      D => \data_in_A[11]_i_1_n_0\,
      Q => \data_in_H_reg_n_0_[11]\,
      R => '0'
    );
\data_in_H_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_H[31]_i_1_n_0\,
      D => \data_in_A[12]_i_1_n_0\,
      Q => \data_in_H_reg_n_0_[12]\,
      S => \data_in_H[15]_i_1_n_0\
    );
\data_in_H_reg[13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_H[31]_i_1_n_0\,
      D => \data_in_A[13]_i_1_n_0\,
      Q => \data_in_H_reg_n_0_[13]\,
      S => \data_in_H[15]_i_1_n_0\
    );
\data_in_H_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_H[31]_i_1_n_0\,
      D => \data_in_A[14]_i_1_n_0\,
      Q => \data_in_H_reg_n_0_[14]\,
      S => \data_in_H[15]_i_1_n_0\
    );
\data_in_H_reg[15]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_H[31]_i_1_n_0\,
      D => \data_in_A[15]_i_2_n_0\,
      Q => \data_in_H_reg_n_0_[15]\,
      S => \data_in_H[15]_i_1_n_0\
    );
\data_in_H_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_H[31]_i_1_n_0\,
      D => \data_in_A[16]_i_1_n_0\,
      Q => \data_in_H_reg_n_0_[16]\,
      R => '0'
    );
\data_in_H_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_H[31]_i_1_n_0\,
      D => \data_in_A[17]_i_1_n_0\,
      Q => \data_in_H_reg_n_0_[17]\,
      R => '0'
    );
\data_in_H_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_H[31]_i_1_n_0\,
      D => \data_in_A[18]_i_1_n_0\,
      Q => \data_in_H_reg_n_0_[18]\,
      R => '0'
    );
\data_in_H_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_H[31]_i_1_n_0\,
      D => \data_in_A[19]_i_1_n_0\,
      Q => \data_in_H_reg_n_0_[19]\,
      R => '0'
    );
\data_in_H_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_H[31]_i_1_n_0\,
      D => \data_in_A[1]_i_1_n_0\,
      Q => \data_in_H_reg_n_0_[1]\,
      R => '0'
    );
\data_in_H_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_H[31]_i_1_n_0\,
      D => \data_in_A[20]_i_1_n_0\,
      Q => \data_in_H_reg_n_0_[20]\,
      R => '0'
    );
\data_in_H_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_H[31]_i_1_n_0\,
      D => \data_in_A[21]_i_1_n_0\,
      Q => \data_in_H_reg_n_0_[21]\,
      R => '0'
    );
\data_in_H_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_H[31]_i_1_n_0\,
      D => \data_in_A[22]_i_1_n_0\,
      Q => \data_in_H_reg_n_0_[22]\,
      R => '0'
    );
\data_in_H_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_H[31]_i_1_n_0\,
      D => \data_in_A[23]_i_1_n_0\,
      Q => \data_in_H_reg_n_0_[23]\,
      R => '0'
    );
\data_in_H_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_H[31]_i_1_n_0\,
      D => \data_in_A[27]_i_1_n_0\,
      Q => \data_in_H_reg_n_0_[27]\,
      R => '0'
    );
\data_in_H_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_H[31]_i_1_n_0\,
      D => \data_in_A[2]_i_1_n_0\,
      Q => \data_in_H_reg_n_0_[2]\,
      R => '0'
    );
\data_in_H_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_H[31]_i_1_n_0\,
      D => \data_in_A[30]_i_1_n_0\,
      Q => \data_in_H_reg_n_0_[30]\,
      R => '0'
    );
\data_in_H_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_H[31]_i_1_n_0\,
      D => \data_in_A[31]_i_2_n_0\,
      Q => \data_in_H_reg_n_0_[31]\,
      R => '0'
    );
\data_in_H_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_H[31]_i_1_n_0\,
      D => \data_in_A[3]_i_1_n_0\,
      Q => \data_in_H_reg_n_0_[3]\,
      R => '0'
    );
\data_in_H_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_H[31]_i_1_n_0\,
      D => \data_in_A[4]_i_1_n_0\,
      Q => \data_in_H_reg_n_0_[4]\,
      R => '0'
    );
\data_in_H_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_H[31]_i_1_n_0\,
      D => \data_in_A[5]_i_1_n_0\,
      Q => \data_in_H_reg_n_0_[5]\,
      R => '0'
    );
\data_in_H_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_H[31]_i_1_n_0\,
      D => \data_in_A[6]_i_1_n_0\,
      Q => \data_in_H_reg_n_0_[6]\,
      R => '0'
    );
\data_in_H_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_H[31]_i_1_n_0\,
      D => \data_in_A[7]_i_1_n_0\,
      Q => \data_in_H_reg_n_0_[7]\,
      R => '0'
    );
\data_in_H_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_H[31]_i_1_n_0\,
      D => \data_in_A[8]_i_1_n_0\,
      Q => \data_in_H_reg_n_0_[8]\,
      R => '0'
    );
\data_in_H_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_H[31]_i_1_n_0\,
      D => \data_in_A[9]_i_1_n_0\,
      Q => \data_in_H_reg_n_0_[9]\,
      R => '0'
    );
\data_in_I[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880AAAA00000000"
    )
        port map (
      I0 => rstn,
      I1 => p_0_in16_in,
      I2 => \data_in_A[31]_i_3_n_0\,
      I3 => stim_mask_probe_select(8),
      I4 => \data_in_A[31]_i_4_n_0\,
      I5 => \data_in_A[11]_i_5_n_0\,
      O => \data_in_I[15]_i_1_n_0\
    );
\data_in_I[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8880AAAA"
    )
        port map (
      I0 => rstn,
      I1 => p_0_in16_in,
      I2 => \data_in_A[31]_i_3_n_0\,
      I3 => stim_mask_probe_select(8),
      I4 => \data_in_A[31]_i_4_n_0\,
      O => \data_in_I[31]_i_1_n_0\
    );
\data_in_I_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_I[31]_i_1_n_0\,
      D => \data_in_A[0]_i_1_n_0\,
      Q => \data_in_I_reg_n_0_[0]\,
      R => '0'
    );
\data_in_I_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_I[31]_i_1_n_0\,
      D => \data_in_A[10]_i_1_n_0\,
      Q => \data_in_I_reg_n_0_[10]\,
      R => '0'
    );
\data_in_I_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_I[31]_i_1_n_0\,
      D => \data_in_A[11]_i_1_n_0\,
      Q => \data_in_I_reg_n_0_[11]\,
      R => '0'
    );
\data_in_I_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_I[31]_i_1_n_0\,
      D => \data_in_A[12]_i_1_n_0\,
      Q => \data_in_I_reg_n_0_[12]\,
      S => \data_in_I[15]_i_1_n_0\
    );
\data_in_I_reg[13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_I[31]_i_1_n_0\,
      D => \data_in_A[13]_i_1_n_0\,
      Q => \data_in_I_reg_n_0_[13]\,
      S => \data_in_I[15]_i_1_n_0\
    );
\data_in_I_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_I[31]_i_1_n_0\,
      D => \data_in_A[14]_i_1_n_0\,
      Q => \data_in_I_reg_n_0_[14]\,
      S => \data_in_I[15]_i_1_n_0\
    );
\data_in_I_reg[15]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_I[31]_i_1_n_0\,
      D => \data_in_A[15]_i_2_n_0\,
      Q => \data_in_I_reg_n_0_[15]\,
      S => \data_in_I[15]_i_1_n_0\
    );
\data_in_I_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_I[31]_i_1_n_0\,
      D => \data_in_A[16]_i_1_n_0\,
      Q => \data_in_I_reg_n_0_[16]\,
      R => '0'
    );
\data_in_I_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_I[31]_i_1_n_0\,
      D => \data_in_A[17]_i_1_n_0\,
      Q => \data_in_I_reg_n_0_[17]\,
      R => '0'
    );
\data_in_I_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_I[31]_i_1_n_0\,
      D => \data_in_A[18]_i_1_n_0\,
      Q => \data_in_I_reg_n_0_[18]\,
      R => '0'
    );
\data_in_I_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_I[31]_i_1_n_0\,
      D => \data_in_A[19]_i_1_n_0\,
      Q => \data_in_I_reg_n_0_[19]\,
      R => '0'
    );
\data_in_I_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_I[31]_i_1_n_0\,
      D => \data_in_A[1]_i_1_n_0\,
      Q => \data_in_I_reg_n_0_[1]\,
      R => '0'
    );
\data_in_I_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_I[31]_i_1_n_0\,
      D => \data_in_A[20]_i_1_n_0\,
      Q => \data_in_I_reg_n_0_[20]\,
      R => '0'
    );
\data_in_I_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_I[31]_i_1_n_0\,
      D => \data_in_A[21]_i_1_n_0\,
      Q => \data_in_I_reg_n_0_[21]\,
      R => '0'
    );
\data_in_I_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_I[31]_i_1_n_0\,
      D => \data_in_A[22]_i_1_n_0\,
      Q => \data_in_I_reg_n_0_[22]\,
      R => '0'
    );
\data_in_I_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_I[31]_i_1_n_0\,
      D => \data_in_A[23]_i_1_n_0\,
      Q => \data_in_I_reg_n_0_[23]\,
      R => '0'
    );
\data_in_I_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_I[31]_i_1_n_0\,
      D => \data_in_A[27]_i_1_n_0\,
      Q => \data_in_I_reg_n_0_[27]\,
      R => '0'
    );
\data_in_I_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_I[31]_i_1_n_0\,
      D => \data_in_A[2]_i_1_n_0\,
      Q => \data_in_I_reg_n_0_[2]\,
      R => '0'
    );
\data_in_I_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_I[31]_i_1_n_0\,
      D => \data_in_A[30]_i_1_n_0\,
      Q => \data_in_I_reg_n_0_[30]\,
      R => '0'
    );
\data_in_I_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_I[31]_i_1_n_0\,
      D => \data_in_A[31]_i_2_n_0\,
      Q => \data_in_I_reg_n_0_[31]\,
      R => '0'
    );
\data_in_I_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_I[31]_i_1_n_0\,
      D => \data_in_A[3]_i_1_n_0\,
      Q => \data_in_I_reg_n_0_[3]\,
      R => '0'
    );
\data_in_I_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_I[31]_i_1_n_0\,
      D => \data_in_A[4]_i_1_n_0\,
      Q => \data_in_I_reg_n_0_[4]\,
      R => '0'
    );
\data_in_I_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_I[31]_i_1_n_0\,
      D => \data_in_A[5]_i_1_n_0\,
      Q => \data_in_I_reg_n_0_[5]\,
      R => '0'
    );
\data_in_I_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_I[31]_i_1_n_0\,
      D => \data_in_A[6]_i_1_n_0\,
      Q => \data_in_I_reg_n_0_[6]\,
      R => '0'
    );
\data_in_I_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_I[31]_i_1_n_0\,
      D => \data_in_A[7]_i_1_n_0\,
      Q => \data_in_I_reg_n_0_[7]\,
      R => '0'
    );
\data_in_I_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_I[31]_i_1_n_0\,
      D => \data_in_A[8]_i_1_n_0\,
      Q => \data_in_I_reg_n_0_[8]\,
      R => '0'
    );
\data_in_I_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_I[31]_i_1_n_0\,
      D => \data_in_A[9]_i_1_n_0\,
      Q => \data_in_I_reg_n_0_[9]\,
      R => '0'
    );
\data_in_J[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880AAAA00000000"
    )
        port map (
      I0 => rstn,
      I1 => p_0_in16_in,
      I2 => \data_in_A[31]_i_3_n_0\,
      I3 => stim_mask_probe_select(9),
      I4 => \data_in_A[31]_i_4_n_0\,
      I5 => \data_in_A[11]_i_5_n_0\,
      O => \data_in_J[15]_i_1_n_0\
    );
\data_in_J[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8880AAAA"
    )
        port map (
      I0 => rstn,
      I1 => p_0_in16_in,
      I2 => \data_in_A[31]_i_3_n_0\,
      I3 => stim_mask_probe_select(9),
      I4 => \data_in_A[31]_i_4_n_0\,
      O => \data_in_J[31]_i_1_n_0\
    );
\data_in_J_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_J[31]_i_1_n_0\,
      D => \data_in_A[0]_i_1_n_0\,
      Q => \data_in_J_reg_n_0_[0]\,
      R => '0'
    );
\data_in_J_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_J[31]_i_1_n_0\,
      D => \data_in_A[10]_i_1_n_0\,
      Q => \data_in_J_reg_n_0_[10]\,
      R => '0'
    );
\data_in_J_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_J[31]_i_1_n_0\,
      D => \data_in_A[11]_i_1_n_0\,
      Q => \data_in_J_reg_n_0_[11]\,
      R => '0'
    );
\data_in_J_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_J[31]_i_1_n_0\,
      D => \data_in_A[12]_i_1_n_0\,
      Q => \data_in_J_reg_n_0_[12]\,
      S => \data_in_J[15]_i_1_n_0\
    );
\data_in_J_reg[13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_J[31]_i_1_n_0\,
      D => \data_in_A[13]_i_1_n_0\,
      Q => \data_in_J_reg_n_0_[13]\,
      S => \data_in_J[15]_i_1_n_0\
    );
\data_in_J_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_J[31]_i_1_n_0\,
      D => \data_in_A[14]_i_1_n_0\,
      Q => \data_in_J_reg_n_0_[14]\,
      S => \data_in_J[15]_i_1_n_0\
    );
\data_in_J_reg[15]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_J[31]_i_1_n_0\,
      D => \data_in_A[15]_i_2_n_0\,
      Q => \data_in_J_reg_n_0_[15]\,
      S => \data_in_J[15]_i_1_n_0\
    );
\data_in_J_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_J[31]_i_1_n_0\,
      D => \data_in_A[16]_i_1_n_0\,
      Q => \data_in_J_reg_n_0_[16]\,
      R => '0'
    );
\data_in_J_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_J[31]_i_1_n_0\,
      D => \data_in_A[17]_i_1_n_0\,
      Q => \data_in_J_reg_n_0_[17]\,
      R => '0'
    );
\data_in_J_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_J[31]_i_1_n_0\,
      D => \data_in_A[18]_i_1_n_0\,
      Q => \data_in_J_reg_n_0_[18]\,
      R => '0'
    );
\data_in_J_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_J[31]_i_1_n_0\,
      D => \data_in_A[19]_i_1_n_0\,
      Q => \data_in_J_reg_n_0_[19]\,
      R => '0'
    );
\data_in_J_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_J[31]_i_1_n_0\,
      D => \data_in_A[1]_i_1_n_0\,
      Q => \data_in_J_reg_n_0_[1]\,
      R => '0'
    );
\data_in_J_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_J[31]_i_1_n_0\,
      D => \data_in_A[20]_i_1_n_0\,
      Q => \data_in_J_reg_n_0_[20]\,
      R => '0'
    );
\data_in_J_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_J[31]_i_1_n_0\,
      D => \data_in_A[21]_i_1_n_0\,
      Q => \data_in_J_reg_n_0_[21]\,
      R => '0'
    );
\data_in_J_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_J[31]_i_1_n_0\,
      D => \data_in_A[22]_i_1_n_0\,
      Q => \data_in_J_reg_n_0_[22]\,
      R => '0'
    );
\data_in_J_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_J[31]_i_1_n_0\,
      D => \data_in_A[23]_i_1_n_0\,
      Q => \data_in_J_reg_n_0_[23]\,
      R => '0'
    );
\data_in_J_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_J[31]_i_1_n_0\,
      D => \data_in_A[27]_i_1_n_0\,
      Q => \data_in_J_reg_n_0_[27]\,
      R => '0'
    );
\data_in_J_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_J[31]_i_1_n_0\,
      D => \data_in_A[2]_i_1_n_0\,
      Q => \data_in_J_reg_n_0_[2]\,
      R => '0'
    );
\data_in_J_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_J[31]_i_1_n_0\,
      D => \data_in_A[30]_i_1_n_0\,
      Q => \data_in_J_reg_n_0_[30]\,
      R => '0'
    );
\data_in_J_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_J[31]_i_1_n_0\,
      D => \data_in_A[31]_i_2_n_0\,
      Q => \data_in_J_reg_n_0_[31]\,
      R => '0'
    );
\data_in_J_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_J[31]_i_1_n_0\,
      D => \data_in_A[3]_i_1_n_0\,
      Q => \data_in_J_reg_n_0_[3]\,
      R => '0'
    );
\data_in_J_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_J[31]_i_1_n_0\,
      D => \data_in_A[4]_i_1_n_0\,
      Q => \data_in_J_reg_n_0_[4]\,
      R => '0'
    );
\data_in_J_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_J[31]_i_1_n_0\,
      D => \data_in_A[5]_i_1_n_0\,
      Q => \data_in_J_reg_n_0_[5]\,
      R => '0'
    );
\data_in_J_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_J[31]_i_1_n_0\,
      D => \data_in_A[6]_i_1_n_0\,
      Q => \data_in_J_reg_n_0_[6]\,
      R => '0'
    );
\data_in_J_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_J[31]_i_1_n_0\,
      D => \data_in_A[7]_i_1_n_0\,
      Q => \data_in_J_reg_n_0_[7]\,
      R => '0'
    );
\data_in_J_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_J[31]_i_1_n_0\,
      D => \data_in_A[8]_i_1_n_0\,
      Q => \data_in_J_reg_n_0_[8]\,
      R => '0'
    );
\data_in_J_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_J[31]_i_1_n_0\,
      D => \data_in_A[9]_i_1_n_0\,
      Q => \data_in_J_reg_n_0_[9]\,
      R => '0'
    );
\data_in_K[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880AAAA00000000"
    )
        port map (
      I0 => rstn,
      I1 => p_0_in16_in,
      I2 => \data_in_A[31]_i_3_n_0\,
      I3 => stim_mask_probe_select(10),
      I4 => \data_in_A[31]_i_4_n_0\,
      I5 => \data_in_A[11]_i_5_n_0\,
      O => \data_in_K[15]_i_1_n_0\
    );
\data_in_K[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8880AAAA"
    )
        port map (
      I0 => rstn,
      I1 => p_0_in16_in,
      I2 => \data_in_A[31]_i_3_n_0\,
      I3 => stim_mask_probe_select(10),
      I4 => \data_in_A[31]_i_4_n_0\,
      O => \data_in_K[31]_i_1_n_0\
    );
\data_in_K_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_K[31]_i_1_n_0\,
      D => \data_in_A[0]_i_1_n_0\,
      Q => \data_in_K_reg_n_0_[0]\,
      R => '0'
    );
\data_in_K_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_K[31]_i_1_n_0\,
      D => \data_in_A[10]_i_1_n_0\,
      Q => \data_in_K_reg_n_0_[10]\,
      R => '0'
    );
\data_in_K_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_K[31]_i_1_n_0\,
      D => \data_in_A[11]_i_1_n_0\,
      Q => \data_in_K_reg_n_0_[11]\,
      R => '0'
    );
\data_in_K_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_K[31]_i_1_n_0\,
      D => \data_in_A[12]_i_1_n_0\,
      Q => \data_in_K_reg_n_0_[12]\,
      S => \data_in_K[15]_i_1_n_0\
    );
\data_in_K_reg[13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_K[31]_i_1_n_0\,
      D => \data_in_A[13]_i_1_n_0\,
      Q => \data_in_K_reg_n_0_[13]\,
      S => \data_in_K[15]_i_1_n_0\
    );
\data_in_K_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_K[31]_i_1_n_0\,
      D => \data_in_A[14]_i_1_n_0\,
      Q => \data_in_K_reg_n_0_[14]\,
      S => \data_in_K[15]_i_1_n_0\
    );
\data_in_K_reg[15]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_K[31]_i_1_n_0\,
      D => \data_in_A[15]_i_2_n_0\,
      Q => \data_in_K_reg_n_0_[15]\,
      S => \data_in_K[15]_i_1_n_0\
    );
\data_in_K_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_K[31]_i_1_n_0\,
      D => \data_in_A[16]_i_1_n_0\,
      Q => \data_in_K_reg_n_0_[16]\,
      R => '0'
    );
\data_in_K_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_K[31]_i_1_n_0\,
      D => \data_in_A[17]_i_1_n_0\,
      Q => \data_in_K_reg_n_0_[17]\,
      R => '0'
    );
\data_in_K_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_K[31]_i_1_n_0\,
      D => \data_in_A[18]_i_1_n_0\,
      Q => \data_in_K_reg_n_0_[18]\,
      R => '0'
    );
\data_in_K_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_K[31]_i_1_n_0\,
      D => \data_in_A[19]_i_1_n_0\,
      Q => \data_in_K_reg_n_0_[19]\,
      R => '0'
    );
\data_in_K_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_K[31]_i_1_n_0\,
      D => \data_in_A[1]_i_1_n_0\,
      Q => \data_in_K_reg_n_0_[1]\,
      R => '0'
    );
\data_in_K_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_K[31]_i_1_n_0\,
      D => \data_in_A[20]_i_1_n_0\,
      Q => \data_in_K_reg_n_0_[20]\,
      R => '0'
    );
\data_in_K_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_K[31]_i_1_n_0\,
      D => \data_in_A[21]_i_1_n_0\,
      Q => \data_in_K_reg_n_0_[21]\,
      R => '0'
    );
\data_in_K_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_K[31]_i_1_n_0\,
      D => \data_in_A[22]_i_1_n_0\,
      Q => \data_in_K_reg_n_0_[22]\,
      R => '0'
    );
\data_in_K_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_K[31]_i_1_n_0\,
      D => \data_in_A[23]_i_1_n_0\,
      Q => \data_in_K_reg_n_0_[23]\,
      R => '0'
    );
\data_in_K_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_K[31]_i_1_n_0\,
      D => \data_in_A[27]_i_1_n_0\,
      Q => \data_in_K_reg_n_0_[27]\,
      R => '0'
    );
\data_in_K_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_K[31]_i_1_n_0\,
      D => \data_in_A[2]_i_1_n_0\,
      Q => \data_in_K_reg_n_0_[2]\,
      R => '0'
    );
\data_in_K_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_K[31]_i_1_n_0\,
      D => \data_in_A[30]_i_1_n_0\,
      Q => \data_in_K_reg_n_0_[30]\,
      R => '0'
    );
\data_in_K_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_K[31]_i_1_n_0\,
      D => \data_in_A[31]_i_2_n_0\,
      Q => \data_in_K_reg_n_0_[31]\,
      R => '0'
    );
\data_in_K_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_K[31]_i_1_n_0\,
      D => \data_in_A[3]_i_1_n_0\,
      Q => \data_in_K_reg_n_0_[3]\,
      R => '0'
    );
\data_in_K_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_K[31]_i_1_n_0\,
      D => \data_in_A[4]_i_1_n_0\,
      Q => \data_in_K_reg_n_0_[4]\,
      R => '0'
    );
\data_in_K_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_K[31]_i_1_n_0\,
      D => \data_in_A[5]_i_1_n_0\,
      Q => \data_in_K_reg_n_0_[5]\,
      R => '0'
    );
\data_in_K_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_K[31]_i_1_n_0\,
      D => \data_in_A[6]_i_1_n_0\,
      Q => \data_in_K_reg_n_0_[6]\,
      R => '0'
    );
\data_in_K_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_K[31]_i_1_n_0\,
      D => \data_in_A[7]_i_1_n_0\,
      Q => \data_in_K_reg_n_0_[7]\,
      R => '0'
    );
\data_in_K_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_K[31]_i_1_n_0\,
      D => \data_in_A[8]_i_1_n_0\,
      Q => \data_in_K_reg_n_0_[8]\,
      R => '0'
    );
\data_in_K_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_K[31]_i_1_n_0\,
      D => \data_in_A[9]_i_1_n_0\,
      Q => \data_in_K_reg_n_0_[9]\,
      R => '0'
    );
\data_in_L[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880AAAA00000000"
    )
        port map (
      I0 => rstn,
      I1 => p_0_in16_in,
      I2 => \data_in_A[31]_i_3_n_0\,
      I3 => stim_mask_probe_select(11),
      I4 => \data_in_A[31]_i_4_n_0\,
      I5 => \data_in_A[11]_i_5_n_0\,
      O => \data_in_L[15]_i_1_n_0\
    );
\data_in_L[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8880AAAA"
    )
        port map (
      I0 => rstn,
      I1 => p_0_in16_in,
      I2 => \data_in_A[31]_i_3_n_0\,
      I3 => stim_mask_probe_select(11),
      I4 => \data_in_A[31]_i_4_n_0\,
      O => \data_in_L[31]_i_1_n_0\
    );
\data_in_L_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_L[31]_i_1_n_0\,
      D => \data_in_A[0]_i_1_n_0\,
      Q => \data_in_L_reg_n_0_[0]\,
      R => '0'
    );
\data_in_L_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_L[31]_i_1_n_0\,
      D => \data_in_A[10]_i_1_n_0\,
      Q => \data_in_L_reg_n_0_[10]\,
      R => '0'
    );
\data_in_L_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_L[31]_i_1_n_0\,
      D => \data_in_A[11]_i_1_n_0\,
      Q => \data_in_L_reg_n_0_[11]\,
      R => '0'
    );
\data_in_L_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_L[31]_i_1_n_0\,
      D => \data_in_A[12]_i_1_n_0\,
      Q => \data_in_L_reg_n_0_[12]\,
      S => \data_in_L[15]_i_1_n_0\
    );
\data_in_L_reg[13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_L[31]_i_1_n_0\,
      D => \data_in_A[13]_i_1_n_0\,
      Q => \data_in_L_reg_n_0_[13]\,
      S => \data_in_L[15]_i_1_n_0\
    );
\data_in_L_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_L[31]_i_1_n_0\,
      D => \data_in_A[14]_i_1_n_0\,
      Q => \data_in_L_reg_n_0_[14]\,
      S => \data_in_L[15]_i_1_n_0\
    );
\data_in_L_reg[15]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_L[31]_i_1_n_0\,
      D => \data_in_A[15]_i_2_n_0\,
      Q => \data_in_L_reg_n_0_[15]\,
      S => \data_in_L[15]_i_1_n_0\
    );
\data_in_L_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_L[31]_i_1_n_0\,
      D => \data_in_A[16]_i_1_n_0\,
      Q => \data_in_L_reg_n_0_[16]\,
      R => '0'
    );
\data_in_L_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_L[31]_i_1_n_0\,
      D => \data_in_A[17]_i_1_n_0\,
      Q => \data_in_L_reg_n_0_[17]\,
      R => '0'
    );
\data_in_L_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_L[31]_i_1_n_0\,
      D => \data_in_A[18]_i_1_n_0\,
      Q => \data_in_L_reg_n_0_[18]\,
      R => '0'
    );
\data_in_L_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_L[31]_i_1_n_0\,
      D => \data_in_A[19]_i_1_n_0\,
      Q => \data_in_L_reg_n_0_[19]\,
      R => '0'
    );
\data_in_L_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_L[31]_i_1_n_0\,
      D => \data_in_A[1]_i_1_n_0\,
      Q => \data_in_L_reg_n_0_[1]\,
      R => '0'
    );
\data_in_L_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_L[31]_i_1_n_0\,
      D => \data_in_A[20]_i_1_n_0\,
      Q => \data_in_L_reg_n_0_[20]\,
      R => '0'
    );
\data_in_L_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_L[31]_i_1_n_0\,
      D => \data_in_A[21]_i_1_n_0\,
      Q => \data_in_L_reg_n_0_[21]\,
      R => '0'
    );
\data_in_L_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_L[31]_i_1_n_0\,
      D => \data_in_A[22]_i_1_n_0\,
      Q => \data_in_L_reg_n_0_[22]\,
      R => '0'
    );
\data_in_L_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_L[31]_i_1_n_0\,
      D => \data_in_A[23]_i_1_n_0\,
      Q => \data_in_L_reg_n_0_[23]\,
      R => '0'
    );
\data_in_L_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_L[31]_i_1_n_0\,
      D => \data_in_A[27]_i_1_n_0\,
      Q => \data_in_L_reg_n_0_[27]\,
      R => '0'
    );
\data_in_L_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_L[31]_i_1_n_0\,
      D => \data_in_A[2]_i_1_n_0\,
      Q => \data_in_L_reg_n_0_[2]\,
      R => '0'
    );
\data_in_L_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_L[31]_i_1_n_0\,
      D => \data_in_A[30]_i_1_n_0\,
      Q => \data_in_L_reg_n_0_[30]\,
      R => '0'
    );
\data_in_L_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_L[31]_i_1_n_0\,
      D => \data_in_A[31]_i_2_n_0\,
      Q => \data_in_L_reg_n_0_[31]\,
      R => '0'
    );
\data_in_L_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_L[31]_i_1_n_0\,
      D => \data_in_A[3]_i_1_n_0\,
      Q => \data_in_L_reg_n_0_[3]\,
      R => '0'
    );
\data_in_L_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_L[31]_i_1_n_0\,
      D => \data_in_A[4]_i_1_n_0\,
      Q => \data_in_L_reg_n_0_[4]\,
      R => '0'
    );
\data_in_L_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_L[31]_i_1_n_0\,
      D => \data_in_A[5]_i_1_n_0\,
      Q => \data_in_L_reg_n_0_[5]\,
      R => '0'
    );
\data_in_L_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_L[31]_i_1_n_0\,
      D => \data_in_A[6]_i_1_n_0\,
      Q => \data_in_L_reg_n_0_[6]\,
      R => '0'
    );
\data_in_L_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_L[31]_i_1_n_0\,
      D => \data_in_A[7]_i_1_n_0\,
      Q => \data_in_L_reg_n_0_[7]\,
      R => '0'
    );
\data_in_L_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_L[31]_i_1_n_0\,
      D => \data_in_A[8]_i_1_n_0\,
      Q => \data_in_L_reg_n_0_[8]\,
      R => '0'
    );
\data_in_L_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_L[31]_i_1_n_0\,
      D => \data_in_A[9]_i_1_n_0\,
      Q => \data_in_L_reg_n_0_[9]\,
      R => '0'
    );
\data_in_M[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880AAAA00000000"
    )
        port map (
      I0 => rstn,
      I1 => p_0_in16_in,
      I2 => \data_in_A[31]_i_3_n_0\,
      I3 => stim_mask_probe_select(12),
      I4 => \data_in_A[31]_i_4_n_0\,
      I5 => \data_in_A[11]_i_5_n_0\,
      O => \data_in_M[15]_i_1_n_0\
    );
\data_in_M[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8880AAAA"
    )
        port map (
      I0 => rstn,
      I1 => p_0_in16_in,
      I2 => \data_in_A[31]_i_3_n_0\,
      I3 => stim_mask_probe_select(12),
      I4 => \data_in_A[31]_i_4_n_0\,
      O => \data_in_M[31]_i_1_n_0\
    );
\data_in_M_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_M[31]_i_1_n_0\,
      D => \data_in_A[0]_i_1_n_0\,
      Q => \data_in_M_reg_n_0_[0]\,
      R => '0'
    );
\data_in_M_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_M[31]_i_1_n_0\,
      D => \data_in_A[10]_i_1_n_0\,
      Q => \data_in_M_reg_n_0_[10]\,
      R => '0'
    );
\data_in_M_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_M[31]_i_1_n_0\,
      D => \data_in_A[11]_i_1_n_0\,
      Q => \data_in_M_reg_n_0_[11]\,
      R => '0'
    );
\data_in_M_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_M[31]_i_1_n_0\,
      D => \data_in_A[12]_i_1_n_0\,
      Q => \data_in_M_reg_n_0_[12]\,
      S => \data_in_M[15]_i_1_n_0\
    );
\data_in_M_reg[13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_M[31]_i_1_n_0\,
      D => \data_in_A[13]_i_1_n_0\,
      Q => \data_in_M_reg_n_0_[13]\,
      S => \data_in_M[15]_i_1_n_0\
    );
\data_in_M_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_M[31]_i_1_n_0\,
      D => \data_in_A[14]_i_1_n_0\,
      Q => \data_in_M_reg_n_0_[14]\,
      S => \data_in_M[15]_i_1_n_0\
    );
\data_in_M_reg[15]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_M[31]_i_1_n_0\,
      D => \data_in_A[15]_i_2_n_0\,
      Q => \data_in_M_reg_n_0_[15]\,
      S => \data_in_M[15]_i_1_n_0\
    );
\data_in_M_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_M[31]_i_1_n_0\,
      D => \data_in_A[16]_i_1_n_0\,
      Q => \data_in_M_reg_n_0_[16]\,
      R => '0'
    );
\data_in_M_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_M[31]_i_1_n_0\,
      D => \data_in_A[17]_i_1_n_0\,
      Q => \data_in_M_reg_n_0_[17]\,
      R => '0'
    );
\data_in_M_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_M[31]_i_1_n_0\,
      D => \data_in_A[18]_i_1_n_0\,
      Q => \data_in_M_reg_n_0_[18]\,
      R => '0'
    );
\data_in_M_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_M[31]_i_1_n_0\,
      D => \data_in_A[19]_i_1_n_0\,
      Q => \data_in_M_reg_n_0_[19]\,
      R => '0'
    );
\data_in_M_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_M[31]_i_1_n_0\,
      D => \data_in_A[1]_i_1_n_0\,
      Q => \data_in_M_reg_n_0_[1]\,
      R => '0'
    );
\data_in_M_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_M[31]_i_1_n_0\,
      D => \data_in_A[20]_i_1_n_0\,
      Q => \data_in_M_reg_n_0_[20]\,
      R => '0'
    );
\data_in_M_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_M[31]_i_1_n_0\,
      D => \data_in_A[21]_i_1_n_0\,
      Q => \data_in_M_reg_n_0_[21]\,
      R => '0'
    );
\data_in_M_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_M[31]_i_1_n_0\,
      D => \data_in_A[22]_i_1_n_0\,
      Q => \data_in_M_reg_n_0_[22]\,
      R => '0'
    );
\data_in_M_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_M[31]_i_1_n_0\,
      D => \data_in_A[23]_i_1_n_0\,
      Q => \data_in_M_reg_n_0_[23]\,
      R => '0'
    );
\data_in_M_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_M[31]_i_1_n_0\,
      D => \data_in_A[27]_i_1_n_0\,
      Q => \data_in_M_reg_n_0_[27]\,
      R => '0'
    );
\data_in_M_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_M[31]_i_1_n_0\,
      D => \data_in_A[2]_i_1_n_0\,
      Q => \data_in_M_reg_n_0_[2]\,
      R => '0'
    );
\data_in_M_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_M[31]_i_1_n_0\,
      D => \data_in_A[30]_i_1_n_0\,
      Q => \data_in_M_reg_n_0_[30]\,
      R => '0'
    );
\data_in_M_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_M[31]_i_1_n_0\,
      D => \data_in_A[31]_i_2_n_0\,
      Q => \data_in_M_reg_n_0_[31]\,
      R => '0'
    );
\data_in_M_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_M[31]_i_1_n_0\,
      D => \data_in_A[3]_i_1_n_0\,
      Q => \data_in_M_reg_n_0_[3]\,
      R => '0'
    );
\data_in_M_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_M[31]_i_1_n_0\,
      D => \data_in_A[4]_i_1_n_0\,
      Q => \data_in_M_reg_n_0_[4]\,
      R => '0'
    );
\data_in_M_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_M[31]_i_1_n_0\,
      D => \data_in_A[5]_i_1_n_0\,
      Q => \data_in_M_reg_n_0_[5]\,
      R => '0'
    );
\data_in_M_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_M[31]_i_1_n_0\,
      D => \data_in_A[6]_i_1_n_0\,
      Q => \data_in_M_reg_n_0_[6]\,
      R => '0'
    );
\data_in_M_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_M[31]_i_1_n_0\,
      D => \data_in_A[7]_i_1_n_0\,
      Q => \data_in_M_reg_n_0_[7]\,
      R => '0'
    );
\data_in_M_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_M[31]_i_1_n_0\,
      D => \data_in_A[8]_i_1_n_0\,
      Q => \data_in_M_reg_n_0_[8]\,
      R => '0'
    );
\data_in_M_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_M[31]_i_1_n_0\,
      D => \data_in_A[9]_i_1_n_0\,
      Q => \data_in_M_reg_n_0_[9]\,
      R => '0'
    );
\data_in_N[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880AAAA00000000"
    )
        port map (
      I0 => rstn,
      I1 => p_0_in16_in,
      I2 => \data_in_A[31]_i_3_n_0\,
      I3 => stim_mask_probe_select(13),
      I4 => \data_in_A[31]_i_4_n_0\,
      I5 => \data_in_A[11]_i_5_n_0\,
      O => \data_in_N[15]_i_1_n_0\
    );
\data_in_N[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8880AAAA"
    )
        port map (
      I0 => rstn,
      I1 => p_0_in16_in,
      I2 => \data_in_A[31]_i_3_n_0\,
      I3 => stim_mask_probe_select(13),
      I4 => \data_in_A[31]_i_4_n_0\,
      O => \data_in_N[31]_i_1_n_0\
    );
\data_in_N_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_N[31]_i_1_n_0\,
      D => \data_in_A[0]_i_1_n_0\,
      Q => \data_in_N_reg_n_0_[0]\,
      R => '0'
    );
\data_in_N_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_N[31]_i_1_n_0\,
      D => \data_in_A[10]_i_1_n_0\,
      Q => \data_in_N_reg_n_0_[10]\,
      R => '0'
    );
\data_in_N_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_N[31]_i_1_n_0\,
      D => \data_in_A[11]_i_1_n_0\,
      Q => \data_in_N_reg_n_0_[11]\,
      R => '0'
    );
\data_in_N_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_N[31]_i_1_n_0\,
      D => \data_in_A[12]_i_1_n_0\,
      Q => \data_in_N_reg_n_0_[12]\,
      S => \data_in_N[15]_i_1_n_0\
    );
\data_in_N_reg[13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_N[31]_i_1_n_0\,
      D => \data_in_A[13]_i_1_n_0\,
      Q => \data_in_N_reg_n_0_[13]\,
      S => \data_in_N[15]_i_1_n_0\
    );
\data_in_N_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_N[31]_i_1_n_0\,
      D => \data_in_A[14]_i_1_n_0\,
      Q => \data_in_N_reg_n_0_[14]\,
      S => \data_in_N[15]_i_1_n_0\
    );
\data_in_N_reg[15]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_N[31]_i_1_n_0\,
      D => \data_in_A[15]_i_2_n_0\,
      Q => \data_in_N_reg_n_0_[15]\,
      S => \data_in_N[15]_i_1_n_0\
    );
\data_in_N_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_N[31]_i_1_n_0\,
      D => \data_in_A[16]_i_1_n_0\,
      Q => \data_in_N_reg_n_0_[16]\,
      R => '0'
    );
\data_in_N_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_N[31]_i_1_n_0\,
      D => \data_in_A[17]_i_1_n_0\,
      Q => \data_in_N_reg_n_0_[17]\,
      R => '0'
    );
\data_in_N_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_N[31]_i_1_n_0\,
      D => \data_in_A[18]_i_1_n_0\,
      Q => \data_in_N_reg_n_0_[18]\,
      R => '0'
    );
\data_in_N_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_N[31]_i_1_n_0\,
      D => \data_in_A[19]_i_1_n_0\,
      Q => \data_in_N_reg_n_0_[19]\,
      R => '0'
    );
\data_in_N_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_N[31]_i_1_n_0\,
      D => \data_in_A[1]_i_1_n_0\,
      Q => \data_in_N_reg_n_0_[1]\,
      R => '0'
    );
\data_in_N_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_N[31]_i_1_n_0\,
      D => \data_in_A[20]_i_1_n_0\,
      Q => \data_in_N_reg_n_0_[20]\,
      R => '0'
    );
\data_in_N_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_N[31]_i_1_n_0\,
      D => \data_in_A[21]_i_1_n_0\,
      Q => \data_in_N_reg_n_0_[21]\,
      R => '0'
    );
\data_in_N_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_N[31]_i_1_n_0\,
      D => \data_in_A[22]_i_1_n_0\,
      Q => \data_in_N_reg_n_0_[22]\,
      R => '0'
    );
\data_in_N_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_N[31]_i_1_n_0\,
      D => \data_in_A[23]_i_1_n_0\,
      Q => \data_in_N_reg_n_0_[23]\,
      R => '0'
    );
\data_in_N_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_N[31]_i_1_n_0\,
      D => \data_in_A[27]_i_1_n_0\,
      Q => \data_in_N_reg_n_0_[27]\,
      R => '0'
    );
\data_in_N_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_N[31]_i_1_n_0\,
      D => \data_in_A[2]_i_1_n_0\,
      Q => \data_in_N_reg_n_0_[2]\,
      R => '0'
    );
\data_in_N_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_N[31]_i_1_n_0\,
      D => \data_in_A[30]_i_1_n_0\,
      Q => \data_in_N_reg_n_0_[30]\,
      R => '0'
    );
\data_in_N_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_N[31]_i_1_n_0\,
      D => \data_in_A[31]_i_2_n_0\,
      Q => \data_in_N_reg_n_0_[31]\,
      R => '0'
    );
\data_in_N_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_N[31]_i_1_n_0\,
      D => \data_in_A[3]_i_1_n_0\,
      Q => \data_in_N_reg_n_0_[3]\,
      R => '0'
    );
\data_in_N_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_N[31]_i_1_n_0\,
      D => \data_in_A[4]_i_1_n_0\,
      Q => \data_in_N_reg_n_0_[4]\,
      R => '0'
    );
\data_in_N_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_N[31]_i_1_n_0\,
      D => \data_in_A[5]_i_1_n_0\,
      Q => \data_in_N_reg_n_0_[5]\,
      R => '0'
    );
\data_in_N_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_N[31]_i_1_n_0\,
      D => \data_in_A[6]_i_1_n_0\,
      Q => \data_in_N_reg_n_0_[6]\,
      R => '0'
    );
\data_in_N_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_N[31]_i_1_n_0\,
      D => \data_in_A[7]_i_1_n_0\,
      Q => \data_in_N_reg_n_0_[7]\,
      R => '0'
    );
\data_in_N_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_N[31]_i_1_n_0\,
      D => \data_in_A[8]_i_1_n_0\,
      Q => \data_in_N_reg_n_0_[8]\,
      R => '0'
    );
\data_in_N_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_N[31]_i_1_n_0\,
      D => \data_in_A[9]_i_1_n_0\,
      Q => \data_in_N_reg_n_0_[9]\,
      R => '0'
    );
\data_in_O[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880AAAA00000000"
    )
        port map (
      I0 => rstn,
      I1 => p_0_in16_in,
      I2 => \data_in_A[31]_i_3_n_0\,
      I3 => stim_mask_probe_select(14),
      I4 => \data_in_A[31]_i_4_n_0\,
      I5 => \data_in_A[11]_i_5_n_0\,
      O => \data_in_O[15]_i_1_n_0\
    );
\data_in_O[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8880AAAA"
    )
        port map (
      I0 => rstn,
      I1 => p_0_in16_in,
      I2 => \data_in_A[31]_i_3_n_0\,
      I3 => stim_mask_probe_select(14),
      I4 => \data_in_A[31]_i_4_n_0\,
      O => \data_in_O[31]_i_1_n_0\
    );
\data_in_O_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_O[31]_i_1_n_0\,
      D => \data_in_A[0]_i_1_n_0\,
      Q => \data_in_O_reg_n_0_[0]\,
      R => '0'
    );
\data_in_O_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_O[31]_i_1_n_0\,
      D => \data_in_A[10]_i_1_n_0\,
      Q => \data_in_O_reg_n_0_[10]\,
      R => '0'
    );
\data_in_O_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_O[31]_i_1_n_0\,
      D => \data_in_A[11]_i_1_n_0\,
      Q => \data_in_O_reg_n_0_[11]\,
      R => '0'
    );
\data_in_O_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_O[31]_i_1_n_0\,
      D => \data_in_A[12]_i_1_n_0\,
      Q => \data_in_O_reg_n_0_[12]\,
      S => \data_in_O[15]_i_1_n_0\
    );
\data_in_O_reg[13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_O[31]_i_1_n_0\,
      D => \data_in_A[13]_i_1_n_0\,
      Q => \data_in_O_reg_n_0_[13]\,
      S => \data_in_O[15]_i_1_n_0\
    );
\data_in_O_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_O[31]_i_1_n_0\,
      D => \data_in_A[14]_i_1_n_0\,
      Q => \data_in_O_reg_n_0_[14]\,
      S => \data_in_O[15]_i_1_n_0\
    );
\data_in_O_reg[15]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_O[31]_i_1_n_0\,
      D => \data_in_A[15]_i_2_n_0\,
      Q => \data_in_O_reg_n_0_[15]\,
      S => \data_in_O[15]_i_1_n_0\
    );
\data_in_O_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_O[31]_i_1_n_0\,
      D => \data_in_A[16]_i_1_n_0\,
      Q => \data_in_O_reg_n_0_[16]\,
      R => '0'
    );
\data_in_O_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_O[31]_i_1_n_0\,
      D => \data_in_A[17]_i_1_n_0\,
      Q => \data_in_O_reg_n_0_[17]\,
      R => '0'
    );
\data_in_O_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_O[31]_i_1_n_0\,
      D => \data_in_A[18]_i_1_n_0\,
      Q => \data_in_O_reg_n_0_[18]\,
      R => '0'
    );
\data_in_O_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_O[31]_i_1_n_0\,
      D => \data_in_A[19]_i_1_n_0\,
      Q => \data_in_O_reg_n_0_[19]\,
      R => '0'
    );
\data_in_O_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_O[31]_i_1_n_0\,
      D => \data_in_A[1]_i_1_n_0\,
      Q => \data_in_O_reg_n_0_[1]\,
      R => '0'
    );
\data_in_O_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_O[31]_i_1_n_0\,
      D => \data_in_A[20]_i_1_n_0\,
      Q => \data_in_O_reg_n_0_[20]\,
      R => '0'
    );
\data_in_O_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_O[31]_i_1_n_0\,
      D => \data_in_A[21]_i_1_n_0\,
      Q => \data_in_O_reg_n_0_[21]\,
      R => '0'
    );
\data_in_O_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_O[31]_i_1_n_0\,
      D => \data_in_A[22]_i_1_n_0\,
      Q => \data_in_O_reg_n_0_[22]\,
      R => '0'
    );
\data_in_O_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_O[31]_i_1_n_0\,
      D => \data_in_A[23]_i_1_n_0\,
      Q => \data_in_O_reg_n_0_[23]\,
      R => '0'
    );
\data_in_O_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_O[31]_i_1_n_0\,
      D => \data_in_A[27]_i_1_n_0\,
      Q => \data_in_O_reg_n_0_[27]\,
      R => '0'
    );
\data_in_O_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_O[31]_i_1_n_0\,
      D => \data_in_A[2]_i_1_n_0\,
      Q => \data_in_O_reg_n_0_[2]\,
      R => '0'
    );
\data_in_O_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_O[31]_i_1_n_0\,
      D => \data_in_A[30]_i_1_n_0\,
      Q => \data_in_O_reg_n_0_[30]\,
      R => '0'
    );
\data_in_O_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_O[31]_i_1_n_0\,
      D => \data_in_A[31]_i_2_n_0\,
      Q => \data_in_O_reg_n_0_[31]\,
      R => '0'
    );
\data_in_O_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_O[31]_i_1_n_0\,
      D => \data_in_A[3]_i_1_n_0\,
      Q => \data_in_O_reg_n_0_[3]\,
      R => '0'
    );
\data_in_O_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_O[31]_i_1_n_0\,
      D => \data_in_A[4]_i_1_n_0\,
      Q => \data_in_O_reg_n_0_[4]\,
      R => '0'
    );
\data_in_O_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_O[31]_i_1_n_0\,
      D => \data_in_A[5]_i_1_n_0\,
      Q => \data_in_O_reg_n_0_[5]\,
      R => '0'
    );
\data_in_O_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_O[31]_i_1_n_0\,
      D => \data_in_A[6]_i_1_n_0\,
      Q => \data_in_O_reg_n_0_[6]\,
      R => '0'
    );
\data_in_O_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_O[31]_i_1_n_0\,
      D => \data_in_A[7]_i_1_n_0\,
      Q => \data_in_O_reg_n_0_[7]\,
      R => '0'
    );
\data_in_O_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_O[31]_i_1_n_0\,
      D => \data_in_A[8]_i_1_n_0\,
      Q => \data_in_O_reg_n_0_[8]\,
      R => '0'
    );
\data_in_O_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_O[31]_i_1_n_0\,
      D => \data_in_A[9]_i_1_n_0\,
      Q => \data_in_O_reg_n_0_[9]\,
      R => '0'
    );
\data_in_P[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880AAAA00000000"
    )
        port map (
      I0 => rstn,
      I1 => p_0_in16_in,
      I2 => \data_in_A[31]_i_3_n_0\,
      I3 => stim_mask_probe_select(15),
      I4 => \data_in_A[31]_i_4_n_0\,
      I5 => \data_in_A[11]_i_5_n_0\,
      O => \data_in_P[15]_i_1_n_0\
    );
\data_in_P[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8880AAAA"
    )
        port map (
      I0 => rstn,
      I1 => p_0_in16_in,
      I2 => \data_in_A[31]_i_3_n_0\,
      I3 => stim_mask_probe_select(15),
      I4 => \data_in_A[31]_i_4_n_0\,
      O => \data_in_P[31]_i_1_n_0\
    );
\data_in_P_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_P[31]_i_1_n_0\,
      D => \data_in_A[0]_i_1_n_0\,
      Q => \data_in_P_reg_n_0_[0]\,
      R => '0'
    );
\data_in_P_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_P[31]_i_1_n_0\,
      D => \data_in_A[10]_i_1_n_0\,
      Q => \data_in_P_reg_n_0_[10]\,
      R => '0'
    );
\data_in_P_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_P[31]_i_1_n_0\,
      D => \data_in_A[11]_i_1_n_0\,
      Q => \data_in_P_reg_n_0_[11]\,
      R => '0'
    );
\data_in_P_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_P[31]_i_1_n_0\,
      D => \data_in_A[12]_i_1_n_0\,
      Q => \data_in_P_reg_n_0_[12]\,
      S => \data_in_P[15]_i_1_n_0\
    );
\data_in_P_reg[13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_P[31]_i_1_n_0\,
      D => \data_in_A[13]_i_1_n_0\,
      Q => \data_in_P_reg_n_0_[13]\,
      S => \data_in_P[15]_i_1_n_0\
    );
\data_in_P_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_P[31]_i_1_n_0\,
      D => \data_in_A[14]_i_1_n_0\,
      Q => \data_in_P_reg_n_0_[14]\,
      S => \data_in_P[15]_i_1_n_0\
    );
\data_in_P_reg[15]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_P[31]_i_1_n_0\,
      D => \data_in_A[15]_i_2_n_0\,
      Q => \data_in_P_reg_n_0_[15]\,
      S => \data_in_P[15]_i_1_n_0\
    );
\data_in_P_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_P[31]_i_1_n_0\,
      D => \data_in_A[16]_i_1_n_0\,
      Q => \data_in_P_reg_n_0_[16]\,
      R => '0'
    );
\data_in_P_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_P[31]_i_1_n_0\,
      D => \data_in_A[17]_i_1_n_0\,
      Q => \data_in_P_reg_n_0_[17]\,
      R => '0'
    );
\data_in_P_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_P[31]_i_1_n_0\,
      D => \data_in_A[18]_i_1_n_0\,
      Q => \data_in_P_reg_n_0_[18]\,
      R => '0'
    );
\data_in_P_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_P[31]_i_1_n_0\,
      D => \data_in_A[19]_i_1_n_0\,
      Q => \data_in_P_reg_n_0_[19]\,
      R => '0'
    );
\data_in_P_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_P[31]_i_1_n_0\,
      D => \data_in_A[1]_i_1_n_0\,
      Q => \data_in_P_reg_n_0_[1]\,
      R => '0'
    );
\data_in_P_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_P[31]_i_1_n_0\,
      D => \data_in_A[20]_i_1_n_0\,
      Q => \data_in_P_reg_n_0_[20]\,
      R => '0'
    );
\data_in_P_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_P[31]_i_1_n_0\,
      D => \data_in_A[21]_i_1_n_0\,
      Q => \data_in_P_reg_n_0_[21]\,
      R => '0'
    );
\data_in_P_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_P[31]_i_1_n_0\,
      D => \data_in_A[22]_i_1_n_0\,
      Q => \data_in_P_reg_n_0_[22]\,
      R => '0'
    );
\data_in_P_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_P[31]_i_1_n_0\,
      D => \data_in_A[23]_i_1_n_0\,
      Q => \data_in_P_reg_n_0_[23]\,
      R => '0'
    );
\data_in_P_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_P[31]_i_1_n_0\,
      D => \data_in_A[27]_i_1_n_0\,
      Q => \data_in_P_reg_n_0_[27]\,
      R => '0'
    );
\data_in_P_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_P[31]_i_1_n_0\,
      D => \data_in_A[2]_i_1_n_0\,
      Q => \data_in_P_reg_n_0_[2]\,
      R => '0'
    );
\data_in_P_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_P[31]_i_1_n_0\,
      D => \data_in_A[30]_i_1_n_0\,
      Q => \data_in_P_reg_n_0_[30]\,
      R => '0'
    );
\data_in_P_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_P[31]_i_1_n_0\,
      D => \data_in_A[31]_i_2_n_0\,
      Q => \data_in_P_reg_n_0_[31]\,
      R => '0'
    );
\data_in_P_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_P[31]_i_1_n_0\,
      D => \data_in_A[3]_i_1_n_0\,
      Q => \data_in_P_reg_n_0_[3]\,
      R => '0'
    );
\data_in_P_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_P[31]_i_1_n_0\,
      D => \data_in_A[4]_i_1_n_0\,
      Q => \data_in_P_reg_n_0_[4]\,
      R => '0'
    );
\data_in_P_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_P[31]_i_1_n_0\,
      D => \data_in_A[5]_i_1_n_0\,
      Q => \data_in_P_reg_n_0_[5]\,
      R => '0'
    );
\data_in_P_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_P[31]_i_1_n_0\,
      D => \data_in_A[6]_i_1_n_0\,
      Q => \data_in_P_reg_n_0_[6]\,
      R => '0'
    );
\data_in_P_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_P[31]_i_1_n_0\,
      D => \data_in_A[7]_i_1_n_0\,
      Q => \data_in_P_reg_n_0_[7]\,
      R => '0'
    );
\data_in_P_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_P[31]_i_1_n_0\,
      D => \data_in_A[8]_i_1_n_0\,
      Q => \data_in_P_reg_n_0_[8]\,
      R => '0'
    );
\data_in_P_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_in_P[31]_i_1_n_0\,
      D => \data_in_A[9]_i_1_n_0\,
      Q => \data_in_P_reg_n_0_[9]\,
      R => '0'
    );
\data_out_A_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_A(16),
      Q => data_out_A_reg(0),
      R => L_n_4
    );
\data_out_A_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_A(26),
      Q => data_out_A_reg(10),
      R => L_n_4
    );
\data_out_A_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_A(27),
      Q => data_out_A_reg(11),
      R => L_n_4
    );
\data_out_A_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_A(28),
      Q => data_out_A_reg(12),
      R => L_n_4
    );
\data_out_A_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_A(29),
      Q => data_out_A_reg(13),
      R => L_n_4
    );
\data_out_A_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_A(30),
      Q => data_out_A_reg(14),
      R => L_n_4
    );
\data_out_A_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_A(31),
      Q => data_out_A_reg(15),
      R => L_n_4
    );
\data_out_A_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_A(17),
      Q => data_out_A_reg(1),
      R => L_n_4
    );
\data_out_A_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_A(18),
      Q => data_out_A_reg(2),
      R => L_n_4
    );
\data_out_A_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_A(19),
      Q => data_out_A_reg(3),
      R => L_n_4
    );
\data_out_A_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_A(20),
      Q => data_out_A_reg(4),
      R => L_n_4
    );
\data_out_A_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_A(21),
      Q => data_out_A_reg(5),
      R => L_n_4
    );
\data_out_A_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_A(22),
      Q => data_out_A_reg(6),
      R => L_n_4
    );
\data_out_A_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_A(23),
      Q => data_out_A_reg(7),
      R => L_n_4
    );
\data_out_A_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_A(24),
      Q => data_out_A_reg(8),
      R => L_n_4
    );
\data_out_A_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_A(25),
      Q => data_out_A_reg(9),
      R => L_n_4
    );
\data_out_B_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_B(16),
      Q => data_out_B_reg(0),
      R => L_n_4
    );
\data_out_B_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_B(26),
      Q => data_out_B_reg(10),
      R => L_n_4
    );
\data_out_B_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_B(27),
      Q => data_out_B_reg(11),
      R => L_n_4
    );
\data_out_B_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_B(28),
      Q => data_out_B_reg(12),
      R => L_n_4
    );
\data_out_B_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_B(29),
      Q => data_out_B_reg(13),
      R => L_n_4
    );
\data_out_B_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_B(30),
      Q => data_out_B_reg(14),
      R => L_n_4
    );
\data_out_B_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_B(31),
      Q => data_out_B_reg(15),
      R => L_n_4
    );
\data_out_B_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_B(17),
      Q => data_out_B_reg(1),
      R => L_n_4
    );
\data_out_B_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_B(18),
      Q => data_out_B_reg(2),
      R => L_n_4
    );
\data_out_B_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_B(19),
      Q => data_out_B_reg(3),
      R => L_n_4
    );
\data_out_B_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_B(20),
      Q => data_out_B_reg(4),
      R => L_n_4
    );
\data_out_B_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_B(21),
      Q => data_out_B_reg(5),
      R => L_n_4
    );
\data_out_B_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_B(22),
      Q => data_out_B_reg(6),
      R => L_n_4
    );
\data_out_B_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_B(23),
      Q => data_out_B_reg(7),
      R => L_n_4
    );
\data_out_B_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_B(24),
      Q => data_out_B_reg(8),
      R => L_n_4
    );
\data_out_B_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_B(25),
      Q => data_out_B_reg(9),
      R => L_n_4
    );
\data_out_C_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_C(16),
      Q => data_out_C_reg(0),
      R => L_n_4
    );
\data_out_C_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_C(26),
      Q => data_out_C_reg(10),
      R => L_n_4
    );
\data_out_C_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_C(27),
      Q => data_out_C_reg(11),
      R => L_n_4
    );
\data_out_C_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_C(28),
      Q => data_out_C_reg(12),
      R => L_n_4
    );
\data_out_C_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_C(29),
      Q => data_out_C_reg(13),
      R => L_n_4
    );
\data_out_C_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_C(30),
      Q => data_out_C_reg(14),
      R => L_n_4
    );
\data_out_C_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_C(31),
      Q => data_out_C_reg(15),
      R => L_n_4
    );
\data_out_C_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_C(17),
      Q => data_out_C_reg(1),
      R => L_n_4
    );
\data_out_C_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_C(18),
      Q => data_out_C_reg(2),
      R => L_n_4
    );
\data_out_C_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_C(19),
      Q => data_out_C_reg(3),
      R => L_n_4
    );
\data_out_C_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_C(20),
      Q => data_out_C_reg(4),
      R => L_n_4
    );
\data_out_C_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_C(21),
      Q => data_out_C_reg(5),
      R => L_n_4
    );
\data_out_C_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_C(22),
      Q => data_out_C_reg(6),
      R => L_n_4
    );
\data_out_C_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_C(23),
      Q => data_out_C_reg(7),
      R => L_n_4
    );
\data_out_C_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_C(24),
      Q => data_out_C_reg(8),
      R => L_n_4
    );
\data_out_C_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_C(25),
      Q => data_out_C_reg(9),
      R => L_n_4
    );
\data_out_D_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_D(16),
      Q => data_out_D_reg(0),
      R => L_n_4
    );
\data_out_D_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_D(26),
      Q => data_out_D_reg(10),
      R => L_n_4
    );
\data_out_D_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_D(27),
      Q => data_out_D_reg(11),
      R => L_n_4
    );
\data_out_D_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_D(28),
      Q => data_out_D_reg(12),
      R => L_n_4
    );
\data_out_D_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_D(29),
      Q => data_out_D_reg(13),
      R => L_n_4
    );
\data_out_D_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_D(30),
      Q => data_out_D_reg(14),
      R => L_n_4
    );
\data_out_D_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_D(31),
      Q => data_out_D_reg(15),
      R => L_n_4
    );
\data_out_D_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_D(17),
      Q => data_out_D_reg(1),
      R => L_n_4
    );
\data_out_D_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_D(18),
      Q => data_out_D_reg(2),
      R => L_n_4
    );
\data_out_D_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_D(19),
      Q => data_out_D_reg(3),
      R => L_n_4
    );
\data_out_D_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_D(20),
      Q => data_out_D_reg(4),
      R => L_n_4
    );
\data_out_D_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_D(21),
      Q => data_out_D_reg(5),
      R => L_n_4
    );
\data_out_D_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_D(22),
      Q => data_out_D_reg(6),
      R => L_n_4
    );
\data_out_D_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_D(23),
      Q => data_out_D_reg(7),
      R => L_n_4
    );
\data_out_D_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_D(24),
      Q => data_out_D_reg(8),
      R => L_n_4
    );
\data_out_D_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_D(25),
      Q => data_out_D_reg(9),
      R => L_n_4
    );
\data_out_E_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_E(16),
      Q => data_out_E_reg(0),
      R => L_n_4
    );
\data_out_E_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_E(26),
      Q => data_out_E_reg(10),
      R => L_n_4
    );
\data_out_E_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_E(27),
      Q => data_out_E_reg(11),
      R => L_n_4
    );
\data_out_E_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_E(28),
      Q => data_out_E_reg(12),
      R => L_n_4
    );
\data_out_E_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_E(29),
      Q => data_out_E_reg(13),
      R => L_n_4
    );
\data_out_E_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_E(30),
      Q => data_out_E_reg(14),
      R => L_n_4
    );
\data_out_E_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_E(31),
      Q => data_out_E_reg(15),
      R => L_n_4
    );
\data_out_E_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_E(17),
      Q => data_out_E_reg(1),
      R => L_n_4
    );
\data_out_E_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_E(18),
      Q => data_out_E_reg(2),
      R => L_n_4
    );
\data_out_E_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_E(19),
      Q => data_out_E_reg(3),
      R => L_n_4
    );
\data_out_E_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_E(20),
      Q => data_out_E_reg(4),
      R => L_n_4
    );
\data_out_E_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_E(21),
      Q => data_out_E_reg(5),
      R => L_n_4
    );
\data_out_E_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_E(22),
      Q => data_out_E_reg(6),
      R => L_n_4
    );
\data_out_E_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_E(23),
      Q => data_out_E_reg(7),
      R => L_n_4
    );
\data_out_E_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_E(24),
      Q => data_out_E_reg(8),
      R => L_n_4
    );
\data_out_E_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_E(25),
      Q => data_out_E_reg(9),
      R => L_n_4
    );
\data_out_F_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_F(16),
      Q => data_out_F_reg(0),
      R => L_n_4
    );
\data_out_F_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_F(26),
      Q => data_out_F_reg(10),
      R => L_n_4
    );
\data_out_F_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_F(27),
      Q => data_out_F_reg(11),
      R => L_n_4
    );
\data_out_F_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_F(28),
      Q => data_out_F_reg(12),
      R => L_n_4
    );
\data_out_F_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_F(29),
      Q => data_out_F_reg(13),
      R => L_n_4
    );
\data_out_F_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_F(30),
      Q => data_out_F_reg(14),
      R => L_n_4
    );
\data_out_F_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_F(31),
      Q => data_out_F_reg(15),
      R => L_n_4
    );
\data_out_F_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_F(17),
      Q => data_out_F_reg(1),
      R => L_n_4
    );
\data_out_F_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_F(18),
      Q => data_out_F_reg(2),
      R => L_n_4
    );
\data_out_F_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_F(19),
      Q => data_out_F_reg(3),
      R => L_n_4
    );
\data_out_F_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_F(20),
      Q => data_out_F_reg(4),
      R => L_n_4
    );
\data_out_F_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_F(21),
      Q => data_out_F_reg(5),
      R => L_n_4
    );
\data_out_F_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_F(22),
      Q => data_out_F_reg(6),
      R => L_n_4
    );
\data_out_F_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_F(23),
      Q => data_out_F_reg(7),
      R => L_n_4
    );
\data_out_F_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_F(24),
      Q => data_out_F_reg(8),
      R => L_n_4
    );
\data_out_F_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_F(25),
      Q => data_out_F_reg(9),
      R => L_n_4
    );
\data_out_G_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_G(16),
      Q => data_out_G_reg(0),
      R => L_n_4
    );
\data_out_G_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_G(26),
      Q => data_out_G_reg(10),
      R => L_n_4
    );
\data_out_G_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_G(27),
      Q => data_out_G_reg(11),
      R => L_n_4
    );
\data_out_G_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_G(28),
      Q => data_out_G_reg(12),
      R => L_n_4
    );
\data_out_G_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_G(29),
      Q => data_out_G_reg(13),
      R => L_n_4
    );
\data_out_G_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_G(30),
      Q => data_out_G_reg(14),
      R => L_n_4
    );
\data_out_G_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_G(31),
      Q => data_out_G_reg(15),
      R => L_n_4
    );
\data_out_G_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_G(17),
      Q => data_out_G_reg(1),
      R => L_n_4
    );
\data_out_G_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_G(18),
      Q => data_out_G_reg(2),
      R => L_n_4
    );
\data_out_G_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_G(19),
      Q => data_out_G_reg(3),
      R => L_n_4
    );
\data_out_G_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_G(20),
      Q => data_out_G_reg(4),
      R => L_n_4
    );
\data_out_G_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_G(21),
      Q => data_out_G_reg(5),
      R => L_n_4
    );
\data_out_G_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_G(22),
      Q => data_out_G_reg(6),
      R => L_n_4
    );
\data_out_G_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_G(23),
      Q => data_out_G_reg(7),
      R => L_n_4
    );
\data_out_G_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_G(24),
      Q => data_out_G_reg(8),
      R => L_n_4
    );
\data_out_G_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_G(25),
      Q => data_out_G_reg(9),
      R => L_n_4
    );
\data_out_H_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_H(16),
      Q => data_out_H_reg(0),
      R => L_n_4
    );
\data_out_H_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_H(26),
      Q => data_out_H_reg(10),
      R => L_n_4
    );
\data_out_H_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_H(27),
      Q => data_out_H_reg(11),
      R => L_n_4
    );
\data_out_H_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_H(28),
      Q => data_out_H_reg(12),
      R => L_n_4
    );
\data_out_H_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_H(29),
      Q => data_out_H_reg(13),
      R => L_n_4
    );
\data_out_H_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_H(30),
      Q => data_out_H_reg(14),
      R => L_n_4
    );
\data_out_H_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_H(31),
      Q => data_out_H_reg(15),
      R => L_n_4
    );
\data_out_H_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_H(17),
      Q => data_out_H_reg(1),
      R => L_n_4
    );
\data_out_H_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_H(18),
      Q => data_out_H_reg(2),
      R => L_n_4
    );
\data_out_H_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_H(19),
      Q => data_out_H_reg(3),
      R => L_n_4
    );
\data_out_H_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_H(20),
      Q => data_out_H_reg(4),
      R => L_n_4
    );
\data_out_H_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_H(21),
      Q => data_out_H_reg(5),
      R => L_n_4
    );
\data_out_H_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_H(22),
      Q => data_out_H_reg(6),
      R => L_n_4
    );
\data_out_H_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_H(23),
      Q => data_out_H_reg(7),
      R => L_n_4
    );
\data_out_H_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_H(24),
      Q => data_out_H_reg(8),
      R => L_n_4
    );
\data_out_H_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_H(25),
      Q => data_out_H_reg(9),
      R => L_n_4
    );
\data_out_I_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_I(16),
      Q => data_out_I_reg(0),
      R => L_n_4
    );
\data_out_I_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_I(26),
      Q => data_out_I_reg(10),
      R => L_n_4
    );
\data_out_I_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_I(27),
      Q => data_out_I_reg(11),
      R => L_n_4
    );
\data_out_I_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_I(28),
      Q => data_out_I_reg(12),
      R => L_n_4
    );
\data_out_I_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_I(29),
      Q => data_out_I_reg(13),
      R => L_n_4
    );
\data_out_I_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_I(30),
      Q => data_out_I_reg(14),
      R => L_n_4
    );
\data_out_I_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_I(31),
      Q => data_out_I_reg(15),
      R => L_n_4
    );
\data_out_I_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_I(17),
      Q => data_out_I_reg(1),
      R => L_n_4
    );
\data_out_I_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_I(18),
      Q => data_out_I_reg(2),
      R => L_n_4
    );
\data_out_I_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_I(19),
      Q => data_out_I_reg(3),
      R => L_n_4
    );
\data_out_I_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_I(20),
      Q => data_out_I_reg(4),
      R => L_n_4
    );
\data_out_I_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_I(21),
      Q => data_out_I_reg(5),
      R => L_n_4
    );
\data_out_I_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_I(22),
      Q => data_out_I_reg(6),
      R => L_n_4
    );
\data_out_I_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_I(23),
      Q => data_out_I_reg(7),
      R => L_n_4
    );
\data_out_I_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_I(24),
      Q => data_out_I_reg(8),
      R => L_n_4
    );
\data_out_I_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_I(25),
      Q => data_out_I_reg(9),
      R => L_n_4
    );
\data_out_J_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_J(16),
      Q => data_out_J_reg(0),
      R => L_n_4
    );
\data_out_J_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_J(26),
      Q => data_out_J_reg(10),
      R => L_n_4
    );
\data_out_J_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_J(27),
      Q => data_out_J_reg(11),
      R => L_n_4
    );
\data_out_J_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_J(28),
      Q => data_out_J_reg(12),
      R => L_n_4
    );
\data_out_J_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_J(29),
      Q => data_out_J_reg(13),
      R => L_n_4
    );
\data_out_J_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_J(30),
      Q => data_out_J_reg(14),
      R => L_n_4
    );
\data_out_J_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_J(31),
      Q => data_out_J_reg(15),
      R => L_n_4
    );
\data_out_J_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_J(17),
      Q => data_out_J_reg(1),
      R => L_n_4
    );
\data_out_J_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_J(18),
      Q => data_out_J_reg(2),
      R => L_n_4
    );
\data_out_J_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_J(19),
      Q => data_out_J_reg(3),
      R => L_n_4
    );
\data_out_J_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_J(20),
      Q => data_out_J_reg(4),
      R => L_n_4
    );
\data_out_J_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_J(21),
      Q => data_out_J_reg(5),
      R => L_n_4
    );
\data_out_J_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_J(22),
      Q => data_out_J_reg(6),
      R => L_n_4
    );
\data_out_J_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_J(23),
      Q => data_out_J_reg(7),
      R => L_n_4
    );
\data_out_J_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_J(24),
      Q => data_out_J_reg(8),
      R => L_n_4
    );
\data_out_J_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_J(25),
      Q => data_out_J_reg(9),
      R => L_n_4
    );
\data_out_K_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_K(16),
      Q => data_out_K_reg(0),
      R => L_n_4
    );
\data_out_K_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_K(26),
      Q => data_out_K_reg(10),
      R => L_n_4
    );
\data_out_K_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_K(27),
      Q => data_out_K_reg(11),
      R => L_n_4
    );
\data_out_K_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_K(28),
      Q => data_out_K_reg(12),
      R => L_n_4
    );
\data_out_K_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_K(29),
      Q => data_out_K_reg(13),
      R => L_n_4
    );
\data_out_K_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_K(30),
      Q => data_out_K_reg(14),
      R => L_n_4
    );
\data_out_K_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_K(31),
      Q => data_out_K_reg(15),
      R => L_n_4
    );
\data_out_K_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_K(17),
      Q => data_out_K_reg(1),
      R => L_n_4
    );
\data_out_K_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_K(18),
      Q => data_out_K_reg(2),
      R => L_n_4
    );
\data_out_K_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_K(19),
      Q => data_out_K_reg(3),
      R => L_n_4
    );
\data_out_K_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_K(20),
      Q => data_out_K_reg(4),
      R => L_n_4
    );
\data_out_K_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_K(21),
      Q => data_out_K_reg(5),
      R => L_n_4
    );
\data_out_K_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_K(22),
      Q => data_out_K_reg(6),
      R => L_n_4
    );
\data_out_K_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_K(23),
      Q => data_out_K_reg(7),
      R => L_n_4
    );
\data_out_K_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_K(24),
      Q => data_out_K_reg(8),
      R => L_n_4
    );
\data_out_K_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_K(25),
      Q => data_out_K_reg(9),
      R => L_n_4
    );
\data_out_L_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_L(16),
      Q => data_out_L_reg(0),
      R => L_n_4
    );
\data_out_L_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_L(26),
      Q => data_out_L_reg(10),
      R => L_n_4
    );
\data_out_L_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_L(27),
      Q => data_out_L_reg(11),
      R => L_n_4
    );
\data_out_L_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_L(28),
      Q => data_out_L_reg(12),
      R => L_n_4
    );
\data_out_L_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_L(29),
      Q => data_out_L_reg(13),
      R => L_n_4
    );
\data_out_L_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_L(30),
      Q => data_out_L_reg(14),
      R => L_n_4
    );
\data_out_L_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_L(31),
      Q => data_out_L_reg(15),
      R => L_n_4
    );
\data_out_L_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_L(17),
      Q => data_out_L_reg(1),
      R => L_n_4
    );
\data_out_L_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_L(18),
      Q => data_out_L_reg(2),
      R => L_n_4
    );
\data_out_L_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_L(19),
      Q => data_out_L_reg(3),
      R => L_n_4
    );
\data_out_L_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_L(20),
      Q => data_out_L_reg(4),
      R => L_n_4
    );
\data_out_L_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_L(21),
      Q => data_out_L_reg(5),
      R => L_n_4
    );
\data_out_L_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_L(22),
      Q => data_out_L_reg(6),
      R => L_n_4
    );
\data_out_L_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_L(23),
      Q => data_out_L_reg(7),
      R => L_n_4
    );
\data_out_L_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_L(24),
      Q => data_out_L_reg(8),
      R => L_n_4
    );
\data_out_L_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_L(25),
      Q => data_out_L_reg(9),
      R => L_n_4
    );
\data_out_M_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_M(16),
      Q => data_out_M_reg(0),
      R => L_n_4
    );
\data_out_M_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_M(26),
      Q => data_out_M_reg(10),
      R => L_n_4
    );
\data_out_M_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_M(27),
      Q => data_out_M_reg(11),
      R => L_n_4
    );
\data_out_M_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_M(28),
      Q => data_out_M_reg(12),
      R => L_n_4
    );
\data_out_M_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_M(29),
      Q => data_out_M_reg(13),
      R => L_n_4
    );
\data_out_M_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_M(30),
      Q => data_out_M_reg(14),
      R => L_n_4
    );
\data_out_M_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_M(31),
      Q => data_out_M_reg(15),
      R => L_n_4
    );
\data_out_M_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_M(17),
      Q => data_out_M_reg(1),
      R => L_n_4
    );
\data_out_M_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_M(18),
      Q => data_out_M_reg(2),
      R => L_n_4
    );
\data_out_M_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_M(19),
      Q => data_out_M_reg(3),
      R => L_n_4
    );
\data_out_M_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_M(20),
      Q => data_out_M_reg(4),
      R => L_n_4
    );
\data_out_M_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_M(21),
      Q => data_out_M_reg(5),
      R => L_n_4
    );
\data_out_M_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_M(22),
      Q => data_out_M_reg(6),
      R => L_n_4
    );
\data_out_M_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_M(23),
      Q => data_out_M_reg(7),
      R => L_n_4
    );
\data_out_M_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_M(24),
      Q => data_out_M_reg(8),
      R => L_n_4
    );
\data_out_M_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_M(25),
      Q => data_out_M_reg(9),
      R => L_n_4
    );
\data_out_N_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_N(16),
      Q => data_out_N_reg(0),
      R => L_n_4
    );
\data_out_N_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_N(26),
      Q => data_out_N_reg(10),
      R => L_n_4
    );
\data_out_N_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_N(27),
      Q => data_out_N_reg(11),
      R => L_n_4
    );
\data_out_N_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_N(28),
      Q => data_out_N_reg(12),
      R => L_n_4
    );
\data_out_N_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_N(29),
      Q => data_out_N_reg(13),
      R => L_n_4
    );
\data_out_N_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_N(30),
      Q => data_out_N_reg(14),
      R => L_n_4
    );
\data_out_N_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_N(31),
      Q => data_out_N_reg(15),
      R => L_n_4
    );
\data_out_N_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_N(17),
      Q => data_out_N_reg(1),
      R => L_n_4
    );
\data_out_N_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_N(18),
      Q => data_out_N_reg(2),
      R => L_n_4
    );
\data_out_N_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_N(19),
      Q => data_out_N_reg(3),
      R => L_n_4
    );
\data_out_N_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_N(20),
      Q => data_out_N_reg(4),
      R => L_n_4
    );
\data_out_N_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_N(21),
      Q => data_out_N_reg(5),
      R => L_n_4
    );
\data_out_N_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_N(22),
      Q => data_out_N_reg(6),
      R => L_n_4
    );
\data_out_N_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_N(23),
      Q => data_out_N_reg(7),
      R => L_n_4
    );
\data_out_N_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_N(24),
      Q => data_out_N_reg(8),
      R => L_n_4
    );
\data_out_N_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_N(25),
      Q => data_out_N_reg(9),
      R => L_n_4
    );
\data_out_O_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_O(16),
      Q => data_out_O_reg(0),
      R => L_n_4
    );
\data_out_O_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_O(26),
      Q => data_out_O_reg(10),
      R => L_n_4
    );
\data_out_O_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_O(27),
      Q => data_out_O_reg(11),
      R => L_n_4
    );
\data_out_O_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_O(28),
      Q => data_out_O_reg(12),
      R => L_n_4
    );
\data_out_O_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_O(29),
      Q => data_out_O_reg(13),
      R => L_n_4
    );
\data_out_O_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_O(30),
      Q => data_out_O_reg(14),
      R => L_n_4
    );
\data_out_O_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_O(31),
      Q => data_out_O_reg(15),
      R => L_n_4
    );
\data_out_O_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_O(17),
      Q => data_out_O_reg(1),
      R => L_n_4
    );
\data_out_O_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_O(18),
      Q => data_out_O_reg(2),
      R => L_n_4
    );
\data_out_O_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_O(19),
      Q => data_out_O_reg(3),
      R => L_n_4
    );
\data_out_O_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_O(20),
      Q => data_out_O_reg(4),
      R => L_n_4
    );
\data_out_O_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_O(21),
      Q => data_out_O_reg(5),
      R => L_n_4
    );
\data_out_O_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_O(22),
      Q => data_out_O_reg(6),
      R => L_n_4
    );
\data_out_O_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_O(23),
      Q => data_out_O_reg(7),
      R => L_n_4
    );
\data_out_O_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_O(24),
      Q => data_out_O_reg(8),
      R => L_n_4
    );
\data_out_O_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_O(25),
      Q => data_out_O_reg(9),
      R => L_n_4
    );
\data_out_P_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_P(16),
      Q => data_out_P_reg(0),
      R => L_n_4
    );
\data_out_P_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_P(26),
      Q => data_out_P_reg(10),
      R => L_n_4
    );
\data_out_P_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_P(27),
      Q => data_out_P_reg(11),
      R => L_n_4
    );
\data_out_P_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_P(28),
      Q => data_out_P_reg(12),
      R => L_n_4
    );
\data_out_P_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_P(29),
      Q => data_out_P_reg(13),
      R => L_n_4
    );
\data_out_P_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_P(30),
      Q => data_out_P_reg(14),
      R => L_n_4
    );
\data_out_P_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_P(31),
      Q => data_out_P_reg(15),
      R => L_n_4
    );
\data_out_P_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_P(17),
      Q => data_out_P_reg(1),
      R => L_n_4
    );
\data_out_P_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_P(18),
      Q => data_out_P_reg(2),
      R => L_n_4
    );
\data_out_P_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_P(19),
      Q => data_out_P_reg(3),
      R => L_n_4
    );
\data_out_P_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_P(20),
      Q => data_out_P_reg(4),
      R => L_n_4
    );
\data_out_P_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_P(21),
      Q => data_out_P_reg(5),
      R => L_n_4
    );
\data_out_P_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_P(22),
      Q => data_out_P_reg(6),
      R => L_n_4
    );
\data_out_P_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_P(23),
      Q => data_out_P_reg(7),
      R => L_n_4
    );
\data_out_P_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_P(24),
      Q => data_out_P_reg(8),
      R => L_n_4
    );
\data_out_P_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_5,
      D => data_out_P(25),
      Q => data_out_P_reg(9),
      R => L_n_4
    );
done_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[6]\,
      I1 => \FSM_onehot_state_reg_n_0_[15]\,
      I2 => \FSM_onehot_state_reg_n_0_[17]\,
      O => \^done\
    );
\fifo_data_in_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => M_n_5,
      D => P_n_40,
      Q => \fifo_data_in_reg_n_0_[0]\,
      R => '0'
    );
\fifo_data_in_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => M_n_5,
      D => P_n_30,
      Q => \fifo_data_in_reg_n_0_[10]\,
      R => '0'
    );
\fifo_data_in_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => M_n_5,
      D => P_n_29,
      Q => \fifo_data_in_reg_n_0_[11]\,
      R => '0'
    );
\fifo_data_in_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => M_n_5,
      D => P_n_28,
      Q => \fifo_data_in_reg_n_0_[12]\,
      R => '0'
    );
\fifo_data_in_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => M_n_5,
      D => P_n_27,
      Q => \fifo_data_in_reg_n_0_[13]\,
      R => '0'
    );
\fifo_data_in_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => M_n_5,
      D => P_n_26,
      Q => \fifo_data_in_reg_n_0_[14]\,
      R => '0'
    );
\fifo_data_in_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => M_n_5,
      D => P_n_25,
      Q => \fifo_data_in_reg_n_0_[15]\,
      R => '0'
    );
\fifo_data_in_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => M_n_5,
      D => P_n_39,
      Q => \fifo_data_in_reg_n_0_[1]\,
      R => '0'
    );
\fifo_data_in_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => M_n_5,
      D => P_n_38,
      Q => \fifo_data_in_reg_n_0_[2]\,
      R => '0'
    );
\fifo_data_in_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => M_n_5,
      D => P_n_37,
      Q => \fifo_data_in_reg_n_0_[3]\,
      R => '0'
    );
\fifo_data_in_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => M_n_5,
      D => P_n_36,
      Q => \fifo_data_in_reg_n_0_[4]\,
      R => '0'
    );
\fifo_data_in_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => M_n_5,
      D => P_n_35,
      Q => \fifo_data_in_reg_n_0_[5]\,
      R => '0'
    );
\fifo_data_in_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => M_n_5,
      D => P_n_34,
      Q => \fifo_data_in_reg_n_0_[6]\,
      R => '0'
    );
\fifo_data_in_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => M_n_5,
      D => P_n_33,
      Q => \fifo_data_in_reg_n_0_[7]\,
      R => '0'
    );
\fifo_data_in_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => M_n_5,
      D => P_n_32,
      Q => \fifo_data_in_reg_n_0_[8]\,
      R => '0'
    );
\fifo_data_in_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => M_n_5,
      D => P_n_31,
      Q => \fifo_data_in_reg_n_0_[9]\,
      R => '0'
    );
fifo_inst_0: component cable_delay_tester_rhs_256_0_0_fifo_16_to_64
     port map (
      din(15) => \fifo_data_in_reg_n_0_[15]\,
      din(14) => \fifo_data_in_reg_n_0_[14]\,
      din(13) => \fifo_data_in_reg_n_0_[13]\,
      din(12) => \fifo_data_in_reg_n_0_[12]\,
      din(11) => \fifo_data_in_reg_n_0_[11]\,
      din(10) => \fifo_data_in_reg_n_0_[10]\,
      din(9) => \fifo_data_in_reg_n_0_[9]\,
      din(8) => \fifo_data_in_reg_n_0_[8]\,
      din(7) => \fifo_data_in_reg_n_0_[7]\,
      din(6) => \fifo_data_in_reg_n_0_[6]\,
      din(5) => \fifo_data_in_reg_n_0_[5]\,
      din(4) => \fifo_data_in_reg_n_0_[4]\,
      din(3) => \fifo_data_in_reg_n_0_[3]\,
      din(2) => \fifo_data_in_reg_n_0_[2]\,
      din(1) => \fifo_data_in_reg_n_0_[1]\,
      din(0) => \fifo_data_in_reg_n_0_[0]\,
      dout(63 downto 0) => fifo_data_out(63 downto 0),
      empty => NLW_fifo_inst_0_empty_UNCONNECTED,
      full => NLW_fifo_inst_0_full_UNCONNECTED,
      rd_clk => clk,
      rd_en => fifo_read_en,
      rd_rst_busy => NLW_fifo_inst_0_rd_rst_busy_UNCONNECTED,
      srst => srst0,
      valid => fifo_valid_out,
      wr_clk => clk,
      wr_en => wr_en0,
      wr_rst_busy => NLW_fifo_inst_0_wr_rst_busy_UNCONNECTED
    );
fifo_inst_0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => fifo_rst,
      I1 => rstn,
      O => srst0
    );
fifo_inst_0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => fifo_write_en_reg_n_0,
      I1 => fifo_write_en_external,
      O => wr_en0
    );
\fifo_load_index[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fifo_load_index_reg_n_0_[0]\,
      O => \fifo_load_index[0]_i_1_n_0\
    );
\fifo_load_index[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \fifo_load_index_reg_n_0_[0]\,
      I1 => \fifo_load_index_reg_n_0_[1]\,
      O => \fifo_load_index[1]_i_1_n_0\
    );
\fifo_load_index[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \fifo_load_index_reg_n_0_[2]\,
      I1 => \fifo_load_index_reg_n_0_[1]\,
      I2 => \fifo_load_index_reg_n_0_[0]\,
      O => \fifo_load_index[2]_i_1_n_0\
    );
\fifo_load_index[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \fifo_load_index_reg_n_0_[3]\,
      I1 => \fifo_load_index_reg_n_0_[2]\,
      I2 => \fifo_load_index_reg_n_0_[0]\,
      I3 => \fifo_load_index_reg_n_0_[1]\,
      O => \fifo_load_index[3]_i_1_n_0\
    );
\fifo_load_index[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \fifo_load_index_reg_n_0_[4]\,
      I1 => \fifo_load_index_reg_n_0_[3]\,
      I2 => \fifo_load_index_reg_n_0_[1]\,
      I3 => \fifo_load_index_reg_n_0_[0]\,
      I4 => \fifo_load_index_reg_n_0_[2]\,
      O => \fifo_load_index[4]_i_3_n_0\
    );
\fifo_load_index_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_23,
      D => \fifo_load_index[0]_i_1_n_0\,
      Q => \fifo_load_index_reg_n_0_[0]\,
      R => L_n_62
    );
\fifo_load_index_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_23,
      D => \fifo_load_index[1]_i_1_n_0\,
      Q => \fifo_load_index_reg_n_0_[1]\,
      R => L_n_62
    );
\fifo_load_index_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_23,
      D => \fifo_load_index[2]_i_1_n_0\,
      Q => \fifo_load_index_reg_n_0_[2]\,
      R => L_n_62
    );
\fifo_load_index_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_23,
      D => \fifo_load_index[3]_i_1_n_0\,
      Q => \fifo_load_index_reg_n_0_[3]\,
      R => L_n_62
    );
\fifo_load_index_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_23,
      D => \fifo_load_index[4]_i_3_n_0\,
      Q => \fifo_load_index_reg_n_0_[4]\,
      R => L_n_62
    );
fifo_write_en_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => fifo_write_en,
      Q => fifo_write_en_reg_n_0,
      R => O_n_0
    );
g0_b0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000FFBFE"
    )
        port map (
      I0 => \zcheck_dac_command_counter_reg_n_0_[0]\,
      I1 => \zcheck_dac_command_counter_reg_n_0_[1]\,
      I2 => \zcheck_dac_command_counter_reg_n_0_[2]\,
      I3 => \zcheck_dac_command_counter_reg_n_0_[3]\,
      I4 => \zcheck_dac_command_counter_reg_n_0_[4]\,
      O => g0_b0_n_0
    );
\g0_b0__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005204"
    )
        port map (
      I0 => \^channel_out\(0),
      I1 => \^channel_out\(1),
      I2 => \^channel_out\(2),
      I3 => \^channel_out\(3),
      I4 => \^channel_out\(4),
      O => \g0_b0__0_n_0\
    );
g0_b1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000143AE"
    )
        port map (
      I0 => \zcheck_dac_command_counter_reg_n_0_[0]\,
      I1 => \zcheck_dac_command_counter_reg_n_0_[1]\,
      I2 => \zcheck_dac_command_counter_reg_n_0_[2]\,
      I3 => \zcheck_dac_command_counter_reg_n_0_[3]\,
      I4 => \zcheck_dac_command_counter_reg_n_0_[4]\,
      O => g0_b1_n_0
    );
\g0_b1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005B14"
    )
        port map (
      I0 => \^channel_out\(0),
      I1 => \^channel_out\(1),
      I2 => \^channel_out\(2),
      I3 => \^channel_out\(3),
      I4 => \^channel_out\(4),
      O => \g0_b1__0_n_0\
    );
g0_b2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000552AA"
    )
        port map (
      I0 => \zcheck_dac_command_counter_reg_n_0_[0]\,
      I1 => \zcheck_dac_command_counter_reg_n_0_[1]\,
      I2 => \zcheck_dac_command_counter_reg_n_0_[2]\,
      I3 => \zcheck_dac_command_counter_reg_n_0_[3]\,
      I4 => \zcheck_dac_command_counter_reg_n_0_[4]\,
      O => g0_b2_n_0
    );
\g0_b2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005304"
    )
        port map (
      I0 => \^channel_out\(0),
      I1 => \^channel_out\(1),
      I2 => \^channel_out\(2),
      I3 => \^channel_out\(3),
      I4 => \^channel_out\(4),
      O => \g0_b2__0_n_0\
    );
g0_b3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A2974"
    )
        port map (
      I0 => \zcheck_dac_command_counter_reg_n_0_[0]\,
      I1 => \zcheck_dac_command_counter_reg_n_0_[1]\,
      I2 => \zcheck_dac_command_counter_reg_n_0_[2]\,
      I3 => \zcheck_dac_command_counter_reg_n_0_[3]\,
      I4 => \zcheck_dac_command_counter_reg_n_0_[4]\,
      O => g0_b3_n_0
    );
\g0_b3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005C04"
    )
        port map (
      I0 => \^channel_out\(0),
      I1 => \^channel_out\(1),
      I2 => \^channel_out\(2),
      I3 => \^channel_out\(3),
      I4 => \^channel_out\(4),
      O => \g0_b3__0_n_0\
    );
g0_b4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000E3870"
    )
        port map (
      I0 => \zcheck_dac_command_counter_reg_n_0_[0]\,
      I1 => \zcheck_dac_command_counter_reg_n_0_[1]\,
      I2 => \zcheck_dac_command_counter_reg_n_0_[2]\,
      I3 => \zcheck_dac_command_counter_reg_n_0_[3]\,
      I4 => \zcheck_dac_command_counter_reg_n_0_[4]\,
      O => g0_b4_n_0
    );
\g0_b4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005314"
    )
        port map (
      I0 => \^channel_out\(0),
      I1 => \^channel_out\(1),
      I2 => \^channel_out\(2),
      I3 => \^channel_out\(3),
      I4 => \^channel_out\(4),
      O => \g0_b4__0_n_0\
    );
g0_b5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000412FA"
    )
        port map (
      I0 => \zcheck_dac_command_counter_reg_n_0_[0]\,
      I1 => \zcheck_dac_command_counter_reg_n_0_[1]\,
      I2 => \zcheck_dac_command_counter_reg_n_0_[2]\,
      I3 => \zcheck_dac_command_counter_reg_n_0_[3]\,
      I4 => \zcheck_dac_command_counter_reg_n_0_[4]\,
      O => g0_b5_n_0
    );
\g0_b5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005404"
    )
        port map (
      I0 => \^channel_out\(0),
      I1 => \^channel_out\(1),
      I2 => \^channel_out\(2),
      I3 => \^channel_out\(3),
      I4 => \^channel_out\(4),
      O => \g0_b5__0_n_0\
    );
g0_b6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000809FC"
    )
        port map (
      I0 => \zcheck_dac_command_counter_reg_n_0_[0]\,
      I1 => \zcheck_dac_command_counter_reg_n_0_[1]\,
      I2 => \zcheck_dac_command_counter_reg_n_0_[2]\,
      I3 => \zcheck_dac_command_counter_reg_n_0_[3]\,
      I4 => \zcheck_dac_command_counter_reg_n_0_[4]\,
      O => g0_b6_n_0
    );
\g0_b6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005424"
    )
        port map (
      I0 => \^channel_out\(0),
      I1 => \^channel_out\(1),
      I2 => \^channel_out\(2),
      I3 => \^channel_out\(3),
      I4 => \^channel_out\(4),
      O => \g0_b6__0_n_0\
    );
g0_b7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000007FF"
    )
        port map (
      I0 => \zcheck_dac_command_counter_reg_n_0_[0]\,
      I1 => \zcheck_dac_command_counter_reg_n_0_[1]\,
      I2 => \zcheck_dac_command_counter_reg_n_0_[2]\,
      I3 => \zcheck_dac_command_counter_reg_n_0_[3]\,
      I4 => \zcheck_dac_command_counter_reg_n_0_[4]\,
      O => g0_b7_n_0
    );
\g0_b7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005014"
    )
        port map (
      I0 => \^channel_out\(0),
      I1 => \^channel_out\(1),
      I2 => \^channel_out\(2),
      I3 => \^channel_out\(3),
      I4 => \^channel_out\(4),
      O => \g0_b7__0_n_0\
    );
g0_b8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005004"
    )
        port map (
      I0 => \^channel_out\(0),
      I1 => \^channel_out\(1),
      I2 => \^channel_out\(2),
      I3 => \^channel_out\(3),
      I4 => \^channel_out\(4),
      O => in700
    );
start_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFBFBC0C8C8C8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[2]\,
      I1 => rstn,
      I2 => \state_latch[1]_i_2_n_0\,
      I3 => \data_in_A[31]_i_4_n_0\,
      I4 => start_i_2_n_0,
      I5 => start_reg_n_0,
      O => start_i_1_n_0
    );
start_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[2]\,
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => \FSM_onehot_state_reg_n_0_[12]\,
      I3 => \FSM_onehot_state_reg_n_0_[14]\,
      I4 => \FSM_onehot_state_reg_n_0_[5]\,
      I5 => p_0_in16_in,
      O => start_i_2_n_0
    );
start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => start_i_1_n_0,
      Q => start_reg_n_0,
      R => '0'
    );
\state_latch[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_state[17]_i_5_n_0\,
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_state_reg_n_0_[14]\,
      I3 => \FSM_onehot_state_reg_n_0_[9]\,
      I4 => \FSM_onehot_state_reg_n_0_[10]\,
      I5 => \FSM_onehot_state_reg_n_0_[11]\,
      O => \state_latch[0]_i_1_n_0\
    );
\state_latch[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \state_latch[1]_i_2_n_0\,
      I1 => \FSM_onehot_state_reg_n_0_[14]\,
      I2 => \FSM_onehot_state_reg_n_0_[12]\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_state_reg_n_0_[5]\,
      I5 => \FSM_onehot_state_reg_n_0_[17]\,
      O => \state_latch[1]_i_1_n_0\
    );
\state_latch[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[8]\,
      I1 => \FSM_onehot_state_reg_n_0_[16]\,
      I2 => \FSM_onehot_state_reg_n_0_[13]\,
      O => \state_latch[1]_i_2_n_0\
    );
\state_latch[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_state[17]_i_4_n_0\,
      I1 => \FSM_onehot_state_reg_n_0_[10]\,
      I2 => \FSM_onehot_state_reg_n_0_[14]\,
      I3 => \FSM_onehot_state_reg_n_0_[17]\,
      I4 => \FSM_onehot_state_reg_n_0_[16]\,
      O => \state_latch[2]_i_1_n_0\
    );
\state_latch[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
        port map (
      I0 => \state_latch[3]_i_2_n_0\,
      I1 => \state_latch[3]_i_3_n_0\,
      I2 => \FSM_onehot_state_reg_n_0_[17]\,
      I3 => \FSM_onehot_state_reg_n_0_[15]\,
      I4 => \FSM_onehot_state_reg_n_0_[12]\,
      I5 => \FSM_onehot_state_reg_n_0_[13]\,
      O => \state_latch[3]_i_1_n_0\
    );
\state_latch[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[11]\,
      I1 => \FSM_onehot_state_reg_n_0_[4]\,
      O => \state_latch[3]_i_2_n_0\
    );
\state_latch[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      O => \state_latch[3]_i_3_n_0\
    );
\state_latch[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => \FSM_onehot_state_reg_n_0_[9]\,
      O => \state_latch[4]_i_1_n_0\
    );
\state_latch_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \state_latch[0]_i_1_n_0\,
      Q => state_latch(0),
      R => '0'
    );
\state_latch_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \state_latch[1]_i_1_n_0\,
      Q => state_latch(1),
      R => '0'
    );
\state_latch_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \state_latch[2]_i_1_n_0\,
      Q => state_latch(2),
      R => '0'
    );
\state_latch_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \state_latch[3]_i_1_n_0\,
      Q => state_latch(3),
      R => '0'
    );
\state_latch_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \state_latch[4]_i_1_n_0\,
      Q => state_latch(4),
      R => '0'
    );
\stim_bipulses_per_train_count_tracker[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F0535053F053F05"
    )
        port map (
      I0 => stim_infinite_mode_i_3_n_0,
      I1 => \stim_bipulses_per_train_count_tracker[15]_i_3_n_0\,
      I2 => \stim_bipulses_per_train_count_tracker[1]_i_3_n_0\,
      I3 => \stim_bipulses_per_train_count_tracker[15]_i_2_n_0\,
      I4 => \stim_bipulses_per_train_count_tracker[0]_i_2_n_0\,
      I5 => \stim_bipulses_per_train_count_tracker[12]_i_4_n_0\,
      O => \stim_bipulses_per_train_count_tracker[0]_i_1_n_0\
    );
\stim_bipulses_per_train_count_tracker[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \stim_bipulses_per_train_count_tracker[15]_i_11_n_0\,
      I1 => \stim_bipulses_per_train_count_tracker[15]_i_10_n_0\,
      I2 => stim_bipulses_per_train_count(0),
      O => \stim_bipulses_per_train_count_tracker[0]_i_2_n_0\
    );
\stim_bipulses_per_train_count_tracker[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7730773075337730"
    )
        port map (
      I0 => stim_infinite_mode_i_3_n_0,
      I1 => \stim_bipulses_per_train_count_tracker[10]_i_2_n_0\,
      I2 => \stim_bipulses_per_train_count_tracker[10]_i_3_n_0\,
      I3 => \stim_bipulses_per_train_count_tracker[10]_i_4_n_0\,
      I4 => \stim_bipulses_per_train_count_tracker[12]_i_4_n_0\,
      I5 => \stim_bipulses_per_train_count_tracker[10]_i_5_n_0\,
      O => \stim_bipulses_per_train_count_tracker[10]_i_1_n_0\
    );
\stim_bipulses_per_train_count_tracker[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0FF"
    )
        port map (
      I0 => stim_bipulses_per_train_count(10),
      I1 => \stim_bipulses_per_train_count_tracker[15]_i_11_n_0\,
      I2 => \stim_bipulses_per_train_count_tracker[10]_i_3_n_0\,
      I3 => \stim_bipulses_per_train_count_tracker[15]_i_2_n_0\,
      O => \stim_bipulses_per_train_count_tracker[10]_i_2_n_0\
    );
\stim_bipulses_per_train_count_tracker[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \stim_delay_tracker[10]_i_4_n_0\,
      I1 => \stim_train_count_tracker[1]_i_2_n_0\,
      O => \stim_bipulses_per_train_count_tracker[10]_i_3_n_0\
    );
\stim_bipulses_per_train_count_tracker[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80008"
    )
        port map (
      I0 => rstn,
      I1 => \stim_bipulses_per_train_count_tracker_reg_n_0_[10]\,
      I2 => stim_infinite_mode_start,
      I3 => stim_finite_mode_start,
      I4 => stim_bipulses_per_train_count(10),
      O => \stim_bipulses_per_train_count_tracker[10]_i_4_n_0\
    );
\stim_bipulses_per_train_count_tracker[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \stim_bipulses_per_train_count_tracker[9]_i_2_n_0\,
      I1 => \stim_bipulses_per_train_count_tracker[13]_i_5_n_0\,
      I2 => \stim_bipulses_per_train_count_tracker[13]_i_6_n_0\,
      I3 => \stim_bipulses_per_train_count_tracker[8]_i_2_n_0\,
      O => \stim_bipulses_per_train_count_tracker[10]_i_5_n_0\
    );
\stim_bipulses_per_train_count_tracker[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5FFFFC055550000"
    )
        port map (
      I0 => stim_infinite_mode_i_3_n_0,
      I1 => \stim_bipulses_per_train_count_tracker[11]_i_2_n_0\,
      I2 => stim_bipulses_per_train_count(11),
      I3 => \stim_bipulses_per_train_count_tracker[11]_i_3_n_0\,
      I4 => \stim_bipulses_per_train_count_tracker[11]_i_4_n_0\,
      I5 => \stim_bipulses_per_train_count_tracker[15]_i_2_n_0\,
      O => \stim_bipulses_per_train_count_tracker[11]_i_1_n_0\
    );
\stim_bipulses_per_train_count_tracker[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \stim_bipulses_per_train_count_tracker[15]_i_11_n_0\,
      I1 => \stim_train_count_tracker[1]_i_2_n_0\,
      I2 => \stim_delay_tracker[10]_i_4_n_0\,
      O => \stim_bipulses_per_train_count_tracker[11]_i_2_n_0\
    );
\stim_bipulses_per_train_count_tracker[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000057F70000"
    )
        port map (
      I0 => rstn,
      I1 => \stim_bipulses_per_train_count_tracker_reg_n_0_[10]\,
      I2 => \stimulation_state[3]_i_2_n_0\,
      I3 => stim_bipulses_per_train_count(10),
      I4 => \stim_bipulses_per_train_count_tracker[12]_i_4_n_0\,
      I5 => \stim_bipulses_per_train_count_tracker[10]_i_5_n_0\,
      O => \stim_bipulses_per_train_count_tracker[11]_i_3_n_0\
    );
\stim_bipulses_per_train_count_tracker[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80008"
    )
        port map (
      I0 => rstn,
      I1 => \stim_bipulses_per_train_count_tracker_reg_n_0_[11]\,
      I2 => stim_infinite_mode_start,
      I3 => stim_finite_mode_start,
      I4 => stim_bipulses_per_train_count(11),
      O => \stim_bipulses_per_train_count_tracker[11]_i_4_n_0\
    );
\stim_bipulses_per_train_count_tracker[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF73F350505050"
    )
        port map (
      I0 => stim_infinite_mode_i_3_n_0,
      I1 => \stim_bipulses_per_train_count_tracker[12]_i_2_n_0\,
      I2 => \stim_bipulses_per_train_count_tracker[12]_i_3_n_0\,
      I3 => \stim_bipulses_per_train_count_tracker[12]_i_4_n_0\,
      I4 => \stim_bipulses_per_train_count_tracker[12]_i_5_n_0\,
      I5 => \stim_bipulses_per_train_count_tracker[15]_i_2_n_0\,
      O => \stim_bipulses_per_train_count_tracker[12]_i_1_n_0\
    );
\stim_bipulses_per_train_count_tracker[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003FFFDFFFFFFFF"
    )
        port map (
      I0 => \stim_bipulses_per_train_count_tracker[12]_i_4_n_0\,
      I1 => \stim_bipulses_per_train_count_tracker[10]_i_5_n_0\,
      I2 => \stim_bipulses_per_train_count_tracker[10]_i_4_n_0\,
      I3 => \stim_bipulses_per_train_count_tracker[11]_i_4_n_0\,
      I4 => \stim_bipulses_per_train_count_tracker[12]_i_3_n_0\,
      I5 => \stim_bipulses_per_train_count_tracker[15]_i_10_n_0\,
      O => \stim_bipulses_per_train_count_tracker[12]_i_2_n_0\
    );
\stim_bipulses_per_train_count_tracker[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80008"
    )
        port map (
      I0 => rstn,
      I1 => \stim_bipulses_per_train_count_tracker_reg_n_0_[12]\,
      I2 => stim_infinite_mode_start,
      I3 => stim_finite_mode_start,
      I4 => stim_bipulses_per_train_count(12),
      O => \stim_bipulses_per_train_count_tracker[12]_i_3_n_0\
    );
\stim_bipulses_per_train_count_tracker[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \stim_delay_tracker[10]_i_4_n_0\,
      I1 => \stim_bipulses_per_train_count_tracker[12]_i_6_n_0\,
      O => \stim_bipulses_per_train_count_tracker[12]_i_4_n_0\
    );
\stim_bipulses_per_train_count_tracker[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \stim_bipulses_per_train_count_tracker[15]_i_11_n_0\,
      I1 => \stim_train_count_tracker[1]_i_2_n_0\,
      I2 => stim_bipulses_per_train_count(12),
      I3 => \stim_delay_tracker[10]_i_4_n_0\,
      O => \stim_bipulses_per_train_count_tracker[12]_i_5_n_0\
    );
\stim_bipulses_per_train_count_tracker[12]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => stim_infinite_mode_i_2_n_0,
      I1 => \stim_bipulses_per_train_count_tracker[15]_i_8_n_0\,
      I2 => \stim_bipulses_per_train_count_tracker[12]_i_7_n_0\,
      I3 => \stim_bipulses_per_train_count_tracker[12]_i_8_n_0\,
      I4 => \stim_bipulses_per_train_count_tracker[12]_i_9_n_0\,
      O => \stim_bipulses_per_train_count_tracker[12]_i_6_n_0\
    );
\stim_bipulses_per_train_count_tracker[12]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => stim_bipulses_per_train_count(13),
      I1 => stim_bipulses_per_train_count(12),
      I2 => stim_bipulses_per_train_count(14),
      I3 => stim_bipulses_per_train_count(15),
      O => \stim_bipulses_per_train_count_tracker[12]_i_7_n_0\
    );
\stim_bipulses_per_train_count_tracker[12]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => stim_bipulses_per_train_count(2),
      I1 => stim_bipulses_per_train_count(1),
      I2 => stim_bipulses_per_train_count(3),
      I3 => stim_bipulses_per_train_count(0),
      O => \stim_bipulses_per_train_count_tracker[12]_i_8_n_0\
    );
\stim_bipulses_per_train_count_tracker[12]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => stim_bipulses_per_train_count(5),
      I1 => stim_bipulses_per_train_count(4),
      I2 => stim_bipulses_per_train_count(7),
      I3 => stim_bipulses_per_train_count(6),
      O => \stim_bipulses_per_train_count_tracker[12]_i_9_n_0\
    );
\stim_bipulses_per_train_count_tracker[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF44CF44CC444744"
    )
        port map (
      I0 => stim_infinite_mode_i_3_n_0,
      I1 => \stim_bipulses_per_train_count_tracker[13]_i_2_n_0\,
      I2 => \stim_bipulses_per_train_count_tracker[15]_i_3_n_0\,
      I3 => \stim_bipulses_per_train_count_tracker[15]_i_2_n_0\,
      I4 => \stim_bipulses_per_train_count_tracker[13]_i_3_n_0\,
      I5 => \stim_bipulses_per_train_count_tracker[13]_i_4_n_0\,
      O => \stim_bipulses_per_train_count_tracker[13]_i_1_n_0\
    );
\stim_bipulses_per_train_count_tracker[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80008"
    )
        port map (
      I0 => rstn,
      I1 => \stim_bipulses_per_train_count_tracker_reg_n_0_[13]\,
      I2 => stim_infinite_mode_start,
      I3 => stim_finite_mode_start,
      I4 => stim_bipulses_per_train_count(13),
      O => \stim_bipulses_per_train_count_tracker[13]_i_2_n_0\
    );
\stim_bipulses_per_train_count_tracker[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \stim_bipulses_per_train_count_tracker[12]_i_3_n_0\,
      I1 => \stim_bipulses_per_train_count_tracker[9]_i_2_n_0\,
      I2 => \stim_bipulses_per_train_count_tracker[13]_i_5_n_0\,
      I3 => \stim_bipulses_per_train_count_tracker[13]_i_6_n_0\,
      I4 => \stim_bipulses_per_train_count_tracker[8]_i_2_n_0\,
      I5 => \stim_bipulses_per_train_count_tracker[13]_i_7_n_0\,
      O => \stim_bipulses_per_train_count_tracker[13]_i_3_n_0\
    );
\stim_bipulses_per_train_count_tracker[13]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10FF"
    )
        port map (
      I0 => \stim_bipulses_per_train_count_tracker[15]_i_11_n_0\,
      I1 => \stim_bipulses_per_train_count_tracker[15]_i_10_n_0\,
      I2 => stim_bipulses_per_train_count(13),
      I3 => \stim_bipulses_per_train_count_tracker[12]_i_4_n_0\,
      O => \stim_bipulses_per_train_count_tracker[13]_i_4_n_0\
    );
\stim_bipulses_per_train_count_tracker[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFFACC00000000"
    )
        port map (
      I0 => stim_bipulses_per_train_count(6),
      I1 => \stim_bipulses_per_train_count_tracker_reg_n_0_[6]\,
      I2 => stim_bipulses_per_train_count(7),
      I3 => \stimulation_state[3]_i_2_n_0\,
      I4 => \stim_bipulses_per_train_count_tracker_reg_n_0_[7]\,
      I5 => rstn,
      O => \stim_bipulses_per_train_count_tracker[13]_i_5_n_0\
    );
\stim_bipulses_per_train_count_tracker[13]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \stim_bipulses_per_train_count_tracker[5]_i_4_n_0\,
      I1 => \stim_bipulses_per_train_count_tracker[5]_i_6_n_0\,
      I2 => \stim_bipulses_per_train_count_tracker[5]_i_5_n_0\,
      I3 => \stim_bipulses_per_train_count_tracker[4]_i_3_n_0\,
      O => \stim_bipulses_per_train_count_tracker[13]_i_6_n_0\
    );
\stim_bipulses_per_train_count_tracker[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFFACC00000000"
    )
        port map (
      I0 => stim_bipulses_per_train_count(10),
      I1 => \stim_bipulses_per_train_count_tracker_reg_n_0_[10]\,
      I2 => stim_bipulses_per_train_count(11),
      I3 => \stimulation_state[3]_i_2_n_0\,
      I4 => \stim_bipulses_per_train_count_tracker_reg_n_0_[11]\,
      I5 => rstn,
      O => \stim_bipulses_per_train_count_tracker[13]_i_7_n_0\
    );
\stim_bipulses_per_train_count_tracker[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF44CF444744CC44"
    )
        port map (
      I0 => stim_infinite_mode_i_3_n_0,
      I1 => \stim_bipulses_per_train_count_tracker[14]_i_2_n_0\,
      I2 => \stim_bipulses_per_train_count_tracker[15]_i_3_n_0\,
      I3 => \stim_bipulses_per_train_count_tracker[15]_i_2_n_0\,
      I4 => \stim_bipulses_per_train_count_tracker[14]_i_3_n_0\,
      I5 => \stim_bipulses_per_train_count_tracker[14]_i_4_n_0\,
      O => \stim_bipulses_per_train_count_tracker[14]_i_1_n_0\
    );
\stim_bipulses_per_train_count_tracker[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80008"
    )
        port map (
      I0 => rstn,
      I1 => \stim_bipulses_per_train_count_tracker_reg_n_0_[14]\,
      I2 => stim_infinite_mode_start,
      I3 => stim_finite_mode_start,
      I4 => stim_bipulses_per_train_count(14),
      O => \stim_bipulses_per_train_count_tracker[14]_i_2_n_0\
    );
\stim_bipulses_per_train_count_tracker[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005457FFFF"
    )
        port map (
      I0 => stim_bipulses_per_train_count(13),
      I1 => stim_finite_mode_start,
      I2 => stim_infinite_mode_start,
      I3 => \stim_bipulses_per_train_count_tracker_reg_n_0_[13]\,
      I4 => rstn,
      I5 => \stim_bipulses_per_train_count_tracker[13]_i_3_n_0\,
      O => \stim_bipulses_per_train_count_tracker[14]_i_3_n_0\
    );
\stim_bipulses_per_train_count_tracker[14]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5575"
    )
        port map (
      I0 => \stim_bipulses_per_train_count_tracker[12]_i_4_n_0\,
      I1 => \stim_bipulses_per_train_count_tracker[15]_i_10_n_0\,
      I2 => stim_bipulses_per_train_count(14),
      I3 => \stim_bipulses_per_train_count_tracker[15]_i_11_n_0\,
      O => \stim_bipulses_per_train_count_tracker[14]_i_4_n_0\
    );
\stim_bipulses_per_train_count_tracker[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D500DDCCD500D500"
    )
        port map (
      I0 => stim_infinite_mode_i_3_n_0,
      I1 => \stim_bipulses_per_train_count_tracker[15]_i_2_n_0\,
      I2 => \stim_bipulses_per_train_count_tracker[15]_i_3_n_0\,
      I3 => \stim_bipulses_per_train_count_tracker[15]_i_4_n_0\,
      I4 => \stim_bipulses_per_train_count_tracker[15]_i_5_n_0\,
      I5 => \stim_bipulses_per_train_count_tracker[15]_i_6_n_0\,
      O => \stim_bipulses_per_train_count_tracker[15]_i_1_n_0\
    );
\stim_bipulses_per_train_count_tracker[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \stim_bipulses_per_train_count_tracker[13]_i_5_n_0\,
      I1 => \stim_bipulses_per_train_count_tracker[5]_i_6_n_0\,
      I2 => \stim_train_count_tracker[1]_i_8_n_0\,
      I3 => \stim_bipulses_per_train_count_tracker[15]_i_14_n_0\,
      I4 => \stim_bipulses_per_train_count_tracker[15]_i_15_n_0\,
      I5 => \stim_train_count_tracker[1]_i_6_n_0\,
      O => \stim_bipulses_per_train_count_tracker[15]_i_10_n_0\
    );
\stim_bipulses_per_train_count_tracker[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \stim_bipulses_per_train_count_tracker[15]_i_16_n_0\,
      I1 => \stim_bipulses_per_train_count_tracker[15]_i_17_n_0\,
      I2 => \stim_bipulses_per_train_count_tracker[15]_i_18_n_0\,
      I3 => \stim_train_count_tracker[1]_i_4_n_0\,
      I4 => \stim_train_count_tracker[14]_i_2_n_0\,
      I5 => \stim_train_count_tracker[6]_i_2_n_0\,
      O => \stim_bipulses_per_train_count_tracker[15]_i_11_n_0\
    );
\stim_bipulses_per_train_count_tracker[15]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \stim_bipulses_per_train_count_tracker[10]_i_4_n_0\,
      I1 => \stim_bipulses_per_train_count_tracker[15]_i_4_n_0\,
      I2 => \stim_bipulses_per_train_count_tracker[11]_i_4_n_0\,
      I3 => \stim_bipulses_per_train_count_tracker[14]_i_2_n_0\,
      I4 => \stim_bipulses_per_train_count_tracker[15]_i_15_n_0\,
      I5 => \stim_bipulses_per_train_count_tracker[13]_i_5_n_0\,
      O => \stim_bipulses_per_train_count_tracker[15]_i_12_n_0\
    );
\stim_bipulses_per_train_count_tracker[15]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \stim_bipulses_per_train_count_tracker[15]_i_14_n_0\,
      I1 => \stim_bipulses_per_train_count_tracker[5]_i_6_n_0\,
      I2 => \stim_bipulses_per_train_count_tracker[8]_i_2_n_0\,
      I3 => \stim_bipulses_per_train_count_tracker[4]_i_3_n_0\,
      I4 => \stim_bipulses_per_train_count_tracker[12]_i_3_n_0\,
      I5 => \stim_bipulses_per_train_count_tracker[9]_i_2_n_0\,
      O => \stim_bipulses_per_train_count_tracker[15]_i_13_n_0\
    );
\stim_bipulses_per_train_count_tracker[15]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFFACC00000000"
    )
        port map (
      I0 => stim_bipulses_per_train_count(13),
      I1 => \stim_bipulses_per_train_count_tracker_reg_n_0_[13]\,
      I2 => stim_bipulses_per_train_count(5),
      I3 => \stimulation_state[3]_i_2_n_0\,
      I4 => \stim_bipulses_per_train_count_tracker_reg_n_0_[5]\,
      I5 => rstn,
      O => \stim_bipulses_per_train_count_tracker[15]_i_14_n_0\
    );
\stim_bipulses_per_train_count_tracker[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5FFFFFFF5F3F3F"
    )
        port map (
      I0 => stim_bipulses_per_train_count(0),
      I1 => \stim_bipulses_per_train_count_tracker_reg_n_0_[0]\,
      I2 => rstn,
      I3 => stim_bipulses_per_train_count(1),
      I4 => \stimulation_state[3]_i_2_n_0\,
      I5 => \stim_bipulses_per_train_count_tracker_reg_n_0_[1]\,
      O => \stim_bipulses_per_train_count_tracker[15]_i_15_n_0\
    );
\stim_bipulses_per_train_count_tracker[15]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \stim_train_count_tracker[10]_i_2_n_0\,
      I1 => \stim_train_count_tracker[9]_i_2_n_0\,
      I2 => \stim_train_count_tracker[8]_i_2_n_0\,
      I3 => \stim_train_count_tracker[15]_i_7_n_0\,
      I4 => stim_infinite_mode_i_2_n_0,
      I5 => \stim_train_count_tracker[4]_i_3_n_0\,
      O => \stim_bipulses_per_train_count_tracker[15]_i_16_n_0\
    );
\stim_bipulses_per_train_count_tracker[15]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \stim_train_count_tracker[0]_i_4_n_0\,
      I1 => \stim_train_count_tracker[3]_i_3_n_0\,
      I2 => \stim_train_count_tracker[7]_i_2_n_0\,
      I3 => \stim_train_count_tracker[6]_i_4_n_0\,
      O => \stim_bipulses_per_train_count_tracker[15]_i_17_n_0\
    );
\stim_bipulses_per_train_count_tracker[15]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \stim_train_count_tracker[15]_i_2_n_0\,
      I1 => \stim_train_count_tracker[2]_i_2_n_0\,
      I2 => \stim_train_count_tracker[15]_i_5_n_0\,
      I3 => \stim_train_count_tracker[14]_i_6_n_0\,
      O => \stim_bipulses_per_train_count_tracker[15]_i_18_n_0\
    );
\stim_bipulses_per_train_count_tracker[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \stimulation_state[1]_i_3_n_0\,
      I1 => \stimulation_state[2]_i_6_n_0\,
      O => \stim_bipulses_per_train_count_tracker[15]_i_2_n_0\
    );
\stim_bipulses_per_train_count_tracker[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFF"
    )
        port map (
      I0 => \stim_bipulses_per_train_count_tracker[15]_i_7_n_0\,
      I1 => stim_bipulses_per_train_count(12),
      I2 => stim_bipulses_per_train_count(14),
      I3 => \stim_bipulses_per_train_count_tracker[15]_i_8_n_0\,
      I4 => \stim_bipulses_per_train_count_tracker[15]_i_9_n_0\,
      I5 => stim_finite_mode_done_i_4_n_0,
      O => \stim_bipulses_per_train_count_tracker[15]_i_3_n_0\
    );
\stim_bipulses_per_train_count_tracker[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80008"
    )
        port map (
      I0 => rstn,
      I1 => \stim_bipulses_per_train_count_tracker_reg_n_0_[15]\,
      I2 => stim_infinite_mode_start,
      I3 => stim_finite_mode_start,
      I4 => stim_bipulses_per_train_count(15),
      O => \stim_bipulses_per_train_count_tracker[15]_i_4_n_0\
    );
\stim_bipulses_per_train_count_tracker[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"45FF"
    )
        port map (
      I0 => \stim_bipulses_per_train_count_tracker[15]_i_10_n_0\,
      I1 => \stim_bipulses_per_train_count_tracker[15]_i_11_n_0\,
      I2 => stim_bipulses_per_train_count(15),
      I3 => \stim_bipulses_per_train_count_tracker[12]_i_4_n_0\,
      O => \stim_bipulses_per_train_count_tracker[15]_i_5_n_0\
    );
\stim_bipulses_per_train_count_tracker[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE01FE01FE01FFFF"
    )
        port map (
      I0 => \stim_bipulses_per_train_count_tracker[13]_i_3_n_0\,
      I1 => \stim_bipulses_per_train_count_tracker[13]_i_2_n_0\,
      I2 => \stim_bipulses_per_train_count_tracker[14]_i_2_n_0\,
      I3 => \stim_bipulses_per_train_count_tracker[15]_i_4_n_0\,
      I4 => \stim_bipulses_per_train_count_tracker[15]_i_12_n_0\,
      I5 => \stim_bipulses_per_train_count_tracker[15]_i_13_n_0\,
      O => \stim_bipulses_per_train_count_tracker[15]_i_6_n_0\
    );
\stim_bipulses_per_train_count_tracker[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => stim_infinite_mode_i_2_n_0,
      I1 => stim_bipulses_per_train_count(13),
      I2 => stim_bipulses_per_train_count(15),
      I3 => stim_bipulses_per_train_count(5),
      I4 => stim_bipulses_per_train_count(6),
      O => \stim_bipulses_per_train_count_tracker[15]_i_7_n_0\
    );
\stim_bipulses_per_train_count_tracker[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => stim_bipulses_per_train_count(10),
      I1 => stim_bipulses_per_train_count(9),
      I2 => stim_bipulses_per_train_count(11),
      I3 => stim_bipulses_per_train_count(8),
      O => \stim_bipulses_per_train_count_tracker[15]_i_8_n_0\
    );
\stim_bipulses_per_train_count_tracker[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => stim_bipulses_per_train_count(0),
      I1 => stim_bipulses_per_train_count(3),
      I2 => stim_bipulses_per_train_count(1),
      I3 => stim_bipulses_per_train_count(2),
      I4 => stim_bipulses_per_train_count(7),
      I5 => stim_bipulses_per_train_count(4),
      O => \stim_bipulses_per_train_count_tracker[15]_i_9_n_0\
    );
\stim_bipulses_per_train_count_tracker[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888AA88CCCCCCCC"
    )
        port map (
      I0 => \stimulation_state[2]_i_5_n_0\,
      I1 => \stim_bipulses_per_train_count_tracker[1]_i_2_n_0\,
      I2 => \stim_bipulses_per_train_count_tracker[1]_i_3_n_0\,
      I3 => \stim_bipulses_per_train_count_tracker[12]_i_4_n_0\,
      I4 => \stim_bipulses_per_train_count_tracker[1]_i_4_n_0\,
      I5 => stim_infinite_mode_i_3_n_0,
      O => \stim_bipulses_per_train_count_tracker[1]_i_1_n_0\
    );
\stim_bipulses_per_train_count_tracker[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE020000"
    )
        port map (
      I0 => \stim_bipulses_per_train_count_tracker_reg_n_0_[1]\,
      I1 => stim_infinite_mode_start,
      I2 => stim_finite_mode_start,
      I3 => stim_bipulses_per_train_count(1),
      I4 => rstn,
      O => \stim_bipulses_per_train_count_tracker[1]_i_2_n_0\
    );
\stim_bipulses_per_train_count_tracker[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5557FFF7"
    )
        port map (
      I0 => rstn,
      I1 => \stim_bipulses_per_train_count_tracker_reg_n_0_[0]\,
      I2 => stim_infinite_mode_start,
      I3 => stim_finite_mode_start,
      I4 => stim_bipulses_per_train_count(0),
      O => \stim_bipulses_per_train_count_tracker[1]_i_3_n_0\
    );
\stim_bipulses_per_train_count_tracker[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \stim_bipulses_per_train_count_tracker[15]_i_11_n_0\,
      I1 => \stim_bipulses_per_train_count_tracker[15]_i_10_n_0\,
      I2 => stim_bipulses_per_train_count(1),
      O => \stim_bipulses_per_train_count_tracker[1]_i_4_n_0\
    );
\stim_bipulses_per_train_count_tracker[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => stim_infinite_mode_i_3_n_0,
      I1 => \stim_bipulses_per_train_count_tracker[2]_i_2_n_0\,
      I2 => \stim_bipulses_per_train_count_tracker[2]_i_3_n_0\,
      I3 => \stim_bipulses_per_train_count_tracker[15]_i_2_n_0\,
      O => \stim_bipulses_per_train_count_tracker[2]_i_1_n_0\
    );
\stim_bipulses_per_train_count_tracker[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80008"
    )
        port map (
      I0 => rstn,
      I1 => \stim_bipulses_per_train_count_tracker_reg_n_0_[2]\,
      I2 => stim_infinite_mode_start,
      I3 => stim_finite_mode_start,
      I4 => stim_bipulses_per_train_count(2),
      O => \stim_bipulses_per_train_count_tracker[2]_i_2_n_0\
    );
\stim_bipulses_per_train_count_tracker[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2300EF00EFFF00FF"
    )
        port map (
      I0 => \stim_bipulses_per_train_count_tracker[15]_i_11_n_0\,
      I1 => \stim_bipulses_per_train_count_tracker[15]_i_10_n_0\,
      I2 => stim_bipulses_per_train_count(2),
      I3 => \stim_bipulses_per_train_count_tracker[12]_i_4_n_0\,
      I4 => \stim_bipulses_per_train_count_tracker[5]_i_5_n_0\,
      I5 => \stim_bipulses_per_train_count_tracker[2]_i_2_n_0\,
      O => \stim_bipulses_per_train_count_tracker[2]_i_3_n_0\
    );
\stim_bipulses_per_train_count_tracker[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A208AA88FF00FF00"
    )
        port map (
      I0 => \stimulation_state[2]_i_5_n_0\,
      I1 => \stim_bipulses_per_train_count_tracker[12]_i_4_n_0\,
      I2 => \stim_bipulses_per_train_count_tracker[3]_i_2_n_0\,
      I3 => \stim_bipulses_per_train_count_tracker[3]_i_3_n_0\,
      I4 => \stim_bipulses_per_train_count_tracker[3]_i_4_n_0\,
      I5 => stim_infinite_mode_i_3_n_0,
      O => \stim_bipulses_per_train_count_tracker[3]_i_1_n_0\
    );
\stim_bipulses_per_train_count_tracker[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFABA80000"
    )
        port map (
      I0 => stim_bipulses_per_train_count(2),
      I1 => stim_finite_mode_start,
      I2 => stim_infinite_mode_start,
      I3 => \stim_bipulses_per_train_count_tracker_reg_n_0_[2]\,
      I4 => rstn,
      I5 => \stim_bipulses_per_train_count_tracker[5]_i_5_n_0\,
      O => \stim_bipulses_per_train_count_tracker[3]_i_2_n_0\
    );
\stim_bipulses_per_train_count_tracker[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE020000"
    )
        port map (
      I0 => \stim_bipulses_per_train_count_tracker_reg_n_0_[3]\,
      I1 => stim_infinite_mode_start,
      I2 => stim_finite_mode_start,
      I3 => stim_bipulses_per_train_count(3),
      I4 => rstn,
      O => \stim_bipulses_per_train_count_tracker[3]_i_3_n_0\
    );
\stim_bipulses_per_train_count_tracker[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \stim_bipulses_per_train_count_tracker[15]_i_11_n_0\,
      I1 => \stim_bipulses_per_train_count_tracker[15]_i_10_n_0\,
      I2 => stim_bipulses_per_train_count(3),
      O => \stim_bipulses_per_train_count_tracker[3]_i_4_n_0\
    );
\stim_bipulses_per_train_count_tracker[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75307500"
    )
        port map (
      I0 => stim_infinite_mode_i_3_n_0,
      I1 => \stim_bipulses_per_train_count_tracker[4]_i_2_n_0\,
      I2 => \stim_bipulses_per_train_count_tracker[15]_i_2_n_0\,
      I3 => \stim_bipulses_per_train_count_tracker[4]_i_3_n_0\,
      I4 => \stim_bipulses_per_train_count_tracker[5]_i_3_n_0\,
      O => \stim_bipulses_per_train_count_tracker[4]_i_1_n_0\
    );
\stim_bipulses_per_train_count_tracker[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00DDDD00000000"
    )
        port map (
      I0 => stim_bipulses_per_train_count(4),
      I1 => \stim_bipulses_per_train_count_tracker[15]_i_11_n_0\,
      I2 => \stim_bipulses_per_train_count_tracker[4]_i_4_n_0\,
      I3 => \stim_bipulses_per_train_count_tracker[4]_i_3_n_0\,
      I4 => \stim_bipulses_per_train_count_tracker[15]_i_10_n_0\,
      I5 => \stim_bipulses_per_train_count_tracker[12]_i_4_n_0\,
      O => \stim_bipulses_per_train_count_tracker[4]_i_2_n_0\
    );
\stim_bipulses_per_train_count_tracker[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80008"
    )
        port map (
      I0 => rstn,
      I1 => \stim_bipulses_per_train_count_tracker_reg_n_0_[4]\,
      I2 => stim_infinite_mode_start,
      I3 => stim_finite_mode_start,
      I4 => stim_bipulses_per_train_count(4),
      O => \stim_bipulses_per_train_count_tracker[4]_i_3_n_0\
    );
\stim_bipulses_per_train_count_tracker[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBBBFBBBBBBBBB"
    )
        port map (
      I0 => \stim_bipulses_per_train_count_tracker[5]_i_6_n_0\,
      I1 => \stim_bipulses_per_train_count_tracker[1]_i_3_n_0\,
      I2 => \stim_bipulses_per_train_count_tracker_reg_n_0_[1]\,
      I3 => \stimulation_state[3]_i_2_n_0\,
      I4 => stim_bipulses_per_train_count(1),
      I5 => rstn,
      O => \stim_bipulses_per_train_count_tracker[4]_i_4_n_0\
    );
\stim_bipulses_per_train_count_tracker[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F335500"
    )
        port map (
      I0 => stim_infinite_mode_i_3_n_0,
      I1 => \stim_bipulses_per_train_count_tracker[5]_i_2_n_0\,
      I2 => \stim_bipulses_per_train_count_tracker[5]_i_3_n_0\,
      I3 => \stim_bipulses_per_train_count_tracker[5]_i_4_n_0\,
      I4 => \stim_bipulses_per_train_count_tracker[15]_i_2_n_0\,
      O => \stim_bipulses_per_train_count_tracker[5]_i_1_n_0\
    );
\stim_bipulses_per_train_count_tracker[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBF3FF"
    )
        port map (
      I0 => \stim_bipulses_per_train_count_tracker[13]_i_6_n_0\,
      I1 => \stim_bipulses_per_train_count_tracker[12]_i_4_n_0\,
      I2 => \stim_bipulses_per_train_count_tracker[15]_i_11_n_0\,
      I3 => stim_bipulses_per_train_count(5),
      I4 => \stim_bipulses_per_train_count_tracker[15]_i_10_n_0\,
      O => \stim_bipulses_per_train_count_tracker[5]_i_2_n_0\
    );
\stim_bipulses_per_train_count_tracker[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAAA"
    )
        port map (
      I0 => \stim_bipulses_per_train_count_tracker[10]_i_3_n_0\,
      I1 => \stim_bipulses_per_train_count_tracker[4]_i_3_n_0\,
      I2 => \stim_bipulses_per_train_count_tracker[5]_i_5_n_0\,
      I3 => \stim_bipulses_per_train_count_tracker[5]_i_6_n_0\,
      I4 => \stim_bipulses_per_train_count_tracker[12]_i_4_n_0\,
      O => \stim_bipulses_per_train_count_tracker[5]_i_3_n_0\
    );
\stim_bipulses_per_train_count_tracker[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80008"
    )
        port map (
      I0 => rstn,
      I1 => \stim_bipulses_per_train_count_tracker_reg_n_0_[5]\,
      I2 => stim_infinite_mode_start,
      I3 => stim_finite_mode_start,
      I4 => stim_bipulses_per_train_count(5),
      O => \stim_bipulses_per_train_count_tracker[5]_i_4_n_0\
    );
\stim_bipulses_per_train_count_tracker[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFFACC00000000"
    )
        port map (
      I0 => stim_bipulses_per_train_count(1),
      I1 => \stim_bipulses_per_train_count_tracker_reg_n_0_[1]\,
      I2 => stim_bipulses_per_train_count(0),
      I3 => \stimulation_state[3]_i_2_n_0\,
      I4 => \stim_bipulses_per_train_count_tracker_reg_n_0_[0]\,
      I5 => rstn,
      O => \stim_bipulses_per_train_count_tracker[5]_i_5_n_0\
    );
\stim_bipulses_per_train_count_tracker[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFFACC00000000"
    )
        port map (
      I0 => stim_bipulses_per_train_count(3),
      I1 => \stim_bipulses_per_train_count_tracker_reg_n_0_[3]\,
      I2 => stim_bipulses_per_train_count(2),
      I3 => \stimulation_state[3]_i_2_n_0\,
      I4 => \stim_bipulses_per_train_count_tracker_reg_n_0_[2]\,
      I5 => rstn,
      O => \stim_bipulses_per_train_count_tracker[5]_i_6_n_0\
    );
\stim_bipulses_per_train_count_tracker[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => stim_infinite_mode_i_3_n_0,
      I1 => \stim_bipulses_per_train_count_tracker[6]_i_2_n_0\,
      I2 => \stim_bipulses_per_train_count_tracker[6]_i_3_n_0\,
      I3 => \stim_bipulses_per_train_count_tracker[15]_i_2_n_0\,
      O => \stim_bipulses_per_train_count_tracker[6]_i_1_n_0\
    );
\stim_bipulses_per_train_count_tracker[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80008"
    )
        port map (
      I0 => rstn,
      I1 => \stim_bipulses_per_train_count_tracker_reg_n_0_[6]\,
      I2 => stim_infinite_mode_start,
      I3 => stim_finite_mode_start,
      I4 => stim_bipulses_per_train_count(6),
      O => \stim_bipulses_per_train_count_tracker[6]_i_2_n_0\
    );
\stim_bipulses_per_train_count_tracker[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2300EF00EFFF00FF"
    )
        port map (
      I0 => \stim_bipulses_per_train_count_tracker[15]_i_11_n_0\,
      I1 => \stim_bipulses_per_train_count_tracker[15]_i_10_n_0\,
      I2 => stim_bipulses_per_train_count(6),
      I3 => \stim_bipulses_per_train_count_tracker[12]_i_4_n_0\,
      I4 => \stim_bipulses_per_train_count_tracker[13]_i_6_n_0\,
      I5 => \stim_bipulses_per_train_count_tracker[6]_i_2_n_0\,
      O => \stim_bipulses_per_train_count_tracker[6]_i_3_n_0\
    );
\stim_bipulses_per_train_count_tracker[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => stim_infinite_mode_i_3_n_0,
      I1 => \stim_bipulses_per_train_count_tracker[7]_i_2_n_0\,
      I2 => \stim_bipulses_per_train_count_tracker[7]_i_3_n_0\,
      I3 => \stim_bipulses_per_train_count_tracker[15]_i_2_n_0\,
      O => \stim_bipulses_per_train_count_tracker[7]_i_1_n_0\
    );
\stim_bipulses_per_train_count_tracker[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80008"
    )
        port map (
      I0 => rstn,
      I1 => \stim_bipulses_per_train_count_tracker_reg_n_0_[7]\,
      I2 => stim_infinite_mode_start,
      I3 => stim_finite_mode_start,
      I4 => stim_bipulses_per_train_count(7),
      O => \stim_bipulses_per_train_count_tracker[7]_i_2_n_0\
    );
\stim_bipulses_per_train_count_tracker[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF010000FF54FF55"
    )
        port map (
      I0 => \stim_bipulses_per_train_count_tracker[10]_i_3_n_0\,
      I1 => \stim_bipulses_per_train_count_tracker[6]_i_2_n_0\,
      I2 => \stim_bipulses_per_train_count_tracker[13]_i_6_n_0\,
      I3 => \stim_bipulses_per_train_count_tracker[7]_i_4_n_0\,
      I4 => \stim_bipulses_per_train_count_tracker[12]_i_4_n_0\,
      I5 => \stim_bipulses_per_train_count_tracker[7]_i_2_n_0\,
      O => \stim_bipulses_per_train_count_tracker[7]_i_3_n_0\
    );
\stim_bipulses_per_train_count_tracker[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => stim_bipulses_per_train_count(7),
      I1 => \stim_bipulses_per_train_count_tracker[15]_i_11_n_0\,
      I2 => \stim_bipulses_per_train_count_tracker[15]_i_10_n_0\,
      O => \stim_bipulses_per_train_count_tracker[7]_i_4_n_0\
    );
\stim_bipulses_per_train_count_tracker[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF44C444"
    )
        port map (
      I0 => stim_infinite_mode_i_3_n_0,
      I1 => \stim_bipulses_per_train_count_tracker[8]_i_2_n_0\,
      I2 => \stim_bipulses_per_train_count_tracker[8]_i_3_n_0\,
      I3 => \stim_bipulses_per_train_count_tracker[15]_i_2_n_0\,
      I4 => \stim_bipulses_per_train_count_tracker[8]_i_4_n_0\,
      O => \stim_bipulses_per_train_count_tracker[8]_i_1_n_0\
    );
\stim_bipulses_per_train_count_tracker[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80008"
    )
        port map (
      I0 => rstn,
      I1 => \stim_bipulses_per_train_count_tracker_reg_n_0_[8]\,
      I2 => stim_infinite_mode_start,
      I3 => stim_finite_mode_start,
      I4 => stim_bipulses_per_train_count(8),
      O => \stim_bipulses_per_train_count_tracker[8]_i_2_n_0\
    );
\stim_bipulses_per_train_count_tracker[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \stim_bipulses_per_train_count_tracker[10]_i_3_n_0\,
      I1 => \stim_bipulses_per_train_count_tracker[8]_i_5_n_0\,
      I2 => \stim_bipulses_per_train_count_tracker[12]_i_4_n_0\,
      O => \stim_bipulses_per_train_count_tracker[8]_i_3_n_0\
    );
\stim_bipulses_per_train_count_tracker[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F0F"
    )
        port map (
      I0 => \stim_bipulses_per_train_count_tracker[15]_i_11_n_0\,
      I1 => \stim_bipulses_per_train_count_tracker[15]_i_10_n_0\,
      I2 => \stim_bipulses_per_train_count_tracker[9]_i_4_n_0\,
      I3 => stim_bipulses_per_train_count(8),
      O => \stim_bipulses_per_train_count_tracker[8]_i_4_n_0\
    );
\stim_bipulses_per_train_count_tracker[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \stim_bipulses_per_train_count_tracker[7]_i_2_n_0\,
      I1 => rstn,
      I2 => \stim_bipulses_per_train_count_tracker_reg_n_0_[6]\,
      I3 => \stimulation_state[3]_i_2_n_0\,
      I4 => stim_bipulses_per_train_count(6),
      I5 => \stim_bipulses_per_train_count_tracker[13]_i_6_n_0\,
      O => \stim_bipulses_per_train_count_tracker[8]_i_5_n_0\
    );
\stim_bipulses_per_train_count_tracker[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => stim_infinite_mode_i_3_n_0,
      I1 => \stim_bipulses_per_train_count_tracker[9]_i_2_n_0\,
      I2 => \stim_bipulses_per_train_count_tracker[9]_i_3_n_0\,
      I3 => \stim_bipulses_per_train_count_tracker[15]_i_2_n_0\,
      O => \stim_bipulses_per_train_count_tracker[9]_i_1_n_0\
    );
\stim_bipulses_per_train_count_tracker[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80008"
    )
        port map (
      I0 => rstn,
      I1 => \stim_bipulses_per_train_count_tracker_reg_n_0_[9]\,
      I2 => stim_infinite_mode_start,
      I3 => stim_finite_mode_start,
      I4 => stim_bipulses_per_train_count(9),
      O => \stim_bipulses_per_train_count_tracker[9]_i_2_n_0\
    );
\stim_bipulses_per_train_count_tracker[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2EE20F0F3FF30F0F"
    )
        port map (
      I0 => \stim_bipulses_per_train_count_tracker[15]_i_11_n_0\,
      I1 => \stim_bipulses_per_train_count_tracker[15]_i_10_n_0\,
      I2 => \stim_bipulses_per_train_count_tracker[9]_i_2_n_0\,
      I3 => \stim_bipulses_per_train_count_tracker[9]_i_4_n_0\,
      I4 => \stim_bipulses_per_train_count_tracker[12]_i_4_n_0\,
      I5 => stim_bipulses_per_train_count(9),
      O => \stim_bipulses_per_train_count_tracker[9]_i_3_n_0\
    );
\stim_bipulses_per_train_count_tracker[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFB800"
    )
        port map (
      I0 => stim_bipulses_per_train_count(8),
      I1 => \stimulation_state[3]_i_2_n_0\,
      I2 => \stim_bipulses_per_train_count_tracker_reg_n_0_[8]\,
      I3 => rstn,
      I4 => \stim_bipulses_per_train_count_tracker[13]_i_6_n_0\,
      I5 => \stim_bipulses_per_train_count_tracker[13]_i_5_n_0\,
      O => \stim_bipulses_per_train_count_tracker[9]_i_4_n_0\
    );
\stim_bipulses_per_train_count_tracker_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \stim_bipulses_per_train_count_tracker[0]_i_1_n_0\,
      Q => \stim_bipulses_per_train_count_tracker_reg_n_0_[0]\,
      R => '0'
    );
\stim_bipulses_per_train_count_tracker_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \stim_bipulses_per_train_count_tracker[10]_i_1_n_0\,
      Q => \stim_bipulses_per_train_count_tracker_reg_n_0_[10]\,
      R => '0'
    );
\stim_bipulses_per_train_count_tracker_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \stim_bipulses_per_train_count_tracker[11]_i_1_n_0\,
      Q => \stim_bipulses_per_train_count_tracker_reg_n_0_[11]\,
      R => '0'
    );
\stim_bipulses_per_train_count_tracker_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \stim_bipulses_per_train_count_tracker[12]_i_1_n_0\,
      Q => \stim_bipulses_per_train_count_tracker_reg_n_0_[12]\,
      R => '0'
    );
\stim_bipulses_per_train_count_tracker_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \stim_bipulses_per_train_count_tracker[13]_i_1_n_0\,
      Q => \stim_bipulses_per_train_count_tracker_reg_n_0_[13]\,
      R => '0'
    );
\stim_bipulses_per_train_count_tracker_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \stim_bipulses_per_train_count_tracker[14]_i_1_n_0\,
      Q => \stim_bipulses_per_train_count_tracker_reg_n_0_[14]\,
      R => '0'
    );
\stim_bipulses_per_train_count_tracker_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \stim_bipulses_per_train_count_tracker[15]_i_1_n_0\,
      Q => \stim_bipulses_per_train_count_tracker_reg_n_0_[15]\,
      R => '0'
    );
\stim_bipulses_per_train_count_tracker_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \stim_bipulses_per_train_count_tracker[1]_i_1_n_0\,
      Q => \stim_bipulses_per_train_count_tracker_reg_n_0_[1]\,
      R => '0'
    );
\stim_bipulses_per_train_count_tracker_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \stim_bipulses_per_train_count_tracker[2]_i_1_n_0\,
      Q => \stim_bipulses_per_train_count_tracker_reg_n_0_[2]\,
      R => '0'
    );
\stim_bipulses_per_train_count_tracker_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \stim_bipulses_per_train_count_tracker[3]_i_1_n_0\,
      Q => \stim_bipulses_per_train_count_tracker_reg_n_0_[3]\,
      R => '0'
    );
\stim_bipulses_per_train_count_tracker_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \stim_bipulses_per_train_count_tracker[4]_i_1_n_0\,
      Q => \stim_bipulses_per_train_count_tracker_reg_n_0_[4]\,
      R => '0'
    );
\stim_bipulses_per_train_count_tracker_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \stim_bipulses_per_train_count_tracker[5]_i_1_n_0\,
      Q => \stim_bipulses_per_train_count_tracker_reg_n_0_[5]\,
      R => '0'
    );
\stim_bipulses_per_train_count_tracker_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \stim_bipulses_per_train_count_tracker[6]_i_1_n_0\,
      Q => \stim_bipulses_per_train_count_tracker_reg_n_0_[6]\,
      R => '0'
    );
\stim_bipulses_per_train_count_tracker_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \stim_bipulses_per_train_count_tracker[7]_i_1_n_0\,
      Q => \stim_bipulses_per_train_count_tracker_reg_n_0_[7]\,
      R => '0'
    );
\stim_bipulses_per_train_count_tracker_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \stim_bipulses_per_train_count_tracker[8]_i_1_n_0\,
      Q => \stim_bipulses_per_train_count_tracker_reg_n_0_[8]\,
      R => '0'
    );
\stim_bipulses_per_train_count_tracker_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \stim_bipulses_per_train_count_tracker[9]_i_1_n_0\,
      Q => \stim_bipulses_per_train_count_tracker_reg_n_0_[9]\,
      R => '0'
    );
\stim_delay_tracker[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF10FFFFFF100000"
    )
        port map (
      I0 => \stim_delay_tracker[0]_i_2_n_0\,
      I1 => \stim_delay_tracker[0]_i_3_n_0\,
      I2 => \stim_delay_tracker[0]_i_4_n_0\,
      I3 => \stim_delay_tracker[0]_i_5_n_0\,
      I4 => \stimulation_state[1]_i_3_n_0\,
      I5 => \stim_delay_tracker[0]_i_6_n_0\,
      O => \stim_delay_tracker[0]_i_1_n_0\
    );
\stim_delay_tracker[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"550055F700000000"
    )
        port map (
      I0 => stim_pulse_length(0),
      I1 => \stim_delay_tracker[0]_i_7_n_0\,
      I2 => stim_inter_pulse_delay(15),
      I3 => \stim_delay_tracker[15]_i_8_n_0\,
      I4 => stim_inter_pulse_delay(0),
      I5 => \stim_delay_tracker[15]_i_10_n_0\,
      O => \stim_delay_tracker[0]_i_2_n_0\
    );
\stim_delay_tracker[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57FF00FC"
    )
        port map (
      I0 => \stim_delay_tracker[10]_i_4_n_0\,
      I1 => \stim_delay_tracker[15]_i_8_n_0\,
      I2 => \stim_delay_tracker[6]_i_5_n_0\,
      I3 => \stim_delay_tracker[15]_i_9_n_0\,
      I4 => \stim_delay_tracker[0]_i_6_n_0\,
      O => \stim_delay_tracker[0]_i_3_n_0\
    );
\stim_delay_tracker[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBF3BBF3FFF333F3"
    )
        port map (
      I0 => stim_charge_recovery_time(0),
      I1 => \stim_delay_tracker[2]_i_6_n_0\,
      I2 => stim_inter_bipulse_delay(0),
      I3 => \stim_train_count_tracker[1]_i_2_n_0\,
      I4 => stim_inter_train_delay(0),
      I5 => \stim_bipulses_per_train_count_tracker[15]_i_11_n_0\,
      O => \stim_delay_tracker[0]_i_4_n_0\
    );
\stim_delay_tracker[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1011"
    )
        port map (
      I0 => \stim_delay_tracker[6]_i_5_n_0\,
      I1 => \stim_delay_tracker[15]_i_9_n_0\,
      I2 => \stim_delay_tracker[0]_i_6_n_0\,
      I3 => \stim_delay_tracker[15]_i_8_n_0\,
      O => \stim_delay_tracker[0]_i_5_n_0\
    );
\stim_delay_tracker[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \stim_delay_tracker_reg_n_0_[0]\,
      I1 => stim_infinite_mode_stop,
      I2 => stim_charge_recovery_time(0),
      I3 => \stimulation_state[3]_i_2_n_0\,
      I4 => stim_pulse_length(0),
      I5 => rstn,
      O => \stim_delay_tracker[0]_i_6_n_0\
    );
\stim_delay_tracker[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002022"
    )
        port map (
      I0 => \stim_delay_tracker[0]_i_8_n_0\,
      I1 => stim_inter_pulse_delay(14),
      I2 => stim_inter_pulse_delay(13),
      I3 => stim_inter_pulse_delay(12),
      I4 => stim_inter_pulse_delay(10),
      I5 => stim_inter_pulse_delay(11),
      O => \stim_delay_tracker[0]_i_7_n_0\
    );
\stim_delay_tracker[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \stimulation_state[0]_i_6_n_0\,
      I1 => stim_inter_pulse_delay(14),
      I2 => stim_inter_pulse_delay(13),
      I3 => stim_inter_pulse_delay(11),
      I4 => stim_inter_pulse_delay(2),
      I5 => \stimulation_state[0]_i_8_n_0\,
      O => \stim_delay_tracker[0]_i_8_n_0\
    );
\stim_delay_tracker[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FF444444444444"
    )
        port map (
      I0 => \stim_delay_tracker[15]_i_2_n_0\,
      I1 => \stim_delay_tracker[10]_i_2_n_0\,
      I2 => \stim_delay_tracker[10]_i_3_n_0\,
      I3 => \stim_delay_tracker[10]_i_4_n_0\,
      I4 => \stim_delay_tracker[15]_i_3_n_0\,
      I5 => \stim_delay_tracker[10]_i_5_n_0\,
      O => \stim_delay_tracker[10]_i_1_n_0\
    );
\stim_delay_tracker[10]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \stim_delay_tracker[8]_i_4_n_0\,
      I1 => \stim_delay_tracker[5]_i_2_n_0\,
      I2 => \stim_delay_tracker[6]_i_2_n_0\,
      I3 => \stim_delay_tracker[11]_i_6_n_0\,
      I4 => \stim_delay_tracker[7]_i_3_n_0\,
      O => \stim_delay_tracker[10]_i_10_n_0\
    );
\stim_delay_tracker[10]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \stim_delay_tracker[6]_i_5_n_0\,
      I1 => \stim_delay_tracker[15]_i_8_n_0\,
      O => \stim_delay_tracker[10]_i_11_n_0\
    );
\stim_delay_tracker[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \stim_delay_tracker_reg_n_0_[10]\,
      I1 => stim_infinite_mode_stop,
      I2 => stim_charge_recovery_time(10),
      I3 => \stimulation_state[3]_i_2_n_0\,
      I4 => stim_pulse_length(10),
      I5 => rstn,
      O => \stim_delay_tracker[10]_i_2_n_0\
    );
\stim_delay_tracker[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEF3F0F"
    )
        port map (
      I0 => \stimulation_state[0]_i_3_n_0\,
      I1 => \stim_delay_tracker[15]_i_8_n_0\,
      I2 => \stim_delay_tracker[6]_i_5_n_0\,
      I3 => stim_inter_pulse_delay(10),
      I4 => stim_pulse_length(10),
      I5 => \stim_delay_tracker[10]_i_6_n_0\,
      O => \stim_delay_tracker[10]_i_3_n_0\
    );
\stim_delay_tracker[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => stim_finite_mode_done_i_10_n_0,
      I1 => stim_finite_mode_done_i_7_n_0,
      I2 => \stim_delay_tracker[10]_i_7_n_0\,
      I3 => \stim_delay_tracker[10]_i_8_n_0\,
      I4 => \stim_delay_tracker[10]_i_9_n_0\,
      I5 => stim_finite_mode_done_i_11_n_0,
      O => \stim_delay_tracker[10]_i_4_n_0\
    );
\stim_delay_tracker[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFC9"
    )
        port map (
      I0 => \stim_delay_tracker[9]_i_2_n_0\,
      I1 => \stim_delay_tracker[10]_i_2_n_0\,
      I2 => \stim_delay_tracker[10]_i_10_n_0\,
      I3 => \stim_delay_tracker[7]_i_2_n_0\,
      O => \stim_delay_tracker[10]_i_5_n_0\
    );
\stim_delay_tracker[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000503000005F3F"
    )
        port map (
      I0 => stim_charge_recovery_time(10),
      I1 => stim_inter_train_delay(10),
      I2 => \stim_train_count_tracker[1]_i_2_n_0\,
      I3 => \stim_bipulses_per_train_count_tracker[15]_i_11_n_0\,
      I4 => \stim_delay_tracker[10]_i_11_n_0\,
      I5 => stim_inter_bipulse_delay(10),
      O => \stim_delay_tracker[10]_i_6_n_0\
    );
\stim_delay_tracker[10]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"37"
    )
        port map (
      I0 => stim_finite_mode_done_i_18_n_0,
      I1 => rstn,
      I2 => stim_finite_mode_done_i_17_n_0,
      O => \stim_delay_tracker[10]_i_7_n_0\
    );
\stim_delay_tracker[10]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE00"
    )
        port map (
      I0 => stim_finite_mode_done_i_16_n_0,
      I1 => stim_finite_mode_done_i_15_n_0,
      I2 => stim_finite_mode_done_i_20_n_0,
      I3 => rstn,
      I4 => stim_finite_mode_done_i_28_n_0,
      O => \stim_delay_tracker[10]_i_8_n_0\
    );
\stim_delay_tracker[10]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE00"
    )
        port map (
      I0 => stim_finite_mode_done_i_25_n_0,
      I1 => stim_finite_mode_done_i_26_n_0,
      I2 => stim_finite_mode_done_i_19_n_0,
      I3 => rstn,
      I4 => stim_finite_mode_done_i_27_n_0,
      O => \stim_delay_tracker[10]_i_9_n_0\
    );
\stim_delay_tracker[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD350505050"
    )
        port map (
      I0 => \stim_delay_tracker[15]_i_2_n_0\,
      I1 => \stim_delay_tracker[11]_i_2_n_0\,
      I2 => \stim_delay_tracker[11]_i_3_n_0\,
      I3 => \stim_delay_tracker[11]_i_4_n_0\,
      I4 => \stim_delay_tracker[11]_i_5_n_0\,
      I5 => \stim_delay_tracker[15]_i_3_n_0\,
      O => \stim_delay_tracker[11]_i_1_n_0\
    );
\stim_delay_tracker[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => stim_finite_mode_done_i_8_n_0,
      I1 => \stim_delay_tracker[7]_i_3_n_0\,
      I2 => \stim_delay_tracker[11]_i_6_n_0\,
      I3 => \stim_delay_tracker[6]_i_2_n_0\,
      I4 => \stim_delay_tracker[5]_i_2_n_0\,
      I5 => \stim_delay_tracker[8]_i_4_n_0\,
      O => \stim_delay_tracker[11]_i_2_n_0\
    );
\stim_delay_tracker[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \stim_delay_tracker_reg_n_0_[11]\,
      I1 => stim_infinite_mode_stop,
      I2 => stim_charge_recovery_time(11),
      I3 => \stimulation_state[3]_i_2_n_0\,
      I4 => stim_pulse_length(11),
      I5 => rstn,
      O => \stim_delay_tracker[11]_i_3_n_0\
    );
\stim_delay_tracker[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA880A88A0880088"
    )
        port map (
      I0 => \stim_delay_tracker[2]_i_6_n_0\,
      I1 => stim_inter_bipulse_delay(11),
      I2 => \stim_bipulses_per_train_count_tracker[15]_i_11_n_0\,
      I3 => \stim_train_count_tracker[1]_i_2_n_0\,
      I4 => stim_charge_recovery_time(11),
      I5 => stim_inter_train_delay(11),
      O => \stim_delay_tracker[11]_i_4_n_0\
    );
\stim_delay_tracker[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0E03000"
    )
        port map (
      I0 => \stimulation_state[0]_i_3_n_0\,
      I1 => \stim_delay_tracker[15]_i_8_n_0\,
      I2 => \stim_delay_tracker[15]_i_10_n_0\,
      I3 => stim_inter_pulse_delay(11),
      I4 => stim_pulse_length(11),
      O => \stim_delay_tracker[11]_i_5_n_0\
    );
\stim_delay_tracker[11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \stim_delay_tracker[4]_i_5_n_0\,
      I1 => \stim_delay_tracker[0]_i_6_n_0\,
      I2 => \stim_delay_tracker[1]_i_5_n_0\,
      I3 => \stim_delay_tracker[3]_i_2_n_0\,
      I4 => \stim_delay_tracker[2]_i_2_n_0\,
      O => \stim_delay_tracker[11]_i_6_n_0\
    );
\stim_delay_tracker[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD350505050"
    )
        port map (
      I0 => \stim_delay_tracker[15]_i_2_n_0\,
      I1 => \stim_delay_tracker[12]_i_2_n_0\,
      I2 => \stim_delay_tracker[12]_i_3_n_0\,
      I3 => \stim_delay_tracker[12]_i_4_n_0\,
      I4 => \stim_delay_tracker[12]_i_5_n_0\,
      I5 => \stim_delay_tracker[15]_i_3_n_0\,
      O => \stim_delay_tracker[12]_i_1_n_0\
    );
\stim_delay_tracker[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \stim_delay_tracker[11]_i_3_n_0\,
      I1 => \stim_delay_tracker[11]_i_2_n_0\,
      O => \stim_delay_tracker[12]_i_2_n_0\
    );
\stim_delay_tracker[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \stim_delay_tracker_reg_n_0_[12]\,
      I1 => stim_infinite_mode_stop,
      I2 => stim_charge_recovery_time(12),
      I3 => \stimulation_state[3]_i_2_n_0\,
      I4 => stim_pulse_length(12),
      I5 => rstn,
      O => \stim_delay_tracker[12]_i_3_n_0\
    );
\stim_delay_tracker[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0E03000"
    )
        port map (
      I0 => \stimulation_state[0]_i_3_n_0\,
      I1 => \stim_delay_tracker[15]_i_8_n_0\,
      I2 => \stim_delay_tracker[15]_i_10_n_0\,
      I3 => stim_inter_pulse_delay(12),
      I4 => stim_pulse_length(12),
      O => \stim_delay_tracker[12]_i_4_n_0\
    );
\stim_delay_tracker[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA88A0880A880088"
    )
        port map (
      I0 => \stim_delay_tracker[2]_i_6_n_0\,
      I1 => stim_inter_bipulse_delay(12),
      I2 => \stim_bipulses_per_train_count_tracker[15]_i_11_n_0\,
      I3 => \stim_train_count_tracker[1]_i_2_n_0\,
      I4 => stim_inter_train_delay(12),
      I5 => stim_charge_recovery_time(12),
      O => \stim_delay_tracker[12]_i_5_n_0\
    );
\stim_delay_tracker[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD350505050"
    )
        port map (
      I0 => \stim_delay_tracker[15]_i_2_n_0\,
      I1 => \stim_delay_tracker[13]_i_2_n_0\,
      I2 => \stim_delay_tracker[13]_i_3_n_0\,
      I3 => \stim_delay_tracker[13]_i_4_n_0\,
      I4 => \stim_delay_tracker[13]_i_5_n_0\,
      I5 => \stim_delay_tracker[15]_i_3_n_0\,
      O => \stim_delay_tracker[13]_i_1_n_0\
    );
\stim_delay_tracker[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \stim_delay_tracker[12]_i_3_n_0\,
      I1 => \stim_delay_tracker[11]_i_2_n_0\,
      I2 => \stim_delay_tracker[11]_i_3_n_0\,
      O => \stim_delay_tracker[13]_i_2_n_0\
    );
\stim_delay_tracker[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \stim_delay_tracker_reg_n_0_[13]\,
      I1 => stim_infinite_mode_stop,
      I2 => stim_charge_recovery_time(13),
      I3 => \stimulation_state[3]_i_2_n_0\,
      I4 => stim_pulse_length(13),
      I5 => rstn,
      O => \stim_delay_tracker[13]_i_3_n_0\
    );
\stim_delay_tracker[13]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0E03000"
    )
        port map (
      I0 => \stimulation_state[0]_i_3_n_0\,
      I1 => \stim_delay_tracker[15]_i_8_n_0\,
      I2 => \stim_delay_tracker[15]_i_10_n_0\,
      I3 => stim_inter_pulse_delay(13),
      I4 => stim_pulse_length(13),
      O => \stim_delay_tracker[13]_i_4_n_0\
    );
\stim_delay_tracker[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA88A0880A880088"
    )
        port map (
      I0 => \stim_delay_tracker[2]_i_6_n_0\,
      I1 => stim_inter_bipulse_delay(13),
      I2 => \stim_bipulses_per_train_count_tracker[15]_i_11_n_0\,
      I3 => \stim_train_count_tracker[1]_i_2_n_0\,
      I4 => stim_inter_train_delay(13),
      I5 => stim_charge_recovery_time(13),
      O => \stim_delay_tracker[13]_i_5_n_0\
    );
\stim_delay_tracker[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD350505050"
    )
        port map (
      I0 => \stim_delay_tracker[15]_i_2_n_0\,
      I1 => \stim_delay_tracker[14]_i_2_n_0\,
      I2 => \stim_delay_tracker[14]_i_3_n_0\,
      I3 => \stim_delay_tracker[14]_i_4_n_0\,
      I4 => \stim_delay_tracker[14]_i_5_n_0\,
      I5 => \stim_delay_tracker[15]_i_3_n_0\,
      O => \stim_delay_tracker[14]_i_1_n_0\
    );
\stim_delay_tracker[14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \stim_delay_tracker[13]_i_3_n_0\,
      I1 => \stim_delay_tracker[11]_i_3_n_0\,
      I2 => \stim_delay_tracker[11]_i_2_n_0\,
      I3 => \stim_delay_tracker[12]_i_3_n_0\,
      O => \stim_delay_tracker[14]_i_2_n_0\
    );
\stim_delay_tracker[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \stim_delay_tracker_reg_n_0_[14]\,
      I1 => stim_infinite_mode_stop,
      I2 => stim_charge_recovery_time(14),
      I3 => \stimulation_state[3]_i_2_n_0\,
      I4 => stim_pulse_length(14),
      I5 => rstn,
      O => \stim_delay_tracker[14]_i_3_n_0\
    );
\stim_delay_tracker[14]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0E03000"
    )
        port map (
      I0 => \stimulation_state[0]_i_3_n_0\,
      I1 => \stim_delay_tracker[15]_i_8_n_0\,
      I2 => \stim_delay_tracker[15]_i_10_n_0\,
      I3 => stim_inter_pulse_delay(14),
      I4 => stim_pulse_length(14),
      O => \stim_delay_tracker[14]_i_4_n_0\
    );
\stim_delay_tracker[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA880A88A0880088"
    )
        port map (
      I0 => \stim_delay_tracker[2]_i_6_n_0\,
      I1 => stim_inter_bipulse_delay(14),
      I2 => \stim_bipulses_per_train_count_tracker[15]_i_11_n_0\,
      I3 => \stim_train_count_tracker[1]_i_2_n_0\,
      I4 => stim_charge_recovery_time(14),
      I5 => stim_inter_train_delay(14),
      O => \stim_delay_tracker[14]_i_5_n_0\
    );
\stim_delay_tracker[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDCCDDCCDDCC5DC0"
    )
        port map (
      I0 => \stim_delay_tracker[15]_i_2_n_0\,
      I1 => \stim_delay_tracker[15]_i_3_n_0\,
      I2 => \stim_delay_tracker[15]_i_4_n_0\,
      I3 => \stim_delay_tracker[15]_i_5_n_0\,
      I4 => \stim_delay_tracker[15]_i_6_n_0\,
      I5 => \stim_delay_tracker[15]_i_7_n_0\,
      O => \stim_delay_tracker[15]_i_1_n_0\
    );
\stim_delay_tracker[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \stim_delay_tracker[10]_i_4_n_0\,
      I1 => \stim_delay_tracker[6]_i_5_n_0\,
      O => \stim_delay_tracker[15]_i_10_n_0\
    );
\stim_delay_tracker[15]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \stimulation_state[0]_i_8_n_0\,
      I1 => \stimulation_state[0]_i_7_n_0\,
      I2 => \stimulation_state[0]_i_6_n_0\,
      I3 => \stimulation_state[0]_i_5_n_0\,
      O => \stim_delay_tracker[15]_i_11_n_0\
    );
\stim_delay_tracker[15]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000E0000000B0000"
    )
        port map (
      I0 => stim_infinite_mode_stop,
      I1 => \stimulation_state_reg_n_0_[0]\,
      I2 => stim_infinite_mode_start,
      I3 => stim_finite_mode_start,
      I4 => rstn,
      I5 => \stimulation_state_reg_n_0_[3]\,
      O => \stim_delay_tracker[15]_i_12_n_0\
    );
\stim_delay_tracker[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => \stimulation_state[1]_i_3_n_0\,
      I1 => \stim_delay_tracker[6]_i_5_n_0\,
      I2 => \stim_delay_tracker[15]_i_8_n_0\,
      I3 => \stim_delay_tracker[15]_i_9_n_0\,
      O => \stim_delay_tracker[15]_i_2_n_0\
    );
\stim_delay_tracker[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \stimulation_state[1]_i_3_n_0\,
      I1 => \stim_delay_tracker[15]_i_9_n_0\,
      O => \stim_delay_tracker[15]_i_3_n_0\
    );
\stim_delay_tracker[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \stim_delay_tracker[14]_i_3_n_0\,
      I1 => \stim_delay_tracker[13]_i_3_n_0\,
      I2 => \stim_delay_tracker[11]_i_3_n_0\,
      I3 => \stim_delay_tracker[11]_i_2_n_0\,
      I4 => \stim_delay_tracker[12]_i_3_n_0\,
      O => \stim_delay_tracker[15]_i_4_n_0\
    );
\stim_delay_tracker[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \stim_delay_tracker_reg_n_0_[15]\,
      I1 => stim_infinite_mode_stop,
      I2 => stim_charge_recovery_time(15),
      I3 => \stimulation_state[3]_i_2_n_0\,
      I4 => stim_pulse_length(15),
      I5 => rstn,
      O => \stim_delay_tracker[15]_i_5_n_0\
    );
\stim_delay_tracker[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA3ACA0A00000000"
    )
        port map (
      I0 => stim_inter_bipulse_delay(15),
      I1 => \stim_bipulses_per_train_count_tracker[15]_i_11_n_0\,
      I2 => \stim_train_count_tracker[1]_i_2_n_0\,
      I3 => stim_charge_recovery_time(15),
      I4 => stim_inter_train_delay(15),
      I5 => \stim_delay_tracker[2]_i_6_n_0\,
      O => \stim_delay_tracker[15]_i_6_n_0\
    );
\stim_delay_tracker[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A808AA08"
    )
        port map (
      I0 => \stim_delay_tracker[15]_i_10_n_0\,
      I1 => stim_inter_pulse_delay(15),
      I2 => \stim_delay_tracker[15]_i_8_n_0\,
      I3 => stim_pulse_length(15),
      I4 => \stim_delay_tracker[15]_i_11_n_0\,
      O => \stim_delay_tracker[15]_i_7_n_0\
    );
\stim_delay_tracker[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFFFFFFF2020"
    )
        port map (
      I0 => rstn,
      I1 => stim_infinite_mode_stop,
      I2 => \stimulation_state_reg_n_0_[3]\,
      I3 => \stim_delay_tracker[15]_i_12_n_0\,
      I4 => \stimulation_state[1]_i_2_n_0\,
      I5 => \stimulation_state[2]_i_5_n_0\,
      O => \stim_delay_tracker[15]_i_8_n_0\
    );
\stim_delay_tracker[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D4"
    )
        port map (
      I0 => \stimulation_state[3]_i_5_n_0\,
      I1 => \stimulation_state[2]_i_5_n_0\,
      I2 => \stimulation_state[1]_i_2_n_0\,
      I3 => stim_finite_mode_done_i_2_n_0,
      O => \stim_delay_tracker[15]_i_9_n_0\
    );
\stim_delay_tracker[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF51FFFFFF510000"
    )
        port map (
      I0 => \stim_delay_tracker[1]_i_2_n_0\,
      I1 => \stim_delay_tracker[10]_i_4_n_0\,
      I2 => \stim_delay_tracker[1]_i_3_n_0\,
      I3 => \stim_delay_tracker[1]_i_4_n_0\,
      I4 => \stimulation_state[1]_i_3_n_0\,
      I5 => \stim_delay_tracker[1]_i_5_n_0\,
      O => \stim_delay_tracker[1]_i_1_n_0\
    );
\stim_delay_tracker[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E0E0EFF0EFF0E0E"
    )
        port map (
      I0 => \stim_delay_tracker[6]_i_5_n_0\,
      I1 => \stim_delay_tracker[15]_i_8_n_0\,
      I2 => \stim_delay_tracker[15]_i_9_n_0\,
      I3 => \stim_delay_tracker[7]_i_2_n_0\,
      I4 => \stim_delay_tracker[0]_i_6_n_0\,
      I5 => \stim_delay_tracker[1]_i_5_n_0\,
      O => \stim_delay_tracker[1]_i_2_n_0\
    );
\stim_delay_tracker[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEF3F3F300F3F3"
    )
        port map (
      I0 => \stimulation_state[0]_i_3_n_0\,
      I1 => \stim_delay_tracker[15]_i_8_n_0\,
      I2 => \stim_delay_tracker[1]_i_6_n_0\,
      I3 => stim_inter_pulse_delay(1),
      I4 => \stim_delay_tracker[6]_i_5_n_0\,
      I5 => stim_pulse_length(1),
      O => \stim_delay_tracker[1]_i_3_n_0\
    );
\stim_delay_tracker[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1011"
    )
        port map (
      I0 => \stim_delay_tracker[6]_i_5_n_0\,
      I1 => \stim_delay_tracker[15]_i_9_n_0\,
      I2 => \stim_delay_tracker[1]_i_5_n_0\,
      I3 => \stim_delay_tracker[15]_i_8_n_0\,
      O => \stim_delay_tracker[1]_i_4_n_0\
    );
\stim_delay_tracker[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \stim_delay_tracker_reg_n_0_[1]\,
      I1 => stim_infinite_mode_stop,
      I2 => stim_charge_recovery_time(1),
      I3 => \stimulation_state[3]_i_2_n_0\,
      I4 => stim_pulse_length(1),
      I5 => rstn,
      O => \stim_delay_tracker[1]_i_5_n_0\
    );
\stim_delay_tracker[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000CFAF0000C0A0"
    )
        port map (
      I0 => stim_inter_train_delay(1),
      I1 => stim_charge_recovery_time(1),
      I2 => \stim_train_count_tracker[1]_i_2_n_0\,
      I3 => \stim_bipulses_per_train_count_tracker[15]_i_11_n_0\,
      I4 => \stim_delay_tracker[6]_i_5_n_0\,
      I5 => stim_inter_bipulse_delay(1),
      O => \stim_delay_tracker[1]_i_6_n_0\
    );
\stim_delay_tracker[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444F4444444F444F"
    )
        port map (
      I0 => \stim_delay_tracker[15]_i_2_n_0\,
      I1 => \stim_delay_tracker[2]_i_2_n_0\,
      I2 => \stim_delay_tracker[2]_i_3_n_0\,
      I3 => \stim_delay_tracker[2]_i_4_n_0\,
      I4 => \stim_delay_tracker[2]_i_5_n_0\,
      I5 => \stim_delay_tracker[2]_i_6_n_0\,
      O => \stim_delay_tracker[2]_i_1_n_0\
    );
\stim_delay_tracker[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \stim_delay_tracker_reg_n_0_[2]\,
      I1 => stim_infinite_mode_stop,
      I2 => stim_charge_recovery_time(2),
      I3 => \stimulation_state[3]_i_2_n_0\,
      I4 => stim_pulse_length(2),
      I5 => rstn,
      O => \stim_delay_tracker[2]_i_2_n_0\
    );
\stim_delay_tracker[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0010C0F0"
    )
        port map (
      I0 => \stimulation_state[0]_i_3_n_0\,
      I1 => \stim_delay_tracker[15]_i_8_n_0\,
      I2 => \stim_delay_tracker[15]_i_10_n_0\,
      I3 => stim_inter_pulse_delay(2),
      I4 => stim_pulse_length(2),
      O => \stim_delay_tracker[2]_i_3_n_0\
    );
\stim_delay_tracker[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1114FFFF"
    )
        port map (
      I0 => \stim_delay_tracker[7]_i_2_n_0\,
      I1 => \stim_delay_tracker[2]_i_2_n_0\,
      I2 => \stim_delay_tracker[1]_i_5_n_0\,
      I3 => \stim_delay_tracker[0]_i_6_n_0\,
      I4 => \stim_delay_tracker[15]_i_3_n_0\,
      O => \stim_delay_tracker[2]_i_4_n_0\
    );
\stim_delay_tracker[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFB00C8C8C800"
    )
        port map (
      I0 => \stim_bipulses_per_train_count_tracker[15]_i_11_n_0\,
      I1 => \stim_train_count_tracker[1]_i_2_n_0\,
      I2 => stim_inter_train_delay(2),
      I3 => stim_charge_recovery_time(2),
      I4 => \stimulation_state[1]_i_8_n_0\,
      I5 => stim_inter_bipulse_delay(2),
      O => \stim_delay_tracker[2]_i_5_n_0\
    );
\stim_delay_tracker[2]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \stim_delay_tracker[10]_i_4_n_0\,
      I1 => \stim_delay_tracker[15]_i_8_n_0\,
      I2 => \stim_delay_tracker[6]_i_5_n_0\,
      O => \stim_delay_tracker[2]_i_6_n_0\
    );
\stim_delay_tracker[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"444F4444"
    )
        port map (
      I0 => \stim_delay_tracker[15]_i_2_n_0\,
      I1 => \stim_delay_tracker[3]_i_2_n_0\,
      I2 => \stim_delay_tracker[3]_i_3_n_0\,
      I3 => \stim_delay_tracker[3]_i_4_n_0\,
      I4 => \stim_delay_tracker[3]_i_5_n_0\,
      O => \stim_delay_tracker[3]_i_1_n_0\
    );
\stim_delay_tracker[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \stim_delay_tracker_reg_n_0_[3]\,
      I1 => stim_infinite_mode_stop,
      I2 => stim_charge_recovery_time(3),
      I3 => \stimulation_state[3]_i_2_n_0\,
      I4 => stim_pulse_length(3),
      I5 => rstn,
      O => \stim_delay_tracker[3]_i_2_n_0\
    );
\stim_delay_tracker[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0010C0F0"
    )
        port map (
      I0 => \stimulation_state[0]_i_3_n_0\,
      I1 => \stim_delay_tracker[15]_i_8_n_0\,
      I2 => \stim_delay_tracker[15]_i_10_n_0\,
      I3 => stim_inter_pulse_delay(3),
      I4 => stim_pulse_length(3),
      O => \stim_delay_tracker[3]_i_3_n_0\
    );
\stim_delay_tracker[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11111114FFFFFFFF"
    )
        port map (
      I0 => \stim_delay_tracker[7]_i_2_n_0\,
      I1 => \stim_delay_tracker[3]_i_2_n_0\,
      I2 => \stim_delay_tracker[0]_i_6_n_0\,
      I3 => \stim_delay_tracker[1]_i_5_n_0\,
      I4 => \stim_delay_tracker[2]_i_2_n_0\,
      I5 => \stim_delay_tracker[15]_i_3_n_0\,
      O => \stim_delay_tracker[3]_i_4_n_0\
    );
\stim_delay_tracker[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBF3BBF3FFF333F3"
    )
        port map (
      I0 => stim_charge_recovery_time(3),
      I1 => \stim_delay_tracker[2]_i_6_n_0\,
      I2 => stim_inter_bipulse_delay(3),
      I3 => \stim_train_count_tracker[1]_i_2_n_0\,
      I4 => stim_inter_train_delay(3),
      I5 => \stim_bipulses_per_train_count_tracker[15]_i_11_n_0\,
      O => \stim_delay_tracker[3]_i_5_n_0\
    );
\stim_delay_tracker[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10FF1010"
    )
        port map (
      I0 => \stim_delay_tracker[4]_i_2_n_0\,
      I1 => \stim_delay_tracker[4]_i_3_n_0\,
      I2 => \stim_delay_tracker[4]_i_4_n_0\,
      I3 => \stim_delay_tracker[15]_i_2_n_0\,
      I4 => \stim_delay_tracker[4]_i_5_n_0\,
      O => \stim_delay_tracker[4]_i_1_n_0\
    );
\stim_delay_tracker[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0677"
    )
        port map (
      I0 => \stim_delay_tracker[4]_i_6_n_0\,
      I1 => \stim_delay_tracker[4]_i_5_n_0\,
      I2 => \stim_delay_tracker[7]_i_2_n_0\,
      I3 => \stimulation_state[1]_i_3_n_0\,
      O => \stim_delay_tracker[4]_i_2_n_0\
    );
\stim_delay_tracker[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01CF0000FFFFFFFF"
    )
        port map (
      I0 => \stimulation_state[0]_i_3_n_0\,
      I1 => \stim_delay_tracker[15]_i_8_n_0\,
      I2 => stim_inter_pulse_delay(4),
      I3 => stim_pulse_length(4),
      I4 => \stim_delay_tracker[15]_i_10_n_0\,
      I5 => \stim_delay_tracker[15]_i_9_n_0\,
      O => \stim_delay_tracker[4]_i_3_n_0\
    );
\stim_delay_tracker[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF333F3BBF3BBF3"
    )
        port map (
      I0 => stim_inter_train_delay(4),
      I1 => \stim_delay_tracker[2]_i_6_n_0\,
      I2 => stim_inter_bipulse_delay(4),
      I3 => \stim_train_count_tracker[1]_i_2_n_0\,
      I4 => stim_charge_recovery_time(4),
      I5 => \stim_bipulses_per_train_count_tracker[15]_i_11_n_0\,
      O => \stim_delay_tracker[4]_i_4_n_0\
    );
\stim_delay_tracker[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \stim_delay_tracker_reg_n_0_[4]\,
      I1 => stim_infinite_mode_stop,
      I2 => stim_charge_recovery_time(4),
      I3 => \stimulation_state[3]_i_2_n_0\,
      I4 => stim_pulse_length(4),
      I5 => rstn,
      O => \stim_delay_tracker[4]_i_5_n_0\
    );
\stim_delay_tracker[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \stim_delay_tracker[2]_i_2_n_0\,
      I1 => \stim_delay_tracker[3]_i_2_n_0\,
      I2 => \stim_delay_tracker[1]_i_5_n_0\,
      I3 => \stim_delay_tracker[0]_i_6_n_0\,
      O => \stim_delay_tracker[4]_i_6_n_0\
    );
\stim_delay_tracker[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F4F4444444F"
    )
        port map (
      I0 => \stim_delay_tracker[15]_i_2_n_0\,
      I1 => \stim_delay_tracker[5]_i_2_n_0\,
      I2 => \stim_delay_tracker[5]_i_3_n_0\,
      I3 => \stim_delay_tracker[5]_i_4_n_0\,
      I4 => \stim_delay_tracker[6]_i_5_n_0\,
      I5 => \stim_delay_tracker[5]_i_5_n_0\,
      O => \stim_delay_tracker[5]_i_1_n_0\
    );
\stim_delay_tracker[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \stim_delay_tracker_reg_n_0_[5]\,
      I1 => stim_infinite_mode_stop,
      I2 => stim_charge_recovery_time(5),
      I3 => \stimulation_state[3]_i_2_n_0\,
      I4 => stim_pulse_length(5),
      I5 => rstn,
      O => \stim_delay_tracker[5]_i_2_n_0\
    );
\stim_delay_tracker[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"14FF"
    )
        port map (
      I0 => \stim_delay_tracker[7]_i_2_n_0\,
      I1 => \stim_delay_tracker[5]_i_2_n_0\,
      I2 => \stim_delay_tracker[11]_i_6_n_0\,
      I3 => \stim_delay_tracker[15]_i_3_n_0\,
      O => \stim_delay_tracker[5]_i_3_n_0\
    );
\stim_delay_tracker[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C8C008CBFBF00BF"
    )
        port map (
      I0 => \stim_bipulses_per_train_count_tracker[15]_i_11_n_0\,
      I1 => \stim_train_count_tracker[1]_i_2_n_0\,
      I2 => stim_inter_train_delay(5),
      I3 => stim_charge_recovery_time(5),
      I4 => \stimulation_state[1]_i_8_n_0\,
      I5 => stim_inter_bipulse_delay(5),
      O => \stim_delay_tracker[5]_i_4_n_0\
    );
\stim_delay_tracker[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF3F3F3FEF3F0F3F"
    )
        port map (
      I0 => \stimulation_state[0]_i_3_n_0\,
      I1 => \stim_delay_tracker[15]_i_8_n_0\,
      I2 => \stim_delay_tracker[10]_i_4_n_0\,
      I3 => \stim_delay_tracker[6]_i_5_n_0\,
      I4 => stim_pulse_length(5),
      I5 => stim_inter_pulse_delay(5),
      O => \stim_delay_tracker[5]_i_5_n_0\
    );
\stim_delay_tracker[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F4F4444444F"
    )
        port map (
      I0 => \stim_delay_tracker[15]_i_2_n_0\,
      I1 => \stim_delay_tracker[6]_i_2_n_0\,
      I2 => \stim_delay_tracker[6]_i_3_n_0\,
      I3 => \stim_delay_tracker[6]_i_4_n_0\,
      I4 => \stim_delay_tracker[6]_i_5_n_0\,
      I5 => \stim_delay_tracker[6]_i_6_n_0\,
      O => \stim_delay_tracker[6]_i_1_n_0\
    );
\stim_delay_tracker[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \stim_delay_tracker_reg_n_0_[6]\,
      I1 => stim_infinite_mode_stop,
      I2 => stim_charge_recovery_time(6),
      I3 => \stimulation_state[3]_i_2_n_0\,
      I4 => stim_pulse_length(6),
      I5 => rstn,
      O => \stim_delay_tracker[6]_i_2_n_0\
    );
\stim_delay_tracker[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0514FFFF"
    )
        port map (
      I0 => \stim_delay_tracker[7]_i_2_n_0\,
      I1 => \stim_delay_tracker[11]_i_6_n_0\,
      I2 => \stim_delay_tracker[6]_i_2_n_0\,
      I3 => \stim_delay_tracker[5]_i_2_n_0\,
      I4 => \stim_delay_tracker[15]_i_3_n_0\,
      O => \stim_delay_tracker[6]_i_3_n_0\
    );
\stim_delay_tracker[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C8C008CBFBF00BF"
    )
        port map (
      I0 => \stim_bipulses_per_train_count_tracker[15]_i_11_n_0\,
      I1 => \stim_train_count_tracker[1]_i_2_n_0\,
      I2 => stim_inter_train_delay(6),
      I3 => stim_charge_recovery_time(6),
      I4 => \stimulation_state[1]_i_8_n_0\,
      I5 => stim_inter_bipulse_delay(6),
      O => \stim_delay_tracker[6]_i_4_n_0\
    );
\stim_delay_tracker[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4141001550500015"
    )
        port map (
      I0 => \stim_delay_tracker[6]_i_7_n_0\,
      I1 => \stim_delay_tracker[6]_i_8_n_0\,
      I2 => stim_finite_mode_done_i_2_n_0,
      I3 => \stimulation_state[3]_i_5_n_0\,
      I4 => \stimulation_state[2]_i_5_n_0\,
      I5 => rstn,
      O => \stim_delay_tracker[6]_i_5_n_0\
    );
\stim_delay_tracker[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF3F3F3FEF3F0F3F"
    )
        port map (
      I0 => \stimulation_state[0]_i_3_n_0\,
      I1 => \stim_delay_tracker[15]_i_8_n_0\,
      I2 => \stim_delay_tracker[10]_i_4_n_0\,
      I3 => \stim_delay_tracker[6]_i_5_n_0\,
      I4 => stim_pulse_length(6),
      I5 => stim_inter_pulse_delay(6),
      O => \stim_delay_tracker[6]_i_6_n_0\
    );
\stim_delay_tracker[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC0CCC0CCC0CCC8"
    )
        port map (
      I0 => \stimulation_state_reg_n_0_[3]\,
      I1 => rstn,
      I2 => stim_finite_mode_start,
      I3 => stim_infinite_mode_start,
      I4 => \stimulation_state_reg_n_0_[0]\,
      I5 => stim_infinite_mode_stop,
      O => \stim_delay_tracker[6]_i_7_n_0\
    );
\stim_delay_tracker[6]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => stim_infinite_mode_stop,
      I1 => \stimulation_state_reg_n_0_[1]\,
      I2 => stim_infinite_mode_start,
      I3 => stim_finite_mode_start,
      O => \stim_delay_tracker[6]_i_8_n_0\
    );
\stim_delay_tracker[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5050FCDF50505050"
    )
        port map (
      I0 => \stim_delay_tracker[15]_i_2_n_0\,
      I1 => \stim_delay_tracker[7]_i_2_n_0\,
      I2 => \stim_delay_tracker[7]_i_3_n_0\,
      I3 => \stim_delay_tracker[7]_i_4_n_0\,
      I4 => \stim_delay_tracker[7]_i_5_n_0\,
      I5 => \stim_delay_tracker[7]_i_6_n_0\,
      O => \stim_delay_tracker[7]_i_1_n_0\
    );
\stim_delay_tracker[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => stim_finite_mode_done_i_4_n_0,
      I1 => \stim_delay_tracker[15]_i_8_n_0\,
      I2 => \stim_delay_tracker[6]_i_5_n_0\,
      O => \stim_delay_tracker[7]_i_2_n_0\
    );
\stim_delay_tracker[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \stim_delay_tracker_reg_n_0_[7]\,
      I1 => stim_infinite_mode_stop,
      I2 => stim_charge_recovery_time(7),
      I3 => \stimulation_state[3]_i_2_n_0\,
      I4 => stim_pulse_length(7),
      I5 => rstn,
      O => \stim_delay_tracker[7]_i_3_n_0\
    );
\stim_delay_tracker[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \stim_delay_tracker[5]_i_2_n_0\,
      I1 => \stim_delay_tracker[6]_i_2_n_0\,
      I2 => \stim_delay_tracker[11]_i_6_n_0\,
      O => \stim_delay_tracker[7]_i_4_n_0\
    );
\stim_delay_tracker[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C001F00FFFFFFFF"
    )
        port map (
      I0 => \stimulation_state[0]_i_3_n_0\,
      I1 => \stim_delay_tracker[15]_i_8_n_0\,
      I2 => stim_pulse_length(7),
      I3 => \stim_delay_tracker[15]_i_10_n_0\,
      I4 => stim_inter_pulse_delay(7),
      I5 => \stim_delay_tracker[15]_i_3_n_0\,
      O => \stim_delay_tracker[7]_i_5_n_0\
    );
\stim_delay_tracker[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACA3A0AFFFFFFFF"
    )
        port map (
      I0 => stim_inter_bipulse_delay(7),
      I1 => \stim_bipulses_per_train_count_tracker[15]_i_11_n_0\,
      I2 => \stim_train_count_tracker[1]_i_2_n_0\,
      I3 => stim_inter_train_delay(7),
      I4 => stim_charge_recovery_time(7),
      I5 => \stim_delay_tracker[2]_i_6_n_0\,
      O => \stim_delay_tracker[7]_i_6_n_0\
    );
\stim_delay_tracker[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF3F7FFF55005500"
    )
        port map (
      I0 => \stim_delay_tracker[15]_i_2_n_0\,
      I1 => \stim_delay_tracker[8]_i_2_n_0\,
      I2 => \stim_delay_tracker[8]_i_3_n_0\,
      I3 => \stim_delay_tracker[8]_i_4_n_0\,
      I4 => \stim_delay_tracker[8]_i_5_n_0\,
      I5 => \stim_delay_tracker[15]_i_3_n_0\,
      O => \stim_delay_tracker[8]_i_1_n_0\
    );
\stim_delay_tracker[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05C535F5FFFFFFFF"
    )
        port map (
      I0 => stim_inter_bipulse_delay(8),
      I1 => \stim_bipulses_per_train_count_tracker[15]_i_11_n_0\,
      I2 => \stim_train_count_tracker[1]_i_2_n_0\,
      I3 => stim_charge_recovery_time(8),
      I4 => stim_inter_train_delay(8),
      I5 => \stim_delay_tracker[2]_i_6_n_0\,
      O => \stim_delay_tracker[8]_i_2_n_0\
    );
\stim_delay_tracker[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C1FFFFF"
    )
        port map (
      I0 => \stimulation_state[0]_i_3_n_0\,
      I1 => \stim_delay_tracker[15]_i_8_n_0\,
      I2 => stim_pulse_length(8),
      I3 => stim_inter_pulse_delay(8),
      I4 => \stim_delay_tracker[15]_i_10_n_0\,
      O => \stim_delay_tracker[8]_i_3_n_0\
    );
\stim_delay_tracker[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \stim_delay_tracker_reg_n_0_[8]\,
      I1 => stim_infinite_mode_stop,
      I2 => stim_charge_recovery_time(8),
      I3 => \stimulation_state[3]_i_2_n_0\,
      I4 => stim_pulse_length(8),
      I5 => rstn,
      O => \stim_delay_tracker[8]_i_4_n_0\
    );
\stim_delay_tracker[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \stim_delay_tracker[7]_i_3_n_0\,
      I1 => \stim_delay_tracker[11]_i_6_n_0\,
      I2 => \stim_delay_tracker[6]_i_2_n_0\,
      I3 => \stim_delay_tracker[5]_i_2_n_0\,
      O => \stim_delay_tracker[8]_i_5_n_0\
    );
\stim_delay_tracker[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"444F4F4F"
    )
        port map (
      I0 => \stim_delay_tracker[15]_i_2_n_0\,
      I1 => \stim_delay_tracker[9]_i_2_n_0\,
      I2 => \stim_delay_tracker[9]_i_3_n_0\,
      I3 => \stim_delay_tracker[10]_i_4_n_0\,
      I4 => \stim_delay_tracker[9]_i_4_n_0\,
      O => \stim_delay_tracker[9]_i_1_n_0\
    );
\stim_delay_tracker[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \stim_delay_tracker_reg_n_0_[9]\,
      I1 => stim_infinite_mode_stop,
      I2 => stim_charge_recovery_time(9),
      I3 => \stimulation_state[3]_i_2_n_0\,
      I4 => stim_pulse_length(9),
      I5 => rstn,
      O => \stim_delay_tracker[9]_i_2_n_0\
    );
\stim_delay_tracker[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"14FF"
    )
        port map (
      I0 => \stim_delay_tracker[7]_i_2_n_0\,
      I1 => \stim_delay_tracker[10]_i_10_n_0\,
      I2 => \stim_delay_tracker[9]_i_2_n_0\,
      I3 => \stim_delay_tracker[15]_i_3_n_0\,
      O => \stim_delay_tracker[9]_i_3_n_0\
    );
\stim_delay_tracker[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F1F0FCF0FFF0"
    )
        port map (
      I0 => \stimulation_state[0]_i_3_n_0\,
      I1 => \stim_delay_tracker[15]_i_8_n_0\,
      I2 => \stim_delay_tracker[9]_i_5_n_0\,
      I3 => \stim_delay_tracker[6]_i_5_n_0\,
      I4 => stim_inter_pulse_delay(9),
      I5 => stim_pulse_length(9),
      O => \stim_delay_tracker[9]_i_4_n_0\
    );
\stim_delay_tracker[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000503000005F3F"
    )
        port map (
      I0 => stim_charge_recovery_time(9),
      I1 => stim_inter_train_delay(9),
      I2 => \stim_train_count_tracker[1]_i_2_n_0\,
      I3 => \stim_bipulses_per_train_count_tracker[15]_i_11_n_0\,
      I4 => \stim_delay_tracker[10]_i_11_n_0\,
      I5 => stim_inter_bipulse_delay(9),
      O => \stim_delay_tracker[9]_i_5_n_0\
    );
\stim_delay_tracker_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \stim_delay_tracker[0]_i_1_n_0\,
      Q => \stim_delay_tracker_reg_n_0_[0]\,
      R => '0'
    );
\stim_delay_tracker_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \stim_delay_tracker[10]_i_1_n_0\,
      Q => \stim_delay_tracker_reg_n_0_[10]\,
      R => '0'
    );
\stim_delay_tracker_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \stim_delay_tracker[11]_i_1_n_0\,
      Q => \stim_delay_tracker_reg_n_0_[11]\,
      R => '0'
    );
\stim_delay_tracker_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \stim_delay_tracker[12]_i_1_n_0\,
      Q => \stim_delay_tracker_reg_n_0_[12]\,
      R => '0'
    );
\stim_delay_tracker_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \stim_delay_tracker[13]_i_1_n_0\,
      Q => \stim_delay_tracker_reg_n_0_[13]\,
      R => '0'
    );
\stim_delay_tracker_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \stim_delay_tracker[14]_i_1_n_0\,
      Q => \stim_delay_tracker_reg_n_0_[14]\,
      R => '0'
    );
\stim_delay_tracker_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \stim_delay_tracker[15]_i_1_n_0\,
      Q => \stim_delay_tracker_reg_n_0_[15]\,
      R => '0'
    );
\stim_delay_tracker_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \stim_delay_tracker[1]_i_1_n_0\,
      Q => \stim_delay_tracker_reg_n_0_[1]\,
      R => '0'
    );
\stim_delay_tracker_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \stim_delay_tracker[2]_i_1_n_0\,
      Q => \stim_delay_tracker_reg_n_0_[2]\,
      R => '0'
    );
\stim_delay_tracker_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \stim_delay_tracker[3]_i_1_n_0\,
      Q => \stim_delay_tracker_reg_n_0_[3]\,
      R => '0'
    );
\stim_delay_tracker_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \stim_delay_tracker[4]_i_1_n_0\,
      Q => \stim_delay_tracker_reg_n_0_[4]\,
      R => '0'
    );
\stim_delay_tracker_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \stim_delay_tracker[5]_i_1_n_0\,
      Q => \stim_delay_tracker_reg_n_0_[5]\,
      R => '0'
    );
\stim_delay_tracker_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \stim_delay_tracker[6]_i_1_n_0\,
      Q => \stim_delay_tracker_reg_n_0_[6]\,
      R => '0'
    );
\stim_delay_tracker_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \stim_delay_tracker[7]_i_1_n_0\,
      Q => \stim_delay_tracker_reg_n_0_[7]\,
      R => '0'
    );
\stim_delay_tracker_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \stim_delay_tracker[8]_i_1_n_0\,
      Q => \stim_delay_tracker_reg_n_0_[8]\,
      R => '0'
    );
\stim_delay_tracker_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \stim_delay_tracker[9]_i_1_n_0\,
      Q => \stim_delay_tracker_reg_n_0_[9]\,
      R => '0'
    );
stim_finite_mode_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAABF0000AA80"
    )
        port map (
      I0 => stim_finite_mode_done_i_2_n_0,
      I1 => stim_finite_mode_done_i_3_n_0,
      I2 => stim_finite_mode_done_i_4_n_0,
      I3 => stim_finite_mode_done_i_5_n_0,
      I4 => stim_finite_mode_done_i_6_n_0,
      I5 => \^stim_finite_mode_done\,
      O => stim_finite_mode_done_i_1_n_0
    );
stim_finite_mode_done_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => stim_finite_mode_done_i_21_n_0,
      I1 => rstn,
      I2 => stim_finite_mode_done_i_22_n_0,
      O => stim_finite_mode_done_i_10_n_0
    );
stim_finite_mode_done_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => stim_finite_mode_done_i_23_n_0,
      I1 => rstn,
      I2 => stim_finite_mode_done_i_24_n_0,
      O => stim_finite_mode_done_i_11_n_0
    );
stim_finite_mode_done_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE00"
    )
        port map (
      I0 => stim_finite_mode_done_i_25_n_0,
      I1 => stim_finite_mode_done_i_26_n_0,
      I2 => stim_finite_mode_done_i_27_n_0,
      I3 => rstn,
      I4 => stim_finite_mode_done_i_28_n_0,
      O => stim_finite_mode_done_i_12_n_0
    );
stim_finite_mode_done_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => stim_pulse_length(15),
      I1 => stim_finite_mode_start,
      I2 => stim_infinite_mode_start,
      I3 => stim_charge_recovery_time(15),
      I4 => stim_infinite_mode_stop,
      I5 => \stim_delay_tracker_reg_n_0_[15]\,
      O => stim_finite_mode_done_i_13_n_0
    );
stim_finite_mode_done_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => stim_pulse_length(12),
      I1 => stim_finite_mode_start,
      I2 => stim_infinite_mode_start,
      I3 => stim_charge_recovery_time(12),
      I4 => stim_infinite_mode_stop,
      I5 => \stim_delay_tracker_reg_n_0_[12]\,
      O => stim_finite_mode_done_i_14_n_0
    );
stim_finite_mode_done_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => stim_pulse_length(10),
      I1 => stim_finite_mode_start,
      I2 => stim_infinite_mode_start,
      I3 => stim_charge_recovery_time(10),
      I4 => stim_infinite_mode_stop,
      I5 => \stim_delay_tracker_reg_n_0_[10]\,
      O => stim_finite_mode_done_i_15_n_0
    );
stim_finite_mode_done_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => stim_pulse_length(9),
      I1 => stim_finite_mode_start,
      I2 => stim_infinite_mode_start,
      I3 => stim_charge_recovery_time(9),
      I4 => stim_infinite_mode_stop,
      I5 => \stim_delay_tracker_reg_n_0_[9]\,
      O => stim_finite_mode_done_i_16_n_0
    );
stim_finite_mode_done_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => stim_pulse_length(14),
      I1 => stim_finite_mode_start,
      I2 => stim_infinite_mode_start,
      I3 => stim_charge_recovery_time(14),
      I4 => stim_infinite_mode_stop,
      I5 => \stim_delay_tracker_reg_n_0_[14]\,
      O => stim_finite_mode_done_i_17_n_0
    );
stim_finite_mode_done_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => stim_pulse_length(13),
      I1 => stim_finite_mode_start,
      I2 => stim_infinite_mode_start,
      I3 => stim_charge_recovery_time(13),
      I4 => stim_infinite_mode_stop,
      I5 => \stim_delay_tracker_reg_n_0_[13]\,
      O => stim_finite_mode_done_i_18_n_0
    );
stim_finite_mode_done_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => stim_pulse_length(11),
      I1 => stim_finite_mode_start,
      I2 => stim_infinite_mode_start,
      I3 => stim_charge_recovery_time(11),
      I4 => stim_infinite_mode_stop,
      I5 => \stim_delay_tracker_reg_n_0_[11]\,
      O => stim_finite_mode_done_i_19_n_0
    );
stim_finite_mode_done_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => rstn,
      I1 => stim_finite_mode_start,
      I2 => stim_infinite_mode_start,
      I3 => \stimulation_state_reg_n_0_[0]\,
      I4 => stim_infinite_mode_stop,
      O => stim_finite_mode_done_i_2_n_0
    );
stim_finite_mode_done_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => stim_pulse_length(8),
      I1 => stim_finite_mode_start,
      I2 => stim_infinite_mode_start,
      I3 => stim_charge_recovery_time(8),
      I4 => stim_infinite_mode_stop,
      I5 => \stim_delay_tracker_reg_n_0_[8]\,
      O => stim_finite_mode_done_i_20_n_0
    );
stim_finite_mode_done_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => stim_pulse_length(3),
      I1 => stim_finite_mode_start,
      I2 => stim_infinite_mode_start,
      I3 => stim_charge_recovery_time(3),
      I4 => stim_infinite_mode_stop,
      I5 => \stim_delay_tracker_reg_n_0_[3]\,
      O => stim_finite_mode_done_i_21_n_0
    );
stim_finite_mode_done_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => stim_pulse_length(2),
      I1 => stim_finite_mode_start,
      I2 => stim_infinite_mode_start,
      I3 => stim_charge_recovery_time(2),
      I4 => stim_infinite_mode_stop,
      I5 => \stim_delay_tracker_reg_n_0_[2]\,
      O => stim_finite_mode_done_i_22_n_0
    );
stim_finite_mode_done_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => stim_pulse_length(1),
      I1 => stim_finite_mode_start,
      I2 => stim_infinite_mode_start,
      I3 => stim_charge_recovery_time(1),
      I4 => stim_infinite_mode_stop,
      I5 => \stim_delay_tracker_reg_n_0_[1]\,
      O => stim_finite_mode_done_i_23_n_0
    );
stim_finite_mode_done_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => stim_pulse_length(0),
      I1 => stim_finite_mode_start,
      I2 => stim_infinite_mode_start,
      I3 => stim_charge_recovery_time(0),
      I4 => stim_infinite_mode_stop,
      I5 => \stim_delay_tracker_reg_n_0_[0]\,
      O => stim_finite_mode_done_i_24_n_0
    );
stim_finite_mode_done_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => stim_pulse_length(4),
      I1 => stim_finite_mode_start,
      I2 => stim_infinite_mode_start,
      I3 => stim_charge_recovery_time(4),
      I4 => stim_infinite_mode_stop,
      I5 => \stim_delay_tracker_reg_n_0_[4]\,
      O => stim_finite_mode_done_i_25_n_0
    );
stim_finite_mode_done_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => stim_pulse_length(7),
      I1 => stim_finite_mode_start,
      I2 => stim_infinite_mode_start,
      I3 => stim_charge_recovery_time(7),
      I4 => stim_infinite_mode_stop,
      I5 => \stim_delay_tracker_reg_n_0_[7]\,
      O => stim_finite_mode_done_i_26_n_0
    );
stim_finite_mode_done_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => stim_pulse_length(5),
      I1 => stim_finite_mode_start,
      I2 => stim_infinite_mode_start,
      I3 => stim_charge_recovery_time(5),
      I4 => stim_infinite_mode_stop,
      I5 => \stim_delay_tracker_reg_n_0_[5]\,
      O => stim_finite_mode_done_i_27_n_0
    );
stim_finite_mode_done_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => stim_pulse_length(6),
      I1 => stim_finite_mode_start,
      I2 => stim_infinite_mode_start,
      I3 => stim_charge_recovery_time(6),
      I4 => stim_infinite_mode_stop,
      I5 => \stim_delay_tracker_reg_n_0_[6]\,
      O => stim_finite_mode_done_i_28_n_0
    );
stim_finite_mode_done_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => stim_infinite_mode_reg_n_0,
      I1 => stim_finite_mode_start,
      I2 => stim_infinite_mode_start,
      O => stim_finite_mode_done_i_3_n_0
    );
stim_finite_mode_done_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => stim_finite_mode_done_i_7_n_0,
      I1 => stim_finite_mode_done_i_8_n_0,
      I2 => stim_finite_mode_done_i_9_n_0,
      I3 => stim_finite_mode_done_i_10_n_0,
      I4 => stim_finite_mode_done_i_11_n_0,
      I5 => stim_finite_mode_done_i_12_n_0,
      O => stim_finite_mode_done_i_4_n_0
    );
stim_finite_mode_done_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFABFFAFFF"
    )
        port map (
      I0 => \stimulation_state[3]_i_2_n_0\,
      I1 => \stimulation_state_reg_n_0_[1]\,
      I2 => stim_infinite_mode_stop,
      I3 => stim_finite_mode_done_i_2_n_0,
      I4 => \stimulation_state_reg_n_0_[2]\,
      I5 => \stimulation_state[3]_i_5_n_0\,
      O => stim_finite_mode_done_i_5_n_0
    );
stim_finite_mode_done_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F020F0F0F0F0"
    )
        port map (
      I0 => \stimulation_state_reg_n_0_[3]\,
      I1 => stim_infinite_mode_stop,
      I2 => rstn,
      I3 => \stimulation_state[2]_i_5_n_0\,
      I4 => \stimulation_state[1]_i_2_n_0\,
      I5 => \stimulation_state[1]_i_3_n_0\,
      O => stim_finite_mode_done_i_6_n_0
    );
stim_finite_mode_done_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => stim_finite_mode_done_i_13_n_0,
      I1 => rstn,
      I2 => stim_finite_mode_done_i_14_n_0,
      O => stim_finite_mode_done_i_7_n_0
    );
stim_finite_mode_done_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => stim_finite_mode_done_i_15_n_0,
      I1 => rstn,
      I2 => stim_finite_mode_done_i_16_n_0,
      O => stim_finite_mode_done_i_8_n_0
    );
stim_finite_mode_done_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF01FF"
    )
        port map (
      I0 => stim_finite_mode_done_i_17_n_0,
      I1 => stim_finite_mode_done_i_18_n_0,
      I2 => stim_finite_mode_done_i_19_n_0,
      I3 => rstn,
      I4 => stim_finite_mode_done_i_20_n_0,
      O => stim_finite_mode_done_i_9_n_0
    );
stim_finite_mode_done_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => stim_finite_mode_done_i_1_n_0,
      Q => \^stim_finite_mode_done\,
      R => '0'
    );
stim_infinite_mode_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA222A"
    )
        port map (
      I0 => stim_infinite_mode_i_2_n_0,
      I1 => stim_infinite_mode_i_3_n_0,
      I2 => stim_infinite_mode_stop,
      I3 => \stimulation_state_reg_n_0_[2]\,
      I4 => stim_infinite_mode_start,
      I5 => stim_finite_mode_start,
      O => stim_infinite_mode_i_1_n_0
    );
stim_infinite_mode_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => rstn,
      I1 => stim_infinite_mode_start,
      I2 => stim_finite_mode_start,
      I3 => stim_infinite_mode_reg_n_0,
      O => stim_infinite_mode_i_2_n_0
    );
stim_infinite_mode_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \stimulation_state[1]_i_3_n_0\,
      I1 => stim_finite_mode_done_i_2_n_0,
      I2 => \stimulation_state[3]_i_5_n_0\,
      I3 => \stimulation_state[1]_i_2_n_0\,
      O => stim_infinite_mode_i_3_n_0
    );
stim_infinite_mode_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => stim_infinite_mode_i_1_n_0,
      Q => stim_infinite_mode_reg_n_0,
      R => '0'
    );
\stim_train_count_tracker[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0455FFFF04000400"
    )
        port map (
      I0 => \stimulation_state[2]_i_6_n_0\,
      I1 => \stim_train_count_tracker[0]_i_2_n_0\,
      I2 => \stim_train_count_tracker[0]_i_3_n_0\,
      I3 => \stim_bipulses_per_train_count_tracker[10]_i_3_n_0\,
      I4 => stim_infinite_mode_i_3_n_0,
      I5 => \stim_train_count_tracker[0]_i_4_n_0\,
      O => \stim_train_count_tracker[0]_i_1_n_0\
    );
\stim_train_count_tracker[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \^channel_out\(4),
      I1 => \^channel_out\(2),
      I2 => \^channel_out\(3),
      I3 => L_n_16,
      I4 => \^channel_out\(0),
      I5 => \^channel_out\(1),
      O => \stim_train_count_tracker[0]_i_2_n_0\
    );
\stim_train_count_tracker[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E20F0000FFFFFFFF"
    )
        port map (
      I0 => \stim_train_count_tracker_reg_n_0_[0]\,
      I1 => \stimulation_state[3]_i_2_n_0\,
      I2 => stim_train_count(0),
      I3 => stim_finite_mode_done_i_3_n_0,
      I4 => rstn,
      I5 => \stimulation_state[1]_i_6_n_0\,
      O => \stim_train_count_tracker[0]_i_3_n_0\
    );
\stim_train_count_tracker[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80008"
    )
        port map (
      I0 => rstn,
      I1 => \stim_train_count_tracker_reg_n_0_[0]\,
      I2 => stim_infinite_mode_start,
      I3 => stim_finite_mode_start,
      I4 => stim_train_count(0),
      O => \stim_train_count_tracker[0]_i_4_n_0\
    );
\stim_train_count_tracker[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => stim_infinite_mode_i_3_n_0,
      I1 => \stim_train_count_tracker[10]_i_2_n_0\,
      I2 => \stim_train_count_tracker[10]_i_3_n_0\,
      I3 => \stim_bipulses_per_train_count_tracker[15]_i_2_n_0\,
      O => \stim_train_count_tracker[10]_i_1_n_0\
    );
\stim_train_count_tracker[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80008"
    )
        port map (
      I0 => rstn,
      I1 => \stim_train_count_tracker_reg_n_0_[10]\,
      I2 => stim_infinite_mode_start,
      I3 => stim_finite_mode_start,
      I4 => stim_train_count(10),
      O => \stim_train_count_tracker[10]_i_2_n_0\
    );
\stim_train_count_tracker[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001E0F0FFF1E0F0F"
    )
        port map (
      I0 => \stim_train_count_tracker[10]_i_4_n_0\,
      I1 => \stim_train_count_tracker[9]_i_2_n_0\,
      I2 => \stim_train_count_tracker[10]_i_2_n_0\,
      I3 => stim_infinite_mode_i_2_n_0,
      I4 => \stim_bipulses_per_train_count_tracker[10]_i_3_n_0\,
      I5 => stim_train_count(10),
      O => \stim_train_count_tracker[10]_i_3_n_0\
    );
\stim_train_count_tracker[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \stim_train_count_tracker[8]_i_2_n_0\,
      I1 => \stim_train_count_tracker[6]_i_4_n_0\,
      I2 => \stim_train_count_tracker[6]_i_2_n_0\,
      I3 => \stim_train_count_tracker[6]_i_5_n_0\,
      I4 => \stim_train_count_tracker[7]_i_2_n_0\,
      O => \stim_train_count_tracker[10]_i_4_n_0\
    );
\stim_train_count_tracker[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44400040"
    )
        port map (
      I0 => stim_infinite_mode_i_3_n_0,
      I1 => rstn,
      I2 => \stim_train_count_tracker_reg_n_0_[11]\,
      I3 => \stimulation_state[3]_i_2_n_0\,
      I4 => stim_train_count(11),
      I5 => \stim_train_count_tracker[11]_i_2_n_0\,
      O => \stim_train_count_tracker[11]_i_1_n_0\
    );
\stim_train_count_tracker[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00828288888888"
    )
        port map (
      I0 => \stim_bipulses_per_train_count_tracker[15]_i_2_n_0\,
      I1 => \stim_train_count_tracker[14]_i_6_n_0\,
      I2 => \stim_train_count_tracker[14]_i_7_n_0\,
      I3 => stim_train_count(11),
      I4 => stim_infinite_mode_i_2_n_0,
      I5 => \stim_bipulses_per_train_count_tracker[10]_i_3_n_0\,
      O => \stim_train_count_tracker[11]_i_2_n_0\
    );
\stim_train_count_tracker[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44400040"
    )
        port map (
      I0 => stim_infinite_mode_i_3_n_0,
      I1 => rstn,
      I2 => \stim_train_count_tracker_reg_n_0_[12]\,
      I3 => \stimulation_state[3]_i_2_n_0\,
      I4 => stim_train_count(12),
      I5 => \stim_train_count_tracker[12]_i_2_n_0\,
      O => \stim_train_count_tracker[12]_i_1_n_0\
    );
\stim_train_count_tracker[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00828288888888"
    )
        port map (
      I0 => \stim_bipulses_per_train_count_tracker[15]_i_2_n_0\,
      I1 => \stim_train_count_tracker[15]_i_5_n_0\,
      I2 => \stim_train_count_tracker[15]_i_6_n_0\,
      I3 => stim_train_count(12),
      I4 => stim_infinite_mode_i_2_n_0,
      I5 => \stim_bipulses_per_train_count_tracker[10]_i_3_n_0\,
      O => \stim_train_count_tracker[12]_i_2_n_0\
    );
\stim_train_count_tracker[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAEFAAAAAAAA"
    )
        port map (
      I0 => \stim_train_count_tracker[13]_i_2_n_0\,
      I1 => stim_infinite_mode_i_2_n_0,
      I2 => \stim_train_count_tracker[13]_i_3_n_0\,
      I3 => \stim_train_count_tracker[13]_i_4_n_0\,
      I4 => \stim_train_count_tracker[13]_i_5_n_0\,
      I5 => \stim_bipulses_per_train_count_tracker[15]_i_2_n_0\,
      O => \stim_train_count_tracker[13]_i_1_n_0\
    );
\stim_train_count_tracker[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000ABA80000"
    )
        port map (
      I0 => stim_train_count(13),
      I1 => stim_finite_mode_start,
      I2 => stim_infinite_mode_start,
      I3 => \stim_train_count_tracker_reg_n_0_[13]\,
      I4 => rstn,
      I5 => stim_infinite_mode_i_3_n_0,
      O => \stim_train_count_tracker[13]_i_2_n_0\
    );
\stim_train_count_tracker[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFB800"
    )
        port map (
      I0 => stim_train_count(13),
      I1 => \stimulation_state[3]_i_2_n_0\,
      I2 => \stim_train_count_tracker_reg_n_0_[13]\,
      I3 => rstn,
      I4 => \stim_train_count_tracker[15]_i_6_n_0\,
      I5 => \stim_train_count_tracker[15]_i_5_n_0\,
      O => \stim_train_count_tracker[13]_i_3_n_0\
    );
\stim_train_count_tracker[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40444040FFFFFFFF"
    )
        port map (
      I0 => stim_train_count(13),
      I1 => rstn,
      I2 => stim_infinite_mode_start,
      I3 => stim_finite_mode_start,
      I4 => stim_infinite_mode_reg_n_0,
      I5 => \stim_bipulses_per_train_count_tracker[10]_i_3_n_0\,
      O => \stim_train_count_tracker[13]_i_4_n_0\
    );
\stim_train_count_tracker[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A800A8A8AAAAAAAA"
    )
        port map (
      I0 => \stim_train_count_tracker[15]_i_7_n_0\,
      I1 => \stim_train_count_tracker[15]_i_6_n_0\,
      I2 => \stim_train_count_tracker[15]_i_5_n_0\,
      I3 => stim_train_count(13),
      I4 => stim_infinite_mode_i_2_n_0,
      I5 => \stim_bipulses_per_train_count_tracker[10]_i_3_n_0\,
      O => \stim_train_count_tracker[13]_i_5_n_0\
    );
\stim_train_count_tracker[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4CFF4C4C44444444"
    )
        port map (
      I0 => stim_infinite_mode_i_3_n_0,
      I1 => \stim_train_count_tracker[14]_i_2_n_0\,
      I2 => \stim_train_count_tracker[14]_i_3_n_0\,
      I3 => \stim_train_count_tracker[14]_i_4_n_0\,
      I4 => \stim_train_count_tracker[14]_i_5_n_0\,
      I5 => \stim_bipulses_per_train_count_tracker[15]_i_2_n_0\,
      O => \stim_train_count_tracker[14]_i_1_n_0\
    );
\stim_train_count_tracker[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80008"
    )
        port map (
      I0 => rstn,
      I1 => \stim_train_count_tracker_reg_n_0_[14]\,
      I2 => stim_infinite_mode_start,
      I3 => stim_finite_mode_start,
      I4 => stim_train_count(14),
      O => \stim_train_count_tracker[14]_i_2_n_0\
    );
\stim_train_count_tracker[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808080808AA"
    )
        port map (
      I0 => \stim_bipulses_per_train_count_tracker[10]_i_3_n_0\,
      I1 => stim_infinite_mode_i_2_n_0,
      I2 => stim_train_count(14),
      I3 => \stim_train_count_tracker[15]_i_7_n_0\,
      I4 => \stim_train_count_tracker[15]_i_6_n_0\,
      I5 => \stim_train_count_tracker[15]_i_5_n_0\,
      O => \stim_train_count_tracker[14]_i_3_n_0\
    );
\stim_train_count_tracker[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40444040FFFFFFFF"
    )
        port map (
      I0 => stim_train_count(14),
      I1 => rstn,
      I2 => stim_infinite_mode_start,
      I3 => stim_finite_mode_start,
      I4 => stim_infinite_mode_reg_n_0,
      I5 => \stim_bipulses_per_train_count_tracker[10]_i_3_n_0\,
      O => \stim_train_count_tracker[14]_i_4_n_0\
    );
\stim_train_count_tracker[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAB"
    )
        port map (
      I0 => stim_infinite_mode_i_2_n_0,
      I1 => \stim_train_count_tracker[15]_i_7_n_0\,
      I2 => \stim_train_count_tracker[14]_i_6_n_0\,
      I3 => \stim_train_count_tracker[14]_i_7_n_0\,
      I4 => \stim_train_count_tracker[15]_i_5_n_0\,
      I5 => \stim_train_count_tracker[14]_i_2_n_0\,
      O => \stim_train_count_tracker[14]_i_5_n_0\
    );
\stim_train_count_tracker[14]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80008"
    )
        port map (
      I0 => rstn,
      I1 => \stim_train_count_tracker_reg_n_0_[11]\,
      I2 => stim_infinite_mode_start,
      I3 => stim_finite_mode_start,
      I4 => stim_train_count(11),
      O => \stim_train_count_tracker[14]_i_6_n_0\
    );
\stim_train_count_tracker[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \stim_train_count_tracker[15]_i_9_n_0\,
      I1 => \stim_train_count_tracker[7]_i_2_n_0\,
      I2 => \stim_train_count_tracker[6]_i_5_n_0\,
      I3 => \stim_train_count_tracker[6]_i_2_n_0\,
      I4 => \stim_train_count_tracker[6]_i_4_n_0\,
      I5 => \stim_train_count_tracker[8]_i_2_n_0\,
      O => \stim_train_count_tracker[14]_i_7_n_0\
    );
\stim_train_count_tracker[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FCC44CC44444444"
    )
        port map (
      I0 => stim_infinite_mode_i_3_n_0,
      I1 => \stim_train_count_tracker[15]_i_2_n_0\,
      I2 => \stim_train_count_tracker[15]_i_3_n_0\,
      I3 => \stim_bipulses_per_train_count_tracker[10]_i_3_n_0\,
      I4 => \stim_train_count_tracker[15]_i_4_n_0\,
      I5 => \stim_bipulses_per_train_count_tracker[15]_i_2_n_0\,
      O => \stim_train_count_tracker[15]_i_1_n_0\
    );
\stim_train_count_tracker[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80008"
    )
        port map (
      I0 => rstn,
      I1 => \stim_train_count_tracker_reg_n_0_[15]\,
      I2 => stim_infinite_mode_start,
      I3 => stim_finite_mode_start,
      I4 => stim_train_count(15),
      O => \stim_train_count_tracker[15]_i_2_n_0\
    );
\stim_train_count_tracker[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F200"
    )
        port map (
      I0 => stim_infinite_mode_reg_n_0,
      I1 => stim_finite_mode_start,
      I2 => stim_infinite_mode_start,
      I3 => rstn,
      I4 => stim_train_count(15),
      O => \stim_train_count_tracker[15]_i_3_n_0\
    );
\stim_train_count_tracker[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEAAAAAAAB"
    )
        port map (
      I0 => stim_infinite_mode_i_2_n_0,
      I1 => \stim_train_count_tracker[14]_i_2_n_0\,
      I2 => \stim_train_count_tracker[15]_i_5_n_0\,
      I3 => \stim_train_count_tracker[15]_i_6_n_0\,
      I4 => \stim_train_count_tracker[15]_i_7_n_0\,
      I5 => \stim_train_count_tracker[15]_i_2_n_0\,
      O => \stim_train_count_tracker[15]_i_4_n_0\
    );
\stim_train_count_tracker[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80008"
    )
        port map (
      I0 => rstn,
      I1 => \stim_train_count_tracker_reg_n_0_[12]\,
      I2 => stim_infinite_mode_start,
      I3 => stim_finite_mode_start,
      I4 => stim_train_count(12),
      O => \stim_train_count_tracker[15]_i_5_n_0\
    );
\stim_train_count_tracker[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \stim_train_count_tracker[14]_i_6_n_0\,
      I1 => \stim_train_count_tracker[8]_i_2_n_0\,
      I2 => \stim_train_count_tracker[15]_i_8_n_0\,
      I3 => \stim_train_count_tracker[6]_i_5_n_0\,
      I4 => \stim_train_count_tracker[7]_i_2_n_0\,
      I5 => \stim_train_count_tracker[15]_i_9_n_0\,
      O => \stim_train_count_tracker[15]_i_6_n_0\
    );
\stim_train_count_tracker[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80008"
    )
        port map (
      I0 => rstn,
      I1 => \stim_train_count_tracker_reg_n_0_[13]\,
      I2 => stim_infinite_mode_start,
      I3 => stim_finite_mode_start,
      I4 => stim_train_count(13),
      O => \stim_train_count_tracker[15]_i_7_n_0\
    );
\stim_train_count_tracker[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFFACC00000000"
    )
        port map (
      I0 => stim_train_count(6),
      I1 => \stim_train_count_tracker_reg_n_0_[6]\,
      I2 => stim_train_count(5),
      I3 => \stimulation_state[3]_i_2_n_0\,
      I4 => \stim_train_count_tracker_reg_n_0_[5]\,
      I5 => rstn,
      O => \stim_train_count_tracker[15]_i_8_n_0\
    );
\stim_train_count_tracker[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFFACC00000000"
    )
        port map (
      I0 => stim_train_count(9),
      I1 => \stim_train_count_tracker_reg_n_0_[9]\,
      I2 => stim_train_count(10),
      I3 => \stimulation_state[3]_i_2_n_0\,
      I4 => \stim_train_count_tracker_reg_n_0_[10]\,
      I5 => rstn,
      O => \stim_train_count_tracker[15]_i_9_n_0\
    );
\stim_train_count_tracker[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00FF88FF88FF88"
    )
        port map (
      I0 => \stimulation_state[3]_i_3_n_0\,
      I1 => \stim_train_count_tracker[1]_i_2_n_0\,
      I2 => \stim_train_count_tracker[1]_i_3_n_0\,
      I3 => \stim_train_count_tracker[1]_i_4_n_0\,
      I4 => \stimulation_state[1]_i_3_n_0\,
      I5 => \stim_train_count_tracker[1]_i_5_n_0\,
      O => \stim_train_count_tracker[1]_i_1_n_0\
    );
\stim_train_count_tracker[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \stim_bipulses_per_train_count_tracker[12]_i_6_n_0\,
      I1 => \stim_train_count_tracker[1]_i_6_n_0\,
      I2 => \stim_train_count_tracker[1]_i_7_n_0\,
      I3 => \stim_train_count_tracker[1]_i_8_n_0\,
      I4 => \stim_bipulses_per_train_count_tracker[5]_i_6_n_0\,
      I5 => \stim_bipulses_per_train_count_tracker[13]_i_5_n_0\,
      O => \stim_train_count_tracker[1]_i_2_n_0\
    );
\stim_train_count_tracker[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333333B33333333"
    )
        port map (
      I0 => \stimulation_state_reg_n_0_[1]\,
      I1 => rstn,
      I2 => \stimulation_state[3]_i_2_n_0\,
      I3 => stim_infinite_mode_stop,
      I4 => \stimulation_state_reg_n_0_[3]\,
      I5 => \stimulation_state_reg_n_0_[0]\,
      O => \stim_train_count_tracker[1]_i_3_n_0\
    );
\stim_train_count_tracker[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE020000"
    )
        port map (
      I0 => \stim_train_count_tracker_reg_n_0_[1]\,
      I1 => stim_infinite_mode_start,
      I2 => stim_finite_mode_start,
      I3 => stim_train_count(1),
      I4 => rstn,
      O => \stim_train_count_tracker[1]_i_4_n_0\
    );
\stim_train_count_tracker[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABFBFBAAAAAAAAA"
    )
        port map (
      I0 => \stimulation_state[2]_i_6_n_0\,
      I1 => stim_train_count(1),
      I2 => stim_infinite_mode_i_2_n_0,
      I3 => \stim_train_count_tracker[1]_i_4_n_0\,
      I4 => \stim_train_count_tracker[0]_i_4_n_0\,
      I5 => \stim_bipulses_per_train_count_tracker[10]_i_3_n_0\,
      O => \stim_train_count_tracker[1]_i_5_n_0\
    );
\stim_train_count_tracker[1]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \stim_bipulses_per_train_count_tracker[4]_i_3_n_0\,
      I1 => \stim_bipulses_per_train_count_tracker[12]_i_3_n_0\,
      I2 => \stim_bipulses_per_train_count_tracker[15]_i_4_n_0\,
      I3 => \stim_bipulses_per_train_count_tracker[9]_i_2_n_0\,
      O => \stim_train_count_tracker[1]_i_6_n_0\
    );
\stim_train_count_tracker[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \stim_bipulses_per_train_count_tracker[5]_i_4_n_0\,
      I1 => \stim_bipulses_per_train_count_tracker[13]_i_2_n_0\,
      I2 => \stim_bipulses_per_train_count_tracker[1]_i_2_n_0\,
      I3 => \stim_bipulses_per_train_count_tracker[1]_i_3_n_0\,
      O => \stim_train_count_tracker[1]_i_7_n_0\
    );
\stim_train_count_tracker[1]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \stim_bipulses_per_train_count_tracker[11]_i_4_n_0\,
      I1 => \stim_bipulses_per_train_count_tracker[10]_i_4_n_0\,
      I2 => \stim_bipulses_per_train_count_tracker[8]_i_2_n_0\,
      I3 => \stim_bipulses_per_train_count_tracker[14]_i_2_n_0\,
      O => \stim_train_count_tracker[1]_i_8_n_0\
    );
\stim_train_count_tracker[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5700"
    )
        port map (
      I0 => stim_infinite_mode_i_3_n_0,
      I1 => \stim_bipulses_per_train_count_tracker[10]_i_3_n_0\,
      I2 => \stimulation_state[2]_i_6_n_0\,
      I3 => \stim_train_count_tracker[2]_i_2_n_0\,
      I4 => \stim_train_count_tracker[2]_i_3_n_0\,
      O => \stim_train_count_tracker[2]_i_1_n_0\
    );
\stim_train_count_tracker[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80008"
    )
        port map (
      I0 => rstn,
      I1 => \stim_train_count_tracker_reg_n_0_[2]\,
      I2 => stim_infinite_mode_start,
      I3 => stim_finite_mode_start,
      I4 => stim_train_count(2),
      O => \stim_train_count_tracker[2]_i_2_n_0\
    );
\stim_train_count_tracker[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800980000009800"
    )
        port map (
      I0 => \stim_train_count_tracker[2]_i_2_n_0\,
      I1 => \stim_train_count_tracker[2]_i_4_n_0\,
      I2 => \stim_bipulses_per_train_count_tracker[10]_i_3_n_0\,
      I3 => \stim_bipulses_per_train_count_tracker[15]_i_2_n_0\,
      I4 => stim_infinite_mode_i_2_n_0,
      I5 => stim_train_count(2),
      O => \stim_train_count_tracker[2]_i_3_n_0\
    );
\stim_train_count_tracker[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFFACC00000000"
    )
        port map (
      I0 => stim_train_count(1),
      I1 => \stim_train_count_tracker_reg_n_0_[1]\,
      I2 => stim_train_count(0),
      I3 => \stimulation_state[3]_i_2_n_0\,
      I4 => \stim_train_count_tracker_reg_n_0_[0]\,
      I5 => rstn,
      O => \stim_train_count_tracker[2]_i_4_n_0\
    );
\stim_train_count_tracker[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44400040"
    )
        port map (
      I0 => stim_infinite_mode_i_3_n_0,
      I1 => rstn,
      I2 => \stim_train_count_tracker_reg_n_0_[3]\,
      I3 => \stimulation_state[3]_i_2_n_0\,
      I4 => stim_train_count(3),
      I5 => \stim_train_count_tracker[3]_i_2_n_0\,
      O => \stim_train_count_tracker[3]_i_1_n_0\
    );
\stim_train_count_tracker[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80A2882A002208"
    )
        port map (
      I0 => \stim_bipulses_per_train_count_tracker[15]_i_2_n_0\,
      I1 => \stim_bipulses_per_train_count_tracker[10]_i_3_n_0\,
      I2 => stim_infinite_mode_i_2_n_0,
      I3 => \stim_train_count_tracker[3]_i_3_n_0\,
      I4 => \stim_train_count_tracker[4]_i_5_n_0\,
      I5 => stim_train_count(3),
      O => \stim_train_count_tracker[3]_i_2_n_0\
    );
\stim_train_count_tracker[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80008"
    )
        port map (
      I0 => rstn,
      I1 => \stim_train_count_tracker_reg_n_0_[3]\,
      I2 => stim_infinite_mode_start,
      I3 => stim_finite_mode_start,
      I4 => stim_train_count(3),
      O => \stim_train_count_tracker[3]_i_3_n_0\
    );
\stim_train_count_tracker[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D500FFFFF500F500"
    )
        port map (
      I0 => stim_infinite_mode_i_3_n_0,
      I1 => \stim_train_count_tracker[4]_i_2_n_0\,
      I2 => \stim_bipulses_per_train_count_tracker[15]_i_2_n_0\,
      I3 => \stim_train_count_tracker[4]_i_3_n_0\,
      I4 => \stim_train_count_tracker[4]_i_4_n_0\,
      I5 => \stim_bipulses_per_train_count_tracker[10]_i_3_n_0\,
      O => \stim_train_count_tracker[4]_i_1_n_0\
    );
\stim_train_count_tracker[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEAAAEA"
    )
        port map (
      I0 => \stim_train_count_tracker[4]_i_5_n_0\,
      I1 => rstn,
      I2 => \stim_train_count_tracker_reg_n_0_[3]\,
      I3 => \stimulation_state[3]_i_2_n_0\,
      I4 => stim_train_count(3),
      I5 => stim_infinite_mode_i_2_n_0,
      O => \stim_train_count_tracker[4]_i_2_n_0\
    );
\stim_train_count_tracker[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80008"
    )
        port map (
      I0 => rstn,
      I1 => \stim_train_count_tracker_reg_n_0_[4]\,
      I2 => stim_infinite_mode_start,
      I3 => stim_finite_mode_start,
      I4 => stim_train_count(4),
      O => \stim_train_count_tracker[4]_i_3_n_0\
    );
\stim_train_count_tracker[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3BFB"
    )
        port map (
      I0 => \stim_train_count_tracker[6]_i_5_n_0\,
      I1 => \stim_bipulses_per_train_count_tracker[15]_i_2_n_0\,
      I2 => stim_infinite_mode_i_2_n_0,
      I3 => stim_train_count(4),
      O => \stim_train_count_tracker[4]_i_4_n_0\
    );
\stim_train_count_tracker[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFB800"
    )
        port map (
      I0 => stim_train_count(2),
      I1 => \stimulation_state[3]_i_2_n_0\,
      I2 => \stim_train_count_tracker_reg_n_0_[2]\,
      I3 => rstn,
      I4 => \stim_train_count_tracker[0]_i_4_n_0\,
      I5 => \stim_train_count_tracker[1]_i_4_n_0\,
      O => \stim_train_count_tracker[4]_i_5_n_0\
    );
\stim_train_count_tracker[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44400040"
    )
        port map (
      I0 => stim_infinite_mode_i_3_n_0,
      I1 => rstn,
      I2 => \stim_train_count_tracker_reg_n_0_[5]\,
      I3 => \stimulation_state[3]_i_2_n_0\,
      I4 => stim_train_count(5),
      I5 => \stim_train_count_tracker[5]_i_2_n_0\,
      O => \stim_train_count_tracker[5]_i_1_n_0\
    );
\stim_train_count_tracker[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA88A2082200A208"
    )
        port map (
      I0 => \stim_bipulses_per_train_count_tracker[15]_i_2_n_0\,
      I1 => \stim_bipulses_per_train_count_tracker[10]_i_3_n_0\,
      I2 => \stim_train_count_tracker[6]_i_5_n_0\,
      I3 => \stim_train_count_tracker[6]_i_4_n_0\,
      I4 => stim_infinite_mode_i_2_n_0,
      I5 => stim_train_count(5),
      O => \stim_train_count_tracker[5]_i_2_n_0\
    );
\stim_train_count_tracker[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => stim_infinite_mode_i_3_n_0,
      I1 => \stim_train_count_tracker[6]_i_2_n_0\,
      I2 => \stim_train_count_tracker[6]_i_3_n_0\,
      I3 => \stim_bipulses_per_train_count_tracker[15]_i_2_n_0\,
      O => \stim_train_count_tracker[6]_i_1_n_0\
    );
\stim_train_count_tracker[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80008"
    )
        port map (
      I0 => rstn,
      I1 => \stim_train_count_tracker_reg_n_0_[6]\,
      I2 => stim_infinite_mode_start,
      I3 => stim_finite_mode_start,
      I4 => stim_train_count(6),
      O => \stim_train_count_tracker[6]_i_2_n_0\
    );
\stim_train_count_tracker[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20207F7F20707F2F"
    )
        port map (
      I0 => stim_infinite_mode_i_2_n_0,
      I1 => stim_train_count(6),
      I2 => \stim_bipulses_per_train_count_tracker[10]_i_3_n_0\,
      I3 => \stim_train_count_tracker[6]_i_4_n_0\,
      I4 => \stim_train_count_tracker[6]_i_2_n_0\,
      I5 => \stim_train_count_tracker[6]_i_5_n_0\,
      O => \stim_train_count_tracker[6]_i_3_n_0\
    );
\stim_train_count_tracker[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80008"
    )
        port map (
      I0 => rstn,
      I1 => \stim_train_count_tracker_reg_n_0_[5]\,
      I2 => stim_infinite_mode_start,
      I3 => stim_finite_mode_start,
      I4 => stim_train_count(5),
      O => \stim_train_count_tracker[6]_i_4_n_0\
    );
\stim_train_count_tracker[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFB800"
    )
        port map (
      I0 => stim_train_count(4),
      I1 => \stimulation_state[3]_i_2_n_0\,
      I2 => \stim_train_count_tracker_reg_n_0_[4]\,
      I3 => rstn,
      I4 => \stim_train_count_tracker[4]_i_5_n_0\,
      I5 => \stim_train_count_tracker[3]_i_3_n_0\,
      O => \stim_train_count_tracker[6]_i_5_n_0\
    );
\stim_train_count_tracker[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => stim_infinite_mode_i_3_n_0,
      I1 => \stim_train_count_tracker[7]_i_2_n_0\,
      I2 => \stim_train_count_tracker[7]_i_3_n_0\,
      I3 => \stim_bipulses_per_train_count_tracker[15]_i_2_n_0\,
      O => \stim_train_count_tracker[7]_i_1_n_0\
    );
\stim_train_count_tracker[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80008"
    )
        port map (
      I0 => rstn,
      I1 => \stim_train_count_tracker_reg_n_0_[7]\,
      I2 => stim_infinite_mode_start,
      I3 => stim_finite_mode_start,
      I4 => stim_train_count(7),
      O => \stim_train_count_tracker[7]_i_2_n_0\
    );
\stim_train_count_tracker[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F470F0FF0440F0F"
    )
        port map (
      I0 => stim_train_count(7),
      I1 => rstn,
      I2 => \stim_train_count_tracker[7]_i_2_n_0\,
      I3 => stim_finite_mode_done_i_3_n_0,
      I4 => \stim_bipulses_per_train_count_tracker[10]_i_3_n_0\,
      I5 => \stim_train_count_tracker[8]_i_4_n_0\,
      O => \stim_train_count_tracker[7]_i_3_n_0\
    );
\stim_train_count_tracker[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => stim_infinite_mode_i_3_n_0,
      I1 => \stim_train_count_tracker[8]_i_2_n_0\,
      I2 => \stim_train_count_tracker[8]_i_3_n_0\,
      I3 => \stim_bipulses_per_train_count_tracker[15]_i_2_n_0\,
      O => \stim_train_count_tracker[8]_i_1_n_0\
    );
\stim_train_count_tracker[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80008"
    )
        port map (
      I0 => rstn,
      I1 => \stim_train_count_tracker_reg_n_0_[8]\,
      I2 => stim_infinite_mode_start,
      I3 => stim_finite_mode_start,
      I4 => stim_train_count(8),
      O => \stim_train_count_tracker[8]_i_2_n_0\
    );
\stim_train_count_tracker[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"207F207F207F702F"
    )
        port map (
      I0 => stim_infinite_mode_i_2_n_0,
      I1 => stim_train_count(8),
      I2 => \stim_bipulses_per_train_count_tracker[10]_i_3_n_0\,
      I3 => \stim_train_count_tracker[8]_i_2_n_0\,
      I4 => \stim_train_count_tracker[8]_i_4_n_0\,
      I5 => \stim_train_count_tracker[7]_i_2_n_0\,
      O => \stim_train_count_tracker[8]_i_3_n_0\
    );
\stim_train_count_tracker[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \stim_train_count_tracker[6]_i_4_n_0\,
      I1 => rstn,
      I2 => \stim_train_count_tracker_reg_n_0_[6]\,
      I3 => \stimulation_state[3]_i_2_n_0\,
      I4 => stim_train_count(6),
      I5 => \stim_train_count_tracker[6]_i_5_n_0\,
      O => \stim_train_count_tracker[8]_i_4_n_0\
    );
\stim_train_count_tracker[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => stim_infinite_mode_i_3_n_0,
      I1 => \stim_train_count_tracker[9]_i_2_n_0\,
      I2 => \stim_train_count_tracker[9]_i_3_n_0\,
      I3 => \stim_bipulses_per_train_count_tracker[15]_i_2_n_0\,
      O => \stim_train_count_tracker[9]_i_1_n_0\
    );
\stim_train_count_tracker[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80008"
    )
        port map (
      I0 => rstn,
      I1 => \stim_train_count_tracker_reg_n_0_[9]\,
      I2 => stim_infinite_mode_start,
      I3 => stim_finite_mode_start,
      I4 => stim_train_count(9),
      O => \stim_train_count_tracker[9]_i_2_n_0\
    );
\stim_train_count_tracker[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F470F0FF0440F0F"
    )
        port map (
      I0 => stim_train_count(9),
      I1 => rstn,
      I2 => \stim_train_count_tracker[9]_i_2_n_0\,
      I3 => stim_finite_mode_done_i_3_n_0,
      I4 => \stim_bipulses_per_train_count_tracker[10]_i_3_n_0\,
      I5 => \stim_train_count_tracker[10]_i_4_n_0\,
      O => \stim_train_count_tracker[9]_i_3_n_0\
    );
\stim_train_count_tracker_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \stim_train_count_tracker[0]_i_1_n_0\,
      Q => \stim_train_count_tracker_reg_n_0_[0]\,
      R => '0'
    );
\stim_train_count_tracker_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \stim_train_count_tracker[10]_i_1_n_0\,
      Q => \stim_train_count_tracker_reg_n_0_[10]\,
      R => '0'
    );
\stim_train_count_tracker_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \stim_train_count_tracker[11]_i_1_n_0\,
      Q => \stim_train_count_tracker_reg_n_0_[11]\,
      R => '0'
    );
\stim_train_count_tracker_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \stim_train_count_tracker[12]_i_1_n_0\,
      Q => \stim_train_count_tracker_reg_n_0_[12]\,
      R => '0'
    );
\stim_train_count_tracker_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \stim_train_count_tracker[13]_i_1_n_0\,
      Q => \stim_train_count_tracker_reg_n_0_[13]\,
      R => '0'
    );
\stim_train_count_tracker_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \stim_train_count_tracker[14]_i_1_n_0\,
      Q => \stim_train_count_tracker_reg_n_0_[14]\,
      R => '0'
    );
\stim_train_count_tracker_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \stim_train_count_tracker[15]_i_1_n_0\,
      Q => \stim_train_count_tracker_reg_n_0_[15]\,
      R => '0'
    );
\stim_train_count_tracker_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \stim_train_count_tracker[1]_i_1_n_0\,
      Q => \stim_train_count_tracker_reg_n_0_[1]\,
      R => '0'
    );
\stim_train_count_tracker_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \stim_train_count_tracker[2]_i_1_n_0\,
      Q => \stim_train_count_tracker_reg_n_0_[2]\,
      R => '0'
    );
\stim_train_count_tracker_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \stim_train_count_tracker[3]_i_1_n_0\,
      Q => \stim_train_count_tracker_reg_n_0_[3]\,
      R => '0'
    );
\stim_train_count_tracker_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \stim_train_count_tracker[4]_i_1_n_0\,
      Q => \stim_train_count_tracker_reg_n_0_[4]\,
      R => '0'
    );
\stim_train_count_tracker_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \stim_train_count_tracker[5]_i_1_n_0\,
      Q => \stim_train_count_tracker_reg_n_0_[5]\,
      R => '0'
    );
\stim_train_count_tracker_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \stim_train_count_tracker[6]_i_1_n_0\,
      Q => \stim_train_count_tracker_reg_n_0_[6]\,
      R => '0'
    );
\stim_train_count_tracker_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \stim_train_count_tracker[7]_i_1_n_0\,
      Q => \stim_train_count_tracker_reg_n_0_[7]\,
      R => '0'
    );
\stim_train_count_tracker_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \stim_train_count_tracker[8]_i_1_n_0\,
      Q => \stim_train_count_tracker_reg_n_0_[8]\,
      R => '0'
    );
\stim_train_count_tracker_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \stim_train_count_tracker[9]_i_1_n_0\,
      Q => \stim_train_count_tracker_reg_n_0_[9]\,
      R => '0'
    );
\stim_waveform_data_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \stimulation_state_reg_n_0_[0]\,
      I1 => \stimulation_state_reg_n_0_[2]\,
      I2 => \stimulation_state_reg_n_0_[3]\,
      O => \stim_waveform_data_out[0]_i_1_n_0\
    );
\stim_waveform_data_out[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00060000"
    )
        port map (
      I0 => stim_rising_edge_first,
      I1 => \stimulation_state_reg_n_0_[1]\,
      I2 => \stimulation_state_reg_n_0_[3]\,
      I3 => \stimulation_state_reg_n_0_[2]\,
      I4 => \stimulation_state_reg_n_0_[0]\,
      O => \stim_waveform_data_out[1]_i_2_n_0\
    );
\stim_waveform_data_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => L_n_17,
      D => \stim_waveform_data_out[0]_i_1_n_0\,
      Q => stim_waveform_data_out(0),
      R => '0'
    );
\stim_waveform_data_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => L_n_17,
      D => \stim_waveform_data_out[1]_i_2_n_0\,
      Q => stim_waveform_data_out(1),
      R => '0'
    );
\stimulation_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B800FCFF"
    )
        port map (
      I0 => \stimulation_state[3]_i_4_n_0\,
      I1 => \stimulation_state[3]_i_5_n_0\,
      I2 => \stimulation_state[0]_i_2_n_0\,
      I3 => \stimulation_state[1]_i_3_n_0\,
      I4 => stim_finite_mode_done_i_2_n_0,
      O => \stimulation_state[0]_i_1_n_0\
    );
\stimulation_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00AFFFCFC0C0C0"
    )
        port map (
      I0 => \stimulation_state[0]_i_3_n_0\,
      I1 => \stimulation_state[0]_i_4_n_0\,
      I2 => \stimulation_state[2]_i_5_n_0\,
      I3 => stim_finite_mode_done_i_4_n_0,
      I4 => stim_finite_mode_done_i_2_n_0,
      I5 => \stimulation_state[1]_i_2_n_0\,
      O => \stimulation_state[0]_i_2_n_0\
    );
\stimulation_state[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => stim_inter_pulse_delay(15),
      I1 => \stimulation_state[0]_i_5_n_0\,
      I2 => \stimulation_state[0]_i_6_n_0\,
      I3 => \stimulation_state[0]_i_7_n_0\,
      I4 => \stimulation_state[0]_i_8_n_0\,
      O => \stimulation_state[0]_i_3_n_0\
    );
\stimulation_state[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"99D9"
    )
        port map (
      I0 => stim_finite_mode_done_i_2_n_0,
      I1 => \stim_delay_tracker[10]_i_4_n_0\,
      I2 => \stim_train_count_tracker[1]_i_2_n_0\,
      I3 => \stim_bipulses_per_train_count_tracker[15]_i_11_n_0\,
      O => \stimulation_state[0]_i_4_n_0\
    );
\stimulation_state[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000010001"
    )
        port map (
      I0 => stim_inter_pulse_delay(10),
      I1 => stim_inter_pulse_delay(11),
      I2 => stim_inter_pulse_delay(0),
      I3 => stim_inter_pulse_delay(2),
      I4 => stim_inter_pulse_delay(13),
      I5 => stim_inter_pulse_delay(12),
      O => \stimulation_state[0]_i_5_n_0\
    );
\stimulation_state[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFEE"
    )
        port map (
      I0 => stim_inter_pulse_delay(3),
      I1 => stim_inter_pulse_delay(1),
      I2 => stim_inter_pulse_delay(10),
      I3 => stim_inter_pulse_delay(9),
      O => \stimulation_state[0]_i_6_n_0\
    );
\stimulation_state[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => stim_inter_pulse_delay(14),
      I1 => stim_inter_pulse_delay(13),
      I2 => stim_inter_pulse_delay(11),
      I3 => stim_inter_pulse_delay(2),
      O => \stimulation_state[0]_i_7_n_0\
    );
\stimulation_state[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => stim_inter_pulse_delay(4),
      I1 => stim_inter_pulse_delay(5),
      I2 => stim_inter_pulse_delay(6),
      I3 => stim_inter_pulse_delay(7),
      I4 => stim_inter_pulse_delay(8),
      O => \stimulation_state[0]_i_8_n_0\
    );
\stimulation_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75757545"
    )
        port map (
      I0 => \stimulation_state[1]_i_2_n_0\,
      I1 => \stimulation_state[3]_i_5_n_0\,
      I2 => \stimulation_state[1]_i_3_n_0\,
      I3 => \stimulation_state[1]_i_4_n_0\,
      I4 => \stimulation_state[1]_i_5_n_0\,
      O => \stimulation_state[1]_i_1_n_0\
    );
\stimulation_state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A8A8AA"
    )
        port map (
      I0 => rstn,
      I1 => stim_finite_mode_start,
      I2 => stim_infinite_mode_start,
      I3 => \stimulation_state_reg_n_0_[1]\,
      I4 => stim_infinite_mode_stop,
      O => \stimulation_state[1]_i_2_n_0\
    );
\stimulation_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \stimulation_state[1]_i_6_n_0\,
      I1 => \stimulation_state[1]_i_7_n_0\,
      I2 => L_n_16,
      I3 => \^channel_out\(3),
      I4 => \^channel_out\(2),
      I5 => \^channel_out\(4),
      O => \stimulation_state[1]_i_3_n_0\
    );
\stimulation_state[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0C00080C0C0000"
    )
        port map (
      I0 => \stimulation_state_reg_n_0_[2]\,
      I1 => rstn,
      I2 => \stimulation_state[3]_i_2_n_0\,
      I3 => \stimulation_state_reg_n_0_[0]\,
      I4 => stim_infinite_mode_stop,
      I5 => \stimulation_state_reg_n_0_[1]\,
      O => \stimulation_state[1]_i_4_n_0\
    );
\stimulation_state[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033DF0000"
    )
        port map (
      I0 => \stimulation_state[1]_i_8_n_0\,
      I1 => \stimulation_state[1]_i_2_n_0\,
      I2 => \stim_delay_tracker[10]_i_4_n_0\,
      I3 => stim_finite_mode_done_i_2_n_0,
      I4 => \stimulation_state[2]_i_5_n_0\,
      I5 => \stimulation_state[2]_i_4_n_0\,
      O => \stimulation_state[1]_i_5_n_0\
    );
\stimulation_state[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAA8A"
    )
        port map (
      I0 => p_0_in16_in,
      I1 => state_latch(4),
      I2 => state_latch(0),
      I3 => state_latch(3),
      I4 => state_latch(2),
      I5 => state_latch(1),
      O => \stimulation_state[1]_i_6_n_0\
    );
\stimulation_state[1]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^channel_out\(0),
      I1 => \^channel_out\(1),
      O => \stimulation_state[1]_i_7_n_0\
    );
\stimulation_state[1]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \stim_bipulses_per_train_count_tracker[15]_i_11_n_0\,
      I1 => \stim_train_count_tracker[1]_i_2_n_0\,
      O => \stimulation_state[1]_i_8_n_0\
    );
\stimulation_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FEFFFF00FE00FE"
    )
        port map (
      I0 => \stimulation_state[2]_i_2_n_0\,
      I1 => \stimulation_state[2]_i_3_n_0\,
      I2 => \stimulation_state[2]_i_4_n_0\,
      I3 => \stimulation_state[2]_i_5_n_0\,
      I4 => \stimulation_state[2]_i_6_n_0\,
      I5 => \stimulation_state[3]_i_3_n_0\,
      O => \stimulation_state[2]_i_1_n_0\
    );
\stimulation_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF20000FFFFFFFF"
    )
        port map (
      I0 => \stimulation_state_reg_n_0_[3]\,
      I1 => stim_infinite_mode_stop,
      I2 => stim_infinite_mode_start,
      I3 => stim_finite_mode_start,
      I4 => rstn,
      I5 => \stimulation_state[1]_i_3_n_0\,
      O => \stimulation_state[2]_i_2_n_0\
    );
\stimulation_state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000CE00000000"
    )
        port map (
      I0 => \stimulation_state_reg_n_0_[1]\,
      I1 => stim_infinite_mode_stop,
      I2 => \stimulation_state_reg_n_0_[0]\,
      I3 => stim_infinite_mode_start,
      I4 => stim_finite_mode_start,
      I5 => rstn,
      O => \stimulation_state[2]_i_3_n_0\
    );
\stimulation_state[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF10000"
    )
        port map (
      I0 => stim_infinite_mode_stop,
      I1 => \stimulation_state_reg_n_0_[1]\,
      I2 => stim_infinite_mode_start,
      I3 => stim_finite_mode_start,
      I4 => rstn,
      I5 => stim_finite_mode_done_i_4_n_0,
      O => \stimulation_state[2]_i_4_n_0\
    );
\stimulation_state[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A8A8AA"
    )
        port map (
      I0 => rstn,
      I1 => stim_finite_mode_start,
      I2 => stim_infinite_mode_start,
      I3 => \stimulation_state_reg_n_0_[2]\,
      I4 => stim_infinite_mode_stop,
      O => \stimulation_state[2]_i_5_n_0\
    );
\stimulation_state[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFEFEFFF"
    )
        port map (
      I0 => \stimulation_state[3]_i_5_n_0\,
      I1 => stim_finite_mode_done_i_2_n_0,
      I2 => \stimulation_state[2]_i_5_n_0\,
      I3 => stim_infinite_mode_stop,
      I4 => \stimulation_state_reg_n_0_[1]\,
      I5 => \stimulation_state[3]_i_2_n_0\,
      O => \stimulation_state[2]_i_6_n_0\
    );
\stimulation_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF00000000"
    )
        port map (
      I0 => stim_infinite_mode_stop,
      I1 => \stimulation_state_reg_n_0_[0]\,
      I2 => \stimulation_state[3]_i_2_n_0\,
      I3 => \stimulation_state[3]_i_3_n_0\,
      I4 => \stimulation_state[3]_i_4_n_0\,
      I5 => \stimulation_state[3]_i_5_n_0\,
      O => \stimulation_state[3]_i_1_n_0\
    );
\stimulation_state[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => stim_finite_mode_start,
      I1 => stim_infinite_mode_start,
      O => \stimulation_state[3]_i_2_n_0\
    );
\stimulation_state[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => stim_finite_mode_done_i_4_n_0,
      I1 => \stimulation_state[1]_i_3_n_0\,
      O => \stimulation_state[3]_i_3_n_0\
    );
\stimulation_state[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF0100000000"
    )
        port map (
      I0 => \stimulation_state_reg_n_0_[1]\,
      I1 => stim_infinite_mode_stop,
      I2 => \stimulation_state_reg_n_0_[2]\,
      I3 => stim_infinite_mode_start,
      I4 => stim_finite_mode_start,
      I5 => rstn,
      O => \stimulation_state[3]_i_4_n_0\
    );
\stimulation_state[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8AAA8A8"
    )
        port map (
      I0 => rstn,
      I1 => stim_finite_mode_start,
      I2 => stim_infinite_mode_start,
      I3 => stim_infinite_mode_stop,
      I4 => \stimulation_state_reg_n_0_[3]\,
      O => \stimulation_state[3]_i_5_n_0\
    );
\stimulation_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \stimulation_state[0]_i_1_n_0\,
      Q => \stimulation_state_reg_n_0_[0]\,
      R => '0'
    );
\stimulation_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \stimulation_state[1]_i_1_n_0\,
      Q => \stimulation_state_reg_n_0_[1]\,
      R => '0'
    );
\stimulation_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \stimulation_state[2]_i_1_n_0\,
      Q => \stimulation_state_reg_n_0_[2]\,
      R => '0'
    );
\stimulation_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \stimulation_state[3]_i_1_n_0\,
      Q => \stimulation_state_reg_n_0_[3]\,
      R => '0'
    );
\write_register_address[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF74440000"
    )
        port map (
      I0 => \write_register_address[0]_i_2_n_0\,
      I1 => \stimulation_state_reg_n_0_[3]\,
      I2 => \^channel_out\(0),
      I3 => \write_register_address[0]_i_3_n_0\,
      I4 => p_0_in16_in,
      I5 => \write_register_address[0]_i_4_n_0\,
      O => \write_register_address[0]_i_1_n_0\
    );
\write_register_address[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000444444404"
    )
        port map (
      I0 => stim_mask_channel_negative(0),
      I1 => \data_in_A[16]_i_16_n_0\,
      I2 => \write_register_address[0]_i_18_n_0\,
      I3 => \write_register_address[0]_i_19_n_0\,
      I4 => stim_mask_channel_negative(7),
      I5 => \write_register_address[0]_i_20_n_0\,
      O => \write_register_address[0]_i_10_n_0\
    );
\write_register_address[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44454444FFFFFFFF"
    )
        port map (
      I0 => \write_register_address[0]_i_21_n_0\,
      I1 => \write_register_address[0]_i_22_n_0\,
      I2 => \write_register_address[2]_i_23_n_0\,
      I3 => \write_register_address[0]_i_23_n_0\,
      I4 => \write_register_address[0]_i_24_n_0\,
      I5 => \write_register_address_reg_n_0_[0]\,
      O => \write_register_address[0]_i_11_n_0\
    );
\write_register_address[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEE8"
    )
        port map (
      I0 => stim_mask_channel_positive(7),
      I1 => stim_mask_channel_positive(11),
      I2 => stim_mask_channel_positive(13),
      I3 => stim_mask_channel_positive(15),
      I4 => stim_mask_channel_positive(9),
      O => \write_register_address[0]_i_12_n_0\
    );
\write_register_address[0]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \data_in_A[16]_i_21_n_0\,
      I1 => stim_mask_channel_positive(14),
      I2 => stim_mask_channel_positive(8),
      I3 => stim_mask_channel_positive(6),
      I4 => stim_mask_channel_positive(0),
      O => \write_register_address[0]_i_13_n_0\
    );
\write_register_address[0]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => stim_mask_channel_positive(7),
      I1 => stim_mask_channel_positive(11),
      I2 => stim_mask_channel_positive(15),
      I3 => stim_mask_channel_positive(13),
      I4 => stim_mask_channel_positive(9),
      O => \write_register_address[0]_i_14_n_0\
    );
\write_register_address[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000200FF"
    )
        port map (
      I0 => \write_register_address[3]_i_22_n_0\,
      I1 => stim_mask_channel_positive(11),
      I2 => stim_mask_channel_positive(10),
      I3 => \write_register_address[1]_i_24_n_0\,
      I4 => stim_mask_channel_positive(8),
      I5 => stim_mask_channel_positive(9),
      O => \write_register_address[0]_i_15_n_0\
    );
\write_register_address[0]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF8"
    )
        port map (
      I0 => stim_mask_channel_positive(12),
      I1 => stim_mask_channel_positive(14),
      I2 => \write_register_address[0]_i_25_n_0\,
      I3 => \write_register_address[0]_i_26_n_0\,
      I4 => \write_register_address[0]_i_27_n_0\,
      O => \write_register_address[0]_i_16_n_0\
    );
\write_register_address[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => stim_mask_channel_positive(7),
      I1 => \write_register_address[3]_i_22_n_0\,
      I2 => stim_mask_channel_positive(11),
      I3 => stim_mask_channel_positive(10),
      I4 => stim_mask_channel_positive(8),
      I5 => stim_mask_channel_positive(9),
      O => \write_register_address[0]_i_17_n_0\
    );
\write_register_address[0]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E9"
    )
        port map (
      I0 => stim_mask_channel_negative(5),
      I1 => stim_mask_channel_negative(1),
      I2 => stim_mask_channel_negative(3),
      O => \write_register_address[0]_i_18_n_0\
    );
\write_register_address[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => stim_mask_channel_negative(9),
      I1 => stim_mask_channel_negative(13),
      I2 => stim_mask_channel_negative(15),
      I3 => stim_mask_channel_negative(11),
      O => \write_register_address[0]_i_19_n_0\
    );
\write_register_address[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000A8FFFFFFFD"
    )
        port map (
      I0 => \stimulation_state_reg_n_0_[0]\,
      I1 => \write_register_address[0]_i_5_n_0\,
      I2 => \write_register_address[0]_i_6_n_0\,
      I3 => \stimulation_state_reg_n_0_[1]\,
      I4 => \stimulation_state_reg_n_0_[2]\,
      I5 => L_n_26,
      O => \write_register_address[0]_i_2_n_0\
    );
\write_register_address[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEE8"
    )
        port map (
      I0 => stim_mask_channel_negative(7),
      I1 => stim_mask_channel_negative(11),
      I2 => stim_mask_channel_negative(13),
      I3 => stim_mask_channel_negative(15),
      I4 => stim_mask_channel_negative(9),
      I5 => \write_register_address[0]_i_28_n_0\,
      O => \write_register_address[0]_i_20_n_0\
    );
\write_register_address[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFE0001"
    )
        port map (
      I0 => stim_mask_channel_negative(6),
      I1 => stim_mask_channel_negative(8),
      I2 => stim_mask_channel_negative(14),
      I3 => \write_register_address[0]_i_29_n_0\,
      I4 => stim_mask_channel_negative(0),
      I5 => \write_register_address[0]_i_30_n_0\,
      O => \write_register_address[0]_i_21_n_0\
    );
\write_register_address[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => stim_mask_channel_negative(8),
      I1 => stim_mask_channel_negative(9),
      I2 => \write_register_address[5]_i_19_n_0\,
      I3 => stim_mask_channel_negative(11),
      I4 => stim_mask_channel_negative(10),
      I5 => stim_mask_channel_negative(7),
      O => \write_register_address[0]_i_22_n_0\
    );
\write_register_address[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFEFC"
    )
        port map (
      I0 => stim_mask_channel_negative(10),
      I1 => stim_mask_channel_negative(11),
      I2 => stim_mask_channel_negative(15),
      I3 => stim_mask_channel_negative(14),
      I4 => stim_mask_channel_negative(13),
      I5 => stim_mask_channel_negative(12),
      O => \write_register_address[0]_i_23_n_0\
    );
\write_register_address[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000004FF"
    )
        port map (
      I0 => stim_mask_channel_negative(10),
      I1 => \write_register_address[5]_i_19_n_0\,
      I2 => stim_mask_channel_negative(11),
      I3 => stim_mask_channel_negative(8),
      I4 => stim_mask_channel_negative(9),
      I5 => \write_register_address[5]_i_11_n_0\,
      O => \write_register_address[0]_i_24_n_0\
    );
\write_register_address[0]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => stim_mask_channel_positive(11),
      I1 => stim_mask_channel_positive(15),
      I2 => stim_mask_channel_positive(13),
      O => \write_register_address[0]_i_25_n_0\
    );
\write_register_address[0]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => stim_mask_channel_positive(2),
      I1 => stim_mask_channel_positive(3),
      I2 => stim_mask_channel_positive(4),
      I3 => stim_mask_channel_positive(5),
      I4 => stim_mask_channel_positive(1),
      O => \write_register_address[0]_i_26_n_0\
    );
\write_register_address[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => stim_mask_channel_positive(10),
      I1 => stim_mask_channel_positive(12),
      I2 => stim_mask_channel_positive(13),
      I3 => stim_mask_channel_positive(14),
      I4 => stim_mask_channel_positive(15),
      I5 => stim_mask_channel_positive(11),
      O => \write_register_address[0]_i_27_n_0\
    );
\write_register_address[0]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => stim_mask_channel_negative(5),
      I1 => stim_mask_channel_negative(3),
      I2 => stim_mask_channel_negative(1),
      O => \write_register_address[0]_i_28_n_0\
    );
\write_register_address[0]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => stim_mask_channel_negative(12),
      I1 => stim_mask_channel_negative(10),
      I2 => stim_mask_channel_negative(4),
      I3 => stim_mask_channel_negative(2),
      O => \write_register_address[0]_i_29_n_0\
    );
\write_register_address[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8010"
    )
        port map (
      I0 => \stimulation_state_reg_n_0_[1]\,
      I1 => \stimulation_state_reg_n_0_[2]\,
      I2 => \^channel_out\(1),
      I3 => \stimulation_state_reg_n_0_[0]\,
      O => \write_register_address[0]_i_3_n_0\
    );
\write_register_address[0]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFF8"
    )
        port map (
      I0 => stim_mask_channel_negative(6),
      I1 => stim_mask_channel_negative(4),
      I2 => stim_mask_channel_negative(1),
      I3 => stim_mask_channel_negative(3),
      I4 => stim_mask_channel_negative(5),
      I5 => stim_mask_channel_negative(2),
      O => \write_register_address[0]_i_30_n_0\
    );
\write_register_address[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[11]\,
      I1 => \^channel_out\(0),
      I2 => \write_register_address[0]_i_7_n_0\,
      I3 => \FSM_onehot_state_reg_n_0_[4]\,
      O => \write_register_address[0]_i_4_n_0\
    );
\write_register_address[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4155415541414155"
    )
        port map (
      I0 => \^channel_out\(0),
      I1 => \^channel_out\(3),
      I2 => \^channel_out\(1),
      I3 => \write_register_address[0]_i_8_n_0\,
      I4 => \write_register_address_reg_n_0_[0]\,
      I5 => \write_register_address[0]_i_9_n_0\,
      O => \write_register_address[0]_i_5_n_0\
    );
\write_register_address[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007530AA005500AA"
    )
        port map (
      I0 => \^channel_out\(2),
      I1 => \write_register_address[0]_i_10_n_0\,
      I2 => \^channel_out\(0),
      I3 => \^channel_out\(3),
      I4 => \^channel_out\(1),
      I5 => \write_register_address[0]_i_11_n_0\,
      O => \write_register_address[0]_i_6_n_0\
    );
\write_register_address[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000202020200020"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[10]\,
      I1 => \^channel_out\(4),
      I2 => \^channel_out\(0),
      I3 => \^channel_out\(1),
      I4 => \^channel_out\(3),
      I5 => \^channel_out\(2),
      O => \write_register_address[0]_i_7_n_0\
    );
\write_register_address[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400040440"
    )
        port map (
      I0 => \write_register_address[0]_i_12_n_0\,
      I1 => \write_register_address[0]_i_13_n_0\,
      I2 => stim_mask_channel_positive(5),
      I3 => stim_mask_channel_positive(3),
      I4 => stim_mask_channel_positive(1),
      I5 => \write_register_address[0]_i_14_n_0\,
      O => \write_register_address[0]_i_8_n_0\
    );
\write_register_address[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F20000F2"
    )
        port map (
      I0 => \write_register_address[0]_i_15_n_0\,
      I1 => \write_register_address[0]_i_16_n_0\,
      I2 => \write_register_address[0]_i_17_n_0\,
      I3 => \data_in_A[16]_i_13_n_0\,
      I4 => stim_mask_channel_positive(0),
      I5 => \data_in_A[16]_i_14_n_0\,
      O => \write_register_address[0]_i_9_n_0\
    );
\write_register_address[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF070000"
    )
        port map (
      I0 => \write_register_address[4]_i_4_n_0\,
      I1 => \write_register_address[1]_i_2_n_0\,
      I2 => \write_register_address[1]_i_3_n_0\,
      I3 => \write_register_address[1]_i_4_n_0\,
      I4 => p_0_in16_in,
      I5 => \write_register_address[1]_i_5_n_0\,
      O => \write_register_address[1]_i_1_n_0\
    );
\write_register_address[1]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0113"
    )
        port map (
      I0 => \^channel_out\(2),
      I1 => \^channel_out\(3),
      I2 => \^channel_out\(0),
      I3 => \^channel_out\(1),
      O => \write_register_address[1]_i_10_n_0\
    );
\write_register_address[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F5F7FFF5FDFFDF"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[10]\,
      I1 => \^channel_out\(0),
      I2 => \^channel_out\(4),
      I3 => \^channel_out\(3),
      I4 => \^channel_out\(1),
      I5 => \^channel_out\(2),
      O => \write_register_address[1]_i_11_n_0\
    );
\write_register_address[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => stim_mask_channel_positive(4),
      I1 => stim_mask_channel_positive(5),
      I2 => stim_mask_channel_positive(1),
      I3 => \write_register_address[2]_i_19_n_0\,
      I4 => stim_mask_channel_positive(12),
      I5 => stim_mask_channel_positive(13),
      O => \write_register_address[1]_i_12_n_0\
    );
\write_register_address[1]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => stim_mask_channel_positive(2),
      I1 => stim_mask_channel_positive(3),
      I2 => stim_mask_channel_positive(1),
      O => \write_register_address[1]_i_13_n_0\
    );
\write_register_address[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F55575FFFF5575"
    )
        port map (
      I0 => \write_register_address[6]_i_12_n_0\,
      I1 => \write_register_address[1]_i_22_n_0\,
      I2 => \write_register_address[1]_i_23_n_0\,
      I3 => \write_register_address[1]_i_24_n_0\,
      I4 => \write_register_address[1]_i_25_n_0\,
      I5 => \write_register_address[1]_i_26_n_0\,
      O => \write_register_address[1]_i_14_n_0\
    );
\write_register_address[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEEB"
    )
        port map (
      I0 => \write_register_address[1]_i_27_n_0\,
      I1 => stim_mask_channel_positive(7),
      I2 => stim_mask_channel_positive(14),
      I3 => stim_mask_channel_positive(15),
      I4 => stim_mask_channel_positive(10),
      I5 => stim_mask_channel_positive(11),
      O => \write_register_address[1]_i_15_n_0\
    );
\write_register_address[1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAABBE"
    )
        port map (
      I0 => \write_register_address_reg_n_0_[1]\,
      I1 => stim_mask_channel_positive(6),
      I2 => stim_mask_channel_positive(3),
      I3 => stim_mask_channel_positive(2),
      I4 => stim_mask_channel_positive(7),
      I5 => \write_register_address[1]_i_28_n_0\,
      O => \write_register_address[1]_i_16_n_0\
    );
\write_register_address[1]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \write_register_address[2]_i_24_n_0\,
      I1 => stim_mask_channel_negative(1),
      I2 => stim_mask_channel_negative(12),
      I3 => stim_mask_channel_negative(13),
      I4 => stim_mask_channel_negative(4),
      I5 => stim_mask_channel_negative(5),
      O => \write_register_address[1]_i_17_n_0\
    );
\write_register_address[1]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AAA8A800AA00A8"
    )
        port map (
      I0 => \write_register_address[1]_i_29_n_0\,
      I1 => \write_register_address[5]_i_21_n_0\,
      I2 => stim_mask_channel_negative(9),
      I3 => \write_register_address[1]_i_30_n_0\,
      I4 => \write_register_address[3]_i_11_n_0\,
      I5 => \write_register_address[1]_i_31_n_0\,
      O => \write_register_address[1]_i_18_n_0\
    );
\write_register_address[1]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => stim_mask_channel_negative(1),
      I1 => stim_mask_channel_negative(3),
      I2 => stim_mask_channel_negative(2),
      O => \write_register_address[1]_i_19_n_0\
    );
\write_register_address[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000001F1FFF1F"
    )
        port map (
      I0 => \write_register_address[1]_i_6_n_0\,
      I1 => \write_register_address[1]_i_7_n_0\,
      I2 => \write_register_address[4]_i_5_n_0\,
      I3 => \write_register_address[1]_i_8_n_0\,
      I4 => \write_register_address[1]_i_9_n_0\,
      I5 => \write_register_address[1]_i_10_n_0\,
      O => \write_register_address[1]_i_2_n_0\
    );
\write_register_address[1]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEE8"
    )
        port map (
      I0 => stim_mask_channel_negative(7),
      I1 => stim_mask_channel_negative(2),
      I2 => stim_mask_channel_negative(3),
      I3 => stim_mask_channel_negative(6),
      I4 => \write_register_address[1]_i_32_n_0\,
      O => \write_register_address[1]_i_20_n_0\
    );
\write_register_address[1]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBFBBBFBFFB"
    )
        port map (
      I0 => stim_mask_channel_negative(7),
      I1 => \write_register_address[1]_i_33_n_0\,
      I2 => stim_mask_channel_negative(11),
      I3 => stim_mask_channel_negative(10),
      I4 => stim_mask_channel_negative(15),
      I5 => stim_mask_channel_negative(14),
      O => \write_register_address[1]_i_21_n_0\
    );
\write_register_address[1]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => stim_mask_channel_positive(4),
      I1 => stim_mask_channel_positive(5),
      O => \write_register_address[1]_i_22_n_0\
    );
\write_register_address[1]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => stim_mask_channel_positive(12),
      I1 => stim_mask_channel_positive(13),
      I2 => \write_register_address[1]_i_34_n_0\,
      I3 => stim_mask_channel_positive(11),
      I4 => stim_mask_channel_positive(10),
      I5 => stim_mask_channel_positive(9),
      O => \write_register_address[1]_i_23_n_0\
    );
\write_register_address[1]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => stim_mask_channel_positive(6),
      I1 => stim_mask_channel_positive(7),
      O => \write_register_address[1]_i_24_n_0\
    );
\write_register_address[1]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000057"
    )
        port map (
      I0 => stim_mask_channel_positive(9),
      I1 => stim_mask_channel_positive(12),
      I2 => stim_mask_channel_positive(13),
      I3 => stim_mask_channel_positive(8),
      I4 => \write_register_address[1]_i_24_n_0\,
      I5 => stim_mask_channel_positive(4),
      O => \write_register_address[1]_i_25_n_0\
    );
\write_register_address[1]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFDFDFD"
    )
        port map (
      I0 => \write_register_address[1]_i_35_n_0\,
      I1 => stim_mask_channel_positive(14),
      I2 => stim_mask_channel_positive(15),
      I3 => stim_mask_channel_positive(12),
      I4 => stim_mask_channel_positive(13),
      I5 => stim_mask_channel_positive(5),
      O => \write_register_address[1]_i_26_n_0\
    );
\write_register_address[1]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => stim_mask_channel_positive(6),
      I1 => stim_mask_channel_positive(3),
      I2 => stim_mask_channel_positive(2),
      O => \write_register_address[1]_i_27_n_0\
    );
\write_register_address[1]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => stim_mask_channel_positive(15),
      I1 => stim_mask_channel_positive(14),
      I2 => stim_mask_channel_positive(11),
      I3 => stim_mask_channel_positive(10),
      O => \write_register_address[1]_i_28_n_0\
    );
\write_register_address[1]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => stim_mask_channel_negative(6),
      I1 => stim_mask_channel_negative(7),
      I2 => stim_mask_channel_negative(5),
      I3 => stim_mask_channel_negative(8),
      I4 => stim_mask_channel_negative(9),
      I5 => \write_register_address[5]_i_21_n_0\,
      O => \write_register_address[1]_i_29_n_0\
    );
\write_register_address[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB00FFFF"
    )
        port map (
      I0 => \stimulation_state_reg_n_0_[1]\,
      I1 => \stimulation_state_reg_n_0_[0]\,
      I2 => \stimulation_state_reg_n_0_[2]\,
      I3 => \^channel_out\(1),
      I4 => \stimulation_state_reg_n_0_[3]\,
      O => \write_register_address[1]_i_3_n_0\
    );
\write_register_address[1]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000000D"
    )
        port map (
      I0 => stim_mask_channel_negative(9),
      I1 => \write_register_address[1]_i_36_n_0\,
      I2 => stim_mask_channel_negative(4),
      I3 => stim_mask_channel_negative(6),
      I4 => stim_mask_channel_negative(7),
      I5 => stim_mask_channel_negative(8),
      O => \write_register_address[1]_i_30_n_0\
    );
\write_register_address[1]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFDFDFD"
    )
        port map (
      I0 => \write_register_address[1]_i_37_n_0\,
      I1 => stim_mask_channel_negative(14),
      I2 => stim_mask_channel_negative(15),
      I3 => stim_mask_channel_negative(12),
      I4 => stim_mask_channel_negative(13),
      I5 => stim_mask_channel_negative(5),
      O => \write_register_address[1]_i_31_n_0\
    );
\write_register_address[1]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => stim_mask_channel_negative(15),
      I1 => stim_mask_channel_negative(14),
      I2 => stim_mask_channel_negative(11),
      I3 => stim_mask_channel_negative(10),
      O => \write_register_address[1]_i_32_n_0\
    );
\write_register_address[1]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => stim_mask_channel_negative(6),
      I1 => stim_mask_channel_negative(3),
      I2 => stim_mask_channel_negative(2),
      O => \write_register_address[1]_i_33_n_0\
    );
\write_register_address[1]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => stim_mask_channel_positive(14),
      I1 => stim_mask_channel_positive(15),
      O => \write_register_address[1]_i_34_n_0\
    );
\write_register_address[1]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => stim_mask_channel_positive(10),
      I1 => stim_mask_channel_positive(11),
      O => \write_register_address[1]_i_35_n_0\
    );
\write_register_address[1]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => stim_mask_channel_negative(12),
      I1 => stim_mask_channel_negative(13),
      O => \write_register_address[1]_i_36_n_0\
    );
\write_register_address[1]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => stim_mask_channel_negative(10),
      I1 => stim_mask_channel_negative(11),
      O => \write_register_address[1]_i_37_n_0\
    );
\write_register_address[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0310331333303333"
    )
        port map (
      I0 => \^channel_out\(0),
      I1 => \stimulation_state_reg_n_0_[3]\,
      I2 => \stimulation_state_reg_n_0_[1]\,
      I3 => \stimulation_state_reg_n_0_[2]\,
      I4 => \^channel_out\(1),
      I5 => \stimulation_state_reg_n_0_[0]\,
      O => \write_register_address[1]_i_4_n_0\
    );
\write_register_address[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \FSM_onehot_state_reg_n_0_[11]\,
      I2 => \write_register_address[1]_i_11_n_0\,
      O => \write_register_address[1]_i_5_n_0\
    );
\write_register_address[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202020AAAAAAAAAA"
    )
        port map (
      I0 => \write_register_address_reg_n_0_[1]\,
      I1 => \write_register_address[1]_i_12_n_0\,
      I2 => stim_mask_channel_positive(0),
      I3 => \write_register_address[1]_i_13_n_0\,
      I4 => \write_register_address[6]_i_7_n_0\,
      I5 => \write_register_address[1]_i_14_n_0\,
      O => \write_register_address[1]_i_6_n_0\
    );
\write_register_address[1]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFBAA"
    )
        port map (
      I0 => \^channel_out\(0),
      I1 => \write_register_address[1]_i_15_n_0\,
      I2 => \write_register_address[1]_i_16_n_0\,
      I3 => \write_register_address[1]_i_12_n_0\,
      I4 => stim_mask_channel_positive(0),
      O => \write_register_address[1]_i_7_n_0\
    );
\write_register_address[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555D755D755D7"
    )
        port map (
      I0 => \write_register_address_reg_n_0_[1]\,
      I1 => \write_register_address[1]_i_17_n_0\,
      I2 => stim_mask_channel_negative(0),
      I3 => \write_register_address[1]_i_18_n_0\,
      I4 => \write_register_address[5]_i_6_n_0\,
      I5 => \write_register_address[1]_i_19_n_0\,
      O => \write_register_address[1]_i_8_n_0\
    );
\write_register_address[1]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0200FFFF"
    )
        port map (
      I0 => \write_register_address[1]_i_17_n_0\,
      I1 => stim_mask_channel_negative(0),
      I2 => \write_register_address[1]_i_20_n_0\,
      I3 => \write_register_address[1]_i_21_n_0\,
      I4 => \^channel_out\(0),
      O => \write_register_address[1]_i_9_n_0\
    );
\write_register_address[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEAEAEAEAA"
    )
        port map (
      I0 => \write_register_address[2]_i_2_n_0\,
      I1 => p_0_in16_in,
      I2 => \write_register_address[2]_i_3_n_0\,
      I3 => \write_register_address[2]_i_4_n_0\,
      I4 => \write_register_address[2]_i_5_n_0\,
      I5 => \write_register_address[2]_i_6_n_0\,
      O => \write_register_address[2]_i_1_n_0\
    );
\write_register_address[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8CC88CC8000000C0"
    )
        port map (
      I0 => \write_register_address[2]_i_15_n_0\,
      I1 => \^channel_out\(0),
      I2 => \write_register_address[2]_i_16_n_0\,
      I3 => stim_mask_channel_negative(0),
      I4 => \write_register_address[2]_i_17_n_0\,
      I5 => \write_register_address_reg_n_0_[2]\,
      O => \write_register_address[2]_i_10_n_0\
    );
\write_register_address[2]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB51"
    )
        port map (
      I0 => \^channel_out\(3),
      I1 => \^channel_out\(2),
      I2 => \^channel_out\(0),
      I3 => \^channel_out\(1),
      O => \write_register_address[2]_i_11_n_0\
    );
\write_register_address[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF3FFF3F33A"
    )
        port map (
      I0 => \write_register_address[3]_i_21_n_0\,
      I1 => \write_register_address[3]_i_22_n_0\,
      I2 => stim_mask_channel_positive(4),
      I3 => stim_mask_channel_positive(5),
      I4 => stim_mask_channel_positive(6),
      I5 => stim_mask_channel_positive(7),
      O => \write_register_address[2]_i_12_n_0\
    );
\write_register_address[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAE8FFFFEAEA"
    )
        port map (
      I0 => \write_register_address[6]_i_12_n_0\,
      I1 => stim_mask_channel_positive(3),
      I2 => stim_mask_channel_positive(2),
      I3 => stim_mask_channel_positive(5),
      I4 => stim_mask_channel_positive(4),
      I5 => \write_register_address[2]_i_18_n_0\,
      O => \write_register_address[2]_i_13_n_0\
    );
\write_register_address[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => stim_mask_channel_positive(1),
      I1 => stim_mask_channel_positive(3),
      I2 => stim_mask_channel_positive(2),
      I3 => stim_mask_channel_positive(10),
      I4 => stim_mask_channel_positive(11),
      I5 => \write_register_address[2]_i_19_n_0\,
      O => \write_register_address[2]_i_14_n_0\
    );
\write_register_address[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE0EEE0E0000EE0E"
    )
        port map (
      I0 => \write_register_address[2]_i_20_n_0\,
      I1 => stim_mask_channel_negative(1),
      I2 => \write_register_address[5]_i_12_n_0\,
      I3 => \write_register_address[2]_i_21_n_0\,
      I4 => \write_register_address[2]_i_22_n_0\,
      I5 => \write_register_address[2]_i_23_n_0\,
      O => \write_register_address[2]_i_15_n_0\
    );
\write_register_address[2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => stim_mask_channel_negative(2),
      I1 => stim_mask_channel_negative(3),
      I2 => stim_mask_channel_negative(1),
      I3 => stim_mask_channel_negative(10),
      I4 => stim_mask_channel_negative(11),
      I5 => \write_register_address[2]_i_24_n_0\,
      O => \write_register_address[2]_i_16_n_0\
    );
\write_register_address[2]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF3FFF3F335"
    )
        port map (
      I0 => \write_register_address[3]_i_19_n_0\,
      I1 => \write_register_address[5]_i_19_n_0\,
      I2 => stim_mask_channel_negative(4),
      I3 => stim_mask_channel_negative(5),
      I4 => stim_mask_channel_negative(6),
      I5 => stim_mask_channel_negative(7),
      O => \write_register_address[2]_i_17_n_0\
    );
\write_register_address[2]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200020222"
    )
        port map (
      I0 => \write_register_address[3]_i_22_n_0\,
      I1 => \write_register_address[1]_i_24_n_0\,
      I2 => stim_mask_channel_positive(8),
      I3 => stim_mask_channel_positive(10),
      I4 => stim_mask_channel_positive(11),
      I5 => stim_mask_channel_positive(9),
      O => \write_register_address[2]_i_18_n_0\
    );
\write_register_address[2]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => stim_mask_channel_positive(8),
      I1 => stim_mask_channel_positive(9),
      O => \write_register_address[2]_i_19_n_0\
    );
\write_register_address[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000020222028"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[10]\,
      I1 => \^channel_out\(4),
      I2 => \^channel_out\(3),
      I3 => \^channel_out\(0),
      I4 => \^channel_out\(1),
      I5 => \^channel_out\(2),
      O => \write_register_address[2]_i_2_n_0\
    );
\write_register_address[2]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => stim_mask_channel_negative(4),
      I1 => stim_mask_channel_negative(2),
      I2 => \write_register_address[5]_i_21_n_0\,
      I3 => \write_register_address[2]_i_24_n_0\,
      I4 => stim_mask_channel_negative(5),
      I5 => \write_register_address[5]_i_11_n_0\,
      O => \write_register_address[2]_i_20_n_0\
    );
\write_register_address[2]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFEFE"
    )
        port map (
      I0 => stim_mask_channel_negative(4),
      I1 => stim_mask_channel_negative(5),
      I2 => \write_register_address[5]_i_11_n_0\,
      I3 => stim_mask_channel_negative(1),
      I4 => stim_mask_channel_negative(3),
      I5 => stim_mask_channel_negative(2),
      O => \write_register_address[2]_i_21_n_0\
    );
\write_register_address[2]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000101050"
    )
        port map (
      I0 => \write_register_address[5]_i_11_n_0\,
      I1 => stim_mask_channel_negative(8),
      I2 => \write_register_address[5]_i_19_n_0\,
      I3 => stim_mask_channel_negative(10),
      I4 => stim_mask_channel_negative(11),
      I5 => stim_mask_channel_negative(9),
      O => \write_register_address[2]_i_22_n_0\
    );
\write_register_address[2]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => stim_mask_channel_negative(2),
      I1 => stim_mask_channel_negative(3),
      I2 => stim_mask_channel_negative(4),
      I3 => stim_mask_channel_negative(5),
      I4 => stim_mask_channel_negative(1),
      O => \write_register_address[2]_i_23_n_0\
    );
\write_register_address[2]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => stim_mask_channel_negative(8),
      I1 => stim_mask_channel_negative(9),
      O => \write_register_address[2]_i_24_n_0\
    );
\write_register_address[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0FFFF"
    )
        port map (
      I0 => \stimulation_state_reg_n_0_[1]\,
      I1 => \stimulation_state_reg_n_0_[2]\,
      I2 => \^channel_out\(0),
      I3 => \^channel_out\(1),
      I4 => \stimulation_state_reg_n_0_[3]\,
      O => \write_register_address[2]_i_3_n_0\
    );
\write_register_address[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055555501"
    )
        port map (
      I0 => \write_register_address[2]_i_7_n_0\,
      I1 => \write_register_address[2]_i_8_n_0\,
      I2 => \^channel_out\(0),
      I3 => \write_register_address[2]_i_9_n_0\,
      I4 => \write_register_address[2]_i_10_n_0\,
      I5 => \write_register_address[2]_i_11_n_0\,
      O => \write_register_address[2]_i_4_n_0\
    );
\write_register_address[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF01"
    )
        port map (
      I0 => \^channel_out\(0),
      I1 => \^channel_out\(1),
      I2 => \stimulation_state_reg_n_0_[0]\,
      I3 => \stimulation_state_reg_n_0_[2]\,
      I4 => \stimulation_state_reg_n_0_[1]\,
      O => \write_register_address[2]_i_5_n_0\
    );
\write_register_address[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000C000004C31"
    )
        port map (
      I0 => \^channel_out\(1),
      I1 => \stimulation_state_reg_n_0_[1]\,
      I2 => \stimulation_state_reg_n_0_[0]\,
      I3 => \stimulation_state_reg_n_0_[2]\,
      I4 => \stimulation_state_reg_n_0_[3]\,
      I5 => \^channel_out\(0),
      O => \write_register_address[2]_i_6_n_0\
    );
\write_register_address[2]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \stimulation_state_reg_n_0_[2]\,
      I1 => \stimulation_state_reg_n_0_[1]\,
      I2 => \stimulation_state_reg_n_0_[0]\,
      O => \write_register_address[2]_i_7_n_0\
    );
\write_register_address[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00003003FAFFFAFF"
    )
        port map (
      I0 => \write_register_address[2]_i_12_n_0\,
      I1 => \write_register_address[2]_i_13_n_0\,
      I2 => stim_mask_channel_positive(0),
      I3 => \write_register_address[2]_i_14_n_0\,
      I4 => \write_register_address[3]_i_16_n_0\,
      I5 => \write_register_address_reg_n_0_[2]\,
      O => \write_register_address[2]_i_8_n_0\
    );
\write_register_address[2]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0140"
    )
        port map (
      I0 => \^channel_out\(3),
      I1 => \^channel_out\(0),
      I2 => \^channel_out\(1),
      I3 => \^channel_out\(2),
      O => \write_register_address[2]_i_9_n_0\
    );
\write_register_address[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0200A200"
    )
        port map (
      I0 => \stimulation_state_reg_n_0_[3]\,
      I1 => \^channel_out\(1),
      I2 => \write_register_address[4]_i_4_n_0\,
      I3 => p_0_in16_in,
      I4 => \write_register_address[3]_i_2_n_0\,
      I5 => \write_register_address[3]_i_3_n_0\,
      O => \write_register_address[3]_i_1_n_0\
    );
\write_register_address[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => stim_mask_channel_negative(2),
      I1 => stim_mask_channel_negative(3),
      O => \write_register_address[3]_i_10_n_0\
    );
\write_register_address[3]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => stim_mask_channel_negative(7),
      I1 => stim_mask_channel_negative(6),
      I2 => stim_mask_channel_negative(5),
      I3 => stim_mask_channel_negative(4),
      O => \write_register_address[3]_i_11_n_0\
    );
\write_register_address[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFCFFFCFCF1D"
    )
        port map (
      I0 => \write_register_address[3]_i_19_n_0\,
      I1 => stim_mask_channel_negative(9),
      I2 => \write_register_address[5]_i_19_n_0\,
      I3 => stim_mask_channel_negative(11),
      I4 => stim_mask_channel_negative(10),
      I5 => stim_mask_channel_negative(8),
      O => \write_register_address[3]_i_12_n_0\
    );
\write_register_address[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFDD5"
    )
        port map (
      I0 => \write_register_address[5]_i_12_n_0\,
      I1 => stim_mask_channel_negative(5),
      I2 => stim_mask_channel_negative(7),
      I3 => stim_mask_channel_negative(6),
      I4 => stim_mask_channel_negative(4),
      I5 => \write_register_address[3]_i_10_n_0\,
      O => \write_register_address[3]_i_13_n_0\
    );
\write_register_address[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => stim_mask_channel_negative(4),
      I1 => stim_mask_channel_negative(5),
      I2 => stim_mask_channel_negative(6),
      I3 => stim_mask_channel_negative(7),
      I4 => \write_register_address[3]_i_10_n_0\,
      I5 => stim_mask_channel_negative(1),
      O => \write_register_address[3]_i_14_n_0\
    );
\write_register_address[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000300030323"
    )
        port map (
      I0 => \write_register_address[3]_i_20_n_0\,
      I1 => \write_register_address[6]_i_10_n_0\,
      I2 => \write_register_address[6]_i_11_n_0\,
      I3 => stim_mask_channel_positive(6),
      I4 => stim_mask_channel_positive(7),
      I5 => stim_mask_channel_positive(5),
      O => \write_register_address[3]_i_15_n_0\
    );
\write_register_address[3]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => stim_mask_channel_positive(1),
      I1 => stim_mask_channel_positive(4),
      I2 => stim_mask_channel_positive(3),
      I3 => stim_mask_channel_positive(2),
      I4 => \write_register_address[6]_i_12_n_0\,
      O => \write_register_address[3]_i_16_n_0\
    );
\write_register_address[3]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFCC2FFFFFFFE"
    )
        port map (
      I0 => \write_register_address[3]_i_21_n_0\,
      I1 => stim_mask_channel_positive(9),
      I2 => stim_mask_channel_positive(8),
      I3 => stim_mask_channel_positive(10),
      I4 => stim_mask_channel_positive(11),
      I5 => \write_register_address[3]_i_22_n_0\,
      O => \write_register_address[3]_i_17_n_0\
    );
\write_register_address[3]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => stim_mask_channel_positive(4),
      I1 => stim_mask_channel_positive(5),
      I2 => stim_mask_channel_positive(6),
      I3 => \write_register_address[1]_i_13_n_0\,
      I4 => stim_mask_channel_positive(7),
      O => \write_register_address[3]_i_18_n_0\
    );
\write_register_address[3]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0116"
    )
        port map (
      I0 => stim_mask_channel_negative(12),
      I1 => stim_mask_channel_negative(13),
      I2 => stim_mask_channel_negative(14),
      I3 => stim_mask_channel_negative(15),
      O => \write_register_address[3]_i_19_n_0\
    );
\write_register_address[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00BF008C"
    )
        port map (
      I0 => \write_register_address[3]_i_4_n_0\,
      I1 => \^channel_out\(0),
      I2 => \write_register_address[3]_i_5_n_0\,
      I3 => \write_register_address[3]_i_6_n_0\,
      I4 => \write_register_address[3]_i_7_n_0\,
      I5 => \write_register_address[3]_i_8_n_0\,
      O => \write_register_address[3]_i_2_n_0\
    );
\write_register_address[3]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => stim_mask_channel_positive(4),
      I1 => stim_mask_channel_positive(3),
      I2 => stim_mask_channel_positive(2),
      O => \write_register_address[3]_i_20_n_0\
    );
\write_register_address[3]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEE9"
    )
        port map (
      I0 => stim_mask_channel_positive(12),
      I1 => stim_mask_channel_positive(13),
      I2 => stim_mask_channel_positive(14),
      I3 => stim_mask_channel_positive(15),
      O => \write_register_address[3]_i_21_n_0\
    );
\write_register_address[3]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => stim_mask_channel_positive(15),
      I1 => stim_mask_channel_positive(14),
      I2 => stim_mask_channel_positive(13),
      I3 => stim_mask_channel_positive(12),
      O => \write_register_address[3]_i_22_n_0\
    );
\write_register_address[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => \write_register_address[3]_i_9_n_0\,
      I1 => \write_register_address[0]_i_3_n_0\,
      I2 => \stimulation_state_reg_n_0_[3]\,
      I3 => p_0_in16_in,
      O => \write_register_address[3]_i_3_n_0\
    );
\write_register_address[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555554"
    )
        port map (
      I0 => \write_register_address_reg_n_0_[3]\,
      I1 => stim_mask_channel_negative(0),
      I2 => stim_mask_channel_negative(1),
      I3 => \write_register_address[3]_i_10_n_0\,
      I4 => \write_register_address[3]_i_11_n_0\,
      I5 => \write_register_address[3]_i_12_n_0\,
      O => \write_register_address[3]_i_4_n_0\
    );
\write_register_address[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F8FFFFFFFF88F8"
    )
        port map (
      I0 => stim_mask_channel_negative(1),
      I1 => \write_register_address[5]_i_6_n_0\,
      I2 => \write_register_address[3]_i_13_n_0\,
      I3 => \write_register_address[5]_i_17_n_0\,
      I4 => stim_mask_channel_negative(0),
      I5 => \write_register_address[3]_i_14_n_0\,
      O => \write_register_address[3]_i_5_n_0\
    );
\write_register_address[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1012"
    )
        port map (
      I0 => \^channel_out\(2),
      I1 => \^channel_out\(3),
      I2 => \^channel_out\(1),
      I3 => \^channel_out\(0),
      O => \write_register_address[3]_i_6_n_0\
    );
\write_register_address[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D5D555555005D5D"
    )
        port map (
      I0 => \write_register_address_reg_n_0_[3]\,
      I1 => \write_register_address[3]_i_15_n_0\,
      I2 => \write_register_address[3]_i_16_n_0\,
      I3 => \write_register_address[3]_i_17_n_0\,
      I4 => \write_register_address[3]_i_18_n_0\,
      I5 => stim_mask_channel_positive(0),
      O => \write_register_address[3]_i_7_n_0\
    );
\write_register_address[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F00D"
    )
        port map (
      I0 => \^channel_out\(2),
      I1 => \^channel_out\(0),
      I2 => \^channel_out\(3),
      I3 => \^channel_out\(1),
      O => \write_register_address[3]_i_8_n_0\
    );
\write_register_address[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A000000200"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[10]\,
      I1 => \^channel_out\(1),
      I2 => \^channel_out\(3),
      I3 => \^channel_out\(4),
      I4 => \^channel_out\(0),
      I5 => \^channel_out\(2),
      O => \write_register_address[3]_i_9_n_0\
    );
\write_register_address[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \write_register_address[4]_i_2_n_0\,
      I1 => \write_register_address[4]_i_3_n_0\,
      I2 => p_0_in16_in,
      I3 => \write_register_address[4]_i_4_n_0\,
      I4 => \stimulation_state_reg_n_0_[3]\,
      O => \write_register_address[4]_i_1_n_0\
    );
\write_register_address[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[10]\,
      I1 => \^channel_out\(2),
      I2 => \^channel_out\(0),
      I3 => \^channel_out\(4),
      I4 => \^channel_out\(3),
      I5 => \^channel_out\(1),
      O => \write_register_address[4]_i_2_n_0\
    );
\write_register_address[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0080FFFF"
    )
        port map (
      I0 => \write_register_address_reg_n_0_[4]\,
      I1 => \write_register_address[4]_i_5_n_0\,
      I2 => \write_register_address[5]_i_5_n_0\,
      I3 => \write_register_address[4]_i_6_n_0\,
      I4 => \write_register_address[4]_i_7_n_0\,
      O => \write_register_address[4]_i_3_n_0\
    );
\write_register_address[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \stimulation_state_reg_n_0_[1]\,
      I1 => \stimulation_state_reg_n_0_[0]\,
      I2 => \stimulation_state_reg_n_0_[2]\,
      O => \write_register_address[4]_i_4_n_0\
    );
\write_register_address[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => \^channel_out\(2),
      I1 => \^channel_out\(1),
      I2 => \^channel_out\(3),
      O => \write_register_address[4]_i_5_n_0\
    );
\write_register_address[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000E00000EE00000"
    )
        port map (
      I0 => \write_register_address[5]_i_17_n_0\,
      I1 => \write_register_address[4]_i_8_n_0\,
      I2 => stim_mask_channel_negative(1),
      I3 => \write_register_address[5]_i_6_n_0\,
      I4 => \^channel_out\(0),
      I5 => stim_mask_channel_negative(0),
      O => \write_register_address[4]_i_6_n_0\
    );
\write_register_address[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \^channel_out\(1),
      I1 => \^channel_out\(3),
      I2 => \^channel_out\(2),
      I3 => \^channel_out\(0),
      O => \write_register_address[4]_i_7_n_0\
    );
\write_register_address[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000222A2222"
    )
        port map (
      I0 => \write_register_address[5]_i_16_n_0\,
      I1 => stim_mask_channel_negative(5),
      I2 => stim_mask_channel_negative(8),
      I3 => \write_register_address[5]_i_11_n_0\,
      I4 => \write_register_address[5]_i_14_n_0\,
      I5 => \write_register_address[5]_i_13_n_0\,
      O => \write_register_address[4]_i_8_n_0\
    );
\write_register_address[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAEAAAAAAAAAA"
    )
        port map (
      I0 => \write_register_address[5]_i_2_n_0\,
      I1 => \write_register_address[5]_i_3_n_0\,
      I2 => \^channel_out\(3),
      I3 => \write_register_address_reg_n_0_[5]\,
      I4 => \write_register_address[5]_i_4_n_0\,
      I5 => p_0_in16_in,
      O => \write_register_address[5]_i_1_n_0\
    );
\write_register_address[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEEAFFFFFFFF"
    )
        port map (
      I0 => \write_register_address[6]_i_11_n_0\,
      I1 => stim_mask_channel_positive(6),
      I2 => stim_mask_channel_positive(5),
      I3 => \write_register_address[6]_i_10_n_0\,
      I4 => stim_mask_channel_positive(7),
      I5 => \write_register_address[5]_i_18_n_0\,
      O => \write_register_address[5]_i_10_n_0\
    );
\write_register_address[5]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => stim_mask_channel_negative(6),
      I1 => stim_mask_channel_negative(7),
      O => \write_register_address[5]_i_11_n_0\
    );
\write_register_address[5]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => stim_mask_channel_negative(10),
      I1 => stim_mask_channel_negative(11),
      I2 => \write_register_address[5]_i_19_n_0\,
      I3 => stim_mask_channel_negative(9),
      I4 => stim_mask_channel_negative(8),
      O => \write_register_address[5]_i_12_n_0\
    );
\write_register_address[5]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => stim_mask_channel_negative(4),
      I1 => stim_mask_channel_negative(3),
      I2 => stim_mask_channel_negative(2),
      O => \write_register_address[5]_i_13_n_0\
    );
\write_register_address[5]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => stim_mask_channel_negative(9),
      I1 => stim_mask_channel_negative(10),
      I2 => stim_mask_channel_negative(11),
      I3 => \write_register_address[5]_i_19_n_0\,
      O => \write_register_address[5]_i_14_n_0\
    );
\write_register_address[5]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => stim_mask_channel_negative(8),
      I1 => stim_mask_channel_negative(7),
      I2 => stim_mask_channel_negative(6),
      O => \write_register_address[5]_i_15_n_0\
    );
\write_register_address[5]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000030003013F"
    )
        port map (
      I0 => \write_register_address[5]_i_20_n_0\,
      I1 => stim_mask_channel_negative(8),
      I2 => stim_mask_channel_negative(9),
      I3 => \write_register_address[5]_i_21_n_0\,
      I4 => stim_mask_channel_negative(7),
      I5 => stim_mask_channel_negative(6),
      O => \write_register_address[5]_i_16_n_0\
    );
\write_register_address[5]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200020202"
    )
        port map (
      I0 => \write_register_address[5]_i_12_n_0\,
      I1 => stim_mask_channel_negative(5),
      I2 => \write_register_address[5]_i_11_n_0\,
      I3 => stim_mask_channel_negative(4),
      I4 => stim_mask_channel_negative(3),
      I5 => stim_mask_channel_negative(2),
      O => \write_register_address[5]_i_17_n_0\
    );
\write_register_address[5]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000BA00BAAABA"
    )
        port map (
      I0 => \write_register_address[6]_i_13_n_0\,
      I1 => \write_register_address[5]_i_22_n_0\,
      I2 => \write_register_address[5]_i_23_n_0\,
      I3 => stim_mask_channel_positive(7),
      I4 => stim_mask_channel_positive(9),
      I5 => stim_mask_channel_positive(8),
      O => \write_register_address[5]_i_18_n_0\
    );
\write_register_address[5]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => stim_mask_channel_negative(15),
      I1 => stim_mask_channel_negative(14),
      I2 => stim_mask_channel_negative(13),
      I3 => stim_mask_channel_negative(12),
      O => \write_register_address[5]_i_19_n_0\
    );
\write_register_address[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800002020222"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[10]\,
      I1 => \^channel_out\(3),
      I2 => \^channel_out\(1),
      I3 => \^channel_out\(0),
      I4 => \^channel_out\(4),
      I5 => \^channel_out\(2),
      O => \write_register_address[5]_i_2_n_0\
    );
\write_register_address[5]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEE8"
    )
        port map (
      I0 => stim_mask_channel_negative(13),
      I1 => stim_mask_channel_negative(10),
      I2 => stim_mask_channel_negative(11),
      I3 => stim_mask_channel_negative(14),
      I4 => stim_mask_channel_negative(15),
      I5 => stim_mask_channel_negative(12),
      O => \write_register_address[5]_i_20_n_0\
    );
\write_register_address[5]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => stim_mask_channel_negative(12),
      I1 => stim_mask_channel_negative(13),
      I2 => stim_mask_channel_negative(14),
      I3 => stim_mask_channel_negative(15),
      I4 => stim_mask_channel_negative(11),
      I5 => stim_mask_channel_negative(10),
      O => \write_register_address[5]_i_21_n_0\
    );
\write_register_address[5]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE0"
    )
        port map (
      I0 => stim_mask_channel_positive(14),
      I1 => stim_mask_channel_positive(15),
      I2 => stim_mask_channel_positive(13),
      I3 => stim_mask_channel_positive(9),
      I4 => stim_mask_channel_positive(8),
      O => \write_register_address[5]_i_22_n_0\
    );
\write_register_address[5]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100111117"
    )
        port map (
      I0 => stim_mask_channel_positive(10),
      I1 => stim_mask_channel_positive(12),
      I2 => stim_mask_channel_positive(13),
      I3 => stim_mask_channel_positive(14),
      I4 => stim_mask_channel_positive(15),
      I5 => stim_mask_channel_positive(11),
      O => \write_register_address[5]_i_23_n_0\
    );
\write_register_address[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8A8A2AAAAAAAAA"
    )
        port map (
      I0 => \write_register_address[5]_i_5_n_0\,
      I1 => stim_mask_channel_negative(0),
      I2 => \^channel_out\(0),
      I3 => \write_register_address[5]_i_6_n_0\,
      I4 => stim_mask_channel_negative(1),
      I5 => \write_register_address[5]_i_7_n_0\,
      O => \write_register_address[5]_i_3_n_0\
    );
\write_register_address[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFD0000"
    )
        port map (
      I0 => \write_register_address[6]_i_3_n_0\,
      I1 => \^channel_out\(1),
      I2 => \write_register_address_reg_n_0_[5]\,
      I3 => \write_register_address[6]_i_4_n_0\,
      I4 => \^channel_out\(3),
      I5 => \write_register_address[5]_i_8_n_0\,
      O => \write_register_address[5]_i_4_n_0\
    );
\write_register_address[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF4FFF4FFFFF4"
    )
        port map (
      I0 => \write_register_address[5]_i_9_n_0\,
      I1 => \write_register_address[5]_i_10_n_0\,
      I2 => \^channel_out\(0),
      I3 => \write_register_address[6]_i_7_n_0\,
      I4 => stim_mask_channel_positive(1),
      I5 => stim_mask_channel_positive(0),
      O => \write_register_address[5]_i_5_n_0\
    );
\write_register_address[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => stim_mask_channel_negative(3),
      I1 => \write_register_address[5]_i_11_n_0\,
      I2 => stim_mask_channel_negative(5),
      I3 => \write_register_address[5]_i_12_n_0\,
      I4 => stim_mask_channel_negative(2),
      I5 => stim_mask_channel_negative(4),
      O => \write_register_address[5]_i_6_n_0\
    );
\write_register_address[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF04550000"
    )
        port map (
      I0 => \write_register_address[5]_i_13_n_0\,
      I1 => \write_register_address[5]_i_14_n_0\,
      I2 => \write_register_address[5]_i_15_n_0\,
      I3 => stim_mask_channel_negative(5),
      I4 => \write_register_address[5]_i_16_n_0\,
      I5 => \write_register_address[5]_i_17_n_0\,
      O => \write_register_address[5]_i_7_n_0\
    );
\write_register_address[5]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77777FFF"
    )
        port map (
      I0 => \write_register_address[4]_i_4_n_0\,
      I1 => \stimulation_state_reg_n_0_[3]\,
      I2 => \^channel_out\(2),
      I3 => \^channel_out\(1),
      I4 => \^channel_out\(3),
      O => \write_register_address[5]_i_8_n_0\
    );
\write_register_address[5]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0017"
    )
        port map (
      I0 => stim_mask_channel_positive(2),
      I1 => stim_mask_channel_positive(3),
      I2 => stim_mask_channel_positive(4),
      I3 => \write_register_address[6]_i_12_n_0\,
      O => \write_register_address[5]_i_9_n_0\
    );
\write_register_address[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \stimulation_state_reg_n_0_[3]\,
      I1 => \stimulation_state_reg_n_0_[2]\,
      I2 => \stimulation_state_reg_n_0_[0]\,
      I3 => \stimulation_state_reg_n_0_[1]\,
      I4 => p_0_in16_in,
      I5 => \write_register_address[6]_i_2_n_0\,
      O => \write_register_address[6]_i_1_n_0\
    );
\write_register_address[6]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => stim_mask_channel_positive(9),
      I1 => stim_mask_channel_positive(8),
      I2 => stim_mask_channel_positive(10),
      I3 => stim_mask_channel_positive(11),
      I4 => \write_register_address[3]_i_22_n_0\,
      O => \write_register_address[6]_i_10_n_0\
    );
\write_register_address[6]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => stim_mask_channel_positive(4),
      I1 => stim_mask_channel_positive(3),
      I2 => stim_mask_channel_positive(2),
      O => \write_register_address[6]_i_11_n_0\
    );
\write_register_address[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \write_register_address[6]_i_13_n_0\,
      I1 => stim_mask_channel_positive(8),
      I2 => stim_mask_channel_positive(9),
      I3 => stim_mask_channel_positive(6),
      I4 => stim_mask_channel_positive(7),
      I5 => stim_mask_channel_positive(5),
      O => \write_register_address[6]_i_12_n_0\
    );
\write_register_address[6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => stim_mask_channel_positive(12),
      I1 => stim_mask_channel_positive(13),
      I2 => stim_mask_channel_positive(14),
      I3 => stim_mask_channel_positive(15),
      I4 => stim_mask_channel_positive(11),
      I5 => stim_mask_channel_positive(10),
      O => \write_register_address[6]_i_13_n_0\
    );
\write_register_address[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6262626262620062"
    )
        port map (
      I0 => \^channel_out\(3),
      I1 => \^channel_out\(1),
      I2 => \^channel_out\(2),
      I3 => \write_register_address[6]_i_3_n_0\,
      I4 => \write_register_address_reg_n_0_[6]\,
      I5 => \write_register_address[6]_i_4_n_0\,
      O => \write_register_address[6]_i_2_n_0\
    );
\write_register_address[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBAAAAFBFBFBFBFB"
    )
        port map (
      I0 => \^channel_out\(0),
      I1 => \write_register_address[6]_i_5_n_0\,
      I2 => \write_register_address[6]_i_6_n_0\,
      I3 => stim_mask_channel_positive(1),
      I4 => stim_mask_channel_positive(0),
      I5 => \write_register_address[6]_i_7_n_0\,
      O => \write_register_address[6]_i_3_n_0\
    );
\write_register_address[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800AAAA08"
    )
        port map (
      I0 => \^channel_out\(0),
      I1 => \write_register_address[6]_i_8_n_0\,
      I2 => \write_register_address[6]_i_9_n_0\,
      I3 => stim_mask_channel_negative(0),
      I4 => stim_mask_channel_negative(1),
      I5 => \write_register_address[5]_i_6_n_0\,
      O => \write_register_address[6]_i_4_n_0\
    );
\write_register_address[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0001033D"
    )
        port map (
      I0 => \write_register_address[3]_i_17_n_0\,
      I1 => stim_mask_channel_positive(7),
      I2 => stim_mask_channel_positive(6),
      I3 => stim_mask_channel_positive(5),
      I4 => \write_register_address[6]_i_10_n_0\,
      I5 => \write_register_address[6]_i_11_n_0\,
      O => \write_register_address[6]_i_5_n_0\
    );
\write_register_address[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEEE"
    )
        port map (
      I0 => stim_mask_channel_positive(1),
      I1 => stim_mask_channel_positive(0),
      I2 => stim_mask_channel_positive(4),
      I3 => stim_mask_channel_positive(3),
      I4 => stim_mask_channel_positive(2),
      I5 => \write_register_address[6]_i_12_n_0\,
      O => \write_register_address[6]_i_6_n_0\
    );
\write_register_address[6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \write_register_address[6]_i_12_n_0\,
      I1 => stim_mask_channel_positive(2),
      I2 => stim_mask_channel_positive(3),
      I3 => stim_mask_channel_positive(4),
      O => \write_register_address[6]_i_7_n_0\
    );
\write_register_address[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000C0CC5"
    )
        port map (
      I0 => \write_register_address[3]_i_12_n_0\,
      I1 => \write_register_address[5]_i_12_n_0\,
      I2 => stim_mask_channel_negative(5),
      I3 => stim_mask_channel_negative(7),
      I4 => stim_mask_channel_negative(6),
      I5 => \write_register_address[5]_i_13_n_0\,
      O => \write_register_address[6]_i_8_n_0\
    );
\write_register_address[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEE8FEFEFEFE"
    )
        port map (
      I0 => stim_mask_channel_negative(2),
      I1 => stim_mask_channel_negative(3),
      I2 => stim_mask_channel_negative(4),
      I3 => \write_register_address[5]_i_11_n_0\,
      I4 => stim_mask_channel_negative(5),
      I5 => \write_register_address[5]_i_12_n_0\,
      O => \write_register_address[6]_i_9_n_0\
    );
\write_register_address_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \write_register_data[11]_i_1_n_0\,
      D => \write_register_address[0]_i_1_n_0\,
      Q => \write_register_address_reg_n_0_[0]\,
      R => '0'
    );
\write_register_address_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \write_register_data[11]_i_1_n_0\,
      D => \write_register_address[1]_i_1_n_0\,
      Q => \write_register_address_reg_n_0_[1]\,
      R => '0'
    );
\write_register_address_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \write_register_data[11]_i_1_n_0\,
      D => \write_register_address[2]_i_1_n_0\,
      Q => \write_register_address_reg_n_0_[2]\,
      R => '0'
    );
\write_register_address_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \write_register_data[11]_i_1_n_0\,
      D => \write_register_address[3]_i_1_n_0\,
      Q => \write_register_address_reg_n_0_[3]\,
      R => '0'
    );
\write_register_address_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \write_register_data[11]_i_1_n_0\,
      D => \write_register_address[4]_i_1_n_0\,
      Q => \write_register_address_reg_n_0_[4]\,
      R => '0'
    );
\write_register_address_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \write_register_data[11]_i_1_n_0\,
      D => \write_register_address[5]_i_1_n_0\,
      Q => \write_register_address_reg_n_0_[5]\,
      R => '0'
    );
\write_register_address_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \write_register_data[11]_i_1_n_0\,
      D => \write_register_address[6]_i_1_n_0\,
      Q => \write_register_address_reg_n_0_[6]\,
      R => '0'
    );
\write_register_data[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \write_register_data[0]_i_2_n_0\,
      I1 => \FSM_onehot_state_reg_n_0_[4]\,
      I2 => zcheck_dac_command(0),
      I3 => \write_register_data[11]_i_7_n_0\,
      I4 => \g0_b0__0_n_0\,
      I5 => \FSM_onehot_state_reg_n_0_[10]\,
      O => \write_register_data[0]_i_1_n_0\
    );
\write_register_data[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008808AAAAAAAA"
    )
        port map (
      I0 => p_0_in16_in,
      I1 => \write_register_data[0]_i_3_n_0\,
      I2 => \write_register_data[0]_i_4_n_0\,
      I3 => \write_register_data[0]_i_5_n_0\,
      I4 => \write_register_data[3]_i_3_n_0\,
      I5 => \write_register_data[3]_i_2_n_0\,
      O => \write_register_data[0]_i_2_n_0\
    );
\write_register_data[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5D555D5FFDF5FDF"
    )
        port map (
      I0 => \stimulation_state_reg_n_0_[3]\,
      I1 => stim_pulse_magnitude(0),
      I2 => \^channel_out\(3),
      I3 => \^channel_out\(1),
      I4 => \^channel_out\(0),
      I5 => \data_in_A[0]_i_6_n_0\,
      O => \write_register_data[0]_i_3_n_0\
    );
\write_register_data[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEA45003F"
    )
        port map (
      I0 => stim_rising_edge_first,
      I1 => stim_mask_channel_negative(0),
      I2 => stim_bipolar_mode,
      I3 => stim_mask_channel_positive(0),
      I4 => \^channel_out\(0),
      I5 => \write_register_data[14]_i_5_n_0\,
      O => \write_register_data[0]_i_4_n_0\
    );
\write_register_data[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4544555545444544"
    )
        port map (
      I0 => \stimulation_state_reg_n_0_[1]\,
      I1 => \stimulation_state_reg_n_0_[3]\,
      I2 => \write_register_data[0]_i_6_n_0\,
      I3 => \^channel_out\(0),
      I4 => \write_register_data[0]_i_7_n_0\,
      I5 => \^channel_out\(1),
      O => \write_register_data[0]_i_5_n_0\
    );
\write_register_data[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => stim_mask_channel_positive(0),
      I1 => stim_bipolar_mode,
      I2 => stim_mask_channel_negative(0),
      O => \write_register_data[0]_i_6_n_0\
    );
\write_register_data[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2676"
    )
        port map (
      I0 => stim_rising_edge_first,
      I1 => stim_mask_channel_positive(0),
      I2 => stim_bipolar_mode,
      I3 => stim_mask_channel_negative(0),
      O => \write_register_data[0]_i_7_n_0\
    );
\write_register_data[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAEAAAEAAAEAA"
    )
        port map (
      I0 => \write_register_data[10]_i_2_n_0\,
      I1 => zcheck_global_channel(2),
      I2 => \^channel_out\(0),
      I3 => \FSM_onehot_state_reg_n_0_[11]\,
      I4 => \FSM_onehot_state_reg_n_0_[10]\,
      I5 => in700,
      O => \write_register_data[10]_i_1_n_0\
    );
\write_register_data[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008808AAAAAAAA"
    )
        port map (
      I0 => p_0_in16_in,
      I1 => \write_register_data[10]_i_3_n_0\,
      I2 => \write_register_data[10]_i_4_n_0\,
      I3 => \write_register_data[10]_i_5_n_0\,
      I4 => \write_register_data[3]_i_3_n_0\,
      I5 => \write_register_data[3]_i_2_n_0\,
      O => \write_register_data[10]_i_2_n_0\
    );
\write_register_data[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF01FFFFFFFF"
    )
        port map (
      I0 => \^channel_out\(2),
      I1 => \^channel_out\(1),
      I2 => \write_register_data[10]_i_6_n_0\,
      I3 => \write_register_data[10]_i_7_n_0\,
      I4 => \^channel_out\(3),
      I5 => \stimulation_state_reg_n_0_[3]\,
      O => \write_register_data[10]_i_3_n_0\
    );
\write_register_data[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEA45003F"
    )
        port map (
      I0 => stim_rising_edge_first,
      I1 => stim_mask_channel_negative(10),
      I2 => stim_bipolar_mode,
      I3 => stim_mask_channel_positive(10),
      I4 => \^channel_out\(0),
      I5 => \write_register_data[14]_i_5_n_0\,
      O => \write_register_data[10]_i_4_n_0\
    );
\write_register_data[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4544555545444544"
    )
        port map (
      I0 => \stimulation_state_reg_n_0_[1]\,
      I1 => \stimulation_state_reg_n_0_[3]\,
      I2 => \write_register_data[10]_i_8_n_0\,
      I3 => \^channel_out\(0),
      I4 => \write_register_data[10]_i_9_n_0\,
      I5 => \^channel_out\(1),
      O => \write_register_data[10]_i_5_n_0\
    );
\write_register_data[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555F555FFFFFFFCF"
    )
        port map (
      I0 => \write_register_data_reg_n_0_[10]\,
      I1 => stim_current_step_size(0),
      I2 => stim_current_step_size(2),
      I3 => stim_current_step_size(1),
      I4 => \^channel_out\(0),
      I5 => stim_current_step_size(3),
      O => \write_register_data[10]_i_6_n_0\
    );
\write_register_data[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBEBEAEBAAAAAAAA"
    )
        port map (
      I0 => \write_register_data[12]_i_6_n_0\,
      I1 => stim_rising_edge_first,
      I2 => stim_mask_channel_positive(10),
      I3 => stim_bipolar_mode,
      I4 => stim_mask_channel_negative(10),
      I5 => \write_register_data[13]_i_8_n_0\,
      O => \write_register_data[10]_i_7_n_0\
    );
\write_register_data[10]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => stim_mask_channel_positive(10),
      I1 => stim_bipolar_mode,
      I2 => stim_mask_channel_negative(10),
      O => \write_register_data[10]_i_8_n_0\
    );
\write_register_data[10]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2676"
    )
        port map (
      I0 => stim_rising_edge_first,
      I1 => stim_mask_channel_positive(10),
      I2 => stim_bipolar_mode,
      I3 => stim_mask_channel_negative(10),
      O => \write_register_data[10]_i_9_n_0\
    );
\write_register_data[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA8A8A8A"
    )
        port map (
      I0 => rstn,
      I1 => \write_register_data[11]_i_3_n_0\,
      I2 => \zcheck_dac_command[7]_i_4_n_0\,
      I3 => \write_register_data[11]_i_4_n_0\,
      I4 => \FSM_onehot_state_reg_n_0_[10]\,
      I5 => \write_register_data[11]_i_5_n_0\,
      O => \write_register_data[11]_i_1_n_0\
    );
\write_register_data[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEA45003F"
    )
        port map (
      I0 => stim_rising_edge_first,
      I1 => stim_mask_channel_negative(11),
      I2 => stim_bipolar_mode,
      I3 => stim_mask_channel_positive(11),
      I4 => \^channel_out\(0),
      I5 => \write_register_data[14]_i_5_n_0\,
      O => \write_register_data[11]_i_10_n_0\
    );
\write_register_data[11]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4445444444444444"
    )
        port map (
      I0 => \^channel_out\(3),
      I1 => \write_register_data[11]_i_17_n_0\,
      I2 => \write_register_data[11]_i_16_n_0\,
      I3 => \^channel_out\(2),
      I4 => \^channel_out\(0),
      I5 => \^channel_out\(1),
      O => \write_register_data[11]_i_11_n_0\
    );
\write_register_data[11]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \stimulation_state_reg_n_0_[1]\,
      I1 => \stimulation_state_reg_n_0_[2]\,
      O => \write_register_data[11]_i_12_n_0\
    );
\write_register_data[11]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \stimulation_state_reg_n_0_[2]\,
      I1 => \stimulation_state_reg_n_0_[0]\,
      I2 => \stimulation_state_reg_n_0_[1]\,
      O => \write_register_data[11]_i_13_n_0\
    );
\write_register_data[11]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA00AA0CCC0000"
    )
        port map (
      I0 => \data_in_A[16]_i_9_n_0\,
      I1 => \data_in_A[19]_i_7_n_0\,
      I2 => \^channel_out\(1),
      I3 => \^channel_out\(0),
      I4 => \stimulation_state_reg_n_0_[0]\,
      I5 => \stimulation_state_reg_n_0_[1]\,
      O => \write_register_data[11]_i_14_n_0\
    );
\write_register_data[11]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => stim_mask_channel_positive(11),
      I1 => stim_bipolar_mode,
      I2 => stim_mask_channel_negative(11),
      O => \write_register_data[11]_i_15_n_0\
    );
\write_register_data[11]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2676"
    )
        port map (
      I0 => stim_rising_edge_first,
      I1 => stim_mask_channel_positive(11),
      I2 => stim_bipolar_mode,
      I3 => stim_mask_channel_negative(11),
      O => \write_register_data[11]_i_16_n_0\
    );
\write_register_data[11]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4040FF40"
    )
        port map (
      I0 => \write_register_data[12]_i_9_n_0\,
      I1 => \data_in_A[0]_i_7_n_0\,
      I2 => \write_register_data[14]_i_11_n_0\,
      I3 => \write_register_data_reg_n_0_[11]\,
      I4 => \write_register_data[14]_i_10_n_0\,
      I5 => \data_in_A[4]_i_5_n_0\,
      O => \write_register_data[11]_i_17_n_0\
    );
\write_register_data[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \write_register_data[11]_i_6_n_0\,
      I1 => p_0_in16_in,
      I2 => zcheck_global_channel(3),
      I3 => \write_register_data[11]_i_7_n_0\,
      I4 => \FSM_onehot_state_reg_n_0_[10]\,
      I5 => in700,
      O => \write_register_data[11]_i_2_n_0\
    );
\write_register_data[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CA0A0000"
    )
        port map (
      I0 => \write_register_data[11]_i_8_n_0\,
      I1 => \data_in_A[21]_i_2_n_0\,
      I2 => \stimulation_state_reg_n_0_[3]\,
      I3 => \write_register_address[4]_i_4_n_0\,
      I4 => \data_in_A[22]_i_2_n_0\,
      O => \write_register_data[11]_i_3_n_0\
    );
\write_register_data[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444404C4444444C"
    )
        port map (
      I0 => \^channel_out\(4),
      I1 => L_n_16,
      I2 => \^channel_out\(2),
      I3 => \^channel_out\(1),
      I4 => \^channel_out\(3),
      I5 => \^channel_out\(0),
      O => \write_register_data[11]_i_4_n_0\
    );
\write_register_data[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[11]\,
      I1 => L_n_19,
      I2 => \^channel_out\(2),
      I3 => \^channel_out\(3),
      I4 => \^channel_out\(1),
      O => \write_register_data[11]_i_5_n_0\
    );
\write_register_data[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A888A888A88AAAA"
    )
        port map (
      I0 => \write_register_data[3]_i_2_n_0\,
      I1 => \write_register_data[3]_i_3_n_0\,
      I2 => \write_register_data[11]_i_9_n_0\,
      I3 => \write_register_data[11]_i_10_n_0\,
      I4 => \write_register_data[13]_i_4_n_0\,
      I5 => \write_register_data[11]_i_11_n_0\,
      O => \write_register_data[11]_i_6_n_0\
    );
\write_register_data[11]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[11]\,
      I1 => \^channel_out\(0),
      O => \write_register_data[11]_i_7_n_0\
    );
\write_register_data[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_in_A[16]_i_9_n_0\,
      I1 => \data_in_A[19]_i_7_n_0\,
      I2 => \write_register_data[11]_i_12_n_0\,
      I3 => \stim_train_count_tracker[0]_i_2_n_0\,
      I4 => \write_register_data[11]_i_13_n_0\,
      I5 => \write_register_data[11]_i_14_n_0\,
      O => \write_register_data[11]_i_8_n_0\
    );
\write_register_data[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4544555545444544"
    )
        port map (
      I0 => \stimulation_state_reg_n_0_[1]\,
      I1 => \stimulation_state_reg_n_0_[3]\,
      I2 => \write_register_data[11]_i_15_n_0\,
      I3 => \^channel_out\(0),
      I4 => \write_register_data[11]_i_16_n_0\,
      I5 => \^channel_out\(1),
      O => \write_register_data[11]_i_9_n_0\
    );
\write_register_data[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008808AAAAAAAA"
    )
        port map (
      I0 => p_0_in16_in,
      I1 => \write_register_data[12]_i_2_n_0\,
      I2 => \write_register_data[12]_i_3_n_0\,
      I3 => \write_register_data[12]_i_4_n_0\,
      I4 => \write_register_data[3]_i_3_n_0\,
      I5 => \write_register_data[3]_i_2_n_0\,
      O => \write_register_data[12]_i_1_n_0\
    );
\write_register_data[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000DDFDFFFFFFFF"
    )
        port map (
      I0 => \write_register_data[12]_i_5_n_0\,
      I1 => \write_register_data[12]_i_6_n_0\,
      I2 => \write_register_data_reg_n_0_[12]\,
      I3 => \write_register_data[14]_i_10_n_0\,
      I4 => \^channel_out\(3),
      I5 => \stimulation_state_reg_n_0_[3]\,
      O => \write_register_data[12]_i_2_n_0\
    );
\write_register_data[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEA45003F"
    )
        port map (
      I0 => stim_rising_edge_first,
      I1 => stim_mask_channel_negative(12),
      I2 => stim_bipolar_mode,
      I3 => stim_mask_channel_positive(12),
      I4 => \^channel_out\(0),
      I5 => \write_register_data[14]_i_5_n_0\,
      O => \write_register_data[12]_i_3_n_0\
    );
\write_register_data[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4544555545444544"
    )
        port map (
      I0 => \stimulation_state_reg_n_0_[1]\,
      I1 => \stimulation_state_reg_n_0_[3]\,
      I2 => \write_register_data[12]_i_7_n_0\,
      I3 => \^channel_out\(0),
      I4 => \write_register_data[12]_i_8_n_0\,
      I5 => \^channel_out\(1),
      O => \write_register_data[12]_i_4_n_0\
    );
\write_register_data[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0F74FFFFFFFF"
    )
        port map (
      I0 => stim_mask_channel_negative(12),
      I1 => stim_bipolar_mode,
      I2 => stim_mask_channel_positive(12),
      I3 => stim_rising_edge_first,
      I4 => \^channel_out\(2),
      I5 => L_n_26,
      O => \write_register_data[12]_i_5_n_0\
    );
\write_register_data[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000444400004454"
    )
        port map (
      I0 => \^channel_out\(1),
      I1 => \^channel_out\(2),
      I2 => \write_register_data[12]_i_9_n_0\,
      I3 => stim_current_step_size(3),
      I4 => \^channel_out\(0),
      I5 => stim_current_step_size(2),
      O => \write_register_data[12]_i_6_n_0\
    );
\write_register_data[12]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => stim_mask_channel_positive(12),
      I1 => stim_bipolar_mode,
      I2 => stim_mask_channel_negative(12),
      O => \write_register_data[12]_i_7_n_0\
    );
\write_register_data[12]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2676"
    )
        port map (
      I0 => stim_rising_edge_first,
      I1 => stim_mask_channel_positive(12),
      I2 => stim_bipolar_mode,
      I3 => stim_mask_channel_negative(12),
      O => \write_register_data[12]_i_8_n_0\
    );
\write_register_data[12]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => stim_current_step_size(1),
      I1 => stim_current_step_size(0),
      O => \write_register_data[12]_i_9_n_0\
    );
\write_register_data[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008808AAAAAAAA"
    )
        port map (
      I0 => p_0_in16_in,
      I1 => \write_register_data[13]_i_2_n_0\,
      I2 => \write_register_data[13]_i_3_n_0\,
      I3 => \write_register_data[13]_i_4_n_0\,
      I4 => \write_register_data[3]_i_3_n_0\,
      I5 => \write_register_data[3]_i_2_n_0\,
      O => \write_register_data[13]_i_1_n_0\
    );
\write_register_data[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C0CFFFFF22F2"
    )
        port map (
      I0 => \^channel_out\(1),
      I1 => \write_register_data[13]_i_5_n_0\,
      I2 => \^channel_out\(0),
      I3 => \write_register_data[13]_i_6_n_0\,
      I4 => \stimulation_state_reg_n_0_[3]\,
      I5 => \stimulation_state_reg_n_0_[1]\,
      O => \write_register_data[13]_i_2_n_0\
    );
\write_register_data[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFAAAAAAEFAAEF"
    )
        port map (
      I0 => \^channel_out\(3),
      I1 => \write_register_data[14]_i_10_n_0\,
      I2 => \write_register_data_reg_n_0_[13]\,
      I3 => \write_register_data[13]_i_7_n_0\,
      I4 => \write_register_data[13]_i_5_n_0\,
      I5 => \write_register_data[13]_i_8_n_0\,
      O => \write_register_data[13]_i_3_n_0\
    );
\write_register_data[13]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F8F"
    )
        port map (
      I0 => \^channel_out\(3),
      I1 => \^channel_out\(1),
      I2 => \stimulation_state_reg_n_0_[3]\,
      I3 => \^channel_out\(0),
      O => \write_register_data[13]_i_4_n_0\
    );
\write_register_data[13]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2676"
    )
        port map (
      I0 => stim_rising_edge_first,
      I1 => stim_mask_channel_positive(13),
      I2 => stim_bipolar_mode,
      I3 => stim_mask_channel_negative(13),
      O => \write_register_data[13]_i_5_n_0\
    );
\write_register_data[13]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => stim_mask_channel_positive(13),
      I1 => stim_bipolar_mode,
      I2 => stim_mask_channel_negative(13),
      O => \write_register_data[13]_i_6_n_0\
    );
\write_register_data[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000303000003031"
    )
        port map (
      I0 => stim_current_step_size(2),
      I1 => \^channel_out\(1),
      I2 => \^channel_out\(2),
      I3 => stim_current_step_size(3),
      I4 => \^channel_out\(0),
      I5 => stim_current_step_size(1),
      O => \write_register_data[13]_i_7_n_0\
    );
\write_register_data[13]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^channel_out\(1),
      I1 => \^channel_out\(0),
      I2 => \^channel_out\(2),
      O => \write_register_data[13]_i_8_n_0\
    );
\write_register_data[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000A2AAAAAAAA"
    )
        port map (
      I0 => p_0_in16_in,
      I1 => \write_register_data[14]_i_2_n_0\,
      I2 => \write_register_data[14]_i_3_n_0\,
      I3 => \write_register_data[3]_i_3_n_0\,
      I4 => \write_register_data[14]_i_4_n_0\,
      I5 => \write_register_data[3]_i_2_n_0\,
      O => \write_register_data[14]_i_1_n_0\
    );
\write_register_data[14]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF57"
    )
        port map (
      I0 => stim_current_step_size(3),
      I1 => stim_current_step_size(1),
      I2 => stim_current_step_size(2),
      I3 => \^channel_out\(1),
      I4 => \^channel_out\(2),
      O => \write_register_data[14]_i_10_n_0\
    );
\write_register_data[14]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => stim_current_step_size(3),
      I1 => \^channel_out\(0),
      I2 => stim_current_step_size(2),
      O => \write_register_data[14]_i_11_n_0\
    );
\write_register_data[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEA45003F"
    )
        port map (
      I0 => stim_rising_edge_first,
      I1 => stim_mask_channel_negative(14),
      I2 => stim_bipolar_mode,
      I3 => stim_mask_channel_positive(14),
      I4 => \^channel_out\(0),
      I5 => \write_register_data[14]_i_5_n_0\,
      O => \write_register_data[14]_i_2_n_0\
    );
\write_register_data[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4544555545444544"
    )
        port map (
      I0 => \stimulation_state_reg_n_0_[1]\,
      I1 => \stimulation_state_reg_n_0_[3]\,
      I2 => \write_register_data[14]_i_6_n_0\,
      I3 => \^channel_out\(0),
      I4 => \write_register_data[14]_i_7_n_0\,
      I5 => \^channel_out\(1),
      O => \write_register_data[14]_i_3_n_0\
    );
\write_register_data[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA08080008"
    )
        port map (
      I0 => \stimulation_state_reg_n_0_[3]\,
      I1 => \write_register_data[14]_i_8_n_0\,
      I2 => \write_register_data[14]_i_9_n_0\,
      I3 => \write_register_data_reg_n_0_[14]\,
      I4 => \write_register_data[14]_i_10_n_0\,
      I5 => \^channel_out\(3),
      O => \write_register_data[14]_i_4_n_0\
    );
\write_register_data[14]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \stimulation_state_reg_n_0_[3]\,
      I1 => \stimulation_state_reg_n_0_[1]\,
      O => \write_register_data[14]_i_5_n_0\
    );
\write_register_data[14]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => stim_mask_channel_positive(14),
      I1 => stim_bipolar_mode,
      I2 => stim_mask_channel_negative(14),
      O => \write_register_data[14]_i_6_n_0\
    );
\write_register_data[14]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2676"
    )
        port map (
      I0 => stim_rising_edge_first,
      I1 => stim_mask_channel_positive(14),
      I2 => stim_bipolar_mode,
      I3 => stim_mask_channel_negative(14),
      O => \write_register_data[14]_i_7_n_0\
    );
\write_register_data[14]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0F74FFFFFFFF"
    )
        port map (
      I0 => stim_mask_channel_negative(14),
      I1 => stim_bipolar_mode,
      I2 => stim_mask_channel_positive(14),
      I3 => stim_rising_edge_first,
      I4 => \^channel_out\(2),
      I5 => L_n_26,
      O => \write_register_data[14]_i_8_n_0\
    );
\write_register_data[14]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101310101010"
    )
        port map (
      I0 => \^channel_out\(0),
      I1 => \^channel_out\(1),
      I2 => \^channel_out\(2),
      I3 => stim_current_step_size(0),
      I4 => stim_current_step_size(1),
      I5 => \write_register_data[14]_i_11_n_0\,
      O => \write_register_data[14]_i_9_n_0\
    );
\write_register_data[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => in700,
      I1 => \FSM_onehot_state_reg_n_0_[10]\,
      I2 => \write_register_data[15]_i_3_n_0\,
      I3 => rstn,
      O => \write_register_data[15]_i_1_n_0\
    );
\write_register_data[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008808AAAAAAAA"
    )
        port map (
      I0 => p_0_in16_in,
      I1 => \write_register_data[15]_i_4_n_0\,
      I2 => \stimulation_state_reg_n_0_[3]\,
      I3 => \write_register_data[15]_i_5_n_0\,
      I4 => \write_register_data[3]_i_3_n_0\,
      I5 => \write_register_data[3]_i_2_n_0\,
      O => \write_register_data[15]_i_2_n_0\
    );
\write_register_data[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A22AA222AAAAAAA"
    )
        port map (
      I0 => \write_register_data[15]_i_6_n_0\,
      I1 => \data_in_A[22]_i_2_n_0\,
      I2 => \write_register_address[4]_i_4_n_0\,
      I3 => \stimulation_state_reg_n_0_[3]\,
      I4 => \data_in_A[21]_i_2_n_0\,
      I5 => \write_register_data[11]_i_8_n_0\,
      O => \write_register_data[15]_i_3_n_0\
    );
\write_register_data[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C0CFFFFF22F2"
    )
        port map (
      I0 => \^channel_out\(1),
      I1 => \write_register_data[15]_i_7_n_0\,
      I2 => \^channel_out\(0),
      I3 => \write_register_data[15]_i_8_n_0\,
      I4 => \stimulation_state_reg_n_0_[3]\,
      I5 => \stimulation_state_reg_n_0_[1]\,
      O => \write_register_data[15]_i_4_n_0\
    );
\write_register_data[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FDFFFCFFF0FFFC"
    )
        port map (
      I0 => \write_register_data[15]_i_7_n_0\,
      I1 => \^channel_out\(2),
      I2 => \write_register_data[15]_i_9_n_0\,
      I3 => \^channel_out\(3),
      I4 => \^channel_out\(0),
      I5 => \^channel_out\(1),
      O => \write_register_data[15]_i_5_n_0\
    );
\write_register_data[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000077707770777"
    )
        port map (
      I0 => \zcheck_dac_command[7]_i_3_n_0\,
      I1 => \FSM_onehot_state_reg_n_0_[4]\,
      I2 => \write_register_data[11]_i_4_n_0\,
      I3 => \FSM_onehot_state_reg_n_0_[10]\,
      I4 => \FSM_onehot_state_reg_n_0_[11]\,
      I5 => \zcheck_dac_command[7]_i_5_n_0\,
      O => \write_register_data[15]_i_6_n_0\
    );
\write_register_data[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2676"
    )
        port map (
      I0 => stim_rising_edge_first,
      I1 => stim_mask_channel_positive(15),
      I2 => stim_bipolar_mode,
      I3 => stim_mask_channel_negative(15),
      O => \write_register_data[15]_i_7_n_0\
    );
\write_register_data[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => stim_mask_channel_positive(15),
      I1 => stim_bipolar_mode,
      I2 => stim_mask_channel_negative(15),
      O => \write_register_data[15]_i_8_n_0\
    );
\write_register_data[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020000000000"
    )
        port map (
      I0 => \write_register_data_reg_n_0_[15]\,
      I1 => \^channel_out\(2),
      I2 => \^channel_out\(1),
      I3 => stim_current_step_size(2),
      I4 => stim_current_step_size(1),
      I5 => stim_current_step_size(3),
      O => \write_register_data[15]_i_9_n_0\
    );
\write_register_data[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \write_register_data[1]_i_2_n_0\,
      I1 => p_0_in16_in,
      I2 => \FSM_onehot_state_reg_n_0_[4]\,
      I3 => zcheck_dac_command(1),
      I4 => \FSM_onehot_state_reg_n_0_[10]\,
      I5 => \g0_b1__0_n_0\,
      O => \write_register_data[1]_i_1_n_0\
    );
\write_register_data[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0FFFFEE00AA"
    )
        port map (
      I0 => \^channel_out\(0),
      I1 => stim_current_step_size(0),
      I2 => \write_register_data_reg_n_0_[1]\,
      I3 => stim_current_step_size(2),
      I4 => stim_current_step_size(1),
      I5 => stim_current_step_size(3),
      O => \write_register_data[1]_i_10_n_0\
    );
\write_register_data[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AAA2A2AAAAAAAA"
    )
        port map (
      I0 => \write_register_data[3]_i_2_n_0\,
      I1 => \stimulation_state_reg_n_0_[0]\,
      I2 => \stimulation_state_reg_n_0_[2]\,
      I3 => \write_register_data[1]_i_3_n_0\,
      I4 => \write_register_data[1]_i_4_n_0\,
      I5 => \write_register_data[1]_i_5_n_0\,
      O => \write_register_data[1]_i_2_n_0\
    );
\write_register_data[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4544555545444544"
    )
        port map (
      I0 => \stimulation_state_reg_n_0_[1]\,
      I1 => \stimulation_state_reg_n_0_[3]\,
      I2 => \write_register_data[1]_i_6_n_0\,
      I3 => \^channel_out\(0),
      I4 => \write_register_data[1]_i_7_n_0\,
      I5 => \^channel_out\(1),
      O => \write_register_data[1]_i_3_n_0\
    );
\write_register_data[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEA45003F"
    )
        port map (
      I0 => stim_rising_edge_first,
      I1 => stim_mask_channel_negative(1),
      I2 => stim_bipolar_mode,
      I3 => stim_mask_channel_positive(1),
      I4 => \^channel_out\(0),
      I5 => \write_register_data[14]_i_5_n_0\,
      O => \write_register_data[1]_i_4_n_0\
    );
\write_register_data[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F5FFD5DF"
    )
        port map (
      I0 => \stimulation_state_reg_n_0_[3]\,
      I1 => \^channel_out\(1),
      I2 => \^channel_out\(3),
      I3 => \write_register_data[1]_i_8_n_0\,
      I4 => stim_pulse_magnitude(1),
      O => \write_register_data[1]_i_5_n_0\
    );
\write_register_data[1]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => stim_mask_channel_positive(1),
      I1 => stim_bipolar_mode,
      I2 => stim_mask_channel_negative(1),
      O => \write_register_data[1]_i_6_n_0\
    );
\write_register_data[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2676"
    )
        port map (
      I0 => stim_rising_edge_first,
      I1 => stim_mask_channel_positive(1),
      I2 => stim_bipolar_mode,
      I3 => stim_mask_channel_negative(1),
      O => \write_register_data[1]_i_7_n_0\
    );
\write_register_data[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFF55330F005533"
    )
        port map (
      I0 => \write_register_data[1]_i_9_n_0\,
      I1 => \write_register_data[1]_i_10_n_0\,
      I2 => stim_pulse_magnitude(1),
      I3 => \^channel_out\(1),
      I4 => \^channel_out\(2),
      I5 => \^channel_out\(0),
      O => \write_register_data[1]_i_8_n_0\
    );
\write_register_data[1]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00808A"
    )
        port map (
      I0 => \^channel_out\(0),
      I1 => stim_mask_channel_negative(1),
      I2 => stim_bipolar_mode,
      I3 => stim_mask_channel_positive(1),
      I4 => stim_rising_edge_first,
      O => \write_register_data[1]_i_9_n_0\
    );
\write_register_data[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \write_register_data[2]_i_2_n_0\,
      I1 => p_0_in16_in,
      I2 => \FSM_onehot_state_reg_n_0_[4]\,
      I3 => zcheck_dac_command(2),
      I4 => \FSM_onehot_state_reg_n_0_[10]\,
      I5 => \g0_b2__0_n_0\,
      O => \write_register_data[2]_i_1_n_0\
    );
\write_register_data[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FDFDFDFF"
    )
        port map (
      I0 => stim_current_step_size(0),
      I1 => stim_current_step_size(3),
      I2 => \^channel_out\(0),
      I3 => stim_current_step_size(1),
      I4 => stim_current_step_size(2),
      I5 => \write_register_data[2]_i_11_n_0\,
      O => \write_register_data[2]_i_10_n_0\
    );
\write_register_data[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCFCCCDCDCFCC"
    )
        port map (
      I0 => stim_current_step_size(1),
      I1 => \^channel_out\(1),
      I2 => stim_current_step_size(2),
      I3 => \^channel_out\(0),
      I4 => stim_current_step_size(3),
      I5 => \write_register_data_reg_n_0_[2]\,
      O => \write_register_data[2]_i_11_n_0\
    );
\write_register_data[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AAA2A2AAAAAAAA"
    )
        port map (
      I0 => \write_register_data[3]_i_2_n_0\,
      I1 => \stimulation_state_reg_n_0_[0]\,
      I2 => \stimulation_state_reg_n_0_[2]\,
      I3 => \write_register_data[2]_i_3_n_0\,
      I4 => \write_register_data[2]_i_4_n_0\,
      I5 => \write_register_data[2]_i_5_n_0\,
      O => \write_register_data[2]_i_2_n_0\
    );
\write_register_data[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4544555545444544"
    )
        port map (
      I0 => \stimulation_state_reg_n_0_[1]\,
      I1 => \stimulation_state_reg_n_0_[3]\,
      I2 => \write_register_data[2]_i_6_n_0\,
      I3 => \^channel_out\(0),
      I4 => \write_register_data[2]_i_7_n_0\,
      I5 => \^channel_out\(1),
      O => \write_register_data[2]_i_3_n_0\
    );
\write_register_data[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEA45003F"
    )
        port map (
      I0 => stim_rising_edge_first,
      I1 => stim_mask_channel_negative(2),
      I2 => stim_bipolar_mode,
      I3 => stim_mask_channel_positive(2),
      I4 => \^channel_out\(0),
      I5 => \write_register_data[14]_i_5_n_0\,
      O => \write_register_data[2]_i_4_n_0\
    );
\write_register_data[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5FDD5F555FDD5F"
    )
        port map (
      I0 => \stimulation_state_reg_n_0_[3]\,
      I1 => stim_pulse_magnitude(2),
      I2 => \write_register_data[2]_i_8_n_0\,
      I3 => \^channel_out\(3),
      I4 => \^channel_out\(1),
      I5 => \^channel_out\(0),
      O => \write_register_data[2]_i_5_n_0\
    );
\write_register_data[2]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => stim_mask_channel_positive(2),
      I1 => stim_bipolar_mode,
      I2 => stim_mask_channel_negative(2),
      O => \write_register_data[2]_i_6_n_0\
    );
\write_register_data[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2676"
    )
        port map (
      I0 => stim_rising_edge_first,
      I1 => stim_mask_channel_positive(2),
      I2 => stim_bipolar_mode,
      I3 => stim_mask_channel_negative(2),
      O => \write_register_data[2]_i_7_n_0\
    );
\write_register_data[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5FCFCF505FC0C0"
    )
        port map (
      I0 => stim_pulse_magnitude(2),
      I1 => \^channel_out\(0),
      I2 => \^channel_out\(2),
      I3 => \write_register_data[2]_i_9_n_0\,
      I4 => \^channel_out\(1),
      I5 => \write_register_data[2]_i_10_n_0\,
      O => \write_register_data[2]_i_8_n_0\
    );
\write_register_data[2]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00808A"
    )
        port map (
      I0 => \^channel_out\(0),
      I1 => stim_mask_channel_negative(2),
      I2 => stim_bipolar_mode,
      I3 => stim_mask_channel_positive(2),
      I4 => stim_rising_edge_first,
      O => \write_register_data[2]_i_9_n_0\
    );
\write_register_data[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF57550000"
    )
        port map (
      I0 => \write_register_data[3]_i_2_n_0\,
      I1 => \write_register_data[3]_i_3_n_0\,
      I2 => \write_register_data[3]_i_4_n_0\,
      I3 => \write_register_data[3]_i_5_n_0\,
      I4 => p_0_in16_in,
      I5 => \write_register_data[3]_i_6_n_0\,
      O => \write_register_data[3]_i_1_n_0\
    );
\write_register_data[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDD5D5555DD5D5"
    )
        port map (
      I0 => \write_register_data[3]_i_11_n_0\,
      I1 => \data_in_A[19]_i_9_n_0\,
      I2 => stim_current_step_size(2),
      I3 => stim_current_step_size(1),
      I4 => stim_current_step_size(3),
      I5 => \write_register_data_reg_n_0_[3]\,
      O => \write_register_data[3]_i_10_n_0\
    );
\write_register_data[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FFFDFF65FF65FF"
    )
        port map (
      I0 => stim_current_step_size(0),
      I1 => stim_current_step_size(1),
      I2 => stim_current_step_size(2),
      I3 => \stimulation_state[1]_i_7_n_0\,
      I4 => \write_register_data_reg_n_0_[3]\,
      I5 => stim_current_step_size(3),
      O => \write_register_data[3]_i_11_n_0\
    );
\write_register_data[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFFFF"
    )
        port map (
      I0 => \stimulation_state_reg_n_0_[0]\,
      I1 => \^channel_out\(0),
      I2 => \stimulation_state_reg_n_0_[2]\,
      I3 => \stimulation_state_reg_n_0_[3]\,
      I4 => \stimulation_state_reg_n_0_[1]\,
      O => \write_register_data[3]_i_2_n_0\
    );
\write_register_data[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \stimulation_state_reg_n_0_[2]\,
      I1 => \stimulation_state_reg_n_0_[0]\,
      O => \write_register_data[3]_i_3_n_0\
    );
\write_register_data[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF3F300000DD0D"
    )
        port map (
      I0 => \^channel_out\(1),
      I1 => \write_register_data[3]_i_7_n_0\,
      I2 => \^channel_out\(0),
      I3 => \write_register_data[3]_i_8_n_0\,
      I4 => \stimulation_state_reg_n_0_[3]\,
      I5 => \stimulation_state_reg_n_0_[1]\,
      O => \write_register_data[3]_i_4_n_0\
    );
\write_register_data[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC55FFFF"
    )
        port map (
      I0 => \write_register_data[3]_i_9_n_0\,
      I1 => stim_pulse_magnitude(3),
      I2 => \^channel_out\(1),
      I3 => \^channel_out\(3),
      I4 => \stimulation_state_reg_n_0_[3]\,
      O => \write_register_data[3]_i_5_n_0\
    );
\write_register_data[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \write_register_data[11]_i_7_n_0\,
      I1 => zcheck_scale(0),
      I2 => \FSM_onehot_state_reg_n_0_[4]\,
      I3 => zcheck_dac_command(3),
      I4 => \FSM_onehot_state_reg_n_0_[10]\,
      I5 => \g0_b3__0_n_0\,
      O => \write_register_data[3]_i_6_n_0\
    );
\write_register_data[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2676"
    )
        port map (
      I0 => stim_rising_edge_first,
      I1 => stim_mask_channel_positive(3),
      I2 => stim_bipolar_mode,
      I3 => stim_mask_channel_negative(3),
      O => \write_register_data[3]_i_7_n_0\
    );
\write_register_data[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => stim_mask_channel_positive(3),
      I1 => stim_bipolar_mode,
      I2 => stim_mask_channel_negative(3),
      O => \write_register_data[3]_i_8_n_0\
    );
\write_register_data[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44C044C077F347F3"
    )
        port map (
      I0 => stim_pulse_magnitude(3),
      I1 => \^channel_out\(2),
      I2 => \^channel_out\(0),
      I3 => \^channel_out\(1),
      I4 => \write_register_data[3]_i_7_n_0\,
      I5 => \write_register_data[3]_i_10_n_0\,
      O => \write_register_data[3]_i_9_n_0\
    );
\write_register_data[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \write_register_data[4]_i_2_n_0\,
      I1 => \g0_b4__0_n_0\,
      I2 => \FSM_onehot_state_reg_n_0_[10]\,
      I3 => zcheck_dac_command(4),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => \write_register_data[4]_i_3_n_0\,
      O => \write_register_data[4]_i_1_n_0\
    );
\write_register_data[4]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4744470F"
    )
        port map (
      I0 => \write_register_data_reg_n_0_[4]\,
      I1 => stim_current_step_size(3),
      I2 => stim_current_step_size(0),
      I3 => stim_current_step_size(2),
      I4 => stim_current_step_size(1),
      O => \write_register_data[4]_i_10_n_0\
    );
\write_register_data[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4444444F4F444F4"
    )
        port map (
      I0 => \write_register_data[4]_i_9_n_0\,
      I1 => L_n_26,
      I2 => \write_register_data[4]_i_12_n_0\,
      I3 => stim_current_step_size(3),
      I4 => \write_register_data_reg_n_0_[4]\,
      I5 => \write_register_data[12]_i_9_n_0\,
      O => \write_register_data[4]_i_11_n_0\
    );
\write_register_data[4]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1110"
    )
        port map (
      I0 => \^channel_out\(1),
      I1 => \^channel_out\(0),
      I2 => stim_current_step_size(2),
      I3 => stim_current_step_size(1),
      O => \write_register_data[4]_i_12_n_0\
    );
\write_register_data[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008808AAAAAAAA"
    )
        port map (
      I0 => p_0_in16_in,
      I1 => \write_register_data[4]_i_4_n_0\,
      I2 => \write_register_data[4]_i_5_n_0\,
      I3 => \write_register_data[4]_i_6_n_0\,
      I4 => \write_register_data[3]_i_3_n_0\,
      I5 => \write_register_data[3]_i_2_n_0\,
      O => \write_register_data[4]_i_2_n_0\
    );
\write_register_data[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => zcheck_scale(1),
      I1 => \^channel_out\(0),
      I2 => \FSM_onehot_state_reg_n_0_[11]\,
      O => \write_register_data[4]_i_3_n_0\
    );
\write_register_data[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5FDD5F555FDD5F"
    )
        port map (
      I0 => \stimulation_state_reg_n_0_[3]\,
      I1 => stim_pulse_magnitude(4),
      I2 => \write_register_data[4]_i_7_n_0\,
      I3 => \^channel_out\(3),
      I4 => \^channel_out\(1),
      I5 => \^channel_out\(0),
      O => \write_register_data[4]_i_4_n_0\
    );
\write_register_data[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEA45003F"
    )
        port map (
      I0 => stim_rising_edge_first,
      I1 => stim_mask_channel_negative(4),
      I2 => stim_bipolar_mode,
      I3 => stim_mask_channel_positive(4),
      I4 => \^channel_out\(0),
      I5 => \write_register_data[14]_i_5_n_0\,
      O => \write_register_data[4]_i_5_n_0\
    );
\write_register_data[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4544555545444544"
    )
        port map (
      I0 => \stimulation_state_reg_n_0_[1]\,
      I1 => \stimulation_state_reg_n_0_[3]\,
      I2 => \write_register_data[4]_i_8_n_0\,
      I3 => \^channel_out\(0),
      I4 => \write_register_data[4]_i_9_n_0\,
      I5 => \^channel_out\(1),
      O => \write_register_data[4]_i_6_n_0\
    );
\write_register_data[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444CC007777FC33"
    )
        port map (
      I0 => stim_pulse_magnitude(4),
      I1 => \^channel_out\(2),
      I2 => \write_register_data[4]_i_10_n_0\,
      I3 => \^channel_out\(0),
      I4 => \^channel_out\(1),
      I5 => \write_register_data[4]_i_11_n_0\,
      O => \write_register_data[4]_i_7_n_0\
    );
\write_register_data[4]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => stim_mask_channel_positive(4),
      I1 => stim_bipolar_mode,
      I2 => stim_mask_channel_negative(4),
      O => \write_register_data[4]_i_8_n_0\
    );
\write_register_data[4]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2676"
    )
        port map (
      I0 => stim_rising_edge_first,
      I1 => stim_mask_channel_positive(4),
      I2 => stim_bipolar_mode,
      I3 => stim_mask_channel_negative(4),
      O => \write_register_data[4]_i_9_n_0\
    );
\write_register_data[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \write_register_data[5]_i_2_n_0\,
      I1 => p_0_in16_in,
      I2 => \FSM_onehot_state_reg_n_0_[4]\,
      I3 => zcheck_dac_command(5),
      I4 => \FSM_onehot_state_reg_n_0_[10]\,
      I5 => \g0_b5__0_n_0\,
      O => \write_register_data[5]_i_1_n_0\
    );
\write_register_data[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD9890000"
    )
        port map (
      I0 => stim_rising_edge_first,
      I1 => stim_mask_channel_positive(5),
      I2 => stim_bipolar_mode,
      I3 => stim_mask_channel_negative(5),
      I4 => L_n_26,
      I5 => \write_register_data[5]_i_11_n_0\,
      O => \write_register_data[5]_i_10_n_0\
    );
\write_register_data[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444440400044404"
    )
        port map (
      I0 => \^channel_out\(1),
      I1 => \^channel_out\(0),
      I2 => stim_current_step_size(2),
      I3 => stim_current_step_size(1),
      I4 => stim_current_step_size(3),
      I5 => \write_register_data_reg_n_0_[5]\,
      O => \write_register_data[5]_i_11_n_0\
    );
\write_register_data[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AAA2A2AAAAAAAA"
    )
        port map (
      I0 => \write_register_data[3]_i_2_n_0\,
      I1 => \stimulation_state_reg_n_0_[0]\,
      I2 => \stimulation_state_reg_n_0_[2]\,
      I3 => \write_register_data[5]_i_3_n_0\,
      I4 => \write_register_data[5]_i_4_n_0\,
      I5 => \write_register_data[5]_i_5_n_0\,
      O => \write_register_data[5]_i_2_n_0\
    );
\write_register_data[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4544555545444544"
    )
        port map (
      I0 => \stimulation_state_reg_n_0_[1]\,
      I1 => \stimulation_state_reg_n_0_[3]\,
      I2 => \write_register_data[5]_i_6_n_0\,
      I3 => \^channel_out\(0),
      I4 => \write_register_data[5]_i_7_n_0\,
      I5 => \^channel_out\(1),
      O => \write_register_data[5]_i_3_n_0\
    );
\write_register_data[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEA45003F"
    )
        port map (
      I0 => stim_rising_edge_first,
      I1 => stim_mask_channel_negative(5),
      I2 => stim_bipolar_mode,
      I3 => stim_mask_channel_positive(5),
      I4 => \^channel_out\(0),
      I5 => \write_register_data[14]_i_5_n_0\,
      O => \write_register_data[5]_i_4_n_0\
    );
\write_register_data[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDDF5DD"
    )
        port map (
      I0 => \stimulation_state_reg_n_0_[3]\,
      I1 => \write_register_data[5]_i_8_n_0\,
      I2 => \^channel_out\(1),
      I3 => \^channel_out\(3),
      I4 => stim_pulse_magnitude(5),
      O => \write_register_data[5]_i_5_n_0\
    );
\write_register_data[5]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => stim_mask_channel_positive(5),
      I1 => stim_bipolar_mode,
      I2 => stim_mask_channel_negative(5),
      O => \write_register_data[5]_i_6_n_0\
    );
\write_register_data[5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2676"
    )
        port map (
      I0 => stim_rising_edge_first,
      I1 => stim_mask_channel_positive(5),
      I2 => stim_bipolar_mode,
      I3 => stim_mask_channel_negative(5),
      O => \write_register_data[5]_i_7_n_0\
    );
\write_register_data[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB33FF888800CF"
    )
        port map (
      I0 => stim_pulse_magnitude(5),
      I1 => \^channel_out\(2),
      I2 => \write_register_data[5]_i_9_n_0\,
      I3 => \^channel_out\(0),
      I4 => \^channel_out\(1),
      I5 => \write_register_data[5]_i_10_n_0\,
      O => \write_register_data[5]_i_8_n_0\
    );
\write_register_data[5]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77474C73"
    )
        port map (
      I0 => \write_register_data_reg_n_0_[5]\,
      I1 => stim_current_step_size(3),
      I2 => stim_current_step_size(2),
      I3 => stim_current_step_size(0),
      I4 => stim_current_step_size(1),
      O => \write_register_data[5]_i_9_n_0\
    );
\write_register_data[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \write_register_data[6]_i_2_n_0\,
      I1 => \write_register_data[11]_i_7_n_0\,
      I2 => zcheck_dac_command(6),
      I3 => \FSM_onehot_state_reg_n_0_[4]\,
      I4 => \FSM_onehot_state_reg_n_0_[10]\,
      I5 => in700,
      O => \write_register_data[6]_i_1_n_0\
    );
\write_register_data[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005400FF005400"
    )
        port map (
      I0 => \write_register_data[6]_i_11_n_0\,
      I1 => \write_register_data_reg_n_0_[6]\,
      I2 => \write_register_data[6]_i_12_n_0\,
      I3 => \^channel_out\(0),
      I4 => \^channel_out\(1),
      I5 => \write_register_data[6]_i_8_n_0\,
      O => \write_register_data[6]_i_10_n_0\
    );
\write_register_data[6]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stim_current_step_size(2),
      I1 => stim_current_step_size(3),
      O => \write_register_data[6]_i_11_n_0\
    );
\write_register_data[6]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => stim_current_step_size(2),
      I1 => stim_current_step_size(1),
      I2 => stim_current_step_size(3),
      O => \write_register_data[6]_i_12_n_0\
    );
\write_register_data[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008808AAAAAAAA"
    )
        port map (
      I0 => p_0_in16_in,
      I1 => \write_register_data[6]_i_3_n_0\,
      I2 => \write_register_data[6]_i_4_n_0\,
      I3 => \write_register_data[6]_i_5_n_0\,
      I4 => \write_register_data[3]_i_3_n_0\,
      I5 => \write_register_data[3]_i_2_n_0\,
      O => \write_register_data[6]_i_2_n_0\
    );
\write_register_data[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAF0FAF3F3F3F3F"
    )
        port map (
      I0 => stim_pulse_magnitude(6),
      I1 => \write_register_data[6]_i_6_n_0\,
      I2 => \stimulation_state_reg_n_0_[3]\,
      I3 => \^channel_out\(1),
      I4 => \^channel_out\(0),
      I5 => \^channel_out\(3),
      O => \write_register_data[6]_i_3_n_0\
    );
\write_register_data[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEA45003F"
    )
        port map (
      I0 => stim_rising_edge_first,
      I1 => stim_mask_channel_negative(6),
      I2 => stim_bipolar_mode,
      I3 => stim_mask_channel_positive(6),
      I4 => \^channel_out\(0),
      I5 => \write_register_data[14]_i_5_n_0\,
      O => \write_register_data[6]_i_4_n_0\
    );
\write_register_data[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4544555545444544"
    )
        port map (
      I0 => \stimulation_state_reg_n_0_[1]\,
      I1 => \stimulation_state_reg_n_0_[3]\,
      I2 => \write_register_data[6]_i_7_n_0\,
      I3 => \^channel_out\(0),
      I4 => \write_register_data[6]_i_8_n_0\,
      I5 => \^channel_out\(1),
      O => \write_register_data[6]_i_5_n_0\
    );
\write_register_data[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"74007400740074FF"
    )
        port map (
      I0 => stim_pulse_magnitude(6),
      I1 => \^channel_out\(1),
      I2 => \^channel_out\(0),
      I3 => \^channel_out\(2),
      I4 => \write_register_data[6]_i_9_n_0\,
      I5 => \write_register_data[6]_i_10_n_0\,
      O => \write_register_data[6]_i_6_n_0\
    );
\write_register_data[6]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => stim_mask_channel_positive(6),
      I1 => stim_bipolar_mode,
      I2 => stim_mask_channel_negative(6),
      O => \write_register_data[6]_i_7_n_0\
    );
\write_register_data[6]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2676"
    )
        port map (
      I0 => stim_rising_edge_first,
      I1 => stim_mask_channel_positive(6),
      I2 => stim_bipolar_mode,
      I3 => stim_mask_channel_negative(6),
      O => \write_register_data[6]_i_8_n_0\
    );
\write_register_data[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0B08000B080B030"
    )
        port map (
      I0 => \write_register_data_reg_n_0_[6]\,
      I1 => stim_current_step_size(3),
      I2 => \stimulation_state[1]_i_7_n_0\,
      I3 => stim_current_step_size(1),
      I4 => stim_current_step_size(2),
      I5 => stim_current_step_size(0),
      O => \write_register_data[6]_i_9_n_0\
    );
\write_register_data[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \write_register_data[7]_i_2_n_0\,
      I1 => p_0_in16_in,
      I2 => \FSM_onehot_state_reg_n_0_[4]\,
      I3 => zcheck_dac_command(7),
      I4 => \FSM_onehot_state_reg_n_0_[10]\,
      I5 => \g0_b6__0_n_0\,
      O => \write_register_data[7]_i_1_n_0\
    );
\write_register_data[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFD6"
    )
        port map (
      I0 => stim_current_step_size(2),
      I1 => stim_current_step_size(1),
      I2 => stim_current_step_size(0),
      I3 => \^channel_out\(0),
      I4 => \^channel_out\(1),
      I5 => stim_current_step_size(3),
      O => \write_register_data[7]_i_10_n_0\
    );
\write_register_data[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB8C8880"
    )
        port map (
      I0 => \write_register_data_reg_n_0_[7]\,
      I1 => stim_current_step_size(3),
      I2 => stim_current_step_size(1),
      I3 => stim_current_step_size(2),
      I4 => \^channel_out\(0),
      I5 => \^channel_out\(1),
      O => \write_register_data[7]_i_11_n_0\
    );
\write_register_data[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AAA2A2AAAAAAAA"
    )
        port map (
      I0 => \write_register_data[3]_i_2_n_0\,
      I1 => \stimulation_state_reg_n_0_[0]\,
      I2 => \stimulation_state_reg_n_0_[2]\,
      I3 => \write_register_data[7]_i_3_n_0\,
      I4 => \write_register_data[7]_i_4_n_0\,
      I5 => \write_register_data[7]_i_5_n_0\,
      O => \write_register_data[7]_i_2_n_0\
    );
\write_register_data[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4544555545444544"
    )
        port map (
      I0 => \stimulation_state_reg_n_0_[1]\,
      I1 => \stimulation_state_reg_n_0_[3]\,
      I2 => \write_register_data[7]_i_6_n_0\,
      I3 => \^channel_out\(0),
      I4 => \write_register_data[7]_i_7_n_0\,
      I5 => \^channel_out\(1),
      O => \write_register_data[7]_i_3_n_0\
    );
\write_register_data[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEA45003F"
    )
        port map (
      I0 => stim_rising_edge_first,
      I1 => stim_mask_channel_negative(7),
      I2 => stim_bipolar_mode,
      I3 => stim_mask_channel_positive(7),
      I4 => \^channel_out\(0),
      I5 => \write_register_data[14]_i_5_n_0\,
      O => \write_register_data[7]_i_4_n_0\
    );
\write_register_data[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDDF5DD"
    )
        port map (
      I0 => \stimulation_state_reg_n_0_[3]\,
      I1 => \write_register_data[7]_i_8_n_0\,
      I2 => \^channel_out\(1),
      I3 => \^channel_out\(3),
      I4 => stim_pulse_magnitude(7),
      O => \write_register_data[7]_i_5_n_0\
    );
\write_register_data[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => stim_mask_channel_positive(7),
      I1 => stim_bipolar_mode,
      I2 => stim_mask_channel_negative(7),
      O => \write_register_data[7]_i_6_n_0\
    );
\write_register_data[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2676"
    )
        port map (
      I0 => stim_rising_edge_first,
      I1 => stim_mask_channel_positive(7),
      I2 => stim_bipolar_mode,
      I3 => stim_mask_channel_negative(7),
      O => \write_register_data[7]_i_7_n_0\
    );
\write_register_data[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C5FFC500C5FFC5FF"
    )
        port map (
      I0 => \^channel_out\(0),
      I1 => stim_pulse_magnitude(7),
      I2 => \^channel_out\(1),
      I3 => \^channel_out\(2),
      I4 => \write_register_data[7]_i_9_n_0\,
      I5 => \write_register_data[7]_i_10_n_0\,
      O => \write_register_data[7]_i_8_n_0\
    );
\write_register_data[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD9890000"
    )
        port map (
      I0 => stim_rising_edge_first,
      I1 => stim_mask_channel_positive(7),
      I2 => stim_bipolar_mode,
      I3 => stim_mask_channel_negative(7),
      I4 => L_n_26,
      I5 => \write_register_data[7]_i_11_n_0\,
      O => \write_register_data[7]_i_9_n_0\
    );
\write_register_data[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAEAAAEAAAEAA"
    )
        port map (
      I0 => \write_register_data[8]_i_2_n_0\,
      I1 => zcheck_global_channel(0),
      I2 => \^channel_out\(0),
      I3 => \FSM_onehot_state_reg_n_0_[11]\,
      I4 => \FSM_onehot_state_reg_n_0_[10]\,
      I5 => \g0_b7__0_n_0\,
      O => \write_register_data[8]_i_1_n_0\
    );
\write_register_data[8]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stim_current_step_size(0),
      I1 => stim_current_step_size(2),
      O => \write_register_data[8]_i_10_n_0\
    );
\write_register_data[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000A2AAAAAAAA"
    )
        port map (
      I0 => p_0_in16_in,
      I1 => \write_register_data[8]_i_3_n_0\,
      I2 => \write_register_data[8]_i_4_n_0\,
      I3 => \write_register_data[3]_i_3_n_0\,
      I4 => \write_register_data[8]_i_5_n_0\,
      I5 => \write_register_data[3]_i_2_n_0\,
      O => \write_register_data[8]_i_2_n_0\
    );
\write_register_data[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEA45003F"
    )
        port map (
      I0 => stim_rising_edge_first,
      I1 => stim_mask_channel_negative(8),
      I2 => stim_bipolar_mode,
      I3 => stim_mask_channel_positive(8),
      I4 => \^channel_out\(0),
      I5 => \write_register_data[14]_i_5_n_0\,
      O => \write_register_data[8]_i_3_n_0\
    );
\write_register_data[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4544555545444544"
    )
        port map (
      I0 => \stimulation_state_reg_n_0_[1]\,
      I1 => \stimulation_state_reg_n_0_[3]\,
      I2 => \write_register_data[8]_i_6_n_0\,
      I3 => \^channel_out\(0),
      I4 => \write_register_data[8]_i_7_n_0\,
      I5 => \^channel_out\(1),
      O => \write_register_data[8]_i_4_n_0\
    );
\write_register_data[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA08080008"
    )
        port map (
      I0 => \stimulation_state_reg_n_0_[3]\,
      I1 => \write_register_data[8]_i_8_n_0\,
      I2 => \write_register_data[8]_i_9_n_0\,
      I3 => \write_register_data_reg_n_0_[8]\,
      I4 => \write_register_data[14]_i_10_n_0\,
      I5 => \^channel_out\(3),
      O => \write_register_data[8]_i_5_n_0\
    );
\write_register_data[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => stim_mask_channel_positive(8),
      I1 => stim_bipolar_mode,
      I2 => stim_mask_channel_negative(8),
      O => \write_register_data[8]_i_6_n_0\
    );
\write_register_data[8]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2676"
    )
        port map (
      I0 => stim_rising_edge_first,
      I1 => stim_mask_channel_positive(8),
      I2 => stim_bipolar_mode,
      I3 => stim_mask_channel_negative(8),
      O => \write_register_data[8]_i_7_n_0\
    );
\write_register_data[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0F74FFFFFFFF"
    )
        port map (
      I0 => stim_mask_channel_negative(8),
      I1 => stim_bipolar_mode,
      I2 => stim_mask_channel_positive(8),
      I3 => stim_rising_edge_first,
      I4 => \^channel_out\(2),
      I5 => L_n_26,
      O => \write_register_data[8]_i_8_n_0\
    );
\write_register_data[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000303000003031"
    )
        port map (
      I0 => \write_register_data[8]_i_10_n_0\,
      I1 => \^channel_out\(1),
      I2 => \^channel_out\(2),
      I3 => stim_current_step_size(3),
      I4 => \^channel_out\(0),
      I5 => stim_current_step_size(1),
      O => \write_register_data[8]_i_9_n_0\
    );
\write_register_data[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \write_register_data[9]_i_2_n_0\,
      I1 => p_0_in16_in,
      I2 => zcheck_global_channel(1),
      I3 => \write_register_data[11]_i_7_n_0\,
      I4 => \FSM_onehot_state_reg_n_0_[10]\,
      I5 => in700,
      O => \write_register_data[9]_i_1_n_0\
    );
\write_register_data[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A888A888A88AAAA"
    )
        port map (
      I0 => \write_register_data[3]_i_2_n_0\,
      I1 => \write_register_data[3]_i_3_n_0\,
      I2 => \write_register_data[9]_i_3_n_0\,
      I3 => \write_register_data[9]_i_4_n_0\,
      I4 => \write_register_data[13]_i_4_n_0\,
      I5 => \write_register_data[9]_i_5_n_0\,
      O => \write_register_data[9]_i_2_n_0\
    );
\write_register_data[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4544555545444544"
    )
        port map (
      I0 => \stimulation_state_reg_n_0_[1]\,
      I1 => \stimulation_state_reg_n_0_[3]\,
      I2 => \write_register_data[9]_i_6_n_0\,
      I3 => \^channel_out\(0),
      I4 => \write_register_data[9]_i_7_n_0\,
      I5 => \^channel_out\(1),
      O => \write_register_data[9]_i_3_n_0\
    );
\write_register_data[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEA45003F"
    )
        port map (
      I0 => stim_rising_edge_first,
      I1 => stim_mask_channel_negative(9),
      I2 => stim_bipolar_mode,
      I3 => stim_mask_channel_positive(9),
      I4 => \^channel_out\(0),
      I5 => \write_register_data[14]_i_5_n_0\,
      O => \write_register_data[9]_i_4_n_0\
    );
\write_register_data[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000110500441105"
    )
        port map (
      I0 => \^channel_out\(3),
      I1 => \^channel_out\(0),
      I2 => \write_register_data[9]_i_8_n_0\,
      I3 => \^channel_out\(2),
      I4 => \^channel_out\(1),
      I5 => \write_register_data[9]_i_7_n_0\,
      O => \write_register_data[9]_i_5_n_0\
    );
\write_register_data[9]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => stim_mask_channel_positive(9),
      I1 => stim_bipolar_mode,
      I2 => stim_mask_channel_negative(9),
      O => \write_register_data[9]_i_6_n_0\
    );
\write_register_data[9]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2676"
    )
        port map (
      I0 => stim_rising_edge_first,
      I1 => stim_mask_channel_positive(9),
      I2 => stim_bipolar_mode,
      I3 => stim_mask_channel_negative(9),
      O => \write_register_data[9]_i_7_n_0\
    );
\write_register_data[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55FF55FF77FF773F"
    )
        port map (
      I0 => \write_register_data_reg_n_0_[9]\,
      I1 => stim_current_step_size(1),
      I2 => stim_current_step_size(0),
      I3 => stim_current_step_size(3),
      I4 => \^channel_out\(0),
      I5 => stim_current_step_size(2),
      O => \write_register_data[9]_i_8_n_0\
    );
\write_register_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \write_register_data[11]_i_1_n_0\,
      D => \write_register_data[0]_i_1_n_0\,
      Q => \write_register_data_reg_n_0_[0]\,
      R => '0'
    );
\write_register_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \write_register_data[11]_i_1_n_0\,
      D => \write_register_data[10]_i_1_n_0\,
      Q => \write_register_data_reg_n_0_[10]\,
      R => '0'
    );
\write_register_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \write_register_data[11]_i_1_n_0\,
      D => \write_register_data[11]_i_2_n_0\,
      Q => \write_register_data_reg_n_0_[11]\,
      R => '0'
    );
\write_register_data_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \write_register_data[11]_i_1_n_0\,
      D => \write_register_data[12]_i_1_n_0\,
      Q => \write_register_data_reg_n_0_[12]\,
      S => \write_register_data[15]_i_1_n_0\
    );
\write_register_data_reg[13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \write_register_data[11]_i_1_n_0\,
      D => \write_register_data[13]_i_1_n_0\,
      Q => \write_register_data_reg_n_0_[13]\,
      S => \write_register_data[15]_i_1_n_0\
    );
\write_register_data_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \write_register_data[11]_i_1_n_0\,
      D => \write_register_data[14]_i_1_n_0\,
      Q => \write_register_data_reg_n_0_[14]\,
      S => \write_register_data[15]_i_1_n_0\
    );
\write_register_data_reg[15]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \write_register_data[11]_i_1_n_0\,
      D => \write_register_data[15]_i_2_n_0\,
      Q => \write_register_data_reg_n_0_[15]\,
      S => \write_register_data[15]_i_1_n_0\
    );
\write_register_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \write_register_data[11]_i_1_n_0\,
      D => \write_register_data[1]_i_1_n_0\,
      Q => \write_register_data_reg_n_0_[1]\,
      R => '0'
    );
\write_register_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \write_register_data[11]_i_1_n_0\,
      D => \write_register_data[2]_i_1_n_0\,
      Q => \write_register_data_reg_n_0_[2]\,
      R => '0'
    );
\write_register_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \write_register_data[11]_i_1_n_0\,
      D => \write_register_data[3]_i_1_n_0\,
      Q => \write_register_data_reg_n_0_[3]\,
      R => '0'
    );
\write_register_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \write_register_data[11]_i_1_n_0\,
      D => \write_register_data[4]_i_1_n_0\,
      Q => \write_register_data_reg_n_0_[4]\,
      R => '0'
    );
\write_register_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \write_register_data[11]_i_1_n_0\,
      D => \write_register_data[5]_i_1_n_0\,
      Q => \write_register_data_reg_n_0_[5]\,
      R => '0'
    );
\write_register_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \write_register_data[11]_i_1_n_0\,
      D => \write_register_data[6]_i_1_n_0\,
      Q => \write_register_data_reg_n_0_[6]\,
      R => '0'
    );
\write_register_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \write_register_data[11]_i_1_n_0\,
      D => \write_register_data[7]_i_1_n_0\,
      Q => \write_register_data_reg_n_0_[7]\,
      R => '0'
    );
\write_register_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \write_register_data[11]_i_1_n_0\,
      D => \write_register_data[8]_i_1_n_0\,
      Q => \write_register_data_reg_n_0_[8]\,
      R => '0'
    );
\write_register_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \write_register_data[11]_i_1_n_0\,
      D => \write_register_data[9]_i_1_n_0\,
      Q => \write_register_data_reg_n_0_[9]\,
      R => '0'
    );
\zcheck_cycle_counter[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => L_n_21,
      I2 => \zcheck_cycle_counter_reg_n_0_[0]\,
      O => zcheck_cycle_counter(0)
    );
\zcheck_cycle_counter[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A802"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \zcheck_cycle_counter_reg_n_0_[0]\,
      I2 => L_n_21,
      I3 => \zcheck_cycle_counter_reg_n_0_[1]\,
      O => zcheck_cycle_counter(1)
    );
\zcheck_cycle_counter[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80002"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => L_n_21,
      I2 => \zcheck_cycle_counter_reg_n_0_[0]\,
      I3 => \zcheck_cycle_counter_reg_n_0_[1]\,
      I4 => \zcheck_cycle_counter_reg_n_0_[2]\,
      O => zcheck_cycle_counter(2)
    );
\zcheck_cycle_counter[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEBEAAAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => \zcheck_cycle_counter_reg_n_0_[3]\,
      I2 => \zcheck_cycle_counter[3]_i_3_n_0\,
      I3 => \zcheck_cycle_counter_reg_n_0_[1]\,
      I4 => \zcheck_cycle_counter_reg_n_0_[2]\,
      I5 => \FSM_onehot_state_reg_n_0_[3]\,
      O => zcheck_cycle_counter(3)
    );
\zcheck_cycle_counter[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \zcheck_cycle_counter_reg_n_0_[0]\,
      I1 => L_n_19,
      I2 => L_n_27,
      I3 => \^channel_out\(3),
      I4 => \^channel_out\(1),
      I5 => \zcheck_cycle_counter[3]_i_4_n_0\,
      O => \zcheck_cycle_counter[3]_i_3_n_0\
    );
\zcheck_cycle_counter[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7FFFF"
    )
        port map (
      I0 => \zcheck_dac_command_counter_reg_n_0_[1]\,
      I1 => \zcheck_dac_command_counter_reg_n_0_[0]\,
      I2 => \zcheck_dac_command_counter_reg_n_0_[3]\,
      I3 => \zcheck_dac_command_counter_reg_n_0_[2]\,
      I4 => \zcheck_dac_command_counter_reg_n_0_[4]\,
      O => \zcheck_cycle_counter[3]_i_4_n_0\
    );
\zcheck_cycle_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_20,
      D => zcheck_cycle_counter(0),
      Q => \zcheck_cycle_counter_reg_n_0_[0]\,
      R => '0'
    );
\zcheck_cycle_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_20,
      D => zcheck_cycle_counter(1),
      Q => \zcheck_cycle_counter_reg_n_0_[1]\,
      R => '0'
    );
\zcheck_cycle_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_20,
      D => zcheck_cycle_counter(2),
      Q => \zcheck_cycle_counter_reg_n_0_[2]\,
      R => '0'
    );
\zcheck_cycle_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => L_n_20,
      D => zcheck_cycle_counter(3),
      Q => \zcheck_cycle_counter_reg_n_0_[3]\,
      R => '0'
    );
\zcheck_dac_command[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \zcheck_dac_command[7]_i_2_n_0\,
      I1 => \FSM_onehot_state_reg_n_0_[4]\,
      I2 => \zcheck_dac_command[7]_i_3_n_0\,
      I3 => rstn,
      O => \zcheck_dac_command[7]_i_1_n_0\
    );
\zcheck_dac_command[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000D5550000"
    )
        port map (
      I0 => \zcheck_dac_command[7]_i_4_n_0\,
      I1 => \zcheck_dac_command[7]_i_5_n_0\,
      I2 => \^channel_out\(0),
      I3 => \FSM_onehot_state_reg_n_0_[11]\,
      I4 => rstn,
      I5 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \zcheck_dac_command[7]_i_2_n_0\
    );
\zcheck_dac_command[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \^channel_out\(4),
      I1 => \^channel_out\(2),
      I2 => \^channel_out\(3),
      I3 => L_n_16,
      I4 => \^channel_out\(0),
      I5 => \^channel_out\(1),
      O => \zcheck_dac_command[7]_i_3_n_0\
    );
\zcheck_dac_command[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF7F"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \stimulation_state[1]_i_7_n_0\,
      I2 => L_n_16,
      I3 => \^channel_out\(3),
      I4 => \^channel_out\(2),
      I5 => \^channel_out\(4),
      O => \zcheck_dac_command[7]_i_4_n_0\
    );
\zcheck_dac_command[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \^channel_out\(1),
      I1 => \^channel_out\(3),
      I2 => \^channel_out\(2),
      I3 => L_n_19,
      O => \zcheck_dac_command[7]_i_5_n_0\
    );
\zcheck_dac_command_counter[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \zcheck_dac_command_counter_reg_n_0_[0]\,
      O => \zcheck_dac_command_counter[0]_i_1_n_0\
    );
\zcheck_dac_command_counter[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \zcheck_dac_command_counter_reg_n_0_[0]\,
      I1 => \zcheck_dac_command_counter_reg_n_0_[1]\,
      O => \zcheck_dac_command_counter[1]_i_1_n_0\
    );
\zcheck_dac_command_counter[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFFD000"
    )
        port map (
      I0 => \zcheck_dac_command_counter_reg_n_0_[4]\,
      I1 => \zcheck_dac_command_counter_reg_n_0_[3]\,
      I2 => \zcheck_dac_command_counter_reg_n_0_[0]\,
      I3 => \zcheck_dac_command_counter_reg_n_0_[1]\,
      I4 => \zcheck_dac_command_counter_reg_n_0_[2]\,
      O => \zcheck_dac_command_counter[2]_i_1_n_0\
    );
\zcheck_dac_command_counter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \zcheck_dac_command_counter_reg_n_0_[3]\,
      I1 => \zcheck_dac_command_counter_reg_n_0_[2]\,
      I2 => \zcheck_dac_command_counter_reg_n_0_[0]\,
      I3 => \zcheck_dac_command_counter_reg_n_0_[1]\,
      O => \zcheck_dac_command_counter[3]_i_1_n_0\
    );
\zcheck_dac_command_counter[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6FFF8000"
    )
        port map (
      I0 => \zcheck_dac_command_counter_reg_n_0_[3]\,
      I1 => \zcheck_dac_command_counter_reg_n_0_[2]\,
      I2 => \zcheck_dac_command_counter_reg_n_0_[0]\,
      I3 => \zcheck_dac_command_counter_reg_n_0_[1]\,
      I4 => \zcheck_dac_command_counter_reg_n_0_[4]\,
      O => \zcheck_dac_command_counter[4]_i_2_n_0\
    );
\zcheck_dac_command_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_18,
      D => \zcheck_dac_command_counter[0]_i_1_n_0\,
      Q => \zcheck_dac_command_counter_reg_n_0_[0]\,
      R => '0'
    );
\zcheck_dac_command_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_18,
      D => \zcheck_dac_command_counter[1]_i_1_n_0\,
      Q => \zcheck_dac_command_counter_reg_n_0_[1]\,
      R => '0'
    );
\zcheck_dac_command_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_18,
      D => \zcheck_dac_command_counter[2]_i_1_n_0\,
      Q => \zcheck_dac_command_counter_reg_n_0_[2]\,
      R => '0'
    );
\zcheck_dac_command_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_18,
      D => \zcheck_dac_command_counter[3]_i_1_n_0\,
      Q => \zcheck_dac_command_counter_reg_n_0_[3]\,
      R => '0'
    );
\zcheck_dac_command_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => L_n_18,
      D => \zcheck_dac_command_counter[4]_i_2_n_0\,
      Q => \zcheck_dac_command_counter_reg_n_0_[4]\,
      R => '0'
    );
\zcheck_dac_command_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \zcheck_dac_command[7]_i_2_n_0\,
      D => g0_b0_n_0,
      Q => zcheck_dac_command(0),
      R => \zcheck_dac_command[7]_i_1_n_0\
    );
\zcheck_dac_command_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \zcheck_dac_command[7]_i_2_n_0\,
      D => g0_b1_n_0,
      Q => zcheck_dac_command(1),
      R => \zcheck_dac_command[7]_i_1_n_0\
    );
\zcheck_dac_command_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \zcheck_dac_command[7]_i_2_n_0\,
      D => g0_b2_n_0,
      Q => zcheck_dac_command(2),
      R => \zcheck_dac_command[7]_i_1_n_0\
    );
\zcheck_dac_command_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \zcheck_dac_command[7]_i_2_n_0\,
      D => g0_b3_n_0,
      Q => zcheck_dac_command(3),
      R => \zcheck_dac_command[7]_i_1_n_0\
    );
\zcheck_dac_command_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \zcheck_dac_command[7]_i_2_n_0\,
      D => g0_b4_n_0,
      Q => zcheck_dac_command(4),
      R => \zcheck_dac_command[7]_i_1_n_0\
    );
\zcheck_dac_command_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \zcheck_dac_command[7]_i_2_n_0\,
      D => g0_b5_n_0,
      Q => zcheck_dac_command(5),
      R => \zcheck_dac_command[7]_i_1_n_0\
    );
\zcheck_dac_command_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \zcheck_dac_command[7]_i_2_n_0\,
      D => g0_b6_n_0,
      Q => zcheck_dac_command(6),
      R => \zcheck_dac_command[7]_i_1_n_0\
    );
\zcheck_dac_command_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \zcheck_dac_command[7]_i_2_n_0\,
      D => g0_b7_n_0,
      Q => zcheck_dac_command(7),
      R => \zcheck_dac_command[7]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cable_delay_tester_rhs_256_0_0 is
  port (
    rstn : in STD_LOGIC;
    clk : in STD_LOGIC;
    config_start : in STD_LOGIC;
    record_start : in STD_LOGIC;
    zcheck_start : in STD_LOGIC;
    zcheck_global_channel : in STD_LOGIC_VECTOR ( 11 downto 0 );
    zcheck_scale : in STD_LOGIC_VECTOR ( 1 downto 0 );
    busy : out STD_LOGIC;
    busy_stim : out STD_LOGIC;
    done : out STD_LOGIC;
    oversample_offset_A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    oversample_offset_B : in STD_LOGIC_VECTOR ( 7 downto 0 );
    oversample_offset_C : in STD_LOGIC_VECTOR ( 7 downto 0 );
    oversample_offset_D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    oversample_offset_E : in STD_LOGIC_VECTOR ( 7 downto 0 );
    oversample_offset_F : in STD_LOGIC_VECTOR ( 7 downto 0 );
    oversample_offset_G : in STD_LOGIC_VECTOR ( 7 downto 0 );
    oversample_offset_H : in STD_LOGIC_VECTOR ( 7 downto 0 );
    oversample_offset_I : in STD_LOGIC_VECTOR ( 7 downto 0 );
    oversample_offset_J : in STD_LOGIC_VECTOR ( 7 downto 0 );
    oversample_offset_K : in STD_LOGIC_VECTOR ( 7 downto 0 );
    oversample_offset_L : in STD_LOGIC_VECTOR ( 7 downto 0 );
    oversample_offset_M : in STD_LOGIC_VECTOR ( 7 downto 0 );
    oversample_offset_N : in STD_LOGIC_VECTOR ( 7 downto 0 );
    oversample_offset_O : in STD_LOGIC_VECTOR ( 7 downto 0 );
    oversample_offset_P : in STD_LOGIC_VECTOR ( 7 downto 0 );
    fifo_read_en : in STD_LOGIC;
    fifo_rst : in STD_LOGIC;
    fifo_write_en_external : in STD_LOGIC;
    fifo_valid_out : out STD_LOGIC;
    fifo_data_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    CS : out STD_LOGIC;
    SCLK : out STD_LOGIC;
    MOSI_A : out STD_LOGIC;
    MOSI_B : out STD_LOGIC;
    MOSI_C : out STD_LOGIC;
    MOSI_D : out STD_LOGIC;
    MOSI_E : out STD_LOGIC;
    MOSI_F : out STD_LOGIC;
    MOSI_G : out STD_LOGIC;
    MOSI_H : out STD_LOGIC;
    MOSI_I : out STD_LOGIC;
    MOSI_J : out STD_LOGIC;
    MOSI_K : out STD_LOGIC;
    MOSI_L : out STD_LOGIC;
    MOSI_M : out STD_LOGIC;
    MOSI_N : out STD_LOGIC;
    MOSI_O : out STD_LOGIC;
    MOSI_P : out STD_LOGIC;
    MISO_A : in STD_LOGIC;
    MISO_B : in STD_LOGIC;
    MISO_C : in STD_LOGIC;
    MISO_D : in STD_LOGIC;
    MISO_E : in STD_LOGIC;
    MISO_F : in STD_LOGIC;
    MISO_G : in STD_LOGIC;
    MISO_H : in STD_LOGIC;
    MISO_I : in STD_LOGIC;
    MISO_J : in STD_LOGIC;
    MISO_K : in STD_LOGIC;
    MISO_L : in STD_LOGIC;
    MISO_M : in STD_LOGIC;
    MISO_N : in STD_LOGIC;
    MISO_O : in STD_LOGIC;
    MISO_P : in STD_LOGIC;
    stim_mask_probe_select : in STD_LOGIC_VECTOR ( 15 downto 0 );
    stim_mask_channel_positive : in STD_LOGIC_VECTOR ( 15 downto 0 );
    stim_mask_channel_negative : in STD_LOGIC_VECTOR ( 15 downto 0 );
    stim_bipolar_mode : in STD_LOGIC;
    stim_current_step_size : in STD_LOGIC_VECTOR ( 3 downto 0 );
    channel_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    stim_pulse_length : in STD_LOGIC_VECTOR ( 15 downto 0 );
    stim_pulse_magnitude : in STD_LOGIC_VECTOR ( 7 downto 0 );
    stim_inter_bipulse_delay : in STD_LOGIC_VECTOR ( 15 downto 0 );
    stim_inter_pulse_delay : in STD_LOGIC_VECTOR ( 15 downto 0 );
    stim_inter_train_delay : in STD_LOGIC_VECTOR ( 15 downto 0 );
    stim_bipulses_per_train_count : in STD_LOGIC_VECTOR ( 15 downto 0 );
    stim_train_count : in STD_LOGIC_VECTOR ( 15 downto 0 );
    stim_charge_recovery_time : in STD_LOGIC_VECTOR ( 15 downto 0 );
    stim_rising_edge_first : in STD_LOGIC;
    stim_finite_mode_done : out STD_LOGIC;
    stim_finite_mode_start : in STD_LOGIC;
    stim_infinite_mode_start : in STD_LOGIC;
    stim_infinite_mode_stop : in STD_LOGIC;
    stim_waveform_data_out : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of cable_delay_tester_rhs_256_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of cable_delay_tester_rhs_256_0_0 : entity is "cable_delay_tester_rhs_256_0_0,rhs_256,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of cable_delay_tester_rhs_256_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of cable_delay_tester_rhs_256_0_0 : entity is "module_ref";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of cable_delay_tester_rhs_256_0_0 : entity is "rhs_256,Vivado 2023.1";
end cable_delay_tester_rhs_256_0_0;

architecture STRUCTURE of cable_delay_tester_rhs_256_0_0 is
  attribute ADC_SAMPLE_BIT_RESOLUTION : integer;
  attribute ADC_SAMPLE_BIT_RESOLUTION of inst : label is 16;
  attribute CHANNELS_PER_ADC : integer;
  attribute CHANNELS_PER_ADC of inst : label is 16;
  attribute CHANNELS_PER_CHIP : integer;
  attribute CHANNELS_PER_CHIP of inst : label is 16;
  attribute CHANNELS_PER_PROBE : integer;
  attribute CHANNELS_PER_PROBE of inst : label is 16;
  attribute CHARGE_RECOVERY : integer;
  attribute CHARGE_RECOVERY of inst : label is 6;
  attribute CHIPS_PER_PROBE : integer;
  attribute CHIPS_PER_PROBE of inst : label is 1;
  attribute CONFIG_DATA_LOAD : integer;
  attribute CONFIG_DATA_LOAD of inst : label is 5;
  attribute CONFIG_DATA_RX : integer;
  attribute CONFIG_DATA_RX of inst : label is 7;
  attribute CONFIG_DATA_TX : integer;
  attribute CONFIG_DATA_TX of inst : label is 6;
  attribute CONFIG_DONE : integer;
  attribute CONFIG_DONE of inst : label is 8;
  attribute DEFAULT_CHANNELS : integer;
  attribute DEFAULT_CHANNELS of inst : label is 30;
  attribute DEFAULT_CHANNELS_RECORDING : integer;
  attribute DEFAULT_CHANNELS_RECORDING of inst : label is 20;
  attribute FIRST_PULSE : integer;
  attribute FIRST_PULSE of inst : label is 1;
  attribute IDLE : integer;
  attribute IDLE of inst : label is 0;
  attribute INTAN_CHIP_ID_REG : integer;
  attribute INTAN_CHIP_ID_REG of inst : label is 255;
  attribute INTER_BIPULSE : integer;
  attribute INTER_BIPULSE of inst : label is 4;
  attribute INTER_PULSE : integer;
  attribute INTER_PULSE of inst : label is 2;
  attribute INTER_TRAIN : integer;
  attribute INTER_TRAIN of inst : label is 5;
  attribute PRE_RESET : integer;
  attribute PRE_RESET of inst : label is 17;
  attribute PRE_STIM_CONFIG : integer;
  attribute PRE_STIM_CONFIG of inst : label is 8;
  attribute READY : integer;
  attribute READY of inst : label is 0;
  attribute REC_DATA_LOAD : integer;
  attribute REC_DATA_LOAD of inst : label is 1;
  attribute REC_DATA_RX : integer;
  attribute REC_DATA_RX of inst : label is 3;
  attribute REC_DATA_TX : integer;
  attribute REC_DATA_TX of inst : label is 2;
  attribute REC_DONE : integer;
  attribute REC_DONE of inst : label is 4;
  attribute RESET : integer;
  attribute RESET of inst : label is 16;
  attribute SECOND_PULSE : integer;
  attribute SECOND_PULSE of inst : label is 3;
  attribute SPI_CONVERT_DELAY : integer;
  attribute SPI_CONVERT_DELAY of inst : label is 2;
  attribute STIM_CONFIG : integer;
  attribute STIM_CONFIG of inst : label is 9;
  attribute STIM_CONFIG_CYCLES : integer;
  attribute STIM_CONFIG_CYCLES of inst : label is 3;
  attribute STIM_CONFIG_DATA_LOAD : integer;
  attribute STIM_CONFIG_DATA_LOAD of inst : label is 18;
  attribute STIM_CONFIG_DATA_RX : integer;
  attribute STIM_CONFIG_DATA_RX of inst : label is 20;
  attribute STIM_CONFIG_DATA_TX : integer;
  attribute STIM_CONFIG_DATA_TX of inst : label is 19;
  attribute STIM_RESET : integer;
  attribute STIM_RESET of inst : label is 7;
  attribute STIM_WAVEFORM_DEBUG_BASELINE : integer;
  attribute STIM_WAVEFORM_DEBUG_BASELINE of inst : label is 127;
  attribute ZCHECK_COMMAND_SLOTS_PER_PERIOD : integer;
  attribute ZCHECK_COMMAND_SLOTS_PER_PERIOD of inst : label is 6;
  attribute ZCHECK_CONFIG_DATA_LOAD : integer;
  attribute ZCHECK_CONFIG_DATA_LOAD of inst : label is 9;
  attribute ZCHECK_CONFIG_DATA_RX : integer;
  attribute ZCHECK_CONFIG_DATA_RX of inst : label is 11;
  attribute ZCHECK_CONFIG_DATA_TX : integer;
  attribute ZCHECK_CONFIG_DATA_TX of inst : label is 10;
  attribute ZCHECK_CYCLES : integer;
  attribute ZCHECK_CYCLES of inst : label is 8;
  attribute ZCHECK_DONE : integer;
  attribute ZCHECK_DONE of inst : label is 15;
  attribute ZCHECK_FS : integer;
  attribute ZCHECK_FS of inst : label is 20;
  attribute ZCHECK_REC_DATA_LOAD : integer;
  attribute ZCHECK_REC_DATA_LOAD of inst : label is 12;
  attribute ZCHECK_REC_DATA_RX : integer;
  attribute ZCHECK_REC_DATA_RX of inst : label is 14;
  attribute ZCHECK_REC_DATA_TX : integer;
  attribute ZCHECK_REC_DATA_TX of inst : label is 13;
  attribute ZCHECK_SINE_WAVE_NUM_COMMANDS : integer;
  attribute ZCHECK_SINE_WAVE_NUM_COMMANDS of inst : label is 20;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME clk, ASSOCIATED_RESET rstn, FREQ_HZ 99999001, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN cable_delay_tester_zynq_ultra_ps_e_0_0_pl_clk0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of fifo_rst : signal is "xilinx.com:signal:reset:1.0 fifo_rst RST";
  attribute X_INTERFACE_PARAMETER of fifo_rst : signal is "XIL_INTERFACENAME fifo_rst, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of rstn : signal is "xilinx.com:signal:reset:1.0 rstn RST";
  attribute X_INTERFACE_PARAMETER of rstn : signal is "XIL_INTERFACENAME rstn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
begin
inst: entity work.cable_delay_tester_rhs_256_0_0_rhs_256
     port map (
      CS => CS,
      MISO_A => MISO_A,
      MISO_B => MISO_B,
      MISO_C => MISO_C,
      MISO_D => MISO_D,
      MISO_E => MISO_E,
      MISO_F => MISO_F,
      MISO_G => MISO_G,
      MISO_H => MISO_H,
      MISO_I => MISO_I,
      MISO_J => MISO_J,
      MISO_K => MISO_K,
      MISO_L => MISO_L,
      MISO_M => MISO_M,
      MISO_N => MISO_N,
      MISO_O => MISO_O,
      MISO_P => MISO_P,
      MOSI_A => MOSI_A,
      MOSI_B => MOSI_B,
      MOSI_C => MOSI_C,
      MOSI_D => MOSI_D,
      MOSI_E => MOSI_E,
      MOSI_F => MOSI_F,
      MOSI_G => MOSI_G,
      MOSI_H => MOSI_H,
      MOSI_I => MOSI_I,
      MOSI_J => MOSI_J,
      MOSI_K => MOSI_K,
      MOSI_L => MOSI_L,
      MOSI_M => MOSI_M,
      MOSI_N => MOSI_N,
      MOSI_O => MOSI_O,
      MOSI_P => MOSI_P,
      SCLK => SCLK,
      busy => busy,
      busy_stim => busy_stim,
      channel_out(7 downto 0) => channel_out(7 downto 0),
      clk => clk,
      config_start => config_start,
      done => done,
      fifo_data_out(63 downto 0) => fifo_data_out(63 downto 0),
      fifo_read_en => fifo_read_en,
      fifo_rst => fifo_rst,
      fifo_valid_out => fifo_valid_out,
      fifo_write_en_external => fifo_write_en_external,
      oversample_offset_A(7 downto 0) => oversample_offset_A(7 downto 0),
      oversample_offset_B(7 downto 0) => oversample_offset_B(7 downto 0),
      oversample_offset_C(7 downto 0) => oversample_offset_C(7 downto 0),
      oversample_offset_D(7 downto 0) => oversample_offset_D(7 downto 0),
      oversample_offset_E(7 downto 0) => oversample_offset_E(7 downto 0),
      oversample_offset_F(7 downto 0) => oversample_offset_F(7 downto 0),
      oversample_offset_G(7 downto 0) => oversample_offset_G(7 downto 0),
      oversample_offset_H(7 downto 0) => oversample_offset_H(7 downto 0),
      oversample_offset_I(7 downto 0) => oversample_offset_I(7 downto 0),
      oversample_offset_J(7 downto 0) => oversample_offset_J(7 downto 0),
      oversample_offset_K(7 downto 0) => oversample_offset_K(7 downto 0),
      oversample_offset_L(7 downto 0) => oversample_offset_L(7 downto 0),
      oversample_offset_M(7 downto 0) => oversample_offset_M(7 downto 0),
      oversample_offset_N(7 downto 0) => oversample_offset_N(7 downto 0),
      oversample_offset_O(7 downto 0) => oversample_offset_O(7 downto 0),
      oversample_offset_P(7 downto 0) => oversample_offset_P(7 downto 0),
      record_start => record_start,
      rstn => rstn,
      stim_bipolar_mode => stim_bipolar_mode,
      stim_bipulses_per_train_count(15 downto 0) => stim_bipulses_per_train_count(15 downto 0),
      stim_charge_recovery_time(15 downto 0) => stim_charge_recovery_time(15 downto 0),
      stim_current_step_size(3 downto 0) => stim_current_step_size(3 downto 0),
      stim_finite_mode_done => stim_finite_mode_done,
      stim_finite_mode_start => stim_finite_mode_start,
      stim_infinite_mode_start => stim_infinite_mode_start,
      stim_infinite_mode_stop => stim_infinite_mode_stop,
      stim_inter_bipulse_delay(15 downto 0) => stim_inter_bipulse_delay(15 downto 0),
      stim_inter_pulse_delay(15 downto 0) => stim_inter_pulse_delay(15 downto 0),
      stim_inter_train_delay(15 downto 0) => stim_inter_train_delay(15 downto 0),
      stim_mask_channel_negative(15 downto 0) => stim_mask_channel_negative(15 downto 0),
      stim_mask_channel_positive(15 downto 0) => stim_mask_channel_positive(15 downto 0),
      stim_mask_probe_select(15 downto 0) => stim_mask_probe_select(15 downto 0),
      stim_pulse_length(15 downto 0) => stim_pulse_length(15 downto 0),
      stim_pulse_magnitude(7 downto 0) => stim_pulse_magnitude(7 downto 0),
      stim_rising_edge_first => stim_rising_edge_first,
      stim_train_count(15 downto 0) => stim_train_count(15 downto 0),
      stim_waveform_data_out(1 downto 0) => stim_waveform_data_out(1 downto 0),
      zcheck_global_channel(11 downto 9) => B"000",
      zcheck_global_channel(8 downto 0) => zcheck_global_channel(8 downto 0),
      zcheck_scale(1 downto 0) => zcheck_scale(1 downto 0),
      zcheck_start => zcheck_start
    );
end STRUCTURE;
