Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 63fcfce5591643b9a6dfb289965be18d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Test_normal_mode_MUX_behav xil_defaultlib.Test_normal_mode_MUX -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture mux of entity xil_defaultlib.test_normal_mode_mux
Built simulation snapshot Test_normal_mode_MUX_behav
