
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/13646/Downloads/xilinx/Vivado/2015.4/lib/74IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/13646/Downloads/xilinx/Vivado/2015.4/lib/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/13646/Downloads/xilinx/Vivado/2015.4/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:xup:xup_nand4:1.0'. The one found in IP location 'c:/Users/13646/Downloads/xilinx/Vivado/2015.4/lib/74IP/xup_nand4_1' will take precedence over the same IP in location c:/Users/13646/Downloads/xilinx/Vivado/2015.4/lib/XUP_LIB/xup_nand4_1.0
Command: synth_design -top design_1_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 282.098 ; gain = 110.520
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/imports/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_four_2_input_and_gate_0_0' [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_four_2_input_and_gate_0_0/synth/design_1_four_2_input_and_gate_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'four_2_input_and_gate' [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/four_2_input_and_gate_v1_0/four_2_input_and_gate.v:23]
	Parameter Delay bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'four_2_input_and_gate' (1#1) [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/four_2_input_and_gate_v1_0/four_2_input_and_gate.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_four_2_input_and_gate_0_0' (2#1) [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_four_2_input_and_gate_0_0/synth/design_1_four_2_input_and_gate_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_four_2_input_and_gate_0_1' [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_four_2_input_and_gate_0_1/synth/design_1_four_2_input_and_gate_0_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_four_2_input_and_gate_0_1' (3#1) [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_four_2_input_and_gate_0_1/synth/design_1_four_2_input_and_gate_0_1.v:57]
WARNING: [Synth 8-350] instance 'four_2_input_and_gate_1' of module 'design_1_four_2_input_and_gate_0_1' requires 12 connections, but only 11 given [C:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:140]
INFO: [Synth 8-638] synthesizing module 'design_1_four_2_input_and_gate_1_0' [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_four_2_input_and_gate_1_0/synth/design_1_four_2_input_and_gate_1_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_four_2_input_and_gate_1_0' (4#1) [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_four_2_input_and_gate_1_0/synth/design_1_four_2_input_and_gate_1_0.v:57]
WARNING: [Synth 8-350] instance 'four_2_input_and_gate_2' of module 'design_1_four_2_input_and_gate_1_0' requires 12 connections, but only 11 given [C:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:152]
INFO: [Synth 8-638] synthesizing module 'design_1_four_2_input_and_gate_2_0' [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_four_2_input_and_gate_2_0/synth/design_1_four_2_input_and_gate_2_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_four_2_input_and_gate_2_0' (5#1) [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_four_2_input_and_gate_2_0/synth/design_1_four_2_input_and_gate_2_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_four_2_input_and_gate_3_0' [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_four_2_input_and_gate_3_0/synth/design_1_four_2_input_and_gate_3_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_four_2_input_and_gate_3_0' (6#1) [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_four_2_input_and_gate_3_0/synth/design_1_four_2_input_and_gate_3_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_four_2_input_and_gate_4_1' [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_four_2_input_and_gate_4_1/synth/design_1_four_2_input_and_gate_4_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_four_2_input_and_gate_4_1' (7#1) [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_four_2_input_and_gate_4_1/synth/design_1_four_2_input_and_gate_4_1.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_six_not_gate_0_0' [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_six_not_gate_0_0/synth/design_1_six_not_gate_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'six_not_gate' [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/six_not_gate_v1_0/six_not_gate.v:23]
	Parameter Delay bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'six_not_gate' (8#1) [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/six_not_gate_v1_0/six_not_gate.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_six_not_gate_0_0' (9#1) [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_six_not_gate_0_0/synth/design_1_six_not_gate_0_0.v:57]
WARNING: [Synth 8-350] instance 'six_not_gate_0' of module 'design_1_six_not_gate_0_0' requires 12 connections, but only 10 given [C:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:203]
INFO: [Synth 8-638] synthesizing module 'design_1_six_not_gate_0_1' [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_six_not_gate_0_1/synth/design_1_six_not_gate_0_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_six_not_gate_0_1' (10#1) [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_six_not_gate_0_1/synth/design_1_six_not_gate_0_1.v:57]
WARNING: [Synth 8-350] instance 'six_not_gate_1' of module 'design_1_six_not_gate_0_1' requires 12 connections, but only 10 given [C:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:214]
INFO: [Synth 8-638] synthesizing module 'design_1_six_not_gate_1_0' [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_six_not_gate_1_0/synth/design_1_six_not_gate_1_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_six_not_gate_1_0' (11#1) [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_six_not_gate_1_0/synth/design_1_six_not_gate_1_0.v:57]
WARNING: [Synth 8-350] instance 'six_not_gate_2' of module 'design_1_six_not_gate_1_0' requires 12 connections, but only 9 given [C:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:225]
INFO: [Synth 8-638] synthesizing module 'design_1_six_not_gate_2_0' [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_six_not_gate_2_0/synth/design_1_six_not_gate_2_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_six_not_gate_2_0' (12#1) [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_six_not_gate_2_0/synth/design_1_six_not_gate_2_0.v:57]
WARNING: [Synth 8-350] instance 'six_not_gate_3' of module 'design_1_six_not_gate_2_0' requires 12 connections, but only 10 given [C:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:235]
INFO: [Synth 8-638] synthesizing module 'design_1_six_not_gate_3_0' [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_six_not_gate_3_0/synth/design_1_six_not_gate_3_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_six_not_gate_3_0' (13#1) [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_six_not_gate_3_0/synth/design_1_six_not_gate_3_0.v:57]
WARNING: [Synth 8-350] instance 'six_not_gate_4' of module 'design_1_six_not_gate_3_0' requires 12 connections, but only 8 given [C:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:246]
INFO: [Synth 8-638] synthesizing module 'design_1_six_not_gate_4_0' [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_six_not_gate_4_0/synth/design_1_six_not_gate_4_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_six_not_gate_4_0' (14#1) [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_six_not_gate_4_0/synth/design_1_six_not_gate_4_0.v:57]
WARNING: [Synth 8-350] instance 'six_not_gate_5' of module 'design_1_six_not_gate_4_0' requires 12 connections, but only 10 given [C:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:255]
INFO: [Synth 8-638] synthesizing module 'design_1_six_not_gate_5_0' [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_six_not_gate_5_0/synth/design_1_six_not_gate_5_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_six_not_gate_5_0' (15#1) [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_six_not_gate_5_0/synth/design_1_six_not_gate_5_0.v:57]
WARNING: [Synth 8-350] instance 'six_not_gate_6' of module 'design_1_six_not_gate_5_0' requires 12 connections, but only 10 given [C:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:266]
INFO: [Synth 8-638] synthesizing module 'design_1_six_not_gate_7_0' [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_six_not_gate_7_0/synth/design_1_six_not_gate_7_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_six_not_gate_7_0' (16#1) [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_six_not_gate_7_0/synth/design_1_six_not_gate_7_0.v:57]
WARNING: [Synth 8-350] instance 'six_not_gate_7' of module 'design_1_six_not_gate_7_0' requires 12 connections, but only 10 given [C:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:277]
INFO: [Synth 8-638] synthesizing module 'design_1_six_not_gate_7_1' [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_six_not_gate_7_1/synth/design_1_six_not_gate_7_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_six_not_gate_7_1' (17#1) [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_six_not_gate_7_1/synth/design_1_six_not_gate_7_1.v:57]
WARNING: [Synth 8-350] instance 'six_not_gate_8' of module 'design_1_six_not_gate_7_1' requires 12 connections, but only 9 given [C:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:288]
INFO: [Synth 8-638] synthesizing module 'design_1_tri_3_input_and_gate_0_1' [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_tri_3_input_and_gate_0_1/synth/design_1_tri_3_input_and_gate_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'tri_3_input_and_gate' [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/tri_3_input_and_gate_v1_0/tri_3_input_and_gate.v:23]
	Parameter Delay bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tri_3_input_and_gate' (18#1) [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/tri_3_input_and_gate_v1_0/tri_3_input_and_gate.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_tri_3_input_and_gate_0_1' (19#1) [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_tri_3_input_and_gate_0_1/synth/design_1_tri_3_input_and_gate_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_tri_3_input_and_gate_1_0' [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_tri_3_input_and_gate_1_0/synth/design_1_tri_3_input_and_gate_1_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_tri_3_input_and_gate_1_0' (20#1) [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_tri_3_input_and_gate_1_0/synth/design_1_tri_3_input_and_gate_1_0.v:57]
WARNING: [Synth 8-350] instance 'tri_3_input_and_gate_1' of module 'design_1_tri_3_input_and_gate_1_0' requires 12 connections, but only 11 given [C:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:311]
INFO: [Synth 8-638] synthesizing module 'design_1_xup_and2_0_1' [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xup_and2_0_1/synth/design_1_xup_and2_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'xup_and2' [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xup_and2_v1_0/xup_and2.srcs/sources_1/new/xup_and2.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xup_and2' (21#1) [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xup_and2_v1_0/xup_and2.srcs/sources_1/new/xup_and2.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_xup_and2_0_1' (22#1) [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xup_and2_0_1/synth/design_1_xup_and2_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_xup_and2_0_2' [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xup_and2_0_2/synth/design_1_xup_and2_0_2.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_xup_and2_0_2' (23#1) [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xup_and2_0_2/synth/design_1_xup_and2_0_2.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_xup_and3_0_0' [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xup_and3_0_0/synth/design_1_xup_and3_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xup_and3' [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xup_and3_v1_0/xup_and3.srcs/sources_1/new/xup_and3.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xup_and3' (24#1) [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xup_and3_v1_0/xup_and3.srcs/sources_1/new/xup_and3.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_xup_and3_0_0' (25#1) [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xup_and3_0_0/synth/design_1_xup_and3_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_xup_and3_1_0' [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xup_and3_1_0/synth/design_1_xup_and3_1_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_xup_and3_1_0' (26#1) [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xup_and3_1_0/synth/design_1_xup_and3_1_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_xup_and3_1_1' [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xup_and3_1_1/synth/design_1_xup_and3_1_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_xup_and3_1_1' (27#1) [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xup_and3_1_1/synth/design_1_xup_and3_1_1.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_xup_or4_0_0' [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xup_or4_0_0/synth/design_1_xup_or4_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xup_or4' [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xup_or4_v1_0/xup_or4.srcs/sources_1/new/xup_or4.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xup_or4' (28#1) [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xup_or4_v1_0/xup_or4.srcs/sources_1/new/xup_or4.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_xup_or4_0_0' (29#1) [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xup_or4_0_0/synth/design_1_xup_or4_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_xup_or4_0_1' [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xup_or4_0_1/synth/design_1_xup_or4_0_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_xup_or4_0_1' (30#1) [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xup_or4_0_1/synth/design_1_xup_or4_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_xup_or4_2_0' [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xup_or4_2_0/synth/design_1_xup_or4_2_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_xup_or4_2_0' (31#1) [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xup_or4_2_0/synth/design_1_xup_or4_2_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_xup_or5_0_1' [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xup_or5_0_1/synth/design_1_xup_or5_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'xup_or5' [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xup_or5_v1_0/xup_or5.srcs/sources_1/new/xup_or5.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xup_or5' (32#1) [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xup_or5_v1_0/xup_or5.srcs/sources_1/new/xup_or5.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_xup_or5_0_1' (33#1) [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xup_or5_0_1/synth/design_1_xup_or5_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_xup_or5_1_0' [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xup_or5_1_0/synth/design_1_xup_or5_1_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_xup_or5_1_0' (34#1) [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xup_or5_1_0/synth/design_1_xup_or5_1_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_xup_or5_2_0' [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xup_or5_2_0/synth/design_1_xup_or5_2_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_xup_or5_2_0' (35#1) [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xup_or5_2_0/synth/design_1_xup_or5_2_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_xup_or6_0_0' [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xup_or6_0_0/synth/design_1_xup_or6_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xup_or6' [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xup_or6_v1_0/xup_or6.srcs/sources_1/new/xup_or6.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xup_or6' (36#1) [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xup_or6_v1_0/xup_or6.srcs/sources_1/new/xup_or6.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_xup_or6_0_0' (37#1) [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xup_or6_0_0/synth/design_1_xup_or6_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_xup_xor2_0_0' [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xup_xor2_0_0/synth/design_1_xup_xor2_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xup_xor2' [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xup_xor2_v1_0/xup_xor2.srcs/sources_1/new/xup_xor2.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xup_xor2' (38#1) [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xup_xor2_v1_0/xup_xor2.srcs/sources_1/new/xup_xor2.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_xup_xor2_0_0' (39#1) [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xup_xor2_0_0/synth/design_1_xup_xor2_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_xup_xor2_0_1' [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xup_xor2_0_1/synth/design_1_xup_xor2_0_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_xup_xor2_0_1' (40#1) [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xup_xor2_0_1/synth/design_1_xup_xor2_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_xup_xor2_1_0' [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xup_xor2_1_0/synth/design_1_xup_xor2_1_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_xup_xor2_1_0' (41#1) [c:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xup_xor2_1_0/synth/design_1_xup_xor2_1_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1' (42#1) [C:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (43#1) [C:/Users/13646/Desktop/project_1/project_1.srcs/sources_1/imports/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 318.445 ; gain = 146.867
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 318.445 ; gain = 146.867
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/13646/Desktop/project_1/project_1.srcs/constrs_1/new/project_1.xdc]
Finished Parsing XDC File [C:/Users/13646/Desktop/project_1/project_1.srcs/constrs_1/new/project_1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/13646/Desktop/project_1/project_1.srcs/constrs_1/new/project_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/13646/Desktop/project_1/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/13646/Desktop/project_1/project_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 596.809 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 596.809 ; gain = 425.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 596.809 ; gain = 425.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/four_2_input_and_gate_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/four_2_input_and_gate_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/four_2_input_and_gate_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/four_2_input_and_gate_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/four_2_input_and_gate_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/four_2_input_and_gate_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/six_not_gate_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/six_not_gate_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/six_not_gate_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/six_not_gate_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/six_not_gate_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/six_not_gate_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/six_not_gate_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/six_not_gate_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/six_not_gate_8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/tri_3_input_and_gate_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/tri_3_input_and_gate_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xup_and2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xup_and2_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xup_and3_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xup_and3_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xup_and3_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xup_or4_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xup_or4_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xup_or4_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xup_or5_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xup_or5_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xup_or5_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xup_or6_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xup_xor2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xup_xor2_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xup_xor2_2. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 596.809 ; gain = 425.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 596.809 ; gain = 425.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xup_xor2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 596.809 ; gain = 425.230
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 596.809 ; gain = 425.230
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 596.809 ; gain = 425.230

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 596.809 ; gain = 425.230
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 596.809 ; gain = 425.230

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 596.809 ; gain = 425.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 596.809 ; gain = 425.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 596.809 ; gain = 425.230
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 596.809 ; gain = 425.230

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 596.809 ; gain = 425.230
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:39 . Memory (MB): peak = 596.809 ; gain = 425.230
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:39 . Memory (MB): peak = 596.809 ; gain = 425.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:39 . Memory (MB): peak = 596.809 ; gain = 425.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:39 . Memory (MB): peak = 596.809 ; gain = 425.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:39 . Memory (MB): peak = 596.809 ; gain = 425.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:39 . Memory (MB): peak = 596.809 ; gain = 425.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |    54|
|2     |LUT2 |    29|
|3     |LUT3 |     9|
|4     |LUT4 |     3|
|5     |LUT5 |     3|
|6     |LUT6 |     1|
|7     |IBUF |     4|
|8     |OBUF |     7|
+------+-----+------+

Report Instance Areas: 
+------+----------------------------+-----------------------------------+------+
|      |Instance                    |Module                             |Cells |
+------+----------------------------+-----------------------------------+------+
|1     |top                         |                                   |   110|
|2     |  design_1_i                |design_1                           |    99|
|3     |    four_2_input_and_gate_0 |design_1_four_2_input_and_gate_0_0 |     4|
|4     |    four_2_input_and_gate_1 |design_1_four_2_input_and_gate_0_1 |     4|
|5     |    four_2_input_and_gate_2 |design_1_four_2_input_and_gate_1_0 |     4|
|6     |    four_2_input_and_gate_3 |design_1_four_2_input_and_gate_2_0 |     4|
|7     |    four_2_input_and_gate_4 |design_1_four_2_input_and_gate_3_0 |     4|
|8     |    four_2_input_and_gate_6 |design_1_four_2_input_and_gate_4_1 |     4|
|9     |    six_not_gate_0          |design_1_six_not_gate_0_0          |     6|
|10    |    six_not_gate_1          |design_1_six_not_gate_0_1          |     6|
|11    |    six_not_gate_2          |design_1_six_not_gate_1_0          |     6|
|12    |    six_not_gate_3          |design_1_six_not_gate_2_0          |     6|
|13    |    six_not_gate_4          |design_1_six_not_gate_3_0          |     6|
|14    |    six_not_gate_5          |design_1_six_not_gate_4_0          |     6|
|15    |    six_not_gate_6          |design_1_six_not_gate_5_0          |     6|
|16    |    six_not_gate_7          |design_1_six_not_gate_7_0          |     6|
|17    |    six_not_gate_8          |design_1_six_not_gate_7_1          |     6|
|18    |    tri_3_input_and_gate_0  |design_1_tri_3_input_and_gate_0_1  |     3|
|19    |      inst                  |tri_3_input_and_gate_6             |     3|
|20    |    tri_3_input_and_gate_1  |design_1_tri_3_input_and_gate_1_0  |     3|
|21    |      inst                  |tri_3_input_and_gate               |     3|
|22    |    xup_and2_0              |design_1_xup_and2_0_1              |     1|
|23    |    xup_and2_1              |design_1_xup_and2_0_2              |     1|
|24    |    xup_and3_0              |design_1_xup_and3_0_0              |     1|
|25    |      inst                  |xup_and3_5                         |     1|
|26    |    xup_and3_1              |design_1_xup_and3_1_0              |     1|
|27    |      inst                  |xup_and3_4                         |     1|
|28    |    xup_and3_2              |design_1_xup_and3_1_1              |     1|
|29    |      inst                  |xup_and3                           |     1|
|30    |    xup_or4_0               |design_1_xup_or4_0_0               |     1|
|31    |      inst                  |xup_or4_3                          |     1|
|32    |    xup_or4_1               |design_1_xup_or4_0_1               |     1|
|33    |      inst                  |xup_or4_2                          |     1|
|34    |    xup_or4_2               |design_1_xup_or4_2_0               |     1|
|35    |      inst                  |xup_or4                            |     1|
|36    |    xup_or5_0               |design_1_xup_or5_0_1               |     1|
|37    |      inst                  |xup_or5_1                          |     1|
|38    |    xup_or5_1               |design_1_xup_or5_1_0               |     1|
|39    |      inst                  |xup_or5_0                          |     1|
|40    |    xup_or5_2               |design_1_xup_or5_2_0               |     1|
|41    |      inst                  |xup_or5                            |     1|
|42    |    xup_or6_0               |design_1_xup_or6_0_0               |     1|
|43    |      inst                  |xup_or6                            |     1|
|44    |    xup_xor2_0              |design_1_xup_xor2_0_0              |     1|
|45    |    xup_xor2_1              |design_1_xup_xor2_0_1              |     1|
|46    |    xup_xor2_2              |design_1_xup_xor2_1_0              |     1|
+------+----------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:39 . Memory (MB): peak = 596.809 ; gain = 425.230
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 596.809 ; gain = 111.277
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:39 . Memory (MB): peak = 596.809 ; gain = 425.230
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
102 Infos, 12 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:35 . Memory (MB): peak = 596.809 ; gain = 394.141
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 596.809 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Apr 14 16:58:28 2019...
