{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651361958867 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651361958868 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 30 19:39:18 2022 " "Processing started: Sat Apr 30 19:39:18 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651361958868 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651361958868 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off network -c fpga " "Command: quartus_map --read_settings_files=on --write_settings_files=off network -c fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651361958868 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651361959162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steph/documents/github/ece441final/final/network/src/fpga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/steph/documents/github/ece441final/final/network/src/fpga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpga-fpga " "Found design unit 1: fpga-fpga" {  } { { "../src/fpga.vhd" "" { Text "C:/Users/Steph/Documents/GitHub/ece441final/final/network/src/fpga.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651361964046 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpga " "Found entity 1: fpga" {  } { { "../src/fpga.vhd" "" { Text "C:/Users/Steph/Documents/GitHub/ece441final/final/network/src/fpga.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651361964046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651361964046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steph/documents/github/ece441final/final/network/src/final_proj_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/steph/documents/github/ece441final/final/network/src/final_proj_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 project_package " "Found design unit 1: project_package" {  } { { "../src/final_proj_package.vhd" "" { Text "C:/Users/Steph/Documents/GitHub/ece441final/final/network/src/final_proj_package.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651361964075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651361964075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steph/documents/github/ece441final/final/network/src/network.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/steph/documents/github/ece441final/final/network/src/network.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 network-network " "Found design unit 1: network-network" {  } { { "../src/network.vhd" "" { Text "C:/Users/Steph/Documents/GitHub/ece441final/final/network/src/network.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651361964076 ""} { "Info" "ISGN_ENTITY_NAME" "1 network " "Found entity 1: network" {  } { { "../src/network.vhd" "" { Text "C:/Users/Steph/Documents/GitHub/ece441final/final/network/src/network.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651361964076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651361964076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steph/documents/github/ece441final/final/network/mega/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/steph/documents/github/ece441final/final/network/mega/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-rtl " "Found design unit 1: pll-rtl" {  } { { "../MEGA/pll.vhd" "" { Text "C:/Users/Steph/Documents/GitHub/ece441final/final/network/MEGA/pll.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651361964077 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "../MEGA/pll.vhd" "" { Text "C:/Users/Steph/Documents/GitHub/ece441final/final/network/MEGA/pll.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651361964077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651361964077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steph/documents/github/ece441final/final/network/mega/pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/steph/documents/github/ece441final/final/network/mega/pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "../MEGA/pll/pll_0002.v" "" { Text "C:/Users/Steph/Documents/GitHub/ece441final/final/network/MEGA/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651361964080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651361964080 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux ../src/mux.vhd " "Entity \"mux\" obtained from \"../src/mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "../src/mux.vhd" "" { Text "C:/Users/Steph/Documents/GitHub/ece441final/final/network/src/mux.vhd" 6 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1651361964081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steph/documents/github/ece441final/final/network/src/mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/steph/documents/github/ece441final/final/network/src/mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-behavior " "Found design unit 1: mux-behavior" {  } { { "../src/mux.vhd" "" { Text "C:/Users/Steph/Documents/GitHub/ece441final/final/network/src/mux.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651361964081 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "../src/mux.vhd" "" { Text "C:/Users/Steph/Documents/GitHub/ece441final/final/network/src/mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651361964081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651361964081 ""}
{ "Error" "EVRFX_VHDL_UNSUPPORTED_FEATURE_IN_NON_VHDL08" "simplified sensitivity list VHDL_1993 mux.vhd(59) " "VHDL error at mux.vhd(59): simplified sensitivity list is not supported in VHDL_1993, and is only supported for VHDL 2008" {  } { { "../src/mux.vhd" "" { Text "C:/Users/Steph/Documents/GitHub/ece441final/final/network/src/mux.vhd" 59 0 0 } }  } 0 10887 "VHDL error at %3!s!: %1!s! is not supported in %2!s!, and is only supported for VHDL 2008" 0 0 "Analysis & Synthesis" 0 -1 1651361964149 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4853 " "Peak virtual memory: 4853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651361964243 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Apr 30 19:39:24 2022 " "Processing ended: Sat Apr 30 19:39:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651361964243 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651361964243 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651361964243 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651361964243 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651361964832 ""}
