
8_PeriodicScheduler2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000690  08000198  08000198  00001198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000828  08000830  00001830  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000828  08000828  00001830  2**0
                  CONTENTS
  4 .ARM          00000000  08000828  08000828  00001830  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000828  08000830  00001830  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000828  08000828  00001828  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800082c  0800082c  0000182c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00001830  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001314  20000000  08000830  00002000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001314  08000830  00002314  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00001830  2**0
                  CONTENTS, READONLY
 12 .debug_info   00001285  00000000  00000000  00001860  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000050c  00000000  00000000  00002ae5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000140  00000000  00000000  00002ff8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000000de  00000000  00000000  00003138  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00000fc6  00000000  00000000  00003216  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000171c  00000000  00000000  000041dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00053911  00000000  00000000  000058f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00059209  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000038c  00000000  00000000  0005924c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  000595d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000000 	.word	0x20000000
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08000810 	.word	0x08000810

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000004 	.word	0x20000004
 80001d4:	08000810 	.word	0x08000810

080001d8 <task0>:
void motor_run(void);
void motor_stop(void);
void valve_open(void);
void valve_close(void);

void task0(void){
 80001d8:	b480      	push	{r7}
 80001da:	af00      	add	r7, sp, #0
	while(1){
		Task0_Profiler++;
 80001dc:	4b02      	ldr	r3, [pc, #8]	@ (80001e8 <task0+0x10>)
 80001de:	681b      	ldr	r3, [r3, #0]
 80001e0:	3301      	adds	r3, #1
 80001e2:	4a01      	ldr	r2, [pc, #4]	@ (80001e8 <task0+0x10>)
 80001e4:	6013      	str	r3, [r2, #0]
 80001e6:	e7f9      	b.n	80001dc <task0+0x4>
 80001e8:	2000001c 	.word	0x2000001c

080001ec <task1>:
//		osThreadYield();
	}
}


void task1(void){
 80001ec:	b480      	push	{r7}
 80001ee:	af00      	add	r7, sp, #0
	while(1){
		Task1_Profiler++;
 80001f0:	4b02      	ldr	r3, [pc, #8]	@ (80001fc <task1+0x10>)
 80001f2:	681b      	ldr	r3, [r3, #0]
 80001f4:	3301      	adds	r3, #1
 80001f6:	4a01      	ldr	r2, [pc, #4]	@ (80001fc <task1+0x10>)
 80001f8:	6013      	str	r3, [r2, #0]
 80001fa:	e7f9      	b.n	80001f0 <task1+0x4>
 80001fc:	20000020 	.word	0x20000020

08000200 <task2>:
//		osThreadYield();
	}
}

void task2(void){
 8000200:	b480      	push	{r7}
 8000202:	af00      	add	r7, sp, #0
	while(1){
		Task2_Profiler++;
 8000204:	4b02      	ldr	r3, [pc, #8]	@ (8000210 <task2+0x10>)
 8000206:	681b      	ldr	r3, [r3, #0]
 8000208:	3301      	adds	r3, #1
 800020a:	4a01      	ldr	r2, [pc, #4]	@ (8000210 <task2+0x10>)
 800020c:	6013      	str	r3, [r2, #0]
 800020e:	e7f9      	b.n	8000204 <task2+0x4>
 8000210:	20000024 	.word	0x20000024

08000214 <task3>:
//		osThreadYield();
	}
}

void task3(void){
 8000214:	b480      	push	{r7}
 8000216:	af00      	add	r7, sp, #0
	periodicTask++;
 8000218:	4b04      	ldr	r3, [pc, #16]	@ (800022c <task3+0x18>)
 800021a:	681b      	ldr	r3, [r3, #0]
 800021c:	3301      	adds	r3, #1
 800021e:	4a03      	ldr	r2, [pc, #12]	@ (800022c <task3+0x18>)
 8000220:	6013      	str	r3, [r2, #0]
//	osThreadYield();
}
 8000222:	bf00      	nop
 8000224:	46bd      	mov	sp, r7
 8000226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800022a:	4770      	bx	lr
 800022c:	20000028 	.word	0x20000028

08000230 <main>:

int main(void){
 8000230:	b580      	push	{r7, lr}
 8000232:	af00      	add	r7, sp, #0
	uart_tx_init();
 8000234:	f000 fa2c 	bl	8000690 <uart_tx_init>
	tim2_1hz_interrupt_init();
 8000238:	f000 fa00 	bl	800063c <tim2_1hz_interrupt_init>
	osKernelInit();
 800023c:	f000 f97c 	bl	8000538 <osKernelInit>
	osKernelAddThreads(&task0,&task1,&task2);
 8000240:	4a05      	ldr	r2, [pc, #20]	@ (8000258 <main+0x28>)
 8000242:	4906      	ldr	r1, [pc, #24]	@ (800025c <main+0x2c>)
 8000244:	4806      	ldr	r0, [pc, #24]	@ (8000260 <main+0x30>)
 8000246:	f000 f93b 	bl	80004c0 <osKernelAddThreads>
	osKernelLaunch(QUANTA);
 800024a:	200a      	movs	r0, #10
 800024c:	f000 f982 	bl	8000554 <osKernelLaunch>
 8000250:	2300      	movs	r3, #0
}
 8000252:	4618      	mov	r0, r3
 8000254:	bd80      	pop	{r7, pc}
 8000256:	bf00      	nop
 8000258:	08000201 	.word	0x08000201
 800025c:	080001ed 	.word	0x080001ed
 8000260:	080001d9 	.word	0x080001d9

08000264 <TIM2_IRQHandler>:

void TIM2_IRQHandler(void){
 8000264:	b480      	push	{r7}
 8000266:	af00      	add	r7, sp, #0
	// Clear update interrupt flag
	TIM2->SR &=~SR_UIF;
 8000268:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800026c:	691b      	ldr	r3, [r3, #16]
 800026e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000272:	f023 0301 	bic.w	r3, r3, #1
 8000276:	6113      	str	r3, [r2, #16]

	tim2periodicTask++;
 8000278:	4b04      	ldr	r3, [pc, #16]	@ (800028c <TIM2_IRQHandler+0x28>)
 800027a:	681b      	ldr	r3, [r3, #0]
 800027c:	3301      	adds	r3, #1
 800027e:	4a03      	ldr	r2, [pc, #12]	@ (800028c <TIM2_IRQHandler+0x28>)
 8000280:	6013      	str	r3, [r2, #0]
}
 8000282:	bf00      	nop
 8000284:	46bd      	mov	sp, r7
 8000286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800028a:	4770      	bx	lr
 800028c:	2000002c 	.word	0x2000002c

08000290 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000290:	b480      	push	{r7}
 8000292:	b083      	sub	sp, #12
 8000294:	af00      	add	r7, sp, #0
 8000296:	4603      	mov	r3, r0
 8000298:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800029a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800029e:	2b00      	cmp	r3, #0
 80002a0:	db0b      	blt.n	80002ba <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80002a2:	79fb      	ldrb	r3, [r7, #7]
 80002a4:	f003 021f 	and.w	r2, r3, #31
 80002a8:	4907      	ldr	r1, [pc, #28]	@ (80002c8 <__NVIC_EnableIRQ+0x38>)
 80002aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002ae:	095b      	lsrs	r3, r3, #5
 80002b0:	2001      	movs	r0, #1
 80002b2:	fa00 f202 	lsl.w	r2, r0, r2
 80002b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80002ba:	bf00      	nop
 80002bc:	370c      	adds	r7, #12
 80002be:	46bd      	mov	sp, r7
 80002c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002c4:	4770      	bx	lr
 80002c6:	bf00      	nop
 80002c8:	e000e100 	.word	0xe000e100

080002cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80002cc:	b480      	push	{r7}
 80002ce:	b083      	sub	sp, #12
 80002d0:	af00      	add	r7, sp, #0
 80002d2:	4603      	mov	r3, r0
 80002d4:	6039      	str	r1, [r7, #0]
 80002d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80002d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002dc:	2b00      	cmp	r3, #0
 80002de:	db0a      	blt.n	80002f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002e0:	683b      	ldr	r3, [r7, #0]
 80002e2:	b2da      	uxtb	r2, r3
 80002e4:	490c      	ldr	r1, [pc, #48]	@ (8000318 <__NVIC_SetPriority+0x4c>)
 80002e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002ea:	0112      	lsls	r2, r2, #4
 80002ec:	b2d2      	uxtb	r2, r2
 80002ee:	440b      	add	r3, r1
 80002f0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80002f4:	e00a      	b.n	800030c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002f6:	683b      	ldr	r3, [r7, #0]
 80002f8:	b2da      	uxtb	r2, r3
 80002fa:	4908      	ldr	r1, [pc, #32]	@ (800031c <__NVIC_SetPriority+0x50>)
 80002fc:	79fb      	ldrb	r3, [r7, #7]
 80002fe:	f003 030f 	and.w	r3, r3, #15
 8000302:	3b04      	subs	r3, #4
 8000304:	0112      	lsls	r2, r2, #4
 8000306:	b2d2      	uxtb	r2, r2
 8000308:	440b      	add	r3, r1
 800030a:	761a      	strb	r2, [r3, #24]
}
 800030c:	bf00      	nop
 800030e:	370c      	adds	r7, #12
 8000310:	46bd      	mov	sp, r7
 8000312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000316:	4770      	bx	lr
 8000318:	e000e100 	.word	0xe000e100
 800031c:	e000ed00 	.word	0xe000ed00

08000320 <osKernelStackInit>:

// Each thread will have stack size of 400bytes
int32_t TCB_STACK[NUM_OF_THREADS][STACKSIZE];

void osKernelStackInit(int i)
{
 8000320:	b480      	push	{r7}
 8000322:	b083      	sub	sp, #12
 8000324:	af00      	add	r7, sp, #0
 8000326:	6078      	str	r0, [r7, #4]
	tcbs[i].stackPt =  &TCB_STACK[i][STACKSIZE - 16]; // Stack Pointer
 8000328:	687b      	ldr	r3, [r7, #4]
 800032a:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 800032e:	fb02 f303 	mul.w	r3, r2, r3
 8000332:	f503 63c0 	add.w	r3, r3, #1536	@ 0x600
 8000336:	4a60      	ldr	r2, [pc, #384]	@ (80004b8 <osKernelStackInit+0x198>)
 8000338:	441a      	add	r2, r3
 800033a:	4960      	ldr	r1, [pc, #384]	@ (80004bc <osKernelStackInit+0x19c>)
 800033c:	687b      	ldr	r3, [r7, #4]
 800033e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]

	// Set bit21 in PSR to 1 for thumb mode
	TCB_STACK[i][STACKSIZE - 1] =  (1U<<24);
 8000342:	4a5d      	ldr	r2, [pc, #372]	@ (80004b8 <osKernelStackInit+0x198>)
 8000344:	687b      	ldr	r3, [r7, #4]
 8000346:	f44f 61c8 	mov.w	r1, #1600	@ 0x640
 800034a:	fb01 f303 	mul.w	r3, r1, r3
 800034e:	4413      	add	r3, r2
 8000350:	f203 633c 	addw	r3, r3, #1596	@ 0x63c
 8000354:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8000358:	601a      	str	r2, [r3, #0]

	// Block below is optional/for debugging purpose only
	// Dummy stack content
	TCB_STACK[i][STACKSIZE-3]  = 0xAAAAAAAA;    // R14
 800035a:	4a57      	ldr	r2, [pc, #348]	@ (80004b8 <osKernelStackInit+0x198>)
 800035c:	687b      	ldr	r3, [r7, #4]
 800035e:	f44f 61c8 	mov.w	r1, #1600	@ 0x640
 8000362:	fb01 f303 	mul.w	r3, r1, r3
 8000366:	4413      	add	r3, r2
 8000368:	f203 6334 	addw	r3, r3, #1588	@ 0x634
 800036c:	f04f 32aa 	mov.w	r2, #2863311530	@ 0xaaaaaaaa
 8000370:	601a      	str	r2, [r3, #0]
	TCB_STACK[i][STACKSIZE-4]  = 0xAAAAAAAA;    // R12
 8000372:	4a51      	ldr	r2, [pc, #324]	@ (80004b8 <osKernelStackInit+0x198>)
 8000374:	687b      	ldr	r3, [r7, #4]
 8000376:	f44f 61c8 	mov.w	r1, #1600	@ 0x640
 800037a:	fb01 f303 	mul.w	r3, r1, r3
 800037e:	4413      	add	r3, r2
 8000380:	f503 63c6 	add.w	r3, r3, #1584	@ 0x630
 8000384:	f04f 32aa 	mov.w	r2, #2863311530	@ 0xaaaaaaaa
 8000388:	601a      	str	r2, [r3, #0]
	TCB_STACK[i][STACKSIZE-5]  = 0xAAAAAAAA;    // R3
 800038a:	4a4b      	ldr	r2, [pc, #300]	@ (80004b8 <osKernelStackInit+0x198>)
 800038c:	687b      	ldr	r3, [r7, #4]
 800038e:	f44f 61c8 	mov.w	r1, #1600	@ 0x640
 8000392:	fb01 f303 	mul.w	r3, r1, r3
 8000396:	4413      	add	r3, r2
 8000398:	f203 632c 	addw	r3, r3, #1580	@ 0x62c
 800039c:	f04f 32aa 	mov.w	r2, #2863311530	@ 0xaaaaaaaa
 80003a0:	601a      	str	r2, [r3, #0]
	TCB_STACK[i][STACKSIZE-6]  = 0xAAAAAAAA;    // R2
 80003a2:	4a45      	ldr	r2, [pc, #276]	@ (80004b8 <osKernelStackInit+0x198>)
 80003a4:	687b      	ldr	r3, [r7, #4]
 80003a6:	f44f 61c8 	mov.w	r1, #1600	@ 0x640
 80003aa:	fb01 f303 	mul.w	r3, r1, r3
 80003ae:	4413      	add	r3, r2
 80003b0:	f503 63c5 	add.w	r3, r3, #1576	@ 0x628
 80003b4:	f04f 32aa 	mov.w	r2, #2863311530	@ 0xaaaaaaaa
 80003b8:	601a      	str	r2, [r3, #0]
	TCB_STACK[i][STACKSIZE-7]  = 0xAAAAAAAA;    // R1
 80003ba:	4a3f      	ldr	r2, [pc, #252]	@ (80004b8 <osKernelStackInit+0x198>)
 80003bc:	687b      	ldr	r3, [r7, #4]
 80003be:	f44f 61c8 	mov.w	r1, #1600	@ 0x640
 80003c2:	fb01 f303 	mul.w	r3, r1, r3
 80003c6:	4413      	add	r3, r2
 80003c8:	f203 6324 	addw	r3, r3, #1572	@ 0x624
 80003cc:	f04f 32aa 	mov.w	r2, #2863311530	@ 0xaaaaaaaa
 80003d0:	601a      	str	r2, [r3, #0]
	TCB_STACK[i][STACKSIZE-8]  = 0xAAAAAAAA;    // R0
 80003d2:	4a39      	ldr	r2, [pc, #228]	@ (80004b8 <osKernelStackInit+0x198>)
 80003d4:	687b      	ldr	r3, [r7, #4]
 80003d6:	f44f 61c8 	mov.w	r1, #1600	@ 0x640
 80003da:	fb01 f303 	mul.w	r3, r1, r3
 80003de:	4413      	add	r3, r2
 80003e0:	f503 63c4 	add.w	r3, r3, #1568	@ 0x620
 80003e4:	f04f 32aa 	mov.w	r2, #2863311530	@ 0xaaaaaaaa
 80003e8:	601a      	str	r2, [r3, #0]

	TCB_STACK[i][STACKSIZE-9]  = 0xAAAAAAAA;    // R11
 80003ea:	4a33      	ldr	r2, [pc, #204]	@ (80004b8 <osKernelStackInit+0x198>)
 80003ec:	687b      	ldr	r3, [r7, #4]
 80003ee:	f44f 61c8 	mov.w	r1, #1600	@ 0x640
 80003f2:	fb01 f303 	mul.w	r3, r1, r3
 80003f6:	4413      	add	r3, r2
 80003f8:	f203 631c 	addw	r3, r3, #1564	@ 0x61c
 80003fc:	f04f 32aa 	mov.w	r2, #2863311530	@ 0xaaaaaaaa
 8000400:	601a      	str	r2, [r3, #0]
	TCB_STACK[i][STACKSIZE-10] = 0xAAAAAAAA;   // R10
 8000402:	4a2d      	ldr	r2, [pc, #180]	@ (80004b8 <osKernelStackInit+0x198>)
 8000404:	687b      	ldr	r3, [r7, #4]
 8000406:	f44f 61c8 	mov.w	r1, #1600	@ 0x640
 800040a:	fb01 f303 	mul.w	r3, r1, r3
 800040e:	4413      	add	r3, r2
 8000410:	f503 63c3 	add.w	r3, r3, #1560	@ 0x618
 8000414:	f04f 32aa 	mov.w	r2, #2863311530	@ 0xaaaaaaaa
 8000418:	601a      	str	r2, [r3, #0]
	TCB_STACK[i][STACKSIZE-11] = 0xAAAAAAAA;   // R9
 800041a:	4a27      	ldr	r2, [pc, #156]	@ (80004b8 <osKernelStackInit+0x198>)
 800041c:	687b      	ldr	r3, [r7, #4]
 800041e:	f44f 61c8 	mov.w	r1, #1600	@ 0x640
 8000422:	fb01 f303 	mul.w	r3, r1, r3
 8000426:	4413      	add	r3, r2
 8000428:	f203 6314 	addw	r3, r3, #1556	@ 0x614
 800042c:	f04f 32aa 	mov.w	r2, #2863311530	@ 0xaaaaaaaa
 8000430:	601a      	str	r2, [r3, #0]
	TCB_STACK[i][STACKSIZE-12] = 0xAAAAAAAA;   // R8
 8000432:	4a21      	ldr	r2, [pc, #132]	@ (80004b8 <osKernelStackInit+0x198>)
 8000434:	687b      	ldr	r3, [r7, #4]
 8000436:	f44f 61c8 	mov.w	r1, #1600	@ 0x640
 800043a:	fb01 f303 	mul.w	r3, r1, r3
 800043e:	4413      	add	r3, r2
 8000440:	f503 63c2 	add.w	r3, r3, #1552	@ 0x610
 8000444:	f04f 32aa 	mov.w	r2, #2863311530	@ 0xaaaaaaaa
 8000448:	601a      	str	r2, [r3, #0]
	TCB_STACK[i][STACKSIZE-13] = 0xAAAAAAAA;   // R7
 800044a:	4a1b      	ldr	r2, [pc, #108]	@ (80004b8 <osKernelStackInit+0x198>)
 800044c:	687b      	ldr	r3, [r7, #4]
 800044e:	f44f 61c8 	mov.w	r1, #1600	@ 0x640
 8000452:	fb01 f303 	mul.w	r3, r1, r3
 8000456:	4413      	add	r3, r2
 8000458:	f203 630c 	addw	r3, r3, #1548	@ 0x60c
 800045c:	f04f 32aa 	mov.w	r2, #2863311530	@ 0xaaaaaaaa
 8000460:	601a      	str	r2, [r3, #0]
	TCB_STACK[i][STACKSIZE-14] = 0xAAAAAAAA;   // R6
 8000462:	4a15      	ldr	r2, [pc, #84]	@ (80004b8 <osKernelStackInit+0x198>)
 8000464:	687b      	ldr	r3, [r7, #4]
 8000466:	f44f 61c8 	mov.w	r1, #1600	@ 0x640
 800046a:	fb01 f303 	mul.w	r3, r1, r3
 800046e:	4413      	add	r3, r2
 8000470:	f503 63c1 	add.w	r3, r3, #1544	@ 0x608
 8000474:	f04f 32aa 	mov.w	r2, #2863311530	@ 0xaaaaaaaa
 8000478:	601a      	str	r2, [r3, #0]
	TCB_STACK[i][STACKSIZE-15] = 0xAAAAAAAA;   // R5
 800047a:	4a0f      	ldr	r2, [pc, #60]	@ (80004b8 <osKernelStackInit+0x198>)
 800047c:	687b      	ldr	r3, [r7, #4]
 800047e:	f44f 61c8 	mov.w	r1, #1600	@ 0x640
 8000482:	fb01 f303 	mul.w	r3, r1, r3
 8000486:	4413      	add	r3, r2
 8000488:	f203 6304 	addw	r3, r3, #1540	@ 0x604
 800048c:	f04f 32aa 	mov.w	r2, #2863311530	@ 0xaaaaaaaa
 8000490:	601a      	str	r2, [r3, #0]
	TCB_STACK[i][STACKSIZE-16] = 0xAAAAAAAA;   // R4
 8000492:	4a09      	ldr	r2, [pc, #36]	@ (80004b8 <osKernelStackInit+0x198>)
 8000494:	687b      	ldr	r3, [r7, #4]
 8000496:	f44f 61c8 	mov.w	r1, #1600	@ 0x640
 800049a:	fb01 f303 	mul.w	r3, r1, r3
 800049e:	4413      	add	r3, r2
 80004a0:	f503 63c0 	add.w	r3, r3, #1536	@ 0x600
 80004a4:	f04f 32aa 	mov.w	r2, #2863311530	@ 0xaaaaaaaa
 80004a8:	601a      	str	r2, [r3, #0]
}
 80004aa:	bf00      	nop
 80004ac:	370c      	adds	r7, #12
 80004ae:	46bd      	mov	sp, r7
 80004b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004b4:	4770      	bx	lr
 80004b6:	bf00      	nop
 80004b8:	20000054 	.word	0x20000054
 80004bc:	20000038 	.word	0x20000038

080004c0 <osKernelAddThreads>:

uint8_t osKernelAddThreads(void(*task0)(void),void(*task1)(void),void(*task2)(void))
{
 80004c0:	b580      	push	{r7, lr}
 80004c2:	b084      	sub	sp, #16
 80004c4:	af00      	add	r7, sp, #0
 80004c6:	60f8      	str	r0, [r7, #12]
 80004c8:	60b9      	str	r1, [r7, #8]
 80004ca:	607a      	str	r2, [r7, #4]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004cc:	b672      	cpsid	i
}
 80004ce:	bf00      	nop
	// Disable global interrupts
	__disable_irq();
	tcbs[0].nextPt =  &tcbs[1];
 80004d0:	4b14      	ldr	r3, [pc, #80]	@ (8000524 <osKernelAddThreads+0x64>)
 80004d2:	4a15      	ldr	r2, [pc, #84]	@ (8000528 <osKernelAddThreads+0x68>)
 80004d4:	605a      	str	r2, [r3, #4]
	tcbs[1].nextPt =  &tcbs[2];
 80004d6:	4b13      	ldr	r3, [pc, #76]	@ (8000524 <osKernelAddThreads+0x64>)
 80004d8:	4a14      	ldr	r2, [pc, #80]	@ (800052c <osKernelAddThreads+0x6c>)
 80004da:	60da      	str	r2, [r3, #12]
	tcbs[2].nextPt =  &tcbs[0];
 80004dc:	4b11      	ldr	r3, [pc, #68]	@ (8000524 <osKernelAddThreads+0x64>)
 80004de:	4a11      	ldr	r2, [pc, #68]	@ (8000524 <osKernelAddThreads+0x64>)
 80004e0:	615a      	str	r2, [r3, #20]

	// Initial stack for thread0
	osKernelStackInit(0);
 80004e2:	2000      	movs	r0, #0
 80004e4:	f7ff ff1c 	bl	8000320 <osKernelStackInit>

	// Initial PC
	TCB_STACK[0][STACKSIZE - 2] =  (int32_t)(task0);
 80004e8:	68fb      	ldr	r3, [r7, #12]
 80004ea:	4a11      	ldr	r2, [pc, #68]	@ (8000530 <osKernelAddThreads+0x70>)
 80004ec:	f8c2 3638 	str.w	r3, [r2, #1592]	@ 0x638

	// Same for thread1
	osKernelStackInit(1);
 80004f0:	2001      	movs	r0, #1
 80004f2:	f7ff ff15 	bl	8000320 <osKernelStackInit>
	TCB_STACK[1][STACKSIZE - 2] =  (int32_t)(task1);
 80004f6:	68bb      	ldr	r3, [r7, #8]
 80004f8:	4a0d      	ldr	r2, [pc, #52]	@ (8000530 <osKernelAddThreads+0x70>)
 80004fa:	f8c2 3c78 	str.w	r3, [r2, #3192]	@ 0xc78


	// Same for thread2
	osKernelStackInit(2);
 80004fe:	2002      	movs	r0, #2
 8000500:	f7ff ff0e 	bl	8000320 <osKernelStackInit>
	TCB_STACK[2][STACKSIZE - 2] =  (int32_t)(task2);
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	4a0a      	ldr	r2, [pc, #40]	@ (8000530 <osKernelAddThreads+0x70>)
 8000508:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800050c:	f8c2 32b8 	str.w	r3, [r2, #696]	@ 0x2b8

	// Starts at thread0
	currentPt  = &tcbs[0];
 8000510:	4b08      	ldr	r3, [pc, #32]	@ (8000534 <osKernelAddThreads+0x74>)
 8000512:	4a04      	ldr	r2, [pc, #16]	@ (8000524 <osKernelAddThreads+0x64>)
 8000514:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000516:	b662      	cpsie	i
}
 8000518:	bf00      	nop

	// Enable global interrupts
	__enable_irq();

	return 1;
 800051a:	2301      	movs	r3, #1
}
 800051c:	4618      	mov	r0, r3
 800051e:	3710      	adds	r7, #16
 8000520:	46bd      	mov	sp, r7
 8000522:	bd80      	pop	{r7, pc}
 8000524:	20000038 	.word	0x20000038
 8000528:	20000040 	.word	0x20000040
 800052c:	20000048 	.word	0x20000048
 8000530:	20000054 	.word	0x20000054
 8000534:	20000050 	.word	0x20000050

08000538 <osKernelInit>:

void osKernelInit(void){
 8000538:	b480      	push	{r7}
 800053a:	af00      	add	r7, sp, #0
	MILLIS_PRESCALER  = (BUS_FREQ/1000);
 800053c:	4b04      	ldr	r3, [pc, #16]	@ (8000550 <osKernelInit+0x18>)
 800053e:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 8000542:	601a      	str	r2, [r3, #0]
}
 8000544:	bf00      	nop
 8000546:	46bd      	mov	sp, r7
 8000548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800054c:	4770      	bx	lr
 800054e:	bf00      	nop
 8000550:	20000034 	.word	0x20000034

08000554 <osKernelLaunch>:

void osKernelLaunch(uint32_t quanta){
 8000554:	b580      	push	{r7, lr}
 8000556:	b082      	sub	sp, #8
 8000558:	af00      	add	r7, sp, #0
 800055a:	6078      	str	r0, [r7, #4]
	// Reset system tick
	SysTick->CTRL = SYSTICK_RST;
 800055c:	4b10      	ldr	r3, [pc, #64]	@ (80005a0 <osKernelLaunch+0x4c>)
 800055e:	2200      	movs	r2, #0
 8000560:	601a      	str	r2, [r3, #0]

	// Clear system tick current value register
	SysTick->VAL = 0;
 8000562:	4b0f      	ldr	r3, [pc, #60]	@ (80005a0 <osKernelLaunch+0x4c>)
 8000564:	2200      	movs	r2, #0
 8000566:	609a      	str	r2, [r3, #8]

	// Load quanta
	SysTick->LOAD =  (quanta * MILLIS_PRESCALER) - 1;
 8000568:	4b0e      	ldr	r3, [pc, #56]	@ (80005a4 <osKernelLaunch+0x50>)
 800056a:	681b      	ldr	r3, [r3, #0]
 800056c:	687a      	ldr	r2, [r7, #4]
 800056e:	fb02 f303 	mul.w	r3, r2, r3
 8000572:	4a0b      	ldr	r2, [pc, #44]	@ (80005a0 <osKernelLaunch+0x4c>)
 8000574:	3b01      	subs	r3, #1
 8000576:	6053      	str	r3, [r2, #4]

	// Set system tick to low priority
	NVIC_SetPriority(SysTick_IRQn,15);
 8000578:	210f      	movs	r1, #15
 800057a:	f04f 30ff 	mov.w	r0, #4294967295
 800057e:	f7ff fea5 	bl	80002cc <__NVIC_SetPriority>

	// Enable system tick, select internal clock
	SysTick->CTRL  = CTRL_CLCKSRC | CTRL_ENABLE;
 8000582:	4b07      	ldr	r3, [pc, #28]	@ (80005a0 <osKernelLaunch+0x4c>)
 8000584:	2205      	movs	r2, #5
 8000586:	601a      	str	r2, [r3, #0]

	// Enable system tick interrupt
	SysTick->CTRL  |= CTRL_TICKINT;
 8000588:	4b05      	ldr	r3, [pc, #20]	@ (80005a0 <osKernelLaunch+0x4c>)
 800058a:	681b      	ldr	r3, [r3, #0]
 800058c:	4a04      	ldr	r2, [pc, #16]	@ (80005a0 <osKernelLaunch+0x4c>)
 800058e:	f043 0302 	orr.w	r3, r3, #2
 8000592:	6013      	str	r3, [r2, #0]

	// Launch scheduler
	osSchedulerLaunch();
 8000594:	f000 f81e 	bl	80005d4 <osSchedulerLaunch>
}
 8000598:	bf00      	nop
 800059a:	3708      	adds	r7, #8
 800059c:	46bd      	mov	sp, r7
 800059e:	bd80      	pop	{r7, pc}
 80005a0:	e000e010 	.word	0xe000e010
 80005a4:	20000034 	.word	0x20000034

080005a8 <SysTick_Handler>:

__attribute__((naked)) void SysTick_Handler(void)
{
	// SUSPEND CURRENT THREAD
		// Disable global interrupts
		__asm("CPSID	I");
 80005a8:	b672      	cpsid	i

		// Save r4,r5,r6,r7,r8,r9,r10,11
		__asm("PUSH  {R4-R11}");
 80005aa:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}

		// Load address of currentPt into r0
		__asm("LDR R0, =currentPt");
 80005ae:	4808      	ldr	r0, [pc, #32]	@ (80005d0 <SysTick_Handler+0x28>)

		// r1 = currentPt
		__asm("LDR R1,[R0]");
 80005b0:	6801      	ldr	r1, [r0, #0]

		// Save SP into tcb
		__asm("STR SP,[R1]");
 80005b2:	f8c1 d000 	str.w	sp, [r1]

    // CHOOSE NEXT THREAD
		 __asm("PUSH	{R0,LR}");
 80005b6:	b501      	push	{r0, lr}
		 __asm("BL		osSchedulerRoundRobin");
 80005b8:	f000 f824 	bl	8000604 <osSchedulerRoundRobin>
		 __asm("POP    {R0,LR}");
 80005bc:	e8bd 4001 	ldmia.w	sp!, {r0, lr}

	    // R1 =  currentPt
		 __asm("LDR		R1,[R0]");
 80005c0:	6801      	ldr	r1, [r0, #0]

		// SP =  currentPt->stackPt
		__asm("LDR SP,[R1]");
 80005c2:	f8d1 d000 	ldr.w	sp, [r1]

		// Restore r4,r5,r6,r7,r8,r9,r10,11
		__asm("POP {R4-R11}");
 80005c6:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}

		// Enable global interrupts
		__asm("CPSIE	I");
 80005ca:	b662      	cpsie	i

		// Return from exception and restore r0,r1,r2,r3,r12,lr,pc,psr
		__asm("BX	LR");
 80005cc:	4770      	bx	lr
}
 80005ce:	bf00      	nop
 80005d0:	20000050 	.word	0x20000050

080005d4 <osSchedulerLaunch>:

void osSchedulerLaunch(void)
{
 80005d4:	b480      	push	{r7}
 80005d6:	af00      	add	r7, sp, #0
	// Load address of currentPt into R0
	__asm("LDR R0,=currentPt");
 80005d8:	4809      	ldr	r0, [pc, #36]	@ (8000600 <osSchedulerLaunch+0x2c>)

	// r2 = currentPt
	__asm("LDR R2,[r0]");
 80005da:	6802      	ldr	r2, [r0, #0]

	// SP = currentPt->stackPt
	__asm("LDR  SP,[R2]");
 80005dc:	f8d2 d000 	ldr.w	sp, [r2]

	// Restore r4,r5,r6,r7,r8,r9,r10,r11
	__asm("POP {R4-R11}");
 80005e0:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}

	// Restore r12
	__asm("POP {R12}");
 80005e4:	f85d cb04 	ldr.w	ip, [sp], #4

	// Restore r0,r1,r2,r3
	__asm("POP	{R0-R3}");
 80005e8:	bc0f      	pop	{r0, r1, r2, r3}

	// Skip LR
	__asm("ADD  SP,SP,#4");
 80005ea:	b001      	add	sp, #4

	// Create a new start location by popping LR
	__asm("POP {LR}");
 80005ec:	f85d eb04 	ldr.w	lr, [sp], #4

	// Skip PSR by adding 4 to SP
	__asm("ADD  SP,SP,#4");
 80005f0:	b001      	add	sp, #4

	// Enable global interrupts
	__asm("CPSIE	I");
 80005f2:	b662      	cpsie	i

	// Return from exception
	__asm("BX	LR");
 80005f4:	4770      	bx	lr
}
 80005f6:	bf00      	nop
 80005f8:	46bd      	mov	sp, r7
 80005fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005fe:	4770      	bx	lr
 8000600:	20000050 	.word	0x20000050

08000604 <osSchedulerRoundRobin>:

	// Trigger SysTick
	INTCTRL = PENDSTSET;
}

void osSchedulerRoundRobin(void){
 8000604:	b580      	push	{r7, lr}
 8000606:	af00      	add	r7, sp, #0
	if((++period_tick)  == PERIOD){
 8000608:	4b0a      	ldr	r3, [pc, #40]	@ (8000634 <osSchedulerRoundRobin+0x30>)
 800060a:	681b      	ldr	r3, [r3, #0]
 800060c:	3301      	adds	r3, #1
 800060e:	4a09      	ldr	r2, [pc, #36]	@ (8000634 <osSchedulerRoundRobin+0x30>)
 8000610:	6013      	str	r3, [r2, #0]
 8000612:	4b08      	ldr	r3, [pc, #32]	@ (8000634 <osSchedulerRoundRobin+0x30>)
 8000614:	681b      	ldr	r3, [r3, #0]
 8000616:	2b64      	cmp	r3, #100	@ 0x64
 8000618:	d104      	bne.n	8000624 <osSchedulerRoundRobin+0x20>
		(*task3)();
 800061a:	f7ff fdfb 	bl	8000214 <task3>
		period_tick = 0;
 800061e:	4b05      	ldr	r3, [pc, #20]	@ (8000634 <osSchedulerRoundRobin+0x30>)
 8000620:	2200      	movs	r2, #0
 8000622:	601a      	str	r2, [r3, #0]
	}

	currentPt = currentPt->nextPt;
 8000624:	4b04      	ldr	r3, [pc, #16]	@ (8000638 <osSchedulerRoundRobin+0x34>)
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	685b      	ldr	r3, [r3, #4]
 800062a:	4a03      	ldr	r2, [pc, #12]	@ (8000638 <osSchedulerRoundRobin+0x34>)
 800062c:	6013      	str	r3, [r2, #0]
}
 800062e:	bf00      	nop
 8000630:	bd80      	pop	{r7, pc}
 8000632:	bf00      	nop
 8000634:	20000030 	.word	0x20000030
 8000638:	20000050 	.word	0x20000050

0800063c <tim2_1hz_interrupt_init>:

void tim2_1hz_interrupt_init(void){
 800063c:	b580      	push	{r7, lr}
 800063e:	af00      	add	r7, sp, #0
	// Enable tim2 clock access
	RCC->APB1ENR |=TIM2EN;
 8000640:	4b12      	ldr	r3, [pc, #72]	@ (800068c <tim2_1hz_interrupt_init+0x50>)
 8000642:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000644:	4a11      	ldr	r2, [pc, #68]	@ (800068c <tim2_1hz_interrupt_init+0x50>)
 8000646:	f043 0301 	orr.w	r3, r3, #1
 800064a:	6413      	str	r3, [r2, #64]	@ 0x40

	// Set timer prescaler
	TIM2->PSC =  1600 - 1;
 800064c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000650:	f240 623f 	movw	r2, #1599	@ 0x63f
 8000654:	629a      	str	r2, [r3, #40]	@ 0x28

	// Set auto reload value
	TIM2->ARR =  10000 -1;
 8000656:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800065a:	f242 720f 	movw	r2, #9999	@ 0x270f
 800065e:	62da      	str	r2, [r3, #44]	@ 0x2c

	// Clear counter
	TIM2->CNT = 0;
 8000660:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000664:	2200      	movs	r2, #0
 8000666:	625a      	str	r2, [r3, #36]	@ 0x24

	// Enable timer
	TIM2->CR1 =  CR1_CEN;
 8000668:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800066c:	2201      	movs	r2, #1
 800066e:	601a      	str	r2, [r3, #0]

	// Enable timer interrupt
	TIM2->DIER |= DIER_UIE;
 8000670:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000674:	68db      	ldr	r3, [r3, #12]
 8000676:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800067a:	f043 0301 	orr.w	r3, r3, #1
 800067e:	60d3      	str	r3, [r2, #12]

	// Enable timer interrupt in NVIC
	NVIC_EnableIRQ(TIM2_IRQn);
 8000680:	201c      	movs	r0, #28
 8000682:	f7ff fe05 	bl	8000290 <__NVIC_EnableIRQ>
}
 8000686:	bf00      	nop
 8000688:	bd80      	pop	{r7, pc}
 800068a:	bf00      	nop
 800068c:	40023800 	.word	0x40023800

08000690 <uart_tx_init>:
int __io_putchar(int ch){
	uart_write(ch);
	return ch;
}

void uart_tx_init(void){
 8000690:	b580      	push	{r7, lr}
 8000692:	af00      	add	r7, sp, #0
	// Enable clock access to GPIOA
	RCC->AHB1ENR |= GPIOAEN;
 8000694:	4b1f      	ldr	r3, [pc, #124]	@ (8000714 <uart_tx_init+0x84>)
 8000696:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000698:	4a1e      	ldr	r2, [pc, #120]	@ (8000714 <uart_tx_init+0x84>)
 800069a:	f043 0301 	orr.w	r3, r3, #1
 800069e:	6313      	str	r3, [r2, #48]	@ 0x30

	// Set PA2 to alternate function mode
	GPIOA->MODER &=~ (1U<<4);
 80006a0:	4b1d      	ldr	r3, [pc, #116]	@ (8000718 <uart_tx_init+0x88>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	4a1c      	ldr	r2, [pc, #112]	@ (8000718 <uart_tx_init+0x88>)
 80006a6:	f023 0310 	bic.w	r3, r3, #16
 80006aa:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (1U<<5);
 80006ac:	4b1a      	ldr	r3, [pc, #104]	@ (8000718 <uart_tx_init+0x88>)
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	4a19      	ldr	r2, [pc, #100]	@ (8000718 <uart_tx_init+0x88>)
 80006b2:	f043 0320 	orr.w	r3, r3, #32
 80006b6:	6013      	str	r3, [r2, #0]

	//Set alternate function type to AF7 (UART2_TX)
	GPIOA->AFR[0] |= (1U<<8);
 80006b8:	4b17      	ldr	r3, [pc, #92]	@ (8000718 <uart_tx_init+0x88>)
 80006ba:	6a1b      	ldr	r3, [r3, #32]
 80006bc:	4a16      	ldr	r2, [pc, #88]	@ (8000718 <uart_tx_init+0x88>)
 80006be:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80006c2:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= (1U<<9);
 80006c4:	4b14      	ldr	r3, [pc, #80]	@ (8000718 <uart_tx_init+0x88>)
 80006c6:	6a1b      	ldr	r3, [r3, #32]
 80006c8:	4a13      	ldr	r2, [pc, #76]	@ (8000718 <uart_tx_init+0x88>)
 80006ca:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80006ce:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= (1U<<10);
 80006d0:	4b11      	ldr	r3, [pc, #68]	@ (8000718 <uart_tx_init+0x88>)
 80006d2:	6a1b      	ldr	r3, [r3, #32]
 80006d4:	4a10      	ldr	r2, [pc, #64]	@ (8000718 <uart_tx_init+0x88>)
 80006d6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80006da:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &=~ (1U<<11);
 80006dc:	4b0e      	ldr	r3, [pc, #56]	@ (8000718 <uart_tx_init+0x88>)
 80006de:	6a1b      	ldr	r3, [r3, #32]
 80006e0:	4a0d      	ldr	r2, [pc, #52]	@ (8000718 <uart_tx_init+0x88>)
 80006e2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80006e6:	6213      	str	r3, [r2, #32]

	// Enable clock access to UART
	RCC->APB1ENR |= UART2EN;
 80006e8:	4b0a      	ldr	r3, [pc, #40]	@ (8000714 <uart_tx_init+0x84>)
 80006ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006ec:	4a09      	ldr	r2, [pc, #36]	@ (8000714 <uart_tx_init+0x84>)
 80006ee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80006f2:	6413      	str	r3, [r2, #64]	@ 0x40

	// Configure baud rate, either set directly or write a function
	uart_set_baudrate(APB1_CLK,UART_BAUDRATE);
 80006f4:	f44f 31e1 	mov.w	r1, #115200	@ 0x1c200
 80006f8:	4808      	ldr	r0, [pc, #32]	@ (800071c <uart_tx_init+0x8c>)
 80006fa:	f000 f813 	bl	8000724 <uart_set_baudrate>

	// Configure transfer direction
	USART2->CR1 = CR1_TE;
 80006fe:	4b08      	ldr	r3, [pc, #32]	@ (8000720 <uart_tx_init+0x90>)
 8000700:	2208      	movs	r2, #8
 8000702:	60da      	str	r2, [r3, #12]

	// Enable UART module
	USART2->CR1 |= CR1_UE;
 8000704:	4b06      	ldr	r3, [pc, #24]	@ (8000720 <uart_tx_init+0x90>)
 8000706:	68db      	ldr	r3, [r3, #12]
 8000708:	4a05      	ldr	r2, [pc, #20]	@ (8000720 <uart_tx_init+0x90>)
 800070a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800070e:	60d3      	str	r3, [r2, #12]
}
 8000710:	bf00      	nop
 8000712:	bd80      	pop	{r7, pc}
 8000714:	40023800 	.word	0x40023800
 8000718:	40020000 	.word	0x40020000
 800071c:	00f42400 	.word	0x00f42400
 8000720:	40004400 	.word	0x40004400

08000724 <uart_set_baudrate>:

	// Write to transmit data register
	 USART2->DR =  (ch & 0XFF);
}

static void uart_set_baudrate(uint32_t periph_clk, uint32_t baudrate){
 8000724:	b580      	push	{r7, lr}
 8000726:	b082      	sub	sp, #8
 8000728:	af00      	add	r7, sp, #0
 800072a:	6078      	str	r0, [r7, #4]
 800072c:	6039      	str	r1, [r7, #0]
	USART2->BRR = compute_uart_bd(periph_clk,baudrate);
 800072e:	6839      	ldr	r1, [r7, #0]
 8000730:	6878      	ldr	r0, [r7, #4]
 8000732:	f000 f80b 	bl	800074c <compute_uart_bd>
 8000736:	4603      	mov	r3, r0
 8000738:	461a      	mov	r2, r3
 800073a:	4b03      	ldr	r3, [pc, #12]	@ (8000748 <uart_set_baudrate+0x24>)
 800073c:	609a      	str	r2, [r3, #8]
}
 800073e:	bf00      	nop
 8000740:	3708      	adds	r7, #8
 8000742:	46bd      	mov	sp, r7
 8000744:	bd80      	pop	{r7, pc}
 8000746:	bf00      	nop
 8000748:	40004400 	.word	0x40004400

0800074c <compute_uart_bd>:

static uint16_t compute_uart_bd(uint32_t periph_clk, uint32_t baudrate){
 800074c:	b480      	push	{r7}
 800074e:	b083      	sub	sp, #12
 8000750:	af00      	add	r7, sp, #0
 8000752:	6078      	str	r0, [r7, #4]
 8000754:	6039      	str	r1, [r7, #0]
	return ((periph_clk + (baudrate/2U))/baudrate);
 8000756:	683b      	ldr	r3, [r7, #0]
 8000758:	085a      	lsrs	r2, r3, #1
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	441a      	add	r2, r3
 800075e:	683b      	ldr	r3, [r7, #0]
 8000760:	fbb2 f3f3 	udiv	r3, r2, r3
 8000764:	b29b      	uxth	r3, r3
}
 8000766:	4618      	mov	r0, r3
 8000768:	370c      	adds	r7, #12
 800076a:	46bd      	mov	sp, r7
 800076c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000770:	4770      	bx	lr
	...

08000774 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000774:	480d      	ldr	r0, [pc, #52]	@ (80007ac <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000776:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000778:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800077c:	480c      	ldr	r0, [pc, #48]	@ (80007b0 <LoopForever+0x6>)
  ldr r1, =_edata
 800077e:	490d      	ldr	r1, [pc, #52]	@ (80007b4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000780:	4a0d      	ldr	r2, [pc, #52]	@ (80007b8 <LoopForever+0xe>)
  movs r3, #0
 8000782:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000784:	e002      	b.n	800078c <LoopCopyDataInit>

08000786 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000786:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000788:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800078a:	3304      	adds	r3, #4

0800078c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800078c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800078e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000790:	d3f9      	bcc.n	8000786 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000792:	4a0a      	ldr	r2, [pc, #40]	@ (80007bc <LoopForever+0x12>)
  ldr r4, =_ebss
 8000794:	4c0a      	ldr	r4, [pc, #40]	@ (80007c0 <LoopForever+0x16>)
  movs r3, #0
 8000796:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000798:	e001      	b.n	800079e <LoopFillZerobss>

0800079a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800079a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800079c:	3204      	adds	r2, #4

0800079e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800079e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80007a0:	d3fb      	bcc.n	800079a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80007a2:	f000 f811 	bl	80007c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80007a6:	f7ff fd43 	bl	8000230 <main>

080007aa <LoopForever>:

LoopForever:
    b LoopForever
 80007aa:	e7fe      	b.n	80007aa <LoopForever>
  ldr   r0, =_estack
 80007ac:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80007b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80007b4:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80007b8:	08000830 	.word	0x08000830
  ldr r2, =_sbss
 80007bc:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80007c0:	20001314 	.word	0x20001314

080007c4 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80007c4:	e7fe      	b.n	80007c4 <ADC_IRQHandler>
	...

080007c8 <__libc_init_array>:
 80007c8:	b570      	push	{r4, r5, r6, lr}
 80007ca:	4d0d      	ldr	r5, [pc, #52]	@ (8000800 <__libc_init_array+0x38>)
 80007cc:	4c0d      	ldr	r4, [pc, #52]	@ (8000804 <__libc_init_array+0x3c>)
 80007ce:	1b64      	subs	r4, r4, r5
 80007d0:	10a4      	asrs	r4, r4, #2
 80007d2:	2600      	movs	r6, #0
 80007d4:	42a6      	cmp	r6, r4
 80007d6:	d109      	bne.n	80007ec <__libc_init_array+0x24>
 80007d8:	4d0b      	ldr	r5, [pc, #44]	@ (8000808 <__libc_init_array+0x40>)
 80007da:	4c0c      	ldr	r4, [pc, #48]	@ (800080c <__libc_init_array+0x44>)
 80007dc:	f000 f818 	bl	8000810 <_init>
 80007e0:	1b64      	subs	r4, r4, r5
 80007e2:	10a4      	asrs	r4, r4, #2
 80007e4:	2600      	movs	r6, #0
 80007e6:	42a6      	cmp	r6, r4
 80007e8:	d105      	bne.n	80007f6 <__libc_init_array+0x2e>
 80007ea:	bd70      	pop	{r4, r5, r6, pc}
 80007ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80007f0:	4798      	blx	r3
 80007f2:	3601      	adds	r6, #1
 80007f4:	e7ee      	b.n	80007d4 <__libc_init_array+0xc>
 80007f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80007fa:	4798      	blx	r3
 80007fc:	3601      	adds	r6, #1
 80007fe:	e7f2      	b.n	80007e6 <__libc_init_array+0x1e>
 8000800:	08000828 	.word	0x08000828
 8000804:	08000828 	.word	0x08000828
 8000808:	08000828 	.word	0x08000828
 800080c:	0800082c 	.word	0x0800082c

08000810 <_init>:
 8000810:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000812:	bf00      	nop
 8000814:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000816:	bc08      	pop	{r3}
 8000818:	469e      	mov	lr, r3
 800081a:	4770      	bx	lr

0800081c <_fini>:
 800081c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800081e:	bf00      	nop
 8000820:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000822:	bc08      	pop	{r3}
 8000824:	469e      	mov	lr, r3
 8000826:	4770      	bx	lr
