# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab6.srcs/sources_1/new/Adder.v" \
"../../../../Lab6.srcs/sources_1/new/MACUnit.v" \
"../../../../Lab6.srcs/sources_1/new/Matrix.v" \
"../../../../Lab6.srcs/sources_1/new/Multiplier.v" \
"../../../../Lab6.srcs/sim_1/new/Matrix_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
