//ENV
#SIM ModelSIM
#SYN FPGA Xilinx

//FILES 
#L work
#C vcom
#P -explicit

#VAR src_path      ../../src/vhdl
#VAR test_path     ../vhdl



${src_path}/mem_stage.vhd
${src_path}/mips_instruction_set.vhd
${src_path}/cpu_pack.vhd


#TB ${test_path}/tb_mem_stage.vhd
//SIMULATOR
#S vsim
#P -t ns
#P -novopt

#T tb_mem_stage
#R 30 ns

//SIGNALS
#U /tb_mem_stage
#N 1
#Z 1 10
#R ns

clk
rst
test_mux
sim_finish

#HEX test_alu
#HEX test_data_in
#HEX test_data_addr
#HEX test_data_from_cpu
#HEX test_data_to_cpu 
#HEX test_writeback 
#HEX test_dest_in
#HEX test_dest_out

//END
