// Seed: 2269530301
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  output id_3;
  input id_2;
  input id_1;
  assign id_3 = 1;
  integer id_4 = 1;
  genvar id_5;
  logic id_6, id_7;
  assign id_6 = id_1 && id_5 && 1'b0 == 1 ? 1 : 1;
  always @(negedge id_1) begin
    id_5 <= id_2;
  end
  logic id_8;
  type_13(
      1, id_4, id_2
  );
  type_14 id_9 (
      .id_0 (id_5),
      .id_1 (1),
      .id_2 (1'b0),
      .id_3 (id_6 + 1),
      .id_4 (id_4),
      .id_5 (1),
      .id_6 ((id_1) / id_8),
      .id_7 (1'h0),
      .id_8 (id_5),
      .id_9 (1'b0),
      .id_10(id_6),
      .id_11(1'b0),
      .id_12(id_8)
  );
  assign id_5 = id_4;
  logic id_10;
  always @(posedge {1,
    id_1
  })
  begin
    SystemTFIdentifier(1);
    id_7 = 1 - id_2;
  end
  initial id_3 = 1'b0 + 1'd0;
endmodule
