#ifndef PANEL_VXN_ILI7838A_H
#define PANEL_VXN_ILI7838A_H

enum MODE_ID {
	FHD_SDC60 = 0,
	FHD_SDC90 = 1,
	FHD_SDC120 = 2,
};

#define REGFLAG_CMD       0xFFFA
#define REGFLAG_DELAY       0xFFFC
#define REGFLAG_UDELAY  0xFFFB
#define REGFLAG_END_OF_TABLE    0xFFFD

struct LCM_setting_table {
	unsigned int cmd;
	unsigned int count;
	unsigned char para_list[128];
};

/* ------------------------- initial code start------------------------- */
static struct LCM_setting_table init_setting_60Hz[] = {
	/* APL Peak Luminance ON */
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x0B}},
	{REGFLAG_CMD, 2, {0x02,0x00}},
	{REGFLAG_CMD, 2, {0x17,0xEB}},
	{REGFLAG_CMD, 2, {0x18,0xEB}},
	{REGFLAG_CMD, 2, {0x19,0xEB}},
	{REGFLAG_CMD, 2, {0x1A,0xEB}},
	{REGFLAG_CMD, 2, {0x1B,0xEB}},
	{REGFLAG_CMD, 2, {0x1C,0xEB}},
	{REGFLAG_CMD, 2, {0x1D,0xEB}},
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x0A}},
	{REGFLAG_CMD, 2, {0x37,0x4F}},
	{REGFLAG_CMD, 2, {0x38,0x90}},
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x00}},
	{REGFLAG_CMD, 2, {0x55,0x03}},
	/* R Corner Control off */
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x17}},
	{REGFLAG_CMD, 2, {0x20,0x00}},
	/* NVM not reload */
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x08}},
	{REGFLAG_CMD, 2, {0x45,0x4C}},
	/* Frame Rate 60Hz */
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x02}},
	{REGFLAG_CMD, 2, {0x38,0x13}},
	/* DSC Setting(10bit_3X) */
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x07}},
	{REGFLAG_CMD, 2, {0x29,0x01}},
	{REGFLAG_CMD, 100, {0x20,0x00,0x00,0x00,0x00,0x00,0x11,0x00,0x00,0xab,
                        0x30,0x80,0x09,0x6c,0x04,0x38,0x00,0x0c,0x02,0x1c,
                        0x02,0x1c,0x02,0x00,0x02,0x0e,0x00,0x20,0x01,0x1f,
                        0x00,0x07,0x00,0x0c,0x08,0xbb,0x08,0x7a,0x18,0x00,
                        0x10,0xf0,0x07,0x10,0x20,0x00,0x06,0x0f,0x0f,0x33,
                        0x0e,0x1c,0x2a,0x38,0x46,0x54,0x62,0x69,0x70,0x77,
                        0x79,0x7b,0x7d,0x7e,0x02,0x02,0x22,0x00,0x2a,0x40,
                        0x2a,0xbe,0x3a,0xfc,0x3a,0xfa,0x3a,0xf8,0x3b,0x38,
                        0x3b,0x78,0x3b,0xb6,0x4b,0xb6,0x4b,0xf4,0x4b,0xf4,
                        0x6c,0x34,0x84,0x74,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 100, {0x1F,0x00,0x00,0x00,0x00,0x00,0x11,0x00,0x00,0xab,
                        0x30,0x80,0x09,0x6c,0x04,0x38,0x00,0x0c,0x02,0x1c,
                        0x02,0x1c,0x02,0x00,0x02,0x0e,0x00,0x20,0x01,0x1f,
                        0x00,0x07,0x00,0x0c,0x08,0xbb,0x08,0x7a,0x18,0x00,
                        0x10,0xf0,0x07,0x10,0x20,0x00,0x06,0x0f,0x0f,0x33,
                        0x0e,0x1c,0x2a,0x38,0x46,0x54,0x62,0x69,0x70,0x77,
                        0x79,0x7b,0x7d,0x7e,0x02,0x02,0x22,0x00,0x2a,0x40,
                        0x2a,0xbe,0x3a,0xfc,0x3a,0xfa,0x3a,0xf8,0x3b,0x38,
                        0x3b,0x78,0x3b,0xb6,0x4b,0xb6,0x4b,0xf4,0x4b,0xf4,
                        0x6c,0x34,0x84,0x74,0x00,0x00,0x00,0x00,0x00,0x00}},
        /* IR IP ON */
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x00}},
	{REGFLAG_CMD, 2, {0x95,0x10}},
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x01}},
	{REGFLAG_CMD, 2, {0x48,0x00}},
	{REGFLAG_CMD, 2, {0x53,0x00}},
	{REGFLAG_CMD, 2, {0x5E,0x00}},
	{REGFLAG_CMD, 2, {0x69,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x10}},
	{REGFLAG_CMD, 2, {0x84,0x81}},
	/* TE ON */
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x00}},
	{REGFLAG_CMD, 2, {0x35,0x00}},
	/* Dimming Setting */
	{REGFLAG_CMD, 2, {0x53,0x20}},
	/* Sleep out */
	{REGFLAG_CMD, 1, {0x11}},
	{REGFLAG_DELAY, 120, {}},
	/* ESD Check */
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x07}},
	{REGFLAG_CMD, 2, {0x2B,0x24}},
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x08}},
	{REGFLAG_CMD, 2, {0x57,0x25}},
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x06}},
	{REGFLAG_CMD, 2, {0xC6,0x01}},
	{REGFLAG_DELAY, 20, {}},
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x00}},
	/* Display On */
	{REGFLAG_CMD, 1, {0x29}},
	{REGFLAG_DELAY, 20, {}},
};
static struct LCM_setting_table init_setting_90Hz[] = {
	/* APL Peak Luminance ON */
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x0B}},
	{REGFLAG_CMD, 2, {0x02,0x00}},
	{REGFLAG_CMD, 2, {0x17,0xEB}},
	{REGFLAG_CMD, 2, {0x18,0xEB}},
	{REGFLAG_CMD, 2, {0x19,0xEB}},
	{REGFLAG_CMD, 2, {0x1A,0xEB}},
	{REGFLAG_CMD, 2, {0x1B,0xEB}},
	{REGFLAG_CMD, 2, {0x1C,0xEB}},
	{REGFLAG_CMD, 2, {0x1D,0xEB}},
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x0A}},
	{REGFLAG_CMD, 2, {0x37,0x4F}},
	{REGFLAG_CMD, 2, {0x38,0x90}},
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x00}},
	{REGFLAG_CMD, 2, {0x55,0x03}},
	/* R Corner Control off */
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x17}},
	{REGFLAG_CMD, 2, {0x20,0x00}},
	/* NVM not reload */
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x08}},
	{REGFLAG_CMD, 2, {0x45,0x4C}},
	/* Frame Rate 90Hz */
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x02}},
	{REGFLAG_CMD, 2, {0x38,0x12}},
	/* DSC Setting(10bit_3X) */
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x07}},
	{REGFLAG_CMD, 2, {0x29,0x01}},
	{REGFLAG_CMD, 100, {0x20,0x00,0x00,0x00,0x00,0x00,0x11,0x00,0x00,0xab,
                        0x30,0x80,0x09,0x6c,0x04,0x38,0x00,0x0c,0x02,0x1c,
                        0x02,0x1c,0x02,0x00,0x02,0x0e,0x00,0x20,0x01,0x1f,
                        0x00,0x07,0x00,0x0c,0x08,0xbb,0x08,0x7a,0x18,0x00,
                        0x10,0xf0,0x07,0x10,0x20,0x00,0x06,0x0f,0x0f,0x33,
                        0x0e,0x1c,0x2a,0x38,0x46,0x54,0x62,0x69,0x70,0x77,
                        0x79,0x7b,0x7d,0x7e,0x02,0x02,0x22,0x00,0x2a,0x40,
                        0x2a,0xbe,0x3a,0xfc,0x3a,0xfa,0x3a,0xf8,0x3b,0x38,
                        0x3b,0x78,0x3b,0xb6,0x4b,0xb6,0x4b,0xf4,0x4b,0xf4,
                        0x6c,0x34,0x84,0x74,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 100, {0x1F,0x00,0x00,0x00,0x00,0x00,0x11,0x00,0x00,0xab,
                        0x30,0x80,0x09,0x6c,0x04,0x38,0x00,0x0c,0x02,0x1c,
                        0x02,0x1c,0x02,0x00,0x02,0x0e,0x00,0x20,0x01,0x1f,
                        0x00,0x07,0x00,0x0c,0x08,0xbb,0x08,0x7a,0x18,0x00,
                        0x10,0xf0,0x07,0x10,0x20,0x00,0x06,0x0f,0x0f,0x33,
                        0x0e,0x1c,0x2a,0x38,0x46,0x54,0x62,0x69,0x70,0x77,
                        0x79,0x7b,0x7d,0x7e,0x02,0x02,0x22,0x00,0x2a,0x40,
                        0x2a,0xbe,0x3a,0xfc,0x3a,0xfa,0x3a,0xf8,0x3b,0x38,
                        0x3b,0x78,0x3b,0xb6,0x4b,0xb6,0x4b,0xf4,0x4b,0xf4,
                        0x6c,0x34,0x84,0x74,0x00,0x00,0x00,0x00,0x00,0x00}},
        /* IR IP ON */
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x00}},
	{REGFLAG_CMD, 2, {0x95,0x10}},
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x01}},
	{REGFLAG_CMD, 2, {0x48,0x00}},
	{REGFLAG_CMD, 2, {0x53,0x00}},
	{REGFLAG_CMD, 2, {0x5E,0x00}},
	{REGFLAG_CMD, 2, {0x69,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x10}},
	{REGFLAG_CMD, 2, {0x84,0x81}},
	/* TE ON */
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x00}},
	{REGFLAG_CMD, 2, {0x35,0x00}},
	/* Dimming Setting */
	{REGFLAG_CMD, 2, {0x53,0x20}},
	/* Sleep out */
	{REGFLAG_CMD, 1, {0x11}},
	{REGFLAG_DELAY, 120, {}},
	/* ESD Check */
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x07}},
	{REGFLAG_CMD, 2, {0x2B,0x24}},
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x08}},
	{REGFLAG_CMD, 2, {0x57,0x25}},
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x06}},
	{REGFLAG_CMD, 2, {0xC6,0x01}},
	{REGFLAG_DELAY, 20, {}},
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x00}},
	/* Display On */
	{REGFLAG_CMD, 1, {0x29}},
	{REGFLAG_DELAY, 20, {}},
};
static struct LCM_setting_table init_setting_120Hz[] = {
	/* APL Peak Luminance ON */
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x0B}},
	{REGFLAG_CMD, 2, {0x02,0x00}},
	{REGFLAG_CMD, 2, {0x17,0xEB}},
	{REGFLAG_CMD, 2, {0x18,0xEB}},
	{REGFLAG_CMD, 2, {0x19,0xEB}},
	{REGFLAG_CMD, 2, {0x1A,0xEB}},
	{REGFLAG_CMD, 2, {0x1B,0xEB}},
	{REGFLAG_CMD, 2, {0x1C,0xEB}},
	{REGFLAG_CMD, 2, {0x1D,0xEB}},
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x0A}},
	{REGFLAG_CMD, 2, {0x37,0x4F}},
	{REGFLAG_CMD, 2, {0x38,0x90}},
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x00}},
	{REGFLAG_CMD, 2, {0x55,0x03}},
	/* R Corner Control off */
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x17}},
	{REGFLAG_CMD, 2, {0x20,0x00}},
	/* NVM not reload */
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x08}},
	{REGFLAG_CMD, 2, {0x45,0x4C}},
	/* Frame Rate 120Hz */
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x02}},
	{REGFLAG_CMD, 2, {0x38,0x11}},
	/* DSC Setting(10bit_3X) */
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x07}},
	{REGFLAG_CMD, 2, {0x29,0x01}},
	{REGFLAG_CMD, 100, {0x20,0x00,0x00,0x00,0x00,0x00,0x11,0x00,0x00,0xab,
                        0x30,0x80,0x09,0x6c,0x04,0x38,0x00,0x0c,0x02,0x1c,
                        0x02,0x1c,0x02,0x00,0x02,0x0e,0x00,0x20,0x01,0x1f,
                        0x00,0x07,0x00,0x0c,0x08,0xbb,0x08,0x7a,0x18,0x00,
                        0x10,0xf0,0x07,0x10,0x20,0x00,0x06,0x0f,0x0f,0x33,
                        0x0e,0x1c,0x2a,0x38,0x46,0x54,0x62,0x69,0x70,0x77,
                        0x79,0x7b,0x7d,0x7e,0x02,0x02,0x22,0x00,0x2a,0x40,
                        0x2a,0xbe,0x3a,0xfc,0x3a,0xfa,0x3a,0xf8,0x3b,0x38,
                        0x3b,0x78,0x3b,0xb6,0x4b,0xb6,0x4b,0xf4,0x4b,0xf4,
                        0x6c,0x34,0x84,0x74,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 100, {0x1F,0x00,0x00,0x00,0x00,0x00,0x11,0x00,0x00,0xab,
                        0x30,0x80,0x09,0x6c,0x04,0x38,0x00,0x0c,0x02,0x1c,
                        0x02,0x1c,0x02,0x00,0x02,0x0e,0x00,0x20,0x01,0x1f,
                        0x00,0x07,0x00,0x0c,0x08,0xbb,0x08,0x7a,0x18,0x00,
                        0x10,0xf0,0x07,0x10,0x20,0x00,0x06,0x0f,0x0f,0x33,
                        0x0e,0x1c,0x2a,0x38,0x46,0x54,0x62,0x69,0x70,0x77,
                        0x79,0x7b,0x7d,0x7e,0x02,0x02,0x22,0x00,0x2a,0x40,
                        0x2a,0xbe,0x3a,0xfc,0x3a,0xfa,0x3a,0xf8,0x3b,0x38,
                        0x3b,0x78,0x3b,0xb6,0x4b,0xb6,0x4b,0xf4,0x4b,0xf4,
                        0x6c,0x34,0x84,0x74,0x00,0x00,0x00,0x00,0x00,0x00}},
        /* IR IP ON */
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x00}},
	{REGFLAG_CMD, 2, {0x95,0x10}},
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x01}},
	{REGFLAG_CMD, 2, {0x48,0x00}},
	{REGFLAG_CMD, 2, {0x53,0x00}},
	{REGFLAG_CMD, 2, {0x5E,0x00}},
	{REGFLAG_CMD, 2, {0x69,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x10}},
	{REGFLAG_CMD, 2, {0x84,0x81}},
	/* TE ON */
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x00}},
	{REGFLAG_CMD, 2, {0x35,0x00}},
	/* Dimming Setting */
	{REGFLAG_CMD, 2, {0x53,0x20}},
	/* Sleep out */
	{REGFLAG_CMD, 1, {0x11}},
	{REGFLAG_DELAY, 120, {}},
	/* ESD Check */
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x07}},
	{REGFLAG_CMD, 2, {0x2B,0x24}},
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x08}},
	{REGFLAG_CMD, 2, {0x57,0x25}},
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x06}},
	{REGFLAG_CMD, 2, {0xC6,0x01}},
	{REGFLAG_DELAY, 20, {}},
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x00}},
	/* Display On */
	{REGFLAG_CMD, 1, {0x29}},
	{REGFLAG_DELAY, 20, {}},
};
/* ------------------------- initial code end------------------------- */

/* -------------------------doze mode setting start------------------------- */
static struct LCM_setting_table AOD_off_setting[] = {
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x00}},
        {REGFLAG_CMD, 1, {0x38}},
        {REGFLAG_END_OF_TABLE, 0x00, {}}
};

static struct LCM_setting_table AOD_on_setting[] = {
        {REGFLAG_CMD,4,{0xFF,0x78,0x38,0x00}},
        {REGFLAG_CMD, 1, {0x39}},
        {REGFLAG_CMD,4,{0xFF,0x78,0x38,0x0C}},
        {REGFLAG_CMD, 1, {0xBE,0x01}},
        {REGFLAG_CMD,4,{0xFF,0x78,0x38,0x00}},
        {REGFLAG_END_OF_TABLE, 0x00, {}}
};

static struct LCM_setting_table aod_high_bl_level[] = {
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x0C}},
	{REGFLAG_CMD, 2, {0xBE,0x01}},
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x00}},
	{REGFLAG_END_OF_TABLE, 0x00, {}}
};

static struct LCM_setting_table aod_low_bl_level[] = {
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x0C}},
	{REGFLAG_CMD, 2, {0xBE,0x02}},
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x00}},
	{REGFLAG_END_OF_TABLE, 0x00, {}}
};
/* -------------------------doze mode setting end------------------------- */

/* -------------------------frame mode switch start------------------------- */
static struct LCM_setting_table mode_switch_to_60[] = {
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x02}},
        {REGFLAG_CMD, 5, {0x38,0x13}},
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x00}},
};

static struct LCM_setting_table mode_switch_to_90[] = {
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x02}},
        {REGFLAG_CMD, 5, {0x38,0x12}},
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x00}},
};

static struct LCM_setting_table mode_switch_to_120[] = {
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x02}},
        {REGFLAG_CMD, 5, {0x38,0x11}},
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x00}},
};
/* -------------------------frame mode switch end------------------------- */
#endif
