package soc

import _ "unsafe"

const GDMA_IN_DONE_CH0_INT_RAW_S = 0
const GDMA_IN_SUC_EOF_CH0_INT_RAW_S = 1
const GDMA_IN_ERR_EOF_CH0_INT_RAW_S = 2
const GDMA_OUT_DONE_CH0_INT_RAW_S = 3
const GDMA_OUT_EOF_CH0_INT_RAW_S = 4
const GDMA_IN_DSCR_ERR_CH0_INT_RAW_S = 5
const GDMA_OUT_DSCR_ERR_CH0_INT_RAW_S = 6
const GDMA_IN_DSCR_EMPTY_CH0_INT_RAW_S = 7
const GDMA_OUT_TOTAL_EOF_CH0_INT_RAW_S = 8
const GDMA_INFIFO_OVF_CH0_INT_RAW_S = 9
const GDMA_INFIFO_UDF_CH0_INT_RAW_S = 10
const GDMA_OUTFIFO_OVF_CH0_INT_RAW_S = 11
const GDMA_OUTFIFO_UDF_CH0_INT_RAW_S = 12
const GDMA_IN_DONE_CH0_INT_ST_S = 0
const GDMA_IN_SUC_EOF_CH0_INT_ST_S = 1
const GDMA_IN_ERR_EOF_CH0_INT_ST_S = 2
const GDMA_OUT_DONE_CH0_INT_ST_S = 3
const GDMA_OUT_EOF_CH0_INT_ST_S = 4
const GDMA_IN_DSCR_ERR_CH0_INT_ST_S = 5
const GDMA_OUT_DSCR_ERR_CH0_INT_ST_S = 6
const GDMA_IN_DSCR_EMPTY_CH0_INT_ST_S = 7
const GDMA_OUT_TOTAL_EOF_CH0_INT_ST_S = 8
const GDMA_INFIFO_OVF_CH0_INT_ST_S = 9
const GDMA_INFIFO_UDF_CH0_INT_ST_S = 10
const GDMA_OUTFIFO_OVF_CH0_INT_ST_S = 11
const GDMA_OUTFIFO_UDF_CH0_INT_ST_S = 12
const GDMA_IN_DONE_CH0_INT_ENA_S = 0
const GDMA_IN_SUC_EOF_CH0_INT_ENA_S = 1
const GDMA_IN_ERR_EOF_CH0_INT_ENA_S = 2
const GDMA_OUT_DONE_CH0_INT_ENA_S = 3
const GDMA_OUT_EOF_CH0_INT_ENA_S = 4
const GDMA_IN_DSCR_ERR_CH0_INT_ENA_S = 5
const GDMA_OUT_DSCR_ERR_CH0_INT_ENA_S = 6
const GDMA_IN_DSCR_EMPTY_CH0_INT_ENA_S = 7
const GDMA_OUT_TOTAL_EOF_CH0_INT_ENA_S = 8
const GDMA_INFIFO_OVF_CH0_INT_ENA_S = 9
const GDMA_INFIFO_UDF_CH0_INT_ENA_S = 10
const GDMA_OUTFIFO_OVF_CH0_INT_ENA_S = 11
const GDMA_OUTFIFO_UDF_CH0_INT_ENA_S = 12
const GDMA_IN_DONE_CH0_INT_CLR_S = 0
const GDMA_IN_SUC_EOF_CH0_INT_CLR_S = 1
const GDMA_IN_ERR_EOF_CH0_INT_CLR_S = 2
const GDMA_OUT_DONE_CH0_INT_CLR_S = 3
const GDMA_OUT_EOF_CH0_INT_CLR_S = 4
const GDMA_IN_DSCR_ERR_CH0_INT_CLR_S = 5
const GDMA_OUT_DSCR_ERR_CH0_INT_CLR_S = 6
const GDMA_IN_DSCR_EMPTY_CH0_INT_CLR_S = 7
const GDMA_OUT_TOTAL_EOF_CH0_INT_CLR_S = 8
const GDMA_INFIFO_OVF_CH0_INT_CLR_S = 9
const GDMA_INFIFO_UDF_CH0_INT_CLR_S = 10
const GDMA_OUTFIFO_OVF_CH0_INT_CLR_S = 11
const GDMA_OUTFIFO_UDF_CH0_INT_CLR_S = 12
const GDMA_AHB_TESTMODE_S = 0
const GDMA_AHB_TESTADDR_S = 4
const GDMA_AHBM_RST_INTER_S = 0
const GDMA_ARB_PRI_DIS_S = 2
const GDMA_CLK_EN_S = 3
const GDMA_DATE_S = 0
const GDMA_IN_RST_CH0_S = 0
const GDMA_IN_LOOP_TEST_CH0_S = 1
const GDMA_INDSCR_BURST_EN_CH0_S = 2
const GDMA_IN_DATA_BURST_EN_CH0_S = 3
const GDMA_MEM_TRANS_EN_CH0_S = 4
const GDMA_IN_CHECK_OWNER_CH0_S = 12
const GDMA_INFIFO_FULL_CH0_S = 0
const GDMA_INFIFO_EMPTY_CH0_S = 1
const GDMA_INFIFO_CNT_CH0_S = 2
const GDMA_IN_REMAIN_UNDER_1B_CH0_S = 23
const GDMA_IN_REMAIN_UNDER_2B_CH0_S = 24
const GDMA_IN_REMAIN_UNDER_3B_CH0_S = 25
const GDMA_IN_REMAIN_UNDER_4B_CH0_S = 26
const GDMA_IN_BUF_HUNGRY_CH0_S = 27
const GDMA_INFIFO_RDATA_CH0_S = 0
const GDMA_INFIFO_POP_CH0_S = 12
const GDMA_INLINK_ADDR_CH0_S = 0
const GDMA_INLINK_AUTO_RET_CH0_S = 20
const GDMA_INLINK_STOP_CH0_S = 21
const GDMA_INLINK_START_CH0_S = 22
const GDMA_INLINK_RESTART_CH0_S = 23
const GDMA_INLINK_PARK_CH0_S = 24
const GDMA_INLINK_DSCR_ADDR_CH0_S = 0
const GDMA_IN_DSCR_STATE_CH0_S = 18
const GDMA_IN_STATE_CH0_S = 20
const GDMA_IN_SUC_EOF_DES_ADDR_CH0_S = 0
const GDMA_IN_ERR_EOF_DES_ADDR_CH0_S = 0
const GDMA_INLINK_DSCR_CH0_S = 0
const GDMA_INLINK_DSCR_BF0_CH0_S = 0
const GDMA_INLINK_DSCR_BF1_CH0_S = 0
const GDMA_RX_PRI_CH0_S = 0
const GDMA_PERI_IN_SEL_CH0_S = 0
const GDMA_OUT_RST_CH0_S = 0
const GDMA_OUT_LOOP_TEST_CH0_S = 1
const GDMA_OUT_AUTO_WRBACK_CH0_S = 2
const GDMA_OUT_EOF_MODE_CH0_S = 3
const GDMA_OUTDSCR_BURST_EN_CH0_S = 4
const GDMA_OUT_DATA_BURST_EN_CH0_S = 5
const GDMA_OUT_CHECK_OWNER_CH0_S = 12
const GDMA_OUTFIFO_FULL_CH0_S = 0
const GDMA_OUTFIFO_EMPTY_CH0_S = 1
const GDMA_OUTFIFO_CNT_CH0_S = 2
const GDMA_OUT_REMAIN_UNDER_1B_CH0_S = 23
const GDMA_OUT_REMAIN_UNDER_2B_CH0_S = 24
const GDMA_OUT_REMAIN_UNDER_3B_CH0_S = 25
const GDMA_OUT_REMAIN_UNDER_4B_CH0_S = 26
const GDMA_OUTFIFO_WDATA_CH0_S = 0
const GDMA_OUTFIFO_PUSH_CH0_S = 9
const GDMA_OUTLINK_ADDR_CH0_S = 0
const GDMA_OUTLINK_STOP_CH0_S = 20
const GDMA_OUTLINK_START_CH0_S = 21
const GDMA_OUTLINK_RESTART_CH0_S = 22
const GDMA_OUTLINK_PARK_CH0_S = 23
const GDMA_OUTLINK_DSCR_ADDR_CH0_S = 0
const GDMA_OUT_DSCR_STATE_CH0_S = 18
const GDMA_OUT_STATE_CH0_S = 20
const GDMA_OUT_EOF_DES_ADDR_CH0_S = 0
const GDMA_OUT_EOF_BFR_DES_ADDR_CH0_S = 0
const GDMA_OUTLINK_DSCR_CH0_S = 0
const GDMA_OUTLINK_DSCR_BF0_CH0_S = 0
const GDMA_OUTLINK_DSCR_BF1_CH0_S = 0
const GDMA_TX_PRI_CH0_S = 0
const GDMA_PERI_OUT_SEL_CH0_S = 0
