// Seed: 2337699152
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wor  id_3 = -1;
  wand id_4;
  assign id_4 = -1;
endmodule
module module_1 #(
    parameter id_10 = 32'd40
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire _id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout uwire id_3;
  input wire id_2;
  module_0 modCall_1 (
      id_8,
      id_5
  );
  assign modCall_1.id_4 = 0;
  input wire id_1;
  logic id_15;
  ;
  logic id_16;
  ;
  assign id_3 = (1);
  parameter id_17 = 1;
  wire id_18;
  logic [id_10 : 1] id_19;
endmodule
