<def f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.h' l='158' ll='160' type='bool llvm::SIRegisterInfo::isAGPRClass(const llvm::TargetRegisterClass * RC) const'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.h' l='157'>/// \returns true if this class contains only AGPR registers</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='293' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo22getRegBankFromRegClassERKNS_19TargetRegisterClassENS_3LLTE'/>
