INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 06:54:29 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.181ns  (required time - arrival time)
  Source:                 mulf0/operator/sticky_c2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.700ns  (clk rise@3.700ns - clk rise@0.000ns)
  Data Path Delay:        6.549ns  (logic 2.409ns (36.784%)  route 4.140ns (63.216%))
  Logic Levels:           25  (CARRY4=14 LUT4=4 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.183 - 3.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2980, unset)         0.508     0.508    mulf0/operator/clk
    SLICE_X77Y64         FDRE                                         r  mulf0/operator/sticky_c2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y64         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  mulf0/operator/sticky_c2_reg/Q
                         net (fo=5, routed)           0.536     1.260    mulf0/operator/sticky_c2
    SLICE_X79Y63         LUT6 (Prop_lut6_I4_O)        0.043     1.303 r  mulf0/operator/level5_c1[6]_i_8/O
                         net (fo=1, routed)           0.343     1.646    mulf0/operator/level5_c1[6]_i_8_n_0
    SLICE_X79Y64         LUT5 (Prop_lut5_I3_O)        0.043     1.689 r  mulf0/operator/level5_c1[6]_i_5/O
                         net (fo=1, routed)           0.000     1.689    mulf0/operator/RoundingAdder/S[0]
    SLICE_X79Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.940 r  mulf0/operator/RoundingAdder/level5_c1_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.940    mulf0/operator/RoundingAdder/level5_c1_reg[6]_i_4_n_0
    SLICE_X79Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.989 r  mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.989    mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_5_n_0
    SLICE_X79Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.038 r  mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.038    mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_6_n_0
    SLICE_X79Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.087 r  mulf0/operator/RoundingAdder/level4_c1_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.087    mulf0/operator/RoundingAdder/level4_c1_reg[2]_i_4_n_0
    SLICE_X79Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.136 r  mulf0/operator/RoundingAdder/level4_c1_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.136    mulf0/operator/RoundingAdder/level4_c1_reg[6]_i_4_n_0
    SLICE_X79Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.185 r  mulf0/operator/RoundingAdder/ltOp_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.185    mulf0/operator/RoundingAdder/ltOp_carry__3_i_6_n_0
    SLICE_X79Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.234 r  mulf0/operator/RoundingAdder/ltOp_carry__2_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.234    mulf0/operator/RoundingAdder/ltOp_carry__2_i_15_n_0
    SLICE_X79Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     2.338 f  mulf0/operator/RoundingAdder/ltOp_carry__2_i_10/O[0]
                         net (fo=5, routed)           0.427     2.766    mulf0/operator/RoundingAdder/ip_result__0[28]
    SLICE_X82Y71         LUT4 (Prop_lut4_I0_O)        0.120     2.886 f  mulf0/operator/RoundingAdder/level4_c1[9]_i_8/O
                         net (fo=1, routed)           0.220     3.106    mulf0/operator/RoundingAdder/level4_c1[9]_i_8_n_0
    SLICE_X82Y70         LUT5 (Prop_lut5_I4_O)        0.043     3.149 f  mulf0/operator/RoundingAdder/level4_c1[9]_i_7/O
                         net (fo=34, routed)          0.265     3.414    mulf0/operator/RoundingAdder/level4_c1[9]_i_7_n_0
    SLICE_X82Y70         LUT5 (Prop_lut5_I4_O)        0.043     3.457 r  mulf0/operator/RoundingAdder/ltOp_carry__3_i_4/O
                         net (fo=6, routed)           0.224     3.681    mulf0/operator/RoundingAdder/ltOp_carry__3_i_4_n_0
    SLICE_X81Y70         LUT4 (Prop_lut4_I1_O)        0.043     3.724 r  mulf0/operator/RoundingAdder/level5_c1[2]_i_3/O
                         net (fo=25, routed)          0.311     4.035    mulf0/operator/RoundingAdder/addf0/ieee2nfloat_1/sfracX1__0
    SLICE_X82Y69         LUT6 (Prop_lut6_I1_O)        0.043     4.078 r  mulf0/operator/RoundingAdder/level4_c1[12]_i_3/O
                         net (fo=5, routed)           0.275     4.353    control_merge1/tehb/control/excExpFracY_c0[9]
    SLICE_X85Y69         LUT6 (Prop_lut6_I4_O)        0.043     4.396 r  control_merge1/tehb/control/ltOp_carry__0_i_3/O
                         net (fo=1, routed)           0.358     4.754    addf0/operator/ltOp_carry__1_0[1]
    SLICE_X78Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     4.999 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.999    addf0/operator/ltOp_carry__0_n_0
    SLICE_X78Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.049 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.049    addf0/operator/ltOp_carry__1_n_0
    SLICE_X78Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.099 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.099    addf0/operator/ltOp_carry__2_n_0
    SLICE_X78Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     5.221 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=97, routed)          0.202     5.423    buffer11/control/CO[0]
    SLICE_X81Y71         LUT4 (Prop_lut4_I3_O)        0.127     5.550 r  buffer11/control/i__carry_i_4__0/O
                         net (fo=1, routed)           0.259     5.808    addf0/operator/p_1_in[0]
    SLICE_X80Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     6.070 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.070    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X80Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     6.174 r  addf0/operator/_inferred__1/i__carry__0/O[0]
                         net (fo=4, routed)           0.343     6.518    addf0/operator/RightShifterComponent/ps_c1_reg[3]_0[0]
    SLICE_X81Y73         LUT6 (Prop_lut6_I3_O)        0.120     6.638 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.108     6.746    mulf0/operator/RoundingAdder/ps_c1_reg[4]
    SLICE_X81Y73         LUT4 (Prop_lut4_I0_O)        0.043     6.789 r  mulf0/operator/RoundingAdder/level4_c1[24]_i_1/O
                         net (fo=15, routed)          0.268     7.057    addf0/operator/RightShifterComponent/level4_c1_reg[24]_0
    SLICE_X82Y72         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.700     3.700 r  
                                                      0.000     3.700 r  clk (IN)
                         net (fo=2980, unset)         0.483     4.183    addf0/operator/RightShifterComponent/clk
    SLICE_X82Y72         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[18]/C
                         clock pessimism              0.000     4.183    
                         clock uncertainty           -0.035     4.147    
    SLICE_X82Y72         FDRE (Setup_fdre_C_R)       -0.271     3.876    addf0/operator/RightShifterComponent/level4_c1_reg[18]
  -------------------------------------------------------------------
                         required time                          3.876    
                         arrival time                          -7.057    
  -------------------------------------------------------------------
                         slack                                 -3.181    




