MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP2515 "Undefined module: FDS was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_tft_v2_0/hdl/axi_tft_v2_0_rfs.v" 1021  31
WARNING VCP2515 "Undefined module: FDR was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_tft_v2_0/hdl/axi_tft_v2_0_rfs.v" 1034  28
WARNING VCP2515 "Undefined module: ODDR was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_tft_v2_0/hdl/axi_tft_v2_0_rfs.v" 1091  45
WARNING VCP2515 "Undefined module: OSERDESE3 was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_tft_v2_0/hdl/axi_tft_v2_0_rfs.v" 1135  31
WARNING VCP2515 "Undefined module: async_fifo_fg was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_tft_v2_0/hdl/axi_tft_v2_0_rfs.v" 2276  7
WARNING VCP2515 "Undefined module: cdc_sync was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_tft_v2_0/hdl/axi_tft_v2_0_rfs.v" 3103  33
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: axi_tft_v2_0_23_tft_controller."
MESSAGE "$root top modules: axi_tft_v2_0_23_tft_controller."
SUCCESS "Compile success 0 Errors 6 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done
