#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000230027627f0 .scope module, "SignEx16to32" "SignEx16to32" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "Ent0";
    .port_info 1 /OUTPUT 32 "result";
o0000023002796a48 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0000023002762ed0_0 .net "Ent0", 15 0, o0000023002796a48;  0 drivers
v0000023002762980_0 .var "result", 31 0;
E_00000230027951a0 .event anyedge, v0000023002762ed0_0;
    .scope S_00000230027627f0;
T_0 ;
    %wait E_00000230027951a0;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0000023002762ed0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000023002762980_0, 0;
    %jmp T_0;
    .thread T_0, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "SignEx16to32.v";
