// Seed: 3013305745
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_14;
  wire id_15;
  assign id_12 = id_6;
  assign id_10 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_7;
  id_8(
      .id_0(1), .id_1(id_3)
  );
  assign id_1 = 1;
  wire id_9;
  module_0(
      id_6, id_9, id_6, id_9, id_4, id_9, id_7, id_7, id_7, id_7, id_9, id_9, id_9
  );
endmodule
