/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [20:0] _01_;
  reg [8:0] _02_;
  wire [5:0] _03_;
  wire [24:0] celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire [31:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [10:0] celloutsig_0_17z;
  wire [6:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [4:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire [4:0] celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire celloutsig_0_5z;
  wire [13:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire [5:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [20:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_53z = { celloutsig_0_20z[3:0], celloutsig_0_34z } + { celloutsig_0_17z[7:4], celloutsig_0_51z };
  assign celloutsig_1_15z = { celloutsig_1_6z, celloutsig_1_10z, _01_[13:5], celloutsig_1_3z, celloutsig_1_7z } + { in_data[180:175], celloutsig_1_9z, celloutsig_1_12z, celloutsig_1_14z, celloutsig_1_9z, celloutsig_1_10z };
  reg [8:0] _06_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _06_ <= 9'h000;
    else _06_ <= { in_data[177:170], celloutsig_1_0z };
  assign _01_[13:5] = _06_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 9'h000;
    else _02_ <= { celloutsig_0_0z[7:4], celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_4z };
  reg [5:0] _08_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _08_ <= 6'h00;
    else _08_ <= in_data[23:18];
  assign { _03_[5:3], _00_, _03_[1:0] } = _08_;
  assign celloutsig_0_6z = { celloutsig_0_0z[10:0], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_3z } & { in_data[32:24], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_17z = { celloutsig_0_0z[4:1], celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_8z } & { in_data[4:2], celloutsig_0_10z, celloutsig_0_7z };
  assign celloutsig_1_0z = in_data[140:138] >= in_data[119:117];
  assign celloutsig_0_13z = { celloutsig_0_12z[23:16], celloutsig_0_9z, celloutsig_0_7z } >= celloutsig_0_6z[13:4];
  assign celloutsig_0_24z = celloutsig_0_0z[13:10] >= { celloutsig_0_18z[5:4], celloutsig_0_7z, celloutsig_0_9z };
  assign celloutsig_0_34z = celloutsig_0_0z[22:0] > { celloutsig_0_4z, celloutsig_0_9z, _03_[5:3], _00_, _03_[1:0], celloutsig_0_30z, celloutsig_0_18z, celloutsig_0_4z, celloutsig_0_23z, celloutsig_0_25z, celloutsig_0_5z, celloutsig_0_22z, celloutsig_0_21z, celloutsig_0_3z };
  assign celloutsig_1_3z = { in_data[132:114], celloutsig_1_0z } > { celloutsig_1_0z, celloutsig_1_2z[4:1], 1'h0, _01_[13:5], celloutsig_1_2z[4:1], 1'h0 };
  assign celloutsig_0_7z = celloutsig_0_0z[14:8] > { celloutsig_0_0z[9:4], celloutsig_0_5z };
  assign celloutsig_0_19z = { celloutsig_0_17z[7:0], celloutsig_0_13z } > { in_data[44:38], celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_2z = in_data[67:63] > { _03_[5:3], _00_, _03_[1] };
  assign celloutsig_0_29z = celloutsig_0_12z[26:13] && celloutsig_0_0z[24:11];
  assign celloutsig_0_5z = ! { in_data[15:11], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_9z = ! { celloutsig_0_6z[4:0], celloutsig_0_8z };
  assign celloutsig_0_14z = ! { _03_[1], _03_[5:3], _00_, _03_[1:0] };
  assign celloutsig_0_21z = ! { _03_[0], celloutsig_0_8z };
  assign celloutsig_0_4z = celloutsig_0_2z & ~(_03_[5]);
  assign celloutsig_1_4z = celloutsig_1_0z & ~(in_data[107]);
  assign celloutsig_1_5z = celloutsig_1_0z & ~(celloutsig_1_3z);
  assign celloutsig_0_15z = celloutsig_0_10z[5] & ~(celloutsig_0_7z);
  assign celloutsig_1_12z = celloutsig_1_10z * { celloutsig_1_10z[2:0], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_1_14z = celloutsig_1_12z[2:0] != { in_data[117:116], in_data[176] };
  assign celloutsig_0_25z = { celloutsig_0_8z[4], celloutsig_0_7z, celloutsig_0_24z } != celloutsig_0_17z[8:6];
  assign celloutsig_0_35z = celloutsig_0_6z[7] & celloutsig_0_24z;
  assign celloutsig_1_9z = celloutsig_1_2z[4] & celloutsig_1_5z;
  assign celloutsig_1_18z = celloutsig_1_15z[2] & celloutsig_1_10z[0];
  assign celloutsig_0_23z = _03_[0] & celloutsig_0_12z[1];
  assign celloutsig_0_0z = in_data[92:68] >> in_data[55:31];
  assign celloutsig_1_10z = { in_data[116], celloutsig_1_7z, celloutsig_1_19z } >> { _01_[10:9], celloutsig_1_6z, celloutsig_1_19z, celloutsig_1_4z, celloutsig_1_9z };
  assign celloutsig_0_8z = in_data[67:63] >> { _03_[4:3], _00_, _03_[1:0] };
  assign celloutsig_0_12z = { celloutsig_0_0z[19:7], celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_6z } >> { celloutsig_0_9z, _03_[5:3], _00_, _03_[1:0], celloutsig_0_0z };
  assign celloutsig_0_10z = { celloutsig_0_6z[10:5], celloutsig_0_2z } <<< { celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_20z = celloutsig_0_6z[7:3] <<< { celloutsig_0_0z[21], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_9z };
  assign celloutsig_1_7z = _01_[13:10] ^ in_data[163:160];
  assign celloutsig_0_18z = { _02_[6:1], celloutsig_0_4z } ^ { _02_[7:2], celloutsig_0_15z };
  assign celloutsig_0_3z = ~((celloutsig_0_2z & celloutsig_0_0z[6]) | celloutsig_0_0z[23]);
  assign celloutsig_1_6z = ~((celloutsig_1_4z & celloutsig_1_0z) | celloutsig_1_4z);
  assign celloutsig_1_19z = ~((celloutsig_1_7z[3] & in_data[108]) | celloutsig_1_3z);
  assign celloutsig_0_51z = ~((celloutsig_0_35z & celloutsig_0_21z) | (celloutsig_0_12z[31] & celloutsig_0_2z));
  assign celloutsig_0_54z = ~((celloutsig_0_34z & celloutsig_0_12z[9]) | (celloutsig_0_24z & celloutsig_0_12z[2]));
  assign celloutsig_0_22z = ~((_02_[4] & celloutsig_0_3z) | (celloutsig_0_19z & celloutsig_0_14z));
  assign celloutsig_0_30z = ~((celloutsig_0_15z & celloutsig_0_29z) | (celloutsig_0_29z & celloutsig_0_13z));
  assign celloutsig_1_2z[4:1] = in_data[161:158] ^ in_data[164:161];
  assign { _01_[20:14], _01_[4:0] } = { celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_7z };
  assign _03_[2] = _00_;
  assign celloutsig_1_2z[0] = 1'h0;
  assign { out_data[128], out_data[96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_53z, celloutsig_0_54z };
endmodule
