module op_div #(parameter N = 6)
						(input logic [N-1:0] A, B,
						output logic [N-1:0] Z);
						
	assign z = a >> b;
	
endmodule

