// Seed: 4256605621
module module_0 (
    output supply0 id_0,
    output wor id_1,
    input wor id_2
);
endmodule
module module_1 (
    output supply1 id_0,
    input wire id_1,
    input wire id_2,
    input tri0 id_3,
    input uwire id_4,
    input wire id_5,
    output logic id_6,
    input wor id_7,
    input tri0 id_8,
    output logic id_9
);
  always @(-1 or -1) begin : LABEL_0
    if (-1) id_9 <= id_1;
    else begin : LABEL_1
      id_6 = id_1;
    end
  end
  module_0 modCall_1 (
      id_0,
      id_0,
      id_5
  );
  assign modCall_1.id_2 = 0;
endmodule
