Search.setIndex({docnames:["1_intro/TISCI","1_intro/index","2_tisci_msgs/general/TISCI_header","2_tisci_msgs/general/core","2_tisci_msgs/index","2_tisci_msgs/pm/clocks","2_tisci_msgs/pm/devices","2_tisci_msgs/pm/lpm","2_tisci_msgs/pm/sysreset","2_tisci_msgs/rm/rm_irq","2_tisci_msgs/rm/rm_proxy","2_tisci_msgs/rm/rm_psil","2_tisci_msgs/rm/rm_ra","2_tisci_msgs/rm/rm_udmap","2_tisci_msgs/security/PROC_BOOT","2_tisci_msgs/security/dkek_management","2_tisci_msgs/security/dsmek_management","2_tisci_msgs/security/extended_otp","2_tisci_msgs/security/firewall_api","2_tisci_msgs/security/keywriter","2_tisci_msgs/security/otp_revision","2_tisci_msgs/security/runtime_debug","2_tisci_msgs/security/sec_ap_data_transfer","2_tisci_msgs/security/sec_cert_format","2_tisci_msgs/security/security_handover","3_boardcfg/BOARDCFG","3_boardcfg/BOARDCFG_COMBINED_IMG_FORMAT","3_boardcfg/BOARDCFG_PM","3_boardcfg/BOARDCFG_RM","3_boardcfg/BOARDCFG_SEC","3_boardcfg/index","4_trace/index","4_trace/trace","5_soc_doc/am62ax/clocks","5_soc_doc/am62ax/devices","5_soc_doc/am62ax/dma_cfg","5_soc_doc/am62ax/firewalls","5_soc_doc/am62ax/hosts","5_soc_doc/am62ax/interrupt_cfg","5_soc_doc/am62ax/pll_data","5_soc_doc/am62ax/processors","5_soc_doc/am62ax/proxy_cfg","5_soc_doc/am62ax/psil_cfg","5_soc_doc/am62ax/ra_cfg","5_soc_doc/am62ax/resasg_types","5_soc_doc/am62ax/sec_proxy","5_soc_doc/am62ax/soc_devgrps","5_soc_doc/am62x/clocks","5_soc_doc/am62x/devices","5_soc_doc/am62x/dma_cfg","5_soc_doc/am62x/firewalls","5_soc_doc/am62x/hosts","5_soc_doc/am62x/interrupt_cfg","5_soc_doc/am62x/pll_data","5_soc_doc/am62x/processors","5_soc_doc/am62x/proxy_cfg","5_soc_doc/am62x/psil_cfg","5_soc_doc/am62x/ra_cfg","5_soc_doc/am62x/resasg_types","5_soc_doc/am62x/sec_proxy","5_soc_doc/am62x/soc_devgrps","5_soc_doc/am64x/clocks","5_soc_doc/am64x/devices","5_soc_doc/am64x/dma_cfg","5_soc_doc/am64x/firewalls","5_soc_doc/am64x/hosts","5_soc_doc/am64x/interrupt_cfg","5_soc_doc/am64x/pll_data","5_soc_doc/am64x/processors","5_soc_doc/am64x/proxy_cfg","5_soc_doc/am64x/psil_cfg","5_soc_doc/am64x/ra_cfg","5_soc_doc/am64x/resasg_types","5_soc_doc/am64x/runtime_keystore","5_soc_doc/am64x/sec_proxy","5_soc_doc/am64x/soc_devgrps","5_soc_doc/am65x/clocks","5_soc_doc/am65x/devices","5_soc_doc/am65x/dma_cfg","5_soc_doc/am65x/firewalls","5_soc_doc/am65x/hosts","5_soc_doc/am65x/interrupt_cfg","5_soc_doc/am65x/pll_data","5_soc_doc/am65x/processors","5_soc_doc/am65x/proxy_cfg","5_soc_doc/am65x/psil_cfg","5_soc_doc/am65x/ra_cfg","5_soc_doc/am65x/resasg_types","5_soc_doc/am65x/runtime_keystore","5_soc_doc/am65x/sec_proxy","5_soc_doc/am65x/soc_devgrps","5_soc_doc/am65x_sr2/clocks","5_soc_doc/am65x_sr2/devices","5_soc_doc/am65x_sr2/dma_cfg","5_soc_doc/am65x_sr2/firewalls","5_soc_doc/am65x_sr2/hosts","5_soc_doc/am65x_sr2/interrupt_cfg","5_soc_doc/am65x_sr2/pll_data","5_soc_doc/am65x_sr2/processors","5_soc_doc/am65x_sr2/proxy_cfg","5_soc_doc/am65x_sr2/psil_cfg","5_soc_doc/am65x_sr2/ra_cfg","5_soc_doc/am65x_sr2/resasg_types","5_soc_doc/am65x_sr2/runtime_keystore","5_soc_doc/am65x_sr2/sec_proxy","5_soc_doc/am65x_sr2/soc_devgrps","5_soc_doc/index","5_soc_doc/j7200/clocks","5_soc_doc/j7200/devices","5_soc_doc/j7200/dma_cfg","5_soc_doc/j7200/firewalls","5_soc_doc/j7200/hosts","5_soc_doc/j7200/interrupt_cfg","5_soc_doc/j7200/pll_data","5_soc_doc/j7200/processors","5_soc_doc/j7200/proxy_cfg","5_soc_doc/j7200/psil_cfg","5_soc_doc/j7200/ra_cfg","5_soc_doc/j7200/resasg_types","5_soc_doc/j7200/sec_proxy","5_soc_doc/j7200/soc_devgrps","5_soc_doc/j721e/clocks","5_soc_doc/j721e/devices","5_soc_doc/j721e/dma_cfg","5_soc_doc/j721e/firewalls","5_soc_doc/j721e/hosts","5_soc_doc/j721e/interrupt_cfg","5_soc_doc/j721e/pll_data","5_soc_doc/j721e/processors","5_soc_doc/j721e/proxy_cfg","5_soc_doc/j721e/psil_cfg","5_soc_doc/j721e/ra_cfg","5_soc_doc/j721e/resasg_types","5_soc_doc/j721e/sec_proxy","5_soc_doc/j721e/soc_devgrps","5_soc_doc/j721e/soc_domgrps","5_soc_doc/j721s2/clocks","5_soc_doc/j721s2/devices","5_soc_doc/j721s2/dma_cfg","5_soc_doc/j721s2/firewalls","5_soc_doc/j721s2/hosts","5_soc_doc/j721s2/interrupt_cfg","5_soc_doc/j721s2/pll_data","5_soc_doc/j721s2/processors","5_soc_doc/j721s2/proxy_cfg","5_soc_doc/j721s2/psil_cfg","5_soc_doc/j721s2/ra_cfg","5_soc_doc/j721s2/resasg_types","5_soc_doc/j721s2/sec_proxy","5_soc_doc/j721s2/soc_devgrps","5_soc_doc/j784s4/clocks","5_soc_doc/j784s4/devices","5_soc_doc/j784s4/dma_cfg","5_soc_doc/j784s4/firewalls","5_soc_doc/j784s4/hosts","5_soc_doc/j784s4/interrupt_cfg","5_soc_doc/j784s4/pll_data","5_soc_doc/j784s4/processors","5_soc_doc/j784s4/proxy_cfg","5_soc_doc/j784s4/psil_cfg","5_soc_doc/j784s4/ra_cfg","5_soc_doc/j784s4/resasg_types","5_soc_doc/j784s4/sec_proxy","5_soc_doc/j784s4/soc_devgrps","6_topic_user_guides/authentication","6_topic_user_guides/devgrp_usage","6_topic_user_guides/dkek_management","6_topic_user_guides/domgrp_usage","6_topic_user_guides/extended_otp","6_topic_user_guides/firewall_faq","6_topic_user_guides/hs_boardcfg_signing","6_topic_user_guides/index","6_topic_user_guides/key_writer","6_topic_user_guides/otp_revision","6_topic_user_guides/saul_access","6_topic_user_guides/secure_boot_signing","6_topic_user_guides/secure_debug","6_topic_user_guides/security_handover","index"],envversion:53,filenames:["1_intro/TISCI.rst","1_intro/index.rst","2_tisci_msgs/general/TISCI_header.rst","2_tisci_msgs/general/core.rst","2_tisci_msgs/index.rst","2_tisci_msgs/pm/clocks.rst","2_tisci_msgs/pm/devices.rst","2_tisci_msgs/pm/lpm.rst","2_tisci_msgs/pm/sysreset.rst","2_tisci_msgs/rm/rm_irq.rst","2_tisci_msgs/rm/rm_proxy.rst","2_tisci_msgs/rm/rm_psil.rst","2_tisci_msgs/rm/rm_ra.rst","2_tisci_msgs/rm/rm_udmap.rst","2_tisci_msgs/security/PROC_BOOT.rst","2_tisci_msgs/security/dkek_management.rst","2_tisci_msgs/security/dsmek_management.rst","2_tisci_msgs/security/extended_otp.rst","2_tisci_msgs/security/firewall_api.rst","2_tisci_msgs/security/keywriter.rst","2_tisci_msgs/security/otp_revision.rst","2_tisci_msgs/security/runtime_debug.rst","2_tisci_msgs/security/sec_ap_data_transfer.rst","2_tisci_msgs/security/sec_cert_format.rst","2_tisci_msgs/security/security_handover.rst","3_boardcfg/BOARDCFG.rst","3_boardcfg/BOARDCFG_COMBINED_IMG_FORMAT.rst","3_boardcfg/BOARDCFG_PM.rst","3_boardcfg/BOARDCFG_RM.rst","3_boardcfg/BOARDCFG_SEC.rst","3_boardcfg/index.rst","4_trace/index.rst","4_trace/trace.rst","5_soc_doc/am62ax/clocks.rst","5_soc_doc/am62ax/devices.rst","5_soc_doc/am62ax/dma_cfg.rst","5_soc_doc/am62ax/firewalls.rst","5_soc_doc/am62ax/hosts.rst","5_soc_doc/am62ax/interrupt_cfg.rst","5_soc_doc/am62ax/pll_data.rst","5_soc_doc/am62ax/processors.rst","5_soc_doc/am62ax/proxy_cfg.rst","5_soc_doc/am62ax/psil_cfg.rst","5_soc_doc/am62ax/ra_cfg.rst","5_soc_doc/am62ax/resasg_types.rst","5_soc_doc/am62ax/sec_proxy.rst","5_soc_doc/am62ax/soc_devgrps.rst","5_soc_doc/am62x/clocks.rst","5_soc_doc/am62x/devices.rst","5_soc_doc/am62x/dma_cfg.rst","5_soc_doc/am62x/firewalls.rst","5_soc_doc/am62x/hosts.rst","5_soc_doc/am62x/interrupt_cfg.rst","5_soc_doc/am62x/pll_data.rst","5_soc_doc/am62x/processors.rst","5_soc_doc/am62x/proxy_cfg.rst","5_soc_doc/am62x/psil_cfg.rst","5_soc_doc/am62x/ra_cfg.rst","5_soc_doc/am62x/resasg_types.rst","5_soc_doc/am62x/sec_proxy.rst","5_soc_doc/am62x/soc_devgrps.rst","5_soc_doc/am64x/clocks.rst","5_soc_doc/am64x/devices.rst","5_soc_doc/am64x/dma_cfg.rst","5_soc_doc/am64x/firewalls.rst","5_soc_doc/am64x/hosts.rst","5_soc_doc/am64x/interrupt_cfg.rst","5_soc_doc/am64x/pll_data.rst","5_soc_doc/am64x/processors.rst","5_soc_doc/am64x/proxy_cfg.rst","5_soc_doc/am64x/psil_cfg.rst","5_soc_doc/am64x/ra_cfg.rst","5_soc_doc/am64x/resasg_types.rst","5_soc_doc/am64x/runtime_keystore.rst","5_soc_doc/am64x/sec_proxy.rst","5_soc_doc/am64x/soc_devgrps.rst","5_soc_doc/am65x/clocks.rst","5_soc_doc/am65x/devices.rst","5_soc_doc/am65x/dma_cfg.rst","5_soc_doc/am65x/firewalls.rst","5_soc_doc/am65x/hosts.rst","5_soc_doc/am65x/interrupt_cfg.rst","5_soc_doc/am65x/pll_data.rst","5_soc_doc/am65x/processors.rst","5_soc_doc/am65x/proxy_cfg.rst","5_soc_doc/am65x/psil_cfg.rst","5_soc_doc/am65x/ra_cfg.rst","5_soc_doc/am65x/resasg_types.rst","5_soc_doc/am65x/runtime_keystore.rst","5_soc_doc/am65x/sec_proxy.rst","5_soc_doc/am65x/soc_devgrps.rst","5_soc_doc/am65x_sr2/clocks.rst","5_soc_doc/am65x_sr2/devices.rst","5_soc_doc/am65x_sr2/dma_cfg.rst","5_soc_doc/am65x_sr2/firewalls.rst","5_soc_doc/am65x_sr2/hosts.rst","5_soc_doc/am65x_sr2/interrupt_cfg.rst","5_soc_doc/am65x_sr2/pll_data.rst","5_soc_doc/am65x_sr2/processors.rst","5_soc_doc/am65x_sr2/proxy_cfg.rst","5_soc_doc/am65x_sr2/psil_cfg.rst","5_soc_doc/am65x_sr2/ra_cfg.rst","5_soc_doc/am65x_sr2/resasg_types.rst","5_soc_doc/am65x_sr2/runtime_keystore.rst","5_soc_doc/am65x_sr2/sec_proxy.rst","5_soc_doc/am65x_sr2/soc_devgrps.rst","5_soc_doc/index.rst","5_soc_doc/j7200/clocks.rst","5_soc_doc/j7200/devices.rst","5_soc_doc/j7200/dma_cfg.rst","5_soc_doc/j7200/firewalls.rst","5_soc_doc/j7200/hosts.rst","5_soc_doc/j7200/interrupt_cfg.rst","5_soc_doc/j7200/pll_data.rst","5_soc_doc/j7200/processors.rst","5_soc_doc/j7200/proxy_cfg.rst","5_soc_doc/j7200/psil_cfg.rst","5_soc_doc/j7200/ra_cfg.rst","5_soc_doc/j7200/resasg_types.rst","5_soc_doc/j7200/sec_proxy.rst","5_soc_doc/j7200/soc_devgrps.rst","5_soc_doc/j721e/clocks.rst","5_soc_doc/j721e/devices.rst","5_soc_doc/j721e/dma_cfg.rst","5_soc_doc/j721e/firewalls.rst","5_soc_doc/j721e/hosts.rst","5_soc_doc/j721e/interrupt_cfg.rst","5_soc_doc/j721e/pll_data.rst","5_soc_doc/j721e/processors.rst","5_soc_doc/j721e/proxy_cfg.rst","5_soc_doc/j721e/psil_cfg.rst","5_soc_doc/j721e/ra_cfg.rst","5_soc_doc/j721e/resasg_types.rst","5_soc_doc/j721e/sec_proxy.rst","5_soc_doc/j721e/soc_devgrps.rst","5_soc_doc/j721e/soc_domgrps.rst","5_soc_doc/j721s2/clocks.rst","5_soc_doc/j721s2/devices.rst","5_soc_doc/j721s2/dma_cfg.rst","5_soc_doc/j721s2/firewalls.rst","5_soc_doc/j721s2/hosts.rst","5_soc_doc/j721s2/interrupt_cfg.rst","5_soc_doc/j721s2/pll_data.rst","5_soc_doc/j721s2/processors.rst","5_soc_doc/j721s2/proxy_cfg.rst","5_soc_doc/j721s2/psil_cfg.rst","5_soc_doc/j721s2/ra_cfg.rst","5_soc_doc/j721s2/resasg_types.rst","5_soc_doc/j721s2/sec_proxy.rst","5_soc_doc/j721s2/soc_devgrps.rst","5_soc_doc/j784s4/clocks.rst","5_soc_doc/j784s4/devices.rst","5_soc_doc/j784s4/dma_cfg.rst","5_soc_doc/j784s4/firewalls.rst","5_soc_doc/j784s4/hosts.rst","5_soc_doc/j784s4/interrupt_cfg.rst","5_soc_doc/j784s4/pll_data.rst","5_soc_doc/j784s4/processors.rst","5_soc_doc/j784s4/proxy_cfg.rst","5_soc_doc/j784s4/psil_cfg.rst","5_soc_doc/j784s4/ra_cfg.rst","5_soc_doc/j784s4/resasg_types.rst","5_soc_doc/j784s4/sec_proxy.rst","5_soc_doc/j784s4/soc_devgrps.rst","6_topic_user_guides/authentication.rst","6_topic_user_guides/devgrp_usage.rst","6_topic_user_guides/dkek_management.rst","6_topic_user_guides/domgrp_usage.rst","6_topic_user_guides/extended_otp.rst","6_topic_user_guides/firewall_faq.rst","6_topic_user_guides/hs_boardcfg_signing.rst","6_topic_user_guides/index.rst","6_topic_user_guides/key_writer.rst","6_topic_user_guides/otp_revision.rst","6_topic_user_guides/saul_access.rst","6_topic_user_guides/secure_boot_signing.rst","6_topic_user_guides/secure_debug.rst","6_topic_user_guides/security_handover.rst","index.rst"],objects:{},objnames:{},objtypes:{},terms:{"00b":28,"01b":28,"02000000011a00006a37657300000000":176,"02a6000001000200cffc17b20bcbf96a":176,"0bb88ba99d3a8b1d92075c67bcc047d2":176,"0byte":3,"0ec7edc7c6edac3d9bdfefe0eddc3fff":176,"0x0":[3,7,14,19,169],"0x00":[3,7,23,44,58,72,87,102,118,132,147,161,169],"0x0000":173,"0x00000000":[23,36,50,64,79,94,110,124,139,153],"0x0000000070000000":3,"0x00000000700effff":3,"0x00000000701effff":3,"0x00000004":[19,23,176],"0x0000006e":172,"0x0000007f":172,"0x0000b000":124,"0x0000efff":124,"0x0001":25,"0x00014000":[139,153],"0x00016fff":[139,153],"0x0002":25,"0x0002u":3,"0x0004":25,"0x0005u":8,"0x0008":25,"0x000au":[3,26],"0x000bu":[25,26],"0x000cu":[26,28],"0x000du":[26,29],"0x000eu":[26,27],"0x001":[44,58,72],"0x0010":25,"0x0020":25,"0x0020u":3,"0x0021u":3,"0x0022u":3,"0x003":[44,58,72,87,102],"0x00300000":[36,50,64,79,94,124],"0x003000ff":[36,50,64,79,94,124],"0x0040":[44,58,72],"0x00420000":153,"0x00420fff":153,"0x005":[44,58,72],"0x006":[44,58,72],"0x00a":161,"0x00a00000":[36,50,64,79,94,110,124,139,153],"0x00a003ff":[79,94],"0x00a007ff":[36,50,64,110,124,139,153],"0x00a10000":[79,94,110,124,139,153],"0x00a107ff":[79,94,110,124,139,153],"0x00a20000":[79,94,110,124,139,153],"0x00a207ff":[79,94,110,124,139,153],"0x00a60000":124,"0x00a61fff":124,"0x00a70000":124,"0x00a71fff":124,"0x00ac0000":124,"0x00ac0fff":124,"0x00ad0000":124,"0x00ad0fff":124,"0x00b":161,"0x00c0":[44,58,72,87,102],"0x01":[5,40,54,68,83,87,98,102,114,118,128,132,143,147,157,161,169,176],"0x0100":5,"0x01000000":64,"0x0100u":5,"0x0101":5,"0x0101u":5,"0x0102":5,"0x0102u":5,"0x0103":5,"0x0103u":5,"0x0104":5,"0x0104u":5,"0x010c":5,"0x010cu":5,"0x010d":5,"0x010du":5,"0x010e":5,"0x010eu":5,"0x0140":[44,58,72],"0x0180":[44,58,72],"0x01a":[44,58,72],"0x01c":[44,58,72],"0x01cc0000":172,"0x01e":[44,58,72],"0x01ff0000":172,"0x02":[44,58,68,72,83,87,98,102,114,118,128,132,143,147,157,161,169,176],"0x0200":6,"0x0200u":6,"0x0201":6,"0x0201u":6,"0x0202":6,"0x0202u":6,"0x020cu":25,"0x021":[44,58,72],"0x0280":161,"0x02c0":161,"0x03":[40,44,58,72,87,102,118,128,132,147,161,169],"0x0300":7,"0x03007":32,"0x0300u":7,"0x0301":7,"0x0301u":7,"0x0306":7,"0x0306u":7,"0x0307":7,"0x0307u":7,"0x04":[40,87,102,128,132,147,161,169],"0x04210000":[36,50,64],"0x042101ff":[36,50,64],"0x05":[87,102,118,132,147,161,169],"0x053f0000":[110,139,153],"0x053f00ff":[110,139,153],"0x06":[68,114,118,128,132,143,147,157,161,169],"0x061":[87,102],"0x062":[87,102],"0x064":[87,102],"0x0682":[44,58,72],"0x0683":[44,58,72],"0x068d":[44,58,72],"0x068e":[44,58,72],"0x068f":[44,58,72],"0x06a0":[44,58,72],"0x06a1":[44,58,72],"0x06a2":[44,58,72],"0x07":[68,87,102,114,118,128,132,143,147,157,161,169],"0x070a":[44,58,72],"0x070d":[44,58,72],"0x070f":[44,58,72],"0x0710":[44,58,72],"0x0711":[44,58,72],"0x0712":[44,58,72],"0x0713":[44,58,72],"0x0714":[44,58,72],"0x0715":[44,58,72],"0x0716":[44,58,72],"0x0717":[44,58,72],"0x0718":[44,58,72],"0x0719":[44,58,72],"0x071a":[44,58,72],"0x071b":[44,58,72],"0x071c":[44,58,72],"0x071d":[44,58,72],"0x071e":[44,58,72],"0x0783":[44,58,72],"0x079":[132,147],"0x0790":[44,58,72],"0x0791":[44,58,72],"0x0792":[44,58,72],"0x0793":[44,58,72],"0x0794":72,"0x0795":72,"0x0796":[44,58,72],"0x0797":[44,58,72],"0x0798":[44,58,72],"0x0799":[44,58,72],"0x079a":[44,58,72],"0x079b":[44,58,72],"0x079c":72,"0x079d":72,"0x07a":[132,147],"0x07a3":[44,58,72],"0x07a4":[44,58,72],"0x07a5":[44,58,72],"0x07a6":[44,58,72],"0x07a7":72,"0x07a8":72,"0x07a9":[44,58,72],"0x07aa":[44,58,72],"0x07ab":[44,58,72],"0x07ac":[44,58,72],"0x07ad":[44,58,72],"0x07ae":[44,58,72],"0x07af":[44,58,72],"0x07b":[118,132],"0x07b0":[44,58,72],"0x07b1":[44,58,72],"0x07b2":[44,58,72],"0x07b3":[44,58,72],"0x07b4":[44,58,72],"0x07b5":72,"0x07b6":72,"0x07b7":72,"0x07b8":72,"0x07c":147,"0x07d":147,"0x08":[118,128,132,143,147,157,161,169],"0x080":[118,132],"0x082":[118,132],"0x083":[118,132],"0x0840":[44,58,72],"0x084a":[44,58,72],"0x084c":72,"0x086":132,"0x087":132,"0x088":[118,132],"0x089":[118,132],"0x09":[128,143,157],"0x091":[87,102],"0x094":147,"0x096":147,"0x09c":[87,102],"0x0a":[44,58,72,87,102,118,132,147,157,161],"0x0ad":161,"0x0ae":161,"0x0b":[87,102,118,132,147,157,161],"0x0b0":161,"0x0b1":161,"0x0b3":[87,102],"0x0b4":[87,102],"0x0b5":[87,102],"0x0b6":[87,102],"0x0b9":[87,102],"0x0bb":[87,102],"0x0bc":[87,102],"0x0bd":[87,102],"0x0be":[87,102],"0x0bf":[87,102],"0x0c":[72,118,132,147,161],"0x0c2":[87,102],"0x0c3":[87,102],"0x0c7":44,"0x0c8":44,"0x0cf":[118,132],"0x0d":[44,58,72,87,102,118,132,147,161],"0x0d0":[118,132],"0x0d1":[118,132],"0x0d2":[118,132],"0x0d3":[118,132],"0x0d4":[118,132],"0x0d5":[118,132],"0x0e":[44,58,72,87,102,132,147,161],"0x0e1":147,"0x0e3":147,"0x0e9":[118,132],"0x0ea":[118,132],"0x0eb":[118,132],"0x0ec":[118,132],"0x0ed":[118,132],"0x0f":[44,58,72,87,102,118,132,147,161],"0x0fe":147,"0x0fe0":32,"0x0ff":147,"0x1":[7,14,32],"0x10":[3,7,44,58,72,118,132,147,161],"0x100":147,"0x1000":[9,32,42,56,70,85,100,116,130,145,159],"0x1000u":9,"0x1001":[9,85,100],"0x1001u":9,"0x1017":70,"0x1018":70,"0x1019":70,"0x101c":[42,56],"0x1029":70,"0x103":147,"0x103b":116,"0x1054":[145,159],"0x107":147,"0x1077":[85,100],"0x108b":130,"0x109":147,"0x10c":147,"0x10f":147,"0x11":[23,26,44,58,72,147,161],"0x110":147,"0x1100":12,"0x1101":12,"0x1102":12,"0x1103":12,"0x111":147,"0x1110":12,"0x1110u":12,"0x1111":12,"0x1120":12,"0x1120u":12,"0x1129800":169,"0x113":147,"0x119":161,"0x11b":161,"0x12":[44,58,72,147,161],"0x1200":13,"0x1201":13,"0x1205":13,"0x1205u":13,"0x1206":13,"0x1207u":25,"0x1210":13,"0x1211":13,"0x1215":13,"0x1215u":13,"0x1216":13,"0x1220":13,"0x1221":13,"0x1230":13,"0x1230u":13,"0x1231":13,"0x1231u":13,"0x1232":13,"0x1233":13,"0x1234":13,"0x1234u":13,"0x1240":13,"0x1240u":13,"0x1241":13,"0x1280":11,"0x1280u":11,"0x1281":11,"0x1281u":11,"0x1282":11,"0x1282u":11,"0x1283":11,"0x1283u":11,"0x13":[44,58,72,147,161],"0x1300":10,"0x1300u":10,"0x136":161,"0x137":161,"0x138":161,"0x13b":161,"0x13f":161,"0x14":[44,58,72,147,161],"0x141":161,"0x144":161,"0x147":161,"0x148":161,"0x149":161,"0x14b":161,"0x15":[44,58,72],"0x1500u":28,"0x16":[44,58,72],"0x17":[44,58,72],"0x18":[44,54,58,68,72],"0x1840":[87,102],"0x1880":[87,102],"0x19":[44,58,72],"0x1900":[87,102],"0x1a":[44,58,72],"0x1b":[44,58,72],"0x1c":[44,58,72],"0x1d":[44,58,72,169],"0x1e":[44,58,72],"0x1e40":[132,147],"0x1e80":[132,147],"0x1ec0":[118,132],"0x1f00":147,"0x1f40":147,"0x1u":[46,60,75,90,105,120,134,135,149,163],"0x2":[7,14,32],"0x20":[3,7,23,40,44,54,58,68,72,83,85,98,100,114,116,128,130,143,145,157,159,176],"0x2000":[42,56,70,118,132,145,159],"0x200f":[145,159],"0x2013":70,"0x2015":[42,56],"0x20210102":[23,176],"0x2080":[118,132],"0x20c0":[118,132],"0x21":[40,44,54,58,68,72,83,98,114,128,143,147,157,161,176],"0x2180":132,"0x21c0":132,"0x22":[23,40,44,54,58,72,83,98,147,157,161,176],"0x2200":[118,132],"0x2223":[23,176],"0x2240":[118,132],"0x23":[40,44,54,58,72,83,98,157,176],"0x23be":29,"0x24":[42,44,58,72,157],"0x2440":[87,102],"0x25":[44,58,72,157],"0x2500":147,"0x2580":147,"0x26":[44,58,72,157],"0x27":[72,157],"0x2700":[87,102],"0x28":72,"0x2800u":[73,88,103],"0x283c0000":[79,94,110,124,139,153],"0x283c001f":[79,94,110,124,139,153],"0x28400000":[79,94,110,124,139,153],"0x28401fff":[79,94,110,124,139,153],"0x28440000":[79,94,110,124,139,153],"0x2847ffff":[79,94,110,124,139,153],"0x28480000":[79,94,110,124,139,153],"0x28481fff":[79,94,110,124,139,153],"0x284a0000":[79,94,110,124,139,153],"0x284a3fff":[79,94,110,124,139,153],"0x284c0000":[79,94,110,124,139,153],"0x284c3fff":[79,94,110,124,139,153],"0x28560000":[79,94,110,124,139,153],"0x28563fff":[79,94,110,139,153],"0x2856ffff":124,"0x28570000":[79,94,110,124,139,153],"0x2857007f":[79,94],"0x285701ff":[110,124,139,153],"0x28580000":[79,94,110,124,139,153],"0x28580fff":[79,94,110,124,139,153],"0x28590000":[79,94,110,124,139,153],"0x285900ff":[79,94,110,124,139,153],"0x285a0000":[79,94,110,124,139,153],"0x285a3fff":[79,94,110,124,139,153],"0x285b0000":[79,94,110,124,139,153],"0x285c0000":[79,94,110,124,139,153],"0x285c00ff":[79,94,110,124,139,153],"0x285d0000":[79,94,110,124,139,153],"0x285d03ff":[79,94,110,124,139,153],"0x29":[44,58,72],"0x2a":[44,58,72],"0x2a268000":[79,94,110,124,139,153],"0x2a2681ff":[79,94,110,124,139,153],"0x2a280000":[79,94,110,124,139,153],"0x2a29ffff":[79,94,110,124,139,153],"0x2a47ffff":[79,94,110,124,139,153],"0x2a480000":[139,153],"0x2a4fffff":[139,153],"0x2a500000":[79,94,110,124,139,153],"0x2a53ffff":[79,94,110,124,139,153],"0x2a580000":[79,94,110,124,139,153],"0x2a5bffff":[79,94,110,124,139,153],"0x2a600000":[79,94,110,124,139,153],"0x2a6fffff":[79,94,110,124,139,153],"0x2a700000":[79,94,110,124,139,153],"0x2a7fffff":[79,94,110,124,139,153],"0x2a800000":[79,94,110,124,139,153],"0x2a83ffff":[79,94,110,124,139,153],"0x2aa00000":[79,94,110,124,139,153],"0x2aa3ffff":[79,94,110,124,139,153],"0x2b":[44,58,72],"0x2b000000":[79,94,110,124,139,153],"0x2b3fffff":[79,94,110,124,139,153],"0x2b40":161,"0x2b80":161,"0x2b800000":[79,94,110,124,139,153],"0x2bbfffff":[79,94,110,124,139,153],"0x2c":[44,58,72],"0x2c00":161,"0x2c40":161,"0x2cca":[87,102],"0x2ccd":[87,102],"0x2d":[44,58,72],"0x2d0a":[87,102],"0x2d0d":[87,102],"0x2d4a":[87,102],"0x2d4d":[87,102],"0x2d80":[87,102],"0x2e":[44,58,72],"0x2e40":[87,102],"0x2ec0":[87,102],"0x2ec1":[87,102],"0x2ec2":[87,102],"0x2ec3":[87,102],"0x2ec4":[87,102],"0x2ec5":[87,102],"0x2ec7":[87,102],"0x2eca":[87,102],"0x2ecb":[87,102],"0x2f":[44,58,72],"0x2f00":[87,102],"0x2f01":[87,102],"0x2f02":[87,102],"0x2f03":[87,102],"0x2f0a":[87,102],"0x2f0b":[87,102],"0x2f0d":[87,102],"0x2f0e":[87,102],"0x2f0f":[87,102],"0x2f4a":[87,102],"0x2f4d":[87,102],"0x2f80":[87,102],"0x2fc0":[87,102],"0x3":[14,32],"0x30":[7,44,58,72,128,143,157],"0x30000":169,"0x3080":[87,102],"0x30800000":[79,94,110,124,139,153],"0x3080001f":[79,94,110,124,139,153],"0x30801000":[79,94,110,124,139,153],"0x3080101f":[79,94,110,124,139,153],"0x30802000":[79,94,110,124,139,153],"0x3080201f":[79,94,110,124,139,153],"0x3081":[87,102],"0x3082":[87,102],"0x3083":[87,102],"0x30880000":[139,153],"0x3088ffff":[139,153],"0x308a":[87,102],"0x308b":[87,102],"0x308d":[87,102],"0x308f":[87,102],"0x30900000":[79,94,110,124,139,153],"0x30901fff":[79,94,110,139,153],"0x30907fff":124,"0x30908000":[79,94,110,124,139,153],"0x30909fff":[79,94,110,139,153],"0x3090ffff":124,"0x30940000":[79,94,110,124,139,153],"0x3094ffff":[79,94,110,139,153],"0x3097ffff":124,"0x30b00000":[79,94,110,124,139,153],"0x30b03fff":110,"0x30b0ffff":[79,94],"0x30b1ffff":[124,139,153],"0x30c0":[87,102],"0x30c00000":[79,94,110,124,139,153],"0x30c03fff":110,"0x30c07fff":[139,153],"0x30c0ffff":[79,94,124],"0x30c1":[87,102],"0x30c2":[87,102],"0x30c3":[87,102],"0x30c5":[87,102],"0x30c7":[87,102],"0x30ca":[87,102],"0x30cb":[87,102],"0x30d00000":[79,94,110,124,139,153],"0x30d03fff":[110,139,153],"0x30d07fff":[79,94,124],"0x31":[44,58,72,143,157],"0x31040000":[79,94,110,124,139,153],"0x31043fff":[79,94,110,124,139,153],"0x31080000":[79,94,110,124,139,153],"0x310bffff":[79,94,110,124,139,153],"0x31100000":[79,94,110,124,139,153],"0x3110007f":[79,94],"0x31100fff":[110,124],"0x31101fff":[139,153],"0x31110000":[79,94,110,124,139,153],"0x31113fff":[79,94,110,124,139,153],"0x31120000":[79,94,110,124,139,153],"0x311200ff":[79,94,110,124,139,153],"0x31130000":[79,94,110,124,139,153],"0x31133fff":[79,94,110,124,139,153],"0x31140000":[79,94,110,124,139,153],"0x31150000":[79,94,110,124,139,153],"0x311500ff":[79,94,110,124,139,153],"0x31160000":[79,94,110,124,139,153],"0x311603ff":[79,94,110,124,139,153],"0x311a0000":[139,153],"0x311a00ff":[139,153],"0x31c2":44,"0x31c3":44,"0x31ce":44,"0x31e1":44,"0x31f78000":[79,94,110,124,139,153],"0x31f781ff":[79,94,110,124,139,153],"0x32":[44,58,72,157],"0x32000000":[79,94,110,124,139,153],"0x3201ffff":[79,94,110,124,139,153],"0x320a":44,"0x320d":44,"0x321c":44,"0x321d":44,"0x321e":44,"0x328fffff":[79,94,110,124],"0x329fffff":[139,153],"0x33":[23,44,58,72,157],"0x33000000":[79,94,110,124,139,153],"0x3303ffff":[79,94,110,124,139,153],"0x33400000":[79,94,110,124,139,153],"0x3343ffff":[79,94,110,124,139,153],"0x33800000":[79,94,110,124,139,153],"0x339fffff":[79,94,110,124,139,153],"0x33c00000":[79,94,110,124,139,153],"0x33c3ffff":[79,94,110,124,139,153],"0x33c40000":[79,94,110,124,139,153],"0x33c7ffff":[79,94,110,124,139,153],"0x33ca":[118,132],"0x33cd":[118,132],"0x33d00000":[79,94,110,124,139,153],"0x33dfffff":[79,94,110,124,139,153],"0x34":[44,58,72],"0x34000000":[79,94,110,124,139,153],"0x3403ffff":110,"0x3407ffff":[139,153],"0x340a":[118,132],"0x340d":[118,132],"0x340fffff":[79,94,124],"0x344a":[118,132],"0x344d":[118,132],"0x3480":[118,132],"0x34c0":[118,132],"0x34c1":[118,132],"0x34c2":[118,132],"0x34c3":[118,132],"0x34c4":132,"0x34c5":[118,132],"0x34c6":[118,132],"0x34c7":[118,132],"0x34c8":[118,132],"0x34ca":[118,132],"0x34cb":[118,132],"0x35":72,"0x3500":[118,132],"0x35000000":[79,94,110,124,139,153],"0x3501":[118,132],"0x3502":[118,132],"0x3503":[118,132],"0x3503ffff":110,"0x350a":[118,132],"0x350b":[118,132],"0x350c":[118,132],"0x350d":[118,132],"0x350e":132,"0x350f":[118,132],"0x350fffff":[79,94],"0x3510":[118,132],"0x351fffff":[124,139,153],"0x3540":[118,132],"0x35840000":[139,153],"0x35840fff":[139,153],"0x35880000":[139,153],"0x35881fff":[139,153],"0x35900000":[139,153],"0x35903fff":[139,153],"0x35c00000":[139,153],"0x35c0ffff":[139,153],"0x35d00000":[139,153],"0x35d1ffff":[139,153],"0x35e00000":[139,153],"0x35e7ffff":[139,153],"0x36":72,"0x37":72,"0x38":72,"0x38000000":[79,94,110,124,139,153],"0x383fffff":[79,94,110,124,139,153],"0x3842":147,"0x3843":147,"0x384e":147,"0x384f":147,"0x3861":147,"0x3862":147,"0x38c0":147,"0x3a4a":[118,132],"0x3a4d":[118,132],"0x3a80":[118,132],"0x3ac0":[118,132],"0x3ac1":[118,132],"0x3ac2":[118,132],"0x3ac3":[118,132],"0x3ac5":[118,132],"0x3ac7":[118,132],"0x3aca":[118,132],"0x3acb":[118,132],"0x3b00":[118,132],"0x3b01":[118,132],"0x3b02":[118,132],"0x3b03":[118,132],"0x3b0a":[118,132],"0x3b0b":[118,132],"0x3b0d":[118,132],"0x3b0f":[118,132],"0x3b40":[118,132],"0x3c000000":[79,94,110,124,139,153],"0x3c3fffff":[79,94,110,124,139,153],"0x3f005000":[36,50],"0x3f8a":147,"0x3f8d":147,"0x3fca":147,"0x3fcd":147,"0x4":32,"0x40":[7,32],"0x4000":[70,85,100,130,145,147,159],"0x4001":[70,85,100],"0x4002":70,"0x4003":[70,85,100,130,145,159],"0x4081":29,"0x4081u":25,"0x40c0":147,"0x40c00000":[79,94,110,124,139,153],"0x40c000ff":[79,94,110,124,139,153],"0x40c1":147,"0x40c2":147,"0x40c3":147,"0x40c4":147,"0x40c5":147,"0x40c6":147,"0x40c7":147,"0x40c8":147,"0x40ca":147,"0x40cb":147,"0x41":7,"0x4100":[70,85,100,130],"0x4104":[70,85,100,130],"0x41c0":147,"0x41c00000":[79,94,110,124,139,153],"0x41c1":147,"0x41c2":147,"0x41c3":147,"0x41c7ffff":[79,94],"0x41ca":147,"0x41cb":147,"0x41cc":147,"0x41cd":147,"0x41ce":147,"0x41cf":147,"0x41cfffff":[110,124,139,153],"0x41d0":147,"0x4200":[70,85,100,130],"0x4204":[70,85,100,130],"0x42200000":[79,94,110,124,139,153],"0x422001ff":[79,94],"0x422003ff":[110,124,139,153],"0x424a":147,"0x424d":147,"0x424f":147,"0x4250":147,"0x4251":147,"0x4252":147,"0x4253":147,"0x4254":147,"0x42af":29,"0x4300":[42,56,70,85,100,116,130,145,147,159],"0x4301":116,"0x4302":130,"0x4303":[42,56,70,145,159],"0x4304":[42,56,70,85,100,116,130,145,159],"0x4305":[116,130,145,159],"0x4307":[42,56,70],"0x4308":[42,56,70],"0x430b":[42,56,70],"0x430c":[42,70],"0x430e":42,"0x430f":70,"0x4310":70,"0x4311":70,"0x43600000":[36,50,139,153],"0x43601fff":[36,50],"0x43604000":[139,153],"0x43607fff":[139,153],"0x4360ffff":[36,50,139,153],"0x43701000":[36,50,139,153],"0x437013ff":[36,50,139,153],"0x43702000":[36,50,139,153],"0x43702fff":[36,50,139,153],"0x43935000":[36,50,139,153],"0x439350ff":[36,50,139,153],"0x43936000":[36,50,139,153],"0x43936fff":[36,50,139,153],"0x43a00000":[36,50,139,153],"0x43a00fff":[36,50,139,153],"0x43c0":147,"0x43c00000":[36,50,139,153],"0x43c2ffff":[36,50,139,153],"0x43c30000":[36,50,139,153],"0x43c3ffff":[36,50,139,153],"0x4400":[42,56,70,85,100,116,130,145,147,159],"0x4401":[42,56,85,100,147],"0x4402":[42,56,85,100,116,130,147],"0x4403":[42,56,70,147],"0x4404":[42,56,70,116,130,145,159],"0x44043000":32,"0x4405":[42,56,70,147],"0x4405f000":32,"0x4406":[42,56,70],"0x44060000":[64,177],"0x4406b000":32,"0x4407":[70,147],"0x44073fff":177,"0x44074000":177,"0x44076fff":177,"0x44077000":177,"0x44079fff":177,"0x4407bfff":64,"0x4407c000":[64,177],"0x4407ffff":[64,177],"0x4408":70,"0x44083000":32,"0x4409":70,"0x440a":147,"0x440b":[70,116,130,145,147,159],"0x440c":[56,70],"0x440e":[56,70],"0x440f":70,"0x4410":70,"0x44130000":110,"0x441307ff":110,"0x44234000":[36,50,64,79,94,110,124,139,153],"0x44234fff":[36,50,64,79,94,110,124,139,153],"0x44235000":[36,50,64,79,94,110,124,139,153],"0x44237fff":[36,50,64,79,94,110,124,139,153],"0x4423c000":[36,50,139,153],"0x4423cfff":[36,50,139,153],"0x4423d000":[36,50,139,153],"0x4423dfff":[36,50,139,153],"0x4440":147,"0x4441":147,"0x4442":147,"0x4443":147,"0x444a":147,"0x444b":147,"0x444d":147,"0x444f":147,"0x44800000":[36,50,139,153],"0x44801000":[36,50,139,153],"0x44801fff":[36,50,139,153],"0x44880000":[36,50,139,153],"0x44887fff":[36,50,139,153],"0x44914000":[36,50,139,153],"0x44915fff":[36,50,139,153],"0x44918000":[36,50,139,153],"0x44918fff":[36,50,139,153],"0x44940000":[36,50,139,153],"0x4494ffff":[36,50,139,153],"0x44960000":[36,50,139,153],"0x4496ffff":[36,50,139,153],"0x44ca":147,"0x44cd":147,"0x44ffffff":[36,50,139,153],"0x4500":[42,56,70,85,100,130],"0x45000000":[36,50,64,79,94,110,124,139,153,177],"0x4501":[42,56],"0x4502":[42,56],"0x4503":[85,100],"0x4504":[85,100],"0x4507":[85,100],"0x4508":[85,100,130],"0x450b":[85,100],"0x450c":[85,100],"0x450f":[85,100],"0x4510":[85,100],"0x4513":[85,100],"0x4514":[85,100],"0x4515":[85,100],"0x4516":[85,100],"0x45afffff":[36,50,64],"0x45b00000":[36,50,64,110,124,139,153],"0x45b08fff":64,"0x45b09000":64,"0x45b09fff":[36,50],"0x45b0a000":[36,50],"0x45b0b800":169,"0x45bfffff":[110,124,139,153],"0x45cfffff":[36,50,64],"0x45d00000":[36,50,64,79,94,110,124,139,153],"0x45dfffff":[36,50,64,79,94,110,124,139,153],"0x45e00000":[36,50,64],"0x45ffffff":[36,50,64,79,94,110,124,139,153,177],"0x4600":[42,56,85,100,116,130,145,159],"0x4601":[85,100],"0x4602":[85,100],"0x460a":130,"0x460c":[116,130,145,159],"0x460f":116,"0x4610":116,"0x4616":[116,130,145,159],"0x4618":[116,130,145,159],"0x461f":[116,145,159],"0x4622":[116,130,145,159],"0x4624":[116,130,145,159],"0x462e":[116,130,145,159],"0x4640":[145,159],"0x4642":161,"0x4643":161,"0x464e":161,"0x464f":161,"0x4661":161,"0x4662":161,"0x46c0":161,"0x4700":[56,85,100,116,130,145,159],"0x4701":[116,130],"0x4702":[116,130,145,159],"0x4703":[116,130,145,159],"0x4704":[116,130,145,159],"0x4707":[85,100],"0x4709":[116,130,145,159],"0x470a":116,"0x470c":[116,130,145,159],"0x471f":56,"0x4729":[116,130,145,159],"0x473f":[116,145,159],"0x4800":[85,100,130,145,159],"0x48100000":[36,50,64],"0x4811001f":[36,50,64],"0x48130000":[36,50,64],"0x481f":[85,100,130,145,159],"0x4820":[130,145,159],"0x482500ff":[36,50,64],"0x483f":130,"0x4840":130,"0x48400000":64,"0x48411fff":64,"0x48420000":[36,50,64],"0x48607fff":[36,50,64],"0x487f":130,"0x4880":130,"0x489f":130,"0x48ff":[145,159],"0x4900":[130,145,159],"0x49000000":64,"0x49013fff":64,"0x49074ea1":176,"0x4968b2e9":22,"0x49800000":[36,50,64],"0x49ff":[130,145,159],"0x4a00":[116,130,145,159],"0x4a07":[145,159],"0x4a40":[145,159],"0x4a4f":[145,159],"0x4a67ffff":[36,50,64],"0x4a811000":64,"0x4a812fff":64,"0x4aa18000":64,"0x4aa18fff":64,"0x4b8a0000":64,"0x4b8affff":64,"0x4b920000":64,"0x4b92ffff":64,"0x4c01ffff":[50,64],"0x4c41u":25,"0x4d000000":[36,50,64],"0x4d001fff":64,"0x4d004000":64,"0x4d005fff":64,"0x4d008000":64,"0x4d00bfff":64,"0x4d012000":64,"0x4d013fff":64,"0x4d016000":64,"0x4d017fff":64,"0x4d03a000":64,"0x4d04bfff":64,"0x4d8a":161,"0x4d8d":161,"0x4dca":161,"0x4dcd":161,"0x4e00":161,"0x4e000000":36,"0x4e004000":[36,50,64],"0x4e013fff":[36,50,64],"0x4e01ffff":36,"0x4e040000":36,"0x4e0903ff":36,"0x4e0b0000":36,"0x4e0c001f":36,"0x4e200000":36,"0x4e2300ff":36,"0x4e260000":36,"0x4e2601ff":36,"0x4e3fffff":[36,50,64],"0x4ec0":161,"0x4ec1":161,"0x4ec2":161,"0x4ec3":161,"0x4ec4":161,"0x4ec5":161,"0x4ec6":161,"0x4ec7":161,"0x4ec8":161,"0x4eca":161,"0x4ecb":161,"0x4fc0":161,"0x4fc1":161,"0x4fc2":161,"0x4fc3":161,"0x4fca":161,"0x4fcb":161,"0x4fcc":161,"0x4fcd":161,"0x4fce":161,"0x4fcf":161,"0x4fd0":161,"0x5":32,"0x50":7,"0x5000":42,"0x501f":42,"0x504a":161,"0x504d":161,"0x504f":161,"0x5050":161,"0x5051":161,"0x5052":161,"0x5053":161,"0x5054":161,"0x5100":161,"0x5170":29,"0x5170u":25,"0x51c0":161,"0x5200":161,"0x5201":161,"0x5202":161,"0x5203":161,"0x5205":161,"0x5207":161,"0x520a":161,"0x520b":161,"0x5240":161,"0x5241":161,"0x5242":161,"0x5243":161,"0x524a":161,"0x524b":161,"0x524d":161,"0x524f":161,"0x52ca":161,"0x52cd":161,"0x555555u":26,"0x5a":[17,23,29,176],"0x5aede0cd":176,"0x60":7,"0x6000":[85,100,116,130,145,159],"0x60000000":[79,94,110,124,139,153],"0x602d":[116,130,145,159],"0x602e":[116,130,145,159],"0x602f":[85,100,116,130,145,159],"0x608f":29,"0x6cffffff":[79,94,110,124,139,153],"0x6d000000":[79,94,110,124,139,153],"0x6dffffff":[79,94,110,124,139,153],"0x6e000000":[79,94,110,124,139,153],"0x6effffff":[79,94,110,124,139,153],"0x70":7,"0x7000":[85,100,116,130,145,159],"0x70000000":[79,94,110,124,139,153],"0x701c0000":[64,177],"0x701dffff":[64,177],"0x701e0000":177,"0x701fc000":[64,177],"0x701fcfff":177,"0x701fffff":[64,79,94,110,124,177],"0x703effff":139,"0x707effff":153,"0x707fff20":169,"0x71":7,"0x7100":[85,100,116,130,145,159],"0x7103":[85,100],"0x7106":[116,130,145,159],"0x7200":[85,100,116,130,145,159],"0x7203":[85,100],"0x7204":[85,100],"0x7207":[85,100,116,130,145,159],"0x7208":[85,100],"0x720b":[85,100],"0x720c":[85,100],"0x720e":[85,100],"0x720f":[85,100],"0x7211":[85,100],"0x7212":[85,100],"0x7300":[116,130,145,159],"0x7303":[116,130,145,159],"0x7400":[116,130,145,159],"0x7403":[116,130,145,159],"0x7500":[116,130,145,159],"0x7501":[116,130,145,159],"0x7502":[116,130,145,159],"0x7503":[116,130,145,159],"0x7504":[42,56],"0x750b":[42,56],"0x7b25u":25,"0x7bf1af4c":176,"0x7db145c8":176,"0x8":[85,100,116,130,145,159,169],"0x80":[7,29,40,54,143,157],"0x8000":11,"0x80b5ae71":22,"0x81":7,"0x8105u":26,"0x82":7,"0x8805u":26,"0x8d27":29,"0x8d27u":25,"0x90":7,"0x9000":[18,42,56,70,85,100,116,130,145,159],"0x9000u":18,"0x9001":[18,85,100],"0x9001u":18,"0x9002":[18,85,100],"0x9002u":18,"0x9003":15,"0x9003u":15,"0x9004":15,"0x9004u":15,"0x900c":21,"0x900cu":21,"0x9010":70,"0x9011":70,"0x9012":70,"0x9013":70,"0x9017":[42,56],"0x901c":70,"0x9021":21,"0x9021u":21,"0x9022":17,"0x9022u":17,"0x9023":17,"0x9023u":17,"0x9024":17,"0x9024u":17,"0x9025":17,"0x9025u":17,"0x9026":17,"0x9026u":17,"0x9029":15,"0x9029u":15,"0x9030":24,"0x9030u":24,"0x9031":19,"0x9031u":19,"0x9032":[20,173],"0x9032u":20,"0x9033":[20,173],"0x9033u":20,"0x9034":[20,173],"0x9034u":20,"0x9035":[20,173],"0x9035u":20,"0x9036":16,"0x9036u":16,"0x9037":16,"0x9037u":16,"0x9038":16,"0x9038u":16,"0x903b":116,"0x9051":[145,159],"0x908b":130,"0x9095":[85,100],"0xa000":[42,56,70,145,159],"0xa013":70,"0xa01b":[42,56],"0xa01f":[145,159],"0xa5":[17,23],"0xa5c3u":25,"0xb100":42,"0xb105":42,"0xb30fade":176,"0xb89194c8":176,"0xc000":[14,70,85,100,130,145,159,177],"0xc000u":14,"0xc001":[14,70,85,100,130,145,159,177],"0xc001u":14,"0xc005":[14,177],"0xc005u":14,"0xc100":[14,70,85,100,130,177],"0xc100u":14,"0xc101":[14,177],"0xc101u":14,"0xc108":[70,85,100,130],"0xc120":[14,177],"0xc120u":14,"0xc1d3u":25,"0xc200":[70,85,100,130],"0xc208":[70,85,100,130],"0xc300":[42,56,70,85,100],"0xc303":[42,56,70],"0xc304":[42,56,70],"0xc307":[42,56,70],"0xc308":[42,56,70,85,100],"0xc30b":[42,56,70],"0xc30c":[42,70],"0xc30e":42,"0xc30f":70,"0xc310":70,"0xc311":70,"0xc400":[14,42,56,70,85,100,116,130,145,159,177],"0xc400u":14,"0xc401":[14,42,56,85,100,177],"0xc401u":14,"0xc402":[42,56,85,100,116,130],"0xc403":[42,56,70],"0xc404":[42,56,70,116,130,145,159],"0xc405":[42,56,70],"0xc406":[42,56,70],"0xc407":70,"0xc408":70,"0xc409":70,"0xc40b":[70,116,130,145,159],"0xc40c":[56,70],"0xc40e":[56,70],"0xc500":[42,56,70,85,100,130],"0xc501":[42,56],"0xc502":[42,56],"0xc503":[85,100],"0xc504":[85,100],"0xc507":[70,85,100],"0xc508":[85,100,130],"0xc50b":[85,100],"0xc50c":[85,100],"0xc50f":[85,100],"0xc510":[85,100],"0xc513":[85,100],"0xc514":[85,100],"0xc515":[85,100],"0xc516":[85,100],"0xc600":[42,56,116,130,145,159],"0xc607":[42,56],"0xc60a":130,"0xc60c":[116,130,145,159],"0xc60f":116,"0xc610":116,"0xc616":[116,130,145,159],"0xc618":[116,130,145,159],"0xc61f":[116,145,159],"0xc622":[116,130,145,159],"0xc624":[116,130,145,159],"0xc62e":[116,130,145,159],"0xc640":[145,159],"0xc647":[145,159],"0xc700":[56,116,130,145,159],"0xc701":[116,130],"0xc702":[116,130,145,159],"0xc703":[116,130,145,159],"0xc704":[116,130,145,159],"0xc709":[116,130,145,159],"0xc70a":116,"0xc70c":[116,130,145,159],"0xc71f":56,"0xc729":[116,130,145,159],"0xc73f":[116,145,159],"0xc800":[85,100,130,145,159],"0xc81f":[85,100,130,145,159],"0xc820":[130,145,159],"0xc83f":130,"0xc840":130,"0xc87f":130,"0xc880":130,"0xc89f":130,"0xc8ff":[145,159],"0xc900":[130,145,159],"0xc9ff":[130,145,159],"0xca00":[116,130,145,159],"0xca07":[116,130,145,159],"0xca40":[145,159],"0xca47":[145,159],"0xcbd422da":176,"0xcc":172,"0xdd":172,"0xdead3a17":22,"0xdeadfa17":22,"0xe000":[85,100,116,130,145,159],"0xe02c":[116,130,145,159],"0xe02d":[116,130,145,159],"0xe02f":[85,100,116,130,145,159],"0xec01f2a5":176,"0xf000":[85,100,116,130,145,159],"0xf007":[85,100,116,130,145,159],"0xf100":[85,100,116,130,145,159],"0xf103":[85,100],"0xf106":[116,130,145,159],"0xf1ea":29,"0xf1eau":25,"0xf200":[85,100,116,130,145,159],"0xf203":[85,100],"0xf204":[85,100],"0xf207":[85,100,116,130,145,159],"0xf208":[85,100],"0xf20b":[85,100],"0xf20c":[85,100],"0xf20e":[85,100],"0xf20f":[85,100],"0xf211":[85,100],"0xf212":[85,100],"0xf300":[116,130,145,159],"0xf303":[116,130,145,159],"0xf3ff":[116,130,145,159],"0xf400":[116,130,145,159],"0xf500":[42,56,116,130,145,159],"0xf501":[116,130,145,159],"0xf503":[42,56],"0xff":7,"0xff82360":169,"0xffff":173,"0xffff0000":173,"0xffffffff":5,"0xfffffffffff":[36,50,64,79,94,110,124,139,153],"0xffffffu":26,"0xppppqqqq":176,"1000000000u":[39,53,67,113,127,142,156],"100000000u":[82,97],"1083801600u":127,"10b":[28,29],"1155000000u":[82,97],"1179648000u":127,"11b":28,"1200000000u":[39,127],"128u":29,"1500000000u":127,"15de4a0d4ee20fd61f6002b07cd9b0b7":176,"1600000000u":[53,67,142,156],"1700000000u":39,"1800000000u":[67,127,142,156],"1866000000u":127,"1866500000u":39,"18u":25,"1mb":3,"2000000000u":[53,67,113,127,142,156],"2040000000u":[39,53],"2133330000u":[142,156],"2250000000u":39,"2359296000u":[113,142,156],"2380000000u":53,"2400000000u":[39,53,67,113,127,142,156],"2500000000u":[39,53,156],"250000000u":[82,97],"2600000000u":127,"2700000000u":127,"2750000000u":127,"2880000000u":[142,156],"2970000000u":[142,156],"2mb":3,"300000000u":[82,97],"3200000000u":113,"32bit":14,"32u":[15,16],"333333333u":[82,97],"3rd":0,"400000000u":[82,97],"41c02100":23,"41u":[15,16],"48kb":177,"4kb":[32,169],"64k":3,"70000fff":23,"7000ffff":23,"760d7d98a18f189760dfd0f23e2b0cb1":176,"7fe9ad875195527dc89491b8edad0fb3":176,"800000000u":[82,97],"8c712e8d732b48c3e09ac6c0951013c":176,"960000000u":[39,53,67,82,97,113,127,142,156],"abstract":[0,23],"break":5,"byte":[2,3,12,13,15,16,22,23,26,28,166,169,170,172,173,175,176],"case":[2,3,5,14,17,18,23,28,78,90,93,105,109,120,123,134,138,149,152,163,165,169,174,176],"catch":[80,95],"char":3,"class":14,"default":[5,8,13,14,22,23,27,28,32,36,50,64,78,79,93,94,106,109,110,123,124,138,139,152,153,169,173],"enum":[19,20],"export":[27,29],"final":[23,173],"function":[0,2,3,5,13,14,22,24,27,28,29,33,45,47,59,61,74,76,89,91,104,107,119,121,133,135,136,148,150,162,165,166,167,173,174,177],"import":[3,14],"int":[5,23],"long":[5,11,13,14,23,32,170,175],"new":[5,14,18,23,26,32,170,176],"null":13,"public":[2,22,23,25,28,164,169,170,172,173,176],"return":[2,3,5,9,10,11,12,13,14,15,16,18,22,27,28,164,166,168,173],"short":[13,14,32],"static":[13,25],"switch":14,"true":[17,23,36,50,64,79,94,110,124,139,153,166,172,173,176],"try":[5,14,165],"void":5,"while":[2,5,21,22,25,32,164,173,174,176],AES:[0,164,166,170,172,175],AND:14,Adding:23,BUT:14,BXS:[140,154],Bus:28,But:5,CCS:176,For:[0,2,5,6,9,11,14,17,18,19,21,22,23,25,26,27,28,36,50,64,79,94,110,124,139,153,165,166,167,170,174,176],IAs:28,IDs:[2,5,6,12,13,14,23,25,28,29,33,36,44,45,47,50,58,59,61,64,72,74,76,79,87,89,91,94,102,104,107,110,118,119,121,124,132,133,136,139,147,148,150,153,161,162,169],IPs:5,IRs:28,Ids:5,Its:164,NOT:[2,12,13,14,165,167],Not:[14,26,38,52,66,81,96,112,126,141,155,169,174],OES:[9,13,32,81,96,112,126,141,155],OSes:0,One:[20,23,25,32,33,47,61,76,91,107,121,136,150,169],PEs:[44,45,58,59,72,74,87,89,102,104,118,119,132,133,147,148,161,162],QoS:[25,28,32],SMS:[0,14,39,53],SYS:26,Such:165,TIs:174,TRs:13,The:[0,2,3,5,6,7,8,9,10,11,12,13,14,15,16,18,19,20,21,22,23,24,25,26,27,28,29,32,33,34,35,36,37,38,39,42,43,44,47,48,49,50,51,52,53,56,57,58,61,62,63,64,65,66,67,70,71,72,76,77,78,79,80,81,82,84,85,86,87,91,92,93,94,95,96,97,99,100,101,102,107,108,109,110,111,112,113,115,116,117,118,121,122,123,124,125,126,127,129,130,131,132,136,137,138,139,140,141,142,144,145,146,147,150,151,152,153,154,155,156,158,159,160,161,164,165,166,167,168,169,170,172,173,174,175,176,177],Then:[28,176],There:[5,14,18,22,23,25,28,33,47,61,76,91,107,121,136,150,166,168,170,177],These:[0,12,14,23,25,28,29,33,40,45,46,47,54,59,60,61,68,74,75,76,83,89,90,91,98,104,105,107,114,119,120,121,128,133,134,135,136,143,148,149,150,157,162,163,168,169,172],USE:[12,13],Use:[14,29,32,38,52,66,96,112,126,141,155,170,172,175,176],Used:[26,80,95,174],Useful:9,Uses:23,Using:[15,17,25,29,171,175,178],With:22,YES:23,Yes:[3,6,7,14,15,16,17,18,19,20,21,24,25,29,169,170,174],__clz:173,_boardcfg:28,_bootvect_lo:14,a14e0749da22d4cb:176,a53:[37,51,65,80,95],a53_0:[37,45,51,59,65,74,80,89,95,104],a53_1:[37,45,51,59,65,74,80,89,95,104],a53_2:[37,45,51,59,65,74,80,89,95,104],a53_3:[37,45,51,59,65,74,80,89,95,104],a53_4:[37,45,51,59,65,74,80,89,95,104],a53_5:[80,89,95,104],a53_6:[80,89,95,104],a53_7:[80,89,95,104],a53_cl0_c0:[83,98,176],a53_cl0_c1:[83,98,176],a53_cl1_c0:[83,98,176],a53_cl1_c1:[83,98,176],a53_non_secure_supervisor:[36,50,64,79,94],a53_secure_supervisor:[36,50,64,79,94],a53ss0_core_0:[40,54,68],a53ss0_core_1:[40,54,68],a53ss0_core_2:[40,54],a53ss0_core_3:[40,54],a5f201ec4caff17bcde0ed5ac845b17d:176,a72:[111,125,140,154],a72_0:[111,119,125,133,140,148,154,162],a72_1:[111,119,125,133,140,148,154,162],a72_2:[111,119,125,133,140,148,154,162],a72_3:[111,119,125,133,140,148,154,162],a72_4:[111,119,125,133,140,148,154,162],a72_5:[154,162],a72_6:[154,162],a72_7:[154,162],a72_non_secure_supervisor:[110,124,139,153],a72_secure_supervisor:[110,124,139,153],a72ss0_core0:[128,143,157],a72ss0_core0_0:114,a72ss0_core0_1:114,a72ss0_core1:[128,143,157],a72ss0_core2:157,a72ss0_core3:157,a72ss1_core0:157,a72ss1_core1:157,a72ss1_core2:157,a72ss1_core3:157,a87rb35w:[23,172,176],a93e069d2ccdac95420cca9c5f637a80:176,abi:[3,5,28,29],abi_major:3,abi_minor:3,abil:[2,32],abl:[2,13,28,32,78,93,109,123,138,152,176],abort:3,about:[0,3,5,7,14,23,26,32,170],abov:[0,2,3,6,27,28,29,32,164,165,166,169,170,172,175,176,177],absolut:165,acceler:[0,2,4,9,13,32,106,166,174],accept:[2,5,14,27,28,29],acces:29,access:[0,2,6,9,10,11,12,13,22,25,28,32,165,166,168,169,171,176,178],access_err:[81,96],accommod:168,accompani:23,accord:[9,13,23,27,28,164,176],account:[0,5,14],accumul:[27,28],accur:14,achiev:[5,6,14,90,105,120,134,149,163,165],acinactm:14,ack:[2,5,6,7,8,14,18,24,28,164],acp:14,acquir:29,acronym:0,across:[0,2,6,28,29,166,168,176],act:14,action:[2,5,164],action_flag:[23,172],activ:[5,14,21,22,23,27,28,165,169,170,172,175,176],actual:[2,3,5,6,7,14,15,16,23,25,40,54,68,83,98,114,128,143,157,172,176],acut:172,add:[9,23,32,165,166],addit:[2,5,6,8,13,14,18,23,28,29,32,36,50,64,79,94,110,124,139,153,164,165,166,168,169,170,174,177],addition:[5,36,50,64,79,94,110,124,139,153],addr:[32,169],addr_hi:12,addr_lo:12,address:[0,3,7,11,12,14,18,19,20,21,23,25,26,27,28,29,32,36,50,64,79,94,110,124,139,153,164,167,173,176,177],adjust:12,adpllljm_hsdiv_wrap_main_0:[82,97],adpllljm_hsdiv_wrap_main_2:[82,97],adpllljm_wrap_main_1:[82,97],adpllljm_wrap_main_3:[82,97],adpllljm_wrap_main_4:[82,97],adpllm_hsdiv_wrap_mcu_0:[82,97],adpllm_hsdiv_wrap_mcu_1:[82,97],adpllm_wrap_main_6:[82,97],adpllm_wrap_main_7:[82,97],advanc:[90,105,120,134,149,163],aes256:19,aesenc:172,aesenc_bmek:172,aesenc_bmpkh:172,aesenc_ext_otp:172,aesenc_smek:172,aesenc_smpkh:172,affect:14,aforement:32,after:[2,5,7,8,9,11,12,13,14,15,16,17,20,22,25,29,39,53,67,82,97,113,127,142,156,164,165,168,172,173],afterward:176,again:5,against:[12,23,32,164,166,173,176],agent:0,aggreg:[0,2,9,28,32,174],agnost:0,agre:164,aid:[78,93,109,123,138,152],aim:0,ainact:14,akin:2,albert:173,algorithm:172,align:[3,28],all:[0,2,6,10,14,17,22,23,25,26,27,28,29,32,80,95,164,166,168,170,172,173,174,176,177],alloc:[3,5,9,11,13,14,25,28,37,51,65,80,95,111,125,140,154],allow:[0,2,5,6,7,9,12,13,14,22,23,25,26,27,28,29,32,33,34,47,48,61,62,76,77,91,92,107,108,121,122,136,137,150,151,164,165,167,168,169,173,176,177],allow_debug_level_rsvd:29,allow_dkek_export_tisci:29,allow_jtag_unlock:[29,176],allow_wildcard_unlock:[29,176],allowed_atyp:28,allowed_orderid:28,allowed_prior:28,allowed_qo:28,allowed_sched_prior:28,along:[14,15,24,26,32,166,168,172,177],alongsid:[17,19],alphabet:[33,47,61,76,91,107,121,136,150],alreadi:[6,12,14,165],also:[0,2,5,6,9,14,21,22,23,26,28,29,33,35,37,47,49,51,61,63,65,76,78,80,91,93,95,107,109,111,121,123,125,136,138,140,150,152,154,168,169,170,172,173,175,176,177],alter:6,altern:[14,28,166,170,176],although:[3,5,6,8,14,25,27,28,29],altough:6,alwai:[2,3,6,14,23,25,32,166,168,176],am62:7,am62_main_sec_mmr_main_0:54,am62_wkup_sec_mmr_wkup_0:54,am62a:106,am62a_main_sec_mmr_main_0:40,am62a_mcu_sec_mmr_mcu_0:40,am62a_wkup_sec_mmr_wkup_0:40,am62ax:[0,8,14,17,32,41,168,174,178],am62ax_dev_a53_rs_bw_limiter0:[33,34,46],am62ax_dev_a53_ws_bw_limiter1:[33,34,46],am62ax_dev_a53ss0:[33,34,46],am62ax_dev_a53ss0_core_0:[33,34,46],am62ax_dev_a53ss0_core_1:[33,34,46],am62ax_dev_a53ss0_core_2:[33,34,46],am62ax_dev_a53ss0_core_3:[33,34,46],am62ax_dev_board0:[33,34,46],am62ax_dev_c7x256v0:[34,46],am62ax_dev_c7x256v0_c7xv_core_0:[33,34,46],am62ax_dev_c7x256v0_clec:[34,38,46],am62ax_dev_c7x256v0_clk:[33,34,46],am62ax_dev_c7x256v0_core0:[33,34,46],am62ax_dev_c7x256v0_debug:[34,46],am62ax_dev_c7x256v0_gicss:[34,46],am62ax_dev_c7x256v0_pbist:[34,46],am62ax_dev_c7xv_rsws_bs_limiter6:[33,34,46],am62ax_dev_clk_32k_rc_sel_dev_vd:[33,34,46],am62ax_dev_cmp_event_introuter0:[33,34,38,44,46],am62ax_dev_codec0:[33,34,46],am62ax_dev_codec_rs_bw_limiter2:[33,34,46],am62ax_dev_codec_ws_bw_limiter3:[33,34,46],am62ax_dev_compute_cluster0:[34,46],am62ax_dev_compute_cluster0_pbist_0:[34,46],am62ax_dev_cpsw0:[33,34,38,46],am62ax_dev_cpt2_aggr0:[33,34,46],am62ax_dev_cpt2_aggr1:[33,34,46],am62ax_dev_csi_rx_if0:[33,34,46],am62ax_dev_dbgsuspendrouter0:[33,34,46],am62ax_dev_dcc0:[33,34,46],am62ax_dev_dcc1:[33,34,46],am62ax_dev_dcc2:[33,34,46],am62ax_dev_dcc3:[33,34,46],am62ax_dev_dcc4:[33,34,46],am62ax_dev_dcc5:[33,34,46],am62ax_dev_dcc6:[33,34,46],am62ax_dev_ddpa0:[33,34,46],am62ax_dev_ddr32ss0:[33,34,46],am62ax_dev_debugss0:[33,34,46],am62ax_dev_debugss_wrap0:[33,34,46],am62ax_dev_dmass0:[34,42,46],am62ax_dev_dmass0_bcdma_0:[33,34,35,43,44,46],am62ax_dev_dmass0_cbass_0:[33,34,46],am62ax_dev_dmass0_intaggr_0:[33,34,38,44,46],am62ax_dev_dmass0_ipcss_0:[33,34,46],am62ax_dev_dmass0_pktdma_0:[33,34,35,43,44,46],am62ax_dev_dmass0_ringacc_0:[33,34,38,43,44],am62ax_dev_dmass1:[34,42,46],am62ax_dev_dmass1_bcdma_0:[33,34,35,43,44,46],am62ax_dev_dmass1_intaggr_0:[33,34,38,44,46],am62ax_dev_dphy_rx0:[33,34,46],am62ax_dev_dss0:[33,34,46],am62ax_dev_ecap0:[33,34,46],am62ax_dev_ecap1:[33,34,46],am62ax_dev_ecap2:[33,34,46],am62ax_dev_elm0:[33,34,46],am62ax_dev_emif_cfg_iso_vd:[34,46],am62ax_dev_emif_data_iso_vd:[34,46],am62ax_dev_epwm0:[33,34,38,46],am62ax_dev_epwm1:[33,34,46],am62ax_dev_epwm2:[33,34,46],am62ax_dev_eqep0:[33,34,46],am62ax_dev_eqep1:[33,34,46],am62ax_dev_eqep2:[33,34,46],am62ax_dev_esm0:[33,34,46],am62ax_dev_fss0:[34,46],am62ax_dev_fss0_fsas_0:[33,34,46],am62ax_dev_fss0_ospi_0:[33,34,46],am62ax_dev_gicss0:[33,34,38,46],am62ax_dev_gpio0:[33,34,38,46],am62ax_dev_gpio1:[33,34,38,46],am62ax_dev_gpmc0:[33,34,46],am62ax_dev_hsm0:[33,34,38,46],am62ax_dev_i2c0:[33,34,46],am62ax_dev_i2c1:[33,34,46],am62ax_dev_i2c2:[33,34,46],am62ax_dev_i2c3:[33,34,46],am62ax_dev_jpgenc0:[33,34,46],am62ax_dev_jpgenc_rs_bw_limiter4:[33,34,46],am62ax_dev_jpgenc_ws_bw_limiter5:[33,34,46],am62ax_dev_led0:[33,34,46],am62ax_dev_mailbox0:[34,46],am62ax_dev_main2mcu_vd:[34,46],am62ax_dev_main_gpiomux_introuter0:[33,34,38,44,46],am62ax_dev_main_usb0_iso_vd:[34,46],am62ax_dev_main_usb1_iso_vd:[34,46],am62ax_dev_mcan0:[33,34,46],am62ax_dev_mcasp0:[33,34,46],am62ax_dev_mcasp1:[33,34,46],am62ax_dev_mcasp2:[33,34,46],am62ax_dev_mcrc64_0:[33,34,46],am62ax_dev_mcspi0:[33,34,46],am62ax_dev_mcspi1:[33,34,46],am62ax_dev_mcspi2:[33,34,46],am62ax_dev_mcu_cpt2_aggr0:[33,34,46],am62ax_dev_mcu_dcc0:[33,34,46],am62ax_dev_mcu_dcc1:[33,34,46],am62ax_dev_mcu_gpio0:[33,34,38,46],am62ax_dev_mcu_i2c0:[33,34,46],am62ax_dev_mcu_mcan0:[33,34,46],am62ax_dev_mcu_mcan1:[33,34,46],am62ax_dev_mcu_mcrc64_0:[33,34,46],am62ax_dev_mcu_mcspi0:[33,34,46],am62ax_dev_mcu_mcspi1:[33,34,46],am62ax_dev_mcu_mcu_16ff0:[33,34,46],am62ax_dev_mcu_obsclk_mux_sel_dev_vd:[33,34,46],am62ax_dev_mcu_pbist0:[33,34,46],am62ax_dev_mcu_r5fss0:[34,46],am62ax_dev_mcu_r5fss0_core0:[33,34,38,46],am62ax_dev_mcu_rti0:[33,34,46],am62ax_dev_mcu_timer0:[33,34,46],am62ax_dev_mcu_timer1:[33,34,46],am62ax_dev_mcu_timer2:[33,34,46],am62ax_dev_mcu_timer3:[33,34,46],am62ax_dev_mcu_uart0:[33,34,46],am62ax_dev_mmcsd0:[33,34,46],am62ax_dev_mmcsd1:[33,34,46],am62ax_dev_mmcsd2:[33,34,46],am62ax_dev_obsclk0_mux_sel_dev_vd:[33,34,46],am62ax_dev_pbist0:[33,34,46],am62ax_dev_pbist3:[33,34,46],am62ax_dev_psc0:[33,34,46],am62ax_dev_psc0_fw_0:[33,34,46],am62ax_dev_pscss0:[34,46],am62ax_dev_rti0:[33,34,46],am62ax_dev_rti1:[33,34,46],am62ax_dev_rti2:[33,34,46],am62ax_dev_rti3:[33,34,46],am62ax_dev_rti4:[33,34,46],am62ax_dev_sms0:[34,46],am62ax_dev_spinlock0:[33,34,46],am62ax_dev_stm0:[33,34,46],am62ax_dev_timer0:[33,34,38,46],am62ax_dev_timer1:[33,34,38,46],am62ax_dev_timer2:[33,34,38,46],am62ax_dev_timer3:[33,34,38,46],am62ax_dev_timer4:[33,34,46],am62ax_dev_timer5:[33,34,46],am62ax_dev_timer6:[33,34,46],am62ax_dev_timer7:[33,34,46],am62ax_dev_timesync_event_router0:[33,34,38,44,46],am62ax_dev_uart0:[33,34,46],am62ax_dev_uart1:[33,34,46],am62ax_dev_uart2:[33,34,46],am62ax_dev_uart3:[33,34,46],am62ax_dev_uart4:[33,34,46],am62ax_dev_uart5:[33,34,46],am62ax_dev_uart6:[33,34,46],am62ax_dev_usb0:[33,34,46],am62ax_dev_usb1:[33,34,46],am62ax_dev_vpac0:[33,34,46],am62ax_dev_vpac_rsws_bw_limiter7:[33,34,46],am62ax_dev_vpac_rsws_bw_limiter8:[33,34,46],am62ax_dev_wkup_clkout_sel_dev_vd:[33,34,46],am62ax_dev_wkup_deepsleep_sources0:[33,34,46],am62ax_dev_wkup_esm0:[33,34,38,46],am62ax_dev_wkup_gtc0:[33,34,38,46],am62ax_dev_wkup_i2c0:[33,34,46],am62ax_dev_wkup_mcu_gpiomux_introuter0:[33,34,38,44,46],am62ax_dev_wkup_pbist0:[33,34,46],am62ax_dev_wkup_pbist1:[34,46],am62ax_dev_wkup_psc0:[33,34,46],am62ax_dev_wkup_r5fss0:[34,46],am62ax_dev_wkup_r5fss0_core0:[33,34,38,46],am62ax_dev_wkup_r5fss0_ss0:[34,46],am62ax_dev_wkup_rtcss0:[33,34,46],am62ax_dev_wkup_rti0:[33,34,46],am62ax_dev_wkup_timer0:[33,34,46],am62ax_dev_wkup_timer1:[33,34,46],am62ax_dev_wkup_uart0:[33,34,46],am62ax_dev_wkup_vtm0:[33,34,46],am62x:[0,8,14,17,32,168,174,178],am62x_dev_a53_rs_bw_limiter0:[47,48,60],am62x_dev_a53_ws_bw_limiter1:[47,48,60],am62x_dev_a53ss0:[47,48,60],am62x_dev_a53ss0_core_0:[47,48,60],am62x_dev_a53ss0_core_1:[47,48,60],am62x_dev_a53ss0_core_2:[47,48,60],am62x_dev_a53ss0_core_3:[47,48,60],am62x_dev_board0:[47,48,60],am62x_dev_clk_32k_rc_sel_dev_vd:[47,48,60],am62x_dev_cmp_event_introuter0:[47,48,52,58,60],am62x_dev_compute_cluster0:[48,60],am62x_dev_compute_cluster0_pbist_0:[48,60],am62x_dev_cpsw0:[47,48,52,60],am62x_dev_cpt2_aggr0:[47,48,60],am62x_dev_cpt2_aggr1:[47,48,60],am62x_dev_csi_rx_if0:[47,48,60],am62x_dev_dbgsuspendrouter0:[47,48,60],am62x_dev_dcc0:[47,48,60],am62x_dev_dcc1:[47,48,60],am62x_dev_dcc2:[47,48,60],am62x_dev_dcc3:[47,48,60],am62x_dev_dcc4:[47,48,60],am62x_dev_dcc5:[47,48,60],am62x_dev_dcc6:[47,48,60],am62x_dev_ddpa0:[47,48,60],am62x_dev_ddr16ss0:[47,48,60],am62x_dev_debugss0:[47,48,60],am62x_dev_debugss_wrap0:[47,48,60],am62x_dev_dmass0:[48,56,60],am62x_dev_dmass0_bcdma_0:[47,48,49,57,58,60],am62x_dev_dmass0_cbass_0:[47,48,60],am62x_dev_dmass0_intaggr_0:[47,48,52,58,60],am62x_dev_dmass0_ipcss_0:[47,48,60],am62x_dev_dmass0_pktdma_0:[47,48,49,57,58,60],am62x_dev_dmass0_ringacc_0:[47,48,52,57,58],am62x_dev_dphy_rx0:[47,48,60],am62x_dev_dss0:[47,48,60],am62x_dev_ecap0:[47,48,60],am62x_dev_ecap1:[47,48,60],am62x_dev_ecap2:[47,48,60],am62x_dev_elm0:[47,48,60],am62x_dev_emif_cfg_iso_vd:[48,60],am62x_dev_emif_data_iso_vd:[48,60],am62x_dev_epwm0:[47,48,52,60],am62x_dev_epwm1:[47,48,60],am62x_dev_epwm2:[47,48,60],am62x_dev_eqep0:[47,48,60],am62x_dev_eqep1:[47,48,60],am62x_dev_eqep2:[47,48,60],am62x_dev_esm0:[47,48,60],am62x_dev_fss0:[48,60],am62x_dev_fss0_fsas_0:[47,48,60],am62x_dev_fss0_ospi_0:[47,48,60],am62x_dev_gicss0:[47,48,52,60],am62x_dev_gpio0:[47,48,52,60],am62x_dev_gpio1:[47,48,52,60],am62x_dev_gpmc0:[47,48,60],am62x_dev_gpu0:[47,48,60],am62x_dev_gpu_rs_bw_limiter2:[47,48,60],am62x_dev_gpu_ws_bw_limiter3:[47,48,60],am62x_dev_hsm0:[47,48,52,60],am62x_dev_i2c0:[47,48,60],am62x_dev_i2c1:[47,48,60],am62x_dev_i2c2:[47,48,60],am62x_dev_i2c3:[47,48,60],am62x_dev_icssm0:[47,48,52,60],am62x_dev_led0:[47,48,60],am62x_dev_mailbox0:[48,60],am62x_dev_main2mcu_vd:[48,60],am62x_dev_main_gpiomux_introuter0:[47,48,52,58,60],am62x_dev_main_usb0_iso_vd:[48,60],am62x_dev_main_usb1_iso_vd:[48,60],am62x_dev_mcan0:[47,48,60],am62x_dev_mcasp0:[47,48,60],am62x_dev_mcasp1:[47,48,60],am62x_dev_mcasp2:[47,48,60],am62x_dev_mcrc64_0:[47,48,60],am62x_dev_mcspi0:[47,48,60],am62x_dev_mcspi1:[47,48,60],am62x_dev_mcspi2:[47,48,60],am62x_dev_mcu2main_vd:[48,60],am62x_dev_mcu_dcc0:[47,48,60],am62x_dev_mcu_gpio0:[47,48,52,60],am62x_dev_mcu_i2c0:[47,48,60],am62x_dev_mcu_m4fss0:[48,60],am62x_dev_mcu_m4fss0_cbass_0:[47,48,60],am62x_dev_mcu_m4fss0_core0:[47,48,52,60],am62x_dev_mcu_mcan0:[47,48,60],am62x_dev_mcu_mcan1:[47,48,60],am62x_dev_mcu_mcrc64_0:[47,48,60],am62x_dev_mcu_mcspi0:[47,48,60],am62x_dev_mcu_mcspi1:[47,48,60],am62x_dev_mcu_mcu_16ff0:[47,48,60],am62x_dev_mcu_obsclk_mux_sel_dev_vd:[47,48,60],am62x_dev_mcu_rti0:[47,48,60],am62x_dev_mcu_timer0:[47,48,60],am62x_dev_mcu_timer1:[47,48,60],am62x_dev_mcu_timer2:[47,48,60],am62x_dev_mcu_timer3:[47,48,60],am62x_dev_mcu_uart0:[47,48,60],am62x_dev_mmcsd0:[47,48,60],am62x_dev_mmcsd1:[47,48,60],am62x_dev_mmcsd2:[47,48,60],am62x_dev_pbist0:[47,48,60],am62x_dev_pbist1:[47,48,60],am62x_dev_psc0:[47,48,60],am62x_dev_psc0_fw_0:[47,48,60],am62x_dev_pscss0:[48,60],am62x_dev_rti0:[47,48,60],am62x_dev_rti15:[47,48,60],am62x_dev_rti1:[47,48,60],am62x_dev_rti2:[47,48,60],am62x_dev_rti3:[47,48,60],am62x_dev_sms0:[48,60],am62x_dev_spinlock0:[47,48,60],am62x_dev_stm0:[47,48,60],am62x_dev_timer0:[47,48,52,60],am62x_dev_timer1:[47,48,52,60],am62x_dev_timer2:[47,48,52,60],am62x_dev_timer3:[47,48,52,60],am62x_dev_timer4:[47,48,60],am62x_dev_timer5:[47,48,60],am62x_dev_timer6:[47,48,60],am62x_dev_timer7:[47,48,60],am62x_dev_timesync_event_router0:[47,48,52,58,60],am62x_dev_uart0:[47,48,60],am62x_dev_uart1:[47,48,60],am62x_dev_uart2:[47,48,60],am62x_dev_uart3:[47,48,60],am62x_dev_uart4:[47,48,60],am62x_dev_uart5:[47,48,60],am62x_dev_uart6:[47,48,60],am62x_dev_usb0:[47,48,60],am62x_dev_usb1:[47,48,60],am62x_dev_wkup_deepsleep_sources0:[47,48,60],am62x_dev_wkup_esm0:[47,48,52,60],am62x_dev_wkup_gtc0:[47,48,52,60],am62x_dev_wkup_i2c0:[47,48,60],am62x_dev_wkup_mcu_gpiomux_introuter0:[47,48,52,58,60],am62x_dev_wkup_pbist0:[47,48,60],am62x_dev_wkup_psc0:[47,48,60],am62x_dev_wkup_r5fss0:[48,60],am62x_dev_wkup_r5fss0_core0:[47,48,52,60],am62x_dev_wkup_r5fss0_ss0:[48,60],am62x_dev_wkup_rtcss0:[47,48,60],am62x_dev_wkup_rti0:[47,48,60],am62x_dev_wkup_timer0:[47,48,60],am62x_dev_wkup_timer1:[47,48,60],am62x_dev_wkup_uart0:[47,48,60],am62x_dev_wkup_vtm0:[47,48,60],am64:[26,29,177],am64_main_sec_mmr_main_0:68,am64x:[0,8,17,32,168,174,178],am64x_dev_a53ss0:[61,62,75],am64x_dev_a53ss0_core_0:[61,62,75],am64x_dev_a53ss0_core_1:[61,62,75],am64x_dev_adc0:[61,62,75],am64x_dev_board0:[61,62,75],am64x_dev_cmp_event_introuter0:[61,62,66,72,75],am64x_dev_compute_cluster0:[62,75],am64x_dev_compute_cluster0_pbist_0:[62,75],am64x_dev_cpsw0:[61,62,66,75],am64x_dev_cpt2_aggr0:[61,62,75],am64x_dev_cpts0:[61,62,66,75],am64x_dev_dbgsuspendrouter0:[61,62,75],am64x_dev_dcc0:[61,62,75],am64x_dev_dcc1:[61,62,75],am64x_dev_dcc2:[61,62,75],am64x_dev_dcc3:[61,62,75],am64x_dev_dcc4:[61,62,75],am64x_dev_dcc5:[61,62,75],am64x_dev_ddpa0:[61,62,75],am64x_dev_ddr16ss0:[61,62,75],am64x_dev_debugss_wrap0:[61,62,75],am64x_dev_dmass0:[62,70,75],am64x_dev_dmass0_bcdma_0:[61,62,63,71,72,75],am64x_dev_dmass0_cbass_0:[61,62,75],am64x_dev_dmass0_intaggr_0:[61,62,66,72,75],am64x_dev_dmass0_ipcss_0:[61,62,75],am64x_dev_dmass0_pktdma_0:[61,62,63,71,72,75],am64x_dev_dmass0_ringacc_0:[61,62,66,71,72],am64x_dev_dmsc0:[62,75],am64x_dev_ecap0:[61,62,75],am64x_dev_ecap1:[61,62,75],am64x_dev_ecap2:[61,62,75],am64x_dev_elm0:[61,62,75],am64x_dev_emif_data_0_vd:[62,75],am64x_dev_epwm0:[61,62,66,75],am64x_dev_epwm1:[61,62,75],am64x_dev_epwm2:[61,62,75],am64x_dev_epwm3:[61,62,66,75],am64x_dev_epwm4:[61,62,75],am64x_dev_epwm5:[61,62,75],am64x_dev_epwm6:[61,62,66,75],am64x_dev_epwm7:[61,62,75],am64x_dev_epwm8:[61,62,75],am64x_dev_eqep0:[61,62,75],am64x_dev_eqep1:[61,62,75],am64x_dev_eqep2:[61,62,75],am64x_dev_esm0:[61,62,75],am64x_dev_fsirx0:[61,62,75],am64x_dev_fsirx1:[61,62,75],am64x_dev_fsirx2:[61,62,75],am64x_dev_fsirx3:[61,62,75],am64x_dev_fsirx4:[61,62,75],am64x_dev_fsirx5:[61,62,75],am64x_dev_fsitx0:[61,62,75],am64x_dev_fsitx1:[61,62,75],am64x_dev_fss0:[62,75],am64x_dev_fss0_fsas_0:[61,62,75],am64x_dev_fss0_ospi_0:[61,62,75],am64x_dev_gicss0:[61,62,66,75],am64x_dev_gpio0:[61,62,66,75],am64x_dev_gpio1:[61,62,66,75],am64x_dev_gpmc0:[61,62,75],am64x_dev_gtc0:[61,62,66,75],am64x_dev_i2c0:[61,62,75],am64x_dev_i2c1:[61,62,75],am64x_dev_i2c2:[61,62,75],am64x_dev_i2c3:[61,62,75],am64x_dev_led0:[61,62,75],am64x_dev_mailbox0:[62,75],am64x_dev_main2mcu_vd:[62,75],am64x_dev_main_gpiomux_introuter0:[61,62,66,72,75],am64x_dev_mcan0:[61,62,75],am64x_dev_mcan1:[61,62,75],am64x_dev_mcspi0:[61,62,75],am64x_dev_mcspi1:[61,62,75],am64x_dev_mcspi2:[61,62,75],am64x_dev_mcspi3:[61,62,75],am64x_dev_mcspi4:[61,62,75],am64x_dev_mcu2main_vd:[62,75],am64x_dev_mcu_dcc0:[61,62,75],am64x_dev_mcu_esm0:[61,62,66,75],am64x_dev_mcu_gpio0:[61,62,66,75],am64x_dev_mcu_i2c0:[61,62,75],am64x_dev_mcu_i2c1:[61,62,75],am64x_dev_mcu_m4fss0:[62,75],am64x_dev_mcu_m4fss0_cbass_0:[61,62,75],am64x_dev_mcu_m4fss0_core0:[61,62,66,75],am64x_dev_mcu_mcrc64_0:[61,62,75],am64x_dev_mcu_mcspi0:[61,62,75],am64x_dev_mcu_mcspi1:[61,62,75],am64x_dev_mcu_mcu_gpiomux_introuter0:[61,62,66,72,75],am64x_dev_mcu_psc0:[61,62,75],am64x_dev_mcu_rti0:[61,62,75],am64x_dev_mcu_timer0:[61,62,75],am64x_dev_mcu_timer1:[61,62,75],am64x_dev_mcu_timer2:[61,62,75],am64x_dev_mcu_timer3:[61,62,75],am64x_dev_mcu_uart0:[61,62,75],am64x_dev_mcu_uart1:[61,62,75],am64x_dev_mmcsd0:[61,62,75],am64x_dev_mmcsd1:[61,62,75],am64x_dev_pbist0:[61,62,75],am64x_dev_pbist1:[61,62,75],am64x_dev_pbist2:[61,62,75],am64x_dev_pbist3:[61,62,75],am64x_dev_pcie0:[61,62,66,75],am64x_dev_pru_icssg0:[61,62,66,75],am64x_dev_pru_icssg1:[61,62,66,75],am64x_dev_psc0:[61,62,75],am64x_dev_r5fss0:[62,75],am64x_dev_r5fss0_core0:[61,62,66,75],am64x_dev_r5fss0_core1:[61,62,66,75],am64x_dev_r5fss1:[62,75],am64x_dev_r5fss1_core0:[61,62,66,75],am64x_dev_r5fss1_core1:[61,62,66,75],am64x_dev_rti0:[61,62,75],am64x_dev_rti10:[61,62,75],am64x_dev_rti11:[61,62,75],am64x_dev_rti1:[61,62,75],am64x_dev_rti8:[61,62,75],am64x_dev_rti9:[61,62,75],am64x_dev_sa2_ul0:[61,62,75,174],am64x_dev_serdes_10g0:[61,62,75],am64x_dev_spinlock0:[61,62,75],am64x_dev_stm0:[61,62,75],am64x_dev_timer0:[61,62,66,75],am64x_dev_timer10:[61,62,75],am64x_dev_timer11:[61,62,75],am64x_dev_timer1:[61,62,66,75],am64x_dev_timer2:[61,62,66,75],am64x_dev_timer3:[61,62,66,75],am64x_dev_timer4:[61,62,75],am64x_dev_timer5:[61,62,75],am64x_dev_timer6:[61,62,75],am64x_dev_timer7:[61,62,75],am64x_dev_timer8:[61,62,75],am64x_dev_timer9:[61,62,75],am64x_dev_timermgr0:[61,62,75],am64x_dev_timesync_event_introuter0:[61,62,66,72,75],am64x_dev_uart0:[61,62,75],am64x_dev_uart1:[61,62,75],am64x_dev_uart2:[61,62,75],am64x_dev_uart3:[61,62,75],am64x_dev_uart4:[61,62,75],am64x_dev_uart5:[61,62,75],am64x_dev_uart6:[61,62,75],am64x_dev_usb0:[61,62,75],am64x_dev_vtm0:[61,62,75],am65x:[0,32,80,95,168,169,170,173,174,176,178],am65x_sr1:[5,27,106],am65x_sr2:[28,106,170],am65xx:2,am6:[14,28,77,78,81,83,84,85,86,87,88,89,90,92,98,103,104,105,106],am6_dev_board0:[76,77,90,91,92,105],am6_dev_cal0:[76,77,81,90,91,92,96,105],am6_dev_cbass0:[76,77,81,90,91,92,96,105],am6_dev_cbass_debug0:[76,77,81,90,91,92,96,105],am6_dev_cbass_fw0:[76,77,81,90,91,92,96,105],am6_dev_cbass_infra0:[76,77,81,90,91,92,96,105],am6_dev_ccdebugss0:[76,77,81,90,91,92,96,105],am6_dev_cmpevent_intrtr0:[76,77,81,87,90,91,92,96,102,105],am6_dev_compute_cluster_a53_0:[76,77,90,91,92,105],am6_dev_compute_cluster_a53_1:[76,77,90,91,92,105],am6_dev_compute_cluster_a53_2:[76,77,90,91,92,105],am6_dev_compute_cluster_a53_3:[76,77,90,91,92,105],am6_dev_compute_cluster_cpac0:[76,77,90,92,105],am6_dev_compute_cluster_cpac1:[76,77,90,92,105],am6_dev_compute_cluster_cpac_pbist0:[77,90,92,105],am6_dev_compute_cluster_cpac_pbist1:[77,90,92,105],am6_dev_compute_cluster_msmc0:[76,77,90,91,92,105],am6_dev_compute_cluster_pbist0:[77,90,91,92,105],am6_dev_cpt2_aggr0:[76,77,90,91,92,105],am6_dev_cpt2_probe_vbusm_main_cal0_0:[76,77,90,91,92,105],am6_dev_cpt2_probe_vbusm_main_dss_2:[76,77,90,91,92,105],am6_dev_cpt2_probe_vbusm_main_navddrhi_5:[76,77,90,91,92,105],am6_dev_cpt2_probe_vbusm_main_navddrlo_6:[76,77,90,91,92,105],am6_dev_cpt2_probe_vbusm_main_navsramhi_3:[76,77,90,91,92,105],am6_dev_cpt2_probe_vbusm_main_navsramlo_4:[76,77,90,91,92,105],am6_dev_cpt2_probe_vbusm_mcu_export_slv_0:[76,77,90,91,92,105],am6_dev_cpt2_probe_vbusm_mcu_fss_s0_2:[76,77,90,91,92,105],am6_dev_cpt2_probe_vbusm_mcu_fss_s1_3:[76,77,90,91,92,105],am6_dev_cpt2_probe_vbusm_mcu_sram_slv_1:[76,77,90,91,92,105],am6_dev_ctrl_mmr0:[76,77,81,90,91,92,96,105],am6_dev_dcc0:[76,77,81,90,91,92,96,105],am6_dev_dcc1:[76,77,81,90,91,92,96,105],am6_dev_dcc2:[76,77,81,90,91,92,96,105],am6_dev_dcc3:[76,77,81,90,91,92,96,105],am6_dev_dcc4:[76,77,81,90,91,92,96,105],am6_dev_dcc5:[76,77,81,90,91,92,96,105],am6_dev_dcc6:[76,77,81,90,91,92,96,105],am6_dev_dcc7:[76,77,81,90,91,92,96,105],am6_dev_ddrss0:[76,77,81,90,91,92,96,105],am6_dev_debugss0:[76,77,81,90,91,92,96,105],am6_dev_debugss_wrap0:[76,77,90,91,92,105],am6_dev_debugsuspendrtr0:[76,77,90,91,92,105],am6_dev_dftss0:[76,77,90,91,92,105],am6_dev_dss0:[76,77,81,90,91,92,96,105],am6_dev_dummy_ip_lpsc_debug2dmsc_vd:[77,90,92,105],am6_dev_dummy_ip_lpsc_dmsc_vd:[77,90,92,105],am6_dev_dummy_ip_lpsc_emif_data_vd:[77,90,92,105],am6_dev_dummy_ip_lpsc_main2mcu_vd:[77,90,92,105],am6_dev_dummy_ip_lpsc_mcu2main_infra_vd:[77,90,92,105],am6_dev_dummy_ip_lpsc_mcu2main_vd:[77,90,92,105],am6_dev_dummy_ip_lpsc_mcu2wkup_vd:[77,90,92,105],am6_dev_dummy_ip_lpsc_wkup2main_infra_vd:[77,90,92,105],am6_dev_dummy_ip_lpsc_wkup2mcu_vd:[77,90,92,105],am6_dev_ecap0:[76,77,81,90,91,92,96,105],am6_dev_ecc_aggr0:[76,77,90,91,92,105],am6_dev_ecc_aggr1:[76,77,90,91,92,105],am6_dev_ecc_aggr2:[76,77,90,91,92,105],am6_dev_efuse0:[76,77,90,91,92,105],am6_dev_ehrpwm0:[76,77,81,90,91,92,96,105],am6_dev_ehrpwm1:[76,77,81,90,91,92,96,105],am6_dev_ehrpwm2:[76,77,81,90,91,92,96,105],am6_dev_ehrpwm3:[76,77,81,90,91,92,96,105],am6_dev_ehrpwm4:[76,77,81,90,91,92,96,105],am6_dev_ehrpwm5:[76,77,81,90,91,92,96,105],am6_dev_elm0:[76,77,81,90,91,92,96,105],am6_dev_eqep0:[76,77,81,90,91,92,96,105],am6_dev_eqep1:[76,77,81,90,91,92,96,105],am6_dev_eqep2:[76,77,81,90,91,92,96,105],am6_dev_esm0:[76,77,81,90,91,92,96,105],am6_dev_fss_mcu_0:[92,105],am6_dev_gic0:[76,77,81,90,91,92,96,105],am6_dev_gpio0:[76,77,81,90,91,92,96,105],am6_dev_gpio1:[76,77,81,90,91,92,96,105],am6_dev_gpiomux_intrtr0:[76,77,81,87,90,91,92,96,102,105],am6_dev_gpmc0:[76,77,81,90,91,92,96,105],am6_dev_gpu0:[76,77,81,90,91,92,96,105],am6_dev_gs80prg_mcu_wrap_wkup_0:[76,77,90,91,92,105],am6_dev_gs80prg_soc_wrap_wkup_0:[76,77,90,91,92,105],am6_dev_gtc0:[76,77,81,90,91,92,96,105],am6_dev_i2c0:[76,77,81,90,91,92,96,105],am6_dev_i2c1:[76,77,81,90,91,92,96,105],am6_dev_i2c2:[76,77,81,90,91,92,96,105],am6_dev_i2c3:[76,77,81,90,91,92,96,105],am6_dev_icemelter_wkup_0:[77,90,92,105],am6_dev_k3_arm_atb_funnel_3_32_mcu_0:[76,77,90,91,92,105],am6_dev_k3_led_main_0:[77,90,92,105],am6_dev_main2mcu_lvl_intrtr0:[76,77,81,87,90,91,92,96,102,105],am6_dev_main2mcu_pls_intrtr0:[76,77,81,87,90,91,92,96,102,105],am6_dev_mcasp0:[76,77,81,90,91,92,96,105],am6_dev_mcasp1:[76,77,81,90,91,92,96,105],am6_dev_mcasp2:[76,77,81,90,91,92,96,105],am6_dev_mcspi0:[76,77,81,90,91,92,96,105],am6_dev_mcspi1:[76,77,81,90,91,92,96,105],am6_dev_mcspi2:[76,77,81,90,91,92,96,105],am6_dev_mcspi3:[76,77,81,90,91,92,96,105],am6_dev_mcspi4:[76,77,90,91,92,105],am6_dev_mcu_adc0:[76,77,90,91,92,105],am6_dev_mcu_adc1:[76,77,90,91,92,105],am6_dev_mcu_armss0:[76,77,90,92,105],am6_dev_mcu_armss0_cpu0:[76,77,81,90,91,92,96,105],am6_dev_mcu_armss0_cpu1:[76,77,81,90,91,92,96,105],am6_dev_mcu_cbass0:[76,77,90,91,92,105],am6_dev_mcu_cbass_debug0:[76,77,90,91,92,105],am6_dev_mcu_cbass_fw0:[76,77,90,91,92,105],am6_dev_mcu_cpsw0:[76,77,81,90,91,92,96,105],am6_dev_mcu_cpt2_aggr0:[76,77,90,91,92,105],am6_dev_mcu_ctrl_mmr0:[76,77,90,91,92,105],am6_dev_mcu_dcc0:[76,77,90,91,92,105],am6_dev_mcu_dcc1:[76,77,90,91,92,105],am6_dev_mcu_dcc2:[76,77,90,91,92,105],am6_dev_mcu_debugss0:[76,77,90,91,92,105],am6_dev_mcu_ecc_aggr0:[76,77,90,91,92,105],am6_dev_mcu_ecc_aggr1:[76,77,90,91,92,105],am6_dev_mcu_efuse0:[76,77,90,91,92,105],am6_dev_mcu_esm0:[76,77,90,91,92,105],am6_dev_mcu_fss0_fsas_0:[77,90,92,105],am6_dev_mcu_fss0_hyperbus0:[76,77,90,91,92,105],am6_dev_mcu_fss0_ospi_0:[76,77,90,91,92,105],am6_dev_mcu_fss0_ospi_1:[76,77,90,91,92,105],am6_dev_mcu_i2c0:[76,77,90,91,92,105],am6_dev_mcu_mcan0:[76,77,90,91,92,105],am6_dev_mcu_mcan1:[76,77,90,91,92,105],am6_dev_mcu_mcspi0:[76,77,90,91,92,105],am6_dev_mcu_mcspi1:[76,77,90,91,92,105],am6_dev_mcu_mcspi2:[76,77,90,91,92,105],am6_dev_mcu_msram0:[76,77,90,91,92,105],am6_dev_mcu_navss0:[76,77,85,90,91,92,100,105],am6_dev_mcu_navss0_intr_aggr_0:[77,81,87,90,92,96,102,105],am6_dev_mcu_navss0_intr_router_0:[77,81,87,90,92,96,102,105],am6_dev_mcu_navss0_mcrc0:[77,81,90,92,96,105],am6_dev_mcu_navss0_proxy0:[77,84,87,90,92,99,102,105],am6_dev_mcu_navss0_ringacc0:[77,81,86,87,90,92,96,101,102,105],am6_dev_mcu_navss0_udmap0:[77,78,81,87,90,92,93,96,102,105],am6_dev_mcu_pbist0:[76,77,90,91,92,105],am6_dev_mcu_pdma0:[76,77,90,91,92,105],am6_dev_mcu_pdma1:[76,77,90,91,92,105],am6_dev_mcu_pll_mmr0:[76,77,90,91,92,105],am6_dev_mcu_psram0:[76,77,90,91,92,105],am6_dev_mcu_rom0:[76,77,90,91,92,105],am6_dev_mcu_rti0:[76,77,90,91,92,105],am6_dev_mcu_rti1:[76,77,90,91,92,105],am6_dev_mcu_sec_mmr0:[76,77,90,91,92,105],am6_dev_mcu_timer0:[76,77,90,91,92,105],am6_dev_mcu_timer1:[76,77,90,91,92,105],am6_dev_mcu_timer2:[76,77,90,91,92,105],am6_dev_mcu_timer3:[76,77,90,91,92,105],am6_dev_mcu_uart0:[76,77,90,91,92,105],am6_dev_mmcsd0:[76,77,81,90,91,92,96,105],am6_dev_mmcsd1:[76,77,81,90,91,92,96,105],am6_dev_mx_efuse_main_chain_main_0:[76,77,90,92,105],am6_dev_mx_efuse_mcu_chain_mcu_0:[76,77,90,92,105],am6_dev_mx_wakeup_reset_sync_wkup_0:[77,90,92,105],am6_dev_navss0:[76,77,81,85,90,91,92,96,100,105],am6_dev_navss0_cpts0:[77,81,90,92,96,105],am6_dev_navss0_intr_router_0:[77,81,87,90,92,96,102,105],am6_dev_navss0_mailbox0_cluster0:[77,81,90,92,96,105],am6_dev_navss0_mailbox0_cluster10:[77,81,90,92,96,105],am6_dev_navss0_mailbox0_cluster11:[77,81,90,92,96,105],am6_dev_navss0_mailbox0_cluster1:[77,81,90,92,96,105],am6_dev_navss0_mailbox0_cluster2:[77,81,90,92,96,105],am6_dev_navss0_mailbox0_cluster3:[77,81,90,92,96,105],am6_dev_navss0_mailbox0_cluster4:[77,81,90,92,96,105],am6_dev_navss0_mailbox0_cluster5:[77,81,90,92,96,105],am6_dev_navss0_mailbox0_cluster6:[77,81,90,92,96,105],am6_dev_navss0_mailbox0_cluster7:[77,81,90,92,96,105],am6_dev_navss0_mailbox0_cluster8:[77,81,90,92,96,105],am6_dev_navss0_mailbox0_cluster9:[77,81,90,92,96,105],am6_dev_navss0_mcrc0:[77,81,90,92,96,105],am6_dev_navss0_modss_inta0:[77,81,87,90,92,96,102,105],am6_dev_navss0_modss_inta1:[77,81,87,90,92,96,102,105],am6_dev_navss0_proxy0:[77,84,87,90,92,99,102,105],am6_dev_navss0_pvu0:[77,81,90,92,96,105],am6_dev_navss0_pvu1:[77,81,90,92,96,105],am6_dev_navss0_ringacc0:[77,81,86,87,90,92,96,101,102,105],am6_dev_navss0_timer_mgr0:[77,90,92,105],am6_dev_navss0_timer_mgr1:[77,90,92,105],am6_dev_navss0_udmap0:[77,78,81,87,90,92,93,96,102,105],am6_dev_navss0_udmass_inta0:[77,81,87,90,92,96,102,105],am6_dev_oldi_tx_core_main_0:[76,77,90,91,92,105],am6_dev_pbist0:[76,77,90,91,92,105],am6_dev_pbist1:[76,77,90,91,92,105],am6_dev_pcie0:[76,77,81,90,91,92,96,105],am6_dev_pcie1:[76,77,81,90,91,92,96,105],am6_dev_pdma0:[76,77,90,91,92,105],am6_dev_pdma1:[76,77,81,90,91,92,96,105],am6_dev_pdma_debug0:[76,77,90,91,92,105],am6_dev_pll_mmr0:[76,77,90,91,92,105],am6_dev_pllctrl0:[76,77,90,91,92,105],am6_dev_pru_icssg0:[76,77,81,90,91,92,96,105],am6_dev_pru_icssg1:[76,77,81,90,91,92,96,105],am6_dev_pru_icssg2:[76,77,81,90,91,92,96,105],am6_dev_psc0:[76,77,90,91,92,105],am6_dev_psramecc0:[76,77,90,91,92,105],am6_dev_rti0:[76,77,90,91,92,105],am6_dev_rti1:[76,77,90,91,92,105],am6_dev_rti2:[76,77,90,91,92,105],am6_dev_rti3:[76,77,90,91,92,105],am6_dev_sa2_ul0:[76,77,81,90,91,92,96,105,174],am6_dev_serdes0:[76,77,90,91,92,105],am6_dev_serdes1:[76,77,90,91,92,105],am6_dev_stm0:[76,77,90,91,92,105],am6_dev_timer0:[76,77,81,90,91,92,96,105],am6_dev_timer10:[76,77,81,90,91,92,96,105],am6_dev_timer11:[76,77,81,90,91,92,96,105],am6_dev_timer1:[76,77,81,90,91,92,96,105],am6_dev_timer2:[76,77,81,90,91,92,96,105],am6_dev_timer3:[76,77,81,90,91,92,96,105],am6_dev_timer4:[76,77,81,90,91,92,96,105],am6_dev_timer5:[76,77,81,90,91,92,96,105],am6_dev_timer6:[76,77,81,90,91,92,96,105],am6_dev_timer7:[76,77,81,90,91,92,96,105],am6_dev_timer8:[76,77,81,90,91,92,96,105],am6_dev_timer9:[76,77,81,90,91,92,96,105],am6_dev_timesync_intrtr0:[76,77,81,87,90,91,92,96,102,105],am6_dev_uart0:[76,77,81,90,91,92,96,105],am6_dev_uart1:[76,77,81,90,91,92,96,105],am6_dev_uart2:[76,77,81,90,91,92,96,105],am6_dev_usb3ss0:[76,77,81,90,91,92,96,105],am6_dev_usb3ss1:[76,77,81,90,91,92,96,105],am6_dev_vdc_data_vbusm_32b_ref_mcu2wkup:[77,90,92,105],am6_dev_vdc_data_vbusm_32b_ref_wkup2mcu:[77,90,92,105],am6_dev_vdc_data_vbusm_64b_ref_main2mcu:[77,90,92,105],am6_dev_vdc_data_vbusm_64b_ref_mcu2main:[77,90,92,105],am6_dev_vdc_dmsc_dbg_vbusp_32b_ref_dbg2dmsc:[77,90,92,105],am6_dev_vdc_infra_vbusp_32b_ref_mcu2main_infra:[77,90,92,105],am6_dev_vdc_infra_vbusp_32b_ref_wkup2main_infra:[77,90,92,105],am6_dev_vdc_mcu_dbg_vbusp_32b_ref_dbgmain2mcu:[77,90,92,105],am6_dev_vdc_nav_psil_128b_ref_main2mcu:[77,90,92,105],am6_dev_vdc_soc_fw_vbusp_32b_ref_fwmcu2main:[77,90,92,105],am6_dev_vdc_soc_fw_vbusp_32b_ref_fwwkup2mcu:[77,90,92,105],am6_dev_wkup_cbass0:[76,77,90,91,92,105],am6_dev_wkup_cbass_fw0:[76,77,90,91,92,105],am6_dev_wkup_ctrl_mmr0:[76,77,90,91,92,105],am6_dev_wkup_dmsc0:[76,77,90,92,105],am6_dev_wkup_dmsc0_cortex_m3_0:[77,81,90,92,96,105],am6_dev_wkup_ecc_aggr0:[76,77,90,91,92,105],am6_dev_wkup_esm0:[76,77,81,90,91,92,96,105],am6_dev_wkup_gpio0:[76,77,81,90,91,92,96,105],am6_dev_wkup_gpiomux_intrtr0:[76,77,81,87,90,91,92,96,102,105],am6_dev_wkup_i2c0:[76,77,90,91,92,105],am6_dev_wkup_pllctrl0:[76,77,90,91,92,105],am6_dev_wkup_psc0:[76,77,90,91,92,105],am6_dev_wkup_uart0:[76,77,90,91,92,105],am6_dev_wkup_vtm0:[76,77,90,91,92,105],am6x:[2,173],among:[5,177],amount:[23,32],ani:[0,2,5,6,9,11,12,13,14,15,16,19,23,26,27,28,29,32,36,41,50,55,64,69,79,94,110,124,139,153,164,165,166,168,174,176,177],anoth:[2,5,6,13,14,15,16,18,24,28,32,42,56,70,78,85,93,100,109,116,123,130,138,145,152,159,164,168,169],anti:23,anyon:7,api:[0,1,2,4,9,10,11,12,13,22,23,26,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167,169,170,171,172,173,174,175,177,178],appdata:176,append:[5,19,23,28,170,175],appic:14,appli:[5,13,14,17,22,23,164,169,175,176],applic:[0,3,5,7,9,11,12,13,14,18,21,22,25,26,27,28,35,37,39,49,51,53,63,65,67,78,80,82,93,95,97,109,111,113,123,125,127,138,140,142,152,154,156,164,165,166,170,173,176,177],approach:[0,170],appropri:[5,6,14,26,175],aqcmpintr_level:[81,96],arbitrari:32,arch32:14,architectur:[9,25,28,165],area:[29,168],argument:[8,28,169,176,177],arm0:[39,53,67],arm:[0,32,82,97,113,127,142,156],arrai:[13,15,16,17,19,23,25,26,28,35,38,43,49,52,57,63,66,71,78,81,84,86,93,96,99,101,109,112,115,117,123,126,129,131,138,141,144,146,152,155,158,160,168,172,173,176],ascend:28,asel:12,asn1:[23,172,173,176],asn:23,assert:[6,14,22],assign:[10,12,13,18,25,32,35,37,38,43,49,51,52,57,63,65,66,71,78,80,81,84,86,93,95,96,99,101,106,109,111,112,115,117,123,125,126,129,131,138,140,141,144,146,152,154,155,158,160,168],associ:[18,22,25,27,33,47,61,76,91,107,121,136,150],assum:[10,12,13,28,166,176,177],assur:28,asymmetr:[21,170],atcm:14,atcm_en:14,attack:14,attempt:[5,6,12,14,22,23,28,32,164,165,169],attribut:[23,28,166,169],atyp:[28,32],audio:[113,127,142,156],auth_in_plac:23,auth_resource_own:29,auth_typ:23,authent:[0,2,7,23,26,27,29,32,170,171,174,178],authenticate_and_start_imag:14,authinplac:23,author:[23,26,169,176],automat:[3,5,22,26,169],avabl:174,avail:[0,2,3,5,13,14,15,16,17,18,20,21,22,24,26,27,28,29,32,166,172,177],availabler:174,avial:[14,15,17,18,20,21,24],avoid:[14,176,177],back:[2,3,10,11,12,17,25,26,37,51,65,80,95,111,125,140,154,169,174],backup:172,backward:[5,8,27,28,135,167],bad:32,bad_devic:32,base:[0,3,5,6,9,11,12,13,14,18,22,23,25,26,27,32,35,39,42,43,49,53,56,57,63,67,70,71,78,82,84,85,86,93,97,99,100,101,109,113,115,116,117,123,127,129,130,131,138,142,144,145,146,152,156,158,159,160,166,168,169,172,174,176],baseport:[8,25],basi:28,basic:[0,14,23],basicconstraint:[23,172,173,176],bc_lvl:[81,96],bcdma:[0,2,13],bcdma_cfg:42,bcdma_chan_data_complet:[38,52,66],bcdma_chan_error:[38,52,66],bcdma_chan_ring_complet:[38,52,66],bcdma_rx:[42,56,70,145,159],bcdma_rx_chan_data_complet:[38,52,66,141,155],bcdma_rx_chan_error:[38,52,66,141,155],bcdma_rx_chan_ring_complet:[38,52,66,141,155],bcdma_tx:[42,56,70,145,159],bcdma_tx_chan_data_complet:[38,52,66,141,155],bcdma_tx_chan_error:[38,52,66,141,155],bcdma_tx_chan_ring_complet:[38,52,66,141,155],bcfg:23,bcfg_hash:23,becaus:[12,22,28,165],becom:[167,168,173],been:[2,5,17,22,28,32,168,177],beenabl:174,befor:[2,5,7,11,14,19,22,23,25,28,29,32,169,170,172,173,175,176],begin:[3,7,23,26],behav:[0,135],behavior:[3,6,8,28],behaviour:169,behind:[28,174],being:[2,5,6,9,13,14,23,25,27,29,35,44,49,58,63,72,78,87,93,102,109,118,123,132,138,147,152,161,165,166,169,173,176],belong:[5,23,32],below:[0,2,5,6,14,15,16,18,20,22,23,24,25,26,27,28,29,32,36,37,50,51,64,65,79,80,94,95,110,111,124,125,139,140,153,154,164,166,168,169,170,175,176,177],ber:23,best:5,better:[5,14],between:[2,6,9,12,14,22,28],beyond:[2,13,28],big:23,bin:23,binari:[0,14,19,23,26,28,164,166,169,170,171,172,173,178],binary_fil:28,bit:[2,3,5,6,7,9,10,11,12,13,14,17,18,19,20,22,23,25,26,27,28,29,32,44,58,72,87,102,118,132,147,161,165,166,167,168,169,172,173,176],bit_count:173,bitfield:[6,9,10,11,12,13,26,28,165,167],blob:[2,7,23,25,26,28,170],block:[0,2,5,6,13,23,28,35,49,63,172,176],block_copy_chan:[35,43,49,57,63,71],block_everyon:[36,50,64,79,94,110,124,139,153],bmek:[19,172],bmpk:[19,172,173,176],bmpkh:[19,172],board0:5,board:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,24,31,32,33,34,35,36,37,38,39,40,41,42,43,45,46,47,48,49,50,51,52,53,54,55,56,57,59,60,61,62,63,64,65,66,67,68,69,70,71,73,74,75,76,77,78,79,80,81,82,83,84,85,86,88,89,90,91,92,93,94,95,96,97,98,99,100,101,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,119,120,121,122,123,124,125,126,127,128,129,130,131,133,134,135,136,137,138,139,140,141,142,143,144,145,146,148,149,150,151,152,153,154,155,156,157,158,159,160,162,163,164,165,166,167,168,169,171,172,173,174,175,178],boardcfg:[0,20,23,26,27,28,29,32,36,50,64,79,94,110,124,139,153,170],boardcfg_abi_maj:25,boardcfg_abi_min:25,boardcfg_abi_rev:[25,29],boardcfg_cfg:25,boardcfg_control_magic_num:25,boardcfg_dbg_cfg:32,boardcfg_dbg_cfg_magic_num:25,boardcfg_desc_t:26,boardcfg_devgrp:25,boardcfg_dkek_cfg_magic_num:25,boardcfg_host_hierarchy_magic_num:25,boardcfg_max_main_host_count:25,boardcfg_max_mcu_host_count:25,boardcfg_msmc:3,boardcfg_msmc_magic_num:25,boardcfg_otp_cfg_magic_num:25,boardcfg_pm_devgrp:27,boardcfg_pm_siz:27,boardcfg_pmp_high:27,boardcfg_pmp_low:27,boardcfg_proc_acl_magic_num:25,boardcfg_rm_devgrp:28,boardcfg_rm_host_cfg:25,boardcfg_rm_host_cfg_magic_num:25,boardcfg_rm_resasg:25,boardcfg_rm_resasg_magic_num:25,boardcfg_rm_siz:28,boardcfg_rmp_high:28,boardcfg_rmp_low:28,boardcfg_sec:29,boardcfg_secproxy_magic_num:25,boardcfg_security_devgrp:29,boardcfg_security_s:29,boardcfg_securityp_high:29,boardcfg_securityp_low:29,boardcfg_siz:25,boardcfg_subhdr:25,boardcfghash:[23,170],boardcfgp_high:25,boardcfgp_low:25,boardconfig:[32,165,172,173],bodi:170,boot:[0,3,4,7,21,25,27,28,29,32,36,37,39,46,50,51,53,60,64,65,67,75,79,80,82,90,94,95,97,105,110,111,113,120,124,125,127,134,139,140,142,149,153,154,156,163,164,165,168,171,172,174,176,177,178],boot_cor:26,boot_seq:23,bootabl:23,bootcor:23,bootcoreopts_clr:23,bootcoreopts_set:23,bootload:[0,3,23,26,39,53,67,82,97,113,127,142,156,165],bootpin:[39,53,67,82,97,113,127,142,156],bootvector:14,bootvector_hi:14,bootvector_lo:14,both:[0,2,5,9,11,14,23,25,26,27,28,29,169,170,172,176,177],boundari:[28,169],bp_init_complet:32,brdcfg:[172,173],brddat:176,bring:[8,165,175],broadcast:28,btcm:14,btcm_en:14,buffer:[13,23,25],build:[26,32,73,88,103],built:[27,32],burnt:166,burst:[13,32],bus:[12,13,14,28],bus_intr_64:[89,104],bus_intr_65:[89,104],bus_intr_66:[89,104],bus_intr_67:[89,104],bus_spi_64:[89,104],bus_spi_65:[89,104],bus_spi_66:[89,104],bus_spi_67:[89,104],bus_spi_68:[89,104],bus_spi_69:[89,104],bus_spi_70:[89,104],bus_spi_71:[89,104],bus_spi_72:[89,104],bus_spi_73:[89,104],bus_spi_74:[89,104],bus_spi_75:[89,104],bus_spi_76:[89,104],bus_spi_77:[89,104],bus_spi_78:[89,104],bus_spi_79:[89,104],c47d9ca8d1aae57b8e8784a12f636b2b:176,c66:[14,127],c66_event_in_sync:126,c66_event_in_sync_4:133,c66_event_in_sync_5:133,c66_event_in_sync_6:133,c66_event_in_sync_7:133,c66ss0_core0:[128,133],c66ss1_core0:[128,133],c6x_0:125,c6x_0_0:[125,133],c6x_0_1:[125,133],c6x_1:125,c6x_1_0:[125,133],c6x_1_1:[125,133],c71ss0:128,c7x256v0_c7xv_core_0:40,c7x256v0_clec:45,c7x:[39,125,127,142,156],c7x_0:[37,125,133,140,154],c7x_0_0:[37,45,140,148,154,162],c7x_0_1:[140,148,154,162],c7x_1:[125,133,140,154],c7x_1_0:[140,148,154,162],c7x_1_1:[140,148,154,162],c7x_2:154,c7x_2_0:[154,162],c7x_2_1:[154,162],c7x_3:154,c7x_3_0:[154,162],c7x_3_1:[154,162],c89491b8edad0fb3:176,c89491b8edad0fb3a5f201ec4caff17bcde0ed5ac845b17da14e0749da22d4cb:176,cach:[3,25,36,50,64,79,94,110,124,139,153,169],cacheabl:169,cal0_rx:[85,100],calc_val:2,calcul:[12,21,170,175],call:[5,7,8,9,14,26,27,164,165,166,167,170,177],caller:23,can:[0,2,5,6,7,8,9,11,12,13,14,18,19,20,22,23,24,25,26,27,28,29,32,33,34,36,37,39,47,48,50,51,53,61,62,64,65,67,76,77,78,79,80,82,91,92,93,94,95,97,107,108,109,110,111,113,121,122,123,124,125,127,136,137,138,139,140,142,150,151,152,153,154,156,164,165,166,167,168,172,173,174,176,177],can_io:7,cannot:[12,13,14,22,28,29,35,38,42,43,49,52,56,57,63,66,70,71,78,80,81,84,85,86,93,95,96,99,100,101,109,112,115,116,117,123,126,129,130,131,138,141,144,145,146,152,155,158,159,160,169,174,176],canon:23,capabl:[0,3,5,9,11,27,28,29,165],captur:[26,27,28],card:176,care:[6,27,165,170],carefulli:6,carri:[166,168],carveout:7,cast:176,categori:[168,169],caus:[3,28,169,172],cba:0,cba_permission_0:[36,50,64,79,94,110,124,139,153],cba_permission_1:[36,50,64,79,94,110,124,139,153],cba_permission_2:[36,50,64,79,94,110,124,139,153],cba_permission_x:[36,50,64,79,94,110,124,139,153],cbc:[23,164,170,175],ccboard0:176,cccccccccccccccccccccccccccccccc:176,ccdc_intr_pend:126,ccs1010:176,ccs:176,ccs_base:176,ccs_version:176,center:3,cer:23,ceritif:173,cert_addr_hi:20,cert_addr_lo:20,certain:[2,3,5,6,8,24,26,172],certif:[4,14,19,20,21,22,26,29,32,172,175],certifc:172,certifi:166,certificate_address_hi:14,certificate_address_lo:14,certtyp:26,cfg:[12,13,14,19,28,29],chain:164,challeng:0,chanc:[172,173],chang:[5,9,13,32,170,173,175],channel:[2,9,10,11,12,18,25,28,32,37,51,65,80,81,95,96,111,112,125,126,140,141,154,155,169],chapter:[0,5,6,9,10,11,12,13,14,15,16,17,18,19,20,21,24,26,33,34,35,36,37,38,39,40,42,43,44,45,46,47,48,49,50,51,52,53,54,56,57,58,59,60,61,62,63,64,65,66,67,68,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,169,178],charact:176,character:27,characterist:166,chart:5,check:[5,12,13,14,22,23,25,28,29,37,51,65,80,95,111,125,140,154,164,165,166,169,172,176],checkout:[18,36,50,64,79,94,110,124,139,153],chip:170,choic:[0,25],choos:[2,5,28,33,47,61,76,91,107,121,136,150,165,170,172,174,175,176],chose:2,chosen:[2,6,8,23,170,175],claim:[6,14,169,174],clarifi:14,cleanup:14,clear:[6,9,11,13,14,22,23,27,32,177],clk32:5,clk:[5,32],clk_gate:14,clk_id:5,clk_stop:14,clkout:[39,53,67,82,97,113,127,142,156],clock:[0,4,14,32,39,53,67,82,97,106,113,127,142,156],clock_dis:32,clock_en:32,clock_set_par:32,clock_set_r:32,clockstatu:5,close:[5,22,172,176],closest:5,clstr_cfg:14,club:[23,173],cluster:[14,40,54,68,83,98,114,128,143,157,176],cmac:166,cnt:[12,172,173],code:[2,5,14,27,28,32,173,176,177],coher:[14,25,28],cold:168,collect:0,column:[37,51,65,80,95,111,125,140,154],com:[23,28,172,173,176],combin:[0,3,9,12,19,22,23,27,28,30,36,50,64,79,94,110,124,139,153,170,172,176,178],come:[32,37,51,65,80,95,111,125,140,154,170],command:[4,5,14,21,26,176],comment:173,common:[13,17,18,21,26,28,32,78,93,109,123,138,152,176],commun:[0,3,22,27,37,45,51,59,65,74,80,89,95,104,111,119,125,133,140,148,154,162,165,176],comp:26,comp_opt:26,comp_siz:26,comp_typ:26,compact:[25,32],compait:135,compani:176,compar:[23,164,165,168,170,176],comparison:[13,14,32],compat:[0,8,23,25,27,28,167],compatibl:2,compil:173,complet:[2,6,7,9,12,13,14,22,25,27,28,29,32,39,53,67,82,97,113,127,142,156,165,166,175,177],complex:[0,175],complianc:6,complic:14,compon:[0,3,26],component1:26,component2:26,component3:26,component4:26,component5:26,compos:176,comprehend:32,comptyp:26,compulsorili:177,comput:[166,172],compute_cluster0_c71ss0_0:143,compute_cluster0_c71ss0_core0:157,compute_cluster0_c71ss1_0:143,compute_cluster0_c71ss1_core0:157,compute_cluster0_c71ss2_core0:157,compute_cluster0_c71ss3_core0:157,compute_cluster0_clec:[133,148,162],compute_cluster0_gic500ss:[119,133,148,162],compute_cluster0_msmc_1mb:119,compute_cluster0_msmc_en:119,compute_cluster_j7ae_main_0_dmsc_wrap_0:143,compute_cluster_j7ahp_main_0_dmsc_wrap_0:157,compute_cluster_j7es_tb_vdc_main_0_dmsc_wrap:128,compute_cluster_j7vcl_tb_vdc_main_0_msmc_en:114,compute_cluster_msmc0:[83,98,176],concaten:[173,176],concept:[0,14,165,169],concern:165,condit:[0,14],confidenti:164,config:[3,11,14,18,20,23,26,32,165,172,173,176],config_flags_1:14,config_flags_1_clear:14,config_flags_1_set:14,config_security_keystore_s:[73,88,103],configflags_clr:23,configflags_set:23,configur:[0,1,2,3,4,8,9,15,16,17,19,20,21,22,24,31,33,34,35,36,37,38,39,40,41,42,43,45,46,47,48,49,50,51,52,53,54,55,56,57,59,60,61,62,63,64,65,66,67,68,69,70,71,73,74,75,76,77,78,79,80,81,82,83,84,85,86,88,89,90,91,92,93,94,95,96,97,98,99,100,101,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,119,120,121,122,123,124,125,126,127,128,129,130,131,133,134,135,136,137,138,139,140,141,142,143,144,145,146,148,149,150,151,152,153,154,155,156,157,158,159,160,162,163,165,166,167,171,173,174,175,178],configutaion:26,confirm:[5,14,174],confirugr:[73,88,103],conform:[28,169],confus:[40,54,68,83,98,114,128,143,157,165],conjunct:[6,14],connect:[5,7,9,27,39,53,67,81,82,97,113,127,142,156,176],consecut:14,consid:[2,3,10,12,13,14,27,28],consider:32,consist:[3,5,6,8,14,25,27,28,29],consol:[28,32],constant:13,constraint:[7,14,28],consum:28,contact:168,contain:[0,2,3,5,6,8,14,15,16,19,21,22,23,25,26,27,28,29,41,55,69,164,166,167,168,176],content:[0,3,18,23,28,32,172,176],context:[2,6,7,15,16,37,51,65,80,95,111,125,140,154,166,168],context_loss_count:6,contigu:[13,28,172],continu:[14,28,164,177],control0:23,control1:23,control:[0,4,9,10,13,18,22,23,25,28,29,33,37,46,47,51,60,61,65,75,76,80,90,91,95,105,107,111,120,121,125,134,136,140,149,150,154,163,165,166,169,174,177,178],control_flags_1:14,control_flags_1_clear:14,control_flags_1_set:14,conveni:[165,176],convent:[32,176],convert:[12,172],copi:[5,13,23,28,35,49,63,164,173],copy_as_host:23,core:[0,2,3,7,14,23,24,26,29,32,37,51,65,80,95,111,125,140,154,166,167,168,169,175,176,177],core_halt:14,core_resume_hi:7,core_resume_lo:7,coredbgen:[23,176],coredbgsecen:[23,176],corepac:14,coresecdbgen:176,correct:[13,14,37,51,65,80,95,111,125,140,154,164,172],correctli:[2,29,177],correl:166,correspond:[2,5,9,10,12,13,14,23,26,33,36,47,50,61,64,76,79,91,94,107,110,121,124,136,139,150,153,165,167,169,170,172,176,177],corrupt:[25,172,173],cortex:[37,51,65,80,95,111,125,140,154],could:[8,14,25,28,165,168,173],count:[11,12,13,19,27,32,168,169,172,173],count_leading_zero:173,counter:[6,12,166,170],cover:[10,11,12,174],cpsw2_rx:[42,56,70],cpsw2_tx:[42,56,70],cpsw:[82,97,113,127,142,156],cpsw_rx_chan:[35,43,49,57,63,71],cpsw_tx_chan:[35,43,49,57,63,71],cpts0_comp:[81,96,112,126,141,155],cpts0_genf0:[81,96,112,126,141,155],cpts0_genf1:[81,96,112,126,141,155],cpts0_genf2:[81,96,112,126,141,155],cpts0_genf3:[81,96,112,126,141,155],cpts0_genf4:[81,96,112,126,141,155],cpts0_genf5:[81,96,112,126,141,155],cpts0_hw1_push:[81,96,112,126,141,155],cpts0_hw2_push:[81,96,112,126,141,155],cpts0_hw3_push:[81,96,112,126,141,155],cpts0_hw4_push:[81,96,112,126,141,155],cpts0_hw5_push:[81,96,112,126,141,155],cpts0_hw6_push:[81,96,112,126,141,155],cpts0_hw7_push:[81,96,112,126,141,155],cpts0_hw8_push:[81,96,112,126,141,155],cpts0_sync:[81,96,112,126,141,155],cpts_comp:[38,52,66,81,96,112,126,141,155],cpts_genf0:[38,52,66,81,96,112,126,141,155],cpts_genf1:[38,52,66,81,96,112,126,141,155],cpts_genf2:66,cpts_genf3:66,cpts_genf4:66,cpts_genf5:66,cpts_hw1_push:[38,52,66,112,126,155],cpts_hw2_push:[38,52,66,112,126,155],cpts_hw3_push:[38,52,66,81,96,112,126,141,155],cpts_hw4_push:[38,52,66,81,96,112,126,141,155],cpts_hw5_push:[38,52,66,112,126,155],cpts_hw6_push:[38,52,66,112,126,155],cpts_hw7_push:[38,52,66,112,126,155],cpts_hw8_push:[38,52,66,112,126,155],cpts_sync:[38,52,66,81,96,112,126,141,155],cpu0_intr:38,cpu1:14,cpu:[0,14,166],creat:[3,5,6,8,14,25,27,28,29,166,170,172],credenti:[12,29],credit:[11,13,25,32],criteria:28,critic:[0,2,3,14,90,105,120,134,149,163,164,165],cross:169,crypto:[0,2,174],cryptograph:174,cryptographi:164,crystal:[39,53,67,82,97,113,127,142,156],cs_dap:176,cs_dap_0:176,csi_err_irq:[126,141,155],csi_interrupt:[126,141,155],csi_irq:[126,141,155],csi_level:[126,141,155],csi_rx:[42,56],csi_tx:56,csl_efail:5,ctm_level:[81,96],ctrl:27,ctrl_mmr:14,ctrlmmr_:14,ctrlmmr_sec_clstrx_cfg:14,ctx_hi:7,ctx_lo:7,cumul:[27,28],current:[3,5,6,14,17,18,20,23,25,27,28,29,32,44,58,72,87,102,118,132,147,161,164,169,172,173,176],current_st:[5,6],custmpk:176,custom:[0,5,19,22,23,25,28,164,168,172,176],cycl:7,dalla:173,dat:176,data0_v:12,data1_v:12,data:[0,2,10,12,14,19,23,164,165,166,168,169,172,173,174,176,178],databas:166,datatrack:164,dbg:176,dbg_en:14,dbg_niden:14,dbg_spiden:14,dbg_spniden:14,dbgauth:176,ddr:[7,39,53,67,82,97,113,127,142,156],ddrss_control:[112,126,141,155],ddrss_hs_phy_global_error:[112,126,141,155],ddrss_pll_freq_change_req:[112,126,141,155],ddrss_v2a_other_err_lvl:[112,126,141,155],ddrss_v2h_other_err_lvl:[81,96],deal:[165,168],deassert:14,debug:[0,3,4,7,14,19,22,36,50,64,79,94,110,124,139,153,165,171,178],debug_cert_addr:21,debug_cfg:25,debug_core_sel:23,debug_dis:23,debug_flag:7,debug_ful:[23,176],debug_preserv:23,debug_priv_level:[23,176],debug_publ:[23,176],debug_public_us:[23,176],debug_respons:19,debug_secure_us:[23,176],debug_unlock_cert:176,debugctrl:23,debugg:[22,176],debugss:22,debugtyp:176,debuguid:[23,176],decid:7,decis:[23,172,176],decod:[20,23,32,172],decoupl:12,decrypt:[2,7,19,23,26,166,168,170,171,174,175,178],dedic:[0,25,174],deep:3,def:26,defer:[29,32],defin:[0,2,7,8,9,10,11,12,13,18,23,25,26,27,28,29,32,33,34,47,48,61,62,73,76,77,80,88,91,92,95,103,107,108,121,122,135,136,137,150,151,164,165,166,167,169,170],definit:[2,8,25,28,164,176],deiniti:8,delai:[14,22],delay_before_iteration_loop_start_u:14,delay_per_iteration_u:14,deleg:[78,93,109,123,138,152],delegated_host:13,deliveri:168,demand:25,demonstr:23,denot:167,dep:32,depend:[6,8,9,14,22,23,26,27,28,29,32,165,168,176],deprec:[169,170],depth:[13,165],der:[23,172,176],deriv:[0,4,25,27,171,174,178],desc:26,describ:[0,2,3,5,6,7,8,9,12,13,14,21,22,23,25,26,28,29,32,33,35,38,42,43,47,49,52,56,57,61,63,66,70,71,76,78,81,84,85,86,91,93,96,99,100,101,107,109,112,115,116,117,121,123,126,129,130,131,136,138,141,144,145,146,150,152,155,158,159,160,164,166,168,169,170,172,174,175,176,177],descript:[2,3,4,5,6,7,8,22,23,25,26,27,28,29,33,47,61,76,91,106,107,121,136,150,164,165,166,167,168,169,172,173,174,176,177],descriptor:[13,26,32],desear:7,design:[3,5,29,32,177],desir:[2,5,6,9,14,29,165,166,169,170,177],desrib:0,dest_addr:26,destaddr:23,destin:[2,3,9,11,13,23,26,32,164,169],detail:[2,14,23,26,32,36,50,64,79,94,110,124,139,153,164,165,168,172,173,174],detect:[28,35,38,43,49,52,57,63,66,71,78,81,84,86,93,96,99,101,109,112,115,117,123,126,129,131,138,141,144,146,152,155,158,160,165],determin:[5,6,11,23,39,53,67,82,97,113,127,142,156,175,176],determinist:166,dev:[28,32],dev_a53_rs_bw_limiter0_clk_clk:[33,47],dev_a53_ws_bw_limiter1_clk_clk:[33,47],dev_a53ss0_a53_divh_clk4_obsclk_out_clk:[33,47],dev_a53ss0_core_0_a53_core0_arm_clk_clk:[33,47,61],dev_a53ss0_core_1_a53_core1_arm_clk_clk:[33,47,61],dev_a53ss0_core_2_a53_core2_arm_clk_clk:[33,47],dev_a53ss0_core_3_a53_core3_arm_clk_clk:[33,47],dev_a53ss0_corepac_arm_clk_clk:[33,47,61],dev_a53ss0_pll_ctrl_clk:[33,47,61],dev_a72ss0_a72_divh_clk8_obsclk_out_clk:136,dev_a72ss0_arm0_clk_clk:150,dev_a72ss0_arm0_divh_clk8_obsclk_out_clk:150,dev_a72ss0_arm0_msmc_clk_clk:150,dev_a72ss0_arm0_pll_ctrl_clk_clk:150,dev_a72ss0_arm_clk_clk:[121,136],dev_a72ss0_core0_0_arm_clk_clk:107,dev_a72ss0_core0_1_arm_clk_clk:107,dev_a72ss0_core0_arm0_clk_clk:150,dev_a72ss0_core0_arm_clk_clk:[107,121,136],dev_a72ss0_core0_msmc_clk:107,dev_a72ss0_core0_pll_ctrl_clk:107,dev_a72ss0_core1_arm0_clk_clk:150,dev_a72ss0_core1_arm_clk_clk:[121,136],dev_a72ss0_core2_arm0_clk_clk:150,dev_a72ss0_core3_arm0_clk_clk:150,dev_a72ss0_msmc_clk:[121,136],dev_a72ss0_pll_ctrl_clk:[121,136],dev_a72ss1_arm1_clk_clk:150,dev_a72ss1_arm1_divh_clk8_obsclk_out_clk:150,dev_a72ss1_arm1_pll_ctrl_clk_clk:150,dev_a72ss1_core0_arm1_clk_clk:150,dev_a72ss1_core1_arm1_clk_clk:150,dev_a72ss1_core2_arm1_clk_clk:150,dev_a72ss1_core3_arm1_clk_clk:150,dev_aasrc0_rx0_sync:121,dev_aasrc0_rx0_sync_parent_board_0_ext_refclk1_out:121,dev_aasrc0_rx0_sync_parent_board_0_mcasp0_afsr_out:121,dev_aasrc0_rx0_sync_parent_board_0_mcasp0_afsx_out:121,dev_aasrc0_rx0_sync_parent_board_0_mcasp10_afsr_out:121,dev_aasrc0_rx0_sync_parent_board_0_mcasp10_afsx_out:121,dev_aasrc0_rx0_sync_parent_board_0_mcasp11_afsr_out:121,dev_aasrc0_rx0_sync_parent_board_0_mcasp11_afsx_out:121,dev_aasrc0_rx0_sync_parent_board_0_mcasp1_afsr_out:121,dev_aasrc0_rx0_sync_parent_board_0_mcasp1_afsx_out:121,dev_aasrc0_rx0_sync_parent_board_0_mcasp2_afsr_out:121,dev_aasrc0_rx0_sync_parent_board_0_mcasp2_afsx_out:121,dev_aasrc0_rx0_sync_parent_board_0_mcasp3_afsr_out:121,dev_aasrc0_rx0_sync_parent_board_0_mcasp3_afsx_out:121,dev_aasrc0_rx0_sync_parent_board_0_mcasp4_afsr_out:121,dev_aasrc0_rx0_sync_parent_board_0_mcasp4_afsx_out:121,dev_aasrc0_rx0_sync_parent_board_0_mcasp5_afsr_out:121,dev_aasrc0_rx0_sync_parent_board_0_mcasp5_afsx_out:121,dev_aasrc0_rx0_sync_parent_board_0_mcasp6_afsr_out:121,dev_aasrc0_rx0_sync_parent_board_0_mcasp6_afsx_out:121,dev_aasrc0_rx0_sync_parent_board_0_mcasp7_afsr_out:121,dev_aasrc0_rx0_sync_parent_board_0_mcasp7_afsx_out:121,dev_aasrc0_rx0_sync_parent_board_0_mcasp8_afsr_out:121,dev_aasrc0_rx0_sync_parent_board_0_mcasp8_afsx_out:121,dev_aasrc0_rx0_sync_parent_board_0_mcasp9_afsr_out:121,dev_aasrc0_rx0_sync_parent_board_0_mcasp9_afsx_out:121,dev_aasrc0_rx0_sync_parent_board_0_mcu_ext_refclk0_out:121,dev_aasrc0_rx0_sync_parent_board_0_mlb0_mlbclk_out:121,dev_aasrc0_rx0_sync_parent_board_0_mlb0_mlbcp_out2:121,dev_aasrc0_rx0_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:121,dev_aasrc0_rx0_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:121,dev_aasrc0_rx0_sync_parent_mcasp_ahclko_mux_out0:121,dev_aasrc0_rx0_sync_parent_mcasp_ahclko_mux_out1:121,dev_aasrc0_rx0_sync_parent_mcasp_ahclko_mux_out2:121,dev_aasrc0_rx0_sync_parent_mcasp_ahclko_mux_out3:121,dev_aasrc0_rx0_sync_parent_mcu_adc_clk_sel_out0:121,dev_aasrc0_rx0_sync_parent_mcu_adc_clk_sel_out1:121,dev_aasrc0_rx1_sync:121,dev_aasrc0_rx1_sync_parent_board_0_ext_refclk1_out:121,dev_aasrc0_rx1_sync_parent_board_0_mcasp0_afsr_out:121,dev_aasrc0_rx1_sync_parent_board_0_mcasp0_afsx_out:121,dev_aasrc0_rx1_sync_parent_board_0_mcasp10_afsr_out:121,dev_aasrc0_rx1_sync_parent_board_0_mcasp10_afsx_out:121,dev_aasrc0_rx1_sync_parent_board_0_mcasp11_afsr_out:121,dev_aasrc0_rx1_sync_parent_board_0_mcasp11_afsx_out:121,dev_aasrc0_rx1_sync_parent_board_0_mcasp1_afsr_out:121,dev_aasrc0_rx1_sync_parent_board_0_mcasp1_afsx_out:121,dev_aasrc0_rx1_sync_parent_board_0_mcasp2_afsr_out:121,dev_aasrc0_rx1_sync_parent_board_0_mcasp2_afsx_out:121,dev_aasrc0_rx1_sync_parent_board_0_mcasp3_afsr_out:121,dev_aasrc0_rx1_sync_parent_board_0_mcasp3_afsx_out:121,dev_aasrc0_rx1_sync_parent_board_0_mcasp4_afsr_out:121,dev_aasrc0_rx1_sync_parent_board_0_mcasp4_afsx_out:121,dev_aasrc0_rx1_sync_parent_board_0_mcasp5_afsr_out:121,dev_aasrc0_rx1_sync_parent_board_0_mcasp5_afsx_out:121,dev_aasrc0_rx1_sync_parent_board_0_mcasp6_afsr_out:121,dev_aasrc0_rx1_sync_parent_board_0_mcasp6_afsx_out:121,dev_aasrc0_rx1_sync_parent_board_0_mcasp7_afsr_out:121,dev_aasrc0_rx1_sync_parent_board_0_mcasp7_afsx_out:121,dev_aasrc0_rx1_sync_parent_board_0_mcasp8_afsr_out:121,dev_aasrc0_rx1_sync_parent_board_0_mcasp8_afsx_out:121,dev_aasrc0_rx1_sync_parent_board_0_mcasp9_afsr_out:121,dev_aasrc0_rx1_sync_parent_board_0_mcasp9_afsx_out:121,dev_aasrc0_rx1_sync_parent_board_0_mcu_ext_refclk0_out:121,dev_aasrc0_rx1_sync_parent_board_0_mlb0_mlbclk_out:121,dev_aasrc0_rx1_sync_parent_board_0_mlb0_mlbcp_out2:121,dev_aasrc0_rx1_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:121,dev_aasrc0_rx1_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:121,dev_aasrc0_rx1_sync_parent_mcasp_ahclko_mux_out0:121,dev_aasrc0_rx1_sync_parent_mcasp_ahclko_mux_out1:121,dev_aasrc0_rx1_sync_parent_mcasp_ahclko_mux_out2:121,dev_aasrc0_rx1_sync_parent_mcasp_ahclko_mux_out3:121,dev_aasrc0_rx1_sync_parent_mcu_adc_clk_sel_out0:121,dev_aasrc0_rx1_sync_parent_mcu_adc_clk_sel_out1:121,dev_aasrc0_rx2_sync:121,dev_aasrc0_rx2_sync_parent_board_0_ext_refclk1_out:121,dev_aasrc0_rx2_sync_parent_board_0_mcasp0_afsr_out:121,dev_aasrc0_rx2_sync_parent_board_0_mcasp0_afsx_out:121,dev_aasrc0_rx2_sync_parent_board_0_mcasp10_afsr_out:121,dev_aasrc0_rx2_sync_parent_board_0_mcasp10_afsx_out:121,dev_aasrc0_rx2_sync_parent_board_0_mcasp11_afsr_out:121,dev_aasrc0_rx2_sync_parent_board_0_mcasp11_afsx_out:121,dev_aasrc0_rx2_sync_parent_board_0_mcasp1_afsr_out:121,dev_aasrc0_rx2_sync_parent_board_0_mcasp1_afsx_out:121,dev_aasrc0_rx2_sync_parent_board_0_mcasp2_afsr_out:121,dev_aasrc0_rx2_sync_parent_board_0_mcasp2_afsx_out:121,dev_aasrc0_rx2_sync_parent_board_0_mcasp3_afsr_out:121,dev_aasrc0_rx2_sync_parent_board_0_mcasp3_afsx_out:121,dev_aasrc0_rx2_sync_parent_board_0_mcasp4_afsr_out:121,dev_aasrc0_rx2_sync_parent_board_0_mcasp4_afsx_out:121,dev_aasrc0_rx2_sync_parent_board_0_mcasp5_afsr_out:121,dev_aasrc0_rx2_sync_parent_board_0_mcasp5_afsx_out:121,dev_aasrc0_rx2_sync_parent_board_0_mcasp6_afsr_out:121,dev_aasrc0_rx2_sync_parent_board_0_mcasp6_afsx_out:121,dev_aasrc0_rx2_sync_parent_board_0_mcasp7_afsr_out:121,dev_aasrc0_rx2_sync_parent_board_0_mcasp7_afsx_out:121,dev_aasrc0_rx2_sync_parent_board_0_mcasp8_afsr_out:121,dev_aasrc0_rx2_sync_parent_board_0_mcasp8_afsx_out:121,dev_aasrc0_rx2_sync_parent_board_0_mcasp9_afsr_out:121,dev_aasrc0_rx2_sync_parent_board_0_mcasp9_afsx_out:121,dev_aasrc0_rx2_sync_parent_board_0_mcu_ext_refclk0_out:121,dev_aasrc0_rx2_sync_parent_board_0_mlb0_mlbclk_out:121,dev_aasrc0_rx2_sync_parent_board_0_mlb0_mlbcp_out2:121,dev_aasrc0_rx2_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:121,dev_aasrc0_rx2_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:121,dev_aasrc0_rx2_sync_parent_mcasp_ahclko_mux_out0:121,dev_aasrc0_rx2_sync_parent_mcasp_ahclko_mux_out1:121,dev_aasrc0_rx2_sync_parent_mcasp_ahclko_mux_out2:121,dev_aasrc0_rx2_sync_parent_mcasp_ahclko_mux_out3:121,dev_aasrc0_rx2_sync_parent_mcu_adc_clk_sel_out0:121,dev_aasrc0_rx2_sync_parent_mcu_adc_clk_sel_out1:121,dev_aasrc0_rx3_sync:121,dev_aasrc0_rx3_sync_parent_board_0_ext_refclk1_out:121,dev_aasrc0_rx3_sync_parent_board_0_mcasp0_afsr_out:121,dev_aasrc0_rx3_sync_parent_board_0_mcasp0_afsx_out:121,dev_aasrc0_rx3_sync_parent_board_0_mcasp10_afsr_out:121,dev_aasrc0_rx3_sync_parent_board_0_mcasp10_afsx_out:121,dev_aasrc0_rx3_sync_parent_board_0_mcasp11_afsr_out:121,dev_aasrc0_rx3_sync_parent_board_0_mcasp11_afsx_out:121,dev_aasrc0_rx3_sync_parent_board_0_mcasp1_afsr_out:121,dev_aasrc0_rx3_sync_parent_board_0_mcasp1_afsx_out:121,dev_aasrc0_rx3_sync_parent_board_0_mcasp2_afsr_out:121,dev_aasrc0_rx3_sync_parent_board_0_mcasp2_afsx_out:121,dev_aasrc0_rx3_sync_parent_board_0_mcasp3_afsr_out:121,dev_aasrc0_rx3_sync_parent_board_0_mcasp3_afsx_out:121,dev_aasrc0_rx3_sync_parent_board_0_mcasp4_afsr_out:121,dev_aasrc0_rx3_sync_parent_board_0_mcasp4_afsx_out:121,dev_aasrc0_rx3_sync_parent_board_0_mcasp5_afsr_out:121,dev_aasrc0_rx3_sync_parent_board_0_mcasp5_afsx_out:121,dev_aasrc0_rx3_sync_parent_board_0_mcasp6_afsr_out:121,dev_aasrc0_rx3_sync_parent_board_0_mcasp6_afsx_out:121,dev_aasrc0_rx3_sync_parent_board_0_mcasp7_afsr_out:121,dev_aasrc0_rx3_sync_parent_board_0_mcasp7_afsx_out:121,dev_aasrc0_rx3_sync_parent_board_0_mcasp8_afsr_out:121,dev_aasrc0_rx3_sync_parent_board_0_mcasp8_afsx_out:121,dev_aasrc0_rx3_sync_parent_board_0_mcasp9_afsr_out:121,dev_aasrc0_rx3_sync_parent_board_0_mcasp9_afsx_out:121,dev_aasrc0_rx3_sync_parent_board_0_mcu_ext_refclk0_out:121,dev_aasrc0_rx3_sync_parent_board_0_mlb0_mlbclk_out:121,dev_aasrc0_rx3_sync_parent_board_0_mlb0_mlbcp_out2:121,dev_aasrc0_rx3_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:121,dev_aasrc0_rx3_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:121,dev_aasrc0_rx3_sync_parent_mcasp_ahclko_mux_out0:121,dev_aasrc0_rx3_sync_parent_mcasp_ahclko_mux_out1:121,dev_aasrc0_rx3_sync_parent_mcasp_ahclko_mux_out2:121,dev_aasrc0_rx3_sync_parent_mcasp_ahclko_mux_out3:121,dev_aasrc0_rx3_sync_parent_mcu_adc_clk_sel_out0:121,dev_aasrc0_rx3_sync_parent_mcu_adc_clk_sel_out1:121,dev_aasrc0_sys_clk:121,dev_aasrc0_tx0_sync:121,dev_aasrc0_tx0_sync_parent_board_0_ext_refclk1_out:121,dev_aasrc0_tx0_sync_parent_board_0_mcasp0_afsx_out:121,dev_aasrc0_tx0_sync_parent_board_0_mcasp0_afsx_out_dup0:121,dev_aasrc0_tx0_sync_parent_board_0_mcasp10_afsx_out:121,dev_aasrc0_tx0_sync_parent_board_0_mcasp10_afsx_out_dup0:121,dev_aasrc0_tx0_sync_parent_board_0_mcasp11_afsx_out:121,dev_aasrc0_tx0_sync_parent_board_0_mcasp11_afsx_out_dup0:121,dev_aasrc0_tx0_sync_parent_board_0_mcasp1_afsx_out:121,dev_aasrc0_tx0_sync_parent_board_0_mcasp1_afsx_out_dup0:121,dev_aasrc0_tx0_sync_parent_board_0_mcasp2_afsx_out:121,dev_aasrc0_tx0_sync_parent_board_0_mcasp2_afsx_out_dup0:121,dev_aasrc0_tx0_sync_parent_board_0_mcasp3_afsx_out:121,dev_aasrc0_tx0_sync_parent_board_0_mcasp3_afsx_out_dup0:121,dev_aasrc0_tx0_sync_parent_board_0_mcasp4_afsx_out:121,dev_aasrc0_tx0_sync_parent_board_0_mcasp4_afsx_out_dup0:121,dev_aasrc0_tx0_sync_parent_board_0_mcasp5_afsx_out:121,dev_aasrc0_tx0_sync_parent_board_0_mcasp5_afsx_out_dup0:121,dev_aasrc0_tx0_sync_parent_board_0_mcasp6_afsx_out:121,dev_aasrc0_tx0_sync_parent_board_0_mcasp6_afsx_out_dup0:121,dev_aasrc0_tx0_sync_parent_board_0_mcasp7_afsx_out:121,dev_aasrc0_tx0_sync_parent_board_0_mcasp7_afsx_out_dup0:121,dev_aasrc0_tx0_sync_parent_board_0_mcasp8_afsx_out:121,dev_aasrc0_tx0_sync_parent_board_0_mcasp8_afsx_out_dup0:121,dev_aasrc0_tx0_sync_parent_board_0_mcasp9_afsx_out:121,dev_aasrc0_tx0_sync_parent_board_0_mcasp9_afsx_out_dup0:121,dev_aasrc0_tx0_sync_parent_board_0_mcu_ext_refclk0_out:121,dev_aasrc0_tx0_sync_parent_board_0_mlb0_mlbclk_out:121,dev_aasrc0_tx0_sync_parent_board_0_mlb0_mlbcp_out2:121,dev_aasrc0_tx0_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:121,dev_aasrc0_tx0_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:121,dev_aasrc0_tx0_sync_parent_mcasp_ahclko_mux_out0:121,dev_aasrc0_tx0_sync_parent_mcasp_ahclko_mux_out1:121,dev_aasrc0_tx0_sync_parent_mcasp_ahclko_mux_out2:121,dev_aasrc0_tx0_sync_parent_mcasp_ahclko_mux_out3:121,dev_aasrc0_tx0_sync_parent_mcu_adc_clk_sel_out0:121,dev_aasrc0_tx0_sync_parent_mcu_adc_clk_sel_out1:121,dev_aasrc0_tx1_sync:121,dev_aasrc0_tx1_sync_parent_board_0_ext_refclk1_out:121,dev_aasrc0_tx1_sync_parent_board_0_mcasp0_afsx_out:121,dev_aasrc0_tx1_sync_parent_board_0_mcasp0_afsx_out_dup0:121,dev_aasrc0_tx1_sync_parent_board_0_mcasp10_afsx_out:121,dev_aasrc0_tx1_sync_parent_board_0_mcasp10_afsx_out_dup0:121,dev_aasrc0_tx1_sync_parent_board_0_mcasp11_afsx_out:121,dev_aasrc0_tx1_sync_parent_board_0_mcasp11_afsx_out_dup0:121,dev_aasrc0_tx1_sync_parent_board_0_mcasp1_afsx_out:121,dev_aasrc0_tx1_sync_parent_board_0_mcasp1_afsx_out_dup0:121,dev_aasrc0_tx1_sync_parent_board_0_mcasp2_afsx_out:121,dev_aasrc0_tx1_sync_parent_board_0_mcasp2_afsx_out_dup0:121,dev_aasrc0_tx1_sync_parent_board_0_mcasp3_afsx_out:121,dev_aasrc0_tx1_sync_parent_board_0_mcasp3_afsx_out_dup0:121,dev_aasrc0_tx1_sync_parent_board_0_mcasp4_afsx_out:121,dev_aasrc0_tx1_sync_parent_board_0_mcasp4_afsx_out_dup0:121,dev_aasrc0_tx1_sync_parent_board_0_mcasp5_afsx_out:121,dev_aasrc0_tx1_sync_parent_board_0_mcasp5_afsx_out_dup0:121,dev_aasrc0_tx1_sync_parent_board_0_mcasp6_afsx_out:121,dev_aasrc0_tx1_sync_parent_board_0_mcasp6_afsx_out_dup0:121,dev_aasrc0_tx1_sync_parent_board_0_mcasp7_afsx_out:121,dev_aasrc0_tx1_sync_parent_board_0_mcasp7_afsx_out_dup0:121,dev_aasrc0_tx1_sync_parent_board_0_mcasp8_afsx_out:121,dev_aasrc0_tx1_sync_parent_board_0_mcasp8_afsx_out_dup0:121,dev_aasrc0_tx1_sync_parent_board_0_mcasp9_afsx_out:121,dev_aasrc0_tx1_sync_parent_board_0_mcasp9_afsx_out_dup0:121,dev_aasrc0_tx1_sync_parent_board_0_mcu_ext_refclk0_out:121,dev_aasrc0_tx1_sync_parent_board_0_mlb0_mlbclk_out:121,dev_aasrc0_tx1_sync_parent_board_0_mlb0_mlbcp_out2:121,dev_aasrc0_tx1_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:121,dev_aasrc0_tx1_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:121,dev_aasrc0_tx1_sync_parent_mcasp_ahclko_mux_out0:121,dev_aasrc0_tx1_sync_parent_mcasp_ahclko_mux_out1:121,dev_aasrc0_tx1_sync_parent_mcasp_ahclko_mux_out2:121,dev_aasrc0_tx1_sync_parent_mcasp_ahclko_mux_out3:121,dev_aasrc0_tx1_sync_parent_mcu_adc_clk_sel_out0:121,dev_aasrc0_tx1_sync_parent_mcu_adc_clk_sel_out1:121,dev_aasrc0_tx2_sync:121,dev_aasrc0_tx2_sync_parent_board_0_ext_refclk1_out:121,dev_aasrc0_tx2_sync_parent_board_0_mcasp0_afsx_out:121,dev_aasrc0_tx2_sync_parent_board_0_mcasp0_afsx_out_dup0:121,dev_aasrc0_tx2_sync_parent_board_0_mcasp10_afsx_out:121,dev_aasrc0_tx2_sync_parent_board_0_mcasp10_afsx_out_dup0:121,dev_aasrc0_tx2_sync_parent_board_0_mcasp11_afsx_out:121,dev_aasrc0_tx2_sync_parent_board_0_mcasp11_afsx_out_dup0:121,dev_aasrc0_tx2_sync_parent_board_0_mcasp1_afsx_out:121,dev_aasrc0_tx2_sync_parent_board_0_mcasp1_afsx_out_dup0:121,dev_aasrc0_tx2_sync_parent_board_0_mcasp2_afsx_out:121,dev_aasrc0_tx2_sync_parent_board_0_mcasp2_afsx_out_dup0:121,dev_aasrc0_tx2_sync_parent_board_0_mcasp3_afsx_out:121,dev_aasrc0_tx2_sync_parent_board_0_mcasp3_afsx_out_dup0:121,dev_aasrc0_tx2_sync_parent_board_0_mcasp4_afsx_out:121,dev_aasrc0_tx2_sync_parent_board_0_mcasp4_afsx_out_dup0:121,dev_aasrc0_tx2_sync_parent_board_0_mcasp5_afsx_out:121,dev_aasrc0_tx2_sync_parent_board_0_mcasp5_afsx_out_dup0:121,dev_aasrc0_tx2_sync_parent_board_0_mcasp6_afsx_out:121,dev_aasrc0_tx2_sync_parent_board_0_mcasp6_afsx_out_dup0:121,dev_aasrc0_tx2_sync_parent_board_0_mcasp7_afsx_out:121,dev_aasrc0_tx2_sync_parent_board_0_mcasp7_afsx_out_dup0:121,dev_aasrc0_tx2_sync_parent_board_0_mcasp8_afsx_out:121,dev_aasrc0_tx2_sync_parent_board_0_mcasp8_afsx_out_dup0:121,dev_aasrc0_tx2_sync_parent_board_0_mcasp9_afsx_out:121,dev_aasrc0_tx2_sync_parent_board_0_mcasp9_afsx_out_dup0:121,dev_aasrc0_tx2_sync_parent_board_0_mcu_ext_refclk0_out:121,dev_aasrc0_tx2_sync_parent_board_0_mlb0_mlbclk_out:121,dev_aasrc0_tx2_sync_parent_board_0_mlb0_mlbcp_out2:121,dev_aasrc0_tx2_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:121,dev_aasrc0_tx2_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:121,dev_aasrc0_tx2_sync_parent_mcasp_ahclko_mux_out0:121,dev_aasrc0_tx2_sync_parent_mcasp_ahclko_mux_out1:121,dev_aasrc0_tx2_sync_parent_mcasp_ahclko_mux_out2:121,dev_aasrc0_tx2_sync_parent_mcasp_ahclko_mux_out3:121,dev_aasrc0_tx2_sync_parent_mcu_adc_clk_sel_out0:121,dev_aasrc0_tx2_sync_parent_mcu_adc_clk_sel_out1:121,dev_aasrc0_tx3_sync:121,dev_aasrc0_tx3_sync_parent_board_0_ext_refclk1_out:121,dev_aasrc0_tx3_sync_parent_board_0_mcasp0_afsx_out:121,dev_aasrc0_tx3_sync_parent_board_0_mcasp0_afsx_out_dup0:121,dev_aasrc0_tx3_sync_parent_board_0_mcasp10_afsx_out:121,dev_aasrc0_tx3_sync_parent_board_0_mcasp10_afsx_out_dup0:121,dev_aasrc0_tx3_sync_parent_board_0_mcasp11_afsx_out:121,dev_aasrc0_tx3_sync_parent_board_0_mcasp11_afsx_out_dup0:121,dev_aasrc0_tx3_sync_parent_board_0_mcasp1_afsx_out:121,dev_aasrc0_tx3_sync_parent_board_0_mcasp1_afsx_out_dup0:121,dev_aasrc0_tx3_sync_parent_board_0_mcasp2_afsx_out:121,dev_aasrc0_tx3_sync_parent_board_0_mcasp2_afsx_out_dup0:121,dev_aasrc0_tx3_sync_parent_board_0_mcasp3_afsx_out:121,dev_aasrc0_tx3_sync_parent_board_0_mcasp3_afsx_out_dup0:121,dev_aasrc0_tx3_sync_parent_board_0_mcasp4_afsx_out:121,dev_aasrc0_tx3_sync_parent_board_0_mcasp4_afsx_out_dup0:121,dev_aasrc0_tx3_sync_parent_board_0_mcasp5_afsx_out:121,dev_aasrc0_tx3_sync_parent_board_0_mcasp5_afsx_out_dup0:121,dev_aasrc0_tx3_sync_parent_board_0_mcasp6_afsx_out:121,dev_aasrc0_tx3_sync_parent_board_0_mcasp6_afsx_out_dup0:121,dev_aasrc0_tx3_sync_parent_board_0_mcasp7_afsx_out:121,dev_aasrc0_tx3_sync_parent_board_0_mcasp7_afsx_out_dup0:121,dev_aasrc0_tx3_sync_parent_board_0_mcasp8_afsx_out:121,dev_aasrc0_tx3_sync_parent_board_0_mcasp8_afsx_out_dup0:121,dev_aasrc0_tx3_sync_parent_board_0_mcasp9_afsx_out:121,dev_aasrc0_tx3_sync_parent_board_0_mcasp9_afsx_out_dup0:121,dev_aasrc0_tx3_sync_parent_board_0_mcu_ext_refclk0_out:121,dev_aasrc0_tx3_sync_parent_board_0_mlb0_mlbclk_out:121,dev_aasrc0_tx3_sync_parent_board_0_mlb0_mlbcp_out2:121,dev_aasrc0_tx3_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:121,dev_aasrc0_tx3_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:121,dev_aasrc0_tx3_sync_parent_mcasp_ahclko_mux_out0:121,dev_aasrc0_tx3_sync_parent_mcasp_ahclko_mux_out1:121,dev_aasrc0_tx3_sync_parent_mcasp_ahclko_mux_out2:121,dev_aasrc0_tx3_sync_parent_mcasp_ahclko_mux_out3:121,dev_aasrc0_tx3_sync_parent_mcu_adc_clk_sel_out0:121,dev_aasrc0_tx3_sync_parent_mcu_adc_clk_sel_out1:121,dev_aasrc0_vbusp_clk:121,dev_acspcie_buffer0_clkin0:[121,136,150],dev_acspcie_buffer0_clkin0_parent_hsdiv4_16fft_mcu_2_hsdivout4_clk:[136,150],dev_acspcie_buffer0_clkin0_parent_wiz16b4m4cs_main_0_ref1_out_clk:121,dev_acspcie_buffer0_clkin0_parent_wiz16b4m4cs_main_0_ref_der_out_clk:121,dev_acspcie_buffer0_clkin0_parent_wiz16b4m4cs_main_1_ref1_out_clk:121,dev_acspcie_buffer0_clkin0_parent_wiz16b4m4cs_main_1_ref_der_out_clk:121,dev_acspcie_buffer0_clkin0_parent_wiz16b8m4ct2_main_0_ref_der_out_clk:136,dev_acspcie_buffer0_clkin0_parent_wiz16b8m4ct2_main_0_ref_out_clk:136,dev_acspcie_buffer0_clkin0_parent_wiz16b8m4ct3_main_0_ref_der_out_clk:150,dev_acspcie_buffer0_clkin0_parent_wiz16b8m4ct3_main_0_ref_out_clk:150,dev_acspcie_buffer0_clkin0_parent_wiz16b8m4ct3_main_1_ref_der_out_clk:150,dev_acspcie_buffer0_clkin1:[121,136,150],dev_acspcie_buffer0_clkin1_parent_hsdiv4_16fft_mcu_2_hsdivout4_clk:[136,150],dev_acspcie_buffer0_clkin1_parent_wiz16b4m4cs_main_0_ref1_out_clk:121,dev_acspcie_buffer0_clkin1_parent_wiz16b4m4cs_main_0_ref_der_out_clk:121,dev_acspcie_buffer0_clkin1_parent_wiz16b4m4cs_main_1_ref1_out_clk:121,dev_acspcie_buffer0_clkin1_parent_wiz16b4m4cs_main_1_ref_der_out_clk:121,dev_acspcie_buffer0_clkin1_parent_wiz16b8m4ct2_main_0_ref_der_out_clk:136,dev_acspcie_buffer0_clkin1_parent_wiz16b8m4ct2_main_0_ref_out_clk:136,dev_acspcie_buffer0_clkin1_parent_wiz16b8m4ct3_main_0_ref_der_out_clk:150,dev_acspcie_buffer0_clkin1_parent_wiz16b8m4ct3_main_0_ref_out_clk:150,dev_acspcie_buffer0_clkin1_parent_wiz16b8m4ct3_main_1_ref_der_out_clk:150,dev_acspcie_buffer0_clkout0_n:121,dev_acspcie_buffer0_clkout0_p:121,dev_acspcie_buffer0_clkout1_n:121,dev_acspcie_buffer0_clkout1_p:121,dev_acspcie_buffer0_pad0_m:[136,150],dev_acspcie_buffer0_pad0_p:[136,150],dev_acspcie_buffer0_pad1_m:[136,150],dev_acspcie_buffer0_pad1_p:[136,150],dev_acspcie_buffer1_clkin0:[121,150],dev_acspcie_buffer1_clkin0_parent_hsdiv4_16fft_mcu_2_hsdivout4_clk:150,dev_acspcie_buffer1_clkin0_parent_wiz16b4m4cs_main_2_ref1_out_clk:121,dev_acspcie_buffer1_clkin0_parent_wiz16b4m4cs_main_2_ref_der_out_clk:121,dev_acspcie_buffer1_clkin0_parent_wiz16b4m4cs_main_3_ref1_out_clk:121,dev_acspcie_buffer1_clkin0_parent_wiz16b4m4cs_main_3_ref_der_out_clk:121,dev_acspcie_buffer1_clkin0_parent_wiz16b8m4ct3_main_1_ref_der_out_clk:150,dev_acspcie_buffer1_clkin0_parent_wiz16b8m4ct3_main_1_ref_out_clk:150,dev_acspcie_buffer1_clkin1:[121,150],dev_acspcie_buffer1_clkin1_parent_hsdiv4_16fft_mcu_2_hsdivout4_clk:150,dev_acspcie_buffer1_clkin1_parent_wiz16b4m4cs_main_2_ref1_out_clk:121,dev_acspcie_buffer1_clkin1_parent_wiz16b4m4cs_main_2_ref_der_out_clk:121,dev_acspcie_buffer1_clkin1_parent_wiz16b4m4cs_main_3_ref1_out_clk:121,dev_acspcie_buffer1_clkin1_parent_wiz16b4m4cs_main_3_ref_der_out_clk:121,dev_acspcie_buffer1_clkin1_parent_wiz16b8m4ct3_main_1_ref_der_out_clk:150,dev_acspcie_buffer1_clkin1_parent_wiz16b8m4ct3_main_1_ref_out_clk:150,dev_acspcie_buffer1_clkout0_n:121,dev_acspcie_buffer1_clkout0_p:121,dev_acspcie_buffer1_clkout1_n:121,dev_acspcie_buffer1_clkout1_p:121,dev_acspcie_buffer1_pad0_m:150,dev_acspcie_buffer1_pad0_p:150,dev_acspcie_buffer1_pad1_m:150,dev_acspcie_buffer1_pad1_p:150,dev_adc0_adc_clk:61,dev_adc0_adc_clk_parent_board_0_ext_refclk1_out:61,dev_adc0_adc_clk_parent_gluelogic_hfosc0_clkout:61,dev_adc0_adc_clk_parent_postdiv1_16fft_main_1_hsdivout6_clk:61,dev_adc0_adc_clk_parent_postdiv4_16ff_main_2_hsdivout8_clk:61,dev_adc0_sys_clk:61,dev_adc0_vbus_clk:61,dev_aggr_atb0_dbg_clk:[136,150],dev_atl0_atl_clk:[107,121,136,150],dev_atl0_atl_clk_parent_board_0_ext_refclk1_out:[107,121,136,150],dev_atl0_atl_clk_parent_board_0_mcu_ext_refclk0_out:[107,121,136,150],dev_atl0_atl_clk_parent_hsdiv2_16fft_main_4_hsdivout1_clk:[107,136,150],dev_atl0_atl_clk_parent_hsdiv3_16fft_main_15_hsdivout1_clk:121,dev_atl0_atl_clk_parent_hsdiv3_16fft_main_4_hsdivout1_clk:121,dev_atl0_atl_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[107,121,136,150],dev_atl0_atl_clk_parent_postdiv2_16fft_main_0_hsdivout7_clk:107,dev_atl0_atl_clk_parent_postdiv3_16fft_main_0_hsdivout7_clk:[121,136,150],dev_atl0_atl_io_port_atclk_out:[107,121,136,150],dev_atl0_atl_io_port_atclk_out_1:[107,121,136,150],dev_atl0_atl_io_port_atclk_out_2:[107,121,136,150],dev_atl0_atl_io_port_atclk_out_3:[107,121,136,150],dev_atl0_atl_io_port_aw:[136,150],dev_atl0_atl_io_port_aws_1:[136,150],dev_atl0_atl_io_port_aws_1_parent_board_0_audio_ext_refclk0_out:[136,150],dev_atl0_atl_io_port_aws_1_parent_board_0_audio_ext_refclk1_out:[136,150],dev_atl0_atl_io_port_aws_1_parent_mcasp_main_0_mcasp_afsx_pout:[136,150],dev_atl0_atl_io_port_aws_1_parent_mcasp_main_0_mcasp_afsx_pout_dup0:[136,150],dev_atl0_atl_io_port_aws_1_parent_mcasp_main_1_mcasp_afsx_pout:[136,150],dev_atl0_atl_io_port_aws_1_parent_mcasp_main_1_mcasp_afsx_pout_dup0:[136,150],dev_atl0_atl_io_port_aws_1_parent_mcasp_main_2_mcasp_afsx_pout:[136,150],dev_atl0_atl_io_port_aws_1_parent_mcasp_main_2_mcasp_afsx_pout_dup0:[136,150],dev_atl0_atl_io_port_aws_1_parent_mcasp_main_3_mcasp_afsx_pout:[136,150],dev_atl0_atl_io_port_aws_1_parent_mcasp_main_3_mcasp_afsx_pout_dup0:[136,150],dev_atl0_atl_io_port_aws_1_parent_mcasp_main_4_mcasp_afsx_pout:[136,150],dev_atl0_atl_io_port_aws_1_parent_mcasp_main_4_mcasp_afsx_pout_dup0:[136,150],dev_atl0_atl_io_port_aws_2:[136,150],dev_atl0_atl_io_port_aws_2_parent_board_0_audio_ext_refclk0_out:[136,150],dev_atl0_atl_io_port_aws_2_parent_board_0_audio_ext_refclk1_out:[136,150],dev_atl0_atl_io_port_aws_2_parent_mcasp_main_0_mcasp_afsx_pout:[136,150],dev_atl0_atl_io_port_aws_2_parent_mcasp_main_0_mcasp_afsx_pout_dup0:[136,150],dev_atl0_atl_io_port_aws_2_parent_mcasp_main_1_mcasp_afsx_pout:[136,150],dev_atl0_atl_io_port_aws_2_parent_mcasp_main_1_mcasp_afsx_pout_dup0:[136,150],dev_atl0_atl_io_port_aws_2_parent_mcasp_main_2_mcasp_afsx_pout:[136,150],dev_atl0_atl_io_port_aws_2_parent_mcasp_main_2_mcasp_afsx_pout_dup0:[136,150],dev_atl0_atl_io_port_aws_2_parent_mcasp_main_3_mcasp_afsx_pout:[136,150],dev_atl0_atl_io_port_aws_2_parent_mcasp_main_3_mcasp_afsx_pout_dup0:[136,150],dev_atl0_atl_io_port_aws_2_parent_mcasp_main_4_mcasp_afsx_pout:[136,150],dev_atl0_atl_io_port_aws_2_parent_mcasp_main_4_mcasp_afsx_pout_dup0:[136,150],dev_atl0_atl_io_port_aws_3:[136,150],dev_atl0_atl_io_port_aws_3_parent_board_0_audio_ext_refclk0_out:[136,150],dev_atl0_atl_io_port_aws_3_parent_board_0_audio_ext_refclk1_out:[136,150],dev_atl0_atl_io_port_aws_3_parent_mcasp_main_0_mcasp_afsx_pout:[136,150],dev_atl0_atl_io_port_aws_3_parent_mcasp_main_0_mcasp_afsx_pout_dup0:[136,150],dev_atl0_atl_io_port_aws_3_parent_mcasp_main_1_mcasp_afsx_pout:[136,150],dev_atl0_atl_io_port_aws_3_parent_mcasp_main_1_mcasp_afsx_pout_dup0:[136,150],dev_atl0_atl_io_port_aws_3_parent_mcasp_main_2_mcasp_afsx_pout:[136,150],dev_atl0_atl_io_port_aws_3_parent_mcasp_main_2_mcasp_afsx_pout_dup0:[136,150],dev_atl0_atl_io_port_aws_3_parent_mcasp_main_3_mcasp_afsx_pout:[136,150],dev_atl0_atl_io_port_aws_3_parent_mcasp_main_3_mcasp_afsx_pout_dup0:[136,150],dev_atl0_atl_io_port_aws_3_parent_mcasp_main_4_mcasp_afsx_pout:[136,150],dev_atl0_atl_io_port_aws_3_parent_mcasp_main_4_mcasp_afsx_pout_dup0:[136,150],dev_atl0_atl_io_port_aws_parent_board_0_audio_ext_refclk0_out:[136,150],dev_atl0_atl_io_port_aws_parent_board_0_audio_ext_refclk1_out:[136,150],dev_atl0_atl_io_port_aws_parent_mcasp_main_0_mcasp_afsx_pout:[136,150],dev_atl0_atl_io_port_aws_parent_mcasp_main_0_mcasp_afsx_pout_dup0:[136,150],dev_atl0_atl_io_port_aws_parent_mcasp_main_1_mcasp_afsx_pout:[136,150],dev_atl0_atl_io_port_aws_parent_mcasp_main_1_mcasp_afsx_pout_dup0:[136,150],dev_atl0_atl_io_port_aws_parent_mcasp_main_2_mcasp_afsx_pout:[136,150],dev_atl0_atl_io_port_aws_parent_mcasp_main_2_mcasp_afsx_pout_dup0:[136,150],dev_atl0_atl_io_port_aws_parent_mcasp_main_3_mcasp_afsx_pout:[136,150],dev_atl0_atl_io_port_aws_parent_mcasp_main_3_mcasp_afsx_pout_dup0:[136,150],dev_atl0_atl_io_port_aws_parent_mcasp_main_4_mcasp_afsx_pout:[136,150],dev_atl0_atl_io_port_aws_parent_mcasp_main_4_mcasp_afsx_pout_dup0:[136,150],dev_atl0_atl_io_port_bw:[136,150],dev_atl0_atl_io_port_bws_1:[136,150],dev_atl0_atl_io_port_bws_1_parent_board_0_audio_ext_refclk0_out:[136,150],dev_atl0_atl_io_port_bws_1_parent_board_0_audio_ext_refclk1_out:[136,150],dev_atl0_atl_io_port_bws_1_parent_mcasp_main_0_mcasp_afsr_pout:[136,150],dev_atl0_atl_io_port_bws_1_parent_mcasp_main_0_mcasp_afsx_pout:[136,150],dev_atl0_atl_io_port_bws_1_parent_mcasp_main_1_mcasp_afsr_pout:[136,150],dev_atl0_atl_io_port_bws_1_parent_mcasp_main_1_mcasp_afsx_pout:[136,150],dev_atl0_atl_io_port_bws_1_parent_mcasp_main_2_mcasp_afsr_pout:[136,150],dev_atl0_atl_io_port_bws_1_parent_mcasp_main_2_mcasp_afsx_pout:[136,150],dev_atl0_atl_io_port_bws_1_parent_mcasp_main_3_mcasp_afsr_pout:[136,150],dev_atl0_atl_io_port_bws_1_parent_mcasp_main_3_mcasp_afsx_pout:[136,150],dev_atl0_atl_io_port_bws_1_parent_mcasp_main_4_mcasp_afsr_pout:[136,150],dev_atl0_atl_io_port_bws_1_parent_mcasp_main_4_mcasp_afsx_pout:[136,150],dev_atl0_atl_io_port_bws_2:[136,150],dev_atl0_atl_io_port_bws_2_parent_board_0_audio_ext_refclk0_out:[136,150],dev_atl0_atl_io_port_bws_2_parent_board_0_audio_ext_refclk1_out:[136,150],dev_atl0_atl_io_port_bws_2_parent_mcasp_main_0_mcasp_afsr_pout:[136,150],dev_atl0_atl_io_port_bws_2_parent_mcasp_main_0_mcasp_afsx_pout:[136,150],dev_atl0_atl_io_port_bws_2_parent_mcasp_main_1_mcasp_afsr_pout:[136,150],dev_atl0_atl_io_port_bws_2_parent_mcasp_main_1_mcasp_afsx_pout:[136,150],dev_atl0_atl_io_port_bws_2_parent_mcasp_main_2_mcasp_afsr_pout:[136,150],dev_atl0_atl_io_port_bws_2_parent_mcasp_main_2_mcasp_afsx_pout:[136,150],dev_atl0_atl_io_port_bws_2_parent_mcasp_main_3_mcasp_afsr_pout:[136,150],dev_atl0_atl_io_port_bws_2_parent_mcasp_main_3_mcasp_afsx_pout:[136,150],dev_atl0_atl_io_port_bws_2_parent_mcasp_main_4_mcasp_afsr_pout:[136,150],dev_atl0_atl_io_port_bws_2_parent_mcasp_main_4_mcasp_afsx_pout:[136,150],dev_atl0_atl_io_port_bws_3:[136,150],dev_atl0_atl_io_port_bws_3_parent_board_0_audio_ext_refclk0_out:[136,150],dev_atl0_atl_io_port_bws_3_parent_board_0_audio_ext_refclk1_out:[136,150],dev_atl0_atl_io_port_bws_3_parent_mcasp_main_0_mcasp_afsr_pout:[136,150],dev_atl0_atl_io_port_bws_3_parent_mcasp_main_0_mcasp_afsx_pout:[136,150],dev_atl0_atl_io_port_bws_3_parent_mcasp_main_1_mcasp_afsr_pout:[136,150],dev_atl0_atl_io_port_bws_3_parent_mcasp_main_1_mcasp_afsx_pout:[136,150],dev_atl0_atl_io_port_bws_3_parent_mcasp_main_2_mcasp_afsr_pout:[136,150],dev_atl0_atl_io_port_bws_3_parent_mcasp_main_2_mcasp_afsx_pout:[136,150],dev_atl0_atl_io_port_bws_3_parent_mcasp_main_3_mcasp_afsr_pout:[136,150],dev_atl0_atl_io_port_bws_3_parent_mcasp_main_3_mcasp_afsx_pout:[136,150],dev_atl0_atl_io_port_bws_3_parent_mcasp_main_4_mcasp_afsr_pout:[136,150],dev_atl0_atl_io_port_bws_3_parent_mcasp_main_4_mcasp_afsx_pout:[136,150],dev_atl0_atl_io_port_bws_parent_board_0_audio_ext_refclk0_out:[136,150],dev_atl0_atl_io_port_bws_parent_board_0_audio_ext_refclk1_out:[136,150],dev_atl0_atl_io_port_bws_parent_mcasp_main_0_mcasp_afsr_pout:[136,150],dev_atl0_atl_io_port_bws_parent_mcasp_main_0_mcasp_afsx_pout:[136,150],dev_atl0_atl_io_port_bws_parent_mcasp_main_1_mcasp_afsr_pout:[136,150],dev_atl0_atl_io_port_bws_parent_mcasp_main_1_mcasp_afsx_pout:[136,150],dev_atl0_atl_io_port_bws_parent_mcasp_main_2_mcasp_afsr_pout:[136,150],dev_atl0_atl_io_port_bws_parent_mcasp_main_2_mcasp_afsx_pout:[136,150],dev_atl0_atl_io_port_bws_parent_mcasp_main_3_mcasp_afsr_pout:[136,150],dev_atl0_atl_io_port_bws_parent_mcasp_main_3_mcasp_afsx_pout:[136,150],dev_atl0_atl_io_port_bws_parent_mcasp_main_4_mcasp_afsr_pout:[136,150],dev_atl0_atl_io_port_bws_parent_mcasp_main_4_mcasp_afsx_pout:[136,150],dev_atl0_vbus_clk:[107,121,136,150],dev_board0_audio_ext_refclk0_in:[33,47,107,121,136,150],dev_board0_audio_ext_refclk0_in_parent_atl_main_0_atl_io_port_atclk_out:[107,121,136,150],dev_board0_audio_ext_refclk0_in_parent_atl_main_0_atl_io_port_atclk_out_1:[107,121,136,150],dev_board0_audio_ext_refclk0_in_parent_atl_main_0_atl_io_port_atclk_out_2:[107,121,136,150],dev_board0_audio_ext_refclk0_in_parent_atl_main_0_atl_io_port_atclk_out_3:[107,121,136,150],dev_board0_audio_ext_refclk0_in_parent_board_0_audio_ext_refclk0_out:121,dev_board0_audio_ext_refclk0_in_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[107,136,150],dev_board0_audio_ext_refclk0_in_parent_hsdiv3_16fft_main_15_hsdivout2_clk:121,dev_board0_audio_ext_refclk0_in_parent_hsdiv3_16fft_main_4_hsdivout2_clk:121,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_0_mcasp_ahclkr_pout:[33,47,107,121,136,150],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_0_mcasp_ahclkx_pout:[33,47,107,121,136,150],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_10_mcasp_ahclkr_pout:121,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_10_mcasp_ahclkx_pout:121,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_11_mcasp_ahclkr_pout:121,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_11_mcasp_ahclkx_pout:121,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_1_mcasp_ahclkr_pout:[33,47,107,121,136,150],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_1_mcasp_ahclkx_pout:[33,47,107,121,136,150],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_2_mcasp_ahclkr_pout:[33,47,107,121,136,150],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_2_mcasp_ahclkx_pout:[33,47,107,121,136,150],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_3_mcasp_ahclkr_pout:[121,136,150],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_3_mcasp_ahclkx_pout:[121,136,150],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_4_mcasp_ahclkr_pout:[121,136,150],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_4_mcasp_ahclkx_pout:[121,136,150],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_5_mcasp_ahclkr_pout:121,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_5_mcasp_ahclkx_pout:121,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_6_mcasp_ahclkr_pout:121,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_6_mcasp_ahclkx_pout:121,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_7_mcasp_ahclkr_pout:121,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_7_mcasp_ahclkx_pout:121,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_8_mcasp_ahclkr_pout:121,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_8_mcasp_ahclkx_pout:121,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_9_mcasp_ahclkr_pout:121,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_9_mcasp_ahclkx_pout:121,dev_board0_audio_ext_refclk0_in_parent_postdiv1_16fft_main_1_hsdivout6_clk:[33,47],dev_board0_audio_ext_refclk0_in_parent_postdiv4_16ff_main_2_hsdivout8_clk:[33,47],dev_board0_audio_ext_refclk0_out:[33,47,107,121,136,150],dev_board0_audio_ext_refclk1_in:[33,47,107,121,136,150],dev_board0_audio_ext_refclk1_in_parent_atl_main_0_atl_io_port_atclk_out:[107,121,136,150],dev_board0_audio_ext_refclk1_in_parent_atl_main_0_atl_io_port_atclk_out_1:[107,121,136,150],dev_board0_audio_ext_refclk1_in_parent_atl_main_0_atl_io_port_atclk_out_2:[107,121,136,150],dev_board0_audio_ext_refclk1_in_parent_atl_main_0_atl_io_port_atclk_out_3:[107,121,136,150],dev_board0_audio_ext_refclk1_in_parent_board_0_audio_ext_refclk1_out:121,dev_board0_audio_ext_refclk1_in_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[107,136,150],dev_board0_audio_ext_refclk1_in_parent_hsdiv3_16fft_main_15_hsdivout2_clk:121,dev_board0_audio_ext_refclk1_in_parent_hsdiv3_16fft_main_4_hsdivout2_clk:121,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_0_mcasp_ahclkr_pout:[33,47,107,121,136,150],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_0_mcasp_ahclkx_pout:[33,47,107,121,136,150],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_10_mcasp_ahclkr_pout:121,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_10_mcasp_ahclkx_pout:121,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_11_mcasp_ahclkr_pout:121,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_11_mcasp_ahclkx_pout:121,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_1_mcasp_ahclkr_pout:[33,47,107,121,136,150],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_1_mcasp_ahclkx_pout:[33,47,107,121,136,150],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_2_mcasp_ahclkr_pout:[33,47,107,121,136,150],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_2_mcasp_ahclkx_pout:[33,47,107,121,136,150],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_3_mcasp_ahclkr_pout:[121,136,150],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_3_mcasp_ahclkx_pout:[121,136,150],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_4_mcasp_ahclkr_pout:[121,136,150],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_4_mcasp_ahclkx_pout:[121,136,150],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_5_mcasp_ahclkr_pout:121,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_5_mcasp_ahclkx_pout:121,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_6_mcasp_ahclkr_pout:121,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_6_mcasp_ahclkx_pout:121,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_7_mcasp_ahclkr_pout:121,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_7_mcasp_ahclkx_pout:121,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_8_mcasp_ahclkr_pout:121,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_8_mcasp_ahclkx_pout:121,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_9_mcasp_ahclkr_pout:121,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_9_mcasp_ahclkx_pout:121,dev_board0_audio_ext_refclk1_in_parent_postdiv1_16fft_main_1_hsdivout6_clk:[33,47],dev_board0_audio_ext_refclk1_in_parent_postdiv4_16ff_main_2_hsdivout8_clk:[33,47],dev_board0_audio_ext_refclk1_out:[33,47,107,121,136,150],dev_board0_audio_ext_refclk2_in:121,dev_board0_audio_ext_refclk2_in_parent_atl_main_0_atl_io_port_atclk_out:121,dev_board0_audio_ext_refclk2_in_parent_atl_main_0_atl_io_port_atclk_out_1:121,dev_board0_audio_ext_refclk2_in_parent_atl_main_0_atl_io_port_atclk_out_2:121,dev_board0_audio_ext_refclk2_in_parent_atl_main_0_atl_io_port_atclk_out_3:121,dev_board0_audio_ext_refclk2_in_parent_board_0_audio_ext_refclk2_out:121,dev_board0_audio_ext_refclk2_in_parent_hsdiv3_16fft_main_15_hsdivout2_clk:121,dev_board0_audio_ext_refclk2_in_parent_hsdiv3_16fft_main_4_hsdivout2_clk:121,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_0_mcasp_ahclkr_pout:121,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_0_mcasp_ahclkx_pout:121,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_10_mcasp_ahclkr_pout:121,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_10_mcasp_ahclkx_pout:121,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_11_mcasp_ahclkr_pout:121,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_11_mcasp_ahclkx_pout:121,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_1_mcasp_ahclkr_pout:121,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_1_mcasp_ahclkx_pout:121,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_2_mcasp_ahclkr_pout:121,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_2_mcasp_ahclkx_pout:121,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_3_mcasp_ahclkr_pout:121,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_3_mcasp_ahclkx_pout:121,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_4_mcasp_ahclkr_pout:121,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_4_mcasp_ahclkx_pout:121,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_5_mcasp_ahclkr_pout:121,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_5_mcasp_ahclkx_pout:121,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_6_mcasp_ahclkr_pout:121,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_6_mcasp_ahclkx_pout:121,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_7_mcasp_ahclkr_pout:121,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_7_mcasp_ahclkx_pout:121,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_8_mcasp_ahclkr_pout:121,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_8_mcasp_ahclkx_pout:121,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_9_mcasp_ahclkr_pout:121,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_9_mcasp_ahclkx_pout:121,dev_board0_audio_ext_refclk2_out:121,dev_board0_audio_ext_refclk3_in:121,dev_board0_audio_ext_refclk3_in_parent_atl_main_0_atl_io_port_atclk_out:121,dev_board0_audio_ext_refclk3_in_parent_atl_main_0_atl_io_port_atclk_out_1:121,dev_board0_audio_ext_refclk3_in_parent_atl_main_0_atl_io_port_atclk_out_2:121,dev_board0_audio_ext_refclk3_in_parent_atl_main_0_atl_io_port_atclk_out_3:121,dev_board0_audio_ext_refclk3_in_parent_board_0_audio_ext_refclk3_out:121,dev_board0_audio_ext_refclk3_in_parent_hsdiv3_16fft_main_15_hsdivout2_clk:121,dev_board0_audio_ext_refclk3_in_parent_hsdiv3_16fft_main_4_hsdivout2_clk:121,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_0_mcasp_ahclkr_pout:121,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_0_mcasp_ahclkx_pout:121,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_10_mcasp_ahclkr_pout:121,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_10_mcasp_ahclkx_pout:121,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_11_mcasp_ahclkr_pout:121,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_11_mcasp_ahclkx_pout:121,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_1_mcasp_ahclkr_pout:121,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_1_mcasp_ahclkx_pout:121,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_2_mcasp_ahclkr_pout:121,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_2_mcasp_ahclkx_pout:121,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_3_mcasp_ahclkr_pout:121,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_3_mcasp_ahclkx_pout:121,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_4_mcasp_ahclkr_pout:121,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_4_mcasp_ahclkx_pout:121,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_5_mcasp_ahclkr_pout:121,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_5_mcasp_ahclkx_pout:121,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_6_mcasp_ahclkr_pout:121,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_6_mcasp_ahclkx_pout:121,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_7_mcasp_ahclkr_pout:121,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_7_mcasp_ahclkx_pout:121,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_8_mcasp_ahclkr_pout:121,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_8_mcasp_ahclkx_pout:121,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_9_mcasp_ahclkr_pout:121,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_9_mcasp_ahclkx_pout:121,dev_board0_audio_ext_refclk3_out:121,dev_board0_bus_ccdc0_pclk_out:[76,91],dev_board0_bus_cpts_rft_clk_out:[76,91],dev_board0_bus_dss0extpclkin_out:[76,91],dev_board0_bus_dss0pclk_in:[76,91],dev_board0_bus_ext_refclk1_out:[76,91],dev_board0_bus_gpmcclk_out:[76,91],dev_board0_bus_mcasp0aclkr_out:[76,91],dev_board0_bus_mcasp0aclkx_out:[76,91],dev_board0_bus_mcasp0ahclkr_out:[76,91],dev_board0_bus_mcasp0ahclkx_out:[76,91],dev_board0_bus_mcasp1aclkr_out:[76,91],dev_board0_bus_mcasp1aclkx_out:[76,91],dev_board0_bus_mcasp1ahclkr_out:[76,91],dev_board0_bus_mcasp1ahclkx_out:[76,91],dev_board0_bus_mcasp2aclkr_out:[76,91],dev_board0_bus_mcasp2aclkx_out:[76,91],dev_board0_bus_mcasp2ahclkr_out:[76,91],dev_board0_bus_mcasp2ahclkx_out:[76,91],dev_board0_bus_mcu_clkout_in:[76,91],dev_board0_bus_mcu_clkout_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk10:[76,91],dev_board0_bus_mcu_clkout_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk5:[76,91],dev_board0_bus_mcu_cpts_rft_clk_out:[76,91],dev_board0_bus_mcu_ext_refclk0_out:[76,91],dev_board0_bus_mcu_hyperbus_clk_in:76,dev_board0_bus_mcu_hyperbus_nclk_in:76,dev_board0_bus_mcu_obsclk_in:[76,91],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_clkout_clk:[76,91],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_clkout_clk_dup0:[76,91],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout1_clk:[76,91],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk:[76,91],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout3_clk:[76,91],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:[76,91],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[76,91],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout1_clk:[76,91],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[76,91],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk:[76,91],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:[76,91],dev_board0_bus_mcu_obsclk_in_parent_gluelogic_lfosc_clk_bus_out:[76,91],dev_board0_bus_mcu_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[76,91],dev_board0_bus_mcu_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk_dup0:[76,91],dev_board0_bus_mcu_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[76,91],dev_board0_bus_mcu_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[76,91],dev_board0_bus_mcu_ospi0clk_in:[76,91],dev_board0_bus_mcu_ospi0dqs_out:[76,91],dev_board0_bus_mcu_ospi0lbclko_in:[76,91],dev_board0_bus_mcu_ospi1clk_in:[76,91],dev_board0_bus_mcu_ospi1dqs_out:[76,91],dev_board0_bus_mcu_ospi1lbclko_in:[76,91],dev_board0_bus_mcu_rgmii1_rclk_out:[76,91],dev_board0_bus_mcu_rgmii1_tclk_out:[76,91],dev_board0_bus_mcu_rmii1_refclk_out:[76,91],dev_board0_bus_mcu_scl0_in:76,dev_board0_bus_mcu_spi0clk_out:[76,91],dev_board0_bus_mcu_spi1clk_out:[76,91],dev_board0_bus_mcu_sysclkout_in:[76,91],dev_board0_bus_obsclk_in:[76,91],dev_board0_bus_obsclk_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[76,91],dev_board0_bus_obsclk_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout1_clk:[76,91],dev_board0_bus_obsclk_in_parent_adpllljm_hsdiv_wrap_main_2_bus_clkout_clk:[76,91],dev_board0_bus_obsclk_in_parent_adpllljm_wrap_main_1_bus_clkout_clk:[76,91],dev_board0_bus_obsclk_in_parent_adpllljm_wrap_main_3_bus_clkout_clk:[76,91],dev_board0_bus_obsclk_in_parent_adpllljm_wrap_main_4_bus_clkout_clk:[76,91],dev_board0_bus_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[76,91],dev_board0_bus_obsclk_in_parent_adpllm_wrap_main_6_bus_clkout_clk:[76,91],dev_board0_bus_obsclk_in_parent_adpllm_wrap_main_7_bus_clkout_clk:[76,91],dev_board0_bus_obsclk_in_parent_board_0_hfosc1_clk_out:[76,91],dev_board0_bus_obsclk_in_parent_gluelogic_lfosc_clk_bus_out:[76,91],dev_board0_bus_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[76,91],dev_board0_bus_obsclk_in_parent_navss256l_main_0_bus_cpts0_genf2_0:76,dev_board0_bus_obsclk_in_parent_navss256l_main_0_bus_cpts0_genf3_0:76,dev_board0_bus_obsclk_in_parent_navss256l_main_0_bus_cpts0_genf4_0:76,dev_board0_bus_obsclk_in_parent_navss256l_main_0_bus_cpts0_genf5_0:76,dev_board0_bus_pcie1refclkm_out:76,dev_board0_bus_pcie1refclkp_out:76,dev_board0_bus_prg0_rgmii1_rclk_out:[76,91],dev_board0_bus_prg0_rgmii1_tclk_in:76,dev_board0_bus_prg0_rgmii1_tclk_out:91,dev_board0_bus_prg0_rgmii2_rclk_out:[76,91],dev_board0_bus_prg0_rgmii2_tclk_in:76,dev_board0_bus_prg0_rgmii2_tclk_out:91,dev_board0_bus_prg1_rgmii1_rclk_out:[76,91],dev_board0_bus_prg1_rgmii1_tclk_in:76,dev_board0_bus_prg1_rgmii1_tclk_out:91,dev_board0_bus_prg1_rgmii2_rclk_out:[76,91],dev_board0_bus_prg1_rgmii2_tclk_out:91,dev_board0_bus_prg2_rgmii1_rclk_out:[76,91],dev_board0_bus_prg2_rgmii1_tclk_in:76,dev_board0_bus_prg2_rgmii1_tclk_out:91,dev_board0_bus_prg2_rgmii2_rclk_out:[76,91],dev_board0_bus_prg2_rgmii2_tclk_in:76,dev_board0_bus_prg2_rgmii2_tclk_out:91,dev_board0_bus_refclk0m_in:76,dev_board0_bus_refclk0m_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:76,dev_board0_bus_refclk0m_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:76,dev_board0_bus_refclk0m_in_parent_board_0_hfosc1_clk_out:76,dev_board0_bus_refclk0m_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:76,dev_board0_bus_refclk0p_in:[76,91],dev_board0_bus_refclk0p_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[76,91],dev_board0_bus_refclk0p_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:[76,91],dev_board0_bus_refclk0p_in_parent_board_0_hfosc1_clk_out:[76,91],dev_board0_bus_refclk0p_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[76,91],dev_board0_bus_refclk1m_in:76,dev_board0_bus_refclk1m_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:76,dev_board0_bus_refclk1m_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:76,dev_board0_bus_refclk1m_in_parent_board_0_hfosc1_clk_out:76,dev_board0_bus_refclk1m_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:76,dev_board0_bus_refclk1p_in:[76,91],dev_board0_bus_refclk1p_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[76,91],dev_board0_bus_refclk1p_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:[76,91],dev_board0_bus_refclk1p_in_parent_board_0_hfosc1_clk_out:[76,91],dev_board0_bus_refclk1p_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[76,91],dev_board0_bus_scl0_in:76,dev_board0_bus_scl1_in:76,dev_board0_bus_scl2_in:76,dev_board0_bus_scl3_in:76,dev_board0_bus_spi0clk_out:[76,91],dev_board0_bus_spi1clk_out:[76,91],dev_board0_bus_spi2clk_out:[76,91],dev_board0_bus_spi3clk_out:[76,91],dev_board0_bus_sysclkout_in:[76,91],dev_board0_bus_usb0refclkm_out:76,dev_board0_bus_usb0refclkp_out:76,dev_board0_bus_wkup_scl0_in:76,dev_board0_bus_wkup_tck_out:[76,91],dev_board0_clkout0_in:[33,47,61],dev_board0_clkout0_in_parent_hsdiv4_16fft_main_0_hsdivout4_clk10:61,dev_board0_clkout0_in_parent_hsdiv4_16fft_main_0_hsdivout4_clk5:61,dev_board0_clkout0_in_parent_hsdiv4_16fft_main_2_hsdivout1_clk10:[33,47],dev_board0_clkout0_in_parent_hsdiv4_16fft_main_2_hsdivout1_clk5:[33,47],dev_board0_clkout_in:[107,121],dev_board0_clkout_in_parent_hsdiv4_16fft_main_3_hsdivout0_clk10:[107,121],dev_board0_clkout_in_parent_hsdiv4_16fft_main_3_hsdivout0_clk5:[107,121],dev_board0_cp_gemac_cpts0_rft_clk_out:[33,47,61],dev_board0_cpts0_rft_clk_out:[61,107,121,136,150],dev_board0_csi0_rxclkn_out:[136,150],dev_board0_csi0_rxclkp_out:[136,150],dev_board0_csi0_txclkn_in:[136,150],dev_board0_csi0_txclkp_in:[136,150],dev_board0_csi1_rxclkn_out:[136,150],dev_board0_csi1_rxclkp_out:[136,150],dev_board0_csi1_txclkn_in:[136,150],dev_board0_csi1_txclkp_in:[136,150],dev_board0_csi2_rxclkn_out:150,dev_board0_csi2_rxclkp_out:150,dev_board0_ddr0_ck0_in:[33,47,121],dev_board0_ddr0_ck0_n_in:[33,47,121],dev_board0_ddr0_ck0_out:[33,47],dev_board0_dsi0_txclkn_in:[136,150],dev_board0_dsi0_txclkp_in:[136,150],dev_board0_dsi1_txclkn_in:[136,150],dev_board0_dsi1_txclkp_in:[136,150],dev_board0_dsi_txclkn_in:121,dev_board0_dsi_txclkp_in:121,dev_board0_ext_refclk1_out:[33,47,61,107,121,136,150],dev_board0_fsi_rx0_clk_out:61,dev_board0_fsi_rx1_clk_out:61,dev_board0_fsi_rx2_clk_out:61,dev_board0_fsi_rx3_clk_out:61,dev_board0_fsi_rx4_clk_out:61,dev_board0_fsi_rx5_clk_out:61,dev_board0_fsi_tx0_clk_in:61,dev_board0_fsi_tx1_clk_in:61,dev_board0_gpmc0_clk_in:[33,47,61,107,121],dev_board0_gpmc0_clk_out:[107,121,136,150],dev_board0_gpmc0_clklb_in:[33,47,61],dev_board0_gpmc0_clklb_out:[33,47,61],dev_board0_gpmc0_clkout_in:[107,136,150],dev_board0_gpmc0_fclk_mux_in:[33,47,61,107,121,136,150],dev_board0_gpmc0_fclk_mux_in_parent_hsdiv4_16fft_main_0_hsdivout3_clk:[33,47,61],dev_board0_gpmc0_fclk_mux_in_parent_postdiv4_16ff_main_2_hsdivout7_clk:[33,47,61],dev_board0_hfosc1_clk_out:[76,91,107,121,136,150],dev_board0_hyp0_rxflclk_in:[136,150],dev_board0_hyp0_rxpmclk_out:[136,150],dev_board0_hyp0_txflclk_out:[136,150],dev_board0_hyp0_txpmclk_in:[136,150],dev_board0_hyp1_rxflclk_in:[136,150],dev_board0_hyp1_rxpmclk_out:[136,150],dev_board0_hyp1_txflclk_out:[136,150],dev_board0_hyp1_txpmclk_in:[136,150],dev_board0_i2c0_scl_in:[33,47,61,136,150],dev_board0_i2c0_scl_out:[33,47,61,107,121,136,150],dev_board0_i2c1_scl_in:[33,47,61,136,150],dev_board0_i2c1_scl_out:[33,47,61,107,121,136,150],dev_board0_i2c2_scl_in:[33,47,61,136,150],dev_board0_i2c2_scl_out:[33,47,61,107,121,136,150],dev_board0_i2c3_scl_in:[33,47,61,136,150],dev_board0_i2c3_scl_out:[33,47,61,107,121,136,150],dev_board0_i2c4_scl_in:[136,150],dev_board0_i2c4_scl_out:[107,121,136,150],dev_board0_i2c5_scl_in:[136,150],dev_board0_i2c5_scl_out:[107,121,136,150],dev_board0_i2c6_scl_in:[136,150],dev_board0_i2c6_scl_out:[107,121,136,150],dev_board0_i3c0_scl_in:[107,121],dev_board0_i3c0_scl_out:[107,121],dev_board0_led_clk_out:[61,107,121,136,150],dev_board0_mcan0_rx_out:[136,150],dev_board0_mcan10_rx_out:[136,150],dev_board0_mcan11_rx_out:[136,150],dev_board0_mcan12_rx_out:[136,150],dev_board0_mcan13_rx_out:[136,150],dev_board0_mcan14_rx_out:[136,150],dev_board0_mcan15_rx_out:[136,150],dev_board0_mcan16_rx_out:[136,150],dev_board0_mcan17_rx_out:[136,150],dev_board0_mcan1_rx_out:[136,150],dev_board0_mcan2_rx_out:[136,150],dev_board0_mcan3_rx_out:[136,150],dev_board0_mcan4_rx_out:[136,150],dev_board0_mcan5_rx_out:[136,150],dev_board0_mcan6_rx_out:[136,150],dev_board0_mcan7_rx_out:[136,150],dev_board0_mcan8_rx_out:[136,150],dev_board0_mcan9_rx_out:[136,150],dev_board0_mcasp0_aclkr_in:[33,47,107,121,136,150],dev_board0_mcasp0_aclkr_out:[33,47,107,121,136,150],dev_board0_mcasp0_aclkx_in:[33,47,107,121,136,150],dev_board0_mcasp0_aclkx_out:[33,47,107,121,136,150],dev_board0_mcasp0_afsr_in:[33,47],dev_board0_mcasp0_afsr_out:[121,136,150],dev_board0_mcasp0_afsx_in:[33,47],dev_board0_mcasp0_afsx_out:[121,136,150],dev_board0_mcasp10_aclkr_in:121,dev_board0_mcasp10_aclkr_out:121,dev_board0_mcasp10_aclkx_in:121,dev_board0_mcasp10_aclkx_out:121,dev_board0_mcasp10_afsr_out:121,dev_board0_mcasp10_afsx_out:121,dev_board0_mcasp11_aclkr_in:121,dev_board0_mcasp11_aclkr_out:121,dev_board0_mcasp11_aclkx_in:121,dev_board0_mcasp11_aclkx_out:121,dev_board0_mcasp11_afsr_out:121,dev_board0_mcasp11_afsx_out:121,dev_board0_mcasp1_aclkr_in:[33,47,107,121,136,150],dev_board0_mcasp1_aclkr_out:[33,47,107,121,136,150],dev_board0_mcasp1_aclkx_in:[33,47,107,121,136,150],dev_board0_mcasp1_aclkx_out:[33,47,107,121,136,150],dev_board0_mcasp1_afsr_in:[33,47],dev_board0_mcasp1_afsr_out:[121,136,150],dev_board0_mcasp1_afsx_in:[33,47],dev_board0_mcasp1_afsx_out:[121,136,150],dev_board0_mcasp2_aclkr_in:[33,47,107,121,136,150],dev_board0_mcasp2_aclkr_out:[33,47,107,121,136,150],dev_board0_mcasp2_aclkx_in:[33,47,107,121,136,150],dev_board0_mcasp2_aclkx_out:[33,47,107,121,136,150],dev_board0_mcasp2_afsr_in:[33,47],dev_board0_mcasp2_afsr_out:[121,136,150],dev_board0_mcasp2_afsx_in:[33,47],dev_board0_mcasp2_afsx_out:[121,136,150],dev_board0_mcasp3_aclkr_in:[121,136,150],dev_board0_mcasp3_aclkr_out:[121,136,150],dev_board0_mcasp3_aclkx_in:[121,136,150],dev_board0_mcasp3_aclkx_out:[121,136,150],dev_board0_mcasp3_afsr_out:[121,136,150],dev_board0_mcasp3_afsx_out:[121,136,150],dev_board0_mcasp4_aclkr_in:[121,136,150],dev_board0_mcasp4_aclkr_out:[121,136,150],dev_board0_mcasp4_aclkx_in:[121,136,150],dev_board0_mcasp4_aclkx_out:[121,136,150],dev_board0_mcasp4_afsr_out:[121,136,150],dev_board0_mcasp4_afsx_out:[121,136,150],dev_board0_mcasp5_aclkr_in:121,dev_board0_mcasp5_aclkr_out:121,dev_board0_mcasp5_aclkx_in:121,dev_board0_mcasp5_aclkx_out:121,dev_board0_mcasp5_afsr_out:121,dev_board0_mcasp5_afsx_out:121,dev_board0_mcasp6_aclkr_in:121,dev_board0_mcasp6_aclkr_out:121,dev_board0_mcasp6_aclkx_in:121,dev_board0_mcasp6_aclkx_out:121,dev_board0_mcasp6_afsr_out:121,dev_board0_mcasp6_afsx_out:121,dev_board0_mcasp7_aclkr_in:121,dev_board0_mcasp7_aclkr_out:121,dev_board0_mcasp7_aclkx_in:121,dev_board0_mcasp7_aclkx_out:121,dev_board0_mcasp7_afsr_out:121,dev_board0_mcasp7_afsx_out:121,dev_board0_mcasp8_aclkr_in:121,dev_board0_mcasp8_aclkr_out:121,dev_board0_mcasp8_aclkx_in:121,dev_board0_mcasp8_aclkx_out:121,dev_board0_mcasp8_afsr_out:121,dev_board0_mcasp8_afsx_out:121,dev_board0_mcasp9_aclkr_in:121,dev_board0_mcasp9_aclkr_out:121,dev_board0_mcasp9_aclkx_in:121,dev_board0_mcasp9_aclkx_out:121,dev_board0_mcasp9_afsr_out:121,dev_board0_mcasp9_afsx_out:121,dev_board0_mcu_clkout0_in:[107,121,136,150],dev_board0_mcu_clkout0_in_parent_hsdiv4_16fft_mcu_2_hsdivout0_clk10:[107,121,136,150],dev_board0_mcu_clkout0_in_parent_hsdiv4_16fft_mcu_2_hsdivout0_clk5:[107,121,136,150],dev_board0_mcu_cpts0_rft_clk_out:[107,121,136,150],dev_board0_mcu_ext_refclk0_out:[33,47,61,107,121,136,150],dev_board0_mcu_hyperbus0_ck_in:[107,121,136,150],dev_board0_mcu_hyperbus0_ckn_in:[107,121,136,150],dev_board0_mcu_i2c0_scl_in:[47,61,107,121,136,150],dev_board0_mcu_i2c0_scl_out:[33,47,61,107,121,136,150],dev_board0_mcu_i2c1_scl_in:[61,136,150],dev_board0_mcu_i2c1_scl_out:[61,107,121,136,150],dev_board0_mcu_i3c0_scl_in:[107,121,136,150],dev_board0_mcu_i3c0_scl_out:[107,121,136,150],dev_board0_mcu_i3c0_sda_out:[136,150],dev_board0_mcu_i3c1_scl_in:121,dev_board0_mcu_i3c1_scl_out:121,dev_board0_mcu_mcan0_rx_out:[136,150],dev_board0_mcu_mcan1_rx_out:[136,150],dev_board0_mcu_mdio0_mdc_in:[107,121,136,150],dev_board0_mcu_obsclk0_in:[33,47,61,107,121,136,150],dev_board0_mcu_obsclk0_in_parent_gluelogic_hfosc0_clkout:[33,47,61,107,121,136,150],dev_board0_mcu_obsclk0_in_parent_mcu_obsclk_div_out0:[33,47,61,107,121,136,150],dev_board0_mcu_ospi0_clk_in:[107,121,136,150],dev_board0_mcu_ospi0_dqs_out:[107,121,136,150],dev_board0_mcu_ospi0_lbclko_in:[107,121,136,150],dev_board0_mcu_ospi0_lbclko_out:[136,150],dev_board0_mcu_ospi1_clk_in:[121,150],dev_board0_mcu_ospi1_dqs_out:[121,136,150],dev_board0_mcu_ospi1_lbclko_in:[121,136,150],dev_board0_mcu_ospi1_lbclko_out:[136,150],dev_board0_mcu_rgmii1_rxc_out:[107,121,136,150],dev_board0_mcu_rgmii1_txc_in:[107,121,136,150],dev_board0_mcu_rgmii1_txc_out:121,dev_board0_mcu_rmii1_ref_clk_out:[107,121,136,150],dev_board0_mcu_spi0_clk_in:[33,47,61,107,121,136,150],dev_board0_mcu_spi0_clk_out:[33,47,61,136,150],dev_board0_mcu_spi1_clk_in:[33,47,61,107,121,136,150],dev_board0_mcu_spi1_clk_out:[33,47,61,136,150],dev_board0_mcu_sysclkout0_in:[33,47,61,107,121,136,150],dev_board0_mcu_timer_io0_in:[33,47,61],dev_board0_mcu_timer_io1_in:[33,47,61],dev_board0_mcu_timer_io2_in:[33,47,61],dev_board0_mcu_timer_io3_in:[33,47,61],dev_board0_mdio0_mdc_in:[33,47,107,121,150],dev_board0_mdio1_mdc_in:[136,150],dev_board0_mlb0_mlbclk_out:121,dev_board0_mlb0_mlbcp_out:121,dev_board0_mmc0_clk_in:[33,121],dev_board0_mmc0_clk_out:[33,47],dev_board0_mmc0_clklb_in:[33,47],dev_board0_mmc0_clklb_out:[33,47],dev_board0_mmc1_clk_in:[33,47,61,107,121,136,150],dev_board0_mmc1_clk_out:[33,47,136,150],dev_board0_mmc1_clklb_in:[33,47,136,150],dev_board0_mmc1_clklb_out:[33,47,61,136,150],dev_board0_mmc2_clk_in:[33,47,121],dev_board0_mmc2_clk_out:[33,47],dev_board0_mmc2_clklb_in:[33,47],dev_board0_mmc2_clklb_out:[33,47],dev_board0_obsclk0_in:[33,47,61,107,121,136,150],dev_board0_obsclk0_in_parent_board_0_hfosc1_clk_out:[107,121,136,150],dev_board0_obsclk0_in_parent_board_0_wkup_lf_clkin_out:107,dev_board0_obsclk0_in_parent_clk_32k_rc_sel_out0:47,dev_board0_obsclk0_in_parent_cpsw_3guss_main_0_cpts_genf0:[47,61],dev_board0_obsclk0_in_parent_cpsw_3guss_main_0_cpts_genf1:[47,61],dev_board0_obsclk0_in_parent_gluelogic_hfosc0_clkout:[33,47,61,107,121,136,150],dev_board0_obsclk0_in_parent_gluelogic_lpxosc_clkout:[121,136,150],dev_board0_obsclk0_in_parent_gluelogic_rcosc_clk_1p0v_97p65k3:61,dev_board0_obsclk0_in_parent_gluelogic_rcosc_clkout:[47,61],dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_12_hsdivout0_clk:[47,61,107,121,136,150],dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_16_hsdivout0_clk:47,dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_17_hsdivout0_clk:47,dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_24_hsdivout0_clk:121,dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_26_hsdivout0_clk:[136,150],dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_27_hsdivout0_clk:150,dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_28_hsdivout0_clk:150,dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_6_hsdivout0_clk:[121,136,150],dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_8_hsdivout0_clk:61,dev_board0_obsclk0_in_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:[47,61],dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_14_hsdivout0_clk:[61,107,121],dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_15_hsdivout0_clk:47,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_16_hsdivout0_clk:[121,136,150],dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_17_hsdivout0_clk:[121,136,150],dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_18_hsdivout0_clk:121,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_19_hsdivout0_clk:[121,136,150],dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_23_hsdivout0_clk:121,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_25_hsdivout0_clk:[121,136,150],dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_5_hsdivout0_clk:[136,150],dev_board0_obsclk0_in_parent_hsdiv2_16fft_main_14_hsdivout0_clk:[136,150],dev_board0_obsclk0_in_parent_hsdiv2_16fft_main_4_hsdivout0_clk:[107,136,150],dev_board0_obsclk0_in_parent_hsdiv3_16fft_main_15_hsdivout0_clk:121,dev_board0_obsclk0_in_parent_hsdiv3_16fft_main_4_hsdivout0_clk:121,dev_board0_obsclk0_in_parent_hsdiv3_16fft_main_5_hsdivout0_clk:121,dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_0_hsdivout0_clk:[47,61,107,121,136,150],dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_0_hsdivout0_clk_dup0:[47,61,107,121,136,150],dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_1_hsdivout0_clk:[47,61,107,121,136,150],dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_2_hsdivout0_clk:[47,61,107,121],dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_2_hsdivout1_clk:[136,150],dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_3_hsdivout0_clk:[107,121,136,150],dev_board0_obsclk0_in_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:47,dev_board0_obsclk0_in_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_board0_obsclk0_in_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[136,150],dev_board0_obsclk0_in_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_board0_obsclk0_in_parent_k3_cpts_main_0_cpts_genf1:61,dev_board0_obsclk0_in_parent_k3_cpts_main_0_cpts_genf2:61,dev_board0_obsclk0_in_parent_k3_cpts_main_0_cpts_genf3:61,dev_board0_obsclk0_in_parent_main_obsclk0_mux_sel_div_clkout:47,dev_board0_obsclk0_in_parent_main_obsclk_div_out0:33,dev_board0_obsclk0_in_parent_navss256vcl_main_0_cpts0_genf3:107,dev_board0_obsclk0_in_parent_navss512j7am_main_0_cpts0_genf3:[136,150],dev_board0_obsclk0_in_parent_navss512l_main_0_cpts0_genf3:121,dev_board0_obsclk0_in_parent_obsclk1_mux_out0:[107,121,136,150],dev_board0_obsclk0_in_parent_sam62_a53_512kb_wrap_main_0_arm_corepack_0_a53_divh_clk4_obsclk_out_clk:47,dev_board0_obsclk0_in_parent_sam62_pll_ctrl_wrap_main_0_chip_div1_clk_clk:47,dev_board0_obsclk0_in_parent_ufshci2p1ss_16ffc_main_0_ufshci_mphy_m31_vco_19p2m_clk:150,dev_board0_obsclk0_in_parent_ufshci2p1ss_16ffc_main_0_ufshci_mphy_m31_vco_26m_clk:150,dev_board0_obsclk0_in_parent_ufshci2p1ss_16ffc_main_0_ufshci_mphy_tx_ref_symbolclk:150,dev_board0_obsclk1_in:[33,107,121,136,150],dev_board0_obsclk1_in_parent_board_0_hfosc1_clk_out:[136,150],dev_board0_obsclk1_in_parent_gluelogic_hfosc0_clkout:[136,150],dev_board0_obsclk1_in_parent_gluelogic_lpxosc_clkout:[136,150],dev_board0_obsclk1_in_parent_hsdiv0_16fft_main_12_hsdivout0_clk:[136,150],dev_board0_obsclk1_in_parent_hsdiv0_16fft_main_26_hsdivout0_clk:[136,150],dev_board0_obsclk1_in_parent_hsdiv0_16fft_main_27_hsdivout0_clk:150,dev_board0_obsclk1_in_parent_hsdiv0_16fft_main_28_hsdivout0_clk:150,dev_board0_obsclk1_in_parent_hsdiv0_16fft_main_6_hsdivout0_clk:[136,150],dev_board0_obsclk1_in_parent_hsdiv0_16fft_main_7_hsdivout0_clk4:121,dev_board0_obsclk1_in_parent_hsdiv0_16fft_main_8_hsdivout0_clk8:121,dev_board0_obsclk1_in_parent_hsdiv1_16fft_main_16_hsdivout0_clk:[136,150],dev_board0_obsclk1_in_parent_hsdiv1_16fft_main_17_hsdivout0_clk:[136,150],dev_board0_obsclk1_in_parent_hsdiv1_16fft_main_19_hsdivout0_clk:[136,150],dev_board0_obsclk1_in_parent_hsdiv1_16fft_main_25_hsdivout0_clk:[136,150],dev_board0_obsclk1_in_parent_hsdiv1_16fft_main_5_hsdivout0_clk:[136,150],dev_board0_obsclk1_in_parent_hsdiv2_16fft_main_14_hsdivout0_clk:[136,150],dev_board0_obsclk1_in_parent_hsdiv2_16fft_main_4_hsdivout0_clk:[136,150],dev_board0_obsclk1_in_parent_hsdiv3_16fft_main_13_hsdivout0_clk4:121,dev_board0_obsclk1_in_parent_hsdiv4_16fft_main_0_hsdivout0_clk:[136,150],dev_board0_obsclk1_in_parent_hsdiv4_16fft_main_0_hsdivout0_clk_dup0:[136,150],dev_board0_obsclk1_in_parent_hsdiv4_16fft_main_1_hsdivout0_clk:[136,150],dev_board0_obsclk1_in_parent_hsdiv4_16fft_main_2_hsdivout1_clk:[136,150],dev_board0_obsclk1_in_parent_hsdiv4_16fft_main_3_hsdivout0_clk:[136,150],dev_board0_obsclk1_in_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[136,150],dev_board0_obsclk1_in_parent_navss512j7am_main_0_cpts0_genf3:[136,150],dev_board0_obsclk1_in_parent_obsclk1_mux_out0:[136,150],dev_board0_obsclk1_in_parent_ufshci2p1ss_16ffc_main_0_ufshci_mphy_m31_vco_19p2m_clk:150,dev_board0_obsclk1_in_parent_ufshci2p1ss_16ffc_main_0_ufshci_mphy_m31_vco_26m_clk:150,dev_board0_obsclk1_in_parent_ufshci2p1ss_16ffc_main_0_ufshci_mphy_tx_ref_symbolclk:150,dev_board0_obsclk2_in:107,dev_board0_ospi0_dqs_out:[33,47,61],dev_board0_ospi0_lbclko_in:[33,47,61],dev_board0_ospi0_lbclko_out:[33,47,61],dev_board0_pcie_refclk0_n_out_in:150,dev_board0_pcie_refclk0_p_out_in:150,dev_board0_pcie_refclk0n_in:121,dev_board0_pcie_refclk0n_out:121,dev_board0_pcie_refclk0n_out_in:121,dev_board0_pcie_refclk0p_in:121,dev_board0_pcie_refclk0p_out:121,dev_board0_pcie_refclk0p_out_in:121,dev_board0_pcie_refclk1_n_out_in:[136,150],dev_board0_pcie_refclk1_p_out_in:[136,150],dev_board0_pcie_refclk1n_in:121,dev_board0_pcie_refclk1n_out:121,dev_board0_pcie_refclk1n_out_in:121,dev_board0_pcie_refclk1p_in:121,dev_board0_pcie_refclk1p_out:121,dev_board0_pcie_refclk1p_out_in:121,dev_board0_pcie_refclk2_n_out_in:150,dev_board0_pcie_refclk2_p_out_in:150,dev_board0_pcie_refclk2n_in:121,dev_board0_pcie_refclk2n_out:121,dev_board0_pcie_refclk2p_in:121,dev_board0_pcie_refclk2p_out:121,dev_board0_pcie_refclk3_n_out_in:[136,150],dev_board0_pcie_refclk3_p_out_in:[136,150],dev_board0_pcie_refclk3n_in:121,dev_board0_pcie_refclk3n_out:121,dev_board0_pcie_refclk3p_in:121,dev_board0_pcie_refclk3p_out:121,dev_board0_prg0_mdio0_mdc_in:[61,121],dev_board0_prg0_rgmii1_rxc_out:[61,121],dev_board0_prg0_rgmii1_txc_in:[61,121],dev_board0_prg0_rgmii1_txc_out:[61,121],dev_board0_prg0_rgmii2_rxc_out:[61,121],dev_board0_prg0_rgmii2_txc_in:[61,121],dev_board0_prg0_rgmii2_txc_out:[61,121],dev_board0_prg1_mdio0_mdc_in:[61,121],dev_board0_prg1_rgmii1_rxc_out:[61,121],dev_board0_prg1_rgmii1_txc_in:[61,121],dev_board0_prg1_rgmii1_txc_out:[61,121],dev_board0_prg1_rgmii2_rxc_out:[61,121],dev_board0_prg1_rgmii2_txc_in:[61,121],dev_board0_prg1_rgmii2_txc_out:[61,121],dev_board0_rgmii1_rxc_out:[33,47,61,107,136,150],dev_board0_rgmii1_txc_in:[33,47,61,107,136,150],dev_board0_rgmii1_txc_out:[33,47,61],dev_board0_rgmii2_rxc_out:[33,47,61,107],dev_board0_rgmii2_txc_in:[33,47,61,107],dev_board0_rgmii2_txc_out:[33,47,61],dev_board0_rgmii3_rxc_out:[107,121],dev_board0_rgmii3_txc_in:107,dev_board0_rgmii4_rxc_out:[107,121],dev_board0_rgmii4_txc_in:107,dev_board0_rgmii5_rxc_out:121,dev_board0_rgmii6_rxc_out:121,dev_board0_rgmii7_rxc_out:121,dev_board0_rgmii8_rxc_out:121,dev_board0_rmii1_ref_clk_out:[33,47],dev_board0_rmii2_ref_clk_out:[33,47],dev_board0_rmii_ref_clk_out:[61,107,121,136,150],dev_board0_serdes0_refclk_n_in:[136,150],dev_board0_serdes0_refclk_n_out:[136,150],dev_board0_serdes0_refclk_p_in:[136,150],dev_board0_serdes0_refclk_p_out:[136,150],dev_board0_serdes1_refclk_n_in:150,dev_board0_serdes1_refclk_n_out:150,dev_board0_serdes1_refclk_p_in:150,dev_board0_serdes1_refclk_p_out:150,dev_board0_serdes2_refclk_n_in:150,dev_board0_serdes2_refclk_n_out:150,dev_board0_serdes2_refclk_p_in:150,dev_board0_serdes2_refclk_p_out:150,dev_board0_serdes4_refclk_n_in:150,dev_board0_serdes4_refclk_n_out:150,dev_board0_serdes4_refclk_p_in:150,dev_board0_serdes4_refclk_p_out:150,dev_board0_spi0_clk_in:[33,47,61,107,121,136,150],dev_board0_spi0_clk_out:[33,47,61,136,150],dev_board0_spi1_clk_in:[33,47,61,107,121,136,150],dev_board0_spi1_clk_out:[33,47,61,136,150],dev_board0_spi2_clk_in:[33,47,61,107,121,136,150],dev_board0_spi2_clk_out:[33,47,61,136,150],dev_board0_spi3_clk_in:[61,107,121,136,150],dev_board0_spi3_clk_out:[61,136,150],dev_board0_spi4_clk_in:61,dev_board0_spi4_clk_out:61,dev_board0_spi5_clk_in:[107,121,136,150],dev_board0_spi5_clk_out:[136,150],dev_board0_spi6_clk_in:[107,121,136,150],dev_board0_spi6_clk_out:[136,150],dev_board0_spi7_clk_in:[107,121,136,150],dev_board0_spi7_clk_out:[136,150],dev_board0_sysclkout0_in:[33,47,61,107,121,136,150],dev_board0_tck_out:[33,47,61,107,121,136,150],dev_board0_timer_io0_in:[33,47,61],dev_board0_timer_io10_in:61,dev_board0_timer_io11_in:61,dev_board0_timer_io1_in:[33,47,61],dev_board0_timer_io2_in:[33,47,61],dev_board0_timer_io3_in:[33,47,61],dev_board0_timer_io4_in:[33,47,61],dev_board0_timer_io5_in:[33,47,61],dev_board0_timer_io6_in:[33,47,61],dev_board0_timer_io7_in:[33,47,61],dev_board0_timer_io8_in:61,dev_board0_timer_io9_in:61,dev_board0_trc_clk_in:[33,47,107,121,136,150],dev_board0_ufs0_ref_clk_in:[121,150],dev_board0_vout0_extpclkin_out:[33,47,136,150],dev_board0_vout0_pclk_in:[33,47,136,150],dev_board0_vout1_extpclkin_out:121,dev_board0_vout1_pclk_in:121,dev_board0_vout2_extpclkin_out:121,dev_board0_vout2_pclk_in:121,dev_board0_vpfe0_pclk_out:121,dev_board0_wkup_clkout0_in:[33,47],dev_board0_wkup_clkout0_in_parent_clk_32k_rc_sel_out0:47,dev_board0_wkup_clkout0_in_parent_gluelogic_hfosc0_clkout:[33,47],dev_board0_wkup_clkout0_in_parent_gluelogic_hfosc0_clkout_dup0:47,dev_board0_wkup_clkout0_in_parent_gluelogic_lfosc0_clkout:47,dev_board0_wkup_clkout0_in_parent_gluelogic_rcosc_clkout:47,dev_board0_wkup_clkout0_in_parent_hsdiv4_16fft_main_0_hsdivout2_clk:47,dev_board0_wkup_clkout0_in_parent_hsdiv4_16fft_main_1_hsdivout2_clk:47,dev_board0_wkup_clkout0_in_parent_postdiv4_16ff_main_2_hsdivout9_clk:47,dev_board0_wkup_clkout0_in_parent_wkup_clkout_sel_out0:33,dev_board0_wkup_i2c0_scl_in:[107,121,136,150],dev_board0_wkup_i2c0_scl_out:[107,121,136,150],dev_board0_wkup_lf_clkin_out:107,dev_c66ss0_core0_gem_clk2_out_clk:121,dev_c66ss0_core0_gem_clkin_clk:121,dev_c66ss0_core0_gem_pbist_rom_clk:121,dev_c66ss0_core0_gem_trc_clk:121,dev_c66ss0_introuter0_intr_clk:121,dev_c66ss1_core0_gem_clk2_out_clk:121,dev_c66ss1_core0_gem_clkin_clk:121,dev_c66ss1_core0_gem_pbist_rom_clk:121,dev_c66ss1_core0_gem_trc_clk:121,dev_c66ss1_introuter0_intr_clk:121,dev_c71ss0_c7x_clk:121,dev_c71ss0_mma_mma_clk:121,dev_c71ss0_mma_pll_ctrl_clk:121,dev_c71ss0_pll_ctrl_clk:121,dev_c7x256v0_c7xv_core_0_c7xv_clk:33,dev_c7x256v0_clk_c7xv_clk:33,dev_c7x256v0_clk_c7xv_divh_clk4_obsclk_out_clk:33,dev_c7x256v0_clk_divh_clk2_soc_gclk:33,dev_c7x256v0_clk_divh_clk4_gclk:33,dev_c7x256v0_clk_divh_clk4_soc_gclk:33,dev_c7x256v0_clk_divp_clk1_gclk:33,dev_c7x256v0_clk_divp_clk1_soc_gclk:33,dev_c7x256v0_clk_pll_ctrl_clk:33,dev_c7x256v0_core0_divh_clk2_soc_gclk:33,dev_c7x256v0_core0_divh_clk4_gclk:33,dev_c7x256v0_core0_divh_clk4_soc_gclk:33,dev_c7x256v0_core0_divp_clk1_gclk:33,dev_c7x256v0_core0_divp_clk1_soc_gclk:33,dev_c7xv_rsws_bs_limiter6_clk_clk:33,dev_cal0_bus_clk:[76,91],dev_cal0_bus_cp_c_clk:[76,91],dev_cbass0_bus_main_sysclk0_2_clk:[76,91],dev_cbass0_bus_main_sysclk0_4_clk:[76,91],dev_cbass_debug0_bus_main_sysclk0_2_clk:[76,91],dev_cbass_debug0_bus_main_sysclk0_4_clk:[76,91],dev_cbass_fw0_bus_main_sysclk0_2_clk:[76,91],dev_cbass_fw0_bus_main_sysclk0_4_clk:[76,91],dev_cbass_infra0_bus_gtc_clock_1_clk:[76,91],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[76,91],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[76,91],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_board_0_bus_cpts_rft_clk_out:[76,91],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_board_0_bus_ext_refclk1_out:[76,91],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[76,91],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_board_0_bus_mcu_ext_refclk0_out:[76,91],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[76,91],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[76,91],dev_cbass_infra0_bus_main_sysclk0_2_clk:[76,91],dev_cbass_infra0_bus_main_sysclk0_4_clk:[76,91],dev_ccdebugss0_bus_atb0_clk:[76,91],dev_ccdebugss0_bus_atb1_clk:[76,91],dev_ccdebugss0_bus_cfg_clk:[76,91],dev_ccdebugss0_bus_dbg_clk:[76,91],dev_ccdebugss0_bus_sys_clk:[76,91],dev_clk_32k_rc_sel_dev_vd_clk:[33,47],dev_clk_32k_rc_sel_dev_vd_clk_parent_clk_32k_rc_sel_div_clkout:47,dev_clk_32k_rc_sel_dev_vd_clk_parent_gluelogic_hfosc0_clkout8:33,dev_clk_32k_rc_sel_dev_vd_clk_parent_gluelogic_lfosc0_clkout:[33,47],dev_clk_32k_rc_sel_dev_vd_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:[33,47],dev_clk_32k_rc_sel_dev_vd_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3_dup0:33,dev_clk_32k_rc_sel_dev_vd_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:47,dev_cmp_event_introuter0_intr_clk:[33,47,61],dev_cmpevent_intrtr0_bus_intr_clk:[76,91],dev_cmpevent_intrtr0_intr_clk:[107,121,136,150],dev_codec0_vpu_aclk_clk:[33,136,150],dev_codec0_vpu_bclk_clk:[33,136,150],dev_codec0_vpu_cclk_clk:[33,136,150],dev_codec0_vpu_pclk_clk:[33,136,150],dev_codec1_vpu_aclk_clk:150,dev_codec1_vpu_bclk_clk:150,dev_codec1_vpu_cclk_clk:150,dev_codec1_vpu_pclk_clk:150,dev_codec_rs_bw_limiter2_clk_clk:33,dev_codec_ws_bw_limiter3_clk_clk:33,dev_compute_cluster0_c71ss0_0_c7x_clk:136,dev_compute_cluster0_c71ss0_0_c7x_divh_clk4_obsclk_out_clk:136,dev_compute_cluster0_c71ss0_0_pll_ctrl_clk:136,dev_compute_cluster0_c71ss0_c7x_clk:150,dev_compute_cluster0_c71ss0_c7x_divh_clk4_obsclk_out_clk:150,dev_compute_cluster0_c71ss0_core0_c7x_clk:150,dev_compute_cluster0_c71ss0_core0_pll_ctrl_clk_clk:150,dev_compute_cluster0_c71ss1_0_c7x_clk:136,dev_compute_cluster0_c71ss1_0_pll_ctrl_clk:136,dev_compute_cluster0_c71ss1_c7x_clk:150,dev_compute_cluster0_c71ss1_core0_c7x_clk:150,dev_compute_cluster0_c71ss1_core0_pll_ctrl_clk_clk:150,dev_compute_cluster0_c71ss2_c7x_clk:150,dev_compute_cluster0_c71ss2_core0_c7x_clk:150,dev_compute_cluster0_c71ss3_c7x_clk:150,dev_compute_cluster0_c71ss3_core0_c7x_clk:150,dev_compute_cluster0_cfg_wrap_clk4_clk:121,dev_compute_cluster0_clec_clk1_clk:[121,136],dev_compute_cluster0_clec_clk4_clk:121,dev_compute_cluster0_core_core_clk1_clk:[121,136],dev_compute_cluster0_core_core_psil_leaf_clk:[121,136,150],dev_compute_cluster0_ddr32ss_emif0_ddr_pll_clk:107,dev_compute_cluster0_ddr32ss_emif0_ew_ddrss_ddr_pll_clk:121,dev_compute_cluster0_ddr32ss_emif0_ew_pll_ctrl_clk:121,dev_compute_cluster0_ddr32ss_emif0_pll_ctrl_clk:107,dev_compute_cluster0_debug_wrap_0_clk1_clk_clk:[136,150],dev_compute_cluster0_debug_wrap_0_clk2_clk_clk:[136,150],dev_compute_cluster0_debug_wrap_clk1_clk_clk:121,dev_compute_cluster0_debug_wrap_clk2_clk_clk:121,dev_compute_cluster0_dmsc_wrap_clk4_clk_clk:121,dev_compute_cluster0_en_msmc_domain_0_msmc_clk1_clk:136,dev_compute_cluster0_en_msmc_domain_msmc_clk1_clk:121,dev_compute_cluster0_gic500ss_vclk_clk:[121,136,150],dev_compute_cluster0_pbist_wrap_0_divh_clk2_clk_clk:136,dev_compute_cluster0_pbist_wrap_0_divp_clk1_clk_clk:136,dev_compute_cluster0_pbist_wrap_divh_clk2_clk_clk:121,dev_compute_cluster0_pbist_wrap_divh_clk4_clk_clk:[107,121],dev_compute_cluster0_pbist_wrap_divp_clk1_clk_clk:121,dev_compute_cluster0_tb_soc_gic_clk:107,dev_compute_cluster0_tb_soc_vbusp_cfg_clk:107,dev_compute_cluster0_tb_soc_vbusp_dbg_clk:107,dev_compute_cluster0_tb_soc_vbusp_dmsc_clk:107,dev_compute_cluster_a53_0_bus_arm0_clk:[76,91],dev_compute_cluster_a53_1_bus_arm0_clk:[76,91],dev_compute_cluster_a53_2_bus_arm1_clk:[76,91],dev_compute_cluster_a53_3_bus_arm1_clk:[76,91],dev_compute_cluster_cpac0_bus_arm0_clk:76,dev_compute_cluster_cpac1_bus_arm1_clk:76,dev_compute_cluster_msmc0_bus_msmc_clk:[76,91],dev_compute_cluster_msmc0_bus_tb_soc_gic_clk:76,dev_compute_cluster_msmc0_bus_tb_soc_vbusp_cfg_clk:76,dev_compute_cluster_msmc0_bus_tb_soc_vbusp_dbg_clk:76,dev_compute_cluster_msmc0_bus_tb_soc_vbusp_dmsc_clk:76,dev_compute_cluster_pbist0_bus_divh_clk4_clk_clk:91,dev_compute_cluster_pbist0_bus_divp_clk1_clk_clk:91,dev_cpsw0_cppi_clk_clk:[33,47,61,107,121],dev_cpsw0_cpts_genf0:[33,47,61,107,121],dev_cpsw0_cpts_genf1:[33,47,61],dev_cpsw0_cpts_rft_clk:[33,47,61,107,121],dev_cpsw0_cpts_rft_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[33,47,61],dev_cpsw0_cpts_rft_clk_parent_board_0_cpts0_rft_clk_out:[61,107,121],dev_cpsw0_cpts_rft_clk_parent_board_0_ext_refclk1_out:[33,47,61,107,121],dev_cpsw0_cpts_rft_clk_parent_board_0_mcu_cpts0_rft_clk_out:[107,121],dev_cpsw0_cpts_rft_clk_parent_board_0_mcu_ext_refclk0_out:[33,47,61,107,121],dev_cpsw0_cpts_rft_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[107,121],dev_cpsw0_cpts_rft_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[107,121],dev_cpsw0_cpts_rft_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[61,107,121],dev_cpsw0_cpts_rft_clk_parent_postdiv2_16fft_main_0_hsdivout6_clk:107,dev_cpsw0_cpts_rft_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:121,dev_cpsw0_cpts_rft_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:[33,47,61],dev_cpsw0_cpts_rft_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:[33,47,61],dev_cpsw0_cpts_rft_clk_parent_sam62_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[33,47],dev_cpsw0_cpts_rft_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk:[33,47],dev_cpsw0_cpts_rft_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:61,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:121,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:121,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:121,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:121,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:121,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:121,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:121,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:121,dev_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln0_txmclk:107,dev_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln1_txmclk:107,dev_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln2_txmclk:107,dev_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln3_txmclk:107,dev_cpsw0_gmii1_mr_clk:[33,47,61,107,121],dev_cpsw0_gmii1_mt_clk:[33,47,61,107,121],dev_cpsw0_gmii2_mr_clk:[33,47,61,107,121],dev_cpsw0_gmii2_mt_clk:[33,47,61,107,121],dev_cpsw0_gmii3_mr_clk:[107,121],dev_cpsw0_gmii3_mt_clk:[107,121],dev_cpsw0_gmii4_mr_clk:[107,121],dev_cpsw0_gmii4_mt_clk:[107,121],dev_cpsw0_gmii5_mr_clk:121,dev_cpsw0_gmii5_mt_clk:121,dev_cpsw0_gmii6_mr_clk:121,dev_cpsw0_gmii6_mt_clk:121,dev_cpsw0_gmii7_mr_clk:121,dev_cpsw0_gmii7_mt_clk:121,dev_cpsw0_gmii8_mr_clk:121,dev_cpsw0_gmii8_mt_clk:121,dev_cpsw0_gmii_rft_clk:[33,47,61,107,121],dev_cpsw0_mdio_mdclk_o:[33,47,107,121],dev_cpsw0_pre_rgmii1_tclk:107,dev_cpsw0_pre_rgmii2_tclk:107,dev_cpsw0_pre_rgmii3_tclk:107,dev_cpsw0_pre_rgmii4_tclk:107,dev_cpsw0_rgmii1_rxc_i:[33,47,61,107],dev_cpsw0_rgmii1_txc_i:[33,47,61],dev_cpsw0_rgmii1_txc_o:[33,47,61],dev_cpsw0_rgmii2_rxc_i:[33,47,61,107],dev_cpsw0_rgmii2_txc_i:[33,47,61],dev_cpsw0_rgmii2_txc_o:[33,47,61],dev_cpsw0_rgmii3_rxc_i:107,dev_cpsw0_rgmii4_rxc_i:107,dev_cpsw0_rgmii_mhz_250_clk:[33,47,61,107,121],dev_cpsw0_rgmii_mhz_50_clk:[33,47,61,107,121],dev_cpsw0_rgmii_mhz_5_clk:[33,47,61,107,121],dev_cpsw0_rmii1_mhz_50_clk:[33,47],dev_cpsw0_rmii2_mhz_50_clk:[33,47],dev_cpsw0_rmii_mhz_50_clk:[61,107,121],dev_cpsw0_serdes1_refclk:[107,121],dev_cpsw0_serdes1_rxclk:[107,121],dev_cpsw0_serdes1_rxfclk:[107,121],dev_cpsw0_serdes1_txclk:[107,121],dev_cpsw0_serdes1_txfclk:[107,121],dev_cpsw0_serdes1_txmclk:[107,121],dev_cpsw0_serdes2_refclk:[107,121],dev_cpsw0_serdes2_rxclk:[107,121],dev_cpsw0_serdes2_rxfclk:[107,121],dev_cpsw0_serdes2_txclk:[107,121],dev_cpsw0_serdes2_txfclk:[107,121],dev_cpsw0_serdes2_txmclk:[107,121],dev_cpsw0_serdes3_refclk:[107,121],dev_cpsw0_serdes3_rxclk:[107,121],dev_cpsw0_serdes3_rxfclk:[107,121],dev_cpsw0_serdes3_txclk:[107,121],dev_cpsw0_serdes3_txfclk:[107,121],dev_cpsw0_serdes3_txmclk:[107,121],dev_cpsw0_serdes4_refclk:[107,121],dev_cpsw0_serdes4_rxclk:[107,121],dev_cpsw0_serdes4_rxfclk:[107,121],dev_cpsw0_serdes4_txclk:[107,121],dev_cpsw0_serdes4_txfclk:[107,121],dev_cpsw0_serdes4_txmclk:[107,121],dev_cpsw0_serdes5_refclk:121,dev_cpsw0_serdes5_rxclk:121,dev_cpsw0_serdes5_rxfclk:121,dev_cpsw0_serdes5_txclk:121,dev_cpsw0_serdes5_txfclk:121,dev_cpsw0_serdes5_txmclk:121,dev_cpsw0_serdes6_refclk:121,dev_cpsw0_serdes6_rxclk:121,dev_cpsw0_serdes6_rxfclk:121,dev_cpsw0_serdes6_txclk:121,dev_cpsw0_serdes6_txfclk:121,dev_cpsw0_serdes6_txmclk:121,dev_cpsw0_serdes7_refclk:121,dev_cpsw0_serdes7_rxclk:121,dev_cpsw0_serdes7_rxfclk:121,dev_cpsw0_serdes7_txclk:121,dev_cpsw0_serdes7_txfclk:121,dev_cpsw0_serdes7_txmclk:121,dev_cpsw0_serdes8_refclk:121,dev_cpsw0_serdes8_rxclk:121,dev_cpsw0_serdes8_rxfclk:121,dev_cpsw0_serdes8_txclk:121,dev_cpsw0_serdes8_txfclk:121,dev_cpsw0_serdes8_txmclk:121,dev_cpsw1_cppi_clk_clk:[136,150],dev_cpsw1_cpts_genf0:[136,150],dev_cpsw1_cpts_rft_clk:[136,150],dev_cpsw1_cpts_rft_clk_parent_board_0_cpts0_rft_clk_out:[136,150],dev_cpsw1_cpts_rft_clk_parent_board_0_ext_refclk1_out:[136,150],dev_cpsw1_cpts_rft_clk_parent_board_0_mcu_cpts0_rft_clk_out:[136,150],dev_cpsw1_cpts_rft_clk_parent_board_0_mcu_ext_refclk0_out:[136,150],dev_cpsw1_cpts_rft_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[136,150],dev_cpsw1_cpts_rft_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[136,150],dev_cpsw1_cpts_rft_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[136,150],dev_cpsw1_cpts_rft_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:[136,150],dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct2_main_0_ip2_ln0_txmclk:136,dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct2_main_0_ip2_ln1_txmclk:136,dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct2_main_0_ip2_ln2_txmclk:136,dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct2_main_0_ip2_ln3_txmclk:136,dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip1_ln2_txmclk:150,dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip2_ln0_txmclk:150,dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip2_ln1_txmclk:150,dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip2_ln2_txmclk:150,dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip2_ln3_txmclk:150,dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct3_main_1_ip2_ln0_txmclk:150,dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct3_main_1_ip2_ln1_txmclk:150,dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct3_main_1_ip3_ln2_txmclk:150,dev_cpsw1_gmii1_mr_clk:[136,150],dev_cpsw1_gmii1_mt_clk:[136,150],dev_cpsw1_gmii_rft_clk:[136,150],dev_cpsw1_mdio_mdclk_o:[136,150],dev_cpsw1_rgmii1_rxc_i:[136,150],dev_cpsw1_rgmii1_txc_o:[136,150],dev_cpsw1_rgmii_mhz_250_clk:[136,150],dev_cpsw1_rgmii_mhz_50_clk:[136,150],dev_cpsw1_rgmii_mhz_5_clk:[136,150],dev_cpsw1_rmii_mhz_50_clk:[136,150],dev_cpsw_9xuss_j7am0_cppi_clk_clk:150,dev_cpsw_9xuss_j7am0_cpts_genf0:150,dev_cpsw_9xuss_j7am0_cpts_rft_clk:150,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_board_0_cpts0_rft_clk_out:150,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_board_0_ext_refclk1_out:150,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_board_0_mcu_cpts0_rft_clk_out:150,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_board_0_mcu_ext_refclk0_out:150,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:150,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:150,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:150,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:150,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip1_ln2_txmclk:150,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip2_ln0_txmclk:150,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip2_ln1_txmclk:150,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip2_ln2_txmclk:150,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip2_ln3_txmclk:150,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_wiz16b8m4ct3_main_1_ip2_ln0_txmclk:150,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_wiz16b8m4ct3_main_1_ip2_ln1_txmclk:150,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_wiz16b8m4ct3_main_1_ip3_ln2_txmclk:150,dev_cpsw_9xuss_j7am0_gmii1_mr_clk:150,dev_cpsw_9xuss_j7am0_gmii1_mt_clk:150,dev_cpsw_9xuss_j7am0_gmii2_mr_clk:150,dev_cpsw_9xuss_j7am0_gmii2_mt_clk:150,dev_cpsw_9xuss_j7am0_gmii3_mr_clk:150,dev_cpsw_9xuss_j7am0_gmii3_mt_clk:150,dev_cpsw_9xuss_j7am0_gmii4_mr_clk:150,dev_cpsw_9xuss_j7am0_gmii4_mt_clk:150,dev_cpsw_9xuss_j7am0_gmii5_mr_clk:150,dev_cpsw_9xuss_j7am0_gmii5_mt_clk:150,dev_cpsw_9xuss_j7am0_gmii6_mr_clk:150,dev_cpsw_9xuss_j7am0_gmii6_mt_clk:150,dev_cpsw_9xuss_j7am0_gmii7_mr_clk:150,dev_cpsw_9xuss_j7am0_gmii7_mt_clk:150,dev_cpsw_9xuss_j7am0_gmii8_mr_clk:150,dev_cpsw_9xuss_j7am0_gmii8_mt_clk:150,dev_cpsw_9xuss_j7am0_gmii_rft_clk:150,dev_cpsw_9xuss_j7am0_mdio_mdclk_o:150,dev_cpsw_9xuss_j7am0_rgmii_mhz_250_clk:150,dev_cpsw_9xuss_j7am0_rgmii_mhz_50_clk:150,dev_cpsw_9xuss_j7am0_rgmii_mhz_5_clk:150,dev_cpsw_9xuss_j7am0_rmii_mhz_50_clk:150,dev_cpsw_9xuss_j7am0_serdes1_refclk:150,dev_cpsw_9xuss_j7am0_serdes1_rxclk:150,dev_cpsw_9xuss_j7am0_serdes1_rxfclk:150,dev_cpsw_9xuss_j7am0_serdes1_txclk:150,dev_cpsw_9xuss_j7am0_serdes1_txfclk:150,dev_cpsw_9xuss_j7am0_serdes1_txmclk:150,dev_cpsw_9xuss_j7am0_serdes2_refclk:150,dev_cpsw_9xuss_j7am0_serdes2_rxclk:150,dev_cpsw_9xuss_j7am0_serdes2_rxfclk:150,dev_cpsw_9xuss_j7am0_serdes2_txclk:150,dev_cpsw_9xuss_j7am0_serdes2_txfclk:150,dev_cpsw_9xuss_j7am0_serdes2_txmclk:150,dev_cpsw_9xuss_j7am0_serdes3_refclk:150,dev_cpsw_9xuss_j7am0_serdes3_rxclk:150,dev_cpsw_9xuss_j7am0_serdes3_rxfclk:150,dev_cpsw_9xuss_j7am0_serdes3_txclk:150,dev_cpsw_9xuss_j7am0_serdes3_txfclk:150,dev_cpsw_9xuss_j7am0_serdes3_txmclk:150,dev_cpsw_9xuss_j7am0_serdes4_refclk:150,dev_cpsw_9xuss_j7am0_serdes4_rxclk:150,dev_cpsw_9xuss_j7am0_serdes4_rxfclk:150,dev_cpsw_9xuss_j7am0_serdes4_txclk:150,dev_cpsw_9xuss_j7am0_serdes4_txfclk:150,dev_cpsw_9xuss_j7am0_serdes4_txmclk:150,dev_cpsw_9xuss_j7am0_serdes5_refclk:150,dev_cpsw_9xuss_j7am0_serdes5_rxclk:150,dev_cpsw_9xuss_j7am0_serdes5_rxfclk:150,dev_cpsw_9xuss_j7am0_serdes5_txclk:150,dev_cpsw_9xuss_j7am0_serdes5_txfclk:150,dev_cpsw_9xuss_j7am0_serdes5_txmclk:150,dev_cpsw_9xuss_j7am0_serdes6_refclk:150,dev_cpsw_9xuss_j7am0_serdes6_rxclk:150,dev_cpsw_9xuss_j7am0_serdes6_rxfclk:150,dev_cpsw_9xuss_j7am0_serdes6_txclk:150,dev_cpsw_9xuss_j7am0_serdes6_txfclk:150,dev_cpsw_9xuss_j7am0_serdes6_txmclk:150,dev_cpsw_9xuss_j7am0_serdes7_refclk:150,dev_cpsw_9xuss_j7am0_serdes7_rxclk:150,dev_cpsw_9xuss_j7am0_serdes7_rxfclk:150,dev_cpsw_9xuss_j7am0_serdes7_txclk:150,dev_cpsw_9xuss_j7am0_serdes7_txfclk:150,dev_cpsw_9xuss_j7am0_serdes7_txmclk:150,dev_cpsw_9xuss_j7am0_serdes8_refclk:150,dev_cpsw_9xuss_j7am0_serdes8_rxclk:150,dev_cpsw_9xuss_j7am0_serdes8_rxfclk:150,dev_cpsw_9xuss_j7am0_serdes8_txclk:150,dev_cpsw_9xuss_j7am0_serdes8_txfclk:150,dev_cpsw_9xuss_j7am0_serdes8_txmclk:150,dev_cpsw_tx_rgmii0_io__rgmii1_txc__a:107,dev_cpsw_tx_rgmii0_io__rgmii2_txc__a:107,dev_cpsw_tx_rgmii0_io__rgmii3_txc__a:107,dev_cpsw_tx_rgmii0_io__rgmii4_txc__a:107,dev_cpsw_tx_rgmii0_pre_rgmii1_tclk:107,dev_cpsw_tx_rgmii0_pre_rgmii2_tclk:107,dev_cpsw_tx_rgmii0_pre_rgmii3_tclk:107,dev_cpsw_tx_rgmii0_pre_rgmii4_tclk:107,dev_cpt2_aggr0_bus_vclk_clk:[76,91],dev_cpt2_aggr0_vclk_clk:[33,47,61,107,121,136,150],dev_cpt2_aggr1_vclk_clk:[33,47,107,121,136,150],dev_cpt2_aggr2_vclk_clk:[107,121,136,150],dev_cpt2_aggr3_vclk_clk:[107,136,150],dev_cpt2_aggr4_vclk_clk:[136,150],dev_cpt2_aggr5_vclk_clk:[136,150],dev_cpt2_probe_vbusm_main_cal0_0_bus_probe_clk:[76,91],dev_cpt2_probe_vbusm_main_cal0_0_bus_vbus_clk:[76,91],dev_cpt2_probe_vbusm_main_dss_2_bus_probe_clk:[76,91],dev_cpt2_probe_vbusm_main_dss_2_bus_vbus_clk:[76,91],dev_cpt2_probe_vbusm_main_navddrhi_5_bus_probe_clk:[76,91],dev_cpt2_probe_vbusm_main_navddrhi_5_bus_vbus_clk:[76,91],dev_cpt2_probe_vbusm_main_navddrlo_6_bus_probe_clk:[76,91],dev_cpt2_probe_vbusm_main_navddrlo_6_bus_vbus_clk:[76,91],dev_cpt2_probe_vbusm_main_navsramhi_3_bus_probe_clk:[76,91],dev_cpt2_probe_vbusm_main_navsramhi_3_bus_vbus_clk:[76,91],dev_cpt2_probe_vbusm_main_navsramlo_4_bus_probe_clk:[76,91],dev_cpt2_probe_vbusm_main_navsramlo_4_bus_vbus_clk:[76,91],dev_cpt2_probe_vbusm_mcu_export_slv_0_bus_probe_clk:[76,91],dev_cpt2_probe_vbusm_mcu_export_slv_0_bus_vbus_clk:[76,91],dev_cpt2_probe_vbusm_mcu_fss_s0_2_bus_probe_clk:[76,91],dev_cpt2_probe_vbusm_mcu_fss_s0_2_bus_vbus_clk:[76,91],dev_cpt2_probe_vbusm_mcu_fss_s1_3_bus_probe_clk:[76,91],dev_cpt2_probe_vbusm_mcu_fss_s1_3_bus_vbus_clk:[76,91],dev_cpt2_probe_vbusm_mcu_sram_slv_1_bus_probe_clk:[76,91],dev_cpt2_probe_vbusm_mcu_sram_slv_1_bus_vbus_clk:[76,91],dev_cpts0_cpts_genf1:61,dev_cpts0_cpts_genf2:61,dev_cpts0_cpts_genf3:61,dev_cpts0_cpts_genf4:61,dev_cpts0_cpts_rft_clk:61,dev_cpts0_cpts_rft_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:61,dev_cpts0_cpts_rft_clk_parent_board_0_cpts0_rft_clk_out:61,dev_cpts0_cpts_rft_clk_parent_board_0_ext_refclk1_out:61,dev_cpts0_cpts_rft_clk_parent_board_0_mcu_ext_refclk0_out:61,dev_cpts0_cpts_rft_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:61,dev_cpts0_cpts_rft_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:61,dev_cpts0_cpts_rft_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:61,dev_cpts0_cpts_rft_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:61,dev_cpts0_vbusp_clk:61,dev_csi_psilss0_main_clk:[121,136,150],dev_csi_rx_if0_main_clk_clk:[33,47,121,136,150],dev_csi_rx_if0_ppi_d_rx_ulps_esc:[136,150],dev_csi_rx_if0_ppi_rx_byte_clk:[33,47,121,136,150],dev_csi_rx_if0_vbus_clk_clk:[33,47,121,136,150],dev_csi_rx_if0_vp_clk_clk:[33,47,121,136,150],dev_csi_rx_if1_main_clk_clk:[121,136,150],dev_csi_rx_if1_ppi_d_rx_ulps_esc:[136,150],dev_csi_rx_if1_ppi_rx_byte_clk:[121,136,150],dev_csi_rx_if1_vbus_clk_clk:[121,136,150],dev_csi_rx_if1_vp_clk_clk:[121,136,150],dev_csi_rx_if2_main_clk_clk:150,dev_csi_rx_if2_ppi_d_rx_ulps_esc:150,dev_csi_rx_if2_ppi_rx_byte_clk:150,dev_csi_rx_if2_vbus_clk_clk:150,dev_csi_rx_if2_vp_clk_clk:150,dev_csi_tx_if0_dphy_txbyteclkhs_cl_clk:[121,150],dev_csi_tx_if0_esc_clk_clk:[121,150],dev_csi_tx_if0_main_clk_clk:[121,150],dev_csi_tx_if0_vbus_clk_clk:[121,150],dev_csi_tx_if1_dphy_txbyteclkhs_cl_clk:150,dev_csi_tx_if1_esc_clk_clk:150,dev_csi_tx_if1_main_clk_clk:150,dev_csi_tx_if1_vbus_clk_clk:150,dev_csi_tx_if_v2_0_dphy_txbyteclkhs_cl_clk:136,dev_csi_tx_if_v2_0_esc_clk_clk:136,dev_csi_tx_if_v2_0_main_clk_clk:136,dev_csi_tx_if_v2_0_vbus_clk_clk:136,dev_csi_tx_if_v2_1_dphy_txbyteclkhs_cl_clk:136,dev_csi_tx_if_v2_1_esc_clk_clk:136,dev_csi_tx_if_v2_1_main_clk_clk:136,dev_csi_tx_if_v2_1_vbus_clk_clk:136,dev_ctrl_mmr0_bus_vbusp_clk:[76,91],dev_dbgsuspendrouter0_intr_clk:[33,47,61],dev_dcc0_bus_dcc_clksrc0_clk:[76,91],dev_dcc0_bus_dcc_clksrc1_clk:[76,91],dev_dcc0_bus_dcc_clksrc2_clk:[76,91],dev_dcc0_bus_dcc_clksrc3_clk:[76,91],dev_dcc0_bus_dcc_clksrc4_clk:[76,91],dev_dcc0_bus_dcc_clksrc5_clk:[76,91],dev_dcc0_bus_dcc_clksrc6_clk:[76,91],dev_dcc0_bus_dcc_input00_clk:[76,91],dev_dcc0_bus_dcc_input01_clk:[76,91],dev_dcc0_bus_dcc_input02_clk:[76,91],dev_dcc0_bus_dcc_input10_clk:[76,91],dev_dcc0_bus_vbus_clk:[76,91],dev_dcc0_dcc_clksrc0_clk:[33,47,61,107,121,136,150],dev_dcc0_dcc_clksrc1_clk:[33,47,61,107,121,136,150],dev_dcc0_dcc_clksrc2_clk:[33,47,61,107,121,136,150],dev_dcc0_dcc_clksrc3_clk:[33,47,61,107,121,136,150],dev_dcc0_dcc_clksrc4_clk:[33,47,61,107,121,136,150],dev_dcc0_dcc_clksrc5_clk:[33,47,61,107,121,136,150],dev_dcc0_dcc_clksrc6_clk:[33,47,61,107,121,136,150],dev_dcc0_dcc_clksrc7_clk:[33,47,61,121,136,150],dev_dcc0_dcc_input00_clk:[33,47,61,107,121,136,150],dev_dcc0_dcc_input01_clk:[33,47,61,107,121,136,150],dev_dcc0_dcc_input02_clk:[33,47,61,107,121,136,150],dev_dcc0_dcc_input10_clk:[33,47,61,107,121,136,150],dev_dcc0_vbus_clk:[33,47,61,107,121,136,150],dev_dcc10_dcc_clksrc0_clk:121,dev_dcc10_dcc_clksrc1_clk:121,dev_dcc10_dcc_clksrc2_clk:121,dev_dcc10_dcc_clksrc3_clk:121,dev_dcc10_dcc_clksrc4_clk:121,dev_dcc10_dcc_clksrc5_clk:121,dev_dcc10_dcc_clksrc6_clk:121,dev_dcc10_dcc_clksrc7_clk:121,dev_dcc10_dcc_input00_clk:121,dev_dcc10_dcc_input01_clk:121,dev_dcc10_dcc_input02_clk:121,dev_dcc10_dcc_input10_clk:121,dev_dcc10_vbus_clk:121,dev_dcc11_dcc_clksrc0_clk:121,dev_dcc11_dcc_clksrc1_clk:121,dev_dcc11_dcc_clksrc2_clk:121,dev_dcc11_dcc_clksrc3_clk:121,dev_dcc11_dcc_clksrc4_clk:121,dev_dcc11_dcc_clksrc5_clk:121,dev_dcc11_dcc_clksrc6_clk:121,dev_dcc11_dcc_clksrc7_clk:121,dev_dcc11_dcc_input00_clk:121,dev_dcc11_dcc_input01_clk:121,dev_dcc11_dcc_input02_clk:121,dev_dcc11_dcc_input10_clk:121,dev_dcc11_vbus_clk:121,dev_dcc12_dcc_clksrc0_clk:121,dev_dcc12_dcc_clksrc1_clk:121,dev_dcc12_dcc_clksrc2_clk:121,dev_dcc12_dcc_clksrc3_clk:121,dev_dcc12_dcc_clksrc4_clk:121,dev_dcc12_dcc_clksrc5_clk:121,dev_dcc12_dcc_clksrc6_clk:121,dev_dcc12_dcc_clksrc7_clk:121,dev_dcc12_dcc_input00_clk:121,dev_dcc12_dcc_input01_clk:121,dev_dcc12_dcc_input02_clk:121,dev_dcc12_dcc_input10_clk:121,dev_dcc12_vbus_clk:121,dev_dcc1_bus_dcc_clksrc0_clk:[76,91],dev_dcc1_bus_dcc_clksrc1_clk:[76,91],dev_dcc1_bus_dcc_clksrc2_clk:[76,91],dev_dcc1_bus_dcc_clksrc3_clk:[76,91],dev_dcc1_bus_dcc_clksrc4_clk:[76,91],dev_dcc1_bus_dcc_clksrc5_clk:[76,91],dev_dcc1_bus_dcc_clksrc6_clk:[76,91],dev_dcc1_bus_dcc_clksrc7_clk:[76,91],dev_dcc1_bus_dcc_input00_clk:[76,91],dev_dcc1_bus_dcc_input01_clk:[76,91],dev_dcc1_bus_dcc_input02_clk:[76,91],dev_dcc1_bus_dcc_input10_clk:[76,91],dev_dcc1_bus_vbus_clk:[76,91],dev_dcc1_dcc_clksrc0_clk:[33,47,61,107,121,136,150],dev_dcc1_dcc_clksrc1_clk:[33,47,61,107,121,136,150],dev_dcc1_dcc_clksrc2_clk:[33,47,61,107,121,136,150],dev_dcc1_dcc_clksrc3_clk:[33,47,61,107,121,136,150],dev_dcc1_dcc_clksrc4_clk:[33,47,61,107,121,136,150],dev_dcc1_dcc_clksrc5_clk:[33,47,61,107,121,136,150],dev_dcc1_dcc_clksrc6_clk:[33,47,61,107,121,136,150],dev_dcc1_dcc_clksrc7_clk:[33,47,61,121,136,150],dev_dcc1_dcc_input00_clk:[33,47,61,107,121,136,150],dev_dcc1_dcc_input01_clk:[33,47,61,107,121,136,150],dev_dcc1_dcc_input02_clk:[33,47,61,107,121,136,150],dev_dcc1_dcc_input10_clk:[33,47,61,107,121,136,150],dev_dcc1_vbus_clk:[33,47,61,107,121,136,150],dev_dcc2_bus_dcc_clksrc0_clk:[76,91],dev_dcc2_bus_dcc_clksrc1_clk:[76,91],dev_dcc2_bus_dcc_clksrc2_clk:[76,91],dev_dcc2_bus_dcc_clksrc3_clk:[76,91],dev_dcc2_bus_dcc_clksrc4_clk:[76,91],dev_dcc2_bus_dcc_clksrc5_clk:[76,91],dev_dcc2_bus_dcc_clksrc6_clk:[76,91],dev_dcc2_bus_dcc_clksrc7_clk:[76,91],dev_dcc2_bus_dcc_input00_clk:[76,91],dev_dcc2_bus_dcc_input01_clk:[76,91],dev_dcc2_bus_dcc_input02_clk:[76,91],dev_dcc2_bus_dcc_input10_clk:[76,91],dev_dcc2_bus_vbus_clk:[76,91],dev_dcc2_dcc_clksrc0_clk:[33,47,61,107,121,136,150],dev_dcc2_dcc_clksrc1_clk:[33,47,61,121,136,150],dev_dcc2_dcc_clksrc2_clk:[33,47,61,107,121],dev_dcc2_dcc_clksrc3_clk:[33,47,61,107,121,136,150],dev_dcc2_dcc_clksrc4_clk:[33,47,61,107,121,136,150],dev_dcc2_dcc_clksrc5_clk:[33,47,61,107,121,136,150],dev_dcc2_dcc_clksrc6_clk:[33,47,61,107,121,136,150],dev_dcc2_dcc_clksrc7_clk:[33,47,61,107,121,136,150],dev_dcc2_dcc_input00_clk:[33,47,61,107,121,136,150],dev_dcc2_dcc_input01_clk:[33,47,61,107,121,136,150],dev_dcc2_dcc_input02_clk:[33,47,61,107,121,136,150],dev_dcc2_dcc_input10_clk:[33,47,61,107,121,136,150],dev_dcc2_vbus_clk:[33,47,61,107,121,136,150],dev_dcc3_bus_dcc_clksrc0_clk:[76,91],dev_dcc3_bus_dcc_clksrc1_clk:[76,91],dev_dcc3_bus_dcc_clksrc2_clk:[76,91],dev_dcc3_bus_dcc_clksrc3_clk:[76,91],dev_dcc3_bus_dcc_clksrc4_clk:[76,91],dev_dcc3_bus_dcc_clksrc5_clk:[76,91],dev_dcc3_bus_dcc_clksrc7_clk:[76,91],dev_dcc3_bus_dcc_input00_clk:[76,91],dev_dcc3_bus_dcc_input01_clk:[76,91],dev_dcc3_bus_dcc_input02_clk:[76,91],dev_dcc3_bus_dcc_input10_clk:[76,91],dev_dcc3_bus_vbus_clk:[76,91],dev_dcc3_dcc_clksrc0_clk:[33,47,61,107,121,136,150],dev_dcc3_dcc_clksrc1_clk:[33,47,61,121,136,150],dev_dcc3_dcc_clksrc2_clk:[33,61,107,121,136,150],dev_dcc3_dcc_clksrc3_clk:[33,47,61,107,121,150],dev_dcc3_dcc_clksrc4_clk:[33,47,61,107,121],dev_dcc3_dcc_clksrc5_clk:[33,47,61,107,121,136,150],dev_dcc3_dcc_clksrc6_clk:[33,47,61,107,121,136,150],dev_dcc3_dcc_clksrc7_clk:[33,47,61,107,121,136,150],dev_dcc3_dcc_input00_clk:[33,47,61,107,121,136,150],dev_dcc3_dcc_input01_clk:[33,47,61,107,121,136,150],dev_dcc3_dcc_input02_clk:[33,47,61,107,121,136,150],dev_dcc3_dcc_input10_clk:[33,47,61,107,121,136,150],dev_dcc3_vbus_clk:[33,47,61,107,121,136,150],dev_dcc4_bus_dcc_clksrc0_clk:[76,91],dev_dcc4_bus_dcc_clksrc2_clk:[76,91],dev_dcc4_bus_dcc_clksrc3_clk:[76,91],dev_dcc4_bus_dcc_clksrc4_clk:[76,91],dev_dcc4_bus_dcc_clksrc5_clk:[76,91],dev_dcc4_bus_dcc_clksrc6_clk:[76,91],dev_dcc4_bus_dcc_clksrc7_clk:[76,91],dev_dcc4_bus_dcc_input00_clk:[76,91],dev_dcc4_bus_dcc_input01_clk:[76,91],dev_dcc4_bus_dcc_input02_clk:[76,91],dev_dcc4_bus_dcc_input10_clk:[76,91],dev_dcc4_bus_vbus_clk:[76,91],dev_dcc4_dcc_clksrc0_clk:[33,47,61,107,121,136,150],dev_dcc4_dcc_clksrc0_clk_parent_hsdiv4_16fft_main_0_hsdivout3_clk:61,dev_dcc4_dcc_clksrc0_clk_parent_postdiv4_16ff_main_2_hsdivout7_clk:61,dev_dcc4_dcc_clksrc1_clk:[33,47,61,107,121,150],dev_dcc4_dcc_clksrc2_clk:[33,47,61,107,121,136,150],dev_dcc4_dcc_clksrc3_clk:[33,47,61,107,121,136,150],dev_dcc4_dcc_clksrc4_clk:[33,47,61,107,121,136,150],dev_dcc4_dcc_clksrc5_clk:[33,47,61,107,121,136,150],dev_dcc4_dcc_clksrc6_clk:[33,47,61,107,121,150],dev_dcc4_dcc_clksrc7_clk:[33,47,61,107,121,136,150],dev_dcc4_dcc_input00_clk:[33,47,61,107,121,136,150],dev_dcc4_dcc_input01_clk:[33,47,61,107,121,136,150],dev_dcc4_dcc_input02_clk:[33,47,61,107,121,136,150],dev_dcc4_dcc_input10_clk:[33,47,61,107,121,136,150],dev_dcc4_vbus_clk:[33,47,61,107,121,136,150],dev_dcc5_bus_dcc_clksrc0_clk:[76,91],dev_dcc5_bus_dcc_clksrc1_clk:[76,91],dev_dcc5_bus_dcc_clksrc2_clk:[76,91],dev_dcc5_bus_dcc_clksrc3_clk:[76,91],dev_dcc5_bus_dcc_clksrc4_clk:[76,91],dev_dcc5_bus_dcc_clksrc5_clk:[76,91],dev_dcc5_bus_dcc_clksrc6_clk:[76,91],dev_dcc5_bus_dcc_clksrc7_clk:[76,91],dev_dcc5_bus_dcc_input00_clk:[76,91],dev_dcc5_bus_dcc_input01_clk:[76,91],dev_dcc5_bus_dcc_input02_clk:[76,91],dev_dcc5_bus_dcc_input10_clk:[76,91],dev_dcc5_bus_vbus_clk:[76,91],dev_dcc5_dcc_clksrc0_clk:[33,47,61,107,121],dev_dcc5_dcc_clksrc1_clk:[47,61,107,121,136,150],dev_dcc5_dcc_clksrc2_clk:[33,47,61,121,136,150],dev_dcc5_dcc_clksrc3_clk:[33,47,61,121,136,150],dev_dcc5_dcc_clksrc4_clk:[33,47,61,107,121,136,150],dev_dcc5_dcc_clksrc5_clk:[33,47,61,121],dev_dcc5_dcc_clksrc6_clk:[33,47,61,107,121,136,150],dev_dcc5_dcc_clksrc7_clk:[33,47,61,121,136,150],dev_dcc5_dcc_input00_clk:[33,47,61,107,121,136,150],dev_dcc5_dcc_input01_clk:[33,47,61,107,121,136,150],dev_dcc5_dcc_input02_clk:[33,47,61,107,121,136,150],dev_dcc5_dcc_input10_clk:[33,47,61,107,121,136,150],dev_dcc5_vbus_clk:[33,47,61,107,121,136,150],dev_dcc6_bus_dcc_clksrc0_clk:[76,91],dev_dcc6_bus_dcc_clksrc1_clk:[76,91],dev_dcc6_bus_dcc_clksrc2_clk:[76,91],dev_dcc6_bus_dcc_clksrc3_clk:[76,91],dev_dcc6_bus_dcc_clksrc4_clk:[76,91],dev_dcc6_bus_dcc_clksrc5_clk:[76,91],dev_dcc6_bus_dcc_clksrc6_clk:[76,91],dev_dcc6_bus_dcc_clksrc7_clk:[76,91],dev_dcc6_bus_dcc_input00_clk:[76,91],dev_dcc6_bus_dcc_input01_clk:[76,91],dev_dcc6_bus_dcc_input02_clk:[76,91],dev_dcc6_bus_dcc_input10_clk:[76,91],dev_dcc6_bus_vbus_clk:[76,91],dev_dcc6_dcc_clksrc0_clk:[33,47,107,121,136,150],dev_dcc6_dcc_clksrc1_clk:[33,47,107,121,136,150],dev_dcc6_dcc_clksrc2_clk:[33,47,107,121,136,150],dev_dcc6_dcc_clksrc3_clk:[33,47,107,121,136,150],dev_dcc6_dcc_clksrc4_clk:[33,47,107,121,136,150],dev_dcc6_dcc_clksrc5_clk:[33,47,107,121,136,150],dev_dcc6_dcc_clksrc6_clk:[33,47,107,121,136,150],dev_dcc6_dcc_clksrc7_clk:[33,47,107,121,136,150],dev_dcc6_dcc_input00_clk:[33,47,107,121,136,150],dev_dcc6_dcc_input01_clk:[33,47,107,121,136,150],dev_dcc6_dcc_input02_clk:[33,47,107,121,136,150],dev_dcc6_dcc_input10_clk:[33,47,107,121,136,150],dev_dcc6_vbus_clk:[33,47,107,121,136,150],dev_dcc7_bus_dcc_clksrc0_clk:[76,91],dev_dcc7_bus_dcc_clksrc1_clk:[76,91],dev_dcc7_bus_dcc_clksrc2_clk:[76,91],dev_dcc7_bus_dcc_clksrc3_clk:[76,91],dev_dcc7_bus_dcc_clksrc4_clk:[76,91],dev_dcc7_bus_dcc_clksrc5_clk:[76,91],dev_dcc7_bus_dcc_clksrc6_clk:[76,91],dev_dcc7_bus_dcc_clksrc7_clk:[76,91],dev_dcc7_bus_dcc_input00_clk:[76,91],dev_dcc7_bus_dcc_input01_clk:[76,91],dev_dcc7_bus_dcc_input02_clk:[76,91],dev_dcc7_bus_dcc_input10_clk:[76,91],dev_dcc7_bus_vbus_clk:[76,91],dev_dcc7_dcc_clksrc0_clk:[121,136,150],dev_dcc7_dcc_clksrc1_clk:[121,136,150],dev_dcc7_dcc_clksrc2_clk:[121,136,150],dev_dcc7_dcc_clksrc3_clk:121,dev_dcc7_dcc_clksrc4_clk:121,dev_dcc7_dcc_clksrc5_clk:[121,136,150],dev_dcc7_dcc_clksrc6_clk:[121,136,150],dev_dcc7_dcc_clksrc7_clk:[121,136,150],dev_dcc7_dcc_input00_clk:[121,136,150],dev_dcc7_dcc_input01_clk:[121,136,150],dev_dcc7_dcc_input02_clk:[121,136,150],dev_dcc7_dcc_input10_clk:[121,136,150],dev_dcc7_vbus_clk:[121,136,150],dev_dcc8_dcc_clksrc0_clk:[121,136,150],dev_dcc8_dcc_clksrc1_clk:[121,136,150],dev_dcc8_dcc_clksrc2_clk:[121,136,150],dev_dcc8_dcc_clksrc3_clk:[121,136,150],dev_dcc8_dcc_clksrc4_clk:[121,136,150],dev_dcc8_dcc_clksrc5_clk:[121,150],dev_dcc8_dcc_clksrc6_clk:[121,136,150],dev_dcc8_dcc_clksrc7_clk:[121,136,150],dev_dcc8_dcc_input00_clk:[121,136,150],dev_dcc8_dcc_input01_clk:[121,136,150],dev_dcc8_dcc_input02_clk:[121,136,150],dev_dcc8_dcc_input10_clk:[121,136,150],dev_dcc8_vbus_clk:[121,136,150],dev_dcc9_dcc_clksrc0_clk:[121,136,150],dev_dcc9_dcc_clksrc1_clk:[121,136,150],dev_dcc9_dcc_clksrc2_clk:[121,136,150],dev_dcc9_dcc_clksrc3_clk:[121,136,150],dev_dcc9_dcc_clksrc4_clk:[121,136,150],dev_dcc9_dcc_clksrc5_clk:[121,136,150],dev_dcc9_dcc_clksrc6_clk:[121,136,150],dev_dcc9_dcc_clksrc7_clk:121,dev_dcc9_dcc_input00_clk:[121,136,150],dev_dcc9_dcc_input01_clk:[121,136,150],dev_dcc9_dcc_input02_clk:[121,136,150],dev_dcc9_dcc_input10_clk:[121,136,150],dev_dcc9_vbus_clk:[121,136,150],dev_ddpa0_ddpa_clk:[33,47,61],dev_ddr0_ddrss_cfg_clk:[121,136,150],dev_ddr0_ddrss_ddr_pll_clk:[107,121,136,150],dev_ddr0_ddrss_io_ck:121,dev_ddr0_ddrss_io_ck_n:121,dev_ddr0_ddrss_vbus_clk:[121,136,150],dev_ddr0_pll_ctrl_clk:[107,121,136,150],dev_ddr16ss0_ddrss_ddr_pll_clk:[47,61],dev_ddr16ss0_ddrss_tck:47,dev_ddr16ss0_pll_ctrl_clk:[47,61],dev_ddr1_ddrss_cfg_clk:[136,150],dev_ddr1_ddrss_ddr_pll_clk:[136,150],dev_ddr1_ddrss_vbus_clk:[136,150],dev_ddr1_pll_ctrl_clk:[136,150],dev_ddr2_ddrss_cfg_clk:150,dev_ddr2_ddrss_ddr_pll_clk:150,dev_ddr2_ddrss_vbus_clk:150,dev_ddr2_pll_ctrl_clk:150,dev_ddr32ss0_ddr_pll_divh_clk4_obsclk_out_clk:33,dev_ddr32ss0_ddrss_ddr_pll_clk:33,dev_ddr32ss0_ddrss_tck:33,dev_ddr32ss0_pll_ctrl_clk:33,dev_ddr3_ddrss_cfg_clk:150,dev_ddr3_ddrss_ddr_pll_clk:150,dev_ddr3_ddrss_vbus_clk:150,dev_ddr3_pll_ctrl_clk:150,dev_ddrss0_bus_ddrss_byp_4x_clk:[76,91],dev_ddrss0_bus_ddrss_byp_clk_bus_in0_adpllljm_wrap_main_3_bus_clkout_clk:[76,91],dev_ddrss0_bus_ddrss_byp_clk_bus_in1_adpllljm_wrap_main_3_bus_clkout_clk:[76,91],dev_ddrss0_bus_ddrss_cfg_clk:[76,91],dev_ddrss0_bus_ddrss_ctl_clk_bus_in0_adpllljm_wrap_main_3_bus_clkout_clk:[76,91],dev_ddrss0_bus_ddrss_ctl_clk_bus_in1_adpllljm_wrap_main_3_bus_clkout_clk:[76,91],dev_ddrss0_bus_ddrss_phy_ctl_clk_bus_in0_adpllljm_wrap_main_3_bus_clkout_clk:[76,91],dev_ddrss0_bus_ddrss_phy_ctl_clk_bus_in1_adpllljm_wrap_main_3_bus_clkout_clk:[76,91],dev_ddrss0_bus_ddrss_tclk:[76,91],dev_ddrss0_bus_ddrss_vbus_clk:[76,91],dev_debugss0_bus_atb0_clk:[76,91],dev_debugss0_bus_atb1_clk:[76,91],dev_debugss0_bus_atb2_clk:[76,91],dev_debugss0_bus_atb3_clk:[76,91],dev_debugss0_bus_atb4_clk:[76,91],dev_debugss0_bus_atb5_clk:[76,91],dev_debugss0_bus_cfg_clk:[76,91],dev_debugss0_bus_dbg_clk:[76,91],dev_debugss0_bus_sys_clk:[76,91],dev_debugss0_cfg_clk:[33,47],dev_debugss0_dbg_clk:[33,47],dev_debugss0_sys_clk:[33,47],dev_debugss_wrap0_atb_clk:[33,47,61,107,121,136,150],dev_debugss_wrap0_bus_atb_clk:[76,91],dev_debugss_wrap0_bus_core_clk:[76,91],dev_debugss_wrap0_bus_jtag_tck:[76,91],dev_debugss_wrap0_bus_trexpt_clk:[76,91],dev_debugss_wrap0_core_clk:[33,47,61,107,121,136,150],dev_debugss_wrap0_cstpiu_traceclk:[33,47,107,121,136,150],dev_debugss_wrap0_jtag_tck:[33,47,61,107,121,136,150],dev_debugss_wrap0_p1500_wrck:33,dev_debugss_wrap0_trexpt_clk:[33,47,61,107,121,136,150],dev_debugsuspendrtr0_bus_intr_clk:[76,91],dev_debugsuspendrtr0_intr_clk:[136,150],dev_decoder0_sys_clk:121,dev_dftss0_bus_vbusp_clk_clk:[76,91],dev_dmass0_bcdma_0_clk:[33,47,61],dev_dmass0_cbass_0_clk:[33,47,61],dev_dmass0_intaggr_0_clk:[33,47,61],dev_dmass0_ipcss_0_clk:[33,47,61],dev_dmass0_pktdma_0_clk:[33,47,61],dev_dmass0_ringacc_0_clk:[33,47,61],dev_dmass1_bcdma_0_clk:33,dev_dmass1_intaggr_0_clk:33,dev_dmpac0_clk:[121,136,150],dev_dmpac0_pll_dco_clk:121,dev_dmpac0_sde_0_clk:[121,136,150],dev_dmpac0_utc_0_psil_leaf_clk:[136,150],dev_dmpac_vpac_psilss0_main_clk:[136,150],dev_dphy_rx0_io_rx_cl_l_m:[33,47,136,150],dev_dphy_rx0_io_rx_cl_l_p:[33,47,136,150],dev_dphy_rx0_jtag_tck:[33,47,136,150],dev_dphy_rx0_main_clk_clk:[33,47,121,136,150],dev_dphy_rx0_ppi_d_rx_ulps_esc:[136,150],dev_dphy_rx0_ppi_rx_byte_clk:[33,47,121,136,150],dev_dphy_rx1_io_rx_cl_l_m:[136,150],dev_dphy_rx1_io_rx_cl_l_p:[136,150],dev_dphy_rx1_jtag_tck:[136,150],dev_dphy_rx1_main_clk_clk:[121,136,150],dev_dphy_rx1_ppi_d_rx_ulps_esc:[136,150],dev_dphy_rx1_ppi_rx_byte_clk:[121,136,150],dev_dphy_rx2_io_rx_cl_l_m:150,dev_dphy_rx2_io_rx_cl_l_p:150,dev_dphy_rx2_jtag_tck:150,dev_dphy_rx2_main_clk_clk:150,dev_dphy_rx2_ppi_d_rx_ulps_esc:150,dev_dphy_rx2_ppi_rx_byte_clk:150,dev_dphy_tx0_ck_m:[121,136,150],dev_dphy_tx0_ck_p:[121,136,150],dev_dphy_tx0_clk:[121,136,150],dev_dphy_tx0_dphy_ref_clk:[121,136,150],dev_dphy_tx0_dphy_ref_clk_parent_board_0_hfosc1_clk_out:[121,136,150],dev_dphy_tx0_dphy_ref_clk_parent_gluelogic_hfosc0_clkout:[121,136,150],dev_dphy_tx0_dphy_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:[121,136,150],dev_dphy_tx0_dphy_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:[121,136,150],dev_dphy_tx0_ip1_ppi_m_rxclkesc_clk:[121,136,150],dev_dphy_tx0_ip1_ppi_m_txclkesc_clk:[121,136,150],dev_dphy_tx0_ip1_ppi_txbyteclkhs_cl_clk:[121,136,150],dev_dphy_tx0_ip2_ppi_m_txclkesc_clk:[136,150],dev_dphy_tx0_ip2_ppi_txbyteclkhs_cl_clk:[121,136,150],dev_dphy_tx0_psm_clk:[121,136,150],dev_dphy_tx0_tap_tck:[136,150],dev_dphy_tx1_ck_m:[136,150],dev_dphy_tx1_ck_p:[136,150],dev_dphy_tx1_clk:[136,150],dev_dphy_tx1_dphy_ref_clk:[136,150],dev_dphy_tx1_dphy_ref_clk_parent_board_0_hfosc1_clk_out:[136,150],dev_dphy_tx1_dphy_ref_clk_parent_gluelogic_hfosc0_clkout:[136,150],dev_dphy_tx1_dphy_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:[136,150],dev_dphy_tx1_dphy_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:[136,150],dev_dphy_tx1_ip1_ppi_m_rxclkesc_clk:[136,150],dev_dphy_tx1_ip1_ppi_m_txclkesc_clk:[136,150],dev_dphy_tx1_ip1_ppi_txbyteclkhs_cl_clk:[136,150],dev_dphy_tx1_ip2_ppi_txbyteclkhs_cl_clk:[136,150],dev_dphy_tx1_psm_clk:[136,150],dev_dphy_tx1_tap_tck:[136,150],dev_dss0_bus_dpi_0_in_clk_bus_in0_clockdivider_dss_bus_out0:76,dev_dss0_bus_dpi_0_in_clk_bus_in0_dss_bus_out0:91,dev_dss0_bus_dpi_0_in_clk_bus_in1_clockdivider_dss_bus_out0:76,dev_dss0_bus_dpi_0_in_clk_bus_in1_dss_bus_out0:91,dev_dss0_bus_dpi_1_in_clk:[76,91],dev_dss0_bus_dpi_1_in_clk_parent_board_0_bus_dss0extpclkin_out:[76,91],dev_dss0_bus_dpi_1_in_clk_parent_clockdivider_dss_bus_out07:76,dev_dss0_bus_dpi_1_in_clk_parent_clockdivider_dss_bus_out1:76,dev_dss0_bus_dpi_1_in_clk_parent_dss_bus_out07:91,dev_dss0_bus_dpi_1_in_clk_parent_dss_bus_out1:91,dev_dss0_bus_dpi_1_out_clk:[76,91],dev_dss0_bus_dss_func_clk:[76,91],dev_dss0_dpi0_ext_clksel:121,dev_dss0_dpi0_ext_clksel_parent_board_0_vout1_extpclkin_out:121,dev_dss0_dpi0_ext_clksel_parent_hsdiv1_16fft_main_19_hsdivout0_clk:121,dev_dss0_dpi1_ext_clksel:121,dev_dss0_dpi1_ext_clksel_parent_board_0_vout2_extpclkin_out:121,dev_dss0_dpi1_ext_clksel_parent_hsdiv1_16fft_main_23_hsdivout0_clk:121,dev_dss0_dpi_0_in_clk:[33,47],dev_dss0_dpi_1_in_clk:[33,47],dev_dss0_dpi_1_in_clk_parent_board_0_vout0_extpclkin_out:[33,47],dev_dss0_dpi_1_in_clk_parent_hsdiv0_16fft_main_17_hsdivout0_clk:[33,47],dev_dss0_dpi_1_out_clk:[33,47],dev_dss0_dss_func_clk:[33,47,121,136,150],dev_dss0_dss_inst0_dpi_0_in_2x_clk:[121,136,150],dev_dss0_dss_inst0_dpi_0_in_2x_clk_parent_dpi_1_pclk_sel_out0:[121,136,150],dev_dss0_dss_inst0_dpi_0_in_2x_clk_parent_hsdiv1_16fft_main_16_hsdivout0_clk:[121,136,150],dev_dss0_dss_inst0_dpi_0_in_clk:[136,150],dev_dss0_dss_inst0_dpi_0_out_2x_clk:[121,136,150],dev_dss0_dss_inst0_dpi_0_out_clk:[121,136,150],dev_dss0_dss_inst0_dpi_1_in_2x_clk:[121,136,150],dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_dpi0_ext_clksel_out0:[121,136,150],dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_dpi0_ext_clksel_out0_dup0:[136,150],dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_dpi1_ext_clksel_out0:121,dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_hsdiv1_16fft_main_16_hsdivout0_clk:[121,136,150],dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_hsdiv1_16fft_main_17_hsdivout0_clk:[121,136,150],dev_dss0_dss_inst0_dpi_1_out_clk:[121,136,150],dev_dss0_dss_inst0_dpi_2_in_2x_clk:[121,136,150],dev_dss0_dss_inst0_dpi_2_in_2x_clk_parent_dpi0_ext_clksel_out0:[121,136,150],dev_dss0_dss_inst0_dpi_2_in_2x_clk_parent_hsdiv1_16fft_main_16_hsdivout0_clk:[121,136,150],dev_dss0_dss_inst0_dpi_2_in_2x_clk_parent_hsdiv1_16fft_main_17_hsdivout0_clk:[136,150],dev_dss0_dss_inst0_dpi_2_in_2x_clk_parent_hsdiv1_16fft_main_18_hsdivout0_clk:121,dev_dss0_dss_inst0_dpi_2_in_clk:[136,150],dev_dss0_dss_inst0_dpi_2_in_clk_parent_dpi0_ext_clksel_out0:[136,150],dev_dss0_dss_inst0_dpi_2_in_clk_parent_hsdiv1_16fft_main_16_hsdivout0_clk:[136,150],dev_dss0_dss_inst0_dpi_2_in_clk_parent_hsdiv1_16fft_main_17_hsdivout0_clk:[136,150],dev_dss0_dss_inst0_dpi_2_out_clk:[121,136,150],dev_dss0_dss_inst0_dpi_3_in_2x_clk:[121,136,150],dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_dpi0_ext_clksel_out0:[121,136,150],dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_dpi0_ext_clksel_out0_dup0:[136,150],dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_dpi1_ext_clksel_out0:121,dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_hsdiv1_16fft_main_16_hsdivout1_clk:[121,136,150],dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_hsdiv1_16fft_main_17_hsdivout1_clk:[121,136,150],dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_hsdiv1_16fft_main_17_hsdivout1_clk_dup0:[136,150],dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_hsdiv1_16fft_main_18_hsdivout1_clk:121,dev_dss0_dss_inst0_dpi_3_out_clk:[121,136,150],dev_dss0_dss_inst0_para_1_out_clk:[136,150],dev_dss0_dss_inst0_para_3_out_clk:[136,150],dev_dss_dsi0_dphy_0_rx_esc_clk:[121,136,150],dev_dss_dsi0_dphy_0_tx_esc_clk:[121,136,150],dev_dss_dsi0_dpi_0_clk:[121,136,150],dev_dss_dsi0_pll_ctrl_clk:[121,136,150],dev_dss_dsi0_ppi_0_txbyteclkhs_cl_clk:[121,136,150],dev_dss_dsi0_sys_clk:[121,136,150],dev_dss_dsi1_dphy_0_rx_esc_clk:[136,150],dev_dss_dsi1_dphy_0_tx_esc_clk:[136,150],dev_dss_dsi1_dpi_0_clk:[136,150],dev_dss_dsi1_pll_ctrl_clk:[136,150],dev_dss_dsi1_ppi_0_txbyteclkhs_cl_clk:[136,150],dev_dss_dsi1_sys_clk:[136,150],dev_dss_edp0_aif_i2s_clk:[121,136,150],dev_dss_edp0_dpi_2_2x_clk:[121,136,150],dev_dss_edp0_dpi_2_clk:[121,136,150],dev_dss_edp0_dpi_3_clk:[121,136,150],dev_dss_edp0_dpi_4_clk:[121,136,150],dev_dss_edp0_dpi_5_clk:[121,136,150],dev_dss_edp0_dptx_mod_clk:[121,136,150],dev_dss_edp0_phy_ln0_refclk:[121,136,150],dev_dss_edp0_phy_ln0_rxclk:[121,136,150],dev_dss_edp0_phy_ln0_rxfclk:[121,136,150],dev_dss_edp0_phy_ln0_txclk:[121,136,150],dev_dss_edp0_phy_ln0_txfclk:[121,136,150],dev_dss_edp0_phy_ln0_txmclk:[121,136,150],dev_dss_edp0_phy_ln1_refclk:[121,136,150],dev_dss_edp0_phy_ln1_rxclk:[121,136,150],dev_dss_edp0_phy_ln1_rxfclk:[121,136,150],dev_dss_edp0_phy_ln1_txclk:[121,136,150],dev_dss_edp0_phy_ln1_txfclk:[121,136,150],dev_dss_edp0_phy_ln1_txmclk:[121,136,150],dev_dss_edp0_phy_ln2_refclk:[121,136,150],dev_dss_edp0_phy_ln2_rxclk:[121,136,150],dev_dss_edp0_phy_ln2_rxfclk:[121,136,150],dev_dss_edp0_phy_ln2_txclk:[121,136,150],dev_dss_edp0_phy_ln2_txfclk:[121,136,150],dev_dss_edp0_phy_ln2_txmclk:[121,136,150],dev_dss_edp0_phy_ln3_refclk:[121,136,150],dev_dss_edp0_phy_ln3_rxclk:[121,136,150],dev_dss_edp0_phy_ln3_rxfclk:[121,136,150],dev_dss_edp0_phy_ln3_txclk:[121,136,150],dev_dss_edp0_phy_ln3_txfclk:[121,136,150],dev_dss_edp0_phy_ln3_txmclk:[121,136,150],dev_dss_edp0_pll_ctrl_clk:[121,136,150],dev_ecap0_bus_vbus_clk:[76,91],dev_ecap0_vbus_clk:[33,47,61,107,121,136,150],dev_ecap1_vbus_clk:[33,47,61,107,121,136,150],dev_ecap2_vbus_clk:[33,47,61,107,121,136,150],dev_ecc_aggr0_bus_aggr_clk:[76,91],dev_ecc_aggr1_bus_aggr_clk:[76,91],dev_ecc_aggr2_bus_aggr_clk:[76,91],dev_efuse0_bus_efc0_ctl_fclk:76,dev_efuse0_bus_efc1_ctl_fclk:76,dev_efuse0_bus_vbusp_pll_clk_clk:[76,91],dev_ehrpwm0_bus_vbusp_clk:[76,91],dev_ehrpwm0_vbusp_clk:[107,121],dev_ehrpwm1_bus_vbusp_clk:[76,91],dev_ehrpwm1_vbusp_clk:[107,121],dev_ehrpwm2_bus_vbusp_clk:[76,91],dev_ehrpwm2_vbusp_clk:[107,121],dev_ehrpwm3_bus_vbusp_clk:[76,91],dev_ehrpwm3_vbusp_clk:[107,121],dev_ehrpwm4_bus_vbusp_clk:[76,91],dev_ehrpwm4_vbusp_clk:[107,121],dev_ehrpwm5_bus_vbusp_clk:[76,91],dev_ehrpwm5_vbusp_clk:[107,121],dev_elm0_bus_vbusp_clk:[76,91],dev_elm0_vbusp_clk:[33,47,61,107,121,136,150],dev_encoder0_sys_clk:121,dev_epwm0_vbusp_clk:[33,47,61,136,150],dev_epwm1_vbusp_clk:[33,47,61,136,150],dev_epwm2_vbusp_clk:[33,47,61,136,150],dev_epwm3_vbusp_clk:[61,136,150],dev_epwm4_vbusp_clk:[61,136,150],dev_epwm5_vbusp_clk:[61,136,150],dev_epwm6_vbusp_clk:61,dev_epwm7_vbusp_clk:61,dev_epwm8_vbusp_clk:61,dev_eqep0_bus_vbus_clk:[76,91],dev_eqep0_vbus_clk:[33,47,61,107,121,136,150],dev_eqep1_bus_vbus_clk:[76,91],dev_eqep1_vbus_clk:[33,47,61,107,121,136,150],dev_eqep2_bus_vbus_clk:[76,91],dev_eqep2_vbus_clk:[33,47,61,107,121,136,150],dev_esm0_bus_clk:[76,91],dev_esm0_clk:[33,47,61,107,121,136,150],dev_fsirx0_fsi_rx_ck:61,dev_fsirx0_fsi_rx_lpbk_ck:61,dev_fsirx0_fsi_rx_vbus_clk:61,dev_fsirx1_fsi_rx_ck:61,dev_fsirx1_fsi_rx_lpbk_ck:61,dev_fsirx1_fsi_rx_vbus_clk:61,dev_fsirx2_fsi_rx_ck:61,dev_fsirx2_fsi_rx_lpbk_ck:61,dev_fsirx2_fsi_rx_vbus_clk:61,dev_fsirx3_fsi_rx_ck:61,dev_fsirx3_fsi_rx_lpbk_ck:61,dev_fsirx3_fsi_rx_vbus_clk:61,dev_fsirx4_fsi_rx_ck:61,dev_fsirx4_fsi_rx_lpbk_ck:61,dev_fsirx4_fsi_rx_vbus_clk:61,dev_fsirx5_fsi_rx_ck:61,dev_fsirx5_fsi_rx_lpbk_ck:61,dev_fsirx5_fsi_rx_vbus_clk:61,dev_fsitx0_fsi_tx_ck:61,dev_fsitx0_fsi_tx_pll_clk:61,dev_fsitx0_fsi_tx_vbus_clk:61,dev_fsitx1_fsi_tx_ck:61,dev_fsitx1_fsi_tx_pll_clk:61,dev_fsitx1_fsi_tx_vbus_clk:61,dev_fss0_fsas_0_gclk:[33,47,61],dev_fss0_ospi_0_ospi_dqs_clk:[33,47,61],dev_fss0_ospi_0_ospi_hclk_clk:[33,47,61],dev_fss0_ospi_0_ospi_iclk_clk:[33,47,61],dev_fss0_ospi_0_ospi_iclk_clk_parent_board_0_ospi0_dqs_out:[33,47,61],dev_fss0_ospi_0_ospi_iclk_clk_parent_board_0_ospi0_lbclko_out:[33,47,61],dev_fss0_ospi_0_ospi_oclk_clk:[33,47,61],dev_fss0_ospi_0_ospi_pclk_clk:[33,47,61],dev_fss0_ospi_0_ospi_rclk_clk:[33,47,61],dev_fss0_ospi_0_ospi_rclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[33,47,61],dev_fss0_ospi_0_ospi_rclk_clk_parent_postdiv1_16fft_main_1_hsdivout5_clk:[33,47,61],dev_gic0_bus_vclk_clk:[76,91],dev_gicss0_vclk_clk:[33,47,61],dev_gpio0_bus_mmr_clk:[76,91],dev_gpio0_mmr_clk:[33,47,61,107,121,136,150],dev_gpio1_bus_mmr_clk:[76,91],dev_gpio1_mmr_clk:[33,47,61,121],dev_gpio2_mmr_clk:[107,121,136,150],dev_gpio3_mmr_clk:121,dev_gpio4_mmr_clk:[107,121,136,150],dev_gpio5_mmr_clk:121,dev_gpio6_mmr_clk:[107,121,136,150],dev_gpio7_mmr_clk:121,dev_gpiomux_intrtr0_bus_intr_clk:[76,91],dev_gpiomux_intrtr0_intr_clk:[107,121,136,150],dev_gpmc0_bus_func_clk:[76,91],dev_gpmc0_bus_func_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_clkout_clk2:[76,91],dev_gpmc0_bus_func_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_clkout_clk3:[76,91],dev_gpmc0_bus_func_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk:[76,91],dev_gpmc0_bus_func_clk_parent_k3_pll_ctrl_wrap_main_0_bus_chip_div1_clk_clk4:[76,91],dev_gpmc0_bus_pi_gpmc_ret_clk:[76,91],dev_gpmc0_bus_po_gpmc_dev_clk:[76,91],dev_gpmc0_bus_vbusp_clk:[76,91],dev_gpmc0_func_clk:[33,47,61,107,121,136,150],dev_gpmc0_func_clk_parent_hsdiv4_16fft_main_0_hsdivout3_clk:[33,47,61,107,121,136,150],dev_gpmc0_func_clk_parent_hsdiv4_16fft_main_2_hsdivout1_clk4:[107,121,136,150],dev_gpmc0_func_clk_parent_hsdiv4_16fft_main_2_hsdivout1_clk6:[107,121,136,150],dev_gpmc0_func_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk4:[107,121,136,150],dev_gpmc0_func_clk_parent_postdiv4_16ff_main_2_hsdivout7_clk:[33,47,61],dev_gpmc0_pi_gpmc_ret_clk:[33,47,61,107,121,136,150],dev_gpmc0_po_gpmc_dev_clk:[33,47,61,107,121,136,150],dev_gpmc0_vbusm_clk:[33,47,61,136,150],dev_gpmc0_vbusp_clk:[107,121],dev_gpu0_bus_hyd_core_clk:[76,91],dev_gpu0_bus_mem_clk:[76,91],dev_gpu0_bus_sgx_core_clk:[76,91],dev_gpu0_bus_sys_clk:[76,91],dev_gpu0_gpu_0_gpu_pll_clk:121,dev_gpu0_gpu_clk:47,dev_gpu_rs_bw_limiter2_clk_clk:47,dev_gpu_ws_bw_limiter3_clk_clk:47,dev_gs80prg_mcu_wrap_wkup_0_bus_clk:[76,91],dev_gs80prg_mcu_wrap_wkup_0_bus_osc_clk:[76,91],dev_gs80prg_soc_wrap_wkup_0_bus_clk:[76,91],dev_gs80prg_soc_wrap_wkup_0_bus_osc_clk:[76,91],dev_gtc0_bus_vbusp_clk:[76,91],dev_gtc0_bus_vbusp_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[76,91],dev_gtc0_bus_vbusp_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[76,91],dev_gtc0_bus_vbusp_clk_parent_board_0_bus_cpts_rft_clk_out:[76,91],dev_gtc0_bus_vbusp_clk_parent_board_0_bus_ext_refclk1_out:[76,91],dev_gtc0_bus_vbusp_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[76,91],dev_gtc0_bus_vbusp_clk_parent_board_0_bus_mcu_ext_refclk0_out:[76,91],dev_gtc0_bus_vbusp_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[76,91],dev_gtc0_bus_vbusp_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[76,91],dev_gtc0_gtc_clk:[61,107,121,136,150],dev_gtc0_gtc_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:61,dev_gtc0_gtc_clk_parent_board_0_cpts0_rft_clk_out:[61,107,121,136,150],dev_gtc0_gtc_clk_parent_board_0_ext_refclk1_out:[61,107,121,136,150],dev_gtc0_gtc_clk_parent_board_0_mcu_cpts0_rft_clk_out:[107,121,136,150],dev_gtc0_gtc_clk_parent_board_0_mcu_ext_refclk0_out:[61,107,121,136,150],dev_gtc0_gtc_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[107,121,136,150],dev_gtc0_gtc_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[107,121,136,150],dev_gtc0_gtc_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[61,107,121,136,150],dev_gtc0_gtc_clk_parent_postdiv2_16fft_main_0_hsdivout6_clk:107,dev_gtc0_gtc_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:[121,136,150],dev_gtc0_gtc_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:61,dev_gtc0_gtc_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:61,dev_gtc0_gtc_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:61,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:121,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:121,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:121,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:121,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:121,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:121,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:121,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:121,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_0_ip2_ln0_txmclk:136,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_0_ip2_ln1_txmclk:136,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_0_ip2_ln2_txmclk:136,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_0_ip2_ln3_txmclk:136,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_1_ip2_ln0_txmclk:107,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_1_ip2_ln1_txmclk:107,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_1_ip2_ln2_txmclk:107,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_1_ip2_ln3_txmclk:107,dev_gtc0_gtc_clk_parent_wiz16b8m4ct3_main_0_ip1_ln2_txmclk:150,dev_gtc0_gtc_clk_parent_wiz16b8m4ct3_main_0_ip2_ln0_txmclk:150,dev_gtc0_gtc_clk_parent_wiz16b8m4ct3_main_0_ip2_ln1_txmclk:150,dev_gtc0_gtc_clk_parent_wiz16b8m4ct3_main_0_ip2_ln2_txmclk:150,dev_gtc0_gtc_clk_parent_wiz16b8m4ct3_main_0_ip2_ln3_txmclk:150,dev_gtc0_gtc_clk_parent_wiz16b8m4ct3_main_1_ip2_ln0_txmclk:150,dev_gtc0_gtc_clk_parent_wiz16b8m4ct3_main_1_ip2_ln1_txmclk:150,dev_gtc0_gtc_clk_parent_wiz16b8m4ct3_main_1_ip3_ln2_txmclk:150,dev_gtc0_vbusp_clk:[61,107,121,136,150],dev_hsm0_dap_clk:[33,47],dev_i2c0_bus_clk:[76,91],dev_i2c0_bus_piscl:76,dev_i2c0_bus_pisys_clk:[76,91],dev_i2c0_clk:[33,47,61,107,121,136,150],dev_i2c0_piscl:[33,47,61,107,121,136,150],dev_i2c0_pisys_clk:[33,47,61,107,121,136,150],dev_i2c0_porscl:[33,47,61,107,121,136,150],dev_i2c1_bus_clk:[76,91],dev_i2c1_bus_piscl:76,dev_i2c1_bus_pisys_clk:[76,91],dev_i2c1_clk:[33,47,61,107,121,136,150],dev_i2c1_piscl:[33,47,61,107,121,136,150],dev_i2c1_pisys_clk:[33,47,61,107,121,136,150],dev_i2c1_porscl:[33,47,61,107,121,136,150],dev_i2c2_bus_clk:[76,91],dev_i2c2_bus_piscl:76,dev_i2c2_bus_pisys_clk:[76,91],dev_i2c2_clk:[33,47,61,107,121,136,150],dev_i2c2_piscl:[33,47,61,107,121,136,150],dev_i2c2_pisys_clk:[33,47,61,107,121,136,150],dev_i2c2_porscl:[33,47,61,107,121,136,150],dev_i2c3_bus_clk:[76,91],dev_i2c3_bus_piscl:76,dev_i2c3_bus_pisys_clk:[76,91],dev_i2c3_clk:[33,47,61,107,121,136,150],dev_i2c3_piscl:[33,47,61,107,121,136,150],dev_i2c3_pisys_clk:[33,47,61,107,121,136,150],dev_i2c3_porscl:[33,47,61,107,121,136,150],dev_i2c4_clk:[107,121,136,150],dev_i2c4_piscl:[107,121,136,150],dev_i2c4_pisys_clk:[107,121,136,150],dev_i2c4_porscl:[107,121,136,150],dev_i2c5_clk:[107,121,136,150],dev_i2c5_piscl:[107,121,136,150],dev_i2c5_pisys_clk:[107,121,136,150],dev_i2c5_porscl:[107,121,136,150],dev_i2c6_clk:[107,121,136,150],dev_i2c6_piscl:[107,121,136,150],dev_i2c6_pisys_clk:[107,121,136,150],dev_i2c6_porscl:[107,121,136,150],dev_i3c0_i3c_pclk_clk:[107,121],dev_i3c0_i3c_scl_di:[107,121],dev_i3c0_i3c_scl_do:[107,121],dev_i3c0_i3c_sclk_clk:[107,121],dev_icssm0_core_clk:47,dev_icssm0_core_clk_parent_hsdiv4_16fft_main_2_hsdivout0_clk:47,dev_icssm0_core_clk_parent_postdiv4_16ff_main_0_hsdivout9_clk:47,dev_icssm0_iep_clk:47,dev_icssm0_iep_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:47,dev_icssm0_iep_clk_parent_board_0_ext_refclk1_out:47,dev_icssm0_iep_clk_parent_board_0_mcu_ext_refclk0_out:47,dev_icssm0_iep_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:47,dev_icssm0_iep_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:47,dev_icssm0_iep_clk_parent_sam62_pll_ctrl_wrap_main_0_chip_div1_clk_clk:47,dev_icssm0_iep_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk:47,dev_icssm0_uclk_clk:47,dev_icssm0_vclk_clk:47,dev_id:13,dev_j7aep_gpu_bxs464_wrap0_gpu_ss_0_gpu_pll_clk:[136,150],dev_j7aep_gpu_bxs464_wrap0_gpu_ss_0_pll_ctrl_clk:[136,150],dev_j7am_32_64_atb_funnel0_dbg_clk:[136,150],dev_j7am_32_64_atb_funnel1_dbg_clk:[136,150],dev_j7am_32_64_atb_funnel2_dbg_clk:[136,150],dev_j7am_bolt_pgd0_wkup_osc0_clk:[136,150],dev_j7am_bolt_psc_wrap0_clk:150,dev_j7am_bolt_psc_wrap0_slow_clk:150,dev_j7am_hwa_atb_funnel0_dbg_clk:[136,150],dev_j7am_main_16ff0_wkup_osc0_clk:[136,150],dev_j7am_pulsar_atb_funnel0_dbg_clk:[136,150],dev_jpgenc0_core_clk:33,dev_jpgenc_rs_bw_limiter4_clk_clk:33,dev_jpgenc_ws_bw_limiter5_clk_clk:33,dev_k3_arm_atb_funnel_3_32_mcu_0_bus_dbg_clk:[76,91],dev_led0_led_clk:[61,107,121,136,150],dev_led0_vbus_clk:[33,47,61,107,121,136,150],dev_main2mcu_lvl_intrtr0_bus_intr_clk:[76,91],dev_main2mcu_lvl_intrtr0_intr_clk:[121,136,150],dev_main2mcu_pls_intrtr0_bus_intr_clk:[76,91],dev_main2mcu_pls_intrtr0_intr_clk:[121,136,150],dev_main_gpiomux_introuter0_intr_clk:[33,47,61],dev_main_pll8_sel_extwave_vd_clk:[107,121],dev_main_pll8_sel_extwave_vd_clk_parent_hsdiv0_16fft_main_8_hsdivout0_clk:[107,121],dev_main_pll8_sel_extwave_vd_clk_parent_pllfrac2_ssmod_16fft_main_8_foutvcop_clk:121,dev_main_pll8_sel_extwave_vd_clk_parent_pllfracf_ssmod_16fft_main_8_foutvcop_clk:107,dev_mcan0_mcanss_can_rxd:[136,150],dev_mcan0_mcanss_cclk_clk:[33,47,61,107,121,136,150],dev_mcan0_mcanss_cclk_clk_parent_board_0_ext_refclk1_out:[33,47,61],dev_mcan0_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[107,121,136,150],dev_mcan0_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[33,47,61,107,121,136,150],dev_mcan0_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[33,47,61,107,121,136,150],dev_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:61,dev_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[33,47,107,121,136,150],dev_mcan0_mcanss_hclk_clk:[33,47,61,107,121,136,150],dev_mcan10_mcanss_can_rxd:[136,150],dev_mcan10_mcanss_cclk_clk:[107,121,136,150],dev_mcan10_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[107,121,136,150],dev_mcan10_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[107,121,136,150],dev_mcan10_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[107,121,136,150],dev_mcan10_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[107,121,136,150],dev_mcan10_mcanss_hclk_clk:[107,121,136,150],dev_mcan11_mcanss_can_rxd:[136,150],dev_mcan11_mcanss_cclk_clk:[107,121,136,150],dev_mcan11_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[107,121,136,150],dev_mcan11_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[107,121,136,150],dev_mcan11_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[107,121,136,150],dev_mcan11_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[107,121,136,150],dev_mcan11_mcanss_hclk_clk:[107,121,136,150],dev_mcan12_mcanss_can_rxd:[136,150],dev_mcan12_mcanss_cclk_clk:[107,121,136,150],dev_mcan12_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[107,121,136,150],dev_mcan12_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[107,121,136,150],dev_mcan12_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[107,121,136,150],dev_mcan12_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[107,121,136,150],dev_mcan12_mcanss_hclk_clk:[107,121,136,150],dev_mcan13_mcanss_can_rxd:[136,150],dev_mcan13_mcanss_cclk_clk:[107,121,136,150],dev_mcan13_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[107,121,136,150],dev_mcan13_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[107,121,136,150],dev_mcan13_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[107,121,136,150],dev_mcan13_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[107,121,136,150],dev_mcan13_mcanss_hclk_clk:[107,121,136,150],dev_mcan14_mcanss_can_rxd:[136,150],dev_mcan14_mcanss_cclk_clk:[107,136,150],dev_mcan14_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[107,136,150],dev_mcan14_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[107,136,150],dev_mcan14_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[107,136,150],dev_mcan14_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[107,136,150],dev_mcan14_mcanss_hclk_clk:[107,136,150],dev_mcan15_mcanss_can_rxd:[136,150],dev_mcan15_mcanss_cclk_clk:[107,136,150],dev_mcan15_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[107,136,150],dev_mcan15_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[107,136,150],dev_mcan15_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[107,136,150],dev_mcan15_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[107,136,150],dev_mcan15_mcanss_hclk_clk:[107,136,150],dev_mcan16_mcanss_can_rxd:[136,150],dev_mcan16_mcanss_cclk_clk:[107,136,150],dev_mcan16_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[107,136,150],dev_mcan16_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[107,136,150],dev_mcan16_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[107,136,150],dev_mcan16_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[107,136,150],dev_mcan16_mcanss_hclk_clk:[107,136,150],dev_mcan17_mcanss_can_rxd:[136,150],dev_mcan17_mcanss_cclk_clk:[107,136,150],dev_mcan17_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[107,136,150],dev_mcan17_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[107,136,150],dev_mcan17_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[107,136,150],dev_mcan17_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[107,136,150],dev_mcan17_mcanss_hclk_clk:[107,136,150],dev_mcan1_mcanss_can_rxd:[136,150],dev_mcan1_mcanss_cclk_clk:[61,107,121,136,150],dev_mcan1_mcanss_cclk_clk_parent_board_0_ext_refclk1_out:61,dev_mcan1_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[107,121,136,150],dev_mcan1_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[61,107,121,136,150],dev_mcan1_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[61,107,121,136,150],dev_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:61,dev_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[107,121,136,150],dev_mcan1_mcanss_hclk_clk:[61,107,121,136,150],dev_mcan2_mcanss_can_rxd:[136,150],dev_mcan2_mcanss_cclk_clk:[107,121,136,150],dev_mcan2_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[107,121,136,150],dev_mcan2_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[107,121,136,150],dev_mcan2_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[107,121,136,150],dev_mcan2_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[107,121,136,150],dev_mcan2_mcanss_hclk_clk:[107,121,136,150],dev_mcan3_mcanss_can_rxd:[136,150],dev_mcan3_mcanss_cclk_clk:[107,121,136,150],dev_mcan3_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[107,121,136,150],dev_mcan3_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[107,121,136,150],dev_mcan3_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[107,121,136,150],dev_mcan3_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[107,121,136,150],dev_mcan3_mcanss_hclk_clk:[107,121,136,150],dev_mcan4_mcanss_can_rxd:[136,150],dev_mcan4_mcanss_cclk_clk:[107,121,136,150],dev_mcan4_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[107,121,136,150],dev_mcan4_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[107,121,136,150],dev_mcan4_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[107,121,136,150],dev_mcan4_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[107,121,136,150],dev_mcan4_mcanss_hclk_clk:[107,121,136,150],dev_mcan5_mcanss_can_rxd:[136,150],dev_mcan5_mcanss_cclk_clk:[107,121,136,150],dev_mcan5_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[107,121,136,150],dev_mcan5_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[107,121,136,150],dev_mcan5_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[107,121,136,150],dev_mcan5_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[107,121,136,150],dev_mcan5_mcanss_hclk_clk:[107,121,136,150],dev_mcan6_mcanss_can_rxd:[136,150],dev_mcan6_mcanss_cclk_clk:[107,121,136,150],dev_mcan6_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[107,121,136,150],dev_mcan6_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[107,121,136,150],dev_mcan6_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[107,121,136,150],dev_mcan6_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[107,121,136,150],dev_mcan6_mcanss_hclk_clk:[107,121,136,150],dev_mcan7_mcanss_can_rxd:[136,150],dev_mcan7_mcanss_cclk_clk:[107,121,136,150],dev_mcan7_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[107,121,136,150],dev_mcan7_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[107,121,136,150],dev_mcan7_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[107,121,136,150],dev_mcan7_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[107,121,136,150],dev_mcan7_mcanss_hclk_clk:[107,121,136,150],dev_mcan8_mcanss_can_rxd:[136,150],dev_mcan8_mcanss_cclk_clk:[107,121,136,150],dev_mcan8_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[107,121,136,150],dev_mcan8_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[107,121,136,150],dev_mcan8_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[107,121,136,150],dev_mcan8_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[107,121,136,150],dev_mcan8_mcanss_hclk_clk:[107,121,136,150],dev_mcan9_mcanss_can_rxd:[136,150],dev_mcan9_mcanss_cclk_clk:[107,121,136,150],dev_mcan9_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[107,121,136,150],dev_mcan9_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[107,121,136,150],dev_mcan9_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[107,121,136,150],dev_mcan9_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[107,121,136,150],dev_mcan9_mcanss_hclk_clk:[107,121,136,150],dev_mcasp0_aux_clk:[33,47,107,121,136,150],dev_mcasp0_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:[107,121,136,150],dev_mcasp0_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:[107,121,136,150],dev_mcasp0_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:[107,121,136,150],dev_mcasp0_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:[107,121,136,150],dev_mcasp0_aux_clk_parent_hsdiv2_16fft_main_4_hsdivout0_clk:[107,136,150],dev_mcasp0_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:121,dev_mcasp0_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:121,dev_mcasp0_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[107,121,136,150],dev_mcasp0_aux_clk_parent_postdiv1_16fft_main_1_hsdivout6_clk:[33,47],dev_mcasp0_aux_clk_parent_postdiv4_16ff_main_2_hsdivout8_clk:[33,47],dev_mcasp0_bus_aux_clk:[76,91],dev_mcasp0_bus_aux_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[76,91],dev_mcasp0_bus_aux_clk_parent_board_0_bus_ext_refclk1_out:[76,91],dev_mcasp0_bus_aux_clk_parent_board_0_bus_mcu_ext_refclk0_out:[76,91],dev_mcasp0_bus_aux_clk_parent_board_0_hfosc1_clk_out:[76,91],dev_mcasp0_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup0:[76,91],dev_mcasp0_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup1:[76,91],dev_mcasp0_bus_aux_clk_parent_clockdivider_mcasp_arm1_pll_div_bus_out0:76,dev_mcasp0_bus_aux_clk_parent_mcasp_arm1_pll_div_bus_out0:91,dev_mcasp0_bus_aux_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[76,91],dev_mcasp0_bus_mcasp_ahclkr_pin:76,dev_mcasp0_bus_mcasp_ahclkx_pin:76,dev_mcasp0_bus_vbusp_clk:[76,91],dev_mcasp0_mcasp_aclkr_pin:[33,47,107,121,136,150],dev_mcasp0_mcasp_aclkr_pout:[33,47,107,121,136,150],dev_mcasp0_mcasp_aclkx_pin:[33,47,107,121,136,150],dev_mcasp0_mcasp_aclkx_pout:[33,47,107,121,136,150],dev_mcasp0_mcasp_afsr_pout:[33,47,136,150],dev_mcasp0_mcasp_afsx_pout:[33,47,136,150],dev_mcasp0_mcasp_ahclkr_pin:[33,47,107,121,136,150],dev_mcasp0_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:[107,121,136,150],dev_mcasp0_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[107,121,136,150],dev_mcasp0_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[107,121,136,150],dev_mcasp0_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[107,121,136,150],dev_mcasp0_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk0_out:[33,47,107,136,150],dev_mcasp0_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk1_out:[33,47,107,136,150],dev_mcasp0_mcasp_ahclkr_pin_parent_board_0_ext_refclk1_out:[33,47],dev_mcasp0_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:[107,121,136,150],dev_mcasp0_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:121,dev_mcasp0_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:121,dev_mcasp0_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:[33,47,107,121,136,150],dev_mcasp0_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:121,dev_mcasp0_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:121,dev_mcasp0_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:121,dev_mcasp0_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:121,dev_mcasp0_mcasp_ahclkr_pout:[33,47,107,121,136,150],dev_mcasp0_mcasp_ahclkx_pin:[33,47,107,121,136,150],dev_mcasp0_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:[107,121,136,150],dev_mcasp0_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[107,121,136,150],dev_mcasp0_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[107,121,136,150],dev_mcasp0_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[107,121,136,150],dev_mcasp0_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk0_out:[33,47,107,136,150],dev_mcasp0_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk1_out:[33,47,107,136,150],dev_mcasp0_mcasp_ahclkx_pin_parent_board_0_ext_refclk1_out:[33,47],dev_mcasp0_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:[107,121,136,150],dev_mcasp0_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:121,dev_mcasp0_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:121,dev_mcasp0_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:[33,47,107,121,136,150],dev_mcasp0_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:121,dev_mcasp0_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:121,dev_mcasp0_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:121,dev_mcasp0_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:121,dev_mcasp0_mcasp_ahclkx_pout:[33,47,107,121,136,150],dev_mcasp0_vbusp_clk:[33,47,107,121,136,150],dev_mcasp10_aux_clk:121,dev_mcasp10_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:121,dev_mcasp10_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:121,dev_mcasp10_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:121,dev_mcasp10_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:121,dev_mcasp10_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:121,dev_mcasp10_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:121,dev_mcasp10_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:121,dev_mcasp10_mcasp_aclkr_pin:121,dev_mcasp10_mcasp_aclkr_pout:121,dev_mcasp10_mcasp_aclkx_pin:121,dev_mcasp10_mcasp_aclkx_pout:121,dev_mcasp10_mcasp_ahclkr_pin:121,dev_mcasp10_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:121,dev_mcasp10_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:121,dev_mcasp10_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:121,dev_mcasp10_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:121,dev_mcasp10_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:121,dev_mcasp10_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:121,dev_mcasp10_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:121,dev_mcasp10_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:121,dev_mcasp10_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:121,dev_mcasp10_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:121,dev_mcasp10_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:121,dev_mcasp10_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:121,dev_mcasp10_mcasp_ahclkr_pout:121,dev_mcasp10_mcasp_ahclkx_pin:121,dev_mcasp10_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:121,dev_mcasp10_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:121,dev_mcasp10_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:121,dev_mcasp10_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:121,dev_mcasp10_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:121,dev_mcasp10_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:121,dev_mcasp10_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:121,dev_mcasp10_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:121,dev_mcasp10_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:121,dev_mcasp10_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:121,dev_mcasp10_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:121,dev_mcasp10_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:121,dev_mcasp10_mcasp_ahclkx_pout:121,dev_mcasp10_vbusp_clk:121,dev_mcasp11_aux_clk:121,dev_mcasp11_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:121,dev_mcasp11_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:121,dev_mcasp11_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:121,dev_mcasp11_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:121,dev_mcasp11_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:121,dev_mcasp11_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:121,dev_mcasp11_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:121,dev_mcasp11_mcasp_aclkr_pin:121,dev_mcasp11_mcasp_aclkr_pout:121,dev_mcasp11_mcasp_aclkx_pin:121,dev_mcasp11_mcasp_aclkx_pout:121,dev_mcasp11_mcasp_ahclkr_pin:121,dev_mcasp11_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:121,dev_mcasp11_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:121,dev_mcasp11_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:121,dev_mcasp11_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:121,dev_mcasp11_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:121,dev_mcasp11_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:121,dev_mcasp11_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:121,dev_mcasp11_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:121,dev_mcasp11_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:121,dev_mcasp11_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:121,dev_mcasp11_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:121,dev_mcasp11_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:121,dev_mcasp11_mcasp_ahclkr_pout:121,dev_mcasp11_mcasp_ahclkx_pin:121,dev_mcasp11_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:121,dev_mcasp11_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:121,dev_mcasp11_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:121,dev_mcasp11_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:121,dev_mcasp11_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:121,dev_mcasp11_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:121,dev_mcasp11_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:121,dev_mcasp11_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:121,dev_mcasp11_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:121,dev_mcasp11_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:121,dev_mcasp11_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:121,dev_mcasp11_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:121,dev_mcasp11_mcasp_ahclkx_pout:121,dev_mcasp11_vbusp_clk:121,dev_mcasp1_aux_clk:[33,47,107,121,136,150],dev_mcasp1_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:[107,121,136,150],dev_mcasp1_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:[107,121,136,150],dev_mcasp1_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:[107,121,136,150],dev_mcasp1_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:[107,121,136,150],dev_mcasp1_aux_clk_parent_hsdiv2_16fft_main_4_hsdivout0_clk:[107,136,150],dev_mcasp1_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:121,dev_mcasp1_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:121,dev_mcasp1_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[107,121,136,150],dev_mcasp1_aux_clk_parent_postdiv1_16fft_main_1_hsdivout6_clk:[33,47],dev_mcasp1_aux_clk_parent_postdiv4_16ff_main_2_hsdivout8_clk:[33,47],dev_mcasp1_bus_aux_clk:[76,91],dev_mcasp1_bus_aux_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[76,91],dev_mcasp1_bus_aux_clk_parent_board_0_bus_ext_refclk1_out:[76,91],dev_mcasp1_bus_aux_clk_parent_board_0_bus_mcu_ext_refclk0_out:[76,91],dev_mcasp1_bus_aux_clk_parent_board_0_hfosc1_clk_out:[76,91],dev_mcasp1_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup0:[76,91],dev_mcasp1_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup1:[76,91],dev_mcasp1_bus_aux_clk_parent_clockdivider_mcasp_arm1_pll_div_bus_out1:76,dev_mcasp1_bus_aux_clk_parent_mcasp_arm1_pll_div_bus_out1:91,dev_mcasp1_bus_aux_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[76,91],dev_mcasp1_bus_mcasp_ahclkr_pin:76,dev_mcasp1_bus_mcasp_ahclkx_pin:76,dev_mcasp1_bus_vbusp_clk:[76,91],dev_mcasp1_mcasp_aclkr_pin:[33,47,107,121,136,150],dev_mcasp1_mcasp_aclkr_pout:[33,47,107,121,136,150],dev_mcasp1_mcasp_aclkx_pin:[33,47,107,121,136,150],dev_mcasp1_mcasp_aclkx_pout:[33,47,107,121,136,150],dev_mcasp1_mcasp_afsr_pout:[33,47,136,150],dev_mcasp1_mcasp_afsx_pout:[33,47,136,150],dev_mcasp1_mcasp_ahclkr_pin:[33,47,107,121,136,150],dev_mcasp1_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:[107,121,136,150],dev_mcasp1_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[107,121,136,150],dev_mcasp1_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[107,121,136,150],dev_mcasp1_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[107,121,136,150],dev_mcasp1_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk0_out:[33,47,107,136,150],dev_mcasp1_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk1_out:[33,47,107,136,150],dev_mcasp1_mcasp_ahclkr_pin_parent_board_0_ext_refclk1_out:[33,47],dev_mcasp1_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:[107,121,136,150],dev_mcasp1_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:121,dev_mcasp1_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:121,dev_mcasp1_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:[33,47,107,121,136,150],dev_mcasp1_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:121,dev_mcasp1_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:121,dev_mcasp1_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:121,dev_mcasp1_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:121,dev_mcasp1_mcasp_ahclkr_pout:[33,47,107,121,136,150],dev_mcasp1_mcasp_ahclkx_pin:[33,47,107,121,136,150],dev_mcasp1_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:[107,121,136,150],dev_mcasp1_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[107,121,136,150],dev_mcasp1_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[107,121,136,150],dev_mcasp1_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[107,121,136,150],dev_mcasp1_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk0_out:[33,47,107,136,150],dev_mcasp1_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk1_out:[33,47,107,136,150],dev_mcasp1_mcasp_ahclkx_pin_parent_board_0_ext_refclk1_out:[33,47],dev_mcasp1_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:[107,121,136,150],dev_mcasp1_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:121,dev_mcasp1_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:121,dev_mcasp1_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:[33,47,107,121,136,150],dev_mcasp1_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:121,dev_mcasp1_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:121,dev_mcasp1_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:121,dev_mcasp1_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:121,dev_mcasp1_mcasp_ahclkx_pout:[33,47,107,121,136,150],dev_mcasp1_vbusp_clk:[33,47,107,121,136,150],dev_mcasp2_aux_clk:[33,47,107,121,136,150],dev_mcasp2_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:[107,121,136,150],dev_mcasp2_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:[107,121,136,150],dev_mcasp2_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:[107,121,136,150],dev_mcasp2_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:[107,121,136,150],dev_mcasp2_aux_clk_parent_hsdiv2_16fft_main_4_hsdivout0_clk:[107,136,150],dev_mcasp2_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:121,dev_mcasp2_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:121,dev_mcasp2_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[107,121,136,150],dev_mcasp2_aux_clk_parent_postdiv1_16fft_main_1_hsdivout6_clk:[33,47],dev_mcasp2_aux_clk_parent_postdiv4_16ff_main_2_hsdivout8_clk:[33,47],dev_mcasp2_bus_aux_clk:[76,91],dev_mcasp2_bus_aux_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[76,91],dev_mcasp2_bus_aux_clk_parent_board_0_bus_ext_refclk1_out:[76,91],dev_mcasp2_bus_aux_clk_parent_board_0_bus_mcu_ext_refclk0_out:[76,91],dev_mcasp2_bus_aux_clk_parent_board_0_hfosc1_clk_out:[76,91],dev_mcasp2_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup0:[76,91],dev_mcasp2_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup1:[76,91],dev_mcasp2_bus_aux_clk_parent_clockdivider_mcasp_arm1_pll_div_bus_out2:76,dev_mcasp2_bus_aux_clk_parent_mcasp_arm1_pll_div_bus_out2:91,dev_mcasp2_bus_aux_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[76,91],dev_mcasp2_bus_mcasp_ahclkr_pin:76,dev_mcasp2_bus_mcasp_ahclkx_pin:76,dev_mcasp2_bus_vbusp_clk:[76,91],dev_mcasp2_mcasp_aclkr_pin:[33,47,107,121,136,150],dev_mcasp2_mcasp_aclkr_pout:[33,47,107,121,136,150],dev_mcasp2_mcasp_aclkx_pin:[33,47,107,121,136,150],dev_mcasp2_mcasp_aclkx_pout:[33,47,107,121,136,150],dev_mcasp2_mcasp_afsr_pout:[33,47,136,150],dev_mcasp2_mcasp_afsx_pout:[33,47,136,150],dev_mcasp2_mcasp_ahclkr_pin:[33,47,107,121,136,150],dev_mcasp2_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:[107,121,136,150],dev_mcasp2_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[107,121,136,150],dev_mcasp2_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[107,121,136,150],dev_mcasp2_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[107,121,136,150],dev_mcasp2_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk0_out:[33,47,107,136,150],dev_mcasp2_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk1_out:[33,47,107,136,150],dev_mcasp2_mcasp_ahclkr_pin_parent_board_0_ext_refclk1_out:[33,47],dev_mcasp2_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:[107,121,136,150],dev_mcasp2_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:121,dev_mcasp2_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:121,dev_mcasp2_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:[33,47,107,121,136,150],dev_mcasp2_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:121,dev_mcasp2_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:121,dev_mcasp2_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:121,dev_mcasp2_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:121,dev_mcasp2_mcasp_ahclkr_pout:[33,47,107,121,136,150],dev_mcasp2_mcasp_ahclkx_pin:[33,47,107,121,136,150],dev_mcasp2_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:[107,121,136,150],dev_mcasp2_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[107,121,136,150],dev_mcasp2_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[107,121,136,150],dev_mcasp2_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[107,121,136,150],dev_mcasp2_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk0_out:[33,47,107,136,150],dev_mcasp2_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk1_out:[33,47,107,136,150],dev_mcasp2_mcasp_ahclkx_pin_parent_board_0_ext_refclk1_out:[33,47],dev_mcasp2_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:[107,121,136,150],dev_mcasp2_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:121,dev_mcasp2_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:121,dev_mcasp2_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:[33,47,107,121,136,150],dev_mcasp2_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:121,dev_mcasp2_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:121,dev_mcasp2_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:121,dev_mcasp2_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:121,dev_mcasp2_mcasp_ahclkx_pout:[33,47,107,121,136,150],dev_mcasp2_vbusp_clk:[33,47,107,121,136,150],dev_mcasp3_aux_clk:[121,136,150],dev_mcasp3_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:[121,136,150],dev_mcasp3_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:[121,136,150],dev_mcasp3_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:[121,136,150],dev_mcasp3_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:[121,136,150],dev_mcasp3_aux_clk_parent_hsdiv2_16fft_main_4_hsdivout0_clk:[136,150],dev_mcasp3_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:121,dev_mcasp3_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:121,dev_mcasp3_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[121,136,150],dev_mcasp3_mcasp_aclkr_pin:[121,136,150],dev_mcasp3_mcasp_aclkr_pout:[121,136,150],dev_mcasp3_mcasp_aclkx_pin:[121,136,150],dev_mcasp3_mcasp_aclkx_pout:[121,136,150],dev_mcasp3_mcasp_afsr_pout:[136,150],dev_mcasp3_mcasp_afsx_pout:[136,150],dev_mcasp3_mcasp_ahclkr_pin:[121,136,150],dev_mcasp3_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:[121,136,150],dev_mcasp3_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[121,136,150],dev_mcasp3_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[121,136,150],dev_mcasp3_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[121,136,150],dev_mcasp3_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk0_out:[136,150],dev_mcasp3_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk1_out:[136,150],dev_mcasp3_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:[121,136,150],dev_mcasp3_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:121,dev_mcasp3_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:121,dev_mcasp3_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:[121,136,150],dev_mcasp3_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:121,dev_mcasp3_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:121,dev_mcasp3_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:121,dev_mcasp3_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:121,dev_mcasp3_mcasp_ahclkr_pout:[121,136,150],dev_mcasp3_mcasp_ahclkx_pin:[121,136,150],dev_mcasp3_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:[121,136,150],dev_mcasp3_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[121,136,150],dev_mcasp3_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[121,136,150],dev_mcasp3_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[121,136,150],dev_mcasp3_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk0_out:[136,150],dev_mcasp3_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk1_out:[136,150],dev_mcasp3_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:[121,136,150],dev_mcasp3_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:121,dev_mcasp3_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:121,dev_mcasp3_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:[121,136,150],dev_mcasp3_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:121,dev_mcasp3_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:121,dev_mcasp3_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:121,dev_mcasp3_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:121,dev_mcasp3_mcasp_ahclkx_pout:[121,136,150],dev_mcasp3_vbusp_clk:[121,136,150],dev_mcasp4_aux_clk:[121,136,150],dev_mcasp4_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:[121,136,150],dev_mcasp4_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:[121,136,150],dev_mcasp4_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:[121,136,150],dev_mcasp4_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:[121,136,150],dev_mcasp4_aux_clk_parent_hsdiv2_16fft_main_4_hsdivout0_clk:[136,150],dev_mcasp4_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:121,dev_mcasp4_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:121,dev_mcasp4_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[121,136,150],dev_mcasp4_mcasp_aclkr_pin:[121,136,150],dev_mcasp4_mcasp_aclkr_pout:[121,136,150],dev_mcasp4_mcasp_aclkx_pin:[121,136,150],dev_mcasp4_mcasp_aclkx_pout:[121,136,150],dev_mcasp4_mcasp_afsr_pout:[136,150],dev_mcasp4_mcasp_afsx_pout:[136,150],dev_mcasp4_mcasp_ahclkr_pin:[121,136,150],dev_mcasp4_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:[121,136,150],dev_mcasp4_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[121,136,150],dev_mcasp4_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[121,136,150],dev_mcasp4_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[121,136,150],dev_mcasp4_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk0_out:[136,150],dev_mcasp4_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk1_out:[136,150],dev_mcasp4_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:[121,136,150],dev_mcasp4_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:121,dev_mcasp4_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:121,dev_mcasp4_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:[121,136,150],dev_mcasp4_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:121,dev_mcasp4_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:121,dev_mcasp4_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:121,dev_mcasp4_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:121,dev_mcasp4_mcasp_ahclkr_pout:[121,136,150],dev_mcasp4_mcasp_ahclkx_pin:[121,136,150],dev_mcasp4_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:[121,136,150],dev_mcasp4_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[121,136,150],dev_mcasp4_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[121,136,150],dev_mcasp4_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[121,136,150],dev_mcasp4_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk0_out:[136,150],dev_mcasp4_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk1_out:[136,150],dev_mcasp4_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:[121,136,150],dev_mcasp4_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:121,dev_mcasp4_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:121,dev_mcasp4_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:[121,136,150],dev_mcasp4_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:121,dev_mcasp4_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:121,dev_mcasp4_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:121,dev_mcasp4_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:121,dev_mcasp4_mcasp_ahclkx_pout:[121,136,150],dev_mcasp4_vbusp_clk:[121,136,150],dev_mcasp5_aux_clk:121,dev_mcasp5_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:121,dev_mcasp5_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:121,dev_mcasp5_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:121,dev_mcasp5_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:121,dev_mcasp5_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:121,dev_mcasp5_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:121,dev_mcasp5_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:121,dev_mcasp5_mcasp_aclkr_pin:121,dev_mcasp5_mcasp_aclkr_pout:121,dev_mcasp5_mcasp_aclkx_pin:121,dev_mcasp5_mcasp_aclkx_pout:121,dev_mcasp5_mcasp_ahclkr_pin:121,dev_mcasp5_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:121,dev_mcasp5_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:121,dev_mcasp5_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:121,dev_mcasp5_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:121,dev_mcasp5_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:121,dev_mcasp5_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:121,dev_mcasp5_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:121,dev_mcasp5_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:121,dev_mcasp5_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:121,dev_mcasp5_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:121,dev_mcasp5_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:121,dev_mcasp5_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:121,dev_mcasp5_mcasp_ahclkr_pout:121,dev_mcasp5_mcasp_ahclkx_pin:121,dev_mcasp5_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:121,dev_mcasp5_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:121,dev_mcasp5_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:121,dev_mcasp5_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:121,dev_mcasp5_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:121,dev_mcasp5_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:121,dev_mcasp5_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:121,dev_mcasp5_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:121,dev_mcasp5_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:121,dev_mcasp5_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:121,dev_mcasp5_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:121,dev_mcasp5_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:121,dev_mcasp5_mcasp_ahclkx_pout:121,dev_mcasp5_vbusp_clk:121,dev_mcasp6_aux_clk:121,dev_mcasp6_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:121,dev_mcasp6_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:121,dev_mcasp6_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:121,dev_mcasp6_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:121,dev_mcasp6_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:121,dev_mcasp6_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:121,dev_mcasp6_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:121,dev_mcasp6_mcasp_aclkr_pin:121,dev_mcasp6_mcasp_aclkr_pout:121,dev_mcasp6_mcasp_aclkx_pin:121,dev_mcasp6_mcasp_aclkx_pout:121,dev_mcasp6_mcasp_ahclkr_pin:121,dev_mcasp6_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:121,dev_mcasp6_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:121,dev_mcasp6_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:121,dev_mcasp6_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:121,dev_mcasp6_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:121,dev_mcasp6_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:121,dev_mcasp6_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:121,dev_mcasp6_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:121,dev_mcasp6_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:121,dev_mcasp6_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:121,dev_mcasp6_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:121,dev_mcasp6_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:121,dev_mcasp6_mcasp_ahclkr_pout:121,dev_mcasp6_mcasp_ahclkx_pin:121,dev_mcasp6_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:121,dev_mcasp6_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:121,dev_mcasp6_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:121,dev_mcasp6_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:121,dev_mcasp6_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:121,dev_mcasp6_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:121,dev_mcasp6_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:121,dev_mcasp6_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:121,dev_mcasp6_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:121,dev_mcasp6_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:121,dev_mcasp6_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:121,dev_mcasp6_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:121,dev_mcasp6_mcasp_ahclkx_pout:121,dev_mcasp6_vbusp_clk:121,dev_mcasp7_aux_clk:121,dev_mcasp7_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:121,dev_mcasp7_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:121,dev_mcasp7_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:121,dev_mcasp7_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:121,dev_mcasp7_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:121,dev_mcasp7_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:121,dev_mcasp7_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:121,dev_mcasp7_mcasp_aclkr_pin:121,dev_mcasp7_mcasp_aclkr_pout:121,dev_mcasp7_mcasp_aclkx_pin:121,dev_mcasp7_mcasp_aclkx_pout:121,dev_mcasp7_mcasp_ahclkr_pin:121,dev_mcasp7_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:121,dev_mcasp7_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:121,dev_mcasp7_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:121,dev_mcasp7_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:121,dev_mcasp7_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:121,dev_mcasp7_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:121,dev_mcasp7_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:121,dev_mcasp7_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:121,dev_mcasp7_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:121,dev_mcasp7_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:121,dev_mcasp7_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:121,dev_mcasp7_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:121,dev_mcasp7_mcasp_ahclkr_pout:121,dev_mcasp7_mcasp_ahclkx_pin:121,dev_mcasp7_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:121,dev_mcasp7_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:121,dev_mcasp7_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:121,dev_mcasp7_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:121,dev_mcasp7_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:121,dev_mcasp7_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:121,dev_mcasp7_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:121,dev_mcasp7_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:121,dev_mcasp7_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:121,dev_mcasp7_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:121,dev_mcasp7_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:121,dev_mcasp7_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:121,dev_mcasp7_mcasp_ahclkx_pout:121,dev_mcasp7_vbusp_clk:121,dev_mcasp8_aux_clk:121,dev_mcasp8_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:121,dev_mcasp8_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:121,dev_mcasp8_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:121,dev_mcasp8_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:121,dev_mcasp8_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:121,dev_mcasp8_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:121,dev_mcasp8_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:121,dev_mcasp8_mcasp_aclkr_pin:121,dev_mcasp8_mcasp_aclkr_pout:121,dev_mcasp8_mcasp_aclkx_pin:121,dev_mcasp8_mcasp_aclkx_pout:121,dev_mcasp8_mcasp_ahclkr_pin:121,dev_mcasp8_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:121,dev_mcasp8_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:121,dev_mcasp8_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:121,dev_mcasp8_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:121,dev_mcasp8_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:121,dev_mcasp8_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:121,dev_mcasp8_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:121,dev_mcasp8_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:121,dev_mcasp8_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:121,dev_mcasp8_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:121,dev_mcasp8_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:121,dev_mcasp8_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:121,dev_mcasp8_mcasp_ahclkr_pout:121,dev_mcasp8_mcasp_ahclkx_pin:121,dev_mcasp8_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:121,dev_mcasp8_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:121,dev_mcasp8_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:121,dev_mcasp8_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:121,dev_mcasp8_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:121,dev_mcasp8_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:121,dev_mcasp8_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:121,dev_mcasp8_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:121,dev_mcasp8_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:121,dev_mcasp8_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:121,dev_mcasp8_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:121,dev_mcasp8_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:121,dev_mcasp8_mcasp_ahclkx_pout:121,dev_mcasp8_vbusp_clk:121,dev_mcasp9_aux_clk:121,dev_mcasp9_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:121,dev_mcasp9_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:121,dev_mcasp9_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:121,dev_mcasp9_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:121,dev_mcasp9_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:121,dev_mcasp9_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:121,dev_mcasp9_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:121,dev_mcasp9_mcasp_aclkr_pin:121,dev_mcasp9_mcasp_aclkr_pout:121,dev_mcasp9_mcasp_aclkx_pin:121,dev_mcasp9_mcasp_aclkx_pout:121,dev_mcasp9_mcasp_ahclkr_pin:121,dev_mcasp9_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:121,dev_mcasp9_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:121,dev_mcasp9_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:121,dev_mcasp9_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:121,dev_mcasp9_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:121,dev_mcasp9_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:121,dev_mcasp9_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:121,dev_mcasp9_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:121,dev_mcasp9_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:121,dev_mcasp9_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:121,dev_mcasp9_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:121,dev_mcasp9_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:121,dev_mcasp9_mcasp_ahclkr_pout:121,dev_mcasp9_mcasp_ahclkx_pin:121,dev_mcasp9_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:121,dev_mcasp9_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:121,dev_mcasp9_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:121,dev_mcasp9_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:121,dev_mcasp9_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:121,dev_mcasp9_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:121,dev_mcasp9_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:121,dev_mcasp9_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:121,dev_mcasp9_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:121,dev_mcasp9_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:121,dev_mcasp9_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:121,dev_mcasp9_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:121,dev_mcasp9_mcasp_ahclkx_pout:121,dev_mcasp9_vbusp_clk:121,dev_mcrc64_0_clk:[33,47],dev_mcspi0_bus_clkspiref_clk:[76,91],dev_mcspi0_bus_io_clkspii_clk:[76,91],dev_mcspi0_bus_io_clkspio_clk:[76,91],dev_mcspi0_bus_vbusp_clk:[76,91],dev_mcspi0_clkspiref_clk:[33,47,61,107,121,136,150],dev_mcspi0_io_clkspii_clk:[33,47,61,136,150],dev_mcspi0_io_clkspii_clk_parent_board_0_spi0_clk_out:[33,47,61,136,150],dev_mcspi0_io_clkspii_clk_parent_spi_main_0_io_clkspio_clk:[33,47,61,136,150],dev_mcspi0_io_clkspio_clk:[33,47,61,107,121,136,150],dev_mcspi0_vbusp_clk:[33,47,61,107,121,136,150],dev_mcspi1_bus_clkspiref_clk:[76,91],dev_mcspi1_bus_io_clkspii_clk:[76,91],dev_mcspi1_bus_io_clkspio_clk:[76,91],dev_mcspi1_bus_vbusp_clk:[76,91],dev_mcspi1_clkspiref_clk:[33,47,61,107,121,136,150],dev_mcspi1_io_clkspii_clk:[33,47,61,136,150],dev_mcspi1_io_clkspii_clk_parent_board_0_spi1_clk_out:[33,47,61,136,150],dev_mcspi1_io_clkspii_clk_parent_spi_main_1_io_clkspio_clk:[33,47,61,136,150],dev_mcspi1_io_clkspio_clk:[33,47,61,107,121,136,150],dev_mcspi1_vbusp_clk:[33,47,61,107,121,136,150],dev_mcspi2_bus_clkspiref_clk:[76,91],dev_mcspi2_bus_io_clkspii_clk:[76,91],dev_mcspi2_bus_io_clkspio_clk:[76,91],dev_mcspi2_bus_vbusp_clk:[76,91],dev_mcspi2_clkspiref_clk:[33,47,61,107,121,136,150],dev_mcspi2_io_clkspii_clk:[33,47,61,136,150],dev_mcspi2_io_clkspii_clk_parent_board_0_spi2_clk_out:[33,47,61,136,150],dev_mcspi2_io_clkspii_clk_parent_spi_main_2_io_clkspio_clk:[33,47,61,136,150],dev_mcspi2_io_clkspio_clk:[33,47,61,107,121,136,150],dev_mcspi2_vbusp_clk:[33,47,61,107,121,136,150],dev_mcspi3_bus_clkspiref_clk:[76,91],dev_mcspi3_bus_io_clkspii_clk:[76,91],dev_mcspi3_bus_io_clkspio_clk:[76,91],dev_mcspi3_bus_vbusp_clk:[76,91],dev_mcspi3_clkspiref_clk:[61,107,121,136,150],dev_mcspi3_io_clkspii_clk:[61,107,121,136,150],dev_mcspi3_io_clkspii_clk_parent_board_0_spi3_clk_out:61,dev_mcspi3_io_clkspii_clk_parent_spi3_clk_lpbk_mux_out0:[136,150],dev_mcspi3_io_clkspii_clk_parent_spi_main_3_io_clkspio_clk:[61,107,121,136,150],dev_mcspi3_io_clkspio_clk:[61,107,121,136,150],dev_mcspi3_vbusp_clk:[61,107,121,136,150],dev_mcspi4_bus_clkspiref_clk:[76,91],dev_mcspi4_bus_io_clkspii_clk:91,dev_mcspi4_bus_io_clkspio_clk:91,dev_mcspi4_bus_vbusp_clk:[76,91],dev_mcspi4_clkspiref_clk:[61,107,121,136,150],dev_mcspi4_io_clkspii_clk:[61,107,121,136,150],dev_mcspi4_io_clkspii_clk_parent_board_0_spi4_clk_out:61,dev_mcspi4_io_clkspii_clk_parent_spi_main_4_io_clkspio_clk:61,dev_mcspi4_io_clkspio_clk:[61,107,121,136,150],dev_mcspi4_vbusp_clk:[61,107,121,136,150],dev_mcspi5_clkspiref_clk:[107,121,136,150],dev_mcspi5_io_clkspii_clk:[136,150],dev_mcspi5_io_clkspii_clk_parent_board_0_spi5_clk_out:[136,150],dev_mcspi5_io_clkspii_clk_parent_spi_main_5_io_clkspio_clk:[136,150],dev_mcspi5_io_clkspio_clk:[107,121,136,150],dev_mcspi5_vbusp_clk:[107,121,136,150],dev_mcspi6_clkspiref_clk:[107,121,136,150],dev_mcspi6_io_clkspii_clk:[136,150],dev_mcspi6_io_clkspii_clk_parent_board_0_spi6_clk_out:[136,150],dev_mcspi6_io_clkspii_clk_parent_spi_main_6_io_clkspio_clk:[136,150],dev_mcspi6_io_clkspio_clk:[107,121,136,150],dev_mcspi6_vbusp_clk:[107,121,136,150],dev_mcspi7_clkspiref_clk:[107,121,136,150],dev_mcspi7_io_clkspii_clk:[136,150],dev_mcspi7_io_clkspii_clk_parent_board_0_spi7_clk_out:[136,150],dev_mcspi7_io_clkspii_clk_parent_spi_main_7_io_clkspio_clk:[136,150],dev_mcspi7_io_clkspio_clk:[107,121,136,150],dev_mcspi7_vbusp_clk:[107,121,136,150],dev_mcu_adc0_adc_clk:107,dev_mcu_adc0_adc_clk_parent_board_0_mcu_ext_refclk0_out:107,dev_mcu_adc0_adc_clk_parent_gluelogic_hfosc0_clkout:107,dev_mcu_adc0_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:107,dev_mcu_adc0_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:107,dev_mcu_adc0_bus_adc_clk:[76,91],dev_mcu_adc0_bus_adc_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout1_clk:[76,91],dev_mcu_adc0_bus_adc_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk:[76,91],dev_mcu_adc0_bus_adc_clk_parent_board_0_bus_mcu_ext_refclk0_out:[76,91],dev_mcu_adc0_bus_adc_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[76,91],dev_mcu_adc0_bus_sys_clk:[76,91],dev_mcu_adc0_bus_vbus_clk:[76,91],dev_mcu_adc0_sys_clk:107,dev_mcu_adc0_vbus_clk:107,dev_mcu_adc12_16ffc0_adc_clk:121,dev_mcu_adc12_16ffc0_adc_clk_parent_board_0_mcu_ext_refclk0_out:121,dev_mcu_adc12_16ffc0_adc_clk_parent_gluelogic_hfosc0_clkout:121,dev_mcu_adc12_16ffc0_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:121,dev_mcu_adc12_16ffc0_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:121,dev_mcu_adc12_16ffc0_sys_clk:121,dev_mcu_adc12_16ffc0_vbus_clk:121,dev_mcu_adc12_16ffc1_adc_clk:121,dev_mcu_adc12_16ffc1_adc_clk_parent_board_0_mcu_ext_refclk0_out:121,dev_mcu_adc12_16ffc1_adc_clk_parent_gluelogic_hfosc0_clkout:121,dev_mcu_adc12_16ffc1_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:121,dev_mcu_adc12_16ffc1_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:121,dev_mcu_adc12_16ffc1_sys_clk:121,dev_mcu_adc12_16ffc1_vbus_clk:121,dev_mcu_adc12fc_16ffc0_adc_clk:[136,150],dev_mcu_adc12fc_16ffc0_adc_clk_parent_board_0_mcu_ext_refclk0_out:[136,150],dev_mcu_adc12fc_16ffc0_adc_clk_parent_gluelogic_hfosc0_clkout:[136,150],dev_mcu_adc12fc_16ffc0_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:[136,150],dev_mcu_adc12fc_16ffc0_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:[136,150],dev_mcu_adc12fc_16ffc0_sys_clk:[136,150],dev_mcu_adc12fc_16ffc0_vbus_clk:[136,150],dev_mcu_adc12fc_16ffc1_adc_clk:[136,150],dev_mcu_adc12fc_16ffc1_adc_clk_parent_board_0_mcu_ext_refclk0_out:[136,150],dev_mcu_adc12fc_16ffc1_adc_clk_parent_gluelogic_hfosc0_clkout:[136,150],dev_mcu_adc12fc_16ffc1_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:[136,150],dev_mcu_adc12fc_16ffc1_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:[136,150],dev_mcu_adc12fc_16ffc1_sys_clk:[136,150],dev_mcu_adc12fc_16ffc1_vbus_clk:[136,150],dev_mcu_adc1_adc_clk:107,dev_mcu_adc1_adc_clk_parent_board_0_mcu_ext_refclk0_out:107,dev_mcu_adc1_adc_clk_parent_gluelogic_hfosc0_clkout:107,dev_mcu_adc1_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:107,dev_mcu_adc1_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:107,dev_mcu_adc1_bus_adc_clk:[76,91],dev_mcu_adc1_bus_adc_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout1_clk:[76,91],dev_mcu_adc1_bus_adc_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk:[76,91],dev_mcu_adc1_bus_adc_clk_parent_board_0_bus_mcu_ext_refclk0_out:[76,91],dev_mcu_adc1_bus_adc_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[76,91],dev_mcu_adc1_bus_sys_clk:[76,91],dev_mcu_adc1_bus_vbus_clk:[76,91],dev_mcu_adc1_sys_clk:107,dev_mcu_adc1_vbus_clk:107,dev_mcu_armss0_bus_interface_clk:76,dev_mcu_armss0_cpu0_bus_cpu_clk:[76,91],dev_mcu_armss0_cpu0_bus_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[76,91],dev_mcu_armss0_cpu0_bus_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk:[76,91],dev_mcu_armss0_cpu0_bus_interface_clk:[76,91],dev_mcu_armss0_cpu0_bus_interface_phas:[76,91],dev_mcu_armss0_cpu0_bus_interface_phase_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[76,91],dev_mcu_armss0_cpu1_bus_cpu_clk:[76,91],dev_mcu_armss0_cpu1_bus_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[76,91],dev_mcu_armss0_cpu1_bus_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk:[76,91],dev_mcu_armss0_cpu1_bus_interface_clk:[76,91],dev_mcu_armss0_cpu1_bus_interface_phas:[76,91],dev_mcu_armss0_cpu1_bus_interface_phase_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[76,91],dev_mcu_cbass0_bus_mcu_sysclk0_2_clk:[76,91],dev_mcu_cbass0_bus_mcu_sysclk0_4_clk:[76,91],dev_mcu_cbass0_bus_mcu_sysclk0_8_clk:[76,91],dev_mcu_cbass_debug0_bus_mcu_sysclk0_2_clk:[76,91],dev_mcu_cbass_fw0_bus_mcu_sysclk0_2_clk:[76,91],dev_mcu_cbass_fw0_bus_mcu_sysclk0_4_clk:[76,91],dev_mcu_cpsw0_bus_cppi_clk_clk:[76,91],dev_mcu_cpsw0_bus_cpts_genf0_0:76,dev_mcu_cpsw0_bus_cpts_rft_clk:[76,91],dev_mcu_cpsw0_bus_gmii1_mr_clk:[76,91],dev_mcu_cpsw0_bus_gmii1_mt_clk:[76,91],dev_mcu_cpsw0_bus_gmii_rft_clk:[76,91],dev_mcu_cpsw0_bus_rgmii_mhz_250_clk:[76,91],dev_mcu_cpsw0_bus_rgmii_mhz_50_clk:[76,91],dev_mcu_cpsw0_bus_rgmii_mhz_5_clk:[76,91],dev_mcu_cpsw0_bus_rmii_mhz_50_clk:[76,91],dev_mcu_cpsw0_bus_rmii_mhz_50_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk5:[76,91],dev_mcu_cpsw0_bus_rmii_mhz_50_clk_parent_board_0_bus_mcu_rmii1_refclk_out:[76,91],dev_mcu_cpsw0_cppi_clk_clk:[107,121,136,150],dev_mcu_cpsw0_cpts_genf0:[107,121,136,150],dev_mcu_cpsw0_cpts_rft_clk:[107,121,136,150],dev_mcu_cpsw0_cpts_rft_clk_parent_board_0_cpts0_rft_clk_out:[107,121,136,150],dev_mcu_cpsw0_cpts_rft_clk_parent_board_0_ext_refclk1_out:[107,121,136,150],dev_mcu_cpsw0_cpts_rft_clk_parent_board_0_mcu_cpts0_rft_clk_out:[107,121,136,150],dev_mcu_cpsw0_cpts_rft_clk_parent_board_0_mcu_ext_refclk0_out:[107,121,136,150],dev_mcu_cpsw0_cpts_rft_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[107,121,136,150],dev_mcu_cpsw0_cpts_rft_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[107,121,136,150],dev_mcu_cpsw0_cpts_rft_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk2:[107,121,136,150],dev_mcu_cpsw0_cpts_rft_clk_parent_postdiv2_16fft_main_0_hsdivout6_clk:107,dev_mcu_cpsw0_cpts_rft_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:[121,136,150],dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:121,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:121,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:121,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:121,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:121,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:121,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:121,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:121,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_0_ip2_ln0_txmclk:136,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_0_ip2_ln1_txmclk:136,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_0_ip2_ln2_txmclk:136,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_0_ip2_ln3_txmclk:136,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln0_txmclk:107,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln1_txmclk:107,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln2_txmclk:107,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln3_txmclk:107,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip1_ln2_txmclk:150,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip2_ln0_txmclk:150,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip2_ln1_txmclk:150,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip2_ln2_txmclk:150,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip2_ln3_txmclk:150,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct3_main_1_ip2_ln0_txmclk:150,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct3_main_1_ip2_ln1_txmclk:150,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct3_main_1_ip3_ln2_txmclk:150,dev_mcu_cpsw0_gmii1_mr_clk:[107,121,136,150],dev_mcu_cpsw0_gmii1_mt_clk:[107,121,136,150],dev_mcu_cpsw0_gmii_rft_clk:[107,121,136,150],dev_mcu_cpsw0_mdio_mdclk_o:[107,121,136,150],dev_mcu_cpsw0_rgmii1_rxc_i:[107,121,136,150],dev_mcu_cpsw0_rgmii1_txc_i:121,dev_mcu_cpsw0_rgmii1_txc_o:[107,121,136,150],dev_mcu_cpsw0_rgmii_mhz_250_clk:[107,121,136,150],dev_mcu_cpsw0_rgmii_mhz_50_clk:[107,121,136,150],dev_mcu_cpsw0_rgmii_mhz_5_clk:[107,121,136,150],dev_mcu_cpsw0_rmii_mhz_50_clk:[107,121,136,150],dev_mcu_cpt2_aggr0_bus_vclk_clk:[76,91],dev_mcu_cpt2_aggr0_vclk_clk:[33,107,121,136,150],dev_mcu_ctrl_mmr0_bus_vbusp_clk:[76,91],dev_mcu_dcc0_bus_dcc_clksrc0_clk:[76,91],dev_mcu_dcc0_bus_dcc_clksrc1_clk:[76,91],dev_mcu_dcc0_bus_dcc_clksrc2_clk:[76,91],dev_mcu_dcc0_bus_dcc_clksrc3_clk:[76,91],dev_mcu_dcc0_bus_dcc_clksrc4_clk:[76,91],dev_mcu_dcc0_bus_dcc_clksrc5_clk:[76,91],dev_mcu_dcc0_bus_dcc_clksrc6_clk:[76,91],dev_mcu_dcc0_bus_dcc_clksrc7_clk:[76,91],dev_mcu_dcc0_bus_dcc_input00_clk:[76,91],dev_mcu_dcc0_bus_dcc_input01_clk:[76,91],dev_mcu_dcc0_bus_dcc_input02_clk:[76,91],dev_mcu_dcc0_bus_dcc_input10_clk:[76,91],dev_mcu_dcc0_bus_vbus_clk:[76,91],dev_mcu_dcc0_dcc_clksrc0_clk:[33,47,61,107,121,136,150],dev_mcu_dcc0_dcc_clksrc1_clk:[33,47,61,107,121,136,150],dev_mcu_dcc0_dcc_clksrc2_clk:[33,47,61,107,121,136,150],dev_mcu_dcc0_dcc_clksrc3_clk:[33,47,61,107,121,136,150],dev_mcu_dcc0_dcc_clksrc4_clk:[33,47,61,107,121,136,150],dev_mcu_dcc0_dcc_clksrc5_clk:[33,47,61,107,121,136,150],dev_mcu_dcc0_dcc_clksrc6_clk:[33,47,61,107,121,136,150],dev_mcu_dcc0_dcc_clksrc7_clk:[33,47,61,107,121,136,150],dev_mcu_dcc0_dcc_input00_clk:[33,47,61,107,121,136,150],dev_mcu_dcc0_dcc_input01_clk:[33,47,61,107,121,136,150],dev_mcu_dcc0_dcc_input02_clk:[33,47,61,107,121,136,150],dev_mcu_dcc0_dcc_input10_clk:[33,47,61,107,121,136,150],dev_mcu_dcc0_vbus_clk:[33,47,61,107,121,136,150],dev_mcu_dcc1_bus_dcc_clksrc0_clk:[76,91],dev_mcu_dcc1_bus_dcc_clksrc1_clk:[76,91],dev_mcu_dcc1_bus_dcc_clksrc2_clk:[76,91],dev_mcu_dcc1_bus_dcc_clksrc3_clk:[76,91],dev_mcu_dcc1_bus_dcc_clksrc4_clk:[76,91],dev_mcu_dcc1_bus_dcc_clksrc5_clk:[76,91],dev_mcu_dcc1_bus_dcc_clksrc6_clk:[76,91],dev_mcu_dcc1_bus_dcc_clksrc7_clk:[76,91],dev_mcu_dcc1_bus_dcc_input00_clk:[76,91],dev_mcu_dcc1_bus_dcc_input01_clk:[76,91],dev_mcu_dcc1_bus_dcc_input02_clk:[76,91],dev_mcu_dcc1_bus_dcc_input10_clk:[76,91],dev_mcu_dcc1_bus_vbus_clk:[76,91],dev_mcu_dcc1_dcc_clksrc0_clk:[33,107,121,136,150],dev_mcu_dcc1_dcc_clksrc1_clk:[33,107,121,136,150],dev_mcu_dcc1_dcc_clksrc2_clk:[107,121,136,150],dev_mcu_dcc1_dcc_clksrc3_clk:[107,121,136,150],dev_mcu_dcc1_dcc_clksrc4_clk:[107,121,136,150],dev_mcu_dcc1_dcc_clksrc5_clk:[33,107,121,136,150],dev_mcu_dcc1_dcc_clksrc6_clk:[33,107,121,136,150],dev_mcu_dcc1_dcc_clksrc7_clk:[33,107,121,136,150],dev_mcu_dcc1_dcc_input00_clk:[33,107,121,136,150],dev_mcu_dcc1_dcc_input01_clk:[33,107,121,136,150],dev_mcu_dcc1_dcc_input02_clk:[33,107,121,136,150],dev_mcu_dcc1_dcc_input10_clk:[33,107,121,136,150],dev_mcu_dcc1_vbus_clk:[33,107,121,136,150],dev_mcu_dcc2_bus_dcc_clksrc0_clk:[76,91],dev_mcu_dcc2_bus_dcc_clksrc1_clk:[76,91],dev_mcu_dcc2_bus_dcc_clksrc2_clk:[76,91],dev_mcu_dcc2_bus_dcc_clksrc3_clk:[76,91],dev_mcu_dcc2_bus_dcc_clksrc4_clk:[76,91],dev_mcu_dcc2_bus_dcc_clksrc5_clk:[76,91],dev_mcu_dcc2_bus_dcc_clksrc6_clk:[76,91],dev_mcu_dcc2_bus_dcc_clksrc7_clk:[76,91],dev_mcu_dcc2_bus_dcc_input00_clk:[76,91],dev_mcu_dcc2_bus_dcc_input01_clk:[76,91],dev_mcu_dcc2_bus_dcc_input02_clk:[76,91],dev_mcu_dcc2_bus_dcc_input10_clk:[76,91],dev_mcu_dcc2_bus_vbus_clk:[76,91],dev_mcu_dcc2_dcc_clksrc0_clk:[107,121,136,150],dev_mcu_dcc2_dcc_clksrc1_clk:[107,121,136,150],dev_mcu_dcc2_dcc_clksrc2_clk:[136,150],dev_mcu_dcc2_dcc_clksrc3_clk:[107,121,136,150],dev_mcu_dcc2_dcc_clksrc4_clk:[121,136,150],dev_mcu_dcc2_dcc_clksrc6_clk:[107,121,136,150],dev_mcu_dcc2_dcc_clksrc7_clk:[107,121,136,150],dev_mcu_dcc2_dcc_input00_clk:[107,121,136,150],dev_mcu_dcc2_dcc_input01_clk:[107,121,136,150],dev_mcu_dcc2_dcc_input02_clk:[107,121,136,150],dev_mcu_dcc2_dcc_input10_clk:[107,121,136,150],dev_mcu_dcc2_vbus_clk:[107,121,136,150],dev_mcu_debugss0_bus_atb0_clk:[76,91],dev_mcu_debugss0_bus_atb1_clk:[76,91],dev_mcu_debugss0_bus_atb2_clk:[76,91],dev_mcu_debugss0_bus_atb3_clk:[76,91],dev_mcu_debugss0_bus_cfg_clk:[76,91],dev_mcu_debugss0_bus_dbg_clk:[76,91],dev_mcu_debugss0_bus_sys_clk:[76,91],dev_mcu_ecc_aggr0_bus_aggr_clk:[76,91],dev_mcu_ecc_aggr1_bus_aggr_clk:[76,91],dev_mcu_efuse0_bus_efc0_ctl_fclk:76,dev_mcu_efuse0_bus_efc1_ctl_fclk:76,dev_mcu_efuse0_bus_efc2_ctl_fclk:76,dev_mcu_efuse0_bus_efc3_ctl_fclk:76,dev_mcu_efuse0_bus_vbusp_clk_clk:[76,91],dev_mcu_esm0_bus_clk:[76,91],dev_mcu_esm0_clk:[61,107,121,136,150],dev_mcu_fss0_fsas_0_gclk:[107,121,136,150],dev_mcu_fss0_hyperbus0_bus_cba_clk:[76,91],dev_mcu_fss0_hyperbus0_bus_hpb_clkx1_clk:[76,91],dev_mcu_fss0_hyperbus0_bus_hpb_clkx1_inv_clk:[76,91],dev_mcu_fss0_hyperbus0_bus_hpb_clkx2_clk:[76,91],dev_mcu_fss0_hyperbus0_bus_hpb_clkx2_inv_clk:76,dev_mcu_fss0_hyperbus0_hpb_out_clk_n:76,dev_mcu_fss0_hyperbus0_hpb_out_clk_p:76,dev_mcu_fss0_hyperbus1p0_0_cba_clk:[107,121,136,150],dev_mcu_fss0_hyperbus1p0_0_hpb_clkx1_clk:[107,121,136,150],dev_mcu_fss0_hyperbus1p0_0_hpb_clkx1_inv_clk:[107,121,136,150],dev_mcu_fss0_hyperbus1p0_0_hpb_clkx2_clk:[107,121,136,150],dev_mcu_fss0_hyperbus1p0_0_hpb_clkx2_inv_clk:[107,121,136,150],dev_mcu_fss0_hyperbus1p0_0_hpb_out_clk_n:[107,121,136,150],dev_mcu_fss0_hyperbus1p0_0_hpb_out_clk_p:[107,121,136,150],dev_mcu_fss0_ospi_0_bus_ospi0_dqs_clk:76,dev_mcu_fss0_ospi_0_bus_ospi0_hclk_clk:76,dev_mcu_fss0_ospi_0_bus_ospi0_iclk_clk:76,dev_mcu_fss0_ospi_0_bus_ospi0_iclk_clk_parent_board_0_bus_mcu_ospi0dqs_out:76,dev_mcu_fss0_ospi_0_bus_ospi0_iclk_clk_parent_fss_mcu_0_ospi_0_bus_ospi0_oclk_clk:76,dev_mcu_fss0_ospi_0_bus_ospi0_oclk_clk:76,dev_mcu_fss0_ospi_0_bus_ospi0_pclk_clk:76,dev_mcu_fss0_ospi_0_bus_ospi0_rclk_clk:76,dev_mcu_fss0_ospi_0_bus_ospi0_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:76,dev_mcu_fss0_ospi_0_bus_ospi0_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:76,dev_mcu_fss0_ospi_0_bus_ospi_dqs_clk:91,dev_mcu_fss0_ospi_0_bus_ospi_hclk_clk:91,dev_mcu_fss0_ospi_0_bus_ospi_iclk_clk:91,dev_mcu_fss0_ospi_0_bus_ospi_iclk_clk_parent_board_0_bus_mcu_ospi0dqs_out:91,dev_mcu_fss0_ospi_0_bus_ospi_iclk_clk_parent_fss_mcu_0_ospi_0_bus_ospi_oclk_clk:91,dev_mcu_fss0_ospi_0_bus_ospi_oclk_clk:91,dev_mcu_fss0_ospi_0_bus_ospi_pclk_clk:91,dev_mcu_fss0_ospi_0_bus_ospi_rclk_clk:91,dev_mcu_fss0_ospi_0_bus_ospi_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:91,dev_mcu_fss0_ospi_0_bus_ospi_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:91,dev_mcu_fss0_ospi_0_ospi_dqs_clk:[107,121,136,150],dev_mcu_fss0_ospi_0_ospi_hclk_clk:[107,121,136,150],dev_mcu_fss0_ospi_0_ospi_iclk_clk:[107,121,136,150],dev_mcu_fss0_ospi_0_ospi_iclk_clk_parent_board_0_mcu_ospi0_dqs_out:[107,121,136,150],dev_mcu_fss0_ospi_0_ospi_iclk_clk_parent_fss_mcu_0_ospi_0_ospi_oclk_clk:[107,121,136,150],dev_mcu_fss0_ospi_0_ospi_oclk_clk:[107,121,136,150],dev_mcu_fss0_ospi_0_ospi_pclk_clk:[107,121,136,150],dev_mcu_fss0_ospi_0_ospi_rclk_clk:[107,121,136,150],dev_mcu_fss0_ospi_0_ospi_rclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout4_clk:[107,121,136,150],dev_mcu_fss0_ospi_0_ospi_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout4_clk:[107,121,136,150],dev_mcu_fss0_ospi_1_bus_ospi1_dqs_clk:76,dev_mcu_fss0_ospi_1_bus_ospi1_hclk_clk:76,dev_mcu_fss0_ospi_1_bus_ospi1_iclk_clk:76,dev_mcu_fss0_ospi_1_bus_ospi1_iclk_clk_parent_board_0_bus_mcu_ospi1dqs_out:76,dev_mcu_fss0_ospi_1_bus_ospi1_iclk_clk_parent_fss_mcu_0_ospi_1_bus_ospi1_oclk_clk:76,dev_mcu_fss0_ospi_1_bus_ospi1_oclk_clk:76,dev_mcu_fss0_ospi_1_bus_ospi1_pclk_clk:76,dev_mcu_fss0_ospi_1_bus_ospi1_rclk_clk:76,dev_mcu_fss0_ospi_1_bus_ospi1_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:76,dev_mcu_fss0_ospi_1_bus_ospi1_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:76,dev_mcu_fss0_ospi_1_bus_ospi_dqs_clk:91,dev_mcu_fss0_ospi_1_bus_ospi_hclk_clk:91,dev_mcu_fss0_ospi_1_bus_ospi_iclk_clk:91,dev_mcu_fss0_ospi_1_bus_ospi_iclk_clk_parent_board_0_bus_mcu_ospi1dqs_out:91,dev_mcu_fss0_ospi_1_bus_ospi_iclk_clk_parent_fss_mcu_0_ospi_1_bus_ospi_oclk_clk:91,dev_mcu_fss0_ospi_1_bus_ospi_oclk_clk:91,dev_mcu_fss0_ospi_1_bus_ospi_pclk_clk:91,dev_mcu_fss0_ospi_1_bus_ospi_rclk_clk:91,dev_mcu_fss0_ospi_1_bus_ospi_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:91,dev_mcu_fss0_ospi_1_bus_ospi_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:91,dev_mcu_fss0_ospi_1_ospi_dqs_clk:[121,136,150],dev_mcu_fss0_ospi_1_ospi_hclk_clk:[107,121,136,150],dev_mcu_fss0_ospi_1_ospi_iclk_clk:[121,136,150],dev_mcu_fss0_ospi_1_ospi_iclk_clk_parent_board_0_mcu_ospi1_dqs_out:[121,136,150],dev_mcu_fss0_ospi_1_ospi_iclk_clk_parent_fss_mcu_0_ospi_1_ospi_oclk_clk:[121,136,150],dev_mcu_fss0_ospi_1_ospi_oclk_clk:[121,136,150],dev_mcu_fss0_ospi_1_ospi_pclk_clk:[107,121,136,150],dev_mcu_fss0_ospi_1_ospi_rclk_clk:[107,121,136,150],dev_mcu_fss0_ospi_1_ospi_rclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout4_clk:[121,136,150],dev_mcu_fss0_ospi_1_ospi_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout4_clk:[121,136,150],dev_mcu_gpio0_mmr_clk:[33,47,61],dev_mcu_gpio0_mmr_clk_parent_gluelogic_lfosc0_clkout:[33,47],dev_mcu_gpio0_mmr_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:[33,47],dev_mcu_gpio0_mmr_clk_parent_gluelogic_rcosc_clkout:[33,47],dev_mcu_gpio0_mmr_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:[33,47],dev_mcu_i2c0_bus_clk:[76,91],dev_mcu_i2c0_bus_piscl:76,dev_mcu_i2c0_bus_pisys_clk:[76,91],dev_mcu_i2c0_clk:[33,47,61,107,121,136,150],dev_mcu_i2c0_piscl:[33,47,61,107,121,136,150],dev_mcu_i2c0_pisys_clk:[33,47,61,107,121,136,150],dev_mcu_i2c0_porscl:[33,47,61,121,136,150],dev_mcu_i2c1_clk:[61,107,121,136,150],dev_mcu_i2c1_piscl:[61,107,121,136,150],dev_mcu_i2c1_pisys_clk:[61,107,121,136,150],dev_mcu_i2c1_porscl:[61,107,121,136,150],dev_mcu_i3c0_i3c_pclk_clk:[107,121,136,150],dev_mcu_i3c0_i3c_scl_di:[107,121,136,150],dev_mcu_i3c0_i3c_scl_do:[107,121,136,150],dev_mcu_i3c0_i3c_sclk_clk:[107,121,136,150],dev_mcu_i3c0_i3c_sda_di:[136,150],dev_mcu_i3c1_i3c_pclk_clk:[107,121,136,150],dev_mcu_i3c1_i3c_scl_di:121,dev_mcu_i3c1_i3c_scl_do:121,dev_mcu_i3c1_i3c_sclk_clk:[107,121,136,150],dev_mcu_m4fss0_cbass_0_clk:[47,61],dev_mcu_m4fss0_core0_dap_clk:[47,61],dev_mcu_m4fss0_core0_vbus_clk:[47,61],dev_mcu_m4fss0_core0_vbus_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk2:61,dev_mcu_m4fss0_core0_vbus_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk:61,dev_mcu_m4fss0_core0_vbus_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk2:47,dev_mcu_m4fss0_core0_vbus_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk:47,dev_mcu_mcan0_bus_mcanss_cclk_clk:[76,91],dev_mcu_mcan0_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk2:[76,91],dev_mcu_mcan0_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk:[76,91],dev_mcu_mcan0_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk2:[76,91],dev_mcu_mcan0_bus_mcanss_cclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[76,91],dev_mcu_mcan0_bus_mcanss_hclk_clk:[76,91],dev_mcu_mcan0_mcanss_can_rxd:[136,150],dev_mcu_mcan0_mcanss_cclk_clk:[33,47,107,121,136,150],dev_mcu_mcan0_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[33,47,107,121,136,150],dev_mcu_mcan0_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[33,47,107,121,136,150],dev_mcu_mcan0_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout_dup0:[33,47],dev_mcu_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout4_clk:[33,47],dev_mcu_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout2_clk:[107,121,136,150],dev_mcu_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout3_clk:[107,121,136,150],dev_mcu_mcan0_mcanss_hclk_clk:[33,47,107,121,136,150],dev_mcu_mcan1_bus_mcanss_cclk_clk:[76,91],dev_mcu_mcan1_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk2:[76,91],dev_mcu_mcan1_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk:[76,91],dev_mcu_mcan1_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk2:[76,91],dev_mcu_mcan1_bus_mcanss_cclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[76,91],dev_mcu_mcan1_bus_mcanss_hclk_clk:[76,91],dev_mcu_mcan1_mcanss_can_rxd:[136,150],dev_mcu_mcan1_mcanss_cclk_clk:[33,47,107,121,136,150],dev_mcu_mcan1_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[33,47,107,121,136,150],dev_mcu_mcan1_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[33,47,107,121,136,150],dev_mcu_mcan1_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout_dup0:[33,47],dev_mcu_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout4_clk:[33,47],dev_mcu_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout2_clk:[107,121,136,150],dev_mcu_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout3_clk:[107,121,136,150],dev_mcu_mcan1_mcanss_hclk_clk:[33,47,107,121,136,150],dev_mcu_mcrc64_0_clk:[33,47,61],dev_mcu_mcspi0_bus_clkspiref_clk:[76,91],dev_mcu_mcspi0_bus_io_clkspii_clk:[76,91],dev_mcu_mcspi0_bus_io_clkspio_clk:[76,91],dev_mcu_mcspi0_bus_vbusp_clk:[76,91],dev_mcu_mcspi0_clkspiref_clk:[33,47,61,107,121,136,150],dev_mcu_mcspi0_io_clkspii_clk:[33,47,61,136,150],dev_mcu_mcspi0_io_clkspii_clk_parent_board_0_mcu_spi0_clk_out:[33,47,61,136,150],dev_mcu_mcspi0_io_clkspii_clk_parent_spi_mcu_0_io_clkspio_clk:[33,47,61,136,150],dev_mcu_mcspi0_io_clkspio_clk:[33,47,61,107,121,136,150],dev_mcu_mcspi0_vbusp_clk:[33,47,61,107,121,136,150],dev_mcu_mcspi1_bus_clkspiref_clk:[76,91],dev_mcu_mcspi1_bus_io_clkspii_clk:[76,91],dev_mcu_mcspi1_bus_io_clkspio_clk:[76,91],dev_mcu_mcspi1_bus_vbusp_clk:[76,91],dev_mcu_mcspi1_clkspiref_clk:[33,47,61,107,121,136,150],dev_mcu_mcspi1_io_clkspii_clk:[33,47,61,107,121,136,150],dev_mcu_mcspi1_io_clkspii_clk_parent_board_0_mcu_spi1_clk_out:[33,47,61],dev_mcu_mcspi1_io_clkspii_clk_parent_mcu_spi1_clk_lpbk_mux_out0:[136,150],dev_mcu_mcspi1_io_clkspii_clk_parent_spi_main_3_io_clkspio_clk:[107,121,136,150],dev_mcu_mcspi1_io_clkspii_clk_parent_spi_mcu_1_io_clkspio_clk:[33,47,61],dev_mcu_mcspi1_io_clkspio_clk:[33,47,61,107,121,136,150],dev_mcu_mcspi1_vbusp_clk:[33,47,61,107,121,136,150],dev_mcu_mcspi2_bus_clkspiref_clk:[76,91],dev_mcu_mcspi2_bus_io_clkspii_clk:91,dev_mcu_mcspi2_bus_io_clkspio_clk:91,dev_mcu_mcspi2_bus_vbusp_clk:[76,91],dev_mcu_mcspi2_clkspiref_clk:[107,121,136,150],dev_mcu_mcspi2_io_clkspii_clk:[107,121,136,150],dev_mcu_mcspi2_io_clkspio_clk:[107,121,136,150],dev_mcu_mcspi2_vbusp_clk:[107,121,136,150],dev_mcu_mcu_16ff0_pll_ctrl_mcu_clk24_clk:[33,47],dev_mcu_mcu_gpiomux_introuter0_intr_clk:61,dev_mcu_msram0_bus_cclk_clk:[76,91],dev_mcu_msram0_bus_vclk_clk:[76,91],dev_mcu_navss0_bus_cpsw0clk:[76,91],dev_mcu_navss0_bus_modss_vd2clk:[76,91],dev_mcu_navss0_bus_pdma_mcu1clk:[76,91],dev_mcu_navss0_bus_udmass_vd2clk:76,dev_mcu_navss0_intr_0_intr_clk:[107,121],dev_mcu_navss0_intr_router_0_intr_clk:[136,150],dev_mcu_navss0_mcrc_0_clk:[107,121,136,150],dev_mcu_navss0_modss_vd2clk:[107,121,136,150],dev_mcu_navss0_proxy0_clk_clk:[107,121,136,150],dev_mcu_navss0_ringacc0_sys_clk:[107,121,136,150],dev_mcu_navss0_udmap_0_sys_clk:[107,121,136,150],dev_mcu_navss0_udmass_inta_0_sys_clk:[107,121,136,150],dev_mcu_navss0_udmass_vd2clk:[107,121,136,150],dev_mcu_obsclk_mux_sel_dev_vd_clk:[33,47],dev_mcu_obsclk_mux_sel_dev_vd_clk_parent_clk_32k_rc_sel_out0:[33,47],dev_mcu_obsclk_mux_sel_dev_vd_clk_parent_gluelogic_hfosc0_clkout8:33,dev_mcu_obsclk_mux_sel_dev_vd_clk_parent_gluelogic_hfosc0_clkout:[33,47],dev_mcu_obsclk_mux_sel_dev_vd_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:33,dev_mcu_obsclk_mux_sel_dev_vd_clk_parent_gluelogic_rcosc_clkout:[33,47],dev_mcu_obsclk_mux_sel_dev_vd_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:47,dev_mcu_obsclk_mux_sel_dev_vd_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:[33,47],dev_mcu_obsclk_mux_sel_dev_vd_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk_dup0:[33,47],dev_mcu_obsclk_mux_sel_dev_vd_clk_parent_hsdiv4_16fft_mcu_0_hsdivout4_clk:[33,47],dev_mcu_obsclk_mux_sel_dev_vd_clk_parent_mcu_obsclk_mux_sel_div_clkout:47,dev_mcu_obsclk_mux_sel_dev_vd_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk:[33,47],dev_mcu_pbist0_bus_clk1_clk:[76,91],dev_mcu_pbist0_bus_clk2_clk:[76,91],dev_mcu_pbist0_bus_clk4_clk:[76,91],dev_mcu_pbist0_clk1_clk:[107,136,150],dev_mcu_pbist0_clk2_clk:[107,136,150],dev_mcu_pbist0_clk3_clk:[107,136,150],dev_mcu_pbist0_clk4_clk:[107,136,150],dev_mcu_pbist0_clk5_clk:[107,136,150],dev_mcu_pbist0_clk6_clk:[107,136,150],dev_mcu_pbist0_clk7_clk:[107,136,150],dev_mcu_pbist0_clk8_clk:[33,107,136,150],dev_mcu_pbist1_clk1_clk:[107,136,150],dev_mcu_pbist1_clk2_clk:[107,136,150],dev_mcu_pbist1_clk3_clk:[107,136,150],dev_mcu_pbist1_clk4_clk:[107,136,150],dev_mcu_pbist1_clk5_clk:[107,136,150],dev_mcu_pbist1_clk6_clk:[107,136,150],dev_mcu_pbist1_clk7_clk:[107,136,150],dev_mcu_pbist1_clk8_clk:[107,136,150],dev_mcu_pbist2_clk1_clk:107,dev_mcu_pbist2_clk2_clk:107,dev_mcu_pbist2_clk3_clk:107,dev_mcu_pbist2_clk4_clk:107,dev_mcu_pbist2_clk5_clk:107,dev_mcu_pbist2_clk6_clk:107,dev_mcu_pbist2_clk7_clk:107,dev_mcu_pbist2_clk8_clk:[107,136,150],dev_mcu_pdma0_bus_vclk:[76,91],dev_mcu_pdma1_bus_vclk:[76,91],dev_mcu_pll_mmr0_bus_vbusp_clk:[76,91],dev_mcu_psc0_clk:61,dev_mcu_psc0_slow_clk:61,dev_mcu_psram0_bus_clk_clk:[76,91],dev_mcu_r5fss0_core0_cpu0_clk:33,dev_mcu_r5fss0_core0_cpu_clk:[107,121,136,150],dev_mcu_r5fss0_core0_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk3:[107,121,136,150],dev_mcu_r5fss0_core0_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk:[107,121,136,150],dev_mcu_r5fss0_core0_interface0_clk:33,dev_mcu_r5fss0_core0_interface_clk:[107,121,136,150],dev_mcu_r5fss0_core0_interface_phas:[107,121,136,150],dev_mcu_r5fss0_core1_cpu_clk:[107,121,136,150],dev_mcu_r5fss0_core1_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk3:[107,121,136,150],dev_mcu_r5fss0_core1_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk:[107,121,136,150],dev_mcu_r5fss0_core1_interface_clk:[107,121,136,150],dev_mcu_r5fss0_core1_interface_phas:[107,121,136,150],dev_mcu_rom0_bus_clk_clk:[76,91],dev_mcu_rti0_bus_rti_clk:[76,91],dev_mcu_rti0_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[76,91],dev_mcu_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[76,91],dev_mcu_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[76,91],dev_mcu_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[76,91],dev_mcu_rti0_bus_vbusp_clk:[76,91],dev_mcu_rti0_rti_clk:[33,47,61,107,121,136,150],dev_mcu_rti0_rti_clk_parent_board_0_wkup_lf_clkin_out:107,dev_mcu_rti0_rti_clk_parent_clk_32k_rc_sel_out0:[33,47],dev_mcu_rti0_rti_clk_parent_gluelogic_hfosc0_clkout:[33,47,61,107,121,136,150],dev_mcu_rti0_rti_clk_parent_gluelogic_lpxosc_clkout:[121,136,150],dev_mcu_rti0_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:[33,61],dev_mcu_rti0_rti_clk_parent_gluelogic_rcosc_clkout:[33,47,61],dev_mcu_rti0_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:61,dev_mcu_rti0_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_mcu_rti0_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_mcu_rti0_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[136,150],dev_mcu_rti0_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[136,150],dev_mcu_rti0_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_mcu_rti0_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:107,dev_mcu_rti0_rti_clk_parent_mcu_wwdtclk_sel_div_clkout:47,dev_mcu_rti0_vbusp_clk:[33,47,61,107,121,136,150],dev_mcu_rti1_bus_rti_clk:[76,91],dev_mcu_rti1_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[76,91],dev_mcu_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[76,91],dev_mcu_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[76,91],dev_mcu_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[76,91],dev_mcu_rti1_bus_vbusp_clk:[76,91],dev_mcu_rti1_rti_clk:[107,121,136,150],dev_mcu_rti1_rti_clk_parent_board_0_wkup_lf_clkin_out:107,dev_mcu_rti1_rti_clk_parent_gluelogic_hfosc0_clkout:[107,121,136,150],dev_mcu_rti1_rti_clk_parent_gluelogic_lpxosc_clkout:[121,136,150],dev_mcu_rti1_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_mcu_rti1_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_mcu_rti1_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[136,150],dev_mcu_rti1_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[136,150],dev_mcu_rti1_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_mcu_rti1_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:107,dev_mcu_rti1_vbusp_clk:[107,121,136,150],dev_mcu_sa2_ul0_pka_in_clk:[107,121],dev_mcu_sa2_ul0_x1_clk:[107,121],dev_mcu_sa2_ul0_x2_clk:[107,121],dev_mcu_sec_mmr0_bus_vbusp_clk:[76,91],dev_mcu_timer0_bus_timer_hclk_clk:[76,91],dev_mcu_timer0_bus_timer_tclk_clk:[76,91],dev_mcu_timer0_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[76,91],dev_mcu_timer0_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[76,91],dev_mcu_timer0_bus_timer_tclk_clk_parent_cpsw_2guss_mcu_0_bus_cpts_genf0_0:76,dev_mcu_timer0_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[76,91],dev_mcu_timer0_bus_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[76,91],dev_mcu_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[76,91],dev_mcu_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[76,91],dev_mcu_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[76,91],dev_mcu_timer0_timer_hclk_clk:[33,47,61,107,121,136,150],dev_mcu_timer0_timer_pwm:[33,47,61,107,121,136,150],dev_mcu_timer0_timer_tclk_clk:[33,47,61,107,121,136,150],dev_mcu_timer0_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[33,47,61,107,121,136,150],dev_mcu_timer0_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:107,dev_mcu_timer0_timer_tclk_clk_parent_clk_32k_rc_sel_out0:[33,47],dev_mcu_timer0_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[107,121,136,150],dev_mcu_timer0_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[33,47,61],dev_mcu_timer0_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[33,47,61,107,121,136,150],dev_mcu_timer0_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[121,136,150],dev_mcu_timer0_timer_tclk_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:[33,61],dev_mcu_timer0_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[33,47,61],dev_mcu_timer0_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:61,dev_mcu_timer0_timer_tclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout3_clk:[47,61],dev_mcu_timer0_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[107,121,136,150],dev_mcu_timer0_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_mcu_timer0_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_mcu_timer0_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[136,150],dev_mcu_timer0_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[136,150],dev_mcu_timer0_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_mcu_timer0_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:107,dev_mcu_timer0_timer_tclk_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:61,dev_mcu_timer0_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:[107,136,150],dev_mcu_timer0_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:121,dev_mcu_timer0_timer_tclk_clk_parent_mcu_timerclkn_sel_out0_div_clkout:47,dev_mcu_timer0_timer_tclk_clk_parent_postdiv1_16fft_mcu_0_hsdivout5_clk:33,dev_mcu_timer0_timer_tclk_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:[33,47],dev_mcu_timer1_bus_timer_hclk_clk:[76,91],dev_mcu_timer1_bus_timer_tclk_clk:[76,91],dev_mcu_timer1_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[76,91],dev_mcu_timer1_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[76,91],dev_mcu_timer1_bus_timer_tclk_clk_parent_cpsw_2guss_mcu_0_bus_cpts_genf0_0:76,dev_mcu_timer1_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[76,91],dev_mcu_timer1_bus_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[76,91],dev_mcu_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[76,91],dev_mcu_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[76,91],dev_mcu_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[76,91],dev_mcu_timer1_clksel_vd_clk:[107,121],dev_mcu_timer1_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[107,121],dev_mcu_timer1_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:107,dev_mcu_timer1_clksel_vd_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[107,121],dev_mcu_timer1_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[107,121],dev_mcu_timer1_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:121,dev_mcu_timer1_clksel_vd_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[107,121],dev_mcu_timer1_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_mcu_timer1_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_mcu_timer1_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_mcu_timer1_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:107,dev_mcu_timer1_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:107,dev_mcu_timer1_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:121,dev_mcu_timer1_timer_hclk_clk:[33,47,61,107,121,136,150],dev_mcu_timer1_timer_pwm:[33,47,61],dev_mcu_timer1_timer_tclk_clk:[33,47,61,107,121,136,150],dev_mcu_timer1_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[47,61],dev_mcu_timer1_timer_tclk_clk_parent_clk_32k_rc_sel_out0:47,dev_mcu_timer1_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[47,61],dev_mcu_timer1_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_0_timer_pwm:[33,107,121,136,150],dev_mcu_timer1_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[47,61],dev_mcu_timer1_timer_tclk_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:61,dev_mcu_timer1_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[47,61],dev_mcu_timer1_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:61,dev_mcu_timer1_timer_tclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout3_clk:[47,61],dev_mcu_timer1_timer_tclk_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:61,dev_mcu_timer1_timer_tclk_clk_parent_mcu_timer_clksel_out1:[107,121,136,150],dev_mcu_timer1_timer_tclk_clk_parent_mcu_timerclkn_sel_out1:33,dev_mcu_timer1_timer_tclk_clk_parent_mcu_timerclkn_sel_out1_div_clkout:47,dev_mcu_timer1_timer_tclk_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:47,dev_mcu_timer2_bus_timer_hclk_clk:[76,91],dev_mcu_timer2_bus_timer_tclk_clk:[76,91],dev_mcu_timer2_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[76,91],dev_mcu_timer2_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[76,91],dev_mcu_timer2_bus_timer_tclk_clk_parent_cpsw_2guss_mcu_0_bus_cpts_genf0_0:76,dev_mcu_timer2_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[76,91],dev_mcu_timer2_bus_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[76,91],dev_mcu_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[76,91],dev_mcu_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[76,91],dev_mcu_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[76,91],dev_mcu_timer2_timer_hclk_clk:[33,47,61,107,121,136,150],dev_mcu_timer2_timer_pwm:[33,47,61,107,121,136,150],dev_mcu_timer2_timer_tclk_clk:[33,47,61,107,121,136,150],dev_mcu_timer2_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[33,47,61,107,121,136,150],dev_mcu_timer2_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:107,dev_mcu_timer2_timer_tclk_clk_parent_clk_32k_rc_sel_out0:[33,47],dev_mcu_timer2_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[107,121,136,150],dev_mcu_timer2_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[33,47,61],dev_mcu_timer2_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[33,47,61,107,121,136,150],dev_mcu_timer2_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[121,136,150],dev_mcu_timer2_timer_tclk_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:[33,61],dev_mcu_timer2_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[33,47,61],dev_mcu_timer2_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:61,dev_mcu_timer2_timer_tclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout3_clk:[47,61],dev_mcu_timer2_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[107,121,136,150],dev_mcu_timer2_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_mcu_timer2_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_mcu_timer2_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[136,150],dev_mcu_timer2_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[136,150],dev_mcu_timer2_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_mcu_timer2_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:107,dev_mcu_timer2_timer_tclk_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:61,dev_mcu_timer2_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:[107,136,150],dev_mcu_timer2_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:121,dev_mcu_timer2_timer_tclk_clk_parent_mcu_timerclkn_sel_out2_div_clkout:47,dev_mcu_timer2_timer_tclk_clk_parent_postdiv1_16fft_mcu_0_hsdivout5_clk:33,dev_mcu_timer2_timer_tclk_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:[33,47],dev_mcu_timer3_bus_timer_hclk_clk:[76,91],dev_mcu_timer3_bus_timer_tclk_clk:[76,91],dev_mcu_timer3_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[76,91],dev_mcu_timer3_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[76,91],dev_mcu_timer3_bus_timer_tclk_clk_parent_cpsw_2guss_mcu_0_bus_cpts_genf0_0:76,dev_mcu_timer3_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[76,91],dev_mcu_timer3_bus_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[76,91],dev_mcu_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[76,91],dev_mcu_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[76,91],dev_mcu_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[76,91],dev_mcu_timer3_clksel_vd_clk:[107,121],dev_mcu_timer3_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[107,121],dev_mcu_timer3_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:107,dev_mcu_timer3_clksel_vd_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[107,121],dev_mcu_timer3_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[107,121],dev_mcu_timer3_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:121,dev_mcu_timer3_clksel_vd_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[107,121],dev_mcu_timer3_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_mcu_timer3_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_mcu_timer3_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_mcu_timer3_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:107,dev_mcu_timer3_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:107,dev_mcu_timer3_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:121,dev_mcu_timer3_timer_hclk_clk:[33,47,61,107,121,136,150],dev_mcu_timer3_timer_pwm:[33,47,61],dev_mcu_timer3_timer_tclk_clk:[33,47,61,107,121,136,150],dev_mcu_timer3_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[47,61],dev_mcu_timer3_timer_tclk_clk_parent_clk_32k_rc_sel_out0:47,dev_mcu_timer3_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[47,61],dev_mcu_timer3_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_2_timer_pwm:[33,107,121,136,150],dev_mcu_timer3_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[47,61],dev_mcu_timer3_timer_tclk_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:61,dev_mcu_timer3_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[47,61],dev_mcu_timer3_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:61,dev_mcu_timer3_timer_tclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout3_clk:[47,61],dev_mcu_timer3_timer_tclk_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:61,dev_mcu_timer3_timer_tclk_clk_parent_mcu_timer_clksel_out3:[107,121,136,150],dev_mcu_timer3_timer_tclk_clk_parent_mcu_timerclkn_sel_out3:33,dev_mcu_timer3_timer_tclk_clk_parent_mcu_timerclkn_sel_out3_div_clkout:47,dev_mcu_timer3_timer_tclk_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:47,dev_mcu_timer4_timer_hclk_clk:[107,121,136,150],dev_mcu_timer4_timer_pwm:[107,121,136,150],dev_mcu_timer4_timer_tclk_clk:[107,121,136,150],dev_mcu_timer4_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[107,121,136,150],dev_mcu_timer4_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:107,dev_mcu_timer4_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[107,121,136,150],dev_mcu_timer4_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[107,121,136,150],dev_mcu_timer4_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[121,136,150],dev_mcu_timer4_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[107,121,136,150],dev_mcu_timer4_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_mcu_timer4_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_mcu_timer4_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[136,150],dev_mcu_timer4_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[136,150],dev_mcu_timer4_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_mcu_timer4_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:107,dev_mcu_timer4_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:[107,136,150],dev_mcu_timer4_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:121,dev_mcu_timer5_clksel_vd_clk:[107,121],dev_mcu_timer5_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[107,121],dev_mcu_timer5_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:107,dev_mcu_timer5_clksel_vd_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[107,121],dev_mcu_timer5_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[107,121],dev_mcu_timer5_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:121,dev_mcu_timer5_clksel_vd_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[107,121],dev_mcu_timer5_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_mcu_timer5_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_mcu_timer5_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_mcu_timer5_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:107,dev_mcu_timer5_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:107,dev_mcu_timer5_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:121,dev_mcu_timer5_timer_hclk_clk:[107,121,136,150],dev_mcu_timer5_timer_tclk_clk:[107,121,136,150],dev_mcu_timer5_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_4_timer_pwm:[107,121,136,150],dev_mcu_timer5_timer_tclk_clk_parent_mcu_timer_clksel_out5:[107,121,136,150],dev_mcu_timer6_timer_hclk_clk:[107,121,136,150],dev_mcu_timer6_timer_pwm:[107,121,136,150],dev_mcu_timer6_timer_tclk_clk:[107,121,136,150],dev_mcu_timer6_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[107,121,136,150],dev_mcu_timer6_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:107,dev_mcu_timer6_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[107,121,136,150],dev_mcu_timer6_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[107,121,136,150],dev_mcu_timer6_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[121,136,150],dev_mcu_timer6_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[107,121,136,150],dev_mcu_timer6_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_mcu_timer6_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_mcu_timer6_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[136,150],dev_mcu_timer6_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[136,150],dev_mcu_timer6_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_mcu_timer6_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:107,dev_mcu_timer6_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:[107,136,150],dev_mcu_timer6_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:121,dev_mcu_timer7_clksel_vd_clk:[107,121],dev_mcu_timer7_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[107,121],dev_mcu_timer7_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:107,dev_mcu_timer7_clksel_vd_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[107,121],dev_mcu_timer7_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[107,121],dev_mcu_timer7_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:121,dev_mcu_timer7_clksel_vd_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[107,121],dev_mcu_timer7_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_mcu_timer7_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_mcu_timer7_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_mcu_timer7_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:107,dev_mcu_timer7_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:107,dev_mcu_timer7_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:121,dev_mcu_timer7_timer_hclk_clk:[107,121,136,150],dev_mcu_timer7_timer_tclk_clk:[107,121,136,150],dev_mcu_timer7_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_6_timer_pwm:[107,121,136,150],dev_mcu_timer7_timer_tclk_clk_parent_mcu_timer_clksel_out7:[107,121,136,150],dev_mcu_timer8_timer_hclk_clk:[107,121,136,150],dev_mcu_timer8_timer_pwm:[107,121,136,150],dev_mcu_timer8_timer_tclk_clk:[107,121,136,150],dev_mcu_timer8_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[107,121,136,150],dev_mcu_timer8_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:107,dev_mcu_timer8_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[107,121,136,150],dev_mcu_timer8_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[107,121,136,150],dev_mcu_timer8_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[121,136,150],dev_mcu_timer8_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[107,121,136,150],dev_mcu_timer8_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_mcu_timer8_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_mcu_timer8_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[136,150],dev_mcu_timer8_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[136,150],dev_mcu_timer8_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_mcu_timer8_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:107,dev_mcu_timer8_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:[107,136,150],dev_mcu_timer8_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:121,dev_mcu_timer9_clksel_vd_clk:[107,121],dev_mcu_timer9_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[107,121],dev_mcu_timer9_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:107,dev_mcu_timer9_clksel_vd_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[107,121],dev_mcu_timer9_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[107,121],dev_mcu_timer9_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:121,dev_mcu_timer9_clksel_vd_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[107,121],dev_mcu_timer9_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_mcu_timer9_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_mcu_timer9_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_mcu_timer9_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:107,dev_mcu_timer9_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:107,dev_mcu_timer9_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:121,dev_mcu_timer9_timer_hclk_clk:[107,121,136,150],dev_mcu_timer9_timer_tclk_clk:[107,121,136,150],dev_mcu_timer9_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_8_timer_pwm:[107,121,136,150],dev_mcu_timer9_timer_tclk_clk_parent_mcu_timer_clksel_out9:[107,121,136,150],dev_mcu_uart0_bus_fclk_clk:[76,91],dev_mcu_uart0_bus_fclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[76,91],dev_mcu_uart0_bus_fclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout3_clk:[76,91],dev_mcu_uart0_bus_vbusp_clk:[76,91],dev_mcu_uart0_fclk_clk:[33,47,61,107,121,136,150],dev_mcu_uart0_fclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout3_clk:[107,121,136,150],dev_mcu_uart0_fclk_clk_parent_postdiv2_16fft_main_1_hsdivout5_clk:107,dev_mcu_uart0_fclk_clk_parent_postdiv3_16fft_main_1_hsdivout5_clk:[121,136,150],dev_mcu_uart0_vbusp_clk:[33,47,61,107,121,136,150],dev_mcu_uart1_fclk_clk:61,dev_mcu_uart1_vbusp_clk:61,dev_mlb0_mlbss_amlb_clk:121,dev_mlb0_mlbss_hclk_clk:121,dev_mlb0_mlbss_mlb_clk:121,dev_mlb0_mlbss_pclk_clk:121,dev_mlb0_mlbss_sclk_clk:121,dev_mmcsd0_bus_emmcsdss_vbus_clk:[76,91],dev_mmcsd0_bus_emmcsdss_xin_clk:[76,91],dev_mmcsd0_emmcsdss_io_clk_i:[33,47],dev_mmcsd0_emmcsdss_io_clk_i_parent_board_0_mmc0_clk_out:[33,47],dev_mmcsd0_emmcsdss_io_clk_i_parent_board_0_mmc0_clklb_out:[33,47],dev_mmcsd0_emmcsdss_io_clk_o:[33,47],dev_mmcsd0_emmcsdss_vbus_clk:[33,47],dev_mmcsd0_emmcsdss_xin_clk:[33,47],dev_mmcsd0_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[33,47],dev_mmcsd0_emmcsdss_xin_clk_parent_postdiv4_16ff_main_0_hsdivout5_clk:[33,47],dev_mmcsd0_emmcss_io_clk:121,dev_mmcsd0_emmcss_vbus_clk:[61,107,121,136,150],dev_mmcsd0_emmcss_xin_clk:[61,107,121,136,150],dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:[107,121,136,150],dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_1_hsdivout2_clk:[107,121,136,150],dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[61,121,136,150],dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk:[107,121,136,150],dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk_dup0:107,dev_mmcsd0_emmcss_xin_clk_parent_postdiv4_16ff_main_0_hsdivout5_clk:61,dev_mmcsd1_bus_emmcsdss_vbus_clk:[76,91],dev_mmcsd1_bus_emmcsdss_xin_clk:[76,91],dev_mmcsd1_emmcsdss_io_clk_i:[33,47,61,107,121,136,150],dev_mmcsd1_emmcsdss_io_clk_i_parent_board_0_mmc1_clk_out:[33,47],dev_mmcsd1_emmcsdss_io_clk_i_parent_board_0_mmc1_clklb_out:[33,47,61],dev_mmcsd1_emmcsdss_io_clk_i_parent_emmcsd4ss_main_0_emmcsdss_io_clk_o:61,dev_mmcsd1_emmcsdss_io_clk_o:[33,47,61,107,121,136,150],dev_mmcsd1_emmcsdss_vbus_clk:[33,47,61,107,121,136,150],dev_mmcsd1_emmcsdss_xin_clk:[33,47,61,107,121,136,150],dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:[107,121,136,150],dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_1_hsdivout2_clk:[107,121,136,150],dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[33,47,61,121,136,150],dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk:[107,121,136,150],dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk_dup0:107,dev_mmcsd1_emmcsdss_xin_clk_parent_postdiv4_16ff_main_0_hsdivout5_clk:[33,47,61],dev_mmcsd2_emmcsdss_io_clk_i:[33,47,121],dev_mmcsd2_emmcsdss_io_clk_i_parent_board_0_mmc2_clk_out:[33,47],dev_mmcsd2_emmcsdss_io_clk_i_parent_board_0_mmc2_clklb_out:[33,47],dev_mmcsd2_emmcsdss_io_clk_o:[33,47,121],dev_mmcsd2_emmcsdss_vbus_clk:[33,47,121],dev_mmcsd2_emmcsdss_xin_clk:[33,47,121],dev_mmcsd2_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:121,dev_mmcsd2_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_1_hsdivout2_clk:121,dev_mmcsd2_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[33,47,121],dev_mmcsd2_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk:121,dev_mmcsd2_emmcsdss_xin_clk_parent_postdiv4_16ff_main_0_hsdivout5_clk:[33,47],dev_mx_efuse_main_chain_main_0_bus_undefinedchain0_fclk:76,dev_mx_efuse_main_chain_main_0_bus_undefinedchain1_fclk:76,dev_mx_efuse_mcu_chain_mcu_0_bus_undefinedchain0_fclk:76,dev_mx_efuse_mcu_chain_mcu_0_bus_undefinedchain1_fclk:76,dev_mx_efuse_mcu_chain_mcu_0_bus_undefinedchain2_fclk:76,dev_navss0_bcdma_0_clk:[136,150],dev_navss0_bus_cpts0_genf2_0:[76,91],dev_navss0_bus_cpts0_genf3_0:[76,91],dev_navss0_bus_cpts0_genf4_0:[76,91],dev_navss0_bus_cpts0_genf5_0:[76,91],dev_navss0_bus_icss_g0clk:[76,91],dev_navss0_bus_icss_g1clk:[76,91],dev_navss0_bus_icss_g2clk:[76,91],dev_navss0_bus_modss_vd2clk:76,dev_navss0_bus_msmc0clk:[76,91],dev_navss0_bus_nbss_vclk:[76,91],dev_navss0_bus_nbss_vd2clk:[76,91],dev_navss0_bus_pdma_main1clk:[76,91],dev_navss0_bus_rclk_bus_in0_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[76,91],dev_navss0_bus_rclk_bus_in1_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[76,91],dev_navss0_bus_rclk_bus_in2_board_0_bus_mcu_cpts_rft_clk_out:[76,91],dev_navss0_bus_rclk_bus_in3_board_0_bus_cpts_rft_clk_out:[76,91],dev_navss0_bus_rclk_bus_in4_board_0_bus_mcu_ext_refclk0_out:[76,91],dev_navss0_bus_rclk_bus_in5_board_0_bus_ext_refclk1_out:[76,91],dev_navss0_bus_udmass_vd2clk:76,dev_navss0_cpts0_genf2:[107,121,136,150],dev_navss0_cpts0_genf3:[107,121,136,150],dev_navss0_cpts0_genf4:107,dev_navss0_cpts_0_rclk:[107,121,136,150],dev_navss0_cpts_0_rclk_parent_board_0_cpts0_rft_clk_out:[107,121,136,150],dev_navss0_cpts_0_rclk_parent_board_0_ext_refclk1_out:[107,121,136,150],dev_navss0_cpts_0_rclk_parent_board_0_mcu_cpts0_rft_clk_out:[107,121,136,150],dev_navss0_cpts_0_rclk_parent_board_0_mcu_ext_refclk0_out:[107,121,136,150],dev_navss0_cpts_0_rclk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[107,121,136,150],dev_navss0_cpts_0_rclk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[107,121,136,150],dev_navss0_cpts_0_rclk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[107,121,136,150],dev_navss0_cpts_0_rclk_parent_postdiv2_16fft_main_0_hsdivout6_clk:107,dev_navss0_cpts_0_rclk_parent_postdiv3_16fft_main_0_hsdivout6_clk:[121,136,150],dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:121,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:121,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:121,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:121,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:121,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:121,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:121,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:121,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_0_ip2_ln0_txmclk:136,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_0_ip2_ln1_txmclk:136,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_0_ip2_ln2_txmclk:136,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_0_ip2_ln3_txmclk:136,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_1_ip2_ln0_txmclk:107,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_1_ip2_ln1_txmclk:107,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_1_ip2_ln2_txmclk:107,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_1_ip2_ln3_txmclk:107,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct3_main_0_ip1_ln2_txmclk:150,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct3_main_0_ip2_ln0_txmclk:150,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct3_main_0_ip2_ln1_txmclk:150,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct3_main_0_ip2_ln2_txmclk:150,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct3_main_0_ip2_ln3_txmclk:150,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct3_main_1_ip2_ln0_txmclk:150,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct3_main_1_ip2_ln1_txmclk:150,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct3_main_1_ip3_ln2_txmclk:150,dev_navss0_cpts_0_ts_genf0:[107,121,136,150],dev_navss0_cpts_0_ts_genf1:[107,121,136,150],dev_navss0_cpts_0_vbusp_gclk:[107,121,136,150],dev_navss0_dti_0_clk_clk:[107,121],dev_navss0_dti_0_ext0_dti_clk_clk:121,dev_navss0_dti_0_ext1_dti_clk_clk:121,dev_navss0_dti_0_ext2_dti_clk_clk:121,dev_navss0_dti_0_ext3_dti_clk_clk:121,dev_navss0_intr_0_intr_clk:[136,150],dev_navss0_intr_router_0_intr_clk:[107,121],dev_navss0_mailbox1_0_vclk_clk:[136,150],dev_navss0_mailbox1_10_vclk_clk:[136,150],dev_navss0_mailbox1_11_vclk_clk:[136,150],dev_navss0_mailbox1_1_vclk_clk:[136,150],dev_navss0_mailbox1_2_vclk_clk:[136,150],dev_navss0_mailbox1_3_vclk_clk:[136,150],dev_navss0_mailbox1_4_vclk_clk:[136,150],dev_navss0_mailbox1_5_vclk_clk:[136,150],dev_navss0_mailbox1_6_vclk_clk:[136,150],dev_navss0_mailbox1_7_vclk_clk:[136,150],dev_navss0_mailbox1_8_vclk_clk:[136,150],dev_navss0_mailbox1_9_vclk_clk:[136,150],dev_navss0_mailbox_0_vclk_clk:[107,121,136,150],dev_navss0_mailbox_10_vclk_clk:[107,121,136,150],dev_navss0_mailbox_11_vclk_clk:[107,121,136,150],dev_navss0_mailbox_1_vclk_clk:[107,121,136,150],dev_navss0_mailbox_2_vclk_clk:[107,121,136,150],dev_navss0_mailbox_3_vclk_clk:[107,121,136,150],dev_navss0_mailbox_4_vclk_clk:[107,121,136,150],dev_navss0_mailbox_5_vclk_clk:[107,121,136,150],dev_navss0_mailbox_6_vclk_clk:[107,121,136,150],dev_navss0_mailbox_7_vclk_clk:[107,121,136,150],dev_navss0_mailbox_8_vclk_clk:[107,121,136,150],dev_navss0_mailbox_9_vclk_clk:[107,121,136,150],dev_navss0_mcrc_0_clk:[107,121,136,150],dev_navss0_modss_inta_0_sys_clk:[107,136,150],dev_navss0_modss_inta_1_sys_clk:[107,136,150],dev_navss0_modss_intaggr_0_sys_clk:121,dev_navss0_modss_intaggr_1_sys_clk:121,dev_navss0_modss_vd2clk:[107,121,136,150],dev_navss0_proxy_0_clk_clk:[107,121,136,150],dev_navss0_pvu_0_clk_clk:[121,136,150],dev_navss0_pvu_1_clk_clk:[121,136,150],dev_navss0_pvu_2_clk_clk:121,dev_navss0_ringacc_0_sys_clk:[107,121,136,150],dev_navss0_spinlock_0_clk:[107,121,136,150],dev_navss0_tbu_0_clk_clk:[107,121],dev_navss0_tcu_0_clk_clk:121,dev_navss0_timermgr_0_eon_tick_evt:[107,121,136,150],dev_navss0_timermgr_0_vclk_clk:[107,121,136,150],dev_navss0_timermgr_1_eon_tick_evt:[107,121,136,150],dev_navss0_timermgr_1_vclk_clk:[107,121,136,150],dev_navss0_udmap_0_sys_clk:[107,121,136,150],dev_navss0_udmass_inta_0_sys_clk:[107,136,150],dev_navss0_udmass_intaggr_0_sys_clk:121,dev_navss0_udmass_vd2clk:[107,121,136,150],dev_navss0_virtss_vd2clk:[107,121,136,150],dev_obsclk0_mux_sel_dev_vd_clk:33,dev_obsclk0_mux_sel_dev_vd_clk_parent_clk_32k_rc_sel_out0:33,dev_obsclk0_mux_sel_dev_vd_clk_parent_cpsw_3guss_main_0_cpts_genf0:33,dev_obsclk0_mux_sel_dev_vd_clk_parent_cpsw_3guss_main_0_cpts_genf1:33,dev_obsclk0_mux_sel_dev_vd_clk_parent_gluelogic_hfosc0_clkout8:33,dev_obsclk0_mux_sel_dev_vd_clk_parent_gluelogic_hfosc0_clkout:33,dev_obsclk0_mux_sel_dev_vd_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:33,dev_obsclk0_mux_sel_dev_vd_clk_parent_gluelogic_rcosc_clkout:33,dev_obsclk0_mux_sel_dev_vd_clk_parent_hsdiv0_16fft_main_17_hsdivout0_clk:33,dev_obsclk0_mux_sel_dev_vd_clk_parent_hsdiv2_16fft_main_15_hsdivout0_clk:33,dev_obsclk0_mux_sel_dev_vd_clk_parent_hsdiv2_16fft_main_5_hsdivout0_clk:33,dev_obsclk0_mux_sel_dev_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout0_clk:33,dev_obsclk0_mux_sel_dev_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout0_clk_dup0:33,dev_obsclk0_mux_sel_dev_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout0_clk:33,dev_obsclk0_mux_sel_dev_vd_clk_parent_hsdiv4_16fft_main_2_hsdivout0_clk:33,dev_obsclk0_mux_sel_dev_vd_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:33,dev_obsclk0_mux_sel_dev_vd_clk_parent_sam62_pll_ctrl_wrap_main_0_chip_div1_clk_clk:33,dev_obsclk0_mux_sel_dev_vd_clk_parent_sam62a_a53_512kb_wrap_main_0_arm_corepack_0_a53_divh_clk4_obsclk_out_clk:33,dev_obsclk0_mux_sel_dev_vd_clk_parent_sam62a_c7xv_wrap_main_0_clock_control_0_c7xv_divh_clk4_obsclk_out_clk:33,dev_obsclk0_mux_sel_dev_vd_clk_parent_sam62a_ddr_wrap_main_0_ddr_pll_divh_clk4_obsclk_out_clk:33,dev_oldi_tx_core_main_0_bus_oldi_0_fwd_p_clk_bus_in0_clockdivider_dss_bus_out0:76,dev_oldi_tx_core_main_0_bus_oldi_0_fwd_p_clk_bus_in0_dss_bus_out0:91,dev_oldi_tx_core_main_0_bus_oldi_0_fwd_p_clk_bus_in1_clockdivider_dss_bus_out0:76,dev_oldi_tx_core_main_0_bus_oldi_0_fwd_p_clk_bus_in1_dss_bus_out0:91,dev_oldi_tx_core_main_0_bus_oldi_pll_clk:[76,91],dev_pbist0_bus_clk1_clk:[76,91],dev_pbist0_bus_clk2_clk:[76,91],dev_pbist0_bus_clk4_clk:[76,91],dev_pbist0_clk1_clk:107,dev_pbist0_clk2_clk:107,dev_pbist0_clk3_clk:107,dev_pbist0_clk4_clk:107,dev_pbist0_clk5_clk:107,dev_pbist0_clk6_clk:107,dev_pbist0_clk7_clk:107,dev_pbist0_clk8_clk:[33,47,61,107,136,150],dev_pbist0_tclk_clk:[33,47],dev_pbist10_clk8_clk:[136,150],dev_pbist11_clk7_clk:[136,150],dev_pbist14_clk8_clk:150,dev_pbist1_bus_clk1_clk:[76,91],dev_pbist1_bus_clk2_clk:[76,91],dev_pbist1_bus_clk4_clk:[76,91],dev_pbist1_clk1_clk:107,dev_pbist1_clk2_clk:107,dev_pbist1_clk3_clk:107,dev_pbist1_clk4_clk:107,dev_pbist1_clk5_clk:107,dev_pbist1_clk6_clk:107,dev_pbist1_clk7_clk:107,dev_pbist1_clk8_clk:[47,61,107,136,150],dev_pbist1_tclk_clk:47,dev_pbist2_clk1_clk:107,dev_pbist2_clk2_clk:107,dev_pbist2_clk3_clk:107,dev_pbist2_clk4_clk:107,dev_pbist2_clk5_clk:107,dev_pbist2_clk6_clk:107,dev_pbist2_clk7_clk:107,dev_pbist2_clk8_clk:[61,107,136,150],dev_pbist3_clk8_clk:[33,61,136,150],dev_pbist4_clk8_clk:[136,150],dev_pbist5_clk8_clk:[136,150],dev_pcie0_bus_pcie_cba_clk:[76,91],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in0_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[76,91],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in1_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[76,91],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in2_board_0_bus_mcu_cpts_rft_clk_out:[76,91],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in3_board_0_bus_cpts_rft_clk_out:[76,91],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in4_board_0_bus_mcu_ext_refclk0_out:[76,91],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in5_board_0_bus_ext_refclk1_out:[76,91],dev_pcie0_bus_pcie_txi0_clk:[76,91],dev_pcie0_bus_pcie_txr0_clk:[76,91],dev_pcie0_bus_pcie_txr1_clk:[76,91],dev_pcie0_pcie_cba_clk:[61,121,150],dev_pcie0_pcie_cpts_rclk_clk:[61,121,150],dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:61,dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_cpts0_rft_clk_out:[61,121,150],dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_ext_refclk1_out:[61,121,150],dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_mcu_cpts0_rft_clk_out:[121,150],dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_mcu_ext_refclk0_out:[61,121,150],dev_pcie0_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[121,150],dev_pcie0_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[121,150],dev_pcie0_pcie_cpts_rclk_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[121,150],dev_pcie0_pcie_cpts_rclk_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:[121,150],dev_pcie0_pcie_cpts_rclk_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:61,dev_pcie0_pcie_cpts_rclk_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:61,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:61,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:121,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:121,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:121,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:121,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:121,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk_dup0:121,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:121,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk_dup0:121,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip1_ln2_txmclk:150,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln0_txmclk:150,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln1_txmclk:150,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln2_txmclk:150,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln3_txmclk:150,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_1_ip2_ln0_txmclk:150,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_1_ip2_ln1_txmclk:150,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_1_ip3_ln2_txmclk:150,dev_pcie0_pcie_lane0_refclk:[61,121,150],dev_pcie0_pcie_lane0_rxclk:[61,121,150],dev_pcie0_pcie_lane0_rxfclk:[61,121,150],dev_pcie0_pcie_lane0_txclk:[61,121,150],dev_pcie0_pcie_lane0_txfclk:[61,121,150],dev_pcie0_pcie_lane0_txmclk:[61,121,150],dev_pcie0_pcie_lane1_refclk:[121,150],dev_pcie0_pcie_lane1_rxclk:[121,150],dev_pcie0_pcie_lane1_rxfclk:[121,150],dev_pcie0_pcie_lane1_txclk:[121,150],dev_pcie0_pcie_lane1_txfclk:[121,150],dev_pcie0_pcie_lane1_txmclk:[121,150],dev_pcie0_pcie_lane2_refclk:150,dev_pcie0_pcie_lane2_rxclk:150,dev_pcie0_pcie_lane2_rxfclk:150,dev_pcie0_pcie_lane2_txclk:150,dev_pcie0_pcie_lane2_txfclk:150,dev_pcie0_pcie_lane2_txmclk:150,dev_pcie0_pcie_lane3_refclk:150,dev_pcie0_pcie_lane3_rxclk:150,dev_pcie0_pcie_lane3_rxfclk:150,dev_pcie0_pcie_lane3_txclk:150,dev_pcie0_pcie_lane3_txfclk:150,dev_pcie0_pcie_lane3_txmclk:150,dev_pcie0_pcie_pm_clk:[61,121,150],dev_pcie1_bus_pcie_cba_clk:[76,91],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in0_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[76,91],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in1_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[76,91],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in2_board_0_bus_mcu_cpts_rft_clk_out:[76,91],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in3_board_0_bus_cpts_rft_clk_out:[76,91],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in4_board_0_bus_mcu_ext_refclk0_out:[76,91],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in5_board_0_bus_ext_refclk1_out:[76,91],dev_pcie1_bus_pcie_txi0_clk:[76,91],dev_pcie1_bus_pcie_txr0_clk:[76,91],dev_pcie1_pcie_cba_clk:[107,121,136,150],dev_pcie1_pcie_cpts_rclk_clk:[107,121,136,150],dev_pcie1_pcie_cpts_rclk_clk_parent_board_0_cpts0_rft_clk_out:[107,121,136,150],dev_pcie1_pcie_cpts_rclk_clk_parent_board_0_ext_refclk1_out:[107,121,136,150],dev_pcie1_pcie_cpts_rclk_clk_parent_board_0_mcu_cpts0_rft_clk_out:[107,121,136,150],dev_pcie1_pcie_cpts_rclk_clk_parent_board_0_mcu_ext_refclk0_out:[107,121,136,150],dev_pcie1_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[107,121,136,150],dev_pcie1_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[107,121,136,150],dev_pcie1_pcie_cpts_rclk_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[107,121,136,150],dev_pcie1_pcie_cpts_rclk_clk_parent_postdiv2_16fft_main_0_hsdivout6_clk:107,dev_pcie1_pcie_cpts_rclk_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:[121,136,150],dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:121,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:121,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:121,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:121,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:121,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk_dup0:121,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:121,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk_dup0:121,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_0_ip2_ln0_txmclk:136,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_0_ip2_ln1_txmclk:136,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_0_ip2_ln2_txmclk:136,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_0_ip2_ln3_txmclk:136,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_1_ip2_ln0_txmclk:107,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_1_ip2_ln1_txmclk:107,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_1_ip2_ln2_txmclk:107,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_1_ip2_ln3_txmclk:107,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip1_ln2_txmclk:150,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln0_txmclk:150,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln1_txmclk:150,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln2_txmclk:150,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln3_txmclk:150,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_1_ip2_ln0_txmclk:150,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_1_ip2_ln1_txmclk:150,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_1_ip3_ln2_txmclk:150,dev_pcie1_pcie_lane0_refclk:[107,121,136,150],dev_pcie1_pcie_lane0_rxclk:[107,121,136,150],dev_pcie1_pcie_lane0_rxfclk:[107,121,136,150],dev_pcie1_pcie_lane0_txclk:[107,121,136,150],dev_pcie1_pcie_lane0_txfclk:[107,121,136,150],dev_pcie1_pcie_lane0_txmclk:[107,121,136,150],dev_pcie1_pcie_lane1_refclk:[107,121,136,150],dev_pcie1_pcie_lane1_rxclk:[107,121,136,150],dev_pcie1_pcie_lane1_rxfclk:[107,121,136,150],dev_pcie1_pcie_lane1_txclk:[107,121,136,150],dev_pcie1_pcie_lane1_txfclk:[107,121,136,150],dev_pcie1_pcie_lane1_txmclk:[107,121,136,150],dev_pcie1_pcie_lane2_refclk:[107,136,150],dev_pcie1_pcie_lane2_rxclk:[107,136,150],dev_pcie1_pcie_lane2_rxfclk:[107,136,150],dev_pcie1_pcie_lane2_txclk:[107,136,150],dev_pcie1_pcie_lane2_txfclk:[107,136,150],dev_pcie1_pcie_lane2_txmclk:[107,136,150],dev_pcie1_pcie_lane3_refclk:[107,136,150],dev_pcie1_pcie_lane3_rxclk:[107,136,150],dev_pcie1_pcie_lane3_rxfclk:[107,136,150],dev_pcie1_pcie_lane3_txclk:[107,136,150],dev_pcie1_pcie_lane3_txfclk:[107,136,150],dev_pcie1_pcie_lane3_txmclk:[107,136,150],dev_pcie1_pcie_pm_clk:[107,121,136,150],dev_pcie2_pcie_cba_clk:[121,150],dev_pcie2_pcie_cpts_rclk_clk:[121,150],dev_pcie2_pcie_cpts_rclk_clk_parent_board_0_cpts0_rft_clk_out:[121,150],dev_pcie2_pcie_cpts_rclk_clk_parent_board_0_ext_refclk1_out:[121,150],dev_pcie2_pcie_cpts_rclk_clk_parent_board_0_mcu_cpts0_rft_clk_out:[121,150],dev_pcie2_pcie_cpts_rclk_clk_parent_board_0_mcu_ext_refclk0_out:[121,150],dev_pcie2_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[121,150],dev_pcie2_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[121,150],dev_pcie2_pcie_cpts_rclk_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[121,150],dev_pcie2_pcie_cpts_rclk_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:[121,150],dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:121,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:121,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:121,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:121,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:121,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk_dup0:121,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:121,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk_dup0:121,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip1_ln2_txmclk:150,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln0_txmclk:150,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln1_txmclk:150,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln2_txmclk:150,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln3_txmclk:150,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_1_ip2_ln0_txmclk:150,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_1_ip2_ln1_txmclk:150,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_1_ip3_ln2_txmclk:150,dev_pcie2_pcie_lane0_refclk:[121,150],dev_pcie2_pcie_lane0_rxclk:[121,150],dev_pcie2_pcie_lane0_rxfclk:[121,150],dev_pcie2_pcie_lane0_txclk:[121,150],dev_pcie2_pcie_lane0_txfclk:[121,150],dev_pcie2_pcie_lane0_txmclk:[121,150],dev_pcie2_pcie_lane1_refclk:[121,150],dev_pcie2_pcie_lane1_rxclk:[121,150],dev_pcie2_pcie_lane1_rxfclk:[121,150],dev_pcie2_pcie_lane1_txclk:[121,150],dev_pcie2_pcie_lane1_txfclk:[121,150],dev_pcie2_pcie_lane1_txmclk:[121,150],dev_pcie2_pcie_pm_clk:[121,150],dev_pcie3_pcie_cba_clk:[121,150],dev_pcie3_pcie_cpts_rclk_clk:[121,150],dev_pcie3_pcie_cpts_rclk_clk_parent_board_0_cpts0_rft_clk_out:[121,150],dev_pcie3_pcie_cpts_rclk_clk_parent_board_0_ext_refclk1_out:[121,150],dev_pcie3_pcie_cpts_rclk_clk_parent_board_0_mcu_cpts0_rft_clk_out:[121,150],dev_pcie3_pcie_cpts_rclk_clk_parent_board_0_mcu_ext_refclk0_out:[121,150],dev_pcie3_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[121,150],dev_pcie3_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[121,150],dev_pcie3_pcie_cpts_rclk_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[121,150],dev_pcie3_pcie_cpts_rclk_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:[121,150],dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:121,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:121,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:121,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:121,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:121,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk_dup0:121,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:121,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk_dup0:121,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip1_ln2_txmclk:150,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln0_txmclk:150,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln1_txmclk:150,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln2_txmclk:150,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln3_txmclk:150,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_1_ip2_ln0_txmclk:150,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_1_ip2_ln1_txmclk:150,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_1_ip3_ln2_txmclk:150,dev_pcie3_pcie_lane0_refclk:[121,150],dev_pcie3_pcie_lane0_rxclk:[121,150],dev_pcie3_pcie_lane0_rxfclk:[121,150],dev_pcie3_pcie_lane0_txclk:[121,150],dev_pcie3_pcie_lane0_txfclk:[121,150],dev_pcie3_pcie_lane0_txmclk:[121,150],dev_pcie3_pcie_lane1_refclk:[121,150],dev_pcie3_pcie_lane1_rxclk:[121,150],dev_pcie3_pcie_lane1_rxfclk:[121,150],dev_pcie3_pcie_lane1_txclk:[121,150],dev_pcie3_pcie_lane1_txfclk:[121,150],dev_pcie3_pcie_lane1_txmclk:[121,150],dev_pcie3_pcie_pm_clk:[121,150],dev_pdma0_bus_vclk:[76,91],dev_pdma1_bus_vclk:[76,91],dev_pdma_debug0_bus_vclk:[76,91],dev_pll_mmr0_bus_vbusp_clk:[76,91],dev_pllctrl0_bus_pll_clkout_clk:[76,91],dev_pllctrl0_bus_pll_refclk_clk:[76,91],dev_pllctrl0_bus_pll_refclk_clk_parent_board_0_hfosc1_clk_out:[76,91],dev_pllctrl0_bus_pll_refclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[76,91],dev_pllctrl0_bus_vbus_slv_refclk_clk:[76,91],dev_pru_icssg0_bus_core_clk:[76,91],dev_pru_icssg0_bus_core_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout1_clk:[76,91],dev_pru_icssg0_bus_core_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[76,91],dev_pru_icssg0_bus_iep_clk:[76,91],dev_pru_icssg0_bus_iep_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[76,91],dev_pru_icssg0_bus_iep_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[76,91],dev_pru_icssg0_bus_iep_clk_parent_board_0_bus_cpts_rft_clk_out:[76,91],dev_pru_icssg0_bus_iep_clk_parent_board_0_bus_ext_refclk1_out:[76,91],dev_pru_icssg0_bus_iep_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[76,91],dev_pru_icssg0_bus_iep_clk_parent_board_0_bus_mcu_ext_refclk0_out:[76,91],dev_pru_icssg0_bus_iep_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[76,91],dev_pru_icssg0_bus_iep_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[76,91],dev_pru_icssg0_bus_pr1_rgmii0_rxc_i:76,dev_pru_icssg0_bus_pr1_rgmii0_txc_i:76,dev_pru_icssg0_bus_pr1_rgmii1_rxc_i:76,dev_pru_icssg0_bus_pr1_rgmii1_txc_i:76,dev_pru_icssg0_bus_rgmii_mhz_250_clk:[76,91],dev_pru_icssg0_bus_rgmii_mhz_50_clk:[76,91],dev_pru_icssg0_bus_rgmii_mhz_5_clk:[76,91],dev_pru_icssg0_bus_uclk_clk:[76,91],dev_pru_icssg0_bus_vclk_clk:[76,91],dev_pru_icssg0_bus_wiz0_rx_slv_clk:[76,91],dev_pru_icssg0_bus_wiz0_tx_slv_clk:[76,91],dev_pru_icssg0_bus_wiz1_rx_slv_clk:[76,91],dev_pru_icssg0_bus_wiz1_tx_slv_clk:[76,91],dev_pru_icssg0_core_clk:[61,121],dev_pru_icssg0_core_clk_parent_hsdiv4_16fft_main_2_hsdivout0_clk:[61,121],dev_pru_icssg0_core_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:121,dev_pru_icssg0_core_clk_parent_postdiv4_16ff_main_0_hsdivout9_clk:61,dev_pru_icssg0_iep_clk:[61,121],dev_pru_icssg0_iep_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:61,dev_pru_icssg0_iep_clk_parent_board_0_cpts0_rft_clk_out:[61,121],dev_pru_icssg0_iep_clk_parent_board_0_ext_refclk1_out:[61,121],dev_pru_icssg0_iep_clk_parent_board_0_mcu_cpts0_rft_clk_out:121,dev_pru_icssg0_iep_clk_parent_board_0_mcu_ext_refclk0_out:[61,121],dev_pru_icssg0_iep_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:121,dev_pru_icssg0_iep_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:121,dev_pru_icssg0_iep_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[61,121],dev_pru_icssg0_iep_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:121,dev_pru_icssg0_iep_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:61,dev_pru_icssg0_iep_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:61,dev_pru_icssg0_iep_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:61,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:121,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:121,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:121,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:121,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:121,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:121,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:121,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:121,dev_pru_icssg0_pr1_mdio_mdclk_o:[61,121],dev_pru_icssg0_pr1_rgmii0_rxc_i:[61,121],dev_pru_icssg0_pr1_rgmii0_txc_i:[61,121],dev_pru_icssg0_pr1_rgmii0_txc_o:[61,121],dev_pru_icssg0_pr1_rgmii1_rxc_i:[61,121],dev_pru_icssg0_pr1_rgmii1_txc_i:[61,121],dev_pru_icssg0_pr1_rgmii1_txc_o:[61,121],dev_pru_icssg0_rgmii_mhz_250_clk:[61,121],dev_pru_icssg0_rgmii_mhz_50_clk:[61,121],dev_pru_icssg0_rgmii_mhz_5_clk:[61,121],dev_pru_icssg0_uclk_clk:[61,121],dev_pru_icssg0_vclk_clk:[61,121],dev_pru_icssg1_bus_core_clk:[76,91],dev_pru_icssg1_bus_core_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout1_clk:[76,91],dev_pru_icssg1_bus_core_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[76,91],dev_pru_icssg1_bus_iep_clk:[76,91],dev_pru_icssg1_bus_iep_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[76,91],dev_pru_icssg1_bus_iep_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[76,91],dev_pru_icssg1_bus_iep_clk_parent_board_0_bus_cpts_rft_clk_out:[76,91],dev_pru_icssg1_bus_iep_clk_parent_board_0_bus_ext_refclk1_out:[76,91],dev_pru_icssg1_bus_iep_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[76,91],dev_pru_icssg1_bus_iep_clk_parent_board_0_bus_mcu_ext_refclk0_out:[76,91],dev_pru_icssg1_bus_iep_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[76,91],dev_pru_icssg1_bus_iep_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[76,91],dev_pru_icssg1_bus_pr1_rgmii0_rxc_i:76,dev_pru_icssg1_bus_pr1_rgmii0_txc_i:76,dev_pru_icssg1_bus_pr1_rgmii1_rxc_i:76,dev_pru_icssg1_bus_pr1_rgmii1_txc_i:76,dev_pru_icssg1_bus_rgmii_mhz_250_clk:[76,91],dev_pru_icssg1_bus_rgmii_mhz_50_clk:[76,91],dev_pru_icssg1_bus_rgmii_mhz_5_clk:[76,91],dev_pru_icssg1_bus_uclk_clk:[76,91],dev_pru_icssg1_bus_vclk_clk:[76,91],dev_pru_icssg1_bus_wiz0_rx_slv_clk:[76,91],dev_pru_icssg1_bus_wiz0_tx_slv_clk:[76,91],dev_pru_icssg1_bus_wiz1_rx_slv_clk:[76,91],dev_pru_icssg1_bus_wiz1_tx_slv_clk:[76,91],dev_pru_icssg1_core_clk:[61,121],dev_pru_icssg1_core_clk_parent_hsdiv4_16fft_main_2_hsdivout0_clk:[61,121],dev_pru_icssg1_core_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:121,dev_pru_icssg1_core_clk_parent_postdiv4_16ff_main_0_hsdivout9_clk:61,dev_pru_icssg1_iep_clk:[61,121],dev_pru_icssg1_iep_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:61,dev_pru_icssg1_iep_clk_parent_board_0_cpts0_rft_clk_out:[61,121],dev_pru_icssg1_iep_clk_parent_board_0_ext_refclk1_out:[61,121],dev_pru_icssg1_iep_clk_parent_board_0_mcu_cpts0_rft_clk_out:121,dev_pru_icssg1_iep_clk_parent_board_0_mcu_ext_refclk0_out:[61,121],dev_pru_icssg1_iep_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:121,dev_pru_icssg1_iep_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:121,dev_pru_icssg1_iep_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[61,121],dev_pru_icssg1_iep_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:121,dev_pru_icssg1_iep_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:61,dev_pru_icssg1_iep_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:61,dev_pru_icssg1_iep_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:61,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:121,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:121,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:121,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:121,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:121,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:121,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:121,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:121,dev_pru_icssg1_pr1_mdio_mdclk_o:[61,121],dev_pru_icssg1_pr1_rgmii0_rxc_i:[61,121],dev_pru_icssg1_pr1_rgmii0_txc_i:[61,121],dev_pru_icssg1_pr1_rgmii0_txc_o:[61,121],dev_pru_icssg1_pr1_rgmii1_rxc_i:[61,121],dev_pru_icssg1_pr1_rgmii1_txc_i:[61,121],dev_pru_icssg1_pr1_rgmii1_txc_o:[61,121],dev_pru_icssg1_rgmii_mhz_250_clk:[61,121],dev_pru_icssg1_rgmii_mhz_50_clk:[61,121],dev_pru_icssg1_rgmii_mhz_5_clk:[61,121],dev_pru_icssg1_serdes0_refclk:121,dev_pru_icssg1_serdes0_refclk_parent_wiz16b4m4cs_main_1_ip4_ln0_refclk:121,dev_pru_icssg1_serdes0_refclk_parent_wiz16b4m4cs_main_2_ip4_ln0_refclk:121,dev_pru_icssg1_serdes0_rxclk:121,dev_pru_icssg1_serdes0_rxclk_parent_wiz16b4m4cs_main_1_ip4_ln0_rxclk:121,dev_pru_icssg1_serdes0_rxclk_parent_wiz16b4m4cs_main_2_ip4_ln0_rxclk:121,dev_pru_icssg1_serdes0_rxfclk:121,dev_pru_icssg1_serdes0_rxfclk_parent_wiz16b4m4cs_main_1_ip4_ln0_rxfclk:121,dev_pru_icssg1_serdes0_rxfclk_parent_wiz16b4m4cs_main_2_ip4_ln0_rxfclk:121,dev_pru_icssg1_serdes0_txclk:121,dev_pru_icssg1_serdes0_txfclk:121,dev_pru_icssg1_serdes0_txfclk_parent_wiz16b4m4cs_main_1_ip4_ln0_txfclk:121,dev_pru_icssg1_serdes0_txfclk_parent_wiz16b4m4cs_main_2_ip4_ln0_txfclk:121,dev_pru_icssg1_serdes0_txmclk:121,dev_pru_icssg1_serdes0_txmclk_parent_wiz16b4m4cs_main_1_ip4_ln0_txmclk:121,dev_pru_icssg1_serdes0_txmclk_parent_wiz16b4m4cs_main_2_ip4_ln0_txmclk:121,dev_pru_icssg1_serdes1_refclk:121,dev_pru_icssg1_serdes1_refclk_parent_wiz16b4m4cs_main_1_ip4_ln1_refclk:121,dev_pru_icssg1_serdes1_refclk_parent_wiz16b4m4cs_main_2_ip4_ln1_refclk:121,dev_pru_icssg1_serdes1_rxclk:121,dev_pru_icssg1_serdes1_rxclk_parent_wiz16b4m4cs_main_1_ip4_ln1_rxclk:121,dev_pru_icssg1_serdes1_rxclk_parent_wiz16b4m4cs_main_2_ip4_ln1_rxclk:121,dev_pru_icssg1_serdes1_rxfclk:121,dev_pru_icssg1_serdes1_rxfclk_parent_wiz16b4m4cs_main_1_ip4_ln1_rxfclk:121,dev_pru_icssg1_serdes1_rxfclk_parent_wiz16b4m4cs_main_2_ip4_ln1_rxfclk:121,dev_pru_icssg1_serdes1_txclk:121,dev_pru_icssg1_serdes1_txfclk:121,dev_pru_icssg1_serdes1_txfclk_parent_wiz16b4m4cs_main_1_ip4_ln1_txfclk:121,dev_pru_icssg1_serdes1_txfclk_parent_wiz16b4m4cs_main_2_ip4_ln1_txfclk:121,dev_pru_icssg1_serdes1_txmclk:121,dev_pru_icssg1_serdes1_txmclk_parent_wiz16b4m4cs_main_1_ip4_ln1_txmclk:121,dev_pru_icssg1_serdes1_txmclk_parent_wiz16b4m4cs_main_2_ip4_ln1_txmclk:121,dev_pru_icssg1_uclk_clk:[61,121],dev_pru_icssg1_vclk_clk:[61,121],dev_pru_icssg2_bus_core_clk:[76,91],dev_pru_icssg2_bus_core_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout1_clk:[76,91],dev_pru_icssg2_bus_core_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[76,91],dev_pru_icssg2_bus_iep_clk:[76,91],dev_pru_icssg2_bus_iep_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[76,91],dev_pru_icssg2_bus_iep_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[76,91],dev_pru_icssg2_bus_iep_clk_parent_board_0_bus_cpts_rft_clk_out:[76,91],dev_pru_icssg2_bus_iep_clk_parent_board_0_bus_ext_refclk1_out:[76,91],dev_pru_icssg2_bus_iep_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[76,91],dev_pru_icssg2_bus_iep_clk_parent_board_0_bus_mcu_ext_refclk0_out:[76,91],dev_pru_icssg2_bus_iep_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[76,91],dev_pru_icssg2_bus_iep_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[76,91],dev_pru_icssg2_bus_pr1_rgmii0_rxc_i:76,dev_pru_icssg2_bus_pr1_rgmii0_txc_i:76,dev_pru_icssg2_bus_pr1_rgmii1_rxc_i:76,dev_pru_icssg2_bus_pr1_rgmii1_txc_i:76,dev_pru_icssg2_bus_rgmii_mhz_250_clk:[76,91],dev_pru_icssg2_bus_rgmii_mhz_50_clk:[76,91],dev_pru_icssg2_bus_rgmii_mhz_5_clk:[76,91],dev_pru_icssg2_bus_uclk_clk:[76,91],dev_pru_icssg2_bus_vclk_clk:[76,91],dev_pru_icssg2_bus_wiz0_rx_slv_clk:[76,91],dev_pru_icssg2_bus_wiz0_tx_mst_clk:[76,91],dev_pru_icssg2_bus_wiz0_tx_slv_clk:[76,91],dev_pru_icssg2_bus_wiz1_rx_slv_clk:[76,91],dev_pru_icssg2_bus_wiz1_tx_mst_clk:[76,91],dev_pru_icssg2_bus_wiz1_tx_slv_clk:[76,91],dev_psc0_bus_clk:[76,91],dev_psc0_bus_slow_clk:[76,91],dev_psc0_clk:[33,47,61,107,121,136,150],dev_psc0_fw_0_clk:[33,47],dev_psc0_slow_clk:[33,47,61,107,121,136,150],dev_psramecc0_bus_clk_clk:[76,91],dev_r5fss0_core0_cpu_clk:[61,107,121,136,150],dev_r5fss0_core0_interface_clk:[61,107,121,136,150],dev_r5fss0_core0_interface_phas:[107,121],dev_r5fss0_core1_cpu_clk:[61,107,121,136,150],dev_r5fss0_core1_interface_clk:[61,107,121,136,150],dev_r5fss0_core1_interface_phas:[107,121],dev_r5fss0_introuter0_intr_clk:121,dev_r5fss1_core0_cpu_clk:[61,121,136,150],dev_r5fss1_core0_interface_clk:[61,121,136,150],dev_r5fss1_core0_interface_phas:121,dev_r5fss1_core1_cpu_clk:[61,121,136,150],dev_r5fss1_core1_interface_clk:[61,121,136,150],dev_r5fss1_core1_interface_phas:121,dev_r5fss1_introuter0_intr_clk:121,dev_r5fss2_core0_cpu_clk:150,dev_r5fss2_core0_interface_clk:150,dev_r5fss2_core1_cpu_clk:150,dev_r5fss2_core1_interface_clk:150,dev_rti0_bus_rti_clk:[76,91],dev_rti0_bus_rti_clk_parent_board_0_hfosc1_clk_out:[76,91],dev_rti0_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[76,91],dev_rti0_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[76,91],dev_rti0_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[76,91],dev_rti0_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[76,91],dev_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[76,91],dev_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[76,91],dev_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[76,91],dev_rti0_bus_vbusp_clk:[76,91],dev_rti0_rti_clk:[33,47,61,107,121,136,150],dev_rti0_rti_clk_parent_board_0_hfosc1_clk_out:[107,121,136,150],dev_rti0_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[107,121,136,150],dev_rti0_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[107,121,136,150],dev_rti0_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[107,121,136,150],dev_rti0_rti_clk_parent_board_0_wkup_lf_clkin_out:107,dev_rti0_rti_clk_parent_clk_32k_rc_sel_out0:[33,47],dev_rti0_rti_clk_parent_gluelogic_hfosc0_clkout:[33,47,61,107,121,136,150],dev_rti0_rti_clk_parent_gluelogic_lpxosc_clkout:[121,136,150],dev_rti0_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:[33,61],dev_rti0_rti_clk_parent_gluelogic_rcosc_clkout:[33,47,61],dev_rti0_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:61,dev_rti0_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_rti0_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_rti0_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[136,150],dev_rti0_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[136,150],dev_rti0_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_rti0_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:107,dev_rti0_rti_clk_parent_main_wwdtclkn_sel_out0_div_clkout:47,dev_rti0_vbusp_clk:[33,47,61,107,121,136,150],dev_rti10_rti_clk:61,dev_rti10_rti_clk_parent_gluelogic_hfosc0_clkout:61,dev_rti10_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:61,dev_rti10_rti_clk_parent_gluelogic_rcosc_clkout:61,dev_rti10_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:61,dev_rti10_vbusp_clk:61,dev_rti11_rti_clk:61,dev_rti11_rti_clk_parent_gluelogic_hfosc0_clkout:61,dev_rti11_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:61,dev_rti11_rti_clk_parent_gluelogic_rcosc_clkout:61,dev_rti11_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:61,dev_rti11_vbusp_clk:61,dev_rti15_rti_clk:[47,121,136,150],dev_rti15_rti_clk_parent_board_0_hfosc1_clk_out:[121,136,150],dev_rti15_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[121,136,150],dev_rti15_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[121,136,150],dev_rti15_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[121,136,150],dev_rti15_rti_clk_parent_clk_32k_rc_sel_out0:47,dev_rti15_rti_clk_parent_gluelogic_hfosc0_clkout:[47,121,136,150],dev_rti15_rti_clk_parent_gluelogic_lpxosc_clkout:[121,136,150],dev_rti15_rti_clk_parent_gluelogic_rcosc_clkout:47,dev_rti15_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_rti15_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_rti15_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[136,150],dev_rti15_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[136,150],dev_rti15_rti_clk_parent_main_wwdtclkn_sel_out4_div_clkout:47,dev_rti15_vbusp_clk:[47,121,136,150],dev_rti16_rti_clk:[121,136,150],dev_rti16_rti_clk_parent_board_0_hfosc1_clk_out:[121,136,150],dev_rti16_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[121,136,150],dev_rti16_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[121,136,150],dev_rti16_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[121,136,150],dev_rti16_rti_clk_parent_gluelogic_hfosc0_clkout:[121,136,150],dev_rti16_rti_clk_parent_gluelogic_lpxosc_clkout:[121,136,150],dev_rti16_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_rti16_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_rti16_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[136,150],dev_rti16_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[136,150],dev_rti16_vbusp_clk:[121,136,150],dev_rti17_rti_clk:[136,150],dev_rti17_rti_clk_parent_board_0_hfosc1_clk_out:[136,150],dev_rti17_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[136,150],dev_rti17_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[136,150],dev_rti17_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[136,150],dev_rti17_rti_clk_parent_gluelogic_hfosc0_clkout:[136,150],dev_rti17_rti_clk_parent_gluelogic_lpxosc_clkout:[136,150],dev_rti17_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[136,150],dev_rti17_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[136,150],dev_rti17_vbusp_clk:[136,150],dev_rti18_rti_clk:150,dev_rti18_rti_clk_parent_board_0_hfosc1_clk_out:150,dev_rti18_rti_clk_parent_board_0_hfosc1_clk_out_dup0:150,dev_rti18_rti_clk_parent_board_0_hfosc1_clk_out_dup1:150,dev_rti18_rti_clk_parent_board_0_hfosc1_clk_out_dup2:150,dev_rti18_rti_clk_parent_gluelogic_hfosc0_clkout:150,dev_rti18_rti_clk_parent_gluelogic_lpxosc_clkout:150,dev_rti18_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:150,dev_rti18_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:150,dev_rti18_vbusp_clk:150,dev_rti19_rti_clk:150,dev_rti19_rti_clk_parent_board_0_hfosc1_clk_out:150,dev_rti19_rti_clk_parent_board_0_hfosc1_clk_out_dup0:150,dev_rti19_rti_clk_parent_board_0_hfosc1_clk_out_dup1:150,dev_rti19_rti_clk_parent_board_0_hfosc1_clk_out_dup2:150,dev_rti19_rti_clk_parent_gluelogic_hfosc0_clkout:150,dev_rti19_rti_clk_parent_gluelogic_lpxosc_clkout:150,dev_rti19_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:150,dev_rti19_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:150,dev_rti19_vbusp_clk:150,dev_rti1_bus_rti_clk:[76,91],dev_rti1_bus_rti_clk_parent_board_0_hfosc1_clk_out:[76,91],dev_rti1_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[76,91],dev_rti1_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[76,91],dev_rti1_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[76,91],dev_rti1_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[76,91],dev_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[76,91],dev_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[76,91],dev_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[76,91],dev_rti1_bus_vbusp_clk:[76,91],dev_rti1_rti_clk:[33,47,61,107,121,136,150],dev_rti1_rti_clk_parent_board_0_hfosc1_clk_out:[107,121,136,150],dev_rti1_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[107,121,136,150],dev_rti1_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[107,121,136,150],dev_rti1_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[107,121,136,150],dev_rti1_rti_clk_parent_board_0_wkup_lf_clkin_out:107,dev_rti1_rti_clk_parent_clk_32k_rc_sel_out0:[33,47],dev_rti1_rti_clk_parent_gluelogic_hfosc0_clkout:[33,47,61,107,121,136,150],dev_rti1_rti_clk_parent_gluelogic_lpxosc_clkout:[121,136,150],dev_rti1_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:[33,61],dev_rti1_rti_clk_parent_gluelogic_rcosc_clkout:[33,47,61],dev_rti1_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:61,dev_rti1_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_rti1_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_rti1_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[136,150],dev_rti1_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[136,150],dev_rti1_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_rti1_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:107,dev_rti1_rti_clk_parent_main_wwdtclkn_sel_out1_div_clkout:47,dev_rti1_vbusp_clk:[33,47,61,107,121,136,150],dev_rti24_rti_clk:121,dev_rti24_rti_clk_parent_board_0_hfosc1_clk_out:121,dev_rti24_rti_clk_parent_board_0_hfosc1_clk_out_dup0:121,dev_rti24_rti_clk_parent_board_0_hfosc1_clk_out_dup1:121,dev_rti24_rti_clk_parent_board_0_hfosc1_clk_out_dup2:121,dev_rti24_rti_clk_parent_gluelogic_hfosc0_clkout:121,dev_rti24_rti_clk_parent_gluelogic_lpxosc_clkout:121,dev_rti24_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_rti24_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_rti24_vbusp_clk:121,dev_rti25_rti_clk:121,dev_rti25_rti_clk_parent_board_0_hfosc1_clk_out:121,dev_rti25_rti_clk_parent_board_0_hfosc1_clk_out_dup0:121,dev_rti25_rti_clk_parent_board_0_hfosc1_clk_out_dup1:121,dev_rti25_rti_clk_parent_board_0_hfosc1_clk_out_dup2:121,dev_rti25_rti_clk_parent_gluelogic_hfosc0_clkout:121,dev_rti25_rti_clk_parent_gluelogic_lpxosc_clkout:121,dev_rti25_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_rti25_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_rti25_vbusp_clk:121,dev_rti28_rti_clk:[107,121,136,150],dev_rti28_rti_clk_parent_board_0_hfosc1_clk_out:[107,121,136,150],dev_rti28_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[107,121,136,150],dev_rti28_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[107,121,136,150],dev_rti28_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[107,121,136,150],dev_rti28_rti_clk_parent_board_0_wkup_lf_clkin_out:107,dev_rti28_rti_clk_parent_gluelogic_hfosc0_clkout:[107,121,136,150],dev_rti28_rti_clk_parent_gluelogic_lpxosc_clkout:[121,136,150],dev_rti28_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_rti28_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_rti28_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[136,150],dev_rti28_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[136,150],dev_rti28_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_rti28_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:107,dev_rti28_vbusp_clk:[107,121,136,150],dev_rti29_rti_clk:[107,121,136,150],dev_rti29_rti_clk_parent_board_0_hfosc1_clk_out:[107,121,136,150],dev_rti29_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[107,121,136,150],dev_rti29_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[107,121,136,150],dev_rti29_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[107,121,136,150],dev_rti29_rti_clk_parent_board_0_wkup_lf_clkin_out:107,dev_rti29_rti_clk_parent_gluelogic_hfosc0_clkout:[107,121,136,150],dev_rti29_rti_clk_parent_gluelogic_lpxosc_clkout:[121,136,150],dev_rti29_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_rti29_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_rti29_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[136,150],dev_rti29_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[136,150],dev_rti29_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_rti29_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:107,dev_rti29_vbusp_clk:[107,121,136,150],dev_rti2_bus_rti_clk:[76,91],dev_rti2_bus_rti_clk_parent_board_0_hfosc1_clk_out:[76,91],dev_rti2_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[76,91],dev_rti2_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[76,91],dev_rti2_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[76,91],dev_rti2_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[76,91],dev_rti2_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[76,91],dev_rti2_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[76,91],dev_rti2_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[76,91],dev_rti2_bus_vbusp_clk:[76,91],dev_rti2_rti_clk:[33,47,150],dev_rti2_rti_clk_parent_board_0_hfosc1_clk_out:150,dev_rti2_rti_clk_parent_board_0_hfosc1_clk_out_dup0:150,dev_rti2_rti_clk_parent_board_0_hfosc1_clk_out_dup1:150,dev_rti2_rti_clk_parent_board_0_hfosc1_clk_out_dup2:150,dev_rti2_rti_clk_parent_clk_32k_rc_sel_out0:[33,47],dev_rti2_rti_clk_parent_gluelogic_hfosc0_clkout:[33,47,150],dev_rti2_rti_clk_parent_gluelogic_lpxosc_clkout:150,dev_rti2_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:33,dev_rti2_rti_clk_parent_gluelogic_rcosc_clkout:[33,47],dev_rti2_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:150,dev_rti2_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:150,dev_rti2_rti_clk_parent_main_wwdtclkn_sel_out2_div_clkout:47,dev_rti2_vbusp_clk:[33,47,150],dev_rti30_rti_clk:[121,136,150],dev_rti30_rti_clk_parent_board_0_hfosc1_clk_out:[121,136,150],dev_rti30_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[121,136,150],dev_rti30_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[121,136,150],dev_rti30_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[121,136,150],dev_rti30_rti_clk_parent_gluelogic_hfosc0_clkout:[121,136,150],dev_rti30_rti_clk_parent_gluelogic_lpxosc_clkout:[121,136,150],dev_rti30_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_rti30_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_rti30_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[136,150],dev_rti30_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[136,150],dev_rti30_vbusp_clk:[121,136,150],dev_rti31_rti_clk:[121,136,150],dev_rti31_rti_clk_parent_board_0_hfosc1_clk_out:[121,136,150],dev_rti31_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[121,136,150],dev_rti31_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[121,136,150],dev_rti31_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[121,136,150],dev_rti31_rti_clk_parent_gluelogic_hfosc0_clkout:[121,136,150],dev_rti31_rti_clk_parent_gluelogic_lpxosc_clkout:[121,136,150],dev_rti31_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_rti31_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_rti31_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[136,150],dev_rti31_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[136,150],dev_rti31_vbusp_clk:[121,136,150],dev_rti32_rti_clk:150,dev_rti32_rti_clk_parent_board_0_hfosc1_clk_out:150,dev_rti32_rti_clk_parent_board_0_hfosc1_clk_out_dup0:150,dev_rti32_rti_clk_parent_board_0_hfosc1_clk_out_dup1:150,dev_rti32_rti_clk_parent_board_0_hfosc1_clk_out_dup2:150,dev_rti32_rti_clk_parent_gluelogic_hfosc0_clkout:150,dev_rti32_rti_clk_parent_gluelogic_lpxosc_clkout:150,dev_rti32_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:150,dev_rti32_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:150,dev_rti32_vbusp_clk:150,dev_rti33_rti_clk:150,dev_rti33_rti_clk_parent_board_0_hfosc1_clk_out:150,dev_rti33_rti_clk_parent_board_0_hfosc1_clk_out_dup0:150,dev_rti33_rti_clk_parent_board_0_hfosc1_clk_out_dup1:150,dev_rti33_rti_clk_parent_board_0_hfosc1_clk_out_dup2:150,dev_rti33_rti_clk_parent_gluelogic_hfosc0_clkout:150,dev_rti33_rti_clk_parent_gluelogic_lpxosc_clkout:150,dev_rti33_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:150,dev_rti33_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:150,dev_rti33_vbusp_clk:150,dev_rti3_bus_rti_clk:[76,91],dev_rti3_bus_rti_clk_parent_board_0_hfosc1_clk_out:[76,91],dev_rti3_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[76,91],dev_rti3_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[76,91],dev_rti3_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[76,91],dev_rti3_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[76,91],dev_rti3_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[76,91],dev_rti3_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[76,91],dev_rti3_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[76,91],dev_rti3_bus_vbusp_clk:[76,91],dev_rti3_rti_clk:[33,47,150],dev_rti3_rti_clk_parent_board_0_hfosc1_clk_out:150,dev_rti3_rti_clk_parent_board_0_hfosc1_clk_out_dup0:150,dev_rti3_rti_clk_parent_board_0_hfosc1_clk_out_dup1:150,dev_rti3_rti_clk_parent_board_0_hfosc1_clk_out_dup2:150,dev_rti3_rti_clk_parent_clk_32k_rc_sel_out0:[33,47],dev_rti3_rti_clk_parent_gluelogic_hfosc0_clkout:[33,47,150],dev_rti3_rti_clk_parent_gluelogic_lpxosc_clkout:150,dev_rti3_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:33,dev_rti3_rti_clk_parent_gluelogic_rcosc_clkout:[33,47],dev_rti3_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:150,dev_rti3_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:150,dev_rti3_rti_clk_parent_main_wwdtclkn_sel_out3_div_clkout:47,dev_rti3_vbusp_clk:[33,47,150],dev_rti4_rti_clk:[33,150],dev_rti4_rti_clk_parent_board_0_hfosc1_clk_out:150,dev_rti4_rti_clk_parent_board_0_hfosc1_clk_out_dup0:150,dev_rti4_rti_clk_parent_board_0_hfosc1_clk_out_dup1:150,dev_rti4_rti_clk_parent_board_0_hfosc1_clk_out_dup2:150,dev_rti4_rti_clk_parent_clk_32k_rc_sel_out0:33,dev_rti4_rti_clk_parent_gluelogic_hfosc0_clkout:[33,150],dev_rti4_rti_clk_parent_gluelogic_lpxosc_clkout:150,dev_rti4_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:33,dev_rti4_rti_clk_parent_gluelogic_rcosc_clkout:33,dev_rti4_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:150,dev_rti4_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:150,dev_rti4_vbusp_clk:[33,150],dev_rti5_rti_clk:150,dev_rti5_rti_clk_parent_board_0_hfosc1_clk_out:150,dev_rti5_rti_clk_parent_board_0_hfosc1_clk_out_dup0:150,dev_rti5_rti_clk_parent_board_0_hfosc1_clk_out_dup1:150,dev_rti5_rti_clk_parent_board_0_hfosc1_clk_out_dup2:150,dev_rti5_rti_clk_parent_gluelogic_hfosc0_clkout:150,dev_rti5_rti_clk_parent_gluelogic_lpxosc_clkout:150,dev_rti5_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:150,dev_rti5_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:150,dev_rti5_vbusp_clk:150,dev_rti6_rti_clk:150,dev_rti6_rti_clk_parent_board_0_hfosc1_clk_out:150,dev_rti6_rti_clk_parent_board_0_hfosc1_clk_out_dup0:150,dev_rti6_rti_clk_parent_board_0_hfosc1_clk_out_dup1:150,dev_rti6_rti_clk_parent_board_0_hfosc1_clk_out_dup2:150,dev_rti6_rti_clk_parent_gluelogic_hfosc0_clkout:150,dev_rti6_rti_clk_parent_gluelogic_lpxosc_clkout:150,dev_rti6_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:150,dev_rti6_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:150,dev_rti6_vbusp_clk:150,dev_rti7_rti_clk:150,dev_rti7_rti_clk_parent_board_0_hfosc1_clk_out:150,dev_rti7_rti_clk_parent_board_0_hfosc1_clk_out_dup0:150,dev_rti7_rti_clk_parent_board_0_hfosc1_clk_out_dup1:150,dev_rti7_rti_clk_parent_board_0_hfosc1_clk_out_dup2:150,dev_rti7_rti_clk_parent_gluelogic_hfosc0_clkout:150,dev_rti7_rti_clk_parent_gluelogic_lpxosc_clkout:150,dev_rti7_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:150,dev_rti7_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:150,dev_rti7_vbusp_clk:150,dev_rti8_rti_clk:61,dev_rti8_rti_clk_parent_gluelogic_hfosc0_clkout:61,dev_rti8_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:61,dev_rti8_rti_clk_parent_gluelogic_rcosc_clkout:61,dev_rti8_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:61,dev_rti8_vbusp_clk:61,dev_rti9_rti_clk:61,dev_rti9_rti_clk_parent_gluelogic_hfosc0_clkout:61,dev_rti9_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:61,dev_rti9_rti_clk_parent_gluelogic_rcosc_clkout:61,dev_rti9_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:61,dev_rti9_vbusp_clk:61,dev_sa2_cpsw_psilss0_main_2_clk:[136,150],dev_sa2_cpsw_psilss0_main_clk:[136,150],dev_sa2_ul0_bus_pka_in_clk:[76,91],dev_sa2_ul0_bus_x1_clk:[76,91],dev_sa2_ul0_bus_x2_clk:[76,91],dev_sa2_ul0_pka_in_clk:[61,121,136,150],dev_sa2_ul0_x1_clk:[61,121,136,150],dev_sa2_ul0_x2_clk:[61,121,136,150],dev_serdes0_bus_clk:[76,91],dev_serdes0_bus_ip2_ln0_txrclk:[76,91],dev_serdes0_bus_ip3_ln0_txrclk:[76,91],dev_serdes0_bus_li_refclk:[76,91],dev_serdes0_bus_li_refclk_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[76,91],dev_serdes0_bus_li_refclk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:[76,91],dev_serdes0_bus_li_refclk_parent_board_0_hfosc1_clk_out:[76,91],dev_serdes0_bus_li_refclk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[76,91],dev_serdes0_bus_ln0_rxclk:[76,91],dev_serdes0_bus_ln0_txclk:[76,91],dev_serdes0_bus_refclkpn:76,dev_serdes0_bus_refclkpp:76,dev_serdes1_bus_clk:[76,91],dev_serdes1_bus_ip1_ln0_txrclk:[76,91],dev_serdes1_bus_ip2_ln0_txrclk:[76,91],dev_serdes1_bus_ip3_ln0_txrclk:[76,91],dev_serdes1_bus_ln0_rxclk:[76,91],dev_serdes1_bus_ln0_txclk:[76,91],dev_serdes1_bus_refclkpn:76,dev_serdes1_bus_refclkpp:76,dev_serdes1_bus_ri_refclk:[76,91],dev_serdes1_bus_ri_refclk_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[76,91],dev_serdes1_bus_ri_refclk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:[76,91],dev_serdes1_bus_ri_refclk_parent_board_0_hfosc1_clk_out:[76,91],dev_serdes1_bus_ri_refclk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[76,91],dev_serdes_10g0_clk:[61,121,136,150],dev_serdes_10g0_cmn_refclk_m:[136,150],dev_serdes_10g0_cmn_refclk_p:[136,150],dev_serdes_10g0_core_ref1_clk:150,dev_serdes_10g0_core_ref_clk:[61,121,136,150],dev_serdes_10g0_core_ref_clk_parent_board_0_ext_refclk1_out:61,dev_serdes_10g0_core_ref_clk_parent_board_0_hfosc1_clk_out:[121,136,150],dev_serdes_10g0_core_ref_clk_parent_gluelogic_hfosc0_clkout:[61,121,136,150],dev_serdes_10g0_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:[61,121,136,150],dev_serdes_10g0_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:[121,136,150],dev_serdes_10g0_core_ref_clk_parent_postdiv4_16ff_main_0_hsdivout8_clk:61,dev_serdes_10g0_ip1_ln0_refclk:[61,121,136],dev_serdes_10g0_ip1_ln0_rxclk:[61,121,136],dev_serdes_10g0_ip1_ln0_rxfclk:[61,121,136],dev_serdes_10g0_ip1_ln0_txclk:[61,121,136,150],dev_serdes_10g0_ip1_ln0_txfclk:[61,121,136],dev_serdes_10g0_ip1_ln0_txmclk:[61,121,136],dev_serdes_10g0_ip1_ln1_refclk:[121,136],dev_serdes_10g0_ip1_ln1_rxclk:[121,136],dev_serdes_10g0_ip1_ln1_rxfclk:[121,136],dev_serdes_10g0_ip1_ln1_txclk:[121,136,150],dev_serdes_10g0_ip1_ln1_txfclk:[121,136],dev_serdes_10g0_ip1_ln1_txmclk:[121,136],dev_serdes_10g0_ip1_ln2_refclk:[121,136,150],dev_serdes_10g0_ip1_ln2_rxclk:[121,136,150],dev_serdes_10g0_ip1_ln2_rxfclk:[121,136,150],dev_serdes_10g0_ip1_ln2_txclk:[121,136,150],dev_serdes_10g0_ip1_ln2_txclk_parent_k3_dss_edp_main_0_phy_ln0_txclk:136,dev_serdes_10g0_ip1_ln2_txclk_parent_k3_dss_edp_main_0_phy_ln2_txclk:136,dev_serdes_10g0_ip1_ln2_txfclk:[121,136,150],dev_serdes_10g0_ip1_ln2_txmclk:[121,136,150],dev_serdes_10g0_ip1_ln3_refclk:[121,136,150],dev_serdes_10g0_ip1_ln3_rxclk:[121,136,150],dev_serdes_10g0_ip1_ln3_rxfclk:[121,136,150],dev_serdes_10g0_ip1_ln3_txclk:[121,136,150],dev_serdes_10g0_ip1_ln3_txclk_parent_k3_dss_edp_main_0_phy_ln1_txclk:136,dev_serdes_10g0_ip1_ln3_txclk_parent_k3_dss_edp_main_0_phy_ln3_txclk:136,dev_serdes_10g0_ip1_ln3_txfclk:[121,136,150],dev_serdes_10g0_ip1_ln3_txmclk:[121,136,150],dev_serdes_10g0_ip2_ln0_refclk:[61,136,150],dev_serdes_10g0_ip2_ln0_rxclk:[61,136,150],dev_serdes_10g0_ip2_ln0_rxfclk:[61,136,150],dev_serdes_10g0_ip2_ln0_txclk:[61,136,150],dev_serdes_10g0_ip2_ln0_txfclk:[61,136,150],dev_serdes_10g0_ip2_ln0_txmclk:[61,136,150],dev_serdes_10g0_ip2_ln1_refclk:[136,150],dev_serdes_10g0_ip2_ln1_rxclk:[136,150],dev_serdes_10g0_ip2_ln1_rxfclk:[136,150],dev_serdes_10g0_ip2_ln1_txclk:[136,150],dev_serdes_10g0_ip2_ln1_txfclk:[136,150],dev_serdes_10g0_ip2_ln1_txmclk:[136,150],dev_serdes_10g0_ip2_ln2_refclk:[136,150],dev_serdes_10g0_ip2_ln2_rxclk:[136,150],dev_serdes_10g0_ip2_ln2_rxfclk:[136,150],dev_serdes_10g0_ip2_ln2_txclk:[136,150],dev_serdes_10g0_ip2_ln2_txfclk:[136,150],dev_serdes_10g0_ip2_ln2_txmclk:[136,150],dev_serdes_10g0_ip2_ln3_refclk:[136,150],dev_serdes_10g0_ip2_ln3_rxclk:[136,150],dev_serdes_10g0_ip2_ln3_rxfclk:[136,150],dev_serdes_10g0_ip2_ln3_txclk:[136,150],dev_serdes_10g0_ip2_ln3_txfclk:[136,150],dev_serdes_10g0_ip2_ln3_txmclk:[136,150],dev_serdes_10g0_ip3_ln0_refclk:121,dev_serdes_10g0_ip3_ln0_rxclk:121,dev_serdes_10g0_ip3_ln0_rxfclk:121,dev_serdes_10g0_ip3_ln0_txclk:121,dev_serdes_10g0_ip3_ln0_txfclk:121,dev_serdes_10g0_ip3_ln0_txmclk:121,dev_serdes_10g0_ip3_ln1_refclk:[121,136],dev_serdes_10g0_ip3_ln1_rxclk:[121,136],dev_serdes_10g0_ip3_ln1_rxfclk:[121,136],dev_serdes_10g0_ip3_ln1_txclk:[121,136],dev_serdes_10g0_ip3_ln1_txfclk:[121,136],dev_serdes_10g0_ip3_ln1_txmclk:[121,136],dev_serdes_10g0_ip3_ln2_refclk:121,dev_serdes_10g0_ip3_ln2_rxclk:121,dev_serdes_10g0_ip3_ln2_rxfclk:121,dev_serdes_10g0_ip3_ln2_txclk:121,dev_serdes_10g0_ip3_ln2_txfclk:121,dev_serdes_10g0_ip3_ln2_txmclk:121,dev_serdes_10g0_ip3_ln3_refclk:[121,136,150],dev_serdes_10g0_ip3_ln3_rxclk:[121,136,150],dev_serdes_10g0_ip3_ln3_rxfclk:[121,136,150],dev_serdes_10g0_ip3_ln3_txclk:[121,136,150],dev_serdes_10g0_ip3_ln3_txfclk:[121,136,150],dev_serdes_10g0_ip3_ln3_txmclk:[121,136,150],dev_serdes_10g0_ip4_ln0_refclk:[136,150],dev_serdes_10g0_ip4_ln0_rxclk:[136,150],dev_serdes_10g0_ip4_ln0_rxfclk:[136,150],dev_serdes_10g0_ip4_ln0_txclk:[136,150],dev_serdes_10g0_ip4_ln0_txfclk:[136,150],dev_serdes_10g0_ip4_ln0_txmclk:[136,150],dev_serdes_10g0_ip4_ln1_refclk:[136,150],dev_serdes_10g0_ip4_ln1_rxclk:[136,150],dev_serdes_10g0_ip4_ln1_rxfclk:[136,150],dev_serdes_10g0_ip4_ln1_txclk:[136,150],dev_serdes_10g0_ip4_ln1_txfclk:[136,150],dev_serdes_10g0_ip4_ln1_txmclk:[136,150],dev_serdes_10g0_ip4_ln2_refclk:[136,150],dev_serdes_10g0_ip4_ln2_rxclk:[136,150],dev_serdes_10g0_ip4_ln2_rxfclk:[136,150],dev_serdes_10g0_ip4_ln2_txclk:[136,150],dev_serdes_10g0_ip4_ln2_txfclk:[136,150],dev_serdes_10g0_ip4_ln2_txmclk:[136,150],dev_serdes_10g0_ip4_ln3_refclk:[136,150],dev_serdes_10g0_ip4_ln3_rxclk:[136,150],dev_serdes_10g0_ip4_ln3_rxfclk:[136,150],dev_serdes_10g0_ip4_ln3_txclk:[136,150],dev_serdes_10g0_ip4_ln3_txfclk:[136,150],dev_serdes_10g0_ip4_ln3_txmclk:[136,150],dev_serdes_10g0_ref_der_out_clk:[136,150],dev_serdes_10g0_ref_out_clk:[121,136,150],dev_serdes_10g0_tap_tck:[136,150],dev_serdes_10g1_clk:[107,150],dev_serdes_10g1_cmn_refclk_m:150,dev_serdes_10g1_cmn_refclk_p:150,dev_serdes_10g1_core_ref1_clk:150,dev_serdes_10g1_core_ref_clk:[107,150],dev_serdes_10g1_core_ref_clk_parent_board_0_hfosc1_clk_out:[107,150],dev_serdes_10g1_core_ref_clk_parent_gluelogic_hfosc0_clkout:[107,150],dev_serdes_10g1_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:[107,150],dev_serdes_10g1_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:[107,150],dev_serdes_10g1_ip1_ln0_refclk:[107,150],dev_serdes_10g1_ip1_ln0_rxclk:[107,150],dev_serdes_10g1_ip1_ln0_rxfclk:[107,150],dev_serdes_10g1_ip1_ln0_txclk:[107,150],dev_serdes_10g1_ip1_ln0_txfclk:[107,150],dev_serdes_10g1_ip1_ln0_txmclk:[107,150],dev_serdes_10g1_ip1_ln1_refclk:[107,150],dev_serdes_10g1_ip1_ln1_rxclk:[107,150],dev_serdes_10g1_ip1_ln1_rxfclk:[107,150],dev_serdes_10g1_ip1_ln1_txclk:[107,150],dev_serdes_10g1_ip1_ln1_txfclk:[107,150],dev_serdes_10g1_ip1_ln1_txmclk:[107,150],dev_serdes_10g1_ip1_ln2_refclk:[107,150],dev_serdes_10g1_ip1_ln2_rxclk:[107,150],dev_serdes_10g1_ip1_ln2_rxfclk:[107,150],dev_serdes_10g1_ip1_ln2_txclk:[107,150],dev_serdes_10g1_ip1_ln2_txfclk:[107,150],dev_serdes_10g1_ip1_ln2_txmclk:[107,150],dev_serdes_10g1_ip1_ln3_refclk:[107,150],dev_serdes_10g1_ip1_ln3_rxclk:[107,150],dev_serdes_10g1_ip1_ln3_rxfclk:[107,150],dev_serdes_10g1_ip1_ln3_txclk:[107,150],dev_serdes_10g1_ip1_ln3_txfclk:[107,150],dev_serdes_10g1_ip1_ln3_txmclk:[107,150],dev_serdes_10g1_ip2_ln0_refclk:[107,150],dev_serdes_10g1_ip2_ln0_rxclk:[107,150],dev_serdes_10g1_ip2_ln0_rxfclk:[107,150],dev_serdes_10g1_ip2_ln0_txclk:[107,150],dev_serdes_10g1_ip2_ln0_txfclk:[107,150],dev_serdes_10g1_ip2_ln0_txmclk:[107,150],dev_serdes_10g1_ip2_ln1_refclk:[107,150],dev_serdes_10g1_ip2_ln1_rxclk:[107,150],dev_serdes_10g1_ip2_ln1_rxfclk:[107,150],dev_serdes_10g1_ip2_ln1_txclk:[107,150],dev_serdes_10g1_ip2_ln1_txfclk:[107,150],dev_serdes_10g1_ip2_ln1_txmclk:[107,150],dev_serdes_10g1_ip2_ln2_refclk:[107,150],dev_serdes_10g1_ip2_ln2_rxclk:[107,150],dev_serdes_10g1_ip2_ln2_rxfclk:[107,150],dev_serdes_10g1_ip2_ln2_txclk:[107,150],dev_serdes_10g1_ip2_ln2_txfclk:[107,150],dev_serdes_10g1_ip2_ln2_txmclk:[107,150],dev_serdes_10g1_ip2_ln3_refclk:[107,150],dev_serdes_10g1_ip2_ln3_rxclk:[107,150],dev_serdes_10g1_ip2_ln3_rxfclk:[107,150],dev_serdes_10g1_ip2_ln3_txclk:[107,150],dev_serdes_10g1_ip2_ln3_txfclk:[107,150],dev_serdes_10g1_ip2_ln3_txmclk:[107,150],dev_serdes_10g1_ip3_ln1_refclk:107,dev_serdes_10g1_ip3_ln1_rxclk:107,dev_serdes_10g1_ip3_ln1_rxfclk:107,dev_serdes_10g1_ip3_ln1_txclk:107,dev_serdes_10g1_ip3_ln1_txfclk:107,dev_serdes_10g1_ip3_ln1_txmclk:107,dev_serdes_10g1_ip3_ln2_refclk:150,dev_serdes_10g1_ip3_ln2_rxclk:150,dev_serdes_10g1_ip3_ln2_rxfclk:150,dev_serdes_10g1_ip3_ln2_txclk:150,dev_serdes_10g1_ip3_ln2_txfclk:150,dev_serdes_10g1_ip3_ln2_txmclk:150,dev_serdes_10g1_ip3_ln3_refclk:[107,150],dev_serdes_10g1_ip3_ln3_rxclk:[107,150],dev_serdes_10g1_ip3_ln3_rxfclk:[107,150],dev_serdes_10g1_ip3_ln3_txclk:[107,150],dev_serdes_10g1_ip3_ln3_txfclk:[107,150],dev_serdes_10g1_ip3_ln3_txmclk:[107,150],dev_serdes_10g1_ref_der_out_clk:150,dev_serdes_10g1_ref_out_clk:150,dev_serdes_10g1_tap_tck:150,dev_serdes_10g2_clk:150,dev_serdes_10g2_cmn_refclk_m:150,dev_serdes_10g2_cmn_refclk_p:150,dev_serdes_10g2_core_ref1_clk:150,dev_serdes_10g2_core_ref_clk:150,dev_serdes_10g2_core_ref_clk_parent_board_0_hfosc1_clk_out:150,dev_serdes_10g2_core_ref_clk_parent_gluelogic_hfosc0_clkout:150,dev_serdes_10g2_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:150,dev_serdes_10g2_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:150,dev_serdes_10g2_ip1_ln0_refclk:150,dev_serdes_10g2_ip1_ln0_rxclk:150,dev_serdes_10g2_ip1_ln0_rxfclk:150,dev_serdes_10g2_ip1_ln0_txclk:150,dev_serdes_10g2_ip1_ln0_txfclk:150,dev_serdes_10g2_ip1_ln0_txmclk:150,dev_serdes_10g2_ip1_ln1_refclk:150,dev_serdes_10g2_ip1_ln1_rxclk:150,dev_serdes_10g2_ip1_ln1_rxfclk:150,dev_serdes_10g2_ip1_ln1_txclk:150,dev_serdes_10g2_ip1_ln1_txfclk:150,dev_serdes_10g2_ip1_ln1_txmclk:150,dev_serdes_10g2_ip1_ln2_refclk:150,dev_serdes_10g2_ip1_ln2_rxclk:150,dev_serdes_10g2_ip1_ln2_rxfclk:150,dev_serdes_10g2_ip1_ln2_txclk:150,dev_serdes_10g2_ip1_ln2_txfclk:150,dev_serdes_10g2_ip1_ln2_txmclk:150,dev_serdes_10g2_ip1_ln3_refclk:150,dev_serdes_10g2_ip1_ln3_rxclk:150,dev_serdes_10g2_ip1_ln3_rxfclk:150,dev_serdes_10g2_ip1_ln3_txclk:150,dev_serdes_10g2_ip1_ln3_txfclk:150,dev_serdes_10g2_ip1_ln3_txmclk:150,dev_serdes_10g2_ip2_ln2_refclk:150,dev_serdes_10g2_ip2_ln2_rxclk:150,dev_serdes_10g2_ip2_ln2_rxfclk:150,dev_serdes_10g2_ip2_ln2_txclk:150,dev_serdes_10g2_ip2_ln2_txfclk:150,dev_serdes_10g2_ip2_ln2_txmclk:150,dev_serdes_10g2_ip2_ln3_refclk:150,dev_serdes_10g2_ip2_ln3_rxclk:150,dev_serdes_10g2_ip2_ln3_rxfclk:150,dev_serdes_10g2_ip2_ln3_txclk:150,dev_serdes_10g2_ip2_ln3_txfclk:150,dev_serdes_10g2_ip2_ln3_txmclk:150,dev_serdes_10g2_tap_tck:150,dev_serdes_10g4_clk:150,dev_serdes_10g4_cmn_refclk_m:150,dev_serdes_10g4_cmn_refclk_p:150,dev_serdes_10g4_core_ref1_clk:150,dev_serdes_10g4_core_ref_clk:150,dev_serdes_10g4_core_ref_clk_parent_board_0_hfosc1_clk_out:150,dev_serdes_10g4_core_ref_clk_parent_gluelogic_hfosc0_clkout:150,dev_serdes_10g4_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:150,dev_serdes_10g4_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:150,dev_serdes_10g4_ip1_ln0_refclk:150,dev_serdes_10g4_ip1_ln0_rxclk:150,dev_serdes_10g4_ip1_ln0_rxfclk:150,dev_serdes_10g4_ip1_ln0_txclk:150,dev_serdes_10g4_ip1_ln0_txfclk:150,dev_serdes_10g4_ip1_ln0_txmclk:150,dev_serdes_10g4_ip1_ln1_refclk:150,dev_serdes_10g4_ip1_ln1_rxclk:150,dev_serdes_10g4_ip1_ln1_rxfclk:150,dev_serdes_10g4_ip1_ln1_txclk:150,dev_serdes_10g4_ip1_ln1_txfclk:150,dev_serdes_10g4_ip1_ln1_txmclk:150,dev_serdes_10g4_ip1_ln2_refclk:150,dev_serdes_10g4_ip1_ln2_rxclk:150,dev_serdes_10g4_ip1_ln2_rxfclk:150,dev_serdes_10g4_ip1_ln2_txclk:150,dev_serdes_10g4_ip1_ln2_txfclk:150,dev_serdes_10g4_ip1_ln2_txmclk:150,dev_serdes_10g4_ip1_ln3_refclk:150,dev_serdes_10g4_ip1_ln3_rxclk:150,dev_serdes_10g4_ip1_ln3_rxfclk:150,dev_serdes_10g4_ip1_ln3_txclk:150,dev_serdes_10g4_ip1_ln3_txfclk:150,dev_serdes_10g4_ip1_ln3_txmclk:150,dev_serdes_10g4_ip2_ln0_refclk:150,dev_serdes_10g4_ip2_ln0_rxclk:150,dev_serdes_10g4_ip2_ln0_rxfclk:150,dev_serdes_10g4_ip2_ln0_txclk:150,dev_serdes_10g4_ip2_ln0_txfclk:150,dev_serdes_10g4_ip2_ln0_txmclk:150,dev_serdes_10g4_ip2_ln1_refclk:150,dev_serdes_10g4_ip2_ln1_rxclk:150,dev_serdes_10g4_ip2_ln1_rxfclk:150,dev_serdes_10g4_ip2_ln1_txclk:150,dev_serdes_10g4_ip2_ln1_txfclk:150,dev_serdes_10g4_ip2_ln1_txmclk:150,dev_serdes_10g4_ip2_ln2_refclk:150,dev_serdes_10g4_ip2_ln2_rxclk:150,dev_serdes_10g4_ip2_ln2_rxfclk:150,dev_serdes_10g4_ip2_ln2_txclk:150,dev_serdes_10g4_ip2_ln2_txfclk:150,dev_serdes_10g4_ip2_ln2_txmclk:150,dev_serdes_10g4_ip2_ln3_refclk:150,dev_serdes_10g4_ip2_ln3_rxclk:150,dev_serdes_10g4_ip2_ln3_rxfclk:150,dev_serdes_10g4_ip2_ln3_txclk:150,dev_serdes_10g4_ip2_ln3_txfclk:150,dev_serdes_10g4_ip2_ln3_txmclk:150,dev_serdes_10g4_ip3_ln3_refclk:150,dev_serdes_10g4_ip3_ln3_rxclk:150,dev_serdes_10g4_ip3_ln3_rxfclk:150,dev_serdes_10g4_ip3_ln3_txclk:150,dev_serdes_10g4_ip3_ln3_txfclk:150,dev_serdes_10g4_ip3_ln3_txmclk:150,dev_serdes_10g4_ip4_ln0_refclk:150,dev_serdes_10g4_ip4_ln0_rxclk:150,dev_serdes_10g4_ip4_ln0_rxfclk:150,dev_serdes_10g4_ip4_ln0_txclk:150,dev_serdes_10g4_ip4_ln0_txfclk:150,dev_serdes_10g4_ip4_ln0_txmclk:150,dev_serdes_10g4_ip4_ln1_refclk:150,dev_serdes_10g4_ip4_ln1_rxclk:150,dev_serdes_10g4_ip4_ln1_rxfclk:150,dev_serdes_10g4_ip4_ln1_txclk:150,dev_serdes_10g4_ip4_ln1_txfclk:150,dev_serdes_10g4_ip4_ln1_txmclk:150,dev_serdes_10g4_ip4_ln2_refclk:150,dev_serdes_10g4_ip4_ln2_rxclk:150,dev_serdes_10g4_ip4_ln2_rxfclk:150,dev_serdes_10g4_ip4_ln2_txclk:150,dev_serdes_10g4_ip4_ln2_txfclk:150,dev_serdes_10g4_ip4_ln2_txmclk:150,dev_serdes_10g4_ip4_ln3_refclk:150,dev_serdes_10g4_ip4_ln3_rxclk:150,dev_serdes_10g4_ip4_ln3_rxfclk:150,dev_serdes_10g4_ip4_ln3_txclk:150,dev_serdes_10g4_ip4_ln3_txfclk:150,dev_serdes_10g4_ip4_ln3_txmclk:150,dev_serdes_16g0_clk:121,dev_serdes_16g0_cmn_refclk1_m:121,dev_serdes_16g0_cmn_refclk1_p:121,dev_serdes_16g0_core_ref1_clk:121,dev_serdes_16g0_core_ref1_clk_parent_board_0_hfosc1_clk_out:121,dev_serdes_16g0_core_ref1_clk_parent_gluelogic_hfosc0_clkout:121,dev_serdes_16g0_core_ref1_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:121,dev_serdes_16g0_core_ref1_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:121,dev_serdes_16g0_core_ref_clk:121,dev_serdes_16g0_core_ref_clk_parent_board_0_hfosc1_clk_out:121,dev_serdes_16g0_core_ref_clk_parent_gluelogic_hfosc0_clkout:121,dev_serdes_16g0_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:121,dev_serdes_16g0_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:121,dev_serdes_16g0_ip1_ln0_refclk:121,dev_serdes_16g0_ip1_ln0_rxclk:121,dev_serdes_16g0_ip1_ln0_rxfclk:121,dev_serdes_16g0_ip1_ln0_txclk:121,dev_serdes_16g0_ip1_ln0_txfclk:121,dev_serdes_16g0_ip1_ln0_txmclk:121,dev_serdes_16g0_ip1_ln1_refclk:121,dev_serdes_16g0_ip1_ln1_rxclk:121,dev_serdes_16g0_ip1_ln1_rxfclk:121,dev_serdes_16g0_ip1_ln1_txclk:121,dev_serdes_16g0_ip1_ln1_txfclk:121,dev_serdes_16g0_ip1_ln1_txmclk:121,dev_serdes_16g0_ip2_ln0_refclk:121,dev_serdes_16g0_ip2_ln0_rxclk:121,dev_serdes_16g0_ip2_ln0_rxfclk:121,dev_serdes_16g0_ip2_ln0_txclk:121,dev_serdes_16g0_ip2_ln0_txfclk:121,dev_serdes_16g0_ip2_ln0_txmclk:121,dev_serdes_16g0_ip2_ln1_refclk:121,dev_serdes_16g0_ip2_ln1_rxclk:121,dev_serdes_16g0_ip2_ln1_rxfclk:121,dev_serdes_16g0_ip2_ln1_txclk:121,dev_serdes_16g0_ip2_ln1_txfclk:121,dev_serdes_16g0_ip2_ln1_txmclk:121,dev_serdes_16g0_ip3_ln1_refclk:121,dev_serdes_16g0_ip3_ln1_rxclk:121,dev_serdes_16g0_ip3_ln1_rxfclk:121,dev_serdes_16g0_ip3_ln1_txclk:121,dev_serdes_16g0_ip3_ln1_txfclk:121,dev_serdes_16g0_ip3_ln1_txmclk:121,dev_serdes_16g0_ref1_out_clk:121,dev_serdes_16g0_ref_der_out_clk:121,dev_serdes_16g0_ref_out_clk:121,dev_serdes_16g1_clk:121,dev_serdes_16g1_cmn_refclk1_m:121,dev_serdes_16g1_cmn_refclk1_p:121,dev_serdes_16g1_core_ref1_clk:121,dev_serdes_16g1_core_ref1_clk_parent_board_0_hfosc1_clk_out:121,dev_serdes_16g1_core_ref1_clk_parent_gluelogic_hfosc0_clkout:121,dev_serdes_16g1_core_ref1_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:121,dev_serdes_16g1_core_ref1_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:121,dev_serdes_16g1_core_ref_clk:121,dev_serdes_16g1_core_ref_clk_parent_board_0_hfosc1_clk_out:121,dev_serdes_16g1_core_ref_clk_parent_gluelogic_hfosc0_clkout:121,dev_serdes_16g1_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:121,dev_serdes_16g1_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:121,dev_serdes_16g1_ip1_ln0_refclk:121,dev_serdes_16g1_ip1_ln0_rxclk:121,dev_serdes_16g1_ip1_ln0_rxfclk:121,dev_serdes_16g1_ip1_ln0_txclk:121,dev_serdes_16g1_ip1_ln0_txfclk:121,dev_serdes_16g1_ip1_ln0_txmclk:121,dev_serdes_16g1_ip1_ln1_refclk:121,dev_serdes_16g1_ip1_ln1_rxclk:121,dev_serdes_16g1_ip1_ln1_rxfclk:121,dev_serdes_16g1_ip1_ln1_txclk:121,dev_serdes_16g1_ip1_ln1_txfclk:121,dev_serdes_16g1_ip1_ln1_txmclk:121,dev_serdes_16g1_ip2_ln0_refclk:121,dev_serdes_16g1_ip2_ln0_rxclk:121,dev_serdes_16g1_ip2_ln0_rxfclk:121,dev_serdes_16g1_ip2_ln0_txclk:121,dev_serdes_16g1_ip2_ln0_txfclk:121,dev_serdes_16g1_ip2_ln0_txmclk:121,dev_serdes_16g1_ip2_ln1_refclk:121,dev_serdes_16g1_ip2_ln1_rxclk:121,dev_serdes_16g1_ip2_ln1_rxfclk:121,dev_serdes_16g1_ip2_ln1_txclk:121,dev_serdes_16g1_ip2_ln1_txfclk:121,dev_serdes_16g1_ip2_ln1_txmclk:121,dev_serdes_16g1_ip3_ln1_refclk:121,dev_serdes_16g1_ip3_ln1_rxclk:121,dev_serdes_16g1_ip3_ln1_rxfclk:121,dev_serdes_16g1_ip3_ln1_txclk:121,dev_serdes_16g1_ip3_ln1_txfclk:121,dev_serdes_16g1_ip3_ln1_txmclk:121,dev_serdes_16g1_ip4_ln0_refclk:121,dev_serdes_16g1_ip4_ln0_rxclk:121,dev_serdes_16g1_ip4_ln0_rxfclk:121,dev_serdes_16g1_ip4_ln0_txclk:121,dev_serdes_16g1_ip4_ln0_txfclk:121,dev_serdes_16g1_ip4_ln0_txmclk:121,dev_serdes_16g1_ip4_ln1_refclk:121,dev_serdes_16g1_ip4_ln1_rxclk:121,dev_serdes_16g1_ip4_ln1_rxfclk:121,dev_serdes_16g1_ip4_ln1_txclk:121,dev_serdes_16g1_ip4_ln1_txfclk:121,dev_serdes_16g1_ip4_ln1_txmclk:121,dev_serdes_16g1_ref1_out_clk:121,dev_serdes_16g1_ref_der_out_clk:121,dev_serdes_16g1_ref_out_clk:121,dev_serdes_16g2_clk:121,dev_serdes_16g2_cmn_refclk1_m:121,dev_serdes_16g2_cmn_refclk1_p:121,dev_serdes_16g2_core_ref1_clk:121,dev_serdes_16g2_core_ref1_clk_parent_board_0_hfosc1_clk_out:121,dev_serdes_16g2_core_ref1_clk_parent_gluelogic_hfosc0_clkout:121,dev_serdes_16g2_core_ref1_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:121,dev_serdes_16g2_core_ref1_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:121,dev_serdes_16g2_core_ref_clk:121,dev_serdes_16g2_core_ref_clk_parent_board_0_hfosc1_clk_out:121,dev_serdes_16g2_core_ref_clk_parent_gluelogic_hfosc0_clkout:121,dev_serdes_16g2_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:121,dev_serdes_16g2_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:121,dev_serdes_16g2_ip2_ln0_refclk:121,dev_serdes_16g2_ip2_ln0_rxclk:121,dev_serdes_16g2_ip2_ln0_rxfclk:121,dev_serdes_16g2_ip2_ln0_txclk:121,dev_serdes_16g2_ip2_ln0_txfclk:121,dev_serdes_16g2_ip2_ln0_txmclk:121,dev_serdes_16g2_ip2_ln1_refclk:121,dev_serdes_16g2_ip2_ln1_rxclk:121,dev_serdes_16g2_ip2_ln1_rxfclk:121,dev_serdes_16g2_ip2_ln1_txclk:121,dev_serdes_16g2_ip2_ln1_txfclk:121,dev_serdes_16g2_ip2_ln1_txmclk:121,dev_serdes_16g2_ip3_ln1_refclk:121,dev_serdes_16g2_ip3_ln1_rxclk:121,dev_serdes_16g2_ip3_ln1_rxfclk:121,dev_serdes_16g2_ip3_ln1_txclk:121,dev_serdes_16g2_ip3_ln1_txfclk:121,dev_serdes_16g2_ip3_ln1_txmclk:121,dev_serdes_16g2_ip4_ln0_refclk:121,dev_serdes_16g2_ip4_ln0_rxclk:121,dev_serdes_16g2_ip4_ln0_rxfclk:121,dev_serdes_16g2_ip4_ln0_txclk:121,dev_serdes_16g2_ip4_ln0_txfclk:121,dev_serdes_16g2_ip4_ln0_txmclk:121,dev_serdes_16g2_ip4_ln1_refclk:121,dev_serdes_16g2_ip4_ln1_rxclk:121,dev_serdes_16g2_ip4_ln1_rxfclk:121,dev_serdes_16g2_ip4_ln1_txclk:121,dev_serdes_16g2_ip4_ln1_txfclk:121,dev_serdes_16g2_ip4_ln1_txmclk:121,dev_serdes_16g2_ref1_out_clk:121,dev_serdes_16g2_ref_der_out_clk:121,dev_serdes_16g2_ref_out_clk:121,dev_serdes_16g3_clk:121,dev_serdes_16g3_cmn_refclk1_m:121,dev_serdes_16g3_cmn_refclk1_p:121,dev_serdes_16g3_core_ref1_clk:121,dev_serdes_16g3_core_ref1_clk_parent_board_0_hfosc1_clk_out:121,dev_serdes_16g3_core_ref1_clk_parent_gluelogic_hfosc0_clkout:121,dev_serdes_16g3_core_ref1_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:121,dev_serdes_16g3_core_ref1_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:121,dev_serdes_16g3_core_ref_clk:121,dev_serdes_16g3_core_ref_clk_parent_board_0_hfosc1_clk_out:121,dev_serdes_16g3_core_ref_clk_parent_gluelogic_hfosc0_clkout:121,dev_serdes_16g3_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:121,dev_serdes_16g3_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:121,dev_serdes_16g3_ip2_ln0_refclk:121,dev_serdes_16g3_ip2_ln0_rxclk:121,dev_serdes_16g3_ip2_ln0_rxfclk:121,dev_serdes_16g3_ip2_ln0_txclk:121,dev_serdes_16g3_ip2_ln0_txfclk:121,dev_serdes_16g3_ip2_ln0_txmclk:121,dev_serdes_16g3_ip2_ln1_refclk:121,dev_serdes_16g3_ip2_ln1_rxclk:121,dev_serdes_16g3_ip2_ln1_rxfclk:121,dev_serdes_16g3_ip2_ln1_txclk:121,dev_serdes_16g3_ip2_ln1_txfclk:121,dev_serdes_16g3_ip2_ln1_txmclk:121,dev_serdes_16g3_ip3_ln1_refclk:121,dev_serdes_16g3_ip3_ln1_rxclk:121,dev_serdes_16g3_ip3_ln1_rxfclk:121,dev_serdes_16g3_ip3_ln1_txclk:121,dev_serdes_16g3_ip3_ln1_txfclk:121,dev_serdes_16g3_ip3_ln1_txmclk:121,dev_serdes_16g3_ref1_out_clk:121,dev_serdes_16g3_ref_der_out_clk:121,dev_serdes_16g3_ref_out_clk:121,dev_spinlock0_vclk_clk:[33,47,61],dev_stm0_atb_clk:[33,47,61,107,121,136,150],dev_stm0_bus_atb_clk:[76,91],dev_stm0_bus_core_clk:[76,91],dev_stm0_bus_vbusp_clk:[76,91],dev_stm0_core_clk:[33,47,61,107,121,136,150],dev_stm0_vbusp_clk:[33,47,61,107,121,136,150],dev_timer0_bus_timer_hclk_clk:[76,91],dev_timer0_bus_timer_tclk_clk:[76,91],dev_timer0_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[76,91],dev_timer0_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[76,91],dev_timer0_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[76,91],dev_timer0_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[76,91],dev_timer0_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[76,91],dev_timer0_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[76,91],dev_timer0_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[76,91],dev_timer0_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[76,91],dev_timer0_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[76,91],dev_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[76,91],dev_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[76,91],dev_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[76,91],dev_timer0_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[76,91],dev_timer0_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[76,91],dev_timer0_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[76,91],dev_timer0_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[76,91],dev_timer0_timer_hclk_clk:[33,47,61,107,121,136,150],dev_timer0_timer_pwm:[33,47,61,107,121,136,150],dev_timer0_timer_tclk_clk:[33,47,61,107,121,136,150],dev_timer0_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[33,47,61],dev_timer0_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[61,107,121,136,150],dev_timer0_timer_tclk_clk_parent_board_0_ext_refclk1_out:[33,47,61,107,121,136,150],dev_timer0_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[107,121,136,150],dev_timer0_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[33,47,61,107,121,136,150],dev_timer0_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:107,dev_timer0_timer_tclk_clk_parent_clk_32k_rc_sel_out0:[33,47],dev_timer0_timer_tclk_clk_parent_cpsw_2guss_main_0_cpts_genf0:[136,150],dev_timer0_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[33,47,61],dev_timer0_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:[33,47,61],dev_timer0_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:107,dev_timer0_timer_tclk_clk_parent_cpsw_9xuss_j7am_main_0_cpts_genf0:150,dev_timer0_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:121,dev_timer0_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[33,47,61,107,121,136,150],dev_timer0_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[121,136,150],dev_timer0_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[33,47,61],dev_timer0_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:61,dev_timer0_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[107,136,150],dev_timer0_timer_tclk_clk_parent_hsdiv2_16fft_main_5_hsdivout1_clk:33,dev_timer0_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:121,dev_timer0_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:121,dev_timer0_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[107,121],dev_timer0_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[33,47,61,107,121,136,150],dev_timer0_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[107,121,136,150],dev_timer0_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer0_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[136,150],dev_timer0_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_timer0_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:61,dev_timer0_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:61,dev_timer0_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:61,dev_timer0_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:61,dev_timer0_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:107,dev_timer0_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:107,dev_timer0_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:107,dev_timer0_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf2:[136,150],dev_timer0_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf3:[136,150],dev_timer0_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:121,dev_timer0_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:121,dev_timer0_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[107,121,136,150],dev_timer0_timer_tclk_clk_parent_postdiv3_16fft_main_0_hsdivout8_clk:[136,150],dev_timer0_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:[33,47,61],dev_timer0_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:[33,47,61],dev_timer10_bus_timer_hclk_clk:[76,91],dev_timer10_bus_timer_tclk_clk:[76,91],dev_timer10_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[76,91],dev_timer10_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[76,91],dev_timer10_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[76,91],dev_timer10_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[76,91],dev_timer10_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[76,91],dev_timer10_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[76,91],dev_timer10_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[76,91],dev_timer10_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[76,91],dev_timer10_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[76,91],dev_timer10_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[76,91],dev_timer10_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[76,91],dev_timer10_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[76,91],dev_timer10_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[76,91],dev_timer10_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[76,91],dev_timer10_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[76,91],dev_timer10_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[76,91],dev_timer10_timer_hclk_clk:[61,107,121,136,150],dev_timer10_timer_pwm:[61,107,121,136,150],dev_timer10_timer_tclk_clk:[61,107,121,136,150],dev_timer10_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:61,dev_timer10_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[61,107,121,136,150],dev_timer10_timer_tclk_clk_parent_board_0_ext_refclk1_out:[61,107,121,136,150],dev_timer10_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[107,121,136,150],dev_timer10_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[61,107,121,136,150],dev_timer10_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:107,dev_timer10_timer_tclk_clk_parent_cpsw_2guss_main_0_cpts_genf0:[136,150],dev_timer10_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:61,dev_timer10_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:61,dev_timer10_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:107,dev_timer10_timer_tclk_clk_parent_cpsw_9xuss_j7am_main_0_cpts_genf0:150,dev_timer10_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:121,dev_timer10_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[61,107,121,136,150],dev_timer10_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[121,136,150],dev_timer10_timer_tclk_clk_parent_gluelogic_rcosc_clkout:61,dev_timer10_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:61,dev_timer10_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[107,136,150],dev_timer10_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:121,dev_timer10_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:121,dev_timer10_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[107,121],dev_timer10_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[61,107,121,136,150],dev_timer10_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[107,121,136,150],dev_timer10_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer10_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[136,150],dev_timer10_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_timer10_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:61,dev_timer10_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:61,dev_timer10_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:61,dev_timer10_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:61,dev_timer10_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:107,dev_timer10_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:107,dev_timer10_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:107,dev_timer10_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf2:[136,150],dev_timer10_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf3:[136,150],dev_timer10_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:121,dev_timer10_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:121,dev_timer10_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[107,121,136,150],dev_timer10_timer_tclk_clk_parent_postdiv3_16fft_main_0_hsdivout8_clk:[136,150],dev_timer10_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:61,dev_timer10_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:61,dev_timer11_bus_timer_hclk_clk:[76,91],dev_timer11_bus_timer_tclk_clk:[76,91],dev_timer11_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[76,91],dev_timer11_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[76,91],dev_timer11_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[76,91],dev_timer11_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[76,91],dev_timer11_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[76,91],dev_timer11_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[76,91],dev_timer11_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[76,91],dev_timer11_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[76,91],dev_timer11_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[76,91],dev_timer11_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[76,91],dev_timer11_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[76,91],dev_timer11_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[76,91],dev_timer11_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[76,91],dev_timer11_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[76,91],dev_timer11_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[76,91],dev_timer11_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[76,91],dev_timer11_clksel_vd_clk:[107,121],dev_timer11_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[107,121],dev_timer11_clksel_vd_clk_parent_board_0_ext_refclk1_out:[107,121],dev_timer11_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[107,121],dev_timer11_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[107,121],dev_timer11_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:107,dev_timer11_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:107,dev_timer11_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:121,dev_timer11_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[107,121],dev_timer11_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:121,dev_timer11_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:107,dev_timer11_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:121,dev_timer11_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:121,dev_timer11_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[107,121],dev_timer11_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[107,121],dev_timer11_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[107,121],dev_timer11_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer11_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_timer11_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:107,dev_timer11_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:107,dev_timer11_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:107,dev_timer11_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:121,dev_timer11_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:121,dev_timer11_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[107,121],dev_timer11_timer_hclk_clk:[61,107,121,136,150],dev_timer11_timer_pwm:61,dev_timer11_timer_tclk_clk:[61,107,121,136,150],dev_timer11_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:61,dev_timer11_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:61,dev_timer11_timer_tclk_clk_parent_board_0_ext_refclk1_out:61,dev_timer11_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:61,dev_timer11_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:61,dev_timer11_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:61,dev_timer11_timer_tclk_clk_parent_dmtimer_dmc1ms_main_10_timer_pwm:[107,121,136,150],dev_timer11_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:61,dev_timer11_timer_tclk_clk_parent_gluelogic_rcosc_clkout:61,dev_timer11_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:61,dev_timer11_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:61,dev_timer11_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:61,dev_timer11_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:61,dev_timer11_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:61,dev_timer11_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:61,dev_timer11_timer_tclk_clk_parent_main_timer_clksel_out11:[107,121,136,150],dev_timer11_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:61,dev_timer11_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:61,dev_timer12_timer_hclk_clk:[107,121,136,150],dev_timer12_timer_pwm:[107,121,136,150],dev_timer12_timer_tclk_clk:[107,121,136,150],dev_timer12_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[107,121,136,150],dev_timer12_timer_tclk_clk_parent_board_0_ext_refclk1_out:[107,121,136,150],dev_timer12_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[107,121,136,150],dev_timer12_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[107,121,136,150],dev_timer12_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:107,dev_timer12_timer_tclk_clk_parent_cpsw_2guss_main_0_cpts_genf0:[136,150],dev_timer12_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:107,dev_timer12_timer_tclk_clk_parent_cpsw_9xuss_j7am_main_0_cpts_genf0:150,dev_timer12_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:121,dev_timer12_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[107,121,136,150],dev_timer12_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[121,136,150],dev_timer12_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[107,136,150],dev_timer12_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:121,dev_timer12_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:121,dev_timer12_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[107,121],dev_timer12_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[107,121,136,150],dev_timer12_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[107,121,136,150],dev_timer12_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer12_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[136,150],dev_timer12_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_timer12_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:107,dev_timer12_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:107,dev_timer12_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:107,dev_timer12_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf2:[136,150],dev_timer12_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf3:[136,150],dev_timer12_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:121,dev_timer12_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:121,dev_timer12_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[107,121,136,150],dev_timer12_timer_tclk_clk_parent_postdiv3_16fft_main_0_hsdivout8_clk:[136,150],dev_timer13_clksel_vd_clk:[107,121],dev_timer13_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[107,121],dev_timer13_clksel_vd_clk_parent_board_0_ext_refclk1_out:[107,121],dev_timer13_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[107,121],dev_timer13_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[107,121],dev_timer13_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:107,dev_timer13_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:107,dev_timer13_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:121,dev_timer13_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[107,121],dev_timer13_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:121,dev_timer13_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:107,dev_timer13_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:121,dev_timer13_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:121,dev_timer13_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[107,121],dev_timer13_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[107,121],dev_timer13_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[107,121],dev_timer13_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer13_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_timer13_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:107,dev_timer13_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:107,dev_timer13_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:107,dev_timer13_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:121,dev_timer13_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:121,dev_timer13_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[107,121],dev_timer13_timer_hclk_clk:[107,121,136,150],dev_timer13_timer_tclk_clk:[107,121,136,150],dev_timer13_timer_tclk_clk_parent_dmtimer_dmc1ms_main_12_timer_pwm:[107,121,136,150],dev_timer13_timer_tclk_clk_parent_main_timer_clksel_out13:[107,121,136,150],dev_timer14_timer_hclk_clk:[107,121,136,150],dev_timer14_timer_pwm:[107,121,136,150],dev_timer14_timer_tclk_clk:[107,121,136,150],dev_timer14_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[107,121,136,150],dev_timer14_timer_tclk_clk_parent_board_0_ext_refclk1_out:[107,121,136,150],dev_timer14_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[107,121,136,150],dev_timer14_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[107,121,136,150],dev_timer14_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:107,dev_timer14_timer_tclk_clk_parent_cpsw_2guss_main_0_cpts_genf0:[136,150],dev_timer14_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:107,dev_timer14_timer_tclk_clk_parent_cpsw_9xuss_j7am_main_0_cpts_genf0:150,dev_timer14_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:121,dev_timer14_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[107,121,136,150],dev_timer14_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[121,136,150],dev_timer14_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[107,136,150],dev_timer14_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:121,dev_timer14_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:121,dev_timer14_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[107,121],dev_timer14_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[107,121,136,150],dev_timer14_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[107,121,136,150],dev_timer14_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer14_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[136,150],dev_timer14_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_timer14_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:107,dev_timer14_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:107,dev_timer14_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:107,dev_timer14_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf2:[136,150],dev_timer14_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf3:[136,150],dev_timer14_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:121,dev_timer14_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:121,dev_timer14_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[107,121,136,150],dev_timer14_timer_tclk_clk_parent_postdiv3_16fft_main_0_hsdivout8_clk:[136,150],dev_timer15_clksel_vd_clk:[107,121],dev_timer15_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[107,121],dev_timer15_clksel_vd_clk_parent_board_0_ext_refclk1_out:[107,121],dev_timer15_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[107,121],dev_timer15_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[107,121],dev_timer15_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:107,dev_timer15_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:107,dev_timer15_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:121,dev_timer15_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[107,121],dev_timer15_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:121,dev_timer15_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:107,dev_timer15_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:121,dev_timer15_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:121,dev_timer15_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[107,121],dev_timer15_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[107,121],dev_timer15_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[107,121],dev_timer15_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer15_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_timer15_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:107,dev_timer15_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:107,dev_timer15_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:107,dev_timer15_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:121,dev_timer15_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:121,dev_timer15_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[107,121],dev_timer15_timer_hclk_clk:[107,121,136,150],dev_timer15_timer_tclk_clk:[107,121,136,150],dev_timer15_timer_tclk_clk_parent_dmtimer_dmc1ms_main_14_timer_pwm:[107,121,136,150],dev_timer15_timer_tclk_clk_parent_main_timer_clksel_out15:[107,121,136,150],dev_timer16_timer_hclk_clk:[107,121,136,150],dev_timer16_timer_pwm:[107,121,136,150],dev_timer16_timer_tclk_clk:[107,121,136,150],dev_timer16_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[107,121],dev_timer16_timer_tclk_clk_parent_board_0_ext_refclk1_out:[107,121],dev_timer16_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[107,121],dev_timer16_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[107,121],dev_timer16_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:107,dev_timer16_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:107,dev_timer16_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:121,dev_timer16_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[107,121],dev_timer16_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:121,dev_timer16_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:107,dev_timer16_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:121,dev_timer16_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:121,dev_timer16_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[107,121],dev_timer16_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[107,121],dev_timer16_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[107,121],dev_timer16_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer16_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_timer16_timer_tclk_clk_parent_main_timer16_afs_sel_out0:[136,150],dev_timer16_timer_tclk_clk_parent_main_timer_clksel_out16:[136,150],dev_timer16_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:107,dev_timer16_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:107,dev_timer16_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:107,dev_timer16_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:121,dev_timer16_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:121,dev_timer16_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[107,121],dev_timer17_clksel_vd_clk:[107,121],dev_timer17_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[107,121],dev_timer17_clksel_vd_clk_parent_board_0_ext_refclk1_out:[107,121],dev_timer17_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[107,121],dev_timer17_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[107,121],dev_timer17_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:107,dev_timer17_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:107,dev_timer17_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:121,dev_timer17_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[107,121],dev_timer17_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:121,dev_timer17_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:107,dev_timer17_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:121,dev_timer17_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:121,dev_timer17_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[107,121],dev_timer17_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[107,121],dev_timer17_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[107,121],dev_timer17_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer17_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_timer17_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:107,dev_timer17_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:107,dev_timer17_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:107,dev_timer17_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:121,dev_timer17_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:121,dev_timer17_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[107,121],dev_timer17_timer_hclk_clk:[107,121,136,150],dev_timer17_timer_tclk_clk:[107,121,136,150],dev_timer17_timer_tclk_clk_parent_dmtimer_dmc1ms_main_16_timer_pwm:[107,121,136,150],dev_timer17_timer_tclk_clk_parent_main_timer17_afs_en_out0:[136,150],dev_timer17_timer_tclk_clk_parent_main_timer_clksel_out17:[107,121],dev_timer18_timer_hclk_clk:[107,121,136,150],dev_timer18_timer_pwm:[107,121,136,150],dev_timer18_timer_tclk_clk:[107,121,136,150],dev_timer18_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[107,121],dev_timer18_timer_tclk_clk_parent_board_0_ext_refclk1_out:[107,121],dev_timer18_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[107,121],dev_timer18_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[107,121],dev_timer18_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:107,dev_timer18_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:107,dev_timer18_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:121,dev_timer18_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[107,121],dev_timer18_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:121,dev_timer18_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:107,dev_timer18_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:121,dev_timer18_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:121,dev_timer18_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[107,121],dev_timer18_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[107,121],dev_timer18_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[107,121],dev_timer18_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer18_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_timer18_timer_tclk_clk_parent_main_timer18_afs_sel_out0:[136,150],dev_timer18_timer_tclk_clk_parent_main_timer_clksel_out18:[136,150],dev_timer18_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:107,dev_timer18_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:107,dev_timer18_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:107,dev_timer18_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:121,dev_timer18_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:121,dev_timer18_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[107,121],dev_timer19_clksel_vd_clk:[107,121],dev_timer19_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[107,121],dev_timer19_clksel_vd_clk_parent_board_0_ext_refclk1_out:[107,121],dev_timer19_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[107,121],dev_timer19_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[107,121],dev_timer19_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:107,dev_timer19_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:107,dev_timer19_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:121,dev_timer19_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[107,121],dev_timer19_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:121,dev_timer19_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:107,dev_timer19_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:121,dev_timer19_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:121,dev_timer19_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[107,121],dev_timer19_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[107,121],dev_timer19_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[107,121],dev_timer19_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer19_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_timer19_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:107,dev_timer19_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:107,dev_timer19_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:107,dev_timer19_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:121,dev_timer19_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:121,dev_timer19_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[107,121],dev_timer19_timer_hclk_clk:[107,121,136,150],dev_timer19_timer_tclk_clk:[107,121,136,150],dev_timer19_timer_tclk_clk_parent_dmtimer_dmc1ms_main_18_timer_pwm:[107,121,136,150],dev_timer19_timer_tclk_clk_parent_main_timer19_afs_en_out0:[136,150],dev_timer19_timer_tclk_clk_parent_main_timer_clksel_out19:[107,121],dev_timer1_bus_timer_hclk_clk:[76,91],dev_timer1_bus_timer_tclk_clk:[76,91],dev_timer1_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[76,91],dev_timer1_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[76,91],dev_timer1_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[76,91],dev_timer1_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[76,91],dev_timer1_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[76,91],dev_timer1_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[76,91],dev_timer1_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[76,91],dev_timer1_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[76,91],dev_timer1_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[76,91],dev_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[76,91],dev_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[76,91],dev_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[76,91],dev_timer1_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[76,91],dev_timer1_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[76,91],dev_timer1_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[76,91],dev_timer1_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[76,91],dev_timer1_clksel_vd_clk:[107,121],dev_timer1_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[107,121],dev_timer1_clksel_vd_clk_parent_board_0_ext_refclk1_out:[107,121],dev_timer1_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[107,121],dev_timer1_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[107,121],dev_timer1_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:107,dev_timer1_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:107,dev_timer1_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:121,dev_timer1_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[107,121],dev_timer1_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:121,dev_timer1_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:107,dev_timer1_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:121,dev_timer1_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:121,dev_timer1_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[107,121],dev_timer1_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[107,121],dev_timer1_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[107,121],dev_timer1_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer1_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_timer1_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:107,dev_timer1_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:107,dev_timer1_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:107,dev_timer1_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:121,dev_timer1_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:121,dev_timer1_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[107,121],dev_timer1_timer_hclk_clk:[33,47,61,107,121,136,150],dev_timer1_timer_pwm:[33,47,61],dev_timer1_timer_tclk_clk:[33,47,61,107,121,136,150],dev_timer1_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[47,61],dev_timer1_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:61,dev_timer1_timer_tclk_clk_parent_board_0_ext_refclk1_out:[47,61],dev_timer1_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[47,61],dev_timer1_timer_tclk_clk_parent_clk_32k_rc_sel_out0:47,dev_timer1_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[47,61],dev_timer1_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:[47,61],dev_timer1_timer_tclk_clk_parent_dmtimer_dmc1ms_main_0_timer_pwm:[33,107,121,136,150],dev_timer1_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[47,61],dev_timer1_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[47,61],dev_timer1_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:61,dev_timer1_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[47,61],dev_timer1_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:61,dev_timer1_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:61,dev_timer1_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:61,dev_timer1_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:61,dev_timer1_timer_tclk_clk_parent_main_timer_clksel_out1:[107,121,136,150],dev_timer1_timer_tclk_clk_parent_main_timerclkn_sel_out1:33,dev_timer1_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:[47,61],dev_timer1_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:[47,61],dev_timer2_bus_timer_hclk_clk:[76,91],dev_timer2_bus_timer_tclk_clk:[76,91],dev_timer2_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[76,91],dev_timer2_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[76,91],dev_timer2_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[76,91],dev_timer2_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[76,91],dev_timer2_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[76,91],dev_timer2_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[76,91],dev_timer2_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[76,91],dev_timer2_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[76,91],dev_timer2_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[76,91],dev_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[76,91],dev_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[76,91],dev_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[76,91],dev_timer2_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[76,91],dev_timer2_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[76,91],dev_timer2_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[76,91],dev_timer2_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[76,91],dev_timer2_timer_hclk_clk:[33,47,61,107,121,136,150],dev_timer2_timer_pwm:[33,47,61,107,121,136,150],dev_timer2_timer_tclk_clk:[33,47,61,107,121,136,150],dev_timer2_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[33,47,61],dev_timer2_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[61,107,121,136,150],dev_timer2_timer_tclk_clk_parent_board_0_ext_refclk1_out:[33,47,61,107,121,136,150],dev_timer2_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[107,121,136,150],dev_timer2_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[33,47,61,107,121,136,150],dev_timer2_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:107,dev_timer2_timer_tclk_clk_parent_clk_32k_rc_sel_out0:[33,47],dev_timer2_timer_tclk_clk_parent_cpsw_2guss_main_0_cpts_genf0:[136,150],dev_timer2_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[33,47,61],dev_timer2_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:[33,47,61],dev_timer2_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:107,dev_timer2_timer_tclk_clk_parent_cpsw_9xuss_j7am_main_0_cpts_genf0:150,dev_timer2_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:121,dev_timer2_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[33,47,61,107,121,136,150],dev_timer2_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[121,136,150],dev_timer2_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[33,47,61],dev_timer2_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:61,dev_timer2_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[107,136,150],dev_timer2_timer_tclk_clk_parent_hsdiv2_16fft_main_5_hsdivout1_clk:33,dev_timer2_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:121,dev_timer2_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:121,dev_timer2_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[107,121],dev_timer2_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[33,47,61,107,121,136,150],dev_timer2_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[107,121,136,150],dev_timer2_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer2_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[136,150],dev_timer2_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_timer2_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:61,dev_timer2_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:61,dev_timer2_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:61,dev_timer2_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:61,dev_timer2_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:107,dev_timer2_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:107,dev_timer2_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:107,dev_timer2_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf2:[136,150],dev_timer2_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf3:[136,150],dev_timer2_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:121,dev_timer2_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:121,dev_timer2_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[107,121,136,150],dev_timer2_timer_tclk_clk_parent_postdiv3_16fft_main_0_hsdivout8_clk:[136,150],dev_timer2_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:[33,47,61],dev_timer2_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:[33,47,61],dev_timer3_bus_timer_hclk_clk:[76,91],dev_timer3_bus_timer_tclk_clk:[76,91],dev_timer3_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[76,91],dev_timer3_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[76,91],dev_timer3_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[76,91],dev_timer3_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[76,91],dev_timer3_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[76,91],dev_timer3_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[76,91],dev_timer3_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[76,91],dev_timer3_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[76,91],dev_timer3_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[76,91],dev_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[76,91],dev_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[76,91],dev_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[76,91],dev_timer3_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[76,91],dev_timer3_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[76,91],dev_timer3_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[76,91],dev_timer3_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[76,91],dev_timer3_clksel_vd_clk:[107,121],dev_timer3_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[107,121],dev_timer3_clksel_vd_clk_parent_board_0_ext_refclk1_out:[107,121],dev_timer3_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[107,121],dev_timer3_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[107,121],dev_timer3_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:107,dev_timer3_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:107,dev_timer3_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:121,dev_timer3_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[107,121],dev_timer3_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:121,dev_timer3_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:107,dev_timer3_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:121,dev_timer3_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:121,dev_timer3_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[107,121],dev_timer3_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[107,121],dev_timer3_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[107,121],dev_timer3_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer3_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_timer3_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:107,dev_timer3_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:107,dev_timer3_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:107,dev_timer3_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:121,dev_timer3_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:121,dev_timer3_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[107,121],dev_timer3_timer_hclk_clk:[33,47,61,107,121,136,150],dev_timer3_timer_pwm:[33,47,61],dev_timer3_timer_tclk_clk:[33,47,61,107,121,136,150],dev_timer3_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[47,61],dev_timer3_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:61,dev_timer3_timer_tclk_clk_parent_board_0_ext_refclk1_out:[47,61],dev_timer3_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[47,61],dev_timer3_timer_tclk_clk_parent_clk_32k_rc_sel_out0:47,dev_timer3_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[47,61],dev_timer3_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:[47,61],dev_timer3_timer_tclk_clk_parent_dmtimer_dmc1ms_main_2_timer_pwm:[33,107,121,136,150],dev_timer3_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[47,61],dev_timer3_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[47,61],dev_timer3_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:61,dev_timer3_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[47,61],dev_timer3_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:61,dev_timer3_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:61,dev_timer3_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:61,dev_timer3_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:61,dev_timer3_timer_tclk_clk_parent_main_timer_clksel_out3:[107,121,136,150],dev_timer3_timer_tclk_clk_parent_main_timerclkn_sel_out3:33,dev_timer3_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:[47,61],dev_timer3_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:[47,61],dev_timer4_bus_timer_hclk_clk:[76,91],dev_timer4_bus_timer_tclk_clk:[76,91],dev_timer4_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[76,91],dev_timer4_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[76,91],dev_timer4_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[76,91],dev_timer4_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[76,91],dev_timer4_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[76,91],dev_timer4_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[76,91],dev_timer4_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[76,91],dev_timer4_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[76,91],dev_timer4_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[76,91],dev_timer4_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[76,91],dev_timer4_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[76,91],dev_timer4_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[76,91],dev_timer4_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[76,91],dev_timer4_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[76,91],dev_timer4_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[76,91],dev_timer4_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[76,91],dev_timer4_timer_hclk_clk:[33,47,61,107,121,136,150],dev_timer4_timer_pwm:[33,47,61,107,121,136,150],dev_timer4_timer_tclk_clk:[33,47,61,107,121,136,150],dev_timer4_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[33,47,61],dev_timer4_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[61,107,121,136,150],dev_timer4_timer_tclk_clk_parent_board_0_ext_refclk1_out:[33,47,61,107,121,136,150],dev_timer4_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[107,121,136,150],dev_timer4_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[33,47,61,107,121,136,150],dev_timer4_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:107,dev_timer4_timer_tclk_clk_parent_clk_32k_rc_sel_out0:[33,47],dev_timer4_timer_tclk_clk_parent_cpsw_2guss_main_0_cpts_genf0:[136,150],dev_timer4_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[33,47,61],dev_timer4_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:[33,47,61],dev_timer4_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:107,dev_timer4_timer_tclk_clk_parent_cpsw_9xuss_j7am_main_0_cpts_genf0:150,dev_timer4_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:121,dev_timer4_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[33,47,61,107,121,136,150],dev_timer4_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[121,136,150],dev_timer4_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[33,47,61],dev_timer4_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:61,dev_timer4_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[107,136,150],dev_timer4_timer_tclk_clk_parent_hsdiv2_16fft_main_5_hsdivout1_clk:33,dev_timer4_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:121,dev_timer4_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:121,dev_timer4_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[107,121],dev_timer4_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[33,47,61,107,121,136,150],dev_timer4_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[107,121,136,150],dev_timer4_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer4_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[136,150],dev_timer4_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_timer4_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:61,dev_timer4_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:61,dev_timer4_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:61,dev_timer4_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:61,dev_timer4_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:107,dev_timer4_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:107,dev_timer4_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:107,dev_timer4_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf2:[136,150],dev_timer4_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf3:[136,150],dev_timer4_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:121,dev_timer4_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:121,dev_timer4_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[107,121,136,150],dev_timer4_timer_tclk_clk_parent_postdiv3_16fft_main_0_hsdivout8_clk:[136,150],dev_timer4_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:[33,47,61],dev_timer4_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:[33,47,61],dev_timer5_bus_timer_hclk_clk:[76,91],dev_timer5_bus_timer_tclk_clk:[76,91],dev_timer5_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[76,91],dev_timer5_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[76,91],dev_timer5_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[76,91],dev_timer5_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[76,91],dev_timer5_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[76,91],dev_timer5_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[76,91],dev_timer5_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[76,91],dev_timer5_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[76,91],dev_timer5_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[76,91],dev_timer5_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[76,91],dev_timer5_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[76,91],dev_timer5_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[76,91],dev_timer5_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[76,91],dev_timer5_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[76,91],dev_timer5_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[76,91],dev_timer5_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[76,91],dev_timer5_clksel_vd_clk:[107,121],dev_timer5_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[107,121],dev_timer5_clksel_vd_clk_parent_board_0_ext_refclk1_out:[107,121],dev_timer5_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[107,121],dev_timer5_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[107,121],dev_timer5_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:107,dev_timer5_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:107,dev_timer5_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:121,dev_timer5_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[107,121],dev_timer5_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:121,dev_timer5_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:107,dev_timer5_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:121,dev_timer5_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:121,dev_timer5_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[107,121],dev_timer5_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[107,121],dev_timer5_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[107,121],dev_timer5_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer5_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_timer5_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:107,dev_timer5_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:107,dev_timer5_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:107,dev_timer5_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:121,dev_timer5_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:121,dev_timer5_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[107,121],dev_timer5_timer_hclk_clk:[33,47,61,107,121,136,150],dev_timer5_timer_pwm:[33,47,61],dev_timer5_timer_tclk_clk:[33,47,61,107,121,136,150],dev_timer5_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[47,61],dev_timer5_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:61,dev_timer5_timer_tclk_clk_parent_board_0_ext_refclk1_out:[47,61],dev_timer5_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[47,61],dev_timer5_timer_tclk_clk_parent_clk_32k_rc_sel_out0:47,dev_timer5_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[47,61],dev_timer5_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:[47,61],dev_timer5_timer_tclk_clk_parent_dmtimer_dmc1ms_main_4_timer_pwm:[33,107,121,136,150],dev_timer5_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[47,61],dev_timer5_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[47,61],dev_timer5_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:61,dev_timer5_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[47,61],dev_timer5_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:61,dev_timer5_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:61,dev_timer5_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:61,dev_timer5_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:61,dev_timer5_timer_tclk_clk_parent_main_timer_clksel_out5:[107,121,136,150],dev_timer5_timer_tclk_clk_parent_main_timerclkn_sel_out5:33,dev_timer5_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:[47,61],dev_timer5_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:[47,61],dev_timer6_bus_timer_hclk_clk:[76,91],dev_timer6_bus_timer_tclk_clk:[76,91],dev_timer6_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[76,91],dev_timer6_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[76,91],dev_timer6_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[76,91],dev_timer6_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[76,91],dev_timer6_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[76,91],dev_timer6_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[76,91],dev_timer6_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[76,91],dev_timer6_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[76,91],dev_timer6_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[76,91],dev_timer6_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[76,91],dev_timer6_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[76,91],dev_timer6_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[76,91],dev_timer6_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[76,91],dev_timer6_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[76,91],dev_timer6_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[76,91],dev_timer6_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[76,91],dev_timer6_timer_hclk_clk:[33,47,61,107,121,136,150],dev_timer6_timer_pwm:[33,47,61,107,121,136,150],dev_timer6_timer_tclk_clk:[33,47,61,107,121,136,150],dev_timer6_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[33,47,61],dev_timer6_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[61,107,121,136,150],dev_timer6_timer_tclk_clk_parent_board_0_ext_refclk1_out:[33,47,61,107,121,136,150],dev_timer6_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[107,121,136,150],dev_timer6_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[33,47,61,107,121,136,150],dev_timer6_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:107,dev_timer6_timer_tclk_clk_parent_clk_32k_rc_sel_out0:[33,47],dev_timer6_timer_tclk_clk_parent_cpsw_2guss_main_0_cpts_genf0:[136,150],dev_timer6_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[33,47,61],dev_timer6_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:[33,47,61],dev_timer6_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:107,dev_timer6_timer_tclk_clk_parent_cpsw_9xuss_j7am_main_0_cpts_genf0:150,dev_timer6_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:121,dev_timer6_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[33,47,61,107,121,136,150],dev_timer6_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[121,136,150],dev_timer6_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[33,47,61],dev_timer6_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:61,dev_timer6_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[107,136,150],dev_timer6_timer_tclk_clk_parent_hsdiv2_16fft_main_5_hsdivout1_clk:33,dev_timer6_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:121,dev_timer6_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:121,dev_timer6_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[107,121],dev_timer6_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[33,47,61,107,121,136,150],dev_timer6_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[107,121,136,150],dev_timer6_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer6_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[136,150],dev_timer6_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_timer6_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:61,dev_timer6_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:61,dev_timer6_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:61,dev_timer6_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:61,dev_timer6_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:107,dev_timer6_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:107,dev_timer6_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:107,dev_timer6_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf2:[136,150],dev_timer6_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf3:[136,150],dev_timer6_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:121,dev_timer6_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:121,dev_timer6_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[107,121,136,150],dev_timer6_timer_tclk_clk_parent_postdiv3_16fft_main_0_hsdivout8_clk:[136,150],dev_timer6_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:[33,47,61],dev_timer6_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:[33,47,61],dev_timer7_bus_timer_hclk_clk:[76,91],dev_timer7_bus_timer_tclk_clk:[76,91],dev_timer7_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[76,91],dev_timer7_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[76,91],dev_timer7_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[76,91],dev_timer7_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[76,91],dev_timer7_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[76,91],dev_timer7_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[76,91],dev_timer7_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[76,91],dev_timer7_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[76,91],dev_timer7_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[76,91],dev_timer7_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[76,91],dev_timer7_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[76,91],dev_timer7_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[76,91],dev_timer7_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[76,91],dev_timer7_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[76,91],dev_timer7_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[76,91],dev_timer7_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[76,91],dev_timer7_clksel_vd_clk:[107,121],dev_timer7_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[107,121],dev_timer7_clksel_vd_clk_parent_board_0_ext_refclk1_out:[107,121],dev_timer7_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[107,121],dev_timer7_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[107,121],dev_timer7_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:107,dev_timer7_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:107,dev_timer7_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:121,dev_timer7_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[107,121],dev_timer7_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:121,dev_timer7_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:107,dev_timer7_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:121,dev_timer7_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:121,dev_timer7_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[107,121],dev_timer7_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[107,121],dev_timer7_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[107,121],dev_timer7_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer7_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_timer7_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:107,dev_timer7_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:107,dev_timer7_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:107,dev_timer7_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:121,dev_timer7_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:121,dev_timer7_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[107,121],dev_timer7_timer_hclk_clk:[33,47,61,107,121,136,150],dev_timer7_timer_pwm:[33,47,61],dev_timer7_timer_tclk_clk:[33,47,61,107,121,136,150],dev_timer7_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[47,61],dev_timer7_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:61,dev_timer7_timer_tclk_clk_parent_board_0_ext_refclk1_out:[47,61],dev_timer7_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[47,61],dev_timer7_timer_tclk_clk_parent_clk_32k_rc_sel_out0:47,dev_timer7_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[47,61],dev_timer7_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:[47,61],dev_timer7_timer_tclk_clk_parent_dmtimer_dmc1ms_main_6_timer_pwm:[33,107,121,136,150],dev_timer7_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[47,61],dev_timer7_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[47,61],dev_timer7_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:61,dev_timer7_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[47,61],dev_timer7_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:61,dev_timer7_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:61,dev_timer7_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:61,dev_timer7_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:61,dev_timer7_timer_tclk_clk_parent_main_timer_clksel_out7:[107,121,136,150],dev_timer7_timer_tclk_clk_parent_main_timerclkn_sel_out7:33,dev_timer7_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:[47,61],dev_timer7_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:[47,61],dev_timer8_bus_timer_hclk_clk:[76,91],dev_timer8_bus_timer_tclk_clk:[76,91],dev_timer8_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[76,91],dev_timer8_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[76,91],dev_timer8_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[76,91],dev_timer8_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[76,91],dev_timer8_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[76,91],dev_timer8_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[76,91],dev_timer8_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[76,91],dev_timer8_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[76,91],dev_timer8_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[76,91],dev_timer8_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[76,91],dev_timer8_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[76,91],dev_timer8_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[76,91],dev_timer8_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[76,91],dev_timer8_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[76,91],dev_timer8_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[76,91],dev_timer8_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[76,91],dev_timer8_timer_hclk_clk:[61,107,121,136,150],dev_timer8_timer_pwm:[61,107,121,136,150],dev_timer8_timer_tclk_clk:[61,107,121,136,150],dev_timer8_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:61,dev_timer8_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[61,107,121,136,150],dev_timer8_timer_tclk_clk_parent_board_0_ext_refclk1_out:[61,107,121,136,150],dev_timer8_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[107,121,136,150],dev_timer8_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[61,107,121,136,150],dev_timer8_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:107,dev_timer8_timer_tclk_clk_parent_cpsw_2guss_main_0_cpts_genf0:[136,150],dev_timer8_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:61,dev_timer8_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:61,dev_timer8_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:107,dev_timer8_timer_tclk_clk_parent_cpsw_9xuss_j7am_main_0_cpts_genf0:150,dev_timer8_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:121,dev_timer8_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[61,107,121,136,150],dev_timer8_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[121,136,150],dev_timer8_timer_tclk_clk_parent_gluelogic_rcosc_clkout:61,dev_timer8_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:61,dev_timer8_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[107,136,150],dev_timer8_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:121,dev_timer8_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:121,dev_timer8_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[107,121],dev_timer8_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[61,107,121,136,150],dev_timer8_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[107,121,136,150],dev_timer8_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer8_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[136,150],dev_timer8_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_timer8_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:61,dev_timer8_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:61,dev_timer8_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:61,dev_timer8_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:61,dev_timer8_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:107,dev_timer8_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:107,dev_timer8_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:107,dev_timer8_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf2:[136,150],dev_timer8_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf3:[136,150],dev_timer8_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:121,dev_timer8_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:121,dev_timer8_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[107,121,136,150],dev_timer8_timer_tclk_clk_parent_postdiv3_16fft_main_0_hsdivout8_clk:[136,150],dev_timer8_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:61,dev_timer8_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:61,dev_timer9_bus_timer_hclk_clk:[76,91],dev_timer9_bus_timer_tclk_clk:[76,91],dev_timer9_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[76,91],dev_timer9_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[76,91],dev_timer9_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[76,91],dev_timer9_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[76,91],dev_timer9_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[76,91],dev_timer9_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[76,91],dev_timer9_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[76,91],dev_timer9_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[76,91],dev_timer9_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[76,91],dev_timer9_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[76,91],dev_timer9_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[76,91],dev_timer9_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[76,91],dev_timer9_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[76,91],dev_timer9_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[76,91],dev_timer9_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[76,91],dev_timer9_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[76,91],dev_timer9_clksel_vd_clk:[107,121],dev_timer9_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[107,121],dev_timer9_clksel_vd_clk_parent_board_0_ext_refclk1_out:[107,121],dev_timer9_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[107,121],dev_timer9_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[107,121],dev_timer9_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:107,dev_timer9_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:107,dev_timer9_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:121,dev_timer9_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[107,121],dev_timer9_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:121,dev_timer9_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:107,dev_timer9_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:121,dev_timer9_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:121,dev_timer9_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[107,121],dev_timer9_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[107,121],dev_timer9_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[107,121],dev_timer9_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer9_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_timer9_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:107,dev_timer9_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:107,dev_timer9_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:107,dev_timer9_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:121,dev_timer9_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:121,dev_timer9_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[107,121],dev_timer9_timer_hclk_clk:[61,107,121,136,150],dev_timer9_timer_pwm:61,dev_timer9_timer_tclk_clk:[61,107,121,136,150],dev_timer9_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:61,dev_timer9_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:61,dev_timer9_timer_tclk_clk_parent_board_0_ext_refclk1_out:61,dev_timer9_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:61,dev_timer9_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:61,dev_timer9_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:61,dev_timer9_timer_tclk_clk_parent_dmtimer_dmc1ms_main_8_timer_pwm:[107,121,136,150],dev_timer9_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:61,dev_timer9_timer_tclk_clk_parent_gluelogic_rcosc_clkout:61,dev_timer9_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:61,dev_timer9_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:61,dev_timer9_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:61,dev_timer9_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:61,dev_timer9_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:61,dev_timer9_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:61,dev_timer9_timer_tclk_clk_parent_main_timer_clksel_out9:[107,121,136,150],dev_timer9_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:61,dev_timer9_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:61,dev_timermgr0_vclk_clk:61,dev_timesync_event_introuter0_intr_clk:61,dev_timesync_event_router0_intr_clk:[33,47],dev_timesync_intrtr0_bus_intr_clk:[76,91],dev_timesync_intrtr0_intr_clk:[121,136,150],dev_uart0_bus_fclk_clk:[76,91],dev_uart0_bus_vbusp_clk:[76,91],dev_uart0_fclk_clk:[33,47,61,107,121,136,150],dev_uart0_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:[33,47,61],dev_uart0_fclk_clk_parent_usart_programmable_clock_divider_out0:[33,47,61],dev_uart0_vbusp_clk:[33,47,61,107,121,136,150],dev_uart1_bus_fclk_clk:[76,91],dev_uart1_bus_vbusp_clk:[76,91],dev_uart1_fclk_clk:[33,47,61,107,121,136,150],dev_uart1_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:[33,47,61],dev_uart1_fclk_clk_parent_usart_programmable_clock_divider_out1:[33,47,61],dev_uart1_vbusp_clk:[33,47,61,107,121,136,150],dev_uart2_bus_fclk_clk:[76,91],dev_uart2_bus_vbusp_clk:[76,91],dev_uart2_fclk_clk:[33,47,61,107,121,136,150],dev_uart2_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:[33,47,61],dev_uart2_fclk_clk_parent_usart_programmable_clock_divider_out2:[33,47,61],dev_uart2_vbusp_clk:[33,47,61,107,121,136,150],dev_uart3_fclk_clk:[33,47,61,107,121,136,150],dev_uart3_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:[33,47,61],dev_uart3_fclk_clk_parent_usart_programmable_clock_divider_out3:[33,47,61],dev_uart3_vbusp_clk:[33,47,61,107,121,136,150],dev_uart4_fclk_clk:[33,47,61,107,121,136,150],dev_uart4_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:[33,47,61],dev_uart4_fclk_clk_parent_usart_programmable_clock_divider_out4:[33,47,61],dev_uart4_vbusp_clk:[33,47,61,107,121,136,150],dev_uart5_fclk_clk:[33,47,61,107,121,136,150],dev_uart5_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:[33,47,61],dev_uart5_fclk_clk_parent_usart_programmable_clock_divider_out5:[33,47,61],dev_uart5_vbusp_clk:[33,47,61,107,121,136,150],dev_uart6_fclk_clk:[33,47,61,107,121,136,150],dev_uart6_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:[33,47,61],dev_uart6_fclk_clk_parent_usart_programmable_clock_divider_out6:[33,47,61],dev_uart6_vbusp_clk:[33,47,61,107,121,136,150],dev_uart7_fclk_clk:[107,121,136,150],dev_uart7_vbusp_clk:[107,121,136,150],dev_uart8_fclk_clk:[107,121,136,150],dev_uart8_vbusp_clk:[107,121,136,150],dev_uart9_fclk_clk:[107,121,136,150],dev_uart9_vbusp_clk:[107,121,136,150],dev_ufs0_ufshci_hclk_clk:[121,150],dev_ufs0_ufshci_mclk_clk:[121,150],dev_ufs0_ufshci_mclk_clk_parent_board_0_ext_refclk1_out:[121,150],dev_ufs0_ufshci_mclk_clk_parent_board_0_hfosc1_clk_out:[121,150],dev_ufs0_ufshci_mclk_clk_parent_gluelogic_hfosc0_clkout:[121,150],dev_ufs0_ufshci_mclk_clk_parent_postdiv3_16fft_main_1_hsdivout6_clk:[121,150],dev_ufs0_ufshci_mphy_m31_vco_19p2m_clk:150,dev_ufs0_ufshci_mphy_m31_vco_26m_clk:150,dev_ufs0_ufshci_mphy_refclk:[121,150],dev_ufs0_ufshci_mphy_tx_ref_symbolclk:150,dev_usb0_aclk_clk:[61,107,121,136,150],dev_usb0_buf_clk:[107,121,136,150],dev_usb0_bus_clk:[33,47],dev_usb0_cfg_clk:[33,47],dev_usb0_clk_lpm_clk:[61,107,121,136,150],dev_usb0_pclk_clk:[61,107,121,136,150],dev_usb0_pipe_refclk:[61,107,121,136,150],dev_usb0_pipe_refclk_parent_wiz16b4m4cs_main_0_ip3_ln1_refclk:121,dev_usb0_pipe_refclk_parent_wiz16b4m4cs_main_3_ip3_ln1_refclk:121,dev_usb0_pipe_refclk_parent_wiz16b8m4ct2_main_0_ip3_ln1_refclk:136,dev_usb0_pipe_refclk_parent_wiz16b8m4ct2_main_0_ip3_ln3_refclk:136,dev_usb0_pipe_refclk_parent_wiz16b8m4ct2_main_1_ip3_ln1_refclk:107,dev_usb0_pipe_refclk_parent_wiz16b8m4ct2_main_1_ip3_ln3_refclk:107,dev_usb0_pipe_refclk_parent_wiz16b8m4ct3_main_0_ip3_ln3_refclk:150,dev_usb0_pipe_refclk_parent_wiz16b8m4ct3_main_4_ip3_ln3_refclk:150,dev_usb0_pipe_rxclk:[61,107,121,136,150],dev_usb0_pipe_rxclk_parent_wiz16b4m4cs_main_0_ip3_ln1_rxclk:121,dev_usb0_pipe_rxclk_parent_wiz16b4m4cs_main_3_ip3_ln1_rxclk:121,dev_usb0_pipe_rxclk_parent_wiz16b8m4ct2_main_0_ip3_ln1_rxclk:136,dev_usb0_pipe_rxclk_parent_wiz16b8m4ct2_main_0_ip3_ln3_rxclk:136,dev_usb0_pipe_rxclk_parent_wiz16b8m4ct3_main_0_ip3_ln3_rxclk:150,dev_usb0_pipe_rxclk_parent_wiz16b8m4ct3_main_4_ip3_ln3_rxclk:150,dev_usb0_pipe_rxfclk:[61,107,121,136,150],dev_usb0_pipe_rxfclk_parent_wiz16b4m4cs_main_0_ip3_ln1_rxfclk:121,dev_usb0_pipe_rxfclk_parent_wiz16b4m4cs_main_3_ip3_ln1_rxfclk:121,dev_usb0_pipe_rxfclk_parent_wiz16b8m4ct2_main_0_ip3_ln1_rxfclk:136,dev_usb0_pipe_rxfclk_parent_wiz16b8m4ct2_main_0_ip3_ln3_rxfclk:136,dev_usb0_pipe_rxfclk_parent_wiz16b8m4ct3_main_0_ip3_ln3_rxfclk:150,dev_usb0_pipe_rxfclk_parent_wiz16b8m4ct3_main_4_ip3_ln3_rxfclk:150,dev_usb0_pipe_txclk:[61,107,121,136,150],dev_usb0_pipe_txfclk:[61,107,121,136,150],dev_usb0_pipe_txfclk_parent_wiz16b4m4cs_main_0_ip3_ln1_txfclk:121,dev_usb0_pipe_txfclk_parent_wiz16b4m4cs_main_3_ip3_ln1_txfclk:121,dev_usb0_pipe_txfclk_parent_wiz16b8m4ct2_main_0_ip3_ln1_txfclk:136,dev_usb0_pipe_txfclk_parent_wiz16b8m4ct2_main_0_ip3_ln3_txfclk:136,dev_usb0_pipe_txfclk_parent_wiz16b8m4ct3_main_0_ip3_ln3_txfclk:150,dev_usb0_pipe_txfclk_parent_wiz16b8m4ct3_main_4_ip3_ln3_txfclk:150,dev_usb0_pipe_txmclk:[61,107,121,136,150],dev_usb0_pipe_txmclk_parent_wiz16b4m4cs_main_0_ip3_ln1_txmclk:121,dev_usb0_pipe_txmclk_parent_wiz16b4m4cs_main_3_ip3_ln1_txmclk:121,dev_usb0_pipe_txmclk_parent_wiz16b8m4ct2_main_0_ip3_ln1_txmclk:136,dev_usb0_pipe_txmclk_parent_wiz16b8m4ct2_main_0_ip3_ln3_txmclk:136,dev_usb0_pipe_txmclk_parent_wiz16b8m4ct3_main_0_ip3_ln3_txmclk:150,dev_usb0_pipe_txmclk_parent_wiz16b8m4ct3_main_4_ip3_ln3_txmclk:150,dev_usb0_usb2_apb_pclk_clk:[33,47,61,107,121,136,150],dev_usb0_usb2_refclock_clk:[33,47,61,107,121,136,150],dev_usb0_usb2_refclock_clk_parent_board_0_hfosc1_clk_out:[107,121,136,150],dev_usb0_usb2_refclock_clk_parent_gluelogic_hfosc0_clkout:[33,47,61,107,121,136,150],dev_usb0_usb2_refclock_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:61,dev_usb0_usb2_refclock_clk_parent_postdiv4_16ff_main_0_hsdivout8_clk:[33,47],dev_usb0_usb2_tap_tck:[33,47,136,150],dev_usb1_aclk_clk:121,dev_usb1_buf_clk:121,dev_usb1_bus_clk:[33,47],dev_usb1_cfg_clk:[33,47],dev_usb1_clk_lpm_clk:121,dev_usb1_pclk_clk:121,dev_usb1_pipe_refclk:121,dev_usb1_pipe_refclk_parent_wiz16b4m4cs_main_1_ip3_ln1_refclk:121,dev_usb1_pipe_refclk_parent_wiz16b4m4cs_main_2_ip3_ln1_refclk:121,dev_usb1_pipe_rxclk:121,dev_usb1_pipe_rxclk_parent_wiz16b4m4cs_main_1_ip3_ln1_rxclk:121,dev_usb1_pipe_rxclk_parent_wiz16b4m4cs_main_2_ip3_ln1_rxclk:121,dev_usb1_pipe_rxfclk:121,dev_usb1_pipe_rxfclk_parent_wiz16b4m4cs_main_1_ip3_ln1_rxfclk:121,dev_usb1_pipe_rxfclk_parent_wiz16b4m4cs_main_2_ip3_ln1_rxfclk:121,dev_usb1_pipe_txclk:121,dev_usb1_pipe_txfclk:121,dev_usb1_pipe_txfclk_parent_wiz16b4m4cs_main_1_ip3_ln1_txfclk:121,dev_usb1_pipe_txfclk_parent_wiz16b4m4cs_main_2_ip3_ln1_txfclk:121,dev_usb1_pipe_txmclk:121,dev_usb1_pipe_txmclk_parent_wiz16b4m4cs_main_1_ip3_ln1_txmclk:121,dev_usb1_pipe_txmclk_parent_wiz16b4m4cs_main_2_ip3_ln1_txmclk:121,dev_usb1_usb2_apb_pclk_clk:[33,47,121],dev_usb1_usb2_refclock_clk:[33,47,121],dev_usb1_usb2_refclock_clk_parent_board_0_hfosc1_clk_out:121,dev_usb1_usb2_refclock_clk_parent_gluelogic_hfosc0_clkout:[33,47,121],dev_usb1_usb2_refclock_clk_parent_postdiv4_16ff_main_0_hsdivout8_clk:[33,47],dev_usb1_usb2_tap_tck:[33,47],dev_usb3ss0_bus_bus_clk:[76,91],dev_usb3ss0_bus_hsic_clk_clk:[76,91],dev_usb3ss0_bus_phy2_refclk960m_clk:[76,91],dev_usb3ss0_bus_pipe3_txb_clk:[76,91],dev_usb3ss0_bus_pipe3_txb_clk_parent_clockmux_usb0_pipe3_clk_sel_div_bus_wkup_rcosc_12p5m_clk:76,dev_usb3ss0_bus_pipe3_txb_clk_parent_usb0_pipe3_clk_sel_div_bus_wkup_rcosc_12p5m_clk:91,dev_usb3ss0_bus_pipe3_txb_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[76,91],dev_usb3ss0_bus_ref_clk:[76,91],dev_usb3ss0_bus_ref_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk48:[76,91],dev_usb3ss0_bus_ref_clk_parent_clockmux_hfosc_sel_bus_out0:76,dev_usb3ss0_bus_ref_clk_parent_hfosc_sel_bus_out0:91,dev_usb3ss0_bus_susp_clk:[76,91],dev_usb3ss0_bus_utmi_clk_clk:[76,91],dev_usb3ss1_bus_bus_clk:[76,91],dev_usb3ss1_bus_hsic_clk_clk:[76,91],dev_usb3ss1_bus_phy2_refclk960m_clk:[76,91],dev_usb3ss1_bus_pipe3_txb_clk:[76,91],dev_usb3ss1_bus_ref_clk:[76,91],dev_usb3ss1_bus_ref_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk48:[76,91],dev_usb3ss1_bus_ref_clk_parent_clockmux_hfosc_sel_bus_out0:76,dev_usb3ss1_bus_ref_clk_parent_hfosc_sel_bus_out0:91,dev_usb3ss1_bus_susp_clk:[76,91],dev_usb3ss1_bus_utmi_clk_clk:[76,91],dev_vpac0_clk:121,dev_vpac0_ldc0_clk_clk:[136,150],dev_vpac0_main_clk:[136,150],dev_vpac0_main_clk_parent_hsdiv1_16fft_main_25_hsdivout1_clk:[136,150],dev_vpac0_main_clk_parent_hsdiv4_16fft_main_2_hsdivout1_clk:[136,150],dev_vpac0_msc_clk:[136,150],dev_vpac0_nf_clk_clk:[136,150],dev_vpac0_pll_ctrl_clk:33,dev_vpac0_pll_dco_clk:121,dev_vpac0_psil_leaf_clk:[136,150],dev_vpac0_viss0_clk_clk:[136,150],dev_vpac0_vpac_pll_cfg_clk:33,dev_vpac0_vpac_pll_clk:33,dev_vpac1_ldc0_clk_clk:150,dev_vpac1_main_clk:150,dev_vpac1_main_clk_parent_hsdiv1_16fft_main_25_hsdivout1_clk:150,dev_vpac1_main_clk_parent_hsdiv4_16fft_main_2_hsdivout1_clk:150,dev_vpac1_msc_clk:150,dev_vpac1_nf_clk_clk:150,dev_vpac1_psil_leaf_clk:150,dev_vpac1_viss0_clk_clk:150,dev_vpac_rsws_bw_limiter7_clk_clk:33,dev_vpac_rsws_bw_limiter8_clk_clk:33,dev_vpfe0_ccd_pclk_clk:121,dev_vpfe0_vpfe_clk:121,dev_vtm0_fix_ref2_clk:61,dev_vtm0_fix_ref_clk:61,dev_vtm0_vbusp_clk:61,dev_vusr_dual0_v0_clk:[136,150],dev_vusr_dual0_v0_rxfl_clk:[136,150],dev_vusr_dual0_v0_rxpm_clk:[136,150],dev_vusr_dual0_v0_txfl_clk:[136,150],dev_vusr_dual0_v0_txpm_clk:[136,150],dev_vusr_dual0_v1_clk:[136,150],dev_vusr_dual0_v1_rxfl_clk:[136,150],dev_vusr_dual0_v1_rxpm_clk:[136,150],dev_vusr_dual0_v1_txfl_clk:[136,150],dev_vusr_dual0_v1_txpm_clk:[136,150],dev_vusr_dual0_vusrx_ln0_refclk:[136,150],dev_vusr_dual0_vusrx_ln0_rxclk:[136,150],dev_vusr_dual0_vusrx_ln0_rxfclk:[136,150],dev_vusr_dual0_vusrx_ln0_txclk:[136,150],dev_vusr_dual0_vusrx_ln0_txfclk:[136,150],dev_vusr_dual0_vusrx_ln0_txmclk:[136,150],dev_vusr_dual0_vusrx_ln1_refclk:[136,150],dev_vusr_dual0_vusrx_ln1_rxclk:[136,150],dev_vusr_dual0_vusrx_ln1_rxfclk:[136,150],dev_vusr_dual0_vusrx_ln1_txclk:[136,150],dev_vusr_dual0_vusrx_ln1_txfclk:[136,150],dev_vusr_dual0_vusrx_ln1_txmclk:[136,150],dev_vusr_dual0_vusrx_ln2_refclk:[136,150],dev_vusr_dual0_vusrx_ln2_rxclk:[136,150],dev_vusr_dual0_vusrx_ln2_rxfclk:[136,150],dev_vusr_dual0_vusrx_ln2_txclk:[136,150],dev_vusr_dual0_vusrx_ln2_txfclk:[136,150],dev_vusr_dual0_vusrx_ln2_txmclk:[136,150],dev_vusr_dual0_vusrx_ln3_refclk:[136,150],dev_vusr_dual0_vusrx_ln3_rxclk:[136,150],dev_vusr_dual0_vusrx_ln3_rxfclk:[136,150],dev_vusr_dual0_vusrx_ln3_txclk:[136,150],dev_vusr_dual0_vusrx_ln3_txfclk:[136,150],dev_vusr_dual0_vusrx_ln3_txmclk:[136,150],dev_wkup_cbass0_bus_wkup_mcu_pll_out_2_clk:[76,91],dev_wkup_cbass0_bus_wkup_mcu_pll_out_4_clk:[76,91],dev_wkup_cbass_fw0_bus_wkup_mcu_pll_out_2_clk:[76,91],dev_wkup_clkout_sel_dev_vd_clk:33,dev_wkup_clkout_sel_dev_vd_clk_parent_clk_32k_rc_sel_out0:33,dev_wkup_clkout_sel_dev_vd_clk_parent_gluelogic_hfosc0_clkout:33,dev_wkup_clkout_sel_dev_vd_clk_parent_gluelogic_lfosc0_clkout:33,dev_wkup_clkout_sel_dev_vd_clk_parent_gluelogic_rcosc_clkout:33,dev_wkup_clkout_sel_dev_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:33,dev_wkup_clkout_sel_dev_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout2_clk:33,dev_wkup_clkout_sel_dev_vd_clk_parent_postdiv4_16ff_main_2_hsdivout9_clk:33,dev_wkup_ctrl_mmr0_bus_vbusp_clk:[76,91],dev_wkup_ddpa0_ddpa_clk:[107,121,136,150],dev_wkup_deepsleep_sources0_clk_12m_rc_clk:[33,47],dev_wkup_dmsc0_bus_dap_clk:76,dev_wkup_dmsc0_bus_ext_clk:76,dev_wkup_dmsc0_bus_func_32k_rc_clk:76,dev_wkup_dmsc0_bus_func_32k_rt_clk:76,dev_wkup_dmsc0_bus_func_mosc_clk:76,dev_wkup_dmsc0_bus_sec_efc_fclk:76,dev_wkup_dmsc0_bus_vbus_clk:76,dev_wkup_ecc_aggr0_bus_aggr_clk:[76,91],dev_wkup_esm0_bus_clk:[76,91],dev_wkup_esm0_clk:[33,47,107,121,136,150],dev_wkup_gpio0_bus_mmr_clk:[76,91],dev_wkup_gpio0_bus_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk4:[76,91],dev_wkup_gpio0_bus_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk4_dup0:[76,91],dev_wkup_gpio0_bus_mmr_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[76,91],dev_wkup_gpio0_bus_mmr_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[76,91],dev_wkup_gpio0_mmr_clk:[107,121,136,150],dev_wkup_gpio0_mmr_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_wkup_gpio0_mmr_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:107,dev_wkup_gpio0_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:107,dev_wkup_gpio0_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6_dup0:107,dev_wkup_gpio1_mmr_clk:[107,121,136,150],dev_wkup_gpio1_mmr_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_wkup_gpio1_mmr_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:107,dev_wkup_gpio1_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:107,dev_wkup_gpio1_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6_dup0:107,dev_wkup_gpiomux_intrtr0_bus_intr_clk:[76,91],dev_wkup_gpiomux_intrtr0_intr_clk:[121,136,150],dev_wkup_gtc0_gtc_clk:[33,47],dev_wkup_gtc0_gtc_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[33,47],dev_wkup_gtc0_gtc_clk_parent_board_0_ext_refclk1_out:[33,47],dev_wkup_gtc0_gtc_clk_parent_board_0_mcu_ext_refclk0_out:[33,47],dev_wkup_gtc0_gtc_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:[33,47],dev_wkup_gtc0_gtc_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:[33,47],dev_wkup_gtc0_gtc_clk_parent_sam62_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[33,47],dev_wkup_gtc0_gtc_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk2:33,dev_wkup_gtc0_gtc_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk:47,dev_wkup_gtc0_vbusp_clk:[33,47],dev_wkup_gtc0_vbusp_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:47,dev_wkup_gtc0_vbusp_clk_parent_hsdiv2_16fft_main_15_hsdivout0_clk:33,dev_wkup_gtc0_vbusp_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:[33,47],dev_wkup_hsm0_dap_clk:[136,150],dev_wkup_i2c0_bus_clk:[76,91],dev_wkup_i2c0_bus_piscl:76,dev_wkup_i2c0_bus_pisys_clk:[76,91],dev_wkup_i2c0_bus_pisys_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout3_clk:[76,91],dev_wkup_i2c0_bus_pisys_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[76,91],dev_wkup_i2c0_clk:[33,47,107,121,136,150],dev_wkup_i2c0_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:47,dev_wkup_i2c0_clk_parent_hsdiv2_16fft_main_15_hsdivout0_clk:33,dev_wkup_i2c0_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:[33,47],dev_wkup_i2c0_piscl:[47,107,121,136,150],dev_wkup_i2c0_pisys_clk:[33,47,107,121,136,150],dev_wkup_i2c0_pisys_clk_parent_gluelogic_hfosc0_clkout:[121,136,150],dev_wkup_i2c0_pisys_clk_parent_hsdiv4_16fft_mcu_1_hsdivout3_clk:[121,136,150],dev_wkup_i2c0_porscl:[33,47,107,121,136,150],dev_wkup_j7am_wakeup_16ff0_pll_ctrl_wkup_clk24_clk:[136,150],dev_wkup_j7am_wakeup_16ff0_wkup_rcosc_12p5m_clk:[136,150],dev_wkup_j7am_wakeup_16ff0_wkup_rcosc_32k_clk:[136,150],dev_wkup_mcu_gpiomux_introuter0_intr_clk:[33,47],dev_wkup_pbist0_clk8_clk:[33,47],dev_wkup_pllctrl0_bus_pll_clkout_clk:[76,91],dev_wkup_pllctrl0_bus_pll_refclk_clk:[76,91],dev_wkup_pllctrl0_bus_vbus_slv_refclk_clk:[76,91],dev_wkup_porz_sync0_clk_12m_rc_clk:[107,121,136,150],dev_wkup_psc0_bus_clk:[76,91],dev_wkup_psc0_bus_slow_clk:[76,91],dev_wkup_psc0_clk:[33,47,107,121,136,150],dev_wkup_psc0_slow_clk:[33,47,107,121,136,150],dev_wkup_r5fss0_core0_cpu_clk:[33,47],dev_wkup_r5fss0_core0_cpu_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:47,dev_wkup_r5fss0_core0_cpu_clk_parent_hsdiv2_16fft_main_15_hsdivout2_clk:33,dev_wkup_r5fss0_core0_cpu_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:[33,47],dev_wkup_r5fss0_core0_interface_clk:[33,47],dev_wkup_rtcss0_ana_osc32k_clk:[33,47],dev_wkup_rtcss0_ana_osc32k_clk_parent_clk_32k_rc_sel_out0:[33,47],dev_wkup_rtcss0_ana_osc32k_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:33,dev_wkup_rtcss0_ana_osc32k_clk_parent_rtc_clk_sel_div_clkout:47,dev_wkup_rtcss0_jtag_wrck:33,dev_wkup_rtcss0_vclk_clk:[33,47],dev_wkup_rtcss0_vclk_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:47,dev_wkup_rtcss0_vclk_clk_parent_hsdiv2_16fft_main_15_hsdivout0_clk:33,dev_wkup_rtcss0_vclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:[33,47],dev_wkup_rti0_rti_clk:[33,47],dev_wkup_rti0_rti_clk_parent_clk_32k_rc_sel_out0:[33,47],dev_wkup_rti0_rti_clk_parent_gluelogic_hfosc0_clkout:[33,47],dev_wkup_rti0_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:33,dev_wkup_rti0_rti_clk_parent_gluelogic_rcosc_clkout:[33,47],dev_wkup_rti0_rti_clk_parent_wkup_wwdtclk_sel_div_clkout:47,dev_wkup_rti0_vbusp_clk:[33,47],dev_wkup_rti0_vbusp_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:47,dev_wkup_rti0_vbusp_clk_parent_hsdiv2_16fft_main_15_hsdivout0_clk:33,dev_wkup_rti0_vbusp_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:[33,47],dev_wkup_timer0_timer_hclk_clk:[33,47],dev_wkup_timer0_timer_hclk_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:47,dev_wkup_timer0_timer_hclk_clk_parent_hsdiv2_16fft_main_15_hsdivout0_clk:33,dev_wkup_timer0_timer_hclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:[33,47],dev_wkup_timer0_timer_pwm:33,dev_wkup_timer0_timer_tclk_clk:[33,47],dev_wkup_timer0_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[33,47],dev_wkup_timer0_timer_tclk_clk_parent_clk_32k_rc_sel_out0:[33,47],dev_wkup_timer0_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[33,47],dev_wkup_timer0_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[33,47],dev_wkup_timer0_timer_tclk_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:33,dev_wkup_timer0_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[33,47],dev_wkup_timer0_timer_tclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout3_clk:47,dev_wkup_timer0_timer_tclk_clk_parent_postdiv1_16fft_mcu_0_hsdivout5_clk:33,dev_wkup_timer0_timer_tclk_clk_parent_wkup_clksel_out04:[33,47],dev_wkup_timer0_timer_tclk_clk_parent_wkup_timerclkn_sel_out0_div_clkout:47,dev_wkup_timer1_timer_hclk_clk:[33,47],dev_wkup_timer1_timer_hclk_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:47,dev_wkup_timer1_timer_hclk_clk_parent_hsdiv2_16fft_main_15_hsdivout0_clk:33,dev_wkup_timer1_timer_hclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:[33,47],dev_wkup_timer1_timer_tclk_clk:[33,47],dev_wkup_timer1_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:47,dev_wkup_timer1_timer_tclk_clk_parent_clk_32k_rc_sel_out0:47,dev_wkup_timer1_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:47,dev_wkup_timer1_timer_tclk_clk_parent_dmtimer_dmc1ms_wkup_0_timer_pwm:33,dev_wkup_timer1_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:47,dev_wkup_timer1_timer_tclk_clk_parent_gluelogic_rcosc_clkout:47,dev_wkup_timer1_timer_tclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout3_clk:47,dev_wkup_timer1_timer_tclk_clk_parent_wkup_clksel_out04:47,dev_wkup_timer1_timer_tclk_clk_parent_wkup_timerclkn_sel_out1:33,dev_wkup_timer1_timer_tclk_clk_parent_wkup_timerclkn_sel_out1_div_clkout:47,dev_wkup_uart0_bus_fclk_clk:[76,91],dev_wkup_uart0_bus_fclk_clk_parent_clockmux_wkupusart_clk_sel_bus_out0:76,dev_wkup_uart0_bus_fclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[76,91],dev_wkup_uart0_bus_fclk_clk_parent_wkupusart_clk_sel_bus_out0:91,dev_wkup_uart0_bus_vbusp_clk:[76,91],dev_wkup_uart0_fclk_clk:[33,47,107,121,136,150],dev_wkup_uart0_fclk_clk_parent_gluelogic_hfosc0_clkout:[107,121,136,150],dev_wkup_uart0_fclk_clk_parent_wkup_usart_clksel_out0:[136,150],dev_wkup_uart0_fclk_clk_parent_wkupusart_clk_sel_out0:[107,121],dev_wkup_uart0_vbusp_clk:[33,47,107,121,136,150],dev_wkup_uart0_vbusp_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:47,dev_wkup_uart0_vbusp_clk_parent_hsdiv2_16fft_main_15_hsdivout0_clk:33,dev_wkup_uart0_vbusp_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:[33,47],dev_wkup_vtm0_bus_fix_ref_clk:[76,91],dev_wkup_vtm0_bus_vbusp_clk:[76,91],dev_wkup_vtm0_fix_ref2_clk:[33,47,107,121,136,150],dev_wkup_vtm0_fix_ref_clk:[33,47,107,121,136,150],dev_wkup_vtm0_vbusp_clk:[33,47,107,121,136,150],dev_wkup_vtm0_vbusp_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:47,dev_wkup_vtm0_vbusp_clk_parent_hsdiv2_16fft_main_15_hsdivout0_clk:33,dev_wkup_vtm0_vbusp_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:[33,47],dev_wkup_wakeup0_pll_ctrl_wkup_clk24_clk:107,dev_wkup_wakeup0_wkup_rcosc_12p5m_clk:107,dev_wkup_wakeup0_wkup_rcosc_32k_clk:107,develop:[26,176],devgrp:[26,27,28,29,32],devgrp_00:[46,60,75,90,105,120,134,149,163,165],devgrp_01:[46,60,75,90,105,120,134,149,163,165],devgrp_02:165,devgrp_03:165,devgrp_04:165,devgrp_05:165,devgrp_06:165,devgrp_al:165,devgrp_boardcfg:32,devgrp_devic:32,devgrp_t:[25,27,28,29,165],devgrp_valid:32,devic:[4,5,8,9,10,11,12,13,14,15,16,17,19,21,22,23,25,26,29,32,37,44,51,58,65,72,73,80,87,88,95,102,103,106,111,118,125,132,140,147,154,161,164,167,168,169,171,173,174,177,178],device_id:[5,32],device_off:32,device_on:32,devstat:[27,39,53,67,82,97,113,127,142,156],diagram:[0,2,164,170,177],did:167,dies:14,differ:[0,2,5,7,12,22,23,25,26,27,28,37,39,51,53,65,67,80,82,95,97,111,113,125,127,140,142,154,156,166,167,168,169,170,172],differenti:[2,167,169],digit:164,direct:[33,45,47,59,61,74,76,89,91,104,107,119,121,133,136,148,150,162,169,174],directli:[2,9,12,13,166],directori:[23,176],dirstring_typ:[23,172,173,176],disabl:[5,6,7,9,11,13,14,23,25,32,169,176,177],disable_main_nav_secure_proxi:25,discard:[12,22],discoveri:28,discuss:[25,165],dispc_intr_req_0:[81,96],dispc_intr_req_1:[81,96],disregard:2,distinct:[37,51,65,80,95,111,125,140,154,176],distinguish:[14,23,172,176],distinguished_nam:[23,172,173,176],distribut:[2,177],div2:14,div3:14,div4:14,divid:[5,12,14,27],dkek:[16,29],dkek_allowed_host:29,dkek_config:29,dm2dmsc:[111,119,125,133],dm2tif:[37,45,51,59,140,148,154,162],dma:[0,2,7,13,106,166],dma_event_intr:[81,96,112,126,141,155],dma_pvu0_exp_intr:112,dmass0_bcdma_0:[35,38,43,49,52,57,63,66,71],dmass0_pktdma_0:[35,43,49,57,63,71],dmass0_ringacc_0:[43,57,71],dmass1_bcdma_0:[35,38,43],dmsc2dm:[111,119,125,133],dmsc:[0,3,10,12,14,18,22,26,28,29,34,36,48,50,62,63,64,65,66,70,71,77,78,79,80,81,84,85,86,92,93,94,95,96,99,100,101,108,109,110,111,112,115,116,117,122,123,124,125,126,129,130,131,137,139,151,153,166,172,177],dmss:18,doc:164,document:[0,14,15,17,19,21,22,24,28,29,33,39,45,47,53,59,61,67,74,76,82,89,91,97,104,107,113,119,121,127,133,136,142,148,150,156,162,164,165,166,167,168,169,170,172,173,175,176,177,178],doe:[0,3,5,8,9,13,14,23,26,28,29,36,41,50,55,64,69,79,94,110,124,139,153,165,166,168,169,172,174,176],doesn:[3,36,50,64,79,94,110,124,139,153,173],doing:176,domain:[0,6,7,8,9,46,60,75,90,105,106,120,134,149,163,165,171,178],domgrp:135,domgrp_00:[135,167],domgrp_01:[135,167],domgrp_02:167,domgrp_03:167,domgrp_04:167,domgrp_05:167,domgrp_06:167,domgrp_compat:[8,135,167],domgrp_t:[8,167],don:[6,13,165],done:[5,14,39,53,67,82,97,113,127,142,156,166,169,173],doorbel:12,doubl:[25,172,173],down:[14,165],dqhgyaq2y4gffcq0t1yabcyxex9eaxt71f:[23,172,176],dra80x:0,dra821:0,dra829:0,dra82x:0,drbit:176,driven:0,driver:[5,6,9,11,14,27,28,32],dru:28,dsi_0_func_intr:[126,141,155],dsp:[0,6],dss0:53,dss1:[39,53],dss:[82,97,127,142,156],dss_inst0_dispc_func_irq_proc0:[126,141,155],dss_inst0_dispc_func_irq_proc1:[126,141,155],dss_inst0_dispc_safety_error_irq_proc0:[126,141,155],dss_inst0_dispc_safety_error_irq_proc1:[126,141,155],dss_inst0_dispc_secure_irq_proc0:[126,141,155],dss_inst0_dispc_secure_irq_proc1:[126,141,155],dst_host_irq:9,dst_id:9,dst_thread:11,dual:[14,20,28,32,164,172],due:[2,5,6,13,14,25,28,32,166,168,170],dump:169,durat:14,dure:[7,13,14,23,26,28,32,39,46,53,60,67,73,75,82,88,90,97,103,105,113,120,127,134,142,149,156,163,165,168,176,177],each:[0,2,3,5,9,12,14,18,22,23,25,26,27,28,29,32,35,36,37,42,43,49,50,51,56,57,63,64,65,70,71,78,79,80,85,86,93,94,95,100,101,109,110,111,116,117,123,124,125,130,131,138,139,140,145,146,152,153,154,159,160,165,166,167,168,169,170,174,176],earli:[32,167],earlier:[0,164,165],earliest:32,early_can:167,eas:[33,47,61,76,91,107,121,136,150],easili:[7,32,168],eavesdropp:174,ecap_int:[81,96,112,126,141,155],ecc:[0,174],ecc_intr_err_pend:126,ecdsa:172,edit:28,editor:176,effect:[29,32,164,165,176],effici:[0,167],efus:[0,17,19,20,23,32,164,166,168,170,172,173,176],egress:174,einval:5,either:[2,12,14,19,37,51,65,80,95,111,125,140,154],element:[9,12,25,26,28,29],elimin:7,elm_porocpsinterrupt_lvl:[81,96,112,126,141,155],els:[5,23,173],elsiz:12,email:176,emailaddress:[23,172,173,176],embed:26,emmcsdss_intr:[81,96,112,126,141,155],emmcss_intr:[112,126,141,155],emploi:26,empti:[3,5,6,8,14,25,27,28,29],emu_ctrl:13,emu_ctrl_fre:13,emu_ctrl_soft:13,emul:13,emupack:176,enabl:[0,2,3,5,6,7,8,9,11,12,13,14,17,21,23,25,27,29,32,169,170,174,176],enable_saul_psil_global_config_writ:29,enc:[23,172],enc_aes_kei:172,enc_bmpk_signed_aes_kei:172,enc_smpk_signed_aes_kei:172,encod:[12,14,20,23,26,28,166,173,176],encrypt:[7,15,16,19,25,27,28,29,166,168,172],encryption_extend:23,end:[0,3,5,23,28,32,36,50,64,79,94,110,124,139,153,165,172,176,177],end_address:[18,23],endaddress0:23,endaddress1:23,endaddress:23,endian:[14,23,176],enforc:[14,29,168,170,172,174,175,176],engin:[0,166,174],enodev:5,ensur:[0,5,23,25,27,28,29,170,177],enter:7,entir:[135,165],entiti:[0,5,6,11,14,25,28,29,37,44,45,51,58,59,65,72,74,80,87,89,95,102,104,111,118,119,125,132,133,140,147,148,154,161,162,169],entitl:0,entri:[7,12,13,20,28,44,58,72,87,102,118,132,147,161,168,177],enumer:[2,20,23,27,28,33,47,61,76,91,107,121,136,150],eoe:[13,81,96,112,126,141,155],epwm_etint:[81,96,112,126,141,155],epwm_synco_o:[38,52,66],epwm_tripzint:[81,96,112,126,141,155],eqep_int:[81,96,112,126,141,155],equal:[5,11,23,165,176],equival:[0,8],eras:[15,16],err_level:126,errataid:12,error:[8,10,12,13,28,32,38,45,52,59,66,74,81,89,96,104,112,119,126,133,141,148,155,162,169,172],esd:28,esm_int_cfg_lvl:126,esm_int_hi_lvl:126,esm_int_low_lvl:126,esm_pls_event0:[38,52,66,81,96,112,126,141,155],esm_pls_event1:[38,52,66,81,96,112,126,141,155],esm_pls_event2:[38,52,66,81,96,112,126,141,155],especi:32,essenti:[3,5,6,8,14,25,27,28,29],establish:[14,170],etc:[0,14,32,165,169,176],evalu:5,even:[2,12,13,29,165,166,168,176],event:[0,8,9,10,12,13,14,27,28,32],event_pend_intr:[81,96,112,126,141,155],everi:[0,14,23,28,169],everyon:[36,50,64,79,94,110,124,139,153],everyth:165,evm:176,evnt_pend:[112,126,141,155],exact:[25,39,53,67,82,97,113,127,142,156],exactli:25,exampl:[2,3,6,19,23,25,26,27,28,165,167,169,173,174,176],exceed:5,except:[3,7,14,17,169,177],exchang:6,exclus:[0,6,32,165,170],exclusive_busi:32,exclusive_devic:32,exe:176,execut:[0,5,7,9,12,14,32,164,168,176],exist:[10,11,12,13,19,27,28,36,50,64,79,94,110,124,139,153],exit:[28,176],exp_intr:[81,96,126,141,155],expans:[10,11],expect:[2,14,25,27,28,165,168,172,176],explain:14,explicitli:[27,28,170],expon:32,expos:166,ext:[19,23,172],ext_boot_info:26,ext_otp:[23,172],extboot_boardcfg_desc:26,extboot_boardcfg_num_field:26,extboot_boardcfg_pm_pres:26,extboot_boardcfg_pm_valid:26,extboot_boardcfg_pres:26,extboot_boardcfg_rm_pres:26,extboot_boardcfg_rm_valid:26,extboot_boardcfg_security_pres:26,extboot_boardcfg_security_valid:26,extboot_boardcfg_valid:26,extboot_pres:26,extboot_statu:[3,26],extboot_valid:26,extboot_x509_comp:26,extboot_x509_t:26,extend:[0,3,4,5,13,20,25,26,32,171,178],extended_ch_typ:13,extens:[2,19,20,21,22,26,170,172,175],extern:[5,13,22,27],extra:5,extract:[21,168],extrem:[3,14,28],fact:6,factor:25,factori:[166,168,172],fail:[5,6,14,18,19,22,23,24,26,27,28,32],failur:[2,5,14,18,19,23,28,32],fals:[17,28,36,50,64,79,94,110,124,139,153],famili:[0,5,6,14,23,28,168,169,174,176,178],familiar:[165,166],faq:[18,36,50,64,79,94,110,124,139,153,171,178],far:[3,9],fashion:176,fast:[14,32],faster:[28,90,105,120,134,149,163],fault:[23,25],favour:169,fdepth:[13,32],fdq0:32,fdq1:32,fdq2:32,fdq3:32,featur:[0,2,3,5,14,16,25,28,29,174,177],fed:166,fek:[19,172],fenc:[25,28],fetch:[3,13,32],few:[0,23],field:[2,5,6,9,11,14,15,16,18,19,21,22,25,26,28,29,32,165,166,167,168,170,177],fieldvalid:23,fifo:13,figur:[0,170,172],file:[28,176],fill:[21,22,23,172,176],filter:32,finalstatu:5,find:[5,9,176],finer:5,firewal:[0,2,3,4,9,10,11,12,13,14,25,28,29,32,106,166,171,172,174,176,177,178],firmwar:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,24,26,27,28,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,165,166,167,168,169,171,172,173,174,175,177,178],first:[2,7,14,27,28,29,165,175,176],fix:[25,27,28,29,168,170],flag:[5,6,7,8,27,28,29,46,60,75,90,105,120,134,135,149,163,164,166,176],flagsvalid:23,flat:29,flexbl:[21,22],flexibl:170,flow:[5,23,28,32,81,96,112,126,141,155,164,165,170,175],flow_index:13,flow_start:13,flowid_cnt:13,flowid_start:13,flush:14,fly:9,focu:167,folder:176,follow:[0,2,3,6,9,12,13,14,18,22,23,25,26,27,28,29,32,33,39,47,53,61,67,73,76,82,88,91,97,103,107,113,121,127,136,142,150,156,164,165,166,167,169,170,172,173,174,175,176],forc:14,form:[28,36,50,64,79,94,110,124,139,153,173],format:[0,2,11,14,19,20,21,22,23,25,27,28,29,30,164,165,167,169,172,173,176,178],formula:12,forwar:0,forward:[0,5],found:[5,14,23,28,32,164,169,172,176],foundat:[26,37],foundpar:5,four:176,fraction:[25,39,53,67,82,97,113,127,142,156],fragment:167,framework:23,free:[0,9,13,14,177],freed:[9,11],freeli:174,freq:[5,39,53,67,82,97,113,127,142,156],freq_hz:5,frequenc:[2,27,32,39,53,67,82,97,113,127,142,156],from:[0,2,3,5,6,7,8,9,11,12,13,14,17,18,19,20,21,22,23,25,26,27,28,29,32,33,37,39,47,51,53,61,65,67,76,80,82,91,95,97,107,111,113,121,125,127,136,140,142,150,154,156,164,166,167,168,169,170,172,173,174,175,176,177],ftbool:[25,29],full:[3,5,6,8,14,23,25,27,28,29,164,165,170,174,176],fulli:11,fundament:14,further:[22,45,59,74,89,104,119,133,148,162,165,168,174,176],fuse:172,futur:[2,10,11,19,23,25,29,32,164,172],fw_cap:3,fwl:169,fwl_id:[18,23],fwl_max_privid_slot:23,fwl_region_info:23,fwlid0:23,fwlid1:23,fwlid:23,gain:174,gatekeep:14,gcfg:[13,32],gen_ign_bootvector:14,gen_level:126,gener:[0,6,9,12,13,15,16,18,19,23,24,28,32,46,60,75,90,105,120,134,135,149,163,164,165,166,167,168,170,172,174,176,178],generic_debug:32,generic_ipc:71,get:[2,3,5,6,7,13,20,23,27,32,165],get_clock_par:5,get_freq_req:5,get_freq_resp:5,get_processor_config:14,get_processor_control:14,get_processor_wake_reason:14,get_reset_cfg:32,getuid:176,gevt:[38,52,66,81,96,112,126,141,155],gic500ss_main_0:[89,104],gic_output_waker_gic_pwr0_wake_request:126,gic_spi:38,gic_spi_37:45,gic_spi_64:119,gic_spi_65:119,gic_spi_66:119,gic_spi_67:119,gic_spi_68:119,gic_spi_69:119,gic_spi_70:119,gic_spi_71:119,gic_spi_72:119,gic_spi_73:119,gicss0:[45,59,74],give:[2,5,7,10,14,39,53,67,82,97,113,127,142,156,173],given:[0,5,19,27,165,166],glitch:[14,27],global:[9,12,32],global_ev:9,global_soft_lock:17,goe:[2,14],going:14,gpio:[28,38,52,66,81,96],gpio_bank:[38,52,66,81,96,112,126,141,155],gpmc_sinterrupt:[81,96,112,126,141,155],gpu:[51,59,127,142,156],gpu_0:[50,79,80,89,94,95,104,124,125,133,139,140,148,153,154,162],gpu_1:[80,89,95,104],gpu_irq:[81,96],gpu_pwrctrl_req:[141,155],gqe843yqv0sag:[23,172,176],grant:[9,12,13],granular:[14,32,33,47,61,76,91,107,121,136,150,168],greater:[5,11,12,13,28,176],group:[23,25,26,29,32,106,171,178],gtc_push_ev:[38,52,66,81,96,112,126,141,155],guarante:[5,28,32,164],guid:[0,14,28,172,174],guidanc:[165,167],guidelin:28,had:[0,14],halt:[7,14],hand:[14,24,177],handl:[0,6,8,9,13,14,23,32],handler:[27,28,32],handov:[4,171,178],handover_msg_send:29,handover_processor:14,handover_to_host_id:[29,177],handshak:6,happen:[2,7,176],hard:14,hardwar:[0,3,5,6,7,8,13,14,17,22,165,166,169],has:[0,2,5,6,14,17,22,23,24,26,28,29,32,33,47,61,76,91,107,121,136,150,165,166,168,169,170,172,173,174,177],hash:[23,32,164,170,172,173,175,176],have:[0,2,3,5,6,9,11,13,14,23,25,26,28,29,32,33,36,46,47,50,60,61,64,75,76,79,90,91,94,105,107,110,120,121,124,134,136,139,149,150,153,163,166,167,168,169,172,174,176],hdr:[3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,24,25,26,27,28,29],header:[3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,24,26,27,28,29,166,169],help:[14,26,28,169,173,176],henc:14,henceforth:0,here:[7,14,23,29,33,47,61,76,91,107,121,136,150,165,170,172],heterogen:0,hex:[23,169,172,173,176],hexadecim:176,hfosc:[27,39,53,67,82,97,113,127,142,156],hierarchi:25,high:[2,3,7,12,13,25,27,29,37,51,65,80,95,111,125,140,154,165,170,173,174,176],high_prior:[89,104,119,133,148,162],higher:[14,19,20,176],highli:25,highlight:0,his:23,hit:[14,169],hlo:[7,9,165],hold:[5,14],holder:[23,172,176],hole:25,home:[28,176],hop:9,host:[0,2,3,5,6,7,8,9,10,11,12,13,14,18,20,23,24,25,27,28,32,35,36,38,40,43,45,49,50,52,54,57,59,63,64,66,68,71,74,78,79,81,83,84,86,89,93,94,96,98,99,101,104,106,109,110,112,114,115,117,119,123,124,126,128,129,131,133,138,139,141,143,144,146,148,152,153,155,157,158,160,162,166,168,174,176,177],host_cfg:28,host_cfg_entri:28,host_hierarchi:29,host_hierarchy_entri:29,host_id:[14,28,29,40,54,68,83,98,114,128,143,157],host_id_al:[28,80,95],host_perm:29,host_system_error:[112,126,141,155],hostid:[37,51,65,80,95,111,125,140,154],how:[0,6,13,14,23,25,27,28,29,32,168,170,174,176],howev:[0,2,6,12,14,22,25,27,28,32,33,47,61,76,91,107,121,136,150,170,172,177],hpb_intr:126,hsdiv0:[39,53,67,113,127,142,156],hsdiv1:[39,53,67,82,97,113,127,142,156],hsdiv2:[39,53,67,82,97,113,127,142,156],hsdiv3:[39,53,67,82,97,113,127,142,156],hsdiv4:[39,53,67,82,97,113,127,142,156],hsdiv5:[39,53,67,113,127,142,156],hsdiv6:[39,53,67,113,127,142,156],hsdiv7:[39,53,67,113,127,142,156],hsdiv8:[39,53,67,113,127,142,156],hsm0:[40,54],hsm:[0,14,26,36,37,45,50,51,59,139,140,148,153,154,162],hsm_dbg_en:14,html:[28,164],http:[23,28,164],huge:32,human:[3,32],hw_read_lock:17,hw_write_lock:17,hypervisor:12,hypothet:[5,14],i00_lvl:[81,96],i01_lvl:[81,96],i02_lvl:[81,96],i03_lvl:[81,96],i04_lvl:[81,96],i05_lvl:[81,96],i06_lvl:[81,96],i07_lvl:[81,96],i08_lvl:[81,96],i09_lvl:[81,96],i10_lvl:[81,96],i11_lvl:[81,96],i12_lvl:[81,96],i13_lvl:[81,96],i14_lvl:[81,96],i15_lvl:[81,96],i2023:12,i2c:165,i3c__int:[112,126],ia_global_ev:32,ia_id:9,ia_vint:32,ia_vint_status_bit:32,icss:[6,80,95],icssg0_rx:[70,85,100],icssg0_tx:[70,85,100],icssg1_rx:[70,85,100],icssg1_tx:[70,85,100],icssg2_rx:[85,100],icssg2_tx:[85,100],icssg:[65,79,94,125],icssg_0:[65,74,80,89,95,104,125,133],icssg_0_rx_chan:[63,71],icssg_0_tx_chan:[63,71],icssg_1:[65,74,80,89,95,104],icssg_1_rx_chan:[63,71],icssg_1_tx_chan:[63,71],icssg_2:[80,89,95,104],identif:[37,45,51,59,65,74,80,89,95,104,111,119,125,133,140,148,154,162,165,167],identifi:[2,5,6,14,21,23,27,28,32,36,37,50,51,64,65,79,80,94,95,106,110,111,124,125,135,139,140,153,154,166,167,169,176],ids:[32,169],iec:23,ietf:164,ignor:[5,6,12,13,17,23,29,32,166,169,176],illeg:169,illustr:172,imag:[3,19,30,164,170,175,178],image_addr_hi:19,image_addr_lo:19,image_address_hi:14,image_address_lo:14,image_integr:173,image_s:14,images:[23,173],immedi:[25,32],impact:[0,14,32,165],implement:[0,2,3,5,6,8,9,12,14,25,27,28,29,33,47,61,76,91,107,121,136,150,169],impli:[14,27,33,37,47,51,61,65,76,80,91,95,107,111,121,125,136,140,150,154,165,168],improv:170,in_intr:[81,96,112,126,141,155],inact:[23,25],inc:173,includ:[0,2,5,6,7,9,13,23,26,164,165,169,176,177],inclus:28,incom:[33,47,61,76,91,107,121,136,150,169],increas:[12,165,170,175],increment:176,indefinit:174,independ:[0,3,6,14,29,168,170],index:[9,10,11,12,13,17,18,23,28,32,35,38,43,49,52,57,63,66,71,78,81,84,86,93,96,99,101,109,112,115,117,123,126,129,131,138,141,144,146,152,155,158,160,172,173],indic:[2,3,5,6,13,14,17,18,19,22,23,24,26,29,32,164,165,169,176],individu:[6,10,12,13,26,39,53,67,82,97,113,127,142,156,168,172,176],infifo_level:126,info:[3,13,18,26,32],inform:[0,3,5,6,7,9,10,11,12,13,14,15,16,17,19,20,21,23,24,25,26,28,32,33,34,35,36,37,38,39,40,42,43,44,45,46,47,48,49,50,51,52,53,54,56,57,58,59,60,61,62,63,64,65,66,67,68,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,165,166,167,168,169,172,176,177],infrastructur:3,ingress:174,ingroup_level:126,init:[32,39,46,53,60,67,75,82,90,97,105,113,120,127,134,142,149,156,163],init_err:[81,96],initalvector:23,initi:[2,3,5,14,23,29,32,46,60,75,90,105,120,134,149,163,164,166,168,169,170,172,174,175,177],initialvector:[23,170],inlin:28,inline_sort:28,inner:26,input:[5,9,12,13,15,16,19,26,27,28,32,33,35,39,42,43,47,49,53,56,57,61,63,67,70,71,76,78,82,84,85,86,91,93,97,99,100,101,107,109,113,115,116,117,121,123,127,129,130,131,136,138,142,144,145,146,150,152,156,158,159,160,166,167,172,175],insecur:25,insert:2,insid:[32,166,176],instal:176,instanc:[14,15,16,23,25,27,28,32,165,167,174],instead:[5,23,28,165,166,168,170,172,173,175],instrument:[0,4,173,176,178],insur:6,int_cal_l:[81,96],intact:2,intaggr_levi_pend:[38,52,66,112,126,141,155],intaggr_vintr_pend:[81,96,112,126,141,155],integ:[20,23,172,173,176],integ_check:2,integr:[0,14,19,25,26,28,29,164,170,175],intend:[3,29,37,51,65,80,95,111,125,140,154],intent:[2,18],intention:25,interact:[0,2,3,14],interchang:0,interconnect:[23,36,50,64,79,94,110,124,139,153,169],interest:[5,32,165],interfac:[0,4,14,21,32,38,52,66,81,96,112,126,141,155,166,169,178],intern:[5,9,12,13,14,18,19,26,28,177],interpret:[0,2,5,13,23,32,169,178],interrupt:[0,2,9,14,32,106],intial:26,intiti:23,intput:28,intr:[38,52,66,81,96,112,126,141,155],intr_224:[119,133,148,162],intr_225:[119,133,148,162],intr_226:[119,133,148,162],intr_227:[119,133,148,162],intr_64:[45,59,74,119,133,148,162],intr_65:[45,59,74,119,133,148,162],intr_66:[74,119,133,148,162],intr_67:[45,59,74,119,133,148,162],intr_69:119,intr_70:[119,133,148,162],intr_71:[119,133,148,162],intr_72:[119,133,148,162],intr_73:[119,133,148,162],intr_74:[119,133,148,162],intr_75:[133,148,162],intr_done_level:[81,96,112,126,141,155],intr_pend:[81,96,112,126,141,155],intr_spi:[81,96,112,126,141,155],intr_wwd:126,intreg:23,intrins:173,introduc:[0,165,169],introduct:178,invalid:[5,7,13,17,19,23,25,28,32,81,96,112,126,141,155,165],invalid_st:32,invas:[14,23,176],invoc:14,invok:[6,27,165,166,167,177],involv:[14,15,16,22,27,28],invovl:14,io_pvu0_exp_intr:112,io_tbu0_ras_intr:126,ir_input:32,ir_inst:28,ir_output:32,iram:177,irbit:176,irq:[4,6,12,13,32,45,59,74,89,104,112,119,126,133,141,148,155,162,169],irq_dst_host_irq:32,irq_dst_id:32,irq_global_ev:32,irq_ia_id:32,irq_ia_init:32,irq_ia_map_vint:32,irq_ia_oes_get:32,irq_ia_oes_set:32,irq_ia_unmap_vint:32,irq_init:32,irq_ir_cfg:32,irq_ir_clr:32,irq_ir_init:32,irq_releaes_respons:9,irq_releas:[9,32],irq_secondary_host:32,irq_set:[9,32],irq_set_respons:9,irq_src_id:32,irq_src_index:32,irq_vint:32,irq_vint_status_bit_index:32,irrespect:168,isc:[12,177],island:[0,37,51,65,80,95,111,125,140,154],iso:23,isol:[6,7,8,25,27,29],issu:[5,8,32,166],iter:[12,14],iterationcnt:[23,170],itm:[25,32],its:[2,5,10,12,13,14,23,26,164,166,173,174,176],itself:[0,14,26,174],itu:23,j7200:[14,26,32,168,173,174,178],j7200_dev_a72ss0_core0:[107,108,120],j7200_dev_a72ss0_core0_0:[107,108,120],j7200_dev_a72ss0_core0_1:[107,108,120],j7200_dev_atl0:[107,108,120],j7200_dev_board0:[107,108,120],j7200_dev_cmpevent_intrtr0:[107,108,112,118,120],j7200_dev_compute_cluster0:[107,108,120],j7200_dev_compute_cluster0_cfg_wrap:[108,120],j7200_dev_compute_cluster0_clec:[108,120],j7200_dev_compute_cluster0_core_cor:[108,120],j7200_dev_compute_cluster0_debug_wrap:[108,120],j7200_dev_compute_cluster0_divh2_divh0:[108,120],j7200_dev_compute_cluster0_divp_tft0:[108,120],j7200_dev_compute_cluster0_dmsc_wrap:[108,120],j7200_dev_compute_cluster0_en_msmc_domain:[108,120],j7200_dev_compute_cluster0_gic500ss:[108,112,120],j7200_dev_compute_cluster0_pbist_wrap:[107,108,120],j7200_dev_cpsw0:[107,108,112,120],j7200_dev_cpsw_tx_rgmii0:[107,108,120],j7200_dev_cpt2_aggr0:[107,108,120],j7200_dev_cpt2_aggr1:[107,108,120],j7200_dev_cpt2_aggr2:[107,108,120],j7200_dev_cpt2_aggr3:[107,108,120],j7200_dev_dcc0:[107,108,112,120],j7200_dev_dcc1:[107,108,112,120],j7200_dev_dcc2:[107,108,112,120],j7200_dev_dcc3:[107,108,112,120],j7200_dev_dcc4:[107,108,112,120],j7200_dev_dcc5:[107,108,112,120],j7200_dev_dcc6:[107,108,112,120],j7200_dev_ddr0:[107,108,112,120],j7200_dev_debugss_wrap0:[107,108,120],j7200_dev_ecap0:[107,108,112,120],j7200_dev_ecap1:[107,108,112,120],j7200_dev_ecap2:[107,108,112,120],j7200_dev_ehrpwm0:[107,108,112,120],j7200_dev_ehrpwm1:[107,108,112,120],j7200_dev_ehrpwm2:[107,108,112,120],j7200_dev_ehrpwm3:[107,108,112,120],j7200_dev_ehrpwm4:[107,108,112,120],j7200_dev_ehrpwm5:[107,108,112,120],j7200_dev_elm0:[107,108,112,120],j7200_dev_emif_data_0_vd:[108,120],j7200_dev_eqep0:[107,108,112,120],j7200_dev_eqep1:[107,108,112,120],j7200_dev_eqep2:[107,108,112,120],j7200_dev_esm0:[107,108,112,120],j7200_dev_ffi_main_infra_cbass_vd:[108,120],j7200_dev_ffi_main_ip_cbass_vd:[108,120],j7200_dev_ffi_main_rc_cbass_vd:[108,120],j7200_dev_gpio0:[107,108,112,120],j7200_dev_gpio2:[107,108,112,120],j7200_dev_gpio4:[107,108,112,120],j7200_dev_gpio6:[107,108,112,120],j7200_dev_gpiomux_intrtr0:[107,108,112,118,120],j7200_dev_gpmc0:[107,108,112,120],j7200_dev_gtc0:[107,108,112,120],j7200_dev_i2c0:[107,108,112,120],j7200_dev_i2c1:[107,108,112,120],j7200_dev_i2c2:[107,108,112,120],j7200_dev_i2c3:[107,108,112,120],j7200_dev_i2c4:[107,108,112,120],j7200_dev_i2c5:[107,108,112,120],j7200_dev_i2c6:[107,108,112,120],j7200_dev_i3c0:[107,108,112,120],j7200_dev_led0:[107,108,120],j7200_dev_main0:[108,120],j7200_dev_main2mcu_lvl_intrtr0:[108,112,118,120],j7200_dev_main2mcu_pls_intrtr0:[108,112,118,120],j7200_dev_main2wkupmcu_vd:[108,120],j7200_dev_main_pll8_sel_extwave_vd:[107,108,120],j7200_dev_mcan0:[107,108,112,120],j7200_dev_mcan10:[107,108,112,120],j7200_dev_mcan11:[107,108,112,120],j7200_dev_mcan12:[107,108,112,120],j7200_dev_mcan13:[107,108,112,120],j7200_dev_mcan14:[107,108,112,120],j7200_dev_mcan15:[107,108,112,120],j7200_dev_mcan16:[107,108,112,120],j7200_dev_mcan17:[107,108,112,120],j7200_dev_mcan1:[107,108,112,120],j7200_dev_mcan2:[107,108,112,120],j7200_dev_mcan3:[107,108,112,120],j7200_dev_mcan4:[107,108,112,120],j7200_dev_mcan5:[107,108,112,120],j7200_dev_mcan6:[107,108,112,120],j7200_dev_mcan7:[107,108,112,120],j7200_dev_mcan8:[107,108,112,120],j7200_dev_mcan9:[107,108,112,120],j7200_dev_mcasp0:[107,108,112,120],j7200_dev_mcasp1:[107,108,112,120],j7200_dev_mcasp2:[107,108,112,120],j7200_dev_mcspi0:[107,108,112,120],j7200_dev_mcspi1:[107,108,112,120],j7200_dev_mcspi2:[107,108,112,120],j7200_dev_mcspi3:[107,108,112,120],j7200_dev_mcspi4:[107,108,112,120],j7200_dev_mcspi5:[107,108,112,120],j7200_dev_mcspi6:[107,108,112,120],j7200_dev_mcspi7:[107,108,112,120],j7200_dev_mcu_adc0:[107,108,120],j7200_dev_mcu_adc1:[107,108,120],j7200_dev_mcu_cpsw0:[107,108,112,120],j7200_dev_mcu_cpt2_aggr0:[107,108,120],j7200_dev_mcu_dcc0:[107,108,120],j7200_dev_mcu_dcc1:[107,108,120],j7200_dev_mcu_dcc2:[107,108,120],j7200_dev_mcu_esm0:[107,108,120],j7200_dev_mcu_fss0:[108,120],j7200_dev_mcu_fss0_fsas_0:[107,108,120],j7200_dev_mcu_fss0_hyperbus1p0_0:[107,108,120],j7200_dev_mcu_fss0_ospi_0:[107,108,120],j7200_dev_mcu_fss0_ospi_1:[107,108,120],j7200_dev_mcu_i2c0:[107,108,120],j7200_dev_mcu_i2c1:[107,108,120],j7200_dev_mcu_i3c0:[107,108,120],j7200_dev_mcu_i3c1:[107,108,120],j7200_dev_mcu_mcan0:[107,108,120],j7200_dev_mcu_mcan1:[107,108,120],j7200_dev_mcu_mcspi0:[107,108,120],j7200_dev_mcu_mcspi1:[107,108,120],j7200_dev_mcu_mcspi2:[107,108,120],j7200_dev_mcu_navss0:[108,116,120],j7200_dev_mcu_navss0_intr_0:[107,108,112,118,120],j7200_dev_mcu_navss0_mcrc_0:[107,108,112,120],j7200_dev_mcu_navss0_modss:[107,108,120],j7200_dev_mcu_navss0_proxy0:[107,108,115,118,120],j7200_dev_mcu_navss0_ringacc0:[107,108,112,117,118,120],j7200_dev_mcu_navss0_udmap_0:[107,108,109,112,118,120],j7200_dev_mcu_navss0_udmass:[107,108,120],j7200_dev_mcu_navss0_udmass_inta_0:[107,108,112,118,120],j7200_dev_mcu_pbist0:[107,108,120],j7200_dev_mcu_pbist1:[107,108,120],j7200_dev_mcu_pbist2:[107,108,120],j7200_dev_mcu_r5fss0:[108,120],j7200_dev_mcu_r5fss0_core0:[107,108,112,120],j7200_dev_mcu_r5fss0_core1:[107,108,112,120],j7200_dev_mcu_rti0:[107,108,120],j7200_dev_mcu_rti1:[107,108,120],j7200_dev_mcu_sa2_ul0:[107,108,120,174],j7200_dev_mcu_timer0:[107,108,120],j7200_dev_mcu_timer1:[107,108,120],j7200_dev_mcu_timer1_clksel_vd:[107,108,120],j7200_dev_mcu_timer2:[107,108,120],j7200_dev_mcu_timer3:[107,108,120],j7200_dev_mcu_timer3_clksel_vd:[107,108,120],j7200_dev_mcu_timer4:[107,108,120],j7200_dev_mcu_timer5:[107,108,120],j7200_dev_mcu_timer5_clksel_vd:[107,108,120],j7200_dev_mcu_timer6:[107,108,120],j7200_dev_mcu_timer7:[107,108,120],j7200_dev_mcu_timer7_clksel_vd:[107,108,120],j7200_dev_mcu_timer8:[107,108,120],j7200_dev_mcu_timer9:[107,108,120],j7200_dev_mcu_timer9_clksel_vd:[107,108,120],j7200_dev_mcu_uart0:[107,108,120],j7200_dev_mmcsd0:[107,108,112,120],j7200_dev_mmcsd1:[107,108,112,120],j7200_dev_navss0:[107,108,112,116,120],j7200_dev_navss0_cpts_0:[107,108,112,120],j7200_dev_navss0_dti_0:[107,108,120],j7200_dev_navss0_intr_router_0:[107,108,112,118,120],j7200_dev_navss0_mailbox_0:[107,108,112,120],j7200_dev_navss0_mailbox_10:[107,108,112,120],j7200_dev_navss0_mailbox_11:[107,108,112,120],j7200_dev_navss0_mailbox_1:[107,108,112,120],j7200_dev_navss0_mailbox_2:[107,108,112,120],j7200_dev_navss0_mailbox_3:[107,108,112,120],j7200_dev_navss0_mailbox_4:[107,108,112,120],j7200_dev_navss0_mailbox_5:[107,108,112,120],j7200_dev_navss0_mailbox_6:[107,108,112,120],j7200_dev_navss0_mailbox_7:[107,108,112,120],j7200_dev_navss0_mailbox_8:[107,108,112,120],j7200_dev_navss0_mailbox_9:[107,108,112,120],j7200_dev_navss0_mcrc_0:[107,108,112,120],j7200_dev_navss0_modss:[107,108,120],j7200_dev_navss0_modss_inta_0:[107,108,112,118,120],j7200_dev_navss0_modss_inta_1:[107,108,112,118,120],j7200_dev_navss0_proxy_0:[107,108,115,118,120],j7200_dev_navss0_ringacc_0:[107,108,112,117,118,120],j7200_dev_navss0_spinlock_0:[107,108,120],j7200_dev_navss0_tbu_0:[107,108,120],j7200_dev_navss0_timermgr_0:[107,108,120],j7200_dev_navss0_timermgr_1:[107,108,120],j7200_dev_navss0_udmap_0:[107,108,109,112,118,120],j7200_dev_navss0_udmass:[107,108,120],j7200_dev_navss0_udmass_inta_0:[107,108,112,118,120],j7200_dev_navss0_virtss:[107,108,112,120],j7200_dev_pbist0:[107,108,120],j7200_dev_pbist1:[107,108,120],j7200_dev_pbist2:[107,108,120],j7200_dev_pcie1:[107,108,112,120],j7200_dev_psc0:[107,108,120],j7200_dev_r5fss0:[108,120],j7200_dev_r5fss0_core0:[107,108,112,120],j7200_dev_r5fss0_core1:[107,108,112,120],j7200_dev_rti0:[107,108,120],j7200_dev_rti1:[107,108,120],j7200_dev_rti28:[107,108,120],j7200_dev_rti29:[107,108,120],j7200_dev_serdes_10g1:[107,108,120],j7200_dev_stm0:[107,108,120],j7200_dev_timer0:[107,108,112,120],j7200_dev_timer10:[107,108,112,120],j7200_dev_timer11:[107,108,112,120],j7200_dev_timer11_clksel_vd:[107,108,120],j7200_dev_timer12:[107,108,112,120],j7200_dev_timer13:[107,108,112,120],j7200_dev_timer13_clksel_vd:[107,108,120],j7200_dev_timer14:[107,108,112,120],j7200_dev_timer15:[107,108,112,120],j7200_dev_timer15_clksel_vd:[107,108,120],j7200_dev_timer16:[107,108,112,120],j7200_dev_timer17:[107,108,112,120],j7200_dev_timer17_clksel_vd:[107,108,120],j7200_dev_timer18:[107,108,112,120],j7200_dev_timer19:[107,108,112,120],j7200_dev_timer19_clksel_vd:[107,108,120],j7200_dev_timer1:[107,108,112,120],j7200_dev_timer1_clksel_vd:[107,108,120],j7200_dev_timer2:[107,108,112,120],j7200_dev_timer3:[107,108,112,120],j7200_dev_timer3_clksel_vd:[107,108,120],j7200_dev_timer4:[107,108,112,120],j7200_dev_timer5:[107,108,112,120],j7200_dev_timer5_clksel_vd:[107,108,120],j7200_dev_timer6:[107,108,112,120],j7200_dev_timer7:[107,108,112,120],j7200_dev_timer7_clksel_vd:[107,108,120],j7200_dev_timer8:[107,108,112,120],j7200_dev_timer9:[107,108,112,120],j7200_dev_timer9_clksel_vd:[107,108,120],j7200_dev_timesync_intrtr0:[108,112,118,120],j7200_dev_uart0:[107,108,112,120],j7200_dev_uart1:[107,108,112,120],j7200_dev_uart2:[107,108,112,120],j7200_dev_uart3:[107,108,112,120],j7200_dev_uart4:[107,108,112,120],j7200_dev_uart5:[107,108,112,120],j7200_dev_uart6:[107,108,112,120],j7200_dev_uart7:[107,108,112,120],j7200_dev_uart8:[107,108,112,120],j7200_dev_uart9:[107,108,112,120],j7200_dev_usb0:[107,108,112,120],j7200_dev_wkup_ddpa0:[107,108,120],j7200_dev_wkup_dmsc0:[108,120],j7200_dev_wkup_esm0:[107,108,112,120],j7200_dev_wkup_gpio0:[107,108,112,120],j7200_dev_wkup_gpio1:[107,108,112,120],j7200_dev_wkup_gpiomux_intrtr0:[108,112,118,120],j7200_dev_wkup_i2c0:[107,108,120],j7200_dev_wkup_porz_sync0:[107,108,120],j7200_dev_wkup_psc0:[107,108,120],j7200_dev_wkup_uart0:[107,108,120],j7200_dev_wkup_vtm0:[107,108,120],j7200_dev_wkup_wakeup0:[107,108,120],j7200_dev_wkupmcu2main_vd:[108,120],j721e:[14,28,32,168,170,173,174,178],j721e_dev_a72ss0:[121,122,134],j721e_dev_a72ss0_core0:[121,122,134],j721e_dev_a72ss0_core1:[121,122,134],j721e_dev_aasrc0:[121,122,126,134],j721e_dev_acspcie_buffer0:[121,122,134],j721e_dev_acspcie_buffer1:[121,122,134],j721e_dev_atl0:[121,122,134],j721e_dev_board0:[121,122,134],j721e_dev_c66ss0:[122,134],j721e_dev_c66ss0_core0:[121,122,126,134],j721e_dev_c66ss0_introuter0:[121,122,126,132,134],j721e_dev_c66ss0_pbist0:[122,134],j721e_dev_c66ss1:[122,134],j721e_dev_c66ss1_core0:[121,122,126,134],j721e_dev_c66ss1_introuter0:[121,122,126,132,134],j721e_dev_c66ss1_pbist0:[122,134],j721e_dev_c71ss0:[121,122,134],j721e_dev_c71ss0_mma:[121,122,134],j721e_dev_c71x_0_pbist_vd:[122,134],j721e_dev_cmpevent_intrtr0:[121,122,126,132,134],j721e_dev_compute_cluster0:[122,126,134],j721e_dev_compute_cluster0_cfg_wrap:[121,122,134],j721e_dev_compute_cluster0_clec:[121,122,126,134],j721e_dev_compute_cluster0_core_cor:[121,122,134],j721e_dev_compute_cluster0_ddr32ss_emif0_ew:[121,122,134],j721e_dev_compute_cluster0_debug_wrap:[121,122,134],j721e_dev_compute_cluster0_divh2_divh0:[122,134],j721e_dev_compute_cluster0_divp_tft0:[122,134],j721e_dev_compute_cluster0_dmsc_wrap:[121,122,134],j721e_dev_compute_cluster0_en_msmc_domain:[121,122,134],j721e_dev_compute_cluster0_gic500ss:[121,122,126,134],j721e_dev_compute_cluster0_pbist_wrap:[121,122,134],j721e_dev_cpsw0:[121,122,126,134],j721e_dev_cpt2_aggr0:[121,122,134],j721e_dev_cpt2_aggr1:[121,122,134],j721e_dev_cpt2_aggr2:[121,122,134],j721e_dev_csi_psilss0:[121,122,134],j721e_dev_csi_rx_if0:[121,122,126,134],j721e_dev_csi_rx_if1:[121,122,126,134],j721e_dev_csi_tx_if0:[121,122,126,134],j721e_dev_dcc0:[121,122,126,134],j721e_dev_dcc10:[121,122,126,134],j721e_dev_dcc11:[121,122,126,134],j721e_dev_dcc12:[121,122,126,134],j721e_dev_dcc1:[121,122,126,134],j721e_dev_dcc2:[121,122,126,134],j721e_dev_dcc3:[121,122,126,134],j721e_dev_dcc4:[121,122,126,134],j721e_dev_dcc5:[121,122,126,134],j721e_dev_dcc6:[121,122,126,134],j721e_dev_dcc7:[121,122,126,134],j721e_dev_dcc8:[121,122,126,134],j721e_dev_dcc9:[121,122,126,134],j721e_dev_ddr0:[121,122,126,134],j721e_dev_debugss_wrap0:[121,122,134],j721e_dev_decoder0:[121,122,126,134],j721e_dev_dmpac0:[121,122,134],j721e_dev_dmpac0_sde_0:[121,122,134],j721e_dev_dphy_rx0:[121,122,134],j721e_dev_dphy_rx1:[121,122,134],j721e_dev_dphy_tx0:[121,122,134],j721e_dev_dss0:[121,122,126,134],j721e_dev_dss_dsi0:[121,122,126,134],j721e_dev_dss_edp0:[121,122,126,134],j721e_dev_ecap0:[121,122,126,134],j721e_dev_ecap1:[121,122,126,134],j721e_dev_ecap2:[121,122,126,134],j721e_dev_ehrpwm0:[121,122,126,134],j721e_dev_ehrpwm1:[121,122,126,134],j721e_dev_ehrpwm2:[121,122,126,134],j721e_dev_ehrpwm3:[121,122,126,134],j721e_dev_ehrpwm4:[121,122,126,134],j721e_dev_ehrpwm5:[121,122,126,134],j721e_dev_elm0:[121,122,126,134],j721e_dev_emif_data_0_vd:[122,134],j721e_dev_encoder0:[121,122,126,134],j721e_dev_eqep0:[121,122,126,134],j721e_dev_eqep1:[121,122,126,134],j721e_dev_eqep2:[121,122,126,134],j721e_dev_esm0:[121,122,126,134],j721e_dev_gpio0:[121,122,126,134],j721e_dev_gpio1:[121,122,126,134],j721e_dev_gpio2:[121,122,126,134],j721e_dev_gpio3:[121,122,126,134],j721e_dev_gpio4:[121,122,126,134],j721e_dev_gpio5:[121,122,126,134],j721e_dev_gpio6:[121,122,126,134],j721e_dev_gpio7:[121,122,126,134],j721e_dev_gpiomux_intrtr0:[121,122,126,132,134],j721e_dev_gpmc0:[121,122,126,134],j721e_dev_gpu0:[122,134],j721e_dev_gpu0_dft_pbist_0:[122,134],j721e_dev_gpu0_gpu_0:[121,122,134],j721e_dev_gpu0_gpucore_0:[122,134],j721e_dev_gtc0:[121,122,126,134],j721e_dev_i2c0:[121,122,126,134],j721e_dev_i2c1:[121,122,126,134],j721e_dev_i2c2:[121,122,126,134],j721e_dev_i2c3:[121,122,126,134],j721e_dev_i2c4:[121,122,126,134],j721e_dev_i2c5:[121,122,126,134],j721e_dev_i2c6:[121,122,126,134],j721e_dev_i3c0:[121,122,126,134],j721e_dev_led0:[121,122,134],j721e_dev_main2mcu_lvl_intrtr0:[121,122,126,132,134],j721e_dev_main2mcu_pls_intrtr0:[121,122,126,132,134],j721e_dev_main2wkupmcu_vd:[122,134],j721e_dev_main_pll8_sel_extwave_vd:[121,122,134],j721e_dev_mcan0:[121,122,126,134],j721e_dev_mcan10:[121,122,126,134],j721e_dev_mcan11:[121,122,126,134],j721e_dev_mcan12:[121,122,126,134],j721e_dev_mcan13:[121,122,126,134],j721e_dev_mcan1:[121,122,126,134],j721e_dev_mcan2:[121,122,126,134],j721e_dev_mcan3:[121,122,126,134],j721e_dev_mcan4:[121,122,126,134],j721e_dev_mcan5:[121,122,126,134],j721e_dev_mcan6:[121,122,126,134],j721e_dev_mcan7:[121,122,126,134],j721e_dev_mcan8:[121,122,126,134],j721e_dev_mcan9:[121,122,126,134],j721e_dev_mcasp0:[121,122,126,134],j721e_dev_mcasp10:[121,122,126,134],j721e_dev_mcasp11:[121,122,126,134],j721e_dev_mcasp1:[121,122,126,134],j721e_dev_mcasp2:[121,122,126,134],j721e_dev_mcasp3:[121,122,126,134],j721e_dev_mcasp4:[121,122,126,134],j721e_dev_mcasp5:[121,122,126,134],j721e_dev_mcasp6:[121,122,126,134],j721e_dev_mcasp7:[121,122,126,134],j721e_dev_mcasp8:[121,122,126,134],j721e_dev_mcasp9:[121,122,126,134],j721e_dev_mcspi0:[121,122,126,134],j721e_dev_mcspi1:[121,122,126,134],j721e_dev_mcspi2:[121,122,126,134],j721e_dev_mcspi3:[121,122,126,134],j721e_dev_mcspi4:[121,122,126,134],j721e_dev_mcspi5:[121,122,126,134],j721e_dev_mcspi6:[121,122,126,134],j721e_dev_mcspi7:[121,122,126,134],j721e_dev_mcu_adc12_16ffc0:[121,122,126,134],j721e_dev_mcu_adc12_16ffc1:[121,122,126,134],j721e_dev_mcu_cpsw0:[121,122,126,134],j721e_dev_mcu_cpt2_aggr0:[121,122,134],j721e_dev_mcu_dcc0:[121,122,126,134],j721e_dev_mcu_dcc1:[121,122,126,134],j721e_dev_mcu_dcc2:[121,122,126,134],j721e_dev_mcu_esm0:[121,122,126,134],j721e_dev_mcu_fss0:[122,134],j721e_dev_mcu_fss0_fsas_0:[121,122,126,134],j721e_dev_mcu_fss0_hyperbus1p0_0:[121,122,126,134],j721e_dev_mcu_fss0_ospi_0:[121,122,126,134],j721e_dev_mcu_fss0_ospi_1:[121,122,126,134],j721e_dev_mcu_i2c0:[121,122,126,134],j721e_dev_mcu_i2c1:[121,122,126,134],j721e_dev_mcu_i3c0:[121,122,126,134],j721e_dev_mcu_i3c1:[121,122,126,134],j721e_dev_mcu_mcan0:[121,122,126,134],j721e_dev_mcu_mcan1:[121,122,126,134],j721e_dev_mcu_mcspi0:[121,122,126,134],j721e_dev_mcu_mcspi1:[121,122,126,134],j721e_dev_mcu_mcspi2:[121,122,126,134],j721e_dev_mcu_navss0:[122,130,134],j721e_dev_mcu_navss0_intr_0:[121,122,126,132,134],j721e_dev_mcu_navss0_mcrc_0:[121,122,126,134],j721e_dev_mcu_navss0_modss:[121,122,134],j721e_dev_mcu_navss0_proxy0:[121,122,129,132,134],j721e_dev_mcu_navss0_ringacc0:[121,122,126,131,132,134],j721e_dev_mcu_navss0_udmap_0:[121,122,123,126,132,134],j721e_dev_mcu_navss0_udmass:[121,122,134],j721e_dev_mcu_navss0_udmass_inta_0:[121,122,126,132,134],j721e_dev_mcu_pbist0:[122,134],j721e_dev_mcu_pbist1:[122,134],j721e_dev_mcu_r5fss0:[122,134],j721e_dev_mcu_r5fss0_core0:[121,122,126,134],j721e_dev_mcu_r5fss0_core1:[121,122,126,134],j721e_dev_mcu_rti0:[121,122,134],j721e_dev_mcu_rti1:[121,122,134],j721e_dev_mcu_sa2_ul0:[121,122,126,134,174],j721e_dev_mcu_timer0:[121,122,126,134],j721e_dev_mcu_timer1:[121,122,126,134],j721e_dev_mcu_timer1_clksel_vd:[121,122,134],j721e_dev_mcu_timer2:[121,122,126,134],j721e_dev_mcu_timer3:[121,122,126,134],j721e_dev_mcu_timer3_clksel_vd:[121,122,134],j721e_dev_mcu_timer4:[121,122,126,134],j721e_dev_mcu_timer5:[121,122,126,134],j721e_dev_mcu_timer5_clksel_vd:[121,122,134],j721e_dev_mcu_timer6:[121,122,126,134],j721e_dev_mcu_timer7:[121,122,126,134],j721e_dev_mcu_timer7_clksel_vd:[121,122,134],j721e_dev_mcu_timer8:[121,122,126,134],j721e_dev_mcu_timer9:[121,122,126,134],j721e_dev_mcu_timer9_clksel_vd:[121,122,134],j721e_dev_mcu_uart0:[121,122,126,134],j721e_dev_mlb0:[121,122,126,134],j721e_dev_mmcsd0:[121,122,126,134],j721e_dev_mmcsd1:[121,122,126,134],j721e_dev_mmcsd2:[121,122,126,134],j721e_dev_navss0:[121,122,126,130,134],j721e_dev_navss0_cpts_0:[121,122,126,134],j721e_dev_navss0_dti_0:[121,122,134],j721e_dev_navss0_intr_router_0:[121,122,126,132,134],j721e_dev_navss0_mailbox_0:[121,122,126,134],j721e_dev_navss0_mailbox_10:[121,122,126,134],j721e_dev_navss0_mailbox_11:[121,122,126,134],j721e_dev_navss0_mailbox_1:[121,122,126,134],j721e_dev_navss0_mailbox_2:[121,122,126,134],j721e_dev_navss0_mailbox_3:[121,122,126,134],j721e_dev_navss0_mailbox_4:[121,122,126,134],j721e_dev_navss0_mailbox_5:[121,122,126,134],j721e_dev_navss0_mailbox_6:[121,122,126,134],j721e_dev_navss0_mailbox_7:[121,122,126,134],j721e_dev_navss0_mailbox_8:[121,122,126,134],j721e_dev_navss0_mailbox_9:[121,122,126,134],j721e_dev_navss0_mcrc_0:[121,122,126,134],j721e_dev_navss0_modss:[121,122,134],j721e_dev_navss0_modss_intaggr_0:[121,122,126,132,134],j721e_dev_navss0_modss_intaggr_1:[121,122,126,132,134],j721e_dev_navss0_proxy_0:[121,122,129,132,134],j721e_dev_navss0_pvu_0:[121,122,126,134],j721e_dev_navss0_pvu_1:[121,122,126,134],j721e_dev_navss0_pvu_2:[121,122,126,134],j721e_dev_navss0_ringacc_0:[121,122,126,131,132,134],j721e_dev_navss0_spinlock_0:[121,122,134],j721e_dev_navss0_tbu_0:[121,122,126,134],j721e_dev_navss0_tcu_0:[121,122,126,134],j721e_dev_navss0_timermgr_0:[121,122,134],j721e_dev_navss0_timermgr_1:[121,122,134],j721e_dev_navss0_udmap_0:[121,122,123,126,132,134],j721e_dev_navss0_udmass:[121,122,134],j721e_dev_navss0_udmass_intaggr_0:[121,122,126,132,134],j721e_dev_navss0_virtss:[121,122,134],j721e_dev_pbist0:[122,134],j721e_dev_pbist10:[122,134],j721e_dev_pbist1:[122,134],j721e_dev_pbist2:[122,134],j721e_dev_pbist3:[122,134],j721e_dev_pbist4:[122,134],j721e_dev_pbist5:[122,134],j721e_dev_pbist6:[122,134],j721e_dev_pbist7:[122,134],j721e_dev_pbist9:[122,134],j721e_dev_pcie0:[121,122,126,134],j721e_dev_pcie1:[121,122,126,134],j721e_dev_pcie2:[121,122,126,134],j721e_dev_pcie3:[121,122,126,134],j721e_dev_pru_icssg0:[121,122,126,134],j721e_dev_pru_icssg1:[121,122,126,134],j721e_dev_psc0:[121,122,134],j721e_dev_r5fss0:[122,134],j721e_dev_r5fss0_core0:[121,122,126,134],j721e_dev_r5fss0_core1:[121,122,126,134],j721e_dev_r5fss0_introuter0:[121,122,126,132,134],j721e_dev_r5fss1:[122,134],j721e_dev_r5fss1_core0:[121,122,126,134],j721e_dev_r5fss1_core1:[121,122,126,134],j721e_dev_r5fss1_introuter0:[121,122,126,132,134],j721e_dev_rti0:[121,122,134],j721e_dev_rti15:[121,122,134],j721e_dev_rti16:[121,122,134],j721e_dev_rti1:[121,122,134],j721e_dev_rti24:[121,122,126,134],j721e_dev_rti25:[121,122,126,134],j721e_dev_rti28:[121,122,134],j721e_dev_rti29:[121,122,134],j721e_dev_rti30:[121,122,134],j721e_dev_rti31:[121,122,134],j721e_dev_sa2_ul0:[121,122,126,134,174],j721e_dev_serdes_10g0:[121,122,134],j721e_dev_serdes_16g0:[121,122,134],j721e_dev_serdes_16g1:[121,122,134],j721e_dev_serdes_16g2:[121,122,134],j721e_dev_serdes_16g3:[121,122,134],j721e_dev_stm0:[121,122,134],j721e_dev_timer0:[121,122,126,134],j721e_dev_timer10:[121,122,126,134],j721e_dev_timer11:[121,122,126,134],j721e_dev_timer11_clksel_vd:[121,122,134],j721e_dev_timer12:[121,122,126,134],j721e_dev_timer13:[121,122,126,134],j721e_dev_timer13_clksel_vd:[121,122,134],j721e_dev_timer14:[121,122,126,134],j721e_dev_timer15:[121,122,126,134],j721e_dev_timer15_clksel_vd:[121,122,134],j721e_dev_timer16:[121,122,126,134],j721e_dev_timer17:[121,122,126,134],j721e_dev_timer17_clksel_vd:[121,122,134],j721e_dev_timer18:[121,122,126,134],j721e_dev_timer19:[121,122,126,134],j721e_dev_timer19_clksel_vd:[121,122,134],j721e_dev_timer1:[121,122,126,134],j721e_dev_timer1_clksel_vd:[121,122,134],j721e_dev_timer2:[121,122,126,134],j721e_dev_timer3:[121,122,126,134],j721e_dev_timer3_clksel_vd:[121,122,134],j721e_dev_timer4:[121,122,126,134],j721e_dev_timer5:[121,122,126,134],j721e_dev_timer5_clksel_vd:[121,122,134],j721e_dev_timer6:[121,122,126,134],j721e_dev_timer7:[121,122,126,134],j721e_dev_timer7_clksel_vd:[121,122,134],j721e_dev_timer8:[121,122,126,134],j721e_dev_timer9:[121,122,126,134],j721e_dev_timer9_clksel_vd:[121,122,134],j721e_dev_timesync_intrtr0:[121,122,126,132,134],j721e_dev_uart0:[121,122,126,134],j721e_dev_uart1:[121,122,126,134],j721e_dev_uart2:[121,122,126,134],j721e_dev_uart3:[121,122,126,134],j721e_dev_uart4:[121,122,126,134],j721e_dev_uart5:[121,122,126,134],j721e_dev_uart6:[121,122,126,134],j721e_dev_uart7:[121,122,126,134],j721e_dev_uart8:[121,122,126,134],j721e_dev_uart9:[121,122,126,134],j721e_dev_ufs0:[121,122,126,134],j721e_dev_usb0:[121,122,126,134],j721e_dev_usb1:[121,122,126,134],j721e_dev_vpac0:[121,122,134],j721e_dev_vpfe0:[121,122,126,134],j721e_dev_wkup_ddpa0:[121,122,134],j721e_dev_wkup_dmsc0:[122,134],j721e_dev_wkup_esm0:[121,122,126,134],j721e_dev_wkup_gpio0:[121,122,126,134],j721e_dev_wkup_gpio1:[121,122,126,134],j721e_dev_wkup_gpiomux_intrtr0:[121,122,126,132,134],j721e_dev_wkup_i2c0:[121,122,126,134],j721e_dev_wkup_porz_sync0:[121,122,134],j721e_dev_wkup_psc0:[121,122,134],j721e_dev_wkup_uart0:[121,122,126,134],j721e_dev_wkup_vtm0:[121,122,126,134],j721e_dev_wkupmcu2main_vd:[122,134],j721s2:[14,16,32,168,174,178],j721s2_dev_a72ss0:[136,137,149],j721s2_dev_a72ss0_core0:[136,137,149],j721s2_dev_a72ss0_core0_pbist_wrap:[137,149],j721s2_dev_a72ss0_core1:[136,137,149],j721s2_dev_acspcie_buffer0:[136,137,149],j721s2_dev_aggr_atb0:[136,137,149],j721s2_dev_atl0:[136,137,149],j721s2_dev_board0:[136,137,149],j721s2_dev_c71x_0_pbist_vd:[137,149],j721s2_dev_c71x_1_pbist_vd:[137,149],j721s2_dev_cmpevent_intrtr0:[136,137,141,147,149],j721s2_dev_codec0:[136,137,141,149],j721s2_dev_compute_cluster0:[137,149],j721s2_dev_compute_cluster0_c71ss0_0:[136,137,149],j721s2_dev_compute_cluster0_c71ss0_mma_0:[137,149],j721s2_dev_compute_cluster0_c71ss0_pbist_wrap_0:[137,149],j721s2_dev_compute_cluster0_c71ss1_0:[136,137,149],j721s2_dev_compute_cluster0_c71ss1_pbist_wrap_0:[137,149],j721s2_dev_compute_cluster0_cfg_wrap_0:[137,149],j721s2_dev_compute_cluster0_clec:[136,137,141,149],j721s2_dev_compute_cluster0_core_cor:[136,137,149],j721s2_dev_compute_cluster0_ddr32ss_emif0_ew_0:[137,149],j721s2_dev_compute_cluster0_ddr32ss_emif1_ew_0:[137,149],j721s2_dev_compute_cluster0_debug_wrap_0:[136,137,149],j721s2_dev_compute_cluster0_divh2_divh0_0:[137,149],j721s2_dev_compute_cluster0_divh2_divh0_1:[137,149],j721s2_dev_compute_cluster0_divp_tft0_0:[137,149],j721s2_dev_compute_cluster0_divp_tft0_1:[137,149],j721s2_dev_compute_cluster0_dmsc_wrap_0:[137,149],j721s2_dev_compute_cluster0_en_msmc_domain_0:[136,137,149],j721s2_dev_compute_cluster0_gic500ss:[136,137,141,149],j721s2_dev_compute_cluster0_pbist_wrap_0:[136,137,149],j721s2_dev_cpsw1:[136,137,141,149],j721s2_dev_cpt2_aggr0:[136,137,149],j721s2_dev_cpt2_aggr1:[136,137,149],j721s2_dev_cpt2_aggr2:[136,137,149],j721s2_dev_cpt2_aggr3:[136,137,149],j721s2_dev_cpt2_aggr4:[136,137,149],j721s2_dev_cpt2_aggr5:[136,137,149],j721s2_dev_csi_psilss0:[136,137,149],j721s2_dev_csi_rx_if0:[136,137,141,149],j721s2_dev_csi_rx_if1:[136,137,141,149],j721s2_dev_csi_tx_if_v2_0:[136,137,141,149],j721s2_dev_csi_tx_if_v2_1:[136,137,141,149],j721s2_dev_dcc0:[136,137,141,149],j721s2_dev_dcc1:[136,137,141,149],j721s2_dev_dcc2:[136,137,141,149],j721s2_dev_dcc3:[136,137,141,149],j721s2_dev_dcc4:[136,137,141,149],j721s2_dev_dcc5:[136,137,141,149],j721s2_dev_dcc6:[136,137,141,149],j721s2_dev_dcc7:[136,137,141,149],j721s2_dev_dcc8:[136,137,141,149],j721s2_dev_dcc9:[136,137,141,149],j721s2_dev_ddr0:[136,137,141,149],j721s2_dev_ddr1:[136,137,141,149],j721s2_dev_debugss_wrap0:[136,137,149],j721s2_dev_debugsuspendrtr0:[136,137,149],j721s2_dev_dmpac0:[136,137,149],j721s2_dev_dmpac0_ctset_0:[137,149],j721s2_dev_dmpac0_intd_0:[137,141,149],j721s2_dev_dmpac0_sde_0:[136,137,149],j721s2_dev_dmpac0_utc_0:[136,137,149],j721s2_dev_dmpac_vpac_psilss0:[136,137,149],j721s2_dev_dphy_rx0:[136,137,149],j721s2_dev_dphy_rx1:[136,137,149],j721s2_dev_dphy_tx0:[136,137,149],j721s2_dev_dphy_tx1:[136,137,149],j721s2_dev_dss0:[136,137,141,149],j721s2_dev_dss_dsi0:[136,137,141,149],j721s2_dev_dss_dsi1:[136,137,141,149],j721s2_dev_dss_edp0:[136,137,141,149],j721s2_dev_ecap0:[136,137,141,149],j721s2_dev_ecap1:[136,137,141,149],j721s2_dev_ecap2:[136,137,141,149],j721s2_dev_elm0:[136,137,141,149],j721s2_dev_emif_data_0_vd:[137,149],j721s2_dev_emif_data_1_vd:[137,149],j721s2_dev_epwm0:[136,137,141,149],j721s2_dev_epwm1:[136,137,141,149],j721s2_dev_epwm2:[136,137,141,149],j721s2_dev_epwm3:[136,137,141,149],j721s2_dev_epwm4:[136,137,141,149],j721s2_dev_epwm5:[136,137,141,149],j721s2_dev_eqep0:[136,137,141,149],j721s2_dev_eqep1:[136,137,141,149],j721s2_dev_eqep2:[136,137,141,149],j721s2_dev_esm0:[136,137,141,149],j721s2_dev_ffi_main_ac_cbass_vd:[137,149],j721s2_dev_ffi_main_ac_qm_cbass_vd:[137,149],j721s2_dev_ffi_main_hc_cbass_vd:[137,149],j721s2_dev_ffi_main_infra_cbass_vd:[137,149],j721s2_dev_ffi_main_ip_cbass_vd:[137,149],j721s2_dev_ffi_main_rc_cbass_vd:[137,149],j721s2_dev_gpio0:[136,137,141,149],j721s2_dev_gpio2:[136,137,141,149],j721s2_dev_gpio4:[136,137,141,149],j721s2_dev_gpio6:[136,137,141,149],j721s2_dev_gpiomux_intrtr0:[136,137,141,147,149],j721s2_dev_gpmc0:[136,137,141,149],j721s2_dev_gtc0:[136,137,141,149],j721s2_dev_i2c0:[136,137,141,149],j721s2_dev_i2c1:[136,137,141,149],j721s2_dev_i2c2:[136,137,141,149],j721s2_dev_i2c3:[136,137,141,149],j721s2_dev_i2c4:[136,137,141,149],j721s2_dev_i2c5:[136,137,141,149],j721s2_dev_i2c6:[136,137,141,149],j721s2_dev_j7aep_gpu_bxs464_wrap0:[137,141,149],j721s2_dev_j7aep_gpu_bxs464_wrap0_dft_embed_pbist_0:[137,149],j721s2_dev_j7aep_gpu_bxs464_wrap0_gpu_ss_0:[136,137,141,149],j721s2_dev_j7aep_gpu_bxs464_wrap0_gpucore_0:[137,149],j721s2_dev_j7am_32_64_atb_funnel0:[136,137,149],j721s2_dev_j7am_32_64_atb_funnel1:[136,137,149],j721s2_dev_j7am_32_64_atb_funnel2:[136,137,149],j721s2_dev_j7am_bolt_pgd0:[136,137,149],j721s2_dev_j7am_hwa_atb_funnel0:[136,137,149],j721s2_dev_j7am_main_16ff0:[136,137,149],j721s2_dev_j7am_pulsar_atb_funnel0:[136,137,149],j721s2_dev_led0:[136,137,149],j721s2_dev_main2mcu_lvl_intrtr0:[136,137,141,147,149],j721s2_dev_main2mcu_pls_intrtr0:[136,137,141,147,149],j721s2_dev_main2wkupmcu_vd:[137,149],j721s2_dev_mcan0:[136,137,141,149],j721s2_dev_mcan10:[136,137,141,149],j721s2_dev_mcan11:[136,137,141,149],j721s2_dev_mcan12:[136,137,141,149],j721s2_dev_mcan13:[136,137,141,149],j721s2_dev_mcan14:[136,137,141,149],j721s2_dev_mcan15:[136,137,141,149],j721s2_dev_mcan16:[136,137,141,149],j721s2_dev_mcan17:[136,137,141,149],j721s2_dev_mcan1:[136,137,141,149],j721s2_dev_mcan2:[136,137,141,149],j721s2_dev_mcan3:[136,137,141,149],j721s2_dev_mcan4:[136,137,141,149],j721s2_dev_mcan5:[136,137,141,149],j721s2_dev_mcan6:[136,137,141,149],j721s2_dev_mcan7:[136,137,141,149],j721s2_dev_mcan8:[136,137,141,149],j721s2_dev_mcan9:[136,137,141,149],j721s2_dev_mcasp0:[136,137,141,149],j721s2_dev_mcasp1:[136,137,141,149],j721s2_dev_mcasp2:[136,137,141,149],j721s2_dev_mcasp3:[136,137,141,149],j721s2_dev_mcasp4:[136,137,141,149],j721s2_dev_mcspi0:[136,137,141,149],j721s2_dev_mcspi1:[136,137,141,149],j721s2_dev_mcspi2:[136,137,141,149],j721s2_dev_mcspi3:[136,137,141,149],j721s2_dev_mcspi4:[136,137,141,149],j721s2_dev_mcspi5:[136,137,141,149],j721s2_dev_mcspi6:[136,137,141,149],j721s2_dev_mcspi7:[136,137,141,149],j721s2_dev_mcu_adc12fc_16ffc0:[136,137,149],j721s2_dev_mcu_adc12fc_16ffc1:[136,137,149],j721s2_dev_mcu_cpsw0:[136,137,141,149],j721s2_dev_mcu_cpt2_aggr0:[136,137,149],j721s2_dev_mcu_dcc0:[136,137,149],j721s2_dev_mcu_dcc1:[136,137,149],j721s2_dev_mcu_dcc2:[136,137,149],j721s2_dev_mcu_esm0:[136,137,149],j721s2_dev_mcu_fss0:[137,149],j721s2_dev_mcu_fss0_fsas_0:[136,137,149],j721s2_dev_mcu_fss0_hyperbus1p0_0:[136,137,149],j721s2_dev_mcu_fss0_ospi_0:[136,137,149],j721s2_dev_mcu_fss0_ospi_1:[136,137,149],j721s2_dev_mcu_i2c0:[136,137,149],j721s2_dev_mcu_i2c1:[136,137,149],j721s2_dev_mcu_i3c0:[136,137,149],j721s2_dev_mcu_i3c1:[136,137,149],j721s2_dev_mcu_mcan0:[136,137,149],j721s2_dev_mcu_mcan1:[136,137,149],j721s2_dev_mcu_mcspi0:[136,137,149],j721s2_dev_mcu_mcspi1:[136,137,149],j721s2_dev_mcu_mcspi2:[136,137,149],j721s2_dev_mcu_navss0:[137,145,149],j721s2_dev_mcu_navss0_intr_router_0:[136,137,141,147,149],j721s2_dev_mcu_navss0_mcrc_0:[136,137,141,149],j721s2_dev_mcu_navss0_modss:[136,137,149],j721s2_dev_mcu_navss0_proxy0:[136,137,144,147,149],j721s2_dev_mcu_navss0_ringacc0:[136,137,141,146,147,149],j721s2_dev_mcu_navss0_udmap_0:[136,137,138,141,147,149],j721s2_dev_mcu_navss0_udmass:[136,137,149],j721s2_dev_mcu_navss0_udmass_inta_0:[136,137,141,147,149],j721s2_dev_mcu_pbist0:[136,137,149],j721s2_dev_mcu_pbist1:[136,137,149],j721s2_dev_mcu_pbist2:[136,137,149],j721s2_dev_mcu_r5fss0:[137,149],j721s2_dev_mcu_r5fss0_core0:[136,137,141,149],j721s2_dev_mcu_r5fss0_core1:[136,137,141,149],j721s2_dev_mcu_rti0:[136,137,149],j721s2_dev_mcu_rti1:[136,137,149],j721s2_dev_mcu_timer0:[136,137,149],j721s2_dev_mcu_timer1:[136,137,149],j721s2_dev_mcu_timer2:[136,137,149],j721s2_dev_mcu_timer3:[136,137,149],j721s2_dev_mcu_timer4:[136,137,149],j721s2_dev_mcu_timer5:[136,137,149],j721s2_dev_mcu_timer6:[136,137,149],j721s2_dev_mcu_timer7:[136,137,149],j721s2_dev_mcu_timer8:[136,137,149],j721s2_dev_mcu_timer9:[136,137,149],j721s2_dev_mcu_uart0:[136,137,149],j721s2_dev_mmcsd0:[136,137,141,149],j721s2_dev_mmcsd1:[136,137,141,149],j721s2_dev_navss0:[136,137,141,145,149],j721s2_dev_navss0_bcdma_0:[136,137,138,146,147,149],j721s2_dev_navss0_cpts_0:[136,137,141,149],j721s2_dev_navss0_intr_0:[136,137,141,147,149],j721s2_dev_navss0_mailbox1_0:[136,137,141,149],j721s2_dev_navss0_mailbox1_10:[136,137,141,149],j721s2_dev_navss0_mailbox1_11:[136,137,141,149],j721s2_dev_navss0_mailbox1_1:[136,137,141,149],j721s2_dev_navss0_mailbox1_2:[136,137,141,149],j721s2_dev_navss0_mailbox1_3:[136,137,141,149],j721s2_dev_navss0_mailbox1_4:[136,137,141,149],j721s2_dev_navss0_mailbox1_5:[136,137,141,149],j721s2_dev_navss0_mailbox1_6:[136,137,141,149],j721s2_dev_navss0_mailbox1_7:[136,137,141,149],j721s2_dev_navss0_mailbox1_8:[136,137,141,149],j721s2_dev_navss0_mailbox1_9:[136,137,141,149],j721s2_dev_navss0_mailbox_0:[136,137,141,149],j721s2_dev_navss0_mailbox_10:[136,137,141,149],j721s2_dev_navss0_mailbox_11:[136,137,141,149],j721s2_dev_navss0_mailbox_1:[136,137,141,149],j721s2_dev_navss0_mailbox_2:[136,137,141,149],j721s2_dev_navss0_mailbox_3:[136,137,141,149],j721s2_dev_navss0_mailbox_4:[136,137,141,149],j721s2_dev_navss0_mailbox_5:[136,137,141,149],j721s2_dev_navss0_mailbox_6:[136,137,141,149],j721s2_dev_navss0_mailbox_7:[136,137,141,149],j721s2_dev_navss0_mailbox_8:[136,137,141,149],j721s2_dev_navss0_mailbox_9:[136,137,141,149],j721s2_dev_navss0_mcrc_0:[136,137,141,149],j721s2_dev_navss0_modss:[136,137,149],j721s2_dev_navss0_modss_inta_0:[136,137,141,147,149],j721s2_dev_navss0_modss_inta_1:[136,137,141,147,149],j721s2_dev_navss0_proxy_0:[136,137,144,147,149],j721s2_dev_navss0_pvu_0:[136,137,141,149],j721s2_dev_navss0_pvu_1:[136,137,141,149],j721s2_dev_navss0_ringacc_0:[136,137,141,146,147,149],j721s2_dev_navss0_spinlock_0:[136,137,149],j721s2_dev_navss0_timermgr_0:[136,137,149],j721s2_dev_navss0_timermgr_1:[136,137,149],j721s2_dev_navss0_udmap_0:[136,137,138,141,147,149],j721s2_dev_navss0_udmass:[136,137,149],j721s2_dev_navss0_udmass_inta_0:[136,137,141,147,149],j721s2_dev_navss0_virtss:[136,137,149],j721s2_dev_pbist0:[136,137,149],j721s2_dev_pbist10:[136,137,149],j721s2_dev_pbist11:[136,137,149],j721s2_dev_pbist1:[136,137,149],j721s2_dev_pbist2:[136,137,149],j721s2_dev_pbist3:[136,137,149],j721s2_dev_pbist4:[136,137,149],j721s2_dev_pbist5:[136,137,149],j721s2_dev_pbist7:[137,149],j721s2_dev_pbist8:[137,149],j721s2_dev_pcie1:[136,137,141,149],j721s2_dev_psc0:[136,137,149],j721s2_dev_r5fss0:[137,149],j721s2_dev_r5fss0_core0:[136,137,141,149],j721s2_dev_r5fss0_core1:[136,137,141,149],j721s2_dev_r5fss1:[137,149],j721s2_dev_r5fss1_core0:[136,137,141,149],j721s2_dev_r5fss1_core1:[136,137,141,149],j721s2_dev_rti0:[136,137,149],j721s2_dev_rti15:[136,137,149],j721s2_dev_rti16:[136,137,149],j721s2_dev_rti17:[136,137,149],j721s2_dev_rti1:[136,137,149],j721s2_dev_rti28:[136,137,149],j721s2_dev_rti29:[136,137,149],j721s2_dev_rti30:[136,137,149],j721s2_dev_rti31:[136,137,149],j721s2_dev_sa2_cpsw_psilss0:[136,137,149,174],j721s2_dev_sa2_ul0:[136,137,141,149,174],j721s2_dev_serdes_10g0:[136,137,149],j721s2_dev_stm0:[136,137,149],j721s2_dev_timer0:[136,137,141,149],j721s2_dev_timer10:[136,137,141,149],j721s2_dev_timer11:[136,137,141,149],j721s2_dev_timer12:[136,137,141,149],j721s2_dev_timer13:[136,137,141,149],j721s2_dev_timer14:[136,137,141,149],j721s2_dev_timer15:[136,137,141,149],j721s2_dev_timer16:[136,137,141,149],j721s2_dev_timer17:[136,137,141,149],j721s2_dev_timer18:[136,137,141,149],j721s2_dev_timer19:[136,137,141,149],j721s2_dev_timer1:[136,137,141,149],j721s2_dev_timer2:[136,137,141,149],j721s2_dev_timer3:[136,137,141,149],j721s2_dev_timer4:[136,137,141,149],j721s2_dev_timer5:[136,137,141,149],j721s2_dev_timer6:[136,137,141,149],j721s2_dev_timer7:[136,137,141,149],j721s2_dev_timer8:[136,137,141,149],j721s2_dev_timer9:[136,137,141,149],j721s2_dev_timesync_intrtr0:[136,137,141,147,149],j721s2_dev_uart0:[136,137,141,149],j721s2_dev_uart1:[136,137,141,149],j721s2_dev_uart2:[136,137,141,149],j721s2_dev_uart3:[136,137,141,149],j721s2_dev_uart4:[136,137,141,149],j721s2_dev_uart5:[136,137,141,149],j721s2_dev_uart6:[136,137,141,149],j721s2_dev_uart7:[136,137,141,149],j721s2_dev_uart8:[136,137,141,149],j721s2_dev_uart9:[136,137,141,149],j721s2_dev_usb0:[136,137,141,149],j721s2_dev_vpac0:[136,137,141,149],j721s2_dev_vusr_dual0:[136,137,141,149],j721s2_dev_wkup_ddpa0:[136,137,149],j721s2_dev_wkup_esm0:[136,137,141,149],j721s2_dev_wkup_gpio0:[136,137,141,149],j721s2_dev_wkup_gpio1:[136,137,141,149],j721s2_dev_wkup_gpiomux_intrtr0:[136,137,141,147,149],j721s2_dev_wkup_hsm0:[136,137,141,149],j721s2_dev_wkup_i2c0:[136,137,149],j721s2_dev_wkup_j7am_wakeup_16ff0:[136,137,149],j721s2_dev_wkup_porz_sync0:[136,137,149],j721s2_dev_wkup_psc0:[136,137,149],j721s2_dev_wkup_sms0:[137,149],j721s2_dev_wkup_uart0:[136,137,149],j721s2_dev_wkup_vtm0:[136,137,149],j721s2_dev_wkupmcu2main_vd:[137,149],j784s2:14,j784s4:[16,32,168,174,178],j784s4_dev_a72ss0:[150,151,163],j784s4_dev_a72ss0_core0:[150,151,163],j784s4_dev_a72ss0_core1:[150,151,163],j784s4_dev_a72ss0_core2:[150,151,163],j784s4_dev_a72ss0_core3:[150,151,163],j784s4_dev_a72ss1:[150,151,163],j784s4_dev_a72ss1_core0:[150,151,163],j784s4_dev_a72ss1_core1:[150,151,163],j784s4_dev_a72ss1_core2:[150,151,163],j784s4_dev_a72ss1_core3:[150,151,163],j784s4_dev_acspcie_buffer0:[150,151,163],j784s4_dev_acspcie_buffer1:[150,151,163],j784s4_dev_aggr_atb0:[150,151,163],j784s4_dev_atl0:[150,151,163],j784s4_dev_board0:[150,151,163],j784s4_dev_c71x_0_pbist_vd:[151,163],j784s4_dev_c71x_1_pbist_vd:[151,163],j784s4_dev_cmpevent_intrtr0:[150,151,155,161,163],j784s4_dev_codec0:[150,151,155,163],j784s4_dev_codec1:[150,151,155,163],j784s4_dev_compute_cluster0:[151,163],j784s4_dev_compute_cluster0_ac71_4_dft_embed_pbist_0:[151,163],j784s4_dev_compute_cluster0_ac71_5_dft_embed_pbist_0:[151,163],j784s4_dev_compute_cluster0_ac71_6_dft_embed_pbist_0:[151,163],j784s4_dev_compute_cluster0_ac71_7_dft_embed_pbist_0:[151,163],j784s4_dev_compute_cluster0_arm0_dft_embed_pbist_0:[151,163],j784s4_dev_compute_cluster0_arm0_dft_embed_pbist_1:[151,163],j784s4_dev_compute_cluster0_arm1_dft_embed_pbist_0:[151,163],j784s4_dev_compute_cluster0_arm1_dft_embed_pbist_1:[151,163],j784s4_dev_compute_cluster0_aw4_msmc_dft_embed_pbist_0:[151,163],j784s4_dev_compute_cluster0_aw5_msmc_dft_embed_pbist_0:[151,163],j784s4_dev_compute_cluster0_aw6_msmc_dft_embed_pbist_0:[151,163],j784s4_dev_compute_cluster0_aw7_msmc_dft_embed_pbist_0:[151,163],j784s4_dev_compute_cluster0_c71ss0:[150,151,163],j784s4_dev_compute_cluster0_c71ss0_core0:[150,151,163],j784s4_dev_compute_cluster0_c71ss0_mma_0:[151,163],j784s4_dev_compute_cluster0_c71ss1:[150,151,163],j784s4_dev_compute_cluster0_c71ss1_core0:[150,151,163],j784s4_dev_compute_cluster0_c71ss1_mma_0:[151,163],j784s4_dev_compute_cluster0_c71ss2:[150,151,163],j784s4_dev_compute_cluster0_c71ss2_core0:[150,151,163],j784s4_dev_compute_cluster0_c71ss2_mma_0:[151,163],j784s4_dev_compute_cluster0_c71ss3:[150,151,163],j784s4_dev_compute_cluster0_c71ss3_core0:[150,151,163],j784s4_dev_compute_cluster0_c71ss3_mma_0:[151,163],j784s4_dev_compute_cluster0_cfg_wrap_0:[151,163],j784s4_dev_compute_cluster0_clec:[151,155,163],j784s4_dev_compute_cluster0_core_cor:[150,151,163],j784s4_dev_compute_cluster0_ddr32ss_emif_0:[151,163],j784s4_dev_compute_cluster0_ddr32ss_emif_1:[151,163],j784s4_dev_compute_cluster0_ddr32ss_emif_2:[151,163],j784s4_dev_compute_cluster0_ddr32ss_emif_3:[151,163],j784s4_dev_compute_cluster0_debug_wrap_0:[150,151,163],j784s4_dev_compute_cluster0_divh2_divh_0:[151,163],j784s4_dev_compute_cluster0_divh2_divh_1:[151,163],j784s4_dev_compute_cluster0_divh4_divh_0:[151,163],j784s4_dev_compute_cluster0_divp_tft_0:[151,163],j784s4_dev_compute_cluster0_divp_tft_1:[151,163],j784s4_dev_compute_cluster0_dmsc_wrap_0:[151,163],j784s4_dev_compute_cluster0_dru0:[151,163],j784s4_dev_compute_cluster0_dru4:[151,163],j784s4_dev_compute_cluster0_dru5:[151,163],j784s4_dev_compute_cluster0_dru6:[151,163],j784s4_dev_compute_cluster0_dru7:[151,163],j784s4_dev_compute_cluster0_en_msmc_domain_0:[151,163],j784s4_dev_compute_cluster0_gic500ss:[150,151,155,163],j784s4_dev_compute_cluster0_msmc2_wrap_0:[151,163],j784s4_dev_compute_cluster0_msmc_dft_embed_pbist_0:[151,163],j784s4_dev_cpsw1:[150,151,155,163],j784s4_dev_cpsw_9xuss_j7am0:[150,151,155,163],j784s4_dev_cpt2_aggr0:[150,151,163],j784s4_dev_cpt2_aggr1:[150,151,163],j784s4_dev_cpt2_aggr2:[150,151,163],j784s4_dev_cpt2_aggr3:[150,151,163],j784s4_dev_cpt2_aggr4:[150,151,163],j784s4_dev_cpt2_aggr5:[150,151,163],j784s4_dev_csi_psilss0:[150,151,163],j784s4_dev_csi_rx_if0:[150,151,155,163],j784s4_dev_csi_rx_if1:[150,151,155,163],j784s4_dev_csi_rx_if2:[150,151,155,163],j784s4_dev_csi_tx_if0:[150,151,155,163],j784s4_dev_csi_tx_if1:[150,151,155,163],j784s4_dev_dcc0:[150,151,155,163],j784s4_dev_dcc1:[150,151,155,163],j784s4_dev_dcc2:[150,151,155,163],j784s4_dev_dcc3:[150,151,155,163],j784s4_dev_dcc4:[150,151,155,163],j784s4_dev_dcc5:[150,151,155,163],j784s4_dev_dcc6:[150,151,155,163],j784s4_dev_dcc7:[150,151,155,163],j784s4_dev_dcc8:[150,151,155,163],j784s4_dev_dcc9:[150,151,155,163],j784s4_dev_ddr0:[150,151,155,163],j784s4_dev_ddr1:[150,151,155,163],j784s4_dev_ddr2:[150,151,155,163],j784s4_dev_ddr3:[150,151,155,163],j784s4_dev_debugss_wrap0:[150,151,163],j784s4_dev_debugsuspendrtr0:[150,151,163],j784s4_dev_dmpac0:[150,151,163],j784s4_dev_dmpac0_ctset_0:[151,163],j784s4_dev_dmpac0_intd_0:[151,155,163],j784s4_dev_dmpac0_sde_0:[150,151,163],j784s4_dev_dmpac0_utc_0:[150,151,163],j784s4_dev_dmpac_vpac_psilss0:[150,151,163],j784s4_dev_dphy_rx0:[150,151,163],j784s4_dev_dphy_rx1:[150,151,163],j784s4_dev_dphy_rx2:[150,151,163],j784s4_dev_dphy_tx0:[150,151,163],j784s4_dev_dphy_tx1:[150,151,163],j784s4_dev_dss0:[150,151,155,163],j784s4_dev_dss_dsi0:[150,151,155,163],j784s4_dev_dss_dsi1:[150,151,155,163],j784s4_dev_dss_edp0:[150,151,155,163],j784s4_dev_ecap0:[150,151,155,163],j784s4_dev_ecap1:[150,151,155,163],j784s4_dev_ecap2:[150,151,155,163],j784s4_dev_elm0:[150,151,155,163],j784s4_dev_emif_data_0_vd:[151,163],j784s4_dev_emif_data_1_vd:[151,163],j784s4_dev_emif_data_2_vd:[151,163],j784s4_dev_emif_data_3_vd:[151,163],j784s4_dev_epwm0:[150,151,155,163],j784s4_dev_epwm1:[150,151,155,163],j784s4_dev_epwm2:[150,151,155,163],j784s4_dev_epwm3:[150,151,155,163],j784s4_dev_epwm4:[150,151,155,163],j784s4_dev_epwm5:[150,151,155,163],j784s4_dev_eqep0:[150,151,155,163],j784s4_dev_eqep1:[150,151,155,163],j784s4_dev_eqep2:[150,151,155,163],j784s4_dev_esm0:[150,151,155,163],j784s4_dev_ffi_main_ac_cbass_vd:[151,163],j784s4_dev_ffi_main_ac_qm_cbass_vd:[151,163],j784s4_dev_ffi_main_hc_cbass_vd:[151,163],j784s4_dev_ffi_main_infra_cbass_vd:[151,163],j784s4_dev_ffi_main_ip_cbass_vd:[151,163],j784s4_dev_ffi_main_rc_cbass_vd:[151,163],j784s4_dev_gpio0:[150,151,155,163],j784s4_dev_gpio2:[150,151,155,163],j784s4_dev_gpio4:[150,151,155,163],j784s4_dev_gpio6:[150,151,155,163],j784s4_dev_gpiomux_intrtr0:[150,151,155,161,163],j784s4_dev_gpmc0:[150,151,155,163],j784s4_dev_gtc0:[150,151,155,163],j784s4_dev_i2c0:[150,151,155,163],j784s4_dev_i2c1:[150,151,155,163],j784s4_dev_i2c2:[150,151,155,163],j784s4_dev_i2c3:[150,151,155,163],j784s4_dev_i2c4:[150,151,155,163],j784s4_dev_i2c5:[150,151,155,163],j784s4_dev_i2c6:[150,151,155,163],j784s4_dev_j7aep_gpu_bxs464_wrap0:[151,155,163],j784s4_dev_j7aep_gpu_bxs464_wrap0_dft_embed_pbist_0:[151,163],j784s4_dev_j7aep_gpu_bxs464_wrap0_gpu_ss_0:[150,151,155,163],j784s4_dev_j7aep_gpu_bxs464_wrap0_gpucore_0:[151,163],j784s4_dev_j7am_32_64_atb_funnel0:[150,151,163],j784s4_dev_j7am_32_64_atb_funnel1:[150,151,163],j784s4_dev_j7am_32_64_atb_funnel2:[150,151,163],j784s4_dev_j7am_bolt_pgd0:[150,151,163],j784s4_dev_j7am_bolt_psc_wrap0:[150,151,163],j784s4_dev_j7am_hwa_atb_funnel0:[150,151,163],j784s4_dev_j7am_main_16ff0:[150,151,163],j784s4_dev_j7am_pulsar_atb_funnel0:[150,151,163],j784s4_dev_led0:[150,151,163],j784s4_dev_main2mcu_lvl_intrtr0:[150,151,155,161,163],j784s4_dev_main2mcu_pls_intrtr0:[150,151,155,161,163],j784s4_dev_main2wkupmcu_vd:[151,163],j784s4_dev_mcan0:[150,151,155,163],j784s4_dev_mcan10:[150,151,155,163],j784s4_dev_mcan11:[150,151,155,163],j784s4_dev_mcan12:[150,151,155,163],j784s4_dev_mcan13:[150,151,155,163],j784s4_dev_mcan14:[150,151,155,163],j784s4_dev_mcan15:[150,151,155,163],j784s4_dev_mcan16:[150,151,155,163],j784s4_dev_mcan17:[150,151,155,163],j784s4_dev_mcan1:[150,151,155,163],j784s4_dev_mcan2:[150,151,155,163],j784s4_dev_mcan3:[150,151,155,163],j784s4_dev_mcan4:[150,151,155,163],j784s4_dev_mcan5:[150,151,155,163],j784s4_dev_mcan6:[150,151,155,163],j784s4_dev_mcan7:[150,151,155,163],j784s4_dev_mcan8:[150,151,155,163],j784s4_dev_mcan9:[150,151,155,163],j784s4_dev_mcasp0:[150,151,155,163],j784s4_dev_mcasp1:[150,151,155,163],j784s4_dev_mcasp2:[150,151,155,163],j784s4_dev_mcasp3:[150,151,155,163],j784s4_dev_mcasp4:[150,151,155,163],j784s4_dev_mcspi0:[150,151,155,163],j784s4_dev_mcspi1:[150,151,155,163],j784s4_dev_mcspi2:[150,151,155,163],j784s4_dev_mcspi3:[150,151,155,163],j784s4_dev_mcspi4:[150,151,155,163],j784s4_dev_mcspi5:[150,151,155,163],j784s4_dev_mcspi6:[150,151,155,163],j784s4_dev_mcspi7:[150,151,155,163],j784s4_dev_mcu_adc12fc_16ffc0:[150,151,163],j784s4_dev_mcu_adc12fc_16ffc1:[150,151,163],j784s4_dev_mcu_cpsw0:[150,151,155,163],j784s4_dev_mcu_cpt2_aggr0:[150,151,163],j784s4_dev_mcu_dcc0:[150,151,163],j784s4_dev_mcu_dcc1:[150,151,163],j784s4_dev_mcu_dcc2:[150,151,163],j784s4_dev_mcu_esm0:[150,151,163],j784s4_dev_mcu_fss0:[151,163],j784s4_dev_mcu_fss0_fsas_0:[150,151,163],j784s4_dev_mcu_fss0_hyperbus1p0_0:[150,151,163],j784s4_dev_mcu_fss0_ospi_0:[150,151,163],j784s4_dev_mcu_fss0_ospi_1:[150,151,163],j784s4_dev_mcu_i2c0:[150,151,163],j784s4_dev_mcu_i2c1:[150,151,163],j784s4_dev_mcu_i3c0:[150,151,163],j784s4_dev_mcu_i3c1:[150,151,163],j784s4_dev_mcu_mcan0:[150,151,163],j784s4_dev_mcu_mcan1:[150,151,163],j784s4_dev_mcu_mcspi0:[150,151,163],j784s4_dev_mcu_mcspi1:[150,151,163],j784s4_dev_mcu_mcspi2:[150,151,163],j784s4_dev_mcu_navss0:[151,159,163],j784s4_dev_mcu_navss0_intr_router_0:[150,151,155,161,163],j784s4_dev_mcu_navss0_mcrc_0:[150,151,155,163],j784s4_dev_mcu_navss0_modss:[150,151,163],j784s4_dev_mcu_navss0_proxy0:[150,151,158,161,163],j784s4_dev_mcu_navss0_ringacc0:[150,151,155,160,161,163],j784s4_dev_mcu_navss0_udmap_0:[150,151,152,155,161,163],j784s4_dev_mcu_navss0_udmass:[150,151,163],j784s4_dev_mcu_navss0_udmass_inta_0:[150,151,155,161,163],j784s4_dev_mcu_pbist0:[150,151,163],j784s4_dev_mcu_pbist1:[150,151,163],j784s4_dev_mcu_pbist2:[150,151,163],j784s4_dev_mcu_r5fss0:[151,163],j784s4_dev_mcu_r5fss0_core0:[150,151,155,163],j784s4_dev_mcu_r5fss0_core1:[150,151,155,163],j784s4_dev_mcu_rti0:[150,151,163],j784s4_dev_mcu_rti1:[150,151,163],j784s4_dev_mcu_timer0:[150,151,163],j784s4_dev_mcu_timer1:[150,151,163],j784s4_dev_mcu_timer2:[150,151,163],j784s4_dev_mcu_timer3:[150,151,163],j784s4_dev_mcu_timer4:[150,151,163],j784s4_dev_mcu_timer5:[150,151,163],j784s4_dev_mcu_timer6:[150,151,163],j784s4_dev_mcu_timer7:[150,151,163],j784s4_dev_mcu_timer8:[150,151,163],j784s4_dev_mcu_timer9:[150,151,163],j784s4_dev_mcu_uart0:[150,151,163],j784s4_dev_mmcsd0:[150,151,155,163],j784s4_dev_mmcsd1:[150,151,155,163],j784s4_dev_navss0:[150,151,155,159,163],j784s4_dev_navss0_bcdma_0:[150,151,152,160,161,163],j784s4_dev_navss0_cpts_0:[150,151,155,163],j784s4_dev_navss0_intr_0:[150,151,155,161,163],j784s4_dev_navss0_mailbox1_0:[150,151,155,163],j784s4_dev_navss0_mailbox1_10:[150,151,155,163],j784s4_dev_navss0_mailbox1_11:[150,151,155,163],j784s4_dev_navss0_mailbox1_1:[150,151,155,163],j784s4_dev_navss0_mailbox1_2:[150,151,155,163],j784s4_dev_navss0_mailbox1_3:[150,151,155,163],j784s4_dev_navss0_mailbox1_4:[150,151,155,163],j784s4_dev_navss0_mailbox1_5:[150,151,155,163],j784s4_dev_navss0_mailbox1_6:[150,151,155,163],j784s4_dev_navss0_mailbox1_7:[150,151,155,163],j784s4_dev_navss0_mailbox1_8:[150,151,155,163],j784s4_dev_navss0_mailbox1_9:[150,151,155,163],j784s4_dev_navss0_mailbox_0:[150,151,155,163],j784s4_dev_navss0_mailbox_10:[150,151,155,163],j784s4_dev_navss0_mailbox_11:[150,151,155,163],j784s4_dev_navss0_mailbox_1:[150,151,155,163],j784s4_dev_navss0_mailbox_2:[150,151,155,163],j784s4_dev_navss0_mailbox_3:[150,151,155,163],j784s4_dev_navss0_mailbox_4:[150,151,155,163],j784s4_dev_navss0_mailbox_5:[150,151,155,163],j784s4_dev_navss0_mailbox_6:[150,151,155,163],j784s4_dev_navss0_mailbox_7:[150,151,155,163],j784s4_dev_navss0_mailbox_8:[150,151,155,163],j784s4_dev_navss0_mailbox_9:[150,151,155,163],j784s4_dev_navss0_mcrc_0:[150,151,155,163],j784s4_dev_navss0_modss:[150,151,163],j784s4_dev_navss0_modss_inta_0:[150,151,155,161,163],j784s4_dev_navss0_modss_inta_1:[150,151,155,161,163],j784s4_dev_navss0_proxy_0:[150,151,158,161,163],j784s4_dev_navss0_pvu_0:[150,151,155,163],j784s4_dev_navss0_pvu_1:[150,151,155,163],j784s4_dev_navss0_ringacc_0:[150,151,155,160,161,163],j784s4_dev_navss0_spinlock_0:[150,151,163],j784s4_dev_navss0_timermgr_0:[150,151,163],j784s4_dev_navss0_timermgr_1:[150,151,163],j784s4_dev_navss0_udmap_0:[150,151,152,155,161,163],j784s4_dev_navss0_udmass:[150,151,163],j784s4_dev_navss0_udmass_inta_0:[150,151,155,161,163],j784s4_dev_navss0_virtss:[150,151,163],j784s4_dev_pbist0:[150,151,163],j784s4_dev_pbist10:[150,151,163],j784s4_dev_pbist11:[150,151,163],j784s4_dev_pbist13:[151,163],j784s4_dev_pbist14:[150,151,163],j784s4_dev_pbist15:[151,163],j784s4_dev_pbist1:[150,151,163],j784s4_dev_pbist2:[150,151,163],j784s4_dev_pbist3:[150,151,163],j784s4_dev_pbist4:[150,151,163],j784s4_dev_pbist5:[150,151,163],j784s4_dev_pbist7:[151,163],j784s4_dev_pbist8:[151,163],j784s4_dev_pcie0:[150,151,155,163],j784s4_dev_pcie1:[150,151,155,163],j784s4_dev_pcie2:[150,151,155,163],j784s4_dev_pcie3:[150,151,155,163],j784s4_dev_psc0:[150,151,163],j784s4_dev_r5fss0:[151,163],j784s4_dev_r5fss0_core0:[150,151,155,163],j784s4_dev_r5fss0_core1:[150,151,155,163],j784s4_dev_r5fss1:[151,163],j784s4_dev_r5fss1_core0:[150,151,155,163],j784s4_dev_r5fss1_core1:[150,151,155,163],j784s4_dev_r5fss2:[151,163],j784s4_dev_r5fss2_core0:[150,151,155,163],j784s4_dev_r5fss2_core1:[150,151,155,163],j784s4_dev_rti0:[150,151,163],j784s4_dev_rti15:[150,151,163],j784s4_dev_rti16:[150,151,163],j784s4_dev_rti17:[150,151,163],j784s4_dev_rti18:[150,151,163],j784s4_dev_rti19:[150,151,163],j784s4_dev_rti1:[150,151,163],j784s4_dev_rti28:[150,151,163],j784s4_dev_rti29:[150,151,163],j784s4_dev_rti2:[150,151,163],j784s4_dev_rti30:[150,151,163],j784s4_dev_rti31:[150,151,163],j784s4_dev_rti32:[150,151,163],j784s4_dev_rti33:[150,151,163],j784s4_dev_rti3:[150,151,163],j784s4_dev_rti4:[150,151,163],j784s4_dev_rti5:[150,151,163],j784s4_dev_rti6:[150,151,163],j784s4_dev_rti7:[150,151,163],j784s4_dev_sa2_cpsw_psilss0:[150,151,163,174],j784s4_dev_sa2_ul0:[150,151,155,163,174],j784s4_dev_serdes_10g0:[150,151,163],j784s4_dev_serdes_10g1:[150,151,163],j784s4_dev_serdes_10g2:[150,151,163],j784s4_dev_serdes_10g4:[150,151,163],j784s4_dev_stm0:[150,151,163],j784s4_dev_timer0:[150,151,155,163],j784s4_dev_timer10:[150,151,155,163],j784s4_dev_timer11:[150,151,155,163],j784s4_dev_timer12:[150,151,155,163],j784s4_dev_timer13:[150,151,155,163],j784s4_dev_timer14:[150,151,155,163],j784s4_dev_timer15:[150,151,155,163],j784s4_dev_timer16:[150,151,155,163],j784s4_dev_timer17:[150,151,155,163],j784s4_dev_timer18:[150,151,155,163],j784s4_dev_timer19:[150,151,155,163],j784s4_dev_timer1:[150,151,155,163],j784s4_dev_timer2:[150,151,155,163],j784s4_dev_timer3:[150,151,155,163],j784s4_dev_timer4:[150,151,155,163],j784s4_dev_timer5:[150,151,155,163],j784s4_dev_timer6:[150,151,155,163],j784s4_dev_timer7:[150,151,155,163],j784s4_dev_timer8:[150,151,155,163],j784s4_dev_timer9:[150,151,155,163],j784s4_dev_timesync_intrtr0:[150,151,155,161,163],j784s4_dev_uart0:[150,151,155,163],j784s4_dev_uart1:[150,151,155,163],j784s4_dev_uart2:[150,151,155,163],j784s4_dev_uart3:[150,151,155,163],j784s4_dev_uart4:[150,151,155,163],j784s4_dev_uart5:[150,151,155,163],j784s4_dev_uart6:[150,151,155,163],j784s4_dev_uart7:[150,151,155,163],j784s4_dev_uart8:[150,151,155,163],j784s4_dev_uart9:[150,151,155,163],j784s4_dev_ufs0:[150,151,155,163],j784s4_dev_usb0:[150,151,155,163],j784s4_dev_vpac0:[150,151,155,163],j784s4_dev_vpac1:[150,151,155,163],j784s4_dev_vusr_dual0:[150,151,155,163],j784s4_dev_wkup_ddpa0:[150,151,163],j784s4_dev_wkup_esm0:[150,151,155,163],j784s4_dev_wkup_gpio0:[150,151,155,163],j784s4_dev_wkup_gpio1:[150,151,155,163],j784s4_dev_wkup_gpiomux_intrtr0:[150,151,155,161,163],j784s4_dev_wkup_hsm0:[150,151,155,163],j784s4_dev_wkup_i2c0:[150,151,163],j784s4_dev_wkup_j7am_wakeup_16ff0:[150,151,163],j784s4_dev_wkup_porz_sync0:[150,151,163],j784s4_dev_wkup_psc0:[150,151,163],j784s4_dev_wkup_sms0:[151,163],j784s4_dev_wkup_uart0:[150,151,163],j784s4_dev_wkup_vtm0:[150,151,163],j784s4_dev_wkupmcu2main_vd:[151,163],j7_main_sec_mmr_main_0:128,j7_mcu_sec_mmr_mcu_0:128,j7am_main_sec_mmr_main_0:[143,157],j7vcl_main_sec_mmr_main_0:114,j7vcl_mcu_sec_mmr_mcu_0:[114,143,157],jitter:5,job:9,json:28,jtag:[0,7,21,23,25,29,172],jtag_unlock_host:[29,176],judgement:14,judici:28,just:[14,174],kdf:[15,16],kdf_context_len:[15,16],kdf_label_and_context:[15,16],kdf_label_and_context_len_max:[15,16],kdf_label_len:[15,16],keep:[2,3,6,28,32],kei:[0,2,14,15,16,21,22,25,27,28,164,168,170,171,173,174,175,176,178],kek:[4,16,25,171,178],kept:[0,5],key_prog_mask:19,keycnt:[20,23,172],keycount:[20,173],keyrev:[20,23,29,32,171,172,178],keyrevis:[20,23,173],keyston:176,keystor:[22,106],keywr:[23,172],keywr_aes_enc_bmek:23,keywr_aes_enc_bmpkh:23,keywr_aes_enc_ext_otp:23,keywr_aes_enc_smek:23,keywr_aes_enc_smpkh:23,keywr_enc_a:23,keywr_enc_bmpk_sign_a:23,keywr_enc_smpk_sign_a:23,keywr_err_decrypt_aes256_kei:19,keywr_err_decrypt_bmek:19,keywr_err_decrypt_bmpkh:19,keywr_err_decrypt_ext_otp:19,keywr_err_decrypt_smek:19,keywr_err_decrypt_smpkh:19,keywr_err_img_integ_smpk_cert:19,keywr_err_interal_op:19,keywr_err_invalid_ext_count:19,keywr_err_parse_cert:19,keywr_err_parse_fek:19,keywr_err_parse_smpk_cert:19,keywr_err_progr_bmek:19,keywr_err_progr_bmpkh_part_1:19,keywr_err_progr_bmpkh_part_2:19,keywr_err_progr_ext_otp:19,keywr_err_progr_fw_cfg_rev:19,keywr_err_progr_keycount:19,keywr_err_progr_keyrev:19,keywr_err_progr_msv:19,keywr_err_progr_overrid:19,keywr_err_progr_smek:19,keywr_err_progr_smpkh_part_1:19,keywr_err_progr_smpkh_part_2:19,keywr_err_progr_swrev:19,keywr_err_validation_bmpk_kei:19,keywr_err_validation_cert:19,keywr_err_validation_smpk_cert:19,keywr_err_validation_smpk_kei:19,keywr_err_write_prot_keycount:19,keywr_err_write_prot_keyrev:19,keywr_keycnt:23,keywr_keyrev:23,keywr_mek_opt:23,keywr_mpk_opt:23,keywr_msv:23,keywr_swrev_sbl:23,keywr_swrev_sec_bcfg:23,keywr_swrev_sysfw:23,keywr_vers:23,keywrit:[4,172,173],keywriter_error_cod:19,kfp5ugcgwxxcfxi:[23,172,176],kind:0,kindli:0,knob:[14,22],know:[0,3,5,26,165],knowledg:0,known:[8,11,28,78,93,109,123,138,152],l2_access_latency_valu:14,l2_pipeline_latency_valu:14,l2flush_don:14,l2flushreq:14,label:[15,16,166,177],lack:[0,5],larg:[32,165],larger:5,last:[6,14,23,27,28,176,177],latenc:[14,165],later:[3,165,170,176],latest:28,launch:176,layer:[2,31,178],layout:[2,13],lead:[8,23,173],least:[14,23],leav:[2,8,172],left:[9,13,32,173,177],legal:13,length:[2,15,16,22,23,28,166,170,172,175],less:5,lesser:165,let:[3,14,169],level:[2,14,23,26,29,37,51,65,80,95,111,125,140,154,169,176],levent_in:[81,96],leverag:173,levt:[38,52,66],librari:[0,26],like:[0,2,6,14,22,26,174],limit:[2,5,14,15,16,22,25,28,165,166,169,174,176,177],line4:169,line:[6,23,169,176],link:[3,37,42,51,56,65,70,80,85,95,100,111,116,125,130,140,145,154,159,169],linux:[0,2,176],list:[0,2,5,10,12,13,14,15,16,18,20,22,23,24,25,28,32,165,166,169,172,174,175,176,177],lite:2,littl:[14,176],load:[3,6,14,26,164,170,175],loader:176,local:[6,12,28,32,176],local_rm_boardcfg:28,locat:[0,2,10,12,13,14,23,25,26,27,28,29,40,54,68,83,98,114,128,143,157,170,175,176],lock:[23,27,168,176,177],lockstep:[0,14],lockstep_permit:14,log2:12,log:[14,27,28,32,169],log_output_consol:28,log_output_fil:28,logic:[14,23,37,51,65,80,95,111,125,140,154,165,172],longer:14,look:[2,39,53,67,82,97,113,127,142,156,176],loop:[5,14,27],lost:6,low:[2,3,4,6,12,13,25,27,28,29,32],low_prior:[45,59,74,89,104,119,133,148,162],lower:[14,19,20,23,32,166,169],lpm:7,lpm_seq:32,lpsc:[14,32],lpsc_main_debug_err_intr:[81,96],lpsc_main_infra_err_intr:[81,96],lpsc_per_common_err_intr:[81,96],lrst:6,lsb:[2,12,22,28,172,173],m4_0:[50,51,59,64,65,74],machin:32,macro:[7,25],made:[0,5,25,28,37,51,65,80,95,111,125,140,154,166],magic:[26,28,29,164],magic_word:26,mai:[2,5,6,8,13,14,23,26,27,165,167,174],main2mcu:28,main:[0,8,23,25,27,28,29,32,37,39,51,53,65,67,80,82,95,97,111,113,125,127,135,140,142,154,156,167],main_0_c6x_0_nonsecur:124,main_0_c6x_0_secur:124,main_0_c6x_1_nonsecur:124,main_0_c6x_1_secur:124,main_0_c7x_0_nonsecur:[36,124,139,153],main_0_c7x_0_secur:[124,139,153],main_0_icssg_0:[64,124],main_0_icssg_1:64,main_0_icssm_0:50,main_0_r5_0:[37,45,51,59,65,74,111,119,125,133,140,148,154,162],main_0_r5_0_nonsecur:[36,50,64,110,124,139,153],main_0_r5_0_secur:[36,50,64,110,124,139,153],main_0_r5_1:[37,45,51,59,65,74,111,119,125,133,140,148,154,162],main_0_r5_1_nonsecur:[36,50,64,110,124,139,153],main_0_r5_1_secur:[36,50,64,110,124,139,153],main_0_r5_2:[37,45,51,59,65,74,111,119,125,133,140,148,154,162],main_0_r5_3:[37,45,51,59,65,74,111,119,125,133,140,148,154,162],main_1_c7x_0_nonsecur:[139,153],main_1_c7x_0_secur:[139,153],main_1_r5_0:[65,74,125,133,140,148,154,162],main_1_r5_0_nonsecur:[64,124,139,153],main_1_r5_0_secur:[64,124,139,153],main_1_r5_1:[65,74,125,133,140,148,154,162],main_1_r5_1_nonsecur:[64,124,139,153],main_1_r5_1_secur:[64,124,139,153],main_1_r5_2:[65,74,125,133,140,148,154,162],main_1_r5_3:[65,74,125,133,140,148,154,162],main_2_c7x_0_nonsecur:153,main_2_c7x_0_secur:153,main_2_r5_0:[154,162],main_2_r5_0_nonsecur:153,main_2_r5_0_secur:153,main_2_r5_1:[154,162],main_2_r5_1_nonsecur:153,main_2_r5_1_secur:153,main_2_r5_2:[154,162],main_2_r5_3:[154,162],main_3_c7x_0_nonsecur:153,main_3_c7x_0_secur:153,main_io:7,main_isolation_en:25,main_isolation_hostid:25,maintain:[2,8,39,53,67,82,97,113,127,142,156,166,168,169,177],major:[2,3,25,32],make:[2,5,9,10,12,13,14,23,27,28,29,164,165,172,176],manag:[3,8,15,16,17,18,23,25,30,33,34,36,37,47,48,50,51,61,62,64,65,76,77,79,80,91,92,94,95,106,107,108,110,111,121,122,124,125,136,137,139,140,150,151,153,154,166,173,177,178],mandatori:[2,14,21,22,23,26,29,45,59,74,89,104,119,133,148,162,176],mani:[5,6,13,14,27,32],manipul:9,manner:[2,18,165,166,176],manual:[6,14,23,169],manufactur:[166,172],map:[9,11,12,13,26,27,28,29,32,33,38,47,52,61,66,76,91,107,121,136,141,150,155,168,169,172],mark:[2,5,14,29,33,35,38,42,43,47,49,52,56,57,61,63,66,70,71,76,78,81,84,85,86,91,93,96,99,100,101,107,109,112,115,116,117,121,123,126,129,130,131,136,138,141,144,145,146,150,152,155,158,159,160,166,168,169],mask:[17,168,172],maskabl:14,master:[14,29,36,50,64,79,94,110,124,139,153],match:[5,14,25,28,29,32,164,176],materi:166,max:[5,173],max_cpu_cor:23,max_freq_hz:5,max_hz:5,maximum:[2,5,12,13,15,16,22,25,28,44,58,72,87,102,118,132,147,161,168,172,173],mcanss_ext_ts_rollover_lvl_int:[112,126,141,155],mcanss_mcan_lvl_int:[112,126,141,155],mcu0:[82,97],mcu:[0,2,3,7,8,14,25,26,28,29,37,39,46,53,60,67,75,80,90,95,105,111,120,125,134,135,140,149,154,163,167],mcu_0_r5_0:[36,37,45,111,119,125,133,140,148,154,162],mcu_0_r5_1:[111,119,125,133,140,148,154,162],mcu_0_r5_2:[111,119,125,133,140,148,154,162],mcu_0_r5_3:[111,119,125,133,140,148,154,162],mcu_armss0_cpu0:[89,104],mcu_armss0_cpu1:[89,104],mcu_cpsw:[113,127,142,156],mcu_gpio0:7,mcu_io:7,mcu_ipc:7,mcu_m4fss0_core0:[54,68],mcu_navss0_ringacc0:[86,101,117,131,146,160],mcu_navss0_udmap0:[78,81,93,96],mcu_navss0_udmap_0:[109,112,123,126,138,141,152,155],mcu_per:[113,127,142,156],mcu_pulsar:[113,127,142,156],mcu_r5fss0_core0:[40,114,119,128,133,143,148,157,162],mcu_r5fss0_core1:[114,119,128,133,143,148,157,162],mcu_sec_mmr0:[83,98,176],mdio_pend:[112,126,141,155],mean:[3,6,14,19,23,25,28,32,36,50,64,79,94,110,124,139,153,164],meant:[5,14,167],meanwhil:3,mechan:[2,13,28],mek:[170,175],mem_init_di:14,member:[23,29],memori:[0,2,3,7,18,25,26,27,28,29,37,51,65,80,95,111,125,140,154,166,168,170,173,174,175,176,177],memset:5,mention:[14,164,165],messag:[0,14,26,32,33,34,35,38,39,42,43,45,47,48,49,52,53,56,57,59,61,62,63,66,67,70,71,74,76,77,78,81,82,84,85,86,89,91,92,93,96,97,99,100,101,104,107,108,109,112,113,115,116,117,119,121,122,123,126,127,129,130,131,133,136,137,138,141,142,144,145,146,148,150,151,152,155,156,158,159,160,162,166,168,169,175,176,177,178],method:[21,22,23,26,169],mevt:[38,52,66,81,96,112,126,141,155],mhz:[0,39,53,67,82,97,113,127,142,156],micro:14,might:[5,14,37,51,65,80,95,111,125,140,154],milli:14,millisecond:170,min:[5,172],min_cert_rev:[29,176],min_freq_hz:5,min_hz:5,mind:[3,6,37,51,65,80,95,111,125,140,154],minim:[0,12,26],minimum:[5,14,29,164,176],minor:[3,25,32,175],misc_lvl:[81,96],misconfigur:25,mismatch:25,mitig:[0,166],mix:165,mlbss_mlb_ahb_int:126,mlbss_mlb_int:126,mmr:[13,27,29,168,173,174],mmr_idx:17,mmr_val:17,mmra:174,mmu:[0,2,14],mode:[0,2,3,4,12,14,32,165,166,170,175,176],model:172,modif:168,modifi:[5,6,12,14,22,32,34,48,62,77,92,108,122,137,151,168,174,175,176],modul:[0,2,5,6,8,14,25,27,32,39,53,67,82,97,113,127,142,156,174],module_get:32,module_put:32,moduleclockparentchang:5,moment:[10,11],monitor:[32,81,86,96,101,112,117,126,131,141,146,155,160],monoton:6,more:[0,2,13,21,23,26,27,28,32,36,44,46,50,58,60,64,72,75,79,87,90,94,102,105,110,118,120,124,132,134,135,139,147,149,153,161,163,165,168,169,172,173,174],most:[5,12,22,28,168,173,177],motiv:165,mount:[33,47,61,76,91,107,121,136,150],move:[23,27],movement:0,mpk:[170,175],mpu:[2,25],mrst:6,msb:[2,12,22,172],msd:32,msg_device_sw_state_auto_off:6,msg_device_sw_state_on:6,msg_flag_clock_allow_freq_chang:5,msg_param_dev_clk_id:32,msg_param_v:32,msg_receiv:32,msmc0_rx:[85,100],msmc0_tx:[85,100],msmc:25,msmc_cache_s:[3,25],msmc_end_high:3,msmc_end_low:3,msmc_start_high:3,msmc_start_low:3,msv:19,multi:5,multipl:[0,2,5,6,23,26,27,28,32,166,168,169,170,172,174,175,176,177],multipli:5,must:[2,3,5,6,9,10,11,12,13,14,15,17,18,19,21,22,23,24,25,26,27,28,29,164,165,166,168,169,170,172,174,175,176,177],mutual:165,mux:[9,33,47,61,76,91,107,121,136,150],n_permission_reg:[18,23],nack:[5,11,13,18,24,27,28,44,58,72,87,102,118,132,147,161,177],nak:[2,5,6,7,8,14,25],name:[5,6,7,9,10,11,12,13,14,15,16,17,18,19,20,21,23,24,25,32,33,34,35,36,37,38,39,40,42,43,44,45,46,47,48,49,50,51,52,53,54,56,57,58,59,60,61,62,63,64,65,66,67,68,70,71,72,74,75,76,77,78,79,80,81,82,83,84,85,86,87,89,90,91,92,93,94,95,96,97,98,99,100,101,102,104,105,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,165,172,173,176,177],nativ:[37,51,65,80,95,111,125,140,154],natur:2,nav:25,nav_id:[10,11,12,13],navig:[0,2,10,11,12,13],navss0_bcdma_0:[138,141,146,152,155,160],navss0_ringacc0:[86,101],navss0_ringacc_0:[117,131,146,160],navss0_udmap0:[78,81,93,96],navss0_udmap_0:[109,112,123,126,138,141,152,155],navss:[18,32,169],navss_main_cpsw2_rx:[145,159],navss_main_cpsw2_tx:[145,159],navss_main_cpsw5_rx:[116,145,159],navss_main_cpsw5_tx:[116,145,159],navss_main_cpsw9_rx:130,navss_main_cpsw9_tx:130,navss_main_csi_rx:[130,145,159],navss_main_csi_tx:[130,145,159],navss_main_dmpac_tc0_cc_rx:130,navss_main_dmpac_tc0_cc_tx:130,navss_main_icssg0_rx:130,navss_main_icssg0_tx:130,navss_main_icssg1_rx:130,navss_main_icssg1_tx:130,navss_main_msmc0_rx:[130,145,159],navss_main_msmc0_tx:[130,145,159],navss_main_pdma_main_aasrc_rx:[116,130,145,159],navss_main_pdma_main_aasrc_tx:[116,130,145,159],navss_main_pdma_main_debug_ccmcu_rx:[116,130],navss_main_pdma_main_debug_mainc66_rx:[116,130,145,159],navss_main_pdma_main_debug_rx:[145,159],navss_main_pdma_main_mcan_rx:[116,130,145,159],navss_main_pdma_main_mcan_tx:[116,130,145,159],navss_main_pdma_main_mcasp_g0_rx:[116,130],navss_main_pdma_main_mcasp_g0_tx:[116,130],navss_main_pdma_main_mcasp_g1_rx:130,navss_main_pdma_main_mcasp_g1_tx:130,navss_main_pdma_main_mcasp_rx:[145,159],navss_main_pdma_main_mcasp_tx:[145,159],navss_main_pdma_main_misc_g0_rx:130,navss_main_pdma_main_misc_g0_tx:130,navss_main_pdma_main_misc_g1_rx:[116,130,145,159],navss_main_pdma_main_misc_g1_tx:[116,130,145,159],navss_main_pdma_main_misc_g2_rx:[116,130,145,159],navss_main_pdma_main_misc_g2_tx:[116,130,145,159],navss_main_pdma_main_misc_g3_rx:[116,130,145,159],navss_main_pdma_main_misc_g3_tx:[116,130,145,159],navss_main_pdma_main_misc_rx:[145,159],navss_main_pdma_main_misc_tx:[145,159],navss_main_pdma_main_spi_g0_rx:116,navss_main_pdma_main_spi_g0_tx:116,navss_main_pdma_main_spi_g1_rx:116,navss_main_pdma_main_spi_g1_tx:116,navss_main_pdma_main_usart_g0_rx:[116,130],navss_main_pdma_main_usart_g0_tx:[116,130],navss_main_pdma_main_usart_g1_rx:[116,130,145,159],navss_main_pdma_main_usart_g1_tx:[116,130,145,159],navss_main_pdma_main_usart_g2_rx:[116,130,145,159],navss_main_pdma_main_usart_g2_tx:[116,130,145,159],navss_main_pdma_main_usart_rx:[145,159],navss_main_pdma_main_usart_tx:[145,159],navss_main_saul0_rx:[130,145,159],navss_main_saul0_tx:[130,145,159],navss_main_udmap0_rx:[116,130,145,159],navss_main_udmap0_tx:[116,130,145,159],navss_main_vpac_dmpac_rx:[145,159],navss_main_vpac_dmpac_tx:[145,159],navss_main_vpac_tc0_cc_rx:130,navss_main_vpac_tc0_cc_tx:130,navss_main_vpac_tc1_cc_rx:130,navss_main_vpac_tc1_cc_tx:130,navss_mcu_pdma_adc_rx:[116,130,145,159],navss_mcu_pdma_adc_tx:[116,130,145,159],navss_mcu_pdma_cpsw0_rx:[116,130,145,159],navss_mcu_pdma_cpsw0_tx:[116,130,145,159],navss_mcu_pdma_mcu0_rx:[116,130,145,159],navss_mcu_pdma_mcu0_tx:[116,130,145,159],navss_mcu_pdma_mcu1_rx:[116,130,145,159],navss_mcu_pdma_mcu1_tx:[116,130,145,159],navss_mcu_pdma_mcu2_rx:[116,130,145,159],navss_mcu_pdma_mcu2_tx:[116,130,145,159],navss_mcu_saul0_rx:[116,130,145,159],navss_mcu_saul0_tx:[116,130,145,159],navss_mcu_udmap0_rx:[116,130,145,159],navss_mcu_udmap0_tx:[116,130,145,159],necessari:[8,14,29,32,168,177],need:[0,2,3,10,11,12,14,22,23,25,26,27,28,164,165,170,172,175,176,177],never:168,newer:5,next:[2,27,28,168,176],nich:28,nist:166,nmfi_en:14,nobmp:[23,172,173,176],node:176,non:[0,7,11,12,13,14,17,23,26,28,29,36,37,50,51,64,65,79,80,90,94,95,105,110,111,120,124,125,134,139,140,149,153,154,163,166,168,169,172,176],none:[25,28,36,50,64,79,94,110,124,139,153,169,172,174],nonsec:176,nonsec_a53_2_response_tx:[45,59],nonsec_a53_3_response_tx:[45,59],nonsec_a53_4_response_tx:[45,59],nonsec_a72_2_notify_tx:[119,133,148,162],nonsec_a72_2_response_tx:[119,133,148,162],nonsec_a72_3_notify_tx:[119,133,148,162],nonsec_a72_3_response_tx:[119,133,148,162],nonsec_a72_4_notify_tx:[119,133,148,162],nonsec_a72_4_response_tx:[119,133,148,162],nonsec_a72_5_notify_tx:162,nonsec_a72_5_response_tx:162,nonsec_a72_6_notify_tx:162,nonsec_a72_6_response_tx:162,nonsec_a72_7_notify_tx:162,nonsec_a72_7_response_tx:162,nonsec_c6x_0_1_notify_tx:133,nonsec_c6x_0_1_response_tx:133,nonsec_c6x_1_1_notify_tx:133,nonsec_c6x_1_1_response_tx:133,nonsec_c7x_0_0_response_tx:45,nonsec_c7x_0_1_notify_tx:[148,162],nonsec_c7x_0_1_response_tx:[148,162],nonsec_c7x_1_1_notify_tx:[148,162],nonsec_c7x_1_1_response_tx:[148,162],nonsec_c7x_1_notify_tx:133,nonsec_c7x_1_response_tx:133,nonsec_c7x_2_1_notify_tx:162,nonsec_c7x_2_1_response_tx:162,nonsec_c7x_3_1_notify_tx:162,nonsec_c7x_3_1_response_tx:162,nonsec_dmsc2dm_notify_tx:[119,133],nonsec_dmsc2dm_response_tx:[119,133],nonsec_gpu_0_notify_tx:[133,148,162],nonsec_gpu_0_response_tx:[133,148,162],nonsec_gpu_response_tx:59,nonsec_high_priority_rx:[119,133,148,162],nonsec_icssg_0_notify_tx:133,nonsec_icssg_0_response_tx:133,nonsec_low_priority_rx:[45,59,119,133,148,162],nonsec_m4_0_response_tx:59,nonsec_main_0_r5_0_notify_tx:[119,133,148,162],nonsec_main_0_r5_0_response_tx:[119,133,148,162],nonsec_main_0_r5_1_response_tx:[45,59],nonsec_main_0_r5_2_notify_tx:[119,133,148,162],nonsec_main_0_r5_2_response_tx:[119,133,148,162],nonsec_main_0_r5_3_response_tx:[45,59],nonsec_main_1_r5_0_notify_tx:[133,148,162],nonsec_main_1_r5_0_response_tx:[133,148,162],nonsec_main_1_r5_2_notify_tx:[133,148,162],nonsec_main_1_r5_2_response_tx:[133,148,162],nonsec_main_2_r5_0_notify_tx:162,nonsec_main_2_r5_0_response_tx:162,nonsec_main_2_r5_2_notify_tx:162,nonsec_main_2_r5_2_response_tx:162,nonsec_mcu_0_r5_0_notify_tx:[119,133,148,162],nonsec_mcu_0_r5_0_response_tx:[45,119,133,148,162],nonsec_mcu_0_r5_2_notify_tx:[119,133,148,162],nonsec_mcu_0_r5_2_response_tx:[119,133,148,162],nonsec_notify_resp_rx:[119,133,148,162],nonsec_tifs2dm_notify_tx:[148,162],nonsec_tifs2dm_response_tx:[45,59,148,162],normal:[3,5,6,7,8,9,10,11,12,13,14,15,16,18,20,21,23,24,25,27,28,29,170,176],notat:23,note:[0,5,6,7,9,14,22,29,32,33,40,47,54,61,68,76,78,83,91,93,98,107,109,114,121,123,128,136,138,143,150,152,157,169,172,176],notif:[2,3,25,26,27,28,29],notifi:[3,28,89,104,119,133,148,162],notify_resp:[89,104,119,133,148,162],now:[17,23,26,27,28,164,165,170],npaddingbyt:23,num:5,num_comp:26,num_elem:26,num_match_iter:14,num_par:5,num_parents32:5,num_resourc:28,num_wait_iter:14,number:[2,3,5,6,9,12,13,14,15,16,17,18,22,23,26,27,28,29,32,37,44,45,51,58,59,65,72,74,80,87,89,95,102,104,111,118,119,125,132,133,140,147,148,154,161,162,164,165,168,169,172,173,174,176],numconfig:23,numpar:5,numpermiss:23,numpermissions0:23,numpermissions1:23,nvic:[38,52,66,81,96,141,155],nvic_217:[45,59],nvic_81:[148,162],obtain:[21,23,166,169,174,176],occup:12,occur:[13,14,22,32,169],ocmc:[25,28,29],oct:[23,172,173,176],octet:[23,172],oem:172,oes_reg_index:32,ofc:27,off:[5,6,7,14,32],offer:[2,168,170],offici:27,offset:[13,14,26,32,35,49,63,168,173],often:[2,168],oid:[23,173],old:5,older:[5,176],omiss:164,onc:[5,6,14,22,26,27,28,32,39,53,67,82,97,113,127,142,156,166,168,176,177],one:[0,3,5,7,12,14,15,16,17,22,23,25,27,28,29,33,36,47,50,61,64,76,79,91,94,107,110,121,124,136,139,150,153,165,166,168,169,170,172,174,176],onetim:0,onli:[0,2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,32,36,50,64,79,94,110,124,139,153,164,165,166,168,169,170,172,173,174,175,176,177],onto:25,open:[23,28,172,174,176,177],openssl:176,oper:[0,2,5,6,11,13,14,17,18,19,22,23,27,28,29,32,164,165,166,168,170,175,176],opt:[23,172,176],optim:[23,26,165],option:[0,2,5,9,12,13,14,22,25,26,28,29,33,46,47,60,61,75,76,90,91,105,107,120,121,134,136,149,150,163,166,167,176],order:[2,6,12,13,14,25,26,27,28,29,32,78,93,109,123,138,152,164,165,169,172,174,175,176],order_id:12,orderid:[12,13],org:164,organ:[33,47,61,76,91,107,121,136,150,165,168,170],origin:[5,12,13,27,170],origpar:5,os_irq:[141,155],osal:32,ospi_lvl_intr:126,otfa_intr_err_pend:126,otg_lvl:[81,96],otgirq:[112,126,141,155],other:[0,2,5,6,9,12,13,14,17,19,21,22,23,25,28,29,32,164,165,166,168,169,170,173,174,175,176,177],otherwis:[2,5,7,9,13,18,28,29,176],otp:[4,25,32,164,171,178],otp_config:29,otp_entri:29,otp_rev_id_sbl:20,otp_rev_id_sec_brdcfg:20,otp_rev_id_sysfw:20,out:[6,14,166,169,170,172,175,176,177],outer:23,outfifo_level:126,outform:176,outgo:[33,47,61,76,91,107,121,136,150],outgroup_level:126,outl_intr:[81,96,126],outp:[112,126,141,155],output:[5,9,13,23,28,32,33,47,61,76,91,107,121,136,150,170,175,176],output_binary_fil:28,outsid:[171,178],over:[2,14,24,26,29,32,165,177],overal:[6,14,25,28],overhead:14,overlap:[28,35,38,43,49,52,57,63,66,71,78,81,84,86,93,96,99,101,109,112,115,117,123,126,129,131,138,141,144,146,152,155,158,160,167],overrid:[14,19,23,169],overridden:169,overview:[2,174],ovrd:23,own:[5,11,12,13,14,25,26,28,36,50,64,78,79,93,94,109,110,123,124,138,139,152,153,166,168,169,174],owner:[11,12,13,28,32,36,50,64,79,94,110,124,139,153,168,174],owner_index:18,owner_permission_bit:18,owner_privid:18,ownership:[14,18,29,165,174],packet:[13,32],pad:[170,175],page:0,pair:[19,29,32,174],parallel:[0,26],paramet:[2,3,5,6,7,8,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,33,34,35,38,42,43,47,48,49,52,56,57,61,62,63,66,70,71,76,77,78,81,84,85,86,91,92,93,96,99,100,101,107,108,109,112,115,116,117,121,122,123,126,129,130,131,136,137,138,141,144,145,146,150,151,152,155,158,159,160,164,167,170],paramt:25,parent32:5,parent:[5,32,33,47,61,76,91,107,121,136,150],pars:[19,26,32,164],parser:23,part1:172,part:[8,12,13,19,23,26,27,32,35,38,42,43,49,52,56,57,63,66,70,71,78,81,84,85,86,93,96,99,100,101,109,112,115,116,117,123,126,129,130,131,138,141,144,145,146,152,155,158,159,160,165,172,176,177],parti:0,partial:3,particular:[14,23,33,34,47,48,61,62,76,77,91,92,107,108,121,122,136,137,150,151],partit:[32,167],pass:[5,6,8,10,12,13,23,25,27,28,29,176],patch:[3,32],patch_vers:3,path:[5,45,59,74,89,104,119,133,148,162,169,176],pattern:173,paus:[13,32],payload:[2,22,23,164,175,176],pbu:173,pcie0_pend:[81,96],pcie10_pend:[81,96],pcie11_pend:[81,96],pcie12_pend:[81,96],pcie13_pend:[81,96],pcie14_pend:[81,96],pcie1_pend:[81,96],pcie2_pend:[81,96],pcie3_pend:[81,96],pcie4_pend:[81,96],pcie5_pend:[81,96],pcie6_pend:[81,96],pcie7_pend:[81,96],pcie8_pend:[81,96],pcie9_pend:[81,96],pcie_cpts_comp:[66,81,96,112,126,141,155],pcie_cpts_genf0:[66,81,96,112,126,141,155],pcie_cpts_hw1_push:[66,81,96,112,126,141,155],pcie_cpts_hw2_push:[66,81,96,112,126,141,155],pcie_cpts_pend:[81,96,112,126,141,155],pcie_cpts_sync:[66,81,96,112,126,141,155],pcie_downstream_puls:[112,126,141,155],pcie_dpa_puls:[112,141,155],pcie_error_puls:[112,126,141,155],pcie_flr_puls:[112,126,141,155],pcie_hot_reset_puls:[112,126,141,155],pcie_legacy_puls:[112,126,141,155],pcie_link_state_puls:[112,126,141,155],pcie_local_level:[112,126,141,155],pcie_phy_level:[112,126,141,155],pcie_ptm_valid_puls:[66,112,126,141,155],pcie_pwr_state_puls:[112,126,141,155],pd_get:32,pd_init:32,pd_inv_dep_data:32,pd_put:32,pd_rstdne_timeout:32,pd_trans_timeout:32,pdk:19,pdma_cpsw0_rx:[85,100],pdma_cpsw0_tx:[85,100],pdma_debug_cc_rx:[85,100],pdma_debug_main_rx:[85,100],pdma_debug_mcu_rx:[85,100],pdma_main0_mcan0_rx:[42,56],pdma_main0_mcan0_tx:[42,56],pdma_main0_mcasp0_rx:[85,100],pdma_main0_mcasp0_tx:[85,100],pdma_main0_mcasp1_rx:[85,100],pdma_main0_mcasp1_tx:[85,100],pdma_main0_mcasp2_rx:[85,100],pdma_main0_mcasp2_tx:[85,100],pdma_main0_mcspi0_rx:[42,56,70],pdma_main0_mcspi0_tx:[42,56,70],pdma_main0_mcspi1_rx:[42,56,70],pdma_main0_mcspi1_tx:[42,56,70],pdma_main0_mcspi2_rx:[42,56,70],pdma_main0_mcspi2_tx:[42,56,70],pdma_main0_mcspi3_rx:70,pdma_main0_mcspi3_tx:70,pdma_main0_uart0_rx:70,pdma_main0_uart0_tx:70,pdma_main0_uart1_rx:70,pdma_main0_uart1_tx:70,pdma_main1_adc0_rx:70,pdma_main1_mcan0_rx:70,pdma_main1_mcan0_tx:70,pdma_main1_mcan1_rx:70,pdma_main1_mcan1_tx:70,pdma_main1_mcspi4_rx:70,pdma_main1_mcspi4_tx:70,pdma_main1_spi0_rx:[85,100],pdma_main1_spi0_tx:[85,100],pdma_main1_spi1_rx:[85,100],pdma_main1_spi1_tx:[85,100],pdma_main1_spi2_rx:[85,100],pdma_main1_spi2_tx:[85,100],pdma_main1_spi3_rx:[85,100],pdma_main1_spi3_tx:[85,100],pdma_main1_spi4_rx:[85,100],pdma_main1_spi4_tx:[85,100],pdma_main1_uart0_rx:[42,56],pdma_main1_uart0_tx:[42,56],pdma_main1_uart1_rx:[42,56],pdma_main1_uart1_tx:[42,56],pdma_main1_uart2_rx:[42,56,70],pdma_main1_uart2_tx:[42,56,70],pdma_main1_uart3_rx:[42,56,70],pdma_main1_uart3_tx:[42,56,70],pdma_main1_uart4_rx:[42,56,70],pdma_main1_uart4_tx:[42,56,70],pdma_main1_uart5_rx:[42,56,70],pdma_main1_uart5_tx:[42,56,70],pdma_main1_uart6_rx:[42,56,70],pdma_main1_uart6_tx:[42,56,70],pdma_main1_usart0_rx:[85,100],pdma_main1_usart0_tx:[85,100],pdma_main1_usart1_rx:[85,100],pdma_main1_usart1_tx:[85,100],pdma_main1_usart2_rx:[85,100],pdma_main1_usart2_tx:[85,100],pdma_mcasp_mcasp0_rx:[42,56],pdma_mcasp_mcasp0_tx:[42,56],pdma_mcasp_mcasp1_rx:[42,56],pdma_mcasp_mcasp1_tx:[42,56],pdma_mcasp_mcasp2_rx:[42,56],pdma_mcasp_mcasp2_tx:[42,56],pdma_mcu0_adc12_rx:[85,100],pdma_mcu0_adc12_tx:[85,100],pdma_mcu1_mcan0_rx:[85,100],pdma_mcu1_mcan0_tx:[85,100],pdma_mcu1_mcan1_rx:[85,100],pdma_mcu1_mcan1_tx:[85,100],pdma_mcu1_spi0_rx:[85,100],pdma_mcu1_spi0_tx:[85,100],pdma_mcu1_spi1_rx:[85,100],pdma_mcu1_spi1_tx:[85,100],pdma_mcu1_spi2_rx:[85,100],pdma_mcu1_spi2_tx:[85,100],pdma_mcu1_usart0_rx:[85,100],pdma_mcu1_usart0_tx:[85,100],peer:32,pem:176,pend:6,pend_intr:[81,96,112,126,141,155],per0:[39,53,67,82,97,113,127,142,156],per1:[39,53,67,82,97,127,142,156],per:[2,12,13,14,25,26,27,28,29,32,33,47,61,76,91,107,121,136,150,166,168,169,176],perf_ctrl:13,perf_ctrl_timeout_cnt:13,perform:[2,8,11,12,13,14,17,18,21,22,23,24,27,28,29,32,135,164,165,166,168,169,170,171,174,178],peripher:[0,9,27,28,46,60,75,90,105,120,134,149,163,165,167,172],perman:168,permiss:[12,18,23,29,36,50,64,79,94,110,124,139,153,168,174],permission00:23,permission01:23,permission02:23,permission10:23,permit:[14,25,34,37,40,44,45,46,48,51,54,58,59,60,62,65,68,72,74,75,77,80,83,87,89,90,92,95,98,102,104,105,108,111,114,118,119,120,122,125,128,132,133,134,135,137,140,143,147,148,149,151,154,157,161,162,163,165],perspect:[26,33,47,61,76,91,107,121,136,150,169],physic:[2,3,7,14,21,25,27,28,29,40,54,68,83,98,114,128,143,157,165,176],pick:23,piec:[3,23,168],pin:27,pinmux:27,pipelin:14,piyali:28,pka:[0,174],pkc:164,pkcs1:164,pkh:170,pktdma:[0,2,13],pktdma_rx:[42,56,70],pktdma_rx_chan_error:[38,52,66],pktdma_rx_flow_complet:[38,52,66],pktdma_rx_flow_firewal:[38,52,66],pktdma_rx_flow_starv:[38,52,66],pktdma_tx:[42,56,70],pktdma_tx_chan_error:[38,52,66],pktdma_tx_flow_complet:[38,52,66],place:[2,5,7,11,14,23,25,26,28,29,164,170,172,176],placement:2,plain:[14,25,28,172],plain_key_cnt:172,plain_key_rev:172,plain_keywr_min_vers:172,plain_mek_opt:172,plain_mpk_opt:172,plain_msv:172,plain_swrev_sbl:172,plain_swrev_sec_brdcfg:172,plain_swrev_sysfw:172,plaintext:172,platform:[24,167],pleas:[6,14,22,23,25,27,28,29,165,167,168,169,172,174,175,176,177],pll:[27,106],pllfrac2_ssmod_16fft_main_0:127,pllfrac2_ssmod_16fft_main_13:127,pllfrac2_ssmod_16fft_main_14:127,pllfrac2_ssmod_16fft_main_15:127,pllfrac2_ssmod_16fft_main_16:127,pllfrac2_ssmod_16fft_main_17:127,pllfrac2_ssmod_16fft_main_18:127,pllfrac2_ssmod_16fft_main_19:127,pllfrac2_ssmod_16fft_main_1:127,pllfrac2_ssmod_16fft_main_23:127,pllfrac2_ssmod_16fft_main_25:127,pllfrac2_ssmod_16fft_main_2:127,pllfrac2_ssmod_16fft_main_3:127,pllfrac2_ssmod_16fft_main_4:127,pllfrac2_ssmod_16fft_main_5:127,pllfrac2_ssmod_16fft_main_6:127,pllfrac2_ssmod_16fft_main_7:127,pllfrac2_ssmod_16fft_main_8:127,pllfrac2_ssmod_16fft_mcu_0:127,pllfrac2_ssmod_16fft_mcu_1:127,pllfrac2_ssmod_16fft_mcu_2:127,pllfracf2_ssmod_16fft_main_0:[39,53,142,156],pllfracf2_ssmod_16fft_main_12:[39,53,142,156],pllfracf2_ssmod_16fft_main_14:[142,156],pllfracf2_ssmod_16fft_main_15:[39,53],pllfracf2_ssmod_16fft_main_16:[53,142,156],pllfracf2_ssmod_16fft_main_17:[39,53,142,156],pllfracf2_ssmod_16fft_main_19:[142,156],pllfracf2_ssmod_16fft_main_1:[39,53,142,156],pllfracf2_ssmod_16fft_main_25:[142,156],pllfracf2_ssmod_16fft_main_26:[142,156],pllfracf2_ssmod_16fft_main_27:156,pllfracf2_ssmod_16fft_main_28:156,pllfracf2_ssmod_16fft_main_2:[39,53,142,156],pllfracf2_ssmod_16fft_main_3:[142,156],pllfracf2_ssmod_16fft_main_4:[142,156],pllfracf2_ssmod_16fft_main_5:[39,142,156],pllfracf2_ssmod_16fft_main_6:[142,156],pllfracf2_ssmod_16fft_main_7:[39,142,156],pllfracf2_ssmod_16fft_main_8:[39,53,142,156],pllfracf2_ssmod_16fft_main_9:156,pllfracf2_ssmod_16fft_mcu_0:[39,53,142,156],pllfracf2_ssmod_16fft_mcu_1:[142,156],pllfracf2_ssmod_16fft_mcu_2:[142,156],pllfracf_ssmod_16fft_main_0:[67,113],pllfracf_ssmod_16fft_main_12:[67,113,127],pllfracf_ssmod_16fft_main_14:[67,113],pllfracf_ssmod_16fft_main_1:[67,113],pllfracf_ssmod_16fft_main_2:67,pllfracf_ssmod_16fft_main_3:113,pllfracf_ssmod_16fft_main_4:113,pllfracf_ssmod_16fft_main_8:[67,113],pllfracf_ssmod_16fft_mcu_0:[67,113],pllfracf_ssmod_16fft_mcu_1:113,pllfracf_ssmod_16fft_mcu_2:113,plu:13,pm_bcfg_hash:23,pm_dev_init:32,pm_init:32,pm_sys_reset:32,pmboardcfghash:[23,170],pme_gen_lvl:[81,96],pmmc:5,point:[3,14,19,22,26,27,28,32,165,176],pointer:[5,7,12,13,25,27,28,29,170],pointrpend:[81,96,112,126,141,155],polic:[2,14],polici:174,poll:[5,22],pool:14,popul:[2,21,26,27,28,29,166,170,172,173,175],por:168,port:[21,22,23,169,172,176],portion:[28,29,174,177],posit:[6,32,173],possess:166,possibl:[3,5,6,12,14,28,166],post:[28,32],potenti:32,power:[0,3,6,8,14,25,30,33,34,47,48,61,62,76,77,91,92,107,108,121,122,136,137,150,151,176,178],powerdomain:32,pppp:176,pr1_edc0_latch0_in:[52,66,81,96,126],pr1_edc0_latch1_in:[52,66,81,96,126],pr1_edc0_sync0_out:[52,66,81,96,126],pr1_edc0_sync1_out:[52,66,81,96,126],pr1_edc1_latch0_in:[66,81,96,126],pr1_edc1_latch1_in:[66,81,96,126],pr1_edc1_sync0_out:[66,81,96,126],pr1_edc1_sync1_out:[66,81,96,126],pr1_host_intr_pend:[81,96,126],pr1_host_intr_req:[52,66,81,96,126],pr1_iep0_cap_intr_req:[52,66,81,96,126],pr1_iep0_cmp_intr_req:[52,66,81,96,126],pr1_iep1_cap_intr_req:[66,81,96,126],pr1_iep1_cmp_intr_req:[66,81,96,126],pr1_rx_sof_intr_req:[81,96,126],pr1_slv_intr:[52,66,81,96,126],pr1_tx_sof_intr_req:[81,96,126],precaut:25,preclud:28,predefin:[165,167,168],prefix:2,prepar:[2,7,26],prepend:2,presenc:164,present:[2,3,5,13,22,26,29,32,166,176],preserv:23,presum:25,prevent:[6,14,17,27,28,37,51,65,80,95,111,125,140,154,165,168,169,174,176],previou:165,previous:14,prf:166,primari:[2,21,22,28,29,165,173,174],prime:26,primer:[171,178],print:[32,176],print_freq:5,printf:5,prior:[5,6,9,13,14,32],prioriti:[2,13,25,28,32],priv:[18,23,32],privat:[170,172,173,175,176],privid:166,priviledg:2,privileg:[2,23,36,50,64,79,94,110,124,139,153,169,176],privilig:166,probabl:14,proc_access_list:29,proc_access_mast:29,proc_access_secondari:29,proc_auth_load_config:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167,168,169,170,171,172,173,174,175,176,177,178],proc_id:[7,14],proce:176,procedur:[166,176],proceess:21,process:[0,2,3,5,6,8,9,10,12,13,14,18,21,22,23,25,26,29,44,45,58,59,72,74,87,89,102,104,118,119,132,133,147,148,161,162,167,168,172,175,176,177],processor:[0,2,4,7,9,23,25,28,45,59,74,89,104,106,119,133,148,162,176,177],processor_access_list:29,processor_acl_list:29,processor_id:[14,29],produc:166,product:[27,165,176],profil:25,program:[2,6,9,10,11,12,13,15,16,18,19,20,23,27,28,29,32,39,53,67,82,97,113,127,142,156,164,172,173,177],programm:[12,17,168],programmed_st:[5,6],progress:32,project:28,prompt:[23,172,173,176],proper:[2,27],properli:[27,32],protect:[0,14,19,23,27,29,164,165,166,168,169,170,172,175,177],protocol:[2,13,176],provid:[0,2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,32,33,34,35,36,37,38,39,40,42,43,44,45,46,47,48,49,50,51,52,53,54,56,57,58,59,60,61,62,63,64,65,66,67,68,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167,168,169,170,172,176],proxi:[0,2,4,5,9,11,13,18,25,29,32,37,51,65,80,95,106,111,125,140,154,169],proxy_cfg:[10,32],proxy_cfg_respons:10,proxy_init:32,proxy_oes_get:32,proxy_oes_set:32,psc:[6,14,27,32],psc_inv_data:32,pseudo:[5,166],pseudorandom:166,psi:[0,2,4,13,32,106],psil:[11,29,174],psil_dst_thread:32,psil_host_id_bcfg:32,psil_host_id_check:32,psil_init:32,psil_msg_host_id:32,psil_pair:32,psil_read:32,psil_src_thread:32,psil_src_thread_p:32,psil_thread:32,psil_thread_cfg_reg_addr:32,psil_thread_cfg_reg_val_hi:32,psil_thread_cfg_reg_val_lo:32,psil_thread_dis:32,psil_thread_en:32,psil_to:13,psil_to_tout:13,psil_to_tout_cnt:13,psil_unpair:32,psil_writ:32,psinfo:32,psuedo:5,pub:23,pub_boardcfg_rm_tisci:28,pulsar_0:[79,94,110,124,139,153],pulsar_1:[79,94,110,124,139,153],purpos:[0,14,23,32,37,51,65,80,95,111,125,140,154,164,166,167,168,170,174,176],put:[32,172,176],put_actflag_aesenc_bmek:172,put_actflag_aesenc_bmpkh:172,put_actflag_aesenc_ext_otp:172,put_actflag_aesenc_smek:172,put_actflag_aesenc_smpkh:172,put_actflag_plain_key_cnt:172,put_actflag_plain_key_rev:172,put_actflag_plain_mek_opt:172,put_actflag_plain_mpk_opt:172,put_actflag_plain_msv:172,put_actflag_plain_swrev_sbl:172,put_actflag_plain_swrev_sec_brdcfg:172,put_actflag_plain_swrev_sysfw:172,put_aesenc_bmek:172,put_aesenc_bmpkh:172,put_aesenc_ext_otp:172,put_aesenc_smek:172,put_aesenc_smpkh:172,put_enc_aes_kei:172,put_enc_bmpk_signed_aes_kei:172,put_enc_smpk_signed_aes_kei:172,put_indx_aesenc_ext_otp:172,put_iv_aesenc_bmek:172,put_iv_aesenc_bmpkh:172,put_iv_aesenc_ext_otp:172,put_iv_aesenc_smek:172,put_iv_aesenc_smpkh:172,put_plain_key_cnt:172,put_plain_key_rev:172,put_plain_keywr_min_v:172,put_plain_mek_opt:172,put_plain_mpk_opt:172,put_plain_msv:172,put_plain_swrev_sbl:172,put_plain_swrev_sec_brdcfg:172,put_plain_swrev_sysfw:172,put_rs_aesenc_bmek:172,put_rs_aesenc_bmpkh:172,put_rs_aesenc_ext_otp:172,put_rs_aesenc_smek:172,put_rs_aesenc_smpkh:172,put_size_aesenc_bmek:172,put_size_aesenc_bmpkh:172,put_size_aesenc_ext_otp:172,put_size_aesenc_smek:172,put_size_aesenc_smpkh:172,put_size_enc_a:172,put_size_enc_bmpk_signed_a:172,put_size_enc_smpk_signed_a:172,put_wprp_aesenc_ext_otp:172,qmode:12,qos:13,qqqq:176,queri:[5,7,17,18,28,168],query_freq_resp:5,question:18,queue:[0,2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,24,25,27,28,29,32],quick:[165,167],quietli:[12,13],quirk:0,r5_0:[37,51,65,80,89,95,104,111,125,140,154],r5_1:[65,80,89,95,104,125,140,154],r5_2:[80,89,95,104,154],r5_3:[80,89,95,104],r5_cl0_c0:[83,98,176],r5_cl0_c1:[83,98,176],r5_lpsc:14,r5_reset:14,r5f:[0,2,14,67,113,127,142,156],r5fss0_core0:[68,74,114,119,128,133,143,148,157,162],r5fss0_core1:[68,74,114,119,128,133,143,148,157,162],r5fss1_core0:[68,74,128,133,143,148,157,162],r5fss1_core1:[68,74,128,133,143,148,157,162],r5fss2_core0:[157,162],r5fss2_core1:[157,162],ra_init:32,ra_inst:28,ram:[3,10,14],random:[23,166,170,172,175,176],randomli:[19,166],randomstr:[23,170],rang:[3,5,10,12,13,22,25,32,35,38,42,43,44,49,52,56,57,58,63,66,70,71,72,78,80,81,84,85,86,87,93,95,96,99,100,101,102,109,112,115,116,117,118,123,126,129,130,131,132,138,141,144,145,146,147,152,155,158,159,160,161],range_num:28,range_num_sec:28,range_start:28,range_start_sec:28,rapidli:5,rare:5,rat:14,rat_exp_intr:126,rate:[5,14],rather:5,rational:14,raw:170,rchan_rcfg:13,rchan_rcq:13,rchan_rflow_rng:13,rchan_rpri_ctrl:13,rchan_rst_sch:13,rchan_thrd_id:11,read:[2,3,4,10,12,13,14,15,19,22,23,24,27,29,32,36,39,45,50,53,59,64,67,74,79,82,89,94,97,104,110,113,119,124,127,133,139,142,148,153,156,162,165,166,169,171,172,174,176,177,178],readabl:[3,32,33,47,61,76,91,107,121,136,150],readback:169,readi:[3,14,26],real:[5,9,11,12,13,28],realli:165,reamin:29,reason:[12,14,25,27,28,165,168],reboot:[32,166,168],rec_intr_pend:[81,96,112,126,141,155],receipt:[27,29],receiv:[2,3,5,11,14,25,29,32,35,49,63,78,81,93,96,109,112,123,126,138,141,152,155,166,177],recept:28,reciev:[0,26],recommend:[25,27,28,165,166],reconfigur:[8,25,27,177],record:12,recov:14,recoveri:[8,14,29],reduc:[28,29,170,172,173],redund:[172,173],ref:[9,11,12,13,28],refer:[0,2,5,6,14,19,25,26,27,28,29,36,39,50,53,64,67,79,82,94,97,110,113,124,127,139,142,153,156,165,167,168,169,172,173,174,175,176,177],reflect:[23,26,27,28,176],refresh:168,regard:[0,2,6,13],regardless:[5,6],region0:23,region1:23,region:[0,7,10,11,12,13,14,23,32,167,168,174,177],regist:[2,5,9,10,12,13,14,15,16,17,18,22,23,27,28,29,32,39,53,67,82,97,113,127,142,156,166,168,173],regular:[25,28],reject:[13,23,25,28,35,38,43,49,52,57,63,66,71,78,81,84,86,93,96,99,101,109,112,115,117,123,126,129,131,138,141,144,146,152,155,158,160,169],rel:5,relat:[13,166,174],relationship:3,releas:[0,2,6,28,29,32,166,174,177],release_processor:14,relev:[14,23,165,169],reli:170,relinquish:14,reloc:3,remain:[0,3,5,7,22,27,29,165,169,170,172,176],remot:11,remov:[25,177],render:164,reorder:176,repeat:[22,165],replac:[12,23,167,172,173,176],repons:0,report:[14,28,32,176],repres:[3,5,23,28,32,33,34,40,44,45,47,48,54,58,59,61,62,68,72,74,76,77,83,87,89,91,92,98,102,104,107,108,114,118,119,121,122,128,132,133,136,137,143,147,148,150,151,157,161,162,169,173],represent:[23,173],reprogram:169,req:[23,172,173,176],req_distinguished_nam:[23,172,173,176],request:[0,3,5,6,7,8,11,15,16,17,18,19,20,21,23,24,25,26,27,28,29,32,35,38,42,43,49,52,56,57,63,66,70,71,78,81,84,85,86,93,96,99,100,101,109,112,115,116,117,123,126,129,130,131,138,141,144,145,146,152,155,158,159,160,166,169,171,177,178],request_processor:14,requir:[0,2,5,6,9,12,14,18,21,22,23,25,27,28,29,32,35,38,42,43,49,52,56,57,63,66,70,71,78,81,84,85,86,93,96,99,100,101,109,112,115,116,117,123,126,129,130,131,138,141,144,145,146,152,155,158,159,160,164,165,166,167,169,170,172,173,174,175,176,177],requisit:5,resasg:28,resasg_entri:28,resasg_entries_s:28,resasg_firewall_cfg:32,resasg_fwl_ch:32,resasg_fwl_id:32,resasg_subtype_bcdma_block_copy_chan:[44,58,72],resasg_subtype_bcdma_ring_block_copy_chan:[44,58,72],resasg_subtype_bcdma_ring_split_tr_rx_chan:[44,58,72,147,161],resasg_subtype_bcdma_ring_split_tr_tx_chan:[44,58,72,147,161],resasg_subtype_bcdma_split_tr_rx_chan:[44,58,72,147,161],resasg_subtype_bcdma_split_tr_tx_chan:[44,58,72,147,161],resasg_subtype_global_event_sevt:[44,58,72,87,102,118,132,147,161],resasg_subtype_global_event_trigg:[44,58,72,87,102,118,132,147,161],resasg_subtype_ia_bcdma_chan_data_completion_o:[44,58,72],resasg_subtype_ia_bcdma_chan_error_o:[44,58,72],resasg_subtype_ia_bcdma_chan_ring_completion_o:[44,58,72],resasg_subtype_ia_bcdma_rx_chan_data_completion_o:[44,58,72,147,161],resasg_subtype_ia_bcdma_rx_chan_error_o:[44,58,72,147,161],resasg_subtype_ia_bcdma_rx_chan_ring_completion_o:[44,58,72,147,161],resasg_subtype_ia_bcdma_tx_chan_data_completion_o:[44,58,72,147,161],resasg_subtype_ia_bcdma_tx_chan_error_o:[44,58,72,147,161],resasg_subtype_ia_bcdma_tx_chan_ring_completion_o:[44,58,72,147,161],resasg_subtype_ia_pktdma_rx_chan_error_o:[44,58,72],resasg_subtype_ia_pktdma_rx_flow_completion_o:[44,58,72],resasg_subtype_ia_pktdma_rx_flow_firewall_o:[44,58,72],resasg_subtype_ia_pktdma_rx_flow_starvation_o:[44,58,72],resasg_subtype_ia_pktdma_tx_chan_error_o:[44,58,72],resasg_subtype_ia_pktdma_tx_flow_completion_o:[44,58,72],resasg_subtype_ia_timermgr_evt_o:[44,58,72],resasg_subtype_ia_vint:[44,58,72,87,102,118,132,147,161],resasg_subtype_ir_output:[44,58,72,87,102,118,132,147,161],resasg_subtype_pktdma_cpsw_rx_chan:[44,58,72],resasg_subtype_pktdma_cpsw_tx_chan:[44,58,72],resasg_subtype_pktdma_flow_cpsw_rx_chan:[44,58,72],resasg_subtype_pktdma_flow_icssg_0_rx_chan:72,resasg_subtype_pktdma_flow_icssg_1_rx_chan:72,resasg_subtype_pktdma_flow_saul_rx_0_chan:[44,58,72],resasg_subtype_pktdma_flow_saul_rx_1_chan:[44,58,72],resasg_subtype_pktdma_flow_saul_rx_2_chan:[44,58,72],resasg_subtype_pktdma_flow_saul_rx_3_chan:[44,58,72],resasg_subtype_pktdma_flow_unmapped_rx_chan:[44,58,72],resasg_subtype_pktdma_icssg_0_rx_chan:72,resasg_subtype_pktdma_icssg_0_tx_chan:72,resasg_subtype_pktdma_icssg_1_rx_chan:72,resasg_subtype_pktdma_icssg_1_tx_chan:72,resasg_subtype_pktdma_ring_cpsw_rx_chan:[44,58,72],resasg_subtype_pktdma_ring_cpsw_tx_chan:[44,58,72],resasg_subtype_pktdma_ring_icssg_0_rx_chan:72,resasg_subtype_pktdma_ring_icssg_0_tx_chan:72,resasg_subtype_pktdma_ring_icssg_1_rx_chan:72,resasg_subtype_pktdma_ring_icssg_1_tx_chan:72,resasg_subtype_pktdma_ring_saul_rx_0_chan:[44,58,72],resasg_subtype_pktdma_ring_saul_rx_1_chan:[44,58,72],resasg_subtype_pktdma_ring_saul_rx_2_chan:[44,58,72],resasg_subtype_pktdma_ring_saul_rx_3_chan:[44,58,72],resasg_subtype_pktdma_ring_saul_tx_0_chan:[44,58,72],resasg_subtype_pktdma_ring_saul_tx_1_chan:[44,58,72],resasg_subtype_pktdma_ring_unmapped_rx_chan:[44,58,72],resasg_subtype_pktdma_ring_unmapped_tx_chan:[44,58,72],resasg_subtype_pktdma_saul_rx_0_chan:[44,58,72],resasg_subtype_pktdma_saul_rx_1_chan:[44,58,72],resasg_subtype_pktdma_saul_rx_2_chan:[44,58,72],resasg_subtype_pktdma_saul_rx_3_chan:[44,58,72],resasg_subtype_pktdma_saul_tx_0_chan:[44,58,72],resasg_subtype_pktdma_saul_tx_1_chan:[44,58,72],resasg_subtype_pktdma_unmapped_rx_chan:[44,58,72],resasg_subtype_pktdma_unmapped_tx_chan:[44,58,72],resasg_subtype_proxy_proxi:[87,102,118,132,147,161],resasg_subtype_ra_error_o:[44,58,72,87,102,118,132,147,161],resasg_subtype_ra_generic_ipc:72,resasg_subtype_ra_gp:[87,102,118,132,147,161],resasg_subtype_ra_monitor:[28,87,102,118,132,147,161],resasg_subtype_ra_udmap_rx:[87,102,118,132,147,161],resasg_subtype_ra_udmap_rx_h:[87,102,118,132,147,161],resasg_subtype_ra_udmap_rx_uh:[118,132,147,161],resasg_subtype_ra_udmap_tx:[87,102,118,132,147,161],resasg_subtype_ra_udmap_tx_ext:[87,102,132,147,161],resasg_subtype_ra_udmap_tx_h:[87,102,118,132,147,161],resasg_subtype_ra_udmap_tx_uh:[118,132,147,161],resasg_subtype_ra_virtid:[44,58,72,87,102,118,132,147,161],resasg_subtype_udmap_global_config:[44,58,72,87,102,118,132,147,161],resasg_subtype_udmap_invalid_flow_o:[87,102,118,132,147,161],resasg_subtype_udmap_rx_chan:[87,102,118,132,147,161],resasg_subtype_udmap_rx_flow_common:[87,102,118,132,147,161],resasg_subtype_udmap_rx_hchan:[87,102,118,132,147,161],resasg_subtype_udmap_rx_uhchan:[118,132,147,161],resasg_subtype_udmap_tx_chan:[87,102,118,132,147,161],resasg_subtype_udmap_tx_echan:[87,102,132,147,161],resasg_subtype_udmap_tx_hchan:[87,102,118,132,147,161],resasg_subtype_udmap_tx_uhchan:[118,132,147,161],resasg_utyp:32,resasg_validate_host:32,resasg_validate_resourc:32,resend:[8,22],resent:22,reserv:[2,3,5,6,7,12,13,14,19,23,26,27,28,29,32,35,38,42,43,49,52,56,57,63,66,70,71,78,81,84,85,86,93,96,99,100,101,109,112,115,116,117,123,126,129,130,131,138,141,144,145,146,152,155,158,159,160,164,169,172,174,176,177],reset:[2,4,5,6,7,14,22,23,32,135,167,168,175,176],resetdon:32,resetvec:23,resid:9,resourc:[0,3,6,8,14,18,25,29,30,34,35,36,38,43,46,48,49,50,52,57,60,62,63,64,66,71,75,77,78,79,80,81,84,86,90,92,93,94,95,96,99,101,105,106,108,109,110,112,115,117,120,122,123,124,126,129,131,134,137,138,139,141,144,146,149,151,152,153,155,158,160,163,165,178],resource_get:32,resource_get_range_num:32,resource_get_range_start:32,resource_get_secondary_host:32,resource_get_subtyp:32,resource_get_typ:32,respect:[170,172],respfreq_hz:5,respon:17,respond:[3,5],respons:[0,3,5,6,7,8,11,14,15,16,18,19,20,21,22,24,25,26,27,28,29,32,45,59,74,89,104,119,133,148,162,165,166,167,168,173,176,177],rest:[0,2,14,169,170,176,177],restor:[5,7,14],restrict:[13,18,32,169,174],result:[2,5,8,9,10,12,13,14,28,32,44,58,72,87,102,118,132,147,161,164,166,169,173],resum:7,ret:5,retain:[166,177],retent:[5,6,32],retention_get:32,retention_put:32,retriev:[3,6,12,18,28,32],reus:23,rev:[19,28,172,173],revers:5,review:22,revis:[4,19,26,28,29,32,164,168,170,172,175],rfc8017:164,rfc:164,rflow_rf:13,rflow_rfa:13,rflow_rfb:13,rflow_rfc:13,rflow_rfd:13,rflow_rff:13,rflow_rfg:13,rflow_rfh:13,rflowfwstat:13,rflowfwstat_pend:13,rgx:125,right:[5,28],ring:[0,2,4,9,13,25,32,38,52,66,81,96,106,112,126,141,155,169,177],ring_ba_hi:12,ring_ba_lo:12,ring_ba_lo_hi:32,ring_ba_lo_lo:32,ring_configur:32,ring_control2:12,ring_count_hi:32,ring_count_lo:32,ring_get_cfg:32,ring_mod:32,ring_mon_cfg:[12,32],ring_mon_cfg_respons:12,ring_monitor_mod:32,ring_monitor_queu:32,ring_monitor_sourc:32,ring_oes_get:32,ring_oes_set:32,ring_orderid:[12,32],ring_siz:[12,32],ring_validate_index:32,ring_virtid:32,ringacc:12,ringacc_control:12,ringacc_data0:12,ringacc_data1:12,ringacc_occ_j:12,ringacc_queu:12,risk:7,rm_bcfg_hash:23,rm_boardcfg:28,rm_core_init:32,rm_init:32,rma:172,rmboardcfghash:[23,170],role:25,rollback:[0,23,29,170,175],rom:[21,23,27,30,39,53,67,82,97,113,127,142,156,170,172,176,178],rom_msg_cert_auth_fail:26,rom_msg_cert_auth_pass:26,rom_msg_m3_to_r5_m3fw_result:26,rom_msg_r5_to_m3_m3fw:26,root:[0,2,14,20,21,25,28,164,168,169,170,172,176],round:25,rout:[13,28,32,169],router:[0,2,9,28],routin:166,row:[19,23,168,172,173],row_idx:17,row_mask:17,row_soft_lock:17,row_val:17,rsa:[0,164,172],rsassa:164,rsdv2:23,rsdv3:23,rsvd0:23,rsvd1:23,rsvd2:23,rsvd3:23,rsvd:[2,29],rto:[0,2],rule:[23,28,164,169],rules_fil:28,run:[0,2,3,5,14,22,26,28,32,37,51,65,80,95,111,125,140,154,165,166,168,169,171,176,177,178],runtim:[4,22,28,29,32,46,60,75,90,105,106,120,134,149,163,175,176],rwcd:[36,50,64,79,94,110,124,139,153],rwd:[36,50,64,79,94,110,124,139,153],rx_atyp:13,rx_burst_siz:13,rx_chan:[78,93,109,123,138,152],rx_chan_typ:13,rx_desc_typ:13,rx_dest_qnum:13,rx_dest_tag_hi:13,rx_dest_tag_hi_sel:13,rx_dest_tag_lo:13,rx_dest_tag_lo_sel:13,rx_einfo_pres:13,rx_error_handl:13,rx_fdq0_sz0_qnum:13,rx_fdq0_sz1_qnum:13,rx_fdq0_sz2_qnum:13,rx_fdq0_sz3_qnum:13,rx_fdq1_qnum:13,rx_fdq1_sz0_qnum:13,rx_fdq2_qnum:13,rx_fdq2_sz0_qnum:13,rx_fdq3_qnum:13,rx_fdq3_sz0_qnum:13,rx_fetch_siz:13,rx_hchan:[78,93,109,123,138,152],rx_ignore_long:13,rx_ignore_short:13,rx_orderid:13,rx_pause_on_err:13,rx_prioriti:13,rx_ps_locat:13,rx_psinfo_pres:13,rx_qo:13,rx_sched_prior:13,rx_size_thresh0:13,rx_size_thresh1:13,rx_size_thresh2:13,rx_size_thresh_en:13,rx_sop_offset:13,rx_src_tag_hi:13,rx_src_tag_hi_sel:13,rx_src_tag_lo:13,rx_src_tag_lo_sel:13,rx_uhchan:[109,123,138,152],rxcq_qnum:13,sa2:2,sa2ul:[15,16,177],sa2ul_config:29,sa2ul_dkek_key_len:15,sa2ul_dsmek_key_len:16,sa2ul_inst:[15,16],sa_ul_pka:[81,96,126,141,155],sa_ul_trng:[81,96,126,141,155],safeti:[0,167],salt:[23,170],same:[0,2,5,6,12,22,23,28,29,32,135,164,166,168,170,173,176],sane:14,satisfi:5,saul0_rx:[42,56,70,85,100],saul0_tx:[42,56,70,85,100],saul:[29,171,178],saul_rx_0_chan:[35,43,49,57,63,71],saul_rx_1_chan:[35,43,49,57,63,71],saul_rx_2_chan:[35,43,49,57,63,71],saul_rx_3_chan:[35,43,49,57,63,71],saul_tx_0_chan:[35,43,49,57,63,71],saul_tx_1_chan:[35,43,49,57,63,71],save:[7,12],sbl:[20,26,172],sbl_data:26,scalabl:28,scale:25,scaling_factor:25,scaling_profil:25,scan:14,scenario:[0,14],schedul:[13,28,32],scheme:165,sci:[2,17,18,21,25,26,27,29,32],sciserv:0,script:28,sdbg_debug_ctrl:23,sdk:2,search:5,sec:[22,172,176],sec_bcfg_enc_iv:23,sec_bcfg_enc_r:23,sec_bcfg_hash:23,sec_bcfg_key_derive_index:23,sec_bcfg_key_derive_salt:23,sec_bcfg_ver:23,sec_boot_ctrl:23,sec_dbg_config:29,sec_debug_core_sel:23,sec_handover_cfg:29,sec_hsm_response_tx:[45,59,148,162],sec_low_priority_rx:[45,59,148,162],secboardcfghash:[23,170],secboardcfgv:[23,170],secmgr_swrv_status_reg_i:173,second:[14,28],secondari:[9,28,32,172,173],secondary_host:[9,28],secondarybootload:26,secproxi:25,secreci:166,secret:[27,29,164,177],section:[2,12,13,14,23,26,28,29,33,35,36,38,42,43,47,49,50,52,56,57,61,63,64,66,70,71,76,78,79,81,84,85,86,91,93,94,96,99,100,101,107,109,110,112,115,116,117,121,123,124,126,129,130,131,136,138,139,141,144,145,146,150,152,153,155,158,159,160,164,165,166,169,175,176],secur:[1,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,25,26,27,28,30,31,33,34,35,36,37,38,39,40,41,42,43,44,46,47,48,49,50,51,52,53,54,55,56,57,58,60,61,62,63,64,65,66,67,68,69,70,71,72,73,75,76,77,78,79,80,81,82,83,84,85,86,87,88,90,91,92,93,94,95,96,97,98,99,100,101,102,103,105,106,107,108,109,110,111,112,113,114,115,116,117,118,120,121,122,123,124,125,126,127,128,129,130,131,132,134,135,136,137,138,139,140,141,142,143,144,145,146,147,149,150,151,152,153,154,155,156,157,158,159,160,161,163,164,165,166,167,168,169,171,173,174,178],see:[3,5,6,13,14,15,16,21,22,23,28,29,32,45,59,74,89,104,119,133,148,162,164,166,168,169,170,172,176],seen:32,select:[5,12,25,32,37,51,65,80,95,111,125,140,154,176],selector:[13,32],self:14,send:[2,3,5,12,25,26,27,28,29,32,44,58,72,87,102,118,132,147,161,169],send_receive_with_timeout:5,sender:[2,177],sensit:[165,174],sent:[2,3,5,7,20,24,25,26,27,28,29,32,39,53,67,82,97,113,127,142,156,169,170,177],separ:[0,2,12,14,25,28,29,166,170],seq:2,sequenc:[2,3,5,7,23,26,27,28,32,46,60,75,90,105,120,134,149,163,165,170,172,173,176,177],serv:[23,25,28,164],server:26,servic:[0,2,26,28,29,164,165,174],set:[0,2,3,5,6,7,10,11,12,13,17,20,22,23,25,27,28,29,32,37,39,46,51,53,60,65,67,75,80,82,90,95,97,105,111,113,120,125,127,134,140,142,149,154,156,163,164,165,166,168,169,170,172,173,174,176,177],set_clock_freq:5,set_clock_par:5,set_devic:6,set_freq_req:5,set_local_reset:32,set_module_reset:32,set_processor_config:[14,23],set_processor_control:14,set_processor_suspend_readi:14,sete:20,setup:[5,10,14,168],sever:3,sevt:[38,52,66,81,96,112,126,141,155],sfals:9,sgx544:[80,95],sha2:[0,23,164,170,175],sha512:[173,176],sha:[23,172],shall:[14,164,165],share:[3,6,7,28,78,93,109,123,138,152,166,176],shatyp:[23,173],shavalu:[23,173],she:0,shift:[13,173],should:[2,5,7,14,19,21,22,23,26,28,32,37,40,51,54,65,68,80,83,95,98,111,114,125,128,140,143,154,157,165,169,172,176],show:[23,28,32,164,170,176,177],shown:[2,23,28,169,170,175,176],shutdown:14,side:[15,24,165,166,168,172,177],sigend:172,sign:[19,20,21,22,25,27,28,29,32,171,172,176,178],signatur:[22,164,176],signific:[23,173],significand:32,signing_config:176,silicon:[14,27],similar:[2,14,165,169,176],similarli:5,simpl:18,simplest:165,simpli:[36,50,64,79,94,110,124,139,153],simplifi:5,simutan:25,sinc:[0,2,6,14,23,25,26,27,165],singl:[14,26,28,32,166,168,170,176],single_cor:14,singlecore_onli:14,situat:[26,166],size:[3,12,14,15,16,22,23,25,26,27,28,29,32,166,172,173],size_byt:12,sizeof:[5,25,173],skip:[14,23,176],slave:[2,169],sleep:[3,7],slight:0,slightli:6,slot:[36,50,64,79,94,110,124,139,153,169],small:5,smaller:168,smek:[4,19,172],smpk:[19,172,173,176],smpkh:[19,172],sms_main_0_secctrl_0:[40,54],sms_wkup_0_secctrl_0:[143,157],snapshot:5,snippet:[5,173],snoop:14,soc:[0,2,3,5,6,7,8,9,10,11,12,13,14,19,22,23,25,26,27,28,29,32,34,35,37,38,39,40,42,43,44,45,46,48,49,51,52,53,54,56,57,58,59,60,62,63,65,66,67,68,70,71,72,73,74,75,77,78,80,81,82,83,84,85,86,87,88,89,90,92,93,95,96,97,98,99,100,101,102,103,104,105,108,109,111,112,113,114,115,116,117,118,119,120,122,123,125,126,127,128,129,130,131,132,133,134,135,137,138,140,141,142,143,144,145,146,147,148,149,151,152,154,155,156,157,158,159,160,161,162,163,165,167,168,169,172,174,177,178],soc_doc_am6_public_host_desc_host_list:25,soc_events_in:[38,126,141,155],soc_events_in_64:[133,148,162],soc_events_in_65:[133,148,162],soc_events_in_66:[133,148,162],soc_events_in_67:[133,148,162],soc_events_in_68:[133,148,162],soc_events_in_69:[133,148,162],soc_events_in_70:[133,148,162],soc_events_in_71:[133,148,162],soc_events_in_720:162,soc_events_in_721:162,soc_events_in_722:162,soc_events_in_723:162,soc_events_in_724:162,soc_events_in_725:162,soc_events_in_726:162,soc_events_in_727:162,soc_events_in_728:[148,162],soc_events_in_729:[148,162],soc_events_in_72:[133,148,162],soc_events_in_730:[148,162],soc_events_in_731:[148,162],soc_events_in_732:[133,148,162],soc_events_in_733:[133,148,162],soc_events_in_734:[133,148,162],soc_events_in_735:[133,148,162],soc_events_in_73:[133,148,162],soc_events_in_74:162,soc_events_in_75:162,soc_events_in_76:162,soc_events_in_77:162,soc_events_in_78:162,soc_events_in_79:162,soc_events_out_level:126,soc_phys_addr_t:18,soc_uid:[21,176],soft:168,softwar:[2,3,7,8,22,25,26,27,28,37,51,65,80,95,111,125,140,154,164,165,166,168,169,170,172,173,174,175,176],sofwar:20,some:[5,6,9,10,12,13,14,25,34,35,37,38,42,43,48,49,51,52,56,57,62,63,65,66,70,71,77,78,80,81,84,85,86,92,93,95,96,99,100,101,108,109,111,112,115,116,117,122,123,125,126,129,130,131,137,138,140,141,144,145,146,151,152,154,155,158,159,160,169,175,177],soon:166,sop:32,sort:28,sound:165,sourc:[3,5,6,9,11,12,13,32,33,47,61,76,91,107,121,136,150,169,170],space:5,span:[165,169],special:[6,14,23,33,47,61,76,91,107,121,136,150,176],specif:[0,2,3,5,6,13,15,17,21,23,24,25,26,27,28,32,35,38,42,43,46,49,52,56,57,60,63,66,70,71,75,78,81,84,85,86,90,93,96,99,100,101,105,109,112,115,116,117,120,123,126,129,130,131,134,135,138,141,144,145,146,149,152,155,158,159,160,163,164,165,166,167,168,169,172,176,177,178],specifi:[7,9,11,12,13,14,17,18,19,21,22,23,24,25,26,27,28,29,32,33,34,37,47,48,51,61,62,65,76,77,80,91,92,95,107,108,111,121,122,125,136,137,140,150,151,154,164,168,170,172,176,177],spectrum:5,speed:165,spi:[38,52,66,81,96,112,126,141,155],spi_64:[45,59,74,119,133,148,162],spi_65:[45,59,74,119,133,148,162],spi_66:[45,59,74,119,133,148,162],spi_67:[45,59,74,119,133,148,162],spi_68:[45,59,74,119,133,148,162],spi_69:[119,133,148,162],spi_70:[119,133,148,162],spi_71:[119,133,148,162],spi_720:162,spi_721:162,spi_722:162,spi_723:162,spi_724:162,spi_725:162,spi_726:162,spi_727:162,spi_728:[148,162],spi_729:[148,162],spi_72:[119,133,148,162],spi_730:[148,162],spi_731:[148,162],spi_732:[133,148,162],spi_733:[133,148,162],spi_734:[133,148,162],spi_735:[133,148,162],spi_73:[119,133,148,162],spi_74:162,spi_75:162,spi_76:162,spi_77:162,spi_78:162,spi_79:162,spl:[23,26],split:[0,13,14,172],split_tr_rx_chan:[35,43,49,57,63,71,138,146,152,160],split_tr_tx_chan:[35,43,49,57,63,71,138,146,152,160],spmkh:172,spoof:[37,51,65,80,95,111,125,140,154],spread:5,sproxi:[45,59,74,89,104,119,133,148,162],sproxy_priv:[36,50,64,79,94,110,124,139,153],sr1:[169,178],sr2:178,sram:[3,14,25,26,28,29],src_id:9,src_index:9,src_thread:11,ss_device_id:32,ssc:5,ssclk_mode_div_clk_mode_valu:14,stabil:0,stabl:14,stack:0,stage:[14,46,60,75,90,105,120,134,149,163,165],stai:6,standalon:[29,168],standard:[0,2,6,9,10,11,12,13,14,19,20,27,28,29,32,169],standbi:3,standbywfil2:14,start:[3,5,6,11,13,14,17,18,23,27,28,32,36,44,50,58,64,72,79,87,94,102,110,118,124,132,139,147,153,161,165,172,173,176,177],start_address:[18,23],start_resourc:28,startaddress0:23,startaddress1:23,startaddress:23,startup:[3,14,18,165],stat_pend:[112,126,141,155],state:[0,3,5,6,7,8,12,14,27,28,32,165,168,172,173,177],state_on:6,state_retent:6,statu:[3,5,7,9,10,12,13,26,32,37,51,65,80,95,111,125,140,154,168,174,176],status_flags_1:14,status_flags_1_clr_all_wait:14,status_flags_1_clr_any_wait:14,status_flags_1_set_all_wait:14,status_flags_1_set_any_wait:14,steadi:177,steer:[9,28],step:[7,12,14,15,16,22,26,27,28,164,165,170,172,175,176,177],still:[2,5,26,27,28,176],stop:14,storag:28,store:[2,5,13,15,16,27,29,166,168,173],str:3,stream:0,stricter:174,string:[3,23,32,166,170,175,176],strongli:[27,165],struct:[2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,23,24,25,26,27,28,29],structur:[14,23,26,170,176],structutr:26,strucutr:26,strue:9,studio:176,sub:3,sub_vers:3,subhdr:[25,28,29],subject:9,subordin:[12,13],subpath:176,subsect:[2,26,169],subsequ:[22,28,29,172],subset:[13,23,24,165],substructur:[27,28],subsystem:[0,2,9,10,11,12,13,14,32,33,34,47,48,61,62,76,77,91,92,107,108,121,122,136,137,150,151,174],subtyp:[28,32,44,58,72,87,102,118,132,147,161],subvers:32,succe:[5,23,25],succeed:2,succes:18,success:[2,5,6,11,14,15,16,19,22,23,24,164,170,175],successfulli:[18,176],suffic:[5,176],suggest:164,summar:23,summari:0,superset:170,superstructur:25,supervisor:[11,12,13,25,29],supervisor_host_id:29,supervisori:29,suppli:[13,23,33,47,61,76,91,107,121,136,150,169,170,176],support:[0,2,5,12,13,14,15,16,20,21,22,23,25,26,27,28,29,32,44,58,72,87,102,118,132,147,161,168,170,173,174,175,176,177],suppress:[13,32],sure:[9,13,14,27,28,165],suspend:[7,14],sw_main_warmrst:135,sw_mcu_warmrst:135,sw_rev:26,swrev:[19,20,23,26,29,32,171,176,178],swrev_sbl:173,swrev_sysfw:173,swrstdisabl:6,swrv:[23,176],symmetr:[0,16,166],synchron:12,syncreset:6,syntax:23,sysfw:[0,14,20,26,28,165,167,170,171,172,176,178],sysfw_boardcfg_rul:28,sysfw_boardcfg_valid:28,sysfw_boot_seq:23,sysfw_data:26,sysfw_fwl_ext:23,sysfw_hs_boardcfg:23,sysfw_image_integr:23,sysfw_image_load:23,sysfw_vers:32,sysreset:167,system:[0,1,3,4,5,6,7,9,10,11,12,13,14,15,16,17,18,19,20,21,22,24,26,27,28,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,165,166,167,168,169,171,172,173,174,175,177,178],system_intr_level:[141,155],systemresetwhileconnect:176,sz0:32,sz1:32,sz2:32,sz3:32,tabl:[0,2,6,9,12,13,14,23,25,26,27,32,33,37,39,47,51,53,61,65,67,76,80,82,91,95,97,107,111,113,121,125,127,136,140,142,150,154,156,168,169,170,174,176,177],taddr:11,tag:[13,32],take:[0,11,12,23,25,26,28,29,32,35,36,38,42,43,49,50,52,56,57,63,64,66,70,71,78,79,81,84,85,86,93,94,96,99,100,101,109,110,112,115,116,117,123,124,126,129,130,131,138,139,141,144,145,146,152,153,155,158,159,160,164,165,168,169,176,177],taken:[2,27,164],tamper:7,target:[0,5,10,21,22,23,32,170,172,175,176,177],target_err:[81,96],target_freq_hz:5,task:[12,25],tbd:164,tchan_tcfg:13,tchan_tcq:13,tchan_tcredit:13,tchan_tfifo_depth:13,tchan_thrd_id:11,tchan_tpri_ctrl:13,tchan_tst_sch:13,tcm:14,tcm_rstbase:14,tcu_cmd_sync_ns_intr:126,tcu_cmd_sync_s_intr:126,tcu_event_q_ns_intr:126,tcu_event_q_s_intr:126,tcu_global_ns_intr:126,tcu_global_s_intr:126,tcu_ras_intr:126,tda4vlx:0,tda4vm:0,tda4x:0,tdtype:13,te_init:14,teardown:[13,32],technic:[6,14,23,169],technolog:23,templat:173,term:[0,165],termin:[5,28],test_image_enc_iv:23,test_image_enc_r:23,test_image_key_derive_index:23,test_image_key_derive_salt:23,test_image_length:23,test_image_s:173,test_image_sha512:[23,173],tester:166,texa:[0,4,173,176,178],text:[25,28,176],than:[5,11,12,13,23,28,44,58,72,87,102,118,132,147,161,165,176,177],thei:[2,5,12,13,28,32,168,169,170,172,176,177],them:[26,32,33,47,61,76,78,91,93,107,109,121,123,136,138,150,152,176],themselv:14,theorit:22,therefor:[7,11,12,25,28,168],therm_lvl_gt_th1_intr:126,therm_lvl_gt_th2_intr:126,therm_lvl_lt_th0_intr:126,thi:[0,2,3,7,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,32,33,34,35,36,37,38,39,40,42,43,44,45,46,47,48,49,50,51,52,53,54,56,57,58,59,60,61,62,63,64,65,66,67,68,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167,168,169,170,172,173,174,175,176,177],those:[3,14,23],though:[29,37,51,65,80,95,111,125,140,154,165,176],thrd_id:11,thread:[2,28,29,32,174],three:18,threshold:[12,32,45,59,74,89,104,119,133,148,162],through:[2,9,11,12,13,14,20,21,22,23,27,28,29,166,168,169,174,176],throughout:32,throughput:166,thu:[9,25,26,28,172],thumb:14,ti_bcfg_info:23,ti_enc_info:23,ti_load_info:23,tiboot3:23,tied:[20,21,168],tif:[0,2,3,14,18,19,23,26,32,35,36,37,38,42,43,49,50,51,52,56,57,64,79,94,110,124,138,139,140,141,144,145,146,152,153,154,155,158,159,160],tifek:23,tifs0:[45,59],tifs2dm:[37,45,51,59,140,148,154,162],tifs_hsm:[45,59,148,162],till:27,time:[6,9,11,12,13,14,17,22,26,27,28,29,32,36,50,64,79,94,110,124,139,153,165,166,168,171,172,178],timedout:14,timeout:[13,14,32],timer_pwm:[38,52,66,112,126,141,155],timermgr_evt:[38,52,66],timestamp:7,timpk:172,tisci:[0,22,23,26,32,33,34,35,36,38,42,43,47,48,49,50,52,56,57,61,62,63,64,66,70,71,76,77,78,79,81,84,85,86,91,92,93,94,96,99,100,101,107,108,109,110,112,115,116,117,121,122,123,124,126,129,130,131,136,137,138,139,141,144,145,146,150,151,152,153,155,158,159,160,168,169,172,175,177],tisci_get_trace_config_req:3,tisci_get_trace_config_resp:3,tisci_head:[2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,24,25,26,27,28,29],tisci_msg_:2,tisci_msg_board_config:[25,26,28,32,165],tisci_msg_board_config_pm:[25,26,27,165],tisci_msg_board_config_pm_handl:27,tisci_msg_board_config_pm_req:27,tisci_msg_board_config_pm_resp:27,tisci_msg_board_config_req:25,tisci_msg_board_config_resp:25,tisci_msg_board_config_rm:[26,28,165],tisci_msg_board_config_rm_handl:28,tisci_msg_board_config_rm_req:28,tisci_msg_board_config_rm_resp:28,tisci_msg_board_config_secur:[26,29,165,170],tisci_msg_board_config_security_req:29,tisci_msg_board_config_security_resp:29,tisci_msg_boot_notif:26,tisci_msg_boot_notification_req:[3,26],tisci_msg_boot_notification_resp:3,tisci_msg_change_fwl_own:[169,174],tisci_msg_data:5,tisci_msg_enter_sleep_req:7,tisci_msg_enter_sleep_resp:7,tisci_msg_flag_:2,tisci_msg_flag_ack:[2,5],tisci_msg_flag_aop:[2,5],tisci_msg_flag_clock_allow_freq_chang:5,tisci_msg_flag_clock_allow_ssc:5,tisci_msg_flag_clock_input_term:5,tisci_msg_flag_clock_ssc_act:5,tisci_msg_flag_device_exclus:6,tisci_msg_flag_device_reset_iso:6,tisci_msg_flag_device_wake_en:6,tisci_msg_flag_reserved0:2,tisci_msg_fwl_change_owner_info_req:18,tisci_msg_fwl_change_owner_info_resp:18,tisci_msg_fwl_get_firewall_region_req:18,tisci_msg_fwl_get_firewall_region_resp:18,tisci_msg_fwl_set_firewall_region_req:18,tisci_msg_fwl_set_firewall_region_resp:18,tisci_msg_get_clock:27,tisci_msg_get_clock_par:27,tisci_msg_get_clock_parent_req:5,tisci_msg_get_clock_parent_resp:5,tisci_msg_get_clock_req:5,tisci_msg_get_clock_resp:5,tisci_msg_get_devic:[14,27],tisci_msg_get_device_req:6,tisci_msg_get_device_resp:6,tisci_msg_get_freq:27,tisci_msg_get_freq_req:5,tisci_msg_get_freq_resp:5,tisci_msg_get_fwl_region:169,tisci_msg_get_keycnt_keyrev_req:20,tisci_msg_get_keycnt_keyrev_resp:20,tisci_msg_get_num_clock_par:27,tisci_msg_get_num_clock_parents_req:5,tisci_msg_get_num_clock_parents_resp:5,tisci_msg_get_otp_row_lock_statu:168,tisci_msg_get_otp_row_lock_status_req:17,tisci_msg_get_otp_row_lock_status_resp:17,tisci_msg_get_soc_uid:176,tisci_msg_get_soc_uid_req:21,tisci_msg_get_soc_uid_resp:21,tisci_msg_get_swrev_req:20,tisci_msg_get_swrev_resp:20,tisci_msg_keywriter_req:19,tisci_msg_keywriter_resp:19,tisci_msg_lock_otp_row:168,tisci_msg_lock_otp_row_req:17,tisci_msg_lock_otp_row_resp:17,tisci_msg_lpm_wake_reason_req:7,tisci_msg_lpm_wake_reason_resp:7,tisci_msg_open_debug_fwl:176,tisci_msg_open_debug_fwls_req:21,tisci_msg_open_debug_fwls_resp:21,tisci_msg_pm_board_config_pm:27,tisci_msg_prepare_sleep_req:7,tisci_msg_prepare_sleep_resp:7,tisci_msg_proc_auth_boot:[23,32,164,175,177],tisci_msg_proc_auth_boot_req:14,tisci_msg_proc_auth_boot_resp:14,tisci_msg_proc_get_statu:177,tisci_msg_proc_get_status_req:14,tisci_msg_proc_get_status_resp:14,tisci_msg_proc_handov:177,tisci_msg_proc_handover_req:14,tisci_msg_proc_handover_resp:14,tisci_msg_proc_releas:177,tisci_msg_proc_release_req:14,tisci_msg_proc_release_resp:14,tisci_msg_proc_request:177,tisci_msg_proc_request_req:14,tisci_msg_proc_request_resp:14,tisci_msg_proc_set_config:[164,177],tisci_msg_proc_set_config_req:14,tisci_msg_proc_set_config_resp:14,tisci_msg_proc_set_control:177,tisci_msg_proc_set_control_req:14,tisci_msg_proc_set_control_resp:14,tisci_msg_proc_status_wait_req:14,tisci_msg_proc_status_wait_resp:14,tisci_msg_proc_wait_statu:177,tisci_msg_query_freq:[27,39,53,67,82,97,113,127,142,156],tisci_msg_query_freq_req:5,tisci_msg_query_freq_resp:5,tisci_msg_queue_nonsec_high_tx:5,tisci_msg_read_keycnt_keyrev:173,tisci_msg_read_otp_mmr:168,tisci_msg_read_otp_mmr_req:17,tisci_msg_read_otp_mmr_resp:17,tisci_msg_read_swrev:173,tisci_msg_receiv:32,tisci_msg_rm_board_config_rm:28,tisci_msg_rm_get_resource_rang:28,tisci_msg_rm_get_resource_range_req:28,tisci_msg_rm_get_resource_range_resp:28,tisci_msg_rm_irq_releas:28,tisci_msg_rm_irq_release_req:9,tisci_msg_rm_irq_release_resp:9,tisci_msg_rm_irq_set:28,tisci_msg_rm_irq_set_req:9,tisci_msg_rm_irq_set_resp:9,tisci_msg_rm_proxy_cfg:28,tisci_msg_rm_proxy_cfg_req:10,tisci_msg_rm_proxy_cfg_resp:10,tisci_msg_rm_psil_pair:[28,174],tisci_msg_rm_psil_pair_req:11,tisci_msg_rm_psil_pair_resp:11,tisci_msg_rm_psil_read:28,tisci_msg_rm_psil_read_req:11,tisci_msg_rm_psil_read_resp:11,tisci_msg_rm_psil_unpair:28,tisci_msg_rm_psil_unpair_req:11,tisci_msg_rm_psil_unpair_resp:11,tisci_msg_rm_psil_writ:[28,174],tisci_msg_rm_psil_write_req:11,tisci_msg_rm_psil_write_resp:11,tisci_msg_rm_ring_cfg:28,tisci_msg_rm_ring_cfg_req:12,tisci_msg_rm_ring_cfg_resp:12,tisci_msg_rm_ring_mon_cfg:28,tisci_msg_rm_ring_mon_cfg_req:12,tisci_msg_rm_ring_mon_cfg_resp:12,tisci_msg_rm_udmap_flow_cfg:28,tisci_msg_rm_udmap_flow_cfg_req:13,tisci_msg_rm_udmap_flow_cfg_resp:13,tisci_msg_rm_udmap_flow_deleg:[78,93,109,123,138,152],tisci_msg_rm_udmap_flow_delegate_req:13,tisci_msg_rm_udmap_flow_delegate_resp:13,tisci_msg_rm_udmap_flow_size_thresh_cfg:28,tisci_msg_rm_udmap_flow_size_thresh_cfg_req:13,tisci_msg_rm_udmap_flow_size_thresh_cfg_resp:13,tisci_msg_rm_udmap_gcfg_cfg:28,tisci_msg_rm_udmap_gcfg_cfg_req:13,tisci_msg_rm_udmap_gcfg_cfg_resp:13,tisci_msg_rm_udmap_rx_ch_cfg:28,tisci_msg_rm_udmap_rx_ch_cfg_req:13,tisci_msg_rm_udmap_rx_ch_cfg_resp:13,tisci_msg_rm_udmap_tx_ch_cfg:28,tisci_msg_rm_udmap_tx_ch_cfg_req:13,tisci_msg_rm_udmap_tx_ch_cfg_resp:13,tisci_msg_sa2ul_get_dkek:166,tisci_msg_sa2ul_get_dkek_req:15,tisci_msg_sa2ul_get_dkek_resp:15,tisci_msg_sa2ul_get_dsmek_req:16,tisci_msg_sa2ul_get_dsmek_resp:16,tisci_msg_sa2ul_release_dkek:166,tisci_msg_sa2ul_release_dkek_req:15,tisci_msg_sa2ul_release_dkek_resp:15,tisci_msg_sa2ul_release_dsmek_req:16,tisci_msg_sa2ul_release_dsmek_resp:16,tisci_msg_sa2ul_set_dkek:166,tisci_msg_sa2ul_set_dkek_req:15,tisci_msg_sa2ul_set_dkek_resp:15,tisci_msg_sa2ul_set_dsmek_req:16,tisci_msg_sa2ul_set_dsmek_resp:16,tisci_msg_sec_handov:177,tisci_msg_security_handover_req:24,tisci_msg_security_handover_resp:24,tisci_msg_sender_host_id:32,tisci_msg_set_clock:27,tisci_msg_set_clock_par:27,tisci_msg_set_clock_parent_req:5,tisci_msg_set_clock_parent_resp:5,tisci_msg_set_clock_req:5,tisci_msg_set_clock_resp:5,tisci_msg_set_devic:27,tisci_msg_set_device_req:6,tisci_msg_set_device_reset:27,tisci_msg_set_device_resets_req:6,tisci_msg_set_device_resets_resp:6,tisci_msg_set_device_resp:6,tisci_msg_set_freq:[27,39,53,67,82,97,113,127,142,156],tisci_msg_set_freq_req:5,tisci_msg_set_freq_resp:5,tisci_msg_set_fwl_region:[23,169,174],tisci_msg_set_io_isolation_req:7,tisci_msg_set_io_isolation_resp:7,tisci_msg_set_keyrev_req:[20,173],tisci_msg_set_keyrev_resp:20,tisci_msg_set_swrev_req:20,tisci_msg_set_swrev_resp:20,tisci_msg_soft_lock_otp_write_glob:168,tisci_msg_soft_lock_otp_write_global_req:17,tisci_msg_soft_lock_otp_write_global_resp:17,tisci_msg_sys_reset:[27,167],tisci_msg_sys_reset_req:8,tisci_msg_sys_reset_resp:8,tisci_msg_value_clock_hw_state_not_readi:5,tisci_msg_value_clock_hw_state_readi:5,tisci_msg_value_clock_sw_state_auto:5,tisci_msg_value_clock_sw_state_req:5,tisci_msg_value_clock_sw_state_unreq:5,tisci_msg_value_device_hw_state_off:6,tisci_msg_value_device_hw_state_on:6,tisci_msg_value_device_hw_state_tran:6,tisci_msg_value_device_sw_state_auto_off:6,tisci_msg_value_device_sw_state_on:6,tisci_msg_value_device_sw_state_retent:6,tisci_msg_value_rm_dst_host_irq_valid:9,tisci_msg_value_rm_dst_id_valid:9,tisci_msg_value_rm_global_event_valid:9,tisci_msg_value_rm_ia_id_valid:9,tisci_msg_value_rm_mon_data0_val_valid:12,tisci_msg_value_rm_mon_data1_val_valid:12,tisci_msg_value_rm_mon_mode_dis:12,tisci_msg_value_rm_mon_mode_push_pop:12,tisci_msg_value_rm_mon_mode_starv:12,tisci_msg_value_rm_mon_mode_threshold:12,tisci_msg_value_rm_mon_mode_valid:12,tisci_msg_value_rm_mon_mode_watermark:12,tisci_msg_value_rm_mon_queue_valid:12,tisci_msg_value_rm_mon_source_valid:12,tisci_msg_value_rm_mon_src_accum_q_s:12,tisci_msg_value_rm_mon_src_elem_cnt:12,tisci_msg_value_rm_mon_src_head_pkt_s:12,tisci_msg_value_rm_ring_addr_hi_valid:12,tisci_msg_value_rm_ring_addr_lo_valid:12,tisci_msg_value_rm_ring_asel_valid:12,tisci_msg_value_rm_ring_count_valid:12,tisci_msg_value_rm_ring_mode_credenti:12,tisci_msg_value_rm_ring_mode_messag:12,tisci_msg_value_rm_ring_mode_qm:12,tisci_msg_value_rm_ring_mode_r:12,tisci_msg_value_rm_ring_mode_valid:12,tisci_msg_value_rm_ring_order_id_valid:12,tisci_msg_value_rm_ring_size_128b:12,tisci_msg_value_rm_ring_size_16b:12,tisci_msg_value_rm_ring_size_256b:12,tisci_msg_value_rm_ring_size_32b:12,tisci_msg_value_rm_ring_size_4b:12,tisci_msg_value_rm_ring_size_64b:12,tisci_msg_value_rm_ring_size_8b:12,tisci_msg_value_rm_ring_size_valid:12,tisci_msg_value_rm_ring_virtid_valid:12,tisci_msg_value_rm_udmap_ch_atype_intermedi:13,tisci_msg_value_rm_udmap_ch_atype_non_coher:13,tisci_msg_value_rm_udmap_ch_atype_phi:13,tisci_msg_value_rm_udmap_ch_atype_valid:13,tisci_msg_value_rm_udmap_ch_atype_virtu:13,tisci_msg_value_rm_udmap_ch_burst_size_128_byt:13,tisci_msg_value_rm_udmap_ch_burst_size_256_byt:13,tisci_msg_value_rm_udmap_ch_burst_size_64_byt:13,tisci_msg_value_rm_udmap_ch_burst_size_valid:13,tisci_msg_value_rm_udmap_ch_chan_type_valid:13,tisci_msg_value_rm_udmap_ch_cq_qnum_valid:13,tisci_msg_value_rm_udmap_ch_fetch_size_max:13,tisci_msg_value_rm_udmap_ch_fetch_size_valid:13,tisci_msg_value_rm_udmap_ch_order_id_max:13,tisci_msg_value_rm_udmap_ch_order_id_valid:13,tisci_msg_value_rm_udmap_ch_pause_on_err_valid:13,tisci_msg_value_rm_udmap_ch_pause_on_error_dis:13,tisci_msg_value_rm_udmap_ch_pause_on_error_en:13,tisci_msg_value_rm_udmap_ch_priority_max:13,tisci_msg_value_rm_udmap_ch_priority_valid:13,tisci_msg_value_rm_udmap_ch_qos_max:13,tisci_msg_value_rm_udmap_ch_qos_valid:13,tisci_msg_value_rm_udmap_ch_rx_flowid_cnt_valid:13,tisci_msg_value_rm_udmap_ch_rx_flowid_start_valid:13,tisci_msg_value_rm_udmap_ch_rx_ignore_long_valid:13,tisci_msg_value_rm_udmap_ch_rx_ignore_short_valid:13,tisci_msg_value_rm_udmap_ch_sched_prior_high:13,tisci_msg_value_rm_udmap_ch_sched_prior_low:13,tisci_msg_value_rm_udmap_ch_sched_prior_medhigh:13,tisci_msg_value_rm_udmap_ch_sched_prior_medlow:13,tisci_msg_value_rm_udmap_ch_sched_priority_valid:13,tisci_msg_value_rm_udmap_ch_tx_credit_count_valid:13,tisci_msg_value_rm_udmap_ch_tx_fdepth_valid:13,tisci_msg_value_rm_udmap_ch_tx_filt_einfo_valid:13,tisci_msg_value_rm_udmap_ch_tx_filt_pswords_valid:13,tisci_msg_value_rm_udmap_ch_tx_supr_tdpkt_valid:13,tisci_msg_value_rm_udmap_ch_tx_tdtype_valid:13,tisci_msg_value_rm_udmap_ch_type_3p_block_ref:13,tisci_msg_value_rm_udmap_ch_type_3p_block_v:13,tisci_msg_value_rm_udmap_ch_type_3p_dma_ref:13,tisci_msg_value_rm_udmap_ch_type_3p_dma_v:13,tisci_msg_value_rm_udmap_ch_type_packet:13,tisci_msg_value_rm_udmap_ch_type_packet_single_buf:13,tisci_msg_value_rm_udmap_flow_delegate_clear:13,tisci_msg_value_rm_udmap_flow_delegate_clear_valid:13,tisci_msg_value_rm_udmap_flow_delegate_host_valid:13,tisci_msg_value_rm_udmap_flow_desc_type_valid:13,tisci_msg_value_rm_udmap_flow_dest_qnum_valid:13,tisci_msg_value_rm_udmap_flow_dest_tag_hi_sel_valid:13,tisci_msg_value_rm_udmap_flow_dest_tag_hi_valid:13,tisci_msg_value_rm_udmap_flow_dest_tag_lo_sel_valid:13,tisci_msg_value_rm_udmap_flow_dest_tag_lo_valid:13,tisci_msg_value_rm_udmap_flow_einfo_present_valid:13,tisci_msg_value_rm_udmap_flow_error_handling_valid:13,tisci_msg_value_rm_udmap_flow_fdq0_sz0_qnum_valid:13,tisci_msg_value_rm_udmap_flow_fdq0_sz1_qnum_valid:13,tisci_msg_value_rm_udmap_flow_fdq0_sz2_qnum_valid:13,tisci_msg_value_rm_udmap_flow_fdq0_sz3_qnum_valid:13,tisci_msg_value_rm_udmap_flow_fdq1_qnum_valid:13,tisci_msg_value_rm_udmap_flow_fdq2_qnum_valid:13,tisci_msg_value_rm_udmap_flow_fdq3_qnum_valid:13,tisci_msg_value_rm_udmap_flow_ps_location_valid:13,tisci_msg_value_rm_udmap_flow_psinfo_present_valid:13,tisci_msg_value_rm_udmap_flow_size_thresh0_valid:13,tisci_msg_value_rm_udmap_flow_size_thresh1_valid:13,tisci_msg_value_rm_udmap_flow_size_thresh2_valid:13,tisci_msg_value_rm_udmap_flow_size_thresh_en_valid:13,tisci_msg_value_rm_udmap_flow_sop_offset_valid:13,tisci_msg_value_rm_udmap_flow_src_tag_hi_sel_valid:13,tisci_msg_value_rm_udmap_flow_src_tag_hi_valid:13,tisci_msg_value_rm_udmap_flow_src_tag_lo_sel_valid:13,tisci_msg_value_rm_udmap_flow_src_tag_lo_valid:13,tisci_msg_value_rm_udmap_gcfg_emu_ctrl_valid:13,tisci_msg_value_rm_udmap_gcfg_perf_ctrl_valid:13,tisci_msg_value_rm_udmap_gcfg_psil_to_valid:13,tisci_msg_value_rm_udmap_gcfg_rflowfwstat_valid:13,tisci_msg_value_rm_udmap_rx_ch_packet_except:13,tisci_msg_value_rm_udmap_rx_ch_packet_ignor:13,tisci_msg_value_rm_udmap_rx_flow_desc_host:13,tisci_msg_value_rm_udmap_rx_flow_desc_mono:13,tisci_msg_value_rm_udmap_rx_flow_dest_select_cfg_tag:13,tisci_msg_value_rm_udmap_rx_flow_dest_select_dest_tag_hi:13,tisci_msg_value_rm_udmap_rx_flow_dest_select_dest_tag_lo:13,tisci_msg_value_rm_udmap_rx_flow_dest_select_flow_id:13,tisci_msg_value_rm_udmap_rx_flow_dest_select_non:13,tisci_msg_value_rm_udmap_rx_flow_einfo_not_pres:13,tisci_msg_value_rm_udmap_rx_flow_einfo_pres:13,tisci_msg_value_rm_udmap_rx_flow_err_drop:13,tisci_msg_value_rm_udmap_rx_flow_err_retri:13,tisci_msg_value_rm_udmap_rx_flow_ps_begin_db:13,tisci_msg_value_rm_udmap_rx_flow_ps_end_pd:13,tisci_msg_value_rm_udmap_rx_flow_psinfo_not_pres:13,tisci_msg_value_rm_udmap_rx_flow_psinfo_pres:13,tisci_msg_value_rm_udmap_rx_flow_size_thresh_max:13,tisci_msg_value_rm_udmap_rx_flow_sop_max:13,tisci_msg_value_rm_udmap_rx_flow_src_select_cfg_tag:13,tisci_msg_value_rm_udmap_rx_flow_src_select_flow_id:13,tisci_msg_value_rm_udmap_rx_flow_src_select_non:13,tisci_msg_value_rm_udmap_rx_flow_src_select_src_tag:13,tisci_msg_value_rm_udmap_tx_ch_credit_cnt_max:13,tisci_msg_value_rm_udmap_tx_ch_filt_einfo_dis:13,tisci_msg_value_rm_udmap_tx_ch_filt_einfo_en:13,tisci_msg_value_rm_udmap_tx_ch_filt_pswords_dis:13,tisci_msg_value_rm_udmap_tx_ch_filt_pswords_en:13,tisci_msg_value_rm_udmap_tx_ch_suppress_td_dis:13,tisci_msg_value_rm_udmap_tx_ch_suppress_td_en:13,tisci_msg_value_rm_udmap_tx_ch_tdtype_immedi:13,tisci_msg_value_rm_udmap_tx_ch_tdtype_wait:13,tisci_msg_value_rm_unused_secondary_host:28,tisci_msg_value_rm_vint_status_bit_index_valid:9,tisci_msg_value_rm_vint_valid:9,tisci_msg_value_sleep_mode_deep_sleep:7,tisci_msg_value_sleep_mode_mcu_onli:7,tisci_msg_value_sleep_mode_standbi:7,tisci_msg_value_sleep_mode_x:7,tisci_msg_version_req:3,tisci_msg_version_resp:3,tisci_msg_write_keyrev:[29,173],tisci_msg_write_otp_row:168,tisci_msg_write_otp_row_req:17,tisci_msg_write_otp_row_resp:17,tisci_msg_write_swrev:[29,173],tisci_otp_revision_identifi:20,tisci_query_fw_caps_req:3,tisci_query_fw_caps_resp:3,tisci_query_msmc_req:3,tisci_query_msmc_resp:3,tisci_sec_head:2,todai:14,todo:170,togeth:[13,23,173],toler:[5,23,25],too:32,tool:[28,176],top:[14,26,29],topic:[0,178],total:[12,14,15,16,166,174],toward:177,trace:[0,3,9,25,169,178],trace_data_vers:32,trace_dst:25,trace_dst_en:[3,25],trace_dst_itm:25,trace_dst_mem:25,trace_dst_uart0:25,trace_src:25,trace_src_bas:25,trace_src_en:[3,25],trace_src_pm:25,trace_src_rm:25,trace_src_sec:25,trace_src_supr:25,trace_src_us:25,track:[2,165],tradit:0,transact:[22,166,169],transfer:[2,13,14,18,23,29,169,176],transit:[6,32,173,174],translat:[9,173],transmit:[2,11,32,81,96,112,126,141,155],transmitt:2,travers:169,treatment:13,tree:[27,29],tremend:0,tri:14,tricki:166,trigger:[7,9,19,38,52,66,81,96,112,126,141,155],tripl:25,trivial:14,trm:[5,13,14,18,26,36,38,50,52,64,66,79,94,96,110,112,124,126,139,141,153,155,169,174],trng:174,trust:[0,2,14,20,21,22,25,164,168,170,172,176],tune:29,turn:[6,7,14,32],tweak:[27,39,53,67,82,97,113,127,142,156],two:[2,14,22,23,25,28,165,168,169,170,172,176,177],tx_atyp:13,tx_burst_siz:13,tx_chan:[78,93,109,123,138,152],tx_chan_typ:13,tx_credit_count:13,tx_echan:[78,93,123,138,152],tx_fetch_siz:13,tx_filt_einfo:13,tx_filt_psword:13,tx_hchan:[78,93,109,123,138,152],tx_orderid:13,tx_pause_on_err:13,tx_prioriti:13,tx_qo:13,tx_sched_prior:13,tx_supr_tdpkt:13,tx_tdtype:13,tx_uhchan:[109,123,138,152],txcq_qnum:13,txt:176,type:[2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,24,25,26,27,28,29,32,35,42,43,49,56,57,63,70,71,78,85,86,93,100,101,106,109,116,117,123,130,131,138,145,146,152,159,160,164,165,167,169,170],typic:[0,5,6,12,14,165,172,176],u16:[2,3,9,10,11,12,13,18,23,25,26,27,28,29],u32:[2,3,5,6,7,9,10,11,12,13,14,17,18,19,20,21,23,25,26,27,28,29,32],u64:[3,5,7,21,23,26],uart0:32,uart1:32,uart:[25,27,165],udma:[0,13,81,96,112,126,141,155,169],udma_ch_atyp:32,udma_ch_burst_s:32,udma_ch_cq_qnum:32,udma_ch_fetch_s:32,udma_ch_orderid:32,udma_ch_pause_on_err:32,udma_ch_prior:32,udma_ch_qo:32,udma_ch_sched_prior:32,udma_ch_thread_id:32,udma_ch_typ:32,udma_flow_desc_typ:32,udma_flow_dest_tag_sel:32,udma_flow_rx_dest_qnum:32,udma_flow_rx_einfo_pres:32,udma_flow_rx_error_handl:32,udma_flow_rx_fdq0_sz0_qnum:32,udma_flow_rx_fdq0_sz1_qnum:32,udma_flow_rx_fdq0_sz2_qnum:32,udma_flow_rx_fdq0_sz3_qnum:32,udma_flow_rx_fdq1_qnum:32,udma_flow_rx_fdq2_qnum:32,udma_flow_rx_fdq3_qnum:32,udma_flow_rx_ps_loc:32,udma_flow_rx_psinfo_pres:32,udma_flow_rx_size_thresh_en:32,udma_flow_rx_sop_offset:32,udma_flow_src_tag_sel:32,udma_rx_ch_flow_id_count:32,udma_rx_ch_flow_id_start:32,udma_rx_ch_ignore_long:32,udma_rx_ch_ignore_short:32,udma_tx_ch_credit_count:32,udma_tx_ch_fdepth:32,udma_tx_ch_filt_einfo:32,udma_tx_ch_filt_psword:32,udma_tx_ch_supr_tdpkt:32,udma_tx_ch_tdtyp:32,udma_utc_ctrl:28,udmap0_cfgstrm_tx:[85,100,116,130,145,159],udmap0_rx:[85,100],udmap0_trstrm_tx:[85,100,116,130,145,159],udmap0_tx:[85,100],udmap:[2,4,9,11,12,28,32],udmap_flow_cfg:32,udmap_flow_get_cfg:32,udmap_flow_sz_cfg:32,udmap_flow_sz_get_cfg:32,udmap_gcfg_cfg:[13,32],udmap_gcfg_cfg_respons:13,udmap_gcfg_get_cfg:32,udmap_init:32,udmap_oes_get:32,udmap_oes_set:32,udmap_rx:[85,86,100,101,117,131,146,160],udmap_rx_ch_cfg:32,udmap_rx_ch_get_cfg:32,udmap_rx_ch_set_thrd_id:32,udmap_rx_h:[86,101,117,131,146,160],udmap_rx_uh:[117,131,146,160],udmap_tx:[85,86,100,101,117,131,146,160],udmap_tx_ch_cfg:32,udmap_tx_ch_get_cfg:32,udmap_tx_ch_set_thrd_id:32,udmap_tx_ext:[86,101,131,146,160],udmap_tx_h:[86,101,117,131,146,160],udmap_tx_uh:[117,131,146,160],ufs_intr:[126,155],uid:[23,29],uid_len_word:21,uint32_t:[5,173],unabl:176,unavail:177,unawar:2,uncondit:[15,16],undefin:[28,169],under:[2,27,28,169],underli:[5,168,169],understand:[2,3,29,165],understood:[39,53,67,82,97,113,127,142,156],unencrypt:172,unifi:0,uniqu:[0,21,22,23,25,27,28,32,36,37,44,50,51,58,64,65,72,79,80,87,94,95,102,110,111,118,124,125,132,139,140,147,153,154,161,166],unit:[0,13,25],unknown:13,unless:[5,14,176],unlock:[0,21,22,23,27],unmap:[9,32],unmapped_rx_chan:[35,43,49,57,63,71],unmapped_tx_chan:[35,43,49,57,63,71],unown:[14,169,174],unpair:[32,174],unprivileg:169,unrel:169,unsign:[25,28,170],unsuccess:22,unsupport:29,until:[3,14,22,27,28,29,32,166,168,170,173,175],unus:[5,8,10,11,18,28,29,32],updat:[14,23,27,28,170,174,176],upfront:165,upon:[7,28,29,164,165],upper:[12,23,32,169],upto:14,url:28,usag:[2,15,16,18,20,21,24,26,32,166,167],usart_irq:[81,96,112,126,141,155],usb0:7,usb1:7,uscif:176,use:[0,2,3,6,7,8,10,11,12,13,14,19,23,25,28,29,32,35,37,38,42,43,46,49,51,52,56,57,60,63,65,66,70,71,75,78,80,81,84,85,86,90,93,95,96,99,100,101,105,109,111,112,115,116,117,120,123,125,126,129,130,131,134,138,140,141,144,145,146,149,152,154,155,158,159,160,163,164,165,166,167,168,169,170,172,174,176,177],use_dkek:166,useabl:[80,95],usecas:[3,5,14,23,25,27,39,53,67,82,97,113,127,142,156,175,177],used:[0,2,3,5,6,7,8,9,10,11,12,13,14,18,19,20,21,22,23,25,26,27,28,29,32,33,37,38,42,43,46,47,51,52,56,57,60,61,65,66,70,71,75,76,80,81,84,85,86,90,91,95,96,99,100,101,105,107,111,112,115,116,117,120,121,125,126,129,130,131,134,135,136,140,141,144,145,146,149,150,154,155,158,159,160,163,164,165,166,167,168,170,172,173,174,175,176,177],useful:32,user:[0,2,5,8,13,14,23,25,27,28,32,33,34,36,39,47,48,50,53,61,62,64,67,76,77,79,82,91,92,94,97,107,108,110,113,121,122,124,127,136,137,139,142,150,151,153,156,164,165,166,167,172,173,177],uses:[2,3,9,23,166,172,177],using:[0,11,13,14,18,21,22,23,25,26,27,28,29,32,78,93,109,123,138,152,164,165,166,168,169,170,172,175,176],usual:[2,5],utc_chan_start:13,util:[0,9,11,32,90,105,120,134,149,163],v0_mcp_hi_intlvl:[141,155],v0_mcp_lo_intlvl:[141,155],v0_vusr_in_int:[141,155],v0_vusr_intlvl:[141,155],v1_5:164,v1_mcp_hi_intlvl:[141,155],v1_mcp_lo_intlvl:[141,155],v1_vusr_in_int:[141,155],v1_vusr_intlvl:[141,155],v2020:0,v3_ca:[23,172,173,176],val:[23,172],valid:[2,3,5,7,11,14,19,23,25,26,32,35,38,42,43,49,52,56,57,63,66,70,71,78,81,84,85,86,93,96,99,100,101,109,112,115,116,117,123,126,129,130,131,138,141,144,145,146,152,155,158,159,160,164,165,173,177],valid_param:[9,10,11,12,13,32],valid_param_hi:32,valid_param_lo:32,valu:[2,3,5,7,8,9,10,11,12,13,14,15,16,17,19,20,22,23,25,26,27,28,29,32,35,38,39,42,43,46,49,52,53,56,57,60,63,66,67,70,71,75,78,81,82,84,85,86,90,93,96,97,99,100,101,105,109,112,113,115,116,117,120,123,126,127,129,130,131,134,135,138,141,142,144,145,146,149,152,155,156,158,159,160,163,164,166,168,169,172,173,174,175,176],vari:[6,8,14,28,165,168],variabl:28,variant:[23,176],variat:0,variou:[0,2,5,6,14,22,23,29,32,164,165,169,170,174,175],vector:[7,14,23,164,170,175],ver:172,veri:[5,14],verif:[164,173],verifi:[2,11,13,22,23,27,28,32,164,170,173,175,176],version:[3,5,25,28,29,32,164,170,172,176],versu:0,via:[0,2,3,5,9,10,11,12,13,14,15,16,21,22,25,28,29,33,34,47,48,61,62,76,77,91,92,107,108,121,122,136,137,150,151,169,177],video:[39,127,142,156],view:[0,5,6,176],vint:[9,38,52,66,81,96,112,126,141,155],vint_status_bit_index:9,virt:[12,32],virtid:12,virtual:[0,9,28,32,37,51,65,80,95,111,125,140,154],vision:[127,142,156],voltag:165,vpac_level:[141,155],vpu_wave521cl_intr:[141,155],vshs9c9qqwgrb:[23,172,176],wai:[2,23,32,166,170,176],wait:[22,26,32],wake:[6,167],wake_arm:32,wake_handl:32,wake_sourc:7,wake_timestamp:7,wakeup:[7,14,32,90,105,120,134,149,163],want:23,warm:[8,168],warn:[2,14,44,58,72,87,102,118,132,147,161],well:[2,5,12,22,25,27,28,29,32,170,173,176],were:172,wfe:14,wfi:14,what:[0,5,7,9,11,25,28,39,53,67,82,97,113,127,142,156,165,167],whatev:2,when:[2,3,5,6,8,9,10,12,13,14,22,23,25,26,28,29,32,39,53,67,82,97,113,127,142,156,164,165,166,167,169,170,175,176,177],whenev:28,where:[0,5,9,10,12,13,14,22,23,27,28,29,36,50,64,79,94,110,124,139,153,165,166,173,174,175,176],wherev:166,whether:[0,2,10,12,13,23,28,29,164],which:[0,2,5,6,7,9,11,12,13,14,19,23,25,26,27,28,29,32,33,37,39,45,47,51,53,59,61,65,67,74,76,80,82,89,91,95,97,104,107,111,113,119,121,125,127,133,136,140,142,148,150,154,156,162,164,165,166,168,170,172,174,176,177],whitelist:169,who:[12,13,28,29,166,177],whole:[27,28],whose:[11,28,173],wide:[5,6,8,12,27,29,32,176],wider:165,width:[11,168],wild:176,wildcard:[29,169,174,176],window:176,wipe:177,wise:26,wish:29,within:[5,6,9,10,11,12,13,14,22,26,28,29,32,35,38,43,49,52,57,63,66,71,78,81,84,86,93,96,99,101,109,112,115,117,123,126,129,131,138,141,144,146,152,155,158,160],without:[2,19,23,172],wkup:[27,32,135,167],wkup_hsm0:[143,157],wkup_i2c0:7,wkup_icemelter0:7,wkup_r5fss0_core0:[40,45,54,59],wkup_rtc0:7,wkup_tifs0:[148,162],wkup_timer0:7,wkup_timer1:7,wkup_uart0:7,woke:7,won:23,wont:23,word:[11,13,21,22,26,28,32,169,176],work:[13,28,29,168],workaround:[0,12],worst:14,would:[5,8,14,19,23,25,26,27,28,33,47,61,76,91,107,121,136,150,172,173,174,176],wprp:[23,172],wrap:[2,12],writabl:169,write:[2,3,4,10,12,13,14,19,22,23,29,32,36,45,50,59,64,74,79,89,94,104,110,119,124,133,139,148,153,162,166,171,172,174,176,178],write_host:[29,168],writeback:[25,28],writer:[168,171,178],written:[11,12,17,22,32,166,168],x0fsqgtpwbgpuiv:[23,172,176],x509:[4,14,19,21,22,26,29,170,175],x509_extens:[23,172,173,176],xds110:176,xmit_intr_pend:[81,96,112,126,141,155],xyz:[33,47,61,76,91,107,121,136,150],yes:14,yet:[5,9,22,23],you:[2,13,14,29,165,176],your:[5,6,14],zero:[2,5,9,12,13,14,17,18,22,23,27,28,170,172,173,175,176]},titles:["Introduction","Chapter 1: Introduction","Texas Instruments System Controller Interface (TISCI)","TISCI General Message API Documentation","Chapter 2: TISCI Message Documentation","TISCI PM Clock API Documentation","TISCI PM Device API Documentation","TISCI PM Low Power Mode API Documentation","TISCI PM System Reset API Documentation","Resource Management IRQ TISCI Message Description","Resource Management Proxy TISCI Message Description","Resource Management PSI-L TISCI Message Description","Resource Management Ring Accelerator TISCI Message Description","Resource Management UDMAP TISCI Message Description","Processor Boot Management TISCI Description","Derived KEK TISCI Description","Derived SMEK TISCI Description","Extended OTP TISCI Description","Firewall TISCI Description","OTP Keywriter TISCI Description","OTP Revision Read/Write Message Description","Runtime Debug TISCI Description","Secure AP Command Interface","Security X509 Certificate Documentation","Security Handover Message Description","Board Configuration","Board Configuration with ROM Combined Image format","Power Management Board Configuration","Resource Management Board Configuration","Security Board Configuration","Chapter 3: Board Configuration","Chapter 4: Interpreting Trace Data","Trace Layer","AM62AX Clock Identifiers","AM62AX Devices Descriptions","AM62AX DMA Device Descriptions","AM62AX Firewall Descriptions","AM62AX Host Descriptions","AM62AX Interrupt Management Device Descriptions","AM62AX PLL Defaults","AM62AX Processor Descriptions","AM62A Proxy Device Descriptions","AM62AX PSI-L Device Descriptions","AM62AX Ring Accelerator Device Descriptions","AM62AX Board Configuration Resource Assignment Type Descriptions","AM62AX Secure Proxy Descriptions","AM62AX Device Group descriptions","AM62X Clock Identifiers","AM62X Devices Descriptions","AM62X DMA Device Descriptions","AM62X Firewall Descriptions","AM62X Host Descriptions","AM62X Interrupt Management Device Descriptions","AM62X PLL Defaults","AM62X Processor Descriptions","AM62X Proxy Device Descriptions","AM62X PSI-L Device Descriptions","AM62X Ring Accelerator Device Descriptions","AM62X Board Configuration Resource Assignment Type Descriptions","AM62X Secure Proxy Descriptions","AM62X Device Group descriptions","AM64X Clock Identifiers","AM64X Devices Descriptions","AM64X DMA Device Descriptions","AM64X Firewall Descriptions","AM64X Host Descriptions","AM64X Interrupt Management Device Descriptions","AM64X PLL Defaults","AM64X Processor Descriptions","AM64X Proxy Device Descriptions","AM64X PSI-L Device Descriptions","AM64X Ring Accelerator Device Descriptions","AM64X Board Configuration Resource Assignment Type Descriptions","AM6 Runtime Keystore","AM64X Secure Proxy Descriptions","AM64X Device Group descriptions","AM65X_SR1 Clock Identifiers","AM65X_SR1 Devices Descriptions","AM65X_SR1 DMA Device Descriptions","AM65X_SR1 Firewall Descriptions","AM65X_SR1 Host Descriptions","AM65X_SR1 Interrupt Management Device Descriptions","AM65X_SR1 PLL Defaults","AM65X_SR1 Processor Descriptions","AM65X_SR1 Proxy Device Descriptions","AM65X_SR1 PSI-L Device Descriptions","AM65X_SR1 Ring Accelerator Device Descriptions","AM65X_SR1 Board Configuration Resource Assignment Type Descriptions","AM65X_SR1 Runtime Keystore","AM65X_SR1 Secure Proxy Descriptions","AM65X_SR1 Device Group descriptions","AM65X_SR2 Clock Identifiers","AM65X_SR2 Devices Descriptions","AM65X_SR2 DMA Device Descriptions","AM65X_SR2 Firewall Descriptions","AM65X_SR2 Host Descriptions","AM65X_SR2 Interrupt Management Device Descriptions","AM65X_SR2 PLL Defaults","AM65X_SR2 Processor Descriptions","AM65X_SR2 Proxy Device Descriptions","AM65X_SR2 PSI-L Device Descriptions","AM65X_SR2 Ring Accelerator Device Descriptions","AM65X_SR2 Board Configuration Resource Assignment Type Descriptions","AM65X_SR2 Runtime Keystore","AM65X_SR2 Secure Proxy Descriptions","AM65X_SR2 Device Group descriptions","Chapter 5: SoC Family Specific Documentation","J7200 Clock Identifiers","J7200 Devices Descriptions","J7200 DMA Device Descriptions","J7200 Firewall Descriptions","J7200 Host Descriptions","J7200 Interrupt Management Device Descriptions","J7200 PLL Defaults","J7200 Processor Descriptions","J7200 Proxy Device Descriptions","J7200 PSI-L Device Descriptions","J7200 Ring Accelerator Device Descriptions","J7200 Board Configuration Resource Assignment Type Descriptions","J7200 Secure Proxy Descriptions","J7200 Device Group descriptions","J721E Clock Identifiers","J721E Devices Descriptions","J721E DMA Device Descriptions","J721E Firewall Descriptions","J721E Host Descriptions","J721E Interrupt Management Device Descriptions","J721E PLL Defaults","J721E Processor Descriptions","J721E Proxy Device Descriptions","J721E PSI-L Device Descriptions","J721E Ring Accelerator Device Descriptions","J721E Board Configuration Resource Assignment Type Descriptions","J721E Secure Proxy Descriptions","J721E Device Group descriptions","J721E Domain Group descriptions","J721S2 Clock Identifiers","J721S2 Devices Descriptions","J721S2 DMA Device Descriptions","J721S2 Firewall Descriptions","J721S2 Host Descriptions","J721S2 Interrupt Management Device Descriptions","J721S2 PLL Defaults","J721S2 Processor Descriptions","J721S2 Proxy Device Descriptions","J721S2 PSI-L Device Descriptions","J721S2 Ring Accelerator Device Descriptions","J721S2 Board Configuration Resource Assignment Type Descriptions","J721S2 Secure Proxy Descriptions","J721S2 Device Group descriptions","J784S4 Clock Identifiers","J784S4 Devices Descriptions","J784S4 DMA Device Descriptions","J784S4 Firewall Descriptions","J784S4 Host Descriptions","J784S4 Interrupt Management Device Descriptions","J784S4 PLL Defaults","J784S4 Processor Descriptions","J784S4 Proxy Device Descriptions","J784S4 PSI-L Device Descriptions","J784S4 Ring Accelerator Device Descriptions","J784S4 Board Configuration Resource Assignment Type Descriptions","J784S4 Secure Proxy Descriptions","J784S4 Device Group descriptions","System Firmware Authentication and Decryption Requests","Device Group Primer","Using Derived KEK on HS devices","Domain Group Primer","Using Extended OTP","Firewall FAQ","Signing Board Configuration on HS devices","Chapter 6: Topic User Guides","Key  Writer","Run time read/write to KEYREV and SWREV","SAUL Access Outside of SYSFW","Signing binaries for Secure Boot on HS Devices","Secure Debug User Guide","Performing Security Handover","TISCI User Guide"],titleterms:{"default":[39,53,67,82,97,113,127,142,156,176],"function":25,"static":28,AES:23,Are:169,IDs:[32,34,35,37,38,40,42,43,46,48,49,51,52,54,56,57,60,62,63,65,66,68,70,71,75,77,78,80,81,83,84,85,86,90,92,93,95,96,98,99,100,101,105,108,109,111,112,114,115,116,117,120,122,123,125,126,128,129,130,131,134,135,137,138,140,141,143,144,145,146,149,151,152,154,155,157,158,159,160,163],Used:[5,6,8],Using:[166,168,176],a53_rs_bw_limiter0:[33,47],a53_ws_bw_limiter1:[33,47],a53ss0:[33,47,61],a53ss0_core_0:[33,47,61],a53ss0_core_1:[33,47,61],a53ss0_core_2:[33,47],a53ss0_core_3:[33,47],a72ss0:[121,136,150],a72ss0_core0:[107,121,136,150],a72ss0_core0_0:107,a72ss0_core0_1:107,a72ss0_core0_pbist_wrap:136,a72ss0_core1:[121,136,150],a72ss0_core2:150,a72ss0_core3:150,a72ss1:150,a72ss1_core0:150,a72ss1_core1:150,a72ss1_core2:150,a72ss1_core3:150,aasrc0:121,abi:25,acceler:[12,28,43,57,71,86,101,117,131,146,160],access:[14,29,46,60,75,90,105,120,134,149,163,174],acspcie_buffer0:[121,136,150],acspcie_buffer1:[121,150],action:[23,32],adc0:61,address:169,after:[27,28,177],aggr_atb0:[136,150],aggreg:[38,52,66,81,96,112,126,141,155],all:[165,169],alloc:[32,45,59,74,89,104,119,133,148,162],am62a:41,am62ax:[33,34,35,36,37,38,39,40,42,43,44,45,46,106],am62x:[47,48,49,50,51,52,53,54,55,56,57,58,59,60,106],am64x:[61,62,63,64,65,66,67,68,69,70,71,72,74,75,106],am65x:106,am65x_sr1:[76,77,78,79,80,81,82,83,84,85,86,87,88,89,90],am65x_sr2:[91,92,93,94,95,96,97,98,99,100,101,102,103,104,105],am6:[73,76,82,91,97],ani:169,api:[3,5,6,7,8,14,15,16,17,18,19,20,21,24,25,27,28,29,168,176],applic:23,approach:166,architectur:0,arm:14,armv8:14,arrai:29,assign:[28,44,58,72,87,102,118,132,147,161],atl0:[107,121,136,150],authent:[14,164],avail:174,background:[18,169],bank:177,base:[28,36,38,50,52,64,66,79,81,94,96,110,112,124,126,139,141,153,155],baseport:32,bch:172,between:[0,169],binari:175,bmek:23,bmpk:23,bmpkh:23,board0:[33,47,61,76,91,107,121,136,150],board:[23,25,26,27,28,29,30,44,58,72,87,102,118,132,147,161,170,176,177],boardcfg:25,boardcfg_control:25,boardcfg_dbg_cfg:25,boardcfg_dbg_dst_port:25,boardcfg_dbg_src:25,boardcfg_host_hierarchi:29,boardcfg_msmc:25,boardcfg_pm:27,boardcfg_proc:29,boardcfg_rm:28,boardcfg_rm_host_cfg:28,boardcfg_rm_host_cfg_entri:28,boardcfg_rm_resasg:28,boardcfg_rm_resasg_entri:28,boardcfg_secproxi:25,boardconfig:[23,26],book:14,boot:[14,23,26,170,175],buffer:32,c66ss0:121,c66ss0_core0:121,c66ss0_introuter0:[121,126],c66ss0_pbist0:121,c66ss1:121,c66ss1_core0:121,c66ss1_introuter0:[121,126],c66ss1_pbist0:121,c6x:14,c71ss0:121,c71ss0_mma:121,c71x_0_pbist_vd:[121,136,150],c71x_1_pbist_vd:[136,150],c7x256v0:33,c7x256v0_c7xv_core_0:33,c7x256v0_clec:33,c7x256v0_clk:33,c7x256v0_core0:33,c7x256v0_debug:33,c7x256v0_gicss:33,c7x256v0_pbist:33,c7x:14,c7xv_rsws_bs_limiter6:33,cal0:[76,91],calcul:2,can:169,caveat:166,cbass0:[76,91],cbass_debug0:[76,91],cbass_fw0:[76,91],cbass_infra0:[76,91],ccdebugss0:[76,91],central:0,certif:[23,164,170,173,176],chang:[0,18],channel:[13,35,36,49,50,63,64,78,79,93,94,109,110,123,124,138,139,152,153],chapter:[1,4,30,31,106,171],check:2,clk_32k_rc_sel_dev_vd:[33,47],clock:[2,5,27,33,47,61,76,91,107,121,136,150],cmp_event_introuter0:[33,38,47,52,61,66],cmpevent_intrtr0:[76,81,91,96,107,112,121,126,136,141,150,155],code:[19,172],codec0:[33,136,150],codec1:150,codec_rs_bw_limiter2:33,codec_ws_bw_limiter3:33,combin:26,command:22,commun:2,compar:166,comparison:166,compat:5,compil:25,compute_cluster0:[33,47,61,107,121,136,150],compute_cluster0_ac71_4_dft_embed_pbist_0:150,compute_cluster0_ac71_5_dft_embed_pbist_0:150,compute_cluster0_ac71_6_dft_embed_pbist_0:150,compute_cluster0_ac71_7_dft_embed_pbist_0:150,compute_cluster0_arm0_dft_embed_pbist_0:150,compute_cluster0_arm0_dft_embed_pbist_1:150,compute_cluster0_arm1_dft_embed_pbist_0:150,compute_cluster0_arm1_dft_embed_pbist_1:150,compute_cluster0_aw4_msmc_dft_embed_pbist_0:150,compute_cluster0_aw5_msmc_dft_embed_pbist_0:150,compute_cluster0_aw6_msmc_dft_embed_pbist_0:150,compute_cluster0_aw7_msmc_dft_embed_pbist_0:150,compute_cluster0_c71ss0:150,compute_cluster0_c71ss0_0:136,compute_cluster0_c71ss0_core0:150,compute_cluster0_c71ss0_mma_0:[136,150],compute_cluster0_c71ss0_pbist_wrap_0:136,compute_cluster0_c71ss1:150,compute_cluster0_c71ss1_0:136,compute_cluster0_c71ss1_core0:150,compute_cluster0_c71ss1_mma_0:150,compute_cluster0_c71ss1_pbist_wrap_0:136,compute_cluster0_c71ss2:150,compute_cluster0_c71ss2_core0:150,compute_cluster0_c71ss2_mma_0:150,compute_cluster0_c71ss3:150,compute_cluster0_c71ss3_core0:150,compute_cluster0_c71ss3_mma_0:150,compute_cluster0_cfg_wrap:[107,121],compute_cluster0_cfg_wrap_0:[136,150],compute_cluster0_clec:[107,121,136,150],compute_cluster0_core_cor:[107,121,136,150],compute_cluster0_ddr32ss_emif0_ew:121,compute_cluster0_ddr32ss_emif0_ew_0:136,compute_cluster0_ddr32ss_emif1_ew_0:136,compute_cluster0_ddr32ss_emif_0:150,compute_cluster0_ddr32ss_emif_1:150,compute_cluster0_ddr32ss_emif_2:150,compute_cluster0_ddr32ss_emif_3:150,compute_cluster0_debug_wrap:[107,121],compute_cluster0_debug_wrap_0:[136,150],compute_cluster0_dmsc_wrap:[107,121],compute_cluster0_dmsc_wrap_0:[136,150],compute_cluster0_dru0:150,compute_cluster0_dru4:150,compute_cluster0_dru5:150,compute_cluster0_dru6:150,compute_cluster0_dru7:150,compute_cluster0_en_msmc_domain:[107,121],compute_cluster0_en_msmc_domain_0:[136,150],compute_cluster0_gic500ss:[107,121,136,150],compute_cluster0_msmc2_wrap_0:150,compute_cluster0_msmc_dft_embed_pbist_0:150,compute_cluster0_pbist_0:[33,47,61],compute_cluster0_pbist_wrap:[107,121],compute_cluster0_pbist_wrap_0:136,compute_cluster_a53_0:[76,91],compute_cluster_a53_1:[76,91],compute_cluster_a53_2:[76,91],compute_cluster_a53_3:[76,91],compute_cluster_cpac0:[76,91],compute_cluster_cpac1:[76,91],compute_cluster_cpac_pbist0:[76,91],compute_cluster_cpac_pbist1:[76,91],compute_cluster_msmc0:[76,91],compute_cluster_pbist0:[76,91],config:[25,27,28,29],configur:[5,6,7,10,11,12,13,14,18,23,25,26,27,28,29,30,32,44,58,72,87,102,118,132,147,161,164,168,169,170,172,176,177],consol:25,control:[2,5,6,7,14,176],convers:172,core:[27,28,170],count:[20,23],cpsw0:[33,47,61,107,121],cpsw1:[136,150],cpsw_9xuss_j7am0:150,cpsw_tx_rgmii0:107,cpt2_aggr0:[33,47,61,76,91,107,121,136,150],cpt2_aggr1:[33,47,107,121,136,150],cpt2_aggr2:[107,121,136,150],cpt2_aggr3:[107,136,150],cpt2_aggr4:[136,150],cpt2_aggr5:[136,150],cpt2_probe_vbusm_main_cal0_0:[76,91],cpt2_probe_vbusm_main_dss_2:[76,91],cpt2_probe_vbusm_main_navddrhi_5:[76,91],cpt2_probe_vbusm_main_navddrlo_6:[76,91],cpt2_probe_vbusm_main_navsramhi_3:[76,91],cpt2_probe_vbusm_main_navsramlo_4:[76,91],cpt2_probe_vbusm_mcu_export_slv_0:[76,91],cpt2_probe_vbusm_mcu_fss_s0_2:[76,91],cpt2_probe_vbusm_mcu_fss_s1_3:[76,91],cpt2_probe_vbusm_mcu_sram_slv_1:[76,91],cpts0:61,creat:176,csi_psilss0:[121,136,150],csi_rx_if0:[33,47,121,136,150],csi_rx_if1:[121,136,150],csi_rx_if2:150,csi_tx_if0:[121,150],csi_tx_if1:150,csi_tx_if_v2_0:136,csi_tx_if_v2_1:136,ctrl_mmr0:[76,91],data:[3,5,6,7,8,11,22,25,26,27,28,29,31,32],dbgsuspendrouter0:[33,47,61],dcc0:[33,47,61,76,91,107,121,136,150],dcc10:121,dcc11:121,dcc12:121,dcc1:[33,47,61,76,91,107,121,136,150],dcc2:[33,47,61,76,91,107,121,136,150],dcc3:[33,47,61,76,91,107,121,136,150],dcc4:[33,47,61,76,91,107,121,136,150],dcc5:[33,47,61,76,91,107,121,136,150],dcc6:[33,47,76,91,107,121,136,150],dcc7:[76,91,121,136,150],dcc8:[121,136,150],dcc9:[121,136,150],ddpa0:[33,47,61],ddr0:[107,121,136,150],ddr16ss0:[47,61],ddr1:[136,150],ddr2:150,ddr32ss0:33,ddr3:150,ddrss0:[76,91],debug:[21,23,25,29,32,169,176],debugss0:[33,47,76,91],debugss_wrap0:[33,47,61,76,91,107,121,136,150],debugsuspendrtr0:[76,91,136,150],decod:173,decoder0:121,decrypt:164,definit:[14,165,167],deleg:13,deriv:[15,16,29,166],descript:[9,10,11,12,13,14,15,16,17,18,19,20,21,24,34,35,36,37,38,40,41,42,43,44,45,46,48,49,50,51,52,54,55,56,57,58,59,60,62,63,64,65,66,68,69,70,71,72,74,75,77,78,79,80,81,83,84,85,86,87,89,90,92,93,94,95,96,98,99,100,101,102,104,105,108,109,110,111,112,114,115,116,117,118,119,120,122,123,124,125,126,128,129,130,131,132,133,134,135,137,138,139,140,141,143,144,145,146,147,148,149,151,152,153,154,155,157,158,159,160,161,162,163],design:[25,28],destin:[38,42,52,56,66,70,81,85,96,100,112,116,126,130,141,145,155,159],detail:[25,28],develop:170,devgrp:[46,60,75,90,105,120,134,149,163,165],devic:[0,2,6,7,27,28,33,34,35,38,39,41,42,43,46,47,48,49,52,53,55,56,57,60,61,62,63,66,67,69,70,71,75,76,77,78,81,82,84,85,86,90,91,92,93,96,97,99,100,101,105,107,108,109,112,113,115,116,117,120,121,122,123,126,127,129,130,131,134,136,137,138,141,142,144,145,146,149,150,151,152,155,156,158,159,160,163,165,166,170,172,175,176],dftss0:[76,91],directli:169,dkek:[15,166],dma:[28,35,49,63,78,93,109,123,138,152],dmass0:[33,47,61],dmass0_bcdma_0:[33,47,61],dmass0_cbass_0:[33,47,61],dmass0_intaggr_0:[33,38,47,52,61,66],dmass0_ipcss_0:[33,47,61],dmass0_pktdma_0:[33,47,61],dmass0_ringacc_0:[33,47,61],dmass0_sec_proxy_0:[45,59,74],dmass1:33,dmass1_bcdma_0:33,dmass1_intaggr_0:[33,38],dmpac0:[121,136,150],dmpac0_ctset_0:[136,150],dmpac0_intd_0:[136,150],dmpac0_sde_0:[121,136,150],dmpac0_utc_0:[136,150],dmpac_vpac_psilss0:[136,150],dmsc0:61,dmsc:[27,169],document:[3,4,5,6,7,8,23,106],domain:[32,135,167],domgrp:167,done:176,dphy_rx0:[33,47,121,136,150],dphy_rx1:[121,136,150],dphy_rx2:150,dphy_tx0:[121,136,150],dphy_tx1:[136,150],dsmek:16,dsp:14,dss0:[33,47,76,91,121,136,150],dss_dsi0:[121,136,150],dss_dsi1:[136,150],dss_edp0:[121,136,150],dual:173,dummy_ip_lpsc_debug2dmsc_vd:[76,91],dummy_ip_lpsc_dmsc_vd:[76,91],dummy_ip_lpsc_emif_data_vd:[76,91],dummy_ip_lpsc_main2mcu_vd:[76,91],dummy_ip_lpsc_mcu2main_infra_vd:[76,91],dummy_ip_lpsc_mcu2main_vd:[76,91],dummy_ip_lpsc_mcu2wkup_vd:[76,91],dummy_ip_lpsc_wkup2main_infra_vd:[76,91],dummy_ip_lpsc_wkup2mcu_vd:[76,91],dure:[22,170],ecap0:[33,47,61,76,91,107,121,136,150],ecap1:[33,47,61,107,121,136,150],ecap2:[33,47,61,107,121,136,150],ecc_aggr0:[76,91],ecc_aggr1:[76,91],ecc_aggr2:[76,91],efuse0:[76,91],ehrpwm0:[76,91,107,121],ehrpwm1:[76,91,107,121],ehrpwm2:[76,91,107,121],ehrpwm3:[76,91,107,121],ehrpwm4:[76,91,107,121],ehrpwm5:[76,91,107,121],elig:2,elm0:[33,47,61,76,91,107,121,136,150],emif_cfg_iso_vd:[33,47],emif_data_0_vd:[61,107,121,136,150],emif_data_1_vd:[136,150],emif_data_2_vd:150,emif_data_3_vd:150,emif_data_iso_vd:[33,47],enabl:165,encoder0:121,encrypt:[23,164,170,175],end:169,entiti:2,entri:29,enumer:[25,29,34,37,40,45,46,48,51,54,59,60,62,65,68,74,75,77,80,83,89,90,92,95,98,104,105,108,111,114,119,120,122,125,128,133,134,135,137,140,143,148,149,151,154,157,162,163],epwm0:[33,47,61,136,150],epwm1:[33,47,61,136,150],epwm2:[33,47,61,136,150],epwm3:[61,136,150],epwm4:[61,136,150],epwm5:[61,136,150],epwm6:61,epwm7:61,epwm8:61,eqep0:[33,47,61,76,91,107,121,136,150],eqep1:[33,47,61,76,91,107,121,136,150],eqep2:[33,47,61,76,91,107,121,136,150],error:19,esm0:[33,47,61,76,91,107,121,136,150],event:[38,52,66,81,96,112,126,141,155],exampl:[5,14,172],extend:[17,23,29,168,172],extens:[23,164,176],famili:106,faq:169,ffi_main_ac_cbass_vd:[136,150],ffi_main_ac_qm_cbass_vd:[136,150],ffi_main_hc_cbass_vd:[136,150],ffi_main_infra_cbass_vd:[107,136,150],ffi_main_ip_cbass_vd:[107,136,150],ffi_main_rc_cbass_vd:[107,136,150],field:[10,12,13,23,172,176],firewal:[18,21,23,36,50,64,79,94,110,124,139,153,169],firmwar:[23,25,29,164,170,176],flag:[2,14,23],flow:[13,26,35,49,63,78,93,109,123,138,152],foreground:169,format:[26,32,170],foundat:[0,2],frequenc:5,fsirx0:61,fsirx1:61,fsirx2:61,fsirx3:61,fsirx4:61,fsirx5:61,fsitx0:61,fsitx1:61,fss0:[33,47,61],fss0_fsas_0:[33,47,61],fss0_ospi_0:[33,47,61],fss_mcu_0:91,further:0,gener:[2,3,4,14],get:[14,15,16,17,18,21,22,28],gic0:[76,91],gicss0:[33,47,61],global:[13,17,38,52,66,81,96,112,126,141,155],glossari:0,goal:25,gpio0:[33,47,61,76,91,107,121,136,150],gpio1:[33,47,61,76,91,121],gpio2:[107,121,136,150],gpio3:121,gpio4:[107,121,136,150],gpio5:121,gpio6:[107,121,136,150],gpio7:121,gpiomux_intrtr0:[76,81,91,96,107,112,121,126,136,141,150,155],gpmc0:[33,47,61,76,91,107,121,136,150],gpu0:[47,76,91,121],gpu0_dft_pbist_0:121,gpu0_gpu_0:121,gpu0_gpucore_0:121,gpu_rs_bw_limiter2:47,gpu_ws_bw_limiter3:47,group:[27,28,46,60,75,90,105,120,134,135,149,163,165,167],gs80prg_mcu_wrap_wkup_0:[76,91],gs80prg_soc_wrap_wkup_0:[76,91],gtc0:[61,76,91,107,121,136,150],guid:[36,50,64,79,94,110,124,139,153,171,176,178],handov:[14,24,29,177],hardwar:168,header:[2,25],hierarchi:29,high:[28,172],host:[29,37,51,65,80,95,111,125,140,154,169],how:169,hsm0:[33,47],i2c0:[33,47,61,76,91,107,121,136,150],i2c1:[33,47,61,76,91,107,121,136,150],i2c2:[33,47,61,76,91,107,121,136,150],i2c3:[33,47,61,76,91,107,121,136,150],i2c4:[107,121,136,150],i2c5:[107,121,136,150],i2c6:[107,121,136,150],i3c0:[107,121],icemelter_wkup_0:[76,91],icssm0:47,identifi:[20,33,47,61,76,91,107,121,136,150],ids:[36,50,64,79,94,110,124,139,153],imag:[14,23,26],includ:170,increment:165,index:5,indic:[35,43,49,57,63,71,78,84,86,93,99,101,109,115,117,123,129,131,138,144,146,152,158,160],inform:[18,170],init:[27,28],initi:[18,27,28,165],input:[38,52,66,81,96,112,126,141,155],instrument:2,integr:[2,23],interfac:[2,22,176],interpret:31,interrupt:[28,38,52,66,81,96,112,126,141,155],introduct:[0,1,5,6,7,9,10,11,12,13,14,21,22,23,26,27,28,34,35,36,37,38,40,42,43,44,45,46,48,49,50,51,52,54,56,57,58,59,60,62,63,64,65,66,68,70,71,72,73,74,75,77,78,79,80,81,83,84,85,86,87,88,89,90,92,93,94,95,96,98,99,100,101,102,103,104,105,108,109,110,111,112,114,115,116,117,118,119,120,122,123,124,125,126,128,129,130,131,132,133,134,135,137,138,139,140,141,143,144,145,146,147,148,149,151,152,153,154,155,157,158,159,160,161,162,163,164,165,167,174,176],irq:[9,28],issu:169,j7200:[106,107,108,109,110,111,112,113,114,115,116,117,118,119,120],j721e:[106,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135],j721s2:[106,136,137,138,139,140,141,142,143,144,145,146,147,148,149],j784s4:[106,150,151,152,153,154,155,156,157,158,159,160,161,162,163],j7aep_gpu_bxs464_wrap0:[136,150],j7aep_gpu_bxs464_wrap0_dft_embed_pbist_0:[136,150],j7aep_gpu_bxs464_wrap0_gpu_ss_0:[136,150],j7aep_gpu_bxs464_wrap0_gpucore_0:[136,150],j7am_32_64_atb_funnel0:[136,150],j7am_32_64_atb_funnel1:[136,150],j7am_32_64_atb_funnel2:[136,150],j7am_bolt_pgd0:[136,150],j7am_bolt_psc_wrap0:150,j7am_hwa_atb_funnel0:[136,150],j7am_main_16ff0:[136,150],j7am_pulsar_atb_funnel0:[136,150],jpgenc0:33,jpgenc_rs_bw_limiter4:33,jpgenc_ws_bw_limiter5:33,jtag:[22,176],k3_arm_atb_funnel_3_32_mcu_0:[76,91],k3_led_main_0:[76,91],keep:14,kei:[19,20,23,166,172],kek:[15,29,166],keyrev:173,keystor:[73,88,103],keywrit:[19,23],know:169,larg:5,layer:32,led0:[33,47,61,107,121,136,150],legend:[36,50,64,79,94,110,124,139,153],level:28,list:[29,33,36,47,50,61,64,76,79,91,94,107,110,121,124,136,139,150,153],load:23,locat:32,lock:17,logic:173,low:7,m4f:14,macro:[5,6,8],magic:25,mailbox0:[33,47,61],main0:107,main2mcu_lvl_intrtr0:[76,81,91,96,107,112,121,126,136,141,150,155],main2mcu_pls_intrtr0:[76,81,91,96,107,112,121,126,136,141,150,155],main2mcu_vd:[33,47,61],main2wkupmcu_vd:[107,121,136,150],main:[46,60,75,90,105,120,134,149,163],main_gpiomux_introuter0:[33,38,47,52,61,66],main_pll8_sel_extwave_vd:[107,121],main_sec_proxy0:[89,104],main_usb0_iso_vd:[33,47],main_usb1_iso_vd:[33,47],manag:[0,2,4,5,9,10,11,12,13,14,27,28,29,32,38,52,66,81,96,112,126,141,155,169],mandatori:164,map:0,mcan0:[33,47,61,107,121,136,150],mcan10:[107,121,136,150],mcan11:[107,121,136,150],mcan12:[107,121,136,150],mcan13:[107,121,136,150],mcan14:[107,136,150],mcan15:[107,136,150],mcan16:[107,136,150],mcan17:[107,136,150],mcan1:[61,107,121,136,150],mcan2:[107,121,136,150],mcan3:[107,121,136,150],mcan4:[107,121,136,150],mcan5:[107,121,136,150],mcan6:[107,121,136,150],mcan7:[107,121,136,150],mcan8:[107,121,136,150],mcan9:[107,121,136,150],mcasp0:[33,47,76,91,107,121,136,150],mcasp10:121,mcasp11:121,mcasp1:[33,47,76,91,107,121,136,150],mcasp2:[33,47,76,91,107,121,136,150],mcasp3:[121,136,150],mcasp4:[121,136,150],mcasp5:121,mcasp6:121,mcasp7:121,mcasp8:121,mcasp9:121,mcrc64_0:[33,47],mcspi0:[33,47,61,76,91,107,121,136,150],mcspi1:[33,47,61,76,91,107,121,136,150],mcspi2:[33,47,61,76,91,107,121,136,150],mcspi3:[61,76,91,107,121,136,150],mcspi4:[61,76,91,107,121,136,150],mcspi5:[107,121,136,150],mcspi6:[107,121,136,150],mcspi7:[107,121,136,150],mcu2main_vd:[47,61],mcu_adc0:[76,91,107],mcu_adc12_16ffc0:121,mcu_adc12_16ffc1:121,mcu_adc12fc_16ffc0:[136,150],mcu_adc12fc_16ffc1:[136,150],mcu_adc1:[76,91,107],mcu_armss0:[76,91],mcu_armss0_cpu0:[76,91],mcu_armss0_cpu1:[76,91],mcu_cbass0:[76,91],mcu_cbass_debug0:[76,91],mcu_cbass_fw0:[76,91],mcu_cpsw0:[76,91,107,121,136,150],mcu_cpt2_aggr0:[33,76,91,107,121,136,150],mcu_ctrl_mmr0:[76,91],mcu_dcc0:[33,47,61,76,91,107,121,136,150],mcu_dcc1:[33,76,91,107,121,136,150],mcu_dcc2:[76,91,107,121,136,150],mcu_debugss0:[76,91],mcu_ecc_aggr0:[76,91],mcu_ecc_aggr1:[76,91],mcu_efuse0:[76,91],mcu_esm0:[61,76,91,107,121,136,150],mcu_fss0:[107,121,136,150],mcu_fss0_fsas_0:[76,91,107,121,136,150],mcu_fss0_hyperbus0:[76,91],mcu_fss0_hyperbus1p0_0:[107,121,136,150],mcu_fss0_ospi_0:[76,91,107,121,136,150],mcu_fss0_ospi_1:[76,91,107,121,136,150],mcu_gpio0:[33,47,61],mcu_i2c0:[33,47,61,76,91,107,121,136,150],mcu_i2c1:[61,107,121,136,150],mcu_i3c0:[107,121,136,150],mcu_i3c1:[107,121,136,150],mcu_m4fss0:[47,61],mcu_m4fss0_cbass_0:[47,61],mcu_m4fss0_core0:[47,61],mcu_mcan0:[33,47,76,91,107,121,136,150],mcu_mcan1:[33,47,76,91,107,121,136,150],mcu_mcrc64_0:[33,47,61],mcu_mcspi0:[33,47,61,76,91,107,121,136,150],mcu_mcspi1:[33,47,61,76,91,107,121,136,150],mcu_mcspi2:[76,91,107,121,136,150],mcu_mcu_16ff0:[33,47],mcu_mcu_gpiomux_introuter0:[61,66],mcu_msram0:[76,91],mcu_navss0:[76,91,107,121,136,150],mcu_navss0_intr_0:[107,112,121,126],mcu_navss0_intr_aggr_0:[76,81,91,96],mcu_navss0_intr_router_0:[76,81,91,96,136,141,150,155],mcu_navss0_mcrc0:[76,91],mcu_navss0_mcrc_0:[107,121,136,150],mcu_navss0_modss:[107,121,136,150],mcu_navss0_proxy0:[76,91,107,121,136,150],mcu_navss0_ringacc0:[76,91,107,121,136,150],mcu_navss0_sec_proxy0:[119,133,148,162],mcu_navss0_udmap0:[76,91],mcu_navss0_udmap_0:[107,121,136,150],mcu_navss0_udmass:[107,121,136,150],mcu_navss0_udmass_inta_0:[107,112,121,126,136,141,150,155],mcu_obsclk_mux_sel_dev_vd:[33,47],mcu_pbist0:[33,76,91,107,121,136,150],mcu_pbist1:[107,121,136,150],mcu_pbist2:[107,136,150],mcu_pdma0:[76,91],mcu_pdma1:[76,91],mcu_pll_mmr0:[76,91],mcu_psc0:61,mcu_psram0:[76,91],mcu_r5fss0:[33,107,121,136,150],mcu_r5fss0_core0:[33,107,121,136,150],mcu_r5fss0_core1:[107,121,136,150],mcu_rom0:[76,91],mcu_rti0:[33,47,61,76,91,107,121,136,150],mcu_rti1:[76,91,107,121,136,150],mcu_sa2_ul0:[107,121],mcu_sa3_ss0_sec_proxy_0:[148,162],mcu_sec_mmr0:[76,91],mcu_sec_proxy0:[89,104],mcu_timer0:[33,47,61,76,91,107,121,136,150],mcu_timer1:[33,47,61,76,91,107,121,136,150],mcu_timer1_clksel_vd:[107,121],mcu_timer2:[33,47,61,76,91,107,121,136,150],mcu_timer3:[33,47,61,76,91,107,121,136,150],mcu_timer3_clksel_vd:[107,121],mcu_timer4:[107,121,136,150],mcu_timer5:[107,121,136,150],mcu_timer5_clksel_vd:[107,121],mcu_timer6:[107,121,136,150],mcu_timer7:[107,121,136,150],mcu_timer7_clksel_vd:[107,121],mcu_timer8:[107,121,136,150],mcu_timer9:[107,121,136,150],mcu_timer9_clksel_vd:[107,121],mcu_uart0:[33,47,61,76,91,107,121,136,150],mcu_uart1:61,mcu_wakeup:[46,60,75,90,105,120,134,149,163],mcusram:177,mek:[23,172],memori:32,messag:[2,3,4,5,6,7,8,9,10,11,12,13,15,16,17,18,19,20,21,24,25,27,28,29,170,173],method:[164,166],mlb0:121,mmcsd0:[33,47,61,76,91,107,121,136,150],mmcsd1:[33,47,61,76,91,107,121,136,150],mmcsd2:[33,47,121],mmr:17,mode:7,model:165,monitor:12,mpk:[23,172],msmc:3,msv:[23,172],multiplex:5,mux:5,mx_efuse_main_chain_main_0:[76,91],mx_efuse_mcu_chain_mcu_0:[76,91],mx_wakeup_reset_sync_wkup_0:[76,91],navss0:[76,91,107,121,136,150],navss0_bcdma_0:[136,150],navss0_cpts0:[76,91],navss0_cpts_0:[107,121,136,150],navss0_dti_0:[107,121],navss0_intr_0:[136,141,150,155],navss0_intr_router_0:[76,81,91,96,107,112,121,126],navss0_mailbox0_cluster0:[76,91],navss0_mailbox0_cluster10:[76,91],navss0_mailbox0_cluster11:[76,91],navss0_mailbox0_cluster1:[76,91],navss0_mailbox0_cluster2:[76,91],navss0_mailbox0_cluster3:[76,91],navss0_mailbox0_cluster4:[76,91],navss0_mailbox0_cluster5:[76,91],navss0_mailbox0_cluster6:[76,91],navss0_mailbox0_cluster7:[76,91],navss0_mailbox0_cluster8:[76,91],navss0_mailbox0_cluster9:[76,91],navss0_mailbox1_0:[136,150],navss0_mailbox1_10:[136,150],navss0_mailbox1_11:[136,150],navss0_mailbox1_1:[136,150],navss0_mailbox1_2:[136,150],navss0_mailbox1_3:[136,150],navss0_mailbox1_4:[136,150],navss0_mailbox1_5:[136,150],navss0_mailbox1_6:[136,150],navss0_mailbox1_7:[136,150],navss0_mailbox1_8:[136,150],navss0_mailbox1_9:[136,150],navss0_mailbox_0:[107,121,136,150],navss0_mailbox_10:[107,121,136,150],navss0_mailbox_11:[107,121,136,150],navss0_mailbox_1:[107,121,136,150],navss0_mailbox_2:[107,121,136,150],navss0_mailbox_3:[107,121,136,150],navss0_mailbox_4:[107,121,136,150],navss0_mailbox_5:[107,121,136,150],navss0_mailbox_6:[107,121,136,150],navss0_mailbox_7:[107,121,136,150],navss0_mailbox_8:[107,121,136,150],navss0_mailbox_9:[107,121,136,150],navss0_mcrc0:[76,91],navss0_mcrc_0:[107,121,136,150],navss0_modss:[107,121,136,150],navss0_modss_inta0:[76,81,91,96],navss0_modss_inta1:[76,81,91,96],navss0_modss_inta_0:[107,112,136,141,150,155],navss0_modss_inta_1:[107,112,136,141,150,155],navss0_modss_intaggr_0:[121,126],navss0_modss_intaggr_1:[121,126],navss0_proxy0:[76,91],navss0_proxy_0:[107,121,136,150],navss0_pvu0:[76,91],navss0_pvu1:[76,91],navss0_pvu_0:[121,136,150],navss0_pvu_1:[121,136,150],navss0_pvu_2:121,navss0_ringacc0:[76,91],navss0_ringacc_0:[107,121,136,150],navss0_sec_proxy_0:[119,133,148,162],navss0_spinlock_0:[107,121,136,150],navss0_tbu_0:[107,121],navss0_tcu_0:121,navss0_timer_mgr0:[76,91],navss0_timer_mgr1:[76,91],navss0_timermgr_0:[107,121,136,150],navss0_timermgr_1:[107,121,136,150],navss0_udmap0:[76,91],navss0_udmap_0:[107,121,136,150],navss0_udmass:[107,121,136,150],navss0_udmass_inta0:[76,81,91,96],navss0_udmass_inta_0:[107,112,136,141,150,155],navss0_udmass_intaggr_0:[121,126],navss0_virtss:[107,121,136,150],non:2,normal:177,note:[15,16],number:25,object:[3,5,6,7,8],obsclk0_mux_sel_dev_vd:33,oldi_tx_core_main_0:[76,91],open:[21,22],oper:177,optim:170,option:[23,32,164,172],osal:[27,28],otp:[17,19,20,23,29,168,172,173],outer:170,output:[38,52,66,81,96,112,126,141,155],outsid:174,over:176,overlap:169,overview:32,owner:[18,169],ownership:169,pair:11,paramet:[9,10,11,12,13],part:28,pass:26,path:2,payload:170,pbist0:[33,47,61,76,91,107,121,136,150],pbist10:[121,136,150],pbist11:[136,150],pbist13:150,pbist14:150,pbist15:150,pbist1:[47,61,76,91,107,121,136,150],pbist2:[61,107,121,136,150],pbist3:[33,61,121,136,150],pbist4:[121,136,150],pbist5:[121,136,150],pbist6:121,pbist7:[121,136,150],pbist8:[136,150],pbist9:121,pcie0:[61,76,91,121,150],pcie1:[76,91,107,121,136,150],pcie2:[121,150],pcie3:[121,150],pdma0:[76,91],pdma1:[76,91],pdma_debug0:[76,91],per:[45,59,74,89,104,119,133,148,162],perform:[176,177],permiss:169,pll:[39,53,67,82,97,113,127,142,156],pll_mmr0:[76,91],pllctrl0:[76,91],popul:[23,176],post:177,power:[2,4,5,7,27,32],pre:28,primer:[165,167],priv:[36,50,64,79,94,110,124,139,153,169],procedur:[12,170,172],process:28,processor:[14,29,40,54,68,83,98,114,128,143,157,164],program:[5,166,168,169],programm:169,protocol:22,proxi:[10,28,41,42,45,55,56,59,69,70,74,84,85,89,99,100,104,115,116,119,129,130,133,144,145,148,158,159,162],pru_icssg0:[61,76,91,121],pru_icssg1:[61,76,91,121],pru_icssg2:[76,91],psc0:[33,47,61,76,91,107,121,136,150],psc0_fw_0:[33,47],pscss0:[33,47],psi:[11,42,56,70,85,100,116,130,145,159],psil:28,psramecc0:[76,91],queri:3,r5fss0:[61,107,121,136,150],r5fss0_core0:[61,107,121,136,150],r5fss0_core1:[61,107,121,136,150],r5fss0_introuter0:[121,126],r5fss1:[61,121,136,150],r5fss1_core0:[61,121,136,150],r5fss1_core1:[61,121,136,150],r5fss1_introuter0:[121,126],r5fss2:150,r5fss2_core0:150,r5fss2_core1:150,rang:28,read:[0,11,17,20,168,173],receiv:[13,22,27,28],refer:[23,164],region:[18,36,50,64,79,94,110,124,139,153,169],regist:[11,169],relat:173,relationship:169,releas:[9,14,15,16],request:[2,10,12,13,14,164],reset:[8,12],resourc:[2,4,9,10,11,12,13,28,32,44,58,72,87,102,118,132,147,161,169,174,177],respons:[2,9,10,12,13],retriev:176,revis:[20,23,25,173,176],ring:[12,28,43,57,71,86,101,117,131,146,160],rom:26,rout:9,router:[38,52,66,81,96,112,126,141,155],row:[17,29],rti0:[33,47,61,76,91,107,121,136,150],rti10:61,rti11:61,rti15:[47,121,136,150],rti16:[121,136,150],rti17:[136,150],rti18:150,rti19:150,rti1:[33,47,61,76,91,107,121,136,150],rti24:121,rti25:121,rti28:[107,121,136,150],rti29:[107,121,136,150],rti2:[33,47,76,91,150],rti30:[121,136,150],rti31:[121,136,150],rti32:150,rti33:150,rti3:[33,47,76,91,150],rti4:[33,150],rti5:150,rti6:150,rti7:150,rti8:61,rti9:61,run:173,runtim:[21,73,88,103,177],sa2_cpsw_psilss0:[136,150],sa2_ul0:[61,76,91,121,136,150],sa2ul:[29,166,174],sa3_ss0_sec_proxy_0:[45,59],sa3ul:174,same:169,sampl:23,saul:174,sbl:[23,173],sci:[0,28],sdk:0,sec:23,secur:[0,2,4,22,23,24,29,32,45,59,74,89,104,119,133,148,162,170,172,175,176,177],send:176,sequenc:[14,164],serdes0:[76,91],serdes1:[76,91],serdes_10g0:[61,121,136,150],serdes_10g1:[107,150],serdes_10g2:150,serdes_10g4:150,serdes_16g0:121,serdes_16g1:121,serdes_16g2:121,serdes_16g3:121,server:0,set:[9,14,15,16,18],sign:[23,164,170,173,175],size:[13,73,88,103],smek:[16,23],smpk:23,smpkh:23,sms0:[33,47],soc:[21,33,47,61,76,91,106,107,121,136,150,176],soft:17,softwar:[0,20,23],sourc:[7,38,42,52,56,66,70,81,85,96,100,112,116,126,130,141,145,155,159],specif:[14,106],specifi:169,spinlock0:[33,47,61],sr1:106,sr2:106,start:169,state:176,statu:[14,17],stm0:[33,47,61,76,91,107,121,136,150],structur:[3,5,6,7,8,11,25,27,28,29,173],sub:[32,172],substructur:[25,29],subsystem:[27,28],suppli:166,support:[7,164,169,172],swrev:[172,173],sysfw:[23,173,174],system:[2,8,23,25,29,164,170,176],tabl:[36,50,64,79,94,110,124,139,153],templat:[23,172,176],texa:2,thi:[5,6,8],thread:[11,42,45,56,59,70,74,85,89,100,104,116,119,130,133,145,148,159,162],threshold:13,time:[25,170,173],timeout:22,timer0:[33,47,61,76,91,107,121,136,150],timer10:[61,76,91,107,121,136,150],timer11:[61,76,91,107,121,136,150],timer11_clksel_vd:[107,121],timer12:[107,121,136,150],timer13:[107,121,136,150],timer13_clksel_vd:[107,121],timer14:[107,121,136,150],timer15:[107,121,136,150],timer15_clksel_vd:[107,121],timer16:[107,121,136,150],timer17:[107,121,136,150],timer17_clksel_vd:[107,121],timer18:[107,121,136,150],timer19:[107,121,136,150],timer19_clksel_vd:[107,121],timer1:[33,47,61,76,91,107,121,136,150],timer1_clksel_vd:[107,121],timer2:[33,47,61,76,91,107,121,136,150],timer3:[33,47,61,76,91,107,121,136,150],timer3_clksel_vd:[107,121],timer4:[33,47,61,76,91,107,121,136,150],timer5:[33,47,61,76,91,107,121,136,150],timer5_clksel_vd:[107,121],timer6:[33,47,61,76,91,107,121,136,150],timer7:[33,47,61,76,91,107,121,136,150],timer7_clksel_vd:[107,121],timer8:[61,76,91,107,121,136,150],timer9:[61,76,91,107,121,136,150],timer9_clksel_vd:[107,121],timermgr0:61,timesync_event_introuter0:[61,66],timesync_event_router0:[33,38,47,52],timesync_intrtr0:[76,81,91,96,107,112,121,126,136,141,150,155],tisci:[2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,24,25,27,28,29,166,170,173,176,178],tisci_msg_board_config:3,tisci_msg_board_config_pm:3,tisci_msg_board_config_rm:3,tisci_msg_board_config_secur:3,tisci_msg_boot_notif:3,tisci_msg_change_fwl_own:18,tisci_msg_enter_sleep:7,tisci_msg_get_clock:5,tisci_msg_get_clock_par:5,tisci_msg_get_devic:6,tisci_msg_get_freq:5,tisci_msg_get_fwl_region:18,tisci_msg_get_num_clock_par:5,tisci_msg_get_otp_row_lock_statu:17,tisci_msg_get_soc_uid:21,tisci_msg_get_trace_config:3,tisci_msg_key_writ:19,tisci_msg_lock_otp_row:17,tisci_msg_lpm_wake_reason:7,tisci_msg_open_debug_fwl:21,tisci_msg_prepare_sleep:7,tisci_msg_proc_auth_boot:14,tisci_msg_proc_get_statu:14,tisci_msg_proc_handov:14,tisci_msg_proc_releas:14,tisci_msg_proc_request:14,tisci_msg_proc_set_config:14,tisci_msg_proc_set_control:14,tisci_msg_proc_wait_statu:14,tisci_msg_query_freq:5,tisci_msg_query_fw_cap:3,tisci_msg_query_msmc:3,tisci_msg_read_keycnt_keyrev:20,tisci_msg_read_otp_mmr:17,tisci_msg_read_swrev:20,tisci_msg_rm_irq_releas:9,tisci_msg_rm_irq_set:9,tisci_msg_rm_proxy_cfg:10,tisci_msg_rm_psil_pair:11,tisci_msg_rm_psil_read:11,tisci_msg_rm_psil_unpair:11,tisci_msg_rm_psil_writ:11,tisci_msg_rm_ring_cfg:12,tisci_msg_rm_ring_mon_cfg:12,tisci_msg_rm_udmap_flow_cfg:13,tisci_msg_rm_udmap_flow_deleg:13,tisci_msg_rm_udmap_flow_size_thresh_cfg:13,tisci_msg_rm_udmap_gcfg_cfg:13,tisci_msg_rm_udmap_rx_ch_cfg:13,tisci_msg_rm_udmap_tx_ch_cfg:13,tisci_msg_sa2ul_get_dkek:15,tisci_msg_sa2ul_get_dsmek:16,tisci_msg_sa2ul_release_dkek:15,tisci_msg_sa2ul_release_dsmek:16,tisci_msg_sa2ul_set_dkek:15,tisci_msg_sa2ul_set_dsmek:16,tisci_msg_sec_handov:24,tisci_msg_set_clock:5,tisci_msg_set_clock_par:5,tisci_msg_set_devic:6,tisci_msg_set_device_reset:6,tisci_msg_set_freq:5,tisci_msg_set_fwl_region:18,tisci_msg_set_io_isol:7,tisci_msg_soft_lock_otp_write_glob:17,tisci_msg_sys_reset:8,tisci_msg_vers:3,tisci_msg_write_keyrev:20,tisci_msg_write_otp_row:17,tisci_msg_write_swrev:20,topic:171,trace:[31,32],transfer:22,transmit:[13,22],transport:2,trigger:177,two:166,type:[23,44,58,72,87,102,118,132,147,161,172,176],uart0:[33,47,61,76,91,107,121,136,150],uart1:[33,47,61,76,91,107,121,136,150],uart2:[33,47,61,76,91,107,121,136,150],uart3:[33,47,61,107,121,136,150],uart4:[33,47,61,107,121,136,150],uart5:[33,47,61,107,121,136,150],uart6:[33,47,61,107,121,136,150],uart7:[107,121,136,150],uart8:[107,121,136,150],uart9:[107,121,136,150],uart:[32,176],udmap:13,ufs0:[121,150],uid:[21,22,176],unencrypt:175,unlock:[29,176],unpair:11,updat:169,usag:[3,5,6,7,8,9,10,11,12,13,14,17,19,25,27,28,29,165,177],usb0:[33,47,61,107,121,136,150],usb1:[33,47,121],usb3ss0:[76,91],usb3ss1:[76,91],user:[169,171,176,178],valid:[9,10,12,13,27,28,176],valu:[165,167],variou:176,vdc_data_vbusm_32b_ref_mcu2wkup:[76,91],vdc_data_vbusm_32b_ref_wkup2mcu:[76,91],vdc_data_vbusm_64b_ref_main2mcu:[76,91],vdc_data_vbusm_64b_ref_mcu2main:[76,91],vdc_dmsc_dbg_vbusp_32b_ref_dbg2dmsc:[76,91],vdc_infra_vbusp_32b_ref_mcu2main_infra:[76,91],vdc_infra_vbusp_32b_ref_wkup2main_infra:[76,91],vdc_mcu_dbg_vbusp_32b_ref_dbgmain2mcu:[76,91],vdc_nav_psil_128b_ref_main2mcu:[76,91],vdc_soc_fw_vbusp_32b_ref_fwmcu2main:[76,91],vdc_soc_fw_vbusp_32b_ref_fwwkup2mcu:[76,91],version:23,via:[166,176],virtual:[38,52,66,81,96,112,126,141,155],vpac0:[33,121,136,150],vpac1:150,vpac_rsws_bw_limiter7:33,vpac_rsws_bw_limiter8:33,vpfe0:121,vtm0:61,vusr_dual0:[136,150],wait:14,wake:7,what:169,which:169,who:169,wise:[33,47,61,76,91,107,121,136,150],without:[5,26],wkup_cbass0:[76,91],wkup_cbass_fw0:[76,91],wkup_clkout_sel_dev_vd:33,wkup_ctrl_mmr0:[76,91],wkup_ddpa0:[107,121,136,150],wkup_deepsleep_sources0:[33,47],wkup_dmsc0:[76,91,107,121],wkup_dmsc0_cortex_m3_0:[76,91],wkup_ecc_aggr0:[76,91],wkup_esm0:[33,47,76,91,107,121,136,150],wkup_gpio0:[76,91,107,121,136,150],wkup_gpio1:[107,121,136,150],wkup_gpiomux_intrtr0:[76,81,91,96,107,112,121,126,136,141,150,155],wkup_gtc0:[33,47],wkup_hsm0:[136,150],wkup_i2c0:[33,47,76,91,107,121,136,150],wkup_j7am_wakeup_16ff0:[136,150],wkup_mcu_gpiomux_introuter0:[33,38,47,52],wkup_pbist0:[33,47],wkup_pbist1:33,wkup_pllctrl0:[76,91],wkup_porz_sync0:[107,121,136,150],wkup_psc0:[33,47,76,91,107,121,136,150],wkup_r5fss0:[33,47],wkup_r5fss0_core0:[33,47],wkup_r5fss0_ss0:[33,47],wkup_rtcss0:[33,47],wkup_rti0:[33,47],wkup_sms0:[136,150],wkup_timer0:[33,47],wkup_timer1:[33,47],wkup_uart0:[33,47,76,91,107,121,136,150],wkup_vtm0:[33,47,76,91,107,121,136,150],wkup_wakeup0:107,wkupmcu2main_vd:[107,121,136,150],write:[11,17,20,168,169,173],writer:[19,172],x509:[23,172,176]}})