{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "16 24 32 " "Parallel Compilation has detected 32 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 16 of the 24 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1731373728737 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "experiment9 EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"experiment9\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1731373728752 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1731373728778 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1731373728778 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1731373728778 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sram:data_3_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a0 clk0 GND " "WYSIWYG primitive \"sram:data_3_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_7b82.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_7b82.tdf" 35 2 0 } } { "db/altsyncram_t5i1.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_t5i1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "sram.vhd" "" { Text "F:/FPGA Tools/experiment9/sram.vhd" 89 0 0 } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { 304 688 904 432 "data_3_part_1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1731373728826 "|experiment9|sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sram:data_4_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a0 clk0 GND " "WYSIWYG primitive \"sram:data_4_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_7b82.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_7b82.tdf" 35 2 0 } } { "db/altsyncram_t5i1.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_t5i1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "sram.vhd" "" { Text "F:/FPGA Tools/experiment9/sram.vhd" 89 0 0 } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { 592 688 904 720 "data_4_part_1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1731373728826 "|experiment9|sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sram:data_3_part_2\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a0 clk0 GND " "WYSIWYG primitive \"sram:data_3_part_2\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_7b82.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_7b82.tdf" 35 2 0 } } { "db/altsyncram_t5i1.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_t5i1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "sram.vhd" "" { Text "F:/FPGA Tools/experiment9/sram.vhd" 89 0 0 } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { 448 688 904 576 "data_3_part_2" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1731373728826 "|experiment9|sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sram:data_4_part_2\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a0 clk0 GND " "WYSIWYG primitive \"sram:data_4_part_2\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_7b82.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_7b82.tdf" 35 2 0 } } { "db/altsyncram_t5i1.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_t5i1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "sram.vhd" "" { Text "F:/FPGA Tools/experiment9/sram.vhd" 89 0 0 } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { 736 688 904 864 "data_4_part_2" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1731373728826 "|experiment9|sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sram:data_3_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a1 clk0 GND " "WYSIWYG primitive \"sram:data_3_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_7b82.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_7b82.tdf" 35 2 0 } } { "db/altsyncram_t5i1.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_t5i1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "sram.vhd" "" { Text "F:/FPGA Tools/experiment9/sram.vhd" 89 0 0 } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { 304 688 904 432 "data_3_part_1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1731373728826 "|experiment9|sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sram:data_4_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a1 clk0 GND " "WYSIWYG primitive \"sram:data_4_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_7b82.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_7b82.tdf" 35 2 0 } } { "db/altsyncram_t5i1.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_t5i1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "sram.vhd" "" { Text "F:/FPGA Tools/experiment9/sram.vhd" 89 0 0 } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { 592 688 904 720 "data_4_part_1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1731373728826 "|experiment9|sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sram:data_3_part_2\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a1 clk0 GND " "WYSIWYG primitive \"sram:data_3_part_2\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_7b82.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_7b82.tdf" 35 2 0 } } { "db/altsyncram_t5i1.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_t5i1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "sram.vhd" "" { Text "F:/FPGA Tools/experiment9/sram.vhd" 89 0 0 } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { 448 688 904 576 "data_3_part_2" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1731373728826 "|experiment9|sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sram:data_4_part_2\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a1 clk0 GND " "WYSIWYG primitive \"sram:data_4_part_2\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_7b82.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_7b82.tdf" 35 2 0 } } { "db/altsyncram_t5i1.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_t5i1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "sram.vhd" "" { Text "F:/FPGA Tools/experiment9/sram.vhd" 89 0 0 } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { 736 688 904 864 "data_4_part_2" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1731373728826 "|experiment9|sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sram:data_3_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a2 clk0 GND " "WYSIWYG primitive \"sram:data_3_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_7b82.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_7b82.tdf" 35 2 0 } } { "db/altsyncram_t5i1.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_t5i1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "sram.vhd" "" { Text "F:/FPGA Tools/experiment9/sram.vhd" 89 0 0 } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { 304 688 904 432 "data_3_part_1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1731373728826 "|experiment9|sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sram:data_4_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a2 clk0 GND " "WYSIWYG primitive \"sram:data_4_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_7b82.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_7b82.tdf" 35 2 0 } } { "db/altsyncram_t5i1.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_t5i1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "sram.vhd" "" { Text "F:/FPGA Tools/experiment9/sram.vhd" 89 0 0 } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { 592 688 904 720 "data_4_part_1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1731373728826 "|experiment9|sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sram:data_3_part_2\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a2 clk0 GND " "WYSIWYG primitive \"sram:data_3_part_2\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_7b82.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_7b82.tdf" 35 2 0 } } { "db/altsyncram_t5i1.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_t5i1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "sram.vhd" "" { Text "F:/FPGA Tools/experiment9/sram.vhd" 89 0 0 } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { 448 688 904 576 "data_3_part_2" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1731373728826 "|experiment9|sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sram:data_4_part_2\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a2 clk0 GND " "WYSIWYG primitive \"sram:data_4_part_2\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_7b82.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_7b82.tdf" 35 2 0 } } { "db/altsyncram_t5i1.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_t5i1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "sram.vhd" "" { Text "F:/FPGA Tools/experiment9/sram.vhd" 89 0 0 } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { 736 688 904 864 "data_4_part_2" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1731373728826 "|experiment9|sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sram:data_3_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a3 clk0 GND " "WYSIWYG primitive \"sram:data_3_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_7b82.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_7b82.tdf" 35 2 0 } } { "db/altsyncram_t5i1.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_t5i1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "sram.vhd" "" { Text "F:/FPGA Tools/experiment9/sram.vhd" 89 0 0 } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { 304 688 904 432 "data_3_part_1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1731373728826 "|experiment9|sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sram:data_4_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a3 clk0 GND " "WYSIWYG primitive \"sram:data_4_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_7b82.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_7b82.tdf" 35 2 0 } } { "db/altsyncram_t5i1.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_t5i1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "sram.vhd" "" { Text "F:/FPGA Tools/experiment9/sram.vhd" 89 0 0 } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { 592 688 904 720 "data_4_part_1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1731373728826 "|experiment9|sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sram:data_3_part_2\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a3 clk0 GND " "WYSIWYG primitive \"sram:data_3_part_2\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_7b82.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_7b82.tdf" 35 2 0 } } { "db/altsyncram_t5i1.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_t5i1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "sram.vhd" "" { Text "F:/FPGA Tools/experiment9/sram.vhd" 89 0 0 } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { 448 688 904 576 "data_3_part_2" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1731373728826 "|experiment9|sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sram:data_4_part_2\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a3 clk0 GND " "WYSIWYG primitive \"sram:data_4_part_2\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_7b82.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_7b82.tdf" 35 2 0 } } { "db/altsyncram_t5i1.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_t5i1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "sram.vhd" "" { Text "F:/FPGA Tools/experiment9/sram.vhd" 89 0 0 } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { 736 688 904 864 "data_4_part_2" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1731373728831 "|experiment9|sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a3"}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1731373728832 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1731373728911 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1731373728911 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1731373728911 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1731373728911 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/experiment9/" { { 0 { 0 ""} 0 2790 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731373728911 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/experiment9/" { { 0 { 0 ""} 0 2792 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731373728911 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/experiment9/" { { 0 { 0 ""} 0 2794 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731373728911 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/experiment9/" { { 0 { 0 ""} 0 2796 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731373728911 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/experiment9/" { { 0 { 0 ""} 0 2798 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731373728911 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1731373728911 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1731373728911 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1731373728911 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731373729173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731373729173 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1731373729173 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1731373729173 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "experiment9.sdc " "Synopsys Design Constraints File file not found: 'experiment9.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1731373729179 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "A1 " "Node: A1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1731373729179 "|experiment9|A1"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1731373729179 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1731373729179 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1731373729179 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1731373729179 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1731373729179 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1731373729179 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1731373729179 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1731373729179 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731373729210 ""}  } { { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/experiment9/" { { 0 { 0 ""} 0 728 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731373729210 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AND1  " "Automatically promoted node AND1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731373729210 ""}  } { { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { -184 584 648 -136 "AND1" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AND1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/experiment9/" { { 0 { 0 ""} 0 290 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731373729210 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AND2  " "Automatically promoted node AND2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731373729210 ""}  } { { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { -40 584 648 8 "AND2" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AND2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/experiment9/" { { 0 { 0 ""} 0 292 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731373729210 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AND3  " "Automatically promoted node AND3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731373729210 ""}  } { { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { 104 584 648 152 "AND3" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AND3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/experiment9/" { { 0 { 0 ""} 0 291 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731373729210 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AND4  " "Automatically promoted node AND4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731373729210 ""}  } { { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { 248 584 648 296 "AND4" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AND4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/experiment9/" { { 0 { 0 ""} 0 293 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731373729210 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731373729210 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/experiment9/" { { 0 { 0 ""} 0 2740 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731373729210 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1731373729210 ""}  } { { "sld_jtag_hub.vhd" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/experiment9/" { { 0 { 0 ""} 0 2188 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731373729210 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1731373729400 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1731373729400 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1731373729400 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1731373729400 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1731373729400 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1731373729400 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1731373729400 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1731373729400 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1731373729400 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1731373729400 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1731373729400 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731373729416 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1731373729747 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731373729873 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1731373729883 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1731373730079 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731373730079 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1731373730300 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "F:/FPGA Tools/experiment9/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1731373730653 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1731373730653 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731373730738 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1731373730739 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1731373730739 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1731373730739 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1731373730753 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1731373730778 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1731373730883 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1731373730920 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1731373731048 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731373731257 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/FPGA Tools/experiment9/output_files/experiment9.fit.smsg " "Generated suppressed messages file F:/FPGA Tools/experiment9/output_files/experiment9.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1731373731446 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5958 " "Peak virtual memory: 5958 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731373731714 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 12 09:08:51 2024 " "Processing ended: Tue Nov 12 09:08:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731373731714 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731373731714 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731373731714 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1731373731714 ""}
