Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Nov 29 21:35:03 2018
| Host         : YC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file up_down_Counter_timing_summary_routed.rpt -pb up_down_Counter_timing_summary_routed.pb -rpx up_down_Counter_timing_summary_routed.rpx -warn_on_violation
| Design       : up_down_Counter
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: CLOCK/cnt_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CLOCK/cnt_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CLOCK/cnt_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CLOCK/cnt_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CLOCK/cnt_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CLOCK/cnt_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CLOCK/cnt_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CLOCK/cnt_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CLOCK/cnt_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CLOCK/cnt_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CLOCK/cnt_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CLOCK/cnt_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CLOCK/cnt_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CLOCK/cnt_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CLOCK/cnt_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CLOCK/cnt_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CLOCK/cnt_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CLOCK/cnt_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CLOCK/cnt_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CLOCK/cnt_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 20 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.328        0.000                      0                   20        0.239        0.000                      0                   20        3.000        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          5.328        0.000                      0                   20        0.313        0.000                      0                   20        4.500        0.000                       0                    22  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        5.329        0.000                      0                   20        0.313        0.000                      0                   20        4.500        0.000                       0                    22  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          5.328        0.000                      0                   20        0.239        0.000                      0                   20  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        5.328        0.000                      0                   20        0.239        0.000                      0                   20  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.328ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.313ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.328ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 1.685ns (38.508%)  route 2.691ns (61.492%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[10]/Q
                         net (fo=3, routed)           0.828     0.468    CLOCK/cnt_reg[10]
    SLICE_X0Y93          LUT6 (Prop_lut6_I1_O)        0.124     0.592 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.638     1.230    CLOCK/cnt[0]_i_11_n_0
    SLICE_X0Y94          LUT5 (Prop_lut5_I4_O)        0.124     1.354 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.225     2.579    CLOCK/cnt[0]_i_8_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.703 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.703    CLOCK/cnt[0]_i_4_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.104 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.104    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.218 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.218    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.332 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.332    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.446 r  CLOCK/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.446    CLOCK/cnt_reg[12]_i_1_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.560 r  CLOCK/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.560    CLOCK/cnt_reg[16]_i_1_n_0
    SLICE_X1Y94          FDCE                                         r  CLOCK/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.605     8.585    CLOCK/clk_out1
    SLICE_X1Y94          FDCE                                         r  CLOCK/cnt_reg[19]/C
                         clock pessimism              0.575     9.160    
                         clock uncertainty           -0.074     9.086    
    SLICE_X1Y94          FDCE (Setup_fdce_C_D)       -0.198     8.888    CLOCK/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          8.888    
                         arrival time                          -3.560    
  -------------------------------------------------------------------
                         slack                                  5.328    

Slack (MET) :             5.368ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.596ns  (logic 1.905ns (41.451%)  route 2.691ns (58.549%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[10]/Q
                         net (fo=3, routed)           0.828     0.468    CLOCK/cnt_reg[10]
    SLICE_X0Y93          LUT6 (Prop_lut6_I1_O)        0.124     0.592 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.638     1.230    CLOCK/cnt[0]_i_11_n_0
    SLICE_X0Y94          LUT5 (Prop_lut5_I4_O)        0.124     1.354 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.225     2.579    CLOCK/cnt[0]_i_8_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.703 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.703    CLOCK/cnt[0]_i_4_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.104 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.104    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.218 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.218    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.332 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.332    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.446 r  CLOCK/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.446    CLOCK/cnt_reg[12]_i_1_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.780 r  CLOCK/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.780    CLOCK/cnt_reg[16]_i_1_n_6
    SLICE_X1Y94          FDCE                                         r  CLOCK/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.605     8.585    CLOCK/clk_out1
    SLICE_X1Y94          FDCE                                         r  CLOCK/cnt_reg[17]/C
                         clock pessimism              0.575     9.160    
                         clock uncertainty           -0.074     9.086    
    SLICE_X1Y94          FDCE (Setup_fdce_C_D)        0.062     9.148    CLOCK/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          9.148    
                         arrival time                          -3.780    
  -------------------------------------------------------------------
                         slack                                  5.368    

Slack (MET) :             5.463ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.501ns  (logic 1.810ns (40.215%)  route 2.691ns (59.785%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[10]/Q
                         net (fo=3, routed)           0.828     0.468    CLOCK/cnt_reg[10]
    SLICE_X0Y93          LUT6 (Prop_lut6_I1_O)        0.124     0.592 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.638     1.230    CLOCK/cnt[0]_i_11_n_0
    SLICE_X0Y94          LUT5 (Prop_lut5_I4_O)        0.124     1.354 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.225     2.579    CLOCK/cnt[0]_i_8_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.703 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.703    CLOCK/cnt[0]_i_4_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.104 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.104    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.218 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.218    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.332 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.332    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.446 r  CLOCK/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.446    CLOCK/cnt_reg[12]_i_1_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.685 r  CLOCK/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.685    CLOCK/cnt_reg[16]_i_1_n_5
    SLICE_X1Y94          FDCE                                         r  CLOCK/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.605     8.585    CLOCK/clk_out1
    SLICE_X1Y94          FDCE                                         r  CLOCK/cnt_reg[18]/C
                         clock pessimism              0.575     9.160    
                         clock uncertainty           -0.074     9.086    
    SLICE_X1Y94          FDCE (Setup_fdce_C_D)        0.062     9.148    CLOCK/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          9.148    
                         arrival time                          -3.685    
  -------------------------------------------------------------------
                         slack                                  5.463    

Slack (MET) :             5.479ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.485ns  (logic 1.794ns (40.002%)  route 2.691ns (59.998%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[10]/Q
                         net (fo=3, routed)           0.828     0.468    CLOCK/cnt_reg[10]
    SLICE_X0Y93          LUT6 (Prop_lut6_I1_O)        0.124     0.592 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.638     1.230    CLOCK/cnt[0]_i_11_n_0
    SLICE_X0Y94          LUT5 (Prop_lut5_I4_O)        0.124     1.354 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.225     2.579    CLOCK/cnt[0]_i_8_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.703 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.703    CLOCK/cnt[0]_i_4_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.104 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.104    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.218 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.218    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.332 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.332    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.446 r  CLOCK/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.446    CLOCK/cnt_reg[12]_i_1_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.669 r  CLOCK/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.669    CLOCK/cnt_reg[16]_i_1_n_7
    SLICE_X1Y94          FDCE                                         r  CLOCK/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.605     8.585    CLOCK/clk_out1
    SLICE_X1Y94          FDCE                                         r  CLOCK/cnt_reg[16]/C
                         clock pessimism              0.575     9.160    
                         clock uncertainty           -0.074     9.086    
    SLICE_X1Y94          FDCE (Setup_fdce_C_D)        0.062     9.148    CLOCK/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          9.148    
                         arrival time                          -3.669    
  -------------------------------------------------------------------
                         slack                                  5.479    

Slack (MET) :             5.482ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.482ns  (logic 1.791ns (39.962%)  route 2.691ns (60.038%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[10]/Q
                         net (fo=3, routed)           0.828     0.468    CLOCK/cnt_reg[10]
    SLICE_X0Y93          LUT6 (Prop_lut6_I1_O)        0.124     0.592 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.638     1.230    CLOCK/cnt[0]_i_11_n_0
    SLICE_X0Y94          LUT5 (Prop_lut5_I4_O)        0.124     1.354 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.225     2.579    CLOCK/cnt[0]_i_8_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.703 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.703    CLOCK/cnt[0]_i_4_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.104 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.104    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.218 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.218    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.332 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.332    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.666 r  CLOCK/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.666    CLOCK/cnt_reg[12]_i_1_n_6
    SLICE_X1Y93          FDCE                                         r  CLOCK/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.605     8.585    CLOCK/clk_out1
    SLICE_X1Y93          FDCE                                         r  CLOCK/cnt_reg[13]/C
                         clock pessimism              0.575     9.160    
                         clock uncertainty           -0.074     9.086    
    SLICE_X1Y93          FDCE (Setup_fdce_C_D)        0.062     9.148    CLOCK/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          9.148    
                         arrival time                          -3.666    
  -------------------------------------------------------------------
                         slack                                  5.482    

Slack (MET) :             5.503ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.461ns  (logic 1.770ns (39.679%)  route 2.691ns (60.321%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[10]/Q
                         net (fo=3, routed)           0.828     0.468    CLOCK/cnt_reg[10]
    SLICE_X0Y93          LUT6 (Prop_lut6_I1_O)        0.124     0.592 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.638     1.230    CLOCK/cnt[0]_i_11_n_0
    SLICE_X0Y94          LUT5 (Prop_lut5_I4_O)        0.124     1.354 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.225     2.579    CLOCK/cnt[0]_i_8_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.703 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.703    CLOCK/cnt[0]_i_4_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.104 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.104    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.218 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.218    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.332 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.332    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.645 r  CLOCK/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.645    CLOCK/cnt_reg[12]_i_1_n_4
    SLICE_X1Y93          FDCE                                         r  CLOCK/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.605     8.585    CLOCK/clk_out1
    SLICE_X1Y93          FDCE                                         r  CLOCK/cnt_reg[15]/C
                         clock pessimism              0.575     9.160    
                         clock uncertainty           -0.074     9.086    
    SLICE_X1Y93          FDCE (Setup_fdce_C_D)        0.062     9.148    CLOCK/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          9.148    
                         arrival time                          -3.645    
  -------------------------------------------------------------------
                         slack                                  5.503    

Slack (MET) :             5.577ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.387ns  (logic 1.696ns (38.662%)  route 2.691ns (61.338%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[10]/Q
                         net (fo=3, routed)           0.828     0.468    CLOCK/cnt_reg[10]
    SLICE_X0Y93          LUT6 (Prop_lut6_I1_O)        0.124     0.592 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.638     1.230    CLOCK/cnt[0]_i_11_n_0
    SLICE_X0Y94          LUT5 (Prop_lut5_I4_O)        0.124     1.354 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.225     2.579    CLOCK/cnt[0]_i_8_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.703 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.703    CLOCK/cnt[0]_i_4_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.104 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.104    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.218 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.218    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.332 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.332    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.571 r  CLOCK/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.571    CLOCK/cnt_reg[12]_i_1_n_5
    SLICE_X1Y93          FDCE                                         r  CLOCK/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.605     8.585    CLOCK/clk_out1
    SLICE_X1Y93          FDCE                                         r  CLOCK/cnt_reg[14]/C
                         clock pessimism              0.575     9.160    
                         clock uncertainty           -0.074     9.086    
    SLICE_X1Y93          FDCE (Setup_fdce_C_D)        0.062     9.148    CLOCK/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          9.148    
                         arrival time                          -3.571    
  -------------------------------------------------------------------
                         slack                                  5.577    

Slack (MET) :             5.593ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.371ns  (logic 1.680ns (38.437%)  route 2.691ns (61.563%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[10]/Q
                         net (fo=3, routed)           0.828     0.468    CLOCK/cnt_reg[10]
    SLICE_X0Y93          LUT6 (Prop_lut6_I1_O)        0.124     0.592 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.638     1.230    CLOCK/cnt[0]_i_11_n_0
    SLICE_X0Y94          LUT5 (Prop_lut5_I4_O)        0.124     1.354 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.225     2.579    CLOCK/cnt[0]_i_8_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.703 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.703    CLOCK/cnt[0]_i_4_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.104 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.104    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.218 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.218    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.332 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.332    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.555 r  CLOCK/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.555    CLOCK/cnt_reg[12]_i_1_n_7
    SLICE_X1Y93          FDCE                                         r  CLOCK/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.605     8.585    CLOCK/clk_out1
    SLICE_X1Y93          FDCE                                         r  CLOCK/cnt_reg[12]/C
                         clock pessimism              0.575     9.160    
                         clock uncertainty           -0.074     9.086    
    SLICE_X1Y93          FDCE (Setup_fdce_C_D)        0.062     9.148    CLOCK/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          9.148    
                         arrival time                          -3.555    
  -------------------------------------------------------------------
                         slack                                  5.593    

Slack (MET) :             5.620ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.368ns  (logic 1.677ns (38.395%)  route 2.691ns (61.605%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[10]/Q
                         net (fo=3, routed)           0.828     0.468    CLOCK/cnt_reg[10]
    SLICE_X0Y93          LUT6 (Prop_lut6_I1_O)        0.124     0.592 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.638     1.230    CLOCK/cnt[0]_i_11_n_0
    SLICE_X0Y94          LUT5 (Prop_lut5_I4_O)        0.124     1.354 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.225     2.579    CLOCK/cnt[0]_i_8_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.703 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.703    CLOCK/cnt[0]_i_4_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.104 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.104    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.218 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.218    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.552 r  CLOCK/cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.552    CLOCK/cnt_reg[8]_i_1_n_6
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.604     8.584    CLOCK/clk_out1
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[9]/C
                         clock pessimism              0.600     9.184    
                         clock uncertainty           -0.074     9.110    
    SLICE_X1Y92          FDCE (Setup_fdce_C_D)        0.062     9.172    CLOCK/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                          -3.552    
  -------------------------------------------------------------------
                         slack                                  5.620    

Slack (MET) :             5.641ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.347ns  (logic 1.656ns (38.097%)  route 2.691ns (61.903%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[10]/Q
                         net (fo=3, routed)           0.828     0.468    CLOCK/cnt_reg[10]
    SLICE_X0Y93          LUT6 (Prop_lut6_I1_O)        0.124     0.592 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.638     1.230    CLOCK/cnt[0]_i_11_n_0
    SLICE_X0Y94          LUT5 (Prop_lut5_I4_O)        0.124     1.354 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.225     2.579    CLOCK/cnt[0]_i_8_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.703 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.703    CLOCK/cnt[0]_i_4_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.104 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.104    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.218 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.218    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.531 r  CLOCK/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.531    CLOCK/cnt_reg[8]_i_1_n_4
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.604     8.584    CLOCK/clk_out1
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[11]/C
                         clock pessimism              0.600     9.184    
                         clock uncertainty           -0.074     9.110    
    SLICE_X1Y92          FDCE (Setup_fdce_C_D)        0.062     9.172    CLOCK/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                          -3.531    
  -------------------------------------------------------------------
                         slack                                  5.641    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.603    -0.561    CLOCK/clk_out1
    SLICE_X1Y90          FDCE                                         r  CLOCK/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  CLOCK/cnt_reg[3]/Q
                         net (fo=2, routed)           0.169    -0.251    CLOCK/cnt_reg[3]
    SLICE_X1Y90          LUT4 (Prop_lut4_I0_O)        0.045    -0.206 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.206    CLOCK/cnt[0]_i_4_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.143 r  CLOCK/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.143    CLOCK/cnt_reg[0]_i_1_n_4
    SLICE_X1Y90          FDCE                                         r  CLOCK/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.876    -0.797    CLOCK/clk_out1
    SLICE_X1Y90          FDCE                                         r  CLOCK/cnt_reg[3]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X1Y90          FDCE (Hold_fdce_C_D)         0.105    -0.456    CLOCK/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.604    -0.560    CLOCK/clk_out1
    SLICE_X1Y93          FDCE                                         r  CLOCK/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  CLOCK/cnt_reg[15]/Q
                         net (fo=3, routed)           0.170    -0.249    CLOCK/cnt_reg[15]
    SLICE_X1Y93          LUT4 (Prop_lut4_I0_O)        0.045    -0.204 r  CLOCK/cnt[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.204    CLOCK/cnt[12]_i_2_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.141 r  CLOCK/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.141    CLOCK/cnt_reg[12]_i_1_n_4
    SLICE_X1Y93          FDCE                                         r  CLOCK/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.877    -0.796    CLOCK/clk_out1
    SLICE_X1Y93          FDCE                                         r  CLOCK/cnt_reg[15]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X1Y93          FDCE (Hold_fdce_C_D)         0.105    -0.455    CLOCK/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.384%)  route 0.170ns (40.616%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.603    -0.561    CLOCK/clk_out1
    SLICE_X1Y91          FDCE                                         r  CLOCK/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  CLOCK/cnt_reg[7]/Q
                         net (fo=3, routed)           0.170    -0.250    CLOCK/cnt_reg[7]
    SLICE_X1Y91          LUT4 (Prop_lut4_I0_O)        0.045    -0.205 r  CLOCK/cnt[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.205    CLOCK/cnt[4]_i_2_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.142 r  CLOCK/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.142    CLOCK/cnt_reg[4]_i_1_n_4
    SLICE_X1Y91          FDCE                                         r  CLOCK/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.876    -0.797    CLOCK/clk_out1
    SLICE_X1Y91          FDCE                                         r  CLOCK/cnt_reg[7]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X1Y91          FDCE (Hold_fdce_C_D)         0.105    -0.456    CLOCK/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.603    -0.561    CLOCK/clk_out1
    SLICE_X1Y90          FDCE                                         r  CLOCK/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDCE (Prop_fdce_C_Q)         0.141    -0.420 f  CLOCK/cnt_reg[0]/Q
                         net (fo=3, routed)           0.167    -0.253    CLOCK/cnt_reg[0]
    SLICE_X1Y90          LUT4 (Prop_lut4_I0_O)        0.045    -0.208 r  CLOCK/cnt[0]_i_7/O
                         net (fo=1, routed)           0.000    -0.208    CLOCK/cnt[0]_i_7_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.138 r  CLOCK/cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.138    CLOCK/cnt_reg[0]_i_1_n_7
    SLICE_X1Y90          FDCE                                         r  CLOCK/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.876    -0.797    CLOCK/clk_out1
    SLICE_X1Y90          FDCE                                         r  CLOCK/cnt_reg[0]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X1Y90          FDCE (Hold_fdce_C_D)         0.105    -0.456    CLOCK/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.603    -0.561    CLOCK/clk_out1
    SLICE_X1Y91          FDCE                                         r  CLOCK/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  CLOCK/cnt_reg[4]/Q
                         net (fo=2, routed)           0.168    -0.252    CLOCK/cnt_reg[4]
    SLICE_X1Y91          LUT4 (Prop_lut4_I0_O)        0.045    -0.207 r  CLOCK/cnt[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.207    CLOCK/cnt[4]_i_5_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.137 r  CLOCK/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.137    CLOCK/cnt_reg[4]_i_1_n_7
    SLICE_X1Y91          FDCE                                         r  CLOCK/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.876    -0.797    CLOCK/clk_out1
    SLICE_X1Y91          FDCE                                         r  CLOCK/cnt_reg[4]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X1Y91          FDCE (Hold_fdce_C_D)         0.105    -0.456    CLOCK/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.334%)  route 0.168ns (39.666%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.603    -0.561    CLOCK/clk_out1
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  CLOCK/cnt_reg[8]/Q
                         net (fo=3, routed)           0.168    -0.252    CLOCK/cnt_reg[8]
    SLICE_X1Y92          LUT4 (Prop_lut4_I0_O)        0.045    -0.207 r  CLOCK/cnt[8]_i_5/O
                         net (fo=1, routed)           0.000    -0.207    CLOCK/cnt[8]_i_5_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.137 r  CLOCK/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.137    CLOCK/cnt_reg[8]_i_1_n_7
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.876    -0.797    CLOCK/clk_out1
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[8]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X1Y92          FDCE (Hold_fdce_C_D)         0.105    -0.456    CLOCK/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.249ns (57.723%)  route 0.182ns (42.277%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.603    -0.561    CLOCK/clk_out1
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  CLOCK/cnt_reg[11]/Q
                         net (fo=3, routed)           0.182    -0.238    CLOCK/cnt_reg[11]
    SLICE_X1Y92          LUT4 (Prop_lut4_I0_O)        0.045    -0.193 r  CLOCK/cnt[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.193    CLOCK/cnt[8]_i_2_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.130 r  CLOCK/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.130    CLOCK/cnt_reg[8]_i_1_n_4
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.876    -0.797    CLOCK/clk_out1
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[11]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X1Y92          FDCE (Hold_fdce_C_D)         0.105    -0.456    CLOCK/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.256ns (58.944%)  route 0.178ns (41.056%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.604    -0.560    CLOCK/clk_out1
    SLICE_X1Y93          FDCE                                         r  CLOCK/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  CLOCK/cnt_reg[12]/Q
                         net (fo=3, routed)           0.178    -0.241    CLOCK/cnt_reg[12]
    SLICE_X1Y93          LUT4 (Prop_lut4_I0_O)        0.045    -0.196 r  CLOCK/cnt[12]_i_5/O
                         net (fo=1, routed)           0.000    -0.196    CLOCK/cnt[12]_i_5_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.126 r  CLOCK/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.126    CLOCK/cnt_reg[12]_i_1_n_7
    SLICE_X1Y93          FDCE                                         r  CLOCK/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.877    -0.796    CLOCK/clk_out1
    SLICE_X1Y93          FDCE                                         r  CLOCK/cnt_reg[12]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X1Y93          FDCE (Hold_fdce_C_D)         0.105    -0.455    CLOCK/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.256ns (58.944%)  route 0.178ns (41.056%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.604    -0.560    CLOCK/clk_out1
    SLICE_X1Y94          FDCE                                         r  CLOCK/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  CLOCK/cnt_reg[16]/Q
                         net (fo=3, routed)           0.178    -0.241    CLOCK/cnt_reg[16]
    SLICE_X1Y94          LUT4 (Prop_lut4_I0_O)        0.045    -0.196 r  CLOCK/cnt[16]_i_4/O
                         net (fo=1, routed)           0.000    -0.196    CLOCK/cnt[16]_i_4_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.126 r  CLOCK/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.126    CLOCK/cnt_reg[16]_i_1_n_7
    SLICE_X1Y94          FDCE                                         r  CLOCK/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.877    -0.796    CLOCK/clk_out1
    SLICE_X1Y94          FDCE                                         r  CLOCK/cnt_reg[16]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X1Y94          FDCE (Hold_fdce_C_D)         0.105    -0.455    CLOCK/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.280ns (62.611%)  route 0.167ns (37.389%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.603    -0.561    CLOCK/clk_out1
    SLICE_X1Y90          FDCE                                         r  CLOCK/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  CLOCK/cnt_reg[0]/Q
                         net (fo=3, routed)           0.167    -0.253    CLOCK/cnt_reg[0]
    SLICE_X1Y90          LUT4 (Prop_lut4_I0_O)        0.042    -0.211 r  CLOCK/cnt[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.211    CLOCK/cnt[0]_i_3_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.097    -0.114 r  CLOCK/cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.114    CLOCK/cnt_reg[0]_i_1_n_6
    SLICE_X1Y90          FDCE                                         r  CLOCK/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.876    -0.797    CLOCK/clk_out1
    SLICE_X1Y90          FDCE                                         r  CLOCK/cnt_reg[1]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X1Y90          FDCE (Hold_fdce_C_D)         0.105    -0.456    CLOCK/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.342    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK5M/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   CLOCK5M/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y90      CLOCK/cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y92      CLOCK/cnt_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y92      CLOCK/cnt_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y93      CLOCK/cnt_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y93      CLOCK/cnt_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y93      CLOCK/cnt_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y93      CLOCK/cnt_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y94      CLOCK/cnt_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y93      CLOCK/cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y93      CLOCK/cnt_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y93      CLOCK/cnt_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y93      CLOCK/cnt_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y94      CLOCK/cnt_reg[16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y94      CLOCK/cnt_reg[17]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y94      CLOCK/cnt_reg[18]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y94      CLOCK/cnt_reg[19]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y90      CLOCK/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y90      CLOCK/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y90      CLOCK/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y90      CLOCK/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y92      CLOCK/cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y92      CLOCK/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y92      CLOCK/cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y92      CLOCK/cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y90      CLOCK/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y90      CLOCK/cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y90      CLOCK/cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y90      CLOCK/cnt_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK5M/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   CLOCK5M/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.329ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.313ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.329ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 1.685ns (38.508%)  route 2.691ns (61.492%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[10]/Q
                         net (fo=3, routed)           0.828     0.468    CLOCK/cnt_reg[10]
    SLICE_X0Y93          LUT6 (Prop_lut6_I1_O)        0.124     0.592 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.638     1.230    CLOCK/cnt[0]_i_11_n_0
    SLICE_X0Y94          LUT5 (Prop_lut5_I4_O)        0.124     1.354 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.225     2.579    CLOCK/cnt[0]_i_8_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.703 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.703    CLOCK/cnt[0]_i_4_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.104 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.104    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.218 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.218    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.332 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.332    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.446 r  CLOCK/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.446    CLOCK/cnt_reg[12]_i_1_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.560 r  CLOCK/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.560    CLOCK/cnt_reg[16]_i_1_n_0
    SLICE_X1Y94          FDCE                                         r  CLOCK/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.605     8.585    CLOCK/clk_out1
    SLICE_X1Y94          FDCE                                         r  CLOCK/cnt_reg[19]/C
                         clock pessimism              0.575     9.160    
                         clock uncertainty           -0.074     9.087    
    SLICE_X1Y94          FDCE (Setup_fdce_C_D)       -0.198     8.889    CLOCK/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          8.889    
                         arrival time                          -3.560    
  -------------------------------------------------------------------
                         slack                                  5.329    

Slack (MET) :             5.369ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.596ns  (logic 1.905ns (41.451%)  route 2.691ns (58.549%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[10]/Q
                         net (fo=3, routed)           0.828     0.468    CLOCK/cnt_reg[10]
    SLICE_X0Y93          LUT6 (Prop_lut6_I1_O)        0.124     0.592 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.638     1.230    CLOCK/cnt[0]_i_11_n_0
    SLICE_X0Y94          LUT5 (Prop_lut5_I4_O)        0.124     1.354 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.225     2.579    CLOCK/cnt[0]_i_8_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.703 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.703    CLOCK/cnt[0]_i_4_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.104 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.104    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.218 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.218    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.332 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.332    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.446 r  CLOCK/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.446    CLOCK/cnt_reg[12]_i_1_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.780 r  CLOCK/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.780    CLOCK/cnt_reg[16]_i_1_n_6
    SLICE_X1Y94          FDCE                                         r  CLOCK/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.605     8.585    CLOCK/clk_out1
    SLICE_X1Y94          FDCE                                         r  CLOCK/cnt_reg[17]/C
                         clock pessimism              0.575     9.160    
                         clock uncertainty           -0.074     9.087    
    SLICE_X1Y94          FDCE (Setup_fdce_C_D)        0.062     9.149    CLOCK/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          9.149    
                         arrival time                          -3.780    
  -------------------------------------------------------------------
                         slack                                  5.369    

Slack (MET) :             5.464ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.501ns  (logic 1.810ns (40.215%)  route 2.691ns (59.785%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[10]/Q
                         net (fo=3, routed)           0.828     0.468    CLOCK/cnt_reg[10]
    SLICE_X0Y93          LUT6 (Prop_lut6_I1_O)        0.124     0.592 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.638     1.230    CLOCK/cnt[0]_i_11_n_0
    SLICE_X0Y94          LUT5 (Prop_lut5_I4_O)        0.124     1.354 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.225     2.579    CLOCK/cnt[0]_i_8_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.703 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.703    CLOCK/cnt[0]_i_4_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.104 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.104    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.218 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.218    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.332 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.332    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.446 r  CLOCK/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.446    CLOCK/cnt_reg[12]_i_1_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.685 r  CLOCK/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.685    CLOCK/cnt_reg[16]_i_1_n_5
    SLICE_X1Y94          FDCE                                         r  CLOCK/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.605     8.585    CLOCK/clk_out1
    SLICE_X1Y94          FDCE                                         r  CLOCK/cnt_reg[18]/C
                         clock pessimism              0.575     9.160    
                         clock uncertainty           -0.074     9.087    
    SLICE_X1Y94          FDCE (Setup_fdce_C_D)        0.062     9.149    CLOCK/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          9.149    
                         arrival time                          -3.685    
  -------------------------------------------------------------------
                         slack                                  5.464    

Slack (MET) :             5.480ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.485ns  (logic 1.794ns (40.002%)  route 2.691ns (59.998%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[10]/Q
                         net (fo=3, routed)           0.828     0.468    CLOCK/cnt_reg[10]
    SLICE_X0Y93          LUT6 (Prop_lut6_I1_O)        0.124     0.592 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.638     1.230    CLOCK/cnt[0]_i_11_n_0
    SLICE_X0Y94          LUT5 (Prop_lut5_I4_O)        0.124     1.354 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.225     2.579    CLOCK/cnt[0]_i_8_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.703 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.703    CLOCK/cnt[0]_i_4_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.104 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.104    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.218 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.218    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.332 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.332    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.446 r  CLOCK/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.446    CLOCK/cnt_reg[12]_i_1_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.669 r  CLOCK/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.669    CLOCK/cnt_reg[16]_i_1_n_7
    SLICE_X1Y94          FDCE                                         r  CLOCK/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.605     8.585    CLOCK/clk_out1
    SLICE_X1Y94          FDCE                                         r  CLOCK/cnt_reg[16]/C
                         clock pessimism              0.575     9.160    
                         clock uncertainty           -0.074     9.087    
    SLICE_X1Y94          FDCE (Setup_fdce_C_D)        0.062     9.149    CLOCK/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          9.149    
                         arrival time                          -3.669    
  -------------------------------------------------------------------
                         slack                                  5.480    

Slack (MET) :             5.483ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.482ns  (logic 1.791ns (39.962%)  route 2.691ns (60.038%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[10]/Q
                         net (fo=3, routed)           0.828     0.468    CLOCK/cnt_reg[10]
    SLICE_X0Y93          LUT6 (Prop_lut6_I1_O)        0.124     0.592 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.638     1.230    CLOCK/cnt[0]_i_11_n_0
    SLICE_X0Y94          LUT5 (Prop_lut5_I4_O)        0.124     1.354 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.225     2.579    CLOCK/cnt[0]_i_8_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.703 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.703    CLOCK/cnt[0]_i_4_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.104 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.104    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.218 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.218    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.332 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.332    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.666 r  CLOCK/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.666    CLOCK/cnt_reg[12]_i_1_n_6
    SLICE_X1Y93          FDCE                                         r  CLOCK/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.605     8.585    CLOCK/clk_out1
    SLICE_X1Y93          FDCE                                         r  CLOCK/cnt_reg[13]/C
                         clock pessimism              0.575     9.160    
                         clock uncertainty           -0.074     9.087    
    SLICE_X1Y93          FDCE (Setup_fdce_C_D)        0.062     9.149    CLOCK/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          9.149    
                         arrival time                          -3.666    
  -------------------------------------------------------------------
                         slack                                  5.483    

Slack (MET) :             5.504ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.461ns  (logic 1.770ns (39.679%)  route 2.691ns (60.321%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[10]/Q
                         net (fo=3, routed)           0.828     0.468    CLOCK/cnt_reg[10]
    SLICE_X0Y93          LUT6 (Prop_lut6_I1_O)        0.124     0.592 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.638     1.230    CLOCK/cnt[0]_i_11_n_0
    SLICE_X0Y94          LUT5 (Prop_lut5_I4_O)        0.124     1.354 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.225     2.579    CLOCK/cnt[0]_i_8_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.703 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.703    CLOCK/cnt[0]_i_4_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.104 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.104    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.218 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.218    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.332 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.332    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.645 r  CLOCK/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.645    CLOCK/cnt_reg[12]_i_1_n_4
    SLICE_X1Y93          FDCE                                         r  CLOCK/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.605     8.585    CLOCK/clk_out1
    SLICE_X1Y93          FDCE                                         r  CLOCK/cnt_reg[15]/C
                         clock pessimism              0.575     9.160    
                         clock uncertainty           -0.074     9.087    
    SLICE_X1Y93          FDCE (Setup_fdce_C_D)        0.062     9.149    CLOCK/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          9.149    
                         arrival time                          -3.645    
  -------------------------------------------------------------------
                         slack                                  5.504    

Slack (MET) :             5.578ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.387ns  (logic 1.696ns (38.662%)  route 2.691ns (61.338%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[10]/Q
                         net (fo=3, routed)           0.828     0.468    CLOCK/cnt_reg[10]
    SLICE_X0Y93          LUT6 (Prop_lut6_I1_O)        0.124     0.592 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.638     1.230    CLOCK/cnt[0]_i_11_n_0
    SLICE_X0Y94          LUT5 (Prop_lut5_I4_O)        0.124     1.354 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.225     2.579    CLOCK/cnt[0]_i_8_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.703 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.703    CLOCK/cnt[0]_i_4_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.104 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.104    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.218 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.218    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.332 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.332    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.571 r  CLOCK/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.571    CLOCK/cnt_reg[12]_i_1_n_5
    SLICE_X1Y93          FDCE                                         r  CLOCK/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.605     8.585    CLOCK/clk_out1
    SLICE_X1Y93          FDCE                                         r  CLOCK/cnt_reg[14]/C
                         clock pessimism              0.575     9.160    
                         clock uncertainty           -0.074     9.087    
    SLICE_X1Y93          FDCE (Setup_fdce_C_D)        0.062     9.149    CLOCK/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          9.149    
                         arrival time                          -3.571    
  -------------------------------------------------------------------
                         slack                                  5.578    

Slack (MET) :             5.594ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.371ns  (logic 1.680ns (38.437%)  route 2.691ns (61.563%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[10]/Q
                         net (fo=3, routed)           0.828     0.468    CLOCK/cnt_reg[10]
    SLICE_X0Y93          LUT6 (Prop_lut6_I1_O)        0.124     0.592 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.638     1.230    CLOCK/cnt[0]_i_11_n_0
    SLICE_X0Y94          LUT5 (Prop_lut5_I4_O)        0.124     1.354 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.225     2.579    CLOCK/cnt[0]_i_8_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.703 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.703    CLOCK/cnt[0]_i_4_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.104 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.104    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.218 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.218    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.332 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.332    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.555 r  CLOCK/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.555    CLOCK/cnt_reg[12]_i_1_n_7
    SLICE_X1Y93          FDCE                                         r  CLOCK/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.605     8.585    CLOCK/clk_out1
    SLICE_X1Y93          FDCE                                         r  CLOCK/cnt_reg[12]/C
                         clock pessimism              0.575     9.160    
                         clock uncertainty           -0.074     9.087    
    SLICE_X1Y93          FDCE (Setup_fdce_C_D)        0.062     9.149    CLOCK/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          9.149    
                         arrival time                          -3.555    
  -------------------------------------------------------------------
                         slack                                  5.594    

Slack (MET) :             5.621ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.368ns  (logic 1.677ns (38.395%)  route 2.691ns (61.605%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[10]/Q
                         net (fo=3, routed)           0.828     0.468    CLOCK/cnt_reg[10]
    SLICE_X0Y93          LUT6 (Prop_lut6_I1_O)        0.124     0.592 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.638     1.230    CLOCK/cnt[0]_i_11_n_0
    SLICE_X0Y94          LUT5 (Prop_lut5_I4_O)        0.124     1.354 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.225     2.579    CLOCK/cnt[0]_i_8_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.703 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.703    CLOCK/cnt[0]_i_4_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.104 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.104    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.218 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.218    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.552 r  CLOCK/cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.552    CLOCK/cnt_reg[8]_i_1_n_6
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.604     8.584    CLOCK/clk_out1
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[9]/C
                         clock pessimism              0.600     9.184    
                         clock uncertainty           -0.074     9.111    
    SLICE_X1Y92          FDCE (Setup_fdce_C_D)        0.062     9.173    CLOCK/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          9.173    
                         arrival time                          -3.552    
  -------------------------------------------------------------------
                         slack                                  5.621    

Slack (MET) :             5.642ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.347ns  (logic 1.656ns (38.097%)  route 2.691ns (61.903%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[10]/Q
                         net (fo=3, routed)           0.828     0.468    CLOCK/cnt_reg[10]
    SLICE_X0Y93          LUT6 (Prop_lut6_I1_O)        0.124     0.592 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.638     1.230    CLOCK/cnt[0]_i_11_n_0
    SLICE_X0Y94          LUT5 (Prop_lut5_I4_O)        0.124     1.354 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.225     2.579    CLOCK/cnt[0]_i_8_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.703 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.703    CLOCK/cnt[0]_i_4_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.104 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.104    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.218 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.218    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.531 r  CLOCK/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.531    CLOCK/cnt_reg[8]_i_1_n_4
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.604     8.584    CLOCK/clk_out1
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[11]/C
                         clock pessimism              0.600     9.184    
                         clock uncertainty           -0.074     9.111    
    SLICE_X1Y92          FDCE (Setup_fdce_C_D)        0.062     9.173    CLOCK/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          9.173    
                         arrival time                          -3.531    
  -------------------------------------------------------------------
                         slack                                  5.642    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.603    -0.561    CLOCK/clk_out1
    SLICE_X1Y90          FDCE                                         r  CLOCK/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  CLOCK/cnt_reg[3]/Q
                         net (fo=2, routed)           0.169    -0.251    CLOCK/cnt_reg[3]
    SLICE_X1Y90          LUT4 (Prop_lut4_I0_O)        0.045    -0.206 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.206    CLOCK/cnt[0]_i_4_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.143 r  CLOCK/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.143    CLOCK/cnt_reg[0]_i_1_n_4
    SLICE_X1Y90          FDCE                                         r  CLOCK/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.876    -0.797    CLOCK/clk_out1
    SLICE_X1Y90          FDCE                                         r  CLOCK/cnt_reg[3]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X1Y90          FDCE (Hold_fdce_C_D)         0.105    -0.456    CLOCK/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.604    -0.560    CLOCK/clk_out1
    SLICE_X1Y93          FDCE                                         r  CLOCK/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  CLOCK/cnt_reg[15]/Q
                         net (fo=3, routed)           0.170    -0.249    CLOCK/cnt_reg[15]
    SLICE_X1Y93          LUT4 (Prop_lut4_I0_O)        0.045    -0.204 r  CLOCK/cnt[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.204    CLOCK/cnt[12]_i_2_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.141 r  CLOCK/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.141    CLOCK/cnt_reg[12]_i_1_n_4
    SLICE_X1Y93          FDCE                                         r  CLOCK/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.877    -0.796    CLOCK/clk_out1
    SLICE_X1Y93          FDCE                                         r  CLOCK/cnt_reg[15]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X1Y93          FDCE (Hold_fdce_C_D)         0.105    -0.455    CLOCK/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.384%)  route 0.170ns (40.616%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.603    -0.561    CLOCK/clk_out1
    SLICE_X1Y91          FDCE                                         r  CLOCK/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  CLOCK/cnt_reg[7]/Q
                         net (fo=3, routed)           0.170    -0.250    CLOCK/cnt_reg[7]
    SLICE_X1Y91          LUT4 (Prop_lut4_I0_O)        0.045    -0.205 r  CLOCK/cnt[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.205    CLOCK/cnt[4]_i_2_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.142 r  CLOCK/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.142    CLOCK/cnt_reg[4]_i_1_n_4
    SLICE_X1Y91          FDCE                                         r  CLOCK/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.876    -0.797    CLOCK/clk_out1
    SLICE_X1Y91          FDCE                                         r  CLOCK/cnt_reg[7]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X1Y91          FDCE (Hold_fdce_C_D)         0.105    -0.456    CLOCK/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.603    -0.561    CLOCK/clk_out1
    SLICE_X1Y90          FDCE                                         r  CLOCK/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDCE (Prop_fdce_C_Q)         0.141    -0.420 f  CLOCK/cnt_reg[0]/Q
                         net (fo=3, routed)           0.167    -0.253    CLOCK/cnt_reg[0]
    SLICE_X1Y90          LUT4 (Prop_lut4_I0_O)        0.045    -0.208 r  CLOCK/cnt[0]_i_7/O
                         net (fo=1, routed)           0.000    -0.208    CLOCK/cnt[0]_i_7_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.138 r  CLOCK/cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.138    CLOCK/cnt_reg[0]_i_1_n_7
    SLICE_X1Y90          FDCE                                         r  CLOCK/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.876    -0.797    CLOCK/clk_out1
    SLICE_X1Y90          FDCE                                         r  CLOCK/cnt_reg[0]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X1Y90          FDCE (Hold_fdce_C_D)         0.105    -0.456    CLOCK/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.603    -0.561    CLOCK/clk_out1
    SLICE_X1Y91          FDCE                                         r  CLOCK/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  CLOCK/cnt_reg[4]/Q
                         net (fo=2, routed)           0.168    -0.252    CLOCK/cnt_reg[4]
    SLICE_X1Y91          LUT4 (Prop_lut4_I0_O)        0.045    -0.207 r  CLOCK/cnt[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.207    CLOCK/cnt[4]_i_5_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.137 r  CLOCK/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.137    CLOCK/cnt_reg[4]_i_1_n_7
    SLICE_X1Y91          FDCE                                         r  CLOCK/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.876    -0.797    CLOCK/clk_out1
    SLICE_X1Y91          FDCE                                         r  CLOCK/cnt_reg[4]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X1Y91          FDCE (Hold_fdce_C_D)         0.105    -0.456    CLOCK/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.334%)  route 0.168ns (39.666%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.603    -0.561    CLOCK/clk_out1
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  CLOCK/cnt_reg[8]/Q
                         net (fo=3, routed)           0.168    -0.252    CLOCK/cnt_reg[8]
    SLICE_X1Y92          LUT4 (Prop_lut4_I0_O)        0.045    -0.207 r  CLOCK/cnt[8]_i_5/O
                         net (fo=1, routed)           0.000    -0.207    CLOCK/cnt[8]_i_5_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.137 r  CLOCK/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.137    CLOCK/cnt_reg[8]_i_1_n_7
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.876    -0.797    CLOCK/clk_out1
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[8]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X1Y92          FDCE (Hold_fdce_C_D)         0.105    -0.456    CLOCK/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.249ns (57.723%)  route 0.182ns (42.277%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.603    -0.561    CLOCK/clk_out1
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  CLOCK/cnt_reg[11]/Q
                         net (fo=3, routed)           0.182    -0.238    CLOCK/cnt_reg[11]
    SLICE_X1Y92          LUT4 (Prop_lut4_I0_O)        0.045    -0.193 r  CLOCK/cnt[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.193    CLOCK/cnt[8]_i_2_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.130 r  CLOCK/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.130    CLOCK/cnt_reg[8]_i_1_n_4
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.876    -0.797    CLOCK/clk_out1
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[11]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X1Y92          FDCE (Hold_fdce_C_D)         0.105    -0.456    CLOCK/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.256ns (58.944%)  route 0.178ns (41.056%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.604    -0.560    CLOCK/clk_out1
    SLICE_X1Y93          FDCE                                         r  CLOCK/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  CLOCK/cnt_reg[12]/Q
                         net (fo=3, routed)           0.178    -0.241    CLOCK/cnt_reg[12]
    SLICE_X1Y93          LUT4 (Prop_lut4_I0_O)        0.045    -0.196 r  CLOCK/cnt[12]_i_5/O
                         net (fo=1, routed)           0.000    -0.196    CLOCK/cnt[12]_i_5_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.126 r  CLOCK/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.126    CLOCK/cnt_reg[12]_i_1_n_7
    SLICE_X1Y93          FDCE                                         r  CLOCK/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.877    -0.796    CLOCK/clk_out1
    SLICE_X1Y93          FDCE                                         r  CLOCK/cnt_reg[12]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X1Y93          FDCE (Hold_fdce_C_D)         0.105    -0.455    CLOCK/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.256ns (58.944%)  route 0.178ns (41.056%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.604    -0.560    CLOCK/clk_out1
    SLICE_X1Y94          FDCE                                         r  CLOCK/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  CLOCK/cnt_reg[16]/Q
                         net (fo=3, routed)           0.178    -0.241    CLOCK/cnt_reg[16]
    SLICE_X1Y94          LUT4 (Prop_lut4_I0_O)        0.045    -0.196 r  CLOCK/cnt[16]_i_4/O
                         net (fo=1, routed)           0.000    -0.196    CLOCK/cnt[16]_i_4_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.126 r  CLOCK/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.126    CLOCK/cnt_reg[16]_i_1_n_7
    SLICE_X1Y94          FDCE                                         r  CLOCK/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.877    -0.796    CLOCK/clk_out1
    SLICE_X1Y94          FDCE                                         r  CLOCK/cnt_reg[16]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X1Y94          FDCE (Hold_fdce_C_D)         0.105    -0.455    CLOCK/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.280ns (62.611%)  route 0.167ns (37.389%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.603    -0.561    CLOCK/clk_out1
    SLICE_X1Y90          FDCE                                         r  CLOCK/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  CLOCK/cnt_reg[0]/Q
                         net (fo=3, routed)           0.167    -0.253    CLOCK/cnt_reg[0]
    SLICE_X1Y90          LUT4 (Prop_lut4_I0_O)        0.042    -0.211 r  CLOCK/cnt[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.211    CLOCK/cnt[0]_i_3_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.097    -0.114 r  CLOCK/cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.114    CLOCK/cnt_reg[0]_i_1_n_6
    SLICE_X1Y90          FDCE                                         r  CLOCK/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.876    -0.797    CLOCK/clk_out1
    SLICE_X1Y90          FDCE                                         r  CLOCK/cnt_reg[1]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X1Y90          FDCE (Hold_fdce_C_D)         0.105    -0.456    CLOCK/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.342    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK5M/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   CLOCK5M/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y90      CLOCK/cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y92      CLOCK/cnt_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y92      CLOCK/cnt_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y93      CLOCK/cnt_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y93      CLOCK/cnt_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y93      CLOCK/cnt_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y93      CLOCK/cnt_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y94      CLOCK/cnt_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y93      CLOCK/cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y93      CLOCK/cnt_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y93      CLOCK/cnt_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y93      CLOCK/cnt_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y94      CLOCK/cnt_reg[16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y94      CLOCK/cnt_reg[17]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y94      CLOCK/cnt_reg[18]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y94      CLOCK/cnt_reg[19]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y90      CLOCK/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y90      CLOCK/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y90      CLOCK/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y90      CLOCK/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y92      CLOCK/cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y92      CLOCK/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y92      CLOCK/cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y92      CLOCK/cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y90      CLOCK/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y90      CLOCK/cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y90      CLOCK/cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y90      CLOCK/cnt_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK5M/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   CLOCK5M/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.328ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.328ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 1.685ns (38.508%)  route 2.691ns (61.492%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[10]/Q
                         net (fo=3, routed)           0.828     0.468    CLOCK/cnt_reg[10]
    SLICE_X0Y93          LUT6 (Prop_lut6_I1_O)        0.124     0.592 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.638     1.230    CLOCK/cnt[0]_i_11_n_0
    SLICE_X0Y94          LUT5 (Prop_lut5_I4_O)        0.124     1.354 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.225     2.579    CLOCK/cnt[0]_i_8_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.703 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.703    CLOCK/cnt[0]_i_4_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.104 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.104    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.218 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.218    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.332 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.332    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.446 r  CLOCK/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.446    CLOCK/cnt_reg[12]_i_1_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.560 r  CLOCK/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.560    CLOCK/cnt_reg[16]_i_1_n_0
    SLICE_X1Y94          FDCE                                         r  CLOCK/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.605     8.585    CLOCK/clk_out1
    SLICE_X1Y94          FDCE                                         r  CLOCK/cnt_reg[19]/C
                         clock pessimism              0.575     9.160    
                         clock uncertainty           -0.074     9.086    
    SLICE_X1Y94          FDCE (Setup_fdce_C_D)       -0.198     8.888    CLOCK/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          8.888    
                         arrival time                          -3.560    
  -------------------------------------------------------------------
                         slack                                  5.328    

Slack (MET) :             5.368ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.596ns  (logic 1.905ns (41.451%)  route 2.691ns (58.549%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[10]/Q
                         net (fo=3, routed)           0.828     0.468    CLOCK/cnt_reg[10]
    SLICE_X0Y93          LUT6 (Prop_lut6_I1_O)        0.124     0.592 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.638     1.230    CLOCK/cnt[0]_i_11_n_0
    SLICE_X0Y94          LUT5 (Prop_lut5_I4_O)        0.124     1.354 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.225     2.579    CLOCK/cnt[0]_i_8_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.703 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.703    CLOCK/cnt[0]_i_4_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.104 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.104    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.218 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.218    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.332 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.332    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.446 r  CLOCK/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.446    CLOCK/cnt_reg[12]_i_1_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.780 r  CLOCK/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.780    CLOCK/cnt_reg[16]_i_1_n_6
    SLICE_X1Y94          FDCE                                         r  CLOCK/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.605     8.585    CLOCK/clk_out1
    SLICE_X1Y94          FDCE                                         r  CLOCK/cnt_reg[17]/C
                         clock pessimism              0.575     9.160    
                         clock uncertainty           -0.074     9.086    
    SLICE_X1Y94          FDCE (Setup_fdce_C_D)        0.062     9.148    CLOCK/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          9.148    
                         arrival time                          -3.780    
  -------------------------------------------------------------------
                         slack                                  5.368    

Slack (MET) :             5.463ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.501ns  (logic 1.810ns (40.215%)  route 2.691ns (59.785%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[10]/Q
                         net (fo=3, routed)           0.828     0.468    CLOCK/cnt_reg[10]
    SLICE_X0Y93          LUT6 (Prop_lut6_I1_O)        0.124     0.592 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.638     1.230    CLOCK/cnt[0]_i_11_n_0
    SLICE_X0Y94          LUT5 (Prop_lut5_I4_O)        0.124     1.354 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.225     2.579    CLOCK/cnt[0]_i_8_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.703 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.703    CLOCK/cnt[0]_i_4_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.104 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.104    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.218 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.218    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.332 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.332    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.446 r  CLOCK/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.446    CLOCK/cnt_reg[12]_i_1_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.685 r  CLOCK/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.685    CLOCK/cnt_reg[16]_i_1_n_5
    SLICE_X1Y94          FDCE                                         r  CLOCK/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.605     8.585    CLOCK/clk_out1
    SLICE_X1Y94          FDCE                                         r  CLOCK/cnt_reg[18]/C
                         clock pessimism              0.575     9.160    
                         clock uncertainty           -0.074     9.086    
    SLICE_X1Y94          FDCE (Setup_fdce_C_D)        0.062     9.148    CLOCK/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          9.148    
                         arrival time                          -3.685    
  -------------------------------------------------------------------
                         slack                                  5.463    

Slack (MET) :             5.479ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.485ns  (logic 1.794ns (40.002%)  route 2.691ns (59.998%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[10]/Q
                         net (fo=3, routed)           0.828     0.468    CLOCK/cnt_reg[10]
    SLICE_X0Y93          LUT6 (Prop_lut6_I1_O)        0.124     0.592 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.638     1.230    CLOCK/cnt[0]_i_11_n_0
    SLICE_X0Y94          LUT5 (Prop_lut5_I4_O)        0.124     1.354 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.225     2.579    CLOCK/cnt[0]_i_8_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.703 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.703    CLOCK/cnt[0]_i_4_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.104 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.104    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.218 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.218    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.332 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.332    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.446 r  CLOCK/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.446    CLOCK/cnt_reg[12]_i_1_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.669 r  CLOCK/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.669    CLOCK/cnt_reg[16]_i_1_n_7
    SLICE_X1Y94          FDCE                                         r  CLOCK/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.605     8.585    CLOCK/clk_out1
    SLICE_X1Y94          FDCE                                         r  CLOCK/cnt_reg[16]/C
                         clock pessimism              0.575     9.160    
                         clock uncertainty           -0.074     9.086    
    SLICE_X1Y94          FDCE (Setup_fdce_C_D)        0.062     9.148    CLOCK/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          9.148    
                         arrival time                          -3.669    
  -------------------------------------------------------------------
                         slack                                  5.479    

Slack (MET) :             5.482ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.482ns  (logic 1.791ns (39.962%)  route 2.691ns (60.038%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[10]/Q
                         net (fo=3, routed)           0.828     0.468    CLOCK/cnt_reg[10]
    SLICE_X0Y93          LUT6 (Prop_lut6_I1_O)        0.124     0.592 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.638     1.230    CLOCK/cnt[0]_i_11_n_0
    SLICE_X0Y94          LUT5 (Prop_lut5_I4_O)        0.124     1.354 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.225     2.579    CLOCK/cnt[0]_i_8_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.703 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.703    CLOCK/cnt[0]_i_4_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.104 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.104    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.218 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.218    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.332 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.332    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.666 r  CLOCK/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.666    CLOCK/cnt_reg[12]_i_1_n_6
    SLICE_X1Y93          FDCE                                         r  CLOCK/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.605     8.585    CLOCK/clk_out1
    SLICE_X1Y93          FDCE                                         r  CLOCK/cnt_reg[13]/C
                         clock pessimism              0.575     9.160    
                         clock uncertainty           -0.074     9.086    
    SLICE_X1Y93          FDCE (Setup_fdce_C_D)        0.062     9.148    CLOCK/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          9.148    
                         arrival time                          -3.666    
  -------------------------------------------------------------------
                         slack                                  5.482    

Slack (MET) :             5.503ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.461ns  (logic 1.770ns (39.679%)  route 2.691ns (60.321%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[10]/Q
                         net (fo=3, routed)           0.828     0.468    CLOCK/cnt_reg[10]
    SLICE_X0Y93          LUT6 (Prop_lut6_I1_O)        0.124     0.592 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.638     1.230    CLOCK/cnt[0]_i_11_n_0
    SLICE_X0Y94          LUT5 (Prop_lut5_I4_O)        0.124     1.354 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.225     2.579    CLOCK/cnt[0]_i_8_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.703 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.703    CLOCK/cnt[0]_i_4_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.104 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.104    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.218 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.218    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.332 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.332    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.645 r  CLOCK/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.645    CLOCK/cnt_reg[12]_i_1_n_4
    SLICE_X1Y93          FDCE                                         r  CLOCK/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.605     8.585    CLOCK/clk_out1
    SLICE_X1Y93          FDCE                                         r  CLOCK/cnt_reg[15]/C
                         clock pessimism              0.575     9.160    
                         clock uncertainty           -0.074     9.086    
    SLICE_X1Y93          FDCE (Setup_fdce_C_D)        0.062     9.148    CLOCK/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          9.148    
                         arrival time                          -3.645    
  -------------------------------------------------------------------
                         slack                                  5.503    

Slack (MET) :             5.577ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.387ns  (logic 1.696ns (38.662%)  route 2.691ns (61.338%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[10]/Q
                         net (fo=3, routed)           0.828     0.468    CLOCK/cnt_reg[10]
    SLICE_X0Y93          LUT6 (Prop_lut6_I1_O)        0.124     0.592 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.638     1.230    CLOCK/cnt[0]_i_11_n_0
    SLICE_X0Y94          LUT5 (Prop_lut5_I4_O)        0.124     1.354 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.225     2.579    CLOCK/cnt[0]_i_8_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.703 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.703    CLOCK/cnt[0]_i_4_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.104 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.104    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.218 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.218    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.332 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.332    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.571 r  CLOCK/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.571    CLOCK/cnt_reg[12]_i_1_n_5
    SLICE_X1Y93          FDCE                                         r  CLOCK/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.605     8.585    CLOCK/clk_out1
    SLICE_X1Y93          FDCE                                         r  CLOCK/cnt_reg[14]/C
                         clock pessimism              0.575     9.160    
                         clock uncertainty           -0.074     9.086    
    SLICE_X1Y93          FDCE (Setup_fdce_C_D)        0.062     9.148    CLOCK/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          9.148    
                         arrival time                          -3.571    
  -------------------------------------------------------------------
                         slack                                  5.577    

Slack (MET) :             5.593ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.371ns  (logic 1.680ns (38.437%)  route 2.691ns (61.563%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[10]/Q
                         net (fo=3, routed)           0.828     0.468    CLOCK/cnt_reg[10]
    SLICE_X0Y93          LUT6 (Prop_lut6_I1_O)        0.124     0.592 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.638     1.230    CLOCK/cnt[0]_i_11_n_0
    SLICE_X0Y94          LUT5 (Prop_lut5_I4_O)        0.124     1.354 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.225     2.579    CLOCK/cnt[0]_i_8_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.703 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.703    CLOCK/cnt[0]_i_4_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.104 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.104    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.218 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.218    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.332 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.332    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.555 r  CLOCK/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.555    CLOCK/cnt_reg[12]_i_1_n_7
    SLICE_X1Y93          FDCE                                         r  CLOCK/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.605     8.585    CLOCK/clk_out1
    SLICE_X1Y93          FDCE                                         r  CLOCK/cnt_reg[12]/C
                         clock pessimism              0.575     9.160    
                         clock uncertainty           -0.074     9.086    
    SLICE_X1Y93          FDCE (Setup_fdce_C_D)        0.062     9.148    CLOCK/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          9.148    
                         arrival time                          -3.555    
  -------------------------------------------------------------------
                         slack                                  5.593    

Slack (MET) :             5.620ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.368ns  (logic 1.677ns (38.395%)  route 2.691ns (61.605%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[10]/Q
                         net (fo=3, routed)           0.828     0.468    CLOCK/cnt_reg[10]
    SLICE_X0Y93          LUT6 (Prop_lut6_I1_O)        0.124     0.592 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.638     1.230    CLOCK/cnt[0]_i_11_n_0
    SLICE_X0Y94          LUT5 (Prop_lut5_I4_O)        0.124     1.354 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.225     2.579    CLOCK/cnt[0]_i_8_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.703 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.703    CLOCK/cnt[0]_i_4_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.104 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.104    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.218 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.218    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.552 r  CLOCK/cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.552    CLOCK/cnt_reg[8]_i_1_n_6
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.604     8.584    CLOCK/clk_out1
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[9]/C
                         clock pessimism              0.600     9.184    
                         clock uncertainty           -0.074     9.110    
    SLICE_X1Y92          FDCE (Setup_fdce_C_D)        0.062     9.172    CLOCK/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                          -3.552    
  -------------------------------------------------------------------
                         slack                                  5.620    

Slack (MET) :             5.641ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.347ns  (logic 1.656ns (38.097%)  route 2.691ns (61.903%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[10]/Q
                         net (fo=3, routed)           0.828     0.468    CLOCK/cnt_reg[10]
    SLICE_X0Y93          LUT6 (Prop_lut6_I1_O)        0.124     0.592 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.638     1.230    CLOCK/cnt[0]_i_11_n_0
    SLICE_X0Y94          LUT5 (Prop_lut5_I4_O)        0.124     1.354 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.225     2.579    CLOCK/cnt[0]_i_8_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.703 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.703    CLOCK/cnt[0]_i_4_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.104 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.104    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.218 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.218    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.531 r  CLOCK/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.531    CLOCK/cnt_reg[8]_i_1_n_4
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.604     8.584    CLOCK/clk_out1
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[11]/C
                         clock pessimism              0.600     9.184    
                         clock uncertainty           -0.074     9.110    
    SLICE_X1Y92          FDCE (Setup_fdce_C_D)        0.062     9.172    CLOCK/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                          -3.531    
  -------------------------------------------------------------------
                         slack                                  5.641    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.603    -0.561    CLOCK/clk_out1
    SLICE_X1Y90          FDCE                                         r  CLOCK/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  CLOCK/cnt_reg[3]/Q
                         net (fo=2, routed)           0.169    -0.251    CLOCK/cnt_reg[3]
    SLICE_X1Y90          LUT4 (Prop_lut4_I0_O)        0.045    -0.206 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.206    CLOCK/cnt[0]_i_4_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.143 r  CLOCK/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.143    CLOCK/cnt_reg[0]_i_1_n_4
    SLICE_X1Y90          FDCE                                         r  CLOCK/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.876    -0.797    CLOCK/clk_out1
    SLICE_X1Y90          FDCE                                         r  CLOCK/cnt_reg[3]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.074    -0.487    
    SLICE_X1Y90          FDCE (Hold_fdce_C_D)         0.105    -0.382    CLOCK/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.604    -0.560    CLOCK/clk_out1
    SLICE_X1Y93          FDCE                                         r  CLOCK/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  CLOCK/cnt_reg[15]/Q
                         net (fo=3, routed)           0.170    -0.249    CLOCK/cnt_reg[15]
    SLICE_X1Y93          LUT4 (Prop_lut4_I0_O)        0.045    -0.204 r  CLOCK/cnt[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.204    CLOCK/cnt[12]_i_2_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.141 r  CLOCK/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.141    CLOCK/cnt_reg[12]_i_1_n_4
    SLICE_X1Y93          FDCE                                         r  CLOCK/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.877    -0.796    CLOCK/clk_out1
    SLICE_X1Y93          FDCE                                         r  CLOCK/cnt_reg[15]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.074    -0.486    
    SLICE_X1Y93          FDCE (Hold_fdce_C_D)         0.105    -0.381    CLOCK/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.384%)  route 0.170ns (40.616%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.603    -0.561    CLOCK/clk_out1
    SLICE_X1Y91          FDCE                                         r  CLOCK/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  CLOCK/cnt_reg[7]/Q
                         net (fo=3, routed)           0.170    -0.250    CLOCK/cnt_reg[7]
    SLICE_X1Y91          LUT4 (Prop_lut4_I0_O)        0.045    -0.205 r  CLOCK/cnt[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.205    CLOCK/cnt[4]_i_2_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.142 r  CLOCK/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.142    CLOCK/cnt_reg[4]_i_1_n_4
    SLICE_X1Y91          FDCE                                         r  CLOCK/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.876    -0.797    CLOCK/clk_out1
    SLICE_X1Y91          FDCE                                         r  CLOCK/cnt_reg[7]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.074    -0.487    
    SLICE_X1Y91          FDCE (Hold_fdce_C_D)         0.105    -0.382    CLOCK/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.603    -0.561    CLOCK/clk_out1
    SLICE_X1Y90          FDCE                                         r  CLOCK/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDCE (Prop_fdce_C_Q)         0.141    -0.420 f  CLOCK/cnt_reg[0]/Q
                         net (fo=3, routed)           0.167    -0.253    CLOCK/cnt_reg[0]
    SLICE_X1Y90          LUT4 (Prop_lut4_I0_O)        0.045    -0.208 r  CLOCK/cnt[0]_i_7/O
                         net (fo=1, routed)           0.000    -0.208    CLOCK/cnt[0]_i_7_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.138 r  CLOCK/cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.138    CLOCK/cnt_reg[0]_i_1_n_7
    SLICE_X1Y90          FDCE                                         r  CLOCK/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.876    -0.797    CLOCK/clk_out1
    SLICE_X1Y90          FDCE                                         r  CLOCK/cnt_reg[0]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.074    -0.487    
    SLICE_X1Y90          FDCE (Hold_fdce_C_D)         0.105    -0.382    CLOCK/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.603    -0.561    CLOCK/clk_out1
    SLICE_X1Y91          FDCE                                         r  CLOCK/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  CLOCK/cnt_reg[4]/Q
                         net (fo=2, routed)           0.168    -0.252    CLOCK/cnt_reg[4]
    SLICE_X1Y91          LUT4 (Prop_lut4_I0_O)        0.045    -0.207 r  CLOCK/cnt[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.207    CLOCK/cnt[4]_i_5_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.137 r  CLOCK/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.137    CLOCK/cnt_reg[4]_i_1_n_7
    SLICE_X1Y91          FDCE                                         r  CLOCK/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.876    -0.797    CLOCK/clk_out1
    SLICE_X1Y91          FDCE                                         r  CLOCK/cnt_reg[4]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.074    -0.487    
    SLICE_X1Y91          FDCE (Hold_fdce_C_D)         0.105    -0.382    CLOCK/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.334%)  route 0.168ns (39.666%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.603    -0.561    CLOCK/clk_out1
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  CLOCK/cnt_reg[8]/Q
                         net (fo=3, routed)           0.168    -0.252    CLOCK/cnt_reg[8]
    SLICE_X1Y92          LUT4 (Prop_lut4_I0_O)        0.045    -0.207 r  CLOCK/cnt[8]_i_5/O
                         net (fo=1, routed)           0.000    -0.207    CLOCK/cnt[8]_i_5_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.137 r  CLOCK/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.137    CLOCK/cnt_reg[8]_i_1_n_7
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.876    -0.797    CLOCK/clk_out1
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[8]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.074    -0.487    
    SLICE_X1Y92          FDCE (Hold_fdce_C_D)         0.105    -0.382    CLOCK/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.249ns (57.723%)  route 0.182ns (42.277%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.603    -0.561    CLOCK/clk_out1
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  CLOCK/cnt_reg[11]/Q
                         net (fo=3, routed)           0.182    -0.238    CLOCK/cnt_reg[11]
    SLICE_X1Y92          LUT4 (Prop_lut4_I0_O)        0.045    -0.193 r  CLOCK/cnt[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.193    CLOCK/cnt[8]_i_2_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.130 r  CLOCK/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.130    CLOCK/cnt_reg[8]_i_1_n_4
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.876    -0.797    CLOCK/clk_out1
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[11]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.074    -0.487    
    SLICE_X1Y92          FDCE (Hold_fdce_C_D)         0.105    -0.382    CLOCK/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.256ns (58.944%)  route 0.178ns (41.056%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.604    -0.560    CLOCK/clk_out1
    SLICE_X1Y93          FDCE                                         r  CLOCK/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  CLOCK/cnt_reg[12]/Q
                         net (fo=3, routed)           0.178    -0.241    CLOCK/cnt_reg[12]
    SLICE_X1Y93          LUT4 (Prop_lut4_I0_O)        0.045    -0.196 r  CLOCK/cnt[12]_i_5/O
                         net (fo=1, routed)           0.000    -0.196    CLOCK/cnt[12]_i_5_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.126 r  CLOCK/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.126    CLOCK/cnt_reg[12]_i_1_n_7
    SLICE_X1Y93          FDCE                                         r  CLOCK/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.877    -0.796    CLOCK/clk_out1
    SLICE_X1Y93          FDCE                                         r  CLOCK/cnt_reg[12]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.074    -0.486    
    SLICE_X1Y93          FDCE (Hold_fdce_C_D)         0.105    -0.381    CLOCK/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.256ns (58.944%)  route 0.178ns (41.056%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.604    -0.560    CLOCK/clk_out1
    SLICE_X1Y94          FDCE                                         r  CLOCK/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  CLOCK/cnt_reg[16]/Q
                         net (fo=3, routed)           0.178    -0.241    CLOCK/cnt_reg[16]
    SLICE_X1Y94          LUT4 (Prop_lut4_I0_O)        0.045    -0.196 r  CLOCK/cnt[16]_i_4/O
                         net (fo=1, routed)           0.000    -0.196    CLOCK/cnt[16]_i_4_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.126 r  CLOCK/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.126    CLOCK/cnt_reg[16]_i_1_n_7
    SLICE_X1Y94          FDCE                                         r  CLOCK/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.877    -0.796    CLOCK/clk_out1
    SLICE_X1Y94          FDCE                                         r  CLOCK/cnt_reg[16]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.074    -0.486    
    SLICE_X1Y94          FDCE (Hold_fdce_C_D)         0.105    -0.381    CLOCK/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.280ns (62.611%)  route 0.167ns (37.389%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.603    -0.561    CLOCK/clk_out1
    SLICE_X1Y90          FDCE                                         r  CLOCK/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  CLOCK/cnt_reg[0]/Q
                         net (fo=3, routed)           0.167    -0.253    CLOCK/cnt_reg[0]
    SLICE_X1Y90          LUT4 (Prop_lut4_I0_O)        0.042    -0.211 r  CLOCK/cnt[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.211    CLOCK/cnt[0]_i_3_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.097    -0.114 r  CLOCK/cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.114    CLOCK/cnt_reg[0]_i_1_n_6
    SLICE_X1Y90          FDCE                                         r  CLOCK/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.876    -0.797    CLOCK/clk_out1
    SLICE_X1Y90          FDCE                                         r  CLOCK/cnt_reg[1]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.074    -0.487    
    SLICE_X1Y90          FDCE (Hold_fdce_C_D)         0.105    -0.382    CLOCK/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.268    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.328ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.328ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 1.685ns (38.508%)  route 2.691ns (61.492%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[10]/Q
                         net (fo=3, routed)           0.828     0.468    CLOCK/cnt_reg[10]
    SLICE_X0Y93          LUT6 (Prop_lut6_I1_O)        0.124     0.592 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.638     1.230    CLOCK/cnt[0]_i_11_n_0
    SLICE_X0Y94          LUT5 (Prop_lut5_I4_O)        0.124     1.354 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.225     2.579    CLOCK/cnt[0]_i_8_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.703 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.703    CLOCK/cnt[0]_i_4_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.104 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.104    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.218 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.218    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.332 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.332    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.446 r  CLOCK/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.446    CLOCK/cnt_reg[12]_i_1_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.560 r  CLOCK/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.560    CLOCK/cnt_reg[16]_i_1_n_0
    SLICE_X1Y94          FDCE                                         r  CLOCK/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.605     8.585    CLOCK/clk_out1
    SLICE_X1Y94          FDCE                                         r  CLOCK/cnt_reg[19]/C
                         clock pessimism              0.575     9.160    
                         clock uncertainty           -0.074     9.086    
    SLICE_X1Y94          FDCE (Setup_fdce_C_D)       -0.198     8.888    CLOCK/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          8.888    
                         arrival time                          -3.560    
  -------------------------------------------------------------------
                         slack                                  5.328    

Slack (MET) :             5.368ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.596ns  (logic 1.905ns (41.451%)  route 2.691ns (58.549%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[10]/Q
                         net (fo=3, routed)           0.828     0.468    CLOCK/cnt_reg[10]
    SLICE_X0Y93          LUT6 (Prop_lut6_I1_O)        0.124     0.592 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.638     1.230    CLOCK/cnt[0]_i_11_n_0
    SLICE_X0Y94          LUT5 (Prop_lut5_I4_O)        0.124     1.354 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.225     2.579    CLOCK/cnt[0]_i_8_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.703 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.703    CLOCK/cnt[0]_i_4_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.104 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.104    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.218 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.218    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.332 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.332    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.446 r  CLOCK/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.446    CLOCK/cnt_reg[12]_i_1_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.780 r  CLOCK/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.780    CLOCK/cnt_reg[16]_i_1_n_6
    SLICE_X1Y94          FDCE                                         r  CLOCK/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.605     8.585    CLOCK/clk_out1
    SLICE_X1Y94          FDCE                                         r  CLOCK/cnt_reg[17]/C
                         clock pessimism              0.575     9.160    
                         clock uncertainty           -0.074     9.086    
    SLICE_X1Y94          FDCE (Setup_fdce_C_D)        0.062     9.148    CLOCK/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          9.148    
                         arrival time                          -3.780    
  -------------------------------------------------------------------
                         slack                                  5.368    

Slack (MET) :             5.463ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.501ns  (logic 1.810ns (40.215%)  route 2.691ns (59.785%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[10]/Q
                         net (fo=3, routed)           0.828     0.468    CLOCK/cnt_reg[10]
    SLICE_X0Y93          LUT6 (Prop_lut6_I1_O)        0.124     0.592 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.638     1.230    CLOCK/cnt[0]_i_11_n_0
    SLICE_X0Y94          LUT5 (Prop_lut5_I4_O)        0.124     1.354 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.225     2.579    CLOCK/cnt[0]_i_8_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.703 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.703    CLOCK/cnt[0]_i_4_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.104 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.104    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.218 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.218    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.332 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.332    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.446 r  CLOCK/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.446    CLOCK/cnt_reg[12]_i_1_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.685 r  CLOCK/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.685    CLOCK/cnt_reg[16]_i_1_n_5
    SLICE_X1Y94          FDCE                                         r  CLOCK/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.605     8.585    CLOCK/clk_out1
    SLICE_X1Y94          FDCE                                         r  CLOCK/cnt_reg[18]/C
                         clock pessimism              0.575     9.160    
                         clock uncertainty           -0.074     9.086    
    SLICE_X1Y94          FDCE (Setup_fdce_C_D)        0.062     9.148    CLOCK/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          9.148    
                         arrival time                          -3.685    
  -------------------------------------------------------------------
                         slack                                  5.463    

Slack (MET) :             5.479ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.485ns  (logic 1.794ns (40.002%)  route 2.691ns (59.998%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[10]/Q
                         net (fo=3, routed)           0.828     0.468    CLOCK/cnt_reg[10]
    SLICE_X0Y93          LUT6 (Prop_lut6_I1_O)        0.124     0.592 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.638     1.230    CLOCK/cnt[0]_i_11_n_0
    SLICE_X0Y94          LUT5 (Prop_lut5_I4_O)        0.124     1.354 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.225     2.579    CLOCK/cnt[0]_i_8_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.703 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.703    CLOCK/cnt[0]_i_4_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.104 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.104    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.218 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.218    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.332 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.332    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.446 r  CLOCK/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.446    CLOCK/cnt_reg[12]_i_1_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.669 r  CLOCK/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.669    CLOCK/cnt_reg[16]_i_1_n_7
    SLICE_X1Y94          FDCE                                         r  CLOCK/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.605     8.585    CLOCK/clk_out1
    SLICE_X1Y94          FDCE                                         r  CLOCK/cnt_reg[16]/C
                         clock pessimism              0.575     9.160    
                         clock uncertainty           -0.074     9.086    
    SLICE_X1Y94          FDCE (Setup_fdce_C_D)        0.062     9.148    CLOCK/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          9.148    
                         arrival time                          -3.669    
  -------------------------------------------------------------------
                         slack                                  5.479    

Slack (MET) :             5.482ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.482ns  (logic 1.791ns (39.962%)  route 2.691ns (60.038%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[10]/Q
                         net (fo=3, routed)           0.828     0.468    CLOCK/cnt_reg[10]
    SLICE_X0Y93          LUT6 (Prop_lut6_I1_O)        0.124     0.592 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.638     1.230    CLOCK/cnt[0]_i_11_n_0
    SLICE_X0Y94          LUT5 (Prop_lut5_I4_O)        0.124     1.354 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.225     2.579    CLOCK/cnt[0]_i_8_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.703 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.703    CLOCK/cnt[0]_i_4_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.104 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.104    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.218 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.218    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.332 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.332    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.666 r  CLOCK/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.666    CLOCK/cnt_reg[12]_i_1_n_6
    SLICE_X1Y93          FDCE                                         r  CLOCK/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.605     8.585    CLOCK/clk_out1
    SLICE_X1Y93          FDCE                                         r  CLOCK/cnt_reg[13]/C
                         clock pessimism              0.575     9.160    
                         clock uncertainty           -0.074     9.086    
    SLICE_X1Y93          FDCE (Setup_fdce_C_D)        0.062     9.148    CLOCK/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          9.148    
                         arrival time                          -3.666    
  -------------------------------------------------------------------
                         slack                                  5.482    

Slack (MET) :             5.503ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.461ns  (logic 1.770ns (39.679%)  route 2.691ns (60.321%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[10]/Q
                         net (fo=3, routed)           0.828     0.468    CLOCK/cnt_reg[10]
    SLICE_X0Y93          LUT6 (Prop_lut6_I1_O)        0.124     0.592 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.638     1.230    CLOCK/cnt[0]_i_11_n_0
    SLICE_X0Y94          LUT5 (Prop_lut5_I4_O)        0.124     1.354 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.225     2.579    CLOCK/cnt[0]_i_8_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.703 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.703    CLOCK/cnt[0]_i_4_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.104 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.104    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.218 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.218    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.332 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.332    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.645 r  CLOCK/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.645    CLOCK/cnt_reg[12]_i_1_n_4
    SLICE_X1Y93          FDCE                                         r  CLOCK/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.605     8.585    CLOCK/clk_out1
    SLICE_X1Y93          FDCE                                         r  CLOCK/cnt_reg[15]/C
                         clock pessimism              0.575     9.160    
                         clock uncertainty           -0.074     9.086    
    SLICE_X1Y93          FDCE (Setup_fdce_C_D)        0.062     9.148    CLOCK/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          9.148    
                         arrival time                          -3.645    
  -------------------------------------------------------------------
                         slack                                  5.503    

Slack (MET) :             5.577ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.387ns  (logic 1.696ns (38.662%)  route 2.691ns (61.338%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[10]/Q
                         net (fo=3, routed)           0.828     0.468    CLOCK/cnt_reg[10]
    SLICE_X0Y93          LUT6 (Prop_lut6_I1_O)        0.124     0.592 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.638     1.230    CLOCK/cnt[0]_i_11_n_0
    SLICE_X0Y94          LUT5 (Prop_lut5_I4_O)        0.124     1.354 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.225     2.579    CLOCK/cnt[0]_i_8_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.703 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.703    CLOCK/cnt[0]_i_4_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.104 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.104    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.218 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.218    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.332 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.332    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.571 r  CLOCK/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.571    CLOCK/cnt_reg[12]_i_1_n_5
    SLICE_X1Y93          FDCE                                         r  CLOCK/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.605     8.585    CLOCK/clk_out1
    SLICE_X1Y93          FDCE                                         r  CLOCK/cnt_reg[14]/C
                         clock pessimism              0.575     9.160    
                         clock uncertainty           -0.074     9.086    
    SLICE_X1Y93          FDCE (Setup_fdce_C_D)        0.062     9.148    CLOCK/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          9.148    
                         arrival time                          -3.571    
  -------------------------------------------------------------------
                         slack                                  5.577    

Slack (MET) :             5.593ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.371ns  (logic 1.680ns (38.437%)  route 2.691ns (61.563%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[10]/Q
                         net (fo=3, routed)           0.828     0.468    CLOCK/cnt_reg[10]
    SLICE_X0Y93          LUT6 (Prop_lut6_I1_O)        0.124     0.592 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.638     1.230    CLOCK/cnt[0]_i_11_n_0
    SLICE_X0Y94          LUT5 (Prop_lut5_I4_O)        0.124     1.354 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.225     2.579    CLOCK/cnt[0]_i_8_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.703 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.703    CLOCK/cnt[0]_i_4_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.104 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.104    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.218 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.218    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.332 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.332    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.555 r  CLOCK/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.555    CLOCK/cnt_reg[12]_i_1_n_7
    SLICE_X1Y93          FDCE                                         r  CLOCK/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.605     8.585    CLOCK/clk_out1
    SLICE_X1Y93          FDCE                                         r  CLOCK/cnt_reg[12]/C
                         clock pessimism              0.575     9.160    
                         clock uncertainty           -0.074     9.086    
    SLICE_X1Y93          FDCE (Setup_fdce_C_D)        0.062     9.148    CLOCK/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          9.148    
                         arrival time                          -3.555    
  -------------------------------------------------------------------
                         slack                                  5.593    

Slack (MET) :             5.620ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.368ns  (logic 1.677ns (38.395%)  route 2.691ns (61.605%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[10]/Q
                         net (fo=3, routed)           0.828     0.468    CLOCK/cnt_reg[10]
    SLICE_X0Y93          LUT6 (Prop_lut6_I1_O)        0.124     0.592 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.638     1.230    CLOCK/cnt[0]_i_11_n_0
    SLICE_X0Y94          LUT5 (Prop_lut5_I4_O)        0.124     1.354 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.225     2.579    CLOCK/cnt[0]_i_8_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.703 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.703    CLOCK/cnt[0]_i_4_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.104 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.104    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.218 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.218    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.552 r  CLOCK/cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.552    CLOCK/cnt_reg[8]_i_1_n_6
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.604     8.584    CLOCK/clk_out1
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[9]/C
                         clock pessimism              0.600     9.184    
                         clock uncertainty           -0.074     9.110    
    SLICE_X1Y92          FDCE (Setup_fdce_C_D)        0.062     9.172    CLOCK/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                          -3.552    
  -------------------------------------------------------------------
                         slack                                  5.620    

Slack (MET) :             5.641ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.347ns  (logic 1.656ns (38.097%)  route 2.691ns (61.903%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[10]/Q
                         net (fo=3, routed)           0.828     0.468    CLOCK/cnt_reg[10]
    SLICE_X0Y93          LUT6 (Prop_lut6_I1_O)        0.124     0.592 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.638     1.230    CLOCK/cnt[0]_i_11_n_0
    SLICE_X0Y94          LUT5 (Prop_lut5_I4_O)        0.124     1.354 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.225     2.579    CLOCK/cnt[0]_i_8_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.703 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.703    CLOCK/cnt[0]_i_4_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.104 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.104    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.218 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.218    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.531 r  CLOCK/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.531    CLOCK/cnt_reg[8]_i_1_n_4
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.604     8.584    CLOCK/clk_out1
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[11]/C
                         clock pessimism              0.600     9.184    
                         clock uncertainty           -0.074     9.110    
    SLICE_X1Y92          FDCE (Setup_fdce_C_D)        0.062     9.172    CLOCK/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                          -3.531    
  -------------------------------------------------------------------
                         slack                                  5.641    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.603    -0.561    CLOCK/clk_out1
    SLICE_X1Y90          FDCE                                         r  CLOCK/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  CLOCK/cnt_reg[3]/Q
                         net (fo=2, routed)           0.169    -0.251    CLOCK/cnt_reg[3]
    SLICE_X1Y90          LUT4 (Prop_lut4_I0_O)        0.045    -0.206 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.206    CLOCK/cnt[0]_i_4_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.143 r  CLOCK/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.143    CLOCK/cnt_reg[0]_i_1_n_4
    SLICE_X1Y90          FDCE                                         r  CLOCK/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.876    -0.797    CLOCK/clk_out1
    SLICE_X1Y90          FDCE                                         r  CLOCK/cnt_reg[3]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.074    -0.487    
    SLICE_X1Y90          FDCE (Hold_fdce_C_D)         0.105    -0.382    CLOCK/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.604    -0.560    CLOCK/clk_out1
    SLICE_X1Y93          FDCE                                         r  CLOCK/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  CLOCK/cnt_reg[15]/Q
                         net (fo=3, routed)           0.170    -0.249    CLOCK/cnt_reg[15]
    SLICE_X1Y93          LUT4 (Prop_lut4_I0_O)        0.045    -0.204 r  CLOCK/cnt[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.204    CLOCK/cnt[12]_i_2_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.141 r  CLOCK/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.141    CLOCK/cnt_reg[12]_i_1_n_4
    SLICE_X1Y93          FDCE                                         r  CLOCK/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.877    -0.796    CLOCK/clk_out1
    SLICE_X1Y93          FDCE                                         r  CLOCK/cnt_reg[15]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.074    -0.486    
    SLICE_X1Y93          FDCE (Hold_fdce_C_D)         0.105    -0.381    CLOCK/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.384%)  route 0.170ns (40.616%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.603    -0.561    CLOCK/clk_out1
    SLICE_X1Y91          FDCE                                         r  CLOCK/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  CLOCK/cnt_reg[7]/Q
                         net (fo=3, routed)           0.170    -0.250    CLOCK/cnt_reg[7]
    SLICE_X1Y91          LUT4 (Prop_lut4_I0_O)        0.045    -0.205 r  CLOCK/cnt[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.205    CLOCK/cnt[4]_i_2_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.142 r  CLOCK/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.142    CLOCK/cnt_reg[4]_i_1_n_4
    SLICE_X1Y91          FDCE                                         r  CLOCK/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.876    -0.797    CLOCK/clk_out1
    SLICE_X1Y91          FDCE                                         r  CLOCK/cnt_reg[7]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.074    -0.487    
    SLICE_X1Y91          FDCE (Hold_fdce_C_D)         0.105    -0.382    CLOCK/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.603    -0.561    CLOCK/clk_out1
    SLICE_X1Y90          FDCE                                         r  CLOCK/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDCE (Prop_fdce_C_Q)         0.141    -0.420 f  CLOCK/cnt_reg[0]/Q
                         net (fo=3, routed)           0.167    -0.253    CLOCK/cnt_reg[0]
    SLICE_X1Y90          LUT4 (Prop_lut4_I0_O)        0.045    -0.208 r  CLOCK/cnt[0]_i_7/O
                         net (fo=1, routed)           0.000    -0.208    CLOCK/cnt[0]_i_7_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.138 r  CLOCK/cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.138    CLOCK/cnt_reg[0]_i_1_n_7
    SLICE_X1Y90          FDCE                                         r  CLOCK/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.876    -0.797    CLOCK/clk_out1
    SLICE_X1Y90          FDCE                                         r  CLOCK/cnt_reg[0]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.074    -0.487    
    SLICE_X1Y90          FDCE (Hold_fdce_C_D)         0.105    -0.382    CLOCK/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.603    -0.561    CLOCK/clk_out1
    SLICE_X1Y91          FDCE                                         r  CLOCK/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  CLOCK/cnt_reg[4]/Q
                         net (fo=2, routed)           0.168    -0.252    CLOCK/cnt_reg[4]
    SLICE_X1Y91          LUT4 (Prop_lut4_I0_O)        0.045    -0.207 r  CLOCK/cnt[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.207    CLOCK/cnt[4]_i_5_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.137 r  CLOCK/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.137    CLOCK/cnt_reg[4]_i_1_n_7
    SLICE_X1Y91          FDCE                                         r  CLOCK/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.876    -0.797    CLOCK/clk_out1
    SLICE_X1Y91          FDCE                                         r  CLOCK/cnt_reg[4]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.074    -0.487    
    SLICE_X1Y91          FDCE (Hold_fdce_C_D)         0.105    -0.382    CLOCK/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.334%)  route 0.168ns (39.666%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.603    -0.561    CLOCK/clk_out1
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  CLOCK/cnt_reg[8]/Q
                         net (fo=3, routed)           0.168    -0.252    CLOCK/cnt_reg[8]
    SLICE_X1Y92          LUT4 (Prop_lut4_I0_O)        0.045    -0.207 r  CLOCK/cnt[8]_i_5/O
                         net (fo=1, routed)           0.000    -0.207    CLOCK/cnt[8]_i_5_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.137 r  CLOCK/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.137    CLOCK/cnt_reg[8]_i_1_n_7
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.876    -0.797    CLOCK/clk_out1
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[8]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.074    -0.487    
    SLICE_X1Y92          FDCE (Hold_fdce_C_D)         0.105    -0.382    CLOCK/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.249ns (57.723%)  route 0.182ns (42.277%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.603    -0.561    CLOCK/clk_out1
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  CLOCK/cnt_reg[11]/Q
                         net (fo=3, routed)           0.182    -0.238    CLOCK/cnt_reg[11]
    SLICE_X1Y92          LUT4 (Prop_lut4_I0_O)        0.045    -0.193 r  CLOCK/cnt[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.193    CLOCK/cnt[8]_i_2_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.130 r  CLOCK/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.130    CLOCK/cnt_reg[8]_i_1_n_4
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.876    -0.797    CLOCK/clk_out1
    SLICE_X1Y92          FDCE                                         r  CLOCK/cnt_reg[11]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.074    -0.487    
    SLICE_X1Y92          FDCE (Hold_fdce_C_D)         0.105    -0.382    CLOCK/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.256ns (58.944%)  route 0.178ns (41.056%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.604    -0.560    CLOCK/clk_out1
    SLICE_X1Y93          FDCE                                         r  CLOCK/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  CLOCK/cnt_reg[12]/Q
                         net (fo=3, routed)           0.178    -0.241    CLOCK/cnt_reg[12]
    SLICE_X1Y93          LUT4 (Prop_lut4_I0_O)        0.045    -0.196 r  CLOCK/cnt[12]_i_5/O
                         net (fo=1, routed)           0.000    -0.196    CLOCK/cnt[12]_i_5_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.126 r  CLOCK/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.126    CLOCK/cnt_reg[12]_i_1_n_7
    SLICE_X1Y93          FDCE                                         r  CLOCK/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.877    -0.796    CLOCK/clk_out1
    SLICE_X1Y93          FDCE                                         r  CLOCK/cnt_reg[12]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.074    -0.486    
    SLICE_X1Y93          FDCE (Hold_fdce_C_D)         0.105    -0.381    CLOCK/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.256ns (58.944%)  route 0.178ns (41.056%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.604    -0.560    CLOCK/clk_out1
    SLICE_X1Y94          FDCE                                         r  CLOCK/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  CLOCK/cnt_reg[16]/Q
                         net (fo=3, routed)           0.178    -0.241    CLOCK/cnt_reg[16]
    SLICE_X1Y94          LUT4 (Prop_lut4_I0_O)        0.045    -0.196 r  CLOCK/cnt[16]_i_4/O
                         net (fo=1, routed)           0.000    -0.196    CLOCK/cnt[16]_i_4_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.126 r  CLOCK/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.126    CLOCK/cnt_reg[16]_i_1_n_7
    SLICE_X1Y94          FDCE                                         r  CLOCK/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.877    -0.796    CLOCK/clk_out1
    SLICE_X1Y94          FDCE                                         r  CLOCK/cnt_reg[16]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.074    -0.486    
    SLICE_X1Y94          FDCE (Hold_fdce_C_D)         0.105    -0.381    CLOCK/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.280ns (62.611%)  route 0.167ns (37.389%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.603    -0.561    CLOCK/clk_out1
    SLICE_X1Y90          FDCE                                         r  CLOCK/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  CLOCK/cnt_reg[0]/Q
                         net (fo=3, routed)           0.167    -0.253    CLOCK/cnt_reg[0]
    SLICE_X1Y90          LUT4 (Prop_lut4_I0_O)        0.042    -0.211 r  CLOCK/cnt[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.211    CLOCK/cnt[0]_i_3_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.097    -0.114 r  CLOCK/cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.114    CLOCK/cnt_reg[0]_i_1_n_6
    SLICE_X1Y90          FDCE                                         r  CLOCK/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.876    -0.797    CLOCK/clk_out1
    SLICE_X1Y90          FDCE                                         r  CLOCK/cnt_reg[1]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.074    -0.487    
    SLICE_X1Y90          FDCE (Hold_fdce_C_D)         0.105    -0.382    CLOCK/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.268    





