<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
rc: 0 (means success: 1)
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v</a>
defines: 
time_elapsed: 1.084s
ram usage: 38552 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpmg6uvtq0/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-27" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:27</a>: No timescale set for &#34;fpu_in2_gt_in1_3to1&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-27" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:27</a>: Compile module &#34;work@fpu_in2_gt_in1_3to1&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-27" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:27</a>: Top level module &#34;work@fpu_in2_gt_in1_3to1&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpmg6uvtq0/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_fpu_in2_gt_in1_3to1
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpmg6uvtq0/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpmg6uvtq0/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@fpu_in2_gt_in1_3to1)
 |vpiName:work@fpu_in2_gt_in1_3to1
 |uhdmallPackages:
 \_package: builtin, parent:work@fpu_in2_gt_in1_3to1
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@fpu_in2_gt_in1_3to1, file:<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v</a>, line:27, parent:work@fpu_in2_gt_in1_3to1
   |vpiDefName:work@fpu_in2_gt_in1_3to1
   |vpiFullName:work@fpu_in2_gt_in1_3to1
   |vpiPort:
   \_port: (din2_neq_din1_hi), line:28
     |vpiName:din2_neq_din1_hi
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (din2_neq_din1_hi), line:28
         |vpiName:din2_neq_din1_hi
         |vpiFullName:work@fpu_in2_gt_in1_3to1.din2_neq_din1_hi
   |vpiPort:
   \_port: (din2_gt_din1_hi), line:29
     |vpiName:din2_gt_din1_hi
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (din2_gt_din1_hi), line:29
         |vpiName:din2_gt_din1_hi
         |vpiFullName:work@fpu_in2_gt_in1_3to1.din2_gt_din1_hi
   |vpiPort:
   \_port: (din2_neq_din1_mid), line:30
     |vpiName:din2_neq_din1_mid
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (din2_neq_din1_mid), line:30
         |vpiName:din2_neq_din1_mid
         |vpiFullName:work@fpu_in2_gt_in1_3to1.din2_neq_din1_mid
   |vpiPort:
   \_port: (din2_gt_din1_mid), line:31
     |vpiName:din2_gt_din1_mid
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (din2_gt_din1_mid), line:31
         |vpiName:din2_gt_din1_mid
         |vpiFullName:work@fpu_in2_gt_in1_3to1.din2_gt_din1_mid
   |vpiPort:
   \_port: (din2_neq_din1_lo), line:32
     |vpiName:din2_neq_din1_lo
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (din2_neq_din1_lo), line:32
         |vpiName:din2_neq_din1_lo
         |vpiFullName:work@fpu_in2_gt_in1_3to1.din2_neq_din1_lo
   |vpiPort:
   \_port: (din2_gt_din1_lo), line:33
     |vpiName:din2_gt_din1_lo
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (din2_gt_din1_lo), line:33
         |vpiName:din2_gt_din1_lo
         |vpiFullName:work@fpu_in2_gt_in1_3to1.din2_gt_din1_lo
   |vpiPort:
   \_port: (din2_neq_din1), line:35
     |vpiName:din2_neq_din1
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (din2_neq_din1), line:51
         |vpiName:din2_neq_din1
         |vpiFullName:work@fpu_in2_gt_in1_3to1.din2_neq_din1
         |vpiNetType:1
   |vpiPort:
   \_port: (din2_gt_din1), line:36
     |vpiName:din2_gt_din1
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (din2_gt_din1), line:52
         |vpiName:din2_gt_din1
         |vpiFullName:work@fpu_in2_gt_in1_3to1.din2_gt_din1
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:55
     |vpiRhs:
     \_operation: , line:55
       |vpiOpType:27
       |vpiOperand:
       \_operation: , line:55
         |vpiOpType:27
         |vpiOperand:
         \_ref_obj: (din2_neq_din1_hi), line:55
           |vpiName:din2_neq_din1_hi
           |vpiFullName:work@fpu_in2_gt_in1_3to1.din2_neq_din1_hi
         |vpiOperand:
         \_ref_obj: (din2_neq_din1_mid), line:55
           |vpiName:din2_neq_din1_mid
           |vpiFullName:work@fpu_in2_gt_in1_3to1.din2_neq_din1_mid
       |vpiOperand:
       \_ref_obj: (din2_neq_din1_lo), line:55
         |vpiName:din2_neq_din1_lo
         |vpiFullName:work@fpu_in2_gt_in1_3to1.din2_neq_din1_lo
     |vpiLhs:
     \_ref_obj: (din2_neq_din1), line:55
       |vpiName:din2_neq_din1
       |vpiFullName:work@fpu_in2_gt_in1_3to1.din2_neq_din1
   |vpiContAssign:
   \_cont_assign: , line:57
     |vpiRhs:
     \_operation: , line:57
       |vpiOpType:27
       |vpiOperand:
       \_operation: , line:57
         |vpiOpType:27
         |vpiOperand:
         \_operation: , line:57
           |vpiOpType:26
           |vpiOperand:
           \_ref_obj: (din2_neq_din1_hi), line:57
             |vpiName:din2_neq_din1_hi
             |vpiFullName:work@fpu_in2_gt_in1_3to1.din2_neq_din1_hi
           |vpiOperand:
           \_ref_obj: (din2_gt_din1_hi), line:57
             |vpiName:din2_gt_din1_hi
             |vpiFullName:work@fpu_in2_gt_in1_3to1.din2_gt_din1_hi
         |vpiOperand:
         \_operation: , line:58
           |vpiOpType:26
           |vpiOperand:
           \_operation: , line:58
             |vpiOpType:26
             |vpiOperand:
             \_operation: , line:58
               |vpiOpType:3
               |vpiOperand:
               \_ref_obj: (din2_neq_din1_hi), line:58
                 |vpiName:din2_neq_din1_hi
                 |vpiFullName:work@fpu_in2_gt_in1_3to1.din2_neq_din1_hi
             |vpiOperand:
             \_ref_obj: (din2_neq_din1_mid), line:58
               |vpiName:din2_neq_din1_mid
               |vpiFullName:work@fpu_in2_gt_in1_3to1.din2_neq_din1_mid
           |vpiOperand:
           \_ref_obj: (din2_gt_din1_mid), line:59
             |vpiName:din2_gt_din1_mid
             |vpiFullName:work@fpu_in2_gt_in1_3to1.din2_gt_din1_mid
       |vpiOperand:
       \_operation: , line:60
         |vpiOpType:26
         |vpiOperand:
         \_operation: , line:60
           |vpiOpType:26
           |vpiOperand:
           \_operation: , line:60
             |vpiOpType:3
             |vpiOperand:
             \_ref_obj: (din2_neq_din1_hi), line:60
               |vpiName:din2_neq_din1_hi
               |vpiFullName:work@fpu_in2_gt_in1_3to1.din2_neq_din1_hi
           |vpiOperand:
           \_operation: , line:60
             |vpiOpType:3
             |vpiOperand:
             \_ref_obj: (din2_neq_din1_mid), line:60
               |vpiName:din2_neq_din1_mid
               |vpiFullName:work@fpu_in2_gt_in1_3to1.din2_neq_din1_mid
         |vpiOperand:
         \_ref_obj: (din2_gt_din1_lo), line:61
           |vpiName:din2_gt_din1_lo
           |vpiFullName:work@fpu_in2_gt_in1_3to1.din2_gt_din1_lo
     |vpiLhs:
     \_ref_obj: (din2_gt_din1), line:57
       |vpiName:din2_gt_din1
       |vpiFullName:work@fpu_in2_gt_in1_3to1.din2_gt_din1
   |vpiNet:
   \_logic_net: (din2_neq_din1), line:51
   |vpiNet:
   \_logic_net: (din2_gt_din1), line:52
   |vpiNet:
   \_logic_net: (din2_neq_din1_hi), line:28
   |vpiNet:
   \_logic_net: (din2_gt_din1_hi), line:29
   |vpiNet:
   \_logic_net: (din2_neq_din1_mid), line:30
   |vpiNet:
   \_logic_net: (din2_gt_din1_mid), line:31
   |vpiNet:
   \_logic_net: (din2_neq_din1_lo), line:32
   |vpiNet:
   \_logic_net: (din2_gt_din1_lo), line:33
 |uhdmtopModules:
 \_module: work@fpu_in2_gt_in1_3to1 (work@fpu_in2_gt_in1_3to1), file:<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v</a>, line:27
   |vpiDefName:work@fpu_in2_gt_in1_3to1
   |vpiName:work@fpu_in2_gt_in1_3to1
   |vpiPort:
   \_port: (din2_neq_din1_hi), line:28, parent:work@fpu_in2_gt_in1_3to1
     |vpiName:din2_neq_din1_hi
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (din2_neq_din1_hi), line:28, parent:work@fpu_in2_gt_in1_3to1
         |vpiName:din2_neq_din1_hi
         |vpiFullName:work@fpu_in2_gt_in1_3to1.din2_neq_din1_hi
   |vpiPort:
   \_port: (din2_gt_din1_hi), line:29, parent:work@fpu_in2_gt_in1_3to1
     |vpiName:din2_gt_din1_hi
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (din2_gt_din1_hi), line:29, parent:work@fpu_in2_gt_in1_3to1
         |vpiName:din2_gt_din1_hi
         |vpiFullName:work@fpu_in2_gt_in1_3to1.din2_gt_din1_hi
   |vpiPort:
   \_port: (din2_neq_din1_mid), line:30, parent:work@fpu_in2_gt_in1_3to1
     |vpiName:din2_neq_din1_mid
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (din2_neq_din1_mid), line:30, parent:work@fpu_in2_gt_in1_3to1
         |vpiName:din2_neq_din1_mid
         |vpiFullName:work@fpu_in2_gt_in1_3to1.din2_neq_din1_mid
   |vpiPort:
   \_port: (din2_gt_din1_mid), line:31, parent:work@fpu_in2_gt_in1_3to1
     |vpiName:din2_gt_din1_mid
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (din2_gt_din1_mid), line:31, parent:work@fpu_in2_gt_in1_3to1
         |vpiName:din2_gt_din1_mid
         |vpiFullName:work@fpu_in2_gt_in1_3to1.din2_gt_din1_mid
   |vpiPort:
   \_port: (din2_neq_din1_lo), line:32, parent:work@fpu_in2_gt_in1_3to1
     |vpiName:din2_neq_din1_lo
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (din2_neq_din1_lo), line:32, parent:work@fpu_in2_gt_in1_3to1
         |vpiName:din2_neq_din1_lo
         |vpiFullName:work@fpu_in2_gt_in1_3to1.din2_neq_din1_lo
   |vpiPort:
   \_port: (din2_gt_din1_lo), line:33, parent:work@fpu_in2_gt_in1_3to1
     |vpiName:din2_gt_din1_lo
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (din2_gt_din1_lo), line:33, parent:work@fpu_in2_gt_in1_3to1
         |vpiName:din2_gt_din1_lo
         |vpiFullName:work@fpu_in2_gt_in1_3to1.din2_gt_din1_lo
   |vpiPort:
   \_port: (din2_neq_din1), line:35, parent:work@fpu_in2_gt_in1_3to1
     |vpiName:din2_neq_din1
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (din2_neq_din1), line:51, parent:work@fpu_in2_gt_in1_3to1
         |vpiName:din2_neq_din1
         |vpiFullName:work@fpu_in2_gt_in1_3to1.din2_neq_din1
         |vpiNetType:1
   |vpiPort:
   \_port: (din2_gt_din1), line:36, parent:work@fpu_in2_gt_in1_3to1
     |vpiName:din2_gt_din1
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (din2_gt_din1), line:52, parent:work@fpu_in2_gt_in1_3to1
         |vpiName:din2_gt_din1
         |vpiFullName:work@fpu_in2_gt_in1_3to1.din2_gt_din1
         |vpiNetType:1
   |vpiNet:
   \_logic_net: (din2_neq_din1), line:51, parent:work@fpu_in2_gt_in1_3to1
   |vpiNet:
   \_logic_net: (din2_gt_din1), line:52, parent:work@fpu_in2_gt_in1_3to1
   |vpiNet:
   \_logic_net: (din2_neq_din1_hi), line:28, parent:work@fpu_in2_gt_in1_3to1
   |vpiNet:
   \_logic_net: (din2_gt_din1_hi), line:29, parent:work@fpu_in2_gt_in1_3to1
   |vpiNet:
   \_logic_net: (din2_neq_din1_mid), line:30, parent:work@fpu_in2_gt_in1_3to1
   |vpiNet:
   \_logic_net: (din2_gt_din1_mid), line:31, parent:work@fpu_in2_gt_in1_3to1
   |vpiNet:
   \_logic_net: (din2_neq_din1_lo), line:32, parent:work@fpu_in2_gt_in1_3to1
   |vpiNet:
   \_logic_net: (din2_gt_din1_lo), line:33, parent:work@fpu_in2_gt_in1_3to1
Object: \work_fpu_in2_gt_in1_3to1 of type 3000
Object: \work_fpu_in2_gt_in1_3to1 of type 32
Object: \din2_neq_din1_hi of type 44
Object: \din2_gt_din1_hi of type 44
Object: \din2_neq_din1_mid of type 44
Object: \din2_gt_din1_mid of type 44
Object: \din2_neq_din1_lo of type 44
Object: \din2_gt_din1_lo of type 44
Object: \din2_neq_din1 of type 44
Object: \din2_gt_din1 of type 44
Object: \din2_neq_din1 of type 36
Object: \din2_gt_din1 of type 36
Object: \din2_neq_din1_hi of type 36
Object: \din2_gt_din1_hi of type 36
Object: \din2_neq_din1_mid of type 36
Object: \din2_gt_din1_mid of type 36
Object: \din2_neq_din1_lo of type 36
Object: \din2_gt_din1_lo of type 36
Object: \work_fpu_in2_gt_in1_3to1 of type 32
Object: \din2_neq_din1_hi of type 44
Object: \din2_gt_din1_hi of type 44
Object: \din2_neq_din1_mid of type 44
Object: \din2_gt_din1_mid of type 44
Object: \din2_neq_din1_lo of type 44
Object: \din2_gt_din1_lo of type 44
Object: \din2_neq_din1 of type 44
Object: \din2_gt_din1 of type 44
Object:  of type 8
Object: \din2_neq_din1 of type 608
Object:  of type 39
Object:  of type 39
Object: \din2_neq_din1_hi of type 608
Object: \din2_neq_din1_mid of type 608
Object: \din2_neq_din1_lo of type 608
Object:  of type 8
Object: \din2_gt_din1 of type 608
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object: \din2_neq_din1_hi of type 608
Object: \din2_gt_din1_hi of type 608
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object: \din2_neq_din1_hi of type 608
Object: \din2_neq_din1_mid of type 608
Object: \din2_gt_din1_mid of type 608
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object: \din2_neq_din1_hi of type 608
Object:  of type 39
Object: \din2_neq_din1_mid of type 608
Object: \din2_gt_din1_lo of type 608
Object: \din2_neq_din1 of type 36
Object: \din2_gt_din1 of type 36
Object: \din2_neq_din1_hi of type 36
Object: \din2_gt_din1_hi of type 36
Object: \din2_neq_din1_mid of type 36
Object: \din2_gt_din1_mid of type 36
Object: \din2_neq_din1_lo of type 36
Object: \din2_gt_din1_lo of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_fpu_in2_gt_in1_3to1&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1accea0] str=&#39;\work_fpu_in2_gt_in1_3to1&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-28" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:28</a>.0-28.0&gt; [0x1acd110] str=&#39;\din2_neq_din1_hi&#39; input port=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-29" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:29</a>.0-29.0&gt; [0x1acd4e0] str=&#39;\din2_gt_din1_hi&#39; input port=2
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-30" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:30</a>.0-30.0&gt; [0x1acd6c0] str=&#39;\din2_neq_din1_mid&#39; input port=3
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-31" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:31</a>.0-31.0&gt; [0x1acd880] str=&#39;\din2_gt_din1_mid&#39; input port=4
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-32" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:32</a>.0-32.0&gt; [0x1acda20] str=&#39;\din2_neq_din1_lo&#39; input port=5
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-33" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:33</a>.0-33.0&gt; [0x1acdbe0] str=&#39;\din2_gt_din1_lo&#39; input port=6
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-35" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:35</a>.0-35.0&gt; [0x1ae23c0] str=&#39;\din2_neq_din1&#39; output reg port=7
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-36" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:36</a>.0-36.0&gt; [0x1ae2560] str=&#39;\din2_gt_din1&#39; output reg port=8
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-55" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:55</a>.0-55.0&gt; [0x1ae2920]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-55" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:55</a>.0-55.0&gt; [0x1ae2ca0] str=&#39;\din2_neq_din1&#39;
        AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-55" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:55</a>.0-55.0&gt; [0x1ae2e40]
          AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-55" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:55</a>.0-55.0&gt; [0x1ae2fc0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-55" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:55</a>.0-55.0&gt; [0x1ae31a0] str=&#39;\din2_neq_din1_hi&#39;
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-55" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:55</a>.0-55.0&gt; [0x1ae33a0] str=&#39;\din2_neq_din1_mid&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-55" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:55</a>.0-55.0&gt; [0x1ae3540] str=&#39;\din2_neq_din1_lo&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-57" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:57</a>.0-57.0&gt; [0x1ae3750]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-57" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:57</a>.0-57.0&gt; [0x1ae3870] str=&#39;\din2_gt_din1&#39;
        AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-57" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:57</a>.0-57.0&gt; [0x1ae3a50]
          AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-57" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:57</a>.0-57.0&gt; [0x1ae3b70]
            AST_LOGIC_AND &lt;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-57" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:57</a>.0-57.0&gt; [0x1ae3d10]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-57" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:57</a>.0-57.0&gt; [0x1ae3ef0] str=&#39;\din2_neq_din1_hi&#39;
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-57" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:57</a>.0-57.0&gt; [0x1ae40f0] str=&#39;\din2_gt_din1_hi&#39;
            AST_LOGIC_AND &lt;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-58" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:58</a>.0-58.0&gt; [0x1ae4290]
              AST_LOGIC_AND &lt;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-58" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:58</a>.0-58.0&gt; [0x1ae43b0]
                AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-58" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:58</a>.0-58.0&gt; [0x1ae4650]
                  AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ae4f70]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-58" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:58</a>.0-58.0&gt; [0x1ae4b60] str=&#39;\din2_neq_din1_hi&#39;
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-58" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:58</a>.0-58.0&gt; [0x1ae50b0] str=&#39;\din2_neq_din1_mid&#39;
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-59" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:59</a>.0-59.0&gt; [0x1ae5230] str=&#39;\din2_gt_din1_mid&#39;
          AST_LOGIC_AND &lt;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-60" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:60</a>.0-60.0&gt; [0x1ae53b0]
            AST_LOGIC_AND &lt;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-60" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:60</a>.0-60.0&gt; [0x1ae54d0]
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-60" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:60</a>.0-60.0&gt; [0x1ae5650]
                AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ae59d0]
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-60" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:60</a>.0-60.0&gt; [0x1ae57d0] str=&#39;\din2_neq_din1_hi&#39;
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-60" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:60</a>.0-60.0&gt; [0x1ae5b10]
                AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ae5e50]
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-60" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:60</a>.0-60.0&gt; [0x1ae5c50] str=&#39;\din2_neq_din1_mid&#39;
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-61" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:61</a>.0-61.0&gt; [0x1ae5f90] str=&#39;\din2_gt_din1_lo&#39;
--- END OF AST DUMP ---
Warning: reg &#39;\din2_neq_din1&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-55" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:55</a>.0-55.0.
Warning: reg &#39;\din2_gt_din1&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-57" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:57</a>.0-57.0.
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1accea0] str=&#39;\work_fpu_in2_gt_in1_3to1&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-28" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:28</a>.0-28.0&gt; [0x1acd110] str=&#39;\din2_neq_din1_hi&#39; input basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-29" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:29</a>.0-29.0&gt; [0x1acd4e0] str=&#39;\din2_gt_din1_hi&#39; input basic_prep port=2 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-30" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:30</a>.0-30.0&gt; [0x1acd6c0] str=&#39;\din2_neq_din1_mid&#39; input basic_prep port=3 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-31" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:31</a>.0-31.0&gt; [0x1acd880] str=&#39;\din2_gt_din1_mid&#39; input basic_prep port=4 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-32" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:32</a>.0-32.0&gt; [0x1acda20] str=&#39;\din2_neq_din1_lo&#39; input basic_prep port=5 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-33" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:33</a>.0-33.0&gt; [0x1acdbe0] str=&#39;\din2_gt_din1_lo&#39; input basic_prep port=6 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-35" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:35</a>.0-35.0&gt; [0x1ae23c0] str=&#39;\din2_neq_din1&#39; output reg basic_prep port=7 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-36" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:36</a>.0-36.0&gt; [0x1ae2560] str=&#39;\din2_gt_din1&#39; output reg basic_prep port=8 range=[0:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-55" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:55</a>.0-55.0&gt; [0x1ae2920] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-55" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:55</a>.0-55.0&gt; [0x1ae2ca0 -&gt; 0x1ae23c0] str=&#39;\din2_neq_din1&#39; basic_prep
        AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-55" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:55</a>.0-55.0&gt; [0x1ae2e40] basic_prep
          AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-55" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:55</a>.0-55.0&gt; [0x1ae2fc0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-55" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:55</a>.0-55.0&gt; [0x1ae31a0 -&gt; 0x1acd110] str=&#39;\din2_neq_din1_hi&#39; basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-55" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:55</a>.0-55.0&gt; [0x1ae33a0 -&gt; 0x1acd6c0] str=&#39;\din2_neq_din1_mid&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-55" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:55</a>.0-55.0&gt; [0x1ae3540 -&gt; 0x1acda20] str=&#39;\din2_neq_din1_lo&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-57" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:57</a>.0-57.0&gt; [0x1ae3750] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-57" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:57</a>.0-57.0&gt; [0x1ae3870 -&gt; 0x1ae2560] str=&#39;\din2_gt_din1&#39; basic_prep
        AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-57" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:57</a>.0-57.0&gt; [0x1ae3a50] basic_prep
          AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-57" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:57</a>.0-57.0&gt; [0x1ae3b70] basic_prep
            AST_LOGIC_AND &lt;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-57" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:57</a>.0-57.0&gt; [0x1ae3d10] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-57" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:57</a>.0-57.0&gt; [0x1ae3ef0 -&gt; 0x1acd110] str=&#39;\din2_neq_din1_hi&#39; basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-57" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:57</a>.0-57.0&gt; [0x1ae40f0 -&gt; 0x1acd4e0] str=&#39;\din2_gt_din1_hi&#39; basic_prep
            AST_LOGIC_AND &lt;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-58" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:58</a>.0-58.0&gt; [0x1ae4290] basic_prep
              AST_LOGIC_AND &lt;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-58" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:58</a>.0-58.0&gt; [0x1ae43b0] basic_prep
                AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-58" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:58</a>.0-58.0&gt; [0x1ae4650] basic_prep
                  AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ae4f70] basic_prep
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-58" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:58</a>.0-58.0&gt; [0x1ae4b60 -&gt; 0x1acd110] str=&#39;\din2_neq_din1_hi&#39; basic_prep
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-58" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:58</a>.0-58.0&gt; [0x1ae50b0 -&gt; 0x1acd6c0] str=&#39;\din2_neq_din1_mid&#39; basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-59" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:59</a>.0-59.0&gt; [0x1ae5230 -&gt; 0x1acd880] str=&#39;\din2_gt_din1_mid&#39; basic_prep
          AST_LOGIC_AND &lt;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-60" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:60</a>.0-60.0&gt; [0x1ae53b0] basic_prep
            AST_LOGIC_AND &lt;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-60" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:60</a>.0-60.0&gt; [0x1ae54d0] basic_prep
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-60" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:60</a>.0-60.0&gt; [0x1ae5650] basic_prep
                AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ae59d0] basic_prep
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-60" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:60</a>.0-60.0&gt; [0x1ae57d0 -&gt; 0x1acd110] str=&#39;\din2_neq_din1_hi&#39; basic_prep
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-60" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:60</a>.0-60.0&gt; [0x1ae5b10] basic_prep
                AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ae5e50] basic_prep
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-60" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:60</a>.0-60.0&gt; [0x1ae5c50 -&gt; 0x1acd6c0] str=&#39;\din2_neq_din1_mid&#39; basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-61" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:61</a>.0-61.0&gt; [0x1ae5f90 -&gt; 0x1acdbe0] str=&#39;\din2_gt_din1_lo&#39; basic_prep
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_fpu_in2_gt_in1_3to1

2.2. Analyzing design hierarchy..
Top module:  \work_fpu_in2_gt_in1_3to1
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_fpu_in2_gt_in1_3to1..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_fpu_in2_gt_in1_3to1 ===

   Number of wires:                 20
   Number of wire bits:             20
   Number of public wires:           8
   Number of public wire bits:       8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     $logic_and                      5
     $logic_not                      3
     $logic_or                       4

8. Executing CHECK pass (checking for obvious problems).
checking module work_fpu_in2_gt_in1_3to1..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_fpu_in2_gt_in1_3to1&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
        &#34;din2_neq_din1_hi&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 2 ]
        },
        &#34;din2_gt_din1_hi&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 3 ]
        },
        &#34;din2_neq_din1_mid&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 4 ]
        },
        &#34;din2_gt_din1_mid&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 5 ]
        },
        &#34;din2_neq_din1_lo&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 6 ]
        },
        &#34;din2_gt_din1_lo&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 7 ]
        },
        &#34;din2_neq_din1&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 8 ]
        },
        &#34;din2_gt_din1&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 9 ]
        }
      },
      &#34;cells&#34;: {
        &#34;$logic_and$<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-57" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:57</a>$3&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-57" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:57</a>.0-57.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2 ],
            &#34;B&#34;: [ 3 ],
            &#34;Y&#34;: [ 10 ]
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-58" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:58</a>$5&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-58" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:58</a>.0-58.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 11 ],
            &#34;B&#34;: [ 4 ],
            &#34;Y&#34;: [ 12 ]
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-58" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:58</a>$6&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-58" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:58</a>.0-58.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 12 ],
            &#34;B&#34;: [ 5 ],
            &#34;Y&#34;: [ 13 ]
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-60" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:60</a>$10&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-60" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:60</a>.0-60.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 14 ],
            &#34;B&#34;: [ 15 ],
            &#34;Y&#34;: [ 16 ]
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-60" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:60</a>$11&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-60" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:60</a>.0-60.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 16 ],
            &#34;B&#34;: [ 7 ],
            &#34;Y&#34;: [ 17 ]
          }
        },
        &#34;$logic_not$slpp_all/surelog.uhdm:0$4&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2 ],
            &#34;Y&#34;: [ 11 ]
          }
        },
        &#34;$logic_not$slpp_all/surelog.uhdm:0$8&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2 ],
            &#34;Y&#34;: [ 14 ]
          }
        },
        &#34;$logic_not$slpp_all/surelog.uhdm:0$9&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 4 ],
            &#34;Y&#34;: [ 15 ]
          }
        },
        &#34;$logic_or$<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-55" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:55</a>$1&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_or&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-55" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:55</a>.0-55.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2 ],
            &#34;B&#34;: [ 4 ],
            &#34;Y&#34;: [ 18 ]
          }
        },
        &#34;$logic_or$<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-55" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:55</a>$2&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_or&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-55" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:55</a>.0-55.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 18 ],
            &#34;B&#34;: [ 6 ],
            &#34;Y&#34;: [ 8 ]
          }
        },
        &#34;$logic_or$<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-57" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:57</a>$12&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_or&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-57" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:57</a>.0-57.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 19 ],
            &#34;B&#34;: [ 17 ],
            &#34;Y&#34;: [ 9 ]
          }
        },
        &#34;$logic_or$<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-57" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:57</a>$7&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_or&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-57" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:57</a>.0-57.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 10 ],
            &#34;B&#34;: [ 13 ],
            &#34;Y&#34;: [ 19 ]
          }
        }
      },
      &#34;netnames&#34;: {
        &#34;$logic_and$<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-57" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:57</a>$3_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 10 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-57" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:57</a>.0-57.0&#34;
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-58" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:58</a>$5_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 12 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-58" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:58</a>.0-58.0&#34;
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-58" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:58</a>$6_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 13 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-58" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:58</a>.0-58.0&#34;
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-60" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:60</a>$10_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 16 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-60" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:60</a>.0-60.0&#34;
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-60" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:60</a>$11_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 17 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-60" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:60</a>.0-60.0&#34;
          }
        },
        &#34;$logic_not$slpp_all/surelog.uhdm:0$4_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 11 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$logic_not$slpp_all/surelog.uhdm:0$8_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 14 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$logic_not$slpp_all/surelog.uhdm:0$9_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 15 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$logic_or$<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-55" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:55</a>$1_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 18 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-55" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:55</a>.0-55.0&#34;
          }
        },
        &#34;$logic_or$<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-55" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:55</a>$2_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 8 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-55" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:55</a>.0-55.0&#34;
          }
        },
        &#34;$logic_or$<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-57" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:57</a>$12_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 9 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-57" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:57</a>.0-57.0&#34;
          }
        },
        &#34;$logic_or$<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-57" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:57</a>$7_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 19 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-57" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:57</a>.0-57.0&#34;
          }
        },
        &#34;din2_gt_din1&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 9 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-36" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:36</a>.0-36.0&#34;
          }
        },
        &#34;din2_gt_din1_hi&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-29" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:29</a>.0-29.0&#34;
          }
        },
        &#34;din2_gt_din1_lo&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 7 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-33" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:33</a>.0-33.0&#34;
          }
        },
        &#34;din2_gt_din1_mid&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 5 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-31" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:31</a>.0-31.0&#34;
          }
        },
        &#34;din2_neq_din1&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 8 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-35" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:35</a>.0-35.0&#34;
          }
        },
        &#34;din2_neq_din1_hi&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-28" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:28</a>.0-28.0&#34;
          }
        },
        &#34;din2_neq_din1_lo&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 6 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-32" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:32</a>.0-32.0&#34;
          }
        },
        &#34;din2_neq_din1_mid&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-30" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:30</a>.0-30.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_fpu_in2_gt_in1_3to1&#39;.

(* top =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_fpu_in2_gt_in1_3to1(din2_neq_din1_hi, din2_gt_din1_hi, din2_neq_din1_mid, din2_gt_din1_mid, din2_neq_din1_lo, din2_gt_din1_lo, din2_neq_din1, din2_gt_din1);
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-57" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:57</a>.0-57.0&#34; *)
  wire _00_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-58" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:58</a>.0-58.0&#34; *)
  wire _01_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-58" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:58</a>.0-58.0&#34; *)
  wire _02_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-60" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:60</a>.0-60.0&#34; *)
  wire _03_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-60" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:60</a>.0-60.0&#34; *)
  wire _04_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _05_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _06_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _07_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-55" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:55</a>.0-55.0&#34; *)
  wire _08_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-55" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:55</a>.0-55.0&#34; *)
  wire _09_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-57" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:57</a>.0-57.0&#34; *)
  wire _10_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-57" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:57</a>.0-57.0&#34; *)
  wire _11_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-36" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:36</a>.0-36.0&#34; *)
  output din2_gt_din1;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-29" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:29</a>.0-29.0&#34; *)
  input din2_gt_din1_hi;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-33" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:33</a>.0-33.0&#34; *)
  input din2_gt_din1_lo;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-31" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:31</a>.0-31.0&#34; *)
  input din2_gt_din1_mid;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-35" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:35</a>.0-35.0&#34; *)
  output din2_neq_din1;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-28" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:28</a>.0-28.0&#34; *)
  input din2_neq_din1_hi;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-32" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:32</a>.0-32.0&#34; *)
  input din2_neq_din1_lo;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-30" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:30</a>.0-30.0&#34; *)
  input din2_neq_din1_mid;
  assign _00_ = din2_neq_din1_hi &amp;&amp; (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-57" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:57</a>.0-57.0&#34; *) din2_gt_din1_hi;
  assign _01_ = _05_ &amp;&amp; (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-58" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:58</a>.0-58.0&#34; *) din2_neq_din1_mid;
  assign _02_ = _01_ &amp;&amp; (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-58" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:58</a>.0-58.0&#34; *) din2_gt_din1_mid;
  assign _03_ = _06_ &amp;&amp; (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-60" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:60</a>.0-60.0&#34; *) _07_;
  assign _04_ = _03_ &amp;&amp; (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-60" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:60</a>.0-60.0&#34; *) din2_gt_din1_lo;
  assign _05_ = ! (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) din2_neq_din1_hi;
  assign _06_ = ! (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) din2_neq_din1_hi;
  assign _07_ = ! (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) din2_neq_din1_mid;
  assign _08_ = din2_neq_din1_hi || (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-55" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:55</a>.0-55.0&#34; *) din2_neq_din1_mid;
  assign _09_ = _08_ || (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-55" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:55</a>.0-55.0&#34; *) din2_neq_din1_lo;
  assign _10_ = _11_ || (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-57" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:57</a>.0-57.0&#34; *) _04_;
  assign _11_ = _00_ || (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v.html#l-57" target="file-frame">third_party/tests/utd-sv/fpu_in2_gt_in1_3to1.v:57</a>.0-57.0&#34; *) _02_;
  assign din2_neq_din1 = _09_;
  assign din2_gt_din1 = _10_;
endmodule

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: 56b3d4890e, CPU: user 0.01s system 0.00s, MEM: 12.99 MB peak
Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 49% 2x write_json (0 sec), 49% 2x read_uhdm (0 sec), ...

</pre>
</body>