<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p612" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_612{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_612{left:600px;bottom:48px;letter-spacing:-0.15px;word-spacing:0.03px;}
#t3_612{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_612{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_612{left:96px;bottom:1038px;letter-spacing:0.11px;}
#t6_612{left:147px;bottom:1038px;letter-spacing:0.16px;word-spacing:-0.12px;}
#t7_612{left:96px;bottom:1003px;letter-spacing:0.11px;word-spacing:-0.5px;}
#t8_612{left:96px;bottom:982px;letter-spacing:0.11px;word-spacing:-0.51px;}
#t9_612{left:96px;bottom:945px;letter-spacing:-0.1px;word-spacing:0.01px;}
#ta_612{left:244px;bottom:945px;letter-spacing:0.12px;word-spacing:-0.59px;}
#tb_612{left:96px;bottom:923px;letter-spacing:0.02px;}
#tc_612{left:96px;bottom:888px;letter-spacing:0.13px;word-spacing:-0.51px;}
#td_612{left:96px;bottom:867px;letter-spacing:0.13px;word-spacing:-0.49px;}
#te_612{left:96px;bottom:845px;letter-spacing:0.13px;word-spacing:-0.47px;}
#tf_612{left:96px;bottom:824px;letter-spacing:0.12px;word-spacing:-0.52px;}
#tg_612{left:96px;bottom:802px;letter-spacing:0.12px;}
#th_612{left:96px;bottom:767px;letter-spacing:0.13px;word-spacing:-0.51px;}
#ti_612{left:96px;bottom:731px;letter-spacing:-0.09px;word-spacing:0.01px;}
#tj_612{left:203px;bottom:730px;letter-spacing:0.11px;word-spacing:-0.45px;}
#tk_612{left:96px;bottom:709px;letter-spacing:0.12px;word-spacing:-0.64px;}
#tl_612{left:96px;bottom:687px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tm_612{left:96px;bottom:666px;letter-spacing:0.12px;word-spacing:-0.92px;}
#tn_612{left:96px;bottom:645px;letter-spacing:0.13px;word-spacing:-0.45px;}
#to_612{left:96px;bottom:609px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tp_612{left:96px;bottom:574px;letter-spacing:0.12px;word-spacing:-0.46px;}
#tq_612{left:96px;bottom:553px;letter-spacing:0.11px;word-spacing:-0.47px;}
#tr_612{left:96px;bottom:532px;letter-spacing:0.12px;word-spacing:-0.45px;}
#ts_612{left:96px;bottom:510px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tt_612{left:96px;bottom:451px;letter-spacing:0.19px;}
#tu_612{left:192px;bottom:451px;letter-spacing:0.17px;word-spacing:0.04px;}
#tv_612{left:96px;bottom:415px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tw_612{left:96px;bottom:394px;letter-spacing:0.1px;word-spacing:-0.43px;}
#tx_612{left:490px;bottom:394px;letter-spacing:0.1px;word-spacing:-0.51px;}
#ty_612{left:710px;bottom:394px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tz_612{left:96px;bottom:373px;letter-spacing:0.14px;word-spacing:-0.46px;}
#t10_612{left:170px;bottom:373px;letter-spacing:0.14px;word-spacing:-0.45px;}
#t11_612{left:346px;bottom:373px;letter-spacing:0.13px;word-spacing:-0.48px;}
#t12_612{left:96px;bottom:351px;letter-spacing:0.13px;word-spacing:-0.49px;}
#t13_612{left:96px;bottom:330px;letter-spacing:0.13px;word-spacing:-0.48px;}
#t14_612{left:96px;bottom:309px;letter-spacing:0.11px;word-spacing:-0.46px;}
#t15_612{left:96px;bottom:287px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t16_612{left:96px;bottom:252px;letter-spacing:0.13px;word-spacing:-0.62px;}
#t17_612{left:300px;bottom:252px;letter-spacing:0.05px;word-spacing:-0.49px;}
#t18_612{left:451px;bottom:252px;letter-spacing:0.12px;word-spacing:-0.61px;}
#t19_612{left:96px;bottom:231px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t1a_612{left:96px;bottom:209px;letter-spacing:0.12px;word-spacing:-0.93px;}
#t1b_612{left:96px;bottom:188px;letter-spacing:0.12px;word-spacing:-1.09px;}
#t1c_612{left:96px;bottom:166px;letter-spacing:0.13px;word-spacing:-0.47px;}
#t1d_612{left:96px;bottom:131px;letter-spacing:0.13px;word-spacing:-0.47px;}
#t1e_612{left:96px;bottom:110px;letter-spacing:0.12px;word-spacing:-0.51px;}
#t1f_612{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_612{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_612{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_612{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s4_612{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s5_612{font-size:17px;font-family:Arial-Bold_61q;color:#000;}
.s6_612{font-size:24px;font-family:Arial-Bold_61q;color:#000;}
.s7_612{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s8_612{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts612" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg612Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg612" style="-webkit-user-select: none;"><object width="935" height="1210" data="612/612.svg" type="image/svg+xml" id="pdf612" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_612" class="t s1_612">157 </span><span id="t2_612" class="t s2_612">Page Translation and Protection </span>
<span id="t3_612" class="t s1_612">AMD64 Technology </span><span id="t4_612" class="t s1_612">24593—Rev. 3.41—June 2023 </span>
<span id="t5_612" class="t s3_612">5.4.2 </span><span id="t6_612" class="t s3_612">Notes on Accessed and Dirty Bits </span>
<span id="t7_612" class="t s4_612">The processor never sets the Accessed bit or the Dirty bit for a not present page (P = 0). The ordering </span>
<span id="t8_612" class="t s4_612">of Accessed and Dirty bit updates with respect to surrounding loads and stores is discussed below. </span>
<span id="t9_612" class="t s5_612">Accessed (A) Bit. </span><span id="ta_612" class="t s4_612">The Accessed bit can be set for instructions that are speculatively executed by the </span>
<span id="tb_612" class="t s4_612">processor. </span>
<span id="tc_612" class="t s4_612">For example, the Accessed bit may be set by instructions in a mispredicted branch path even though </span>
<span id="td_612" class="t s4_612">those instructions are never retired. Thus, software must not assume that the TLB entry has not been </span>
<span id="te_612" class="t s4_612">cached in the TLB, just because no instruction that accessed the page was successfully retired. </span>
<span id="tf_612" class="t s4_612">Nevertheless, a table entry is never cached in the TLB without its Accessed bit being set at the same </span>
<span id="tg_612" class="t s4_612">time. </span>
<span id="th_612" class="t s4_612">The processor does not order Accessed bit updates with respect to loads done by other instructions. </span>
<span id="ti_612" class="t s5_612">Dirty (D) Bit. </span><span id="tj_612" class="t s4_612">The Dirty bit is not updated speculatively. For instructions with multiple writes, the D </span>
<span id="tk_612" class="t s4_612">bit may be set for any writes completed up to the point of a fault. In rare cases, the Dirty bit may be set </span>
<span id="tl_612" class="t s4_612">even if a write was not actually performed, including MASKMOVQ with a mask of zero and certain </span>
<span id="tm_612" class="t s4_612">x87 floating point instructions that cause an exception. Thus software can not assume that the page has </span>
<span id="tn_612" class="t s4_612">actually been written even where PTE[D] is set to 1. </span>
<span id="to_612" class="t s4_612">If PTE[D] is cleared to 0, software can rely on the fact that the page has not been written. </span>
<span id="tp_612" class="t s4_612">In general, Dirty bit updates are ordered with respect to other loads and stores, although not </span>
<span id="tq_612" class="t s4_612">necessarily with respect to accesses to WC memory; in particular, they may not cause WC buffers to </span>
<span id="tr_612" class="t s4_612">be flushed. However, to ensure compatibility with future processors, a serializing operation should be </span>
<span id="ts_612" class="t s4_612">inserted before reading the D bit. </span>
<span id="tt_612" class="t s6_612">5.5 </span><span id="tu_612" class="t s6_612">Translation-Lookaside Buffer (TLB) </span>
<span id="tv_612" class="t s4_612">When paging is enabled, every memory access has its virtual address automatically translated into a </span>
<span id="tw_612" class="t s4_612">physical address using the page-translation hierarchy. </span><span id="tx_612" class="t s7_612">Translation-lookaside buffers </span><span id="ty_612" class="t s4_612">(TLBs), also </span>
<span id="tz_612" class="t s4_612">known as </span><span id="t10_612" class="t s7_612">page-translation caches</span><span id="t11_612" class="t s4_612">, nearly eliminate the performance penalty associated with page </span>
<span id="t12_612" class="t s4_612">translation. TLBs are special on-chip caches that hold the most-recently used virtual-to-physical </span>
<span id="t13_612" class="t s4_612">address translations. Each memory reference (instruction and data) is checked by the TLB. If the </span>
<span id="t14_612" class="t s4_612">translation is present in the TLB, it is immediately provided to the processor, thus avoiding external </span>
<span id="t15_612" class="t s4_612">memory references for accessing page tables. </span>
<span id="t16_612" class="t s4_612">TLBs take advantage of the </span><span id="t17_612" class="t s7_612">principle of locality. </span><span id="t18_612" class="t s4_612">That is, if a memory address is referenced, it is likely </span>
<span id="t19_612" class="t s4_612">that nearby memory addresses will be referenced in the near future. In the context of paging, the </span>
<span id="t1a_612" class="t s4_612">proximity of memory addresses required for locality can be broad—it is equal to the page size. Thus, it </span>
<span id="t1b_612" class="t s4_612">is possible for a large number of addresses to be translated by a small number of page translations. This </span>
<span id="t1c_612" class="t s4_612">high degree of locality means that almost all translations are performed using the on-chip TLBs. </span>
<span id="t1d_612" class="t s4_612">System software is responsible for managing the TLBs when updates are made to the linear-to- </span>
<span id="t1e_612" class="t s4_612">physical mapping of addresses. A change to any paging data-structure entry is not automatically </span>
<span id="t1f_612" class="t s8_612">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
