Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_algo_top glbl -Oenable_linking_all_libraries -prj algo.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_15 -L floating_point_v7_0_20 --lib ieee_proposed=./ieee_proposed -s algo -debug all 
Multi-threading is on. Using 10 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/sim/verilog/algo_urem_8ns_5ns_4_12_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module algo_urem_8ns_5ns_4_12_1_divider
INFO: [VRFC 10-311] analyzing module algo_urem_8ns_5ns_4_12_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/sim/verilog/algo_algo_Pipeline_ADD_LOOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module algo_algo_Pipeline_ADD_LOOP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/sim/verilog/algo_udiv_5ns_3ns_5_9_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module algo_udiv_5ns_3ns_5_9_1_divider
INFO: [VRFC 10-311] analyzing module algo_udiv_5ns_3ns_5_9_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/sim/verilog/algo_c_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module algo_c_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/sim/verilog/algo_a_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module algo_a_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/sim/verilog/algo_algo_Pipeline_REMAINDER_LOOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module algo_algo_Pipeline_REMAINDER_LOOP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/sim/verilog/algo_b_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module algo_b_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/sim/verilog/algo.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_algo_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/sim/verilog/algo_algo_Pipeline_MUL2ADD1_LOOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module algo_algo_Pipeline_MUL2ADD1_LOOP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/sim/verilog/AESL_automem_vecOut_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_vecOut_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/sim/verilog/AESL_automem_vecIn_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_vecIn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/sim/verilog/AESL_automem_vecIn_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_vecIn_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/sim/verilog/AESL_automem_vecOut_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_vecOut_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/sim/verilog/algo_algo_Pipeline_DIVISION_LOOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module algo_algo_Pipeline_DIVISION_LOOP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/sim/verilog/algo_d_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module algo_d_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/sim/verilog/algo_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module algo_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/sim/verilog/algo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module algo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/sim/verilog/algo_mux_2_1_8_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module algo_mux_2_1_8_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.algo_a_RAM_AUTO_1R1W
Compiling module xil_defaultlib.algo_b_RAM_AUTO_1R1W
Compiling module xil_defaultlib.algo_c_RAM_AUTO_1R1W
Compiling module xil_defaultlib.algo_d_RAM_AUTO_1R1W
Compiling module xil_defaultlib.algo_mux_2_1_8_1_1(ID=1,din0_WID...
Compiling module xil_defaultlib.algo_urem_8ns_5ns_4_12_1_divider...
Compiling module xil_defaultlib.algo_urem_8ns_5ns_4_12_1(NUM_STA...
Compiling module xil_defaultlib.algo_flow_control_loop_pipe_sequ...
Compiling module xil_defaultlib.algo_algo_Pipeline_REMAINDER_LOO...
Compiling module xil_defaultlib.algo_algo_Pipeline_ADD_LOOP
Compiling module xil_defaultlib.algo_algo_Pipeline_MUL2ADD1_LOOP
Compiling module xil_defaultlib.algo_udiv_5ns_3ns_5_9_1_divider(...
Compiling module xil_defaultlib.algo_udiv_5ns_3ns_5_9_1(NUM_STAG...
Compiling module xil_defaultlib.algo_algo_Pipeline_DIVISION_LOOP
Compiling module xil_defaultlib.algo
Compiling module xil_defaultlib.AESL_automem_vecIn_0
Compiling module xil_defaultlib.AESL_automem_vecIn_1
Compiling module xil_defaultlib.AESL_automem_vecOut_0
Compiling module xil_defaultlib.AESL_automem_vecOut_1
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_algo_top
Compiling module work.glbl
Built simulation snapshot algo
