;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-126
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SPL 203, @-120
	SUB 0, 1
	SLT -704, <-20
	CMP 0, 0
	CMP 0, 0
	SUB 0, 0
	SUB <-3, 0
	MOV @-127, 100
	MOV 270, 60
	ADD #230, <90
	ADD #230, <90
	ADD #230, <90
	CMP @124, -106
	SUB @0, @7
	ADD #0, <300
	MOV @-127, 100
	MOV -1, <-26
	SUB -700, -600
	CMP -207, <-126
	CMP <-3, 7
	JMP <-127, 100
	JMZ <-127, 100
	JMZ <-127, 100
	ADD 30, 9
	MOV @121, 106
	SUB 0, 0
	SUB -207, <-126
	SUB -207, <-126
	CMP -207, <-126
	CMP 100, -100
	MOV @121, 106
	SPL -100
	SPL -100
	SPL 0
	MOV -1, <-26
	MOV @-127, 100
	SUB @-100, @-100
	SUB 0, 0
	SPL 0
	MOV @-127, 100
	SUB -700, -600
	SPL 0, <802
	JMP <-127, 100
	CMP -207, <-126
	MOV -1, <-26
	DJN -1, @-20
