// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="matrixmul_3_matrixmul_3,hls_ip_2024_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xa7z020-clg400-1I,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.923000,HLS_SYN_LAT=281,HLS_SYN_TPT=none,HLS_SYN_MEM=1,HLS_SYN_DSP=0,HLS_SYN_FF=2916,HLS_SYN_LUT=2071,HLS_VERSION=2024_2}" *)

module matrixmul_3 (
        ap_clk,
        ap_rst_n,
        in_A_TDATA,
        in_A_TVALID,
        in_A_TREADY,
        out_C_TDATA,
        out_C_TVALID,
        out_C_TREADY
);

parameter    ap_ST_fsm_state1 = 10'd1;
parameter    ap_ST_fsm_state2 = 10'd2;
parameter    ap_ST_fsm_state3 = 10'd4;
parameter    ap_ST_fsm_state4 = 10'd8;
parameter    ap_ST_fsm_state5 = 10'd16;
parameter    ap_ST_fsm_state6 = 10'd32;
parameter    ap_ST_fsm_state7 = 10'd64;
parameter    ap_ST_fsm_state8 = 10'd128;
parameter    ap_ST_fsm_state9 = 10'd256;
parameter    ap_ST_fsm_state10 = 10'd512;

input   ap_clk;
input   ap_rst_n;
input  [63:0] in_A_TDATA;
input   in_A_TVALID;
output   in_A_TREADY;
output  [63:0] out_C_TDATA;
output   out_C_TVALID;
input   out_C_TREADY;

 reg    ap_rst_n_inv;
reg   [2:0] input_A_address0;
reg    input_A_ce0;
reg    input_A_we0;
wire   [31:0] input_A_q0;
reg   [2:0] input_A_1_address0;
reg    input_A_1_ce0;
reg    input_A_1_we0;
wire   [31:0] input_A_1_q0;
reg   [2:0] input_A_2_address0;
reg    input_A_2_ce0;
reg    input_A_2_we0;
wire   [31:0] input_A_2_q0;
reg   [2:0] input_A_3_address0;
reg    input_A_3_ce0;
reg    input_A_3_we0;
wire   [31:0] input_A_3_q0;
reg   [2:0] input_A_4_address0;
reg    input_A_4_ce0;
reg    input_A_4_we0;
wire   [31:0] input_A_4_q0;
reg   [2:0] input_A_5_address0;
reg    input_A_5_ce0;
reg    input_A_5_we0;
wire   [31:0] input_A_5_q0;
reg   [2:0] input_A_6_address0;
reg    input_A_6_ce0;
reg    input_A_6_we0;
wire   [31:0] input_A_6_q0;
reg   [2:0] input_A_7_address0;
reg    input_A_7_ce0;
reg    input_A_7_we0;
wire   [31:0] input_A_7_q0;
reg   [2:0] input_B_address0;
reg    input_B_ce0;
reg    input_B_we0;
wire   [31:0] input_B_q0;
reg   [2:0] input_B_1_address0;
reg    input_B_1_ce0;
reg    input_B_1_we0;
wire   [31:0] input_B_1_q0;
reg   [2:0] input_B_2_address0;
reg    input_B_2_ce0;
reg    input_B_2_we0;
wire   [31:0] input_B_2_q0;
reg   [2:0] input_B_3_address0;
reg    input_B_3_ce0;
reg    input_B_3_we0;
wire   [31:0] input_B_3_q0;
reg   [2:0] input_B_4_address0;
reg    input_B_4_ce0;
reg    input_B_4_we0;
wire   [31:0] input_B_4_q0;
reg   [2:0] input_B_5_address0;
reg    input_B_5_ce0;
reg    input_B_5_we0;
wire   [31:0] input_B_5_q0;
reg   [2:0] input_B_6_address0;
reg    input_B_6_ce0;
reg    input_B_6_we0;
wire   [31:0] input_B_6_q0;
reg   [2:0] input_B_7_address0;
reg    input_B_7_ce0;
reg    input_B_7_we0;
wire   [31:0] input_B_7_q0;
reg   [5:0] output_C_address0;
reg    output_C_ce0;
reg    output_C_we0;
wire   [31:0] output_C_q0;
wire    grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_ap_start;
wire    grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_ap_done;
wire    grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_ap_idle;
wire    grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_ap_ready;
wire   [2:0] grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_address0;
wire    grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_ce0;
wire    grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_we0;
wire   [31:0] grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_d0;
wire   [2:0] grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_1_address0;
wire    grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_1_ce0;
wire    grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_1_we0;
wire   [31:0] grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_1_d0;
wire   [2:0] grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_2_address0;
wire    grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_2_ce0;
wire    grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_2_we0;
wire   [31:0] grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_2_d0;
wire   [2:0] grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_3_address0;
wire    grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_3_ce0;
wire    grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_3_we0;
wire   [31:0] grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_3_d0;
wire   [2:0] grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_4_address0;
wire    grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_4_ce0;
wire    grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_4_we0;
wire   [31:0] grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_4_d0;
wire   [2:0] grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_5_address0;
wire    grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_5_ce0;
wire    grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_5_we0;
wire   [31:0] grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_5_d0;
wire   [2:0] grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_6_address0;
wire    grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_6_ce0;
wire    grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_6_we0;
wire   [31:0] grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_6_d0;
wire   [2:0] grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_7_address0;
wire    grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_7_ce0;
wire    grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_7_we0;
wire   [31:0] grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_7_d0;
wire    grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_in_A_TREADY;
wire    grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_ap_start;
wire    grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_ap_done;
wire    grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_ap_idle;
wire    grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_ap_ready;
wire   [2:0] grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_7_address0;
wire    grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_7_ce0;
wire    grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_7_we0;
wire   [31:0] grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_7_d0;
wire   [2:0] grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_6_address0;
wire    grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_6_ce0;
wire    grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_6_we0;
wire   [31:0] grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_6_d0;
wire   [2:0] grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_5_address0;
wire    grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_5_ce0;
wire    grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_5_we0;
wire   [31:0] grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_5_d0;
wire   [2:0] grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_4_address0;
wire    grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_4_ce0;
wire    grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_4_we0;
wire   [31:0] grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_4_d0;
wire   [2:0] grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_3_address0;
wire    grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_3_ce0;
wire    grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_3_we0;
wire   [31:0] grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_3_d0;
wire   [2:0] grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_2_address0;
wire    grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_2_ce0;
wire    grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_2_we0;
wire   [31:0] grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_2_d0;
wire   [2:0] grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_1_address0;
wire    grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_1_ce0;
wire    grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_1_we0;
wire   [31:0] grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_1_d0;
wire   [2:0] grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_address0;
wire    grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_ce0;
wire    grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_we0;
wire   [31:0] grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_d0;
wire    grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_in_A_TREADY;
wire    grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_ap_start;
wire    grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_ap_done;
wire    grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_ap_idle;
wire    grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_ap_ready;
wire   [2:0] grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_A_address0;
wire    grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_A_ce0;
wire   [2:0] grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_A_1_address0;
wire    grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_A_1_ce0;
wire   [2:0] grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_A_2_address0;
wire    grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_A_2_ce0;
wire   [2:0] grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_A_3_address0;
wire    grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_A_3_ce0;
wire   [2:0] grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_A_4_address0;
wire    grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_A_4_ce0;
wire   [2:0] grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_A_5_address0;
wire    grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_A_5_ce0;
wire   [2:0] grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_A_6_address0;
wire    grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_A_6_ce0;
wire   [2:0] grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_A_7_address0;
wire    grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_A_7_ce0;
wire   [5:0] grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_output_C_address0;
wire    grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_output_C_ce0;
wire    grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_output_C_we0;
wire   [31:0] grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_output_C_d0;
wire   [2:0] grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_B_address0;
wire    grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_B_ce0;
wire   [2:0] grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_B_1_address0;
wire    grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_B_1_ce0;
wire   [2:0] grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_B_2_address0;
wire    grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_B_2_ce0;
wire   [2:0] grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_B_3_address0;
wire    grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_B_3_ce0;
wire   [2:0] grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_B_4_address0;
wire    grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_B_4_ce0;
wire   [2:0] grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_B_5_address0;
wire    grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_B_5_ce0;
wire   [2:0] grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_B_6_address0;
wire    grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_B_6_ce0;
wire   [2:0] grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_B_7_address0;
wire    grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_B_7_ce0;
wire    grp_matrixmul_3_Pipeline_loop_output_C1_loop_output_C2_fu_153_ap_start;
wire    grp_matrixmul_3_Pipeline_loop_output_C1_loop_output_C2_fu_153_ap_done;
wire    grp_matrixmul_3_Pipeline_loop_output_C1_loop_output_C2_fu_153_ap_idle;
wire    grp_matrixmul_3_Pipeline_loop_output_C1_loop_output_C2_fu_153_ap_ready;
wire    grp_matrixmul_3_Pipeline_loop_output_C1_loop_output_C2_fu_153_out_C_TREADY;
wire   [5:0] grp_matrixmul_3_Pipeline_loop_output_C1_loop_output_C2_fu_153_output_C_address0;
wire    grp_matrixmul_3_Pipeline_loop_output_C1_loop_output_C2_fu_153_output_C_ce0;
wire   [63:0] grp_matrixmul_3_Pipeline_loop_output_C1_loop_output_C2_fu_153_out_C_TDATA;
wire    grp_matrixmul_3_Pipeline_loop_output_C1_loop_output_C2_fu_153_out_C_TVALID;
reg    grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_ap_start_reg;
(* fsm_encoding = "none" *) reg   [9:0] ap_CS_fsm;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
reg    grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_ap_start_reg;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
reg    grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_ap_start_reg;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
reg    grp_matrixmul_3_Pipeline_loop_output_C1_loop_output_C2_fu_153_ap_start_reg;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
reg   [63:0] out_C_TDATA_reg;
reg   [9:0] ap_NS_fsm;
wire    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    regslice_both_out_C_U_apdone_blk;
wire    ap_CS_fsm_state10;
wire    regslice_both_in_A_U_apdone_blk;
wire   [63:0] in_A_TDATA_int_regslice;
wire    in_A_TVALID_int_regslice;
reg    in_A_TREADY_int_regslice;
wire    regslice_both_in_A_U_ack_in;
reg   [63:0] out_C_TDATA_int_regslice;
wire    out_C_TREADY_int_regslice;
wire    regslice_both_out_C_U_vld_out;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_ap_start_reg = 1'b0;
#0 ap_CS_fsm = 10'd1;
#0 grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_ap_start_reg = 1'b0;
#0 grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_ap_start_reg = 1'b0;
#0 grp_matrixmul_3_Pipeline_loop_output_C1_loop_output_C2_fu_153_ap_start_reg = 1'b0;
end

matrixmul_3_input_A_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
input_A_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(input_A_address0),
    .ce0(input_A_ce0),
    .we0(input_A_we0),
    .d0(grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_d0),
    .q0(input_A_q0)
);

matrixmul_3_input_A_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
input_A_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(input_A_1_address0),
    .ce0(input_A_1_ce0),
    .we0(input_A_1_we0),
    .d0(grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_1_d0),
    .q0(input_A_1_q0)
);

matrixmul_3_input_A_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
input_A_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(input_A_2_address0),
    .ce0(input_A_2_ce0),
    .we0(input_A_2_we0),
    .d0(grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_2_d0),
    .q0(input_A_2_q0)
);

matrixmul_3_input_A_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
input_A_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(input_A_3_address0),
    .ce0(input_A_3_ce0),
    .we0(input_A_3_we0),
    .d0(grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_3_d0),
    .q0(input_A_3_q0)
);

matrixmul_3_input_A_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
input_A_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(input_A_4_address0),
    .ce0(input_A_4_ce0),
    .we0(input_A_4_we0),
    .d0(grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_4_d0),
    .q0(input_A_4_q0)
);

matrixmul_3_input_A_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
input_A_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(input_A_5_address0),
    .ce0(input_A_5_ce0),
    .we0(input_A_5_we0),
    .d0(grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_5_d0),
    .q0(input_A_5_q0)
);

matrixmul_3_input_A_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
input_A_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(input_A_6_address0),
    .ce0(input_A_6_ce0),
    .we0(input_A_6_we0),
    .d0(grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_6_d0),
    .q0(input_A_6_q0)
);

matrixmul_3_input_A_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
input_A_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(input_A_7_address0),
    .ce0(input_A_7_ce0),
    .we0(input_A_7_we0),
    .d0(grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_7_d0),
    .q0(input_A_7_q0)
);

matrixmul_3_input_A_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
input_B_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(input_B_address0),
    .ce0(input_B_ce0),
    .we0(input_B_we0),
    .d0(grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_d0),
    .q0(input_B_q0)
);

matrixmul_3_input_A_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
input_B_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(input_B_1_address0),
    .ce0(input_B_1_ce0),
    .we0(input_B_1_we0),
    .d0(grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_1_d0),
    .q0(input_B_1_q0)
);

matrixmul_3_input_A_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
input_B_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(input_B_2_address0),
    .ce0(input_B_2_ce0),
    .we0(input_B_2_we0),
    .d0(grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_2_d0),
    .q0(input_B_2_q0)
);

matrixmul_3_input_A_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
input_B_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(input_B_3_address0),
    .ce0(input_B_3_ce0),
    .we0(input_B_3_we0),
    .d0(grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_3_d0),
    .q0(input_B_3_q0)
);

matrixmul_3_input_A_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
input_B_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(input_B_4_address0),
    .ce0(input_B_4_ce0),
    .we0(input_B_4_we0),
    .d0(grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_4_d0),
    .q0(input_B_4_q0)
);

matrixmul_3_input_A_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
input_B_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(input_B_5_address0),
    .ce0(input_B_5_ce0),
    .we0(input_B_5_we0),
    .d0(grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_5_d0),
    .q0(input_B_5_q0)
);

matrixmul_3_input_A_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
input_B_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(input_B_6_address0),
    .ce0(input_B_6_ce0),
    .we0(input_B_6_we0),
    .d0(grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_6_d0),
    .q0(input_B_6_q0)
);

matrixmul_3_input_A_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
input_B_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(input_B_7_address0),
    .ce0(input_B_7_ce0),
    .we0(input_B_7_we0),
    .d0(grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_7_d0),
    .q0(input_B_7_q0)
);

matrixmul_3_output_C_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
output_C_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(output_C_address0),
    .ce0(output_C_ce0),
    .we0(output_C_we0),
    .d0(grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_output_C_d0),
    .q0(output_C_q0)
);

matrixmul_3_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2 grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_ap_start),
    .ap_done(grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_ap_done),
    .ap_idle(grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_ap_idle),
    .ap_ready(grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_ap_ready),
    .in_A_TVALID(in_A_TVALID_int_regslice),
    .input_A_address0(grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_address0),
    .input_A_ce0(grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_ce0),
    .input_A_we0(grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_we0),
    .input_A_d0(grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_d0),
    .input_A_1_address0(grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_1_address0),
    .input_A_1_ce0(grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_1_ce0),
    .input_A_1_we0(grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_1_we0),
    .input_A_1_d0(grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_1_d0),
    .input_A_2_address0(grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_2_address0),
    .input_A_2_ce0(grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_2_ce0),
    .input_A_2_we0(grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_2_we0),
    .input_A_2_d0(grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_2_d0),
    .input_A_3_address0(grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_3_address0),
    .input_A_3_ce0(grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_3_ce0),
    .input_A_3_we0(grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_3_we0),
    .input_A_3_d0(grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_3_d0),
    .input_A_4_address0(grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_4_address0),
    .input_A_4_ce0(grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_4_ce0),
    .input_A_4_we0(grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_4_we0),
    .input_A_4_d0(grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_4_d0),
    .input_A_5_address0(grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_5_address0),
    .input_A_5_ce0(grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_5_ce0),
    .input_A_5_we0(grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_5_we0),
    .input_A_5_d0(grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_5_d0),
    .input_A_6_address0(grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_6_address0),
    .input_A_6_ce0(grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_6_ce0),
    .input_A_6_we0(grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_6_we0),
    .input_A_6_d0(grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_6_d0),
    .input_A_7_address0(grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_7_address0),
    .input_A_7_ce0(grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_7_ce0),
    .input_A_7_we0(grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_7_we0),
    .input_A_7_d0(grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_7_d0),
    .in_A_TDATA(in_A_TDATA_int_regslice),
    .in_A_TREADY(grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_in_A_TREADY)
);

matrixmul_3_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2 grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_ap_start),
    .ap_done(grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_ap_done),
    .ap_idle(grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_ap_idle),
    .ap_ready(grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_ap_ready),
    .in_A_TVALID(in_A_TVALID_int_regslice),
    .input_B_7_address0(grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_7_address0),
    .input_B_7_ce0(grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_7_ce0),
    .input_B_7_we0(grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_7_we0),
    .input_B_7_d0(grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_7_d0),
    .input_B_6_address0(grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_6_address0),
    .input_B_6_ce0(grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_6_ce0),
    .input_B_6_we0(grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_6_we0),
    .input_B_6_d0(grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_6_d0),
    .input_B_5_address0(grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_5_address0),
    .input_B_5_ce0(grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_5_ce0),
    .input_B_5_we0(grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_5_we0),
    .input_B_5_d0(grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_5_d0),
    .input_B_4_address0(grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_4_address0),
    .input_B_4_ce0(grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_4_ce0),
    .input_B_4_we0(grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_4_we0),
    .input_B_4_d0(grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_4_d0),
    .input_B_3_address0(grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_3_address0),
    .input_B_3_ce0(grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_3_ce0),
    .input_B_3_we0(grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_3_we0),
    .input_B_3_d0(grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_3_d0),
    .input_B_2_address0(grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_2_address0),
    .input_B_2_ce0(grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_2_ce0),
    .input_B_2_we0(grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_2_we0),
    .input_B_2_d0(grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_2_d0),
    .input_B_1_address0(grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_1_address0),
    .input_B_1_ce0(grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_1_ce0),
    .input_B_1_we0(grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_1_we0),
    .input_B_1_d0(grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_1_d0),
    .input_B_address0(grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_address0),
    .input_B_ce0(grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_ce0),
    .input_B_we0(grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_we0),
    .input_B_d0(grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_d0),
    .in_A_TDATA(in_A_TDATA_int_regslice),
    .in_A_TREADY(grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_in_A_TREADY)
);

matrixmul_3_matrixmul_3_Pipeline_loop1_loop2 grp_matrixmul_3_Pipeline_loop1_loop2_fu_132(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_ap_start),
    .ap_done(grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_ap_done),
    .ap_idle(grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_ap_idle),
    .ap_ready(grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_ap_ready),
    .input_A_address0(grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_A_address0),
    .input_A_ce0(grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_A_ce0),
    .input_A_q0(input_A_q0),
    .input_A_1_address0(grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_A_1_address0),
    .input_A_1_ce0(grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_A_1_ce0),
    .input_A_1_q0(input_A_1_q0),
    .input_A_2_address0(grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_A_2_address0),
    .input_A_2_ce0(grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_A_2_ce0),
    .input_A_2_q0(input_A_2_q0),
    .input_A_3_address0(grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_A_3_address0),
    .input_A_3_ce0(grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_A_3_ce0),
    .input_A_3_q0(input_A_3_q0),
    .input_A_4_address0(grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_A_4_address0),
    .input_A_4_ce0(grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_A_4_ce0),
    .input_A_4_q0(input_A_4_q0),
    .input_A_5_address0(grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_A_5_address0),
    .input_A_5_ce0(grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_A_5_ce0),
    .input_A_5_q0(input_A_5_q0),
    .input_A_6_address0(grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_A_6_address0),
    .input_A_6_ce0(grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_A_6_ce0),
    .input_A_6_q0(input_A_6_q0),
    .input_A_7_address0(grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_A_7_address0),
    .input_A_7_ce0(grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_A_7_ce0),
    .input_A_7_q0(input_A_7_q0),
    .output_C_address0(grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_output_C_address0),
    .output_C_ce0(grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_output_C_ce0),
    .output_C_we0(grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_output_C_we0),
    .output_C_d0(grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_output_C_d0),
    .input_B_address0(grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_B_address0),
    .input_B_ce0(grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_B_ce0),
    .input_B_q0(input_B_q0),
    .input_B_1_address0(grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_B_1_address0),
    .input_B_1_ce0(grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_B_1_ce0),
    .input_B_1_q0(input_B_1_q0),
    .input_B_2_address0(grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_B_2_address0),
    .input_B_2_ce0(grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_B_2_ce0),
    .input_B_2_q0(input_B_2_q0),
    .input_B_3_address0(grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_B_3_address0),
    .input_B_3_ce0(grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_B_3_ce0),
    .input_B_3_q0(input_B_3_q0),
    .input_B_4_address0(grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_B_4_address0),
    .input_B_4_ce0(grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_B_4_ce0),
    .input_B_4_q0(input_B_4_q0),
    .input_B_5_address0(grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_B_5_address0),
    .input_B_5_ce0(grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_B_5_ce0),
    .input_B_5_q0(input_B_5_q0),
    .input_B_6_address0(grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_B_6_address0),
    .input_B_6_ce0(grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_B_6_ce0),
    .input_B_6_q0(input_B_6_q0),
    .input_B_7_address0(grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_B_7_address0),
    .input_B_7_ce0(grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_B_7_ce0),
    .input_B_7_q0(input_B_7_q0)
);

matrixmul_3_matrixmul_3_Pipeline_loop_output_C1_loop_output_C2 grp_matrixmul_3_Pipeline_loop_output_C1_loop_output_C2_fu_153(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_matrixmul_3_Pipeline_loop_output_C1_loop_output_C2_fu_153_ap_start),
    .ap_done(grp_matrixmul_3_Pipeline_loop_output_C1_loop_output_C2_fu_153_ap_done),
    .ap_idle(grp_matrixmul_3_Pipeline_loop_output_C1_loop_output_C2_fu_153_ap_idle),
    .ap_ready(grp_matrixmul_3_Pipeline_loop_output_C1_loop_output_C2_fu_153_ap_ready),
    .out_C_TREADY(grp_matrixmul_3_Pipeline_loop_output_C1_loop_output_C2_fu_153_out_C_TREADY),
    .output_C_address0(grp_matrixmul_3_Pipeline_loop_output_C1_loop_output_C2_fu_153_output_C_address0),
    .output_C_ce0(grp_matrixmul_3_Pipeline_loop_output_C1_loop_output_C2_fu_153_output_C_ce0),
    .output_C_q0(output_C_q0),
    .out_C_TDATA(grp_matrixmul_3_Pipeline_loop_output_C1_loop_output_C2_fu_153_out_C_TDATA),
    .out_C_TVALID(grp_matrixmul_3_Pipeline_loop_output_C1_loop_output_C2_fu_153_out_C_TVALID)
);

matrixmul_3_regslice_both #(
    .DataWidth( 64 ))
regslice_both_in_A_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_A_TDATA),
    .vld_in(in_A_TVALID),
    .ack_in(regslice_both_in_A_U_ack_in),
    .data_out(in_A_TDATA_int_regslice),
    .vld_out(in_A_TVALID_int_regslice),
    .ack_out(in_A_TREADY_int_regslice),
    .apdone_blk(regslice_both_in_A_U_apdone_blk)
);

matrixmul_3_regslice_both #(
    .DataWidth( 64 ))
regslice_both_out_C_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(out_C_TDATA_int_regslice),
    .vld_in(grp_matrixmul_3_Pipeline_loop_output_C1_loop_output_C2_fu_153_out_C_TVALID),
    .ack_in(out_C_TREADY_int_regslice),
    .data_out(out_C_TDATA),
    .vld_out(regslice_both_out_C_U_vld_out),
    .ack_out(out_C_TREADY),
    .apdone_blk(regslice_both_out_C_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_ap_start_reg <= 1'b1;
        end else if ((grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_ap_ready == 1'b1)) begin
            grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_ap_start_reg <= 1'b1;
        end else if ((grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_ap_ready == 1'b1)) begin
            grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_ap_start_reg <= 1'b1;
        end else if ((grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_ap_ready == 1'b1)) begin
            grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_matrixmul_3_Pipeline_loop_output_C1_loop_output_C2_fu_153_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            grp_matrixmul_3_Pipeline_loop_output_C1_loop_output_C2_fu_153_ap_start_reg <= 1'b1;
        end else if ((grp_matrixmul_3_Pipeline_loop_output_C1_loop_output_C2_fu_153_ap_ready == 1'b1)) begin
            grp_matrixmul_3_Pipeline_loop_output_C1_loop_output_C2_fu_153_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((grp_matrixmul_3_Pipeline_loop_output_C1_loop_output_C2_fu_153_out_C_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        out_C_TDATA_reg <= grp_matrixmul_3_Pipeline_loop_output_C1_loop_output_C2_fu_153_out_C_TDATA;
    end
end

always @ (*) begin
    if ((regslice_both_out_C_U_apdone_blk == 1'b1)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state1_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((grp_matrixmul_3_Pipeline_loop_output_C1_loop_output_C2_fu_153_ap_done == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        in_A_TREADY_int_regslice = grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_in_A_TREADY;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        in_A_TREADY_int_regslice = grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_in_A_TREADY;
    end else begin
        in_A_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_A_1_address0 = grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_A_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        input_A_1_address0 = grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_1_address0;
    end else begin
        input_A_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_A_1_ce0 = grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_A_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        input_A_1_ce0 = grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_1_ce0;
    end else begin
        input_A_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        input_A_1_we0 = grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_1_we0;
    end else begin
        input_A_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_A_2_address0 = grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_A_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        input_A_2_address0 = grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_2_address0;
    end else begin
        input_A_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_A_2_ce0 = grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_A_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        input_A_2_ce0 = grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_2_ce0;
    end else begin
        input_A_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        input_A_2_we0 = grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_2_we0;
    end else begin
        input_A_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_A_3_address0 = grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_A_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        input_A_3_address0 = grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_3_address0;
    end else begin
        input_A_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_A_3_ce0 = grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_A_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        input_A_3_ce0 = grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_3_ce0;
    end else begin
        input_A_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        input_A_3_we0 = grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_3_we0;
    end else begin
        input_A_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_A_4_address0 = grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_A_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        input_A_4_address0 = grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_4_address0;
    end else begin
        input_A_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_A_4_ce0 = grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_A_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        input_A_4_ce0 = grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_4_ce0;
    end else begin
        input_A_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        input_A_4_we0 = grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_4_we0;
    end else begin
        input_A_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_A_5_address0 = grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_A_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        input_A_5_address0 = grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_5_address0;
    end else begin
        input_A_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_A_5_ce0 = grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_A_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        input_A_5_ce0 = grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_5_ce0;
    end else begin
        input_A_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        input_A_5_we0 = grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_5_we0;
    end else begin
        input_A_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_A_6_address0 = grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_A_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        input_A_6_address0 = grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_6_address0;
    end else begin
        input_A_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_A_6_ce0 = grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_A_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        input_A_6_ce0 = grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_6_ce0;
    end else begin
        input_A_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        input_A_6_we0 = grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_6_we0;
    end else begin
        input_A_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_A_7_address0 = grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_A_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        input_A_7_address0 = grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_7_address0;
    end else begin
        input_A_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_A_7_ce0 = grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_A_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        input_A_7_ce0 = grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_7_ce0;
    end else begin
        input_A_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        input_A_7_we0 = grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_7_we0;
    end else begin
        input_A_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_A_address0 = grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_A_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        input_A_address0 = grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_address0;
    end else begin
        input_A_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_A_ce0 = grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_A_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        input_A_ce0 = grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_ce0;
    end else begin
        input_A_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        input_A_we0 = grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_input_A_we0;
    end else begin
        input_A_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_B_1_address0 = grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_B_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        input_B_1_address0 = grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_1_address0;
    end else begin
        input_B_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_B_1_ce0 = grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_B_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        input_B_1_ce0 = grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_1_ce0;
    end else begin
        input_B_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        input_B_1_we0 = grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_1_we0;
    end else begin
        input_B_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_B_2_address0 = grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_B_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        input_B_2_address0 = grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_2_address0;
    end else begin
        input_B_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_B_2_ce0 = grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_B_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        input_B_2_ce0 = grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_2_ce0;
    end else begin
        input_B_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        input_B_2_we0 = grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_2_we0;
    end else begin
        input_B_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_B_3_address0 = grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_B_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        input_B_3_address0 = grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_3_address0;
    end else begin
        input_B_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_B_3_ce0 = grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_B_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        input_B_3_ce0 = grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_3_ce0;
    end else begin
        input_B_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        input_B_3_we0 = grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_3_we0;
    end else begin
        input_B_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_B_4_address0 = grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_B_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        input_B_4_address0 = grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_4_address0;
    end else begin
        input_B_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_B_4_ce0 = grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_B_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        input_B_4_ce0 = grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_4_ce0;
    end else begin
        input_B_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        input_B_4_we0 = grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_4_we0;
    end else begin
        input_B_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_B_5_address0 = grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_B_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        input_B_5_address0 = grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_5_address0;
    end else begin
        input_B_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_B_5_ce0 = grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_B_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        input_B_5_ce0 = grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_5_ce0;
    end else begin
        input_B_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        input_B_5_we0 = grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_5_we0;
    end else begin
        input_B_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_B_6_address0 = grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_B_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        input_B_6_address0 = grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_6_address0;
    end else begin
        input_B_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_B_6_ce0 = grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_B_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        input_B_6_ce0 = grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_6_ce0;
    end else begin
        input_B_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        input_B_6_we0 = grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_6_we0;
    end else begin
        input_B_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_B_7_address0 = grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_B_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        input_B_7_address0 = grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_7_address0;
    end else begin
        input_B_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_B_7_ce0 = grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_B_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        input_B_7_ce0 = grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_7_ce0;
    end else begin
        input_B_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        input_B_7_we0 = grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_7_we0;
    end else begin
        input_B_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_B_address0 = grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_B_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        input_B_address0 = grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_address0;
    end else begin
        input_B_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_B_ce0 = grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_input_B_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        input_B_ce0 = grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_ce0;
    end else begin
        input_B_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        input_B_we0 = grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_input_B_we0;
    end else begin
        input_B_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_matrixmul_3_Pipeline_loop_output_C1_loop_output_C2_fu_153_out_C_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        out_C_TDATA_int_regslice = grp_matrixmul_3_Pipeline_loop_output_C1_loop_output_C2_fu_153_out_C_TDATA;
    end else begin
        out_C_TDATA_int_regslice = out_C_TDATA_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        output_C_address0 = grp_matrixmul_3_Pipeline_loop_output_C1_loop_output_C2_fu_153_output_C_address0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        output_C_address0 = grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_output_C_address0;
    end else begin
        output_C_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        output_C_ce0 = grp_matrixmul_3_Pipeline_loop_output_C1_loop_output_C2_fu_153_output_C_ce0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        output_C_ce0 = grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_output_C_ce0;
    end else begin
        output_C_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_C_we0 = grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_output_C_we0;
    end else begin
        output_C_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((grp_matrixmul_3_Pipeline_loop_output_C1_loop_output_C2_fu_153_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((regslice_both_out_C_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_ap_start = grp_matrixmul_3_Pipeline_loop1_loop2_fu_132_ap_start_reg;

assign grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_ap_start = grp_matrixmul_3_Pipeline_loop_input_A1_loop_input_A2_fu_104_ap_start_reg;

assign grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_ap_start = grp_matrixmul_3_Pipeline_loop_input_B1_loop_input_B2_fu_118_ap_start_reg;

assign grp_matrixmul_3_Pipeline_loop_output_C1_loop_output_C2_fu_153_ap_start = grp_matrixmul_3_Pipeline_loop_output_C1_loop_output_C2_fu_153_ap_start_reg;

assign grp_matrixmul_3_Pipeline_loop_output_C1_loop_output_C2_fu_153_out_C_TREADY = (out_C_TREADY_int_regslice & ap_CS_fsm_state9);

assign in_A_TREADY = regslice_both_in_A_U_ack_in;

assign out_C_TVALID = regslice_both_out_C_U_vld_out;


reg find_kernel_block = 0;
// synthesis translate_off
`include "matrixmul_3_hls_deadlock_kernel_monitor_top.vh"
// synthesis translate_on

endmodule //matrixmul_3

