<protocol>
	<sys_signals>
		<signal id="0" net_port="clk" size="1" kind="input" is_clock=""></signal>
		<signal id="1" net_port="rst" size="1" kind="input" is_reset=""></signal>
	</sys_signals>
	<actor>
		<sys_signals>
			<signal id="0" port="clk" size="1" net_port="clk"></signal>
			<signal id="1" port="rst" size="1" net_port="rst"></signal>
		</sys_signals>
		<comm_signals>
			<signal id="0" port="data" channel="data" size="variable" kind="input" dir="direct"></signal>
			<signal id="1" port="busy" channel="empty" size="1" kind="input" dir="direct"></signal>
			<signal id="2" port="vld" channel="read" size="1" kind="output" dir="reverse"></signal>	
			<signal id="3" port="data" channel="data" size="variable" kind="output" dir="direct"></signal>
			<signal id="4" port="busy" channel="full" size="1" kind="input" dir="reverse"></signal>
			<signal id="5" port="vld" channel="write" size="1" kind="output" dir="direct"></signal>
		</comm_signals>
	</actor>
	<predecessor>
		<name>my_fifo</name>
		<sys_signals>
			<signal id="0" port="clk" size="1" net_port="clk"></signal>
			<signal id="1" port="rst" size="1" net_port="rst"></signal>
		</sys_signals>
		<comm_parameters>
			<parameter id="1" name="depth" value="16"></parameter>
			<parameter id="2" name="size" value="variable"></parameter>
		</comm_parameters>
		<comm_signals>
			<signal id="0" port="din_data" channel="data" size="variable" kind="input" dir="direct"></signal>
			<signal id="5" port="din_vld" channel="write" size="1" kind="input" dir="direct"></signal>
			<signal id="4" port="din_busy" channel="full" size="1" kind="output" dir="reverse"></signal>
			<signal id="3" port="dout_data" channel="data" size="variable" kind="output" dir="direct"></signal>
			<signal id="2" port="dout_vld" channel="read" size="1" kind="output" dir="direct"></signal>
			<signal id="1" port="dout_busy" channel="empty" size="1" kind="input" dir="reverse"></signal>
		</comm_signals>
	</predecessor>
</protocol>
