<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p354" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_354{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_354{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_354{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_354{left:81px;bottom:979px;letter-spacing:-0.16px;}
#t5_354{left:138px;bottom:979px;letter-spacing:-0.16px;}
#t6_354{left:189px;bottom:979px;letter-spacing:-0.14px;}
#t7_354{left:435px;bottom:979px;letter-spacing:-0.13px;}
#t8_354{left:528px;bottom:979px;letter-spacing:-0.12px;}
#t9_354{left:710px;bottom:979px;}
#ta_354{left:715px;bottom:979px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tb_354{left:528px;bottom:962px;letter-spacing:-0.11px;}
#tc_354{left:685px;bottom:962px;}
#td_354{left:690px;bottom:962px;letter-spacing:-0.12px;}
#te_354{left:528px;bottom:941px;letter-spacing:-0.12px;}
#tf_354{left:81px;bottom:955px;letter-spacing:-0.17px;}
#tg_354{left:138px;bottom:955px;letter-spacing:-0.16px;}
#th_354{left:189px;bottom:955px;letter-spacing:-0.14px;}
#ti_354{left:435px;bottom:955px;letter-spacing:-0.13px;}
#tj_354{left:81px;bottom:930px;letter-spacing:-0.17px;}
#tk_354{left:138px;bottom:930px;letter-spacing:-0.16px;}
#tl_354{left:188px;bottom:930px;letter-spacing:-0.15px;}
#tm_354{left:435px;bottom:930px;letter-spacing:-0.13px;}
#tn_354{left:81px;bottom:906px;letter-spacing:-0.16px;}
#to_354{left:138px;bottom:906px;letter-spacing:-0.16px;}
#tp_354{left:189px;bottom:906px;letter-spacing:-0.14px;}
#tq_354{left:435px;bottom:906px;letter-spacing:-0.12px;}
#tr_354{left:81px;bottom:881px;letter-spacing:-0.16px;}
#ts_354{left:138px;bottom:881px;letter-spacing:-0.16px;}
#tt_354{left:189px;bottom:881px;letter-spacing:-0.14px;}
#tu_354{left:435px;bottom:881px;letter-spacing:-0.13px;}
#tv_354{left:528px;bottom:881px;letter-spacing:-0.12px;}
#tw_354{left:710px;bottom:881px;}
#tx_354{left:715px;bottom:881px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ty_354{left:528px;bottom:865px;letter-spacing:-0.11px;}
#tz_354{left:685px;bottom:864px;}
#t10_354{left:690px;bottom:865px;letter-spacing:-0.12px;}
#t11_354{left:528px;bottom:843px;letter-spacing:-0.12px;}
#t12_354{left:81px;bottom:857px;letter-spacing:-0.17px;}
#t13_354{left:138px;bottom:857px;letter-spacing:-0.16px;}
#t14_354{left:189px;bottom:857px;letter-spacing:-0.14px;}
#t15_354{left:435px;bottom:857px;letter-spacing:-0.13px;}
#t16_354{left:81px;bottom:833px;letter-spacing:-0.17px;}
#t17_354{left:138px;bottom:833px;letter-spacing:-0.16px;}
#t18_354{left:188px;bottom:833px;letter-spacing:-0.15px;}
#t19_354{left:435px;bottom:833px;letter-spacing:-0.13px;}
#t1a_354{left:81px;bottom:808px;letter-spacing:-0.16px;}
#t1b_354{left:138px;bottom:808px;letter-spacing:-0.16px;}
#t1c_354{left:189px;bottom:808px;letter-spacing:-0.14px;}
#t1d_354{left:435px;bottom:808px;letter-spacing:-0.12px;}
#t1e_354{left:81px;bottom:784px;letter-spacing:-0.16px;}
#t1f_354{left:138px;bottom:784px;letter-spacing:-0.16px;}
#t1g_354{left:189px;bottom:784px;letter-spacing:-0.14px;}
#t1h_354{left:435px;bottom:784px;letter-spacing:-0.13px;}
#t1i_354{left:528px;bottom:784px;letter-spacing:-0.12px;}
#t1j_354{left:710px;bottom:783px;}
#t1k_354{left:715px;bottom:784px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1l_354{left:528px;bottom:767px;letter-spacing:-0.11px;}
#t1m_354{left:685px;bottom:766px;}
#t1n_354{left:690px;bottom:767px;letter-spacing:-0.12px;}
#t1o_354{left:528px;bottom:745px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1p_354{left:81px;bottom:759px;letter-spacing:-0.16px;}
#t1q_354{left:138px;bottom:759px;letter-spacing:-0.16px;}
#t1r_354{left:189px;bottom:759px;letter-spacing:-0.15px;}
#t1s_354{left:435px;bottom:759px;letter-spacing:-0.12px;}
#t1t_354{left:81px;bottom:735px;letter-spacing:-0.14px;}
#t1u_354{left:138px;bottom:735px;letter-spacing:-0.16px;}
#t1v_354{left:189px;bottom:735px;letter-spacing:-0.15px;}
#t1w_354{left:435px;bottom:735px;letter-spacing:-0.13px;}
#t1x_354{left:81px;bottom:710px;letter-spacing:-0.16px;}
#t1y_354{left:138px;bottom:710px;letter-spacing:-0.16px;}
#t1z_354{left:189px;bottom:710px;letter-spacing:-0.14px;}
#t20_354{left:435px;bottom:710px;letter-spacing:-0.12px;}
#t21_354{left:81px;bottom:686px;letter-spacing:-0.16px;}
#t22_354{left:138px;bottom:686px;letter-spacing:-0.16px;}
#t23_354{left:189px;bottom:686px;letter-spacing:-0.14px;}
#t24_354{left:435px;bottom:686px;letter-spacing:-0.13px;}
#t25_354{left:528px;bottom:686px;letter-spacing:-0.12px;}
#t26_354{left:710px;bottom:685px;}
#t27_354{left:715px;bottom:686px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t28_354{left:528px;bottom:669px;letter-spacing:-0.11px;}
#t29_354{left:685px;bottom:668px;}
#t2a_354{left:690px;bottom:669px;letter-spacing:-0.12px;}
#t2b_354{left:528px;bottom:648px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t2c_354{left:81px;bottom:661px;letter-spacing:-0.17px;}
#t2d_354{left:138px;bottom:661px;letter-spacing:-0.16px;}
#t2e_354{left:189px;bottom:661px;letter-spacing:-0.15px;}
#t2f_354{left:435px;bottom:661px;letter-spacing:-0.13px;}
#t2g_354{left:81px;bottom:637px;letter-spacing:-0.16px;}
#t2h_354{left:138px;bottom:637px;letter-spacing:-0.16px;}
#t2i_354{left:189px;bottom:637px;letter-spacing:-0.15px;}
#t2j_354{left:435px;bottom:637px;letter-spacing:-0.13px;}
#t2k_354{left:81px;bottom:613px;letter-spacing:-0.16px;}
#t2l_354{left:138px;bottom:613px;letter-spacing:-0.16px;}
#t2m_354{left:189px;bottom:613px;letter-spacing:-0.14px;}
#t2n_354{left:435px;bottom:613px;letter-spacing:-0.12px;}
#t2o_354{left:81px;bottom:588px;letter-spacing:-0.16px;}
#t2p_354{left:138px;bottom:588px;letter-spacing:-0.16px;}
#t2q_354{left:189px;bottom:588px;letter-spacing:-0.14px;}
#t2r_354{left:435px;bottom:588px;letter-spacing:-0.13px;}
#t2s_354{left:528px;bottom:588px;letter-spacing:-0.12px;}
#t2t_354{left:710px;bottom:587px;}
#t2u_354{left:715px;bottom:588px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2v_354{left:528px;bottom:571px;letter-spacing:-0.11px;}
#t2w_354{left:685px;bottom:571px;}
#t2x_354{left:690px;bottom:571px;letter-spacing:-0.12px;}
#t2y_354{left:528px;bottom:550px;letter-spacing:-0.12px;}
#t2z_354{left:528px;bottom:533px;letter-spacing:-0.11px;}
#t30_354{left:81px;bottom:564px;letter-spacing:-0.16px;}
#t31_354{left:138px;bottom:564px;letter-spacing:-0.16px;}
#t32_354{left:189px;bottom:564px;letter-spacing:-0.15px;}
#t33_354{left:435px;bottom:564px;letter-spacing:-0.12px;}
#t34_354{left:81px;bottom:539px;letter-spacing:-0.16px;}
#t35_354{left:138px;bottom:539px;letter-spacing:-0.16px;}
#t36_354{left:189px;bottom:539px;letter-spacing:-0.15px;}
#t37_354{left:435px;bottom:539px;letter-spacing:-0.13px;}
#t38_354{left:81px;bottom:515px;letter-spacing:-0.16px;}
#t39_354{left:138px;bottom:515px;letter-spacing:-0.16px;}
#t3a_354{left:189px;bottom:515px;letter-spacing:-0.14px;}
#t3b_354{left:435px;bottom:515px;letter-spacing:-0.12px;}
#t3c_354{left:81px;bottom:487px;letter-spacing:-0.16px;}
#t3d_354{left:138px;bottom:487px;letter-spacing:-0.16px;}
#t3e_354{left:189px;bottom:487px;letter-spacing:-0.14px;}
#t3f_354{left:435px;bottom:487px;letter-spacing:-0.13px;}
#t3g_354{left:528px;bottom:487px;letter-spacing:-0.12px;}
#t3h_354{left:710px;bottom:487px;}
#t3i_354{left:715px;bottom:487px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3j_354{left:528px;bottom:470px;letter-spacing:-0.11px;}
#t3k_354{left:685px;bottom:470px;}
#t3l_354{left:690px;bottom:470px;letter-spacing:-0.12px;}
#t3m_354{left:528px;bottom:449px;letter-spacing:-0.12px;word-spacing:-0.17px;}
#t3n_354{left:528px;bottom:432px;letter-spacing:-0.12px;}
#t3o_354{left:81px;bottom:463px;letter-spacing:-0.16px;}
#t3p_354{left:138px;bottom:463px;letter-spacing:-0.16px;}
#t3q_354{left:189px;bottom:463px;letter-spacing:-0.15px;}
#t3r_354{left:435px;bottom:463px;letter-spacing:-0.12px;}
#t3s_354{left:81px;bottom:438px;letter-spacing:-0.16px;}
#t3t_354{left:138px;bottom:438px;letter-spacing:-0.16px;}
#t3u_354{left:189px;bottom:438px;letter-spacing:-0.15px;}
#t3v_354{left:435px;bottom:438px;letter-spacing:-0.13px;}
#t3w_354{left:81px;bottom:414px;letter-spacing:-0.16px;}
#t3x_354{left:138px;bottom:414px;letter-spacing:-0.16px;}
#t3y_354{left:189px;bottom:414px;letter-spacing:-0.14px;}
#t3z_354{left:435px;bottom:414px;letter-spacing:-0.12px;}
#t40_354{left:81px;bottom:386px;letter-spacing:-0.16px;}
#t41_354{left:138px;bottom:386px;letter-spacing:-0.16px;}
#t42_354{left:189px;bottom:386px;letter-spacing:-0.14px;}
#t43_354{left:435px;bottom:386px;letter-spacing:-0.13px;}
#t44_354{left:528px;bottom:386px;letter-spacing:-0.12px;}
#t45_354{left:710px;bottom:386px;}
#t46_354{left:715px;bottom:386px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t47_354{left:528px;bottom:370px;letter-spacing:-0.11px;}
#t48_354{left:685px;bottom:369px;}
#t49_354{left:690px;bottom:370px;letter-spacing:-0.12px;}
#t4a_354{left:528px;bottom:348px;letter-spacing:-0.12px;word-spacing:-0.17px;}
#t4b_354{left:528px;bottom:331px;letter-spacing:-0.12px;}
#t4c_354{left:81px;bottom:362px;letter-spacing:-0.16px;}
#t4d_354{left:138px;bottom:362px;letter-spacing:-0.16px;}
#t4e_354{left:189px;bottom:362px;letter-spacing:-0.15px;}
#t4f_354{left:435px;bottom:362px;letter-spacing:-0.12px;}
#t4g_354{left:81px;bottom:338px;letter-spacing:-0.14px;}
#t4h_354{left:138px;bottom:338px;letter-spacing:-0.16px;}
#t4i_354{left:189px;bottom:338px;letter-spacing:-0.15px;}
#t4j_354{left:435px;bottom:338px;letter-spacing:-0.13px;}
#t4k_354{left:81px;bottom:313px;letter-spacing:-0.16px;}
#t4l_354{left:138px;bottom:313px;letter-spacing:-0.16px;}
#t4m_354{left:189px;bottom:313px;letter-spacing:-0.14px;}
#t4n_354{left:435px;bottom:313px;letter-spacing:-0.12px;}
#t4o_354{left:81px;bottom:286px;letter-spacing:-0.16px;}
#t4p_354{left:138px;bottom:286px;letter-spacing:-0.16px;}
#t4q_354{left:189px;bottom:286px;letter-spacing:-0.14px;}
#t4r_354{left:435px;bottom:286px;letter-spacing:-0.13px;}
#t4s_354{left:528px;bottom:286px;letter-spacing:-0.12px;}
#t4t_354{left:710px;bottom:285px;}
#t4u_354{left:715px;bottom:286px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t4v_354{left:528px;bottom:269px;letter-spacing:-0.11px;}
#t4w_354{left:685px;bottom:268px;}
#t4x_354{left:690px;bottom:269px;letter-spacing:-0.12px;}
#t4y_354{left:528px;bottom:247px;letter-spacing:-0.12px;word-spacing:-0.17px;}
#t4z_354{left:528px;bottom:231px;letter-spacing:-0.12px;}
#t50_354{left:81px;bottom:261px;letter-spacing:-0.17px;}
#t51_354{left:138px;bottom:261px;letter-spacing:-0.16px;}
#t52_354{left:189px;bottom:261px;letter-spacing:-0.15px;}
#t53_354{left:435px;bottom:261px;letter-spacing:-0.13px;}
#t54_354{left:81px;bottom:237px;letter-spacing:-0.16px;}
#t55_354{left:138px;bottom:237px;letter-spacing:-0.16px;}
#t56_354{left:189px;bottom:237px;letter-spacing:-0.15px;}
#t57_354{left:435px;bottom:237px;letter-spacing:-0.13px;}
#t58_354{left:81px;bottom:212px;letter-spacing:-0.16px;}
#t59_354{left:138px;bottom:212px;letter-spacing:-0.16px;}
#t5a_354{left:189px;bottom:212px;letter-spacing:-0.14px;}
#t5b_354{left:435px;bottom:212px;letter-spacing:-0.12px;}
#t5c_354{left:122px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.06px;}
#t5d_354{left:207px;bottom:1086px;letter-spacing:0.13px;}
#t5e_354{left:271px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t5f_354{left:595px;bottom:1068px;letter-spacing:0.12px;}
#t5g_354{left:100px;bottom:1045px;letter-spacing:-0.12px;}
#t5h_354{left:101px;bottom:1028px;letter-spacing:-0.14px;}
#t5i_354{left:225px;bottom:1028px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t5j_354{left:244px;bottom:1011px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t5k_354{left:457px;bottom:1028px;letter-spacing:-0.16px;}
#t5l_354{left:641px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t5m_354{left:87px;bottom:1004px;letter-spacing:-0.18px;}
#t5n_354{left:143px;bottom:1004px;letter-spacing:-0.14px;}

.s1_354{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_354{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_354{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_354{font-size:15px;font-family:Arial-Bold_15a;color:#000;}
.s5_354{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s6_354{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts354" type="text/css" >

@font-face {
	font-family: Arial-Bold_15a;
	src: url("fonts/Arial-Bold_15a.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg354Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg354" style="-webkit-user-select: none;"><object width="935" height="1210" data="354/354.svg" type="image/svg+xml" id="pdf354" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_354" class="t s1_354">2-338 </span><span id="t2_354" class="t s1_354">Vol. 4 </span>
<span id="t3_354" class="t s2_354">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_354" class="t s3_354">420H </span><span id="t5_354" class="t s3_354">1056 </span><span id="t6_354" class="t s3_354">IA32_MC8_CTL </span><span id="t7_354" class="t s3_354">Package </span><span id="t8_354" class="t s3_354">See Section 16.3.2.1, “IA32_MC</span><span id="t9_354" class="t s4_354">i</span><span id="ta_354" class="t s3_354">_CTL MSRs,” through </span>
<span id="tb_354" class="t s3_354">Section 16.3.2.4, “IA32_MC</span><span id="tc_354" class="t s4_354">i</span><span id="td_354" class="t s3_354">_MISC MSRs.” </span>
<span id="te_354" class="t s3_354">Bank MC8 reports MC errors from the M2M 1. </span>
<span id="tf_354" class="t s3_354">421H </span><span id="tg_354" class="t s3_354">1057 </span><span id="th_354" class="t s3_354">IA32_MC8_STATUS </span><span id="ti_354" class="t s3_354">Package </span>
<span id="tj_354" class="t s3_354">422H </span><span id="tk_354" class="t s3_354">1058 </span><span id="tl_354" class="t s3_354">IA32_MC8_ADDR </span><span id="tm_354" class="t s3_354">Package </span>
<span id="tn_354" class="t s3_354">423H </span><span id="to_354" class="t s3_354">1059 </span><span id="tp_354" class="t s3_354">IA32_MC8_MISC </span><span id="tq_354" class="t s3_354">Package </span>
<span id="tr_354" class="t s3_354">424H </span><span id="ts_354" class="t s3_354">1060 </span><span id="tt_354" class="t s3_354">IA32_MC9_CTL </span><span id="tu_354" class="t s3_354">Package </span><span id="tv_354" class="t s3_354">See Section 16.3.2.1, “IA32_MC</span><span id="tw_354" class="t s4_354">i</span><span id="tx_354" class="t s3_354">_CTL MSRs,” through </span>
<span id="ty_354" class="t s3_354">Section 16.3.2.4, “IA32_MC</span><span id="tz_354" class="t s4_354">i</span><span id="t10_354" class="t s3_354">_MISC MSRs.” </span>
<span id="t11_354" class="t s3_354">Banks MC9 - MC11 report MC errors from the CHA </span>
<span id="t12_354" class="t s3_354">425H </span><span id="t13_354" class="t s3_354">1061 </span><span id="t14_354" class="t s3_354">IA32_MC9_STATUS </span><span id="t15_354" class="t s3_354">Package </span>
<span id="t16_354" class="t s3_354">426H </span><span id="t17_354" class="t s3_354">1062 </span><span id="t18_354" class="t s3_354">IA32_MC9_ADDR </span><span id="t19_354" class="t s3_354">Package </span>
<span id="t1a_354" class="t s3_354">427H </span><span id="t1b_354" class="t s3_354">1063 </span><span id="t1c_354" class="t s3_354">IA32_MC9_MISC </span><span id="t1d_354" class="t s3_354">Package </span>
<span id="t1e_354" class="t s3_354">428H </span><span id="t1f_354" class="t s3_354">1064 </span><span id="t1g_354" class="t s3_354">IA32_MC10_CTL </span><span id="t1h_354" class="t s3_354">Package </span><span id="t1i_354" class="t s3_354">See Section 16.3.2.1, “IA32_MC</span><span id="t1j_354" class="t s4_354">i</span><span id="t1k_354" class="t s3_354">_CTL MSRs,” through </span>
<span id="t1l_354" class="t s3_354">Section 16.3.2.4, “IA32_MC</span><span id="t1m_354" class="t s4_354">i</span><span id="t1n_354" class="t s3_354">_MISC MSRs.” </span>
<span id="t1o_354" class="t s3_354">Banks MC9 - MC11 report MC errors from the CHA. </span>
<span id="t1p_354" class="t s3_354">429H </span><span id="t1q_354" class="t s3_354">1065 </span><span id="t1r_354" class="t s3_354">IA32_MC10_STATUS </span><span id="t1s_354" class="t s3_354">Package </span>
<span id="t1t_354" class="t s3_354">42AH </span><span id="t1u_354" class="t s3_354">1066 </span><span id="t1v_354" class="t s3_354">IA32_MC10_ADDR </span><span id="t1w_354" class="t s3_354">Package </span>
<span id="t1x_354" class="t s3_354">42BH </span><span id="t1y_354" class="t s3_354">1067 </span><span id="t1z_354" class="t s3_354">IA32_MC10_MISC </span><span id="t20_354" class="t s3_354">Package </span>
<span id="t21_354" class="t s3_354">42CH </span><span id="t22_354" class="t s3_354">1068 </span><span id="t23_354" class="t s3_354">IA32_MC11_CTL </span><span id="t24_354" class="t s3_354">Package </span><span id="t25_354" class="t s3_354">See Section 16.3.2.1, “IA32_MC</span><span id="t26_354" class="t s4_354">i</span><span id="t27_354" class="t s3_354">_CTL MSRs,” through </span>
<span id="t28_354" class="t s3_354">Section 16.3.2.4, “IA32_MC</span><span id="t29_354" class="t s4_354">i</span><span id="t2a_354" class="t s3_354">_MISC MSRs.” </span>
<span id="t2b_354" class="t s3_354">Banks MC9 - MC11 report MC errors from the CHA. </span>
<span id="t2c_354" class="t s3_354">42DH </span><span id="t2d_354" class="t s3_354">1069 </span><span id="t2e_354" class="t s3_354">IA32_MC11_STATUS </span><span id="t2f_354" class="t s3_354">Package </span>
<span id="t2g_354" class="t s3_354">42EH </span><span id="t2h_354" class="t s3_354">1070 </span><span id="t2i_354" class="t s3_354">IA32_MC11_ADDR </span><span id="t2j_354" class="t s3_354">Package </span>
<span id="t2k_354" class="t s3_354">42FH </span><span id="t2l_354" class="t s3_354">1071 </span><span id="t2m_354" class="t s3_354">IA32_MC11_MISC </span><span id="t2n_354" class="t s3_354">Package </span>
<span id="t2o_354" class="t s3_354">430H </span><span id="t2p_354" class="t s3_354">1072 </span><span id="t2q_354" class="t s3_354">IA32_MC12_CTL </span><span id="t2r_354" class="t s3_354">Package </span><span id="t2s_354" class="t s3_354">See Section 16.3.2.1, “IA32_MC</span><span id="t2t_354" class="t s4_354">i</span><span id="t2u_354" class="t s3_354">_CTL MSRs,” through </span>
<span id="t2v_354" class="t s3_354">Section 16.3.2.4, “IA32_MC</span><span id="t2w_354" class="t s4_354">i</span><span id="t2x_354" class="t s3_354">_MISC MSRs.” </span>
<span id="t2y_354" class="t s3_354">Banks MC12 report MC errors from each channel of a </span>
<span id="t2z_354" class="t s3_354">link interconnect module. </span>
<span id="t30_354" class="t s3_354">431H </span><span id="t31_354" class="t s3_354">1073 </span><span id="t32_354" class="t s3_354">IA32_MC12_STATUS </span><span id="t33_354" class="t s3_354">Package </span>
<span id="t34_354" class="t s3_354">432H </span><span id="t35_354" class="t s3_354">1074 </span><span id="t36_354" class="t s3_354">IA32_MC12_ADDR </span><span id="t37_354" class="t s3_354">Package </span>
<span id="t38_354" class="t s3_354">433H </span><span id="t39_354" class="t s3_354">1075 </span><span id="t3a_354" class="t s3_354">IA32_MC12_MISC </span><span id="t3b_354" class="t s3_354">Package </span>
<span id="t3c_354" class="t s3_354">434H </span><span id="t3d_354" class="t s3_354">1076 </span><span id="t3e_354" class="t s3_354">IA32_MC13_CTL </span><span id="t3f_354" class="t s3_354">Package </span><span id="t3g_354" class="t s3_354">See Section 16.3.2.1, “IA32_MC</span><span id="t3h_354" class="t s4_354">i</span><span id="t3i_354" class="t s3_354">_CTL MSRs,” through </span>
<span id="t3j_354" class="t s3_354">Section 16.3.2.4, “IA32_MC</span><span id="t3k_354" class="t s4_354">i</span><span id="t3l_354" class="t s3_354">_MISC MSRs.” </span>
<span id="t3m_354" class="t s3_354">Banks MC13 through MC 18 report MC errors from the </span>
<span id="t3n_354" class="t s3_354">integrated memory controllers. </span>
<span id="t3o_354" class="t s3_354">435H </span><span id="t3p_354" class="t s3_354">1077 </span><span id="t3q_354" class="t s3_354">IA32_MC13_STATUS </span><span id="t3r_354" class="t s3_354">Package </span>
<span id="t3s_354" class="t s3_354">436H </span><span id="t3t_354" class="t s3_354">1078 </span><span id="t3u_354" class="t s3_354">IA32_MC13_ADDR </span><span id="t3v_354" class="t s3_354">Package </span>
<span id="t3w_354" class="t s3_354">437H </span><span id="t3x_354" class="t s3_354">1079 </span><span id="t3y_354" class="t s3_354">IA32_MC13_MISC </span><span id="t3z_354" class="t s3_354">Package </span>
<span id="t40_354" class="t s3_354">438H </span><span id="t41_354" class="t s3_354">1080 </span><span id="t42_354" class="t s3_354">IA32_MC14_CTL </span><span id="t43_354" class="t s3_354">Package </span><span id="t44_354" class="t s3_354">See Section 16.3.2.1, “IA32_MC</span><span id="t45_354" class="t s4_354">i</span><span id="t46_354" class="t s3_354">_CTL MSRs,” through </span>
<span id="t47_354" class="t s3_354">Section 16.3.2.4, “IA32_MC</span><span id="t48_354" class="t s4_354">i</span><span id="t49_354" class="t s3_354">_MISC MSRs.” </span>
<span id="t4a_354" class="t s3_354">Banks MC13 through MC 18 report MC errors from the </span>
<span id="t4b_354" class="t s3_354">integrated memory controllers. </span>
<span id="t4c_354" class="t s3_354">439H </span><span id="t4d_354" class="t s3_354">1081 </span><span id="t4e_354" class="t s3_354">IA32_MC14_STATUS </span><span id="t4f_354" class="t s3_354">Package </span>
<span id="t4g_354" class="t s3_354">43AH </span><span id="t4h_354" class="t s3_354">1082 </span><span id="t4i_354" class="t s3_354">IA32_MC14_ADDR </span><span id="t4j_354" class="t s3_354">Package </span>
<span id="t4k_354" class="t s3_354">43BH </span><span id="t4l_354" class="t s3_354">1083 </span><span id="t4m_354" class="t s3_354">IA32_MC14_MISC </span><span id="t4n_354" class="t s3_354">Package </span>
<span id="t4o_354" class="t s3_354">43CH </span><span id="t4p_354" class="t s3_354">1084 </span><span id="t4q_354" class="t s3_354">IA32_MC15_CTL </span><span id="t4r_354" class="t s3_354">Package </span><span id="t4s_354" class="t s3_354">See Section 16.3.2.1, “IA32_MC</span><span id="t4t_354" class="t s4_354">i</span><span id="t4u_354" class="t s3_354">_CTL MSRs,” through </span>
<span id="t4v_354" class="t s3_354">Section 16.3.2.4, “IA32_MC</span><span id="t4w_354" class="t s4_354">i</span><span id="t4x_354" class="t s3_354">_MISC MSRs.” </span>
<span id="t4y_354" class="t s3_354">Banks MC13 through MC 18 report MC errors from the </span>
<span id="t4z_354" class="t s3_354">integrated memory controllers. </span>
<span id="t50_354" class="t s3_354">43DH </span><span id="t51_354" class="t s3_354">1085 </span><span id="t52_354" class="t s3_354">IA32_MC15_STATUS </span><span id="t53_354" class="t s3_354">Package </span>
<span id="t54_354" class="t s3_354">43EH </span><span id="t55_354" class="t s3_354">1086 </span><span id="t56_354" class="t s3_354">IA32_MC15_ADDR </span><span id="t57_354" class="t s3_354">Package </span>
<span id="t58_354" class="t s3_354">43FH </span><span id="t59_354" class="t s3_354">1087 </span><span id="t5a_354" class="t s3_354">IA32_MC15_MISC </span><span id="t5b_354" class="t s3_354">Package </span>
<span id="t5c_354" class="t s5_354">Table 2-50. </span><span id="t5d_354" class="t s5_354">MSRs Supported by the Intel® Xeon® Scalable Processor Family with a CPUID Signature </span>
<span id="t5e_354" class="t s5_354">DisplayFamily_DisplayModel Value of 06_55H </span><span id="t5f_354" class="t s5_354">(Contd.) </span>
<span id="t5g_354" class="t s6_354">Register </span>
<span id="t5h_354" class="t s6_354">Address </span><span id="t5i_354" class="t s6_354">Register Name / Bit Fields </span>
<span id="t5j_354" class="t s6_354">(Former MSR Name) </span>
<span id="t5k_354" class="t s6_354">Scope </span><span id="t5l_354" class="t s6_354">Bit Description </span>
<span id="t5m_354" class="t s6_354">Hex </span><span id="t5n_354" class="t s6_354">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
