Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Mar 20 21:21:01 2021
| Host         : Artak-New running 64-bit major release  (build 9200)
| Command      : report_methodology -file Mars_AX3_PM3_methodology_drc_routed.rpt -pb Mars_AX3_PM3_methodology_drc_routed.pb -rpx Mars_AX3_PM3_methodology_drc_routed.rpx
| Design       : Mars_AX3_PM3
| Device       : xc7a100tcsg324-2
| Speed File   : -2
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 64
+-----------+------------------+-------------------------------------------------------------------+------------+
| Rule      | Severity         | Description                                                       | Violations |
+-----------+------------------+-------------------------------------------------------------------+------------+
| TIMING-4  | Critical Warning | Invalid primary clock redefinition on a clock tree                | 1          |
| TIMING-27 | Critical Warning | Invalid primary clock on hierarchical pin                         | 1          |
| LUTAR-1   | Warning          | LUT drives async reset alert                                      | 8          |
| PDRC-190  | Warning          | Suboptimally placed synchronized register chain                   | 25         |
| TIMING-9  | Warning          | Unknown CDC Logic                                                 | 1          |
| TIMING-18 | Warning          | Missing input or output delay                                     | 1          |
| TIMING-47 | Warning          | False path or asynchronous clock group between synchronous clocks | 8          |
| XDCB-5    | Warning          | Runtime inefficient way to find pin objects                       | 1          |
| XDCC-2    | Warning          | Scoped Non-Timing constraint/property overwritten                 | 2          |
| REQP-1959 | Advisory         | connects_SERDES_RST_driver_not_FF                                 | 16         |
+-----------+------------------+-------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-4#1 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock Mars_AX3_i/Ethernet/clk_wiz/inst/clk_in1 is defined downstream of clock Clk100 and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-27#1 Critical Warning
Invalid primary clock on hierarchical pin  
A primary clock Mars_AX3_i/Ethernet/clk_wiz/inst/clk_in1 is created on an inappropriate internal pin Mars_AX3_i/Ethernet/clk_wiz/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell Mars_AX3_i/CPU/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.execute_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Mars_AX3_i/CPU/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell Mars_AX3_i/CPU/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Mars_AX3_i/CPU/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell Mars_AX3_i/Ethernet/axi_ethernet/U0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/RESET2TEMACn_INST_0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Mars_AX3_i/Ethernet/axi_ethernet/U0/mac/U0/tri_mode_ethernet_mac_i/bd_a7e0_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst0_reg/CLR,
Mars_AX3_i/Ethernet/axi_ethernet/U0/mac/U0/tri_mode_ethernet_mac_i/bd_a7e0_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst1_reg/CLR,
Mars_AX3_i/Ethernet/axi_ethernet/U0/mac/U0/tri_mode_ethernet_mac_i/bd_a7e0_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst2_reg/CLR,
Mars_AX3_i/Ethernet/axi_ethernet/U0/mac/U0/tri_mode_ethernet_mac_i/bd_a7e0_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst3_reg/CLR,
Mars_AX3_i/Ethernet/axi_ethernet/U0/mac/U0/tri_mode_ethernet_mac_i/bd_a7e0_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst4_reg/CLR,
Mars_AX3_i/Ethernet/axi_ethernet/U0/mac/U0/tri_mode_ethernet_mac_i/bd_a7e0_mac_0_core/sync_glbl_rstn_rx_clk/async_rst0_reg/CLR,
Mars_AX3_i/Ethernet/axi_ethernet/U0/mac/U0/tri_mode_ethernet_mac_i/bd_a7e0_mac_0_core/sync_glbl_rstn_rx_clk/async_rst1_reg/CLR,
Mars_AX3_i/Ethernet/axi_ethernet/U0/mac/U0/tri_mode_ethernet_mac_i/bd_a7e0_mac_0_core/sync_glbl_rstn_rx_clk/async_rst2_reg/CLR,
Mars_AX3_i/Ethernet/axi_ethernet/U0/mac/U0/tri_mode_ethernet_mac_i/bd_a7e0_mac_0_core/sync_glbl_rstn_rx_clk/async_rst3_reg/CLR,
Mars_AX3_i/Ethernet/axi_ethernet/U0/mac/U0/tri_mode_ethernet_mac_i/bd_a7e0_mac_0_core/sync_glbl_rstn_rx_clk/async_rst4_reg/CLR,
Mars_AX3_i/Ethernet/axi_ethernet/U0/mac/U0/tri_mode_ethernet_mac_i/bd_a7e0_mac_0_core/sync_glbl_rstn_tx_clk/async_rst0_reg/CLR,
Mars_AX3_i/Ethernet/axi_ethernet/U0/mac/U0/tri_mode_ethernet_mac_i/bd_a7e0_mac_0_core/sync_glbl_rstn_tx_clk/async_rst1_reg/CLR,
Mars_AX3_i/Ethernet/axi_ethernet/U0/mac/U0/tri_mode_ethernet_mac_i/bd_a7e0_mac_0_core/sync_glbl_rstn_tx_clk/async_rst2_reg/CLR,
Mars_AX3_i/Ethernet/axi_ethernet/U0/mac/U0/tri_mode_ethernet_mac_i/bd_a7e0_mac_0_core/sync_glbl_rstn_tx_clk/async_rst3_reg/CLR,
Mars_AX3_i/Ethernet/axi_ethernet/U0/mac/U0/tri_mode_ethernet_mac_i/bd_a7e0_mac_0_core/sync_glbl_rstn_tx_clk/async_rst4_reg/CLR (the first 15 of 30 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell Mars_AX3_i/Ethernet/axi_ethernet/U0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/RESET2PCSPMA_INST_0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Mars_AX3_i/Ethernet/axi_ethernet/U0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/async_rst0_reg/PRE,
Mars_AX3_i/Ethernet/axi_ethernet/U0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/async_rst1_reg/PRE,
Mars_AX3_i/Ethernet/axi_ethernet/U0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/async_rst2_reg/PRE,
Mars_AX3_i/Ethernet/axi_ethernet/U0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/async_rst3_reg/PRE,
Mars_AX3_i/Ethernet/axi_ethernet/U0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/async_rst4_reg/PRE,
Mars_AX3_i/Ethernet/axi_ethernet/U0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst0_reg/PRE,
Mars_AX3_i/Ethernet/axi_ethernet/U0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst1_reg/PRE,
Mars_AX3_i/Ethernet/axi_ethernet/U0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst2_reg/PRE,
Mars_AX3_i/Ethernet/axi_ethernet/U0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst3_reg/PRE,
Mars_AX3_i/Ethernet/axi_ethernet/U0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst4_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell Mars_AX3_i/Ethernet/axi_ethernet/U0/mac/U0/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Mars_AX3_i/Ethernet/axi_ethernet/U0/mac/U0/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync0/PRE,
Mars_AX3_i/Ethernet/axi_ethernet/U0/mac/U0/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync1/PRE,
Mars_AX3_i/Ethernet/axi_ethernet/U0/mac/U0/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync2/PRE,
Mars_AX3_i/Ethernet/axi_ethernet/U0/mac/U0/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync3/PRE,
Mars_AX3_i/Ethernet/axi_ethernet/U0/mac/U0/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync4/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell Mars_AX3_i/Ethernet/axi_ethernet/U0/mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Mars_AX3_i/Ethernet/axi_ethernet/U0/mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync0/PRE,
Mars_AX3_i/Ethernet/axi_ethernet/U0/mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/PRE,
Mars_AX3_i/Ethernet/axi_ethernet/U0/mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2/PRE,
Mars_AX3_i/Ethernet/axi_ethernet/U0/mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync3/PRE,
Mars_AX3_i/Ethernet/axi_ethernet/U0/mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg/PRE,
Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/PRE,
Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0/PRE,
Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1/PRE,
Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10/PRE,
Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11/PRE,
Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12/PRE,
Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13/PRE,
Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14/PRE,
Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15/PRE,
Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16/PRE,
Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17/PRE,
Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18/PRE,
Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2/PRE,
Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3/PRE (the first 15 of 33 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell Mars_AX3_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/XADC_INST_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Mars_AX3_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/temperature_update_inst/FSM_onehot_state_reg[1]/CLR,
Mars_AX3_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/temperature_update_inst/FSM_onehot_state_reg[2]/CLR,
Mars_AX3_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/temperature_update_inst/FSM_onehot_state_reg[3]/CLR,
Mars_AX3_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/temperature_update_inst/busy_o_reg/CLR,
Mars_AX3_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/temperature_update_inst/den_o_reg/CLR,
Mars_AX3_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/temperature_update_inst/temp_out_reg[0]/CLR,
Mars_AX3_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/temperature_update_inst/temp_out_reg[10]/CLR,
Mars_AX3_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/temperature_update_inst/temp_out_reg[11]/CLR,
Mars_AX3_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/temperature_update_inst/temp_out_reg[1]/CLR,
Mars_AX3_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/temperature_update_inst/temp_out_reg[2]/CLR,
Mars_AX3_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/temperature_update_inst/temp_out_reg[3]/CLR,
Mars_AX3_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/temperature_update_inst/temp_out_reg[4]/CLR,
Mars_AX3_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/temperature_update_inst/temp_out_reg[5]/CLR,
Mars_AX3_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/temperature_update_inst/temp_out_reg[6]/CLR,
Mars_AX3_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/temperature_update_inst/temp_out_reg[7]/CLR (the first 15 of 118 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell Mars_AX3_i/Ethernet/axi_ethernet/U0/mac/U0/tri_mode_ethernet_mac_i/bd_a7e0_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/sync_rst0_reg in site SLICE_X53Y103 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell Mars_AX3_i/Ethernet/axi_ethernet/U0/mac/U0/tri_mode_ethernet_mac_i/bd_a7e0_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDRE cell Mars_AX3_i/Ethernet/axi_ethernet/U0/mac/U0/tri_mode_ethernet_mac_i/bd_a7e0_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/sync_rst0_reg in site SLICE_X51Y103 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell Mars_AX3_i/Ethernet/axi_ethernet/U0/mac/U0/tri_mode_ethernet_mac_i/bd_a7e0_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDRE cell Mars_AX3_i/Ethernet/axi_ethernet/U0/mac/U0/tri_mode_ethernet_mac_i/bd_a7e0_mac_0_core/stats_block.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/sync_rst0_reg in site SLICE_X41Y96 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell Mars_AX3_i/Ethernet/axi_ethernet/U0/mac/U0/tri_mode_ethernet_mac_i/bd_a7e0_mac_0_core/stats_block.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDRE cell Mars_AX3_i/Ethernet/axi_ethernet/U0/mac/U0/tri_mode_ethernet_mac_i/bd_a7e0_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/sync_rst0_reg in site SLICE_X39Y95 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell Mars_AX3_i/Ethernet/axi_ethernet/U0/mac/U0/tri_mode_ethernet_mac_i/bd_a7e0_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDRE cell Mars_AX3_i/Ethernet/axi_ethernet/U0/mac/U0/tri_mode_ethernet_mac_i/bd_a7e0_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/sync_rst0_reg in site SLICE_X34Y98 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell Mars_AX3_i/Ethernet/axi_ethernet/U0/mac/U0/tri_mode_ethernet_mac_i/bd_a7e0_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDRE cell Mars_AX3_i/Ethernet/axi_ethernet/U0/mac/U0/tri_mode_ethernet_mac_i/bd_a7e0_mac_0_core/stats_block.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/sync_rst0_reg in site SLICE_X45Y101 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell Mars_AX3_i/Ethernet/axi_ethernet/U0/mac/U0/tri_mode_ethernet_mac_i/bd_a7e0_mac_0_core/stats_block.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell Mars_AX3_i/Ethernet/axi_ethernet/U0/mac/U0/tri_mode_ethernet_mac_i/bd_a7e0_mac_0_core/sync_axi_rx_rstn_rx_clk/sync_rst0_reg in site SLICE_X49Y92 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell Mars_AX3_i/Ethernet/axi_ethernet/U0/mac/U0/tri_mode_ethernet_mac_i/bd_a7e0_mac_0_core/sync_axi_rx_rstn_rx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDRE cell Mars_AX3_i/Ethernet/axi_ethernet/U0/mac/U0/tri_mode_ethernet_mac_i/bd_a7e0_mac_0_core/sync_glbl_rstn_rx_clk/sync_rst0_reg in site SLICE_X48Y92 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell Mars_AX3_i/Ethernet/axi_ethernet/U0/mac/U0/tri_mode_ethernet_mac_i/bd_a7e0_mac_0_core/sync_glbl_rstn_rx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDRE cell Mars_AX3_i/Ethernet/axi_ethernet/U0/mac/U0/tri_mode_ethernet_mac_i/bd_a7e0_mac_0_core/sync_glbl_rstn_tx_clk/sync_rst0_reg in site SLICE_X11Y80 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell Mars_AX3_i/Ethernet/axi_ethernet/U0/mac/U0/tri_mode_ethernet_mac_i/bd_a7e0_mac_0_core/sync_glbl_rstn_tx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDRE cell Mars_AX3_i/Ethernet/axi_ethernet/U0/mac/U0/tri_mode_ethernet_mac_i/bd_a7e0_mac_0_core/sync_int_rx_rst_mgmt_rx_clk/sync_rst0_reg in site SLICE_X51Y93 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell Mars_AX3_i/Ethernet/axi_ethernet/U0/mac/U0/tri_mode_ethernet_mac_i/bd_a7e0_mac_0_core/sync_int_rx_rst_mgmt_rx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#11 Warning
Suboptimally placed synchronized register chain  
The FDRE cell Mars_AX3_i/Ethernet/axi_ethernet/U0/mac/U0/tri_mode_ethernet_mac_i/bd_a7e0_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/sync_rst0_reg in site SLICE_X57Y88 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell Mars_AX3_i/Ethernet/axi_ethernet/U0/mac/U0/tri_mode_ethernet_mac_i/bd_a7e0_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#12 Warning
Suboptimally placed synchronized register chain  
The FDRE cell Mars_AX3_i/Ethernet/axi_ethernet/U0/mac/U0/tri_mode_ethernet_mac_i/bd_a7e0_mac_0_core/sync_stats_reset/sync_rst0_reg in site SLICE_X30Y81 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell Mars_AX3_i/Ethernet/axi_ethernet/U0/mac/U0/tri_mode_ethernet_mac_i/bd_a7e0_mac_0_core/sync_stats_reset/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#13 Warning
Suboptimally placed synchronized register chain  
The FDRE cell Mars_AX3_i/Ethernet/axi_ethernet/U0/mac/U0/tri_mode_ethernet_mac_i/bd_a7e0_mac_0_core/sync_tx_axi_rstn_tx_clk/sync_rst0_reg in site SLICE_X13Y80 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell Mars_AX3_i/Ethernet/axi_ethernet/U0/mac/U0/tri_mode_ethernet_mac_i/bd_a7e0_mac_0_core/sync_tx_axi_rstn_tx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#14 Warning
Suboptimally placed synchronized register chain  
The FDRE cell Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[0] in site SLICE_X34Y141 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#15 Warning
Suboptimally placed synchronized register chain  
The FDRE cell Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[10] in site SLICE_X32Y141 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[10] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#16 Warning
Suboptimally placed synchronized register chain  
The FDRE cell Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11] in site SLICE_X30Y140 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#17 Warning
Suboptimally placed synchronized register chain  
The FDRE cell Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[1] in site SLICE_X33Y141 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#18 Warning
Suboptimally placed synchronized register chain  
The FDRE cell Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[2] in site SLICE_X32Y143 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#19 Warning
Suboptimally placed synchronized register chain  
The FDRE cell Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[3] in site SLICE_X29Y141 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#20 Warning
Suboptimally placed synchronized register chain  
The FDRE cell Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[4] in site SLICE_X32Y139 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[4] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#21 Warning
Suboptimally placed synchronized register chain  
The FDRE cell Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[5] in site SLICE_X31Y142 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[5] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#22 Warning
Suboptimally placed synchronized register chain  
The FDRE cell Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[6] in site SLICE_X31Y144 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[6] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#23 Warning
Suboptimally placed synchronized register chain  
The FDRE cell Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[7] in site SLICE_X28Y141 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[7] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#24 Warning
Suboptimally placed synchronized register chain  
The FDRE cell Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[8] in site SLICE_X31Y139 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[8] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#25 Warning
Suboptimally placed synchronized register chain  
The FDRE cell Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[9] in site SLICE_X30Y143 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[9] is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on Rst_N relative to clock(s) Clk50_DDR
Related violations: <none>

TIMING-47#1 Warning
False path or asynchronous clock group between synchronous clocks  
A False Path timing constraint is set between synchronous clocks Mars_AX3_i/Ethernet/axi_ethernet/U0/mac/U0_rgmii_rx_clk and ETH_RXC (see constraint position 85 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via set_false_path or set_clock_groups may result in failure in hardware.
Related violations: <none>

TIMING-47#2 Warning
False path or asynchronous clock group between synchronous clocks  
A False Path timing constraint is set between synchronous clocks Mars_AX3_i/Ethernet/axi_ethernet/U0/mac/U0_rgmii_rx_clk and ETH_RXC (see constraint position 86 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via set_false_path or set_clock_groups may result in failure in hardware.
Related violations: <none>

TIMING-47#3 Warning
False path or asynchronous clock group between synchronous clocks  
A False Path timing constraint is set between synchronous clocks Mars_AX3_i/Ethernet/axi_ethernet/U0/mac/U0_rgmii_rx_clk and ETH_RXC (see constraint position 87 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via set_false_path or set_clock_groups may result in failure in hardware.
Related violations: <none>

TIMING-47#4 Warning
False path or asynchronous clock group between synchronous clocks  
A False Path timing constraint is set between synchronous clocks Mars_AX3_i/Ethernet/axi_ethernet/U0/mac/U0_rgmii_rx_clk and ETH_RXC (see constraint position 88 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via set_false_path or set_clock_groups may result in failure in hardware.
Related violations: <none>

TIMING-47#5 Warning
False path or asynchronous clock group between synchronous clocks  
A False Path timing constraint is set between synchronous clocks clkout0 and Mars_AX3_i/Ethernet/axi_ethernet/U0/mac/U0_rgmii_tx_clk (see constraint position 92 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via set_false_path or set_clock_groups may result in failure in hardware.
Related violations: <none>

TIMING-47#6 Warning
False path or asynchronous clock group between synchronous clocks  
A False Path timing constraint is set between synchronous clocks clkout0 and Mars_AX3_i/Ethernet/axi_ethernet/U0/mac/U0_rgmii_tx_clk (see constraint position 93 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via set_false_path or set_clock_groups may result in failure in hardware.
Related violations: <none>

TIMING-47#7 Warning
False path or asynchronous clock group between synchronous clocks  
A False Path timing constraint is set between synchronous clocks clkout0 and Mars_AX3_i/Ethernet/axi_ethernet/U0/mac/U0_rgmii_tx_clk (see constraint position 94 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via set_false_path or set_clock_groups may result in failure in hardware.
Related violations: <none>

TIMING-47#8 Warning
False path or asynchronous clock group between synchronous clocks  
A False Path timing constraint is set between synchronous clocks clkout0 and Mars_AX3_i/Ethernet/axi_ethernet/U0/mac/U0_rgmii_tx_clk (see constraint position 95 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via set_false_path or set_clock_groups may result in failure in hardware.
Related violations: <none>

XDCB-5#1 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hier -include_replicated_objects -filter {NAME =~ *temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[*]/D}]' of constraint 'set_max_delay' uses inefficient query to find pin objects (see constraint position '20' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/user_design/constraints/Mars_AX3_SDRAM_0.xdc (Line: 365)
Related violations: <none>

XDCC-2#1 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on Clk50_DDR overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: F:/GitHub/Mars_AX3_PM3_Reference_Design/src/Mars_AX3_PM3.tcl (Line: 144)
Previous Source: f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/user_design/constraints/Mars_AX3_SDRAM_0.xdc (Line: 270)
Related violations: <none>

XDCC-2#2 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on DDR3_RESET_N overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: F:/GitHub/Mars_AX3_PM3_Reference_Design/src/Mars_AX3_PM3.tcl (Line: 194)
Previous Source: f:/GitHub/Mars_AX3_PM3_Reference_Design/Vivado/MA-AX3-100-2I-D8/Mars_AX3_PM3.srcs/sources_1/bd/Mars_AX3/ip/Mars_AX3_SDRAM_0/Mars_AX3_SDRAM_0/user_design/constraints/Mars_AX3_SDRAM_0.xdc (Line: 246)
Related violations: <none>

REQP-1959#1 Advisory
connects_SERDES_RST_driver_not_FF  
Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#2 Advisory
connects_SERDES_RST_driver_not_FF  
Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#3 Advisory
connects_SERDES_RST_driver_not_FF  
Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#4 Advisory
connects_SERDES_RST_driver_not_FF  
Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#5 Advisory
connects_SERDES_RST_driver_not_FF  
Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#6 Advisory
connects_SERDES_RST_driver_not_FF  
Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#7 Advisory
connects_SERDES_RST_driver_not_FF  
Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#8 Advisory
connects_SERDES_RST_driver_not_FF  
Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#9 Advisory
connects_SERDES_RST_driver_not_FF  
Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#10 Advisory
connects_SERDES_RST_driver_not_FF  
Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#11 Advisory
connects_SERDES_RST_driver_not_FF  
Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#12 Advisory
connects_SERDES_RST_driver_not_FF  
Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#13 Advisory
connects_SERDES_RST_driver_not_FF  
Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#14 Advisory
connects_SERDES_RST_driver_not_FF  
Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#15 Advisory
connects_SERDES_RST_driver_not_FF  
Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#16 Advisory
connects_SERDES_RST_driver_not_FF  
Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>


