
** Library name: Lab1_ECE467_test
** Cell name: CMOSInverter
** View name: schematic
m0 output input 0 0 NMOS_VTG L=50e-9 W=180e-9
m1 output input vdd! vdd! PMOS_VTG L=50e-9 W=160e-9
v1 vdd! 0 DC=1
v0 input 0 PULSE 0 1 0 1e-12 1e-12 5e-9 10e-9
c0 output 0 100e-15
