Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/MyProjects/FPGA/test/test.srcs/sources_1/ip/c_shift_ram_32Wx1024D/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/MyProjects/FPGA/test/test.srcs/sources_1/ip/c_shift_ram_32Wx1024D/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd" into library c_reg_fd_v12_0
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/MyProjects/FPGA/test/test.srcs/sources_1/ip/c_shift_ram_32Wx1024D/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0.vhd" into library c_reg_fd_v12_0
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/MyProjects/FPGA/test/test.srcs/sources_1/ip/c_shift_ram_32Wx1024D/c_mux_bit_v12_0/hdl/c_mux_bit_v12_0_vh_rfs.vhd" into library c_mux_bit_v12_0
INFO: [VRFC 10-307] analyzing entity c_mux_bit_pipereg
INFO: [VRFC 10-307] analyzing entity c_mux_bit_4to1
INFO: [VRFC 10-307] analyzing entity c_mux_bit_8to1
INFO: [VRFC 10-307] analyzing entity c_mux_bit_16to1
INFO: [VRFC 10-307] analyzing entity c_mux_bit_32to1
INFO: [VRFC 10-307] analyzing entity c_mux_bit_v12_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/MyProjects/FPGA/test/test.srcs/sources_1/ip/c_shift_ram_32Wx1024D/c_mux_bit_v12_0/hdl/c_mux_bit_v12_0.vhd" into library c_mux_bit_v12_0
INFO: [VRFC 10-307] analyzing entity c_mux_bit_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/MyProjects/FPGA/test/test.srcs/sources_1/ip/c_shift_ram_32Wx1024D/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd" into library c_shift_ram_v12_0
INFO: [VRFC 10-307] analyzing entity flop
INFO: [VRFC 10-307] analyzing entity sr
INFO: [VRFC 10-307] analyzing entity srl_clb
INFO: [VRFC 10-307] analyzing entity c_shift_ram_speedmux
INFO: [VRFC 10-307] analyzing entity c_shift_ram_v12_0_legacy
INFO: [VRFC 10-307] analyzing entity c_shift_ram_v12_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/MyProjects/FPGA/test/test.srcs/sources_1/ip/c_shift_ram_32Wx1024D/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0.vhd" into library c_shift_ram_v12_0
INFO: [VRFC 10-307] analyzing entity c_shift_ram_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/MyProjects/FPGA/test/test.srcs/sources_1/ip/c_shift_ram_32Wx1024D/sim/c_shift_ram_32Wx1024D.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_shift_ram_32Wx1024D
