INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 05:55:35 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.834ns  (required time - arrival time)
  Source:                 buffer133/control/outputValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.335ns period=4.670ns})
  Destination:            buffer67/outs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.335ns period=4.670ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.670ns  (clk rise@4.670ns - clk rise@0.000ns)
  Data Path Delay:        5.251ns  (logic 0.818ns (15.578%)  route 4.433ns (84.422%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.153 - 4.670 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2705, unset)         0.508     0.508    buffer133/control/clk
                         FDRE                                         r  buffer133/control/outputValid_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer133/control/outputValid_reg/Q
                         net (fo=35, unplaced)        0.461     1.195    buffer133/control/outputValid_reg_0
                         LUT3 (Prop_lut3_I0_O)        0.119     1.314 r  buffer133/control/transmitValue_i_4__56/O
                         net (fo=2, unplaced)         0.716     2.030    buffer133/control/outputValid_reg_4
                         LUT6 (Prop_lut6_I0_O)        0.043     2.073 r  buffer133/control/transmitValue_i_4__35/O
                         net (fo=6, unplaced)         0.276     2.349    control_merge5/fork_valid/generateBlocks[1].regblock/branchInputs_valid_4
                         LUT5 (Prop_lut5_I4_O)        0.043     2.392 r  control_merge5/fork_valid/generateBlocks[1].regblock/transmitValue_i_18/O
                         net (fo=1, unplaced)         0.244     2.636    control_merge5/tehb/control/control_merge5_index_valid
                         LUT6 (Prop_lut6_I4_O)        0.043     2.679 r  control_merge5/tehb/control/transmitValue_i_16__0/O
                         net (fo=1, unplaced)         0.705     3.384    fork28/control/generateBlocks[5].regblock/fork28_outs_5_ready
                         LUT6 (Prop_lut6_I0_O)        0.043     3.427 f  fork28/control/generateBlocks[5].regblock/transmitValue_i_15/O
                         net (fo=1, unplaced)         0.244     3.671    buffer73/control/anyBlockStop
                         LUT6 (Prop_lut6_I3_O)        0.043     3.714 r  buffer73/control/transmitValue_i_14/O
                         net (fo=1, unplaced)         0.244     3.958    buffer70/control/cond_br14_falseOut_ready
                         LUT6 (Prop_lut6_I3_O)        0.043     4.001 f  buffer70/control/transmitValue_i_12/O
                         net (fo=1, unplaced)         0.222     4.223    buffer70/control/transmitValue_i_12_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     4.266 r  buffer70/control/transmitValue_i_8__10/O
                         net (fo=1, unplaced)         0.244     4.510    buffer68/control/transmitValue_i_2__114_0
                         LUT6 (Prop_lut6_I0_O)        0.043     4.553 f  buffer68/control/transmitValue_i_5__1/O
                         net (fo=1, unplaced)         0.222     4.775    buffer68/control/transmitValue_i_5__1_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     4.818 r  buffer68/control/transmitValue_i_2__114/O
                         net (fo=12, unplaced)        0.292     5.110    buffer68/control/outputValid_reg_4
                         LUT4 (Prop_lut4_I2_O)        0.043     5.153 r  buffer68/control/fullReg_i_3__40/O
                         net (fo=9, unplaced)         0.285     5.438    buffer68/control/outputValid_reg_3
                         LUT6 (Prop_lut6_I0_O)        0.043     5.481 r  buffer68/control/outs[5]_i_1__12/O
                         net (fo=6, unplaced)         0.278     5.759    buffer67/E[0]
                         FDRE                                         r  buffer67/outs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.670     4.670 r  
                                                      0.000     4.670 r  clk (IN)
                         net (fo=2705, unset)         0.483     5.153    buffer67/clk
                         FDRE                                         r  buffer67/outs_reg[0]/C
                         clock pessimism              0.000     5.153    
                         clock uncertainty           -0.035     5.117    
                         FDRE (Setup_fdre_C_CE)      -0.192     4.925    buffer67/outs_reg[0]
  -------------------------------------------------------------------
                         required time                          4.925    
                         arrival time                          -5.759    
  -------------------------------------------------------------------
                         slack                                 -0.834    




