<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 722</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:16px;font-family:Times;color:#0860a8;}
	.ft04{font-size:18px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page722-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce722.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">18-86&#160;Vol. 3B</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">PERFORMANCE MONITORING</p>
<p style="position:absolute;top:100px;left:68px;white-space:nowrap" class="ft05">When setting up&#160;an ESCR,&#160;the event select field&#160;is used to&#160;select a specific class of events to count, such as retired&#160;<br/>branches.&#160;The event mask field is&#160;then used&#160;to&#160;select&#160;one&#160;or more of&#160;the specific events within the&#160;class to&#160;be&#160;<br/>counted.&#160;For&#160;example,&#160;when counting retired&#160;branches,&#160;four different&#160;events can&#160;be&#160;counted: branch not taken&#160;<br/>predicted,&#160;branch not taken mispredicted,&#160;branch taken&#160;predicted,&#160;and&#160;branch taken&#160;mispredicted. The OS and&#160;<br/>USR flags allow counts&#160;to&#160;be enabled for events that occur when operating system code and/or application code are&#160;<br/>being executed. If neither&#160;the&#160;OS&#160;nor USR flag&#160;is set,&#160;no&#160;events will be&#160;counted.<br/>The ESCRs&#160;are initialized to&#160;all 0s&#160;on reset.&#160;The flags and&#160;fields of an&#160;ESCR&#160;are configured by writing&#160;to the&#160;ESCR&#160;<br/>using the&#160;WRMSR instruction.<a href="o_fe12b1e2a880e0ce-718.html">&#160;Table&#160;18-63&#160;g</a>ives&#160;the&#160;addresses of the&#160;ESCR MSRs.&#160;<br/>Writing to an&#160;ESCR&#160;MSR&#160;does&#160;not enable&#160;counting with its&#160;associated&#160;performance&#160;counter; it only selects the&#160;event&#160;<br/>or events to be&#160;counted.&#160;The CCCR for the&#160;selected&#160;performance counter must also&#160;be configured. Configuration of&#160;<br/>the&#160;CCCR includes selecting the&#160;ESCR&#160;and enabling the counter.</p>
<p style="position:absolute;top:331px;left:68px;white-space:nowrap" class="ft03">18.15.2 Performance&#160;</p>
<p style="position:absolute;top:331px;left:256px;white-space:nowrap" class="ft03">Counters</p>
<p style="position:absolute;top:361px;left:68px;white-space:nowrap" class="ft05">The&#160;performance counters&#160;in&#160;conjunction with the&#160;counter configuration control registers&#160;(CCCRs) are&#160;used&#160;for&#160;<br/>filtering&#160;and counting the&#160;events selected&#160;by&#160;the ESCRs. Processors based&#160;on Intel&#160;NetBurst microarchitecture&#160;<br/>provide 18&#160;performance counters organized&#160;into 9 pairs.&#160;A&#160;pair of performance counters is associated with a partic-<br/>ular subset of events&#160;and ESCR’s&#160;(see<a href="o_fe12b1e2a880e0ce-718.html">&#160;Table&#160;18-63)</a>.&#160;The&#160;counter pairs are&#160;partitioned into four groups:</p>
<p style="position:absolute;top:433px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:433px;left:93px;white-space:nowrap" class="ft07">The BPU group,&#160;includes two performance&#160;counter pairs:<br/>—&#160;MSR_BPU_COUNTER0&#160;and&#160;MSR_BPU_COUNTER1.<br/>—&#160;MSR_BPU_COUNTER2&#160;and&#160;MSR_BPU_COUNTER3.</p>
<p style="position:absolute;top:503px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:504px;left:93px;white-space:nowrap" class="ft06">The MS group,&#160;includes two performance&#160;counter pairs:<br/>—&#160;MSR_MS_COUNTER0 and&#160;MSR_MS_COUNTER1.<br/>—&#160;MSR_MS_COUNTER2 and&#160;MSR_MS_COUNTER3.</p>
<p style="position:absolute;top:574px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:574px;left:93px;white-space:nowrap" class="ft06">The FLAME group,&#160;includes two performance&#160;counter pairs:<br/>—&#160;MSR_FLAME_COUNTER0 and&#160;MSR_FLAME_COUNTER1.<br/>—&#160;MSR_FLAME_COUNTER2 and&#160;MSR_FLAME_COUNTER3.</p>
<p style="position:absolute;top:644px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:645px;left:93px;white-space:nowrap" class="ft06">The IQ group,&#160;includes three performance&#160;counter pairs:<br/>—&#160;MSR_IQ_COUNTER0 and&#160;MSR_IQ_COUNTER1.<br/>—&#160;MSR_IQ_COUNTER2 and&#160;MSR_IQ_COUNTER3.<br/>—&#160;MSR_IQ_COUNTER4 and&#160;MSR_IQ_COUNTER5.</p>
<p style="position:absolute;top:741px;left:68px;white-space:nowrap" class="ft05">The MSR_IQ_COUNTER4 counter&#160;in the&#160;IQ&#160;group provides support for the&#160;PEBS.&#160;<br/>Alternate&#160;counters&#160;in&#160;each&#160;group can&#160;be&#160;cascaded: the&#160;first counter in&#160;one pair can start the&#160;first&#160;counter in the&#160;<br/>second pair and vice versa.&#160;A&#160;similar cascading&#160;is possible for the second counters in&#160;each pair.&#160;For&#160;example,&#160;within&#160;<br/>the BPU&#160;group of&#160;counters,&#160;MSR_BPU_COUNTER0 can&#160;start MSR_BPU_COUNTER2 and vice&#160;versa, and&#160;<br/>MSR_BPU_COUNTER1 can&#160;start MSR_BPU_COUNTER3 and&#160;vice&#160;versa (see<a href="o_fe12b1e2a880e0ce-729.html">&#160;Section 18.15.5.6,&#160;“Cascading&#160;Coun-<br/>ters”). The cascade</a>&#160;flag in&#160;the&#160;CCCR register&#160;for&#160;the performance&#160;counter enables the&#160;cascading of counters.<br/>Each&#160;performance counter&#160;is 40-bits&#160;wide&#160;(see<a href="o_fe12b1e2a880e0ce-723.html">&#160;Figure&#160;18-44). The RDPMC instruction is&#160;</a>intended&#160;to allow reading&#160;<br/>of either the&#160;full&#160;counter-width (40-bits)&#160;or&#160;the low 32-bits&#160;of the counter.&#160;Reading the low&#160;32-bits is&#160;faster than&#160;<br/>reading the&#160;full&#160;counter width and&#160;is appropriate&#160;in situations where&#160;the count is&#160;small enough&#160;to&#160;be contained&#160;in&#160;<br/>32 bits.<br/>The&#160;RDPMC&#160;instruction&#160;can be used by programs or&#160;procedures running at&#160;any privilege&#160;level and&#160;in virtual-8086&#160;<br/>mode to&#160;read&#160;these counters. The PCE flag&#160;in control register&#160;CR4&#160;(bit 8)&#160;allows the&#160;use of this&#160;instruction&#160;to be&#160;<br/>restricted&#160;to only programs and&#160;procedures running at&#160;privilege level&#160;0.</p>
</div>
</body>
</html>
