{COMPONENT C:\CPU0_CPLDB.SYM

 {ENVIRONMENT
  {PDIFvrev 3.00}
  {Program "CUPL(WM) Version 5.0a"}
  {DBtype "Schematic"}
  {DBvrev 1.01}
  {DBtime "Thu Jun 01 11:05:31 2023 "}
  {DBunit "MIL"}
  {DBgrid 10}
  {Lyrstr "WIRES" 1 "BUS" 1 "GATE" 2 "IEEE" 2 "PINFUN" 3 "PINNUM" 1 
          "PINNAM" 6 "PINCON" 4 "REFDES" 2 "ATTR" 6 "SDOT" 1 
          "DEVICE" 5 "OUTLIN" 5 "ATTR2" 6 "NOTES" 6 "NETNAM" 4 
          "CMPNAM" 5 "BORDER" 5}
 }

 {USER
  {VIEW
   {Mode SYMB}
   {Nlst OPEN}
   {Vw 0 0 2}
   {Lv 12 2 2 2 0 0 2 2 2 2 0 0 2 1 2 0 0 0 0}
   {Gs 10 10}
  }
 }

 {DISPLAY
  [Ly "PINNUM"]
  [Ls "SOLID"][Wd 0]
  [Ts 15][Tj "LC"][Tr 0][Tm "N"]
 }

 {SYMBOL
  {PIN_DEF
   [Ly "PINCON"]
   {P DEBUG_BU {Pt "INPUT"}{Lq 0}{Ploc 100 840}}
   {P IRQL6B_I {Pt "INPUT"}{Lq 0}{Ploc 100 800}}
   {P IRQL5A_I {Pt "INPUT"}{Lq 0}{Ploc 100 780}}
   {P IRQL5B_I {Pt "INPUT"}{Lq 0}{Ploc 100 760}}
   {P IRQL4A_I {Pt "INPUT"}{Lq 0}{Ploc 100 740}}
   {P IRQL4B_I {Pt "INPUT"}{Lq 0}{Ploc 100 720}}
   {P IRQL3A_I {Pt "INPUT"}{Lq 0}{Ploc 100 700}}
   {P IRQL3B_I {Pt "INPUT"}{Lq 0}{Ploc 100 680}}
   {P CLK_500K {Pt "INPUT"}{Lq 0}{Ploc 100 660}}
   {P CLK_1M {Pt "INPUT"}{Lq 0}{Ploc 100 640}}
   {P CPU1_I2 {Pt "INPUT"}{Lq 0}{Ploc 100 620}}
   {P SYS_RES {Pt "INPUT"}{Lq 0}{Ploc 100 600}}
   {P CLK_32M {Pt "INPUT"}{Lq 0}{Ploc 100 580}}
   {P CPU_FC0 {Pt "INPUT"}{Lq 0}{Ploc 100 560}}
   {P CPU_FC1 {Pt "INPUT"}{Lq 0}{Ploc 100 540}}
   {P CPU_FC2 {Pt "INPUT"}{Lq 0}{Ploc 100 520}}
   {P SYS_RESE {Pt "INPUT"}{Lq 0}{Ploc 100 500}}
   {P CLK_16M {Pt "INPUT"}{Lq 0}{Ploc 100 480}}
   {P CPU0_RW {Pt "INPUT"}{Lq 0}{Ploc 100 460}}
   {P CPU1_B1 {Pt "INPUT"}{Lq 0}{Ploc 100 440}}
   {P CPU1_HAL {Pt "INPUT"}{Lq 0}{Ploc 100 420}}
   {P CPU0_AS {Pt "INPUT"}{Lq 0}{Ploc 100 400}}
   {P CPU0_D0 {Pt "INPUT"}{Lq 0}{Ploc 100 380}}
   {P CPU0_D1 {Pt "INPUT"}{Lq 0}{Ploc 100 360}}
   {P CPU0_D2 {Pt "INPUT"}{Lq 0}{Ploc 100 340}}
   {P CPU0_D3 {Pt "INPUT"}{Lq 0}{Ploc 100 320}}
   {P CPU0_D4 {Pt "INPUT"}{Lq 0}{Ploc 100 300}}
   {P CPU0_D5 {Pt "INPUT"}{Lq 0}{Ploc 100 280}}
   {P CPU0_D6 {Pt "INPUT"}{Lq 0}{Ploc 100 260}}
   {P CPU0_D7 {Pt "INPUT"}{Lq 0}{Ploc 100 240}}
   {P CLK_16 {Pt "INPUT"}{Lq 0}{Ploc 100 220}}
   {P CLK_16M_ {Pt "INPUT"}{Lq 0}{Ploc 100 200}}
   {P CPU1_RES {Pt "INPUT"}{Lq 0}{Ploc 100 180}}
   {P CPU1_I1 {Pt "INPUT"}{Lq 0}{Ploc 100 160}}
   {P INTC_CS {Pt "INPUT"}{Lq 0}{Ploc 100 140}}
   {P CPU_IN2 {Pt "INPUT"}{Lq 0}{Ploc 100 120}}
   {P CPU_IN1 {Pt "INPUT"}{Lq 0}{Ploc 100 100}}
   {P CPU_IN0 {Pt "INPUT"}{Lq 0}{Ploc 100 80}}
   {P IRQL2B_I {Pt "INPUT"}{Lq 0}{Ploc 100 60}}
   {P POWERCTL {Pt "INPUT"}{Lq 0}{Ploc 100 40}}
   {P IRQL6A_I {Pt "INPUT"}{Lq 0}{Ploc 100 20}}
   {P SYS_RE {Pt "I/O"}{Lq 0}{Ploc 360 20}}
   {P CPU0_VPA {Pt "I/O"}{Lq 0}{Ploc 360 40}}
   {P CPU0_HAL {Pt "I/O"}{Lq 0}{Ploc 360 60}}
   {P CPU0_I0 {Pt "I/O"}{Lq 0}{Ploc 360 80}}
   {P CPU0_I1 {Pt "I/O"}{Lq 0}{Ploc 360 100}}
   {P CPU0_I2 {Pt "I/O"}{Lq 0}{Ploc 360 120}}
   {P DTACK_FR {Pt "I/O"}{Lq 0}{Ploc 360 140}}
  }

  {PKG
   [Ly "REFDES"]
   [Ts 25][Tj "CB"][Tr 0][Tm "N"]
   {Rdl 230 870}

   [Ly "PINNUM"]
   [Ts 15][Tj "RC"]
   {Pnl 120 850}
   [Ts 15][Tj "RC"]
   {Pnl 120 810}
   {Pnl 120 790}
   {Pnl 120 770}
   {Pnl 120 750}
   {Pnl 120 730}
   {Pnl 120 710}
   {Pnl 120 690}
   {Pnl 120 670}
   {Pnl 120 650}
   {Pnl 120 630}
   {Pnl 120 610}
   {Pnl 120 590}
   {Pnl 120 570}
   {Pnl 120 550}
   {Pnl 120 530}
   {Pnl 120 510}
   {Pnl 120 490}
   {Pnl 120 470}
   {Pnl 120 450}
   {Pnl 120 430}
   {Pnl 120 410}
   {Pnl 120 390}
   {Pnl 120 370}
   {Pnl 120 350}
   {Pnl 120 330}
   {Pnl 120 310}
   {Pnl 120 290}
   {Pnl 120 270}
   {Pnl 120 250}
   {Pnl 120 230}
   {Pnl 120 210}
   {Pnl 120 190}
   {Pnl 120 170}
   {Pnl 120 150}
   {Pnl 120 130}
   {Pnl 120 110}
   {Pnl 120 90}
   {Pnl 120 70}
   {Pnl 120 50}
   {Pnl 120 30}
   [Ts 15][Tj "LC"]
   {Pnl 340 30}
   {Pnl 340 50}
   {Pnl 340 70}
   {Pnl 340 90}
   {Pnl 340 110}
   {Pnl 340 130}
   {Pnl 340 150}

   {Sd A 83 1 2 4 5 6 8 9 10 11 15 17 18 21 22 24 29 30 31 33 34 35 36 37 39 40 41 44 45 46 48 49 50 51 55 56 57 58 63 75 84 12 16 20 25 27 28 52}
  }

  {PIC
   [Ly "GATE"]
   [Ts 15][Tj "LC"][Tr 0][Tm "N"]
   {R 130 860 330 0}
   {L 130 840 100 840}
   {L 130 850 140 840 130 830}
   {L 130 800 100 800}
   {L 130 780 100 780}
   {L 130 760 100 760}
   {L 130 740 100 740}
   {L 130 720 100 720}
   {L 130 700 100 700}
   {L 130 680 100 680}
   {L 130 660 100 660}
   {L 130 640 100 640}
   {L 130 620 100 620}
   {L 130 600 100 600}
   {L 130 580 100 580}
   {L 130 560 100 560}
   {L 130 540 100 540}
   {L 130 520 100 520}
   {L 130 500 100 500}
   {L 130 480 100 480}
   {L 130 460 100 460}
   {L 130 440 100 440}
   {L 130 420 100 420}
   {L 130 400 100 400}
   {L 130 380 100 380}
   {L 130 360 100 360}
   {L 130 340 100 340}
   {L 130 320 100 320}
   {L 130 300 100 300}
   {L 130 280 100 280}
   {L 130 260 100 260}
   {L 130 240 100 240}
   {L 130 220 100 220}
   {L 130 200 100 200}
   {L 130 180 100 180}
   {L 130 160 100 160}
   {L 130 140 100 140}
   {L 130 120 100 120}
   {L 130 100 100 100}
   {L 130 80 100 80}
   {L 130 60 100 60}
   {L 130 40 100 40}
   {L 130 20 100 20}
   {L 330 20 360 20}
   {L 330 40 360 40}
   {L 330 60 360 60}
   {L 330 80 360 80}
   {L 330 100 360 100}
   {L 330 120 360 120}
   {L 330 140 360 140}
   [Ly "PINNAM"]
   [Tj "LC"]
   {T "DEBUG_BU" 140 840}
   {T "IRQL6B_I" 140 800}
   {T "IRQL5A_I" 140 780}
   {T "IRQL5B_I" 140 760}
   {T "IRQL4A_I" 140 740}
   {T "IRQL4B_I" 140 720}
   {T "IRQL3A_I" 140 700}
   {T "IRQL3B_I" 140 680}
   {T "CLK_500K" 140 660}
   {T "CLK_1M" 140 640}
   {T "CPU1_I2" 140 620}
   {T "SYS_RES" 140 600}
   {T "CLK_32M" 140 580}
   {T "CPU_FC0" 140 560}
   {T "CPU_FC1" 140 540}
   {T "CPU_FC2" 140 520}
   {T "SYS_RESE" 140 500}
   {T "CLK_16M" 140 480}
   {T "CPU0_RW" 140 460}
   {T "CPU1_B1" 140 440}
   {T "CPU1_HAL" 140 420}
   {T "CPU0_AS" 140 400}
   {T "CPU0_D0" 140 380}
   {T "CPU0_D1" 140 360}
   {T "CPU0_D2" 140 340}
   {T "CPU0_D3" 140 320}
   {T "CPU0_D4" 140 300}
   {T "CPU0_D5" 140 280}
   {T "CPU0_D6" 140 260}
   {T "CPU0_D7" 140 240}
   {T "CLK_16" 140 220}
   {T "CLK_16M_" 140 200}
   {T "CPU1_RES" 140 180}
   {T "CPU1_I1" 140 160}
   {T "INTC_CS" 140 140}
   {T "CPU_IN2" 140 120}
   {T "CPU_IN1" 140 100}
   {T "CPU_IN0" 140 80}
   {T "IRQL2B_I" 140 60}
   {T "POWERCTL" 140 40}
   {T "IRQL6A_I" 140 20}
   [Tj "RC"]
   {T "SYS_RE" 320 20}
   {T "CPU0_VPA" 320 40}
   {T "CPU0_HAL" 320 60}
   {T "CPU0_I0" 320 80}
   {T "CPU0_I1" 320 100}
   {T "CPU0_I2" 320 120}
   {T "DTACK_FR" 320 140}
   [Ly "DEVICE"]
   [Tj "CT"]
   {T "F1508ISPPLCC84" 230 -10}
  }

  {ATR
   {IN
    {Org 100 20}
    {Ty 255}
   }
   {EX
    [Ly "ATTR2"]
    [Ts 12][Tj "CT"][Tr 0][Tm "N"]
    {At PLD C:\CPU0_CPLDB 230 860}
   }
  }
 }

 {DETAIL
  {ANNOTATE
  }

  {NET_DEF
   {N DEBUG_BU
   }
   {N IRQL6B_I
   }
   {N IRQL5A_I
   }
   {N IRQL5B_I
   }
   {N IRQL4A_I
   }
   {N IRQL4B_I
   }
   {N IRQL3A_I
   }
   {N IRQL3B_I
   }
   {N CLK_500K
   }
   {N CLK_1M
   }
   {N CPU1_I2
   }
   {N SYS_RES
   }
   {N CLK_32M
   }
   {N CPU_FC0
   }
   {N CPU_FC1
   }
   {N CPU_FC2
   }
   {N SYS_RESE
   }
   {N CLK_16M
   }
   {N CPU0_RW
   }
   {N CPU1_B1
   }
   {N CPU1_HAL
   }
   {N CPU0_AS
   }
   {N CPU0_D0
   }
   {N CPU0_D1
   }
   {N CPU0_D2
   }
   {N CPU0_D3
   }
   {N CPU0_D4
   }
   {N CPU0_D5
   }
   {N CPU0_D6
   }
   {N CPU0_D7
   }
   {N CLK_16
   }
   {N CLK_16M_
   }
   {N CPU1_RES
   }
   {N CPU1_I1
   }
   {N INTC_CS
   }
   {N CPU_IN2
   }
   {N CPU_IN1
   }
   {N CPU_IN0
   }
   {N IRQL2B_I
   }
   {N POWERCTL
   }
   {N IRQL6A_I
   }
   {N SYS_RE
   }
   {N CPU0_VPA
   }
   {N CPU0_HAL
   }
   {N CPU0_I0
   }
   {N CPU0_I1
   }
   {N CPU0_I2
   }
   {N DTACK_FR
   }
  }

  {SUBCOMP
  }
 }
}
