<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml mips_top.twx mips_top.ncd -o mips_top.twr mips_top.pcf

</twCmdLine><twDesign>mips_top.ncd</twDesign><twDesignPath>mips_top.ncd</twDesignPath><twPCF>mips_top.pcf</twPCF><twPcfPath>mips_top.pcf</twPcfPath><twDevInfo arch="kintex7" pkg="ffg676"><twDevName>xc7k325t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2L</twSpeedGrade><twSpeedVer>PRODUCTION 1.10 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_CLKIN = PERIOD TIMEGRP &quot;TM_CLK&quot; 5 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.800</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_CLKIN = PERIOD TIMEGRP &quot;TM_CLK&quot; 5 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINLOWPULSE" name="Tmmcmpw_CLKIN1_200_250" slack="2.200" period="5.000" constraintValue="2.500" deviceLimit="1.400" physResource="CLK_GEN/mmcm_adv_inst/CLKIN1" logResource="CLK_GEN/mmcm_adv_inst/CLKIN1" locationPin="MMCME2_ADV_X1Y0.CLKIN1" clockNet="clk200MHz"/><twPinLimit anchorID="8" type="MINHIGHPULSE" name="Tmmcmpw_CLKIN1_200_250" slack="2.200" period="5.000" constraintValue="2.500" deviceLimit="1.400" physResource="CLK_GEN/mmcm_adv_inst/CLKIN1" logResource="CLK_GEN/mmcm_adv_inst/CLKIN1" locationPin="MMCME2_ADV_X1Y0.CLKIN1" clockNet="clk200MHz"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tmmcmper_CLKIN(Finmax)" slack="3.929" period="5.000" constraintValue="5.000" deviceLimit="1.071" freqLimit="933.707" physResource="CLK_GEN/mmcm_adv_inst/CLKIN1" logResource="CLK_GEN/mmcm_adv_inst/CLKIN1" locationPin="MMCME2_ADV_X1Y0.CLKIN1" clockNet="clk200MHz"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_CLK_GEN_clkout3 = PERIOD TIMEGRP &quot;CLK_GEN_clkout3&quot; TS_CLKIN / 0.05 HIGH         50%;</twConstName><twItemCnt>31774749</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>15013</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>11.445</twMinPer></twConstHead><twPathRptBanner iPaths="384" iCriticalPaths="0" sType="EndPoint">Paths for end point MIPS/DATA_CACHE/cache_3_37 (SLICE_X76Y81.B1), 384 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>88.555</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out_20</twSrc><twDest BELType="FF">MIPS/DATA_CACHE/cache_3_37</twDest><twTotPathDel>11.360</twTotPathDel><twClkSkew dest = "5.365" src = "5.355">-0.010</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out_20</twSrc><twDest BELType='FF'>MIPS/DATA_CACHE/cache_3_37</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X93Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_cpu_btn_step_MUX_6038_o_BUFG</twSrcClk><twPathDel><twSite>SLICE_X93Y116.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out&lt;20&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y101.A3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">6.916</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y101.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>MIPS/DATA_CACHE/Mcompar_addr_index[1]_addr_tag[24]_equal_12_o_cy&lt;7&gt;</twComp><twBEL>MIPS/DATA_CACHE/Mcompar_addr_index[1]_addr_tag[24]_equal_12_o_lut&lt;4&gt;</twBEL><twBEL>MIPS/DATA_CACHE/Mcompar_addr_index[1]_addr_tag[24]_equal_12_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y102.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/DATA_CACHE/Mcompar_addr_index[1]_addr_tag[24]_equal_12_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y102.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.218</twDelInfo><twComp>MIPS/DATA_CACHE/ram_addr&lt;5&gt;</twComp><twBEL>MIPS/DATA_CACHE/Mmux_ram_addr491_cy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y100.C6</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>MIPS/DATA_CACHE/addr_index[1]_addr_tag[24]_equal_12_o</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y100.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/DATA_CACHE/DATA_RAM/GND_81_o_GND_81_o_equal_2_o&lt;31&gt;9</twComp><twBEL>MIPS/DATA_CACHE/DATA_RAM/GND_81_o_GND_81_o_equal_2_o&lt;31&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y81.B1</twSite><twDelType>net</twDelType><twFanCnt>1024</twFanCnt><twDelInfo twEdge="twRising">3.290</twDelInfo><twComp>MIPS/DATA_CACHE/DATA_RAM/GND_81_o_GND_81_o_equal_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y81.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>MIPS/DATA_CACHE/cache_3&lt;39&gt;</twComp><twBEL>MIPS/DATA_CACHE/cache[0][255]_cache[0][255]_mux_233_OUT&lt;37&gt;1</twBEL><twBEL>MIPS/DATA_CACHE/cache_3_37</twBEL></twPathDel><twLogDel>0.783</twLogDel><twRouteDel>10.577</twRouteDel><twTotDel>11.360</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">MIPS/clk_INV_622_o_BUFG</twDestClk><twPctLog>6.9</twPctLog><twPctRoute>93.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>89.887</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out_6</twSrc><twDest BELType="FF">MIPS/DATA_CACHE/cache_3_37</twDest><twTotPathDel>10.018</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out_6</twSrc><twDest BELType='FF'>MIPS/DATA_CACHE/cache_3_37</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X101Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_cpu_btn_step_MUX_6038_o_BUFG</twSrcClk><twPathDel><twSite>SLICE_X101Y109.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out&lt;6&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y97.B4</twSite><twDelType>net</twDelType><twFanCnt>347</twFanCnt><twDelInfo twEdge="twRising">4.488</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y97.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/DBG/Mmux_debug_addr[5]_data[31]_wide_mux_0_OUT&lt;21&gt;1111</twComp><twBEL>MIPS/DATA_CACHE/Mmux_addr_index[1]_valid[3]_Mux_9_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y102.B4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.781</twDelInfo><twComp>MIPS/DATA_CACHE/addr_index[1]_valid[3]_Mux_9_o</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y102.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/DATA_CACHE/Mmux_ram_addr110</twComp><twBEL>MIPS/DATA_CACHE/Mmux_ram_addr1101</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y102.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>MIPS/DATA_CACHE/Mmux_ram_addr110</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y102.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/DATA_CACHE/Mmux_ram_addr110</twComp><twBEL>MIPS/DATA_CACHE/DATA_RAM/GND_81_o_GND_81_o_equal_2_o&lt;31&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y100.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>MIPS/DATA_CACHE/DATA_RAM/GND_81_o_GND_81_o_equal_2_o&lt;31&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y100.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/DATA_CACHE/DATA_RAM/GND_81_o_GND_81_o_equal_2_o&lt;31&gt;9</twComp><twBEL>MIPS/DATA_CACHE/DATA_RAM/GND_81_o_GND_81_o_equal_2_o&lt;31&gt;10</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y100.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>MIPS/DATA_CACHE/DATA_RAM/GND_81_o_GND_81_o_equal_2_o&lt;31&gt;9</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y100.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/DATA_CACHE/DATA_RAM/GND_81_o_GND_81_o_equal_2_o&lt;31&gt;9</twComp><twBEL>MIPS/DATA_CACHE/DATA_RAM/GND_81_o_GND_81_o_equal_2_o&lt;31&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y81.B1</twSite><twDelType>net</twDelType><twFanCnt>1024</twFanCnt><twDelInfo twEdge="twRising">3.290</twDelInfo><twComp>MIPS/DATA_CACHE/DATA_RAM/GND_81_o_GND_81_o_equal_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y81.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>MIPS/DATA_CACHE/cache_3&lt;39&gt;</twComp><twBEL>MIPS/DATA_CACHE/cache[0][255]_cache[0][255]_mux_233_OUT&lt;37&gt;1</twBEL><twBEL>MIPS/DATA_CACHE/cache_3_37</twBEL></twPathDel><twLogDel>0.448</twLogDel><twRouteDel>9.570</twRouteDel><twTotDel>10.018</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">MIPS/clk_INV_622_o_BUFG</twDestClk><twPctLog>4.5</twPctLog><twPctRoute>95.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>90.066</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out_6</twSrc><twDest BELType="FF">MIPS/DATA_CACHE/cache_3_37</twDest><twTotPathDel>9.839</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out_6</twSrc><twDest BELType='FF'>MIPS/DATA_CACHE/cache_3_37</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X101Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_cpu_btn_step_MUX_6038_o_BUFG</twSrcClk><twPathDel><twSite>SLICE_X101Y109.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out&lt;6&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y97.B4</twSite><twDelType>net</twDelType><twFanCnt>347</twFanCnt><twDelInfo twEdge="twRising">4.488</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y97.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/DBG/Mmux_debug_addr[5]_data[31]_wide_mux_0_OUT&lt;21&gt;1111</twComp><twBEL>MIPS/DATA_CACHE/Mmux_addr_index[1]_valid[3]_Mux_9_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y102.B4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.781</twDelInfo><twComp>MIPS/DATA_CACHE/addr_index[1]_valid[3]_Mux_9_o</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y102.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/DATA_CACHE/Mmux_ram_addr110</twComp><twBEL>MIPS/DATA_CACHE/Mmux_ram_addr1101</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y100.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>MIPS/DATA_CACHE/Mmux_ram_addr110</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y100.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/DATA_CACHE/DATA_RAM/GND_81_o_GND_81_o_equal_2_o&lt;31&gt;9</twComp><twBEL>MIPS/DATA_CACHE/DATA_RAM/GND_81_o_GND_81_o_equal_2_o&lt;31&gt;10</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y100.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>MIPS/DATA_CACHE/DATA_RAM/GND_81_o_GND_81_o_equal_2_o&lt;31&gt;9</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y100.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/DATA_CACHE/DATA_RAM/GND_81_o_GND_81_o_equal_2_o&lt;31&gt;9</twComp><twBEL>MIPS/DATA_CACHE/DATA_RAM/GND_81_o_GND_81_o_equal_2_o&lt;31&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y81.B1</twSite><twDelType>net</twDelType><twFanCnt>1024</twFanCnt><twDelInfo twEdge="twRising">3.290</twDelInfo><twComp>MIPS/DATA_CACHE/DATA_RAM/GND_81_o_GND_81_o_equal_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y81.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>MIPS/DATA_CACHE/cache_3&lt;39&gt;</twComp><twBEL>MIPS/DATA_CACHE/cache[0][255]_cache[0][255]_mux_233_OUT&lt;37&gt;1</twBEL><twBEL>MIPS/DATA_CACHE/cache_3_37</twBEL></twPathDel><twLogDel>0.405</twLogDel><twRouteDel>9.434</twRouteDel><twTotDel>9.839</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">MIPS/clk_INV_622_o_BUFG</twDestClk><twPctLog>4.1</twPctLog><twPctRoute>95.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="384" iCriticalPaths="0" sType="EndPoint">Paths for end point MIPS/DATA_CACHE/cache_3_100 (SLICE_X77Y81.A1), 384 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>88.556</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out_20</twSrc><twDest BELType="FF">MIPS/DATA_CACHE/cache_3_100</twDest><twTotPathDel>11.359</twTotPathDel><twClkSkew dest = "5.365" src = "5.355">-0.010</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out_20</twSrc><twDest BELType='FF'>MIPS/DATA_CACHE/cache_3_100</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X93Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_cpu_btn_step_MUX_6038_o_BUFG</twSrcClk><twPathDel><twSite>SLICE_X93Y116.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out&lt;20&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y101.A3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">6.916</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y101.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>MIPS/DATA_CACHE/Mcompar_addr_index[1]_addr_tag[24]_equal_12_o_cy&lt;7&gt;</twComp><twBEL>MIPS/DATA_CACHE/Mcompar_addr_index[1]_addr_tag[24]_equal_12_o_lut&lt;4&gt;</twBEL><twBEL>MIPS/DATA_CACHE/Mcompar_addr_index[1]_addr_tag[24]_equal_12_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y102.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/DATA_CACHE/Mcompar_addr_index[1]_addr_tag[24]_equal_12_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y102.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.218</twDelInfo><twComp>MIPS/DATA_CACHE/ram_addr&lt;5&gt;</twComp><twBEL>MIPS/DATA_CACHE/Mmux_ram_addr491_cy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y100.C6</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>MIPS/DATA_CACHE/addr_index[1]_addr_tag[24]_equal_12_o</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y100.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/DATA_CACHE/DATA_RAM/GND_81_o_GND_81_o_equal_2_o&lt;31&gt;9</twComp><twBEL>MIPS/DATA_CACHE/DATA_RAM/GND_81_o_GND_81_o_equal_2_o&lt;31&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y81.A1</twSite><twDelType>net</twDelType><twFanCnt>1024</twFanCnt><twDelInfo twEdge="twRising">3.290</twDelInfo><twComp>MIPS/DATA_CACHE/DATA_RAM/GND_81_o_GND_81_o_equal_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y81.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>MIPS/DATA_CACHE/cache_3&lt;103&gt;</twComp><twBEL>MIPS/DATA_CACHE/cache[0][255]_cache[0][255]_mux_233_OUT&lt;100&gt;2</twBEL><twBEL>MIPS/DATA_CACHE/cache_3_100</twBEL></twPathDel><twLogDel>0.782</twLogDel><twRouteDel>10.577</twRouteDel><twTotDel>11.359</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">MIPS/clk_INV_622_o_BUFG</twDestClk><twPctLog>6.9</twPctLog><twPctRoute>93.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>89.888</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out_6</twSrc><twDest BELType="FF">MIPS/DATA_CACHE/cache_3_100</twDest><twTotPathDel>10.017</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out_6</twSrc><twDest BELType='FF'>MIPS/DATA_CACHE/cache_3_100</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X101Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_cpu_btn_step_MUX_6038_o_BUFG</twSrcClk><twPathDel><twSite>SLICE_X101Y109.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out&lt;6&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y97.B4</twSite><twDelType>net</twDelType><twFanCnt>347</twFanCnt><twDelInfo twEdge="twRising">4.488</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y97.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/DBG/Mmux_debug_addr[5]_data[31]_wide_mux_0_OUT&lt;21&gt;1111</twComp><twBEL>MIPS/DATA_CACHE/Mmux_addr_index[1]_valid[3]_Mux_9_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y102.B4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.781</twDelInfo><twComp>MIPS/DATA_CACHE/addr_index[1]_valid[3]_Mux_9_o</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y102.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/DATA_CACHE/Mmux_ram_addr110</twComp><twBEL>MIPS/DATA_CACHE/Mmux_ram_addr1101</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y102.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>MIPS/DATA_CACHE/Mmux_ram_addr110</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y102.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/DATA_CACHE/Mmux_ram_addr110</twComp><twBEL>MIPS/DATA_CACHE/DATA_RAM/GND_81_o_GND_81_o_equal_2_o&lt;31&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y100.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>MIPS/DATA_CACHE/DATA_RAM/GND_81_o_GND_81_o_equal_2_o&lt;31&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y100.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/DATA_CACHE/DATA_RAM/GND_81_o_GND_81_o_equal_2_o&lt;31&gt;9</twComp><twBEL>MIPS/DATA_CACHE/DATA_RAM/GND_81_o_GND_81_o_equal_2_o&lt;31&gt;10</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y100.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>MIPS/DATA_CACHE/DATA_RAM/GND_81_o_GND_81_o_equal_2_o&lt;31&gt;9</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y100.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/DATA_CACHE/DATA_RAM/GND_81_o_GND_81_o_equal_2_o&lt;31&gt;9</twComp><twBEL>MIPS/DATA_CACHE/DATA_RAM/GND_81_o_GND_81_o_equal_2_o&lt;31&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y81.A1</twSite><twDelType>net</twDelType><twFanCnt>1024</twFanCnt><twDelInfo twEdge="twRising">3.290</twDelInfo><twComp>MIPS/DATA_CACHE/DATA_RAM/GND_81_o_GND_81_o_equal_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y81.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>MIPS/DATA_CACHE/cache_3&lt;103&gt;</twComp><twBEL>MIPS/DATA_CACHE/cache[0][255]_cache[0][255]_mux_233_OUT&lt;100&gt;2</twBEL><twBEL>MIPS/DATA_CACHE/cache_3_100</twBEL></twPathDel><twLogDel>0.447</twLogDel><twRouteDel>9.570</twRouteDel><twTotDel>10.017</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">MIPS/clk_INV_622_o_BUFG</twDestClk><twPctLog>4.5</twPctLog><twPctRoute>95.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>90.067</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out_6</twSrc><twDest BELType="FF">MIPS/DATA_CACHE/cache_3_100</twDest><twTotPathDel>9.838</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out_6</twSrc><twDest BELType='FF'>MIPS/DATA_CACHE/cache_3_100</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X101Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_cpu_btn_step_MUX_6038_o_BUFG</twSrcClk><twPathDel><twSite>SLICE_X101Y109.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out&lt;6&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y97.B4</twSite><twDelType>net</twDelType><twFanCnt>347</twFanCnt><twDelInfo twEdge="twRising">4.488</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y97.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/DBG/Mmux_debug_addr[5]_data[31]_wide_mux_0_OUT&lt;21&gt;1111</twComp><twBEL>MIPS/DATA_CACHE/Mmux_addr_index[1]_valid[3]_Mux_9_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y102.B4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.781</twDelInfo><twComp>MIPS/DATA_CACHE/addr_index[1]_valid[3]_Mux_9_o</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y102.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/DATA_CACHE/Mmux_ram_addr110</twComp><twBEL>MIPS/DATA_CACHE/Mmux_ram_addr1101</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y100.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>MIPS/DATA_CACHE/Mmux_ram_addr110</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y100.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/DATA_CACHE/DATA_RAM/GND_81_o_GND_81_o_equal_2_o&lt;31&gt;9</twComp><twBEL>MIPS/DATA_CACHE/DATA_RAM/GND_81_o_GND_81_o_equal_2_o&lt;31&gt;10</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y100.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>MIPS/DATA_CACHE/DATA_RAM/GND_81_o_GND_81_o_equal_2_o&lt;31&gt;9</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y100.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/DATA_CACHE/DATA_RAM/GND_81_o_GND_81_o_equal_2_o&lt;31&gt;9</twComp><twBEL>MIPS/DATA_CACHE/DATA_RAM/GND_81_o_GND_81_o_equal_2_o&lt;31&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y81.A1</twSite><twDelType>net</twDelType><twFanCnt>1024</twFanCnt><twDelInfo twEdge="twRising">3.290</twDelInfo><twComp>MIPS/DATA_CACHE/DATA_RAM/GND_81_o_GND_81_o_equal_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y81.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>MIPS/DATA_CACHE/cache_3&lt;103&gt;</twComp><twBEL>MIPS/DATA_CACHE/cache[0][255]_cache[0][255]_mux_233_OUT&lt;100&gt;2</twBEL><twBEL>MIPS/DATA_CACHE/cache_3_100</twBEL></twPathDel><twLogDel>0.404</twLogDel><twRouteDel>9.434</twRouteDel><twTotDel>9.838</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">MIPS/clk_INV_622_o_BUFG</twDestClk><twPctLog>4.1</twPctLog><twPctRoute>95.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="384" iCriticalPaths="0" sType="EndPoint">Paths for end point MIPS/DATA_CACHE/cache_3_327 (SLICE_X89Y77.A2), 384 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>88.567</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out_20</twSrc><twDest BELType="FF">MIPS/DATA_CACHE/cache_3_327</twDest><twTotPathDel>11.358</twTotPathDel><twClkSkew dest = "5.375" src = "5.355">-0.020</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out_20</twSrc><twDest BELType='FF'>MIPS/DATA_CACHE/cache_3_327</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X93Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_cpu_btn_step_MUX_6038_o_BUFG</twSrcClk><twPathDel><twSite>SLICE_X93Y116.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out&lt;20&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y101.A3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">6.916</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y101.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>MIPS/DATA_CACHE/Mcompar_addr_index[1]_addr_tag[24]_equal_12_o_cy&lt;7&gt;</twComp><twBEL>MIPS/DATA_CACHE/Mcompar_addr_index[1]_addr_tag[24]_equal_12_o_lut&lt;4&gt;</twBEL><twBEL>MIPS/DATA_CACHE/Mcompar_addr_index[1]_addr_tag[24]_equal_12_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y102.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/DATA_CACHE/Mcompar_addr_index[1]_addr_tag[24]_equal_12_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y102.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.218</twDelInfo><twComp>MIPS/DATA_CACHE/ram_addr&lt;5&gt;</twComp><twBEL>MIPS/DATA_CACHE/Mmux_ram_addr491_cy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y100.C6</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>MIPS/DATA_CACHE/addr_index[1]_addr_tag[24]_equal_12_o</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y100.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/DATA_CACHE/DATA_RAM/GND_81_o_GND_81_o_equal_2_o&lt;31&gt;9</twComp><twBEL>MIPS/DATA_CACHE/DATA_RAM/GND_81_o_GND_81_o_equal_2_o&lt;31&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y77.A2</twSite><twDelType>net</twDelType><twFanCnt>1024</twFanCnt><twDelInfo twEdge="twRising">3.289</twDelInfo><twComp>MIPS/DATA_CACHE/DATA_RAM/GND_81_o_GND_81_o_equal_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y77.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>MIPS/DATA_CACHE/cache_3&lt;330&gt;</twComp><twBEL>MIPS/DATA_CACHE/cache[0][255]_cache[0][255]_mux_233_OUT&lt;327&gt;2</twBEL><twBEL>MIPS/DATA_CACHE/cache_3_327</twBEL></twPathDel><twLogDel>0.782</twLogDel><twRouteDel>10.576</twRouteDel><twTotDel>11.358</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">MIPS/clk_INV_622_o_BUFG</twDestClk><twPctLog>6.9</twPctLog><twPctRoute>93.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>89.899</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out_6</twSrc><twDest BELType="FF">MIPS/DATA_CACHE/cache_3_327</twDest><twTotPathDel>10.016</twTotPathDel><twClkSkew dest = "5.375" src = "5.365">-0.010</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out_6</twSrc><twDest BELType='FF'>MIPS/DATA_CACHE/cache_3_327</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X101Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_cpu_btn_step_MUX_6038_o_BUFG</twSrcClk><twPathDel><twSite>SLICE_X101Y109.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out&lt;6&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y97.B4</twSite><twDelType>net</twDelType><twFanCnt>347</twFanCnt><twDelInfo twEdge="twRising">4.488</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y97.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/DBG/Mmux_debug_addr[5]_data[31]_wide_mux_0_OUT&lt;21&gt;1111</twComp><twBEL>MIPS/DATA_CACHE/Mmux_addr_index[1]_valid[3]_Mux_9_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y102.B4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.781</twDelInfo><twComp>MIPS/DATA_CACHE/addr_index[1]_valid[3]_Mux_9_o</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y102.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/DATA_CACHE/Mmux_ram_addr110</twComp><twBEL>MIPS/DATA_CACHE/Mmux_ram_addr1101</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y102.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>MIPS/DATA_CACHE/Mmux_ram_addr110</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y102.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/DATA_CACHE/Mmux_ram_addr110</twComp><twBEL>MIPS/DATA_CACHE/DATA_RAM/GND_81_o_GND_81_o_equal_2_o&lt;31&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y100.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>MIPS/DATA_CACHE/DATA_RAM/GND_81_o_GND_81_o_equal_2_o&lt;31&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y100.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/DATA_CACHE/DATA_RAM/GND_81_o_GND_81_o_equal_2_o&lt;31&gt;9</twComp><twBEL>MIPS/DATA_CACHE/DATA_RAM/GND_81_o_GND_81_o_equal_2_o&lt;31&gt;10</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y100.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>MIPS/DATA_CACHE/DATA_RAM/GND_81_o_GND_81_o_equal_2_o&lt;31&gt;9</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y100.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/DATA_CACHE/DATA_RAM/GND_81_o_GND_81_o_equal_2_o&lt;31&gt;9</twComp><twBEL>MIPS/DATA_CACHE/DATA_RAM/GND_81_o_GND_81_o_equal_2_o&lt;31&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y77.A2</twSite><twDelType>net</twDelType><twFanCnt>1024</twFanCnt><twDelInfo twEdge="twRising">3.289</twDelInfo><twComp>MIPS/DATA_CACHE/DATA_RAM/GND_81_o_GND_81_o_equal_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y77.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>MIPS/DATA_CACHE/cache_3&lt;330&gt;</twComp><twBEL>MIPS/DATA_CACHE/cache[0][255]_cache[0][255]_mux_233_OUT&lt;327&gt;2</twBEL><twBEL>MIPS/DATA_CACHE/cache_3_327</twBEL></twPathDel><twLogDel>0.447</twLogDel><twRouteDel>9.569</twRouteDel><twTotDel>10.016</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">MIPS/clk_INV_622_o_BUFG</twDestClk><twPctLog>4.5</twPctLog><twPctRoute>95.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>90.078</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out_6</twSrc><twDest BELType="FF">MIPS/DATA_CACHE/cache_3_327</twDest><twTotPathDel>9.837</twTotPathDel><twClkSkew dest = "5.375" src = "5.365">-0.010</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out_6</twSrc><twDest BELType='FF'>MIPS/DATA_CACHE/cache_3_327</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X101Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_cpu_btn_step_MUX_6038_o_BUFG</twSrcClk><twPathDel><twSite>SLICE_X101Y109.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out&lt;6&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y97.B4</twSite><twDelType>net</twDelType><twFanCnt>347</twFanCnt><twDelInfo twEdge="twRising">4.488</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y97.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/DBG/Mmux_debug_addr[5]_data[31]_wide_mux_0_OUT&lt;21&gt;1111</twComp><twBEL>MIPS/DATA_CACHE/Mmux_addr_index[1]_valid[3]_Mux_9_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y102.B4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.781</twDelInfo><twComp>MIPS/DATA_CACHE/addr_index[1]_valid[3]_Mux_9_o</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y102.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/DATA_CACHE/Mmux_ram_addr110</twComp><twBEL>MIPS/DATA_CACHE/Mmux_ram_addr1101</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y100.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>MIPS/DATA_CACHE/Mmux_ram_addr110</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y100.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/DATA_CACHE/DATA_RAM/GND_81_o_GND_81_o_equal_2_o&lt;31&gt;9</twComp><twBEL>MIPS/DATA_CACHE/DATA_RAM/GND_81_o_GND_81_o_equal_2_o&lt;31&gt;10</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y100.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>MIPS/DATA_CACHE/DATA_RAM/GND_81_o_GND_81_o_equal_2_o&lt;31&gt;9</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y100.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/DATA_CACHE/DATA_RAM/GND_81_o_GND_81_o_equal_2_o&lt;31&gt;9</twComp><twBEL>MIPS/DATA_CACHE/DATA_RAM/GND_81_o_GND_81_o_equal_2_o&lt;31&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y77.A2</twSite><twDelType>net</twDelType><twFanCnt>1024</twFanCnt><twDelInfo twEdge="twRising">3.289</twDelInfo><twComp>MIPS/DATA_CACHE/DATA_RAM/GND_81_o_GND_81_o_equal_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y77.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>MIPS/DATA_CACHE/cache_3&lt;330&gt;</twComp><twBEL>MIPS/DATA_CACHE/cache[0][255]_cache[0][255]_mux_233_OUT&lt;327&gt;2</twBEL><twBEL>MIPS/DATA_CACHE/cache_3_327</twBEL></twPathDel><twLogDel>0.404</twLogDel><twRouteDel>9.433</twRouteDel><twTotDel>9.837</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">MIPS/clk_INV_622_o_BUFG</twDestClk><twPctLog>4.1</twPctLog><twPctRoute>95.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP &quot;CLK_GEN_clkout3&quot; TS_CLKIN / 0.05 HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="29" iCriticalPaths="0" sType="EndPoint">Paths for end point MIPS/DATA_CACHE/cache_3_900 (SLICE_X79Y84.A4), 29 paths
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.000</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out_5</twSrc><twDest BELType="FF">MIPS/DATA_CACHE/cache_3_900</twDest><twTotPathDel>1.187</twTotPathDel><twClkSkew dest = "3.576" src = "2.484">-1.092</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out_5</twSrc><twDest BELType='FF'>MIPS/DATA_CACHE/cache_3_900</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X101Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu_btn_step_MUX_6038_o_BUFG</twSrcClk><twPathDel><twSite>SLICE_X101Y109.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out&lt;6&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y85.B4</twSite><twDelType>net</twDelType><twFanCnt>348</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y85.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>MIPS/DATA_CACHE/addr_index[1]_cache[3][159]_wide_mux_250_OUT&lt;4&gt;</twComp><twBEL>MIPS/DATA_CACHE/addr_index[1]_cache[3][159]_wide_mux_250_OUT&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y84.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>MIPS/DATA_CACHE/addr_index[1]_cache[3][159]_wide_mux_250_OUT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y84.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.028</twDelInfo><twComp>MIPS/DATA_CACHE/cache_3&lt;901&gt;</twComp><twBEL>MIPS/DATA_CACHE/cache[0][255]_cache[0][255]_mux_233_OUT&lt;132&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y84.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.131</twDelInfo><twComp>N482</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X79Y84.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.032</twDelInfo><twComp>MIPS/DATA_CACHE/cache_3&lt;901&gt;</twComp><twBEL>MIPS/DATA_CACHE/cache[0][255]_cache[0][255]_mux_233_OUT&lt;900&gt;1</twBEL><twBEL>MIPS/DATA_CACHE/cache_3_900</twBEL></twPathDel><twLogDel>0.124</twLogDel><twRouteDel>1.063</twRouteDel><twTotDel>1.187</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">MIPS/clk_INV_622_o_BUFG</twDestClk><twPctLog>10.4</twPctLog><twPctRoute>89.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.000</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out_6</twSrc><twDest BELType="FF">MIPS/DATA_CACHE/cache_3_900</twDest><twTotPathDel>1.187</twTotPathDel><twClkSkew dest = "3.576" src = "2.484">-1.092</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out_6</twSrc><twDest BELType='FF'>MIPS/DATA_CACHE/cache_3_900</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X101Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu_btn_step_MUX_6038_o_BUFG</twSrcClk><twPathDel><twSite>SLICE_X101Y109.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out&lt;6&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y85.B1</twSite><twDelType>net</twDelType><twFanCnt>347</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y85.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>MIPS/DATA_CACHE/addr_index[1]_cache[3][159]_wide_mux_250_OUT&lt;4&gt;</twComp><twBEL>MIPS/DATA_CACHE/addr_index[1]_cache[3][159]_wide_mux_250_OUT&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y84.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>MIPS/DATA_CACHE/addr_index[1]_cache[3][159]_wide_mux_250_OUT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y84.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.028</twDelInfo><twComp>MIPS/DATA_CACHE/cache_3&lt;901&gt;</twComp><twBEL>MIPS/DATA_CACHE/cache[0][255]_cache[0][255]_mux_233_OUT&lt;132&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y84.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.131</twDelInfo><twComp>N482</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X79Y84.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.032</twDelInfo><twComp>MIPS/DATA_CACHE/cache_3&lt;901&gt;</twComp><twBEL>MIPS/DATA_CACHE/cache[0][255]_cache[0][255]_mux_233_OUT&lt;900&gt;1</twBEL><twBEL>MIPS/DATA_CACHE/cache_3_900</twBEL></twPathDel><twLogDel>0.124</twLogDel><twRouteDel>1.063</twRouteDel><twTotDel>1.187</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">MIPS/clk_INV_622_o_BUFG</twDestClk><twPctLog>10.4</twPctLog><twPctRoute>89.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.117</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out_2</twSrc><twDest BELType="FF">MIPS/DATA_CACHE/cache_3_900</twDest><twTotPathDel>1.308</twTotPathDel><twClkSkew dest = "3.576" src = "2.480">-1.096</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out_2</twSrc><twDest BELType='FF'>MIPS/DATA_CACHE/cache_3_900</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X95Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu_btn_step_MUX_6038_o_BUFG</twSrcClk><twPathDel><twSite>SLICE_X95Y110.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out&lt;2&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y88.D2</twSite><twDelType>net</twDelType><twFanCnt>110</twFanCnt><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y88.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>N2970</twComp><twBEL>MIPS/DATA_CACHE/cache[0][255]_cache[0][255]_mux_233_OUT&lt;128&gt;11_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y88.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.106</twDelInfo><twComp>N2970</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>N2970</twComp><twBEL>MIPS/DATA_CACHE/cache[0][255]_cache[0][255]_mux_233_OUT&lt;128&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y84.B6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>MIPS/DATA_CACHE/cache[0][255]_cache[0][255]_mux_233_OUT&lt;128&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y84.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.028</twDelInfo><twComp>MIPS/DATA_CACHE/cache_3&lt;901&gt;</twComp><twBEL>MIPS/DATA_CACHE/cache[0][255]_cache[0][255]_mux_233_OUT&lt;132&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y84.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.131</twDelInfo><twComp>N482</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X79Y84.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.032</twDelInfo><twComp>MIPS/DATA_CACHE/cache_3&lt;901&gt;</twComp><twBEL>MIPS/DATA_CACHE/cache[0][255]_cache[0][255]_mux_233_OUT&lt;900&gt;1</twBEL><twBEL>MIPS/DATA_CACHE/cache_3_900</twBEL></twPathDel><twLogDel>0.152</twLogDel><twRouteDel>1.156</twRouteDel><twTotDel>1.308</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">MIPS/clk_INV_622_o_BUFG</twDestClk><twPctLog>11.6</twPctLog><twPctRoute>88.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="29" iCriticalPaths="0" sType="EndPoint">Paths for end point MIPS/DATA_CACHE/cache_3_966 (SLICE_X82Y80.A4), 29 paths
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.000</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out_5</twSrc><twDest BELType="FF">MIPS/DATA_CACHE/cache_3_966</twDest><twTotPathDel>1.187</twTotPathDel><twClkSkew dest = "3.576" src = "2.484">-1.092</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out_5</twSrc><twDest BELType='FF'>MIPS/DATA_CACHE/cache_3_966</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X101Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu_btn_step_MUX_6038_o_BUFG</twSrcClk><twPathDel><twSite>SLICE_X101Y109.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out&lt;6&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y80.D2</twSite><twDelType>net</twDelType><twFanCnt>348</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y80.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>MIPS/DATA_CACHE/addr_index[1]_cache[3][223]_wide_mux_252_OUT&lt;6&gt;</twComp><twBEL>MIPS/DATA_CACHE/addr_index[1]_cache[3][223]_wide_mux_252_OUT&lt;6&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y80.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>MIPS/DATA_CACHE/addr_index[1]_cache[3][223]_wide_mux_252_OUT&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.028</twDelInfo><twComp>MIPS/DATA_CACHE/cache_3&lt;967&gt;</twComp><twBEL>MIPS/DATA_CACHE/cache[0][255]_cache[0][255]_mux_233_OUT&lt;198&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y80.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.134</twDelInfo><twComp>N464</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X82Y80.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.059</twDelInfo><twComp>MIPS/DATA_CACHE/cache_3&lt;967&gt;</twComp><twBEL>MIPS/DATA_CACHE/cache[0][255]_cache[0][255]_mux_233_OUT&lt;966&gt;1</twBEL><twBEL>MIPS/DATA_CACHE/cache_3_966</twBEL></twPathDel><twLogDel>0.097</twLogDel><twRouteDel>1.090</twRouteDel><twTotDel>1.187</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">MIPS/clk_INV_622_o_BUFG</twDestClk><twPctLog>8.2</twPctLog><twPctRoute>91.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.286</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/ctrl_sig_out_35</twSrc><twDest BELType="FF">MIPS/DATA_CACHE/cache_3_966</twDest><twTotPathDel>1.477</twTotPathDel><twClkSkew dest = "3.576" src = "2.480">-1.096</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/ctrl_sig_out_35</twSrc><twDest BELType='FF'>MIPS/DATA_CACHE/cache_3_966</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X97Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu_btn_step_MUX_6038_o_BUFG</twSrcClk><twPathDel><twSite>SLICE_X97Y114.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.127</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out&lt;16&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/ctrl_sig_out_35</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y96.A5</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/ctrl_sig_out&lt;35&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>MIPS/DBG/Mmux_debug_addr[5]_data[31]_wide_mux_0_OUT&lt;19&gt;118</twComp><twBEL>MIPS/DATA_CACHE/Sh5181</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y80.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>MIPS/DATA_CACHE/Sh518</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.028</twDelInfo><twComp>MIPS/DATA_CACHE/cache_3&lt;967&gt;</twComp><twBEL>MIPS/DATA_CACHE/cache[0][255]_cache[0][255]_mux_233_OUT&lt;198&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y80.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.134</twDelInfo><twComp>N464</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X82Y80.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.059</twDelInfo><twComp>MIPS/DATA_CACHE/cache_3&lt;967&gt;</twComp><twBEL>MIPS/DATA_CACHE/cache[0][255]_cache[0][255]_mux_233_OUT&lt;966&gt;1</twBEL><twBEL>MIPS/DATA_CACHE/cache_3_966</twBEL></twPathDel><twLogDel>0.124</twLogDel><twRouteDel>1.353</twRouteDel><twTotDel>1.477</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">MIPS/clk_INV_622_o_BUFG</twDestClk><twPctLog>8.4</twPctLog><twPctRoute>91.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.409</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out_3</twSrc><twDest BELType="FF">MIPS/DATA_CACHE/cache_3_966</twDest><twTotPathDel>1.597</twTotPathDel><twClkSkew dest = "3.576" src = "2.483">-1.093</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out_3</twSrc><twDest BELType='FF'>MIPS/DATA_CACHE/cache_3_966</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X97Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu_btn_step_MUX_6038_o_BUFG</twSrcClk><twPathDel><twSite>SLICE_X97Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out&lt;4&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y91.A6</twSite><twDelType>net</twDelType><twFanCnt>302</twFanCnt><twDelInfo twEdge="twRising">1.012</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>MIPS/DATA_CACHE/cache[0][255]_cache[0][255]_mux_233_OUT&lt;192&gt;11</twComp><twBEL>MIPS/DATA_CACHE/cache[0][255]_cache[0][255]_mux_233_OUT&lt;192&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y80.B3</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>MIPS/DATA_CACHE/cache[0][255]_cache[0][255]_mux_233_OUT&lt;192&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.028</twDelInfo><twComp>MIPS/DATA_CACHE/cache_3&lt;967&gt;</twComp><twBEL>MIPS/DATA_CACHE/cache[0][255]_cache[0][255]_mux_233_OUT&lt;198&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y80.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.134</twDelInfo><twComp>N464</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X82Y80.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.059</twDelInfo><twComp>MIPS/DATA_CACHE/cache_3&lt;967&gt;</twComp><twBEL>MIPS/DATA_CACHE/cache[0][255]_cache[0][255]_mux_233_OUT&lt;966&gt;1</twBEL><twBEL>MIPS/DATA_CACHE/cache_3_966</twBEL></twPathDel><twLogDel>0.097</twLogDel><twRouteDel>1.500</twRouteDel><twTotDel>1.597</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">MIPS/clk_INV_622_o_BUFG</twDestClk><twPctLog>6.1</twPctLog><twPctRoute>93.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/mem_data_out_17 (SLICE_X90Y112.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.000</twSlack><twSrc BELType="FF">MIPS/DATA_CACHE/state_FSM_FFd2</twSrc><twDest BELType="FF">MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/mem_data_out_17</twDest><twTotPathDel>0.502</twTotPathDel><twClkSkew dest = "3.173" src = "2.766">-0.407</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>MIPS/DATA_CACHE/state_FSM_FFd2</twSrc><twDest BELType='FF'>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/mem_data_out_17</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X89Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">MIPS/clk_INV_622_o_BUFG</twSrcClk><twPathDel><twSite>SLICE_X89Y100.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>MIPS/DATA_CACHE/state_FSM_FFd2</twComp><twBEL>MIPS/DATA_CACHE/state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y112.A4</twSite><twDelType>net</twDelType><twFanCnt>59</twFanCnt><twDelInfo twEdge="twFalling">0.461</twDelInfo><twComp>MIPS/DATA_CACHE/state_FSM_FFd2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X90Y112.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.059</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/mem_data_out&lt;18&gt;</twComp><twBEL>MIPS/DATA_CACHE/Mmux_dout91</twBEL><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/mem_data_out_17</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.461</twRouteDel><twTotDel>0.502</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu_btn_step_MUX_6038_o_BUFG</twDestClk><twPctLog>8.2</twPctLog><twPctRoute>91.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="43"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP &quot;CLK_GEN_clkout3&quot; TS_CLKIN / 0.05 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="44" type="MINPERIOD" name="Trper_CLKA" slack="98.161" period="100.000" constraintValue="100.000" deviceLimit="1.839" freqLimit="543.774" physResource="MIPS/DATA_CACHE/DATA_RAM/Mram_data1/CLKARDCLK" logResource="MIPS/DATA_CACHE/DATA_RAM/Mram_data1/CLKARDCLK" locationPin="RAMB18_X3Y36.RDCLK" clockNet="MIPS/clk_INV_622_o_BUFG"/><twPinLimit anchorID="45" type="MINPERIOD" name="Trper_CLKA" slack="98.161" period="100.000" constraintValue="100.000" deviceLimit="1.839" freqLimit="543.774" physResource="MIPS/DATA_CACHE/DATA_RAM/Mram_data1/CLKBWRCLK" logResource="MIPS/DATA_CACHE/DATA_RAM/Mram_data1/CLKBWRCLK" locationPin="RAMB18_X3Y36.WRCLK" clockNet="MIPS/clk_INV_622_o_BUFG"/><twPinLimit anchorID="46" type="MINPERIOD" name="Tbcper_I(Fmax)" slack="98.591" period="100.000" constraintValue="100.000" deviceLimit="1.409" freqLimit="709.723" physResource="clk_cpu_btn_step_MUX_6038_o_BUFG/I0" logResource="clk_cpu_btn_step_MUX_6038_o_BUFG/I0" locationPin="BUFGCTRL_X0Y29.I0" clockNet="clk_cpu_btn_step_MUX_6038_o"/></twPinLimitRpt></twConst><twConst anchorID="47" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_CLK_GEN_clkout2 = PERIOD TIMEGRP &quot;CLK_GEN_clkout2&quot; TS_CLKIN / 0.125 HIGH         50%;</twConstName><twItemCnt>217415</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1316</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>33.894</twMinPer></twConstHead><twPathRptBanner iPaths="5529" iCriticalPaths="0" sType="EndPoint">Paths for end point VGA_DEBUG/Mram_data_buf4_RAMA (SLICE_X70Y119.AI), 5529 paths
</twPathRptBanner><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.053</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out_20</twSrc><twDest BELType="RAM">VGA_DEBUG/Mram_data_buf4_RAMA</twDest><twTotPathDel>12.484</twTotPathDel><twClkSkew dest = "3.669" src = "7.917">4.248</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out_20</twSrc><twDest BELType='RAM'>VGA_DEBUG/Mram_data_buf4_RAMA</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X93Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu_btn_step_MUX_6038_o_BUFG</twSrcClk><twPathDel><twSite>SLICE_X93Y116.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out&lt;20&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y101.A3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">6.916</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y101.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>MIPS/DATA_CACHE/Mcompar_addr_index[1]_addr_tag[24]_equal_12_o_cy&lt;7&gt;</twComp><twBEL>MIPS/DATA_CACHE/Mcompar_addr_index[1]_addr_tag[24]_equal_12_o_lut&lt;4&gt;</twBEL><twBEL>MIPS/DATA_CACHE/Mcompar_addr_index[1]_addr_tag[24]_equal_12_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y102.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/DATA_CACHE/Mcompar_addr_index[1]_addr_tag[24]_equal_12_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y102.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.218</twDelInfo><twComp>MIPS/DATA_CACHE/ram_addr&lt;5&gt;</twComp><twBEL>MIPS/DATA_CACHE/Mmux_ram_addr491_cy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y97.A2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>MIPS/DATA_CACHE/addr_index[1]_addr_tag[24]_equal_12_o</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y97.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/DBG/Mmux_debug_addr[5]_data[31]_wide_mux_0_OUT&lt;21&gt;1111</twComp><twBEL>MIPS/DATA_CACHE/m0h11</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y112.C1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.873</twDelInfo><twComp>MIPS/DATA_CACHE/m0h1</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y112.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/mem_data_out&lt;18&gt;</twComp><twBEL>MIPS/DATA_CACHE/Mmux_dout101</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y112.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>MIPS/mem_data_r&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y112.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/mem_data_out&lt;18&gt;</twComp><twBEL>MIPS/DBG/Mmux_debug_data101</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y114.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>MIPS/DBG/Mmux_debug_data10</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y114.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/DBG/Mmux_debug_data101</twComp><twBEL>MIPS/DBG/Mmux_debug_data102</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y114.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>MIPS/DBG/Mmux_debug_data101</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y114.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/DBG/Mmux_debug_data101</twComp><twBEL>MIPS/DBG/Mmux_debug_data106</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y118.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.856</twDelInfo><twComp>MIPS/DBG/Mmux_debug_data105</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y118.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Mmux_res484</twComp><twBEL>MIPS/DBG/Mmux_debug_data107</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y118.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.359</twDelInfo><twComp>MIPS/DBG/Mmux_debug_data106</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y118.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Mmux_res484</twComp><twBEL>MIPS/DBG/Mmux_debug_data108</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y119.AI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>debug_data&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y119.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.096</twDelInfo><twComp>VGA_DEBUG/Sh51</twComp><twBEL>VGA_DEBUG/Mram_data_buf4_RAMA</twBEL></twPathDel><twLogDel>1.223</twLogDel><twRouteDel>11.261</twRouteDel><twTotDel>12.484</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="120.000">clk_disp</twDestClk><twPctLog>9.8</twPctLog><twPctRoute>90.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.801</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out_6</twSrc><twDest BELType="RAM">VGA_DEBUG/Mram_data_buf4_RAMA</twDest><twTotPathDel>9.726</twTotPathDel><twClkSkew dest = "3.669" src = "7.927">4.258</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out_6</twSrc><twDest BELType='RAM'>VGA_DEBUG/Mram_data_buf4_RAMA</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X101Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu_btn_step_MUX_6038_o_BUFG</twSrcClk><twPathDel><twSite>SLICE_X101Y109.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out&lt;6&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y96.B1</twSite><twDelType>net</twDelType><twFanCnt>347</twFanCnt><twDelInfo twEdge="twRising">3.547</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y96.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/DATA_CACHE/addr_index[1]_tag[3][24]_wide_mux_10_OUT&lt;0&gt;</twComp><twBEL>MIPS/DATA_CACHE/mux1001281</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y100.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>MIPS/DATA_CACHE/addr_index[1]_tag[3][24]_wide_mux_10_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y100.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>MIPS/DATA_CACHE/Mcompar_addr_index[1]_addr_tag[24]_equal_12_o_cy&lt;3&gt;</twComp><twBEL>MIPS/DATA_CACHE/Mcompar_addr_index[1]_addr_tag[24]_equal_12_o_lut&lt;0&gt;</twBEL><twBEL>MIPS/DATA_CACHE/Mcompar_addr_index[1]_addr_tag[24]_equal_12_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y101.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/DATA_CACHE/Mcompar_addr_index[1]_addr_tag[24]_equal_12_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y101.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>MIPS/DATA_CACHE/Mcompar_addr_index[1]_addr_tag[24]_equal_12_o_cy&lt;7&gt;</twComp><twBEL>MIPS/DATA_CACHE/Mcompar_addr_index[1]_addr_tag[24]_equal_12_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y102.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/DATA_CACHE/Mcompar_addr_index[1]_addr_tag[24]_equal_12_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y102.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.218</twDelInfo><twComp>MIPS/DATA_CACHE/ram_addr&lt;5&gt;</twComp><twBEL>MIPS/DATA_CACHE/Mmux_ram_addr491_cy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y97.A2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>MIPS/DATA_CACHE/addr_index[1]_addr_tag[24]_equal_12_o</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y97.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/DBG/Mmux_debug_addr[5]_data[31]_wide_mux_0_OUT&lt;21&gt;1111</twComp><twBEL>MIPS/DATA_CACHE/m0h11</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y112.C1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.873</twDelInfo><twComp>MIPS/DATA_CACHE/m0h1</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y112.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/mem_data_out&lt;18&gt;</twComp><twBEL>MIPS/DATA_CACHE/Mmux_dout101</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y112.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>MIPS/mem_data_r&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y112.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/mem_data_out&lt;18&gt;</twComp><twBEL>MIPS/DBG/Mmux_debug_data101</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y114.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>MIPS/DBG/Mmux_debug_data10</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y114.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/DBG/Mmux_debug_data101</twComp><twBEL>MIPS/DBG/Mmux_debug_data102</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y114.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>MIPS/DBG/Mmux_debug_data101</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y114.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/DBG/Mmux_debug_data101</twComp><twBEL>MIPS/DBG/Mmux_debug_data106</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y118.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.856</twDelInfo><twComp>MIPS/DBG/Mmux_debug_data105</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y118.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Mmux_res484</twComp><twBEL>MIPS/DBG/Mmux_debug_data107</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y118.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.359</twDelInfo><twComp>MIPS/DBG/Mmux_debug_data106</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y118.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Mmux_res484</twComp><twBEL>MIPS/DBG/Mmux_debug_data108</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y119.AI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>debug_data&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y119.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.096</twDelInfo><twComp>VGA_DEBUG/Sh51</twComp><twBEL>VGA_DEBUG/Mram_data_buf4_RAMA</twBEL></twPathDel><twLogDel>1.320</twLogDel><twRouteDel>8.406</twRouteDel><twTotDel>9.726</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="120.000">clk_disp</twDestClk><twPctLog>13.6</twPctLog><twPctRoute>86.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.878</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out_5</twSrc><twDest BELType="RAM">VGA_DEBUG/Mram_data_buf4_RAMA</twDest><twTotPathDel>9.649</twTotPathDel><twClkSkew dest = "3.669" src = "7.927">4.258</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out_5</twSrc><twDest BELType='RAM'>VGA_DEBUG/Mram_data_buf4_RAMA</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X101Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu_btn_step_MUX_6038_o_BUFG</twSrcClk><twPathDel><twSite>SLICE_X101Y109.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out&lt;6&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y96.B2</twSite><twDelType>net</twDelType><twFanCnt>348</twFanCnt><twDelInfo twEdge="twRising">3.470</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y96.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/DATA_CACHE/addr_index[1]_tag[3][24]_wide_mux_10_OUT&lt;0&gt;</twComp><twBEL>MIPS/DATA_CACHE/mux1001281</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y100.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>MIPS/DATA_CACHE/addr_index[1]_tag[3][24]_wide_mux_10_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y100.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>MIPS/DATA_CACHE/Mcompar_addr_index[1]_addr_tag[24]_equal_12_o_cy&lt;3&gt;</twComp><twBEL>MIPS/DATA_CACHE/Mcompar_addr_index[1]_addr_tag[24]_equal_12_o_lut&lt;0&gt;</twBEL><twBEL>MIPS/DATA_CACHE/Mcompar_addr_index[1]_addr_tag[24]_equal_12_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y101.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/DATA_CACHE/Mcompar_addr_index[1]_addr_tag[24]_equal_12_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y101.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>MIPS/DATA_CACHE/Mcompar_addr_index[1]_addr_tag[24]_equal_12_o_cy&lt;7&gt;</twComp><twBEL>MIPS/DATA_CACHE/Mcompar_addr_index[1]_addr_tag[24]_equal_12_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y102.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/DATA_CACHE/Mcompar_addr_index[1]_addr_tag[24]_equal_12_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y102.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.218</twDelInfo><twComp>MIPS/DATA_CACHE/ram_addr&lt;5&gt;</twComp><twBEL>MIPS/DATA_CACHE/Mmux_ram_addr491_cy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y97.A2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>MIPS/DATA_CACHE/addr_index[1]_addr_tag[24]_equal_12_o</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y97.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/DBG/Mmux_debug_addr[5]_data[31]_wide_mux_0_OUT&lt;21&gt;1111</twComp><twBEL>MIPS/DATA_CACHE/m0h11</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y112.C1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.873</twDelInfo><twComp>MIPS/DATA_CACHE/m0h1</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y112.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/mem_data_out&lt;18&gt;</twComp><twBEL>MIPS/DATA_CACHE/Mmux_dout101</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y112.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>MIPS/mem_data_r&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y112.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/mem_data_out&lt;18&gt;</twComp><twBEL>MIPS/DBG/Mmux_debug_data101</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y114.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>MIPS/DBG/Mmux_debug_data10</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y114.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/DBG/Mmux_debug_data101</twComp><twBEL>MIPS/DBG/Mmux_debug_data102</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y114.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>MIPS/DBG/Mmux_debug_data101</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y114.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/DBG/Mmux_debug_data101</twComp><twBEL>MIPS/DBG/Mmux_debug_data106</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y118.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.856</twDelInfo><twComp>MIPS/DBG/Mmux_debug_data105</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y118.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Mmux_res484</twComp><twBEL>MIPS/DBG/Mmux_debug_data107</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y118.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.359</twDelInfo><twComp>MIPS/DBG/Mmux_debug_data106</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y118.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Mmux_res484</twComp><twBEL>MIPS/DBG/Mmux_debug_data108</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y119.AI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>debug_data&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y119.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.096</twDelInfo><twComp>VGA_DEBUG/Sh51</twComp><twBEL>VGA_DEBUG/Mram_data_buf4_RAMA</twBEL></twPathDel><twLogDel>1.320</twLogDel><twRouteDel>8.329</twRouteDel><twTotDel>9.649</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="120.000">clk_disp</twDestClk><twPctLog>13.7</twPctLog><twPctRoute>86.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6603" iCriticalPaths="0" sType="EndPoint">Paths for end point VGA_DEBUG/Mram_data_buf62/SP (SLICE_X74Y120.CI), 6603 paths
</twPathRptBanner><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.183</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out_20</twSrc><twDest BELType="RAM">VGA_DEBUG/Mram_data_buf62/SP</twDest><twTotPathDel>12.352</twTotPathDel><twClkSkew dest = "3.667" src = "7.917">4.250</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out_20</twSrc><twDest BELType='RAM'>VGA_DEBUG/Mram_data_buf62/SP</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X93Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu_btn_step_MUX_6038_o_BUFG</twSrcClk><twPathDel><twSite>SLICE_X93Y116.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out&lt;20&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y101.A3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">6.916</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y101.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>MIPS/DATA_CACHE/Mcompar_addr_index[1]_addr_tag[24]_equal_12_o_cy&lt;7&gt;</twComp><twBEL>MIPS/DATA_CACHE/Mcompar_addr_index[1]_addr_tag[24]_equal_12_o_lut&lt;4&gt;</twBEL><twBEL>MIPS/DATA_CACHE/Mcompar_addr_index[1]_addr_tag[24]_equal_12_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y102.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/DATA_CACHE/Mcompar_addr_index[1]_addr_tag[24]_equal_12_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y102.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.218</twDelInfo><twComp>MIPS/DATA_CACHE/ram_addr&lt;5&gt;</twComp><twBEL>MIPS/DATA_CACHE/Mmux_ram_addr491_cy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y97.A2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>MIPS/DATA_CACHE/addr_index[1]_addr_tag[24]_equal_12_o</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y97.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/DBG/Mmux_debug_addr[5]_data[31]_wide_mux_0_OUT&lt;21&gt;1111</twComp><twBEL>MIPS/DATA_CACHE/m0h11</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y110.C1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.724</twDelInfo><twComp>MIPS/DATA_CACHE/m0h1</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y110.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/mem_data_out&lt;31&gt;</twComp><twBEL>MIPS/DATA_CACHE/Mmux_dout251</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y110.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>MIPS/mem_data_r&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y110.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/mem_data_out&lt;31&gt;</twComp><twBEL>MIPS/DBG/Mmux_debug_data251</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y118.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>MIPS/DBG/Mmux_debug_data251</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y118.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/DBG/Mmux_debug_data252</twComp><twBEL>MIPS/DBG/Mmux_debug_data252</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y120.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.571</twDelInfo><twComp>MIPS/DBG/Mmux_debug_data252</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y120.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/sw_data_out&lt;31&gt;</twComp><twBEL>MIPS/DBG/Mmux_debug_data256</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y120.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>MIPS/DBG/Mmux_debug_data256</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y120.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>debug_data&lt;30&gt;</twComp><twBEL>MIPS/DBG/Mmux_debug_data257</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y120.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>MIPS/DBG/Mmux_debug_data257</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y120.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>debug_data&lt;30&gt;</twComp><twBEL>MIPS/DBG/Mmux_debug_data258</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y120.CI</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>debug_data&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y120.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>VGA_DEBUG/Sh58</twComp><twBEL>VGA_DEBUG/Mram_data_buf62/SP</twBEL></twPathDel><twLogDel>1.327</twLogDel><twRouteDel>11.025</twRouteDel><twTotDel>12.352</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="120.000">clk_disp</twDestClk><twPctLog>10.7</twPctLog><twPctRoute>89.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.931</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out_6</twSrc><twDest BELType="RAM">VGA_DEBUG/Mram_data_buf62/SP</twDest><twTotPathDel>9.594</twTotPathDel><twClkSkew dest = "3.667" src = "7.927">4.260</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out_6</twSrc><twDest BELType='RAM'>VGA_DEBUG/Mram_data_buf62/SP</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X101Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu_btn_step_MUX_6038_o_BUFG</twSrcClk><twPathDel><twSite>SLICE_X101Y109.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out&lt;6&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y96.B1</twSite><twDelType>net</twDelType><twFanCnt>347</twFanCnt><twDelInfo twEdge="twRising">3.547</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y96.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/DATA_CACHE/addr_index[1]_tag[3][24]_wide_mux_10_OUT&lt;0&gt;</twComp><twBEL>MIPS/DATA_CACHE/mux1001281</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y100.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>MIPS/DATA_CACHE/addr_index[1]_tag[3][24]_wide_mux_10_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y100.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>MIPS/DATA_CACHE/Mcompar_addr_index[1]_addr_tag[24]_equal_12_o_cy&lt;3&gt;</twComp><twBEL>MIPS/DATA_CACHE/Mcompar_addr_index[1]_addr_tag[24]_equal_12_o_lut&lt;0&gt;</twBEL><twBEL>MIPS/DATA_CACHE/Mcompar_addr_index[1]_addr_tag[24]_equal_12_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y101.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/DATA_CACHE/Mcompar_addr_index[1]_addr_tag[24]_equal_12_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y101.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>MIPS/DATA_CACHE/Mcompar_addr_index[1]_addr_tag[24]_equal_12_o_cy&lt;7&gt;</twComp><twBEL>MIPS/DATA_CACHE/Mcompar_addr_index[1]_addr_tag[24]_equal_12_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y102.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/DATA_CACHE/Mcompar_addr_index[1]_addr_tag[24]_equal_12_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y102.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.218</twDelInfo><twComp>MIPS/DATA_CACHE/ram_addr&lt;5&gt;</twComp><twBEL>MIPS/DATA_CACHE/Mmux_ram_addr491_cy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y97.A2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>MIPS/DATA_CACHE/addr_index[1]_addr_tag[24]_equal_12_o</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y97.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/DBG/Mmux_debug_addr[5]_data[31]_wide_mux_0_OUT&lt;21&gt;1111</twComp><twBEL>MIPS/DATA_CACHE/m0h11</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y110.C1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.724</twDelInfo><twComp>MIPS/DATA_CACHE/m0h1</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y110.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/mem_data_out&lt;31&gt;</twComp><twBEL>MIPS/DATA_CACHE/Mmux_dout251</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y110.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>MIPS/mem_data_r&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y110.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/mem_data_out&lt;31&gt;</twComp><twBEL>MIPS/DBG/Mmux_debug_data251</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y118.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>MIPS/DBG/Mmux_debug_data251</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y118.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/DBG/Mmux_debug_data252</twComp><twBEL>MIPS/DBG/Mmux_debug_data252</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y120.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.571</twDelInfo><twComp>MIPS/DBG/Mmux_debug_data252</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y120.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/sw_data_out&lt;31&gt;</twComp><twBEL>MIPS/DBG/Mmux_debug_data256</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y120.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>MIPS/DBG/Mmux_debug_data256</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y120.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>debug_data&lt;30&gt;</twComp><twBEL>MIPS/DBG/Mmux_debug_data257</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y120.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>MIPS/DBG/Mmux_debug_data257</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y120.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>debug_data&lt;30&gt;</twComp><twBEL>MIPS/DBG/Mmux_debug_data258</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y120.CI</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>debug_data&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y120.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>VGA_DEBUG/Sh58</twComp><twBEL>VGA_DEBUG/Mram_data_buf62/SP</twBEL></twPathDel><twLogDel>1.424</twLogDel><twRouteDel>8.170</twRouteDel><twTotDel>9.594</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="120.000">clk_disp</twDestClk><twPctLog>14.8</twPctLog><twPctRoute>85.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.008</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out_5</twSrc><twDest BELType="RAM">VGA_DEBUG/Mram_data_buf62/SP</twDest><twTotPathDel>9.517</twTotPathDel><twClkSkew dest = "3.667" src = "7.927">4.260</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out_5</twSrc><twDest BELType='RAM'>VGA_DEBUG/Mram_data_buf62/SP</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X101Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu_btn_step_MUX_6038_o_BUFG</twSrcClk><twPathDel><twSite>SLICE_X101Y109.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out&lt;6&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y96.B2</twSite><twDelType>net</twDelType><twFanCnt>348</twFanCnt><twDelInfo twEdge="twRising">3.470</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y96.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/DATA_CACHE/addr_index[1]_tag[3][24]_wide_mux_10_OUT&lt;0&gt;</twComp><twBEL>MIPS/DATA_CACHE/mux1001281</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y100.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>MIPS/DATA_CACHE/addr_index[1]_tag[3][24]_wide_mux_10_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y100.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>MIPS/DATA_CACHE/Mcompar_addr_index[1]_addr_tag[24]_equal_12_o_cy&lt;3&gt;</twComp><twBEL>MIPS/DATA_CACHE/Mcompar_addr_index[1]_addr_tag[24]_equal_12_o_lut&lt;0&gt;</twBEL><twBEL>MIPS/DATA_CACHE/Mcompar_addr_index[1]_addr_tag[24]_equal_12_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y101.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/DATA_CACHE/Mcompar_addr_index[1]_addr_tag[24]_equal_12_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y101.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>MIPS/DATA_CACHE/Mcompar_addr_index[1]_addr_tag[24]_equal_12_o_cy&lt;7&gt;</twComp><twBEL>MIPS/DATA_CACHE/Mcompar_addr_index[1]_addr_tag[24]_equal_12_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y102.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/DATA_CACHE/Mcompar_addr_index[1]_addr_tag[24]_equal_12_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y102.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.218</twDelInfo><twComp>MIPS/DATA_CACHE/ram_addr&lt;5&gt;</twComp><twBEL>MIPS/DATA_CACHE/Mmux_ram_addr491_cy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y97.A2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>MIPS/DATA_CACHE/addr_index[1]_addr_tag[24]_equal_12_o</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y97.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/DBG/Mmux_debug_addr[5]_data[31]_wide_mux_0_OUT&lt;21&gt;1111</twComp><twBEL>MIPS/DATA_CACHE/m0h11</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y110.C1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.724</twDelInfo><twComp>MIPS/DATA_CACHE/m0h1</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y110.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/mem_data_out&lt;31&gt;</twComp><twBEL>MIPS/DATA_CACHE/Mmux_dout251</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y110.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>MIPS/mem_data_r&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y110.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/mem_data_out&lt;31&gt;</twComp><twBEL>MIPS/DBG/Mmux_debug_data251</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y118.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>MIPS/DBG/Mmux_debug_data251</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y118.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/DBG/Mmux_debug_data252</twComp><twBEL>MIPS/DBG/Mmux_debug_data252</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y120.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.571</twDelInfo><twComp>MIPS/DBG/Mmux_debug_data252</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y120.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/sw_data_out&lt;31&gt;</twComp><twBEL>MIPS/DBG/Mmux_debug_data256</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y120.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>MIPS/DBG/Mmux_debug_data256</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y120.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>debug_data&lt;30&gt;</twComp><twBEL>MIPS/DBG/Mmux_debug_data257</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y120.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>MIPS/DBG/Mmux_debug_data257</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y120.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>debug_data&lt;30&gt;</twComp><twBEL>MIPS/DBG/Mmux_debug_data258</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y120.CI</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>debug_data&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y120.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>VGA_DEBUG/Sh58</twComp><twBEL>VGA_DEBUG/Mram_data_buf62/SP</twBEL></twPathDel><twLogDel>1.424</twLogDel><twRouteDel>8.093</twRouteDel><twTotDel>9.517</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="120.000">clk_disp</twDestClk><twPctLog>15.0</twPctLog><twPctRoute>85.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6603" iCriticalPaths="0" sType="EndPoint">Paths for end point VGA_DEBUG/Mram_data_buf62/DP (SLICE_X74Y120.AI), 6603 paths
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.193</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out_20</twSrc><twDest BELType="RAM">VGA_DEBUG/Mram_data_buf62/DP</twDest><twTotPathDel>12.342</twTotPathDel><twClkSkew dest = "3.667" src = "7.917">4.250</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out_20</twSrc><twDest BELType='RAM'>VGA_DEBUG/Mram_data_buf62/DP</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X93Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu_btn_step_MUX_6038_o_BUFG</twSrcClk><twPathDel><twSite>SLICE_X93Y116.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out&lt;20&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y101.A3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">6.916</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y101.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>MIPS/DATA_CACHE/Mcompar_addr_index[1]_addr_tag[24]_equal_12_o_cy&lt;7&gt;</twComp><twBEL>MIPS/DATA_CACHE/Mcompar_addr_index[1]_addr_tag[24]_equal_12_o_lut&lt;4&gt;</twBEL><twBEL>MIPS/DATA_CACHE/Mcompar_addr_index[1]_addr_tag[24]_equal_12_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y102.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/DATA_CACHE/Mcompar_addr_index[1]_addr_tag[24]_equal_12_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y102.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.218</twDelInfo><twComp>MIPS/DATA_CACHE/ram_addr&lt;5&gt;</twComp><twBEL>MIPS/DATA_CACHE/Mmux_ram_addr491_cy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y97.A2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>MIPS/DATA_CACHE/addr_index[1]_addr_tag[24]_equal_12_o</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y97.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/DBG/Mmux_debug_addr[5]_data[31]_wide_mux_0_OUT&lt;21&gt;1111</twComp><twBEL>MIPS/DATA_CACHE/m0h11</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y110.C1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.724</twDelInfo><twComp>MIPS/DATA_CACHE/m0h1</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y110.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/mem_data_out&lt;31&gt;</twComp><twBEL>MIPS/DATA_CACHE/Mmux_dout251</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y110.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>MIPS/mem_data_r&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y110.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/mem_data_out&lt;31&gt;</twComp><twBEL>MIPS/DBG/Mmux_debug_data251</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y118.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>MIPS/DBG/Mmux_debug_data251</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y118.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/DBG/Mmux_debug_data252</twComp><twBEL>MIPS/DBG/Mmux_debug_data252</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y120.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.571</twDelInfo><twComp>MIPS/DBG/Mmux_debug_data252</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y120.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/sw_data_out&lt;31&gt;</twComp><twBEL>MIPS/DBG/Mmux_debug_data256</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y120.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>MIPS/DBG/Mmux_debug_data256</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y120.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>debug_data&lt;30&gt;</twComp><twBEL>MIPS/DBG/Mmux_debug_data257</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y120.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>MIPS/DBG/Mmux_debug_data257</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y120.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>debug_data&lt;30&gt;</twComp><twBEL>MIPS/DBG/Mmux_debug_data258</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y120.AI</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>debug_data&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y120.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>VGA_DEBUG/Sh58</twComp><twBEL>VGA_DEBUG/Mram_data_buf62/DP</twBEL></twPathDel><twLogDel>1.318</twLogDel><twRouteDel>11.024</twRouteDel><twTotDel>12.342</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="120.000">clk_disp</twDestClk><twPctLog>10.7</twPctLog><twPctRoute>89.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.941</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out_6</twSrc><twDest BELType="RAM">VGA_DEBUG/Mram_data_buf62/DP</twDest><twTotPathDel>9.584</twTotPathDel><twClkSkew dest = "3.667" src = "7.927">4.260</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out_6</twSrc><twDest BELType='RAM'>VGA_DEBUG/Mram_data_buf62/DP</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X101Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu_btn_step_MUX_6038_o_BUFG</twSrcClk><twPathDel><twSite>SLICE_X101Y109.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out&lt;6&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y96.B1</twSite><twDelType>net</twDelType><twFanCnt>347</twFanCnt><twDelInfo twEdge="twRising">3.547</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y96.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/DATA_CACHE/addr_index[1]_tag[3][24]_wide_mux_10_OUT&lt;0&gt;</twComp><twBEL>MIPS/DATA_CACHE/mux1001281</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y100.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>MIPS/DATA_CACHE/addr_index[1]_tag[3][24]_wide_mux_10_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y100.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>MIPS/DATA_CACHE/Mcompar_addr_index[1]_addr_tag[24]_equal_12_o_cy&lt;3&gt;</twComp><twBEL>MIPS/DATA_CACHE/Mcompar_addr_index[1]_addr_tag[24]_equal_12_o_lut&lt;0&gt;</twBEL><twBEL>MIPS/DATA_CACHE/Mcompar_addr_index[1]_addr_tag[24]_equal_12_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y101.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/DATA_CACHE/Mcompar_addr_index[1]_addr_tag[24]_equal_12_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y101.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>MIPS/DATA_CACHE/Mcompar_addr_index[1]_addr_tag[24]_equal_12_o_cy&lt;7&gt;</twComp><twBEL>MIPS/DATA_CACHE/Mcompar_addr_index[1]_addr_tag[24]_equal_12_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y102.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/DATA_CACHE/Mcompar_addr_index[1]_addr_tag[24]_equal_12_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y102.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.218</twDelInfo><twComp>MIPS/DATA_CACHE/ram_addr&lt;5&gt;</twComp><twBEL>MIPS/DATA_CACHE/Mmux_ram_addr491_cy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y97.A2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>MIPS/DATA_CACHE/addr_index[1]_addr_tag[24]_equal_12_o</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y97.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/DBG/Mmux_debug_addr[5]_data[31]_wide_mux_0_OUT&lt;21&gt;1111</twComp><twBEL>MIPS/DATA_CACHE/m0h11</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y110.C1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.724</twDelInfo><twComp>MIPS/DATA_CACHE/m0h1</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y110.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/mem_data_out&lt;31&gt;</twComp><twBEL>MIPS/DATA_CACHE/Mmux_dout251</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y110.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>MIPS/mem_data_r&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y110.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/mem_data_out&lt;31&gt;</twComp><twBEL>MIPS/DBG/Mmux_debug_data251</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y118.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>MIPS/DBG/Mmux_debug_data251</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y118.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/DBG/Mmux_debug_data252</twComp><twBEL>MIPS/DBG/Mmux_debug_data252</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y120.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.571</twDelInfo><twComp>MIPS/DBG/Mmux_debug_data252</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y120.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/sw_data_out&lt;31&gt;</twComp><twBEL>MIPS/DBG/Mmux_debug_data256</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y120.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>MIPS/DBG/Mmux_debug_data256</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y120.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>debug_data&lt;30&gt;</twComp><twBEL>MIPS/DBG/Mmux_debug_data257</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y120.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>MIPS/DBG/Mmux_debug_data257</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y120.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>debug_data&lt;30&gt;</twComp><twBEL>MIPS/DBG/Mmux_debug_data258</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y120.AI</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>debug_data&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y120.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>VGA_DEBUG/Sh58</twComp><twBEL>VGA_DEBUG/Mram_data_buf62/DP</twBEL></twPathDel><twLogDel>1.415</twLogDel><twRouteDel>8.169</twRouteDel><twTotDel>9.584</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="120.000">clk_disp</twDestClk><twPctLog>14.8</twPctLog><twPctRoute>85.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.018</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out_5</twSrc><twDest BELType="RAM">VGA_DEBUG/Mram_data_buf62/DP</twDest><twTotPathDel>9.507</twTotPathDel><twClkSkew dest = "3.667" src = "7.927">4.260</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out_5</twSrc><twDest BELType='RAM'>VGA_DEBUG/Mram_data_buf62/DP</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X101Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu_btn_step_MUX_6038_o_BUFG</twSrcClk><twPathDel><twSite>SLICE_X101Y109.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out&lt;6&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y96.B2</twSite><twDelType>net</twDelType><twFanCnt>348</twFanCnt><twDelInfo twEdge="twRising">3.470</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/alu_res_out&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y96.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/DATA_CACHE/addr_index[1]_tag[3][24]_wide_mux_10_OUT&lt;0&gt;</twComp><twBEL>MIPS/DATA_CACHE/mux1001281</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y100.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>MIPS/DATA_CACHE/addr_index[1]_tag[3][24]_wide_mux_10_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y100.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>MIPS/DATA_CACHE/Mcompar_addr_index[1]_addr_tag[24]_equal_12_o_cy&lt;3&gt;</twComp><twBEL>MIPS/DATA_CACHE/Mcompar_addr_index[1]_addr_tag[24]_equal_12_o_lut&lt;0&gt;</twBEL><twBEL>MIPS/DATA_CACHE/Mcompar_addr_index[1]_addr_tag[24]_equal_12_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y101.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/DATA_CACHE/Mcompar_addr_index[1]_addr_tag[24]_equal_12_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y101.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>MIPS/DATA_CACHE/Mcompar_addr_index[1]_addr_tag[24]_equal_12_o_cy&lt;7&gt;</twComp><twBEL>MIPS/DATA_CACHE/Mcompar_addr_index[1]_addr_tag[24]_equal_12_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y102.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/DATA_CACHE/Mcompar_addr_index[1]_addr_tag[24]_equal_12_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y102.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.218</twDelInfo><twComp>MIPS/DATA_CACHE/ram_addr&lt;5&gt;</twComp><twBEL>MIPS/DATA_CACHE/Mmux_ram_addr491_cy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y97.A2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>MIPS/DATA_CACHE/addr_index[1]_addr_tag[24]_equal_12_o</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y97.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/DBG/Mmux_debug_addr[5]_data[31]_wide_mux_0_OUT&lt;21&gt;1111</twComp><twBEL>MIPS/DATA_CACHE/m0h11</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y110.C1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.724</twDelInfo><twComp>MIPS/DATA_CACHE/m0h1</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y110.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/mem_data_out&lt;31&gt;</twComp><twBEL>MIPS/DATA_CACHE/Mmux_dout251</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y110.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>MIPS/mem_data_r&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y110.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/mem_data_out&lt;31&gt;</twComp><twBEL>MIPS/DBG/Mmux_debug_data251</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y118.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>MIPS/DBG/Mmux_debug_data251</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y118.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/DBG/Mmux_debug_data252</twComp><twBEL>MIPS/DBG/Mmux_debug_data252</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y120.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.571</twDelInfo><twComp>MIPS/DBG/Mmux_debug_data252</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y120.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/sw_data_out&lt;31&gt;</twComp><twBEL>MIPS/DBG/Mmux_debug_data256</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y120.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>MIPS/DBG/Mmux_debug_data256</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y120.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>debug_data&lt;30&gt;</twComp><twBEL>MIPS/DBG/Mmux_debug_data257</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y120.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>MIPS/DBG/Mmux_debug_data257</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y120.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>debug_data&lt;30&gt;</twComp><twBEL>MIPS/DBG/Mmux_debug_data258</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y120.AI</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>debug_data&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y120.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>VGA_DEBUG/Sh58</twComp><twBEL>VGA_DEBUG/Mram_data_buf62/DP</twBEL></twPathDel><twLogDel>1.415</twLogDel><twRouteDel>8.092</twRouteDel><twTotDel>9.507</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="120.000">clk_disp</twDestClk><twPctLog>14.9</twPctLog><twPctRoute>85.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP &quot;CLK_GEN_clkout2&quot; TS_CLKIN / 0.125 HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0 (RAMB18_X1Y52.ADDRARDADDR0), 1 path
</twPathRptBanner><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.096</twSlack><twSrc BELType="FF">VGA/h_count_0</twSrc><twDest BELType="RAM">VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0</twDest><twTotPathDel>0.141</twTotPathDel><twClkSkew dest = "0.102" src = "0.057">-0.045</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>VGA/h_count_0</twSrc><twDest BELType='RAM'>VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X22Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X22Y130.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>VGA/h_count&lt;3&gt;</twComp><twBEL>VGA/h_count_0</twBEL></twPathDel><twPathDel><twSite>RAMB18_X1Y52.ADDRARDADDR0</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">0.206</twDelInfo><twComp>VGA/h_count&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X1Y52.RDCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.183</twDelInfo><twComp>VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0</twComp><twBEL>VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0</twBEL></twPathDel><twLogDel>-0.065</twLogDel><twRouteDel>0.206</twRouteDel><twTotDel>0.141</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_disp</twDestClk><twPctLog>-46.1</twPctLog><twPctRoute>146.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DISPLAY/P2S_LED/data_count_3 (SLICE_X129Y67.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.152</twSlack><twSrc BELType="FF">DISPLAY/P2S_LED/state_FSM_FFd2</twSrc><twDest BELType="FF">DISPLAY/P2S_LED/data_count_3</twDest><twTotPathDel>0.163</twTotPathDel><twClkSkew dest = "0.063" src = "0.052">-0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DISPLAY/P2S_LED/state_FSM_FFd2</twSrc><twDest BELType='FF'>DISPLAY/P2S_LED/data_count_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X128Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X128Y67.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>DISPLAY/P2S_LED/state_FSM_FFd2</twComp><twBEL>DISPLAY/P2S_LED/state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X129Y67.D6</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twFalling">0.096</twDelInfo><twComp>DISPLAY/P2S_LED/state_FSM_FFd2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X129Y67.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.033</twDelInfo><twComp>DISPLAY/P2S_LED/data_count&lt;3&gt;</twComp><twBEL>DISPLAY/P2S_LED/Mcount_data_count_xor&lt;3&gt;11</twBEL><twBEL>DISPLAY/P2S_LED/data_count_3</twBEL></twPathDel><twLogDel>0.067</twLogDel><twRouteDel>0.096</twRouteDel><twTotDel>0.163</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_disp</twDestClk><twPctLog>41.1</twPctLog><twPctRoute>58.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DISPLAY/P2S_SEG/buff_28 (SLICE_X73Y82.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.160</twSlack><twSrc BELType="FF">DISPLAY/P2S_SEG/buff_27</twSrc><twDest BELType="FF">DISPLAY/P2S_SEG/buff_28</twDest><twTotPathDel>0.171</twTotPathDel><twClkSkew dest = "0.063" src = "0.052">-0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DISPLAY/P2S_SEG/buff_27</twSrc><twDest BELType='FF'>DISPLAY/P2S_SEG/buff_28</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X72Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X72Y82.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>DISPLAY/P2S_SEG/buff&lt;31&gt;</twComp><twBEL>DISPLAY/P2S_SEG/buff_27</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y82.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.116</twDelInfo><twComp>DISPLAY/P2S_SEG/buff&lt;27&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X73Y82.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.045</twDelInfo><twComp>DISPLAY/P2S_SEG/buff&lt;38&gt;</twComp><twBEL>DISPLAY/P2S_SEG/Mmux__n0110201</twBEL><twBEL>DISPLAY/P2S_SEG/buff_28</twBEL></twPathDel><twLogDel>0.055</twLogDel><twRouteDel>0.116</twRouteDel><twTotDel>0.171</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_disp</twDestClk><twPctLog>32.2</twPctLog><twPctRoute>67.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="72"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP &quot;CLK_GEN_clkout2&quot; TS_CLKIN / 0.125 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="73" type="MINPERIOD" name="Trper_CLKA" slack="38.161" period="40.000" constraintValue="40.000" deviceLimit="1.839" freqLimit="543.774" physResource="VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK" logResource="VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK" locationPin="RAMB18_X1Y52.RDCLK" clockNet="clk_disp"/><twPinLimit anchorID="74" type="MINLOWPULSE" name="Tmpw" slack="38.464" period="40.000" constraintValue="20.000" deviceLimit="0.768" physResource="VGA_DEBUG/Sh51/CLK" logResource="VGA_DEBUG/Mram_data_buf4_RAMA/CLK" locationPin="SLICE_X70Y119.CLK" clockNet="clk_disp"/><twPinLimit anchorID="75" type="MINHIGHPULSE" name="Tmpw" slack="38.464" period="40.000" constraintValue="20.000" deviceLimit="0.768" physResource="VGA_DEBUG/Sh51/CLK" logResource="VGA_DEBUG/Mram_data_buf4_RAMA/CLK" locationPin="SLICE_X70Y119.CLK" clockNet="clk_disp"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="76"><twConstRollup name="TS_CLKIN" fullName="TS_CLKIN = PERIOD TIMEGRP &quot;TM_CLK&quot; 5 ns HIGH 50%;" type="origin" depth="0" requirement="5.000" prefType="period" actual="2.800" actualRollup="4.237" errors="0" errorRollup="0" items="0" itemsRollup="31992164"/><twConstRollup name="TS_CLK_GEN_clkout3" fullName="TS_CLK_GEN_clkout3 = PERIOD TIMEGRP &quot;CLK_GEN_clkout3&quot; TS_CLKIN / 0.05 HIGH         50%;" type="child" depth="1" requirement="100.000" prefType="period" actual="11.445" actualRollup="N/A" errors="0" errorRollup="0" items="31774749" itemsRollup="0"/><twConstRollup name="TS_CLK_GEN_clkout2" fullName="TS_CLK_GEN_clkout2 = PERIOD TIMEGRP &quot;CLK_GEN_clkout2&quot; TS_CLKIN / 0.125 HIGH         50%;" type="child" depth="1" requirement="40.000" prefType="period" actual="33.894" actualRollup="N/A" errors="0" errorRollup="0" items="217415" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="77">0</twUnmetConstCnt><twDataSheet anchorID="78" twNameLen="15"><twClk2SUList anchorID="79" twDestWidth="10"><twDest>CLK_200M_N</twDest><twClk2SU><twSrc>CLK_200M_N</twSrc><twRiseRise>16.947</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK_200M_P</twSrc><twRiseRise>16.947</twRiseRise></twClk2SU><twClk2SU><twSrc>SW&lt;0&gt;</twSrc><twRiseRise>16.947</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="80" twDestWidth="10"><twDest>CLK_200M_P</twDest><twClk2SU><twSrc>CLK_200M_N</twSrc><twRiseRise>16.947</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK_200M_P</twSrc><twRiseRise>16.947</twRiseRise></twClk2SU><twClk2SU><twSrc>SW&lt;0&gt;</twSrc><twRiseRise>16.947</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="81" twDestWidth="10"><twDest>SW&lt;0&gt;</twDest><twClk2SU><twSrc>CLK_200M_N</twSrc><twRiseRise>11.445</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK_200M_P</twSrc><twRiseRise>11.445</twRiseRise></twClk2SU><twClk2SU><twSrc>SW&lt;0&gt;</twSrc><twRiseRise>11.445</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="82"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>31992164</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>27685</twConnCnt></twConstCov><twStats anchorID="83"><twMinPer>33.894</twMinPer><twFootnote number="1" /><twMaxFreq>29.504</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu Jan 07 17:26:13 2021 </twTimestamp></twFoot><twClientInfo anchorID="84"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 5330 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
