# Loading project sim_test_2nd
vsim work.tb_dm_sba_top
# vsim work.tb_dm_sba_top 
# Start time: 11:50:03 on May 20,2025
# Loading sv_std.std
# Loading work.dm
# Loading work.tb_dm_sba_top
# Loading work.dm_sba_top
# Loading work.dm_sba_control
# Loading work.dm_sba_registers
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'u_dm_sba_top'.  Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /tb_dm_sba_top/u_dm_sba_top File: /home/hoangdang/Documents/DATN/debug_code/tb/tb_dm_sba_top.sv Line: 35
# ** Warning: (vsim-3722) /home/hoangdang/Documents/DATN/debug_code/tb/tb_dm_sba_top.sv(35): [TFMPC] - Missing connection for port 'dmactive_i'.
add wave -position insertpoint  \
sim:/tb_dm_sba_top/clk \
sim:/tb_dm_sba_top/rst_n \
sim:/tb_dm_sba_top/dmi_req_data \
sim:/tb_dm_sba_top/dmi_req_addr \
sim:/tb_dm_sba_top/dmi_req_op \
sim:/tb_dm_sba_top/dmi_resp_o \
sim:/tb_dm_sba_top/master_req \
sim:/tb_dm_sba_top/master_addr \
sim:/tb_dm_sba_top/master_we \
sim:/tb_dm_sba_top/master_wdata \
sim:/tb_dm_sba_top/master_be \
sim:/tb_dm_sba_top/master_gnt \
sim:/tb_dm_sba_top/master_rvalid \
sim:/tb_dm_sba_top/master_rerr \
sim:/tb_dm_sba_top/master_rother_err \
sim:/tb_dm_sba_top/master_rdata
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
add wave -position insertpoint  \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/sbcs_d \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/sbcs_q \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/sbcs
add wave -position insertpoint  \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/sbdata_i \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/sbdata_o \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/sbdata_q \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/sbaddr_d
add wave -position insertpoint  \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/sbaddress_o \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/sbaddress_i \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/sbdata_i \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/sbdata_o \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/sbdata_valid_i \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/sberror_valid_i \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/sbautoincrement_o \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/sbreadondata_o \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/sbreadonaddress_o \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/sbaccess_o \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/sbbusy_i \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/sberror_i \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/sbaddress_write_valid_o \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/sbdata_read_valid_o \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/sbdata_write_valid_o \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/sba_dmi_resp_o \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/sbcs_d \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/sbcs_q \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/sbdata_d \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/sbdata_q \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/sbaddr_d \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/sbaddr_q
add wave -position insertpoint  \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/sbcs
add wave -position insertpoint  \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/dmi_op \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/dm_csr_addr
add wave -position insertpoint  \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_ctrl/state_q
run -all
# Simulation stop requested.
run -all
# Start SBA Top Testbench
# End of Testbench
# ** Note: $finish    : /home/hoangdang/Documents/DATN/debug_code/tb/tb_dm_sba_top.sv(140)
#    Time: 130 ns  Iteration: 0  Instance: /tb_dm_sba_top
# 1
# Break in Module tb_dm_sba_top at /home/hoangdang/Documents/DATN/debug_code/tb/tb_dm_sba_top.sv line 140
quit -sim
# End time: 11:55:31 on May 20,2025, Elapsed time: 0:05:28
# Errors: 0, Warnings: 3
# Compile of dm_pkg.sv was successful.
# Compile of dm_sba_control.sv was successful.
# Compile of dm_sba_registers.sv was successful with warnings.
# Compile of dm_sba_top.sv was successful.
# Compile of tb_dm_sba_top.sv was successful.
# 5 compiles, 0 failed with no errors.
vsim work.tb_dm_sba_top
# vsim work.tb_dm_sba_top 
# Start time: 11:55:39 on May 20,2025
# Loading sv_std.std
# Loading work.dm
# Loading work.tb_dm_sba_top
# Loading work.dm_sba_top
# Loading work.dm_sba_control
# Loading work.dm_sba_registers
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'u_dm_sba_top'.  Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /tb_dm_sba_top/u_dm_sba_top File: /home/hoangdang/Documents/DATN/debug_code/tb/tb_dm_sba_top.sv Line: 35
# ** Warning: (vsim-3722) /home/hoangdang/Documents/DATN/debug_code/tb/tb_dm_sba_top.sv(35): [TFMPC] - Missing connection for port 'dmactive_i'.
add wave -position insertpoint  \
sim:/tb_dm_sba_top/clk \
sim:/tb_dm_sba_top/rst_n \
sim:/tb_dm_sba_top/dmi_req_data \
sim:/tb_dm_sba_top/dmi_req_addr \
sim:/tb_dm_sba_top/dmi_req_op \
sim:/tb_dm_sba_top/dmi_resp_o \
sim:/tb_dm_sba_top/master_req \
sim:/tb_dm_sba_top/master_addr \
sim:/tb_dm_sba_top/master_we \
sim:/tb_dm_sba_top/master_wdata \
sim:/tb_dm_sba_top/master_be \
sim:/tb_dm_sba_top/master_gnt \
sim:/tb_dm_sba_top/master_rvalid \
sim:/tb_dm_sba_top/master_rerr \
sim:/tb_dm_sba_top/master_rother_err \
sim:/tb_dm_sba_top/master_rdata
add wave -position insertpoint  \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/sbaddress_o \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/sbaddress_i \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/sbdata_i \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/sbdata_o \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/sbdata_valid_i \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/sberror_valid_i \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/sbautoincrement_o \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/sbreadondata_o \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/sbreadonaddress_o \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/sbaccess_o \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/sbbusy_i \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/sberror_i \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/sbaddress_write_valid_o \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/sbdata_read_valid_o \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/sbdata_write_valid_o \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/sba_dmi_resp_o \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/sbcs_d \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/sbcs_q \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/sbdata_d \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/sbdata_q \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/sbaddr_d \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/sbaddr_q \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/dmi_op \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/dm_csr_addr
add wave -position insertpoint  \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_ctrl/state_q
run -all
# Start SBA Top Testbench
# End of Testbench
# ** Note: $finish    : /home/hoangdang/Documents/DATN/debug_code/tb/tb_dm_sba_top.sv(140)
#    Time: 140 ns  Iteration: 0  Instance: /tb_dm_sba_top
# 1
# Break in Module tb_dm_sba_top at /home/hoangdang/Documents/DATN/debug_code/tb/tb_dm_sba_top.sv line 140
quit -sim
# End time: 11:58:00 on May 20,2025, Elapsed time: 0:02:21
# Errors: 0, Warnings: 4
# Compile of dm_pkg.sv was successful.
# Compile of dm_sba_control.sv was successful.
# Compile of dm_sba_registers.sv was successful with warnings.
# Compile of dm_sba_top.sv was successful.
# Compile of tb_dm_sba_top.sv was successful.
# 5 compiles, 0 failed with no errors.
vsim work.tb_dm_sba_top
# vsim work.tb_dm_sba_top 
# Start time: 11:58:05 on May 20,2025
# Loading sv_std.std
# Loading work.dm
# Loading work.tb_dm_sba_top
# Loading work.dm_sba_top
# Loading work.dm_sba_control
# Loading work.dm_sba_registers
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'u_dm_sba_top'.  Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /tb_dm_sba_top/u_dm_sba_top File: /home/hoangdang/Documents/DATN/debug_code/tb/tb_dm_sba_top.sv Line: 35
# ** Warning: (vsim-3722) /home/hoangdang/Documents/DATN/debug_code/tb/tb_dm_sba_top.sv(35): [TFMPC] - Missing connection for port 'dmactive_i'.
add wave -position insertpoint  \
sim:/tb_dm_sba_top/clk \
sim:/tb_dm_sba_top/rst_n \
sim:/tb_dm_sba_top/dmi_req_data \
sim:/tb_dm_sba_top/dmi_req_addr \
sim:/tb_dm_sba_top/dmi_req_op \
sim:/tb_dm_sba_top/dmi_resp_o \
sim:/tb_dm_sba_top/master_req \
sim:/tb_dm_sba_top/master_addr \
sim:/tb_dm_sba_top/master_we \
sim:/tb_dm_sba_top/master_wdata \
sim:/tb_dm_sba_top/master_be \
sim:/tb_dm_sba_top/master_gnt \
sim:/tb_dm_sba_top/master_rvalid \
sim:/tb_dm_sba_top/master_rerr \
sim:/tb_dm_sba_top/master_rother_err \
sim:/tb_dm_sba_top/master_rdata
view -new wave
# -new not supported on PE
add wave -position insertpoint  \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/sbaddress_o \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/sbaddress_i \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/sbdata_i \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/sbdata_o \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/sbdata_valid_i \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/sberror_valid_i \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/sbautoincrement_o \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/sbreadondata_o \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/sbreadonaddress_o \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/sbaccess_o \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/sbbusy_i \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/sberror_i \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/sbaddress_write_valid_o \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/sbdata_read_valid_o \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/sbdata_write_valid_o \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/sba_dmi_resp_o \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/sbcs_d \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/sbcs_q \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/sbdata_d \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/sbdata_q \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/sbaddr_d \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/sbaddr_q \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/dmi_op \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/dm_csr_addr \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_regs/sbcs
add wave -position insertpoint  \
sim:/tb_dm_sba_top/u_dm_sba_top/u_sba_ctrl/state_q
run -all
# Start SBA Top Testbench
# End of Testbench
# ** Note: $finish    : /home/hoangdang/Documents/DATN/debug_code/tb/tb_dm_sba_top.sv(140)
#    Time: 135 ns  Iteration: 0  Instance: /tb_dm_sba_top
# 1
# Break in Module tb_dm_sba_top at /home/hoangdang/Documents/DATN/debug_code/tb/tb_dm_sba_top.sv line 140
# End time: 12:00:09 on May 20,2025, Elapsed time: 0:02:04
# Errors: 0, Warnings: 4
