
ros_robot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dfec  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000560  0800e1c0  0800e1c0  0001e1c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e720  0800e720  000200a0  2**0
                  CONTENTS
  4 .ARM          00000008  0800e720  0800e720  0001e720  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e728  0800e728  000200a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800e728  0800e728  0001e728  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e730  0800e730  0001e730  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a0  20000000  0800e734  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005c00  200000a0  0800e7d4  000200a0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20005ca0  0800e7d4  00025ca0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200d0  2**0
                  CONTENTS, READONLY
 13 .debug_info   000200b1  00000000  00000000  00020113  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000408b  00000000  00000000  000401c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000017e8  00000000  00000000  00044250  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000012a5  00000000  00000000  00045a38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000259eb  00000000  00000000  00046cdd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001ba69  00000000  00000000  0006c6c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e415a  00000000  00000000  00088131  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006dc4  00000000  00000000  0016c28c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  00173050  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200000a0 	.word	0x200000a0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800e1a4 	.word	0x0800e1a4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200000a4 	.word	0x200000a4
 800020c:	0800e1a4 	.word	0x0800e1a4

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <__aeabi_drsub>:
 8000220:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000224:	e002      	b.n	800022c <__adddf3>
 8000226:	bf00      	nop

08000228 <__aeabi_dsub>:
 8000228:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800022c <__adddf3>:
 800022c:	b530      	push	{r4, r5, lr}
 800022e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000232:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000236:	ea94 0f05 	teq	r4, r5
 800023a:	bf08      	it	eq
 800023c:	ea90 0f02 	teqeq	r0, r2
 8000240:	bf1f      	itttt	ne
 8000242:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000246:	ea55 0c02 	orrsne.w	ip, r5, r2
 800024a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800024e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000252:	f000 80e2 	beq.w	800041a <__adddf3+0x1ee>
 8000256:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800025a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800025e:	bfb8      	it	lt
 8000260:	426d      	neglt	r5, r5
 8000262:	dd0c      	ble.n	800027e <__adddf3+0x52>
 8000264:	442c      	add	r4, r5
 8000266:	ea80 0202 	eor.w	r2, r0, r2
 800026a:	ea81 0303 	eor.w	r3, r1, r3
 800026e:	ea82 0000 	eor.w	r0, r2, r0
 8000272:	ea83 0101 	eor.w	r1, r3, r1
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	2d36      	cmp	r5, #54	; 0x36
 8000280:	bf88      	it	hi
 8000282:	bd30      	pophi	{r4, r5, pc}
 8000284:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000288:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800028c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000290:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000294:	d002      	beq.n	800029c <__adddf3+0x70>
 8000296:	4240      	negs	r0, r0
 8000298:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800029c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002a4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a8:	d002      	beq.n	80002b0 <__adddf3+0x84>
 80002aa:	4252      	negs	r2, r2
 80002ac:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002b0:	ea94 0f05 	teq	r4, r5
 80002b4:	f000 80a7 	beq.w	8000406 <__adddf3+0x1da>
 80002b8:	f1a4 0401 	sub.w	r4, r4, #1
 80002bc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002c0:	db0d      	blt.n	80002de <__adddf3+0xb2>
 80002c2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002c6:	fa22 f205 	lsr.w	r2, r2, r5
 80002ca:	1880      	adds	r0, r0, r2
 80002cc:	f141 0100 	adc.w	r1, r1, #0
 80002d0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002d4:	1880      	adds	r0, r0, r2
 80002d6:	fa43 f305 	asr.w	r3, r3, r5
 80002da:	4159      	adcs	r1, r3
 80002dc:	e00e      	b.n	80002fc <__adddf3+0xd0>
 80002de:	f1a5 0520 	sub.w	r5, r5, #32
 80002e2:	f10e 0e20 	add.w	lr, lr, #32
 80002e6:	2a01      	cmp	r2, #1
 80002e8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002ec:	bf28      	it	cs
 80002ee:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002f2:	fa43 f305 	asr.w	r3, r3, r5
 80002f6:	18c0      	adds	r0, r0, r3
 80002f8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002fc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000300:	d507      	bpl.n	8000312 <__adddf3+0xe6>
 8000302:	f04f 0e00 	mov.w	lr, #0
 8000306:	f1dc 0c00 	rsbs	ip, ip, #0
 800030a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800030e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000312:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000316:	d31b      	bcc.n	8000350 <__adddf3+0x124>
 8000318:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800031c:	d30c      	bcc.n	8000338 <__adddf3+0x10c>
 800031e:	0849      	lsrs	r1, r1, #1
 8000320:	ea5f 0030 	movs.w	r0, r0, rrx
 8000324:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000328:	f104 0401 	add.w	r4, r4, #1
 800032c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000330:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000334:	f080 809a 	bcs.w	800046c <__adddf3+0x240>
 8000338:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800033c:	bf08      	it	eq
 800033e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000342:	f150 0000 	adcs.w	r0, r0, #0
 8000346:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800034a:	ea41 0105 	orr.w	r1, r1, r5
 800034e:	bd30      	pop	{r4, r5, pc}
 8000350:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000354:	4140      	adcs	r0, r0
 8000356:	eb41 0101 	adc.w	r1, r1, r1
 800035a:	3c01      	subs	r4, #1
 800035c:	bf28      	it	cs
 800035e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000362:	d2e9      	bcs.n	8000338 <__adddf3+0x10c>
 8000364:	f091 0f00 	teq	r1, #0
 8000368:	bf04      	itt	eq
 800036a:	4601      	moveq	r1, r0
 800036c:	2000      	moveq	r0, #0
 800036e:	fab1 f381 	clz	r3, r1
 8000372:	bf08      	it	eq
 8000374:	3320      	addeq	r3, #32
 8000376:	f1a3 030b 	sub.w	r3, r3, #11
 800037a:	f1b3 0220 	subs.w	r2, r3, #32
 800037e:	da0c      	bge.n	800039a <__adddf3+0x16e>
 8000380:	320c      	adds	r2, #12
 8000382:	dd08      	ble.n	8000396 <__adddf3+0x16a>
 8000384:	f102 0c14 	add.w	ip, r2, #20
 8000388:	f1c2 020c 	rsb	r2, r2, #12
 800038c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000390:	fa21 f102 	lsr.w	r1, r1, r2
 8000394:	e00c      	b.n	80003b0 <__adddf3+0x184>
 8000396:	f102 0214 	add.w	r2, r2, #20
 800039a:	bfd8      	it	le
 800039c:	f1c2 0c20 	rsble	ip, r2, #32
 80003a0:	fa01 f102 	lsl.w	r1, r1, r2
 80003a4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a8:	bfdc      	itt	le
 80003aa:	ea41 010c 	orrle.w	r1, r1, ip
 80003ae:	4090      	lslle	r0, r2
 80003b0:	1ae4      	subs	r4, r4, r3
 80003b2:	bfa2      	ittt	ge
 80003b4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b8:	4329      	orrge	r1, r5
 80003ba:	bd30      	popge	{r4, r5, pc}
 80003bc:	ea6f 0404 	mvn.w	r4, r4
 80003c0:	3c1f      	subs	r4, #31
 80003c2:	da1c      	bge.n	80003fe <__adddf3+0x1d2>
 80003c4:	340c      	adds	r4, #12
 80003c6:	dc0e      	bgt.n	80003e6 <__adddf3+0x1ba>
 80003c8:	f104 0414 	add.w	r4, r4, #20
 80003cc:	f1c4 0220 	rsb	r2, r4, #32
 80003d0:	fa20 f004 	lsr.w	r0, r0, r4
 80003d4:	fa01 f302 	lsl.w	r3, r1, r2
 80003d8:	ea40 0003 	orr.w	r0, r0, r3
 80003dc:	fa21 f304 	lsr.w	r3, r1, r4
 80003e0:	ea45 0103 	orr.w	r1, r5, r3
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	f1c4 040c 	rsb	r4, r4, #12
 80003ea:	f1c4 0220 	rsb	r2, r4, #32
 80003ee:	fa20 f002 	lsr.w	r0, r0, r2
 80003f2:	fa01 f304 	lsl.w	r3, r1, r4
 80003f6:	ea40 0003 	orr.w	r0, r0, r3
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	fa21 f004 	lsr.w	r0, r1, r4
 8000402:	4629      	mov	r1, r5
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	f094 0f00 	teq	r4, #0
 800040a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800040e:	bf06      	itte	eq
 8000410:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000414:	3401      	addeq	r4, #1
 8000416:	3d01      	subne	r5, #1
 8000418:	e74e      	b.n	80002b8 <__adddf3+0x8c>
 800041a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800041e:	bf18      	it	ne
 8000420:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000424:	d029      	beq.n	800047a <__adddf3+0x24e>
 8000426:	ea94 0f05 	teq	r4, r5
 800042a:	bf08      	it	eq
 800042c:	ea90 0f02 	teqeq	r0, r2
 8000430:	d005      	beq.n	800043e <__adddf3+0x212>
 8000432:	ea54 0c00 	orrs.w	ip, r4, r0
 8000436:	bf04      	itt	eq
 8000438:	4619      	moveq	r1, r3
 800043a:	4610      	moveq	r0, r2
 800043c:	bd30      	pop	{r4, r5, pc}
 800043e:	ea91 0f03 	teq	r1, r3
 8000442:	bf1e      	ittt	ne
 8000444:	2100      	movne	r1, #0
 8000446:	2000      	movne	r0, #0
 8000448:	bd30      	popne	{r4, r5, pc}
 800044a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800044e:	d105      	bne.n	800045c <__adddf3+0x230>
 8000450:	0040      	lsls	r0, r0, #1
 8000452:	4149      	adcs	r1, r1
 8000454:	bf28      	it	cs
 8000456:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800045a:	bd30      	pop	{r4, r5, pc}
 800045c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000460:	bf3c      	itt	cc
 8000462:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000466:	bd30      	popcc	{r4, r5, pc}
 8000468:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800046c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000470:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000474:	f04f 0000 	mov.w	r0, #0
 8000478:	bd30      	pop	{r4, r5, pc}
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf1a      	itte	ne
 8000480:	4619      	movne	r1, r3
 8000482:	4610      	movne	r0, r2
 8000484:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000488:	bf1c      	itt	ne
 800048a:	460b      	movne	r3, r1
 800048c:	4602      	movne	r2, r0
 800048e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000492:	bf06      	itte	eq
 8000494:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000498:	ea91 0f03 	teqeq	r1, r3
 800049c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004a0:	bd30      	pop	{r4, r5, pc}
 80004a2:	bf00      	nop

080004a4 <__aeabi_ui2d>:
 80004a4:	f090 0f00 	teq	r0, #0
 80004a8:	bf04      	itt	eq
 80004aa:	2100      	moveq	r1, #0
 80004ac:	4770      	bxeq	lr
 80004ae:	b530      	push	{r4, r5, lr}
 80004b0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004b4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004b8:	f04f 0500 	mov.w	r5, #0
 80004bc:	f04f 0100 	mov.w	r1, #0
 80004c0:	e750      	b.n	8000364 <__adddf3+0x138>
 80004c2:	bf00      	nop

080004c4 <__aeabi_i2d>:
 80004c4:	f090 0f00 	teq	r0, #0
 80004c8:	bf04      	itt	eq
 80004ca:	2100      	moveq	r1, #0
 80004cc:	4770      	bxeq	lr
 80004ce:	b530      	push	{r4, r5, lr}
 80004d0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004d4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004dc:	bf48      	it	mi
 80004de:	4240      	negmi	r0, r0
 80004e0:	f04f 0100 	mov.w	r1, #0
 80004e4:	e73e      	b.n	8000364 <__adddf3+0x138>
 80004e6:	bf00      	nop

080004e8 <__aeabi_f2d>:
 80004e8:	0042      	lsls	r2, r0, #1
 80004ea:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ee:	ea4f 0131 	mov.w	r1, r1, rrx
 80004f2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004f6:	bf1f      	itttt	ne
 80004f8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004fc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000500:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000504:	4770      	bxne	lr
 8000506:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800050a:	bf08      	it	eq
 800050c:	4770      	bxeq	lr
 800050e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000512:	bf04      	itt	eq
 8000514:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000518:	4770      	bxeq	lr
 800051a:	b530      	push	{r4, r5, lr}
 800051c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000520:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000524:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000528:	e71c      	b.n	8000364 <__adddf3+0x138>
 800052a:	bf00      	nop

0800052c <__aeabi_ul2d>:
 800052c:	ea50 0201 	orrs.w	r2, r0, r1
 8000530:	bf08      	it	eq
 8000532:	4770      	bxeq	lr
 8000534:	b530      	push	{r4, r5, lr}
 8000536:	f04f 0500 	mov.w	r5, #0
 800053a:	e00a      	b.n	8000552 <__aeabi_l2d+0x16>

0800053c <__aeabi_l2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800054a:	d502      	bpl.n	8000552 <__aeabi_l2d+0x16>
 800054c:	4240      	negs	r0, r0
 800054e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000552:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000556:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800055a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800055e:	f43f aed8 	beq.w	8000312 <__adddf3+0xe6>
 8000562:	f04f 0203 	mov.w	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000572:	bf18      	it	ne
 8000574:	3203      	addne	r2, #3
 8000576:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800057a:	f1c2 0320 	rsb	r3, r2, #32
 800057e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000582:	fa20 f002 	lsr.w	r0, r0, r2
 8000586:	fa01 fe03 	lsl.w	lr, r1, r3
 800058a:	ea40 000e 	orr.w	r0, r0, lr
 800058e:	fa21 f102 	lsr.w	r1, r1, r2
 8000592:	4414      	add	r4, r2
 8000594:	e6bd      	b.n	8000312 <__adddf3+0xe6>
 8000596:	bf00      	nop

08000598 <__aeabi_dmul>:
 8000598:	b570      	push	{r4, r5, r6, lr}
 800059a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800059e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005a2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005a6:	bf1d      	ittte	ne
 80005a8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005ac:	ea94 0f0c 	teqne	r4, ip
 80005b0:	ea95 0f0c 	teqne	r5, ip
 80005b4:	f000 f8de 	bleq	8000774 <__aeabi_dmul+0x1dc>
 80005b8:	442c      	add	r4, r5
 80005ba:	ea81 0603 	eor.w	r6, r1, r3
 80005be:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005c2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005c6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005ca:	bf18      	it	ne
 80005cc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005d0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005d4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005d8:	d038      	beq.n	800064c <__aeabi_dmul+0xb4>
 80005da:	fba0 ce02 	umull	ip, lr, r0, r2
 80005de:	f04f 0500 	mov.w	r5, #0
 80005e2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005e6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005ea:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ee:	f04f 0600 	mov.w	r6, #0
 80005f2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005f6:	f09c 0f00 	teq	ip, #0
 80005fa:	bf18      	it	ne
 80005fc:	f04e 0e01 	orrne.w	lr, lr, #1
 8000600:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000604:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000608:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800060c:	d204      	bcs.n	8000618 <__aeabi_dmul+0x80>
 800060e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000612:	416d      	adcs	r5, r5
 8000614:	eb46 0606 	adc.w	r6, r6, r6
 8000618:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800061c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000620:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000624:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000628:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800062c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000630:	bf88      	it	hi
 8000632:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000636:	d81e      	bhi.n	8000676 <__aeabi_dmul+0xde>
 8000638:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800063c:	bf08      	it	eq
 800063e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000642:	f150 0000 	adcs.w	r0, r0, #0
 8000646:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800064a:	bd70      	pop	{r4, r5, r6, pc}
 800064c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000650:	ea46 0101 	orr.w	r1, r6, r1
 8000654:	ea40 0002 	orr.w	r0, r0, r2
 8000658:	ea81 0103 	eor.w	r1, r1, r3
 800065c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000660:	bfc2      	ittt	gt
 8000662:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000666:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800066a:	bd70      	popgt	{r4, r5, r6, pc}
 800066c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000670:	f04f 0e00 	mov.w	lr, #0
 8000674:	3c01      	subs	r4, #1
 8000676:	f300 80ab 	bgt.w	80007d0 <__aeabi_dmul+0x238>
 800067a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800067e:	bfde      	ittt	le
 8000680:	2000      	movle	r0, #0
 8000682:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000686:	bd70      	pople	{r4, r5, r6, pc}
 8000688:	f1c4 0400 	rsb	r4, r4, #0
 800068c:	3c20      	subs	r4, #32
 800068e:	da35      	bge.n	80006fc <__aeabi_dmul+0x164>
 8000690:	340c      	adds	r4, #12
 8000692:	dc1b      	bgt.n	80006cc <__aeabi_dmul+0x134>
 8000694:	f104 0414 	add.w	r4, r4, #20
 8000698:	f1c4 0520 	rsb	r5, r4, #32
 800069c:	fa00 f305 	lsl.w	r3, r0, r5
 80006a0:	fa20 f004 	lsr.w	r0, r0, r4
 80006a4:	fa01 f205 	lsl.w	r2, r1, r5
 80006a8:	ea40 0002 	orr.w	r0, r0, r2
 80006ac:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006b0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006b4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b8:	fa21 f604 	lsr.w	r6, r1, r4
 80006bc:	eb42 0106 	adc.w	r1, r2, r6
 80006c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006c4:	bf08      	it	eq
 80006c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f1c4 040c 	rsb	r4, r4, #12
 80006d0:	f1c4 0520 	rsb	r5, r4, #32
 80006d4:	fa00 f304 	lsl.w	r3, r0, r4
 80006d8:	fa20 f005 	lsr.w	r0, r0, r5
 80006dc:	fa01 f204 	lsl.w	r2, r1, r4
 80006e0:	ea40 0002 	orr.w	r0, r0, r2
 80006e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006ec:	f141 0100 	adc.w	r1, r1, #0
 80006f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006f4:	bf08      	it	eq
 80006f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f1c4 0520 	rsb	r5, r4, #32
 8000700:	fa00 f205 	lsl.w	r2, r0, r5
 8000704:	ea4e 0e02 	orr.w	lr, lr, r2
 8000708:	fa20 f304 	lsr.w	r3, r0, r4
 800070c:	fa01 f205 	lsl.w	r2, r1, r5
 8000710:	ea43 0302 	orr.w	r3, r3, r2
 8000714:	fa21 f004 	lsr.w	r0, r1, r4
 8000718:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800071c:	fa21 f204 	lsr.w	r2, r1, r4
 8000720:	ea20 0002 	bic.w	r0, r0, r2
 8000724:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000728:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800072c:	bf08      	it	eq
 800072e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000732:	bd70      	pop	{r4, r5, r6, pc}
 8000734:	f094 0f00 	teq	r4, #0
 8000738:	d10f      	bne.n	800075a <__aeabi_dmul+0x1c2>
 800073a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800073e:	0040      	lsls	r0, r0, #1
 8000740:	eb41 0101 	adc.w	r1, r1, r1
 8000744:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000748:	bf08      	it	eq
 800074a:	3c01      	subeq	r4, #1
 800074c:	d0f7      	beq.n	800073e <__aeabi_dmul+0x1a6>
 800074e:	ea41 0106 	orr.w	r1, r1, r6
 8000752:	f095 0f00 	teq	r5, #0
 8000756:	bf18      	it	ne
 8000758:	4770      	bxne	lr
 800075a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800075e:	0052      	lsls	r2, r2, #1
 8000760:	eb43 0303 	adc.w	r3, r3, r3
 8000764:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000768:	bf08      	it	eq
 800076a:	3d01      	subeq	r5, #1
 800076c:	d0f7      	beq.n	800075e <__aeabi_dmul+0x1c6>
 800076e:	ea43 0306 	orr.w	r3, r3, r6
 8000772:	4770      	bx	lr
 8000774:	ea94 0f0c 	teq	r4, ip
 8000778:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800077c:	bf18      	it	ne
 800077e:	ea95 0f0c 	teqne	r5, ip
 8000782:	d00c      	beq.n	800079e <__aeabi_dmul+0x206>
 8000784:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000788:	bf18      	it	ne
 800078a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800078e:	d1d1      	bne.n	8000734 <__aeabi_dmul+0x19c>
 8000790:	ea81 0103 	eor.w	r1, r1, r3
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	f04f 0000 	mov.w	r0, #0
 800079c:	bd70      	pop	{r4, r5, r6, pc}
 800079e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a2:	bf06      	itte	eq
 80007a4:	4610      	moveq	r0, r2
 80007a6:	4619      	moveq	r1, r3
 80007a8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ac:	d019      	beq.n	80007e2 <__aeabi_dmul+0x24a>
 80007ae:	ea94 0f0c 	teq	r4, ip
 80007b2:	d102      	bne.n	80007ba <__aeabi_dmul+0x222>
 80007b4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b8:	d113      	bne.n	80007e2 <__aeabi_dmul+0x24a>
 80007ba:	ea95 0f0c 	teq	r5, ip
 80007be:	d105      	bne.n	80007cc <__aeabi_dmul+0x234>
 80007c0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007c4:	bf1c      	itt	ne
 80007c6:	4610      	movne	r0, r2
 80007c8:	4619      	movne	r1, r3
 80007ca:	d10a      	bne.n	80007e2 <__aeabi_dmul+0x24a>
 80007cc:	ea81 0103 	eor.w	r1, r1, r3
 80007d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007d4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007d8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007dc:	f04f 0000 	mov.w	r0, #0
 80007e0:	bd70      	pop	{r4, r5, r6, pc}
 80007e2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007e6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007ea:	bd70      	pop	{r4, r5, r6, pc}

080007ec <__aeabi_ddiv>:
 80007ec:	b570      	push	{r4, r5, r6, lr}
 80007ee:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007f2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007fa:	bf1d      	ittte	ne
 80007fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000800:	ea94 0f0c 	teqne	r4, ip
 8000804:	ea95 0f0c 	teqne	r5, ip
 8000808:	f000 f8a7 	bleq	800095a <__aeabi_ddiv+0x16e>
 800080c:	eba4 0405 	sub.w	r4, r4, r5
 8000810:	ea81 0e03 	eor.w	lr, r1, r3
 8000814:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000818:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800081c:	f000 8088 	beq.w	8000930 <__aeabi_ddiv+0x144>
 8000820:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000824:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000828:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800082c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000830:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000834:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000838:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800083c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000840:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000844:	429d      	cmp	r5, r3
 8000846:	bf08      	it	eq
 8000848:	4296      	cmpeq	r6, r2
 800084a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800084e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000852:	d202      	bcs.n	800085a <__aeabi_ddiv+0x6e>
 8000854:	085b      	lsrs	r3, r3, #1
 8000856:	ea4f 0232 	mov.w	r2, r2, rrx
 800085a:	1ab6      	subs	r6, r6, r2
 800085c:	eb65 0503 	sbc.w	r5, r5, r3
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800086a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008cc:	d018      	beq.n	8000900 <__aeabi_ddiv+0x114>
 80008ce:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008d2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008d6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008da:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008de:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008e2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008e6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ea:	d1c0      	bne.n	800086e <__aeabi_ddiv+0x82>
 80008ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008f0:	d10b      	bne.n	800090a <__aeabi_ddiv+0x11e>
 80008f2:	ea41 0100 	orr.w	r1, r1, r0
 80008f6:	f04f 0000 	mov.w	r0, #0
 80008fa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008fe:	e7b6      	b.n	800086e <__aeabi_ddiv+0x82>
 8000900:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000904:	bf04      	itt	eq
 8000906:	4301      	orreq	r1, r0
 8000908:	2000      	moveq	r0, #0
 800090a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800090e:	bf88      	it	hi
 8000910:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000914:	f63f aeaf 	bhi.w	8000676 <__aeabi_dmul+0xde>
 8000918:	ebb5 0c03 	subs.w	ip, r5, r3
 800091c:	bf04      	itt	eq
 800091e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000922:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000926:	f150 0000 	adcs.w	r0, r0, #0
 800092a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800092e:	bd70      	pop	{r4, r5, r6, pc}
 8000930:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000934:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000938:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800093c:	bfc2      	ittt	gt
 800093e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000942:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000946:	bd70      	popgt	{r4, r5, r6, pc}
 8000948:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800094c:	f04f 0e00 	mov.w	lr, #0
 8000950:	3c01      	subs	r4, #1
 8000952:	e690      	b.n	8000676 <__aeabi_dmul+0xde>
 8000954:	ea45 0e06 	orr.w	lr, r5, r6
 8000958:	e68d      	b.n	8000676 <__aeabi_dmul+0xde>
 800095a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800095e:	ea94 0f0c 	teq	r4, ip
 8000962:	bf08      	it	eq
 8000964:	ea95 0f0c 	teqeq	r5, ip
 8000968:	f43f af3b 	beq.w	80007e2 <__aeabi_dmul+0x24a>
 800096c:	ea94 0f0c 	teq	r4, ip
 8000970:	d10a      	bne.n	8000988 <__aeabi_ddiv+0x19c>
 8000972:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000976:	f47f af34 	bne.w	80007e2 <__aeabi_dmul+0x24a>
 800097a:	ea95 0f0c 	teq	r5, ip
 800097e:	f47f af25 	bne.w	80007cc <__aeabi_dmul+0x234>
 8000982:	4610      	mov	r0, r2
 8000984:	4619      	mov	r1, r3
 8000986:	e72c      	b.n	80007e2 <__aeabi_dmul+0x24a>
 8000988:	ea95 0f0c 	teq	r5, ip
 800098c:	d106      	bne.n	800099c <__aeabi_ddiv+0x1b0>
 800098e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000992:	f43f aefd 	beq.w	8000790 <__aeabi_dmul+0x1f8>
 8000996:	4610      	mov	r0, r2
 8000998:	4619      	mov	r1, r3
 800099a:	e722      	b.n	80007e2 <__aeabi_dmul+0x24a>
 800099c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009a0:	bf18      	it	ne
 80009a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009a6:	f47f aec5 	bne.w	8000734 <__aeabi_dmul+0x19c>
 80009aa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009ae:	f47f af0d 	bne.w	80007cc <__aeabi_dmul+0x234>
 80009b2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009b6:	f47f aeeb 	bne.w	8000790 <__aeabi_dmul+0x1f8>
 80009ba:	e712      	b.n	80007e2 <__aeabi_dmul+0x24a>

080009bc <__gedf2>:
 80009bc:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 80009c0:	e006      	b.n	80009d0 <__cmpdf2+0x4>
 80009c2:	bf00      	nop

080009c4 <__ledf2>:
 80009c4:	f04f 0c01 	mov.w	ip, #1
 80009c8:	e002      	b.n	80009d0 <__cmpdf2+0x4>
 80009ca:	bf00      	nop

080009cc <__cmpdf2>:
 80009cc:	f04f 0c01 	mov.w	ip, #1
 80009d0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009d4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009dc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009e0:	bf18      	it	ne
 80009e2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009e6:	d01b      	beq.n	8000a20 <__cmpdf2+0x54>
 80009e8:	b001      	add	sp, #4
 80009ea:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009ee:	bf0c      	ite	eq
 80009f0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009f4:	ea91 0f03 	teqne	r1, r3
 80009f8:	bf02      	ittt	eq
 80009fa:	ea90 0f02 	teqeq	r0, r2
 80009fe:	2000      	moveq	r0, #0
 8000a00:	4770      	bxeq	lr
 8000a02:	f110 0f00 	cmn.w	r0, #0
 8000a06:	ea91 0f03 	teq	r1, r3
 8000a0a:	bf58      	it	pl
 8000a0c:	4299      	cmppl	r1, r3
 8000a0e:	bf08      	it	eq
 8000a10:	4290      	cmpeq	r0, r2
 8000a12:	bf2c      	ite	cs
 8000a14:	17d8      	asrcs	r0, r3, #31
 8000a16:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a1a:	f040 0001 	orr.w	r0, r0, #1
 8000a1e:	4770      	bx	lr
 8000a20:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a28:	d102      	bne.n	8000a30 <__cmpdf2+0x64>
 8000a2a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a2e:	d107      	bne.n	8000a40 <__cmpdf2+0x74>
 8000a30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d1d6      	bne.n	80009e8 <__cmpdf2+0x1c>
 8000a3a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a3e:	d0d3      	beq.n	80009e8 <__cmpdf2+0x1c>
 8000a40:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a44:	4770      	bx	lr
 8000a46:	bf00      	nop

08000a48 <__aeabi_cdrcmple>:
 8000a48:	4684      	mov	ip, r0
 8000a4a:	4610      	mov	r0, r2
 8000a4c:	4662      	mov	r2, ip
 8000a4e:	468c      	mov	ip, r1
 8000a50:	4619      	mov	r1, r3
 8000a52:	4663      	mov	r3, ip
 8000a54:	e000      	b.n	8000a58 <__aeabi_cdcmpeq>
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdcmpeq>:
 8000a58:	b501      	push	{r0, lr}
 8000a5a:	f7ff ffb7 	bl	80009cc <__cmpdf2>
 8000a5e:	2800      	cmp	r0, #0
 8000a60:	bf48      	it	mi
 8000a62:	f110 0f00 	cmnmi.w	r0, #0
 8000a66:	bd01      	pop	{r0, pc}

08000a68 <__aeabi_dcmpeq>:
 8000a68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a6c:	f7ff fff4 	bl	8000a58 <__aeabi_cdcmpeq>
 8000a70:	bf0c      	ite	eq
 8000a72:	2001      	moveq	r0, #1
 8000a74:	2000      	movne	r0, #0
 8000a76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a7a:	bf00      	nop

08000a7c <__aeabi_dcmplt>:
 8000a7c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a80:	f7ff ffea 	bl	8000a58 <__aeabi_cdcmpeq>
 8000a84:	bf34      	ite	cc
 8000a86:	2001      	movcc	r0, #1
 8000a88:	2000      	movcs	r0, #0
 8000a8a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8e:	bf00      	nop

08000a90 <__aeabi_dcmple>:
 8000a90:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a94:	f7ff ffe0 	bl	8000a58 <__aeabi_cdcmpeq>
 8000a98:	bf94      	ite	ls
 8000a9a:	2001      	movls	r0, #1
 8000a9c:	2000      	movhi	r0, #0
 8000a9e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa2:	bf00      	nop

08000aa4 <__aeabi_dcmpge>:
 8000aa4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa8:	f7ff ffce 	bl	8000a48 <__aeabi_cdrcmple>
 8000aac:	bf94      	ite	ls
 8000aae:	2001      	movls	r0, #1
 8000ab0:	2000      	movhi	r0, #0
 8000ab2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_dcmpgt>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff ffc4 	bl	8000a48 <__aeabi_cdrcmple>
 8000ac0:	bf34      	ite	cc
 8000ac2:	2001      	movcc	r0, #1
 8000ac4:	2000      	movcs	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmpun>:
 8000acc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad4:	d102      	bne.n	8000adc <__aeabi_dcmpun+0x10>
 8000ad6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ada:	d10a      	bne.n	8000af2 <__aeabi_dcmpun+0x26>
 8000adc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae4:	d102      	bne.n	8000aec <__aeabi_dcmpun+0x20>
 8000ae6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aea:	d102      	bne.n	8000af2 <__aeabi_dcmpun+0x26>
 8000aec:	f04f 0000 	mov.w	r0, #0
 8000af0:	4770      	bx	lr
 8000af2:	f04f 0001 	mov.w	r0, #1
 8000af6:	4770      	bx	lr

08000af8 <__aeabi_d2iz>:
 8000af8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000afc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b00:	d215      	bcs.n	8000b2e <__aeabi_d2iz+0x36>
 8000b02:	d511      	bpl.n	8000b28 <__aeabi_d2iz+0x30>
 8000b04:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b0c:	d912      	bls.n	8000b34 <__aeabi_d2iz+0x3c>
 8000b0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b1a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b1e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b22:	bf18      	it	ne
 8000b24:	4240      	negne	r0, r0
 8000b26:	4770      	bx	lr
 8000b28:	f04f 0000 	mov.w	r0, #0
 8000b2c:	4770      	bx	lr
 8000b2e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b32:	d105      	bne.n	8000b40 <__aeabi_d2iz+0x48>
 8000b34:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b38:	bf08      	it	eq
 8000b3a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b3e:	4770      	bx	lr
 8000b40:	f04f 0000 	mov.w	r0, #0
 8000b44:	4770      	bx	lr
 8000b46:	bf00      	nop

08000b48 <__aeabi_uldivmod>:
 8000b48:	b953      	cbnz	r3, 8000b60 <__aeabi_uldivmod+0x18>
 8000b4a:	b94a      	cbnz	r2, 8000b60 <__aeabi_uldivmod+0x18>
 8000b4c:	2900      	cmp	r1, #0
 8000b4e:	bf08      	it	eq
 8000b50:	2800      	cmpeq	r0, #0
 8000b52:	bf1c      	itt	ne
 8000b54:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000b58:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000b5c:	f000 b970 	b.w	8000e40 <__aeabi_idiv0>
 8000b60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b68:	f000 f806 	bl	8000b78 <__udivmoddi4>
 8000b6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b74:	b004      	add	sp, #16
 8000b76:	4770      	bx	lr

08000b78 <__udivmoddi4>:
 8000b78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b7c:	9e08      	ldr	r6, [sp, #32]
 8000b7e:	460d      	mov	r5, r1
 8000b80:	4604      	mov	r4, r0
 8000b82:	460f      	mov	r7, r1
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d14a      	bne.n	8000c1e <__udivmoddi4+0xa6>
 8000b88:	428a      	cmp	r2, r1
 8000b8a:	4694      	mov	ip, r2
 8000b8c:	d965      	bls.n	8000c5a <__udivmoddi4+0xe2>
 8000b8e:	fab2 f382 	clz	r3, r2
 8000b92:	b143      	cbz	r3, 8000ba6 <__udivmoddi4+0x2e>
 8000b94:	fa02 fc03 	lsl.w	ip, r2, r3
 8000b98:	f1c3 0220 	rsb	r2, r3, #32
 8000b9c:	409f      	lsls	r7, r3
 8000b9e:	fa20 f202 	lsr.w	r2, r0, r2
 8000ba2:	4317      	orrs	r7, r2
 8000ba4:	409c      	lsls	r4, r3
 8000ba6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000baa:	fa1f f58c 	uxth.w	r5, ip
 8000bae:	fbb7 f1fe 	udiv	r1, r7, lr
 8000bb2:	0c22      	lsrs	r2, r4, #16
 8000bb4:	fb0e 7711 	mls	r7, lr, r1, r7
 8000bb8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000bbc:	fb01 f005 	mul.w	r0, r1, r5
 8000bc0:	4290      	cmp	r0, r2
 8000bc2:	d90a      	bls.n	8000bda <__udivmoddi4+0x62>
 8000bc4:	eb1c 0202 	adds.w	r2, ip, r2
 8000bc8:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000bcc:	f080 811c 	bcs.w	8000e08 <__udivmoddi4+0x290>
 8000bd0:	4290      	cmp	r0, r2
 8000bd2:	f240 8119 	bls.w	8000e08 <__udivmoddi4+0x290>
 8000bd6:	3902      	subs	r1, #2
 8000bd8:	4462      	add	r2, ip
 8000bda:	1a12      	subs	r2, r2, r0
 8000bdc:	b2a4      	uxth	r4, r4
 8000bde:	fbb2 f0fe 	udiv	r0, r2, lr
 8000be2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000be6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000bea:	fb00 f505 	mul.w	r5, r0, r5
 8000bee:	42a5      	cmp	r5, r4
 8000bf0:	d90a      	bls.n	8000c08 <__udivmoddi4+0x90>
 8000bf2:	eb1c 0404 	adds.w	r4, ip, r4
 8000bf6:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000bfa:	f080 8107 	bcs.w	8000e0c <__udivmoddi4+0x294>
 8000bfe:	42a5      	cmp	r5, r4
 8000c00:	f240 8104 	bls.w	8000e0c <__udivmoddi4+0x294>
 8000c04:	4464      	add	r4, ip
 8000c06:	3802      	subs	r0, #2
 8000c08:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c0c:	1b64      	subs	r4, r4, r5
 8000c0e:	2100      	movs	r1, #0
 8000c10:	b11e      	cbz	r6, 8000c1a <__udivmoddi4+0xa2>
 8000c12:	40dc      	lsrs	r4, r3
 8000c14:	2300      	movs	r3, #0
 8000c16:	e9c6 4300 	strd	r4, r3, [r6]
 8000c1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c1e:	428b      	cmp	r3, r1
 8000c20:	d908      	bls.n	8000c34 <__udivmoddi4+0xbc>
 8000c22:	2e00      	cmp	r6, #0
 8000c24:	f000 80ed 	beq.w	8000e02 <__udivmoddi4+0x28a>
 8000c28:	2100      	movs	r1, #0
 8000c2a:	e9c6 0500 	strd	r0, r5, [r6]
 8000c2e:	4608      	mov	r0, r1
 8000c30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c34:	fab3 f183 	clz	r1, r3
 8000c38:	2900      	cmp	r1, #0
 8000c3a:	d149      	bne.n	8000cd0 <__udivmoddi4+0x158>
 8000c3c:	42ab      	cmp	r3, r5
 8000c3e:	d302      	bcc.n	8000c46 <__udivmoddi4+0xce>
 8000c40:	4282      	cmp	r2, r0
 8000c42:	f200 80f8 	bhi.w	8000e36 <__udivmoddi4+0x2be>
 8000c46:	1a84      	subs	r4, r0, r2
 8000c48:	eb65 0203 	sbc.w	r2, r5, r3
 8000c4c:	2001      	movs	r0, #1
 8000c4e:	4617      	mov	r7, r2
 8000c50:	2e00      	cmp	r6, #0
 8000c52:	d0e2      	beq.n	8000c1a <__udivmoddi4+0xa2>
 8000c54:	e9c6 4700 	strd	r4, r7, [r6]
 8000c58:	e7df      	b.n	8000c1a <__udivmoddi4+0xa2>
 8000c5a:	b902      	cbnz	r2, 8000c5e <__udivmoddi4+0xe6>
 8000c5c:	deff      	udf	#255	; 0xff
 8000c5e:	fab2 f382 	clz	r3, r2
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	f040 8090 	bne.w	8000d88 <__udivmoddi4+0x210>
 8000c68:	1a8a      	subs	r2, r1, r2
 8000c6a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c6e:	fa1f fe8c 	uxth.w	lr, ip
 8000c72:	2101      	movs	r1, #1
 8000c74:	fbb2 f5f7 	udiv	r5, r2, r7
 8000c78:	fb07 2015 	mls	r0, r7, r5, r2
 8000c7c:	0c22      	lsrs	r2, r4, #16
 8000c7e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000c82:	fb0e f005 	mul.w	r0, lr, r5
 8000c86:	4290      	cmp	r0, r2
 8000c88:	d908      	bls.n	8000c9c <__udivmoddi4+0x124>
 8000c8a:	eb1c 0202 	adds.w	r2, ip, r2
 8000c8e:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000c92:	d202      	bcs.n	8000c9a <__udivmoddi4+0x122>
 8000c94:	4290      	cmp	r0, r2
 8000c96:	f200 80cb 	bhi.w	8000e30 <__udivmoddi4+0x2b8>
 8000c9a:	4645      	mov	r5, r8
 8000c9c:	1a12      	subs	r2, r2, r0
 8000c9e:	b2a4      	uxth	r4, r4
 8000ca0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000ca4:	fb07 2210 	mls	r2, r7, r0, r2
 8000ca8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000cac:	fb0e fe00 	mul.w	lr, lr, r0
 8000cb0:	45a6      	cmp	lr, r4
 8000cb2:	d908      	bls.n	8000cc6 <__udivmoddi4+0x14e>
 8000cb4:	eb1c 0404 	adds.w	r4, ip, r4
 8000cb8:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000cbc:	d202      	bcs.n	8000cc4 <__udivmoddi4+0x14c>
 8000cbe:	45a6      	cmp	lr, r4
 8000cc0:	f200 80bb 	bhi.w	8000e3a <__udivmoddi4+0x2c2>
 8000cc4:	4610      	mov	r0, r2
 8000cc6:	eba4 040e 	sub.w	r4, r4, lr
 8000cca:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000cce:	e79f      	b.n	8000c10 <__udivmoddi4+0x98>
 8000cd0:	f1c1 0720 	rsb	r7, r1, #32
 8000cd4:	408b      	lsls	r3, r1
 8000cd6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000cda:	ea4c 0c03 	orr.w	ip, ip, r3
 8000cde:	fa05 f401 	lsl.w	r4, r5, r1
 8000ce2:	fa20 f307 	lsr.w	r3, r0, r7
 8000ce6:	40fd      	lsrs	r5, r7
 8000ce8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000cec:	4323      	orrs	r3, r4
 8000cee:	fbb5 f8f9 	udiv	r8, r5, r9
 8000cf2:	fa1f fe8c 	uxth.w	lr, ip
 8000cf6:	fb09 5518 	mls	r5, r9, r8, r5
 8000cfa:	0c1c      	lsrs	r4, r3, #16
 8000cfc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d00:	fb08 f50e 	mul.w	r5, r8, lr
 8000d04:	42a5      	cmp	r5, r4
 8000d06:	fa02 f201 	lsl.w	r2, r2, r1
 8000d0a:	fa00 f001 	lsl.w	r0, r0, r1
 8000d0e:	d90b      	bls.n	8000d28 <__udivmoddi4+0x1b0>
 8000d10:	eb1c 0404 	adds.w	r4, ip, r4
 8000d14:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000d18:	f080 8088 	bcs.w	8000e2c <__udivmoddi4+0x2b4>
 8000d1c:	42a5      	cmp	r5, r4
 8000d1e:	f240 8085 	bls.w	8000e2c <__udivmoddi4+0x2b4>
 8000d22:	f1a8 0802 	sub.w	r8, r8, #2
 8000d26:	4464      	add	r4, ip
 8000d28:	1b64      	subs	r4, r4, r5
 8000d2a:	b29d      	uxth	r5, r3
 8000d2c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d30:	fb09 4413 	mls	r4, r9, r3, r4
 8000d34:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000d38:	fb03 fe0e 	mul.w	lr, r3, lr
 8000d3c:	45a6      	cmp	lr, r4
 8000d3e:	d908      	bls.n	8000d52 <__udivmoddi4+0x1da>
 8000d40:	eb1c 0404 	adds.w	r4, ip, r4
 8000d44:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000d48:	d26c      	bcs.n	8000e24 <__udivmoddi4+0x2ac>
 8000d4a:	45a6      	cmp	lr, r4
 8000d4c:	d96a      	bls.n	8000e24 <__udivmoddi4+0x2ac>
 8000d4e:	3b02      	subs	r3, #2
 8000d50:	4464      	add	r4, ip
 8000d52:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d56:	fba3 9502 	umull	r9, r5, r3, r2
 8000d5a:	eba4 040e 	sub.w	r4, r4, lr
 8000d5e:	42ac      	cmp	r4, r5
 8000d60:	46c8      	mov	r8, r9
 8000d62:	46ae      	mov	lr, r5
 8000d64:	d356      	bcc.n	8000e14 <__udivmoddi4+0x29c>
 8000d66:	d053      	beq.n	8000e10 <__udivmoddi4+0x298>
 8000d68:	b156      	cbz	r6, 8000d80 <__udivmoddi4+0x208>
 8000d6a:	ebb0 0208 	subs.w	r2, r0, r8
 8000d6e:	eb64 040e 	sbc.w	r4, r4, lr
 8000d72:	fa04 f707 	lsl.w	r7, r4, r7
 8000d76:	40ca      	lsrs	r2, r1
 8000d78:	40cc      	lsrs	r4, r1
 8000d7a:	4317      	orrs	r7, r2
 8000d7c:	e9c6 7400 	strd	r7, r4, [r6]
 8000d80:	4618      	mov	r0, r3
 8000d82:	2100      	movs	r1, #0
 8000d84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d88:	f1c3 0120 	rsb	r1, r3, #32
 8000d8c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d90:	fa20 f201 	lsr.w	r2, r0, r1
 8000d94:	fa25 f101 	lsr.w	r1, r5, r1
 8000d98:	409d      	lsls	r5, r3
 8000d9a:	432a      	orrs	r2, r5
 8000d9c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000da0:	fa1f fe8c 	uxth.w	lr, ip
 8000da4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000da8:	fb07 1510 	mls	r5, r7, r0, r1
 8000dac:	0c11      	lsrs	r1, r2, #16
 8000dae:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000db2:	fb00 f50e 	mul.w	r5, r0, lr
 8000db6:	428d      	cmp	r5, r1
 8000db8:	fa04 f403 	lsl.w	r4, r4, r3
 8000dbc:	d908      	bls.n	8000dd0 <__udivmoddi4+0x258>
 8000dbe:	eb1c 0101 	adds.w	r1, ip, r1
 8000dc2:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000dc6:	d22f      	bcs.n	8000e28 <__udivmoddi4+0x2b0>
 8000dc8:	428d      	cmp	r5, r1
 8000dca:	d92d      	bls.n	8000e28 <__udivmoddi4+0x2b0>
 8000dcc:	3802      	subs	r0, #2
 8000dce:	4461      	add	r1, ip
 8000dd0:	1b49      	subs	r1, r1, r5
 8000dd2:	b292      	uxth	r2, r2
 8000dd4:	fbb1 f5f7 	udiv	r5, r1, r7
 8000dd8:	fb07 1115 	mls	r1, r7, r5, r1
 8000ddc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000de0:	fb05 f10e 	mul.w	r1, r5, lr
 8000de4:	4291      	cmp	r1, r2
 8000de6:	d908      	bls.n	8000dfa <__udivmoddi4+0x282>
 8000de8:	eb1c 0202 	adds.w	r2, ip, r2
 8000dec:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000df0:	d216      	bcs.n	8000e20 <__udivmoddi4+0x2a8>
 8000df2:	4291      	cmp	r1, r2
 8000df4:	d914      	bls.n	8000e20 <__udivmoddi4+0x2a8>
 8000df6:	3d02      	subs	r5, #2
 8000df8:	4462      	add	r2, ip
 8000dfa:	1a52      	subs	r2, r2, r1
 8000dfc:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000e00:	e738      	b.n	8000c74 <__udivmoddi4+0xfc>
 8000e02:	4631      	mov	r1, r6
 8000e04:	4630      	mov	r0, r6
 8000e06:	e708      	b.n	8000c1a <__udivmoddi4+0xa2>
 8000e08:	4639      	mov	r1, r7
 8000e0a:	e6e6      	b.n	8000bda <__udivmoddi4+0x62>
 8000e0c:	4610      	mov	r0, r2
 8000e0e:	e6fb      	b.n	8000c08 <__udivmoddi4+0x90>
 8000e10:	4548      	cmp	r0, r9
 8000e12:	d2a9      	bcs.n	8000d68 <__udivmoddi4+0x1f0>
 8000e14:	ebb9 0802 	subs.w	r8, r9, r2
 8000e18:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000e1c:	3b01      	subs	r3, #1
 8000e1e:	e7a3      	b.n	8000d68 <__udivmoddi4+0x1f0>
 8000e20:	4645      	mov	r5, r8
 8000e22:	e7ea      	b.n	8000dfa <__udivmoddi4+0x282>
 8000e24:	462b      	mov	r3, r5
 8000e26:	e794      	b.n	8000d52 <__udivmoddi4+0x1da>
 8000e28:	4640      	mov	r0, r8
 8000e2a:	e7d1      	b.n	8000dd0 <__udivmoddi4+0x258>
 8000e2c:	46d0      	mov	r8, sl
 8000e2e:	e77b      	b.n	8000d28 <__udivmoddi4+0x1b0>
 8000e30:	3d02      	subs	r5, #2
 8000e32:	4462      	add	r2, ip
 8000e34:	e732      	b.n	8000c9c <__udivmoddi4+0x124>
 8000e36:	4608      	mov	r0, r1
 8000e38:	e70a      	b.n	8000c50 <__udivmoddi4+0xd8>
 8000e3a:	4464      	add	r4, ip
 8000e3c:	3802      	subs	r0, #2
 8000e3e:	e742      	b.n	8000cc6 <__udivmoddi4+0x14e>

08000e40 <__aeabi_idiv0>:
 8000e40:	4770      	bx	lr
 8000e42:	bf00      	nop

08000e44 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000e44:	b480      	push	{r7}
 8000e46:	b085      	sub	sp, #20
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	60f8      	str	r0, [r7, #12]
 8000e4c:	60b9      	str	r1, [r7, #8]
 8000e4e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000e50:	68fb      	ldr	r3, [r7, #12]
 8000e52:	4a07      	ldr	r2, [pc, #28]	; (8000e70 <vApplicationGetIdleTaskMemory+0x2c>)
 8000e54:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000e56:	68bb      	ldr	r3, [r7, #8]
 8000e58:	4a06      	ldr	r2, [pc, #24]	; (8000e74 <vApplicationGetIdleTaskMemory+0x30>)
 8000e5a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	2280      	movs	r2, #128	; 0x80
 8000e60:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000e62:	bf00      	nop
 8000e64:	3714      	adds	r7, #20
 8000e66:	46bd      	mov	sp, r7
 8000e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6c:	4770      	bx	lr
 8000e6e:	bf00      	nop
 8000e70:	200000bc 	.word	0x200000bc
 8000e74:	20000110 	.word	0x20000110

08000e78 <_ZSt4fabsf>:
  using ::fabs;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  fabs(float __x)
  { return __builtin_fabsf(__x); }
 8000e78:	b480      	push	{r7}
 8000e7a:	b083      	sub	sp, #12
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	ed87 0a01 	vstr	s0, [r7, #4]
 8000e82:	edd7 7a01 	vldr	s15, [r7, #4]
 8000e86:	eef0 7ae7 	vabs.f32	s15, s15
 8000e8a:	eeb0 0a67 	vmov.f32	s0, s15
 8000e8e:	370c      	adds	r7, #12
 8000e90:	46bd      	mov	sp, r7
 8000e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e96:	4770      	bx	lr

08000e98 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e98:	b5b0      	push	{r4, r5, r7, lr}
 8000e9a:	b0a4      	sub	sp, #144	; 0x90
 8000e9c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e9e:	f004 fd2f 	bl	8005900 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ea2:	f000 f8a3 	bl	8000fec <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ea6:	f000 fcdf 	bl	8001868 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 8000eaa:	f000 fca5 	bl	80017f8 <_ZL11MX_DMA_Initv>
  MX_USART2_UART_Init();
 8000eae:	f000 fc75 	bl	800179c <_ZL19MX_USART2_UART_Initv>
  MX_CAN1_Init();
 8000eb2:	f000 f913 	bl	80010dc <_ZL12MX_CAN1_Initv>
  MX_UART4_Init();
 8000eb6:	f000 fc43 	bl	8001740 <_ZL13MX_UART4_Initv>
  MX_SPI2_Init();
 8000eba:	f000 f9ad 	bl	8001218 <_ZL12MX_SPI2_Initv>
  MX_TIM3_Init();
 8000ebe:	f000 f9e7 	bl	8001290 <_ZL12MX_TIM3_Initv>
  MX_TIM5_Init();
 8000ec2:	f000 fb0f 	bl	80014e4 <_ZL12MX_TIM5_Initv>
  MX_TIM8_Init();
 8000ec6:	f000 fb6b 	bl	80015a0 <_ZL12MX_TIM8_Initv>
  MX_TIM4_Init();
 8000eca:	f000 fa6b 	bl	80013a4 <_ZL12MX_TIM4_Initv>
  /* USER CODE BEGIN 2 */

//  HAL_TIM_Encoder_Start_IT(&htim5, TIM_CHANNEL_ALL);
  //HAL_UART_Receive_IT(&huart4, RxData, 1);
  HAL_TIM_Encoder_Start(&htim5, TIM_CHANNEL_ALL);
 8000ece:	213c      	movs	r1, #60	; 0x3c
 8000ed0:	4839      	ldr	r0, [pc, #228]	; (8000fb8 <main+0x120>)
 8000ed2:	f007 fec2 	bl	8008c5a <HAL_TIM_Encoder_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8000ed6:	2100      	movs	r1, #0
 8000ed8:	4838      	ldr	r0, [pc, #224]	; (8000fbc <main+0x124>)
 8000eda:	f007 fcf7 	bl	80088cc <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 8000ede:	2104      	movs	r1, #4
 8000ee0:	4836      	ldr	r0, [pc, #216]	; (8000fbc <main+0x124>)
 8000ee2:	f007 fcf3 	bl	80088cc <HAL_TIM_PWM_Start>
//  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1);
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 8000ee6:	2100      	movs	r1, #0
 8000ee8:	4835      	ldr	r0, [pc, #212]	; (8000fc0 <main+0x128>)
 8000eea:	f007 fcef 	bl	80088cc <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 8000eee:	2104      	movs	r1, #4
 8000ef0:	4833      	ldr	r0, [pc, #204]	; (8000fc0 <main+0x128>)
 8000ef2:	f007 fceb 	bl	80088cc <HAL_TIM_PWM_Start>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of WheelControl */
  osThreadDef(WheelControl, Wheel_task, osPriorityNormal, 0, 128);
 8000ef6:	4b33      	ldr	r3, [pc, #204]	; (8000fc4 <main+0x12c>)
 8000ef8:	f107 0474 	add.w	r4, r7, #116	; 0x74
 8000efc:	461d      	mov	r5, r3
 8000efe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f00:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f02:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000f06:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  WheelControlHandle = osThreadCreate(osThread(WheelControl), NULL);
 8000f0a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8000f0e:	2100      	movs	r1, #0
 8000f10:	4618      	mov	r0, r3
 8000f12:	f00a f986 	bl	800b222 <osThreadCreate>
 8000f16:	4603      	mov	r3, r0
 8000f18:	4a2b      	ldr	r2, [pc, #172]	; (8000fc8 <main+0x130>)
 8000f1a:	6013      	str	r3, [r2, #0]

  /* definition and creation of Joystick */
  osThreadDef(Joystick, task2_joystick, osPriorityNormal, 0, 2048);
 8000f1c:	4b2b      	ldr	r3, [pc, #172]	; (8000fcc <main+0x134>)
 8000f1e:	f107 0458 	add.w	r4, r7, #88	; 0x58
 8000f22:	461d      	mov	r5, r3
 8000f24:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f26:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f28:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000f2c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  JoystickHandle = osThreadCreate(osThread(Joystick), NULL);
 8000f30:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000f34:	2100      	movs	r1, #0
 8000f36:	4618      	mov	r0, r3
 8000f38:	f00a f973 	bl	800b222 <osThreadCreate>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	4a24      	ldr	r2, [pc, #144]	; (8000fd0 <main+0x138>)
 8000f40:	6013      	str	r3, [r2, #0]

  /* definition and creation of up_down_control */
  osThreadDef(up_down_control, DC_motor, osPriorityNormal, 0, 512);
 8000f42:	4b24      	ldr	r3, [pc, #144]	; (8000fd4 <main+0x13c>)
 8000f44:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8000f48:	461d      	mov	r5, r3
 8000f4a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f4c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f4e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000f52:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  up_down_controlHandle = osThreadCreate(osThread(up_down_control), NULL);
 8000f56:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000f5a:	2100      	movs	r1, #0
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	f00a f960 	bl	800b222 <osThreadCreate>
 8000f62:	4603      	mov	r3, r0
 8000f64:	4a1c      	ldr	r2, [pc, #112]	; (8000fd8 <main+0x140>)
 8000f66:	6013      	str	r3, [r2, #0]

  /* definition and creation of Target_pos */
  osThreadDef(Target_pos, Colorcheck, osPriorityNormal, 0, 512);
 8000f68:	4b1c      	ldr	r3, [pc, #112]	; (8000fdc <main+0x144>)
 8000f6a:	f107 0420 	add.w	r4, r7, #32
 8000f6e:	461d      	mov	r5, r3
 8000f70:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f72:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f74:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000f78:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Target_posHandle = osThreadCreate(osThread(Target_pos), NULL);
 8000f7c:	f107 0320 	add.w	r3, r7, #32
 8000f80:	2100      	movs	r1, #0
 8000f82:	4618      	mov	r0, r3
 8000f84:	f00a f94d 	bl	800b222 <osThreadCreate>
 8000f88:	4603      	mov	r3, r0
 8000f8a:	4a15      	ldr	r2, [pc, #84]	; (8000fe0 <main+0x148>)
 8000f8c:	6013      	str	r3, [r2, #0]

  /* definition and creation of Color */
  osThreadDef(Color, StartTask05, osPriorityNormal, 0, 128);
 8000f8e:	4b15      	ldr	r3, [pc, #84]	; (8000fe4 <main+0x14c>)
 8000f90:	1d3c      	adds	r4, r7, #4
 8000f92:	461d      	mov	r5, r3
 8000f94:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f96:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f98:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000f9c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ColorHandle = osThreadCreate(osThread(Color), NULL);
 8000fa0:	1d3b      	adds	r3, r7, #4
 8000fa2:	2100      	movs	r1, #0
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	f00a f93c 	bl	800b222 <osThreadCreate>
 8000faa:	4603      	mov	r3, r0
 8000fac:	4a0e      	ldr	r2, [pc, #56]	; (8000fe8 <main+0x150>)
 8000fae:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000fb0:	f00a f930 	bl	800b214 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000fb4:	e7fe      	b.n	8000fb4 <main+0x11c>
 8000fb6:	bf00      	nop
 8000fb8:	20000420 	.word	0x20000420
 8000fbc:	200003d8 	.word	0x200003d8
 8000fc0:	20000468 	.word	0x20000468
 8000fc4:	0800e1d0 	.word	0x0800e1d0
 8000fc8:	200006c0 	.word	0x200006c0
 8000fcc:	0800e1f8 	.word	0x0800e1f8
 8000fd0:	200006c4 	.word	0x200006c4
 8000fd4:	0800e224 	.word	0x0800e224
 8000fd8:	200006c8 	.word	0x200006c8
 8000fdc:	0800e24c 	.word	0x0800e24c
 8000fe0:	200006cc 	.word	0x200006cc
 8000fe4:	0800e270 	.word	0x0800e270
 8000fe8:	200006d0 	.word	0x200006d0

08000fec <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b094      	sub	sp, #80	; 0x50
 8000ff0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ff2:	f107 031c 	add.w	r3, r7, #28
 8000ff6:	2234      	movs	r2, #52	; 0x34
 8000ff8:	2100      	movs	r1, #0
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	f00c ff7f 	bl	800defe <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001000:	f107 0308 	add.w	r3, r7, #8
 8001004:	2200      	movs	r2, #0
 8001006:	601a      	str	r2, [r3, #0]
 8001008:	605a      	str	r2, [r3, #4]
 800100a:	609a      	str	r2, [r3, #8]
 800100c:	60da      	str	r2, [r3, #12]
 800100e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001010:	2300      	movs	r3, #0
 8001012:	607b      	str	r3, [r7, #4]
 8001014:	4b2f      	ldr	r3, [pc, #188]	; (80010d4 <_Z18SystemClock_Configv+0xe8>)
 8001016:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001018:	4a2e      	ldr	r2, [pc, #184]	; (80010d4 <_Z18SystemClock_Configv+0xe8>)
 800101a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800101e:	6413      	str	r3, [r2, #64]	; 0x40
 8001020:	4b2c      	ldr	r3, [pc, #176]	; (80010d4 <_Z18SystemClock_Configv+0xe8>)
 8001022:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001024:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001028:	607b      	str	r3, [r7, #4]
 800102a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800102c:	2300      	movs	r3, #0
 800102e:	603b      	str	r3, [r7, #0]
 8001030:	4b29      	ldr	r3, [pc, #164]	; (80010d8 <_Z18SystemClock_Configv+0xec>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001038:	4a27      	ldr	r2, [pc, #156]	; (80010d8 <_Z18SystemClock_Configv+0xec>)
 800103a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800103e:	6013      	str	r3, [r2, #0]
 8001040:	4b25      	ldr	r3, [pc, #148]	; (80010d8 <_Z18SystemClock_Configv+0xec>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001048:	603b      	str	r3, [r7, #0]
 800104a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800104c:	2302      	movs	r3, #2
 800104e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001050:	2301      	movs	r3, #1
 8001052:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001054:	2310      	movs	r3, #16
 8001056:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001058:	2302      	movs	r3, #2
 800105a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800105c:	2300      	movs	r3, #0
 800105e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001060:	2308      	movs	r3, #8
 8001062:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 128;
 8001064:	2380      	movs	r3, #128	; 0x80
 8001066:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001068:	2302      	movs	r3, #2
 800106a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800106c:	2302      	movs	r3, #2
 800106e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001070:	2302      	movs	r3, #2
 8001072:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001074:	f107 031c 	add.w	r3, r7, #28
 8001078:	4618      	mov	r0, r3
 800107a:	f006 fd59 	bl	8007b30 <HAL_RCC_OscConfig>
 800107e:	4603      	mov	r3, r0
 8001080:	2b00      	cmp	r3, #0
 8001082:	bf14      	ite	ne
 8001084:	2301      	movne	r3, #1
 8001086:	2300      	moveq	r3, #0
 8001088:	b2db      	uxtb	r3, r3
 800108a:	2b00      	cmp	r3, #0
 800108c:	d001      	beq.n	8001092 <_Z18SystemClock_Configv+0xa6>
  {
    Error_Handler();
 800108e:	f002 f945 	bl	800331c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001092:	230f      	movs	r3, #15
 8001094:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001096:	2302      	movs	r3, #2
 8001098:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800109a:	2300      	movs	r3, #0
 800109c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV8;
 800109e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80010a2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80010a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010a8:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80010aa:	f107 0308 	add.w	r3, r7, #8
 80010ae:	2104      	movs	r1, #4
 80010b0:	4618      	mov	r0, r3
 80010b2:	f006 f9c1 	bl	8007438 <HAL_RCC_ClockConfig>
 80010b6:	4603      	mov	r3, r0
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	bf14      	ite	ne
 80010bc:	2301      	movne	r3, #1
 80010be:	2300      	moveq	r3, #0
 80010c0:	b2db      	uxtb	r3, r3
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d001      	beq.n	80010ca <_Z18SystemClock_Configv+0xde>
  {
    Error_Handler();
 80010c6:	f002 f929 	bl	800331c <Error_Handler>
  }
}
 80010ca:	bf00      	nop
 80010cc:	3750      	adds	r7, #80	; 0x50
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bd80      	pop	{r7, pc}
 80010d2:	bf00      	nop
 80010d4:	40023800 	.word	0x40023800
 80010d8:	40007000 	.word	0x40007000

080010dc <_ZL12MX_CAN1_Initv>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80010e0:	4b46      	ldr	r3, [pc, #280]	; (80011fc <_ZL12MX_CAN1_Initv+0x120>)
 80010e2:	4a47      	ldr	r2, [pc, #284]	; (8001200 <_ZL12MX_CAN1_Initv+0x124>)
 80010e4:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 1;
 80010e6:	4b45      	ldr	r3, [pc, #276]	; (80011fc <_ZL12MX_CAN1_Initv+0x120>)
 80010e8:	2201      	movs	r2, #1
 80010ea:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80010ec:	4b43      	ldr	r3, [pc, #268]	; (80011fc <_ZL12MX_CAN1_Initv+0x120>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80010f2:	4b42      	ldr	r3, [pc, #264]	; (80011fc <_ZL12MX_CAN1_Initv+0x120>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_13TQ;
 80010f8:	4b40      	ldr	r3, [pc, #256]	; (80011fc <_ZL12MX_CAN1_Initv+0x120>)
 80010fa:	f44f 2240 	mov.w	r2, #786432	; 0xc0000
 80010fe:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8001100:	4b3e      	ldr	r3, [pc, #248]	; (80011fc <_ZL12MX_CAN1_Initv+0x120>)
 8001102:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001106:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001108:	4b3c      	ldr	r3, [pc, #240]	; (80011fc <_ZL12MX_CAN1_Initv+0x120>)
 800110a:	2200      	movs	r2, #0
 800110c:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 800110e:	4b3b      	ldr	r3, [pc, #236]	; (80011fc <_ZL12MX_CAN1_Initv+0x120>)
 8001110:	2200      	movs	r2, #0
 8001112:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001114:	4b39      	ldr	r3, [pc, #228]	; (80011fc <_ZL12MX_CAN1_Initv+0x120>)
 8001116:	2200      	movs	r2, #0
 8001118:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = ENABLE;
 800111a:	4b38      	ldr	r3, [pc, #224]	; (80011fc <_ZL12MX_CAN1_Initv+0x120>)
 800111c:	2201      	movs	r2, #1
 800111e:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001120:	4b36      	ldr	r3, [pc, #216]	; (80011fc <_ZL12MX_CAN1_Initv+0x120>)
 8001122:	2200      	movs	r2, #0
 8001124:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001126:	4b35      	ldr	r3, [pc, #212]	; (80011fc <_ZL12MX_CAN1_Initv+0x120>)
 8001128:	2200      	movs	r2, #0
 800112a:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800112c:	4833      	ldr	r0, [pc, #204]	; (80011fc <_ZL12MX_CAN1_Initv+0x120>)
 800112e:	f004 fc4d 	bl	80059cc <HAL_CAN_Init>
 8001132:	4603      	mov	r3, r0
 8001134:	2b00      	cmp	r3, #0
 8001136:	bf14      	ite	ne
 8001138:	2301      	movne	r3, #1
 800113a:	2300      	moveq	r3, #0
 800113c:	b2db      	uxtb	r3, r3
 800113e:	2b00      	cmp	r3, #0
 8001140:	d001      	beq.n	8001146 <_ZL12MX_CAN1_Initv+0x6a>
  {
    Error_Handler();
 8001142:	f002 f8eb 	bl	800331c <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */
  M1.ID=0x201;
 8001146:	4b2f      	ldr	r3, [pc, #188]	; (8001204 <_ZL12MX_CAN1_Initv+0x128>)
 8001148:	f240 2201 	movw	r2, #513	; 0x201
 800114c:	809a      	strh	r2, [r3, #4]
  M2.ID=0X202;
 800114e:	4b2e      	ldr	r3, [pc, #184]	; (8001208 <_ZL12MX_CAN1_Initv+0x12c>)
 8001150:	f240 2202 	movw	r2, #514	; 0x202
 8001154:	809a      	strh	r2, [r3, #4]
  M3.ID=0x203;
 8001156:	4b2d      	ldr	r3, [pc, #180]	; (800120c <_ZL12MX_CAN1_Initv+0x130>)
 8001158:	f240 2203 	movw	r2, #515	; 0x203
 800115c:	809a      	strh	r2, [r3, #4]
  M4.ID=0x204;
 800115e:	4b2c      	ldr	r3, [pc, #176]	; (8001210 <_ZL12MX_CAN1_Initv+0x134>)
 8001160:	f44f 7201 	mov.w	r2, #516	; 0x204
 8001164:	809a      	strh	r2, [r3, #4]
  sFilterConfig.FilterBank = 0;
 8001166:	4b2b      	ldr	r3, [pc, #172]	; (8001214 <_ZL12MX_CAN1_Initv+0x138>)
 8001168:	2200      	movs	r2, #0
 800116a:	615a      	str	r2, [r3, #20]
  sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 800116c:	4b29      	ldr	r3, [pc, #164]	; (8001214 <_ZL12MX_CAN1_Initv+0x138>)
 800116e:	2200      	movs	r2, #0
 8001170:	619a      	str	r2, [r3, #24]
  sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8001172:	4b28      	ldr	r3, [pc, #160]	; (8001214 <_ZL12MX_CAN1_Initv+0x138>)
 8001174:	2201      	movs	r2, #1
 8001176:	61da      	str	r2, [r3, #28]
  sFilterConfig.FilterIdHigh = 0x205;
 8001178:	4b26      	ldr	r3, [pc, #152]	; (8001214 <_ZL12MX_CAN1_Initv+0x138>)
 800117a:	f240 2205 	movw	r2, #517	; 0x205
 800117e:	601a      	str	r2, [r3, #0]
  sFilterConfig.FilterIdLow = 0x200;
 8001180:	4b24      	ldr	r3, [pc, #144]	; (8001214 <_ZL12MX_CAN1_Initv+0x138>)
 8001182:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001186:	605a      	str	r2, [r3, #4]
  sFilterConfig.FilterMaskIdHigh = 0x0000;
 8001188:	4b22      	ldr	r3, [pc, #136]	; (8001214 <_ZL12MX_CAN1_Initv+0x138>)
 800118a:	2200      	movs	r2, #0
 800118c:	609a      	str	r2, [r3, #8]
  sFilterConfig.FilterMaskIdLow = 0x0000;
 800118e:	4b21      	ldr	r3, [pc, #132]	; (8001214 <_ZL12MX_CAN1_Initv+0x138>)
 8001190:	2200      	movs	r2, #0
 8001192:	60da      	str	r2, [r3, #12]
  sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8001194:	4b1f      	ldr	r3, [pc, #124]	; (8001214 <_ZL12MX_CAN1_Initv+0x138>)
 8001196:	2200      	movs	r2, #0
 8001198:	611a      	str	r2, [r3, #16]
  sFilterConfig.FilterActivation = ENABLE;
 800119a:	4b1e      	ldr	r3, [pc, #120]	; (8001214 <_ZL12MX_CAN1_Initv+0x138>)
 800119c:	2201      	movs	r2, #1
 800119e:	621a      	str	r2, [r3, #32]
  sFilterConfig.SlaveStartFilterBank = 14;
 80011a0:	4b1c      	ldr	r3, [pc, #112]	; (8001214 <_ZL12MX_CAN1_Initv+0x138>)
 80011a2:	220e      	movs	r2, #14
 80011a4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig) != HAL_OK) {
 80011a6:	491b      	ldr	r1, [pc, #108]	; (8001214 <_ZL12MX_CAN1_Initv+0x138>)
 80011a8:	4814      	ldr	r0, [pc, #80]	; (80011fc <_ZL12MX_CAN1_Initv+0x120>)
 80011aa:	f004 fd0b 	bl	8005bc4 <HAL_CAN_ConfigFilter>
 80011ae:	4603      	mov	r3, r0
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	bf14      	ite	ne
 80011b4:	2301      	movne	r3, #1
 80011b6:	2300      	moveq	r3, #0
 80011b8:	b2db      	uxtb	r3, r3
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d001      	beq.n	80011c2 <_ZL12MX_CAN1_Initv+0xe6>
    	Error_Handler();
 80011be:	f002 f8ad 	bl	800331c <Error_Handler>
  }

  if (HAL_CAN_Start(&hcan1) != HAL_OK) {
 80011c2:	480e      	ldr	r0, [pc, #56]	; (80011fc <_ZL12MX_CAN1_Initv+0x120>)
 80011c4:	f004 fdde 	bl	8005d84 <HAL_CAN_Start>
 80011c8:	4603      	mov	r3, r0
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	bf14      	ite	ne
 80011ce:	2301      	movne	r3, #1
 80011d0:	2300      	moveq	r3, #0
 80011d2:	b2db      	uxtb	r3, r3
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d001      	beq.n	80011dc <_ZL12MX_CAN1_Initv+0x100>
    	Error_Handler();
 80011d8:	f002 f8a0 	bl	800331c <Error_Handler>
  }

  if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK) {
 80011dc:	2102      	movs	r1, #2
 80011de:	4807      	ldr	r0, [pc, #28]	; (80011fc <_ZL12MX_CAN1_Initv+0x120>)
 80011e0:	f005 f82a 	bl	8006238 <HAL_CAN_ActivateNotification>
 80011e4:	4603      	mov	r3, r0
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	bf14      	ite	ne
 80011ea:	2301      	movne	r3, #1
 80011ec:	2300      	moveq	r3, #0
 80011ee:	b2db      	uxtb	r3, r3
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d001      	beq.n	80011f8 <_ZL12MX_CAN1_Initv+0x11c>
    	Error_Handler();
 80011f4:	f002 f892 	bl	800331c <Error_Handler>
  }


  /* USER CODE END CAN1_Init 2 */

}
 80011f8:	bf00      	nop
 80011fa:	bd80      	pop	{r7, pc}
 80011fc:	20000310 	.word	0x20000310
 8001200:	40006400 	.word	0x40006400
 8001204:	200007c8 	.word	0x200007c8
 8001208:	200007d0 	.word	0x200007d0
 800120c:	200007d8 	.word	0x200007d8
 8001210:	200007e0 	.word	0x200007e0
 8001214:	20000818 	.word	0x20000818

08001218 <_ZL12MX_SPI2_Initv>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800121c:	4b1a      	ldr	r3, [pc, #104]	; (8001288 <_ZL12MX_SPI2_Initv+0x70>)
 800121e:	4a1b      	ldr	r2, [pc, #108]	; (800128c <_ZL12MX_SPI2_Initv+0x74>)
 8001220:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001222:	4b19      	ldr	r3, [pc, #100]	; (8001288 <_ZL12MX_SPI2_Initv+0x70>)
 8001224:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001228:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800122a:	4b17      	ldr	r3, [pc, #92]	; (8001288 <_ZL12MX_SPI2_Initv+0x70>)
 800122c:	2200      	movs	r2, #0
 800122e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001230:	4b15      	ldr	r3, [pc, #84]	; (8001288 <_ZL12MX_SPI2_Initv+0x70>)
 8001232:	2200      	movs	r2, #0
 8001234:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001236:	4b14      	ldr	r3, [pc, #80]	; (8001288 <_ZL12MX_SPI2_Initv+0x70>)
 8001238:	2202      	movs	r2, #2
 800123a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 800123c:	4b12      	ldr	r3, [pc, #72]	; (8001288 <_ZL12MX_SPI2_Initv+0x70>)
 800123e:	2201      	movs	r2, #1
 8001240:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001242:	4b11      	ldr	r3, [pc, #68]	; (8001288 <_ZL12MX_SPI2_Initv+0x70>)
 8001244:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001248:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 800124a:	4b0f      	ldr	r3, [pc, #60]	; (8001288 <_ZL12MX_SPI2_Initv+0x70>)
 800124c:	2238      	movs	r2, #56	; 0x38
 800124e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_LSB;
 8001250:	4b0d      	ldr	r3, [pc, #52]	; (8001288 <_ZL12MX_SPI2_Initv+0x70>)
 8001252:	2280      	movs	r2, #128	; 0x80
 8001254:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001256:	4b0c      	ldr	r3, [pc, #48]	; (8001288 <_ZL12MX_SPI2_Initv+0x70>)
 8001258:	2200      	movs	r2, #0
 800125a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800125c:	4b0a      	ldr	r3, [pc, #40]	; (8001288 <_ZL12MX_SPI2_Initv+0x70>)
 800125e:	2200      	movs	r2, #0
 8001260:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001262:	4b09      	ldr	r3, [pc, #36]	; (8001288 <_ZL12MX_SPI2_Initv+0x70>)
 8001264:	220a      	movs	r2, #10
 8001266:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001268:	4807      	ldr	r0, [pc, #28]	; (8001288 <_ZL12MX_SPI2_Initv+0x70>)
 800126a:	f006 feff 	bl	800806c <HAL_SPI_Init>
 800126e:	4603      	mov	r3, r0
 8001270:	2b00      	cmp	r3, #0
 8001272:	bf14      	ite	ne
 8001274:	2301      	movne	r3, #1
 8001276:	2300      	moveq	r3, #0
 8001278:	b2db      	uxtb	r3, r3
 800127a:	2b00      	cmp	r3, #0
 800127c:	d001      	beq.n	8001282 <_ZL12MX_SPI2_Initv+0x6a>
  {
    Error_Handler();
 800127e:	f002 f84d 	bl	800331c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001282:	bf00      	nop
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	20000338 	.word	0x20000338
 800128c:	40003800 	.word	0x40003800

08001290 <_ZL12MX_TIM3_Initv>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b08a      	sub	sp, #40	; 0x28
 8001294:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001296:	f107 0318 	add.w	r3, r7, #24
 800129a:	2200      	movs	r2, #0
 800129c:	601a      	str	r2, [r3, #0]
 800129e:	605a      	str	r2, [r3, #4]
 80012a0:	609a      	str	r2, [r3, #8]
 80012a2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012a4:	f107 0310 	add.w	r3, r7, #16
 80012a8:	2200      	movs	r2, #0
 80012aa:	601a      	str	r2, [r3, #0]
 80012ac:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80012ae:	463b      	mov	r3, r7
 80012b0:	2200      	movs	r2, #0
 80012b2:	601a      	str	r2, [r3, #0]
 80012b4:	605a      	str	r2, [r3, #4]
 80012b6:	609a      	str	r2, [r3, #8]
 80012b8:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80012ba:	4b38      	ldr	r3, [pc, #224]	; (800139c <_ZL12MX_TIM3_Initv+0x10c>)
 80012bc:	4a38      	ldr	r2, [pc, #224]	; (80013a0 <_ZL12MX_TIM3_Initv+0x110>)
 80012be:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80012c0:	4b36      	ldr	r3, [pc, #216]	; (800139c <_ZL12MX_TIM3_Initv+0x10c>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012c6:	4b35      	ldr	r3, [pc, #212]	; (800139c <_ZL12MX_TIM3_Initv+0x10c>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80012cc:	4b33      	ldr	r3, [pc, #204]	; (800139c <_ZL12MX_TIM3_Initv+0x10c>)
 80012ce:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80012d2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012d4:	4b31      	ldr	r3, [pc, #196]	; (800139c <_ZL12MX_TIM3_Initv+0x10c>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012da:	4b30      	ldr	r3, [pc, #192]	; (800139c <_ZL12MX_TIM3_Initv+0x10c>)
 80012dc:	2200      	movs	r2, #0
 80012de:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80012e0:	482e      	ldr	r0, [pc, #184]	; (800139c <_ZL12MX_TIM3_Initv+0x10c>)
 80012e2:	f007 f9d9 	bl	8008698 <HAL_TIM_Base_Init>
 80012e6:	4603      	mov	r3, r0
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	bf14      	ite	ne
 80012ec:	2301      	movne	r3, #1
 80012ee:	2300      	moveq	r3, #0
 80012f0:	b2db      	uxtb	r3, r3
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d001      	beq.n	80012fa <_ZL12MX_TIM3_Initv+0x6a>
  {
    Error_Handler();
 80012f6:	f002 f811 	bl	800331c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80012fa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80012fe:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001300:	f107 0318 	add.w	r3, r7, #24
 8001304:	4619      	mov	r1, r3
 8001306:	4825      	ldr	r0, [pc, #148]	; (800139c <_ZL12MX_TIM3_Initv+0x10c>)
 8001308:	f007 ff84 	bl	8009214 <HAL_TIM_ConfigClockSource>
 800130c:	4603      	mov	r3, r0
 800130e:	2b00      	cmp	r3, #0
 8001310:	bf14      	ite	ne
 8001312:	2301      	movne	r3, #1
 8001314:	2300      	moveq	r3, #0
 8001316:	b2db      	uxtb	r3, r3
 8001318:	2b00      	cmp	r3, #0
 800131a:	d001      	beq.n	8001320 <_ZL12MX_TIM3_Initv+0x90>
  {
    Error_Handler();
 800131c:	f001 fffe 	bl	800331c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8001320:	481e      	ldr	r0, [pc, #120]	; (800139c <_ZL12MX_TIM3_Initv+0x10c>)
 8001322:	f007 fb9b 	bl	8008a5c <HAL_TIM_IC_Init>
 8001326:	4603      	mov	r3, r0
 8001328:	2b00      	cmp	r3, #0
 800132a:	bf14      	ite	ne
 800132c:	2301      	movne	r3, #1
 800132e:	2300      	moveq	r3, #0
 8001330:	b2db      	uxtb	r3, r3
 8001332:	2b00      	cmp	r3, #0
 8001334:	d001      	beq.n	800133a <_ZL12MX_TIM3_Initv+0xaa>
  {
    Error_Handler();
 8001336:	f001 fff1 	bl	800331c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800133a:	2300      	movs	r3, #0
 800133c:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800133e:	2300      	movs	r3, #0
 8001340:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001342:	f107 0310 	add.w	r3, r7, #16
 8001346:	4619      	mov	r1, r3
 8001348:	4814      	ldr	r0, [pc, #80]	; (800139c <_ZL12MX_TIM3_Initv+0x10c>)
 800134a:	f008 fc99 	bl	8009c80 <HAL_TIMEx_MasterConfigSynchronization>
 800134e:	4603      	mov	r3, r0
 8001350:	2b00      	cmp	r3, #0
 8001352:	bf14      	ite	ne
 8001354:	2301      	movne	r3, #1
 8001356:	2300      	moveq	r3, #0
 8001358:	b2db      	uxtb	r3, r3
 800135a:	2b00      	cmp	r3, #0
 800135c:	d001      	beq.n	8001362 <_ZL12MX_TIM3_Initv+0xd2>
  {
    Error_Handler();
 800135e:	f001 ffdd 	bl	800331c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001362:	2300      	movs	r3, #0
 8001364:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001366:	2301      	movs	r3, #1
 8001368:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800136a:	2300      	movs	r3, #0
 800136c:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 800136e:	2300      	movs	r3, #0
 8001370:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001372:	463b      	mov	r3, r7
 8001374:	2200      	movs	r2, #0
 8001376:	4619      	mov	r1, r3
 8001378:	4808      	ldr	r0, [pc, #32]	; (800139c <_ZL12MX_TIM3_Initv+0x10c>)
 800137a:	f007 fdec 	bl	8008f56 <HAL_TIM_IC_ConfigChannel>
 800137e:	4603      	mov	r3, r0
 8001380:	2b00      	cmp	r3, #0
 8001382:	bf14      	ite	ne
 8001384:	2301      	movne	r3, #1
 8001386:	2300      	moveq	r3, #0
 8001388:	b2db      	uxtb	r3, r3
 800138a:	2b00      	cmp	r3, #0
 800138c:	d001      	beq.n	8001392 <_ZL12MX_TIM3_Initv+0x102>
  {
    Error_Handler();
 800138e:	f001 ffc5 	bl	800331c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001392:	bf00      	nop
 8001394:	3728      	adds	r7, #40	; 0x28
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	20000390 	.word	0x20000390
 80013a0:	40000400 	.word	0x40000400

080013a4 <_ZL12MX_TIM4_Initv>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b08e      	sub	sp, #56	; 0x38
 80013a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013aa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80013ae:	2200      	movs	r2, #0
 80013b0:	601a      	str	r2, [r3, #0]
 80013b2:	605a      	str	r2, [r3, #4]
 80013b4:	609a      	str	r2, [r3, #8]
 80013b6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013b8:	f107 0320 	add.w	r3, r7, #32
 80013bc:	2200      	movs	r2, #0
 80013be:	601a      	str	r2, [r3, #0]
 80013c0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80013c2:	1d3b      	adds	r3, r7, #4
 80013c4:	2200      	movs	r2, #0
 80013c6:	601a      	str	r2, [r3, #0]
 80013c8:	605a      	str	r2, [r3, #4]
 80013ca:	609a      	str	r2, [r3, #8]
 80013cc:	60da      	str	r2, [r3, #12]
 80013ce:	611a      	str	r2, [r3, #16]
 80013d0:	615a      	str	r2, [r3, #20]
 80013d2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80013d4:	4b41      	ldr	r3, [pc, #260]	; (80014dc <_ZL12MX_TIM4_Initv+0x138>)
 80013d6:	4a42      	ldr	r2, [pc, #264]	; (80014e0 <_ZL12MX_TIM4_Initv+0x13c>)
 80013d8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 640-1;
 80013da:	4b40      	ldr	r3, [pc, #256]	; (80014dc <_ZL12MX_TIM4_Initv+0x138>)
 80013dc:	f240 227f 	movw	r2, #639	; 0x27f
 80013e0:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013e2:	4b3e      	ldr	r3, [pc, #248]	; (80014dc <_ZL12MX_TIM4_Initv+0x138>)
 80013e4:	2200      	movs	r2, #0
 80013e6:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000-1;
 80013e8:	4b3c      	ldr	r3, [pc, #240]	; (80014dc <_ZL12MX_TIM4_Initv+0x138>)
 80013ea:	f240 32e7 	movw	r2, #999	; 0x3e7
 80013ee:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013f0:	4b3a      	ldr	r3, [pc, #232]	; (80014dc <_ZL12MX_TIM4_Initv+0x138>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013f6:	4b39      	ldr	r3, [pc, #228]	; (80014dc <_ZL12MX_TIM4_Initv+0x138>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80013fc:	4837      	ldr	r0, [pc, #220]	; (80014dc <_ZL12MX_TIM4_Initv+0x138>)
 80013fe:	f007 f94b 	bl	8008698 <HAL_TIM_Base_Init>
 8001402:	4603      	mov	r3, r0
 8001404:	2b00      	cmp	r3, #0
 8001406:	bf14      	ite	ne
 8001408:	2301      	movne	r3, #1
 800140a:	2300      	moveq	r3, #0
 800140c:	b2db      	uxtb	r3, r3
 800140e:	2b00      	cmp	r3, #0
 8001410:	d001      	beq.n	8001416 <_ZL12MX_TIM4_Initv+0x72>
  {
    Error_Handler();
 8001412:	f001 ff83 	bl	800331c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001416:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800141a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800141c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001420:	4619      	mov	r1, r3
 8001422:	482e      	ldr	r0, [pc, #184]	; (80014dc <_ZL12MX_TIM4_Initv+0x138>)
 8001424:	f007 fef6 	bl	8009214 <HAL_TIM_ConfigClockSource>
 8001428:	4603      	mov	r3, r0
 800142a:	2b00      	cmp	r3, #0
 800142c:	bf14      	ite	ne
 800142e:	2301      	movne	r3, #1
 8001430:	2300      	moveq	r3, #0
 8001432:	b2db      	uxtb	r3, r3
 8001434:	2b00      	cmp	r3, #0
 8001436:	d001      	beq.n	800143c <_ZL12MX_TIM4_Initv+0x98>
  {
    Error_Handler();
 8001438:	f001 ff70 	bl	800331c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800143c:	4827      	ldr	r0, [pc, #156]	; (80014dc <_ZL12MX_TIM4_Initv+0x138>)
 800143e:	f007 f9eb 	bl	8008818 <HAL_TIM_PWM_Init>
 8001442:	4603      	mov	r3, r0
 8001444:	2b00      	cmp	r3, #0
 8001446:	bf14      	ite	ne
 8001448:	2301      	movne	r3, #1
 800144a:	2300      	moveq	r3, #0
 800144c:	b2db      	uxtb	r3, r3
 800144e:	2b00      	cmp	r3, #0
 8001450:	d001      	beq.n	8001456 <_ZL12MX_TIM4_Initv+0xb2>
  {
    Error_Handler();
 8001452:	f001 ff63 	bl	800331c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001456:	2300      	movs	r3, #0
 8001458:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800145a:	2300      	movs	r3, #0
 800145c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800145e:	f107 0320 	add.w	r3, r7, #32
 8001462:	4619      	mov	r1, r3
 8001464:	481d      	ldr	r0, [pc, #116]	; (80014dc <_ZL12MX_TIM4_Initv+0x138>)
 8001466:	f008 fc0b 	bl	8009c80 <HAL_TIMEx_MasterConfigSynchronization>
 800146a:	4603      	mov	r3, r0
 800146c:	2b00      	cmp	r3, #0
 800146e:	bf14      	ite	ne
 8001470:	2301      	movne	r3, #1
 8001472:	2300      	moveq	r3, #0
 8001474:	b2db      	uxtb	r3, r3
 8001476:	2b00      	cmp	r3, #0
 8001478:	d001      	beq.n	800147e <_ZL12MX_TIM4_Initv+0xda>
  {
    Error_Handler();
 800147a:	f001 ff4f 	bl	800331c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800147e:	2360      	movs	r3, #96	; 0x60
 8001480:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001482:	2300      	movs	r3, #0
 8001484:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001486:	2300      	movs	r3, #0
 8001488:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800148a:	2300      	movs	r3, #0
 800148c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800148e:	1d3b      	adds	r3, r7, #4
 8001490:	2200      	movs	r2, #0
 8001492:	4619      	mov	r1, r3
 8001494:	4811      	ldr	r0, [pc, #68]	; (80014dc <_ZL12MX_TIM4_Initv+0x138>)
 8001496:	f007 fdfb 	bl	8009090 <HAL_TIM_PWM_ConfigChannel>
 800149a:	4603      	mov	r3, r0
 800149c:	2b00      	cmp	r3, #0
 800149e:	bf14      	ite	ne
 80014a0:	2301      	movne	r3, #1
 80014a2:	2300      	moveq	r3, #0
 80014a4:	b2db      	uxtb	r3, r3
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d001      	beq.n	80014ae <_ZL12MX_TIM4_Initv+0x10a>
  {
    Error_Handler();
 80014aa:	f001 ff37 	bl	800331c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80014ae:	1d3b      	adds	r3, r7, #4
 80014b0:	2204      	movs	r2, #4
 80014b2:	4619      	mov	r1, r3
 80014b4:	4809      	ldr	r0, [pc, #36]	; (80014dc <_ZL12MX_TIM4_Initv+0x138>)
 80014b6:	f007 fdeb 	bl	8009090 <HAL_TIM_PWM_ConfigChannel>
 80014ba:	4603      	mov	r3, r0
 80014bc:	2b00      	cmp	r3, #0
 80014be:	bf14      	ite	ne
 80014c0:	2301      	movne	r3, #1
 80014c2:	2300      	moveq	r3, #0
 80014c4:	b2db      	uxtb	r3, r3
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d001      	beq.n	80014ce <_ZL12MX_TIM4_Initv+0x12a>
  {
    Error_Handler();
 80014ca:	f001 ff27 	bl	800331c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80014ce:	4803      	ldr	r0, [pc, #12]	; (80014dc <_ZL12MX_TIM4_Initv+0x138>)
 80014d0:	f003 fede 	bl	8005290 <HAL_TIM_MspPostInit>

}
 80014d4:	bf00      	nop
 80014d6:	3738      	adds	r7, #56	; 0x38
 80014d8:	46bd      	mov	sp, r7
 80014da:	bd80      	pop	{r7, pc}
 80014dc:	200003d8 	.word	0x200003d8
 80014e0:	40000800 	.word	0x40000800

080014e4 <_ZL12MX_TIM5_Initv>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b08c      	sub	sp, #48	; 0x30
 80014e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80014ea:	f107 030c 	add.w	r3, r7, #12
 80014ee:	2224      	movs	r2, #36	; 0x24
 80014f0:	2100      	movs	r1, #0
 80014f2:	4618      	mov	r0, r3
 80014f4:	f00c fd03 	bl	800defe <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014f8:	1d3b      	adds	r3, r7, #4
 80014fa:	2200      	movs	r2, #0
 80014fc:	601a      	str	r2, [r3, #0]
 80014fe:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001500:	4b25      	ldr	r3, [pc, #148]	; (8001598 <_ZL12MX_TIM5_Initv+0xb4>)
 8001502:	4a26      	ldr	r2, [pc, #152]	; (800159c <_ZL12MX_TIM5_Initv+0xb8>)
 8001504:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001506:	4b24      	ldr	r3, [pc, #144]	; (8001598 <_ZL12MX_TIM5_Initv+0xb4>)
 8001508:	2200      	movs	r2, #0
 800150a:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800150c:	4b22      	ldr	r3, [pc, #136]	; (8001598 <_ZL12MX_TIM5_Initv+0xb4>)
 800150e:	2200      	movs	r2, #0
 8001510:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8001512:	4b21      	ldr	r3, [pc, #132]	; (8001598 <_ZL12MX_TIM5_Initv+0xb4>)
 8001514:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001518:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800151a:	4b1f      	ldr	r3, [pc, #124]	; (8001598 <_ZL12MX_TIM5_Initv+0xb4>)
 800151c:	2200      	movs	r2, #0
 800151e:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001520:	4b1d      	ldr	r3, [pc, #116]	; (8001598 <_ZL12MX_TIM5_Initv+0xb4>)
 8001522:	2280      	movs	r2, #128	; 0x80
 8001524:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001526:	2303      	movs	r3, #3
 8001528:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 800152a:	2302      	movs	r3, #2
 800152c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800152e:	2301      	movs	r3, #1
 8001530:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001532:	2300      	movs	r3, #0
 8001534:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001536:	2300      	movs	r3, #0
 8001538:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 800153a:	2302      	movs	r3, #2
 800153c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800153e:	2301      	movs	r3, #1
 8001540:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001542:	2300      	movs	r3, #0
 8001544:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001546:	2300      	movs	r3, #0
 8001548:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 800154a:	f107 030c 	add.w	r3, r7, #12
 800154e:	4619      	mov	r1, r3
 8001550:	4811      	ldr	r0, [pc, #68]	; (8001598 <_ZL12MX_TIM5_Initv+0xb4>)
 8001552:	f007 fadc 	bl	8008b0e <HAL_TIM_Encoder_Init>
 8001556:	4603      	mov	r3, r0
 8001558:	2b00      	cmp	r3, #0
 800155a:	bf14      	ite	ne
 800155c:	2301      	movne	r3, #1
 800155e:	2300      	moveq	r3, #0
 8001560:	b2db      	uxtb	r3, r3
 8001562:	2b00      	cmp	r3, #0
 8001564:	d001      	beq.n	800156a <_ZL12MX_TIM5_Initv+0x86>
  {
    Error_Handler();
 8001566:	f001 fed9 	bl	800331c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800156a:	2300      	movs	r3, #0
 800156c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800156e:	2300      	movs	r3, #0
 8001570:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001572:	1d3b      	adds	r3, r7, #4
 8001574:	4619      	mov	r1, r3
 8001576:	4808      	ldr	r0, [pc, #32]	; (8001598 <_ZL12MX_TIM5_Initv+0xb4>)
 8001578:	f008 fb82 	bl	8009c80 <HAL_TIMEx_MasterConfigSynchronization>
 800157c:	4603      	mov	r3, r0
 800157e:	2b00      	cmp	r3, #0
 8001580:	bf14      	ite	ne
 8001582:	2301      	movne	r3, #1
 8001584:	2300      	moveq	r3, #0
 8001586:	b2db      	uxtb	r3, r3
 8001588:	2b00      	cmp	r3, #0
 800158a:	d001      	beq.n	8001590 <_ZL12MX_TIM5_Initv+0xac>
  {
    Error_Handler();
 800158c:	f001 fec6 	bl	800331c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001590:	bf00      	nop
 8001592:	3730      	adds	r7, #48	; 0x30
 8001594:	46bd      	mov	sp, r7
 8001596:	bd80      	pop	{r7, pc}
 8001598:	20000420 	.word	0x20000420
 800159c:	40000c00 	.word	0x40000c00

080015a0 <_ZL12MX_TIM8_Initv>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b096      	sub	sp, #88	; 0x58
 80015a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80015a6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80015aa:	2200      	movs	r2, #0
 80015ac:	601a      	str	r2, [r3, #0]
 80015ae:	605a      	str	r2, [r3, #4]
 80015b0:	609a      	str	r2, [r3, #8]
 80015b2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015b4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80015b8:	2200      	movs	r2, #0
 80015ba:	601a      	str	r2, [r3, #0]
 80015bc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80015be:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015c2:	2200      	movs	r2, #0
 80015c4:	601a      	str	r2, [r3, #0]
 80015c6:	605a      	str	r2, [r3, #4]
 80015c8:	609a      	str	r2, [r3, #8]
 80015ca:	60da      	str	r2, [r3, #12]
 80015cc:	611a      	str	r2, [r3, #16]
 80015ce:	615a      	str	r2, [r3, #20]
 80015d0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80015d2:	1d3b      	adds	r3, r7, #4
 80015d4:	2220      	movs	r2, #32
 80015d6:	2100      	movs	r1, #0
 80015d8:	4618      	mov	r0, r3
 80015da:	f00c fc90 	bl	800defe <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80015de:	4b56      	ldr	r3, [pc, #344]	; (8001738 <_ZL12MX_TIM8_Initv+0x198>)
 80015e0:	4a56      	ldr	r2, [pc, #344]	; (800173c <_ZL12MX_TIM8_Initv+0x19c>)
 80015e2:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 2650-1;
 80015e4:	4b54      	ldr	r3, [pc, #336]	; (8001738 <_ZL12MX_TIM8_Initv+0x198>)
 80015e6:	f640 2259 	movw	r2, #2649	; 0xa59
 80015ea:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015ec:	4b52      	ldr	r3, [pc, #328]	; (8001738 <_ZL12MX_TIM8_Initv+0x198>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 100-1;
 80015f2:	4b51      	ldr	r3, [pc, #324]	; (8001738 <_ZL12MX_TIM8_Initv+0x198>)
 80015f4:	2263      	movs	r2, #99	; 0x63
 80015f6:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015f8:	4b4f      	ldr	r3, [pc, #316]	; (8001738 <_ZL12MX_TIM8_Initv+0x198>)
 80015fa:	2200      	movs	r2, #0
 80015fc:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80015fe:	4b4e      	ldr	r3, [pc, #312]	; (8001738 <_ZL12MX_TIM8_Initv+0x198>)
 8001600:	2200      	movs	r2, #0
 8001602:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001604:	4b4c      	ldr	r3, [pc, #304]	; (8001738 <_ZL12MX_TIM8_Initv+0x198>)
 8001606:	2200      	movs	r2, #0
 8001608:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800160a:	484b      	ldr	r0, [pc, #300]	; (8001738 <_ZL12MX_TIM8_Initv+0x198>)
 800160c:	f007 f844 	bl	8008698 <HAL_TIM_Base_Init>
 8001610:	4603      	mov	r3, r0
 8001612:	2b00      	cmp	r3, #0
 8001614:	bf14      	ite	ne
 8001616:	2301      	movne	r3, #1
 8001618:	2300      	moveq	r3, #0
 800161a:	b2db      	uxtb	r3, r3
 800161c:	2b00      	cmp	r3, #0
 800161e:	d001      	beq.n	8001624 <_ZL12MX_TIM8_Initv+0x84>
  {
    Error_Handler();
 8001620:	f001 fe7c 	bl	800331c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001624:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001628:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800162a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800162e:	4619      	mov	r1, r3
 8001630:	4841      	ldr	r0, [pc, #260]	; (8001738 <_ZL12MX_TIM8_Initv+0x198>)
 8001632:	f007 fdef 	bl	8009214 <HAL_TIM_ConfigClockSource>
 8001636:	4603      	mov	r3, r0
 8001638:	2b00      	cmp	r3, #0
 800163a:	bf14      	ite	ne
 800163c:	2301      	movne	r3, #1
 800163e:	2300      	moveq	r3, #0
 8001640:	b2db      	uxtb	r3, r3
 8001642:	2b00      	cmp	r3, #0
 8001644:	d001      	beq.n	800164a <_ZL12MX_TIM8_Initv+0xaa>
  {
    Error_Handler();
 8001646:	f001 fe69 	bl	800331c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 800164a:	483b      	ldr	r0, [pc, #236]	; (8001738 <_ZL12MX_TIM8_Initv+0x198>)
 800164c:	f007 f8e4 	bl	8008818 <HAL_TIM_PWM_Init>
 8001650:	4603      	mov	r3, r0
 8001652:	2b00      	cmp	r3, #0
 8001654:	bf14      	ite	ne
 8001656:	2301      	movne	r3, #1
 8001658:	2300      	moveq	r3, #0
 800165a:	b2db      	uxtb	r3, r3
 800165c:	2b00      	cmp	r3, #0
 800165e:	d001      	beq.n	8001664 <_ZL12MX_TIM8_Initv+0xc4>
  {
    Error_Handler();
 8001660:	f001 fe5c 	bl	800331c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001664:	2300      	movs	r3, #0
 8001666:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001668:	2300      	movs	r3, #0
 800166a:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800166c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001670:	4619      	mov	r1, r3
 8001672:	4831      	ldr	r0, [pc, #196]	; (8001738 <_ZL12MX_TIM8_Initv+0x198>)
 8001674:	f008 fb04 	bl	8009c80 <HAL_TIMEx_MasterConfigSynchronization>
 8001678:	4603      	mov	r3, r0
 800167a:	2b00      	cmp	r3, #0
 800167c:	bf14      	ite	ne
 800167e:	2301      	movne	r3, #1
 8001680:	2300      	moveq	r3, #0
 8001682:	b2db      	uxtb	r3, r3
 8001684:	2b00      	cmp	r3, #0
 8001686:	d001      	beq.n	800168c <_ZL12MX_TIM8_Initv+0xec>
  {
    Error_Handler();
 8001688:	f001 fe48 	bl	800331c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800168c:	2360      	movs	r3, #96	; 0x60
 800168e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001690:	2300      	movs	r3, #0
 8001692:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001694:	2300      	movs	r3, #0
 8001696:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001698:	2300      	movs	r3, #0
 800169a:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800169c:	2300      	movs	r3, #0
 800169e:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80016a0:	2300      	movs	r3, #0
 80016a2:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80016a4:	2300      	movs	r3, #0
 80016a6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80016a8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016ac:	2200      	movs	r2, #0
 80016ae:	4619      	mov	r1, r3
 80016b0:	4821      	ldr	r0, [pc, #132]	; (8001738 <_ZL12MX_TIM8_Initv+0x198>)
 80016b2:	f007 fced 	bl	8009090 <HAL_TIM_PWM_ConfigChannel>
 80016b6:	4603      	mov	r3, r0
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	bf14      	ite	ne
 80016bc:	2301      	movne	r3, #1
 80016be:	2300      	moveq	r3, #0
 80016c0:	b2db      	uxtb	r3, r3
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d001      	beq.n	80016ca <_ZL12MX_TIM8_Initv+0x12a>
  {
    Error_Handler();
 80016c6:	f001 fe29 	bl	800331c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80016ca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016ce:	2204      	movs	r2, #4
 80016d0:	4619      	mov	r1, r3
 80016d2:	4819      	ldr	r0, [pc, #100]	; (8001738 <_ZL12MX_TIM8_Initv+0x198>)
 80016d4:	f007 fcdc 	bl	8009090 <HAL_TIM_PWM_ConfigChannel>
 80016d8:	4603      	mov	r3, r0
 80016da:	2b00      	cmp	r3, #0
 80016dc:	bf14      	ite	ne
 80016de:	2301      	movne	r3, #1
 80016e0:	2300      	moveq	r3, #0
 80016e2:	b2db      	uxtb	r3, r3
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d001      	beq.n	80016ec <_ZL12MX_TIM8_Initv+0x14c>
  {
    Error_Handler();
 80016e8:	f001 fe18 	bl	800331c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80016ec:	2300      	movs	r3, #0
 80016ee:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80016f0:	2300      	movs	r3, #0
 80016f2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80016f4:	2300      	movs	r3, #0
 80016f6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80016f8:	2300      	movs	r3, #0
 80016fa:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80016fc:	2300      	movs	r3, #0
 80016fe:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001700:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001704:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001706:	2300      	movs	r3, #0
 8001708:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800170a:	1d3b      	adds	r3, r7, #4
 800170c:	4619      	mov	r1, r3
 800170e:	480a      	ldr	r0, [pc, #40]	; (8001738 <_ZL12MX_TIM8_Initv+0x198>)
 8001710:	f008 fb32 	bl	8009d78 <HAL_TIMEx_ConfigBreakDeadTime>
 8001714:	4603      	mov	r3, r0
 8001716:	2b00      	cmp	r3, #0
 8001718:	bf14      	ite	ne
 800171a:	2301      	movne	r3, #1
 800171c:	2300      	moveq	r3, #0
 800171e:	b2db      	uxtb	r3, r3
 8001720:	2b00      	cmp	r3, #0
 8001722:	d001      	beq.n	8001728 <_ZL12MX_TIM8_Initv+0x188>
  {
    Error_Handler();
 8001724:	f001 fdfa 	bl	800331c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8001728:	4803      	ldr	r0, [pc, #12]	; (8001738 <_ZL12MX_TIM8_Initv+0x198>)
 800172a:	f003 fdb1 	bl	8005290 <HAL_TIM_MspPostInit>

}
 800172e:	bf00      	nop
 8001730:	3758      	adds	r7, #88	; 0x58
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}
 8001736:	bf00      	nop
 8001738:	20000468 	.word	0x20000468
 800173c:	40010400 	.word	0x40010400

08001740 <_ZL13MX_UART4_Initv>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8001744:	4b13      	ldr	r3, [pc, #76]	; (8001794 <_ZL13MX_UART4_Initv+0x54>)
 8001746:	4a14      	ldr	r2, [pc, #80]	; (8001798 <_ZL13MX_UART4_Initv+0x58>)
 8001748:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 800174a:	4b12      	ldr	r3, [pc, #72]	; (8001794 <_ZL13MX_UART4_Initv+0x54>)
 800174c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001750:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001752:	4b10      	ldr	r3, [pc, #64]	; (8001794 <_ZL13MX_UART4_Initv+0x54>)
 8001754:	2200      	movs	r2, #0
 8001756:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001758:	4b0e      	ldr	r3, [pc, #56]	; (8001794 <_ZL13MX_UART4_Initv+0x54>)
 800175a:	2200      	movs	r2, #0
 800175c:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800175e:	4b0d      	ldr	r3, [pc, #52]	; (8001794 <_ZL13MX_UART4_Initv+0x54>)
 8001760:	2200      	movs	r2, #0
 8001762:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001764:	4b0b      	ldr	r3, [pc, #44]	; (8001794 <_ZL13MX_UART4_Initv+0x54>)
 8001766:	220c      	movs	r2, #12
 8001768:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800176a:	4b0a      	ldr	r3, [pc, #40]	; (8001794 <_ZL13MX_UART4_Initv+0x54>)
 800176c:	2200      	movs	r2, #0
 800176e:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001770:	4b08      	ldr	r3, [pc, #32]	; (8001794 <_ZL13MX_UART4_Initv+0x54>)
 8001772:	2200      	movs	r2, #0
 8001774:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8001776:	4807      	ldr	r0, [pc, #28]	; (8001794 <_ZL13MX_UART4_Initv+0x54>)
 8001778:	f008 fb64 	bl	8009e44 <HAL_UART_Init>
 800177c:	4603      	mov	r3, r0
 800177e:	2b00      	cmp	r3, #0
 8001780:	bf14      	ite	ne
 8001782:	2301      	movne	r3, #1
 8001784:	2300      	moveq	r3, #0
 8001786:	b2db      	uxtb	r3, r3
 8001788:	2b00      	cmp	r3, #0
 800178a:	d001      	beq.n	8001790 <_ZL13MX_UART4_Initv+0x50>
  {
    Error_Handler();
 800178c:	f001 fdc6 	bl	800331c <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8001790:	bf00      	nop
 8001792:	bd80      	pop	{r7, pc}
 8001794:	200004b0 	.word	0x200004b0
 8001798:	40004c00 	.word	0x40004c00

0800179c <_ZL19MX_USART2_UART_Initv>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80017a0:	4b13      	ldr	r3, [pc, #76]	; (80017f0 <_ZL19MX_USART2_UART_Initv+0x54>)
 80017a2:	4a14      	ldr	r2, [pc, #80]	; (80017f4 <_ZL19MX_USART2_UART_Initv+0x58>)
 80017a4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80017a6:	4b12      	ldr	r3, [pc, #72]	; (80017f0 <_ZL19MX_USART2_UART_Initv+0x54>)
 80017a8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80017ac:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80017ae:	4b10      	ldr	r3, [pc, #64]	; (80017f0 <_ZL19MX_USART2_UART_Initv+0x54>)
 80017b0:	2200      	movs	r2, #0
 80017b2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80017b4:	4b0e      	ldr	r3, [pc, #56]	; (80017f0 <_ZL19MX_USART2_UART_Initv+0x54>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80017ba:	4b0d      	ldr	r3, [pc, #52]	; (80017f0 <_ZL19MX_USART2_UART_Initv+0x54>)
 80017bc:	2200      	movs	r2, #0
 80017be:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80017c0:	4b0b      	ldr	r3, [pc, #44]	; (80017f0 <_ZL19MX_USART2_UART_Initv+0x54>)
 80017c2:	220c      	movs	r2, #12
 80017c4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017c6:	4b0a      	ldr	r3, [pc, #40]	; (80017f0 <_ZL19MX_USART2_UART_Initv+0x54>)
 80017c8:	2200      	movs	r2, #0
 80017ca:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80017cc:	4b08      	ldr	r3, [pc, #32]	; (80017f0 <_ZL19MX_USART2_UART_Initv+0x54>)
 80017ce:	2200      	movs	r2, #0
 80017d0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80017d2:	4807      	ldr	r0, [pc, #28]	; (80017f0 <_ZL19MX_USART2_UART_Initv+0x54>)
 80017d4:	f008 fb36 	bl	8009e44 <HAL_UART_Init>
 80017d8:	4603      	mov	r3, r0
 80017da:	2b00      	cmp	r3, #0
 80017dc:	bf14      	ite	ne
 80017de:	2301      	movne	r3, #1
 80017e0:	2300      	moveq	r3, #0
 80017e2:	b2db      	uxtb	r3, r3
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d001      	beq.n	80017ec <_ZL19MX_USART2_UART_Initv+0x50>
  {
    Error_Handler();
 80017e8:	f001 fd98 	bl	800331c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80017ec:	bf00      	nop
 80017ee:	bd80      	pop	{r7, pc}
 80017f0:	200004f8 	.word	0x200004f8
 80017f4:	40004400 	.word	0x40004400

080017f8 <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b082      	sub	sp, #8
 80017fc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80017fe:	2300      	movs	r3, #0
 8001800:	607b      	str	r3, [r7, #4]
 8001802:	4b18      	ldr	r3, [pc, #96]	; (8001864 <_ZL11MX_DMA_Initv+0x6c>)
 8001804:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001806:	4a17      	ldr	r2, [pc, #92]	; (8001864 <_ZL11MX_DMA_Initv+0x6c>)
 8001808:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800180c:	6313      	str	r3, [r2, #48]	; 0x30
 800180e:	4b15      	ldr	r3, [pc, #84]	; (8001864 <_ZL11MX_DMA_Initv+0x6c>)
 8001810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001812:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001816:	607b      	str	r3, [r7, #4]
 8001818:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 5, 0);
 800181a:	2200      	movs	r2, #0
 800181c:	2105      	movs	r1, #5
 800181e:	200d      	movs	r0, #13
 8001820:	f005 f818 	bl	8006854 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8001824:	200d      	movs	r0, #13
 8001826:	f005 f831 	bl	800688c <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 5, 0);
 800182a:	2200      	movs	r2, #0
 800182c:	2105      	movs	r1, #5
 800182e:	200f      	movs	r0, #15
 8001830:	f005 f810 	bl	8006854 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8001834:	200f      	movs	r0, #15
 8001836:	f005 f829 	bl	800688c <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 800183a:	2200      	movs	r2, #0
 800183c:	2105      	movs	r1, #5
 800183e:	2010      	movs	r0, #16
 8001840:	f005 f808 	bl	8006854 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001844:	2010      	movs	r0, #16
 8001846:	f005 f821 	bl	800688c <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 800184a:	2200      	movs	r2, #0
 800184c:	2105      	movs	r1, #5
 800184e:	2011      	movs	r0, #17
 8001850:	f005 f800 	bl	8006854 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001854:	2011      	movs	r0, #17
 8001856:	f005 f819 	bl	800688c <HAL_NVIC_EnableIRQ>

}
 800185a:	bf00      	nop
 800185c:	3708      	adds	r7, #8
 800185e:	46bd      	mov	sp, r7
 8001860:	bd80      	pop	{r7, pc}
 8001862:	bf00      	nop
 8001864:	40023800 	.word	0x40023800

08001868 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b08a      	sub	sp, #40	; 0x28
 800186c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800186e:	f107 0314 	add.w	r3, r7, #20
 8001872:	2200      	movs	r2, #0
 8001874:	601a      	str	r2, [r3, #0]
 8001876:	605a      	str	r2, [r3, #4]
 8001878:	609a      	str	r2, [r3, #8]
 800187a:	60da      	str	r2, [r3, #12]
 800187c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800187e:	2300      	movs	r3, #0
 8001880:	613b      	str	r3, [r7, #16]
 8001882:	4b55      	ldr	r3, [pc, #340]	; (80019d8 <_ZL12MX_GPIO_Initv+0x170>)
 8001884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001886:	4a54      	ldr	r2, [pc, #336]	; (80019d8 <_ZL12MX_GPIO_Initv+0x170>)
 8001888:	f043 0304 	orr.w	r3, r3, #4
 800188c:	6313      	str	r3, [r2, #48]	; 0x30
 800188e:	4b52      	ldr	r3, [pc, #328]	; (80019d8 <_ZL12MX_GPIO_Initv+0x170>)
 8001890:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001892:	f003 0304 	and.w	r3, r3, #4
 8001896:	613b      	str	r3, [r7, #16]
 8001898:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800189a:	2300      	movs	r3, #0
 800189c:	60fb      	str	r3, [r7, #12]
 800189e:	4b4e      	ldr	r3, [pc, #312]	; (80019d8 <_ZL12MX_GPIO_Initv+0x170>)
 80018a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018a2:	4a4d      	ldr	r2, [pc, #308]	; (80019d8 <_ZL12MX_GPIO_Initv+0x170>)
 80018a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80018a8:	6313      	str	r3, [r2, #48]	; 0x30
 80018aa:	4b4b      	ldr	r3, [pc, #300]	; (80019d8 <_ZL12MX_GPIO_Initv+0x170>)
 80018ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80018b2:	60fb      	str	r3, [r7, #12]
 80018b4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018b6:	2300      	movs	r3, #0
 80018b8:	60bb      	str	r3, [r7, #8]
 80018ba:	4b47      	ldr	r3, [pc, #284]	; (80019d8 <_ZL12MX_GPIO_Initv+0x170>)
 80018bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018be:	4a46      	ldr	r2, [pc, #280]	; (80019d8 <_ZL12MX_GPIO_Initv+0x170>)
 80018c0:	f043 0301 	orr.w	r3, r3, #1
 80018c4:	6313      	str	r3, [r2, #48]	; 0x30
 80018c6:	4b44      	ldr	r3, [pc, #272]	; (80019d8 <_ZL12MX_GPIO_Initv+0x170>)
 80018c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ca:	f003 0301 	and.w	r3, r3, #1
 80018ce:	60bb      	str	r3, [r7, #8]
 80018d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80018d2:	2300      	movs	r3, #0
 80018d4:	607b      	str	r3, [r7, #4]
 80018d6:	4b40      	ldr	r3, [pc, #256]	; (80019d8 <_ZL12MX_GPIO_Initv+0x170>)
 80018d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018da:	4a3f      	ldr	r2, [pc, #252]	; (80019d8 <_ZL12MX_GPIO_Initv+0x170>)
 80018dc:	f043 0302 	orr.w	r3, r3, #2
 80018e0:	6313      	str	r3, [r2, #48]	; 0x30
 80018e2:	4b3d      	ldr	r3, [pc, #244]	; (80019d8 <_ZL12MX_GPIO_Initv+0x170>)
 80018e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018e6:	f003 0302 	and.w	r3, r3, #2
 80018ea:	607b      	str	r3, [r7, #4]
 80018ec:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, S2_Pin|S3_Pin|IN4_Pin|IN3_Pin, GPIO_PIN_RESET);
 80018ee:	2200      	movs	r2, #0
 80018f0:	f44f 7168 	mov.w	r1, #928	; 0x3a0
 80018f4:	4839      	ldr	r0, [pc, #228]	; (80019dc <_ZL12MX_GPIO_Initv+0x174>)
 80018f6:	f005 fd85 	bl	8007404 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 80018fa:	2200      	movs	r2, #0
 80018fc:	2102      	movs	r1, #2
 80018fe:	4838      	ldr	r0, [pc, #224]	; (80019e0 <_ZL12MX_GPIO_Initv+0x178>)
 8001900:	f005 fd80 	bl	8007404 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, IN2_Pin|IN1_Pin, GPIO_PIN_RESET);
 8001904:	2200      	movs	r2, #0
 8001906:	f44f 7140 	mov.w	r1, #768	; 0x300
 800190a:	4836      	ldr	r0, [pc, #216]	; (80019e4 <_ZL12MX_GPIO_Initv+0x17c>)
 800190c:	f005 fd7a 	bl	8007404 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001910:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001914:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001916:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800191a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800191c:	2300      	movs	r3, #0
 800191e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001920:	f107 0314 	add.w	r3, r7, #20
 8001924:	4619      	mov	r1, r3
 8001926:	482f      	ldr	r0, [pc, #188]	; (80019e4 <_ZL12MX_GPIO_Initv+0x17c>)
 8001928:	f005 fbc0 	bl	80070ac <HAL_GPIO_Init>

  /*Configure GPIO pins : UP1_Pin DOWN2_Pin DOWN1_Pin BALL1_Pin */
  GPIO_InitStruct.Pin = UP1_Pin|DOWN2_Pin|DOWN1_Pin|BALL1_Pin;
 800192c:	230f      	movs	r3, #15
 800192e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001930:	2300      	movs	r3, #0
 8001932:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001934:	2300      	movs	r3, #0
 8001936:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001938:	f107 0314 	add.w	r3, r7, #20
 800193c:	4619      	mov	r1, r3
 800193e:	4829      	ldr	r0, [pc, #164]	; (80019e4 <_ZL12MX_GPIO_Initv+0x17c>)
 8001940:	f005 fbb4 	bl	80070ac <HAL_GPIO_Init>

  /*Configure GPIO pin : BALL2_Pin */
  GPIO_InitStruct.Pin = BALL2_Pin;
 8001944:	2310      	movs	r3, #16
 8001946:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001948:	2300      	movs	r3, #0
 800194a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800194c:	2300      	movs	r3, #0
 800194e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BALL2_GPIO_Port, &GPIO_InitStruct);
 8001950:	f107 0314 	add.w	r3, r7, #20
 8001954:	4619      	mov	r1, r3
 8001956:	4821      	ldr	r0, [pc, #132]	; (80019dc <_ZL12MX_GPIO_Initv+0x174>)
 8001958:	f005 fba8 	bl	80070ac <HAL_GPIO_Init>

  /*Configure GPIO pins : S2_Pin S3_Pin IN4_Pin IN3_Pin */
  GPIO_InitStruct.Pin = S2_Pin|S3_Pin|IN4_Pin|IN3_Pin;
 800195c:	f44f 7368 	mov.w	r3, #928	; 0x3a0
 8001960:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001962:	2301      	movs	r3, #1
 8001964:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001966:	2300      	movs	r3, #0
 8001968:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800196a:	2300      	movs	r3, #0
 800196c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800196e:	f107 0314 	add.w	r3, r7, #20
 8001972:	4619      	mov	r1, r3
 8001974:	4819      	ldr	r0, [pc, #100]	; (80019dc <_ZL12MX_GPIO_Initv+0x174>)
 8001976:	f005 fb99 	bl	80070ac <HAL_GPIO_Init>

  /*Configure GPIO pins : UP2_Pin IR_Pin */
  GPIO_InitStruct.Pin = UP2_Pin|IR_Pin;
 800197a:	f240 2301 	movw	r3, #513	; 0x201
 800197e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001980:	2300      	movs	r3, #0
 8001982:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001984:	2300      	movs	r3, #0
 8001986:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001988:	f107 0314 	add.w	r3, r7, #20
 800198c:	4619      	mov	r1, r3
 800198e:	4814      	ldr	r0, [pc, #80]	; (80019e0 <_ZL12MX_GPIO_Initv+0x178>)
 8001990:	f005 fb8c 	bl	80070ac <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001994:	2302      	movs	r3, #2
 8001996:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001998:	2301      	movs	r3, #1
 800199a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800199c:	2300      	movs	r3, #0
 800199e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019a0:	2300      	movs	r3, #0
 80019a2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019a4:	f107 0314 	add.w	r3, r7, #20
 80019a8:	4619      	mov	r1, r3
 80019aa:	480d      	ldr	r0, [pc, #52]	; (80019e0 <_ZL12MX_GPIO_Initv+0x178>)
 80019ac:	f005 fb7e 	bl	80070ac <HAL_GPIO_Init>

  /*Configure GPIO pins : IN2_Pin IN1_Pin */
  GPIO_InitStruct.Pin = IN2_Pin|IN1_Pin;
 80019b0:	f44f 7340 	mov.w	r3, #768	; 0x300
 80019b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019b6:	2301      	movs	r3, #1
 80019b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ba:	2300      	movs	r3, #0
 80019bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019be:	2300      	movs	r3, #0
 80019c0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019c2:	f107 0314 	add.w	r3, r7, #20
 80019c6:	4619      	mov	r1, r3
 80019c8:	4806      	ldr	r0, [pc, #24]	; (80019e4 <_ZL12MX_GPIO_Initv+0x17c>)
 80019ca:	f005 fb6f 	bl	80070ac <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80019ce:	bf00      	nop
 80019d0:	3728      	adds	r7, #40	; 0x28
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	bf00      	nop
 80019d8:	40023800 	.word	0x40023800
 80019dc:	40020000 	.word	0x40020000
 80019e0:	40020400 	.word	0x40020400
 80019e4:	40020800 	.word	0x40020800

080019e8 <_Z7MotorUpv>:
//		  }
//	  }
//}

void MotorUp(void)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, GPIO_PIN_SET);
 80019ec:	2201      	movs	r2, #1
 80019ee:	f44f 7100 	mov.w	r1, #512	; 0x200
 80019f2:	4805      	ldr	r0, [pc, #20]	; (8001a08 <_Z7MotorUpv+0x20>)
 80019f4:	f005 fd06 	bl	8007404 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN2_GPIO_Port, IN2_Pin, GPIO_PIN_RESET);
 80019f8:	2200      	movs	r2, #0
 80019fa:	f44f 7180 	mov.w	r1, #256	; 0x100
 80019fe:	4802      	ldr	r0, [pc, #8]	; (8001a08 <_Z7MotorUpv+0x20>)
 8001a00:	f005 fd00 	bl	8007404 <HAL_GPIO_WritePin>
}
 8001a04:	bf00      	nop
 8001a06:	bd80      	pop	{r7, pc}
 8001a08:	40020800 	.word	0x40020800

08001a0c <_Z9MotorDownv>:

void MotorDown(void)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, GPIO_PIN_RESET);
 8001a10:	2200      	movs	r2, #0
 8001a12:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001a16:	4805      	ldr	r0, [pc, #20]	; (8001a2c <_Z9MotorDownv+0x20>)
 8001a18:	f005 fcf4 	bl	8007404 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN2_GPIO_Port, IN2_Pin, GPIO_PIN_SET);
 8001a1c:	2201      	movs	r2, #1
 8001a1e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001a22:	4802      	ldr	r0, [pc, #8]	; (8001a2c <_Z9MotorDownv+0x20>)
 8001a24:	f005 fcee 	bl	8007404 <HAL_GPIO_WritePin>
}
 8001a28:	bf00      	nop
 8001a2a:	bd80      	pop	{r7, pc}
 8001a2c:	40020800 	.word	0x40020800

08001a30 <_Z9MotorStopv>:

void MotorStop(void)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	af00      	add	r7, sp, #0
	TIM8 -> CCR1 = 99;
 8001a34:	4b08      	ldr	r3, [pc, #32]	; (8001a58 <_Z9MotorStopv+0x28>)
 8001a36:	2263      	movs	r2, #99	; 0x63
 8001a38:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, GPIO_PIN_SET);
 8001a3a:	2201      	movs	r2, #1
 8001a3c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001a40:	4806      	ldr	r0, [pc, #24]	; (8001a5c <_Z9MotorStopv+0x2c>)
 8001a42:	f005 fcdf 	bl	8007404 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN2_GPIO_Port, IN2_Pin, GPIO_PIN_SET);
 8001a46:	2201      	movs	r2, #1
 8001a48:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001a4c:	4803      	ldr	r0, [pc, #12]	; (8001a5c <_Z9MotorStopv+0x2c>)
 8001a4e:	f005 fcd9 	bl	8007404 <HAL_GPIO_WritePin>
}
 8001a52:	bf00      	nop
 8001a54:	bd80      	pop	{r7, pc}
 8001a56:	bf00      	nop
 8001a58:	40010400 	.word	0x40010400
 8001a5c:	40020800 	.word	0x40020800

08001a60 <_Z12calculatePIDv>:

void calculatePID()
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	af00      	add	r7, sp, #0
	cTime = HAL_GetTick();
 8001a64:	f003 ff82 	bl	800596c <HAL_GetTick>
 8001a68:	ee07 0a90 	vmov	s15, r0
 8001a6c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a70:	4b42      	ldr	r3, [pc, #264]	; (8001b7c <_Z12calculatePIDv+0x11c>)
 8001a72:	edc3 7a00 	vstr	s15, [r3]
	Motor.my_pos = ((int32_t)TIM5->CNT)/100;
 8001a76:	4b42      	ldr	r3, [pc, #264]	; (8001b80 <_Z12calculatePIDv+0x120>)
 8001a78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a7a:	4a42      	ldr	r2, [pc, #264]	; (8001b84 <_Z12calculatePIDv+0x124>)
 8001a7c:	fb82 1203 	smull	r1, r2, r2, r3
 8001a80:	1152      	asrs	r2, r2, #5
 8001a82:	17db      	asrs	r3, r3, #31
 8001a84:	1ad3      	subs	r3, r2, r3
 8001a86:	4a40      	ldr	r2, [pc, #256]	; (8001b88 <_Z12calculatePIDv+0x128>)
 8001a88:	6053      	str	r3, [r2, #4]
	dTime = (cTime - pTime)/10000;
 8001a8a:	4b3c      	ldr	r3, [pc, #240]	; (8001b7c <_Z12calculatePIDv+0x11c>)
 8001a8c:	ed93 7a00 	vldr	s14, [r3]
 8001a90:	4b3e      	ldr	r3, [pc, #248]	; (8001b8c <_Z12calculatePIDv+0x12c>)
 8001a92:	edd3 7a00 	vldr	s15, [r3]
 8001a96:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001a9a:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8001b90 <_Z12calculatePIDv+0x130>
 8001a9e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001aa2:	4b3c      	ldr	r3, [pc, #240]	; (8001b94 <_Z12calculatePIDv+0x134>)
 8001aa4:	edc3 7a00 	vstr	s15, [r3]
	DC_pid.error = Motor.target_pos - Motor.my_pos;
 8001aa8:	4b37      	ldr	r3, [pc, #220]	; (8001b88 <_Z12calculatePIDv+0x128>)
 8001aaa:	681a      	ldr	r2, [r3, #0]
 8001aac:	4b36      	ldr	r3, [pc, #216]	; (8001b88 <_Z12calculatePIDv+0x128>)
 8001aae:	685b      	ldr	r3, [r3, #4]
 8001ab0:	1ad3      	subs	r3, r2, r3
 8001ab2:	4a39      	ldr	r2, [pc, #228]	; (8001b98 <_Z12calculatePIDv+0x138>)
 8001ab4:	60d3      	str	r3, [r2, #12]
	DC_pid.I_error += (DC_pid.error * dTime);
 8001ab6:	4b38      	ldr	r3, [pc, #224]	; (8001b98 <_Z12calculatePIDv+0x138>)
 8001ab8:	691b      	ldr	r3, [r3, #16]
 8001aba:	ee07 3a90 	vmov	s15, r3
 8001abe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ac2:	4b35      	ldr	r3, [pc, #212]	; (8001b98 <_Z12calculatePIDv+0x138>)
 8001ac4:	68db      	ldr	r3, [r3, #12]
 8001ac6:	ee07 3a90 	vmov	s15, r3
 8001aca:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001ace:	4b31      	ldr	r3, [pc, #196]	; (8001b94 <_Z12calculatePIDv+0x134>)
 8001ad0:	edd3 7a00 	vldr	s15, [r3]
 8001ad4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ad8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001adc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001ae0:	ee17 2a90 	vmov	r2, s15
 8001ae4:	4b2c      	ldr	r3, [pc, #176]	; (8001b98 <_Z12calculatePIDv+0x138>)
 8001ae6:	611a      	str	r2, [r3, #16]
	DC_pid.D_error = (DC_pid.error - DC_pid.lastError)/dTime;
 8001ae8:	4b2b      	ldr	r3, [pc, #172]	; (8001b98 <_Z12calculatePIDv+0x138>)
 8001aea:	68da      	ldr	r2, [r3, #12]
 8001aec:	4b2a      	ldr	r3, [pc, #168]	; (8001b98 <_Z12calculatePIDv+0x138>)
 8001aee:	699b      	ldr	r3, [r3, #24]
 8001af0:	1ad3      	subs	r3, r2, r3
 8001af2:	ee07 3a90 	vmov	s15, r3
 8001af6:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001afa:	4b26      	ldr	r3, [pc, #152]	; (8001b94 <_Z12calculatePIDv+0x134>)
 8001afc:	ed93 7a00 	vldr	s14, [r3]
 8001b00:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001b04:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b08:	ee17 2a90 	vmov	r2, s15
 8001b0c:	4b22      	ldr	r3, [pc, #136]	; (8001b98 <_Z12calculatePIDv+0x138>)
 8001b0e:	615a      	str	r2, [r3, #20]
	Motor.ControlSignal = (DC_pid.KP*DC_pid.error) + (DC_pid.I_error*DC_pid.KI) + (DC_pid.D_error*DC_pid.KD);
 8001b10:	4b21      	ldr	r3, [pc, #132]	; (8001b98 <_Z12calculatePIDv+0x138>)
 8001b12:	ed93 7a00 	vldr	s14, [r3]
 8001b16:	4b20      	ldr	r3, [pc, #128]	; (8001b98 <_Z12calculatePIDv+0x138>)
 8001b18:	68db      	ldr	r3, [r3, #12]
 8001b1a:	ee07 3a90 	vmov	s15, r3
 8001b1e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b22:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b26:	4b1c      	ldr	r3, [pc, #112]	; (8001b98 <_Z12calculatePIDv+0x138>)
 8001b28:	691b      	ldr	r3, [r3, #16]
 8001b2a:	ee07 3a90 	vmov	s15, r3
 8001b2e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001b32:	4b19      	ldr	r3, [pc, #100]	; (8001b98 <_Z12calculatePIDv+0x138>)
 8001b34:	edd3 7a01 	vldr	s15, [r3, #4]
 8001b38:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b3c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001b40:	4b15      	ldr	r3, [pc, #84]	; (8001b98 <_Z12calculatePIDv+0x138>)
 8001b42:	695b      	ldr	r3, [r3, #20]
 8001b44:	ee07 3a90 	vmov	s15, r3
 8001b48:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001b4c:	4b12      	ldr	r3, [pc, #72]	; (8001b98 <_Z12calculatePIDv+0x138>)
 8001b4e:	edd3 7a02 	vldr	s15, [r3, #8]
 8001b52:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b56:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b5a:	4b0b      	ldr	r3, [pc, #44]	; (8001b88 <_Z12calculatePIDv+0x128>)
 8001b5c:	edc3 7a02 	vstr	s15, [r3, #8]
	HAL_Delay(1);
 8001b60:	2001      	movs	r0, #1
 8001b62:	f003 ff0f 	bl	8005984 <HAL_Delay>
	pTime = cTime;
 8001b66:	4b05      	ldr	r3, [pc, #20]	; (8001b7c <_Z12calculatePIDv+0x11c>)
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	4a08      	ldr	r2, [pc, #32]	; (8001b8c <_Z12calculatePIDv+0x12c>)
 8001b6c:	6013      	str	r3, [r2, #0]
	DC_pid.lastError = DC_pid.error;
 8001b6e:	4b0a      	ldr	r3, [pc, #40]	; (8001b98 <_Z12calculatePIDv+0x138>)
 8001b70:	68db      	ldr	r3, [r3, #12]
 8001b72:	4a09      	ldr	r2, [pc, #36]	; (8001b98 <_Z12calculatePIDv+0x138>)
 8001b74:	6193      	str	r3, [r2, #24]
}
 8001b76:	bf00      	nop
 8001b78:	bd80      	pop	{r7, pc}
 8001b7a:	bf00      	nop
 8001b7c:	200006f8 	.word	0x200006f8
 8001b80:	40000c00 	.word	0x40000c00
 8001b84:	51eb851f 	.word	0x51eb851f
 8001b88:	200007e8 	.word	0x200007e8
 8001b8c:	200006fc 	.word	0x200006fc
 8001b90:	461c4000 	.word	0x461c4000
 8001b94:	20000700 	.word	0x20000700
 8001b98:	200007ac 	.word	0x200007ac

08001b9c <_Z10motorspeedv>:

void motorspeed(){
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	af00      	add	r7, sp, #0
	if(Motor.ControlSignal<0)
 8001ba0:	4b28      	ldr	r3, [pc, #160]	; (8001c44 <_Z10motorspeedv+0xa8>)
 8001ba2:	edd3 7a02 	vldr	s15, [r3, #8]
 8001ba6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001baa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bae:	d504      	bpl.n	8001bba <_Z10motorspeedv+0x1e>
		motor_dir = -1;
 8001bb0:	4b25      	ldr	r3, [pc, #148]	; (8001c48 <_Z10motorspeedv+0xac>)
 8001bb2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001bb6:	601a      	str	r2, [r3, #0]
 8001bb8:	e00e      	b.n	8001bd8 <_Z10motorspeedv+0x3c>
	else if(Motor.ControlSignal>0)
 8001bba:	4b22      	ldr	r3, [pc, #136]	; (8001c44 <_Z10motorspeedv+0xa8>)
 8001bbc:	edd3 7a02 	vldr	s15, [r3, #8]
 8001bc0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001bc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bc8:	dd03      	ble.n	8001bd2 <_Z10motorspeedv+0x36>
		motor_dir = 1;
 8001bca:	4b1f      	ldr	r3, [pc, #124]	; (8001c48 <_Z10motorspeedv+0xac>)
 8001bcc:	2201      	movs	r2, #1
 8001bce:	601a      	str	r2, [r3, #0]
 8001bd0:	e002      	b.n	8001bd8 <_Z10motorspeedv+0x3c>
	else
		motor_dir = 0;
 8001bd2:	4b1d      	ldr	r3, [pc, #116]	; (8001c48 <_Z10motorspeedv+0xac>)
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	601a      	str	r2, [r3, #0]
	Motor.PWM = (int)fabs(Motor.ControlSignal);
 8001bd8:	4b1a      	ldr	r3, [pc, #104]	; (8001c44 <_Z10motorspeedv+0xa8>)
 8001bda:	edd3 7a02 	vldr	s15, [r3, #8]
 8001bde:	eeb0 0a67 	vmov.f32	s0, s15
 8001be2:	f7ff f949 	bl	8000e78 <_ZSt4fabsf>
 8001be6:	eef0 7a40 	vmov.f32	s15, s0
 8001bea:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001bee:	ee17 2a90 	vmov	r2, s15
 8001bf2:	4b14      	ldr	r3, [pc, #80]	; (8001c44 <_Z10motorspeedv+0xa8>)
 8001bf4:	60da      	str	r2, [r3, #12]
	if(Motor.PWM > 300)
 8001bf6:	4b13      	ldr	r3, [pc, #76]	; (8001c44 <_Z10motorspeedv+0xa8>)
 8001bf8:	68db      	ldr	r3, [r3, #12]
 8001bfa:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8001bfe:	dd02      	ble.n	8001c06 <_Z10motorspeedv+0x6a>
		TIM8 -> CCR1 = 99;
 8001c00:	4b12      	ldr	r3, [pc, #72]	; (8001c4c <_Z10motorspeedv+0xb0>)
 8001c02:	2263      	movs	r2, #99	; 0x63
 8001c04:	635a      	str	r2, [r3, #52]	; 0x34
//	TIM8 -> CCR2 = 50;
	if(Motor.PWM < 300 && DC_pid.error != 0){
 8001c06:	4b0f      	ldr	r3, [pc, #60]	; (8001c44 <_Z10motorspeedv+0xa8>)
 8001c08:	68db      	ldr	r3, [r3, #12]
 8001c0a:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8001c0e:	da06      	bge.n	8001c1e <_Z10motorspeedv+0x82>
 8001c10:	4b0f      	ldr	r3, [pc, #60]	; (8001c50 <_Z10motorspeedv+0xb4>)
 8001c12:	68db      	ldr	r3, [r3, #12]
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d002      	beq.n	8001c1e <_Z10motorspeedv+0x82>
		TIM8 -> CCR1 = 40;
 8001c18:	4b0c      	ldr	r3, [pc, #48]	; (8001c4c <_Z10motorspeedv+0xb0>)
 8001c1a:	2228      	movs	r2, #40	; 0x28
 8001c1c:	635a      	str	r2, [r3, #52]	; 0x34
	}
	if(motor_dir == 1){
 8001c1e:	4b0a      	ldr	r3, [pc, #40]	; (8001c48 <_Z10motorspeedv+0xac>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	2b01      	cmp	r3, #1
 8001c24:	d102      	bne.n	8001c2c <_Z10motorspeedv+0x90>
		MotorUp();
 8001c26:	f7ff fedf 	bl	80019e8 <_Z7MotorUpv>
	}else if(motor_dir == (-1)){
		MotorDown();
	}else{
		MotorStop();
	}
}
 8001c2a:	e009      	b.n	8001c40 <_Z10motorspeedv+0xa4>
	}else if(motor_dir == (-1)){
 8001c2c:	4b06      	ldr	r3, [pc, #24]	; (8001c48 <_Z10motorspeedv+0xac>)
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001c34:	d102      	bne.n	8001c3c <_Z10motorspeedv+0xa0>
		MotorDown();
 8001c36:	f7ff fee9 	bl	8001a0c <_Z9MotorDownv>
}
 8001c3a:	e001      	b.n	8001c40 <_Z10motorspeedv+0xa4>
		MotorStop();
 8001c3c:	f7ff fef8 	bl	8001a30 <_Z9MotorStopv>
}
 8001c40:	bf00      	nop
 8001c42:	bd80      	pop	{r7, pc}
 8001c44:	200007e8 	.word	0x200007e8
 8001c48:	20000708 	.word	0x20000708
 8001c4c:	40010400 	.word	0x40010400
 8001c50:	200007ac 	.word	0x200007ac

08001c54 <HAL_CAN_RxFifo0MsgPendingCallback>:
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b082      	sub	sp, #8
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
//	uint8_t rxData[8];
	HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &rxHeader, rxData);
 8001c5c:	4b5f      	ldr	r3, [pc, #380]	; (8001ddc <HAL_CAN_RxFifo0MsgPendingCallback+0x188>)
 8001c5e:	4a60      	ldr	r2, [pc, #384]	; (8001de0 <HAL_CAN_RxFifo0MsgPendingCallback+0x18c>)
 8001c60:	2100      	movs	r1, #0
 8001c62:	4860      	ldr	r0, [pc, #384]	; (8001de4 <HAL_CAN_RxFifo0MsgPendingCallback+0x190>)
 8001c64:	f004 f9c6 	bl	8005ff4 <HAL_CAN_GetRxMessage>
	if(rxHeader.StdId == 0x201){
 8001c68:	4b5d      	ldr	r3, [pc, #372]	; (8001de0 <HAL_CAN_RxFifo0MsgPendingCallback+0x18c>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	f240 2201 	movw	r2, #513	; 0x201
 8001c70:	4293      	cmp	r3, r2
 8001c72:	d126      	bne.n	8001cc2 <HAL_CAN_RxFifo0MsgPendingCallback+0x6e>
		M1.en_speed = rxData[2] << 8;
 8001c74:	4b59      	ldr	r3, [pc, #356]	; (8001ddc <HAL_CAN_RxFifo0MsgPendingCallback+0x188>)
 8001c76:	789b      	ldrb	r3, [r3, #2]
 8001c78:	021b      	lsls	r3, r3, #8
 8001c7a:	b21a      	sxth	r2, r3
 8001c7c:	4b5a      	ldr	r3, [pc, #360]	; (8001de8 <HAL_CAN_RxFifo0MsgPendingCallback+0x194>)
 8001c7e:	80da      	strh	r2, [r3, #6]
		M1.en_speed = M1.en_speed + rxData[3];
 8001c80:	4b59      	ldr	r3, [pc, #356]	; (8001de8 <HAL_CAN_RxFifo0MsgPendingCallback+0x194>)
 8001c82:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001c86:	b29a      	uxth	r2, r3
 8001c88:	4b54      	ldr	r3, [pc, #336]	; (8001ddc <HAL_CAN_RxFifo0MsgPendingCallback+0x188>)
 8001c8a:	78db      	ldrb	r3, [r3, #3]
 8001c8c:	b29b      	uxth	r3, r3
 8001c8e:	4413      	add	r3, r2
 8001c90:	b29b      	uxth	r3, r3
 8001c92:	b21a      	sxth	r2, r3
 8001c94:	4b54      	ldr	r3, [pc, #336]	; (8001de8 <HAL_CAN_RxFifo0MsgPendingCallback+0x194>)
 8001c96:	80da      	strh	r2, [r3, #6]
		M1.en_speed = M1.en_speed * 1.5;
 8001c98:	4b53      	ldr	r3, [pc, #332]	; (8001de8 <HAL_CAN_RxFifo0MsgPendingCallback+0x194>)
 8001c9a:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	f7fe fc10 	bl	80004c4 <__aeabi_i2d>
 8001ca4:	f04f 0200 	mov.w	r2, #0
 8001ca8:	4b50      	ldr	r3, [pc, #320]	; (8001dec <HAL_CAN_RxFifo0MsgPendingCallback+0x198>)
 8001caa:	f7fe fc75 	bl	8000598 <__aeabi_dmul>
 8001cae:	4602      	mov	r2, r0
 8001cb0:	460b      	mov	r3, r1
 8001cb2:	4610      	mov	r0, r2
 8001cb4:	4619      	mov	r1, r3
 8001cb6:	f7fe ff1f 	bl	8000af8 <__aeabi_d2iz>
 8001cba:	4603      	mov	r3, r0
 8001cbc:	b21a      	sxth	r2, r3
 8001cbe:	4b4a      	ldr	r3, [pc, #296]	; (8001de8 <HAL_CAN_RxFifo0MsgPendingCallback+0x194>)
 8001cc0:	80da      	strh	r2, [r3, #6]
	}
	if(rxHeader.StdId == 0x202){
 8001cc2:	4b47      	ldr	r3, [pc, #284]	; (8001de0 <HAL_CAN_RxFifo0MsgPendingCallback+0x18c>)
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	f240 2202 	movw	r2, #514	; 0x202
 8001cca:	4293      	cmp	r3, r2
 8001ccc:	d126      	bne.n	8001d1c <HAL_CAN_RxFifo0MsgPendingCallback+0xc8>
		M2.en_speed = rxData[2] << 8;
 8001cce:	4b43      	ldr	r3, [pc, #268]	; (8001ddc <HAL_CAN_RxFifo0MsgPendingCallback+0x188>)
 8001cd0:	789b      	ldrb	r3, [r3, #2]
 8001cd2:	021b      	lsls	r3, r3, #8
 8001cd4:	b21a      	sxth	r2, r3
 8001cd6:	4b46      	ldr	r3, [pc, #280]	; (8001df0 <HAL_CAN_RxFifo0MsgPendingCallback+0x19c>)
 8001cd8:	80da      	strh	r2, [r3, #6]
		M2.en_speed = M2.en_speed + rxData[3];
 8001cda:	4b45      	ldr	r3, [pc, #276]	; (8001df0 <HAL_CAN_RxFifo0MsgPendingCallback+0x19c>)
 8001cdc:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001ce0:	b29a      	uxth	r2, r3
 8001ce2:	4b3e      	ldr	r3, [pc, #248]	; (8001ddc <HAL_CAN_RxFifo0MsgPendingCallback+0x188>)
 8001ce4:	78db      	ldrb	r3, [r3, #3]
 8001ce6:	b29b      	uxth	r3, r3
 8001ce8:	4413      	add	r3, r2
 8001cea:	b29b      	uxth	r3, r3
 8001cec:	b21a      	sxth	r2, r3
 8001cee:	4b40      	ldr	r3, [pc, #256]	; (8001df0 <HAL_CAN_RxFifo0MsgPendingCallback+0x19c>)
 8001cf0:	80da      	strh	r2, [r3, #6]
		M2.en_speed = M2.en_speed * 1.5;
 8001cf2:	4b3f      	ldr	r3, [pc, #252]	; (8001df0 <HAL_CAN_RxFifo0MsgPendingCallback+0x19c>)
 8001cf4:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	f7fe fbe3 	bl	80004c4 <__aeabi_i2d>
 8001cfe:	f04f 0200 	mov.w	r2, #0
 8001d02:	4b3a      	ldr	r3, [pc, #232]	; (8001dec <HAL_CAN_RxFifo0MsgPendingCallback+0x198>)
 8001d04:	f7fe fc48 	bl	8000598 <__aeabi_dmul>
 8001d08:	4602      	mov	r2, r0
 8001d0a:	460b      	mov	r3, r1
 8001d0c:	4610      	mov	r0, r2
 8001d0e:	4619      	mov	r1, r3
 8001d10:	f7fe fef2 	bl	8000af8 <__aeabi_d2iz>
 8001d14:	4603      	mov	r3, r0
 8001d16:	b21a      	sxth	r2, r3
 8001d18:	4b35      	ldr	r3, [pc, #212]	; (8001df0 <HAL_CAN_RxFifo0MsgPendingCallback+0x19c>)
 8001d1a:	80da      	strh	r2, [r3, #6]
	}
	if(rxHeader.StdId == 0x203){
 8001d1c:	4b30      	ldr	r3, [pc, #192]	; (8001de0 <HAL_CAN_RxFifo0MsgPendingCallback+0x18c>)
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	f240 2203 	movw	r2, #515	; 0x203
 8001d24:	4293      	cmp	r3, r2
 8001d26:	d126      	bne.n	8001d76 <HAL_CAN_RxFifo0MsgPendingCallback+0x122>
		M3.en_speed = rxData[2] << 8;
 8001d28:	4b2c      	ldr	r3, [pc, #176]	; (8001ddc <HAL_CAN_RxFifo0MsgPendingCallback+0x188>)
 8001d2a:	789b      	ldrb	r3, [r3, #2]
 8001d2c:	021b      	lsls	r3, r3, #8
 8001d2e:	b21a      	sxth	r2, r3
 8001d30:	4b30      	ldr	r3, [pc, #192]	; (8001df4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1a0>)
 8001d32:	80da      	strh	r2, [r3, #6]
		M3.en_speed = M3.en_speed + rxData[3];
 8001d34:	4b2f      	ldr	r3, [pc, #188]	; (8001df4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1a0>)
 8001d36:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001d3a:	b29a      	uxth	r2, r3
 8001d3c:	4b27      	ldr	r3, [pc, #156]	; (8001ddc <HAL_CAN_RxFifo0MsgPendingCallback+0x188>)
 8001d3e:	78db      	ldrb	r3, [r3, #3]
 8001d40:	b29b      	uxth	r3, r3
 8001d42:	4413      	add	r3, r2
 8001d44:	b29b      	uxth	r3, r3
 8001d46:	b21a      	sxth	r2, r3
 8001d48:	4b2a      	ldr	r3, [pc, #168]	; (8001df4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1a0>)
 8001d4a:	80da      	strh	r2, [r3, #6]
		M3.en_speed = M3.en_speed * 1.5;
 8001d4c:	4b29      	ldr	r3, [pc, #164]	; (8001df4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1a0>)
 8001d4e:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001d52:	4618      	mov	r0, r3
 8001d54:	f7fe fbb6 	bl	80004c4 <__aeabi_i2d>
 8001d58:	f04f 0200 	mov.w	r2, #0
 8001d5c:	4b23      	ldr	r3, [pc, #140]	; (8001dec <HAL_CAN_RxFifo0MsgPendingCallback+0x198>)
 8001d5e:	f7fe fc1b 	bl	8000598 <__aeabi_dmul>
 8001d62:	4602      	mov	r2, r0
 8001d64:	460b      	mov	r3, r1
 8001d66:	4610      	mov	r0, r2
 8001d68:	4619      	mov	r1, r3
 8001d6a:	f7fe fec5 	bl	8000af8 <__aeabi_d2iz>
 8001d6e:	4603      	mov	r3, r0
 8001d70:	b21a      	sxth	r2, r3
 8001d72:	4b20      	ldr	r3, [pc, #128]	; (8001df4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1a0>)
 8001d74:	80da      	strh	r2, [r3, #6]
	}
	if(rxHeader.StdId == 0x204){
 8001d76:	4b1a      	ldr	r3, [pc, #104]	; (8001de0 <HAL_CAN_RxFifo0MsgPendingCallback+0x18c>)
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	f5b3 7f01 	cmp.w	r3, #516	; 0x204
 8001d7e:	d129      	bne.n	8001dd4 <HAL_CAN_RxFifo0MsgPendingCallback+0x180>
		M4.en_speed = rxData[2] << 8;
 8001d80:	4b16      	ldr	r3, [pc, #88]	; (8001ddc <HAL_CAN_RxFifo0MsgPendingCallback+0x188>)
 8001d82:	789b      	ldrb	r3, [r3, #2]
 8001d84:	021b      	lsls	r3, r3, #8
 8001d86:	b21a      	sxth	r2, r3
 8001d88:	4b1b      	ldr	r3, [pc, #108]	; (8001df8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1a4>)
 8001d8a:	80da      	strh	r2, [r3, #6]
		M4.en_speed = M4.en_speed + rxData[3];
 8001d8c:	4b1a      	ldr	r3, [pc, #104]	; (8001df8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1a4>)
 8001d8e:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001d92:	b29a      	uxth	r2, r3
 8001d94:	4b11      	ldr	r3, [pc, #68]	; (8001ddc <HAL_CAN_RxFifo0MsgPendingCallback+0x188>)
 8001d96:	78db      	ldrb	r3, [r3, #3]
 8001d98:	b29b      	uxth	r3, r3
 8001d9a:	4413      	add	r3, r2
 8001d9c:	b29b      	uxth	r3, r3
 8001d9e:	b21a      	sxth	r2, r3
 8001da0:	4b15      	ldr	r3, [pc, #84]	; (8001df8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1a4>)
 8001da2:	80da      	strh	r2, [r3, #6]
		M4.en_speed = M4.en_speed * 1.5;
 8001da4:	4b14      	ldr	r3, [pc, #80]	; (8001df8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1a4>)
 8001da6:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001daa:	4618      	mov	r0, r3
 8001dac:	f7fe fb8a 	bl	80004c4 <__aeabi_i2d>
 8001db0:	f04f 0200 	mov.w	r2, #0
 8001db4:	4b0d      	ldr	r3, [pc, #52]	; (8001dec <HAL_CAN_RxFifo0MsgPendingCallback+0x198>)
 8001db6:	f7fe fbef 	bl	8000598 <__aeabi_dmul>
 8001dba:	4602      	mov	r2, r0
 8001dbc:	460b      	mov	r3, r1
 8001dbe:	4610      	mov	r0, r2
 8001dc0:	4619      	mov	r1, r3
 8001dc2:	f7fe fe99 	bl	8000af8 <__aeabi_d2iz>
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	b21a      	sxth	r2, r3
 8001dca:	4b0b      	ldr	r3, [pc, #44]	; (8001df8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1a4>)
 8001dcc:	80da      	strh	r2, [r3, #6]
		vel_up = 1;
 8001dce:	4b0b      	ldr	r3, [pc, #44]	; (8001dfc <HAL_CAN_RxFifo0MsgPendingCallback+0x1a8>)
 8001dd0:	2201      	movs	r2, #1
 8001dd2:	601a      	str	r2, [r3, #0]
	}
}
 8001dd4:	bf00      	nop
 8001dd6:	3708      	adds	r7, #8
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	bd80      	pop	{r7, pc}
 8001ddc:	20000734 	.word	0x20000734
 8001de0:	20000840 	.word	0x20000840
 8001de4:	20000310 	.word	0x20000310
 8001de8:	200007c8 	.word	0x200007c8
 8001dec:	3ff80000 	.word	0x3ff80000
 8001df0:	200007d0 	.word	0x200007d0
 8001df4:	200007d8 	.word	0x200007d8
 8001df8:	200007e0 	.word	0x200007e0
 8001dfc:	20000704 	.word	0x20000704

08001e00 <_Z12can_transmitP17CAN_HandleTypeDeftssss>:
void can_transmit(CAN_HandleTypeDef* hcan, uint16_t id, int16_t msg1, int16_t msg2, int16_t msg3, int16_t msg4){
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b08a      	sub	sp, #40	; 0x28
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	60f8      	str	r0, [r7, #12]
 8001e08:	4608      	mov	r0, r1
 8001e0a:	4611      	mov	r1, r2
 8001e0c:	461a      	mov	r2, r3
 8001e0e:	4603      	mov	r3, r0
 8001e10:	817b      	strh	r3, [r7, #10]
 8001e12:	460b      	mov	r3, r1
 8001e14:	813b      	strh	r3, [r7, #8]
 8001e16:	4613      	mov	r3, r2
 8001e18:	80fb      	strh	r3, [r7, #6]
    CAN_TxHeaderTypeDef tx_header;
//    uint8_t             data[8];
//    uint32_t            pTxMailbox;

    tx_header.StdId = id;
 8001e1a:	897b      	ldrh	r3, [r7, #10]
 8001e1c:	613b      	str	r3, [r7, #16]
    tx_header.IDE   = CAN_ID_STD;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	61bb      	str	r3, [r7, #24]
    tx_header.RTR   = CAN_RTR_DATA;
 8001e22:	2300      	movs	r3, #0
 8001e24:	61fb      	str	r3, [r7, #28]
    tx_header.DLC   = CAN_DATA_SIZE;
 8001e26:	2308      	movs	r3, #8
 8001e28:	623b      	str	r3, [r7, #32]
    tx_header.TransmitGlobalTime = DISABLE;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    data[0] = msg1 >> 8;
 8001e30:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001e34:	121b      	asrs	r3, r3, #8
 8001e36:	b21b      	sxth	r3, r3
 8001e38:	b2da      	uxtb	r2, r3
 8001e3a:	4b24      	ldr	r3, [pc, #144]	; (8001ecc <_Z12can_transmitP17CAN_HandleTypeDeftssss+0xcc>)
 8001e3c:	701a      	strb	r2, [r3, #0]
    data[1] = msg1;
 8001e3e:	893b      	ldrh	r3, [r7, #8]
 8001e40:	b2da      	uxtb	r2, r3
 8001e42:	4b22      	ldr	r3, [pc, #136]	; (8001ecc <_Z12can_transmitP17CAN_HandleTypeDeftssss+0xcc>)
 8001e44:	705a      	strb	r2, [r3, #1]
    data[2] = msg2 >> 8;
 8001e46:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001e4a:	121b      	asrs	r3, r3, #8
 8001e4c:	b21b      	sxth	r3, r3
 8001e4e:	b2da      	uxtb	r2, r3
 8001e50:	4b1e      	ldr	r3, [pc, #120]	; (8001ecc <_Z12can_transmitP17CAN_HandleTypeDeftssss+0xcc>)
 8001e52:	709a      	strb	r2, [r3, #2]
    data[3] = msg2;
 8001e54:	88fb      	ldrh	r3, [r7, #6]
 8001e56:	b2da      	uxtb	r2, r3
 8001e58:	4b1c      	ldr	r3, [pc, #112]	; (8001ecc <_Z12can_transmitP17CAN_HandleTypeDeftssss+0xcc>)
 8001e5a:	70da      	strb	r2, [r3, #3]
    data[4] = msg3 >> 8;
 8001e5c:	f9b7 3030 	ldrsh.w	r3, [r7, #48]	; 0x30
 8001e60:	121b      	asrs	r3, r3, #8
 8001e62:	b21b      	sxth	r3, r3
 8001e64:	b2da      	uxtb	r2, r3
 8001e66:	4b19      	ldr	r3, [pc, #100]	; (8001ecc <_Z12can_transmitP17CAN_HandleTypeDeftssss+0xcc>)
 8001e68:	711a      	strb	r2, [r3, #4]
    data[5] = msg3;
 8001e6a:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8001e6c:	b2da      	uxtb	r2, r3
 8001e6e:	4b17      	ldr	r3, [pc, #92]	; (8001ecc <_Z12can_transmitP17CAN_HandleTypeDeftssss+0xcc>)
 8001e70:	715a      	strb	r2, [r3, #5]
    data[6] = msg4 >> 8;
 8001e72:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	; 0x34
 8001e76:	121b      	asrs	r3, r3, #8
 8001e78:	b21b      	sxth	r3, r3
 8001e7a:	b2da      	uxtb	r2, r3
 8001e7c:	4b13      	ldr	r3, [pc, #76]	; (8001ecc <_Z12can_transmitP17CAN_HandleTypeDeftssss+0xcc>)
 8001e7e:	719a      	strb	r2, [r3, #6]
    data[7] = msg4;
 8001e80:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8001e82:	b2da      	uxtb	r2, r3
 8001e84:	4b11      	ldr	r3, [pc, #68]	; (8001ecc <_Z12can_transmitP17CAN_HandleTypeDeftssss+0xcc>)
 8001e86:	71da      	strb	r2, [r3, #7]

    if (HAL_CAN_AddTxMessage(hcan, &tx_header, data, &pTxMailbox) == HAL_OK){
 8001e88:	f107 0110 	add.w	r1, r7, #16
 8001e8c:	4b10      	ldr	r3, [pc, #64]	; (8001ed0 <_Z12can_transmitP17CAN_HandleTypeDeftssss+0xd0>)
 8001e8e:	4a0f      	ldr	r2, [pc, #60]	; (8001ecc <_Z12can_transmitP17CAN_HandleTypeDeftssss+0xcc>)
 8001e90:	68f8      	ldr	r0, [r7, #12]
 8001e92:	f003 ffbb 	bl	8005e0c <HAL_CAN_AddTxMessage>
 8001e96:	4603      	mov	r3, r0
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	bf0c      	ite	eq
 8001e9c:	2301      	moveq	r3, #1
 8001e9e:	2300      	movne	r3, #0
 8001ea0:	b2db      	uxtb	r3, r3
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d00e      	beq.n	8001ec4 <_Z12can_transmitP17CAN_HandleTypeDeftssss+0xc4>
        while (HAL_CAN_IsTxMessagePending(hcan, pTxMailbox));
 8001ea6:	bf00      	nop
 8001ea8:	4b09      	ldr	r3, [pc, #36]	; (8001ed0 <_Z12can_transmitP17CAN_HandleTypeDeftssss+0xd0>)
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	4619      	mov	r1, r3
 8001eae:	68f8      	ldr	r0, [r7, #12]
 8001eb0:	f004 f87c 	bl	8005fac <HAL_CAN_IsTxMessagePending>
 8001eb4:	4603      	mov	r3, r0
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	bf14      	ite	ne
 8001eba:	2301      	movne	r3, #1
 8001ebc:	2300      	moveq	r3, #0
 8001ebe:	b2db      	uxtb	r3, r3
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d1f1      	bne.n	8001ea8 <_Z12can_transmitP17CAN_HandleTypeDeftssss+0xa8>
    }
}
 8001ec4:	bf00      	nop
 8001ec6:	3728      	adds	r7, #40	; 0x28
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bd80      	pop	{r7, pc}
 8001ecc:	20000728 	.word	0x20000728
 8001ed0:	20000730 	.word	0x20000730

08001ed4 <_Z10Wheel_taskPKv>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_Wheel_task */
void Wheel_task(void const * argument)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b084      	sub	sp, #16
 8001ed8:	af02      	add	r7, sp, #8
 8001eda:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	M1_pid.KP = 1.5;
 8001edc:	4ba9      	ldr	r3, [pc, #676]	; (8002184 <_Z10Wheel_taskPKv+0x2b0>)
 8001ede:	f04f 527f 	mov.w	r2, #1069547520	; 0x3fc00000
 8001ee2:	601a      	str	r2, [r3, #0]
	M1_pid.KI = 0.0005;
 8001ee4:	4ba7      	ldr	r3, [pc, #668]	; (8002184 <_Z10Wheel_taskPKv+0x2b0>)
 8001ee6:	4aa8      	ldr	r2, [pc, #672]	; (8002188 <_Z10Wheel_taskPKv+0x2b4>)
 8001ee8:	605a      	str	r2, [r3, #4]
	M1_pid.KD = 0.01;
 8001eea:	4ba6      	ldr	r3, [pc, #664]	; (8002184 <_Z10Wheel_taskPKv+0x2b0>)
 8001eec:	4aa7      	ldr	r2, [pc, #668]	; (800218c <_Z10Wheel_taskPKv+0x2b8>)
 8001eee:	609a      	str	r2, [r3, #8]

	M2_pid.KP = 1.5;
 8001ef0:	4ba7      	ldr	r3, [pc, #668]	; (8002190 <_Z10Wheel_taskPKv+0x2bc>)
 8001ef2:	f04f 527f 	mov.w	r2, #1069547520	; 0x3fc00000
 8001ef6:	601a      	str	r2, [r3, #0]
	M2_pid.KI = 0.0005;
 8001ef8:	4ba5      	ldr	r3, [pc, #660]	; (8002190 <_Z10Wheel_taskPKv+0x2bc>)
 8001efa:	4aa3      	ldr	r2, [pc, #652]	; (8002188 <_Z10Wheel_taskPKv+0x2b4>)
 8001efc:	605a      	str	r2, [r3, #4]
	M2_pid.KD = 0.01;
 8001efe:	4ba4      	ldr	r3, [pc, #656]	; (8002190 <_Z10Wheel_taskPKv+0x2bc>)
 8001f00:	4aa2      	ldr	r2, [pc, #648]	; (800218c <_Z10Wheel_taskPKv+0x2b8>)
 8001f02:	609a      	str	r2, [r3, #8]

	M3_pid.KP = 1.5;
 8001f04:	4ba3      	ldr	r3, [pc, #652]	; (8002194 <_Z10Wheel_taskPKv+0x2c0>)
 8001f06:	f04f 527f 	mov.w	r2, #1069547520	; 0x3fc00000
 8001f0a:	601a      	str	r2, [r3, #0]
	M3_pid.KI = 0.0005;
 8001f0c:	4ba1      	ldr	r3, [pc, #644]	; (8002194 <_Z10Wheel_taskPKv+0x2c0>)
 8001f0e:	4a9e      	ldr	r2, [pc, #632]	; (8002188 <_Z10Wheel_taskPKv+0x2b4>)
 8001f10:	605a      	str	r2, [r3, #4]
	M3_pid.KD = 0.01;
 8001f12:	4ba0      	ldr	r3, [pc, #640]	; (8002194 <_Z10Wheel_taskPKv+0x2c0>)
 8001f14:	4a9d      	ldr	r2, [pc, #628]	; (800218c <_Z10Wheel_taskPKv+0x2b8>)
 8001f16:	609a      	str	r2, [r3, #8]

	M4_pid.KP = 1.5;
 8001f18:	4b9f      	ldr	r3, [pc, #636]	; (8002198 <_Z10Wheel_taskPKv+0x2c4>)
 8001f1a:	f04f 527f 	mov.w	r2, #1069547520	; 0x3fc00000
 8001f1e:	601a      	str	r2, [r3, #0]
	M4_pid.KI = 0.0005;
 8001f20:	4b9d      	ldr	r3, [pc, #628]	; (8002198 <_Z10Wheel_taskPKv+0x2c4>)
 8001f22:	4a99      	ldr	r2, [pc, #612]	; (8002188 <_Z10Wheel_taskPKv+0x2b4>)
 8001f24:	605a      	str	r2, [r3, #4]
	M4_pid.KD = 0.01;
 8001f26:	4b9c      	ldr	r3, [pc, #624]	; (8002198 <_Z10Wheel_taskPKv+0x2c4>)
 8001f28:	4a98      	ldr	r2, [pc, #608]	; (800218c <_Z10Wheel_taskPKv+0x2b8>)
 8001f2a:	609a      	str	r2, [r3, #8]
  /* Infinite loop */
  for(;;)
  {

  if(vel_up==1){
 8001f2c:	4b9b      	ldr	r3, [pc, #620]	; (800219c <_Z10Wheel_taskPKv+0x2c8>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	2b01      	cmp	r3, #1
 8001f32:	f040 814f 	bne.w	80021d4 <_Z10Wheel_taskPKv+0x300>
	  vel_up=0;
 8001f36:	4b99      	ldr	r3, [pc, #612]	; (800219c <_Z10Wheel_taskPKv+0x2c8>)
 8001f38:	2200      	movs	r2, #0
 8001f3a:	601a      	str	r2, [r3, #0]
		  M1_pid.error=M1.setpoint-M1.en_speed;
 8001f3c:	4b98      	ldr	r3, [pc, #608]	; (80021a0 <_Z10Wheel_taskPKv+0x2cc>)
 8001f3e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f42:	461a      	mov	r2, r3
 8001f44:	4b96      	ldr	r3, [pc, #600]	; (80021a0 <_Z10Wheel_taskPKv+0x2cc>)
 8001f46:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001f4a:	1ad3      	subs	r3, r2, r3
 8001f4c:	4a8d      	ldr	r2, [pc, #564]	; (8002184 <_Z10Wheel_taskPKv+0x2b0>)
 8001f4e:	60d3      	str	r3, [r2, #12]
		  M1_pid.I_error+=M1_pid.error;
 8001f50:	4b8c      	ldr	r3, [pc, #560]	; (8002184 <_Z10Wheel_taskPKv+0x2b0>)
 8001f52:	691a      	ldr	r2, [r3, #16]
 8001f54:	4b8b      	ldr	r3, [pc, #556]	; (8002184 <_Z10Wheel_taskPKv+0x2b0>)
 8001f56:	68db      	ldr	r3, [r3, #12]
 8001f58:	4413      	add	r3, r2
 8001f5a:	4a8a      	ldr	r2, [pc, #552]	; (8002184 <_Z10Wheel_taskPKv+0x2b0>)
 8001f5c:	6113      	str	r3, [r2, #16]
		  M1_pid.D_error=M1_pid.lastError-M1_pid.error;
 8001f5e:	4b89      	ldr	r3, [pc, #548]	; (8002184 <_Z10Wheel_taskPKv+0x2b0>)
 8001f60:	699a      	ldr	r2, [r3, #24]
 8001f62:	4b88      	ldr	r3, [pc, #544]	; (8002184 <_Z10Wheel_taskPKv+0x2b0>)
 8001f64:	68db      	ldr	r3, [r3, #12]
 8001f66:	1ad3      	subs	r3, r2, r3
 8001f68:	4a86      	ldr	r2, [pc, #536]	; (8002184 <_Z10Wheel_taskPKv+0x2b0>)
 8001f6a:	6153      	str	r3, [r2, #20]
		  M1_pid.lastError=M1_pid.error;
 8001f6c:	4b85      	ldr	r3, [pc, #532]	; (8002184 <_Z10Wheel_taskPKv+0x2b0>)
 8001f6e:	68db      	ldr	r3, [r3, #12]
 8001f70:	4a84      	ldr	r2, [pc, #528]	; (8002184 <_Z10Wheel_taskPKv+0x2b0>)
 8001f72:	6193      	str	r3, [r2, #24]
		  M1.Out=M1_pid.KP*M1_pid.error+M1_pid.KI*M1_pid.I_error+M1_pid.KD*M1_pid.D_error;
 8001f74:	4b83      	ldr	r3, [pc, #524]	; (8002184 <_Z10Wheel_taskPKv+0x2b0>)
 8001f76:	ed93 7a00 	vldr	s14, [r3]
 8001f7a:	4b82      	ldr	r3, [pc, #520]	; (8002184 <_Z10Wheel_taskPKv+0x2b0>)
 8001f7c:	68db      	ldr	r3, [r3, #12]
 8001f7e:	ee07 3a90 	vmov	s15, r3
 8001f82:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f86:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001f8a:	4b7e      	ldr	r3, [pc, #504]	; (8002184 <_Z10Wheel_taskPKv+0x2b0>)
 8001f8c:	edd3 6a01 	vldr	s13, [r3, #4]
 8001f90:	4b7c      	ldr	r3, [pc, #496]	; (8002184 <_Z10Wheel_taskPKv+0x2b0>)
 8001f92:	691b      	ldr	r3, [r3, #16]
 8001f94:	ee07 3a90 	vmov	s15, r3
 8001f98:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f9c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001fa0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001fa4:	4b77      	ldr	r3, [pc, #476]	; (8002184 <_Z10Wheel_taskPKv+0x2b0>)
 8001fa6:	edd3 6a02 	vldr	s13, [r3, #8]
 8001faa:	4b76      	ldr	r3, [pc, #472]	; (8002184 <_Z10Wheel_taskPKv+0x2b0>)
 8001fac:	695b      	ldr	r3, [r3, #20]
 8001fae:	ee07 3a90 	vmov	s15, r3
 8001fb2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001fb6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001fba:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fbe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001fc2:	ee17 3a90 	vmov	r3, s15
 8001fc6:	b21a      	sxth	r2, r3
 8001fc8:	4b75      	ldr	r3, [pc, #468]	; (80021a0 <_Z10Wheel_taskPKv+0x2cc>)
 8001fca:	805a      	strh	r2, [r3, #2]

		  M2_pid.error=M2.setpoint-M2.en_speed;
 8001fcc:	4b75      	ldr	r3, [pc, #468]	; (80021a4 <_Z10Wheel_taskPKv+0x2d0>)
 8001fce:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001fd2:	461a      	mov	r2, r3
 8001fd4:	4b73      	ldr	r3, [pc, #460]	; (80021a4 <_Z10Wheel_taskPKv+0x2d0>)
 8001fd6:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001fda:	1ad3      	subs	r3, r2, r3
 8001fdc:	4a6c      	ldr	r2, [pc, #432]	; (8002190 <_Z10Wheel_taskPKv+0x2bc>)
 8001fde:	60d3      	str	r3, [r2, #12]
		  M2_pid.I_error+=M2_pid.error;
 8001fe0:	4b6b      	ldr	r3, [pc, #428]	; (8002190 <_Z10Wheel_taskPKv+0x2bc>)
 8001fe2:	691a      	ldr	r2, [r3, #16]
 8001fe4:	4b6a      	ldr	r3, [pc, #424]	; (8002190 <_Z10Wheel_taskPKv+0x2bc>)
 8001fe6:	68db      	ldr	r3, [r3, #12]
 8001fe8:	4413      	add	r3, r2
 8001fea:	4a69      	ldr	r2, [pc, #420]	; (8002190 <_Z10Wheel_taskPKv+0x2bc>)
 8001fec:	6113      	str	r3, [r2, #16]
		  M2_pid.D_error=M2_pid.lastError-M2_pid.error;
 8001fee:	4b68      	ldr	r3, [pc, #416]	; (8002190 <_Z10Wheel_taskPKv+0x2bc>)
 8001ff0:	699a      	ldr	r2, [r3, #24]
 8001ff2:	4b67      	ldr	r3, [pc, #412]	; (8002190 <_Z10Wheel_taskPKv+0x2bc>)
 8001ff4:	68db      	ldr	r3, [r3, #12]
 8001ff6:	1ad3      	subs	r3, r2, r3
 8001ff8:	4a65      	ldr	r2, [pc, #404]	; (8002190 <_Z10Wheel_taskPKv+0x2bc>)
 8001ffa:	6153      	str	r3, [r2, #20]
		  M2_pid.lastError=M2_pid.error;
 8001ffc:	4b64      	ldr	r3, [pc, #400]	; (8002190 <_Z10Wheel_taskPKv+0x2bc>)
 8001ffe:	68db      	ldr	r3, [r3, #12]
 8002000:	4a63      	ldr	r2, [pc, #396]	; (8002190 <_Z10Wheel_taskPKv+0x2bc>)
 8002002:	6193      	str	r3, [r2, #24]
		  M2.Out=M2_pid.KP*M2_pid.error+M2_pid.KI*M2_pid.I_error+M2_pid.KD*M2_pid.D_error;
 8002004:	4b62      	ldr	r3, [pc, #392]	; (8002190 <_Z10Wheel_taskPKv+0x2bc>)
 8002006:	ed93 7a00 	vldr	s14, [r3]
 800200a:	4b61      	ldr	r3, [pc, #388]	; (8002190 <_Z10Wheel_taskPKv+0x2bc>)
 800200c:	68db      	ldr	r3, [r3, #12]
 800200e:	ee07 3a90 	vmov	s15, r3
 8002012:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002016:	ee27 7a27 	vmul.f32	s14, s14, s15
 800201a:	4b5d      	ldr	r3, [pc, #372]	; (8002190 <_Z10Wheel_taskPKv+0x2bc>)
 800201c:	edd3 6a01 	vldr	s13, [r3, #4]
 8002020:	4b5b      	ldr	r3, [pc, #364]	; (8002190 <_Z10Wheel_taskPKv+0x2bc>)
 8002022:	691b      	ldr	r3, [r3, #16]
 8002024:	ee07 3a90 	vmov	s15, r3
 8002028:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800202c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002030:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002034:	4b56      	ldr	r3, [pc, #344]	; (8002190 <_Z10Wheel_taskPKv+0x2bc>)
 8002036:	edd3 6a02 	vldr	s13, [r3, #8]
 800203a:	4b55      	ldr	r3, [pc, #340]	; (8002190 <_Z10Wheel_taskPKv+0x2bc>)
 800203c:	695b      	ldr	r3, [r3, #20]
 800203e:	ee07 3a90 	vmov	s15, r3
 8002042:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002046:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800204a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800204e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002052:	ee17 3a90 	vmov	r3, s15
 8002056:	b21a      	sxth	r2, r3
 8002058:	4b52      	ldr	r3, [pc, #328]	; (80021a4 <_Z10Wheel_taskPKv+0x2d0>)
 800205a:	805a      	strh	r2, [r3, #2]


		  M3_pid.error=M3.setpoint-M3.en_speed;
 800205c:	4b52      	ldr	r3, [pc, #328]	; (80021a8 <_Z10Wheel_taskPKv+0x2d4>)
 800205e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002062:	461a      	mov	r2, r3
 8002064:	4b50      	ldr	r3, [pc, #320]	; (80021a8 <_Z10Wheel_taskPKv+0x2d4>)
 8002066:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800206a:	1ad3      	subs	r3, r2, r3
 800206c:	4a49      	ldr	r2, [pc, #292]	; (8002194 <_Z10Wheel_taskPKv+0x2c0>)
 800206e:	60d3      	str	r3, [r2, #12]
		  M3_pid.I_error+=M3_pid.error;
 8002070:	4b48      	ldr	r3, [pc, #288]	; (8002194 <_Z10Wheel_taskPKv+0x2c0>)
 8002072:	691a      	ldr	r2, [r3, #16]
 8002074:	4b47      	ldr	r3, [pc, #284]	; (8002194 <_Z10Wheel_taskPKv+0x2c0>)
 8002076:	68db      	ldr	r3, [r3, #12]
 8002078:	4413      	add	r3, r2
 800207a:	4a46      	ldr	r2, [pc, #280]	; (8002194 <_Z10Wheel_taskPKv+0x2c0>)
 800207c:	6113      	str	r3, [r2, #16]
		  M3_pid.D_error=M3_pid.lastError-M3_pid.error;
 800207e:	4b45      	ldr	r3, [pc, #276]	; (8002194 <_Z10Wheel_taskPKv+0x2c0>)
 8002080:	699a      	ldr	r2, [r3, #24]
 8002082:	4b44      	ldr	r3, [pc, #272]	; (8002194 <_Z10Wheel_taskPKv+0x2c0>)
 8002084:	68db      	ldr	r3, [r3, #12]
 8002086:	1ad3      	subs	r3, r2, r3
 8002088:	4a42      	ldr	r2, [pc, #264]	; (8002194 <_Z10Wheel_taskPKv+0x2c0>)
 800208a:	6153      	str	r3, [r2, #20]
		  M3_pid.lastError=M3_pid.error;
 800208c:	4b41      	ldr	r3, [pc, #260]	; (8002194 <_Z10Wheel_taskPKv+0x2c0>)
 800208e:	68db      	ldr	r3, [r3, #12]
 8002090:	4a40      	ldr	r2, [pc, #256]	; (8002194 <_Z10Wheel_taskPKv+0x2c0>)
 8002092:	6193      	str	r3, [r2, #24]
		  M3.Out=M3_pid.KP*M3_pid.error+M3_pid.KI*M3_pid.I_error+M3_pid.KD*M3_pid.D_error;
 8002094:	4b3f      	ldr	r3, [pc, #252]	; (8002194 <_Z10Wheel_taskPKv+0x2c0>)
 8002096:	ed93 7a00 	vldr	s14, [r3]
 800209a:	4b3e      	ldr	r3, [pc, #248]	; (8002194 <_Z10Wheel_taskPKv+0x2c0>)
 800209c:	68db      	ldr	r3, [r3, #12]
 800209e:	ee07 3a90 	vmov	s15, r3
 80020a2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80020a6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80020aa:	4b3a      	ldr	r3, [pc, #232]	; (8002194 <_Z10Wheel_taskPKv+0x2c0>)
 80020ac:	edd3 6a01 	vldr	s13, [r3, #4]
 80020b0:	4b38      	ldr	r3, [pc, #224]	; (8002194 <_Z10Wheel_taskPKv+0x2c0>)
 80020b2:	691b      	ldr	r3, [r3, #16]
 80020b4:	ee07 3a90 	vmov	s15, r3
 80020b8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80020bc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80020c0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80020c4:	4b33      	ldr	r3, [pc, #204]	; (8002194 <_Z10Wheel_taskPKv+0x2c0>)
 80020c6:	edd3 6a02 	vldr	s13, [r3, #8]
 80020ca:	4b32      	ldr	r3, [pc, #200]	; (8002194 <_Z10Wheel_taskPKv+0x2c0>)
 80020cc:	695b      	ldr	r3, [r3, #20]
 80020ce:	ee07 3a90 	vmov	s15, r3
 80020d2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80020d6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80020da:	ee77 7a27 	vadd.f32	s15, s14, s15
 80020de:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80020e2:	ee17 3a90 	vmov	r3, s15
 80020e6:	b21a      	sxth	r2, r3
 80020e8:	4b2f      	ldr	r3, [pc, #188]	; (80021a8 <_Z10Wheel_taskPKv+0x2d4>)
 80020ea:	805a      	strh	r2, [r3, #2]


		  M4_pid.error=M4.setpoint-M4.en_speed;
 80020ec:	4b2f      	ldr	r3, [pc, #188]	; (80021ac <_Z10Wheel_taskPKv+0x2d8>)
 80020ee:	f9b3 3000 	ldrsh.w	r3, [r3]
 80020f2:	461a      	mov	r2, r3
 80020f4:	4b2d      	ldr	r3, [pc, #180]	; (80021ac <_Z10Wheel_taskPKv+0x2d8>)
 80020f6:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80020fa:	1ad3      	subs	r3, r2, r3
 80020fc:	4a26      	ldr	r2, [pc, #152]	; (8002198 <_Z10Wheel_taskPKv+0x2c4>)
 80020fe:	60d3      	str	r3, [r2, #12]
		  M4_pid.I_error+=M4_pid.error;
 8002100:	4b25      	ldr	r3, [pc, #148]	; (8002198 <_Z10Wheel_taskPKv+0x2c4>)
 8002102:	691a      	ldr	r2, [r3, #16]
 8002104:	4b24      	ldr	r3, [pc, #144]	; (8002198 <_Z10Wheel_taskPKv+0x2c4>)
 8002106:	68db      	ldr	r3, [r3, #12]
 8002108:	4413      	add	r3, r2
 800210a:	4a23      	ldr	r2, [pc, #140]	; (8002198 <_Z10Wheel_taskPKv+0x2c4>)
 800210c:	6113      	str	r3, [r2, #16]
		  M4_pid.D_error=M4_pid.lastError-M4_pid.error;
 800210e:	4b22      	ldr	r3, [pc, #136]	; (8002198 <_Z10Wheel_taskPKv+0x2c4>)
 8002110:	699a      	ldr	r2, [r3, #24]
 8002112:	4b21      	ldr	r3, [pc, #132]	; (8002198 <_Z10Wheel_taskPKv+0x2c4>)
 8002114:	68db      	ldr	r3, [r3, #12]
 8002116:	1ad3      	subs	r3, r2, r3
 8002118:	4a1f      	ldr	r2, [pc, #124]	; (8002198 <_Z10Wheel_taskPKv+0x2c4>)
 800211a:	6153      	str	r3, [r2, #20]
		  M4_pid.lastError=M4_pid.error;
 800211c:	4b1e      	ldr	r3, [pc, #120]	; (8002198 <_Z10Wheel_taskPKv+0x2c4>)
 800211e:	68db      	ldr	r3, [r3, #12]
 8002120:	4a1d      	ldr	r2, [pc, #116]	; (8002198 <_Z10Wheel_taskPKv+0x2c4>)
 8002122:	6193      	str	r3, [r2, #24]
		  M4.Out=M4_pid.KP*M4_pid.error+M4_pid.KI*M4_pid.I_error+M4_pid.KD*M4_pid.D_error;
 8002124:	4b1c      	ldr	r3, [pc, #112]	; (8002198 <_Z10Wheel_taskPKv+0x2c4>)
 8002126:	ed93 7a00 	vldr	s14, [r3]
 800212a:	4b1b      	ldr	r3, [pc, #108]	; (8002198 <_Z10Wheel_taskPKv+0x2c4>)
 800212c:	68db      	ldr	r3, [r3, #12]
 800212e:	ee07 3a90 	vmov	s15, r3
 8002132:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002136:	ee27 7a27 	vmul.f32	s14, s14, s15
 800213a:	4b17      	ldr	r3, [pc, #92]	; (8002198 <_Z10Wheel_taskPKv+0x2c4>)
 800213c:	edd3 6a01 	vldr	s13, [r3, #4]
 8002140:	4b15      	ldr	r3, [pc, #84]	; (8002198 <_Z10Wheel_taskPKv+0x2c4>)
 8002142:	691b      	ldr	r3, [r3, #16]
 8002144:	ee07 3a90 	vmov	s15, r3
 8002148:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800214c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002150:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002154:	4b10      	ldr	r3, [pc, #64]	; (8002198 <_Z10Wheel_taskPKv+0x2c4>)
 8002156:	edd3 6a02 	vldr	s13, [r3, #8]
 800215a:	4b0f      	ldr	r3, [pc, #60]	; (8002198 <_Z10Wheel_taskPKv+0x2c4>)
 800215c:	695b      	ldr	r3, [r3, #20]
 800215e:	ee07 3a90 	vmov	s15, r3
 8002162:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002166:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800216a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800216e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002172:	ee17 3a90 	vmov	r3, s15
 8002176:	b21a      	sxth	r2, r3
 8002178:	4b0c      	ldr	r3, [pc, #48]	; (80021ac <_Z10Wheel_taskPKv+0x2d8>)
 800217a:	805a      	strh	r2, [r3, #2]

		  can_transmit(&hcan1, FIRST_GROUP_ID, M1.Out, M2.Out, M3.Out, M4.Out);
 800217c:	4b08      	ldr	r3, [pc, #32]	; (80021a0 <_Z10Wheel_taskPKv+0x2cc>)
 800217e:	f9b3 1002 	ldrsh.w	r1, [r3, #2]
 8002182:	e015      	b.n	80021b0 <_Z10Wheel_taskPKv+0x2dc>
 8002184:	2000073c 	.word	0x2000073c
 8002188:	3a03126f 	.word	0x3a03126f
 800218c:	3c23d70a 	.word	0x3c23d70a
 8002190:	20000758 	.word	0x20000758
 8002194:	20000774 	.word	0x20000774
 8002198:	20000790 	.word	0x20000790
 800219c:	20000704 	.word	0x20000704
 80021a0:	200007c8 	.word	0x200007c8
 80021a4:	200007d0 	.word	0x200007d0
 80021a8:	200007d8 	.word	0x200007d8
 80021ac:	200007e0 	.word	0x200007e0
 80021b0:	4b0a      	ldr	r3, [pc, #40]	; (80021dc <_Z10Wheel_taskPKv+0x308>)
 80021b2:	f9b3 0002 	ldrsh.w	r0, [r3, #2]
 80021b6:	4b0a      	ldr	r3, [pc, #40]	; (80021e0 <_Z10Wheel_taskPKv+0x30c>)
 80021b8:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80021bc:	4a09      	ldr	r2, [pc, #36]	; (80021e4 <_Z10Wheel_taskPKv+0x310>)
 80021be:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 80021c2:	9201      	str	r2, [sp, #4]
 80021c4:	9300      	str	r3, [sp, #0]
 80021c6:	4603      	mov	r3, r0
 80021c8:	460a      	mov	r2, r1
 80021ca:	f44f 7100 	mov.w	r1, #512	; 0x200
 80021ce:	4806      	ldr	r0, [pc, #24]	; (80021e8 <_Z10Wheel_taskPKv+0x314>)
 80021d0:	f7ff fe16 	bl	8001e00 <_Z12can_transmitP17CAN_HandleTypeDeftssss>
 }

    osDelay(5);
 80021d4:	2005      	movs	r0, #5
 80021d6:	f009 f870 	bl	800b2ba <osDelay>
  if(vel_up==1){
 80021da:	e6a7      	b.n	8001f2c <_Z10Wheel_taskPKv+0x58>
 80021dc:	200007d0 	.word	0x200007d0
 80021e0:	200007d8 	.word	0x200007d8
 80021e4:	200007e0 	.word	0x200007e0
 80021e8:	20000310 	.word	0x20000310
 80021ec:	00000000 	.word	0x00000000

080021f0 <_Z14task2_joystickPKv>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_task2_joystick */
void task2_joystick(void const * argument)
{
 80021f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80021f4:	b0a0      	sub	sp, #128	; 0x80
 80021f6:	af02      	add	r7, sp, #8
 80021f8:	6778      	str	r0, [r7, #116]	; 0x74
  /* USER CODE BEGIN task2_joystick */

  /* Infinite loop */
  for(;;)
  {
	  spi_enable;
 80021fa:	2200      	movs	r2, #0
 80021fc:	2102      	movs	r1, #2
 80021fe:	4888      	ldr	r0, [pc, #544]	; (8002420 <_Z14task2_joystickPKv+0x230>)
 8002200:	f005 f900 	bl	8007404 <HAL_GPIO_WritePin>
	  HAL_SPI_TransmitReceive(&hspi2, HC_PS2_TX, HC_PS2_RX, 9, 10);
 8002204:	230a      	movs	r3, #10
 8002206:	9300      	str	r3, [sp, #0]
 8002208:	2309      	movs	r3, #9
 800220a:	4a86      	ldr	r2, [pc, #536]	; (8002424 <_Z14task2_joystickPKv+0x234>)
 800220c:	4986      	ldr	r1, [pc, #536]	; (8002428 <_Z14task2_joystickPKv+0x238>)
 800220e:	4887      	ldr	r0, [pc, #540]	; (800242c <_Z14task2_joystickPKv+0x23c>)
 8002210:	f005 ffb5 	bl	800817e <HAL_SPI_TransmitReceive>
	  spi_disable;
 8002214:	2201      	movs	r2, #1
 8002216:	2102      	movs	r1, #2
 8002218:	4881      	ldr	r0, [pc, #516]	; (8002420 <_Z14task2_joystickPKv+0x230>)
 800221a:	f005 f8f3 	bl	8007404 <HAL_GPIO_WritePin>
	  PS2.LY=-(HC_PS2_RX[8]-127);
 800221e:	4b81      	ldr	r3, [pc, #516]	; (8002424 <_Z14task2_joystickPKv+0x234>)
 8002220:	7a1b      	ldrb	r3, [r3, #8]
 8002222:	f1c3 027f 	rsb	r2, r3, #127	; 0x7f
 8002226:	4b82      	ldr	r3, [pc, #520]	; (8002430 <_Z14task2_joystickPKv+0x240>)
 8002228:	601a      	str	r2, [r3, #0]
	  PS2.LX=(HC_PS2_RX[7]-127);
 800222a:	4b7e      	ldr	r3, [pc, #504]	; (8002424 <_Z14task2_joystickPKv+0x234>)
 800222c:	79db      	ldrb	r3, [r3, #7]
 800222e:	f1a3 027f 	sub.w	r2, r3, #127	; 0x7f
 8002232:	4b7f      	ldr	r3, [pc, #508]	; (8002430 <_Z14task2_joystickPKv+0x240>)
 8002234:	605a      	str	r2, [r3, #4]
	  PS2.RY=HC_PS2_RX[6]-128;
 8002236:	4b7b      	ldr	r3, [pc, #492]	; (8002424 <_Z14task2_joystickPKv+0x234>)
 8002238:	799b      	ldrb	r3, [r3, #6]
 800223a:	f1a3 0280 	sub.w	r2, r3, #128	; 0x80
 800223e:	4b7c      	ldr	r3, [pc, #496]	; (8002430 <_Z14task2_joystickPKv+0x240>)
 8002240:	609a      	str	r2, [r3, #8]
	  PS2.RX=HC_PS2_RX[5]-128;
 8002242:	4b78      	ldr	r3, [pc, #480]	; (8002424 <_Z14task2_joystickPKv+0x234>)
 8002244:	795b      	ldrb	r3, [r3, #5]
 8002246:	f1a3 0280 	sub.w	r2, r3, #128	; 0x80
 800224a:	4b79      	ldr	r3, [pc, #484]	; (8002430 <_Z14task2_joystickPKv+0x240>)
 800224c:	60da      	str	r2, [r3, #12]
	  PS2.X=PS2.LX/(float)128;
 800224e:	4b78      	ldr	r3, [pc, #480]	; (8002430 <_Z14task2_joystickPKv+0x240>)
 8002250:	685b      	ldr	r3, [r3, #4]
 8002252:	ee07 3a90 	vmov	s15, r3
 8002256:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800225a:	ed9f 7a76 	vldr	s14, [pc, #472]	; 8002434 <_Z14task2_joystickPKv+0x244>
 800225e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002262:	ee16 0a90 	vmov	r0, s13
 8002266:	f7fe f93f 	bl	80004e8 <__aeabi_f2d>
 800226a:	4602      	mov	r2, r0
 800226c:	460b      	mov	r3, r1
 800226e:	4970      	ldr	r1, [pc, #448]	; (8002430 <_Z14task2_joystickPKv+0x240>)
 8002270:	e9c1 2304 	strd	r2, r3, [r1, #16]
	  PS2.Y=PS2.LY/(float)128;
 8002274:	4b6e      	ldr	r3, [pc, #440]	; (8002430 <_Z14task2_joystickPKv+0x240>)
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	ee07 3a90 	vmov	s15, r3
 800227c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002280:	ed9f 7a6c 	vldr	s14, [pc, #432]	; 8002434 <_Z14task2_joystickPKv+0x244>
 8002284:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002288:	ee16 0a90 	vmov	r0, s13
 800228c:	f7fe f92c 	bl	80004e8 <__aeabi_f2d>
 8002290:	4602      	mov	r2, r0
 8002292:	460b      	mov	r3, r1
 8002294:	4966      	ldr	r1, [pc, #408]	; (8002430 <_Z14task2_joystickPKv+0x240>)
 8002296:	e9c1 2306 	strd	r2, r3, [r1, #24]
	  speed=sqrt(PS2.X*PS2.X+PS2.Y*PS2.Y);
 800229a:	4b65      	ldr	r3, [pc, #404]	; (8002430 <_Z14task2_joystickPKv+0x240>)
 800229c:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 80022a0:	4b63      	ldr	r3, [pc, #396]	; (8002430 <_Z14task2_joystickPKv+0x240>)
 80022a2:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80022a6:	f7fe f977 	bl	8000598 <__aeabi_dmul>
 80022aa:	4602      	mov	r2, r0
 80022ac:	460b      	mov	r3, r1
 80022ae:	4614      	mov	r4, r2
 80022b0:	461d      	mov	r5, r3
 80022b2:	4b5f      	ldr	r3, [pc, #380]	; (8002430 <_Z14task2_joystickPKv+0x240>)
 80022b4:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 80022b8:	4b5d      	ldr	r3, [pc, #372]	; (8002430 <_Z14task2_joystickPKv+0x240>)
 80022ba:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 80022be:	f7fe f96b 	bl	8000598 <__aeabi_dmul>
 80022c2:	4602      	mov	r2, r0
 80022c4:	460b      	mov	r3, r1
 80022c6:	4620      	mov	r0, r4
 80022c8:	4629      	mov	r1, r5
 80022ca:	f7fd ffaf 	bl	800022c <__adddf3>
 80022ce:	4602      	mov	r2, r0
 80022d0:	460b      	mov	r3, r1
 80022d2:	ec43 2b17 	vmov	d7, r2, r3
 80022d6:	eeb0 0a47 	vmov.f32	s0, s14
 80022da:	eef0 0a67 	vmov.f32	s1, s15
 80022de:	f00a fa95 	bl	800c80c <sqrt>
 80022e2:	eeb0 7a40 	vmov.f32	s14, s0
 80022e6:	eef0 7a60 	vmov.f32	s15, s1
 80022ea:	4b53      	ldr	r3, [pc, #332]	; (8002438 <_Z14task2_joystickPKv+0x248>)
 80022ec:	ed83 7b00 	vstr	d7, [r3]
	  degree_a=atan2(PS2.Y,PS2.X);
 80022f0:	4b4f      	ldr	r3, [pc, #316]	; (8002430 <_Z14task2_joystickPKv+0x240>)
 80022f2:	ed93 7b06 	vldr	d7, [r3, #24]
 80022f6:	4b4e      	ldr	r3, [pc, #312]	; (8002430 <_Z14task2_joystickPKv+0x240>)
 80022f8:	ed93 6b04 	vldr	d6, [r3, #16]
 80022fc:	eeb0 1a46 	vmov.f32	s2, s12
 8002300:	eef0 1a66 	vmov.f32	s3, s13
 8002304:	eeb0 0a47 	vmov.f32	s0, s14
 8002308:	eef0 0a67 	vmov.f32	s1, s15
 800230c:	f00a f9b6 	bl	800c67c <atan2>
 8002310:	eeb0 7a40 	vmov.f32	s14, s0
 8002314:	eef0 7a60 	vmov.f32	s15, s1
 8002318:	4b48      	ldr	r3, [pc, #288]	; (800243c <_Z14task2_joystickPKv+0x24c>)
 800231a:	ed83 7b00 	vstr	d7, [r3]
	  ML=sin(degree_a-pi/4)*speed*MOTOR_SPEED_MAX;
 800231e:	4b47      	ldr	r3, [pc, #284]	; (800243c <_Z14task2_joystickPKv+0x24c>)
 8002320:	e9d3 4500 	ldrd	r4, r5, [r3]
 8002324:	4b46      	ldr	r3, [pc, #280]	; (8002440 <_Z14task2_joystickPKv+0x250>)
 8002326:	e9d3 0100 	ldrd	r0, r1, [r3]
 800232a:	f04f 0200 	mov.w	r2, #0
 800232e:	4b45      	ldr	r3, [pc, #276]	; (8002444 <_Z14task2_joystickPKv+0x254>)
 8002330:	f7fe fa5c 	bl	80007ec <__aeabi_ddiv>
 8002334:	4602      	mov	r2, r0
 8002336:	460b      	mov	r3, r1
 8002338:	4620      	mov	r0, r4
 800233a:	4629      	mov	r1, r5
 800233c:	f7fd ff74 	bl	8000228 <__aeabi_dsub>
 8002340:	4602      	mov	r2, r0
 8002342:	460b      	mov	r3, r1
 8002344:	ec43 2b17 	vmov	d7, r2, r3
 8002348:	eeb0 0a47 	vmov.f32	s0, s14
 800234c:	eef0 0a67 	vmov.f32	s1, s15
 8002350:	f00a fc8a 	bl	800cc68 <sin>
 8002354:	ec51 0b10 	vmov	r0, r1, d0
 8002358:	4b37      	ldr	r3, [pc, #220]	; (8002438 <_Z14task2_joystickPKv+0x248>)
 800235a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800235e:	f7fe f91b 	bl	8000598 <__aeabi_dmul>
 8002362:	4602      	mov	r2, r0
 8002364:	460b      	mov	r3, r1
 8002366:	4610      	mov	r0, r2
 8002368:	4619      	mov	r1, r3
 800236a:	f04f 0200 	mov.w	r2, #0
 800236e:	4b36      	ldr	r3, [pc, #216]	; (8002448 <_Z14task2_joystickPKv+0x258>)
 8002370:	f7fe f912 	bl	8000598 <__aeabi_dmul>
 8002374:	4602      	mov	r2, r0
 8002376:	460b      	mov	r3, r1
 8002378:	4610      	mov	r0, r2
 800237a:	4619      	mov	r1, r3
 800237c:	4b33      	ldr	r3, [pc, #204]	; (800244c <_Z14task2_joystickPKv+0x25c>)
 800237e:	e9c3 0100 	strd	r0, r1, [r3]
	  MR=cos(degree_a-pi/4)*speed*MOTOR_SPEED_MAX;
 8002382:	4b2e      	ldr	r3, [pc, #184]	; (800243c <_Z14task2_joystickPKv+0x24c>)
 8002384:	e9d3 4500 	ldrd	r4, r5, [r3]
 8002388:	4b2d      	ldr	r3, [pc, #180]	; (8002440 <_Z14task2_joystickPKv+0x250>)
 800238a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800238e:	f04f 0200 	mov.w	r2, #0
 8002392:	4b2c      	ldr	r3, [pc, #176]	; (8002444 <_Z14task2_joystickPKv+0x254>)
 8002394:	f7fe fa2a 	bl	80007ec <__aeabi_ddiv>
 8002398:	4602      	mov	r2, r0
 800239a:	460b      	mov	r3, r1
 800239c:	4620      	mov	r0, r4
 800239e:	4629      	mov	r1, r5
 80023a0:	f7fd ff42 	bl	8000228 <__aeabi_dsub>
 80023a4:	4602      	mov	r2, r0
 80023a6:	460b      	mov	r3, r1
 80023a8:	ec43 2b17 	vmov	d7, r2, r3
 80023ac:	eeb0 0a47 	vmov.f32	s0, s14
 80023b0:	eef0 0a67 	vmov.f32	s1, s15
 80023b4:	f00a fbf8 	bl	800cba8 <cos>
 80023b8:	ec51 0b10 	vmov	r0, r1, d0
 80023bc:	4b1e      	ldr	r3, [pc, #120]	; (8002438 <_Z14task2_joystickPKv+0x248>)
 80023be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023c2:	f7fe f8e9 	bl	8000598 <__aeabi_dmul>
 80023c6:	4602      	mov	r2, r0
 80023c8:	460b      	mov	r3, r1
 80023ca:	4610      	mov	r0, r2
 80023cc:	4619      	mov	r1, r3
 80023ce:	f04f 0200 	mov.w	r2, #0
 80023d2:	4b1d      	ldr	r3, [pc, #116]	; (8002448 <_Z14task2_joystickPKv+0x258>)
 80023d4:	f7fe f8e0 	bl	8000598 <__aeabi_dmul>
 80023d8:	4602      	mov	r2, r0
 80023da:	460b      	mov	r3, r1
 80023dc:	4610      	mov	r0, r2
 80023de:	4619      	mov	r1, r3
 80023e0:	4b1b      	ldr	r3, [pc, #108]	; (8002450 <_Z14task2_joystickPKv+0x260>)
 80023e2:	e9c3 0100 	strd	r0, r1, [r3]
	  if(HC_PS2_RX[4]==251){
 80023e6:	4b0f      	ldr	r3, [pc, #60]	; (8002424 <_Z14task2_joystickPKv+0x234>)
 80023e8:	791b      	ldrb	r3, [r3, #4]
 80023ea:	2bfb      	cmp	r3, #251	; 0xfb
 80023ec:	d103      	bne.n	80023f6 <_Z14task2_joystickPKv+0x206>
		  BLDC = 1;
 80023ee:	4a19      	ldr	r2, [pc, #100]	; (8002454 <_Z14task2_joystickPKv+0x264>)
 80023f0:	2301      	movs	r3, #1
 80023f2:	6013      	str	r3, [r2, #0]
 80023f4:	e03e      	b.n	8002474 <_Z14task2_joystickPKv+0x284>
	  }else if(HC_PS2_RX[4]==254){
 80023f6:	4b0b      	ldr	r3, [pc, #44]	; (8002424 <_Z14task2_joystickPKv+0x234>)
 80023f8:	791b      	ldrb	r3, [r3, #4]
 80023fa:	2bfe      	cmp	r3, #254	; 0xfe
 80023fc:	d103      	bne.n	8002406 <_Z14task2_joystickPKv+0x216>
		  BLDC = 2;
 80023fe:	4a15      	ldr	r2, [pc, #84]	; (8002454 <_Z14task2_joystickPKv+0x264>)
 8002400:	2302      	movs	r3, #2
 8002402:	6013      	str	r3, [r2, #0]
 8002404:	e036      	b.n	8002474 <_Z14task2_joystickPKv+0x284>
	  }else if(HC_PS2_RX[4]==247){
 8002406:	4b07      	ldr	r3, [pc, #28]	; (8002424 <_Z14task2_joystickPKv+0x234>)
 8002408:	791b      	ldrb	r3, [r3, #4]
 800240a:	2bf7      	cmp	r3, #247	; 0xf7
 800240c:	d128      	bne.n	8002460 <_Z14task2_joystickPKv+0x270>
		  yellow=1;
 800240e:	4a12      	ldr	r2, [pc, #72]	; (8002458 <_Z14task2_joystickPKv+0x268>)
 8002410:	2301      	movs	r3, #1
 8002412:	6013      	str	r3, [r2, #0]
		  Motor.target_pos = 1800;
 8002414:	4a11      	ldr	r2, [pc, #68]	; (800245c <_Z14task2_joystickPKv+0x26c>)
 8002416:	f44f 63e1 	mov.w	r3, #1800	; 0x708
 800241a:	6013      	str	r3, [r2, #0]
 800241c:	e02a      	b.n	8002474 <_Z14task2_joystickPKv+0x284>
 800241e:	bf00      	nop
 8002420:	40020400 	.word	0x40020400
 8002424:	2000071c 	.word	0x2000071c
 8002428:	20000008 	.word	0x20000008
 800242c:	20000338 	.word	0x20000338
 8002430:	200007f8 	.word	0x200007f8
 8002434:	43000000 	.word	0x43000000
 8002438:	200006e8 	.word	0x200006e8
 800243c:	200006f0 	.word	0x200006f0
 8002440:	20000000 	.word	0x20000000
 8002444:	40100000 	.word	0x40100000
 8002448:	40d00000 	.word	0x40d00000
 800244c:	200006d8 	.word	0x200006d8
 8002450:	200006e0 	.word	0x200006e0
 8002454:	20000718 	.word	0x20000718
 8002458:	20000710 	.word	0x20000710
 800245c:	200007e8 	.word	0x200007e8
	  }else if(HC_PS2_RX[4]==253){
 8002460:	4b9b      	ldr	r3, [pc, #620]	; (80026d0 <_Z14task2_joystickPKv+0x4e0>)
 8002462:	791b      	ldrb	r3, [r3, #4]
 8002464:	2bfd      	cmp	r3, #253	; 0xfd
 8002466:	d105      	bne.n	8002474 <_Z14task2_joystickPKv+0x284>
		  yellow=2;
 8002468:	4a9a      	ldr	r2, [pc, #616]	; (80026d4 <_Z14task2_joystickPKv+0x4e4>)
 800246a:	2302      	movs	r3, #2
 800246c:	6013      	str	r3, [r2, #0]
		  Motor.target_pos = 0;
 800246e:	4a9a      	ldr	r2, [pc, #616]	; (80026d8 <_Z14task2_joystickPKv+0x4e8>)
 8002470:	2300      	movs	r3, #0
 8002472:	6013      	str	r3, [r2, #0]
	  }
	  if((abs(PS2.LY) > 5 || abs(PS2.LX)>5 )&& abs(PS2.RX)<=5){
 8002474:	4b99      	ldr	r3, [pc, #612]	; (80026dc <_Z14task2_joystickPKv+0x4ec>)
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	2b00      	cmp	r3, #0
 800247a:	bfb8      	it	lt
 800247c:	425b      	neglt	r3, r3
 800247e:	2b05      	cmp	r3, #5
 8002480:	dc07      	bgt.n	8002492 <_Z14task2_joystickPKv+0x2a2>
 8002482:	4b96      	ldr	r3, [pc, #600]	; (80026dc <_Z14task2_joystickPKv+0x4ec>)
 8002484:	685b      	ldr	r3, [r3, #4]
 8002486:	2b00      	cmp	r3, #0
 8002488:	bfb8      	it	lt
 800248a:	425b      	neglt	r3, r3
 800248c:	2b05      	cmp	r3, #5
 800248e:	f340 81ee 	ble.w	800286e <_Z14task2_joystickPKv+0x67e>
 8002492:	4b92      	ldr	r3, [pc, #584]	; (80026dc <_Z14task2_joystickPKv+0x4ec>)
 8002494:	68db      	ldr	r3, [r3, #12]
 8002496:	2b00      	cmp	r3, #0
 8002498:	bfb8      	it	lt
 800249a:	425b      	neglt	r3, r3
 800249c:	2b05      	cmp	r3, #5
 800249e:	f300 81e6 	bgt.w	800286e <_Z14task2_joystickPKv+0x67e>
		  if(ML>12000 || MR>12000){
 80024a2:	4b8f      	ldr	r3, [pc, #572]	; (80026e0 <_Z14task2_joystickPKv+0x4f0>)
 80024a4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80024a8:	a385      	add	r3, pc, #532	; (adr r3, 80026c0 <_Z14task2_joystickPKv+0x4d0>)
 80024aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024ae:	f7fe fb03 	bl	8000ab8 <__aeabi_dcmpgt>
 80024b2:	4603      	mov	r3, r0
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d10a      	bne.n	80024ce <_Z14task2_joystickPKv+0x2de>
 80024b8:	4b8a      	ldr	r3, [pc, #552]	; (80026e4 <_Z14task2_joystickPKv+0x4f4>)
 80024ba:	e9d3 0100 	ldrd	r0, r1, [r3]
 80024be:	a380      	add	r3, pc, #512	; (adr r3, 80026c0 <_Z14task2_joystickPKv+0x4d0>)
 80024c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024c4:	f7fe faf8 	bl	8000ab8 <__aeabi_dcmpgt>
 80024c8:	4603      	mov	r3, r0
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d048      	beq.n	8002560 <_Z14task2_joystickPKv+0x370>
			  if(ML > MR){
 80024ce:	4b84      	ldr	r3, [pc, #528]	; (80026e0 <_Z14task2_joystickPKv+0x4f0>)
 80024d0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80024d4:	4b83      	ldr	r3, [pc, #524]	; (80026e4 <_Z14task2_joystickPKv+0x4f4>)
 80024d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024da:	f7fe faed 	bl	8000ab8 <__aeabi_dcmpgt>
 80024de:	4603      	mov	r3, r0
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d01e      	beq.n	8002522 <_Z14task2_joystickPKv+0x332>
				  MR=MR/ML*12000;
 80024e4:	4b7f      	ldr	r3, [pc, #508]	; (80026e4 <_Z14task2_joystickPKv+0x4f4>)
 80024e6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80024ea:	4b7d      	ldr	r3, [pc, #500]	; (80026e0 <_Z14task2_joystickPKv+0x4f0>)
 80024ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024f0:	f7fe f97c 	bl	80007ec <__aeabi_ddiv>
 80024f4:	4602      	mov	r2, r0
 80024f6:	460b      	mov	r3, r1
 80024f8:	4610      	mov	r0, r2
 80024fa:	4619      	mov	r1, r3
 80024fc:	a370      	add	r3, pc, #448	; (adr r3, 80026c0 <_Z14task2_joystickPKv+0x4d0>)
 80024fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002502:	f7fe f849 	bl	8000598 <__aeabi_dmul>
 8002506:	4602      	mov	r2, r0
 8002508:	460b      	mov	r3, r1
 800250a:	4610      	mov	r0, r2
 800250c:	4619      	mov	r1, r3
 800250e:	4b75      	ldr	r3, [pc, #468]	; (80026e4 <_Z14task2_joystickPKv+0x4f4>)
 8002510:	e9c3 0100 	strd	r0, r1, [r3]
				  ML=12000;
 8002514:	4972      	ldr	r1, [pc, #456]	; (80026e0 <_Z14task2_joystickPKv+0x4f0>)
 8002516:	a36a      	add	r3, pc, #424	; (adr r3, 80026c0 <_Z14task2_joystickPKv+0x4d0>)
 8002518:	e9d3 2300 	ldrd	r2, r3, [r3]
 800251c:	e9c1 2300 	strd	r2, r3, [r1]
			  if(ML > MR){
 8002520:	e170      	b.n	8002804 <_Z14task2_joystickPKv+0x614>

			  }
			  else{
				  ML=(ML/MR)*12000;
 8002522:	4b6f      	ldr	r3, [pc, #444]	; (80026e0 <_Z14task2_joystickPKv+0x4f0>)
 8002524:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002528:	4b6e      	ldr	r3, [pc, #440]	; (80026e4 <_Z14task2_joystickPKv+0x4f4>)
 800252a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800252e:	f7fe f95d 	bl	80007ec <__aeabi_ddiv>
 8002532:	4602      	mov	r2, r0
 8002534:	460b      	mov	r3, r1
 8002536:	4610      	mov	r0, r2
 8002538:	4619      	mov	r1, r3
 800253a:	a361      	add	r3, pc, #388	; (adr r3, 80026c0 <_Z14task2_joystickPKv+0x4d0>)
 800253c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002540:	f7fe f82a 	bl	8000598 <__aeabi_dmul>
 8002544:	4602      	mov	r2, r0
 8002546:	460b      	mov	r3, r1
 8002548:	4610      	mov	r0, r2
 800254a:	4619      	mov	r1, r3
 800254c:	4b64      	ldr	r3, [pc, #400]	; (80026e0 <_Z14task2_joystickPKv+0x4f0>)
 800254e:	e9c3 0100 	strd	r0, r1, [r3]
				  MR=12000;
 8002552:	4964      	ldr	r1, [pc, #400]	; (80026e4 <_Z14task2_joystickPKv+0x4f4>)
 8002554:	a35a      	add	r3, pc, #360	; (adr r3, 80026c0 <_Z14task2_joystickPKv+0x4d0>)
 8002556:	e9d3 2300 	ldrd	r2, r3, [r3]
 800255a:	e9c1 2300 	strd	r2, r3, [r1]
			  if(ML > MR){
 800255e:	e151      	b.n	8002804 <_Z14task2_joystickPKv+0x614>
			  }
		  }
		  else if(ML<-12000 || MR<-12000){
 8002560:	4b5f      	ldr	r3, [pc, #380]	; (80026e0 <_Z14task2_joystickPKv+0x4f0>)
 8002562:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002566:	a358      	add	r3, pc, #352	; (adr r3, 80026c8 <_Z14task2_joystickPKv+0x4d8>)
 8002568:	e9d3 2300 	ldrd	r2, r3, [r3]
 800256c:	f7fe fa86 	bl	8000a7c <__aeabi_dcmplt>
 8002570:	4603      	mov	r3, r0
 8002572:	2b00      	cmp	r3, #0
 8002574:	d10a      	bne.n	800258c <_Z14task2_joystickPKv+0x39c>
 8002576:	4b5b      	ldr	r3, [pc, #364]	; (80026e4 <_Z14task2_joystickPKv+0x4f4>)
 8002578:	e9d3 0100 	ldrd	r0, r1, [r3]
 800257c:	a352      	add	r3, pc, #328	; (adr r3, 80026c8 <_Z14task2_joystickPKv+0x4d8>)
 800257e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002582:	f7fe fa7b 	bl	8000a7c <__aeabi_dcmplt>
 8002586:	4603      	mov	r3, r0
 8002588:	2b00      	cmp	r3, #0
 800258a:	d054      	beq.n	8002636 <_Z14task2_joystickPKv+0x446>
			  if(ML < MR){
 800258c:	4b54      	ldr	r3, [pc, #336]	; (80026e0 <_Z14task2_joystickPKv+0x4f0>)
 800258e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002592:	4b54      	ldr	r3, [pc, #336]	; (80026e4 <_Z14task2_joystickPKv+0x4f4>)
 8002594:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002598:	f7fe fa70 	bl	8000a7c <__aeabi_dcmplt>
 800259c:	4603      	mov	r3, r0
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d024      	beq.n	80025ec <_Z14task2_joystickPKv+0x3fc>
				  MR=-MR/ML*12000;
 80025a2:	4b50      	ldr	r3, [pc, #320]	; (80026e4 <_Z14task2_joystickPKv+0x4f4>)
 80025a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025a8:	66ba      	str	r2, [r7, #104]	; 0x68
 80025aa:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80025ae:	66fb      	str	r3, [r7, #108]	; 0x6c
 80025b0:	4b4b      	ldr	r3, [pc, #300]	; (80026e0 <_Z14task2_joystickPKv+0x4f0>)
 80025b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025b6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80025ba:	f7fe f917 	bl	80007ec <__aeabi_ddiv>
 80025be:	4602      	mov	r2, r0
 80025c0:	460b      	mov	r3, r1
 80025c2:	4610      	mov	r0, r2
 80025c4:	4619      	mov	r1, r3
 80025c6:	a33e      	add	r3, pc, #248	; (adr r3, 80026c0 <_Z14task2_joystickPKv+0x4d0>)
 80025c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025cc:	f7fd ffe4 	bl	8000598 <__aeabi_dmul>
 80025d0:	4602      	mov	r2, r0
 80025d2:	460b      	mov	r3, r1
 80025d4:	4610      	mov	r0, r2
 80025d6:	4619      	mov	r1, r3
 80025d8:	4b42      	ldr	r3, [pc, #264]	; (80026e4 <_Z14task2_joystickPKv+0x4f4>)
 80025da:	e9c3 0100 	strd	r0, r1, [r3]
				  ML=-12000;
 80025de:	4940      	ldr	r1, [pc, #256]	; (80026e0 <_Z14task2_joystickPKv+0x4f0>)
 80025e0:	a339      	add	r3, pc, #228	; (adr r3, 80026c8 <_Z14task2_joystickPKv+0x4d8>)
 80025e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025e6:	e9c1 2300 	strd	r2, r3, [r1]
			  if(ML < MR){
 80025ea:	e10b      	b.n	8002804 <_Z14task2_joystickPKv+0x614>

			  }
			  else{
				  ML=-ML/MR*12000;
 80025ec:	4b3c      	ldr	r3, [pc, #240]	; (80026e0 <_Z14task2_joystickPKv+0x4f0>)
 80025ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025f2:	663a      	str	r2, [r7, #96]	; 0x60
 80025f4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80025f8:	667b      	str	r3, [r7, #100]	; 0x64
 80025fa:	4b3a      	ldr	r3, [pc, #232]	; (80026e4 <_Z14task2_joystickPKv+0x4f4>)
 80025fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002600:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8002604:	f7fe f8f2 	bl	80007ec <__aeabi_ddiv>
 8002608:	4602      	mov	r2, r0
 800260a:	460b      	mov	r3, r1
 800260c:	4610      	mov	r0, r2
 800260e:	4619      	mov	r1, r3
 8002610:	a32b      	add	r3, pc, #172	; (adr r3, 80026c0 <_Z14task2_joystickPKv+0x4d0>)
 8002612:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002616:	f7fd ffbf 	bl	8000598 <__aeabi_dmul>
 800261a:	4602      	mov	r2, r0
 800261c:	460b      	mov	r3, r1
 800261e:	4610      	mov	r0, r2
 8002620:	4619      	mov	r1, r3
 8002622:	4b2f      	ldr	r3, [pc, #188]	; (80026e0 <_Z14task2_joystickPKv+0x4f0>)
 8002624:	e9c3 0100 	strd	r0, r1, [r3]
				  MR=-12000;
 8002628:	492e      	ldr	r1, [pc, #184]	; (80026e4 <_Z14task2_joystickPKv+0x4f4>)
 800262a:	a327      	add	r3, pc, #156	; (adr r3, 80026c8 <_Z14task2_joystickPKv+0x4d8>)
 800262c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002630:	e9c1 2300 	strd	r2, r3, [r1]
			  if(ML < MR){
 8002634:	e0e6      	b.n	8002804 <_Z14task2_joystickPKv+0x614>
			  }
		  }
		  else if(ML>12000 || MR<-12000){
 8002636:	4b2a      	ldr	r3, [pc, #168]	; (80026e0 <_Z14task2_joystickPKv+0x4f0>)
 8002638:	e9d3 0100 	ldrd	r0, r1, [r3]
 800263c:	a320      	add	r3, pc, #128	; (adr r3, 80026c0 <_Z14task2_joystickPKv+0x4d0>)
 800263e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002642:	f7fe fa39 	bl	8000ab8 <__aeabi_dcmpgt>
 8002646:	4603      	mov	r3, r0
 8002648:	2b00      	cmp	r3, #0
 800264a:	d10a      	bne.n	8002662 <_Z14task2_joystickPKv+0x472>
 800264c:	4b25      	ldr	r3, [pc, #148]	; (80026e4 <_Z14task2_joystickPKv+0x4f4>)
 800264e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002652:	a31d      	add	r3, pc, #116	; (adr r3, 80026c8 <_Z14task2_joystickPKv+0x4d8>)
 8002654:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002658:	f7fe fa10 	bl	8000a7c <__aeabi_dcmplt>
 800265c:	4603      	mov	r3, r0
 800265e:	2b00      	cmp	r3, #0
 8002660:	d067      	beq.n	8002732 <_Z14task2_joystickPKv+0x542>
			  if(ML > -MR){
 8002662:	4b20      	ldr	r3, [pc, #128]	; (80026e4 <_Z14task2_joystickPKv+0x4f4>)
 8002664:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002668:	4690      	mov	r8, r2
 800266a:	f083 4900 	eor.w	r9, r3, #2147483648	; 0x80000000
 800266e:	4b1c      	ldr	r3, [pc, #112]	; (80026e0 <_Z14task2_joystickPKv+0x4f0>)
 8002670:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002674:	4640      	mov	r0, r8
 8002676:	4649      	mov	r1, r9
 8002678:	f7fe fa00 	bl	8000a7c <__aeabi_dcmplt>
 800267c:	4603      	mov	r3, r0
 800267e:	2b00      	cmp	r3, #0
 8002680:	d032      	beq.n	80026e8 <_Z14task2_joystickPKv+0x4f8>
				  MR=MR/ML*12000;
 8002682:	4b18      	ldr	r3, [pc, #96]	; (80026e4 <_Z14task2_joystickPKv+0x4f4>)
 8002684:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002688:	4b15      	ldr	r3, [pc, #84]	; (80026e0 <_Z14task2_joystickPKv+0x4f0>)
 800268a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800268e:	f7fe f8ad 	bl	80007ec <__aeabi_ddiv>
 8002692:	4602      	mov	r2, r0
 8002694:	460b      	mov	r3, r1
 8002696:	4610      	mov	r0, r2
 8002698:	4619      	mov	r1, r3
 800269a:	a309      	add	r3, pc, #36	; (adr r3, 80026c0 <_Z14task2_joystickPKv+0x4d0>)
 800269c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026a0:	f7fd ff7a 	bl	8000598 <__aeabi_dmul>
 80026a4:	4602      	mov	r2, r0
 80026a6:	460b      	mov	r3, r1
 80026a8:	4610      	mov	r0, r2
 80026aa:	4619      	mov	r1, r3
 80026ac:	4b0d      	ldr	r3, [pc, #52]	; (80026e4 <_Z14task2_joystickPKv+0x4f4>)
 80026ae:	e9c3 0100 	strd	r0, r1, [r3]
				  ML=12000;
 80026b2:	490b      	ldr	r1, [pc, #44]	; (80026e0 <_Z14task2_joystickPKv+0x4f0>)
 80026b4:	a302      	add	r3, pc, #8	; (adr r3, 80026c0 <_Z14task2_joystickPKv+0x4d0>)
 80026b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026ba:	e9c1 2300 	strd	r2, r3, [r1]
			  if(ML > -MR){
 80026be:	e0a1      	b.n	8002804 <_Z14task2_joystickPKv+0x614>
 80026c0:	00000000 	.word	0x00000000
 80026c4:	40c77000 	.word	0x40c77000
 80026c8:	00000000 	.word	0x00000000
 80026cc:	c0c77000 	.word	0xc0c77000
 80026d0:	2000071c 	.word	0x2000071c
 80026d4:	20000710 	.word	0x20000710
 80026d8:	200007e8 	.word	0x200007e8
 80026dc:	200007f8 	.word	0x200007f8
 80026e0:	200006d8 	.word	0x200006d8
 80026e4:	200006e0 	.word	0x200006e0

			  }
			  else{
				  ML=-ML/MR*12000;
 80026e8:	4b91      	ldr	r3, [pc, #580]	; (8002930 <_Z14task2_joystickPKv+0x740>)
 80026ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026ee:	65ba      	str	r2, [r7, #88]	; 0x58
 80026f0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80026f4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80026f6:	4b8f      	ldr	r3, [pc, #572]	; (8002934 <_Z14task2_joystickPKv+0x744>)
 80026f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026fc:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8002700:	f7fe f874 	bl	80007ec <__aeabi_ddiv>
 8002704:	4602      	mov	r2, r0
 8002706:	460b      	mov	r3, r1
 8002708:	4610      	mov	r0, r2
 800270a:	4619      	mov	r1, r3
 800270c:	a384      	add	r3, pc, #528	; (adr r3, 8002920 <_Z14task2_joystickPKv+0x730>)
 800270e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002712:	f7fd ff41 	bl	8000598 <__aeabi_dmul>
 8002716:	4602      	mov	r2, r0
 8002718:	460b      	mov	r3, r1
 800271a:	4610      	mov	r0, r2
 800271c:	4619      	mov	r1, r3
 800271e:	4b84      	ldr	r3, [pc, #528]	; (8002930 <_Z14task2_joystickPKv+0x740>)
 8002720:	e9c3 0100 	strd	r0, r1, [r3]
				  MR=-12000;
 8002724:	4983      	ldr	r1, [pc, #524]	; (8002934 <_Z14task2_joystickPKv+0x744>)
 8002726:	a380      	add	r3, pc, #512	; (adr r3, 8002928 <_Z14task2_joystickPKv+0x738>)
 8002728:	e9d3 2300 	ldrd	r2, r3, [r3]
 800272c:	e9c1 2300 	strd	r2, r3, [r1]
			  if(ML > -MR){
 8002730:	e068      	b.n	8002804 <_Z14task2_joystickPKv+0x614>
			  }
		  }
		  else if(MR>12000 || ML<-12000){
 8002732:	4b80      	ldr	r3, [pc, #512]	; (8002934 <_Z14task2_joystickPKv+0x744>)
 8002734:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002738:	a379      	add	r3, pc, #484	; (adr r3, 8002920 <_Z14task2_joystickPKv+0x730>)
 800273a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800273e:	f7fe f9bb 	bl	8000ab8 <__aeabi_dcmpgt>
 8002742:	4603      	mov	r3, r0
 8002744:	2b00      	cmp	r3, #0
 8002746:	d10a      	bne.n	800275e <_Z14task2_joystickPKv+0x56e>
 8002748:	4b79      	ldr	r3, [pc, #484]	; (8002930 <_Z14task2_joystickPKv+0x740>)
 800274a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800274e:	a376      	add	r3, pc, #472	; (adr r3, 8002928 <_Z14task2_joystickPKv+0x738>)
 8002750:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002754:	f7fe f992 	bl	8000a7c <__aeabi_dcmplt>
 8002758:	4603      	mov	r3, r0
 800275a:	2b00      	cmp	r3, #0
 800275c:	d052      	beq.n	8002804 <_Z14task2_joystickPKv+0x614>
			  if(MR > -ML){
 800275e:	4b74      	ldr	r3, [pc, #464]	; (8002930 <_Z14task2_joystickPKv+0x740>)
 8002760:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002764:	4692      	mov	sl, r2
 8002766:	f083 4b00 	eor.w	fp, r3, #2147483648	; 0x80000000
 800276a:	4b72      	ldr	r3, [pc, #456]	; (8002934 <_Z14task2_joystickPKv+0x744>)
 800276c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002770:	4650      	mov	r0, sl
 8002772:	4659      	mov	r1, fp
 8002774:	f7fe f982 	bl	8000a7c <__aeabi_dcmplt>
 8002778:	4603      	mov	r3, r0
 800277a:	2b00      	cmp	r3, #0
 800277c:	d01e      	beq.n	80027bc <_Z14task2_joystickPKv+0x5cc>
				  ML=ML/MR*12000;
 800277e:	4b6c      	ldr	r3, [pc, #432]	; (8002930 <_Z14task2_joystickPKv+0x740>)
 8002780:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002784:	4b6b      	ldr	r3, [pc, #428]	; (8002934 <_Z14task2_joystickPKv+0x744>)
 8002786:	e9d3 2300 	ldrd	r2, r3, [r3]
 800278a:	f7fe f82f 	bl	80007ec <__aeabi_ddiv>
 800278e:	4602      	mov	r2, r0
 8002790:	460b      	mov	r3, r1
 8002792:	4610      	mov	r0, r2
 8002794:	4619      	mov	r1, r3
 8002796:	a362      	add	r3, pc, #392	; (adr r3, 8002920 <_Z14task2_joystickPKv+0x730>)
 8002798:	e9d3 2300 	ldrd	r2, r3, [r3]
 800279c:	f7fd fefc 	bl	8000598 <__aeabi_dmul>
 80027a0:	4602      	mov	r2, r0
 80027a2:	460b      	mov	r3, r1
 80027a4:	4610      	mov	r0, r2
 80027a6:	4619      	mov	r1, r3
 80027a8:	4b61      	ldr	r3, [pc, #388]	; (8002930 <_Z14task2_joystickPKv+0x740>)
 80027aa:	e9c3 0100 	strd	r0, r1, [r3]
				  MR=12000;
 80027ae:	4961      	ldr	r1, [pc, #388]	; (8002934 <_Z14task2_joystickPKv+0x744>)
 80027b0:	a35b      	add	r3, pc, #364	; (adr r3, 8002920 <_Z14task2_joystickPKv+0x730>)
 80027b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027b6:	e9c1 2300 	strd	r2, r3, [r1]
 80027ba:	e023      	b.n	8002804 <_Z14task2_joystickPKv+0x614>

			  }
			  else{
				  MR=-MR/ML*12000;
 80027bc:	4b5d      	ldr	r3, [pc, #372]	; (8002934 <_Z14task2_joystickPKv+0x744>)
 80027be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027c2:	653a      	str	r2, [r7, #80]	; 0x50
 80027c4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80027c8:	657b      	str	r3, [r7, #84]	; 0x54
 80027ca:	4b59      	ldr	r3, [pc, #356]	; (8002930 <_Z14task2_joystickPKv+0x740>)
 80027cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027d0:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80027d4:	f7fe f80a 	bl	80007ec <__aeabi_ddiv>
 80027d8:	4602      	mov	r2, r0
 80027da:	460b      	mov	r3, r1
 80027dc:	4610      	mov	r0, r2
 80027de:	4619      	mov	r1, r3
 80027e0:	a34f      	add	r3, pc, #316	; (adr r3, 8002920 <_Z14task2_joystickPKv+0x730>)
 80027e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027e6:	f7fd fed7 	bl	8000598 <__aeabi_dmul>
 80027ea:	4602      	mov	r2, r0
 80027ec:	460b      	mov	r3, r1
 80027ee:	4610      	mov	r0, r2
 80027f0:	4619      	mov	r1, r3
 80027f2:	4b50      	ldr	r3, [pc, #320]	; (8002934 <_Z14task2_joystickPKv+0x744>)
 80027f4:	e9c3 0100 	strd	r0, r1, [r3]
				  ML=-12000;
 80027f8:	494d      	ldr	r1, [pc, #308]	; (8002930 <_Z14task2_joystickPKv+0x740>)
 80027fa:	a34b      	add	r3, pc, #300	; (adr r3, 8002928 <_Z14task2_joystickPKv+0x738>)
 80027fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002800:	e9c1 2300 	strd	r2, r3, [r1]
			  }
		  }
		  M1.setpoint=-MR;
 8002804:	4b4b      	ldr	r3, [pc, #300]	; (8002934 <_Z14task2_joystickPKv+0x744>)
 8002806:	e9d3 2300 	ldrd	r2, r3, [r3]
 800280a:	64ba      	str	r2, [r7, #72]	; 0x48
 800280c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8002810:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002812:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8002816:	f7fe f96f 	bl	8000af8 <__aeabi_d2iz>
 800281a:	4603      	mov	r3, r0
 800281c:	b21b      	sxth	r3, r3
 800281e:	4a46      	ldr	r2, [pc, #280]	; (8002938 <_Z14task2_joystickPKv+0x748>)
 8002820:	8013      	strh	r3, [r2, #0]
		  M2.setpoint=ML;
 8002822:	4b43      	ldr	r3, [pc, #268]	; (8002930 <_Z14task2_joystickPKv+0x740>)
 8002824:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002828:	4610      	mov	r0, r2
 800282a:	4619      	mov	r1, r3
 800282c:	f7fe f964 	bl	8000af8 <__aeabi_d2iz>
 8002830:	4603      	mov	r3, r0
 8002832:	b21b      	sxth	r3, r3
 8002834:	4a41      	ldr	r2, [pc, #260]	; (800293c <_Z14task2_joystickPKv+0x74c>)
 8002836:	8013      	strh	r3, [r2, #0]
		  M4.setpoint=-ML;
 8002838:	4b3d      	ldr	r3, [pc, #244]	; (8002930 <_Z14task2_joystickPKv+0x740>)
 800283a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800283e:	643a      	str	r2, [r7, #64]	; 0x40
 8002840:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8002844:	647b      	str	r3, [r7, #68]	; 0x44
 8002846:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800284a:	f7fe f955 	bl	8000af8 <__aeabi_d2iz>
 800284e:	4603      	mov	r3, r0
 8002850:	b21b      	sxth	r3, r3
 8002852:	4a3b      	ldr	r2, [pc, #236]	; (8002940 <_Z14task2_joystickPKv+0x750>)
 8002854:	8013      	strh	r3, [r2, #0]
		  M3.setpoint=MR;
 8002856:	4b37      	ldr	r3, [pc, #220]	; (8002934 <_Z14task2_joystickPKv+0x744>)
 8002858:	e9d3 2300 	ldrd	r2, r3, [r3]
 800285c:	4610      	mov	r0, r2
 800285e:	4619      	mov	r1, r3
 8002860:	f7fe f94a 	bl	8000af8 <__aeabi_d2iz>
 8002864:	4603      	mov	r3, r0
 8002866:	b21b      	sxth	r3, r3
 8002868:	4a36      	ldr	r2, [pc, #216]	; (8002944 <_Z14task2_joystickPKv+0x754>)
 800286a:	8013      	strh	r3, [r2, #0]
 800286c:	e3a5      	b.n	8002fba <_Z14task2_joystickPKv+0xdca>
	  }
	  else if(abs(PS2.LY)<=5 && abs(PS2.LX)<=5 && abs(PS2.RX)>5){
 800286e:	4b36      	ldr	r3, [pc, #216]	; (8002948 <_Z14task2_joystickPKv+0x758>)
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	2b00      	cmp	r3, #0
 8002874:	bfb8      	it	lt
 8002876:	425b      	neglt	r3, r3
 8002878:	2b05      	cmp	r3, #5
 800287a:	dc69      	bgt.n	8002950 <_Z14task2_joystickPKv+0x760>
 800287c:	4b32      	ldr	r3, [pc, #200]	; (8002948 <_Z14task2_joystickPKv+0x758>)
 800287e:	685b      	ldr	r3, [r3, #4]
 8002880:	2b00      	cmp	r3, #0
 8002882:	bfb8      	it	lt
 8002884:	425b      	neglt	r3, r3
 8002886:	2b05      	cmp	r3, #5
 8002888:	dc62      	bgt.n	8002950 <_Z14task2_joystickPKv+0x760>
 800288a:	4b2f      	ldr	r3, [pc, #188]	; (8002948 <_Z14task2_joystickPKv+0x758>)
 800288c:	68db      	ldr	r3, [r3, #12]
 800288e:	2b00      	cmp	r3, #0
 8002890:	bfb8      	it	lt
 8002892:	425b      	neglt	r3, r3
 8002894:	2b05      	cmp	r3, #5
 8002896:	dd5b      	ble.n	8002950 <_Z14task2_joystickPKv+0x760>
		  M1.setpoint=-MOTOR_SPEED_MAX*PS2.RX/500;
 8002898:	4b2b      	ldr	r3, [pc, #172]	; (8002948 <_Z14task2_joystickPKv+0x758>)
 800289a:	68da      	ldr	r2, [r3, #12]
 800289c:	4613      	mov	r3, r2
 800289e:	049b      	lsls	r3, r3, #18
 80028a0:	1a9b      	subs	r3, r3, r2
 80028a2:	039b      	lsls	r3, r3, #14
 80028a4:	4619      	mov	r1, r3
 80028a6:	4b29      	ldr	r3, [pc, #164]	; (800294c <_Z14task2_joystickPKv+0x75c>)
 80028a8:	fb83 2301 	smull	r2, r3, r3, r1
 80028ac:	115a      	asrs	r2, r3, #5
 80028ae:	17cb      	asrs	r3, r1, #31
 80028b0:	1ad3      	subs	r3, r2, r3
 80028b2:	b21b      	sxth	r3, r3
 80028b4:	4a20      	ldr	r2, [pc, #128]	; (8002938 <_Z14task2_joystickPKv+0x748>)
 80028b6:	8013      	strh	r3, [r2, #0]
		  M2.setpoint=-MOTOR_SPEED_MAX*PS2.RX/500;
 80028b8:	4b23      	ldr	r3, [pc, #140]	; (8002948 <_Z14task2_joystickPKv+0x758>)
 80028ba:	68da      	ldr	r2, [r3, #12]
 80028bc:	4613      	mov	r3, r2
 80028be:	049b      	lsls	r3, r3, #18
 80028c0:	1a9b      	subs	r3, r3, r2
 80028c2:	039b      	lsls	r3, r3, #14
 80028c4:	4619      	mov	r1, r3
 80028c6:	4b21      	ldr	r3, [pc, #132]	; (800294c <_Z14task2_joystickPKv+0x75c>)
 80028c8:	fb83 2301 	smull	r2, r3, r3, r1
 80028cc:	115a      	asrs	r2, r3, #5
 80028ce:	17cb      	asrs	r3, r1, #31
 80028d0:	1ad3      	subs	r3, r2, r3
 80028d2:	b21b      	sxth	r3, r3
 80028d4:	4a19      	ldr	r2, [pc, #100]	; (800293c <_Z14task2_joystickPKv+0x74c>)
 80028d6:	8013      	strh	r3, [r2, #0]
		  M3.setpoint=-MOTOR_SPEED_MAX*PS2.RX/500;
 80028d8:	4b1b      	ldr	r3, [pc, #108]	; (8002948 <_Z14task2_joystickPKv+0x758>)
 80028da:	68da      	ldr	r2, [r3, #12]
 80028dc:	4613      	mov	r3, r2
 80028de:	049b      	lsls	r3, r3, #18
 80028e0:	1a9b      	subs	r3, r3, r2
 80028e2:	039b      	lsls	r3, r3, #14
 80028e4:	4619      	mov	r1, r3
 80028e6:	4b19      	ldr	r3, [pc, #100]	; (800294c <_Z14task2_joystickPKv+0x75c>)
 80028e8:	fb83 2301 	smull	r2, r3, r3, r1
 80028ec:	115a      	asrs	r2, r3, #5
 80028ee:	17cb      	asrs	r3, r1, #31
 80028f0:	1ad3      	subs	r3, r2, r3
 80028f2:	b21b      	sxth	r3, r3
 80028f4:	4a13      	ldr	r2, [pc, #76]	; (8002944 <_Z14task2_joystickPKv+0x754>)
 80028f6:	8013      	strh	r3, [r2, #0]
		  M4.setpoint=-MOTOR_SPEED_MAX*PS2.RX/500;
 80028f8:	4b13      	ldr	r3, [pc, #76]	; (8002948 <_Z14task2_joystickPKv+0x758>)
 80028fa:	68da      	ldr	r2, [r3, #12]
 80028fc:	4613      	mov	r3, r2
 80028fe:	049b      	lsls	r3, r3, #18
 8002900:	1a9b      	subs	r3, r3, r2
 8002902:	039b      	lsls	r3, r3, #14
 8002904:	4619      	mov	r1, r3
 8002906:	4b11      	ldr	r3, [pc, #68]	; (800294c <_Z14task2_joystickPKv+0x75c>)
 8002908:	fb83 2301 	smull	r2, r3, r3, r1
 800290c:	115a      	asrs	r2, r3, #5
 800290e:	17cb      	asrs	r3, r1, #31
 8002910:	1ad3      	subs	r3, r2, r3
 8002912:	b21b      	sxth	r3, r3
 8002914:	4a0a      	ldr	r2, [pc, #40]	; (8002940 <_Z14task2_joystickPKv+0x750>)
 8002916:	8013      	strh	r3, [r2, #0]
 8002918:	e34f      	b.n	8002fba <_Z14task2_joystickPKv+0xdca>
 800291a:	bf00      	nop
 800291c:	f3af 8000 	nop.w
 8002920:	00000000 	.word	0x00000000
 8002924:	40c77000 	.word	0x40c77000
 8002928:	00000000 	.word	0x00000000
 800292c:	c0c77000 	.word	0xc0c77000
 8002930:	200006d8 	.word	0x200006d8
 8002934:	200006e0 	.word	0x200006e0
 8002938:	200007c8 	.word	0x200007c8
 800293c:	200007d0 	.word	0x200007d0
 8002940:	200007e0 	.word	0x200007e0
 8002944:	200007d8 	.word	0x200007d8
 8002948:	200007f8 	.word	0x200007f8
 800294c:	10624dd3 	.word	0x10624dd3
	  }
	  else if((abs(PS2.LY)>5 || abs(PS2.LX)>5) && abs(PS2.RX)>5){
 8002950:	4ba3      	ldr	r3, [pc, #652]	; (8002be0 <_Z14task2_joystickPKv+0x9f0>)
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	2b00      	cmp	r3, #0
 8002956:	bfb8      	it	lt
 8002958:	425b      	neglt	r3, r3
 800295a:	2b05      	cmp	r3, #5
 800295c:	dc07      	bgt.n	800296e <_Z14task2_joystickPKv+0x77e>
 800295e:	4ba0      	ldr	r3, [pc, #640]	; (8002be0 <_Z14task2_joystickPKv+0x9f0>)
 8002960:	685b      	ldr	r3, [r3, #4]
 8002962:	2b00      	cmp	r3, #0
 8002964:	bfb8      	it	lt
 8002966:	425b      	neglt	r3, r3
 8002968:	2b05      	cmp	r3, #5
 800296a:	f340 831a 	ble.w	8002fa2 <_Z14task2_joystickPKv+0xdb2>
 800296e:	4b9c      	ldr	r3, [pc, #624]	; (8002be0 <_Z14task2_joystickPKv+0x9f0>)
 8002970:	68db      	ldr	r3, [r3, #12]
 8002972:	2b00      	cmp	r3, #0
 8002974:	bfb8      	it	lt
 8002976:	425b      	neglt	r3, r3
 8002978:	2b05      	cmp	r3, #5
 800297a:	f340 8312 	ble.w	8002fa2 <_Z14task2_joystickPKv+0xdb2>
		  PS2.X=PS2.LX/(float)128;
 800297e:	4b98      	ldr	r3, [pc, #608]	; (8002be0 <_Z14task2_joystickPKv+0x9f0>)
 8002980:	685b      	ldr	r3, [r3, #4]
 8002982:	ee07 3a90 	vmov	s15, r3
 8002986:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800298a:	ed9f 7a96 	vldr	s14, [pc, #600]	; 8002be4 <_Z14task2_joystickPKv+0x9f4>
 800298e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002992:	ee16 0a90 	vmov	r0, s13
 8002996:	f7fd fda7 	bl	80004e8 <__aeabi_f2d>
 800299a:	4602      	mov	r2, r0
 800299c:	460b      	mov	r3, r1
 800299e:	4990      	ldr	r1, [pc, #576]	; (8002be0 <_Z14task2_joystickPKv+0x9f0>)
 80029a0:	e9c1 2304 	strd	r2, r3, [r1, #16]
		  PS2.Y=PS2.LY/(float)128;
 80029a4:	4b8e      	ldr	r3, [pc, #568]	; (8002be0 <_Z14task2_joystickPKv+0x9f0>)
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	ee07 3a90 	vmov	s15, r3
 80029ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80029b0:	ed9f 7a8c 	vldr	s14, [pc, #560]	; 8002be4 <_Z14task2_joystickPKv+0x9f4>
 80029b4:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80029b8:	ee16 0a90 	vmov	r0, s13
 80029bc:	f7fd fd94 	bl	80004e8 <__aeabi_f2d>
 80029c0:	4602      	mov	r2, r0
 80029c2:	460b      	mov	r3, r1
 80029c4:	4986      	ldr	r1, [pc, #536]	; (8002be0 <_Z14task2_joystickPKv+0x9f0>)
 80029c6:	e9c1 2306 	strd	r2, r3, [r1, #24]
		  speed=sqrt(PS2.X*PS2.X+PS2.Y*PS2.Y);
 80029ca:	4b85      	ldr	r3, [pc, #532]	; (8002be0 <_Z14task2_joystickPKv+0x9f0>)
 80029cc:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 80029d0:	4b83      	ldr	r3, [pc, #524]	; (8002be0 <_Z14task2_joystickPKv+0x9f0>)
 80029d2:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80029d6:	f7fd fddf 	bl	8000598 <__aeabi_dmul>
 80029da:	4602      	mov	r2, r0
 80029dc:	460b      	mov	r3, r1
 80029de:	4614      	mov	r4, r2
 80029e0:	461d      	mov	r5, r3
 80029e2:	4b7f      	ldr	r3, [pc, #508]	; (8002be0 <_Z14task2_joystickPKv+0x9f0>)
 80029e4:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 80029e8:	4b7d      	ldr	r3, [pc, #500]	; (8002be0 <_Z14task2_joystickPKv+0x9f0>)
 80029ea:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 80029ee:	f7fd fdd3 	bl	8000598 <__aeabi_dmul>
 80029f2:	4602      	mov	r2, r0
 80029f4:	460b      	mov	r3, r1
 80029f6:	4620      	mov	r0, r4
 80029f8:	4629      	mov	r1, r5
 80029fa:	f7fd fc17 	bl	800022c <__adddf3>
 80029fe:	4602      	mov	r2, r0
 8002a00:	460b      	mov	r3, r1
 8002a02:	ec43 2b17 	vmov	d7, r2, r3
 8002a06:	eeb0 0a47 	vmov.f32	s0, s14
 8002a0a:	eef0 0a67 	vmov.f32	s1, s15
 8002a0e:	f009 fefd 	bl	800c80c <sqrt>
 8002a12:	eeb0 7a40 	vmov.f32	s14, s0
 8002a16:	eef0 7a60 	vmov.f32	s15, s1
 8002a1a:	4b73      	ldr	r3, [pc, #460]	; (8002be8 <_Z14task2_joystickPKv+0x9f8>)
 8002a1c:	ed83 7b00 	vstr	d7, [r3]
//				  speed=1;
//			  }
//			  if(speed<=-1){
//				  speed=-1;
//			  }
		  degree_a=atan2(PS2.Y,PS2.X);
 8002a20:	4b6f      	ldr	r3, [pc, #444]	; (8002be0 <_Z14task2_joystickPKv+0x9f0>)
 8002a22:	ed93 7b06 	vldr	d7, [r3, #24]
 8002a26:	4b6e      	ldr	r3, [pc, #440]	; (8002be0 <_Z14task2_joystickPKv+0x9f0>)
 8002a28:	ed93 6b04 	vldr	d6, [r3, #16]
 8002a2c:	eeb0 1a46 	vmov.f32	s2, s12
 8002a30:	eef0 1a66 	vmov.f32	s3, s13
 8002a34:	eeb0 0a47 	vmov.f32	s0, s14
 8002a38:	eef0 0a67 	vmov.f32	s1, s15
 8002a3c:	f009 fe1e 	bl	800c67c <atan2>
 8002a40:	eeb0 7a40 	vmov.f32	s14, s0
 8002a44:	eef0 7a60 	vmov.f32	s15, s1
 8002a48:	4b68      	ldr	r3, [pc, #416]	; (8002bec <_Z14task2_joystickPKv+0x9fc>)
 8002a4a:	ed83 7b00 	vstr	d7, [r3]
		  ML=sin(degree_a-pi/4)*speed*MOTOR_SPEED_MAX;
 8002a4e:	4b67      	ldr	r3, [pc, #412]	; (8002bec <_Z14task2_joystickPKv+0x9fc>)
 8002a50:	e9d3 4500 	ldrd	r4, r5, [r3]
 8002a54:	4b66      	ldr	r3, [pc, #408]	; (8002bf0 <_Z14task2_joystickPKv+0xa00>)
 8002a56:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002a5a:	f04f 0200 	mov.w	r2, #0
 8002a5e:	4b65      	ldr	r3, [pc, #404]	; (8002bf4 <_Z14task2_joystickPKv+0xa04>)
 8002a60:	f7fd fec4 	bl	80007ec <__aeabi_ddiv>
 8002a64:	4602      	mov	r2, r0
 8002a66:	460b      	mov	r3, r1
 8002a68:	4620      	mov	r0, r4
 8002a6a:	4629      	mov	r1, r5
 8002a6c:	f7fd fbdc 	bl	8000228 <__aeabi_dsub>
 8002a70:	4602      	mov	r2, r0
 8002a72:	460b      	mov	r3, r1
 8002a74:	ec43 2b17 	vmov	d7, r2, r3
 8002a78:	eeb0 0a47 	vmov.f32	s0, s14
 8002a7c:	eef0 0a67 	vmov.f32	s1, s15
 8002a80:	f00a f8f2 	bl	800cc68 <sin>
 8002a84:	ec51 0b10 	vmov	r0, r1, d0
 8002a88:	4b57      	ldr	r3, [pc, #348]	; (8002be8 <_Z14task2_joystickPKv+0x9f8>)
 8002a8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a8e:	f7fd fd83 	bl	8000598 <__aeabi_dmul>
 8002a92:	4602      	mov	r2, r0
 8002a94:	460b      	mov	r3, r1
 8002a96:	4610      	mov	r0, r2
 8002a98:	4619      	mov	r1, r3
 8002a9a:	f04f 0200 	mov.w	r2, #0
 8002a9e:	4b56      	ldr	r3, [pc, #344]	; (8002bf8 <_Z14task2_joystickPKv+0xa08>)
 8002aa0:	f7fd fd7a 	bl	8000598 <__aeabi_dmul>
 8002aa4:	4602      	mov	r2, r0
 8002aa6:	460b      	mov	r3, r1
 8002aa8:	4610      	mov	r0, r2
 8002aaa:	4619      	mov	r1, r3
 8002aac:	4b53      	ldr	r3, [pc, #332]	; (8002bfc <_Z14task2_joystickPKv+0xa0c>)
 8002aae:	e9c3 0100 	strd	r0, r1, [r3]
		  MR=cos(degree_a-pi/4)*speed*MOTOR_SPEED_MAX;
 8002ab2:	4b4e      	ldr	r3, [pc, #312]	; (8002bec <_Z14task2_joystickPKv+0x9fc>)
 8002ab4:	e9d3 4500 	ldrd	r4, r5, [r3]
 8002ab8:	4b4d      	ldr	r3, [pc, #308]	; (8002bf0 <_Z14task2_joystickPKv+0xa00>)
 8002aba:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002abe:	f04f 0200 	mov.w	r2, #0
 8002ac2:	4b4c      	ldr	r3, [pc, #304]	; (8002bf4 <_Z14task2_joystickPKv+0xa04>)
 8002ac4:	f7fd fe92 	bl	80007ec <__aeabi_ddiv>
 8002ac8:	4602      	mov	r2, r0
 8002aca:	460b      	mov	r3, r1
 8002acc:	4620      	mov	r0, r4
 8002ace:	4629      	mov	r1, r5
 8002ad0:	f7fd fbaa 	bl	8000228 <__aeabi_dsub>
 8002ad4:	4602      	mov	r2, r0
 8002ad6:	460b      	mov	r3, r1
 8002ad8:	ec43 2b17 	vmov	d7, r2, r3
 8002adc:	eeb0 0a47 	vmov.f32	s0, s14
 8002ae0:	eef0 0a67 	vmov.f32	s1, s15
 8002ae4:	f00a f860 	bl	800cba8 <cos>
 8002ae8:	ec51 0b10 	vmov	r0, r1, d0
 8002aec:	4b3e      	ldr	r3, [pc, #248]	; (8002be8 <_Z14task2_joystickPKv+0x9f8>)
 8002aee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002af2:	f7fd fd51 	bl	8000598 <__aeabi_dmul>
 8002af6:	4602      	mov	r2, r0
 8002af8:	460b      	mov	r3, r1
 8002afa:	4610      	mov	r0, r2
 8002afc:	4619      	mov	r1, r3
 8002afe:	f04f 0200 	mov.w	r2, #0
 8002b02:	4b3d      	ldr	r3, [pc, #244]	; (8002bf8 <_Z14task2_joystickPKv+0xa08>)
 8002b04:	f7fd fd48 	bl	8000598 <__aeabi_dmul>
 8002b08:	4602      	mov	r2, r0
 8002b0a:	460b      	mov	r3, r1
 8002b0c:	4610      	mov	r0, r2
 8002b0e:	4619      	mov	r1, r3
 8002b10:	4b3b      	ldr	r3, [pc, #236]	; (8002c00 <_Z14task2_joystickPKv+0xa10>)
 8002b12:	e9c3 0100 	strd	r0, r1, [r3]
		  if(ML>12000 || MR>12000){
 8002b16:	4b39      	ldr	r3, [pc, #228]	; (8002bfc <_Z14task2_joystickPKv+0xa0c>)
 8002b18:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002b1c:	a32e      	add	r3, pc, #184	; (adr r3, 8002bd8 <_Z14task2_joystickPKv+0x9e8>)
 8002b1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b22:	f7fd ffc9 	bl	8000ab8 <__aeabi_dcmpgt>
 8002b26:	4603      	mov	r3, r0
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d10a      	bne.n	8002b42 <_Z14task2_joystickPKv+0x952>
 8002b2c:	4b34      	ldr	r3, [pc, #208]	; (8002c00 <_Z14task2_joystickPKv+0xa10>)
 8002b2e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002b32:	a329      	add	r3, pc, #164	; (adr r3, 8002bd8 <_Z14task2_joystickPKv+0x9e8>)
 8002b34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b38:	f7fd ffbe 	bl	8000ab8 <__aeabi_dcmpgt>
 8002b3c:	4603      	mov	r3, r0
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d060      	beq.n	8002c04 <_Z14task2_joystickPKv+0xa14>
			  if(ML > MR){
 8002b42:	4b2e      	ldr	r3, [pc, #184]	; (8002bfc <_Z14task2_joystickPKv+0xa0c>)
 8002b44:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002b48:	4b2d      	ldr	r3, [pc, #180]	; (8002c00 <_Z14task2_joystickPKv+0xa10>)
 8002b4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b4e:	f7fd ffb3 	bl	8000ab8 <__aeabi_dcmpgt>
 8002b52:	4603      	mov	r3, r0
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d01e      	beq.n	8002b96 <_Z14task2_joystickPKv+0x9a6>
				  MR=MR/ML*12000;
 8002b58:	4b29      	ldr	r3, [pc, #164]	; (8002c00 <_Z14task2_joystickPKv+0xa10>)
 8002b5a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002b5e:	4b27      	ldr	r3, [pc, #156]	; (8002bfc <_Z14task2_joystickPKv+0xa0c>)
 8002b60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b64:	f7fd fe42 	bl	80007ec <__aeabi_ddiv>
 8002b68:	4602      	mov	r2, r0
 8002b6a:	460b      	mov	r3, r1
 8002b6c:	4610      	mov	r0, r2
 8002b6e:	4619      	mov	r1, r3
 8002b70:	a319      	add	r3, pc, #100	; (adr r3, 8002bd8 <_Z14task2_joystickPKv+0x9e8>)
 8002b72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b76:	f7fd fd0f 	bl	8000598 <__aeabi_dmul>
 8002b7a:	4602      	mov	r2, r0
 8002b7c:	460b      	mov	r3, r1
 8002b7e:	4610      	mov	r0, r2
 8002b80:	4619      	mov	r1, r3
 8002b82:	4b1f      	ldr	r3, [pc, #124]	; (8002c00 <_Z14task2_joystickPKv+0xa10>)
 8002b84:	e9c3 0100 	strd	r0, r1, [r3]
				  ML=12000;
 8002b88:	491c      	ldr	r1, [pc, #112]	; (8002bfc <_Z14task2_joystickPKv+0xa0c>)
 8002b8a:	a313      	add	r3, pc, #76	; (adr r3, 8002bd8 <_Z14task2_joystickPKv+0x9e8>)
 8002b8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b90:	e9c1 2300 	strd	r2, r3, [r1]
			  if(ML > MR){
 8002b94:	e184      	b.n	8002ea0 <_Z14task2_joystickPKv+0xcb0>

			  }
			  else{
				  ML=ML/MR*12000;
 8002b96:	4b19      	ldr	r3, [pc, #100]	; (8002bfc <_Z14task2_joystickPKv+0xa0c>)
 8002b98:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002b9c:	4b18      	ldr	r3, [pc, #96]	; (8002c00 <_Z14task2_joystickPKv+0xa10>)
 8002b9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ba2:	f7fd fe23 	bl	80007ec <__aeabi_ddiv>
 8002ba6:	4602      	mov	r2, r0
 8002ba8:	460b      	mov	r3, r1
 8002baa:	4610      	mov	r0, r2
 8002bac:	4619      	mov	r1, r3
 8002bae:	a30a      	add	r3, pc, #40	; (adr r3, 8002bd8 <_Z14task2_joystickPKv+0x9e8>)
 8002bb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bb4:	f7fd fcf0 	bl	8000598 <__aeabi_dmul>
 8002bb8:	4602      	mov	r2, r0
 8002bba:	460b      	mov	r3, r1
 8002bbc:	4610      	mov	r0, r2
 8002bbe:	4619      	mov	r1, r3
 8002bc0:	4b0e      	ldr	r3, [pc, #56]	; (8002bfc <_Z14task2_joystickPKv+0xa0c>)
 8002bc2:	e9c3 0100 	strd	r0, r1, [r3]
				  MR=12000;
 8002bc6:	490e      	ldr	r1, [pc, #56]	; (8002c00 <_Z14task2_joystickPKv+0xa10>)
 8002bc8:	a303      	add	r3, pc, #12	; (adr r3, 8002bd8 <_Z14task2_joystickPKv+0x9e8>)
 8002bca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bce:	e9c1 2300 	strd	r2, r3, [r1]
			  if(ML > MR){
 8002bd2:	e165      	b.n	8002ea0 <_Z14task2_joystickPKv+0xcb0>
 8002bd4:	f3af 8000 	nop.w
 8002bd8:	00000000 	.word	0x00000000
 8002bdc:	40c77000 	.word	0x40c77000
 8002be0:	200007f8 	.word	0x200007f8
 8002be4:	43000000 	.word	0x43000000
 8002be8:	200006e8 	.word	0x200006e8
 8002bec:	200006f0 	.word	0x200006f0
 8002bf0:	20000000 	.word	0x20000000
 8002bf4:	40100000 	.word	0x40100000
 8002bf8:	40d00000 	.word	0x40d00000
 8002bfc:	200006d8 	.word	0x200006d8
 8002c00:	200006e0 	.word	0x200006e0
			  }
		  }
		  else if(ML<-12000 || MR<-12000){
 8002c04:	4b92      	ldr	r3, [pc, #584]	; (8002e50 <_Z14task2_joystickPKv+0xc60>)
 8002c06:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002c0a:	a38d      	add	r3, pc, #564	; (adr r3, 8002e40 <_Z14task2_joystickPKv+0xc50>)
 8002c0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c10:	f7fd ff34 	bl	8000a7c <__aeabi_dcmplt>
 8002c14:	4603      	mov	r3, r0
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d10a      	bne.n	8002c30 <_Z14task2_joystickPKv+0xa40>
 8002c1a:	4b8e      	ldr	r3, [pc, #568]	; (8002e54 <_Z14task2_joystickPKv+0xc64>)
 8002c1c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002c20:	a387      	add	r3, pc, #540	; (adr r3, 8002e40 <_Z14task2_joystickPKv+0xc50>)
 8002c22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c26:	f7fd ff29 	bl	8000a7c <__aeabi_dcmplt>
 8002c2a:	4603      	mov	r3, r0
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d054      	beq.n	8002cda <_Z14task2_joystickPKv+0xaea>
			  if(ML < MR){
 8002c30:	4b87      	ldr	r3, [pc, #540]	; (8002e50 <_Z14task2_joystickPKv+0xc60>)
 8002c32:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002c36:	4b87      	ldr	r3, [pc, #540]	; (8002e54 <_Z14task2_joystickPKv+0xc64>)
 8002c38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c3c:	f7fd ff1e 	bl	8000a7c <__aeabi_dcmplt>
 8002c40:	4603      	mov	r3, r0
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d024      	beq.n	8002c90 <_Z14task2_joystickPKv+0xaa0>
				  MR=-MR/ML*12000;
 8002c46:	4b83      	ldr	r3, [pc, #524]	; (8002e54 <_Z14task2_joystickPKv+0xc64>)
 8002c48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c4c:	63ba      	str	r2, [r7, #56]	; 0x38
 8002c4e:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8002c52:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002c54:	4b7e      	ldr	r3, [pc, #504]	; (8002e50 <_Z14task2_joystickPKv+0xc60>)
 8002c56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c5a:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8002c5e:	f7fd fdc5 	bl	80007ec <__aeabi_ddiv>
 8002c62:	4602      	mov	r2, r0
 8002c64:	460b      	mov	r3, r1
 8002c66:	4610      	mov	r0, r2
 8002c68:	4619      	mov	r1, r3
 8002c6a:	a377      	add	r3, pc, #476	; (adr r3, 8002e48 <_Z14task2_joystickPKv+0xc58>)
 8002c6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c70:	f7fd fc92 	bl	8000598 <__aeabi_dmul>
 8002c74:	4602      	mov	r2, r0
 8002c76:	460b      	mov	r3, r1
 8002c78:	4610      	mov	r0, r2
 8002c7a:	4619      	mov	r1, r3
 8002c7c:	4b75      	ldr	r3, [pc, #468]	; (8002e54 <_Z14task2_joystickPKv+0xc64>)
 8002c7e:	e9c3 0100 	strd	r0, r1, [r3]
				  ML=-12000;
 8002c82:	4973      	ldr	r1, [pc, #460]	; (8002e50 <_Z14task2_joystickPKv+0xc60>)
 8002c84:	a36e      	add	r3, pc, #440	; (adr r3, 8002e40 <_Z14task2_joystickPKv+0xc50>)
 8002c86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c8a:	e9c1 2300 	strd	r2, r3, [r1]
			  if(ML < MR){
 8002c8e:	e107      	b.n	8002ea0 <_Z14task2_joystickPKv+0xcb0>

			  }
			  else{
				  ML=-ML/MR*12000;
 8002c90:	4b6f      	ldr	r3, [pc, #444]	; (8002e50 <_Z14task2_joystickPKv+0xc60>)
 8002c92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c96:	633a      	str	r2, [r7, #48]	; 0x30
 8002c98:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8002c9c:	637b      	str	r3, [r7, #52]	; 0x34
 8002c9e:	4b6d      	ldr	r3, [pc, #436]	; (8002e54 <_Z14task2_joystickPKv+0xc64>)
 8002ca0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ca4:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8002ca8:	f7fd fda0 	bl	80007ec <__aeabi_ddiv>
 8002cac:	4602      	mov	r2, r0
 8002cae:	460b      	mov	r3, r1
 8002cb0:	4610      	mov	r0, r2
 8002cb2:	4619      	mov	r1, r3
 8002cb4:	a364      	add	r3, pc, #400	; (adr r3, 8002e48 <_Z14task2_joystickPKv+0xc58>)
 8002cb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cba:	f7fd fc6d 	bl	8000598 <__aeabi_dmul>
 8002cbe:	4602      	mov	r2, r0
 8002cc0:	460b      	mov	r3, r1
 8002cc2:	4610      	mov	r0, r2
 8002cc4:	4619      	mov	r1, r3
 8002cc6:	4b62      	ldr	r3, [pc, #392]	; (8002e50 <_Z14task2_joystickPKv+0xc60>)
 8002cc8:	e9c3 0100 	strd	r0, r1, [r3]
				  MR=-12000;
 8002ccc:	4961      	ldr	r1, [pc, #388]	; (8002e54 <_Z14task2_joystickPKv+0xc64>)
 8002cce:	a35c      	add	r3, pc, #368	; (adr r3, 8002e40 <_Z14task2_joystickPKv+0xc50>)
 8002cd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cd4:	e9c1 2300 	strd	r2, r3, [r1]
			  if(ML < MR){
 8002cd8:	e0e2      	b.n	8002ea0 <_Z14task2_joystickPKv+0xcb0>
			  }
		  }
		  else if(ML>12000 || MR<-12000){
 8002cda:	4b5d      	ldr	r3, [pc, #372]	; (8002e50 <_Z14task2_joystickPKv+0xc60>)
 8002cdc:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002ce0:	a359      	add	r3, pc, #356	; (adr r3, 8002e48 <_Z14task2_joystickPKv+0xc58>)
 8002ce2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ce6:	f7fd fee7 	bl	8000ab8 <__aeabi_dcmpgt>
 8002cea:	4603      	mov	r3, r0
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d10a      	bne.n	8002d06 <_Z14task2_joystickPKv+0xb16>
 8002cf0:	4b58      	ldr	r3, [pc, #352]	; (8002e54 <_Z14task2_joystickPKv+0xc64>)
 8002cf2:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002cf6:	a352      	add	r3, pc, #328	; (adr r3, 8002e40 <_Z14task2_joystickPKv+0xc50>)
 8002cf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cfc:	f7fd febe 	bl	8000a7c <__aeabi_dcmplt>
 8002d00:	4603      	mov	r3, r0
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d054      	beq.n	8002db0 <_Z14task2_joystickPKv+0xbc0>
			  if(ML > -MR){
 8002d06:	4b53      	ldr	r3, [pc, #332]	; (8002e54 <_Z14task2_joystickPKv+0xc64>)
 8002d08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d0c:	62ba      	str	r2, [r7, #40]	; 0x28
 8002d0e:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8002d12:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002d14:	4b4e      	ldr	r3, [pc, #312]	; (8002e50 <_Z14task2_joystickPKv+0xc60>)
 8002d16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d1a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002d1e:	f7fd fead 	bl	8000a7c <__aeabi_dcmplt>
 8002d22:	4603      	mov	r3, r0
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d01e      	beq.n	8002d66 <_Z14task2_joystickPKv+0xb76>
				  MR=MR/ML*12000;
 8002d28:	4b4a      	ldr	r3, [pc, #296]	; (8002e54 <_Z14task2_joystickPKv+0xc64>)
 8002d2a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002d2e:	4b48      	ldr	r3, [pc, #288]	; (8002e50 <_Z14task2_joystickPKv+0xc60>)
 8002d30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d34:	f7fd fd5a 	bl	80007ec <__aeabi_ddiv>
 8002d38:	4602      	mov	r2, r0
 8002d3a:	460b      	mov	r3, r1
 8002d3c:	4610      	mov	r0, r2
 8002d3e:	4619      	mov	r1, r3
 8002d40:	a341      	add	r3, pc, #260	; (adr r3, 8002e48 <_Z14task2_joystickPKv+0xc58>)
 8002d42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d46:	f7fd fc27 	bl	8000598 <__aeabi_dmul>
 8002d4a:	4602      	mov	r2, r0
 8002d4c:	460b      	mov	r3, r1
 8002d4e:	4610      	mov	r0, r2
 8002d50:	4619      	mov	r1, r3
 8002d52:	4b40      	ldr	r3, [pc, #256]	; (8002e54 <_Z14task2_joystickPKv+0xc64>)
 8002d54:	e9c3 0100 	strd	r0, r1, [r3]
				  ML=12000;
 8002d58:	493d      	ldr	r1, [pc, #244]	; (8002e50 <_Z14task2_joystickPKv+0xc60>)
 8002d5a:	a33b      	add	r3, pc, #236	; (adr r3, 8002e48 <_Z14task2_joystickPKv+0xc58>)
 8002d5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d60:	e9c1 2300 	strd	r2, r3, [r1]
			  if(ML > -MR){
 8002d64:	e09c      	b.n	8002ea0 <_Z14task2_joystickPKv+0xcb0>

			  }
			  else{
				  ML=-ML/MR*12000;
 8002d66:	4b3a      	ldr	r3, [pc, #232]	; (8002e50 <_Z14task2_joystickPKv+0xc60>)
 8002d68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d6c:	623a      	str	r2, [r7, #32]
 8002d6e:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8002d72:	627b      	str	r3, [r7, #36]	; 0x24
 8002d74:	4b37      	ldr	r3, [pc, #220]	; (8002e54 <_Z14task2_joystickPKv+0xc64>)
 8002d76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d7a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002d7e:	f7fd fd35 	bl	80007ec <__aeabi_ddiv>
 8002d82:	4602      	mov	r2, r0
 8002d84:	460b      	mov	r3, r1
 8002d86:	4610      	mov	r0, r2
 8002d88:	4619      	mov	r1, r3
 8002d8a:	a32f      	add	r3, pc, #188	; (adr r3, 8002e48 <_Z14task2_joystickPKv+0xc58>)
 8002d8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d90:	f7fd fc02 	bl	8000598 <__aeabi_dmul>
 8002d94:	4602      	mov	r2, r0
 8002d96:	460b      	mov	r3, r1
 8002d98:	4610      	mov	r0, r2
 8002d9a:	4619      	mov	r1, r3
 8002d9c:	4b2c      	ldr	r3, [pc, #176]	; (8002e50 <_Z14task2_joystickPKv+0xc60>)
 8002d9e:	e9c3 0100 	strd	r0, r1, [r3]
				  MR=-12000;
 8002da2:	492c      	ldr	r1, [pc, #176]	; (8002e54 <_Z14task2_joystickPKv+0xc64>)
 8002da4:	a326      	add	r3, pc, #152	; (adr r3, 8002e40 <_Z14task2_joystickPKv+0xc50>)
 8002da6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002daa:	e9c1 2300 	strd	r2, r3, [r1]
			  if(ML > -MR){
 8002dae:	e077      	b.n	8002ea0 <_Z14task2_joystickPKv+0xcb0>
			  }
		  }
		  else if(MR>12000 || ML<-12000){
 8002db0:	4b28      	ldr	r3, [pc, #160]	; (8002e54 <_Z14task2_joystickPKv+0xc64>)
 8002db2:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002db6:	a324      	add	r3, pc, #144	; (adr r3, 8002e48 <_Z14task2_joystickPKv+0xc58>)
 8002db8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dbc:	f7fd fe7c 	bl	8000ab8 <__aeabi_dcmpgt>
 8002dc0:	4603      	mov	r3, r0
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d10a      	bne.n	8002ddc <_Z14task2_joystickPKv+0xbec>
 8002dc6:	4b22      	ldr	r3, [pc, #136]	; (8002e50 <_Z14task2_joystickPKv+0xc60>)
 8002dc8:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002dcc:	a31c      	add	r3, pc, #112	; (adr r3, 8002e40 <_Z14task2_joystickPKv+0xc50>)
 8002dce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dd2:	f7fd fe53 	bl	8000a7c <__aeabi_dcmplt>
 8002dd6:	4603      	mov	r3, r0
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d061      	beq.n	8002ea0 <_Z14task2_joystickPKv+0xcb0>
			  if(MR > -ML){
 8002ddc:	4b1c      	ldr	r3, [pc, #112]	; (8002e50 <_Z14task2_joystickPKv+0xc60>)
 8002dde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002de2:	61ba      	str	r2, [r7, #24]
 8002de4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8002de8:	61fb      	str	r3, [r7, #28]
 8002dea:	4b1a      	ldr	r3, [pc, #104]	; (8002e54 <_Z14task2_joystickPKv+0xc64>)
 8002dec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002df0:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002df4:	f7fd fe42 	bl	8000a7c <__aeabi_dcmplt>
 8002df8:	4603      	mov	r3, r0
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d02c      	beq.n	8002e58 <_Z14task2_joystickPKv+0xc68>
				  ML=ML/MR*12000;
 8002dfe:	4b14      	ldr	r3, [pc, #80]	; (8002e50 <_Z14task2_joystickPKv+0xc60>)
 8002e00:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002e04:	4b13      	ldr	r3, [pc, #76]	; (8002e54 <_Z14task2_joystickPKv+0xc64>)
 8002e06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e0a:	f7fd fcef 	bl	80007ec <__aeabi_ddiv>
 8002e0e:	4602      	mov	r2, r0
 8002e10:	460b      	mov	r3, r1
 8002e12:	4610      	mov	r0, r2
 8002e14:	4619      	mov	r1, r3
 8002e16:	a30c      	add	r3, pc, #48	; (adr r3, 8002e48 <_Z14task2_joystickPKv+0xc58>)
 8002e18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e1c:	f7fd fbbc 	bl	8000598 <__aeabi_dmul>
 8002e20:	4602      	mov	r2, r0
 8002e22:	460b      	mov	r3, r1
 8002e24:	4610      	mov	r0, r2
 8002e26:	4619      	mov	r1, r3
 8002e28:	4b09      	ldr	r3, [pc, #36]	; (8002e50 <_Z14task2_joystickPKv+0xc60>)
 8002e2a:	e9c3 0100 	strd	r0, r1, [r3]
				  MR=12000;
 8002e2e:	4909      	ldr	r1, [pc, #36]	; (8002e54 <_Z14task2_joystickPKv+0xc64>)
 8002e30:	a305      	add	r3, pc, #20	; (adr r3, 8002e48 <_Z14task2_joystickPKv+0xc58>)
 8002e32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e36:	e9c1 2300 	strd	r2, r3, [r1]
 8002e3a:	e031      	b.n	8002ea0 <_Z14task2_joystickPKv+0xcb0>
 8002e3c:	f3af 8000 	nop.w
 8002e40:	00000000 	.word	0x00000000
 8002e44:	c0c77000 	.word	0xc0c77000
 8002e48:	00000000 	.word	0x00000000
 8002e4c:	40c77000 	.word	0x40c77000
 8002e50:	200006d8 	.word	0x200006d8
 8002e54:	200006e0 	.word	0x200006e0

			  }
			  else{
				  MR=-MR/ML*12000;
 8002e58:	4b5f      	ldr	r3, [pc, #380]	; (8002fd8 <_Z14task2_joystickPKv+0xde8>)
 8002e5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e5e:	613a      	str	r2, [r7, #16]
 8002e60:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8002e64:	617b      	str	r3, [r7, #20]
 8002e66:	4b5d      	ldr	r3, [pc, #372]	; (8002fdc <_Z14task2_joystickPKv+0xdec>)
 8002e68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e6c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002e70:	f7fd fcbc 	bl	80007ec <__aeabi_ddiv>
 8002e74:	4602      	mov	r2, r0
 8002e76:	460b      	mov	r3, r1
 8002e78:	4610      	mov	r0, r2
 8002e7a:	4619      	mov	r1, r3
 8002e7c:	a352      	add	r3, pc, #328	; (adr r3, 8002fc8 <_Z14task2_joystickPKv+0xdd8>)
 8002e7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e82:	f7fd fb89 	bl	8000598 <__aeabi_dmul>
 8002e86:	4602      	mov	r2, r0
 8002e88:	460b      	mov	r3, r1
 8002e8a:	4610      	mov	r0, r2
 8002e8c:	4619      	mov	r1, r3
 8002e8e:	4b52      	ldr	r3, [pc, #328]	; (8002fd8 <_Z14task2_joystickPKv+0xde8>)
 8002e90:	e9c3 0100 	strd	r0, r1, [r3]
				  ML=-12000;
 8002e94:	4951      	ldr	r1, [pc, #324]	; (8002fdc <_Z14task2_joystickPKv+0xdec>)
 8002e96:	a34e      	add	r3, pc, #312	; (adr r3, 8002fd0 <_Z14task2_joystickPKv+0xde0>)
 8002e98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e9c:	e9c1 2300 	strd	r2, r3, [r1]
			  }
		  }
		  M1.setpoint=-MR;
 8002ea0:	4b4d      	ldr	r3, [pc, #308]	; (8002fd8 <_Z14task2_joystickPKv+0xde8>)
 8002ea2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ea6:	60ba      	str	r2, [r7, #8]
 8002ea8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8002eac:	60fb      	str	r3, [r7, #12]
 8002eae:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002eb2:	f7fd fe21 	bl	8000af8 <__aeabi_d2iz>
 8002eb6:	4603      	mov	r3, r0
 8002eb8:	b21b      	sxth	r3, r3
 8002eba:	4a49      	ldr	r2, [pc, #292]	; (8002fe0 <_Z14task2_joystickPKv+0xdf0>)
 8002ebc:	8013      	strh	r3, [r2, #0]
		  M2.setpoint=ML;
 8002ebe:	4b47      	ldr	r3, [pc, #284]	; (8002fdc <_Z14task2_joystickPKv+0xdec>)
 8002ec0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ec4:	4610      	mov	r0, r2
 8002ec6:	4619      	mov	r1, r3
 8002ec8:	f7fd fe16 	bl	8000af8 <__aeabi_d2iz>
 8002ecc:	4603      	mov	r3, r0
 8002ece:	b21b      	sxth	r3, r3
 8002ed0:	4a44      	ldr	r2, [pc, #272]	; (8002fe4 <_Z14task2_joystickPKv+0xdf4>)
 8002ed2:	8013      	strh	r3, [r2, #0]
		  M4.setpoint=-ML;
 8002ed4:	4b41      	ldr	r3, [pc, #260]	; (8002fdc <_Z14task2_joystickPKv+0xdec>)
 8002ed6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002eda:	603a      	str	r2, [r7, #0]
 8002edc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8002ee0:	607b      	str	r3, [r7, #4]
 8002ee2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002ee6:	f7fd fe07 	bl	8000af8 <__aeabi_d2iz>
 8002eea:	4603      	mov	r3, r0
 8002eec:	b21b      	sxth	r3, r3
 8002eee:	4a3e      	ldr	r2, [pc, #248]	; (8002fe8 <_Z14task2_joystickPKv+0xdf8>)
 8002ef0:	8013      	strh	r3, [r2, #0]
		  M3.setpoint=MR;
 8002ef2:	4b39      	ldr	r3, [pc, #228]	; (8002fd8 <_Z14task2_joystickPKv+0xde8>)
 8002ef4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ef8:	4610      	mov	r0, r2
 8002efa:	4619      	mov	r1, r3
 8002efc:	f7fd fdfc 	bl	8000af8 <__aeabi_d2iz>
 8002f00:	4603      	mov	r3, r0
 8002f02:	b21b      	sxth	r3, r3
 8002f04:	4a39      	ldr	r2, [pc, #228]	; (8002fec <_Z14task2_joystickPKv+0xdfc>)
 8002f06:	8013      	strh	r3, [r2, #0]
		  M1.setpoint=M1.setpoint-(MOTOR_SPEED_MAX*PS2.RX/800);
 8002f08:	4b35      	ldr	r3, [pc, #212]	; (8002fe0 <_Z14task2_joystickPKv+0xdf0>)
 8002f0a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002f0e:	b298      	uxth	r0, r3
 8002f10:	4b37      	ldr	r3, [pc, #220]	; (8002ff0 <_Z14task2_joystickPKv+0xe00>)
 8002f12:	68db      	ldr	r3, [r3, #12]
 8002f14:	0399      	lsls	r1, r3, #14
 8002f16:	4b37      	ldr	r3, [pc, #220]	; (8002ff4 <_Z14task2_joystickPKv+0xe04>)
 8002f18:	fb83 2301 	smull	r2, r3, r3, r1
 8002f1c:	121a      	asrs	r2, r3, #8
 8002f1e:	17cb      	asrs	r3, r1, #31
 8002f20:	1a9b      	subs	r3, r3, r2
 8002f22:	b29b      	uxth	r3, r3
 8002f24:	4403      	add	r3, r0
 8002f26:	b29b      	uxth	r3, r3
 8002f28:	b21b      	sxth	r3, r3
 8002f2a:	4a2d      	ldr	r2, [pc, #180]	; (8002fe0 <_Z14task2_joystickPKv+0xdf0>)
 8002f2c:	8013      	strh	r3, [r2, #0]
		  M2.setpoint=M2.setpoint-(MOTOR_SPEED_MAX*PS2.RX/800);
 8002f2e:	4b2d      	ldr	r3, [pc, #180]	; (8002fe4 <_Z14task2_joystickPKv+0xdf4>)
 8002f30:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002f34:	b298      	uxth	r0, r3
 8002f36:	4b2e      	ldr	r3, [pc, #184]	; (8002ff0 <_Z14task2_joystickPKv+0xe00>)
 8002f38:	68db      	ldr	r3, [r3, #12]
 8002f3a:	0399      	lsls	r1, r3, #14
 8002f3c:	4b2d      	ldr	r3, [pc, #180]	; (8002ff4 <_Z14task2_joystickPKv+0xe04>)
 8002f3e:	fb83 2301 	smull	r2, r3, r3, r1
 8002f42:	121a      	asrs	r2, r3, #8
 8002f44:	17cb      	asrs	r3, r1, #31
 8002f46:	1a9b      	subs	r3, r3, r2
 8002f48:	b29b      	uxth	r3, r3
 8002f4a:	4403      	add	r3, r0
 8002f4c:	b29b      	uxth	r3, r3
 8002f4e:	b21b      	sxth	r3, r3
 8002f50:	4a24      	ldr	r2, [pc, #144]	; (8002fe4 <_Z14task2_joystickPKv+0xdf4>)
 8002f52:	8013      	strh	r3, [r2, #0]
		  M3.setpoint=M3.setpoint-(MOTOR_SPEED_MAX*PS2.RX/800);
 8002f54:	4b25      	ldr	r3, [pc, #148]	; (8002fec <_Z14task2_joystickPKv+0xdfc>)
 8002f56:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002f5a:	b298      	uxth	r0, r3
 8002f5c:	4b24      	ldr	r3, [pc, #144]	; (8002ff0 <_Z14task2_joystickPKv+0xe00>)
 8002f5e:	68db      	ldr	r3, [r3, #12]
 8002f60:	0399      	lsls	r1, r3, #14
 8002f62:	4b24      	ldr	r3, [pc, #144]	; (8002ff4 <_Z14task2_joystickPKv+0xe04>)
 8002f64:	fb83 2301 	smull	r2, r3, r3, r1
 8002f68:	121a      	asrs	r2, r3, #8
 8002f6a:	17cb      	asrs	r3, r1, #31
 8002f6c:	1a9b      	subs	r3, r3, r2
 8002f6e:	b29b      	uxth	r3, r3
 8002f70:	4403      	add	r3, r0
 8002f72:	b29b      	uxth	r3, r3
 8002f74:	b21b      	sxth	r3, r3
 8002f76:	4a1d      	ldr	r2, [pc, #116]	; (8002fec <_Z14task2_joystickPKv+0xdfc>)
 8002f78:	8013      	strh	r3, [r2, #0]
		  M4.setpoint=M4.setpoint-(MOTOR_SPEED_MAX*PS2.RX/800);
 8002f7a:	4b1b      	ldr	r3, [pc, #108]	; (8002fe8 <_Z14task2_joystickPKv+0xdf8>)
 8002f7c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002f80:	b298      	uxth	r0, r3
 8002f82:	4b1b      	ldr	r3, [pc, #108]	; (8002ff0 <_Z14task2_joystickPKv+0xe00>)
 8002f84:	68db      	ldr	r3, [r3, #12]
 8002f86:	0399      	lsls	r1, r3, #14
 8002f88:	4b1a      	ldr	r3, [pc, #104]	; (8002ff4 <_Z14task2_joystickPKv+0xe04>)
 8002f8a:	fb83 2301 	smull	r2, r3, r3, r1
 8002f8e:	121a      	asrs	r2, r3, #8
 8002f90:	17cb      	asrs	r3, r1, #31
 8002f92:	1a9b      	subs	r3, r3, r2
 8002f94:	b29b      	uxth	r3, r3
 8002f96:	4403      	add	r3, r0
 8002f98:	b29b      	uxth	r3, r3
 8002f9a:	b21b      	sxth	r3, r3
 8002f9c:	4a12      	ldr	r2, [pc, #72]	; (8002fe8 <_Z14task2_joystickPKv+0xdf8>)
 8002f9e:	8013      	strh	r3, [r2, #0]
 8002fa0:	e00b      	b.n	8002fba <_Z14task2_joystickPKv+0xdca>
	  }
	  else{
		  M1.setpoint=0;
 8002fa2:	4a0f      	ldr	r2, [pc, #60]	; (8002fe0 <_Z14task2_joystickPKv+0xdf0>)
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	8013      	strh	r3, [r2, #0]
		  M2.setpoint=0;
 8002fa8:	4a0e      	ldr	r2, [pc, #56]	; (8002fe4 <_Z14task2_joystickPKv+0xdf4>)
 8002faa:	2300      	movs	r3, #0
 8002fac:	8013      	strh	r3, [r2, #0]
		  M3.setpoint=0;
 8002fae:	4a0f      	ldr	r2, [pc, #60]	; (8002fec <_Z14task2_joystickPKv+0xdfc>)
 8002fb0:	2300      	movs	r3, #0
 8002fb2:	8013      	strh	r3, [r2, #0]
		  M4.setpoint=0;
 8002fb4:	4a0c      	ldr	r2, [pc, #48]	; (8002fe8 <_Z14task2_joystickPKv+0xdf8>)
 8002fb6:	2300      	movs	r3, #0
 8002fb8:	8013      	strh	r3, [r2, #0]
	  }
      osDelay(10);
 8002fba:	200a      	movs	r0, #10
 8002fbc:	f008 f97d 	bl	800b2ba <osDelay>
	  spi_enable;
 8002fc0:	f7ff b91b 	b.w	80021fa <_Z14task2_joystickPKv+0xa>
 8002fc4:	f3af 8000 	nop.w
 8002fc8:	00000000 	.word	0x00000000
 8002fcc:	40c77000 	.word	0x40c77000
 8002fd0:	00000000 	.word	0x00000000
 8002fd4:	c0c77000 	.word	0xc0c77000
 8002fd8:	200006e0 	.word	0x200006e0
 8002fdc:	200006d8 	.word	0x200006d8
 8002fe0:	200007c8 	.word	0x200007c8
 8002fe4:	200007d0 	.word	0x200007d0
 8002fe8:	200007e0 	.word	0x200007e0
 8002fec:	200007d8 	.word	0x200007d8
 8002ff0:	200007f8 	.word	0x200007f8
 8002ff4:	51eb851f 	.word	0x51eb851f

08002ff8 <_Z8DC_motorPKv>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_DC_motor */
void DC_motor(void const * argument)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b082      	sub	sp, #8
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN DC_motor */
	DC_pid.error = 0;
 8003000:	4b46      	ldr	r3, [pc, #280]	; (800311c <_Z8DC_motorPKv+0x124>)
 8003002:	2200      	movs	r2, #0
 8003004:	60da      	str	r2, [r3, #12]
	HAL_GPIO_WritePin(S2_GPIO_Port, S2_Pin, GPIO_PIN_RESET);
 8003006:	2200      	movs	r2, #0
 8003008:	2120      	movs	r1, #32
 800300a:	4845      	ldr	r0, [pc, #276]	; (8003120 <_Z8DC_motorPKv+0x128>)
 800300c:	f004 f9fa 	bl	8007404 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S3_GPIO_Port, S3_Pin, GPIO_PIN_SET);
 8003010:	2201      	movs	r2, #1
 8003012:	2180      	movs	r1, #128	; 0x80
 8003014:	4842      	ldr	r0, [pc, #264]	; (8003120 <_Z8DC_motorPKv+0x128>)
 8003016:	f004 f9f5 	bl	8007404 <HAL_GPIO_WritePin>
	TIM4->CCR1=920;
 800301a:	4b42      	ldr	r3, [pc, #264]	; (8003124 <_Z8DC_motorPKv+0x12c>)
 800301c:	f44f 7266 	mov.w	r2, #920	; 0x398
 8003020:	635a      	str	r2, [r3, #52]	; 0x34
	TIM4->CCR2=920;
 8003022:	4b40      	ldr	r3, [pc, #256]	; (8003124 <_Z8DC_motorPKv+0x12c>)
 8003024:	f44f 7266 	mov.w	r2, #920	; 0x398
 8003028:	639a      	str	r2, [r3, #56]	; 0x38
//	TIM8 -> CCR1 = 99;
  /* Infinite loop */
  for(;;)
  {
		if(BLDC==1 || flag==1){
 800302a:	4b3f      	ldr	r3, [pc, #252]	; (8003128 <_Z8DC_motorPKv+0x130>)
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	2b01      	cmp	r3, #1
 8003030:	d003      	beq.n	800303a <_Z8DC_motorPKv+0x42>
 8003032:	4b3e      	ldr	r3, [pc, #248]	; (800312c <_Z8DC_motorPKv+0x134>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	2b01      	cmp	r3, #1
 8003038:	d137      	bne.n	80030aa <_Z8DC_motorPKv+0xb2>
			TIM4->CCR1 = 930;
 800303a:	4b3a      	ldr	r3, [pc, #232]	; (8003124 <_Z8DC_motorPKv+0x12c>)
 800303c:	f240 32a2 	movw	r2, #930	; 0x3a2
 8003040:	635a      	str	r2, [r3, #52]	; 0x34
			TIM4->CCR2 = 909;
 8003042:	4b38      	ldr	r3, [pc, #224]	; (8003124 <_Z8DC_motorPKv+0x12c>)
 8003044:	f240 328d 	movw	r2, #909	; 0x38d
 8003048:	639a      	str	r2, [r3, #56]	; 0x38
			flag = 1;
 800304a:	4b38      	ldr	r3, [pc, #224]	; (800312c <_Z8DC_motorPKv+0x134>)
 800304c:	2201      	movs	r2, #1
 800304e:	601a      	str	r2, [r3, #0]
			//HAL_Delay(500);
			while((HAL_GPIO_ReadPin(BALL1_GPIO_Port, BALL1_Pin)==0) || (HAL_GPIO_ReadPin(BALL2_GPIO_Port, BALL2_Pin)==0)){
 8003050:	bf00      	nop
 8003052:	2108      	movs	r1, #8
 8003054:	4836      	ldr	r0, [pc, #216]	; (8003130 <_Z8DC_motorPKv+0x138>)
 8003056:	f004 f9bd 	bl	80073d4 <HAL_GPIO_ReadPin>
 800305a:	4603      	mov	r3, r0
 800305c:	2b00      	cmp	r3, #0
 800305e:	d01e      	beq.n	800309e <_Z8DC_motorPKv+0xa6>
 8003060:	e016      	b.n	8003090 <_Z8DC_motorPKv+0x98>
				TIM4->CCR1 = 920;
 8003062:	4b30      	ldr	r3, [pc, #192]	; (8003124 <_Z8DC_motorPKv+0x12c>)
 8003064:	f44f 7266 	mov.w	r2, #920	; 0x398
 8003068:	635a      	str	r2, [r3, #52]	; 0x34
				TIM4->CCR2 = 920;
 800306a:	4b2e      	ldr	r3, [pc, #184]	; (8003124 <_Z8DC_motorPKv+0x12c>)
 800306c:	f44f 7266 	mov.w	r2, #920	; 0x398
 8003070:	639a      	str	r2, [r3, #56]	; 0x38
//				HAL_Delay(2000);
				flag = 0;
 8003072:	4b2e      	ldr	r3, [pc, #184]	; (800312c <_Z8DC_motorPKv+0x134>)
 8003074:	2200      	movs	r2, #0
 8003076:	601a      	str	r2, [r3, #0]
				BLDC = 0;
 8003078:	4b2b      	ldr	r3, [pc, #172]	; (8003128 <_Z8DC_motorPKv+0x130>)
 800307a:	2200      	movs	r2, #0
 800307c:	601a      	str	r2, [r3, #0]
				blue = 1;
 800307e:	4b2d      	ldr	r3, [pc, #180]	; (8003134 <_Z8DC_motorPKv+0x13c>)
 8003080:	2201      	movs	r2, #1
 8003082:	601a      	str	r2, [r3, #0]
				Motor.target_pos = 890;
 8003084:	4b2c      	ldr	r3, [pc, #176]	; (8003138 <_Z8DC_motorPKv+0x140>)
 8003086:	f240 327a 	movw	r2, #890	; 0x37a
 800308a:	601a      	str	r2, [r3, #0]
				break;
 800308c:	bf00      	nop
		if(BLDC==1 || flag==1){
 800308e:	e040      	b.n	8003112 <_Z8DC_motorPKv+0x11a>
			while((HAL_GPIO_ReadPin(BALL1_GPIO_Port, BALL1_Pin)==0) || (HAL_GPIO_ReadPin(BALL2_GPIO_Port, BALL2_Pin)==0)){
 8003090:	2110      	movs	r1, #16
 8003092:	4823      	ldr	r0, [pc, #140]	; (8003120 <_Z8DC_motorPKv+0x128>)
 8003094:	f004 f99e 	bl	80073d4 <HAL_GPIO_ReadPin>
 8003098:	4603      	mov	r3, r0
 800309a:	2b00      	cmp	r3, #0
 800309c:	d101      	bne.n	80030a2 <_Z8DC_motorPKv+0xaa>
 800309e:	2301      	movs	r3, #1
 80030a0:	e000      	b.n	80030a4 <_Z8DC_motorPKv+0xac>
 80030a2:	2300      	movs	r3, #0
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d1dc      	bne.n	8003062 <_Z8DC_motorPKv+0x6a>
		if(BLDC==1 || flag==1){
 80030a8:	e033      	b.n	8003112 <_Z8DC_motorPKv+0x11a>
//					Motor.target_pos = 890;
//					break;
//				}
			}
		}
		else if(BLDC==2 && flag==0){
 80030aa:	4b1f      	ldr	r3, [pc, #124]	; (8003128 <_Z8DC_motorPKv+0x130>)
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	2b02      	cmp	r3, #2
 80030b0:	d12f      	bne.n	8003112 <_Z8DC_motorPKv+0x11a>
 80030b2:	4b1e      	ldr	r3, [pc, #120]	; (800312c <_Z8DC_motorPKv+0x134>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d12b      	bne.n	8003112 <_Z8DC_motorPKv+0x11a>
			TIM4->CCR1 = 915;
 80030ba:	4b1a      	ldr	r3, [pc, #104]	; (8003124 <_Z8DC_motorPKv+0x12c>)
 80030bc:	f240 3293 	movw	r2, #915	; 0x393
 80030c0:	635a      	str	r2, [r3, #52]	; 0x34
			TIM4->CCR2 = 925;
 80030c2:	4b18      	ldr	r3, [pc, #96]	; (8003124 <_Z8DC_motorPKv+0x12c>)
 80030c4:	f240 329d 	movw	r2, #925	; 0x39d
 80030c8:	639a      	str	r2, [r3, #56]	; 0x38
			//HAL_Delay(200);
			while((HAL_GPIO_ReadPin(IR_GPIO_Port, IR_Pin)) == 1){
 80030ca:	bf00      	nop
 80030cc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80030d0:	481a      	ldr	r0, [pc, #104]	; (800313c <_Z8DC_motorPKv+0x144>)
 80030d2:	f004 f97f 	bl	80073d4 <HAL_GPIO_ReadPin>
 80030d6:	4603      	mov	r3, r0
 80030d8:	2b01      	cmp	r3, #1
 80030da:	bf0c      	ite	eq
 80030dc:	2301      	moveq	r3, #1
 80030de:	2300      	movne	r3, #0
 80030e0:	b2db      	uxtb	r3, r3
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d015      	beq.n	8003112 <_Z8DC_motorPKv+0x11a>
				TIM4->CCR1 = 920;
 80030e6:	4b0f      	ldr	r3, [pc, #60]	; (8003124 <_Z8DC_motorPKv+0x12c>)
 80030e8:	f44f 7266 	mov.w	r2, #920	; 0x398
 80030ec:	635a      	str	r2, [r3, #52]	; 0x34
				TIM4->CCR2 = 920;
 80030ee:	4b0d      	ldr	r3, [pc, #52]	; (8003124 <_Z8DC_motorPKv+0x12c>)
 80030f0:	f44f 7266 	mov.w	r2, #920	; 0x398
 80030f4:	639a      	str	r2, [r3, #56]	; 0x38
				HAL_Delay(2000);
 80030f6:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80030fa:	f002 fc43 	bl	8005984 <HAL_Delay>
				BLDC = 0;
 80030fe:	4b0a      	ldr	r3, [pc, #40]	; (8003128 <_Z8DC_motorPKv+0x130>)
 8003100:	2200      	movs	r2, #0
 8003102:	601a      	str	r2, [r3, #0]
				yellow=2;
 8003104:	4b0e      	ldr	r3, [pc, #56]	; (8003140 <_Z8DC_motorPKv+0x148>)
 8003106:	2202      	movs	r2, #2
 8003108:	601a      	str	r2, [r3, #0]
				Motor.target_pos = 0;
 800310a:	4b0b      	ldr	r3, [pc, #44]	; (8003138 <_Z8DC_motorPKv+0x140>)
 800310c:	2200      	movs	r2, #0
 800310e:	601a      	str	r2, [r3, #0]
				break;
 8003110:	bf00      	nop
			}
		}
    osDelay(50);
 8003112:	2032      	movs	r0, #50	; 0x32
 8003114:	f008 f8d1 	bl	800b2ba <osDelay>
		if(BLDC==1 || flag==1){
 8003118:	e787      	b.n	800302a <_Z8DC_motorPKv+0x32>
 800311a:	bf00      	nop
 800311c:	200007ac 	.word	0x200007ac
 8003120:	40020000 	.word	0x40020000
 8003124:	40000800 	.word	0x40000800
 8003128:	20000718 	.word	0x20000718
 800312c:	20000714 	.word	0x20000714
 8003130:	40020800 	.word	0x40020800
 8003134:	2000070c 	.word	0x2000070c
 8003138:	200007e8 	.word	0x200007e8
 800313c:	40020400 	.word	0x40020400
 8003140:	20000710 	.word	0x20000710

08003144 <_Z10ColorcheckPKv>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Colorcheck */
void Colorcheck(void const * argument)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	b082      	sub	sp, #8
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Colorcheck */
	Motor.my_pos = TIM5->CNT=0;
 800314c:	4b58      	ldr	r3, [pc, #352]	; (80032b0 <_Z10ColorcheckPKv+0x16c>)
 800314e:	2200      	movs	r2, #0
 8003150:	625a      	str	r2, [r3, #36]	; 0x24
 8003152:	4b58      	ldr	r3, [pc, #352]	; (80032b4 <_Z10ColorcheckPKv+0x170>)
 8003154:	2200      	movs	r2, #0
 8003156:	605a      	str	r2, [r3, #4]
	DC_pid.KP = 0.7;
 8003158:	4b57      	ldr	r3, [pc, #348]	; (80032b8 <_Z10ColorcheckPKv+0x174>)
 800315a:	4a58      	ldr	r2, [pc, #352]	; (80032bc <_Z10ColorcheckPKv+0x178>)
 800315c:	601a      	str	r2, [r3, #0]
	DC_pid.KI = 0.0005;
 800315e:	4b56      	ldr	r3, [pc, #344]	; (80032b8 <_Z10ColorcheckPKv+0x174>)
 8003160:	4a57      	ldr	r2, [pc, #348]	; (80032c0 <_Z10ColorcheckPKv+0x17c>)
 8003162:	605a      	str	r2, [r3, #4]
	DC_pid.KD = 0.00003;
 8003164:	4b54      	ldr	r3, [pc, #336]	; (80032b8 <_Z10ColorcheckPKv+0x174>)
 8003166:	4a57      	ldr	r2, [pc, #348]	; (80032c4 <_Z10ColorcheckPKv+0x180>)
 8003168:	609a      	str	r2, [r3, #8]
	Motor.target_pos=0;
 800316a:	4b52      	ldr	r3, [pc, #328]	; (80032b4 <_Z10ColorcheckPKv+0x170>)
 800316c:	2200      	movs	r2, #0
 800316e:	601a      	str	r2, [r3, #0]
  /* Infinite loop */
  for(;;)
  {
	 if(blue == 1 && Motor.target_pos == 890){//taget pos = 890
 8003170:	4b55      	ldr	r3, [pc, #340]	; (80032c8 <_Z10ColorcheckPKv+0x184>)
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	2b01      	cmp	r3, #1
 8003176:	d121      	bne.n	80031bc <_Z10ColorcheckPKv+0x78>
 8003178:	4b4e      	ldr	r3, [pc, #312]	; (80032b4 <_Z10ColorcheckPKv+0x170>)
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f240 327a 	movw	r2, #890	; 0x37a
 8003180:	4293      	cmp	r3, r2
 8003182:	d11b      	bne.n	80031bc <_Z10ColorcheckPKv+0x78>
		 calculatePID();
 8003184:	f7fe fc6c 	bl	8001a60 <_Z12calculatePIDv>
		 motorspeed();
 8003188:	f7fe fd08 	bl	8001b9c <_Z10motorspeedv>
		 Motor.target_pos = 890;
 800318c:	4b49      	ldr	r3, [pc, #292]	; (80032b4 <_Z10ColorcheckPKv+0x170>)
 800318e:	f240 327a 	movw	r2, #890	; 0x37a
 8003192:	601a      	str	r2, [r3, #0]
		 while(DC_pid.error < 5 ){
 8003194:	bf00      	nop
 8003196:	4b48      	ldr	r3, [pc, #288]	; (80032b8 <_Z10ColorcheckPKv+0x174>)
 8003198:	68db      	ldr	r3, [r3, #12]
 800319a:	2b04      	cmp	r3, #4
 800319c:	f300 8082 	bgt.w	80032a4 <_Z10ColorcheckPKv+0x160>
			 MotorStop();
 80031a0:	f7fe fc46 	bl	8001a30 <_Z9MotorStopv>
			 TIM5->CNT=89000;
 80031a4:	4b42      	ldr	r3, [pc, #264]	; (80032b0 <_Z10ColorcheckPKv+0x16c>)
 80031a6:	4a49      	ldr	r2, [pc, #292]	; (80032cc <_Z10ColorcheckPKv+0x188>)
 80031a8:	625a      	str	r2, [r3, #36]	; 0x24
			 Motor.my_pos=890;
 80031aa:	4b42      	ldr	r3, [pc, #264]	; (80032b4 <_Z10ColorcheckPKv+0x170>)
 80031ac:	f240 327a 	movw	r2, #890	; 0x37a
 80031b0:	605a      	str	r2, [r3, #4]
//			 Motor.target_pos = 0;
//			 yellow=2;
			 blue = 0;
 80031b2:	4b45      	ldr	r3, [pc, #276]	; (80032c8 <_Z10ColorcheckPKv+0x184>)
 80031b4:	2200      	movs	r2, #0
 80031b6:	601a      	str	r2, [r3, #0]
			 break;
 80031b8:	bf00      	nop
	 if(blue == 1 && Motor.target_pos == 890){//taget pos = 890
 80031ba:	e073      	b.n	80032a4 <_Z10ColorcheckPKv+0x160>
		}
	 }else if(yellow==2 && Motor.target_pos == 0){//target pos = 0
 80031bc:	4b44      	ldr	r3, [pc, #272]	; (80032d0 <_Z10ColorcheckPKv+0x18c>)
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	2b02      	cmp	r3, #2
 80031c2:	d12f      	bne.n	8003224 <_Z10ColorcheckPKv+0xe0>
 80031c4:	4b3b      	ldr	r3, [pc, #236]	; (80032b4 <_Z10ColorcheckPKv+0x170>)
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d12b      	bne.n	8003224 <_Z10ColorcheckPKv+0xe0>
		 while(((HAL_GPIO_ReadPin(DOWN1_GPIO_Port, DOWN1_Pin))==0 || (HAL_GPIO_ReadPin(DOWN2_GPIO_Port, DOWN2_Pin))==0) && DC_pid.error < 100){
 80031cc:	e00b      	b.n	80031e6 <_Z10ColorcheckPKv+0xa2>
			 MotorStop();
 80031ce:	f7fe fc2f 	bl	8001a30 <_Z9MotorStopv>
//			 Motor.target_pos=0;
			 TIM5->CNT=0;
 80031d2:	4b37      	ldr	r3, [pc, #220]	; (80032b0 <_Z10ColorcheckPKv+0x16c>)
 80031d4:	2200      	movs	r2, #0
 80031d6:	625a      	str	r2, [r3, #36]	; 0x24
			 Motor.my_pos=0;
 80031d8:	4b36      	ldr	r3, [pc, #216]	; (80032b4 <_Z10ColorcheckPKv+0x170>)
 80031da:	2200      	movs	r2, #0
 80031dc:	605a      	str	r2, [r3, #4]
			 yellow=0;
 80031de:	4b3c      	ldr	r3, [pc, #240]	; (80032d0 <_Z10ColorcheckPKv+0x18c>)
 80031e0:	2200      	movs	r2, #0
 80031e2:	601a      	str	r2, [r3, #0]
			 break;
 80031e4:	e016      	b.n	8003214 <_Z10ColorcheckPKv+0xd0>
		 while(((HAL_GPIO_ReadPin(DOWN1_GPIO_Port, DOWN1_Pin))==0 || (HAL_GPIO_ReadPin(DOWN2_GPIO_Port, DOWN2_Pin))==0) && DC_pid.error < 100){
 80031e6:	2104      	movs	r1, #4
 80031e8:	483a      	ldr	r0, [pc, #232]	; (80032d4 <_Z10ColorcheckPKv+0x190>)
 80031ea:	f004 f8f3 	bl	80073d4 <HAL_GPIO_ReadPin>
 80031ee:	4603      	mov	r3, r0
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d006      	beq.n	8003202 <_Z10ColorcheckPKv+0xbe>
 80031f4:	2102      	movs	r1, #2
 80031f6:	4837      	ldr	r0, [pc, #220]	; (80032d4 <_Z10ColorcheckPKv+0x190>)
 80031f8:	f004 f8ec 	bl	80073d4 <HAL_GPIO_ReadPin>
 80031fc:	4603      	mov	r3, r0
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d105      	bne.n	800320e <_Z10ColorcheckPKv+0xca>
 8003202:	4b2d      	ldr	r3, [pc, #180]	; (80032b8 <_Z10ColorcheckPKv+0x174>)
 8003204:	68db      	ldr	r3, [r3, #12]
 8003206:	2b63      	cmp	r3, #99	; 0x63
 8003208:	dc01      	bgt.n	800320e <_Z10ColorcheckPKv+0xca>
 800320a:	2301      	movs	r3, #1
 800320c:	e000      	b.n	8003210 <_Z10ColorcheckPKv+0xcc>
 800320e:	2300      	movs	r3, #0
 8003210:	2b00      	cmp	r3, #0
 8003212:	d1dc      	bne.n	80031ce <_Z10ColorcheckPKv+0x8a>
		 }
		 	 Motor.target_pos= 0;
 8003214:	4b27      	ldr	r3, [pc, #156]	; (80032b4 <_Z10ColorcheckPKv+0x170>)
 8003216:	2200      	movs	r2, #0
 8003218:	601a      	str	r2, [r3, #0]
			 calculatePID();
 800321a:	f7fe fc21 	bl	8001a60 <_Z12calculatePIDv>
			 motorspeed();
 800321e:	f7fe fcbd 	bl	8001b9c <_Z10motorspeedv>
 8003222:	e040      	b.n	80032a6 <_Z10ColorcheckPKv+0x162>
	}else if(yellow==1 && Motor.target_pos == 1800){//target pos = 1800
 8003224:	4b2a      	ldr	r3, [pc, #168]	; (80032d0 <_Z10ColorcheckPKv+0x18c>)
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	2b01      	cmp	r3, #1
 800322a:	d135      	bne.n	8003298 <_Z10ColorcheckPKv+0x154>
 800322c:	4b21      	ldr	r3, [pc, #132]	; (80032b4 <_Z10ColorcheckPKv+0x170>)
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f5b3 6fe1 	cmp.w	r3, #1800	; 0x708
 8003234:	d130      	bne.n	8003298 <_Z10ColorcheckPKv+0x154>
		 while(((HAL_GPIO_ReadPin(UP1_GPIO_Port, UP1_Pin))==0 || (HAL_GPIO_ReadPin(UP2_GPIO_Port, UP2_Pin))==0) && DC_pid.error < 100){
 8003236:	e00f      	b.n	8003258 <_Z10ColorcheckPKv+0x114>
			 MotorStop();
 8003238:	f7fe fbfa 	bl	8001a30 <_Z9MotorStopv>
			 Motor.my_pos = 1800;
 800323c:	4b1d      	ldr	r3, [pc, #116]	; (80032b4 <_Z10ColorcheckPKv+0x170>)
 800323e:	f44f 62e1 	mov.w	r2, #1800	; 0x708
 8003242:	605a      	str	r2, [r3, #4]
			 Motor.target_pos = 0;
 8003244:	4b1b      	ldr	r3, [pc, #108]	; (80032b4 <_Z10ColorcheckPKv+0x170>)
 8003246:	2200      	movs	r2, #0
 8003248:	601a      	str	r2, [r3, #0]
			 TIM5->CNT = 180000;
 800324a:	4b19      	ldr	r3, [pc, #100]	; (80032b0 <_Z10ColorcheckPKv+0x16c>)
 800324c:	4a22      	ldr	r2, [pc, #136]	; (80032d8 <_Z10ColorcheckPKv+0x194>)
 800324e:	625a      	str	r2, [r3, #36]	; 0x24
			 yellow=0;
 8003250:	4b1f      	ldr	r3, [pc, #124]	; (80032d0 <_Z10ColorcheckPKv+0x18c>)
 8003252:	2200      	movs	r2, #0
 8003254:	601a      	str	r2, [r3, #0]
			 break;
 8003256:	e016      	b.n	8003286 <_Z10ColorcheckPKv+0x142>
		 while(((HAL_GPIO_ReadPin(UP1_GPIO_Port, UP1_Pin))==0 || (HAL_GPIO_ReadPin(UP2_GPIO_Port, UP2_Pin))==0) && DC_pid.error < 100){
 8003258:	2101      	movs	r1, #1
 800325a:	481e      	ldr	r0, [pc, #120]	; (80032d4 <_Z10ColorcheckPKv+0x190>)
 800325c:	f004 f8ba 	bl	80073d4 <HAL_GPIO_ReadPin>
 8003260:	4603      	mov	r3, r0
 8003262:	2b00      	cmp	r3, #0
 8003264:	d006      	beq.n	8003274 <_Z10ColorcheckPKv+0x130>
 8003266:	2101      	movs	r1, #1
 8003268:	481c      	ldr	r0, [pc, #112]	; (80032dc <_Z10ColorcheckPKv+0x198>)
 800326a:	f004 f8b3 	bl	80073d4 <HAL_GPIO_ReadPin>
 800326e:	4603      	mov	r3, r0
 8003270:	2b00      	cmp	r3, #0
 8003272:	d105      	bne.n	8003280 <_Z10ColorcheckPKv+0x13c>
 8003274:	4b10      	ldr	r3, [pc, #64]	; (80032b8 <_Z10ColorcheckPKv+0x174>)
 8003276:	68db      	ldr	r3, [r3, #12]
 8003278:	2b63      	cmp	r3, #99	; 0x63
 800327a:	dc01      	bgt.n	8003280 <_Z10ColorcheckPKv+0x13c>
 800327c:	2301      	movs	r3, #1
 800327e:	e000      	b.n	8003282 <_Z10ColorcheckPKv+0x13e>
 8003280:	2300      	movs	r3, #0
 8003282:	2b00      	cmp	r3, #0
 8003284:	d1d8      	bne.n	8003238 <_Z10ColorcheckPKv+0xf4>
		 }
		 	 Motor.target_pos = 1800;
 8003286:	4b0b      	ldr	r3, [pc, #44]	; (80032b4 <_Z10ColorcheckPKv+0x170>)
 8003288:	f44f 62e1 	mov.w	r2, #1800	; 0x708
 800328c:	601a      	str	r2, [r3, #0]
			 calculatePID();
 800328e:	f7fe fbe7 	bl	8001a60 <_Z12calculatePIDv>
			 motorspeed();
 8003292:	f7fe fc83 	bl	8001b9c <_Z10motorspeedv>
 8003296:	e006      	b.n	80032a6 <_Z10ColorcheckPKv+0x162>
	}else{
		 MotorStop();
 8003298:	f7fe fbca 	bl	8001a30 <_Z9MotorStopv>
		 yellow = 0;
 800329c:	4b0c      	ldr	r3, [pc, #48]	; (80032d0 <_Z10ColorcheckPKv+0x18c>)
 800329e:	2200      	movs	r2, #0
 80032a0:	601a      	str	r2, [r3, #0]
 80032a2:	e000      	b.n	80032a6 <_Z10ColorcheckPKv+0x162>
	 if(blue == 1 && Motor.target_pos == 890){//taget pos = 890
 80032a4:	bf00      	nop
	 }
    osDelay(5);
 80032a6:	2005      	movs	r0, #5
 80032a8:	f008 f807 	bl	800b2ba <osDelay>
	 if(blue == 1 && Motor.target_pos == 890){//taget pos = 890
 80032ac:	e760      	b.n	8003170 <_Z10ColorcheckPKv+0x2c>
 80032ae:	bf00      	nop
 80032b0:	40000c00 	.word	0x40000c00
 80032b4:	200007e8 	.word	0x200007e8
 80032b8:	200007ac 	.word	0x200007ac
 80032bc:	3f333333 	.word	0x3f333333
 80032c0:	3a03126f 	.word	0x3a03126f
 80032c4:	37fba882 	.word	0x37fba882
 80032c8:	2000070c 	.word	0x2000070c
 80032cc:	00015ba8 	.word	0x00015ba8
 80032d0:	20000710 	.word	0x20000710
 80032d4:	40020800 	.word	0x40020800
 80032d8:	0002bf20 	.word	0x0002bf20
 80032dc:	40020400 	.word	0x40020400

080032e0 <_Z11StartTask05PKv>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask05 */
void StartTask05(void const * argument)
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	b082      	sub	sp, #8
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask05 */
	setup();
 80032e8:	f001 f92c 	bl	8004544 <setup>
  /* Infinite loop */
  for(;;)
  {
	  loop();
 80032ec:	f001 f93a 	bl	8004564 <loop>
    osDelay(10);
 80032f0:	200a      	movs	r0, #10
 80032f2:	f007 ffe2 	bl	800b2ba <osDelay>
	  loop();
 80032f6:	e7f9      	b.n	80032ec <_Z11StartTask05PKv+0xc>

080032f8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b082      	sub	sp, #8
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	4a04      	ldr	r2, [pc, #16]	; (8003318 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8003306:	4293      	cmp	r3, r2
 8003308:	d101      	bne.n	800330e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800330a:	f002 fb1b 	bl	8005944 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800330e:	bf00      	nop
 8003310:	3708      	adds	r7, #8
 8003312:	46bd      	mov	sp, r7
 8003314:	bd80      	pop	{r7, pc}
 8003316:	bf00      	nop
 8003318:	40010000 	.word	0x40010000

0800331c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800331c:	b480      	push	{r7}
 800331e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003320:	b672      	cpsid	i
}
 8003322:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003324:	e7fe      	b.n	8003324 <Error_Handler+0x8>

08003326 <_ZN3ros4TimeC1Ev>:
class Time
{
public:
  uint32_t sec, nsec;

  Time() : sec(0), nsec(0) {}
 8003326:	b480      	push	{r7}
 8003328:	b083      	sub	sp, #12
 800332a:	af00      	add	r7, sp, #0
 800332c:	6078      	str	r0, [r7, #4]
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	2200      	movs	r2, #0
 8003332:	601a      	str	r2, [r3, #0]
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	2200      	movs	r2, #0
 8003338:	605a      	str	r2, [r3, #4]
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	4618      	mov	r0, r3
 800333e:	370c      	adds	r7, #12
 8003340:	46bd      	mov	sp, r7
 8003342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003346:	4770      	bx	lr

08003348 <_ZN3ros3MsgC1Ev>:

namespace ros
{

/* Base Message Type */
class Msg
 8003348:	b480      	push	{r7}
 800334a:	b083      	sub	sp, #12
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
 8003350:	4a04      	ldr	r2, [pc, #16]	; (8003364 <_ZN3ros3MsgC1Ev+0x1c>)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	601a      	str	r2, [r3, #0]
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	4618      	mov	r0, r3
 800335a:	370c      	adds	r7, #12
 800335c:	46bd      	mov	sp, r7
 800335e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003362:	4770      	bx	lr
 8003364:	0800e4a4 	.word	0x0800e4a4

08003368 <_ZN8std_msgs4TimeC1Ev>:
  {
    public:
      typedef ros::Time _data_type;
      _data_type data;

    Time():
 8003368:	b580      	push	{r7, lr}
 800336a:	b082      	sub	sp, #8
 800336c:	af00      	add	r7, sp, #0
 800336e:	6078      	str	r0, [r7, #4]
      data()
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	4618      	mov	r0, r3
 8003374:	f7ff ffe8 	bl	8003348 <_ZN3ros3MsgC1Ev>
 8003378:	4a06      	ldr	r2, [pc, #24]	; (8003394 <_ZN8std_msgs4TimeC1Ev+0x2c>)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	601a      	str	r2, [r3, #0]
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	3304      	adds	r3, #4
 8003382:	4618      	mov	r0, r3
 8003384:	f7ff ffcf 	bl	8003326 <_ZN3ros4TimeC1Ev>
    {
    }
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	4618      	mov	r0, r3
 800338c:	3708      	adds	r7, #8
 800338e:	46bd      	mov	sp, r7
 8003390:	bd80      	pop	{r7, pc}
 8003392:	bf00      	nop
 8003394:	0800e48c 	.word	0x0800e48c

08003398 <_ZNK8std_msgs4Time9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const override
 8003398:	b480      	push	{r7}
 800339a:	b085      	sub	sp, #20
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
 80033a0:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80033a2:	2300      	movs	r3, #0
 80033a4:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->data.sec >> (8 * 0)) & 0xFF;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6859      	ldr	r1, [r3, #4]
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	683a      	ldr	r2, [r7, #0]
 80033ae:	4413      	add	r3, r2
 80033b0:	b2ca      	uxtb	r2, r1
 80033b2:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->data.sec >> (8 * 1)) & 0xFF;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	685b      	ldr	r3, [r3, #4]
 80033b8:	0a19      	lsrs	r1, r3, #8
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	3301      	adds	r3, #1
 80033be:	683a      	ldr	r2, [r7, #0]
 80033c0:	4413      	add	r3, r2
 80033c2:	b2ca      	uxtb	r2, r1
 80033c4:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->data.sec >> (8 * 2)) & 0xFF;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	685b      	ldr	r3, [r3, #4]
 80033ca:	0c19      	lsrs	r1, r3, #16
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	3302      	adds	r3, #2
 80033d0:	683a      	ldr	r2, [r7, #0]
 80033d2:	4413      	add	r3, r2
 80033d4:	b2ca      	uxtb	r2, r1
 80033d6:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->data.sec >> (8 * 3)) & 0xFF;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	685b      	ldr	r3, [r3, #4]
 80033dc:	0e19      	lsrs	r1, r3, #24
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	3303      	adds	r3, #3
 80033e2:	683a      	ldr	r2, [r7, #0]
 80033e4:	4413      	add	r3, r2
 80033e6:	b2ca      	uxtb	r2, r1
 80033e8:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data.sec);
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	3304      	adds	r3, #4
 80033ee:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->data.nsec >> (8 * 0)) & 0xFF;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	6899      	ldr	r1, [r3, #8]
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	683a      	ldr	r2, [r7, #0]
 80033f8:	4413      	add	r3, r2
 80033fa:	b2ca      	uxtb	r2, r1
 80033fc:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->data.nsec >> (8 * 1)) & 0xFF;
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	689b      	ldr	r3, [r3, #8]
 8003402:	0a19      	lsrs	r1, r3, #8
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	3301      	adds	r3, #1
 8003408:	683a      	ldr	r2, [r7, #0]
 800340a:	4413      	add	r3, r2
 800340c:	b2ca      	uxtb	r2, r1
 800340e:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->data.nsec >> (8 * 2)) & 0xFF;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	689b      	ldr	r3, [r3, #8]
 8003414:	0c19      	lsrs	r1, r3, #16
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	3302      	adds	r3, #2
 800341a:	683a      	ldr	r2, [r7, #0]
 800341c:	4413      	add	r3, r2
 800341e:	b2ca      	uxtb	r2, r1
 8003420:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->data.nsec >> (8 * 3)) & 0xFF;
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	689b      	ldr	r3, [r3, #8]
 8003426:	0e19      	lsrs	r1, r3, #24
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	3303      	adds	r3, #3
 800342c:	683a      	ldr	r2, [r7, #0]
 800342e:	4413      	add	r3, r2
 8003430:	b2ca      	uxtb	r2, r1
 8003432:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data.nsec);
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	3304      	adds	r3, #4
 8003438:	60fb      	str	r3, [r7, #12]
      return offset;
 800343a:	68fb      	ldr	r3, [r7, #12]
    }
 800343c:	4618      	mov	r0, r3
 800343e:	3714      	adds	r7, #20
 8003440:	46bd      	mov	sp, r7
 8003442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003446:	4770      	bx	lr

08003448 <_ZN8std_msgs4Time11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer) override
 8003448:	b480      	push	{r7}
 800344a:	b085      	sub	sp, #20
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]
 8003450:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8003452:	2300      	movs	r3, #0
 8003454:	60fb      	str	r3, [r7, #12]
      this->data.sec =  ((uint32_t) (*(inbuffer + offset)));
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	683a      	ldr	r2, [r7, #0]
 800345a:	4413      	add	r3, r2
 800345c:	781b      	ldrb	r3, [r3, #0]
 800345e:	461a      	mov	r2, r3
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	605a      	str	r2, [r3, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	685a      	ldr	r2, [r3, #4]
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	3301      	adds	r3, #1
 800346c:	6839      	ldr	r1, [r7, #0]
 800346e:	440b      	add	r3, r1
 8003470:	781b      	ldrb	r3, [r3, #0]
 8003472:	021b      	lsls	r3, r3, #8
 8003474:	431a      	orrs	r2, r3
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	605a      	str	r2, [r3, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	685a      	ldr	r2, [r3, #4]
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	3302      	adds	r3, #2
 8003482:	6839      	ldr	r1, [r7, #0]
 8003484:	440b      	add	r3, r1
 8003486:	781b      	ldrb	r3, [r3, #0]
 8003488:	041b      	lsls	r3, r3, #16
 800348a:	431a      	orrs	r2, r3
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	605a      	str	r2, [r3, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	685a      	ldr	r2, [r3, #4]
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	3303      	adds	r3, #3
 8003498:	6839      	ldr	r1, [r7, #0]
 800349a:	440b      	add	r3, r1
 800349c:	781b      	ldrb	r3, [r3, #0]
 800349e:	061b      	lsls	r3, r3, #24
 80034a0:	431a      	orrs	r2, r3
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	605a      	str	r2, [r3, #4]
      offset += sizeof(this->data.sec);
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	3304      	adds	r3, #4
 80034aa:	60fb      	str	r3, [r7, #12]
      this->data.nsec =  ((uint32_t) (*(inbuffer + offset)));
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	683a      	ldr	r2, [r7, #0]
 80034b0:	4413      	add	r3, r2
 80034b2:	781b      	ldrb	r3, [r3, #0]
 80034b4:	461a      	mov	r2, r3
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	609a      	str	r2, [r3, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	689a      	ldr	r2, [r3, #8]
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	3301      	adds	r3, #1
 80034c2:	6839      	ldr	r1, [r7, #0]
 80034c4:	440b      	add	r3, r1
 80034c6:	781b      	ldrb	r3, [r3, #0]
 80034c8:	021b      	lsls	r3, r3, #8
 80034ca:	431a      	orrs	r2, r3
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	609a      	str	r2, [r3, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	689a      	ldr	r2, [r3, #8]
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	3302      	adds	r3, #2
 80034d8:	6839      	ldr	r1, [r7, #0]
 80034da:	440b      	add	r3, r1
 80034dc:	781b      	ldrb	r3, [r3, #0]
 80034de:	041b      	lsls	r3, r3, #16
 80034e0:	431a      	orrs	r2, r3
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	609a      	str	r2, [r3, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	689a      	ldr	r2, [r3, #8]
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	3303      	adds	r3, #3
 80034ee:	6839      	ldr	r1, [r7, #0]
 80034f0:	440b      	add	r3, r1
 80034f2:	781b      	ldrb	r3, [r3, #0]
 80034f4:	061b      	lsls	r3, r3, #24
 80034f6:	431a      	orrs	r2, r3
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	609a      	str	r2, [r3, #8]
      offset += sizeof(this->data.nsec);
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	3304      	adds	r3, #4
 8003500:	60fb      	str	r3, [r7, #12]
     return offset;
 8003502:	68fb      	ldr	r3, [r7, #12]
    }
 8003504:	4618      	mov	r0, r3
 8003506:	3714      	adds	r7, #20
 8003508:	46bd      	mov	sp, r7
 800350a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350e:	4770      	bx	lr

08003510 <_ZN8std_msgs4Time7getTypeEv>:

    virtual const char * getType() override { return "std_msgs/Time"; };
 8003510:	b480      	push	{r7}
 8003512:	b083      	sub	sp, #12
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
 8003518:	4b03      	ldr	r3, [pc, #12]	; (8003528 <_ZN8std_msgs4Time7getTypeEv+0x18>)
 800351a:	4618      	mov	r0, r3
 800351c:	370c      	adds	r7, #12
 800351e:	46bd      	mov	sp, r7
 8003520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003524:	4770      	bx	lr
 8003526:	bf00      	nop
 8003528:	0800e28c 	.word	0x0800e28c

0800352c <_ZN8std_msgs4Time6getMD5Ev>:
    virtual const char * getMD5() override { return "cd7166c74c552c311fbcc2fe5a7bc289"; };
 800352c:	b480      	push	{r7}
 800352e:	b083      	sub	sp, #12
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]
 8003534:	4b03      	ldr	r3, [pc, #12]	; (8003544 <_ZN8std_msgs4Time6getMD5Ev+0x18>)
 8003536:	4618      	mov	r0, r3
 8003538:	370c      	adds	r7, #12
 800353a:	46bd      	mov	sp, r7
 800353c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003540:	4770      	bx	lr
 8003542:	bf00      	nop
 8003544:	0800e29c 	.word	0x0800e29c

08003548 <_ZN14rosserial_msgs9TopicInfoC1Ev>:
      enum { ID_PARAMETER_REQUEST = 6 };
      enum { ID_LOG = 7 };
      enum { ID_TIME = 10 };
      enum { ID_TX_STOP = 11 };

    TopicInfo():
 8003548:	b580      	push	{r7, lr}
 800354a:	b082      	sub	sp, #8
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]
      topic_id(0),
      topic_name(""),
      message_type(""),
      md5sum(""),
      buffer_size(0)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	4618      	mov	r0, r3
 8003554:	f7ff fef8 	bl	8003348 <_ZN3ros3MsgC1Ev>
 8003558:	4a0b      	ldr	r2, [pc, #44]	; (8003588 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x40>)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	601a      	str	r2, [r3, #0]
      topic_id(0),
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	2200      	movs	r2, #0
 8003562:	809a      	strh	r2, [r3, #4]
      topic_name(""),
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	4a09      	ldr	r2, [pc, #36]	; (800358c <_ZN14rosserial_msgs9TopicInfoC1Ev+0x44>)
 8003568:	609a      	str	r2, [r3, #8]
      message_type(""),
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	4a07      	ldr	r2, [pc, #28]	; (800358c <_ZN14rosserial_msgs9TopicInfoC1Ev+0x44>)
 800356e:	60da      	str	r2, [r3, #12]
      md5sum(""),
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	4a06      	ldr	r2, [pc, #24]	; (800358c <_ZN14rosserial_msgs9TopicInfoC1Ev+0x44>)
 8003574:	611a      	str	r2, [r3, #16]
      buffer_size(0)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	2200      	movs	r2, #0
 800357a:	615a      	str	r2, [r3, #20]
    {
    }
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	4618      	mov	r0, r3
 8003580:	3708      	adds	r7, #8
 8003582:	46bd      	mov	sp, r7
 8003584:	bd80      	pop	{r7, pc}
 8003586:	bf00      	nop
 8003588:	0800e474 	.word	0x0800e474
 800358c:	0800e2c0 	.word	0x0800e2c0

08003590 <_ZNK14rosserial_msgs9TopicInfo9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const override
 8003590:	b580      	push	{r7, lr}
 8003592:	b088      	sub	sp, #32
 8003594:	af00      	add	r7, sp, #0
 8003596:	6078      	str	r0, [r7, #4]
 8003598:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 800359a:	2300      	movs	r3, #0
 800359c:	61fb      	str	r3, [r7, #28]
      *(outbuffer + offset + 0) = (this->topic_id >> (8 * 0)) & 0xFF;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	8899      	ldrh	r1, [r3, #4]
 80035a2:	69fb      	ldr	r3, [r7, #28]
 80035a4:	683a      	ldr	r2, [r7, #0]
 80035a6:	4413      	add	r3, r2
 80035a8:	b2ca      	uxtb	r2, r1
 80035aa:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->topic_id >> (8 * 1)) & 0xFF;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	889b      	ldrh	r3, [r3, #4]
 80035b0:	0a1b      	lsrs	r3, r3, #8
 80035b2:	b299      	uxth	r1, r3
 80035b4:	69fb      	ldr	r3, [r7, #28]
 80035b6:	3301      	adds	r3, #1
 80035b8:	683a      	ldr	r2, [r7, #0]
 80035ba:	4413      	add	r3, r2
 80035bc:	b2ca      	uxtb	r2, r1
 80035be:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->topic_id);
 80035c0:	69fb      	ldr	r3, [r7, #28]
 80035c2:	3302      	adds	r3, #2
 80035c4:	61fb      	str	r3, [r7, #28]
      uint32_t length_topic_name = strlen(this->topic_name);
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	689b      	ldr	r3, [r3, #8]
 80035ca:	4618      	mov	r0, r3
 80035cc:	f7fc fe20 	bl	8000210 <strlen>
 80035d0:	61b8      	str	r0, [r7, #24]
      varToArr(outbuffer + offset, length_topic_name);
 80035d2:	69fb      	ldr	r3, [r7, #28]
 80035d4:	683a      	ldr	r2, [r7, #0]
 80035d6:	4413      	add	r3, r2
 80035d8:	69b9      	ldr	r1, [r7, #24]
 80035da:	4618      	mov	r0, r3
 80035dc:	f000 ffdc 	bl	8004598 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 80035e0:	69fb      	ldr	r3, [r7, #28]
 80035e2:	3304      	adds	r3, #4
 80035e4:	61fb      	str	r3, [r7, #28]
      memcpy(outbuffer + offset, this->topic_name, length_topic_name);
 80035e6:	69fb      	ldr	r3, [r7, #28]
 80035e8:	683a      	ldr	r2, [r7, #0]
 80035ea:	18d0      	adds	r0, r2, r3
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	689b      	ldr	r3, [r3, #8]
 80035f0:	69ba      	ldr	r2, [r7, #24]
 80035f2:	4619      	mov	r1, r3
 80035f4:	f00a fcb8 	bl	800df68 <memcpy>
      offset += length_topic_name;
 80035f8:	69fa      	ldr	r2, [r7, #28]
 80035fa:	69bb      	ldr	r3, [r7, #24]
 80035fc:	4413      	add	r3, r2
 80035fe:	61fb      	str	r3, [r7, #28]
      uint32_t length_message_type = strlen(this->message_type);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	68db      	ldr	r3, [r3, #12]
 8003604:	4618      	mov	r0, r3
 8003606:	f7fc fe03 	bl	8000210 <strlen>
 800360a:	6178      	str	r0, [r7, #20]
      varToArr(outbuffer + offset, length_message_type);
 800360c:	69fb      	ldr	r3, [r7, #28]
 800360e:	683a      	ldr	r2, [r7, #0]
 8003610:	4413      	add	r3, r2
 8003612:	6979      	ldr	r1, [r7, #20]
 8003614:	4618      	mov	r0, r3
 8003616:	f000 ffbf 	bl	8004598 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 800361a:	69fb      	ldr	r3, [r7, #28]
 800361c:	3304      	adds	r3, #4
 800361e:	61fb      	str	r3, [r7, #28]
      memcpy(outbuffer + offset, this->message_type, length_message_type);
 8003620:	69fb      	ldr	r3, [r7, #28]
 8003622:	683a      	ldr	r2, [r7, #0]
 8003624:	18d0      	adds	r0, r2, r3
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	68db      	ldr	r3, [r3, #12]
 800362a:	697a      	ldr	r2, [r7, #20]
 800362c:	4619      	mov	r1, r3
 800362e:	f00a fc9b 	bl	800df68 <memcpy>
      offset += length_message_type;
 8003632:	69fa      	ldr	r2, [r7, #28]
 8003634:	697b      	ldr	r3, [r7, #20]
 8003636:	4413      	add	r3, r2
 8003638:	61fb      	str	r3, [r7, #28]
      uint32_t length_md5sum = strlen(this->md5sum);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	691b      	ldr	r3, [r3, #16]
 800363e:	4618      	mov	r0, r3
 8003640:	f7fc fde6 	bl	8000210 <strlen>
 8003644:	6138      	str	r0, [r7, #16]
      varToArr(outbuffer + offset, length_md5sum);
 8003646:	69fb      	ldr	r3, [r7, #28]
 8003648:	683a      	ldr	r2, [r7, #0]
 800364a:	4413      	add	r3, r2
 800364c:	6939      	ldr	r1, [r7, #16]
 800364e:	4618      	mov	r0, r3
 8003650:	f000 ffa2 	bl	8004598 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8003654:	69fb      	ldr	r3, [r7, #28]
 8003656:	3304      	adds	r3, #4
 8003658:	61fb      	str	r3, [r7, #28]
      memcpy(outbuffer + offset, this->md5sum, length_md5sum);
 800365a:	69fb      	ldr	r3, [r7, #28]
 800365c:	683a      	ldr	r2, [r7, #0]
 800365e:	18d0      	adds	r0, r2, r3
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	691b      	ldr	r3, [r3, #16]
 8003664:	693a      	ldr	r2, [r7, #16]
 8003666:	4619      	mov	r1, r3
 8003668:	f00a fc7e 	bl	800df68 <memcpy>
      offset += length_md5sum;
 800366c:	69fa      	ldr	r2, [r7, #28]
 800366e:	693b      	ldr	r3, [r7, #16]
 8003670:	4413      	add	r3, r2
 8003672:	61fb      	str	r3, [r7, #28]
      union {
        int32_t real;
        uint32_t base;
      } u_buffer_size;
      u_buffer_size.real = this->buffer_size;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	695b      	ldr	r3, [r3, #20]
 8003678:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (u_buffer_size.base >> (8 * 0)) & 0xFF;
 800367a:	68f9      	ldr	r1, [r7, #12]
 800367c:	69fb      	ldr	r3, [r7, #28]
 800367e:	683a      	ldr	r2, [r7, #0]
 8003680:	4413      	add	r3, r2
 8003682:	b2ca      	uxtb	r2, r1
 8003684:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_buffer_size.base >> (8 * 1)) & 0xFF;
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	0a19      	lsrs	r1, r3, #8
 800368a:	69fb      	ldr	r3, [r7, #28]
 800368c:	3301      	adds	r3, #1
 800368e:	683a      	ldr	r2, [r7, #0]
 8003690:	4413      	add	r3, r2
 8003692:	b2ca      	uxtb	r2, r1
 8003694:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_buffer_size.base >> (8 * 2)) & 0xFF;
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	0c19      	lsrs	r1, r3, #16
 800369a:	69fb      	ldr	r3, [r7, #28]
 800369c:	3302      	adds	r3, #2
 800369e:	683a      	ldr	r2, [r7, #0]
 80036a0:	4413      	add	r3, r2
 80036a2:	b2ca      	uxtb	r2, r1
 80036a4:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_buffer_size.base >> (8 * 3)) & 0xFF;
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	0e19      	lsrs	r1, r3, #24
 80036aa:	69fb      	ldr	r3, [r7, #28]
 80036ac:	3303      	adds	r3, #3
 80036ae:	683a      	ldr	r2, [r7, #0]
 80036b0:	4413      	add	r3, r2
 80036b2:	b2ca      	uxtb	r2, r1
 80036b4:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->buffer_size);
 80036b6:	69fb      	ldr	r3, [r7, #28]
 80036b8:	3304      	adds	r3, #4
 80036ba:	61fb      	str	r3, [r7, #28]
      return offset;
 80036bc:	69fb      	ldr	r3, [r7, #28]
    }
 80036be:	4618      	mov	r0, r3
 80036c0:	3720      	adds	r7, #32
 80036c2:	46bd      	mov	sp, r7
 80036c4:	bd80      	pop	{r7, pc}

080036c6 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer) override
 80036c6:	b580      	push	{r7, lr}
 80036c8:	b08a      	sub	sp, #40	; 0x28
 80036ca:	af00      	add	r7, sp, #0
 80036cc:	6078      	str	r0, [r7, #4]
 80036ce:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80036d0:	2300      	movs	r3, #0
 80036d2:	61bb      	str	r3, [r7, #24]
      this->topic_id =  ((uint16_t) (*(inbuffer + offset)));
 80036d4:	69bb      	ldr	r3, [r7, #24]
 80036d6:	683a      	ldr	r2, [r7, #0]
 80036d8:	4413      	add	r3, r2
 80036da:	781b      	ldrb	r3, [r3, #0]
 80036dc:	b29a      	uxth	r2, r3
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	809a      	strh	r2, [r3, #4]
      this->topic_id |= ((uint16_t) (*(inbuffer + offset + 1))) << (8 * 1);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	889b      	ldrh	r3, [r3, #4]
 80036e6:	b21a      	sxth	r2, r3
 80036e8:	69bb      	ldr	r3, [r7, #24]
 80036ea:	3301      	adds	r3, #1
 80036ec:	6839      	ldr	r1, [r7, #0]
 80036ee:	440b      	add	r3, r1
 80036f0:	781b      	ldrb	r3, [r3, #0]
 80036f2:	021b      	lsls	r3, r3, #8
 80036f4:	b21b      	sxth	r3, r3
 80036f6:	4313      	orrs	r3, r2
 80036f8:	b21b      	sxth	r3, r3
 80036fa:	b29a      	uxth	r2, r3
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	809a      	strh	r2, [r3, #4]
      offset += sizeof(this->topic_id);
 8003700:	69bb      	ldr	r3, [r7, #24]
 8003702:	3302      	adds	r3, #2
 8003704:	61bb      	str	r3, [r7, #24]
      uint32_t length_topic_name;
      arrToVar(length_topic_name, (inbuffer + offset));
 8003706:	69bb      	ldr	r3, [r7, #24]
 8003708:	683a      	ldr	r2, [r7, #0]
 800370a:	441a      	add	r2, r3
 800370c:	f107 0314 	add.w	r3, r7, #20
 8003710:	4611      	mov	r1, r2
 8003712:	4618      	mov	r0, r3
 8003714:	f000 ff5f 	bl	80045d6 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8003718:	69bb      	ldr	r3, [r7, #24]
 800371a:	3304      	adds	r3, #4
 800371c:	61bb      	str	r3, [r7, #24]
      for(unsigned int k= offset; k< offset+length_topic_name; ++k){
 800371e:	69bb      	ldr	r3, [r7, #24]
 8003720:	627b      	str	r3, [r7, #36]	; 0x24
 8003722:	e00b      	b.n	800373c <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x76>
          inbuffer[k-1]=inbuffer[k];
 8003724:	683a      	ldr	r2, [r7, #0]
 8003726:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003728:	441a      	add	r2, r3
 800372a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800372c:	3b01      	subs	r3, #1
 800372e:	6839      	ldr	r1, [r7, #0]
 8003730:	440b      	add	r3, r1
 8003732:	7812      	ldrb	r2, [r2, #0]
 8003734:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_topic_name; ++k){
 8003736:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003738:	3301      	adds	r3, #1
 800373a:	627b      	str	r3, [r7, #36]	; 0x24
 800373c:	69ba      	ldr	r2, [r7, #24]
 800373e:	697b      	ldr	r3, [r7, #20]
 8003740:	4413      	add	r3, r2
 8003742:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003744:	429a      	cmp	r2, r3
 8003746:	d3ed      	bcc.n	8003724 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x5e>
      }
      inbuffer[offset+length_topic_name-1]=0;
 8003748:	69ba      	ldr	r2, [r7, #24]
 800374a:	697b      	ldr	r3, [r7, #20]
 800374c:	4413      	add	r3, r2
 800374e:	3b01      	subs	r3, #1
 8003750:	683a      	ldr	r2, [r7, #0]
 8003752:	4413      	add	r3, r2
 8003754:	2200      	movs	r2, #0
 8003756:	701a      	strb	r2, [r3, #0]
      this->topic_name = (char *)(inbuffer + offset-1);
 8003758:	69bb      	ldr	r3, [r7, #24]
 800375a:	3b01      	subs	r3, #1
 800375c:	683a      	ldr	r2, [r7, #0]
 800375e:	441a      	add	r2, r3
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	609a      	str	r2, [r3, #8]
      offset += length_topic_name;
 8003764:	69ba      	ldr	r2, [r7, #24]
 8003766:	697b      	ldr	r3, [r7, #20]
 8003768:	4413      	add	r3, r2
 800376a:	61bb      	str	r3, [r7, #24]
      uint32_t length_message_type;
      arrToVar(length_message_type, (inbuffer + offset));
 800376c:	69bb      	ldr	r3, [r7, #24]
 800376e:	683a      	ldr	r2, [r7, #0]
 8003770:	441a      	add	r2, r3
 8003772:	f107 0310 	add.w	r3, r7, #16
 8003776:	4611      	mov	r1, r2
 8003778:	4618      	mov	r0, r3
 800377a:	f000 ff2c 	bl	80045d6 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 800377e:	69bb      	ldr	r3, [r7, #24]
 8003780:	3304      	adds	r3, #4
 8003782:	61bb      	str	r3, [r7, #24]
      for(unsigned int k= offset; k< offset+length_message_type; ++k){
 8003784:	69bb      	ldr	r3, [r7, #24]
 8003786:	623b      	str	r3, [r7, #32]
 8003788:	e00b      	b.n	80037a2 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0xdc>
          inbuffer[k-1]=inbuffer[k];
 800378a:	683a      	ldr	r2, [r7, #0]
 800378c:	6a3b      	ldr	r3, [r7, #32]
 800378e:	441a      	add	r2, r3
 8003790:	6a3b      	ldr	r3, [r7, #32]
 8003792:	3b01      	subs	r3, #1
 8003794:	6839      	ldr	r1, [r7, #0]
 8003796:	440b      	add	r3, r1
 8003798:	7812      	ldrb	r2, [r2, #0]
 800379a:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_message_type; ++k){
 800379c:	6a3b      	ldr	r3, [r7, #32]
 800379e:	3301      	adds	r3, #1
 80037a0:	623b      	str	r3, [r7, #32]
 80037a2:	69ba      	ldr	r2, [r7, #24]
 80037a4:	693b      	ldr	r3, [r7, #16]
 80037a6:	4413      	add	r3, r2
 80037a8:	6a3a      	ldr	r2, [r7, #32]
 80037aa:	429a      	cmp	r2, r3
 80037ac:	d3ed      	bcc.n	800378a <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0xc4>
      }
      inbuffer[offset+length_message_type-1]=0;
 80037ae:	69ba      	ldr	r2, [r7, #24]
 80037b0:	693b      	ldr	r3, [r7, #16]
 80037b2:	4413      	add	r3, r2
 80037b4:	3b01      	subs	r3, #1
 80037b6:	683a      	ldr	r2, [r7, #0]
 80037b8:	4413      	add	r3, r2
 80037ba:	2200      	movs	r2, #0
 80037bc:	701a      	strb	r2, [r3, #0]
      this->message_type = (char *)(inbuffer + offset-1);
 80037be:	69bb      	ldr	r3, [r7, #24]
 80037c0:	3b01      	subs	r3, #1
 80037c2:	683a      	ldr	r2, [r7, #0]
 80037c4:	441a      	add	r2, r3
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	60da      	str	r2, [r3, #12]
      offset += length_message_type;
 80037ca:	69ba      	ldr	r2, [r7, #24]
 80037cc:	693b      	ldr	r3, [r7, #16]
 80037ce:	4413      	add	r3, r2
 80037d0:	61bb      	str	r3, [r7, #24]
      uint32_t length_md5sum;
      arrToVar(length_md5sum, (inbuffer + offset));
 80037d2:	69bb      	ldr	r3, [r7, #24]
 80037d4:	683a      	ldr	r2, [r7, #0]
 80037d6:	441a      	add	r2, r3
 80037d8:	f107 030c 	add.w	r3, r7, #12
 80037dc:	4611      	mov	r1, r2
 80037de:	4618      	mov	r0, r3
 80037e0:	f000 fef9 	bl	80045d6 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 80037e4:	69bb      	ldr	r3, [r7, #24]
 80037e6:	3304      	adds	r3, #4
 80037e8:	61bb      	str	r3, [r7, #24]
      for(unsigned int k= offset; k< offset+length_md5sum; ++k){
 80037ea:	69bb      	ldr	r3, [r7, #24]
 80037ec:	61fb      	str	r3, [r7, #28]
 80037ee:	e00b      	b.n	8003808 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x142>
          inbuffer[k-1]=inbuffer[k];
 80037f0:	683a      	ldr	r2, [r7, #0]
 80037f2:	69fb      	ldr	r3, [r7, #28]
 80037f4:	441a      	add	r2, r3
 80037f6:	69fb      	ldr	r3, [r7, #28]
 80037f8:	3b01      	subs	r3, #1
 80037fa:	6839      	ldr	r1, [r7, #0]
 80037fc:	440b      	add	r3, r1
 80037fe:	7812      	ldrb	r2, [r2, #0]
 8003800:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_md5sum; ++k){
 8003802:	69fb      	ldr	r3, [r7, #28]
 8003804:	3301      	adds	r3, #1
 8003806:	61fb      	str	r3, [r7, #28]
 8003808:	69ba      	ldr	r2, [r7, #24]
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	4413      	add	r3, r2
 800380e:	69fa      	ldr	r2, [r7, #28]
 8003810:	429a      	cmp	r2, r3
 8003812:	d3ed      	bcc.n	80037f0 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x12a>
      }
      inbuffer[offset+length_md5sum-1]=0;
 8003814:	69ba      	ldr	r2, [r7, #24]
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	4413      	add	r3, r2
 800381a:	3b01      	subs	r3, #1
 800381c:	683a      	ldr	r2, [r7, #0]
 800381e:	4413      	add	r3, r2
 8003820:	2200      	movs	r2, #0
 8003822:	701a      	strb	r2, [r3, #0]
      this->md5sum = (char *)(inbuffer + offset-1);
 8003824:	69bb      	ldr	r3, [r7, #24]
 8003826:	3b01      	subs	r3, #1
 8003828:	683a      	ldr	r2, [r7, #0]
 800382a:	441a      	add	r2, r3
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	611a      	str	r2, [r3, #16]
      offset += length_md5sum;
 8003830:	69ba      	ldr	r2, [r7, #24]
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	4413      	add	r3, r2
 8003836:	61bb      	str	r3, [r7, #24]
      union {
        int32_t real;
        uint32_t base;
      } u_buffer_size;
      u_buffer_size.base = 0;
 8003838:	2300      	movs	r3, #0
 800383a:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 800383c:	68bb      	ldr	r3, [r7, #8]
 800383e:	69ba      	ldr	r2, [r7, #24]
 8003840:	6839      	ldr	r1, [r7, #0]
 8003842:	440a      	add	r2, r1
 8003844:	7812      	ldrb	r2, [r2, #0]
 8003846:	4313      	orrs	r3, r2
 8003848:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 800384a:	68ba      	ldr	r2, [r7, #8]
 800384c:	69bb      	ldr	r3, [r7, #24]
 800384e:	3301      	adds	r3, #1
 8003850:	6839      	ldr	r1, [r7, #0]
 8003852:	440b      	add	r3, r1
 8003854:	781b      	ldrb	r3, [r3, #0]
 8003856:	021b      	lsls	r3, r3, #8
 8003858:	4313      	orrs	r3, r2
 800385a:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 800385c:	68ba      	ldr	r2, [r7, #8]
 800385e:	69bb      	ldr	r3, [r7, #24]
 8003860:	3302      	adds	r3, #2
 8003862:	6839      	ldr	r1, [r7, #0]
 8003864:	440b      	add	r3, r1
 8003866:	781b      	ldrb	r3, [r3, #0]
 8003868:	041b      	lsls	r3, r3, #16
 800386a:	4313      	orrs	r3, r2
 800386c:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 800386e:	68ba      	ldr	r2, [r7, #8]
 8003870:	69bb      	ldr	r3, [r7, #24]
 8003872:	3303      	adds	r3, #3
 8003874:	6839      	ldr	r1, [r7, #0]
 8003876:	440b      	add	r3, r1
 8003878:	781b      	ldrb	r3, [r3, #0]
 800387a:	061b      	lsls	r3, r3, #24
 800387c:	4313      	orrs	r3, r2
 800387e:	60bb      	str	r3, [r7, #8]
      this->buffer_size = u_buffer_size.real;
 8003880:	68ba      	ldr	r2, [r7, #8]
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	615a      	str	r2, [r3, #20]
      offset += sizeof(this->buffer_size);
 8003886:	69bb      	ldr	r3, [r7, #24]
 8003888:	3304      	adds	r3, #4
 800388a:	61bb      	str	r3, [r7, #24]
     return offset;
 800388c:	69bb      	ldr	r3, [r7, #24]
    }
 800388e:	4618      	mov	r0, r3
 8003890:	3728      	adds	r7, #40	; 0x28
 8003892:	46bd      	mov	sp, r7
 8003894:	bd80      	pop	{r7, pc}
	...

08003898 <_ZN14rosserial_msgs9TopicInfo7getTypeEv>:

    virtual const char * getType() override { return "rosserial_msgs/TopicInfo"; };
 8003898:	b480      	push	{r7}
 800389a:	b083      	sub	sp, #12
 800389c:	af00      	add	r7, sp, #0
 800389e:	6078      	str	r0, [r7, #4]
 80038a0:	4b03      	ldr	r3, [pc, #12]	; (80038b0 <_ZN14rosserial_msgs9TopicInfo7getTypeEv+0x18>)
 80038a2:	4618      	mov	r0, r3
 80038a4:	370c      	adds	r7, #12
 80038a6:	46bd      	mov	sp, r7
 80038a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ac:	4770      	bx	lr
 80038ae:	bf00      	nop
 80038b0:	0800e2c4 	.word	0x0800e2c4

080038b4 <_ZN14rosserial_msgs9TopicInfo6getMD5Ev>:
    virtual const char * getMD5() override { return "0ad51f88fc44892f8c10684077646005"; };
 80038b4:	b480      	push	{r7}
 80038b6:	b083      	sub	sp, #12
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	6078      	str	r0, [r7, #4]
 80038bc:	4b03      	ldr	r3, [pc, #12]	; (80038cc <_ZN14rosserial_msgs9TopicInfo6getMD5Ev+0x18>)
 80038be:	4618      	mov	r0, r3
 80038c0:	370c      	adds	r7, #12
 80038c2:	46bd      	mov	sp, r7
 80038c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c8:	4770      	bx	lr
 80038ca:	bf00      	nop
 80038cc:	0800e2e0 	.word	0x0800e2e0

080038d0 <_ZN14rosserial_msgs3LogC1Ev>:
      enum { INFO = 1 };
      enum { WARN = 2 };
      enum { ERROR = 3 };
      enum { FATAL = 4 };

    Log():
 80038d0:	b580      	push	{r7, lr}
 80038d2:	b082      	sub	sp, #8
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	6078      	str	r0, [r7, #4]
      level(0),
      msg("")
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	4618      	mov	r0, r3
 80038dc:	f7ff fd34 	bl	8003348 <_ZN3ros3MsgC1Ev>
 80038e0:	4a06      	ldr	r2, [pc, #24]	; (80038fc <_ZN14rosserial_msgs3LogC1Ev+0x2c>)
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	601a      	str	r2, [r3, #0]
      level(0),
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	2200      	movs	r2, #0
 80038ea:	711a      	strb	r2, [r3, #4]
      msg("")
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	4a04      	ldr	r2, [pc, #16]	; (8003900 <_ZN14rosserial_msgs3LogC1Ev+0x30>)
 80038f0:	609a      	str	r2, [r3, #8]
    {
    }
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	4618      	mov	r0, r3
 80038f6:	3708      	adds	r7, #8
 80038f8:	46bd      	mov	sp, r7
 80038fa:	bd80      	pop	{r7, pc}
 80038fc:	0800e45c 	.word	0x0800e45c
 8003900:	0800e2c0 	.word	0x0800e2c0

08003904 <_ZNK14rosserial_msgs3Log9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const override
 8003904:	b580      	push	{r7, lr}
 8003906:	b084      	sub	sp, #16
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
 800390c:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 800390e:	2300      	movs	r3, #0
 8003910:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->level >> (8 * 0)) & 0xFF;
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	683a      	ldr	r2, [r7, #0]
 8003916:	4413      	add	r3, r2
 8003918:	687a      	ldr	r2, [r7, #4]
 800391a:	7912      	ldrb	r2, [r2, #4]
 800391c:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->level);
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	3301      	adds	r3, #1
 8003922:	60fb      	str	r3, [r7, #12]
      uint32_t length_msg = strlen(this->msg);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	689b      	ldr	r3, [r3, #8]
 8003928:	4618      	mov	r0, r3
 800392a:	f7fc fc71 	bl	8000210 <strlen>
 800392e:	60b8      	str	r0, [r7, #8]
      varToArr(outbuffer + offset, length_msg);
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	683a      	ldr	r2, [r7, #0]
 8003934:	4413      	add	r3, r2
 8003936:	68b9      	ldr	r1, [r7, #8]
 8003938:	4618      	mov	r0, r3
 800393a:	f000 fe2d 	bl	8004598 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	3304      	adds	r3, #4
 8003942:	60fb      	str	r3, [r7, #12]
      memcpy(outbuffer + offset, this->msg, length_msg);
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	683a      	ldr	r2, [r7, #0]
 8003948:	18d0      	adds	r0, r2, r3
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	689b      	ldr	r3, [r3, #8]
 800394e:	68ba      	ldr	r2, [r7, #8]
 8003950:	4619      	mov	r1, r3
 8003952:	f00a fb09 	bl	800df68 <memcpy>
      offset += length_msg;
 8003956:	68fa      	ldr	r2, [r7, #12]
 8003958:	68bb      	ldr	r3, [r7, #8]
 800395a:	4413      	add	r3, r2
 800395c:	60fb      	str	r3, [r7, #12]
      return offset;
 800395e:	68fb      	ldr	r3, [r7, #12]
    }
 8003960:	4618      	mov	r0, r3
 8003962:	3710      	adds	r7, #16
 8003964:	46bd      	mov	sp, r7
 8003966:	bd80      	pop	{r7, pc}

08003968 <_ZN14rosserial_msgs3Log11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer) override
 8003968:	b580      	push	{r7, lr}
 800396a:	b086      	sub	sp, #24
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
 8003970:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8003972:	2300      	movs	r3, #0
 8003974:	613b      	str	r3, [r7, #16]
      this->level =  ((uint8_t) (*(inbuffer + offset)));
 8003976:	693b      	ldr	r3, [r7, #16]
 8003978:	683a      	ldr	r2, [r7, #0]
 800397a:	4413      	add	r3, r2
 800397c:	781a      	ldrb	r2, [r3, #0]
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	711a      	strb	r2, [r3, #4]
      offset += sizeof(this->level);
 8003982:	693b      	ldr	r3, [r7, #16]
 8003984:	3301      	adds	r3, #1
 8003986:	613b      	str	r3, [r7, #16]
      uint32_t length_msg;
      arrToVar(length_msg, (inbuffer + offset));
 8003988:	693b      	ldr	r3, [r7, #16]
 800398a:	683a      	ldr	r2, [r7, #0]
 800398c:	441a      	add	r2, r3
 800398e:	f107 030c 	add.w	r3, r7, #12
 8003992:	4611      	mov	r1, r2
 8003994:	4618      	mov	r0, r3
 8003996:	f000 fe1e 	bl	80045d6 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 800399a:	693b      	ldr	r3, [r7, #16]
 800399c:	3304      	adds	r3, #4
 800399e:	613b      	str	r3, [r7, #16]
      for(unsigned int k= offset; k< offset+length_msg; ++k){
 80039a0:	693b      	ldr	r3, [r7, #16]
 80039a2:	617b      	str	r3, [r7, #20]
 80039a4:	e00b      	b.n	80039be <_ZN14rosserial_msgs3Log11deserializeEPh+0x56>
          inbuffer[k-1]=inbuffer[k];
 80039a6:	683a      	ldr	r2, [r7, #0]
 80039a8:	697b      	ldr	r3, [r7, #20]
 80039aa:	441a      	add	r2, r3
 80039ac:	697b      	ldr	r3, [r7, #20]
 80039ae:	3b01      	subs	r3, #1
 80039b0:	6839      	ldr	r1, [r7, #0]
 80039b2:	440b      	add	r3, r1
 80039b4:	7812      	ldrb	r2, [r2, #0]
 80039b6:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_msg; ++k){
 80039b8:	697b      	ldr	r3, [r7, #20]
 80039ba:	3301      	adds	r3, #1
 80039bc:	617b      	str	r3, [r7, #20]
 80039be:	693a      	ldr	r2, [r7, #16]
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	4413      	add	r3, r2
 80039c4:	697a      	ldr	r2, [r7, #20]
 80039c6:	429a      	cmp	r2, r3
 80039c8:	d3ed      	bcc.n	80039a6 <_ZN14rosserial_msgs3Log11deserializeEPh+0x3e>
      }
      inbuffer[offset+length_msg-1]=0;
 80039ca:	693a      	ldr	r2, [r7, #16]
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	4413      	add	r3, r2
 80039d0:	3b01      	subs	r3, #1
 80039d2:	683a      	ldr	r2, [r7, #0]
 80039d4:	4413      	add	r3, r2
 80039d6:	2200      	movs	r2, #0
 80039d8:	701a      	strb	r2, [r3, #0]
      this->msg = (char *)(inbuffer + offset-1);
 80039da:	693b      	ldr	r3, [r7, #16]
 80039dc:	3b01      	subs	r3, #1
 80039de:	683a      	ldr	r2, [r7, #0]
 80039e0:	441a      	add	r2, r3
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	609a      	str	r2, [r3, #8]
      offset += length_msg;
 80039e6:	693a      	ldr	r2, [r7, #16]
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	4413      	add	r3, r2
 80039ec:	613b      	str	r3, [r7, #16]
     return offset;
 80039ee:	693b      	ldr	r3, [r7, #16]
    }
 80039f0:	4618      	mov	r0, r3
 80039f2:	3718      	adds	r7, #24
 80039f4:	46bd      	mov	sp, r7
 80039f6:	bd80      	pop	{r7, pc}

080039f8 <_ZN14rosserial_msgs3Log7getTypeEv>:

    virtual const char * getType() override { return "rosserial_msgs/Log"; };
 80039f8:	b480      	push	{r7}
 80039fa:	b083      	sub	sp, #12
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
 8003a00:	4b03      	ldr	r3, [pc, #12]	; (8003a10 <_ZN14rosserial_msgs3Log7getTypeEv+0x18>)
 8003a02:	4618      	mov	r0, r3
 8003a04:	370c      	adds	r7, #12
 8003a06:	46bd      	mov	sp, r7
 8003a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0c:	4770      	bx	lr
 8003a0e:	bf00      	nop
 8003a10:	0800e304 	.word	0x0800e304

08003a14 <_ZN14rosserial_msgs3Log6getMD5Ev>:
    virtual const char * getMD5() override { return "11abd731c25933261cd6183bd12d6295"; };
 8003a14:	b480      	push	{r7}
 8003a16:	b083      	sub	sp, #12
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
 8003a1c:	4b03      	ldr	r3, [pc, #12]	; (8003a2c <_ZN14rosserial_msgs3Log6getMD5Ev+0x18>)
 8003a1e:	4618      	mov	r0, r3
 8003a20:	370c      	adds	r7, #12
 8003a22:	46bd      	mov	sp, r7
 8003a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a28:	4770      	bx	lr
 8003a2a:	bf00      	nop
 8003a2c:	0800e318 	.word	0x0800e318

08003a30 <_ZN14rosserial_msgs20RequestParamResponseC1Ev>:
      uint32_t strings_length;
      typedef char* _strings_type;
      _strings_type st_strings;
      _strings_type * strings;

    RequestParamResponse():
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b082      	sub	sp, #8
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
      ints_length(0), st_ints(), ints(nullptr),
      floats_length(0), st_floats(), floats(nullptr),
      strings_length(0), st_strings(), strings(nullptr)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	f7ff fc84 	bl	8003348 <_ZN3ros3MsgC1Ev>
 8003a40:	4a11      	ldr	r2, [pc, #68]	; (8003a88 <_ZN14rosserial_msgs20RequestParamResponseC1Ev+0x58>)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	601a      	str	r2, [r3, #0]
      ints_length(0), st_ints(), ints(nullptr),
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	2200      	movs	r2, #0
 8003a4a:	605a      	str	r2, [r3, #4]
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	2200      	movs	r2, #0
 8003a50:	609a      	str	r2, [r3, #8]
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	2200      	movs	r2, #0
 8003a56:	60da      	str	r2, [r3, #12]
      floats_length(0), st_floats(), floats(nullptr),
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	611a      	str	r2, [r3, #16]
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	f04f 0200 	mov.w	r2, #0
 8003a64:	615a      	str	r2, [r3, #20]
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	2200      	movs	r2, #0
 8003a6a:	619a      	str	r2, [r3, #24]
      strings_length(0), st_strings(), strings(nullptr)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	2200      	movs	r2, #0
 8003a70:	61da      	str	r2, [r3, #28]
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	2200      	movs	r2, #0
 8003a76:	621a      	str	r2, [r3, #32]
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	625a      	str	r2, [r3, #36]	; 0x24
    {
    }
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	4618      	mov	r0, r3
 8003a82:	3708      	adds	r7, #8
 8003a84:	46bd      	mov	sp, r7
 8003a86:	bd80      	pop	{r7, pc}
 8003a88:	0800e444 	.word	0x0800e444

08003a8c <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const override
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	b08a      	sub	sp, #40	; 0x28
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	6078      	str	r0, [r7, #4]
 8003a94:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8003a96:	2300      	movs	r3, #0
 8003a98:	627b      	str	r3, [r7, #36]	; 0x24
      *(outbuffer + offset + 0) = (this->ints_length >> (8 * 0)) & 0xFF;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	6859      	ldr	r1, [r3, #4]
 8003a9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aa0:	683a      	ldr	r2, [r7, #0]
 8003aa2:	4413      	add	r3, r2
 8003aa4:	b2ca      	uxtb	r2, r1
 8003aa6:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->ints_length >> (8 * 1)) & 0xFF;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	685b      	ldr	r3, [r3, #4]
 8003aac:	0a19      	lsrs	r1, r3, #8
 8003aae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ab0:	3301      	adds	r3, #1
 8003ab2:	683a      	ldr	r2, [r7, #0]
 8003ab4:	4413      	add	r3, r2
 8003ab6:	b2ca      	uxtb	r2, r1
 8003ab8:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->ints_length >> (8 * 2)) & 0xFF;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	685b      	ldr	r3, [r3, #4]
 8003abe:	0c19      	lsrs	r1, r3, #16
 8003ac0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ac2:	3302      	adds	r3, #2
 8003ac4:	683a      	ldr	r2, [r7, #0]
 8003ac6:	4413      	add	r3, r2
 8003ac8:	b2ca      	uxtb	r2, r1
 8003aca:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->ints_length >> (8 * 3)) & 0xFF;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	685b      	ldr	r3, [r3, #4]
 8003ad0:	0e19      	lsrs	r1, r3, #24
 8003ad2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ad4:	3303      	adds	r3, #3
 8003ad6:	683a      	ldr	r2, [r7, #0]
 8003ad8:	4413      	add	r3, r2
 8003ada:	b2ca      	uxtb	r2, r1
 8003adc:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->ints_length);
 8003ade:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ae0:	3304      	adds	r3, #4
 8003ae2:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < ints_length; i++){
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	623b      	str	r3, [r7, #32]
 8003ae8:	e02a      	b.n	8003b40 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0xb4>
      union {
        int32_t real;
        uint32_t base;
      } u_intsi;
      u_intsi.real = this->ints[i];
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	68da      	ldr	r2, [r3, #12]
 8003aee:	6a3b      	ldr	r3, [r7, #32]
 8003af0:	009b      	lsls	r3, r3, #2
 8003af2:	4413      	add	r3, r2
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	613b      	str	r3, [r7, #16]
      *(outbuffer + offset + 0) = (u_intsi.base >> (8 * 0)) & 0xFF;
 8003af8:	6939      	ldr	r1, [r7, #16]
 8003afa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003afc:	683a      	ldr	r2, [r7, #0]
 8003afe:	4413      	add	r3, r2
 8003b00:	b2ca      	uxtb	r2, r1
 8003b02:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_intsi.base >> (8 * 1)) & 0xFF;
 8003b04:	693b      	ldr	r3, [r7, #16]
 8003b06:	0a19      	lsrs	r1, r3, #8
 8003b08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b0a:	3301      	adds	r3, #1
 8003b0c:	683a      	ldr	r2, [r7, #0]
 8003b0e:	4413      	add	r3, r2
 8003b10:	b2ca      	uxtb	r2, r1
 8003b12:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_intsi.base >> (8 * 2)) & 0xFF;
 8003b14:	693b      	ldr	r3, [r7, #16]
 8003b16:	0c19      	lsrs	r1, r3, #16
 8003b18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b1a:	3302      	adds	r3, #2
 8003b1c:	683a      	ldr	r2, [r7, #0]
 8003b1e:	4413      	add	r3, r2
 8003b20:	b2ca      	uxtb	r2, r1
 8003b22:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_intsi.base >> (8 * 3)) & 0xFF;
 8003b24:	693b      	ldr	r3, [r7, #16]
 8003b26:	0e19      	lsrs	r1, r3, #24
 8003b28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b2a:	3303      	adds	r3, #3
 8003b2c:	683a      	ldr	r2, [r7, #0]
 8003b2e:	4413      	add	r3, r2
 8003b30:	b2ca      	uxtb	r2, r1
 8003b32:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->ints[i]);
 8003b34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b36:	3304      	adds	r3, #4
 8003b38:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < ints_length; i++){
 8003b3a:	6a3b      	ldr	r3, [r7, #32]
 8003b3c:	3301      	adds	r3, #1
 8003b3e:	623b      	str	r3, [r7, #32]
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	685b      	ldr	r3, [r3, #4]
 8003b44:	6a3a      	ldr	r2, [r7, #32]
 8003b46:	429a      	cmp	r2, r3
 8003b48:	d3cf      	bcc.n	8003aea <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x5e>
      }
      *(outbuffer + offset + 0) = (this->floats_length >> (8 * 0)) & 0xFF;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	6919      	ldr	r1, [r3, #16]
 8003b4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b50:	683a      	ldr	r2, [r7, #0]
 8003b52:	4413      	add	r3, r2
 8003b54:	b2ca      	uxtb	r2, r1
 8003b56:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->floats_length >> (8 * 1)) & 0xFF;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	691b      	ldr	r3, [r3, #16]
 8003b5c:	0a19      	lsrs	r1, r3, #8
 8003b5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b60:	3301      	adds	r3, #1
 8003b62:	683a      	ldr	r2, [r7, #0]
 8003b64:	4413      	add	r3, r2
 8003b66:	b2ca      	uxtb	r2, r1
 8003b68:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->floats_length >> (8 * 2)) & 0xFF;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	691b      	ldr	r3, [r3, #16]
 8003b6e:	0c19      	lsrs	r1, r3, #16
 8003b70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b72:	3302      	adds	r3, #2
 8003b74:	683a      	ldr	r2, [r7, #0]
 8003b76:	4413      	add	r3, r2
 8003b78:	b2ca      	uxtb	r2, r1
 8003b7a:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->floats_length >> (8 * 3)) & 0xFF;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	691b      	ldr	r3, [r3, #16]
 8003b80:	0e19      	lsrs	r1, r3, #24
 8003b82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b84:	3303      	adds	r3, #3
 8003b86:	683a      	ldr	r2, [r7, #0]
 8003b88:	4413      	add	r3, r2
 8003b8a:	b2ca      	uxtb	r2, r1
 8003b8c:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->floats_length);
 8003b8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b90:	3304      	adds	r3, #4
 8003b92:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < floats_length; i++){
 8003b94:	2300      	movs	r3, #0
 8003b96:	61fb      	str	r3, [r7, #28]
 8003b98:	e02a      	b.n	8003bf0 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x164>
      union {
        float real;
        uint32_t base;
      } u_floatsi;
      u_floatsi.real = this->floats[i];
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	699a      	ldr	r2, [r3, #24]
 8003b9e:	69fb      	ldr	r3, [r7, #28]
 8003ba0:	009b      	lsls	r3, r3, #2
 8003ba2:	4413      	add	r3, r2
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (u_floatsi.base >> (8 * 0)) & 0xFF;
 8003ba8:	68f9      	ldr	r1, [r7, #12]
 8003baa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bac:	683a      	ldr	r2, [r7, #0]
 8003bae:	4413      	add	r3, r2
 8003bb0:	b2ca      	uxtb	r2, r1
 8003bb2:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_floatsi.base >> (8 * 1)) & 0xFF;
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	0a19      	lsrs	r1, r3, #8
 8003bb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bba:	3301      	adds	r3, #1
 8003bbc:	683a      	ldr	r2, [r7, #0]
 8003bbe:	4413      	add	r3, r2
 8003bc0:	b2ca      	uxtb	r2, r1
 8003bc2:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_floatsi.base >> (8 * 2)) & 0xFF;
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	0c19      	lsrs	r1, r3, #16
 8003bc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bca:	3302      	adds	r3, #2
 8003bcc:	683a      	ldr	r2, [r7, #0]
 8003bce:	4413      	add	r3, r2
 8003bd0:	b2ca      	uxtb	r2, r1
 8003bd2:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_floatsi.base >> (8 * 3)) & 0xFF;
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	0e19      	lsrs	r1, r3, #24
 8003bd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bda:	3303      	adds	r3, #3
 8003bdc:	683a      	ldr	r2, [r7, #0]
 8003bde:	4413      	add	r3, r2
 8003be0:	b2ca      	uxtb	r2, r1
 8003be2:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->floats[i]);
 8003be4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003be6:	3304      	adds	r3, #4
 8003be8:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < floats_length; i++){
 8003bea:	69fb      	ldr	r3, [r7, #28]
 8003bec:	3301      	adds	r3, #1
 8003bee:	61fb      	str	r3, [r7, #28]
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	691b      	ldr	r3, [r3, #16]
 8003bf4:	69fa      	ldr	r2, [r7, #28]
 8003bf6:	429a      	cmp	r2, r3
 8003bf8:	d3cf      	bcc.n	8003b9a <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x10e>
      }
      *(outbuffer + offset + 0) = (this->strings_length >> (8 * 0)) & 0xFF;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	69d9      	ldr	r1, [r3, #28]
 8003bfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c00:	683a      	ldr	r2, [r7, #0]
 8003c02:	4413      	add	r3, r2
 8003c04:	b2ca      	uxtb	r2, r1
 8003c06:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->strings_length >> (8 * 1)) & 0xFF;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	69db      	ldr	r3, [r3, #28]
 8003c0c:	0a19      	lsrs	r1, r3, #8
 8003c0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c10:	3301      	adds	r3, #1
 8003c12:	683a      	ldr	r2, [r7, #0]
 8003c14:	4413      	add	r3, r2
 8003c16:	b2ca      	uxtb	r2, r1
 8003c18:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->strings_length >> (8 * 2)) & 0xFF;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	69db      	ldr	r3, [r3, #28]
 8003c1e:	0c19      	lsrs	r1, r3, #16
 8003c20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c22:	3302      	adds	r3, #2
 8003c24:	683a      	ldr	r2, [r7, #0]
 8003c26:	4413      	add	r3, r2
 8003c28:	b2ca      	uxtb	r2, r1
 8003c2a:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->strings_length >> (8 * 3)) & 0xFF;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	69db      	ldr	r3, [r3, #28]
 8003c30:	0e19      	lsrs	r1, r3, #24
 8003c32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c34:	3303      	adds	r3, #3
 8003c36:	683a      	ldr	r2, [r7, #0]
 8003c38:	4413      	add	r3, r2
 8003c3a:	b2ca      	uxtb	r2, r1
 8003c3c:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->strings_length);
 8003c3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c40:	3304      	adds	r3, #4
 8003c42:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < strings_length; i++){
 8003c44:	2300      	movs	r3, #0
 8003c46:	61bb      	str	r3, [r7, #24]
 8003c48:	e027      	b.n	8003c9a <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x20e>
      uint32_t length_stringsi = strlen(this->strings[i]);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003c4e:	69bb      	ldr	r3, [r7, #24]
 8003c50:	009b      	lsls	r3, r3, #2
 8003c52:	4413      	add	r3, r2
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	4618      	mov	r0, r3
 8003c58:	f7fc fada 	bl	8000210 <strlen>
 8003c5c:	6178      	str	r0, [r7, #20]
      varToArr(outbuffer + offset, length_stringsi);
 8003c5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c60:	683a      	ldr	r2, [r7, #0]
 8003c62:	4413      	add	r3, r2
 8003c64:	6979      	ldr	r1, [r7, #20]
 8003c66:	4618      	mov	r0, r3
 8003c68:	f000 fc96 	bl	8004598 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8003c6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c6e:	3304      	adds	r3, #4
 8003c70:	627b      	str	r3, [r7, #36]	; 0x24
      memcpy(outbuffer + offset, this->strings[i], length_stringsi);
 8003c72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c74:	683a      	ldr	r2, [r7, #0]
 8003c76:	18d0      	adds	r0, r2, r3
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003c7c:	69bb      	ldr	r3, [r7, #24]
 8003c7e:	009b      	lsls	r3, r3, #2
 8003c80:	4413      	add	r3, r2
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	697a      	ldr	r2, [r7, #20]
 8003c86:	4619      	mov	r1, r3
 8003c88:	f00a f96e 	bl	800df68 <memcpy>
      offset += length_stringsi;
 8003c8c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c8e:	697b      	ldr	r3, [r7, #20]
 8003c90:	4413      	add	r3, r2
 8003c92:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < strings_length; i++){
 8003c94:	69bb      	ldr	r3, [r7, #24]
 8003c96:	3301      	adds	r3, #1
 8003c98:	61bb      	str	r3, [r7, #24]
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	69db      	ldr	r3, [r3, #28]
 8003c9e:	69ba      	ldr	r2, [r7, #24]
 8003ca0:	429a      	cmp	r2, r3
 8003ca2:	d3d2      	bcc.n	8003c4a <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x1be>
      }
      return offset;
 8003ca4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	3728      	adds	r7, #40	; 0x28
 8003caa:	46bd      	mov	sp, r7
 8003cac:	bd80      	pop	{r7, pc}

08003cae <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer) override
 8003cae:	b580      	push	{r7, lr}
 8003cb0:	b08e      	sub	sp, #56	; 0x38
 8003cb2:	af00      	add	r7, sp, #0
 8003cb4:	6078      	str	r0, [r7, #4]
 8003cb6:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8003cb8:	2300      	movs	r3, #0
 8003cba:	637b      	str	r3, [r7, #52]	; 0x34
      uint32_t ints_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 8003cbc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003cbe:	683a      	ldr	r2, [r7, #0]
 8003cc0:	4413      	add	r3, r2
 8003cc2:	781b      	ldrb	r3, [r3, #0]
 8003cc4:	623b      	str	r3, [r7, #32]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 8003cc6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003cc8:	3301      	adds	r3, #1
 8003cca:	683a      	ldr	r2, [r7, #0]
 8003ccc:	4413      	add	r3, r2
 8003cce:	781b      	ldrb	r3, [r3, #0]
 8003cd0:	021b      	lsls	r3, r3, #8
 8003cd2:	6a3a      	ldr	r2, [r7, #32]
 8003cd4:	4313      	orrs	r3, r2
 8003cd6:	623b      	str	r3, [r7, #32]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 8003cd8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003cda:	3302      	adds	r3, #2
 8003cdc:	683a      	ldr	r2, [r7, #0]
 8003cde:	4413      	add	r3, r2
 8003ce0:	781b      	ldrb	r3, [r3, #0]
 8003ce2:	041b      	lsls	r3, r3, #16
 8003ce4:	6a3a      	ldr	r2, [r7, #32]
 8003ce6:	4313      	orrs	r3, r2
 8003ce8:	623b      	str	r3, [r7, #32]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 8003cea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003cec:	3303      	adds	r3, #3
 8003cee:	683a      	ldr	r2, [r7, #0]
 8003cf0:	4413      	add	r3, r2
 8003cf2:	781b      	ldrb	r3, [r3, #0]
 8003cf4:	061b      	lsls	r3, r3, #24
 8003cf6:	6a3a      	ldr	r2, [r7, #32]
 8003cf8:	4313      	orrs	r3, r2
 8003cfa:	623b      	str	r3, [r7, #32]
      offset += sizeof(this->ints_length);
 8003cfc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003cfe:	3304      	adds	r3, #4
 8003d00:	637b      	str	r3, [r7, #52]	; 0x34
      if(ints_lengthT > ints_length)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	685b      	ldr	r3, [r3, #4]
 8003d06:	6a3a      	ldr	r2, [r7, #32]
 8003d08:	429a      	cmp	r2, r3
 8003d0a:	d90a      	bls.n	8003d22 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x74>
        this->ints = (int32_t*)realloc(this->ints, ints_lengthT * sizeof(int32_t));
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	68da      	ldr	r2, [r3, #12]
 8003d10:	6a3b      	ldr	r3, [r7, #32]
 8003d12:	009b      	lsls	r3, r3, #2
 8003d14:	4619      	mov	r1, r3
 8003d16:	4610      	mov	r0, r2
 8003d18:	f00a f8ba 	bl	800de90 <realloc>
 8003d1c:	4602      	mov	r2, r0
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	60da      	str	r2, [r3, #12]
      ints_length = ints_lengthT;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6a3a      	ldr	r2, [r7, #32]
 8003d26:	605a      	str	r2, [r3, #4]
      for( uint32_t i = 0; i < ints_length; i++){
 8003d28:	2300      	movs	r3, #0
 8003d2a:	633b      	str	r3, [r7, #48]	; 0x30
 8003d2c:	e035      	b.n	8003d9a <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0xec>
      union {
        int32_t real;
        uint32_t base;
      } u_st_ints;
      u_st_ints.base = 0;
 8003d2e:	2300      	movs	r3, #0
 8003d30:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8003d32:	697b      	ldr	r3, [r7, #20]
 8003d34:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003d36:	6839      	ldr	r1, [r7, #0]
 8003d38:	440a      	add	r2, r1
 8003d3a:	7812      	ldrb	r2, [r2, #0]
 8003d3c:	4313      	orrs	r3, r2
 8003d3e:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8003d40:	697a      	ldr	r2, [r7, #20]
 8003d42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003d44:	3301      	adds	r3, #1
 8003d46:	6839      	ldr	r1, [r7, #0]
 8003d48:	440b      	add	r3, r1
 8003d4a:	781b      	ldrb	r3, [r3, #0]
 8003d4c:	021b      	lsls	r3, r3, #8
 8003d4e:	4313      	orrs	r3, r2
 8003d50:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8003d52:	697a      	ldr	r2, [r7, #20]
 8003d54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003d56:	3302      	adds	r3, #2
 8003d58:	6839      	ldr	r1, [r7, #0]
 8003d5a:	440b      	add	r3, r1
 8003d5c:	781b      	ldrb	r3, [r3, #0]
 8003d5e:	041b      	lsls	r3, r3, #16
 8003d60:	4313      	orrs	r3, r2
 8003d62:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8003d64:	697a      	ldr	r2, [r7, #20]
 8003d66:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003d68:	3303      	adds	r3, #3
 8003d6a:	6839      	ldr	r1, [r7, #0]
 8003d6c:	440b      	add	r3, r1
 8003d6e:	781b      	ldrb	r3, [r3, #0]
 8003d70:	061b      	lsls	r3, r3, #24
 8003d72:	4313      	orrs	r3, r2
 8003d74:	617b      	str	r3, [r7, #20]
      this->st_ints = u_st_ints.real;
 8003d76:	697a      	ldr	r2, [r7, #20]
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	609a      	str	r2, [r3, #8]
      offset += sizeof(this->st_ints);
 8003d7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003d7e:	3304      	adds	r3, #4
 8003d80:	637b      	str	r3, [r7, #52]	; 0x34
        memcpy( &(this->ints[i]), &(this->st_ints), sizeof(int32_t));
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	68da      	ldr	r2, [r3, #12]
 8003d86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d88:	009b      	lsls	r3, r3, #2
 8003d8a:	4413      	add	r3, r2
 8003d8c:	687a      	ldr	r2, [r7, #4]
 8003d8e:	3208      	adds	r2, #8
 8003d90:	6812      	ldr	r2, [r2, #0]
 8003d92:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < ints_length; i++){
 8003d94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d96:	3301      	adds	r3, #1
 8003d98:	633b      	str	r3, [r7, #48]	; 0x30
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	685b      	ldr	r3, [r3, #4]
 8003d9e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003da0:	429a      	cmp	r2, r3
 8003da2:	d3c4      	bcc.n	8003d2e <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x80>
      }
      uint32_t floats_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 8003da4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003da6:	683a      	ldr	r2, [r7, #0]
 8003da8:	4413      	add	r3, r2
 8003daa:	781b      	ldrb	r3, [r3, #0]
 8003dac:	61fb      	str	r3, [r7, #28]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 8003dae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003db0:	3301      	adds	r3, #1
 8003db2:	683a      	ldr	r2, [r7, #0]
 8003db4:	4413      	add	r3, r2
 8003db6:	781b      	ldrb	r3, [r3, #0]
 8003db8:	021b      	lsls	r3, r3, #8
 8003dba:	69fa      	ldr	r2, [r7, #28]
 8003dbc:	4313      	orrs	r3, r2
 8003dbe:	61fb      	str	r3, [r7, #28]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 8003dc0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003dc2:	3302      	adds	r3, #2
 8003dc4:	683a      	ldr	r2, [r7, #0]
 8003dc6:	4413      	add	r3, r2
 8003dc8:	781b      	ldrb	r3, [r3, #0]
 8003dca:	041b      	lsls	r3, r3, #16
 8003dcc:	69fa      	ldr	r2, [r7, #28]
 8003dce:	4313      	orrs	r3, r2
 8003dd0:	61fb      	str	r3, [r7, #28]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 8003dd2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003dd4:	3303      	adds	r3, #3
 8003dd6:	683a      	ldr	r2, [r7, #0]
 8003dd8:	4413      	add	r3, r2
 8003dda:	781b      	ldrb	r3, [r3, #0]
 8003ddc:	061b      	lsls	r3, r3, #24
 8003dde:	69fa      	ldr	r2, [r7, #28]
 8003de0:	4313      	orrs	r3, r2
 8003de2:	61fb      	str	r3, [r7, #28]
      offset += sizeof(this->floats_length);
 8003de4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003de6:	3304      	adds	r3, #4
 8003de8:	637b      	str	r3, [r7, #52]	; 0x34
      if(floats_lengthT > floats_length)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	691b      	ldr	r3, [r3, #16]
 8003dee:	69fa      	ldr	r2, [r7, #28]
 8003df0:	429a      	cmp	r2, r3
 8003df2:	d90a      	bls.n	8003e0a <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x15c>
        this->floats = (float*)realloc(this->floats, floats_lengthT * sizeof(float));
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	699a      	ldr	r2, [r3, #24]
 8003df8:	69fb      	ldr	r3, [r7, #28]
 8003dfa:	009b      	lsls	r3, r3, #2
 8003dfc:	4619      	mov	r1, r3
 8003dfe:	4610      	mov	r0, r2
 8003e00:	f00a f846 	bl	800de90 <realloc>
 8003e04:	4602      	mov	r2, r0
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	619a      	str	r2, [r3, #24]
      floats_length = floats_lengthT;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	69fa      	ldr	r2, [r7, #28]
 8003e0e:	611a      	str	r2, [r3, #16]
      for( uint32_t i = 0; i < floats_length; i++){
 8003e10:	2300      	movs	r3, #0
 8003e12:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003e14:	e035      	b.n	8003e82 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x1d4>
      union {
        float real;
        uint32_t base;
      } u_st_floats;
      u_st_floats.base = 0;
 8003e16:	2300      	movs	r3, #0
 8003e18:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8003e1a:	693b      	ldr	r3, [r7, #16]
 8003e1c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003e1e:	6839      	ldr	r1, [r7, #0]
 8003e20:	440a      	add	r2, r1
 8003e22:	7812      	ldrb	r2, [r2, #0]
 8003e24:	4313      	orrs	r3, r2
 8003e26:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8003e28:	693a      	ldr	r2, [r7, #16]
 8003e2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e2c:	3301      	adds	r3, #1
 8003e2e:	6839      	ldr	r1, [r7, #0]
 8003e30:	440b      	add	r3, r1
 8003e32:	781b      	ldrb	r3, [r3, #0]
 8003e34:	021b      	lsls	r3, r3, #8
 8003e36:	4313      	orrs	r3, r2
 8003e38:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8003e3a:	693a      	ldr	r2, [r7, #16]
 8003e3c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e3e:	3302      	adds	r3, #2
 8003e40:	6839      	ldr	r1, [r7, #0]
 8003e42:	440b      	add	r3, r1
 8003e44:	781b      	ldrb	r3, [r3, #0]
 8003e46:	041b      	lsls	r3, r3, #16
 8003e48:	4313      	orrs	r3, r2
 8003e4a:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8003e4c:	693a      	ldr	r2, [r7, #16]
 8003e4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e50:	3303      	adds	r3, #3
 8003e52:	6839      	ldr	r1, [r7, #0]
 8003e54:	440b      	add	r3, r1
 8003e56:	781b      	ldrb	r3, [r3, #0]
 8003e58:	061b      	lsls	r3, r3, #24
 8003e5a:	4313      	orrs	r3, r2
 8003e5c:	613b      	str	r3, [r7, #16]
      this->st_floats = u_st_floats.real;
 8003e5e:	693a      	ldr	r2, [r7, #16]
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	615a      	str	r2, [r3, #20]
      offset += sizeof(this->st_floats);
 8003e64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e66:	3304      	adds	r3, #4
 8003e68:	637b      	str	r3, [r7, #52]	; 0x34
        memcpy( &(this->floats[i]), &(this->st_floats), sizeof(float));
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	699a      	ldr	r2, [r3, #24]
 8003e6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e70:	009b      	lsls	r3, r3, #2
 8003e72:	4413      	add	r3, r2
 8003e74:	687a      	ldr	r2, [r7, #4]
 8003e76:	3214      	adds	r2, #20
 8003e78:	6812      	ldr	r2, [r2, #0]
 8003e7a:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < floats_length; i++){
 8003e7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e7e:	3301      	adds	r3, #1
 8003e80:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	691b      	ldr	r3, [r3, #16]
 8003e86:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003e88:	429a      	cmp	r2, r3
 8003e8a:	d3c4      	bcc.n	8003e16 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x168>
      }
      uint32_t strings_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 8003e8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e8e:	683a      	ldr	r2, [r7, #0]
 8003e90:	4413      	add	r3, r2
 8003e92:	781b      	ldrb	r3, [r3, #0]
 8003e94:	61bb      	str	r3, [r7, #24]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 8003e96:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e98:	3301      	adds	r3, #1
 8003e9a:	683a      	ldr	r2, [r7, #0]
 8003e9c:	4413      	add	r3, r2
 8003e9e:	781b      	ldrb	r3, [r3, #0]
 8003ea0:	021b      	lsls	r3, r3, #8
 8003ea2:	69ba      	ldr	r2, [r7, #24]
 8003ea4:	4313      	orrs	r3, r2
 8003ea6:	61bb      	str	r3, [r7, #24]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 8003ea8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003eaa:	3302      	adds	r3, #2
 8003eac:	683a      	ldr	r2, [r7, #0]
 8003eae:	4413      	add	r3, r2
 8003eb0:	781b      	ldrb	r3, [r3, #0]
 8003eb2:	041b      	lsls	r3, r3, #16
 8003eb4:	69ba      	ldr	r2, [r7, #24]
 8003eb6:	4313      	orrs	r3, r2
 8003eb8:	61bb      	str	r3, [r7, #24]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 8003eba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003ebc:	3303      	adds	r3, #3
 8003ebe:	683a      	ldr	r2, [r7, #0]
 8003ec0:	4413      	add	r3, r2
 8003ec2:	781b      	ldrb	r3, [r3, #0]
 8003ec4:	061b      	lsls	r3, r3, #24
 8003ec6:	69ba      	ldr	r2, [r7, #24]
 8003ec8:	4313      	orrs	r3, r2
 8003eca:	61bb      	str	r3, [r7, #24]
      offset += sizeof(this->strings_length);
 8003ecc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003ece:	3304      	adds	r3, #4
 8003ed0:	637b      	str	r3, [r7, #52]	; 0x34
      if(strings_lengthT > strings_length)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	69db      	ldr	r3, [r3, #28]
 8003ed6:	69ba      	ldr	r2, [r7, #24]
 8003ed8:	429a      	cmp	r2, r3
 8003eda:	d90a      	bls.n	8003ef2 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x244>
        this->strings = (char**)realloc(this->strings, strings_lengthT * sizeof(char*));
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003ee0:	69bb      	ldr	r3, [r7, #24]
 8003ee2:	009b      	lsls	r3, r3, #2
 8003ee4:	4619      	mov	r1, r3
 8003ee6:	4610      	mov	r0, r2
 8003ee8:	f009 ffd2 	bl	800de90 <realloc>
 8003eec:	4602      	mov	r2, r0
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	625a      	str	r2, [r3, #36]	; 0x24
      strings_length = strings_lengthT;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	69ba      	ldr	r2, [r7, #24]
 8003ef6:	61da      	str	r2, [r3, #28]
      for( uint32_t i = 0; i < strings_length; i++){
 8003ef8:	2300      	movs	r3, #0
 8003efa:	62bb      	str	r3, [r7, #40]	; 0x28
 8003efc:	e03e      	b.n	8003f7c <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x2ce>
      uint32_t length_st_strings;
      arrToVar(length_st_strings, (inbuffer + offset));
 8003efe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f00:	683a      	ldr	r2, [r7, #0]
 8003f02:	441a      	add	r2, r3
 8003f04:	f107 030c 	add.w	r3, r7, #12
 8003f08:	4611      	mov	r1, r2
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	f000 fb63 	bl	80045d6 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8003f10:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f12:	3304      	adds	r3, #4
 8003f14:	637b      	str	r3, [r7, #52]	; 0x34
      for(unsigned int k= offset; k< offset+length_st_strings; ++k){
 8003f16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f18:	627b      	str	r3, [r7, #36]	; 0x24
 8003f1a:	e00b      	b.n	8003f34 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x286>
          inbuffer[k-1]=inbuffer[k];
 8003f1c:	683a      	ldr	r2, [r7, #0]
 8003f1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f20:	441a      	add	r2, r3
 8003f22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f24:	3b01      	subs	r3, #1
 8003f26:	6839      	ldr	r1, [r7, #0]
 8003f28:	440b      	add	r3, r1
 8003f2a:	7812      	ldrb	r2, [r2, #0]
 8003f2c:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_st_strings; ++k){
 8003f2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f30:	3301      	adds	r3, #1
 8003f32:	627b      	str	r3, [r7, #36]	; 0x24
 8003f34:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	4413      	add	r3, r2
 8003f3a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f3c:	429a      	cmp	r2, r3
 8003f3e:	d3ed      	bcc.n	8003f1c <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x26e>
      }
      inbuffer[offset+length_st_strings-1]=0;
 8003f40:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	4413      	add	r3, r2
 8003f46:	3b01      	subs	r3, #1
 8003f48:	683a      	ldr	r2, [r7, #0]
 8003f4a:	4413      	add	r3, r2
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	701a      	strb	r2, [r3, #0]
      this->st_strings = (char *)(inbuffer + offset-1);
 8003f50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f52:	3b01      	subs	r3, #1
 8003f54:	683a      	ldr	r2, [r7, #0]
 8003f56:	441a      	add	r2, r3
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	621a      	str	r2, [r3, #32]
      offset += length_st_strings;
 8003f5c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	4413      	add	r3, r2
 8003f62:	637b      	str	r3, [r7, #52]	; 0x34
        memcpy( &(this->strings[i]), &(this->st_strings), sizeof(char*));
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003f68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f6a:	009b      	lsls	r3, r3, #2
 8003f6c:	4413      	add	r3, r2
 8003f6e:	687a      	ldr	r2, [r7, #4]
 8003f70:	3220      	adds	r2, #32
 8003f72:	6812      	ldr	r2, [r2, #0]
 8003f74:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < strings_length; i++){
 8003f76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f78:	3301      	adds	r3, #1
 8003f7a:	62bb      	str	r3, [r7, #40]	; 0x28
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	69db      	ldr	r3, [r3, #28]
 8003f80:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003f82:	429a      	cmp	r2, r3
 8003f84:	d3bb      	bcc.n	8003efe <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x250>
      }
     return offset;
 8003f86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    }
 8003f88:	4618      	mov	r0, r3
 8003f8a:	3738      	adds	r7, #56	; 0x38
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	bd80      	pop	{r7, pc}

08003f90 <_ZN14rosserial_msgs20RequestParamResponse7getTypeEv>:

    virtual const char * getType() override { return REQUESTPARAM; };
 8003f90:	b480      	push	{r7}
 8003f92:	b083      	sub	sp, #12
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	6078      	str	r0, [r7, #4]
 8003f98:	4b03      	ldr	r3, [pc, #12]	; (8003fa8 <_ZN14rosserial_msgs20RequestParamResponse7getTypeEv+0x18>)
 8003f9a:	4618      	mov	r0, r3
 8003f9c:	370c      	adds	r7, #12
 8003f9e:	46bd      	mov	sp, r7
 8003fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa4:	4770      	bx	lr
 8003fa6:	bf00      	nop
 8003fa8:	0800e3e0 	.word	0x0800e3e0

08003fac <_ZN14rosserial_msgs20RequestParamResponse6getMD5Ev>:
    virtual const char * getMD5() override { return "9f0e98bda65981986ddf53afa7a40e49"; };
 8003fac:	b480      	push	{r7}
 8003fae:	b083      	sub	sp, #12
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	6078      	str	r0, [r7, #4]
 8003fb4:	4b03      	ldr	r3, [pc, #12]	; (8003fc4 <_ZN14rosserial_msgs20RequestParamResponse6getMD5Ev+0x18>)
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	370c      	adds	r7, #12
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc0:	4770      	bx	lr
 8003fc2:	bf00      	nop
 8003fc4:	0800e33c 	.word	0x0800e33c

08003fc8 <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>:

/* Generic Publisher */
class Publisher
{
public:
  Publisher(const char * topic_name, Msg * msg, int endpoint = rosserial_msgs::TopicInfo::ID_PUBLISHER) :
 8003fc8:	b480      	push	{r7}
 8003fca:	b085      	sub	sp, #20
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	60f8      	str	r0, [r7, #12]
 8003fd0:	60b9      	str	r1, [r7, #8]
 8003fd2:	607a      	str	r2, [r7, #4]
 8003fd4:	603b      	str	r3, [r7, #0]
    topic_(topic_name),
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	68ba      	ldr	r2, [r7, #8]
 8003fda:	601a      	str	r2, [r3, #0]
    msg_(msg),
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	687a      	ldr	r2, [r7, #4]
 8003fe0:	605a      	str	r2, [r3, #4]
    endpoint_(endpoint) {};
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	683a      	ldr	r2, [r7, #0]
 8003fe6:	611a      	str	r2, [r3, #16]
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	4618      	mov	r0, r3
 8003fec:	3714      	adds	r7, #20
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff4:	4770      	bx	lr

08003ff6 <_ZN3ros9Publisher7publishEPKNS_3MsgE>:

  int publish(const Msg * msg)
 8003ff6:	b580      	push	{r7, lr}
 8003ff8:	b082      	sub	sp, #8
 8003ffa:	af00      	add	r7, sp, #0
 8003ffc:	6078      	str	r0, [r7, #4]
 8003ffe:	6039      	str	r1, [r7, #0]
  {
    return nh_->publish(id_, msg);
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	68d8      	ldr	r0, [r3, #12]
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	68db      	ldr	r3, [r3, #12]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	687a      	ldr	r2, [r7, #4]
 800400e:	6891      	ldr	r1, [r2, #8]
 8004010:	683a      	ldr	r2, [r7, #0]
 8004012:	4798      	blx	r3
 8004014:	4603      	mov	r3, r0
  };
 8004016:	4618      	mov	r0, r3
 8004018:	3708      	adds	r7, #8
 800401a:	46bd      	mov	sp, r7
 800401c:	bd80      	pop	{r7, pc}

0800401e <_ZN3ros9Publisher15getEndpointTypeEv>:
  int getEndpointType()
 800401e:	b480      	push	{r7}
 8004020:	b083      	sub	sp, #12
 8004022:	af00      	add	r7, sp, #0
 8004024:	6078      	str	r0, [r7, #4]
  {
    return endpoint_;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	691b      	ldr	r3, [r3, #16]
  }
 800402a:	4618      	mov	r0, r3
 800402c:	370c      	adds	r7, #12
 800402e:	46bd      	mov	sp, r7
 8004030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004034:	4770      	bx	lr

08004036 <_ZN11SerialClassC1ER20__UART_HandleTypeDef>:
	uint16_t tx_head = 0;
	uint16_t tx_tail = 0;
	UART_HandleTypeDef &huart;

public:
	SerialClass(UART_HandleTypeDef &huart) : huart(huart)
 8004036:	b480      	push	{r7}
 8004038:	b083      	sub	sp, #12
 800403a:	af00      	add	r7, sp, #0
 800403c:	6078      	str	r0, [r7, #4]
 800403e:	6039      	str	r1, [r7, #0]
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004046:	2201      	movs	r2, #1
 8004048:	701a      	strb	r2, [r3, #0]
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004050:	2200      	movs	r2, #0
 8004052:	805a      	strh	r2, [r3, #2]
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800405a:	2200      	movs	r2, #0
 800405c:	809a      	strh	r2, [r3, #4]
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004064:	2200      	movs	r2, #0
 8004066:	80da      	strh	r2, [r3, #6]
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800406e:	461a      	mov	r2, r3
 8004070:	683b      	ldr	r3, [r7, #0]
 8004072:	6093      	str	r3, [r2, #8]
	{
		//this->huart = huart;
	}
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	4618      	mov	r0, r3
 8004078:	370c      	adds	r7, #12
 800407a:	46bd      	mov	sp, r7
 800407c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004080:	4770      	bx	lr

08004082 <_ZN11SerialClass10get_handleEv>:

	inline UART_HandleTypeDef * const get_handle(void)
 8004082:	b480      	push	{r7}
 8004084:	b083      	sub	sp, #12
 8004086:	af00      	add	r7, sp, #0
 8004088:	6078      	str	r0, [r7, #4]
	{
		return &huart;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004090:	689b      	ldr	r3, [r3, #8]
	}
 8004092:	4618      	mov	r0, r3
 8004094:	370c      	adds	r7, #12
 8004096:	46bd      	mov	sp, r7
 8004098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800409c:	4770      	bx	lr

0800409e <_ZN11SerialClass9start_dmaEv>:

	inline void start_dma(void)
 800409e:	b580      	push	{r7, lr}
 80040a0:	b082      	sub	sp, #8
 80040a2:	af00      	add	r7, sp, #0
 80040a4:	6078      	str	r0, [r7, #4]
	{
		tx_cplt = true;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80040ac:	2201      	movs	r2, #1
 80040ae:	701a      	strb	r2, [r3, #0]
		rx_tail = 0;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80040b6:	2200      	movs	r2, #0
 80040b8:	805a      	strh	r2, [r3, #2]
		HAL_UART_Receive_DMA(&huart, (uint8_t *) rx_buf, BUF_SIZE);
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80040c0:	6898      	ldr	r0, [r3, #8]
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80040c8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80040cc:	4619      	mov	r1, r3
 80040ce:	f005 ff79 	bl	8009fc4 <HAL_UART_Receive_DMA>
	}
 80040d2:	bf00      	nop
 80040d4:	3708      	adds	r7, #8
 80040d6:	46bd      	mov	sp, r7
 80040d8:	bd80      	pop	{r7, pc}

080040da <_ZN11SerialClass4readEv>:



	inline int read(void)
 80040da:	b480      	push	{r7}
 80040dc:	b085      	sub	sp, #20
 80040de:	af00      	add	r7, sp, #0
 80040e0:	6078      	str	r0, [r7, #4]
	{
		uint16_t rx_head = (BUF_SIZE - huart.hdmarx->Instance->NDTR)
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80040e8:	689b      	ldr	r3, [r3, #8]
 80040ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	685b      	ldr	r3, [r3, #4]
 80040f0:	b29b      	uxth	r3, r3
 80040f2:	f5c3 6300 	rsb	r3, r3, #2048	; 0x800
 80040f6:	b29b      	uxth	r3, r3
				& buf_mask;
 80040f8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80040fc:	81fb      	strh	r3, [r7, #14]
		if (rx_tail == rx_head)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004104:	885b      	ldrh	r3, [r3, #2]
 8004106:	89fa      	ldrh	r2, [r7, #14]
 8004108:	429a      	cmp	r2, r3
 800410a:	d102      	bne.n	8004112 <_ZN11SerialClass4readEv+0x38>
		{
			return -1;
 800410c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004110:	e01b      	b.n	800414a <_ZN11SerialClass4readEv+0x70>
		}

		int c = (int) rx_buf[rx_tail++];
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004118:	885b      	ldrh	r3, [r3, #2]
 800411a:	1c5a      	adds	r2, r3, #1
 800411c:	b291      	uxth	r1, r2
 800411e:	687a      	ldr	r2, [r7, #4]
 8004120:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8004124:	8051      	strh	r1, [r2, #2]
 8004126:	461a      	mov	r2, r3
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	4413      	add	r3, r2
 800412c:	f893 3800 	ldrb.w	r3, [r3, #2048]	; 0x800
 8004130:	60bb      	str	r3, [r7, #8]
		rx_tail &= buf_mask;
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004138:	885b      	ldrh	r3, [r3, #2]
 800413a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800413e:	b29a      	uxth	r2, r3
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004146:	805a      	strh	r2, [r3, #2]
		return c;
 8004148:	68bb      	ldr	r3, [r7, #8]
	}
 800414a:	4618      	mov	r0, r3
 800414c:	3714      	adds	r7, #20
 800414e:	46bd      	mov	sp, r7
 8004150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004154:	4770      	bx	lr

08004156 <_ZN11SerialClass5writeEPKhi>:

	inline void write(const uint8_t * const c, const int length)
 8004156:	b580      	push	{r7, lr}
 8004158:	b086      	sub	sp, #24
 800415a:	af00      	add	r7, sp, #0
 800415c:	60f8      	str	r0, [r7, #12]
 800415e:	60b9      	str	r1, [r7, #8]
 8004160:	607a      	str	r2, [r7, #4]
	{
		if (length > BUF_SIZE || length < 1)
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004168:	dc35      	bgt.n	80041d6 <_ZN11SerialClass5writeEPKhi+0x80>
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	2b00      	cmp	r3, #0
 800416e:	dd32      	ble.n	80041d6 <_ZN11SerialClass5writeEPKhi+0x80>
		{
			return;
		}

		while(!tx_cplt)
 8004170:	bf00      	nop
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004178:	781b      	ldrb	r3, [r3, #0]
 800417a:	f083 0301 	eor.w	r3, r3, #1
 800417e:	b2db      	uxtb	r3, r3
 8004180:	2b00      	cmp	r3, #0
 8004182:	d1f6      	bne.n	8004172 <_ZN11SerialClass5writeEPKhi+0x1c>
		{

		}

		for (int i = 0; i < length; i++)
 8004184:	2300      	movs	r3, #0
 8004186:	617b      	str	r3, [r7, #20]
 8004188:	e00b      	b.n	80041a2 <_ZN11SerialClass5writeEPKhi+0x4c>
		{
			tx_buf[i] = c[i];
 800418a:	697b      	ldr	r3, [r7, #20]
 800418c:	68ba      	ldr	r2, [r7, #8]
 800418e:	4413      	add	r3, r2
 8004190:	7819      	ldrb	r1, [r3, #0]
 8004192:	68fa      	ldr	r2, [r7, #12]
 8004194:	697b      	ldr	r3, [r7, #20]
 8004196:	4413      	add	r3, r2
 8004198:	460a      	mov	r2, r1
 800419a:	701a      	strb	r2, [r3, #0]
		for (int i = 0; i < length; i++)
 800419c:	697b      	ldr	r3, [r7, #20]
 800419e:	3301      	adds	r3, #1
 80041a0:	617b      	str	r3, [r7, #20]
 80041a2:	697a      	ldr	r2, [r7, #20]
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	429a      	cmp	r2, r3
 80041a8:	dbef      	blt.n	800418a <_ZN11SerialClass5writeEPKhi+0x34>
		}

		if(tx_cplt)
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80041b0:	781b      	ldrb	r3, [r3, #0]
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d010      	beq.n	80041d8 <_ZN11SerialClass5writeEPKhi+0x82>
		{
			tx_cplt = false;
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80041bc:	2200      	movs	r2, #0
 80041be:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit_DMA(&huart, tx_buf, length);
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80041c6:	689b      	ldr	r3, [r3, #8]
 80041c8:	68f9      	ldr	r1, [r7, #12]
 80041ca:	687a      	ldr	r2, [r7, #4]
 80041cc:	b292      	uxth	r2, r2
 80041ce:	4618      	mov	r0, r3
 80041d0:	f005 fe88 	bl	8009ee4 <HAL_UART_Transmit_DMA>
 80041d4:	e000      	b.n	80041d8 <_ZN11SerialClass5writeEPKhi+0x82>
			return;
 80041d6:	bf00      	nop
		}
	}
 80041d8:	3718      	adds	r7, #24
 80041da:	46bd      	mov	sp, r7
 80041dc:	bd80      	pop	{r7, pc}

080041de <_ZN11SerialClass16tx_cplt_callbackEv>:

	inline void tx_cplt_callback(void)
 80041de:	b480      	push	{r7}
 80041e0:	b083      	sub	sp, #12
 80041e2:	af00      	add	r7, sp, #0
 80041e4:	6078      	str	r0, [r7, #4]
	{
		tx_cplt = true;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80041ec:	2201      	movs	r2, #1
 80041ee:	701a      	strb	r2, [r3, #0]
	}
 80041f0:	bf00      	nop
 80041f2:	370c      	adds	r7, #12
 80041f4:	46bd      	mov	sp, r7
 80041f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041fa:	4770      	bx	lr

080041fc <_ZN11SerialClass10reset_rbufEv>:

    inline void reset_rbuf(void){
 80041fc:	b580      	push	{r7, lr}
 80041fe:	b082      	sub	sp, #8
 8004200:	af00      	add	r7, sp, #0
 8004202:	6078      	str	r0, [r7, #4]
      HAL_UART_Receive_DMA(&huart, (uint8_t *) rx_buf, BUF_SIZE);
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800420a:	6898      	ldr	r0, [r3, #8]
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004212:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004216:	4619      	mov	r1, r3
 8004218:	f005 fed4 	bl	8009fc4 <HAL_UART_Receive_DMA>
    }
 800421c:	bf00      	nop
 800421e:	3708      	adds	r7, #8
 8004220:	46bd      	mov	sp, r7
 8004222:	bd80      	pop	{r7, pc}

08004224 <HAL_UART_TxCpltCallback>:
SerialClass serial(huart2);
//SerialClass serial(huart2);
//SerialClass serial(huart3);

extern "C" void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004224:	b590      	push	{r4, r7, lr}
 8004226:	b083      	sub	sp, #12
 8004228:	af00      	add	r7, sp, #0
 800422a:	6078      	str	r0, [r7, #4]
//	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);

	// comparing pointer
	if (huart->Instance == serial.get_handle()->Instance)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681c      	ldr	r4, [r3, #0]
 8004230:	4809      	ldr	r0, [pc, #36]	; (8004258 <HAL_UART_TxCpltCallback+0x34>)
 8004232:	f7ff ff26 	bl	8004082 <_ZN11SerialClass10get_handleEv>
 8004236:	4603      	mov	r3, r0
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	429c      	cmp	r4, r3
 800423c:	bf0c      	ite	eq
 800423e:	2301      	moveq	r3, #1
 8004240:	2300      	movne	r3, #0
 8004242:	b2db      	uxtb	r3, r3
 8004244:	2b00      	cmp	r3, #0
 8004246:	d002      	beq.n	800424e <HAL_UART_TxCpltCallback+0x2a>
	{
		serial.tx_cplt_callback();
 8004248:	4803      	ldr	r0, [pc, #12]	; (8004258 <HAL_UART_TxCpltCallback+0x34>)
 800424a:	f7ff ffc8 	bl	80041de <_ZN11SerialClass16tx_cplt_callbackEv>
//		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);

	}
}
 800424e:	bf00      	nop
 8004250:	370c      	adds	r7, #12
 8004252:	46bd      	mov	sp, r7
 8004254:	bd90      	pop	{r4, r7, pc}
 8004256:	bf00      	nop
 8004258:	2000085c 	.word	0x2000085c

0800425c <HAL_UART_RxCpltCallback>:

extern "C" void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800425c:	b580      	push	{r7, lr}
 800425e:	b082      	sub	sp, #8
 8004260:	af00      	add	r7, sp, #0
 8004262:	6078      	str	r0, [r7, #4]
	serial.reset_rbuf();
 8004264:	4803      	ldr	r0, [pc, #12]	; (8004274 <HAL_UART_RxCpltCallback+0x18>)
 8004266:	f7ff ffc9 	bl	80041fc <_ZN11SerialClass10reset_rbufEv>
	//HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);

}
 800426a:	bf00      	nop
 800426c:	3708      	adds	r7, #8
 800426e:	46bd      	mov	sp, r7
 8004270:	bd80      	pop	{r7, pc}
 8004272:	bf00      	nop
 8004274:	2000085c 	.word	0x2000085c

08004278 <_ZN13STM32HardwareC1Ev>:
#include "SerialClass.h"

class STM32Hardware
{
public:
	STM32Hardware() :
 8004278:	b480      	push	{r7}
 800427a:	b083      	sub	sp, #12
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]
			com(&serial)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	4a04      	ldr	r2, [pc, #16]	; (8004294 <_ZN13STM32HardwareC1Ev+0x1c>)
 8004284:	601a      	str	r2, [r3, #0]
	{

	}
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	4618      	mov	r0, r3
 800428a:	370c      	adds	r7, #12
 800428c:	46bd      	mov	sp, r7
 800428e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004292:	4770      	bx	lr
 8004294:	2000085c 	.word	0x2000085c

08004298 <_ZN13STM32Hardware4initEv>:

	void init()
 8004298:	b580      	push	{r7, lr}
 800429a:	b082      	sub	sp, #8
 800429c:	af00      	add	r7, sp, #0
 800429e:	6078      	str	r0, [r7, #4]
	{
		com->start_dma();
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	4618      	mov	r0, r3
 80042a6:	f7ff fefa 	bl	800409e <_ZN11SerialClass9start_dmaEv>
	}
 80042aa:	bf00      	nop
 80042ac:	3708      	adds	r7, #8
 80042ae:	46bd      	mov	sp, r7
 80042b0:	bd80      	pop	{r7, pc}

080042b2 <_ZN13STM32Hardware4readEv>:

	int read()
 80042b2:	b580      	push	{r7, lr}
 80042b4:	b082      	sub	sp, #8
 80042b6:	af00      	add	r7, sp, #0
 80042b8:	6078      	str	r0, [r7, #4]
	{
		return com->read();
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	4618      	mov	r0, r3
 80042c0:	f7ff ff0b 	bl	80040da <_ZN11SerialClass4readEv>
 80042c4:	4603      	mov	r3, r0
	}
 80042c6:	4618      	mov	r0, r3
 80042c8:	3708      	adds	r7, #8
 80042ca:	46bd      	mov	sp, r7
 80042cc:	bd80      	pop	{r7, pc}

080042ce <_ZN13STM32Hardware5writeEPhi>:

	void write(uint8_t* data, int length)
 80042ce:	b580      	push	{r7, lr}
 80042d0:	b084      	sub	sp, #16
 80042d2:	af00      	add	r7, sp, #0
 80042d4:	60f8      	str	r0, [r7, #12]
 80042d6:	60b9      	str	r1, [r7, #8]
 80042d8:	607a      	str	r2, [r7, #4]
	{
		com->write(data, length);
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	687a      	ldr	r2, [r7, #4]
 80042e0:	68b9      	ldr	r1, [r7, #8]
 80042e2:	4618      	mov	r0, r3
 80042e4:	f7ff ff37 	bl	8004156 <_ZN11SerialClass5writeEPKhi>
	}
 80042e8:	bf00      	nop
 80042ea:	3710      	adds	r7, #16
 80042ec:	46bd      	mov	sp, r7
 80042ee:	bd80      	pop	{r7, pc}

080042f0 <_ZN13STM32Hardware4timeEv>:

	unsigned long time()
 80042f0:	b580      	push	{r7, lr}
 80042f2:	b082      	sub	sp, #8
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	6078      	str	r0, [r7, #4]
	{
		return HAL_GetTick();
 80042f8:	f001 fb38 	bl	800596c <HAL_GetTick>
 80042fc:	4603      	mov	r3, r0
	}
 80042fe:	4618      	mov	r0, r3
 8004300:	3708      	adds	r7, #8
 8004302:	46bd      	mov	sp, r7
 8004304:	bd80      	pop	{r7, pc}
	...

08004308 <_ZN8std_msgs6StringC1Ev>:
  {
    public:
      typedef const char* _data_type;
      _data_type data;

    String():
 8004308:	b580      	push	{r7, lr}
 800430a:	b082      	sub	sp, #8
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
      data("")
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	4618      	mov	r0, r3
 8004314:	f7ff f818 	bl	8003348 <_ZN3ros3MsgC1Ev>
 8004318:	4a05      	ldr	r2, [pc, #20]	; (8004330 <_ZN8std_msgs6StringC1Ev+0x28>)
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	601a      	str	r2, [r3, #0]
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	4a04      	ldr	r2, [pc, #16]	; (8004334 <_ZN8std_msgs6StringC1Ev+0x2c>)
 8004322:	605a      	str	r2, [r3, #4]
    {
    }
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	4618      	mov	r0, r3
 8004328:	3708      	adds	r7, #8
 800432a:	46bd      	mov	sp, r7
 800432c:	bd80      	pop	{r7, pc}
 800432e:	bf00      	nop
 8004330:	0800e418 	.word	0x0800e418
 8004334:	0800e2c0 	.word	0x0800e2c0

08004338 <_ZNK8std_msgs6String9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const override
 8004338:	b580      	push	{r7, lr}
 800433a:	b084      	sub	sp, #16
 800433c:	af00      	add	r7, sp, #0
 800433e:	6078      	str	r0, [r7, #4]
 8004340:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8004342:	2300      	movs	r3, #0
 8004344:	60fb      	str	r3, [r7, #12]
      uint32_t length_data = strlen(this->data);
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	685b      	ldr	r3, [r3, #4]
 800434a:	4618      	mov	r0, r3
 800434c:	f7fb ff60 	bl	8000210 <strlen>
 8004350:	60b8      	str	r0, [r7, #8]
      varToArr(outbuffer + offset, length_data);
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	683a      	ldr	r2, [r7, #0]
 8004356:	4413      	add	r3, r2
 8004358:	68b9      	ldr	r1, [r7, #8]
 800435a:	4618      	mov	r0, r3
 800435c:	f000 f91c 	bl	8004598 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	3304      	adds	r3, #4
 8004364:	60fb      	str	r3, [r7, #12]
      memcpy(outbuffer + offset, this->data, length_data);
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	683a      	ldr	r2, [r7, #0]
 800436a:	18d0      	adds	r0, r2, r3
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	685b      	ldr	r3, [r3, #4]
 8004370:	68ba      	ldr	r2, [r7, #8]
 8004372:	4619      	mov	r1, r3
 8004374:	f009 fdf8 	bl	800df68 <memcpy>
      offset += length_data;
 8004378:	68fa      	ldr	r2, [r7, #12]
 800437a:	68bb      	ldr	r3, [r7, #8]
 800437c:	4413      	add	r3, r2
 800437e:	60fb      	str	r3, [r7, #12]
      return offset;
 8004380:	68fb      	ldr	r3, [r7, #12]
    }
 8004382:	4618      	mov	r0, r3
 8004384:	3710      	adds	r7, #16
 8004386:	46bd      	mov	sp, r7
 8004388:	bd80      	pop	{r7, pc}

0800438a <_ZN8std_msgs6String11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer) override
 800438a:	b580      	push	{r7, lr}
 800438c:	b086      	sub	sp, #24
 800438e:	af00      	add	r7, sp, #0
 8004390:	6078      	str	r0, [r7, #4]
 8004392:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8004394:	2300      	movs	r3, #0
 8004396:	613b      	str	r3, [r7, #16]
      uint32_t length_data;
      arrToVar(length_data, (inbuffer + offset));
 8004398:	693b      	ldr	r3, [r7, #16]
 800439a:	683a      	ldr	r2, [r7, #0]
 800439c:	441a      	add	r2, r3
 800439e:	f107 030c 	add.w	r3, r7, #12
 80043a2:	4611      	mov	r1, r2
 80043a4:	4618      	mov	r0, r3
 80043a6:	f000 f916 	bl	80045d6 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 80043aa:	693b      	ldr	r3, [r7, #16]
 80043ac:	3304      	adds	r3, #4
 80043ae:	613b      	str	r3, [r7, #16]
      for(unsigned int k= offset; k< offset+length_data; ++k){
 80043b0:	693b      	ldr	r3, [r7, #16]
 80043b2:	617b      	str	r3, [r7, #20]
 80043b4:	e00b      	b.n	80043ce <_ZN8std_msgs6String11deserializeEPh+0x44>
          inbuffer[k-1]=inbuffer[k];
 80043b6:	683a      	ldr	r2, [r7, #0]
 80043b8:	697b      	ldr	r3, [r7, #20]
 80043ba:	441a      	add	r2, r3
 80043bc:	697b      	ldr	r3, [r7, #20]
 80043be:	3b01      	subs	r3, #1
 80043c0:	6839      	ldr	r1, [r7, #0]
 80043c2:	440b      	add	r3, r1
 80043c4:	7812      	ldrb	r2, [r2, #0]
 80043c6:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_data; ++k){
 80043c8:	697b      	ldr	r3, [r7, #20]
 80043ca:	3301      	adds	r3, #1
 80043cc:	617b      	str	r3, [r7, #20]
 80043ce:	693a      	ldr	r2, [r7, #16]
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	4413      	add	r3, r2
 80043d4:	697a      	ldr	r2, [r7, #20]
 80043d6:	429a      	cmp	r2, r3
 80043d8:	d3ed      	bcc.n	80043b6 <_ZN8std_msgs6String11deserializeEPh+0x2c>
      }
      inbuffer[offset+length_data-1]=0;
 80043da:	693a      	ldr	r2, [r7, #16]
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	4413      	add	r3, r2
 80043e0:	3b01      	subs	r3, #1
 80043e2:	683a      	ldr	r2, [r7, #0]
 80043e4:	4413      	add	r3, r2
 80043e6:	2200      	movs	r2, #0
 80043e8:	701a      	strb	r2, [r3, #0]
      this->data = (char *)(inbuffer + offset-1);
 80043ea:	693b      	ldr	r3, [r7, #16]
 80043ec:	3b01      	subs	r3, #1
 80043ee:	683a      	ldr	r2, [r7, #0]
 80043f0:	441a      	add	r2, r3
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	605a      	str	r2, [r3, #4]
      offset += length_data;
 80043f6:	693a      	ldr	r2, [r7, #16]
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	4413      	add	r3, r2
 80043fc:	613b      	str	r3, [r7, #16]
     return offset;
 80043fe:	693b      	ldr	r3, [r7, #16]
    }
 8004400:	4618      	mov	r0, r3
 8004402:	3718      	adds	r7, #24
 8004404:	46bd      	mov	sp, r7
 8004406:	bd80      	pop	{r7, pc}

08004408 <_ZN8std_msgs6String7getTypeEv>:

    virtual const char * getType() override { return "std_msgs/String"; };
 8004408:	b480      	push	{r7}
 800440a:	b083      	sub	sp, #12
 800440c:	af00      	add	r7, sp, #0
 800440e:	6078      	str	r0, [r7, #4]
 8004410:	4b03      	ldr	r3, [pc, #12]	; (8004420 <_ZN8std_msgs6String7getTypeEv+0x18>)
 8004412:	4618      	mov	r0, r3
 8004414:	370c      	adds	r7, #12
 8004416:	46bd      	mov	sp, r7
 8004418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800441c:	4770      	bx	lr
 800441e:	bf00      	nop
 8004420:	0800e360 	.word	0x0800e360

08004424 <_ZN8std_msgs6String6getMD5Ev>:
    virtual const char * getMD5() override { return "992ce8a1687cec8c8bd883ec73ca41d1"; };
 8004424:	b480      	push	{r7}
 8004426:	b083      	sub	sp, #12
 8004428:	af00      	add	r7, sp, #0
 800442a:	6078      	str	r0, [r7, #4]
 800442c:	4b03      	ldr	r3, [pc, #12]	; (800443c <_ZN8std_msgs6String6getMD5Ev+0x18>)
 800442e:	4618      	mov	r0, r3
 8004430:	370c      	adds	r7, #12
 8004432:	46bd      	mov	sp, r7
 8004434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004438:	4770      	bx	lr
 800443a:	bf00      	nop
 800443c:	0800e370 	.word	0x0800e370

08004440 <_ZN3ros15NodeHandleBase_C1Ev>:
#include "ros/msg.h"

namespace ros
{

class NodeHandleBase_
 8004440:	b480      	push	{r7}
 8004442:	b083      	sub	sp, #12
 8004444:	af00      	add	r7, sp, #0
 8004446:	6078      	str	r0, [r7, #4]
 8004448:	4a04      	ldr	r2, [pc, #16]	; (800445c <_ZN3ros15NodeHandleBase_C1Ev+0x1c>)
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	601a      	str	r2, [r3, #0]
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	4618      	mov	r0, r3
 8004452:	370c      	adds	r7, #12
 8004454:	46bd      	mov	sp, r7
 8004456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800445a:	4770      	bx	lr
 800445c:	0800e430 	.word	0x0800e430

08004460 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev>:
template<class Hardware,
         int MAX_SUBSCRIBERS = 25,
         int MAX_PUBLISHERS = 25,
         int INPUT_SIZE = 512,
         int OUTPUT_SIZE = 512>
class NodeHandle_ : public NodeHandleBase_
 8004460:	b580      	push	{r7, lr}
 8004462:	b082      	sub	sp, #8
 8004464:	af00      	add	r7, sp, #0
 8004466:	6078      	str	r0, [r7, #4]
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	4618      	mov	r0, r3
 800446c:	f7ff ffe8 	bl	8004440 <_ZN3ros15NodeHandleBase_C1Ev>
 8004470:	4a33      	ldr	r2, [pc, #204]	; (8004540 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0xe0>)
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	601a      	str	r2, [r3, #0]
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	3304      	adds	r3, #4
 800447a:	4618      	mov	r0, r3
 800447c:	f7ff fefc 	bl	8004278 <_ZN13STM32HardwareC1Ev>
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	2200      	movs	r2, #0
 8004484:	609a      	str	r2, [r3, #8]
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	2200      	movs	r2, #0
 800448a:	60da      	str	r2, [r3, #12]
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2200      	movs	r2, #0
 8004490:	611a      	str	r2, [r3, #16]
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	2200      	movs	r2, #0
 8004496:	615a      	str	r2, [r3, #20]
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	3318      	adds	r3, #24
 800449c:	f44f 7200 	mov.w	r2, #512	; 0x200
 80044a0:	2100      	movs	r1, #0
 80044a2:	4618      	mov	r0, r3
 80044a4:	f009 fd2b 	bl	800defe <memset>
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	f503 7306 	add.w	r3, r3, #536	; 0x218
 80044ae:	f44f 7200 	mov.w	r2, #512	; 0x200
 80044b2:	2100      	movs	r1, #0
 80044b4:	4618      	mov	r0, r3
 80044b6:	f009 fd22 	bl	800defe <memset>
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 80044c0:	2264      	movs	r2, #100	; 0x64
 80044c2:	2100      	movs	r1, #0
 80044c4:	4618      	mov	r0, r3
 80044c6:	f009 fd1a 	bl	800defe <memset>
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	f203 437c 	addw	r3, r3, #1148	; 0x47c
 80044d0:	2264      	movs	r2, #100	; 0x64
 80044d2:	2100      	movs	r1, #0
 80044d4:	4618      	mov	r0, r3
 80044d6:	f009 fd12 	bl	800defe <memset>
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	2200      	movs	r2, #0
 80044de:	f8c3 24e0 	str.w	r2, [r3, #1248]	; 0x4e0
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	2200      	movs	r2, #0
 80044e6:	f8c3 24e4 	str.w	r2, [r3, #1252]	; 0x4e4
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	2200      	movs	r2, #0
 80044ee:	f8c3 24e8 	str.w	r2, [r3, #1256]	; 0x4e8
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	2200      	movs	r2, #0
 80044f6:	f8c3 24ec 	str.w	r2, [r3, #1260]	; 0x4ec
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	2200      	movs	r2, #0
 80044fe:	f8c3 24f0 	str.w	r2, [r3, #1264]	; 0x4f0
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	2200      	movs	r2, #0
 8004506:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	2200      	movs	r2, #0
 800450e:	f8c3 24f8 	str.w	r2, [r3, #1272]	; 0x4f8
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	2200      	movs	r2, #0
 8004516:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	2200      	movs	r2, #0
 800451e:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	2200      	movs	r2, #0
 8004526:	f883 2504 	strb.w	r2, [r3, #1284]	; 0x504
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	f503 63a1 	add.w	r3, r3, #1288	; 0x508
 8004530:	4618      	mov	r0, r3
 8004532:	f7ff fa7d 	bl	8003a30 <_ZN14rosserial_msgs20RequestParamResponseC1Ev>
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	4618      	mov	r0, r3
 800453a:	3708      	adds	r7, #8
 800453c:	46bd      	mov	sp, r7
 800453e:	bd80      	pop	{r7, pc}
 8004540:	0800e404 	.word	0x0800e404

08004544 <setup>:

char hello[] = "Hello world from STM32!";

ros::Publisher chatter("chatter", &str_msg);

void setup(void){
 8004544:	b580      	push	{r7, lr}
 8004546:	af00      	add	r7, sp, #0
	nh.initNode();
 8004548:	4804      	ldr	r0, [pc, #16]	; (800455c <setup+0x18>)
 800454a:	f000 f86a 	bl	8004622 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8initNodeEv>
	nh.advertise(chatter);
 800454e:	4904      	ldr	r1, [pc, #16]	; (8004560 <setup+0x1c>)
 8004550:	4802      	ldr	r0, [pc, #8]	; (800455c <setup+0x18>)
 8004552:	f000 f883 	bl	800465c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE>
}
 8004556:	bf00      	nop
 8004558:	bd80      	pop	{r7, pc}
 800455a:	bf00      	nop
 800455c:	20001868 	.word	0x20001868
 8004560:	20001da0 	.word	0x20001da0

08004564 <loop>:

void loop(void){
 8004564:	b580      	push	{r7, lr}
 8004566:	af00      	add	r7, sp, #0
	str_msg.data = hello;
 8004568:	4b07      	ldr	r3, [pc, #28]	; (8004588 <loop+0x24>)
 800456a:	4a08      	ldr	r2, [pc, #32]	; (800458c <loop+0x28>)
 800456c:	605a      	str	r2, [r3, #4]
	chatter.publish(&str_msg);
 800456e:	4906      	ldr	r1, [pc, #24]	; (8004588 <loop+0x24>)
 8004570:	4807      	ldr	r0, [pc, #28]	; (8004590 <loop+0x2c>)
 8004572:	f7ff fd40 	bl	8003ff6 <_ZN3ros9Publisher7publishEPKNS_3MsgE>
	    nh.spinOnce();
 8004576:	4807      	ldr	r0, [pc, #28]	; (8004594 <loop+0x30>)
 8004578:	f000 f89e 	bl	80046b8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv>
	    HAL_Delay(1);
 800457c:	2001      	movs	r0, #1
 800457e:	f001 fa01 	bl	8005984 <HAL_Delay>
}
 8004582:	bf00      	nop
 8004584:	bd80      	pop	{r7, pc}
 8004586:	bf00      	nop
 8004588:	20001d98 	.word	0x20001d98
 800458c:	20000014 	.word	0x20000014
 8004590:	20001da0 	.word	0x20001da0
 8004594:	20001868 	.word	0x20001868

08004598 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>:
    return 8;
  }

  // Copy data from variable into a byte array
  template<typename A, typename V>
  static void varToArr(A arr, const V var)
 8004598:	b480      	push	{r7}
 800459a:	b085      	sub	sp, #20
 800459c:	af00      	add	r7, sp, #0
 800459e:	6078      	str	r0, [r7, #4]
 80045a0:	6039      	str	r1, [r7, #0]
  {
    for (size_t i = 0; i < sizeof(V); i++)
 80045a2:	2300      	movs	r3, #0
 80045a4:	60fb      	str	r3, [r7, #12]
 80045a6:	e00c      	b.n	80045c2 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_+0x2a>
      arr[i] = (var >> (8 * i));
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	00db      	lsls	r3, r3, #3
 80045ac:	683a      	ldr	r2, [r7, #0]
 80045ae:	fa22 f103 	lsr.w	r1, r2, r3
 80045b2:	687a      	ldr	r2, [r7, #4]
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	4413      	add	r3, r2
 80045b8:	b2ca      	uxtb	r2, r1
 80045ba:	701a      	strb	r2, [r3, #0]
    for (size_t i = 0; i < sizeof(V); i++)
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	3301      	adds	r3, #1
 80045c0:	60fb      	str	r3, [r7, #12]
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	2b03      	cmp	r3, #3
 80045c6:	d9ef      	bls.n	80045a8 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_+0x10>
  }
 80045c8:	bf00      	nop
 80045ca:	bf00      	nop
 80045cc:	3714      	adds	r7, #20
 80045ce:	46bd      	mov	sp, r7
 80045d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d4:	4770      	bx	lr

080045d6 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>:

  // Copy data from a byte array into variable
  template<typename V, typename A>
  static void arrToVar(V& var, const A arr)
 80045d6:	b480      	push	{r7}
 80045d8:	b085      	sub	sp, #20
 80045da:	af00      	add	r7, sp, #0
 80045dc:	6078      	str	r0, [r7, #4]
 80045de:	6039      	str	r1, [r7, #0]
  {
    var = 0;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	2200      	movs	r2, #0
 80045e4:	601a      	str	r2, [r3, #0]
    for (size_t i = 0; i < sizeof(V); i++)
 80045e6:	2300      	movs	r3, #0
 80045e8:	60fb      	str	r3, [r7, #12]
 80045ea:	e010      	b.n	800460e <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_+0x38>
      var |= (arr[i] << (8 * i));
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	6839      	ldr	r1, [r7, #0]
 80045f2:	68fa      	ldr	r2, [r7, #12]
 80045f4:	440a      	add	r2, r1
 80045f6:	7812      	ldrb	r2, [r2, #0]
 80045f8:	4611      	mov	r1, r2
 80045fa:	68fa      	ldr	r2, [r7, #12]
 80045fc:	00d2      	lsls	r2, r2, #3
 80045fe:	fa01 f202 	lsl.w	r2, r1, r2
 8004602:	431a      	orrs	r2, r3
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	601a      	str	r2, [r3, #0]
    for (size_t i = 0; i < sizeof(V); i++)
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	3301      	adds	r3, #1
 800460c:	60fb      	str	r3, [r7, #12]
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	2b03      	cmp	r3, #3
 8004612:	d9eb      	bls.n	80045ec <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_+0x16>
  }
 8004614:	bf00      	nop
 8004616:	bf00      	nop
 8004618:	3714      	adds	r7, #20
 800461a:	46bd      	mov	sp, r7
 800461c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004620:	4770      	bx	lr

08004622 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8initNodeEv>:
  {
    return &hardware_;
  }

  /* Start serial, initialize buffers */
  void initNode()
 8004622:	b580      	push	{r7, lr}
 8004624:	b082      	sub	sp, #8
 8004626:	af00      	add	r7, sp, #0
 8004628:	6078      	str	r0, [r7, #4]
  {
    hardware_.init();
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	3304      	adds	r3, #4
 800462e:	4618      	mov	r0, r3
 8004630:	f7ff fe32 	bl	8004298 <_ZN13STM32Hardware4initEv>
    mode_ = 0;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2200      	movs	r2, #0
 8004638:	f8c3 24e0 	str.w	r2, [r3, #1248]	; 0x4e0
    bytes_ = 0;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2200      	movs	r2, #0
 8004640:	f8c3 24e4 	str.w	r2, [r3, #1252]	; 0x4e4
    index_ = 0;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	2200      	movs	r2, #0
 8004648:	f8c3 24ec 	str.w	r2, [r3, #1260]	; 0x4ec
    topic_ = 0;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2200      	movs	r2, #0
 8004650:	f8c3 24e8 	str.w	r2, [r3, #1256]	; 0x4e8
  };
 8004654:	bf00      	nop
 8004656:	3708      	adds	r7, #8
 8004658:	46bd      	mov	sp, r7
 800465a:	bd80      	pop	{r7, pc}

0800465c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE>:
  /********************************************************************
   * Topic Management
   */

  /* Register a new publisher */
  bool advertise(Publisher & p)
 800465c:	b480      	push	{r7}
 800465e:	b085      	sub	sp, #20
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
 8004664:	6039      	str	r1, [r7, #0]
  {
    for (int i = 0; i < MAX_PUBLISHERS; i++)
 8004666:	2300      	movs	r3, #0
 8004668:	60fb      	str	r3, [r7, #12]
 800466a:	e01b      	b.n	80046a4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE+0x48>
    {
      if (publishers[i] == 0) // empty slot
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	68fa      	ldr	r2, [r7, #12]
 8004670:	f502 7283 	add.w	r2, r2, #262	; 0x106
 8004674:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004678:	2b00      	cmp	r3, #0
 800467a:	d110      	bne.n	800469e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE+0x42>
      {
        publishers[i] = &p;
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	68fa      	ldr	r2, [r7, #12]
 8004680:	f502 7283 	add.w	r2, r2, #262	; 0x106
 8004684:	6839      	ldr	r1, [r7, #0]
 8004686:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        p.id_ = i + 100 + MAX_SUBSCRIBERS;
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	f103 027d 	add.w	r2, r3, #125	; 0x7d
 8004690:	683b      	ldr	r3, [r7, #0]
 8004692:	609a      	str	r2, [r3, #8]
        p.nh_ = this;
 8004694:	687a      	ldr	r2, [r7, #4]
 8004696:	683b      	ldr	r3, [r7, #0]
 8004698:	60da      	str	r2, [r3, #12]
        return true;
 800469a:	2301      	movs	r3, #1
 800469c:	e006      	b.n	80046ac <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE+0x50>
    for (int i = 0; i < MAX_PUBLISHERS; i++)
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	3301      	adds	r3, #1
 80046a2:	60fb      	str	r3, [r7, #12]
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	2b18      	cmp	r3, #24
 80046a8:	dde0      	ble.n	800466c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE+0x10>
      }
    }
    return false;
 80046aa:	2300      	movs	r3, #0
  }
 80046ac:	4618      	mov	r0, r3
 80046ae:	3714      	adds	r7, #20
 80046b0:	46bd      	mov	sp, r7
 80046b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b6:	4770      	bx	lr

080046b8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv>:
  virtual int spinOnce() override
 80046b8:	b580      	push	{r7, lr}
 80046ba:	b084      	sub	sp, #16
 80046bc:	af00      	add	r7, sp, #0
 80046be:	6078      	str	r0, [r7, #4]
    uint32_t c_time = hardware_.time();
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	3304      	adds	r3, #4
 80046c4:	4618      	mov	r0, r3
 80046c6:	f7ff fe13 	bl	80042f0 <_ZN13STM32Hardware4timeEv>
 80046ca:	60f8      	str	r0, [r7, #12]
    if ((c_time - last_sync_receive_time) > (SYNC_SECONDS * 2200))
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 80046d2:	68fa      	ldr	r2, [r7, #12]
 80046d4:	1ad3      	subs	r3, r2, r3
 80046d6:	f642 22f8 	movw	r2, #11000	; 0x2af8
 80046da:	4293      	cmp	r3, r2
 80046dc:	d903      	bls.n	80046e6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x2e>
      configured_ = false;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	2200      	movs	r2, #0
 80046e2:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
    if (mode_ != MODE_FIRST_FF)
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d009      	beq.n	8004704 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      if (c_time > last_msg_timeout_time)
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	f8d3 3500 	ldr.w	r3, [r3, #1280]	; 0x500
 80046f6:	68fa      	ldr	r2, [r7, #12]
 80046f8:	429a      	cmp	r2, r3
 80046fa:	d903      	bls.n	8004704 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
        mode_ = MODE_FIRST_FF;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2200      	movs	r2, #0
 8004700:	f8c3 24e0 	str.w	r2, [r3, #1248]	; 0x4e0
      if (spin_timeout_ > 0)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	695b      	ldr	r3, [r3, #20]
 8004708:	2b00      	cmp	r3, #0
 800470a:	d013      	beq.n	8004734 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x7c>
        if ((hardware_.time() - c_time) > spin_timeout_)
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	3304      	adds	r3, #4
 8004710:	4618      	mov	r0, r3
 8004712:	f7ff fded 	bl	80042f0 <_ZN13STM32Hardware4timeEv>
 8004716:	4602      	mov	r2, r0
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	1ad2      	subs	r2, r2, r3
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	695b      	ldr	r3, [r3, #20]
 8004720:	429a      	cmp	r2, r3
 8004722:	bf8c      	ite	hi
 8004724:	2301      	movhi	r3, #1
 8004726:	2300      	movls	r3, #0
 8004728:	b2db      	uxtb	r3, r3
 800472a:	2b00      	cmp	r3, #0
 800472c:	d002      	beq.n	8004734 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x7c>
          return SPIN_TIMEOUT;
 800472e:	f06f 0301 	mvn.w	r3, #1
 8004732:	e190      	b.n	8004a56 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x39e>
      int data = hardware_.read();
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	3304      	adds	r3, #4
 8004738:	4618      	mov	r0, r3
 800473a:	f7ff fdba 	bl	80042b2 <_ZN13STM32Hardware4readEv>
 800473e:	60b8      	str	r0, [r7, #8]
      if (data < 0)
 8004740:	68bb      	ldr	r3, [r7, #8]
 8004742:	2b00      	cmp	r3, #0
 8004744:	f2c0 8170 	blt.w	8004a28 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x370>
      checksum_ += data;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	f8d3 24f0 	ldr.w	r2, [r3, #1264]	; 0x4f0
 800474e:	68bb      	ldr	r3, [r7, #8]
 8004750:	441a      	add	r2, r3
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	f8c3 24f0 	str.w	r2, [r3, #1264]	; 0x4f0
      if (mode_ == MODE_MESSAGE)          /* message data being recieved */
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 800475e:	2b07      	cmp	r3, #7
 8004760:	d11d      	bne.n	800479e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0xe6>
        message_in[index_++] = data;
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	; 0x4ec
 8004768:	1c59      	adds	r1, r3, #1
 800476a:	687a      	ldr	r2, [r7, #4]
 800476c:	f8c2 14ec 	str.w	r1, [r2, #1260]	; 0x4ec
 8004770:	68ba      	ldr	r2, [r7, #8]
 8004772:	b2d1      	uxtb	r1, r2
 8004774:	687a      	ldr	r2, [r7, #4]
 8004776:	4413      	add	r3, r2
 8004778:	460a      	mov	r2, r1
 800477a:	761a      	strb	r2, [r3, #24]
        bytes_--;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	f8d3 34e4 	ldr.w	r3, [r3, #1252]	; 0x4e4
 8004782:	1e5a      	subs	r2, r3, #1
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	f8c3 24e4 	str.w	r2, [r3, #1252]	; 0x4e4
        if (bytes_ == 0)                 /* is message complete? if so, checksum */
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	f8d3 34e4 	ldr.w	r3, [r3, #1252]	; 0x4e4
 8004790:	2b00      	cmp	r3, #0
 8004792:	d1b7      	bne.n	8004704 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          mode_ = MODE_MSG_CHECKSUM;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2208      	movs	r2, #8
 8004798:	f8c3 24e0 	str.w	r2, [r3, #1248]	; 0x4e0
 800479c:	e7b2      	b.n	8004704 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_FIRST_FF)
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d128      	bne.n	80047fa <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x142>
        if (data == 0xff)
 80047a8:	68bb      	ldr	r3, [r7, #8]
 80047aa:	2bff      	cmp	r3, #255	; 0xff
 80047ac:	d10d      	bne.n	80047ca <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x112>
          mode_++;
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 80047b4:	1c5a      	adds	r2, r3, #1
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	f8c3 24e0 	str.w	r2, [r3, #1248]	; 0x4e0
          last_msg_timeout_time = c_time + SERIAL_MSG_TIMEOUT;
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	f103 0214 	add.w	r2, r3, #20
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
 80047c8:	e79c      	b.n	8004704 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
        else if (hardware_.time() - c_time > (SYNC_SECONDS * 1000))
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	3304      	adds	r3, #4
 80047ce:	4618      	mov	r0, r3
 80047d0:	f7ff fd8e 	bl	80042f0 <_ZN13STM32Hardware4timeEv>
 80047d4:	4602      	mov	r2, r0
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	1ad3      	subs	r3, r2, r3
 80047da:	f241 3288 	movw	r2, #5000	; 0x1388
 80047de:	4293      	cmp	r3, r2
 80047e0:	bf8c      	ite	hi
 80047e2:	2301      	movhi	r3, #1
 80047e4:	2300      	movls	r3, #0
 80047e6:	b2db      	uxtb	r3, r3
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d08b      	beq.n	8004704 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          configured_ = false;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	2200      	movs	r2, #0
 80047f0:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
          return SPIN_TIMEOUT;
 80047f4:	f06f 0301 	mvn.w	r3, #1
 80047f8:	e12d      	b.n	8004a56 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x39e>
      else if (mode_ == MODE_PROTOCOL_VER)
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 8004800:	2b01      	cmp	r3, #1
 8004802:	d118      	bne.n	8004836 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x17e>
        if (data == PROTOCOL_VER)
 8004804:	68bb      	ldr	r3, [r7, #8]
 8004806:	2bfe      	cmp	r3, #254	; 0xfe
 8004808:	d107      	bne.n	800481a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x162>
          mode_++;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 8004810:	1c5a      	adds	r2, r3, #1
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	f8c3 24e0 	str.w	r2, [r3, #1248]	; 0x4e0
 8004818:	e774      	b.n	8004704 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          mode_ = MODE_FIRST_FF;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	2200      	movs	r2, #0
 800481e:	f8c3 24e0 	str.w	r2, [r3, #1248]	; 0x4e0
          if (configured_ == false)
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8004828:	2b00      	cmp	r3, #0
 800482a:	f47f af6b 	bne.w	8004704 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
            requestSyncTime();  /* send a msg back showing our protocol version */
 800482e:	6878      	ldr	r0, [r7, #4]
 8004830:	f000 f915 	bl	8004a5e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15requestSyncTimeEv>
 8004834:	e766      	b.n	8004704 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_SIZE_L)      /* bottom half of message size */
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 800483c:	2b02      	cmp	r3, #2
 800483e:	d113      	bne.n	8004868 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x1b0>
        bytes_ = data;
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	68ba      	ldr	r2, [r7, #8]
 8004844:	f8c3 24e4 	str.w	r2, [r3, #1252]	; 0x4e4
        index_ = 0;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2200      	movs	r2, #0
 800484c:	f8c3 24ec 	str.w	r2, [r3, #1260]	; 0x4ec
        mode_++;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 8004856:	1c5a      	adds	r2, r3, #1
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	f8c3 24e0 	str.w	r2, [r3, #1248]	; 0x4e0
        checksum_ = data;               /* first byte for calculating size checksum */
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	68ba      	ldr	r2, [r7, #8]
 8004862:	f8c3 24f0 	str.w	r2, [r3, #1264]	; 0x4f0
 8004866:	e74d      	b.n	8004704 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_SIZE_H)      /* top half of message size */
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 800486e:	2b03      	cmp	r3, #3
 8004870:	d110      	bne.n	8004894 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x1dc>
        bytes_ += data << 8;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	f8d3 24e4 	ldr.w	r2, [r3, #1252]	; 0x4e4
 8004878:	68bb      	ldr	r3, [r7, #8]
 800487a:	021b      	lsls	r3, r3, #8
 800487c:	441a      	add	r2, r3
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	f8c3 24e4 	str.w	r2, [r3, #1252]	; 0x4e4
        mode_++;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 800488a:	1c5a      	adds	r2, r3, #1
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	f8c3 24e0 	str.w	r2, [r3, #1248]	; 0x4e0
 8004892:	e737      	b.n	8004704 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_SIZE_CHECKSUM)
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 800489a:	2b04      	cmp	r3, #4
 800489c:	d116      	bne.n	80048cc <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x214>
        if ((checksum_ % 256) == 255)
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	f8d3 34f0 	ldr.w	r3, [r3, #1264]	; 0x4f0
 80048a4:	425a      	negs	r2, r3
 80048a6:	b2db      	uxtb	r3, r3
 80048a8:	b2d2      	uxtb	r2, r2
 80048aa:	bf58      	it	pl
 80048ac:	4253      	negpl	r3, r2
 80048ae:	2bff      	cmp	r3, #255	; 0xff
 80048b0:	d107      	bne.n	80048c2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x20a>
          mode_++;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 80048b8:	1c5a      	adds	r2, r3, #1
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	f8c3 24e0 	str.w	r2, [r3, #1248]	; 0x4e0
 80048c0:	e720      	b.n	8004704 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          mode_ = MODE_FIRST_FF;          /* Abandon the frame if the msg len is wrong */
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	2200      	movs	r2, #0
 80048c6:	f8c3 24e0 	str.w	r2, [r3, #1248]	; 0x4e0
 80048ca:	e71b      	b.n	8004704 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_TOPIC_L)     /* bottom half of topic id */
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 80048d2:	2b05      	cmp	r3, #5
 80048d4:	d10f      	bne.n	80048f6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x23e>
        topic_ = data;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	68ba      	ldr	r2, [r7, #8]
 80048da:	f8c3 24e8 	str.w	r2, [r3, #1256]	; 0x4e8
        mode_++;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 80048e4:	1c5a      	adds	r2, r3, #1
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	f8c3 24e0 	str.w	r2, [r3, #1248]	; 0x4e0
        checksum_ = data;               /* first byte included in checksum */
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	68ba      	ldr	r2, [r7, #8]
 80048f0:	f8c3 24f0 	str.w	r2, [r3, #1264]	; 0x4f0
 80048f4:	e706      	b.n	8004704 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_TOPIC_H)     /* top half of topic id */
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 80048fc:	2b06      	cmp	r3, #6
 80048fe:	d117      	bne.n	8004930 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x278>
        topic_ += data << 8;
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	f8d3 24e8 	ldr.w	r2, [r3, #1256]	; 0x4e8
 8004906:	68bb      	ldr	r3, [r7, #8]
 8004908:	021b      	lsls	r3, r3, #8
 800490a:	441a      	add	r2, r3
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	f8c3 24e8 	str.w	r2, [r3, #1256]	; 0x4e8
        mode_ = MODE_MESSAGE;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	2207      	movs	r2, #7
 8004916:	f8c3 24e0 	str.w	r2, [r3, #1248]	; 0x4e0
        if (bytes_ == 0)
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	f8d3 34e4 	ldr.w	r3, [r3, #1252]	; 0x4e4
 8004920:	2b00      	cmp	r3, #0
 8004922:	f47f aeef 	bne.w	8004704 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          mode_ = MODE_MSG_CHECKSUM;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	2208      	movs	r2, #8
 800492a:	f8c3 24e0 	str.w	r2, [r3, #1248]	; 0x4e0
 800492e:	e6e9      	b.n	8004704 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_MSG_CHECKSUM)    /* do checksum */
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 8004936:	2b08      	cmp	r3, #8
 8004938:	f47f aee4 	bne.w	8004704 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
        mode_ = MODE_FIRST_FF;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2200      	movs	r2, #0
 8004940:	f8c3 24e0 	str.w	r2, [r3, #1248]	; 0x4e0
        if ((checksum_ % 256) == 255)
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	f8d3 34f0 	ldr.w	r3, [r3, #1264]	; 0x4f0
 800494a:	425a      	negs	r2, r3
 800494c:	b2db      	uxtb	r3, r3
 800494e:	b2d2      	uxtb	r2, r2
 8004950:	bf58      	it	pl
 8004952:	4253      	negpl	r3, r2
 8004954:	2bff      	cmp	r3, #255	; 0xff
 8004956:	f47f aed5 	bne.w	8004704 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          if (topic_ == TopicInfo::ID_PUBLISHER)
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	f8d3 34e8 	ldr.w	r3, [r3, #1256]	; 0x4e8
 8004960:	2b00      	cmp	r3, #0
 8004962:	d110      	bne.n	8004986 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x2ce>
            requestSyncTime();
 8004964:	6878      	ldr	r0, [r7, #4]
 8004966:	f000 f87a 	bl	8004a5e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15requestSyncTimeEv>
            negotiateTopics();
 800496a:	6878      	ldr	r0, [r7, #4]
 800496c:	f000 f894 	bl	8004a98 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv>
            last_sync_time = c_time;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	68fa      	ldr	r2, [r7, #12]
 8004974:	f8c3 24f8 	str.w	r2, [r3, #1272]	; 0x4f8
            last_sync_receive_time = c_time;
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	68fa      	ldr	r2, [r7, #12]
 800497c:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc
            return SPIN_ERR;
 8004980:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004984:	e067      	b.n	8004a56 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x39e>
          else if (topic_ == TopicInfo::ID_TIME)
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	f8d3 34e8 	ldr.w	r3, [r3, #1256]	; 0x4e8
 800498c:	2b0a      	cmp	r3, #10
 800498e:	d106      	bne.n	800499e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x2e6>
            syncTime(message_in);
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	3318      	adds	r3, #24
 8004994:	4619      	mov	r1, r3
 8004996:	6878      	ldr	r0, [r7, #4]
 8004998:	f000 f95e 	bl	8004c58 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh>
 800499c:	e6b2      	b.n	8004704 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          else if (topic_ == TopicInfo::ID_PARAMETER_REQUEST)
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	f8d3 34e8 	ldr.w	r3, [r3, #1256]	; 0x4e8
 80049a4:	2b06      	cmp	r3, #6
 80049a6:	d10d      	bne.n	80049c4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x30c>
            req_param_resp.deserialize(message_in);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	f503 62a1 	add.w	r2, r3, #1288	; 0x508
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	3318      	adds	r3, #24
 80049b2:	4619      	mov	r1, r3
 80049b4:	4610      	mov	r0, r2
 80049b6:	f7ff f97a 	bl	8003cae <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh>
            param_received = true;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	2201      	movs	r2, #1
 80049be:	f883 2504 	strb.w	r2, [r3, #1284]	; 0x504
 80049c2:	e69f      	b.n	8004704 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          else if (topic_ == TopicInfo::ID_TX_STOP)
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	f8d3 34e8 	ldr.w	r3, [r3, #1256]	; 0x4e8
 80049ca:	2b0b      	cmp	r3, #11
 80049cc:	d104      	bne.n	80049d8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x320>
            configured_ = false;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	2200      	movs	r2, #0
 80049d2:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
 80049d6:	e695      	b.n	8004704 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
            if (subscribers[topic_ - 100])
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	f8d3 34e8 	ldr.w	r3, [r3, #1256]	; 0x4e8
 80049de:	3b64      	subs	r3, #100	; 0x64
 80049e0:	687a      	ldr	r2, [r7, #4]
 80049e2:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 80049e6:	009b      	lsls	r3, r3, #2
 80049e8:	4413      	add	r3, r2
 80049ea:	685b      	ldr	r3, [r3, #4]
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	f43f ae89 	beq.w	8004704 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
              subscribers[topic_ - 100]->callback(message_in);
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	f8d3 34e8 	ldr.w	r3, [r3, #1256]	; 0x4e8
 80049f8:	3b64      	subs	r3, #100	; 0x64
 80049fa:	687a      	ldr	r2, [r7, #4]
 80049fc:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 8004a00:	009b      	lsls	r3, r3, #2
 8004a02:	4413      	add	r3, r2
 8004a04:	6858      	ldr	r0, [r3, #4]
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	f8d3 34e8 	ldr.w	r3, [r3, #1256]	; 0x4e8
 8004a0c:	3b64      	subs	r3, #100	; 0x64
 8004a0e:	687a      	ldr	r2, [r7, #4]
 8004a10:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 8004a14:	009b      	lsls	r3, r3, #2
 8004a16:	4413      	add	r3, r2
 8004a18:	685b      	ldr	r3, [r3, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	687a      	ldr	r2, [r7, #4]
 8004a20:	3218      	adds	r2, #24
 8004a22:	4611      	mov	r1, r2
 8004a24:	4798      	blx	r3
    while (true)
 8004a26:	e66d      	b.n	8004704 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
        break;
 8004a28:	bf00      	nop
    if (configured_ && ((c_time - last_sync_time) > (SYNC_SECONDS * 500)))
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d00f      	beq.n	8004a54 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x39c>
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	f8d3 34f8 	ldr.w	r3, [r3, #1272]	; 0x4f8
 8004a3a:	68fa      	ldr	r2, [r7, #12]
 8004a3c:	1ad3      	subs	r3, r2, r3
 8004a3e:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8004a42:	4293      	cmp	r3, r2
 8004a44:	d906      	bls.n	8004a54 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x39c>
      requestSyncTime();
 8004a46:	6878      	ldr	r0, [r7, #4]
 8004a48:	f000 f809 	bl	8004a5e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15requestSyncTimeEv>
      last_sync_time = c_time;
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	68fa      	ldr	r2, [r7, #12]
 8004a50:	f8c3 24f8 	str.w	r2, [r3, #1272]	; 0x4f8
    return SPIN_OK;
 8004a54:	2300      	movs	r3, #0
  }
 8004a56:	4618      	mov	r0, r3
 8004a58:	3710      	adds	r7, #16
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	bd80      	pop	{r7, pc}

08004a5e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15requestSyncTimeEv>:
  void requestSyncTime()
 8004a5e:	b580      	push	{r7, lr}
 8004a60:	b086      	sub	sp, #24
 8004a62:	af00      	add	r7, sp, #0
 8004a64:	6078      	str	r0, [r7, #4]
    std_msgs::Time t;
 8004a66:	f107 030c 	add.w	r3, r7, #12
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	f7fe fc7c 	bl	8003368 <_ZN8std_msgs4TimeC1Ev>
    publish(TopicInfo::ID_TIME, &t);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f107 020c 	add.w	r2, r7, #12
 8004a7a:	210a      	movs	r1, #10
 8004a7c:	6878      	ldr	r0, [r7, #4]
 8004a7e:	4798      	blx	r3
    rt_time = hardware_.time();
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	3304      	adds	r3, #4
 8004a84:	4618      	mov	r0, r3
 8004a86:	f7ff fc33 	bl	80042f0 <_ZN13STM32Hardware4timeEv>
 8004a8a:	4602      	mov	r2, r0
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	609a      	str	r2, [r3, #8]
  }
 8004a90:	bf00      	nop
 8004a92:	3718      	adds	r7, #24
 8004a94:	46bd      	mov	sp, r7
 8004a96:	bd80      	pop	{r7, pc}

08004a98 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv>:
    bool v = advertise(srv.pub);
    bool w = subscribe(srv);
    return v && w;
  }

  void negotiateTopics()
 8004a98:	b590      	push	{r4, r7, lr}
 8004a9a:	b08b      	sub	sp, #44	; 0x2c
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]
  {
    rosserial_msgs::TopicInfo ti;
 8004aa0:	f107 030c 	add.w	r3, r7, #12
 8004aa4:	4618      	mov	r0, r3
 8004aa6:	f7fe fd4f 	bl	8003548 <_ZN14rosserial_msgs9TopicInfoC1Ev>
    int i;
    for (i = 0; i < MAX_PUBLISHERS; i++)
 8004aaa:	2300      	movs	r3, #0
 8004aac:	627b      	str	r3, [r7, #36]	; 0x24
 8004aae:	e05a      	b.n	8004b66 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0xce>
    {
      if (publishers[i] != 0) // non-empty slot
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ab4:	f502 7283 	add.w	r2, r2, #262	; 0x106
 8004ab8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d04f      	beq.n	8004b60 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0xc8>
      {
        ti.topic_id = publishers[i]->id_;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ac4:	f502 7283 	add.w	r2, r2, #262	; 0x106
 8004ac8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004acc:	689b      	ldr	r3, [r3, #8]
 8004ace:	b29b      	uxth	r3, r3
 8004ad0:	823b      	strh	r3, [r7, #16]
        ti.topic_name = (char *) publishers[i]->topic_;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ad6:	f502 7283 	add.w	r2, r2, #262	; 0x106
 8004ada:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	617b      	str	r3, [r7, #20]
        ti.message_type = (char *) publishers[i]->msg_->getType();
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ae6:	f502 7283 	add.w	r2, r2, #262	; 0x106
 8004aea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004aee:	6859      	ldr	r1, [r3, #4]
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004af4:	f502 7283 	add.w	r2, r2, #262	; 0x106
 8004af8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004afc:	685b      	ldr	r3, [r3, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	3308      	adds	r3, #8
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	4608      	mov	r0, r1
 8004b06:	4798      	blx	r3
 8004b08:	4603      	mov	r3, r0
 8004b0a:	61bb      	str	r3, [r7, #24]
        ti.md5sum = (char *) publishers[i]->msg_->getMD5();
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b10:	f502 7283 	add.w	r2, r2, #262	; 0x106
 8004b14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004b18:	6859      	ldr	r1, [r3, #4]
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b1e:	f502 7283 	add.w	r2, r2, #262	; 0x106
 8004b22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004b26:	685b      	ldr	r3, [r3, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	330c      	adds	r3, #12
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	4608      	mov	r0, r1
 8004b30:	4798      	blx	r3
 8004b32:	4603      	mov	r3, r0
 8004b34:	61fb      	str	r3, [r7, #28]
        ti.buffer_size = OUTPUT_SIZE;
 8004b36:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004b3a:	623b      	str	r3, [r7, #32]
        publish(publishers[i]->getEndpointType(), &ti);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	681c      	ldr	r4, [r3, #0]
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b46:	f502 7283 	add.w	r2, r2, #262	; 0x106
 8004b4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004b4e:	4618      	mov	r0, r3
 8004b50:	f7ff fa65 	bl	800401e <_ZN3ros9Publisher15getEndpointTypeEv>
 8004b54:	4601      	mov	r1, r0
 8004b56:	f107 030c 	add.w	r3, r7, #12
 8004b5a:	461a      	mov	r2, r3
 8004b5c:	6878      	ldr	r0, [r7, #4]
 8004b5e:	47a0      	blx	r4
    for (i = 0; i < MAX_PUBLISHERS; i++)
 8004b60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b62:	3301      	adds	r3, #1
 8004b64:	627b      	str	r3, [r7, #36]	; 0x24
 8004b66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b68:	2b18      	cmp	r3, #24
 8004b6a:	dda1      	ble.n	8004ab0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0x18>
      }
    }
    for (i = 0; i < MAX_SUBSCRIBERS; i++)
 8004b6c:	2300      	movs	r3, #0
 8004b6e:	627b      	str	r3, [r7, #36]	; 0x24
 8004b70:	e067      	b.n	8004c42 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0x1aa>
    {
      if (subscribers[i] != 0) // non-empty slot
 8004b72:	687a      	ldr	r2, [r7, #4]
 8004b74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b76:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 8004b7a:	009b      	lsls	r3, r3, #2
 8004b7c:	4413      	add	r3, r2
 8004b7e:	685b      	ldr	r3, [r3, #4]
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d05b      	beq.n	8004c3c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0x1a4>
      {
        ti.topic_id = subscribers[i]->id_;
 8004b84:	687a      	ldr	r2, [r7, #4]
 8004b86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b88:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 8004b8c:	009b      	lsls	r3, r3, #2
 8004b8e:	4413      	add	r3, r2
 8004b90:	685b      	ldr	r3, [r3, #4]
 8004b92:	685b      	ldr	r3, [r3, #4]
 8004b94:	b29b      	uxth	r3, r3
 8004b96:	823b      	strh	r3, [r7, #16]
        ti.topic_name = (char *) subscribers[i]->topic_;
 8004b98:	687a      	ldr	r2, [r7, #4]
 8004b9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b9c:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 8004ba0:	009b      	lsls	r3, r3, #2
 8004ba2:	4413      	add	r3, r2
 8004ba4:	685b      	ldr	r3, [r3, #4]
 8004ba6:	689b      	ldr	r3, [r3, #8]
 8004ba8:	617b      	str	r3, [r7, #20]
        ti.message_type = (char *) subscribers[i]->getMsgType();
 8004baa:	687a      	ldr	r2, [r7, #4]
 8004bac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bae:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 8004bb2:	009b      	lsls	r3, r3, #2
 8004bb4:	4413      	add	r3, r2
 8004bb6:	6859      	ldr	r1, [r3, #4]
 8004bb8:	687a      	ldr	r2, [r7, #4]
 8004bba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bbc:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 8004bc0:	009b      	lsls	r3, r3, #2
 8004bc2:	4413      	add	r3, r2
 8004bc4:	685b      	ldr	r3, [r3, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	3308      	adds	r3, #8
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	4608      	mov	r0, r1
 8004bce:	4798      	blx	r3
 8004bd0:	4603      	mov	r3, r0
 8004bd2:	61bb      	str	r3, [r7, #24]
        ti.md5sum = (char *) subscribers[i]->getMsgMD5();
 8004bd4:	687a      	ldr	r2, [r7, #4]
 8004bd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bd8:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 8004bdc:	009b      	lsls	r3, r3, #2
 8004bde:	4413      	add	r3, r2
 8004be0:	6859      	ldr	r1, [r3, #4]
 8004be2:	687a      	ldr	r2, [r7, #4]
 8004be4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004be6:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 8004bea:	009b      	lsls	r3, r3, #2
 8004bec:	4413      	add	r3, r2
 8004bee:	685b      	ldr	r3, [r3, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	330c      	adds	r3, #12
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	4608      	mov	r0, r1
 8004bf8:	4798      	blx	r3
 8004bfa:	4603      	mov	r3, r0
 8004bfc:	61fb      	str	r3, [r7, #28]
        ti.buffer_size = INPUT_SIZE;
 8004bfe:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004c02:	623b      	str	r3, [r7, #32]
        publish(subscribers[i]->getEndpointType(), &ti);
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	681c      	ldr	r4, [r3, #0]
 8004c0a:	687a      	ldr	r2, [r7, #4]
 8004c0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c0e:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 8004c12:	009b      	lsls	r3, r3, #2
 8004c14:	4413      	add	r3, r2
 8004c16:	6859      	ldr	r1, [r3, #4]
 8004c18:	687a      	ldr	r2, [r7, #4]
 8004c1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c1c:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 8004c20:	009b      	lsls	r3, r3, #2
 8004c22:	4413      	add	r3, r2
 8004c24:	685b      	ldr	r3, [r3, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	3304      	adds	r3, #4
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	4608      	mov	r0, r1
 8004c2e:	4798      	blx	r3
 8004c30:	4601      	mov	r1, r0
 8004c32:	f107 030c 	add.w	r3, r7, #12
 8004c36:	461a      	mov	r2, r3
 8004c38:	6878      	ldr	r0, [r7, #4]
 8004c3a:	47a0      	blx	r4
    for (i = 0; i < MAX_SUBSCRIBERS; i++)
 8004c3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c3e:	3301      	adds	r3, #1
 8004c40:	627b      	str	r3, [r7, #36]	; 0x24
 8004c42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c44:	2b18      	cmp	r3, #24
 8004c46:	dd94      	ble.n	8004b72 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0xda>
      }
    }
    configured_ = true;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2201      	movs	r2, #1
 8004c4c:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  }
 8004c50:	bf00      	nop
 8004c52:	372c      	adds	r7, #44	; 0x2c
 8004c54:	46bd      	mov	sp, r7
 8004c56:	bd90      	pop	{r4, r7, pc}

08004c58 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh>:
  void syncTime(uint8_t * data)
 8004c58:	b580      	push	{r7, lr}
 8004c5a:	b086      	sub	sp, #24
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	6078      	str	r0, [r7, #4]
 8004c60:	6039      	str	r1, [r7, #0]
    std_msgs::Time t;
 8004c62:	f107 0308 	add.w	r3, r7, #8
 8004c66:	4618      	mov	r0, r3
 8004c68:	f7fe fb7e 	bl	8003368 <_ZN8std_msgs4TimeC1Ev>
    uint32_t offset = hardware_.time() - rt_time;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	3304      	adds	r3, #4
 8004c70:	4618      	mov	r0, r3
 8004c72:	f7ff fb3d 	bl	80042f0 <_ZN13STM32Hardware4timeEv>
 8004c76:	4602      	mov	r2, r0
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	689b      	ldr	r3, [r3, #8]
 8004c7c:	1ad3      	subs	r3, r2, r3
 8004c7e:	617b      	str	r3, [r7, #20]
    t.deserialize(data);
 8004c80:	f107 0308 	add.w	r3, r7, #8
 8004c84:	6839      	ldr	r1, [r7, #0]
 8004c86:	4618      	mov	r0, r3
 8004c88:	f7fe fbde 	bl	8003448 <_ZN8std_msgs4Time11deserializeEPh>
    t.data.sec += offset / 1000;
 8004c8c:	68fa      	ldr	r2, [r7, #12]
 8004c8e:	697b      	ldr	r3, [r7, #20]
 8004c90:	4914      	ldr	r1, [pc, #80]	; (8004ce4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh+0x8c>)
 8004c92:	fba1 1303 	umull	r1, r3, r1, r3
 8004c96:	099b      	lsrs	r3, r3, #6
 8004c98:	4413      	add	r3, r2
 8004c9a:	60fb      	str	r3, [r7, #12]
    t.data.nsec += (offset % 1000) * 1000000UL;
 8004c9c:	6939      	ldr	r1, [r7, #16]
 8004c9e:	697a      	ldr	r2, [r7, #20]
 8004ca0:	4b10      	ldr	r3, [pc, #64]	; (8004ce4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh+0x8c>)
 8004ca2:	fba3 0302 	umull	r0, r3, r3, r2
 8004ca6:	099b      	lsrs	r3, r3, #6
 8004ca8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004cac:	fb00 f303 	mul.w	r3, r0, r3
 8004cb0:	1ad3      	subs	r3, r2, r3
 8004cb2:	4a0d      	ldr	r2, [pc, #52]	; (8004ce8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh+0x90>)
 8004cb4:	fb02 f303 	mul.w	r3, r2, r3
 8004cb8:	440b      	add	r3, r1
 8004cba:	613b      	str	r3, [r7, #16]
    this->setNow(t.data);
 8004cbc:	f107 0308 	add.w	r3, r7, #8
 8004cc0:	3304      	adds	r3, #4
 8004cc2:	4619      	mov	r1, r3
 8004cc4:	6878      	ldr	r0, [r7, #4]
 8004cc6:	f000 f8a5 	bl	8004e14 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERKNS_4TimeE>
    last_sync_receive_time = hardware_.time();
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	3304      	adds	r3, #4
 8004cce:	4618      	mov	r0, r3
 8004cd0:	f7ff fb0e 	bl	80042f0 <_ZN13STM32Hardware4timeEv>
 8004cd4:	4602      	mov	r2, r0
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc
  }
 8004cdc:	bf00      	nop
 8004cde:	3718      	adds	r7, #24
 8004ce0:	46bd      	mov	sp, r7
 8004ce2:	bd80      	pop	{r7, pc}
 8004ce4:	10624dd3 	.word	0x10624dd3
 8004ce8:	000f4240 	.word	0x000f4240

08004cec <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE>:

  virtual int publish(int id, const Msg * msg) override
 8004cec:	b580      	push	{r7, lr}
 8004cee:	b088      	sub	sp, #32
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	60f8      	str	r0, [r7, #12]
 8004cf4:	60b9      	str	r1, [r7, #8]
 8004cf6:	607a      	str	r2, [r7, #4]
  {
    if (id >= 100 && !configured_)
 8004cf8:	68bb      	ldr	r3, [r7, #8]
 8004cfa:	2b63      	cmp	r3, #99	; 0x63
 8004cfc:	dd09      	ble.n	8004d12 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x26>
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8004d04:	f083 0301 	eor.w	r3, r3, #1
 8004d08:	b2db      	uxtb	r3, r3
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d001      	beq.n	8004d12 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x26>
      return 0;
 8004d0e:	2300      	movs	r3, #0
 8004d10:	e079      	b.n	8004e06 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x11a>

    /* serialize message */
    int l = msg->serialize(message_out + 7);
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	68fa      	ldr	r2, [r7, #12]
 8004d1a:	f502 7206 	add.w	r2, r2, #536	; 0x218
 8004d1e:	3207      	adds	r2, #7
 8004d20:	4611      	mov	r1, r2
 8004d22:	6878      	ldr	r0, [r7, #4]
 8004d24:	4798      	blx	r3
 8004d26:	6178      	str	r0, [r7, #20]

    /* setup the header */
    message_out[0] = 0xff;
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	22ff      	movs	r2, #255	; 0xff
 8004d2c:	f883 2218 	strb.w	r2, [r3, #536]	; 0x218
    message_out[1] = PROTOCOL_VER;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	22fe      	movs	r2, #254	; 0xfe
 8004d34:	f883 2219 	strb.w	r2, [r3, #537]	; 0x219
    message_out[2] = (uint8_t)((uint16_t)l & 255);
 8004d38:	697b      	ldr	r3, [r7, #20]
 8004d3a:	b2da      	uxtb	r2, r3
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	f883 221a 	strb.w	r2, [r3, #538]	; 0x21a
    message_out[3] = (uint8_t)((uint16_t)l >> 8);
 8004d42:	697b      	ldr	r3, [r7, #20]
 8004d44:	b29b      	uxth	r3, r3
 8004d46:	0a1b      	lsrs	r3, r3, #8
 8004d48:	b29b      	uxth	r3, r3
 8004d4a:	b2da      	uxtb	r2, r3
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	f883 221b 	strb.w	r2, [r3, #539]	; 0x21b
    message_out[4] = 255 - ((message_out[2] + message_out[3]) % 256);
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	f893 221a 	ldrb.w	r2, [r3, #538]	; 0x21a
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	f893 321b 	ldrb.w	r3, [r3, #539]	; 0x21b
 8004d5e:	4413      	add	r3, r2
 8004d60:	b2db      	uxtb	r3, r3
 8004d62:	43db      	mvns	r3, r3
 8004d64:	b2da      	uxtb	r2, r3
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	f883 221c 	strb.w	r2, [r3, #540]	; 0x21c
    message_out[5] = (uint8_t)((int16_t)id & 255);
 8004d6c:	68bb      	ldr	r3, [r7, #8]
 8004d6e:	b2da      	uxtb	r2, r3
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	f883 221d 	strb.w	r2, [r3, #541]	; 0x21d
    message_out[6] = (uint8_t)((int16_t)id >> 8);
 8004d76:	68bb      	ldr	r3, [r7, #8]
 8004d78:	b21b      	sxth	r3, r3
 8004d7a:	121b      	asrs	r3, r3, #8
 8004d7c:	b21b      	sxth	r3, r3
 8004d7e:	b2da      	uxtb	r2, r3
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	f883 221e 	strb.w	r2, [r3, #542]	; 0x21e

    /* calculate checksum */
    int chk = 0;
 8004d86:	2300      	movs	r3, #0
 8004d88:	61fb      	str	r3, [r7, #28]
    for (int i = 5; i < l + 7; i++)
 8004d8a:	2305      	movs	r3, #5
 8004d8c:	61bb      	str	r3, [r7, #24]
 8004d8e:	e00c      	b.n	8004daa <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0xbe>
      chk += message_out[i];
 8004d90:	68fa      	ldr	r2, [r7, #12]
 8004d92:	69bb      	ldr	r3, [r7, #24]
 8004d94:	4413      	add	r3, r2
 8004d96:	f503 7306 	add.w	r3, r3, #536	; 0x218
 8004d9a:	781b      	ldrb	r3, [r3, #0]
 8004d9c:	461a      	mov	r2, r3
 8004d9e:	69fb      	ldr	r3, [r7, #28]
 8004da0:	4413      	add	r3, r2
 8004da2:	61fb      	str	r3, [r7, #28]
    for (int i = 5; i < l + 7; i++)
 8004da4:	69bb      	ldr	r3, [r7, #24]
 8004da6:	3301      	adds	r3, #1
 8004da8:	61bb      	str	r3, [r7, #24]
 8004daa:	697b      	ldr	r3, [r7, #20]
 8004dac:	3306      	adds	r3, #6
 8004dae:	69ba      	ldr	r2, [r7, #24]
 8004db0:	429a      	cmp	r2, r3
 8004db2:	dded      	ble.n	8004d90 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0xa4>
    l += 7;
 8004db4:	697b      	ldr	r3, [r7, #20]
 8004db6:	3307      	adds	r3, #7
 8004db8:	617b      	str	r3, [r7, #20]
    message_out[l++] = 255 - (chk % 256);
 8004dba:	69fb      	ldr	r3, [r7, #28]
 8004dbc:	425a      	negs	r2, r3
 8004dbe:	b2db      	uxtb	r3, r3
 8004dc0:	b2d2      	uxtb	r2, r2
 8004dc2:	bf58      	it	pl
 8004dc4:	4253      	negpl	r3, r2
 8004dc6:	b2da      	uxtb	r2, r3
 8004dc8:	697b      	ldr	r3, [r7, #20]
 8004dca:	1c59      	adds	r1, r3, #1
 8004dcc:	6179      	str	r1, [r7, #20]
 8004dce:	43d2      	mvns	r2, r2
 8004dd0:	b2d1      	uxtb	r1, r2
 8004dd2:	68fa      	ldr	r2, [r7, #12]
 8004dd4:	4413      	add	r3, r2
 8004dd6:	460a      	mov	r2, r1
 8004dd8:	f883 2218 	strb.w	r2, [r3, #536]	; 0x218

    if (l <= OUTPUT_SIZE)
 8004ddc:	697b      	ldr	r3, [r7, #20]
 8004dde:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004de2:	dc0a      	bgt.n	8004dfa <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x10e>
    {
      hardware_.write(message_out, l);
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	1d18      	adds	r0, r3, #4
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	f503 7306 	add.w	r3, r3, #536	; 0x218
 8004dee:	697a      	ldr	r2, [r7, #20]
 8004df0:	4619      	mov	r1, r3
 8004df2:	f7ff fa6c 	bl	80042ce <_ZN13STM32Hardware5writeEPhi>
      return l;
 8004df6:	697b      	ldr	r3, [r7, #20]
 8004df8:	e005      	b.n	8004e06 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x11a>
    }
    else
    {
      logerror("Message from device dropped: message larger than buffer.");
 8004dfa:	4905      	ldr	r1, [pc, #20]	; (8004e10 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x124>)
 8004dfc:	68f8      	ldr	r0, [r7, #12]
 8004dfe:	f000 f847 	bl	8004e90 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8logerrorEPKc>
      return -1;
 8004e02:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    }
  }
 8004e06:	4618      	mov	r0, r3
 8004e08:	3720      	adds	r7, #32
 8004e0a:	46bd      	mov	sp, r7
 8004e0c:	bd80      	pop	{r7, pc}
 8004e0e:	bf00      	nop
 8004e10:	0800e394 	.word	0x0800e394

08004e14 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERKNS_4TimeE>:
  void setNow(const Time & new_now)
 8004e14:	b580      	push	{r7, lr}
 8004e16:	b084      	sub	sp, #16
 8004e18:	af00      	add	r7, sp, #0
 8004e1a:	6078      	str	r0, [r7, #4]
 8004e1c:	6039      	str	r1, [r7, #0]
    uint32_t ms = hardware_.time();
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	3304      	adds	r3, #4
 8004e22:	4618      	mov	r0, r3
 8004e24:	f7ff fa64 	bl	80042f0 <_ZN13STM32Hardware4timeEv>
 8004e28:	60f8      	str	r0, [r7, #12]
    sec_offset = new_now.sec - ms / 1000 - 1;
 8004e2a:	683b      	ldr	r3, [r7, #0]
 8004e2c:	681a      	ldr	r2, [r3, #0]
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	4914      	ldr	r1, [pc, #80]	; (8004e84 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERKNS_4TimeE+0x70>)
 8004e32:	fba1 1303 	umull	r1, r3, r1, r3
 8004e36:	099b      	lsrs	r3, r3, #6
 8004e38:	1ad3      	subs	r3, r2, r3
 8004e3a:	1e5a      	subs	r2, r3, #1
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	60da      	str	r2, [r3, #12]
    nsec_offset = new_now.nsec - (ms % 1000) * 1000000UL + 1000000000UL;
 8004e40:	683b      	ldr	r3, [r7, #0]
 8004e42:	6859      	ldr	r1, [r3, #4]
 8004e44:	68fa      	ldr	r2, [r7, #12]
 8004e46:	4b0f      	ldr	r3, [pc, #60]	; (8004e84 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERKNS_4TimeE+0x70>)
 8004e48:	fba3 0302 	umull	r0, r3, r3, r2
 8004e4c:	099b      	lsrs	r3, r3, #6
 8004e4e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004e52:	fb00 f303 	mul.w	r3, r0, r3
 8004e56:	1ad3      	subs	r3, r2, r3
 8004e58:	4a0b      	ldr	r2, [pc, #44]	; (8004e88 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERKNS_4TimeE+0x74>)
 8004e5a:	fb02 f303 	mul.w	r3, r2, r3
 8004e5e:	1aca      	subs	r2, r1, r3
 8004e60:	4b0a      	ldr	r3, [pc, #40]	; (8004e8c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERKNS_4TimeE+0x78>)
 8004e62:	4413      	add	r3, r2
 8004e64:	687a      	ldr	r2, [r7, #4]
 8004e66:	6113      	str	r3, [r2, #16]
    normalizeSecNSec(sec_offset, nsec_offset);
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	f103 020c 	add.w	r2, r3, #12
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	3310      	adds	r3, #16
 8004e72:	4619      	mov	r1, r3
 8004e74:	4610      	mov	r0, r2
 8004e76:	f000 fced 	bl	8005854 <_ZN3ros16normalizeSecNSecERmS0_>
  }
 8004e7a:	bf00      	nop
 8004e7c:	3710      	adds	r7, #16
 8004e7e:	46bd      	mov	sp, r7
 8004e80:	bd80      	pop	{r7, pc}
 8004e82:	bf00      	nop
 8004e84:	10624dd3 	.word	0x10624dd3
 8004e88:	000f4240 	.word	0x000f4240
 8004e8c:	3b9aca00 	.word	0x3b9aca00

08004e90 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8logerrorEPKc>:
  }
  void logwarn(const char *msg)
  {
    log(rosserial_msgs::Log::WARN, msg);
  }
  void logerror(const char*msg)
 8004e90:	b580      	push	{r7, lr}
 8004e92:	b082      	sub	sp, #8
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	6078      	str	r0, [r7, #4]
 8004e98:	6039      	str	r1, [r7, #0]
  {
    log(rosserial_msgs::Log::ERROR, msg);
 8004e9a:	683a      	ldr	r2, [r7, #0]
 8004e9c:	2103      	movs	r1, #3
 8004e9e:	6878      	ldr	r0, [r7, #4]
 8004ea0:	f000 f804 	bl	8004eac <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE3logEcPKc>
  }
 8004ea4:	bf00      	nop
 8004ea6:	3708      	adds	r7, #8
 8004ea8:	46bd      	mov	sp, r7
 8004eaa:	bd80      	pop	{r7, pc}

08004eac <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE3logEcPKc>:
  void log(char byte, const char * msg)
 8004eac:	b580      	push	{r7, lr}
 8004eae:	b088      	sub	sp, #32
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	60f8      	str	r0, [r7, #12]
 8004eb4:	460b      	mov	r3, r1
 8004eb6:	607a      	str	r2, [r7, #4]
 8004eb8:	72fb      	strb	r3, [r7, #11]
    rosserial_msgs::Log l;
 8004eba:	f107 0314 	add.w	r3, r7, #20
 8004ebe:	4618      	mov	r0, r3
 8004ec0:	f7fe fd06 	bl	80038d0 <_ZN14rosserial_msgs3LogC1Ev>
    l.level = byte;
 8004ec4:	7afb      	ldrb	r3, [r7, #11]
 8004ec6:	763b      	strb	r3, [r7, #24]
    l.msg = (char*)msg;
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	61fb      	str	r3, [r7, #28]
    publish(rosserial_msgs::TopicInfo::ID_LOG, &l);
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	f107 0214 	add.w	r2, r7, #20
 8004ed6:	2107      	movs	r1, #7
 8004ed8:	68f8      	ldr	r0, [r7, #12]
 8004eda:	4798      	blx	r3
  }
 8004edc:	bf00      	nop
 8004ede:	3720      	adds	r7, #32
 8004ee0:	46bd      	mov	sp, r7
 8004ee2:	bd80      	pop	{r7, pc}

08004ee4 <_Z41__static_initialization_and_destruction_0ii>:
 8004ee4:	b580      	push	{r7, lr}
 8004ee6:	b082      	sub	sp, #8
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	6078      	str	r0, [r7, #4]
 8004eec:	6039      	str	r1, [r7, #0]
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	2b01      	cmp	r3, #1
 8004ef2:	d114      	bne.n	8004f1e <_Z41__static_initialization_and_destruction_0ii+0x3a>
 8004ef4:	683b      	ldr	r3, [r7, #0]
 8004ef6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004efa:	4293      	cmp	r3, r2
 8004efc:	d10f      	bne.n	8004f1e <_Z41__static_initialization_and_destruction_0ii+0x3a>
SerialClass serial(huart2);
 8004efe:	490a      	ldr	r1, [pc, #40]	; (8004f28 <_Z41__static_initialization_and_destruction_0ii+0x44>)
 8004f00:	480a      	ldr	r0, [pc, #40]	; (8004f2c <_Z41__static_initialization_and_destruction_0ii+0x48>)
 8004f02:	f7ff f898 	bl	8004036 <_ZN11SerialClassC1ER20__UART_HandleTypeDef>
ros::NodeHandle nh;
 8004f06:	480a      	ldr	r0, [pc, #40]	; (8004f30 <_Z41__static_initialization_and_destruction_0ii+0x4c>)
 8004f08:	f7ff faaa 	bl	8004460 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev>
std_msgs::String str_msg;
 8004f0c:	4809      	ldr	r0, [pc, #36]	; (8004f34 <_Z41__static_initialization_and_destruction_0ii+0x50>)
 8004f0e:	f7ff f9fb 	bl	8004308 <_ZN8std_msgs6StringC1Ev>
ros::Publisher chatter("chatter", &str_msg);
 8004f12:	2300      	movs	r3, #0
 8004f14:	4a07      	ldr	r2, [pc, #28]	; (8004f34 <_Z41__static_initialization_and_destruction_0ii+0x50>)
 8004f16:	4908      	ldr	r1, [pc, #32]	; (8004f38 <_Z41__static_initialization_and_destruction_0ii+0x54>)
 8004f18:	4808      	ldr	r0, [pc, #32]	; (8004f3c <_Z41__static_initialization_and_destruction_0ii+0x58>)
 8004f1a:	f7ff f855 	bl	8003fc8 <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>
}
 8004f1e:	bf00      	nop
 8004f20:	3708      	adds	r7, #8
 8004f22:	46bd      	mov	sp, r7
 8004f24:	bd80      	pop	{r7, pc}
 8004f26:	bf00      	nop
 8004f28:	200004f8 	.word	0x200004f8
 8004f2c:	2000085c 	.word	0x2000085c
 8004f30:	20001868 	.word	0x20001868
 8004f34:	20001d98 	.word	0x20001d98
 8004f38:	0800e3d0 	.word	0x0800e3d0
 8004f3c:	20001da0 	.word	0x20001da0

08004f40 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9connectedEv>:
  virtual bool connected() override
 8004f40:	b480      	push	{r7}
 8004f42:	b083      	sub	sp, #12
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	6078      	str	r0, [r7, #4]
    return configured_;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
  };
 8004f4e:	4618      	mov	r0, r3
 8004f50:	370c      	adds	r7, #12
 8004f52:	46bd      	mov	sp, r7
 8004f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f58:	4770      	bx	lr

08004f5a <_GLOBAL__sub_I_serial>:
 8004f5a:	b580      	push	{r7, lr}
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8004f62:	2001      	movs	r0, #1
 8004f64:	f7ff ffbe 	bl	8004ee4 <_Z41__static_initialization_and_destruction_0ii>
 8004f68:	bd80      	pop	{r7, pc}
	...

08004f6c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004f6c:	b580      	push	{r7, lr}
 8004f6e:	b082      	sub	sp, #8
 8004f70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004f72:	2300      	movs	r3, #0
 8004f74:	607b      	str	r3, [r7, #4]
 8004f76:	4b12      	ldr	r3, [pc, #72]	; (8004fc0 <HAL_MspInit+0x54>)
 8004f78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f7a:	4a11      	ldr	r2, [pc, #68]	; (8004fc0 <HAL_MspInit+0x54>)
 8004f7c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004f80:	6453      	str	r3, [r2, #68]	; 0x44
 8004f82:	4b0f      	ldr	r3, [pc, #60]	; (8004fc0 <HAL_MspInit+0x54>)
 8004f84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f86:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004f8a:	607b      	str	r3, [r7, #4]
 8004f8c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004f8e:	2300      	movs	r3, #0
 8004f90:	603b      	str	r3, [r7, #0]
 8004f92:	4b0b      	ldr	r3, [pc, #44]	; (8004fc0 <HAL_MspInit+0x54>)
 8004f94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f96:	4a0a      	ldr	r2, [pc, #40]	; (8004fc0 <HAL_MspInit+0x54>)
 8004f98:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004f9c:	6413      	str	r3, [r2, #64]	; 0x40
 8004f9e:	4b08      	ldr	r3, [pc, #32]	; (8004fc0 <HAL_MspInit+0x54>)
 8004fa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fa2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004fa6:	603b      	str	r3, [r7, #0]
 8004fa8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8004faa:	2200      	movs	r2, #0
 8004fac:	210f      	movs	r1, #15
 8004fae:	f06f 0001 	mvn.w	r0, #1
 8004fb2:	f001 fc4f 	bl	8006854 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004fb6:	bf00      	nop
 8004fb8:	3708      	adds	r7, #8
 8004fba:	46bd      	mov	sp, r7
 8004fbc:	bd80      	pop	{r7, pc}
 8004fbe:	bf00      	nop
 8004fc0:	40023800 	.word	0x40023800

08004fc4 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8004fc4:	b580      	push	{r7, lr}
 8004fc6:	b08a      	sub	sp, #40	; 0x28
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004fcc:	f107 0314 	add.w	r3, r7, #20
 8004fd0:	2200      	movs	r2, #0
 8004fd2:	601a      	str	r2, [r3, #0]
 8004fd4:	605a      	str	r2, [r3, #4]
 8004fd6:	609a      	str	r2, [r3, #8]
 8004fd8:	60da      	str	r2, [r3, #12]
 8004fda:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	4a1d      	ldr	r2, [pc, #116]	; (8005058 <HAL_CAN_MspInit+0x94>)
 8004fe2:	4293      	cmp	r3, r2
 8004fe4:	d134      	bne.n	8005050 <HAL_CAN_MspInit+0x8c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8004fe6:	2300      	movs	r3, #0
 8004fe8:	613b      	str	r3, [r7, #16]
 8004fea:	4b1c      	ldr	r3, [pc, #112]	; (800505c <HAL_CAN_MspInit+0x98>)
 8004fec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fee:	4a1b      	ldr	r2, [pc, #108]	; (800505c <HAL_CAN_MspInit+0x98>)
 8004ff0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004ff4:	6413      	str	r3, [r2, #64]	; 0x40
 8004ff6:	4b19      	ldr	r3, [pc, #100]	; (800505c <HAL_CAN_MspInit+0x98>)
 8004ff8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ffa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ffe:	613b      	str	r3, [r7, #16]
 8005000:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005002:	2300      	movs	r3, #0
 8005004:	60fb      	str	r3, [r7, #12]
 8005006:	4b15      	ldr	r3, [pc, #84]	; (800505c <HAL_CAN_MspInit+0x98>)
 8005008:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800500a:	4a14      	ldr	r2, [pc, #80]	; (800505c <HAL_CAN_MspInit+0x98>)
 800500c:	f043 0301 	orr.w	r3, r3, #1
 8005010:	6313      	str	r3, [r2, #48]	; 0x30
 8005012:	4b12      	ldr	r3, [pc, #72]	; (800505c <HAL_CAN_MspInit+0x98>)
 8005014:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005016:	f003 0301 	and.w	r3, r3, #1
 800501a:	60fb      	str	r3, [r7, #12]
 800501c:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800501e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8005022:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005024:	2302      	movs	r3, #2
 8005026:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005028:	2300      	movs	r3, #0
 800502a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800502c:	2303      	movs	r3, #3
 800502e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8005030:	2309      	movs	r3, #9
 8005032:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005034:	f107 0314 	add.w	r3, r7, #20
 8005038:	4619      	mov	r1, r3
 800503a:	4809      	ldr	r0, [pc, #36]	; (8005060 <HAL_CAN_MspInit+0x9c>)
 800503c:	f002 f836 	bl	80070ac <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 8005040:	2200      	movs	r2, #0
 8005042:	2105      	movs	r1, #5
 8005044:	2014      	movs	r0, #20
 8005046:	f001 fc05 	bl	8006854 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 800504a:	2014      	movs	r0, #20
 800504c:	f001 fc1e 	bl	800688c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8005050:	bf00      	nop
 8005052:	3728      	adds	r7, #40	; 0x28
 8005054:	46bd      	mov	sp, r7
 8005056:	bd80      	pop	{r7, pc}
 8005058:	40006400 	.word	0x40006400
 800505c:	40023800 	.word	0x40023800
 8005060:	40020000 	.word	0x40020000

08005064 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8005064:	b580      	push	{r7, lr}
 8005066:	b08a      	sub	sp, #40	; 0x28
 8005068:	af00      	add	r7, sp, #0
 800506a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800506c:	f107 0314 	add.w	r3, r7, #20
 8005070:	2200      	movs	r2, #0
 8005072:	601a      	str	r2, [r3, #0]
 8005074:	605a      	str	r2, [r3, #4]
 8005076:	609a      	str	r2, [r3, #8]
 8005078:	60da      	str	r2, [r3, #12]
 800507a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	4a22      	ldr	r2, [pc, #136]	; (800510c <HAL_SPI_MspInit+0xa8>)
 8005082:	4293      	cmp	r3, r2
 8005084:	d13d      	bne.n	8005102 <HAL_SPI_MspInit+0x9e>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8005086:	2300      	movs	r3, #0
 8005088:	613b      	str	r3, [r7, #16]
 800508a:	4b21      	ldr	r3, [pc, #132]	; (8005110 <HAL_SPI_MspInit+0xac>)
 800508c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800508e:	4a20      	ldr	r2, [pc, #128]	; (8005110 <HAL_SPI_MspInit+0xac>)
 8005090:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005094:	6413      	str	r3, [r2, #64]	; 0x40
 8005096:	4b1e      	ldr	r3, [pc, #120]	; (8005110 <HAL_SPI_MspInit+0xac>)
 8005098:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800509a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800509e:	613b      	str	r3, [r7, #16]
 80050a0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80050a2:	2300      	movs	r3, #0
 80050a4:	60fb      	str	r3, [r7, #12]
 80050a6:	4b1a      	ldr	r3, [pc, #104]	; (8005110 <HAL_SPI_MspInit+0xac>)
 80050a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050aa:	4a19      	ldr	r2, [pc, #100]	; (8005110 <HAL_SPI_MspInit+0xac>)
 80050ac:	f043 0302 	orr.w	r3, r3, #2
 80050b0:	6313      	str	r3, [r2, #48]	; 0x30
 80050b2:	4b17      	ldr	r3, [pc, #92]	; (8005110 <HAL_SPI_MspInit+0xac>)
 80050b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050b6:	f003 0302 	and.w	r3, r3, #2
 80050ba:	60fb      	str	r3, [r7, #12]
 80050bc:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 80050be:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 80050c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80050c4:	2302      	movs	r3, #2
 80050c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80050c8:	2300      	movs	r3, #0
 80050ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80050cc:	2303      	movs	r3, #3
 80050ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80050d0:	2305      	movs	r3, #5
 80050d2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80050d4:	f107 0314 	add.w	r3, r7, #20
 80050d8:	4619      	mov	r1, r3
 80050da:	480e      	ldr	r0, [pc, #56]	; (8005114 <HAL_SPI_MspInit+0xb0>)
 80050dc:	f001 ffe6 	bl	80070ac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 80050e0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80050e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80050e6:	2302      	movs	r3, #2
 80050e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80050ea:	2301      	movs	r3, #1
 80050ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80050ee:	2303      	movs	r3, #3
 80050f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80050f2:	2305      	movs	r3, #5
 80050f4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80050f6:	f107 0314 	add.w	r3, r7, #20
 80050fa:	4619      	mov	r1, r3
 80050fc:	4805      	ldr	r0, [pc, #20]	; (8005114 <HAL_SPI_MspInit+0xb0>)
 80050fe:	f001 ffd5 	bl	80070ac <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8005102:	bf00      	nop
 8005104:	3728      	adds	r7, #40	; 0x28
 8005106:	46bd      	mov	sp, r7
 8005108:	bd80      	pop	{r7, pc}
 800510a:	bf00      	nop
 800510c:	40003800 	.word	0x40003800
 8005110:	40023800 	.word	0x40023800
 8005114:	40020400 	.word	0x40020400

08005118 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8005118:	b580      	push	{r7, lr}
 800511a:	b08c      	sub	sp, #48	; 0x30
 800511c:	af00      	add	r7, sp, #0
 800511e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005120:	f107 031c 	add.w	r3, r7, #28
 8005124:	2200      	movs	r2, #0
 8005126:	601a      	str	r2, [r3, #0]
 8005128:	605a      	str	r2, [r3, #4]
 800512a:	609a      	str	r2, [r3, #8]
 800512c:	60da      	str	r2, [r3, #12]
 800512e:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM3)
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	4a2d      	ldr	r2, [pc, #180]	; (80051ec <HAL_TIM_Base_MspInit+0xd4>)
 8005136:	4293      	cmp	r3, r2
 8005138:	d12c      	bne.n	8005194 <HAL_TIM_Base_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800513a:	2300      	movs	r3, #0
 800513c:	61bb      	str	r3, [r7, #24]
 800513e:	4b2c      	ldr	r3, [pc, #176]	; (80051f0 <HAL_TIM_Base_MspInit+0xd8>)
 8005140:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005142:	4a2b      	ldr	r2, [pc, #172]	; (80051f0 <HAL_TIM_Base_MspInit+0xd8>)
 8005144:	f043 0302 	orr.w	r3, r3, #2
 8005148:	6413      	str	r3, [r2, #64]	; 0x40
 800514a:	4b29      	ldr	r3, [pc, #164]	; (80051f0 <HAL_TIM_Base_MspInit+0xd8>)
 800514c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800514e:	f003 0302 	and.w	r3, r3, #2
 8005152:	61bb      	str	r3, [r7, #24]
 8005154:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005156:	2300      	movs	r3, #0
 8005158:	617b      	str	r3, [r7, #20]
 800515a:	4b25      	ldr	r3, [pc, #148]	; (80051f0 <HAL_TIM_Base_MspInit+0xd8>)
 800515c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800515e:	4a24      	ldr	r2, [pc, #144]	; (80051f0 <HAL_TIM_Base_MspInit+0xd8>)
 8005160:	f043 0301 	orr.w	r3, r3, #1
 8005164:	6313      	str	r3, [r2, #48]	; 0x30
 8005166:	4b22      	ldr	r3, [pc, #136]	; (80051f0 <HAL_TIM_Base_MspInit+0xd8>)
 8005168:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800516a:	f003 0301 	and.w	r3, r3, #1
 800516e:	617b      	str	r3, [r7, #20]
 8005170:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8005172:	2340      	movs	r3, #64	; 0x40
 8005174:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005176:	2302      	movs	r3, #2
 8005178:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800517a:	2300      	movs	r3, #0
 800517c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800517e:	2300      	movs	r3, #0
 8005180:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8005182:	2302      	movs	r3, #2
 8005184:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005186:	f107 031c 	add.w	r3, r7, #28
 800518a:	4619      	mov	r1, r3
 800518c:	4819      	ldr	r0, [pc, #100]	; (80051f4 <HAL_TIM_Base_MspInit+0xdc>)
 800518e:	f001 ff8d 	bl	80070ac <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8005192:	e026      	b.n	80051e2 <HAL_TIM_Base_MspInit+0xca>
  else if(htim_base->Instance==TIM4)
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	4a17      	ldr	r2, [pc, #92]	; (80051f8 <HAL_TIM_Base_MspInit+0xe0>)
 800519a:	4293      	cmp	r3, r2
 800519c:	d10e      	bne.n	80051bc <HAL_TIM_Base_MspInit+0xa4>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800519e:	2300      	movs	r3, #0
 80051a0:	613b      	str	r3, [r7, #16]
 80051a2:	4b13      	ldr	r3, [pc, #76]	; (80051f0 <HAL_TIM_Base_MspInit+0xd8>)
 80051a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051a6:	4a12      	ldr	r2, [pc, #72]	; (80051f0 <HAL_TIM_Base_MspInit+0xd8>)
 80051a8:	f043 0304 	orr.w	r3, r3, #4
 80051ac:	6413      	str	r3, [r2, #64]	; 0x40
 80051ae:	4b10      	ldr	r3, [pc, #64]	; (80051f0 <HAL_TIM_Base_MspInit+0xd8>)
 80051b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051b2:	f003 0304 	and.w	r3, r3, #4
 80051b6:	613b      	str	r3, [r7, #16]
 80051b8:	693b      	ldr	r3, [r7, #16]
}
 80051ba:	e012      	b.n	80051e2 <HAL_TIM_Base_MspInit+0xca>
  else if(htim_base->Instance==TIM8)
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	4a0e      	ldr	r2, [pc, #56]	; (80051fc <HAL_TIM_Base_MspInit+0xe4>)
 80051c2:	4293      	cmp	r3, r2
 80051c4:	d10d      	bne.n	80051e2 <HAL_TIM_Base_MspInit+0xca>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80051c6:	2300      	movs	r3, #0
 80051c8:	60fb      	str	r3, [r7, #12]
 80051ca:	4b09      	ldr	r3, [pc, #36]	; (80051f0 <HAL_TIM_Base_MspInit+0xd8>)
 80051cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051ce:	4a08      	ldr	r2, [pc, #32]	; (80051f0 <HAL_TIM_Base_MspInit+0xd8>)
 80051d0:	f043 0302 	orr.w	r3, r3, #2
 80051d4:	6453      	str	r3, [r2, #68]	; 0x44
 80051d6:	4b06      	ldr	r3, [pc, #24]	; (80051f0 <HAL_TIM_Base_MspInit+0xd8>)
 80051d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051da:	f003 0302 	and.w	r3, r3, #2
 80051de:	60fb      	str	r3, [r7, #12]
 80051e0:	68fb      	ldr	r3, [r7, #12]
}
 80051e2:	bf00      	nop
 80051e4:	3730      	adds	r7, #48	; 0x30
 80051e6:	46bd      	mov	sp, r7
 80051e8:	bd80      	pop	{r7, pc}
 80051ea:	bf00      	nop
 80051ec:	40000400 	.word	0x40000400
 80051f0:	40023800 	.word	0x40023800
 80051f4:	40020000 	.word	0x40020000
 80051f8:	40000800 	.word	0x40000800
 80051fc:	40010400 	.word	0x40010400

08005200 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8005200:	b580      	push	{r7, lr}
 8005202:	b08a      	sub	sp, #40	; 0x28
 8005204:	af00      	add	r7, sp, #0
 8005206:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005208:	f107 0314 	add.w	r3, r7, #20
 800520c:	2200      	movs	r2, #0
 800520e:	601a      	str	r2, [r3, #0]
 8005210:	605a      	str	r2, [r3, #4]
 8005212:	609a      	str	r2, [r3, #8]
 8005214:	60da      	str	r2, [r3, #12]
 8005216:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM5)
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	4a19      	ldr	r2, [pc, #100]	; (8005284 <HAL_TIM_Encoder_MspInit+0x84>)
 800521e:	4293      	cmp	r3, r2
 8005220:	d12b      	bne.n	800527a <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 8005222:	2300      	movs	r3, #0
 8005224:	613b      	str	r3, [r7, #16]
 8005226:	4b18      	ldr	r3, [pc, #96]	; (8005288 <HAL_TIM_Encoder_MspInit+0x88>)
 8005228:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800522a:	4a17      	ldr	r2, [pc, #92]	; (8005288 <HAL_TIM_Encoder_MspInit+0x88>)
 800522c:	f043 0308 	orr.w	r3, r3, #8
 8005230:	6413      	str	r3, [r2, #64]	; 0x40
 8005232:	4b15      	ldr	r3, [pc, #84]	; (8005288 <HAL_TIM_Encoder_MspInit+0x88>)
 8005234:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005236:	f003 0308 	and.w	r3, r3, #8
 800523a:	613b      	str	r3, [r7, #16]
 800523c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800523e:	2300      	movs	r3, #0
 8005240:	60fb      	str	r3, [r7, #12]
 8005242:	4b11      	ldr	r3, [pc, #68]	; (8005288 <HAL_TIM_Encoder_MspInit+0x88>)
 8005244:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005246:	4a10      	ldr	r2, [pc, #64]	; (8005288 <HAL_TIM_Encoder_MspInit+0x88>)
 8005248:	f043 0301 	orr.w	r3, r3, #1
 800524c:	6313      	str	r3, [r2, #48]	; 0x30
 800524e:	4b0e      	ldr	r3, [pc, #56]	; (8005288 <HAL_TIM_Encoder_MspInit+0x88>)
 8005250:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005252:	f003 0301 	and.w	r3, r3, #1
 8005256:	60fb      	str	r3, [r7, #12]
 8005258:	68fb      	ldr	r3, [r7, #12]
    /**TIM5 GPIO Configuration
    PA0-WKUP     ------> TIM5_CH1
    PA1     ------> TIM5_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800525a:	2303      	movs	r3, #3
 800525c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800525e:	2302      	movs	r3, #2
 8005260:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005262:	2300      	movs	r3, #0
 8005264:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005266:	2300      	movs	r3, #0
 8005268:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800526a:	2302      	movs	r3, #2
 800526c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800526e:	f107 0314 	add.w	r3, r7, #20
 8005272:	4619      	mov	r1, r3
 8005274:	4805      	ldr	r0, [pc, #20]	; (800528c <HAL_TIM_Encoder_MspInit+0x8c>)
 8005276:	f001 ff19 	bl	80070ac <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 800527a:	bf00      	nop
 800527c:	3728      	adds	r7, #40	; 0x28
 800527e:	46bd      	mov	sp, r7
 8005280:	bd80      	pop	{r7, pc}
 8005282:	bf00      	nop
 8005284:	40000c00 	.word	0x40000c00
 8005288:	40023800 	.word	0x40023800
 800528c:	40020000 	.word	0x40020000

08005290 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8005290:	b580      	push	{r7, lr}
 8005292:	b08a      	sub	sp, #40	; 0x28
 8005294:	af00      	add	r7, sp, #0
 8005296:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005298:	f107 0314 	add.w	r3, r7, #20
 800529c:	2200      	movs	r2, #0
 800529e:	601a      	str	r2, [r3, #0]
 80052a0:	605a      	str	r2, [r3, #4]
 80052a2:	609a      	str	r2, [r3, #8]
 80052a4:	60da      	str	r2, [r3, #12]
 80052a6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	4a24      	ldr	r2, [pc, #144]	; (8005340 <HAL_TIM_MspPostInit+0xb0>)
 80052ae:	4293      	cmp	r3, r2
 80052b0:	d11e      	bne.n	80052f0 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80052b2:	2300      	movs	r3, #0
 80052b4:	613b      	str	r3, [r7, #16]
 80052b6:	4b23      	ldr	r3, [pc, #140]	; (8005344 <HAL_TIM_MspPostInit+0xb4>)
 80052b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052ba:	4a22      	ldr	r2, [pc, #136]	; (8005344 <HAL_TIM_MspPostInit+0xb4>)
 80052bc:	f043 0302 	orr.w	r3, r3, #2
 80052c0:	6313      	str	r3, [r2, #48]	; 0x30
 80052c2:	4b20      	ldr	r3, [pc, #128]	; (8005344 <HAL_TIM_MspPostInit+0xb4>)
 80052c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052c6:	f003 0302 	and.w	r3, r3, #2
 80052ca:	613b      	str	r3, [r7, #16]
 80052cc:	693b      	ldr	r3, [r7, #16]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    PB7     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80052ce:	23c0      	movs	r3, #192	; 0xc0
 80052d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80052d2:	2302      	movs	r3, #2
 80052d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80052d6:	2300      	movs	r3, #0
 80052d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80052da:	2300      	movs	r3, #0
 80052dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80052de:	2302      	movs	r3, #2
 80052e0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80052e2:	f107 0314 	add.w	r3, r7, #20
 80052e6:	4619      	mov	r1, r3
 80052e8:	4817      	ldr	r0, [pc, #92]	; (8005348 <HAL_TIM_MspPostInit+0xb8>)
 80052ea:	f001 fedf 	bl	80070ac <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 80052ee:	e022      	b.n	8005336 <HAL_TIM_MspPostInit+0xa6>
  else if(htim->Instance==TIM8)
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	4a15      	ldr	r2, [pc, #84]	; (800534c <HAL_TIM_MspPostInit+0xbc>)
 80052f6:	4293      	cmp	r3, r2
 80052f8:	d11d      	bne.n	8005336 <HAL_TIM_MspPostInit+0xa6>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80052fa:	2300      	movs	r3, #0
 80052fc:	60fb      	str	r3, [r7, #12]
 80052fe:	4b11      	ldr	r3, [pc, #68]	; (8005344 <HAL_TIM_MspPostInit+0xb4>)
 8005300:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005302:	4a10      	ldr	r2, [pc, #64]	; (8005344 <HAL_TIM_MspPostInit+0xb4>)
 8005304:	f043 0304 	orr.w	r3, r3, #4
 8005308:	6313      	str	r3, [r2, #48]	; 0x30
 800530a:	4b0e      	ldr	r3, [pc, #56]	; (8005344 <HAL_TIM_MspPostInit+0xb4>)
 800530c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800530e:	f003 0304 	and.w	r3, r3, #4
 8005312:	60fb      	str	r3, [r7, #12]
 8005314:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8005316:	23c0      	movs	r3, #192	; 0xc0
 8005318:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800531a:	2302      	movs	r3, #2
 800531c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800531e:	2300      	movs	r3, #0
 8005320:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005322:	2300      	movs	r3, #0
 8005324:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8005326:	2303      	movs	r3, #3
 8005328:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800532a:	f107 0314 	add.w	r3, r7, #20
 800532e:	4619      	mov	r1, r3
 8005330:	4807      	ldr	r0, [pc, #28]	; (8005350 <HAL_TIM_MspPostInit+0xc0>)
 8005332:	f001 febb 	bl	80070ac <HAL_GPIO_Init>
}
 8005336:	bf00      	nop
 8005338:	3728      	adds	r7, #40	; 0x28
 800533a:	46bd      	mov	sp, r7
 800533c:	bd80      	pop	{r7, pc}
 800533e:	bf00      	nop
 8005340:	40000800 	.word	0x40000800
 8005344:	40023800 	.word	0x40023800
 8005348:	40020400 	.word	0x40020400
 800534c:	40010400 	.word	0x40010400
 8005350:	40020800 	.word	0x40020800

08005354 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005354:	b580      	push	{r7, lr}
 8005356:	b08c      	sub	sp, #48	; 0x30
 8005358:	af00      	add	r7, sp, #0
 800535a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800535c:	f107 031c 	add.w	r3, r7, #28
 8005360:	2200      	movs	r2, #0
 8005362:	601a      	str	r2, [r3, #0]
 8005364:	605a      	str	r2, [r3, #4]
 8005366:	609a      	str	r2, [r3, #8]
 8005368:	60da      	str	r2, [r3, #12]
 800536a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	4a9a      	ldr	r2, [pc, #616]	; (80055dc <HAL_UART_MspInit+0x288>)
 8005372:	4293      	cmp	r3, r2
 8005374:	f040 8095 	bne.w	80054a2 <HAL_UART_MspInit+0x14e>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8005378:	2300      	movs	r3, #0
 800537a:	61bb      	str	r3, [r7, #24]
 800537c:	4b98      	ldr	r3, [pc, #608]	; (80055e0 <HAL_UART_MspInit+0x28c>)
 800537e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005380:	4a97      	ldr	r2, [pc, #604]	; (80055e0 <HAL_UART_MspInit+0x28c>)
 8005382:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005386:	6413      	str	r3, [r2, #64]	; 0x40
 8005388:	4b95      	ldr	r3, [pc, #596]	; (80055e0 <HAL_UART_MspInit+0x28c>)
 800538a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800538c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005390:	61bb      	str	r3, [r7, #24]
 8005392:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005394:	2300      	movs	r3, #0
 8005396:	617b      	str	r3, [r7, #20]
 8005398:	4b91      	ldr	r3, [pc, #580]	; (80055e0 <HAL_UART_MspInit+0x28c>)
 800539a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800539c:	4a90      	ldr	r2, [pc, #576]	; (80055e0 <HAL_UART_MspInit+0x28c>)
 800539e:	f043 0304 	orr.w	r3, r3, #4
 80053a2:	6313      	str	r3, [r2, #48]	; 0x30
 80053a4:	4b8e      	ldr	r3, [pc, #568]	; (80055e0 <HAL_UART_MspInit+0x28c>)
 80053a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053a8:	f003 0304 	and.w	r3, r3, #4
 80053ac:	617b      	str	r3, [r7, #20]
 80053ae:	697b      	ldr	r3, [r7, #20]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80053b0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80053b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80053b6:	2302      	movs	r3, #2
 80053b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80053ba:	2300      	movs	r3, #0
 80053bc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80053be:	2303      	movs	r3, #3
 80053c0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80053c2:	2308      	movs	r3, #8
 80053c4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80053c6:	f107 031c 	add.w	r3, r7, #28
 80053ca:	4619      	mov	r1, r3
 80053cc:	4885      	ldr	r0, [pc, #532]	; (80055e4 <HAL_UART_MspInit+0x290>)
 80053ce:	f001 fe6d 	bl	80070ac <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream2;
 80053d2:	4b85      	ldr	r3, [pc, #532]	; (80055e8 <HAL_UART_MspInit+0x294>)
 80053d4:	4a85      	ldr	r2, [pc, #532]	; (80055ec <HAL_UART_MspInit+0x298>)
 80053d6:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Channel = DMA_CHANNEL_4;
 80053d8:	4b83      	ldr	r3, [pc, #524]	; (80055e8 <HAL_UART_MspInit+0x294>)
 80053da:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80053de:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80053e0:	4b81      	ldr	r3, [pc, #516]	; (80055e8 <HAL_UART_MspInit+0x294>)
 80053e2:	2200      	movs	r2, #0
 80053e4:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80053e6:	4b80      	ldr	r3, [pc, #512]	; (80055e8 <HAL_UART_MspInit+0x294>)
 80053e8:	2200      	movs	r2, #0
 80053ea:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 80053ec:	4b7e      	ldr	r3, [pc, #504]	; (80055e8 <HAL_UART_MspInit+0x294>)
 80053ee:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80053f2:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80053f4:	4b7c      	ldr	r3, [pc, #496]	; (80055e8 <HAL_UART_MspInit+0x294>)
 80053f6:	2200      	movs	r2, #0
 80053f8:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80053fa:	4b7b      	ldr	r3, [pc, #492]	; (80055e8 <HAL_UART_MspInit+0x294>)
 80053fc:	2200      	movs	r2, #0
 80053fe:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_CIRCULAR;
 8005400:	4b79      	ldr	r3, [pc, #484]	; (80055e8 <HAL_UART_MspInit+0x294>)
 8005402:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005406:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8005408:	4b77      	ldr	r3, [pc, #476]	; (80055e8 <HAL_UART_MspInit+0x294>)
 800540a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800540e:	621a      	str	r2, [r3, #32]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005410:	4b75      	ldr	r3, [pc, #468]	; (80055e8 <HAL_UART_MspInit+0x294>)
 8005412:	2200      	movs	r2, #0
 8005414:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 8005416:	4874      	ldr	r0, [pc, #464]	; (80055e8 <HAL_UART_MspInit+0x294>)
 8005418:	f001 fa46 	bl	80068a8 <HAL_DMA_Init>
 800541c:	4603      	mov	r3, r0
 800541e:	2b00      	cmp	r3, #0
 8005420:	d001      	beq.n	8005426 <HAL_UART_MspInit+0xd2>
    {
      Error_Handler();
 8005422:	f7fd ff7b 	bl	800331c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	4a6f      	ldr	r2, [pc, #444]	; (80055e8 <HAL_UART_MspInit+0x294>)
 800542a:	63da      	str	r2, [r3, #60]	; 0x3c
 800542c:	4a6e      	ldr	r2, [pc, #440]	; (80055e8 <HAL_UART_MspInit+0x294>)
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	6393      	str	r3, [r2, #56]	; 0x38

    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA1_Stream4;
 8005432:	4b6f      	ldr	r3, [pc, #444]	; (80055f0 <HAL_UART_MspInit+0x29c>)
 8005434:	4a6f      	ldr	r2, [pc, #444]	; (80055f4 <HAL_UART_MspInit+0x2a0>)
 8005436:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Channel = DMA_CHANNEL_4;
 8005438:	4b6d      	ldr	r3, [pc, #436]	; (80055f0 <HAL_UART_MspInit+0x29c>)
 800543a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800543e:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005440:	4b6b      	ldr	r3, [pc, #428]	; (80055f0 <HAL_UART_MspInit+0x29c>)
 8005442:	2240      	movs	r2, #64	; 0x40
 8005444:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005446:	4b6a      	ldr	r3, [pc, #424]	; (80055f0 <HAL_UART_MspInit+0x29c>)
 8005448:	2200      	movs	r2, #0
 800544a:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 800544c:	4b68      	ldr	r3, [pc, #416]	; (80055f0 <HAL_UART_MspInit+0x29c>)
 800544e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005452:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005454:	4b66      	ldr	r3, [pc, #408]	; (80055f0 <HAL_UART_MspInit+0x29c>)
 8005456:	2200      	movs	r2, #0
 8005458:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800545a:	4b65      	ldr	r3, [pc, #404]	; (80055f0 <HAL_UART_MspInit+0x29c>)
 800545c:	2200      	movs	r2, #0
 800545e:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 8005460:	4b63      	ldr	r3, [pc, #396]	; (80055f0 <HAL_UART_MspInit+0x29c>)
 8005462:	2200      	movs	r2, #0
 8005464:	61da      	str	r2, [r3, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8005466:	4b62      	ldr	r3, [pc, #392]	; (80055f0 <HAL_UART_MspInit+0x29c>)
 8005468:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800546c:	621a      	str	r2, [r3, #32]
    hdma_uart4_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800546e:	4b60      	ldr	r3, [pc, #384]	; (80055f0 <HAL_UART_MspInit+0x29c>)
 8005470:	2200      	movs	r2, #0
 8005472:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 8005474:	485e      	ldr	r0, [pc, #376]	; (80055f0 <HAL_UART_MspInit+0x29c>)
 8005476:	f001 fa17 	bl	80068a8 <HAL_DMA_Init>
 800547a:	4603      	mov	r3, r0
 800547c:	2b00      	cmp	r3, #0
 800547e:	d001      	beq.n	8005484 <HAL_UART_MspInit+0x130>
    {
      Error_Handler();
 8005480:	f7fd ff4c 	bl	800331c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_uart4_tx);
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	4a5a      	ldr	r2, [pc, #360]	; (80055f0 <HAL_UART_MspInit+0x29c>)
 8005488:	639a      	str	r2, [r3, #56]	; 0x38
 800548a:	4a59      	ldr	r2, [pc, #356]	; (80055f0 <HAL_UART_MspInit+0x29c>)
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	6393      	str	r3, [r2, #56]	; 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 5, 0);
 8005490:	2200      	movs	r2, #0
 8005492:	2105      	movs	r1, #5
 8005494:	2034      	movs	r0, #52	; 0x34
 8005496:	f001 f9dd 	bl	8006854 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 800549a:	2034      	movs	r0, #52	; 0x34
 800549c:	f001 f9f6 	bl	800688c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80054a0:	e098      	b.n	80055d4 <HAL_UART_MspInit+0x280>
  else if(huart->Instance==USART2)
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	4a54      	ldr	r2, [pc, #336]	; (80055f8 <HAL_UART_MspInit+0x2a4>)
 80054a8:	4293      	cmp	r3, r2
 80054aa:	f040 8093 	bne.w	80055d4 <HAL_UART_MspInit+0x280>
    __HAL_RCC_USART2_CLK_ENABLE();
 80054ae:	2300      	movs	r3, #0
 80054b0:	613b      	str	r3, [r7, #16]
 80054b2:	4b4b      	ldr	r3, [pc, #300]	; (80055e0 <HAL_UART_MspInit+0x28c>)
 80054b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054b6:	4a4a      	ldr	r2, [pc, #296]	; (80055e0 <HAL_UART_MspInit+0x28c>)
 80054b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80054bc:	6413      	str	r3, [r2, #64]	; 0x40
 80054be:	4b48      	ldr	r3, [pc, #288]	; (80055e0 <HAL_UART_MspInit+0x28c>)
 80054c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80054c6:	613b      	str	r3, [r7, #16]
 80054c8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80054ca:	2300      	movs	r3, #0
 80054cc:	60fb      	str	r3, [r7, #12]
 80054ce:	4b44      	ldr	r3, [pc, #272]	; (80055e0 <HAL_UART_MspInit+0x28c>)
 80054d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054d2:	4a43      	ldr	r2, [pc, #268]	; (80055e0 <HAL_UART_MspInit+0x28c>)
 80054d4:	f043 0301 	orr.w	r3, r3, #1
 80054d8:	6313      	str	r3, [r2, #48]	; 0x30
 80054da:	4b41      	ldr	r3, [pc, #260]	; (80055e0 <HAL_UART_MspInit+0x28c>)
 80054dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054de:	f003 0301 	and.w	r3, r3, #1
 80054e2:	60fb      	str	r3, [r7, #12]
 80054e4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80054e6:	230c      	movs	r3, #12
 80054e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80054ea:	2302      	movs	r3, #2
 80054ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80054ee:	2300      	movs	r3, #0
 80054f0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80054f2:	2303      	movs	r3, #3
 80054f4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80054f6:	2307      	movs	r3, #7
 80054f8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80054fa:	f107 031c 	add.w	r3, r7, #28
 80054fe:	4619      	mov	r1, r3
 8005500:	483e      	ldr	r0, [pc, #248]	; (80055fc <HAL_UART_MspInit+0x2a8>)
 8005502:	f001 fdd3 	bl	80070ac <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8005506:	4b3e      	ldr	r3, [pc, #248]	; (8005600 <HAL_UART_MspInit+0x2ac>)
 8005508:	4a3e      	ldr	r2, [pc, #248]	; (8005604 <HAL_UART_MspInit+0x2b0>)
 800550a:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 800550c:	4b3c      	ldr	r3, [pc, #240]	; (8005600 <HAL_UART_MspInit+0x2ac>)
 800550e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005512:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005514:	4b3a      	ldr	r3, [pc, #232]	; (8005600 <HAL_UART_MspInit+0x2ac>)
 8005516:	2200      	movs	r2, #0
 8005518:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800551a:	4b39      	ldr	r3, [pc, #228]	; (8005600 <HAL_UART_MspInit+0x2ac>)
 800551c:	2200      	movs	r2, #0
 800551e:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005520:	4b37      	ldr	r3, [pc, #220]	; (8005600 <HAL_UART_MspInit+0x2ac>)
 8005522:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005526:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005528:	4b35      	ldr	r3, [pc, #212]	; (8005600 <HAL_UART_MspInit+0x2ac>)
 800552a:	2200      	movs	r2, #0
 800552c:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800552e:	4b34      	ldr	r3, [pc, #208]	; (8005600 <HAL_UART_MspInit+0x2ac>)
 8005530:	2200      	movs	r2, #0
 8005532:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8005534:	4b32      	ldr	r3, [pc, #200]	; (8005600 <HAL_UART_MspInit+0x2ac>)
 8005536:	f44f 7280 	mov.w	r2, #256	; 0x100
 800553a:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 800553c:	4b30      	ldr	r3, [pc, #192]	; (8005600 <HAL_UART_MspInit+0x2ac>)
 800553e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005542:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005544:	4b2e      	ldr	r3, [pc, #184]	; (8005600 <HAL_UART_MspInit+0x2ac>)
 8005546:	2200      	movs	r2, #0
 8005548:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800554a:	482d      	ldr	r0, [pc, #180]	; (8005600 <HAL_UART_MspInit+0x2ac>)
 800554c:	f001 f9ac 	bl	80068a8 <HAL_DMA_Init>
 8005550:	4603      	mov	r3, r0
 8005552:	2b00      	cmp	r3, #0
 8005554:	d001      	beq.n	800555a <HAL_UART_MspInit+0x206>
      Error_Handler();
 8005556:	f7fd fee1 	bl	800331c <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	4a28      	ldr	r2, [pc, #160]	; (8005600 <HAL_UART_MspInit+0x2ac>)
 800555e:	63da      	str	r2, [r3, #60]	; 0x3c
 8005560:	4a27      	ldr	r2, [pc, #156]	; (8005600 <HAL_UART_MspInit+0x2ac>)
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8005566:	4b28      	ldr	r3, [pc, #160]	; (8005608 <HAL_UART_MspInit+0x2b4>)
 8005568:	4a28      	ldr	r2, [pc, #160]	; (800560c <HAL_UART_MspInit+0x2b8>)
 800556a:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 800556c:	4b26      	ldr	r3, [pc, #152]	; (8005608 <HAL_UART_MspInit+0x2b4>)
 800556e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005572:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005574:	4b24      	ldr	r3, [pc, #144]	; (8005608 <HAL_UART_MspInit+0x2b4>)
 8005576:	2240      	movs	r2, #64	; 0x40
 8005578:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800557a:	4b23      	ldr	r3, [pc, #140]	; (8005608 <HAL_UART_MspInit+0x2b4>)
 800557c:	2200      	movs	r2, #0
 800557e:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005580:	4b21      	ldr	r3, [pc, #132]	; (8005608 <HAL_UART_MspInit+0x2b4>)
 8005582:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005586:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005588:	4b1f      	ldr	r3, [pc, #124]	; (8005608 <HAL_UART_MspInit+0x2b4>)
 800558a:	2200      	movs	r2, #0
 800558c:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800558e:	4b1e      	ldr	r3, [pc, #120]	; (8005608 <HAL_UART_MspInit+0x2b4>)
 8005590:	2200      	movs	r2, #0
 8005592:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8005594:	4b1c      	ldr	r3, [pc, #112]	; (8005608 <HAL_UART_MspInit+0x2b4>)
 8005596:	2200      	movs	r2, #0
 8005598:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 800559a:	4b1b      	ldr	r3, [pc, #108]	; (8005608 <HAL_UART_MspInit+0x2b4>)
 800559c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80055a0:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80055a2:	4b19      	ldr	r3, [pc, #100]	; (8005608 <HAL_UART_MspInit+0x2b4>)
 80055a4:	2200      	movs	r2, #0
 80055a6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80055a8:	4817      	ldr	r0, [pc, #92]	; (8005608 <HAL_UART_MspInit+0x2b4>)
 80055aa:	f001 f97d 	bl	80068a8 <HAL_DMA_Init>
 80055ae:	4603      	mov	r3, r0
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d001      	beq.n	80055b8 <HAL_UART_MspInit+0x264>
      Error_Handler();
 80055b4:	f7fd feb2 	bl	800331c <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	4a13      	ldr	r2, [pc, #76]	; (8005608 <HAL_UART_MspInit+0x2b4>)
 80055bc:	639a      	str	r2, [r3, #56]	; 0x38
 80055be:	4a12      	ldr	r2, [pc, #72]	; (8005608 <HAL_UART_MspInit+0x2b4>)
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 80055c4:	2200      	movs	r2, #0
 80055c6:	2105      	movs	r1, #5
 80055c8:	2026      	movs	r0, #38	; 0x26
 80055ca:	f001 f943 	bl	8006854 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80055ce:	2026      	movs	r0, #38	; 0x26
 80055d0:	f001 f95c 	bl	800688c <HAL_NVIC_EnableIRQ>
}
 80055d4:	bf00      	nop
 80055d6:	3730      	adds	r7, #48	; 0x30
 80055d8:	46bd      	mov	sp, r7
 80055da:	bd80      	pop	{r7, pc}
 80055dc:	40004c00 	.word	0x40004c00
 80055e0:	40023800 	.word	0x40023800
 80055e4:	40020800 	.word	0x40020800
 80055e8:	20000540 	.word	0x20000540
 80055ec:	40026040 	.word	0x40026040
 80055f0:	200005a0 	.word	0x200005a0
 80055f4:	40026070 	.word	0x40026070
 80055f8:	40004400 	.word	0x40004400
 80055fc:	40020000 	.word	0x40020000
 8005600:	20000600 	.word	0x20000600
 8005604:	40026088 	.word	0x40026088
 8005608:	20000660 	.word	0x20000660
 800560c:	400260a0 	.word	0x400260a0

08005610 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005610:	b580      	push	{r7, lr}
 8005612:	b08c      	sub	sp, #48	; 0x30
 8005614:	af00      	add	r7, sp, #0
 8005616:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8005618:	2300      	movs	r3, #0
 800561a:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 800561c:	2300      	movs	r3, #0
 800561e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8005620:	2300      	movs	r3, #0
 8005622:	60bb      	str	r3, [r7, #8]
 8005624:	4b2f      	ldr	r3, [pc, #188]	; (80056e4 <HAL_InitTick+0xd4>)
 8005626:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005628:	4a2e      	ldr	r2, [pc, #184]	; (80056e4 <HAL_InitTick+0xd4>)
 800562a:	f043 0301 	orr.w	r3, r3, #1
 800562e:	6453      	str	r3, [r2, #68]	; 0x44
 8005630:	4b2c      	ldr	r3, [pc, #176]	; (80056e4 <HAL_InitTick+0xd4>)
 8005632:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005634:	f003 0301 	and.w	r3, r3, #1
 8005638:	60bb      	str	r3, [r7, #8]
 800563a:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800563c:	f107 020c 	add.w	r2, r7, #12
 8005640:	f107 0310 	add.w	r3, r7, #16
 8005644:	4611      	mov	r1, r2
 8005646:	4618      	mov	r0, r3
 8005648:	f002 f810 	bl	800766c <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 800564c:	f001 fffa 	bl	8007644 <HAL_RCC_GetPCLK2Freq>
 8005650:	4603      	mov	r3, r0
 8005652:	005b      	lsls	r3, r3, #1
 8005654:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8005656:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005658:	4a23      	ldr	r2, [pc, #140]	; (80056e8 <HAL_InitTick+0xd8>)
 800565a:	fba2 2303 	umull	r2, r3, r2, r3
 800565e:	0c9b      	lsrs	r3, r3, #18
 8005660:	3b01      	subs	r3, #1
 8005662:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8005664:	4b21      	ldr	r3, [pc, #132]	; (80056ec <HAL_InitTick+0xdc>)
 8005666:	4a22      	ldr	r2, [pc, #136]	; (80056f0 <HAL_InitTick+0xe0>)
 8005668:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 800566a:	4b20      	ldr	r3, [pc, #128]	; (80056ec <HAL_InitTick+0xdc>)
 800566c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8005670:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8005672:	4a1e      	ldr	r2, [pc, #120]	; (80056ec <HAL_InitTick+0xdc>)
 8005674:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005676:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8005678:	4b1c      	ldr	r3, [pc, #112]	; (80056ec <HAL_InitTick+0xdc>)
 800567a:	2200      	movs	r2, #0
 800567c:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800567e:	4b1b      	ldr	r3, [pc, #108]	; (80056ec <HAL_InitTick+0xdc>)
 8005680:	2200      	movs	r2, #0
 8005682:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005684:	4b19      	ldr	r3, [pc, #100]	; (80056ec <HAL_InitTick+0xdc>)
 8005686:	2200      	movs	r2, #0
 8005688:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 800568a:	4818      	ldr	r0, [pc, #96]	; (80056ec <HAL_InitTick+0xdc>)
 800568c:	f003 f804 	bl	8008698 <HAL_TIM_Base_Init>
 8005690:	4603      	mov	r3, r0
 8005692:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8005696:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800569a:	2b00      	cmp	r3, #0
 800569c:	d11b      	bne.n	80056d6 <HAL_InitTick+0xc6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 800569e:	4813      	ldr	r0, [pc, #76]	; (80056ec <HAL_InitTick+0xdc>)
 80056a0:	f003 f84a 	bl	8008738 <HAL_TIM_Base_Start_IT>
 80056a4:	4603      	mov	r3, r0
 80056a6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 80056aa:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d111      	bne.n	80056d6 <HAL_InitTick+0xc6>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80056b2:	2019      	movs	r0, #25
 80056b4:	f001 f8ea 	bl	800688c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	2b0f      	cmp	r3, #15
 80056bc:	d808      	bhi.n	80056d0 <HAL_InitTick+0xc0>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 80056be:	2200      	movs	r2, #0
 80056c0:	6879      	ldr	r1, [r7, #4]
 80056c2:	2019      	movs	r0, #25
 80056c4:	f001 f8c6 	bl	8006854 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80056c8:	4a0a      	ldr	r2, [pc, #40]	; (80056f4 <HAL_InitTick+0xe4>)
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	6013      	str	r3, [r2, #0]
 80056ce:	e002      	b.n	80056d6 <HAL_InitTick+0xc6>
      }
      else
      {
        status = HAL_ERROR;
 80056d0:	2301      	movs	r3, #1
 80056d2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80056d6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80056da:	4618      	mov	r0, r3
 80056dc:	3730      	adds	r7, #48	; 0x30
 80056de:	46bd      	mov	sp, r7
 80056e0:	bd80      	pop	{r7, pc}
 80056e2:	bf00      	nop
 80056e4:	40023800 	.word	0x40023800
 80056e8:	431bde83 	.word	0x431bde83
 80056ec:	20001db4 	.word	0x20001db4
 80056f0:	40010000 	.word	0x40010000
 80056f4:	20000030 	.word	0x20000030

080056f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80056f8:	b480      	push	{r7}
 80056fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80056fc:	e7fe      	b.n	80056fc <NMI_Handler+0x4>

080056fe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80056fe:	b480      	push	{r7}
 8005700:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005702:	e7fe      	b.n	8005702 <HardFault_Handler+0x4>

08005704 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005704:	b480      	push	{r7}
 8005706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005708:	e7fe      	b.n	8005708 <MemManage_Handler+0x4>

0800570a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800570a:	b480      	push	{r7}
 800570c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800570e:	e7fe      	b.n	800570e <BusFault_Handler+0x4>

08005710 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005710:	b480      	push	{r7}
 8005712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005714:	e7fe      	b.n	8005714 <UsageFault_Handler+0x4>

08005716 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005716:	b480      	push	{r7}
 8005718:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800571a:	bf00      	nop
 800571c:	46bd      	mov	sp, r7
 800571e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005722:	4770      	bx	lr

08005724 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8005724:	b580      	push	{r7, lr}
 8005726:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 8005728:	4802      	ldr	r0, [pc, #8]	; (8005734 <DMA1_Stream2_IRQHandler+0x10>)
 800572a:	f001 fa55 	bl	8006bd8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 800572e:	bf00      	nop
 8005730:	bd80      	pop	{r7, pc}
 8005732:	bf00      	nop
 8005734:	20000540 	.word	0x20000540

08005738 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8005738:	b580      	push	{r7, lr}
 800573a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 800573c:	4802      	ldr	r0, [pc, #8]	; (8005748 <DMA1_Stream4_IRQHandler+0x10>)
 800573e:	f001 fa4b 	bl	8006bd8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8005742:	bf00      	nop
 8005744:	bd80      	pop	{r7, pc}
 8005746:	bf00      	nop
 8005748:	200005a0 	.word	0x200005a0

0800574c <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 800574c:	b580      	push	{r7, lr}
 800574e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8005750:	4802      	ldr	r0, [pc, #8]	; (800575c <DMA1_Stream5_IRQHandler+0x10>)
 8005752:	f001 fa41 	bl	8006bd8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8005756:	bf00      	nop
 8005758:	bd80      	pop	{r7, pc}
 800575a:	bf00      	nop
 800575c:	20000600 	.word	0x20000600

08005760 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8005760:	b580      	push	{r7, lr}
 8005762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8005764:	4802      	ldr	r0, [pc, #8]	; (8005770 <DMA1_Stream6_IRQHandler+0x10>)
 8005766:	f001 fa37 	bl	8006bd8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 800576a:	bf00      	nop
 800576c:	bd80      	pop	{r7, pc}
 800576e:	bf00      	nop
 8005770:	20000660 	.word	0x20000660

08005774 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 8005774:	b580      	push	{r7, lr}
 8005776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8005778:	4802      	ldr	r0, [pc, #8]	; (8005784 <CAN1_RX0_IRQHandler+0x10>)
 800577a:	f000 fd83 	bl	8006284 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 800577e:	bf00      	nop
 8005780:	bd80      	pop	{r7, pc}
 8005782:	bf00      	nop
 8005784:	20000310 	.word	0x20000310

08005788 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8005788:	b580      	push	{r7, lr}
 800578a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800578c:	4802      	ldr	r0, [pc, #8]	; (8005798 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800578e:	f003 faf2 	bl	8008d76 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8005792:	bf00      	nop
 8005794:	bd80      	pop	{r7, pc}
 8005796:	bf00      	nop
 8005798:	20001db4 	.word	0x20001db4

0800579c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800579c:	b580      	push	{r7, lr}
 800579e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80057a0:	4802      	ldr	r0, [pc, #8]	; (80057ac <USART2_IRQHandler+0x10>)
 80057a2:	f004 fc35 	bl	800a010 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80057a6:	bf00      	nop
 80057a8:	bd80      	pop	{r7, pc}
 80057aa:	bf00      	nop
 80057ac:	200004f8 	.word	0x200004f8

080057b0 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 80057b0:	b580      	push	{r7, lr}
 80057b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 80057b4:	4802      	ldr	r0, [pc, #8]	; (80057c0 <UART4_IRQHandler+0x10>)
 80057b6:	f004 fc2b 	bl	800a010 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 80057ba:	bf00      	nop
 80057bc:	bd80      	pop	{r7, pc}
 80057be:	bf00      	nop
 80057c0:	200004b0 	.word	0x200004b0

080057c4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80057c4:	b580      	push	{r7, lr}
 80057c6:	b086      	sub	sp, #24
 80057c8:	af00      	add	r7, sp, #0
 80057ca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80057cc:	4a14      	ldr	r2, [pc, #80]	; (8005820 <_sbrk+0x5c>)
 80057ce:	4b15      	ldr	r3, [pc, #84]	; (8005824 <_sbrk+0x60>)
 80057d0:	1ad3      	subs	r3, r2, r3
 80057d2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80057d4:	697b      	ldr	r3, [r7, #20]
 80057d6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80057d8:	4b13      	ldr	r3, [pc, #76]	; (8005828 <_sbrk+0x64>)
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d102      	bne.n	80057e6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80057e0:	4b11      	ldr	r3, [pc, #68]	; (8005828 <_sbrk+0x64>)
 80057e2:	4a12      	ldr	r2, [pc, #72]	; (800582c <_sbrk+0x68>)
 80057e4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80057e6:	4b10      	ldr	r3, [pc, #64]	; (8005828 <_sbrk+0x64>)
 80057e8:	681a      	ldr	r2, [r3, #0]
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	4413      	add	r3, r2
 80057ee:	693a      	ldr	r2, [r7, #16]
 80057f0:	429a      	cmp	r2, r3
 80057f2:	d207      	bcs.n	8005804 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80057f4:	f008 fb8c 	bl	800df10 <__errno>
 80057f8:	4603      	mov	r3, r0
 80057fa:	220c      	movs	r2, #12
 80057fc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80057fe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005802:	e009      	b.n	8005818 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005804:	4b08      	ldr	r3, [pc, #32]	; (8005828 <_sbrk+0x64>)
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800580a:	4b07      	ldr	r3, [pc, #28]	; (8005828 <_sbrk+0x64>)
 800580c:	681a      	ldr	r2, [r3, #0]
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	4413      	add	r3, r2
 8005812:	4a05      	ldr	r2, [pc, #20]	; (8005828 <_sbrk+0x64>)
 8005814:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005816:	68fb      	ldr	r3, [r7, #12]
}
 8005818:	4618      	mov	r0, r3
 800581a:	3718      	adds	r7, #24
 800581c:	46bd      	mov	sp, r7
 800581e:	bd80      	pop	{r7, pc}
 8005820:	20020000 	.word	0x20020000
 8005824:	00000400 	.word	0x00000400
 8005828:	20001dfc 	.word	0x20001dfc
 800582c:	20005ca0 	.word	0x20005ca0

08005830 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005830:	b480      	push	{r7}
 8005832:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005834:	4b06      	ldr	r3, [pc, #24]	; (8005850 <SystemInit+0x20>)
 8005836:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800583a:	4a05      	ldr	r2, [pc, #20]	; (8005850 <SystemInit+0x20>)
 800583c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005840:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005844:	bf00      	nop
 8005846:	46bd      	mov	sp, r7
 8005848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800584c:	4770      	bx	lr
 800584e:	bf00      	nop
 8005850:	e000ed00 	.word	0xe000ed00

08005854 <_ZN3ros16normalizeSecNSecERmS0_>:
#include "ros/time.h"

namespace ros
{
void normalizeSecNSec(uint32_t& sec, uint32_t& nsec)
{
 8005854:	b480      	push	{r7}
 8005856:	b085      	sub	sp, #20
 8005858:	af00      	add	r7, sp, #0
 800585a:	6078      	str	r0, [r7, #4]
 800585c:	6039      	str	r1, [r7, #0]
  uint32_t nsec_part = nsec % 1000000000UL;
 800585e:	683b      	ldr	r3, [r7, #0]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	0a5a      	lsrs	r2, r3, #9
 8005864:	490f      	ldr	r1, [pc, #60]	; (80058a4 <_ZN3ros16normalizeSecNSecERmS0_+0x50>)
 8005866:	fba1 1202 	umull	r1, r2, r1, r2
 800586a:	09d2      	lsrs	r2, r2, #7
 800586c:	490e      	ldr	r1, [pc, #56]	; (80058a8 <_ZN3ros16normalizeSecNSecERmS0_+0x54>)
 800586e:	fb01 f202 	mul.w	r2, r1, r2
 8005872:	1a9b      	subs	r3, r3, r2
 8005874:	60fb      	str	r3, [r7, #12]
  uint32_t sec_part = nsec / 1000000000UL;
 8005876:	683b      	ldr	r3, [r7, #0]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	0a5b      	lsrs	r3, r3, #9
 800587c:	4a09      	ldr	r2, [pc, #36]	; (80058a4 <_ZN3ros16normalizeSecNSecERmS0_+0x50>)
 800587e:	fba2 2303 	umull	r2, r3, r2, r3
 8005882:	09db      	lsrs	r3, r3, #7
 8005884:	60bb      	str	r3, [r7, #8]
  sec += sec_part;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681a      	ldr	r2, [r3, #0]
 800588a:	68bb      	ldr	r3, [r7, #8]
 800588c:	441a      	add	r2, r3
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	601a      	str	r2, [r3, #0]
  nsec = nsec_part;
 8005892:	683b      	ldr	r3, [r7, #0]
 8005894:	68fa      	ldr	r2, [r7, #12]
 8005896:	601a      	str	r2, [r3, #0]
}
 8005898:	bf00      	nop
 800589a:	3714      	adds	r7, #20
 800589c:	46bd      	mov	sp, r7
 800589e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a2:	4770      	bx	lr
 80058a4:	00044b83 	.word	0x00044b83
 80058a8:	3b9aca00 	.word	0x3b9aca00

080058ac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80058ac:	f8df d034 	ldr.w	sp, [pc, #52]	; 80058e4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80058b0:	f7ff ffbe 	bl	8005830 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80058b4:	480c      	ldr	r0, [pc, #48]	; (80058e8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80058b6:	490d      	ldr	r1, [pc, #52]	; (80058ec <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80058b8:	4a0d      	ldr	r2, [pc, #52]	; (80058f0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80058ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80058bc:	e002      	b.n	80058c4 <LoopCopyDataInit>

080058be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80058be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80058c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80058c2:	3304      	adds	r3, #4

080058c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80058c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80058c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80058c8:	d3f9      	bcc.n	80058be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80058ca:	4a0a      	ldr	r2, [pc, #40]	; (80058f4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80058cc:	4c0a      	ldr	r4, [pc, #40]	; (80058f8 <LoopFillZerobss+0x22>)
  movs r3, #0
 80058ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80058d0:	e001      	b.n	80058d6 <LoopFillZerobss>

080058d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80058d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80058d4:	3204      	adds	r2, #4

080058d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80058d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80058d8:	d3fb      	bcc.n	80058d2 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80058da:	f008 fb1f 	bl	800df1c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80058de:	f7fb fadb 	bl	8000e98 <main>
  bx  lr    
 80058e2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80058e4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80058e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80058ec:	200000a0 	.word	0x200000a0
  ldr r2, =_sidata
 80058f0:	0800e734 	.word	0x0800e734
  ldr r2, =_sbss
 80058f4:	200000a0 	.word	0x200000a0
  ldr r4, =_ebss
 80058f8:	20005ca0 	.word	0x20005ca0

080058fc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80058fc:	e7fe      	b.n	80058fc <ADC_IRQHandler>
	...

08005900 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005900:	b580      	push	{r7, lr}
 8005902:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005904:	4b0e      	ldr	r3, [pc, #56]	; (8005940 <HAL_Init+0x40>)
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	4a0d      	ldr	r2, [pc, #52]	; (8005940 <HAL_Init+0x40>)
 800590a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800590e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005910:	4b0b      	ldr	r3, [pc, #44]	; (8005940 <HAL_Init+0x40>)
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	4a0a      	ldr	r2, [pc, #40]	; (8005940 <HAL_Init+0x40>)
 8005916:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800591a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800591c:	4b08      	ldr	r3, [pc, #32]	; (8005940 <HAL_Init+0x40>)
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	4a07      	ldr	r2, [pc, #28]	; (8005940 <HAL_Init+0x40>)
 8005922:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005926:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005928:	2003      	movs	r0, #3
 800592a:	f000 ff88 	bl	800683e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800592e:	200f      	movs	r0, #15
 8005930:	f7ff fe6e 	bl	8005610 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005934:	f7ff fb1a 	bl	8004f6c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005938:	2300      	movs	r3, #0
}
 800593a:	4618      	mov	r0, r3
 800593c:	bd80      	pop	{r7, pc}
 800593e:	bf00      	nop
 8005940:	40023c00 	.word	0x40023c00

08005944 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005944:	b480      	push	{r7}
 8005946:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005948:	4b06      	ldr	r3, [pc, #24]	; (8005964 <HAL_IncTick+0x20>)
 800594a:	781b      	ldrb	r3, [r3, #0]
 800594c:	461a      	mov	r2, r3
 800594e:	4b06      	ldr	r3, [pc, #24]	; (8005968 <HAL_IncTick+0x24>)
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	4413      	add	r3, r2
 8005954:	4a04      	ldr	r2, [pc, #16]	; (8005968 <HAL_IncTick+0x24>)
 8005956:	6013      	str	r3, [r2, #0]
}
 8005958:	bf00      	nop
 800595a:	46bd      	mov	sp, r7
 800595c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005960:	4770      	bx	lr
 8005962:	bf00      	nop
 8005964:	20000034 	.word	0x20000034
 8005968:	20001e00 	.word	0x20001e00

0800596c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800596c:	b480      	push	{r7}
 800596e:	af00      	add	r7, sp, #0
  return uwTick;
 8005970:	4b03      	ldr	r3, [pc, #12]	; (8005980 <HAL_GetTick+0x14>)
 8005972:	681b      	ldr	r3, [r3, #0]
}
 8005974:	4618      	mov	r0, r3
 8005976:	46bd      	mov	sp, r7
 8005978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800597c:	4770      	bx	lr
 800597e:	bf00      	nop
 8005980:	20001e00 	.word	0x20001e00

08005984 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005984:	b580      	push	{r7, lr}
 8005986:	b084      	sub	sp, #16
 8005988:	af00      	add	r7, sp, #0
 800598a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800598c:	f7ff ffee 	bl	800596c <HAL_GetTick>
 8005990:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800599c:	d005      	beq.n	80059aa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800599e:	4b0a      	ldr	r3, [pc, #40]	; (80059c8 <HAL_Delay+0x44>)
 80059a0:	781b      	ldrb	r3, [r3, #0]
 80059a2:	461a      	mov	r2, r3
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	4413      	add	r3, r2
 80059a8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80059aa:	bf00      	nop
 80059ac:	f7ff ffde 	bl	800596c <HAL_GetTick>
 80059b0:	4602      	mov	r2, r0
 80059b2:	68bb      	ldr	r3, [r7, #8]
 80059b4:	1ad3      	subs	r3, r2, r3
 80059b6:	68fa      	ldr	r2, [r7, #12]
 80059b8:	429a      	cmp	r2, r3
 80059ba:	d8f7      	bhi.n	80059ac <HAL_Delay+0x28>
  {
  }
}
 80059bc:	bf00      	nop
 80059be:	bf00      	nop
 80059c0:	3710      	adds	r7, #16
 80059c2:	46bd      	mov	sp, r7
 80059c4:	bd80      	pop	{r7, pc}
 80059c6:	bf00      	nop
 80059c8:	20000034 	.word	0x20000034

080059cc <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80059cc:	b580      	push	{r7, lr}
 80059ce:	b084      	sub	sp, #16
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d101      	bne.n	80059de <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80059da:	2301      	movs	r3, #1
 80059dc:	e0ed      	b.n	8005bba <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80059e4:	b2db      	uxtb	r3, r3
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d102      	bne.n	80059f0 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80059ea:	6878      	ldr	r0, [r7, #4]
 80059ec:	f7ff faea 	bl	8004fc4 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	681a      	ldr	r2, [r3, #0]
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	f042 0201 	orr.w	r2, r2, #1
 80059fe:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005a00:	f7ff ffb4 	bl	800596c <HAL_GetTick>
 8005a04:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8005a06:	e012      	b.n	8005a2e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005a08:	f7ff ffb0 	bl	800596c <HAL_GetTick>
 8005a0c:	4602      	mov	r2, r0
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	1ad3      	subs	r3, r2, r3
 8005a12:	2b0a      	cmp	r3, #10
 8005a14:	d90b      	bls.n	8005a2e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a1a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	2205      	movs	r2, #5
 8005a26:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8005a2a:	2301      	movs	r3, #1
 8005a2c:	e0c5      	b.n	8005bba <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	685b      	ldr	r3, [r3, #4]
 8005a34:	f003 0301 	and.w	r3, r3, #1
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d0e5      	beq.n	8005a08 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	681a      	ldr	r2, [r3, #0]
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	f022 0202 	bic.w	r2, r2, #2
 8005a4a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005a4c:	f7ff ff8e 	bl	800596c <HAL_GetTick>
 8005a50:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8005a52:	e012      	b.n	8005a7a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005a54:	f7ff ff8a 	bl	800596c <HAL_GetTick>
 8005a58:	4602      	mov	r2, r0
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	1ad3      	subs	r3, r2, r3
 8005a5e:	2b0a      	cmp	r3, #10
 8005a60:	d90b      	bls.n	8005a7a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a66:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	2205      	movs	r2, #5
 8005a72:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8005a76:	2301      	movs	r3, #1
 8005a78:	e09f      	b.n	8005bba <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	685b      	ldr	r3, [r3, #4]
 8005a80:	f003 0302 	and.w	r3, r3, #2
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d1e5      	bne.n	8005a54 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	7e1b      	ldrb	r3, [r3, #24]
 8005a8c:	2b01      	cmp	r3, #1
 8005a8e:	d108      	bne.n	8005aa2 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	681a      	ldr	r2, [r3, #0]
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005a9e:	601a      	str	r2, [r3, #0]
 8005aa0:	e007      	b.n	8005ab2 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	681a      	ldr	r2, [r3, #0]
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005ab0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	7e5b      	ldrb	r3, [r3, #25]
 8005ab6:	2b01      	cmp	r3, #1
 8005ab8:	d108      	bne.n	8005acc <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	681a      	ldr	r2, [r3, #0]
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005ac8:	601a      	str	r2, [r3, #0]
 8005aca:	e007      	b.n	8005adc <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	681a      	ldr	r2, [r3, #0]
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005ada:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	7e9b      	ldrb	r3, [r3, #26]
 8005ae0:	2b01      	cmp	r3, #1
 8005ae2:	d108      	bne.n	8005af6 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	681a      	ldr	r2, [r3, #0]
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	f042 0220 	orr.w	r2, r2, #32
 8005af2:	601a      	str	r2, [r3, #0]
 8005af4:	e007      	b.n	8005b06 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	681a      	ldr	r2, [r3, #0]
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	f022 0220 	bic.w	r2, r2, #32
 8005b04:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	7edb      	ldrb	r3, [r3, #27]
 8005b0a:	2b01      	cmp	r3, #1
 8005b0c:	d108      	bne.n	8005b20 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	681a      	ldr	r2, [r3, #0]
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	f022 0210 	bic.w	r2, r2, #16
 8005b1c:	601a      	str	r2, [r3, #0]
 8005b1e:	e007      	b.n	8005b30 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	681a      	ldr	r2, [r3, #0]
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	f042 0210 	orr.w	r2, r2, #16
 8005b2e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	7f1b      	ldrb	r3, [r3, #28]
 8005b34:	2b01      	cmp	r3, #1
 8005b36:	d108      	bne.n	8005b4a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	681a      	ldr	r2, [r3, #0]
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	f042 0208 	orr.w	r2, r2, #8
 8005b46:	601a      	str	r2, [r3, #0]
 8005b48:	e007      	b.n	8005b5a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	681a      	ldr	r2, [r3, #0]
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	f022 0208 	bic.w	r2, r2, #8
 8005b58:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	7f5b      	ldrb	r3, [r3, #29]
 8005b5e:	2b01      	cmp	r3, #1
 8005b60:	d108      	bne.n	8005b74 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	681a      	ldr	r2, [r3, #0]
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	f042 0204 	orr.w	r2, r2, #4
 8005b70:	601a      	str	r2, [r3, #0]
 8005b72:	e007      	b.n	8005b84 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	681a      	ldr	r2, [r3, #0]
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	f022 0204 	bic.w	r2, r2, #4
 8005b82:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	689a      	ldr	r2, [r3, #8]
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	68db      	ldr	r3, [r3, #12]
 8005b8c:	431a      	orrs	r2, r3
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	691b      	ldr	r3, [r3, #16]
 8005b92:	431a      	orrs	r2, r3
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	695b      	ldr	r3, [r3, #20]
 8005b98:	ea42 0103 	orr.w	r1, r2, r3
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	685b      	ldr	r3, [r3, #4]
 8005ba0:	1e5a      	subs	r2, r3, #1
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	430a      	orrs	r2, r1
 8005ba8:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	2200      	movs	r2, #0
 8005bae:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2201      	movs	r2, #1
 8005bb4:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8005bb8:	2300      	movs	r3, #0
}
 8005bba:	4618      	mov	r0, r3
 8005bbc:	3710      	adds	r7, #16
 8005bbe:	46bd      	mov	sp, r7
 8005bc0:	bd80      	pop	{r7, pc}
	...

08005bc4 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8005bc4:	b480      	push	{r7}
 8005bc6:	b087      	sub	sp, #28
 8005bc8:	af00      	add	r7, sp, #0
 8005bca:	6078      	str	r0, [r7, #4]
 8005bcc:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005bda:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8005bdc:	7cfb      	ldrb	r3, [r7, #19]
 8005bde:	2b01      	cmp	r3, #1
 8005be0:	d003      	beq.n	8005bea <HAL_CAN_ConfigFilter+0x26>
 8005be2:	7cfb      	ldrb	r3, [r7, #19]
 8005be4:	2b02      	cmp	r3, #2
 8005be6:	f040 80be 	bne.w	8005d66 <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8005bea:	4b65      	ldr	r3, [pc, #404]	; (8005d80 <HAL_CAN_ConfigFilter+0x1bc>)
 8005bec:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8005bee:	697b      	ldr	r3, [r7, #20]
 8005bf0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005bf4:	f043 0201 	orr.w	r2, r3, #1
 8005bf8:	697b      	ldr	r3, [r7, #20]
 8005bfa:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8005bfe:	697b      	ldr	r3, [r7, #20]
 8005c00:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005c04:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8005c08:	697b      	ldr	r3, [r7, #20]
 8005c0a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8005c0e:	697b      	ldr	r3, [r7, #20]
 8005c10:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8005c14:	683b      	ldr	r3, [r7, #0]
 8005c16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c18:	021b      	lsls	r3, r3, #8
 8005c1a:	431a      	orrs	r2, r3
 8005c1c:	697b      	ldr	r3, [r7, #20]
 8005c1e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8005c22:	683b      	ldr	r3, [r7, #0]
 8005c24:	695b      	ldr	r3, [r3, #20]
 8005c26:	f003 031f 	and.w	r3, r3, #31
 8005c2a:	2201      	movs	r2, #1
 8005c2c:	fa02 f303 	lsl.w	r3, r2, r3
 8005c30:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8005c32:	697b      	ldr	r3, [r7, #20]
 8005c34:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	43db      	mvns	r3, r3
 8005c3c:	401a      	ands	r2, r3
 8005c3e:	697b      	ldr	r3, [r7, #20]
 8005c40:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8005c44:	683b      	ldr	r3, [r7, #0]
 8005c46:	69db      	ldr	r3, [r3, #28]
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d123      	bne.n	8005c94 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8005c4c:	697b      	ldr	r3, [r7, #20]
 8005c4e:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	43db      	mvns	r3, r3
 8005c56:	401a      	ands	r2, r3
 8005c58:	697b      	ldr	r3, [r7, #20]
 8005c5a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8005c5e:	683b      	ldr	r3, [r7, #0]
 8005c60:	68db      	ldr	r3, [r3, #12]
 8005c62:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8005c64:	683b      	ldr	r3, [r7, #0]
 8005c66:	685b      	ldr	r3, [r3, #4]
 8005c68:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005c6a:	683a      	ldr	r2, [r7, #0]
 8005c6c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8005c6e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005c70:	697b      	ldr	r3, [r7, #20]
 8005c72:	3248      	adds	r2, #72	; 0x48
 8005c74:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005c78:	683b      	ldr	r3, [r7, #0]
 8005c7a:	689b      	ldr	r3, [r3, #8]
 8005c7c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8005c7e:	683b      	ldr	r3, [r7, #0]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005c84:	683b      	ldr	r3, [r7, #0]
 8005c86:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005c88:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005c8a:	6979      	ldr	r1, [r7, #20]
 8005c8c:	3348      	adds	r3, #72	; 0x48
 8005c8e:	00db      	lsls	r3, r3, #3
 8005c90:	440b      	add	r3, r1
 8005c92:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8005c94:	683b      	ldr	r3, [r7, #0]
 8005c96:	69db      	ldr	r3, [r3, #28]
 8005c98:	2b01      	cmp	r3, #1
 8005c9a:	d122      	bne.n	8005ce2 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8005c9c:	697b      	ldr	r3, [r7, #20]
 8005c9e:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	431a      	orrs	r2, r3
 8005ca6:	697b      	ldr	r3, [r7, #20]
 8005ca8:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8005cac:	683b      	ldr	r3, [r7, #0]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8005cb2:	683b      	ldr	r3, [r7, #0]
 8005cb4:	685b      	ldr	r3, [r3, #4]
 8005cb6:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005cb8:	683a      	ldr	r2, [r7, #0]
 8005cba:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8005cbc:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005cbe:	697b      	ldr	r3, [r7, #20]
 8005cc0:	3248      	adds	r2, #72	; 0x48
 8005cc2:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005cc6:	683b      	ldr	r3, [r7, #0]
 8005cc8:	689b      	ldr	r3, [r3, #8]
 8005cca:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8005ccc:	683b      	ldr	r3, [r7, #0]
 8005cce:	68db      	ldr	r3, [r3, #12]
 8005cd0:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005cd2:	683b      	ldr	r3, [r7, #0]
 8005cd4:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005cd6:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005cd8:	6979      	ldr	r1, [r7, #20]
 8005cda:	3348      	adds	r3, #72	; 0x48
 8005cdc:	00db      	lsls	r3, r3, #3
 8005cde:	440b      	add	r3, r1
 8005ce0:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8005ce2:	683b      	ldr	r3, [r7, #0]
 8005ce4:	699b      	ldr	r3, [r3, #24]
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d109      	bne.n	8005cfe <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8005cea:	697b      	ldr	r3, [r7, #20]
 8005cec:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	43db      	mvns	r3, r3
 8005cf4:	401a      	ands	r2, r3
 8005cf6:	697b      	ldr	r3, [r7, #20]
 8005cf8:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8005cfc:	e007      	b.n	8005d0e <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8005cfe:	697b      	ldr	r3, [r7, #20]
 8005d00:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	431a      	orrs	r2, r3
 8005d08:	697b      	ldr	r3, [r7, #20]
 8005d0a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8005d0e:	683b      	ldr	r3, [r7, #0]
 8005d10:	691b      	ldr	r3, [r3, #16]
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d109      	bne.n	8005d2a <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8005d16:	697b      	ldr	r3, [r7, #20]
 8005d18:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	43db      	mvns	r3, r3
 8005d20:	401a      	ands	r2, r3
 8005d22:	697b      	ldr	r3, [r7, #20]
 8005d24:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8005d28:	e007      	b.n	8005d3a <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8005d2a:	697b      	ldr	r3, [r7, #20]
 8005d2c:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	431a      	orrs	r2, r3
 8005d34:	697b      	ldr	r3, [r7, #20]
 8005d36:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8005d3a:	683b      	ldr	r3, [r7, #0]
 8005d3c:	6a1b      	ldr	r3, [r3, #32]
 8005d3e:	2b01      	cmp	r3, #1
 8005d40:	d107      	bne.n	8005d52 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8005d42:	697b      	ldr	r3, [r7, #20]
 8005d44:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	431a      	orrs	r2, r3
 8005d4c:	697b      	ldr	r3, [r7, #20]
 8005d4e:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8005d52:	697b      	ldr	r3, [r7, #20]
 8005d54:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005d58:	f023 0201 	bic.w	r2, r3, #1
 8005d5c:	697b      	ldr	r3, [r7, #20]
 8005d5e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8005d62:	2300      	movs	r3, #0
 8005d64:	e006      	b.n	8005d74 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d6a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005d72:	2301      	movs	r3, #1
  }
}
 8005d74:	4618      	mov	r0, r3
 8005d76:	371c      	adds	r7, #28
 8005d78:	46bd      	mov	sp, r7
 8005d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d7e:	4770      	bx	lr
 8005d80:	40006400 	.word	0x40006400

08005d84 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8005d84:	b580      	push	{r7, lr}
 8005d86:	b084      	sub	sp, #16
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005d92:	b2db      	uxtb	r3, r3
 8005d94:	2b01      	cmp	r3, #1
 8005d96:	d12e      	bne.n	8005df6 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	2202      	movs	r2, #2
 8005d9c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	681a      	ldr	r2, [r3, #0]
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	f022 0201 	bic.w	r2, r2, #1
 8005dae:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005db0:	f7ff fddc 	bl	800596c <HAL_GetTick>
 8005db4:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8005db6:	e012      	b.n	8005dde <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005db8:	f7ff fdd8 	bl	800596c <HAL_GetTick>
 8005dbc:	4602      	mov	r2, r0
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	1ad3      	subs	r3, r2, r3
 8005dc2:	2b0a      	cmp	r3, #10
 8005dc4:	d90b      	bls.n	8005dde <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dca:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	2205      	movs	r2, #5
 8005dd6:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8005dda:	2301      	movs	r3, #1
 8005ddc:	e012      	b.n	8005e04 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	685b      	ldr	r3, [r3, #4]
 8005de4:	f003 0301 	and.w	r3, r3, #1
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d1e5      	bne.n	8005db8 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	2200      	movs	r2, #0
 8005df0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8005df2:	2300      	movs	r3, #0
 8005df4:	e006      	b.n	8005e04 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dfa:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005e02:	2301      	movs	r3, #1
  }
}
 8005e04:	4618      	mov	r0, r3
 8005e06:	3710      	adds	r7, #16
 8005e08:	46bd      	mov	sp, r7
 8005e0a:	bd80      	pop	{r7, pc}

08005e0c <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8005e0c:	b480      	push	{r7}
 8005e0e:	b089      	sub	sp, #36	; 0x24
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	60f8      	str	r0, [r7, #12]
 8005e14:	60b9      	str	r1, [r7, #8]
 8005e16:	607a      	str	r2, [r7, #4]
 8005e18:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005e20:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	689b      	ldr	r3, [r3, #8]
 8005e28:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8005e2a:	7ffb      	ldrb	r3, [r7, #31]
 8005e2c:	2b01      	cmp	r3, #1
 8005e2e:	d003      	beq.n	8005e38 <HAL_CAN_AddTxMessage+0x2c>
 8005e30:	7ffb      	ldrb	r3, [r7, #31]
 8005e32:	2b02      	cmp	r3, #2
 8005e34:	f040 80ad 	bne.w	8005f92 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8005e38:	69bb      	ldr	r3, [r7, #24]
 8005e3a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d10a      	bne.n	8005e58 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8005e42:	69bb      	ldr	r3, [r7, #24]
 8005e44:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d105      	bne.n	8005e58 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8005e4c:	69bb      	ldr	r3, [r7, #24]
 8005e4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	f000 8095 	beq.w	8005f82 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8005e58:	69bb      	ldr	r3, [r7, #24]
 8005e5a:	0e1b      	lsrs	r3, r3, #24
 8005e5c:	f003 0303 	and.w	r3, r3, #3
 8005e60:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8005e62:	2201      	movs	r2, #1
 8005e64:	697b      	ldr	r3, [r7, #20]
 8005e66:	409a      	lsls	r2, r3
 8005e68:	683b      	ldr	r3, [r7, #0]
 8005e6a:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8005e6c:	68bb      	ldr	r3, [r7, #8]
 8005e6e:	689b      	ldr	r3, [r3, #8]
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d10d      	bne.n	8005e90 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8005e74:	68bb      	ldr	r3, [r7, #8]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8005e7a:	68bb      	ldr	r3, [r7, #8]
 8005e7c:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8005e7e:	68f9      	ldr	r1, [r7, #12]
 8005e80:	6809      	ldr	r1, [r1, #0]
 8005e82:	431a      	orrs	r2, r3
 8005e84:	697b      	ldr	r3, [r7, #20]
 8005e86:	3318      	adds	r3, #24
 8005e88:	011b      	lsls	r3, r3, #4
 8005e8a:	440b      	add	r3, r1
 8005e8c:	601a      	str	r2, [r3, #0]
 8005e8e:	e00f      	b.n	8005eb0 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005e90:	68bb      	ldr	r3, [r7, #8]
 8005e92:	685b      	ldr	r3, [r3, #4]
 8005e94:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8005e96:	68bb      	ldr	r3, [r7, #8]
 8005e98:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005e9a:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8005e9c:	68bb      	ldr	r3, [r7, #8]
 8005e9e:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005ea0:	68f9      	ldr	r1, [r7, #12]
 8005ea2:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8005ea4:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005ea6:	697b      	ldr	r3, [r7, #20]
 8005ea8:	3318      	adds	r3, #24
 8005eaa:	011b      	lsls	r3, r3, #4
 8005eac:	440b      	add	r3, r1
 8005eae:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	6819      	ldr	r1, [r3, #0]
 8005eb4:	68bb      	ldr	r3, [r7, #8]
 8005eb6:	691a      	ldr	r2, [r3, #16]
 8005eb8:	697b      	ldr	r3, [r7, #20]
 8005eba:	3318      	adds	r3, #24
 8005ebc:	011b      	lsls	r3, r3, #4
 8005ebe:	440b      	add	r3, r1
 8005ec0:	3304      	adds	r3, #4
 8005ec2:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8005ec4:	68bb      	ldr	r3, [r7, #8]
 8005ec6:	7d1b      	ldrb	r3, [r3, #20]
 8005ec8:	2b01      	cmp	r3, #1
 8005eca:	d111      	bne.n	8005ef0 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	681a      	ldr	r2, [r3, #0]
 8005ed0:	697b      	ldr	r3, [r7, #20]
 8005ed2:	3318      	adds	r3, #24
 8005ed4:	011b      	lsls	r3, r3, #4
 8005ed6:	4413      	add	r3, r2
 8005ed8:	3304      	adds	r3, #4
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	68fa      	ldr	r2, [r7, #12]
 8005ede:	6811      	ldr	r1, [r2, #0]
 8005ee0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005ee4:	697b      	ldr	r3, [r7, #20]
 8005ee6:	3318      	adds	r3, #24
 8005ee8:	011b      	lsls	r3, r3, #4
 8005eea:	440b      	add	r3, r1
 8005eec:	3304      	adds	r3, #4
 8005eee:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	3307      	adds	r3, #7
 8005ef4:	781b      	ldrb	r3, [r3, #0]
 8005ef6:	061a      	lsls	r2, r3, #24
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	3306      	adds	r3, #6
 8005efc:	781b      	ldrb	r3, [r3, #0]
 8005efe:	041b      	lsls	r3, r3, #16
 8005f00:	431a      	orrs	r2, r3
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	3305      	adds	r3, #5
 8005f06:	781b      	ldrb	r3, [r3, #0]
 8005f08:	021b      	lsls	r3, r3, #8
 8005f0a:	4313      	orrs	r3, r2
 8005f0c:	687a      	ldr	r2, [r7, #4]
 8005f0e:	3204      	adds	r2, #4
 8005f10:	7812      	ldrb	r2, [r2, #0]
 8005f12:	4610      	mov	r0, r2
 8005f14:	68fa      	ldr	r2, [r7, #12]
 8005f16:	6811      	ldr	r1, [r2, #0]
 8005f18:	ea43 0200 	orr.w	r2, r3, r0
 8005f1c:	697b      	ldr	r3, [r7, #20]
 8005f1e:	011b      	lsls	r3, r3, #4
 8005f20:	440b      	add	r3, r1
 8005f22:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8005f26:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	3303      	adds	r3, #3
 8005f2c:	781b      	ldrb	r3, [r3, #0]
 8005f2e:	061a      	lsls	r2, r3, #24
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	3302      	adds	r3, #2
 8005f34:	781b      	ldrb	r3, [r3, #0]
 8005f36:	041b      	lsls	r3, r3, #16
 8005f38:	431a      	orrs	r2, r3
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	3301      	adds	r3, #1
 8005f3e:	781b      	ldrb	r3, [r3, #0]
 8005f40:	021b      	lsls	r3, r3, #8
 8005f42:	4313      	orrs	r3, r2
 8005f44:	687a      	ldr	r2, [r7, #4]
 8005f46:	7812      	ldrb	r2, [r2, #0]
 8005f48:	4610      	mov	r0, r2
 8005f4a:	68fa      	ldr	r2, [r7, #12]
 8005f4c:	6811      	ldr	r1, [r2, #0]
 8005f4e:	ea43 0200 	orr.w	r2, r3, r0
 8005f52:	697b      	ldr	r3, [r7, #20]
 8005f54:	011b      	lsls	r3, r3, #4
 8005f56:	440b      	add	r3, r1
 8005f58:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8005f5c:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	681a      	ldr	r2, [r3, #0]
 8005f62:	697b      	ldr	r3, [r7, #20]
 8005f64:	3318      	adds	r3, #24
 8005f66:	011b      	lsls	r3, r3, #4
 8005f68:	4413      	add	r3, r2
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	68fa      	ldr	r2, [r7, #12]
 8005f6e:	6811      	ldr	r1, [r2, #0]
 8005f70:	f043 0201 	orr.w	r2, r3, #1
 8005f74:	697b      	ldr	r3, [r7, #20]
 8005f76:	3318      	adds	r3, #24
 8005f78:	011b      	lsls	r3, r3, #4
 8005f7a:	440b      	add	r3, r1
 8005f7c:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8005f7e:	2300      	movs	r3, #0
 8005f80:	e00e      	b.n	8005fa0 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f86:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8005f8e:	2301      	movs	r3, #1
 8005f90:	e006      	b.n	8005fa0 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f96:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005f9e:	2301      	movs	r3, #1
  }
}
 8005fa0:	4618      	mov	r0, r3
 8005fa2:	3724      	adds	r7, #36	; 0x24
 8005fa4:	46bd      	mov	sp, r7
 8005fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005faa:	4770      	bx	lr

08005fac <HAL_CAN_IsTxMessagePending>:
  *          - 0 : No pending transmission request on any selected Tx Mailboxes.
  *          - 1 : Pending transmission request on at least one of the selected
  *                Tx Mailbox.
  */
uint32_t HAL_CAN_IsTxMessagePending(const CAN_HandleTypeDef *hcan, uint32_t TxMailboxes)
{
 8005fac:	b480      	push	{r7}
 8005fae:	b085      	sub	sp, #20
 8005fb0:	af00      	add	r7, sp, #0
 8005fb2:	6078      	str	r0, [r7, #4]
 8005fb4:	6039      	str	r1, [r7, #0]
  uint32_t status = 0U;
 8005fb6:	2300      	movs	r3, #0
 8005fb8:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005fc0:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_TX_MAILBOX_LIST(TxMailboxes));

  if ((state == HAL_CAN_STATE_READY) ||
 8005fc2:	7afb      	ldrb	r3, [r7, #11]
 8005fc4:	2b01      	cmp	r3, #1
 8005fc6:	d002      	beq.n	8005fce <HAL_CAN_IsTxMessagePending+0x22>
 8005fc8:	7afb      	ldrb	r3, [r7, #11]
 8005fca:	2b02      	cmp	r3, #2
 8005fcc:	d10b      	bne.n	8005fe6 <HAL_CAN_IsTxMessagePending+0x3a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check pending transmission request on the selected Tx Mailboxes */
    if ((hcan->Instance->TSR & (TxMailboxes << CAN_TSR_TME0_Pos)) != (TxMailboxes << CAN_TSR_TME0_Pos))
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	689a      	ldr	r2, [r3, #8]
 8005fd4:	683b      	ldr	r3, [r7, #0]
 8005fd6:	069b      	lsls	r3, r3, #26
 8005fd8:	401a      	ands	r2, r3
 8005fda:	683b      	ldr	r3, [r7, #0]
 8005fdc:	069b      	lsls	r3, r3, #26
 8005fde:	429a      	cmp	r2, r3
 8005fe0:	d001      	beq.n	8005fe6 <HAL_CAN_IsTxMessagePending+0x3a>
    {
      status = 1U;
 8005fe2:	2301      	movs	r3, #1
 8005fe4:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return status */
  return status;
 8005fe6:	68fb      	ldr	r3, [r7, #12]
}
 8005fe8:	4618      	mov	r0, r3
 8005fea:	3714      	adds	r7, #20
 8005fec:	46bd      	mov	sp, r7
 8005fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff2:	4770      	bx	lr

08005ff4 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8005ff4:	b480      	push	{r7}
 8005ff6:	b087      	sub	sp, #28
 8005ff8:	af00      	add	r7, sp, #0
 8005ffa:	60f8      	str	r0, [r7, #12]
 8005ffc:	60b9      	str	r1, [r7, #8]
 8005ffe:	607a      	str	r2, [r7, #4]
 8006000:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006008:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800600a:	7dfb      	ldrb	r3, [r7, #23]
 800600c:	2b01      	cmp	r3, #1
 800600e:	d003      	beq.n	8006018 <HAL_CAN_GetRxMessage+0x24>
 8006010:	7dfb      	ldrb	r3, [r7, #23]
 8006012:	2b02      	cmp	r3, #2
 8006014:	f040 8103 	bne.w	800621e <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8006018:	68bb      	ldr	r3, [r7, #8]
 800601a:	2b00      	cmp	r3, #0
 800601c:	d10e      	bne.n	800603c <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	68db      	ldr	r3, [r3, #12]
 8006024:	f003 0303 	and.w	r3, r3, #3
 8006028:	2b00      	cmp	r3, #0
 800602a:	d116      	bne.n	800605a <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006030:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8006038:	2301      	movs	r3, #1
 800603a:	e0f7      	b.n	800622c <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	691b      	ldr	r3, [r3, #16]
 8006042:	f003 0303 	and.w	r3, r3, #3
 8006046:	2b00      	cmp	r3, #0
 8006048:	d107      	bne.n	800605a <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800604e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8006056:	2301      	movs	r3, #1
 8006058:	e0e8      	b.n	800622c <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	681a      	ldr	r2, [r3, #0]
 800605e:	68bb      	ldr	r3, [r7, #8]
 8006060:	331b      	adds	r3, #27
 8006062:	011b      	lsls	r3, r3, #4
 8006064:	4413      	add	r3, r2
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	f003 0204 	and.w	r2, r3, #4
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	689b      	ldr	r3, [r3, #8]
 8006074:	2b00      	cmp	r3, #0
 8006076:	d10c      	bne.n	8006092 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	681a      	ldr	r2, [r3, #0]
 800607c:	68bb      	ldr	r3, [r7, #8]
 800607e:	331b      	adds	r3, #27
 8006080:	011b      	lsls	r3, r3, #4
 8006082:	4413      	add	r3, r2
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	0d5b      	lsrs	r3, r3, #21
 8006088:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	601a      	str	r2, [r3, #0]
 8006090:	e00b      	b.n	80060aa <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	681a      	ldr	r2, [r3, #0]
 8006096:	68bb      	ldr	r3, [r7, #8]
 8006098:	331b      	adds	r3, #27
 800609a:	011b      	lsls	r3, r3, #4
 800609c:	4413      	add	r3, r2
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	08db      	lsrs	r3, r3, #3
 80060a2:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	681a      	ldr	r2, [r3, #0]
 80060ae:	68bb      	ldr	r3, [r7, #8]
 80060b0:	331b      	adds	r3, #27
 80060b2:	011b      	lsls	r3, r3, #4
 80060b4:	4413      	add	r3, r2
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	f003 0202 	and.w	r2, r3, #2
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	681a      	ldr	r2, [r3, #0]
 80060c4:	68bb      	ldr	r3, [r7, #8]
 80060c6:	331b      	adds	r3, #27
 80060c8:	011b      	lsls	r3, r3, #4
 80060ca:	4413      	add	r3, r2
 80060cc:	3304      	adds	r3, #4
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	f003 0308 	and.w	r3, r3, #8
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d003      	beq.n	80060e0 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	2208      	movs	r2, #8
 80060dc:	611a      	str	r2, [r3, #16]
 80060de:	e00b      	b.n	80060f8 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	681a      	ldr	r2, [r3, #0]
 80060e4:	68bb      	ldr	r3, [r7, #8]
 80060e6:	331b      	adds	r3, #27
 80060e8:	011b      	lsls	r3, r3, #4
 80060ea:	4413      	add	r3, r2
 80060ec:	3304      	adds	r3, #4
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	f003 020f 	and.w	r2, r3, #15
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	681a      	ldr	r2, [r3, #0]
 80060fc:	68bb      	ldr	r3, [r7, #8]
 80060fe:	331b      	adds	r3, #27
 8006100:	011b      	lsls	r3, r3, #4
 8006102:	4413      	add	r3, r2
 8006104:	3304      	adds	r3, #4
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	0a1b      	lsrs	r3, r3, #8
 800610a:	b2da      	uxtb	r2, r3
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	681a      	ldr	r2, [r3, #0]
 8006114:	68bb      	ldr	r3, [r7, #8]
 8006116:	331b      	adds	r3, #27
 8006118:	011b      	lsls	r3, r3, #4
 800611a:	4413      	add	r3, r2
 800611c:	3304      	adds	r3, #4
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	0c1b      	lsrs	r3, r3, #16
 8006122:	b29a      	uxth	r2, r3
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	681a      	ldr	r2, [r3, #0]
 800612c:	68bb      	ldr	r3, [r7, #8]
 800612e:	011b      	lsls	r3, r3, #4
 8006130:	4413      	add	r3, r2
 8006132:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	b2da      	uxtb	r2, r3
 800613a:	683b      	ldr	r3, [r7, #0]
 800613c:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	681a      	ldr	r2, [r3, #0]
 8006142:	68bb      	ldr	r3, [r7, #8]
 8006144:	011b      	lsls	r3, r3, #4
 8006146:	4413      	add	r3, r2
 8006148:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	0a1a      	lsrs	r2, r3, #8
 8006150:	683b      	ldr	r3, [r7, #0]
 8006152:	3301      	adds	r3, #1
 8006154:	b2d2      	uxtb	r2, r2
 8006156:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	681a      	ldr	r2, [r3, #0]
 800615c:	68bb      	ldr	r3, [r7, #8]
 800615e:	011b      	lsls	r3, r3, #4
 8006160:	4413      	add	r3, r2
 8006162:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	0c1a      	lsrs	r2, r3, #16
 800616a:	683b      	ldr	r3, [r7, #0]
 800616c:	3302      	adds	r3, #2
 800616e:	b2d2      	uxtb	r2, r2
 8006170:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	681a      	ldr	r2, [r3, #0]
 8006176:	68bb      	ldr	r3, [r7, #8]
 8006178:	011b      	lsls	r3, r3, #4
 800617a:	4413      	add	r3, r2
 800617c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	0e1a      	lsrs	r2, r3, #24
 8006184:	683b      	ldr	r3, [r7, #0]
 8006186:	3303      	adds	r3, #3
 8006188:	b2d2      	uxtb	r2, r2
 800618a:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	681a      	ldr	r2, [r3, #0]
 8006190:	68bb      	ldr	r3, [r7, #8]
 8006192:	011b      	lsls	r3, r3, #4
 8006194:	4413      	add	r3, r2
 8006196:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800619a:	681a      	ldr	r2, [r3, #0]
 800619c:	683b      	ldr	r3, [r7, #0]
 800619e:	3304      	adds	r3, #4
 80061a0:	b2d2      	uxtb	r2, r2
 80061a2:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	681a      	ldr	r2, [r3, #0]
 80061a8:	68bb      	ldr	r3, [r7, #8]
 80061aa:	011b      	lsls	r3, r3, #4
 80061ac:	4413      	add	r3, r2
 80061ae:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	0a1a      	lsrs	r2, r3, #8
 80061b6:	683b      	ldr	r3, [r7, #0]
 80061b8:	3305      	adds	r3, #5
 80061ba:	b2d2      	uxtb	r2, r2
 80061bc:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	681a      	ldr	r2, [r3, #0]
 80061c2:	68bb      	ldr	r3, [r7, #8]
 80061c4:	011b      	lsls	r3, r3, #4
 80061c6:	4413      	add	r3, r2
 80061c8:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	0c1a      	lsrs	r2, r3, #16
 80061d0:	683b      	ldr	r3, [r7, #0]
 80061d2:	3306      	adds	r3, #6
 80061d4:	b2d2      	uxtb	r2, r2
 80061d6:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	681a      	ldr	r2, [r3, #0]
 80061dc:	68bb      	ldr	r3, [r7, #8]
 80061de:	011b      	lsls	r3, r3, #4
 80061e0:	4413      	add	r3, r2
 80061e2:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	0e1a      	lsrs	r2, r3, #24
 80061ea:	683b      	ldr	r3, [r7, #0]
 80061ec:	3307      	adds	r3, #7
 80061ee:	b2d2      	uxtb	r2, r2
 80061f0:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80061f2:	68bb      	ldr	r3, [r7, #8]
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d108      	bne.n	800620a <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	68da      	ldr	r2, [r3, #12]
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	f042 0220 	orr.w	r2, r2, #32
 8006206:	60da      	str	r2, [r3, #12]
 8006208:	e007      	b.n	800621a <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	691a      	ldr	r2, [r3, #16]
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	f042 0220 	orr.w	r2, r2, #32
 8006218:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800621a:	2300      	movs	r3, #0
 800621c:	e006      	b.n	800622c <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006222:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800622a:	2301      	movs	r3, #1
  }
}
 800622c:	4618      	mov	r0, r3
 800622e:	371c      	adds	r7, #28
 8006230:	46bd      	mov	sp, r7
 8006232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006236:	4770      	bx	lr

08006238 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8006238:	b480      	push	{r7}
 800623a:	b085      	sub	sp, #20
 800623c:	af00      	add	r7, sp, #0
 800623e:	6078      	str	r0, [r7, #4]
 8006240:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006248:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800624a:	7bfb      	ldrb	r3, [r7, #15]
 800624c:	2b01      	cmp	r3, #1
 800624e:	d002      	beq.n	8006256 <HAL_CAN_ActivateNotification+0x1e>
 8006250:	7bfb      	ldrb	r3, [r7, #15]
 8006252:	2b02      	cmp	r3, #2
 8006254:	d109      	bne.n	800626a <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	6959      	ldr	r1, [r3, #20]
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	683a      	ldr	r2, [r7, #0]
 8006262:	430a      	orrs	r2, r1
 8006264:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8006266:	2300      	movs	r3, #0
 8006268:	e006      	b.n	8006278 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800626e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8006276:	2301      	movs	r3, #1
  }
}
 8006278:	4618      	mov	r0, r3
 800627a:	3714      	adds	r7, #20
 800627c:	46bd      	mov	sp, r7
 800627e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006282:	4770      	bx	lr

08006284 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8006284:	b580      	push	{r7, lr}
 8006286:	b08a      	sub	sp, #40	; 0x28
 8006288:	af00      	add	r7, sp, #0
 800628a:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800628c:	2300      	movs	r3, #0
 800628e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	695b      	ldr	r3, [r3, #20]
 8006296:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	685b      	ldr	r3, [r3, #4]
 800629e:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	689b      	ldr	r3, [r3, #8]
 80062a6:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	68db      	ldr	r3, [r3, #12]
 80062ae:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	691b      	ldr	r3, [r3, #16]
 80062b6:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	699b      	ldr	r3, [r3, #24]
 80062be:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80062c0:	6a3b      	ldr	r3, [r7, #32]
 80062c2:	f003 0301 	and.w	r3, r3, #1
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d07c      	beq.n	80063c4 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80062ca:	69bb      	ldr	r3, [r7, #24]
 80062cc:	f003 0301 	and.w	r3, r3, #1
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d023      	beq.n	800631c <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	2201      	movs	r2, #1
 80062da:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80062dc:	69bb      	ldr	r3, [r7, #24]
 80062de:	f003 0302 	and.w	r3, r3, #2
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d003      	beq.n	80062ee <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80062e6:	6878      	ldr	r0, [r7, #4]
 80062e8:	f000 f983 	bl	80065f2 <HAL_CAN_TxMailbox0CompleteCallback>
 80062ec:	e016      	b.n	800631c <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80062ee:	69bb      	ldr	r3, [r7, #24]
 80062f0:	f003 0304 	and.w	r3, r3, #4
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d004      	beq.n	8006302 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80062f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062fa:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80062fe:	627b      	str	r3, [r7, #36]	; 0x24
 8006300:	e00c      	b.n	800631c <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8006302:	69bb      	ldr	r3, [r7, #24]
 8006304:	f003 0308 	and.w	r3, r3, #8
 8006308:	2b00      	cmp	r3, #0
 800630a:	d004      	beq.n	8006316 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800630c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800630e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8006312:	627b      	str	r3, [r7, #36]	; 0x24
 8006314:	e002      	b.n	800631c <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8006316:	6878      	ldr	r0, [r7, #4]
 8006318:	f000 f989 	bl	800662e <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800631c:	69bb      	ldr	r3, [r7, #24]
 800631e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006322:	2b00      	cmp	r3, #0
 8006324:	d024      	beq.n	8006370 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800632e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8006330:	69bb      	ldr	r3, [r7, #24]
 8006332:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006336:	2b00      	cmp	r3, #0
 8006338:	d003      	beq.n	8006342 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800633a:	6878      	ldr	r0, [r7, #4]
 800633c:	f000 f963 	bl	8006606 <HAL_CAN_TxMailbox1CompleteCallback>
 8006340:	e016      	b.n	8006370 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8006342:	69bb      	ldr	r3, [r7, #24]
 8006344:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006348:	2b00      	cmp	r3, #0
 800634a:	d004      	beq.n	8006356 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800634c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800634e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8006352:	627b      	str	r3, [r7, #36]	; 0x24
 8006354:	e00c      	b.n	8006370 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8006356:	69bb      	ldr	r3, [r7, #24]
 8006358:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800635c:	2b00      	cmp	r3, #0
 800635e:	d004      	beq.n	800636a <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8006360:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006362:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006366:	627b      	str	r3, [r7, #36]	; 0x24
 8006368:	e002      	b.n	8006370 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800636a:	6878      	ldr	r0, [r7, #4]
 800636c:	f000 f969 	bl	8006642 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8006370:	69bb      	ldr	r3, [r7, #24]
 8006372:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006376:	2b00      	cmp	r3, #0
 8006378:	d024      	beq.n	80063c4 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8006382:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8006384:	69bb      	ldr	r3, [r7, #24]
 8006386:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800638a:	2b00      	cmp	r3, #0
 800638c:	d003      	beq.n	8006396 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800638e:	6878      	ldr	r0, [r7, #4]
 8006390:	f000 f943 	bl	800661a <HAL_CAN_TxMailbox2CompleteCallback>
 8006394:	e016      	b.n	80063c4 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8006396:	69bb      	ldr	r3, [r7, #24]
 8006398:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800639c:	2b00      	cmp	r3, #0
 800639e:	d004      	beq.n	80063aa <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80063a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063a2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80063a6:	627b      	str	r3, [r7, #36]	; 0x24
 80063a8:	e00c      	b.n	80063c4 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80063aa:	69bb      	ldr	r3, [r7, #24]
 80063ac:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d004      	beq.n	80063be <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80063b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063b6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80063ba:	627b      	str	r3, [r7, #36]	; 0x24
 80063bc:	e002      	b.n	80063c4 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80063be:	6878      	ldr	r0, [r7, #4]
 80063c0:	f000 f949 	bl	8006656 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80063c4:	6a3b      	ldr	r3, [r7, #32]
 80063c6:	f003 0308 	and.w	r3, r3, #8
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d00c      	beq.n	80063e8 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80063ce:	697b      	ldr	r3, [r7, #20]
 80063d0:	f003 0310 	and.w	r3, r3, #16
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d007      	beq.n	80063e8 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80063d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063da:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80063de:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	2210      	movs	r2, #16
 80063e6:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80063e8:	6a3b      	ldr	r3, [r7, #32]
 80063ea:	f003 0304 	and.w	r3, r3, #4
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d00b      	beq.n	800640a <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80063f2:	697b      	ldr	r3, [r7, #20]
 80063f4:	f003 0308 	and.w	r3, r3, #8
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d006      	beq.n	800640a <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	2208      	movs	r2, #8
 8006402:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8006404:	6878      	ldr	r0, [r7, #4]
 8006406:	f000 f930 	bl	800666a <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800640a:	6a3b      	ldr	r3, [r7, #32]
 800640c:	f003 0302 	and.w	r3, r3, #2
 8006410:	2b00      	cmp	r3, #0
 8006412:	d009      	beq.n	8006428 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	68db      	ldr	r3, [r3, #12]
 800641a:	f003 0303 	and.w	r3, r3, #3
 800641e:	2b00      	cmp	r3, #0
 8006420:	d002      	beq.n	8006428 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8006422:	6878      	ldr	r0, [r7, #4]
 8006424:	f7fb fc16 	bl	8001c54 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8006428:	6a3b      	ldr	r3, [r7, #32]
 800642a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800642e:	2b00      	cmp	r3, #0
 8006430:	d00c      	beq.n	800644c <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8006432:	693b      	ldr	r3, [r7, #16]
 8006434:	f003 0310 	and.w	r3, r3, #16
 8006438:	2b00      	cmp	r3, #0
 800643a:	d007      	beq.n	800644c <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800643c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800643e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006442:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	2210      	movs	r2, #16
 800644a:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800644c:	6a3b      	ldr	r3, [r7, #32]
 800644e:	f003 0320 	and.w	r3, r3, #32
 8006452:	2b00      	cmp	r3, #0
 8006454:	d00b      	beq.n	800646e <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8006456:	693b      	ldr	r3, [r7, #16]
 8006458:	f003 0308 	and.w	r3, r3, #8
 800645c:	2b00      	cmp	r3, #0
 800645e:	d006      	beq.n	800646e <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	2208      	movs	r2, #8
 8006466:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8006468:	6878      	ldr	r0, [r7, #4]
 800646a:	f000 f912 	bl	8006692 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800646e:	6a3b      	ldr	r3, [r7, #32]
 8006470:	f003 0310 	and.w	r3, r3, #16
 8006474:	2b00      	cmp	r3, #0
 8006476:	d009      	beq.n	800648c <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	691b      	ldr	r3, [r3, #16]
 800647e:	f003 0303 	and.w	r3, r3, #3
 8006482:	2b00      	cmp	r3, #0
 8006484:	d002      	beq.n	800648c <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8006486:	6878      	ldr	r0, [r7, #4]
 8006488:	f000 f8f9 	bl	800667e <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800648c:	6a3b      	ldr	r3, [r7, #32]
 800648e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006492:	2b00      	cmp	r3, #0
 8006494:	d00b      	beq.n	80064ae <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8006496:	69fb      	ldr	r3, [r7, #28]
 8006498:	f003 0310 	and.w	r3, r3, #16
 800649c:	2b00      	cmp	r3, #0
 800649e:	d006      	beq.n	80064ae <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	2210      	movs	r2, #16
 80064a6:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80064a8:	6878      	ldr	r0, [r7, #4]
 80064aa:	f000 f8fc 	bl	80066a6 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80064ae:	6a3b      	ldr	r3, [r7, #32]
 80064b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d00b      	beq.n	80064d0 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80064b8:	69fb      	ldr	r3, [r7, #28]
 80064ba:	f003 0308 	and.w	r3, r3, #8
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d006      	beq.n	80064d0 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	2208      	movs	r2, #8
 80064c8:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80064ca:	6878      	ldr	r0, [r7, #4]
 80064cc:	f000 f8f5 	bl	80066ba <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80064d0:	6a3b      	ldr	r3, [r7, #32]
 80064d2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d07b      	beq.n	80065d2 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80064da:	69fb      	ldr	r3, [r7, #28]
 80064dc:	f003 0304 	and.w	r3, r3, #4
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d072      	beq.n	80065ca <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80064e4:	6a3b      	ldr	r3, [r7, #32]
 80064e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d008      	beq.n	8006500 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d003      	beq.n	8006500 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80064f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064fa:	f043 0301 	orr.w	r3, r3, #1
 80064fe:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8006500:	6a3b      	ldr	r3, [r7, #32]
 8006502:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006506:	2b00      	cmp	r3, #0
 8006508:	d008      	beq.n	800651c <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8006510:	2b00      	cmp	r3, #0
 8006512:	d003      	beq.n	800651c <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8006514:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006516:	f043 0302 	orr.w	r3, r3, #2
 800651a:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800651c:	6a3b      	ldr	r3, [r7, #32]
 800651e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006522:	2b00      	cmp	r3, #0
 8006524:	d008      	beq.n	8006538 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800652c:	2b00      	cmp	r3, #0
 800652e:	d003      	beq.n	8006538 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8006530:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006532:	f043 0304 	orr.w	r3, r3, #4
 8006536:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8006538:	6a3b      	ldr	r3, [r7, #32]
 800653a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800653e:	2b00      	cmp	r3, #0
 8006540:	d043      	beq.n	80065ca <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8006548:	2b00      	cmp	r3, #0
 800654a:	d03e      	beq.n	80065ca <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006552:	2b60      	cmp	r3, #96	; 0x60
 8006554:	d02b      	beq.n	80065ae <HAL_CAN_IRQHandler+0x32a>
 8006556:	2b60      	cmp	r3, #96	; 0x60
 8006558:	d82e      	bhi.n	80065b8 <HAL_CAN_IRQHandler+0x334>
 800655a:	2b50      	cmp	r3, #80	; 0x50
 800655c:	d022      	beq.n	80065a4 <HAL_CAN_IRQHandler+0x320>
 800655e:	2b50      	cmp	r3, #80	; 0x50
 8006560:	d82a      	bhi.n	80065b8 <HAL_CAN_IRQHandler+0x334>
 8006562:	2b40      	cmp	r3, #64	; 0x40
 8006564:	d019      	beq.n	800659a <HAL_CAN_IRQHandler+0x316>
 8006566:	2b40      	cmp	r3, #64	; 0x40
 8006568:	d826      	bhi.n	80065b8 <HAL_CAN_IRQHandler+0x334>
 800656a:	2b30      	cmp	r3, #48	; 0x30
 800656c:	d010      	beq.n	8006590 <HAL_CAN_IRQHandler+0x30c>
 800656e:	2b30      	cmp	r3, #48	; 0x30
 8006570:	d822      	bhi.n	80065b8 <HAL_CAN_IRQHandler+0x334>
 8006572:	2b10      	cmp	r3, #16
 8006574:	d002      	beq.n	800657c <HAL_CAN_IRQHandler+0x2f8>
 8006576:	2b20      	cmp	r3, #32
 8006578:	d005      	beq.n	8006586 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800657a:	e01d      	b.n	80065b8 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 800657c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800657e:	f043 0308 	orr.w	r3, r3, #8
 8006582:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006584:	e019      	b.n	80065ba <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8006586:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006588:	f043 0310 	orr.w	r3, r3, #16
 800658c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800658e:	e014      	b.n	80065ba <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8006590:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006592:	f043 0320 	orr.w	r3, r3, #32
 8006596:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006598:	e00f      	b.n	80065ba <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 800659a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800659c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80065a0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80065a2:	e00a      	b.n	80065ba <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80065a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065a6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80065aa:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80065ac:	e005      	b.n	80065ba <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80065ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80065b4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80065b6:	e000      	b.n	80065ba <HAL_CAN_IRQHandler+0x336>
            break;
 80065b8:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	699a      	ldr	r2, [r3, #24]
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80065c8:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	2204      	movs	r2, #4
 80065d0:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80065d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d008      	beq.n	80065ea <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80065dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065de:	431a      	orrs	r2, r3
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80065e4:	6878      	ldr	r0, [r7, #4]
 80065e6:	f000 f872 	bl	80066ce <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80065ea:	bf00      	nop
 80065ec:	3728      	adds	r7, #40	; 0x28
 80065ee:	46bd      	mov	sp, r7
 80065f0:	bd80      	pop	{r7, pc}

080065f2 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80065f2:	b480      	push	{r7}
 80065f4:	b083      	sub	sp, #12
 80065f6:	af00      	add	r7, sp, #0
 80065f8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80065fa:	bf00      	nop
 80065fc:	370c      	adds	r7, #12
 80065fe:	46bd      	mov	sp, r7
 8006600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006604:	4770      	bx	lr

08006606 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8006606:	b480      	push	{r7}
 8006608:	b083      	sub	sp, #12
 800660a:	af00      	add	r7, sp, #0
 800660c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 800660e:	bf00      	nop
 8006610:	370c      	adds	r7, #12
 8006612:	46bd      	mov	sp, r7
 8006614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006618:	4770      	bx	lr

0800661a <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800661a:	b480      	push	{r7}
 800661c:	b083      	sub	sp, #12
 800661e:	af00      	add	r7, sp, #0
 8006620:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8006622:	bf00      	nop
 8006624:	370c      	adds	r7, #12
 8006626:	46bd      	mov	sp, r7
 8006628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800662c:	4770      	bx	lr

0800662e <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800662e:	b480      	push	{r7}
 8006630:	b083      	sub	sp, #12
 8006632:	af00      	add	r7, sp, #0
 8006634:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8006636:	bf00      	nop
 8006638:	370c      	adds	r7, #12
 800663a:	46bd      	mov	sp, r7
 800663c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006640:	4770      	bx	lr

08006642 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8006642:	b480      	push	{r7}
 8006644:	b083      	sub	sp, #12
 8006646:	af00      	add	r7, sp, #0
 8006648:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800664a:	bf00      	nop
 800664c:	370c      	adds	r7, #12
 800664e:	46bd      	mov	sp, r7
 8006650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006654:	4770      	bx	lr

08006656 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8006656:	b480      	push	{r7}
 8006658:	b083      	sub	sp, #12
 800665a:	af00      	add	r7, sp, #0
 800665c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800665e:	bf00      	nop
 8006660:	370c      	adds	r7, #12
 8006662:	46bd      	mov	sp, r7
 8006664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006668:	4770      	bx	lr

0800666a <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800666a:	b480      	push	{r7}
 800666c:	b083      	sub	sp, #12
 800666e:	af00      	add	r7, sp, #0
 8006670:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8006672:	bf00      	nop
 8006674:	370c      	adds	r7, #12
 8006676:	46bd      	mov	sp, r7
 8006678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667c:	4770      	bx	lr

0800667e <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800667e:	b480      	push	{r7}
 8006680:	b083      	sub	sp, #12
 8006682:	af00      	add	r7, sp, #0
 8006684:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8006686:	bf00      	nop
 8006688:	370c      	adds	r7, #12
 800668a:	46bd      	mov	sp, r7
 800668c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006690:	4770      	bx	lr

08006692 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8006692:	b480      	push	{r7}
 8006694:	b083      	sub	sp, #12
 8006696:	af00      	add	r7, sp, #0
 8006698:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800669a:	bf00      	nop
 800669c:	370c      	adds	r7, #12
 800669e:	46bd      	mov	sp, r7
 80066a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a4:	4770      	bx	lr

080066a6 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80066a6:	b480      	push	{r7}
 80066a8:	b083      	sub	sp, #12
 80066aa:	af00      	add	r7, sp, #0
 80066ac:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80066ae:	bf00      	nop
 80066b0:	370c      	adds	r7, #12
 80066b2:	46bd      	mov	sp, r7
 80066b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b8:	4770      	bx	lr

080066ba <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80066ba:	b480      	push	{r7}
 80066bc:	b083      	sub	sp, #12
 80066be:	af00      	add	r7, sp, #0
 80066c0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80066c2:	bf00      	nop
 80066c4:	370c      	adds	r7, #12
 80066c6:	46bd      	mov	sp, r7
 80066c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066cc:	4770      	bx	lr

080066ce <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80066ce:	b480      	push	{r7}
 80066d0:	b083      	sub	sp, #12
 80066d2:	af00      	add	r7, sp, #0
 80066d4:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80066d6:	bf00      	nop
 80066d8:	370c      	adds	r7, #12
 80066da:	46bd      	mov	sp, r7
 80066dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e0:	4770      	bx	lr
	...

080066e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80066e4:	b480      	push	{r7}
 80066e6:	b085      	sub	sp, #20
 80066e8:	af00      	add	r7, sp, #0
 80066ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	f003 0307 	and.w	r3, r3, #7
 80066f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80066f4:	4b0c      	ldr	r3, [pc, #48]	; (8006728 <__NVIC_SetPriorityGrouping+0x44>)
 80066f6:	68db      	ldr	r3, [r3, #12]
 80066f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80066fa:	68ba      	ldr	r2, [r7, #8]
 80066fc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006700:	4013      	ands	r3, r2
 8006702:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006708:	68bb      	ldr	r3, [r7, #8]
 800670a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800670c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006710:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006714:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006716:	4a04      	ldr	r2, [pc, #16]	; (8006728 <__NVIC_SetPriorityGrouping+0x44>)
 8006718:	68bb      	ldr	r3, [r7, #8]
 800671a:	60d3      	str	r3, [r2, #12]
}
 800671c:	bf00      	nop
 800671e:	3714      	adds	r7, #20
 8006720:	46bd      	mov	sp, r7
 8006722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006726:	4770      	bx	lr
 8006728:	e000ed00 	.word	0xe000ed00

0800672c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800672c:	b480      	push	{r7}
 800672e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006730:	4b04      	ldr	r3, [pc, #16]	; (8006744 <__NVIC_GetPriorityGrouping+0x18>)
 8006732:	68db      	ldr	r3, [r3, #12]
 8006734:	0a1b      	lsrs	r3, r3, #8
 8006736:	f003 0307 	and.w	r3, r3, #7
}
 800673a:	4618      	mov	r0, r3
 800673c:	46bd      	mov	sp, r7
 800673e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006742:	4770      	bx	lr
 8006744:	e000ed00 	.word	0xe000ed00

08006748 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006748:	b480      	push	{r7}
 800674a:	b083      	sub	sp, #12
 800674c:	af00      	add	r7, sp, #0
 800674e:	4603      	mov	r3, r0
 8006750:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006752:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006756:	2b00      	cmp	r3, #0
 8006758:	db0b      	blt.n	8006772 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800675a:	79fb      	ldrb	r3, [r7, #7]
 800675c:	f003 021f 	and.w	r2, r3, #31
 8006760:	4907      	ldr	r1, [pc, #28]	; (8006780 <__NVIC_EnableIRQ+0x38>)
 8006762:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006766:	095b      	lsrs	r3, r3, #5
 8006768:	2001      	movs	r0, #1
 800676a:	fa00 f202 	lsl.w	r2, r0, r2
 800676e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8006772:	bf00      	nop
 8006774:	370c      	adds	r7, #12
 8006776:	46bd      	mov	sp, r7
 8006778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800677c:	4770      	bx	lr
 800677e:	bf00      	nop
 8006780:	e000e100 	.word	0xe000e100

08006784 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006784:	b480      	push	{r7}
 8006786:	b083      	sub	sp, #12
 8006788:	af00      	add	r7, sp, #0
 800678a:	4603      	mov	r3, r0
 800678c:	6039      	str	r1, [r7, #0]
 800678e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006790:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006794:	2b00      	cmp	r3, #0
 8006796:	db0a      	blt.n	80067ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006798:	683b      	ldr	r3, [r7, #0]
 800679a:	b2da      	uxtb	r2, r3
 800679c:	490c      	ldr	r1, [pc, #48]	; (80067d0 <__NVIC_SetPriority+0x4c>)
 800679e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80067a2:	0112      	lsls	r2, r2, #4
 80067a4:	b2d2      	uxtb	r2, r2
 80067a6:	440b      	add	r3, r1
 80067a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80067ac:	e00a      	b.n	80067c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80067ae:	683b      	ldr	r3, [r7, #0]
 80067b0:	b2da      	uxtb	r2, r3
 80067b2:	4908      	ldr	r1, [pc, #32]	; (80067d4 <__NVIC_SetPriority+0x50>)
 80067b4:	79fb      	ldrb	r3, [r7, #7]
 80067b6:	f003 030f 	and.w	r3, r3, #15
 80067ba:	3b04      	subs	r3, #4
 80067bc:	0112      	lsls	r2, r2, #4
 80067be:	b2d2      	uxtb	r2, r2
 80067c0:	440b      	add	r3, r1
 80067c2:	761a      	strb	r2, [r3, #24]
}
 80067c4:	bf00      	nop
 80067c6:	370c      	adds	r7, #12
 80067c8:	46bd      	mov	sp, r7
 80067ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ce:	4770      	bx	lr
 80067d0:	e000e100 	.word	0xe000e100
 80067d4:	e000ed00 	.word	0xe000ed00

080067d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80067d8:	b480      	push	{r7}
 80067da:	b089      	sub	sp, #36	; 0x24
 80067dc:	af00      	add	r7, sp, #0
 80067de:	60f8      	str	r0, [r7, #12]
 80067e0:	60b9      	str	r1, [r7, #8]
 80067e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	f003 0307 	and.w	r3, r3, #7
 80067ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80067ec:	69fb      	ldr	r3, [r7, #28]
 80067ee:	f1c3 0307 	rsb	r3, r3, #7
 80067f2:	2b04      	cmp	r3, #4
 80067f4:	bf28      	it	cs
 80067f6:	2304      	movcs	r3, #4
 80067f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80067fa:	69fb      	ldr	r3, [r7, #28]
 80067fc:	3304      	adds	r3, #4
 80067fe:	2b06      	cmp	r3, #6
 8006800:	d902      	bls.n	8006808 <NVIC_EncodePriority+0x30>
 8006802:	69fb      	ldr	r3, [r7, #28]
 8006804:	3b03      	subs	r3, #3
 8006806:	e000      	b.n	800680a <NVIC_EncodePriority+0x32>
 8006808:	2300      	movs	r3, #0
 800680a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800680c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006810:	69bb      	ldr	r3, [r7, #24]
 8006812:	fa02 f303 	lsl.w	r3, r2, r3
 8006816:	43da      	mvns	r2, r3
 8006818:	68bb      	ldr	r3, [r7, #8]
 800681a:	401a      	ands	r2, r3
 800681c:	697b      	ldr	r3, [r7, #20]
 800681e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006820:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8006824:	697b      	ldr	r3, [r7, #20]
 8006826:	fa01 f303 	lsl.w	r3, r1, r3
 800682a:	43d9      	mvns	r1, r3
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006830:	4313      	orrs	r3, r2
         );
}
 8006832:	4618      	mov	r0, r3
 8006834:	3724      	adds	r7, #36	; 0x24
 8006836:	46bd      	mov	sp, r7
 8006838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800683c:	4770      	bx	lr

0800683e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800683e:	b580      	push	{r7, lr}
 8006840:	b082      	sub	sp, #8
 8006842:	af00      	add	r7, sp, #0
 8006844:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006846:	6878      	ldr	r0, [r7, #4]
 8006848:	f7ff ff4c 	bl	80066e4 <__NVIC_SetPriorityGrouping>
}
 800684c:	bf00      	nop
 800684e:	3708      	adds	r7, #8
 8006850:	46bd      	mov	sp, r7
 8006852:	bd80      	pop	{r7, pc}

08006854 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006854:	b580      	push	{r7, lr}
 8006856:	b086      	sub	sp, #24
 8006858:	af00      	add	r7, sp, #0
 800685a:	4603      	mov	r3, r0
 800685c:	60b9      	str	r1, [r7, #8]
 800685e:	607a      	str	r2, [r7, #4]
 8006860:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006862:	2300      	movs	r3, #0
 8006864:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006866:	f7ff ff61 	bl	800672c <__NVIC_GetPriorityGrouping>
 800686a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800686c:	687a      	ldr	r2, [r7, #4]
 800686e:	68b9      	ldr	r1, [r7, #8]
 8006870:	6978      	ldr	r0, [r7, #20]
 8006872:	f7ff ffb1 	bl	80067d8 <NVIC_EncodePriority>
 8006876:	4602      	mov	r2, r0
 8006878:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800687c:	4611      	mov	r1, r2
 800687e:	4618      	mov	r0, r3
 8006880:	f7ff ff80 	bl	8006784 <__NVIC_SetPriority>
}
 8006884:	bf00      	nop
 8006886:	3718      	adds	r7, #24
 8006888:	46bd      	mov	sp, r7
 800688a:	bd80      	pop	{r7, pc}

0800688c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800688c:	b580      	push	{r7, lr}
 800688e:	b082      	sub	sp, #8
 8006890:	af00      	add	r7, sp, #0
 8006892:	4603      	mov	r3, r0
 8006894:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006896:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800689a:	4618      	mov	r0, r3
 800689c:	f7ff ff54 	bl	8006748 <__NVIC_EnableIRQ>
}
 80068a0:	bf00      	nop
 80068a2:	3708      	adds	r7, #8
 80068a4:	46bd      	mov	sp, r7
 80068a6:	bd80      	pop	{r7, pc}

080068a8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80068a8:	b580      	push	{r7, lr}
 80068aa:	b086      	sub	sp, #24
 80068ac:	af00      	add	r7, sp, #0
 80068ae:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80068b0:	2300      	movs	r3, #0
 80068b2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80068b4:	f7ff f85a 	bl	800596c <HAL_GetTick>
 80068b8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d101      	bne.n	80068c4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80068c0:	2301      	movs	r3, #1
 80068c2:	e099      	b.n	80069f8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	2202      	movs	r2, #2
 80068c8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	2200      	movs	r2, #0
 80068d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	681a      	ldr	r2, [r3, #0]
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	f022 0201 	bic.w	r2, r2, #1
 80068e2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80068e4:	e00f      	b.n	8006906 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80068e6:	f7ff f841 	bl	800596c <HAL_GetTick>
 80068ea:	4602      	mov	r2, r0
 80068ec:	693b      	ldr	r3, [r7, #16]
 80068ee:	1ad3      	subs	r3, r2, r3
 80068f0:	2b05      	cmp	r3, #5
 80068f2:	d908      	bls.n	8006906 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	2220      	movs	r2, #32
 80068f8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	2203      	movs	r2, #3
 80068fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8006902:	2303      	movs	r3, #3
 8006904:	e078      	b.n	80069f8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	f003 0301 	and.w	r3, r3, #1
 8006910:	2b00      	cmp	r3, #0
 8006912:	d1e8      	bne.n	80068e6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800691c:	697a      	ldr	r2, [r7, #20]
 800691e:	4b38      	ldr	r3, [pc, #224]	; (8006a00 <HAL_DMA_Init+0x158>)
 8006920:	4013      	ands	r3, r2
 8006922:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	685a      	ldr	r2, [r3, #4]
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	689b      	ldr	r3, [r3, #8]
 800692c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006932:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	691b      	ldr	r3, [r3, #16]
 8006938:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800693e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	699b      	ldr	r3, [r3, #24]
 8006944:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800694a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	6a1b      	ldr	r3, [r3, #32]
 8006950:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006952:	697a      	ldr	r2, [r7, #20]
 8006954:	4313      	orrs	r3, r2
 8006956:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800695c:	2b04      	cmp	r3, #4
 800695e:	d107      	bne.n	8006970 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006968:	4313      	orrs	r3, r2
 800696a:	697a      	ldr	r2, [r7, #20]
 800696c:	4313      	orrs	r3, r2
 800696e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	697a      	ldr	r2, [r7, #20]
 8006976:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	695b      	ldr	r3, [r3, #20]
 800697e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8006980:	697b      	ldr	r3, [r7, #20]
 8006982:	f023 0307 	bic.w	r3, r3, #7
 8006986:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800698c:	697a      	ldr	r2, [r7, #20]
 800698e:	4313      	orrs	r3, r2
 8006990:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006996:	2b04      	cmp	r3, #4
 8006998:	d117      	bne.n	80069ca <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800699e:	697a      	ldr	r2, [r7, #20]
 80069a0:	4313      	orrs	r3, r2
 80069a2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d00e      	beq.n	80069ca <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80069ac:	6878      	ldr	r0, [r7, #4]
 80069ae:	f000 fb01 	bl	8006fb4 <DMA_CheckFifoParam>
 80069b2:	4603      	mov	r3, r0
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d008      	beq.n	80069ca <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	2240      	movs	r2, #64	; 0x40
 80069bc:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	2201      	movs	r2, #1
 80069c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80069c6:	2301      	movs	r3, #1
 80069c8:	e016      	b.n	80069f8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	697a      	ldr	r2, [r7, #20]
 80069d0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80069d2:	6878      	ldr	r0, [r7, #4]
 80069d4:	f000 fab8 	bl	8006f48 <DMA_CalcBaseAndBitshift>
 80069d8:	4603      	mov	r3, r0
 80069da:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80069e0:	223f      	movs	r2, #63	; 0x3f
 80069e2:	409a      	lsls	r2, r3
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	2200      	movs	r2, #0
 80069ec:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	2201      	movs	r2, #1
 80069f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80069f6:	2300      	movs	r3, #0
}
 80069f8:	4618      	mov	r0, r3
 80069fa:	3718      	adds	r7, #24
 80069fc:	46bd      	mov	sp, r7
 80069fe:	bd80      	pop	{r7, pc}
 8006a00:	f010803f 	.word	0xf010803f

08006a04 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006a04:	b580      	push	{r7, lr}
 8006a06:	b086      	sub	sp, #24
 8006a08:	af00      	add	r7, sp, #0
 8006a0a:	60f8      	str	r0, [r7, #12]
 8006a0c:	60b9      	str	r1, [r7, #8]
 8006a0e:	607a      	str	r2, [r7, #4]
 8006a10:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006a12:	2300      	movs	r3, #0
 8006a14:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006a1a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006a22:	2b01      	cmp	r3, #1
 8006a24:	d101      	bne.n	8006a2a <HAL_DMA_Start_IT+0x26>
 8006a26:	2302      	movs	r3, #2
 8006a28:	e040      	b.n	8006aac <HAL_DMA_Start_IT+0xa8>
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	2201      	movs	r2, #1
 8006a2e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006a38:	b2db      	uxtb	r3, r3
 8006a3a:	2b01      	cmp	r3, #1
 8006a3c:	d12f      	bne.n	8006a9e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	2202      	movs	r2, #2
 8006a42:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	2200      	movs	r2, #0
 8006a4a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006a4c:	683b      	ldr	r3, [r7, #0]
 8006a4e:	687a      	ldr	r2, [r7, #4]
 8006a50:	68b9      	ldr	r1, [r7, #8]
 8006a52:	68f8      	ldr	r0, [r7, #12]
 8006a54:	f000 fa4a 	bl	8006eec <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006a5c:	223f      	movs	r2, #63	; 0x3f
 8006a5e:	409a      	lsls	r2, r3
 8006a60:	693b      	ldr	r3, [r7, #16]
 8006a62:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	681a      	ldr	r2, [r3, #0]
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	f042 0216 	orr.w	r2, r2, #22
 8006a72:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d007      	beq.n	8006a8c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	681a      	ldr	r2, [r3, #0]
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	f042 0208 	orr.w	r2, r2, #8
 8006a8a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	681a      	ldr	r2, [r3, #0]
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	f042 0201 	orr.w	r2, r2, #1
 8006a9a:	601a      	str	r2, [r3, #0]
 8006a9c:	e005      	b.n	8006aaa <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	2200      	movs	r2, #0
 8006aa2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8006aa6:	2302      	movs	r3, #2
 8006aa8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8006aaa:	7dfb      	ldrb	r3, [r7, #23]
}
 8006aac:	4618      	mov	r0, r3
 8006aae:	3718      	adds	r7, #24
 8006ab0:	46bd      	mov	sp, r7
 8006ab2:	bd80      	pop	{r7, pc}

08006ab4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006ab4:	b580      	push	{r7, lr}
 8006ab6:	b084      	sub	sp, #16
 8006ab8:	af00      	add	r7, sp, #0
 8006aba:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006ac0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8006ac2:	f7fe ff53 	bl	800596c <HAL_GetTick>
 8006ac6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006ace:	b2db      	uxtb	r3, r3
 8006ad0:	2b02      	cmp	r3, #2
 8006ad2:	d008      	beq.n	8006ae6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	2280      	movs	r2, #128	; 0x80
 8006ad8:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	2200      	movs	r2, #0
 8006ade:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8006ae2:	2301      	movs	r3, #1
 8006ae4:	e052      	b.n	8006b8c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	681a      	ldr	r2, [r3, #0]
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	f022 0216 	bic.w	r2, r2, #22
 8006af4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	695a      	ldr	r2, [r3, #20]
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006b04:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d103      	bne.n	8006b16 <HAL_DMA_Abort+0x62>
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d007      	beq.n	8006b26 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	681a      	ldr	r2, [r3, #0]
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	f022 0208 	bic.w	r2, r2, #8
 8006b24:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	681a      	ldr	r2, [r3, #0]
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	f022 0201 	bic.w	r2, r2, #1
 8006b34:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006b36:	e013      	b.n	8006b60 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006b38:	f7fe ff18 	bl	800596c <HAL_GetTick>
 8006b3c:	4602      	mov	r2, r0
 8006b3e:	68bb      	ldr	r3, [r7, #8]
 8006b40:	1ad3      	subs	r3, r2, r3
 8006b42:	2b05      	cmp	r3, #5
 8006b44:	d90c      	bls.n	8006b60 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	2220      	movs	r2, #32
 8006b4a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	2203      	movs	r2, #3
 8006b50:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	2200      	movs	r2, #0
 8006b58:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8006b5c:	2303      	movs	r3, #3
 8006b5e:	e015      	b.n	8006b8c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	f003 0301 	and.w	r3, r3, #1
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d1e4      	bne.n	8006b38 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006b72:	223f      	movs	r2, #63	; 0x3f
 8006b74:	409a      	lsls	r2, r3
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	2201      	movs	r2, #1
 8006b7e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	2200      	movs	r2, #0
 8006b86:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8006b8a:	2300      	movs	r3, #0
}
 8006b8c:	4618      	mov	r0, r3
 8006b8e:	3710      	adds	r7, #16
 8006b90:	46bd      	mov	sp, r7
 8006b92:	bd80      	pop	{r7, pc}

08006b94 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006b94:	b480      	push	{r7}
 8006b96:	b083      	sub	sp, #12
 8006b98:	af00      	add	r7, sp, #0
 8006b9a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006ba2:	b2db      	uxtb	r3, r3
 8006ba4:	2b02      	cmp	r3, #2
 8006ba6:	d004      	beq.n	8006bb2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	2280      	movs	r2, #128	; 0x80
 8006bac:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8006bae:	2301      	movs	r3, #1
 8006bb0:	e00c      	b.n	8006bcc <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	2205      	movs	r2, #5
 8006bb6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	681a      	ldr	r2, [r3, #0]
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	f022 0201 	bic.w	r2, r2, #1
 8006bc8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8006bca:	2300      	movs	r3, #0
}
 8006bcc:	4618      	mov	r0, r3
 8006bce:	370c      	adds	r7, #12
 8006bd0:	46bd      	mov	sp, r7
 8006bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd6:	4770      	bx	lr

08006bd8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006bd8:	b580      	push	{r7, lr}
 8006bda:	b086      	sub	sp, #24
 8006bdc:	af00      	add	r7, sp, #0
 8006bde:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8006be0:	2300      	movs	r3, #0
 8006be2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8006be4:	4b8e      	ldr	r3, [pc, #568]	; (8006e20 <HAL_DMA_IRQHandler+0x248>)
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	4a8e      	ldr	r2, [pc, #568]	; (8006e24 <HAL_DMA_IRQHandler+0x24c>)
 8006bea:	fba2 2303 	umull	r2, r3, r2, r3
 8006bee:	0a9b      	lsrs	r3, r3, #10
 8006bf0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006bf6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8006bf8:	693b      	ldr	r3, [r7, #16]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006c02:	2208      	movs	r2, #8
 8006c04:	409a      	lsls	r2, r3
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	4013      	ands	r3, r2
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d01a      	beq.n	8006c44 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	f003 0304 	and.w	r3, r3, #4
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d013      	beq.n	8006c44 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	681a      	ldr	r2, [r3, #0]
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	f022 0204 	bic.w	r2, r2, #4
 8006c2a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006c30:	2208      	movs	r2, #8
 8006c32:	409a      	lsls	r2, r3
 8006c34:	693b      	ldr	r3, [r7, #16]
 8006c36:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c3c:	f043 0201 	orr.w	r2, r3, #1
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006c48:	2201      	movs	r2, #1
 8006c4a:	409a      	lsls	r2, r3
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	4013      	ands	r3, r2
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d012      	beq.n	8006c7a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	695b      	ldr	r3, [r3, #20]
 8006c5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d00b      	beq.n	8006c7a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006c66:	2201      	movs	r2, #1
 8006c68:	409a      	lsls	r2, r3
 8006c6a:	693b      	ldr	r3, [r7, #16]
 8006c6c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c72:	f043 0202 	orr.w	r2, r3, #2
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006c7e:	2204      	movs	r2, #4
 8006c80:	409a      	lsls	r2, r3
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	4013      	ands	r3, r2
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d012      	beq.n	8006cb0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	f003 0302 	and.w	r3, r3, #2
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d00b      	beq.n	8006cb0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006c9c:	2204      	movs	r2, #4
 8006c9e:	409a      	lsls	r2, r3
 8006ca0:	693b      	ldr	r3, [r7, #16]
 8006ca2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ca8:	f043 0204 	orr.w	r2, r3, #4
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006cb4:	2210      	movs	r2, #16
 8006cb6:	409a      	lsls	r2, r3
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	4013      	ands	r3, r2
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d043      	beq.n	8006d48 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	f003 0308 	and.w	r3, r3, #8
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d03c      	beq.n	8006d48 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006cd2:	2210      	movs	r2, #16
 8006cd4:	409a      	lsls	r2, r3
 8006cd6:	693b      	ldr	r3, [r7, #16]
 8006cd8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d018      	beq.n	8006d1a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d108      	bne.n	8006d08 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d024      	beq.n	8006d48 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d02:	6878      	ldr	r0, [r7, #4]
 8006d04:	4798      	blx	r3
 8006d06:	e01f      	b.n	8006d48 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d01b      	beq.n	8006d48 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006d14:	6878      	ldr	r0, [r7, #4]
 8006d16:	4798      	blx	r3
 8006d18:	e016      	b.n	8006d48 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d107      	bne.n	8006d38 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	681a      	ldr	r2, [r3, #0]
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	f022 0208 	bic.w	r2, r2, #8
 8006d36:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d003      	beq.n	8006d48 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d44:	6878      	ldr	r0, [r7, #4]
 8006d46:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006d4c:	2220      	movs	r2, #32
 8006d4e:	409a      	lsls	r2, r3
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	4013      	ands	r3, r2
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	f000 808f 	beq.w	8006e78 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	f003 0310 	and.w	r3, r3, #16
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	f000 8087 	beq.w	8006e78 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006d6e:	2220      	movs	r2, #32
 8006d70:	409a      	lsls	r2, r3
 8006d72:	693b      	ldr	r3, [r7, #16]
 8006d74:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006d7c:	b2db      	uxtb	r3, r3
 8006d7e:	2b05      	cmp	r3, #5
 8006d80:	d136      	bne.n	8006df0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	681a      	ldr	r2, [r3, #0]
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	f022 0216 	bic.w	r2, r2, #22
 8006d90:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	695a      	ldr	r2, [r3, #20]
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006da0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d103      	bne.n	8006db2 <HAL_DMA_IRQHandler+0x1da>
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d007      	beq.n	8006dc2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	681a      	ldr	r2, [r3, #0]
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	f022 0208 	bic.w	r2, r2, #8
 8006dc0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006dc6:	223f      	movs	r2, #63	; 0x3f
 8006dc8:	409a      	lsls	r2, r3
 8006dca:	693b      	ldr	r3, [r7, #16]
 8006dcc:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	2201      	movs	r2, #1
 8006dd2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	2200      	movs	r2, #0
 8006dda:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d07e      	beq.n	8006ee4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006dea:	6878      	ldr	r0, [r7, #4]
 8006dec:	4798      	blx	r3
        }
        return;
 8006dee:	e079      	b.n	8006ee4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d01d      	beq.n	8006e3a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d10d      	bne.n	8006e28 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d031      	beq.n	8006e78 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e18:	6878      	ldr	r0, [r7, #4]
 8006e1a:	4798      	blx	r3
 8006e1c:	e02c      	b.n	8006e78 <HAL_DMA_IRQHandler+0x2a0>
 8006e1e:	bf00      	nop
 8006e20:	2000002c 	.word	0x2000002c
 8006e24:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d023      	beq.n	8006e78 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e34:	6878      	ldr	r0, [r7, #4]
 8006e36:	4798      	blx	r3
 8006e38:	e01e      	b.n	8006e78 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d10f      	bne.n	8006e68 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	681a      	ldr	r2, [r3, #0]
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	f022 0210 	bic.w	r2, r2, #16
 8006e56:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	2201      	movs	r2, #1
 8006e5c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	2200      	movs	r2, #0
 8006e64:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d003      	beq.n	8006e78 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e74:	6878      	ldr	r0, [r7, #4]
 8006e76:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d032      	beq.n	8006ee6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e84:	f003 0301 	and.w	r3, r3, #1
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d022      	beq.n	8006ed2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	2205      	movs	r2, #5
 8006e90:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	681a      	ldr	r2, [r3, #0]
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	f022 0201 	bic.w	r2, r2, #1
 8006ea2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8006ea4:	68bb      	ldr	r3, [r7, #8]
 8006ea6:	3301      	adds	r3, #1
 8006ea8:	60bb      	str	r3, [r7, #8]
 8006eaa:	697a      	ldr	r2, [r7, #20]
 8006eac:	429a      	cmp	r2, r3
 8006eae:	d307      	bcc.n	8006ec0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	f003 0301 	and.w	r3, r3, #1
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d1f2      	bne.n	8006ea4 <HAL_DMA_IRQHandler+0x2cc>
 8006ebe:	e000      	b.n	8006ec2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8006ec0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	2201      	movs	r2, #1
 8006ec6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	2200      	movs	r2, #0
 8006ece:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d005      	beq.n	8006ee6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006ede:	6878      	ldr	r0, [r7, #4]
 8006ee0:	4798      	blx	r3
 8006ee2:	e000      	b.n	8006ee6 <HAL_DMA_IRQHandler+0x30e>
        return;
 8006ee4:	bf00      	nop
    }
  }
}
 8006ee6:	3718      	adds	r7, #24
 8006ee8:	46bd      	mov	sp, r7
 8006eea:	bd80      	pop	{r7, pc}

08006eec <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006eec:	b480      	push	{r7}
 8006eee:	b085      	sub	sp, #20
 8006ef0:	af00      	add	r7, sp, #0
 8006ef2:	60f8      	str	r0, [r7, #12]
 8006ef4:	60b9      	str	r1, [r7, #8]
 8006ef6:	607a      	str	r2, [r7, #4]
 8006ef8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	681a      	ldr	r2, [r3, #0]
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006f08:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	683a      	ldr	r2, [r7, #0]
 8006f10:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	689b      	ldr	r3, [r3, #8]
 8006f16:	2b40      	cmp	r3, #64	; 0x40
 8006f18:	d108      	bne.n	8006f2c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	687a      	ldr	r2, [r7, #4]
 8006f20:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	68ba      	ldr	r2, [r7, #8]
 8006f28:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8006f2a:	e007      	b.n	8006f3c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	68ba      	ldr	r2, [r7, #8]
 8006f32:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	687a      	ldr	r2, [r7, #4]
 8006f3a:	60da      	str	r2, [r3, #12]
}
 8006f3c:	bf00      	nop
 8006f3e:	3714      	adds	r7, #20
 8006f40:	46bd      	mov	sp, r7
 8006f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f46:	4770      	bx	lr

08006f48 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006f48:	b480      	push	{r7}
 8006f4a:	b085      	sub	sp, #20
 8006f4c:	af00      	add	r7, sp, #0
 8006f4e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	b2db      	uxtb	r3, r3
 8006f56:	3b10      	subs	r3, #16
 8006f58:	4a14      	ldr	r2, [pc, #80]	; (8006fac <DMA_CalcBaseAndBitshift+0x64>)
 8006f5a:	fba2 2303 	umull	r2, r3, r2, r3
 8006f5e:	091b      	lsrs	r3, r3, #4
 8006f60:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8006f62:	4a13      	ldr	r2, [pc, #76]	; (8006fb0 <DMA_CalcBaseAndBitshift+0x68>)
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	4413      	add	r3, r2
 8006f68:	781b      	ldrb	r3, [r3, #0]
 8006f6a:	461a      	mov	r2, r3
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	2b03      	cmp	r3, #3
 8006f74:	d909      	bls.n	8006f8a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8006f7e:	f023 0303 	bic.w	r3, r3, #3
 8006f82:	1d1a      	adds	r2, r3, #4
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	659a      	str	r2, [r3, #88]	; 0x58
 8006f88:	e007      	b.n	8006f9a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8006f92:	f023 0303 	bic.w	r3, r3, #3
 8006f96:	687a      	ldr	r2, [r7, #4]
 8006f98:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8006f9e:	4618      	mov	r0, r3
 8006fa0:	3714      	adds	r7, #20
 8006fa2:	46bd      	mov	sp, r7
 8006fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa8:	4770      	bx	lr
 8006faa:	bf00      	nop
 8006fac:	aaaaaaab 	.word	0xaaaaaaab
 8006fb0:	0800e4cc 	.word	0x0800e4cc

08006fb4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8006fb4:	b480      	push	{r7}
 8006fb6:	b085      	sub	sp, #20
 8006fb8:	af00      	add	r7, sp, #0
 8006fba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006fbc:	2300      	movs	r3, #0
 8006fbe:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fc4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	699b      	ldr	r3, [r3, #24]
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d11f      	bne.n	800700e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8006fce:	68bb      	ldr	r3, [r7, #8]
 8006fd0:	2b03      	cmp	r3, #3
 8006fd2:	d856      	bhi.n	8007082 <DMA_CheckFifoParam+0xce>
 8006fd4:	a201      	add	r2, pc, #4	; (adr r2, 8006fdc <DMA_CheckFifoParam+0x28>)
 8006fd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fda:	bf00      	nop
 8006fdc:	08006fed 	.word	0x08006fed
 8006fe0:	08006fff 	.word	0x08006fff
 8006fe4:	08006fed 	.word	0x08006fed
 8006fe8:	08007083 	.word	0x08007083
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ff0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d046      	beq.n	8007086 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8006ff8:	2301      	movs	r3, #1
 8006ffa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006ffc:	e043      	b.n	8007086 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007002:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8007006:	d140      	bne.n	800708a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8007008:	2301      	movs	r3, #1
 800700a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800700c:	e03d      	b.n	800708a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	699b      	ldr	r3, [r3, #24]
 8007012:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007016:	d121      	bne.n	800705c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8007018:	68bb      	ldr	r3, [r7, #8]
 800701a:	2b03      	cmp	r3, #3
 800701c:	d837      	bhi.n	800708e <DMA_CheckFifoParam+0xda>
 800701e:	a201      	add	r2, pc, #4	; (adr r2, 8007024 <DMA_CheckFifoParam+0x70>)
 8007020:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007024:	08007035 	.word	0x08007035
 8007028:	0800703b 	.word	0x0800703b
 800702c:	08007035 	.word	0x08007035
 8007030:	0800704d 	.word	0x0800704d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8007034:	2301      	movs	r3, #1
 8007036:	73fb      	strb	r3, [r7, #15]
      break;
 8007038:	e030      	b.n	800709c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800703e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007042:	2b00      	cmp	r3, #0
 8007044:	d025      	beq.n	8007092 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8007046:	2301      	movs	r3, #1
 8007048:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800704a:	e022      	b.n	8007092 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007050:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8007054:	d11f      	bne.n	8007096 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8007056:	2301      	movs	r3, #1
 8007058:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800705a:	e01c      	b.n	8007096 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800705c:	68bb      	ldr	r3, [r7, #8]
 800705e:	2b02      	cmp	r3, #2
 8007060:	d903      	bls.n	800706a <DMA_CheckFifoParam+0xb6>
 8007062:	68bb      	ldr	r3, [r7, #8]
 8007064:	2b03      	cmp	r3, #3
 8007066:	d003      	beq.n	8007070 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8007068:	e018      	b.n	800709c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800706a:	2301      	movs	r3, #1
 800706c:	73fb      	strb	r3, [r7, #15]
      break;
 800706e:	e015      	b.n	800709c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007074:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007078:	2b00      	cmp	r3, #0
 800707a:	d00e      	beq.n	800709a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800707c:	2301      	movs	r3, #1
 800707e:	73fb      	strb	r3, [r7, #15]
      break;
 8007080:	e00b      	b.n	800709a <DMA_CheckFifoParam+0xe6>
      break;
 8007082:	bf00      	nop
 8007084:	e00a      	b.n	800709c <DMA_CheckFifoParam+0xe8>
      break;
 8007086:	bf00      	nop
 8007088:	e008      	b.n	800709c <DMA_CheckFifoParam+0xe8>
      break;
 800708a:	bf00      	nop
 800708c:	e006      	b.n	800709c <DMA_CheckFifoParam+0xe8>
      break;
 800708e:	bf00      	nop
 8007090:	e004      	b.n	800709c <DMA_CheckFifoParam+0xe8>
      break;
 8007092:	bf00      	nop
 8007094:	e002      	b.n	800709c <DMA_CheckFifoParam+0xe8>
      break;   
 8007096:	bf00      	nop
 8007098:	e000      	b.n	800709c <DMA_CheckFifoParam+0xe8>
      break;
 800709a:	bf00      	nop
    }
  } 
  
  return status; 
 800709c:	7bfb      	ldrb	r3, [r7, #15]
}
 800709e:	4618      	mov	r0, r3
 80070a0:	3714      	adds	r7, #20
 80070a2:	46bd      	mov	sp, r7
 80070a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a8:	4770      	bx	lr
 80070aa:	bf00      	nop

080070ac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80070ac:	b480      	push	{r7}
 80070ae:	b089      	sub	sp, #36	; 0x24
 80070b0:	af00      	add	r7, sp, #0
 80070b2:	6078      	str	r0, [r7, #4]
 80070b4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80070b6:	2300      	movs	r3, #0
 80070b8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80070ba:	2300      	movs	r3, #0
 80070bc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80070be:	2300      	movs	r3, #0
 80070c0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80070c2:	2300      	movs	r3, #0
 80070c4:	61fb      	str	r3, [r7, #28]
 80070c6:	e165      	b.n	8007394 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80070c8:	2201      	movs	r2, #1
 80070ca:	69fb      	ldr	r3, [r7, #28]
 80070cc:	fa02 f303 	lsl.w	r3, r2, r3
 80070d0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80070d2:	683b      	ldr	r3, [r7, #0]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	697a      	ldr	r2, [r7, #20]
 80070d8:	4013      	ands	r3, r2
 80070da:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80070dc:	693a      	ldr	r2, [r7, #16]
 80070de:	697b      	ldr	r3, [r7, #20]
 80070e0:	429a      	cmp	r2, r3
 80070e2:	f040 8154 	bne.w	800738e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80070e6:	683b      	ldr	r3, [r7, #0]
 80070e8:	685b      	ldr	r3, [r3, #4]
 80070ea:	f003 0303 	and.w	r3, r3, #3
 80070ee:	2b01      	cmp	r3, #1
 80070f0:	d005      	beq.n	80070fe <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80070f2:	683b      	ldr	r3, [r7, #0]
 80070f4:	685b      	ldr	r3, [r3, #4]
 80070f6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80070fa:	2b02      	cmp	r3, #2
 80070fc:	d130      	bne.n	8007160 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	689b      	ldr	r3, [r3, #8]
 8007102:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8007104:	69fb      	ldr	r3, [r7, #28]
 8007106:	005b      	lsls	r3, r3, #1
 8007108:	2203      	movs	r2, #3
 800710a:	fa02 f303 	lsl.w	r3, r2, r3
 800710e:	43db      	mvns	r3, r3
 8007110:	69ba      	ldr	r2, [r7, #24]
 8007112:	4013      	ands	r3, r2
 8007114:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007116:	683b      	ldr	r3, [r7, #0]
 8007118:	68da      	ldr	r2, [r3, #12]
 800711a:	69fb      	ldr	r3, [r7, #28]
 800711c:	005b      	lsls	r3, r3, #1
 800711e:	fa02 f303 	lsl.w	r3, r2, r3
 8007122:	69ba      	ldr	r2, [r7, #24]
 8007124:	4313      	orrs	r3, r2
 8007126:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	69ba      	ldr	r2, [r7, #24]
 800712c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	685b      	ldr	r3, [r3, #4]
 8007132:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007134:	2201      	movs	r2, #1
 8007136:	69fb      	ldr	r3, [r7, #28]
 8007138:	fa02 f303 	lsl.w	r3, r2, r3
 800713c:	43db      	mvns	r3, r3
 800713e:	69ba      	ldr	r2, [r7, #24]
 8007140:	4013      	ands	r3, r2
 8007142:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007144:	683b      	ldr	r3, [r7, #0]
 8007146:	685b      	ldr	r3, [r3, #4]
 8007148:	091b      	lsrs	r3, r3, #4
 800714a:	f003 0201 	and.w	r2, r3, #1
 800714e:	69fb      	ldr	r3, [r7, #28]
 8007150:	fa02 f303 	lsl.w	r3, r2, r3
 8007154:	69ba      	ldr	r2, [r7, #24]
 8007156:	4313      	orrs	r3, r2
 8007158:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	69ba      	ldr	r2, [r7, #24]
 800715e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007160:	683b      	ldr	r3, [r7, #0]
 8007162:	685b      	ldr	r3, [r3, #4]
 8007164:	f003 0303 	and.w	r3, r3, #3
 8007168:	2b03      	cmp	r3, #3
 800716a:	d017      	beq.n	800719c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	68db      	ldr	r3, [r3, #12]
 8007170:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8007172:	69fb      	ldr	r3, [r7, #28]
 8007174:	005b      	lsls	r3, r3, #1
 8007176:	2203      	movs	r2, #3
 8007178:	fa02 f303 	lsl.w	r3, r2, r3
 800717c:	43db      	mvns	r3, r3
 800717e:	69ba      	ldr	r2, [r7, #24]
 8007180:	4013      	ands	r3, r2
 8007182:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007184:	683b      	ldr	r3, [r7, #0]
 8007186:	689a      	ldr	r2, [r3, #8]
 8007188:	69fb      	ldr	r3, [r7, #28]
 800718a:	005b      	lsls	r3, r3, #1
 800718c:	fa02 f303 	lsl.w	r3, r2, r3
 8007190:	69ba      	ldr	r2, [r7, #24]
 8007192:	4313      	orrs	r3, r2
 8007194:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	69ba      	ldr	r2, [r7, #24]
 800719a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800719c:	683b      	ldr	r3, [r7, #0]
 800719e:	685b      	ldr	r3, [r3, #4]
 80071a0:	f003 0303 	and.w	r3, r3, #3
 80071a4:	2b02      	cmp	r3, #2
 80071a6:	d123      	bne.n	80071f0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80071a8:	69fb      	ldr	r3, [r7, #28]
 80071aa:	08da      	lsrs	r2, r3, #3
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	3208      	adds	r2, #8
 80071b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80071b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80071b6:	69fb      	ldr	r3, [r7, #28]
 80071b8:	f003 0307 	and.w	r3, r3, #7
 80071bc:	009b      	lsls	r3, r3, #2
 80071be:	220f      	movs	r2, #15
 80071c0:	fa02 f303 	lsl.w	r3, r2, r3
 80071c4:	43db      	mvns	r3, r3
 80071c6:	69ba      	ldr	r2, [r7, #24]
 80071c8:	4013      	ands	r3, r2
 80071ca:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80071cc:	683b      	ldr	r3, [r7, #0]
 80071ce:	691a      	ldr	r2, [r3, #16]
 80071d0:	69fb      	ldr	r3, [r7, #28]
 80071d2:	f003 0307 	and.w	r3, r3, #7
 80071d6:	009b      	lsls	r3, r3, #2
 80071d8:	fa02 f303 	lsl.w	r3, r2, r3
 80071dc:	69ba      	ldr	r2, [r7, #24]
 80071de:	4313      	orrs	r3, r2
 80071e0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80071e2:	69fb      	ldr	r3, [r7, #28]
 80071e4:	08da      	lsrs	r2, r3, #3
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	3208      	adds	r2, #8
 80071ea:	69b9      	ldr	r1, [r7, #24]
 80071ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80071f6:	69fb      	ldr	r3, [r7, #28]
 80071f8:	005b      	lsls	r3, r3, #1
 80071fa:	2203      	movs	r2, #3
 80071fc:	fa02 f303 	lsl.w	r3, r2, r3
 8007200:	43db      	mvns	r3, r3
 8007202:	69ba      	ldr	r2, [r7, #24]
 8007204:	4013      	ands	r3, r2
 8007206:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007208:	683b      	ldr	r3, [r7, #0]
 800720a:	685b      	ldr	r3, [r3, #4]
 800720c:	f003 0203 	and.w	r2, r3, #3
 8007210:	69fb      	ldr	r3, [r7, #28]
 8007212:	005b      	lsls	r3, r3, #1
 8007214:	fa02 f303 	lsl.w	r3, r2, r3
 8007218:	69ba      	ldr	r2, [r7, #24]
 800721a:	4313      	orrs	r3, r2
 800721c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	69ba      	ldr	r2, [r7, #24]
 8007222:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8007224:	683b      	ldr	r3, [r7, #0]
 8007226:	685b      	ldr	r3, [r3, #4]
 8007228:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800722c:	2b00      	cmp	r3, #0
 800722e:	f000 80ae 	beq.w	800738e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007232:	2300      	movs	r3, #0
 8007234:	60fb      	str	r3, [r7, #12]
 8007236:	4b5d      	ldr	r3, [pc, #372]	; (80073ac <HAL_GPIO_Init+0x300>)
 8007238:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800723a:	4a5c      	ldr	r2, [pc, #368]	; (80073ac <HAL_GPIO_Init+0x300>)
 800723c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007240:	6453      	str	r3, [r2, #68]	; 0x44
 8007242:	4b5a      	ldr	r3, [pc, #360]	; (80073ac <HAL_GPIO_Init+0x300>)
 8007244:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007246:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800724a:	60fb      	str	r3, [r7, #12]
 800724c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800724e:	4a58      	ldr	r2, [pc, #352]	; (80073b0 <HAL_GPIO_Init+0x304>)
 8007250:	69fb      	ldr	r3, [r7, #28]
 8007252:	089b      	lsrs	r3, r3, #2
 8007254:	3302      	adds	r3, #2
 8007256:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800725a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800725c:	69fb      	ldr	r3, [r7, #28]
 800725e:	f003 0303 	and.w	r3, r3, #3
 8007262:	009b      	lsls	r3, r3, #2
 8007264:	220f      	movs	r2, #15
 8007266:	fa02 f303 	lsl.w	r3, r2, r3
 800726a:	43db      	mvns	r3, r3
 800726c:	69ba      	ldr	r2, [r7, #24]
 800726e:	4013      	ands	r3, r2
 8007270:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	4a4f      	ldr	r2, [pc, #316]	; (80073b4 <HAL_GPIO_Init+0x308>)
 8007276:	4293      	cmp	r3, r2
 8007278:	d025      	beq.n	80072c6 <HAL_GPIO_Init+0x21a>
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	4a4e      	ldr	r2, [pc, #312]	; (80073b8 <HAL_GPIO_Init+0x30c>)
 800727e:	4293      	cmp	r3, r2
 8007280:	d01f      	beq.n	80072c2 <HAL_GPIO_Init+0x216>
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	4a4d      	ldr	r2, [pc, #308]	; (80073bc <HAL_GPIO_Init+0x310>)
 8007286:	4293      	cmp	r3, r2
 8007288:	d019      	beq.n	80072be <HAL_GPIO_Init+0x212>
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	4a4c      	ldr	r2, [pc, #304]	; (80073c0 <HAL_GPIO_Init+0x314>)
 800728e:	4293      	cmp	r3, r2
 8007290:	d013      	beq.n	80072ba <HAL_GPIO_Init+0x20e>
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	4a4b      	ldr	r2, [pc, #300]	; (80073c4 <HAL_GPIO_Init+0x318>)
 8007296:	4293      	cmp	r3, r2
 8007298:	d00d      	beq.n	80072b6 <HAL_GPIO_Init+0x20a>
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	4a4a      	ldr	r2, [pc, #296]	; (80073c8 <HAL_GPIO_Init+0x31c>)
 800729e:	4293      	cmp	r3, r2
 80072a0:	d007      	beq.n	80072b2 <HAL_GPIO_Init+0x206>
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	4a49      	ldr	r2, [pc, #292]	; (80073cc <HAL_GPIO_Init+0x320>)
 80072a6:	4293      	cmp	r3, r2
 80072a8:	d101      	bne.n	80072ae <HAL_GPIO_Init+0x202>
 80072aa:	2306      	movs	r3, #6
 80072ac:	e00c      	b.n	80072c8 <HAL_GPIO_Init+0x21c>
 80072ae:	2307      	movs	r3, #7
 80072b0:	e00a      	b.n	80072c8 <HAL_GPIO_Init+0x21c>
 80072b2:	2305      	movs	r3, #5
 80072b4:	e008      	b.n	80072c8 <HAL_GPIO_Init+0x21c>
 80072b6:	2304      	movs	r3, #4
 80072b8:	e006      	b.n	80072c8 <HAL_GPIO_Init+0x21c>
 80072ba:	2303      	movs	r3, #3
 80072bc:	e004      	b.n	80072c8 <HAL_GPIO_Init+0x21c>
 80072be:	2302      	movs	r3, #2
 80072c0:	e002      	b.n	80072c8 <HAL_GPIO_Init+0x21c>
 80072c2:	2301      	movs	r3, #1
 80072c4:	e000      	b.n	80072c8 <HAL_GPIO_Init+0x21c>
 80072c6:	2300      	movs	r3, #0
 80072c8:	69fa      	ldr	r2, [r7, #28]
 80072ca:	f002 0203 	and.w	r2, r2, #3
 80072ce:	0092      	lsls	r2, r2, #2
 80072d0:	4093      	lsls	r3, r2
 80072d2:	69ba      	ldr	r2, [r7, #24]
 80072d4:	4313      	orrs	r3, r2
 80072d6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80072d8:	4935      	ldr	r1, [pc, #212]	; (80073b0 <HAL_GPIO_Init+0x304>)
 80072da:	69fb      	ldr	r3, [r7, #28]
 80072dc:	089b      	lsrs	r3, r3, #2
 80072de:	3302      	adds	r3, #2
 80072e0:	69ba      	ldr	r2, [r7, #24]
 80072e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80072e6:	4b3a      	ldr	r3, [pc, #232]	; (80073d0 <HAL_GPIO_Init+0x324>)
 80072e8:	689b      	ldr	r3, [r3, #8]
 80072ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80072ec:	693b      	ldr	r3, [r7, #16]
 80072ee:	43db      	mvns	r3, r3
 80072f0:	69ba      	ldr	r2, [r7, #24]
 80072f2:	4013      	ands	r3, r2
 80072f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80072f6:	683b      	ldr	r3, [r7, #0]
 80072f8:	685b      	ldr	r3, [r3, #4]
 80072fa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d003      	beq.n	800730a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8007302:	69ba      	ldr	r2, [r7, #24]
 8007304:	693b      	ldr	r3, [r7, #16]
 8007306:	4313      	orrs	r3, r2
 8007308:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800730a:	4a31      	ldr	r2, [pc, #196]	; (80073d0 <HAL_GPIO_Init+0x324>)
 800730c:	69bb      	ldr	r3, [r7, #24]
 800730e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8007310:	4b2f      	ldr	r3, [pc, #188]	; (80073d0 <HAL_GPIO_Init+0x324>)
 8007312:	68db      	ldr	r3, [r3, #12]
 8007314:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007316:	693b      	ldr	r3, [r7, #16]
 8007318:	43db      	mvns	r3, r3
 800731a:	69ba      	ldr	r2, [r7, #24]
 800731c:	4013      	ands	r3, r2
 800731e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007320:	683b      	ldr	r3, [r7, #0]
 8007322:	685b      	ldr	r3, [r3, #4]
 8007324:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007328:	2b00      	cmp	r3, #0
 800732a:	d003      	beq.n	8007334 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800732c:	69ba      	ldr	r2, [r7, #24]
 800732e:	693b      	ldr	r3, [r7, #16]
 8007330:	4313      	orrs	r3, r2
 8007332:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8007334:	4a26      	ldr	r2, [pc, #152]	; (80073d0 <HAL_GPIO_Init+0x324>)
 8007336:	69bb      	ldr	r3, [r7, #24]
 8007338:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800733a:	4b25      	ldr	r3, [pc, #148]	; (80073d0 <HAL_GPIO_Init+0x324>)
 800733c:	685b      	ldr	r3, [r3, #4]
 800733e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007340:	693b      	ldr	r3, [r7, #16]
 8007342:	43db      	mvns	r3, r3
 8007344:	69ba      	ldr	r2, [r7, #24]
 8007346:	4013      	ands	r3, r2
 8007348:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800734a:	683b      	ldr	r3, [r7, #0]
 800734c:	685b      	ldr	r3, [r3, #4]
 800734e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007352:	2b00      	cmp	r3, #0
 8007354:	d003      	beq.n	800735e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8007356:	69ba      	ldr	r2, [r7, #24]
 8007358:	693b      	ldr	r3, [r7, #16]
 800735a:	4313      	orrs	r3, r2
 800735c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800735e:	4a1c      	ldr	r2, [pc, #112]	; (80073d0 <HAL_GPIO_Init+0x324>)
 8007360:	69bb      	ldr	r3, [r7, #24]
 8007362:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8007364:	4b1a      	ldr	r3, [pc, #104]	; (80073d0 <HAL_GPIO_Init+0x324>)
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800736a:	693b      	ldr	r3, [r7, #16]
 800736c:	43db      	mvns	r3, r3
 800736e:	69ba      	ldr	r2, [r7, #24]
 8007370:	4013      	ands	r3, r2
 8007372:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007374:	683b      	ldr	r3, [r7, #0]
 8007376:	685b      	ldr	r3, [r3, #4]
 8007378:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800737c:	2b00      	cmp	r3, #0
 800737e:	d003      	beq.n	8007388 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8007380:	69ba      	ldr	r2, [r7, #24]
 8007382:	693b      	ldr	r3, [r7, #16]
 8007384:	4313      	orrs	r3, r2
 8007386:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8007388:	4a11      	ldr	r2, [pc, #68]	; (80073d0 <HAL_GPIO_Init+0x324>)
 800738a:	69bb      	ldr	r3, [r7, #24]
 800738c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800738e:	69fb      	ldr	r3, [r7, #28]
 8007390:	3301      	adds	r3, #1
 8007392:	61fb      	str	r3, [r7, #28]
 8007394:	69fb      	ldr	r3, [r7, #28]
 8007396:	2b0f      	cmp	r3, #15
 8007398:	f67f ae96 	bls.w	80070c8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800739c:	bf00      	nop
 800739e:	bf00      	nop
 80073a0:	3724      	adds	r7, #36	; 0x24
 80073a2:	46bd      	mov	sp, r7
 80073a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a8:	4770      	bx	lr
 80073aa:	bf00      	nop
 80073ac:	40023800 	.word	0x40023800
 80073b0:	40013800 	.word	0x40013800
 80073b4:	40020000 	.word	0x40020000
 80073b8:	40020400 	.word	0x40020400
 80073bc:	40020800 	.word	0x40020800
 80073c0:	40020c00 	.word	0x40020c00
 80073c4:	40021000 	.word	0x40021000
 80073c8:	40021400 	.word	0x40021400
 80073cc:	40021800 	.word	0x40021800
 80073d0:	40013c00 	.word	0x40013c00

080073d4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80073d4:	b480      	push	{r7}
 80073d6:	b085      	sub	sp, #20
 80073d8:	af00      	add	r7, sp, #0
 80073da:	6078      	str	r0, [r7, #4]
 80073dc:	460b      	mov	r3, r1
 80073de:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	691a      	ldr	r2, [r3, #16]
 80073e4:	887b      	ldrh	r3, [r7, #2]
 80073e6:	4013      	ands	r3, r2
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d002      	beq.n	80073f2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80073ec:	2301      	movs	r3, #1
 80073ee:	73fb      	strb	r3, [r7, #15]
 80073f0:	e001      	b.n	80073f6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80073f2:	2300      	movs	r3, #0
 80073f4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80073f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80073f8:	4618      	mov	r0, r3
 80073fa:	3714      	adds	r7, #20
 80073fc:	46bd      	mov	sp, r7
 80073fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007402:	4770      	bx	lr

08007404 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007404:	b480      	push	{r7}
 8007406:	b083      	sub	sp, #12
 8007408:	af00      	add	r7, sp, #0
 800740a:	6078      	str	r0, [r7, #4]
 800740c:	460b      	mov	r3, r1
 800740e:	807b      	strh	r3, [r7, #2]
 8007410:	4613      	mov	r3, r2
 8007412:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8007414:	787b      	ldrb	r3, [r7, #1]
 8007416:	2b00      	cmp	r3, #0
 8007418:	d003      	beq.n	8007422 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800741a:	887a      	ldrh	r2, [r7, #2]
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8007420:	e003      	b.n	800742a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8007422:	887b      	ldrh	r3, [r7, #2]
 8007424:	041a      	lsls	r2, r3, #16
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	619a      	str	r2, [r3, #24]
}
 800742a:	bf00      	nop
 800742c:	370c      	adds	r7, #12
 800742e:	46bd      	mov	sp, r7
 8007430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007434:	4770      	bx	lr
	...

08007438 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007438:	b580      	push	{r7, lr}
 800743a:	b084      	sub	sp, #16
 800743c:	af00      	add	r7, sp, #0
 800743e:	6078      	str	r0, [r7, #4]
 8007440:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	2b00      	cmp	r3, #0
 8007446:	d101      	bne.n	800744c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007448:	2301      	movs	r3, #1
 800744a:	e0cc      	b.n	80075e6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800744c:	4b68      	ldr	r3, [pc, #416]	; (80075f0 <HAL_RCC_ClockConfig+0x1b8>)
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	f003 030f 	and.w	r3, r3, #15
 8007454:	683a      	ldr	r2, [r7, #0]
 8007456:	429a      	cmp	r2, r3
 8007458:	d90c      	bls.n	8007474 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800745a:	4b65      	ldr	r3, [pc, #404]	; (80075f0 <HAL_RCC_ClockConfig+0x1b8>)
 800745c:	683a      	ldr	r2, [r7, #0]
 800745e:	b2d2      	uxtb	r2, r2
 8007460:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007462:	4b63      	ldr	r3, [pc, #396]	; (80075f0 <HAL_RCC_ClockConfig+0x1b8>)
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	f003 030f 	and.w	r3, r3, #15
 800746a:	683a      	ldr	r2, [r7, #0]
 800746c:	429a      	cmp	r2, r3
 800746e:	d001      	beq.n	8007474 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007470:	2301      	movs	r3, #1
 8007472:	e0b8      	b.n	80075e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	f003 0302 	and.w	r3, r3, #2
 800747c:	2b00      	cmp	r3, #0
 800747e:	d020      	beq.n	80074c2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	f003 0304 	and.w	r3, r3, #4
 8007488:	2b00      	cmp	r3, #0
 800748a:	d005      	beq.n	8007498 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800748c:	4b59      	ldr	r3, [pc, #356]	; (80075f4 <HAL_RCC_ClockConfig+0x1bc>)
 800748e:	689b      	ldr	r3, [r3, #8]
 8007490:	4a58      	ldr	r2, [pc, #352]	; (80075f4 <HAL_RCC_ClockConfig+0x1bc>)
 8007492:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8007496:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	f003 0308 	and.w	r3, r3, #8
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d005      	beq.n	80074b0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80074a4:	4b53      	ldr	r3, [pc, #332]	; (80075f4 <HAL_RCC_ClockConfig+0x1bc>)
 80074a6:	689b      	ldr	r3, [r3, #8]
 80074a8:	4a52      	ldr	r2, [pc, #328]	; (80075f4 <HAL_RCC_ClockConfig+0x1bc>)
 80074aa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80074ae:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80074b0:	4b50      	ldr	r3, [pc, #320]	; (80075f4 <HAL_RCC_ClockConfig+0x1bc>)
 80074b2:	689b      	ldr	r3, [r3, #8]
 80074b4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	689b      	ldr	r3, [r3, #8]
 80074bc:	494d      	ldr	r1, [pc, #308]	; (80075f4 <HAL_RCC_ClockConfig+0x1bc>)
 80074be:	4313      	orrs	r3, r2
 80074c0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	f003 0301 	and.w	r3, r3, #1
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d044      	beq.n	8007558 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	685b      	ldr	r3, [r3, #4]
 80074d2:	2b01      	cmp	r3, #1
 80074d4:	d107      	bne.n	80074e6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80074d6:	4b47      	ldr	r3, [pc, #284]	; (80075f4 <HAL_RCC_ClockConfig+0x1bc>)
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d119      	bne.n	8007516 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80074e2:	2301      	movs	r3, #1
 80074e4:	e07f      	b.n	80075e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	685b      	ldr	r3, [r3, #4]
 80074ea:	2b02      	cmp	r3, #2
 80074ec:	d003      	beq.n	80074f6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80074f2:	2b03      	cmp	r3, #3
 80074f4:	d107      	bne.n	8007506 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80074f6:	4b3f      	ldr	r3, [pc, #252]	; (80075f4 <HAL_RCC_ClockConfig+0x1bc>)
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d109      	bne.n	8007516 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007502:	2301      	movs	r3, #1
 8007504:	e06f      	b.n	80075e6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007506:	4b3b      	ldr	r3, [pc, #236]	; (80075f4 <HAL_RCC_ClockConfig+0x1bc>)
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	f003 0302 	and.w	r3, r3, #2
 800750e:	2b00      	cmp	r3, #0
 8007510:	d101      	bne.n	8007516 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007512:	2301      	movs	r3, #1
 8007514:	e067      	b.n	80075e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007516:	4b37      	ldr	r3, [pc, #220]	; (80075f4 <HAL_RCC_ClockConfig+0x1bc>)
 8007518:	689b      	ldr	r3, [r3, #8]
 800751a:	f023 0203 	bic.w	r2, r3, #3
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	685b      	ldr	r3, [r3, #4]
 8007522:	4934      	ldr	r1, [pc, #208]	; (80075f4 <HAL_RCC_ClockConfig+0x1bc>)
 8007524:	4313      	orrs	r3, r2
 8007526:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007528:	f7fe fa20 	bl	800596c <HAL_GetTick>
 800752c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800752e:	e00a      	b.n	8007546 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007530:	f7fe fa1c 	bl	800596c <HAL_GetTick>
 8007534:	4602      	mov	r2, r0
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	1ad3      	subs	r3, r2, r3
 800753a:	f241 3288 	movw	r2, #5000	; 0x1388
 800753e:	4293      	cmp	r3, r2
 8007540:	d901      	bls.n	8007546 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007542:	2303      	movs	r3, #3
 8007544:	e04f      	b.n	80075e6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007546:	4b2b      	ldr	r3, [pc, #172]	; (80075f4 <HAL_RCC_ClockConfig+0x1bc>)
 8007548:	689b      	ldr	r3, [r3, #8]
 800754a:	f003 020c 	and.w	r2, r3, #12
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	685b      	ldr	r3, [r3, #4]
 8007552:	009b      	lsls	r3, r3, #2
 8007554:	429a      	cmp	r2, r3
 8007556:	d1eb      	bne.n	8007530 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007558:	4b25      	ldr	r3, [pc, #148]	; (80075f0 <HAL_RCC_ClockConfig+0x1b8>)
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	f003 030f 	and.w	r3, r3, #15
 8007560:	683a      	ldr	r2, [r7, #0]
 8007562:	429a      	cmp	r2, r3
 8007564:	d20c      	bcs.n	8007580 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007566:	4b22      	ldr	r3, [pc, #136]	; (80075f0 <HAL_RCC_ClockConfig+0x1b8>)
 8007568:	683a      	ldr	r2, [r7, #0]
 800756a:	b2d2      	uxtb	r2, r2
 800756c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800756e:	4b20      	ldr	r3, [pc, #128]	; (80075f0 <HAL_RCC_ClockConfig+0x1b8>)
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	f003 030f 	and.w	r3, r3, #15
 8007576:	683a      	ldr	r2, [r7, #0]
 8007578:	429a      	cmp	r2, r3
 800757a:	d001      	beq.n	8007580 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800757c:	2301      	movs	r3, #1
 800757e:	e032      	b.n	80075e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	f003 0304 	and.w	r3, r3, #4
 8007588:	2b00      	cmp	r3, #0
 800758a:	d008      	beq.n	800759e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800758c:	4b19      	ldr	r3, [pc, #100]	; (80075f4 <HAL_RCC_ClockConfig+0x1bc>)
 800758e:	689b      	ldr	r3, [r3, #8]
 8007590:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	68db      	ldr	r3, [r3, #12]
 8007598:	4916      	ldr	r1, [pc, #88]	; (80075f4 <HAL_RCC_ClockConfig+0x1bc>)
 800759a:	4313      	orrs	r3, r2
 800759c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	f003 0308 	and.w	r3, r3, #8
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d009      	beq.n	80075be <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80075aa:	4b12      	ldr	r3, [pc, #72]	; (80075f4 <HAL_RCC_ClockConfig+0x1bc>)
 80075ac:	689b      	ldr	r3, [r3, #8]
 80075ae:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	691b      	ldr	r3, [r3, #16]
 80075b6:	00db      	lsls	r3, r3, #3
 80075b8:	490e      	ldr	r1, [pc, #56]	; (80075f4 <HAL_RCC_ClockConfig+0x1bc>)
 80075ba:	4313      	orrs	r3, r2
 80075bc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80075be:	f000 f887 	bl	80076d0 <HAL_RCC_GetSysClockFreq>
 80075c2:	4602      	mov	r2, r0
 80075c4:	4b0b      	ldr	r3, [pc, #44]	; (80075f4 <HAL_RCC_ClockConfig+0x1bc>)
 80075c6:	689b      	ldr	r3, [r3, #8]
 80075c8:	091b      	lsrs	r3, r3, #4
 80075ca:	f003 030f 	and.w	r3, r3, #15
 80075ce:	490a      	ldr	r1, [pc, #40]	; (80075f8 <HAL_RCC_ClockConfig+0x1c0>)
 80075d0:	5ccb      	ldrb	r3, [r1, r3]
 80075d2:	fa22 f303 	lsr.w	r3, r2, r3
 80075d6:	4a09      	ldr	r2, [pc, #36]	; (80075fc <HAL_RCC_ClockConfig+0x1c4>)
 80075d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80075da:	4b09      	ldr	r3, [pc, #36]	; (8007600 <HAL_RCC_ClockConfig+0x1c8>)
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	4618      	mov	r0, r3
 80075e0:	f7fe f816 	bl	8005610 <HAL_InitTick>

  return HAL_OK;
 80075e4:	2300      	movs	r3, #0
}
 80075e6:	4618      	mov	r0, r3
 80075e8:	3710      	adds	r7, #16
 80075ea:	46bd      	mov	sp, r7
 80075ec:	bd80      	pop	{r7, pc}
 80075ee:	bf00      	nop
 80075f0:	40023c00 	.word	0x40023c00
 80075f4:	40023800 	.word	0x40023800
 80075f8:	0800e4b4 	.word	0x0800e4b4
 80075fc:	2000002c 	.word	0x2000002c
 8007600:	20000030 	.word	0x20000030

08007604 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007604:	b480      	push	{r7}
 8007606:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007608:	4b03      	ldr	r3, [pc, #12]	; (8007618 <HAL_RCC_GetHCLKFreq+0x14>)
 800760a:	681b      	ldr	r3, [r3, #0]
}
 800760c:	4618      	mov	r0, r3
 800760e:	46bd      	mov	sp, r7
 8007610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007614:	4770      	bx	lr
 8007616:	bf00      	nop
 8007618:	2000002c 	.word	0x2000002c

0800761c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800761c:	b580      	push	{r7, lr}
 800761e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007620:	f7ff fff0 	bl	8007604 <HAL_RCC_GetHCLKFreq>
 8007624:	4602      	mov	r2, r0
 8007626:	4b05      	ldr	r3, [pc, #20]	; (800763c <HAL_RCC_GetPCLK1Freq+0x20>)
 8007628:	689b      	ldr	r3, [r3, #8]
 800762a:	0a9b      	lsrs	r3, r3, #10
 800762c:	f003 0307 	and.w	r3, r3, #7
 8007630:	4903      	ldr	r1, [pc, #12]	; (8007640 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007632:	5ccb      	ldrb	r3, [r1, r3]
 8007634:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007638:	4618      	mov	r0, r3
 800763a:	bd80      	pop	{r7, pc}
 800763c:	40023800 	.word	0x40023800
 8007640:	0800e4c4 	.word	0x0800e4c4

08007644 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007644:	b580      	push	{r7, lr}
 8007646:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8007648:	f7ff ffdc 	bl	8007604 <HAL_RCC_GetHCLKFreq>
 800764c:	4602      	mov	r2, r0
 800764e:	4b05      	ldr	r3, [pc, #20]	; (8007664 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007650:	689b      	ldr	r3, [r3, #8]
 8007652:	0b5b      	lsrs	r3, r3, #13
 8007654:	f003 0307 	and.w	r3, r3, #7
 8007658:	4903      	ldr	r1, [pc, #12]	; (8007668 <HAL_RCC_GetPCLK2Freq+0x24>)
 800765a:	5ccb      	ldrb	r3, [r1, r3]
 800765c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007660:	4618      	mov	r0, r3
 8007662:	bd80      	pop	{r7, pc}
 8007664:	40023800 	.word	0x40023800
 8007668:	0800e4c4 	.word	0x0800e4c4

0800766c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800766c:	b480      	push	{r7}
 800766e:	b083      	sub	sp, #12
 8007670:	af00      	add	r7, sp, #0
 8007672:	6078      	str	r0, [r7, #4]
 8007674:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	220f      	movs	r2, #15
 800767a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800767c:	4b12      	ldr	r3, [pc, #72]	; (80076c8 <HAL_RCC_GetClockConfig+0x5c>)
 800767e:	689b      	ldr	r3, [r3, #8]
 8007680:	f003 0203 	and.w	r2, r3, #3
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8007688:	4b0f      	ldr	r3, [pc, #60]	; (80076c8 <HAL_RCC_GetClockConfig+0x5c>)
 800768a:	689b      	ldr	r3, [r3, #8]
 800768c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8007694:	4b0c      	ldr	r3, [pc, #48]	; (80076c8 <HAL_RCC_GetClockConfig+0x5c>)
 8007696:	689b      	ldr	r3, [r3, #8]
 8007698:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80076a0:	4b09      	ldr	r3, [pc, #36]	; (80076c8 <HAL_RCC_GetClockConfig+0x5c>)
 80076a2:	689b      	ldr	r3, [r3, #8]
 80076a4:	08db      	lsrs	r3, r3, #3
 80076a6:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80076ae:	4b07      	ldr	r3, [pc, #28]	; (80076cc <HAL_RCC_GetClockConfig+0x60>)
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	f003 020f 	and.w	r2, r3, #15
 80076b6:	683b      	ldr	r3, [r7, #0]
 80076b8:	601a      	str	r2, [r3, #0]
}
 80076ba:	bf00      	nop
 80076bc:	370c      	adds	r7, #12
 80076be:	46bd      	mov	sp, r7
 80076c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c4:	4770      	bx	lr
 80076c6:	bf00      	nop
 80076c8:	40023800 	.word	0x40023800
 80076cc:	40023c00 	.word	0x40023c00

080076d0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80076d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80076d4:	b0ae      	sub	sp, #184	; 0xb8
 80076d6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80076d8:	2300      	movs	r3, #0
 80076da:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 80076de:	2300      	movs	r3, #0
 80076e0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 80076e4:	2300      	movs	r3, #0
 80076e6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 80076ea:	2300      	movs	r3, #0
 80076ec:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 80076f0:	2300      	movs	r3, #0
 80076f2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80076f6:	4bcb      	ldr	r3, [pc, #812]	; (8007a24 <HAL_RCC_GetSysClockFreq+0x354>)
 80076f8:	689b      	ldr	r3, [r3, #8]
 80076fa:	f003 030c 	and.w	r3, r3, #12
 80076fe:	2b0c      	cmp	r3, #12
 8007700:	f200 8206 	bhi.w	8007b10 <HAL_RCC_GetSysClockFreq+0x440>
 8007704:	a201      	add	r2, pc, #4	; (adr r2, 800770c <HAL_RCC_GetSysClockFreq+0x3c>)
 8007706:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800770a:	bf00      	nop
 800770c:	08007741 	.word	0x08007741
 8007710:	08007b11 	.word	0x08007b11
 8007714:	08007b11 	.word	0x08007b11
 8007718:	08007b11 	.word	0x08007b11
 800771c:	08007749 	.word	0x08007749
 8007720:	08007b11 	.word	0x08007b11
 8007724:	08007b11 	.word	0x08007b11
 8007728:	08007b11 	.word	0x08007b11
 800772c:	08007751 	.word	0x08007751
 8007730:	08007b11 	.word	0x08007b11
 8007734:	08007b11 	.word	0x08007b11
 8007738:	08007b11 	.word	0x08007b11
 800773c:	08007941 	.word	0x08007941
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007740:	4bb9      	ldr	r3, [pc, #740]	; (8007a28 <HAL_RCC_GetSysClockFreq+0x358>)
 8007742:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8007746:	e1e7      	b.n	8007b18 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007748:	4bb8      	ldr	r3, [pc, #736]	; (8007a2c <HAL_RCC_GetSysClockFreq+0x35c>)
 800774a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800774e:	e1e3      	b.n	8007b18 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007750:	4bb4      	ldr	r3, [pc, #720]	; (8007a24 <HAL_RCC_GetSysClockFreq+0x354>)
 8007752:	685b      	ldr	r3, [r3, #4]
 8007754:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007758:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800775c:	4bb1      	ldr	r3, [pc, #708]	; (8007a24 <HAL_RCC_GetSysClockFreq+0x354>)
 800775e:	685b      	ldr	r3, [r3, #4]
 8007760:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007764:	2b00      	cmp	r3, #0
 8007766:	d071      	beq.n	800784c <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007768:	4bae      	ldr	r3, [pc, #696]	; (8007a24 <HAL_RCC_GetSysClockFreq+0x354>)
 800776a:	685b      	ldr	r3, [r3, #4]
 800776c:	099b      	lsrs	r3, r3, #6
 800776e:	2200      	movs	r2, #0
 8007770:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8007774:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8007778:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800777c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007780:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007784:	2300      	movs	r3, #0
 8007786:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800778a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800778e:	4622      	mov	r2, r4
 8007790:	462b      	mov	r3, r5
 8007792:	f04f 0000 	mov.w	r0, #0
 8007796:	f04f 0100 	mov.w	r1, #0
 800779a:	0159      	lsls	r1, r3, #5
 800779c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80077a0:	0150      	lsls	r0, r2, #5
 80077a2:	4602      	mov	r2, r0
 80077a4:	460b      	mov	r3, r1
 80077a6:	4621      	mov	r1, r4
 80077a8:	1a51      	subs	r1, r2, r1
 80077aa:	6439      	str	r1, [r7, #64]	; 0x40
 80077ac:	4629      	mov	r1, r5
 80077ae:	eb63 0301 	sbc.w	r3, r3, r1
 80077b2:	647b      	str	r3, [r7, #68]	; 0x44
 80077b4:	f04f 0200 	mov.w	r2, #0
 80077b8:	f04f 0300 	mov.w	r3, #0
 80077bc:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 80077c0:	4649      	mov	r1, r9
 80077c2:	018b      	lsls	r3, r1, #6
 80077c4:	4641      	mov	r1, r8
 80077c6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80077ca:	4641      	mov	r1, r8
 80077cc:	018a      	lsls	r2, r1, #6
 80077ce:	4641      	mov	r1, r8
 80077d0:	1a51      	subs	r1, r2, r1
 80077d2:	63b9      	str	r1, [r7, #56]	; 0x38
 80077d4:	4649      	mov	r1, r9
 80077d6:	eb63 0301 	sbc.w	r3, r3, r1
 80077da:	63fb      	str	r3, [r7, #60]	; 0x3c
 80077dc:	f04f 0200 	mov.w	r2, #0
 80077e0:	f04f 0300 	mov.w	r3, #0
 80077e4:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 80077e8:	4649      	mov	r1, r9
 80077ea:	00cb      	lsls	r3, r1, #3
 80077ec:	4641      	mov	r1, r8
 80077ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80077f2:	4641      	mov	r1, r8
 80077f4:	00ca      	lsls	r2, r1, #3
 80077f6:	4610      	mov	r0, r2
 80077f8:	4619      	mov	r1, r3
 80077fa:	4603      	mov	r3, r0
 80077fc:	4622      	mov	r2, r4
 80077fe:	189b      	adds	r3, r3, r2
 8007800:	633b      	str	r3, [r7, #48]	; 0x30
 8007802:	462b      	mov	r3, r5
 8007804:	460a      	mov	r2, r1
 8007806:	eb42 0303 	adc.w	r3, r2, r3
 800780a:	637b      	str	r3, [r7, #52]	; 0x34
 800780c:	f04f 0200 	mov.w	r2, #0
 8007810:	f04f 0300 	mov.w	r3, #0
 8007814:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8007818:	4629      	mov	r1, r5
 800781a:	024b      	lsls	r3, r1, #9
 800781c:	4621      	mov	r1, r4
 800781e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007822:	4621      	mov	r1, r4
 8007824:	024a      	lsls	r2, r1, #9
 8007826:	4610      	mov	r0, r2
 8007828:	4619      	mov	r1, r3
 800782a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800782e:	2200      	movs	r2, #0
 8007830:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8007834:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8007838:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 800783c:	f7f9 f984 	bl	8000b48 <__aeabi_uldivmod>
 8007840:	4602      	mov	r2, r0
 8007842:	460b      	mov	r3, r1
 8007844:	4613      	mov	r3, r2
 8007846:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800784a:	e067      	b.n	800791c <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800784c:	4b75      	ldr	r3, [pc, #468]	; (8007a24 <HAL_RCC_GetSysClockFreq+0x354>)
 800784e:	685b      	ldr	r3, [r3, #4]
 8007850:	099b      	lsrs	r3, r3, #6
 8007852:	2200      	movs	r2, #0
 8007854:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007858:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 800785c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007860:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007864:	67bb      	str	r3, [r7, #120]	; 0x78
 8007866:	2300      	movs	r3, #0
 8007868:	67fb      	str	r3, [r7, #124]	; 0x7c
 800786a:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 800786e:	4622      	mov	r2, r4
 8007870:	462b      	mov	r3, r5
 8007872:	f04f 0000 	mov.w	r0, #0
 8007876:	f04f 0100 	mov.w	r1, #0
 800787a:	0159      	lsls	r1, r3, #5
 800787c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007880:	0150      	lsls	r0, r2, #5
 8007882:	4602      	mov	r2, r0
 8007884:	460b      	mov	r3, r1
 8007886:	4621      	mov	r1, r4
 8007888:	1a51      	subs	r1, r2, r1
 800788a:	62b9      	str	r1, [r7, #40]	; 0x28
 800788c:	4629      	mov	r1, r5
 800788e:	eb63 0301 	sbc.w	r3, r3, r1
 8007892:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007894:	f04f 0200 	mov.w	r2, #0
 8007898:	f04f 0300 	mov.w	r3, #0
 800789c:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 80078a0:	4649      	mov	r1, r9
 80078a2:	018b      	lsls	r3, r1, #6
 80078a4:	4641      	mov	r1, r8
 80078a6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80078aa:	4641      	mov	r1, r8
 80078ac:	018a      	lsls	r2, r1, #6
 80078ae:	4641      	mov	r1, r8
 80078b0:	ebb2 0a01 	subs.w	sl, r2, r1
 80078b4:	4649      	mov	r1, r9
 80078b6:	eb63 0b01 	sbc.w	fp, r3, r1
 80078ba:	f04f 0200 	mov.w	r2, #0
 80078be:	f04f 0300 	mov.w	r3, #0
 80078c2:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80078c6:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80078ca:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80078ce:	4692      	mov	sl, r2
 80078d0:	469b      	mov	fp, r3
 80078d2:	4623      	mov	r3, r4
 80078d4:	eb1a 0303 	adds.w	r3, sl, r3
 80078d8:	623b      	str	r3, [r7, #32]
 80078da:	462b      	mov	r3, r5
 80078dc:	eb4b 0303 	adc.w	r3, fp, r3
 80078e0:	627b      	str	r3, [r7, #36]	; 0x24
 80078e2:	f04f 0200 	mov.w	r2, #0
 80078e6:	f04f 0300 	mov.w	r3, #0
 80078ea:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80078ee:	4629      	mov	r1, r5
 80078f0:	028b      	lsls	r3, r1, #10
 80078f2:	4621      	mov	r1, r4
 80078f4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80078f8:	4621      	mov	r1, r4
 80078fa:	028a      	lsls	r2, r1, #10
 80078fc:	4610      	mov	r0, r2
 80078fe:	4619      	mov	r1, r3
 8007900:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007904:	2200      	movs	r2, #0
 8007906:	673b      	str	r3, [r7, #112]	; 0x70
 8007908:	677a      	str	r2, [r7, #116]	; 0x74
 800790a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 800790e:	f7f9 f91b 	bl	8000b48 <__aeabi_uldivmod>
 8007912:	4602      	mov	r2, r0
 8007914:	460b      	mov	r3, r1
 8007916:	4613      	mov	r3, r2
 8007918:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800791c:	4b41      	ldr	r3, [pc, #260]	; (8007a24 <HAL_RCC_GetSysClockFreq+0x354>)
 800791e:	685b      	ldr	r3, [r3, #4]
 8007920:	0c1b      	lsrs	r3, r3, #16
 8007922:	f003 0303 	and.w	r3, r3, #3
 8007926:	3301      	adds	r3, #1
 8007928:	005b      	lsls	r3, r3, #1
 800792a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 800792e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007932:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8007936:	fbb2 f3f3 	udiv	r3, r2, r3
 800793a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800793e:	e0eb      	b.n	8007b18 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007940:	4b38      	ldr	r3, [pc, #224]	; (8007a24 <HAL_RCC_GetSysClockFreq+0x354>)
 8007942:	685b      	ldr	r3, [r3, #4]
 8007944:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007948:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800794c:	4b35      	ldr	r3, [pc, #212]	; (8007a24 <HAL_RCC_GetSysClockFreq+0x354>)
 800794e:	685b      	ldr	r3, [r3, #4]
 8007950:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007954:	2b00      	cmp	r3, #0
 8007956:	d06b      	beq.n	8007a30 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007958:	4b32      	ldr	r3, [pc, #200]	; (8007a24 <HAL_RCC_GetSysClockFreq+0x354>)
 800795a:	685b      	ldr	r3, [r3, #4]
 800795c:	099b      	lsrs	r3, r3, #6
 800795e:	2200      	movs	r2, #0
 8007960:	66bb      	str	r3, [r7, #104]	; 0x68
 8007962:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007964:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007966:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800796a:	663b      	str	r3, [r7, #96]	; 0x60
 800796c:	2300      	movs	r3, #0
 800796e:	667b      	str	r3, [r7, #100]	; 0x64
 8007970:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8007974:	4622      	mov	r2, r4
 8007976:	462b      	mov	r3, r5
 8007978:	f04f 0000 	mov.w	r0, #0
 800797c:	f04f 0100 	mov.w	r1, #0
 8007980:	0159      	lsls	r1, r3, #5
 8007982:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007986:	0150      	lsls	r0, r2, #5
 8007988:	4602      	mov	r2, r0
 800798a:	460b      	mov	r3, r1
 800798c:	4621      	mov	r1, r4
 800798e:	1a51      	subs	r1, r2, r1
 8007990:	61b9      	str	r1, [r7, #24]
 8007992:	4629      	mov	r1, r5
 8007994:	eb63 0301 	sbc.w	r3, r3, r1
 8007998:	61fb      	str	r3, [r7, #28]
 800799a:	f04f 0200 	mov.w	r2, #0
 800799e:	f04f 0300 	mov.w	r3, #0
 80079a2:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80079a6:	4659      	mov	r1, fp
 80079a8:	018b      	lsls	r3, r1, #6
 80079aa:	4651      	mov	r1, sl
 80079ac:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80079b0:	4651      	mov	r1, sl
 80079b2:	018a      	lsls	r2, r1, #6
 80079b4:	4651      	mov	r1, sl
 80079b6:	ebb2 0801 	subs.w	r8, r2, r1
 80079ba:	4659      	mov	r1, fp
 80079bc:	eb63 0901 	sbc.w	r9, r3, r1
 80079c0:	f04f 0200 	mov.w	r2, #0
 80079c4:	f04f 0300 	mov.w	r3, #0
 80079c8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80079cc:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80079d0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80079d4:	4690      	mov	r8, r2
 80079d6:	4699      	mov	r9, r3
 80079d8:	4623      	mov	r3, r4
 80079da:	eb18 0303 	adds.w	r3, r8, r3
 80079de:	613b      	str	r3, [r7, #16]
 80079e0:	462b      	mov	r3, r5
 80079e2:	eb49 0303 	adc.w	r3, r9, r3
 80079e6:	617b      	str	r3, [r7, #20]
 80079e8:	f04f 0200 	mov.w	r2, #0
 80079ec:	f04f 0300 	mov.w	r3, #0
 80079f0:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80079f4:	4629      	mov	r1, r5
 80079f6:	024b      	lsls	r3, r1, #9
 80079f8:	4621      	mov	r1, r4
 80079fa:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80079fe:	4621      	mov	r1, r4
 8007a00:	024a      	lsls	r2, r1, #9
 8007a02:	4610      	mov	r0, r2
 8007a04:	4619      	mov	r1, r3
 8007a06:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007a0a:	2200      	movs	r2, #0
 8007a0c:	65bb      	str	r3, [r7, #88]	; 0x58
 8007a0e:	65fa      	str	r2, [r7, #92]	; 0x5c
 8007a10:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8007a14:	f7f9 f898 	bl	8000b48 <__aeabi_uldivmod>
 8007a18:	4602      	mov	r2, r0
 8007a1a:	460b      	mov	r3, r1
 8007a1c:	4613      	mov	r3, r2
 8007a1e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007a22:	e065      	b.n	8007af0 <HAL_RCC_GetSysClockFreq+0x420>
 8007a24:	40023800 	.word	0x40023800
 8007a28:	00f42400 	.word	0x00f42400
 8007a2c:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007a30:	4b3d      	ldr	r3, [pc, #244]	; (8007b28 <HAL_RCC_GetSysClockFreq+0x458>)
 8007a32:	685b      	ldr	r3, [r3, #4]
 8007a34:	099b      	lsrs	r3, r3, #6
 8007a36:	2200      	movs	r2, #0
 8007a38:	4618      	mov	r0, r3
 8007a3a:	4611      	mov	r1, r2
 8007a3c:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8007a40:	653b      	str	r3, [r7, #80]	; 0x50
 8007a42:	2300      	movs	r3, #0
 8007a44:	657b      	str	r3, [r7, #84]	; 0x54
 8007a46:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8007a4a:	4642      	mov	r2, r8
 8007a4c:	464b      	mov	r3, r9
 8007a4e:	f04f 0000 	mov.w	r0, #0
 8007a52:	f04f 0100 	mov.w	r1, #0
 8007a56:	0159      	lsls	r1, r3, #5
 8007a58:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007a5c:	0150      	lsls	r0, r2, #5
 8007a5e:	4602      	mov	r2, r0
 8007a60:	460b      	mov	r3, r1
 8007a62:	4641      	mov	r1, r8
 8007a64:	1a51      	subs	r1, r2, r1
 8007a66:	60b9      	str	r1, [r7, #8]
 8007a68:	4649      	mov	r1, r9
 8007a6a:	eb63 0301 	sbc.w	r3, r3, r1
 8007a6e:	60fb      	str	r3, [r7, #12]
 8007a70:	f04f 0200 	mov.w	r2, #0
 8007a74:	f04f 0300 	mov.w	r3, #0
 8007a78:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8007a7c:	4659      	mov	r1, fp
 8007a7e:	018b      	lsls	r3, r1, #6
 8007a80:	4651      	mov	r1, sl
 8007a82:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007a86:	4651      	mov	r1, sl
 8007a88:	018a      	lsls	r2, r1, #6
 8007a8a:	4651      	mov	r1, sl
 8007a8c:	1a54      	subs	r4, r2, r1
 8007a8e:	4659      	mov	r1, fp
 8007a90:	eb63 0501 	sbc.w	r5, r3, r1
 8007a94:	f04f 0200 	mov.w	r2, #0
 8007a98:	f04f 0300 	mov.w	r3, #0
 8007a9c:	00eb      	lsls	r3, r5, #3
 8007a9e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007aa2:	00e2      	lsls	r2, r4, #3
 8007aa4:	4614      	mov	r4, r2
 8007aa6:	461d      	mov	r5, r3
 8007aa8:	4643      	mov	r3, r8
 8007aaa:	18e3      	adds	r3, r4, r3
 8007aac:	603b      	str	r3, [r7, #0]
 8007aae:	464b      	mov	r3, r9
 8007ab0:	eb45 0303 	adc.w	r3, r5, r3
 8007ab4:	607b      	str	r3, [r7, #4]
 8007ab6:	f04f 0200 	mov.w	r2, #0
 8007aba:	f04f 0300 	mov.w	r3, #0
 8007abe:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007ac2:	4629      	mov	r1, r5
 8007ac4:	028b      	lsls	r3, r1, #10
 8007ac6:	4621      	mov	r1, r4
 8007ac8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007acc:	4621      	mov	r1, r4
 8007ace:	028a      	lsls	r2, r1, #10
 8007ad0:	4610      	mov	r0, r2
 8007ad2:	4619      	mov	r1, r3
 8007ad4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007ad8:	2200      	movs	r2, #0
 8007ada:	64bb      	str	r3, [r7, #72]	; 0x48
 8007adc:	64fa      	str	r2, [r7, #76]	; 0x4c
 8007ade:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8007ae2:	f7f9 f831 	bl	8000b48 <__aeabi_uldivmod>
 8007ae6:	4602      	mov	r2, r0
 8007ae8:	460b      	mov	r3, r1
 8007aea:	4613      	mov	r3, r2
 8007aec:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8007af0:	4b0d      	ldr	r3, [pc, #52]	; (8007b28 <HAL_RCC_GetSysClockFreq+0x458>)
 8007af2:	685b      	ldr	r3, [r3, #4]
 8007af4:	0f1b      	lsrs	r3, r3, #28
 8007af6:	f003 0307 	and.w	r3, r3, #7
 8007afa:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8007afe:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007b02:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8007b06:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b0a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8007b0e:	e003      	b.n	8007b18 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007b10:	4b06      	ldr	r3, [pc, #24]	; (8007b2c <HAL_RCC_GetSysClockFreq+0x45c>)
 8007b12:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8007b16:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007b18:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8007b1c:	4618      	mov	r0, r3
 8007b1e:	37b8      	adds	r7, #184	; 0xb8
 8007b20:	46bd      	mov	sp, r7
 8007b22:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007b26:	bf00      	nop
 8007b28:	40023800 	.word	0x40023800
 8007b2c:	00f42400 	.word	0x00f42400

08007b30 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007b30:	b580      	push	{r7, lr}
 8007b32:	b086      	sub	sp, #24
 8007b34:	af00      	add	r7, sp, #0
 8007b36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d101      	bne.n	8007b42 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007b3e:	2301      	movs	r3, #1
 8007b40:	e28d      	b.n	800805e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	f003 0301 	and.w	r3, r3, #1
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	f000 8083 	beq.w	8007c56 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8007b50:	4b94      	ldr	r3, [pc, #592]	; (8007da4 <HAL_RCC_OscConfig+0x274>)
 8007b52:	689b      	ldr	r3, [r3, #8]
 8007b54:	f003 030c 	and.w	r3, r3, #12
 8007b58:	2b04      	cmp	r3, #4
 8007b5a:	d019      	beq.n	8007b90 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8007b5c:	4b91      	ldr	r3, [pc, #580]	; (8007da4 <HAL_RCC_OscConfig+0x274>)
 8007b5e:	689b      	ldr	r3, [r3, #8]
 8007b60:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8007b64:	2b08      	cmp	r3, #8
 8007b66:	d106      	bne.n	8007b76 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8007b68:	4b8e      	ldr	r3, [pc, #568]	; (8007da4 <HAL_RCC_OscConfig+0x274>)
 8007b6a:	685b      	ldr	r3, [r3, #4]
 8007b6c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007b70:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007b74:	d00c      	beq.n	8007b90 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007b76:	4b8b      	ldr	r3, [pc, #556]	; (8007da4 <HAL_RCC_OscConfig+0x274>)
 8007b78:	689b      	ldr	r3, [r3, #8]
 8007b7a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8007b7e:	2b0c      	cmp	r3, #12
 8007b80:	d112      	bne.n	8007ba8 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007b82:	4b88      	ldr	r3, [pc, #544]	; (8007da4 <HAL_RCC_OscConfig+0x274>)
 8007b84:	685b      	ldr	r3, [r3, #4]
 8007b86:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007b8a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007b8e:	d10b      	bne.n	8007ba8 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007b90:	4b84      	ldr	r3, [pc, #528]	; (8007da4 <HAL_RCC_OscConfig+0x274>)
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d05b      	beq.n	8007c54 <HAL_RCC_OscConfig+0x124>
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	685b      	ldr	r3, [r3, #4]
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d157      	bne.n	8007c54 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8007ba4:	2301      	movs	r3, #1
 8007ba6:	e25a      	b.n	800805e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	685b      	ldr	r3, [r3, #4]
 8007bac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007bb0:	d106      	bne.n	8007bc0 <HAL_RCC_OscConfig+0x90>
 8007bb2:	4b7c      	ldr	r3, [pc, #496]	; (8007da4 <HAL_RCC_OscConfig+0x274>)
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	4a7b      	ldr	r2, [pc, #492]	; (8007da4 <HAL_RCC_OscConfig+0x274>)
 8007bb8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007bbc:	6013      	str	r3, [r2, #0]
 8007bbe:	e01d      	b.n	8007bfc <HAL_RCC_OscConfig+0xcc>
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	685b      	ldr	r3, [r3, #4]
 8007bc4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007bc8:	d10c      	bne.n	8007be4 <HAL_RCC_OscConfig+0xb4>
 8007bca:	4b76      	ldr	r3, [pc, #472]	; (8007da4 <HAL_RCC_OscConfig+0x274>)
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	4a75      	ldr	r2, [pc, #468]	; (8007da4 <HAL_RCC_OscConfig+0x274>)
 8007bd0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007bd4:	6013      	str	r3, [r2, #0]
 8007bd6:	4b73      	ldr	r3, [pc, #460]	; (8007da4 <HAL_RCC_OscConfig+0x274>)
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	4a72      	ldr	r2, [pc, #456]	; (8007da4 <HAL_RCC_OscConfig+0x274>)
 8007bdc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007be0:	6013      	str	r3, [r2, #0]
 8007be2:	e00b      	b.n	8007bfc <HAL_RCC_OscConfig+0xcc>
 8007be4:	4b6f      	ldr	r3, [pc, #444]	; (8007da4 <HAL_RCC_OscConfig+0x274>)
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	4a6e      	ldr	r2, [pc, #440]	; (8007da4 <HAL_RCC_OscConfig+0x274>)
 8007bea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007bee:	6013      	str	r3, [r2, #0]
 8007bf0:	4b6c      	ldr	r3, [pc, #432]	; (8007da4 <HAL_RCC_OscConfig+0x274>)
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	4a6b      	ldr	r2, [pc, #428]	; (8007da4 <HAL_RCC_OscConfig+0x274>)
 8007bf6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007bfa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	685b      	ldr	r3, [r3, #4]
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	d013      	beq.n	8007c2c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007c04:	f7fd feb2 	bl	800596c <HAL_GetTick>
 8007c08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007c0a:	e008      	b.n	8007c1e <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007c0c:	f7fd feae 	bl	800596c <HAL_GetTick>
 8007c10:	4602      	mov	r2, r0
 8007c12:	693b      	ldr	r3, [r7, #16]
 8007c14:	1ad3      	subs	r3, r2, r3
 8007c16:	2b64      	cmp	r3, #100	; 0x64
 8007c18:	d901      	bls.n	8007c1e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8007c1a:	2303      	movs	r3, #3
 8007c1c:	e21f      	b.n	800805e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007c1e:	4b61      	ldr	r3, [pc, #388]	; (8007da4 <HAL_RCC_OscConfig+0x274>)
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d0f0      	beq.n	8007c0c <HAL_RCC_OscConfig+0xdc>
 8007c2a:	e014      	b.n	8007c56 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007c2c:	f7fd fe9e 	bl	800596c <HAL_GetTick>
 8007c30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007c32:	e008      	b.n	8007c46 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007c34:	f7fd fe9a 	bl	800596c <HAL_GetTick>
 8007c38:	4602      	mov	r2, r0
 8007c3a:	693b      	ldr	r3, [r7, #16]
 8007c3c:	1ad3      	subs	r3, r2, r3
 8007c3e:	2b64      	cmp	r3, #100	; 0x64
 8007c40:	d901      	bls.n	8007c46 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8007c42:	2303      	movs	r3, #3
 8007c44:	e20b      	b.n	800805e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007c46:	4b57      	ldr	r3, [pc, #348]	; (8007da4 <HAL_RCC_OscConfig+0x274>)
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d1f0      	bne.n	8007c34 <HAL_RCC_OscConfig+0x104>
 8007c52:	e000      	b.n	8007c56 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007c54:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	f003 0302 	and.w	r3, r3, #2
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d06f      	beq.n	8007d42 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8007c62:	4b50      	ldr	r3, [pc, #320]	; (8007da4 <HAL_RCC_OscConfig+0x274>)
 8007c64:	689b      	ldr	r3, [r3, #8]
 8007c66:	f003 030c 	and.w	r3, r3, #12
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d017      	beq.n	8007c9e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8007c6e:	4b4d      	ldr	r3, [pc, #308]	; (8007da4 <HAL_RCC_OscConfig+0x274>)
 8007c70:	689b      	ldr	r3, [r3, #8]
 8007c72:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8007c76:	2b08      	cmp	r3, #8
 8007c78:	d105      	bne.n	8007c86 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8007c7a:	4b4a      	ldr	r3, [pc, #296]	; (8007da4 <HAL_RCC_OscConfig+0x274>)
 8007c7c:	685b      	ldr	r3, [r3, #4]
 8007c7e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d00b      	beq.n	8007c9e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007c86:	4b47      	ldr	r3, [pc, #284]	; (8007da4 <HAL_RCC_OscConfig+0x274>)
 8007c88:	689b      	ldr	r3, [r3, #8]
 8007c8a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8007c8e:	2b0c      	cmp	r3, #12
 8007c90:	d11c      	bne.n	8007ccc <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007c92:	4b44      	ldr	r3, [pc, #272]	; (8007da4 <HAL_RCC_OscConfig+0x274>)
 8007c94:	685b      	ldr	r3, [r3, #4]
 8007c96:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d116      	bne.n	8007ccc <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007c9e:	4b41      	ldr	r3, [pc, #260]	; (8007da4 <HAL_RCC_OscConfig+0x274>)
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	f003 0302 	and.w	r3, r3, #2
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d005      	beq.n	8007cb6 <HAL_RCC_OscConfig+0x186>
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	68db      	ldr	r3, [r3, #12]
 8007cae:	2b01      	cmp	r3, #1
 8007cb0:	d001      	beq.n	8007cb6 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8007cb2:	2301      	movs	r3, #1
 8007cb4:	e1d3      	b.n	800805e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007cb6:	4b3b      	ldr	r3, [pc, #236]	; (8007da4 <HAL_RCC_OscConfig+0x274>)
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	691b      	ldr	r3, [r3, #16]
 8007cc2:	00db      	lsls	r3, r3, #3
 8007cc4:	4937      	ldr	r1, [pc, #220]	; (8007da4 <HAL_RCC_OscConfig+0x274>)
 8007cc6:	4313      	orrs	r3, r2
 8007cc8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007cca:	e03a      	b.n	8007d42 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	68db      	ldr	r3, [r3, #12]
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d020      	beq.n	8007d16 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007cd4:	4b34      	ldr	r3, [pc, #208]	; (8007da8 <HAL_RCC_OscConfig+0x278>)
 8007cd6:	2201      	movs	r2, #1
 8007cd8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007cda:	f7fd fe47 	bl	800596c <HAL_GetTick>
 8007cde:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007ce0:	e008      	b.n	8007cf4 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007ce2:	f7fd fe43 	bl	800596c <HAL_GetTick>
 8007ce6:	4602      	mov	r2, r0
 8007ce8:	693b      	ldr	r3, [r7, #16]
 8007cea:	1ad3      	subs	r3, r2, r3
 8007cec:	2b02      	cmp	r3, #2
 8007cee:	d901      	bls.n	8007cf4 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8007cf0:	2303      	movs	r3, #3
 8007cf2:	e1b4      	b.n	800805e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007cf4:	4b2b      	ldr	r3, [pc, #172]	; (8007da4 <HAL_RCC_OscConfig+0x274>)
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	f003 0302 	and.w	r3, r3, #2
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d0f0      	beq.n	8007ce2 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007d00:	4b28      	ldr	r3, [pc, #160]	; (8007da4 <HAL_RCC_OscConfig+0x274>)
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	691b      	ldr	r3, [r3, #16]
 8007d0c:	00db      	lsls	r3, r3, #3
 8007d0e:	4925      	ldr	r1, [pc, #148]	; (8007da4 <HAL_RCC_OscConfig+0x274>)
 8007d10:	4313      	orrs	r3, r2
 8007d12:	600b      	str	r3, [r1, #0]
 8007d14:	e015      	b.n	8007d42 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007d16:	4b24      	ldr	r3, [pc, #144]	; (8007da8 <HAL_RCC_OscConfig+0x278>)
 8007d18:	2200      	movs	r2, #0
 8007d1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007d1c:	f7fd fe26 	bl	800596c <HAL_GetTick>
 8007d20:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007d22:	e008      	b.n	8007d36 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007d24:	f7fd fe22 	bl	800596c <HAL_GetTick>
 8007d28:	4602      	mov	r2, r0
 8007d2a:	693b      	ldr	r3, [r7, #16]
 8007d2c:	1ad3      	subs	r3, r2, r3
 8007d2e:	2b02      	cmp	r3, #2
 8007d30:	d901      	bls.n	8007d36 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8007d32:	2303      	movs	r3, #3
 8007d34:	e193      	b.n	800805e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007d36:	4b1b      	ldr	r3, [pc, #108]	; (8007da4 <HAL_RCC_OscConfig+0x274>)
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	f003 0302 	and.w	r3, r3, #2
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d1f0      	bne.n	8007d24 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	f003 0308 	and.w	r3, r3, #8
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d036      	beq.n	8007dbc <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	695b      	ldr	r3, [r3, #20]
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d016      	beq.n	8007d84 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007d56:	4b15      	ldr	r3, [pc, #84]	; (8007dac <HAL_RCC_OscConfig+0x27c>)
 8007d58:	2201      	movs	r2, #1
 8007d5a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007d5c:	f7fd fe06 	bl	800596c <HAL_GetTick>
 8007d60:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007d62:	e008      	b.n	8007d76 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007d64:	f7fd fe02 	bl	800596c <HAL_GetTick>
 8007d68:	4602      	mov	r2, r0
 8007d6a:	693b      	ldr	r3, [r7, #16]
 8007d6c:	1ad3      	subs	r3, r2, r3
 8007d6e:	2b02      	cmp	r3, #2
 8007d70:	d901      	bls.n	8007d76 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8007d72:	2303      	movs	r3, #3
 8007d74:	e173      	b.n	800805e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007d76:	4b0b      	ldr	r3, [pc, #44]	; (8007da4 <HAL_RCC_OscConfig+0x274>)
 8007d78:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007d7a:	f003 0302 	and.w	r3, r3, #2
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d0f0      	beq.n	8007d64 <HAL_RCC_OscConfig+0x234>
 8007d82:	e01b      	b.n	8007dbc <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007d84:	4b09      	ldr	r3, [pc, #36]	; (8007dac <HAL_RCC_OscConfig+0x27c>)
 8007d86:	2200      	movs	r2, #0
 8007d88:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007d8a:	f7fd fdef 	bl	800596c <HAL_GetTick>
 8007d8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007d90:	e00e      	b.n	8007db0 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007d92:	f7fd fdeb 	bl	800596c <HAL_GetTick>
 8007d96:	4602      	mov	r2, r0
 8007d98:	693b      	ldr	r3, [r7, #16]
 8007d9a:	1ad3      	subs	r3, r2, r3
 8007d9c:	2b02      	cmp	r3, #2
 8007d9e:	d907      	bls.n	8007db0 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8007da0:	2303      	movs	r3, #3
 8007da2:	e15c      	b.n	800805e <HAL_RCC_OscConfig+0x52e>
 8007da4:	40023800 	.word	0x40023800
 8007da8:	42470000 	.word	0x42470000
 8007dac:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007db0:	4b8a      	ldr	r3, [pc, #552]	; (8007fdc <HAL_RCC_OscConfig+0x4ac>)
 8007db2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007db4:	f003 0302 	and.w	r3, r3, #2
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d1ea      	bne.n	8007d92 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	f003 0304 	and.w	r3, r3, #4
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	f000 8097 	beq.w	8007ef8 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007dca:	2300      	movs	r3, #0
 8007dcc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007dce:	4b83      	ldr	r3, [pc, #524]	; (8007fdc <HAL_RCC_OscConfig+0x4ac>)
 8007dd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007dd2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d10f      	bne.n	8007dfa <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007dda:	2300      	movs	r3, #0
 8007ddc:	60bb      	str	r3, [r7, #8]
 8007dde:	4b7f      	ldr	r3, [pc, #508]	; (8007fdc <HAL_RCC_OscConfig+0x4ac>)
 8007de0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007de2:	4a7e      	ldr	r2, [pc, #504]	; (8007fdc <HAL_RCC_OscConfig+0x4ac>)
 8007de4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007de8:	6413      	str	r3, [r2, #64]	; 0x40
 8007dea:	4b7c      	ldr	r3, [pc, #496]	; (8007fdc <HAL_RCC_OscConfig+0x4ac>)
 8007dec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007dee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007df2:	60bb      	str	r3, [r7, #8]
 8007df4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007df6:	2301      	movs	r3, #1
 8007df8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007dfa:	4b79      	ldr	r3, [pc, #484]	; (8007fe0 <HAL_RCC_OscConfig+0x4b0>)
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d118      	bne.n	8007e38 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007e06:	4b76      	ldr	r3, [pc, #472]	; (8007fe0 <HAL_RCC_OscConfig+0x4b0>)
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	4a75      	ldr	r2, [pc, #468]	; (8007fe0 <HAL_RCC_OscConfig+0x4b0>)
 8007e0c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007e10:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007e12:	f7fd fdab 	bl	800596c <HAL_GetTick>
 8007e16:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007e18:	e008      	b.n	8007e2c <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007e1a:	f7fd fda7 	bl	800596c <HAL_GetTick>
 8007e1e:	4602      	mov	r2, r0
 8007e20:	693b      	ldr	r3, [r7, #16]
 8007e22:	1ad3      	subs	r3, r2, r3
 8007e24:	2b02      	cmp	r3, #2
 8007e26:	d901      	bls.n	8007e2c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8007e28:	2303      	movs	r3, #3
 8007e2a:	e118      	b.n	800805e <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007e2c:	4b6c      	ldr	r3, [pc, #432]	; (8007fe0 <HAL_RCC_OscConfig+0x4b0>)
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d0f0      	beq.n	8007e1a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	689b      	ldr	r3, [r3, #8]
 8007e3c:	2b01      	cmp	r3, #1
 8007e3e:	d106      	bne.n	8007e4e <HAL_RCC_OscConfig+0x31e>
 8007e40:	4b66      	ldr	r3, [pc, #408]	; (8007fdc <HAL_RCC_OscConfig+0x4ac>)
 8007e42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007e44:	4a65      	ldr	r2, [pc, #404]	; (8007fdc <HAL_RCC_OscConfig+0x4ac>)
 8007e46:	f043 0301 	orr.w	r3, r3, #1
 8007e4a:	6713      	str	r3, [r2, #112]	; 0x70
 8007e4c:	e01c      	b.n	8007e88 <HAL_RCC_OscConfig+0x358>
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	689b      	ldr	r3, [r3, #8]
 8007e52:	2b05      	cmp	r3, #5
 8007e54:	d10c      	bne.n	8007e70 <HAL_RCC_OscConfig+0x340>
 8007e56:	4b61      	ldr	r3, [pc, #388]	; (8007fdc <HAL_RCC_OscConfig+0x4ac>)
 8007e58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007e5a:	4a60      	ldr	r2, [pc, #384]	; (8007fdc <HAL_RCC_OscConfig+0x4ac>)
 8007e5c:	f043 0304 	orr.w	r3, r3, #4
 8007e60:	6713      	str	r3, [r2, #112]	; 0x70
 8007e62:	4b5e      	ldr	r3, [pc, #376]	; (8007fdc <HAL_RCC_OscConfig+0x4ac>)
 8007e64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007e66:	4a5d      	ldr	r2, [pc, #372]	; (8007fdc <HAL_RCC_OscConfig+0x4ac>)
 8007e68:	f043 0301 	orr.w	r3, r3, #1
 8007e6c:	6713      	str	r3, [r2, #112]	; 0x70
 8007e6e:	e00b      	b.n	8007e88 <HAL_RCC_OscConfig+0x358>
 8007e70:	4b5a      	ldr	r3, [pc, #360]	; (8007fdc <HAL_RCC_OscConfig+0x4ac>)
 8007e72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007e74:	4a59      	ldr	r2, [pc, #356]	; (8007fdc <HAL_RCC_OscConfig+0x4ac>)
 8007e76:	f023 0301 	bic.w	r3, r3, #1
 8007e7a:	6713      	str	r3, [r2, #112]	; 0x70
 8007e7c:	4b57      	ldr	r3, [pc, #348]	; (8007fdc <HAL_RCC_OscConfig+0x4ac>)
 8007e7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007e80:	4a56      	ldr	r2, [pc, #344]	; (8007fdc <HAL_RCC_OscConfig+0x4ac>)
 8007e82:	f023 0304 	bic.w	r3, r3, #4
 8007e86:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	689b      	ldr	r3, [r3, #8]
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d015      	beq.n	8007ebc <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007e90:	f7fd fd6c 	bl	800596c <HAL_GetTick>
 8007e94:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007e96:	e00a      	b.n	8007eae <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007e98:	f7fd fd68 	bl	800596c <HAL_GetTick>
 8007e9c:	4602      	mov	r2, r0
 8007e9e:	693b      	ldr	r3, [r7, #16]
 8007ea0:	1ad3      	subs	r3, r2, r3
 8007ea2:	f241 3288 	movw	r2, #5000	; 0x1388
 8007ea6:	4293      	cmp	r3, r2
 8007ea8:	d901      	bls.n	8007eae <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8007eaa:	2303      	movs	r3, #3
 8007eac:	e0d7      	b.n	800805e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007eae:	4b4b      	ldr	r3, [pc, #300]	; (8007fdc <HAL_RCC_OscConfig+0x4ac>)
 8007eb0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007eb2:	f003 0302 	and.w	r3, r3, #2
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d0ee      	beq.n	8007e98 <HAL_RCC_OscConfig+0x368>
 8007eba:	e014      	b.n	8007ee6 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007ebc:	f7fd fd56 	bl	800596c <HAL_GetTick>
 8007ec0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007ec2:	e00a      	b.n	8007eda <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007ec4:	f7fd fd52 	bl	800596c <HAL_GetTick>
 8007ec8:	4602      	mov	r2, r0
 8007eca:	693b      	ldr	r3, [r7, #16]
 8007ecc:	1ad3      	subs	r3, r2, r3
 8007ece:	f241 3288 	movw	r2, #5000	; 0x1388
 8007ed2:	4293      	cmp	r3, r2
 8007ed4:	d901      	bls.n	8007eda <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8007ed6:	2303      	movs	r3, #3
 8007ed8:	e0c1      	b.n	800805e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007eda:	4b40      	ldr	r3, [pc, #256]	; (8007fdc <HAL_RCC_OscConfig+0x4ac>)
 8007edc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007ede:	f003 0302 	and.w	r3, r3, #2
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d1ee      	bne.n	8007ec4 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007ee6:	7dfb      	ldrb	r3, [r7, #23]
 8007ee8:	2b01      	cmp	r3, #1
 8007eea:	d105      	bne.n	8007ef8 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007eec:	4b3b      	ldr	r3, [pc, #236]	; (8007fdc <HAL_RCC_OscConfig+0x4ac>)
 8007eee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ef0:	4a3a      	ldr	r2, [pc, #232]	; (8007fdc <HAL_RCC_OscConfig+0x4ac>)
 8007ef2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007ef6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	699b      	ldr	r3, [r3, #24]
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	f000 80ad 	beq.w	800805c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007f02:	4b36      	ldr	r3, [pc, #216]	; (8007fdc <HAL_RCC_OscConfig+0x4ac>)
 8007f04:	689b      	ldr	r3, [r3, #8]
 8007f06:	f003 030c 	and.w	r3, r3, #12
 8007f0a:	2b08      	cmp	r3, #8
 8007f0c:	d060      	beq.n	8007fd0 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	699b      	ldr	r3, [r3, #24]
 8007f12:	2b02      	cmp	r3, #2
 8007f14:	d145      	bne.n	8007fa2 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007f16:	4b33      	ldr	r3, [pc, #204]	; (8007fe4 <HAL_RCC_OscConfig+0x4b4>)
 8007f18:	2200      	movs	r2, #0
 8007f1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007f1c:	f7fd fd26 	bl	800596c <HAL_GetTick>
 8007f20:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007f22:	e008      	b.n	8007f36 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007f24:	f7fd fd22 	bl	800596c <HAL_GetTick>
 8007f28:	4602      	mov	r2, r0
 8007f2a:	693b      	ldr	r3, [r7, #16]
 8007f2c:	1ad3      	subs	r3, r2, r3
 8007f2e:	2b02      	cmp	r3, #2
 8007f30:	d901      	bls.n	8007f36 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8007f32:	2303      	movs	r3, #3
 8007f34:	e093      	b.n	800805e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007f36:	4b29      	ldr	r3, [pc, #164]	; (8007fdc <HAL_RCC_OscConfig+0x4ac>)
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d1f0      	bne.n	8007f24 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	69da      	ldr	r2, [r3, #28]
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	6a1b      	ldr	r3, [r3, #32]
 8007f4a:	431a      	orrs	r2, r3
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f50:	019b      	lsls	r3, r3, #6
 8007f52:	431a      	orrs	r2, r3
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f58:	085b      	lsrs	r3, r3, #1
 8007f5a:	3b01      	subs	r3, #1
 8007f5c:	041b      	lsls	r3, r3, #16
 8007f5e:	431a      	orrs	r2, r3
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f64:	061b      	lsls	r3, r3, #24
 8007f66:	431a      	orrs	r2, r3
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f6c:	071b      	lsls	r3, r3, #28
 8007f6e:	491b      	ldr	r1, [pc, #108]	; (8007fdc <HAL_RCC_OscConfig+0x4ac>)
 8007f70:	4313      	orrs	r3, r2
 8007f72:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007f74:	4b1b      	ldr	r3, [pc, #108]	; (8007fe4 <HAL_RCC_OscConfig+0x4b4>)
 8007f76:	2201      	movs	r2, #1
 8007f78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007f7a:	f7fd fcf7 	bl	800596c <HAL_GetTick>
 8007f7e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007f80:	e008      	b.n	8007f94 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007f82:	f7fd fcf3 	bl	800596c <HAL_GetTick>
 8007f86:	4602      	mov	r2, r0
 8007f88:	693b      	ldr	r3, [r7, #16]
 8007f8a:	1ad3      	subs	r3, r2, r3
 8007f8c:	2b02      	cmp	r3, #2
 8007f8e:	d901      	bls.n	8007f94 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8007f90:	2303      	movs	r3, #3
 8007f92:	e064      	b.n	800805e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007f94:	4b11      	ldr	r3, [pc, #68]	; (8007fdc <HAL_RCC_OscConfig+0x4ac>)
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d0f0      	beq.n	8007f82 <HAL_RCC_OscConfig+0x452>
 8007fa0:	e05c      	b.n	800805c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007fa2:	4b10      	ldr	r3, [pc, #64]	; (8007fe4 <HAL_RCC_OscConfig+0x4b4>)
 8007fa4:	2200      	movs	r2, #0
 8007fa6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007fa8:	f7fd fce0 	bl	800596c <HAL_GetTick>
 8007fac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007fae:	e008      	b.n	8007fc2 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007fb0:	f7fd fcdc 	bl	800596c <HAL_GetTick>
 8007fb4:	4602      	mov	r2, r0
 8007fb6:	693b      	ldr	r3, [r7, #16]
 8007fb8:	1ad3      	subs	r3, r2, r3
 8007fba:	2b02      	cmp	r3, #2
 8007fbc:	d901      	bls.n	8007fc2 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8007fbe:	2303      	movs	r3, #3
 8007fc0:	e04d      	b.n	800805e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007fc2:	4b06      	ldr	r3, [pc, #24]	; (8007fdc <HAL_RCC_OscConfig+0x4ac>)
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d1f0      	bne.n	8007fb0 <HAL_RCC_OscConfig+0x480>
 8007fce:	e045      	b.n	800805c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	699b      	ldr	r3, [r3, #24]
 8007fd4:	2b01      	cmp	r3, #1
 8007fd6:	d107      	bne.n	8007fe8 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8007fd8:	2301      	movs	r3, #1
 8007fda:	e040      	b.n	800805e <HAL_RCC_OscConfig+0x52e>
 8007fdc:	40023800 	.word	0x40023800
 8007fe0:	40007000 	.word	0x40007000
 8007fe4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007fe8:	4b1f      	ldr	r3, [pc, #124]	; (8008068 <HAL_RCC_OscConfig+0x538>)
 8007fea:	685b      	ldr	r3, [r3, #4]
 8007fec:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	699b      	ldr	r3, [r3, #24]
 8007ff2:	2b01      	cmp	r3, #1
 8007ff4:	d030      	beq.n	8008058 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008000:	429a      	cmp	r2, r3
 8008002:	d129      	bne.n	8008058 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800800e:	429a      	cmp	r2, r3
 8008010:	d122      	bne.n	8008058 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008012:	68fa      	ldr	r2, [r7, #12]
 8008014:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8008018:	4013      	ands	r3, r2
 800801a:	687a      	ldr	r2, [r7, #4]
 800801c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800801e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008020:	4293      	cmp	r3, r2
 8008022:	d119      	bne.n	8008058 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800802e:	085b      	lsrs	r3, r3, #1
 8008030:	3b01      	subs	r3, #1
 8008032:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008034:	429a      	cmp	r2, r3
 8008036:	d10f      	bne.n	8008058 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008042:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008044:	429a      	cmp	r2, r3
 8008046:	d107      	bne.n	8008058 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008052:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008054:	429a      	cmp	r2, r3
 8008056:	d001      	beq.n	800805c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8008058:	2301      	movs	r3, #1
 800805a:	e000      	b.n	800805e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 800805c:	2300      	movs	r3, #0
}
 800805e:	4618      	mov	r0, r3
 8008060:	3718      	adds	r7, #24
 8008062:	46bd      	mov	sp, r7
 8008064:	bd80      	pop	{r7, pc}
 8008066:	bf00      	nop
 8008068:	40023800 	.word	0x40023800

0800806c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800806c:	b580      	push	{r7, lr}
 800806e:	b082      	sub	sp, #8
 8008070:	af00      	add	r7, sp, #0
 8008072:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	2b00      	cmp	r3, #0
 8008078:	d101      	bne.n	800807e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800807a:	2301      	movs	r3, #1
 800807c:	e07b      	b.n	8008176 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008082:	2b00      	cmp	r3, #0
 8008084:	d108      	bne.n	8008098 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	685b      	ldr	r3, [r3, #4]
 800808a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800808e:	d009      	beq.n	80080a4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	2200      	movs	r2, #0
 8008094:	61da      	str	r2, [r3, #28]
 8008096:	e005      	b.n	80080a4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	2200      	movs	r2, #0
 800809c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	2200      	movs	r2, #0
 80080a2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	2200      	movs	r2, #0
 80080a8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80080b0:	b2db      	uxtb	r3, r3
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d106      	bne.n	80080c4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	2200      	movs	r2, #0
 80080ba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80080be:	6878      	ldr	r0, [r7, #4]
 80080c0:	f7fc ffd0 	bl	8005064 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	2202      	movs	r2, #2
 80080c8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	681a      	ldr	r2, [r3, #0]
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80080da:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	685b      	ldr	r3, [r3, #4]
 80080e0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	689b      	ldr	r3, [r3, #8]
 80080e8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80080ec:	431a      	orrs	r2, r3
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	68db      	ldr	r3, [r3, #12]
 80080f2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80080f6:	431a      	orrs	r2, r3
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	691b      	ldr	r3, [r3, #16]
 80080fc:	f003 0302 	and.w	r3, r3, #2
 8008100:	431a      	orrs	r2, r3
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	695b      	ldr	r3, [r3, #20]
 8008106:	f003 0301 	and.w	r3, r3, #1
 800810a:	431a      	orrs	r2, r3
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	699b      	ldr	r3, [r3, #24]
 8008110:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008114:	431a      	orrs	r2, r3
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	69db      	ldr	r3, [r3, #28]
 800811a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800811e:	431a      	orrs	r2, r3
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	6a1b      	ldr	r3, [r3, #32]
 8008124:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008128:	ea42 0103 	orr.w	r1, r2, r3
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008130:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	430a      	orrs	r2, r1
 800813a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	699b      	ldr	r3, [r3, #24]
 8008140:	0c1b      	lsrs	r3, r3, #16
 8008142:	f003 0104 	and.w	r1, r3, #4
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800814a:	f003 0210 	and.w	r2, r3, #16
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	430a      	orrs	r2, r1
 8008154:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	69da      	ldr	r2, [r3, #28]
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008164:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	2200      	movs	r2, #0
 800816a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	2201      	movs	r2, #1
 8008170:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8008174:	2300      	movs	r3, #0
}
 8008176:	4618      	mov	r0, r3
 8008178:	3708      	adds	r7, #8
 800817a:	46bd      	mov	sp, r7
 800817c:	bd80      	pop	{r7, pc}

0800817e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800817e:	b580      	push	{r7, lr}
 8008180:	b08c      	sub	sp, #48	; 0x30
 8008182:	af00      	add	r7, sp, #0
 8008184:	60f8      	str	r0, [r7, #12]
 8008186:	60b9      	str	r1, [r7, #8]
 8008188:	607a      	str	r2, [r7, #4]
 800818a:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800818c:	2301      	movs	r3, #1
 800818e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8008190:	2300      	movs	r3, #0
 8008192:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800819c:	2b01      	cmp	r3, #1
 800819e:	d101      	bne.n	80081a4 <HAL_SPI_TransmitReceive+0x26>
 80081a0:	2302      	movs	r3, #2
 80081a2:	e198      	b.n	80084d6 <HAL_SPI_TransmitReceive+0x358>
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	2201      	movs	r2, #1
 80081a8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80081ac:	f7fd fbde 	bl	800596c <HAL_GetTick>
 80081b0:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80081b8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	685b      	ldr	r3, [r3, #4]
 80081c0:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80081c2:	887b      	ldrh	r3, [r7, #2]
 80081c4:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80081c6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80081ca:	2b01      	cmp	r3, #1
 80081cc:	d00f      	beq.n	80081ee <HAL_SPI_TransmitReceive+0x70>
 80081ce:	69fb      	ldr	r3, [r7, #28]
 80081d0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80081d4:	d107      	bne.n	80081e6 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	689b      	ldr	r3, [r3, #8]
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d103      	bne.n	80081e6 <HAL_SPI_TransmitReceive+0x68>
 80081de:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80081e2:	2b04      	cmp	r3, #4
 80081e4:	d003      	beq.n	80081ee <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80081e6:	2302      	movs	r3, #2
 80081e8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80081ec:	e16d      	b.n	80084ca <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80081ee:	68bb      	ldr	r3, [r7, #8]
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d005      	beq.n	8008200 <HAL_SPI_TransmitReceive+0x82>
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d002      	beq.n	8008200 <HAL_SPI_TransmitReceive+0x82>
 80081fa:	887b      	ldrh	r3, [r7, #2]
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d103      	bne.n	8008208 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8008200:	2301      	movs	r3, #1
 8008202:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8008206:	e160      	b.n	80084ca <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800820e:	b2db      	uxtb	r3, r3
 8008210:	2b04      	cmp	r3, #4
 8008212:	d003      	beq.n	800821c <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	2205      	movs	r2, #5
 8008218:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	2200      	movs	r2, #0
 8008220:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	687a      	ldr	r2, [r7, #4]
 8008226:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	887a      	ldrh	r2, [r7, #2]
 800822c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	887a      	ldrh	r2, [r7, #2]
 8008232:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	68ba      	ldr	r2, [r7, #8]
 8008238:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	887a      	ldrh	r2, [r7, #2]
 800823e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	887a      	ldrh	r2, [r7, #2]
 8008244:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	2200      	movs	r2, #0
 800824a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	2200      	movs	r2, #0
 8008250:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800825c:	2b40      	cmp	r3, #64	; 0x40
 800825e:	d007      	beq.n	8008270 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	681a      	ldr	r2, [r3, #0]
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800826e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	68db      	ldr	r3, [r3, #12]
 8008274:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008278:	d17c      	bne.n	8008374 <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	685b      	ldr	r3, [r3, #4]
 800827e:	2b00      	cmp	r3, #0
 8008280:	d002      	beq.n	8008288 <HAL_SPI_TransmitReceive+0x10a>
 8008282:	8b7b      	ldrh	r3, [r7, #26]
 8008284:	2b01      	cmp	r3, #1
 8008286:	d16a      	bne.n	800835e <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800828c:	881a      	ldrh	r2, [r3, #0]
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008298:	1c9a      	adds	r2, r3, #2
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80082a2:	b29b      	uxth	r3, r3
 80082a4:	3b01      	subs	r3, #1
 80082a6:	b29a      	uxth	r2, r3
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	86da      	strh	r2, [r3, #54]	; 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80082ac:	e057      	b.n	800835e <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	689b      	ldr	r3, [r3, #8]
 80082b4:	f003 0302 	and.w	r3, r3, #2
 80082b8:	2b02      	cmp	r3, #2
 80082ba:	d11b      	bne.n	80082f4 <HAL_SPI_TransmitReceive+0x176>
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80082c0:	b29b      	uxth	r3, r3
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d016      	beq.n	80082f4 <HAL_SPI_TransmitReceive+0x176>
 80082c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80082c8:	2b01      	cmp	r3, #1
 80082ca:	d113      	bne.n	80082f4 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80082d0:	881a      	ldrh	r2, [r3, #0]
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80082dc:	1c9a      	adds	r2, r3, #2
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80082e6:	b29b      	uxth	r3, r3
 80082e8:	3b01      	subs	r3, #1
 80082ea:	b29a      	uxth	r2, r3
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80082f0:	2300      	movs	r3, #0
 80082f2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	689b      	ldr	r3, [r3, #8]
 80082fa:	f003 0301 	and.w	r3, r3, #1
 80082fe:	2b01      	cmp	r3, #1
 8008300:	d119      	bne.n	8008336 <HAL_SPI_TransmitReceive+0x1b8>
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008306:	b29b      	uxth	r3, r3
 8008308:	2b00      	cmp	r3, #0
 800830a:	d014      	beq.n	8008336 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	68da      	ldr	r2, [r3, #12]
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008316:	b292      	uxth	r2, r2
 8008318:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800831e:	1c9a      	adds	r2, r3, #2
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008328:	b29b      	uxth	r3, r3
 800832a:	3b01      	subs	r3, #1
 800832c:	b29a      	uxth	r2, r3
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008332:	2301      	movs	r3, #1
 8008334:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008336:	f7fd fb19 	bl	800596c <HAL_GetTick>
 800833a:	4602      	mov	r2, r0
 800833c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800833e:	1ad3      	subs	r3, r2, r3
 8008340:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008342:	429a      	cmp	r2, r3
 8008344:	d80b      	bhi.n	800835e <HAL_SPI_TransmitReceive+0x1e0>
 8008346:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008348:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800834c:	d007      	beq.n	800835e <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 800834e:	2303      	movs	r3, #3
 8008350:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	2201      	movs	r2, #1
 8008358:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 800835c:	e0b5      	b.n	80084ca <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008362:	b29b      	uxth	r3, r3
 8008364:	2b00      	cmp	r3, #0
 8008366:	d1a2      	bne.n	80082ae <HAL_SPI_TransmitReceive+0x130>
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800836c:	b29b      	uxth	r3, r3
 800836e:	2b00      	cmp	r3, #0
 8008370:	d19d      	bne.n	80082ae <HAL_SPI_TransmitReceive+0x130>
 8008372:	e080      	b.n	8008476 <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	685b      	ldr	r3, [r3, #4]
 8008378:	2b00      	cmp	r3, #0
 800837a:	d002      	beq.n	8008382 <HAL_SPI_TransmitReceive+0x204>
 800837c:	8b7b      	ldrh	r3, [r7, #26]
 800837e:	2b01      	cmp	r3, #1
 8008380:	d16f      	bne.n	8008462 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	330c      	adds	r3, #12
 800838c:	7812      	ldrb	r2, [r2, #0]
 800838e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008394:	1c5a      	adds	r2, r3, #1
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800839e:	b29b      	uxth	r3, r3
 80083a0:	3b01      	subs	r3, #1
 80083a2:	b29a      	uxth	r2, r3
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	86da      	strh	r2, [r3, #54]	; 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80083a8:	e05b      	b.n	8008462 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	689b      	ldr	r3, [r3, #8]
 80083b0:	f003 0302 	and.w	r3, r3, #2
 80083b4:	2b02      	cmp	r3, #2
 80083b6:	d11c      	bne.n	80083f2 <HAL_SPI_TransmitReceive+0x274>
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80083bc:	b29b      	uxth	r3, r3
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d017      	beq.n	80083f2 <HAL_SPI_TransmitReceive+0x274>
 80083c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80083c4:	2b01      	cmp	r3, #1
 80083c6:	d114      	bne.n	80083f2 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	330c      	adds	r3, #12
 80083d2:	7812      	ldrb	r2, [r2, #0]
 80083d4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80083da:	1c5a      	adds	r2, r3, #1
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80083e4:	b29b      	uxth	r3, r3
 80083e6:	3b01      	subs	r3, #1
 80083e8:	b29a      	uxth	r2, r3
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80083ee:	2300      	movs	r3, #0
 80083f0:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	689b      	ldr	r3, [r3, #8]
 80083f8:	f003 0301 	and.w	r3, r3, #1
 80083fc:	2b01      	cmp	r3, #1
 80083fe:	d119      	bne.n	8008434 <HAL_SPI_TransmitReceive+0x2b6>
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008404:	b29b      	uxth	r3, r3
 8008406:	2b00      	cmp	r3, #0
 8008408:	d014      	beq.n	8008434 <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	68da      	ldr	r2, [r3, #12]
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008414:	b2d2      	uxtb	r2, r2
 8008416:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800841c:	1c5a      	adds	r2, r3, #1
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008426:	b29b      	uxth	r3, r3
 8008428:	3b01      	subs	r3, #1
 800842a:	b29a      	uxth	r2, r3
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008430:	2301      	movs	r3, #1
 8008432:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008434:	f7fd fa9a 	bl	800596c <HAL_GetTick>
 8008438:	4602      	mov	r2, r0
 800843a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800843c:	1ad3      	subs	r3, r2, r3
 800843e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008440:	429a      	cmp	r2, r3
 8008442:	d803      	bhi.n	800844c <HAL_SPI_TransmitReceive+0x2ce>
 8008444:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008446:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800844a:	d102      	bne.n	8008452 <HAL_SPI_TransmitReceive+0x2d4>
 800844c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800844e:	2b00      	cmp	r3, #0
 8008450:	d107      	bne.n	8008462 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 8008452:	2303      	movs	r3, #3
 8008454:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	2201      	movs	r2, #1
 800845c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 8008460:	e033      	b.n	80084ca <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008466:	b29b      	uxth	r3, r3
 8008468:	2b00      	cmp	r3, #0
 800846a:	d19e      	bne.n	80083aa <HAL_SPI_TransmitReceive+0x22c>
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008470:	b29b      	uxth	r3, r3
 8008472:	2b00      	cmp	r3, #0
 8008474:	d199      	bne.n	80083aa <HAL_SPI_TransmitReceive+0x22c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008476:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008478:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800847a:	68f8      	ldr	r0, [r7, #12]
 800847c:	f000 f8b8 	bl	80085f0 <SPI_EndRxTxTransaction>
 8008480:	4603      	mov	r3, r0
 8008482:	2b00      	cmp	r3, #0
 8008484:	d006      	beq.n	8008494 <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 8008486:	2301      	movs	r3, #1
 8008488:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	2220      	movs	r2, #32
 8008490:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8008492:	e01a      	b.n	80084ca <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	689b      	ldr	r3, [r3, #8]
 8008498:	2b00      	cmp	r3, #0
 800849a:	d10a      	bne.n	80084b2 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800849c:	2300      	movs	r3, #0
 800849e:	617b      	str	r3, [r7, #20]
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	68db      	ldr	r3, [r3, #12]
 80084a6:	617b      	str	r3, [r7, #20]
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	689b      	ldr	r3, [r3, #8]
 80084ae:	617b      	str	r3, [r7, #20]
 80084b0:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d003      	beq.n	80084c2 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 80084ba:	2301      	movs	r3, #1
 80084bc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80084c0:	e003      	b.n	80084ca <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	2201      	movs	r2, #1
 80084c6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	2200      	movs	r2, #0
 80084ce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80084d2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80084d6:	4618      	mov	r0, r3
 80084d8:	3730      	adds	r7, #48	; 0x30
 80084da:	46bd      	mov	sp, r7
 80084dc:	bd80      	pop	{r7, pc}
	...

080084e0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80084e0:	b580      	push	{r7, lr}
 80084e2:	b088      	sub	sp, #32
 80084e4:	af00      	add	r7, sp, #0
 80084e6:	60f8      	str	r0, [r7, #12]
 80084e8:	60b9      	str	r1, [r7, #8]
 80084ea:	603b      	str	r3, [r7, #0]
 80084ec:	4613      	mov	r3, r2
 80084ee:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80084f0:	f7fd fa3c 	bl	800596c <HAL_GetTick>
 80084f4:	4602      	mov	r2, r0
 80084f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084f8:	1a9b      	subs	r3, r3, r2
 80084fa:	683a      	ldr	r2, [r7, #0]
 80084fc:	4413      	add	r3, r2
 80084fe:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008500:	f7fd fa34 	bl	800596c <HAL_GetTick>
 8008504:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8008506:	4b39      	ldr	r3, [pc, #228]	; (80085ec <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	015b      	lsls	r3, r3, #5
 800850c:	0d1b      	lsrs	r3, r3, #20
 800850e:	69fa      	ldr	r2, [r7, #28]
 8008510:	fb02 f303 	mul.w	r3, r2, r3
 8008514:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008516:	e054      	b.n	80085c2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008518:	683b      	ldr	r3, [r7, #0]
 800851a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800851e:	d050      	beq.n	80085c2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008520:	f7fd fa24 	bl	800596c <HAL_GetTick>
 8008524:	4602      	mov	r2, r0
 8008526:	69bb      	ldr	r3, [r7, #24]
 8008528:	1ad3      	subs	r3, r2, r3
 800852a:	69fa      	ldr	r2, [r7, #28]
 800852c:	429a      	cmp	r2, r3
 800852e:	d902      	bls.n	8008536 <SPI_WaitFlagStateUntilTimeout+0x56>
 8008530:	69fb      	ldr	r3, [r7, #28]
 8008532:	2b00      	cmp	r3, #0
 8008534:	d13d      	bne.n	80085b2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	685a      	ldr	r2, [r3, #4]
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008544:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	685b      	ldr	r3, [r3, #4]
 800854a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800854e:	d111      	bne.n	8008574 <SPI_WaitFlagStateUntilTimeout+0x94>
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	689b      	ldr	r3, [r3, #8]
 8008554:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008558:	d004      	beq.n	8008564 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	689b      	ldr	r3, [r3, #8]
 800855e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008562:	d107      	bne.n	8008574 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	681a      	ldr	r2, [r3, #0]
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008572:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008578:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800857c:	d10f      	bne.n	800859e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	681a      	ldr	r2, [r3, #0]
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800858c:	601a      	str	r2, [r3, #0]
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	681a      	ldr	r2, [r3, #0]
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800859c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	2201      	movs	r2, #1
 80085a2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	2200      	movs	r2, #0
 80085aa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80085ae:	2303      	movs	r3, #3
 80085b0:	e017      	b.n	80085e2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80085b2:	697b      	ldr	r3, [r7, #20]
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d101      	bne.n	80085bc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80085b8:	2300      	movs	r3, #0
 80085ba:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80085bc:	697b      	ldr	r3, [r7, #20]
 80085be:	3b01      	subs	r3, #1
 80085c0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	689a      	ldr	r2, [r3, #8]
 80085c8:	68bb      	ldr	r3, [r7, #8]
 80085ca:	4013      	ands	r3, r2
 80085cc:	68ba      	ldr	r2, [r7, #8]
 80085ce:	429a      	cmp	r2, r3
 80085d0:	bf0c      	ite	eq
 80085d2:	2301      	moveq	r3, #1
 80085d4:	2300      	movne	r3, #0
 80085d6:	b2db      	uxtb	r3, r3
 80085d8:	461a      	mov	r2, r3
 80085da:	79fb      	ldrb	r3, [r7, #7]
 80085dc:	429a      	cmp	r2, r3
 80085de:	d19b      	bne.n	8008518 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80085e0:	2300      	movs	r3, #0
}
 80085e2:	4618      	mov	r0, r3
 80085e4:	3720      	adds	r7, #32
 80085e6:	46bd      	mov	sp, r7
 80085e8:	bd80      	pop	{r7, pc}
 80085ea:	bf00      	nop
 80085ec:	2000002c 	.word	0x2000002c

080085f0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80085f0:	b580      	push	{r7, lr}
 80085f2:	b088      	sub	sp, #32
 80085f4:	af02      	add	r7, sp, #8
 80085f6:	60f8      	str	r0, [r7, #12]
 80085f8:	60b9      	str	r1, [r7, #8]
 80085fa:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	9300      	str	r3, [sp, #0]
 8008600:	68bb      	ldr	r3, [r7, #8]
 8008602:	2201      	movs	r2, #1
 8008604:	2102      	movs	r1, #2
 8008606:	68f8      	ldr	r0, [r7, #12]
 8008608:	f7ff ff6a 	bl	80084e0 <SPI_WaitFlagStateUntilTimeout>
 800860c:	4603      	mov	r3, r0
 800860e:	2b00      	cmp	r3, #0
 8008610:	d007      	beq.n	8008622 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008616:	f043 0220 	orr.w	r2, r3, #32
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 800861e:	2303      	movs	r3, #3
 8008620:	e032      	b.n	8008688 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8008622:	4b1b      	ldr	r3, [pc, #108]	; (8008690 <SPI_EndRxTxTransaction+0xa0>)
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	4a1b      	ldr	r2, [pc, #108]	; (8008694 <SPI_EndRxTxTransaction+0xa4>)
 8008628:	fba2 2303 	umull	r2, r3, r2, r3
 800862c:	0d5b      	lsrs	r3, r3, #21
 800862e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8008632:	fb02 f303 	mul.w	r3, r2, r3
 8008636:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	685b      	ldr	r3, [r3, #4]
 800863c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008640:	d112      	bne.n	8008668 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	9300      	str	r3, [sp, #0]
 8008646:	68bb      	ldr	r3, [r7, #8]
 8008648:	2200      	movs	r2, #0
 800864a:	2180      	movs	r1, #128	; 0x80
 800864c:	68f8      	ldr	r0, [r7, #12]
 800864e:	f7ff ff47 	bl	80084e0 <SPI_WaitFlagStateUntilTimeout>
 8008652:	4603      	mov	r3, r0
 8008654:	2b00      	cmp	r3, #0
 8008656:	d016      	beq.n	8008686 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800865c:	f043 0220 	orr.w	r2, r3, #32
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8008664:	2303      	movs	r3, #3
 8008666:	e00f      	b.n	8008688 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8008668:	697b      	ldr	r3, [r7, #20]
 800866a:	2b00      	cmp	r3, #0
 800866c:	d00a      	beq.n	8008684 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800866e:	697b      	ldr	r3, [r7, #20]
 8008670:	3b01      	subs	r3, #1
 8008672:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	689b      	ldr	r3, [r3, #8]
 800867a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800867e:	2b80      	cmp	r3, #128	; 0x80
 8008680:	d0f2      	beq.n	8008668 <SPI_EndRxTxTransaction+0x78>
 8008682:	e000      	b.n	8008686 <SPI_EndRxTxTransaction+0x96>
        break;
 8008684:	bf00      	nop
  }

  return HAL_OK;
 8008686:	2300      	movs	r3, #0
}
 8008688:	4618      	mov	r0, r3
 800868a:	3718      	adds	r7, #24
 800868c:	46bd      	mov	sp, r7
 800868e:	bd80      	pop	{r7, pc}
 8008690:	2000002c 	.word	0x2000002c
 8008694:	165e9f81 	.word	0x165e9f81

08008698 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008698:	b580      	push	{r7, lr}
 800869a:	b082      	sub	sp, #8
 800869c:	af00      	add	r7, sp, #0
 800869e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d101      	bne.n	80086aa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80086a6:	2301      	movs	r3, #1
 80086a8:	e041      	b.n	800872e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80086b0:	b2db      	uxtb	r3, r3
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d106      	bne.n	80086c4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	2200      	movs	r2, #0
 80086ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80086be:	6878      	ldr	r0, [r7, #4]
 80086c0:	f7fc fd2a 	bl	8005118 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	2202      	movs	r2, #2
 80086c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	681a      	ldr	r2, [r3, #0]
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	3304      	adds	r3, #4
 80086d4:	4619      	mov	r1, r3
 80086d6:	4610      	mov	r0, r2
 80086d8:	f000 fe8c 	bl	80093f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	2201      	movs	r2, #1
 80086e0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	2201      	movs	r2, #1
 80086e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	2201      	movs	r2, #1
 80086f0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	2201      	movs	r2, #1
 80086f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	2201      	movs	r2, #1
 8008700:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	2201      	movs	r2, #1
 8008708:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	2201      	movs	r2, #1
 8008710:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	2201      	movs	r2, #1
 8008718:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	2201      	movs	r2, #1
 8008720:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	2201      	movs	r2, #1
 8008728:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800872c:	2300      	movs	r3, #0
}
 800872e:	4618      	mov	r0, r3
 8008730:	3708      	adds	r7, #8
 8008732:	46bd      	mov	sp, r7
 8008734:	bd80      	pop	{r7, pc}
	...

08008738 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008738:	b480      	push	{r7}
 800873a:	b085      	sub	sp, #20
 800873c:	af00      	add	r7, sp, #0
 800873e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008746:	b2db      	uxtb	r3, r3
 8008748:	2b01      	cmp	r3, #1
 800874a:	d001      	beq.n	8008750 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800874c:	2301      	movs	r3, #1
 800874e:	e04e      	b.n	80087ee <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	2202      	movs	r2, #2
 8008754:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	68da      	ldr	r2, [r3, #12]
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	f042 0201 	orr.w	r2, r2, #1
 8008766:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	4a23      	ldr	r2, [pc, #140]	; (80087fc <HAL_TIM_Base_Start_IT+0xc4>)
 800876e:	4293      	cmp	r3, r2
 8008770:	d022      	beq.n	80087b8 <HAL_TIM_Base_Start_IT+0x80>
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800877a:	d01d      	beq.n	80087b8 <HAL_TIM_Base_Start_IT+0x80>
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	4a1f      	ldr	r2, [pc, #124]	; (8008800 <HAL_TIM_Base_Start_IT+0xc8>)
 8008782:	4293      	cmp	r3, r2
 8008784:	d018      	beq.n	80087b8 <HAL_TIM_Base_Start_IT+0x80>
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	4a1e      	ldr	r2, [pc, #120]	; (8008804 <HAL_TIM_Base_Start_IT+0xcc>)
 800878c:	4293      	cmp	r3, r2
 800878e:	d013      	beq.n	80087b8 <HAL_TIM_Base_Start_IT+0x80>
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	4a1c      	ldr	r2, [pc, #112]	; (8008808 <HAL_TIM_Base_Start_IT+0xd0>)
 8008796:	4293      	cmp	r3, r2
 8008798:	d00e      	beq.n	80087b8 <HAL_TIM_Base_Start_IT+0x80>
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	4a1b      	ldr	r2, [pc, #108]	; (800880c <HAL_TIM_Base_Start_IT+0xd4>)
 80087a0:	4293      	cmp	r3, r2
 80087a2:	d009      	beq.n	80087b8 <HAL_TIM_Base_Start_IT+0x80>
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	4a19      	ldr	r2, [pc, #100]	; (8008810 <HAL_TIM_Base_Start_IT+0xd8>)
 80087aa:	4293      	cmp	r3, r2
 80087ac:	d004      	beq.n	80087b8 <HAL_TIM_Base_Start_IT+0x80>
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	4a18      	ldr	r2, [pc, #96]	; (8008814 <HAL_TIM_Base_Start_IT+0xdc>)
 80087b4:	4293      	cmp	r3, r2
 80087b6:	d111      	bne.n	80087dc <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	689b      	ldr	r3, [r3, #8]
 80087be:	f003 0307 	and.w	r3, r3, #7
 80087c2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	2b06      	cmp	r3, #6
 80087c8:	d010      	beq.n	80087ec <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	681a      	ldr	r2, [r3, #0]
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	f042 0201 	orr.w	r2, r2, #1
 80087d8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80087da:	e007      	b.n	80087ec <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	681a      	ldr	r2, [r3, #0]
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	f042 0201 	orr.w	r2, r2, #1
 80087ea:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80087ec:	2300      	movs	r3, #0
}
 80087ee:	4618      	mov	r0, r3
 80087f0:	3714      	adds	r7, #20
 80087f2:	46bd      	mov	sp, r7
 80087f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087f8:	4770      	bx	lr
 80087fa:	bf00      	nop
 80087fc:	40010000 	.word	0x40010000
 8008800:	40000400 	.word	0x40000400
 8008804:	40000800 	.word	0x40000800
 8008808:	40000c00 	.word	0x40000c00
 800880c:	40010400 	.word	0x40010400
 8008810:	40014000 	.word	0x40014000
 8008814:	40001800 	.word	0x40001800

08008818 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008818:	b580      	push	{r7, lr}
 800881a:	b082      	sub	sp, #8
 800881c:	af00      	add	r7, sp, #0
 800881e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	2b00      	cmp	r3, #0
 8008824:	d101      	bne.n	800882a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008826:	2301      	movs	r3, #1
 8008828:	e041      	b.n	80088ae <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008830:	b2db      	uxtb	r3, r3
 8008832:	2b00      	cmp	r3, #0
 8008834:	d106      	bne.n	8008844 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	2200      	movs	r2, #0
 800883a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800883e:	6878      	ldr	r0, [r7, #4]
 8008840:	f000 f839 	bl	80088b6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	2202      	movs	r2, #2
 8008848:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	681a      	ldr	r2, [r3, #0]
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	3304      	adds	r3, #4
 8008854:	4619      	mov	r1, r3
 8008856:	4610      	mov	r0, r2
 8008858:	f000 fdcc 	bl	80093f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	2201      	movs	r2, #1
 8008860:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	2201      	movs	r2, #1
 8008868:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	2201      	movs	r2, #1
 8008870:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	2201      	movs	r2, #1
 8008878:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	2201      	movs	r2, #1
 8008880:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	2201      	movs	r2, #1
 8008888:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	2201      	movs	r2, #1
 8008890:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	2201      	movs	r2, #1
 8008898:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	2201      	movs	r2, #1
 80088a0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	2201      	movs	r2, #1
 80088a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80088ac:	2300      	movs	r3, #0
}
 80088ae:	4618      	mov	r0, r3
 80088b0:	3708      	adds	r7, #8
 80088b2:	46bd      	mov	sp, r7
 80088b4:	bd80      	pop	{r7, pc}

080088b6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80088b6:	b480      	push	{r7}
 80088b8:	b083      	sub	sp, #12
 80088ba:	af00      	add	r7, sp, #0
 80088bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80088be:	bf00      	nop
 80088c0:	370c      	adds	r7, #12
 80088c2:	46bd      	mov	sp, r7
 80088c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088c8:	4770      	bx	lr
	...

080088cc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80088cc:	b580      	push	{r7, lr}
 80088ce:	b084      	sub	sp, #16
 80088d0:	af00      	add	r7, sp, #0
 80088d2:	6078      	str	r0, [r7, #4]
 80088d4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80088d6:	683b      	ldr	r3, [r7, #0]
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d109      	bne.n	80088f0 <HAL_TIM_PWM_Start+0x24>
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80088e2:	b2db      	uxtb	r3, r3
 80088e4:	2b01      	cmp	r3, #1
 80088e6:	bf14      	ite	ne
 80088e8:	2301      	movne	r3, #1
 80088ea:	2300      	moveq	r3, #0
 80088ec:	b2db      	uxtb	r3, r3
 80088ee:	e022      	b.n	8008936 <HAL_TIM_PWM_Start+0x6a>
 80088f0:	683b      	ldr	r3, [r7, #0]
 80088f2:	2b04      	cmp	r3, #4
 80088f4:	d109      	bne.n	800890a <HAL_TIM_PWM_Start+0x3e>
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80088fc:	b2db      	uxtb	r3, r3
 80088fe:	2b01      	cmp	r3, #1
 8008900:	bf14      	ite	ne
 8008902:	2301      	movne	r3, #1
 8008904:	2300      	moveq	r3, #0
 8008906:	b2db      	uxtb	r3, r3
 8008908:	e015      	b.n	8008936 <HAL_TIM_PWM_Start+0x6a>
 800890a:	683b      	ldr	r3, [r7, #0]
 800890c:	2b08      	cmp	r3, #8
 800890e:	d109      	bne.n	8008924 <HAL_TIM_PWM_Start+0x58>
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008916:	b2db      	uxtb	r3, r3
 8008918:	2b01      	cmp	r3, #1
 800891a:	bf14      	ite	ne
 800891c:	2301      	movne	r3, #1
 800891e:	2300      	moveq	r3, #0
 8008920:	b2db      	uxtb	r3, r3
 8008922:	e008      	b.n	8008936 <HAL_TIM_PWM_Start+0x6a>
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800892a:	b2db      	uxtb	r3, r3
 800892c:	2b01      	cmp	r3, #1
 800892e:	bf14      	ite	ne
 8008930:	2301      	movne	r3, #1
 8008932:	2300      	moveq	r3, #0
 8008934:	b2db      	uxtb	r3, r3
 8008936:	2b00      	cmp	r3, #0
 8008938:	d001      	beq.n	800893e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800893a:	2301      	movs	r3, #1
 800893c:	e07c      	b.n	8008a38 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800893e:	683b      	ldr	r3, [r7, #0]
 8008940:	2b00      	cmp	r3, #0
 8008942:	d104      	bne.n	800894e <HAL_TIM_PWM_Start+0x82>
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	2202      	movs	r2, #2
 8008948:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800894c:	e013      	b.n	8008976 <HAL_TIM_PWM_Start+0xaa>
 800894e:	683b      	ldr	r3, [r7, #0]
 8008950:	2b04      	cmp	r3, #4
 8008952:	d104      	bne.n	800895e <HAL_TIM_PWM_Start+0x92>
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	2202      	movs	r2, #2
 8008958:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800895c:	e00b      	b.n	8008976 <HAL_TIM_PWM_Start+0xaa>
 800895e:	683b      	ldr	r3, [r7, #0]
 8008960:	2b08      	cmp	r3, #8
 8008962:	d104      	bne.n	800896e <HAL_TIM_PWM_Start+0xa2>
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	2202      	movs	r2, #2
 8008968:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800896c:	e003      	b.n	8008976 <HAL_TIM_PWM_Start+0xaa>
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	2202      	movs	r2, #2
 8008972:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	2201      	movs	r2, #1
 800897c:	6839      	ldr	r1, [r7, #0]
 800897e:	4618      	mov	r0, r3
 8008980:	f001 f958 	bl	8009c34 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	4a2d      	ldr	r2, [pc, #180]	; (8008a40 <HAL_TIM_PWM_Start+0x174>)
 800898a:	4293      	cmp	r3, r2
 800898c:	d004      	beq.n	8008998 <HAL_TIM_PWM_Start+0xcc>
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	4a2c      	ldr	r2, [pc, #176]	; (8008a44 <HAL_TIM_PWM_Start+0x178>)
 8008994:	4293      	cmp	r3, r2
 8008996:	d101      	bne.n	800899c <HAL_TIM_PWM_Start+0xd0>
 8008998:	2301      	movs	r3, #1
 800899a:	e000      	b.n	800899e <HAL_TIM_PWM_Start+0xd2>
 800899c:	2300      	movs	r3, #0
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d007      	beq.n	80089b2 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80089b0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	4a22      	ldr	r2, [pc, #136]	; (8008a40 <HAL_TIM_PWM_Start+0x174>)
 80089b8:	4293      	cmp	r3, r2
 80089ba:	d022      	beq.n	8008a02 <HAL_TIM_PWM_Start+0x136>
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80089c4:	d01d      	beq.n	8008a02 <HAL_TIM_PWM_Start+0x136>
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	4a1f      	ldr	r2, [pc, #124]	; (8008a48 <HAL_TIM_PWM_Start+0x17c>)
 80089cc:	4293      	cmp	r3, r2
 80089ce:	d018      	beq.n	8008a02 <HAL_TIM_PWM_Start+0x136>
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	4a1d      	ldr	r2, [pc, #116]	; (8008a4c <HAL_TIM_PWM_Start+0x180>)
 80089d6:	4293      	cmp	r3, r2
 80089d8:	d013      	beq.n	8008a02 <HAL_TIM_PWM_Start+0x136>
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	4a1c      	ldr	r2, [pc, #112]	; (8008a50 <HAL_TIM_PWM_Start+0x184>)
 80089e0:	4293      	cmp	r3, r2
 80089e2:	d00e      	beq.n	8008a02 <HAL_TIM_PWM_Start+0x136>
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	4a16      	ldr	r2, [pc, #88]	; (8008a44 <HAL_TIM_PWM_Start+0x178>)
 80089ea:	4293      	cmp	r3, r2
 80089ec:	d009      	beq.n	8008a02 <HAL_TIM_PWM_Start+0x136>
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	4a18      	ldr	r2, [pc, #96]	; (8008a54 <HAL_TIM_PWM_Start+0x188>)
 80089f4:	4293      	cmp	r3, r2
 80089f6:	d004      	beq.n	8008a02 <HAL_TIM_PWM_Start+0x136>
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	4a16      	ldr	r2, [pc, #88]	; (8008a58 <HAL_TIM_PWM_Start+0x18c>)
 80089fe:	4293      	cmp	r3, r2
 8008a00:	d111      	bne.n	8008a26 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	689b      	ldr	r3, [r3, #8]
 8008a08:	f003 0307 	and.w	r3, r3, #7
 8008a0c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	2b06      	cmp	r3, #6
 8008a12:	d010      	beq.n	8008a36 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	681a      	ldr	r2, [r3, #0]
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	f042 0201 	orr.w	r2, r2, #1
 8008a22:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008a24:	e007      	b.n	8008a36 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	681a      	ldr	r2, [r3, #0]
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	f042 0201 	orr.w	r2, r2, #1
 8008a34:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008a36:	2300      	movs	r3, #0
}
 8008a38:	4618      	mov	r0, r3
 8008a3a:	3710      	adds	r7, #16
 8008a3c:	46bd      	mov	sp, r7
 8008a3e:	bd80      	pop	{r7, pc}
 8008a40:	40010000 	.word	0x40010000
 8008a44:	40010400 	.word	0x40010400
 8008a48:	40000400 	.word	0x40000400
 8008a4c:	40000800 	.word	0x40000800
 8008a50:	40000c00 	.word	0x40000c00
 8008a54:	40014000 	.word	0x40014000
 8008a58:	40001800 	.word	0x40001800

08008a5c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8008a5c:	b580      	push	{r7, lr}
 8008a5e:	b082      	sub	sp, #8
 8008a60:	af00      	add	r7, sp, #0
 8008a62:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	d101      	bne.n	8008a6e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8008a6a:	2301      	movs	r3, #1
 8008a6c:	e041      	b.n	8008af2 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008a74:	b2db      	uxtb	r3, r3
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d106      	bne.n	8008a88 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	2200      	movs	r2, #0
 8008a7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8008a82:	6878      	ldr	r0, [r7, #4]
 8008a84:	f000 f839 	bl	8008afa <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	2202      	movs	r2, #2
 8008a8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	681a      	ldr	r2, [r3, #0]
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	3304      	adds	r3, #4
 8008a98:	4619      	mov	r1, r3
 8008a9a:	4610      	mov	r0, r2
 8008a9c:	f000 fcaa 	bl	80093f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	2201      	movs	r2, #1
 8008aa4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	2201      	movs	r2, #1
 8008aac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	2201      	movs	r2, #1
 8008ab4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	2201      	movs	r2, #1
 8008abc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	2201      	movs	r2, #1
 8008ac4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	2201      	movs	r2, #1
 8008acc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	2201      	movs	r2, #1
 8008ad4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	2201      	movs	r2, #1
 8008adc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	2201      	movs	r2, #1
 8008ae4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	2201      	movs	r2, #1
 8008aec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008af0:	2300      	movs	r3, #0
}
 8008af2:	4618      	mov	r0, r3
 8008af4:	3708      	adds	r7, #8
 8008af6:	46bd      	mov	sp, r7
 8008af8:	bd80      	pop	{r7, pc}

08008afa <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8008afa:	b480      	push	{r7}
 8008afc:	b083      	sub	sp, #12
 8008afe:	af00      	add	r7, sp, #0
 8008b00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8008b02:	bf00      	nop
 8008b04:	370c      	adds	r7, #12
 8008b06:	46bd      	mov	sp, r7
 8008b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b0c:	4770      	bx	lr

08008b0e <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8008b0e:	b580      	push	{r7, lr}
 8008b10:	b086      	sub	sp, #24
 8008b12:	af00      	add	r7, sp, #0
 8008b14:	6078      	str	r0, [r7, #4]
 8008b16:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	d101      	bne.n	8008b22 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8008b1e:	2301      	movs	r3, #1
 8008b20:	e097      	b.n	8008c52 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008b28:	b2db      	uxtb	r3, r3
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d106      	bne.n	8008b3c <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	2200      	movs	r2, #0
 8008b32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8008b36:	6878      	ldr	r0, [r7, #4]
 8008b38:	f7fc fb62 	bl	8005200 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	2202      	movs	r2, #2
 8008b40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	689b      	ldr	r3, [r3, #8]
 8008b4a:	687a      	ldr	r2, [r7, #4]
 8008b4c:	6812      	ldr	r2, [r2, #0]
 8008b4e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008b52:	f023 0307 	bic.w	r3, r3, #7
 8008b56:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	681a      	ldr	r2, [r3, #0]
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	3304      	adds	r3, #4
 8008b60:	4619      	mov	r1, r3
 8008b62:	4610      	mov	r0, r2
 8008b64:	f000 fc46 	bl	80093f4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	689b      	ldr	r3, [r3, #8]
 8008b6e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	699b      	ldr	r3, [r3, #24]
 8008b76:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	6a1b      	ldr	r3, [r3, #32]
 8008b7e:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8008b80:	683b      	ldr	r3, [r7, #0]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	697a      	ldr	r2, [r7, #20]
 8008b86:	4313      	orrs	r3, r2
 8008b88:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8008b8a:	693b      	ldr	r3, [r7, #16]
 8008b8c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008b90:	f023 0303 	bic.w	r3, r3, #3
 8008b94:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8008b96:	683b      	ldr	r3, [r7, #0]
 8008b98:	689a      	ldr	r2, [r3, #8]
 8008b9a:	683b      	ldr	r3, [r7, #0]
 8008b9c:	699b      	ldr	r3, [r3, #24]
 8008b9e:	021b      	lsls	r3, r3, #8
 8008ba0:	4313      	orrs	r3, r2
 8008ba2:	693a      	ldr	r2, [r7, #16]
 8008ba4:	4313      	orrs	r3, r2
 8008ba6:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8008ba8:	693b      	ldr	r3, [r7, #16]
 8008baa:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8008bae:	f023 030c 	bic.w	r3, r3, #12
 8008bb2:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8008bb4:	693b      	ldr	r3, [r7, #16]
 8008bb6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008bba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008bbe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8008bc0:	683b      	ldr	r3, [r7, #0]
 8008bc2:	68da      	ldr	r2, [r3, #12]
 8008bc4:	683b      	ldr	r3, [r7, #0]
 8008bc6:	69db      	ldr	r3, [r3, #28]
 8008bc8:	021b      	lsls	r3, r3, #8
 8008bca:	4313      	orrs	r3, r2
 8008bcc:	693a      	ldr	r2, [r7, #16]
 8008bce:	4313      	orrs	r3, r2
 8008bd0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8008bd2:	683b      	ldr	r3, [r7, #0]
 8008bd4:	691b      	ldr	r3, [r3, #16]
 8008bd6:	011a      	lsls	r2, r3, #4
 8008bd8:	683b      	ldr	r3, [r7, #0]
 8008bda:	6a1b      	ldr	r3, [r3, #32]
 8008bdc:	031b      	lsls	r3, r3, #12
 8008bde:	4313      	orrs	r3, r2
 8008be0:	693a      	ldr	r2, [r7, #16]
 8008be2:	4313      	orrs	r3, r2
 8008be4:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8008bec:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8008bf4:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8008bf6:	683b      	ldr	r3, [r7, #0]
 8008bf8:	685a      	ldr	r2, [r3, #4]
 8008bfa:	683b      	ldr	r3, [r7, #0]
 8008bfc:	695b      	ldr	r3, [r3, #20]
 8008bfe:	011b      	lsls	r3, r3, #4
 8008c00:	4313      	orrs	r3, r2
 8008c02:	68fa      	ldr	r2, [r7, #12]
 8008c04:	4313      	orrs	r3, r2
 8008c06:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	697a      	ldr	r2, [r7, #20]
 8008c0e:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	693a      	ldr	r2, [r7, #16]
 8008c16:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	68fa      	ldr	r2, [r7, #12]
 8008c1e:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	2201      	movs	r2, #1
 8008c24:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	2201      	movs	r2, #1
 8008c2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	2201      	movs	r2, #1
 8008c34:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	2201      	movs	r2, #1
 8008c3c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	2201      	movs	r2, #1
 8008c44:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	2201      	movs	r2, #1
 8008c4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008c50:	2300      	movs	r3, #0
}
 8008c52:	4618      	mov	r0, r3
 8008c54:	3718      	adds	r7, #24
 8008c56:	46bd      	mov	sp, r7
 8008c58:	bd80      	pop	{r7, pc}

08008c5a <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008c5a:	b580      	push	{r7, lr}
 8008c5c:	b084      	sub	sp, #16
 8008c5e:	af00      	add	r7, sp, #0
 8008c60:	6078      	str	r0, [r7, #4]
 8008c62:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008c6a:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008c72:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008c7a:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8008c82:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8008c84:	683b      	ldr	r3, [r7, #0]
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d110      	bne.n	8008cac <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008c8a:	7bfb      	ldrb	r3, [r7, #15]
 8008c8c:	2b01      	cmp	r3, #1
 8008c8e:	d102      	bne.n	8008c96 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8008c90:	7b7b      	ldrb	r3, [r7, #13]
 8008c92:	2b01      	cmp	r3, #1
 8008c94:	d001      	beq.n	8008c9a <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8008c96:	2301      	movs	r3, #1
 8008c98:	e069      	b.n	8008d6e <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	2202      	movs	r2, #2
 8008c9e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	2202      	movs	r2, #2
 8008ca6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008caa:	e031      	b.n	8008d10 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8008cac:	683b      	ldr	r3, [r7, #0]
 8008cae:	2b04      	cmp	r3, #4
 8008cb0:	d110      	bne.n	8008cd4 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008cb2:	7bbb      	ldrb	r3, [r7, #14]
 8008cb4:	2b01      	cmp	r3, #1
 8008cb6:	d102      	bne.n	8008cbe <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8008cb8:	7b3b      	ldrb	r3, [r7, #12]
 8008cba:	2b01      	cmp	r3, #1
 8008cbc:	d001      	beq.n	8008cc2 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8008cbe:	2301      	movs	r3, #1
 8008cc0:	e055      	b.n	8008d6e <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	2202      	movs	r2, #2
 8008cc6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	2202      	movs	r2, #2
 8008cce:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008cd2:	e01d      	b.n	8008d10 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008cd4:	7bfb      	ldrb	r3, [r7, #15]
 8008cd6:	2b01      	cmp	r3, #1
 8008cd8:	d108      	bne.n	8008cec <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008cda:	7bbb      	ldrb	r3, [r7, #14]
 8008cdc:	2b01      	cmp	r3, #1
 8008cde:	d105      	bne.n	8008cec <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008ce0:	7b7b      	ldrb	r3, [r7, #13]
 8008ce2:	2b01      	cmp	r3, #1
 8008ce4:	d102      	bne.n	8008cec <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8008ce6:	7b3b      	ldrb	r3, [r7, #12]
 8008ce8:	2b01      	cmp	r3, #1
 8008cea:	d001      	beq.n	8008cf0 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8008cec:	2301      	movs	r3, #1
 8008cee:	e03e      	b.n	8008d6e <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	2202      	movs	r2, #2
 8008cf4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	2202      	movs	r2, #2
 8008cfc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	2202      	movs	r2, #2
 8008d04:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	2202      	movs	r2, #2
 8008d0c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8008d10:	683b      	ldr	r3, [r7, #0]
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d003      	beq.n	8008d1e <HAL_TIM_Encoder_Start+0xc4>
 8008d16:	683b      	ldr	r3, [r7, #0]
 8008d18:	2b04      	cmp	r3, #4
 8008d1a:	d008      	beq.n	8008d2e <HAL_TIM_Encoder_Start+0xd4>
 8008d1c:	e00f      	b.n	8008d3e <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	2201      	movs	r2, #1
 8008d24:	2100      	movs	r1, #0
 8008d26:	4618      	mov	r0, r3
 8008d28:	f000 ff84 	bl	8009c34 <TIM_CCxChannelCmd>
      break;
 8008d2c:	e016      	b.n	8008d5c <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	2201      	movs	r2, #1
 8008d34:	2104      	movs	r1, #4
 8008d36:	4618      	mov	r0, r3
 8008d38:	f000 ff7c 	bl	8009c34 <TIM_CCxChannelCmd>
      break;
 8008d3c:	e00e      	b.n	8008d5c <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	2201      	movs	r2, #1
 8008d44:	2100      	movs	r1, #0
 8008d46:	4618      	mov	r0, r3
 8008d48:	f000 ff74 	bl	8009c34 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	2201      	movs	r2, #1
 8008d52:	2104      	movs	r1, #4
 8008d54:	4618      	mov	r0, r3
 8008d56:	f000 ff6d 	bl	8009c34 <TIM_CCxChannelCmd>
      break;
 8008d5a:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	681a      	ldr	r2, [r3, #0]
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	f042 0201 	orr.w	r2, r2, #1
 8008d6a:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8008d6c:	2300      	movs	r3, #0
}
 8008d6e:	4618      	mov	r0, r3
 8008d70:	3710      	adds	r7, #16
 8008d72:	46bd      	mov	sp, r7
 8008d74:	bd80      	pop	{r7, pc}

08008d76 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008d76:	b580      	push	{r7, lr}
 8008d78:	b084      	sub	sp, #16
 8008d7a:	af00      	add	r7, sp, #0
 8008d7c:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	68db      	ldr	r3, [r3, #12]
 8008d84:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	691b      	ldr	r3, [r3, #16]
 8008d8c:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008d8e:	68bb      	ldr	r3, [r7, #8]
 8008d90:	f003 0302 	and.w	r3, r3, #2
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d020      	beq.n	8008dda <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	f003 0302 	and.w	r3, r3, #2
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d01b      	beq.n	8008dda <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	f06f 0202 	mvn.w	r2, #2
 8008daa:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	2201      	movs	r2, #1
 8008db0:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	699b      	ldr	r3, [r3, #24]
 8008db8:	f003 0303 	and.w	r3, r3, #3
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d003      	beq.n	8008dc8 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008dc0:	6878      	ldr	r0, [r7, #4]
 8008dc2:	f000 faf8 	bl	80093b6 <HAL_TIM_IC_CaptureCallback>
 8008dc6:	e005      	b.n	8008dd4 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008dc8:	6878      	ldr	r0, [r7, #4]
 8008dca:	f000 faea 	bl	80093a2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008dce:	6878      	ldr	r0, [r7, #4]
 8008dd0:	f000 fafb 	bl	80093ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	2200      	movs	r2, #0
 8008dd8:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008dda:	68bb      	ldr	r3, [r7, #8]
 8008ddc:	f003 0304 	and.w	r3, r3, #4
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	d020      	beq.n	8008e26 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	f003 0304 	and.w	r3, r3, #4
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	d01b      	beq.n	8008e26 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	f06f 0204 	mvn.w	r2, #4
 8008df6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	2202      	movs	r2, #2
 8008dfc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	699b      	ldr	r3, [r3, #24]
 8008e04:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d003      	beq.n	8008e14 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008e0c:	6878      	ldr	r0, [r7, #4]
 8008e0e:	f000 fad2 	bl	80093b6 <HAL_TIM_IC_CaptureCallback>
 8008e12:	e005      	b.n	8008e20 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008e14:	6878      	ldr	r0, [r7, #4]
 8008e16:	f000 fac4 	bl	80093a2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008e1a:	6878      	ldr	r0, [r7, #4]
 8008e1c:	f000 fad5 	bl	80093ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	2200      	movs	r2, #0
 8008e24:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008e26:	68bb      	ldr	r3, [r7, #8]
 8008e28:	f003 0308 	and.w	r3, r3, #8
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d020      	beq.n	8008e72 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	f003 0308 	and.w	r3, r3, #8
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	d01b      	beq.n	8008e72 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	f06f 0208 	mvn.w	r2, #8
 8008e42:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	2204      	movs	r2, #4
 8008e48:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	69db      	ldr	r3, [r3, #28]
 8008e50:	f003 0303 	and.w	r3, r3, #3
 8008e54:	2b00      	cmp	r3, #0
 8008e56:	d003      	beq.n	8008e60 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008e58:	6878      	ldr	r0, [r7, #4]
 8008e5a:	f000 faac 	bl	80093b6 <HAL_TIM_IC_CaptureCallback>
 8008e5e:	e005      	b.n	8008e6c <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008e60:	6878      	ldr	r0, [r7, #4]
 8008e62:	f000 fa9e 	bl	80093a2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008e66:	6878      	ldr	r0, [r7, #4]
 8008e68:	f000 faaf 	bl	80093ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	2200      	movs	r2, #0
 8008e70:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008e72:	68bb      	ldr	r3, [r7, #8]
 8008e74:	f003 0310 	and.w	r3, r3, #16
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d020      	beq.n	8008ebe <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	f003 0310 	and.w	r3, r3, #16
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d01b      	beq.n	8008ebe <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	f06f 0210 	mvn.w	r2, #16
 8008e8e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	2208      	movs	r2, #8
 8008e94:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	69db      	ldr	r3, [r3, #28]
 8008e9c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	d003      	beq.n	8008eac <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008ea4:	6878      	ldr	r0, [r7, #4]
 8008ea6:	f000 fa86 	bl	80093b6 <HAL_TIM_IC_CaptureCallback>
 8008eaa:	e005      	b.n	8008eb8 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008eac:	6878      	ldr	r0, [r7, #4]
 8008eae:	f000 fa78 	bl	80093a2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008eb2:	6878      	ldr	r0, [r7, #4]
 8008eb4:	f000 fa89 	bl	80093ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	2200      	movs	r2, #0
 8008ebc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008ebe:	68bb      	ldr	r3, [r7, #8]
 8008ec0:	f003 0301 	and.w	r3, r3, #1
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	d00c      	beq.n	8008ee2 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	f003 0301 	and.w	r3, r3, #1
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d007      	beq.n	8008ee2 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	f06f 0201 	mvn.w	r2, #1
 8008eda:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008edc:	6878      	ldr	r0, [r7, #4]
 8008ede:	f7fa fa0b 	bl	80032f8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8008ee2:	68bb      	ldr	r3, [r7, #8]
 8008ee4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d00c      	beq.n	8008f06 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d007      	beq.n	8008f06 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008efe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008f00:	6878      	ldr	r0, [r7, #4]
 8008f02:	f000 ff95 	bl	8009e30 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008f06:	68bb      	ldr	r3, [r7, #8]
 8008f08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	d00c      	beq.n	8008f2a <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d007      	beq.n	8008f2a <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008f22:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008f24:	6878      	ldr	r0, [r7, #4]
 8008f26:	f000 fa5a 	bl	80093de <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008f2a:	68bb      	ldr	r3, [r7, #8]
 8008f2c:	f003 0320 	and.w	r3, r3, #32
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d00c      	beq.n	8008f4e <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	f003 0320 	and.w	r3, r3, #32
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d007      	beq.n	8008f4e <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	f06f 0220 	mvn.w	r2, #32
 8008f46:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008f48:	6878      	ldr	r0, [r7, #4]
 8008f4a:	f000 ff67 	bl	8009e1c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008f4e:	bf00      	nop
 8008f50:	3710      	adds	r7, #16
 8008f52:	46bd      	mov	sp, r7
 8008f54:	bd80      	pop	{r7, pc}

08008f56 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8008f56:	b580      	push	{r7, lr}
 8008f58:	b086      	sub	sp, #24
 8008f5a:	af00      	add	r7, sp, #0
 8008f5c:	60f8      	str	r0, [r7, #12]
 8008f5e:	60b9      	str	r1, [r7, #8]
 8008f60:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008f62:	2300      	movs	r3, #0
 8008f64:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008f6c:	2b01      	cmp	r3, #1
 8008f6e:	d101      	bne.n	8008f74 <HAL_TIM_IC_ConfigChannel+0x1e>
 8008f70:	2302      	movs	r3, #2
 8008f72:	e088      	b.n	8009086 <HAL_TIM_IC_ConfigChannel+0x130>
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	2201      	movs	r2, #1
 8008f78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d11b      	bne.n	8008fba <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8008f86:	68bb      	ldr	r3, [r7, #8]
 8008f88:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8008f8a:	68bb      	ldr	r3, [r7, #8]
 8008f8c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8008f8e:	68bb      	ldr	r3, [r7, #8]
 8008f90:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8008f92:	f000 fc8b 	bl	80098ac <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	699a      	ldr	r2, [r3, #24]
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	f022 020c 	bic.w	r2, r2, #12
 8008fa4:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8008fa6:	68fb      	ldr	r3, [r7, #12]
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	6999      	ldr	r1, [r3, #24]
 8008fac:	68bb      	ldr	r3, [r7, #8]
 8008fae:	689a      	ldr	r2, [r3, #8]
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	430a      	orrs	r2, r1
 8008fb6:	619a      	str	r2, [r3, #24]
 8008fb8:	e060      	b.n	800907c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	2b04      	cmp	r3, #4
 8008fbe:	d11c      	bne.n	8008ffa <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8008fc4:	68bb      	ldr	r3, [r7, #8]
 8008fc6:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8008fc8:	68bb      	ldr	r3, [r7, #8]
 8008fca:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8008fcc:	68bb      	ldr	r3, [r7, #8]
 8008fce:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8008fd0:	f000 fd0f 	bl	80099f2 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	699a      	ldr	r2, [r3, #24]
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8008fe2:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	6999      	ldr	r1, [r3, #24]
 8008fea:	68bb      	ldr	r3, [r7, #8]
 8008fec:	689b      	ldr	r3, [r3, #8]
 8008fee:	021a      	lsls	r2, r3, #8
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	430a      	orrs	r2, r1
 8008ff6:	619a      	str	r2, [r3, #24]
 8008ff8:	e040      	b.n	800907c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	2b08      	cmp	r3, #8
 8008ffe:	d11b      	bne.n	8009038 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8009004:	68bb      	ldr	r3, [r7, #8]
 8009006:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8009008:	68bb      	ldr	r3, [r7, #8]
 800900a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800900c:	68bb      	ldr	r3, [r7, #8]
 800900e:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8009010:	f000 fd5c 	bl	8009acc <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	69da      	ldr	r2, [r3, #28]
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	f022 020c 	bic.w	r2, r2, #12
 8009022:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	69d9      	ldr	r1, [r3, #28]
 800902a:	68bb      	ldr	r3, [r7, #8]
 800902c:	689a      	ldr	r2, [r3, #8]
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	430a      	orrs	r2, r1
 8009034:	61da      	str	r2, [r3, #28]
 8009036:	e021      	b.n	800907c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	2b0c      	cmp	r3, #12
 800903c:	d11c      	bne.n	8009078 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8009042:	68bb      	ldr	r3, [r7, #8]
 8009044:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8009046:	68bb      	ldr	r3, [r7, #8]
 8009048:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800904a:	68bb      	ldr	r3, [r7, #8]
 800904c:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 800904e:	f000 fd79 	bl	8009b44 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	69da      	ldr	r2, [r3, #28]
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8009060:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	69d9      	ldr	r1, [r3, #28]
 8009068:	68bb      	ldr	r3, [r7, #8]
 800906a:	689b      	ldr	r3, [r3, #8]
 800906c:	021a      	lsls	r2, r3, #8
 800906e:	68fb      	ldr	r3, [r7, #12]
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	430a      	orrs	r2, r1
 8009074:	61da      	str	r2, [r3, #28]
 8009076:	e001      	b.n	800907c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8009078:	2301      	movs	r3, #1
 800907a:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	2200      	movs	r2, #0
 8009080:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009084:	7dfb      	ldrb	r3, [r7, #23]
}
 8009086:	4618      	mov	r0, r3
 8009088:	3718      	adds	r7, #24
 800908a:	46bd      	mov	sp, r7
 800908c:	bd80      	pop	{r7, pc}
	...

08009090 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009090:	b580      	push	{r7, lr}
 8009092:	b086      	sub	sp, #24
 8009094:	af00      	add	r7, sp, #0
 8009096:	60f8      	str	r0, [r7, #12]
 8009098:	60b9      	str	r1, [r7, #8]
 800909a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800909c:	2300      	movs	r3, #0
 800909e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80090a6:	2b01      	cmp	r3, #1
 80090a8:	d101      	bne.n	80090ae <HAL_TIM_PWM_ConfigChannel+0x1e>
 80090aa:	2302      	movs	r3, #2
 80090ac:	e0ae      	b.n	800920c <HAL_TIM_PWM_ConfigChannel+0x17c>
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	2201      	movs	r2, #1
 80090b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	2b0c      	cmp	r3, #12
 80090ba:	f200 809f 	bhi.w	80091fc <HAL_TIM_PWM_ConfigChannel+0x16c>
 80090be:	a201      	add	r2, pc, #4	; (adr r2, 80090c4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80090c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090c4:	080090f9 	.word	0x080090f9
 80090c8:	080091fd 	.word	0x080091fd
 80090cc:	080091fd 	.word	0x080091fd
 80090d0:	080091fd 	.word	0x080091fd
 80090d4:	08009139 	.word	0x08009139
 80090d8:	080091fd 	.word	0x080091fd
 80090dc:	080091fd 	.word	0x080091fd
 80090e0:	080091fd 	.word	0x080091fd
 80090e4:	0800917b 	.word	0x0800917b
 80090e8:	080091fd 	.word	0x080091fd
 80090ec:	080091fd 	.word	0x080091fd
 80090f0:	080091fd 	.word	0x080091fd
 80090f4:	080091bb 	.word	0x080091bb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	68b9      	ldr	r1, [r7, #8]
 80090fe:	4618      	mov	r0, r3
 8009100:	f000 fa24 	bl	800954c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	699a      	ldr	r2, [r3, #24]
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	f042 0208 	orr.w	r2, r2, #8
 8009112:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	699a      	ldr	r2, [r3, #24]
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	f022 0204 	bic.w	r2, r2, #4
 8009122:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	6999      	ldr	r1, [r3, #24]
 800912a:	68bb      	ldr	r3, [r7, #8]
 800912c:	691a      	ldr	r2, [r3, #16]
 800912e:	68fb      	ldr	r3, [r7, #12]
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	430a      	orrs	r2, r1
 8009134:	619a      	str	r2, [r3, #24]
      break;
 8009136:	e064      	b.n	8009202 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	68b9      	ldr	r1, [r7, #8]
 800913e:	4618      	mov	r0, r3
 8009140:	f000 fa74 	bl	800962c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	699a      	ldr	r2, [r3, #24]
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009152:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	699a      	ldr	r2, [r3, #24]
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009162:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	6999      	ldr	r1, [r3, #24]
 800916a:	68bb      	ldr	r3, [r7, #8]
 800916c:	691b      	ldr	r3, [r3, #16]
 800916e:	021a      	lsls	r2, r3, #8
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	430a      	orrs	r2, r1
 8009176:	619a      	str	r2, [r3, #24]
      break;
 8009178:	e043      	b.n	8009202 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800917a:	68fb      	ldr	r3, [r7, #12]
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	68b9      	ldr	r1, [r7, #8]
 8009180:	4618      	mov	r0, r3
 8009182:	f000 fac9 	bl	8009718 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	69da      	ldr	r2, [r3, #28]
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	f042 0208 	orr.w	r2, r2, #8
 8009194:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	69da      	ldr	r2, [r3, #28]
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	f022 0204 	bic.w	r2, r2, #4
 80091a4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	69d9      	ldr	r1, [r3, #28]
 80091ac:	68bb      	ldr	r3, [r7, #8]
 80091ae:	691a      	ldr	r2, [r3, #16]
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	430a      	orrs	r2, r1
 80091b6:	61da      	str	r2, [r3, #28]
      break;
 80091b8:	e023      	b.n	8009202 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	68b9      	ldr	r1, [r7, #8]
 80091c0:	4618      	mov	r0, r3
 80091c2:	f000 fb1d 	bl	8009800 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	69da      	ldr	r2, [r3, #28]
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80091d4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	69da      	ldr	r2, [r3, #28]
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80091e4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80091e6:	68fb      	ldr	r3, [r7, #12]
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	69d9      	ldr	r1, [r3, #28]
 80091ec:	68bb      	ldr	r3, [r7, #8]
 80091ee:	691b      	ldr	r3, [r3, #16]
 80091f0:	021a      	lsls	r2, r3, #8
 80091f2:	68fb      	ldr	r3, [r7, #12]
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	430a      	orrs	r2, r1
 80091f8:	61da      	str	r2, [r3, #28]
      break;
 80091fa:	e002      	b.n	8009202 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80091fc:	2301      	movs	r3, #1
 80091fe:	75fb      	strb	r3, [r7, #23]
      break;
 8009200:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	2200      	movs	r2, #0
 8009206:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800920a:	7dfb      	ldrb	r3, [r7, #23]
}
 800920c:	4618      	mov	r0, r3
 800920e:	3718      	adds	r7, #24
 8009210:	46bd      	mov	sp, r7
 8009212:	bd80      	pop	{r7, pc}

08009214 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009214:	b580      	push	{r7, lr}
 8009216:	b084      	sub	sp, #16
 8009218:	af00      	add	r7, sp, #0
 800921a:	6078      	str	r0, [r7, #4]
 800921c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800921e:	2300      	movs	r3, #0
 8009220:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009228:	2b01      	cmp	r3, #1
 800922a:	d101      	bne.n	8009230 <HAL_TIM_ConfigClockSource+0x1c>
 800922c:	2302      	movs	r3, #2
 800922e:	e0b4      	b.n	800939a <HAL_TIM_ConfigClockSource+0x186>
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	2201      	movs	r2, #1
 8009234:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	2202      	movs	r2, #2
 800923c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	689b      	ldr	r3, [r3, #8]
 8009246:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009248:	68bb      	ldr	r3, [r7, #8]
 800924a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800924e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009250:	68bb      	ldr	r3, [r7, #8]
 8009252:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009256:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	68ba      	ldr	r2, [r7, #8]
 800925e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009260:	683b      	ldr	r3, [r7, #0]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009268:	d03e      	beq.n	80092e8 <HAL_TIM_ConfigClockSource+0xd4>
 800926a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800926e:	f200 8087 	bhi.w	8009380 <HAL_TIM_ConfigClockSource+0x16c>
 8009272:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009276:	f000 8086 	beq.w	8009386 <HAL_TIM_ConfigClockSource+0x172>
 800927a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800927e:	d87f      	bhi.n	8009380 <HAL_TIM_ConfigClockSource+0x16c>
 8009280:	2b70      	cmp	r3, #112	; 0x70
 8009282:	d01a      	beq.n	80092ba <HAL_TIM_ConfigClockSource+0xa6>
 8009284:	2b70      	cmp	r3, #112	; 0x70
 8009286:	d87b      	bhi.n	8009380 <HAL_TIM_ConfigClockSource+0x16c>
 8009288:	2b60      	cmp	r3, #96	; 0x60
 800928a:	d050      	beq.n	800932e <HAL_TIM_ConfigClockSource+0x11a>
 800928c:	2b60      	cmp	r3, #96	; 0x60
 800928e:	d877      	bhi.n	8009380 <HAL_TIM_ConfigClockSource+0x16c>
 8009290:	2b50      	cmp	r3, #80	; 0x50
 8009292:	d03c      	beq.n	800930e <HAL_TIM_ConfigClockSource+0xfa>
 8009294:	2b50      	cmp	r3, #80	; 0x50
 8009296:	d873      	bhi.n	8009380 <HAL_TIM_ConfigClockSource+0x16c>
 8009298:	2b40      	cmp	r3, #64	; 0x40
 800929a:	d058      	beq.n	800934e <HAL_TIM_ConfigClockSource+0x13a>
 800929c:	2b40      	cmp	r3, #64	; 0x40
 800929e:	d86f      	bhi.n	8009380 <HAL_TIM_ConfigClockSource+0x16c>
 80092a0:	2b30      	cmp	r3, #48	; 0x30
 80092a2:	d064      	beq.n	800936e <HAL_TIM_ConfigClockSource+0x15a>
 80092a4:	2b30      	cmp	r3, #48	; 0x30
 80092a6:	d86b      	bhi.n	8009380 <HAL_TIM_ConfigClockSource+0x16c>
 80092a8:	2b20      	cmp	r3, #32
 80092aa:	d060      	beq.n	800936e <HAL_TIM_ConfigClockSource+0x15a>
 80092ac:	2b20      	cmp	r3, #32
 80092ae:	d867      	bhi.n	8009380 <HAL_TIM_ConfigClockSource+0x16c>
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	d05c      	beq.n	800936e <HAL_TIM_ConfigClockSource+0x15a>
 80092b4:	2b10      	cmp	r3, #16
 80092b6:	d05a      	beq.n	800936e <HAL_TIM_ConfigClockSource+0x15a>
 80092b8:	e062      	b.n	8009380 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80092be:	683b      	ldr	r3, [r7, #0]
 80092c0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80092c2:	683b      	ldr	r3, [r7, #0]
 80092c4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80092c6:	683b      	ldr	r3, [r7, #0]
 80092c8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80092ca:	f000 fc93 	bl	8009bf4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	689b      	ldr	r3, [r3, #8]
 80092d4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80092d6:	68bb      	ldr	r3, [r7, #8]
 80092d8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80092dc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	68ba      	ldr	r2, [r7, #8]
 80092e4:	609a      	str	r2, [r3, #8]
      break;
 80092e6:	e04f      	b.n	8009388 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80092ec:	683b      	ldr	r3, [r7, #0]
 80092ee:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80092f0:	683b      	ldr	r3, [r7, #0]
 80092f2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80092f4:	683b      	ldr	r3, [r7, #0]
 80092f6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80092f8:	f000 fc7c 	bl	8009bf4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	689a      	ldr	r2, [r3, #8]
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800930a:	609a      	str	r2, [r3, #8]
      break;
 800930c:	e03c      	b.n	8009388 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009312:	683b      	ldr	r3, [r7, #0]
 8009314:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009316:	683b      	ldr	r3, [r7, #0]
 8009318:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800931a:	461a      	mov	r2, r3
 800931c:	f000 fb3a 	bl	8009994 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	2150      	movs	r1, #80	; 0x50
 8009326:	4618      	mov	r0, r3
 8009328:	f000 fc49 	bl	8009bbe <TIM_ITRx_SetConfig>
      break;
 800932c:	e02c      	b.n	8009388 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009332:	683b      	ldr	r3, [r7, #0]
 8009334:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009336:	683b      	ldr	r3, [r7, #0]
 8009338:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800933a:	461a      	mov	r2, r3
 800933c:	f000 fb96 	bl	8009a6c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	2160      	movs	r1, #96	; 0x60
 8009346:	4618      	mov	r0, r3
 8009348:	f000 fc39 	bl	8009bbe <TIM_ITRx_SetConfig>
      break;
 800934c:	e01c      	b.n	8009388 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009352:	683b      	ldr	r3, [r7, #0]
 8009354:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009356:	683b      	ldr	r3, [r7, #0]
 8009358:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800935a:	461a      	mov	r2, r3
 800935c:	f000 fb1a 	bl	8009994 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	2140      	movs	r1, #64	; 0x40
 8009366:	4618      	mov	r0, r3
 8009368:	f000 fc29 	bl	8009bbe <TIM_ITRx_SetConfig>
      break;
 800936c:	e00c      	b.n	8009388 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	681a      	ldr	r2, [r3, #0]
 8009372:	683b      	ldr	r3, [r7, #0]
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	4619      	mov	r1, r3
 8009378:	4610      	mov	r0, r2
 800937a:	f000 fc20 	bl	8009bbe <TIM_ITRx_SetConfig>
      break;
 800937e:	e003      	b.n	8009388 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8009380:	2301      	movs	r3, #1
 8009382:	73fb      	strb	r3, [r7, #15]
      break;
 8009384:	e000      	b.n	8009388 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8009386:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	2201      	movs	r2, #1
 800938c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	2200      	movs	r2, #0
 8009394:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009398:	7bfb      	ldrb	r3, [r7, #15]
}
 800939a:	4618      	mov	r0, r3
 800939c:	3710      	adds	r7, #16
 800939e:	46bd      	mov	sp, r7
 80093a0:	bd80      	pop	{r7, pc}

080093a2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80093a2:	b480      	push	{r7}
 80093a4:	b083      	sub	sp, #12
 80093a6:	af00      	add	r7, sp, #0
 80093a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80093aa:	bf00      	nop
 80093ac:	370c      	adds	r7, #12
 80093ae:	46bd      	mov	sp, r7
 80093b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093b4:	4770      	bx	lr

080093b6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80093b6:	b480      	push	{r7}
 80093b8:	b083      	sub	sp, #12
 80093ba:	af00      	add	r7, sp, #0
 80093bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80093be:	bf00      	nop
 80093c0:	370c      	adds	r7, #12
 80093c2:	46bd      	mov	sp, r7
 80093c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093c8:	4770      	bx	lr

080093ca <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80093ca:	b480      	push	{r7}
 80093cc:	b083      	sub	sp, #12
 80093ce:	af00      	add	r7, sp, #0
 80093d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80093d2:	bf00      	nop
 80093d4:	370c      	adds	r7, #12
 80093d6:	46bd      	mov	sp, r7
 80093d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093dc:	4770      	bx	lr

080093de <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80093de:	b480      	push	{r7}
 80093e0:	b083      	sub	sp, #12
 80093e2:	af00      	add	r7, sp, #0
 80093e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80093e6:	bf00      	nop
 80093e8:	370c      	adds	r7, #12
 80093ea:	46bd      	mov	sp, r7
 80093ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093f0:	4770      	bx	lr
	...

080093f4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80093f4:	b480      	push	{r7}
 80093f6:	b085      	sub	sp, #20
 80093f8:	af00      	add	r7, sp, #0
 80093fa:	6078      	str	r0, [r7, #4]
 80093fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	4a46      	ldr	r2, [pc, #280]	; (8009520 <TIM_Base_SetConfig+0x12c>)
 8009408:	4293      	cmp	r3, r2
 800940a:	d013      	beq.n	8009434 <TIM_Base_SetConfig+0x40>
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009412:	d00f      	beq.n	8009434 <TIM_Base_SetConfig+0x40>
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	4a43      	ldr	r2, [pc, #268]	; (8009524 <TIM_Base_SetConfig+0x130>)
 8009418:	4293      	cmp	r3, r2
 800941a:	d00b      	beq.n	8009434 <TIM_Base_SetConfig+0x40>
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	4a42      	ldr	r2, [pc, #264]	; (8009528 <TIM_Base_SetConfig+0x134>)
 8009420:	4293      	cmp	r3, r2
 8009422:	d007      	beq.n	8009434 <TIM_Base_SetConfig+0x40>
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	4a41      	ldr	r2, [pc, #260]	; (800952c <TIM_Base_SetConfig+0x138>)
 8009428:	4293      	cmp	r3, r2
 800942a:	d003      	beq.n	8009434 <TIM_Base_SetConfig+0x40>
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	4a40      	ldr	r2, [pc, #256]	; (8009530 <TIM_Base_SetConfig+0x13c>)
 8009430:	4293      	cmp	r3, r2
 8009432:	d108      	bne.n	8009446 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800943a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800943c:	683b      	ldr	r3, [r7, #0]
 800943e:	685b      	ldr	r3, [r3, #4]
 8009440:	68fa      	ldr	r2, [r7, #12]
 8009442:	4313      	orrs	r3, r2
 8009444:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	4a35      	ldr	r2, [pc, #212]	; (8009520 <TIM_Base_SetConfig+0x12c>)
 800944a:	4293      	cmp	r3, r2
 800944c:	d02b      	beq.n	80094a6 <TIM_Base_SetConfig+0xb2>
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009454:	d027      	beq.n	80094a6 <TIM_Base_SetConfig+0xb2>
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	4a32      	ldr	r2, [pc, #200]	; (8009524 <TIM_Base_SetConfig+0x130>)
 800945a:	4293      	cmp	r3, r2
 800945c:	d023      	beq.n	80094a6 <TIM_Base_SetConfig+0xb2>
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	4a31      	ldr	r2, [pc, #196]	; (8009528 <TIM_Base_SetConfig+0x134>)
 8009462:	4293      	cmp	r3, r2
 8009464:	d01f      	beq.n	80094a6 <TIM_Base_SetConfig+0xb2>
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	4a30      	ldr	r2, [pc, #192]	; (800952c <TIM_Base_SetConfig+0x138>)
 800946a:	4293      	cmp	r3, r2
 800946c:	d01b      	beq.n	80094a6 <TIM_Base_SetConfig+0xb2>
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	4a2f      	ldr	r2, [pc, #188]	; (8009530 <TIM_Base_SetConfig+0x13c>)
 8009472:	4293      	cmp	r3, r2
 8009474:	d017      	beq.n	80094a6 <TIM_Base_SetConfig+0xb2>
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	4a2e      	ldr	r2, [pc, #184]	; (8009534 <TIM_Base_SetConfig+0x140>)
 800947a:	4293      	cmp	r3, r2
 800947c:	d013      	beq.n	80094a6 <TIM_Base_SetConfig+0xb2>
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	4a2d      	ldr	r2, [pc, #180]	; (8009538 <TIM_Base_SetConfig+0x144>)
 8009482:	4293      	cmp	r3, r2
 8009484:	d00f      	beq.n	80094a6 <TIM_Base_SetConfig+0xb2>
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	4a2c      	ldr	r2, [pc, #176]	; (800953c <TIM_Base_SetConfig+0x148>)
 800948a:	4293      	cmp	r3, r2
 800948c:	d00b      	beq.n	80094a6 <TIM_Base_SetConfig+0xb2>
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	4a2b      	ldr	r2, [pc, #172]	; (8009540 <TIM_Base_SetConfig+0x14c>)
 8009492:	4293      	cmp	r3, r2
 8009494:	d007      	beq.n	80094a6 <TIM_Base_SetConfig+0xb2>
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	4a2a      	ldr	r2, [pc, #168]	; (8009544 <TIM_Base_SetConfig+0x150>)
 800949a:	4293      	cmp	r3, r2
 800949c:	d003      	beq.n	80094a6 <TIM_Base_SetConfig+0xb2>
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	4a29      	ldr	r2, [pc, #164]	; (8009548 <TIM_Base_SetConfig+0x154>)
 80094a2:	4293      	cmp	r3, r2
 80094a4:	d108      	bne.n	80094b8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80094ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80094ae:	683b      	ldr	r3, [r7, #0]
 80094b0:	68db      	ldr	r3, [r3, #12]
 80094b2:	68fa      	ldr	r2, [r7, #12]
 80094b4:	4313      	orrs	r3, r2
 80094b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80094b8:	68fb      	ldr	r3, [r7, #12]
 80094ba:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80094be:	683b      	ldr	r3, [r7, #0]
 80094c0:	695b      	ldr	r3, [r3, #20]
 80094c2:	4313      	orrs	r3, r2
 80094c4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	68fa      	ldr	r2, [r7, #12]
 80094ca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80094cc:	683b      	ldr	r3, [r7, #0]
 80094ce:	689a      	ldr	r2, [r3, #8]
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80094d4:	683b      	ldr	r3, [r7, #0]
 80094d6:	681a      	ldr	r2, [r3, #0]
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	4a10      	ldr	r2, [pc, #64]	; (8009520 <TIM_Base_SetConfig+0x12c>)
 80094e0:	4293      	cmp	r3, r2
 80094e2:	d003      	beq.n	80094ec <TIM_Base_SetConfig+0xf8>
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	4a12      	ldr	r2, [pc, #72]	; (8009530 <TIM_Base_SetConfig+0x13c>)
 80094e8:	4293      	cmp	r3, r2
 80094ea:	d103      	bne.n	80094f4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80094ec:	683b      	ldr	r3, [r7, #0]
 80094ee:	691a      	ldr	r2, [r3, #16]
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	2201      	movs	r2, #1
 80094f8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	691b      	ldr	r3, [r3, #16]
 80094fe:	f003 0301 	and.w	r3, r3, #1
 8009502:	2b01      	cmp	r3, #1
 8009504:	d105      	bne.n	8009512 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	691b      	ldr	r3, [r3, #16]
 800950a:	f023 0201 	bic.w	r2, r3, #1
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	611a      	str	r2, [r3, #16]
  }
}
 8009512:	bf00      	nop
 8009514:	3714      	adds	r7, #20
 8009516:	46bd      	mov	sp, r7
 8009518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800951c:	4770      	bx	lr
 800951e:	bf00      	nop
 8009520:	40010000 	.word	0x40010000
 8009524:	40000400 	.word	0x40000400
 8009528:	40000800 	.word	0x40000800
 800952c:	40000c00 	.word	0x40000c00
 8009530:	40010400 	.word	0x40010400
 8009534:	40014000 	.word	0x40014000
 8009538:	40014400 	.word	0x40014400
 800953c:	40014800 	.word	0x40014800
 8009540:	40001800 	.word	0x40001800
 8009544:	40001c00 	.word	0x40001c00
 8009548:	40002000 	.word	0x40002000

0800954c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800954c:	b480      	push	{r7}
 800954e:	b087      	sub	sp, #28
 8009550:	af00      	add	r7, sp, #0
 8009552:	6078      	str	r0, [r7, #4]
 8009554:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	6a1b      	ldr	r3, [r3, #32]
 800955a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	6a1b      	ldr	r3, [r3, #32]
 8009560:	f023 0201 	bic.w	r2, r3, #1
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	685b      	ldr	r3, [r3, #4]
 800956c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	699b      	ldr	r3, [r3, #24]
 8009572:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009574:	68fb      	ldr	r3, [r7, #12]
 8009576:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800957a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	f023 0303 	bic.w	r3, r3, #3
 8009582:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009584:	683b      	ldr	r3, [r7, #0]
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	68fa      	ldr	r2, [r7, #12]
 800958a:	4313      	orrs	r3, r2
 800958c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800958e:	697b      	ldr	r3, [r7, #20]
 8009590:	f023 0302 	bic.w	r3, r3, #2
 8009594:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009596:	683b      	ldr	r3, [r7, #0]
 8009598:	689b      	ldr	r3, [r3, #8]
 800959a:	697a      	ldr	r2, [r7, #20]
 800959c:	4313      	orrs	r3, r2
 800959e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	4a20      	ldr	r2, [pc, #128]	; (8009624 <TIM_OC1_SetConfig+0xd8>)
 80095a4:	4293      	cmp	r3, r2
 80095a6:	d003      	beq.n	80095b0 <TIM_OC1_SetConfig+0x64>
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	4a1f      	ldr	r2, [pc, #124]	; (8009628 <TIM_OC1_SetConfig+0xdc>)
 80095ac:	4293      	cmp	r3, r2
 80095ae:	d10c      	bne.n	80095ca <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80095b0:	697b      	ldr	r3, [r7, #20]
 80095b2:	f023 0308 	bic.w	r3, r3, #8
 80095b6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80095b8:	683b      	ldr	r3, [r7, #0]
 80095ba:	68db      	ldr	r3, [r3, #12]
 80095bc:	697a      	ldr	r2, [r7, #20]
 80095be:	4313      	orrs	r3, r2
 80095c0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80095c2:	697b      	ldr	r3, [r7, #20]
 80095c4:	f023 0304 	bic.w	r3, r3, #4
 80095c8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	4a15      	ldr	r2, [pc, #84]	; (8009624 <TIM_OC1_SetConfig+0xd8>)
 80095ce:	4293      	cmp	r3, r2
 80095d0:	d003      	beq.n	80095da <TIM_OC1_SetConfig+0x8e>
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	4a14      	ldr	r2, [pc, #80]	; (8009628 <TIM_OC1_SetConfig+0xdc>)
 80095d6:	4293      	cmp	r3, r2
 80095d8:	d111      	bne.n	80095fe <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80095da:	693b      	ldr	r3, [r7, #16]
 80095dc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80095e0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80095e2:	693b      	ldr	r3, [r7, #16]
 80095e4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80095e8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80095ea:	683b      	ldr	r3, [r7, #0]
 80095ec:	695b      	ldr	r3, [r3, #20]
 80095ee:	693a      	ldr	r2, [r7, #16]
 80095f0:	4313      	orrs	r3, r2
 80095f2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80095f4:	683b      	ldr	r3, [r7, #0]
 80095f6:	699b      	ldr	r3, [r3, #24]
 80095f8:	693a      	ldr	r2, [r7, #16]
 80095fa:	4313      	orrs	r3, r2
 80095fc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	693a      	ldr	r2, [r7, #16]
 8009602:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	68fa      	ldr	r2, [r7, #12]
 8009608:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800960a:	683b      	ldr	r3, [r7, #0]
 800960c:	685a      	ldr	r2, [r3, #4]
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	697a      	ldr	r2, [r7, #20]
 8009616:	621a      	str	r2, [r3, #32]
}
 8009618:	bf00      	nop
 800961a:	371c      	adds	r7, #28
 800961c:	46bd      	mov	sp, r7
 800961e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009622:	4770      	bx	lr
 8009624:	40010000 	.word	0x40010000
 8009628:	40010400 	.word	0x40010400

0800962c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800962c:	b480      	push	{r7}
 800962e:	b087      	sub	sp, #28
 8009630:	af00      	add	r7, sp, #0
 8009632:	6078      	str	r0, [r7, #4]
 8009634:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	6a1b      	ldr	r3, [r3, #32]
 800963a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	6a1b      	ldr	r3, [r3, #32]
 8009640:	f023 0210 	bic.w	r2, r3, #16
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	685b      	ldr	r3, [r3, #4]
 800964c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	699b      	ldr	r3, [r3, #24]
 8009652:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800965a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009662:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009664:	683b      	ldr	r3, [r7, #0]
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	021b      	lsls	r3, r3, #8
 800966a:	68fa      	ldr	r2, [r7, #12]
 800966c:	4313      	orrs	r3, r2
 800966e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009670:	697b      	ldr	r3, [r7, #20]
 8009672:	f023 0320 	bic.w	r3, r3, #32
 8009676:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009678:	683b      	ldr	r3, [r7, #0]
 800967a:	689b      	ldr	r3, [r3, #8]
 800967c:	011b      	lsls	r3, r3, #4
 800967e:	697a      	ldr	r2, [r7, #20]
 8009680:	4313      	orrs	r3, r2
 8009682:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	4a22      	ldr	r2, [pc, #136]	; (8009710 <TIM_OC2_SetConfig+0xe4>)
 8009688:	4293      	cmp	r3, r2
 800968a:	d003      	beq.n	8009694 <TIM_OC2_SetConfig+0x68>
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	4a21      	ldr	r2, [pc, #132]	; (8009714 <TIM_OC2_SetConfig+0xe8>)
 8009690:	4293      	cmp	r3, r2
 8009692:	d10d      	bne.n	80096b0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009694:	697b      	ldr	r3, [r7, #20]
 8009696:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800969a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800969c:	683b      	ldr	r3, [r7, #0]
 800969e:	68db      	ldr	r3, [r3, #12]
 80096a0:	011b      	lsls	r3, r3, #4
 80096a2:	697a      	ldr	r2, [r7, #20]
 80096a4:	4313      	orrs	r3, r2
 80096a6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80096a8:	697b      	ldr	r3, [r7, #20]
 80096aa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80096ae:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	4a17      	ldr	r2, [pc, #92]	; (8009710 <TIM_OC2_SetConfig+0xe4>)
 80096b4:	4293      	cmp	r3, r2
 80096b6:	d003      	beq.n	80096c0 <TIM_OC2_SetConfig+0x94>
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	4a16      	ldr	r2, [pc, #88]	; (8009714 <TIM_OC2_SetConfig+0xe8>)
 80096bc:	4293      	cmp	r3, r2
 80096be:	d113      	bne.n	80096e8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80096c0:	693b      	ldr	r3, [r7, #16]
 80096c2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80096c6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80096c8:	693b      	ldr	r3, [r7, #16]
 80096ca:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80096ce:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80096d0:	683b      	ldr	r3, [r7, #0]
 80096d2:	695b      	ldr	r3, [r3, #20]
 80096d4:	009b      	lsls	r3, r3, #2
 80096d6:	693a      	ldr	r2, [r7, #16]
 80096d8:	4313      	orrs	r3, r2
 80096da:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80096dc:	683b      	ldr	r3, [r7, #0]
 80096de:	699b      	ldr	r3, [r3, #24]
 80096e0:	009b      	lsls	r3, r3, #2
 80096e2:	693a      	ldr	r2, [r7, #16]
 80096e4:	4313      	orrs	r3, r2
 80096e6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	693a      	ldr	r2, [r7, #16]
 80096ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	68fa      	ldr	r2, [r7, #12]
 80096f2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80096f4:	683b      	ldr	r3, [r7, #0]
 80096f6:	685a      	ldr	r2, [r3, #4]
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	697a      	ldr	r2, [r7, #20]
 8009700:	621a      	str	r2, [r3, #32]
}
 8009702:	bf00      	nop
 8009704:	371c      	adds	r7, #28
 8009706:	46bd      	mov	sp, r7
 8009708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800970c:	4770      	bx	lr
 800970e:	bf00      	nop
 8009710:	40010000 	.word	0x40010000
 8009714:	40010400 	.word	0x40010400

08009718 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009718:	b480      	push	{r7}
 800971a:	b087      	sub	sp, #28
 800971c:	af00      	add	r7, sp, #0
 800971e:	6078      	str	r0, [r7, #4]
 8009720:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	6a1b      	ldr	r3, [r3, #32]
 8009726:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	6a1b      	ldr	r3, [r3, #32]
 800972c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	685b      	ldr	r3, [r3, #4]
 8009738:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	69db      	ldr	r3, [r3, #28]
 800973e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009740:	68fb      	ldr	r3, [r7, #12]
 8009742:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009746:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009748:	68fb      	ldr	r3, [r7, #12]
 800974a:	f023 0303 	bic.w	r3, r3, #3
 800974e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009750:	683b      	ldr	r3, [r7, #0]
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	68fa      	ldr	r2, [r7, #12]
 8009756:	4313      	orrs	r3, r2
 8009758:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800975a:	697b      	ldr	r3, [r7, #20]
 800975c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009760:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009762:	683b      	ldr	r3, [r7, #0]
 8009764:	689b      	ldr	r3, [r3, #8]
 8009766:	021b      	lsls	r3, r3, #8
 8009768:	697a      	ldr	r2, [r7, #20]
 800976a:	4313      	orrs	r3, r2
 800976c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	4a21      	ldr	r2, [pc, #132]	; (80097f8 <TIM_OC3_SetConfig+0xe0>)
 8009772:	4293      	cmp	r3, r2
 8009774:	d003      	beq.n	800977e <TIM_OC3_SetConfig+0x66>
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	4a20      	ldr	r2, [pc, #128]	; (80097fc <TIM_OC3_SetConfig+0xe4>)
 800977a:	4293      	cmp	r3, r2
 800977c:	d10d      	bne.n	800979a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800977e:	697b      	ldr	r3, [r7, #20]
 8009780:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009784:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009786:	683b      	ldr	r3, [r7, #0]
 8009788:	68db      	ldr	r3, [r3, #12]
 800978a:	021b      	lsls	r3, r3, #8
 800978c:	697a      	ldr	r2, [r7, #20]
 800978e:	4313      	orrs	r3, r2
 8009790:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009792:	697b      	ldr	r3, [r7, #20]
 8009794:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009798:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	4a16      	ldr	r2, [pc, #88]	; (80097f8 <TIM_OC3_SetConfig+0xe0>)
 800979e:	4293      	cmp	r3, r2
 80097a0:	d003      	beq.n	80097aa <TIM_OC3_SetConfig+0x92>
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	4a15      	ldr	r2, [pc, #84]	; (80097fc <TIM_OC3_SetConfig+0xe4>)
 80097a6:	4293      	cmp	r3, r2
 80097a8:	d113      	bne.n	80097d2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80097aa:	693b      	ldr	r3, [r7, #16]
 80097ac:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80097b0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80097b2:	693b      	ldr	r3, [r7, #16]
 80097b4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80097b8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80097ba:	683b      	ldr	r3, [r7, #0]
 80097bc:	695b      	ldr	r3, [r3, #20]
 80097be:	011b      	lsls	r3, r3, #4
 80097c0:	693a      	ldr	r2, [r7, #16]
 80097c2:	4313      	orrs	r3, r2
 80097c4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80097c6:	683b      	ldr	r3, [r7, #0]
 80097c8:	699b      	ldr	r3, [r3, #24]
 80097ca:	011b      	lsls	r3, r3, #4
 80097cc:	693a      	ldr	r2, [r7, #16]
 80097ce:	4313      	orrs	r3, r2
 80097d0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	693a      	ldr	r2, [r7, #16]
 80097d6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	68fa      	ldr	r2, [r7, #12]
 80097dc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80097de:	683b      	ldr	r3, [r7, #0]
 80097e0:	685a      	ldr	r2, [r3, #4]
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	697a      	ldr	r2, [r7, #20]
 80097ea:	621a      	str	r2, [r3, #32]
}
 80097ec:	bf00      	nop
 80097ee:	371c      	adds	r7, #28
 80097f0:	46bd      	mov	sp, r7
 80097f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097f6:	4770      	bx	lr
 80097f8:	40010000 	.word	0x40010000
 80097fc:	40010400 	.word	0x40010400

08009800 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009800:	b480      	push	{r7}
 8009802:	b087      	sub	sp, #28
 8009804:	af00      	add	r7, sp, #0
 8009806:	6078      	str	r0, [r7, #4]
 8009808:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	6a1b      	ldr	r3, [r3, #32]
 800980e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	6a1b      	ldr	r3, [r3, #32]
 8009814:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	685b      	ldr	r3, [r3, #4]
 8009820:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	69db      	ldr	r3, [r3, #28]
 8009826:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800982e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009830:	68fb      	ldr	r3, [r7, #12]
 8009832:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009836:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009838:	683b      	ldr	r3, [r7, #0]
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	021b      	lsls	r3, r3, #8
 800983e:	68fa      	ldr	r2, [r7, #12]
 8009840:	4313      	orrs	r3, r2
 8009842:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009844:	693b      	ldr	r3, [r7, #16]
 8009846:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800984a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800984c:	683b      	ldr	r3, [r7, #0]
 800984e:	689b      	ldr	r3, [r3, #8]
 8009850:	031b      	lsls	r3, r3, #12
 8009852:	693a      	ldr	r2, [r7, #16]
 8009854:	4313      	orrs	r3, r2
 8009856:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	4a12      	ldr	r2, [pc, #72]	; (80098a4 <TIM_OC4_SetConfig+0xa4>)
 800985c:	4293      	cmp	r3, r2
 800985e:	d003      	beq.n	8009868 <TIM_OC4_SetConfig+0x68>
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	4a11      	ldr	r2, [pc, #68]	; (80098a8 <TIM_OC4_SetConfig+0xa8>)
 8009864:	4293      	cmp	r3, r2
 8009866:	d109      	bne.n	800987c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009868:	697b      	ldr	r3, [r7, #20]
 800986a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800986e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009870:	683b      	ldr	r3, [r7, #0]
 8009872:	695b      	ldr	r3, [r3, #20]
 8009874:	019b      	lsls	r3, r3, #6
 8009876:	697a      	ldr	r2, [r7, #20]
 8009878:	4313      	orrs	r3, r2
 800987a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	697a      	ldr	r2, [r7, #20]
 8009880:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	68fa      	ldr	r2, [r7, #12]
 8009886:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009888:	683b      	ldr	r3, [r7, #0]
 800988a:	685a      	ldr	r2, [r3, #4]
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	693a      	ldr	r2, [r7, #16]
 8009894:	621a      	str	r2, [r3, #32]
}
 8009896:	bf00      	nop
 8009898:	371c      	adds	r7, #28
 800989a:	46bd      	mov	sp, r7
 800989c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098a0:	4770      	bx	lr
 80098a2:	bf00      	nop
 80098a4:	40010000 	.word	0x40010000
 80098a8:	40010400 	.word	0x40010400

080098ac <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80098ac:	b480      	push	{r7}
 80098ae:	b087      	sub	sp, #28
 80098b0:	af00      	add	r7, sp, #0
 80098b2:	60f8      	str	r0, [r7, #12]
 80098b4:	60b9      	str	r1, [r7, #8]
 80098b6:	607a      	str	r2, [r7, #4]
 80098b8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80098ba:	68fb      	ldr	r3, [r7, #12]
 80098bc:	6a1b      	ldr	r3, [r3, #32]
 80098be:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	6a1b      	ldr	r3, [r3, #32]
 80098c4:	f023 0201 	bic.w	r2, r3, #1
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80098cc:	68fb      	ldr	r3, [r7, #12]
 80098ce:	699b      	ldr	r3, [r3, #24]
 80098d0:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	4a28      	ldr	r2, [pc, #160]	; (8009978 <TIM_TI1_SetConfig+0xcc>)
 80098d6:	4293      	cmp	r3, r2
 80098d8:	d01b      	beq.n	8009912 <TIM_TI1_SetConfig+0x66>
 80098da:	68fb      	ldr	r3, [r7, #12]
 80098dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80098e0:	d017      	beq.n	8009912 <TIM_TI1_SetConfig+0x66>
 80098e2:	68fb      	ldr	r3, [r7, #12]
 80098e4:	4a25      	ldr	r2, [pc, #148]	; (800997c <TIM_TI1_SetConfig+0xd0>)
 80098e6:	4293      	cmp	r3, r2
 80098e8:	d013      	beq.n	8009912 <TIM_TI1_SetConfig+0x66>
 80098ea:	68fb      	ldr	r3, [r7, #12]
 80098ec:	4a24      	ldr	r2, [pc, #144]	; (8009980 <TIM_TI1_SetConfig+0xd4>)
 80098ee:	4293      	cmp	r3, r2
 80098f0:	d00f      	beq.n	8009912 <TIM_TI1_SetConfig+0x66>
 80098f2:	68fb      	ldr	r3, [r7, #12]
 80098f4:	4a23      	ldr	r2, [pc, #140]	; (8009984 <TIM_TI1_SetConfig+0xd8>)
 80098f6:	4293      	cmp	r3, r2
 80098f8:	d00b      	beq.n	8009912 <TIM_TI1_SetConfig+0x66>
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	4a22      	ldr	r2, [pc, #136]	; (8009988 <TIM_TI1_SetConfig+0xdc>)
 80098fe:	4293      	cmp	r3, r2
 8009900:	d007      	beq.n	8009912 <TIM_TI1_SetConfig+0x66>
 8009902:	68fb      	ldr	r3, [r7, #12]
 8009904:	4a21      	ldr	r2, [pc, #132]	; (800998c <TIM_TI1_SetConfig+0xe0>)
 8009906:	4293      	cmp	r3, r2
 8009908:	d003      	beq.n	8009912 <TIM_TI1_SetConfig+0x66>
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	4a20      	ldr	r2, [pc, #128]	; (8009990 <TIM_TI1_SetConfig+0xe4>)
 800990e:	4293      	cmp	r3, r2
 8009910:	d101      	bne.n	8009916 <TIM_TI1_SetConfig+0x6a>
 8009912:	2301      	movs	r3, #1
 8009914:	e000      	b.n	8009918 <TIM_TI1_SetConfig+0x6c>
 8009916:	2300      	movs	r3, #0
 8009918:	2b00      	cmp	r3, #0
 800991a:	d008      	beq.n	800992e <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800991c:	697b      	ldr	r3, [r7, #20]
 800991e:	f023 0303 	bic.w	r3, r3, #3
 8009922:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8009924:	697a      	ldr	r2, [r7, #20]
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	4313      	orrs	r3, r2
 800992a:	617b      	str	r3, [r7, #20]
 800992c:	e003      	b.n	8009936 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800992e:	697b      	ldr	r3, [r7, #20]
 8009930:	f043 0301 	orr.w	r3, r3, #1
 8009934:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009936:	697b      	ldr	r3, [r7, #20]
 8009938:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800993c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800993e:	683b      	ldr	r3, [r7, #0]
 8009940:	011b      	lsls	r3, r3, #4
 8009942:	b2db      	uxtb	r3, r3
 8009944:	697a      	ldr	r2, [r7, #20]
 8009946:	4313      	orrs	r3, r2
 8009948:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800994a:	693b      	ldr	r3, [r7, #16]
 800994c:	f023 030a 	bic.w	r3, r3, #10
 8009950:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8009952:	68bb      	ldr	r3, [r7, #8]
 8009954:	f003 030a 	and.w	r3, r3, #10
 8009958:	693a      	ldr	r2, [r7, #16]
 800995a:	4313      	orrs	r3, r2
 800995c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800995e:	68fb      	ldr	r3, [r7, #12]
 8009960:	697a      	ldr	r2, [r7, #20]
 8009962:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009964:	68fb      	ldr	r3, [r7, #12]
 8009966:	693a      	ldr	r2, [r7, #16]
 8009968:	621a      	str	r2, [r3, #32]
}
 800996a:	bf00      	nop
 800996c:	371c      	adds	r7, #28
 800996e:	46bd      	mov	sp, r7
 8009970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009974:	4770      	bx	lr
 8009976:	bf00      	nop
 8009978:	40010000 	.word	0x40010000
 800997c:	40000400 	.word	0x40000400
 8009980:	40000800 	.word	0x40000800
 8009984:	40000c00 	.word	0x40000c00
 8009988:	40010400 	.word	0x40010400
 800998c:	40014000 	.word	0x40014000
 8009990:	40001800 	.word	0x40001800

08009994 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009994:	b480      	push	{r7}
 8009996:	b087      	sub	sp, #28
 8009998:	af00      	add	r7, sp, #0
 800999a:	60f8      	str	r0, [r7, #12]
 800999c:	60b9      	str	r1, [r7, #8]
 800999e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80099a0:	68fb      	ldr	r3, [r7, #12]
 80099a2:	6a1b      	ldr	r3, [r3, #32]
 80099a4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	6a1b      	ldr	r3, [r3, #32]
 80099aa:	f023 0201 	bic.w	r2, r3, #1
 80099ae:	68fb      	ldr	r3, [r7, #12]
 80099b0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80099b2:	68fb      	ldr	r3, [r7, #12]
 80099b4:	699b      	ldr	r3, [r3, #24]
 80099b6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80099b8:	693b      	ldr	r3, [r7, #16]
 80099ba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80099be:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	011b      	lsls	r3, r3, #4
 80099c4:	693a      	ldr	r2, [r7, #16]
 80099c6:	4313      	orrs	r3, r2
 80099c8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80099ca:	697b      	ldr	r3, [r7, #20]
 80099cc:	f023 030a 	bic.w	r3, r3, #10
 80099d0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80099d2:	697a      	ldr	r2, [r7, #20]
 80099d4:	68bb      	ldr	r3, [r7, #8]
 80099d6:	4313      	orrs	r3, r2
 80099d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	693a      	ldr	r2, [r7, #16]
 80099de:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80099e0:	68fb      	ldr	r3, [r7, #12]
 80099e2:	697a      	ldr	r2, [r7, #20]
 80099e4:	621a      	str	r2, [r3, #32]
}
 80099e6:	bf00      	nop
 80099e8:	371c      	adds	r7, #28
 80099ea:	46bd      	mov	sp, r7
 80099ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099f0:	4770      	bx	lr

080099f2 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80099f2:	b480      	push	{r7}
 80099f4:	b087      	sub	sp, #28
 80099f6:	af00      	add	r7, sp, #0
 80099f8:	60f8      	str	r0, [r7, #12]
 80099fa:	60b9      	str	r1, [r7, #8]
 80099fc:	607a      	str	r2, [r7, #4]
 80099fe:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8009a00:	68fb      	ldr	r3, [r7, #12]
 8009a02:	6a1b      	ldr	r3, [r3, #32]
 8009a04:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	6a1b      	ldr	r3, [r3, #32]
 8009a0a:	f023 0210 	bic.w	r2, r3, #16
 8009a0e:	68fb      	ldr	r3, [r7, #12]
 8009a10:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009a12:	68fb      	ldr	r3, [r7, #12]
 8009a14:	699b      	ldr	r3, [r3, #24]
 8009a16:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8009a18:	693b      	ldr	r3, [r7, #16]
 8009a1a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009a1e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	021b      	lsls	r3, r3, #8
 8009a24:	693a      	ldr	r2, [r7, #16]
 8009a26:	4313      	orrs	r3, r2
 8009a28:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009a2a:	693b      	ldr	r3, [r7, #16]
 8009a2c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009a30:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8009a32:	683b      	ldr	r3, [r7, #0]
 8009a34:	031b      	lsls	r3, r3, #12
 8009a36:	b29b      	uxth	r3, r3
 8009a38:	693a      	ldr	r2, [r7, #16]
 8009a3a:	4313      	orrs	r3, r2
 8009a3c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009a3e:	697b      	ldr	r3, [r7, #20]
 8009a40:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009a44:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8009a46:	68bb      	ldr	r3, [r7, #8]
 8009a48:	011b      	lsls	r3, r3, #4
 8009a4a:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8009a4e:	697a      	ldr	r2, [r7, #20]
 8009a50:	4313      	orrs	r3, r2
 8009a52:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	693a      	ldr	r2, [r7, #16]
 8009a58:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009a5a:	68fb      	ldr	r3, [r7, #12]
 8009a5c:	697a      	ldr	r2, [r7, #20]
 8009a5e:	621a      	str	r2, [r3, #32]
}
 8009a60:	bf00      	nop
 8009a62:	371c      	adds	r7, #28
 8009a64:	46bd      	mov	sp, r7
 8009a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a6a:	4770      	bx	lr

08009a6c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009a6c:	b480      	push	{r7}
 8009a6e:	b087      	sub	sp, #28
 8009a70:	af00      	add	r7, sp, #0
 8009a72:	60f8      	str	r0, [r7, #12]
 8009a74:	60b9      	str	r1, [r7, #8]
 8009a76:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	6a1b      	ldr	r3, [r3, #32]
 8009a7c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009a7e:	68fb      	ldr	r3, [r7, #12]
 8009a80:	6a1b      	ldr	r3, [r3, #32]
 8009a82:	f023 0210 	bic.w	r2, r3, #16
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009a8a:	68fb      	ldr	r3, [r7, #12]
 8009a8c:	699b      	ldr	r3, [r3, #24]
 8009a8e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009a90:	693b      	ldr	r3, [r7, #16]
 8009a92:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009a96:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	031b      	lsls	r3, r3, #12
 8009a9c:	693a      	ldr	r2, [r7, #16]
 8009a9e:	4313      	orrs	r3, r2
 8009aa0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009aa2:	697b      	ldr	r3, [r7, #20]
 8009aa4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009aa8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009aaa:	68bb      	ldr	r3, [r7, #8]
 8009aac:	011b      	lsls	r3, r3, #4
 8009aae:	697a      	ldr	r2, [r7, #20]
 8009ab0:	4313      	orrs	r3, r2
 8009ab2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009ab4:	68fb      	ldr	r3, [r7, #12]
 8009ab6:	693a      	ldr	r2, [r7, #16]
 8009ab8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	697a      	ldr	r2, [r7, #20]
 8009abe:	621a      	str	r2, [r3, #32]
}
 8009ac0:	bf00      	nop
 8009ac2:	371c      	adds	r7, #28
 8009ac4:	46bd      	mov	sp, r7
 8009ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aca:	4770      	bx	lr

08009acc <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8009acc:	b480      	push	{r7}
 8009ace:	b087      	sub	sp, #28
 8009ad0:	af00      	add	r7, sp, #0
 8009ad2:	60f8      	str	r0, [r7, #12]
 8009ad4:	60b9      	str	r1, [r7, #8]
 8009ad6:	607a      	str	r2, [r7, #4]
 8009ad8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	6a1b      	ldr	r3, [r3, #32]
 8009ade:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009ae0:	68fb      	ldr	r3, [r7, #12]
 8009ae2:	6a1b      	ldr	r3, [r3, #32]
 8009ae4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009ae8:	68fb      	ldr	r3, [r7, #12]
 8009aea:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8009aec:	68fb      	ldr	r3, [r7, #12]
 8009aee:	69db      	ldr	r3, [r3, #28]
 8009af0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8009af2:	693b      	ldr	r3, [r7, #16]
 8009af4:	f023 0303 	bic.w	r3, r3, #3
 8009af8:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8009afa:	693a      	ldr	r2, [r7, #16]
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	4313      	orrs	r3, r2
 8009b00:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8009b02:	693b      	ldr	r3, [r7, #16]
 8009b04:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009b08:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8009b0a:	683b      	ldr	r3, [r7, #0]
 8009b0c:	011b      	lsls	r3, r3, #4
 8009b0e:	b2db      	uxtb	r3, r3
 8009b10:	693a      	ldr	r2, [r7, #16]
 8009b12:	4313      	orrs	r3, r2
 8009b14:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8009b16:	697b      	ldr	r3, [r7, #20]
 8009b18:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8009b1c:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8009b1e:	68bb      	ldr	r3, [r7, #8]
 8009b20:	021b      	lsls	r3, r3, #8
 8009b22:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8009b26:	697a      	ldr	r2, [r7, #20]
 8009b28:	4313      	orrs	r3, r2
 8009b2a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	693a      	ldr	r2, [r7, #16]
 8009b30:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8009b32:	68fb      	ldr	r3, [r7, #12]
 8009b34:	697a      	ldr	r2, [r7, #20]
 8009b36:	621a      	str	r2, [r3, #32]
}
 8009b38:	bf00      	nop
 8009b3a:	371c      	adds	r7, #28
 8009b3c:	46bd      	mov	sp, r7
 8009b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b42:	4770      	bx	lr

08009b44 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8009b44:	b480      	push	{r7}
 8009b46:	b087      	sub	sp, #28
 8009b48:	af00      	add	r7, sp, #0
 8009b4a:	60f8      	str	r0, [r7, #12]
 8009b4c:	60b9      	str	r1, [r7, #8]
 8009b4e:	607a      	str	r2, [r7, #4]
 8009b50:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8009b52:	68fb      	ldr	r3, [r7, #12]
 8009b54:	6a1b      	ldr	r3, [r3, #32]
 8009b56:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009b58:	68fb      	ldr	r3, [r7, #12]
 8009b5a:	6a1b      	ldr	r3, [r3, #32]
 8009b5c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009b60:	68fb      	ldr	r3, [r7, #12]
 8009b62:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8009b64:	68fb      	ldr	r3, [r7, #12]
 8009b66:	69db      	ldr	r3, [r3, #28]
 8009b68:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8009b6a:	693b      	ldr	r3, [r7, #16]
 8009b6c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009b70:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	021b      	lsls	r3, r3, #8
 8009b76:	693a      	ldr	r2, [r7, #16]
 8009b78:	4313      	orrs	r3, r2
 8009b7a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8009b7c:	693b      	ldr	r3, [r7, #16]
 8009b7e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009b82:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8009b84:	683b      	ldr	r3, [r7, #0]
 8009b86:	031b      	lsls	r3, r3, #12
 8009b88:	b29b      	uxth	r3, r3
 8009b8a:	693a      	ldr	r2, [r7, #16]
 8009b8c:	4313      	orrs	r3, r2
 8009b8e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8009b90:	697b      	ldr	r3, [r7, #20]
 8009b92:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8009b96:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8009b98:	68bb      	ldr	r3, [r7, #8]
 8009b9a:	031b      	lsls	r3, r3, #12
 8009b9c:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8009ba0:	697a      	ldr	r2, [r7, #20]
 8009ba2:	4313      	orrs	r3, r2
 8009ba4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8009ba6:	68fb      	ldr	r3, [r7, #12]
 8009ba8:	693a      	ldr	r2, [r7, #16]
 8009baa:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8009bac:	68fb      	ldr	r3, [r7, #12]
 8009bae:	697a      	ldr	r2, [r7, #20]
 8009bb0:	621a      	str	r2, [r3, #32]
}
 8009bb2:	bf00      	nop
 8009bb4:	371c      	adds	r7, #28
 8009bb6:	46bd      	mov	sp, r7
 8009bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bbc:	4770      	bx	lr

08009bbe <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009bbe:	b480      	push	{r7}
 8009bc0:	b085      	sub	sp, #20
 8009bc2:	af00      	add	r7, sp, #0
 8009bc4:	6078      	str	r0, [r7, #4]
 8009bc6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	689b      	ldr	r3, [r3, #8]
 8009bcc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009bce:	68fb      	ldr	r3, [r7, #12]
 8009bd0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009bd4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009bd6:	683a      	ldr	r2, [r7, #0]
 8009bd8:	68fb      	ldr	r3, [r7, #12]
 8009bda:	4313      	orrs	r3, r2
 8009bdc:	f043 0307 	orr.w	r3, r3, #7
 8009be0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	68fa      	ldr	r2, [r7, #12]
 8009be6:	609a      	str	r2, [r3, #8]
}
 8009be8:	bf00      	nop
 8009bea:	3714      	adds	r7, #20
 8009bec:	46bd      	mov	sp, r7
 8009bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bf2:	4770      	bx	lr

08009bf4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009bf4:	b480      	push	{r7}
 8009bf6:	b087      	sub	sp, #28
 8009bf8:	af00      	add	r7, sp, #0
 8009bfa:	60f8      	str	r0, [r7, #12]
 8009bfc:	60b9      	str	r1, [r7, #8]
 8009bfe:	607a      	str	r2, [r7, #4]
 8009c00:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009c02:	68fb      	ldr	r3, [r7, #12]
 8009c04:	689b      	ldr	r3, [r3, #8]
 8009c06:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009c08:	697b      	ldr	r3, [r7, #20]
 8009c0a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009c0e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009c10:	683b      	ldr	r3, [r7, #0]
 8009c12:	021a      	lsls	r2, r3, #8
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	431a      	orrs	r2, r3
 8009c18:	68bb      	ldr	r3, [r7, #8]
 8009c1a:	4313      	orrs	r3, r2
 8009c1c:	697a      	ldr	r2, [r7, #20]
 8009c1e:	4313      	orrs	r3, r2
 8009c20:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	697a      	ldr	r2, [r7, #20]
 8009c26:	609a      	str	r2, [r3, #8]
}
 8009c28:	bf00      	nop
 8009c2a:	371c      	adds	r7, #28
 8009c2c:	46bd      	mov	sp, r7
 8009c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c32:	4770      	bx	lr

08009c34 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009c34:	b480      	push	{r7}
 8009c36:	b087      	sub	sp, #28
 8009c38:	af00      	add	r7, sp, #0
 8009c3a:	60f8      	str	r0, [r7, #12]
 8009c3c:	60b9      	str	r1, [r7, #8]
 8009c3e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009c40:	68bb      	ldr	r3, [r7, #8]
 8009c42:	f003 031f 	and.w	r3, r3, #31
 8009c46:	2201      	movs	r2, #1
 8009c48:	fa02 f303 	lsl.w	r3, r2, r3
 8009c4c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009c4e:	68fb      	ldr	r3, [r7, #12]
 8009c50:	6a1a      	ldr	r2, [r3, #32]
 8009c52:	697b      	ldr	r3, [r7, #20]
 8009c54:	43db      	mvns	r3, r3
 8009c56:	401a      	ands	r2, r3
 8009c58:	68fb      	ldr	r3, [r7, #12]
 8009c5a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	6a1a      	ldr	r2, [r3, #32]
 8009c60:	68bb      	ldr	r3, [r7, #8]
 8009c62:	f003 031f 	and.w	r3, r3, #31
 8009c66:	6879      	ldr	r1, [r7, #4]
 8009c68:	fa01 f303 	lsl.w	r3, r1, r3
 8009c6c:	431a      	orrs	r2, r3
 8009c6e:	68fb      	ldr	r3, [r7, #12]
 8009c70:	621a      	str	r2, [r3, #32]
}
 8009c72:	bf00      	nop
 8009c74:	371c      	adds	r7, #28
 8009c76:	46bd      	mov	sp, r7
 8009c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c7c:	4770      	bx	lr
	...

08009c80 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009c80:	b480      	push	{r7}
 8009c82:	b085      	sub	sp, #20
 8009c84:	af00      	add	r7, sp, #0
 8009c86:	6078      	str	r0, [r7, #4]
 8009c88:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009c90:	2b01      	cmp	r3, #1
 8009c92:	d101      	bne.n	8009c98 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009c94:	2302      	movs	r3, #2
 8009c96:	e05a      	b.n	8009d4e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	2201      	movs	r2, #1
 8009c9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	2202      	movs	r2, #2
 8009ca4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	685b      	ldr	r3, [r3, #4]
 8009cae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	681b      	ldr	r3, [r3, #0]
 8009cb4:	689b      	ldr	r3, [r3, #8]
 8009cb6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009cb8:	68fb      	ldr	r3, [r7, #12]
 8009cba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009cbe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009cc0:	683b      	ldr	r3, [r7, #0]
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	68fa      	ldr	r2, [r7, #12]
 8009cc6:	4313      	orrs	r3, r2
 8009cc8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	681b      	ldr	r3, [r3, #0]
 8009cce:	68fa      	ldr	r2, [r7, #12]
 8009cd0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	4a21      	ldr	r2, [pc, #132]	; (8009d5c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8009cd8:	4293      	cmp	r3, r2
 8009cda:	d022      	beq.n	8009d22 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009ce4:	d01d      	beq.n	8009d22 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	4a1d      	ldr	r2, [pc, #116]	; (8009d60 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8009cec:	4293      	cmp	r3, r2
 8009cee:	d018      	beq.n	8009d22 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	4a1b      	ldr	r2, [pc, #108]	; (8009d64 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8009cf6:	4293      	cmp	r3, r2
 8009cf8:	d013      	beq.n	8009d22 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	4a1a      	ldr	r2, [pc, #104]	; (8009d68 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8009d00:	4293      	cmp	r3, r2
 8009d02:	d00e      	beq.n	8009d22 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	4a18      	ldr	r2, [pc, #96]	; (8009d6c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8009d0a:	4293      	cmp	r3, r2
 8009d0c:	d009      	beq.n	8009d22 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	4a17      	ldr	r2, [pc, #92]	; (8009d70 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8009d14:	4293      	cmp	r3, r2
 8009d16:	d004      	beq.n	8009d22 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	4a15      	ldr	r2, [pc, #84]	; (8009d74 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8009d1e:	4293      	cmp	r3, r2
 8009d20:	d10c      	bne.n	8009d3c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009d22:	68bb      	ldr	r3, [r7, #8]
 8009d24:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009d28:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009d2a:	683b      	ldr	r3, [r7, #0]
 8009d2c:	685b      	ldr	r3, [r3, #4]
 8009d2e:	68ba      	ldr	r2, [r7, #8]
 8009d30:	4313      	orrs	r3, r2
 8009d32:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	68ba      	ldr	r2, [r7, #8]
 8009d3a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	2201      	movs	r2, #1
 8009d40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	2200      	movs	r2, #0
 8009d48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009d4c:	2300      	movs	r3, #0
}
 8009d4e:	4618      	mov	r0, r3
 8009d50:	3714      	adds	r7, #20
 8009d52:	46bd      	mov	sp, r7
 8009d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d58:	4770      	bx	lr
 8009d5a:	bf00      	nop
 8009d5c:	40010000 	.word	0x40010000
 8009d60:	40000400 	.word	0x40000400
 8009d64:	40000800 	.word	0x40000800
 8009d68:	40000c00 	.word	0x40000c00
 8009d6c:	40010400 	.word	0x40010400
 8009d70:	40014000 	.word	0x40014000
 8009d74:	40001800 	.word	0x40001800

08009d78 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8009d78:	b480      	push	{r7}
 8009d7a:	b085      	sub	sp, #20
 8009d7c:	af00      	add	r7, sp, #0
 8009d7e:	6078      	str	r0, [r7, #4]
 8009d80:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8009d82:	2300      	movs	r3, #0
 8009d84:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009d8c:	2b01      	cmp	r3, #1
 8009d8e:	d101      	bne.n	8009d94 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8009d90:	2302      	movs	r3, #2
 8009d92:	e03d      	b.n	8009e10 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	2201      	movs	r2, #1
 8009d98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009d9c:	68fb      	ldr	r3, [r7, #12]
 8009d9e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8009da2:	683b      	ldr	r3, [r7, #0]
 8009da4:	68db      	ldr	r3, [r3, #12]
 8009da6:	4313      	orrs	r3, r2
 8009da8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8009daa:	68fb      	ldr	r3, [r7, #12]
 8009dac:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009db0:	683b      	ldr	r3, [r7, #0]
 8009db2:	689b      	ldr	r3, [r3, #8]
 8009db4:	4313      	orrs	r3, r2
 8009db6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8009db8:	68fb      	ldr	r3, [r7, #12]
 8009dba:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8009dbe:	683b      	ldr	r3, [r7, #0]
 8009dc0:	685b      	ldr	r3, [r3, #4]
 8009dc2:	4313      	orrs	r3, r2
 8009dc4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8009dc6:	68fb      	ldr	r3, [r7, #12]
 8009dc8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8009dcc:	683b      	ldr	r3, [r7, #0]
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	4313      	orrs	r3, r2
 8009dd2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009dda:	683b      	ldr	r3, [r7, #0]
 8009ddc:	691b      	ldr	r3, [r3, #16]
 8009dde:	4313      	orrs	r3, r2
 8009de0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8009de2:	68fb      	ldr	r3, [r7, #12]
 8009de4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8009de8:	683b      	ldr	r3, [r7, #0]
 8009dea:	695b      	ldr	r3, [r3, #20]
 8009dec:	4313      	orrs	r3, r2
 8009dee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8009df0:	68fb      	ldr	r3, [r7, #12]
 8009df2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8009df6:	683b      	ldr	r3, [r7, #0]
 8009df8:	69db      	ldr	r3, [r3, #28]
 8009dfa:	4313      	orrs	r3, r2
 8009dfc:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	68fa      	ldr	r2, [r7, #12]
 8009e04:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	2200      	movs	r2, #0
 8009e0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009e0e:	2300      	movs	r3, #0
}
 8009e10:	4618      	mov	r0, r3
 8009e12:	3714      	adds	r7, #20
 8009e14:	46bd      	mov	sp, r7
 8009e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e1a:	4770      	bx	lr

08009e1c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009e1c:	b480      	push	{r7}
 8009e1e:	b083      	sub	sp, #12
 8009e20:	af00      	add	r7, sp, #0
 8009e22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009e24:	bf00      	nop
 8009e26:	370c      	adds	r7, #12
 8009e28:	46bd      	mov	sp, r7
 8009e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e2e:	4770      	bx	lr

08009e30 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009e30:	b480      	push	{r7}
 8009e32:	b083      	sub	sp, #12
 8009e34:	af00      	add	r7, sp, #0
 8009e36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009e38:	bf00      	nop
 8009e3a:	370c      	adds	r7, #12
 8009e3c:	46bd      	mov	sp, r7
 8009e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e42:	4770      	bx	lr

08009e44 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009e44:	b580      	push	{r7, lr}
 8009e46:	b082      	sub	sp, #8
 8009e48:	af00      	add	r7, sp, #0
 8009e4a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	2b00      	cmp	r3, #0
 8009e50:	d101      	bne.n	8009e56 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009e52:	2301      	movs	r3, #1
 8009e54:	e042      	b.n	8009edc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009e5c:	b2db      	uxtb	r3, r3
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	d106      	bne.n	8009e70 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	2200      	movs	r2, #0
 8009e66:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009e6a:	6878      	ldr	r0, [r7, #4]
 8009e6c:	f7fb fa72 	bl	8005354 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	2224      	movs	r2, #36	; 0x24
 8009e74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	68da      	ldr	r2, [r3, #12]
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	681b      	ldr	r3, [r3, #0]
 8009e82:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009e86:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009e88:	6878      	ldr	r0, [r7, #4]
 8009e8a:	f000 ff37 	bl	800acfc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	681b      	ldr	r3, [r3, #0]
 8009e92:	691a      	ldr	r2, [r3, #16]
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009e9c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	681b      	ldr	r3, [r3, #0]
 8009ea2:	695a      	ldr	r2, [r3, #20]
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	681b      	ldr	r3, [r3, #0]
 8009ea8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009eac:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	681b      	ldr	r3, [r3, #0]
 8009eb2:	68da      	ldr	r2, [r3, #12]
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	681b      	ldr	r3, [r3, #0]
 8009eb8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009ebc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	2200      	movs	r2, #0
 8009ec2:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	2220      	movs	r2, #32
 8009ec8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	2220      	movs	r2, #32
 8009ed0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	2200      	movs	r2, #0
 8009ed8:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8009eda:	2300      	movs	r3, #0
}
 8009edc:	4618      	mov	r0, r3
 8009ede:	3708      	adds	r7, #8
 8009ee0:	46bd      	mov	sp, r7
 8009ee2:	bd80      	pop	{r7, pc}

08009ee4 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8009ee4:	b580      	push	{r7, lr}
 8009ee6:	b08c      	sub	sp, #48	; 0x30
 8009ee8:	af00      	add	r7, sp, #0
 8009eea:	60f8      	str	r0, [r7, #12]
 8009eec:	60b9      	str	r1, [r7, #8]
 8009eee:	4613      	mov	r3, r2
 8009ef0:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009ef2:	68fb      	ldr	r3, [r7, #12]
 8009ef4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009ef8:	b2db      	uxtb	r3, r3
 8009efa:	2b20      	cmp	r3, #32
 8009efc:	d156      	bne.n	8009fac <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 8009efe:	68bb      	ldr	r3, [r7, #8]
 8009f00:	2b00      	cmp	r3, #0
 8009f02:	d002      	beq.n	8009f0a <HAL_UART_Transmit_DMA+0x26>
 8009f04:	88fb      	ldrh	r3, [r7, #6]
 8009f06:	2b00      	cmp	r3, #0
 8009f08:	d101      	bne.n	8009f0e <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8009f0a:	2301      	movs	r3, #1
 8009f0c:	e04f      	b.n	8009fae <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 8009f0e:	68ba      	ldr	r2, [r7, #8]
 8009f10:	68fb      	ldr	r3, [r7, #12]
 8009f12:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8009f14:	68fb      	ldr	r3, [r7, #12]
 8009f16:	88fa      	ldrh	r2, [r7, #6]
 8009f18:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8009f1a:	68fb      	ldr	r3, [r7, #12]
 8009f1c:	88fa      	ldrh	r2, [r7, #6]
 8009f1e:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009f20:	68fb      	ldr	r3, [r7, #12]
 8009f22:	2200      	movs	r2, #0
 8009f24:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009f26:	68fb      	ldr	r3, [r7, #12]
 8009f28:	2221      	movs	r2, #33	; 0x21
 8009f2a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f32:	4a21      	ldr	r2, [pc, #132]	; (8009fb8 <HAL_UART_Transmit_DMA+0xd4>)
 8009f34:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8009f36:	68fb      	ldr	r3, [r7, #12]
 8009f38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f3a:	4a20      	ldr	r2, [pc, #128]	; (8009fbc <HAL_UART_Transmit_DMA+0xd8>)
 8009f3c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8009f3e:	68fb      	ldr	r3, [r7, #12]
 8009f40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f42:	4a1f      	ldr	r2, [pc, #124]	; (8009fc0 <HAL_UART_Transmit_DMA+0xdc>)
 8009f44:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8009f46:	68fb      	ldr	r3, [r7, #12]
 8009f48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f4a:	2200      	movs	r2, #0
 8009f4c:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8009f4e:	f107 0308 	add.w	r3, r7, #8
 8009f52:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8009f54:	68fb      	ldr	r3, [r7, #12]
 8009f56:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8009f58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009f5a:	6819      	ldr	r1, [r3, #0]
 8009f5c:	68fb      	ldr	r3, [r7, #12]
 8009f5e:	681b      	ldr	r3, [r3, #0]
 8009f60:	3304      	adds	r3, #4
 8009f62:	461a      	mov	r2, r3
 8009f64:	88fb      	ldrh	r3, [r7, #6]
 8009f66:	f7fc fd4d 	bl	8006a04 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8009f6a:	68fb      	ldr	r3, [r7, #12]
 8009f6c:	681b      	ldr	r3, [r3, #0]
 8009f6e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009f72:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009f74:	68fb      	ldr	r3, [r7, #12]
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	3314      	adds	r3, #20
 8009f7a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f7c:	69bb      	ldr	r3, [r7, #24]
 8009f7e:	e853 3f00 	ldrex	r3, [r3]
 8009f82:	617b      	str	r3, [r7, #20]
   return(result);
 8009f84:	697b      	ldr	r3, [r7, #20]
 8009f86:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009f8a:	62bb      	str	r3, [r7, #40]	; 0x28
 8009f8c:	68fb      	ldr	r3, [r7, #12]
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	3314      	adds	r3, #20
 8009f92:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009f94:	627a      	str	r2, [r7, #36]	; 0x24
 8009f96:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f98:	6a39      	ldr	r1, [r7, #32]
 8009f9a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009f9c:	e841 2300 	strex	r3, r2, [r1]
 8009fa0:	61fb      	str	r3, [r7, #28]
   return(result);
 8009fa2:	69fb      	ldr	r3, [r7, #28]
 8009fa4:	2b00      	cmp	r3, #0
 8009fa6:	d1e5      	bne.n	8009f74 <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 8009fa8:	2300      	movs	r3, #0
 8009faa:	e000      	b.n	8009fae <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 8009fac:	2302      	movs	r3, #2
  }
}
 8009fae:	4618      	mov	r0, r3
 8009fb0:	3730      	adds	r7, #48	; 0x30
 8009fb2:	46bd      	mov	sp, r7
 8009fb4:	bd80      	pop	{r7, pc}
 8009fb6:	bf00      	nop
 8009fb8:	0800a589 	.word	0x0800a589
 8009fbc:	0800a623 	.word	0x0800a623
 8009fc0:	0800a7a7 	.word	0x0800a7a7

08009fc4 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009fc4:	b580      	push	{r7, lr}
 8009fc6:	b084      	sub	sp, #16
 8009fc8:	af00      	add	r7, sp, #0
 8009fca:	60f8      	str	r0, [r7, #12]
 8009fcc:	60b9      	str	r1, [r7, #8]
 8009fce:	4613      	mov	r3, r2
 8009fd0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009fd2:	68fb      	ldr	r3, [r7, #12]
 8009fd4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8009fd8:	b2db      	uxtb	r3, r3
 8009fda:	2b20      	cmp	r3, #32
 8009fdc:	d112      	bne.n	800a004 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8009fde:	68bb      	ldr	r3, [r7, #8]
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	d002      	beq.n	8009fea <HAL_UART_Receive_DMA+0x26>
 8009fe4:	88fb      	ldrh	r3, [r7, #6]
 8009fe6:	2b00      	cmp	r3, #0
 8009fe8:	d101      	bne.n	8009fee <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8009fea:	2301      	movs	r3, #1
 8009fec:	e00b      	b.n	800a006 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009fee:	68fb      	ldr	r3, [r7, #12]
 8009ff0:	2200      	movs	r2, #0
 8009ff2:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8009ff4:	88fb      	ldrh	r3, [r7, #6]
 8009ff6:	461a      	mov	r2, r3
 8009ff8:	68b9      	ldr	r1, [r7, #8]
 8009ffa:	68f8      	ldr	r0, [r7, #12]
 8009ffc:	f000 fc1e 	bl	800a83c <UART_Start_Receive_DMA>
 800a000:	4603      	mov	r3, r0
 800a002:	e000      	b.n	800a006 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 800a004:	2302      	movs	r3, #2
  }
}
 800a006:	4618      	mov	r0, r3
 800a008:	3710      	adds	r7, #16
 800a00a:	46bd      	mov	sp, r7
 800a00c:	bd80      	pop	{r7, pc}
	...

0800a010 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a010:	b580      	push	{r7, lr}
 800a012:	b0ba      	sub	sp, #232	; 0xe8
 800a014:	af00      	add	r7, sp, #0
 800a016:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	681b      	ldr	r3, [r3, #0]
 800a01e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	68db      	ldr	r3, [r3, #12]
 800a028:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	695b      	ldr	r3, [r3, #20]
 800a032:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800a036:	2300      	movs	r3, #0
 800a038:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800a03c:	2300      	movs	r3, #0
 800a03e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800a042:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a046:	f003 030f 	and.w	r3, r3, #15
 800a04a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800a04e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a052:	2b00      	cmp	r3, #0
 800a054:	d10f      	bne.n	800a076 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a056:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a05a:	f003 0320 	and.w	r3, r3, #32
 800a05e:	2b00      	cmp	r3, #0
 800a060:	d009      	beq.n	800a076 <HAL_UART_IRQHandler+0x66>
 800a062:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a066:	f003 0320 	and.w	r3, r3, #32
 800a06a:	2b00      	cmp	r3, #0
 800a06c:	d003      	beq.n	800a076 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800a06e:	6878      	ldr	r0, [r7, #4]
 800a070:	f000 fd85 	bl	800ab7e <UART_Receive_IT>
      return;
 800a074:	e25b      	b.n	800a52e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800a076:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a07a:	2b00      	cmp	r3, #0
 800a07c:	f000 80de 	beq.w	800a23c <HAL_UART_IRQHandler+0x22c>
 800a080:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a084:	f003 0301 	and.w	r3, r3, #1
 800a088:	2b00      	cmp	r3, #0
 800a08a:	d106      	bne.n	800a09a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800a08c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a090:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800a094:	2b00      	cmp	r3, #0
 800a096:	f000 80d1 	beq.w	800a23c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800a09a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a09e:	f003 0301 	and.w	r3, r3, #1
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	d00b      	beq.n	800a0be <HAL_UART_IRQHandler+0xae>
 800a0a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a0aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a0ae:	2b00      	cmp	r3, #0
 800a0b0:	d005      	beq.n	800a0be <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a0b6:	f043 0201 	orr.w	r2, r3, #1
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a0be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a0c2:	f003 0304 	and.w	r3, r3, #4
 800a0c6:	2b00      	cmp	r3, #0
 800a0c8:	d00b      	beq.n	800a0e2 <HAL_UART_IRQHandler+0xd2>
 800a0ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a0ce:	f003 0301 	and.w	r3, r3, #1
 800a0d2:	2b00      	cmp	r3, #0
 800a0d4:	d005      	beq.n	800a0e2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a0da:	f043 0202 	orr.w	r2, r3, #2
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a0e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a0e6:	f003 0302 	and.w	r3, r3, #2
 800a0ea:	2b00      	cmp	r3, #0
 800a0ec:	d00b      	beq.n	800a106 <HAL_UART_IRQHandler+0xf6>
 800a0ee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a0f2:	f003 0301 	and.w	r3, r3, #1
 800a0f6:	2b00      	cmp	r3, #0
 800a0f8:	d005      	beq.n	800a106 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a0fe:	f043 0204 	orr.w	r2, r3, #4
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800a106:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a10a:	f003 0308 	and.w	r3, r3, #8
 800a10e:	2b00      	cmp	r3, #0
 800a110:	d011      	beq.n	800a136 <HAL_UART_IRQHandler+0x126>
 800a112:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a116:	f003 0320 	and.w	r3, r3, #32
 800a11a:	2b00      	cmp	r3, #0
 800a11c:	d105      	bne.n	800a12a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800a11e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a122:	f003 0301 	and.w	r3, r3, #1
 800a126:	2b00      	cmp	r3, #0
 800a128:	d005      	beq.n	800a136 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a12e:	f043 0208 	orr.w	r2, r3, #8
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a13a:	2b00      	cmp	r3, #0
 800a13c:	f000 81f2 	beq.w	800a524 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a140:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a144:	f003 0320 	and.w	r3, r3, #32
 800a148:	2b00      	cmp	r3, #0
 800a14a:	d008      	beq.n	800a15e <HAL_UART_IRQHandler+0x14e>
 800a14c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a150:	f003 0320 	and.w	r3, r3, #32
 800a154:	2b00      	cmp	r3, #0
 800a156:	d002      	beq.n	800a15e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800a158:	6878      	ldr	r0, [r7, #4]
 800a15a:	f000 fd10 	bl	800ab7e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	681b      	ldr	r3, [r3, #0]
 800a162:	695b      	ldr	r3, [r3, #20]
 800a164:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a168:	2b40      	cmp	r3, #64	; 0x40
 800a16a:	bf0c      	ite	eq
 800a16c:	2301      	moveq	r3, #1
 800a16e:	2300      	movne	r3, #0
 800a170:	b2db      	uxtb	r3, r3
 800a172:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a17a:	f003 0308 	and.w	r3, r3, #8
 800a17e:	2b00      	cmp	r3, #0
 800a180:	d103      	bne.n	800a18a <HAL_UART_IRQHandler+0x17a>
 800a182:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800a186:	2b00      	cmp	r3, #0
 800a188:	d04f      	beq.n	800a22a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a18a:	6878      	ldr	r0, [r7, #4]
 800a18c:	f000 fc18 	bl	800a9c0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	695b      	ldr	r3, [r3, #20]
 800a196:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a19a:	2b40      	cmp	r3, #64	; 0x40
 800a19c:	d141      	bne.n	800a222 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	3314      	adds	r3, #20
 800a1a4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1a8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800a1ac:	e853 3f00 	ldrex	r3, [r3]
 800a1b0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800a1b4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800a1b8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a1bc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	3314      	adds	r3, #20
 800a1c6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800a1ca:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800a1ce:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1d2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800a1d6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800a1da:	e841 2300 	strex	r3, r2, [r1]
 800a1de:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800a1e2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800a1e6:	2b00      	cmp	r3, #0
 800a1e8:	d1d9      	bne.n	800a19e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a1ee:	2b00      	cmp	r3, #0
 800a1f0:	d013      	beq.n	800a21a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a1f6:	4a7e      	ldr	r2, [pc, #504]	; (800a3f0 <HAL_UART_IRQHandler+0x3e0>)
 800a1f8:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a1fe:	4618      	mov	r0, r3
 800a200:	f7fc fcc8 	bl	8006b94 <HAL_DMA_Abort_IT>
 800a204:	4603      	mov	r3, r0
 800a206:	2b00      	cmp	r3, #0
 800a208:	d016      	beq.n	800a238 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a20e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a210:	687a      	ldr	r2, [r7, #4]
 800a212:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800a214:	4610      	mov	r0, r2
 800a216:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a218:	e00e      	b.n	800a238 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a21a:	6878      	ldr	r0, [r7, #4]
 800a21c:	f000 f99e 	bl	800a55c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a220:	e00a      	b.n	800a238 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a222:	6878      	ldr	r0, [r7, #4]
 800a224:	f000 f99a 	bl	800a55c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a228:	e006      	b.n	800a238 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a22a:	6878      	ldr	r0, [r7, #4]
 800a22c:	f000 f996 	bl	800a55c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	2200      	movs	r2, #0
 800a234:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 800a236:	e175      	b.n	800a524 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a238:	bf00      	nop
    return;
 800a23a:	e173      	b.n	800a524 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a240:	2b01      	cmp	r3, #1
 800a242:	f040 814f 	bne.w	800a4e4 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800a246:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a24a:	f003 0310 	and.w	r3, r3, #16
 800a24e:	2b00      	cmp	r3, #0
 800a250:	f000 8148 	beq.w	800a4e4 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800a254:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a258:	f003 0310 	and.w	r3, r3, #16
 800a25c:	2b00      	cmp	r3, #0
 800a25e:	f000 8141 	beq.w	800a4e4 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a262:	2300      	movs	r3, #0
 800a264:	60bb      	str	r3, [r7, #8]
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	681b      	ldr	r3, [r3, #0]
 800a26c:	60bb      	str	r3, [r7, #8]
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	681b      	ldr	r3, [r3, #0]
 800a272:	685b      	ldr	r3, [r3, #4]
 800a274:	60bb      	str	r3, [r7, #8]
 800a276:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	681b      	ldr	r3, [r3, #0]
 800a27c:	695b      	ldr	r3, [r3, #20]
 800a27e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a282:	2b40      	cmp	r3, #64	; 0x40
 800a284:	f040 80b6 	bne.w	800a3f4 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a28c:	681b      	ldr	r3, [r3, #0]
 800a28e:	685b      	ldr	r3, [r3, #4]
 800a290:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800a294:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800a298:	2b00      	cmp	r3, #0
 800a29a:	f000 8145 	beq.w	800a528 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a2a2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800a2a6:	429a      	cmp	r2, r3
 800a2a8:	f080 813e 	bcs.w	800a528 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800a2b2:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a2b8:	69db      	ldr	r3, [r3, #28]
 800a2ba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a2be:	f000 8088 	beq.w	800a3d2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	681b      	ldr	r3, [r3, #0]
 800a2c6:	330c      	adds	r3, #12
 800a2c8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2cc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800a2d0:	e853 3f00 	ldrex	r3, [r3]
 800a2d4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800a2d8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a2dc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a2e0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	681b      	ldr	r3, [r3, #0]
 800a2e8:	330c      	adds	r3, #12
 800a2ea:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800a2ee:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800a2f2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2f6:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800a2fa:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800a2fe:	e841 2300 	strex	r3, r2, [r1]
 800a302:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800a306:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a30a:	2b00      	cmp	r3, #0
 800a30c:	d1d9      	bne.n	800a2c2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	681b      	ldr	r3, [r3, #0]
 800a312:	3314      	adds	r3, #20
 800a314:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a316:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a318:	e853 3f00 	ldrex	r3, [r3]
 800a31c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800a31e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a320:	f023 0301 	bic.w	r3, r3, #1
 800a324:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	3314      	adds	r3, #20
 800a32e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800a332:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800a336:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a338:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800a33a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800a33e:	e841 2300 	strex	r3, r2, [r1]
 800a342:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800a344:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a346:	2b00      	cmp	r3, #0
 800a348:	d1e1      	bne.n	800a30e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	681b      	ldr	r3, [r3, #0]
 800a34e:	3314      	adds	r3, #20
 800a350:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a352:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a354:	e853 3f00 	ldrex	r3, [r3]
 800a358:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800a35a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a35c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a360:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	681b      	ldr	r3, [r3, #0]
 800a368:	3314      	adds	r3, #20
 800a36a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800a36e:	66fa      	str	r2, [r7, #108]	; 0x6c
 800a370:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a372:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800a374:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800a376:	e841 2300 	strex	r3, r2, [r1]
 800a37a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800a37c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a37e:	2b00      	cmp	r3, #0
 800a380:	d1e3      	bne.n	800a34a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	2220      	movs	r2, #32
 800a386:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	2200      	movs	r2, #0
 800a38e:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	681b      	ldr	r3, [r3, #0]
 800a394:	330c      	adds	r3, #12
 800a396:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a398:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a39a:	e853 3f00 	ldrex	r3, [r3]
 800a39e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800a3a0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a3a2:	f023 0310 	bic.w	r3, r3, #16
 800a3a6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	681b      	ldr	r3, [r3, #0]
 800a3ae:	330c      	adds	r3, #12
 800a3b0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800a3b4:	65ba      	str	r2, [r7, #88]	; 0x58
 800a3b6:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3b8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800a3ba:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a3bc:	e841 2300 	strex	r3, r2, [r1]
 800a3c0:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800a3c2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a3c4:	2b00      	cmp	r3, #0
 800a3c6:	d1e3      	bne.n	800a390 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a3cc:	4618      	mov	r0, r3
 800a3ce:	f7fc fb71 	bl	8006ab4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	2202      	movs	r2, #2
 800a3d6:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a3e0:	b29b      	uxth	r3, r3
 800a3e2:	1ad3      	subs	r3, r2, r3
 800a3e4:	b29b      	uxth	r3, r3
 800a3e6:	4619      	mov	r1, r3
 800a3e8:	6878      	ldr	r0, [r7, #4]
 800a3ea:	f000 f8c1 	bl	800a570 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800a3ee:	e09b      	b.n	800a528 <HAL_UART_IRQHandler+0x518>
 800a3f0:	0800aa87 	.word	0x0800aa87
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a3fc:	b29b      	uxth	r3, r3
 800a3fe:	1ad3      	subs	r3, r2, r3
 800a400:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a408:	b29b      	uxth	r3, r3
 800a40a:	2b00      	cmp	r3, #0
 800a40c:	f000 808e 	beq.w	800a52c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800a410:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800a414:	2b00      	cmp	r3, #0
 800a416:	f000 8089 	beq.w	800a52c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	330c      	adds	r3, #12
 800a420:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a422:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a424:	e853 3f00 	ldrex	r3, [r3]
 800a428:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800a42a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a42c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a430:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	330c      	adds	r3, #12
 800a43a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800a43e:	647a      	str	r2, [r7, #68]	; 0x44
 800a440:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a442:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800a444:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a446:	e841 2300 	strex	r3, r2, [r1]
 800a44a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800a44c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a44e:	2b00      	cmp	r3, #0
 800a450:	d1e3      	bne.n	800a41a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	3314      	adds	r3, #20
 800a458:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a45a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a45c:	e853 3f00 	ldrex	r3, [r3]
 800a460:	623b      	str	r3, [r7, #32]
   return(result);
 800a462:	6a3b      	ldr	r3, [r7, #32]
 800a464:	f023 0301 	bic.w	r3, r3, #1
 800a468:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	681b      	ldr	r3, [r3, #0]
 800a470:	3314      	adds	r3, #20
 800a472:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800a476:	633a      	str	r2, [r7, #48]	; 0x30
 800a478:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a47a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a47c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a47e:	e841 2300 	strex	r3, r2, [r1]
 800a482:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a484:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a486:	2b00      	cmp	r3, #0
 800a488:	d1e3      	bne.n	800a452 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	2220      	movs	r2, #32
 800a48e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	2200      	movs	r2, #0
 800a496:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	681b      	ldr	r3, [r3, #0]
 800a49c:	330c      	adds	r3, #12
 800a49e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4a0:	693b      	ldr	r3, [r7, #16]
 800a4a2:	e853 3f00 	ldrex	r3, [r3]
 800a4a6:	60fb      	str	r3, [r7, #12]
   return(result);
 800a4a8:	68fb      	ldr	r3, [r7, #12]
 800a4aa:	f023 0310 	bic.w	r3, r3, #16
 800a4ae:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	681b      	ldr	r3, [r3, #0]
 800a4b6:	330c      	adds	r3, #12
 800a4b8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800a4bc:	61fa      	str	r2, [r7, #28]
 800a4be:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4c0:	69b9      	ldr	r1, [r7, #24]
 800a4c2:	69fa      	ldr	r2, [r7, #28]
 800a4c4:	e841 2300 	strex	r3, r2, [r1]
 800a4c8:	617b      	str	r3, [r7, #20]
   return(result);
 800a4ca:	697b      	ldr	r3, [r7, #20]
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	d1e3      	bne.n	800a498 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	2202      	movs	r2, #2
 800a4d4:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a4d6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800a4da:	4619      	mov	r1, r3
 800a4dc:	6878      	ldr	r0, [r7, #4]
 800a4de:	f000 f847 	bl	800a570 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800a4e2:	e023      	b.n	800a52c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800a4e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a4e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a4ec:	2b00      	cmp	r3, #0
 800a4ee:	d009      	beq.n	800a504 <HAL_UART_IRQHandler+0x4f4>
 800a4f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a4f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a4f8:	2b00      	cmp	r3, #0
 800a4fa:	d003      	beq.n	800a504 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800a4fc:	6878      	ldr	r0, [r7, #4]
 800a4fe:	f000 fad6 	bl	800aaae <UART_Transmit_IT>
    return;
 800a502:	e014      	b.n	800a52e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800a504:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a508:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a50c:	2b00      	cmp	r3, #0
 800a50e:	d00e      	beq.n	800a52e <HAL_UART_IRQHandler+0x51e>
 800a510:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a514:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a518:	2b00      	cmp	r3, #0
 800a51a:	d008      	beq.n	800a52e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800a51c:	6878      	ldr	r0, [r7, #4]
 800a51e:	f000 fb16 	bl	800ab4e <UART_EndTransmit_IT>
    return;
 800a522:	e004      	b.n	800a52e <HAL_UART_IRQHandler+0x51e>
    return;
 800a524:	bf00      	nop
 800a526:	e002      	b.n	800a52e <HAL_UART_IRQHandler+0x51e>
      return;
 800a528:	bf00      	nop
 800a52a:	e000      	b.n	800a52e <HAL_UART_IRQHandler+0x51e>
      return;
 800a52c:	bf00      	nop
  }
}
 800a52e:	37e8      	adds	r7, #232	; 0xe8
 800a530:	46bd      	mov	sp, r7
 800a532:	bd80      	pop	{r7, pc}

0800a534 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800a534:	b480      	push	{r7}
 800a536:	b083      	sub	sp, #12
 800a538:	af00      	add	r7, sp, #0
 800a53a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800a53c:	bf00      	nop
 800a53e:	370c      	adds	r7, #12
 800a540:	46bd      	mov	sp, r7
 800a542:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a546:	4770      	bx	lr

0800a548 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800a548:	b480      	push	{r7}
 800a54a:	b083      	sub	sp, #12
 800a54c:	af00      	add	r7, sp, #0
 800a54e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800a550:	bf00      	nop
 800a552:	370c      	adds	r7, #12
 800a554:	46bd      	mov	sp, r7
 800a556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a55a:	4770      	bx	lr

0800a55c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a55c:	b480      	push	{r7}
 800a55e:	b083      	sub	sp, #12
 800a560:	af00      	add	r7, sp, #0
 800a562:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800a564:	bf00      	nop
 800a566:	370c      	adds	r7, #12
 800a568:	46bd      	mov	sp, r7
 800a56a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a56e:	4770      	bx	lr

0800a570 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a570:	b480      	push	{r7}
 800a572:	b083      	sub	sp, #12
 800a574:	af00      	add	r7, sp, #0
 800a576:	6078      	str	r0, [r7, #4]
 800a578:	460b      	mov	r3, r1
 800a57a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a57c:	bf00      	nop
 800a57e:	370c      	adds	r7, #12
 800a580:	46bd      	mov	sp, r7
 800a582:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a586:	4770      	bx	lr

0800a588 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800a588:	b580      	push	{r7, lr}
 800a58a:	b090      	sub	sp, #64	; 0x40
 800a58c:	af00      	add	r7, sp, #0
 800a58e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a594:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	681b      	ldr	r3, [r3, #0]
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a5a0:	2b00      	cmp	r3, #0
 800a5a2:	d137      	bne.n	800a614 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 800a5a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a5a6:	2200      	movs	r2, #0
 800a5a8:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800a5aa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a5ac:	681b      	ldr	r3, [r3, #0]
 800a5ae:	3314      	adds	r3, #20
 800a5b0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5b4:	e853 3f00 	ldrex	r3, [r3]
 800a5b8:	623b      	str	r3, [r7, #32]
   return(result);
 800a5ba:	6a3b      	ldr	r3, [r7, #32]
 800a5bc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a5c0:	63bb      	str	r3, [r7, #56]	; 0x38
 800a5c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a5c4:	681b      	ldr	r3, [r3, #0]
 800a5c6:	3314      	adds	r3, #20
 800a5c8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a5ca:	633a      	str	r2, [r7, #48]	; 0x30
 800a5cc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a5ce:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a5d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a5d2:	e841 2300 	strex	r3, r2, [r1]
 800a5d6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a5d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a5da:	2b00      	cmp	r3, #0
 800a5dc:	d1e5      	bne.n	800a5aa <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a5de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	330c      	adds	r3, #12
 800a5e4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5e6:	693b      	ldr	r3, [r7, #16]
 800a5e8:	e853 3f00 	ldrex	r3, [r3]
 800a5ec:	60fb      	str	r3, [r7, #12]
   return(result);
 800a5ee:	68fb      	ldr	r3, [r7, #12]
 800a5f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a5f4:	637b      	str	r3, [r7, #52]	; 0x34
 800a5f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a5f8:	681b      	ldr	r3, [r3, #0]
 800a5fa:	330c      	adds	r3, #12
 800a5fc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a5fe:	61fa      	str	r2, [r7, #28]
 800a600:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a602:	69b9      	ldr	r1, [r7, #24]
 800a604:	69fa      	ldr	r2, [r7, #28]
 800a606:	e841 2300 	strex	r3, r2, [r1]
 800a60a:	617b      	str	r3, [r7, #20]
   return(result);
 800a60c:	697b      	ldr	r3, [r7, #20]
 800a60e:	2b00      	cmp	r3, #0
 800a610:	d1e5      	bne.n	800a5de <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a612:	e002      	b.n	800a61a <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800a614:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800a616:	f7f9 fe05 	bl	8004224 <HAL_UART_TxCpltCallback>
}
 800a61a:	bf00      	nop
 800a61c:	3740      	adds	r7, #64	; 0x40
 800a61e:	46bd      	mov	sp, r7
 800a620:	bd80      	pop	{r7, pc}

0800a622 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a622:	b580      	push	{r7, lr}
 800a624:	b084      	sub	sp, #16
 800a626:	af00      	add	r7, sp, #0
 800a628:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a62e:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800a630:	68f8      	ldr	r0, [r7, #12]
 800a632:	f7ff ff7f 	bl	800a534 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a636:	bf00      	nop
 800a638:	3710      	adds	r7, #16
 800a63a:	46bd      	mov	sp, r7
 800a63c:	bd80      	pop	{r7, pc}

0800a63e <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a63e:	b580      	push	{r7, lr}
 800a640:	b09c      	sub	sp, #112	; 0x70
 800a642:	af00      	add	r7, sp, #0
 800a644:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a64a:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	681b      	ldr	r3, [r3, #0]
 800a650:	681b      	ldr	r3, [r3, #0]
 800a652:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a656:	2b00      	cmp	r3, #0
 800a658:	d172      	bne.n	800a740 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800a65a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a65c:	2200      	movs	r2, #0
 800a65e:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a660:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a662:	681b      	ldr	r3, [r3, #0]
 800a664:	330c      	adds	r3, #12
 800a666:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a668:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a66a:	e853 3f00 	ldrex	r3, [r3]
 800a66e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800a670:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a672:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a676:	66bb      	str	r3, [r7, #104]	; 0x68
 800a678:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a67a:	681b      	ldr	r3, [r3, #0]
 800a67c:	330c      	adds	r3, #12
 800a67e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800a680:	65ba      	str	r2, [r7, #88]	; 0x58
 800a682:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a684:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800a686:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a688:	e841 2300 	strex	r3, r2, [r1]
 800a68c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800a68e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a690:	2b00      	cmp	r3, #0
 800a692:	d1e5      	bne.n	800a660 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a694:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a696:	681b      	ldr	r3, [r3, #0]
 800a698:	3314      	adds	r3, #20
 800a69a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a69c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a69e:	e853 3f00 	ldrex	r3, [r3]
 800a6a2:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800a6a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a6a6:	f023 0301 	bic.w	r3, r3, #1
 800a6aa:	667b      	str	r3, [r7, #100]	; 0x64
 800a6ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	3314      	adds	r3, #20
 800a6b2:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800a6b4:	647a      	str	r2, [r7, #68]	; 0x44
 800a6b6:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6b8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800a6ba:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a6bc:	e841 2300 	strex	r3, r2, [r1]
 800a6c0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800a6c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a6c4:	2b00      	cmp	r3, #0
 800a6c6:	d1e5      	bne.n	800a694 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a6c8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	3314      	adds	r3, #20
 800a6ce:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a6d2:	e853 3f00 	ldrex	r3, [r3]
 800a6d6:	623b      	str	r3, [r7, #32]
   return(result);
 800a6d8:	6a3b      	ldr	r3, [r7, #32]
 800a6da:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a6de:	663b      	str	r3, [r7, #96]	; 0x60
 800a6e0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a6e2:	681b      	ldr	r3, [r3, #0]
 800a6e4:	3314      	adds	r3, #20
 800a6e6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800a6e8:	633a      	str	r2, [r7, #48]	; 0x30
 800a6ea:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6ec:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a6ee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a6f0:	e841 2300 	strex	r3, r2, [r1]
 800a6f4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a6f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a6f8:	2b00      	cmp	r3, #0
 800a6fa:	d1e5      	bne.n	800a6c8 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800a6fc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a6fe:	2220      	movs	r2, #32
 800a700:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a704:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a706:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a708:	2b01      	cmp	r3, #1
 800a70a:	d119      	bne.n	800a740 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a70c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	330c      	adds	r3, #12
 800a712:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a714:	693b      	ldr	r3, [r7, #16]
 800a716:	e853 3f00 	ldrex	r3, [r3]
 800a71a:	60fb      	str	r3, [r7, #12]
   return(result);
 800a71c:	68fb      	ldr	r3, [r7, #12]
 800a71e:	f023 0310 	bic.w	r3, r3, #16
 800a722:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a724:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a726:	681b      	ldr	r3, [r3, #0]
 800a728:	330c      	adds	r3, #12
 800a72a:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800a72c:	61fa      	str	r2, [r7, #28]
 800a72e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a730:	69b9      	ldr	r1, [r7, #24]
 800a732:	69fa      	ldr	r2, [r7, #28]
 800a734:	e841 2300 	strex	r3, r2, [r1]
 800a738:	617b      	str	r3, [r7, #20]
   return(result);
 800a73a:	697b      	ldr	r3, [r7, #20]
 800a73c:	2b00      	cmp	r3, #0
 800a73e:	d1e5      	bne.n	800a70c <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a740:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a742:	2200      	movs	r2, #0
 800a744:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a746:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a748:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a74a:	2b01      	cmp	r3, #1
 800a74c:	d106      	bne.n	800a75c <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a74e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a750:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a752:	4619      	mov	r1, r3
 800a754:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800a756:	f7ff ff0b 	bl	800a570 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a75a:	e002      	b.n	800a762 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800a75c:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800a75e:	f7f9 fd7d 	bl	800425c <HAL_UART_RxCpltCallback>
}
 800a762:	bf00      	nop
 800a764:	3770      	adds	r7, #112	; 0x70
 800a766:	46bd      	mov	sp, r7
 800a768:	bd80      	pop	{r7, pc}

0800a76a <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a76a:	b580      	push	{r7, lr}
 800a76c:	b084      	sub	sp, #16
 800a76e:	af00      	add	r7, sp, #0
 800a770:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a776:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800a778:	68fb      	ldr	r3, [r7, #12]
 800a77a:	2201      	movs	r2, #1
 800a77c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a77e:	68fb      	ldr	r3, [r7, #12]
 800a780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a782:	2b01      	cmp	r3, #1
 800a784:	d108      	bne.n	800a798 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800a786:	68fb      	ldr	r3, [r7, #12]
 800a788:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a78a:	085b      	lsrs	r3, r3, #1
 800a78c:	b29b      	uxth	r3, r3
 800a78e:	4619      	mov	r1, r3
 800a790:	68f8      	ldr	r0, [r7, #12]
 800a792:	f7ff feed 	bl	800a570 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a796:	e002      	b.n	800a79e <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 800a798:	68f8      	ldr	r0, [r7, #12]
 800a79a:	f7ff fed5 	bl	800a548 <HAL_UART_RxHalfCpltCallback>
}
 800a79e:	bf00      	nop
 800a7a0:	3710      	adds	r7, #16
 800a7a2:	46bd      	mov	sp, r7
 800a7a4:	bd80      	pop	{r7, pc}

0800a7a6 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800a7a6:	b580      	push	{r7, lr}
 800a7a8:	b084      	sub	sp, #16
 800a7aa:	af00      	add	r7, sp, #0
 800a7ac:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800a7ae:	2300      	movs	r3, #0
 800a7b0:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a7b6:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800a7b8:	68bb      	ldr	r3, [r7, #8]
 800a7ba:	681b      	ldr	r3, [r3, #0]
 800a7bc:	695b      	ldr	r3, [r3, #20]
 800a7be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a7c2:	2b80      	cmp	r3, #128	; 0x80
 800a7c4:	bf0c      	ite	eq
 800a7c6:	2301      	moveq	r3, #1
 800a7c8:	2300      	movne	r3, #0
 800a7ca:	b2db      	uxtb	r3, r3
 800a7cc:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800a7ce:	68bb      	ldr	r3, [r7, #8]
 800a7d0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a7d4:	b2db      	uxtb	r3, r3
 800a7d6:	2b21      	cmp	r3, #33	; 0x21
 800a7d8:	d108      	bne.n	800a7ec <UART_DMAError+0x46>
 800a7da:	68fb      	ldr	r3, [r7, #12]
 800a7dc:	2b00      	cmp	r3, #0
 800a7de:	d005      	beq.n	800a7ec <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800a7e0:	68bb      	ldr	r3, [r7, #8]
 800a7e2:	2200      	movs	r2, #0
 800a7e4:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800a7e6:	68b8      	ldr	r0, [r7, #8]
 800a7e8:	f000 f8c2 	bl	800a970 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800a7ec:	68bb      	ldr	r3, [r7, #8]
 800a7ee:	681b      	ldr	r3, [r3, #0]
 800a7f0:	695b      	ldr	r3, [r3, #20]
 800a7f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a7f6:	2b40      	cmp	r3, #64	; 0x40
 800a7f8:	bf0c      	ite	eq
 800a7fa:	2301      	moveq	r3, #1
 800a7fc:	2300      	movne	r3, #0
 800a7fe:	b2db      	uxtb	r3, r3
 800a800:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800a802:	68bb      	ldr	r3, [r7, #8]
 800a804:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800a808:	b2db      	uxtb	r3, r3
 800a80a:	2b22      	cmp	r3, #34	; 0x22
 800a80c:	d108      	bne.n	800a820 <UART_DMAError+0x7a>
 800a80e:	68fb      	ldr	r3, [r7, #12]
 800a810:	2b00      	cmp	r3, #0
 800a812:	d005      	beq.n	800a820 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800a814:	68bb      	ldr	r3, [r7, #8]
 800a816:	2200      	movs	r2, #0
 800a818:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800a81a:	68b8      	ldr	r0, [r7, #8]
 800a81c:	f000 f8d0 	bl	800a9c0 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800a820:	68bb      	ldr	r3, [r7, #8]
 800a822:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a824:	f043 0210 	orr.w	r2, r3, #16
 800a828:	68bb      	ldr	r3, [r7, #8]
 800a82a:	645a      	str	r2, [r3, #68]	; 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a82c:	68b8      	ldr	r0, [r7, #8]
 800a82e:	f7ff fe95 	bl	800a55c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a832:	bf00      	nop
 800a834:	3710      	adds	r7, #16
 800a836:	46bd      	mov	sp, r7
 800a838:	bd80      	pop	{r7, pc}
	...

0800a83c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a83c:	b580      	push	{r7, lr}
 800a83e:	b098      	sub	sp, #96	; 0x60
 800a840:	af00      	add	r7, sp, #0
 800a842:	60f8      	str	r0, [r7, #12]
 800a844:	60b9      	str	r1, [r7, #8]
 800a846:	4613      	mov	r3, r2
 800a848:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800a84a:	68ba      	ldr	r2, [r7, #8]
 800a84c:	68fb      	ldr	r3, [r7, #12]
 800a84e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800a850:	68fb      	ldr	r3, [r7, #12]
 800a852:	88fa      	ldrh	r2, [r7, #6]
 800a854:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a856:	68fb      	ldr	r3, [r7, #12]
 800a858:	2200      	movs	r2, #0
 800a85a:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a85c:	68fb      	ldr	r3, [r7, #12]
 800a85e:	2222      	movs	r2, #34	; 0x22
 800a860:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800a864:	68fb      	ldr	r3, [r7, #12]
 800a866:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a868:	4a3e      	ldr	r2, [pc, #248]	; (800a964 <UART_Start_Receive_DMA+0x128>)
 800a86a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800a86c:	68fb      	ldr	r3, [r7, #12]
 800a86e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a870:	4a3d      	ldr	r2, [pc, #244]	; (800a968 <UART_Start_Receive_DMA+0x12c>)
 800a872:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800a874:	68fb      	ldr	r3, [r7, #12]
 800a876:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a878:	4a3c      	ldr	r2, [pc, #240]	; (800a96c <UART_Start_Receive_DMA+0x130>)
 800a87a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800a87c:	68fb      	ldr	r3, [r7, #12]
 800a87e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a880:	2200      	movs	r2, #0
 800a882:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800a884:	f107 0308 	add.w	r3, r7, #8
 800a888:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800a88a:	68fb      	ldr	r3, [r7, #12]
 800a88c:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800a88e:	68fb      	ldr	r3, [r7, #12]
 800a890:	681b      	ldr	r3, [r3, #0]
 800a892:	3304      	adds	r3, #4
 800a894:	4619      	mov	r1, r3
 800a896:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a898:	681a      	ldr	r2, [r3, #0]
 800a89a:	88fb      	ldrh	r3, [r7, #6]
 800a89c:	f7fc f8b2 	bl	8006a04 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800a8a0:	2300      	movs	r3, #0
 800a8a2:	613b      	str	r3, [r7, #16]
 800a8a4:	68fb      	ldr	r3, [r7, #12]
 800a8a6:	681b      	ldr	r3, [r3, #0]
 800a8a8:	681b      	ldr	r3, [r3, #0]
 800a8aa:	613b      	str	r3, [r7, #16]
 800a8ac:	68fb      	ldr	r3, [r7, #12]
 800a8ae:	681b      	ldr	r3, [r3, #0]
 800a8b0:	685b      	ldr	r3, [r3, #4]
 800a8b2:	613b      	str	r3, [r7, #16]
 800a8b4:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 800a8b6:	68fb      	ldr	r3, [r7, #12]
 800a8b8:	691b      	ldr	r3, [r3, #16]
 800a8ba:	2b00      	cmp	r3, #0
 800a8bc:	d019      	beq.n	800a8f2 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a8be:	68fb      	ldr	r3, [r7, #12]
 800a8c0:	681b      	ldr	r3, [r3, #0]
 800a8c2:	330c      	adds	r3, #12
 800a8c4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a8c6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a8c8:	e853 3f00 	ldrex	r3, [r3]
 800a8cc:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800a8ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a8d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a8d4:	65bb      	str	r3, [r7, #88]	; 0x58
 800a8d6:	68fb      	ldr	r3, [r7, #12]
 800a8d8:	681b      	ldr	r3, [r3, #0]
 800a8da:	330c      	adds	r3, #12
 800a8dc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a8de:	64fa      	str	r2, [r7, #76]	; 0x4c
 800a8e0:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a8e2:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800a8e4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800a8e6:	e841 2300 	strex	r3, r2, [r1]
 800a8ea:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800a8ec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a8ee:	2b00      	cmp	r3, #0
 800a8f0:	d1e5      	bne.n	800a8be <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a8f2:	68fb      	ldr	r3, [r7, #12]
 800a8f4:	681b      	ldr	r3, [r3, #0]
 800a8f6:	3314      	adds	r3, #20
 800a8f8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a8fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a8fc:	e853 3f00 	ldrex	r3, [r3]
 800a900:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a902:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a904:	f043 0301 	orr.w	r3, r3, #1
 800a908:	657b      	str	r3, [r7, #84]	; 0x54
 800a90a:	68fb      	ldr	r3, [r7, #12]
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	3314      	adds	r3, #20
 800a910:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800a912:	63ba      	str	r2, [r7, #56]	; 0x38
 800a914:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a916:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800a918:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a91a:	e841 2300 	strex	r3, r2, [r1]
 800a91e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800a920:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a922:	2b00      	cmp	r3, #0
 800a924:	d1e5      	bne.n	800a8f2 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a926:	68fb      	ldr	r3, [r7, #12]
 800a928:	681b      	ldr	r3, [r3, #0]
 800a92a:	3314      	adds	r3, #20
 800a92c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a92e:	69bb      	ldr	r3, [r7, #24]
 800a930:	e853 3f00 	ldrex	r3, [r3]
 800a934:	617b      	str	r3, [r7, #20]
   return(result);
 800a936:	697b      	ldr	r3, [r7, #20]
 800a938:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a93c:	653b      	str	r3, [r7, #80]	; 0x50
 800a93e:	68fb      	ldr	r3, [r7, #12]
 800a940:	681b      	ldr	r3, [r3, #0]
 800a942:	3314      	adds	r3, #20
 800a944:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800a946:	627a      	str	r2, [r7, #36]	; 0x24
 800a948:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a94a:	6a39      	ldr	r1, [r7, #32]
 800a94c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a94e:	e841 2300 	strex	r3, r2, [r1]
 800a952:	61fb      	str	r3, [r7, #28]
   return(result);
 800a954:	69fb      	ldr	r3, [r7, #28]
 800a956:	2b00      	cmp	r3, #0
 800a958:	d1e5      	bne.n	800a926 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 800a95a:	2300      	movs	r3, #0
}
 800a95c:	4618      	mov	r0, r3
 800a95e:	3760      	adds	r7, #96	; 0x60
 800a960:	46bd      	mov	sp, r7
 800a962:	bd80      	pop	{r7, pc}
 800a964:	0800a63f 	.word	0x0800a63f
 800a968:	0800a76b 	.word	0x0800a76b
 800a96c:	0800a7a7 	.word	0x0800a7a7

0800a970 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800a970:	b480      	push	{r7}
 800a972:	b089      	sub	sp, #36	; 0x24
 800a974:	af00      	add	r7, sp, #0
 800a976:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	681b      	ldr	r3, [r3, #0]
 800a97c:	330c      	adds	r3, #12
 800a97e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a980:	68fb      	ldr	r3, [r7, #12]
 800a982:	e853 3f00 	ldrex	r3, [r3]
 800a986:	60bb      	str	r3, [r7, #8]
   return(result);
 800a988:	68bb      	ldr	r3, [r7, #8]
 800a98a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800a98e:	61fb      	str	r3, [r7, #28]
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	681b      	ldr	r3, [r3, #0]
 800a994:	330c      	adds	r3, #12
 800a996:	69fa      	ldr	r2, [r7, #28]
 800a998:	61ba      	str	r2, [r7, #24]
 800a99a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a99c:	6979      	ldr	r1, [r7, #20]
 800a99e:	69ba      	ldr	r2, [r7, #24]
 800a9a0:	e841 2300 	strex	r3, r2, [r1]
 800a9a4:	613b      	str	r3, [r7, #16]
   return(result);
 800a9a6:	693b      	ldr	r3, [r7, #16]
 800a9a8:	2b00      	cmp	r3, #0
 800a9aa:	d1e5      	bne.n	800a978 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	2220      	movs	r2, #32
 800a9b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
}
 800a9b4:	bf00      	nop
 800a9b6:	3724      	adds	r7, #36	; 0x24
 800a9b8:	46bd      	mov	sp, r7
 800a9ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9be:	4770      	bx	lr

0800a9c0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a9c0:	b480      	push	{r7}
 800a9c2:	b095      	sub	sp, #84	; 0x54
 800a9c4:	af00      	add	r7, sp, #0
 800a9c6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	681b      	ldr	r3, [r3, #0]
 800a9cc:	330c      	adds	r3, #12
 800a9ce:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a9d2:	e853 3f00 	ldrex	r3, [r3]
 800a9d6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800a9d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a9da:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a9de:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	681b      	ldr	r3, [r3, #0]
 800a9e4:	330c      	adds	r3, #12
 800a9e6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800a9e8:	643a      	str	r2, [r7, #64]	; 0x40
 800a9ea:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9ec:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a9ee:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a9f0:	e841 2300 	strex	r3, r2, [r1]
 800a9f4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a9f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a9f8:	2b00      	cmp	r3, #0
 800a9fa:	d1e5      	bne.n	800a9c8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	681b      	ldr	r3, [r3, #0]
 800aa00:	3314      	adds	r3, #20
 800aa02:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa04:	6a3b      	ldr	r3, [r7, #32]
 800aa06:	e853 3f00 	ldrex	r3, [r3]
 800aa0a:	61fb      	str	r3, [r7, #28]
   return(result);
 800aa0c:	69fb      	ldr	r3, [r7, #28]
 800aa0e:	f023 0301 	bic.w	r3, r3, #1
 800aa12:	64bb      	str	r3, [r7, #72]	; 0x48
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	681b      	ldr	r3, [r3, #0]
 800aa18:	3314      	adds	r3, #20
 800aa1a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800aa1c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800aa1e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa20:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800aa22:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800aa24:	e841 2300 	strex	r3, r2, [r1]
 800aa28:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800aa2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa2c:	2b00      	cmp	r3, #0
 800aa2e:	d1e5      	bne.n	800a9fc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aa34:	2b01      	cmp	r3, #1
 800aa36:	d119      	bne.n	800aa6c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	681b      	ldr	r3, [r3, #0]
 800aa3c:	330c      	adds	r3, #12
 800aa3e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa40:	68fb      	ldr	r3, [r7, #12]
 800aa42:	e853 3f00 	ldrex	r3, [r3]
 800aa46:	60bb      	str	r3, [r7, #8]
   return(result);
 800aa48:	68bb      	ldr	r3, [r7, #8]
 800aa4a:	f023 0310 	bic.w	r3, r3, #16
 800aa4e:	647b      	str	r3, [r7, #68]	; 0x44
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	330c      	adds	r3, #12
 800aa56:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800aa58:	61ba      	str	r2, [r7, #24]
 800aa5a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa5c:	6979      	ldr	r1, [r7, #20]
 800aa5e:	69ba      	ldr	r2, [r7, #24]
 800aa60:	e841 2300 	strex	r3, r2, [r1]
 800aa64:	613b      	str	r3, [r7, #16]
   return(result);
 800aa66:	693b      	ldr	r3, [r7, #16]
 800aa68:	2b00      	cmp	r3, #0
 800aa6a:	d1e5      	bne.n	800aa38 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	2220      	movs	r2, #32
 800aa70:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	2200      	movs	r2, #0
 800aa78:	631a      	str	r2, [r3, #48]	; 0x30
}
 800aa7a:	bf00      	nop
 800aa7c:	3754      	adds	r7, #84	; 0x54
 800aa7e:	46bd      	mov	sp, r7
 800aa80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa84:	4770      	bx	lr

0800aa86 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800aa86:	b580      	push	{r7, lr}
 800aa88:	b084      	sub	sp, #16
 800aa8a:	af00      	add	r7, sp, #0
 800aa8c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa92:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800aa94:	68fb      	ldr	r3, [r7, #12]
 800aa96:	2200      	movs	r2, #0
 800aa98:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800aa9a:	68fb      	ldr	r3, [r7, #12]
 800aa9c:	2200      	movs	r2, #0
 800aa9e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800aaa0:	68f8      	ldr	r0, [r7, #12]
 800aaa2:	f7ff fd5b 	bl	800a55c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800aaa6:	bf00      	nop
 800aaa8:	3710      	adds	r7, #16
 800aaaa:	46bd      	mov	sp, r7
 800aaac:	bd80      	pop	{r7, pc}

0800aaae <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800aaae:	b480      	push	{r7}
 800aab0:	b085      	sub	sp, #20
 800aab2:	af00      	add	r7, sp, #0
 800aab4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800aabc:	b2db      	uxtb	r3, r3
 800aabe:	2b21      	cmp	r3, #33	; 0x21
 800aac0:	d13e      	bne.n	800ab40 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	689b      	ldr	r3, [r3, #8]
 800aac6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800aaca:	d114      	bne.n	800aaf6 <UART_Transmit_IT+0x48>
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	691b      	ldr	r3, [r3, #16]
 800aad0:	2b00      	cmp	r3, #0
 800aad2:	d110      	bne.n	800aaf6 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	6a1b      	ldr	r3, [r3, #32]
 800aad8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800aada:	68fb      	ldr	r3, [r7, #12]
 800aadc:	881b      	ldrh	r3, [r3, #0]
 800aade:	461a      	mov	r2, r3
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	681b      	ldr	r3, [r3, #0]
 800aae4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800aae8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	6a1b      	ldr	r3, [r3, #32]
 800aaee:	1c9a      	adds	r2, r3, #2
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	621a      	str	r2, [r3, #32]
 800aaf4:	e008      	b.n	800ab08 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	6a1b      	ldr	r3, [r3, #32]
 800aafa:	1c59      	adds	r1, r3, #1
 800aafc:	687a      	ldr	r2, [r7, #4]
 800aafe:	6211      	str	r1, [r2, #32]
 800ab00:	781a      	ldrb	r2, [r3, #0]
 800ab02:	687b      	ldr	r3, [r7, #4]
 800ab04:	681b      	ldr	r3, [r3, #0]
 800ab06:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800ab0c:	b29b      	uxth	r3, r3
 800ab0e:	3b01      	subs	r3, #1
 800ab10:	b29b      	uxth	r3, r3
 800ab12:	687a      	ldr	r2, [r7, #4]
 800ab14:	4619      	mov	r1, r3
 800ab16:	84d1      	strh	r1, [r2, #38]	; 0x26
 800ab18:	2b00      	cmp	r3, #0
 800ab1a:	d10f      	bne.n	800ab3c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	681b      	ldr	r3, [r3, #0]
 800ab20:	68da      	ldr	r2, [r3, #12]
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	681b      	ldr	r3, [r3, #0]
 800ab26:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800ab2a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	681b      	ldr	r3, [r3, #0]
 800ab30:	68da      	ldr	r2, [r3, #12]
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	681b      	ldr	r3, [r3, #0]
 800ab36:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ab3a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800ab3c:	2300      	movs	r3, #0
 800ab3e:	e000      	b.n	800ab42 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800ab40:	2302      	movs	r3, #2
  }
}
 800ab42:	4618      	mov	r0, r3
 800ab44:	3714      	adds	r7, #20
 800ab46:	46bd      	mov	sp, r7
 800ab48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab4c:	4770      	bx	lr

0800ab4e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800ab4e:	b580      	push	{r7, lr}
 800ab50:	b082      	sub	sp, #8
 800ab52:	af00      	add	r7, sp, #0
 800ab54:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	681b      	ldr	r3, [r3, #0]
 800ab5a:	68da      	ldr	r2, [r3, #12]
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	681b      	ldr	r3, [r3, #0]
 800ab60:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ab64:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	2220      	movs	r2, #32
 800ab6a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800ab6e:	6878      	ldr	r0, [r7, #4]
 800ab70:	f7f9 fb58 	bl	8004224 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800ab74:	2300      	movs	r3, #0
}
 800ab76:	4618      	mov	r0, r3
 800ab78:	3708      	adds	r7, #8
 800ab7a:	46bd      	mov	sp, r7
 800ab7c:	bd80      	pop	{r7, pc}

0800ab7e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800ab7e:	b580      	push	{r7, lr}
 800ab80:	b08c      	sub	sp, #48	; 0x30
 800ab82:	af00      	add	r7, sp, #0
 800ab84:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800ab8c:	b2db      	uxtb	r3, r3
 800ab8e:	2b22      	cmp	r3, #34	; 0x22
 800ab90:	f040 80ae 	bne.w	800acf0 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	689b      	ldr	r3, [r3, #8]
 800ab98:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ab9c:	d117      	bne.n	800abce <UART_Receive_IT+0x50>
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	691b      	ldr	r3, [r3, #16]
 800aba2:	2b00      	cmp	r3, #0
 800aba4:	d113      	bne.n	800abce <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800aba6:	2300      	movs	r3, #0
 800aba8:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800abae:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	681b      	ldr	r3, [r3, #0]
 800abb4:	685b      	ldr	r3, [r3, #4]
 800abb6:	b29b      	uxth	r3, r3
 800abb8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800abbc:	b29a      	uxth	r2, r3
 800abbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800abc0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800abc6:	1c9a      	adds	r2, r3, #2
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	629a      	str	r2, [r3, #40]	; 0x28
 800abcc:	e026      	b.n	800ac1c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800abd2:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800abd4:	2300      	movs	r3, #0
 800abd6:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	689b      	ldr	r3, [r3, #8]
 800abdc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800abe0:	d007      	beq.n	800abf2 <UART_Receive_IT+0x74>
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	689b      	ldr	r3, [r3, #8]
 800abe6:	2b00      	cmp	r3, #0
 800abe8:	d10a      	bne.n	800ac00 <UART_Receive_IT+0x82>
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	691b      	ldr	r3, [r3, #16]
 800abee:	2b00      	cmp	r3, #0
 800abf0:	d106      	bne.n	800ac00 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	681b      	ldr	r3, [r3, #0]
 800abf6:	685b      	ldr	r3, [r3, #4]
 800abf8:	b2da      	uxtb	r2, r3
 800abfa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800abfc:	701a      	strb	r2, [r3, #0]
 800abfe:	e008      	b.n	800ac12 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	681b      	ldr	r3, [r3, #0]
 800ac04:	685b      	ldr	r3, [r3, #4]
 800ac06:	b2db      	uxtb	r3, r3
 800ac08:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ac0c:	b2da      	uxtb	r2, r3
 800ac0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ac10:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ac16:	1c5a      	adds	r2, r3, #1
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800ac20:	b29b      	uxth	r3, r3
 800ac22:	3b01      	subs	r3, #1
 800ac24:	b29b      	uxth	r3, r3
 800ac26:	687a      	ldr	r2, [r7, #4]
 800ac28:	4619      	mov	r1, r3
 800ac2a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	d15d      	bne.n	800acec <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	681b      	ldr	r3, [r3, #0]
 800ac34:	68da      	ldr	r2, [r3, #12]
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	681b      	ldr	r3, [r3, #0]
 800ac3a:	f022 0220 	bic.w	r2, r2, #32
 800ac3e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	681b      	ldr	r3, [r3, #0]
 800ac44:	68da      	ldr	r2, [r3, #12]
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	681b      	ldr	r3, [r3, #0]
 800ac4a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800ac4e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	681b      	ldr	r3, [r3, #0]
 800ac54:	695a      	ldr	r2, [r3, #20]
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	681b      	ldr	r3, [r3, #0]
 800ac5a:	f022 0201 	bic.w	r2, r2, #1
 800ac5e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	2220      	movs	r2, #32
 800ac64:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	2200      	movs	r2, #0
 800ac6c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ac72:	2b01      	cmp	r3, #1
 800ac74:	d135      	bne.n	800ace2 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	2200      	movs	r2, #0
 800ac7a:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	681b      	ldr	r3, [r3, #0]
 800ac80:	330c      	adds	r3, #12
 800ac82:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac84:	697b      	ldr	r3, [r7, #20]
 800ac86:	e853 3f00 	ldrex	r3, [r3]
 800ac8a:	613b      	str	r3, [r7, #16]
   return(result);
 800ac8c:	693b      	ldr	r3, [r7, #16]
 800ac8e:	f023 0310 	bic.w	r3, r3, #16
 800ac92:	627b      	str	r3, [r7, #36]	; 0x24
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	681b      	ldr	r3, [r3, #0]
 800ac98:	330c      	adds	r3, #12
 800ac9a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ac9c:	623a      	str	r2, [r7, #32]
 800ac9e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aca0:	69f9      	ldr	r1, [r7, #28]
 800aca2:	6a3a      	ldr	r2, [r7, #32]
 800aca4:	e841 2300 	strex	r3, r2, [r1]
 800aca8:	61bb      	str	r3, [r7, #24]
   return(result);
 800acaa:	69bb      	ldr	r3, [r7, #24]
 800acac:	2b00      	cmp	r3, #0
 800acae:	d1e5      	bne.n	800ac7c <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	681b      	ldr	r3, [r3, #0]
 800acb4:	681b      	ldr	r3, [r3, #0]
 800acb6:	f003 0310 	and.w	r3, r3, #16
 800acba:	2b10      	cmp	r3, #16
 800acbc:	d10a      	bne.n	800acd4 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800acbe:	2300      	movs	r3, #0
 800acc0:	60fb      	str	r3, [r7, #12]
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	681b      	ldr	r3, [r3, #0]
 800acc6:	681b      	ldr	r3, [r3, #0]
 800acc8:	60fb      	str	r3, [r7, #12]
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	681b      	ldr	r3, [r3, #0]
 800acce:	685b      	ldr	r3, [r3, #4]
 800acd0:	60fb      	str	r3, [r7, #12]
 800acd2:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800acd8:	4619      	mov	r1, r3
 800acda:	6878      	ldr	r0, [r7, #4]
 800acdc:	f7ff fc48 	bl	800a570 <HAL_UARTEx_RxEventCallback>
 800ace0:	e002      	b.n	800ace8 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800ace2:	6878      	ldr	r0, [r7, #4]
 800ace4:	f7f9 faba 	bl	800425c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800ace8:	2300      	movs	r3, #0
 800acea:	e002      	b.n	800acf2 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800acec:	2300      	movs	r3, #0
 800acee:	e000      	b.n	800acf2 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800acf0:	2302      	movs	r3, #2
  }
}
 800acf2:	4618      	mov	r0, r3
 800acf4:	3730      	adds	r7, #48	; 0x30
 800acf6:	46bd      	mov	sp, r7
 800acf8:	bd80      	pop	{r7, pc}
	...

0800acfc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800acfc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ad00:	b0c0      	sub	sp, #256	; 0x100
 800ad02:	af00      	add	r7, sp, #0
 800ad04:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ad08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ad0c:	681b      	ldr	r3, [r3, #0]
 800ad0e:	691b      	ldr	r3, [r3, #16]
 800ad10:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800ad14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ad18:	68d9      	ldr	r1, [r3, #12]
 800ad1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ad1e:	681a      	ldr	r2, [r3, #0]
 800ad20:	ea40 0301 	orr.w	r3, r0, r1
 800ad24:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800ad26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ad2a:	689a      	ldr	r2, [r3, #8]
 800ad2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ad30:	691b      	ldr	r3, [r3, #16]
 800ad32:	431a      	orrs	r2, r3
 800ad34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ad38:	695b      	ldr	r3, [r3, #20]
 800ad3a:	431a      	orrs	r2, r3
 800ad3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ad40:	69db      	ldr	r3, [r3, #28]
 800ad42:	4313      	orrs	r3, r2
 800ad44:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800ad48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ad4c:	681b      	ldr	r3, [r3, #0]
 800ad4e:	68db      	ldr	r3, [r3, #12]
 800ad50:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800ad54:	f021 010c 	bic.w	r1, r1, #12
 800ad58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ad5c:	681a      	ldr	r2, [r3, #0]
 800ad5e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800ad62:	430b      	orrs	r3, r1
 800ad64:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800ad66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ad6a:	681b      	ldr	r3, [r3, #0]
 800ad6c:	695b      	ldr	r3, [r3, #20]
 800ad6e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800ad72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ad76:	6999      	ldr	r1, [r3, #24]
 800ad78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ad7c:	681a      	ldr	r2, [r3, #0]
 800ad7e:	ea40 0301 	orr.w	r3, r0, r1
 800ad82:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800ad84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ad88:	681a      	ldr	r2, [r3, #0]
 800ad8a:	4b8f      	ldr	r3, [pc, #572]	; (800afc8 <UART_SetConfig+0x2cc>)
 800ad8c:	429a      	cmp	r2, r3
 800ad8e:	d005      	beq.n	800ad9c <UART_SetConfig+0xa0>
 800ad90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ad94:	681a      	ldr	r2, [r3, #0]
 800ad96:	4b8d      	ldr	r3, [pc, #564]	; (800afcc <UART_SetConfig+0x2d0>)
 800ad98:	429a      	cmp	r2, r3
 800ad9a:	d104      	bne.n	800ada6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800ad9c:	f7fc fc52 	bl	8007644 <HAL_RCC_GetPCLK2Freq>
 800ada0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800ada4:	e003      	b.n	800adae <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800ada6:	f7fc fc39 	bl	800761c <HAL_RCC_GetPCLK1Freq>
 800adaa:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800adae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800adb2:	69db      	ldr	r3, [r3, #28]
 800adb4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800adb8:	f040 810c 	bne.w	800afd4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800adbc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800adc0:	2200      	movs	r2, #0
 800adc2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800adc6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800adca:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800adce:	4622      	mov	r2, r4
 800add0:	462b      	mov	r3, r5
 800add2:	1891      	adds	r1, r2, r2
 800add4:	65b9      	str	r1, [r7, #88]	; 0x58
 800add6:	415b      	adcs	r3, r3
 800add8:	65fb      	str	r3, [r7, #92]	; 0x5c
 800adda:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800adde:	4621      	mov	r1, r4
 800ade0:	eb12 0801 	adds.w	r8, r2, r1
 800ade4:	4629      	mov	r1, r5
 800ade6:	eb43 0901 	adc.w	r9, r3, r1
 800adea:	f04f 0200 	mov.w	r2, #0
 800adee:	f04f 0300 	mov.w	r3, #0
 800adf2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800adf6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800adfa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800adfe:	4690      	mov	r8, r2
 800ae00:	4699      	mov	r9, r3
 800ae02:	4623      	mov	r3, r4
 800ae04:	eb18 0303 	adds.w	r3, r8, r3
 800ae08:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800ae0c:	462b      	mov	r3, r5
 800ae0e:	eb49 0303 	adc.w	r3, r9, r3
 800ae12:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800ae16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ae1a:	685b      	ldr	r3, [r3, #4]
 800ae1c:	2200      	movs	r2, #0
 800ae1e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800ae22:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800ae26:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800ae2a:	460b      	mov	r3, r1
 800ae2c:	18db      	adds	r3, r3, r3
 800ae2e:	653b      	str	r3, [r7, #80]	; 0x50
 800ae30:	4613      	mov	r3, r2
 800ae32:	eb42 0303 	adc.w	r3, r2, r3
 800ae36:	657b      	str	r3, [r7, #84]	; 0x54
 800ae38:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800ae3c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800ae40:	f7f5 fe82 	bl	8000b48 <__aeabi_uldivmod>
 800ae44:	4602      	mov	r2, r0
 800ae46:	460b      	mov	r3, r1
 800ae48:	4b61      	ldr	r3, [pc, #388]	; (800afd0 <UART_SetConfig+0x2d4>)
 800ae4a:	fba3 2302 	umull	r2, r3, r3, r2
 800ae4e:	095b      	lsrs	r3, r3, #5
 800ae50:	011c      	lsls	r4, r3, #4
 800ae52:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800ae56:	2200      	movs	r2, #0
 800ae58:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800ae5c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800ae60:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800ae64:	4642      	mov	r2, r8
 800ae66:	464b      	mov	r3, r9
 800ae68:	1891      	adds	r1, r2, r2
 800ae6a:	64b9      	str	r1, [r7, #72]	; 0x48
 800ae6c:	415b      	adcs	r3, r3
 800ae6e:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ae70:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800ae74:	4641      	mov	r1, r8
 800ae76:	eb12 0a01 	adds.w	sl, r2, r1
 800ae7a:	4649      	mov	r1, r9
 800ae7c:	eb43 0b01 	adc.w	fp, r3, r1
 800ae80:	f04f 0200 	mov.w	r2, #0
 800ae84:	f04f 0300 	mov.w	r3, #0
 800ae88:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800ae8c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800ae90:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800ae94:	4692      	mov	sl, r2
 800ae96:	469b      	mov	fp, r3
 800ae98:	4643      	mov	r3, r8
 800ae9a:	eb1a 0303 	adds.w	r3, sl, r3
 800ae9e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800aea2:	464b      	mov	r3, r9
 800aea4:	eb4b 0303 	adc.w	r3, fp, r3
 800aea8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800aeac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aeb0:	685b      	ldr	r3, [r3, #4]
 800aeb2:	2200      	movs	r2, #0
 800aeb4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800aeb8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800aebc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800aec0:	460b      	mov	r3, r1
 800aec2:	18db      	adds	r3, r3, r3
 800aec4:	643b      	str	r3, [r7, #64]	; 0x40
 800aec6:	4613      	mov	r3, r2
 800aec8:	eb42 0303 	adc.w	r3, r2, r3
 800aecc:	647b      	str	r3, [r7, #68]	; 0x44
 800aece:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800aed2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800aed6:	f7f5 fe37 	bl	8000b48 <__aeabi_uldivmod>
 800aeda:	4602      	mov	r2, r0
 800aedc:	460b      	mov	r3, r1
 800aede:	4611      	mov	r1, r2
 800aee0:	4b3b      	ldr	r3, [pc, #236]	; (800afd0 <UART_SetConfig+0x2d4>)
 800aee2:	fba3 2301 	umull	r2, r3, r3, r1
 800aee6:	095b      	lsrs	r3, r3, #5
 800aee8:	2264      	movs	r2, #100	; 0x64
 800aeea:	fb02 f303 	mul.w	r3, r2, r3
 800aeee:	1acb      	subs	r3, r1, r3
 800aef0:	00db      	lsls	r3, r3, #3
 800aef2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800aef6:	4b36      	ldr	r3, [pc, #216]	; (800afd0 <UART_SetConfig+0x2d4>)
 800aef8:	fba3 2302 	umull	r2, r3, r3, r2
 800aefc:	095b      	lsrs	r3, r3, #5
 800aefe:	005b      	lsls	r3, r3, #1
 800af00:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800af04:	441c      	add	r4, r3
 800af06:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800af0a:	2200      	movs	r2, #0
 800af0c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800af10:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800af14:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800af18:	4642      	mov	r2, r8
 800af1a:	464b      	mov	r3, r9
 800af1c:	1891      	adds	r1, r2, r2
 800af1e:	63b9      	str	r1, [r7, #56]	; 0x38
 800af20:	415b      	adcs	r3, r3
 800af22:	63fb      	str	r3, [r7, #60]	; 0x3c
 800af24:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800af28:	4641      	mov	r1, r8
 800af2a:	1851      	adds	r1, r2, r1
 800af2c:	6339      	str	r1, [r7, #48]	; 0x30
 800af2e:	4649      	mov	r1, r9
 800af30:	414b      	adcs	r3, r1
 800af32:	637b      	str	r3, [r7, #52]	; 0x34
 800af34:	f04f 0200 	mov.w	r2, #0
 800af38:	f04f 0300 	mov.w	r3, #0
 800af3c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800af40:	4659      	mov	r1, fp
 800af42:	00cb      	lsls	r3, r1, #3
 800af44:	4651      	mov	r1, sl
 800af46:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800af4a:	4651      	mov	r1, sl
 800af4c:	00ca      	lsls	r2, r1, #3
 800af4e:	4610      	mov	r0, r2
 800af50:	4619      	mov	r1, r3
 800af52:	4603      	mov	r3, r0
 800af54:	4642      	mov	r2, r8
 800af56:	189b      	adds	r3, r3, r2
 800af58:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800af5c:	464b      	mov	r3, r9
 800af5e:	460a      	mov	r2, r1
 800af60:	eb42 0303 	adc.w	r3, r2, r3
 800af64:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800af68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800af6c:	685b      	ldr	r3, [r3, #4]
 800af6e:	2200      	movs	r2, #0
 800af70:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800af74:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800af78:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800af7c:	460b      	mov	r3, r1
 800af7e:	18db      	adds	r3, r3, r3
 800af80:	62bb      	str	r3, [r7, #40]	; 0x28
 800af82:	4613      	mov	r3, r2
 800af84:	eb42 0303 	adc.w	r3, r2, r3
 800af88:	62fb      	str	r3, [r7, #44]	; 0x2c
 800af8a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800af8e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800af92:	f7f5 fdd9 	bl	8000b48 <__aeabi_uldivmod>
 800af96:	4602      	mov	r2, r0
 800af98:	460b      	mov	r3, r1
 800af9a:	4b0d      	ldr	r3, [pc, #52]	; (800afd0 <UART_SetConfig+0x2d4>)
 800af9c:	fba3 1302 	umull	r1, r3, r3, r2
 800afa0:	095b      	lsrs	r3, r3, #5
 800afa2:	2164      	movs	r1, #100	; 0x64
 800afa4:	fb01 f303 	mul.w	r3, r1, r3
 800afa8:	1ad3      	subs	r3, r2, r3
 800afaa:	00db      	lsls	r3, r3, #3
 800afac:	3332      	adds	r3, #50	; 0x32
 800afae:	4a08      	ldr	r2, [pc, #32]	; (800afd0 <UART_SetConfig+0x2d4>)
 800afb0:	fba2 2303 	umull	r2, r3, r2, r3
 800afb4:	095b      	lsrs	r3, r3, #5
 800afb6:	f003 0207 	and.w	r2, r3, #7
 800afba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800afbe:	681b      	ldr	r3, [r3, #0]
 800afc0:	4422      	add	r2, r4
 800afc2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800afc4:	e106      	b.n	800b1d4 <UART_SetConfig+0x4d8>
 800afc6:	bf00      	nop
 800afc8:	40011000 	.word	0x40011000
 800afcc:	40011400 	.word	0x40011400
 800afd0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800afd4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800afd8:	2200      	movs	r2, #0
 800afda:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800afde:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800afe2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800afe6:	4642      	mov	r2, r8
 800afe8:	464b      	mov	r3, r9
 800afea:	1891      	adds	r1, r2, r2
 800afec:	6239      	str	r1, [r7, #32]
 800afee:	415b      	adcs	r3, r3
 800aff0:	627b      	str	r3, [r7, #36]	; 0x24
 800aff2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800aff6:	4641      	mov	r1, r8
 800aff8:	1854      	adds	r4, r2, r1
 800affa:	4649      	mov	r1, r9
 800affc:	eb43 0501 	adc.w	r5, r3, r1
 800b000:	f04f 0200 	mov.w	r2, #0
 800b004:	f04f 0300 	mov.w	r3, #0
 800b008:	00eb      	lsls	r3, r5, #3
 800b00a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800b00e:	00e2      	lsls	r2, r4, #3
 800b010:	4614      	mov	r4, r2
 800b012:	461d      	mov	r5, r3
 800b014:	4643      	mov	r3, r8
 800b016:	18e3      	adds	r3, r4, r3
 800b018:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800b01c:	464b      	mov	r3, r9
 800b01e:	eb45 0303 	adc.w	r3, r5, r3
 800b022:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800b026:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b02a:	685b      	ldr	r3, [r3, #4]
 800b02c:	2200      	movs	r2, #0
 800b02e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800b032:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800b036:	f04f 0200 	mov.w	r2, #0
 800b03a:	f04f 0300 	mov.w	r3, #0
 800b03e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800b042:	4629      	mov	r1, r5
 800b044:	008b      	lsls	r3, r1, #2
 800b046:	4621      	mov	r1, r4
 800b048:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b04c:	4621      	mov	r1, r4
 800b04e:	008a      	lsls	r2, r1, #2
 800b050:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800b054:	f7f5 fd78 	bl	8000b48 <__aeabi_uldivmod>
 800b058:	4602      	mov	r2, r0
 800b05a:	460b      	mov	r3, r1
 800b05c:	4b60      	ldr	r3, [pc, #384]	; (800b1e0 <UART_SetConfig+0x4e4>)
 800b05e:	fba3 2302 	umull	r2, r3, r3, r2
 800b062:	095b      	lsrs	r3, r3, #5
 800b064:	011c      	lsls	r4, r3, #4
 800b066:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b06a:	2200      	movs	r2, #0
 800b06c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800b070:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800b074:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800b078:	4642      	mov	r2, r8
 800b07a:	464b      	mov	r3, r9
 800b07c:	1891      	adds	r1, r2, r2
 800b07e:	61b9      	str	r1, [r7, #24]
 800b080:	415b      	adcs	r3, r3
 800b082:	61fb      	str	r3, [r7, #28]
 800b084:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b088:	4641      	mov	r1, r8
 800b08a:	1851      	adds	r1, r2, r1
 800b08c:	6139      	str	r1, [r7, #16]
 800b08e:	4649      	mov	r1, r9
 800b090:	414b      	adcs	r3, r1
 800b092:	617b      	str	r3, [r7, #20]
 800b094:	f04f 0200 	mov.w	r2, #0
 800b098:	f04f 0300 	mov.w	r3, #0
 800b09c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800b0a0:	4659      	mov	r1, fp
 800b0a2:	00cb      	lsls	r3, r1, #3
 800b0a4:	4651      	mov	r1, sl
 800b0a6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b0aa:	4651      	mov	r1, sl
 800b0ac:	00ca      	lsls	r2, r1, #3
 800b0ae:	4610      	mov	r0, r2
 800b0b0:	4619      	mov	r1, r3
 800b0b2:	4603      	mov	r3, r0
 800b0b4:	4642      	mov	r2, r8
 800b0b6:	189b      	adds	r3, r3, r2
 800b0b8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800b0bc:	464b      	mov	r3, r9
 800b0be:	460a      	mov	r2, r1
 800b0c0:	eb42 0303 	adc.w	r3, r2, r3
 800b0c4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800b0c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b0cc:	685b      	ldr	r3, [r3, #4]
 800b0ce:	2200      	movs	r2, #0
 800b0d0:	67bb      	str	r3, [r7, #120]	; 0x78
 800b0d2:	67fa      	str	r2, [r7, #124]	; 0x7c
 800b0d4:	f04f 0200 	mov.w	r2, #0
 800b0d8:	f04f 0300 	mov.w	r3, #0
 800b0dc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800b0e0:	4649      	mov	r1, r9
 800b0e2:	008b      	lsls	r3, r1, #2
 800b0e4:	4641      	mov	r1, r8
 800b0e6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b0ea:	4641      	mov	r1, r8
 800b0ec:	008a      	lsls	r2, r1, #2
 800b0ee:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800b0f2:	f7f5 fd29 	bl	8000b48 <__aeabi_uldivmod>
 800b0f6:	4602      	mov	r2, r0
 800b0f8:	460b      	mov	r3, r1
 800b0fa:	4611      	mov	r1, r2
 800b0fc:	4b38      	ldr	r3, [pc, #224]	; (800b1e0 <UART_SetConfig+0x4e4>)
 800b0fe:	fba3 2301 	umull	r2, r3, r3, r1
 800b102:	095b      	lsrs	r3, r3, #5
 800b104:	2264      	movs	r2, #100	; 0x64
 800b106:	fb02 f303 	mul.w	r3, r2, r3
 800b10a:	1acb      	subs	r3, r1, r3
 800b10c:	011b      	lsls	r3, r3, #4
 800b10e:	3332      	adds	r3, #50	; 0x32
 800b110:	4a33      	ldr	r2, [pc, #204]	; (800b1e0 <UART_SetConfig+0x4e4>)
 800b112:	fba2 2303 	umull	r2, r3, r2, r3
 800b116:	095b      	lsrs	r3, r3, #5
 800b118:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b11c:	441c      	add	r4, r3
 800b11e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b122:	2200      	movs	r2, #0
 800b124:	673b      	str	r3, [r7, #112]	; 0x70
 800b126:	677a      	str	r2, [r7, #116]	; 0x74
 800b128:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800b12c:	4642      	mov	r2, r8
 800b12e:	464b      	mov	r3, r9
 800b130:	1891      	adds	r1, r2, r2
 800b132:	60b9      	str	r1, [r7, #8]
 800b134:	415b      	adcs	r3, r3
 800b136:	60fb      	str	r3, [r7, #12]
 800b138:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800b13c:	4641      	mov	r1, r8
 800b13e:	1851      	adds	r1, r2, r1
 800b140:	6039      	str	r1, [r7, #0]
 800b142:	4649      	mov	r1, r9
 800b144:	414b      	adcs	r3, r1
 800b146:	607b      	str	r3, [r7, #4]
 800b148:	f04f 0200 	mov.w	r2, #0
 800b14c:	f04f 0300 	mov.w	r3, #0
 800b150:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800b154:	4659      	mov	r1, fp
 800b156:	00cb      	lsls	r3, r1, #3
 800b158:	4651      	mov	r1, sl
 800b15a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b15e:	4651      	mov	r1, sl
 800b160:	00ca      	lsls	r2, r1, #3
 800b162:	4610      	mov	r0, r2
 800b164:	4619      	mov	r1, r3
 800b166:	4603      	mov	r3, r0
 800b168:	4642      	mov	r2, r8
 800b16a:	189b      	adds	r3, r3, r2
 800b16c:	66bb      	str	r3, [r7, #104]	; 0x68
 800b16e:	464b      	mov	r3, r9
 800b170:	460a      	mov	r2, r1
 800b172:	eb42 0303 	adc.w	r3, r2, r3
 800b176:	66fb      	str	r3, [r7, #108]	; 0x6c
 800b178:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b17c:	685b      	ldr	r3, [r3, #4]
 800b17e:	2200      	movs	r2, #0
 800b180:	663b      	str	r3, [r7, #96]	; 0x60
 800b182:	667a      	str	r2, [r7, #100]	; 0x64
 800b184:	f04f 0200 	mov.w	r2, #0
 800b188:	f04f 0300 	mov.w	r3, #0
 800b18c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800b190:	4649      	mov	r1, r9
 800b192:	008b      	lsls	r3, r1, #2
 800b194:	4641      	mov	r1, r8
 800b196:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b19a:	4641      	mov	r1, r8
 800b19c:	008a      	lsls	r2, r1, #2
 800b19e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800b1a2:	f7f5 fcd1 	bl	8000b48 <__aeabi_uldivmod>
 800b1a6:	4602      	mov	r2, r0
 800b1a8:	460b      	mov	r3, r1
 800b1aa:	4b0d      	ldr	r3, [pc, #52]	; (800b1e0 <UART_SetConfig+0x4e4>)
 800b1ac:	fba3 1302 	umull	r1, r3, r3, r2
 800b1b0:	095b      	lsrs	r3, r3, #5
 800b1b2:	2164      	movs	r1, #100	; 0x64
 800b1b4:	fb01 f303 	mul.w	r3, r1, r3
 800b1b8:	1ad3      	subs	r3, r2, r3
 800b1ba:	011b      	lsls	r3, r3, #4
 800b1bc:	3332      	adds	r3, #50	; 0x32
 800b1be:	4a08      	ldr	r2, [pc, #32]	; (800b1e0 <UART_SetConfig+0x4e4>)
 800b1c0:	fba2 2303 	umull	r2, r3, r2, r3
 800b1c4:	095b      	lsrs	r3, r3, #5
 800b1c6:	f003 020f 	and.w	r2, r3, #15
 800b1ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b1ce:	681b      	ldr	r3, [r3, #0]
 800b1d0:	4422      	add	r2, r4
 800b1d2:	609a      	str	r2, [r3, #8]
}
 800b1d4:	bf00      	nop
 800b1d6:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800b1da:	46bd      	mov	sp, r7
 800b1dc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b1e0:	51eb851f 	.word	0x51eb851f

0800b1e4 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800b1e4:	b480      	push	{r7}
 800b1e6:	b085      	sub	sp, #20
 800b1e8:	af00      	add	r7, sp, #0
 800b1ea:	4603      	mov	r3, r0
 800b1ec:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800b1ee:	2300      	movs	r3, #0
 800b1f0:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800b1f2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800b1f6:	2b84      	cmp	r3, #132	; 0x84
 800b1f8:	d005      	beq.n	800b206 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800b1fa:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800b1fe:	68fb      	ldr	r3, [r7, #12]
 800b200:	4413      	add	r3, r2
 800b202:	3303      	adds	r3, #3
 800b204:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800b206:	68fb      	ldr	r3, [r7, #12]
}
 800b208:	4618      	mov	r0, r3
 800b20a:	3714      	adds	r7, #20
 800b20c:	46bd      	mov	sp, r7
 800b20e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b212:	4770      	bx	lr

0800b214 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800b214:	b580      	push	{r7, lr}
 800b216:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800b218:	f000 fade 	bl	800b7d8 <vTaskStartScheduler>
  
  return osOK;
 800b21c:	2300      	movs	r3, #0
}
 800b21e:	4618      	mov	r0, r3
 800b220:	bd80      	pop	{r7, pc}

0800b222 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800b222:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b224:	b089      	sub	sp, #36	; 0x24
 800b226:	af04      	add	r7, sp, #16
 800b228:	6078      	str	r0, [r7, #4]
 800b22a:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	695b      	ldr	r3, [r3, #20]
 800b230:	2b00      	cmp	r3, #0
 800b232:	d020      	beq.n	800b276 <osThreadCreate+0x54>
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	699b      	ldr	r3, [r3, #24]
 800b238:	2b00      	cmp	r3, #0
 800b23a:	d01c      	beq.n	800b276 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	685c      	ldr	r4, [r3, #4]
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	691e      	ldr	r6, [r3, #16]
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800b24e:	4618      	mov	r0, r3
 800b250:	f7ff ffc8 	bl	800b1e4 <makeFreeRtosPriority>
 800b254:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	695b      	ldr	r3, [r3, #20]
 800b25a:	687a      	ldr	r2, [r7, #4]
 800b25c:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800b25e:	9202      	str	r2, [sp, #8]
 800b260:	9301      	str	r3, [sp, #4]
 800b262:	9100      	str	r1, [sp, #0]
 800b264:	683b      	ldr	r3, [r7, #0]
 800b266:	4632      	mov	r2, r6
 800b268:	4629      	mov	r1, r5
 800b26a:	4620      	mov	r0, r4
 800b26c:	f000 f8ed 	bl	800b44a <xTaskCreateStatic>
 800b270:	4603      	mov	r3, r0
 800b272:	60fb      	str	r3, [r7, #12]
 800b274:	e01c      	b.n	800b2b0 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	685c      	ldr	r4, [r3, #4]
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800b282:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800b28a:	4618      	mov	r0, r3
 800b28c:	f7ff ffaa 	bl	800b1e4 <makeFreeRtosPriority>
 800b290:	4602      	mov	r2, r0
 800b292:	f107 030c 	add.w	r3, r7, #12
 800b296:	9301      	str	r3, [sp, #4]
 800b298:	9200      	str	r2, [sp, #0]
 800b29a:	683b      	ldr	r3, [r7, #0]
 800b29c:	4632      	mov	r2, r6
 800b29e:	4629      	mov	r1, r5
 800b2a0:	4620      	mov	r0, r4
 800b2a2:	f000 f92f 	bl	800b504 <xTaskCreate>
 800b2a6:	4603      	mov	r3, r0
 800b2a8:	2b01      	cmp	r3, #1
 800b2aa:	d001      	beq.n	800b2b0 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800b2ac:	2300      	movs	r3, #0
 800b2ae:	e000      	b.n	800b2b2 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800b2b0:	68fb      	ldr	r3, [r7, #12]
}
 800b2b2:	4618      	mov	r0, r3
 800b2b4:	3714      	adds	r7, #20
 800b2b6:	46bd      	mov	sp, r7
 800b2b8:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800b2ba <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800b2ba:	b580      	push	{r7, lr}
 800b2bc:	b084      	sub	sp, #16
 800b2be:	af00      	add	r7, sp, #0
 800b2c0:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800b2c6:	68fb      	ldr	r3, [r7, #12]
 800b2c8:	2b00      	cmp	r3, #0
 800b2ca:	d001      	beq.n	800b2d0 <osDelay+0x16>
 800b2cc:	68fb      	ldr	r3, [r7, #12]
 800b2ce:	e000      	b.n	800b2d2 <osDelay+0x18>
 800b2d0:	2301      	movs	r3, #1
 800b2d2:	4618      	mov	r0, r3
 800b2d4:	f000 fa4c 	bl	800b770 <vTaskDelay>
  
  return osOK;
 800b2d8:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800b2da:	4618      	mov	r0, r3
 800b2dc:	3710      	adds	r7, #16
 800b2de:	46bd      	mov	sp, r7
 800b2e0:	bd80      	pop	{r7, pc}

0800b2e2 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800b2e2:	b480      	push	{r7}
 800b2e4:	b083      	sub	sp, #12
 800b2e6:	af00      	add	r7, sp, #0
 800b2e8:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	f103 0208 	add.w	r2, r3, #8
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b2fa:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	f103 0208 	add.w	r2, r3, #8
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	f103 0208 	add.w	r2, r3, #8
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	2200      	movs	r2, #0
 800b314:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800b316:	bf00      	nop
 800b318:	370c      	adds	r7, #12
 800b31a:	46bd      	mov	sp, r7
 800b31c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b320:	4770      	bx	lr

0800b322 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800b322:	b480      	push	{r7}
 800b324:	b083      	sub	sp, #12
 800b326:	af00      	add	r7, sp, #0
 800b328:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	2200      	movs	r2, #0
 800b32e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800b330:	bf00      	nop
 800b332:	370c      	adds	r7, #12
 800b334:	46bd      	mov	sp, r7
 800b336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b33a:	4770      	bx	lr

0800b33c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b33c:	b480      	push	{r7}
 800b33e:	b085      	sub	sp, #20
 800b340:	af00      	add	r7, sp, #0
 800b342:	6078      	str	r0, [r7, #4]
 800b344:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	685b      	ldr	r3, [r3, #4]
 800b34a:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800b34c:	683b      	ldr	r3, [r7, #0]
 800b34e:	68fa      	ldr	r2, [r7, #12]
 800b350:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800b352:	68fb      	ldr	r3, [r7, #12]
 800b354:	689a      	ldr	r2, [r3, #8]
 800b356:	683b      	ldr	r3, [r7, #0]
 800b358:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800b35a:	68fb      	ldr	r3, [r7, #12]
 800b35c:	689b      	ldr	r3, [r3, #8]
 800b35e:	683a      	ldr	r2, [r7, #0]
 800b360:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800b362:	68fb      	ldr	r3, [r7, #12]
 800b364:	683a      	ldr	r2, [r7, #0]
 800b366:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800b368:	683b      	ldr	r3, [r7, #0]
 800b36a:	687a      	ldr	r2, [r7, #4]
 800b36c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	681b      	ldr	r3, [r3, #0]
 800b372:	1c5a      	adds	r2, r3, #1
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	601a      	str	r2, [r3, #0]
}
 800b378:	bf00      	nop
 800b37a:	3714      	adds	r7, #20
 800b37c:	46bd      	mov	sp, r7
 800b37e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b382:	4770      	bx	lr

0800b384 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b384:	b480      	push	{r7}
 800b386:	b085      	sub	sp, #20
 800b388:	af00      	add	r7, sp, #0
 800b38a:	6078      	str	r0, [r7, #4]
 800b38c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800b38e:	683b      	ldr	r3, [r7, #0]
 800b390:	681b      	ldr	r3, [r3, #0]
 800b392:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800b394:	68bb      	ldr	r3, [r7, #8]
 800b396:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b39a:	d103      	bne.n	800b3a4 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	691b      	ldr	r3, [r3, #16]
 800b3a0:	60fb      	str	r3, [r7, #12]
 800b3a2:	e00c      	b.n	800b3be <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	3308      	adds	r3, #8
 800b3a8:	60fb      	str	r3, [r7, #12]
 800b3aa:	e002      	b.n	800b3b2 <vListInsert+0x2e>
 800b3ac:	68fb      	ldr	r3, [r7, #12]
 800b3ae:	685b      	ldr	r3, [r3, #4]
 800b3b0:	60fb      	str	r3, [r7, #12]
 800b3b2:	68fb      	ldr	r3, [r7, #12]
 800b3b4:	685b      	ldr	r3, [r3, #4]
 800b3b6:	681b      	ldr	r3, [r3, #0]
 800b3b8:	68ba      	ldr	r2, [r7, #8]
 800b3ba:	429a      	cmp	r2, r3
 800b3bc:	d2f6      	bcs.n	800b3ac <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800b3be:	68fb      	ldr	r3, [r7, #12]
 800b3c0:	685a      	ldr	r2, [r3, #4]
 800b3c2:	683b      	ldr	r3, [r7, #0]
 800b3c4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800b3c6:	683b      	ldr	r3, [r7, #0]
 800b3c8:	685b      	ldr	r3, [r3, #4]
 800b3ca:	683a      	ldr	r2, [r7, #0]
 800b3cc:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800b3ce:	683b      	ldr	r3, [r7, #0]
 800b3d0:	68fa      	ldr	r2, [r7, #12]
 800b3d2:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800b3d4:	68fb      	ldr	r3, [r7, #12]
 800b3d6:	683a      	ldr	r2, [r7, #0]
 800b3d8:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800b3da:	683b      	ldr	r3, [r7, #0]
 800b3dc:	687a      	ldr	r2, [r7, #4]
 800b3de:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	681b      	ldr	r3, [r3, #0]
 800b3e4:	1c5a      	adds	r2, r3, #1
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	601a      	str	r2, [r3, #0]
}
 800b3ea:	bf00      	nop
 800b3ec:	3714      	adds	r7, #20
 800b3ee:	46bd      	mov	sp, r7
 800b3f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3f4:	4770      	bx	lr

0800b3f6 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800b3f6:	b480      	push	{r7}
 800b3f8:	b085      	sub	sp, #20
 800b3fa:	af00      	add	r7, sp, #0
 800b3fc:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	691b      	ldr	r3, [r3, #16]
 800b402:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	685b      	ldr	r3, [r3, #4]
 800b408:	687a      	ldr	r2, [r7, #4]
 800b40a:	6892      	ldr	r2, [r2, #8]
 800b40c:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	689b      	ldr	r3, [r3, #8]
 800b412:	687a      	ldr	r2, [r7, #4]
 800b414:	6852      	ldr	r2, [r2, #4]
 800b416:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800b418:	68fb      	ldr	r3, [r7, #12]
 800b41a:	685b      	ldr	r3, [r3, #4]
 800b41c:	687a      	ldr	r2, [r7, #4]
 800b41e:	429a      	cmp	r2, r3
 800b420:	d103      	bne.n	800b42a <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	689a      	ldr	r2, [r3, #8]
 800b426:	68fb      	ldr	r3, [r7, #12]
 800b428:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	2200      	movs	r2, #0
 800b42e:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800b430:	68fb      	ldr	r3, [r7, #12]
 800b432:	681b      	ldr	r3, [r3, #0]
 800b434:	1e5a      	subs	r2, r3, #1
 800b436:	68fb      	ldr	r3, [r7, #12]
 800b438:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800b43a:	68fb      	ldr	r3, [r7, #12]
 800b43c:	681b      	ldr	r3, [r3, #0]
}
 800b43e:	4618      	mov	r0, r3
 800b440:	3714      	adds	r7, #20
 800b442:	46bd      	mov	sp, r7
 800b444:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b448:	4770      	bx	lr

0800b44a <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800b44a:	b580      	push	{r7, lr}
 800b44c:	b08e      	sub	sp, #56	; 0x38
 800b44e:	af04      	add	r7, sp, #16
 800b450:	60f8      	str	r0, [r7, #12]
 800b452:	60b9      	str	r1, [r7, #8]
 800b454:	607a      	str	r2, [r7, #4]
 800b456:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800b458:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b45a:	2b00      	cmp	r3, #0
 800b45c:	d10a      	bne.n	800b474 <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800b45e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b462:	f383 8811 	msr	BASEPRI, r3
 800b466:	f3bf 8f6f 	isb	sy
 800b46a:	f3bf 8f4f 	dsb	sy
 800b46e:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800b470:	bf00      	nop
 800b472:	e7fe      	b.n	800b472 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800b474:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b476:	2b00      	cmp	r3, #0
 800b478:	d10a      	bne.n	800b490 <xTaskCreateStatic+0x46>
	__asm volatile
 800b47a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b47e:	f383 8811 	msr	BASEPRI, r3
 800b482:	f3bf 8f6f 	isb	sy
 800b486:	f3bf 8f4f 	dsb	sy
 800b48a:	61fb      	str	r3, [r7, #28]
}
 800b48c:	bf00      	nop
 800b48e:	e7fe      	b.n	800b48e <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800b490:	2354      	movs	r3, #84	; 0x54
 800b492:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800b494:	693b      	ldr	r3, [r7, #16]
 800b496:	2b54      	cmp	r3, #84	; 0x54
 800b498:	d00a      	beq.n	800b4b0 <xTaskCreateStatic+0x66>
	__asm volatile
 800b49a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b49e:	f383 8811 	msr	BASEPRI, r3
 800b4a2:	f3bf 8f6f 	isb	sy
 800b4a6:	f3bf 8f4f 	dsb	sy
 800b4aa:	61bb      	str	r3, [r7, #24]
}
 800b4ac:	bf00      	nop
 800b4ae:	e7fe      	b.n	800b4ae <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800b4b0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800b4b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b4b4:	2b00      	cmp	r3, #0
 800b4b6:	d01e      	beq.n	800b4f6 <xTaskCreateStatic+0xac>
 800b4b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b4ba:	2b00      	cmp	r3, #0
 800b4bc:	d01b      	beq.n	800b4f6 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b4be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b4c0:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800b4c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b4c4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b4c6:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800b4c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b4ca:	2202      	movs	r2, #2
 800b4cc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800b4d0:	2300      	movs	r3, #0
 800b4d2:	9303      	str	r3, [sp, #12]
 800b4d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b4d6:	9302      	str	r3, [sp, #8]
 800b4d8:	f107 0314 	add.w	r3, r7, #20
 800b4dc:	9301      	str	r3, [sp, #4]
 800b4de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b4e0:	9300      	str	r3, [sp, #0]
 800b4e2:	683b      	ldr	r3, [r7, #0]
 800b4e4:	687a      	ldr	r2, [r7, #4]
 800b4e6:	68b9      	ldr	r1, [r7, #8]
 800b4e8:	68f8      	ldr	r0, [r7, #12]
 800b4ea:	f000 f850 	bl	800b58e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b4ee:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800b4f0:	f000 f8d4 	bl	800b69c <prvAddNewTaskToReadyList>
 800b4f4:	e001      	b.n	800b4fa <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800b4f6:	2300      	movs	r3, #0
 800b4f8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800b4fa:	697b      	ldr	r3, [r7, #20]
	}
 800b4fc:	4618      	mov	r0, r3
 800b4fe:	3728      	adds	r7, #40	; 0x28
 800b500:	46bd      	mov	sp, r7
 800b502:	bd80      	pop	{r7, pc}

0800b504 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800b504:	b580      	push	{r7, lr}
 800b506:	b08c      	sub	sp, #48	; 0x30
 800b508:	af04      	add	r7, sp, #16
 800b50a:	60f8      	str	r0, [r7, #12]
 800b50c:	60b9      	str	r1, [r7, #8]
 800b50e:	603b      	str	r3, [r7, #0]
 800b510:	4613      	mov	r3, r2
 800b512:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800b514:	88fb      	ldrh	r3, [r7, #6]
 800b516:	009b      	lsls	r3, r3, #2
 800b518:	4618      	mov	r0, r3
 800b51a:	f000 fec5 	bl	800c2a8 <pvPortMalloc>
 800b51e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800b520:	697b      	ldr	r3, [r7, #20]
 800b522:	2b00      	cmp	r3, #0
 800b524:	d00e      	beq.n	800b544 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800b526:	2054      	movs	r0, #84	; 0x54
 800b528:	f000 febe 	bl	800c2a8 <pvPortMalloc>
 800b52c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800b52e:	69fb      	ldr	r3, [r7, #28]
 800b530:	2b00      	cmp	r3, #0
 800b532:	d003      	beq.n	800b53c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800b534:	69fb      	ldr	r3, [r7, #28]
 800b536:	697a      	ldr	r2, [r7, #20]
 800b538:	631a      	str	r2, [r3, #48]	; 0x30
 800b53a:	e005      	b.n	800b548 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800b53c:	6978      	ldr	r0, [r7, #20]
 800b53e:	f000 ff7f 	bl	800c440 <vPortFree>
 800b542:	e001      	b.n	800b548 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800b544:	2300      	movs	r3, #0
 800b546:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800b548:	69fb      	ldr	r3, [r7, #28]
 800b54a:	2b00      	cmp	r3, #0
 800b54c:	d017      	beq.n	800b57e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800b54e:	69fb      	ldr	r3, [r7, #28]
 800b550:	2200      	movs	r2, #0
 800b552:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800b556:	88fa      	ldrh	r2, [r7, #6]
 800b558:	2300      	movs	r3, #0
 800b55a:	9303      	str	r3, [sp, #12]
 800b55c:	69fb      	ldr	r3, [r7, #28]
 800b55e:	9302      	str	r3, [sp, #8]
 800b560:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b562:	9301      	str	r3, [sp, #4]
 800b564:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b566:	9300      	str	r3, [sp, #0]
 800b568:	683b      	ldr	r3, [r7, #0]
 800b56a:	68b9      	ldr	r1, [r7, #8]
 800b56c:	68f8      	ldr	r0, [r7, #12]
 800b56e:	f000 f80e 	bl	800b58e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b572:	69f8      	ldr	r0, [r7, #28]
 800b574:	f000 f892 	bl	800b69c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800b578:	2301      	movs	r3, #1
 800b57a:	61bb      	str	r3, [r7, #24]
 800b57c:	e002      	b.n	800b584 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800b57e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b582:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800b584:	69bb      	ldr	r3, [r7, #24]
	}
 800b586:	4618      	mov	r0, r3
 800b588:	3720      	adds	r7, #32
 800b58a:	46bd      	mov	sp, r7
 800b58c:	bd80      	pop	{r7, pc}

0800b58e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800b58e:	b580      	push	{r7, lr}
 800b590:	b088      	sub	sp, #32
 800b592:	af00      	add	r7, sp, #0
 800b594:	60f8      	str	r0, [r7, #12]
 800b596:	60b9      	str	r1, [r7, #8]
 800b598:	607a      	str	r2, [r7, #4]
 800b59a:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800b59c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b59e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800b5a6:	3b01      	subs	r3, #1
 800b5a8:	009b      	lsls	r3, r3, #2
 800b5aa:	4413      	add	r3, r2
 800b5ac:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800b5ae:	69bb      	ldr	r3, [r7, #24]
 800b5b0:	f023 0307 	bic.w	r3, r3, #7
 800b5b4:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800b5b6:	69bb      	ldr	r3, [r7, #24]
 800b5b8:	f003 0307 	and.w	r3, r3, #7
 800b5bc:	2b00      	cmp	r3, #0
 800b5be:	d00a      	beq.n	800b5d6 <prvInitialiseNewTask+0x48>
	__asm volatile
 800b5c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5c4:	f383 8811 	msr	BASEPRI, r3
 800b5c8:	f3bf 8f6f 	isb	sy
 800b5cc:	f3bf 8f4f 	dsb	sy
 800b5d0:	617b      	str	r3, [r7, #20]
}
 800b5d2:	bf00      	nop
 800b5d4:	e7fe      	b.n	800b5d4 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800b5d6:	68bb      	ldr	r3, [r7, #8]
 800b5d8:	2b00      	cmp	r3, #0
 800b5da:	d01f      	beq.n	800b61c <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b5dc:	2300      	movs	r3, #0
 800b5de:	61fb      	str	r3, [r7, #28]
 800b5e0:	e012      	b.n	800b608 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800b5e2:	68ba      	ldr	r2, [r7, #8]
 800b5e4:	69fb      	ldr	r3, [r7, #28]
 800b5e6:	4413      	add	r3, r2
 800b5e8:	7819      	ldrb	r1, [r3, #0]
 800b5ea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b5ec:	69fb      	ldr	r3, [r7, #28]
 800b5ee:	4413      	add	r3, r2
 800b5f0:	3334      	adds	r3, #52	; 0x34
 800b5f2:	460a      	mov	r2, r1
 800b5f4:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800b5f6:	68ba      	ldr	r2, [r7, #8]
 800b5f8:	69fb      	ldr	r3, [r7, #28]
 800b5fa:	4413      	add	r3, r2
 800b5fc:	781b      	ldrb	r3, [r3, #0]
 800b5fe:	2b00      	cmp	r3, #0
 800b600:	d006      	beq.n	800b610 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b602:	69fb      	ldr	r3, [r7, #28]
 800b604:	3301      	adds	r3, #1
 800b606:	61fb      	str	r3, [r7, #28]
 800b608:	69fb      	ldr	r3, [r7, #28]
 800b60a:	2b0f      	cmp	r3, #15
 800b60c:	d9e9      	bls.n	800b5e2 <prvInitialiseNewTask+0x54>
 800b60e:	e000      	b.n	800b612 <prvInitialiseNewTask+0x84>
			{
				break;
 800b610:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800b612:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b614:	2200      	movs	r2, #0
 800b616:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800b61a:	e003      	b.n	800b624 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800b61c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b61e:	2200      	movs	r2, #0
 800b620:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800b624:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b626:	2b06      	cmp	r3, #6
 800b628:	d901      	bls.n	800b62e <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800b62a:	2306      	movs	r3, #6
 800b62c:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800b62e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b630:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b632:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800b634:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b636:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b638:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800b63a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b63c:	2200      	movs	r2, #0
 800b63e:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800b640:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b642:	3304      	adds	r3, #4
 800b644:	4618      	mov	r0, r3
 800b646:	f7ff fe6c 	bl	800b322 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800b64a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b64c:	3318      	adds	r3, #24
 800b64e:	4618      	mov	r0, r3
 800b650:	f7ff fe67 	bl	800b322 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800b654:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b656:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b658:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b65a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b65c:	f1c3 0207 	rsb	r2, r3, #7
 800b660:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b662:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800b664:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b666:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b668:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800b66a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b66c:	2200      	movs	r2, #0
 800b66e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b670:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b672:	2200      	movs	r2, #0
 800b674:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800b678:	683a      	ldr	r2, [r7, #0]
 800b67a:	68f9      	ldr	r1, [r7, #12]
 800b67c:	69b8      	ldr	r0, [r7, #24]
 800b67e:	f000 fc05 	bl	800be8c <pxPortInitialiseStack>
 800b682:	4602      	mov	r2, r0
 800b684:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b686:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800b688:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b68a:	2b00      	cmp	r3, #0
 800b68c:	d002      	beq.n	800b694 <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800b68e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b690:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b692:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b694:	bf00      	nop
 800b696:	3720      	adds	r7, #32
 800b698:	46bd      	mov	sp, r7
 800b69a:	bd80      	pop	{r7, pc}

0800b69c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800b69c:	b580      	push	{r7, lr}
 800b69e:	b082      	sub	sp, #8
 800b6a0:	af00      	add	r7, sp, #0
 800b6a2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800b6a4:	f000 fd1e 	bl	800c0e4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800b6a8:	4b2a      	ldr	r3, [pc, #168]	; (800b754 <prvAddNewTaskToReadyList+0xb8>)
 800b6aa:	681b      	ldr	r3, [r3, #0]
 800b6ac:	3301      	adds	r3, #1
 800b6ae:	4a29      	ldr	r2, [pc, #164]	; (800b754 <prvAddNewTaskToReadyList+0xb8>)
 800b6b0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800b6b2:	4b29      	ldr	r3, [pc, #164]	; (800b758 <prvAddNewTaskToReadyList+0xbc>)
 800b6b4:	681b      	ldr	r3, [r3, #0]
 800b6b6:	2b00      	cmp	r3, #0
 800b6b8:	d109      	bne.n	800b6ce <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800b6ba:	4a27      	ldr	r2, [pc, #156]	; (800b758 <prvAddNewTaskToReadyList+0xbc>)
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800b6c0:	4b24      	ldr	r3, [pc, #144]	; (800b754 <prvAddNewTaskToReadyList+0xb8>)
 800b6c2:	681b      	ldr	r3, [r3, #0]
 800b6c4:	2b01      	cmp	r3, #1
 800b6c6:	d110      	bne.n	800b6ea <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800b6c8:	f000 fabc 	bl	800bc44 <prvInitialiseTaskLists>
 800b6cc:	e00d      	b.n	800b6ea <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800b6ce:	4b23      	ldr	r3, [pc, #140]	; (800b75c <prvAddNewTaskToReadyList+0xc0>)
 800b6d0:	681b      	ldr	r3, [r3, #0]
 800b6d2:	2b00      	cmp	r3, #0
 800b6d4:	d109      	bne.n	800b6ea <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800b6d6:	4b20      	ldr	r3, [pc, #128]	; (800b758 <prvAddNewTaskToReadyList+0xbc>)
 800b6d8:	681b      	ldr	r3, [r3, #0]
 800b6da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b6e0:	429a      	cmp	r2, r3
 800b6e2:	d802      	bhi.n	800b6ea <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800b6e4:	4a1c      	ldr	r2, [pc, #112]	; (800b758 <prvAddNewTaskToReadyList+0xbc>)
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800b6ea:	4b1d      	ldr	r3, [pc, #116]	; (800b760 <prvAddNewTaskToReadyList+0xc4>)
 800b6ec:	681b      	ldr	r3, [r3, #0]
 800b6ee:	3301      	adds	r3, #1
 800b6f0:	4a1b      	ldr	r2, [pc, #108]	; (800b760 <prvAddNewTaskToReadyList+0xc4>)
 800b6f2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b6f8:	2201      	movs	r2, #1
 800b6fa:	409a      	lsls	r2, r3
 800b6fc:	4b19      	ldr	r3, [pc, #100]	; (800b764 <prvAddNewTaskToReadyList+0xc8>)
 800b6fe:	681b      	ldr	r3, [r3, #0]
 800b700:	4313      	orrs	r3, r2
 800b702:	4a18      	ldr	r2, [pc, #96]	; (800b764 <prvAddNewTaskToReadyList+0xc8>)
 800b704:	6013      	str	r3, [r2, #0]
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b70a:	4613      	mov	r3, r2
 800b70c:	009b      	lsls	r3, r3, #2
 800b70e:	4413      	add	r3, r2
 800b710:	009b      	lsls	r3, r3, #2
 800b712:	4a15      	ldr	r2, [pc, #84]	; (800b768 <prvAddNewTaskToReadyList+0xcc>)
 800b714:	441a      	add	r2, r3
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	3304      	adds	r3, #4
 800b71a:	4619      	mov	r1, r3
 800b71c:	4610      	mov	r0, r2
 800b71e:	f7ff fe0d 	bl	800b33c <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800b722:	f000 fd0f 	bl	800c144 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800b726:	4b0d      	ldr	r3, [pc, #52]	; (800b75c <prvAddNewTaskToReadyList+0xc0>)
 800b728:	681b      	ldr	r3, [r3, #0]
 800b72a:	2b00      	cmp	r3, #0
 800b72c:	d00e      	beq.n	800b74c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800b72e:	4b0a      	ldr	r3, [pc, #40]	; (800b758 <prvAddNewTaskToReadyList+0xbc>)
 800b730:	681b      	ldr	r3, [r3, #0]
 800b732:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b734:	687b      	ldr	r3, [r7, #4]
 800b736:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b738:	429a      	cmp	r2, r3
 800b73a:	d207      	bcs.n	800b74c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800b73c:	4b0b      	ldr	r3, [pc, #44]	; (800b76c <prvAddNewTaskToReadyList+0xd0>)
 800b73e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b742:	601a      	str	r2, [r3, #0]
 800b744:	f3bf 8f4f 	dsb	sy
 800b748:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b74c:	bf00      	nop
 800b74e:	3708      	adds	r7, #8
 800b750:	46bd      	mov	sp, r7
 800b752:	bd80      	pop	{r7, pc}
 800b754:	20001f04 	.word	0x20001f04
 800b758:	20001e04 	.word	0x20001e04
 800b75c:	20001f10 	.word	0x20001f10
 800b760:	20001f20 	.word	0x20001f20
 800b764:	20001f0c 	.word	0x20001f0c
 800b768:	20001e08 	.word	0x20001e08
 800b76c:	e000ed04 	.word	0xe000ed04

0800b770 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800b770:	b580      	push	{r7, lr}
 800b772:	b084      	sub	sp, #16
 800b774:	af00      	add	r7, sp, #0
 800b776:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800b778:	2300      	movs	r3, #0
 800b77a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	2b00      	cmp	r3, #0
 800b780:	d017      	beq.n	800b7b2 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800b782:	4b13      	ldr	r3, [pc, #76]	; (800b7d0 <vTaskDelay+0x60>)
 800b784:	681b      	ldr	r3, [r3, #0]
 800b786:	2b00      	cmp	r3, #0
 800b788:	d00a      	beq.n	800b7a0 <vTaskDelay+0x30>
	__asm volatile
 800b78a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b78e:	f383 8811 	msr	BASEPRI, r3
 800b792:	f3bf 8f6f 	isb	sy
 800b796:	f3bf 8f4f 	dsb	sy
 800b79a:	60bb      	str	r3, [r7, #8]
}
 800b79c:	bf00      	nop
 800b79e:	e7fe      	b.n	800b79e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800b7a0:	f000 f87a 	bl	800b898 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800b7a4:	2100      	movs	r1, #0
 800b7a6:	6878      	ldr	r0, [r7, #4]
 800b7a8:	f000 fb0a 	bl	800bdc0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800b7ac:	f000 f882 	bl	800b8b4 <xTaskResumeAll>
 800b7b0:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800b7b2:	68fb      	ldr	r3, [r7, #12]
 800b7b4:	2b00      	cmp	r3, #0
 800b7b6:	d107      	bne.n	800b7c8 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800b7b8:	4b06      	ldr	r3, [pc, #24]	; (800b7d4 <vTaskDelay+0x64>)
 800b7ba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b7be:	601a      	str	r2, [r3, #0]
 800b7c0:	f3bf 8f4f 	dsb	sy
 800b7c4:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b7c8:	bf00      	nop
 800b7ca:	3710      	adds	r7, #16
 800b7cc:	46bd      	mov	sp, r7
 800b7ce:	bd80      	pop	{r7, pc}
 800b7d0:	20001f2c 	.word	0x20001f2c
 800b7d4:	e000ed04 	.word	0xe000ed04

0800b7d8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800b7d8:	b580      	push	{r7, lr}
 800b7da:	b08a      	sub	sp, #40	; 0x28
 800b7dc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800b7de:	2300      	movs	r3, #0
 800b7e0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800b7e2:	2300      	movs	r3, #0
 800b7e4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800b7e6:	463a      	mov	r2, r7
 800b7e8:	1d39      	adds	r1, r7, #4
 800b7ea:	f107 0308 	add.w	r3, r7, #8
 800b7ee:	4618      	mov	r0, r3
 800b7f0:	f7f5 fb28 	bl	8000e44 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800b7f4:	6839      	ldr	r1, [r7, #0]
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	68ba      	ldr	r2, [r7, #8]
 800b7fa:	9202      	str	r2, [sp, #8]
 800b7fc:	9301      	str	r3, [sp, #4]
 800b7fe:	2300      	movs	r3, #0
 800b800:	9300      	str	r3, [sp, #0]
 800b802:	2300      	movs	r3, #0
 800b804:	460a      	mov	r2, r1
 800b806:	491e      	ldr	r1, [pc, #120]	; (800b880 <vTaskStartScheduler+0xa8>)
 800b808:	481e      	ldr	r0, [pc, #120]	; (800b884 <vTaskStartScheduler+0xac>)
 800b80a:	f7ff fe1e 	bl	800b44a <xTaskCreateStatic>
 800b80e:	4603      	mov	r3, r0
 800b810:	4a1d      	ldr	r2, [pc, #116]	; (800b888 <vTaskStartScheduler+0xb0>)
 800b812:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800b814:	4b1c      	ldr	r3, [pc, #112]	; (800b888 <vTaskStartScheduler+0xb0>)
 800b816:	681b      	ldr	r3, [r3, #0]
 800b818:	2b00      	cmp	r3, #0
 800b81a:	d002      	beq.n	800b822 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800b81c:	2301      	movs	r3, #1
 800b81e:	617b      	str	r3, [r7, #20]
 800b820:	e001      	b.n	800b826 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800b822:	2300      	movs	r3, #0
 800b824:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800b826:	697b      	ldr	r3, [r7, #20]
 800b828:	2b01      	cmp	r3, #1
 800b82a:	d116      	bne.n	800b85a <vTaskStartScheduler+0x82>
	__asm volatile
 800b82c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b830:	f383 8811 	msr	BASEPRI, r3
 800b834:	f3bf 8f6f 	isb	sy
 800b838:	f3bf 8f4f 	dsb	sy
 800b83c:	613b      	str	r3, [r7, #16]
}
 800b83e:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800b840:	4b12      	ldr	r3, [pc, #72]	; (800b88c <vTaskStartScheduler+0xb4>)
 800b842:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b846:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800b848:	4b11      	ldr	r3, [pc, #68]	; (800b890 <vTaskStartScheduler+0xb8>)
 800b84a:	2201      	movs	r2, #1
 800b84c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800b84e:	4b11      	ldr	r3, [pc, #68]	; (800b894 <vTaskStartScheduler+0xbc>)
 800b850:	2200      	movs	r2, #0
 800b852:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800b854:	f000 fba4 	bl	800bfa0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800b858:	e00e      	b.n	800b878 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800b85a:	697b      	ldr	r3, [r7, #20]
 800b85c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b860:	d10a      	bne.n	800b878 <vTaskStartScheduler+0xa0>
	__asm volatile
 800b862:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b866:	f383 8811 	msr	BASEPRI, r3
 800b86a:	f3bf 8f6f 	isb	sy
 800b86e:	f3bf 8f4f 	dsb	sy
 800b872:	60fb      	str	r3, [r7, #12]
}
 800b874:	bf00      	nop
 800b876:	e7fe      	b.n	800b876 <vTaskStartScheduler+0x9e>
}
 800b878:	bf00      	nop
 800b87a:	3718      	adds	r7, #24
 800b87c:	46bd      	mov	sp, r7
 800b87e:	bd80      	pop	{r7, pc}
 800b880:	0800e3d8 	.word	0x0800e3d8
 800b884:	0800bc15 	.word	0x0800bc15
 800b888:	20001f28 	.word	0x20001f28
 800b88c:	20001f24 	.word	0x20001f24
 800b890:	20001f10 	.word	0x20001f10
 800b894:	20001f08 	.word	0x20001f08

0800b898 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800b898:	b480      	push	{r7}
 800b89a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800b89c:	4b04      	ldr	r3, [pc, #16]	; (800b8b0 <vTaskSuspendAll+0x18>)
 800b89e:	681b      	ldr	r3, [r3, #0]
 800b8a0:	3301      	adds	r3, #1
 800b8a2:	4a03      	ldr	r2, [pc, #12]	; (800b8b0 <vTaskSuspendAll+0x18>)
 800b8a4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800b8a6:	bf00      	nop
 800b8a8:	46bd      	mov	sp, r7
 800b8aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8ae:	4770      	bx	lr
 800b8b0:	20001f2c 	.word	0x20001f2c

0800b8b4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800b8b4:	b580      	push	{r7, lr}
 800b8b6:	b084      	sub	sp, #16
 800b8b8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800b8ba:	2300      	movs	r3, #0
 800b8bc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800b8be:	2300      	movs	r3, #0
 800b8c0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800b8c2:	4b41      	ldr	r3, [pc, #260]	; (800b9c8 <xTaskResumeAll+0x114>)
 800b8c4:	681b      	ldr	r3, [r3, #0]
 800b8c6:	2b00      	cmp	r3, #0
 800b8c8:	d10a      	bne.n	800b8e0 <xTaskResumeAll+0x2c>
	__asm volatile
 800b8ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8ce:	f383 8811 	msr	BASEPRI, r3
 800b8d2:	f3bf 8f6f 	isb	sy
 800b8d6:	f3bf 8f4f 	dsb	sy
 800b8da:	603b      	str	r3, [r7, #0]
}
 800b8dc:	bf00      	nop
 800b8de:	e7fe      	b.n	800b8de <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800b8e0:	f000 fc00 	bl	800c0e4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800b8e4:	4b38      	ldr	r3, [pc, #224]	; (800b9c8 <xTaskResumeAll+0x114>)
 800b8e6:	681b      	ldr	r3, [r3, #0]
 800b8e8:	3b01      	subs	r3, #1
 800b8ea:	4a37      	ldr	r2, [pc, #220]	; (800b9c8 <xTaskResumeAll+0x114>)
 800b8ec:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b8ee:	4b36      	ldr	r3, [pc, #216]	; (800b9c8 <xTaskResumeAll+0x114>)
 800b8f0:	681b      	ldr	r3, [r3, #0]
 800b8f2:	2b00      	cmp	r3, #0
 800b8f4:	d161      	bne.n	800b9ba <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800b8f6:	4b35      	ldr	r3, [pc, #212]	; (800b9cc <xTaskResumeAll+0x118>)
 800b8f8:	681b      	ldr	r3, [r3, #0]
 800b8fa:	2b00      	cmp	r3, #0
 800b8fc:	d05d      	beq.n	800b9ba <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b8fe:	e02e      	b.n	800b95e <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b900:	4b33      	ldr	r3, [pc, #204]	; (800b9d0 <xTaskResumeAll+0x11c>)
 800b902:	68db      	ldr	r3, [r3, #12]
 800b904:	68db      	ldr	r3, [r3, #12]
 800b906:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b908:	68fb      	ldr	r3, [r7, #12]
 800b90a:	3318      	adds	r3, #24
 800b90c:	4618      	mov	r0, r3
 800b90e:	f7ff fd72 	bl	800b3f6 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b912:	68fb      	ldr	r3, [r7, #12]
 800b914:	3304      	adds	r3, #4
 800b916:	4618      	mov	r0, r3
 800b918:	f7ff fd6d 	bl	800b3f6 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b91c:	68fb      	ldr	r3, [r7, #12]
 800b91e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b920:	2201      	movs	r2, #1
 800b922:	409a      	lsls	r2, r3
 800b924:	4b2b      	ldr	r3, [pc, #172]	; (800b9d4 <xTaskResumeAll+0x120>)
 800b926:	681b      	ldr	r3, [r3, #0]
 800b928:	4313      	orrs	r3, r2
 800b92a:	4a2a      	ldr	r2, [pc, #168]	; (800b9d4 <xTaskResumeAll+0x120>)
 800b92c:	6013      	str	r3, [r2, #0]
 800b92e:	68fb      	ldr	r3, [r7, #12]
 800b930:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b932:	4613      	mov	r3, r2
 800b934:	009b      	lsls	r3, r3, #2
 800b936:	4413      	add	r3, r2
 800b938:	009b      	lsls	r3, r3, #2
 800b93a:	4a27      	ldr	r2, [pc, #156]	; (800b9d8 <xTaskResumeAll+0x124>)
 800b93c:	441a      	add	r2, r3
 800b93e:	68fb      	ldr	r3, [r7, #12]
 800b940:	3304      	adds	r3, #4
 800b942:	4619      	mov	r1, r3
 800b944:	4610      	mov	r0, r2
 800b946:	f7ff fcf9 	bl	800b33c <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b94a:	68fb      	ldr	r3, [r7, #12]
 800b94c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b94e:	4b23      	ldr	r3, [pc, #140]	; (800b9dc <xTaskResumeAll+0x128>)
 800b950:	681b      	ldr	r3, [r3, #0]
 800b952:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b954:	429a      	cmp	r2, r3
 800b956:	d302      	bcc.n	800b95e <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 800b958:	4b21      	ldr	r3, [pc, #132]	; (800b9e0 <xTaskResumeAll+0x12c>)
 800b95a:	2201      	movs	r2, #1
 800b95c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b95e:	4b1c      	ldr	r3, [pc, #112]	; (800b9d0 <xTaskResumeAll+0x11c>)
 800b960:	681b      	ldr	r3, [r3, #0]
 800b962:	2b00      	cmp	r3, #0
 800b964:	d1cc      	bne.n	800b900 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800b966:	68fb      	ldr	r3, [r7, #12]
 800b968:	2b00      	cmp	r3, #0
 800b96a:	d001      	beq.n	800b970 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800b96c:	f000 fa08 	bl	800bd80 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800b970:	4b1c      	ldr	r3, [pc, #112]	; (800b9e4 <xTaskResumeAll+0x130>)
 800b972:	681b      	ldr	r3, [r3, #0]
 800b974:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800b976:	687b      	ldr	r3, [r7, #4]
 800b978:	2b00      	cmp	r3, #0
 800b97a:	d010      	beq.n	800b99e <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800b97c:	f000 f836 	bl	800b9ec <xTaskIncrementTick>
 800b980:	4603      	mov	r3, r0
 800b982:	2b00      	cmp	r3, #0
 800b984:	d002      	beq.n	800b98c <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800b986:	4b16      	ldr	r3, [pc, #88]	; (800b9e0 <xTaskResumeAll+0x12c>)
 800b988:	2201      	movs	r2, #1
 800b98a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	3b01      	subs	r3, #1
 800b990:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	2b00      	cmp	r3, #0
 800b996:	d1f1      	bne.n	800b97c <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 800b998:	4b12      	ldr	r3, [pc, #72]	; (800b9e4 <xTaskResumeAll+0x130>)
 800b99a:	2200      	movs	r2, #0
 800b99c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800b99e:	4b10      	ldr	r3, [pc, #64]	; (800b9e0 <xTaskResumeAll+0x12c>)
 800b9a0:	681b      	ldr	r3, [r3, #0]
 800b9a2:	2b00      	cmp	r3, #0
 800b9a4:	d009      	beq.n	800b9ba <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800b9a6:	2301      	movs	r3, #1
 800b9a8:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800b9aa:	4b0f      	ldr	r3, [pc, #60]	; (800b9e8 <xTaskResumeAll+0x134>)
 800b9ac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b9b0:	601a      	str	r2, [r3, #0]
 800b9b2:	f3bf 8f4f 	dsb	sy
 800b9b6:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b9ba:	f000 fbc3 	bl	800c144 <vPortExitCritical>

	return xAlreadyYielded;
 800b9be:	68bb      	ldr	r3, [r7, #8]
}
 800b9c0:	4618      	mov	r0, r3
 800b9c2:	3710      	adds	r7, #16
 800b9c4:	46bd      	mov	sp, r7
 800b9c6:	bd80      	pop	{r7, pc}
 800b9c8:	20001f2c 	.word	0x20001f2c
 800b9cc:	20001f04 	.word	0x20001f04
 800b9d0:	20001ec4 	.word	0x20001ec4
 800b9d4:	20001f0c 	.word	0x20001f0c
 800b9d8:	20001e08 	.word	0x20001e08
 800b9dc:	20001e04 	.word	0x20001e04
 800b9e0:	20001f18 	.word	0x20001f18
 800b9e4:	20001f14 	.word	0x20001f14
 800b9e8:	e000ed04 	.word	0xe000ed04

0800b9ec <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800b9ec:	b580      	push	{r7, lr}
 800b9ee:	b086      	sub	sp, #24
 800b9f0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800b9f2:	2300      	movs	r3, #0
 800b9f4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b9f6:	4b4e      	ldr	r3, [pc, #312]	; (800bb30 <xTaskIncrementTick+0x144>)
 800b9f8:	681b      	ldr	r3, [r3, #0]
 800b9fa:	2b00      	cmp	r3, #0
 800b9fc:	f040 808e 	bne.w	800bb1c <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800ba00:	4b4c      	ldr	r3, [pc, #304]	; (800bb34 <xTaskIncrementTick+0x148>)
 800ba02:	681b      	ldr	r3, [r3, #0]
 800ba04:	3301      	adds	r3, #1
 800ba06:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800ba08:	4a4a      	ldr	r2, [pc, #296]	; (800bb34 <xTaskIncrementTick+0x148>)
 800ba0a:	693b      	ldr	r3, [r7, #16]
 800ba0c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800ba0e:	693b      	ldr	r3, [r7, #16]
 800ba10:	2b00      	cmp	r3, #0
 800ba12:	d120      	bne.n	800ba56 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800ba14:	4b48      	ldr	r3, [pc, #288]	; (800bb38 <xTaskIncrementTick+0x14c>)
 800ba16:	681b      	ldr	r3, [r3, #0]
 800ba18:	681b      	ldr	r3, [r3, #0]
 800ba1a:	2b00      	cmp	r3, #0
 800ba1c:	d00a      	beq.n	800ba34 <xTaskIncrementTick+0x48>
	__asm volatile
 800ba1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba22:	f383 8811 	msr	BASEPRI, r3
 800ba26:	f3bf 8f6f 	isb	sy
 800ba2a:	f3bf 8f4f 	dsb	sy
 800ba2e:	603b      	str	r3, [r7, #0]
}
 800ba30:	bf00      	nop
 800ba32:	e7fe      	b.n	800ba32 <xTaskIncrementTick+0x46>
 800ba34:	4b40      	ldr	r3, [pc, #256]	; (800bb38 <xTaskIncrementTick+0x14c>)
 800ba36:	681b      	ldr	r3, [r3, #0]
 800ba38:	60fb      	str	r3, [r7, #12]
 800ba3a:	4b40      	ldr	r3, [pc, #256]	; (800bb3c <xTaskIncrementTick+0x150>)
 800ba3c:	681b      	ldr	r3, [r3, #0]
 800ba3e:	4a3e      	ldr	r2, [pc, #248]	; (800bb38 <xTaskIncrementTick+0x14c>)
 800ba40:	6013      	str	r3, [r2, #0]
 800ba42:	4a3e      	ldr	r2, [pc, #248]	; (800bb3c <xTaskIncrementTick+0x150>)
 800ba44:	68fb      	ldr	r3, [r7, #12]
 800ba46:	6013      	str	r3, [r2, #0]
 800ba48:	4b3d      	ldr	r3, [pc, #244]	; (800bb40 <xTaskIncrementTick+0x154>)
 800ba4a:	681b      	ldr	r3, [r3, #0]
 800ba4c:	3301      	adds	r3, #1
 800ba4e:	4a3c      	ldr	r2, [pc, #240]	; (800bb40 <xTaskIncrementTick+0x154>)
 800ba50:	6013      	str	r3, [r2, #0]
 800ba52:	f000 f995 	bl	800bd80 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800ba56:	4b3b      	ldr	r3, [pc, #236]	; (800bb44 <xTaskIncrementTick+0x158>)
 800ba58:	681b      	ldr	r3, [r3, #0]
 800ba5a:	693a      	ldr	r2, [r7, #16]
 800ba5c:	429a      	cmp	r2, r3
 800ba5e:	d348      	bcc.n	800baf2 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ba60:	4b35      	ldr	r3, [pc, #212]	; (800bb38 <xTaskIncrementTick+0x14c>)
 800ba62:	681b      	ldr	r3, [r3, #0]
 800ba64:	681b      	ldr	r3, [r3, #0]
 800ba66:	2b00      	cmp	r3, #0
 800ba68:	d104      	bne.n	800ba74 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ba6a:	4b36      	ldr	r3, [pc, #216]	; (800bb44 <xTaskIncrementTick+0x158>)
 800ba6c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ba70:	601a      	str	r2, [r3, #0]
					break;
 800ba72:	e03e      	b.n	800baf2 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ba74:	4b30      	ldr	r3, [pc, #192]	; (800bb38 <xTaskIncrementTick+0x14c>)
 800ba76:	681b      	ldr	r3, [r3, #0]
 800ba78:	68db      	ldr	r3, [r3, #12]
 800ba7a:	68db      	ldr	r3, [r3, #12]
 800ba7c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800ba7e:	68bb      	ldr	r3, [r7, #8]
 800ba80:	685b      	ldr	r3, [r3, #4]
 800ba82:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800ba84:	693a      	ldr	r2, [r7, #16]
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	429a      	cmp	r2, r3
 800ba8a:	d203      	bcs.n	800ba94 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800ba8c:	4a2d      	ldr	r2, [pc, #180]	; (800bb44 <xTaskIncrementTick+0x158>)
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800ba92:	e02e      	b.n	800baf2 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ba94:	68bb      	ldr	r3, [r7, #8]
 800ba96:	3304      	adds	r3, #4
 800ba98:	4618      	mov	r0, r3
 800ba9a:	f7ff fcac 	bl	800b3f6 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800ba9e:	68bb      	ldr	r3, [r7, #8]
 800baa0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800baa2:	2b00      	cmp	r3, #0
 800baa4:	d004      	beq.n	800bab0 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800baa6:	68bb      	ldr	r3, [r7, #8]
 800baa8:	3318      	adds	r3, #24
 800baaa:	4618      	mov	r0, r3
 800baac:	f7ff fca3 	bl	800b3f6 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800bab0:	68bb      	ldr	r3, [r7, #8]
 800bab2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bab4:	2201      	movs	r2, #1
 800bab6:	409a      	lsls	r2, r3
 800bab8:	4b23      	ldr	r3, [pc, #140]	; (800bb48 <xTaskIncrementTick+0x15c>)
 800baba:	681b      	ldr	r3, [r3, #0]
 800babc:	4313      	orrs	r3, r2
 800babe:	4a22      	ldr	r2, [pc, #136]	; (800bb48 <xTaskIncrementTick+0x15c>)
 800bac0:	6013      	str	r3, [r2, #0]
 800bac2:	68bb      	ldr	r3, [r7, #8]
 800bac4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bac6:	4613      	mov	r3, r2
 800bac8:	009b      	lsls	r3, r3, #2
 800baca:	4413      	add	r3, r2
 800bacc:	009b      	lsls	r3, r3, #2
 800bace:	4a1f      	ldr	r2, [pc, #124]	; (800bb4c <xTaskIncrementTick+0x160>)
 800bad0:	441a      	add	r2, r3
 800bad2:	68bb      	ldr	r3, [r7, #8]
 800bad4:	3304      	adds	r3, #4
 800bad6:	4619      	mov	r1, r3
 800bad8:	4610      	mov	r0, r2
 800bada:	f7ff fc2f 	bl	800b33c <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800bade:	68bb      	ldr	r3, [r7, #8]
 800bae0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bae2:	4b1b      	ldr	r3, [pc, #108]	; (800bb50 <xTaskIncrementTick+0x164>)
 800bae4:	681b      	ldr	r3, [r3, #0]
 800bae6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bae8:	429a      	cmp	r2, r3
 800baea:	d3b9      	bcc.n	800ba60 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800baec:	2301      	movs	r3, #1
 800baee:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800baf0:	e7b6      	b.n	800ba60 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800baf2:	4b17      	ldr	r3, [pc, #92]	; (800bb50 <xTaskIncrementTick+0x164>)
 800baf4:	681b      	ldr	r3, [r3, #0]
 800baf6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800baf8:	4914      	ldr	r1, [pc, #80]	; (800bb4c <xTaskIncrementTick+0x160>)
 800bafa:	4613      	mov	r3, r2
 800bafc:	009b      	lsls	r3, r3, #2
 800bafe:	4413      	add	r3, r2
 800bb00:	009b      	lsls	r3, r3, #2
 800bb02:	440b      	add	r3, r1
 800bb04:	681b      	ldr	r3, [r3, #0]
 800bb06:	2b01      	cmp	r3, #1
 800bb08:	d901      	bls.n	800bb0e <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 800bb0a:	2301      	movs	r3, #1
 800bb0c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800bb0e:	4b11      	ldr	r3, [pc, #68]	; (800bb54 <xTaskIncrementTick+0x168>)
 800bb10:	681b      	ldr	r3, [r3, #0]
 800bb12:	2b00      	cmp	r3, #0
 800bb14:	d007      	beq.n	800bb26 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800bb16:	2301      	movs	r3, #1
 800bb18:	617b      	str	r3, [r7, #20]
 800bb1a:	e004      	b.n	800bb26 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800bb1c:	4b0e      	ldr	r3, [pc, #56]	; (800bb58 <xTaskIncrementTick+0x16c>)
 800bb1e:	681b      	ldr	r3, [r3, #0]
 800bb20:	3301      	adds	r3, #1
 800bb22:	4a0d      	ldr	r2, [pc, #52]	; (800bb58 <xTaskIncrementTick+0x16c>)
 800bb24:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800bb26:	697b      	ldr	r3, [r7, #20]
}
 800bb28:	4618      	mov	r0, r3
 800bb2a:	3718      	adds	r7, #24
 800bb2c:	46bd      	mov	sp, r7
 800bb2e:	bd80      	pop	{r7, pc}
 800bb30:	20001f2c 	.word	0x20001f2c
 800bb34:	20001f08 	.word	0x20001f08
 800bb38:	20001ebc 	.word	0x20001ebc
 800bb3c:	20001ec0 	.word	0x20001ec0
 800bb40:	20001f1c 	.word	0x20001f1c
 800bb44:	20001f24 	.word	0x20001f24
 800bb48:	20001f0c 	.word	0x20001f0c
 800bb4c:	20001e08 	.word	0x20001e08
 800bb50:	20001e04 	.word	0x20001e04
 800bb54:	20001f18 	.word	0x20001f18
 800bb58:	20001f14 	.word	0x20001f14

0800bb5c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800bb5c:	b480      	push	{r7}
 800bb5e:	b087      	sub	sp, #28
 800bb60:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800bb62:	4b27      	ldr	r3, [pc, #156]	; (800bc00 <vTaskSwitchContext+0xa4>)
 800bb64:	681b      	ldr	r3, [r3, #0]
 800bb66:	2b00      	cmp	r3, #0
 800bb68:	d003      	beq.n	800bb72 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800bb6a:	4b26      	ldr	r3, [pc, #152]	; (800bc04 <vTaskSwitchContext+0xa8>)
 800bb6c:	2201      	movs	r2, #1
 800bb6e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800bb70:	e03f      	b.n	800bbf2 <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 800bb72:	4b24      	ldr	r3, [pc, #144]	; (800bc04 <vTaskSwitchContext+0xa8>)
 800bb74:	2200      	movs	r2, #0
 800bb76:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bb78:	4b23      	ldr	r3, [pc, #140]	; (800bc08 <vTaskSwitchContext+0xac>)
 800bb7a:	681b      	ldr	r3, [r3, #0]
 800bb7c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800bb7e:	68fb      	ldr	r3, [r7, #12]
 800bb80:	fab3 f383 	clz	r3, r3
 800bb84:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800bb86:	7afb      	ldrb	r3, [r7, #11]
 800bb88:	f1c3 031f 	rsb	r3, r3, #31
 800bb8c:	617b      	str	r3, [r7, #20]
 800bb8e:	491f      	ldr	r1, [pc, #124]	; (800bc0c <vTaskSwitchContext+0xb0>)
 800bb90:	697a      	ldr	r2, [r7, #20]
 800bb92:	4613      	mov	r3, r2
 800bb94:	009b      	lsls	r3, r3, #2
 800bb96:	4413      	add	r3, r2
 800bb98:	009b      	lsls	r3, r3, #2
 800bb9a:	440b      	add	r3, r1
 800bb9c:	681b      	ldr	r3, [r3, #0]
 800bb9e:	2b00      	cmp	r3, #0
 800bba0:	d10a      	bne.n	800bbb8 <vTaskSwitchContext+0x5c>
	__asm volatile
 800bba2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bba6:	f383 8811 	msr	BASEPRI, r3
 800bbaa:	f3bf 8f6f 	isb	sy
 800bbae:	f3bf 8f4f 	dsb	sy
 800bbb2:	607b      	str	r3, [r7, #4]
}
 800bbb4:	bf00      	nop
 800bbb6:	e7fe      	b.n	800bbb6 <vTaskSwitchContext+0x5a>
 800bbb8:	697a      	ldr	r2, [r7, #20]
 800bbba:	4613      	mov	r3, r2
 800bbbc:	009b      	lsls	r3, r3, #2
 800bbbe:	4413      	add	r3, r2
 800bbc0:	009b      	lsls	r3, r3, #2
 800bbc2:	4a12      	ldr	r2, [pc, #72]	; (800bc0c <vTaskSwitchContext+0xb0>)
 800bbc4:	4413      	add	r3, r2
 800bbc6:	613b      	str	r3, [r7, #16]
 800bbc8:	693b      	ldr	r3, [r7, #16]
 800bbca:	685b      	ldr	r3, [r3, #4]
 800bbcc:	685a      	ldr	r2, [r3, #4]
 800bbce:	693b      	ldr	r3, [r7, #16]
 800bbd0:	605a      	str	r2, [r3, #4]
 800bbd2:	693b      	ldr	r3, [r7, #16]
 800bbd4:	685a      	ldr	r2, [r3, #4]
 800bbd6:	693b      	ldr	r3, [r7, #16]
 800bbd8:	3308      	adds	r3, #8
 800bbda:	429a      	cmp	r2, r3
 800bbdc:	d104      	bne.n	800bbe8 <vTaskSwitchContext+0x8c>
 800bbde:	693b      	ldr	r3, [r7, #16]
 800bbe0:	685b      	ldr	r3, [r3, #4]
 800bbe2:	685a      	ldr	r2, [r3, #4]
 800bbe4:	693b      	ldr	r3, [r7, #16]
 800bbe6:	605a      	str	r2, [r3, #4]
 800bbe8:	693b      	ldr	r3, [r7, #16]
 800bbea:	685b      	ldr	r3, [r3, #4]
 800bbec:	68db      	ldr	r3, [r3, #12]
 800bbee:	4a08      	ldr	r2, [pc, #32]	; (800bc10 <vTaskSwitchContext+0xb4>)
 800bbf0:	6013      	str	r3, [r2, #0]
}
 800bbf2:	bf00      	nop
 800bbf4:	371c      	adds	r7, #28
 800bbf6:	46bd      	mov	sp, r7
 800bbf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbfc:	4770      	bx	lr
 800bbfe:	bf00      	nop
 800bc00:	20001f2c 	.word	0x20001f2c
 800bc04:	20001f18 	.word	0x20001f18
 800bc08:	20001f0c 	.word	0x20001f0c
 800bc0c:	20001e08 	.word	0x20001e08
 800bc10:	20001e04 	.word	0x20001e04

0800bc14 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800bc14:	b580      	push	{r7, lr}
 800bc16:	b082      	sub	sp, #8
 800bc18:	af00      	add	r7, sp, #0
 800bc1a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800bc1c:	f000 f852 	bl	800bcc4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800bc20:	4b06      	ldr	r3, [pc, #24]	; (800bc3c <prvIdleTask+0x28>)
 800bc22:	681b      	ldr	r3, [r3, #0]
 800bc24:	2b01      	cmp	r3, #1
 800bc26:	d9f9      	bls.n	800bc1c <prvIdleTask+0x8>
			{
				taskYIELD();
 800bc28:	4b05      	ldr	r3, [pc, #20]	; (800bc40 <prvIdleTask+0x2c>)
 800bc2a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bc2e:	601a      	str	r2, [r3, #0]
 800bc30:	f3bf 8f4f 	dsb	sy
 800bc34:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800bc38:	e7f0      	b.n	800bc1c <prvIdleTask+0x8>
 800bc3a:	bf00      	nop
 800bc3c:	20001e08 	.word	0x20001e08
 800bc40:	e000ed04 	.word	0xe000ed04

0800bc44 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800bc44:	b580      	push	{r7, lr}
 800bc46:	b082      	sub	sp, #8
 800bc48:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800bc4a:	2300      	movs	r3, #0
 800bc4c:	607b      	str	r3, [r7, #4]
 800bc4e:	e00c      	b.n	800bc6a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800bc50:	687a      	ldr	r2, [r7, #4]
 800bc52:	4613      	mov	r3, r2
 800bc54:	009b      	lsls	r3, r3, #2
 800bc56:	4413      	add	r3, r2
 800bc58:	009b      	lsls	r3, r3, #2
 800bc5a:	4a12      	ldr	r2, [pc, #72]	; (800bca4 <prvInitialiseTaskLists+0x60>)
 800bc5c:	4413      	add	r3, r2
 800bc5e:	4618      	mov	r0, r3
 800bc60:	f7ff fb3f 	bl	800b2e2 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800bc64:	687b      	ldr	r3, [r7, #4]
 800bc66:	3301      	adds	r3, #1
 800bc68:	607b      	str	r3, [r7, #4]
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	2b06      	cmp	r3, #6
 800bc6e:	d9ef      	bls.n	800bc50 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800bc70:	480d      	ldr	r0, [pc, #52]	; (800bca8 <prvInitialiseTaskLists+0x64>)
 800bc72:	f7ff fb36 	bl	800b2e2 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800bc76:	480d      	ldr	r0, [pc, #52]	; (800bcac <prvInitialiseTaskLists+0x68>)
 800bc78:	f7ff fb33 	bl	800b2e2 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800bc7c:	480c      	ldr	r0, [pc, #48]	; (800bcb0 <prvInitialiseTaskLists+0x6c>)
 800bc7e:	f7ff fb30 	bl	800b2e2 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800bc82:	480c      	ldr	r0, [pc, #48]	; (800bcb4 <prvInitialiseTaskLists+0x70>)
 800bc84:	f7ff fb2d 	bl	800b2e2 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800bc88:	480b      	ldr	r0, [pc, #44]	; (800bcb8 <prvInitialiseTaskLists+0x74>)
 800bc8a:	f7ff fb2a 	bl	800b2e2 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800bc8e:	4b0b      	ldr	r3, [pc, #44]	; (800bcbc <prvInitialiseTaskLists+0x78>)
 800bc90:	4a05      	ldr	r2, [pc, #20]	; (800bca8 <prvInitialiseTaskLists+0x64>)
 800bc92:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800bc94:	4b0a      	ldr	r3, [pc, #40]	; (800bcc0 <prvInitialiseTaskLists+0x7c>)
 800bc96:	4a05      	ldr	r2, [pc, #20]	; (800bcac <prvInitialiseTaskLists+0x68>)
 800bc98:	601a      	str	r2, [r3, #0]
}
 800bc9a:	bf00      	nop
 800bc9c:	3708      	adds	r7, #8
 800bc9e:	46bd      	mov	sp, r7
 800bca0:	bd80      	pop	{r7, pc}
 800bca2:	bf00      	nop
 800bca4:	20001e08 	.word	0x20001e08
 800bca8:	20001e94 	.word	0x20001e94
 800bcac:	20001ea8 	.word	0x20001ea8
 800bcb0:	20001ec4 	.word	0x20001ec4
 800bcb4:	20001ed8 	.word	0x20001ed8
 800bcb8:	20001ef0 	.word	0x20001ef0
 800bcbc:	20001ebc 	.word	0x20001ebc
 800bcc0:	20001ec0 	.word	0x20001ec0

0800bcc4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800bcc4:	b580      	push	{r7, lr}
 800bcc6:	b082      	sub	sp, #8
 800bcc8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800bcca:	e019      	b.n	800bd00 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800bccc:	f000 fa0a 	bl	800c0e4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bcd0:	4b10      	ldr	r3, [pc, #64]	; (800bd14 <prvCheckTasksWaitingTermination+0x50>)
 800bcd2:	68db      	ldr	r3, [r3, #12]
 800bcd4:	68db      	ldr	r3, [r3, #12]
 800bcd6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bcd8:	687b      	ldr	r3, [r7, #4]
 800bcda:	3304      	adds	r3, #4
 800bcdc:	4618      	mov	r0, r3
 800bcde:	f7ff fb8a 	bl	800b3f6 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800bce2:	4b0d      	ldr	r3, [pc, #52]	; (800bd18 <prvCheckTasksWaitingTermination+0x54>)
 800bce4:	681b      	ldr	r3, [r3, #0]
 800bce6:	3b01      	subs	r3, #1
 800bce8:	4a0b      	ldr	r2, [pc, #44]	; (800bd18 <prvCheckTasksWaitingTermination+0x54>)
 800bcea:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800bcec:	4b0b      	ldr	r3, [pc, #44]	; (800bd1c <prvCheckTasksWaitingTermination+0x58>)
 800bcee:	681b      	ldr	r3, [r3, #0]
 800bcf0:	3b01      	subs	r3, #1
 800bcf2:	4a0a      	ldr	r2, [pc, #40]	; (800bd1c <prvCheckTasksWaitingTermination+0x58>)
 800bcf4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800bcf6:	f000 fa25 	bl	800c144 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800bcfa:	6878      	ldr	r0, [r7, #4]
 800bcfc:	f000 f810 	bl	800bd20 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800bd00:	4b06      	ldr	r3, [pc, #24]	; (800bd1c <prvCheckTasksWaitingTermination+0x58>)
 800bd02:	681b      	ldr	r3, [r3, #0]
 800bd04:	2b00      	cmp	r3, #0
 800bd06:	d1e1      	bne.n	800bccc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800bd08:	bf00      	nop
 800bd0a:	bf00      	nop
 800bd0c:	3708      	adds	r7, #8
 800bd0e:	46bd      	mov	sp, r7
 800bd10:	bd80      	pop	{r7, pc}
 800bd12:	bf00      	nop
 800bd14:	20001ed8 	.word	0x20001ed8
 800bd18:	20001f04 	.word	0x20001f04
 800bd1c:	20001eec 	.word	0x20001eec

0800bd20 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800bd20:	b580      	push	{r7, lr}
 800bd22:	b084      	sub	sp, #16
 800bd24:	af00      	add	r7, sp, #0
 800bd26:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800bd28:	687b      	ldr	r3, [r7, #4]
 800bd2a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800bd2e:	2b00      	cmp	r3, #0
 800bd30:	d108      	bne.n	800bd44 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800bd32:	687b      	ldr	r3, [r7, #4]
 800bd34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bd36:	4618      	mov	r0, r3
 800bd38:	f000 fb82 	bl	800c440 <vPortFree>
				vPortFree( pxTCB );
 800bd3c:	6878      	ldr	r0, [r7, #4]
 800bd3e:	f000 fb7f 	bl	800c440 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800bd42:	e018      	b.n	800bd76 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800bd4a:	2b01      	cmp	r3, #1
 800bd4c:	d103      	bne.n	800bd56 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800bd4e:	6878      	ldr	r0, [r7, #4]
 800bd50:	f000 fb76 	bl	800c440 <vPortFree>
	}
 800bd54:	e00f      	b.n	800bd76 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800bd56:	687b      	ldr	r3, [r7, #4]
 800bd58:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800bd5c:	2b02      	cmp	r3, #2
 800bd5e:	d00a      	beq.n	800bd76 <prvDeleteTCB+0x56>
	__asm volatile
 800bd60:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd64:	f383 8811 	msr	BASEPRI, r3
 800bd68:	f3bf 8f6f 	isb	sy
 800bd6c:	f3bf 8f4f 	dsb	sy
 800bd70:	60fb      	str	r3, [r7, #12]
}
 800bd72:	bf00      	nop
 800bd74:	e7fe      	b.n	800bd74 <prvDeleteTCB+0x54>
	}
 800bd76:	bf00      	nop
 800bd78:	3710      	adds	r7, #16
 800bd7a:	46bd      	mov	sp, r7
 800bd7c:	bd80      	pop	{r7, pc}
	...

0800bd80 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800bd80:	b480      	push	{r7}
 800bd82:	b083      	sub	sp, #12
 800bd84:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bd86:	4b0c      	ldr	r3, [pc, #48]	; (800bdb8 <prvResetNextTaskUnblockTime+0x38>)
 800bd88:	681b      	ldr	r3, [r3, #0]
 800bd8a:	681b      	ldr	r3, [r3, #0]
 800bd8c:	2b00      	cmp	r3, #0
 800bd8e:	d104      	bne.n	800bd9a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800bd90:	4b0a      	ldr	r3, [pc, #40]	; (800bdbc <prvResetNextTaskUnblockTime+0x3c>)
 800bd92:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800bd96:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800bd98:	e008      	b.n	800bdac <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bd9a:	4b07      	ldr	r3, [pc, #28]	; (800bdb8 <prvResetNextTaskUnblockTime+0x38>)
 800bd9c:	681b      	ldr	r3, [r3, #0]
 800bd9e:	68db      	ldr	r3, [r3, #12]
 800bda0:	68db      	ldr	r3, [r3, #12]
 800bda2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	685b      	ldr	r3, [r3, #4]
 800bda8:	4a04      	ldr	r2, [pc, #16]	; (800bdbc <prvResetNextTaskUnblockTime+0x3c>)
 800bdaa:	6013      	str	r3, [r2, #0]
}
 800bdac:	bf00      	nop
 800bdae:	370c      	adds	r7, #12
 800bdb0:	46bd      	mov	sp, r7
 800bdb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdb6:	4770      	bx	lr
 800bdb8:	20001ebc 	.word	0x20001ebc
 800bdbc:	20001f24 	.word	0x20001f24

0800bdc0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800bdc0:	b580      	push	{r7, lr}
 800bdc2:	b084      	sub	sp, #16
 800bdc4:	af00      	add	r7, sp, #0
 800bdc6:	6078      	str	r0, [r7, #4]
 800bdc8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800bdca:	4b29      	ldr	r3, [pc, #164]	; (800be70 <prvAddCurrentTaskToDelayedList+0xb0>)
 800bdcc:	681b      	ldr	r3, [r3, #0]
 800bdce:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800bdd0:	4b28      	ldr	r3, [pc, #160]	; (800be74 <prvAddCurrentTaskToDelayedList+0xb4>)
 800bdd2:	681b      	ldr	r3, [r3, #0]
 800bdd4:	3304      	adds	r3, #4
 800bdd6:	4618      	mov	r0, r3
 800bdd8:	f7ff fb0d 	bl	800b3f6 <uxListRemove>
 800bddc:	4603      	mov	r3, r0
 800bdde:	2b00      	cmp	r3, #0
 800bde0:	d10b      	bne.n	800bdfa <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800bde2:	4b24      	ldr	r3, [pc, #144]	; (800be74 <prvAddCurrentTaskToDelayedList+0xb4>)
 800bde4:	681b      	ldr	r3, [r3, #0]
 800bde6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bde8:	2201      	movs	r2, #1
 800bdea:	fa02 f303 	lsl.w	r3, r2, r3
 800bdee:	43da      	mvns	r2, r3
 800bdf0:	4b21      	ldr	r3, [pc, #132]	; (800be78 <prvAddCurrentTaskToDelayedList+0xb8>)
 800bdf2:	681b      	ldr	r3, [r3, #0]
 800bdf4:	4013      	ands	r3, r2
 800bdf6:	4a20      	ldr	r2, [pc, #128]	; (800be78 <prvAddCurrentTaskToDelayedList+0xb8>)
 800bdf8:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800bdfa:	687b      	ldr	r3, [r7, #4]
 800bdfc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800be00:	d10a      	bne.n	800be18 <prvAddCurrentTaskToDelayedList+0x58>
 800be02:	683b      	ldr	r3, [r7, #0]
 800be04:	2b00      	cmp	r3, #0
 800be06:	d007      	beq.n	800be18 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800be08:	4b1a      	ldr	r3, [pc, #104]	; (800be74 <prvAddCurrentTaskToDelayedList+0xb4>)
 800be0a:	681b      	ldr	r3, [r3, #0]
 800be0c:	3304      	adds	r3, #4
 800be0e:	4619      	mov	r1, r3
 800be10:	481a      	ldr	r0, [pc, #104]	; (800be7c <prvAddCurrentTaskToDelayedList+0xbc>)
 800be12:	f7ff fa93 	bl	800b33c <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800be16:	e026      	b.n	800be66 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800be18:	68fa      	ldr	r2, [r7, #12]
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	4413      	add	r3, r2
 800be1e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800be20:	4b14      	ldr	r3, [pc, #80]	; (800be74 <prvAddCurrentTaskToDelayedList+0xb4>)
 800be22:	681b      	ldr	r3, [r3, #0]
 800be24:	68ba      	ldr	r2, [r7, #8]
 800be26:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800be28:	68ba      	ldr	r2, [r7, #8]
 800be2a:	68fb      	ldr	r3, [r7, #12]
 800be2c:	429a      	cmp	r2, r3
 800be2e:	d209      	bcs.n	800be44 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800be30:	4b13      	ldr	r3, [pc, #76]	; (800be80 <prvAddCurrentTaskToDelayedList+0xc0>)
 800be32:	681a      	ldr	r2, [r3, #0]
 800be34:	4b0f      	ldr	r3, [pc, #60]	; (800be74 <prvAddCurrentTaskToDelayedList+0xb4>)
 800be36:	681b      	ldr	r3, [r3, #0]
 800be38:	3304      	adds	r3, #4
 800be3a:	4619      	mov	r1, r3
 800be3c:	4610      	mov	r0, r2
 800be3e:	f7ff faa1 	bl	800b384 <vListInsert>
}
 800be42:	e010      	b.n	800be66 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800be44:	4b0f      	ldr	r3, [pc, #60]	; (800be84 <prvAddCurrentTaskToDelayedList+0xc4>)
 800be46:	681a      	ldr	r2, [r3, #0]
 800be48:	4b0a      	ldr	r3, [pc, #40]	; (800be74 <prvAddCurrentTaskToDelayedList+0xb4>)
 800be4a:	681b      	ldr	r3, [r3, #0]
 800be4c:	3304      	adds	r3, #4
 800be4e:	4619      	mov	r1, r3
 800be50:	4610      	mov	r0, r2
 800be52:	f7ff fa97 	bl	800b384 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800be56:	4b0c      	ldr	r3, [pc, #48]	; (800be88 <prvAddCurrentTaskToDelayedList+0xc8>)
 800be58:	681b      	ldr	r3, [r3, #0]
 800be5a:	68ba      	ldr	r2, [r7, #8]
 800be5c:	429a      	cmp	r2, r3
 800be5e:	d202      	bcs.n	800be66 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800be60:	4a09      	ldr	r2, [pc, #36]	; (800be88 <prvAddCurrentTaskToDelayedList+0xc8>)
 800be62:	68bb      	ldr	r3, [r7, #8]
 800be64:	6013      	str	r3, [r2, #0]
}
 800be66:	bf00      	nop
 800be68:	3710      	adds	r7, #16
 800be6a:	46bd      	mov	sp, r7
 800be6c:	bd80      	pop	{r7, pc}
 800be6e:	bf00      	nop
 800be70:	20001f08 	.word	0x20001f08
 800be74:	20001e04 	.word	0x20001e04
 800be78:	20001f0c 	.word	0x20001f0c
 800be7c:	20001ef0 	.word	0x20001ef0
 800be80:	20001ec0 	.word	0x20001ec0
 800be84:	20001ebc 	.word	0x20001ebc
 800be88:	20001f24 	.word	0x20001f24

0800be8c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800be8c:	b480      	push	{r7}
 800be8e:	b085      	sub	sp, #20
 800be90:	af00      	add	r7, sp, #0
 800be92:	60f8      	str	r0, [r7, #12]
 800be94:	60b9      	str	r1, [r7, #8]
 800be96:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800be98:	68fb      	ldr	r3, [r7, #12]
 800be9a:	3b04      	subs	r3, #4
 800be9c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800be9e:	68fb      	ldr	r3, [r7, #12]
 800bea0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800bea4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800bea6:	68fb      	ldr	r3, [r7, #12]
 800bea8:	3b04      	subs	r3, #4
 800beaa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800beac:	68bb      	ldr	r3, [r7, #8]
 800beae:	f023 0201 	bic.w	r2, r3, #1
 800beb2:	68fb      	ldr	r3, [r7, #12]
 800beb4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800beb6:	68fb      	ldr	r3, [r7, #12]
 800beb8:	3b04      	subs	r3, #4
 800beba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800bebc:	4a0c      	ldr	r2, [pc, #48]	; (800bef0 <pxPortInitialiseStack+0x64>)
 800bebe:	68fb      	ldr	r3, [r7, #12]
 800bec0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800bec2:	68fb      	ldr	r3, [r7, #12]
 800bec4:	3b14      	subs	r3, #20
 800bec6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800bec8:	687a      	ldr	r2, [r7, #4]
 800beca:	68fb      	ldr	r3, [r7, #12]
 800becc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800bece:	68fb      	ldr	r3, [r7, #12]
 800bed0:	3b04      	subs	r3, #4
 800bed2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800bed4:	68fb      	ldr	r3, [r7, #12]
 800bed6:	f06f 0202 	mvn.w	r2, #2
 800beda:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800bedc:	68fb      	ldr	r3, [r7, #12]
 800bede:	3b20      	subs	r3, #32
 800bee0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800bee2:	68fb      	ldr	r3, [r7, #12]
}
 800bee4:	4618      	mov	r0, r3
 800bee6:	3714      	adds	r7, #20
 800bee8:	46bd      	mov	sp, r7
 800beea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beee:	4770      	bx	lr
 800bef0:	0800bef5 	.word	0x0800bef5

0800bef4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800bef4:	b480      	push	{r7}
 800bef6:	b085      	sub	sp, #20
 800bef8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800befa:	2300      	movs	r3, #0
 800befc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800befe:	4b12      	ldr	r3, [pc, #72]	; (800bf48 <prvTaskExitError+0x54>)
 800bf00:	681b      	ldr	r3, [r3, #0]
 800bf02:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bf06:	d00a      	beq.n	800bf1e <prvTaskExitError+0x2a>
	__asm volatile
 800bf08:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf0c:	f383 8811 	msr	BASEPRI, r3
 800bf10:	f3bf 8f6f 	isb	sy
 800bf14:	f3bf 8f4f 	dsb	sy
 800bf18:	60fb      	str	r3, [r7, #12]
}
 800bf1a:	bf00      	nop
 800bf1c:	e7fe      	b.n	800bf1c <prvTaskExitError+0x28>
	__asm volatile
 800bf1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf22:	f383 8811 	msr	BASEPRI, r3
 800bf26:	f3bf 8f6f 	isb	sy
 800bf2a:	f3bf 8f4f 	dsb	sy
 800bf2e:	60bb      	str	r3, [r7, #8]
}
 800bf30:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800bf32:	bf00      	nop
 800bf34:	687b      	ldr	r3, [r7, #4]
 800bf36:	2b00      	cmp	r3, #0
 800bf38:	d0fc      	beq.n	800bf34 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800bf3a:	bf00      	nop
 800bf3c:	bf00      	nop
 800bf3e:	3714      	adds	r7, #20
 800bf40:	46bd      	mov	sp, r7
 800bf42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf46:	4770      	bx	lr
 800bf48:	20000038 	.word	0x20000038
 800bf4c:	00000000 	.word	0x00000000

0800bf50 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800bf50:	4b07      	ldr	r3, [pc, #28]	; (800bf70 <pxCurrentTCBConst2>)
 800bf52:	6819      	ldr	r1, [r3, #0]
 800bf54:	6808      	ldr	r0, [r1, #0]
 800bf56:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf5a:	f380 8809 	msr	PSP, r0
 800bf5e:	f3bf 8f6f 	isb	sy
 800bf62:	f04f 0000 	mov.w	r0, #0
 800bf66:	f380 8811 	msr	BASEPRI, r0
 800bf6a:	4770      	bx	lr
 800bf6c:	f3af 8000 	nop.w

0800bf70 <pxCurrentTCBConst2>:
 800bf70:	20001e04 	.word	0x20001e04
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800bf74:	bf00      	nop
 800bf76:	bf00      	nop

0800bf78 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800bf78:	4808      	ldr	r0, [pc, #32]	; (800bf9c <prvPortStartFirstTask+0x24>)
 800bf7a:	6800      	ldr	r0, [r0, #0]
 800bf7c:	6800      	ldr	r0, [r0, #0]
 800bf7e:	f380 8808 	msr	MSP, r0
 800bf82:	f04f 0000 	mov.w	r0, #0
 800bf86:	f380 8814 	msr	CONTROL, r0
 800bf8a:	b662      	cpsie	i
 800bf8c:	b661      	cpsie	f
 800bf8e:	f3bf 8f4f 	dsb	sy
 800bf92:	f3bf 8f6f 	isb	sy
 800bf96:	df00      	svc	0
 800bf98:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800bf9a:	bf00      	nop
 800bf9c:	e000ed08 	.word	0xe000ed08

0800bfa0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800bfa0:	b580      	push	{r7, lr}
 800bfa2:	b086      	sub	sp, #24
 800bfa4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800bfa6:	4b46      	ldr	r3, [pc, #280]	; (800c0c0 <xPortStartScheduler+0x120>)
 800bfa8:	681b      	ldr	r3, [r3, #0]
 800bfaa:	4a46      	ldr	r2, [pc, #280]	; (800c0c4 <xPortStartScheduler+0x124>)
 800bfac:	4293      	cmp	r3, r2
 800bfae:	d10a      	bne.n	800bfc6 <xPortStartScheduler+0x26>
	__asm volatile
 800bfb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bfb4:	f383 8811 	msr	BASEPRI, r3
 800bfb8:	f3bf 8f6f 	isb	sy
 800bfbc:	f3bf 8f4f 	dsb	sy
 800bfc0:	613b      	str	r3, [r7, #16]
}
 800bfc2:	bf00      	nop
 800bfc4:	e7fe      	b.n	800bfc4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800bfc6:	4b3e      	ldr	r3, [pc, #248]	; (800c0c0 <xPortStartScheduler+0x120>)
 800bfc8:	681b      	ldr	r3, [r3, #0]
 800bfca:	4a3f      	ldr	r2, [pc, #252]	; (800c0c8 <xPortStartScheduler+0x128>)
 800bfcc:	4293      	cmp	r3, r2
 800bfce:	d10a      	bne.n	800bfe6 <xPortStartScheduler+0x46>
	__asm volatile
 800bfd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bfd4:	f383 8811 	msr	BASEPRI, r3
 800bfd8:	f3bf 8f6f 	isb	sy
 800bfdc:	f3bf 8f4f 	dsb	sy
 800bfe0:	60fb      	str	r3, [r7, #12]
}
 800bfe2:	bf00      	nop
 800bfe4:	e7fe      	b.n	800bfe4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800bfe6:	4b39      	ldr	r3, [pc, #228]	; (800c0cc <xPortStartScheduler+0x12c>)
 800bfe8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800bfea:	697b      	ldr	r3, [r7, #20]
 800bfec:	781b      	ldrb	r3, [r3, #0]
 800bfee:	b2db      	uxtb	r3, r3
 800bff0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800bff2:	697b      	ldr	r3, [r7, #20]
 800bff4:	22ff      	movs	r2, #255	; 0xff
 800bff6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800bff8:	697b      	ldr	r3, [r7, #20]
 800bffa:	781b      	ldrb	r3, [r3, #0]
 800bffc:	b2db      	uxtb	r3, r3
 800bffe:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800c000:	78fb      	ldrb	r3, [r7, #3]
 800c002:	b2db      	uxtb	r3, r3
 800c004:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800c008:	b2da      	uxtb	r2, r3
 800c00a:	4b31      	ldr	r3, [pc, #196]	; (800c0d0 <xPortStartScheduler+0x130>)
 800c00c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800c00e:	4b31      	ldr	r3, [pc, #196]	; (800c0d4 <xPortStartScheduler+0x134>)
 800c010:	2207      	movs	r2, #7
 800c012:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c014:	e009      	b.n	800c02a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800c016:	4b2f      	ldr	r3, [pc, #188]	; (800c0d4 <xPortStartScheduler+0x134>)
 800c018:	681b      	ldr	r3, [r3, #0]
 800c01a:	3b01      	subs	r3, #1
 800c01c:	4a2d      	ldr	r2, [pc, #180]	; (800c0d4 <xPortStartScheduler+0x134>)
 800c01e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800c020:	78fb      	ldrb	r3, [r7, #3]
 800c022:	b2db      	uxtb	r3, r3
 800c024:	005b      	lsls	r3, r3, #1
 800c026:	b2db      	uxtb	r3, r3
 800c028:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c02a:	78fb      	ldrb	r3, [r7, #3]
 800c02c:	b2db      	uxtb	r3, r3
 800c02e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c032:	2b80      	cmp	r3, #128	; 0x80
 800c034:	d0ef      	beq.n	800c016 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800c036:	4b27      	ldr	r3, [pc, #156]	; (800c0d4 <xPortStartScheduler+0x134>)
 800c038:	681b      	ldr	r3, [r3, #0]
 800c03a:	f1c3 0307 	rsb	r3, r3, #7
 800c03e:	2b04      	cmp	r3, #4
 800c040:	d00a      	beq.n	800c058 <xPortStartScheduler+0xb8>
	__asm volatile
 800c042:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c046:	f383 8811 	msr	BASEPRI, r3
 800c04a:	f3bf 8f6f 	isb	sy
 800c04e:	f3bf 8f4f 	dsb	sy
 800c052:	60bb      	str	r3, [r7, #8]
}
 800c054:	bf00      	nop
 800c056:	e7fe      	b.n	800c056 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800c058:	4b1e      	ldr	r3, [pc, #120]	; (800c0d4 <xPortStartScheduler+0x134>)
 800c05a:	681b      	ldr	r3, [r3, #0]
 800c05c:	021b      	lsls	r3, r3, #8
 800c05e:	4a1d      	ldr	r2, [pc, #116]	; (800c0d4 <xPortStartScheduler+0x134>)
 800c060:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800c062:	4b1c      	ldr	r3, [pc, #112]	; (800c0d4 <xPortStartScheduler+0x134>)
 800c064:	681b      	ldr	r3, [r3, #0]
 800c066:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800c06a:	4a1a      	ldr	r2, [pc, #104]	; (800c0d4 <xPortStartScheduler+0x134>)
 800c06c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800c06e:	687b      	ldr	r3, [r7, #4]
 800c070:	b2da      	uxtb	r2, r3
 800c072:	697b      	ldr	r3, [r7, #20]
 800c074:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800c076:	4b18      	ldr	r3, [pc, #96]	; (800c0d8 <xPortStartScheduler+0x138>)
 800c078:	681b      	ldr	r3, [r3, #0]
 800c07a:	4a17      	ldr	r2, [pc, #92]	; (800c0d8 <xPortStartScheduler+0x138>)
 800c07c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800c080:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800c082:	4b15      	ldr	r3, [pc, #84]	; (800c0d8 <xPortStartScheduler+0x138>)
 800c084:	681b      	ldr	r3, [r3, #0]
 800c086:	4a14      	ldr	r2, [pc, #80]	; (800c0d8 <xPortStartScheduler+0x138>)
 800c088:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800c08c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800c08e:	f000 f8dd 	bl	800c24c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800c092:	4b12      	ldr	r3, [pc, #72]	; (800c0dc <xPortStartScheduler+0x13c>)
 800c094:	2200      	movs	r2, #0
 800c096:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800c098:	f000 f8fc 	bl	800c294 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800c09c:	4b10      	ldr	r3, [pc, #64]	; (800c0e0 <xPortStartScheduler+0x140>)
 800c09e:	681b      	ldr	r3, [r3, #0]
 800c0a0:	4a0f      	ldr	r2, [pc, #60]	; (800c0e0 <xPortStartScheduler+0x140>)
 800c0a2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800c0a6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800c0a8:	f7ff ff66 	bl	800bf78 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800c0ac:	f7ff fd56 	bl	800bb5c <vTaskSwitchContext>
	prvTaskExitError();
 800c0b0:	f7ff ff20 	bl	800bef4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800c0b4:	2300      	movs	r3, #0
}
 800c0b6:	4618      	mov	r0, r3
 800c0b8:	3718      	adds	r7, #24
 800c0ba:	46bd      	mov	sp, r7
 800c0bc:	bd80      	pop	{r7, pc}
 800c0be:	bf00      	nop
 800c0c0:	e000ed00 	.word	0xe000ed00
 800c0c4:	410fc271 	.word	0x410fc271
 800c0c8:	410fc270 	.word	0x410fc270
 800c0cc:	e000e400 	.word	0xe000e400
 800c0d0:	20001f30 	.word	0x20001f30
 800c0d4:	20001f34 	.word	0x20001f34
 800c0d8:	e000ed20 	.word	0xe000ed20
 800c0dc:	20000038 	.word	0x20000038
 800c0e0:	e000ef34 	.word	0xe000ef34

0800c0e4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800c0e4:	b480      	push	{r7}
 800c0e6:	b083      	sub	sp, #12
 800c0e8:	af00      	add	r7, sp, #0
	__asm volatile
 800c0ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c0ee:	f383 8811 	msr	BASEPRI, r3
 800c0f2:	f3bf 8f6f 	isb	sy
 800c0f6:	f3bf 8f4f 	dsb	sy
 800c0fa:	607b      	str	r3, [r7, #4]
}
 800c0fc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800c0fe:	4b0f      	ldr	r3, [pc, #60]	; (800c13c <vPortEnterCritical+0x58>)
 800c100:	681b      	ldr	r3, [r3, #0]
 800c102:	3301      	adds	r3, #1
 800c104:	4a0d      	ldr	r2, [pc, #52]	; (800c13c <vPortEnterCritical+0x58>)
 800c106:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800c108:	4b0c      	ldr	r3, [pc, #48]	; (800c13c <vPortEnterCritical+0x58>)
 800c10a:	681b      	ldr	r3, [r3, #0]
 800c10c:	2b01      	cmp	r3, #1
 800c10e:	d10f      	bne.n	800c130 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800c110:	4b0b      	ldr	r3, [pc, #44]	; (800c140 <vPortEnterCritical+0x5c>)
 800c112:	681b      	ldr	r3, [r3, #0]
 800c114:	b2db      	uxtb	r3, r3
 800c116:	2b00      	cmp	r3, #0
 800c118:	d00a      	beq.n	800c130 <vPortEnterCritical+0x4c>
	__asm volatile
 800c11a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c11e:	f383 8811 	msr	BASEPRI, r3
 800c122:	f3bf 8f6f 	isb	sy
 800c126:	f3bf 8f4f 	dsb	sy
 800c12a:	603b      	str	r3, [r7, #0]
}
 800c12c:	bf00      	nop
 800c12e:	e7fe      	b.n	800c12e <vPortEnterCritical+0x4a>
	}
}
 800c130:	bf00      	nop
 800c132:	370c      	adds	r7, #12
 800c134:	46bd      	mov	sp, r7
 800c136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c13a:	4770      	bx	lr
 800c13c:	20000038 	.word	0x20000038
 800c140:	e000ed04 	.word	0xe000ed04

0800c144 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800c144:	b480      	push	{r7}
 800c146:	b083      	sub	sp, #12
 800c148:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800c14a:	4b12      	ldr	r3, [pc, #72]	; (800c194 <vPortExitCritical+0x50>)
 800c14c:	681b      	ldr	r3, [r3, #0]
 800c14e:	2b00      	cmp	r3, #0
 800c150:	d10a      	bne.n	800c168 <vPortExitCritical+0x24>
	__asm volatile
 800c152:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c156:	f383 8811 	msr	BASEPRI, r3
 800c15a:	f3bf 8f6f 	isb	sy
 800c15e:	f3bf 8f4f 	dsb	sy
 800c162:	607b      	str	r3, [r7, #4]
}
 800c164:	bf00      	nop
 800c166:	e7fe      	b.n	800c166 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800c168:	4b0a      	ldr	r3, [pc, #40]	; (800c194 <vPortExitCritical+0x50>)
 800c16a:	681b      	ldr	r3, [r3, #0]
 800c16c:	3b01      	subs	r3, #1
 800c16e:	4a09      	ldr	r2, [pc, #36]	; (800c194 <vPortExitCritical+0x50>)
 800c170:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800c172:	4b08      	ldr	r3, [pc, #32]	; (800c194 <vPortExitCritical+0x50>)
 800c174:	681b      	ldr	r3, [r3, #0]
 800c176:	2b00      	cmp	r3, #0
 800c178:	d105      	bne.n	800c186 <vPortExitCritical+0x42>
 800c17a:	2300      	movs	r3, #0
 800c17c:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800c17e:	683b      	ldr	r3, [r7, #0]
 800c180:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800c184:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800c186:	bf00      	nop
 800c188:	370c      	adds	r7, #12
 800c18a:	46bd      	mov	sp, r7
 800c18c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c190:	4770      	bx	lr
 800c192:	bf00      	nop
 800c194:	20000038 	.word	0x20000038
	...

0800c1a0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800c1a0:	f3ef 8009 	mrs	r0, PSP
 800c1a4:	f3bf 8f6f 	isb	sy
 800c1a8:	4b15      	ldr	r3, [pc, #84]	; (800c200 <pxCurrentTCBConst>)
 800c1aa:	681a      	ldr	r2, [r3, #0]
 800c1ac:	f01e 0f10 	tst.w	lr, #16
 800c1b0:	bf08      	it	eq
 800c1b2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800c1b6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1ba:	6010      	str	r0, [r2, #0]
 800c1bc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800c1c0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800c1c4:	f380 8811 	msr	BASEPRI, r0
 800c1c8:	f3bf 8f4f 	dsb	sy
 800c1cc:	f3bf 8f6f 	isb	sy
 800c1d0:	f7ff fcc4 	bl	800bb5c <vTaskSwitchContext>
 800c1d4:	f04f 0000 	mov.w	r0, #0
 800c1d8:	f380 8811 	msr	BASEPRI, r0
 800c1dc:	bc09      	pop	{r0, r3}
 800c1de:	6819      	ldr	r1, [r3, #0]
 800c1e0:	6808      	ldr	r0, [r1, #0]
 800c1e2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1e6:	f01e 0f10 	tst.w	lr, #16
 800c1ea:	bf08      	it	eq
 800c1ec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800c1f0:	f380 8809 	msr	PSP, r0
 800c1f4:	f3bf 8f6f 	isb	sy
 800c1f8:	4770      	bx	lr
 800c1fa:	bf00      	nop
 800c1fc:	f3af 8000 	nop.w

0800c200 <pxCurrentTCBConst>:
 800c200:	20001e04 	.word	0x20001e04
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800c204:	bf00      	nop
 800c206:	bf00      	nop

0800c208 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800c208:	b580      	push	{r7, lr}
 800c20a:	b082      	sub	sp, #8
 800c20c:	af00      	add	r7, sp, #0
	__asm volatile
 800c20e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c212:	f383 8811 	msr	BASEPRI, r3
 800c216:	f3bf 8f6f 	isb	sy
 800c21a:	f3bf 8f4f 	dsb	sy
 800c21e:	607b      	str	r3, [r7, #4]
}
 800c220:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800c222:	f7ff fbe3 	bl	800b9ec <xTaskIncrementTick>
 800c226:	4603      	mov	r3, r0
 800c228:	2b00      	cmp	r3, #0
 800c22a:	d003      	beq.n	800c234 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800c22c:	4b06      	ldr	r3, [pc, #24]	; (800c248 <SysTick_Handler+0x40>)
 800c22e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c232:	601a      	str	r2, [r3, #0]
 800c234:	2300      	movs	r3, #0
 800c236:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c238:	683b      	ldr	r3, [r7, #0]
 800c23a:	f383 8811 	msr	BASEPRI, r3
}
 800c23e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800c240:	bf00      	nop
 800c242:	3708      	adds	r7, #8
 800c244:	46bd      	mov	sp, r7
 800c246:	bd80      	pop	{r7, pc}
 800c248:	e000ed04 	.word	0xe000ed04

0800c24c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800c24c:	b480      	push	{r7}
 800c24e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800c250:	4b0b      	ldr	r3, [pc, #44]	; (800c280 <vPortSetupTimerInterrupt+0x34>)
 800c252:	2200      	movs	r2, #0
 800c254:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800c256:	4b0b      	ldr	r3, [pc, #44]	; (800c284 <vPortSetupTimerInterrupt+0x38>)
 800c258:	2200      	movs	r2, #0
 800c25a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800c25c:	4b0a      	ldr	r3, [pc, #40]	; (800c288 <vPortSetupTimerInterrupt+0x3c>)
 800c25e:	681b      	ldr	r3, [r3, #0]
 800c260:	4a0a      	ldr	r2, [pc, #40]	; (800c28c <vPortSetupTimerInterrupt+0x40>)
 800c262:	fba2 2303 	umull	r2, r3, r2, r3
 800c266:	099b      	lsrs	r3, r3, #6
 800c268:	4a09      	ldr	r2, [pc, #36]	; (800c290 <vPortSetupTimerInterrupt+0x44>)
 800c26a:	3b01      	subs	r3, #1
 800c26c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800c26e:	4b04      	ldr	r3, [pc, #16]	; (800c280 <vPortSetupTimerInterrupt+0x34>)
 800c270:	2207      	movs	r2, #7
 800c272:	601a      	str	r2, [r3, #0]
}
 800c274:	bf00      	nop
 800c276:	46bd      	mov	sp, r7
 800c278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c27c:	4770      	bx	lr
 800c27e:	bf00      	nop
 800c280:	e000e010 	.word	0xe000e010
 800c284:	e000e018 	.word	0xe000e018
 800c288:	2000002c 	.word	0x2000002c
 800c28c:	10624dd3 	.word	0x10624dd3
 800c290:	e000e014 	.word	0xe000e014

0800c294 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800c294:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800c2a4 <vPortEnableVFP+0x10>
 800c298:	6801      	ldr	r1, [r0, #0]
 800c29a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800c29e:	6001      	str	r1, [r0, #0]
 800c2a0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800c2a2:	bf00      	nop
 800c2a4:	e000ed88 	.word	0xe000ed88

0800c2a8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800c2a8:	b580      	push	{r7, lr}
 800c2aa:	b08a      	sub	sp, #40	; 0x28
 800c2ac:	af00      	add	r7, sp, #0
 800c2ae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800c2b0:	2300      	movs	r3, #0
 800c2b2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800c2b4:	f7ff faf0 	bl	800b898 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800c2b8:	4b5b      	ldr	r3, [pc, #364]	; (800c428 <pvPortMalloc+0x180>)
 800c2ba:	681b      	ldr	r3, [r3, #0]
 800c2bc:	2b00      	cmp	r3, #0
 800c2be:	d101      	bne.n	800c2c4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800c2c0:	f000 f920 	bl	800c504 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800c2c4:	4b59      	ldr	r3, [pc, #356]	; (800c42c <pvPortMalloc+0x184>)
 800c2c6:	681a      	ldr	r2, [r3, #0]
 800c2c8:	687b      	ldr	r3, [r7, #4]
 800c2ca:	4013      	ands	r3, r2
 800c2cc:	2b00      	cmp	r3, #0
 800c2ce:	f040 8093 	bne.w	800c3f8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800c2d2:	687b      	ldr	r3, [r7, #4]
 800c2d4:	2b00      	cmp	r3, #0
 800c2d6:	d01d      	beq.n	800c314 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800c2d8:	2208      	movs	r2, #8
 800c2da:	687b      	ldr	r3, [r7, #4]
 800c2dc:	4413      	add	r3, r2
 800c2de:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800c2e0:	687b      	ldr	r3, [r7, #4]
 800c2e2:	f003 0307 	and.w	r3, r3, #7
 800c2e6:	2b00      	cmp	r3, #0
 800c2e8:	d014      	beq.n	800c314 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	f023 0307 	bic.w	r3, r3, #7
 800c2f0:	3308      	adds	r3, #8
 800c2f2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c2f4:	687b      	ldr	r3, [r7, #4]
 800c2f6:	f003 0307 	and.w	r3, r3, #7
 800c2fa:	2b00      	cmp	r3, #0
 800c2fc:	d00a      	beq.n	800c314 <pvPortMalloc+0x6c>
	__asm volatile
 800c2fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c302:	f383 8811 	msr	BASEPRI, r3
 800c306:	f3bf 8f6f 	isb	sy
 800c30a:	f3bf 8f4f 	dsb	sy
 800c30e:	617b      	str	r3, [r7, #20]
}
 800c310:	bf00      	nop
 800c312:	e7fe      	b.n	800c312 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800c314:	687b      	ldr	r3, [r7, #4]
 800c316:	2b00      	cmp	r3, #0
 800c318:	d06e      	beq.n	800c3f8 <pvPortMalloc+0x150>
 800c31a:	4b45      	ldr	r3, [pc, #276]	; (800c430 <pvPortMalloc+0x188>)
 800c31c:	681b      	ldr	r3, [r3, #0]
 800c31e:	687a      	ldr	r2, [r7, #4]
 800c320:	429a      	cmp	r2, r3
 800c322:	d869      	bhi.n	800c3f8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800c324:	4b43      	ldr	r3, [pc, #268]	; (800c434 <pvPortMalloc+0x18c>)
 800c326:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800c328:	4b42      	ldr	r3, [pc, #264]	; (800c434 <pvPortMalloc+0x18c>)
 800c32a:	681b      	ldr	r3, [r3, #0]
 800c32c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c32e:	e004      	b.n	800c33a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800c330:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c332:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800c334:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c336:	681b      	ldr	r3, [r3, #0]
 800c338:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c33a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c33c:	685b      	ldr	r3, [r3, #4]
 800c33e:	687a      	ldr	r2, [r7, #4]
 800c340:	429a      	cmp	r2, r3
 800c342:	d903      	bls.n	800c34c <pvPortMalloc+0xa4>
 800c344:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c346:	681b      	ldr	r3, [r3, #0]
 800c348:	2b00      	cmp	r3, #0
 800c34a:	d1f1      	bne.n	800c330 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800c34c:	4b36      	ldr	r3, [pc, #216]	; (800c428 <pvPortMalloc+0x180>)
 800c34e:	681b      	ldr	r3, [r3, #0]
 800c350:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c352:	429a      	cmp	r2, r3
 800c354:	d050      	beq.n	800c3f8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800c356:	6a3b      	ldr	r3, [r7, #32]
 800c358:	681b      	ldr	r3, [r3, #0]
 800c35a:	2208      	movs	r2, #8
 800c35c:	4413      	add	r3, r2
 800c35e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800c360:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c362:	681a      	ldr	r2, [r3, #0]
 800c364:	6a3b      	ldr	r3, [r7, #32]
 800c366:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800c368:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c36a:	685a      	ldr	r2, [r3, #4]
 800c36c:	687b      	ldr	r3, [r7, #4]
 800c36e:	1ad2      	subs	r2, r2, r3
 800c370:	2308      	movs	r3, #8
 800c372:	005b      	lsls	r3, r3, #1
 800c374:	429a      	cmp	r2, r3
 800c376:	d91f      	bls.n	800c3b8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800c378:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c37a:	687b      	ldr	r3, [r7, #4]
 800c37c:	4413      	add	r3, r2
 800c37e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c380:	69bb      	ldr	r3, [r7, #24]
 800c382:	f003 0307 	and.w	r3, r3, #7
 800c386:	2b00      	cmp	r3, #0
 800c388:	d00a      	beq.n	800c3a0 <pvPortMalloc+0xf8>
	__asm volatile
 800c38a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c38e:	f383 8811 	msr	BASEPRI, r3
 800c392:	f3bf 8f6f 	isb	sy
 800c396:	f3bf 8f4f 	dsb	sy
 800c39a:	613b      	str	r3, [r7, #16]
}
 800c39c:	bf00      	nop
 800c39e:	e7fe      	b.n	800c39e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800c3a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c3a2:	685a      	ldr	r2, [r3, #4]
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	1ad2      	subs	r2, r2, r3
 800c3a8:	69bb      	ldr	r3, [r7, #24]
 800c3aa:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800c3ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c3ae:	687a      	ldr	r2, [r7, #4]
 800c3b0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800c3b2:	69b8      	ldr	r0, [r7, #24]
 800c3b4:	f000 f908 	bl	800c5c8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800c3b8:	4b1d      	ldr	r3, [pc, #116]	; (800c430 <pvPortMalloc+0x188>)
 800c3ba:	681a      	ldr	r2, [r3, #0]
 800c3bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c3be:	685b      	ldr	r3, [r3, #4]
 800c3c0:	1ad3      	subs	r3, r2, r3
 800c3c2:	4a1b      	ldr	r2, [pc, #108]	; (800c430 <pvPortMalloc+0x188>)
 800c3c4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800c3c6:	4b1a      	ldr	r3, [pc, #104]	; (800c430 <pvPortMalloc+0x188>)
 800c3c8:	681a      	ldr	r2, [r3, #0]
 800c3ca:	4b1b      	ldr	r3, [pc, #108]	; (800c438 <pvPortMalloc+0x190>)
 800c3cc:	681b      	ldr	r3, [r3, #0]
 800c3ce:	429a      	cmp	r2, r3
 800c3d0:	d203      	bcs.n	800c3da <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800c3d2:	4b17      	ldr	r3, [pc, #92]	; (800c430 <pvPortMalloc+0x188>)
 800c3d4:	681b      	ldr	r3, [r3, #0]
 800c3d6:	4a18      	ldr	r2, [pc, #96]	; (800c438 <pvPortMalloc+0x190>)
 800c3d8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800c3da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c3dc:	685a      	ldr	r2, [r3, #4]
 800c3de:	4b13      	ldr	r3, [pc, #76]	; (800c42c <pvPortMalloc+0x184>)
 800c3e0:	681b      	ldr	r3, [r3, #0]
 800c3e2:	431a      	orrs	r2, r3
 800c3e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c3e6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800c3e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c3ea:	2200      	movs	r2, #0
 800c3ec:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800c3ee:	4b13      	ldr	r3, [pc, #76]	; (800c43c <pvPortMalloc+0x194>)
 800c3f0:	681b      	ldr	r3, [r3, #0]
 800c3f2:	3301      	adds	r3, #1
 800c3f4:	4a11      	ldr	r2, [pc, #68]	; (800c43c <pvPortMalloc+0x194>)
 800c3f6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800c3f8:	f7ff fa5c 	bl	800b8b4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800c3fc:	69fb      	ldr	r3, [r7, #28]
 800c3fe:	f003 0307 	and.w	r3, r3, #7
 800c402:	2b00      	cmp	r3, #0
 800c404:	d00a      	beq.n	800c41c <pvPortMalloc+0x174>
	__asm volatile
 800c406:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c40a:	f383 8811 	msr	BASEPRI, r3
 800c40e:	f3bf 8f6f 	isb	sy
 800c412:	f3bf 8f4f 	dsb	sy
 800c416:	60fb      	str	r3, [r7, #12]
}
 800c418:	bf00      	nop
 800c41a:	e7fe      	b.n	800c41a <pvPortMalloc+0x172>
	return pvReturn;
 800c41c:	69fb      	ldr	r3, [r7, #28]
}
 800c41e:	4618      	mov	r0, r3
 800c420:	3728      	adds	r7, #40	; 0x28
 800c422:	46bd      	mov	sp, r7
 800c424:	bd80      	pop	{r7, pc}
 800c426:	bf00      	nop
 800c428:	20005b40 	.word	0x20005b40
 800c42c:	20005b54 	.word	0x20005b54
 800c430:	20005b44 	.word	0x20005b44
 800c434:	20005b38 	.word	0x20005b38
 800c438:	20005b48 	.word	0x20005b48
 800c43c:	20005b4c 	.word	0x20005b4c

0800c440 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800c440:	b580      	push	{r7, lr}
 800c442:	b086      	sub	sp, #24
 800c444:	af00      	add	r7, sp, #0
 800c446:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800c448:	687b      	ldr	r3, [r7, #4]
 800c44a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	2b00      	cmp	r3, #0
 800c450:	d04d      	beq.n	800c4ee <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800c452:	2308      	movs	r3, #8
 800c454:	425b      	negs	r3, r3
 800c456:	697a      	ldr	r2, [r7, #20]
 800c458:	4413      	add	r3, r2
 800c45a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800c45c:	697b      	ldr	r3, [r7, #20]
 800c45e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800c460:	693b      	ldr	r3, [r7, #16]
 800c462:	685a      	ldr	r2, [r3, #4]
 800c464:	4b24      	ldr	r3, [pc, #144]	; (800c4f8 <vPortFree+0xb8>)
 800c466:	681b      	ldr	r3, [r3, #0]
 800c468:	4013      	ands	r3, r2
 800c46a:	2b00      	cmp	r3, #0
 800c46c:	d10a      	bne.n	800c484 <vPortFree+0x44>
	__asm volatile
 800c46e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c472:	f383 8811 	msr	BASEPRI, r3
 800c476:	f3bf 8f6f 	isb	sy
 800c47a:	f3bf 8f4f 	dsb	sy
 800c47e:	60fb      	str	r3, [r7, #12]
}
 800c480:	bf00      	nop
 800c482:	e7fe      	b.n	800c482 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800c484:	693b      	ldr	r3, [r7, #16]
 800c486:	681b      	ldr	r3, [r3, #0]
 800c488:	2b00      	cmp	r3, #0
 800c48a:	d00a      	beq.n	800c4a2 <vPortFree+0x62>
	__asm volatile
 800c48c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c490:	f383 8811 	msr	BASEPRI, r3
 800c494:	f3bf 8f6f 	isb	sy
 800c498:	f3bf 8f4f 	dsb	sy
 800c49c:	60bb      	str	r3, [r7, #8]
}
 800c49e:	bf00      	nop
 800c4a0:	e7fe      	b.n	800c4a0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800c4a2:	693b      	ldr	r3, [r7, #16]
 800c4a4:	685a      	ldr	r2, [r3, #4]
 800c4a6:	4b14      	ldr	r3, [pc, #80]	; (800c4f8 <vPortFree+0xb8>)
 800c4a8:	681b      	ldr	r3, [r3, #0]
 800c4aa:	4013      	ands	r3, r2
 800c4ac:	2b00      	cmp	r3, #0
 800c4ae:	d01e      	beq.n	800c4ee <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800c4b0:	693b      	ldr	r3, [r7, #16]
 800c4b2:	681b      	ldr	r3, [r3, #0]
 800c4b4:	2b00      	cmp	r3, #0
 800c4b6:	d11a      	bne.n	800c4ee <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800c4b8:	693b      	ldr	r3, [r7, #16]
 800c4ba:	685a      	ldr	r2, [r3, #4]
 800c4bc:	4b0e      	ldr	r3, [pc, #56]	; (800c4f8 <vPortFree+0xb8>)
 800c4be:	681b      	ldr	r3, [r3, #0]
 800c4c0:	43db      	mvns	r3, r3
 800c4c2:	401a      	ands	r2, r3
 800c4c4:	693b      	ldr	r3, [r7, #16]
 800c4c6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800c4c8:	f7ff f9e6 	bl	800b898 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800c4cc:	693b      	ldr	r3, [r7, #16]
 800c4ce:	685a      	ldr	r2, [r3, #4]
 800c4d0:	4b0a      	ldr	r3, [pc, #40]	; (800c4fc <vPortFree+0xbc>)
 800c4d2:	681b      	ldr	r3, [r3, #0]
 800c4d4:	4413      	add	r3, r2
 800c4d6:	4a09      	ldr	r2, [pc, #36]	; (800c4fc <vPortFree+0xbc>)
 800c4d8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800c4da:	6938      	ldr	r0, [r7, #16]
 800c4dc:	f000 f874 	bl	800c5c8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800c4e0:	4b07      	ldr	r3, [pc, #28]	; (800c500 <vPortFree+0xc0>)
 800c4e2:	681b      	ldr	r3, [r3, #0]
 800c4e4:	3301      	adds	r3, #1
 800c4e6:	4a06      	ldr	r2, [pc, #24]	; (800c500 <vPortFree+0xc0>)
 800c4e8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800c4ea:	f7ff f9e3 	bl	800b8b4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800c4ee:	bf00      	nop
 800c4f0:	3718      	adds	r7, #24
 800c4f2:	46bd      	mov	sp, r7
 800c4f4:	bd80      	pop	{r7, pc}
 800c4f6:	bf00      	nop
 800c4f8:	20005b54 	.word	0x20005b54
 800c4fc:	20005b44 	.word	0x20005b44
 800c500:	20005b50 	.word	0x20005b50

0800c504 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800c504:	b480      	push	{r7}
 800c506:	b085      	sub	sp, #20
 800c508:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800c50a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800c50e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800c510:	4b27      	ldr	r3, [pc, #156]	; (800c5b0 <prvHeapInit+0xac>)
 800c512:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800c514:	68fb      	ldr	r3, [r7, #12]
 800c516:	f003 0307 	and.w	r3, r3, #7
 800c51a:	2b00      	cmp	r3, #0
 800c51c:	d00c      	beq.n	800c538 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800c51e:	68fb      	ldr	r3, [r7, #12]
 800c520:	3307      	adds	r3, #7
 800c522:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c524:	68fb      	ldr	r3, [r7, #12]
 800c526:	f023 0307 	bic.w	r3, r3, #7
 800c52a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800c52c:	68ba      	ldr	r2, [r7, #8]
 800c52e:	68fb      	ldr	r3, [r7, #12]
 800c530:	1ad3      	subs	r3, r2, r3
 800c532:	4a1f      	ldr	r2, [pc, #124]	; (800c5b0 <prvHeapInit+0xac>)
 800c534:	4413      	add	r3, r2
 800c536:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800c538:	68fb      	ldr	r3, [r7, #12]
 800c53a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800c53c:	4a1d      	ldr	r2, [pc, #116]	; (800c5b4 <prvHeapInit+0xb0>)
 800c53e:	687b      	ldr	r3, [r7, #4]
 800c540:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800c542:	4b1c      	ldr	r3, [pc, #112]	; (800c5b4 <prvHeapInit+0xb0>)
 800c544:	2200      	movs	r2, #0
 800c546:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800c548:	687b      	ldr	r3, [r7, #4]
 800c54a:	68ba      	ldr	r2, [r7, #8]
 800c54c:	4413      	add	r3, r2
 800c54e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800c550:	2208      	movs	r2, #8
 800c552:	68fb      	ldr	r3, [r7, #12]
 800c554:	1a9b      	subs	r3, r3, r2
 800c556:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c558:	68fb      	ldr	r3, [r7, #12]
 800c55a:	f023 0307 	bic.w	r3, r3, #7
 800c55e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800c560:	68fb      	ldr	r3, [r7, #12]
 800c562:	4a15      	ldr	r2, [pc, #84]	; (800c5b8 <prvHeapInit+0xb4>)
 800c564:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800c566:	4b14      	ldr	r3, [pc, #80]	; (800c5b8 <prvHeapInit+0xb4>)
 800c568:	681b      	ldr	r3, [r3, #0]
 800c56a:	2200      	movs	r2, #0
 800c56c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800c56e:	4b12      	ldr	r3, [pc, #72]	; (800c5b8 <prvHeapInit+0xb4>)
 800c570:	681b      	ldr	r3, [r3, #0]
 800c572:	2200      	movs	r2, #0
 800c574:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800c576:	687b      	ldr	r3, [r7, #4]
 800c578:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800c57a:	683b      	ldr	r3, [r7, #0]
 800c57c:	68fa      	ldr	r2, [r7, #12]
 800c57e:	1ad2      	subs	r2, r2, r3
 800c580:	683b      	ldr	r3, [r7, #0]
 800c582:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800c584:	4b0c      	ldr	r3, [pc, #48]	; (800c5b8 <prvHeapInit+0xb4>)
 800c586:	681a      	ldr	r2, [r3, #0]
 800c588:	683b      	ldr	r3, [r7, #0]
 800c58a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c58c:	683b      	ldr	r3, [r7, #0]
 800c58e:	685b      	ldr	r3, [r3, #4]
 800c590:	4a0a      	ldr	r2, [pc, #40]	; (800c5bc <prvHeapInit+0xb8>)
 800c592:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c594:	683b      	ldr	r3, [r7, #0]
 800c596:	685b      	ldr	r3, [r3, #4]
 800c598:	4a09      	ldr	r2, [pc, #36]	; (800c5c0 <prvHeapInit+0xbc>)
 800c59a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800c59c:	4b09      	ldr	r3, [pc, #36]	; (800c5c4 <prvHeapInit+0xc0>)
 800c59e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800c5a2:	601a      	str	r2, [r3, #0]
}
 800c5a4:	bf00      	nop
 800c5a6:	3714      	adds	r7, #20
 800c5a8:	46bd      	mov	sp, r7
 800c5aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5ae:	4770      	bx	lr
 800c5b0:	20001f38 	.word	0x20001f38
 800c5b4:	20005b38 	.word	0x20005b38
 800c5b8:	20005b40 	.word	0x20005b40
 800c5bc:	20005b48 	.word	0x20005b48
 800c5c0:	20005b44 	.word	0x20005b44
 800c5c4:	20005b54 	.word	0x20005b54

0800c5c8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800c5c8:	b480      	push	{r7}
 800c5ca:	b085      	sub	sp, #20
 800c5cc:	af00      	add	r7, sp, #0
 800c5ce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800c5d0:	4b28      	ldr	r3, [pc, #160]	; (800c674 <prvInsertBlockIntoFreeList+0xac>)
 800c5d2:	60fb      	str	r3, [r7, #12]
 800c5d4:	e002      	b.n	800c5dc <prvInsertBlockIntoFreeList+0x14>
 800c5d6:	68fb      	ldr	r3, [r7, #12]
 800c5d8:	681b      	ldr	r3, [r3, #0]
 800c5da:	60fb      	str	r3, [r7, #12]
 800c5dc:	68fb      	ldr	r3, [r7, #12]
 800c5de:	681b      	ldr	r3, [r3, #0]
 800c5e0:	687a      	ldr	r2, [r7, #4]
 800c5e2:	429a      	cmp	r2, r3
 800c5e4:	d8f7      	bhi.n	800c5d6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800c5e6:	68fb      	ldr	r3, [r7, #12]
 800c5e8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800c5ea:	68fb      	ldr	r3, [r7, #12]
 800c5ec:	685b      	ldr	r3, [r3, #4]
 800c5ee:	68ba      	ldr	r2, [r7, #8]
 800c5f0:	4413      	add	r3, r2
 800c5f2:	687a      	ldr	r2, [r7, #4]
 800c5f4:	429a      	cmp	r2, r3
 800c5f6:	d108      	bne.n	800c60a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800c5f8:	68fb      	ldr	r3, [r7, #12]
 800c5fa:	685a      	ldr	r2, [r3, #4]
 800c5fc:	687b      	ldr	r3, [r7, #4]
 800c5fe:	685b      	ldr	r3, [r3, #4]
 800c600:	441a      	add	r2, r3
 800c602:	68fb      	ldr	r3, [r7, #12]
 800c604:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800c606:	68fb      	ldr	r3, [r7, #12]
 800c608:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800c60a:	687b      	ldr	r3, [r7, #4]
 800c60c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800c60e:	687b      	ldr	r3, [r7, #4]
 800c610:	685b      	ldr	r3, [r3, #4]
 800c612:	68ba      	ldr	r2, [r7, #8]
 800c614:	441a      	add	r2, r3
 800c616:	68fb      	ldr	r3, [r7, #12]
 800c618:	681b      	ldr	r3, [r3, #0]
 800c61a:	429a      	cmp	r2, r3
 800c61c:	d118      	bne.n	800c650 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800c61e:	68fb      	ldr	r3, [r7, #12]
 800c620:	681a      	ldr	r2, [r3, #0]
 800c622:	4b15      	ldr	r3, [pc, #84]	; (800c678 <prvInsertBlockIntoFreeList+0xb0>)
 800c624:	681b      	ldr	r3, [r3, #0]
 800c626:	429a      	cmp	r2, r3
 800c628:	d00d      	beq.n	800c646 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800c62a:	687b      	ldr	r3, [r7, #4]
 800c62c:	685a      	ldr	r2, [r3, #4]
 800c62e:	68fb      	ldr	r3, [r7, #12]
 800c630:	681b      	ldr	r3, [r3, #0]
 800c632:	685b      	ldr	r3, [r3, #4]
 800c634:	441a      	add	r2, r3
 800c636:	687b      	ldr	r3, [r7, #4]
 800c638:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800c63a:	68fb      	ldr	r3, [r7, #12]
 800c63c:	681b      	ldr	r3, [r3, #0]
 800c63e:	681a      	ldr	r2, [r3, #0]
 800c640:	687b      	ldr	r3, [r7, #4]
 800c642:	601a      	str	r2, [r3, #0]
 800c644:	e008      	b.n	800c658 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800c646:	4b0c      	ldr	r3, [pc, #48]	; (800c678 <prvInsertBlockIntoFreeList+0xb0>)
 800c648:	681a      	ldr	r2, [r3, #0]
 800c64a:	687b      	ldr	r3, [r7, #4]
 800c64c:	601a      	str	r2, [r3, #0]
 800c64e:	e003      	b.n	800c658 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800c650:	68fb      	ldr	r3, [r7, #12]
 800c652:	681a      	ldr	r2, [r3, #0]
 800c654:	687b      	ldr	r3, [r7, #4]
 800c656:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800c658:	68fa      	ldr	r2, [r7, #12]
 800c65a:	687b      	ldr	r3, [r7, #4]
 800c65c:	429a      	cmp	r2, r3
 800c65e:	d002      	beq.n	800c666 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800c660:	68fb      	ldr	r3, [r7, #12]
 800c662:	687a      	ldr	r2, [r7, #4]
 800c664:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c666:	bf00      	nop
 800c668:	3714      	adds	r7, #20
 800c66a:	46bd      	mov	sp, r7
 800c66c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c670:	4770      	bx	lr
 800c672:	bf00      	nop
 800c674:	20005b38 	.word	0x20005b38
 800c678:	20005b40 	.word	0x20005b40

0800c67c <atan2>:
 800c67c:	f000 b800 	b.w	800c680 <__ieee754_atan2>

0800c680 <__ieee754_atan2>:
 800c680:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c684:	ec57 6b11 	vmov	r6, r7, d1
 800c688:	4273      	negs	r3, r6
 800c68a:	f8df 817c 	ldr.w	r8, [pc, #380]	; 800c808 <__ieee754_atan2+0x188>
 800c68e:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 800c692:	4333      	orrs	r3, r6
 800c694:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800c698:	4543      	cmp	r3, r8
 800c69a:	ec51 0b10 	vmov	r0, r1, d0
 800c69e:	ee11 5a10 	vmov	r5, s2
 800c6a2:	d80a      	bhi.n	800c6ba <__ieee754_atan2+0x3a>
 800c6a4:	4244      	negs	r4, r0
 800c6a6:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c6aa:	4304      	orrs	r4, r0
 800c6ac:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800c6b0:	4544      	cmp	r4, r8
 800c6b2:	ee10 9a10 	vmov	r9, s0
 800c6b6:	468e      	mov	lr, r1
 800c6b8:	d907      	bls.n	800c6ca <__ieee754_atan2+0x4a>
 800c6ba:	4632      	mov	r2, r6
 800c6bc:	463b      	mov	r3, r7
 800c6be:	f7f3 fdb5 	bl	800022c <__adddf3>
 800c6c2:	ec41 0b10 	vmov	d0, r0, r1
 800c6c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c6ca:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 800c6ce:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800c6d2:	4334      	orrs	r4, r6
 800c6d4:	d103      	bne.n	800c6de <__ieee754_atan2+0x5e>
 800c6d6:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c6da:	f000 b8c5 	b.w	800c868 <atan>
 800c6de:	17bc      	asrs	r4, r7, #30
 800c6e0:	f004 0402 	and.w	r4, r4, #2
 800c6e4:	ea53 0909 	orrs.w	r9, r3, r9
 800c6e8:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800c6ec:	d107      	bne.n	800c6fe <__ieee754_atan2+0x7e>
 800c6ee:	2c02      	cmp	r4, #2
 800c6f0:	d05f      	beq.n	800c7b2 <__ieee754_atan2+0x132>
 800c6f2:	2c03      	cmp	r4, #3
 800c6f4:	d1e5      	bne.n	800c6c2 <__ieee754_atan2+0x42>
 800c6f6:	a140      	add	r1, pc, #256	; (adr r1, 800c7f8 <__ieee754_atan2+0x178>)
 800c6f8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c6fc:	e7e1      	b.n	800c6c2 <__ieee754_atan2+0x42>
 800c6fe:	4315      	orrs	r5, r2
 800c700:	d106      	bne.n	800c710 <__ieee754_atan2+0x90>
 800c702:	f1be 0f00 	cmp.w	lr, #0
 800c706:	da5f      	bge.n	800c7c8 <__ieee754_atan2+0x148>
 800c708:	a13d      	add	r1, pc, #244	; (adr r1, 800c800 <__ieee754_atan2+0x180>)
 800c70a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c70e:	e7d8      	b.n	800c6c2 <__ieee754_atan2+0x42>
 800c710:	4542      	cmp	r2, r8
 800c712:	d10f      	bne.n	800c734 <__ieee754_atan2+0xb4>
 800c714:	4293      	cmp	r3, r2
 800c716:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 800c71a:	d107      	bne.n	800c72c <__ieee754_atan2+0xac>
 800c71c:	2c02      	cmp	r4, #2
 800c71e:	d84c      	bhi.n	800c7ba <__ieee754_atan2+0x13a>
 800c720:	4b33      	ldr	r3, [pc, #204]	; (800c7f0 <__ieee754_atan2+0x170>)
 800c722:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c726:	e9d3 0100 	ldrd	r0, r1, [r3]
 800c72a:	e7ca      	b.n	800c6c2 <__ieee754_atan2+0x42>
 800c72c:	2c02      	cmp	r4, #2
 800c72e:	d848      	bhi.n	800c7c2 <__ieee754_atan2+0x142>
 800c730:	4b30      	ldr	r3, [pc, #192]	; (800c7f4 <__ieee754_atan2+0x174>)
 800c732:	e7f6      	b.n	800c722 <__ieee754_atan2+0xa2>
 800c734:	4543      	cmp	r3, r8
 800c736:	d0e4      	beq.n	800c702 <__ieee754_atan2+0x82>
 800c738:	1a9b      	subs	r3, r3, r2
 800c73a:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 800c73e:	ea4f 5223 	mov.w	r2, r3, asr #20
 800c742:	da1e      	bge.n	800c782 <__ieee754_atan2+0x102>
 800c744:	2f00      	cmp	r7, #0
 800c746:	da01      	bge.n	800c74c <__ieee754_atan2+0xcc>
 800c748:	323c      	adds	r2, #60	; 0x3c
 800c74a:	db1e      	blt.n	800c78a <__ieee754_atan2+0x10a>
 800c74c:	4632      	mov	r2, r6
 800c74e:	463b      	mov	r3, r7
 800c750:	f7f4 f84c 	bl	80007ec <__aeabi_ddiv>
 800c754:	ec41 0b10 	vmov	d0, r0, r1
 800c758:	f000 fa7a 	bl	800cc50 <fabs>
 800c75c:	f000 f884 	bl	800c868 <atan>
 800c760:	ec51 0b10 	vmov	r0, r1, d0
 800c764:	2c01      	cmp	r4, #1
 800c766:	d013      	beq.n	800c790 <__ieee754_atan2+0x110>
 800c768:	2c02      	cmp	r4, #2
 800c76a:	d015      	beq.n	800c798 <__ieee754_atan2+0x118>
 800c76c:	2c00      	cmp	r4, #0
 800c76e:	d0a8      	beq.n	800c6c2 <__ieee754_atan2+0x42>
 800c770:	a317      	add	r3, pc, #92	; (adr r3, 800c7d0 <__ieee754_atan2+0x150>)
 800c772:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c776:	f7f3 fd57 	bl	8000228 <__aeabi_dsub>
 800c77a:	a317      	add	r3, pc, #92	; (adr r3, 800c7d8 <__ieee754_atan2+0x158>)
 800c77c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c780:	e014      	b.n	800c7ac <__ieee754_atan2+0x12c>
 800c782:	a117      	add	r1, pc, #92	; (adr r1, 800c7e0 <__ieee754_atan2+0x160>)
 800c784:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c788:	e7ec      	b.n	800c764 <__ieee754_atan2+0xe4>
 800c78a:	2000      	movs	r0, #0
 800c78c:	2100      	movs	r1, #0
 800c78e:	e7e9      	b.n	800c764 <__ieee754_atan2+0xe4>
 800c790:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c794:	4619      	mov	r1, r3
 800c796:	e794      	b.n	800c6c2 <__ieee754_atan2+0x42>
 800c798:	a30d      	add	r3, pc, #52	; (adr r3, 800c7d0 <__ieee754_atan2+0x150>)
 800c79a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c79e:	f7f3 fd43 	bl	8000228 <__aeabi_dsub>
 800c7a2:	4602      	mov	r2, r0
 800c7a4:	460b      	mov	r3, r1
 800c7a6:	a10c      	add	r1, pc, #48	; (adr r1, 800c7d8 <__ieee754_atan2+0x158>)
 800c7a8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c7ac:	f7f3 fd3c 	bl	8000228 <__aeabi_dsub>
 800c7b0:	e787      	b.n	800c6c2 <__ieee754_atan2+0x42>
 800c7b2:	a109      	add	r1, pc, #36	; (adr r1, 800c7d8 <__ieee754_atan2+0x158>)
 800c7b4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c7b8:	e783      	b.n	800c6c2 <__ieee754_atan2+0x42>
 800c7ba:	a10b      	add	r1, pc, #44	; (adr r1, 800c7e8 <__ieee754_atan2+0x168>)
 800c7bc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c7c0:	e77f      	b.n	800c6c2 <__ieee754_atan2+0x42>
 800c7c2:	2000      	movs	r0, #0
 800c7c4:	2100      	movs	r1, #0
 800c7c6:	e77c      	b.n	800c6c2 <__ieee754_atan2+0x42>
 800c7c8:	a105      	add	r1, pc, #20	; (adr r1, 800c7e0 <__ieee754_atan2+0x160>)
 800c7ca:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c7ce:	e778      	b.n	800c6c2 <__ieee754_atan2+0x42>
 800c7d0:	33145c07 	.word	0x33145c07
 800c7d4:	3ca1a626 	.word	0x3ca1a626
 800c7d8:	54442d18 	.word	0x54442d18
 800c7dc:	400921fb 	.word	0x400921fb
 800c7e0:	54442d18 	.word	0x54442d18
 800c7e4:	3ff921fb 	.word	0x3ff921fb
 800c7e8:	54442d18 	.word	0x54442d18
 800c7ec:	3fe921fb 	.word	0x3fe921fb
 800c7f0:	0800e4d8 	.word	0x0800e4d8
 800c7f4:	0800e4f0 	.word	0x0800e4f0
 800c7f8:	54442d18 	.word	0x54442d18
 800c7fc:	c00921fb 	.word	0xc00921fb
 800c800:	54442d18 	.word	0x54442d18
 800c804:	bff921fb 	.word	0xbff921fb
 800c808:	7ff00000 	.word	0x7ff00000

0800c80c <sqrt>:
 800c80c:	b538      	push	{r3, r4, r5, lr}
 800c80e:	ed2d 8b02 	vpush	{d8}
 800c812:	ec55 4b10 	vmov	r4, r5, d0
 800c816:	f000 fa7f 	bl	800cd18 <__ieee754_sqrt>
 800c81a:	4622      	mov	r2, r4
 800c81c:	462b      	mov	r3, r5
 800c81e:	4620      	mov	r0, r4
 800c820:	4629      	mov	r1, r5
 800c822:	eeb0 8a40 	vmov.f32	s16, s0
 800c826:	eef0 8a60 	vmov.f32	s17, s1
 800c82a:	f7f4 f94f 	bl	8000acc <__aeabi_dcmpun>
 800c82e:	b990      	cbnz	r0, 800c856 <sqrt+0x4a>
 800c830:	2200      	movs	r2, #0
 800c832:	2300      	movs	r3, #0
 800c834:	4620      	mov	r0, r4
 800c836:	4629      	mov	r1, r5
 800c838:	f7f4 f920 	bl	8000a7c <__aeabi_dcmplt>
 800c83c:	b158      	cbz	r0, 800c856 <sqrt+0x4a>
 800c83e:	f001 fb67 	bl	800df10 <__errno>
 800c842:	2321      	movs	r3, #33	; 0x21
 800c844:	6003      	str	r3, [r0, #0]
 800c846:	2200      	movs	r2, #0
 800c848:	2300      	movs	r3, #0
 800c84a:	4610      	mov	r0, r2
 800c84c:	4619      	mov	r1, r3
 800c84e:	f7f3 ffcd 	bl	80007ec <__aeabi_ddiv>
 800c852:	ec41 0b18 	vmov	d8, r0, r1
 800c856:	eeb0 0a48 	vmov.f32	s0, s16
 800c85a:	eef0 0a68 	vmov.f32	s1, s17
 800c85e:	ecbd 8b02 	vpop	{d8}
 800c862:	bd38      	pop	{r3, r4, r5, pc}
 800c864:	0000      	movs	r0, r0
	...

0800c868 <atan>:
 800c868:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c86c:	ec55 4b10 	vmov	r4, r5, d0
 800c870:	4bc3      	ldr	r3, [pc, #780]	; (800cb80 <atan+0x318>)
 800c872:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800c876:	429e      	cmp	r6, r3
 800c878:	46ab      	mov	fp, r5
 800c87a:	dd18      	ble.n	800c8ae <atan+0x46>
 800c87c:	4bc1      	ldr	r3, [pc, #772]	; (800cb84 <atan+0x31c>)
 800c87e:	429e      	cmp	r6, r3
 800c880:	dc01      	bgt.n	800c886 <atan+0x1e>
 800c882:	d109      	bne.n	800c898 <atan+0x30>
 800c884:	b144      	cbz	r4, 800c898 <atan+0x30>
 800c886:	4622      	mov	r2, r4
 800c888:	462b      	mov	r3, r5
 800c88a:	4620      	mov	r0, r4
 800c88c:	4629      	mov	r1, r5
 800c88e:	f7f3 fccd 	bl	800022c <__adddf3>
 800c892:	4604      	mov	r4, r0
 800c894:	460d      	mov	r5, r1
 800c896:	e006      	b.n	800c8a6 <atan+0x3e>
 800c898:	f1bb 0f00 	cmp.w	fp, #0
 800c89c:	f300 8131 	bgt.w	800cb02 <atan+0x29a>
 800c8a0:	a59b      	add	r5, pc, #620	; (adr r5, 800cb10 <atan+0x2a8>)
 800c8a2:	e9d5 4500 	ldrd	r4, r5, [r5]
 800c8a6:	ec45 4b10 	vmov	d0, r4, r5
 800c8aa:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c8ae:	4bb6      	ldr	r3, [pc, #728]	; (800cb88 <atan+0x320>)
 800c8b0:	429e      	cmp	r6, r3
 800c8b2:	dc14      	bgt.n	800c8de <atan+0x76>
 800c8b4:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800c8b8:	429e      	cmp	r6, r3
 800c8ba:	dc0d      	bgt.n	800c8d8 <atan+0x70>
 800c8bc:	a396      	add	r3, pc, #600	; (adr r3, 800cb18 <atan+0x2b0>)
 800c8be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8c2:	ee10 0a10 	vmov	r0, s0
 800c8c6:	4629      	mov	r1, r5
 800c8c8:	f7f3 fcb0 	bl	800022c <__adddf3>
 800c8cc:	4baf      	ldr	r3, [pc, #700]	; (800cb8c <atan+0x324>)
 800c8ce:	2200      	movs	r2, #0
 800c8d0:	f7f4 f8f2 	bl	8000ab8 <__aeabi_dcmpgt>
 800c8d4:	2800      	cmp	r0, #0
 800c8d6:	d1e6      	bne.n	800c8a6 <atan+0x3e>
 800c8d8:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 800c8dc:	e02b      	b.n	800c936 <atan+0xce>
 800c8de:	f000 f9b7 	bl	800cc50 <fabs>
 800c8e2:	4bab      	ldr	r3, [pc, #684]	; (800cb90 <atan+0x328>)
 800c8e4:	429e      	cmp	r6, r3
 800c8e6:	ec55 4b10 	vmov	r4, r5, d0
 800c8ea:	f300 80bf 	bgt.w	800ca6c <atan+0x204>
 800c8ee:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800c8f2:	429e      	cmp	r6, r3
 800c8f4:	f300 80a0 	bgt.w	800ca38 <atan+0x1d0>
 800c8f8:	ee10 2a10 	vmov	r2, s0
 800c8fc:	ee10 0a10 	vmov	r0, s0
 800c900:	462b      	mov	r3, r5
 800c902:	4629      	mov	r1, r5
 800c904:	f7f3 fc92 	bl	800022c <__adddf3>
 800c908:	4ba0      	ldr	r3, [pc, #640]	; (800cb8c <atan+0x324>)
 800c90a:	2200      	movs	r2, #0
 800c90c:	f7f3 fc8c 	bl	8000228 <__aeabi_dsub>
 800c910:	2200      	movs	r2, #0
 800c912:	4606      	mov	r6, r0
 800c914:	460f      	mov	r7, r1
 800c916:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c91a:	4620      	mov	r0, r4
 800c91c:	4629      	mov	r1, r5
 800c91e:	f7f3 fc85 	bl	800022c <__adddf3>
 800c922:	4602      	mov	r2, r0
 800c924:	460b      	mov	r3, r1
 800c926:	4630      	mov	r0, r6
 800c928:	4639      	mov	r1, r7
 800c92a:	f7f3 ff5f 	bl	80007ec <__aeabi_ddiv>
 800c92e:	f04f 0a00 	mov.w	sl, #0
 800c932:	4604      	mov	r4, r0
 800c934:	460d      	mov	r5, r1
 800c936:	4622      	mov	r2, r4
 800c938:	462b      	mov	r3, r5
 800c93a:	4620      	mov	r0, r4
 800c93c:	4629      	mov	r1, r5
 800c93e:	f7f3 fe2b 	bl	8000598 <__aeabi_dmul>
 800c942:	4602      	mov	r2, r0
 800c944:	460b      	mov	r3, r1
 800c946:	4680      	mov	r8, r0
 800c948:	4689      	mov	r9, r1
 800c94a:	f7f3 fe25 	bl	8000598 <__aeabi_dmul>
 800c94e:	a374      	add	r3, pc, #464	; (adr r3, 800cb20 <atan+0x2b8>)
 800c950:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c954:	4606      	mov	r6, r0
 800c956:	460f      	mov	r7, r1
 800c958:	f7f3 fe1e 	bl	8000598 <__aeabi_dmul>
 800c95c:	a372      	add	r3, pc, #456	; (adr r3, 800cb28 <atan+0x2c0>)
 800c95e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c962:	f7f3 fc63 	bl	800022c <__adddf3>
 800c966:	4632      	mov	r2, r6
 800c968:	463b      	mov	r3, r7
 800c96a:	f7f3 fe15 	bl	8000598 <__aeabi_dmul>
 800c96e:	a370      	add	r3, pc, #448	; (adr r3, 800cb30 <atan+0x2c8>)
 800c970:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c974:	f7f3 fc5a 	bl	800022c <__adddf3>
 800c978:	4632      	mov	r2, r6
 800c97a:	463b      	mov	r3, r7
 800c97c:	f7f3 fe0c 	bl	8000598 <__aeabi_dmul>
 800c980:	a36d      	add	r3, pc, #436	; (adr r3, 800cb38 <atan+0x2d0>)
 800c982:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c986:	f7f3 fc51 	bl	800022c <__adddf3>
 800c98a:	4632      	mov	r2, r6
 800c98c:	463b      	mov	r3, r7
 800c98e:	f7f3 fe03 	bl	8000598 <__aeabi_dmul>
 800c992:	a36b      	add	r3, pc, #428	; (adr r3, 800cb40 <atan+0x2d8>)
 800c994:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c998:	f7f3 fc48 	bl	800022c <__adddf3>
 800c99c:	4632      	mov	r2, r6
 800c99e:	463b      	mov	r3, r7
 800c9a0:	f7f3 fdfa 	bl	8000598 <__aeabi_dmul>
 800c9a4:	a368      	add	r3, pc, #416	; (adr r3, 800cb48 <atan+0x2e0>)
 800c9a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9aa:	f7f3 fc3f 	bl	800022c <__adddf3>
 800c9ae:	4642      	mov	r2, r8
 800c9b0:	464b      	mov	r3, r9
 800c9b2:	f7f3 fdf1 	bl	8000598 <__aeabi_dmul>
 800c9b6:	a366      	add	r3, pc, #408	; (adr r3, 800cb50 <atan+0x2e8>)
 800c9b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9bc:	4680      	mov	r8, r0
 800c9be:	4689      	mov	r9, r1
 800c9c0:	4630      	mov	r0, r6
 800c9c2:	4639      	mov	r1, r7
 800c9c4:	f7f3 fde8 	bl	8000598 <__aeabi_dmul>
 800c9c8:	a363      	add	r3, pc, #396	; (adr r3, 800cb58 <atan+0x2f0>)
 800c9ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9ce:	f7f3 fc2b 	bl	8000228 <__aeabi_dsub>
 800c9d2:	4632      	mov	r2, r6
 800c9d4:	463b      	mov	r3, r7
 800c9d6:	f7f3 fddf 	bl	8000598 <__aeabi_dmul>
 800c9da:	a361      	add	r3, pc, #388	; (adr r3, 800cb60 <atan+0x2f8>)
 800c9dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9e0:	f7f3 fc22 	bl	8000228 <__aeabi_dsub>
 800c9e4:	4632      	mov	r2, r6
 800c9e6:	463b      	mov	r3, r7
 800c9e8:	f7f3 fdd6 	bl	8000598 <__aeabi_dmul>
 800c9ec:	a35e      	add	r3, pc, #376	; (adr r3, 800cb68 <atan+0x300>)
 800c9ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9f2:	f7f3 fc19 	bl	8000228 <__aeabi_dsub>
 800c9f6:	4632      	mov	r2, r6
 800c9f8:	463b      	mov	r3, r7
 800c9fa:	f7f3 fdcd 	bl	8000598 <__aeabi_dmul>
 800c9fe:	a35c      	add	r3, pc, #368	; (adr r3, 800cb70 <atan+0x308>)
 800ca00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca04:	f7f3 fc10 	bl	8000228 <__aeabi_dsub>
 800ca08:	4632      	mov	r2, r6
 800ca0a:	463b      	mov	r3, r7
 800ca0c:	f7f3 fdc4 	bl	8000598 <__aeabi_dmul>
 800ca10:	4602      	mov	r2, r0
 800ca12:	460b      	mov	r3, r1
 800ca14:	4640      	mov	r0, r8
 800ca16:	4649      	mov	r1, r9
 800ca18:	f7f3 fc08 	bl	800022c <__adddf3>
 800ca1c:	4622      	mov	r2, r4
 800ca1e:	462b      	mov	r3, r5
 800ca20:	f7f3 fdba 	bl	8000598 <__aeabi_dmul>
 800ca24:	f1ba 3fff 	cmp.w	sl, #4294967295	; 0xffffffff
 800ca28:	4602      	mov	r2, r0
 800ca2a:	460b      	mov	r3, r1
 800ca2c:	d14b      	bne.n	800cac6 <atan+0x25e>
 800ca2e:	4620      	mov	r0, r4
 800ca30:	4629      	mov	r1, r5
 800ca32:	f7f3 fbf9 	bl	8000228 <__aeabi_dsub>
 800ca36:	e72c      	b.n	800c892 <atan+0x2a>
 800ca38:	ee10 0a10 	vmov	r0, s0
 800ca3c:	4b53      	ldr	r3, [pc, #332]	; (800cb8c <atan+0x324>)
 800ca3e:	2200      	movs	r2, #0
 800ca40:	4629      	mov	r1, r5
 800ca42:	f7f3 fbf1 	bl	8000228 <__aeabi_dsub>
 800ca46:	4b51      	ldr	r3, [pc, #324]	; (800cb8c <atan+0x324>)
 800ca48:	4606      	mov	r6, r0
 800ca4a:	460f      	mov	r7, r1
 800ca4c:	2200      	movs	r2, #0
 800ca4e:	4620      	mov	r0, r4
 800ca50:	4629      	mov	r1, r5
 800ca52:	f7f3 fbeb 	bl	800022c <__adddf3>
 800ca56:	4602      	mov	r2, r0
 800ca58:	460b      	mov	r3, r1
 800ca5a:	4630      	mov	r0, r6
 800ca5c:	4639      	mov	r1, r7
 800ca5e:	f7f3 fec5 	bl	80007ec <__aeabi_ddiv>
 800ca62:	f04f 0a01 	mov.w	sl, #1
 800ca66:	4604      	mov	r4, r0
 800ca68:	460d      	mov	r5, r1
 800ca6a:	e764      	b.n	800c936 <atan+0xce>
 800ca6c:	4b49      	ldr	r3, [pc, #292]	; (800cb94 <atan+0x32c>)
 800ca6e:	429e      	cmp	r6, r3
 800ca70:	da1d      	bge.n	800caae <atan+0x246>
 800ca72:	ee10 0a10 	vmov	r0, s0
 800ca76:	4b48      	ldr	r3, [pc, #288]	; (800cb98 <atan+0x330>)
 800ca78:	2200      	movs	r2, #0
 800ca7a:	4629      	mov	r1, r5
 800ca7c:	f7f3 fbd4 	bl	8000228 <__aeabi_dsub>
 800ca80:	4b45      	ldr	r3, [pc, #276]	; (800cb98 <atan+0x330>)
 800ca82:	4606      	mov	r6, r0
 800ca84:	460f      	mov	r7, r1
 800ca86:	2200      	movs	r2, #0
 800ca88:	4620      	mov	r0, r4
 800ca8a:	4629      	mov	r1, r5
 800ca8c:	f7f3 fd84 	bl	8000598 <__aeabi_dmul>
 800ca90:	4b3e      	ldr	r3, [pc, #248]	; (800cb8c <atan+0x324>)
 800ca92:	2200      	movs	r2, #0
 800ca94:	f7f3 fbca 	bl	800022c <__adddf3>
 800ca98:	4602      	mov	r2, r0
 800ca9a:	460b      	mov	r3, r1
 800ca9c:	4630      	mov	r0, r6
 800ca9e:	4639      	mov	r1, r7
 800caa0:	f7f3 fea4 	bl	80007ec <__aeabi_ddiv>
 800caa4:	f04f 0a02 	mov.w	sl, #2
 800caa8:	4604      	mov	r4, r0
 800caaa:	460d      	mov	r5, r1
 800caac:	e743      	b.n	800c936 <atan+0xce>
 800caae:	462b      	mov	r3, r5
 800cab0:	ee10 2a10 	vmov	r2, s0
 800cab4:	4939      	ldr	r1, [pc, #228]	; (800cb9c <atan+0x334>)
 800cab6:	2000      	movs	r0, #0
 800cab8:	f7f3 fe98 	bl	80007ec <__aeabi_ddiv>
 800cabc:	f04f 0a03 	mov.w	sl, #3
 800cac0:	4604      	mov	r4, r0
 800cac2:	460d      	mov	r5, r1
 800cac4:	e737      	b.n	800c936 <atan+0xce>
 800cac6:	4b36      	ldr	r3, [pc, #216]	; (800cba0 <atan+0x338>)
 800cac8:	4e36      	ldr	r6, [pc, #216]	; (800cba4 <atan+0x33c>)
 800caca:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800cace:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cad2:	f7f3 fba9 	bl	8000228 <__aeabi_dsub>
 800cad6:	4622      	mov	r2, r4
 800cad8:	462b      	mov	r3, r5
 800cada:	f7f3 fba5 	bl	8000228 <__aeabi_dsub>
 800cade:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800cae2:	4602      	mov	r2, r0
 800cae4:	460b      	mov	r3, r1
 800cae6:	e9d6 0100 	ldrd	r0, r1, [r6]
 800caea:	f7f3 fb9d 	bl	8000228 <__aeabi_dsub>
 800caee:	f1bb 0f00 	cmp.w	fp, #0
 800caf2:	4604      	mov	r4, r0
 800caf4:	460d      	mov	r5, r1
 800caf6:	f6bf aed6 	bge.w	800c8a6 <atan+0x3e>
 800cafa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800cafe:	461d      	mov	r5, r3
 800cb00:	e6d1      	b.n	800c8a6 <atan+0x3e>
 800cb02:	a51d      	add	r5, pc, #116	; (adr r5, 800cb78 <atan+0x310>)
 800cb04:	e9d5 4500 	ldrd	r4, r5, [r5]
 800cb08:	e6cd      	b.n	800c8a6 <atan+0x3e>
 800cb0a:	bf00      	nop
 800cb0c:	f3af 8000 	nop.w
 800cb10:	54442d18 	.word	0x54442d18
 800cb14:	bff921fb 	.word	0xbff921fb
 800cb18:	8800759c 	.word	0x8800759c
 800cb1c:	7e37e43c 	.word	0x7e37e43c
 800cb20:	e322da11 	.word	0xe322da11
 800cb24:	3f90ad3a 	.word	0x3f90ad3a
 800cb28:	24760deb 	.word	0x24760deb
 800cb2c:	3fa97b4b 	.word	0x3fa97b4b
 800cb30:	a0d03d51 	.word	0xa0d03d51
 800cb34:	3fb10d66 	.word	0x3fb10d66
 800cb38:	c54c206e 	.word	0xc54c206e
 800cb3c:	3fb745cd 	.word	0x3fb745cd
 800cb40:	920083ff 	.word	0x920083ff
 800cb44:	3fc24924 	.word	0x3fc24924
 800cb48:	5555550d 	.word	0x5555550d
 800cb4c:	3fd55555 	.word	0x3fd55555
 800cb50:	2c6a6c2f 	.word	0x2c6a6c2f
 800cb54:	bfa2b444 	.word	0xbfa2b444
 800cb58:	52defd9a 	.word	0x52defd9a
 800cb5c:	3fadde2d 	.word	0x3fadde2d
 800cb60:	af749a6d 	.word	0xaf749a6d
 800cb64:	3fb3b0f2 	.word	0x3fb3b0f2
 800cb68:	fe231671 	.word	0xfe231671
 800cb6c:	3fbc71c6 	.word	0x3fbc71c6
 800cb70:	9998ebc4 	.word	0x9998ebc4
 800cb74:	3fc99999 	.word	0x3fc99999
 800cb78:	54442d18 	.word	0x54442d18
 800cb7c:	3ff921fb 	.word	0x3ff921fb
 800cb80:	440fffff 	.word	0x440fffff
 800cb84:	7ff00000 	.word	0x7ff00000
 800cb88:	3fdbffff 	.word	0x3fdbffff
 800cb8c:	3ff00000 	.word	0x3ff00000
 800cb90:	3ff2ffff 	.word	0x3ff2ffff
 800cb94:	40038000 	.word	0x40038000
 800cb98:	3ff80000 	.word	0x3ff80000
 800cb9c:	bff00000 	.word	0xbff00000
 800cba0:	0800e528 	.word	0x0800e528
 800cba4:	0800e508 	.word	0x0800e508

0800cba8 <cos>:
 800cba8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800cbaa:	ec53 2b10 	vmov	r2, r3, d0
 800cbae:	4826      	ldr	r0, [pc, #152]	; (800cc48 <cos+0xa0>)
 800cbb0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800cbb4:	4281      	cmp	r1, r0
 800cbb6:	dc06      	bgt.n	800cbc6 <cos+0x1e>
 800cbb8:	ed9f 1b21 	vldr	d1, [pc, #132]	; 800cc40 <cos+0x98>
 800cbbc:	b005      	add	sp, #20
 800cbbe:	f85d eb04 	ldr.w	lr, [sp], #4
 800cbc2:	f000 bedd 	b.w	800d980 <__kernel_cos>
 800cbc6:	4821      	ldr	r0, [pc, #132]	; (800cc4c <cos+0xa4>)
 800cbc8:	4281      	cmp	r1, r0
 800cbca:	dd09      	ble.n	800cbe0 <cos+0x38>
 800cbcc:	ee10 0a10 	vmov	r0, s0
 800cbd0:	4619      	mov	r1, r3
 800cbd2:	f7f3 fb29 	bl	8000228 <__aeabi_dsub>
 800cbd6:	ec41 0b10 	vmov	d0, r0, r1
 800cbda:	b005      	add	sp, #20
 800cbdc:	f85d fb04 	ldr.w	pc, [sp], #4
 800cbe0:	4668      	mov	r0, sp
 800cbe2:	f000 f975 	bl	800ced0 <__ieee754_rem_pio2>
 800cbe6:	f000 0003 	and.w	r0, r0, #3
 800cbea:	2801      	cmp	r0, #1
 800cbec:	d00b      	beq.n	800cc06 <cos+0x5e>
 800cbee:	2802      	cmp	r0, #2
 800cbf0:	d016      	beq.n	800cc20 <cos+0x78>
 800cbf2:	b9e0      	cbnz	r0, 800cc2e <cos+0x86>
 800cbf4:	ed9d 1b02 	vldr	d1, [sp, #8]
 800cbf8:	ed9d 0b00 	vldr	d0, [sp]
 800cbfc:	f000 fec0 	bl	800d980 <__kernel_cos>
 800cc00:	ec51 0b10 	vmov	r0, r1, d0
 800cc04:	e7e7      	b.n	800cbd6 <cos+0x2e>
 800cc06:	ed9d 1b02 	vldr	d1, [sp, #8]
 800cc0a:	ed9d 0b00 	vldr	d0, [sp]
 800cc0e:	f000 ff7f 	bl	800db10 <__kernel_sin>
 800cc12:	ec53 2b10 	vmov	r2, r3, d0
 800cc16:	ee10 0a10 	vmov	r0, s0
 800cc1a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800cc1e:	e7da      	b.n	800cbd6 <cos+0x2e>
 800cc20:	ed9d 1b02 	vldr	d1, [sp, #8]
 800cc24:	ed9d 0b00 	vldr	d0, [sp]
 800cc28:	f000 feaa 	bl	800d980 <__kernel_cos>
 800cc2c:	e7f1      	b.n	800cc12 <cos+0x6a>
 800cc2e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800cc32:	ed9d 0b00 	vldr	d0, [sp]
 800cc36:	2001      	movs	r0, #1
 800cc38:	f000 ff6a 	bl	800db10 <__kernel_sin>
 800cc3c:	e7e0      	b.n	800cc00 <cos+0x58>
 800cc3e:	bf00      	nop
	...
 800cc48:	3fe921fb 	.word	0x3fe921fb
 800cc4c:	7fefffff 	.word	0x7fefffff

0800cc50 <fabs>:
 800cc50:	ec51 0b10 	vmov	r0, r1, d0
 800cc54:	ee10 2a10 	vmov	r2, s0
 800cc58:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800cc5c:	ec43 2b10 	vmov	d0, r2, r3
 800cc60:	4770      	bx	lr
 800cc62:	0000      	movs	r0, r0
 800cc64:	0000      	movs	r0, r0
	...

0800cc68 <sin>:
 800cc68:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800cc6a:	ec53 2b10 	vmov	r2, r3, d0
 800cc6e:	4828      	ldr	r0, [pc, #160]	; (800cd10 <sin+0xa8>)
 800cc70:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800cc74:	4281      	cmp	r1, r0
 800cc76:	dc07      	bgt.n	800cc88 <sin+0x20>
 800cc78:	ed9f 1b23 	vldr	d1, [pc, #140]	; 800cd08 <sin+0xa0>
 800cc7c:	2000      	movs	r0, #0
 800cc7e:	b005      	add	sp, #20
 800cc80:	f85d eb04 	ldr.w	lr, [sp], #4
 800cc84:	f000 bf44 	b.w	800db10 <__kernel_sin>
 800cc88:	4822      	ldr	r0, [pc, #136]	; (800cd14 <sin+0xac>)
 800cc8a:	4281      	cmp	r1, r0
 800cc8c:	dd09      	ble.n	800cca2 <sin+0x3a>
 800cc8e:	ee10 0a10 	vmov	r0, s0
 800cc92:	4619      	mov	r1, r3
 800cc94:	f7f3 fac8 	bl	8000228 <__aeabi_dsub>
 800cc98:	ec41 0b10 	vmov	d0, r0, r1
 800cc9c:	b005      	add	sp, #20
 800cc9e:	f85d fb04 	ldr.w	pc, [sp], #4
 800cca2:	4668      	mov	r0, sp
 800cca4:	f000 f914 	bl	800ced0 <__ieee754_rem_pio2>
 800cca8:	f000 0003 	and.w	r0, r0, #3
 800ccac:	2801      	cmp	r0, #1
 800ccae:	d00c      	beq.n	800ccca <sin+0x62>
 800ccb0:	2802      	cmp	r0, #2
 800ccb2:	d011      	beq.n	800ccd8 <sin+0x70>
 800ccb4:	b9f0      	cbnz	r0, 800ccf4 <sin+0x8c>
 800ccb6:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ccba:	ed9d 0b00 	vldr	d0, [sp]
 800ccbe:	2001      	movs	r0, #1
 800ccc0:	f000 ff26 	bl	800db10 <__kernel_sin>
 800ccc4:	ec51 0b10 	vmov	r0, r1, d0
 800ccc8:	e7e6      	b.n	800cc98 <sin+0x30>
 800ccca:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ccce:	ed9d 0b00 	vldr	d0, [sp]
 800ccd2:	f000 fe55 	bl	800d980 <__kernel_cos>
 800ccd6:	e7f5      	b.n	800ccc4 <sin+0x5c>
 800ccd8:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ccdc:	ed9d 0b00 	vldr	d0, [sp]
 800cce0:	2001      	movs	r0, #1
 800cce2:	f000 ff15 	bl	800db10 <__kernel_sin>
 800cce6:	ec53 2b10 	vmov	r2, r3, d0
 800ccea:	ee10 0a10 	vmov	r0, s0
 800ccee:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800ccf2:	e7d1      	b.n	800cc98 <sin+0x30>
 800ccf4:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ccf8:	ed9d 0b00 	vldr	d0, [sp]
 800ccfc:	f000 fe40 	bl	800d980 <__kernel_cos>
 800cd00:	e7f1      	b.n	800cce6 <sin+0x7e>
 800cd02:	bf00      	nop
 800cd04:	f3af 8000 	nop.w
	...
 800cd10:	3fe921fb 	.word	0x3fe921fb
 800cd14:	7fefffff 	.word	0x7fefffff

0800cd18 <__ieee754_sqrt>:
 800cd18:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd1c:	ec55 4b10 	vmov	r4, r5, d0
 800cd20:	4e67      	ldr	r6, [pc, #412]	; (800cec0 <__ieee754_sqrt+0x1a8>)
 800cd22:	43ae      	bics	r6, r5
 800cd24:	ee10 0a10 	vmov	r0, s0
 800cd28:	ee10 2a10 	vmov	r2, s0
 800cd2c:	4629      	mov	r1, r5
 800cd2e:	462b      	mov	r3, r5
 800cd30:	d10d      	bne.n	800cd4e <__ieee754_sqrt+0x36>
 800cd32:	f7f3 fc31 	bl	8000598 <__aeabi_dmul>
 800cd36:	4602      	mov	r2, r0
 800cd38:	460b      	mov	r3, r1
 800cd3a:	4620      	mov	r0, r4
 800cd3c:	4629      	mov	r1, r5
 800cd3e:	f7f3 fa75 	bl	800022c <__adddf3>
 800cd42:	4604      	mov	r4, r0
 800cd44:	460d      	mov	r5, r1
 800cd46:	ec45 4b10 	vmov	d0, r4, r5
 800cd4a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd4e:	2d00      	cmp	r5, #0
 800cd50:	dc0b      	bgt.n	800cd6a <__ieee754_sqrt+0x52>
 800cd52:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800cd56:	4326      	orrs	r6, r4
 800cd58:	d0f5      	beq.n	800cd46 <__ieee754_sqrt+0x2e>
 800cd5a:	b135      	cbz	r5, 800cd6a <__ieee754_sqrt+0x52>
 800cd5c:	f7f3 fa64 	bl	8000228 <__aeabi_dsub>
 800cd60:	4602      	mov	r2, r0
 800cd62:	460b      	mov	r3, r1
 800cd64:	f7f3 fd42 	bl	80007ec <__aeabi_ddiv>
 800cd68:	e7eb      	b.n	800cd42 <__ieee754_sqrt+0x2a>
 800cd6a:	1509      	asrs	r1, r1, #20
 800cd6c:	f000 808d 	beq.w	800ce8a <__ieee754_sqrt+0x172>
 800cd70:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cd74:	f2a1 36ff 	subw	r6, r1, #1023	; 0x3ff
 800cd78:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800cd7c:	07c9      	lsls	r1, r1, #31
 800cd7e:	bf5c      	itt	pl
 800cd80:	005b      	lslpl	r3, r3, #1
 800cd82:	eb03 73d2 	addpl.w	r3, r3, r2, lsr #31
 800cd86:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800cd8a:	bf58      	it	pl
 800cd8c:	0052      	lslpl	r2, r2, #1
 800cd8e:	2500      	movs	r5, #0
 800cd90:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800cd94:	1076      	asrs	r6, r6, #1
 800cd96:	0052      	lsls	r2, r2, #1
 800cd98:	f04f 0e16 	mov.w	lr, #22
 800cd9c:	46ac      	mov	ip, r5
 800cd9e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800cda2:	eb0c 0001 	add.w	r0, ip, r1
 800cda6:	4298      	cmp	r0, r3
 800cda8:	bfde      	ittt	le
 800cdaa:	1a1b      	suble	r3, r3, r0
 800cdac:	eb00 0c01 	addle.w	ip, r0, r1
 800cdb0:	186d      	addle	r5, r5, r1
 800cdb2:	005b      	lsls	r3, r3, #1
 800cdb4:	f1be 0e01 	subs.w	lr, lr, #1
 800cdb8:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800cdbc:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800cdc0:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800cdc4:	d1ed      	bne.n	800cda2 <__ieee754_sqrt+0x8a>
 800cdc6:	4674      	mov	r4, lr
 800cdc8:	2720      	movs	r7, #32
 800cdca:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800cdce:	4563      	cmp	r3, ip
 800cdd0:	eb01 000e 	add.w	r0, r1, lr
 800cdd4:	dc02      	bgt.n	800cddc <__ieee754_sqrt+0xc4>
 800cdd6:	d113      	bne.n	800ce00 <__ieee754_sqrt+0xe8>
 800cdd8:	4290      	cmp	r0, r2
 800cdda:	d811      	bhi.n	800ce00 <__ieee754_sqrt+0xe8>
 800cddc:	2800      	cmp	r0, #0
 800cdde:	eb00 0e01 	add.w	lr, r0, r1
 800cde2:	da57      	bge.n	800ce94 <__ieee754_sqrt+0x17c>
 800cde4:	f1be 0f00 	cmp.w	lr, #0
 800cde8:	db54      	blt.n	800ce94 <__ieee754_sqrt+0x17c>
 800cdea:	f10c 0801 	add.w	r8, ip, #1
 800cdee:	eba3 030c 	sub.w	r3, r3, ip
 800cdf2:	4290      	cmp	r0, r2
 800cdf4:	bf88      	it	hi
 800cdf6:	f103 33ff 	addhi.w	r3, r3, #4294967295	; 0xffffffff
 800cdfa:	1a12      	subs	r2, r2, r0
 800cdfc:	440c      	add	r4, r1
 800cdfe:	46c4      	mov	ip, r8
 800ce00:	005b      	lsls	r3, r3, #1
 800ce02:	3f01      	subs	r7, #1
 800ce04:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800ce08:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800ce0c:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800ce10:	d1dd      	bne.n	800cdce <__ieee754_sqrt+0xb6>
 800ce12:	4313      	orrs	r3, r2
 800ce14:	d01b      	beq.n	800ce4e <__ieee754_sqrt+0x136>
 800ce16:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 800cec4 <__ieee754_sqrt+0x1ac>
 800ce1a:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 800cec8 <__ieee754_sqrt+0x1b0>
 800ce1e:	e9da 0100 	ldrd	r0, r1, [sl]
 800ce22:	e9db 2300 	ldrd	r2, r3, [fp]
 800ce26:	f7f3 f9ff 	bl	8000228 <__aeabi_dsub>
 800ce2a:	e9da 8900 	ldrd	r8, r9, [sl]
 800ce2e:	4602      	mov	r2, r0
 800ce30:	460b      	mov	r3, r1
 800ce32:	4640      	mov	r0, r8
 800ce34:	4649      	mov	r1, r9
 800ce36:	f7f3 fe2b 	bl	8000a90 <__aeabi_dcmple>
 800ce3a:	b140      	cbz	r0, 800ce4e <__ieee754_sqrt+0x136>
 800ce3c:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
 800ce40:	e9da 0100 	ldrd	r0, r1, [sl]
 800ce44:	e9db 2300 	ldrd	r2, r3, [fp]
 800ce48:	d126      	bne.n	800ce98 <__ieee754_sqrt+0x180>
 800ce4a:	3501      	adds	r5, #1
 800ce4c:	463c      	mov	r4, r7
 800ce4e:	106a      	asrs	r2, r5, #1
 800ce50:	0863      	lsrs	r3, r4, #1
 800ce52:	07e9      	lsls	r1, r5, #31
 800ce54:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800ce58:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800ce5c:	bf48      	it	mi
 800ce5e:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800ce62:	eb02 5506 	add.w	r5, r2, r6, lsl #20
 800ce66:	461c      	mov	r4, r3
 800ce68:	e76d      	b.n	800cd46 <__ieee754_sqrt+0x2e>
 800ce6a:	0ad3      	lsrs	r3, r2, #11
 800ce6c:	3815      	subs	r0, #21
 800ce6e:	0552      	lsls	r2, r2, #21
 800ce70:	2b00      	cmp	r3, #0
 800ce72:	d0fa      	beq.n	800ce6a <__ieee754_sqrt+0x152>
 800ce74:	02dc      	lsls	r4, r3, #11
 800ce76:	d50a      	bpl.n	800ce8e <__ieee754_sqrt+0x176>
 800ce78:	f1c1 0420 	rsb	r4, r1, #32
 800ce7c:	fa22 f404 	lsr.w	r4, r2, r4
 800ce80:	1e4d      	subs	r5, r1, #1
 800ce82:	408a      	lsls	r2, r1
 800ce84:	4323      	orrs	r3, r4
 800ce86:	1b41      	subs	r1, r0, r5
 800ce88:	e772      	b.n	800cd70 <__ieee754_sqrt+0x58>
 800ce8a:	4608      	mov	r0, r1
 800ce8c:	e7f0      	b.n	800ce70 <__ieee754_sqrt+0x158>
 800ce8e:	005b      	lsls	r3, r3, #1
 800ce90:	3101      	adds	r1, #1
 800ce92:	e7ef      	b.n	800ce74 <__ieee754_sqrt+0x15c>
 800ce94:	46e0      	mov	r8, ip
 800ce96:	e7aa      	b.n	800cdee <__ieee754_sqrt+0xd6>
 800ce98:	f7f3 f9c8 	bl	800022c <__adddf3>
 800ce9c:	e9da 8900 	ldrd	r8, r9, [sl]
 800cea0:	4602      	mov	r2, r0
 800cea2:	460b      	mov	r3, r1
 800cea4:	4640      	mov	r0, r8
 800cea6:	4649      	mov	r1, r9
 800cea8:	f7f3 fde8 	bl	8000a7c <__aeabi_dcmplt>
 800ceac:	b120      	cbz	r0, 800ceb8 <__ieee754_sqrt+0x1a0>
 800ceae:	1ca0      	adds	r0, r4, #2
 800ceb0:	bf08      	it	eq
 800ceb2:	3501      	addeq	r5, #1
 800ceb4:	3402      	adds	r4, #2
 800ceb6:	e7ca      	b.n	800ce4e <__ieee754_sqrt+0x136>
 800ceb8:	3401      	adds	r4, #1
 800ceba:	f024 0401 	bic.w	r4, r4, #1
 800cebe:	e7c6      	b.n	800ce4e <__ieee754_sqrt+0x136>
 800cec0:	7ff00000 	.word	0x7ff00000
 800cec4:	20000040 	.word	0x20000040
 800cec8:	20000048 	.word	0x20000048
 800cecc:	00000000 	.word	0x00000000

0800ced0 <__ieee754_rem_pio2>:
 800ced0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ced4:	ed2d 8b02 	vpush	{d8}
 800ced8:	ec55 4b10 	vmov	r4, r5, d0
 800cedc:	4bca      	ldr	r3, [pc, #808]	; (800d208 <__ieee754_rem_pio2+0x338>)
 800cede:	b08b      	sub	sp, #44	; 0x2c
 800cee0:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800cee4:	4598      	cmp	r8, r3
 800cee6:	4682      	mov	sl, r0
 800cee8:	9502      	str	r5, [sp, #8]
 800ceea:	dc08      	bgt.n	800cefe <__ieee754_rem_pio2+0x2e>
 800ceec:	2200      	movs	r2, #0
 800ceee:	2300      	movs	r3, #0
 800cef0:	ed80 0b00 	vstr	d0, [r0]
 800cef4:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800cef8:	f04f 0b00 	mov.w	fp, #0
 800cefc:	e028      	b.n	800cf50 <__ieee754_rem_pio2+0x80>
 800cefe:	4bc3      	ldr	r3, [pc, #780]	; (800d20c <__ieee754_rem_pio2+0x33c>)
 800cf00:	4598      	cmp	r8, r3
 800cf02:	dc78      	bgt.n	800cff6 <__ieee754_rem_pio2+0x126>
 800cf04:	9b02      	ldr	r3, [sp, #8]
 800cf06:	4ec2      	ldr	r6, [pc, #776]	; (800d210 <__ieee754_rem_pio2+0x340>)
 800cf08:	2b00      	cmp	r3, #0
 800cf0a:	ee10 0a10 	vmov	r0, s0
 800cf0e:	a3b0      	add	r3, pc, #704	; (adr r3, 800d1d0 <__ieee754_rem_pio2+0x300>)
 800cf10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf14:	4629      	mov	r1, r5
 800cf16:	dd39      	ble.n	800cf8c <__ieee754_rem_pio2+0xbc>
 800cf18:	f7f3 f986 	bl	8000228 <__aeabi_dsub>
 800cf1c:	45b0      	cmp	r8, r6
 800cf1e:	4604      	mov	r4, r0
 800cf20:	460d      	mov	r5, r1
 800cf22:	d01b      	beq.n	800cf5c <__ieee754_rem_pio2+0x8c>
 800cf24:	a3ac      	add	r3, pc, #688	; (adr r3, 800d1d8 <__ieee754_rem_pio2+0x308>)
 800cf26:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf2a:	f7f3 f97d 	bl	8000228 <__aeabi_dsub>
 800cf2e:	4602      	mov	r2, r0
 800cf30:	460b      	mov	r3, r1
 800cf32:	e9ca 2300 	strd	r2, r3, [sl]
 800cf36:	4620      	mov	r0, r4
 800cf38:	4629      	mov	r1, r5
 800cf3a:	f7f3 f975 	bl	8000228 <__aeabi_dsub>
 800cf3e:	a3a6      	add	r3, pc, #664	; (adr r3, 800d1d8 <__ieee754_rem_pio2+0x308>)
 800cf40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf44:	f7f3 f970 	bl	8000228 <__aeabi_dsub>
 800cf48:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800cf4c:	f04f 0b01 	mov.w	fp, #1
 800cf50:	4658      	mov	r0, fp
 800cf52:	b00b      	add	sp, #44	; 0x2c
 800cf54:	ecbd 8b02 	vpop	{d8}
 800cf58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf5c:	a3a0      	add	r3, pc, #640	; (adr r3, 800d1e0 <__ieee754_rem_pio2+0x310>)
 800cf5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf62:	f7f3 f961 	bl	8000228 <__aeabi_dsub>
 800cf66:	a3a0      	add	r3, pc, #640	; (adr r3, 800d1e8 <__ieee754_rem_pio2+0x318>)
 800cf68:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf6c:	4604      	mov	r4, r0
 800cf6e:	460d      	mov	r5, r1
 800cf70:	f7f3 f95a 	bl	8000228 <__aeabi_dsub>
 800cf74:	4602      	mov	r2, r0
 800cf76:	460b      	mov	r3, r1
 800cf78:	e9ca 2300 	strd	r2, r3, [sl]
 800cf7c:	4620      	mov	r0, r4
 800cf7e:	4629      	mov	r1, r5
 800cf80:	f7f3 f952 	bl	8000228 <__aeabi_dsub>
 800cf84:	a398      	add	r3, pc, #608	; (adr r3, 800d1e8 <__ieee754_rem_pio2+0x318>)
 800cf86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf8a:	e7db      	b.n	800cf44 <__ieee754_rem_pio2+0x74>
 800cf8c:	f7f3 f94e 	bl	800022c <__adddf3>
 800cf90:	45b0      	cmp	r8, r6
 800cf92:	4604      	mov	r4, r0
 800cf94:	460d      	mov	r5, r1
 800cf96:	d016      	beq.n	800cfc6 <__ieee754_rem_pio2+0xf6>
 800cf98:	a38f      	add	r3, pc, #572	; (adr r3, 800d1d8 <__ieee754_rem_pio2+0x308>)
 800cf9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf9e:	f7f3 f945 	bl	800022c <__adddf3>
 800cfa2:	4602      	mov	r2, r0
 800cfa4:	460b      	mov	r3, r1
 800cfa6:	e9ca 2300 	strd	r2, r3, [sl]
 800cfaa:	4620      	mov	r0, r4
 800cfac:	4629      	mov	r1, r5
 800cfae:	f7f3 f93b 	bl	8000228 <__aeabi_dsub>
 800cfb2:	a389      	add	r3, pc, #548	; (adr r3, 800d1d8 <__ieee754_rem_pio2+0x308>)
 800cfb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfb8:	f7f3 f938 	bl	800022c <__adddf3>
 800cfbc:	f04f 3bff 	mov.w	fp, #4294967295	; 0xffffffff
 800cfc0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800cfc4:	e7c4      	b.n	800cf50 <__ieee754_rem_pio2+0x80>
 800cfc6:	a386      	add	r3, pc, #536	; (adr r3, 800d1e0 <__ieee754_rem_pio2+0x310>)
 800cfc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfcc:	f7f3 f92e 	bl	800022c <__adddf3>
 800cfd0:	a385      	add	r3, pc, #532	; (adr r3, 800d1e8 <__ieee754_rem_pio2+0x318>)
 800cfd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfd6:	4604      	mov	r4, r0
 800cfd8:	460d      	mov	r5, r1
 800cfda:	f7f3 f927 	bl	800022c <__adddf3>
 800cfde:	4602      	mov	r2, r0
 800cfe0:	460b      	mov	r3, r1
 800cfe2:	e9ca 2300 	strd	r2, r3, [sl]
 800cfe6:	4620      	mov	r0, r4
 800cfe8:	4629      	mov	r1, r5
 800cfea:	f7f3 f91d 	bl	8000228 <__aeabi_dsub>
 800cfee:	a37e      	add	r3, pc, #504	; (adr r3, 800d1e8 <__ieee754_rem_pio2+0x318>)
 800cff0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cff4:	e7e0      	b.n	800cfb8 <__ieee754_rem_pio2+0xe8>
 800cff6:	4b87      	ldr	r3, [pc, #540]	; (800d214 <__ieee754_rem_pio2+0x344>)
 800cff8:	4598      	cmp	r8, r3
 800cffa:	f300 80d8 	bgt.w	800d1ae <__ieee754_rem_pio2+0x2de>
 800cffe:	f7ff fe27 	bl	800cc50 <fabs>
 800d002:	ec55 4b10 	vmov	r4, r5, d0
 800d006:	ee10 0a10 	vmov	r0, s0
 800d00a:	a379      	add	r3, pc, #484	; (adr r3, 800d1f0 <__ieee754_rem_pio2+0x320>)
 800d00c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d010:	4629      	mov	r1, r5
 800d012:	f7f3 fac1 	bl	8000598 <__aeabi_dmul>
 800d016:	4b80      	ldr	r3, [pc, #512]	; (800d218 <__ieee754_rem_pio2+0x348>)
 800d018:	2200      	movs	r2, #0
 800d01a:	f7f3 f907 	bl	800022c <__adddf3>
 800d01e:	f7f3 fd6b 	bl	8000af8 <__aeabi_d2iz>
 800d022:	4683      	mov	fp, r0
 800d024:	f7f3 fa4e 	bl	80004c4 <__aeabi_i2d>
 800d028:	4602      	mov	r2, r0
 800d02a:	460b      	mov	r3, r1
 800d02c:	ec43 2b18 	vmov	d8, r2, r3
 800d030:	a367      	add	r3, pc, #412	; (adr r3, 800d1d0 <__ieee754_rem_pio2+0x300>)
 800d032:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d036:	f7f3 faaf 	bl	8000598 <__aeabi_dmul>
 800d03a:	4602      	mov	r2, r0
 800d03c:	460b      	mov	r3, r1
 800d03e:	4620      	mov	r0, r4
 800d040:	4629      	mov	r1, r5
 800d042:	f7f3 f8f1 	bl	8000228 <__aeabi_dsub>
 800d046:	a364      	add	r3, pc, #400	; (adr r3, 800d1d8 <__ieee754_rem_pio2+0x308>)
 800d048:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d04c:	4606      	mov	r6, r0
 800d04e:	460f      	mov	r7, r1
 800d050:	ec51 0b18 	vmov	r0, r1, d8
 800d054:	f7f3 faa0 	bl	8000598 <__aeabi_dmul>
 800d058:	f1bb 0f1f 	cmp.w	fp, #31
 800d05c:	4604      	mov	r4, r0
 800d05e:	460d      	mov	r5, r1
 800d060:	dc0d      	bgt.n	800d07e <__ieee754_rem_pio2+0x1ae>
 800d062:	4b6e      	ldr	r3, [pc, #440]	; (800d21c <__ieee754_rem_pio2+0x34c>)
 800d064:	f10b 32ff 	add.w	r2, fp, #4294967295	; 0xffffffff
 800d068:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d06c:	4543      	cmp	r3, r8
 800d06e:	d006      	beq.n	800d07e <__ieee754_rem_pio2+0x1ae>
 800d070:	4622      	mov	r2, r4
 800d072:	462b      	mov	r3, r5
 800d074:	4630      	mov	r0, r6
 800d076:	4639      	mov	r1, r7
 800d078:	f7f3 f8d6 	bl	8000228 <__aeabi_dsub>
 800d07c:	e00e      	b.n	800d09c <__ieee754_rem_pio2+0x1cc>
 800d07e:	462b      	mov	r3, r5
 800d080:	4622      	mov	r2, r4
 800d082:	4630      	mov	r0, r6
 800d084:	4639      	mov	r1, r7
 800d086:	f7f3 f8cf 	bl	8000228 <__aeabi_dsub>
 800d08a:	ea4f 5328 	mov.w	r3, r8, asr #20
 800d08e:	9303      	str	r3, [sp, #12]
 800d090:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800d094:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800d098:	2b10      	cmp	r3, #16
 800d09a:	dc02      	bgt.n	800d0a2 <__ieee754_rem_pio2+0x1d2>
 800d09c:	e9ca 0100 	strd	r0, r1, [sl]
 800d0a0:	e039      	b.n	800d116 <__ieee754_rem_pio2+0x246>
 800d0a2:	a34f      	add	r3, pc, #316	; (adr r3, 800d1e0 <__ieee754_rem_pio2+0x310>)
 800d0a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0a8:	ec51 0b18 	vmov	r0, r1, d8
 800d0ac:	f7f3 fa74 	bl	8000598 <__aeabi_dmul>
 800d0b0:	4604      	mov	r4, r0
 800d0b2:	460d      	mov	r5, r1
 800d0b4:	4602      	mov	r2, r0
 800d0b6:	460b      	mov	r3, r1
 800d0b8:	4630      	mov	r0, r6
 800d0ba:	4639      	mov	r1, r7
 800d0bc:	f7f3 f8b4 	bl	8000228 <__aeabi_dsub>
 800d0c0:	4602      	mov	r2, r0
 800d0c2:	460b      	mov	r3, r1
 800d0c4:	4680      	mov	r8, r0
 800d0c6:	4689      	mov	r9, r1
 800d0c8:	4630      	mov	r0, r6
 800d0ca:	4639      	mov	r1, r7
 800d0cc:	f7f3 f8ac 	bl	8000228 <__aeabi_dsub>
 800d0d0:	4622      	mov	r2, r4
 800d0d2:	462b      	mov	r3, r5
 800d0d4:	f7f3 f8a8 	bl	8000228 <__aeabi_dsub>
 800d0d8:	a343      	add	r3, pc, #268	; (adr r3, 800d1e8 <__ieee754_rem_pio2+0x318>)
 800d0da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0de:	4604      	mov	r4, r0
 800d0e0:	460d      	mov	r5, r1
 800d0e2:	ec51 0b18 	vmov	r0, r1, d8
 800d0e6:	f7f3 fa57 	bl	8000598 <__aeabi_dmul>
 800d0ea:	4622      	mov	r2, r4
 800d0ec:	462b      	mov	r3, r5
 800d0ee:	f7f3 f89b 	bl	8000228 <__aeabi_dsub>
 800d0f2:	4602      	mov	r2, r0
 800d0f4:	460b      	mov	r3, r1
 800d0f6:	4604      	mov	r4, r0
 800d0f8:	460d      	mov	r5, r1
 800d0fa:	4640      	mov	r0, r8
 800d0fc:	4649      	mov	r1, r9
 800d0fe:	f7f3 f893 	bl	8000228 <__aeabi_dsub>
 800d102:	9a03      	ldr	r2, [sp, #12]
 800d104:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800d108:	1ad3      	subs	r3, r2, r3
 800d10a:	2b31      	cmp	r3, #49	; 0x31
 800d10c:	dc24      	bgt.n	800d158 <__ieee754_rem_pio2+0x288>
 800d10e:	e9ca 0100 	strd	r0, r1, [sl]
 800d112:	4646      	mov	r6, r8
 800d114:	464f      	mov	r7, r9
 800d116:	e9da 8900 	ldrd	r8, r9, [sl]
 800d11a:	4630      	mov	r0, r6
 800d11c:	4642      	mov	r2, r8
 800d11e:	464b      	mov	r3, r9
 800d120:	4639      	mov	r1, r7
 800d122:	f7f3 f881 	bl	8000228 <__aeabi_dsub>
 800d126:	462b      	mov	r3, r5
 800d128:	4622      	mov	r2, r4
 800d12a:	f7f3 f87d 	bl	8000228 <__aeabi_dsub>
 800d12e:	9b02      	ldr	r3, [sp, #8]
 800d130:	2b00      	cmp	r3, #0
 800d132:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800d136:	f6bf af0b 	bge.w	800cf50 <__ieee754_rem_pio2+0x80>
 800d13a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800d13e:	f8ca 3004 	str.w	r3, [sl, #4]
 800d142:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d146:	f8ca 8000 	str.w	r8, [sl]
 800d14a:	f8ca 0008 	str.w	r0, [sl, #8]
 800d14e:	f8ca 300c 	str.w	r3, [sl, #12]
 800d152:	f1cb 0b00 	rsb	fp, fp, #0
 800d156:	e6fb      	b.n	800cf50 <__ieee754_rem_pio2+0x80>
 800d158:	a327      	add	r3, pc, #156	; (adr r3, 800d1f8 <__ieee754_rem_pio2+0x328>)
 800d15a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d15e:	ec51 0b18 	vmov	r0, r1, d8
 800d162:	f7f3 fa19 	bl	8000598 <__aeabi_dmul>
 800d166:	4604      	mov	r4, r0
 800d168:	460d      	mov	r5, r1
 800d16a:	4602      	mov	r2, r0
 800d16c:	460b      	mov	r3, r1
 800d16e:	4640      	mov	r0, r8
 800d170:	4649      	mov	r1, r9
 800d172:	f7f3 f859 	bl	8000228 <__aeabi_dsub>
 800d176:	4602      	mov	r2, r0
 800d178:	460b      	mov	r3, r1
 800d17a:	4606      	mov	r6, r0
 800d17c:	460f      	mov	r7, r1
 800d17e:	4640      	mov	r0, r8
 800d180:	4649      	mov	r1, r9
 800d182:	f7f3 f851 	bl	8000228 <__aeabi_dsub>
 800d186:	4622      	mov	r2, r4
 800d188:	462b      	mov	r3, r5
 800d18a:	f7f3 f84d 	bl	8000228 <__aeabi_dsub>
 800d18e:	a31c      	add	r3, pc, #112	; (adr r3, 800d200 <__ieee754_rem_pio2+0x330>)
 800d190:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d194:	4604      	mov	r4, r0
 800d196:	460d      	mov	r5, r1
 800d198:	ec51 0b18 	vmov	r0, r1, d8
 800d19c:	f7f3 f9fc 	bl	8000598 <__aeabi_dmul>
 800d1a0:	4622      	mov	r2, r4
 800d1a2:	462b      	mov	r3, r5
 800d1a4:	f7f3 f840 	bl	8000228 <__aeabi_dsub>
 800d1a8:	4604      	mov	r4, r0
 800d1aa:	460d      	mov	r5, r1
 800d1ac:	e760      	b.n	800d070 <__ieee754_rem_pio2+0x1a0>
 800d1ae:	4b1c      	ldr	r3, [pc, #112]	; (800d220 <__ieee754_rem_pio2+0x350>)
 800d1b0:	4598      	cmp	r8, r3
 800d1b2:	dd37      	ble.n	800d224 <__ieee754_rem_pio2+0x354>
 800d1b4:	ee10 2a10 	vmov	r2, s0
 800d1b8:	462b      	mov	r3, r5
 800d1ba:	4620      	mov	r0, r4
 800d1bc:	4629      	mov	r1, r5
 800d1be:	f7f3 f833 	bl	8000228 <__aeabi_dsub>
 800d1c2:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800d1c6:	e9ca 0100 	strd	r0, r1, [sl]
 800d1ca:	e695      	b.n	800cef8 <__ieee754_rem_pio2+0x28>
 800d1cc:	f3af 8000 	nop.w
 800d1d0:	54400000 	.word	0x54400000
 800d1d4:	3ff921fb 	.word	0x3ff921fb
 800d1d8:	1a626331 	.word	0x1a626331
 800d1dc:	3dd0b461 	.word	0x3dd0b461
 800d1e0:	1a600000 	.word	0x1a600000
 800d1e4:	3dd0b461 	.word	0x3dd0b461
 800d1e8:	2e037073 	.word	0x2e037073
 800d1ec:	3ba3198a 	.word	0x3ba3198a
 800d1f0:	6dc9c883 	.word	0x6dc9c883
 800d1f4:	3fe45f30 	.word	0x3fe45f30
 800d1f8:	2e000000 	.word	0x2e000000
 800d1fc:	3ba3198a 	.word	0x3ba3198a
 800d200:	252049c1 	.word	0x252049c1
 800d204:	397b839a 	.word	0x397b839a
 800d208:	3fe921fb 	.word	0x3fe921fb
 800d20c:	4002d97b 	.word	0x4002d97b
 800d210:	3ff921fb 	.word	0x3ff921fb
 800d214:	413921fb 	.word	0x413921fb
 800d218:	3fe00000 	.word	0x3fe00000
 800d21c:	0800e548 	.word	0x0800e548
 800d220:	7fefffff 	.word	0x7fefffff
 800d224:	ea4f 5628 	mov.w	r6, r8, asr #20
 800d228:	f2a6 4616 	subw	r6, r6, #1046	; 0x416
 800d22c:	eba8 5106 	sub.w	r1, r8, r6, lsl #20
 800d230:	4620      	mov	r0, r4
 800d232:	460d      	mov	r5, r1
 800d234:	f7f3 fc60 	bl	8000af8 <__aeabi_d2iz>
 800d238:	f7f3 f944 	bl	80004c4 <__aeabi_i2d>
 800d23c:	4602      	mov	r2, r0
 800d23e:	460b      	mov	r3, r1
 800d240:	4620      	mov	r0, r4
 800d242:	4629      	mov	r1, r5
 800d244:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d248:	f7f2 ffee 	bl	8000228 <__aeabi_dsub>
 800d24c:	4b21      	ldr	r3, [pc, #132]	; (800d2d4 <__ieee754_rem_pio2+0x404>)
 800d24e:	2200      	movs	r2, #0
 800d250:	f7f3 f9a2 	bl	8000598 <__aeabi_dmul>
 800d254:	460d      	mov	r5, r1
 800d256:	4604      	mov	r4, r0
 800d258:	f7f3 fc4e 	bl	8000af8 <__aeabi_d2iz>
 800d25c:	f7f3 f932 	bl	80004c4 <__aeabi_i2d>
 800d260:	4602      	mov	r2, r0
 800d262:	460b      	mov	r3, r1
 800d264:	4620      	mov	r0, r4
 800d266:	4629      	mov	r1, r5
 800d268:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800d26c:	f7f2 ffdc 	bl	8000228 <__aeabi_dsub>
 800d270:	4b18      	ldr	r3, [pc, #96]	; (800d2d4 <__ieee754_rem_pio2+0x404>)
 800d272:	2200      	movs	r2, #0
 800d274:	f7f3 f990 	bl	8000598 <__aeabi_dmul>
 800d278:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800d27c:	f10d 0828 	add.w	r8, sp, #40	; 0x28
 800d280:	2703      	movs	r7, #3
 800d282:	2400      	movs	r4, #0
 800d284:	2500      	movs	r5, #0
 800d286:	e978 0102 	ldrd	r0, r1, [r8, #-8]!
 800d28a:	4622      	mov	r2, r4
 800d28c:	462b      	mov	r3, r5
 800d28e:	46b9      	mov	r9, r7
 800d290:	3f01      	subs	r7, #1
 800d292:	f7f3 fbe9 	bl	8000a68 <__aeabi_dcmpeq>
 800d296:	2800      	cmp	r0, #0
 800d298:	d1f5      	bne.n	800d286 <__ieee754_rem_pio2+0x3b6>
 800d29a:	4b0f      	ldr	r3, [pc, #60]	; (800d2d8 <__ieee754_rem_pio2+0x408>)
 800d29c:	9301      	str	r3, [sp, #4]
 800d29e:	2302      	movs	r3, #2
 800d2a0:	9300      	str	r3, [sp, #0]
 800d2a2:	4632      	mov	r2, r6
 800d2a4:	464b      	mov	r3, r9
 800d2a6:	4651      	mov	r1, sl
 800d2a8:	a804      	add	r0, sp, #16
 800d2aa:	f000 f819 	bl	800d2e0 <__kernel_rem_pio2>
 800d2ae:	9b02      	ldr	r3, [sp, #8]
 800d2b0:	2b00      	cmp	r3, #0
 800d2b2:	4683      	mov	fp, r0
 800d2b4:	f6bf ae4c 	bge.w	800cf50 <__ieee754_rem_pio2+0x80>
 800d2b8:	e9da 2100 	ldrd	r2, r1, [sl]
 800d2bc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d2c0:	e9ca 2300 	strd	r2, r3, [sl]
 800d2c4:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 800d2c8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d2cc:	e9ca 2302 	strd	r2, r3, [sl, #8]
 800d2d0:	e73f      	b.n	800d152 <__ieee754_rem_pio2+0x282>
 800d2d2:	bf00      	nop
 800d2d4:	41700000 	.word	0x41700000
 800d2d8:	0800e5c8 	.word	0x0800e5c8
 800d2dc:	00000000 	.word	0x00000000

0800d2e0 <__kernel_rem_pio2>:
 800d2e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d2e4:	ed2d 8b02 	vpush	{d8}
 800d2e8:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 800d2ec:	f112 0f14 	cmn.w	r2, #20
 800d2f0:	9306      	str	r3, [sp, #24]
 800d2f2:	9104      	str	r1, [sp, #16]
 800d2f4:	4bc2      	ldr	r3, [pc, #776]	; (800d600 <__kernel_rem_pio2+0x320>)
 800d2f6:	99a4      	ldr	r1, [sp, #656]	; 0x290
 800d2f8:	9009      	str	r0, [sp, #36]	; 0x24
 800d2fa:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d2fe:	9300      	str	r3, [sp, #0]
 800d300:	9b06      	ldr	r3, [sp, #24]
 800d302:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 800d306:	bfa8      	it	ge
 800d308:	1ed4      	subge	r4, r2, #3
 800d30a:	9305      	str	r3, [sp, #20]
 800d30c:	bfb2      	itee	lt
 800d30e:	2400      	movlt	r4, #0
 800d310:	2318      	movge	r3, #24
 800d312:	fb94 f4f3 	sdivge	r4, r4, r3
 800d316:	f06f 0317 	mvn.w	r3, #23
 800d31a:	fb04 3303 	mla	r3, r4, r3, r3
 800d31e:	eb03 0a02 	add.w	sl, r3, r2
 800d322:	9b00      	ldr	r3, [sp, #0]
 800d324:	9a05      	ldr	r2, [sp, #20]
 800d326:	ed9f 8bb2 	vldr	d8, [pc, #712]	; 800d5f0 <__kernel_rem_pio2+0x310>
 800d32a:	eb03 0802 	add.w	r8, r3, r2
 800d32e:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800d330:	1aa7      	subs	r7, r4, r2
 800d332:	ae20      	add	r6, sp, #128	; 0x80
 800d334:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800d338:	2500      	movs	r5, #0
 800d33a:	4545      	cmp	r5, r8
 800d33c:	dd13      	ble.n	800d366 <__kernel_rem_pio2+0x86>
 800d33e:	9b06      	ldr	r3, [sp, #24]
 800d340:	aa20      	add	r2, sp, #128	; 0x80
 800d342:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800d346:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 800d34a:	f04f 0800 	mov.w	r8, #0
 800d34e:	9b00      	ldr	r3, [sp, #0]
 800d350:	4598      	cmp	r8, r3
 800d352:	dc31      	bgt.n	800d3b8 <__kernel_rem_pio2+0xd8>
 800d354:	ed9f 7ba6 	vldr	d7, [pc, #664]	; 800d5f0 <__kernel_rem_pio2+0x310>
 800d358:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800d35c:	ed8d 7b02 	vstr	d7, [sp, #8]
 800d360:	462f      	mov	r7, r5
 800d362:	2600      	movs	r6, #0
 800d364:	e01b      	b.n	800d39e <__kernel_rem_pio2+0xbe>
 800d366:	42ef      	cmn	r7, r5
 800d368:	d407      	bmi.n	800d37a <__kernel_rem_pio2+0x9a>
 800d36a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800d36e:	f7f3 f8a9 	bl	80004c4 <__aeabi_i2d>
 800d372:	e8e6 0102 	strd	r0, r1, [r6], #8
 800d376:	3501      	adds	r5, #1
 800d378:	e7df      	b.n	800d33a <__kernel_rem_pio2+0x5a>
 800d37a:	ec51 0b18 	vmov	r0, r1, d8
 800d37e:	e7f8      	b.n	800d372 <__kernel_rem_pio2+0x92>
 800d380:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d384:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800d388:	f7f3 f906 	bl	8000598 <__aeabi_dmul>
 800d38c:	4602      	mov	r2, r0
 800d38e:	460b      	mov	r3, r1
 800d390:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d394:	f7f2 ff4a 	bl	800022c <__adddf3>
 800d398:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d39c:	3601      	adds	r6, #1
 800d39e:	9b05      	ldr	r3, [sp, #20]
 800d3a0:	429e      	cmp	r6, r3
 800d3a2:	f1a7 0708 	sub.w	r7, r7, #8
 800d3a6:	ddeb      	ble.n	800d380 <__kernel_rem_pio2+0xa0>
 800d3a8:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d3ac:	f108 0801 	add.w	r8, r8, #1
 800d3b0:	ecab 7b02 	vstmia	fp!, {d7}
 800d3b4:	3508      	adds	r5, #8
 800d3b6:	e7ca      	b.n	800d34e <__kernel_rem_pio2+0x6e>
 800d3b8:	9b00      	ldr	r3, [sp, #0]
 800d3ba:	aa0c      	add	r2, sp, #48	; 0x30
 800d3bc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d3c0:	930b      	str	r3, [sp, #44]	; 0x2c
 800d3c2:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800d3c4:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800d3c8:	9c00      	ldr	r4, [sp, #0]
 800d3ca:	930a      	str	r3, [sp, #40]	; 0x28
 800d3cc:	00e3      	lsls	r3, r4, #3
 800d3ce:	9308      	str	r3, [sp, #32]
 800d3d0:	ab98      	add	r3, sp, #608	; 0x260
 800d3d2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d3d6:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 800d3da:	f10d 0830 	add.w	r8, sp, #48	; 0x30
 800d3de:	ab70      	add	r3, sp, #448	; 0x1c0
 800d3e0:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 800d3e4:	46c3      	mov	fp, r8
 800d3e6:	46a1      	mov	r9, r4
 800d3e8:	f1b9 0f00 	cmp.w	r9, #0
 800d3ec:	f1a5 0508 	sub.w	r5, r5, #8
 800d3f0:	dc77      	bgt.n	800d4e2 <__kernel_rem_pio2+0x202>
 800d3f2:	ec47 6b10 	vmov	d0, r6, r7
 800d3f6:	4650      	mov	r0, sl
 800d3f8:	f000 fc4a 	bl	800dc90 <scalbn>
 800d3fc:	ec57 6b10 	vmov	r6, r7, d0
 800d400:	2200      	movs	r2, #0
 800d402:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800d406:	ee10 0a10 	vmov	r0, s0
 800d40a:	4639      	mov	r1, r7
 800d40c:	f7f3 f8c4 	bl	8000598 <__aeabi_dmul>
 800d410:	ec41 0b10 	vmov	d0, r0, r1
 800d414:	f000 fcbc 	bl	800dd90 <floor>
 800d418:	4b7a      	ldr	r3, [pc, #488]	; (800d604 <__kernel_rem_pio2+0x324>)
 800d41a:	ec51 0b10 	vmov	r0, r1, d0
 800d41e:	2200      	movs	r2, #0
 800d420:	f7f3 f8ba 	bl	8000598 <__aeabi_dmul>
 800d424:	4602      	mov	r2, r0
 800d426:	460b      	mov	r3, r1
 800d428:	4630      	mov	r0, r6
 800d42a:	4639      	mov	r1, r7
 800d42c:	f7f2 fefc 	bl	8000228 <__aeabi_dsub>
 800d430:	460f      	mov	r7, r1
 800d432:	4606      	mov	r6, r0
 800d434:	f7f3 fb60 	bl	8000af8 <__aeabi_d2iz>
 800d438:	9002      	str	r0, [sp, #8]
 800d43a:	f7f3 f843 	bl	80004c4 <__aeabi_i2d>
 800d43e:	4602      	mov	r2, r0
 800d440:	460b      	mov	r3, r1
 800d442:	4630      	mov	r0, r6
 800d444:	4639      	mov	r1, r7
 800d446:	f7f2 feef 	bl	8000228 <__aeabi_dsub>
 800d44a:	f1ba 0f00 	cmp.w	sl, #0
 800d44e:	4606      	mov	r6, r0
 800d450:	460f      	mov	r7, r1
 800d452:	dd6d      	ble.n	800d530 <__kernel_rem_pio2+0x250>
 800d454:	1e61      	subs	r1, r4, #1
 800d456:	ab0c      	add	r3, sp, #48	; 0x30
 800d458:	9d02      	ldr	r5, [sp, #8]
 800d45a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d45e:	f1ca 0018 	rsb	r0, sl, #24
 800d462:	fa43 f200 	asr.w	r2, r3, r0
 800d466:	4415      	add	r5, r2
 800d468:	4082      	lsls	r2, r0
 800d46a:	1a9b      	subs	r3, r3, r2
 800d46c:	aa0c      	add	r2, sp, #48	; 0x30
 800d46e:	9502      	str	r5, [sp, #8]
 800d470:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800d474:	f1ca 0217 	rsb	r2, sl, #23
 800d478:	fa43 fb02 	asr.w	fp, r3, r2
 800d47c:	f1bb 0f00 	cmp.w	fp, #0
 800d480:	dd65      	ble.n	800d54e <__kernel_rem_pio2+0x26e>
 800d482:	9b02      	ldr	r3, [sp, #8]
 800d484:	2200      	movs	r2, #0
 800d486:	3301      	adds	r3, #1
 800d488:	9302      	str	r3, [sp, #8]
 800d48a:	4615      	mov	r5, r2
 800d48c:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800d490:	4294      	cmp	r4, r2
 800d492:	f300 809f 	bgt.w	800d5d4 <__kernel_rem_pio2+0x2f4>
 800d496:	f1ba 0f00 	cmp.w	sl, #0
 800d49a:	dd07      	ble.n	800d4ac <__kernel_rem_pio2+0x1cc>
 800d49c:	f1ba 0f01 	cmp.w	sl, #1
 800d4a0:	f000 80c1 	beq.w	800d626 <__kernel_rem_pio2+0x346>
 800d4a4:	f1ba 0f02 	cmp.w	sl, #2
 800d4a8:	f000 80c7 	beq.w	800d63a <__kernel_rem_pio2+0x35a>
 800d4ac:	f1bb 0f02 	cmp.w	fp, #2
 800d4b0:	d14d      	bne.n	800d54e <__kernel_rem_pio2+0x26e>
 800d4b2:	4632      	mov	r2, r6
 800d4b4:	463b      	mov	r3, r7
 800d4b6:	4954      	ldr	r1, [pc, #336]	; (800d608 <__kernel_rem_pio2+0x328>)
 800d4b8:	2000      	movs	r0, #0
 800d4ba:	f7f2 feb5 	bl	8000228 <__aeabi_dsub>
 800d4be:	4606      	mov	r6, r0
 800d4c0:	460f      	mov	r7, r1
 800d4c2:	2d00      	cmp	r5, #0
 800d4c4:	d043      	beq.n	800d54e <__kernel_rem_pio2+0x26e>
 800d4c6:	4650      	mov	r0, sl
 800d4c8:	ed9f 0b4b 	vldr	d0, [pc, #300]	; 800d5f8 <__kernel_rem_pio2+0x318>
 800d4cc:	f000 fbe0 	bl	800dc90 <scalbn>
 800d4d0:	4630      	mov	r0, r6
 800d4d2:	4639      	mov	r1, r7
 800d4d4:	ec53 2b10 	vmov	r2, r3, d0
 800d4d8:	f7f2 fea6 	bl	8000228 <__aeabi_dsub>
 800d4dc:	4606      	mov	r6, r0
 800d4de:	460f      	mov	r7, r1
 800d4e0:	e035      	b.n	800d54e <__kernel_rem_pio2+0x26e>
 800d4e2:	4b4a      	ldr	r3, [pc, #296]	; (800d60c <__kernel_rem_pio2+0x32c>)
 800d4e4:	2200      	movs	r2, #0
 800d4e6:	4630      	mov	r0, r6
 800d4e8:	4639      	mov	r1, r7
 800d4ea:	f7f3 f855 	bl	8000598 <__aeabi_dmul>
 800d4ee:	f7f3 fb03 	bl	8000af8 <__aeabi_d2iz>
 800d4f2:	f7f2 ffe7 	bl	80004c4 <__aeabi_i2d>
 800d4f6:	4602      	mov	r2, r0
 800d4f8:	460b      	mov	r3, r1
 800d4fa:	ec43 2b18 	vmov	d8, r2, r3
 800d4fe:	4b44      	ldr	r3, [pc, #272]	; (800d610 <__kernel_rem_pio2+0x330>)
 800d500:	2200      	movs	r2, #0
 800d502:	f7f3 f849 	bl	8000598 <__aeabi_dmul>
 800d506:	4602      	mov	r2, r0
 800d508:	460b      	mov	r3, r1
 800d50a:	4630      	mov	r0, r6
 800d50c:	4639      	mov	r1, r7
 800d50e:	f7f2 fe8b 	bl	8000228 <__aeabi_dsub>
 800d512:	f7f3 faf1 	bl	8000af8 <__aeabi_d2iz>
 800d516:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d51a:	f84b 0b04 	str.w	r0, [fp], #4
 800d51e:	ec51 0b18 	vmov	r0, r1, d8
 800d522:	f7f2 fe83 	bl	800022c <__adddf3>
 800d526:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 800d52a:	4606      	mov	r6, r0
 800d52c:	460f      	mov	r7, r1
 800d52e:	e75b      	b.n	800d3e8 <__kernel_rem_pio2+0x108>
 800d530:	d106      	bne.n	800d540 <__kernel_rem_pio2+0x260>
 800d532:	1e63      	subs	r3, r4, #1
 800d534:	aa0c      	add	r2, sp, #48	; 0x30
 800d536:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d53a:	ea4f 5be3 	mov.w	fp, r3, asr #23
 800d53e:	e79d      	b.n	800d47c <__kernel_rem_pio2+0x19c>
 800d540:	4b34      	ldr	r3, [pc, #208]	; (800d614 <__kernel_rem_pio2+0x334>)
 800d542:	2200      	movs	r2, #0
 800d544:	f7f3 faae 	bl	8000aa4 <__aeabi_dcmpge>
 800d548:	2800      	cmp	r0, #0
 800d54a:	d140      	bne.n	800d5ce <__kernel_rem_pio2+0x2ee>
 800d54c:	4683      	mov	fp, r0
 800d54e:	2200      	movs	r2, #0
 800d550:	2300      	movs	r3, #0
 800d552:	4630      	mov	r0, r6
 800d554:	4639      	mov	r1, r7
 800d556:	f7f3 fa87 	bl	8000a68 <__aeabi_dcmpeq>
 800d55a:	2800      	cmp	r0, #0
 800d55c:	f000 80c1 	beq.w	800d6e2 <__kernel_rem_pio2+0x402>
 800d560:	1e65      	subs	r5, r4, #1
 800d562:	462b      	mov	r3, r5
 800d564:	2200      	movs	r2, #0
 800d566:	9900      	ldr	r1, [sp, #0]
 800d568:	428b      	cmp	r3, r1
 800d56a:	da6d      	bge.n	800d648 <__kernel_rem_pio2+0x368>
 800d56c:	2a00      	cmp	r2, #0
 800d56e:	f000 808a 	beq.w	800d686 <__kernel_rem_pio2+0x3a6>
 800d572:	ab0c      	add	r3, sp, #48	; 0x30
 800d574:	f1aa 0a18 	sub.w	sl, sl, #24
 800d578:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800d57c:	2b00      	cmp	r3, #0
 800d57e:	f000 80ae 	beq.w	800d6de <__kernel_rem_pio2+0x3fe>
 800d582:	4650      	mov	r0, sl
 800d584:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 800d5f8 <__kernel_rem_pio2+0x318>
 800d588:	f000 fb82 	bl	800dc90 <scalbn>
 800d58c:	1c6b      	adds	r3, r5, #1
 800d58e:	00da      	lsls	r2, r3, #3
 800d590:	9205      	str	r2, [sp, #20]
 800d592:	ec57 6b10 	vmov	r6, r7, d0
 800d596:	aa70      	add	r2, sp, #448	; 0x1c0
 800d598:	f8df 9070 	ldr.w	r9, [pc, #112]	; 800d60c <__kernel_rem_pio2+0x32c>
 800d59c:	eb02 0ac3 	add.w	sl, r2, r3, lsl #3
 800d5a0:	462c      	mov	r4, r5
 800d5a2:	f04f 0800 	mov.w	r8, #0
 800d5a6:	2c00      	cmp	r4, #0
 800d5a8:	f280 80d4 	bge.w	800d754 <__kernel_rem_pio2+0x474>
 800d5ac:	462c      	mov	r4, r5
 800d5ae:	2c00      	cmp	r4, #0
 800d5b0:	f2c0 8102 	blt.w	800d7b8 <__kernel_rem_pio2+0x4d8>
 800d5b4:	4b18      	ldr	r3, [pc, #96]	; (800d618 <__kernel_rem_pio2+0x338>)
 800d5b6:	461e      	mov	r6, r3
 800d5b8:	ab70      	add	r3, sp, #448	; 0x1c0
 800d5ba:	eb03 08c4 	add.w	r8, r3, r4, lsl #3
 800d5be:	1b2b      	subs	r3, r5, r4
 800d5c0:	f04f 0900 	mov.w	r9, #0
 800d5c4:	f04f 0a00 	mov.w	sl, #0
 800d5c8:	2700      	movs	r7, #0
 800d5ca:	9306      	str	r3, [sp, #24]
 800d5cc:	e0e6      	b.n	800d79c <__kernel_rem_pio2+0x4bc>
 800d5ce:	f04f 0b02 	mov.w	fp, #2
 800d5d2:	e756      	b.n	800d482 <__kernel_rem_pio2+0x1a2>
 800d5d4:	f8d8 3000 	ldr.w	r3, [r8]
 800d5d8:	bb05      	cbnz	r5, 800d61c <__kernel_rem_pio2+0x33c>
 800d5da:	b123      	cbz	r3, 800d5e6 <__kernel_rem_pio2+0x306>
 800d5dc:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800d5e0:	f8c8 3000 	str.w	r3, [r8]
 800d5e4:	2301      	movs	r3, #1
 800d5e6:	3201      	adds	r2, #1
 800d5e8:	f108 0804 	add.w	r8, r8, #4
 800d5ec:	461d      	mov	r5, r3
 800d5ee:	e74f      	b.n	800d490 <__kernel_rem_pio2+0x1b0>
	...
 800d5fc:	3ff00000 	.word	0x3ff00000
 800d600:	0800e710 	.word	0x0800e710
 800d604:	40200000 	.word	0x40200000
 800d608:	3ff00000 	.word	0x3ff00000
 800d60c:	3e700000 	.word	0x3e700000
 800d610:	41700000 	.word	0x41700000
 800d614:	3fe00000 	.word	0x3fe00000
 800d618:	0800e6d0 	.word	0x0800e6d0
 800d61c:	1acb      	subs	r3, r1, r3
 800d61e:	f8c8 3000 	str.w	r3, [r8]
 800d622:	462b      	mov	r3, r5
 800d624:	e7df      	b.n	800d5e6 <__kernel_rem_pio2+0x306>
 800d626:	1e62      	subs	r2, r4, #1
 800d628:	ab0c      	add	r3, sp, #48	; 0x30
 800d62a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d62e:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800d632:	a90c      	add	r1, sp, #48	; 0x30
 800d634:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800d638:	e738      	b.n	800d4ac <__kernel_rem_pio2+0x1cc>
 800d63a:	1e62      	subs	r2, r4, #1
 800d63c:	ab0c      	add	r3, sp, #48	; 0x30
 800d63e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d642:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800d646:	e7f4      	b.n	800d632 <__kernel_rem_pio2+0x352>
 800d648:	a90c      	add	r1, sp, #48	; 0x30
 800d64a:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800d64e:	3b01      	subs	r3, #1
 800d650:	430a      	orrs	r2, r1
 800d652:	e788      	b.n	800d566 <__kernel_rem_pio2+0x286>
 800d654:	3301      	adds	r3, #1
 800d656:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800d65a:	2900      	cmp	r1, #0
 800d65c:	d0fa      	beq.n	800d654 <__kernel_rem_pio2+0x374>
 800d65e:	9a08      	ldr	r2, [sp, #32]
 800d660:	f502 7218 	add.w	r2, r2, #608	; 0x260
 800d664:	446a      	add	r2, sp
 800d666:	3a98      	subs	r2, #152	; 0x98
 800d668:	9208      	str	r2, [sp, #32]
 800d66a:	9a06      	ldr	r2, [sp, #24]
 800d66c:	a920      	add	r1, sp, #128	; 0x80
 800d66e:	18a2      	adds	r2, r4, r2
 800d670:	18e3      	adds	r3, r4, r3
 800d672:	f104 0801 	add.w	r8, r4, #1
 800d676:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 800d67a:	9302      	str	r3, [sp, #8]
 800d67c:	9b02      	ldr	r3, [sp, #8]
 800d67e:	4543      	cmp	r3, r8
 800d680:	da04      	bge.n	800d68c <__kernel_rem_pio2+0x3ac>
 800d682:	461c      	mov	r4, r3
 800d684:	e6a2      	b.n	800d3cc <__kernel_rem_pio2+0xec>
 800d686:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d688:	2301      	movs	r3, #1
 800d68a:	e7e4      	b.n	800d656 <__kernel_rem_pio2+0x376>
 800d68c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d68e:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800d692:	f7f2 ff17 	bl	80004c4 <__aeabi_i2d>
 800d696:	e8e5 0102 	strd	r0, r1, [r5], #8
 800d69a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d69c:	46ab      	mov	fp, r5
 800d69e:	461c      	mov	r4, r3
 800d6a0:	f04f 0900 	mov.w	r9, #0
 800d6a4:	2600      	movs	r6, #0
 800d6a6:	2700      	movs	r7, #0
 800d6a8:	9b05      	ldr	r3, [sp, #20]
 800d6aa:	4599      	cmp	r9, r3
 800d6ac:	dd06      	ble.n	800d6bc <__kernel_rem_pio2+0x3dc>
 800d6ae:	9b08      	ldr	r3, [sp, #32]
 800d6b0:	e8e3 6702 	strd	r6, r7, [r3], #8
 800d6b4:	f108 0801 	add.w	r8, r8, #1
 800d6b8:	9308      	str	r3, [sp, #32]
 800d6ba:	e7df      	b.n	800d67c <__kernel_rem_pio2+0x39c>
 800d6bc:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800d6c0:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800d6c4:	f7f2 ff68 	bl	8000598 <__aeabi_dmul>
 800d6c8:	4602      	mov	r2, r0
 800d6ca:	460b      	mov	r3, r1
 800d6cc:	4630      	mov	r0, r6
 800d6ce:	4639      	mov	r1, r7
 800d6d0:	f7f2 fdac 	bl	800022c <__adddf3>
 800d6d4:	f109 0901 	add.w	r9, r9, #1
 800d6d8:	4606      	mov	r6, r0
 800d6da:	460f      	mov	r7, r1
 800d6dc:	e7e4      	b.n	800d6a8 <__kernel_rem_pio2+0x3c8>
 800d6de:	3d01      	subs	r5, #1
 800d6e0:	e747      	b.n	800d572 <__kernel_rem_pio2+0x292>
 800d6e2:	ec47 6b10 	vmov	d0, r6, r7
 800d6e6:	f1ca 0000 	rsb	r0, sl, #0
 800d6ea:	f000 fad1 	bl	800dc90 <scalbn>
 800d6ee:	ec57 6b10 	vmov	r6, r7, d0
 800d6f2:	4ba0      	ldr	r3, [pc, #640]	; (800d974 <__kernel_rem_pio2+0x694>)
 800d6f4:	ee10 0a10 	vmov	r0, s0
 800d6f8:	2200      	movs	r2, #0
 800d6fa:	4639      	mov	r1, r7
 800d6fc:	f7f3 f9d2 	bl	8000aa4 <__aeabi_dcmpge>
 800d700:	b1f8      	cbz	r0, 800d742 <__kernel_rem_pio2+0x462>
 800d702:	4b9d      	ldr	r3, [pc, #628]	; (800d978 <__kernel_rem_pio2+0x698>)
 800d704:	2200      	movs	r2, #0
 800d706:	4630      	mov	r0, r6
 800d708:	4639      	mov	r1, r7
 800d70a:	f7f2 ff45 	bl	8000598 <__aeabi_dmul>
 800d70e:	f7f3 f9f3 	bl	8000af8 <__aeabi_d2iz>
 800d712:	4680      	mov	r8, r0
 800d714:	f7f2 fed6 	bl	80004c4 <__aeabi_i2d>
 800d718:	4b96      	ldr	r3, [pc, #600]	; (800d974 <__kernel_rem_pio2+0x694>)
 800d71a:	2200      	movs	r2, #0
 800d71c:	f7f2 ff3c 	bl	8000598 <__aeabi_dmul>
 800d720:	460b      	mov	r3, r1
 800d722:	4602      	mov	r2, r0
 800d724:	4639      	mov	r1, r7
 800d726:	4630      	mov	r0, r6
 800d728:	f7f2 fd7e 	bl	8000228 <__aeabi_dsub>
 800d72c:	f7f3 f9e4 	bl	8000af8 <__aeabi_d2iz>
 800d730:	1c65      	adds	r5, r4, #1
 800d732:	ab0c      	add	r3, sp, #48	; 0x30
 800d734:	f10a 0a18 	add.w	sl, sl, #24
 800d738:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800d73c:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800d740:	e71f      	b.n	800d582 <__kernel_rem_pio2+0x2a2>
 800d742:	4630      	mov	r0, r6
 800d744:	4639      	mov	r1, r7
 800d746:	f7f3 f9d7 	bl	8000af8 <__aeabi_d2iz>
 800d74a:	ab0c      	add	r3, sp, #48	; 0x30
 800d74c:	4625      	mov	r5, r4
 800d74e:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800d752:	e716      	b.n	800d582 <__kernel_rem_pio2+0x2a2>
 800d754:	ab0c      	add	r3, sp, #48	; 0x30
 800d756:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800d75a:	f7f2 feb3 	bl	80004c4 <__aeabi_i2d>
 800d75e:	4632      	mov	r2, r6
 800d760:	463b      	mov	r3, r7
 800d762:	f7f2 ff19 	bl	8000598 <__aeabi_dmul>
 800d766:	4642      	mov	r2, r8
 800d768:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 800d76c:	464b      	mov	r3, r9
 800d76e:	4630      	mov	r0, r6
 800d770:	4639      	mov	r1, r7
 800d772:	f7f2 ff11 	bl	8000598 <__aeabi_dmul>
 800d776:	3c01      	subs	r4, #1
 800d778:	4606      	mov	r6, r0
 800d77a:	460f      	mov	r7, r1
 800d77c:	e713      	b.n	800d5a6 <__kernel_rem_pio2+0x2c6>
 800d77e:	e8f8 2302 	ldrd	r2, r3, [r8], #8
 800d782:	e8f6 0102 	ldrd	r0, r1, [r6], #8
 800d786:	f7f2 ff07 	bl	8000598 <__aeabi_dmul>
 800d78a:	4602      	mov	r2, r0
 800d78c:	460b      	mov	r3, r1
 800d78e:	4648      	mov	r0, r9
 800d790:	4651      	mov	r1, sl
 800d792:	f7f2 fd4b 	bl	800022c <__adddf3>
 800d796:	3701      	adds	r7, #1
 800d798:	4681      	mov	r9, r0
 800d79a:	468a      	mov	sl, r1
 800d79c:	9b00      	ldr	r3, [sp, #0]
 800d79e:	429f      	cmp	r7, r3
 800d7a0:	dc02      	bgt.n	800d7a8 <__kernel_rem_pio2+0x4c8>
 800d7a2:	9b06      	ldr	r3, [sp, #24]
 800d7a4:	429f      	cmp	r7, r3
 800d7a6:	ddea      	ble.n	800d77e <__kernel_rem_pio2+0x49e>
 800d7a8:	9a06      	ldr	r2, [sp, #24]
 800d7aa:	ab48      	add	r3, sp, #288	; 0x120
 800d7ac:	eb03 06c2 	add.w	r6, r3, r2, lsl #3
 800d7b0:	e9c6 9a00 	strd	r9, sl, [r6]
 800d7b4:	3c01      	subs	r4, #1
 800d7b6:	e6fa      	b.n	800d5ae <__kernel_rem_pio2+0x2ce>
 800d7b8:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800d7ba:	2b02      	cmp	r3, #2
 800d7bc:	dc0b      	bgt.n	800d7d6 <__kernel_rem_pio2+0x4f6>
 800d7be:	2b00      	cmp	r3, #0
 800d7c0:	dc39      	bgt.n	800d836 <__kernel_rem_pio2+0x556>
 800d7c2:	d05d      	beq.n	800d880 <__kernel_rem_pio2+0x5a0>
 800d7c4:	9b02      	ldr	r3, [sp, #8]
 800d7c6:	f003 0007 	and.w	r0, r3, #7
 800d7ca:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 800d7ce:	ecbd 8b02 	vpop	{d8}
 800d7d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d7d6:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800d7d8:	2b03      	cmp	r3, #3
 800d7da:	d1f3      	bne.n	800d7c4 <__kernel_rem_pio2+0x4e4>
 800d7dc:	9b05      	ldr	r3, [sp, #20]
 800d7de:	9500      	str	r5, [sp, #0]
 800d7e0:	f503 7318 	add.w	r3, r3, #608	; 0x260
 800d7e4:	eb0d 0403 	add.w	r4, sp, r3
 800d7e8:	f5a4 74a4 	sub.w	r4, r4, #328	; 0x148
 800d7ec:	46a2      	mov	sl, r4
 800d7ee:	9b00      	ldr	r3, [sp, #0]
 800d7f0:	2b00      	cmp	r3, #0
 800d7f2:	f1aa 0a08 	sub.w	sl, sl, #8
 800d7f6:	dc69      	bgt.n	800d8cc <__kernel_rem_pio2+0x5ec>
 800d7f8:	46aa      	mov	sl, r5
 800d7fa:	f1ba 0f01 	cmp.w	sl, #1
 800d7fe:	f1a4 0408 	sub.w	r4, r4, #8
 800d802:	f300 8083 	bgt.w	800d90c <__kernel_rem_pio2+0x62c>
 800d806:	9c05      	ldr	r4, [sp, #20]
 800d808:	ab48      	add	r3, sp, #288	; 0x120
 800d80a:	441c      	add	r4, r3
 800d80c:	2000      	movs	r0, #0
 800d80e:	2100      	movs	r1, #0
 800d810:	2d01      	cmp	r5, #1
 800d812:	f300 809a 	bgt.w	800d94a <__kernel_rem_pio2+0x66a>
 800d816:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	; 0x120
 800d81a:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 800d81e:	f1bb 0f00 	cmp.w	fp, #0
 800d822:	f040 8098 	bne.w	800d956 <__kernel_rem_pio2+0x676>
 800d826:	9b04      	ldr	r3, [sp, #16]
 800d828:	e9c3 7800 	strd	r7, r8, [r3]
 800d82c:	e9c3 5602 	strd	r5, r6, [r3, #8]
 800d830:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800d834:	e7c6      	b.n	800d7c4 <__kernel_rem_pio2+0x4e4>
 800d836:	9e05      	ldr	r6, [sp, #20]
 800d838:	ab48      	add	r3, sp, #288	; 0x120
 800d83a:	441e      	add	r6, r3
 800d83c:	462c      	mov	r4, r5
 800d83e:	2000      	movs	r0, #0
 800d840:	2100      	movs	r1, #0
 800d842:	2c00      	cmp	r4, #0
 800d844:	da33      	bge.n	800d8ae <__kernel_rem_pio2+0x5ce>
 800d846:	f1bb 0f00 	cmp.w	fp, #0
 800d84a:	d036      	beq.n	800d8ba <__kernel_rem_pio2+0x5da>
 800d84c:	4602      	mov	r2, r0
 800d84e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d852:	9c04      	ldr	r4, [sp, #16]
 800d854:	e9c4 2300 	strd	r2, r3, [r4]
 800d858:	4602      	mov	r2, r0
 800d85a:	460b      	mov	r3, r1
 800d85c:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 800d860:	f7f2 fce2 	bl	8000228 <__aeabi_dsub>
 800d864:	ae4a      	add	r6, sp, #296	; 0x128
 800d866:	2401      	movs	r4, #1
 800d868:	42a5      	cmp	r5, r4
 800d86a:	da29      	bge.n	800d8c0 <__kernel_rem_pio2+0x5e0>
 800d86c:	f1bb 0f00 	cmp.w	fp, #0
 800d870:	d002      	beq.n	800d878 <__kernel_rem_pio2+0x598>
 800d872:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d876:	4619      	mov	r1, r3
 800d878:	9b04      	ldr	r3, [sp, #16]
 800d87a:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800d87e:	e7a1      	b.n	800d7c4 <__kernel_rem_pio2+0x4e4>
 800d880:	9c05      	ldr	r4, [sp, #20]
 800d882:	ab48      	add	r3, sp, #288	; 0x120
 800d884:	441c      	add	r4, r3
 800d886:	2000      	movs	r0, #0
 800d888:	2100      	movs	r1, #0
 800d88a:	2d00      	cmp	r5, #0
 800d88c:	da09      	bge.n	800d8a2 <__kernel_rem_pio2+0x5c2>
 800d88e:	f1bb 0f00 	cmp.w	fp, #0
 800d892:	d002      	beq.n	800d89a <__kernel_rem_pio2+0x5ba>
 800d894:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d898:	4619      	mov	r1, r3
 800d89a:	9b04      	ldr	r3, [sp, #16]
 800d89c:	e9c3 0100 	strd	r0, r1, [r3]
 800d8a0:	e790      	b.n	800d7c4 <__kernel_rem_pio2+0x4e4>
 800d8a2:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800d8a6:	f7f2 fcc1 	bl	800022c <__adddf3>
 800d8aa:	3d01      	subs	r5, #1
 800d8ac:	e7ed      	b.n	800d88a <__kernel_rem_pio2+0x5aa>
 800d8ae:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 800d8b2:	f7f2 fcbb 	bl	800022c <__adddf3>
 800d8b6:	3c01      	subs	r4, #1
 800d8b8:	e7c3      	b.n	800d842 <__kernel_rem_pio2+0x562>
 800d8ba:	4602      	mov	r2, r0
 800d8bc:	460b      	mov	r3, r1
 800d8be:	e7c8      	b.n	800d852 <__kernel_rem_pio2+0x572>
 800d8c0:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800d8c4:	f7f2 fcb2 	bl	800022c <__adddf3>
 800d8c8:	3401      	adds	r4, #1
 800d8ca:	e7cd      	b.n	800d868 <__kernel_rem_pio2+0x588>
 800d8cc:	e9da 8900 	ldrd	r8, r9, [sl]
 800d8d0:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 800d8d4:	9b00      	ldr	r3, [sp, #0]
 800d8d6:	3b01      	subs	r3, #1
 800d8d8:	9300      	str	r3, [sp, #0]
 800d8da:	4632      	mov	r2, r6
 800d8dc:	463b      	mov	r3, r7
 800d8de:	4640      	mov	r0, r8
 800d8e0:	4649      	mov	r1, r9
 800d8e2:	f7f2 fca3 	bl	800022c <__adddf3>
 800d8e6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800d8ea:	4602      	mov	r2, r0
 800d8ec:	460b      	mov	r3, r1
 800d8ee:	4640      	mov	r0, r8
 800d8f0:	4649      	mov	r1, r9
 800d8f2:	f7f2 fc99 	bl	8000228 <__aeabi_dsub>
 800d8f6:	4632      	mov	r2, r6
 800d8f8:	463b      	mov	r3, r7
 800d8fa:	f7f2 fc97 	bl	800022c <__adddf3>
 800d8fe:	ed9d 7b06 	vldr	d7, [sp, #24]
 800d902:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800d906:	ed8a 7b00 	vstr	d7, [sl]
 800d90a:	e770      	b.n	800d7ee <__kernel_rem_pio2+0x50e>
 800d90c:	e9d4 8900 	ldrd	r8, r9, [r4]
 800d910:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 800d914:	4640      	mov	r0, r8
 800d916:	4632      	mov	r2, r6
 800d918:	463b      	mov	r3, r7
 800d91a:	4649      	mov	r1, r9
 800d91c:	f7f2 fc86 	bl	800022c <__adddf3>
 800d920:	e9cd 0100 	strd	r0, r1, [sp]
 800d924:	4602      	mov	r2, r0
 800d926:	460b      	mov	r3, r1
 800d928:	4640      	mov	r0, r8
 800d92a:	4649      	mov	r1, r9
 800d92c:	f7f2 fc7c 	bl	8000228 <__aeabi_dsub>
 800d930:	4632      	mov	r2, r6
 800d932:	463b      	mov	r3, r7
 800d934:	f7f2 fc7a 	bl	800022c <__adddf3>
 800d938:	ed9d 7b00 	vldr	d7, [sp]
 800d93c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800d940:	ed84 7b00 	vstr	d7, [r4]
 800d944:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800d948:	e757      	b.n	800d7fa <__kernel_rem_pio2+0x51a>
 800d94a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800d94e:	f7f2 fc6d 	bl	800022c <__adddf3>
 800d952:	3d01      	subs	r5, #1
 800d954:	e75c      	b.n	800d810 <__kernel_rem_pio2+0x530>
 800d956:	9b04      	ldr	r3, [sp, #16]
 800d958:	9a04      	ldr	r2, [sp, #16]
 800d95a:	601f      	str	r7, [r3, #0]
 800d95c:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 800d960:	605c      	str	r4, [r3, #4]
 800d962:	609d      	str	r5, [r3, #8]
 800d964:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800d968:	60d3      	str	r3, [r2, #12]
 800d96a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d96e:	6110      	str	r0, [r2, #16]
 800d970:	6153      	str	r3, [r2, #20]
 800d972:	e727      	b.n	800d7c4 <__kernel_rem_pio2+0x4e4>
 800d974:	41700000 	.word	0x41700000
 800d978:	3e700000 	.word	0x3e700000
 800d97c:	00000000 	.word	0x00000000

0800d980 <__kernel_cos>:
 800d980:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d984:	ec57 6b10 	vmov	r6, r7, d0
 800d988:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800d98c:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 800d990:	ed8d 1b00 	vstr	d1, [sp]
 800d994:	da07      	bge.n	800d9a6 <__kernel_cos+0x26>
 800d996:	ee10 0a10 	vmov	r0, s0
 800d99a:	4639      	mov	r1, r7
 800d99c:	f7f3 f8ac 	bl	8000af8 <__aeabi_d2iz>
 800d9a0:	2800      	cmp	r0, #0
 800d9a2:	f000 8088 	beq.w	800dab6 <__kernel_cos+0x136>
 800d9a6:	4632      	mov	r2, r6
 800d9a8:	463b      	mov	r3, r7
 800d9aa:	4630      	mov	r0, r6
 800d9ac:	4639      	mov	r1, r7
 800d9ae:	f7f2 fdf3 	bl	8000598 <__aeabi_dmul>
 800d9b2:	4b51      	ldr	r3, [pc, #324]	; (800daf8 <__kernel_cos+0x178>)
 800d9b4:	2200      	movs	r2, #0
 800d9b6:	4604      	mov	r4, r0
 800d9b8:	460d      	mov	r5, r1
 800d9ba:	f7f2 fded 	bl	8000598 <__aeabi_dmul>
 800d9be:	a340      	add	r3, pc, #256	; (adr r3, 800dac0 <__kernel_cos+0x140>)
 800d9c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9c4:	4682      	mov	sl, r0
 800d9c6:	468b      	mov	fp, r1
 800d9c8:	4620      	mov	r0, r4
 800d9ca:	4629      	mov	r1, r5
 800d9cc:	f7f2 fde4 	bl	8000598 <__aeabi_dmul>
 800d9d0:	a33d      	add	r3, pc, #244	; (adr r3, 800dac8 <__kernel_cos+0x148>)
 800d9d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9d6:	f7f2 fc29 	bl	800022c <__adddf3>
 800d9da:	4622      	mov	r2, r4
 800d9dc:	462b      	mov	r3, r5
 800d9de:	f7f2 fddb 	bl	8000598 <__aeabi_dmul>
 800d9e2:	a33b      	add	r3, pc, #236	; (adr r3, 800dad0 <__kernel_cos+0x150>)
 800d9e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9e8:	f7f2 fc1e 	bl	8000228 <__aeabi_dsub>
 800d9ec:	4622      	mov	r2, r4
 800d9ee:	462b      	mov	r3, r5
 800d9f0:	f7f2 fdd2 	bl	8000598 <__aeabi_dmul>
 800d9f4:	a338      	add	r3, pc, #224	; (adr r3, 800dad8 <__kernel_cos+0x158>)
 800d9f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9fa:	f7f2 fc17 	bl	800022c <__adddf3>
 800d9fe:	4622      	mov	r2, r4
 800da00:	462b      	mov	r3, r5
 800da02:	f7f2 fdc9 	bl	8000598 <__aeabi_dmul>
 800da06:	a336      	add	r3, pc, #216	; (adr r3, 800dae0 <__kernel_cos+0x160>)
 800da08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da0c:	f7f2 fc0c 	bl	8000228 <__aeabi_dsub>
 800da10:	4622      	mov	r2, r4
 800da12:	462b      	mov	r3, r5
 800da14:	f7f2 fdc0 	bl	8000598 <__aeabi_dmul>
 800da18:	a333      	add	r3, pc, #204	; (adr r3, 800dae8 <__kernel_cos+0x168>)
 800da1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da1e:	f7f2 fc05 	bl	800022c <__adddf3>
 800da22:	4622      	mov	r2, r4
 800da24:	462b      	mov	r3, r5
 800da26:	f7f2 fdb7 	bl	8000598 <__aeabi_dmul>
 800da2a:	4622      	mov	r2, r4
 800da2c:	462b      	mov	r3, r5
 800da2e:	f7f2 fdb3 	bl	8000598 <__aeabi_dmul>
 800da32:	e9dd 2300 	ldrd	r2, r3, [sp]
 800da36:	4604      	mov	r4, r0
 800da38:	460d      	mov	r5, r1
 800da3a:	4630      	mov	r0, r6
 800da3c:	4639      	mov	r1, r7
 800da3e:	f7f2 fdab 	bl	8000598 <__aeabi_dmul>
 800da42:	460b      	mov	r3, r1
 800da44:	4602      	mov	r2, r0
 800da46:	4629      	mov	r1, r5
 800da48:	4620      	mov	r0, r4
 800da4a:	f7f2 fbed 	bl	8000228 <__aeabi_dsub>
 800da4e:	4b2b      	ldr	r3, [pc, #172]	; (800dafc <__kernel_cos+0x17c>)
 800da50:	4598      	cmp	r8, r3
 800da52:	4606      	mov	r6, r0
 800da54:	460f      	mov	r7, r1
 800da56:	dc10      	bgt.n	800da7a <__kernel_cos+0xfa>
 800da58:	4602      	mov	r2, r0
 800da5a:	460b      	mov	r3, r1
 800da5c:	4650      	mov	r0, sl
 800da5e:	4659      	mov	r1, fp
 800da60:	f7f2 fbe2 	bl	8000228 <__aeabi_dsub>
 800da64:	460b      	mov	r3, r1
 800da66:	4926      	ldr	r1, [pc, #152]	; (800db00 <__kernel_cos+0x180>)
 800da68:	4602      	mov	r2, r0
 800da6a:	2000      	movs	r0, #0
 800da6c:	f7f2 fbdc 	bl	8000228 <__aeabi_dsub>
 800da70:	ec41 0b10 	vmov	d0, r0, r1
 800da74:	b003      	add	sp, #12
 800da76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800da7a:	4b22      	ldr	r3, [pc, #136]	; (800db04 <__kernel_cos+0x184>)
 800da7c:	4920      	ldr	r1, [pc, #128]	; (800db00 <__kernel_cos+0x180>)
 800da7e:	4598      	cmp	r8, r3
 800da80:	bfcc      	ite	gt
 800da82:	4d21      	ldrgt	r5, [pc, #132]	; (800db08 <__kernel_cos+0x188>)
 800da84:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 800da88:	2400      	movs	r4, #0
 800da8a:	4622      	mov	r2, r4
 800da8c:	462b      	mov	r3, r5
 800da8e:	2000      	movs	r0, #0
 800da90:	f7f2 fbca 	bl	8000228 <__aeabi_dsub>
 800da94:	4622      	mov	r2, r4
 800da96:	4680      	mov	r8, r0
 800da98:	4689      	mov	r9, r1
 800da9a:	462b      	mov	r3, r5
 800da9c:	4650      	mov	r0, sl
 800da9e:	4659      	mov	r1, fp
 800daa0:	f7f2 fbc2 	bl	8000228 <__aeabi_dsub>
 800daa4:	4632      	mov	r2, r6
 800daa6:	463b      	mov	r3, r7
 800daa8:	f7f2 fbbe 	bl	8000228 <__aeabi_dsub>
 800daac:	4602      	mov	r2, r0
 800daae:	460b      	mov	r3, r1
 800dab0:	4640      	mov	r0, r8
 800dab2:	4649      	mov	r1, r9
 800dab4:	e7da      	b.n	800da6c <__kernel_cos+0xec>
 800dab6:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 800daf0 <__kernel_cos+0x170>
 800daba:	e7db      	b.n	800da74 <__kernel_cos+0xf4>
 800dabc:	f3af 8000 	nop.w
 800dac0:	be8838d4 	.word	0xbe8838d4
 800dac4:	bda8fae9 	.word	0xbda8fae9
 800dac8:	bdb4b1c4 	.word	0xbdb4b1c4
 800dacc:	3e21ee9e 	.word	0x3e21ee9e
 800dad0:	809c52ad 	.word	0x809c52ad
 800dad4:	3e927e4f 	.word	0x3e927e4f
 800dad8:	19cb1590 	.word	0x19cb1590
 800dadc:	3efa01a0 	.word	0x3efa01a0
 800dae0:	16c15177 	.word	0x16c15177
 800dae4:	3f56c16c 	.word	0x3f56c16c
 800dae8:	5555554c 	.word	0x5555554c
 800daec:	3fa55555 	.word	0x3fa55555
 800daf0:	00000000 	.word	0x00000000
 800daf4:	3ff00000 	.word	0x3ff00000
 800daf8:	3fe00000 	.word	0x3fe00000
 800dafc:	3fd33332 	.word	0x3fd33332
 800db00:	3ff00000 	.word	0x3ff00000
 800db04:	3fe90000 	.word	0x3fe90000
 800db08:	3fd20000 	.word	0x3fd20000
 800db0c:	00000000 	.word	0x00000000

0800db10 <__kernel_sin>:
 800db10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db14:	ed2d 8b04 	vpush	{d8-d9}
 800db18:	eeb0 8a41 	vmov.f32	s16, s2
 800db1c:	eef0 8a61 	vmov.f32	s17, s3
 800db20:	ec55 4b10 	vmov	r4, r5, d0
 800db24:	b083      	sub	sp, #12
 800db26:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800db2a:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800db2e:	9001      	str	r0, [sp, #4]
 800db30:	da06      	bge.n	800db40 <__kernel_sin+0x30>
 800db32:	ee10 0a10 	vmov	r0, s0
 800db36:	4629      	mov	r1, r5
 800db38:	f7f2 ffde 	bl	8000af8 <__aeabi_d2iz>
 800db3c:	2800      	cmp	r0, #0
 800db3e:	d051      	beq.n	800dbe4 <__kernel_sin+0xd4>
 800db40:	4622      	mov	r2, r4
 800db42:	462b      	mov	r3, r5
 800db44:	4620      	mov	r0, r4
 800db46:	4629      	mov	r1, r5
 800db48:	f7f2 fd26 	bl	8000598 <__aeabi_dmul>
 800db4c:	4682      	mov	sl, r0
 800db4e:	468b      	mov	fp, r1
 800db50:	4602      	mov	r2, r0
 800db52:	460b      	mov	r3, r1
 800db54:	4620      	mov	r0, r4
 800db56:	4629      	mov	r1, r5
 800db58:	f7f2 fd1e 	bl	8000598 <__aeabi_dmul>
 800db5c:	a341      	add	r3, pc, #260	; (adr r3, 800dc64 <__kernel_sin+0x154>)
 800db5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db62:	4680      	mov	r8, r0
 800db64:	4689      	mov	r9, r1
 800db66:	4650      	mov	r0, sl
 800db68:	4659      	mov	r1, fp
 800db6a:	f7f2 fd15 	bl	8000598 <__aeabi_dmul>
 800db6e:	a33f      	add	r3, pc, #252	; (adr r3, 800dc6c <__kernel_sin+0x15c>)
 800db70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db74:	f7f2 fb58 	bl	8000228 <__aeabi_dsub>
 800db78:	4652      	mov	r2, sl
 800db7a:	465b      	mov	r3, fp
 800db7c:	f7f2 fd0c 	bl	8000598 <__aeabi_dmul>
 800db80:	a33c      	add	r3, pc, #240	; (adr r3, 800dc74 <__kernel_sin+0x164>)
 800db82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db86:	f7f2 fb51 	bl	800022c <__adddf3>
 800db8a:	4652      	mov	r2, sl
 800db8c:	465b      	mov	r3, fp
 800db8e:	f7f2 fd03 	bl	8000598 <__aeabi_dmul>
 800db92:	a33a      	add	r3, pc, #232	; (adr r3, 800dc7c <__kernel_sin+0x16c>)
 800db94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db98:	f7f2 fb46 	bl	8000228 <__aeabi_dsub>
 800db9c:	4652      	mov	r2, sl
 800db9e:	465b      	mov	r3, fp
 800dba0:	f7f2 fcfa 	bl	8000598 <__aeabi_dmul>
 800dba4:	a337      	add	r3, pc, #220	; (adr r3, 800dc84 <__kernel_sin+0x174>)
 800dba6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dbaa:	f7f2 fb3f 	bl	800022c <__adddf3>
 800dbae:	9b01      	ldr	r3, [sp, #4]
 800dbb0:	4606      	mov	r6, r0
 800dbb2:	460f      	mov	r7, r1
 800dbb4:	b9eb      	cbnz	r3, 800dbf2 <__kernel_sin+0xe2>
 800dbb6:	4602      	mov	r2, r0
 800dbb8:	460b      	mov	r3, r1
 800dbba:	4650      	mov	r0, sl
 800dbbc:	4659      	mov	r1, fp
 800dbbe:	f7f2 fceb 	bl	8000598 <__aeabi_dmul>
 800dbc2:	a325      	add	r3, pc, #148	; (adr r3, 800dc58 <__kernel_sin+0x148>)
 800dbc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dbc8:	f7f2 fb2e 	bl	8000228 <__aeabi_dsub>
 800dbcc:	4642      	mov	r2, r8
 800dbce:	464b      	mov	r3, r9
 800dbd0:	f7f2 fce2 	bl	8000598 <__aeabi_dmul>
 800dbd4:	4602      	mov	r2, r0
 800dbd6:	460b      	mov	r3, r1
 800dbd8:	4620      	mov	r0, r4
 800dbda:	4629      	mov	r1, r5
 800dbdc:	f7f2 fb26 	bl	800022c <__adddf3>
 800dbe0:	4604      	mov	r4, r0
 800dbe2:	460d      	mov	r5, r1
 800dbe4:	ec45 4b10 	vmov	d0, r4, r5
 800dbe8:	b003      	add	sp, #12
 800dbea:	ecbd 8b04 	vpop	{d8-d9}
 800dbee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dbf2:	4b1b      	ldr	r3, [pc, #108]	; (800dc60 <__kernel_sin+0x150>)
 800dbf4:	ec51 0b18 	vmov	r0, r1, d8
 800dbf8:	2200      	movs	r2, #0
 800dbfa:	f7f2 fccd 	bl	8000598 <__aeabi_dmul>
 800dbfe:	4632      	mov	r2, r6
 800dc00:	ec41 0b19 	vmov	d9, r0, r1
 800dc04:	463b      	mov	r3, r7
 800dc06:	4640      	mov	r0, r8
 800dc08:	4649      	mov	r1, r9
 800dc0a:	f7f2 fcc5 	bl	8000598 <__aeabi_dmul>
 800dc0e:	4602      	mov	r2, r0
 800dc10:	460b      	mov	r3, r1
 800dc12:	ec51 0b19 	vmov	r0, r1, d9
 800dc16:	f7f2 fb07 	bl	8000228 <__aeabi_dsub>
 800dc1a:	4652      	mov	r2, sl
 800dc1c:	465b      	mov	r3, fp
 800dc1e:	f7f2 fcbb 	bl	8000598 <__aeabi_dmul>
 800dc22:	ec53 2b18 	vmov	r2, r3, d8
 800dc26:	f7f2 faff 	bl	8000228 <__aeabi_dsub>
 800dc2a:	a30b      	add	r3, pc, #44	; (adr r3, 800dc58 <__kernel_sin+0x148>)
 800dc2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc30:	4606      	mov	r6, r0
 800dc32:	460f      	mov	r7, r1
 800dc34:	4640      	mov	r0, r8
 800dc36:	4649      	mov	r1, r9
 800dc38:	f7f2 fcae 	bl	8000598 <__aeabi_dmul>
 800dc3c:	4602      	mov	r2, r0
 800dc3e:	460b      	mov	r3, r1
 800dc40:	4630      	mov	r0, r6
 800dc42:	4639      	mov	r1, r7
 800dc44:	f7f2 faf2 	bl	800022c <__adddf3>
 800dc48:	4602      	mov	r2, r0
 800dc4a:	460b      	mov	r3, r1
 800dc4c:	4620      	mov	r0, r4
 800dc4e:	4629      	mov	r1, r5
 800dc50:	f7f2 faea 	bl	8000228 <__aeabi_dsub>
 800dc54:	e7c4      	b.n	800dbe0 <__kernel_sin+0xd0>
 800dc56:	bf00      	nop
 800dc58:	55555549 	.word	0x55555549
 800dc5c:	3fc55555 	.word	0x3fc55555
 800dc60:	3fe00000 	.word	0x3fe00000
 800dc64:	5acfd57c 	.word	0x5acfd57c
 800dc68:	3de5d93a 	.word	0x3de5d93a
 800dc6c:	8a2b9ceb 	.word	0x8a2b9ceb
 800dc70:	3e5ae5e6 	.word	0x3e5ae5e6
 800dc74:	57b1fe7d 	.word	0x57b1fe7d
 800dc78:	3ec71de3 	.word	0x3ec71de3
 800dc7c:	19c161d5 	.word	0x19c161d5
 800dc80:	3f2a01a0 	.word	0x3f2a01a0
 800dc84:	1110f8a6 	.word	0x1110f8a6
 800dc88:	3f811111 	.word	0x3f811111
 800dc8c:	00000000 	.word	0x00000000

0800dc90 <scalbn>:
 800dc90:	b570      	push	{r4, r5, r6, lr}
 800dc92:	ec55 4b10 	vmov	r4, r5, d0
 800dc96:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800dc9a:	4606      	mov	r6, r0
 800dc9c:	462b      	mov	r3, r5
 800dc9e:	b999      	cbnz	r1, 800dcc8 <scalbn+0x38>
 800dca0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800dca4:	4323      	orrs	r3, r4
 800dca6:	d03f      	beq.n	800dd28 <scalbn+0x98>
 800dca8:	4b35      	ldr	r3, [pc, #212]	; (800dd80 <scalbn+0xf0>)
 800dcaa:	4629      	mov	r1, r5
 800dcac:	ee10 0a10 	vmov	r0, s0
 800dcb0:	2200      	movs	r2, #0
 800dcb2:	f7f2 fc71 	bl	8000598 <__aeabi_dmul>
 800dcb6:	4b33      	ldr	r3, [pc, #204]	; (800dd84 <scalbn+0xf4>)
 800dcb8:	429e      	cmp	r6, r3
 800dcba:	4604      	mov	r4, r0
 800dcbc:	460d      	mov	r5, r1
 800dcbe:	da10      	bge.n	800dce2 <scalbn+0x52>
 800dcc0:	a327      	add	r3, pc, #156	; (adr r3, 800dd60 <scalbn+0xd0>)
 800dcc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dcc6:	e01f      	b.n	800dd08 <scalbn+0x78>
 800dcc8:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800dccc:	4291      	cmp	r1, r2
 800dcce:	d10c      	bne.n	800dcea <scalbn+0x5a>
 800dcd0:	ee10 2a10 	vmov	r2, s0
 800dcd4:	4620      	mov	r0, r4
 800dcd6:	4629      	mov	r1, r5
 800dcd8:	f7f2 faa8 	bl	800022c <__adddf3>
 800dcdc:	4604      	mov	r4, r0
 800dcde:	460d      	mov	r5, r1
 800dce0:	e022      	b.n	800dd28 <scalbn+0x98>
 800dce2:	460b      	mov	r3, r1
 800dce4:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800dce8:	3936      	subs	r1, #54	; 0x36
 800dcea:	f24c 3250 	movw	r2, #50000	; 0xc350
 800dcee:	4296      	cmp	r6, r2
 800dcf0:	dd0d      	ble.n	800dd0e <scalbn+0x7e>
 800dcf2:	2d00      	cmp	r5, #0
 800dcf4:	a11c      	add	r1, pc, #112	; (adr r1, 800dd68 <scalbn+0xd8>)
 800dcf6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dcfa:	da02      	bge.n	800dd02 <scalbn+0x72>
 800dcfc:	a11c      	add	r1, pc, #112	; (adr r1, 800dd70 <scalbn+0xe0>)
 800dcfe:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dd02:	a319      	add	r3, pc, #100	; (adr r3, 800dd68 <scalbn+0xd8>)
 800dd04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd08:	f7f2 fc46 	bl	8000598 <__aeabi_dmul>
 800dd0c:	e7e6      	b.n	800dcdc <scalbn+0x4c>
 800dd0e:	1872      	adds	r2, r6, r1
 800dd10:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800dd14:	428a      	cmp	r2, r1
 800dd16:	dcec      	bgt.n	800dcf2 <scalbn+0x62>
 800dd18:	2a00      	cmp	r2, #0
 800dd1a:	dd08      	ble.n	800dd2e <scalbn+0x9e>
 800dd1c:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800dd20:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800dd24:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800dd28:	ec45 4b10 	vmov	d0, r4, r5
 800dd2c:	bd70      	pop	{r4, r5, r6, pc}
 800dd2e:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800dd32:	da08      	bge.n	800dd46 <scalbn+0xb6>
 800dd34:	2d00      	cmp	r5, #0
 800dd36:	a10a      	add	r1, pc, #40	; (adr r1, 800dd60 <scalbn+0xd0>)
 800dd38:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dd3c:	dac0      	bge.n	800dcc0 <scalbn+0x30>
 800dd3e:	a10e      	add	r1, pc, #56	; (adr r1, 800dd78 <scalbn+0xe8>)
 800dd40:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dd44:	e7bc      	b.n	800dcc0 <scalbn+0x30>
 800dd46:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800dd4a:	3236      	adds	r2, #54	; 0x36
 800dd4c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800dd50:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800dd54:	4620      	mov	r0, r4
 800dd56:	4b0c      	ldr	r3, [pc, #48]	; (800dd88 <scalbn+0xf8>)
 800dd58:	2200      	movs	r2, #0
 800dd5a:	e7d5      	b.n	800dd08 <scalbn+0x78>
 800dd5c:	f3af 8000 	nop.w
 800dd60:	c2f8f359 	.word	0xc2f8f359
 800dd64:	01a56e1f 	.word	0x01a56e1f
 800dd68:	8800759c 	.word	0x8800759c
 800dd6c:	7e37e43c 	.word	0x7e37e43c
 800dd70:	8800759c 	.word	0x8800759c
 800dd74:	fe37e43c 	.word	0xfe37e43c
 800dd78:	c2f8f359 	.word	0xc2f8f359
 800dd7c:	81a56e1f 	.word	0x81a56e1f
 800dd80:	43500000 	.word	0x43500000
 800dd84:	ffff3cb0 	.word	0xffff3cb0
 800dd88:	3c900000 	.word	0x3c900000
 800dd8c:	00000000 	.word	0x00000000

0800dd90 <floor>:
 800dd90:	ec51 0b10 	vmov	r0, r1, d0
 800dd94:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800dd98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dd9c:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
 800dda0:	2e13      	cmp	r6, #19
 800dda2:	ee10 5a10 	vmov	r5, s0
 800dda6:	ee10 8a10 	vmov	r8, s0
 800ddaa:	460c      	mov	r4, r1
 800ddac:	dc31      	bgt.n	800de12 <floor+0x82>
 800ddae:	2e00      	cmp	r6, #0
 800ddb0:	da14      	bge.n	800dddc <floor+0x4c>
 800ddb2:	a333      	add	r3, pc, #204	; (adr r3, 800de80 <floor+0xf0>)
 800ddb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddb8:	f7f2 fa38 	bl	800022c <__adddf3>
 800ddbc:	2200      	movs	r2, #0
 800ddbe:	2300      	movs	r3, #0
 800ddc0:	f7f2 fe7a 	bl	8000ab8 <__aeabi_dcmpgt>
 800ddc4:	b138      	cbz	r0, 800ddd6 <floor+0x46>
 800ddc6:	2c00      	cmp	r4, #0
 800ddc8:	da53      	bge.n	800de72 <floor+0xe2>
 800ddca:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 800ddce:	4325      	orrs	r5, r4
 800ddd0:	d052      	beq.n	800de78 <floor+0xe8>
 800ddd2:	4c2d      	ldr	r4, [pc, #180]	; (800de88 <floor+0xf8>)
 800ddd4:	2500      	movs	r5, #0
 800ddd6:	4621      	mov	r1, r4
 800ddd8:	4628      	mov	r0, r5
 800ddda:	e024      	b.n	800de26 <floor+0x96>
 800dddc:	4f2b      	ldr	r7, [pc, #172]	; (800de8c <floor+0xfc>)
 800ddde:	4137      	asrs	r7, r6
 800dde0:	ea01 0307 	and.w	r3, r1, r7
 800dde4:	4303      	orrs	r3, r0
 800dde6:	d01e      	beq.n	800de26 <floor+0x96>
 800dde8:	a325      	add	r3, pc, #148	; (adr r3, 800de80 <floor+0xf0>)
 800ddea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddee:	f7f2 fa1d 	bl	800022c <__adddf3>
 800ddf2:	2200      	movs	r2, #0
 800ddf4:	2300      	movs	r3, #0
 800ddf6:	f7f2 fe5f 	bl	8000ab8 <__aeabi_dcmpgt>
 800ddfa:	2800      	cmp	r0, #0
 800ddfc:	d0eb      	beq.n	800ddd6 <floor+0x46>
 800ddfe:	2c00      	cmp	r4, #0
 800de00:	bfbe      	ittt	lt
 800de02:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800de06:	4133      	asrlt	r3, r6
 800de08:	18e4      	addlt	r4, r4, r3
 800de0a:	ea24 0407 	bic.w	r4, r4, r7
 800de0e:	2500      	movs	r5, #0
 800de10:	e7e1      	b.n	800ddd6 <floor+0x46>
 800de12:	2e33      	cmp	r6, #51	; 0x33
 800de14:	dd0b      	ble.n	800de2e <floor+0x9e>
 800de16:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800de1a:	d104      	bne.n	800de26 <floor+0x96>
 800de1c:	ee10 2a10 	vmov	r2, s0
 800de20:	460b      	mov	r3, r1
 800de22:	f7f2 fa03 	bl	800022c <__adddf3>
 800de26:	ec41 0b10 	vmov	d0, r0, r1
 800de2a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800de2e:	f2a3 4313 	subw	r3, r3, #1043	; 0x413
 800de32:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800de36:	40df      	lsrs	r7, r3
 800de38:	4238      	tst	r0, r7
 800de3a:	d0f4      	beq.n	800de26 <floor+0x96>
 800de3c:	a310      	add	r3, pc, #64	; (adr r3, 800de80 <floor+0xf0>)
 800de3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de42:	f7f2 f9f3 	bl	800022c <__adddf3>
 800de46:	2200      	movs	r2, #0
 800de48:	2300      	movs	r3, #0
 800de4a:	f7f2 fe35 	bl	8000ab8 <__aeabi_dcmpgt>
 800de4e:	2800      	cmp	r0, #0
 800de50:	d0c1      	beq.n	800ddd6 <floor+0x46>
 800de52:	2c00      	cmp	r4, #0
 800de54:	da0a      	bge.n	800de6c <floor+0xdc>
 800de56:	2e14      	cmp	r6, #20
 800de58:	d101      	bne.n	800de5e <floor+0xce>
 800de5a:	3401      	adds	r4, #1
 800de5c:	e006      	b.n	800de6c <floor+0xdc>
 800de5e:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800de62:	2301      	movs	r3, #1
 800de64:	40b3      	lsls	r3, r6
 800de66:	441d      	add	r5, r3
 800de68:	45a8      	cmp	r8, r5
 800de6a:	d8f6      	bhi.n	800de5a <floor+0xca>
 800de6c:	ea25 0507 	bic.w	r5, r5, r7
 800de70:	e7b1      	b.n	800ddd6 <floor+0x46>
 800de72:	2500      	movs	r5, #0
 800de74:	462c      	mov	r4, r5
 800de76:	e7ae      	b.n	800ddd6 <floor+0x46>
 800de78:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800de7c:	e7ab      	b.n	800ddd6 <floor+0x46>
 800de7e:	bf00      	nop
 800de80:	8800759c 	.word	0x8800759c
 800de84:	7e37e43c 	.word	0x7e37e43c
 800de88:	bff00000 	.word	0xbff00000
 800de8c:	000fffff 	.word	0x000fffff

0800de90 <realloc>:
 800de90:	4b02      	ldr	r3, [pc, #8]	; (800de9c <realloc+0xc>)
 800de92:	460a      	mov	r2, r1
 800de94:	4601      	mov	r1, r0
 800de96:	6818      	ldr	r0, [r3, #0]
 800de98:	f000 b802 	b.w	800dea0 <_realloc_r>
 800de9c:	2000009c 	.word	0x2000009c

0800dea0 <_realloc_r>:
 800dea0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dea4:	4680      	mov	r8, r0
 800dea6:	4614      	mov	r4, r2
 800dea8:	460e      	mov	r6, r1
 800deaa:	b921      	cbnz	r1, 800deb6 <_realloc_r+0x16>
 800deac:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800deb0:	4611      	mov	r1, r2
 800deb2:	f000 b8d3 	b.w	800e05c <_malloc_r>
 800deb6:	b92a      	cbnz	r2, 800dec4 <_realloc_r+0x24>
 800deb8:	f000 f864 	bl	800df84 <_free_r>
 800debc:	4625      	mov	r5, r4
 800debe:	4628      	mov	r0, r5
 800dec0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dec4:	f000 f956 	bl	800e174 <_malloc_usable_size_r>
 800dec8:	4284      	cmp	r4, r0
 800deca:	4607      	mov	r7, r0
 800decc:	d802      	bhi.n	800ded4 <_realloc_r+0x34>
 800dece:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ded2:	d812      	bhi.n	800defa <_realloc_r+0x5a>
 800ded4:	4621      	mov	r1, r4
 800ded6:	4640      	mov	r0, r8
 800ded8:	f000 f8c0 	bl	800e05c <_malloc_r>
 800dedc:	4605      	mov	r5, r0
 800dede:	2800      	cmp	r0, #0
 800dee0:	d0ed      	beq.n	800debe <_realloc_r+0x1e>
 800dee2:	42bc      	cmp	r4, r7
 800dee4:	4622      	mov	r2, r4
 800dee6:	4631      	mov	r1, r6
 800dee8:	bf28      	it	cs
 800deea:	463a      	movcs	r2, r7
 800deec:	f000 f83c 	bl	800df68 <memcpy>
 800def0:	4631      	mov	r1, r6
 800def2:	4640      	mov	r0, r8
 800def4:	f000 f846 	bl	800df84 <_free_r>
 800def8:	e7e1      	b.n	800debe <_realloc_r+0x1e>
 800defa:	4635      	mov	r5, r6
 800defc:	e7df      	b.n	800debe <_realloc_r+0x1e>

0800defe <memset>:
 800defe:	4402      	add	r2, r0
 800df00:	4603      	mov	r3, r0
 800df02:	4293      	cmp	r3, r2
 800df04:	d100      	bne.n	800df08 <memset+0xa>
 800df06:	4770      	bx	lr
 800df08:	f803 1b01 	strb.w	r1, [r3], #1
 800df0c:	e7f9      	b.n	800df02 <memset+0x4>
	...

0800df10 <__errno>:
 800df10:	4b01      	ldr	r3, [pc, #4]	; (800df18 <__errno+0x8>)
 800df12:	6818      	ldr	r0, [r3, #0]
 800df14:	4770      	bx	lr
 800df16:	bf00      	nop
 800df18:	2000009c 	.word	0x2000009c

0800df1c <__libc_init_array>:
 800df1c:	b570      	push	{r4, r5, r6, lr}
 800df1e:	4d0d      	ldr	r5, [pc, #52]	; (800df54 <__libc_init_array+0x38>)
 800df20:	4c0d      	ldr	r4, [pc, #52]	; (800df58 <__libc_init_array+0x3c>)
 800df22:	1b64      	subs	r4, r4, r5
 800df24:	10a4      	asrs	r4, r4, #2
 800df26:	2600      	movs	r6, #0
 800df28:	42a6      	cmp	r6, r4
 800df2a:	d109      	bne.n	800df40 <__libc_init_array+0x24>
 800df2c:	4d0b      	ldr	r5, [pc, #44]	; (800df5c <__libc_init_array+0x40>)
 800df2e:	4c0c      	ldr	r4, [pc, #48]	; (800df60 <__libc_init_array+0x44>)
 800df30:	f000 f938 	bl	800e1a4 <_init>
 800df34:	1b64      	subs	r4, r4, r5
 800df36:	10a4      	asrs	r4, r4, #2
 800df38:	2600      	movs	r6, #0
 800df3a:	42a6      	cmp	r6, r4
 800df3c:	d105      	bne.n	800df4a <__libc_init_array+0x2e>
 800df3e:	bd70      	pop	{r4, r5, r6, pc}
 800df40:	f855 3b04 	ldr.w	r3, [r5], #4
 800df44:	4798      	blx	r3
 800df46:	3601      	adds	r6, #1
 800df48:	e7ee      	b.n	800df28 <__libc_init_array+0xc>
 800df4a:	f855 3b04 	ldr.w	r3, [r5], #4
 800df4e:	4798      	blx	r3
 800df50:	3601      	adds	r6, #1
 800df52:	e7f2      	b.n	800df3a <__libc_init_array+0x1e>
 800df54:	0800e728 	.word	0x0800e728
 800df58:	0800e728 	.word	0x0800e728
 800df5c:	0800e728 	.word	0x0800e728
 800df60:	0800e730 	.word	0x0800e730

0800df64 <__retarget_lock_acquire_recursive>:
 800df64:	4770      	bx	lr

0800df66 <__retarget_lock_release_recursive>:
 800df66:	4770      	bx	lr

0800df68 <memcpy>:
 800df68:	440a      	add	r2, r1
 800df6a:	4291      	cmp	r1, r2
 800df6c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800df70:	d100      	bne.n	800df74 <memcpy+0xc>
 800df72:	4770      	bx	lr
 800df74:	b510      	push	{r4, lr}
 800df76:	f811 4b01 	ldrb.w	r4, [r1], #1
 800df7a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800df7e:	4291      	cmp	r1, r2
 800df80:	d1f9      	bne.n	800df76 <memcpy+0xe>
 800df82:	bd10      	pop	{r4, pc}

0800df84 <_free_r>:
 800df84:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800df86:	2900      	cmp	r1, #0
 800df88:	d044      	beq.n	800e014 <_free_r+0x90>
 800df8a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800df8e:	9001      	str	r0, [sp, #4]
 800df90:	2b00      	cmp	r3, #0
 800df92:	f1a1 0404 	sub.w	r4, r1, #4
 800df96:	bfb8      	it	lt
 800df98:	18e4      	addlt	r4, r4, r3
 800df9a:	f000 f8df 	bl	800e15c <__malloc_lock>
 800df9e:	4a1e      	ldr	r2, [pc, #120]	; (800e018 <_free_r+0x94>)
 800dfa0:	9801      	ldr	r0, [sp, #4]
 800dfa2:	6813      	ldr	r3, [r2, #0]
 800dfa4:	b933      	cbnz	r3, 800dfb4 <_free_r+0x30>
 800dfa6:	6063      	str	r3, [r4, #4]
 800dfa8:	6014      	str	r4, [r2, #0]
 800dfaa:	b003      	add	sp, #12
 800dfac:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800dfb0:	f000 b8da 	b.w	800e168 <__malloc_unlock>
 800dfb4:	42a3      	cmp	r3, r4
 800dfb6:	d908      	bls.n	800dfca <_free_r+0x46>
 800dfb8:	6825      	ldr	r5, [r4, #0]
 800dfba:	1961      	adds	r1, r4, r5
 800dfbc:	428b      	cmp	r3, r1
 800dfbe:	bf01      	itttt	eq
 800dfc0:	6819      	ldreq	r1, [r3, #0]
 800dfc2:	685b      	ldreq	r3, [r3, #4]
 800dfc4:	1949      	addeq	r1, r1, r5
 800dfc6:	6021      	streq	r1, [r4, #0]
 800dfc8:	e7ed      	b.n	800dfa6 <_free_r+0x22>
 800dfca:	461a      	mov	r2, r3
 800dfcc:	685b      	ldr	r3, [r3, #4]
 800dfce:	b10b      	cbz	r3, 800dfd4 <_free_r+0x50>
 800dfd0:	42a3      	cmp	r3, r4
 800dfd2:	d9fa      	bls.n	800dfca <_free_r+0x46>
 800dfd4:	6811      	ldr	r1, [r2, #0]
 800dfd6:	1855      	adds	r5, r2, r1
 800dfd8:	42a5      	cmp	r5, r4
 800dfda:	d10b      	bne.n	800dff4 <_free_r+0x70>
 800dfdc:	6824      	ldr	r4, [r4, #0]
 800dfde:	4421      	add	r1, r4
 800dfe0:	1854      	adds	r4, r2, r1
 800dfe2:	42a3      	cmp	r3, r4
 800dfe4:	6011      	str	r1, [r2, #0]
 800dfe6:	d1e0      	bne.n	800dfaa <_free_r+0x26>
 800dfe8:	681c      	ldr	r4, [r3, #0]
 800dfea:	685b      	ldr	r3, [r3, #4]
 800dfec:	6053      	str	r3, [r2, #4]
 800dfee:	440c      	add	r4, r1
 800dff0:	6014      	str	r4, [r2, #0]
 800dff2:	e7da      	b.n	800dfaa <_free_r+0x26>
 800dff4:	d902      	bls.n	800dffc <_free_r+0x78>
 800dff6:	230c      	movs	r3, #12
 800dff8:	6003      	str	r3, [r0, #0]
 800dffa:	e7d6      	b.n	800dfaa <_free_r+0x26>
 800dffc:	6825      	ldr	r5, [r4, #0]
 800dffe:	1961      	adds	r1, r4, r5
 800e000:	428b      	cmp	r3, r1
 800e002:	bf04      	itt	eq
 800e004:	6819      	ldreq	r1, [r3, #0]
 800e006:	685b      	ldreq	r3, [r3, #4]
 800e008:	6063      	str	r3, [r4, #4]
 800e00a:	bf04      	itt	eq
 800e00c:	1949      	addeq	r1, r1, r5
 800e00e:	6021      	streq	r1, [r4, #0]
 800e010:	6054      	str	r4, [r2, #4]
 800e012:	e7ca      	b.n	800dfaa <_free_r+0x26>
 800e014:	b003      	add	sp, #12
 800e016:	bd30      	pop	{r4, r5, pc}
 800e018:	20005c94 	.word	0x20005c94

0800e01c <sbrk_aligned>:
 800e01c:	b570      	push	{r4, r5, r6, lr}
 800e01e:	4e0e      	ldr	r6, [pc, #56]	; (800e058 <sbrk_aligned+0x3c>)
 800e020:	460c      	mov	r4, r1
 800e022:	6831      	ldr	r1, [r6, #0]
 800e024:	4605      	mov	r5, r0
 800e026:	b911      	cbnz	r1, 800e02e <sbrk_aligned+0x12>
 800e028:	f000 f8ac 	bl	800e184 <_sbrk_r>
 800e02c:	6030      	str	r0, [r6, #0]
 800e02e:	4621      	mov	r1, r4
 800e030:	4628      	mov	r0, r5
 800e032:	f000 f8a7 	bl	800e184 <_sbrk_r>
 800e036:	1c43      	adds	r3, r0, #1
 800e038:	d00a      	beq.n	800e050 <sbrk_aligned+0x34>
 800e03a:	1cc4      	adds	r4, r0, #3
 800e03c:	f024 0403 	bic.w	r4, r4, #3
 800e040:	42a0      	cmp	r0, r4
 800e042:	d007      	beq.n	800e054 <sbrk_aligned+0x38>
 800e044:	1a21      	subs	r1, r4, r0
 800e046:	4628      	mov	r0, r5
 800e048:	f000 f89c 	bl	800e184 <_sbrk_r>
 800e04c:	3001      	adds	r0, #1
 800e04e:	d101      	bne.n	800e054 <sbrk_aligned+0x38>
 800e050:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800e054:	4620      	mov	r0, r4
 800e056:	bd70      	pop	{r4, r5, r6, pc}
 800e058:	20005c98 	.word	0x20005c98

0800e05c <_malloc_r>:
 800e05c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e060:	1ccd      	adds	r5, r1, #3
 800e062:	f025 0503 	bic.w	r5, r5, #3
 800e066:	3508      	adds	r5, #8
 800e068:	2d0c      	cmp	r5, #12
 800e06a:	bf38      	it	cc
 800e06c:	250c      	movcc	r5, #12
 800e06e:	2d00      	cmp	r5, #0
 800e070:	4607      	mov	r7, r0
 800e072:	db01      	blt.n	800e078 <_malloc_r+0x1c>
 800e074:	42a9      	cmp	r1, r5
 800e076:	d905      	bls.n	800e084 <_malloc_r+0x28>
 800e078:	230c      	movs	r3, #12
 800e07a:	603b      	str	r3, [r7, #0]
 800e07c:	2600      	movs	r6, #0
 800e07e:	4630      	mov	r0, r6
 800e080:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e084:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800e158 <_malloc_r+0xfc>
 800e088:	f000 f868 	bl	800e15c <__malloc_lock>
 800e08c:	f8d8 3000 	ldr.w	r3, [r8]
 800e090:	461c      	mov	r4, r3
 800e092:	bb5c      	cbnz	r4, 800e0ec <_malloc_r+0x90>
 800e094:	4629      	mov	r1, r5
 800e096:	4638      	mov	r0, r7
 800e098:	f7ff ffc0 	bl	800e01c <sbrk_aligned>
 800e09c:	1c43      	adds	r3, r0, #1
 800e09e:	4604      	mov	r4, r0
 800e0a0:	d155      	bne.n	800e14e <_malloc_r+0xf2>
 800e0a2:	f8d8 4000 	ldr.w	r4, [r8]
 800e0a6:	4626      	mov	r6, r4
 800e0a8:	2e00      	cmp	r6, #0
 800e0aa:	d145      	bne.n	800e138 <_malloc_r+0xdc>
 800e0ac:	2c00      	cmp	r4, #0
 800e0ae:	d048      	beq.n	800e142 <_malloc_r+0xe6>
 800e0b0:	6823      	ldr	r3, [r4, #0]
 800e0b2:	4631      	mov	r1, r6
 800e0b4:	4638      	mov	r0, r7
 800e0b6:	eb04 0903 	add.w	r9, r4, r3
 800e0ba:	f000 f863 	bl	800e184 <_sbrk_r>
 800e0be:	4581      	cmp	r9, r0
 800e0c0:	d13f      	bne.n	800e142 <_malloc_r+0xe6>
 800e0c2:	6821      	ldr	r1, [r4, #0]
 800e0c4:	1a6d      	subs	r5, r5, r1
 800e0c6:	4629      	mov	r1, r5
 800e0c8:	4638      	mov	r0, r7
 800e0ca:	f7ff ffa7 	bl	800e01c <sbrk_aligned>
 800e0ce:	3001      	adds	r0, #1
 800e0d0:	d037      	beq.n	800e142 <_malloc_r+0xe6>
 800e0d2:	6823      	ldr	r3, [r4, #0]
 800e0d4:	442b      	add	r3, r5
 800e0d6:	6023      	str	r3, [r4, #0]
 800e0d8:	f8d8 3000 	ldr.w	r3, [r8]
 800e0dc:	2b00      	cmp	r3, #0
 800e0de:	d038      	beq.n	800e152 <_malloc_r+0xf6>
 800e0e0:	685a      	ldr	r2, [r3, #4]
 800e0e2:	42a2      	cmp	r2, r4
 800e0e4:	d12b      	bne.n	800e13e <_malloc_r+0xe2>
 800e0e6:	2200      	movs	r2, #0
 800e0e8:	605a      	str	r2, [r3, #4]
 800e0ea:	e00f      	b.n	800e10c <_malloc_r+0xb0>
 800e0ec:	6822      	ldr	r2, [r4, #0]
 800e0ee:	1b52      	subs	r2, r2, r5
 800e0f0:	d41f      	bmi.n	800e132 <_malloc_r+0xd6>
 800e0f2:	2a0b      	cmp	r2, #11
 800e0f4:	d917      	bls.n	800e126 <_malloc_r+0xca>
 800e0f6:	1961      	adds	r1, r4, r5
 800e0f8:	42a3      	cmp	r3, r4
 800e0fa:	6025      	str	r5, [r4, #0]
 800e0fc:	bf18      	it	ne
 800e0fe:	6059      	strne	r1, [r3, #4]
 800e100:	6863      	ldr	r3, [r4, #4]
 800e102:	bf08      	it	eq
 800e104:	f8c8 1000 	streq.w	r1, [r8]
 800e108:	5162      	str	r2, [r4, r5]
 800e10a:	604b      	str	r3, [r1, #4]
 800e10c:	4638      	mov	r0, r7
 800e10e:	f104 060b 	add.w	r6, r4, #11
 800e112:	f000 f829 	bl	800e168 <__malloc_unlock>
 800e116:	f026 0607 	bic.w	r6, r6, #7
 800e11a:	1d23      	adds	r3, r4, #4
 800e11c:	1af2      	subs	r2, r6, r3
 800e11e:	d0ae      	beq.n	800e07e <_malloc_r+0x22>
 800e120:	1b9b      	subs	r3, r3, r6
 800e122:	50a3      	str	r3, [r4, r2]
 800e124:	e7ab      	b.n	800e07e <_malloc_r+0x22>
 800e126:	42a3      	cmp	r3, r4
 800e128:	6862      	ldr	r2, [r4, #4]
 800e12a:	d1dd      	bne.n	800e0e8 <_malloc_r+0x8c>
 800e12c:	f8c8 2000 	str.w	r2, [r8]
 800e130:	e7ec      	b.n	800e10c <_malloc_r+0xb0>
 800e132:	4623      	mov	r3, r4
 800e134:	6864      	ldr	r4, [r4, #4]
 800e136:	e7ac      	b.n	800e092 <_malloc_r+0x36>
 800e138:	4634      	mov	r4, r6
 800e13a:	6876      	ldr	r6, [r6, #4]
 800e13c:	e7b4      	b.n	800e0a8 <_malloc_r+0x4c>
 800e13e:	4613      	mov	r3, r2
 800e140:	e7cc      	b.n	800e0dc <_malloc_r+0x80>
 800e142:	230c      	movs	r3, #12
 800e144:	603b      	str	r3, [r7, #0]
 800e146:	4638      	mov	r0, r7
 800e148:	f000 f80e 	bl	800e168 <__malloc_unlock>
 800e14c:	e797      	b.n	800e07e <_malloc_r+0x22>
 800e14e:	6025      	str	r5, [r4, #0]
 800e150:	e7dc      	b.n	800e10c <_malloc_r+0xb0>
 800e152:	605b      	str	r3, [r3, #4]
 800e154:	deff      	udf	#255	; 0xff
 800e156:	bf00      	nop
 800e158:	20005c94 	.word	0x20005c94

0800e15c <__malloc_lock>:
 800e15c:	4801      	ldr	r0, [pc, #4]	; (800e164 <__malloc_lock+0x8>)
 800e15e:	f7ff bf01 	b.w	800df64 <__retarget_lock_acquire_recursive>
 800e162:	bf00      	nop
 800e164:	20005c90 	.word	0x20005c90

0800e168 <__malloc_unlock>:
 800e168:	4801      	ldr	r0, [pc, #4]	; (800e170 <__malloc_unlock+0x8>)
 800e16a:	f7ff befc 	b.w	800df66 <__retarget_lock_release_recursive>
 800e16e:	bf00      	nop
 800e170:	20005c90 	.word	0x20005c90

0800e174 <_malloc_usable_size_r>:
 800e174:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e178:	1f18      	subs	r0, r3, #4
 800e17a:	2b00      	cmp	r3, #0
 800e17c:	bfbc      	itt	lt
 800e17e:	580b      	ldrlt	r3, [r1, r0]
 800e180:	18c0      	addlt	r0, r0, r3
 800e182:	4770      	bx	lr

0800e184 <_sbrk_r>:
 800e184:	b538      	push	{r3, r4, r5, lr}
 800e186:	4d06      	ldr	r5, [pc, #24]	; (800e1a0 <_sbrk_r+0x1c>)
 800e188:	2300      	movs	r3, #0
 800e18a:	4604      	mov	r4, r0
 800e18c:	4608      	mov	r0, r1
 800e18e:	602b      	str	r3, [r5, #0]
 800e190:	f7f7 fb18 	bl	80057c4 <_sbrk>
 800e194:	1c43      	adds	r3, r0, #1
 800e196:	d102      	bne.n	800e19e <_sbrk_r+0x1a>
 800e198:	682b      	ldr	r3, [r5, #0]
 800e19a:	b103      	cbz	r3, 800e19e <_sbrk_r+0x1a>
 800e19c:	6023      	str	r3, [r4, #0]
 800e19e:	bd38      	pop	{r3, r4, r5, pc}
 800e1a0:	20005c9c 	.word	0x20005c9c

0800e1a4 <_init>:
 800e1a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e1a6:	bf00      	nop
 800e1a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e1aa:	bc08      	pop	{r3}
 800e1ac:	469e      	mov	lr, r3
 800e1ae:	4770      	bx	lr

0800e1b0 <_fini>:
 800e1b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e1b2:	bf00      	nop
 800e1b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e1b6:	bc08      	pop	{r3}
 800e1b8:	469e      	mov	lr, r3
 800e1ba:	4770      	bx	lr
