library ieee;
use ieee.std_logic_1164.all;

entity rca is
    port(
        a, b : in std_logic;
        y : out std_logic);
end rca;

architecture gate_xor of rca is

begin
    y <= a xor b;
end gate_xor; 