m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/local/ITAM/esotomayg/Documents/Logic_Circuits/examen/simulation/modelsim
Epar_impar_ex3
Z1 w1539354557
Z2 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z3 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z4 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z5 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z6 8/home/local/ITAM/esotomayg/Documents/Logic_Circuits/examen/par_impar_ex3.vhd
Z7 F/home/local/ITAM/esotomayg/Documents/Logic_Circuits/examen/par_impar_ex3.vhd
l0
L6
VGn>AX<e=YIznlJA95MOEJ0
!s100 Gc7LI>a2VkciV_JKacOoN0
Z8 OV;C;10.5b;63
31
Z9 !s110 1539354614
!i10b 1
Z10 !s108 1539354613.000000
Z11 !s90 -reportprogress|300|-93|-work|work|/home/local/ITAM/esotomayg/Documents/Logic_Circuits/examen/par_impar_ex3.vhd|
Z12 !s107 /home/local/ITAM/esotomayg/Documents/Logic_Circuits/examen/par_impar_ex3.vhd|
!i113 1
Z13 o-93 -work work
Z14 tExplicit 1 CvgOpt 0
Afunction_table
R2
R3
R4
R5
DEx4 work 13 par_impar_ex3 0 22 Gn>AX<e=YIznlJA95MOEJ0
l17
L15
VSAS8SV@4B3lUFKzjDlZ;E1
!s100 KFR?@8=oSECYUbIalJ=Xb1
R8
31
R9
!i10b 1
R10
R11
R12
!i113 1
R13
R14
