\hypertarget{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h}{}\doxysection{Dave/\+Model/\+A\+P\+P\+S/\+F\+R\+E\+E\+R\+T\+O\+S/v4\+\_\+1\+\_\+2/\+Templates/portable/\+Keil/\+A\+R\+M\+\_\+\+C\+M4\+F/portmacro\+\_\+mpu.h File Reference}
\label{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h}\index{Dave/Model/APPS/FREERTOS/v4\_1\_2/Templates/portable/Keil/ARM\_CM4F/portmacro\_mpu.h@{Dave/Model/APPS/FREERTOS/v4\_1\_2/Templates/portable/Keil/ARM\_CM4F/portmacro\_mpu.h}}
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_m_p_u___r_e_g_i_o_n___r_e_g_i_s_t_e_r_s}{M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+R\+E\+G\+I\+S\+T\+E\+RS}}
\item 
struct \mbox{\hyperlink{struct_m_p_u___s_e_t_t_i_n_g_s}{M\+P\+U\+\_\+\+S\+E\+T\+T\+I\+N\+GS}}
\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_add0bdbfef5abf241c7774f68bde42f1d}{port\+C\+H\+AR}}~char
\item 
\#define \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a1bbe1ef117ec274ef919e0a930c888ac}{port\+F\+L\+O\+AT}}~float
\item 
\#define \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a4711ce186a903a14bc8ea7c8650b4f61}{port\+D\+O\+U\+B\+LE}}~double
\item 
\#define \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a6bbebff6020ac333ab6ec2ffd7f77001}{port\+L\+O\+NG}}~long
\item 
\#define \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a42e62d5881b12ff2a5c659576c64d003}{port\+S\+H\+O\+RT}}~short
\item 
\#define \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_ab0a294066ac7369b8f59a52d9491a92c}{port\+S\+T\+A\+C\+K\+\_\+\+T\+Y\+PE}}~uint32\+\_\+t
\item 
\#define \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a1ebe82d24d764ae4e352f7c3a9f92c01}{port\+B\+A\+S\+E\+\_\+\+T\+Y\+PE}}~long
\item 
\#define \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a72723ba1e4a85ca14f25c2b9e066613d}{port\+M\+A\+X\+\_\+\+D\+E\+L\+AY}}~( \mbox{\hyperlink{_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h_aa69c48c6e902ce54f70886e6573c92a9}{Tick\+Type\+\_\+t}} ) 0xffffffff\+UL
\item 
\#define \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a62e53bc6d3fa5c4bf4e65ab2752930f3}{port\+T\+I\+C\+K\+\_\+\+T\+Y\+P\+E\+\_\+\+I\+S\+\_\+\+A\+T\+O\+M\+IC}}~1
\item 
\#define \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a63d7ba028eb2432720bb5c7d626a8d7e}{port\+U\+S\+I\+N\+G\+\_\+\+M\+P\+U\+\_\+\+W\+R\+A\+P\+P\+E\+RS}}~1
\item 
\#define \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a27b7e11718b2ec5b5217e60f3b9e8aec}{port\+P\+R\+I\+V\+I\+L\+E\+G\+E\+\_\+\+B\+IT}}~( 0x80000000\+UL )
\item 
\#define \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a5734e533fa14ffe54fcc68374f85b7f6}{port\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+R\+E\+A\+D\+\_\+\+W\+R\+I\+TE}}~( 0x03\+UL $<$$<$ 24UL )
\item 
\#define \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a1a44c7b52e1abb7038f69edf50f1f9b8}{port\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+P\+R\+I\+V\+I\+L\+E\+G\+E\+D\+\_\+\+R\+E\+A\+D\+\_\+\+O\+N\+LY}}~( 0x05\+UL $<$$<$ 24UL )
\item 
\#define \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a8e5e113fc0e10d7bc0197f2c6a498ec2}{port\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+R\+E\+A\+D\+\_\+\+O\+N\+LY}}~( 0x06\+UL $<$$<$ 24UL )
\item 
\#define \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_aa97df55904d7519d4b749d9b51a4afd5}{port\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+P\+R\+I\+V\+I\+L\+E\+G\+E\+D\+\_\+\+R\+E\+A\+D\+\_\+\+W\+R\+I\+TE}}~( 0x01\+UL $<$$<$ 24UL )
\item 
\#define \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_acdf3265552e1b47b077ca1af48fada0c}{port\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+C\+A\+C\+H\+E\+A\+B\+L\+E\+\_\+\+B\+U\+F\+F\+E\+R\+A\+B\+LE}}~( 0x07\+UL $<$$<$ 16UL )
\item 
\#define \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a60a2ba380940d5cdf6ee27f2dce08c6a}{port\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+E\+X\+E\+C\+U\+T\+E\+\_\+\+N\+E\+V\+ER}}~( 0x01\+UL $<$$<$ 28UL )
\item 
\#define \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a98374efce189d3a6a0ec99d80ba1619e}{port\+U\+N\+P\+R\+I\+V\+I\+L\+E\+G\+E\+D\+\_\+\+F\+L\+A\+S\+H\+\_\+\+R\+E\+G\+I\+ON}}~( 0\+UL )
\item 
\#define \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a05e35f210f0e58fe583100a87cb16719}{port\+P\+R\+I\+V\+I\+L\+E\+G\+E\+D\+\_\+\+F\+L\+A\+S\+H\+\_\+\+R\+E\+G\+I\+ON}}~( 1UL )
\item 
\#define \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a32c2c550dd5989c7edc9a951c2e19fe1}{port\+P\+R\+I\+V\+I\+L\+E\+G\+E\+D\+\_\+\+R\+A\+M\+\_\+\+R\+E\+G\+I\+ON}}~( 2UL )
\item 
\#define \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_aeaefa4b13d55ffc30d2ee1e65f0f9f81}{port\+G\+E\+N\+E\+R\+A\+L\+\_\+\+P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+S\+\_\+\+R\+E\+G\+I\+ON}}~( 3UL )
\item 
\#define \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a1b0959d7e83d42f6c1dccbfe2535e3d5}{port\+S\+T\+A\+C\+K\+\_\+\+R\+E\+G\+I\+ON}}~( 4UL )
\item 
\#define \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a7c87d488b9742426ef09ae95c75e1f43}{port\+F\+I\+R\+S\+T\+\_\+\+C\+O\+N\+F\+I\+G\+U\+R\+A\+B\+L\+E\+\_\+\+R\+E\+G\+I\+ON}}~( 5UL )
\item 
\#define \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_aef7f2f8670e4dcc37d13e55236cc8c12}{port\+L\+A\+S\+T\+\_\+\+C\+O\+N\+F\+I\+G\+U\+R\+A\+B\+L\+E\+\_\+\+R\+E\+G\+I\+ON}}~( 7UL )
\item 
\#define \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_aca7e1a8a568a38b74cc9db10c8efebda}{port\+N\+U\+M\+\_\+\+C\+O\+N\+F\+I\+G\+U\+R\+A\+B\+L\+E\+\_\+\+R\+E\+G\+I\+O\+NS}}~( ( \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_aef7f2f8670e4dcc37d13e55236cc8c12}{port\+L\+A\+S\+T\+\_\+\+C\+O\+N\+F\+I\+G\+U\+R\+A\+B\+L\+E\+\_\+\+R\+E\+G\+I\+ON}} -\/ \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a7c87d488b9742426ef09ae95c75e1f43}{port\+F\+I\+R\+S\+T\+\_\+\+C\+O\+N\+F\+I\+G\+U\+R\+A\+B\+L\+E\+\_\+\+R\+E\+G\+I\+ON}} ) + 1 )
\item 
\#define \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_ae12a3a7fad41e9756e95b6cac92a9af0}{port\+T\+O\+T\+A\+L\+\_\+\+N\+U\+M\+\_\+\+R\+E\+G\+I\+O\+NS}}~( \mbox{\hyperlink{_model_2_a_p_p_s_2_f_r_e_e_r_t_o_s_2v4__1__2_2_templates_2portable_8h_aca7e1a8a568a38b74cc9db10c8efebda}{port\+N\+U\+M\+\_\+\+C\+O\+N\+F\+I\+G\+U\+R\+A\+B\+L\+E\+\_\+\+R\+E\+G\+I\+O\+NS}} + 1 ) /$\ast$ Plus one to make space for the stack region. $\ast$/
\item 
\#define \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a4f07a5bb1b812fbf43b245ef14de01d4}{port\+S\+W\+I\+T\+C\+H\+\_\+\+T\+O\+\_\+\+U\+S\+E\+R\+\_\+\+M\+O\+DE}}()~\mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a1559396bf151310d1c825c5239317a3b}{v\+Port\+Switch\+To\+User\+Mode}}()
\item 
\#define \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a21adaab1601f6a0f35ba550a43060830}{port\+S\+T\+A\+C\+K\+\_\+\+G\+R\+O\+W\+TH}}~( -\/1 )
\item 
\#define \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a554d9322ce7f698a86a22b21234bd8cd}{port\+T\+I\+C\+K\+\_\+\+P\+E\+R\+I\+O\+D\+\_\+\+MS}}~( ( \mbox{\hyperlink{_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h_aa69c48c6e902ce54f70886e6573c92a9}{Tick\+Type\+\_\+t}} ) 1000 / \mbox{\hyperlink{_free_r_t_o_s_config_8h_a2f0258dd1e3b877e5bc013be54c2db6a}{config\+T\+I\+C\+K\+\_\+\+R\+A\+T\+E\+\_\+\+HZ}} )
\item 
\#define \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_ab9091ce3940d8bd93ec850122a2c6a1c}{port\+B\+Y\+T\+E\+\_\+\+A\+L\+I\+G\+N\+M\+E\+NT}}~8
\item 
\#define \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a6e3fcd078a96185dea9b8ed5dd10db44}{port\+S\+Y\+\_\+\+F\+U\+L\+L\+\_\+\+R\+E\+A\+D\+\_\+\+W\+R\+I\+TE}}~( 15 )
\item 
\#define \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a1af21c2697be7f3b699e3bafec1bd413}{port\+S\+V\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+S\+C\+H\+E\+D\+U\+L\+ER}}~0
\item 
\#define \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a176834b4b22e63f73e0220d6fb65f7a5}{port\+S\+V\+C\+\_\+\+Y\+I\+E\+LD}}~1
\item 
\#define \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a12bdd199a81c50bf89474922c0f4c9f8}{port\+S\+V\+C\+\_\+\+R\+A\+I\+S\+E\+\_\+\+P\+R\+I\+V\+I\+L\+E\+GE}}~2
\item 
\#define \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_ae1ff06193615f5130b5a97dc9e708fc7}{port\+Y\+I\+E\+LD}}()~\+\_\+\+\_\+asm\{ S\+VC \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a176834b4b22e63f73e0220d6fb65f7a5}{port\+S\+V\+C\+\_\+\+Y\+I\+E\+LD}} \}
\item 
\#define \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a664746b0d63d7f84baf1092ff4feeef9}{port\+Y\+I\+E\+L\+D\+\_\+\+W\+I\+T\+H\+I\+N\+\_\+\+A\+PI}}()
\item 
\#define \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_ae42817ecbd6fe76d846a89cc0fcd0d95}{port\+N\+V\+I\+C\+\_\+\+I\+N\+T\+\_\+\+C\+T\+R\+L\+\_\+\+R\+EG}}~( $\ast$ ( ( volatile uint32\+\_\+t $\ast$ ) 0xe000ed04 ) )
\item 
\#define \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a16830bf8349e14cdeed05193af234d5e}{port\+N\+V\+I\+C\+\_\+\+P\+E\+N\+D\+S\+V\+S\+E\+T\+\_\+\+B\+IT}}~( 1UL $<$$<$ 28UL )
\item 
\#define \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a63b994040c62c9685490a71c87a13d8a}{port\+E\+N\+D\+\_\+\+S\+W\+I\+T\+C\+H\+I\+N\+G\+\_\+\+I\+SR}}(x\+Switch\+Required)~if( x\+Switch\+Required ) \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_ae42817ecbd6fe76d846a89cc0fcd0d95}{port\+N\+V\+I\+C\+\_\+\+I\+N\+T\+\_\+\+C\+T\+R\+L\+\_\+\+R\+EG}} = \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a16830bf8349e14cdeed05193af234d5e}{port\+N\+V\+I\+C\+\_\+\+P\+E\+N\+D\+S\+V\+S\+E\+T\+\_\+\+B\+IT}}
\item 
\#define \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_aac6850c66595efdc02a8bbb95fb4648e}{port\+Y\+I\+E\+L\+D\+\_\+\+F\+R\+O\+M\+\_\+\+I\+SR}}(x)~\mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a63b994040c62c9685490a71c87a13d8a}{port\+E\+N\+D\+\_\+\+S\+W\+I\+T\+C\+H\+I\+N\+G\+\_\+\+I\+SR}}( x )
\item 
\#define \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a6e3d10ee1a0734a647ca192523c2cfc1}{port\+D\+I\+S\+A\+B\+L\+E\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+TS}}()~\mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a9021d55b208c59fc725af4e7c330a417}{v\+Port\+Raise\+B\+A\+S\+E\+P\+RI}}()
\item 
\#define \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_abc47e85a6befbb47961ad5ee7aa57173}{port\+E\+N\+A\+B\+L\+E\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+TS}}()~\mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_aa91c969157d79120a26ea3531474e3f5}{v\+Port\+Set\+B\+A\+S\+E\+P\+RI}}(0)
\item 
\#define \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a8a09321ad004019f3c8d0f2e4d7224c7}{port\+E\+N\+T\+E\+R\+\_\+\+C\+R\+I\+T\+I\+C\+AL}}()~\mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a2ed3554a3de09a3bd09d396ee081ab69}{v\+Port\+Enter\+Critical}}()
\item 
\#define \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a529358e6147881dd881c890ade21c9bd}{port\+E\+X\+I\+T\+\_\+\+C\+R\+I\+T\+I\+C\+AL}}()~\mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_aed20ada05b957181a0de042802a82a5b}{v\+Port\+Exit\+Critical}}()
\item 
\#define \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a31b4260dbc1823ba80b578f86eb15a98}{port\+S\+E\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+M\+A\+S\+K\+\_\+\+F\+R\+O\+M\+\_\+\+I\+SR}}()~\mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a1ae9e6953da44984c5595ad82b3c0af3}{ul\+Port\+Raise\+B\+A\+S\+E\+P\+RI}}()
\item 
\#define \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a79d65a5d0f6f9133a0739832e9d8367e}{port\+C\+L\+E\+A\+R\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+M\+A\+S\+K\+\_\+\+F\+R\+O\+M\+\_\+\+I\+SR}}(x)~\mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_aa91c969157d79120a26ea3531474e3f5}{v\+Port\+Set\+B\+A\+S\+E\+P\+RI}}(x)
\item 
\#define \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_aebb8c3a87d591f60f974772be0ee798d}{config\+U\+S\+E\+\_\+\+P\+O\+R\+T\+\_\+\+O\+P\+T\+I\+M\+I\+S\+E\+D\+\_\+\+T\+A\+S\+K\+\_\+\+S\+E\+L\+E\+C\+T\+I\+ON}}~1
\item 
\#define \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a113cd9b8401284194da8ddc4569aa484}{port\+R\+E\+C\+O\+R\+D\+\_\+\+R\+E\+A\+D\+Y\+\_\+\+P\+R\+I\+O\+R\+I\+TY}}(ux\+Priority,  ux\+Ready\+Priorities)~( ux\+Ready\+Priorities ) $\vert$= ( 1UL $<$$<$ ( ux\+Priority ) )
\item 
\#define \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_aab771d12c0912d93d52a586628fb18a6}{port\+R\+E\+S\+E\+T\+\_\+\+R\+E\+A\+D\+Y\+\_\+\+P\+R\+I\+O\+R\+I\+TY}}(ux\+Priority,  ux\+Ready\+Priorities)~( ux\+Ready\+Priorities ) \&= $\sim$( 1UL $<$$<$ ( ux\+Priority ) )
\item 
\#define \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a5ed536be98084ed8c77c95d79a2688ee}{port\+G\+E\+T\+\_\+\+H\+I\+G\+H\+E\+S\+T\+\_\+\+P\+R\+I\+O\+R\+I\+TY}}(ux\+Top\+Priority,  ux\+Ready\+Priorities)~ux\+Top\+Priority = ( 31UL -\/ ( uint32\+\_\+t ) \+\_\+\+\_\+clz( ( ux\+Ready\+Priorities ) ) )
\item 
\#define \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a2921e1c5a1f974dfa01ae44d1f665f14}{port\+T\+A\+S\+K\+\_\+\+F\+U\+N\+C\+T\+I\+O\+N\+\_\+\+P\+R\+O\+TO}}(v\+Function,  pv\+Parameters)~void v\+Function( void $\ast$pv\+Parameters )
\item 
\#define \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a3a289793652f505c538abea27045ccdf}{port\+T\+A\+S\+K\+\_\+\+F\+U\+N\+C\+T\+I\+ON}}(v\+Function,  pv\+Parameters)~void v\+Function( void $\ast$pv\+Parameters )
\item 
\#define \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a23c54dff0b50ff35563ef06c6d6d1835}{port\+N\+OP}}()
\item 
\#define \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a73448585c9c9e96500c2f0c9ea824601}{port\+I\+N\+L\+I\+NE}}~\+\_\+\+\_\+inline
\item 
\#define \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_aaa356ca7932487d20a42d6839842d308}{port\+F\+O\+R\+C\+E\+\_\+\+I\+N\+L\+I\+NE}}~\+\_\+\+\_\+forceinline
\end{DoxyCompactItemize}
\doxysubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_ab0a294066ac7369b8f59a52d9491a92c}{port\+S\+T\+A\+C\+K\+\_\+\+T\+Y\+PE}} \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{Stack\+Type\+\_\+t}}
\item 
typedef long \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a46fb21e00ae0729d7515c0fbf2269796}{Base\+Type\+\_\+t}}
\item 
typedef unsigned long \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a646f89d4298e4f5afd522202b11cb2e6}{U\+Base\+Type\+\_\+t}}
\item 
typedef uint32\+\_\+t \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_aa69c48c6e902ce54f70886e6573c92a9}{Tick\+Type\+\_\+t}}
\item 
typedef struct \mbox{\hyperlink{struct_m_p_u___r_e_g_i_o_n___r_e_g_i_s_t_e_r_s}{M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+R\+E\+G\+I\+S\+T\+E\+RS}} \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a1cbfacfca1c21e805d515664a566cd93}{x\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+R\+E\+G\+I\+S\+T\+E\+RS}}
\item 
typedef struct \mbox{\hyperlink{struct_m_p_u___s_e_t_t_i_n_g_s}{M\+P\+U\+\_\+\+S\+E\+T\+T\+I\+N\+GS}} \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a0f8f90148a90e1be9815fda669fc0e28}{x\+M\+P\+U\+\_\+\+S\+E\+T\+T\+I\+N\+GS}}
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a1559396bf151310d1c825c5239317a3b}{v\+Port\+Switch\+To\+User\+Mode}} (void)
\item 
void \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a2ed3554a3de09a3bd09d396ee081ab69}{v\+Port\+Enter\+Critical}} (void)
\item 
void \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_aed20ada05b957181a0de042802a82a5b}{v\+Port\+Exit\+Critical}} (void)
\item 
static \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_aaa356ca7932487d20a42d6839842d308}{port\+F\+O\+R\+C\+E\+\_\+\+I\+N\+L\+I\+NE}} void \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_aa91c969157d79120a26ea3531474e3f5}{v\+Port\+Set\+B\+A\+S\+E\+P\+RI}} (uint32\+\_\+t ul\+B\+A\+S\+E\+P\+RI)
\item 
static \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_aaa356ca7932487d20a42d6839842d308}{port\+F\+O\+R\+C\+E\+\_\+\+I\+N\+L\+I\+NE}} void \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a9021d55b208c59fc725af4e7c330a417}{v\+Port\+Raise\+B\+A\+S\+E\+P\+RI}} (void)
\item 
static \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_aaa356ca7932487d20a42d6839842d308}{port\+F\+O\+R\+C\+E\+\_\+\+I\+N\+L\+I\+NE}} void \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a6758106ef1bbb877377317138834427e}{v\+Port\+Clear\+B\+A\+S\+E\+P\+R\+I\+From\+I\+SR}} (void)
\item 
static \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_aaa356ca7932487d20a42d6839842d308}{port\+F\+O\+R\+C\+E\+\_\+\+I\+N\+L\+I\+NE}} uint32\+\_\+t \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a1ae9e6953da44984c5595ad82b3c0af3}{ul\+Port\+Raise\+B\+A\+S\+E\+P\+RI}} (void)
\item 
static \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_aaa356ca7932487d20a42d6839842d308}{port\+F\+O\+R\+C\+E\+\_\+\+I\+N\+L\+I\+NE}} \mbox{\hyperlink{_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h_a46fb21e00ae0729d7515c0fbf2269796}{Base\+Type\+\_\+t}} \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a6a9be2aa97aac4e7f03fe386f9281b9a}{x\+Port\+Is\+Inside\+Interrupt}} (void)
\item 
static \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_aaa356ca7932487d20a42d6839842d308}{port\+F\+O\+R\+C\+E\+\_\+\+I\+N\+L\+I\+NE}} void \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_affa31fb1dd83b8921c10b6a4d0ab1fbb}{v\+Port\+Reset\+Privilege}} (\mbox{\hyperlink{_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h_a46fb21e00ae0729d7515c0fbf2269796}{Base\+Type\+\_\+t}} x\+Running\+Privileged)
\end{DoxyCompactItemize}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_aebb8c3a87d591f60f974772be0ee798d}\label{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_aebb8c3a87d591f60f974772be0ee798d}} 
\index{portmacro\_mpu.h@{portmacro\_mpu.h}!configUSE\_PORT\_OPTIMISED\_TASK\_SELECTION@{configUSE\_PORT\_OPTIMISED\_TASK\_SELECTION}}
\index{configUSE\_PORT\_OPTIMISED\_TASK\_SELECTION@{configUSE\_PORT\_OPTIMISED\_TASK\_SELECTION}!portmacro\_mpu.h@{portmacro\_mpu.h}}
\doxysubsubsection{\texorpdfstring{configUSE\_PORT\_OPTIMISED\_TASK\_SELECTION}{configUSE\_PORT\_OPTIMISED\_TASK\_SELECTION}}
{\footnotesize\ttfamily \#define config\+U\+S\+E\+\_\+\+P\+O\+R\+T\+\_\+\+O\+P\+T\+I\+M\+I\+S\+E\+D\+\_\+\+T\+A\+S\+K\+\_\+\+S\+E\+L\+E\+C\+T\+I\+ON~1}



Definition at line 159 of file portmacro\+\_\+mpu.\+h.

\mbox{\Hypertarget{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a1ebe82d24d764ae4e352f7c3a9f92c01}\label{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a1ebe82d24d764ae4e352f7c3a9f92c01}} 
\index{portmacro\_mpu.h@{portmacro\_mpu.h}!portBASE\_TYPE@{portBASE\_TYPE}}
\index{portBASE\_TYPE@{portBASE\_TYPE}!portmacro\_mpu.h@{portmacro\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portBASE\_TYPE}{portBASE\_TYPE}}
{\footnotesize\ttfamily \#define port\+B\+A\+S\+E\+\_\+\+T\+Y\+PE~long}



Definition at line 54 of file portmacro\+\_\+mpu.\+h.

\mbox{\Hypertarget{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_ab9091ce3940d8bd93ec850122a2c6a1c}\label{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_ab9091ce3940d8bd93ec850122a2c6a1c}} 
\index{portmacro\_mpu.h@{portmacro\_mpu.h}!portBYTE\_ALIGNMENT@{portBYTE\_ALIGNMENT}}
\index{portBYTE\_ALIGNMENT@{portBYTE\_ALIGNMENT}!portmacro\_mpu.h@{portmacro\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portBYTE\_ALIGNMENT}{portBYTE\_ALIGNMENT}}
{\footnotesize\ttfamily \#define port\+B\+Y\+T\+E\+\_\+\+A\+L\+I\+G\+N\+M\+E\+NT~8}



Definition at line 112 of file portmacro\+\_\+mpu.\+h.

\mbox{\Hypertarget{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_add0bdbfef5abf241c7774f68bde42f1d}\label{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_add0bdbfef5abf241c7774f68bde42f1d}} 
\index{portmacro\_mpu.h@{portmacro\_mpu.h}!portCHAR@{portCHAR}}
\index{portCHAR@{portCHAR}!portmacro\_mpu.h@{portmacro\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portCHAR}{portCHAR}}
{\footnotesize\ttfamily \#define port\+C\+H\+AR~char}



Definition at line 48 of file portmacro\+\_\+mpu.\+h.

\mbox{\Hypertarget{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a79d65a5d0f6f9133a0739832e9d8367e}\label{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a79d65a5d0f6f9133a0739832e9d8367e}} 
\index{portmacro\_mpu.h@{portmacro\_mpu.h}!portCLEAR\_INTERRUPT\_MASK\_FROM\_ISR@{portCLEAR\_INTERRUPT\_MASK\_FROM\_ISR}}
\index{portCLEAR\_INTERRUPT\_MASK\_FROM\_ISR@{portCLEAR\_INTERRUPT\_MASK\_FROM\_ISR}!portmacro\_mpu.h@{portmacro\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portCLEAR\_INTERRUPT\_MASK\_FROM\_ISR}{portCLEAR\_INTERRUPT\_MASK\_FROM\_ISR}}
{\footnotesize\ttfamily \#define port\+C\+L\+E\+A\+R\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+M\+A\+S\+K\+\_\+\+F\+R\+O\+M\+\_\+\+I\+SR(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~\mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_aa91c969157d79120a26ea3531474e3f5}{v\+Port\+Set\+B\+A\+S\+E\+P\+RI}}(x)}



Definition at line 153 of file portmacro\+\_\+mpu.\+h.

\mbox{\Hypertarget{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a6e3d10ee1a0734a647ca192523c2cfc1}\label{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a6e3d10ee1a0734a647ca192523c2cfc1}} 
\index{portmacro\_mpu.h@{portmacro\_mpu.h}!portDISABLE\_INTERRUPTS@{portDISABLE\_INTERRUPTS}}
\index{portDISABLE\_INTERRUPTS@{portDISABLE\_INTERRUPTS}!portmacro\_mpu.h@{portmacro\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portDISABLE\_INTERRUPTS}{portDISABLE\_INTERRUPTS}}
{\footnotesize\ttfamily \#define port\+D\+I\+S\+A\+B\+L\+E\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+TS(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a9021d55b208c59fc725af4e7c330a417}{v\+Port\+Raise\+B\+A\+S\+E\+P\+RI}}()}



Definition at line 148 of file portmacro\+\_\+mpu.\+h.

\mbox{\Hypertarget{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a4711ce186a903a14bc8ea7c8650b4f61}\label{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a4711ce186a903a14bc8ea7c8650b4f61}} 
\index{portmacro\_mpu.h@{portmacro\_mpu.h}!portDOUBLE@{portDOUBLE}}
\index{portDOUBLE@{portDOUBLE}!portmacro\_mpu.h@{portmacro\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portDOUBLE}{portDOUBLE}}
{\footnotesize\ttfamily \#define port\+D\+O\+U\+B\+LE~double}



Definition at line 50 of file portmacro\+\_\+mpu.\+h.

\mbox{\Hypertarget{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_abc47e85a6befbb47961ad5ee7aa57173}\label{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_abc47e85a6befbb47961ad5ee7aa57173}} 
\index{portmacro\_mpu.h@{portmacro\_mpu.h}!portENABLE\_INTERRUPTS@{portENABLE\_INTERRUPTS}}
\index{portENABLE\_INTERRUPTS@{portENABLE\_INTERRUPTS}!portmacro\_mpu.h@{portmacro\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portENABLE\_INTERRUPTS}{portENABLE\_INTERRUPTS}}
{\footnotesize\ttfamily \#define port\+E\+N\+A\+B\+L\+E\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+TS(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_aa91c969157d79120a26ea3531474e3f5}{v\+Port\+Set\+B\+A\+S\+E\+P\+RI}}(0)}



Definition at line 149 of file portmacro\+\_\+mpu.\+h.

\mbox{\Hypertarget{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a63b994040c62c9685490a71c87a13d8a}\label{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a63b994040c62c9685490a71c87a13d8a}} 
\index{portmacro\_mpu.h@{portmacro\_mpu.h}!portEND\_SWITCHING\_ISR@{portEND\_SWITCHING\_ISR}}
\index{portEND\_SWITCHING\_ISR@{portEND\_SWITCHING\_ISR}!portmacro\_mpu.h@{portmacro\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portEND\_SWITCHING\_ISR}{portEND\_SWITCHING\_ISR}}
{\footnotesize\ttfamily \#define port\+E\+N\+D\+\_\+\+S\+W\+I\+T\+C\+H\+I\+N\+G\+\_\+\+I\+SR(\begin{DoxyParamCaption}\item[{}]{x\+Switch\+Required }\end{DoxyParamCaption})~if( x\+Switch\+Required ) \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_ae42817ecbd6fe76d846a89cc0fcd0d95}{port\+N\+V\+I\+C\+\_\+\+I\+N\+T\+\_\+\+C\+T\+R\+L\+\_\+\+R\+EG}} = \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a16830bf8349e14cdeed05193af234d5e}{port\+N\+V\+I\+C\+\_\+\+P\+E\+N\+D\+S\+V\+S\+E\+T\+\_\+\+B\+IT}}}



Definition at line 140 of file portmacro\+\_\+mpu.\+h.

\mbox{\Hypertarget{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a8a09321ad004019f3c8d0f2e4d7224c7}\label{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a8a09321ad004019f3c8d0f2e4d7224c7}} 
\index{portmacro\_mpu.h@{portmacro\_mpu.h}!portENTER\_CRITICAL@{portENTER\_CRITICAL}}
\index{portENTER\_CRITICAL@{portENTER\_CRITICAL}!portmacro\_mpu.h@{portmacro\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portENTER\_CRITICAL}{portENTER\_CRITICAL}}
{\footnotesize\ttfamily \#define port\+E\+N\+T\+E\+R\+\_\+\+C\+R\+I\+T\+I\+C\+AL(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a2ed3554a3de09a3bd09d396ee081ab69}{v\+Port\+Enter\+Critical}}()}



Definition at line 150 of file portmacro\+\_\+mpu.\+h.

\mbox{\Hypertarget{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a529358e6147881dd881c890ade21c9bd}\label{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a529358e6147881dd881c890ade21c9bd}} 
\index{portmacro\_mpu.h@{portmacro\_mpu.h}!portEXIT\_CRITICAL@{portEXIT\_CRITICAL}}
\index{portEXIT\_CRITICAL@{portEXIT\_CRITICAL}!portmacro\_mpu.h@{portmacro\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portEXIT\_CRITICAL}{portEXIT\_CRITICAL}}
{\footnotesize\ttfamily \#define port\+E\+X\+I\+T\+\_\+\+C\+R\+I\+T\+I\+C\+AL(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_aed20ada05b957181a0de042802a82a5b}{v\+Port\+Exit\+Critical}}()}



Definition at line 151 of file portmacro\+\_\+mpu.\+h.

\mbox{\Hypertarget{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a7c87d488b9742426ef09ae95c75e1f43}\label{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a7c87d488b9742426ef09ae95c75e1f43}} 
\index{portmacro\_mpu.h@{portmacro\_mpu.h}!portFIRST\_CONFIGURABLE\_REGION@{portFIRST\_CONFIGURABLE\_REGION}}
\index{portFIRST\_CONFIGURABLE\_REGION@{portFIRST\_CONFIGURABLE\_REGION}!portmacro\_mpu.h@{portmacro\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portFIRST\_CONFIGURABLE\_REGION}{portFIRST\_CONFIGURABLE\_REGION}}
{\footnotesize\ttfamily \#define port\+F\+I\+R\+S\+T\+\_\+\+C\+O\+N\+F\+I\+G\+U\+R\+A\+B\+L\+E\+\_\+\+R\+E\+G\+I\+ON~( 5UL )}



Definition at line 89 of file portmacro\+\_\+mpu.\+h.

\mbox{\Hypertarget{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a1bbe1ef117ec274ef919e0a930c888ac}\label{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a1bbe1ef117ec274ef919e0a930c888ac}} 
\index{portmacro\_mpu.h@{portmacro\_mpu.h}!portFLOAT@{portFLOAT}}
\index{portFLOAT@{portFLOAT}!portmacro\_mpu.h@{portmacro\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portFLOAT}{portFLOAT}}
{\footnotesize\ttfamily \#define port\+F\+L\+O\+AT~float}



Definition at line 49 of file portmacro\+\_\+mpu.\+h.

\mbox{\Hypertarget{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_aaa356ca7932487d20a42d6839842d308}\label{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_aaa356ca7932487d20a42d6839842d308}} 
\index{portmacro\_mpu.h@{portmacro\_mpu.h}!portFORCE\_INLINE@{portFORCE\_INLINE}}
\index{portFORCE\_INLINE@{portFORCE\_INLINE}!portmacro\_mpu.h@{portmacro\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portFORCE\_INLINE}{portFORCE\_INLINE}}
{\footnotesize\ttfamily \#define port\+F\+O\+R\+C\+E\+\_\+\+I\+N\+L\+I\+NE~\+\_\+\+\_\+forceinline}



Definition at line 198 of file portmacro\+\_\+mpu.\+h.

\mbox{\Hypertarget{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_aeaefa4b13d55ffc30d2ee1e65f0f9f81}\label{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_aeaefa4b13d55ffc30d2ee1e65f0f9f81}} 
\index{portmacro\_mpu.h@{portmacro\_mpu.h}!portGENERAL\_PERIPHERALS\_REGION@{portGENERAL\_PERIPHERALS\_REGION}}
\index{portGENERAL\_PERIPHERALS\_REGION@{portGENERAL\_PERIPHERALS\_REGION}!portmacro\_mpu.h@{portmacro\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portGENERAL\_PERIPHERALS\_REGION}{portGENERAL\_PERIPHERALS\_REGION}}
{\footnotesize\ttfamily \#define port\+G\+E\+N\+E\+R\+A\+L\+\_\+\+P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+S\+\_\+\+R\+E\+G\+I\+ON~( 3UL )}



Definition at line 87 of file portmacro\+\_\+mpu.\+h.

\mbox{\Hypertarget{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a5ed536be98084ed8c77c95d79a2688ee}\label{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a5ed536be98084ed8c77c95d79a2688ee}} 
\index{portmacro\_mpu.h@{portmacro\_mpu.h}!portGET\_HIGHEST\_PRIORITY@{portGET\_HIGHEST\_PRIORITY}}
\index{portGET\_HIGHEST\_PRIORITY@{portGET\_HIGHEST\_PRIORITY}!portmacro\_mpu.h@{portmacro\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portGET\_HIGHEST\_PRIORITY}{portGET\_HIGHEST\_PRIORITY}}
{\footnotesize\ttfamily \#define port\+G\+E\+T\+\_\+\+H\+I\+G\+H\+E\+S\+T\+\_\+\+P\+R\+I\+O\+R\+I\+TY(\begin{DoxyParamCaption}\item[{}]{ux\+Top\+Priority,  }\item[{}]{ux\+Ready\+Priorities }\end{DoxyParamCaption})~ux\+Top\+Priority = ( 31UL -\/ ( uint32\+\_\+t ) \+\_\+\+\_\+clz( ( ux\+Ready\+Priorities ) ) )}



Definition at line 175 of file portmacro\+\_\+mpu.\+h.

\mbox{\Hypertarget{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a73448585c9c9e96500c2f0c9ea824601}\label{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a73448585c9c9e96500c2f0c9ea824601}} 
\index{portmacro\_mpu.h@{portmacro\_mpu.h}!portINLINE@{portINLINE}}
\index{portINLINE@{portINLINE}!portmacro\_mpu.h@{portmacro\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portINLINE}{portINLINE}}
{\footnotesize\ttfamily \#define port\+I\+N\+L\+I\+NE~\+\_\+\+\_\+inline}



Definition at line 195 of file portmacro\+\_\+mpu.\+h.

\mbox{\Hypertarget{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_aef7f2f8670e4dcc37d13e55236cc8c12}\label{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_aef7f2f8670e4dcc37d13e55236cc8c12}} 
\index{portmacro\_mpu.h@{portmacro\_mpu.h}!portLAST\_CONFIGURABLE\_REGION@{portLAST\_CONFIGURABLE\_REGION}}
\index{portLAST\_CONFIGURABLE\_REGION@{portLAST\_CONFIGURABLE\_REGION}!portmacro\_mpu.h@{portmacro\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portLAST\_CONFIGURABLE\_REGION}{portLAST\_CONFIGURABLE\_REGION}}
{\footnotesize\ttfamily \#define port\+L\+A\+S\+T\+\_\+\+C\+O\+N\+F\+I\+G\+U\+R\+A\+B\+L\+E\+\_\+\+R\+E\+G\+I\+ON~( 7UL )}



Definition at line 90 of file portmacro\+\_\+mpu.\+h.

\mbox{\Hypertarget{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a6bbebff6020ac333ab6ec2ffd7f77001}\label{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a6bbebff6020ac333ab6ec2ffd7f77001}} 
\index{portmacro\_mpu.h@{portmacro\_mpu.h}!portLONG@{portLONG}}
\index{portLONG@{portLONG}!portmacro\_mpu.h@{portmacro\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portLONG}{portLONG}}
{\footnotesize\ttfamily \#define port\+L\+O\+NG~long}



Definition at line 51 of file portmacro\+\_\+mpu.\+h.

\mbox{\Hypertarget{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a72723ba1e4a85ca14f25c2b9e066613d}\label{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a72723ba1e4a85ca14f25c2b9e066613d}} 
\index{portmacro\_mpu.h@{portmacro\_mpu.h}!portMAX\_DELAY@{portMAX\_DELAY}}
\index{portMAX\_DELAY@{portMAX\_DELAY}!portmacro\_mpu.h@{portmacro\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portMAX\_DELAY}{portMAX\_DELAY}}
{\footnotesize\ttfamily \#define port\+M\+A\+X\+\_\+\+D\+E\+L\+AY~( \mbox{\hyperlink{_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h_aa69c48c6e902ce54f70886e6573c92a9}{Tick\+Type\+\_\+t}} ) 0xffffffff\+UL}



Definition at line 65 of file portmacro\+\_\+mpu.\+h.

\mbox{\Hypertarget{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_acdf3265552e1b47b077ca1af48fada0c}\label{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_acdf3265552e1b47b077ca1af48fada0c}} 
\index{portmacro\_mpu.h@{portmacro\_mpu.h}!portMPU\_REGION\_CACHEABLE\_BUFFERABLE@{portMPU\_REGION\_CACHEABLE\_BUFFERABLE}}
\index{portMPU\_REGION\_CACHEABLE\_BUFFERABLE@{portMPU\_REGION\_CACHEABLE\_BUFFERABLE}!portmacro\_mpu.h@{portmacro\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portMPU\_REGION\_CACHEABLE\_BUFFERABLE}{portMPU\_REGION\_CACHEABLE\_BUFFERABLE}}
{\footnotesize\ttfamily \#define port\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+C\+A\+C\+H\+E\+A\+B\+L\+E\+\_\+\+B\+U\+F\+F\+E\+R\+A\+B\+LE~( 0x07\+UL $<$$<$ 16UL )}



Definition at line 81 of file portmacro\+\_\+mpu.\+h.

\mbox{\Hypertarget{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a60a2ba380940d5cdf6ee27f2dce08c6a}\label{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a60a2ba380940d5cdf6ee27f2dce08c6a}} 
\index{portmacro\_mpu.h@{portmacro\_mpu.h}!portMPU\_REGION\_EXECUTE\_NEVER@{portMPU\_REGION\_EXECUTE\_NEVER}}
\index{portMPU\_REGION\_EXECUTE\_NEVER@{portMPU\_REGION\_EXECUTE\_NEVER}!portmacro\_mpu.h@{portmacro\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portMPU\_REGION\_EXECUTE\_NEVER}{portMPU\_REGION\_EXECUTE\_NEVER}}
{\footnotesize\ttfamily \#define port\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+E\+X\+E\+C\+U\+T\+E\+\_\+\+N\+E\+V\+ER~( 0x01\+UL $<$$<$ 28UL )}



Definition at line 82 of file portmacro\+\_\+mpu.\+h.

\mbox{\Hypertarget{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a1a44c7b52e1abb7038f69edf50f1f9b8}\label{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a1a44c7b52e1abb7038f69edf50f1f9b8}} 
\index{portmacro\_mpu.h@{portmacro\_mpu.h}!portMPU\_REGION\_PRIVILEGED\_READ\_ONLY@{portMPU\_REGION\_PRIVILEGED\_READ\_ONLY}}
\index{portMPU\_REGION\_PRIVILEGED\_READ\_ONLY@{portMPU\_REGION\_PRIVILEGED\_READ\_ONLY}!portmacro\_mpu.h@{portmacro\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portMPU\_REGION\_PRIVILEGED\_READ\_ONLY}{portMPU\_REGION\_PRIVILEGED\_READ\_ONLY}}
{\footnotesize\ttfamily \#define port\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+P\+R\+I\+V\+I\+L\+E\+G\+E\+D\+\_\+\+R\+E\+A\+D\+\_\+\+O\+N\+LY~( 0x05\+UL $<$$<$ 24UL )}



Definition at line 78 of file portmacro\+\_\+mpu.\+h.

\mbox{\Hypertarget{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_aa97df55904d7519d4b749d9b51a4afd5}\label{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_aa97df55904d7519d4b749d9b51a4afd5}} 
\index{portmacro\_mpu.h@{portmacro\_mpu.h}!portMPU\_REGION\_PRIVILEGED\_READ\_WRITE@{portMPU\_REGION\_PRIVILEGED\_READ\_WRITE}}
\index{portMPU\_REGION\_PRIVILEGED\_READ\_WRITE@{portMPU\_REGION\_PRIVILEGED\_READ\_WRITE}!portmacro\_mpu.h@{portmacro\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portMPU\_REGION\_PRIVILEGED\_READ\_WRITE}{portMPU\_REGION\_PRIVILEGED\_READ\_WRITE}}
{\footnotesize\ttfamily \#define port\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+P\+R\+I\+V\+I\+L\+E\+G\+E\+D\+\_\+\+R\+E\+A\+D\+\_\+\+W\+R\+I\+TE~( 0x01\+UL $<$$<$ 24UL )}



Definition at line 80 of file portmacro\+\_\+mpu.\+h.

\mbox{\Hypertarget{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a8e5e113fc0e10d7bc0197f2c6a498ec2}\label{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a8e5e113fc0e10d7bc0197f2c6a498ec2}} 
\index{portmacro\_mpu.h@{portmacro\_mpu.h}!portMPU\_REGION\_READ\_ONLY@{portMPU\_REGION\_READ\_ONLY}}
\index{portMPU\_REGION\_READ\_ONLY@{portMPU\_REGION\_READ\_ONLY}!portmacro\_mpu.h@{portmacro\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portMPU\_REGION\_READ\_ONLY}{portMPU\_REGION\_READ\_ONLY}}
{\footnotesize\ttfamily \#define port\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+R\+E\+A\+D\+\_\+\+O\+N\+LY~( 0x06\+UL $<$$<$ 24UL )}



Definition at line 79 of file portmacro\+\_\+mpu.\+h.

\mbox{\Hypertarget{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a5734e533fa14ffe54fcc68374f85b7f6}\label{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a5734e533fa14ffe54fcc68374f85b7f6}} 
\index{portmacro\_mpu.h@{portmacro\_mpu.h}!portMPU\_REGION\_READ\_WRITE@{portMPU\_REGION\_READ\_WRITE}}
\index{portMPU\_REGION\_READ\_WRITE@{portMPU\_REGION\_READ\_WRITE}!portmacro\_mpu.h@{portmacro\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portMPU\_REGION\_READ\_WRITE}{portMPU\_REGION\_READ\_WRITE}}
{\footnotesize\ttfamily \#define port\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+R\+E\+A\+D\+\_\+\+W\+R\+I\+TE~( 0x03\+UL $<$$<$ 24UL )}



Definition at line 77 of file portmacro\+\_\+mpu.\+h.

\mbox{\Hypertarget{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a23c54dff0b50ff35563ef06c6d6d1835}\label{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a23c54dff0b50ff35563ef06c6d6d1835}} 
\index{portmacro\_mpu.h@{portmacro\_mpu.h}!portNOP@{portNOP}}
\index{portNOP@{portNOP}!portmacro\_mpu.h@{portmacro\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portNOP}{portNOP}}
{\footnotesize\ttfamily \#define port\+N\+OP(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}



Definition at line 193 of file portmacro\+\_\+mpu.\+h.

\mbox{\Hypertarget{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_aca7e1a8a568a38b74cc9db10c8efebda}\label{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_aca7e1a8a568a38b74cc9db10c8efebda}} 
\index{portmacro\_mpu.h@{portmacro\_mpu.h}!portNUM\_CONFIGURABLE\_REGIONS@{portNUM\_CONFIGURABLE\_REGIONS}}
\index{portNUM\_CONFIGURABLE\_REGIONS@{portNUM\_CONFIGURABLE\_REGIONS}!portmacro\_mpu.h@{portmacro\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portNUM\_CONFIGURABLE\_REGIONS}{portNUM\_CONFIGURABLE\_REGIONS}}
{\footnotesize\ttfamily \#define port\+N\+U\+M\+\_\+\+C\+O\+N\+F\+I\+G\+U\+R\+A\+B\+L\+E\+\_\+\+R\+E\+G\+I\+O\+NS~( ( \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_aef7f2f8670e4dcc37d13e55236cc8c12}{port\+L\+A\+S\+T\+\_\+\+C\+O\+N\+F\+I\+G\+U\+R\+A\+B\+L\+E\+\_\+\+R\+E\+G\+I\+ON}} -\/ \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a7c87d488b9742426ef09ae95c75e1f43}{port\+F\+I\+R\+S\+T\+\_\+\+C\+O\+N\+F\+I\+G\+U\+R\+A\+B\+L\+E\+\_\+\+R\+E\+G\+I\+ON}} ) + 1 )}



Definition at line 91 of file portmacro\+\_\+mpu.\+h.

\mbox{\Hypertarget{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_ae42817ecbd6fe76d846a89cc0fcd0d95}\label{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_ae42817ecbd6fe76d846a89cc0fcd0d95}} 
\index{portmacro\_mpu.h@{portmacro\_mpu.h}!portNVIC\_INT\_CTRL\_REG@{portNVIC\_INT\_CTRL\_REG}}
\index{portNVIC\_INT\_CTRL\_REG@{portNVIC\_INT\_CTRL\_REG}!portmacro\_mpu.h@{portmacro\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portNVIC\_INT\_CTRL\_REG}{portNVIC\_INT\_CTRL\_REG}}
{\footnotesize\ttfamily \#define port\+N\+V\+I\+C\+\_\+\+I\+N\+T\+\_\+\+C\+T\+R\+L\+\_\+\+R\+EG~( $\ast$ ( ( volatile uint32\+\_\+t $\ast$ ) 0xe000ed04 ) )}



Definition at line 138 of file portmacro\+\_\+mpu.\+h.

\mbox{\Hypertarget{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a16830bf8349e14cdeed05193af234d5e}\label{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a16830bf8349e14cdeed05193af234d5e}} 
\index{portmacro\_mpu.h@{portmacro\_mpu.h}!portNVIC\_PENDSVSET\_BIT@{portNVIC\_PENDSVSET\_BIT}}
\index{portNVIC\_PENDSVSET\_BIT@{portNVIC\_PENDSVSET\_BIT}!portmacro\_mpu.h@{portmacro\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portNVIC\_PENDSVSET\_BIT}{portNVIC\_PENDSVSET\_BIT}}
{\footnotesize\ttfamily \#define port\+N\+V\+I\+C\+\_\+\+P\+E\+N\+D\+S\+V\+S\+E\+T\+\_\+\+B\+IT~( 1UL $<$$<$ 28UL )}



Definition at line 139 of file portmacro\+\_\+mpu.\+h.

\mbox{\Hypertarget{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a27b7e11718b2ec5b5217e60f3b9e8aec}\label{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a27b7e11718b2ec5b5217e60f3b9e8aec}} 
\index{portmacro\_mpu.h@{portmacro\_mpu.h}!portPRIVILEGE\_BIT@{portPRIVILEGE\_BIT}}
\index{portPRIVILEGE\_BIT@{portPRIVILEGE\_BIT}!portmacro\_mpu.h@{portmacro\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portPRIVILEGE\_BIT}{portPRIVILEGE\_BIT}}
{\footnotesize\ttfamily \#define port\+P\+R\+I\+V\+I\+L\+E\+G\+E\+\_\+\+B\+IT~( 0x80000000\+UL )}



Definition at line 75 of file portmacro\+\_\+mpu.\+h.

\mbox{\Hypertarget{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a05e35f210f0e58fe583100a87cb16719}\label{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a05e35f210f0e58fe583100a87cb16719}} 
\index{portmacro\_mpu.h@{portmacro\_mpu.h}!portPRIVILEGED\_FLASH\_REGION@{portPRIVILEGED\_FLASH\_REGION}}
\index{portPRIVILEGED\_FLASH\_REGION@{portPRIVILEGED\_FLASH\_REGION}!portmacro\_mpu.h@{portmacro\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portPRIVILEGED\_FLASH\_REGION}{portPRIVILEGED\_FLASH\_REGION}}
{\footnotesize\ttfamily \#define port\+P\+R\+I\+V\+I\+L\+E\+G\+E\+D\+\_\+\+F\+L\+A\+S\+H\+\_\+\+R\+E\+G\+I\+ON~( 1UL )}



Definition at line 85 of file portmacro\+\_\+mpu.\+h.

\mbox{\Hypertarget{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a32c2c550dd5989c7edc9a951c2e19fe1}\label{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a32c2c550dd5989c7edc9a951c2e19fe1}} 
\index{portmacro\_mpu.h@{portmacro\_mpu.h}!portPRIVILEGED\_RAM\_REGION@{portPRIVILEGED\_RAM\_REGION}}
\index{portPRIVILEGED\_RAM\_REGION@{portPRIVILEGED\_RAM\_REGION}!portmacro\_mpu.h@{portmacro\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portPRIVILEGED\_RAM\_REGION}{portPRIVILEGED\_RAM\_REGION}}
{\footnotesize\ttfamily \#define port\+P\+R\+I\+V\+I\+L\+E\+G\+E\+D\+\_\+\+R\+A\+M\+\_\+\+R\+E\+G\+I\+ON~( 2UL )}



Definition at line 86 of file portmacro\+\_\+mpu.\+h.

\mbox{\Hypertarget{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a113cd9b8401284194da8ddc4569aa484}\label{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a113cd9b8401284194da8ddc4569aa484}} 
\index{portmacro\_mpu.h@{portmacro\_mpu.h}!portRECORD\_READY\_PRIORITY@{portRECORD\_READY\_PRIORITY}}
\index{portRECORD\_READY\_PRIORITY@{portRECORD\_READY\_PRIORITY}!portmacro\_mpu.h@{portmacro\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portRECORD\_READY\_PRIORITY}{portRECORD\_READY\_PRIORITY}}
{\footnotesize\ttfamily \#define port\+R\+E\+C\+O\+R\+D\+\_\+\+R\+E\+A\+D\+Y\+\_\+\+P\+R\+I\+O\+R\+I\+TY(\begin{DoxyParamCaption}\item[{}]{ux\+Priority,  }\item[{}]{ux\+Ready\+Priorities }\end{DoxyParamCaption})~( ux\+Ready\+Priorities ) $\vert$= ( 1UL $<$$<$ ( ux\+Priority ) )}



Definition at line 170 of file portmacro\+\_\+mpu.\+h.

\mbox{\Hypertarget{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_aab771d12c0912d93d52a586628fb18a6}\label{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_aab771d12c0912d93d52a586628fb18a6}} 
\index{portmacro\_mpu.h@{portmacro\_mpu.h}!portRESET\_READY\_PRIORITY@{portRESET\_READY\_PRIORITY}}
\index{portRESET\_READY\_PRIORITY@{portRESET\_READY\_PRIORITY}!portmacro\_mpu.h@{portmacro\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portRESET\_READY\_PRIORITY}{portRESET\_READY\_PRIORITY}}
{\footnotesize\ttfamily \#define port\+R\+E\+S\+E\+T\+\_\+\+R\+E\+A\+D\+Y\+\_\+\+P\+R\+I\+O\+R\+I\+TY(\begin{DoxyParamCaption}\item[{}]{ux\+Priority,  }\item[{}]{ux\+Ready\+Priorities }\end{DoxyParamCaption})~( ux\+Ready\+Priorities ) \&= $\sim$( 1UL $<$$<$ ( ux\+Priority ) )}



Definition at line 171 of file portmacro\+\_\+mpu.\+h.

\mbox{\Hypertarget{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a31b4260dbc1823ba80b578f86eb15a98}\label{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a31b4260dbc1823ba80b578f86eb15a98}} 
\index{portmacro\_mpu.h@{portmacro\_mpu.h}!portSET\_INTERRUPT\_MASK\_FROM\_ISR@{portSET\_INTERRUPT\_MASK\_FROM\_ISR}}
\index{portSET\_INTERRUPT\_MASK\_FROM\_ISR@{portSET\_INTERRUPT\_MASK\_FROM\_ISR}!portmacro\_mpu.h@{portmacro\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portSET\_INTERRUPT\_MASK\_FROM\_ISR}{portSET\_INTERRUPT\_MASK\_FROM\_ISR}}
{\footnotesize\ttfamily \#define port\+S\+E\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+M\+A\+S\+K\+\_\+\+F\+R\+O\+M\+\_\+\+I\+SR(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a1ae9e6953da44984c5595ad82b3c0af3}{ul\+Port\+Raise\+B\+A\+S\+E\+P\+RI}}()}



Definition at line 152 of file portmacro\+\_\+mpu.\+h.

\mbox{\Hypertarget{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a42e62d5881b12ff2a5c659576c64d003}\label{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a42e62d5881b12ff2a5c659576c64d003}} 
\index{portmacro\_mpu.h@{portmacro\_mpu.h}!portSHORT@{portSHORT}}
\index{portSHORT@{portSHORT}!portmacro\_mpu.h@{portmacro\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portSHORT}{portSHORT}}
{\footnotesize\ttfamily \#define port\+S\+H\+O\+RT~short}



Definition at line 52 of file portmacro\+\_\+mpu.\+h.

\mbox{\Hypertarget{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a21adaab1601f6a0f35ba550a43060830}\label{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a21adaab1601f6a0f35ba550a43060830}} 
\index{portmacro\_mpu.h@{portmacro\_mpu.h}!portSTACK\_GROWTH@{portSTACK\_GROWTH}}
\index{portSTACK\_GROWTH@{portSTACK\_GROWTH}!portmacro\_mpu.h@{portmacro\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portSTACK\_GROWTH}{portSTACK\_GROWTH}}
{\footnotesize\ttfamily \#define port\+S\+T\+A\+C\+K\+\_\+\+G\+R\+O\+W\+TH~( -\/1 )}



Definition at line 110 of file portmacro\+\_\+mpu.\+h.

\mbox{\Hypertarget{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a1b0959d7e83d42f6c1dccbfe2535e3d5}\label{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a1b0959d7e83d42f6c1dccbfe2535e3d5}} 
\index{portmacro\_mpu.h@{portmacro\_mpu.h}!portSTACK\_REGION@{portSTACK\_REGION}}
\index{portSTACK\_REGION@{portSTACK\_REGION}!portmacro\_mpu.h@{portmacro\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portSTACK\_REGION}{portSTACK\_REGION}}
{\footnotesize\ttfamily \#define port\+S\+T\+A\+C\+K\+\_\+\+R\+E\+G\+I\+ON~( 4UL )}



Definition at line 88 of file portmacro\+\_\+mpu.\+h.

\mbox{\Hypertarget{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_ab0a294066ac7369b8f59a52d9491a92c}\label{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_ab0a294066ac7369b8f59a52d9491a92c}} 
\index{portmacro\_mpu.h@{portmacro\_mpu.h}!portSTACK\_TYPE@{portSTACK\_TYPE}}
\index{portSTACK\_TYPE@{portSTACK\_TYPE}!portmacro\_mpu.h@{portmacro\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portSTACK\_TYPE}{portSTACK\_TYPE}}
{\footnotesize\ttfamily \#define port\+S\+T\+A\+C\+K\+\_\+\+T\+Y\+PE~uint32\+\_\+t}



Definition at line 53 of file portmacro\+\_\+mpu.\+h.

\mbox{\Hypertarget{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a12bdd199a81c50bf89474922c0f4c9f8}\label{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a12bdd199a81c50bf89474922c0f4c9f8}} 
\index{portmacro\_mpu.h@{portmacro\_mpu.h}!portSVC\_RAISE\_PRIVILEGE@{portSVC\_RAISE\_PRIVILEGE}}
\index{portSVC\_RAISE\_PRIVILEGE@{portSVC\_RAISE\_PRIVILEGE}!portmacro\_mpu.h@{portmacro\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portSVC\_RAISE\_PRIVILEGE}{portSVC\_RAISE\_PRIVILEGE}}
{\footnotesize\ttfamily \#define port\+S\+V\+C\+\_\+\+R\+A\+I\+S\+E\+\_\+\+P\+R\+I\+V\+I\+L\+E\+GE~2}



Definition at line 122 of file portmacro\+\_\+mpu.\+h.

\mbox{\Hypertarget{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a1af21c2697be7f3b699e3bafec1bd413}\label{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a1af21c2697be7f3b699e3bafec1bd413}} 
\index{portmacro\_mpu.h@{portmacro\_mpu.h}!portSVC\_START\_SCHEDULER@{portSVC\_START\_SCHEDULER}}
\index{portSVC\_START\_SCHEDULER@{portSVC\_START\_SCHEDULER}!portmacro\_mpu.h@{portmacro\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portSVC\_START\_SCHEDULER}{portSVC\_START\_SCHEDULER}}
{\footnotesize\ttfamily \#define port\+S\+V\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+S\+C\+H\+E\+D\+U\+L\+ER~0}



Definition at line 120 of file portmacro\+\_\+mpu.\+h.

\mbox{\Hypertarget{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a176834b4b22e63f73e0220d6fb65f7a5}\label{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a176834b4b22e63f73e0220d6fb65f7a5}} 
\index{portmacro\_mpu.h@{portmacro\_mpu.h}!portSVC\_YIELD@{portSVC\_YIELD}}
\index{portSVC\_YIELD@{portSVC\_YIELD}!portmacro\_mpu.h@{portmacro\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portSVC\_YIELD}{portSVC\_YIELD}}
{\footnotesize\ttfamily \#define port\+S\+V\+C\+\_\+\+Y\+I\+E\+LD~1}



Definition at line 121 of file portmacro\+\_\+mpu.\+h.

\mbox{\Hypertarget{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a4f07a5bb1b812fbf43b245ef14de01d4}\label{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a4f07a5bb1b812fbf43b245ef14de01d4}} 
\index{portmacro\_mpu.h@{portmacro\_mpu.h}!portSWITCH\_TO\_USER\_MODE@{portSWITCH\_TO\_USER\_MODE}}
\index{portSWITCH\_TO\_USER\_MODE@{portSWITCH\_TO\_USER\_MODE}!portmacro\_mpu.h@{portmacro\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portSWITCH\_TO\_USER\_MODE}{portSWITCH\_TO\_USER\_MODE}}
{\footnotesize\ttfamily \#define port\+S\+W\+I\+T\+C\+H\+\_\+\+T\+O\+\_\+\+U\+S\+E\+R\+\_\+\+M\+O\+DE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a1559396bf151310d1c825c5239317a3b}{v\+Port\+Switch\+To\+User\+Mode}}()}



Definition at line 95 of file portmacro\+\_\+mpu.\+h.

\mbox{\Hypertarget{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a6e3fcd078a96185dea9b8ed5dd10db44}\label{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a6e3fcd078a96185dea9b8ed5dd10db44}} 
\index{portmacro\_mpu.h@{portmacro\_mpu.h}!portSY\_FULL\_READ\_WRITE@{portSY\_FULL\_READ\_WRITE}}
\index{portSY\_FULL\_READ\_WRITE@{portSY\_FULL\_READ\_WRITE}!portmacro\_mpu.h@{portmacro\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portSY\_FULL\_READ\_WRITE}{portSY\_FULL\_READ\_WRITE}}
{\footnotesize\ttfamily \#define port\+S\+Y\+\_\+\+F\+U\+L\+L\+\_\+\+R\+E\+A\+D\+\_\+\+W\+R\+I\+TE~( 15 )}



Definition at line 115 of file portmacro\+\_\+mpu.\+h.

\mbox{\Hypertarget{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a3a289793652f505c538abea27045ccdf}\label{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a3a289793652f505c538abea27045ccdf}} 
\index{portmacro\_mpu.h@{portmacro\_mpu.h}!portTASK\_FUNCTION@{portTASK\_FUNCTION}}
\index{portTASK\_FUNCTION@{portTASK\_FUNCTION}!portmacro\_mpu.h@{portmacro\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portTASK\_FUNCTION}{portTASK\_FUNCTION}}
{\footnotesize\ttfamily \#define port\+T\+A\+S\+K\+\_\+\+F\+U\+N\+C\+T\+I\+ON(\begin{DoxyParamCaption}\item[{}]{v\+Function,  }\item[{}]{pv\+Parameters }\end{DoxyParamCaption})~void v\+Function( void $\ast$pv\+Parameters )}



Definition at line 184 of file portmacro\+\_\+mpu.\+h.

\mbox{\Hypertarget{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a2921e1c5a1f974dfa01ae44d1f665f14}\label{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a2921e1c5a1f974dfa01ae44d1f665f14}} 
\index{portmacro\_mpu.h@{portmacro\_mpu.h}!portTASK\_FUNCTION\_PROTO@{portTASK\_FUNCTION\_PROTO}}
\index{portTASK\_FUNCTION\_PROTO@{portTASK\_FUNCTION\_PROTO}!portmacro\_mpu.h@{portmacro\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portTASK\_FUNCTION\_PROTO}{portTASK\_FUNCTION\_PROTO}}
{\footnotesize\ttfamily \#define port\+T\+A\+S\+K\+\_\+\+F\+U\+N\+C\+T\+I\+O\+N\+\_\+\+P\+R\+O\+TO(\begin{DoxyParamCaption}\item[{}]{v\+Function,  }\item[{}]{pv\+Parameters }\end{DoxyParamCaption})~void v\+Function( void $\ast$pv\+Parameters )}



Definition at line 183 of file portmacro\+\_\+mpu.\+h.

\mbox{\Hypertarget{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a554d9322ce7f698a86a22b21234bd8cd}\label{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a554d9322ce7f698a86a22b21234bd8cd}} 
\index{portmacro\_mpu.h@{portmacro\_mpu.h}!portTICK\_PERIOD\_MS@{portTICK\_PERIOD\_MS}}
\index{portTICK\_PERIOD\_MS@{portTICK\_PERIOD\_MS}!portmacro\_mpu.h@{portmacro\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portTICK\_PERIOD\_MS}{portTICK\_PERIOD\_MS}}
{\footnotesize\ttfamily \#define port\+T\+I\+C\+K\+\_\+\+P\+E\+R\+I\+O\+D\+\_\+\+MS~( ( \mbox{\hyperlink{_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h_aa69c48c6e902ce54f70886e6573c92a9}{Tick\+Type\+\_\+t}} ) 1000 / \mbox{\hyperlink{_free_r_t_o_s_config_8h_a2f0258dd1e3b877e5bc013be54c2db6a}{config\+T\+I\+C\+K\+\_\+\+R\+A\+T\+E\+\_\+\+HZ}} )}



Definition at line 111 of file portmacro\+\_\+mpu.\+h.

\mbox{\Hypertarget{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a62e53bc6d3fa5c4bf4e65ab2752930f3}\label{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a62e53bc6d3fa5c4bf4e65ab2752930f3}} 
\index{portmacro\_mpu.h@{portmacro\_mpu.h}!portTICK\_TYPE\_IS\_ATOMIC@{portTICK\_TYPE\_IS\_ATOMIC}}
\index{portTICK\_TYPE\_IS\_ATOMIC@{portTICK\_TYPE\_IS\_ATOMIC}!portmacro\_mpu.h@{portmacro\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portTICK\_TYPE\_IS\_ATOMIC}{portTICK\_TYPE\_IS\_ATOMIC}}
{\footnotesize\ttfamily \#define port\+T\+I\+C\+K\+\_\+\+T\+Y\+P\+E\+\_\+\+I\+S\+\_\+\+A\+T\+O\+M\+IC~1}



Definition at line 69 of file portmacro\+\_\+mpu.\+h.

\mbox{\Hypertarget{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_ae12a3a7fad41e9756e95b6cac92a9af0}\label{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_ae12a3a7fad41e9756e95b6cac92a9af0}} 
\index{portmacro\_mpu.h@{portmacro\_mpu.h}!portTOTAL\_NUM\_REGIONS@{portTOTAL\_NUM\_REGIONS}}
\index{portTOTAL\_NUM\_REGIONS@{portTOTAL\_NUM\_REGIONS}!portmacro\_mpu.h@{portmacro\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portTOTAL\_NUM\_REGIONS}{portTOTAL\_NUM\_REGIONS}}
{\footnotesize\ttfamily \#define port\+T\+O\+T\+A\+L\+\_\+\+N\+U\+M\+\_\+\+R\+E\+G\+I\+O\+NS~( \mbox{\hyperlink{_model_2_a_p_p_s_2_f_r_e_e_r_t_o_s_2v4__1__2_2_templates_2portable_8h_aca7e1a8a568a38b74cc9db10c8efebda}{port\+N\+U\+M\+\_\+\+C\+O\+N\+F\+I\+G\+U\+R\+A\+B\+L\+E\+\_\+\+R\+E\+G\+I\+O\+NS}} + 1 ) /$\ast$ Plus one to make space for the stack region. $\ast$/}



Definition at line 92 of file portmacro\+\_\+mpu.\+h.

\mbox{\Hypertarget{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a98374efce189d3a6a0ec99d80ba1619e}\label{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a98374efce189d3a6a0ec99d80ba1619e}} 
\index{portmacro\_mpu.h@{portmacro\_mpu.h}!portUNPRIVILEGED\_FLASH\_REGION@{portUNPRIVILEGED\_FLASH\_REGION}}
\index{portUNPRIVILEGED\_FLASH\_REGION@{portUNPRIVILEGED\_FLASH\_REGION}!portmacro\_mpu.h@{portmacro\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portUNPRIVILEGED\_FLASH\_REGION}{portUNPRIVILEGED\_FLASH\_REGION}}
{\footnotesize\ttfamily \#define port\+U\+N\+P\+R\+I\+V\+I\+L\+E\+G\+E\+D\+\_\+\+F\+L\+A\+S\+H\+\_\+\+R\+E\+G\+I\+ON~( 0\+UL )}



Definition at line 84 of file portmacro\+\_\+mpu.\+h.

\mbox{\Hypertarget{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a63d7ba028eb2432720bb5c7d626a8d7e}\label{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a63d7ba028eb2432720bb5c7d626a8d7e}} 
\index{portmacro\_mpu.h@{portmacro\_mpu.h}!portUSING\_MPU\_WRAPPERS@{portUSING\_MPU\_WRAPPERS}}
\index{portUSING\_MPU\_WRAPPERS@{portUSING\_MPU\_WRAPPERS}!portmacro\_mpu.h@{portmacro\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portUSING\_MPU\_WRAPPERS}{portUSING\_MPU\_WRAPPERS}}
{\footnotesize\ttfamily \#define port\+U\+S\+I\+N\+G\+\_\+\+M\+P\+U\+\_\+\+W\+R\+A\+P\+P\+E\+RS~1}



Definition at line 74 of file portmacro\+\_\+mpu.\+h.

\mbox{\Hypertarget{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_ae1ff06193615f5130b5a97dc9e708fc7}\label{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_ae1ff06193615f5130b5a97dc9e708fc7}} 
\index{portmacro\_mpu.h@{portmacro\_mpu.h}!portYIELD@{portYIELD}}
\index{portYIELD@{portYIELD}!portmacro\_mpu.h@{portmacro\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portYIELD}{portYIELD}}
{\footnotesize\ttfamily \#define port\+Y\+I\+E\+LD(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\+\_\+\+\_\+asm\{ S\+VC \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a176834b4b22e63f73e0220d6fb65f7a5}{port\+S\+V\+C\+\_\+\+Y\+I\+E\+LD}} \}}



Definition at line 126 of file portmacro\+\_\+mpu.\+h.

\mbox{\Hypertarget{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_aac6850c66595efdc02a8bbb95fb4648e}\label{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_aac6850c66595efdc02a8bbb95fb4648e}} 
\index{portmacro\_mpu.h@{portmacro\_mpu.h}!portYIELD\_FROM\_ISR@{portYIELD\_FROM\_ISR}}
\index{portYIELD\_FROM\_ISR@{portYIELD\_FROM\_ISR}!portmacro\_mpu.h@{portmacro\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portYIELD\_FROM\_ISR}{portYIELD\_FROM\_ISR}}
{\footnotesize\ttfamily \#define port\+Y\+I\+E\+L\+D\+\_\+\+F\+R\+O\+M\+\_\+\+I\+SR(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~\mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a63b994040c62c9685490a71c87a13d8a}{port\+E\+N\+D\+\_\+\+S\+W\+I\+T\+C\+H\+I\+N\+G\+\_\+\+I\+SR}}( x )}



Definition at line 141 of file portmacro\+\_\+mpu.\+h.

\mbox{\Hypertarget{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a664746b0d63d7f84baf1092ff4feeef9}\label{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a664746b0d63d7f84baf1092ff4feeef9}} 
\index{portmacro\_mpu.h@{portmacro\_mpu.h}!portYIELD\_WITHIN\_API@{portYIELD\_WITHIN\_API}}
\index{portYIELD\_WITHIN\_API@{portYIELD\_WITHIN\_API}!portmacro\_mpu.h@{portmacro\_mpu.h}}
\doxysubsubsection{\texorpdfstring{portYIELD\_WITHIN\_API}{portYIELD\_WITHIN\_API}}
{\footnotesize\ttfamily \#define port\+Y\+I\+E\+L\+D\+\_\+\+W\+I\+T\+H\+I\+N\+\_\+\+A\+PI(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\{                                                                               \(\backslash\)}
\DoxyCodeLine{    \textcolor{comment}{/* Set a PendSV to request a context switch. */}                             \(\backslash\)}
\DoxyCodeLine{    portNVIC\_INT\_CTRL\_REG = \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a16830bf8349e14cdeed05193af234d5e}{portNVIC\_PENDSVSET\_BIT}};                               \(\backslash\)}
\DoxyCodeLine{                                                                                \(\backslash\)}
\DoxyCodeLine{    \textcolor{comment}{/* Barriers are normally not required but do ensure the code is completely  \(\backslash\)}}
\DoxyCodeLine{\textcolor{comment}{    within the specified behaviour for the architecture. */}                     \(\backslash\)}
\DoxyCodeLine{    \_\_dsb( \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a6e3fcd078a96185dea9b8ed5dd10db44}{portSY\_FULL\_READ\_WRITE}} );                                          \(\backslash\)}
\DoxyCodeLine{    \_\_isb( \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a6e3fcd078a96185dea9b8ed5dd10db44}{portSY\_FULL\_READ\_WRITE}} );                                          \(\backslash\)}
\DoxyCodeLine{\}}

\end{DoxyCode}


Definition at line 127 of file portmacro\+\_\+mpu.\+h.



\doxysubsection{Typedef Documentation}
\mbox{\Hypertarget{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a46fb21e00ae0729d7515c0fbf2269796}\label{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a46fb21e00ae0729d7515c0fbf2269796}} 
\index{portmacro\_mpu.h@{portmacro\_mpu.h}!BaseType\_t@{BaseType\_t}}
\index{BaseType\_t@{BaseType\_t}!portmacro\_mpu.h@{portmacro\_mpu.h}}
\doxysubsubsection{\texorpdfstring{BaseType\_t}{BaseType\_t}}
{\footnotesize\ttfamily typedef long \mbox{\hyperlink{_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h_a46fb21e00ae0729d7515c0fbf2269796}{Base\+Type\+\_\+t}}}



Definition at line 56 of file portmacro\+\_\+mpu.\+h.

\mbox{\Hypertarget{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}\label{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}} 
\index{portmacro\_mpu.h@{portmacro\_mpu.h}!StackType\_t@{StackType\_t}}
\index{StackType\_t@{StackType\_t}!portmacro\_mpu.h@{portmacro\_mpu.h}}
\doxysubsubsection{\texorpdfstring{StackType\_t}{StackType\_t}}
{\footnotesize\ttfamily typedef \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_ab0a294066ac7369b8f59a52d9491a92c}{port\+S\+T\+A\+C\+K\+\_\+\+T\+Y\+PE}} \mbox{\hyperlink{_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{Stack\+Type\+\_\+t}}}



Definition at line 55 of file portmacro\+\_\+mpu.\+h.

\mbox{\Hypertarget{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_aa69c48c6e902ce54f70886e6573c92a9}\label{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_aa69c48c6e902ce54f70886e6573c92a9}} 
\index{portmacro\_mpu.h@{portmacro\_mpu.h}!TickType\_t@{TickType\_t}}
\index{TickType\_t@{TickType\_t}!portmacro\_mpu.h@{portmacro\_mpu.h}}
\doxysubsubsection{\texorpdfstring{TickType\_t}{TickType\_t}}
{\footnotesize\ttfamily typedef uint32\+\_\+t \mbox{\hyperlink{_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h_aa69c48c6e902ce54f70886e6573c92a9}{Tick\+Type\+\_\+t}}}



Definition at line 63 of file portmacro\+\_\+mpu.\+h.

\mbox{\Hypertarget{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a646f89d4298e4f5afd522202b11cb2e6}\label{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a646f89d4298e4f5afd522202b11cb2e6}} 
\index{portmacro\_mpu.h@{portmacro\_mpu.h}!UBaseType\_t@{UBaseType\_t}}
\index{UBaseType\_t@{UBaseType\_t}!portmacro\_mpu.h@{portmacro\_mpu.h}}
\doxysubsubsection{\texorpdfstring{UBaseType\_t}{UBaseType\_t}}
{\footnotesize\ttfamily typedef unsigned long \mbox{\hyperlink{_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h_a646f89d4298e4f5afd522202b11cb2e6}{U\+Base\+Type\+\_\+t}}}



Definition at line 57 of file portmacro\+\_\+mpu.\+h.

\mbox{\Hypertarget{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a1cbfacfca1c21e805d515664a566cd93}\label{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a1cbfacfca1c21e805d515664a566cd93}} 
\index{portmacro\_mpu.h@{portmacro\_mpu.h}!xMPU\_REGION\_REGISTERS@{xMPU\_REGION\_REGISTERS}}
\index{xMPU\_REGION\_REGISTERS@{xMPU\_REGION\_REGISTERS}!portmacro\_mpu.h@{portmacro\_mpu.h}}
\doxysubsubsection{\texorpdfstring{xMPU\_REGION\_REGISTERS}{xMPU\_REGION\_REGISTERS}}
{\footnotesize\ttfamily typedef struct \mbox{\hyperlink{struct_m_p_u___r_e_g_i_o_n___r_e_g_i_s_t_e_r_s}{M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+R\+E\+G\+I\+S\+T\+E\+RS}} \mbox{\hyperlink{_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a1cbfacfca1c21e805d515664a566cd93}{x\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+R\+E\+G\+I\+S\+T\+E\+RS}}}

\mbox{\Hypertarget{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a0f8f90148a90e1be9815fda669fc0e28}\label{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a0f8f90148a90e1be9815fda669fc0e28}} 
\index{portmacro\_mpu.h@{portmacro\_mpu.h}!xMPU\_SETTINGS@{xMPU\_SETTINGS}}
\index{xMPU\_SETTINGS@{xMPU\_SETTINGS}!portmacro\_mpu.h@{portmacro\_mpu.h}}
\doxysubsubsection{\texorpdfstring{xMPU\_SETTINGS}{xMPU\_SETTINGS}}
{\footnotesize\ttfamily typedef struct \mbox{\hyperlink{struct_m_p_u___s_e_t_t_i_n_g_s}{M\+P\+U\+\_\+\+S\+E\+T\+T\+I\+N\+GS}} \mbox{\hyperlink{_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a0f8f90148a90e1be9815fda669fc0e28}{x\+M\+P\+U\+\_\+\+S\+E\+T\+T\+I\+N\+GS}}}



\doxysubsection{Function Documentation}
\mbox{\Hypertarget{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a1ae9e6953da44984c5595ad82b3c0af3}\label{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a1ae9e6953da44984c5595ad82b3c0af3}} 
\index{portmacro\_mpu.h@{portmacro\_mpu.h}!ulPortRaiseBASEPRI@{ulPortRaiseBASEPRI}}
\index{ulPortRaiseBASEPRI@{ulPortRaiseBASEPRI}!portmacro\_mpu.h@{portmacro\_mpu.h}}
\doxysubsubsection{\texorpdfstring{ulPortRaiseBASEPRI()}{ulPortRaiseBASEPRI()}}
{\footnotesize\ttfamily static \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_aaa356ca7932487d20a42d6839842d308}{port\+F\+O\+R\+C\+E\+\_\+\+I\+N\+L\+I\+NE}} uint32\+\_\+t ul\+Port\+Raise\+B\+A\+S\+E\+P\+RI (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [static]}}



Definition at line 240 of file portmacro\+\_\+mpu.\+h.



References basepri, and config\+M\+A\+X\+\_\+\+S\+Y\+S\+C\+A\+L\+L\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+P\+R\+I\+O\+R\+I\+TY.

\mbox{\Hypertarget{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a6758106ef1bbb877377317138834427e}\label{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a6758106ef1bbb877377317138834427e}} 
\index{portmacro\_mpu.h@{portmacro\_mpu.h}!vPortClearBASEPRIFromISR@{vPortClearBASEPRIFromISR}}
\index{vPortClearBASEPRIFromISR@{vPortClearBASEPRIFromISR}!portmacro\_mpu.h@{portmacro\_mpu.h}}
\doxysubsubsection{\texorpdfstring{vPortClearBASEPRIFromISR()}{vPortClearBASEPRIFromISR()}}
{\footnotesize\ttfamily static \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_aaa356ca7932487d20a42d6839842d308}{port\+F\+O\+R\+C\+E\+\_\+\+I\+N\+L\+I\+NE}} void v\+Port\+Clear\+B\+A\+S\+E\+P\+R\+I\+From\+I\+SR (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [static]}}



Definition at line 228 of file portmacro\+\_\+mpu.\+h.



References basepri.

\mbox{\Hypertarget{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a2ed3554a3de09a3bd09d396ee081ab69}\label{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a2ed3554a3de09a3bd09d396ee081ab69}} 
\index{portmacro\_mpu.h@{portmacro\_mpu.h}!vPortEnterCritical@{vPortEnterCritical}}
\index{vPortEnterCritical@{vPortEnterCritical}!portmacro\_mpu.h@{portmacro\_mpu.h}}
\doxysubsubsection{\texorpdfstring{vPortEnterCritical()}{vPortEnterCritical()}}
{\footnotesize\ttfamily void v\+Port\+Enter\+Critical (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Definition at line 429 of file port\+\_\+mpu.\+h.



References config\+A\+S\+S\+E\+RT, port\+D\+I\+S\+A\+B\+L\+E\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+TS, port\+N\+V\+I\+C\+\_\+\+I\+N\+T\+\_\+\+C\+T\+R\+L\+\_\+\+R\+EG, port\+V\+E\+C\+T\+A\+C\+T\+I\+V\+E\+\_\+\+M\+A\+SK, ux\+Critical\+Nesting, v\+Port\+Reset\+Privilege(), and x\+Port\+Raise\+Privilege().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=309pt]{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a2ed3554a3de09a3bd09d396ee081ab69_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_aed20ada05b957181a0de042802a82a5b}\label{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_aed20ada05b957181a0de042802a82a5b}} 
\index{portmacro\_mpu.h@{portmacro\_mpu.h}!vPortExitCritical@{vPortExitCritical}}
\index{vPortExitCritical@{vPortExitCritical}!portmacro\_mpu.h@{portmacro\_mpu.h}}
\doxysubsubsection{\texorpdfstring{vPortExitCritical()}{vPortExitCritical()}}
{\footnotesize\ttfamily void v\+Port\+Exit\+Critical (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Definition at line 440 of file port\+\_\+mpu.\+h.



References config\+A\+S\+S\+E\+RT, port\+E\+N\+A\+B\+L\+E\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+TS, ux\+Critical\+Nesting, v\+Port\+Reset\+Privilege(), and x\+Port\+Raise\+Privilege().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=303pt]{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_aed20ada05b957181a0de042802a82a5b_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a9021d55b208c59fc725af4e7c330a417}\label{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a9021d55b208c59fc725af4e7c330a417}} 
\index{portmacro\_mpu.h@{portmacro\_mpu.h}!vPortRaiseBASEPRI@{vPortRaiseBASEPRI}}
\index{vPortRaiseBASEPRI@{vPortRaiseBASEPRI}!portmacro\_mpu.h@{portmacro\_mpu.h}}
\doxysubsubsection{\texorpdfstring{vPortRaiseBASEPRI()}{vPortRaiseBASEPRI()}}
{\footnotesize\ttfamily static \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_aaa356ca7932487d20a42d6839842d308}{port\+F\+O\+R\+C\+E\+\_\+\+I\+N\+L\+I\+NE}} void v\+Port\+Raise\+B\+A\+S\+E\+P\+RI (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [static]}}



Definition at line 213 of file portmacro\+\_\+mpu.\+h.



References basepri, and config\+M\+A\+X\+\_\+\+S\+Y\+S\+C\+A\+L\+L\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+P\+R\+I\+O\+R\+I\+TY.

\mbox{\Hypertarget{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_affa31fb1dd83b8921c10b6a4d0ab1fbb}\label{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_affa31fb1dd83b8921c10b6a4d0ab1fbb}} 
\index{portmacro\_mpu.h@{portmacro\_mpu.h}!vPortResetPrivilege@{vPortResetPrivilege}}
\index{vPortResetPrivilege@{vPortResetPrivilege}!portmacro\_mpu.h@{portmacro\_mpu.h}}
\doxysubsubsection{\texorpdfstring{vPortResetPrivilege()}{vPortResetPrivilege()}}
{\footnotesize\ttfamily static \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_aaa356ca7932487d20a42d6839842d308}{port\+F\+O\+R\+C\+E\+\_\+\+I\+N\+L\+I\+NE}} void v\+Port\+Reset\+Privilege (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h_a46fb21e00ae0729d7515c0fbf2269796}{Base\+Type\+\_\+t}}}]{x\+Running\+Privileged }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [static]}}



Definition at line 283 of file portmacro\+\_\+mpu.\+h.



References control, and pd\+T\+R\+UE.

\mbox{\Hypertarget{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_aa91c969157d79120a26ea3531474e3f5}\label{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_aa91c969157d79120a26ea3531474e3f5}} 
\index{portmacro\_mpu.h@{portmacro\_mpu.h}!vPortSetBASEPRI@{vPortSetBASEPRI}}
\index{vPortSetBASEPRI@{vPortSetBASEPRI}!portmacro\_mpu.h@{portmacro\_mpu.h}}
\doxysubsubsection{\texorpdfstring{vPortSetBASEPRI()}{vPortSetBASEPRI()}}
{\footnotesize\ttfamily static \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_aaa356ca7932487d20a42d6839842d308}{port\+F\+O\+R\+C\+E\+\_\+\+I\+N\+L\+I\+NE}} void v\+Port\+Set\+B\+A\+S\+E\+P\+RI (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{ul\+B\+A\+S\+E\+P\+RI }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [static]}}



Definition at line 202 of file portmacro\+\_\+mpu.\+h.



References basepri.

\mbox{\Hypertarget{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a1559396bf151310d1c825c5239317a3b}\label{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a1559396bf151310d1c825c5239317a3b}} 
\index{portmacro\_mpu.h@{portmacro\_mpu.h}!vPortSwitchToUserMode@{vPortSwitchToUserMode}}
\index{vPortSwitchToUserMode@{vPortSwitchToUserMode}!portmacro\_mpu.h@{portmacro\_mpu.h}}
\doxysubsubsection{\texorpdfstring{vPortSwitchToUserMode()}{vPortSwitchToUserMode()}}
{\footnotesize\ttfamily void v\+Port\+Switch\+To\+User\+Mode (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Definition at line 541 of file port\+\_\+mpu.\+h.



References control, r0, and r14.

\mbox{\Hypertarget{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a6a9be2aa97aac4e7f03fe386f9281b9a}\label{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_a6a9be2aa97aac4e7f03fe386f9281b9a}} 
\index{portmacro\_mpu.h@{portmacro\_mpu.h}!xPortIsInsideInterrupt@{xPortIsInsideInterrupt}}
\index{xPortIsInsideInterrupt@{xPortIsInsideInterrupt}!portmacro\_mpu.h@{portmacro\_mpu.h}}
\doxysubsubsection{\texorpdfstring{xPortIsInsideInterrupt()}{xPortIsInsideInterrupt()}}
{\footnotesize\ttfamily static \mbox{\hyperlink{_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h_aaa356ca7932487d20a42d6839842d308}{port\+F\+O\+R\+C\+E\+\_\+\+I\+N\+L\+I\+NE}} \mbox{\hyperlink{_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h_a46fb21e00ae0729d7515c0fbf2269796}{Base\+Type\+\_\+t}} x\+Port\+Is\+Inside\+Interrupt (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [static]}}



Definition at line 258 of file portmacro\+\_\+mpu.\+h.



References pd\+F\+A\+L\+SE, and pd\+T\+R\+UE.

