; WIP Last Changed Rev: 2219
;**************************************************************************************       
; Copyright 2009 Aptina Imaging Corporation. All rights reserved.                             
;                                                                                             
;                                                                                             
; No permission to use, copy, modify, or distribute this software and/or                      
; its documentation for any purpose has been granted by Aptina Imaging Corporation.           
; If any such permission has been granted ( by separate agreement ), it                       
; is required that the above copyright notice appear in all copies and                        
; that both that copyright notice and this permission notice appear in                        
; supporting documentation, and that the name of Aptina Imaging Corporation or any            
; of its trademarks may not be used in advertising or publicity pertaining                    
; to distribution of the software without specific, written prior permission.                 
;                                                                                             
;                                                                                             
;      This software and any associated documentation are provided "AS IS" and                
;      without warranty of any kind.   APTINA IMAGING CORPORATION EXPRESSLY DISCLAIMS         
;      ALL WARRANTIES EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO, NONINFRINGEMENT       
;      OF THIRD PARTY RIGHTS, AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS        
;      FOR A PARTICULAR PURPOSE.  APTINA DOES NOT WARRANT THAT THE FUNCTIONS CONTAINED        
;      IN THIS SOFTWARE WILL MEET YOUR REQUIREMENTS, OR THAT THE OPERATION OF THIS SOFTWARE   
;      WILL BE UNINTERRUPTED OR ERROR-FREE.  FURTHERMORE, APTINA DOES NOT WARRANT OR          
;      MAKE ANY REPRESENTATIONS REGARDING THE USE OR THE RESULTS OF THE USE OF ANY            
;      ACCOMPANYING DOCUMENTATION IN TERMS OF ITS CORRECTNESS, ACCURACY, RELIABILITY,         
;      OR OTHERWISE.                                                                          
;*************************************************************************************/       
; Default INI file for the A-8130-REV1 (Chip ID 0x2B00)
;
; $Revision: 28144 $
; $Date: 2011-06-01 10:43:17 -0700 (Wed, 01 Jun 2011) $ 
;
; This file holds groups of register presets (sections) specific for this sensor. The 
; presets allow you to overwrite the power-on default settings with optimized register 
; settings. 
; The [Demo Initialization] section contains all optimized register settings for running
; the sensor in the demo environment. Other sections include settings optimized for a
; variety of situations like: Running at different master clock speeds, running under
; different lighting situations, running with different lenses, etc.
; Most of the demonstration software (DevWare, SensorDemo, ...) make use of this file
; to load and store the user presets.
;
; Keyname description:
; REG      = assign a new register value
; BITFIELD = do a READ-MODIFY-WRITE to part of a register. The part is defined as a mask.
; FIELD_WR = Write any register, variable or bitfield, specified by its symbol name
; LOAD     = load an alternate section from this section
; STATE    = set non-register state
; DELAY    = delay a certain amount of milliseconds before continuing 
; POLL_REG = Read a register a specified number of times, or until the register
;            value no longer meets a specified condition. You specify the
;            register by its address, and it only works with simple registers.
;            You also specify a delay between each iteration of the loop.
; POLL_FIELD = Like POLL_REG except you specify the register by its symbol name
;            as defined in the sensor data file. POLL_FIELD works with any kind
;            of register or variable.
;
; Keyname format:
; REG      = [<page>,] <address>, <value>             //<comment>
; BITFIELD = [<page>,] <address>, <mask>, <value>
;            Some examples: 
;            BITFIELD=2, 0x05, 0x0020, 1 //for register 5 on page 2, set the 6th bit to 1
;            BITFIELD=0x06, 0x000F, 0    //for register 6, clear the first 4 bits
; FIELD_WR = <registername>, [<bitfieldname>,] <value>
; LOAD     = <section>
; STATE    = <state>, <value>
; DELAY    = <milliseconds>
; POLL_REG = [<page>,]<address>,<mask>,<condition>,DELAY=<milliseconds>,TIMEOUT=<count> //<comment>
;            Example:  Poll every 50ms, stop when value <= 8 or after 5 times (250ms).
;            POLL_REG= 2, 0x3F, 0xFFFF, >8, DELAY=50, TIMEOUT=5
; POLL_FIELD = <registername>, [<bitfieldname>,] <condition>, DELAY=<milliseconds>, TIMEOUT=<count> //<comment>
;            Example:  Poll every 10 ms, stop when the value = 0, or after 500ms.
;            POLL_FIELD= SEQ_CMD, !=0, DELAY=10, TIMEOUT=50
;
; <page>         Optional address space for this register. Some sensors (mostly SOC's)
;                have multiple register pages (see the sensor spec or developer's guide)
; <address>      the register address
; <value>        the new value to assign to the register
; <mask>         is the part of a register value that needs to be updated with a new value
; <registername> Name of a register or variable as defined the sensor data (.sdat) file
; <bitfieldname> Optional name of a bitfield
; <condition>    <  <=  ==  !=  >  or  >=  followed by a numerical value
; <count>        Number of iterations of the polling loop
; <section>      the name of another section to load
; <state>        non-register program state names [do not modify]
; <milliseconds> wait for this ammount of milliseconds before continuing 
; <comment>      Some form of C-style comments are supported in this .ini file
;
;*************************************************************************************/

[Reset]
REG=0x103, 1         //SOFTWARE_RESET (clears itself)
DELAY=300

[Demo Initialization]
//Reserved register changes are as recommended in the Addendum.
REG=0x311A, 0x7158      //Reserved
REG=0x3064, 0x0905      //Reserved
REG=0x308C, 0x38FF      //Reserved
REG=0x308E, 0x3434      //Reserved
REG=0x3090, 0x7474      //Reserved
REG=0x30B0, 0x0091      //Reserved
REG=0x3086, 0x246F      //Reserved
//Column FPN Fix
REG=0x3044, 0x8544	// Reserved
REG=0x30CA, 0x0000	// Reserved
REG=0x30D4, 0x9080	// Reserved
//Setup PLL Clock
LOAD = 96MHz with 6MHz Input//Change to "48MHz" for lower clock-rate
//Set Analog Gains & Exposure to 30fps - Setting made at approx 300 lux light level
REG=0x0202, 0x0271	// COARSE_INTEGRATION_TIME
REG=0x0208, 0x003C	// ANALOGUE_GAIN_CODE_RED
REG=0x0206, 0x003C	// ANALOGUE_GAIN_CODE_GREENR
REG=0x020C, 0x003C	// ANALOGUE_GAIN_CODE_GREENB
REG=0x020A, 0x003C	// ANALOGUE_GAIN_CODE_BLUE
/////////////////
REG=0x301A, 0x90D8     // RESET_REGISTER .. GPH, parallel enable
REG=0x0104, 0          // GROUPED_PARAMETER_HOLD
BITFIELD=0x3064, 0x0100,0   // disable embedded data
REG=0x0100, 1          // stream on

// Resync FPS reporting
DELAY= 20
STATE= Detect Master Clock, 1

[Default Power Mode Settings]
REG=0x308E, 0x1616      //Reserved
REG=0x3170, 0x2DA6      //Reserved
REG=0x3174, 0x2424      //Reserved
REG=0x3176, 0x2424      //Reserved
REG=0x3178, 0x2424      //Reserved

[Color Processing ON]
REG=0x206, 0x0010      // ANALOGUE_GAIN_CODE_GREENR
REG=0x208, 0x0010      // ANALOGUE_GAIN_CODE_RED
REG=0x20A, 0x0010      // ANALOGUE_GAIN_CODE_BLUE
REG=0x20C, 0x0010      // ANALOGUE_GAIN_CODE_GREENB
REG=0x20E, 0x0100      // DIGITAL_GAIN_GREENR
REG=0x210, 0x0100      // DIGITAL_GAIN_RED
REG=0x212, 0x0100      // DIGITAL_GAIN_BLUE
REG=0x214, 0x0100      // DIGITAL_GAIN_GREENB
STATE=Auto Exposure,                    1
STATE=True Black Enable,                1
STATE=Defect Enable,                    1
STATE=Aperture Enable,                  1
STATE=Color Correction,                 1
STATE=White Balance,                    1
STATE=Noise Removal,                    4
STATE=WB Speed, 30 

[Color Processing OFF]
STATE=Auto Exposure,                    0
STATE=True Black Enable,                0
STATE=Defect Enable,                    0
STATE=Defect Auto Defect Correction,    0
STATE=Aperture Enable,                  0
STATE=Color Correction,                 0
STATE=White Balance,                    0
STATE=Noise Removal,                    0

[96MHz with 6MHz Input]
REG=0x0300, 4		// vt_pix_clk_div
REG=0x0302, 1		// vt_sys_clk_div
REG=0x0304, 1 	     	// pre_pll_clk_div
REG=0x0306, 128		// pll_multiplier
REG=0x0308, 8		// op_pix_clk_div
REG=0x030A, 1		// op_sys_clk_div
BITFIELD=0x3016,0x7,1	// row_speed[2:0] (pc_speed)
BITFIELD=0x3016,0x700,1 // row_speed[10:8] (op_speed)

[48MHz with 6MHz Input]
REG=0x0300, 4		// vt_pix_clk_div
REG=0x0302, 1		// vt_sys_clk_div
REG=0x0304, 1 	     	// pre_pll_clk_div
REG=0x0306, 64		// pll_multiplier
REG=0x0308, 8		// op_pix_clk_div
REG=0x030A, 1		// op_sys_clk_div
BITFIELD=0x3016,0x007,1	// row_speed[2:0] (pc_speed)
BITFIELD=0x3016,0x700,1 // row_speed[10:8] (op_speed)

[48MHz with 6MHz Input - Run internal clock at 96MHz]
REG=0x0300, 4		// vt_pix_clk_div
REG=0x0302, 1		// vt_sys_clk_div
REG=0x0304, 1 	     	// pre_pll_clk_div
REG=0x0306, 128		// pll_multiplier
REG=0x0308, 8		// op_pix_clk_div
REG=0x030A, 1		// op_sys_clk_div
BITFIELD=0x3016,0x007,1	// row_speed[2:0] (pc_speed)
BITFIELD=0x3016,0x700,2 // row_speed[10:8] (op_speed)

[Viewfinder ON]
LOAD = VGA skip2bin2 Max 60fps w/ 96MHz Clock

[Viewfinder OFF]
LOAD = Full Resolution Max 11.5fps w/ 96MHz Clock

////////////////////////////////////////////////////////////
[Full Resolution Max 11.5fps w/ 96MHz Clock]
REG=0,0x104, 0x0001 	// GROUPED_PARAMETER_HOLD
DELAY=300
LOAD = Default Power Mode Settings
//ARRAY READOUT SETTINGS
REG=0x0344, 0   	// X_ADDR_START
REG=0x0348, 3263	// X_ADDR_END
REG=0x0346, 8    	// Y_ADDR_START
REG=0x034A, 2455	// Y_ADDR_END
BITFIELD=0x3040,0x0E0,1 // X_ODD_INCREMENT
BITFIELD=0x3040,0x01C,1 // Y_ODD_INCREMENT
BITFIELD=0x3040,0x400,0 // XY_BIN_ENABLE
BITFIELD=0x3040,0x800,0 // X_BIN_ENABLE
//OUTPUT DATA Path Settings
REG=0,0x400, 0		// SCALING MODE (vertical and horizontal scaling)
REG=0,0x404, 16		// M_SCALE
REG=0x034C, 3264 	// X_OUTPUT_SIZE
REG=0x034E, 2448	// Y_OUTPUT_SIZE
//Frame and Integration Time Settings
REG=0x0342, 6558	// LINE_LENGTH_PCK
REG=0x0340, 2553	// FRAME_LENGTH_LINES
REG=0x3010, 256		// FINE_CORRECTION
REG=0x3014, 1386	// FINE_INTEGRATION_TIME
//Sync Settings and Restart Frame
BITFIELD=0x301A,0x002,1 // RESTART FRAME
REG=0,0x104, 0x0000 	// GROUPED_PARAMETER_HOLD
////////////////////////////////////////////////////////////

////////////////////////////////////////////////////////////
[VGA xy bin Max 30fps w/ 96MHz Clock]
REG=0,0x104, 0x0001// GROUPED_PARAMETER_HOLD
LOAD = Default Power Mode Settings
//ARRAY READOUT SETTINGS
REG=0x0344,0// X_ADDR_START
REG=0x0348,3257// X_ADDR_END
REG=0x0346,8// Y_ADDR_START
REG=0x034A,2449// Y_ADDR_END
BITFIELD=0x3040,0x0E0,3// X_ODD_INCREMENT
BITFIELD=0x3040,0x01C,3// Y_ODD_INCREMENT
BITFIELD=0x3040,0x400,1// XY_BIN_ENABLE
BITFIELD=0x3040,0x800,0// X_BIN_ENABLE
//OUTPUT DATA Path Settings
REG=0,0x400,2// SCALING MODE (vertical and horizontal scaling)
REG=0,0x404,40// M_SCALE
REG=0x034C,640// X_OUTPUT_SIZE
REG=0x034E,480// Y_OUTPUT_SIZE
//Frame and Integration Time Settings
REG=0x0342, 4766// LINE_LENGTH_PCK
REG=0x0340,1305//FRAME_LENGTH_LINES
REG=0x3010,568//FINE_CORRECTION
REG=0x3014,2842//FINE_INTEGRATION_TIME
//Sync Settings and Start Streaming
BITFIELD=0x301A,0x002,1// RESTART FRAME
REG=0,0x104,0x0000// GROUPED_PARAMETER_HOLD
////////////////////////////////////////////////////////////
[VGA x-bin y-skip Max 44fps w/ 96MHz Clock]
REG=0,0x104, 0x0001// GROUPED_PARAMETER_HOLD
LOAD = Default Power Mode Settings
//ARRAY READOUT SETTINGS
REG=0x0344, 0// X_ADDR_START
REG=0x0348, 3257// X_ADDR_END
REG=0x0346, 8// Y_ADDR_START
REG=0x034A, 2449// Y_ADDR_END
BITFIELD=0x3040,0x0E0,3// X_ODD_INCREMENT
BITFIELD=0x3040,0x01C,3// Y_ODD_INCREMENT
BITFIELD=0x3040,0x400,0// XY_BIN_ENABLE
BITFIELD=0x3040,0x800,1// X_BIN_ENABLE
//OUTPUT DATA Path Settings
REG=0,0x400, 2// SCALING MODE (vertical and horizontal scaling)
REG=0,0x404, 40// M_SCALE
REG=0x034C, 640// X_OUTPUT_SIZE
REG=0x034E, 480// Y_OUTPUT_SIZE
//Frame and Integration Time Settings
REG=0x0342, 3338// LINE_LENGTH_PCK
REG=0x0340, 1307// FRAME_LENGTH_LINES
REG=0x3010, 256// FINE_CORRECTION
REG=0x3014, 1386// FINE_INTEGRATION_TIME
//Sync Settings and Start Streaming
BITFIELD=0x301A,0x002,1// RESTART FRAME
REG=0,0x104, 0x0000// GROUPED_PARAMETER_HOLD
//////////////////////////////////////////////////////////
[VGA skip2bin2 Max 60fps w/ 96MHz Clock]
REG=0,0x104, 0x0001// GROUPED_PARAMETER_HOLD
LOAD = Default Power Mode Settings
//ARRAY READOUT SETTINGS
REG=0x0344, 0x0000// X_ADDR_START
REG=0x0348, 0x0CB9// X_ADDR_END
REG=0x0346, 0x0008// Y_ADDR_START
REG=0x034A, 0x0991// Y_ADDR_END
BITFIELD=0x3040,0x0E0,7// X_ODD_INCREMENT
BITFIELD=0x3040,0x01C,7// Y_ODD_INCREMENT
BITFIELD=0x3040,0x400,1// XY_BIN_ENABLE
BITFIELD=0x3040,0x800,0// X_BIN_ENABLE
//OUTPUT DATA Path Settings
REG=0,0x400, 2// SCALING MODE (vertical and horizontal scaling)
REG=0,0x404, 20// M_SCALE
REG=0x034C, 640// X_OUTPUT_SIZE
REG=0x034E, 480// Y_OUTPUT_SIZE
//Sync Settings and Start Streaming
BITFIELD=0x301A,0x002,1// RESTART FRAME
REG=0,0x104, 0x0000// GROUPED_PARAMETER_HOLD
//Frame and Integration Time Settings
REG=0x0342, 4608// LINE_LENGTH_PCK
REG=0x0340, 695// FRAME_LENGTH_LINES
REG=0x3010, 0x238// FINE_CORRECTION
REG=0x3014, 0xB1A// FINE_INTEGRATION_TIME
//////////////////////////////////////////////////////////
[VGA skip2bin2 Max 30fps w/ 48MHz Clock - 275mW]
REG=0,0x104, 0x0001// GROUPED_PARAMETER_HOLD
//ARRAY READOUT SETTINGS
REG=0x0344, 0x0000// X_ADDR_START
REG=0x0348, 0x0CB9// X_ADDR_END
REG=0x0346, 0x0008// Y_ADDR_START
REG=0x034A, 0x0991// Y_ADDR_END
BITFIELD=0x3040,0x0E0,7// X_ODD_INCREMENT
BITFIELD=0x3040,0x01C,7// Y_ODD_INCREMENT
BITFIELD=0x3040,0x400,1// XY_BIN_ENABLE
BITFIELD=0x3040,0x800,0// X_BIN_ENABLE
//Low Power Registers - Only recommended for this set of settings
REG=0x3174,0x1212//Reserved
REG=0x3176,0x1212//Reserved
REG=0x3178,0x1212//Reserved
//OUTPUT DATA Path Settings
REG=0,0x400, 2// SCALING MODE (vertical and horizontal scaling)
REG=0,0x404, 20// M_SCALE
REG=0x034C, 640// X_OUTPUT_SIZE
REG=0x034E, 480// Y_OUTPUT_SIZE
//Sync Settings and Start Streaming
BITFIELD=0x301A,0x002,1// RESTART FRAME
REG=0,0x104, 0x0000// GROUPED_PARAMETER_HOLD
//Frame and Integration Time Settings
REG=0x0342, 4608// LINE_LENGTH_PCK
REG=0x0340, 695// FRAME_LENGTH_LINES
REG=0x3010, 0x238// FINE_CORRECTION
REG=0x3014, 0xB1A// FINE_INTEGRATION_TIME
//////////////////////////////////////////////////////////
[VGA skip2bin2 30fps @ 96MHz - 187mW]
REG=0,0x100, 0x0000 	// MODE_SELECT (stop streaming)
DELAY=300
REG=0,0x104, 0x0001 	// GROUPED_PARAMETER_HOLD
//CLOCK FREQ SETTINGS FOR 96MHz
REG=0x0300, 4		// vt_pix_clk_div
REG=0x0302, 1		// vt_sys_clk_div
REG=0x0304, 1 	     	// pre_pll_clk_div
REG=0x0306, 64		// pll_multiplier
REG=0x0308, 8		// op_pix_clk_div
REG=0x030A, 1		// op_sys_clk_div
BITFIELD=0x3016,0x007,1	// row_speed[2:0] (pc_speed)
BITFIELD=0x3016,0x700,1 // row_speed[10:8] (op_speed)
//Low Power Mode Settings
REG=0x3174,0x1212       //Reserved
REG=0x3176,0x1212       //Reserved
REG=0x3178,0x1212       //Reserved
BITFIELD=0x308E,0x40,1 // Reserved
 Bit 6 set to 1

BITFIELD=0x308E,0x4000,1 // Reserved Bit 14 set to 1
BITFIELD=0x308E,0x8000,1 // Reserved Bit 15 set to 1
BITFIELD=0x3170,0x400,0 // Reserved Bit 10 set to 0
BITFIELD=0x3170,0x3F,25 // Reserved Bit 5:0 set to 25
//ARRAY READOUT SETTINGS
REG=0x0344, 0x0000   	// X_ADDR_START
REG=0x0348, 0x0CB9	// X_ADDR_END
REG=0x0346, 0x0008    	// Y_ADDR_START
REG=0x034A, 0x0991	// Y_ADDR_END
BITFIELD=0x3040,0x0E0,7 // X_ODD_INCREMENT
BITFIELD=0x3040,0x01C,7 // Y_ODD_INCREMENT
BITFIELD=0x3040,0x400,1 // XY_BIN_ENABLE
BITFIELD=0x3040,0x800,0 // X_BIN_ENABLE
//OUTPUT DATA Path Settings
REG=0,0x400, 2		// SCALING MODE (vertical and horizontal scaling)
REG=0,0x404, 20		// M_SCALE
REG=0x034C, 640		// X_OUTPUT_SIZE
REG=0x034E, 480		// Y_OUTPUT_SIZE
//Frame and Integration Time Settings
REG=0x0342, 4608	// LINE_LENGTH_PCK
REG=0x0340, 695		// FRAME_LENGTH_LINES
REG=0x3010, 0x238	// FINE_CORRECTION
REG=0x3014, 0xB1A	// FINE_INTEGRATION_TIME
//Sync Settings and Start Streaming
REG=0,0x104, 0x0000 	// GROUPED_PARAMETER_HOLD
Delay=300
REG=0,0x100, 0x0001 	// MODE_SELECT (restart streaming)
////////////////////////////////////////////////////////////
[720p - Max 30fps w/ 96MHz Clock]
REG=0,0x104, 0x0001 	// GROUPED_PARAMETER_HOLD
LOAD = Default Power Mode Settings
//ARRAY READOUT SETTINGS
REG=0x0344, 0		// X_ADDR_START
REG=0x0348, 3257	// X_ADDR_END
REG=0x0346, 8		// Y_ADDR_START
REG=0x034A, 2449	// Y_ADDR_END
BITFIELD=0x3040,0x0E0,3 // X_ODD_INCREMENT
BITFIELD=0x3040,0x01C,3 // Y_ODD_INCREMENT
BITFIELD=0x3040,0x400,1 // XY_BIN_ENABLE
BITFIELD=0x3040,0x800,0 // X_BIN_ENABLE
//OUTPUT DATA Path Settings
REG=0,0x400, 2		// SCALING MODE (vertical and horizontal scaling)
REG=0,0x404, 20		// M_SCALE
REG=0x034C, 1280	// X_OUTPUT_SIZE
REG=0x034E, 720		// Y_OUTPUT_SIZE
//Frame and Integration Time Settings
REG=0x0342, 4768	// LINE_LENGTH_PCK
REG=0x0340, 1307		// FRAME_LENGTH_LINES
REG=0x3012, 200		// Coarse Integration Time
REG=0x3010, 568		// FINE_CORRECTION
REG=0x3014, 2842	// FINE_INTEGRATION_TIME
//Sync Settings and Start Streaming
BITFIELD=0x301A,0x002,1 // RESTART FRAME
REG=0,0x104, 0x0000 	// GROUPED_PARAMETER_HOLD
//////////////////////////////////////////////////////////
[SXGA 1280x1024  - Max 30fps w/ 96MHz Clock]
REG=0,0x104, 0x0001 	// GROUPED_PARAMETER_HOLD
LOAD = Default Power Mode Settings
//ARRAY READOUT SETTINGS
REG=0x0344, 0// X_ADDR_START
REG=0x0348, 3257// X_ADDR_END
REG=0x0346, 8// Y_ADDR_START
REG=0x034A, 2449// Y_ADDR_END
BITFIELD=0x3040,0x0E0,3// X_ODD_INCREMENT
BITFIELD=0x3040,0x01C,3// Y_ODD_INCREMENT
BITFIELD=0x3040,0x400,1// XY_BIN_ENABLE
BITFIELD=0x3040,0x800,0// X_BIN_ENABLE
//OUTPUT DATA Path Settings
REG=0,0x400, 2// SCALING MODE (vertical and horizontal scaling)
REG=0,0x404, 19// M_SCALE
REG=0x034C, 1280// X_OUTPUT_SIZE
REG=0x034E, 1024// Y_OUTPUT_SIZE
//Frame and Integration Time Settings
REG=0x0342, 4766// LINE_LENGTH_PCK
REG=0x0340, 1305// FRAME_LENGTH_LINES
REG=0x3012, 200// Coarse Integration Time
REG=0x3010, 568// FINE_CORRECTION
REG=0x3014, 2842// FINE_INTEGRATION_TIME
//Sync Settings and Start Streaming
BITFIELD=0x301A,0x002,1 // RESTART FRAME
REG=0,0x104, 0x0000 	// GROUPED_PARAMETER_HOLD
//////////////////////////////////////////////////////////
[Half VGA (640x240, skip x-2, y-4, xy-bin) Max 60fps w/ 96MHz Clock]
REG=0,0x104, 0x0001 	// GROUPED_PARAMETER_HOLD
LOAD = Default Power Mode Settings
//ARRAY READOUT SETTINGS
REG=0x0344,52// X_ADDR_START
REG=0x0348,3209// X_ADDR_END
REG=0x0346,54// Y_ADDR_START
REG=0x034A,2423// Y_ADDR_END
BITFIELD=0x3040,0x0E0,3// X_ODD_INCREMENT
BITFIELD=0x3040,0x01C,7// Y_ODD_INCREMENT
BITFIELD=0x3040,0x400,1// XY_BIN_ENABLE
BITFIELD=0x3040,0x800,0// X_BIN_ENABLE
//OUTPUT DATA Path Settings
REG=0,0x400, 2// SCALING MODE (vertical and horizontal scaling)
REG=0,0x404, 39// M_SCALE
REG=0x034C, 640// X_OUTPUT_SIZE
REG=0x034E, 240// Y_OUTPUT_SIZE
//Frame and Integration Time Settings
REG=0x0342, 4716// LINE_LENGTH_PCK
REG=0x0340, 679// FRAME_LENGTH_LINES
REG=0x3012, 16// Coarse Integration Time
REG=0x3010, 568// FINE_CORRECTION
REG=0x3014, 2842// FINE_INTEGRATION_TIME
//Sync Settings and Start Streaming
REG=0x0202, 613//COARSE_INTEGRATION_TIME
REG=0x3056, 956	//(2) GREEN1_GAIN
REG=0x3058, 956	//(2) BLUE_GAIN
REG=0x305A, 956	//(2) RED_GAIN
REG=0x305C, 956	//(2) GREEN2_GAIN
BITFIELD=0x301A,0x002,1// RESTART FRAME
REG=0,0x104, 0x0000// GROUPED_PARAMETER_HOLD
//////////////////////////////////////////////////////////
[1080p Max 15fps w/ 96MHz Clock]
REG=0,0x104, 0x0001 	// GROUPED_PARAMETER_HOLD
LOAD = Default Power Mode Settings
//ARRAY READOUT SETTINGS
REG=0x0344,0// X_ADDR_START
REG=0x0348,3263// X_ADDR_END
REG=0x0346,400// Y_ADDR_START
REG=0x034A,2225// Y_ADDR_END
BITFIELD=0x3040,0x0E0,1// X_ODD_INCREMENT
BITFIELD=0x3040,0x01C,1// Y_ODD_INCREMENT
BITFIELD=0x3040,0x400,0// XY_BIN_ENABLE
BITFIELD=0x3040,0x800,0// X_BIN_ENABLE
//OUTPUT DATA Path Settings
REG=0,0x400, 2// SCALING MODE (vertical and horizontal scaling)
REG=0,0x404, 27// M_SCALE
REG=0x034C, 1920// X_OUTPUT_SIZE
REG=0x034E, 1080// Y_OUTPUT_SIZE
//Frame and Integration Time Settings
REG=0x0342, 6558// LINE_LENGTH_PCK
REG=0x0340, 1912// FRAME_LENGTH_LINES
REG=0x3012, 613// Coarse Integration Time
REG=0x3010, 256// FINE_CORRECTION
REG=0x3014, 1386// FINE_INTEGRATION_TIME
//Sync Settings and Start Streaming
REG=0x0202, 613//COARSE_INTEGRATION_TIME
REG=0x3056, 956	//(2) GREEN1_GAIN
REG=0x3058, 956	//(2) BLUE_GAIN
REG=0x305A, 956	//(2) RED_GAIN
REG=0x305C, 956	//(2) GREEN2_GAIN
BITFIELD=0x301A,0x002,1// RESTART FRAME
REG=0,0x104, 0x0000// GROUPED_PARAMETER_HOLD
//////////////////////////////////////////////////////////
[1080p Max 30fps w/ 96MHz Clock - 25% FOV]
REG=0,0x104, 0x0001 	// GROUPED_PARAMETER_HOLD
LOAD = Default Power Mode Settings
//ARRAY READOUT SETTINGS
REG=0x0344,0// X_ADDR_START
REG=0x0348,1919// X_ADDR_END
REG=0x0346,8// Y_ADDR_START
REG=0x034A,1087// Y_ADDR_END
BITFIELD=0x3040,0x0E0,1// X_ODD_INCREMENT
BITFIELD=0x3040,0x01C,1// Y_ODD_INCREMENT
BITFIELD=0x3040,0x400,0// XY_BIN_ENABLE
BITFIELD=0x3040,0x800,0// X_BIN_ENABLE
//OUTPUT DATA Path Settings
REG=0,0x400, 2// SCALING MODE (vertical and horizontal scaling)
REG=0,0x404, 16// M_SCALE
REG=0x034C, 1920// X_OUTPUT_SIZE
REG=0x034E, 1080// Y_OUTPUT_SIZE
//Frame and Integration Time Settings
REG=0x0342, 3870// LINE_LENGTH_PCK
REG=0x0340, 1165// FRAME_LENGTH_LINES
REG=0x3012, 16// Coarse Integration Time
REG=0x3010, 256// FINE_CORRECTION
REG=0x3014, 1386// FINE_INTEGRATION_TIME
//Sync Settings and Start Streaming
REG=0x0202, 613//COARSE_INTEGRATION_TIME
REG=0x3056, 956	//(2) GREEN1_GAIN
REG=0x3058, 956	//(2) BLUE_GAIN
REG=0x305A, 956	//(2) RED_GAIN
REG=0x305C, 956	//(2) GREEN2_GAIN
BITFIELD=0x301A,0x002,1// RESTART FRAME
REG=0,0x104, 0x0000// GROUPED_PARAMETER_HOLD
//////////////////////////////////////////////////////////
[1024x768 Max 30fps w/ 96MHz Clock]
REG=0,0x104, 0x0001 	// GROUPED_PARAMETER_HOLD
LOAD = Default Power Mode Settings
//ARRAY READOUT SETTINGS
REG=0x0344, 0		// X_ADDR_START
REG=0x0348, 3257	// X_ADDR_END
REG=0x0346, 8		// Y_ADDR_START
REG=0x034A, 2449	// Y_ADDR_END
BITFIELD=0x3040,0x0E0,3 // X_ODD_INCREMENT
BITFIELD=0x3040,0x01C,3 // Y_ODD_INCREMENT
BITFIELD=0x3040,0x400,1 // XY_BIN_ENABLE
BITFIELD=0x3040,0x800,0 // X_BIN_ENABLE
//OUTPUT DATA Path Settings
REG=0,0x400, 2		// SCALING MODE (vertical and horizontal scaling)
REG=0,0x404, 24		// M_SCALE
REG=0x034C, 1024	// X_OUTPUT_SIZE
REG=0x034E, 768		// Y_OUTPUT_SIZE
//Frame and Integration Time Settings
REG=0x0342, 4768	// LINE_LENGTH_PCK
REG=0x0340, 1307		// FRAME_LENGTH_LINES
REG=0x3012, 200		// Coarse Integration Time
REG=0x3010, 568		// FINE_CORRECTION
REG=0x3014, 2842	// FINE_INTEGRATION_TIME
//Sync Settings and Start Streaming
BITFIELD=0x301A,0x002,1 // RESTART FRAME
REG=0,0x104, 0x0000 	// GROUPED_PARAMETER_HOLD
//////////////////////////////////////////////////////////
[1280x960 Max 30fps w/ 96MHz Clock]
REG=0,0x104, 0x0001 	// GROUPED_PARAMETER_HOLD
LOAD = Default Power Mode Settings
//ARRAY READOUT SETTINGS
REG=0x0344, 0		// X_ADDR_START
REG=0x0348, 3257	// X_ADDR_END
REG=0x0346, 8		// Y_ADDR_START
REG=0x034A, 2449	// Y_ADDR_END
BITFIELD=0x3040,0x0E0,3 // X_ODD_INCREMENT
BITFIELD=0x3040,0x01C,3 // Y_ODD_INCREMENT
BITFIELD=0x3040,0x400,1 // XY_BIN_ENABLE
BITFIELD=0x3040,0x800,0 // X_BIN_ENABLE
//OUTPUT DATA Path Settings
REG=0,0x400, 2		// SCALING MODE (vertical and horizontal scaling)
REG=0,0x404, 20		// M_SCALE
REG=0x034C, 1280	// X_OUTPUT_SIZE
REG=0x034E, 960		// Y_OUTPUT_SIZE
//Frame and Integration Time Settings
REG=0x0342, 4768	// LINE_LENGTH_PCK
REG=0x0340, 1307		// FRAME_LENGTH_LINES
REG=0x3012, 200		// Coarse Integration Time
REG=0x3010, 568		// FINE_CORRECTION
REG=0x3014, 2842	// FINE_INTEGRATION_TIME
//Sync Settings and Start Streaming
BITFIELD=0x301A,0x002,1 // RESTART FRAME
REG=0,0x104, 0x0000 	// GROUPED_PARAMETER_HOLD
//////////////////////////////////////////////////////////
[Focus (no skip or bin) -XY Bin]
REG=0,0x104, 0x0001// GROUPED_PARAMETER_HOLD
LOAD = Default Power Mode Settings
//ARRAY READOUT SETTINGS
REG=0x0344, 816// X_ADDR_START
REG=0x0348, 1632// X_ADDR_END
REG=0x0346, 294// Y_ADDR_START
REG=0x034A, 1078// Y_ADDR_END
BITFIELD=0x3040,0x0E0,1// X_ODD_INCREMENT
BITFIELD=0x3040,0x01C,1// Y_ODD_INCREMENT
BITFIELD=0x3040,0x400,0// XY_BIN_ENABLE
BITFIELD=0x3040,0x800,0// X_BIN_ENABLE
//OUTPUT DATA Path Settings
REG=0,0x400, 2// SCALING MODE (vertical and horizontal scaling)
REG=0,0x404, 16// M_SCALE
REG=0x034C, 640// X_OUTPUT_SIZE
REG=0x034E, 480// Y_OUTPUT_SIZE
//Frame and Integration Time Settings
REG=0x0342, 2530// LINE_LENGTH_PCK
REG=0x0340, 870// FRAME_LENGTH_LINES
REG=0x3012, 200// Coarse Integration Time
REG=0x3010, 256// FINE_CORRECTION
REG=0x3014, 1386// FINE_INTEGRATION_TIME
//Sync Settings and Start Streaming
REG=0x104, 0x0000// GROUPED_PARAMETER_HOLD
////////////////////////////////////////////////////////////
[Focus (skip 2x - X-bin)]
REG=0,0x104, 0x0001 	// GROUPED_PARAMETER_HOLD
LOAD = Default Power Mode Settings
//ARRAY READOUT SETTINGS
REG=0x344,816// X_ADDR_START
REG=0x348,1632// X_ADDR_END
REG=0x346,294// Y_ADDR_START
REG=0x34A,1078// Y_ADDR_END
BITFIELD=0x3040,0x0E0,3// X_ODD_INCREMENT
BITFIELD=0x3040,0x01C,3// Y_ODD_INCREMENT
BITFIELD=0x3040,0x400,0// XY_BIN_ENABLE
BITFIELD=0x3040,0x800,1// X_BIN_ENABLE
//OUTPUT DATA Path Settings
REG=0x400,2// SCALING MODE (vertical and horizontal scaling)
REG=0x404,16// M_SCALE
REG=0x34C,400// X_OUTPUT_SIZE
REG=0x34E,390// Y_OUTPUT_SIZE
//Frame and Integration Time Settings
REG=0x342, 2320// LINE_LENGTH_PCK
REG=0x340, 478// FRAME_LENGTH_LINES
REG=0x3012, 16// Coarse Integration Time
REG=0x3010, 256// FINE_CORRECTION
REG=0x3014, 1386// FINE_INTEGRATION_TIME
//Sync Settings and Start Streaming
REG=0x104, 0x0000	// GROUPED_PARAMETER_HOLD
////////////////////////////////////////////////////////////
[Focus (skip2bin2)]
REG=0,0x104, 0x0001 	// GROUPED_PARAMETER_HOLD
LOAD = Default Power Mode Settings
//ARRAY READOUT SETTINGS
REG=0x344,816// X_ADDR_START
REG=0x348,1632// X_ADDR_END
REG=0x346,294// Y_ADDR_START
REG=0x34A,1078// Y_ADDR_END
BITFIELD=0x3040,0x0E0,7// X_ODD_INCREMENT
BITFIELD=0x3040,0x01C,7// Y_ODD_INCREMENT
BITFIELD=0x3040,0x400,1// XY_BIN_ENABLE
BITFIELD=0x3040,0x800,0// X_BIN_ENABLE
//OUTPUT DATA Path Settings
REG=0x400,2// SCALING MODE (vertical and horizontal scaling)
REG=0x404,16// M_SCALE
REG=0x34C,200// X_OUTPUT_SIZE
REG=0x34E,180// Y_OUTPUT_SIZE
//Frame and Integration Time Settings
REG=0x342, 4608// LINE_LENGTH_PCK
REG=0x340, 280// FRAME_LENGTH_LINES
REG=0x3012, 16// Coarse Integration Time
REG=0x3010, 568// FINE_CORRECTION
REG=0x3014, 2842// FINE_INTEGRATION_TIME
//Sync Settings and Start Streaming
REG=0x104, 0x0000	// GROUPED_PARAMETER_HOLD
////////////////////////////////////////////////////////////
[Focus (4x skip)]
REG=0,0x104, 0x0001 	// GROUPED_PARAMETER_HOLD
LOAD = Default Power Mode Settings
//ARRAY READOUT SETTINGS
REG=0x344,816// X_ADDR_START
REG=0x348,1632// X_ADDR_END
REG=0x346,294// Y_ADDR_START
REG=0x34A,1078// Y_ADDR_END
BITFIELD=0x3040,0x0E0,7// X_ODD_INCREMENT
BITFIELD=0x3040,0x01C,7// Y_ODD_INCREMENT
BITFIELD=0x3040,0x400,0// XY_BIN_ENABLE
BITFIELD=0x3040,0x800,0// X_BIN_ENABLE
//OUTPUT DATA Path Settings
REG=0x400,2// SCALING MODE (vertical and horizontal scaling)
REG=0x404,16// M_SCALE
REG=0x34C,200// X_OUTPUT_SIZE
REG=0x34E,180// Y_OUTPUT_SIZE
//Frame and Integration Time Settings
REG=0x342, 2320// LINE_LENGTH_PCK
REG=0x340, 282// FRAME_LENGTH_LINES
REG=0x3012, 16// Coarse Integration Time
REG=0x3010, 256// FINE_CORRECTION
REG=0x3014, 1386// FINE_INTEGRATION_TIME
//Sync Settings and Start Streaming
REG=0x104, 0x0000	// GROUPED_PARAMETER_HOLD
////////////////////////////////////////////////////////////

[CCM D65]
REG=0x208, 0x001A 	//ANALOGUE_GAIN_CODE_RED
REG=0x206, 0x0011 	//ANALOGUE_GAIN_CODE_GREENR
REG=0x20C, 0x0011 	//ANALOGUE_GAIN_CODE_GREENB
REG=0x20A, 0x0014 	//ANALOGUE_GAIN_CODE_BLUE
REG=0x202, 0x0046 	//COARSE_INTEGRATION_TIME
STATE=BitDepth, 12	
STATE=Color Correction, 1	
STATE=White Balance, 4	
STATE=Relative Red Gain, 1529
STATE=Relative Blue Gain, 1176
STATE=WB Custom m00,338
STATE=WB Custom m01,-276
STATE=WB Custom m02,63
STATE=WB Custom m10,9
STATE=WB Custom m11,279
STATE=WB Custom m12,-169
STATE=WB Custom m20,19
STATE=WB Custom m21,-110
STATE=WB Custom m22,231
STATE=WB Speed, 30 

[CCM 3000K]
REG=0x208, 0x0015 	//ANALOGUE_GAIN_CODE_RED
REG=0x206, 0x0015 	//ANALOGUE_GAIN_CODE_GREENR
REG=0x20C, 0x0015 	//ANALOGUE_GAIN_CODE_GREENB
REG=0x20A, 0x0024 	//ANALOGUE_GAIN_CODE_BLUE
REG=0x202, 0x001E 	//COARSE_INTEGRATION_TIME
STATE=BitDepth, 12	
STATE=Color Correction, 1	
STATE=White Balance, 4	
STATE=Relative Red Gain, 1000
STATE=Relative Blue Gain, 1714
STATE=WB Custom m00,261
STATE=WB Custom m01,-159
STATE=WB Custom m02,12
STATE=WB Custom m10,-18
STATE=WB Custom m11,268
STATE=WB Custom m12,-117
STATE=WB Custom m20,-4
STATE=WB Custom m21,-136
STATE=WB Custom m22,263
STATE=WB Speed, 30 

[Lens Correction for 5100K light - Turn on LSC - 07/31/2006]
FIELD_WR= POLY_ORIGIN_C, 0x0760
FIELD_WR= POLY_ORIGIN_R, 0x06D8
FIELD_WR= P_RD_P0Q0, 0x0190
FIELD_WR= P_RD_P0Q1, 0x8C2B
FIELD_WR= P_RD_P0Q2, 0x1C6D
FIELD_WR= P_RD_P0Q3, 0xAA8C
FIELD_WR= P_RD_P0Q4, 0xA86B
FIELD_WR= P_RD_P1Q0, 0x30EB
FIELD_WR= P_RD_P1Q1, 0x8C2E
FIELD_WR= P_RD_P1Q2, 0x874F
FIELD_WR= P_RD_P1Q3, 0x07CF
FIELD_WR= P_RD_P1Q4, 0x41EF
FIELD_WR= P_RD_P2Q0, 0x1C4E
FIELD_WR= P_RD_P2Q1, 0xC38D
FIELD_WR= P_RD_P2Q2, 0xD88D
FIELD_WR= P_RD_P2Q3, 0x34CC
FIELD_WR= P_RD_P2Q4, 0x88CC
FIELD_WR= P_RD_P3Q0, 0x4BAD
FIELD_WR= P_RD_P3Q1, 0x4FF0
FIELD_WR= P_RD_P3Q2, 0x09D2
FIELD_WR= P_RD_P3Q3, 0xA272
FIELD_WR= P_RD_P3Q4, 0xE6B2
FIELD_WR= P_RD_P4Q0, 0x314C
FIELD_WR= P_RD_P4Q1, 0x7A90
FIELD_WR= P_RD_P4Q2, 0x10B2
FIELD_WR= P_RD_P4Q3, 0xB752
FIELD_WR= P_RD_P4Q4, 0xEFF2
FIELD_WR= P_GR_P0Q0, 0x0530
FIELD_WR= P_GR_P0Q1, 0x1E88
FIELD_WR= P_GR_P0Q2, 0x3A2C
FIELD_WR= P_GR_P0Q3, 0xC787
FIELD_WR= P_GR_P0Q4, 0x066B
FIELD_WR= P_GR_P1Q0, 0x0F2C
FIELD_WR= P_GR_P1Q1, 0x884E
FIELD_WR= P_GR_P1Q2, 0xEE8E
FIELD_WR= P_GR_P1Q3, 0x7BAE
FIELD_WR= P_GR_P1Q4, 0x306F
FIELD_WR= P_GR_P2Q0, 0x342E
FIELD_WR= P_GR_P2Q1, 0xBA6D
FIELD_WR= P_GR_P2Q2, 0xFC0D
FIELD_WR= P_GR_P2Q3, 0x7A4C
FIELD_WR= P_GR_P2Q4, 0x0049
FIELD_WR= P_GR_P3Q0, 0x6EED
FIELD_WR= P_GR_P3Q1, 0x5A70
FIELD_WR= P_GR_P3Q2, 0x01B2
FIELD_WR= P_GR_P3Q3, 0xAE32
FIELD_WR= P_GR_P3Q4, 0xEB12
FIELD_WR= P_GR_P4Q0, 0x54AB
FIELD_WR= P_GR_P4Q1, 0x08D1
FIELD_WR= P_GR_P4Q2, 0x0FB2
FIELD_WR= P_GR_P4Q3, 0xD152
FIELD_WR= P_GR_P4Q4, 0x8313
FIELD_WR= P_BL_P0Q0, 0x01D0
FIELD_WR= P_BL_P0Q1, 0xC008
FIELD_WR= P_BL_P0Q2, 0x202B
FIELD_WR= P_BL_P0Q3, 0x36A9
FIELD_WR= P_BL_P0Q4, 0x2CCB
FIELD_WR= P_BL_P1Q0, 0x75AB
FIELD_WR= P_BL_P1Q1, 0x838E
FIELD_WR= P_BL_P1Q2, 0x974F
FIELD_WR= P_BL_P1Q3, 0x0A2F
FIELD_WR= P_BL_P1Q4, 0x5C6F
FIELD_WR= P_BL_P2Q0, 0x274E
FIELD_WR= P_BL_P2Q1, 0xA2AD
FIELD_WR= P_BL_P2Q2, 0x834C
FIELD_WR= P_BL_P2Q3, 0x2BCB
FIELD_WR= P_BL_P2Q4, 0xD68E
FIELD_WR= P_BL_P3Q0, 0x24CD
FIELD_WR= P_BL_P3Q1, 0x6790
FIELD_WR= P_BL_P3Q2, 0x2AB2
FIELD_WR= P_BL_P3Q3, 0xBAB2
FIELD_WR= P_BL_P3Q4, 0x9993
FIELD_WR= P_BL_P4Q0, 0x950A
FIELD_WR= P_BL_P4Q1, 0x0E11
FIELD_WR= P_BL_P4Q2, 0x3352
FIELD_WR= P_BL_P4Q3, 0xDBB2
FIELD_WR= P_BL_P4Q4, 0xA233
FIELD_WR= P_GB_P0Q0, 0x01F0
FIELD_WR= P_GB_P0Q1, 0x9DEC
FIELD_WR= P_GB_P0Q2, 0x742C
FIELD_WR= P_GB_P0Q3, 0x8ECB
FIELD_WR= P_GB_P0Q4, 0x544A
FIELD_WR= P_GB_P1Q0, 0x15CC
FIELD_WR= P_GB_P1Q1, 0x910E
FIELD_WR= P_GB_P1Q2, 0xED2E
FIELD_WR= P_GB_P1Q3, 0x01AF
FIELD_WR= P_GB_P1Q4, 0x27EF
FIELD_WR= P_GB_P2Q0, 0x36AE
FIELD_WR= P_GB_P2Q1, 0xB92B
FIELD_WR= P_GB_P2Q2, 0x896D
FIELD_WR= P_GB_P2Q3, 0x9F2E
FIELD_WR= P_GB_P2Q4, 0xEE2E
FIELD_WR= P_GB_P3Q0, 0x542D
FIELD_WR= P_GB_P3Q1, 0x6DB0
FIELD_WR= P_GB_P3Q2, 0x02D2
FIELD_WR= P_GB_P3Q3, 0xA892
FIELD_WR= P_GB_P3Q4, 0xDC12
FIELD_WR= P_GB_P4Q0, 0x00C9
FIELD_WR= P_GB_P4Q1, 0x7DD0
FIELD_WR= P_GB_P4Q2, 0x09D2
FIELD_WR= P_GB_P4Q3, 0xAAD2
FIELD_WR= P_GB_P4Q4, 0xD592
BITFIELD=0x3780,0x8000,1 

[Lens Shading Correction Off]
BITFIELD=0x3780,0x8000,0

[SMIA Encoding ON]
BITFIELD=0x3064,0x0100,1

[SMIA Encoding OFF]
BITFIELD=0x3064,0x0100,0

