{
  "processor": "Zilog Z8000",
  "manufacturer": "Zilog",
  "year": 1979,
  "schema_version": "1.0",
  "source": "Z8000 CPU Technical Manual, Zilog 1980",
  "clock_mhz_range": "4.0-6.0",
  "instruction_count": 414,
  "notes": "16-bit CPU with segmented (Z8001) and non-segmented (Z8002) variants. Cycle counts shown for non-segmented mode; segmented mode adds cycles for segment prefix handling. R=register, @R=register indirect, addr=direct address, #imm=immediate. The Z8000 has 16 general-purpose 16-bit registers (R0-R15) which can be paired for 32-bit (RR0-RR14) or quad for 64-bit (RQ0-RQ12).",
  "instructions": [
    {"mnemonic": "LD R,R", "opcode": "0xA100", "bytes": 2, "cycles": 3, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "", "notes": "Load word register to register"},
    {"mnemonic": "LD R,@R", "opcode": "0x2100", "bytes": 2, "cycles": 7, "category": "data_transfer", "addressing_mode": "register_indirect", "flags_affected": "", "notes": ""},
    {"mnemonic": "LD R,addr", "opcode": "0x6100", "bytes": 4, "cycles": 9, "category": "data_transfer", "addressing_mode": "direct", "flags_affected": "", "notes": ""},
    {"mnemonic": "LD R,addr(R)", "opcode": "0x6100", "bytes": 4, "cycles": 10, "category": "data_transfer", "addressing_mode": "indexed", "flags_affected": "", "notes": "Base address + index register"},
    {"mnemonic": "LD R,#imm", "opcode": "0x2100", "bytes": 4, "cycles": 7, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "", "notes": ""},
    {"mnemonic": "LD @R,R", "opcode": "0x2F00", "bytes": 2, "cycles": 8, "category": "data_transfer", "addressing_mode": "register_indirect", "flags_affected": "", "notes": ""},
    {"mnemonic": "LD addr,R", "opcode": "0x6F00", "bytes": 4, "cycles": 11, "category": "data_transfer", "addressing_mode": "direct", "flags_affected": "", "notes": ""},
    {"mnemonic": "LD addr(R),R", "opcode": "0x6F00", "bytes": 4, "cycles": 12, "category": "data_transfer", "addressing_mode": "indexed", "flags_affected": "", "notes": ""},
    {"mnemonic": "LD @R,#imm", "opcode": "0x0D00", "bytes": 4, "cycles": 11, "category": "data_transfer", "addressing_mode": "register_indirect", "flags_affected": "", "notes": "Store immediate to memory"},

    {"mnemonic": "LDB R,R", "opcode": "0xA000", "bytes": 2, "cycles": 3, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "", "notes": "Load byte"},
    {"mnemonic": "LDB R,@R", "opcode": "0x2000", "bytes": 2, "cycles": 7, "category": "data_transfer", "addressing_mode": "register_indirect", "flags_affected": "", "notes": ""},
    {"mnemonic": "LDB R,addr", "opcode": "0x6000", "bytes": 4, "cycles": 9, "category": "data_transfer", "addressing_mode": "direct", "flags_affected": "", "notes": ""},
    {"mnemonic": "LDB R,#imm", "opcode": "0xC000", "bytes": 2, "cycles": 5, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "", "notes": ""},
    {"mnemonic": "LDB @R,R", "opcode": "0x2E00", "bytes": 2, "cycles": 8, "category": "data_transfer", "addressing_mode": "register_indirect", "flags_affected": "", "notes": ""},
    {"mnemonic": "LDB addr,R", "opcode": "0x6E00", "bytes": 4, "cycles": 11, "category": "data_transfer", "addressing_mode": "direct", "flags_affected": "", "notes": ""},

    {"mnemonic": "LDL RR,RR", "opcode": "0x9400", "bytes": 2, "cycles": 5, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "", "notes": "Load long (32-bit)"},
    {"mnemonic": "LDL RR,@R", "opcode": "0x1400", "bytes": 2, "cycles": 11, "category": "data_transfer", "addressing_mode": "register_indirect", "flags_affected": "", "notes": ""},
    {"mnemonic": "LDL RR,addr", "opcode": "0x5400", "bytes": 4, "cycles": 14, "category": "data_transfer", "addressing_mode": "direct", "flags_affected": "", "notes": ""},
    {"mnemonic": "LDL RR,#imm", "opcode": "0x1400", "bytes": 6, "cycles": 11, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "", "notes": ""},
    {"mnemonic": "LDL @R,RR", "opcode": "0x1D00", "bytes": 2, "cycles": 11, "category": "data_transfer", "addressing_mode": "register_indirect", "flags_affected": "", "notes": ""},
    {"mnemonic": "LDL addr,RR", "opcode": "0x5D00", "bytes": 4, "cycles": 14, "category": "data_transfer", "addressing_mode": "direct", "flags_affected": "", "notes": ""},

    {"mnemonic": "LDM R,@R,n", "opcode": "0x1C01", "bytes": 4, "cycles": 11, "category": "data_transfer", "addressing_mode": "register_indirect", "flags_affected": "", "notes": "Load multiple; 11+3n cycles where n=count of registers"},
    {"mnemonic": "LDM @R,R,n", "opcode": "0x1C09", "bytes": 4, "cycles": 11, "category": "data_transfer", "addressing_mode": "register_indirect", "flags_affected": "", "notes": "Store multiple; 11+3n cycles"},

    {"mnemonic": "LDA R,addr", "opcode": "0x7600", "bytes": 4, "cycles": 12, "category": "data_transfer", "addressing_mode": "direct", "flags_affected": "", "notes": "Load address"},
    {"mnemonic": "LDA R,addr(R)", "opcode": "0x7600", "bytes": 4, "cycles": 13, "category": "data_transfer", "addressing_mode": "indexed", "flags_affected": "", "notes": ""},

    {"mnemonic": "LDAR R,disp", "opcode": "0x3400", "bytes": 4, "cycles": 15, "category": "data_transfer", "addressing_mode": "relative", "flags_affected": "", "notes": "Load address relative"},

    {"mnemonic": "LDR R,disp", "opcode": "0x3100", "bytes": 4, "cycles": 14, "category": "data_transfer", "addressing_mode": "relative", "flags_affected": "", "notes": "Load relative"},
    {"mnemonic": "LDR disp,R", "opcode": "0x3900", "bytes": 4, "cycles": 14, "category": "data_transfer", "addressing_mode": "relative", "flags_affected": "", "notes": "Store relative"},

    {"mnemonic": "POP R,@R", "opcode": "0x9700", "bytes": 2, "cycles": 8, "category": "stack", "addressing_mode": "register_indirect", "flags_affected": "", "notes": "Pop from stack"},
    {"mnemonic": "POPL RR,@R", "opcode": "0x9500", "bytes": 2, "cycles": 12, "category": "stack", "addressing_mode": "register_indirect", "flags_affected": "", "notes": "Pop long"},
    {"mnemonic": "PUSH @R,R", "opcode": "0x9300", "bytes": 2, "cycles": 9, "category": "stack", "addressing_mode": "register_indirect", "flags_affected": "", "notes": "Push to stack"},
    {"mnemonic": "PUSHL @R,RR", "opcode": "0x9100", "bytes": 2, "cycles": 12, "category": "stack", "addressing_mode": "register_indirect", "flags_affected": "", "notes": "Push long"},
    {"mnemonic": "PUSH @R,#imm", "opcode": "0x0D09", "bytes": 4, "cycles": 12, "category": "stack", "addressing_mode": "register_indirect", "flags_affected": "", "notes": "Push immediate"},

    {"mnemonic": "EX R,R", "opcode": "0xAD00", "bytes": 2, "cycles": 6, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "", "notes": "Exchange registers"},
    {"mnemonic": "EX R,@R", "opcode": "0x2D00", "bytes": 2, "cycles": 12, "category": "data_transfer", "addressing_mode": "register_indirect", "flags_affected": "", "notes": ""},

    {"mnemonic": "ADD R,R", "opcode": "0x8100", "bytes": 2, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "CZSV-H", "notes": "Add word"},
    {"mnemonic": "ADD R,@R", "opcode": "0x0100", "bytes": 2, "cycles": 7, "category": "alu", "addressing_mode": "register_indirect", "flags_affected": "CZSV-H", "notes": ""},
    {"mnemonic": "ADD R,addr", "opcode": "0x4100", "bytes": 4, "cycles": 10, "category": "alu", "addressing_mode": "direct", "flags_affected": "CZSV-H", "notes": ""},
    {"mnemonic": "ADD R,#imm", "opcode": "0x0100", "bytes": 4, "cycles": 7, "category": "alu", "addressing_mode": "immediate", "flags_affected": "CZSV-H", "notes": ""},

    {"mnemonic": "ADDB R,R", "opcode": "0x8000", "bytes": 2, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "CZSV-H", "notes": "Add byte"},
    {"mnemonic": "ADDB R,@R", "opcode": "0x0000", "bytes": 2, "cycles": 7, "category": "alu", "addressing_mode": "register_indirect", "flags_affected": "CZSV-H", "notes": ""},
    {"mnemonic": "ADDB R,#imm", "opcode": "0x0000", "bytes": 4, "cycles": 7, "category": "alu", "addressing_mode": "immediate", "flags_affected": "CZSV-H", "notes": ""},

    {"mnemonic": "ADDL RR,RR", "opcode": "0x9600", "bytes": 2, "cycles": 8, "category": "alu", "addressing_mode": "register", "flags_affected": "CZSV--", "notes": "Add long (32-bit)"},
    {"mnemonic": "ADDL RR,@R", "opcode": "0x1600", "bytes": 2, "cycles": 14, "category": "alu", "addressing_mode": "register_indirect", "flags_affected": "CZSV--", "notes": ""},
    {"mnemonic": "ADDL RR,addr", "opcode": "0x5600", "bytes": 4, "cycles": 17, "category": "alu", "addressing_mode": "direct", "flags_affected": "CZSV--", "notes": ""},
    {"mnemonic": "ADDL RR,#imm", "opcode": "0x1600", "bytes": 6, "cycles": 14, "category": "alu", "addressing_mode": "immediate", "flags_affected": "CZSV--", "notes": ""},

    {"mnemonic": "ADC R,R", "opcode": "0xB500", "bytes": 2, "cycles": 5, "category": "alu", "addressing_mode": "register", "flags_affected": "CZSV-H", "notes": "Add with carry"},
    {"mnemonic": "ADCB R,R", "opcode": "0xB400", "bytes": 2, "cycles": 5, "category": "alu", "addressing_mode": "register", "flags_affected": "CZSV-H", "notes": ""},

    {"mnemonic": "SUB R,R", "opcode": "0x8300", "bytes": 2, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "CZSV-H", "notes": "Subtract word"},
    {"mnemonic": "SUB R,@R", "opcode": "0x0300", "bytes": 2, "cycles": 7, "category": "alu", "addressing_mode": "register_indirect", "flags_affected": "CZSV-H", "notes": ""},
    {"mnemonic": "SUB R,addr", "opcode": "0x4300", "bytes": 4, "cycles": 10, "category": "alu", "addressing_mode": "direct", "flags_affected": "CZSV-H", "notes": ""},
    {"mnemonic": "SUB R,#imm", "opcode": "0x0300", "bytes": 4, "cycles": 7, "category": "alu", "addressing_mode": "immediate", "flags_affected": "CZSV-H", "notes": ""},

    {"mnemonic": "SUBB R,R", "opcode": "0x8200", "bytes": 2, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "CZSV-H", "notes": "Subtract byte"},
    {"mnemonic": "SUBL RR,RR", "opcode": "0x9200", "bytes": 2, "cycles": 8, "category": "alu", "addressing_mode": "register", "flags_affected": "CZSV--", "notes": "Subtract long"},
    {"mnemonic": "SUBL RR,@R", "opcode": "0x1200", "bytes": 2, "cycles": 14, "category": "alu", "addressing_mode": "register_indirect", "flags_affected": "CZSV--", "notes": ""},

    {"mnemonic": "SBC R,R", "opcode": "0xB700", "bytes": 2, "cycles": 5, "category": "alu", "addressing_mode": "register", "flags_affected": "CZSV-H", "notes": "Subtract with carry"},
    {"mnemonic": "SBCB R,R", "opcode": "0xB600", "bytes": 2, "cycles": 5, "category": "alu", "addressing_mode": "register", "flags_affected": "CZSV-H", "notes": ""},

    {"mnemonic": "AND R,R", "opcode": "0x8700", "bytes": 2, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "-ZS---", "notes": "Logical AND word"},
    {"mnemonic": "AND R,@R", "opcode": "0x0700", "bytes": 2, "cycles": 7, "category": "alu", "addressing_mode": "register_indirect", "flags_affected": "-ZS---", "notes": ""},
    {"mnemonic": "AND R,addr", "opcode": "0x4700", "bytes": 4, "cycles": 10, "category": "alu", "addressing_mode": "direct", "flags_affected": "-ZS---", "notes": ""},
    {"mnemonic": "AND R,#imm", "opcode": "0x0700", "bytes": 4, "cycles": 7, "category": "alu", "addressing_mode": "immediate", "flags_affected": "-ZS---", "notes": ""},
    {"mnemonic": "ANDB R,R", "opcode": "0x8600", "bytes": 2, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "-ZSP--", "notes": ""},

    {"mnemonic": "OR R,R", "opcode": "0x8500", "bytes": 2, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "-ZS---", "notes": "Logical OR word"},
    {"mnemonic": "OR R,@R", "opcode": "0x0500", "bytes": 2, "cycles": 7, "category": "alu", "addressing_mode": "register_indirect", "flags_affected": "-ZS---", "notes": ""},
    {"mnemonic": "OR R,addr", "opcode": "0x4500", "bytes": 4, "cycles": 10, "category": "alu", "addressing_mode": "direct", "flags_affected": "-ZS---", "notes": ""},
    {"mnemonic": "OR R,#imm", "opcode": "0x0500", "bytes": 4, "cycles": 7, "category": "alu", "addressing_mode": "immediate", "flags_affected": "-ZS---", "notes": ""},
    {"mnemonic": "ORB R,R", "opcode": "0x8400", "bytes": 2, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "-ZSP--", "notes": ""},

    {"mnemonic": "XOR R,R", "opcode": "0x8900", "bytes": 2, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "-ZS---", "notes": "Exclusive OR word"},
    {"mnemonic": "XOR R,@R", "opcode": "0x0900", "bytes": 2, "cycles": 7, "category": "alu", "addressing_mode": "register_indirect", "flags_affected": "-ZS---", "notes": ""},
    {"mnemonic": "XOR R,addr", "opcode": "0x4900", "bytes": 4, "cycles": 10, "category": "alu", "addressing_mode": "direct", "flags_affected": "-ZS---", "notes": ""},
    {"mnemonic": "XOR R,#imm", "opcode": "0x0900", "bytes": 4, "cycles": 7, "category": "alu", "addressing_mode": "immediate", "flags_affected": "-ZS---", "notes": ""},
    {"mnemonic": "XORB R,R", "opcode": "0x8800", "bytes": 2, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "-ZSP--", "notes": ""},

    {"mnemonic": "CP R,R", "opcode": "0x8B00", "bytes": 2, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "CZSV--", "notes": "Compare word"},
    {"mnemonic": "CP R,@R", "opcode": "0x0B00", "bytes": 2, "cycles": 7, "category": "alu", "addressing_mode": "register_indirect", "flags_affected": "CZSV--", "notes": ""},
    {"mnemonic": "CP R,addr", "opcode": "0x4B00", "bytes": 4, "cycles": 10, "category": "alu", "addressing_mode": "direct", "flags_affected": "CZSV--", "notes": ""},
    {"mnemonic": "CP R,#imm", "opcode": "0x0B00", "bytes": 4, "cycles": 7, "category": "alu", "addressing_mode": "immediate", "flags_affected": "CZSV--", "notes": ""},
    {"mnemonic": "CPB R,R", "opcode": "0x8A00", "bytes": 2, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "CZSV--", "notes": "Compare byte"},
    {"mnemonic": "CPL RR,RR", "opcode": "0x9000", "bytes": 2, "cycles": 8, "category": "alu", "addressing_mode": "register", "flags_affected": "CZSV--", "notes": "Compare long"},

    {"mnemonic": "INC R,#n", "opcode": "0xA900", "bytes": 2, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "-ZSV--", "notes": "Increment by n (1-16)"},
    {"mnemonic": "INC @R,#n", "opcode": "0x2900", "bytes": 2, "cycles": 11, "category": "alu", "addressing_mode": "register_indirect", "flags_affected": "-ZSV--", "notes": ""},
    {"mnemonic": "INC addr,#n", "opcode": "0x6900", "bytes": 4, "cycles": 13, "category": "alu", "addressing_mode": "direct", "flags_affected": "-ZSV--", "notes": ""},
    {"mnemonic": "INCB R,#n", "opcode": "0xA800", "bytes": 2, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "-ZSV--", "notes": ""},

    {"mnemonic": "DEC R,#n", "opcode": "0xAB00", "bytes": 2, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "-ZSV--", "notes": "Decrement by n"},
    {"mnemonic": "DEC @R,#n", "opcode": "0x2B00", "bytes": 2, "cycles": 11, "category": "alu", "addressing_mode": "register_indirect", "flags_affected": "-ZSV--", "notes": ""},
    {"mnemonic": "DEC addr,#n", "opcode": "0x6B00", "bytes": 4, "cycles": 13, "category": "alu", "addressing_mode": "direct", "flags_affected": "-ZSV--", "notes": ""},
    {"mnemonic": "DECB R,#n", "opcode": "0xAA00", "bytes": 2, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "-ZSV--", "notes": ""},

    {"mnemonic": "NEG R", "opcode": "0x8D00", "bytes": 2, "cycles": 7, "category": "alu", "addressing_mode": "register", "flags_affected": "CZSV-H", "notes": "Negate (two's complement)"},
    {"mnemonic": "NEGB R", "opcode": "0x8C00", "bytes": 2, "cycles": 7, "category": "alu", "addressing_mode": "register", "flags_affected": "CZSV-H", "notes": ""},
    {"mnemonic": "COM R", "opcode": "0x8D01", "bytes": 2, "cycles": 7, "category": "alu", "addressing_mode": "register", "flags_affected": "-ZS---", "notes": "Complement (one's complement)"},
    {"mnemonic": "COMB R", "opcode": "0x8C01", "bytes": 2, "cycles": 7, "category": "alu", "addressing_mode": "register", "flags_affected": "-ZSP--", "notes": ""},

    {"mnemonic": "DAB R", "opcode": "0xB000", "bytes": 2, "cycles": 5, "category": "alu", "addressing_mode": "register", "flags_affected": "CZSP-H", "notes": "Decimal adjust byte"},
    {"mnemonic": "EXTS R", "opcode": "0xB100", "bytes": 2, "cycles": 11, "category": "alu", "addressing_mode": "register", "flags_affected": "-ZS---", "notes": "Extend sign byte to word"},
    {"mnemonic": "EXTSL RR", "opcode": "0xB100", "bytes": 2, "cycles": 11, "category": "alu", "addressing_mode": "register", "flags_affected": "-ZS---", "notes": "Extend sign word to long"},

    {"mnemonic": "MULT RR,R", "opcode": "0x9900", "bytes": 2, "cycles": 70, "category": "multiply", "addressing_mode": "register", "flags_affected": "CZSV--", "notes": "16x16->32 unsigned multiply"},
    {"mnemonic": "MULT RR,@R", "opcode": "0x1900", "bytes": 2, "cycles": 70, "category": "multiply", "addressing_mode": "register_indirect", "flags_affected": "CZSV--", "notes": ""},
    {"mnemonic": "MULT RR,#imm", "opcode": "0x1900", "bytes": 4, "cycles": 70, "category": "multiply", "addressing_mode": "immediate", "flags_affected": "CZSV--", "notes": ""},
    {"mnemonic": "MULTL RQ,RR", "opcode": "0x9800", "bytes": 2, "cycles": 282, "category": "multiply", "addressing_mode": "register", "flags_affected": "CZSV--", "notes": "32x32->64 unsigned multiply"},

    {"mnemonic": "DIV RR,R", "opcode": "0x9B00", "bytes": 2, "cycles": 107, "category": "divide", "addressing_mode": "register", "flags_affected": "CZSV--", "notes": "32/16->16q,16r signed divide"},
    {"mnemonic": "DIV RR,@R", "opcode": "0x1B00", "bytes": 2, "cycles": 107, "category": "divide", "addressing_mode": "register_indirect", "flags_affected": "CZSV--", "notes": ""},
    {"mnemonic": "DIV RR,#imm", "opcode": "0x1B00", "bytes": 4, "cycles": 107, "category": "divide", "addressing_mode": "immediate", "flags_affected": "CZSV--", "notes": ""},
    {"mnemonic": "DIVL RQ,RR", "opcode": "0x9A00", "bytes": 2, "cycles": 744, "category": "divide", "addressing_mode": "register", "flags_affected": "CZSV--", "notes": "64/32->32q,32r signed divide"},

    {"mnemonic": "SLA R,#n", "opcode": "0xB300", "bytes": 2, "cycles": 6, "category": "alu", "addressing_mode": "register", "flags_affected": "CZSV--", "notes": "Shift left arithmetic; 6+3n cycles where n=shift count"},
    {"mnemonic": "SLAB R,#n", "opcode": "0xB200", "bytes": 2, "cycles": 6, "category": "alu", "addressing_mode": "register", "flags_affected": "CZSV--", "notes": "6+3n cycles"},
    {"mnemonic": "SLAL RR,#n", "opcode": "0xB300", "bytes": 2, "cycles": 6, "category": "alu", "addressing_mode": "register", "flags_affected": "CZSV--", "notes": "6+3n cycles"},
    {"mnemonic": "SRA R,#n", "opcode": "0xB300", "bytes": 2, "cycles": 6, "category": "alu", "addressing_mode": "register", "flags_affected": "CZSV--", "notes": "Shift right arithmetic; 6+3n"},
    {"mnemonic": "SRAB R,#n", "opcode": "0xB200", "bytes": 2, "cycles": 6, "category": "alu", "addressing_mode": "register", "flags_affected": "CZSV--", "notes": "6+3n"},
    {"mnemonic": "SRAL RR,#n", "opcode": "0xB300", "bytes": 2, "cycles": 6, "category": "alu", "addressing_mode": "register", "flags_affected": "CZSV--", "notes": "6+3n"},
    {"mnemonic": "SLL R,#n", "opcode": "0xB300", "bytes": 2, "cycles": 6, "category": "alu", "addressing_mode": "register", "flags_affected": "CZS---", "notes": "Shift left logical; 6+3n"},
    {"mnemonic": "SLLB R,#n", "opcode": "0xB200", "bytes": 2, "cycles": 6, "category": "alu", "addressing_mode": "register", "flags_affected": "CZS---", "notes": "6+3n"},
    {"mnemonic": "SLLL RR,#n", "opcode": "0xB300", "bytes": 2, "cycles": 6, "category": "alu", "addressing_mode": "register", "flags_affected": "CZS---", "notes": "6+3n"},
    {"mnemonic": "SRL R,#n", "opcode": "0xB300", "bytes": 2, "cycles": 6, "category": "alu", "addressing_mode": "register", "flags_affected": "CZS---", "notes": "Shift right logical; 6+3n"},
    {"mnemonic": "SRLB R,#n", "opcode": "0xB200", "bytes": 2, "cycles": 6, "category": "alu", "addressing_mode": "register", "flags_affected": "CZS---", "notes": "6+3n"},
    {"mnemonic": "SRLL RR,#n", "opcode": "0xB300", "bytes": 2, "cycles": 6, "category": "alu", "addressing_mode": "register", "flags_affected": "CZS---", "notes": "6+3n"},
    {"mnemonic": "SDAL RR,#n", "opcode": "0xB300", "bytes": 2, "cycles": 6, "category": "alu", "addressing_mode": "register", "flags_affected": "CZSV--", "notes": "Shift dynamic arithmetic long; 6+3n"},
    {"mnemonic": "SDLL RR,#n", "opcode": "0xB300", "bytes": 2, "cycles": 6, "category": "alu", "addressing_mode": "register", "flags_affected": "CZS---", "notes": "Shift dynamic logical long; 6+3n"},

    {"mnemonic": "RL R,#n", "opcode": "0xB300", "bytes": 2, "cycles": 6, "category": "alu", "addressing_mode": "register", "flags_affected": "CZS---", "notes": "Rotate left; 6+3n"},
    {"mnemonic": "RLB R,#n", "opcode": "0xB200", "bytes": 2, "cycles": 6, "category": "alu", "addressing_mode": "register", "flags_affected": "CZSP--", "notes": "6+3n"},
    {"mnemonic": "RLC R,#n", "opcode": "0xB300", "bytes": 2, "cycles": 6, "category": "alu", "addressing_mode": "register", "flags_affected": "CZS---", "notes": "Rotate left through carry; 6+3n"},
    {"mnemonic": "RLCB R,#n", "opcode": "0xB200", "bytes": 2, "cycles": 6, "category": "alu", "addressing_mode": "register", "flags_affected": "CZSP--", "notes": "6+3n"},
    {"mnemonic": "RR R,#n", "opcode": "0xB300", "bytes": 2, "cycles": 6, "category": "alu", "addressing_mode": "register", "flags_affected": "CZS---", "notes": "Rotate right; 6+3n"},
    {"mnemonic": "RRB R,#n", "opcode": "0xB200", "bytes": 2, "cycles": 6, "category": "alu", "addressing_mode": "register", "flags_affected": "CZSP--", "notes": "6+3n"},
    {"mnemonic": "RRC R,#n", "opcode": "0xB300", "bytes": 2, "cycles": 6, "category": "alu", "addressing_mode": "register", "flags_affected": "CZS---", "notes": "Rotate right through carry; 6+3n"},
    {"mnemonic": "RRCB R,#n", "opcode": "0xB200", "bytes": 2, "cycles": 6, "category": "alu", "addressing_mode": "register", "flags_affected": "CZSP--", "notes": "6+3n"},

    {"mnemonic": "BIT R,b", "opcode": "0xA700", "bytes": 2, "cycles": 4, "category": "bit", "addressing_mode": "register", "flags_affected": "-Z----", "notes": "Test bit"},
    {"mnemonic": "BIT @R,b", "opcode": "0x2700", "bytes": 2, "cycles": 8, "category": "bit", "addressing_mode": "register_indirect", "flags_affected": "-Z----", "notes": ""},
    {"mnemonic": "BIT R,R", "opcode": "0xA700", "bytes": 2, "cycles": 10, "category": "bit", "addressing_mode": "register", "flags_affected": "-Z----", "notes": "Dynamic bit test"},
    {"mnemonic": "BITB R,b", "opcode": "0xA600", "bytes": 2, "cycles": 4, "category": "bit", "addressing_mode": "register", "flags_affected": "-Z----", "notes": ""},
    {"mnemonic": "SET R,b", "opcode": "0xA500", "bytes": 2, "cycles": 4, "category": "bit", "addressing_mode": "register", "flags_affected": "", "notes": "Set bit"},
    {"mnemonic": "SET @R,b", "opcode": "0x2500", "bytes": 2, "cycles": 11, "category": "bit", "addressing_mode": "register_indirect", "flags_affected": "", "notes": ""},
    {"mnemonic": "SETB R,b", "opcode": "0xA400", "bytes": 2, "cycles": 4, "category": "bit", "addressing_mode": "register", "flags_affected": "", "notes": ""},
    {"mnemonic": "RES R,b", "opcode": "0xA300", "bytes": 2, "cycles": 4, "category": "bit", "addressing_mode": "register", "flags_affected": "", "notes": "Reset bit"},
    {"mnemonic": "RES @R,b", "opcode": "0x2300", "bytes": 2, "cycles": 11, "category": "bit", "addressing_mode": "register_indirect", "flags_affected": "", "notes": ""},
    {"mnemonic": "RESB R,b", "opcode": "0xA200", "bytes": 2, "cycles": 4, "category": "bit", "addressing_mode": "register", "flags_affected": "", "notes": ""},
    {"mnemonic": "TSET R", "opcode": "0x8D06", "bytes": 2, "cycles": 7, "category": "bit", "addressing_mode": "register", "flags_affected": "-ZS---", "notes": "Test and set (bit 7/15)"},
    {"mnemonic": "TSETB R", "opcode": "0x8C06", "bytes": 2, "cycles": 7, "category": "bit", "addressing_mode": "register", "flags_affected": "-ZSP--", "notes": ""},

    {"mnemonic": "JP cc,@R", "opcode": "0x1E00", "bytes": 2, "cycles": 7, "category": "control", "addressing_mode": "register_indirect", "flags_affected": "", "notes": "Conditional jump; 7 cycles always"},
    {"mnemonic": "JP cc,addr", "opcode": "0x5E00", "bytes": 4, "cycles": 7, "category": "control", "addressing_mode": "direct", "flags_affected": "", "notes": "7 if taken, 10 total fetch if not"},
    {"mnemonic": "JR cc,disp", "opcode": "0xE000", "bytes": 2, "cycles": 6, "category": "control", "addressing_mode": "relative", "flags_affected": "", "notes": "Relative jump; 6 cycles"},

    {"mnemonic": "CALL @R", "opcode": "0x1F00", "bytes": 2, "cycles": 15, "category": "control", "addressing_mode": "register_indirect", "flags_affected": "", "notes": "Call subroutine"},
    {"mnemonic": "CALL addr", "opcode": "0x5F00", "bytes": 4, "cycles": 15, "category": "control", "addressing_mode": "direct", "flags_affected": "", "notes": ""},
    {"mnemonic": "CALR disp", "opcode": "0xD000", "bytes": 2, "cycles": 12, "category": "control", "addressing_mode": "relative", "flags_affected": "", "notes": "Call relative"},

    {"mnemonic": "RET cc", "opcode": "0x9E00", "bytes": 2, "cycles": 10, "category": "control", "addressing_mode": "implied", "flags_affected": "", "notes": "Conditional return; 10 if taken, 7 if not; unconditional=13"},
    {"mnemonic": "IRET", "opcode": "0x7B00", "bytes": 2, "cycles": 13, "category": "control", "addressing_mode": "implied", "flags_affected": "CZSV-H", "notes": "Return from interrupt"},

    {"mnemonic": "DJNZ R,disp", "opcode": "0xF000", "bytes": 2, "cycles": 11, "category": "control", "addressing_mode": "relative", "flags_affected": "", "notes": "Decrement and jump if not zero; 11 if loop, 7 if exit"},
    {"mnemonic": "DBJNZ R,disp", "opcode": "0xF000", "bytes": 2, "cycles": 11, "category": "control", "addressing_mode": "relative", "flags_affected": "", "notes": "Decrement byte and jump; 11/7"},

    {"mnemonic": "LDIR @R,@R,R", "opcode": "0xBB00", "bytes": 2, "cycles": 11, "category": "string", "addressing_mode": "implied", "flags_affected": "", "notes": "Block load increment repeat; 11+8n cycles"},
    {"mnemonic": "LDDR @R,@R,R", "opcode": "0xBB00", "bytes": 2, "cycles": 11, "category": "string", "addressing_mode": "implied", "flags_affected": "", "notes": "Block load decrement repeat; 11+8n"},
    {"mnemonic": "LDI @R,@R,R", "opcode": "0xBB00", "bytes": 2, "cycles": 18, "category": "string", "addressing_mode": "implied", "flags_affected": "", "notes": "Block load increment single"},
    {"mnemonic": "LDD @R,@R,R", "opcode": "0xBB00", "bytes": 2, "cycles": 18, "category": "string", "addressing_mode": "implied", "flags_affected": "", "notes": "Block load decrement single"},
    {"mnemonic": "CPIR R,@R,R,cc", "opcode": "0xBA00", "bytes": 2, "cycles": 11, "category": "string", "addressing_mode": "implied", "flags_affected": "CZSV--", "notes": "Block compare; variable cycles"},
    {"mnemonic": "CPDR R,@R,R,cc", "opcode": "0xBA00", "bytes": 2, "cycles": 11, "category": "string", "addressing_mode": "implied", "flags_affected": "CZSV--", "notes": ""},
    {"mnemonic": "TRIRB @R,@R,R", "opcode": "0xB800", "bytes": 2, "cycles": 11, "category": "string", "addressing_mode": "implied", "flags_affected": "", "notes": "Translate and increment repeat"},
    {"mnemonic": "TRDRB @R,@R,R", "opcode": "0xB800", "bytes": 2, "cycles": 11, "category": "string", "addressing_mode": "implied", "flags_affected": "", "notes": "Translate and decrement repeat"},

    {"mnemonic": "IN R,@R", "opcode": "0x3D00", "bytes": 2, "cycles": 10, "category": "io", "addressing_mode": "register_indirect", "flags_affected": "", "notes": "Input word from port"},
    {"mnemonic": "IN R,port", "opcode": "0x3B00", "bytes": 4, "cycles": 12, "category": "io", "addressing_mode": "direct", "flags_affected": "", "notes": ""},
    {"mnemonic": "INB R,@R", "opcode": "0x3C00", "bytes": 2, "cycles": 10, "category": "io", "addressing_mode": "register_indirect", "flags_affected": "", "notes": "Input byte"},
    {"mnemonic": "INB R,port", "opcode": "0x3A00", "bytes": 4, "cycles": 12, "category": "io", "addressing_mode": "direct", "flags_affected": "", "notes": ""},
    {"mnemonic": "OUT @R,R", "opcode": "0x3F00", "bytes": 2, "cycles": 10, "category": "io", "addressing_mode": "register_indirect", "flags_affected": "", "notes": "Output word to port"},
    {"mnemonic": "OUT port,R", "opcode": "0x3B00", "bytes": 4, "cycles": 12, "category": "io", "addressing_mode": "direct", "flags_affected": "", "notes": ""},
    {"mnemonic": "OUTB @R,R", "opcode": "0x3E00", "bytes": 2, "cycles": 10, "category": "io", "addressing_mode": "register_indirect", "flags_affected": "", "notes": "Output byte"},
    {"mnemonic": "OUTB port,R", "opcode": "0x3A00", "bytes": 4, "cycles": 12, "category": "io", "addressing_mode": "direct", "flags_affected": "", "notes": ""},
    {"mnemonic": "INIR @R,@R,R", "opcode": "0x3B00", "bytes": 2, "cycles": 11, "category": "io", "addressing_mode": "implied", "flags_affected": "", "notes": "Block input increment repeat"},
    {"mnemonic": "INDR @R,@R,R", "opcode": "0x3B00", "bytes": 2, "cycles": 11, "category": "io", "addressing_mode": "implied", "flags_affected": "", "notes": "Block input decrement repeat"},
    {"mnemonic": "OTIR @R,@R,R", "opcode": "0x3B00", "bytes": 2, "cycles": 11, "category": "io", "addressing_mode": "implied", "flags_affected": "", "notes": "Block output increment repeat"},
    {"mnemonic": "OTDR @R,@R,R", "opcode": "0x3B00", "bytes": 2, "cycles": 11, "category": "io", "addressing_mode": "implied", "flags_affected": "", "notes": "Block output decrement repeat"},
    {"mnemonic": "SIN R,port", "opcode": "0x3B01", "bytes": 4, "cycles": 12, "category": "io", "addressing_mode": "direct", "flags_affected": "", "notes": "Special input"},
    {"mnemonic": "SOUT port,R", "opcode": "0x3B01", "bytes": 4, "cycles": 12, "category": "io", "addressing_mode": "direct", "flags_affected": "", "notes": "Special output"},

    {"mnemonic": "NOP", "opcode": "0x8D07", "bytes": 2, "cycles": 7, "category": "nop", "addressing_mode": "implied", "flags_affected": "", "notes": ""},
    {"mnemonic": "SC #imm", "opcode": "0x7F00", "bytes": 2, "cycles": 33, "category": "special", "addressing_mode": "immediate", "flags_affected": "", "notes": "System call; traps to system mode"},
    {"mnemonic": "DI vi", "opcode": "0x7C00", "bytes": 2, "cycles": 7, "category": "control", "addressing_mode": "implied", "flags_affected": "", "notes": "Disable interrupt"},
    {"mnemonic": "EI vi", "opcode": "0x7C04", "bytes": 2, "cycles": 7, "category": "control", "addressing_mode": "implied", "flags_affected": "", "notes": "Enable interrupt"},
    {"mnemonic": "HALT", "opcode": "0x7A00", "bytes": 2, "cycles": 8, "category": "special", "addressing_mode": "implied", "flags_affected": "", "notes": "Halt processor"},
    {"mnemonic": "MREQ R", "opcode": "0x7B09", "bytes": 2, "cycles": 12, "category": "special", "addressing_mode": "register", "flags_affected": "", "notes": "Memory request; bus arbitration"},
    {"mnemonic": "MSET", "opcode": "0x7B08", "bytes": 2, "cycles": 5, "category": "special", "addressing_mode": "implied", "flags_affected": "", "notes": "Set multi-micro mode"},
    {"mnemonic": "MRES", "opcode": "0x7B09", "bytes": 2, "cycles": 5, "category": "special", "addressing_mode": "implied", "flags_affected": "", "notes": "Reset multi-micro mode"},

    {"mnemonic": "CLR R", "opcode": "0x8D08", "bytes": 2, "cycles": 7, "category": "alu", "addressing_mode": "register", "flags_affected": "", "notes": "Clear register"},
    {"mnemonic": "CLR @R", "opcode": "0x0D08", "bytes": 2, "cycles": 11, "category": "alu", "addressing_mode": "register_indirect", "flags_affected": "", "notes": ""},
    {"mnemonic": "CLRB R", "opcode": "0x8C08", "bytes": 2, "cycles": 7, "category": "alu", "addressing_mode": "register", "flags_affected": "", "notes": ""},

    {"mnemonic": "SETFLG flag", "opcode": "0x8D01", "bytes": 2, "cycles": 7, "category": "special", "addressing_mode": "implied", "flags_affected": "CZSV--", "notes": "Set flag"},
    {"mnemonic": "RESFLG flag", "opcode": "0x8D03", "bytes": 2, "cycles": 7, "category": "special", "addressing_mode": "implied", "flags_affected": "CZSV--", "notes": "Reset flag"},
    {"mnemonic": "COMFLG flag", "opcode": "0x8D05", "bytes": 2, "cycles": 7, "category": "special", "addressing_mode": "implied", "flags_affected": "CZSV--", "notes": "Complement flag"},

    {"mnemonic": "TCC cc,R", "opcode": "0xAF00", "bytes": 2, "cycles": 5, "category": "special", "addressing_mode": "register", "flags_affected": "", "notes": "Test condition code; set LSB of R if true"},
    {"mnemonic": "TCCB cc,R", "opcode": "0xAE00", "bytes": 2, "cycles": 5, "category": "special", "addressing_mode": "register", "flags_affected": "", "notes": ""}
  ]
}
