--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 674 paths analyzed, 180 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.532ns.
--------------------------------------------------------------------------------
Slack:                  15.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_i_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.357ns (Levels of Logic = 0)
  Clock Path Skew:      -0.140ns (0.588 - 0.728)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_i_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y23.SR      net (fanout=8)        3.369   M_reset_cond_out
    SLICE_X16Y23.CLK     Tsrck                 0.470   M_i_q[3]
                                                       M_i_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.357ns (0.988ns logic, 3.369ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack:                  15.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_i_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.348ns (Levels of Logic = 0)
  Clock Path Skew:      -0.140ns (0.588 - 0.728)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_i_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y23.SR      net (fanout=8)        3.369   M_reset_cond_out
    SLICE_X16Y23.CLK     Tsrck                 0.461   M_i_q[3]
                                                       M_i_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.348ns (0.979ns logic, 3.369ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  15.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_i_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.337ns (Levels of Logic = 0)
  Clock Path Skew:      -0.140ns (0.588 - 0.728)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_i_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y23.SR      net (fanout=8)        3.369   M_reset_cond_out
    SLICE_X16Y23.CLK     Tsrck                 0.450   M_i_q[3]
                                                       M_i_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.337ns (0.968ns logic, 3.369ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  15.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_i_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.315ns (Levels of Logic = 0)
  Clock Path Skew:      -0.140ns (0.588 - 0.728)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_i_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y23.SR      net (fanout=8)        3.369   M_reset_cond_out
    SLICE_X16Y23.CLK     Tsrck                 0.428   M_i_q[3]
                                                       M_i_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.315ns (0.946ns logic, 3.369ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  15.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_k_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.203ns (Levels of Logic = 0)
  Clock Path Skew:      -0.137ns (0.591 - 0.728)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_k_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y22.SR      net (fanout=8)        3.181   M_reset_cond_out
    SLICE_X16Y22.CLK     Tsrck                 0.504   Madd_M_k_q[3]_GND_1_o_add_16_OUT_cy[1]
                                                       M_k_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.203ns (1.022ns logic, 3.181ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  15.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_k_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.137ns (Levels of Logic = 0)
  Clock Path Skew:      -0.137ns (0.591 - 0.728)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_k_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y22.SR      net (fanout=8)        3.181   M_reset_cond_out
    SLICE_X17Y22.CLK     Tsrck                 0.438   M_k_q[3]
                                                       M_k_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.137ns (0.956ns logic, 3.181ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  15.695ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.133ns (Levels of Logic = 0)
  Clock Path Skew:      -0.137ns (0.591 - 0.728)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y22.SR      net (fanout=8)        3.181   M_reset_cond_out
    SLICE_X16Y22.CLK     Tsrck                 0.434   Madd_M_k_q[3]_GND_1_o_add_16_OUT_cy[1]
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.133ns (0.952ns logic, 3.181ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  15.716ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_k_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.112ns (Levels of Logic = 0)
  Clock Path Skew:      -0.137ns (0.591 - 0.728)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_k_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y22.SR      net (fanout=8)        3.181   M_reset_cond_out
    SLICE_X17Y22.CLK     Tsrck                 0.413   M_k_q[3]
                                                       M_k_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.112ns (0.931ns logic, 3.181ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  15.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_k_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.109ns (Levels of Logic = 0)
  Clock Path Skew:      -0.137ns (0.591 - 0.728)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_k_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y22.SR      net (fanout=8)        3.181   M_reset_cond_out
    SLICE_X17Y22.CLK     Tsrck                 0.410   M_k_q[3]
                                                       M_k_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.109ns (0.928ns logic, 3.181ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  15.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_time_q_6 (FF)
  Destination:          M_time_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.181ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.293 - 0.309)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_time_q_6 to M_time_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y20.CQ      Tcko                  0.525   M_time_q[7]
                                                       M_time_q_6
    SLICE_X15Y20.A1      net (fanout=3)        0.760   M_time_q[6]
    SLICE_X15Y20.A       Tilo                  0.259   M_time_q[15]_GND_1_o_equal_14_o<15>1
                                                       M_time_q[15]_GND_1_o_equal_14_o<15>2
    SLICE_X16Y21.A1      net (fanout=2)        1.013   M_time_q[15]_GND_1_o_equal_14_o<15>1
    SLICE_X16Y21.A       Tilo                  0.254   M_j_q[3]
                                                       M_time_q[15]_GND_1_o_equal_14_o<15>3
    SLICE_X15Y19.A1      net (fanout=13)       0.997   M_time_q[15]_GND_1_o_equal_14_o
    SLICE_X15Y19.CLK     Tas                   0.373   M_time_q[3]
                                                       M_time_d<0>2
                                                       M_time_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.181ns (1.411ns logic, 2.770ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  15.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_time_q_6 (FF)
  Destination:          M_time_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.173ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.293 - 0.309)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_time_q_6 to M_time_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y20.CQ      Tcko                  0.525   M_time_q[7]
                                                       M_time_q_6
    SLICE_X15Y20.A1      net (fanout=3)        0.760   M_time_q[6]
    SLICE_X15Y20.A       Tilo                  0.259   M_time_q[15]_GND_1_o_equal_14_o<15>1
                                                       M_time_q[15]_GND_1_o_equal_14_o<15>2
    SLICE_X16Y21.A1      net (fanout=2)        1.013   M_time_q[15]_GND_1_o_equal_14_o<15>1
    SLICE_X16Y21.A       Tilo                  0.254   M_j_q[3]
                                                       M_time_q[15]_GND_1_o_equal_14_o<15>3
    SLICE_X15Y19.D1      net (fanout=13)       0.989   M_time_q[15]_GND_1_o_equal_14_o
    SLICE_X15Y19.CLK     Tas                   0.373   M_time_q[3]
                                                       M_time_d<3>1
                                                       M_time_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.173ns (1.411ns logic, 2.762ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack:                  15.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_j_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.039ns (Levels of Logic = 0)
  Clock Path Skew:      -0.135ns (0.593 - 0.728)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_j_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y21.SR      net (fanout=8)        2.977   M_reset_cond_out
    SLICE_X16Y21.CLK     Tsrck                 0.544   M_j_q[3]
                                                       M_j_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.039ns (1.062ns logic, 2.977ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  15.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.999ns (Levels of Logic = 0)
  Clock Path Skew:      -0.135ns (0.593 - 0.728)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y21.SR      net (fanout=8)        2.977   M_reset_cond_out
    SLICE_X16Y21.CLK     Tsrck                 0.504   M_j_q[3]
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.999ns (1.022ns logic, 2.977ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  15.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_j_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.965ns (Levels of Logic = 0)
  Clock Path Skew:      -0.135ns (0.593 - 0.728)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_j_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y21.SR      net (fanout=8)        2.977   M_reset_cond_out
    SLICE_X16Y21.CLK     Tsrck                 0.470   M_j_q[3]
                                                       M_j_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.965ns (0.988ns logic, 2.977ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  15.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_time_q_6 (FF)
  Destination:          M_time_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.096ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_time_q_6 to M_time_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y20.CQ      Tcko                  0.525   M_time_q[7]
                                                       M_time_q_6
    SLICE_X15Y20.A1      net (fanout=3)        0.760   M_time_q[6]
    SLICE_X15Y20.A       Tilo                  0.259   M_time_q[15]_GND_1_o_equal_14_o<15>1
                                                       M_time_q[15]_GND_1_o_equal_14_o<15>2
    SLICE_X16Y21.A1      net (fanout=2)        1.013   M_time_q[15]_GND_1_o_equal_14_o<15>1
    SLICE_X16Y21.A       Tilo                  0.254   M_j_q[3]
                                                       M_time_q[15]_GND_1_o_equal_14_o<15>3
    SLICE_X16Y20.B1      net (fanout=13)       0.946   M_time_q[15]_GND_1_o_equal_14_o
    SLICE_X16Y20.CLK     Tas                   0.339   M_time_q[7]
                                                       M_time_d<5>1
                                                       M_time_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.096ns (1.377ns logic, 2.719ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  15.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_j_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.956ns (Levels of Logic = 0)
  Clock Path Skew:      -0.135ns (0.593 - 0.728)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_j_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y21.SR      net (fanout=8)        2.977   M_reset_cond_out
    SLICE_X16Y21.CLK     Tsrck                 0.461   M_j_q[3]
                                                       M_j_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.956ns (0.979ns logic, 2.977ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  15.885ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_time_q_6 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.066ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.188 - 0.202)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_time_q_6 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y20.CQ      Tcko                  0.525   M_time_q[7]
                                                       M_time_q_6
    SLICE_X15Y20.A1      net (fanout=3)        0.760   M_time_q[6]
    SLICE_X15Y20.A       Tilo                  0.259   M_time_q[15]_GND_1_o_equal_14_o<15>1
                                                       M_time_q[15]_GND_1_o_equal_14_o<15>2
    SLICE_X16Y21.A1      net (fanout=2)        1.013   M_time_q[15]_GND_1_o_equal_14_o<15>1
    SLICE_X16Y21.A       Tilo                  0.254   M_j_q[3]
                                                       M_time_q[15]_GND_1_o_equal_14_o<15>3
    SLICE_X16Y21.B2      net (fanout=13)       1.055   M_time_q[15]_GND_1_o_equal_14_o
    SLICE_X16Y21.CLK     Tas                   0.200   M_j_q[3]
                                                       M_state_q_FSM_FFd1-In1
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.066ns (1.238ns logic, 2.828ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack:                  15.885ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_j_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.945ns (Levels of Logic = 0)
  Clock Path Skew:      -0.135ns (0.593 - 0.728)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_j_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y21.SR      net (fanout=8)        2.977   M_reset_cond_out
    SLICE_X16Y21.CLK     Tsrck                 0.450   M_j_q[3]
                                                       M_j_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.945ns (0.968ns logic, 2.977ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  15.890ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_time_q_9 (FF)
  Destination:          M_time_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.069ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.192 - 0.198)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_time_q_9 to M_time_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y21.CQ      Tcko                  0.430   M_time_q[10]
                                                       M_time_q_9
    SLICE_X15Y20.A2      net (fanout=3)        0.743   M_time_q[9]
    SLICE_X15Y20.A       Tilo                  0.259   M_time_q[15]_GND_1_o_equal_14_o<15>1
                                                       M_time_q[15]_GND_1_o_equal_14_o<15>2
    SLICE_X16Y21.A1      net (fanout=2)        1.013   M_time_q[15]_GND_1_o_equal_14_o<15>1
    SLICE_X16Y21.A       Tilo                  0.254   M_j_q[3]
                                                       M_time_q[15]_GND_1_o_equal_14_o<15>3
    SLICE_X15Y19.A1      net (fanout=13)       0.997   M_time_q[15]_GND_1_o_equal_14_o
    SLICE_X15Y19.CLK     Tas                   0.373   M_time_q[3]
                                                       M_time_d<0>2
                                                       M_time_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.069ns (1.316ns logic, 2.753ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  15.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_time_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.936ns (Levels of Logic = 0)
  Clock Path Skew:      -0.138ns (0.590 - 0.728)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_time_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X15Y22.SR      net (fanout=8)        2.950   M_reset_cond_out
    SLICE_X15Y22.CLK     Tsrck                 0.468   M_time_q[14]
                                                       M_time_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.936ns (0.986ns logic, 2.950ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  15.898ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_time_q_9 (FF)
  Destination:          M_time_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.061ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.192 - 0.198)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_time_q_9 to M_time_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y21.CQ      Tcko                  0.430   M_time_q[10]
                                                       M_time_q_9
    SLICE_X15Y20.A2      net (fanout=3)        0.743   M_time_q[9]
    SLICE_X15Y20.A       Tilo                  0.259   M_time_q[15]_GND_1_o_equal_14_o<15>1
                                                       M_time_q[15]_GND_1_o_equal_14_o<15>2
    SLICE_X16Y21.A1      net (fanout=2)        1.013   M_time_q[15]_GND_1_o_equal_14_o<15>1
    SLICE_X16Y21.A       Tilo                  0.254   M_j_q[3]
                                                       M_time_q[15]_GND_1_o_equal_14_o<15>3
    SLICE_X15Y19.D1      net (fanout=13)       0.989   M_time_q[15]_GND_1_o_equal_14_o
    SLICE_X15Y19.CLK     Tas                   0.373   M_time_q[3]
                                                       M_time_d<3>1
                                                       M_time_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.061ns (1.316ns logic, 2.745ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  15.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_time_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.906ns (Levels of Logic = 0)
  Clock Path Skew:      -0.138ns (0.590 - 0.728)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_time_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X15Y22.SR      net (fanout=8)        2.950   M_reset_cond_out
    SLICE_X15Y22.CLK     Tsrck                 0.438   M_time_q[14]
                                                       M_time_q_13
    -------------------------------------------------  ---------------------------
    Total                                      3.906ns (0.956ns logic, 2.950ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  15.946ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_time_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.881ns (Levels of Logic = 0)
  Clock Path Skew:      -0.138ns (0.590 - 0.728)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_time_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X15Y22.SR      net (fanout=8)        2.950   M_reset_cond_out
    SLICE_X15Y22.CLK     Tsrck                 0.413   M_time_q[14]
                                                       M_time_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.881ns (0.931ns logic, 2.950ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  15.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_time_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.878ns (Levels of Logic = 0)
  Clock Path Skew:      -0.138ns (0.590 - 0.728)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_time_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X15Y22.SR      net (fanout=8)        2.950   M_reset_cond_out
    SLICE_X15Y22.CLK     Tsrck                 0.410   M_time_q[14]
                                                       M_time_q_11
    -------------------------------------------------  ---------------------------
    Total                                      3.878ns (0.928ns logic, 2.950ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  15.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_time_q_9 (FF)
  Destination:          M_time_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.984ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.292 - 0.305)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_time_q_9 to M_time_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y21.CQ      Tcko                  0.430   M_time_q[10]
                                                       M_time_q_9
    SLICE_X15Y20.A2      net (fanout=3)        0.743   M_time_q[9]
    SLICE_X15Y20.A       Tilo                  0.259   M_time_q[15]_GND_1_o_equal_14_o<15>1
                                                       M_time_q[15]_GND_1_o_equal_14_o<15>2
    SLICE_X16Y21.A1      net (fanout=2)        1.013   M_time_q[15]_GND_1_o_equal_14_o<15>1
    SLICE_X16Y21.A       Tilo                  0.254   M_j_q[3]
                                                       M_time_q[15]_GND_1_o_equal_14_o<15>3
    SLICE_X16Y20.B1      net (fanout=13)       0.946   M_time_q[15]_GND_1_o_equal_14_o
    SLICE_X16Y20.CLK     Tas                   0.339   M_time_q[7]
                                                       M_time_d<5>1
                                                       M_time_q_5
    -------------------------------------------------  ---------------------------
    Total                                      3.984ns (1.282ns logic, 2.702ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack:                  15.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_time_q_9 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.954ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.289 - 0.305)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_time_q_9 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y21.CQ      Tcko                  0.430   M_time_q[10]
                                                       M_time_q_9
    SLICE_X15Y20.A2      net (fanout=3)        0.743   M_time_q[9]
    SLICE_X15Y20.A       Tilo                  0.259   M_time_q[15]_GND_1_o_equal_14_o<15>1
                                                       M_time_q[15]_GND_1_o_equal_14_o<15>2
    SLICE_X16Y21.A1      net (fanout=2)        1.013   M_time_q[15]_GND_1_o_equal_14_o<15>1
    SLICE_X16Y21.A       Tilo                  0.254   M_j_q[3]
                                                       M_time_q[15]_GND_1_o_equal_14_o<15>3
    SLICE_X16Y21.B2      net (fanout=13)       1.055   M_time_q[15]_GND_1_o_equal_14_o
    SLICE_X16Y21.CLK     Tas                   0.200   M_j_q[3]
                                                       M_state_q_FSM_FFd1-In1
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.954ns (1.143ns logic, 2.811ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  16.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_time_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.772ns (Levels of Logic = 0)
  Clock Path Skew:      -0.132ns (0.596 - 0.728)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_time_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y20.SR      net (fanout=8)        2.784   M_reset_cond_out
    SLICE_X16Y20.CLK     Tsrck                 0.470   M_time_q[7]
                                                       M_time_q_7
    -------------------------------------------------  ---------------------------
    Total                                      3.772ns (0.988ns logic, 2.784ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  16.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_time_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.763ns (Levels of Logic = 0)
  Clock Path Skew:      -0.132ns (0.596 - 0.728)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_time_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y20.SR      net (fanout=8)        2.784   M_reset_cond_out
    SLICE_X16Y20.CLK     Tsrck                 0.461   M_time_q[7]
                                                       M_time_q_6
    -------------------------------------------------  ---------------------------
    Total                                      3.763ns (0.979ns logic, 2.784ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  16.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_time_q_6 (FF)
  Destination:          M_time_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.877ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.293 - 0.309)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_time_q_6 to M_time_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y20.CQ      Tcko                  0.525   M_time_q[7]
                                                       M_time_q_6
    SLICE_X15Y20.A1      net (fanout=3)        0.760   M_time_q[6]
    SLICE_X15Y20.A       Tilo                  0.259   M_time_q[15]_GND_1_o_equal_14_o<15>1
                                                       M_time_q[15]_GND_1_o_equal_14_o<15>2
    SLICE_X16Y21.A1      net (fanout=2)        1.013   M_time_q[15]_GND_1_o_equal_14_o<15>1
    SLICE_X16Y21.A       Tilo                  0.254   M_j_q[3]
                                                       M_time_q[15]_GND_1_o_equal_14_o<15>3
    SLICE_X15Y19.B5      net (fanout=13)       0.693   M_time_q[15]_GND_1_o_equal_14_o
    SLICE_X15Y19.CLK     Tas                   0.373   M_time_q[3]
                                                       M_time_d<1>1
                                                       M_time_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.877ns (1.411ns logic, 2.466ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack:                  16.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_time_q_4 (FF)
  Destination:          M_time_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.872ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.293 - 0.309)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_time_q_4 to M_time_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y20.AQ      Tcko                  0.525   M_time_q[7]
                                                       M_time_q_4
    SLICE_X15Y20.A5      net (fanout=3)        0.451   M_time_q[4]
    SLICE_X15Y20.A       Tilo                  0.259   M_time_q[15]_GND_1_o_equal_14_o<15>1
                                                       M_time_q[15]_GND_1_o_equal_14_o<15>2
    SLICE_X16Y21.A1      net (fanout=2)        1.013   M_time_q[15]_GND_1_o_equal_14_o<15>1
    SLICE_X16Y21.A       Tilo                  0.254   M_j_q[3]
                                                       M_time_q[15]_GND_1_o_equal_14_o<15>3
    SLICE_X15Y19.A1      net (fanout=13)       0.997   M_time_q[15]_GND_1_o_equal_14_o
    SLICE_X15Y19.CLK     Tas                   0.373   M_time_q[3]
                                                       M_time_d<0>2
                                                       M_time_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.872ns (1.411ns logic, 2.461ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_IBUF_BUFG/I0
  Logical resource: clk_IBUF_BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_IBUF
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_time_q[7]/CLK
  Logical resource: M_time_q_4/CK
  Location pin: SLICE_X16Y20.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_time_q[7]/CLK
  Logical resource: M_time_q_5/CK
  Location pin: SLICE_X16Y20.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_time_q[7]/CLK
  Logical resource: M_time_q_6/CK
  Location pin: SLICE_X16Y20.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_time_q[7]/CLK
  Logical resource: M_time_q_7/CK
  Location pin: SLICE_X16Y20.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_j_q[3]/CLK
  Logical resource: M_state_q_FSM_FFd1/CK
  Location pin: SLICE_X16Y21.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: M_j_q[3]/SR
  Logical resource: M_state_q_FSM_FFd1/SR
  Location pin: SLICE_X16Y21.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_j_q[3]/CLK
  Logical resource: M_j_q_0/CK
  Location pin: SLICE_X16Y21.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_j_q[3]/CLK
  Logical resource: M_j_q_2/CK
  Location pin: SLICE_X16Y21.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: M_j_q[3]/SR
  Logical resource: M_j_q_2/SR
  Location pin: SLICE_X16Y21.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_j_q[3]/CLK
  Logical resource: M_j_q_1/CK
  Location pin: SLICE_X16Y21.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_j_q[3]/CLK
  Logical resource: M_j_q_3/CK
  Location pin: SLICE_X16Y21.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: Madd_M_k_q[3]_GND_1_o_add_16_OUT_cy[1]/CLK
  Logical resource: M_state_q_FSM_FFd2/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: Madd_M_k_q[3]_GND_1_o_add_16_OUT_cy[1]/SR
  Logical resource: M_state_q_FSM_FFd2/SR
  Location pin: SLICE_X16Y22.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: Madd_M_k_q[3]_GND_1_o_add_16_OUT_cy[1]/CLK
  Logical resource: M_k_q_0/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: Madd_M_k_q[3]_GND_1_o_add_16_OUT_cy[1]/SR
  Logical resource: M_k_q_0/SR
  Location pin: SLICE_X16Y22.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_i_q[3]/CLK
  Logical resource: M_i_q_0/CK
  Location pin: SLICE_X16Y23.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_i_q[3]/CLK
  Logical resource: M_i_q_1/CK
  Location pin: SLICE_X16Y23.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_i_q[3]/CLK
  Logical resource: M_i_q_2/CK
  Location pin: SLICE_X16Y23.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_i_q[3]/CLK
  Logical resource: M_i_q_3/CK
  Location pin: SLICE_X16Y23.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X1Y2.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.530ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.235ns (Trpw)
  Physical resource: reset_cond/M_stage_q[2]/SR
  Logical resource: reset_cond/M_stage_q_3/SR
  Location pin: SLICE_X1Y2.SR
  Clock network: M_reset_cond_in
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X1Y2.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X1Y2.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X1Y2.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_time_q[3]/CLK
  Logical resource: M_time_q_0/CK
  Location pin: SLICE_X15Y19.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_time_q[3]/CLK
  Logical resource: M_time_q_1/CK
  Location pin: SLICE_X15Y19.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_time_q[3]/CLK
  Logical resource: M_time_q_2/CK
  Location pin: SLICE_X15Y19.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_time_q[3]/CLK
  Logical resource: M_time_q_3/CK
  Location pin: SLICE_X15Y19.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_time_q[10]/CLK
  Logical resource: M_time_q_8/CK
  Location pin: SLICE_X15Y21.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.532|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 674 paths, 0 nets, and 216 connections

Design statistics:
   Minimum period:   4.532ns{1}   (Maximum frequency: 220.653MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Nov 28 22:43:57 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 246 MB



