// Seed: 932237040
`timescale 1ps / 1 ps
module module_0;
  assign id_0 = 1'b0 - id_0;
  logic id_1;
  assign id_0 = 1'd0 == 1;
endmodule
`celldefine
`define pp_1 0
`define pp_2 0
module module_1 (
    input id_0
);
endmodule
