// Seed: 3466935186
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  tri   id_7;
  wire  id_8;
  wire  id_9;
  logic id_10;
  ;
  assign id_7  = -1'd0;
  assign id_10 = -1;
endmodule
module module_1 (
    input  wire id_0,
    input  wire id_1,
    input  wire id_2,
    output wire id_3
    , id_6,
    input  tri0 id_4
);
  logic id_7;
  ;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
  always_latch id_6 <= 1'd0;
endmodule
