
*** Running vivado
    with args -log fpga_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fpga_top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source fpga_top.tcl -notrace
Command: synth_design -top fpga_top -part xc7a35ticsg324-1L -verilog_define BSV_RESET_FIFO_HEAD -verilog_define BSV_RESET_FIFO_ARRAY -verilog_define BSV_ASYNC_RESET -verilog_define JTAG_BSCAN2E
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19945 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 10174 ; free virtual = 59496
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fpga_top' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/fpga_top.v:30]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615]
INFO: [Synth 8-6157] synthesizing module 'BSCANE2' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:424]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSCANE2' (2#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:424]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/fpga_project/e-class/e-class.runs/core_synth_1/.Xil/Vivado-19940-DESKTOP-VO2BSI1/realtime/clk_divider_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (3#1) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/fpga_project/e-class/e-class.runs/core_synth_1/.Xil/Vivado-19940-DESKTOP-VO2BSI1/realtime/clk_divider_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mkSoc' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkSoc.v:90]
INFO: [Synth 8-6157] synthesizing module 'BRAM2BELoad' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/BRAM2BELoad.v:8]
	Parameter FILENAME bound to: boot.mem - type: string 
	Parameter PIPELINED bound to: 1'b0 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter CHUNKSIZE bound to: 8 - type: integer 
	Parameter WE_WIDTH bound to: 4 - type: integer 
	Parameter MEMSIZE bound to: 12'b100000000000 
	Parameter BINARY bound to: 1'b0 
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/BRAM2BELoad.v:46]
INFO: [Synth 8-3876] $readmem data file 'boot.mem' is read successfully [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/BRAM2BELoad.v:70]
WARNING: [Synth 8-6014] Unused sequential element DOA_R2_reg was removed.  [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/BRAM2BELoad.v:183]
WARNING: [Synth 8-6014] Unused sequential element DOB_R2_reg was removed.  [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/BRAM2BELoad.v:187]
INFO: [Synth 8-6155] done synthesizing module 'BRAM2BELoad' (4#1) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/BRAM2BELoad.v:8]
INFO: [Synth 8-6157] synthesizing module 'FIFO2' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/FIFO2.v:28]
	Parameter width bound to: 37 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2' (5#1) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/FIFO2.v:28]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized0' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/FIFO2.v:28]
	Parameter width bound to: 34 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized0' (5#1) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/FIFO2.v:28]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized1' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/FIFO2.v:28]
	Parameter width bound to: 36 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized1' (5#1) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/FIFO2.v:28]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized2' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/FIFO2.v:28]
	Parameter width bound to: 2 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized2' (5#1) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/FIFO2.v:28]
INFO: [Synth 8-6157] synthesizing module 'mkriscvDebug013' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkriscvDebug013.v:73]
INFO: [Synth 8-6157] synthesizing module 'ResetEither' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/ResetEither.v:19]
INFO: [Synth 8-6155] done synthesizing module 'ResetEither' (6#1) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/ResetEither.v:19]
INFO: [Synth 8-6157] synthesizing module 'MakeReset0' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/MakeReset0.v:17]
	Parameter init bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'MakeReset0' (7#1) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/MakeReset0.v:17]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkriscvDebug013.v:1262]
WARNING: [Synth 8-6014] Unused sequential element vrg_hawsel_0_reg was removed.  [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkriscvDebug013.v:2423]
INFO: [Synth 8-6155] done synthesizing module 'mkriscvDebug013' (8#1) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkriscvDebug013.v:73]
INFO: [Synth 8-6157] synthesizing module 'mkeclass' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkeclass.v:96]
INFO: [Synth 8-6157] synthesizing module 'mkeclass_axi4lite' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkeclass_axi4lite.v:97]
INFO: [Synth 8-6157] synthesizing module 'FIFO1' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/FIFO1.v:28]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FIFO1' (9#1) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/FIFO1.v:28]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized3' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/FIFO2.v:28]
	Parameter width bound to: 1 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized3' (9#1) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/FIFO2.v:28]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkeclass_axi4lite.v:966]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized4' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/FIFO2.v:28]
	Parameter width bound to: 75 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized4' (9#1) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/FIFO2.v:28]
INFO: [Synth 8-6157] synthesizing module 'mkriscv' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkriscv.v:91]
INFO: [Synth 8-6157] synthesizing module 'FIFOL1' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/FIFOL1.v:30]
	Parameter width bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FIFOL1' (10#1) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/FIFOL1.v:30]
INFO: [Synth 8-6157] synthesizing module 'FIFOL1__parameterized0' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/FIFOL1.v:30]
	Parameter width bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FIFOL1__parameterized0' (10#1) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/FIFOL1.v:30]
INFO: [Synth 8-6157] synthesizing module 'FIFOL1__parameterized1' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/FIFOL1.v:30]
	Parameter width bound to: 38 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FIFOL1__parameterized1' (10#1) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/FIFOL1.v:30]
INFO: [Synth 8-6157] synthesizing module 'FIFOL1__parameterized2' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/FIFOL1.v:30]
	Parameter width bound to: 51 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FIFOL1__parameterized2' (10#1) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/FIFOL1.v:30]
INFO: [Synth 8-6157] synthesizing module 'mkstage1' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkstage1.v:143]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized5' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/FIFO2.v:28]
	Parameter width bound to: 35 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized5' (10#1) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/FIFO2.v:28]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/RegFile.v:15]
	Parameter addr_width bound to: 5 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter lo bound to: 5'b00000 
	Parameter hi bound to: 5'b11111 
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "DISTRIBUTED" *) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/RegFile.v:49]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (11#1) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/RegFile.v:15]
INFO: [Synth 8-6157] synthesizing module 'module_fn_decompress' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/module_fn_decompress.v:30]
INFO: [Synth 8-6155] done synthesizing module 'module_fn_decompress' (12#1) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/module_fn_decompress.v:30]
INFO: [Synth 8-6157] synthesizing module 'module_chk_interrupt' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/module_chk_interrupt.v:46]
INFO: [Synth 8-6155] done synthesizing module 'module_chk_interrupt' (13#1) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/module_chk_interrupt.v:46]
INFO: [Synth 8-6157] synthesizing module 'module_decoder_func_32' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/module_decoder_func_32.v:34]
INFO: [Synth 8-6157] synthesizing module 'module_address_valid' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/module_address_valid.v:31]
INFO: [Synth 8-6155] done synthesizing module 'module_address_valid' (14#1) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/module_address_valid.v:31]
INFO: [Synth 8-6155] done synthesizing module 'module_decoder_func_32' (15#1) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/module_decoder_func_32.v:34]
INFO: [Synth 8-6155] done synthesizing module 'mkstage1' (16#1) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkstage1.v:143]
INFO: [Synth 8-6157] synthesizing module 'mkstage2' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkstage2.v:286]
INFO: [Synth 8-6157] synthesizing module 'mkalu' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkalu.v:61]
INFO: [Synth 8-6157] synthesizing module 'mkmuldiv' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkmuldiv.v:39]
INFO: [Synth 8-6157] synthesizing module 'mkrestoring_div' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkrestoring_div.v:36]
INFO: [Synth 8-6157] synthesizing module 'module_singlestep' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/module_singlestep.v:34]
INFO: [Synth 8-6155] done synthesizing module 'module_singlestep' (17#1) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/module_singlestep.v:34]
INFO: [Synth 8-6155] done synthesizing module 'mkrestoring_div' (18#1) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkrestoring_div.v:36]
INFO: [Synth 8-6157] synthesizing module 'multiplier' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/fpga_project/e-class/e-class.runs/core_synth_1/.Xil/Vivado-19940-DESKTOP-VO2BSI1/realtime/multiplier_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (19#1) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/fpga_project/e-class/e-class.runs/core_synth_1/.Xil/Vivado-19940-DESKTOP-VO2BSI1/realtime/multiplier_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mkmuldiv' (20#1) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkmuldiv.v:39]
INFO: [Synth 8-6157] synthesizing module 'module_fn_alu' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/module_fn_alu.v:53]
INFO: [Synth 8-6155] done synthesizing module 'module_fn_alu' (21#1) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/module_fn_alu.v:53]
INFO: [Synth 8-6155] done synthesizing module 'mkalu' (22#1) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkalu.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIFOL1__parameterized3' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/FIFOL1.v:30]
	Parameter width bound to: 75 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FIFOL1__parameterized3' (22#1) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/FIFOL1.v:30]
INFO: [Synth 8-6155] done synthesizing module 'mkstage2' (23#1) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkstage2.v:286]
INFO: [Synth 8-6157] synthesizing module 'mkstage3' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkstage3.v:170]
INFO: [Synth 8-6157] synthesizing module 'mkcsr' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkcsr.v:102]
INFO: [Synth 8-6157] synthesizing module 'mkcsrfile' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkcsrfile.v:97]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkcsrfile.v:1516]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkcsrfile.v:1550]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkcsrfile.v:1568]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkcsrfile.v:1659]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkcsrfile.v:1695]
INFO: [Synth 8-6155] done synthesizing module 'mkcsrfile' (24#1) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkcsrfile.v:97]
INFO: [Synth 8-6155] done synthesizing module 'mkcsr' (25#1) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkcsr.v:102]
INFO: [Synth 8-6155] done synthesizing module 'mkstage3' (26#1) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkstage3.v:170]
INFO: [Synth 8-6155] done synthesizing module 'mkriscv' (27#1) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkriscv.v:91]
WARNING: [Synth 8-350] instance 'riscv' of module 'mkriscv' requires 58 connections, but only 57 given [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkeclass_axi4lite.v:1047]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkeclass_axi4lite.v:1422]
INFO: [Synth 8-6155] done synthesizing module 'mkeclass_axi4lite' (28#1) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkeclass_axi4lite.v:97]
INFO: [Synth 8-6155] done synthesizing module 'mkeclass' (29#1) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkeclass.v:96]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkSoc.v:3086]
INFO: [Synth 8-6157] synthesizing module 'FIFO20' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/FIFO20.v:24]
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FIFO20' (30#1) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/FIFO20.v:24]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkSoc.v:3095]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkSoc.v:3104]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized6' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/FIFO2.v:28]
	Parameter width bound to: 4 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized6' (30#1) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/FIFO2.v:28]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkSoc.v:3245]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkSoc.v:3254]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkSoc.v:3263]
INFO: [Synth 8-6157] synthesizing module 'mkxilinxdtm' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkxilinxdtm.v:43]
INFO: [Synth 8-6157] synthesizing module 'ClockInverter' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/ClockInverter.v:7]
INFO: [Synth 8-6155] done synthesizing module 'ClockInverter' (31#1) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/ClockInverter.v:7]
INFO: [Synth 8-6157] synthesizing module 'SyncReset0' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/SyncReset0.v:17]
INFO: [Synth 8-6155] done synthesizing module 'SyncReset0' (32#1) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/SyncReset0.v:17]
INFO: [Synth 8-6157] synthesizing module 'FIFO1__parameterized0' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/FIFO1.v:28]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FIFO1__parameterized0' (32#1) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/FIFO1.v:28]
INFO: [Synth 8-6157] synthesizing module 'FIFO1__parameterized1' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/FIFO1.v:28]
	Parameter width bound to: 34 - type: integer 
	Parameter guarded bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FIFO1__parameterized1' (32#1) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/FIFO1.v:28]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkxilinxdtm.v:409]
INFO: [Synth 8-6155] done synthesizing module 'mkxilinxdtm' (33#1) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkxilinxdtm.v:43]
INFO: [Synth 8-6157] synthesizing module 'BRAM2BELoad__parameterized0' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/BRAM2BELoad.v:8]
	Parameter FILENAME bound to: code.mem - type: string 
	Parameter PIPELINED bound to: 1'b0 
	Parameter ADDR_WIDTH bound to: 15 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter CHUNKSIZE bound to: 8 - type: integer 
	Parameter WE_WIDTH bound to: 4 - type: integer 
	Parameter MEMSIZE bound to: 16'b1000000000000000 
	Parameter BINARY bound to: 1'b0 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'code.mem'; please make sure the file is added to project and has read permission, ignoring [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/BRAM2BELoad.v:70]
WARNING: [Synth 8-6014] Unused sequential element DOA_R2_reg was removed.  [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/BRAM2BELoad.v:183]
WARNING: [Synth 8-6014] Unused sequential element DOB_R2_reg was removed.  [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/BRAM2BELoad.v:187]
INFO: [Synth 8-6155] done synthesizing module 'BRAM2BELoad__parameterized0' (33#1) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/BRAM2BELoad.v:8]
INFO: [Synth 8-6157] synthesizing module 'mkmixed_cluster' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkmixed_cluster.v:83]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkmixed_cluster.v:1432]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized7' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/FIFO2.v:28]
	Parameter width bound to: 3 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized7' (33#1) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/FIFO2.v:28]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkmixed_cluster.v:1507]
INFO: [Synth 8-6157] synthesizing module 'mkgpio' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkgpio.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'x__h17988_reg' and it is trimmed from '64' to '32' bits. [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkgpio.v:1786]
INFO: [Synth 8-6155] done synthesizing module 'mkgpio' (34#1) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkgpio.v:56]
INFO: [Synth 8-6157] synthesizing module 'mki2c' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mki2c.v:62]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mki2c.v:1354]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mki2c.v:1422]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mki2c.v:1838]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mki2c.v:1874]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mki2c.v:1953]
WARNING: [Synth 8-6014] Unused sequential element i2c_user_drv0_rg_reg was removed.  [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mki2c.v:2253]
WARNING: [Synth 8-6014] Unused sequential element i2c_user_drv1_rg_reg was removed.  [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mki2c.v:2254]
WARNING: [Synth 8-6014] Unused sequential element i2c_user_drv2_rg_reg was removed.  [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mki2c.v:2255]
WARNING: [Synth 8-6014] Unused sequential element i2c_user_es1_reg was removed.  [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mki2c.v:2257]
WARNING: [Synth 8-6014] Unused sequential element i2c_user_es2_reg was removed.  [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mki2c.v:2258]
WARNING: [Synth 8-6014] Unused sequential element i2c_user_pd_rg_reg was removed.  [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mki2c.v:2267]
WARNING: [Synth 8-6014] Unused sequential element i2c_user_ppen_rg_reg was removed.  [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mki2c.v:2269]
WARNING: [Synth 8-6014] Unused sequential element i2c_user_prg_slew_rg_reg was removed.  [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mki2c.v:2270]
WARNING: [Synth 8-6014] Unused sequential element i2c_user_puq_rg_reg was removed.  [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mki2c.v:2271]
WARNING: [Synth 8-6014] Unused sequential element i2c_user_pwrup_pull_en_rg_reg was removed.  [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mki2c.v:2272]
WARNING: [Synth 8-6014] Unused sequential element i2c_user_pwrupzhl_rg_reg was removed.  [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mki2c.v:2273]
INFO: [Synth 8-6155] done synthesizing module 'mki2c' (35#1) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mki2c.v:62]
INFO: [Synth 8-6157] synthesizing module 'mkplic' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkplic.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'x__h356051_reg' and it is trimmed from '64' to '32' bits. [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkplic.v:5083]
INFO: [Synth 8-6155] done synthesizing module 'mkplic' (36#1) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkplic.v:56]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkmixed_cluster.v:2606]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkmixed_cluster.v:2686]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkmixed_cluster.v:2740]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkmixed_cluster.v:2811]
INFO: [Synth 8-6155] done synthesizing module 'mkmixed_cluster' (37#1) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkmixed_cluster.v:83]
INFO: [Synth 8-6157] synthesizing module 'mkpwm_cluster' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkpwm_cluster.v:62]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkpwm_cluster.v:1468]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkpwm_cluster.v:1565]
INFO: [Synth 8-6157] synthesizing module 'mkpwm' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkpwm.v:53]
INFO: [Synth 8-6157] synthesizing module 'UngatedClockMux' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/UngatedClockMux.v:10]
INFO: [Synth 8-6155] done synthesizing module 'UngatedClockMux' (38#1) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/UngatedClockMux.v:10]
INFO: [Synth 8-6157] synthesizing module 'MakeClock' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/MakeClock.v:20]
	Parameter initVal bound to: 1'b0 
	Parameter initGate bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'MakeClock' (39#1) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/MakeClock.v:20]
INFO: [Synth 8-6157] synthesizing module 'SyncRegister' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/SyncRegister.v:21]
	Parameter width bound to: 16 - type: integer 
	Parameter init bound to: 16'b0000000000000000 
INFO: [Synth 8-6157] synthesizing module 'SyncHandshake' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/SyncHandshake.v:19]
	Parameter init bound to: 32'sb00000000000000000000000000000000 
	Parameter delayreturn bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SyncHandshake' (40#1) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/SyncHandshake.v:19]
INFO: [Synth 8-6155] done synthesizing module 'SyncRegister' (41#1) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/SyncRegister.v:21]
INFO: [Synth 8-6157] synthesizing module 'MakeResetA' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/MakeResetA.v:17]
	Parameter RSTDELAY bound to: 1 - type: integer 
	Parameter init bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'SyncResetA' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/SyncResetA.v:20]
	Parameter RSTDELAY bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SyncResetA' (42#1) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/SyncResetA.v:20]
INFO: [Synth 8-6155] done synthesizing module 'MakeResetA' (43#1) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/MakeResetA.v:17]
INFO: [Synth 8-6157] synthesizing module 'SyncRegister__parameterized0' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/SyncRegister.v:21]
	Parameter width bound to: 1 - type: integer 
	Parameter init bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'SyncRegister__parameterized0' (43#1) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/SyncRegister.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mkpwm' (44#1) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkpwm.v:53]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkpwm_cluster.v:3037]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkpwm_cluster.v:3143]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkpwm_cluster.v:3211]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkpwm_cluster.v:3298]
INFO: [Synth 8-6155] done synthesizing module 'mkpwm_cluster' (45#1) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkpwm_cluster.v:62]
INFO: [Synth 8-6157] synthesizing module 'mkspi_cluster' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkspi_cluster.v:58]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkspi_cluster.v:984]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkspi_cluster.v:1037]
INFO: [Synth 8-6157] synthesizing module 'mkspi' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkspi.v:54]
INFO: [Synth 8-6157] synthesizing module 'SyncFIFO1' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/SyncFIFO1.v:24]
	Parameter dataWidth bound to: 35 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SyncFIFO1' (46#1) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/SyncFIFO1.v:24]
INFO: [Synth 8-6157] synthesizing module 'SyncFIFO1__parameterized0' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/SyncFIFO1.v:24]
	Parameter dataWidth bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SyncFIFO1__parameterized0' (46#1) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/SyncFIFO1.v:24]
INFO: [Synth 8-6157] synthesizing module 'SyncFIFO1__parameterized1' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/SyncFIFO1.v:24]
	Parameter dataWidth bound to: 67 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SyncFIFO1__parameterized1' (46#1) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/SyncFIFO1.v:24]
INFO: [Synth 8-6157] synthesizing module 'SizedFIFO' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/SizedFIFO.v:35]
	Parameter p1width bound to: 8 - type: integer 
	Parameter p2depth bound to: 20 - type: integer 
	Parameter p3cntr_width bound to: 5 - type: integer 
	Parameter guarded bound to: 0 - type: integer 
	Parameter p2depth2 bound to: 18 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/SizedFIFO.v:120]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/SizedFIFO.v:177]
INFO: [Synth 8-6155] done synthesizing module 'SizedFIFO' (47#1) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/SizedFIFO.v:35]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkspi.v:1261]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkspi.v:1318]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkspi.v:1591]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkspi.v:1650]
INFO: [Synth 8-6155] done synthesizing module 'mkspi' (48#1) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkspi.v:54]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkspi_cluster.v:1817]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkspi_cluster.v:1871]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkspi_cluster.v:1911]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkspi_cluster.v:1966]
INFO: [Synth 8-6155] done synthesizing module 'mkspi_cluster' (49#1) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkspi_cluster.v:58]
INFO: [Synth 8-6157] synthesizing module 'SyncFIFO1__parameterized2' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/SyncFIFO1.v:24]
	Parameter dataWidth bound to: 41 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SyncFIFO1__parameterized2' (49#1) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/SyncFIFO1.v:24]
INFO: [Synth 8-6157] synthesizing module 'SyncFIFO1__parameterized3' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/SyncFIFO1.v:24]
	Parameter dataWidth bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SyncFIFO1__parameterized3' (49#1) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/SyncFIFO1.v:24]
INFO: [Synth 8-6157] synthesizing module 'mkuart_cluster' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkuart_cluster.v:58]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkuart_cluster.v:978]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkuart_cluster.v:1031]
INFO: [Synth 8-6157] synthesizing module 'mkuart' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkuart.v:54]
INFO: [Synth 8-6157] synthesizing module 'Counter' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/Counter.v:24]
	Parameter width bound to: 16 - type: integer 
	Parameter init bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'Counter' (50#1) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/Counter.v:24]
INFO: [Synth 8-6157] synthesizing module 'Counter__parameterized0' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/Counter.v:24]
	Parameter width bound to: 3 - type: integer 
	Parameter init bound to: 3'b000 
INFO: [Synth 8-6155] done synthesizing module 'Counter__parameterized0' (50#1) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/Counter.v:24]
INFO: [Synth 8-6157] synthesizing module 'SizedFIFO__parameterized0' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/SizedFIFO.v:35]
	Parameter p1width bound to: 32 - type: integer 
	Parameter p2depth bound to: 16 - type: integer 
	Parameter p3cntr_width bound to: 4 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
	Parameter p2depth2 bound to: 14 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/SizedFIFO.v:120]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/SizedFIFO.v:177]
INFO: [Synth 8-6155] done synthesizing module 'SizedFIFO__parameterized0' (50#1) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/SizedFIFO.v:35]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkuart.v:1442]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkuart.v:1493]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkuart.v:1541]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkuart.v:1589]
WARNING: [Synth 8-6014] Unused sequential element user_ifc_uart_fifoRecv_countReg_reg was removed.  [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkuart.v:1386]
WARNING: [Synth 8-6014] Unused sequential element user_ifc_uart_fifoXmit_countReg_reg was removed.  [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkuart.v:1394]
INFO: [Synth 8-6155] done synthesizing module 'mkuart' (51#1) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkuart.v:54]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkuart_cluster.v:1811]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkuart_cluster.v:1865]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkuart_cluster.v:1905]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkuart_cluster.v:1960]
INFO: [Synth 8-6155] done synthesizing module 'mkuart_cluster' (52#1) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkuart_cluster.v:58]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkSoc.v:6580]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkSoc.v:6605]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkSoc.v:6630]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkSoc.v:6655]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkSoc.v:6680]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkSoc.v:6705]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkSoc.v:6730]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkSoc.v:6755]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkSoc.v:6780]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkSoc.v:6811]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkSoc.v:6866]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkSoc.v:6921]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkSoc.v:6985]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkSoc.v:7010]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkSoc.v:7035]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkSoc.v:7060]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkSoc.v:7085]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkSoc.v:7110]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkSoc.v:7135]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkSoc.v:7160]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkSoc.v:7185]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkSoc.v:7216]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkSoc.v:7271]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkSoc.v:7326]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkSoc.v:7410]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkSoc.v:7516]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkSoc.v:7603]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkSoc.v:7708]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkSoc.v:7795]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkSoc.v:7900]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkSoc.v:7955]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkSoc.v:7998]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkSoc.v:8029]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkSoc.v:8072]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkSoc.v:8115]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkSoc.v:8146]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkSoc.v:8189]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkSoc.v:8232]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkSoc.v:8263]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkSoc.v:8306]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkSoc.v:8349]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkSoc.v:8380]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkSoc.v:8422]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkSoc.v:8465]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkSoc.v:8496]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkSoc.v:8539]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkSoc.v:8582]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkSoc.v:8613]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkSoc.v:8655]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkSoc.v:8698]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkSoc.v:8729]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkSoc.v:8772]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkSoc.v:8815]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkSoc.v:8846]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkSoc.v:8889]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkSoc.v:8932]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkSoc.v:8963]
WARNING: [Synth 8-6014] Unused sequential element boot_rg_offset_reg was removed.  [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkSoc.v:10351]
WARNING: [Synth 8-6014] Unused sequential element boot_rg_size_reg was removed.  [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkSoc.v:10352]
WARNING: [Synth 8-6014] Unused sequential element mem_rg_offset_reg was removed.  [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkSoc.v:10363]
WARNING: [Synth 8-6014] Unused sequential element mem_rg_size_reg was removed.  [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkSoc.v:10364]
WARNING: [Synth 8-3936] Found unconnected internal register 'x__h48124_reg' and it is trimmed from '64' to '32' bits. [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkSoc.v:6335]
WARNING: [Synth 8-3936] Found unconnected internal register 'data__h57900_reg' and it is trimmed from '32' to '1' bits. [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkSoc.v:6174]
INFO: [Synth 8-6155] done synthesizing module 'mkSoc' (53#1) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/mkSoc.v:90]
WARNING: [Synth 8-689] width (11) of port connection 'xadc_master_awaddr' does not match port width (32) of module 'mkSoc' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/fpga_top.v:257]
WARNING: [Synth 8-689] width (11) of port connection 'xadc_master_araddr' does not match port width (32) of module 'mkSoc' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/fpga_top.v:267]
WARNING: [Synth 8-350] instance 'core' of module 'mkSoc' requires 63 connections, but only 57 given [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/fpga_top.v:187]
INFO: [Synth 8-6157] synthesizing module 'xadc_wiz_0' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/fpga_project/e-class/e-class.runs/core_synth_1/.Xil/Vivado-19940-DESKTOP-VO2BSI1/realtime/xadc_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wiz_0' (54#1) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/fpga_project/e-class/e-class.runs/core_synth_1/.Xil/Vivado-19940-DESKTOP-VO2BSI1/realtime/xadc_wiz_0_stub.v:5]
WARNING: [Synth 8-350] instance 'xadc_wiz_inst' of module 'xadc_wiz_0' requires 45 connections, but only 39 given [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/fpga_top.v:278]
INFO: [Synth 8-6157] synthesizing module 'STARTUPE2' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51869]
	Parameter PROG_USR bound to: False - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: float 
INFO: [Synth 8-6155] done synthesizing module 'STARTUPE2' (55#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51869]
INFO: [Synth 8-6155] done synthesizing module 'fpga_top' (56#1) [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/fpga_top.v:30]
WARNING: [Synth 8-3331] design mkplic has unconnected port EN_intrpt_note_sb_get
WARNING: [Synth 8-3331] design mkxilinxdtm has unconnected port tms_i_tms
WARNING: [Synth 8-3331] design mkxilinxdtm has unconnected port run_test_i_run_test
WARNING: [Synth 8-3331] design mkcsrfile has unconnected port EN_read_csr
WARNING: [Synth 8-3331] design mkcsrfile has unconnected port upd_on_trap_pc[0]
WARNING: [Synth 8-3331] design mkcsr has unconnected port mav_debug_access_csrs_cmd[45]
WARNING: [Synth 8-3331] design mkcsr has unconnected port mav_debug_access_csrs_cmd[44]
WARNING: [Synth 8-3331] design mkstage3 has unconnected port rx_stage3_common_notEmpty_b
WARNING: [Synth 8-3331] design mkstage3 has unconnected port rx_stage3_type_notEmpty_b
WARNING: [Synth 8-3331] design mkstage3 has unconnected port EN_commit_rd_get
WARNING: [Synth 8-3331] design mkstage3 has unconnected port EN_operand_fwding_get
WARNING: [Synth 8-3331] design module_fn_alu has unconnected port fn_alu_lpc[1]
WARNING: [Synth 8-3331] design module_fn_alu has unconnected port fn_alu_lpc[0]
WARNING: [Synth 8-3331] design module_fn_alu has unconnected port fn_alu_tdata1[35]
WARNING: [Synth 8-3331] design module_fn_alu has unconnected port fn_alu_tdata1[34]
WARNING: [Synth 8-3331] design module_fn_alu has unconnected port fn_alu_tdata1[33]
WARNING: [Synth 8-3331] design module_fn_alu has unconnected port fn_alu_tdata1[28]
WARNING: [Synth 8-3331] design module_fn_alu has unconnected port fn_alu_tdata1[20]
WARNING: [Synth 8-3331] design module_fn_alu has unconnected port fn_alu_tdata1[15]
WARNING: [Synth 8-3331] design module_fn_alu has unconnected port fn_alu_tdata1[14]
WARNING: [Synth 8-3331] design module_fn_alu has unconnected port fn_alu_tdata1[13]
WARNING: [Synth 8-3331] design module_fn_alu has unconnected port fn_alu_tdata1[0]
WARNING: [Synth 8-3331] design module_singlestep has unconnected port singlestep_remainder[32]
WARNING: [Synth 8-3331] design mkmuldiv has unconnected port EN_delayed_output
WARNING: [Synth 8-3331] design mkstage2 has unconnected port rx_stage1_operands_notEmpty_b
WARNING: [Synth 8-3331] design mkstage2 has unconnected port rx_stage1_meta_notEmpty_b
WARNING: [Synth 8-3331] design mkstage2 has unconnected port rx_stage1_meta_first_x[0]
WARNING: [Synth 8-3331] design mkstage2 has unconnected port rx_stage1_control_notEmpty_b
WARNING: [Synth 8-3331] design mkstage2 has unconnected port tx_stage3_common_notFull_b
WARNING: [Synth 8-3331] design mkstage2 has unconnected port tx_stage3_type_notFull_b
WARNING: [Synth 8-3331] design module_address_valid has unconnected port address_valid_misa[25]
WARNING: [Synth 8-3331] design module_address_valid has unconnected port address_valid_misa[24]
WARNING: [Synth 8-3331] design module_address_valid has unconnected port address_valid_misa[23]
WARNING: [Synth 8-3331] design module_address_valid has unconnected port address_valid_misa[22]
WARNING: [Synth 8-3331] design module_address_valid has unconnected port address_valid_misa[21]
WARNING: [Synth 8-3331] design module_address_valid has unconnected port address_valid_misa[19]
WARNING: [Synth 8-3331] design module_address_valid has unconnected port address_valid_misa[17]
WARNING: [Synth 8-3331] design module_address_valid has unconnected port address_valid_misa[16]
WARNING: [Synth 8-3331] design module_address_valid has unconnected port address_valid_misa[15]
WARNING: [Synth 8-3331] design module_address_valid has unconnected port address_valid_misa[14]
WARNING: [Synth 8-3331] design module_address_valid has unconnected port address_valid_misa[12]
WARNING: [Synth 8-3331] design module_address_valid has unconnected port address_valid_misa[11]
WARNING: [Synth 8-3331] design module_address_valid has unconnected port address_valid_misa[10]
WARNING: [Synth 8-3331] design module_address_valid has unconnected port address_valid_misa[9]
WARNING: [Synth 8-3331] design module_address_valid has unconnected port address_valid_misa[8]
WARNING: [Synth 8-3331] design module_address_valid has unconnected port address_valid_misa[7]
WARNING: [Synth 8-3331] design module_address_valid has unconnected port address_valid_misa[6]
WARNING: [Synth 8-3331] design module_address_valid has unconnected port address_valid_misa[5]
WARNING: [Synth 8-3331] design module_address_valid has unconnected port address_valid_misa[4]
WARNING: [Synth 8-3331] design module_address_valid has unconnected port address_valid_misa[3]
WARNING: [Synth 8-3331] design module_address_valid has unconnected port address_valid_misa[2]
WARNING: [Synth 8-3331] design module_address_valid has unconnected port address_valid_misa[1]
WARNING: [Synth 8-3331] design module_address_valid has unconnected port address_valid_misa[0]
WARNING: [Synth 8-3331] design module_decoder_func_32 has unconnected port decoder_func_32_csrs[151]
WARNING: [Synth 8-3331] design module_decoder_func_32 has unconnected port decoder_func_32_csrs[150]
WARNING: [Synth 8-3331] design module_decoder_func_32 has unconnected port decoder_func_32_csrs[149]
WARNING: [Synth 8-3331] design module_decoder_func_32 has unconnected port decoder_func_32_csrs[148]
WARNING: [Synth 8-3331] design module_decoder_func_32 has unconnected port decoder_func_32_csrs[147]
WARNING: [Synth 8-3331] design module_decoder_func_32 has unconnected port decoder_func_32_csrs[146]
WARNING: [Synth 8-3331] design module_decoder_func_32 has unconnected port decoder_func_32_csrs[145]
WARNING: [Synth 8-3331] design module_decoder_func_32 has unconnected port decoder_func_32_csrs[144]
WARNING: [Synth 8-3331] design module_decoder_func_32 has unconnected port decoder_func_32_csrs[143]
WARNING: [Synth 8-3331] design module_decoder_func_32 has unconnected port decoder_func_32_csrs[142]
WARNING: [Synth 8-3331] design module_decoder_func_32 has unconnected port decoder_func_32_csrs[141]
WARNING: [Synth 8-3331] design module_decoder_func_32 has unconnected port decoder_func_32_csrs[140]
WARNING: [Synth 8-3331] design module_decoder_func_32 has unconnected port decoder_func_32_csrs[139]
WARNING: [Synth 8-3331] design module_decoder_func_32 has unconnected port decoder_func_32_csrs[138]
WARNING: [Synth 8-3331] design module_decoder_func_32 has unconnected port decoder_func_32_csrs[137]
WARNING: [Synth 8-3331] design module_decoder_func_32 has unconnected port decoder_func_32_csrs[136]
WARNING: [Synth 8-3331] design module_decoder_func_32 has unconnected port decoder_func_32_csrs[135]
WARNING: [Synth 8-3331] design module_decoder_func_32 has unconnected port decoder_func_32_csrs[134]
WARNING: [Synth 8-3331] design module_decoder_func_32 has unconnected port decoder_func_32_csrs[133]
WARNING: [Synth 8-3331] design module_decoder_func_32 has unconnected port decoder_func_32_csrs[132]
WARNING: [Synth 8-3331] design module_decoder_func_32 has unconnected port decoder_func_32_csrs[131]
WARNING: [Synth 8-3331] design module_decoder_func_32 has unconnected port decoder_func_32_csrs[130]
WARNING: [Synth 8-3331] design module_decoder_func_32 has unconnected port decoder_func_32_csrs[129]
WARNING: [Synth 8-3331] design module_decoder_func_32 has unconnected port decoder_func_32_csrs[128]
WARNING: [Synth 8-3331] design module_decoder_func_32 has unconnected port decoder_func_32_csrs[127]
WARNING: [Synth 8-3331] design module_decoder_func_32 has unconnected port decoder_func_32_csrs[126]
WARNING: [Synth 8-3331] design module_decoder_func_32 has unconnected port decoder_func_32_csrs[125]
WARNING: [Synth 8-3331] design module_decoder_func_32 has unconnected port decoder_func_32_csrs[124]
WARNING: [Synth 8-3331] design module_decoder_func_32 has unconnected port decoder_func_32_csrs[123]
WARNING: [Synth 8-3331] design module_decoder_func_32 has unconnected port decoder_func_32_csrs[122]
WARNING: [Synth 8-3331] design module_decoder_func_32 has unconnected port decoder_func_32_csrs[121]
WARNING: [Synth 8-3331] design module_decoder_func_32 has unconnected port decoder_func_32_csrs[120]
WARNING: [Synth 8-3331] design module_decoder_func_32 has unconnected port decoder_func_32_csrs[119]
WARNING: [Synth 8-3331] design module_decoder_func_32 has unconnected port decoder_func_32_csrs[118]
WARNING: [Synth 8-3331] design module_decoder_func_32 has unconnected port decoder_func_32_csrs[117]
WARNING: [Synth 8-3331] design module_decoder_func_32 has unconnected port decoder_func_32_csrs[116]
WARNING: [Synth 8-3331] design module_decoder_func_32 has unconnected port decoder_func_32_csrs[115]
WARNING: [Synth 8-3331] design module_decoder_func_32 has unconnected port decoder_func_32_csrs[114]
WARNING: [Synth 8-3331] design module_decoder_func_32 has unconnected port decoder_func_32_csrs[113]
WARNING: [Synth 8-3331] design module_decoder_func_32 has unconnected port decoder_func_32_csrs[112]
WARNING: [Synth 8-3331] design module_decoder_func_32 has unconnected port decoder_func_32_csrs[111]
WARNING: [Synth 8-3331] design module_decoder_func_32 has unconnected port decoder_func_32_csrs[110]
WARNING: [Synth 8-3331] design module_decoder_func_32 has unconnected port decoder_func_32_csrs[109]
WARNING: [Synth 8-3331] design module_decoder_func_32 has unconnected port decoder_func_32_csrs[108]
WARNING: [Synth 8-3331] design module_decoder_func_32 has unconnected port decoder_func_32_csrs[107]
WARNING: [Synth 8-3331] design module_decoder_func_32 has unconnected port decoder_func_32_csrs[106]
WARNING: [Synth 8-3331] design module_decoder_func_32 has unconnected port decoder_func_32_csrs[105]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 10012 ; free virtual = 59334
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin open with 1st driver pin 'startupe2_inst1/CFGCLK' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/fpga_top.v:350]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin open with 2nd driver pin 'startupe2_inst1/CFGMCLK' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/fpga_top.v:350]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin open with 3rd driver pin 'startupe2_inst1/EOS' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/fpga_top.v:350]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin open with 4th driver pin 'startupe2_inst1/PREQ' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/fpga_top.v:350]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        1|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 10063 ; free virtual = 59384
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 10063 ; free virtual = 59384
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/fpga_project/e-class/e-class.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'xadc_wiz_inst'
Finished Parsing XDC File [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/fpga_project/e-class/e-class.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'xadc_wiz_inst'
Parsing XDC File [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/fpga_project/e-class/e-class.srcs/sources_1/ip/multiplier/multiplier/multiplier_in_context.xdc] for cell 'core/eclass/_unnamed_/riscv/stage2/alu/muldiv/mult'
Finished Parsing XDC File [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/fpga_project/e-class/e-class.srcs/sources_1/ip/multiplier/multiplier/multiplier_in_context.xdc] for cell 'core/eclass/_unnamed_/riscv/stage2/alu/muldiv/mult'
Parsing XDC File [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/fpga_project/e-class/e-class.srcs/sources_1/ip/clk_divider/clk_divider/clk_divider_in_context.xdc] for cell 'clk_div'
Finished Parsing XDC File [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/fpga_project/e-class/e-class.srcs/sources_1/ip/clk_divider/clk_divider/clk_divider_in_context.xdc] for cell 'clk_div'
Parsing XDC File [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/constraints.xdc]
WARNING: [Vivado 12-507] No nets matched 'pin_tck'. [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/constraints.xdc:1]
WARNING: [Vivado 12-627] No clocks matched 'tck'. [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/constraints.xdc:3]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/constraints.xdc:3]
WARNING: [Vivado 12-627] No clocks matched 'clk_out1_clk_divider'. [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/constraints.xdc:3]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/constraints.xdc:3]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/constraints.xdc:4]
WARNING: [Vivado 12-507] No nets matched 'sys_clk_IBUF'. [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/constraints.xdc:6]
Finished Parsing XDC File [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/fpga_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/fpga_project/e-class/e-class.runs/core_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/fpga_project/e-class/e-class.runs/core_synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 9639 ; free virtual = 58961
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 9639 ; free virtual = 58961
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 34 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 34 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 9639 ; free virtual = 58961
Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 9639 ; free virtual = 58961
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'core/eclass/_unnamed_/riscv/stage2/alu/muldiv/mult' at clock pin 'CLK' is different from the actual clock period '20.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 9858 ; free virtual = 59179
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
WARNING: [Synth 8-6841] Block RAM (portb_we[1].RAM_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired.)
INFO: [Synth 8-3971] The signal portb_we[1].RAM_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-327] inferring latch for variable 'current_gate_reg' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/verilog/MakeClock.v:102]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 8692 ; free virtual = 58014
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'core/fabric_v_f_rd_err_user_0' (FIFO20) to 'core/fabric_v_f_rd_err_user_1'
INFO: [Synth 8-223] decloning instance 'core/fabric_v_f_rd_err_user_0' (FIFO20) to 'core/fabric_v_f_rd_err_user_2'
INFO: [Synth 8-223] decloning instance 'core/fabric_v_f_rd_err_user_0' (FIFO20) to 'core/fabric_v_f_wr_err_user_0'
INFO: [Synth 8-223] decloning instance 'core/fabric_v_f_rd_err_user_0' (FIFO20) to 'core/fabric_v_f_wr_err_user_1'
INFO: [Synth 8-223] decloning instance 'core/fabric_v_f_rd_err_user_0' (FIFO20) to 'core/fabric_v_f_wr_err_user_2'
INFO: [Synth 8-223] decloning instance 'core/mixed_cluster/fabric_v_f_rd_err_user_0' (FIFO20) to 'core/mixed_cluster/fabric_v_f_wr_err_user_0'
INFO: [Synth 8-223] decloning instance 'core/pwm_cluster/fabric_v_f_rd_err_user_0' (FIFO20) to 'core/pwm_cluster/fabric_v_f_wr_err_user_0'
INFO: [Synth 8-223] decloning instance 'core/spi_cluster/fabric_v_f_rd_err_user_0' (FIFO20) to 'core/spi_cluster/fabric_v_f_wr_err_user_0'
INFO: [Synth 8-223] decloning instance 'core/uart_cluster/fabric_v_f_rd_err_user_0' (FIFO20) to 'core/uart_cluster/fabric_v_f_wr_err_user_0'

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |mkSoc__GB0    |           1|     38958|
|2     |mkSoc__GB1    |           1|     42750|
|3     |mkSoc__GB2    |           1|     26943|
|4     |mkSoc__GB3    |           1|     36135|
|5     |mkSoc__GB4    |           1|     36615|
|6     |mkSoc__GB5    |           1|     32175|
|7     |fpga_top__GC0 |           1|        90|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 4     
	   2 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 7     
	   2 Input     30 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 23    
	   3 Input     16 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 9     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 14    
	   2 Input      5 Bit       Adders := 9     
	   2 Input      4 Bit       Adders := 14    
	   3 Input      3 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     33 Bit         XORs := 2     
	   2 Input     32 Bit         XORs := 7     
	  32 Input      1 Bit         XORs := 2     
	  33 Input      1 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              139 Bit    Registers := 1     
	               75 Bit    Registers := 3     
	               67 Bit    Registers := 2     
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 6     
	               51 Bit    Registers := 1     
	               41 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	               38 Bit    Registers := 1     
	               37 Bit    Registers := 268   
	               36 Bit    Registers := 134   
	               35 Bit    Registers := 6     
	               34 Bit    Registers := 139   
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 147   
	               31 Bit    Registers := 4     
	               30 Bit    Registers := 2     
	               27 Bit    Registers := 1     
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 70    
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 113   
	                6 Bit    Registers := 9     
	                5 Bit    Registers := 15    
	                4 Bit    Registers := 30    
	                3 Bit    Registers := 21    
	                2 Bit    Registers := 233   
	                1 Bit    Registers := 1863  
+---RAMs : 
	            1024K Bit         RAMs := 1     
	              64K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    160 Bit        Muxes := 10    
	   4 Input    139 Bit        Muxes := 1     
	   2 Input    139 Bit        Muxes := 3     
	   2 Input     74 Bit        Muxes := 1     
	   2 Input     65 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 11    
	   4 Input     64 Bit        Muxes := 4     
	   2 Input     51 Bit        Muxes := 5     
	   2 Input     49 Bit        Muxes := 2     
	   2 Input     38 Bit        Muxes := 4     
	   4 Input     37 Bit        Muxes := 18    
	   2 Input     37 Bit        Muxes := 1     
	   4 Input     36 Bit        Muxes := 9     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 2     
	   2 Input     34 Bit        Muxes := 1     
	   4 Input     34 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 208   
	  16 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 8     
	   5 Input     32 Bit        Muxes := 4     
	   7 Input     32 Bit        Muxes := 5     
	  47 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 6     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 26    
	   2 Input     20 Bit        Muxes := 17    
	   4 Input     20 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 25    
	   4 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 3     
	   2 Input     14 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 40    
	   4 Input      8 Bit        Muxes := 4     
	   3 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 4     
	   6 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 25    
	   3 Input      6 Bit        Muxes := 4     
	  10 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 17    
	   4 Input      5 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 8     
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 40    
	  10 Input      4 Bit        Muxes := 6     
	   7 Input      4 Bit        Muxes := 8     
	   4 Input      4 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 3     
	   6 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 32    
	   4 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 3     
	   7 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 3     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 92    
	   5 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 22    
	   4 Input      2 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 2437  
	   7 Input      1 Bit        Muxes := 56    
	   5 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 17    
	   9 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 1     
	  28 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FIFO2__3 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__4 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__5 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__6 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__7 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__8 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO20__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized3__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized3__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized3__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized3__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized3__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized3__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized3__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized3__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized3__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized3__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized3__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized7__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__9 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__10 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__11 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__12 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__13 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__14 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__15 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__16 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized1__8 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__17 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__18 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized1__9 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__19 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__20 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized1__10 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__21 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__22 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized1__11 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__23 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__24 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized1__12 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__17 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module UngatedClockMux__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MakeClock__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SyncHandshake__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncRegister__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module UngatedClockMux__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module SyncResetA__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module MakeResetA__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SyncHandshake__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncRegister__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SyncHandshake__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncRegister__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module SyncHandshake__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncRegister__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module SyncHandshake__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncRegister__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SyncHandshake__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncRegister__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SyncHandshake__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncRegister__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module FIFO2__26 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__25 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized1__13 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module mkpwm__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module UngatedClockMux__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MakeClock__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SyncHandshake__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncRegister__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module UngatedClockMux__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module SyncResetA__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module MakeResetA__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SyncHandshake__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncRegister__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SyncHandshake__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncRegister__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module SyncHandshake__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncRegister__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module SyncHandshake__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncRegister__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SyncHandshake__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncRegister__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SyncHandshake__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncRegister__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module FIFO2__28 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__27 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized1__14 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module mkpwm__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module UngatedClockMux__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MakeClock__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SyncHandshake__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncRegister__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module UngatedClockMux__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module SyncResetA__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module MakeResetA__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SyncHandshake__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncRegister__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SyncHandshake__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncRegister__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module SyncHandshake__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncRegister__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module SyncHandshake__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncRegister__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SyncHandshake__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncRegister__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SyncHandshake__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncRegister__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module FIFO2__30 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__29 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized1__15 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__14 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module mkpwm__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module UngatedClockMux__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MakeClock__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SyncHandshake__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncRegister__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module UngatedClockMux__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module SyncResetA__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module MakeResetA__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SyncHandshake__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncRegister__parameterized0__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SyncHandshake__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncRegister__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module SyncHandshake__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncRegister__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module SyncHandshake__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncRegister__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SyncHandshake__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncRegister__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SyncHandshake__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncRegister__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module FIFO2__32 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__31 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized1__16 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__15 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module mkpwm__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module UngatedClockMux__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MakeClock__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SyncHandshake__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncRegister__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module UngatedClockMux__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module SyncResetA__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module MakeResetA__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SyncHandshake__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncRegister__parameterized0__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SyncHandshake__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncRegister__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module SyncHandshake__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncRegister__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module SyncHandshake__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncRegister__parameterized0__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SyncHandshake__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncRegister__parameterized0__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SyncHandshake__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncRegister__parameterized0__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module FIFO2__34 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__33 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized1__17 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__16 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module mkpwm__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module UngatedClockMux__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MakeClock 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SyncHandshake__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncRegister__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module UngatedClockMux 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module SyncResetA 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module MakeResetA 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SyncHandshake__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncRegister__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SyncHandshake__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncRegister__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module SyncHandshake 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncRegister 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module SyncHandshake__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncRegister__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SyncHandshake__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncRegister__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SyncHandshake__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncRegister__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module FIFO2__1 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__2 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module mkpwm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module mkpwm_cluster 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      3 Bit        Muxes := 2     
Module FIFO2__parameterized1__18 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__35 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__19 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__38 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized0__19 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__39 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized1__20 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__20 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__40 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized0__20 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__41 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized1__21 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__21 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module MakeReset0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FIFO2__36 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__37 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized1__19 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__18 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module mkriscvDebug013 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               35 Bit    Registers := 1     
	               32 Bit    Registers := 33    
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 35    
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 9     
	  16 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FIFO2__42 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized0__21 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__43 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized1__22 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__22 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__23 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__24 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__25 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__26 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__27 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__28 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__29 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__30 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__31 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized6__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized6__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized6__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__32 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__33 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__34 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__35 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__36 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__37 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__38 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__39 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__40 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized6__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized6__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__44 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized0__22 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__45 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized1__23 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__41 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__42 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__43 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__46 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized0__23 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__47 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized1__24 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__44 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__48 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized0__24 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__49 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized1__25 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__45 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__50 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized0__25 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__51 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized1__26 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__46 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__52 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized0__26 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized1__27 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__53 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__47 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__54 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized0__27 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__55 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized1__28 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__48 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__56 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized0__28 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__57 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized1__29 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__49 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO1__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO1__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module mkxilinxdtm 
Detailed RTL Component Info : 
+---Registers : 
	              139 Bit    Registers := 1     
	               41 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input    139 Bit        Muxes := 1     
	   2 Input    139 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
Module BRAM2BELoad__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 8     
+---RAMs : 
	            1024K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 14    
	   2 Input      8 Bit        Muxes := 10    
Module FIFO2__58 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized0__29 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__59 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized1__30 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__50 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized0__30 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module SyncFIFO1__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module SyncFIFO1__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module FIFO2__60 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module BRAM2BELoad 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 8     
+---RAMs : 
	              64K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 14    
	   2 Input      8 Bit        Muxes := 10    
Module FIFO2__63 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized0__32 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__64 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized1__32 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__52 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__65 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized0__33 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__66 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized1__33 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__53 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__67 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized0__34 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__68 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized1__34 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__54 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO20__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized3__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized3__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized3__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__55 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized3__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized3__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized3__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__56 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__69 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized0__35 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__70 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized1__35 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__57 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__71 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized0__36 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__72 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized1__36 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__58 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__73 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized0__37 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__74 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized1__37 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__59 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__75 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized0__38 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__76 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized1__38 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__60 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__79 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized0__39 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__78 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized1__39 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__61 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module Counter__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
Module Counter__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module SizedFIFO__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 16    
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module SizedFIFO__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 16    
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module mkuart__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	  32 Input      1 Bit         XORs := 1     
	  33 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 69    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 33    
	   5 Input      1 Bit        Muxes := 1     
Module FIFO2__61 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized0__31 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__62 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized1__31 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__51 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module Counter 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
Module Counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module SizedFIFO__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 16    
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module SizedFIFO__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 16    
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module mkuart 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	  32 Input      1 Bit         XORs := 1     
	  33 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 69    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 33    
	   5 Input      1 Bit        Muxes := 1     
Module mkuart_cluster 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     34 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
Module FIFO2__parameterized2__62 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized1__40 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__77 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized0__40 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__80 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized1__43 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__85 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized0__44 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__86 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized1__44 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__87 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized0__45 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__88 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__81 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized0__41 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__82 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized1__41 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__63 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO2__parameterized3__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized0__42 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized3__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               75 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__83 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized0__43 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__84 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized1__42 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__64 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFOL1__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFOL1__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFOL1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFOL1__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               38 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFOL1__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO2__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module module_fn_decompress 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 26    
Module module_chk_interrupt 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	  10 Input      5 Bit        Muxes := 1     
Module module_address_valid 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module module_decoder_func_32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 7     
	   3 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 8     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 4     
Module mkstage1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 13    
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   3 Input     16 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module module_singlestep 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
Module mkrestoring_div 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module mkmuldiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module module_fn_alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     33 Bit         XORs := 2     
	   2 Input     32 Bit         XORs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   7 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 6     
	   3 Input      6 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
Module mkalu 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     74 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 2     
Module FIFOL1__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               75 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module mkstage2 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 9     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 8     
Module mkcsrfile 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     30 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 15    
	               31 Bit    Registers := 4     
	               30 Bit    Registers := 2     
	               20 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 43    
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 14    
	  47 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 6     
	   2 Input     30 Bit        Muxes := 1     
	   4 Input     20 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 19    
Module mkcsr 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
Module mkstage3 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     49 Bit        Muxes := 1     
	   2 Input     38 Bit        Muxes := 4     
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 8     
	   2 Input     20 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
Module mkriscv 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
	   2 Input     49 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 5     
Module mkeclass_axi4lite 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 3     
+---Registers : 
	               33 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 14    
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module FIFO2__113 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__114 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized1__57 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__95 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized0__49 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__96 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized1__48 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__68 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__97 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized0__50 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__98 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized1__49 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__69 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__99 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized0__51 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__100 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized1__50 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__70 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO20__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized3__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized3__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized3__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized3__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized3__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized7__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized3__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized3__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized3__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized3__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized3__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__101 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized0__52 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__102 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized1__51 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__71 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__103 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized0__53 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__104 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized1__52 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__72 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__105 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized0__54 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__106 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized1__53 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__73 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__107 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized0__55 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__108 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized1__54 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__74 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__109 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized0__56 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__110 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized1__55 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__75 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__111 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized0__57 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__112 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized1__56 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__76 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__93 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized0__48 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__94 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized1__47 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__67 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module mkgpio 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 128   
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module FIFO2__91 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized0__47 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__92 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized1__46 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__66 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module mki2c 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 9     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module FIFO2__89 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized0__46 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__90 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized1__45 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__65 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module mkplic 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 29    
	                1 Bit    Registers := 83    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 26    
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 28    
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 59    
	   4 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 1     
	  28 Input      1 Bit        Muxes := 3     
Module mkmixed_cluster 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      3 Bit        Muxes := 2     
Module FIFO2__117 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized0__59 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__118 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized1__59 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__78 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__119 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized0__60 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__120 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized1__60 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__79 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__121 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized0__61 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__122 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized1__61 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__80 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO20__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized3__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized3__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized3__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__81 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized3__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized3__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__82 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__123 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized0__62 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__124 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized1__62 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__83 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__125 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized0__63 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__126 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized1__63 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__84 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__127 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized0__64 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__128 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized1__64 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__85 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__129 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized0__65 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__130 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized1__65 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__86 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module SyncFIFO1__1 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module SyncFIFO1__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module SyncFIFO1__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               67 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module FIFO2__133 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized0__67 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__132 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized1__66 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__88 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module SizedFIFO__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 20    
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   7 Input      5 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
Module SizedFIFO__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 20    
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   7 Input      5 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
Module mkspi__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 11    
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    160 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 26    
	   7 Input     32 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
Module SyncFIFO1 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module SyncFIFO1__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module SyncFIFO1__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               67 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module FIFO2__115 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized0__58 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__116 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized1__58 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2__77 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module SizedFIFO__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 20    
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   7 Input      5 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
Module SizedFIFO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 20    
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   7 Input      5 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
Module mkspi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 11    
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    160 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 26    
	   7 Input     32 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
Module mkspi_cluster 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     34 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
Module FIFO2__parameterized2__87 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized0__66 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__131 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO2 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module FIFO20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module mkSoc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 5     
	   4 Input     64 Bit        Muxes := 1     
	   4 Input     37 Bit        Muxes := 18    
	   4 Input     36 Bit        Muxes := 9     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'pwm_cluster/err_slave_s_xactor_f_rd_data/data1_reg_reg[0]' (FDCE) to 'pwm_cluster/err_slave_s_xactor_f_rd_data/data1_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm5/s_xactor_f_rd_data/data1_reg_reg[0]' (FDCE) to 'pwm_cluster/pwm5/s_xactor_f_rd_data/data1_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm4/s_xactor_f_rd_data/data1_reg_reg[0]' (FDCE) to 'pwm_cluster/pwm4/s_xactor_f_rd_data/data1_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm3/s_xactor_f_rd_data/data1_reg_reg[0]' (FDCE) to 'pwm_cluster/pwm3/s_xactor_f_rd_data/data1_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm2/s_xactor_f_rd_data/data1_reg_reg[0]' (FDCE) to 'pwm_cluster/pwm2/s_xactor_f_rd_data/data1_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm1/s_xactor_f_rd_data/data1_reg_reg[0]' (FDCE) to 'pwm_cluster/pwm1/s_xactor_f_rd_data/data1_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm0/s_xactor_f_rd_data/data1_reg_reg[0]' (FDCE) to 'pwm_cluster/pwm0/s_xactor_f_rd_data/data1_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/err_slave_s_xactor_f_rd_data/data1_reg_reg[1]' (FDCE) to 'pwm_cluster/err_slave_s_xactor_f_rd_data/data1_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm5/s_xactor_f_rd_data/data1_reg_reg[1]' (FDCE) to 'pwm_cluster/pwm5/s_xactor_f_rd_data/data1_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm4/s_xactor_f_rd_data/data1_reg_reg[1]' (FDCE) to 'pwm_cluster/pwm4/s_xactor_f_rd_data/data1_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm3/s_xactor_f_rd_data/data1_reg_reg[1]' (FDCE) to 'pwm_cluster/pwm3/s_xactor_f_rd_data/data1_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm2/s_xactor_f_rd_data/data1_reg_reg[1]' (FDCE) to 'pwm_cluster/pwm2/s_xactor_f_rd_data/data1_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm1/s_xactor_f_rd_data/data1_reg_reg[1]' (FDCE) to 'pwm_cluster/pwm1/s_xactor_f_rd_data/data1_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm0/s_xactor_f_rd_data/data1_reg_reg[1]' (FDCE) to 'pwm_cluster/pwm0/s_xactor_f_rd_data/data1_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/err_slave_s_xactor_f_rd_data/data1_reg_reg[2]' (FDCE) to 'pwm_cluster/err_slave_s_xactor_f_rd_data/data1_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm5/s_xactor_f_rd_data/data1_reg_reg[2]' (FDCE) to 'pwm_cluster/pwm5/s_xactor_f_rd_data/data1_reg_reg[18]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm4/s_xactor_f_rd_data/data1_reg_reg[2]' (FDCE) to 'pwm_cluster/pwm4/s_xactor_f_rd_data/data1_reg_reg[18]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm3/s_xactor_f_rd_data/data1_reg_reg[2]' (FDCE) to 'pwm_cluster/pwm3/s_xactor_f_rd_data/data1_reg_reg[18]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm2/s_xactor_f_rd_data/data1_reg_reg[2]' (FDCE) to 'pwm_cluster/pwm2/s_xactor_f_rd_data/data1_reg_reg[18]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm1/s_xactor_f_rd_data/data1_reg_reg[2]' (FDCE) to 'pwm_cluster/pwm1/s_xactor_f_rd_data/data1_reg_reg[18]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm0/s_xactor_f_rd_data/data1_reg_reg[2]' (FDCE) to 'pwm_cluster/pwm0/s_xactor_f_rd_data/data1_reg_reg[18]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/err_slave_s_xactor_f_rd_data/data1_reg_reg[3]' (FDCE) to 'pwm_cluster/err_slave_s_xactor_f_rd_data/data1_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm5/s_xactor_f_rd_data/data1_reg_reg[3]' (FDCE) to 'pwm_cluster/pwm5/s_xactor_f_rd_data/data1_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm4/s_xactor_f_rd_data/data1_reg_reg[3]' (FDCE) to 'pwm_cluster/pwm4/s_xactor_f_rd_data/data1_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm3/s_xactor_f_rd_data/data1_reg_reg[3]' (FDCE) to 'pwm_cluster/pwm3/s_xactor_f_rd_data/data1_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm2/s_xactor_f_rd_data/data1_reg_reg[3]' (FDCE) to 'pwm_cluster/pwm2/s_xactor_f_rd_data/data1_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm1/s_xactor_f_rd_data/data1_reg_reg[3]' (FDCE) to 'pwm_cluster/pwm1/s_xactor_f_rd_data/data1_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm0/s_xactor_f_rd_data/data1_reg_reg[3]' (FDCE) to 'pwm_cluster/pwm0/s_xactor_f_rd_data/data1_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/err_slave_s_xactor_f_rd_data/data1_reg_reg[4]' (FDCE) to 'pwm_cluster/err_slave_s_xactor_f_rd_data/data1_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm5/s_xactor_f_rd_data/data1_reg_reg[4]' (FDCE) to 'pwm_cluster/pwm5/s_xactor_f_rd_data/data1_reg_reg[20]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm4/s_xactor_f_rd_data/data1_reg_reg[4]' (FDCE) to 'pwm_cluster/pwm4/s_xactor_f_rd_data/data1_reg_reg[20]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm3/s_xactor_f_rd_data/data1_reg_reg[4]' (FDCE) to 'pwm_cluster/pwm3/s_xactor_f_rd_data/data1_reg_reg[20]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm2/s_xactor_f_rd_data/data1_reg_reg[4]' (FDCE) to 'pwm_cluster/pwm2/s_xactor_f_rd_data/data1_reg_reg[20]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm1/s_xactor_f_rd_data/data1_reg_reg[4]' (FDCE) to 'pwm_cluster/pwm1/s_xactor_f_rd_data/data1_reg_reg[20]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm0/s_xactor_f_rd_data/data1_reg_reg[4]' (FDCE) to 'pwm_cluster/pwm0/s_xactor_f_rd_data/data1_reg_reg[20]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/err_slave_s_xactor_f_rd_data/data1_reg_reg[5]' (FDCE) to 'pwm_cluster/err_slave_s_xactor_f_rd_data/data1_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm5/s_xactor_f_rd_data/data1_reg_reg[5]' (FDCE) to 'pwm_cluster/pwm5/s_xactor_f_rd_data/data1_reg_reg[21]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm4/s_xactor_f_rd_data/data1_reg_reg[5]' (FDCE) to 'pwm_cluster/pwm4/s_xactor_f_rd_data/data1_reg_reg[21]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm3/s_xactor_f_rd_data/data1_reg_reg[5]' (FDCE) to 'pwm_cluster/pwm3/s_xactor_f_rd_data/data1_reg_reg[21]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm2/s_xactor_f_rd_data/data1_reg_reg[5]' (FDCE) to 'pwm_cluster/pwm2/s_xactor_f_rd_data/data1_reg_reg[21]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm1/s_xactor_f_rd_data/data1_reg_reg[5]' (FDCE) to 'pwm_cluster/pwm1/s_xactor_f_rd_data/data1_reg_reg[21]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm0/s_xactor_f_rd_data/data1_reg_reg[5]' (FDCE) to 'pwm_cluster/pwm0/s_xactor_f_rd_data/data1_reg_reg[21]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/err_slave_s_xactor_f_rd_data/data1_reg_reg[6]' (FDCE) to 'pwm_cluster/err_slave_s_xactor_f_rd_data/data1_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm5/s_xactor_f_rd_data/data1_reg_reg[6]' (FDCE) to 'pwm_cluster/pwm5/s_xactor_f_rd_data/data1_reg_reg[22]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm4/s_xactor_f_rd_data/data1_reg_reg[6]' (FDCE) to 'pwm_cluster/pwm4/s_xactor_f_rd_data/data1_reg_reg[22]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm3/s_xactor_f_rd_data/data1_reg_reg[6]' (FDCE) to 'pwm_cluster/pwm3/s_xactor_f_rd_data/data1_reg_reg[22]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm2/s_xactor_f_rd_data/data1_reg_reg[6]' (FDCE) to 'pwm_cluster/pwm2/s_xactor_f_rd_data/data1_reg_reg[22]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm1/s_xactor_f_rd_data/data1_reg_reg[6]' (FDCE) to 'pwm_cluster/pwm1/s_xactor_f_rd_data/data1_reg_reg[22]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm0/s_xactor_f_rd_data/data1_reg_reg[6]' (FDCE) to 'pwm_cluster/pwm0/s_xactor_f_rd_data/data1_reg_reg[22]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/err_slave_s_xactor_f_rd_data/data1_reg_reg[7]' (FDCE) to 'pwm_cluster/err_slave_s_xactor_f_rd_data/data1_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm5/s_xactor_f_rd_data/data1_reg_reg[7]' (FDCE) to 'pwm_cluster/pwm5/s_xactor_f_rd_data/data1_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm4/s_xactor_f_rd_data/data1_reg_reg[7]' (FDCE) to 'pwm_cluster/pwm4/s_xactor_f_rd_data/data1_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm3/s_xactor_f_rd_data/data1_reg_reg[7]' (FDCE) to 'pwm_cluster/pwm3/s_xactor_f_rd_data/data1_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm2/s_xactor_f_rd_data/data1_reg_reg[7]' (FDCE) to 'pwm_cluster/pwm2/s_xactor_f_rd_data/data1_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm1/s_xactor_f_rd_data/data1_reg_reg[7]' (FDCE) to 'pwm_cluster/pwm1/s_xactor_f_rd_data/data1_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm0/s_xactor_f_rd_data/data1_reg_reg[7]' (FDCE) to 'pwm_cluster/pwm0/s_xactor_f_rd_data/data1_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/err_slave_s_xactor_f_rd_data/data1_reg_reg[8]' (FDCE) to 'pwm_cluster/err_slave_s_xactor_f_rd_data/data1_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm5/s_xactor_f_rd_data/data1_reg_reg[8]' (FDCE) to 'pwm_cluster/pwm5/s_xactor_f_rd_data/data1_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm4/s_xactor_f_rd_data/data1_reg_reg[8]' (FDCE) to 'pwm_cluster/pwm4/s_xactor_f_rd_data/data1_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm3/s_xactor_f_rd_data/data1_reg_reg[8]' (FDCE) to 'pwm_cluster/pwm3/s_xactor_f_rd_data/data1_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm2/s_xactor_f_rd_data/data1_reg_reg[8]' (FDCE) to 'pwm_cluster/pwm2/s_xactor_f_rd_data/data1_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm1/s_xactor_f_rd_data/data1_reg_reg[8]' (FDCE) to 'pwm_cluster/pwm1/s_xactor_f_rd_data/data1_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm0/s_xactor_f_rd_data/data1_reg_reg[8]' (FDCE) to 'pwm_cluster/pwm0/s_xactor_f_rd_data/data1_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/err_slave_s_xactor_f_rd_data/data1_reg_reg[9]' (FDCE) to 'pwm_cluster/err_slave_s_xactor_f_rd_data/data1_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm5/s_xactor_f_rd_data/data1_reg_reg[9]' (FDCE) to 'pwm_cluster/pwm5/s_xactor_f_rd_data/data1_reg_reg[25]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm4/s_xactor_f_rd_data/data1_reg_reg[9]' (FDCE) to 'pwm_cluster/pwm4/s_xactor_f_rd_data/data1_reg_reg[25]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm3/s_xactor_f_rd_data/data1_reg_reg[9]' (FDCE) to 'pwm_cluster/pwm3/s_xactor_f_rd_data/data1_reg_reg[25]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm2/s_xactor_f_rd_data/data1_reg_reg[9]' (FDCE) to 'pwm_cluster/pwm2/s_xactor_f_rd_data/data1_reg_reg[25]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm1/s_xactor_f_rd_data/data1_reg_reg[9]' (FDCE) to 'pwm_cluster/pwm1/s_xactor_f_rd_data/data1_reg_reg[25]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm0/s_xactor_f_rd_data/data1_reg_reg[9]' (FDCE) to 'pwm_cluster/pwm0/s_xactor_f_rd_data/data1_reg_reg[25]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/err_slave_s_xactor_f_rd_data/data1_reg_reg[10]' (FDCE) to 'pwm_cluster/err_slave_s_xactor_f_rd_data/data1_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm5/s_xactor_f_rd_data/data1_reg_reg[10]' (FDCE) to 'pwm_cluster/pwm5/s_xactor_f_rd_data/data1_reg_reg[26]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm4/s_xactor_f_rd_data/data1_reg_reg[10]' (FDCE) to 'pwm_cluster/pwm4/s_xactor_f_rd_data/data1_reg_reg[26]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm3/s_xactor_f_rd_data/data1_reg_reg[10]' (FDCE) to 'pwm_cluster/pwm3/s_xactor_f_rd_data/data1_reg_reg[26]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm2/s_xactor_f_rd_data/data1_reg_reg[10]' (FDCE) to 'pwm_cluster/pwm2/s_xactor_f_rd_data/data1_reg_reg[26]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm1/s_xactor_f_rd_data/data1_reg_reg[10]' (FDCE) to 'pwm_cluster/pwm1/s_xactor_f_rd_data/data1_reg_reg[26]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm0/s_xactor_f_rd_data/data1_reg_reg[10]' (FDCE) to 'pwm_cluster/pwm0/s_xactor_f_rd_data/data1_reg_reg[26]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/err_slave_s_xactor_f_rd_data/data1_reg_reg[11]' (FDCE) to 'pwm_cluster/err_slave_s_xactor_f_rd_data/data1_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm5/s_xactor_f_rd_data/data1_reg_reg[11]' (FDCE) to 'pwm_cluster/pwm5/s_xactor_f_rd_data/data1_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm4/s_xactor_f_rd_data/data1_reg_reg[11]' (FDCE) to 'pwm_cluster/pwm4/s_xactor_f_rd_data/data1_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm3/s_xactor_f_rd_data/data1_reg_reg[11]' (FDCE) to 'pwm_cluster/pwm3/s_xactor_f_rd_data/data1_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm2/s_xactor_f_rd_data/data1_reg_reg[11]' (FDCE) to 'pwm_cluster/pwm2/s_xactor_f_rd_data/data1_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm1/s_xactor_f_rd_data/data1_reg_reg[11]' (FDCE) to 'pwm_cluster/pwm1/s_xactor_f_rd_data/data1_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm0/s_xactor_f_rd_data/data1_reg_reg[11]' (FDCE) to 'pwm_cluster/pwm0/s_xactor_f_rd_data/data1_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/err_slave_s_xactor_f_rd_data/data1_reg_reg[12]' (FDCE) to 'pwm_cluster/err_slave_s_xactor_f_rd_data/data1_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm5/s_xactor_f_rd_data/data1_reg_reg[12]' (FDCE) to 'pwm_cluster/pwm5/s_xactor_f_rd_data/data1_reg_reg[28]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm4/s_xactor_f_rd_data/data1_reg_reg[12]' (FDCE) to 'pwm_cluster/pwm4/s_xactor_f_rd_data/data1_reg_reg[28]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm3/s_xactor_f_rd_data/data1_reg_reg[12]' (FDCE) to 'pwm_cluster/pwm3/s_xactor_f_rd_data/data1_reg_reg[28]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm2/s_xactor_f_rd_data/data1_reg_reg[12]' (FDCE) to 'pwm_cluster/pwm2/s_xactor_f_rd_data/data1_reg_reg[28]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm1/s_xactor_f_rd_data/data1_reg_reg[12]' (FDCE) to 'pwm_cluster/pwm1/s_xactor_f_rd_data/data1_reg_reg[28]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm0/s_xactor_f_rd_data/data1_reg_reg[12]' (FDCE) to 'pwm_cluster/pwm0/s_xactor_f_rd_data/data1_reg_reg[28]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/err_slave_s_xactor_f_rd_data/data1_reg_reg[13]' (FDCE) to 'pwm_cluster/err_slave_s_xactor_f_rd_data/data1_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm5/s_xactor_f_rd_data/data1_reg_reg[13]' (FDCE) to 'pwm_cluster/pwm5/s_xactor_f_rd_data/data1_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm4/s_xactor_f_rd_data/data1_reg_reg[13]' (FDCE) to 'pwm_cluster/pwm4/s_xactor_f_rd_data/data1_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm3/s_xactor_f_rd_data/data1_reg_reg[13]' (FDCE) to 'pwm_cluster/pwm3/s_xactor_f_rd_data/data1_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm2/s_xactor_f_rd_data/data1_reg_reg[13]' (FDCE) to 'pwm_cluster/pwm2/s_xactor_f_rd_data/data1_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm1/s_xactor_f_rd_data/data1_reg_reg[13]' (FDCE) to 'pwm_cluster/pwm1/s_xactor_f_rd_data/data1_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm0/s_xactor_f_rd_data/data1_reg_reg[13]' (FDCE) to 'pwm_cluster/pwm0/s_xactor_f_rd_data/data1_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/err_slave_s_xactor_f_rd_data/data1_reg_reg[14]' (FDCE) to 'pwm_cluster/err_slave_s_xactor_f_rd_data/data1_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'pwm_cluster/pwm5/s_xactor_f_rd_data/data1_reg_reg[14]' (FDCE) to 'pwm_cluster/pwm5/s_xactor_f_rd_data/data1_reg_reg[30]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pwm_cluster/err_slave_s_xactor_f_rd_data/\data1_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pwm_cluster/pwm5/\s_xactor_f_rd_data/data1_reg_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pwm_cluster/pwm4/\s_xactor_f_rd_data/data1_reg_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pwm_cluster/pwm3/\s_xactor_f_rd_data/data1_reg_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pwm_cluster/pwm2/\s_xactor_f_rd_data/data1_reg_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pwm_cluster/pwm1/\s_xactor_f_rd_data/data1_reg_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pwm_cluster/pwm0/\s_xactor_f_rd_data/data1_reg_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pwm_cluster/pwm5/\s_xactor_f_wr_resp/data1_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pwm_cluster/pwm4/\s_xactor_f_wr_resp/data1_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pwm_cluster/pwm3/\s_xactor_f_wr_resp/data1_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pwm_cluster/pwm2/\s_xactor_f_wr_resp/data1_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pwm_cluster/pwm1/\s_xactor_f_wr_resp/data1_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pwm_cluster/pwm0/\s_xactor_f_wr_resp/data1_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pwm_cluster/fabric_v_f_rd_mis_0/\data1_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pwm_cluster/fabric_v_f_rd_mis_6/\data1_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pwm_cluster/fabric_v_f_rd_mis_5/\data1_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pwm_cluster/fabric_v_f_rd_mis_4/\data1_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pwm_cluster/fabric_v_f_rd_mis_3/\data1_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pwm_cluster/fabric_v_f_rd_mis_2/\data1_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pwm_cluster/fabric_v_f_rd_mis_1/\data1_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pwm_cluster/fabric_v_f_wr_mis_6/\data1_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pwm_cluster/fabric_v_f_wr_mis_5/\data1_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pwm_cluster/fabric_v_f_wr_mis_4/\data1_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pwm_cluster/fabric_v_f_wr_mis_3/\data1_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pwm_cluster/fabric_v_f_wr_mis_2/\data1_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pwm_cluster/fabric_v_f_wr_mis_1/\data1_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pwm_cluster/fabric_v_f_wr_mis_0/\data1_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (pwm_cluster/pwm5/\pwm_clock_divider_new_clock/new_gate_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (pwm_cluster/pwm4/\pwm_clock_divider_new_clock/new_gate_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (pwm_cluster/pwm3/\pwm_clock_divider_new_clock/new_gate_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (pwm_cluster/pwm2/\pwm_clock_divider_new_clock/new_gate_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (pwm_cluster/pwm1/\pwm_clock_divider_new_clock/new_gate_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (pwm_cluster/pwm0/\pwm_clock_divider_new_clock/new_gate_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (pwm_cluster/pwm5/\pwm_clock_divider_new_clock/current_gate_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (pwm_cluster/pwm4/\pwm_clock_divider_new_clock/current_gate_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (pwm_cluster/pwm3/\pwm_clock_divider_new_clock/current_gate_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (pwm_cluster/pwm2/\pwm_clock_divider_new_clock/current_gate_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (pwm_cluster/pwm1/\pwm_clock_divider_new_clock/current_gate_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (pwm_cluster/pwm0/\pwm_clock_divider_new_clock/current_gate_reg )
WARNING: [Synth 8-3332] Sequential element (pwm_clock_divider_new_clock/current_gate_reg) is unused and will be removed from module mkpwm__1.
WARNING: [Synth 8-3332] Sequential element (pwm_clock_divider_new_clock/current_gate_reg) is unused and will be removed from module mkpwm__2.
WARNING: [Synth 8-3332] Sequential element (pwm_clock_divider_new_clock/current_gate_reg) is unused and will be removed from module mkpwm__3.
WARNING: [Synth 8-3332] Sequential element (pwm_clock_divider_new_clock/current_gate_reg) is unused and will be removed from module mkpwm__4.
WARNING: [Synth 8-3332] Sequential element (pwm_clock_divider_new_clock/current_gate_reg) is unused and will be removed from module mkpwm__5.
WARNING: [Synth 8-3332] Sequential element (pwm_clock_divider_new_clock/current_gate_reg) is unused and will be removed from module mkpwm.
WARNING: [Synth 8-6850] RAM (portb_we[1].RAM_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-6850] RAM (porta_we[1].RAM_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-6850] RAM (portb_we[1].RAM_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-6850] RAM (porta_we[1].RAM_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (debug_module/allNonExistent_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (debug_module/authbusy_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (debug_module/\dmi_response_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (debug_memory_s_xactor_f_wr_resp/\data1_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (clint_s_xactor_f_wr_resp/\data1_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (boot_s_xactor_f_wr_resp/\data1_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mem_s_xactor_f_wr_resp/\data1_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\debug_memory_instr_array_3_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\debug_memory_instr_array_1_reg[24] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\debug_memory_instr_array_2_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\debug_memory_instr_array_0_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\debug_memory_instr_array_3_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\debug_memory_instr_array_1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\debug_memory_instr_array_2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\debug_memory_instr_array_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\debug_memory_instr_array_3_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\debug_memory_instr_array_1_reg[16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\debug_memory_instr_array_2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\debug_memory_instr_array_0_reg[16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\debug_memory_instr_array_3_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\debug_memory_instr_array_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\debug_memory_instr_array_2_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\debug_memory_instr_array_0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\debug_memory_instr_array_3_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\debug_memory_instr_array_1_reg[25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\debug_memory_instr_array_2_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\debug_memory_instr_array_0_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\debug_memory_instr_array_3_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\debug_memory_instr_array_1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\debug_memory_instr_array_2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\debug_memory_instr_array_0_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\debug_memory_instr_array_3_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\debug_memory_instr_array_1_reg[17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\debug_memory_instr_array_2_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\debug_memory_instr_array_0_reg[17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\debug_memory_instr_array_3_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\debug_memory_instr_array_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\debug_memory_instr_array_2_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\debug_memory_instr_array_0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\debug_memory_instr_array_3_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\debug_memory_instr_array_1_reg[26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\debug_memory_instr_array_2_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\debug_memory_instr_array_0_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\debug_memory_instr_array_3_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\debug_memory_instr_array_1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\debug_memory_instr_array_2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\debug_memory_instr_array_0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\debug_memory_instr_array_3_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\debug_memory_instr_array_1_reg[18] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\debug_memory_instr_array_2_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\debug_memory_instr_array_0_reg[18] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\debug_memory_instr_array_3_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\debug_memory_instr_array_1_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\debug_memory_instr_array_2_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\debug_memory_instr_array_0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\debug_memory_instr_array_3_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\debug_memory_instr_array_1_reg[27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\debug_memory_instr_array_2_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\debug_memory_instr_array_0_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\debug_memory_instr_array_3_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\debug_memory_instr_array_1_reg[11] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "MUX_user_ifc_uart_rXmitState_write_1__VAL_3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MUX_user_ifc_uart_rXmitState_write_1__VAL_5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MUX_user_ifc_uart_rXmitState_write_1__VAL_7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MUX_user_ifc_uart_rXmitState_write_1__VAL_8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MUX_user_ifc_uart_rXmitState_write_1__VAL_3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MUX_user_ifc_uart_rXmitState_write_1__VAL_5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MUX_user_ifc_uart_rXmitState_write_1__VAL_7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MUX_user_ifc_uart_rXmitState_write_1__VAL_8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "arr_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "arr_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "arr_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "arr_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "arr_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "arr_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "arr_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "arr_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "arr_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "arr_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "arr_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "arr_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "arr_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "arr_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "arr_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "arr_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "arr_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "arr_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "arr_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "arr_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "arr_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "arr_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "arr_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "arr_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "arr_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "arr_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "arr_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "arr_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "arr_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "arr_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MUX_user_ifc_uart_rXmitState_write_1__VAL_3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MUX_user_ifc_uart_rXmitState_write_1__VAL_5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MUX_user_ifc_uart_rXmitState_write_1__VAL_7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MUX_user_ifc_uart_rXmitState_write_1__VAL_8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "arr_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "arr_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "arr_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "arr_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "arr_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "arr_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "arr_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "arr_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "arr_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "arr_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "arr_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "arr_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "arr_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "arr_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "arr_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "arr_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "arr_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "arr_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "arr_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arr_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arr_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arr_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arr_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arr_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arr_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arr_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arr_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arr_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arr_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arr_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arr_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arr_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arr_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arr_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arr_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arr_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arr_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arr_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arr_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arr_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arr_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arr_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arr_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arr_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arr_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arr_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arr_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arr_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arr_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arr_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arr_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arr_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arr_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arr_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arr_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arr_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arr_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arr_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arr_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arr_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arr_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arr_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arr_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arr_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arr_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arr_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arr_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arr_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arr_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arr_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arr_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arr_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arr_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arr_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arr_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arr_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arr_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arr_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arr_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arr_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arr_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arr_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:12 ; elapsed = 00:01:29 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 7868 ; free virtual = 57189
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-----------------------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                  | RTL Object          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|BRAM2BELoad__parameterized0: | portb_we[1].RAM_reg | 32 K x 32(WRITE_FIRST) | W | R | 32 K x 32(WRITE_FIRST) | W | R | Port A and B     | 0      | 32     | 
|BRAM2BELoad:                 | portb_we[1].RAM_reg | 2 K x 32(WRITE_FIRST)  | W | R | 2 K x 32(WRITE_FIRST)  | W | R | Port A and B     | 0      | 2      | 
+-----------------------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+--------------------------------+-----------------------+----------------+----------------------+---------------+
|Module Name                     | RTL Object            | Inference      | Size (Depth x Width) | Primitives    | 
+--------------------------------+-----------------------+----------------+----------------------+---------------+
|\eclass/_unnamed_ /riscv/stage1 | integer_rf_rf/arr_reg | User Attribute | 32 x 32              | RAM32M x 18   | 
+--------------------------------+-----------------------+----------------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance corei_2/mem_dut_dmemMSB/i_2/portb_we[1].RAM_reg_0_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance corei_2/mem_dut_dmemMSB/i_2/portb_we[1].RAM_reg_0_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance corei_2/mem_dut_dmemMSB/i_2/portb_we[1].RAM_reg_0_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance corei_2/mem_dut_dmemMSB/i_2/portb_we[1].RAM_reg_0_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance corei_2/mem_dut_dmemMSB/i_2/portb_we[1].RAM_reg_0_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance corei_2/mem_dut_dmemMSB/i_2/portb_we[1].RAM_reg_0_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance corei_2/mem_dut_dmemMSB/i_2/portb_we[1].RAM_reg_0_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance corei_2/mem_dut_dmemMSB/i_2/portb_we[1].RAM_reg_0_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance corei_2/mem_dut_dmemMSB/i_2/portb_we[1].RAM_reg_1_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance corei_2/mem_dut_dmemMSB/i_2/portb_we[1].RAM_reg_1_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance corei_2/mem_dut_dmemMSB/i_2/portb_we[1].RAM_reg_1_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance corei_2/mem_dut_dmemMSB/i_2/portb_we[1].RAM_reg_1_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance corei_2/mem_dut_dmemMSB/i_2/portb_we[1].RAM_reg_1_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance corei_2/mem_dut_dmemMSB/i_2/portb_we[1].RAM_reg_1_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance corei_2/mem_dut_dmemMSB/i_2/portb_we[1].RAM_reg_1_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance corei_2/mem_dut_dmemMSB/i_2/portb_we[1].RAM_reg_1_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance corei_2/mem_dut_dmemMSB/i_2/portb_we[1].RAM_reg_2_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance corei_2/mem_dut_dmemMSB/i_2/portb_we[1].RAM_reg_2_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance corei_2/mem_dut_dmemMSB/i_2/portb_we[1].RAM_reg_2_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance corei_2/mem_dut_dmemMSB/i_2/portb_we[1].RAM_reg_2_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance corei_2/mem_dut_dmemMSB/i_2/portb_we[1].RAM_reg_2_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance corei_2/mem_dut_dmemMSB/i_2/portb_we[1].RAM_reg_2_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance corei_2/mem_dut_dmemMSB/i_2/portb_we[1].RAM_reg_2_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance corei_2/mem_dut_dmemMSB/i_2/portb_we[1].RAM_reg_2_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance corei_2/mem_dut_dmemMSB/i_2/portb_we[1].RAM_reg_3_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance corei_2/mem_dut_dmemMSB/i_2/portb_we[1].RAM_reg_3_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance corei_2/mem_dut_dmemMSB/i_2/portb_we[1].RAM_reg_3_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance corei_2/mem_dut_dmemMSB/i_2/portb_we[1].RAM_reg_3_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance corei_2/mem_dut_dmemMSB/i_2/portb_we[1].RAM_reg_3_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance corei_2/mem_dut_dmemMSB/i_2/portb_we[1].RAM_reg_3_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance corei_2/mem_dut_dmemMSB/i_2/portb_we[1].RAM_reg_3_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance corei_2/mem_dut_dmemMSB/i_2/portb_we[1].RAM_reg_3_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance corei_2/boot_dut_dmemMSB/i_2/portb_we[1].RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance corei_2/boot_dut_dmemMSB/i_2/portb_we[1].RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |mkSoc__GB0    |           1|     15630|
|2     |mkSoc__GB1    |           1|     20029|
|3     |mkSoc__GB2    |           1|     15561|
|4     |mkSoc__GB3    |           1|     19323|
|5     |mkSoc__GB4    |           1|     16776|
|6     |mkSoc__GB5    |           1|     17509|
|7     |fpga_top__GC0 |           1|        90|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_div/clk_out1' to pin 'clk_div/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:17 ; elapsed = 00:01:35 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 7731 ; free virtual = 57053
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:43 ; elapsed = 00:02:05 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 7494 ; free virtual = 56815
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-----------------------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                  | RTL Object          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|BRAM2BELoad__parameterized0: | portb_we[1].RAM_reg | 32 K x 32(WRITE_FIRST) | W | R | 32 K x 32(WRITE_FIRST) | W | R | Port A and B     | 0      | 32     | 
|BRAM2BELoad:                 | portb_we[1].RAM_reg | 2 K x 32(WRITE_FIRST)  | W | R | 2 K x 32(WRITE_FIRST)  | W | R | Port A and B     | 0      | 2      | 
+-----------------------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+--------------------------------+-----------------------+----------------+----------------------+---------------+
|Module Name                     | RTL Object            | Inference      | Size (Depth x Width) | Primitives    | 
+--------------------------------+-----------------------+----------------+----------------------+---------------+
|\eclass/_unnamed_ /riscv/stage1 | integer_rf_rf/arr_reg | User Attribute | 32 x 32              | RAM32M x 18   | 
+--------------------------------+-----------------------+----------------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |mkSoc__GB0    |           1|     14658|
|2     |mkSoc__GB1    |           1|     18802|
|3     |mkSoc__GB2    |           1|     14450|
|4     |mkSoc__GB3    |           1|     19125|
|5     |mkSoc__GB4    |           1|     15705|
|6     |mkSoc__GB5    |           1|     16872|
|7     |fpga_top__GC0 |           1|        90|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance corei_2/core/mem_dut_dmemMSB/portb_we[1].RAM_reg_0_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance corei_2/core/mem_dut_dmemMSB/portb_we[1].RAM_reg_0_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance corei_2/core/mem_dut_dmemMSB/portb_we[1].RAM_reg_0_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance corei_2/core/mem_dut_dmemMSB/portb_we[1].RAM_reg_0_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance corei_2/core/mem_dut_dmemMSB/portb_we[1].RAM_reg_0_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance corei_2/core/mem_dut_dmemMSB/portb_we[1].RAM_reg_0_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance corei_2/core/mem_dut_dmemMSB/portb_we[1].RAM_reg_0_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance corei_2/core/mem_dut_dmemMSB/portb_we[1].RAM_reg_0_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance corei_2/core/mem_dut_dmemMSB/portb_we[1].RAM_reg_1_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance corei_2/core/mem_dut_dmemMSB/portb_we[1].RAM_reg_1_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance corei_2/core/mem_dut_dmemMSB/portb_we[1].RAM_reg_1_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance corei_2/core/mem_dut_dmemMSB/portb_we[1].RAM_reg_1_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance corei_2/core/mem_dut_dmemMSB/portb_we[1].RAM_reg_1_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance corei_2/core/mem_dut_dmemMSB/portb_we[1].RAM_reg_1_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance corei_2/core/mem_dut_dmemMSB/portb_we[1].RAM_reg_1_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance corei_2/core/mem_dut_dmemMSB/portb_we[1].RAM_reg_1_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance corei_2/core/mem_dut_dmemMSB/portb_we[1].RAM_reg_2_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance corei_2/core/mem_dut_dmemMSB/portb_we[1].RAM_reg_2_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance corei_2/core/mem_dut_dmemMSB/portb_we[1].RAM_reg_2_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance corei_2/core/mem_dut_dmemMSB/portb_we[1].RAM_reg_2_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance corei_2/core/mem_dut_dmemMSB/portb_we[1].RAM_reg_2_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance corei_2/core/mem_dut_dmemMSB/portb_we[1].RAM_reg_2_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance corei_2/core/mem_dut_dmemMSB/portb_we[1].RAM_reg_2_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance corei_2/core/mem_dut_dmemMSB/portb_we[1].RAM_reg_2_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance corei_2/core/mem_dut_dmemMSB/portb_we[1].RAM_reg_3_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance corei_2/core/mem_dut_dmemMSB/portb_we[1].RAM_reg_3_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance corei_2/core/mem_dut_dmemMSB/portb_we[1].RAM_reg_3_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance corei_2/core/mem_dut_dmemMSB/portb_we[1].RAM_reg_3_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance corei_2/core/mem_dut_dmemMSB/portb_we[1].RAM_reg_3_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance corei_2/core/mem_dut_dmemMSB/portb_we[1].RAM_reg_3_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance corei_2/core/mem_dut_dmemMSB/portb_we[1].RAM_reg_3_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance corei_2/core/mem_dut_dmemMSB/portb_we[1].RAM_reg_3_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance corei_2/core/boot_dut_dmemMSB/portb_we[1].RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance corei_2/core/boot_dut_dmemMSB/portb_we[1].RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:48 ; elapsed = 00:02:18 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 6887 ; free virtual = 56207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |mkSoc__GB0    |           1|      6802|
|2     |mkSoc__GB1    |           1|      7992|
|3     |mkSoc__GB2    |           1|      7110|
|4     |mkSoc__GB3    |           1|      8572|
|5     |mkSoc__GB4    |           1|      6598|
|6     |mkSoc__GB5    |           1|      6956|
|7     |fpga_top__GC0 |           1|        90|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance core/mem_dut_dmemMSB/portb_we[1].RAM_reg_0_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core/mem_dut_dmemMSB/portb_we[1].RAM_reg_0_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core/mem_dut_dmemMSB/portb_we[1].RAM_reg_0_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core/mem_dut_dmemMSB/portb_we[1].RAM_reg_0_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core/mem_dut_dmemMSB/portb_we[1].RAM_reg_0_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core/mem_dut_dmemMSB/portb_we[1].RAM_reg_0_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core/mem_dut_dmemMSB/portb_we[1].RAM_reg_0_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core/mem_dut_dmemMSB/portb_we[1].RAM_reg_0_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core/mem_dut_dmemMSB/portb_we[1].RAM_reg_1_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core/mem_dut_dmemMSB/portb_we[1].RAM_reg_1_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core/mem_dut_dmemMSB/portb_we[1].RAM_reg_1_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core/mem_dut_dmemMSB/portb_we[1].RAM_reg_1_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core/mem_dut_dmemMSB/portb_we[1].RAM_reg_1_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core/mem_dut_dmemMSB/portb_we[1].RAM_reg_1_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core/mem_dut_dmemMSB/portb_we[1].RAM_reg_1_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core/mem_dut_dmemMSB/portb_we[1].RAM_reg_1_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core/mem_dut_dmemMSB/portb_we[1].RAM_reg_2_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core/mem_dut_dmemMSB/portb_we[1].RAM_reg_2_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core/mem_dut_dmemMSB/portb_we[1].RAM_reg_2_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core/mem_dut_dmemMSB/portb_we[1].RAM_reg_2_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core/mem_dut_dmemMSB/portb_we[1].RAM_reg_2_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core/mem_dut_dmemMSB/portb_we[1].RAM_reg_2_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core/mem_dut_dmemMSB/portb_we[1].RAM_reg_2_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core/mem_dut_dmemMSB/portb_we[1].RAM_reg_2_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core/mem_dut_dmemMSB/portb_we[1].RAM_reg_3_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core/mem_dut_dmemMSB/portb_we[1].RAM_reg_3_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core/mem_dut_dmemMSB/portb_we[1].RAM_reg_3_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core/mem_dut_dmemMSB/portb_we[1].RAM_reg_3_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core/mem_dut_dmemMSB/portb_we[1].RAM_reg_3_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core/mem_dut_dmemMSB/portb_we[1].RAM_reg_3_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core/mem_dut_dmemMSB/portb_we[1].RAM_reg_3_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core/mem_dut_dmemMSB/portb_we[1].RAM_reg_3_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5365] Flop core/pwm_cluster/pwm0/pwm_control_reset/rst_reg is being inverted and renamed to core/pwm_cluster/pwm0/pwm_control_reset/rst_reg_inv.
INFO: [Synth 8-5365] Flop core/pwm_cluster/pwm1/pwm_control_reset/rst_reg is being inverted and renamed to core/pwm_cluster/pwm1/pwm_control_reset/rst_reg_inv.
INFO: [Synth 8-5365] Flop core/pwm_cluster/pwm2/pwm_control_reset/rst_reg is being inverted and renamed to core/pwm_cluster/pwm2/pwm_control_reset/rst_reg_inv.
INFO: [Synth 8-5365] Flop core/pwm_cluster/pwm3/pwm_control_reset/rst_reg is being inverted and renamed to core/pwm_cluster/pwm3/pwm_control_reset/rst_reg_inv.
INFO: [Synth 8-5365] Flop core/pwm_cluster/pwm4/pwm_control_reset/rst_reg is being inverted and renamed to core/pwm_cluster/pwm4/pwm_control_reset/rst_reg_inv.
INFO: [Synth 8-5365] Flop core/pwm_cluster/pwm5/pwm_control_reset/rst_reg is being inverted and renamed to core/pwm_cluster/pwm5/pwm_control_reset/rst_reg_inv.
INFO: [Synth 8-6064] Net \core/CAN_FIRE_RL_mem_write_request_address_channel  is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5753] loadless multi-driven net open with 1st driver pin 'startupe2_inst1/CFGCLK' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/fpga_top.v:350]
WARNING: [Synth 8-5753] loadless multi-driven net open with 2nd driver pin 'startupe2_inst1/CFGMCLK' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/fpga_top.v:350]
WARNING: [Synth 8-5753] loadless multi-driven net open with 3rd driver pin 'startupe2_inst1/EOS' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/fpga_top.v:350]
WARNING: [Synth 8-5753] loadless multi-driven net open with 4th driver pin 'startupe2_inst1/PREQ' [/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/fpga_top.v:350]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:52 ; elapsed = 00:02:22 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 6916 ; free virtual = 56237
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:52 ; elapsed = 00:02:22 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 6918 ; free virtual = 56239
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:57 ; elapsed = 00:02:27 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 6911 ; free virtual = 56232
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:57 ; elapsed = 00:02:27 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 6907 ; free virtual = 56228
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:58 ; elapsed = 00:02:28 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 6905 ; free virtual = 56226
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:58 ; elapsed = 00:02:28 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 6904 ; free virtual = 56225
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_divider   |         1|
|2     |xadc_wiz_0    |         1|
|3     |multiplier    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |clk_divider |     1|
|2     |multiplier  |     1|
|3     |xadc_wiz_0  |     1|
|4     |BSCANE2     |     1|
|5     |BUFG        |     7|
|6     |CARRY4      |   474|
|7     |LUT1        |   233|
|8     |LUT2        |  1331|
|9     |LUT3        |  2298|
|10    |LUT4        |  3302|
|11    |LUT5        |  3205|
|12    |LUT6        | 12235|
|13    |MUXF7       |   197|
|14    |MUXF8       |     2|
|15    |RAM32M      |    18|
|16    |RAMB36E1    |    32|
|17    |RAMB36E1_1  |     1|
|18    |RAMB36E1_2  |     1|
|19    |STARTUPE2   |     1|
|20    |FDCE        | 19762|
|21    |FDPE        |   628|
|22    |FDRE        |   252|
|23    |IBUF        |    25|
|24    |IOBUF       |    34|
|25    |OBUF        |    13|
+------+------------+------+

Report Instance Areas: 
+------+----------------------------------------------+---------------------------------+------+
|      |Instance                                      |Module                           |Cells |
+------+----------------------------------------------+---------------------------------+------+
|1     |top                                           |                                 | 44169|
|2     |  core                                        |mkSoc                            | 44034|
|3     |    fabric_v_f_wr_mis_2                       |FIFO2__parameterized2_29         |     8|
|4     |    boot_dut_dmemMSB                          |BRAM2BELoad                      |     2|
|5     |    boot_s_xactor_f_rd_addr                   |FIFO2                            |    40|
|6     |    boot_s_xactor_f_rd_data                   |FIFO2__parameterized0            |   104|
|7     |    boot_s_xactor_f_wr_addr                   |FIFO2_0                          |    43|
|8     |    boot_s_xactor_f_wr_data                   |FIFO2__parameterized1            |   118|
|9     |    boot_s_xactor_f_wr_resp                   |FIFO2__parameterized2            |     4|
|10    |    clint_s_xactor_f_rd_addr                  |FIFO2_1                          |   286|
|11    |    clint_s_xactor_f_rd_data                  |FIFO2__parameterized0_2          |   115|
|12    |    clint_s_xactor_f_wr_addr                  |FIFO2_3                          |   144|
|13    |    clint_s_xactor_f_wr_data                  |FIFO2__parameterized1_4          |   113|
|14    |    clint_s_xactor_f_wr_resp                  |FIFO2__parameterized2_5          |     9|
|15    |    debug_memory_s_xactor_f_rd_addr           |FIFO2_6                          |    52|
|16    |    debug_memory_s_xactor_f_rd_data           |FIFO2__parameterized0_7          |    96|
|17    |    debug_memory_s_xactor_f_wr_addr           |FIFO2_8                          |     4|
|18    |    debug_memory_s_xactor_f_wr_data           |FIFO2__parameterized1_9          |     5|
|19    |    debug_memory_s_xactor_f_wr_resp           |FIFO2__parameterized2_10         |     8|
|20    |    debug_module                              |mkriscvDebug013                  |  3114|
|21    |      dm_reset                                |MakeReset0                       |     6|
|22    |      master_xactor_f_rd_addr                 |FIFO2_505                        |   111|
|23    |      master_xactor_f_rd_data                 |FIFO2__parameterized0_506        |   160|
|24    |      master_xactor_f_wr_addr                 |FIFO2_507                        |   112|
|25    |      master_xactor_f_wr_data                 |FIFO2__parameterized1_508        |   239|
|26    |      master_xactor_f_wr_resp                 |FIFO2__parameterized2_509        |    16|
|27    |    eclass                                    |mkeclass                         |  6762|
|28    |      _unnamed_                               |mkeclass_axi4lite                |  6760|
|29    |        ff_atomic_state                       |FIFO1                            |    33|
|30    |        fetch_xactor_f_rd_addr                |FIFO2_495                        |   104|
|31    |        fetch_xactor_f_rd_data                |FIFO2__parameterized0_496        |   144|
|32    |        ff_inst_access_fault                  |FIFO2__parameterized3_497        |     4|
|33    |        ff_inst_request                       |FIFO2__parameterized0_498        |   107|
|34    |        ff_mem_request                        |FIFO2__parameterized4            |   540|
|35    |        memory_xactor_f_rd_addr               |FIFO2_499                        |   109|
|36    |        memory_xactor_f_rd_data               |FIFO2__parameterized0_500        |   186|
|37    |        memory_xactor_f_wr_addr               |FIFO2_501                        |   109|
|38    |        memory_xactor_f_wr_data               |FIFO2__parameterized1_502        |   116|
|39    |        memory_xactor_f_wr_resp               |FIFO2__parameterized2_503        |    15|
|40    |        riscv                                 |mkriscv                          |  5259|
|41    |          fifof                               |FIFOL1                           |    65|
|42    |          fifof_1                             |FIFOL1__parameterized0           |    50|
|43    |          fifof_2                             |FIFOL1_504                       |  1083|
|44    |          fifof_3                             |FIFOL1__parameterized1           |    47|
|45    |          fifof_4                             |FIFOL1__parameterized2           |   696|
|46    |          stage1                              |mkstage1                         |   911|
|47    |            ff_memory_response                |FIFO2__parameterized5            |   731|
|48    |            integer_rf_rf                     |RegFile                          |    56|
|49    |          stage2                              |mkstage2                         |   804|
|50    |            alu                               |mkalu                            |   615|
|51    |              instance_fn_alu_0               |module_fn_alu                    |    37|
|52    |              muldiv                          |mkmuldiv                         |   577|
|53    |                divider                       |mkrestoring_div                  |   424|
|54    |                  instance_singlestep_0       |module_singlestep                |    20|
|55    |            ff_memory_request                 |FIFOL1__parameterized3           |   142|
|56    |          stage3                              |mkstage3                         |  1590|
|57    |            csr                               |mkcsr                            |  1482|
|58    |              csrfile                         |mkcsrfile                        |  1480|
|59    |    err_slave_s_xactor_f_rd_addr              |FIFO2_11                         |     4|
|60    |    err_slave_s_xactor_f_rd_data              |FIFO2__parameterized0_12         |    10|
|61    |    err_slave_s_xactor_f_wr_addr              |FIFO2_13                         |     4|
|62    |    err_slave_s_xactor_f_wr_data              |FIFO2__parameterized1_14         |     5|
|63    |    err_slave_s_xactor_f_wr_resp              |FIFO2__parameterized2_15         |    10|
|64    |    fabric_v_f_rd_mis_0                       |FIFO2__parameterized2_16         |    19|
|65    |    fabric_v_f_rd_mis_1                       |FIFO2__parameterized2_17         |    16|
|66    |    fabric_v_f_rd_mis_2                       |FIFO2__parameterized2_18         |    14|
|67    |    fabric_v_f_rd_mis_3                       |FIFO2__parameterized2_19         |    52|
|68    |    fabric_v_f_rd_mis_4                       |FIFO2__parameterized2_20         |    17|
|69    |    fabric_v_f_rd_mis_5                       |FIFO2__parameterized2_21         |    15|
|70    |    fabric_v_f_rd_mis_6                       |FIFO2__parameterized2_22         |    15|
|71    |    fabric_v_f_rd_mis_7                       |FIFO2__parameterized2_23         |    14|
|72    |    fabric_v_f_rd_mis_8                       |FIFO2__parameterized2_24         |    17|
|73    |    fabric_v_f_rd_sjs_0                       |FIFO2__parameterized6            |   138|
|74    |    fabric_v_f_rd_sjs_1                       |FIFO2__parameterized6_25         |   108|
|75    |    fabric_v_f_rd_sjs_2                       |FIFO2__parameterized6_26         |   137|
|76    |    fabric_v_f_wr_mis_0                       |FIFO2__parameterized2_27         |     9|
|77    |    fabric_v_f_wr_mis_1                       |FIFO2__parameterized2_28         |     9|
|78    |    fabric_v_f_wr_mis_3                       |FIFO2__parameterized2_30         |    10|
|79    |    fabric_v_f_wr_mis_4                       |FIFO2__parameterized2_31         |    12|
|80    |    fabric_v_f_wr_mis_5                       |FIFO2__parameterized2_32         |     9|
|81    |    fabric_v_f_wr_mis_6                       |FIFO2__parameterized2_33         |    12|
|82    |    fabric_v_f_wr_mis_7                       |FIFO2__parameterized2_34         |    13|
|83    |    fabric_v_f_wr_mis_8                       |FIFO2__parameterized2_35         |    11|
|84    |    fabric_v_f_wr_sjs_0                       |FIFO2__parameterized6_36         |    49|
|85    |    fabric_v_f_wr_sjs_1                       |FIFO2__parameterized6_37         |    51|
|86    |    fabric_xactors_from_masters_0_f_rd_addr   |FIFO2_38                         |   220|
|87    |    fabric_xactors_from_masters_0_f_rd_data   |FIFO2__parameterized0_39         |   109|
|88    |    fabric_xactors_from_masters_0_f_wr_addr   |FIFO2_40                         |   469|
|89    |    fabric_xactors_from_masters_0_f_wr_data   |FIFO2__parameterized1_41         |   109|
|90    |    fabric_xactors_from_masters_0_f_wr_resp   |FIFO2__parameterized2_42         |    12|
|91    |    fabric_xactors_from_masters_1_f_rd_addr   |FIFO2_43                         |   259|
|92    |    fabric_xactors_from_masters_1_f_rd_data   |FIFO2__parameterized0_44         |   109|
|93    |    fabric_xactors_from_masters_1_f_wr_addr   |FIFO2_45                         |   281|
|94    |    fabric_xactors_from_masters_1_f_wr_data   |FIFO2__parameterized1_46         |   114|
|95    |    fabric_xactors_from_masters_1_f_wr_resp   |FIFO2__parameterized2_47         |    13|
|96    |    fabric_xactors_from_masters_2_f_rd_addr   |FIFO2_48                         |   170|
|97    |    fabric_xactors_from_masters_2_f_rd_data   |FIFO2__parameterized0_49         |   109|
|98    |    fabric_xactors_to_slaves_0_f_rd_addr      |FIFO2_50                         |    53|
|99    |    fabric_xactors_to_slaves_0_f_rd_data      |FIFO2__parameterized0_51         |   103|
|100   |    fabric_xactors_to_slaves_0_f_wr_addr      |FIFO2_52                         |    52|
|101   |    fabric_xactors_to_slaves_0_f_wr_data      |FIFO2__parameterized1_53         |   115|
|102   |    fabric_xactors_to_slaves_0_f_wr_resp      |FIFO2__parameterized2_54         |     4|
|103   |    fabric_xactors_to_slaves_1_f_rd_addr      |FIFO2_55                         |    61|
|104   |    fabric_xactors_to_slaves_1_f_rd_data      |FIFO2__parameterized0_56         |   107|
|105   |    fabric_xactors_to_slaves_1_f_wr_addr      |FIFO2_57                         |    61|
|106   |    fabric_xactors_to_slaves_1_f_wr_data      |FIFO2__parameterized1_58         |   104|
|107   |    fabric_xactors_to_slaves_1_f_wr_resp      |FIFO2__parameterized2_59         |     9|
|108   |    fabric_xactors_to_slaves_2_f_rd_addr      |FIFO2_60                         |    25|
|109   |    fabric_xactors_to_slaves_2_f_rd_data      |FIFO2__parameterized0_61         |   104|
|110   |    fabric_xactors_to_slaves_2_f_wr_addr      |FIFO2_62                         |     5|
|111   |    fabric_xactors_to_slaves_2_f_wr_data      |FIFO2__parameterized1_63         |     4|
|112   |    fabric_xactors_to_slaves_2_f_wr_resp      |FIFO2__parameterized2_64         |     9|
|113   |    fabric_xactors_to_slaves_3_f_rd_addr      |FIFO2_65                         |    39|
|114   |    fabric_xactors_to_slaves_3_f_rd_data      |FIFO2__parameterized0_66         |   109|
|115   |    fabric_xactors_to_slaves_3_f_wr_addr      |FIFO2_67                         |    40|
|116   |    fabric_xactors_to_slaves_3_f_wr_data      |FIFO2__parameterized1_68         |    55|
|117   |    fabric_xactors_to_slaves_3_f_wr_resp      |FIFO2__parameterized2_69         |    14|
|118   |    fabric_xactors_to_slaves_4_f_rd_addr      |FIFO2_70                         |    50|
|119   |    fabric_xactors_to_slaves_4_f_rd_data      |FIFO2__parameterized0_71         |   108|
|120   |    fabric_xactors_to_slaves_4_f_wr_addr      |FIFO2_72                         |    51|
|121   |    fabric_xactors_to_slaves_4_f_wr_data      |FIFO2__parameterized1_73         |   103|
|122   |    fabric_xactors_to_slaves_4_f_wr_resp      |FIFO2__parameterized2_74         |    14|
|123   |    fabric_xactors_to_slaves_5_f_rd_addr      |FIFO2_75                         |    37|
|124   |    fabric_xactors_to_slaves_5_f_rd_data      |FIFO2__parameterized0_76         |   109|
|125   |    fabric_xactors_to_slaves_5_f_wr_addr      |FIFO2_77                         |   103|
|126   |    fabric_xactors_to_slaves_5_f_wr_data      |FIFO2__parameterized1_78         |   104|
|127   |    fabric_xactors_to_slaves_5_f_wr_resp      |FIFO2__parameterized2_79         |    15|
|128   |    fabric_xactors_to_slaves_6_f_rd_addr      |FIFO2_80                         |    73|
|129   |    fabric_xactors_to_slaves_6_f_rd_data      |FIFO2__parameterized0_81         |   109|
|130   |    fabric_xactors_to_slaves_6_f_wr_addr      |FIFO2_82                         |   110|
|131   |    fabric_xactors_to_slaves_6_f_wr_data      |FIFO2__parameterized1_83         |   115|
|132   |    fabric_xactors_to_slaves_6_f_wr_resp      |FIFO2__parameterized2_84         |    13|
|133   |    fabric_xactors_to_slaves_7_f_rd_addr      |FIFO2_85                         |    40|
|134   |    fabric_xactors_to_slaves_7_f_rd_data      |FIFO2__parameterized0_86         |   104|
|135   |    fabric_xactors_to_slaves_7_f_wr_addr      |FIFO2_87                         |    51|
|136   |    fabric_xactors_to_slaves_7_f_wr_data      |FIFO2__parameterized1_88         |   150|
|137   |    fabric_xactors_to_slaves_7_f_wr_resp      |FIFO2__parameterized2_89         |     4|
|138   |    fabric_xactors_to_slaves_8_f_rd_addr      |FIFO2_90                         |     5|
|139   |    fabric_xactors_to_slaves_8_f_rd_data      |FIFO2__parameterized0_91         |    14|
|140   |    fabric_xactors_to_slaves_8_f_wr_addr      |FIFO2_92                         |     5|
|141   |    fabric_xactors_to_slaves_8_f_wr_data      |FIFO2__parameterized1_93         |     4|
|142   |    fabric_xactors_to_slaves_8_f_wr_resp      |FIFO2__parameterized2_94         |    14|
|143   |    jtag_tap                                  |mkxilinxdtm                      |   442|
|144   |      request_to_DM                           |FIFO1__parameterized0            |    46|
|145   |      response_from_DM                        |FIFO1__parameterized1            |    93|
|146   |    mem_dut_dmemMSB                           |BRAM2BELoad__parameterized0      |    32|
|147   |    mem_s_xactor_f_rd_addr                    |FIFO2_95                         |    53|
|148   |    mem_s_xactor_f_rd_data                    |FIFO2__parameterized0_96         |   104|
|149   |    mem_s_xactor_f_wr_addr                    |FIFO2_97                         |    57|
|150   |    mem_s_xactor_f_wr_data                    |FIFO2__parameterized1_98         |   116|
|151   |    mem_s_xactor_f_wr_resp                    |FIFO2__parameterized2_99         |     4|
|152   |    mixed_cluster                             |mkmixed_cluster                  |  6326|
|153   |      fabric_v_f_rd_mis_2                     |FIFO2__parameterized3_440        |     2|
|154   |      fabric_v_f_rd_mis_3                     |FIFO2__parameterized3_441        |     2|
|155   |      c2m_xactor_f_rd_addr                    |FIFO2_423                        |    74|
|156   |      c2m_xactor_f_rd_data                    |FIFO2__parameterized0_424        |   110|
|157   |      c2m_xactor_f_wr_addr                    |FIFO2_425                        |   110|
|158   |      c2m_xactor_f_wr_data                    |FIFO2__parameterized1_426        |   116|
|159   |      c2m_xactor_f_wr_resp                    |FIFO2__parameterized2_427        |    14|
|160   |      c2s_xactor_f_rd_addr                    |FIFO2_428                        |    74|
|161   |      c2s_xactor_f_rd_data                    |FIFO2__parameterized0_429        |   110|
|162   |      c2s_xactor_f_wr_addr                    |FIFO2_430                        |   110|
|163   |      c2s_xactor_f_wr_data                    |FIFO2__parameterized1_431        |   116|
|164   |      c2s_xactor_f_wr_resp                    |FIFO2__parameterized2_432        |    14|
|165   |      err_slave_s_xactor_f_rd_addr            |FIFO2_433                        |     4|
|166   |      err_slave_s_xactor_f_rd_data            |FIFO2__parameterized0_434        |    10|
|167   |      err_slave_s_xactor_f_wr_addr            |FIFO2_435                        |     4|
|168   |      err_slave_s_xactor_f_wr_data            |FIFO2__parameterized1_436        |     4|
|169   |      err_slave_s_xactor_f_wr_resp            |FIFO2__parameterized2_437        |    10|
|170   |      fabric_v_f_rd_mis_0                     |FIFO2__parameterized3_438        |     4|
|171   |      fabric_v_f_rd_mis_1                     |FIFO2__parameterized3_439        |     4|
|172   |      fabric_v_f_rd_mis_4                     |FIFO2__parameterized3_442        |     4|
|173   |      fabric_v_f_rd_sjs_0                     |FIFO2__parameterized7_443        |   215|
|174   |      fabric_v_f_wr_mis_0                     |FIFO2__parameterized3_444        |     4|
|175   |      fabric_v_f_wr_mis_1                     |FIFO2__parameterized3_445        |     2|
|176   |      fabric_v_f_wr_mis_2                     |FIFO2__parameterized3_446        |     4|
|177   |      fabric_v_f_wr_mis_3                     |FIFO2__parameterized3_447        |     5|
|178   |      fabric_v_f_wr_mis_4                     |FIFO2__parameterized3_448        |     4|
|179   |      fabric_v_f_wr_sjs_0                     |FIFO2__parameterized7_449        |    32|
|180   |      fabric_xactors_from_masters_0_f_rd_addr |FIFO2_450                        |   111|
|181   |      fabric_xactors_from_masters_0_f_rd_data |FIFO2__parameterized0_451        |   109|
|182   |      fabric_xactors_from_masters_0_f_wr_addr |FIFO2_452                        |   203|
|183   |      fabric_xactors_from_masters_0_f_wr_data |FIFO2__parameterized1_453        |   115|
|184   |      fabric_xactors_from_masters_0_f_wr_resp |FIFO2__parameterized2_454        |    12|
|185   |      fabric_xactors_to_slaves_0_f_rd_addr    |FIFO2_455                        |    31|
|186   |      fabric_xactors_to_slaves_0_f_rd_data    |FIFO2__parameterized0_456        |   106|
|187   |      fabric_xactors_to_slaves_0_f_wr_addr    |FIFO2_457                        |    31|
|188   |      fabric_xactors_to_slaves_0_f_wr_data    |FIFO2__parameterized1_458        |   103|
|189   |      fabric_xactors_to_slaves_0_f_wr_resp    |FIFO2__parameterized2_459        |     9|
|190   |      fabric_xactors_to_slaves_1_f_rd_addr    |FIFO2_460                        |    73|
|191   |      fabric_xactors_to_slaves_1_f_rd_data    |FIFO2__parameterized0_461        |   106|
|192   |      fabric_xactors_to_slaves_1_f_wr_addr    |FIFO2_462                        |    71|
|193   |      fabric_xactors_to_slaves_1_f_wr_data    |FIFO2__parameterized1_463        |    51|
|194   |      fabric_xactors_to_slaves_1_f_wr_resp    |FIFO2__parameterized2_464        |     9|
|195   |      fabric_xactors_to_slaves_2_f_rd_addr    |FIFO2_465                        |    34|
|196   |      fabric_xactors_to_slaves_2_f_rd_data    |FIFO2__parameterized0_466        |    69|
|197   |      fabric_xactors_to_slaves_2_f_wr_addr    |FIFO2_467                        |    34|
|198   |      fabric_xactors_to_slaves_2_f_wr_data    |FIFO2__parameterized1_468        |   103|
|199   |      fabric_xactors_to_slaves_2_f_wr_resp    |FIFO2__parameterized2_469        |     9|
|200   |      fabric_xactors_to_slaves_3_f_rd_addr    |FIFO2_470                        |    40|
|201   |      fabric_xactors_to_slaves_3_f_rd_data    |FIFO2__parameterized0_471        |    71|
|202   |      fabric_xactors_to_slaves_3_f_wr_addr    |FIFO2_472                        |    40|
|203   |      fabric_xactors_to_slaves_3_f_wr_data    |FIFO2__parameterized1_473        |   115|
|204   |      fabric_xactors_to_slaves_3_f_wr_resp    |FIFO2__parameterized2_474        |    14|
|205   |      fabric_xactors_to_slaves_4_f_rd_addr    |FIFO2_475                        |     5|
|206   |      fabric_xactors_to_slaves_4_f_rd_data    |FIFO2__parameterized0_476        |    14|
|207   |      fabric_xactors_to_slaves_4_f_wr_addr    |FIFO2_477                        |     4|
|208   |      fabric_xactors_to_slaves_4_f_wr_data    |FIFO2__parameterized1_478        |     5|
|209   |      fabric_xactors_to_slaves_4_f_wr_resp    |FIFO2__parameterized2_479        |    14|
|210   |      gpio                                    |mkgpio                           |   587|
|211   |        s_xactor_f_rd_addr                    |FIFO2_490                        |   135|
|212   |        s_xactor_f_rd_data                    |FIFO2__parameterized0_491        |   107|
|213   |        s_xactor_f_wr_addr                    |FIFO2_492                        |    70|
|214   |        s_xactor_f_wr_data                    |FIFO2__parameterized1_493        |   104|
|215   |        s_xactor_f_wr_resp                    |FIFO2__parameterized2_494        |    11|
|216   |      i2c                                     |mki2c                            |   994|
|217   |        s_xactor_f_rd_addr                    |FIFO2_485                        |   109|
|218   |        s_xactor_f_rd_data                    |FIFO2__parameterized0_486        |   227|
|219   |        s_xactor_f_wr_addr                    |FIFO2_487                        |    95|
|220   |        s_xactor_f_wr_data                    |FIFO2__parameterized1_488        |   130|
|221   |        s_xactor_f_wr_resp                    |FIFO2__parameterized2_489        |    23|
|222   |      plic                                    |mkplic                           |  1871|
|223   |        s_xactor_f_rd_addr                    |FIFO2_480                        |   233|
|224   |        s_xactor_f_rd_data                    |FIFO2__parameterized0_481        |   118|
|225   |        s_xactor_f_wr_addr                    |FIFO2_482                        |   996|
|226   |        s_xactor_f_wr_data                    |FIFO2__parameterized1_483        |   161|
|227   |        s_xactor_f_wr_resp                    |FIFO2__parameterized2_484        |     8|
|228   |    pwm_cluster                               |mkpwm_cluster                    |  6693|
|229   |      c2m_xactor_f_rd_addr                    |FIFO2_217                        |    41|
|230   |      c2m_xactor_f_rd_data                    |FIFO2__parameterized0_218        |   110|
|231   |      c2m_xactor_f_wr_addr                    |FIFO2_219                        |    41|
|232   |      c2m_xactor_f_wr_data                    |FIFO2__parameterized1_220        |    56|
|233   |      c2m_xactor_f_wr_resp                    |FIFO2__parameterized2_221        |    14|
|234   |      c2s_xactor_f_rd_addr                    |FIFO2_222                        |    41|
|235   |      c2s_xactor_f_rd_data                    |FIFO2__parameterized0_223        |   110|
|236   |      c2s_xactor_f_wr_addr                    |FIFO2_224                        |    41|
|237   |      c2s_xactor_f_wr_data                    |FIFO2__parameterized1_225        |    56|
|238   |      c2s_xactor_f_wr_resp                    |FIFO2__parameterized2_226        |    14|
|239   |      err_slave_s_xactor_f_rd_addr            |FIFO2_227                        |     4|
|240   |      err_slave_s_xactor_f_rd_data            |FIFO2__parameterized0_228        |    10|
|241   |      err_slave_s_xactor_f_wr_addr            |FIFO2_229                        |     4|
|242   |      err_slave_s_xactor_f_wr_data            |FIFO2__parameterized1_230        |     4|
|243   |      err_slave_s_xactor_f_wr_resp            |FIFO2__parameterized2_231        |    10|
|244   |      fabric_v_f_rd_mis_0                     |FIFO2__parameterized3_232        |     4|
|245   |      fabric_v_f_rd_mis_1                     |FIFO2__parameterized3_233        |     4|
|246   |      fabric_v_f_rd_mis_2                     |FIFO2__parameterized3_234        |     4|
|247   |      fabric_v_f_rd_mis_3                     |FIFO2__parameterized3_235        |     4|
|248   |      fabric_v_f_rd_mis_4                     |FIFO2__parameterized3_236        |     5|
|249   |      fabric_v_f_rd_mis_5                     |FIFO2__parameterized3_237        |     6|
|250   |      fabric_v_f_rd_mis_6                     |FIFO2__parameterized3_238        |     5|
|251   |      fabric_v_f_rd_sjs_0                     |FIFO2__parameterized7            |   143|
|252   |      fabric_v_f_wr_mis_0                     |FIFO2__parameterized3_239        |     4|
|253   |      fabric_v_f_wr_mis_1                     |FIFO2__parameterized3_240        |     4|
|254   |      fabric_v_f_wr_mis_2                     |FIFO2__parameterized3_241        |     4|
|255   |      fabric_v_f_wr_mis_3                     |FIFO2__parameterized3_242        |     5|
|256   |      fabric_v_f_wr_mis_4                     |FIFO2__parameterized3_243        |     5|
|257   |      fabric_v_f_wr_mis_5                     |FIFO2__parameterized3_244        |     6|
|258   |      fabric_v_f_wr_mis_6                     |FIFO2__parameterized3_245        |     5|
|259   |      fabric_v_f_wr_sjs_0                     |FIFO2__parameterized7_246        |    36|
|260   |      fabric_xactors_from_masters_0_f_rd_addr |FIFO2_247                        |    68|
|261   |      fabric_xactors_from_masters_0_f_rd_data |FIFO2__parameterized0_248        |   110|
|262   |      fabric_xactors_from_masters_0_f_wr_addr |FIFO2_249                        |    77|
|263   |      fabric_xactors_from_masters_0_f_wr_data |FIFO2__parameterized1_250        |    55|
|264   |      fabric_xactors_from_masters_0_f_wr_resp |FIFO2__parameterized2_251        |    15|
|265   |      fabric_xactors_to_slaves_0_f_rd_addr    |FIFO2_252                        |    25|
|266   |      fabric_xactors_to_slaves_0_f_rd_data    |FIFO2__parameterized0_253        |   106|
|267   |      fabric_xactors_to_slaves_0_f_wr_addr    |FIFO2_254                        |    25|
|268   |      fabric_xactors_to_slaves_0_f_wr_data    |FIFO2__parameterized1_255        |    55|
|269   |      fabric_xactors_to_slaves_0_f_wr_resp    |FIFO2__parameterized2_256        |     9|
|270   |      fabric_xactors_to_slaves_1_f_rd_addr    |FIFO2_257                        |    25|
|271   |      fabric_xactors_to_slaves_1_f_rd_data    |FIFO2__parameterized0_258        |   106|
|272   |      fabric_xactors_to_slaves_1_f_wr_addr    |FIFO2_259                        |    25|
|273   |      fabric_xactors_to_slaves_1_f_wr_data    |FIFO2__parameterized1_260        |    55|
|274   |      fabric_xactors_to_slaves_1_f_wr_resp    |FIFO2__parameterized2_261        |     9|
|275   |      fabric_xactors_to_slaves_2_f_rd_addr    |FIFO2_262                        |    25|
|276   |      fabric_xactors_to_slaves_2_f_rd_data    |FIFO2__parameterized0_263        |   106|
|277   |      fabric_xactors_to_slaves_2_f_wr_addr    |FIFO2_264                        |    25|
|278   |      fabric_xactors_to_slaves_2_f_wr_data    |FIFO2__parameterized1_265        |    55|
|279   |      fabric_xactors_to_slaves_2_f_wr_resp    |FIFO2__parameterized2_266        |    11|
|280   |      fabric_xactors_to_slaves_3_f_rd_addr    |FIFO2_267                        |    25|
|281   |      fabric_xactors_to_slaves_3_f_rd_data    |FIFO2__parameterized0_268        |   106|
|282   |      fabric_xactors_to_slaves_3_f_wr_addr    |FIFO2_269                        |    25|
|283   |      fabric_xactors_to_slaves_3_f_wr_data    |FIFO2__parameterized1_270        |    55|
|284   |      fabric_xactors_to_slaves_3_f_wr_resp    |FIFO2__parameterized2_271        |     9|
|285   |      fabric_xactors_to_slaves_4_f_rd_addr    |FIFO2_272                        |    25|
|286   |      fabric_xactors_to_slaves_4_f_rd_data    |FIFO2__parameterized0_273        |   106|
|287   |      fabric_xactors_to_slaves_4_f_wr_addr    |FIFO2_274                        |    25|
|288   |      fabric_xactors_to_slaves_4_f_wr_data    |FIFO2__parameterized1_275        |    56|
|289   |      fabric_xactors_to_slaves_4_f_wr_resp    |FIFO2__parameterized2_276        |     9|
|290   |      fabric_xactors_to_slaves_5_f_rd_addr    |FIFO2_277                        |    25|
|291   |      fabric_xactors_to_slaves_5_f_rd_data    |FIFO2__parameterized0_278        |   106|
|292   |      fabric_xactors_to_slaves_5_f_wr_addr    |FIFO2_279                        |    25|
|293   |      fabric_xactors_to_slaves_5_f_wr_data    |FIFO2__parameterized1_280        |    58|
|294   |      fabric_xactors_to_slaves_5_f_wr_resp    |FIFO2__parameterized2_281        |    10|
|295   |      fabric_xactors_to_slaves_6_f_rd_addr    |FIFO2_282                        |     4|
|296   |      fabric_xactors_to_slaves_6_f_rd_data    |FIFO2__parameterized0_283        |    14|
|297   |      fabric_xactors_to_slaves_6_f_wr_addr    |FIFO2_284                        |     4|
|298   |      fabric_xactors_to_slaves_6_f_wr_data    |FIFO2__parameterized1_285        |     4|
|299   |      fabric_xactors_to_slaves_6_f_wr_resp    |FIFO2__parameterized2_286        |    14|
|300   |      pwm0                                    |mkpwm                            |   700|
|301   |        pwm_clock_divider_clock_selector      |UngatedClockMux_400              |     5|
|302   |        pwm_clock_divider_new_clock           |MakeClock_401                    |     2|
|303   |        pwm_clock_divisor_sync                |SyncRegister_402                 |    66|
|304   |          sync                                |SyncHandshake_422                |     9|
|305   |        pwm_control_reset                     |MakeResetA_403                   |     4|
|306   |          rstSync                             |SyncResetA_421                   |     3|
|307   |        pwm_sync_continous_once               |SyncRegister__parameterized0_404 |    12|
|308   |          sync                                |SyncHandshake_420                |     8|
|309   |        pwm_sync_duty_cycle                   |SyncRegister_405                 |    60|
|310   |          sync                                |SyncHandshake_419                |     9|
|311   |        pwm_sync_period                       |SyncRegister_406                 |    65|
|312   |          sync                                |SyncHandshake_418                |     8|
|313   |        pwm_sync_pwm_enable                   |SyncRegister__parameterized0_407 |    31|
|314   |          sync                                |SyncHandshake_417                |     7|
|315   |        pwm_sync_pwm_output                   |SyncRegister__parameterized0_408 |    12|
|316   |          sync                                |SyncHandshake_416                |     7|
|317   |        pwm_sync_pwm_start                    |SyncRegister__parameterized0_409 |    10|
|318   |          sync                                |SyncHandshake_415                |     7|
|319   |        s_xactor_f_rd_addr                    |FIFO2_410                        |    75|
|320   |        s_xactor_f_rd_data                    |FIFO2__parameterized0_411        |    91|
|321   |        s_xactor_f_wr_addr                    |FIFO2_412                        |    32|
|322   |        s_xactor_f_wr_data                    |FIFO2__parameterized1_413        |    56|
|323   |        s_xactor_f_wr_resp                    |FIFO2__parameterized2_414        |    11|
|324   |      pwm1                                    |mkpwm_287                        |   700|
|325   |        pwm_clock_divider_clock_selector      |UngatedClockMux_377              |     5|
|326   |        pwm_clock_divider_new_clock           |MakeClock_378                    |     2|
|327   |        pwm_clock_divisor_sync                |SyncRegister_379                 |    66|
|328   |          sync                                |SyncHandshake_399                |     9|
|329   |        pwm_control_reset                     |MakeResetA_380                   |     4|
|330   |          rstSync                             |SyncResetA_398                   |     3|
|331   |        pwm_sync_continous_once               |SyncRegister__parameterized0_381 |    12|
|332   |          sync                                |SyncHandshake_397                |     8|
|333   |        pwm_sync_duty_cycle                   |SyncRegister_382                 |    60|
|334   |          sync                                |SyncHandshake_396                |     9|
|335   |        pwm_sync_period                       |SyncRegister_383                 |    65|
|336   |          sync                                |SyncHandshake_395                |     8|
|337   |        pwm_sync_pwm_enable                   |SyncRegister__parameterized0_384 |    31|
|338   |          sync                                |SyncHandshake_394                |     7|
|339   |        pwm_sync_pwm_output                   |SyncRegister__parameterized0_385 |    12|
|340   |          sync                                |SyncHandshake_393                |     7|
|341   |        pwm_sync_pwm_start                    |SyncRegister__parameterized0_386 |    10|
|342   |          sync                                |SyncHandshake_392                |     7|
|343   |        s_xactor_f_rd_addr                    |FIFO2_387                        |    75|
|344   |        s_xactor_f_rd_data                    |FIFO2__parameterized0_388        |    91|
|345   |        s_xactor_f_wr_addr                    |FIFO2_389                        |    32|
|346   |        s_xactor_f_wr_data                    |FIFO2__parameterized1_390        |    56|
|347   |        s_xactor_f_wr_resp                    |FIFO2__parameterized2_391        |    11|
|348   |      pwm2                                    |mkpwm_288                        |   700|
|349   |        pwm_clock_divider_clock_selector      |UngatedClockMux_354              |     5|
|350   |        pwm_clock_divider_new_clock           |MakeClock_355                    |     2|
|351   |        pwm_clock_divisor_sync                |SyncRegister_356                 |    66|
|352   |          sync                                |SyncHandshake_376                |     9|
|353   |        pwm_control_reset                     |MakeResetA_357                   |     4|
|354   |          rstSync                             |SyncResetA_375                   |     3|
|355   |        pwm_sync_continous_once               |SyncRegister__parameterized0_358 |    12|
|356   |          sync                                |SyncHandshake_374                |     8|
|357   |        pwm_sync_duty_cycle                   |SyncRegister_359                 |    60|
|358   |          sync                                |SyncHandshake_373                |     9|
|359   |        pwm_sync_period                       |SyncRegister_360                 |    65|
|360   |          sync                                |SyncHandshake_372                |     8|
|361   |        pwm_sync_pwm_enable                   |SyncRegister__parameterized0_361 |    31|
|362   |          sync                                |SyncHandshake_371                |     7|
|363   |        pwm_sync_pwm_output                   |SyncRegister__parameterized0_362 |    12|
|364   |          sync                                |SyncHandshake_370                |     7|
|365   |        pwm_sync_pwm_start                    |SyncRegister__parameterized0_363 |    10|
|366   |          sync                                |SyncHandshake_369                |     7|
|367   |        s_xactor_f_rd_addr                    |FIFO2_364                        |    75|
|368   |        s_xactor_f_rd_data                    |FIFO2__parameterized0_365        |    91|
|369   |        s_xactor_f_wr_addr                    |FIFO2_366                        |    32|
|370   |        s_xactor_f_wr_data                    |FIFO2__parameterized1_367        |    56|
|371   |        s_xactor_f_wr_resp                    |FIFO2__parameterized2_368        |    11|
|372   |      pwm3                                    |mkpwm_289                        |   700|
|373   |        pwm_clock_divider_clock_selector      |UngatedClockMux_331              |     5|
|374   |        pwm_clock_divider_new_clock           |MakeClock_332                    |     2|
|375   |        pwm_clock_divisor_sync                |SyncRegister_333                 |    66|
|376   |          sync                                |SyncHandshake_353                |     9|
|377   |        pwm_control_reset                     |MakeResetA_334                   |     4|
|378   |          rstSync                             |SyncResetA_352                   |     3|
|379   |        pwm_sync_continous_once               |SyncRegister__parameterized0_335 |    12|
|380   |          sync                                |SyncHandshake_351                |     8|
|381   |        pwm_sync_duty_cycle                   |SyncRegister_336                 |    60|
|382   |          sync                                |SyncHandshake_350                |     9|
|383   |        pwm_sync_period                       |SyncRegister_337                 |    65|
|384   |          sync                                |SyncHandshake_349                |     8|
|385   |        pwm_sync_pwm_enable                   |SyncRegister__parameterized0_338 |    31|
|386   |          sync                                |SyncHandshake_348                |     7|
|387   |        pwm_sync_pwm_output                   |SyncRegister__parameterized0_339 |    12|
|388   |          sync                                |SyncHandshake_347                |     7|
|389   |        pwm_sync_pwm_start                    |SyncRegister__parameterized0_340 |    10|
|390   |          sync                                |SyncHandshake_346                |     7|
|391   |        s_xactor_f_rd_addr                    |FIFO2_341                        |    75|
|392   |        s_xactor_f_rd_data                    |FIFO2__parameterized0_342        |    91|
|393   |        s_xactor_f_wr_addr                    |FIFO2_343                        |    32|
|394   |        s_xactor_f_wr_data                    |FIFO2__parameterized1_344        |    56|
|395   |        s_xactor_f_wr_resp                    |FIFO2__parameterized2_345        |    11|
|396   |      pwm4                                    |mkpwm_290                        |   700|
|397   |        pwm_clock_divider_clock_selector      |UngatedClockMux_308              |     5|
|398   |        pwm_clock_divider_new_clock           |MakeClock_309                    |     2|
|399   |        pwm_clock_divisor_sync                |SyncRegister_310                 |    66|
|400   |          sync                                |SyncHandshake_330                |     9|
|401   |        pwm_control_reset                     |MakeResetA_311                   |     4|
|402   |          rstSync                             |SyncResetA_329                   |     3|
|403   |        pwm_sync_continous_once               |SyncRegister__parameterized0_312 |    12|
|404   |          sync                                |SyncHandshake_328                |     8|
|405   |        pwm_sync_duty_cycle                   |SyncRegister_313                 |    60|
|406   |          sync                                |SyncHandshake_327                |     9|
|407   |        pwm_sync_period                       |SyncRegister_314                 |    65|
|408   |          sync                                |SyncHandshake_326                |     8|
|409   |        pwm_sync_pwm_enable                   |SyncRegister__parameterized0_315 |    31|
|410   |          sync                                |SyncHandshake_325                |     7|
|411   |        pwm_sync_pwm_output                   |SyncRegister__parameterized0_316 |    12|
|412   |          sync                                |SyncHandshake_324                |     7|
|413   |        pwm_sync_pwm_start                    |SyncRegister__parameterized0_317 |    10|
|414   |          sync                                |SyncHandshake_323                |     7|
|415   |        s_xactor_f_rd_addr                    |FIFO2_318                        |    75|
|416   |        s_xactor_f_rd_data                    |FIFO2__parameterized0_319        |    91|
|417   |        s_xactor_f_wr_addr                    |FIFO2_320                        |    32|
|418   |        s_xactor_f_wr_data                    |FIFO2__parameterized1_321        |    56|
|419   |        s_xactor_f_wr_resp                    |FIFO2__parameterized2_322        |    11|
|420   |      pwm5                                    |mkpwm_291                        |   700|
|421   |        pwm_clock_divider_clock_selector      |UngatedClockMux                  |     5|
|422   |        pwm_clock_divider_new_clock           |MakeClock                        |     2|
|423   |        pwm_clock_divisor_sync                |SyncRegister                     |    66|
|424   |          sync                                |SyncHandshake_307                |     9|
|425   |        pwm_control_reset                     |MakeResetA                       |     4|
|426   |          rstSync                             |SyncResetA                       |     3|
|427   |        pwm_sync_continous_once               |SyncRegister__parameterized0     |    12|
|428   |          sync                                |SyncHandshake_306                |     8|
|429   |        pwm_sync_duty_cycle                   |SyncRegister_292                 |    60|
|430   |          sync                                |SyncHandshake_305                |     9|
|431   |        pwm_sync_period                       |SyncRegister_293                 |    65|
|432   |          sync                                |SyncHandshake_304                |     8|
|433   |        pwm_sync_pwm_enable                   |SyncRegister__parameterized0_294 |    31|
|434   |          sync                                |SyncHandshake_303                |     7|
|435   |        pwm_sync_pwm_output                   |SyncRegister__parameterized0_295 |    12|
|436   |          sync                                |SyncHandshake_302                |     7|
|437   |        pwm_sync_pwm_start                    |SyncRegister__parameterized0_296 |    10|
|438   |          sync                                |SyncHandshake                    |     7|
|439   |        s_xactor_f_rd_addr                    |FIFO2_297                        |    75|
|440   |        s_xactor_f_rd_data                    |FIFO2__parameterized0_298        |    91|
|441   |        s_xactor_f_wr_addr                    |FIFO2_299                        |    32|
|442   |        s_xactor_f_wr_data                    |FIFO2__parameterized1_300        |    56|
|443   |        s_xactor_f_wr_resp                    |FIFO2__parameterized2_301        |    11|
|444   |    spi_cluster                               |mkspi_cluster                    |  6466|
|445   |      c2m_xactor_f_rd_addr                    |FIFO2_157                        |    38|
|446   |      c2m_xactor_f_rd_data                    |FIFO2__parameterized0_158        |   110|
|447   |      c2m_xactor_f_wr_addr                    |FIFO2_159                        |   104|
|448   |      c2m_xactor_f_wr_data                    |FIFO2__parameterized1_160        |   104|
|449   |      c2m_xactor_f_wr_resp                    |FIFO2__parameterized2_161        |    14|
|450   |      c2s_xactor_f_rd_addr                    |FIFO2_162                        |    38|
|451   |      c2s_xactor_f_rd_data                    |FIFO2__parameterized0_163        |   110|
|452   |      c2s_xactor_f_wr_addr                    |FIFO2_164                        |   104|
|453   |      c2s_xactor_f_wr_data                    |FIFO2__parameterized1_165        |   104|
|454   |      c2s_xactor_f_wr_resp                    |FIFO2__parameterized2_166        |    14|
|455   |      err_slave_s_xactor_f_rd_addr            |FIFO2_167                        |     4|
|456   |      err_slave_s_xactor_f_rd_data            |FIFO2__parameterized0_168        |    10|
|457   |      err_slave_s_xactor_f_wr_addr            |FIFO2_169                        |     4|
|458   |      err_slave_s_xactor_f_wr_data            |FIFO2__parameterized1_170        |     4|
|459   |      err_slave_s_xactor_f_wr_resp            |FIFO2__parameterized2_171        |    10|
|460   |      fabric_v_f_rd_mis_0                     |FIFO2__parameterized3_172        |     4|
|461   |      fabric_v_f_rd_mis_1                     |FIFO2__parameterized3_173        |     4|
|462   |      fabric_v_f_rd_mis_2                     |FIFO2__parameterized3_174        |     4|
|463   |      fabric_v_f_rd_sjs_0                     |FIFO2__parameterized2_175        |    53|
|464   |      fabric_v_f_wr_mis_0                     |FIFO2__parameterized3_176        |     4|
|465   |      fabric_v_f_wr_mis_1                     |FIFO2__parameterized3_177        |     4|
|466   |      fabric_v_f_wr_mis_2                     |FIFO2__parameterized3_178        |     4|
|467   |      fabric_v_f_wr_sjs_0                     |FIFO2__parameterized2_179        |    18|
|468   |      fabric_xactors_from_masters_0_f_rd_addr |FIFO2_180                        |    46|
|469   |      fabric_xactors_from_masters_0_f_rd_data |FIFO2__parameterized0_181        |   109|
|470   |      fabric_xactors_from_masters_0_f_wr_addr |FIFO2_182                        |   124|
|471   |      fabric_xactors_from_masters_0_f_wr_data |FIFO2__parameterized1_183        |   103|
|472   |      fabric_xactors_from_masters_0_f_wr_resp |FIFO2__parameterized2_184        |    13|
|473   |      fabric_xactors_to_slaves_0_f_rd_addr    |FIFO2_185                        |    31|
|474   |      fabric_xactors_to_slaves_0_f_rd_data    |FIFO2__parameterized0_186        |   103|
|475   |      fabric_xactors_to_slaves_0_f_wr_addr    |FIFO2_187                        |    31|
|476   |      fabric_xactors_to_slaves_0_f_wr_data    |FIFO2__parameterized1_188        |   103|
|477   |      fabric_xactors_to_slaves_0_f_wr_resp    |FIFO2__parameterized2_189        |     4|
|478   |      fabric_xactors_to_slaves_1_f_rd_addr    |FIFO2_190                        |    32|
|479   |      fabric_xactors_to_slaves_1_f_rd_data    |FIFO2__parameterized0_191        |   103|
|480   |      fabric_xactors_to_slaves_1_f_wr_addr    |FIFO2_192                        |    31|
|481   |      fabric_xactors_to_slaves_1_f_wr_data    |FIFO2__parameterized1_193        |   103|
|482   |      fabric_xactors_to_slaves_1_f_wr_resp    |FIFO2__parameterized2_194        |     4|
|483   |      fabric_xactors_to_slaves_2_f_rd_addr    |FIFO2_195                        |     4|
|484   |      fabric_xactors_to_slaves_2_f_rd_data    |FIFO2__parameterized0_196        |    16|
|485   |      fabric_xactors_to_slaves_2_f_wr_addr    |FIFO2_197                        |     4|
|486   |      fabric_xactors_to_slaves_2_f_wr_data    |FIFO2__parameterized1_198        |     4|
|487   |      fabric_xactors_to_slaves_2_f_wr_resp    |FIFO2__parameterized2_199        |    14|
|488   |      spi0                                    |mkspi                            |  2308|
|489   |        ff_rd_req                             |SyncFIFO1_207                    |   180|
|490   |        ff_sync_rd_resp                       |SyncFIFO1__parameterized0_208    |    42|
|491   |        ff_wr_req                             |SyncFIFO1__parameterized1_209    |   295|
|492   |        s_xactor_spi_f_rd_addr                |FIFO2_210                        |    32|
|493   |        s_xactor_spi_f_rd_data                |FIFO2__parameterized0_211        |   102|
|494   |        s_xactor_spi_f_wr_addr                |FIFO2_212                        |    32|
|495   |        s_xactor_spi_f_wr_data                |FIFO2__parameterized1_213        |   104|
|496   |        s_xactor_spi_f_wr_resp                |FIFO2__parameterized2_214        |     4|
|497   |        spi_rx_fifo                           |SizedFIFO_215                    |   535|
|498   |        spi_tx_fifo                           |SizedFIFO_216                    |   353|
|499   |      spi1                                    |mkspi_200                        |  2308|
|500   |        ff_rd_req                             |SyncFIFO1                        |   180|
|501   |        ff_sync_rd_resp                       |SyncFIFO1__parameterized0        |    42|
|502   |        ff_wr_req                             |SyncFIFO1__parameterized1        |   295|
|503   |        s_xactor_spi_f_rd_addr                |FIFO2_201                        |    32|
|504   |        s_xactor_spi_f_rd_data                |FIFO2__parameterized0_202        |   102|
|505   |        s_xactor_spi_f_wr_addr                |FIFO2_203                        |    32|
|506   |        s_xactor_spi_f_wr_data                |FIFO2__parameterized1_204        |   104|
|507   |        s_xactor_spi_f_wr_resp                |FIFO2__parameterized2_205        |     4|
|508   |        spi_rx_fifo                           |SizedFIFO                        |   535|
|509   |        spi_tx_fifo                           |SizedFIFO_206                    |   353|
|510   |    sync_request_to_dm                        |SyncFIFO1__parameterized2        |   319|
|511   |    sync_response_from_dm                     |SyncFIFO1__parameterized3        |    44|
|512   |    uart_cluster                              |mkuart_cluster                   |  6783|
|513   |      c2m_xactor_f_rd_addr                    |FIFO2_100                        |    53|
|514   |      c2m_xactor_f_rd_data                    |FIFO2__parameterized0_101        |   110|
|515   |      c2m_xactor_f_wr_addr                    |FIFO2_102                        |    53|
|516   |      c2m_xactor_f_wr_data                    |FIFO2__parameterized1_103        |   104|
|517   |      c2m_xactor_f_wr_resp                    |FIFO2__parameterized2_104        |    14|
|518   |      c2s_xactor_f_rd_addr                    |FIFO2_105                        |    53|
|519   |      c2s_xactor_f_rd_data                    |FIFO2__parameterized0_106        |   110|
|520   |      c2s_xactor_f_wr_addr                    |FIFO2_107                        |    53|
|521   |      c2s_xactor_f_wr_data                    |FIFO2__parameterized1_108        |   104|
|522   |      c2s_xactor_f_wr_resp                    |FIFO2__parameterized2_109        |    14|
|523   |      err_slave_s_xactor_f_rd_addr            |FIFO2_110                        |     4|
|524   |      err_slave_s_xactor_f_rd_data            |FIFO2__parameterized0_111        |    10|
|525   |      err_slave_s_xactor_f_wr_addr            |FIFO2_112                        |     4|
|526   |      err_slave_s_xactor_f_wr_data            |FIFO2__parameterized1_113        |     4|
|527   |      err_slave_s_xactor_f_wr_resp            |FIFO2__parameterized2_114        |    10|
|528   |      fabric_v_f_rd_mis_0                     |FIFO2__parameterized3            |     4|
|529   |      fabric_v_f_rd_mis_1                     |FIFO2__parameterized3_115        |     4|
|530   |      fabric_v_f_rd_mis_2                     |FIFO2__parameterized3_116        |     4|
|531   |      fabric_v_f_rd_sjs_0                     |FIFO2__parameterized2_117        |    53|
|532   |      fabric_v_f_wr_mis_0                     |FIFO2__parameterized3_118        |     4|
|533   |      fabric_v_f_wr_mis_1                     |FIFO2__parameterized3_119        |     4|
|534   |      fabric_v_f_wr_mis_2                     |FIFO2__parameterized3_120        |     4|
|535   |      fabric_v_f_wr_sjs_0                     |FIFO2__parameterized2_121        |    19|
|536   |      fabric_xactors_from_masters_0_f_rd_addr |FIFO2_122                        |    71|
|537   |      fabric_xactors_from_masters_0_f_rd_data |FIFO2__parameterized0_123        |   109|
|538   |      fabric_xactors_from_masters_0_f_wr_addr |FIFO2_124                        |   105|
|539   |      fabric_xactors_from_masters_0_f_wr_data |FIFO2__parameterized1_125        |    69|
|540   |      fabric_xactors_from_masters_0_f_wr_resp |FIFO2__parameterized2_126        |    13|
|541   |      fabric_xactors_to_slaves_0_f_rd_addr    |FIFO2_127                        |    28|
|542   |      fabric_xactors_to_slaves_0_f_rd_data    |FIFO2__parameterized0_128        |   106|
|543   |      fabric_xactors_to_slaves_0_f_wr_addr    |FIFO2_129                        |    28|
|544   |      fabric_xactors_to_slaves_0_f_wr_data    |FIFO2__parameterized1_130        |   103|
|545   |      fabric_xactors_to_slaves_0_f_wr_resp    |FIFO2__parameterized2_131        |     9|
|546   |      fabric_xactors_to_slaves_1_f_rd_addr    |FIFO2_132                        |    28|
|547   |      fabric_xactors_to_slaves_1_f_rd_data    |FIFO2__parameterized0_133        |   106|
|548   |      fabric_xactors_to_slaves_1_f_wr_addr    |FIFO2_134                        |    28|
|549   |      fabric_xactors_to_slaves_1_f_wr_data    |FIFO2__parameterized1_135        |   103|
|550   |      fabric_xactors_to_slaves_1_f_wr_resp    |FIFO2__parameterized2_136        |     9|
|551   |      fabric_xactors_to_slaves_2_f_rd_addr    |FIFO2_137                        |     5|
|552   |      fabric_xactors_to_slaves_2_f_rd_data    |FIFO2__parameterized0_138        |    15|
|553   |      fabric_xactors_to_slaves_2_f_wr_addr    |FIFO2_139                        |     4|
|554   |      fabric_xactors_to_slaves_2_f_wr_data    |FIFO2__parameterized1_140        |     4|
|555   |      fabric_xactors_to_slaves_2_f_wr_resp    |FIFO2__parameterized2_141        |    14|
|556   |      uart0                                   |mkuart                           |  2515|
|557   |        s_xactor_f_rd_addr                    |FIFO2_149                        |   156|
|558   |        s_xactor_f_rd_data                    |FIFO2__parameterized0_150        |   117|
|559   |        s_xactor_f_wr_addr                    |FIFO2_151                        |    43|
|560   |        s_xactor_f_wr_data                    |FIFO2__parameterized1_152        |   106|
|561   |        s_xactor_f_wr_resp                    |FIFO2__parameterized2_153        |     9|
|562   |        user_ifc_uart_baudGen_rBaudCounter    |Counter_154                      |   169|
|563   |        user_ifc_uart_fifoRecv                |SizedFIFO__parameterized0_155    |   849|
|564   |        user_ifc_uart_fifoXmit                |SizedFIFO__parameterized0_156    |   817|
|565   |      uart1                                   |mkuart_142                       |  2514|
|566   |        s_xactor_f_rd_addr                    |FIFO2_143                        |   156|
|567   |        s_xactor_f_rd_data                    |FIFO2__parameterized0_144        |   117|
|568   |        s_xactor_f_wr_addr                    |FIFO2_145                        |    43|
|569   |        s_xactor_f_wr_data                    |FIFO2__parameterized1_146        |   106|
|570   |        s_xactor_f_wr_resp                    |FIFO2__parameterized2_147        |     9|
|571   |        user_ifc_uart_baudGen_rBaudCounter    |Counter                          |   169|
|572   |        user_ifc_uart_fifoRecv                |SizedFIFO__parameterized0        |   849|
|573   |        user_ifc_uart_fifoXmit                |SizedFIFO__parameterized0_148    |   816|
+------+----------------------------------------------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:58 ; elapsed = 00:02:28 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 6904 ; free virtual = 56225
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 121 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:48 ; elapsed = 00:02:23 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 9619 ; free virtual = 58940
Synthesis Optimization Complete : Time (s): cpu = 00:01:59 ; elapsed = 00:02:32 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 9615 ; free virtual = 58936
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 760 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 9567 ; free virtual = 58888
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 52 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 34 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 18 instances

INFO: [Common 17-83] Releasing license: Synthesis
813 Infos, 169 Warnings, 5 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:04 ; elapsed = 00:02:36 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 9639 ; free virtual = 58960
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 9639 ; free virtual = 58960
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/sreh/shakti/shakti-soc/fpga/boards/artya7-35t/e-class/fpga_project/e-class/e-class.runs/core_synth_1/fpga_top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 9829 ; free virtual = 59150
INFO: [runtcl-4] Executing : report_utilization -file fpga_top_utilization_synth.rpt -pb fpga_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Sep  6 09:56:11 2020...
