Analysis & Synthesis report for UnidadeProcessamento
Wed Jul 03 21:00:21 2019
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for MemDados:DM|altsyncram:memory_rtl_0|altsyncram_a3d1:auto_generated
 17. Source assignments for MemInstrucoes:IM|altsyncram:Mux0_rtl_0|altsyncram_5c21:auto_generated
 18. Parameter Settings for Inferred Entity Instance: MemDados:DM|altsyncram:memory_rtl_0
 19. Parameter Settings for Inferred Entity Instance: MemInstrucoes:IM|altsyncram:Mux0_rtl_0
 20. Parameter Settings for Inferred Entity Instance: ALU:OP|lpm_divide:Mod0
 21. Parameter Settings for Inferred Entity Instance: ALU:OP|lpm_mult:Mult0
 22. Parameter Settings for Inferred Entity Instance: ALU:OP|lpm_divide:Div0
 23. Parameter Settings for Inferred Entity Instance: display_verilog:comb_7|lpm_divide:Mod2
 24. Parameter Settings for Inferred Entity Instance: display_verilog:comb_7|lpm_divide:Mod0
 25. Parameter Settings for Inferred Entity Instance: display_verilog:comb_7|lpm_divide:Mod1
 26. Parameter Settings for Inferred Entity Instance: display_verilog:comb_7|lpm_divide:Div0
 27. Parameter Settings for Inferred Entity Instance: display_verilog:comb_7|lpm_divide:Mod3
 28. Parameter Settings for Inferred Entity Instance: display_verilog:comb_7|lpm_divide:Div1
 29. Parameter Settings for Inferred Entity Instance: display_verilog:comb_7|lpm_divide:Mod4
 30. Parameter Settings for Inferred Entity Instance: display_verilog:comb_7|lpm_divide:Div2
 31. Parameter Settings for Inferred Entity Instance: display_verilog:comb_7|lpm_divide:Mod5
 32. Parameter Settings for Inferred Entity Instance: display_verilog:comb_7|lpm_divide:Div3
 33. altsyncram Parameter Settings by Entity Instance
 34. lpm_mult Parameter Settings by Entity Instance
 35. Port Connectivity Checks: "display_verilog:comb_7"
 36. Port Connectivity Checks: "MuxInstrucao:MI"
 37. Port Connectivity Checks: "MemInstrucoes:IM"
 38. Port Connectivity Checks: "ContadordePrograma:PC"
 39. Post-Synthesis Netlist Statistics for Top Partition
 40. Elapsed Time Per Partition
 41. Analysis & Synthesis Messages
 42. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jul 03 21:00:20 2019       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; UnidadeProcessamento                        ;
; Top-level Entity Name              ; UnidadeProcessamento                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 8,938                                       ;
;     Total combinational functions  ; 8,938                                       ;
;     Dedicated logic registers      ; 1,088                                       ;
; Total registers                    ; 1088                                        ;
; Total pins                         ; 51                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 15,360                                      ;
; Embedded Multiplier 9-bit elements ; 6                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                            ;
+----------------------------------------------------------------------------+----------------------+----------------------+
; Option                                                                     ; Setting              ; Default Value        ;
+----------------------------------------------------------------------------+----------------------+----------------------+
; Device                                                                     ; EP4CE115F29C7        ;                      ;
; Top-level entity name                                                      ; UnidadeProcessamento ; UnidadeProcessamento ;
; Family name                                                                ; Cyclone IV E         ; Cyclone V            ;
; Use smart compilation                                                      ; On                   ; Off                  ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                   ; On                   ;
; Enable compact report table                                                ; Off                  ; Off                  ;
; Restructure Multiplexers                                                   ; Auto                 ; Auto                 ;
; Create Debugging Nodes for IP Cores                                        ; Off                  ; Off                  ;
; Preserve fewer node names                                                  ; On                   ; On                   ;
; Intel FPGA IP Evaluation Mode                                              ; Enable               ; Enable               ;
; Verilog Version                                                            ; Verilog_2001         ; Verilog_2001         ;
; VHDL Version                                                               ; VHDL_1993            ; VHDL_1993            ;
; State Machine Processing                                                   ; Auto                 ; Auto                 ;
; Safe State Machine                                                         ; Off                  ; Off                  ;
; Extract Verilog State Machines                                             ; On                   ; On                   ;
; Extract VHDL State Machines                                                ; On                   ; On                   ;
; Ignore Verilog initial constructs                                          ; Off                  ; Off                  ;
; Iteration limit for constant Verilog loops                                 ; 5000                 ; 5000                 ;
; Iteration limit for non-constant Verilog loops                             ; 250                  ; 250                  ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                   ; On                   ;
; Infer RAMs from Raw Logic                                                  ; On                   ; On                   ;
; Parallel Synthesis                                                         ; On                   ; On                   ;
; DSP Block Balancing                                                        ; Auto                 ; Auto                 ;
; NOT Gate Push-Back                                                         ; On                   ; On                   ;
; Power-Up Don't Care                                                        ; On                   ; On                   ;
; Remove Redundant Logic Cells                                               ; Off                  ; Off                  ;
; Remove Duplicate Registers                                                 ; On                   ; On                   ;
; Ignore CARRY Buffers                                                       ; Off                  ; Off                  ;
; Ignore CASCADE Buffers                                                     ; Off                  ; Off                  ;
; Ignore GLOBAL Buffers                                                      ; Off                  ; Off                  ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                  ; Off                  ;
; Ignore LCELL Buffers                                                       ; Off                  ; Off                  ;
; Ignore SOFT Buffers                                                        ; On                   ; On                   ;
; Limit AHDL Integers to 32 Bits                                             ; Off                  ; Off                  ;
; Optimization Technique                                                     ; Balanced             ; Balanced             ;
; Carry Chain Length                                                         ; 70                   ; 70                   ;
; Auto Carry Chains                                                          ; On                   ; On                   ;
; Auto Open-Drain Pins                                                       ; On                   ; On                   ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                  ; Off                  ;
; Auto ROM Replacement                                                       ; On                   ; On                   ;
; Auto RAM Replacement                                                       ; On                   ; On                   ;
; Auto DSP Block Replacement                                                 ; On                   ; On                   ;
; Auto Shift Register Replacement                                            ; Auto                 ; Auto                 ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                 ; Auto                 ;
; Auto Clock Enable Replacement                                              ; On                   ; On                   ;
; Strict RAM Replacement                                                     ; Off                  ; Off                  ;
; Allow Synchronous Control Signals                                          ; On                   ; On                   ;
; Force Use of Synchronous Clear Signals                                     ; Off                  ; Off                  ;
; Auto RAM Block Balancing                                                   ; On                   ; On                   ;
; Auto RAM to Logic Cell Conversion                                          ; Off                  ; Off                  ;
; Auto Resource Sharing                                                      ; Off                  ; Off                  ;
; Allow Any RAM Size For Recognition                                         ; Off                  ; Off                  ;
; Allow Any ROM Size For Recognition                                         ; Off                  ; Off                  ;
; Allow Any Shift Register Size For Recognition                              ; Off                  ; Off                  ;
; Use LogicLock Constraints during Resource Balancing                        ; On                   ; On                   ;
; Ignore translate_off and synthesis_off directives                          ; Off                  ; Off                  ;
; Timing-Driven Synthesis                                                    ; On                   ; On                   ;
; Report Parameter Settings                                                  ; On                   ; On                   ;
; Report Source Assignments                                                  ; On                   ; On                   ;
; Report Connectivity Checks                                                 ; On                   ; On                   ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                  ; Off                  ;
; Synchronization Register Chain Length                                      ; 2                    ; 2                    ;
; Power Optimization During Synthesis                                        ; Normal compilation   ; Normal compilation   ;
; HDL message level                                                          ; Level2               ; Level2               ;
; Suppress Register Optimization Related Messages                            ; Off                  ; Off                  ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                 ; 5000                 ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                 ; 5000                 ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                  ; 100                  ;
; Clock MUX Protection                                                       ; On                   ; On                   ;
; Auto Gated Clock Conversion                                                ; Off                  ; Off                  ;
; Block Design Naming                                                        ; Auto                 ; Auto                 ;
; SDC constraint protection                                                  ; Off                  ; Off                  ;
; Synthesis Effort                                                           ; Auto                 ; Auto                 ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                   ; On                   ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                  ; Off                  ;
; Analysis & Synthesis Message Level                                         ; Medium               ; Medium               ;
; Disable Register Merging Across Hierarchies                                ; Auto                 ; Auto                 ;
; Resource Aware Inference For Block RAM                                     ; On                   ; On                   ;
+----------------------------------------------------------------------------+----------------------+----------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.3%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                  ;
+----------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                   ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                   ; Library ;
+----------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------+---------+
; Extensor16.v                                       ; yes             ; User Verilog HDL File                                 ; d:/Users/Raphael/Desktop/LAB COMP/Teste2/Extensor16.v                                          ;         ;
; UnidadeDeControle.v                                ; yes             ; User Verilog HDL File                                 ; d:/Users/Raphael/Desktop/LAB COMP/Teste2/UnidadeDeControle.v                                   ;         ;
; EntradaSaida.v                                     ; yes             ; User Verilog HDL File                                 ; d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v                                        ;         ;
; MuxPC.v                                            ; yes             ; User Verilog HDL File                                 ; d:/Users/Raphael/Desktop/LAB COMP/Teste2/MuxPC.v                                               ;         ;
; BancoReg.v                                         ; yes             ; User Verilog HDL File                                 ; d:/Users/Raphael/Desktop/LAB COMP/Teste2/BancoReg.v                                            ;         ;
; MemDados.v                                         ; yes             ; User Verilog HDL File                                 ; d:/Users/Raphael/Desktop/LAB COMP/Teste2/MemDados.v                                            ;         ;
; display_verilog.v                                  ; yes             ; User Verilog HDL File                                 ; d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v                                     ;         ;
; MuxMemoria.v                                       ; yes             ; User Verilog HDL File                                 ; d:/Users/Raphael/Desktop/LAB COMP/Teste2/MuxMemoria.v                                          ;         ;
; ALU.v                                              ; yes             ; User Verilog HDL File                                 ; d:/Users/Raphael/Desktop/LAB COMP/Teste2/ALU.v                                                 ;         ;
; UnidadeProcessamento.v                             ; yes             ; User Verilog HDL File                                 ; d:/Users/Raphael/Desktop/LAB COMP/Teste2/UnidadeProcessamento.v                                ;         ;
; MuxAlu.v                                           ; yes             ; User Verilog HDL File                                 ; d:/Users/Raphael/Desktop/LAB COMP/Teste2/MuxAlu.v                                              ;         ;
; ContadordePrograma.v                               ; yes             ; User Verilog HDL File                                 ; d:/Users/Raphael/Desktop/LAB COMP/Teste2/ContadordePrograma.v                                  ;         ;
; Extensor26.v                                       ; yes             ; User Verilog HDL File                                 ; d:/Users/Raphael/Desktop/LAB COMP/Teste2/Extensor26.v                                          ;         ;
; MemInstrucoes.v                                    ; yes             ; User Verilog HDL File                                 ; d:/Users/Raphael/Desktop/LAB COMP/Teste2/MemInstrucoes.v                                       ;         ;
; MuxJumpReg.v                                       ; yes             ; User Verilog HDL File                                 ; d:/Users/Raphael/Desktop/LAB COMP/Teste2/MuxJumpReg.v                                          ;         ;
; MuxJump.v                                          ; yes             ; User Verilog HDL File                                 ; d:/Users/Raphael/Desktop/LAB COMP/Teste2/MuxJump.v                                             ;         ;
; temporizador.v                                     ; yes             ; User Verilog HDL File                                 ; d:/Users/Raphael/Desktop/LAB COMP/Teste2/temporizador.v                                        ;         ;
; MuxInstrucao.v                                     ; yes             ; User Verilog HDL File                                 ; d:/Users/Raphael/Desktop/LAB COMP/Teste2/MuxInstrucao.v                                        ;         ;
; altsyncram.tdf                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                          ;         ;
; stratix_ram_block.inc                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                   ;         ;
; lpm_mux.inc                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                             ;         ;
; lpm_decode.inc                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                          ;         ;
; aglobal171.inc                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                          ;         ;
; a_rdenreg.inc                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                           ;         ;
; altrom.inc                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                              ;         ;
; altram.inc                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                              ;         ;
; altdpram.inc                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                            ;         ;
; db/altsyncram_a3d1.tdf                             ; yes             ; Auto-Generated Megafunction                           ; d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/altsyncram_a3d1.tdf                                ;         ;
; db/altsyncram_5c21.tdf                             ; yes             ; Auto-Generated Megafunction                           ; d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/altsyncram_5c21.tdf                                ;         ;
; UnidadeProcessamento.UnidadeProcessamento0.rtl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/UnidadeProcessamento.UnidadeProcessamento0.rtl.mif ;         ;
; lpm_divide.tdf                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_divide.tdf                          ;         ;
; abs_divider.inc                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/abs_divider.inc                         ;         ;
; sign_div_unsign.inc                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sign_div_unsign.inc                     ;         ;
; db/lpm_divide_kcm.tdf                              ; yes             ; Auto-Generated Megafunction                           ; d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/lpm_divide_kcm.tdf                                 ;         ;
; db/sign_div_unsign_9nh.tdf                         ; yes             ; Auto-Generated Megafunction                           ; d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/sign_div_unsign_9nh.tdf                            ;         ;
; db/alt_u_div_6af.tdf                               ; yes             ; Auto-Generated Megafunction                           ; d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_6af.tdf                                  ;         ;
; db/add_sub_7pc.tdf                                 ; yes             ; Auto-Generated Megafunction                           ; d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/add_sub_7pc.tdf                                    ;         ;
; db/add_sub_8pc.tdf                                 ; yes             ; Auto-Generated Megafunction                           ; d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/add_sub_8pc.tdf                                    ;         ;
; lpm_mult.tdf                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf                            ;         ;
; lpm_add_sub.inc                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.inc                         ;         ;
; multcore.inc                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/multcore.inc                            ;         ;
; bypassff.inc                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/bypassff.inc                            ;         ;
; altshift.inc                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift.inc                            ;         ;
; db/mult_7dt.tdf                                    ; yes             ; Auto-Generated Megafunction                           ; d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/mult_7dt.tdf                                       ;         ;
; db/lpm_divide_hkm.tdf                              ; yes             ; Auto-Generated Megafunction                           ; d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/lpm_divide_hkm.tdf                                 ;         ;
; db/lpm_divide_3bm.tdf                              ; yes             ; Auto-Generated Megafunction                           ; d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/lpm_divide_3bm.tdf                                 ;         ;
; db/sign_div_unsign_olh.tdf                         ; yes             ; Auto-Generated Megafunction                           ; d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/sign_div_unsign_olh.tdf                            ;         ;
; db/alt_u_div_47f.tdf                               ; yes             ; Auto-Generated Megafunction                           ; d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf                                  ;         ;
; db/lpm_divide_6bm.tdf                              ; yes             ; Auto-Generated Megafunction                           ; d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/lpm_divide_6bm.tdf                                 ;         ;
; db/sign_div_unsign_rlh.tdf                         ; yes             ; Auto-Generated Megafunction                           ; d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/sign_div_unsign_rlh.tdf                            ;         ;
; db/alt_u_div_a7f.tdf                               ; yes             ; Auto-Generated Megafunction                           ; d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_a7f.tdf                                  ;         ;
; db/lpm_divide_l9m.tdf                              ; yes             ; Auto-Generated Megafunction                           ; d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/lpm_divide_l9m.tdf                                 ;         ;
; db/sign_div_unsign_akh.tdf                         ; yes             ; Auto-Generated Megafunction                           ; d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/sign_div_unsign_akh.tdf                            ;         ;
; db/alt_u_div_84f.tdf                               ; yes             ; Auto-Generated Megafunction                           ; d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_84f.tdf                                  ;         ;
; db/lpm_divide_0jm.tdf                              ; yes             ; Auto-Generated Megafunction                           ; d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/lpm_divide_0jm.tdf                                 ;         ;
; db/lpm_divide_3jm.tdf                              ; yes             ; Auto-Generated Megafunction                           ; d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/lpm_divide_3jm.tdf                                 ;         ;
; db/lpm_divide_dkm.tdf                              ; yes             ; Auto-Generated Megafunction                           ; d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/lpm_divide_dkm.tdf                                 ;         ;
; db/sign_div_unsign_5nh.tdf                         ; yes             ; Auto-Generated Megafunction                           ; d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/sign_div_unsign_5nh.tdf                            ;         ;
; db/alt_u_div_u9f.tdf                               ; yes             ; Auto-Generated Megafunction                           ; d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_u9f.tdf                                  ;         ;
; db/lpm_divide_vam.tdf                              ; yes             ; Auto-Generated Megafunction                           ; d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/lpm_divide_vam.tdf                                 ;         ;
; db/sign_div_unsign_klh.tdf                         ; yes             ; Auto-Generated Megafunction                           ; d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/sign_div_unsign_klh.tdf                            ;         ;
; db/alt_u_div_s6f.tdf                               ; yes             ; Auto-Generated Megafunction                           ; d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_s6f.tdf                                  ;         ;
; db/lpm_divide_sim.tdf                              ; yes             ; Auto-Generated Megafunction                           ; d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/lpm_divide_sim.tdf                                 ;         ;
+----------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                              ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Estimated Total logic elements              ; 8,938                      ;
;                                             ;                            ;
; Total combinational functions               ; 8938                       ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 4494                       ;
;     -- 3 input functions                    ; 2595                       ;
;     -- <=2 input functions                  ; 1849                       ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 6721                       ;
;     -- arithmetic mode                      ; 2217                       ;
;                                             ;                            ;
; Total registers                             ; 1088                       ;
;     -- Dedicated logic registers            ; 1088                       ;
;     -- I/O registers                        ; 0                          ;
;                                             ;                            ;
; I/O pins                                    ; 51                         ;
; Total memory bits                           ; 15360                      ;
;                                             ;                            ;
; Embedded Multiplier 9-bit elements          ; 6                          ;
;                                             ;                            ;
; Maximum fan-out node                        ; temporizador:temp|cont[21] ;
; Maximum fan-out                             ; 1099                       ;
; Total fan-out                               ; 32945                      ;
; Average fan-out                             ; 3.23                       ;
+---------------------------------------------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                ; Entity Name          ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |UnidadeProcessamento                     ; 8938 (0)            ; 1088 (0)                  ; 15360       ; 6            ; 0       ; 3         ; 51   ; 0            ; |UnidadeProcessamento                                                                                                                              ; UnidadeProcessamento ; work         ;
;    |ALU:OP|                               ; 2483 (294)          ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |UnidadeProcessamento|ALU:OP                                                                                                                       ; ALU                  ; work         ;
;       |lpm_divide:Div0|                   ; 1048 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UnidadeProcessamento|ALU:OP|lpm_divide:Div0                                                                                                       ; lpm_divide           ; work         ;
;          |lpm_divide_hkm:auto_generated|  ; 1048 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UnidadeProcessamento|ALU:OP|lpm_divide:Div0|lpm_divide_hkm:auto_generated                                                                         ; lpm_divide_hkm       ; work         ;
;             |sign_div_unsign_9nh:divider| ; 1048 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UnidadeProcessamento|ALU:OP|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider                                             ; sign_div_unsign_9nh  ; work         ;
;                |alt_u_div_6af:divider|    ; 1048 (1048)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UnidadeProcessamento|ALU:OP|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider                       ; alt_u_div_6af        ; work         ;
;       |lpm_divide:Mod0|                   ; 1113 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UnidadeProcessamento|ALU:OP|lpm_divide:Mod0                                                                                                       ; lpm_divide           ; work         ;
;          |lpm_divide_kcm:auto_generated|  ; 1113 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UnidadeProcessamento|ALU:OP|lpm_divide:Mod0|lpm_divide_kcm:auto_generated                                                                         ; lpm_divide_kcm       ; work         ;
;             |sign_div_unsign_9nh:divider| ; 1113 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UnidadeProcessamento|ALU:OP|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider                                             ; sign_div_unsign_9nh  ; work         ;
;                |alt_u_div_6af:divider|    ; 1113 (1111)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UnidadeProcessamento|ALU:OP|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider                       ; alt_u_div_6af        ; work         ;
;                   |add_sub_7pc:add_sub_0| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UnidadeProcessamento|ALU:OP|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_7pc:add_sub_0 ; add_sub_7pc          ; work         ;
;                   |add_sub_8pc:add_sub_1| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UnidadeProcessamento|ALU:OP|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_8pc:add_sub_1 ; add_sub_8pc          ; work         ;
;       |lpm_mult:Mult0|                    ; 28 (0)              ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |UnidadeProcessamento|ALU:OP|lpm_mult:Mult0                                                                                                        ; lpm_mult             ; work         ;
;          |mult_7dt:auto_generated|        ; 28 (28)             ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |UnidadeProcessamento|ALU:OP|lpm_mult:Mult0|mult_7dt:auto_generated                                                                                ; mult_7dt             ; work         ;
;    |BancoReg:RB|                          ; 2458 (2458)         ; 1024 (1024)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UnidadeProcessamento|BancoReg:RB                                                                                                                  ; BancoReg             ; work         ;
;    |ContadordePrograma:PC|                ; 36 (36)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UnidadeProcessamento|ContadordePrograma:PC                                                                                                        ; ContadordePrograma   ; work         ;
;    |EntradaSaida:ES|                      ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UnidadeProcessamento|EntradaSaida:ES                                                                                                              ; EntradaSaida         ; work         ;
;    |MemDados:DM|                          ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UnidadeProcessamento|MemDados:DM                                                                                                                  ; MemDados             ; work         ;
;       |altsyncram:memory_rtl_0|           ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UnidadeProcessamento|MemDados:DM|altsyncram:memory_rtl_0                                                                                          ; altsyncram           ; work         ;
;          |altsyncram_a3d1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UnidadeProcessamento|MemDados:DM|altsyncram:memory_rtl_0|altsyncram_a3d1:auto_generated                                                           ; altsyncram_a3d1      ; work         ;
;    |MemInstrucoes:IM|                     ; 0 (0)               ; 0 (0)                     ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UnidadeProcessamento|MemInstrucoes:IM                                                                                                             ; MemInstrucoes        ; work         ;
;       |altsyncram:Mux0_rtl_0|             ; 0 (0)               ; 0 (0)                     ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UnidadeProcessamento|MemInstrucoes:IM|altsyncram:Mux0_rtl_0                                                                                       ; altsyncram           ; work         ;
;          |altsyncram_5c21:auto_generated| ; 0 (0)               ; 0 (0)                     ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UnidadeProcessamento|MemInstrucoes:IM|altsyncram:Mux0_rtl_0|altsyncram_5c21:auto_generated                                                        ; altsyncram_5c21      ; work         ;
;    |MuxAlu:MA|                            ; 34 (34)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UnidadeProcessamento|MuxAlu:MA                                                                                                                    ; MuxAlu               ; work         ;
;    |MuxInstrucao:MI|                      ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UnidadeProcessamento|MuxInstrucao:MI                                                                                                              ; MuxInstrucao         ; work         ;
;    |MuxMemoria:MM|                        ; 251 (251)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UnidadeProcessamento|MuxMemoria:MM                                                                                                                ; MuxMemoria           ; work         ;
;    |UnidadeDeControle:UC|                 ; 36 (36)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UnidadeProcessamento|UnidadeDeControle:UC                                                                                                         ; UnidadeDeControle    ; work         ;
;    |display_verilog:comb_7|               ; 3614 (258)          ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UnidadeProcessamento|display_verilog:comb_7                                                                                                       ; display_verilog      ; work         ;
;       |lpm_divide:Div0|                   ; 368 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UnidadeProcessamento|display_verilog:comb_7|lpm_divide:Div0                                                                                       ; lpm_divide           ; work         ;
;          |lpm_divide_0jm:auto_generated|  ; 368 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UnidadeProcessamento|display_verilog:comb_7|lpm_divide:Div0|lpm_divide_0jm:auto_generated                                                         ; lpm_divide_0jm       ; work         ;
;             |sign_div_unsign_olh:divider| ; 368 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UnidadeProcessamento|display_verilog:comb_7|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider                             ; sign_div_unsign_olh  ; work         ;
;                |alt_u_div_47f:divider|    ; 368 (368)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UnidadeProcessamento|display_verilog:comb_7|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider       ; alt_u_div_47f        ; work         ;
;       |lpm_divide:Div1|                   ; 553 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UnidadeProcessamento|display_verilog:comb_7|lpm_divide:Div1                                                                                       ; lpm_divide           ; work         ;
;          |lpm_divide_3jm:auto_generated|  ; 553 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UnidadeProcessamento|display_verilog:comb_7|lpm_divide:Div1|lpm_divide_3jm:auto_generated                                                         ; lpm_divide_3jm       ; work         ;
;             |sign_div_unsign_rlh:divider| ; 553 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UnidadeProcessamento|display_verilog:comb_7|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider                             ; sign_div_unsign_rlh  ; work         ;
;                |alt_u_div_a7f:divider|    ; 553 (553)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UnidadeProcessamento|display_verilog:comb_7|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider       ; alt_u_div_a7f        ; work         ;
;       |lpm_divide:Div2|                   ; 681 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UnidadeProcessamento|display_verilog:comb_7|lpm_divide:Div2                                                                                       ; lpm_divide           ; work         ;
;          |lpm_divide_dkm:auto_generated|  ; 681 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UnidadeProcessamento|display_verilog:comb_7|lpm_divide:Div2|lpm_divide_dkm:auto_generated                                                         ; lpm_divide_dkm       ; work         ;
;             |sign_div_unsign_5nh:divider| ; 681 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UnidadeProcessamento|display_verilog:comb_7|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider                             ; sign_div_unsign_5nh  ; work         ;
;                |alt_u_div_u9f:divider|    ; 681 (681)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UnidadeProcessamento|display_verilog:comb_7|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider       ; alt_u_div_u9f        ; work         ;
;       |lpm_divide:Div3|                   ; 82 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UnidadeProcessamento|display_verilog:comb_7|lpm_divide:Div3                                                                                       ; lpm_divide           ; work         ;
;          |lpm_divide_sim:auto_generated|  ; 82 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UnidadeProcessamento|display_verilog:comb_7|lpm_divide:Div3|lpm_divide_sim:auto_generated                                                         ; lpm_divide_sim       ; work         ;
;             |sign_div_unsign_klh:divider| ; 82 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UnidadeProcessamento|display_verilog:comb_7|lpm_divide:Div3|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider                             ; sign_div_unsign_klh  ; work         ;
;                |alt_u_div_s6f:divider|    ; 82 (82)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UnidadeProcessamento|display_verilog:comb_7|lpm_divide:Div3|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider       ; alt_u_div_s6f        ; work         ;
;       |lpm_divide:Mod0|                   ; 491 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UnidadeProcessamento|display_verilog:comb_7|lpm_divide:Mod0                                                                                       ; lpm_divide           ; work         ;
;          |lpm_divide_6bm:auto_generated|  ; 491 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UnidadeProcessamento|display_verilog:comb_7|lpm_divide:Mod0|lpm_divide_6bm:auto_generated                                                         ; lpm_divide_6bm       ; work         ;
;             |sign_div_unsign_rlh:divider| ; 491 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UnidadeProcessamento|display_verilog:comb_7|lpm_divide:Mod0|lpm_divide_6bm:auto_generated|sign_div_unsign_rlh:divider                             ; sign_div_unsign_rlh  ; work         ;
;                |alt_u_div_a7f:divider|    ; 491 (491)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UnidadeProcessamento|display_verilog:comb_7|lpm_divide:Mod0|lpm_divide_6bm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider       ; alt_u_div_a7f        ; work         ;
;       |lpm_divide:Mod1|                   ; 47 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UnidadeProcessamento|display_verilog:comb_7|lpm_divide:Mod1                                                                                       ; lpm_divide           ; work         ;
;          |lpm_divide_l9m:auto_generated|  ; 47 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UnidadeProcessamento|display_verilog:comb_7|lpm_divide:Mod1|lpm_divide_l9m:auto_generated                                                         ; lpm_divide_l9m       ; work         ;
;             |sign_div_unsign_akh:divider| ; 47 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UnidadeProcessamento|display_verilog:comb_7|lpm_divide:Mod1|lpm_divide_l9m:auto_generated|sign_div_unsign_akh:divider                             ; sign_div_unsign_akh  ; work         ;
;                |alt_u_div_84f:divider|    ; 47 (47)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UnidadeProcessamento|display_verilog:comb_7|lpm_divide:Mod1|lpm_divide_l9m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider       ; alt_u_div_84f        ; work         ;
;       |lpm_divide:Mod2|                   ; 371 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UnidadeProcessamento|display_verilog:comb_7|lpm_divide:Mod2                                                                                       ; lpm_divide           ; work         ;
;          |lpm_divide_3bm:auto_generated|  ; 371 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UnidadeProcessamento|display_verilog:comb_7|lpm_divide:Mod2|lpm_divide_3bm:auto_generated                                                         ; lpm_divide_3bm       ; work         ;
;             |sign_div_unsign_olh:divider| ; 371 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UnidadeProcessamento|display_verilog:comb_7|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider                             ; sign_div_unsign_olh  ; work         ;
;                |alt_u_div_47f:divider|    ; 371 (371)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UnidadeProcessamento|display_verilog:comb_7|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider       ; alt_u_div_47f        ; work         ;
;       |lpm_divide:Mod3|                   ; 360 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UnidadeProcessamento|display_verilog:comb_7|lpm_divide:Mod3                                                                                       ; lpm_divide           ; work         ;
;          |lpm_divide_3bm:auto_generated|  ; 360 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UnidadeProcessamento|display_verilog:comb_7|lpm_divide:Mod3|lpm_divide_3bm:auto_generated                                                         ; lpm_divide_3bm       ; work         ;
;             |sign_div_unsign_olh:divider| ; 360 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UnidadeProcessamento|display_verilog:comb_7|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider                             ; sign_div_unsign_olh  ; work         ;
;                |alt_u_div_47f:divider|    ; 360 (360)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UnidadeProcessamento|display_verilog:comb_7|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider       ; alt_u_div_47f        ; work         ;
;       |lpm_divide:Mod4|                   ; 318 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UnidadeProcessamento|display_verilog:comb_7|lpm_divide:Mod4                                                                                       ; lpm_divide           ; work         ;
;          |lpm_divide_3bm:auto_generated|  ; 318 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UnidadeProcessamento|display_verilog:comb_7|lpm_divide:Mod4|lpm_divide_3bm:auto_generated                                                         ; lpm_divide_3bm       ; work         ;
;             |sign_div_unsign_olh:divider| ; 318 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UnidadeProcessamento|display_verilog:comb_7|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider                             ; sign_div_unsign_olh  ; work         ;
;                |alt_u_div_47f:divider|    ; 318 (318)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UnidadeProcessamento|display_verilog:comb_7|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider       ; alt_u_div_47f        ; work         ;
;       |lpm_divide:Mod5|                   ; 85 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UnidadeProcessamento|display_verilog:comb_7|lpm_divide:Mod5                                                                                       ; lpm_divide           ; work         ;
;          |lpm_divide_vam:auto_generated|  ; 85 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UnidadeProcessamento|display_verilog:comb_7|lpm_divide:Mod5|lpm_divide_vam:auto_generated                                                         ; lpm_divide_vam       ; work         ;
;             |sign_div_unsign_klh:divider| ; 85 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UnidadeProcessamento|display_verilog:comb_7|lpm_divide:Mod5|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider                             ; sign_div_unsign_klh  ; work         ;
;                |alt_u_div_s6f:divider|    ; 85 (85)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UnidadeProcessamento|display_verilog:comb_7|lpm_divide:Mod5|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider       ; alt_u_div_s6f        ; work         ;
;    |temporizador:temp|                    ; 22 (22)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UnidadeProcessamento|temporizador:temp                                                                                                            ; temporizador         ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+----------------------------------------------------+
; Name                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                                ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+----------------------------------------------------+
; MemDados:DM|altsyncram:memory_rtl_0|altsyncram_a3d1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192 ; None                                               ;
; MemInstrucoes:IM|altsyncram:Mux0_rtl_0|altsyncram_5c21:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 256          ; 28           ; --           ; --           ; 7168 ; UnidadeProcessamento.UnidadeProcessamento0.rtl.mif ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+----------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 3           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                   ;
+-----------------------------------------------------+----------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                    ; Free of Timing Hazards ;
+-----------------------------------------------------+----------------------------------------+------------------------+
; display_verilog:comb_7|saida1[0]                    ; display_verilog:comb_7|saida1[0]       ; yes                    ;
; display_verilog:comb_7|saida1[1]                    ; display_verilog:comb_7|saida1[0]       ; yes                    ;
; display_verilog:comb_7|saida1[2]                    ; display_verilog:comb_7|saida1[0]       ; yes                    ;
; display_verilog:comb_7|saida1[3]                    ; display_verilog:comb_7|saida1[0]       ; yes                    ;
; display_verilog:comb_7|saida1[4]                    ; display_verilog:comb_7|saida1[0]       ; yes                    ;
; display_verilog:comb_7|saida1[5]                    ; display_verilog:comb_7|saida1[0]       ; yes                    ;
; display_verilog:comb_7|saida1[6]                    ; display_verilog:comb_7|saida1[0]       ; yes                    ;
; display_verilog:comb_7|saida2[0]                    ; display_verilog:comb_7|saida2[0]       ; yes                    ;
; display_verilog:comb_7|saida2[1]                    ; display_verilog:comb_7|saida2[0]       ; yes                    ;
; display_verilog:comb_7|saida2[2]                    ; display_verilog:comb_7|saida2[0]       ; yes                    ;
; display_verilog:comb_7|saida2[3]                    ; display_verilog:comb_7|saida2[0]       ; yes                    ;
; display_verilog:comb_7|saida2[4]                    ; display_verilog:comb_7|saida2[0]       ; yes                    ;
; display_verilog:comb_7|saida2[5]                    ; display_verilog:comb_7|saida2[0]       ; yes                    ;
; display_verilog:comb_7|saida2[6]                    ; display_verilog:comb_7|saida2[0]       ; yes                    ;
; display_verilog:comb_7|saida3[0]                    ; display_verilog:comb_7|saida3[0]       ; yes                    ;
; display_verilog:comb_7|saida3[1]                    ; display_verilog:comb_7|saida3[0]       ; yes                    ;
; display_verilog:comb_7|saida3[2]                    ; display_verilog:comb_7|saida3[0]       ; yes                    ;
; display_verilog:comb_7|saida3[3]                    ; display_verilog:comb_7|saida3[0]       ; yes                    ;
; display_verilog:comb_7|saida3[4]                    ; display_verilog:comb_7|saida3[0]       ; yes                    ;
; display_verilog:comb_7|saida3[5]                    ; display_verilog:comb_7|saida3[0]       ; yes                    ;
; display_verilog:comb_7|saida3[6]                    ; display_verilog:comb_7|saida3[0]       ; yes                    ;
; display_verilog:comb_7|saida4[0]                    ; display_verilog:comb_7|saida4[0]       ; yes                    ;
; display_verilog:comb_7|saida4[1]                    ; display_verilog:comb_7|saida4[0]       ; yes                    ;
; display_verilog:comb_7|saida4[2]                    ; display_verilog:comb_7|saida4[0]       ; yes                    ;
; display_verilog:comb_7|saida4[3]                    ; display_verilog:comb_7|saida4[0]       ; yes                    ;
; display_verilog:comb_7|saida4[4]                    ; display_verilog:comb_7|saida4[0]       ; yes                    ;
; display_verilog:comb_7|saida4[5]                    ; display_verilog:comb_7|saida4[0]       ; yes                    ;
; display_verilog:comb_7|saida4[6]                    ; display_verilog:comb_7|saida4[0]       ; yes                    ;
; display_verilog:comb_7|saida_clock1[0]              ; display_verilog:comb_7|saida_clock1[0] ; yes                    ;
; display_verilog:comb_7|saida_clock1[1]              ; display_verilog:comb_7|saida_clock1[0] ; yes                    ;
; display_verilog:comb_7|saida_clock1[2]              ; display_verilog:comb_7|saida_clock1[0] ; yes                    ;
; display_verilog:comb_7|saida_clock1[3]              ; display_verilog:comb_7|saida_clock1[0] ; yes                    ;
; display_verilog:comb_7|saida_clock1[4]              ; display_verilog:comb_7|saida_clock1[0] ; yes                    ;
; display_verilog:comb_7|saida_clock1[5]              ; display_verilog:comb_7|saida_clock1[0] ; yes                    ;
; display_verilog:comb_7|saida_clock1[6]              ; display_verilog:comb_7|saida_clock1[0] ; yes                    ;
; display_verilog:comb_7|saida_clock2[0]              ; display_verilog:comb_7|saida_clock2[0] ; yes                    ;
; display_verilog:comb_7|saida_clock2[1]              ; display_verilog:comb_7|saida_clock2[0] ; yes                    ;
; display_verilog:comb_7|saida_clock2[2]              ; display_verilog:comb_7|saida_clock2[0] ; yes                    ;
; display_verilog:comb_7|saida_clock2[3]              ; display_verilog:comb_7|saida_clock2[0] ; yes                    ;
; display_verilog:comb_7|saida_clock2[4]              ; display_verilog:comb_7|saida_clock2[0] ; yes                    ;
; display_verilog:comb_7|saida_clock2[5]              ; display_verilog:comb_7|saida_clock2[0] ; yes                    ;
; display_verilog:comb_7|saida_clock2[6]              ; display_verilog:comb_7|saida_clock2[0] ; yes                    ;
; Number of user-specified and inferred latches = 42  ;                                        ;                        ;
+-----------------------------------------------------+----------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                ;
+------------------------------------------+----------------------------------------+
; Register name                            ; Reason for Removal                     ;
+------------------------------------------+----------------------------------------+
; MemInstrucoes:IM|mem[15][23]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[15][22]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[15][21]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[15][20]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[15][19]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[15][18]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[15][17]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[15][16]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[15][15]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[15][14]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[15][13]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[15][12]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[15][11]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[15][10]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[15][9]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[15][8]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[15][7]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[15][6]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[15][5]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[15][4]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[15][3]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[15][2]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[15][1]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[15][0]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[14][31]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[14][30]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[14][29]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[14][28]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[14][27]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[14][26]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[14][25]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[14][24]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[14][23]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[14][22]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[14][21]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[14][20]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[14][19]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[14][18]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[14][17]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[14][16]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[14][15]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[14][14]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[14][13]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[14][12]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[14][11]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[14][10]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[14][9]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[14][8]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[14][7]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[14][6]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[14][5]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[14][4]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[14][3]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[14][2]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[14][1]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[14][0]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[13][31]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[13][30]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[13][29]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[13][28]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[13][27]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[13][26]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[13][25]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[13][24]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[13][23]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[13][22]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[13][21]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[13][20]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[13][19]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[13][18]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[13][17]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[13][16]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[13][15]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[13][14]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[13][13]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[13][12]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[13][11]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[13][10]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[13][9]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[13][8]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[13][7]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[13][6]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[13][5]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[13][4]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[13][3]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[13][2]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[13][1]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[13][0]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[12][31]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[12][30]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[12][29]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[12][28]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[12][27]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[12][26]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[12][25]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[12][24]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[12][23]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[12][22]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[12][21]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[12][20]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[12][19]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[12][18]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[12][17]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[12][16]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[12][15]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[12][14]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[12][13]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[12][12]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[12][11]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[12][10]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[12][9]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[12][8]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[12][7]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[12][6]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[12][5]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[12][4]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[12][3]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[12][2]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[12][1]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[12][0]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[11][31]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[11][30]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[11][29]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[11][28]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[11][27]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[11][26]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[11][25]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[11][24]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[11][23]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[11][22]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[11][21]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[11][20]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[11][19]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[11][18]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[11][17]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[11][16]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[11][15]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[11][14]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[11][13]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[11][12]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[11][11]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[11][10]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[11][9]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[11][8]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[11][7]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[11][6]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[11][5]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[11][4]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[11][3]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[11][2]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[11][1]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[11][0]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[10][31]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[10][30]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[10][29]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[10][28]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[10][27]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[10][26]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[10][25]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[10][24]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[10][23]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[10][22]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[10][21]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[10][20]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[10][19]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[10][18]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[10][17]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[10][16]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[10][15]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[10][14]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[10][13]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[10][12]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[10][11]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[10][10]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[10][9]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[10][8]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[10][7]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[10][6]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[10][5]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[10][4]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[10][3]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[10][2]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[10][1]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[10][0]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[9][31]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[9][30]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[9][29]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[9][28]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[9][27]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[9][26]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[9][25]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[9][24]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[9][23]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[9][22]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[9][21]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[9][20]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[9][19]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[9][18]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[9][17]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[9][16]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[9][15]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[9][14]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[9][13]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[9][12]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[9][11]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[9][10]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[9][9]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[9][8]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[9][7]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[9][6]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[9][5]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[9][4]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[9][3]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[9][2]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[9][1]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[9][0]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[8][31]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[8][30]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[8][29]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[8][28]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[8][27]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[8][26]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[8][25]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[8][24]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[8][23]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[8][22]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[8][21]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[8][20]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[8][19]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[8][18]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[8][17]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[8][16]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[8][15]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[8][14]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[8][13]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[8][12]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[8][11]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[8][10]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[8][9]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[8][8]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[8][7]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[8][6]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[8][5]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[8][4]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[8][3]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[8][2]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[8][1]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[8][0]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[7][31]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[7][30]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[7][29]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[7][28]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[7][27]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[7][26]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[7][25]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[7][24]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[7][23]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[7][22]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[7][21]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[7][20]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[7][19]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[7][18]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[7][17]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[7][16]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[7][15]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[7][14]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[7][13]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[7][12]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[7][11]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[7][10]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[7][9]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[7][8]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[7][7]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[7][6]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[7][5]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[7][4]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[7][3]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[7][2]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[7][1]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[7][0]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[6][31]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[6][30]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[6][29]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[6][28]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[6][27]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[6][26]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[6][25]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[6][24]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[6][23]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[6][22]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[6][21]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[6][20]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[6][19]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[6][18]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[6][17]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[6][16]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[6][15]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[6][14]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[6][13]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[6][12]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[6][11]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[6][10]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[6][9]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[6][8]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[6][7]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[6][6]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[6][5]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[6][4]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[6][3]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[6][2]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[6][1]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[6][0]               ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[5][31]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[5][30]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[5][29]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[5][28]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[5][27]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[5][26]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[5][25]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[5][24]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[5][23]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[5][22]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[5][21]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[5][20]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[5][19]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[5][18]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[5][17]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[5][16]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[5][15]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[5][14]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[5][13]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[5][12]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[5][11]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[5][10]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[5][9]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[5][8]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[5][7]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[5][6]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[5][5]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[5][4]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[5][3]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[5][2]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[5][1]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[5][0]               ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[4][31]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[4][30]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[4][29]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[4][28]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[4][27]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[4][26]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[4][25]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[4][24]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[4][23]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[4][22]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[4][21]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[4][20]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[4][19]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[4][18]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[4][17]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[4][16]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[4][15]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[4][14]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[4][13]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[4][12]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[4][11]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[4][10]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[4][9]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[4][8]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[4][7]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[4][6]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[4][5]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[4][4]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[4][3]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[4][2]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[4][1]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[4][0]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[3][31]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[3][30]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[3][29]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[3][28]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[3][27]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[3][26]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[3][25]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[3][24]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[3][23]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[3][22]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[3][21]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[3][20]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[3][19]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[3][18]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[3][17]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[3][16]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[3][15]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[3][14]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[3][13]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[3][12]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[3][11]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[3][10]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[3][9]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[3][8]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[3][7]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[3][6]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[3][5]               ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[3][4]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[3][3]               ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[3][2]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[3][1]               ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[3][0]               ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[2][31]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[2][30]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[2][29]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[2][28]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[2][27]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[2][26]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[2][25]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[2][24]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[2][23]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[2][22]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[2][21]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[2][20]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[2][19]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[2][18]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[2][17]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[2][16]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[2][15]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[2][14]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[2][13]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[2][12]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[2][11]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[2][10]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[2][9]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[2][8]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[2][7]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[2][6]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[2][5]               ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[2][4]               ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[2][3]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[2][2]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[2][1]               ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[2][0]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[1][31]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[1][30]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[1][29]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[1][28]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[1][27]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[1][26]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[1][25]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[1][24]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[1][23]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[1][22]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[1][21]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[1][20]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[1][19]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[1][18]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[1][17]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[1][16]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[1][15]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[1][14]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[1][13]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[1][12]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[1][11]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[1][10]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[1][9]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[1][8]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[1][7]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[1][6]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[1][5]               ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[1][4]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[1][3]               ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[1][2]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[1][1]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[1][0]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[0][31]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[0][30]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[0][29]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[0][28]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[0][27]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[0][26]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[0][25]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[0][24]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[0][23]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[0][22]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[0][21]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[0][20]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[0][19]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[0][18]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[0][17]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[0][16]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[0][15]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[0][14]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[0][13]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[0][12]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[0][11]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[0][10]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[0][9]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[0][8]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[0][7]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[0][6]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[0][5]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[0][4]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[0][3]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[0][2]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[0][1]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[0][0]               ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|flag[1..31]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[15][24]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[15][25]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[15][26]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[15][27]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[15][28]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[15][29]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[15][30]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[15][31]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[16][0]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[16][1]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[16][2]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[16][3]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[16][4]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[16][5]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[16][6]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[16][7]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[16][8]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[16][9]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[16][10]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[16][11]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[16][12]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[16][13]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[16][14]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[16][15]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[16][16]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[16][17]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[16][18]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[16][19]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[16][20]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[16][21]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[16][22]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[16][23]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[16][24]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[16][25]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[16][26]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[16][27]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[16][28]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[16][29]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[16][30]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[16][31]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[17][0]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[17][1]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[17][2]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[17][3]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[17][4]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[17][5]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[17][6]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[17][7]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[17][8]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[17][9]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[17][10]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[17][11]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[17][12]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[17][13]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[17][14]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[17][15]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[17][16]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[17][17]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[17][18]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[17][19]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[17][20]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[17][21]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[17][22]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[17][23]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[17][24]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[17][25]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[17][26]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[17][27]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[17][28]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[17][29]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[17][30]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[17][31]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[18][0]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[18][1]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[18][2]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[18][3]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[18][4]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[18][5]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[18][6]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[18][7]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[18][8]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[18][9]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[18][10]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[18][11]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[18][12]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[18][13]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[18][14]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[18][15]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[18][16]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[18][17]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[18][18]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[18][19]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[18][20]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[18][21]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[18][22]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[18][23]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[18][24]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[18][25]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[18][26]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[18][27]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[18][28]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[18][29]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[18][30]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[18][31]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[19][0]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[19][1]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[19][2]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[19][3]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[19][4]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[19][5]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[19][6]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[19][7]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[19][8]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[19][9]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[19][10]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[19][11]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[19][12]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[19][13]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[19][14]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[19][15]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[19][16]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[19][17]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[19][18]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[19][19]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[19][20]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[19][21]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[19][22]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[19][23]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[19][24]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[19][25]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[19][26]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[19][27]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[19][28]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[19][29]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[19][30]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[19][31]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[20][0]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[20][1]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[20][2]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[20][3]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[20][4]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[20][5]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[20][6]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[20][7]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[20][8]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[20][9]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[20][10]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[20][11]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[20][12]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[20][13]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[20][14]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[20][15]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[20][16]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[20][17]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[20][18]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[20][19]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[20][20]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[20][21]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[20][22]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[20][23]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[20][24]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[20][25]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[20][26]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[20][27]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[20][28]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[20][29]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[20][30]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[20][31]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[21][0]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[21][1]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[21][2]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[21][3]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[21][4]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[21][5]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[21][6]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[21][7]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[21][8]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[21][9]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[21][10]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[21][11]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[21][12]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[21][13]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[21][14]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[21][15]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[21][16]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[21][17]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[21][18]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[21][19]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[21][20]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[21][21]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[21][22]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[21][23]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[21][24]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[21][25]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[21][26]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[21][27]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[21][28]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[21][29]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[21][30]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[21][31]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[22][0]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[22][1]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[22][2]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[22][3]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[22][4]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[22][5]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[22][6]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[22][7]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[22][8]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[22][9]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[22][10]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[22][11]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[22][12]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[22][13]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[22][14]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[22][15]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[22][16]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[22][17]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[22][18]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[22][19]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[22][20]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[22][21]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[22][22]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[22][23]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[22][24]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[22][25]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[22][26]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[22][27]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[22][28]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[22][29]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[22][30]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[22][31]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[23][0]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[23][1]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[23][2]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[23][3]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[23][4]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[23][5]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[23][6]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[23][7]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[23][8]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[23][9]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[23][10]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[23][11]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[23][12]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[23][13]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[23][14]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[23][15]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[23][16]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[23][17]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[23][18]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[23][19]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[23][20]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[23][21]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[23][22]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[23][23]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[23][24]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[23][25]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[23][26]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[23][27]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[23][28]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[23][29]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[23][30]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[23][31]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[24][0]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[24][1]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[24][2]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[24][3]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[24][4]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[24][5]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[24][6]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[24][7]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[24][8]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[24][9]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[24][10]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[24][11]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[24][12]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[24][13]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[24][14]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[24][15]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[24][16]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[24][17]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[24][18]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[24][19]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[24][20]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[24][21]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[24][22]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[24][23]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[24][24]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[24][25]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[24][26]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[24][27]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[24][28]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[24][29]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[24][30]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[24][31]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[25][0]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[25][1]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[25][2]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[25][3]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[25][4]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[25][5]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[25][6]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[25][7]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[25][8]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[25][9]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[25][10]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[25][11]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[25][12]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[25][13]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[25][14]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[25][15]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[25][16]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[25][17]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[25][18]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[25][19]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[25][20]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[25][21]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[25][22]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[25][23]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[25][24]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[25][25]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[25][26]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[25][27]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[25][28]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[25][29]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[25][30]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[25][31]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[26][0]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[26][1]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[26][2]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[26][3]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[26][4]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[26][5]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[26][6]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[26][7]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[26][8]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[26][9]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[26][10]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[26][11]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[26][12]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[26][13]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[26][14]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[26][15]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[26][16]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[26][17]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[26][18]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[26][19]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[26][20]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[26][21]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[26][22]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[26][23]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[26][24]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[26][25]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[26][26]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[26][27]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[26][28]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[26][29]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[26][30]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[26][31]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[27][0]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[27][1]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[27][2]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[27][3]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[27][4]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[27][5]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[27][6]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[27][7]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[27][8]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[27][9]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[27][10]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[27][11]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[27][12]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[27][13]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[27][14]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[27][15]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[27][16]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[27][17]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[27][18]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[27][19]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[27][20]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[27][21]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[27][22]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[27][23]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[27][24]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[27][25]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[27][26]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[27][27]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[27][28]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[27][29]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[27][30]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[27][31]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[28][0]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[28][1]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[28][2]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[28][3]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[28][4]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[28][5]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[28][6]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[28][7]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[28][8]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[28][9]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[28][10]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[28][11]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[28][12]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[28][13]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[28][14]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[28][15]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[28][16]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[28][17]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[28][18]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[28][19]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[28][20]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[28][21]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[28][22]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[28][23]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[28][24]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[28][25]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[28][26]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[28][27]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[28][28]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[28][29]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[28][30]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[28][31]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[29][0]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[29][1]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[29][2]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[29][3]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[29][4]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[29][5]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[29][6]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[29][7]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[29][8]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[29][9]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[29][10]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[29][11]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[29][12]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[29][13]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[29][14]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[29][15]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[29][16]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[29][17]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[29][18]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[29][19]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[29][20]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[29][21]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[29][22]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[29][23]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[29][24]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[29][25]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[29][26]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[29][27]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[29][28]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[29][29]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[29][30]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[29][31]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[30][0]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[30][1]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[30][2]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[30][3]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[30][4]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[30][5]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[30][6]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[30][7]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[30][8]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[30][9]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[30][10]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[30][11]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[30][12]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[30][13]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[30][14]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[30][15]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[30][16]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[30][17]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[30][18]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[30][19]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[30][20]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[30][21]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[30][22]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[30][23]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[30][24]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[30][25]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[30][26]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[30][27]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[30][28]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[30][29]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[30][30]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[30][31]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[31][0]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[31][1]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[31][2]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[31][3]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[31][4]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[31][5]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[31][6]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[31][7]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[31][8]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[31][9]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[31][10]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[31][11]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[31][12]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[31][13]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[31][14]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[31][15]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[31][16]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[31][17]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[31][18]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[31][19]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[31][20]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[31][21]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[31][22]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[31][23]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[31][24]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[31][25]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[31][26]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[31][27]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[31][28]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[31][29]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[31][30]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[31][31]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[32][0]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[32][1]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[32][2]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[32][3]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[32][4]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[32][5]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[32][6]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[32][7]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[32][8]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[32][9]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[32][10]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[32][11]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[32][12]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[32][13]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[32][14]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[32][15]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[32][16]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[32][17]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[32][18]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[32][19]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[32][20]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[32][21]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[32][22]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[32][23]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[32][24]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[32][25]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[32][26]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[32][27]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[32][28]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[32][29]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[32][30]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[32][31]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[33][0]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[33][1]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[33][2]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[33][3]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[33][4]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[33][5]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[33][6]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[33][7]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[33][8]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[33][9]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[33][10]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[33][11]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[33][12]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[33][13]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[33][14]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[33][15]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[33][16]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[33][17]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[33][18]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[33][19]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[33][20]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[33][21]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[33][22]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[33][23]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[33][24]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[33][25]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[33][26]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[33][27]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[33][28]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[33][29]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[33][30]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[33][31]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[34][0]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[34][1]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[34][2]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[34][3]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[34][4]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[34][5]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[34][6]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[34][7]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[34][8]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[34][9]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[34][10]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[34][11]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[34][12]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[34][13]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[34][14]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[34][15]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[34][16]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[34][17]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[34][18]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[34][19]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[34][20]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[34][21]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[34][22]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[34][23]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[34][24]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[34][25]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[34][26]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[34][27]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[34][28]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[34][29]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[34][30]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[34][31]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[35][0]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[35][1]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[35][2]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[35][3]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[35][4]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[35][5]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[35][6]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[35][7]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[35][8]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[35][9]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[35][10]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[35][11]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[35][12]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[35][13]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[35][14]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[35][15]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[35][16]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[35][17]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[35][18]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[35][19]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[35][20]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[35][21]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[35][22]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[35][23]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[35][24]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[35][25]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[35][26]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[35][27]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[35][28]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[35][29]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[35][30]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[35][31]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[36][0]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[36][1]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[36][2]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[36][3]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[36][4]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[36][5]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[36][6]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[36][7]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[36][8]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[36][9]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[36][10]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[36][11]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[36][12]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[36][13]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[36][14]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[36][15]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[36][16]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[36][17]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[36][18]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[36][19]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[36][20]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[36][21]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[36][22]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[36][23]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[36][24]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[36][25]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[36][26]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[36][27]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[36][28]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[36][29]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[36][30]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[36][31]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[37][0]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[37][1]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[37][2]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[37][3]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[37][4]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[37][5]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[37][6]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[37][7]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[37][8]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[37][9]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[37][10]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[37][11]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[37][12]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[37][13]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[37][14]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[37][15]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[37][16]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[37][17]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[37][18]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[37][19]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[37][20]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[37][21]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[37][22]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[37][23]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[37][24]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[37][25]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[37][26]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[37][27]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[37][28]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[37][29]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[37][30]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[37][31]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[38][0]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[38][1]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[38][2]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[38][3]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[38][4]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[38][5]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[38][6]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[38][7]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[38][8]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[38][9]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[38][10]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[38][11]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[38][12]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[38][13]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[38][14]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[38][15]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[38][16]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[38][17]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[38][18]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[38][19]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[38][20]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[38][21]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[38][22]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[38][23]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[38][24]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[38][25]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[38][26]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[38][27]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[38][28]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[38][29]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[38][30]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[38][31]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[39][0]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[39][1]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[39][2]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[39][3]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[39][4]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[39][5]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[39][6]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[39][7]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[39][8]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[39][9]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[39][10]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[39][11]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[39][12]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[39][13]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[39][14]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[39][15]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[39][16]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[39][17]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[39][18]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[39][19]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[39][20]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[39][21]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[39][22]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[39][23]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[39][24]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[39][25]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[39][26]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[39][27]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[39][28]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[39][29]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[39][30]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[39][31]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[40][0]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[40][1]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[40][2]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[40][3]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[40][4]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[40][5]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[40][6]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[40][7]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[40][8]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[40][9]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[40][10]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[40][11]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[40][12]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[40][13]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[40][14]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[40][15]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[40][16]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[40][17]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[40][18]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[40][19]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[40][20]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[40][21]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[40][22]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[40][23]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[40][24]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[40][25]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[40][26]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[40][27]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[40][28]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[40][29]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[40][30]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[40][31]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[41][0]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[41][1]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[41][2]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[41][3]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[41][4]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[41][5]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[41][6]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[41][7]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[41][8]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[41][9]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[41][10]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[41][11]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[41][12]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[41][13]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[41][14]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[41][15]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[41][16]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[41][17]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[41][18]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[41][19]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[41][20]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[41][21]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[41][22]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[41][23]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[41][24]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[41][25]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[41][26]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[41][27]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[41][28]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[41][29]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[41][30]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[41][31]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[42][0]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[42][1]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[42][2]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[42][3]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[42][4]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[42][5]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[42][6]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[42][7]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[42][8]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[42][9]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[42][10]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[42][11]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[42][12]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[42][13]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[42][14]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[42][15]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[42][16]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[42][17]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[42][18]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[42][19]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[42][20]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[42][21]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[42][22]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[42][23]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[42][24]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[42][25]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[42][26]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[42][27]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[42][28]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[42][29]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[42][30]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[42][31]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[43][0]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[43][1]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[43][2]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[43][3]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[43][4]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[43][5]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[43][6]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[43][7]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[43][8]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[43][9]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[43][10]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[43][11]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[43][12]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[43][13]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[43][14]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[43][15]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[43][16]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[43][17]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[43][18]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[43][19]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[43][20]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[43][21]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[43][22]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[43][23]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[43][24]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[43][25]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[43][26]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[43][27]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[43][28]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[43][29]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[43][30]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[43][31]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[44][0]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[44][1]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[44][2]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[44][3]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[44][4]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[44][5]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[44][6]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[44][7]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[44][8]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[44][9]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[44][10]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[44][11]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[44][12]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[44][13]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[44][14]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[44][15]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[44][16]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[44][17]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[44][18]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[44][19]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[44][20]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[44][21]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[44][22]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[44][23]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[44][24]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[44][25]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[44][26]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[44][27]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[44][28]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[44][29]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[44][30]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[44][31]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[45][0]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[45][1]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[45][2]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[45][3]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[45][4]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[45][5]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[45][6]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[45][7]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[45][8]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[45][9]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[45][10]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[45][11]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[45][12]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[45][13]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[45][14]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[45][15]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[45][16]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[45][17]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[45][18]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[45][19]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[45][20]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[45][21]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[45][22]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[45][23]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[45][24]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[45][25]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[45][26]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[45][27]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[45][28]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[45][29]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[45][30]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[45][31]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[46][0]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[46][1]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[46][2]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[46][3]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[46][4]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[46][5]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[46][6]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[46][7]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[46][8]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[46][9]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[46][10]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[46][11]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[46][12]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[46][13]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[46][14]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[46][15]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[46][16]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[46][17]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[46][18]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[46][19]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[46][20]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[46][21]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[46][22]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[46][23]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[46][24]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[46][25]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[46][26]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[46][27]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[46][28]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[46][29]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[46][30]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[46][31]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[47][0]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[47][1]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[47][2]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[47][3]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[47][4]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[47][5]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[47][6]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[47][7]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[47][8]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[47][9]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[47][10]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[47][11]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[47][12]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[47][13]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[47][14]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[47][15]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[47][16]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[47][17]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[47][18]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[47][19]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[47][20]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[47][21]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[47][22]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[47][23]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[47][24]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[47][25]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[47][26]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[47][27]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[47][28]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[47][29]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[47][30]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[47][31]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[48][0]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[48][1]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[48][2]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[48][3]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[48][4]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[48][5]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[48][6]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[48][7]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[48][8]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[48][9]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[48][10]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[48][11]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[48][12]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[48][13]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[48][14]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[48][15]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[48][16]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[48][17]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[48][18]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[48][19]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[48][20]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[48][21]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[48][22]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[48][23]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[48][24]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[48][25]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[48][26]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[48][27]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[48][28]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[48][29]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[48][30]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[48][31]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[49][0]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[49][1]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[49][2]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[49][3]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[49][4]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[49][5]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[49][6]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[49][7]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[49][8]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[49][9]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[49][10]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[49][11]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[49][12]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[49][13]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[49][14]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[49][15]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[49][16]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[49][17]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[49][18]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[49][19]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[49][20]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[49][21]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[49][22]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[49][23]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[49][24]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[49][25]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[49][26]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[49][27]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[49][28]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[49][29]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[49][30]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[49][31]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[50][0]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[50][1]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[50][2]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[50][3]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[50][4]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[50][5]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[50][6]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[50][7]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[50][8]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[50][9]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[50][10]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[50][11]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[50][12]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[50][13]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[50][14]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[50][15]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[50][16]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[50][17]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[50][18]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[50][19]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[50][20]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[50][21]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[50][22]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[50][23]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[50][24]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[50][25]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[50][26]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[50][27]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[50][28]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[50][29]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[50][30]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[50][31]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[51][0]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[51][1]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[51][2]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[51][3]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[51][4]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[51][5]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[51][6]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[51][7]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[51][8]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[51][9]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[51][10]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[51][11]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[51][12]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[51][13]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[51][14]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[51][15]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[51][16]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[51][17]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[51][18]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[51][19]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[51][20]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[51][21]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[51][22]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[51][23]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[51][24]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[51][25]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[51][26]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[51][27]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[51][28]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[51][29]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[51][30]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[51][31]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[52][0]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[52][1]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[52][2]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[52][3]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[52][4]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[52][5]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[52][6]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[52][7]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[52][8]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[52][9]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[52][10]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[52][11]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[52][12]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[52][13]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[52][14]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[52][15]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[52][16]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[52][17]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[52][18]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[52][19]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[52][20]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[52][21]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[52][22]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[52][23]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[52][24]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[52][25]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[52][26]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[52][27]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[52][28]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[52][29]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[52][30]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[52][31]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[53][0]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[53][1]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[53][2]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[53][3]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[53][4]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[53][5]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[53][6]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[53][7]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[53][8]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[53][9]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[53][10]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[53][11]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[53][12]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[53][13]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[53][14]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[53][15]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[53][16]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[53][17]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[53][18]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[53][19]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[53][20]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[53][21]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[53][22]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[53][23]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[53][24]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[53][25]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[53][26]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[53][27]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[53][28]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[53][29]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[53][30]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[53][31]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[54][0]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[54][1]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[54][2]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[54][3]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[54][4]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[54][5]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[54][6]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[54][7]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[54][8]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[54][9]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[54][10]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[54][11]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[54][12]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[54][13]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[54][14]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[54][15]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[54][16]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[54][17]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[54][18]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[54][19]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[54][20]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[54][21]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[54][22]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[54][23]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[54][24]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[54][25]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[54][26]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[54][27]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[54][28]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[54][29]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[54][30]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[54][31]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[55][0]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[55][1]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[55][2]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[55][3]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[55][4]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[55][5]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[55][6]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[55][7]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[55][8]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[55][9]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[55][10]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[55][11]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[55][12]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[55][13]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[55][14]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[55][15]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[55][16]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[55][17]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[55][18]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[55][19]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[55][20]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[55][21]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[55][22]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[55][23]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[55][24]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[55][25]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[55][26]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[55][27]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[55][28]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[55][29]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[55][30]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[55][31]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[56][0]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[56][1]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[56][2]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[56][3]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[56][4]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[56][5]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[56][6]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[56][7]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[56][8]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[56][9]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[56][10]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[56][11]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[56][12]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[56][13]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[56][14]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[56][15]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[56][16]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[56][17]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[56][18]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[56][19]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[56][20]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[56][21]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[56][22]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[56][23]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[56][24]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[56][25]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[56][26]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[56][27]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[56][28]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[56][29]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[56][30]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[56][31]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[57][0]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[57][1]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[57][2]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[57][3]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[57][4]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[57][5]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[57][6]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[57][7]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[57][8]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[57][9]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[57][10]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[57][11]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[57][12]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[57][13]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[57][14]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[57][15]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[57][16]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[57][17]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[57][18]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[57][19]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[57][20]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[57][21]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[57][22]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[57][23]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[57][24]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[57][25]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[57][26]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[57][27]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[57][28]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[57][29]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[57][30]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[57][31]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[58][0]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[58][1]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[58][2]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[58][3]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[58][4]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[58][5]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[58][6]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[58][7]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[58][8]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[58][9]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[58][10]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[58][11]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[58][12]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[58][13]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[58][14]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[58][15]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[58][16]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[58][17]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[58][18]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[58][19]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[58][20]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[58][21]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[58][22]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[58][23]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[58][24]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[58][25]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[58][26]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[58][27]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[58][28]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[58][29]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[58][30]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[58][31]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[59][0]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[59][1]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[59][2]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[59][3]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[59][4]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[59][5]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[59][6]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[59][7]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[59][8]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[59][9]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[59][10]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[59][11]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[59][12]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[59][13]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[59][14]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[59][15]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[59][16]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[59][17]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[59][18]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[59][19]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[59][20]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[59][21]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[59][22]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[59][23]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[59][24]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[59][25]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[59][26]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[59][27]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[59][28]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[59][29]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[59][30]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[59][31]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[60][0]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[60][1]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[60][2]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[60][3]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[60][4]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[60][5]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[60][6]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[60][7]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[60][8]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[60][9]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[60][10]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[60][11]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[60][12]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[60][13]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[60][14]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[60][15]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[60][16]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[60][17]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[60][18]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[60][19]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[60][20]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[60][21]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[60][22]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[60][23]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[60][24]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[60][25]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[60][26]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[60][27]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[60][28]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[60][29]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[60][30]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[60][31]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[61][0]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[61][1]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[61][2]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[61][3]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[61][4]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[61][5]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[61][6]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[61][7]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[61][8]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[61][9]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[61][10]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[61][11]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[61][12]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[61][13]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[61][14]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[61][15]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[61][16]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[61][17]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[61][18]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[61][19]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[61][20]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[61][21]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[61][22]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[61][23]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[61][24]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[61][25]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[61][26]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[61][27]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[61][28]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[61][29]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[61][30]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[61][31]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[62][0]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[62][1]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[62][2]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[62][3]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[62][4]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[62][5]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[62][6]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[62][7]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[62][8]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[62][9]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[62][10]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[62][11]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[62][12]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[62][13]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[62][14]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[62][15]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[62][16]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[62][17]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[62][18]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[62][19]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[62][20]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[62][21]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[62][22]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[62][23]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[62][24]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[62][25]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[62][26]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[62][27]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[62][28]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[62][29]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[62][30]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[62][31]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[63][0]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[63][1]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[63][2]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[63][3]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[63][4]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[63][5]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[63][6]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[63][7]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[63][8]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[63][9]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[63][10]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[63][11]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[63][12]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[63][13]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[63][14]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[63][15]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[63][16]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[63][17]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[63][18]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[63][19]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[63][20]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[63][21]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[63][22]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[63][23]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[63][24]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[63][25]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[63][26]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[63][27]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[63][28]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[63][29]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[63][30]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[63][31]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[64][0]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[64][1]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[64][2]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[64][3]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[64][4]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[64][5]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[64][6]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[64][7]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[64][8]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[64][9]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[64][10]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[64][11]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[64][12]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[64][13]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[64][14]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[64][15]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[64][16]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[64][17]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[64][18]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[64][19]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[64][20]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[64][21]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[64][22]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[64][23]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[64][24]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[64][25]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[64][26]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[64][27]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[64][28]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[64][29]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[64][30]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[64][31]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[65][0]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[65][1]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[65][2]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[65][3]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[65][4]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[65][5]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[65][6]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[65][7]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[65][8]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[65][9]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[65][10]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[65][11]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[65][12]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[65][13]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[65][14]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[65][15]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[65][16]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[65][17]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[65][18]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[65][19]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[65][20]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[65][21]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[65][22]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[65][23]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[65][24]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[65][25]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[65][26]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[65][27]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[65][28]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[65][29]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[65][30]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[65][31]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[66][0]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[66][1]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[66][2]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[66][3]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[66][4]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[66][5]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[66][6]              ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[66][7]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[66][8]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[66][9]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[66][10]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[66][11]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[66][12]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[66][13]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[66][14]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[66][15]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[66][16]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[66][17]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[66][18]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[66][19]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[66][20]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[66][21]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[66][22]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[66][23]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[66][24]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[66][25]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[66][26]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[66][27]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[66][28]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[66][29]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[66][30]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[66][31]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[67][0]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[67][1]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[67][2]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[67][3]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[67][4]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[67][5]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[67][6]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[67][7]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[67][8]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[67][9]              ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[67][10]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[67][11]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[67][12]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[67][13]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[67][14]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[67][15]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[67][16]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[67][17]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[67][18]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[67][19]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[67][20]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[67][21]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[67][22]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[67][23]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[67][24]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[67][25]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[67][26]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[67][27]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|mem[67][28]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[67][29]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[67][30]             ; Stuck at VCC due to stuck port data_in ;
; MemInstrucoes:IM|mem[67][31]             ; Stuck at GND due to stuck port data_in ;
; MemInstrucoes:IM|flag[0]                 ; Lost fanout                            ;
; MemInstrucoes:IM|x[7..9,15]              ; Merged with MemInstrucoes:IM|x[10]     ;
; ContadordePrograma:PC|adressOut[10..31]  ; Lost fanout                            ;
; temporizador:temp|cont[22..31]           ; Lost fanout                            ;
; Total Number of Removed Registers = 2244 ;                                        ;
+------------------------------------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                          ;
+-------------------------------------+--------------------+---------------------------------------------------------------------------+
; Register name                       ; Reason for Removal ; Registers Removed due to This Register                                    ;
+-------------------------------------+--------------------+---------------------------------------------------------------------------+
; ContadordePrograma:PC|adressOut[31] ; Lost Fanouts       ; ContadordePrograma:PC|adressOut[30], ContadordePrograma:PC|adressOut[29], ;
;                                     ;                    ; ContadordePrograma:PC|adressOut[28], ContadordePrograma:PC|adressOut[27], ;
;                                     ;                    ; ContadordePrograma:PC|adressOut[26], ContadordePrograma:PC|adressOut[25], ;
;                                     ;                    ; ContadordePrograma:PC|adressOut[24], ContadordePrograma:PC|adressOut[23], ;
;                                     ;                    ; ContadordePrograma:PC|adressOut[22], ContadordePrograma:PC|adressOut[21], ;
;                                     ;                    ; ContadordePrograma:PC|adressOut[20], ContadordePrograma:PC|adressOut[19], ;
;                                     ;                    ; ContadordePrograma:PC|adressOut[18], ContadordePrograma:PC|adressOut[17], ;
;                                     ;                    ; ContadordePrograma:PC|adressOut[16], ContadordePrograma:PC|adressOut[15], ;
;                                     ;                    ; ContadordePrograma:PC|adressOut[14], ContadordePrograma:PC|adressOut[13], ;
;                                     ;                    ; ContadordePrograma:PC|adressOut[12], ContadordePrograma:PC|adressOut[11], ;
;                                     ;                    ; ContadordePrograma:PC|adressOut[10]                                       ;
+-------------------------------------+--------------------+---------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1088  ;
; Number of registers using Synchronous Clear  ; 10    ;
; Number of registers using Synchronous Load   ; 4     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1034  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                ;
+----------------------------------------+-----------------------------+------+
; Register Name                          ; Megafunction                ; Type ;
+----------------------------------------+-----------------------------+------+
; MemDados:DM|x[0..31]                   ; MemDados:DM|memory_rtl_0    ; RAM  ;
; MemInstrucoes:IM|x[0..6,10..14,16..31] ; MemInstrucoes:IM|Mux0_rtl_0 ; ROM  ;
+----------------------------------------+-----------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |UnidadeProcessamento|BancoReg:RB|Registers[31][31]          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |UnidadeProcessamento|BancoReg:RB|Registers[31][0]           ;
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |UnidadeProcessamento|BancoReg:RB|Registers[30][31]          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |UnidadeProcessamento|BancoReg:RB|Registers[30][1]           ;
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |UnidadeProcessamento|BancoReg:RB|Registers[29][15]          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |UnidadeProcessamento|BancoReg:RB|Registers[29][1]           ;
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |UnidadeProcessamento|BancoReg:RB|Registers[28][10]          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |UnidadeProcessamento|BancoReg:RB|Registers[28][1]           ;
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |UnidadeProcessamento|BancoReg:RB|Registers[27][12]          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |UnidadeProcessamento|BancoReg:RB|Registers[27][1]           ;
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |UnidadeProcessamento|BancoReg:RB|Registers[26][16]          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |UnidadeProcessamento|BancoReg:RB|Registers[26][3]           ;
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |UnidadeProcessamento|BancoReg:RB|Registers[25][22]          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |UnidadeProcessamento|BancoReg:RB|Registers[25][3]           ;
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |UnidadeProcessamento|BancoReg:RB|Registers[24][19]          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |UnidadeProcessamento|BancoReg:RB|Registers[24][2]           ;
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |UnidadeProcessamento|BancoReg:RB|Registers[23][18]          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |UnidadeProcessamento|BancoReg:RB|Registers[23][0]           ;
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |UnidadeProcessamento|BancoReg:RB|Registers[22][28]          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |UnidadeProcessamento|BancoReg:RB|Registers[22][3]           ;
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |UnidadeProcessamento|BancoReg:RB|Registers[21][28]          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |UnidadeProcessamento|BancoReg:RB|Registers[21][0]           ;
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |UnidadeProcessamento|BancoReg:RB|Registers[20][6]           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |UnidadeProcessamento|BancoReg:RB|Registers[20][3]           ;
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |UnidadeProcessamento|BancoReg:RB|Registers[19][27]          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |UnidadeProcessamento|BancoReg:RB|Registers[19][1]           ;
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |UnidadeProcessamento|BancoReg:RB|Registers[18][20]          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |UnidadeProcessamento|BancoReg:RB|Registers[18][2]           ;
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |UnidadeProcessamento|BancoReg:RB|Registers[17][5]           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |UnidadeProcessamento|BancoReg:RB|Registers[17][1]           ;
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |UnidadeProcessamento|BancoReg:RB|Registers[16][13]          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |UnidadeProcessamento|BancoReg:RB|Registers[16][0]           ;
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |UnidadeProcessamento|BancoReg:RB|Registers[15][4]           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |UnidadeProcessamento|BancoReg:RB|Registers[15][2]           ;
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |UnidadeProcessamento|BancoReg:RB|Registers[14][14]          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |UnidadeProcessamento|BancoReg:RB|Registers[14][2]           ;
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |UnidadeProcessamento|BancoReg:RB|Registers[13][14]          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |UnidadeProcessamento|BancoReg:RB|Registers[13][2]           ;
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |UnidadeProcessamento|BancoReg:RB|Registers[12][19]          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |UnidadeProcessamento|BancoReg:RB|Registers[12][3]           ;
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |UnidadeProcessamento|BancoReg:RB|Registers[11][23]          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |UnidadeProcessamento|BancoReg:RB|Registers[11][2]           ;
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |UnidadeProcessamento|BancoReg:RB|Registers[10][13]          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |UnidadeProcessamento|BancoReg:RB|Registers[10][2]           ;
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |UnidadeProcessamento|BancoReg:RB|Registers[9][25]           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |UnidadeProcessamento|BancoReg:RB|Registers[9][2]            ;
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |UnidadeProcessamento|BancoReg:RB|Registers[8][16]           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |UnidadeProcessamento|BancoReg:RB|Registers[8][1]            ;
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |UnidadeProcessamento|BancoReg:RB|Registers[7][10]           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |UnidadeProcessamento|BancoReg:RB|Registers[7][1]            ;
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |UnidadeProcessamento|BancoReg:RB|Registers[6][19]           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |UnidadeProcessamento|BancoReg:RB|Registers[6][1]            ;
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |UnidadeProcessamento|BancoReg:RB|Registers[5][25]           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |UnidadeProcessamento|BancoReg:RB|Registers[5][2]            ;
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |UnidadeProcessamento|BancoReg:RB|Registers[4][25]           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |UnidadeProcessamento|BancoReg:RB|Registers[4][2]            ;
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |UnidadeProcessamento|BancoReg:RB|Registers[3][30]           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |UnidadeProcessamento|BancoReg:RB|Registers[3][0]            ;
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |UnidadeProcessamento|BancoReg:RB|Registers[2][27]           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |UnidadeProcessamento|BancoReg:RB|Registers[2][2]            ;
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |UnidadeProcessamento|BancoReg:RB|Registers[1][29]           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |UnidadeProcessamento|BancoReg:RB|Registers[1][1]            ;
; 4:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |UnidadeProcessamento|BancoReg:RB|Registers[0][31]           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |UnidadeProcessamento|BancoReg:RB|Registers[0][1]            ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |UnidadeProcessamento|ContadordePrograma:PC|adressOut[2]     ;
; 7:1                ; 16 bits   ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |UnidadeProcessamento|ContadordePrograma:PC|adressOut[31]    ;
; 11:1               ; 7 bits    ; 49 LEs        ; 49 LEs               ; 0 LEs                  ; No         ; |UnidadeProcessamento|display_verilog:comb_7|saida2[5]       ;
; 11:1               ; 7 bits    ; 49 LEs        ; 49 LEs               ; 0 LEs                  ; No         ; |UnidadeProcessamento|display_verilog:comb_7|saida3[2]       ;
; 11:1               ; 7 bits    ; 49 LEs        ; 49 LEs               ; 0 LEs                  ; No         ; |UnidadeProcessamento|display_verilog:comb_7|saida_clock1[3] ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |UnidadeProcessamento|BancoReg:RB|Mux2                       ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |UnidadeProcessamento|BancoReg:RB|Mux56                      ;
; 36:1               ; 2 bits    ; 48 LEs        ; 20 LEs               ; 28 LEs                 ; No         ; |UnidadeProcessamento|MuxMemoria:MM|MuxOut[31]               ;
; 36:1               ; 6 bits    ; 144 LEs       ; 60 LEs               ; 84 LEs                 ; No         ; |UnidadeProcessamento|ALU:OP|Mux29                           ;
; 21:1               ; 7 bits    ; 98 LEs        ; 98 LEs               ; 0 LEs                  ; No         ; |UnidadeProcessamento|display_verilog:comb_7|saida1[3]       ;
; 37:1               ; 22 bits   ; 528 LEs       ; 220 LEs              ; 308 LEs                ; No         ; |UnidadeProcessamento|MuxMemoria:MM|MuxOut[19]               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Source assignments for MemDados:DM|altsyncram:memory_rtl_0|altsyncram_a3d1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------+
; Assignment                      ; Value              ; From ; To                          ;
+---------------------------------+--------------------+------+-----------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                           ;
+---------------------------------+--------------------+------+-----------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for MemInstrucoes:IM|altsyncram:Mux0_rtl_0|altsyncram_5c21:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MemDados:DM|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------+--------------------------+
; Parameter Name                     ; Value                ; Type                     ;
+------------------------------------+----------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                  ;
; WIDTH_A                            ; 32                   ; Untyped                  ;
; WIDTHAD_A                          ; 8                    ; Untyped                  ;
; NUMWORDS_A                         ; 256                  ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WIDTH_B                            ; 32                   ; Untyped                  ;
; WIDTHAD_B                          ; 8                    ; Untyped                  ;
; NUMWORDS_B                         ; 256                  ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_a3d1      ; Untyped                  ;
+------------------------------------+----------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MemInstrucoes:IM|altsyncram:Mux0_rtl_0                  ;
+------------------------------------+----------------------------------------------------+----------------+
; Parameter Name                     ; Value                                              ; Type           ;
+------------------------------------+----------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                  ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                 ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                 ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                  ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                ; Untyped        ;
; WIDTH_A                            ; 28                                                 ; Untyped        ;
; WIDTHAD_A                          ; 8                                                  ; Untyped        ;
; NUMWORDS_A                         ; 256                                                ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                       ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                               ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                               ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                               ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                               ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                               ; Untyped        ;
; WIDTH_B                            ; 1                                                  ; Untyped        ;
; WIDTHAD_B                          ; 1                                                  ; Untyped        ;
; NUMWORDS_B                         ; 1                                                  ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                             ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                             ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                             ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                             ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                       ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                             ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                               ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                               ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                               ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                               ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                               ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                               ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                  ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                  ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                               ; Untyped        ;
; BYTE_SIZE                          ; 8                                                  ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                               ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                               ; Untyped        ;
; INIT_FILE                          ; UnidadeProcessamento.UnidadeProcessamento0.rtl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                             ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                  ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                             ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                             ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                             ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                             ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                    ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                    ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                              ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                              ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                  ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                       ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_5c21                                    ; Untyped        ;
+------------------------------------+----------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ALU:OP|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------+
; Parameter Name         ; Value          ; Type                          ;
+------------------------+----------------+-------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                       ;
; LPM_WIDTHD             ; 32             ; Untyped                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                       ;
; LPM_PIPELINE           ; 0              ; Untyped                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                       ;
; CBXI_PARAMETER         ; lpm_divide_kcm ; Untyped                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                ;
+------------------------+----------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ALU:OP|lpm_mult:Mult0              ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32           ; Untyped             ;
; LPM_WIDTHB                                     ; 32           ; Untyped             ;
; LPM_WIDTHP                                     ; 64           ; Untyped             ;
; LPM_WIDTHR                                     ; 64           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ALU:OP|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------+
; Parameter Name         ; Value          ; Type                          ;
+------------------------+----------------+-------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                       ;
; LPM_WIDTHD             ; 32             ; Untyped                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                       ;
; LPM_PIPELINE           ; 0              ; Untyped                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                       ;
; CBXI_PARAMETER         ; lpm_divide_hkm ; Untyped                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                ;
+------------------------+----------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display_verilog:comb_7|lpm_divide:Mod2 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                       ;
; LPM_WIDTHD             ; 4              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_3bm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display_verilog:comb_7|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                       ;
; LPM_WIDTHD             ; 7              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_6bm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display_verilog:comb_7|lpm_divide:Mod1 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                       ;
; LPM_WIDTHD             ; 4              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_l9m ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display_verilog:comb_7|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                       ;
; LPM_WIDTHD             ; 4              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_0jm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display_verilog:comb_7|lpm_divide:Mod3 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                       ;
; LPM_WIDTHD             ; 4              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_3bm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display_verilog:comb_7|lpm_divide:Div1 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                       ;
; LPM_WIDTHD             ; 7              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_3jm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display_verilog:comb_7|lpm_divide:Mod4 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                       ;
; LPM_WIDTHD             ; 4              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_3bm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display_verilog:comb_7|lpm_divide:Div2 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                       ;
; LPM_WIDTHD             ; 10             ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_dkm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display_verilog:comb_7|lpm_divide:Mod5 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                       ;
; LPM_WIDTHD             ; 4              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_vam ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display_verilog:comb_7|lpm_divide:Div3 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                       ;
; LPM_WIDTHD             ; 4              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_sim ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                   ;
+-------------------------------------------+----------------------------------------+
; Name                                      ; Value                                  ;
+-------------------------------------------+----------------------------------------+
; Number of entity instances                ; 2                                      ;
; Entity Instance                           ; MemDados:DM|altsyncram:memory_rtl_0    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                              ;
;     -- WIDTH_A                            ; 32                                     ;
;     -- NUMWORDS_A                         ; 256                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                           ;
;     -- WIDTH_B                            ; 32                                     ;
;     -- NUMWORDS_B                         ; 256                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ;
; Entity Instance                           ; MemInstrucoes:IM|altsyncram:Mux0_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                    ;
;     -- WIDTH_A                            ; 28                                     ;
;     -- NUMWORDS_A                         ; 256                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                           ;
;     -- WIDTH_B                            ; 1                                      ;
;     -- NUMWORDS_B                         ; 1                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ;
+-------------------------------------------+----------------------------------------+


+---------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                ;
+---------------------------------------+-----------------------+
; Name                                  ; Value                 ;
+---------------------------------------+-----------------------+
; Number of entity instances            ; 1                     ;
; Entity Instance                       ; ALU:OP|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                    ;
;     -- LPM_WIDTHB                     ; 32                    ;
;     -- LPM_WIDTHP                     ; 64                    ;
;     -- LPM_REPRESENTATION             ; UNSIGNED              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                    ;
;     -- USE_EAB                        ; OFF                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                    ;
+---------------------------------------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "display_verilog:comb_7"                                                                                                                                                                   ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clock_atual ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MuxInstrucao:MI"                                                                                                                                 ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                        ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Reg1   ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "Reg1[31..5]" will be connected to GND. ;
; Reg2   ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "Reg2[31..5]" will be connected to GND. ;
; RegOut ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (5 bits) it drives; bit(s) "RegOut[31..5]" have no fanouts                    ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MemInstrucoes:IM"                                                                                                                                                                    ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                             ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; adress ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ContadordePrograma:PC"                                                                                                                                  ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                              ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; adressIn ; Input ; Warning  ; Input port expression (10 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "adressIn[31..10]" will be connected to GND. ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 51                          ;
; cycloneiii_ff         ; 1088                        ;
;     ENA               ; 1020                        ;
;     ENA SCLR          ; 10                          ;
;     ENA SLD           ; 4                           ;
;     plain             ; 54                          ;
; cycloneiii_lcell_comb ; 8939                        ;
;     arith             ; 2217                        ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 63                          ;
;         3 data inputs ; 2152                        ;
;     normal            ; 6722                        ;
;         0 data inputs ; 261                         ;
;         1 data inputs ; 52                          ;
;         2 data inputs ; 1472                        ;
;         3 data inputs ; 443                         ;
;         4 data inputs ; 4494                        ;
; cycloneiii_mac_mult   ; 3                           ;
; cycloneiii_mac_out    ; 3                           ;
; cycloneiii_ram_block  ; 60                          ;
;                       ;                             ;
; Max LUT depth         ; 132.50                      ;
; Average LUT depth     ; 93.56                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:28     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Wed Jul 03 20:59:24 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off UnidadeProcessamento -c UnidadeProcessamento
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file extensor16.v
    Info (12023): Found entity 1: Extensor16 File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/Extensor16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file debounce_v.v
    Info (12023): Found entity 1: DeBounce_v File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/DeBounce_v.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file unidadedecontrole.v
    Info (12023): Found entity 1: UnidadeDeControle File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/UnidadeDeControle.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file entradasaida.v
    Info (12023): Found entity 1: EntradaSaida File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file muxpc.v
    Info (12023): Found entity 1: MuxPC File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/MuxPC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bancoreg.v
    Info (12023): Found entity 1: BancoReg File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/BancoReg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memdados.v
    Info (12023): Found entity 1: MemDados File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/MemDados.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file teste.v
    Info (12023): Found entity 1: Teste File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/Teste.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file display_verilog.v
    Info (12023): Found entity 1: display_verilog File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file muxmemoria.v
    Info (12023): Found entity 1: MuxMemoria File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/MuxMemoria.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file unidadeprocessamento.v
    Info (12023): Found entity 1: UnidadeProcessamento File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/UnidadeProcessamento.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file muxalu.v
    Info (12023): Found entity 1: MuxAlu File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/MuxAlu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file contadordeprograma.v
    Info (12023): Found entity 1: ContadordePrograma File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/ContadordePrograma.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file extensor26.v
    Info (12023): Found entity 1: Extensor26 File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/Extensor26.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file meminstrucoes.v
    Info (12023): Found entity 1: MemInstrucoes File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/MemInstrucoes.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file muxjumpreg.v
    Info (12023): Found entity 1: MuxJumpReg File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/MuxJumpReg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file muxjump.v
    Info (12023): Found entity 1: MuxJump File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/MuxJump.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file temporizador.v
    Info (12023): Found entity 1: temporizador File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/temporizador.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file muxinstrucao.v
    Info (12023): Found entity 1: MuxInstrucao File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/MuxInstrucao.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file input.v
    Info (12023): Found entity 1: Input File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/Input.v Line: 1
Critical Warning (10846): Verilog HDL Instantiation warning at UnidadeProcessamento.v(150): instance has no name File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/UnidadeProcessamento.v Line: 150
Info (12127): Elaborating entity "UnidadeProcessamento" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at UnidadeProcessamento.v(55): truncated value with size 32 to match size of target (1) File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/UnidadeProcessamento.v Line: 55
Info (12128): Elaborating entity "temporizador" for hierarchy "temporizador:temp" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/UnidadeProcessamento.v Line: 38
Info (12128): Elaborating entity "UnidadeDeControle" for hierarchy "UnidadeDeControle:UC" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/UnidadeProcessamento.v Line: 53
Info (12128): Elaborating entity "ContadordePrograma" for hierarchy "ContadordePrograma:PC" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/UnidadeProcessamento.v Line: 67
Info (12128): Elaborating entity "MemInstrucoes" for hierarchy "MemInstrucoes:IM" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/UnidadeProcessamento.v Line: 72
Warning (10030): Net "mem[255..68]" at MemInstrucoes.v(7) has no driver or initial value, using a default initial value '0' File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/MemInstrucoes.v Line: 7
Info (12128): Elaborating entity "BancoReg" for hierarchy "BancoReg:RB" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/UnidadeProcessamento.v Line: 83
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:OP" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/UnidadeProcessamento.v Line: 91
Warning (10230): Verilog HDL assignment warning at ALU.v(37): truncated value with size 32 to match size of target (1) File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/ALU.v Line: 37
Info (12128): Elaborating entity "MemDados" for hierarchy "MemDados:DM" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/UnidadeProcessamento.v Line: 98
Info (12128): Elaborating entity "MuxInstrucao" for hierarchy "MuxInstrucao:MI" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/UnidadeProcessamento.v Line: 103
Info (12128): Elaborating entity "MuxAlu" for hierarchy "MuxAlu:MA" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/UnidadeProcessamento.v Line: 108
Info (12128): Elaborating entity "MuxMemoria" for hierarchy "MuxMemoria:MM" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/UnidadeProcessamento.v Line: 113
Info (12128): Elaborating entity "MuxPC" for hierarchy "MuxPC:MPC" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/UnidadeProcessamento.v Line: 119
Info (12128): Elaborating entity "MuxJump" for hierarchy "MuxJump:MJMP" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/UnidadeProcessamento.v Line: 124
Info (12128): Elaborating entity "MuxJumpReg" for hierarchy "MuxJumpReg:MJR" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/UnidadeProcessamento.v Line: 129
Info (12128): Elaborating entity "Extensor16" for hierarchy "Extensor16:EXT1" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/UnidadeProcessamento.v Line: 132
Info (12128): Elaborating entity "Extensor26" for hierarchy "Extensor26:EXT2" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/UnidadeProcessamento.v Line: 135
Info (12128): Elaborating entity "EntradaSaida" for hierarchy "EntradaSaida:ES" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/UnidadeProcessamento.v Line: 140
Info (12128): Elaborating entity "display_verilog" for hierarchy "display_verilog:comb_7" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/UnidadeProcessamento.v Line: 150
Warning (10762): Verilog HDL Case Statement warning at display_verilog.v(32): can't check case statement for completeness because the case expression has too many possible states File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 32
Warning (10270): Verilog HDL Case Statement warning at display_verilog.v(32): incomplete case statement has no default case item File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 32
Warning (10270): Verilog HDL Case Statement warning at display_verilog.v(58): incomplete case statement has no default case item File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 58
Warning (10762): Verilog HDL Case Statement warning at display_verilog.v(74): can't check case statement for completeness because the case expression has too many possible states File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 74
Warning (10270): Verilog HDL Case Statement warning at display_verilog.v(74): incomplete case statement has no default case item File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 74
Warning (10270): Verilog HDL Case Statement warning at display_verilog.v(101): incomplete case statement has no default case item File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 101
Warning (10270): Verilog HDL Case Statement warning at display_verilog.v(117): incomplete case statement has no default case item File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 117
Warning (10762): Verilog HDL Case Statement warning at display_verilog.v(132): can't check case statement for completeness because the case expression has too many possible states File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 132
Warning (10270): Verilog HDL Case Statement warning at display_verilog.v(132): incomplete case statement has no default case item File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 132
Warning (10270): Verilog HDL Case Statement warning at display_verilog.v(159): incomplete case statement has no default case item File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 159
Warning (10270): Verilog HDL Case Statement warning at display_verilog.v(175): incomplete case statement has no default case item File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 175
Warning (10270): Verilog HDL Case Statement warning at display_verilog.v(190): incomplete case statement has no default case item File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 190
Warning (10762): Verilog HDL Case Statement warning at display_verilog.v(205): can't check case statement for completeness because the case expression has too many possible states File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 205
Warning (10270): Verilog HDL Case Statement warning at display_verilog.v(205): incomplete case statement has no default case item File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 205
Warning (10240): Verilog HDL Always Construct warning at display_verilog.v(23): inferring latch(es) for variable "saida2", which holds its previous value in one or more paths through the always construct File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 23
Warning (10240): Verilog HDL Always Construct warning at display_verilog.v(23): inferring latch(es) for variable "saida3", which holds its previous value in one or more paths through the always construct File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 23
Warning (10240): Verilog HDL Always Construct warning at display_verilog.v(23): inferring latch(es) for variable "saida4", which holds its previous value in one or more paths through the always construct File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 23
Warning (10240): Verilog HDL Always Construct warning at display_verilog.v(23): inferring latch(es) for variable "saida1", which holds its previous value in one or more paths through the always construct File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 23
Warning (10240): Verilog HDL Always Construct warning at display_verilog.v(23): inferring latch(es) for variable "d1", which holds its previous value in one or more paths through the always construct File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 23
Warning (10240): Verilog HDL Always Construct warning at display_verilog.v(23): inferring latch(es) for variable "d2", which holds its previous value in one or more paths through the always construct File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 23
Warning (10240): Verilog HDL Always Construct warning at display_verilog.v(23): inferring latch(es) for variable "d3", which holds its previous value in one or more paths through the always construct File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 23
Warning (10240): Verilog HDL Always Construct warning at display_verilog.v(23): inferring latch(es) for variable "d4", which holds its previous value in one or more paths through the always construct File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 23
Warning (10270): Verilog HDL Case Statement warning at display_verilog.v(236): incomplete case statement has no default case item File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 236
Warning (10270): Verilog HDL Case Statement warning at display_verilog.v(259): incomplete case statement has no default case item File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 259
Warning (10270): Verilog HDL Case Statement warning at display_verilog.v(274): incomplete case statement has no default case item File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 274
Warning (10240): Verilog HDL Always Construct warning at display_verilog.v(226): inferring latch(es) for variable "saida_clock2", which holds its previous value in one or more paths through the always construct File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 226
Warning (10240): Verilog HDL Always Construct warning at display_verilog.v(226): inferring latch(es) for variable "saida_clock1", which holds its previous value in one or more paths through the always construct File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 226
Warning (10240): Verilog HDL Always Construct warning at display_verilog.v(226): inferring latch(es) for variable "c1", which holds its previous value in one or more paths through the always construct File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 226
Warning (10240): Verilog HDL Always Construct warning at display_verilog.v(226): inferring latch(es) for variable "c2", which holds its previous value in one or more paths through the always construct File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 226
Info (10041): Inferred latch for "saida_clock1[0]" at display_verilog.v(252) File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 252
Info (10041): Inferred latch for "saida_clock1[1]" at display_verilog.v(252) File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 252
Info (10041): Inferred latch for "saida_clock1[2]" at display_verilog.v(252) File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 252
Info (10041): Inferred latch for "saida_clock1[3]" at display_verilog.v(252) File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 252
Info (10041): Inferred latch for "saida_clock1[4]" at display_verilog.v(252) File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 252
Info (10041): Inferred latch for "saida_clock1[5]" at display_verilog.v(252) File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 252
Info (10041): Inferred latch for "saida_clock1[6]" at display_verilog.v(252) File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 252
Info (10041): Inferred latch for "saida_clock2[0]" at display_verilog.v(252) File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 252
Info (10041): Inferred latch for "saida_clock2[1]" at display_verilog.v(252) File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 252
Info (10041): Inferred latch for "saida_clock2[2]" at display_verilog.v(252) File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 252
Info (10041): Inferred latch for "saida_clock2[3]" at display_verilog.v(252) File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 252
Info (10041): Inferred latch for "saida_clock2[4]" at display_verilog.v(252) File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 252
Info (10041): Inferred latch for "saida_clock2[5]" at display_verilog.v(252) File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 252
Info (10041): Inferred latch for "saida_clock2[6]" at display_verilog.v(252) File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 252
Info (10041): Inferred latch for "saida1[0]" at display_verilog.v(49) File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 49
Info (10041): Inferred latch for "saida1[1]" at display_verilog.v(49) File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 49
Info (10041): Inferred latch for "saida1[2]" at display_verilog.v(49) File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 49
Info (10041): Inferred latch for "saida1[3]" at display_verilog.v(49) File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 49
Info (10041): Inferred latch for "saida1[4]" at display_verilog.v(49) File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 49
Info (10041): Inferred latch for "saida1[5]" at display_verilog.v(49) File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 49
Info (10041): Inferred latch for "saida1[6]" at display_verilog.v(49) File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 49
Info (10041): Inferred latch for "saida4[0]" at display_verilog.v(49) File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 49
Info (10041): Inferred latch for "saida4[1]" at display_verilog.v(49) File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 49
Info (10041): Inferred latch for "saida4[2]" at display_verilog.v(49) File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 49
Info (10041): Inferred latch for "saida4[3]" at display_verilog.v(49) File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 49
Info (10041): Inferred latch for "saida4[4]" at display_verilog.v(49) File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 49
Info (10041): Inferred latch for "saida4[5]" at display_verilog.v(49) File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 49
Info (10041): Inferred latch for "saida4[6]" at display_verilog.v(49) File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 49
Info (10041): Inferred latch for "saida3[0]" at display_verilog.v(49) File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 49
Info (10041): Inferred latch for "saida3[1]" at display_verilog.v(49) File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 49
Info (10041): Inferred latch for "saida3[2]" at display_verilog.v(49) File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 49
Info (10041): Inferred latch for "saida3[3]" at display_verilog.v(49) File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 49
Info (10041): Inferred latch for "saida3[4]" at display_verilog.v(49) File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 49
Info (10041): Inferred latch for "saida3[5]" at display_verilog.v(49) File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 49
Info (10041): Inferred latch for "saida3[6]" at display_verilog.v(49) File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 49
Info (10041): Inferred latch for "saida2[0]" at display_verilog.v(49) File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 49
Info (10041): Inferred latch for "saida2[1]" at display_verilog.v(49) File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 49
Info (10041): Inferred latch for "saida2[2]" at display_verilog.v(49) File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 49
Info (10041): Inferred latch for "saida2[3]" at display_verilog.v(49) File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 49
Info (10041): Inferred latch for "saida2[4]" at display_verilog.v(49) File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 49
Info (10041): Inferred latch for "saida2[5]" at display_verilog.v(49) File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 49
Info (10041): Inferred latch for "saida2[6]" at display_verilog.v(49) File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 49
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MemDados:DM|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276031): Inferred altsyncram megafunction from the following design logic: "MemInstrucoes:IM|Mux0_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 28
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to UnidadeProcessamento.UnidadeProcessamento0.rtl.mif
Info (278001): Inferred 13 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ALU:OP|Mod0" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/ALU.v Line: 29
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ALU:OP|Mult0" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/ALU.v Line: 30
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ALU:OP|Div0" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/ALU.v Line: 31
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display_verilog:comb_7|Mod2" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 152
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display_verilog:comb_7|Mod0" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 94
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display_verilog:comb_7|Mod1" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 95
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display_verilog:comb_7|Div0" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 153
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display_verilog:comb_7|Mod3" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 154
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display_verilog:comb_7|Div1" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 155
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display_verilog:comb_7|Mod4" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 156
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display_verilog:comb_7|Div2" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 157
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display_verilog:comb_7|Mod5" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 256
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display_verilog:comb_7|Div3" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 257
Info (12130): Elaborated megafunction instantiation "MemDados:DM|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "MemDados:DM|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a3d1.tdf
    Info (12023): Found entity 1: altsyncram_a3d1 File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/altsyncram_a3d1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "MemInstrucoes:IM|altsyncram:Mux0_rtl_0"
Info (12133): Instantiated megafunction "MemInstrucoes:IM|altsyncram:Mux0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "28"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "UnidadeProcessamento.UnidadeProcessamento0.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5c21.tdf
    Info (12023): Found entity 1: altsyncram_5c21 File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/altsyncram_5c21.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "ALU:OP|lpm_divide:Mod0" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/ALU.v Line: 29
Info (12133): Instantiated megafunction "ALU:OP|lpm_divide:Mod0" with the following parameter: File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/ALU.v Line: 29
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_kcm.tdf
    Info (12023): Found entity 1: lpm_divide_kcm File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/lpm_divide_kcm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/sign_div_unsign_9nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf
    Info (12023): Found entity 1: alt_u_div_6af File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_6af.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/add_sub_7pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/add_sub_8pc.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "ALU:OP|lpm_mult:Mult0" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/ALU.v Line: 30
Info (12133): Instantiated megafunction "ALU:OP|lpm_mult:Mult0" with the following parameter: File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/ALU.v Line: 30
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/mult_7dt.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "ALU:OP|lpm_divide:Div0" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/ALU.v Line: 31
Info (12133): Instantiated megafunction "ALU:OP|lpm_divide:Div0" with the following parameter: File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/ALU.v Line: 31
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf
    Info (12023): Found entity 1: lpm_divide_hkm File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/lpm_divide_hkm.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "display_verilog:comb_7|lpm_divide:Mod2" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 152
Info (12133): Instantiated megafunction "display_verilog:comb_7|lpm_divide:Mod2" with the following parameter: File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 152
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3bm.tdf
    Info (12023): Found entity 1: lpm_divide_3bm File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/lpm_divide_3bm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/sign_div_unsign_olh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf
    Info (12023): Found entity 1: alt_u_div_47f File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "display_verilog:comb_7|lpm_divide:Mod0" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 94
Info (12133): Instantiated megafunction "display_verilog:comb_7|lpm_divide:Mod0" with the following parameter: File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 94
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_6bm.tdf
    Info (12023): Found entity 1: lpm_divide_6bm File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/lpm_divide_6bm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_rlh File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/sign_div_unsign_rlh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf
    Info (12023): Found entity 1: alt_u_div_a7f File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_a7f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "display_verilog:comb_7|lpm_divide:Mod1" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 95
Info (12133): Instantiated megafunction "display_verilog:comb_7|lpm_divide:Mod1" with the following parameter: File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 95
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_l9m.tdf
    Info (12023): Found entity 1: lpm_divide_l9m File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/lpm_divide_l9m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf
    Info (12023): Found entity 1: sign_div_unsign_akh File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/sign_div_unsign_akh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf
    Info (12023): Found entity 1: alt_u_div_84f File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_84f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "display_verilog:comb_7|lpm_divide:Div0" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 153
Info (12133): Instantiated megafunction "display_verilog:comb_7|lpm_divide:Div0" with the following parameter: File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 153
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf
    Info (12023): Found entity 1: lpm_divide_0jm File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/lpm_divide_0jm.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "display_verilog:comb_7|lpm_divide:Div1" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 155
Info (12133): Instantiated megafunction "display_verilog:comb_7|lpm_divide:Div1" with the following parameter: File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 155
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3jm.tdf
    Info (12023): Found entity 1: lpm_divide_3jm File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/lpm_divide_3jm.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "display_verilog:comb_7|lpm_divide:Div2" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 157
Info (12133): Instantiated megafunction "display_verilog:comb_7|lpm_divide:Div2" with the following parameter: File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 157
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_dkm.tdf
    Info (12023): Found entity 1: lpm_divide_dkm File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/lpm_divide_dkm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_5nh File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/sign_div_unsign_5nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_u9f.tdf
    Info (12023): Found entity 1: alt_u_div_u9f File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_u9f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "display_verilog:comb_7|lpm_divide:Mod5" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 256
Info (12133): Instantiated megafunction "display_verilog:comb_7|lpm_divide:Mod5" with the following parameter: File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 256
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_vam.tdf
    Info (12023): Found entity 1: lpm_divide_vam File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/lpm_divide_vam.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf
    Info (12023): Found entity 1: sign_div_unsign_klh File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/sign_div_unsign_klh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_s6f.tdf
    Info (12023): Found entity 1: alt_u_div_s6f File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_s6f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "display_verilog:comb_7|lpm_divide:Div3" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 257
Info (12133): Instantiated megafunction "display_verilog:comb_7|lpm_divide:Div3" with the following parameter: File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 257
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_sim.tdf
    Info (12023): Found entity 1: lpm_divide_sim File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/lpm_divide_sim.tdf Line: 24
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "ALU:OP|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/mult_7dt.tdf Line: 66
        Warning (14320): Synthesized away node "ALU:OP|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/mult_7dt.tdf Line: 90
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 84 buffer(s)
    Info (13019): Ignored 84 SOFT buffer(s)
Warning (13012): Latch display_verilog:comb_7|saida1[0] has unsafe behavior File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EntradaSaida:ES|ant[31] File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v Line: 8
Warning (13012): Latch display_verilog:comb_7|saida1[1] has unsafe behavior File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EntradaSaida:ES|ant[31] File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v Line: 8
Warning (13012): Latch display_verilog:comb_7|saida1[2] has unsafe behavior File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EntradaSaida:ES|ant[31] File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v Line: 8
Warning (13012): Latch display_verilog:comb_7|saida1[3] has unsafe behavior File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EntradaSaida:ES|ant[31] File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v Line: 8
Warning (13012): Latch display_verilog:comb_7|saida1[4] has unsafe behavior File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EntradaSaida:ES|ant[8] File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v Line: 8
Warning (13012): Latch display_verilog:comb_7|saida1[5] has unsafe behavior File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EntradaSaida:ES|ant[31] File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v Line: 8
Warning (13012): Latch display_verilog:comb_7|saida1[6] has unsafe behavior File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EntradaSaida:ES|ant[31] File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v Line: 8
Warning (13012): Latch display_verilog:comb_7|saida2[0] has unsafe behavior File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EntradaSaida:ES|ant[31] File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v Line: 8
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal EntradaSaida:ES|ant[30] File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v Line: 8
Warning (13012): Latch display_verilog:comb_7|saida2[1] has unsafe behavior File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EntradaSaida:ES|ant[31] File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v Line: 8
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal EntradaSaida:ES|ant[30] File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v Line: 8
Warning (13012): Latch display_verilog:comb_7|saida2[2] has unsafe behavior File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EntradaSaida:ES|ant[31] File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v Line: 8
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal EntradaSaida:ES|ant[30] File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v Line: 8
Warning (13012): Latch display_verilog:comb_7|saida2[3] has unsafe behavior File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EntradaSaida:ES|ant[31] File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v Line: 8
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal EntradaSaida:ES|ant[30] File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v Line: 8
Warning (13012): Latch display_verilog:comb_7|saida2[4] has unsafe behavior File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EntradaSaida:ES|ant[31] File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v Line: 8
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal EntradaSaida:ES|ant[30] File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v Line: 8
Warning (13012): Latch display_verilog:comb_7|saida2[5] has unsafe behavior File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EntradaSaida:ES|ant[31] File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v Line: 8
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal EntradaSaida:ES|ant[30] File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v Line: 8
Warning (13012): Latch display_verilog:comb_7|saida2[6] has unsafe behavior File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EntradaSaida:ES|ant[31] File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v Line: 8
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal EntradaSaida:ES|ant[30] File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v Line: 8
Warning (13012): Latch display_verilog:comb_7|saida3[0] has unsafe behavior File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EntradaSaida:ES|ant[30] File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v Line: 8
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal EntradaSaida:ES|ant[31] File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v Line: 8
Warning (13012): Latch display_verilog:comb_7|saida3[1] has unsafe behavior File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EntradaSaida:ES|ant[30] File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v Line: 8
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal EntradaSaida:ES|ant[31] File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v Line: 8
Warning (13012): Latch display_verilog:comb_7|saida3[2] has unsafe behavior File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EntradaSaida:ES|ant[30] File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v Line: 8
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal EntradaSaida:ES|ant[31] File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v Line: 8
Warning (13012): Latch display_verilog:comb_7|saida3[3] has unsafe behavior File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EntradaSaida:ES|ant[30] File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v Line: 8
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal EntradaSaida:ES|ant[31] File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v Line: 8
Warning (13012): Latch display_verilog:comb_7|saida3[4] has unsafe behavior File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EntradaSaida:ES|ant[30] File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v Line: 8
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal EntradaSaida:ES|ant[31] File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v Line: 8
Warning (13012): Latch display_verilog:comb_7|saida3[5] has unsafe behavior File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EntradaSaida:ES|ant[30] File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v Line: 8
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal EntradaSaida:ES|ant[31] File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v Line: 8
Warning (13012): Latch display_verilog:comb_7|saida3[6] has unsafe behavior File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EntradaSaida:ES|ant[30] File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v Line: 8
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal EntradaSaida:ES|ant[31] File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v Line: 8
Warning (13012): Latch display_verilog:comb_7|saida4[0] has unsafe behavior File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal display_verilog:comb_7|Equal32~synth File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 209
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal EntradaSaida:ES|ant[31] File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v Line: 8
Warning (13012): Latch display_verilog:comb_7|saida4[1] has unsafe behavior File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal display_verilog:comb_7|Equal31~synth File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 208
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal EntradaSaida:ES|ant[31] File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v Line: 8
Warning (13012): Latch display_verilog:comb_7|saida4[2] has unsafe behavior File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal display_verilog:comb_7|Equal31~synth File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 208
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal EntradaSaida:ES|ant[31] File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v Line: 8
Warning (13012): Latch display_verilog:comb_7|saida4[3] has unsafe behavior File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal display_verilog:comb_7|Equal31~synth File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 208
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal EntradaSaida:ES|ant[31] File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v Line: 8
Warning (13012): Latch display_verilog:comb_7|saida4[4] has unsafe behavior File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal display_verilog:comb_7|Equal32~synth File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 209
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal EntradaSaida:ES|ant[31] File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v Line: 8
Warning (13012): Latch display_verilog:comb_7|saida4[5] has unsafe behavior File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal display_verilog:comb_7|Equal35~synth File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 212
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal EntradaSaida:ES|ant[31] File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v Line: 8
Warning (13012): Latch display_verilog:comb_7|saida4[6] has unsafe behavior File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal display_verilog:comb_7|Equal31~synth File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 208
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal EntradaSaida:ES|ant[31] File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v Line: 8
Warning (13012): Latch display_verilog:comb_7|saida_clock1[0] has unsafe behavior File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 252
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ContadordePrograma:PC|adressOut[4] File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/ContadordePrograma.v Line: 13
Warning (13012): Latch display_verilog:comb_7|saida_clock1[1] has unsafe behavior File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 252
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ContadordePrograma:PC|adressOut[4] File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/ContadordePrograma.v Line: 13
Warning (13012): Latch display_verilog:comb_7|saida_clock1[2] has unsafe behavior File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 252
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ContadordePrograma:PC|adressOut[0] File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/ContadordePrograma.v Line: 13
Warning (13012): Latch display_verilog:comb_7|saida_clock1[3] has unsafe behavior File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 252
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ContadordePrograma:PC|adressOut[4] File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/ContadordePrograma.v Line: 13
Warning (13012): Latch display_verilog:comb_7|saida_clock1[4] has unsafe behavior File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 252
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ContadordePrograma:PC|adressOut[0] File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/ContadordePrograma.v Line: 13
Warning (13012): Latch display_verilog:comb_7|saida_clock1[5] has unsafe behavior File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 252
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ContadordePrograma:PC|adressOut[4] File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/ContadordePrograma.v Line: 13
Warning (13012): Latch display_verilog:comb_7|saida_clock1[6] has unsafe behavior File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 252
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ContadordePrograma:PC|adressOut[4] File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/ContadordePrograma.v Line: 13
Warning (13012): Latch display_verilog:comb_7|saida_clock2[0] has unsafe behavior File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 252
    Warning (13013): Ports D and ENA on the latch are fed by the same signal display_verilog:comb_7|Equal52~synth File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 278
Warning (13012): Latch display_verilog:comb_7|saida_clock2[1] has unsafe behavior File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 252
    Warning (13013): Ports D and ENA on the latch are fed by the same signal display_verilog:comb_7|Equal51~synth File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 277
Warning (13012): Latch display_verilog:comb_7|saida_clock2[2] has unsafe behavior File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 252
    Warning (13013): Ports D and ENA on the latch are fed by the same signal display_verilog:comb_7|Equal51~synth File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 277
Warning (13012): Latch display_verilog:comb_7|saida_clock2[3] has unsafe behavior File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 252
    Warning (13013): Ports D and ENA on the latch are fed by the same signal display_verilog:comb_7|Equal51~synth File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 277
Warning (13012): Latch display_verilog:comb_7|saida_clock2[4] has unsafe behavior File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 252
    Warning (13013): Ports D and ENA on the latch are fed by the same signal display_verilog:comb_7|Equal52~synth File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 278
Warning (13012): Latch display_verilog:comb_7|saida_clock2[5] has unsafe behavior File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 252
    Warning (13013): Ports D and ENA on the latch are fed by the same signal display_verilog:comb_7|Equal55~synth File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 281
Warning (13012): Latch display_verilog:comb_7|saida_clock2[6] has unsafe behavior File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 252
    Warning (13013): Ports D and ENA on the latch are fed by the same signal display_verilog:comb_7|Equal51~synth File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v Line: 277
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "traco_display[0]" is stuck at GND File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/UnidadeProcessamento.v Line: 31
    Warning (13410): Pin "traco_display[1]" is stuck at GND File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/UnidadeProcessamento.v Line: 31
Info (286030): Timing-Driven Synthesis is running
Info (17049): 33 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "display_verilog:comb_7|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_31_result_int[0]~0" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf Line: 151
    Info (17048): Logic cell "display_verilog:comb_7|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[0]~10" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf Line: 166
    Info (17048): Logic cell "display_verilog:comb_7|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[0]~10" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf Line: 171
    Info (17048): Logic cell "display_verilog:comb_7|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[0]~10" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf Line: 176
    Info (17048): Logic cell "display_verilog:comb_7|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[0]~10" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf Line: 181
    Info (17048): Logic cell "display_verilog:comb_7|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[0]~10" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf Line: 36
    Info (17048): Logic cell "display_verilog:comb_7|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_11_result_int[0]~10" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf Line: 41
    Info (17048): Logic cell "display_verilog:comb_7|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_12_result_int[0]~10" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf Line: 46
    Info (17048): Logic cell "display_verilog:comb_7|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_13_result_int[0]~10" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf Line: 51
    Info (17048): Logic cell "display_verilog:comb_7|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_14_result_int[0]~10" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf Line: 56
    Info (17048): Logic cell "display_verilog:comb_7|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_15_result_int[0]~10" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf Line: 61
    Info (17048): Logic cell "display_verilog:comb_7|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_16_result_int[0]~10" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf Line: 66
    Info (17048): Logic cell "display_verilog:comb_7|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_17_result_int[0]~10" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf Line: 71
    Info (17048): Logic cell "display_verilog:comb_7|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_18_result_int[0]~10" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf Line: 76
    Info (17048): Logic cell "display_verilog:comb_7|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_19_result_int[0]~10" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf Line: 81
    Info (17048): Logic cell "display_verilog:comb_7|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_20_result_int[0]~10" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf Line: 91
    Info (17048): Logic cell "display_verilog:comb_7|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_21_result_int[0]~10" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf Line: 96
    Info (17048): Logic cell "display_verilog:comb_7|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_22_result_int[0]~10" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf Line: 101
    Info (17048): Logic cell "display_verilog:comb_7|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_23_result_int[0]~10" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf Line: 106
    Info (17048): Logic cell "display_verilog:comb_7|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_24_result_int[0]~10" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf Line: 111
    Info (17048): Logic cell "display_verilog:comb_7|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_25_result_int[0]~10" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf Line: 116
    Info (17048): Logic cell "display_verilog:comb_7|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_26_result_int[0]~10" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf Line: 121
    Info (17048): Logic cell "display_verilog:comb_7|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_27_result_int[0]~10" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf Line: 126
    Info (17048): Logic cell "display_verilog:comb_7|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_28_result_int[0]~10" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf Line: 131
    Info (17048): Logic cell "display_verilog:comb_7|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_29_result_int[0]~10" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf Line: 136
    Info (17048): Logic cell "display_verilog:comb_7|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_30_result_int[0]~10" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf Line: 146
    Info (17048): Logic cell "display_verilog:comb_7|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_31_result_int[0]~0" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf Line: 151
    Info (17048): Logic cell "display_verilog:comb_7|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[0]~10" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf Line: 181
    Info (17048): Logic cell "display_verilog:comb_7|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[0]~10" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf Line: 36
    Info (17048): Logic cell "display_verilog:comb_7|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_11_result_int[0]~10" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf Line: 41
    Info (17048): Logic cell "display_verilog:comb_7|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_12_result_int[0]~10" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf Line: 46
    Info (17048): Logic cell "display_verilog:comb_7|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_13_result_int[0]~10" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf Line: 51
    Info (17048): Logic cell "display_verilog:comb_7|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_14_result_int[0]~10" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf Line: 56
    Info (17048): Logic cell "display_verilog:comb_7|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_15_result_int[0]~10" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf Line: 61
    Info (17048): Logic cell "display_verilog:comb_7|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_16_result_int[0]~10" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf Line: 66
    Info (17048): Logic cell "display_verilog:comb_7|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_17_result_int[0]~10" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf Line: 71
    Info (17048): Logic cell "display_verilog:comb_7|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_18_result_int[0]~10" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf Line: 76
    Info (17048): Logic cell "display_verilog:comb_7|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_19_result_int[0]~10" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf Line: 81
    Info (17048): Logic cell "display_verilog:comb_7|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_20_result_int[0]~10" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf Line: 91
    Info (17048): Logic cell "display_verilog:comb_7|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_21_result_int[0]~10" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf Line: 96
    Info (17048): Logic cell "display_verilog:comb_7|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_22_result_int[0]~10" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf Line: 101
    Info (17048): Logic cell "display_verilog:comb_7|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_23_result_int[0]~10" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf Line: 106
    Info (17048): Logic cell "display_verilog:comb_7|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_24_result_int[0]~10" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf Line: 111
    Info (17048): Logic cell "display_verilog:comb_7|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_25_result_int[0]~10" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf Line: 116
    Info (17048): Logic cell "display_verilog:comb_7|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_26_result_int[0]~10" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf Line: 121
    Info (17048): Logic cell "display_verilog:comb_7|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_27_result_int[0]~10" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf Line: 126
    Info (17048): Logic cell "display_verilog:comb_7|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_28_result_int[0]~10" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf Line: 131
    Info (17048): Logic cell "display_verilog:comb_7|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_29_result_int[0]~10" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf Line: 136
    Info (17048): Logic cell "display_verilog:comb_7|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_30_result_int[0]~10" File: d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf Line: 146
Info (144001): Generated suppressed messages file d:/Users/Raphael/Desktop/LAB COMP/Teste2/output_files/UnidadeProcessamento.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 9091 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 44 output pins
    Info (21061): Implemented 8974 logic cells
    Info (21064): Implemented 60 RAM segments
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 147 warnings
    Info: Peak virtual memory: 4864 megabytes
    Info: Processing ended: Wed Jul 03 21:00:21 2019
    Info: Elapsed time: 00:00:57
    Info: Total CPU time (on all processors): 00:01:24


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in d:/Users/Raphael/Desktop/LAB COMP/Teste2/output_files/UnidadeProcessamento.map.smsg.


