

================================================================
== Vivado HLS Report for 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_13u_softmax_config12_s'
================================================================
* Date:           Tue Apr  9 23:32:21 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.493 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       43|       43| 0.215 us | 0.215 us |   13|   13| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                                                      |                                                           |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                               Instance                               |                           Module                          |   min   |   max   |    min    |    max    | min | max |   Type   |
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_436  |reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s  |        2|        2| 10.000 ns | 10.000 ns |    1|    1| function |
        |grp_reduce_ap_fixed_18_8_0_0_0_5_Op_add_ap_fixed_18_8_0_0_0_s_fu_456  |reduce_ap_fixed_18_8_0_0_0_5_Op_add_ap_fixed_18_8_0_0_0_s  |        2|        2| 10.000 ns | 10.000 ns |    3|    3| function |
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|   1413|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      1|     502|    994|    -|
|Memory           |        2|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    459|    -|
|Register         |        -|      -|    1455|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      1|    1957|   2866|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |   ~0  |       1|      5|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+-------+-----+-----+-----+
    |                               Instance                               |                           Module                          | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+-------+-----+-----+-----+
    |myproject_axi_mul_17ns_18s_26_2_1_U1051                               |myproject_axi_mul_17ns_18s_26_2_1                          |        0|      1|   75|    2|    0|
    |grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_436  |reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s  |        0|      0|  353|  653|    0|
    |grp_reduce_ap_fixed_18_8_0_0_0_5_Op_add_ap_fixed_18_8_0_0_0_s_fu_456  |reduce_ap_fixed_18_8_0_0_0_5_Op_add_ap_fixed_18_8_0_0_0_s  |        0|      0|   74|  339|    0|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+-------+-----+-----+-----+
    |Total                                                                 |                                                           |        0|      1|  502|  994|    0|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |exp_table1_U     |softmax_stable_array_array_ap_fixed_16_6_5_3_0_13u_softmax_config12_s_exp_tabxdS  |        1|  0|   0|    0|  1024|   17|     1|        17408|
    |invert_table2_U  |softmax_stable_array_array_ap_fixed_16_6_5_3_0_13u_softmax_config12_s_invert_yd2  |        1|  0|   0|    0|  1024|   18|     1|        18432|
    +-----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                                                                                  |        2|  0|   0|    0|  2048|   35|     2|        35840|
    +-----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_22_fu_1945_p2              |     +    |      0|  0|  25|          18|          18|
    |p_Val2_26_fu_2031_p2              |     +    |      0|  0|  25|          18|          18|
    |ret_V_1_fu_2017_p2                |     +    |      0|  0|  26|          19|          19|
    |ret_V_fu_1931_p2                  |     +    |      0|  0|  26|          19|          19|
    |sub_ln1193_10_fu_1209_p2          |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_11_fu_1264_p2          |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_12_fu_1319_p2          |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_1_fu_714_p2            |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_2_fu_769_p2            |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_3_fu_824_p2            |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_4_fu_879_p2            |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_5_fu_934_p2            |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_6_fu_989_p2            |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_7_fu_1044_p2           |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_8_fu_1099_p2           |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_9_fu_1154_p2           |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_fu_659_p2              |     -    |      0|  0|  24|          17|          17|
    |and_ln786_10_fu_1237_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln786_11_fu_1292_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln786_12_fu_1347_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln786_1_fu_742_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_2_fu_797_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_3_fu_852_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_4_fu_907_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_5_fu_962_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_6_fu_1017_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_7_fu_1072_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_8_fu_1127_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_9_fu_1182_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_fu_687_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_01001         |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op496         |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op58          |    and   |      0|  0|   2|           1|           1|
    |underflow_1_fu_2049_p2            |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_1963_p2              |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1496_10_fu_633_p2          |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_11_fu_643_p2          |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_1_fu_531_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_2_fu_561_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_3_fu_535_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_4_fu_539_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_5_fu_585_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_6_fu_623_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_7_fu_543_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_8_fu_547_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_9_fu_609_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_fu_527_p2             |   icmp   |      0|  0|  13|          16|          16|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |or_ln340_10_fu_1255_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln340_11_fu_1310_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln340_12_fu_1365_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln340_13_fu_1981_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln340_14_fu_2067_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln340_1_fu_760_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_2_fu_815_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_3_fu_870_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_4_fu_925_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_5_fu_980_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_6_fu_1035_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_7_fu_1090_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_8_fu_1145_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_9_fu_1200_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_705_p2                |    or    |      0|  0|   2|           1|           1|
    |p_Val2_23_fu_2003_p3              |  select  |      0|  0|  18|           1|          18|
    |select_ln340_10_fu_1551_p3        |  select  |      0|  0|  10|           1|           9|
    |select_ln340_12_fu_1585_p3        |  select  |      0|  0|  10|           1|           9|
    |select_ln340_14_fu_1619_p3        |  select  |      0|  0|  10|           1|           9|
    |select_ln340_16_fu_1653_p3        |  select  |      0|  0|  10|           1|           9|
    |select_ln340_18_fu_1687_p3        |  select  |      0|  0|  10|           1|           9|
    |select_ln340_20_fu_1721_p3        |  select  |      0|  0|  10|           1|           9|
    |select_ln340_22_fu_1755_p3        |  select  |      0|  0|  10|           1|           9|
    |select_ln340_24_fu_1789_p3        |  select  |      0|  0|  10|           1|           9|
    |select_ln340_26_fu_1987_p3        |  select  |      0|  0|  18|           1|          17|
    |select_ln340_28_fu_2083_p3        |  select  |      0|  0|  10|           1|           9|
    |select_ln340_2_fu_1415_p3         |  select  |      0|  0|  10|           1|           9|
    |select_ln340_4_fu_1449_p3         |  select  |      0|  0|  10|           1|           9|
    |select_ln340_6_fu_1483_p3         |  select  |      0|  0|  10|           1|           9|
    |select_ln340_8_fu_1517_p3         |  select  |      0|  0|  10|           1|           9|
    |select_ln340_fu_1381_p3           |  select  |      0|  0|  10|           1|           9|
    |select_ln388_10_fu_1729_p3        |  select  |      0|  0|  11|           1|          11|
    |select_ln388_11_fu_1763_p3        |  select  |      0|  0|  11|           1|          11|
    |select_ln388_12_fu_1797_p3        |  select  |      0|  0|  11|           1|          11|
    |select_ln388_13_fu_1995_p3        |  select  |      0|  0|  19|           1|          19|
    |select_ln388_14_fu_2091_p3        |  select  |      0|  0|  11|           1|          11|
    |select_ln388_1_fu_1423_p3         |  select  |      0|  0|  11|           1|          11|
    |select_ln388_2_fu_1457_p3         |  select  |      0|  0|  11|           1|          11|
    |select_ln388_3_fu_1491_p3         |  select  |      0|  0|  11|           1|          11|
    |select_ln388_4_fu_1525_p3         |  select  |      0|  0|  11|           1|          11|
    |select_ln388_5_fu_1559_p3         |  select  |      0|  0|  11|           1|          11|
    |select_ln388_6_fu_1593_p3         |  select  |      0|  0|  11|           1|          11|
    |select_ln388_7_fu_1627_p3         |  select  |      0|  0|  11|           1|          11|
    |select_ln388_8_fu_1661_p3         |  select  |      0|  0|  11|           1|          11|
    |select_ln388_9_fu_1695_p3         |  select  |      0|  0|  11|           1|          11|
    |select_ln388_fu_1389_p3           |  select  |      0|  0|  11|           1|          11|
    |select_ln65_10_fu_637_p3          |  select  |      0|  0|  16|           1|          16|
    |select_ln65_1_fu_556_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln65_2_fu_567_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln65_3_fu_575_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln65_4_fu_580_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln65_5_fu_591_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln65_6_fu_627_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln65_7_fu_599_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln65_8_fu_604_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln65_9_fu_615_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln65_fu_551_p3             |  select  |      0|  0|  16|           1|          16|
    |x_max_V_fu_647_p3                 |  select  |      0|  0|  16|           1|          16|
    |y_V_10_fu_1737_p3                 |  select  |      0|  0|  10|           1|          10|
    |y_V_11_fu_1771_p3                 |  select  |      0|  0|  10|           1|          10|
    |y_V_12_fu_1805_p3                 |  select  |      0|  0|  10|           1|          10|
    |y_V_13_fu_2099_p3                 |  select  |      0|  0|  10|           1|          10|
    |y_V_1_fu_1431_p3                  |  select  |      0|  0|  10|           1|          10|
    |y_V_2_fu_1465_p3                  |  select  |      0|  0|  10|           1|          10|
    |y_V_3_fu_1499_p3                  |  select  |      0|  0|  10|           1|          10|
    |y_V_4_fu_1533_p3                  |  select  |      0|  0|  10|           1|          10|
    |y_V_5_fu_1567_p3                  |  select  |      0|  0|  10|           1|          10|
    |y_V_6_fu_1601_p3                  |  select  |      0|  0|  10|           1|          10|
    |y_V_7_fu_1635_p3                  |  select  |      0|  0|  10|           1|          10|
    |y_V_8_fu_1669_p3                  |  select  |      0|  0|  10|           1|          10|
    |y_V_9_fu_1703_p3                  |  select  |      0|  0|  10|           1|          10|
    |y_V_fu_1397_p3                    |  select  |      0|  0|  10|           1|          10|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_10_fu_1249_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_11_fu_1304_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_12_fu_1359_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_13_fu_693_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_14_fu_748_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_15_fu_803_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_16_fu_858_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_17_fu_913_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_18_fu_968_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_19_fu_1023_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_1_fu_754_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_20_fu_1078_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_21_fu_1133_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_22_fu_1188_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_23_fu_1243_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_24_fu_1298_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_25_fu_1353_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_26_fu_1969_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_27_fu_1975_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_28_fu_2055_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_29_fu_2061_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_2_fu_809_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_3_fu_864_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_4_fu_919_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_5_fu_974_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_6_fu_1029_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_7_fu_1084_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_8_fu_1139_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_9_fu_1194_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_fu_699_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_10_fu_1231_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_11_fu_1286_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_12_fu_1341_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_13_fu_1957_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_14_fu_2043_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_1_fu_736_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_2_fu_791_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_3_fu_846_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_4_fu_901_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_5_fu_956_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_6_fu_1011_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_7_fu_1066_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_8_fu_1121_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_9_fu_1176_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_fu_681_p2               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|1413|         625|        1265|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                       Name                                      | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                                                        |  59|         14|    1|         14|
    |ap_enable_reg_pp0_iter0                                                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                                                          |   9|          2|    1|          2|
    |data_V_data_0_V_blk_n                                                            |   9|          2|    1|          2|
    |data_V_data_10_V_blk_n                                                           |   9|          2|    1|          2|
    |data_V_data_11_V_blk_n                                                           |   9|          2|    1|          2|
    |data_V_data_12_V_blk_n                                                           |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n                                                            |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n                                                            |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n                                                            |   9|          2|    1|          2|
    |data_V_data_4_V_blk_n                                                            |   9|          2|    1|          2|
    |data_V_data_5_V_blk_n                                                            |   9|          2|    1|          2|
    |data_V_data_6_V_blk_n                                                            |   9|          2|    1|          2|
    |data_V_data_7_V_blk_n                                                            |   9|          2|    1|          2|
    |data_V_data_8_V_blk_n                                                            |   9|          2|    1|          2|
    |data_V_data_9_V_blk_n                                                            |   9|          2|    1|          2|
    |exp_table1_address0                                                              |  59|         14|   10|        140|
    |grp_fu_389_p0                                                                    |  59|         14|   17|        238|
    |grp_fu_389_p1                                                                    |  15|          3|   18|         54|
    |grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_436_x_V_offset  |  15|          3|    5|         15|
    |res_V_data_0_V_blk_n                                                             |   9|          2|    1|          2|
    |res_V_data_10_V_blk_n                                                            |   9|          2|    1|          2|
    |res_V_data_11_V_blk_n                                                            |   9|          2|    1|          2|
    |res_V_data_12_V_blk_n                                                            |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n                                                             |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n                                                             |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n                                                             |   9|          2|    1|          2|
    |res_V_data_4_V_blk_n                                                             |   9|          2|    1|          2|
    |res_V_data_5_V_blk_n                                                             |   9|          2|    1|          2|
    |res_V_data_6_V_blk_n                                                             |   9|          2|    1|          2|
    |res_V_data_7_V_blk_n                                                             |   9|          2|    1|          2|
    |res_V_data_8_V_blk_n                                                             |   9|          2|    1|          2|
    |res_V_data_9_V_blk_n                                                             |   9|          2|    1|          2|
    +---------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                            | 459|        104|   79|        517|
    +---------------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                        Name                                       | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                          |  13|   0|   13|          0|
    |ap_enable_reg_pp0_iter0_reg                                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                                            |   1|   0|    1|          0|
    |data_array_0_V_reg_2250                                                            |  16|   0|   16|          0|
    |data_array_10_V_reg_2320                                                           |  16|   0|   16|          0|
    |data_array_11_V_reg_2327                                                           |  16|   0|   16|          0|
    |data_array_12_V_reg_2334                                                           |  16|   0|   16|          0|
    |data_array_1_V_reg_2257                                                            |  16|   0|   16|          0|
    |data_array_2_V_reg_2264                                                            |  16|   0|   16|          0|
    |data_array_3_V_reg_2271                                                            |  16|   0|   16|          0|
    |data_array_4_V_reg_2278                                                            |  16|   0|   16|          0|
    |data_array_5_V_reg_2285                                                            |  16|   0|   16|          0|
    |data_array_6_V_reg_2292                                                            |  16|   0|   16|          0|
    |data_array_7_V_reg_2299                                                            |  16|   0|   16|          0|
    |data_array_8_V_reg_2306                                                            |  16|   0|   16|          0|
    |data_array_9_V_reg_2313                                                            |  16|   0|   16|          0|
    |exp_res_0_V_1_reg_2476                                                             |  17|   0|   17|          0|
    |exp_res_0_V_1_reg_2476_pp0_iter1_reg                                               |  17|   0|   17|          0|
    |exp_res_0_V_fu_142                                                                 |  17|   0|   17|          0|
    |exp_res_10_V_1_reg_2581                                                            |  17|   0|   17|          0|
    |exp_res_10_V_1_reg_2581_pp0_iter2_reg                                              |  17|   0|   17|          0|
    |exp_res_10_V_fu_182                                                                |  17|   0|   17|          0|
    |exp_res_11_V_1_reg_2591                                                            |  17|   0|   17|          0|
    |exp_res_11_V_1_reg_2591_pp0_iter2_reg                                              |  17|   0|   17|          0|
    |exp_res_11_V_fu_186                                                                |  17|   0|   17|          0|
    |exp_res_12_V_1_reg_2601                                                            |  17|   0|   17|          0|
    |exp_res_12_V_1_reg_2601_pp0_iter2_reg                                              |  17|   0|   17|          0|
    |exp_res_12_V_fu_190                                                                |  17|   0|   17|          0|
    |exp_res_1_V_1_reg_2487                                                             |  17|   0|   17|          0|
    |exp_res_1_V_1_reg_2487_pp0_iter1_reg                                               |  17|   0|   17|          0|
    |exp_res_1_V_fu_146                                                                 |  17|   0|   17|          0|
    |exp_res_2_V_1_reg_2498                                                             |  17|   0|   17|          0|
    |exp_res_2_V_1_reg_2498_pp0_iter1_reg                                               |  17|   0|   17|          0|
    |exp_res_2_V_fu_150                                                                 |  17|   0|   17|          0|
    |exp_res_3_V_1_reg_2509                                                             |  17|   0|   17|          0|
    |exp_res_3_V_1_reg_2509_pp0_iter1_reg                                               |  17|   0|   17|          0|
    |exp_res_3_V_fu_154                                                                 |  17|   0|   17|          0|
    |exp_res_4_V_1_reg_2520                                                             |  17|   0|   17|          0|
    |exp_res_4_V_1_reg_2520_pp0_iter1_reg                                               |  17|   0|   17|          0|
    |exp_res_4_V_fu_158                                                                 |  17|   0|   17|          0|
    |exp_res_5_V_1_reg_2531                                                             |  17|   0|   17|          0|
    |exp_res_5_V_1_reg_2531_pp0_iter1_reg                                               |  17|   0|   17|          0|
    |exp_res_5_V_fu_162                                                                 |  17|   0|   17|          0|
    |exp_res_6_V_1_reg_2541                                                             |  17|   0|   17|          0|
    |exp_res_6_V_1_reg_2541_pp0_iter2_reg                                               |  17|   0|   17|          0|
    |exp_res_6_V_fu_166                                                                 |  17|   0|   17|          0|
    |exp_res_7_V_1_reg_2551                                                             |  17|   0|   17|          0|
    |exp_res_7_V_1_reg_2551_pp0_iter2_reg                                               |  17|   0|   17|          0|
    |exp_res_7_V_fu_170                                                                 |  17|   0|   17|          0|
    |exp_res_8_V_1_reg_2561                                                             |  17|   0|   17|          0|
    |exp_res_8_V_1_reg_2561_pp0_iter2_reg                                               |  17|   0|   17|          0|
    |exp_res_8_V_fu_174                                                                 |  17|   0|   17|          0|
    |exp_res_9_V_1_reg_2571                                                             |  17|   0|   17|          0|
    |exp_res_9_V_1_reg_2571_pp0_iter2_reg                                               |  17|   0|   17|          0|
    |exp_res_9_V_fu_178                                                                 |  17|   0|   17|          0|
    |grp_reduce_ap_fixed_18_8_0_0_0_5_Op_add_ap_fixed_18_8_0_0_0_s_fu_456_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln1496_1_reg_2346                                                             |   1|   0|    1|          0|
    |icmp_ln1496_3_reg_2351                                                             |   1|   0|    1|          0|
    |icmp_ln1496_4_reg_2356                                                             |   1|   0|    1|          0|
    |icmp_ln1496_7_reg_2361                                                             |   1|   0|    1|          0|
    |icmp_ln1496_8_reg_2366                                                             |   1|   0|    1|          0|
    |icmp_ln1496_reg_2341                                                               |   1|   0|    1|          0|
    |inv_exp_sum_V_reg_2640                                                             |  18|   0|   18|          0|
    |p_Val2_19_reg_2606                                                                 |  18|   0|   18|          0|
    |p_Val2_1_reg_2612                                                                  |  18|   0|   18|          0|
    |p_Val2_23_reg_2618                                                                 |  18|   0|   18|          0|
    |p_Val2_24_reg_2624                                                                 |  18|   0|   18|          0|
    |select_ln65_10_reg_2395                                                            |  16|   0|   16|          0|
    |select_ln65_2_reg_2371                                                             |  16|   0|   16|          0|
    |select_ln65_5_reg_2377                                                             |  16|   0|   16|          0|
    |select_ln65_6_reg_2389                                                             |  16|   0|   16|          0|
    |select_ln65_9_reg_2383                                                             |  16|   0|   16|          0|
    |sext_ln241_reg_2645                                                                |  26|   0|   26|          0|
    |tmp_data_0_V_reg_2655                                                              |  16|   0|   16|          0|
    |tmp_data_10_V_reg_2755                                                             |  16|   0|   16|          0|
    |tmp_data_11_V_reg_2765                                                             |  16|   0|   16|          0|
    |tmp_data_12_V_reg_2775                                                             |  16|   0|   16|          0|
    |tmp_data_1_V_reg_2665                                                              |  16|   0|   16|          0|
    |tmp_data_2_V_reg_2675                                                              |  16|   0|   16|          0|
    |tmp_data_3_V_reg_2685                                                              |  16|   0|   16|          0|
    |tmp_data_4_V_reg_2695                                                              |  16|   0|   16|          0|
    |tmp_data_5_V_reg_2705                                                              |  16|   0|   16|          0|
    |tmp_data_6_V_reg_2715                                                              |  16|   0|   16|          0|
    |tmp_data_7_V_reg_2725                                                              |  16|   0|   16|          0|
    |tmp_data_8_V_reg_2735                                                              |  16|   0|   16|          0|
    |tmp_data_9_V_reg_2745                                                              |  16|   0|   16|          0|
    |x_max_V_reg_2401                                                                   |  16|   0|   16|          0|
    |y_V_10_reg_2456                                                                    |  10|   0|   10|          0|
    |y_V_11_reg_2461                                                                    |  10|   0|   10|          0|
    |y_V_12_reg_2466                                                                    |  10|   0|   10|          0|
    |y_V_13_reg_2630                                                                    |  10|   0|   10|          0|
    |y_V_1_reg_2411                                                                     |  10|   0|   10|          0|
    |y_V_2_reg_2416                                                                     |  10|   0|   10|          0|
    |y_V_3_reg_2421                                                                     |  10|   0|   10|          0|
    |y_V_4_reg_2426                                                                     |  10|   0|   10|          0|
    |y_V_5_reg_2431                                                                     |  10|   0|   10|          0|
    |y_V_6_reg_2436                                                                     |  10|   0|   10|          0|
    |y_V_7_reg_2441                                                                     |  10|   0|   10|          0|
    |y_V_8_reg_2446                                                                     |  10|   0|   10|          0|
    |y_V_9_reg_2451                                                                     |  10|   0|   10|          0|
    |y_V_reg_2406                                                                       |  10|   0|   10|          0|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                              |1455|   0| 1455|          0|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+--------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,13u>,softmax_config12> | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,13u>,softmax_config12> | return value |
|ap_start                  |  in |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,13u>,softmax_config12> | return value |
|ap_done                   | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,13u>,softmax_config12> | return value |
|ap_idle                   | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,13u>,softmax_config12> | return value |
|ap_ready                  | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,13u>,softmax_config12> | return value |
|data_V_data_0_V_blk_n     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,13u>,softmax_config12> | return value |
|data_V_data_1_V_blk_n     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,13u>,softmax_config12> | return value |
|data_V_data_2_V_blk_n     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,13u>,softmax_config12> | return value |
|data_V_data_3_V_blk_n     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,13u>,softmax_config12> | return value |
|data_V_data_4_V_blk_n     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,13u>,softmax_config12> | return value |
|data_V_data_5_V_blk_n     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,13u>,softmax_config12> | return value |
|data_V_data_6_V_blk_n     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,13u>,softmax_config12> | return value |
|data_V_data_7_V_blk_n     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,13u>,softmax_config12> | return value |
|data_V_data_8_V_blk_n     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,13u>,softmax_config12> | return value |
|data_V_data_9_V_blk_n     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,13u>,softmax_config12> | return value |
|data_V_data_10_V_blk_n    | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,13u>,softmax_config12> | return value |
|data_V_data_11_V_blk_n    | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,13u>,softmax_config12> | return value |
|data_V_data_12_V_blk_n    | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,13u>,softmax_config12> | return value |
|res_V_data_0_V_blk_n      | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,13u>,softmax_config12> | return value |
|res_V_data_1_V_blk_n      | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,13u>,softmax_config12> | return value |
|res_V_data_2_V_blk_n      | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,13u>,softmax_config12> | return value |
|res_V_data_3_V_blk_n      | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,13u>,softmax_config12> | return value |
|res_V_data_4_V_blk_n      | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,13u>,softmax_config12> | return value |
|res_V_data_5_V_blk_n      | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,13u>,softmax_config12> | return value |
|res_V_data_6_V_blk_n      | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,13u>,softmax_config12> | return value |
|res_V_data_7_V_blk_n      | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,13u>,softmax_config12> | return value |
|res_V_data_8_V_blk_n      | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,13u>,softmax_config12> | return value |
|res_V_data_9_V_blk_n      | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,13u>,softmax_config12> | return value |
|res_V_data_10_V_blk_n     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,13u>,softmax_config12> | return value |
|res_V_data_11_V_blk_n     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,13u>,softmax_config12> | return value |
|res_V_data_12_V_blk_n     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,13u>,softmax_config12> | return value |
|data_V_data_0_V_dout      |  in |   16|   ap_fifo  |                             data_V_data_0_V                            |    pointer   |
|data_V_data_0_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_0_V                            |    pointer   |
|data_V_data_0_V_read      | out |    1|   ap_fifo  |                             data_V_data_0_V                            |    pointer   |
|data_V_data_1_V_dout      |  in |   16|   ap_fifo  |                             data_V_data_1_V                            |    pointer   |
|data_V_data_1_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_1_V                            |    pointer   |
|data_V_data_1_V_read      | out |    1|   ap_fifo  |                             data_V_data_1_V                            |    pointer   |
|data_V_data_2_V_dout      |  in |   16|   ap_fifo  |                             data_V_data_2_V                            |    pointer   |
|data_V_data_2_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_2_V                            |    pointer   |
|data_V_data_2_V_read      | out |    1|   ap_fifo  |                             data_V_data_2_V                            |    pointer   |
|data_V_data_3_V_dout      |  in |   16|   ap_fifo  |                             data_V_data_3_V                            |    pointer   |
|data_V_data_3_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_3_V                            |    pointer   |
|data_V_data_3_V_read      | out |    1|   ap_fifo  |                             data_V_data_3_V                            |    pointer   |
|data_V_data_4_V_dout      |  in |   16|   ap_fifo  |                             data_V_data_4_V                            |    pointer   |
|data_V_data_4_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_4_V                            |    pointer   |
|data_V_data_4_V_read      | out |    1|   ap_fifo  |                             data_V_data_4_V                            |    pointer   |
|data_V_data_5_V_dout      |  in |   16|   ap_fifo  |                             data_V_data_5_V                            |    pointer   |
|data_V_data_5_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_5_V                            |    pointer   |
|data_V_data_5_V_read      | out |    1|   ap_fifo  |                             data_V_data_5_V                            |    pointer   |
|data_V_data_6_V_dout      |  in |   16|   ap_fifo  |                             data_V_data_6_V                            |    pointer   |
|data_V_data_6_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_6_V                            |    pointer   |
|data_V_data_6_V_read      | out |    1|   ap_fifo  |                             data_V_data_6_V                            |    pointer   |
|data_V_data_7_V_dout      |  in |   16|   ap_fifo  |                             data_V_data_7_V                            |    pointer   |
|data_V_data_7_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_7_V                            |    pointer   |
|data_V_data_7_V_read      | out |    1|   ap_fifo  |                             data_V_data_7_V                            |    pointer   |
|data_V_data_8_V_dout      |  in |   16|   ap_fifo  |                             data_V_data_8_V                            |    pointer   |
|data_V_data_8_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_8_V                            |    pointer   |
|data_V_data_8_V_read      | out |    1|   ap_fifo  |                             data_V_data_8_V                            |    pointer   |
|data_V_data_9_V_dout      |  in |   16|   ap_fifo  |                             data_V_data_9_V                            |    pointer   |
|data_V_data_9_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_9_V                            |    pointer   |
|data_V_data_9_V_read      | out |    1|   ap_fifo  |                             data_V_data_9_V                            |    pointer   |
|data_V_data_10_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_10_V                            |    pointer   |
|data_V_data_10_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_10_V                            |    pointer   |
|data_V_data_10_V_read     | out |    1|   ap_fifo  |                            data_V_data_10_V                            |    pointer   |
|data_V_data_11_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_11_V                            |    pointer   |
|data_V_data_11_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_11_V                            |    pointer   |
|data_V_data_11_V_read     | out |    1|   ap_fifo  |                            data_V_data_11_V                            |    pointer   |
|data_V_data_12_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_12_V                            |    pointer   |
|data_V_data_12_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_12_V                            |    pointer   |
|data_V_data_12_V_read     | out |    1|   ap_fifo  |                            data_V_data_12_V                            |    pointer   |
|res_V_data_0_V_din        | out |   16|   ap_fifo  |                             res_V_data_0_V                             |    pointer   |
|res_V_data_0_V_full_n     |  in |    1|   ap_fifo  |                             res_V_data_0_V                             |    pointer   |
|res_V_data_0_V_write      | out |    1|   ap_fifo  |                             res_V_data_0_V                             |    pointer   |
|res_V_data_1_V_din        | out |   16|   ap_fifo  |                             res_V_data_1_V                             |    pointer   |
|res_V_data_1_V_full_n     |  in |    1|   ap_fifo  |                             res_V_data_1_V                             |    pointer   |
|res_V_data_1_V_write      | out |    1|   ap_fifo  |                             res_V_data_1_V                             |    pointer   |
|res_V_data_2_V_din        | out |   16|   ap_fifo  |                             res_V_data_2_V                             |    pointer   |
|res_V_data_2_V_full_n     |  in |    1|   ap_fifo  |                             res_V_data_2_V                             |    pointer   |
|res_V_data_2_V_write      | out |    1|   ap_fifo  |                             res_V_data_2_V                             |    pointer   |
|res_V_data_3_V_din        | out |   16|   ap_fifo  |                             res_V_data_3_V                             |    pointer   |
|res_V_data_3_V_full_n     |  in |    1|   ap_fifo  |                             res_V_data_3_V                             |    pointer   |
|res_V_data_3_V_write      | out |    1|   ap_fifo  |                             res_V_data_3_V                             |    pointer   |
|res_V_data_4_V_din        | out |   16|   ap_fifo  |                             res_V_data_4_V                             |    pointer   |
|res_V_data_4_V_full_n     |  in |    1|   ap_fifo  |                             res_V_data_4_V                             |    pointer   |
|res_V_data_4_V_write      | out |    1|   ap_fifo  |                             res_V_data_4_V                             |    pointer   |
|res_V_data_5_V_din        | out |   16|   ap_fifo  |                             res_V_data_5_V                             |    pointer   |
|res_V_data_5_V_full_n     |  in |    1|   ap_fifo  |                             res_V_data_5_V                             |    pointer   |
|res_V_data_5_V_write      | out |    1|   ap_fifo  |                             res_V_data_5_V                             |    pointer   |
|res_V_data_6_V_din        | out |   16|   ap_fifo  |                             res_V_data_6_V                             |    pointer   |
|res_V_data_6_V_full_n     |  in |    1|   ap_fifo  |                             res_V_data_6_V                             |    pointer   |
|res_V_data_6_V_write      | out |    1|   ap_fifo  |                             res_V_data_6_V                             |    pointer   |
|res_V_data_7_V_din        | out |   16|   ap_fifo  |                             res_V_data_7_V                             |    pointer   |
|res_V_data_7_V_full_n     |  in |    1|   ap_fifo  |                             res_V_data_7_V                             |    pointer   |
|res_V_data_7_V_write      | out |    1|   ap_fifo  |                             res_V_data_7_V                             |    pointer   |
|res_V_data_8_V_din        | out |   16|   ap_fifo  |                             res_V_data_8_V                             |    pointer   |
|res_V_data_8_V_full_n     |  in |    1|   ap_fifo  |                             res_V_data_8_V                             |    pointer   |
|res_V_data_8_V_write      | out |    1|   ap_fifo  |                             res_V_data_8_V                             |    pointer   |
|res_V_data_9_V_din        | out |   16|   ap_fifo  |                             res_V_data_9_V                             |    pointer   |
|res_V_data_9_V_full_n     |  in |    1|   ap_fifo  |                             res_V_data_9_V                             |    pointer   |
|res_V_data_9_V_write      | out |    1|   ap_fifo  |                             res_V_data_9_V                             |    pointer   |
|res_V_data_10_V_din       | out |   16|   ap_fifo  |                             res_V_data_10_V                            |    pointer   |
|res_V_data_10_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_10_V                            |    pointer   |
|res_V_data_10_V_write     | out |    1|   ap_fifo  |                             res_V_data_10_V                            |    pointer   |
|res_V_data_11_V_din       | out |   16|   ap_fifo  |                             res_V_data_11_V                            |    pointer   |
|res_V_data_11_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_11_V                            |    pointer   |
|res_V_data_11_V_write     | out |    1|   ap_fifo  |                             res_V_data_11_V                            |    pointer   |
|res_V_data_12_V_din       | out |   16|   ap_fifo  |                             res_V_data_12_V                            |    pointer   |
|res_V_data_12_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_12_V                            |    pointer   |
|res_V_data_12_V_write     | out |    1|   ap_fifo  |                             res_V_data_12_V                            |    pointer   |
+--------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

