{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1554370634225 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554370634239 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 04 11:37:13 2019 " "Processing started: Thu Apr 04 11:37:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554370634239 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554370634239 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off real_time_clock_board -c real_time_clock_board " "Command: quartus_map --read_settings_files=on --write_settings_files=off real_time_clock_board -c real_time_clock_board" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554370634240 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1554370635941 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1554370635941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "real_time_clock_board.v 6 6 " "Found 6 design units, including 6 entities, in source file real_time_clock_board.v" { { "Info" "ISGN_ENTITY_NAME" "1 real_time_clock_board " "Found entity 1: real_time_clock_board" {  } { { "real_time_clock_board.v" "" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554370653415 ""} { "Info" "ISGN_ENTITY_NAME" "2 setTime " "Found entity 2: setTime" {  } { { "real_time_clock_board.v" "" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554370653415 ""} { "Info" "ISGN_ENTITY_NAME" "3 delay " "Found entity 3: delay" {  } { { "real_time_clock_board.v" "" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554370653415 ""} { "Info" "ISGN_ENTITY_NAME" "4 counter_modulo_k " "Found entity 4: counter_modulo_k" {  } { { "real_time_clock_board.v" "" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554370653415 ""} { "Info" "ISGN_ENTITY_NAME" "5 counter_mod_M " "Found entity 5: counter_mod_M" {  } { { "real_time_clock_board.v" "" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554370653415 ""} { "Info" "ISGN_ENTITY_NAME" "6 decoder_hex_10 " "Found entity 6: decoder_hex_10" {  } { { "real_time_clock_board.v" "" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554370653415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554370653415 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "real_time_clock_board " "Elaborating entity \"real_time_clock_board\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1554370653594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "setTime setTime:e1 " "Elaborating entity \"setTime\" for hierarchy \"setTime:e1\"" {  } { { "real_time_clock_board.v" "e1" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554370653615 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 real_time_clock_board.v(42) " "Verilog HDL assignment warning at real_time_clock_board.v(42): truncated value with size 32 to match size of target (4)" {  } { { "real_time_clock_board.v" "" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554370653616 "|real_time_clock_board|setTime:e1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 real_time_clock_board.v(43) " "Verilog HDL assignment warning at real_time_clock_board.v(43): truncated value with size 32 to match size of target (4)" {  } { { "real_time_clock_board.v" "" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554370653616 "|real_time_clock_board|setTime:e1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay delay:ex1 " "Elaborating entity \"delay\" for hierarchy \"delay:ex1\"" {  } { { "real_time_clock_board.v" "ex1" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554370653632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_mod_M delay:ex1\|counter_mod_M:count0 " "Elaborating entity \"counter_mod_M\" for hierarchy \"delay:ex1\|counter_mod_M:count0\"" {  } { { "real_time_clock_board.v" "count0" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554370653649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_mod_M delay:ex1\|counter_mod_M:count1 " "Elaborating entity \"counter_mod_M\" for hierarchy \"delay:ex1\|counter_mod_M:count1\"" {  } { { "real_time_clock_board.v" "count1" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554370653673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_modulo_k counter_modulo_k:ex2 " "Elaborating entity \"counter_modulo_k\" for hierarchy \"counter_modulo_k:ex2\"" {  } { { "real_time_clock_board.v" "ex2" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554370653689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_modulo_k counter_modulo_k:ex5 " "Elaborating entity \"counter_modulo_k\" for hierarchy \"counter_modulo_k:ex5\"" {  } { { "real_time_clock_board.v" "ex5" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554370653705 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 real_time_clock_board.v(78) " "Verilog HDL assignment warning at real_time_clock_board.v(78): truncated value with size 4 to match size of target (3)" {  } { { "real_time_clock_board.v" "" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554370653706 "|real_time_clock_board|counter_modulo_k:ex5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_hex_10 decoder_hex_10:ex8 " "Elaborating entity \"decoder_hex_10\" for hierarchy \"decoder_hex_10:ex8\"" {  } { { "real_time_clock_board.v" "ex8" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554370653722 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "h4\[3\] " "Net \"h4\[3\]\" is missing source, defaulting to GND" {  } { { "real_time_clock_board.v" "h4\[3\]" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554370653767 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1554370653767 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "h4\[3\] " "Net \"h4\[3\]\" is missing source, defaulting to GND" {  } { { "real_time_clock_board.v" "h4\[3\]" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554370653767 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1554370653767 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "h2\[3\] " "Net \"h2\[3\]\" is missing source, defaulting to GND" {  } { { "real_time_clock_board.v" "h2\[3\]" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554370653767 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "h4\[3\] " "Net \"h4\[3\]\" is missing source, defaulting to GND" {  } { { "real_time_clock_board.v" "h4\[3\]" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554370653767 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1554370653767 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "h2\[3\] " "Net \"h2\[3\]\" is missing source, defaulting to GND" {  } { { "real_time_clock_board.v" "h2\[3\]" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554370653768 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "h4\[3\] " "Net \"h4\[3\]\" is missing source, defaulting to GND" {  } { { "real_time_clock_board.v" "h4\[3\]" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554370653768 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1554370653768 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "h2\[3\] " "Net \"h2\[3\]\" is missing source, defaulting to GND" {  } { { "real_time_clock_board.v" "h2\[3\]" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554370653768 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "h4\[3\] " "Net \"h4\[3\]\" is missing source, defaulting to GND" {  } { { "real_time_clock_board.v" "h4\[3\]" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554370653768 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1554370653768 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "h2\[3\] " "Net \"h2\[3\]\" is missing source, defaulting to GND" {  } { { "real_time_clock_board.v" "h2\[3\]" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554370653768 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "h4\[3\] " "Net \"h4\[3\]\" is missing source, defaulting to GND" {  } { { "real_time_clock_board.v" "h4\[3\]" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554370653768 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1554370653768 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "h2\[3\] " "Net \"h2\[3\]\" is missing source, defaulting to GND" {  } { { "real_time_clock_board.v" "h2\[3\]" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554370653769 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "h4\[3\] " "Net \"h4\[3\]\" is missing source, defaulting to GND" {  } { { "real_time_clock_board.v" "h4\[3\]" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554370653769 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1554370653769 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "h2\[3\] " "Net \"h2\[3\]\" is missing source, defaulting to GND" {  } { { "real_time_clock_board.v" "h2\[3\]" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554370653771 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "h4\[3\] " "Net \"h4\[3\]\" is missing source, defaulting to GND" {  } { { "real_time_clock_board.v" "h4\[3\]" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554370653771 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1554370653771 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "h2\[3\] " "Net \"h2\[3\]\" is missing source, defaulting to GND" {  } { { "real_time_clock_board.v" "h2\[3\]" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554370653771 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "h4\[3\] " "Net \"h4\[3\]\" is missing source, defaulting to GND" {  } { { "real_time_clock_board.v" "h4\[3\]" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554370653771 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1554370653771 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "h2\[3\] " "Net \"h2\[3\]\" is missing source, defaulting to GND" {  } { { "real_time_clock_board.v" "h2\[3\]" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554370653771 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "h4\[3\] " "Net \"h4\[3\]\" is missing source, defaulting to GND" {  } { { "real_time_clock_board.v" "h4\[3\]" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554370653771 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1554370653771 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "setTime:e1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"setTime:e1\|Mod0\"" {  } { { "real_time_clock_board.v" "Mod0" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 42 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1554370654331 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "setTime:e1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"setTime:e1\|Div0\"" {  } { { "real_time_clock_board.v" "Div0" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 43 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1554370654331 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1554370654331 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "setTime:e1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"setTime:e1\|lpm_divide:Mod0\"" {  } { { "real_time_clock_board.v" "" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 42 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554370654462 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "setTime:e1\|lpm_divide:Mod0 " "Instantiated megafunction \"setTime:e1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554370654462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554370654462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554370654462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554370654462 ""}  } { { "real_time_clock_board.v" "" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 42 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1554370654462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_82m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_82m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_82m " "Found entity 1: lpm_divide_82m" {  } { { "db/lpm_divide_82m.tdf" "" { Text "D:/Projects/SW/ps6/zad3/db/lpm_divide_82m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554370654564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554370654564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "D:/Projects/SW/ps6/zad3/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554370654613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554370654613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sse " "Found entity 1: alt_u_div_sse" {  } { { "db/alt_u_div_sse.tdf" "" { Text "D:/Projects/SW/ps6/zad3/db/alt_u_div_sse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554370654666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554370654666 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "setTime:e1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"setTime:e1\|lpm_divide:Div0\"" {  } { { "real_time_clock_board.v" "" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 43 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554370654693 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "setTime:e1\|lpm_divide:Div0 " "Instantiated megafunction \"setTime:e1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554370654693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554370654693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554370654693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554370654693 ""}  } { { "real_time_clock_board.v" "" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 43 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1554370654693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibm " "Found entity 1: lpm_divide_ibm" {  } { { "db/lpm_divide_ibm.tdf" "" { Text "D:/Projects/SW/ps6/zad3/db/lpm_divide_ibm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554370654780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554370654780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "D:/Projects/SW/ps6/zad3/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554370654847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554370654847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "D:/Projects/SW/ps6/zad3/db/alt_u_div_mve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554370654979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554370654979 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1554370655267 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_modulo_k:ex2\|Q\[0\] counter_modulo_k:ex2\|Q\[0\]~_emulated counter_modulo_k:ex2\|Q\[0\]~1 " "Register \"counter_modulo_k:ex2\|Q\[0\]\" is converted into an equivalent circuit using register \"counter_modulo_k:ex2\|Q\[0\]~_emulated\" and latch \"counter_modulo_k:ex2\|Q\[0\]~1\"" {  } { { "real_time_clock_board.v" "" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 79 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1554370655290 "|real_time_clock_board|counter_modulo_k:ex2|Q[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_modulo_k:ex2\|Q\[1\] counter_modulo_k:ex2\|Q\[1\]~_emulated counter_modulo_k:ex2\|Q\[1\]~5 " "Register \"counter_modulo_k:ex2\|Q\[1\]\" is converted into an equivalent circuit using register \"counter_modulo_k:ex2\|Q\[1\]~_emulated\" and latch \"counter_modulo_k:ex2\|Q\[1\]~5\"" {  } { { "real_time_clock_board.v" "" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 79 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1554370655290 "|real_time_clock_board|counter_modulo_k:ex2|Q[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_modulo_k:ex2\|Q\[2\] counter_modulo_k:ex2\|Q\[2\]~_emulated counter_modulo_k:ex2\|Q\[2\]~9 " "Register \"counter_modulo_k:ex2\|Q\[2\]\" is converted into an equivalent circuit using register \"counter_modulo_k:ex2\|Q\[2\]~_emulated\" and latch \"counter_modulo_k:ex2\|Q\[2\]~9\"" {  } { { "real_time_clock_board.v" "" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 79 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1554370655290 "|real_time_clock_board|counter_modulo_k:ex2|Q[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_modulo_k:ex2\|Q\[3\] counter_modulo_k:ex2\|Q\[3\]~_emulated counter_modulo_k:ex2\|Q\[3\]~13 " "Register \"counter_modulo_k:ex2\|Q\[3\]\" is converted into an equivalent circuit using register \"counter_modulo_k:ex2\|Q\[3\]~_emulated\" and latch \"counter_modulo_k:ex2\|Q\[3\]~13\"" {  } { { "real_time_clock_board.v" "" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 79 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1554370655290 "|real_time_clock_board|counter_modulo_k:ex2|Q[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_modulo_k:ex3\|Q\[0\] counter_modulo_k:ex3\|Q\[0\]~_emulated counter_modulo_k:ex3\|Q\[0\]~1 " "Register \"counter_modulo_k:ex3\|Q\[0\]\" is converted into an equivalent circuit using register \"counter_modulo_k:ex3\|Q\[0\]~_emulated\" and latch \"counter_modulo_k:ex3\|Q\[0\]~1\"" {  } { { "real_time_clock_board.v" "" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 79 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1554370655290 "|real_time_clock_board|counter_modulo_k:ex3|Q[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_modulo_k:ex3\|Q\[1\] counter_modulo_k:ex3\|Q\[1\]~_emulated counter_modulo_k:ex3\|Q\[1\]~5 " "Register \"counter_modulo_k:ex3\|Q\[1\]\" is converted into an equivalent circuit using register \"counter_modulo_k:ex3\|Q\[1\]~_emulated\" and latch \"counter_modulo_k:ex3\|Q\[1\]~5\"" {  } { { "real_time_clock_board.v" "" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 79 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1554370655290 "|real_time_clock_board|counter_modulo_k:ex3|Q[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_modulo_k:ex3\|Q\[2\] counter_modulo_k:ex3\|Q\[2\]~_emulated counter_modulo_k:ex3\|Q\[2\]~9 " "Register \"counter_modulo_k:ex3\|Q\[2\]\" is converted into an equivalent circuit using register \"counter_modulo_k:ex3\|Q\[2\]~_emulated\" and latch \"counter_modulo_k:ex3\|Q\[2\]~9\"" {  } { { "real_time_clock_board.v" "" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 79 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1554370655290 "|real_time_clock_board|counter_modulo_k:ex3|Q[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_modulo_k:ex3\|Q\[3\] counter_modulo_k:ex3\|Q\[3\]~_emulated counter_modulo_k:ex3\|Q\[3\]~13 " "Register \"counter_modulo_k:ex3\|Q\[3\]\" is converted into an equivalent circuit using register \"counter_modulo_k:ex3\|Q\[3\]~_emulated\" and latch \"counter_modulo_k:ex3\|Q\[3\]~13\"" {  } { { "real_time_clock_board.v" "" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 79 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1554370655290 "|real_time_clock_board|counter_modulo_k:ex3|Q[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_modulo_k:ex4\|Q\[0\] counter_modulo_k:ex4\|Q\[0\]~_emulated counter_modulo_k:ex4\|Q\[0\]~1 " "Register \"counter_modulo_k:ex4\|Q\[0\]\" is converted into an equivalent circuit using register \"counter_modulo_k:ex4\|Q\[0\]~_emulated\" and latch \"counter_modulo_k:ex4\|Q\[0\]~1\"" {  } { { "real_time_clock_board.v" "" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 79 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1554370655290 "|real_time_clock_board|counter_modulo_k:ex4|Q[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_modulo_k:ex4\|Q\[1\] counter_modulo_k:ex4\|Q\[1\]~_emulated counter_modulo_k:ex4\|Q\[1\]~5 " "Register \"counter_modulo_k:ex4\|Q\[1\]\" is converted into an equivalent circuit using register \"counter_modulo_k:ex4\|Q\[1\]~_emulated\" and latch \"counter_modulo_k:ex4\|Q\[1\]~5\"" {  } { { "real_time_clock_board.v" "" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 79 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1554370655290 "|real_time_clock_board|counter_modulo_k:ex4|Q[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_modulo_k:ex4\|Q\[2\] counter_modulo_k:ex4\|Q\[2\]~_emulated counter_modulo_k:ex4\|Q\[2\]~9 " "Register \"counter_modulo_k:ex4\|Q\[2\]\" is converted into an equivalent circuit using register \"counter_modulo_k:ex4\|Q\[2\]~_emulated\" and latch \"counter_modulo_k:ex4\|Q\[2\]~9\"" {  } { { "real_time_clock_board.v" "" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 79 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1554370655290 "|real_time_clock_board|counter_modulo_k:ex4|Q[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_modulo_k:ex4\|Q\[3\] counter_modulo_k:ex4\|Q\[3\]~_emulated counter_modulo_k:ex4\|Q\[3\]~13 " "Register \"counter_modulo_k:ex4\|Q\[3\]\" is converted into an equivalent circuit using register \"counter_modulo_k:ex4\|Q\[3\]~_emulated\" and latch \"counter_modulo_k:ex4\|Q\[3\]~13\"" {  } { { "real_time_clock_board.v" "" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 79 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1554370655290 "|real_time_clock_board|counter_modulo_k:ex4|Q[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_modulo_k:ex5\|Q\[1\] counter_modulo_k:ex5\|Q\[1\]~_emulated counter_modulo_k:ex5\|Q\[1\]~1 " "Register \"counter_modulo_k:ex5\|Q\[1\]\" is converted into an equivalent circuit using register \"counter_modulo_k:ex5\|Q\[1\]~_emulated\" and latch \"counter_modulo_k:ex5\|Q\[1\]~1\"" {  } { { "real_time_clock_board.v" "" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 79 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1554370655290 "|real_time_clock_board|counter_modulo_k:ex5|Q[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_modulo_k:ex5\|Q\[0\] counter_modulo_k:ex5\|Q\[0\]~_emulated counter_modulo_k:ex5\|Q\[0\]~5 " "Register \"counter_modulo_k:ex5\|Q\[0\]\" is converted into an equivalent circuit using register \"counter_modulo_k:ex5\|Q\[0\]~_emulated\" and latch \"counter_modulo_k:ex5\|Q\[0\]~5\"" {  } { { "real_time_clock_board.v" "" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 79 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1554370655290 "|real_time_clock_board|counter_modulo_k:ex5|Q[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_modulo_k:ex5\|Q\[2\] counter_modulo_k:ex5\|Q\[2\]~_emulated counter_modulo_k:ex5\|Q\[2\]~9 " "Register \"counter_modulo_k:ex5\|Q\[2\]\" is converted into an equivalent circuit using register \"counter_modulo_k:ex5\|Q\[2\]~_emulated\" and latch \"counter_modulo_k:ex5\|Q\[2\]~9\"" {  } { { "real_time_clock_board.v" "" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 79 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1554370655290 "|real_time_clock_board|counter_modulo_k:ex5|Q[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_modulo_k:ex6\|Q\[0\] counter_modulo_k:ex6\|Q\[0\]~_emulated counter_modulo_k:ex6\|Q\[0\]~1 " "Register \"counter_modulo_k:ex6\|Q\[0\]\" is converted into an equivalent circuit using register \"counter_modulo_k:ex6\|Q\[0\]~_emulated\" and latch \"counter_modulo_k:ex6\|Q\[0\]~1\"" {  } { { "real_time_clock_board.v" "" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 79 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1554370655290 "|real_time_clock_board|counter_modulo_k:ex6|Q[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_modulo_k:ex6\|Q\[1\] counter_modulo_k:ex6\|Q\[1\]~_emulated counter_modulo_k:ex6\|Q\[1\]~5 " "Register \"counter_modulo_k:ex6\|Q\[1\]\" is converted into an equivalent circuit using register \"counter_modulo_k:ex6\|Q\[1\]~_emulated\" and latch \"counter_modulo_k:ex6\|Q\[1\]~5\"" {  } { { "real_time_clock_board.v" "" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 79 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1554370655290 "|real_time_clock_board|counter_modulo_k:ex6|Q[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_modulo_k:ex6\|Q\[2\] counter_modulo_k:ex6\|Q\[2\]~_emulated counter_modulo_k:ex6\|Q\[2\]~9 " "Register \"counter_modulo_k:ex6\|Q\[2\]\" is converted into an equivalent circuit using register \"counter_modulo_k:ex6\|Q\[2\]~_emulated\" and latch \"counter_modulo_k:ex6\|Q\[2\]~9\"" {  } { { "real_time_clock_board.v" "" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 79 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1554370655290 "|real_time_clock_board|counter_modulo_k:ex6|Q[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_modulo_k:ex6\|Q\[3\] counter_modulo_k:ex6\|Q\[3\]~_emulated counter_modulo_k:ex6\|Q\[3\]~13 " "Register \"counter_modulo_k:ex6\|Q\[3\]\" is converted into an equivalent circuit using register \"counter_modulo_k:ex6\|Q\[3\]~_emulated\" and latch \"counter_modulo_k:ex6\|Q\[3\]~13\"" {  } { { "real_time_clock_board.v" "" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 79 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1554370655290 "|real_time_clock_board|counter_modulo_k:ex6|Q[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_modulo_k:ex7\|Q\[1\] counter_modulo_k:ex7\|Q\[1\]~_emulated counter_modulo_k:ex7\|Q\[1\]~1 " "Register \"counter_modulo_k:ex7\|Q\[1\]\" is converted into an equivalent circuit using register \"counter_modulo_k:ex7\|Q\[1\]~_emulated\" and latch \"counter_modulo_k:ex7\|Q\[1\]~1\"" {  } { { "real_time_clock_board.v" "" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 79 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1554370655290 "|real_time_clock_board|counter_modulo_k:ex7|Q[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_modulo_k:ex7\|Q\[0\] counter_modulo_k:ex7\|Q\[0\]~_emulated counter_modulo_k:ex7\|Q\[0\]~5 " "Register \"counter_modulo_k:ex7\|Q\[0\]\" is converted into an equivalent circuit using register \"counter_modulo_k:ex7\|Q\[0\]~_emulated\" and latch \"counter_modulo_k:ex7\|Q\[0\]~5\"" {  } { { "real_time_clock_board.v" "" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 79 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1554370655290 "|real_time_clock_board|counter_modulo_k:ex7|Q[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_modulo_k:ex7\|Q\[2\] counter_modulo_k:ex7\|Q\[2\]~_emulated counter_modulo_k:ex7\|Q\[2\]~9 " "Register \"counter_modulo_k:ex7\|Q\[2\]\" is converted into an equivalent circuit using register \"counter_modulo_k:ex7\|Q\[2\]~_emulated\" and latch \"counter_modulo_k:ex7\|Q\[2\]~9\"" {  } { { "real_time_clock_board.v" "" { Text "D:/Projects/SW/ps6/zad3/real_time_clock_board.v" 79 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1554370655290 "|real_time_clock_board|counter_modulo_k:ex7|Q[2]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1554370655290 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1554370655849 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1554370656457 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554370656457 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "350 " "Implemented 350 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1554370656573 ""} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Implemented 51 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1554370656573 ""} { "Info" "ICUT_CUT_TM_LCELLS" "286 " "Implemented 286 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1554370656573 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1554370656573 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4833 " "Peak virtual memory: 4833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554370656601 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 04 11:37:36 2019 " "Processing ended: Thu Apr 04 11:37:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554370656601 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554370656601 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554370656601 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1554370656601 ""}
