"C:/Users/Duncan/git/ForthCPU/timingModel/source/timingModel.v=work,Verilog 2001"
"C:/Users/Duncan/git/ForthCPU/testSetup.v=work,Verilog 2001"
"C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v=work,Verilog 2001"
"C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v=work,Verilog 2001"
"C:/Users/Duncan/git/ForthCPU/constants.v=work,Verilog 2001"
