 
****************************************
Report : timing
        -path full
        -delay max
        -derate
        -input_pins
        -nets
        -max_paths 10000
        -transition_time
        -crosstalk_delta
        -capacitance
Design : mv_lp_top
Version: Q-2019.12-SP3
Date   : Sun May 14 22:02:25 2023
****************************************
Wire Load Model Mode: enclosed

  Startpoint: A (input port clocked by upf_clk)
  Endpoint: T (output port clocked by upf_clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mv_lp_top          8000                  saed32hvt_ff0p85v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ------------------------------------------------------------------------------------------------------------------------
  clock network delay (ideal)                                                               0.2000     0.2000      
  input external delay                                                                      0.1600     0.3600 r    
  A (in)                                                     0.0000                         0.0000     0.3600 r    
  A (net)                        2       1.1934                                             0.0000     0.3600 r    
  U30/A (NBUFFX2_HVT)                              0.0000    0.0000    0.0000               0.0537     0.4137 r    1.16
  U30/Y (NBUFFX2_HVT)                                        0.0097                         0.0181     0.4318 r    1.16
  n11 (net)                      2       1.1807                                             0.0000     0.4318 r    
  U31/A (INVX0_HVT)                                0.0000    0.0097    0.0000               0.0532     0.4850 r    1.16
  U31/Y (INVX0_HVT)                                          0.0151                         0.0133     0.4983 f    1.16
  n16 (net)                      2       1.1185                                             0.0000     0.4983 f    
  U41/A (NBUFFX2_HVT)                              0.0000    0.0151    0.0000               0.0504     0.5486 f    1.16
  U41/Y (NBUFFX2_HVT)                                        0.0126                         0.0198     0.5685 f    1.16
  n30 (net)                      2       1.6187                                             0.0000     0.5685 f    
  U19/A2 (XNOR2X1_HVT)                             0.0000    0.0126    0.0000               0.0729     0.6413 f    1.16
  U19/Y (XNOR2X1_HVT)                                        0.0236                         0.0478     0.6891 r    1.16
  T (net)                        2       0.4559                                             0.0000     0.6891 r    
  T (out)                                          0.0000    0.0236    0.0000               0.0205     0.7096 r    
  data arrival time                                                                                    0.7096      

  max_delay                                                                                 0.7200     0.7200      
  clock network delay (ideal)                                                               0.2000     0.9200      
  clock uncertainty                                                                        -0.0500     0.8700      
  output external delay                                                                    -0.2400     0.6300      
  data required time                                                                                   0.6300      
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.6300      
  data arrival time                                                                                   -0.7096      
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.0796      


  Startpoint: A (input port clocked by upf_clk)
  Endpoint: P (output port clocked by upf_clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mv_lp_top          8000                  saed32hvt_ff0p85v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ------------------------------------------------------------------------------------------------------------------------
  clock network delay (ideal)                                                               0.2000     0.2000      
  input external delay                                                                      0.1600     0.3600 r    
  A (in)                                                     0.0000                         0.0000     0.3600 r    
  A (net)                        2       1.1934                                             0.0000     0.3600 r    
  U30/A (NBUFFX2_HVT)                              0.0000    0.0000    0.0000               0.0537     0.4137 r    1.16
  U30/Y (NBUFFX2_HVT)                                        0.0097                         0.0181     0.4318 r    1.16
  n11 (net)                      2       1.1807                                             0.0000     0.4318 r    
  U32/A (NBUFFX2_HVT)                              0.0000    0.0097    0.0000               0.0532     0.4850 r    1.16
  U32/Y (NBUFFX2_HVT)                                        0.0117                         0.0198     0.5048 r    1.16
  n15 (net)                      2       1.1370                                             0.0000     0.5048 r    
  U33/A3 (AO22X1_HVT)                              0.0000    0.0117    0.0000               0.0512     0.5560 r    1.16
  U33/Y (AO22X1_HVT)                                         0.0220                         0.0279     0.5839 r    1.16
  n18 (net)                      2       1.1807                                             0.0000     0.5839 r    
  U21/A (NBUFFX2_HVT)                              0.0000    0.0220    0.0000               0.0532     0.6371 r    1.16
  U21/Y (NBUFFX2_HVT)                                        0.0141                         0.0220     0.6591 r    1.16
  P (net)                        2       1.0579                                             0.0000     0.6591 r    
  P (out)                                          0.0000    0.0141    0.0000               0.0476     0.7067 r    
  data arrival time                                                                                    0.7067      

  max_delay                                                                                 0.7200     0.7200      
  clock network delay (ideal)                                                               0.2000     0.9200      
  clock uncertainty                                                                        -0.0500     0.8700      
  output external delay                                                                    -0.2400     0.6300      
  data required time                                                                                   0.6300      
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.6300      
  data arrival time                                                                                   -0.7067      
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.0767      


  Startpoint: B (input port clocked by upf_clk)
  Endpoint: S (output port clocked by upf_clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mv_lp_top          8000                  saed32hvt_ff0p85v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ------------------------------------------------------------------------------------------------------------------------
  clock network delay (ideal)                                                               0.2000     0.2000      
  input external delay                                                                      0.1600     0.3600 r    
  B (in)                                                     0.0000                         0.0000     0.3600 r    
  B (net)                        2       1.1807                                             0.0000     0.3600 r    
  U26/A (NBUFFX2_HVT)                              0.0000    0.0000    0.0000               0.0532     0.4132 r    1.16
  U26/Y (NBUFFX2_HVT)                                        0.0097                         0.0181     0.4312 r    1.16
  n12 (net)                      2       1.1589                                             0.0000     0.4312 r    
  U23/A (NBUFFX2_HVT)                              0.0000    0.0097    0.0000               0.0522     0.4834 r    1.16
  U23/Y (NBUFFX2_HVT)                                        0.0117                         0.0199     0.5033 r    1.16
  n17 (net)                      2       1.1934                                             0.0000     0.5033 r    
  U18/A (NBUFFX2_HVT)                              0.0000    0.0117    0.0000               0.0537     0.5570 r    1.16
  U18/Y (NBUFFX2_HVT)                                        0.0120                         0.0202     0.5772 r    1.16
  n21 (net)                      2       1.1104                                             0.0000     0.5772 r    
  U47/A1 (AO22X1_HVT)                              0.0000    0.0120    0.0000               0.0500     0.6272 r    1.16
  U47/Y (AO22X1_HVT)                                         0.0204                         0.0353     0.6624 r    1.16
  S (net)                        2       0.6172                                             0.0000     0.6624 r    
  S (out)                                          0.0000    0.0204    0.0000               0.0278     0.6902 r    
  data arrival time                                                                                    0.6902      

  max_delay                                                                                 0.7200     0.7200      
  clock network delay (ideal)                                                               0.2000     0.9200      
  clock uncertainty                                                                        -0.0500     0.8700      
  output external delay                                                                    -0.2400     0.6300      
  data required time                                                                                   0.6300      
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.6300      
  data arrival time                                                                                   -0.6902      
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.0602      


  Startpoint: A (input port clocked by upf_clk)
  Endpoint: R (output port clocked by upf_clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mv_lp_top          8000                  saed32hvt_ff0p85v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ------------------------------------------------------------------------------------------------------------------------
  clock network delay (ideal)                                                               0.2000     0.2000      
  input external delay                                                                      0.1600     0.3600 r    
  A (in)                                                     0.0000                         0.0000     0.3600 r    
  A (net)                        2       1.1934                                             0.0000     0.3600 r    
  U30/A (NBUFFX2_HVT)                              0.0000    0.0000    0.0000               0.0537     0.4137 r    1.16
  U30/Y (NBUFFX2_HVT)                                        0.0097                         0.0181     0.4318 r    1.16
  n11 (net)                      2       1.1807                                             0.0000     0.4318 r    
  U32/A (NBUFFX2_HVT)                              0.0000    0.0097    0.0000               0.0532     0.4850 r    1.16
  U32/Y (NBUFFX2_HVT)                                        0.0117                         0.0198     0.5048 r    1.16
  n15 (net)                      2       1.1370                                             0.0000     0.5048 r    
  U33/A3 (AO22X1_HVT)                              0.0000    0.0117    0.0000               0.0512     0.5560 r    1.16
  U33/Y (AO22X1_HVT)                                         0.0220                         0.0279     0.5839 r    1.16
  n18 (net)                      2       1.1807                                             0.0000     0.5839 r    
  U44/A (INVX0_HVT)                                0.0000    0.0220    0.0000               0.0532     0.6371 r    1.16
  U44/Y (INVX0_HVT)                                          0.0163                         0.0116     0.6487 f    1.16
  R (net)                        2       0.6355                                             0.0000     0.6487 f    
  R (out)                                          0.0000    0.0163    0.0000               0.0286     0.6773 f    
  data arrival time                                                                                    0.6773      

  max_delay                                                                                 0.7200     0.7200      
  clock network delay (ideal)                                                               0.2000     0.9200      
  clock uncertainty                                                                        -0.0500     0.8700      
  output external delay                                                                    -0.2400     0.6300      
  data required time                                                                                   0.6300      
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.6300      
  data arrival time                                                                                   -0.6773      
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.0473      


  Startpoint: B (input port clocked by upf_clk)
  Endpoint: sleep_modd (output port)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mv_lp_top          8000                  saed32hvt_ff0p85v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ------------------------------------------------------------------------------------------------------------------------
  clock network delay (ideal)                                                               0.2000     0.2000      
  input external delay                                                                      0.1600     0.3600 f    
  B (in)                                                     0.0000                         0.0000     0.3600 f    
  B (net)                        2       1.1896                                             0.0000     0.3600 f    
  U28/A (INVX0_HVT)                                0.0000    0.0000    0.0000               0.0536     0.4136 f    1.16
  U28/Y (INVX0_HVT)                                          0.0066                         0.0091     0.4226 r    1.16
  n5 (net)                       2       1.1392                                             0.0000     0.4226 r    
  U29/A (NBUFFX2_HVT)                              0.0000    0.0066    0.0000               0.0513     0.4739 r    1.16
  U29/Y (NBUFFX2_HVT)                                        0.0110                         0.0192     0.4931 r    1.16
  n13 (net)                      2       1.1104                                             0.0000     0.4931 r    
  U24/A (NBUFFX2_HVT)                              0.0000    0.0110    0.0000               0.0500     0.5431 r    1.16
  U24/Y (NBUFFX2_HVT)                                        0.0120                         0.0201     0.5632 r    1.16
  n19 (net)                      2       1.1607                                             0.0000     0.5632 r    
  U35/A (INVX0_HVT)                                0.0000    0.0120    0.0000               0.0523     0.6155 r    1.16
  U35/Y (INVX0_HVT)                                          0.0204                         0.0168     0.6323 f    1.16
  n14 (net)                      2       1.6954                                             0.0000     0.6323 f    
  C32/A1 (AND2X1_HVT)                              0.0000    0.0204    0.0000               0.0763     0.7086 f    1.16
  C32/Y (AND2X1_HVT)                                         0.0098                         0.0192     0.7278 f    1.16
  sleep_modd (net)               1       0.0039                                             0.0000     0.7278 f    
  sleep_modd (out)                                 0.0000    0.0098    0.0000               0.0001     0.7279 f    
  data arrival time                                                                                    0.7279      

  max_delay                                                                                 0.7200     0.7200      
  output external delay                                                                     0.0000     0.7200      
  data required time                                                                                   0.7200      
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.7200      
  data arrival time                                                                                   -0.7279      
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.0079      


  Startpoint: B (input port clocked by upf_clk)
  Endpoint: iso_en (output port)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mv_lp_top          8000                  saed32hvt_ff0p85v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ------------------------------------------------------------------------------------------------------------------------
  clock network delay (ideal)                                                               0.2000     0.2000      
  input external delay                                                                      0.1600     0.3600 f    
  B (in)                                                     0.0000                         0.0000     0.3600 f    
  B (net)                        2       1.1896                                             0.0000     0.3600 f    
  U28/A (INVX0_HVT)                                0.0000    0.0000    0.0000               0.0536     0.4136 f    1.16
  U28/Y (INVX0_HVT)                                          0.0066                         0.0091     0.4226 r    1.16
  n5 (net)                       2       1.1392                                             0.0000     0.4226 r    
  C25/A2 (AND2X1_HVT)                              0.0000    0.0066    0.0000               0.0513     0.4739 r    1.16
  C25/Y (AND2X1_HVT)                                         0.0110                         0.0203     0.4942 r    1.16
  sleep_moda (net)               2       0.6067                                             0.0000     0.4942 r    
  I_3/A (INVX0_HVT)                                0.0000    0.0110    0.0000               0.0273     0.5215 r    1.16
  I_3/Y (INVX0_HVT)                                          0.0159                         0.0137     0.5352 f    1.16
  n38 (net)                      2       1.1621                                             0.0000     0.5352 f    
  U43/A (NBUFFX2_HVT)                              0.0000    0.0159    0.0000               0.0523     0.5875 f    1.16
  U43/Y (NBUFFX2_HVT)                                        0.0125                         0.0197     0.6073 f    1.16
  iso_en (net)                   3       1.5077                                             0.0000     0.6073 f    
  iso_en (out)                                     0.0000    0.0125    0.0000               0.1101     0.7174 f    
  data arrival time                                                                                    0.7174      

  max_delay                                                                                 0.7200     0.7200      
  output external delay                                                                     0.0000     0.7200      
  data required time                                                                                   0.7200      
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.7200      
  data arrival time                                                                                   -0.7174      
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                          0.0026      


  Startpoint: C (input port clocked by upf_clk)
  Endpoint: sleep_modb (output port)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mv_lp_top          8000                  saed32hvt_ff0p85v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ------------------------------------------------------------------------------------------------------------------------
  clock network delay (ideal)                                                               0.2000     0.2000      
  input external delay                                                                      0.1600     0.3600 r    
  C (in)                                                     0.0000                         0.0000     0.3600 r    
  C (net)                        3       1.8880                                             0.0000     0.3600 r    
  U34/A (NBUFFX2_HVT)                              0.0000    0.0000    0.0000               0.1379     0.4979 r    1.16
  U34/Y (NBUFFX2_HVT)                                        0.0126                         0.0205     0.5184 r    1.16
  n25 (net)                      2       2.8949                                             0.0000     0.5184 r    
  C28/A1 (AND2X1_HVT)                              0.0000    0.0126    0.0000               0.1303     0.6487 r    1.16
  C28/Y (AND2X1_HVT)                                         0.0103                         0.0182     0.6670 r    1.16
  sleep_modb (net)               1       0.0039                                             0.0000     0.6670 r    
  sleep_modb (out)                                 0.0000    0.0103    0.0000               0.0001     0.6671 r    
  data arrival time                                                                                    0.6671      

  max_delay                                                                                 0.7200     0.7200      
  output external delay                                                                     0.0000     0.7200      
  data required time                                                                                   0.7200      
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.7200      
  data arrival time                                                                                   -0.6671      
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                          0.0529      


  Startpoint: A (input port clocked by upf_clk)
  Endpoint: sleep_modc (output port)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mv_lp_top          8000                  saed32hvt_ff0p85v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ------------------------------------------------------------------------------------------------------------------------
  clock network delay (ideal)                                                               0.2000     0.2000      
  input external delay                                                                      0.1600     0.3600 r    
  A (in)                                                     0.0000                         0.0000     0.3600 r    
  A (net)                        2       1.1934                                             0.0000     0.3600 r    
  U30/A (NBUFFX2_HVT)                              0.0000    0.0000    0.0000               0.0537     0.4137 r    1.16
  U30/Y (NBUFFX2_HVT)                                        0.0097                         0.0181     0.4318 r    1.16
  n11 (net)                      2       1.1807                                             0.0000     0.4318 r    
  U31/A (INVX0_HVT)                                0.0000    0.0097    0.0000               0.0532     0.4850 r    1.16
  U31/Y (INVX0_HVT)                                          0.0151                         0.0133     0.4983 f    1.16
  n16 (net)                      2       1.1185                                             0.0000     0.4983 f    
  U41/A (NBUFFX2_HVT)                              0.0000    0.0151    0.0000               0.0504     0.5486 f    1.16
  U41/Y (NBUFFX2_HVT)                                        0.0126                         0.0198     0.5685 f    1.16
  n30 (net)                      2       1.6187                                             0.0000     0.5685 f    
  C30/A2 (AND2X1_HVT)                              0.0000    0.0126    0.0000               0.0729     0.6413 f    1.16
  C30/Y (AND2X1_HVT)                                         0.0087                         0.0187     0.6600 f    1.16
  sleep_modc (net)               1       0.0039                                             0.0000     0.6600 f    
  sleep_modc (out)                                 0.0000    0.0087    0.0000               0.0001     0.6601 f    
  data arrival time                                                                                    0.6601      

  max_delay                                                                                 0.7200     0.7200      
  output external delay                                                                     0.0000     0.7200      
  data required time                                                                                   0.7200      
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.7200      
  data arrival time                                                                                   -0.6601      
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                          0.0599      


  Startpoint: C (input port clocked by upf_clk)
  Endpoint: Q (output port clocked by upf_clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mv_lp_top          8000                  saed32hvt_ff0p85v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ------------------------------------------------------------------------------------------------------------------------
  clock network delay (ideal)                                                               0.2000     0.2000      
  input external delay                                                                      0.1600     0.3600 r    
  C (in)                                                     0.0000                         0.0000     0.3600 r    
  C (net)                        3       1.8880                                             0.0000     0.3600 r    
  U25/A2 (NOR2X0_HVT)                              0.0000    0.0000    0.0000               0.1379     0.4979 r    1.16
  U25/Y (NOR2X0_HVT)                                         0.0111                         0.0280     0.5259 f    1.16
  Q (net)                        2       0.5273                                             0.0000     0.5259 f    
  Q (out)                                          0.0000    0.0111    0.0000               0.0237     0.5497 f    
  data arrival time                                                                                    0.5497      

  max_delay                                                                                 0.7200     0.7200      
  clock network delay (ideal)                                                               0.2000     0.9200      
  clock uncertainty                                                                        -0.0500     0.8700      
  output external delay                                                                    -0.2400     0.6300      
  data required time                                                                                   0.6300      
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.6300      
  data arrival time                                                                                   -0.5497      
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                          0.0803      


  Startpoint: B (input port clocked by upf_clk)
  Endpoint: sleep_moda (output port)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mv_lp_top          8000                  saed32hvt_ff0p85v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ------------------------------------------------------------------------------------------------------------------------
  clock network delay (ideal)                                                               0.2000     0.2000      
  input external delay                                                                      0.1600     0.3600 r    
  B (in)                                                     0.0000                         0.0000     0.3600 r    
  B (net)                        2       1.1807                                             0.0000     0.3600 r    
  U28/A (INVX0_HVT)                                0.0000    0.0000    0.0000               0.0532     0.4132 r    1.16
  U28/Y (INVX0_HVT)                                          0.0116                         0.0121     0.4252 f    1.16
  n5 (net)                       2       1.1363                                             0.0000     0.4252 f    
  C25/A2 (AND2X1_HVT)                              0.0000    0.0116    0.0000               0.0512     0.4764 f    1.16
  C25/Y (AND2X1_HVT)                                         0.0112                         0.0210     0.4974 f    1.16
  sleep_moda (net)               2       0.6131                                             0.0000     0.4974 f    
  sleep_moda (out)                                 0.0000    0.0112    0.0000               0.0276     0.5250 f    
  data arrival time                                                                                    0.5250      

  max_delay                                                                                 0.7200     0.7200      
  output external delay                                                                     0.0000     0.7200      
  data required time                                                                                   0.7200      
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.7200      
  data arrival time                                                                                   -0.5250      
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                          0.1950      


  Startpoint: E (input port clocked by upf_clk)
  Endpoint: modD_inst/D2C_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mv_lp_top          8000                  saed32hvt_ff0p85v125c
  modD               ForQA                 saed32hvt_ff0p85v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                 0.0000     0.0000      
  clock network delay (ideal)                                                               0.2000     0.2000      
  input external delay                                                                      0.1600     0.3600 r    
  E (in)                                                     0.0000                         0.0000     0.3600 r    
  E (net)                        4       2.3631                                             0.0000     0.3600 r    
  modD_inst/E (modD)                                                                        0.0000     0.3600 r    
  modD_inst/n11 (net)                    2.3631                                             0.0000     0.3600 r    
  modD_inst/E_UPF_LS/A (LSDNSSX2_HVT)              0.0000    0.0000    0.0000               0.2462     0.6062 r    0.85
  modD_inst/E_UPF_LS/Y (LSDNSSX2_HVT)                        0.0183                         0.0284     0.6346 r    0.85
  modD_inst/n15 (net)            3       2.8707                                             0.0000     0.6346 r    
  modD_inst/U8/A2 (NAND2X0_HVT)                    0.0000    0.0183    0.0000               0.1567     0.7913 r    0.85
  modD_inst/U8/Y (NAND2X0_HVT)                               0.0458                         0.0371     0.8284 f    0.85
  modD_inst/n1 (net)             2       1.5743                                             0.0000     0.8284 f    
  modD_inst/U9/A (INVX0_HVT)                       0.0000    0.0458    0.0000               0.0541     0.8826 f    0.85
  modD_inst/U9/Y (INVX0_HVT)                                 0.0276                         0.0188     0.9014 r    0.85
  modD_inst/n2 (net)             1       0.7313                                             0.0000     0.9014 r    
  modD_inst/U5/A2 (OA221X1_HVT)                    0.0000    0.0276    0.0000               0.0113     0.9126 r    0.85
  modD_inst/U5/Y (OA221X1_HVT)                               0.0296                         0.0600     0.9727 r    0.85
  modD_inst/N4 (net)             1       0.7579                                             0.0000     0.9727 r    
  modD_inst/D2C_reg/D (DFFX1_HVT)                  0.0000    0.0296    0.0000               0.0117     0.9843 r    0.85
  data arrival time                                                                                    0.9843      

  clock upf_clk (rise edge)                                                                 0.8000     0.8000      
  clock network delay (ideal)                                                               0.2000     1.0000      
  clock uncertainty                                                                        -0.0500     0.9500      
  modD_inst/D2C_reg/CLK (DFFX1_HVT)                                                         0.0000     0.9500 r    
  library setup time                                                                       -0.0326     0.9174      
  data required time                                                                                   0.9174      
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.9174      
  data arrival time                                                                                   -0.9843      
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.0669      


  Startpoint: E (input port clocked by upf_clk)
  Endpoint: modD_inst/RD1_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mv_lp_top          8000                  saed32hvt_ff0p85v125c
  modD               ForQA                 saed32hvt_ff0p85v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                 0.0000     0.0000      
  clock network delay (ideal)                                                               0.2000     0.2000      
  input external delay                                                                      0.1600     0.3600 f    
  E (in)                                                     0.0000                         0.0000     0.3600 f    
  E (net)                        4       2.3705                                             0.0000     0.3600 f    
  modD_inst/E (modD)                                                                        0.0000     0.3600 f    
  modD_inst/n11 (net)                    2.3705                                             0.0000     0.3600 f    
  modD_inst/E_UPF_LS/A (LSDNSSX2_HVT)              0.0000    0.0000    0.0000               0.2470     0.6070 f    0.85
  modD_inst/E_UPF_LS/Y (LSDNSSX2_HVT)                        0.0268                         0.0310     0.6380 f    0.85
  modD_inst/n15 (net)            3       2.8641                                             0.0000     0.6380 f    
  modD_inst/U14/A0 (HADDX1_HVT)                    0.0000    0.0268    0.0000               0.1564     0.7944 f    0.85
  modD_inst/U14/SO (HADDX1_HVT)                              0.0254                         0.0701     0.8645 r    0.85
  modD_inst/n8 (net)             2       1.5547                                             0.0000     0.8645 r    
  modD_inst/U16/A1 (AO21X1_HVT)                    0.0000    0.0254    0.0000               0.0535     0.9180 r    0.85
  modD_inst/U16/Y (AO21X1_HVT)                               0.0263                         0.0515     0.9694 r    0.85
  modD_inst/N7 (net)             1       0.7579                                             0.0000     0.9694 r    
  modD_inst/RD1_reg/D (DFFX1_HVT)                  0.0000    0.0263    0.0000               0.0117     0.9811 r    0.85
  data arrival time                                                                                    0.9811      

  clock upf_clk (rise edge)                                                                 0.8000     0.8000      
  clock network delay (ideal)                                                               0.2000     1.0000      
  clock uncertainty                                                                        -0.0500     0.9500      
  modD_inst/RD1_reg/CLK (DFFX1_HVT)                                                         0.0000     0.9500 r    
  library setup time                                                                       -0.0318     0.9182      
  data required time                                                                                   0.9182      
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.9182      
  data arrival time                                                                                   -0.9811      
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.0629      


  Startpoint: E (input port clocked by upf_clk)
  Endpoint: modD_inst/D2A_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mv_lp_top          8000                  saed32hvt_ff0p85v125c
  modD               ForQA                 saed32hvt_ff0p85v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                 0.0000     0.0000      
  clock network delay (ideal)                                                               0.2000     0.2000      
  input external delay                                                                      0.1600     0.3600 f    
  E (in)                                                     0.0000                         0.0000     0.3600 f    
  E (net)                        4       2.3705                                             0.0000     0.3600 f    
  modD_inst/E (modD)                                                                        0.0000     0.3600 f    
  modD_inst/n11 (net)                    2.3705                                             0.0000     0.3600 f    
  modD_inst/E_UPF_LS/A (LSDNSSX2_HVT)              0.0000    0.0000    0.0000               0.2470     0.6070 f    0.85
  modD_inst/E_UPF_LS/Y (LSDNSSX2_HVT)                        0.0268                         0.0310     0.6380 f    0.85
  modD_inst/n15 (net)            3       2.8641                                             0.0000     0.6380 f    
  modD_inst/U14/A0 (HADDX1_HVT)                    0.0000    0.0268    0.0000               0.1564     0.7944 f    0.85
  modD_inst/U14/SO (HADDX1_HVT)                              0.0254                         0.0701     0.8645 r    0.85
  modD_inst/n8 (net)             2       1.5547                                             0.0000     0.8645 r    
  modD_inst/U6/A5 (OA221X1_HVT)                    0.0000    0.0254    0.0000               0.0535     0.9180 r    0.85
  modD_inst/U6/Y (OA221X1_HVT)                               0.0290                         0.0453     0.9633 r    0.85
  modD_inst/N0 (net)             1       0.7579                                             0.0000     0.9633 r    
  modD_inst/D2A_reg/D (DFFX1_HVT)                  0.0000    0.0290    0.0000               0.0117     0.9749 r    0.85
  data arrival time                                                                                    0.9749      

  clock upf_clk (rise edge)                                                                 0.8000     0.8000      
  clock network delay (ideal)                                                               0.2000     1.0000      
  clock uncertainty                                                                        -0.0500     0.9500      
  modD_inst/D2A_reg/CLK (DFFX1_HVT)                                                         0.0000     0.9500 r    
  library setup time                                                                       -0.0325     0.9175      
  data required time                                                                                   0.9175      
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.9175      
  data arrival time                                                                                   -0.9749      
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.0574      


  Startpoint: A (input port clocked by upf_clk)
  Endpoint: modA_inst/RA2_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mv_lp_top          8000                  saed32hvt_ff0p85v125c
  modA               ForQA                 saed32hvt_ff0p85v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                 0.0000     0.0000      
  clock network delay (ideal)                                                               0.2000     0.2000      
  input external delay                                                                      0.1600     0.3600 r    
  A (in)                                                     0.0000                         0.0000     0.3600 r    
  A (net)                        2       1.1934                                             0.0000     0.3600 r    
  U30/A (NBUFFX2_HVT)                              0.0000    0.0000    0.0000               0.0537     0.4137 r    1.16
  U30/Y (NBUFFX2_HVT)                                        0.0097                         0.0181     0.4318 r    1.16
  n11 (net)                      2       1.1807                                             0.0000     0.4318 r    
  U32/A (NBUFFX2_HVT)                              0.0000    0.0097    0.0000               0.0532     0.4850 r    1.16
  U32/Y (NBUFFX2_HVT)                                        0.0117                         0.0198     0.5048 r    1.16
  n15 (net)                      2       1.1370                                             0.0000     0.5048 r    
  U38/A (NBUFFX2_HVT)                              0.0000    0.0117    0.0000               0.0512     0.5560 r    1.16
  U38/Y (NBUFFX2_HVT)                                        0.0121                         0.0202     0.5762 r    1.16
  n29 (net)                      2       1.1570                                             0.0000     0.5762 r    
  U17/A (NBUFFX2_HVT)                              0.0000    0.0121    0.0000               0.0521     0.6283 r    1.16
  U17/Y (NBUFFX2_HVT)                                        0.0129                         0.0210     0.6493 r    1.16
  n9 (net)                       2       1.6301                                             0.0000     0.6493 r    
  modA_inst/A (modA)                                                                        0.0000     0.6493 r    
  modA_inst/A (net)                      1.6301                                             0.0000     0.6493 r    
  modA_inst/U4/A2 (XOR2X1_HVT)                     0.0000    0.0129    0.0000               0.0734     0.7227 r    1.16
  modA_inst/U4/Y (XOR2X1_HVT)                                0.0248                         0.0527     0.7754 f    1.16
  modA_inst/n8 (net)             2       2.0813                                             0.0000     0.7754 f    
  modA_inst/U6/A (NBUFFX2_HVT)                     0.0000    0.0248    0.0000               0.0716     0.8470 f    1.16
  modA_inst/U6/Y (NBUFFX2_HVT)                               0.0153                         0.0224     0.8695 f    1.16
  modA_inst/n1 (net)             2       2.0250                                             0.0000     0.8695 f    
  modA_inst/U18/A0 (HADDX1_HVT)                    0.0000    0.0153    0.0000               0.0696     0.9391 f    1.16
  modA_inst/U18/SO (HADDX1_HVT)                              0.0157                         0.0388     0.9779 r    1.16
  modA_inst/N8 (net)             1       0.7532                                             0.0000     0.9779 r    
  modA_inst/RA2_reg/D (DFFX1_HVT)                  0.0000    0.0157    0.0000               0.0116     0.9895 r    1.16
  data arrival time                                                                                    0.9895      

  clock upf_clk (rise edge)                                                                 0.8000     0.8000      
  clock network delay (ideal)                                                               0.2000     1.0000      
  clock uncertainty                                                                        -0.0500     0.9500      
  modA_inst/RA2_reg/CLK (DFFX1_HVT)                                                         0.0000     0.9500 r    
  library setup time                                                                       -0.0178     0.9322      
  data required time                                                                                   0.9322      
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.9322      
  data arrival time                                                                                   -0.9895      
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.0573      


  Startpoint: A (input port clocked by upf_clk)
  Endpoint: modA_inst/RA1_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mv_lp_top          8000                  saed32hvt_ff0p85v125c
  modA               ForQA                 saed32hvt_ff0p85v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                 0.0000     0.0000      
  clock network delay (ideal)                                                               0.2000     0.2000      
  input external delay                                                                      0.1600     0.3600 f    
  A (in)                                                     0.0000                         0.0000     0.3600 f    
  A (net)                        2       1.2058                                             0.0000     0.3600 f    
  U30/A (NBUFFX2_HVT)                              0.0000    0.0000    0.0000               0.0543     0.4143 f    1.16
  U30/Y (NBUFFX2_HVT)                                        0.0087                         0.0162     0.4305 f    1.16
  n11 (net)                      2       1.1896                                             0.0000     0.4305 f    
  U32/A (NBUFFX2_HVT)                              0.0000    0.0087    0.0000               0.0536     0.4840 f    1.16
  U32/Y (NBUFFX2_HVT)                                        0.0103                         0.0177     0.5018 f    1.16
  n15 (net)                      2       1.1480                                             0.0000     0.5018 f    
  U38/A (NBUFFX2_HVT)                              0.0000    0.0103    0.0000               0.0517     0.5535 f    1.16
  U38/Y (NBUFFX2_HVT)                                        0.0107                         0.0181     0.5715 f    1.16
  n29 (net)                      2       1.1621                                             0.0000     0.5715 f    
  U17/A (NBUFFX2_HVT)                              0.0000    0.0107    0.0000               0.0523     0.6238 f    1.16
  U17/Y (NBUFFX2_HVT)                                        0.0118                         0.0190     0.6429 f    1.16
  n9 (net)                       2       1.6420                                             0.0000     0.6429 f    
  modA_inst/A (modA)                                                                        0.0000     0.6429 f    
  modA_inst/A (net)                      1.6420                                             0.0000     0.6429 f    
  modA_inst/U4/A2 (XOR2X1_HVT)                     0.0000    0.0118    0.0000               0.0739     0.7168 f    1.16
  modA_inst/U4/Y (XOR2X1_HVT)                                0.0281                         0.0552     0.7719 r    1.16
  modA_inst/n8 (net)             2       2.0771                                             0.0000     0.7719 r    
  modA_inst/U6/A (NBUFFX2_HVT)                     0.0000    0.0281    0.0000               0.0714     0.8434 r    1.16
  modA_inst/U6/Y (NBUFFX2_HVT)                               0.0164                         0.0246     0.8680 r    1.16
  modA_inst/n1 (net)             2       2.0212                                             0.0000     0.8680 r    
  modA_inst/U13/A2 (AO21X1_HVT)                    0.0000    0.0164    0.0000               0.0695     0.9376 r    1.16
  modA_inst/U13/Y (AO21X1_HVT)                               0.0198                         0.0341     0.9716 r    1.16
  modA_inst/N6 (net)             1       0.7532                                             0.0000     0.9716 r    
  modA_inst/RA1_reg/D (DFFX1_HVT)                  0.0000    0.0198    0.0000               0.0116     0.9832 r    1.16
  data arrival time                                                                                    0.9832      

  clock upf_clk (rise edge)                                                                 0.8000     0.8000      
  clock network delay (ideal)                                                               0.2000     1.0000      
  clock uncertainty                                                                        -0.0500     0.9500      
  modA_inst/RA1_reg/CLK (DFFX1_HVT)                                                         0.0000     0.9500 r    
  library setup time                                                                       -0.0188     0.9312      
  data required time                                                                                   0.9312      
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.9312      
  data arrival time                                                                                   -0.9832      
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.0520      


  Startpoint: B (input port clocked by upf_clk)
  Endpoint: modB_inst/RB4_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mv_lp_top          8000                  saed32hvt_ff0p85v125c
  modB               ForQA                 saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.2000     0.2000      
  input external delay                                                                                     0.1600     0.3600 f    
  B (in)                                                                    0.0000                         0.0000     0.3600 f    
  B (net)                                       2       1.1896                                             0.0000     0.3600 f    
  U28/A (INVX0_HVT)                                               0.0000    0.0000    0.0000               0.0536     0.4136 f    1.16
  U28/Y (INVX0_HVT)                                                         0.0066                         0.0091     0.4226 r    1.16
  n5 (net)                                      2       1.1392                                             0.0000     0.4226 r    
  C25/A2 (AND2X1_HVT)                                             0.0000    0.0066    0.0000               0.0513     0.4739 r    1.16
  C25/Y (AND2X1_HVT)                                                        0.0110                         0.0203     0.4942 r    1.16
  sleep_moda (net)                              2       0.6067                                             0.0000     0.4942 r    
  I_3/A (INVX0_HVT)                                               0.0000    0.0110    0.0000               0.0273     0.5215 r    1.16
  I_3/Y (INVX0_HVT)                                                         0.0159                         0.0137     0.5352 f    1.16
  n38 (net)                                     2       1.1621                                             0.0000     0.5352 f    
  U27/A (NBUFFX2_HVT)                                             0.0000    0.0159    0.0000               0.0523     0.5875 f    1.16
  U27/Y (NBUFFX2_HVT)                                                       0.0121                         0.0194     0.6069 f    1.16
  n33 (net)                                     2       1.3321                                             0.0000     0.6069 f    
  U22/A (NBUFFX2_HVT)                                             0.0000    0.0121    0.0000               0.0600     0.6669 f    1.16
  U22/Y (NBUFFX2_HVT)                                                       0.0114                         0.0187     0.6856 f    1.16
  n23 (net)                                     2       1.3359                                             0.0000     0.6856 f    
  snps_pd_modc__iso_pg_modc_b_snps_C2B_UPF_ISO/ISO (ISOLORAOX2_HVT)
                                                                  0.0000    0.0084    0.0000               0.0627     0.7483 f    0.85
  snps_pd_modc__iso_pg_modc_b_snps_C2B_UPF_ISO/Q (ISOLORAOX2_HVT)           0.0207                         0.0400     0.7883 f    0.85
  C2B (net)                                     1       1.4500                                             0.0000     0.7883 f    
  C2B_UPF_LS/A (LSUPX1_HVT)                                       0.0000    0.0207    0.0000               0.0286     0.8169 f    0.85
  C2B_UPF_LS/Y (LSUPX1_HVT)                                                 0.0171                         0.0734     0.8902 f    1.16
  n36 (net)                                     1       0.7010                                             0.0000     0.8902 f    
  modB_inst/C2B (modB)                                                                                     0.0000     0.8902 f    
  modB_inst/C2B (net)                                   0.7010                                             0.0000     0.8902 f    
  modB_inst/U3/A2 (OR2X2_HVT)                                     0.0000    0.0171    0.0000               0.0138     0.9041 f    1.16
  modB_inst/U3/Y (OR2X2_HVT)                                                0.0123                         0.0205     0.9246 f    1.16
  modB_inst/n2 (net)                            1       1.1529                                             0.0000     0.9246 f    
  modB_inst/U4/A3 (XOR3X2_HVT)                                    0.0000    0.0123    0.0000               0.0177     0.9424 f    1.16
  modB_inst/U4/Y (XOR3X2_HVT)                                               0.0317                         0.0257     0.9680 r    1.16
  modB_inst/N10 (net)                           1       0.7532                                             0.0000     0.9680 r    
  modB_inst/RB4_reg/D (DFFX1_HVT)                                 0.0000    0.0317    0.0000               0.0116     0.9796 r    1.16
  data arrival time                                                                                                   0.9796      

  clock upf_clk (rise edge)                                                                                0.8000     0.8000      
  clock network delay (ideal)                                                                              0.2000     1.0000      
  clock uncertainty                                                                                       -0.0500     0.9500      
  modB_inst/RB4_reg/CLK (DFFX1_HVT)                                                                        0.0000     0.9500 r    
  library setup time                                                                                      -0.0214     0.9286      
  data required time                                                                                                  0.9286      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9286      
  data arrival time                                                                                                  -0.9796      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0510      


  Startpoint: B (input port clocked by upf_clk)
  Endpoint: modA_inst/RA4_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mv_lp_top          8000                  saed32hvt_ff0p85v125c
  modA               ForQA                 saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.2000     0.2000      
  input external delay                                                                                     0.1600     0.3600 f    
  B (in)                                                                    0.0000                         0.0000     0.3600 f    
  B (net)                                       2       1.1896                                             0.0000     0.3600 f    
  U28/A (INVX0_HVT)                                               0.0000    0.0000    0.0000               0.0536     0.4136 f    1.16
  U28/Y (INVX0_HVT)                                                         0.0066                         0.0091     0.4226 r    1.16
  n5 (net)                                      2       1.1392                                             0.0000     0.4226 r    
  C25/A2 (AND2X1_HVT)                                             0.0000    0.0066    0.0000               0.0513     0.4739 r    1.16
  C25/Y (AND2X1_HVT)                                                        0.0110                         0.0203     0.4942 r    1.16
  sleep_moda (net)                              2       0.6067                                             0.0000     0.4942 r    
  I_3/A (INVX0_HVT)                                               0.0000    0.0110    0.0000               0.0273     0.5215 r    1.16
  I_3/Y (INVX0_HVT)                                                         0.0159                         0.0137     0.5352 f    1.16
  n38 (net)                                     2       1.1621                                             0.0000     0.5352 f    
  U43/A (NBUFFX2_HVT)                                             0.0000    0.0159    0.0000               0.0523     0.5875 f    1.16
  U43/Y (NBUFFX2_HVT)                                                       0.0125                         0.0197     0.6073 f    1.16
  iso_en (net)                                  3       1.5077                                             0.0000     0.6073 f    
  snps_pd_modc__iso_pg_modc_a_snps_C2A_UPF_ISO/ISO (ISOLORAOX1_HVT)
                                                                  0.0000    0.0092    0.0000               0.1129     0.7202 f    0.85
  snps_pd_modc__iso_pg_modc_a_snps_C2A_UPF_ISO/Q (ISOLORAOX1_HVT)           0.0243                         0.0396     0.7598 f    0.85
  C2A (net)                                     1       1.4500                                             0.0000     0.7598 f    
  C2A_UPF_LS/A (LSUPX1_HVT)                                       0.0000    0.0243    0.0000               0.0286     0.7884 f    0.85
  C2A_UPF_LS/Y (LSUPX1_HVT)                                                 0.0184                         0.0758     0.8642 f    1.16
  n34 (net)                                     2       1.0549                                             0.0000     0.8642 f    
  modA_inst/C2A (modA)                                                                                     0.0000     0.8642 f    
  modA_inst/C2A (net)                                   1.0549                                             0.0000     0.8642 f    
  modA_inst/U10/A1 (AO21X1_HVT)                                   0.0000    0.0184    0.0000               0.0475     0.9116 f    1.16
  modA_inst/U10/Y (AO21X1_HVT)                                              0.0135                         0.0258     0.9374 f    1.16
  modA_inst/n2 (net)                            1       0.6674                                             0.0000     0.9374 f    
  modA_inst/U9/A3 (AND3X1_HVT)                                    0.0000    0.0135    0.0000               0.0103     0.9477 f    1.16
  modA_inst/U9/Y (AND3X1_HVT)                                               0.0153                         0.0288     0.9765 f    1.16
  modA_inst/N12 (net)                           1       0.7564                                             0.0000     0.9765 f    
  modA_inst/RA4_reg/D (DFFX1_HVT)                                 0.0000    0.0153    0.0000               0.0116     0.9881 f    1.16
  data arrival time                                                                                                   0.9881      

  clock upf_clk (rise edge)                                                                                0.8000     0.8000      
  clock network delay (ideal)                                                                              0.2000     1.0000      
  clock uncertainty                                                                                       -0.0500     0.9500      
  modA_inst/RA4_reg/CLK (DFFX1_HVT)                                                                        0.0000     0.9500 r    
  library setup time                                                                                      -0.0099     0.9401      
  data required time                                                                                                  0.9401      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9401      
  data arrival time                                                                                                  -0.9881      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0481      


  Startpoint: A (input port clocked by upf_clk)
  Endpoint: modB_inst/B2D_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mv_lp_top          8000                  saed32hvt_ff0p85v125c
  modB               ForQA                 saed32hvt_ff0p85v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                 0.0000     0.0000      
  clock network delay (ideal)                                                               0.2000     0.2000      
  input external delay                                                                      0.1600     0.3600 r    
  A (in)                                                     0.0000                         0.0000     0.3600 r    
  A (net)                        2       1.1934                                             0.0000     0.3600 r    
  U30/A (NBUFFX2_HVT)                              0.0000    0.0000    0.0000               0.0537     0.4137 r    1.16
  U30/Y (NBUFFX2_HVT)                                        0.0097                         0.0181     0.4318 r    1.16
  n11 (net)                      2       1.1807                                             0.0000     0.4318 r    
  U31/A (INVX0_HVT)                                0.0000    0.0097    0.0000               0.0532     0.4850 r    1.16
  U31/Y (INVX0_HVT)                                          0.0151                         0.0133     0.4983 f    1.16
  n16 (net)                      2       1.1185                                             0.0000     0.4983 f    
  U33/A2 (AO22X1_HVT)                              0.0000    0.0151    0.0000               0.0504     0.5486 f    1.16
  U33/Y (AO22X1_HVT)                                         0.0152                         0.0285     0.5772 f    1.16
  n18 (net)                      2       1.1896                                             0.0000     0.5772 f    
  U44/A (INVX0_HVT)                                0.0000    0.0152    0.0000               0.0536     0.6307 f    1.16
  U44/Y (INVX0_HVT)                                          0.0113                         0.0084     0.6392 r    1.16
  R (net)                        2       0.6330                                             0.0000     0.6392 r    
  U45/A (NBUFFX2_HVT)                              0.0000    0.0113    0.0000               0.0285     0.6677 r    1.16
  U45/Y (NBUFFX2_HVT)                                        0.0139                         0.0220     0.6897 r    1.16
  n32 (net)                      3       2.4377                                             0.0000     0.6897 r    
  modB_inst/R (modB)                                                                        0.0000     0.6897 r    
  modB_inst/R (net)                      2.4377                                             0.0000     0.6897 r    
  modB_inst/U7/A2 (NAND3X0_HVT)                    0.0000    0.0139    0.0000               0.1781     0.8678 r    1.16
  modB_inst/U7/Y (NAND3X0_HVT)                               0.0407                         0.0292     0.8970 f    1.16
  modB_inst/n4 (net)             1       1.2223                                             0.0000     0.8970 f    
  modB_inst/U11/B0 (HADDX1_HVT)                    0.0000    0.0407    0.0000               0.0188     0.9158 f    1.16
  modB_inst/U11/SO (HADDX1_HVT)                              0.0185                         0.0447     0.9605 r    1.16
  modB_inst/N2 (net)             1       0.7532                                             0.0000     0.9605 r    
  modB_inst/B2D_reg/D (DFFX1_HVT)                  0.0000    0.0185    0.0000               0.0116     0.9721 r    1.16
  data arrival time                                                                                    0.9721      

  clock upf_clk (rise edge)                                                                 0.8000     0.8000      
  clock network delay (ideal)                                                               0.2000     1.0000      
  clock uncertainty                                                                        -0.0500     0.9500      
  modB_inst/B2D_reg/CLK (DFFX1_HVT)                                                         0.0000     0.9500 r    
  library setup time                                                                       -0.0184     0.9316      
  data required time                                                                                   0.9316      
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.9316      
  data arrival time                                                                                   -0.9721      
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.0405      


  Startpoint: B (input port clocked by upf_clk)
  Endpoint: modC_inst/C2B_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mv_lp_top          8000                  saed32hvt_ff0p85v125c
  modC               ForQA                 saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.2000     0.2000      
  input external delay                                                                                     0.1600     0.3600 f    
  B (in)                                                                    0.0000                         0.0000     0.3600 f    
  B (net)                                       2       1.1896                                             0.0000     0.3600 f    
  U28/A (INVX0_HVT)                                               0.0000    0.0000    0.0000               0.0536     0.4136 f    1.16
  U28/Y (INVX0_HVT)                                                         0.0066                         0.0091     0.4226 r    1.16
  n5 (net)                                      2       1.1392                                             0.0000     0.4226 r    
  C25/A2 (AND2X1_HVT)                                             0.0000    0.0066    0.0000               0.0513     0.4739 r    1.16
  C25/Y (AND2X1_HVT)                                                        0.0110                         0.0203     0.4942 r    1.16
  sleep_moda (net)                              2       0.6067                                             0.0000     0.4942 r    
  I_3/A (INVX0_HVT)                                               0.0000    0.0110    0.0000               0.0273     0.5215 r    1.16
  I_3/Y (INVX0_HVT)                                                         0.0159                         0.0137     0.5352 f    1.16
  n38 (net)                                     2       1.1621                                             0.0000     0.5352 f    
  U27/A (NBUFFX2_HVT)                                             0.0000    0.0159    0.0000               0.0523     0.5875 f    1.16
  U27/Y (NBUFFX2_HVT)                                                       0.0121                         0.0194     0.6069 f    1.16
  n33 (net)                                     2       1.3321                                             0.0000     0.6069 f    
  U22/A (NBUFFX2_HVT)                                             0.0000    0.0121    0.0000               0.0600     0.6669 f    1.16
  U22/Y (NBUFFX2_HVT)                                                       0.0114                         0.0187     0.6856 f    1.16
  n23 (net)                                     2       1.3359                                             0.0000     0.6856 f    
  U37/A (NBUFFX2_HVT)                                             0.0000    0.0114    0.0000               0.0601     0.7458 f    1.16
  U37/Y (NBUFFX2_HVT)                                                       0.0107                         0.0181     0.7638 f    1.16
  n27 (net)                                     2       1.0703                                             0.0000     0.7638 f    
  snps_pd_moda__iso_pg_moda_c_snps_A2C_UPF_ISO/ISO (ISOLANDX1_HVT)
                                                                  0.0000    0.0107    0.0000               0.0482     0.8120 f    1.16
  snps_pd_moda__iso_pg_moda_c_snps_A2C_UPF_ISO/Q (ISOLANDX1_HVT)            0.0130                         0.0289     0.8409 r    1.16
  A2C (net)                                     1       0.5622                                             0.0000     0.8409 r    
  modC_inst/A2C (modC)                                                                                     0.0000     0.8409 r    
  modC_inst/n12 (net)                                   0.5622                                             0.0000     0.8409 r    
  modC_inst/A2C_UPF_LS/A (LSDNSSX2_HVT)                           0.0000    0.0095    0.0000               0.0082     0.8491 r    0.85
  modC_inst/A2C_UPF_LS/Y (LSDNSSX2_HVT)                                     0.0137                         0.0242     0.8733 r    0.85
  modC_inst/n16 (net)                           1       0.7280                                             0.0000     0.8733 r    
  modC_inst/U10/A1 (AO22X1_HVT)                                   0.0000    0.0137    0.0000               0.0112     0.8845 r    0.85
  modC_inst/U10/Y (AO22X1_HVT)                                              0.0279                         0.0529     0.9374 r    0.85
  modC_inst/N1 (net)                            1       0.7579                                             0.0000     0.9374 r    
  modC_inst/C2B_reg/D (DFFX1_HVT)                                 0.0000    0.0279    0.0000               0.0117     0.9491 r    0.85
  data arrival time                                                                                                   0.9491      

  clock upf_clk (rise edge)                                                                                0.8000     0.8000      
  clock network delay (ideal)                                                                              0.2000     1.0000      
  clock uncertainty                                                                                       -0.0500     0.9500      
  modC_inst/C2B_reg/CLK (DFFX1_HVT)                                                                        0.0000     0.9500 r    
  library setup time                                                                                      -0.0322     0.9178      
  data required time                                                                                                  0.9178      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9178      
  data arrival time                                                                                                  -0.9491      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0313      


  Startpoint: C (input port clocked by upf_clk)
  Endpoint: modC_inst/RC1_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mv_lp_top          8000                  saed32hvt_ff0p85v125c
  modC               ForQA                 saed32hvt_ff0p85v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                 0.0000     0.0000      
  clock network delay (ideal)                                                               0.2000     0.2000      
  input external delay                                                                      0.1600     0.3600 f    
  C (in)                                                     0.0000                         0.0000     0.3600 f    
  C (net)                        3       1.9031                                             0.0000     0.3600 f    
  U34/A (NBUFFX2_HVT)                              0.0000    0.0000    0.0000               0.1390     0.4990 f    1.16
  U34/Y (NBUFFX2_HVT)                                        0.0132                         0.0193     0.5184 f    1.16
  n25 (net)                      2       2.8624                                             0.0000     0.5184 f    
  modC_inst/C (modC)                                                                        0.0000     0.5184 f    
  modC_inst/n8 (net)                     2.8624                                             0.0000     0.5184 f    
  modC_inst/C_UPF_LS/A (LSDNSSX8_HVT)              0.0000    0.0096    0.0000               0.1318     0.6501 f    0.85
  modC_inst/C_UPF_LS/Y (LSDNSSX8_HVT)                        0.0106                         0.0218     0.6720 f    0.85
  modC_inst/n13 (net)            2       2.0366                                             0.0000     0.6720 f    
  modC_inst/U3/B0 (HADDX1_HVT)                     0.0000    0.0106    0.0000               0.0700     0.7420 f    0.85
  modC_inst/U3/SO (HADDX1_HVT)                               0.0260                         0.0662     0.8082 r    0.85
  modC_inst/n6 (net)             2       1.6757                                             0.0000     0.8082 r    
  modC_inst/U13/A1 (AO21X1_HVT)                    0.0000    0.0260    0.0000               0.0576     0.8659 r    0.85
  modC_inst/U13/Y (AO21X1_HVT)                               0.0263                         0.0516     0.9174 r    0.85
  modC_inst/N7 (net)             1       0.7579                                             0.0000     0.9174 r    
  modC_inst/RC1_reg/D (DFFX1_HVT)                  0.0000    0.0263    0.0000               0.0117     0.9291 r    0.85
  data arrival time                                                                                    0.9291      

  clock upf_clk (rise edge)                                                                 0.8000     0.8000      
  clock network delay (ideal)                                                               0.2000     1.0000      
  clock uncertainty                                                                        -0.0500     0.9500      
  modC_inst/RC1_reg/CLK (DFFX1_HVT)                                                         0.0000     0.9500 r    
  library setup time                                                                       -0.0318     0.9182      
  data required time                                                                                   0.9182      
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.9182      
  data arrival time                                                                                   -0.9291      
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.0110      


  Startpoint: E (input port clocked by upf_clk)
  Endpoint: modC_inst/C2D_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mv_lp_top          8000                  saed32hvt_ff0p85v125c
  modC               ForQA                 saed32hvt_ff0p85v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                 0.0000     0.0000      
  clock network delay (ideal)                                                               0.2000     0.2000      
  input external delay                                                                      0.1600     0.3600 r    
  E (in)                                                     0.0000                         0.0000     0.3600 r    
  E (net)                        4       2.3631                                             0.0000     0.3600 r    
  U46/A (INVX0_HVT)                                0.0000    0.0000    0.0000               0.2462     0.6062 r    1.16
  U46/Y (INVX0_HVT)                                          0.0073                         0.0090     0.6152 f    1.16
  n20 (net)                      1       0.5370                                             0.0000     0.6152 f    
  U47/A2 (AO22X1_HVT)                              0.0000    0.0073    0.0000               0.0106     0.6258 f    1.16
  U47/Y (AO22X1_HVT)                                         0.0114                         0.0244     0.6502 f    1.16
  S (net)                        2       0.6066                                             0.0000     0.6502 f    
  modC_inst/S (modC)                                                                        0.0000     0.6502 f    
  modC_inst/n10 (net)                    0.6066                                             0.0000     0.6502 f    
  modC_inst/S_UPF_LS/A (LSDNSSX2_HVT)              0.0000    0.0084    0.0000               0.0298     0.6800 f    0.85
  modC_inst/S_UPF_LS/Y (LSDNSSX2_HVT)                        0.0245                         0.0332     0.7132 f    0.85
  modC_inst/n15 (net)            3       2.4075                                             0.0000     0.7132 f    
  modC_inst/U11/A (INVX0_HVT)                      0.0000    0.0245    0.0000               0.1314     0.8446 f    0.85
  modC_inst/U11/Y (INVX0_HVT)                                0.0188                         0.0161     0.8608 r    0.85
  modC_inst/n4 (net)             1       0.7810                                             0.0000     0.8608 r    
  modC_inst/U12/A4 (AO22X1_HVT)                    0.0000    0.0188    0.0000               0.0120     0.8728 r    0.85
  modC_inst/U12/Y (AO22X1_HVT)                               0.0282                         0.0437     0.9165 r    0.85
  modC_inst/N4 (net)             1       0.7579                                             0.0000     0.9165 r    
  modC_inst/C2D_reg/D (DFFX1_HVT)                  0.0000    0.0282    0.0000               0.0117     0.9281 r    0.85
  data arrival time                                                                                    0.9281      

  clock upf_clk (rise edge)                                                                 0.8000     0.8000      
  clock network delay (ideal)                                                               0.2000     1.0000      
  clock uncertainty                                                                        -0.0500     0.9500      
  modC_inst/C2D_reg/CLK (DFFX1_HVT)                                                         0.0000     0.9500 r    
  library setup time                                                                       -0.0323     0.9177      
  data required time                                                                                   0.9177      
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.9177      
  data arrival time                                                                                   -0.9281      
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.0104      


  Startpoint: E (input port clocked by upf_clk)
  Endpoint: modD_inst/RD2_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mv_lp_top          8000                  saed32hvt_ff0p85v125c
  modD               ForQA                 saed32hvt_ff0p85v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                 0.0000     0.0000      
  clock network delay (ideal)                                                               0.2000     0.2000      
  input external delay                                                                      0.1600     0.3600 f    
  E (in)                                                     0.0000                         0.0000     0.3600 f    
  E (net)                        4       2.3705                                             0.0000     0.3600 f    
  modD_inst/E (modD)                                                                        0.0000     0.3600 f    
  modD_inst/n11 (net)                    2.3705                                             0.0000     0.3600 f    
  modD_inst/E_UPF_LS/A (LSDNSSX2_HVT)              0.0000    0.0000    0.0000               0.2470     0.6070 f    0.85
  modD_inst/E_UPF_LS/Y (LSDNSSX2_HVT)                        0.0268                         0.0310     0.6380 f    0.85
  modD_inst/n15 (net)            3       2.8641                                             0.0000     0.6380 f    
  modD_inst/U12/A1 (AND2X1_HVT)                    0.0000    0.0268    0.0000               0.1564     0.7944 f    0.85
  modD_inst/U12/Y (AND2X1_HVT)                               0.0212                         0.0383     0.8327 f    0.85
  modD_inst/n4 (net)             1       1.2629                                             0.0000     0.8327 f    
  modD_inst/U13/A0 (HADDX1_HVT)                    0.0000    0.0212    0.0000               0.0194     0.8522 f    0.85
  modD_inst/U13/SO (HADDX1_HVT)                              0.0216                         0.0639     0.9161 r    0.85
  modD_inst/N9 (net)             1       0.7579                                             0.0000     0.9161 r    
  modD_inst/RD2_reg/D (DFFX1_HVT)                  0.0000    0.0216    0.0000               0.0117     0.9277 r    0.85
  data arrival time                                                                                    0.9277      

  clock upf_clk (rise edge)                                                                 0.8000     0.8000      
  clock network delay (ideal)                                                               0.2000     1.0000      
  clock uncertainty                                                                        -0.0500     0.9500      
  modD_inst/RD2_reg/CLK (DFFX1_HVT)                                                         0.0000     0.9500 r    
  library setup time                                                                       -0.0308     0.9192      
  data required time                                                                                   0.9192      
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.9192      
  data arrival time                                                                                   -0.9277      
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.0085      


  Startpoint: A (input port clocked by upf_clk)
  Endpoint: modB_inst/B2C_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mv_lp_top          8000                  saed32hvt_ff0p85v125c
  modB               ForQA                 saed32hvt_ff0p85v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                 0.0000     0.0000      
  clock network delay (ideal)                                                               0.2000     0.2000      
  input external delay                                                                      0.1600     0.3600 r    
  A (in)                                                     0.0000                         0.0000     0.3600 r    
  A (net)                        2       1.1934                                             0.0000     0.3600 r    
  U30/A (NBUFFX2_HVT)                              0.0000    0.0000    0.0000               0.0537     0.4137 r    1.16
  U30/Y (NBUFFX2_HVT)                                        0.0097                         0.0181     0.4318 r    1.16
  n11 (net)                      2       1.1807                                             0.0000     0.4318 r    
  U32/A (NBUFFX2_HVT)                              0.0000    0.0097    0.0000               0.0532     0.4850 r    1.16
  U32/Y (NBUFFX2_HVT)                                        0.0117                         0.0198     0.5048 r    1.16
  n15 (net)                      2       1.1370                                             0.0000     0.5048 r    
  U33/A3 (AO22X1_HVT)                              0.0000    0.0117    0.0000               0.0512     0.5560 r    1.16
  U33/Y (AO22X1_HVT)                                         0.0220                         0.0279     0.5839 r    1.16
  n18 (net)                      2       1.1807                                             0.0000     0.5839 r    
  U44/A (INVX0_HVT)                                0.0000    0.0220    0.0000               0.0532     0.6371 r    1.16
  U44/Y (INVX0_HVT)                                          0.0163                         0.0116     0.6487 f    1.16
  R (net)                        2       0.6355                                             0.0000     0.6487 f    
  U45/A (NBUFFX2_HVT)                              0.0000    0.0163    0.0000               0.0286     0.6773 f    1.16
  U45/Y (NBUFFX2_HVT)                                        0.0148                         0.0216     0.6989 f    1.16
  n32 (net)                      3       2.4476                                             0.0000     0.6989 f    
  modB_inst/R (modB)                                                                        0.0000     0.6989 f    
  modB_inst/R (net)                      2.4476                                             0.0000     0.6989 f    
  modB_inst/U10/B0 (HADDX1_HVT)                    0.0000    0.0148    0.0000               0.1788     0.8777 f    1.16
  modB_inst/U10/SO (HADDX1_HVT)                              0.0166                         0.0396     0.9173 r    1.16
  modB_inst/N1 (net)             1       0.7532                                             0.0000     0.9173 r    
  modB_inst/B2C_reg/D (DFFX1_HVT)                  0.0000    0.0166    0.0000               0.0116     0.9289 r    1.16
  data arrival time                                                                                    0.9289      

  clock upf_clk (rise edge)                                                                 0.8000     0.8000      
  clock network delay (ideal)                                                               0.2000     1.0000      
  clock uncertainty                                                                        -0.0500     0.9500      
  modB_inst/B2C_reg/CLK (DFFX1_HVT)                                                         0.0000     0.9500 r    
  library setup time                                                                       -0.0180     0.9320      
  data required time                                                                                   0.9320      
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.9320      
  data arrival time                                                                                   -0.9289      
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                          0.0031      


  Startpoint: C (input port clocked by upf_clk)
  Endpoint: modC_inst/C2A_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mv_lp_top          8000                  saed32hvt_ff0p85v125c
  modC               ForQA                 saed32hvt_ff0p85v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                 0.0000     0.0000      
  clock network delay (ideal)                                                               0.2000     0.2000      
  input external delay                                                                      0.1600     0.3600 f    
  C (in)                                                     0.0000                         0.0000     0.3600 f    
  C (net)                        3       1.9031                                             0.0000     0.3600 f    
  U34/A (NBUFFX2_HVT)                              0.0000    0.0000    0.0000               0.1390     0.4990 f    1.16
  U34/Y (NBUFFX2_HVT)                                        0.0132                         0.0193     0.5184 f    1.16
  n25 (net)                      2       2.8624                                             0.0000     0.5184 f    
  modC_inst/C (modC)                                                                        0.0000     0.5184 f    
  modC_inst/n8 (net)                     2.8624                                             0.0000     0.5184 f    
  modC_inst/C_UPF_LS/A (LSDNSSX8_HVT)              0.0000    0.0096    0.0000               0.1318     0.6501 f    0.85
  modC_inst/C_UPF_LS/Y (LSDNSSX8_HVT)                        0.0106                         0.0218     0.6720 f    0.85
  modC_inst/n13 (net)            2       2.0366                                             0.0000     0.6720 f    
  modC_inst/U3/B0 (HADDX1_HVT)                     0.0000    0.0106    0.0000               0.0700     0.7420 f    0.85
  modC_inst/U3/SO (HADDX1_HVT)                               0.0260                         0.0662     0.8082 r    0.85
  modC_inst/n6 (net)             2       1.6757                                             0.0000     0.8082 r    
  modC_inst/C2A_reg/D (DFFSSRX1_HVT)               0.0000    0.0260    0.0000               0.0576     0.8659 r    0.85
  data arrival time                                                                                    0.8659      

  clock upf_clk (rise edge)                                                                 0.8000     0.8000      
  clock network delay (ideal)                                                               0.2000     1.0000      
  clock uncertainty                                                                        -0.0500     0.9500      
  modC_inst/C2A_reg/CLK (DFFSSRX1_HVT)                                                      0.0000     0.9500 r    
  library setup time                                                                       -0.0804     0.8696      
  data required time                                                                                   0.8696      
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.8696      
  data arrival time                                                                                   -0.8659      
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                          0.0038      


  Startpoint: A (input port clocked by upf_clk)
  Endpoint: modA_inst/A2B_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mv_lp_top          8000                  saed32hvt_ff0p85v125c
  modA               ForQA                 saed32hvt_ff0p85v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                 0.0000     0.0000      
  clock network delay (ideal)                                                               0.2000     0.2000      
  input external delay                                                                      0.1600     0.3600 r    
  A (in)                                                     0.0000                         0.0000     0.3600 r    
  A (net)                        2       1.1934                                             0.0000     0.3600 r    
  U30/A (NBUFFX2_HVT)                              0.0000    0.0000    0.0000               0.0537     0.4137 r    1.16
  U30/Y (NBUFFX2_HVT)                                        0.0097                         0.0181     0.4318 r    1.16
  n11 (net)                      2       1.1807                                             0.0000     0.4318 r    
  U32/A (NBUFFX2_HVT)                              0.0000    0.0097    0.0000               0.0532     0.4850 r    1.16
  U32/Y (NBUFFX2_HVT)                                        0.0117                         0.0198     0.5048 r    1.16
  n15 (net)                      2       1.1370                                             0.0000     0.5048 r    
  U38/A (NBUFFX2_HVT)                              0.0000    0.0117    0.0000               0.0512     0.5560 r    1.16
  U38/Y (NBUFFX2_HVT)                                        0.0121                         0.0202     0.5762 r    1.16
  n29 (net)                      2       1.1570                                             0.0000     0.5762 r    
  U17/A (NBUFFX2_HVT)                              0.0000    0.0121    0.0000               0.0521     0.6283 r    1.16
  U17/Y (NBUFFX2_HVT)                                        0.0129                         0.0210     0.6493 r    1.16
  n9 (net)                       2       1.6301                                             0.0000     0.6493 r    
  modA_inst/A (modA)                                                                        0.0000     0.6493 r    
  modA_inst/A (net)                      1.6301                                             0.0000     0.6493 r    
  modA_inst/U4/A2 (XOR2X1_HVT)                     0.0000    0.0129    0.0000               0.0734     0.7227 r    1.16
  modA_inst/U4/Y (XOR2X1_HVT)                                0.0248                         0.0527     0.7754 f    1.16
  modA_inst/n8 (net)             2       2.0813                                             0.0000     0.7754 f    
  modA_inst/U3/A0 (HADDX2_HVT)                     0.0000    0.0248    0.0000               0.0716     0.8470 f    1.16
  modA_inst/U3/SO (HADDX2_HVT)                               0.0185                         0.0465     0.8935 r    1.16
  modA_inst/N0 (net)             1       0.7532                                             0.0000     0.8935 r    
  modA_inst/A2B_reg/D (DFFX1_HVT)                  0.0000    0.0185    0.0000               0.0116     0.9051 r    1.16
  data arrival time                                                                                    0.9051      

  clock upf_clk (rise edge)                                                                 0.8000     0.8000      
  clock network delay (ideal)                                                               0.2000     1.0000      
  clock uncertainty                                                                        -0.0500     0.9500      
  modA_inst/A2B_reg/CLK (DFFX1_HVT)                                                         0.0000     0.9500 r    
  library setup time                                                                       -0.0185     0.9315      
  data required time                                                                                   0.9315      
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.9315      
  data arrival time                                                                                   -0.9051      
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                          0.0264      


  Startpoint: A (input port clocked by upf_clk)
  Endpoint: modB_inst/RB2_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mv_lp_top          8000                  saed32hvt_ff0p85v125c
  modB               ForQA                 saed32hvt_ff0p85v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                 0.0000     0.0000      
  clock network delay (ideal)                                                               0.2000     0.2000      
  input external delay                                                                      0.1600     0.3600 r    
  A (in)                                                     0.0000                         0.0000     0.3600 r    
  A (net)                        2       1.1934                                             0.0000     0.3600 r    
  U30/A (NBUFFX2_HVT)                              0.0000    0.0000    0.0000               0.0537     0.4137 r    1.16
  U30/Y (NBUFFX2_HVT)                                        0.0097                         0.0181     0.4318 r    1.16
  n11 (net)                      2       1.1807                                             0.0000     0.4318 r    
  U32/A (NBUFFX2_HVT)                              0.0000    0.0097    0.0000               0.0532     0.4850 r    1.16
  U32/Y (NBUFFX2_HVT)                                        0.0117                         0.0198     0.5048 r    1.16
  n15 (net)                      2       1.1370                                             0.0000     0.5048 r    
  U38/A (NBUFFX2_HVT)                              0.0000    0.0117    0.0000               0.0512     0.5560 r    1.16
  U38/Y (NBUFFX2_HVT)                                        0.0121                         0.0202     0.5762 r    1.16
  n29 (net)                      2       1.1570                                             0.0000     0.5762 r    
  U39/A (NBUFFX2_HVT)                              0.0000    0.0121    0.0000               0.0521     0.6283 r    1.16
  U39/Y (NBUFFX2_HVT)                                        0.0128                         0.0209     0.6493 r    1.16
  n28 (net)                      2       1.5757                                             0.0000     0.6493 r    
  modB_inst/A (modB)                                                                        0.0000     0.6493 r    
  modB_inst/A (net)                      1.5757                                             0.0000     0.6493 r    
  modB_inst/U12/A1 (XOR2X1_HVT)                    0.0000    0.0128    0.0000               0.0709     0.7202 r    1.16
  modB_inst/U12/Y (XOR2X1_HVT)                               0.0245                         0.0518     0.7720 f    1.16
  modB_inst/n6 (net)             2       1.9777                                             0.0000     0.7720 f    
  modB_inst/U15/B0 (HADDX1_HVT)                    0.0000    0.0245    0.0000               0.0680     0.8400 f    1.16
  modB_inst/U15/SO (HADDX1_HVT)                              0.0167                         0.0417     0.8817 r    1.16
  modB_inst/N7 (net)             1       0.7532                                             0.0000     0.8817 r    
  modB_inst/RB2_reg/D (DFFX1_HVT)                  0.0000    0.0167    0.0000               0.0116     0.8933 r    1.16
  data arrival time                                                                                    0.8933      

  clock upf_clk (rise edge)                                                                 0.8000     0.8000      
  clock network delay (ideal)                                                               0.2000     1.0000      
  clock uncertainty                                                                        -0.0500     0.9500      
  modB_inst/RB2_reg/CLK (DFFX1_HVT)                                                         0.0000     0.9500 r    
  library setup time                                                                       -0.0180     0.9320      
  data required time                                                                                   0.9320      
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.9320      
  data arrival time                                                                                   -0.8933      
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                          0.0387      


  Startpoint: A (input port clocked by upf_clk)
  Endpoint: modB_inst/B2A_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mv_lp_top          8000                  saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.2000     0.2000      
  input external delay                                                                                     0.1600     0.3600 r    
  A (in)                                                                    0.0000                         0.0000     0.3600 r    
  A (net)                                       2       1.1934                                             0.0000     0.3600 r    
  U30/A (NBUFFX2_HVT)                                             0.0000    0.0000    0.0000               0.0537     0.4137 r    1.16
  U30/Y (NBUFFX2_HVT)                                                       0.0097                         0.0181     0.4318 r    1.16
  n11 (net)                                     2       1.1807                                             0.0000     0.4318 r    
  U31/A (INVX0_HVT)                                               0.0000    0.0097    0.0000               0.0532     0.4850 r    1.16
  U31/Y (INVX0_HVT)                                                         0.0151                         0.0133     0.4983 f    1.16
  n16 (net)                                     2       1.1185                                             0.0000     0.4983 f    
  U33/A2 (AO22X1_HVT)                                             0.0000    0.0151    0.0000               0.0504     0.5486 f    1.16
  U33/Y (AO22X1_HVT)                                                        0.0152                         0.0285     0.5772 f    1.16
  n18 (net)                                     2       1.1896                                             0.0000     0.5772 f    
  U44/A (INVX0_HVT)                                               0.0000    0.0152    0.0000               0.0536     0.6307 f    1.16
  U44/Y (INVX0_HVT)                                                         0.0113                         0.0084     0.6392 r    1.16
  R (net)                                       2       0.6330                                             0.0000     0.6392 r    
  U45/A (NBUFFX2_HVT)                                             0.0000    0.0113    0.0000               0.0285     0.6677 r    1.16
  U45/Y (NBUFFX2_HVT)                                                       0.0139                         0.0220     0.6897 r    1.16
  n32 (net)                                     3       2.4377                                             0.0000     0.6897 r    
  modB_inst/R (modB)                                                                                       0.0000     0.6897 r    
  modB_inst/R (net)                                     2.4377                                             0.0000     0.6897 r    
  modB_inst/B2A_reg/RSTB (DFFSSRX1_HVT)                           0.0000    0.0139    0.0000               0.1781     0.8678 r    1.16
  data arrival time                                                                                                   0.8678      

  clock upf_clk (rise edge)                                                                                0.8000     0.8000      
  clock network delay (ideal)                                                                              0.2000     1.0000      
  clock uncertainty                                                                                       -0.0500     0.9500      
  modB_inst/B2A_reg/CLK (DFFSSRX1_HVT)                                                                     0.0000     0.9500 r    
  library setup time                                                                                      -0.0356     0.9144      
  data required time                                                                                                  0.9144      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9144      
  data arrival time                                                                                                  -0.8678      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0466      


  Startpoint: C (input port clocked by upf_clk)
  Endpoint: modC_inst/RC2_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mv_lp_top          8000                  saed32hvt_ff0p85v125c
  modC               ForQA                 saed32hvt_ff0p85v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                 0.0000     0.0000      
  clock network delay (ideal)                                                               0.2000     0.2000      
  input external delay                                                                      0.1600     0.3600 f    
  C (in)                                                     0.0000                         0.0000     0.3600 f    
  C (net)                        3       1.9031                                             0.0000     0.3600 f    
  U34/A (NBUFFX2_HVT)                              0.0000    0.0000    0.0000               0.1390     0.4990 f    1.16
  U34/Y (NBUFFX2_HVT)                                        0.0132                         0.0193     0.5184 f    1.16
  n25 (net)                      2       2.8624                                             0.0000     0.5184 f    
  modC_inst/C (modC)                                                                        0.0000     0.5184 f    
  modC_inst/n8 (net)                     2.8624                                             0.0000     0.5184 f    
  modC_inst/C_UPF_LS/A (LSDNSSX8_HVT)              0.0000    0.0096    0.0000               0.1318     0.6501 f    0.85
  modC_inst/C_UPF_LS/Y (LSDNSSX8_HVT)                        0.0106                         0.0218     0.6720 f    0.85
  modC_inst/n13 (net)            2       2.0366                                             0.0000     0.6720 f    
  modC_inst/U8/A2 (AND2X1_HVT)                     0.0000    0.0106    0.0000               0.0700     0.7420 f    0.85
  modC_inst/U8/Y (AND2X1_HVT)                                0.0206                         0.0346     0.7766 f    0.85
  modC_inst/n3 (net)             1       1.2629                                             0.0000     0.7766 f    
  modC_inst/U9/A0 (HADDX1_HVT)                     0.0000    0.0206    0.0000               0.0194     0.7960 f    0.85
  modC_inst/U9/SO (HADDX1_HVT)                               0.0216                         0.0637     0.8597 r    0.85
  modC_inst/N9 (net)             1       0.7579                                             0.0000     0.8597 r    
  modC_inst/RC2_reg/D (DFFX1_HVT)                  0.0000    0.0216    0.0000               0.0117     0.8714 r    0.85
  data arrival time                                                                                    0.8714      

  clock upf_clk (rise edge)                                                                 0.8000     0.8000      
  clock network delay (ideal)                                                               0.2000     1.0000      
  clock uncertainty                                                                        -0.0500     0.9500      
  modC_inst/RC2_reg/CLK (DFFX1_HVT)                                                         0.0000     0.9500 r    
  library setup time                                                                       -0.0308     0.9192      
  data required time                                                                                   0.9192      
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.9192      
  data arrival time                                                                                   -0.8714      
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                          0.0478      


  Startpoint: B (input port clocked by upf_clk)
  Endpoint: modB_inst/RB1_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mv_lp_top          8000                  saed32hvt_ff0p85v125c
  modB               ForQA                 saed32hvt_ff0p85v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                 0.0000     0.0000      
  clock network delay (ideal)                                                               0.2000     0.2000      
  input external delay                                                                      0.1600     0.3600 f    
  B (in)                                                     0.0000                         0.0000     0.3600 f    
  B (net)                        2       1.1896                                             0.0000     0.3600 f    
  U28/A (INVX0_HVT)                                0.0000    0.0000    0.0000               0.0536     0.4136 f    1.16
  U28/Y (INVX0_HVT)                                          0.0066                         0.0091     0.4226 r    1.16
  n5 (net)                       2       1.1392                                             0.0000     0.4226 r    
  U29/A (NBUFFX2_HVT)                              0.0000    0.0066    0.0000               0.0513     0.4739 r    1.16
  U29/Y (NBUFFX2_HVT)                                        0.0110                         0.0192     0.4931 r    1.16
  n13 (net)                      2       1.1104                                             0.0000     0.4931 r    
  U24/A (NBUFFX2_HVT)                              0.0000    0.0110    0.0000               0.0500     0.5431 r    1.16
  U24/Y (NBUFFX2_HVT)                                        0.0120                         0.0201     0.5632 r    1.16
  n19 (net)                      2       1.1607                                             0.0000     0.5632 r    
  U35/A (INVX0_HVT)                                0.0000    0.0120    0.0000               0.0523     0.6155 r    1.16
  U35/Y (INVX0_HVT)                                          0.0204                         0.0168     0.6323 f    1.16
  n14 (net)                      2       1.6954                                             0.0000     0.6323 f    
  modB_inst/B (modB)                                                                        0.0000     0.6323 f    
  modB_inst/B (net)                      1.6954                                             0.0000     0.6323 f    
  modB_inst/U12/A2 (XOR2X1_HVT)                    0.0000    0.0204    0.0000               0.0763     0.7086 f    1.16
  modB_inst/U12/Y (XOR2X1_HVT)                               0.0278                         0.0559     0.7645 r    1.16
  modB_inst/n6 (net)             2       1.9689                                             0.0000     0.7645 r    
  modB_inst/U13/A2 (AO21X1_HVT)                    0.0000    0.0278    0.0000               0.0677     0.8322 r    1.16
  modB_inst/U13/Y (AO21X1_HVT)                               0.0202                         0.0358     0.8680 r    1.16
  modB_inst/N5 (net)             1       0.7532                                             0.0000     0.8680 r    
  modB_inst/RB1_reg/D (DFFX1_HVT)                  0.0000    0.0202    0.0000               0.0116     0.8796 r    1.16
  data arrival time                                                                                    0.8796      

  clock upf_clk (rise edge)                                                                 0.8000     0.8000      
  clock network delay (ideal)                                                               0.2000     1.0000      
  clock uncertainty                                                                        -0.0500     0.9500      
  modB_inst/RB1_reg/CLK (DFFX1_HVT)                                                         0.0000     0.9500 r    
  library setup time                                                                       -0.0188     0.9312      
  data required time                                                                                   0.9312      
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.9312      
  data arrival time                                                                                   -0.8796      
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                          0.0515      


  Startpoint: A (input port clocked by upf_clk)
  Endpoint: modD_inst/D2B_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mv_lp_top          8000                  saed32hvt_ff0p85v125c
  modD               ForQA                 saed32hvt_ff0p85v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                 0.0000     0.0000      
  clock network delay (ideal)                                                               0.2000     0.2000      
  input external delay                                                                      0.1600     0.3600 r    
  A (in)                                                     0.0000                         0.0000     0.3600 r    
  A (net)                        2       1.1934                                             0.0000     0.3600 r    
  U30/A (NBUFFX2_HVT)                              0.0000    0.0000    0.0000               0.0537     0.4137 r    1.16
  U30/Y (NBUFFX2_HVT)                                        0.0097                         0.0181     0.4318 r    1.16
  n11 (net)                      2       1.1807                                             0.0000     0.4318 r    
  U31/A (INVX0_HVT)                                0.0000    0.0097    0.0000               0.0532     0.4850 r    1.16
  U31/Y (INVX0_HVT)                                          0.0151                         0.0133     0.4983 f    1.16
  n16 (net)                      2       1.1185                                             0.0000     0.4983 f    
  U41/A (NBUFFX2_HVT)                              0.0000    0.0151    0.0000               0.0504     0.5486 f    1.16
  U41/Y (NBUFFX2_HVT)                                        0.0126                         0.0198     0.5685 f    1.16
  n30 (net)                      2       1.6187                                             0.0000     0.5685 f    
  U19/A2 (XNOR2X1_HVT)                             0.0000    0.0126    0.0000               0.0729     0.6413 f    1.16
  U19/Y (XNOR2X1_HVT)                                        0.0236                         0.0478     0.6891 r    1.16
  T (net)                        2       0.4559                                             0.0000     0.6891 r    
  modD_inst/T (modD)                                                                        0.0000     0.6891 r    
  modD_inst/n12 (net)                    0.4559                                             0.0000     0.6891 r    
  modD_inst/T_UPF_LS/A (LSDNSSX1_HVT)              0.0000    0.0173    0.0000               0.0153     0.7044 r    0.85
  modD_inst/T_UPF_LS/Y (LSDNSSX1_HVT)                        0.0219                         0.0331     0.7374 r    0.85
  modD_inst/n16 (net)            2       1.5639                                             0.0000     0.7374 r    
  modD_inst/U15/A1 (AO21X1_HVT)                    0.0000    0.0219    0.0000               0.0538     0.7912 r    0.85
  modD_inst/U15/Y (AO21X1_HVT)                               0.0262                         0.0506     0.8418 r    0.85
  modD_inst/N1 (net)             1       0.7579                                             0.0000     0.8418 r    
  modD_inst/D2B_reg/D (DFFX1_HVT)                  0.0000    0.0262    0.0000               0.0117     0.8535 r    0.85
  data arrival time                                                                                    0.8535      

  clock upf_clk (rise edge)                                                                 0.8000     0.8000      
  clock network delay (ideal)                                                               0.2000     1.0000      
  clock uncertainty                                                                        -0.0500     0.9500      
  modD_inst/D2B_reg/CLK (DFFX1_HVT)                                                         0.0000     0.9500 r    
  library setup time                                                                       -0.0318     0.9182      
  data required time                                                                                   0.9182      
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.9182      
  data arrival time                                                                                   -0.8535      
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                          0.0647      


  Startpoint: B (input port clocked by upf_clk)
  Endpoint: modA_inst/A2D_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mv_lp_top          8000                  saed32hvt_ff0p85v125c
  modA               ForQA                 saed32hvt_ff0p85v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                 0.0000     0.0000      
  clock network delay (ideal)                                                               0.2000     0.2000      
  input external delay                                                                      0.1600     0.3600 f    
  B (in)                                                     0.0000                         0.0000     0.3600 f    
  B (net)                        2       1.1896                                             0.0000     0.3600 f    
  U26/A (NBUFFX2_HVT)                              0.0000    0.0000    0.0000               0.0536     0.4136 f    1.16
  U26/Y (NBUFFX2_HVT)                                        0.0086                         0.0162     0.4297 f    1.16
  n12 (net)                      2       1.1632                                             0.0000     0.4297 f    
  U23/A (NBUFFX2_HVT)                              0.0000    0.0086    0.0000               0.0524     0.4821 f    1.16
  U23/Y (NBUFFX2_HVT)                                        0.0104                         0.0178     0.4999 f    1.16
  n17 (net)                      2       1.2058                                             0.0000     0.4999 f    
  U18/A (NBUFFX2_HVT)                              0.0000    0.0104    0.0000               0.0543     0.5542 f    1.16
  U18/Y (NBUFFX2_HVT)                                        0.0106                         0.0180     0.5722 f    1.16
  n21 (net)                      2       1.1227                                             0.0000     0.5722 f    
  U36/A (NBUFFX2_HVT)                              0.0000    0.0106    0.0000               0.0505     0.6227 f    1.16
  U36/Y (NBUFFX2_HVT)                                        0.0117                         0.0189     0.6416 f    1.16
  n26 (net)                      2       1.5857                                             0.0000     0.6416 f    
  modA_inst/B (modA)                                                                        0.0000     0.6416 f    
  modA_inst/B (net)                      1.5857                                             0.0000     0.6416 f    
  modA_inst/U15/A (NBUFFX2_HVT)                    0.0000    0.0117    0.0000               0.0714     0.7130 f    1.16
  modA_inst/U15/Y (NBUFFX2_HVT)                              0.0119                         0.0191     0.7321 f    1.16
  modA_inst/n6 (net)             2       1.5819                                             0.0000     0.7321 f    
  modA_inst/U8/A (INVX0_HVT)                       0.0000    0.0119    0.0000               0.0544     0.7865 f    1.16
  modA_inst/U8/Y (INVX0_HVT)                                 0.0105                         0.0088     0.7954 r    1.16
  modA_inst/n7 (net)             1       0.7749                                             0.0000     0.7954 r    
  modA_inst/U16/A4 (AO22X1_HVT)                    0.0000    0.0105    0.0000               0.0119     0.8073 r    1.16
  modA_inst/U16/Y (AO22X1_HVT)                               0.0214                         0.0272     0.8345 r    1.16
  modA_inst/N3 (net)             1       0.7532                                             0.0000     0.8345 r    
  modA_inst/A2D_reg/D (DFFX1_HVT)                  0.0000    0.0214    0.0000               0.0116     0.8461 r    1.16
  data arrival time                                                                                    0.8461      

  clock upf_clk (rise edge)                                                                 0.8000     0.8000      
  clock network delay (ideal)                                                               0.2000     1.0000      
  clock uncertainty                                                                        -0.0500     0.9500      
  modA_inst/A2D_reg/CLK (DFFX1_HVT)                                                         0.0000     0.9500 r    
  library setup time                                                                       -0.0191     0.9309      
  data required time                                                                                   0.9309      
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.9309      
  data arrival time                                                                                   -0.8461      
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                          0.0848      


  Startpoint: A (input port clocked by upf_clk)
  Endpoint: modB_inst/B2A_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mv_lp_top          8000                  saed32hvt_ff0p85v125c
  modB               ForQA                 saed32hvt_ff0p85v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                 0.0000     0.0000      
  clock network delay (ideal)                                                               0.2000     0.2000      
  input external delay                                                                      0.1600     0.3600 r    
  A (in)                                                     0.0000                         0.0000     0.3600 r    
  A (net)                        2       1.1934                                             0.0000     0.3600 r    
  U30/A (NBUFFX2_HVT)                              0.0000    0.0000    0.0000               0.0537     0.4137 r    1.16
  U30/Y (NBUFFX2_HVT)                                        0.0097                         0.0181     0.4318 r    1.16
  n11 (net)                      2       1.1807                                             0.0000     0.4318 r    
  U32/A (NBUFFX2_HVT)                              0.0000    0.0097    0.0000               0.0532     0.4850 r    1.16
  U32/Y (NBUFFX2_HVT)                                        0.0117                         0.0198     0.5048 r    1.16
  n15 (net)                      2       1.1370                                             0.0000     0.5048 r    
  U38/A (NBUFFX2_HVT)                              0.0000    0.0117    0.0000               0.0512     0.5560 r    1.16
  U38/Y (NBUFFX2_HVT)                                        0.0121                         0.0202     0.5762 r    1.16
  n29 (net)                      2       1.1570                                             0.0000     0.5762 r    
  U39/A (NBUFFX2_HVT)                              0.0000    0.0121    0.0000               0.0521     0.6283 r    1.16
  U39/Y (NBUFFX2_HVT)                                        0.0128                         0.0209     0.6493 r    1.16
  n28 (net)                      2       1.5757                                             0.0000     0.6493 r    
  modB_inst/A (modB)                                                                        0.0000     0.6493 r    
  modB_inst/A (net)                      1.5757                                             0.0000     0.6493 r    
  modB_inst/U5/A (NBUFFX2_HVT)                     0.0000    0.0128    0.0000               0.0709     0.7202 r    1.16
  modB_inst/U5/Y (NBUFFX2_HVT)                               0.0131                         0.0213     0.7414 r    1.16
  modB_inst/n7 (net)             2       1.7101                                             0.0000     0.7414 r    
  modB_inst/B2A_reg/D (DFFSSRX1_HVT)               0.0000    0.0131    0.0000               0.0588     0.8003 r    1.16
  data arrival time                                                                                    0.8003      

  clock upf_clk (rise edge)                                                                 0.8000     0.8000      
  clock network delay (ideal)                                                               0.2000     1.0000      
  clock uncertainty                                                                        -0.0500     0.9500      
  modB_inst/B2A_reg/CLK (DFFSSRX1_HVT)                                                      0.0000     0.9500 r    
  library setup time                                                                       -0.0488     0.9012      
  data required time                                                                                   0.9012      
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.9012      
  data arrival time                                                                                   -0.8003      
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                          0.1009      


  Startpoint: A (input port clocked by upf_clk)
  Endpoint: modA_inst/A2C_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mv_lp_top          8000                  saed32hvt_ff0p85v125c
  modA               ForQA                 saed32hvt_ff0p85v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                 0.0000     0.0000      
  clock network delay (ideal)                                                               0.2000     0.2000      
  input external delay                                                                      0.1600     0.3600 r    
  A (in)                                                     0.0000                         0.0000     0.3600 r    
  A (net)                        2       1.1934                                             0.0000     0.3600 r    
  U30/A (NBUFFX2_HVT)                              0.0000    0.0000    0.0000               0.0537     0.4137 r    1.16
  U30/Y (NBUFFX2_HVT)                                        0.0097                         0.0181     0.4318 r    1.16
  n11 (net)                      2       1.1807                                             0.0000     0.4318 r    
  U32/A (NBUFFX2_HVT)                              0.0000    0.0097    0.0000               0.0532     0.4850 r    1.16
  U32/Y (NBUFFX2_HVT)                                        0.0117                         0.0198     0.5048 r    1.16
  n15 (net)                      2       1.1370                                             0.0000     0.5048 r    
  U38/A (NBUFFX2_HVT)                              0.0000    0.0117    0.0000               0.0512     0.5560 r    1.16
  U38/Y (NBUFFX2_HVT)                                        0.0121                         0.0202     0.5762 r    1.16
  n29 (net)                      2       1.1570                                             0.0000     0.5762 r    
  U17/A (NBUFFX2_HVT)                              0.0000    0.0121    0.0000               0.0521     0.6283 r    1.16
  U17/Y (NBUFFX2_HVT)                                        0.0129                         0.0210     0.6493 r    1.16
  n9 (net)                       2       1.6301                                             0.0000     0.6493 r    
  modA_inst/A (modA)                                                                        0.0000     0.6493 r    
  modA_inst/A (net)                      1.6301                                             0.0000     0.6493 r    
  modA_inst/U7/A1 (AND3X1_HVT)                     0.0000    0.0129    0.0000               0.0734     0.7227 r    1.16
  modA_inst/U7/Y (AND3X1_HVT)                                0.0162                         0.0252     0.7479 r    1.16
  modA_inst/N1 (net)             1       0.7532                                             0.0000     0.7479 r    
  modA_inst/A2C_reg/D (DFFX1_HVT)                  0.0000    0.0162    0.0000               0.0116     0.7595 r    1.16
  data arrival time                                                                                    0.7595      

  clock upf_clk (rise edge)                                                                 0.8000     0.8000      
  clock network delay (ideal)                                                               0.2000     1.0000      
  clock uncertainty                                                                        -0.0500     0.9500      
  modA_inst/A2C_reg/CLK (DFFX1_HVT)                                                         0.0000     0.9500 r    
  library setup time                                                                       -0.0179     0.9321      
  data required time                                                                                   0.9321      
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.9321      
  data arrival time                                                                                   -0.7595      
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                          0.1726      


  Startpoint: modD_inst/W_reg
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: W (output port clocked by upf_clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mv_lp_top          8000                  saed32hvt_ff0p85v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                 0.0000     0.0000      
  clock network delay (ideal)                                                               0.2000     0.2000      
  modD_inst/W_reg/CLK (DFFX1_HVT)                  0.0000    0.0500    0.0000               0.0000     0.2000 r    0.85
  modD_inst/W_reg/Q (DFFX1_HVT)                              0.0182                         0.0995     0.2995 r    0.85
  modD_inst/W (net)              1       0.0039                                             0.0000     0.2995 r    
  modD_inst/W (modD)                                                                        0.0000     0.2995 r    
  W (net)                                0.0039                                             0.0000     0.2995 r    
  W (out)                                          0.0000    0.0248    0.0000               0.0056     0.3051 r    
  data arrival time                                                                                    0.3051      

  clock upf_clk (rise edge)                                                                 0.8000     0.8000      
  clock network delay (ideal)                                                               0.2000     1.0000      
  clock uncertainty                                                                        -0.0500     0.9500      
  output external delay                                                                    -0.2400     0.7100      
  data required time                                                                                   0.7100      
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.7100      
  data arrival time                                                                                   -0.3051      
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                          0.4049      


  Startpoint: modC_inst/X_reg
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: X (output port clocked by upf_clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mv_lp_top          8000                  saed32hvt_ff0p85v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                 0.0000     0.0000      
  clock network delay (ideal)                                                               0.2000     0.2000      
  modC_inst/X_reg/CLK (DFFX1_HVT)                  0.0000    0.0500    0.0000               0.0000     0.2000 r    0.85
  modC_inst/X_reg/Q (DFFX1_HVT)                              0.0182                         0.0995     0.2995 r    0.85
  modC_inst/X (net)              1       0.0039                                             0.0000     0.2995 r    
  modC_inst/X (modC)                                                                        0.0000     0.2995 r    
  X (net)                                0.0039                                             0.0000     0.2995 r    
  X (out)                                          0.0000    0.0248    0.0000               0.0056     0.3051 r    
  data arrival time                                                                                    0.3051      

  clock upf_clk (rise edge)                                                                 0.8000     0.8000      
  clock network delay (ideal)                                                               0.2000     1.0000      
  clock uncertainty                                                                        -0.0500     0.9500      
  output external delay                                                                    -0.2400     0.7100      
  data required time                                                                                   0.7100      
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.7100      
  data arrival time                                                                                   -0.3051      
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                          0.4049      


  Startpoint: modB_inst/Y_reg
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: Y (output port clocked by upf_clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mv_lp_top          8000                  saed32hvt_ff0p85v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                 0.0000     0.0000      
  clock network delay (ideal)                                                               0.2000     0.2000      
  modB_inst/Y_reg/CLK (DFFX1_HVT)                  0.0000    0.0500    0.0000               0.0000     0.2000 r    1.16
  modB_inst/Y_reg/Q (DFFX1_HVT)                              0.0138                         0.0701     0.2701 f    1.16
  modB_inst/Y (net)              1       0.0039                                             0.0000     0.2701 f    
  modB_inst/Y (modB)                                                                        0.0000     0.2701 f    
  Y (net)                                0.0039                                             0.0000     0.2701 f    
  Y (out)                                          0.0000    0.0138    0.0000               0.0001     0.2702 f    
  data arrival time                                                                                    0.2702      

  clock upf_clk (rise edge)                                                                 0.8000     0.8000      
  clock network delay (ideal)                                                               0.2000     1.0000      
  clock uncertainty                                                                        -0.0500     0.9500      
  output external delay                                                                    -0.2400     0.7100      
  data required time                                                                                   0.7100      
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.7100      
  data arrival time                                                                                   -0.2702      
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                          0.4398      


  Startpoint: modA_inst/Z_reg
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: Z (output port clocked by upf_clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mv_lp_top          8000                  saed32hvt_ff0p85v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                 0.0000     0.0000      
  clock network delay (ideal)                                                               0.2000     0.2000      
  modA_inst/Z_reg/CLK (DFFX1_HVT)                  0.0000    0.0500    0.0000               0.0000     0.2000 r    1.16
  modA_inst/Z_reg/Q (DFFX1_HVT)                              0.0138                         0.0701     0.2701 f    1.16
  modA_inst/Z (net)              1       0.0039                                             0.0000     0.2701 f    
  modA_inst/Z (modA)                                                                        0.0000     0.2701 f    
  Z (net)                                0.0039                                             0.0000     0.2701 f    
  Z (out)                                          0.0000    0.0138    0.0000               0.0001     0.2702 f    
  data arrival time                                                                                    0.2702      

  clock upf_clk (rise edge)                                                                 0.8000     0.8000      
  clock network delay (ideal)                                                               0.2000     1.0000      
  clock uncertainty                                                                        -0.0500     0.9500      
  output external delay                                                                    -0.2400     0.7100      
  data required time                                                                                   0.7100      
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.7100      
  data arrival time                                                                                   -0.2702      
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                          0.4398      


  Startpoint: modA_inst/A2C_reg
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: modC_inst/C2B_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mv_lp_top          8000                  saed32hvt_ff0p85v125c
  modC               ForQA                 saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.2000     0.2000      
  modA_inst/A2C_reg/CLK (DFFX1_HVT)                               0.0000    0.0500    0.0000               0.0000     0.2000 r    1.16
  modA_inst/A2C_reg/Q (DFFX1_HVT)                                           0.0210                         0.0754     0.2754 r    1.16
  modA_inst/A2C (net)                           5       2.7941                                             0.0000     0.2754 r    
  modA_inst/A2C (modA)                                                                                     0.0000     0.2754 r    
  net21 (net)                                           2.7941                                             0.0000     0.2754 r    
  snps_pd_moda__iso_pg_moda_c_snps_A2C_UPF_ISO/D (ISOLANDX1_HVT)
                                                                  0.0000    0.0210    0.0000               0.3878     0.6631 r    1.16
  snps_pd_moda__iso_pg_moda_c_snps_A2C_UPF_ISO/Q (ISOLANDX1_HVT)            0.0130                         0.0226     0.6857 r    1.16
  A2C (net)                                     1       0.5622                                             0.0000     0.6857 r    
  modC_inst/A2C (modC)                                                                                     0.0000     0.6857 r    
  modC_inst/n12 (net)                                   0.5622                                             0.0000     0.6857 r    
  modC_inst/A2C_UPF_LS/A (LSDNSSX2_HVT)                           0.0000    0.0095    0.0000               0.0082     0.6939 r    0.85
  modC_inst/A2C_UPF_LS/Y (LSDNSSX2_HVT)                                     0.0137                         0.0242     0.7181 r    0.85
  modC_inst/n16 (net)                           1       0.7280                                             0.0000     0.7181 r    
  modC_inst/U10/A1 (AO22X1_HVT)                                   0.0000    0.0137    0.0000               0.0112     0.7293 r    0.85
  modC_inst/U10/Y (AO22X1_HVT)                                              0.0279                         0.0529     0.7822 r    0.85
  modC_inst/N1 (net)                            1       0.7579                                             0.0000     0.7822 r    
  modC_inst/C2B_reg/D (DFFX1_HVT)                                 0.0000    0.0279    0.0000               0.0117     0.7938 r    0.85
  data arrival time                                                                                                   0.7938      

  clock upf_clk (rise edge)                                                                                0.8000     0.8000      
  clock network delay (ideal)                                                                              0.2000     1.0000      
  clock uncertainty                                                                                       -0.0500     0.9500      
  modC_inst/C2B_reg/CLK (DFFX1_HVT)                                                                        0.0000     0.9500 r    
  library setup time                                                                                      -0.0322     0.9178      
  data required time                                                                                                  0.9178      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9178      
  data arrival time                                                                                                  -0.7938      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1239      


  Startpoint: modA_inst/A2C_reg
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: modA_inst/RA4_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mv_lp_top          8000                  saed32hvt_ff0p85v125c
  modA               ForQA                 saed32hvt_ff0p85v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                 0.0000     0.0000      
  clock network delay (ideal)                                                               0.2000     0.2000      
  modA_inst/A2C_reg/CLK (DFFX1_HVT)                0.0000    0.0500    0.0000               0.0000     0.2000 r    1.16
  modA_inst/A2C_reg/Q (DFFX1_HVT)                            0.0273                         0.0821     0.2821 f    1.16
  modA_inst/A2C (net)            5       2.8162                                             0.0000     0.2821 f    
  modA_inst/U12/A2 (AND2X1_HVT)                    0.0000    0.0273    0.0000               0.3908     0.6730 f    1.16
  modA_inst/U12/Y (AND2X1_HVT)                               0.0145                         0.0257     0.6987 f    1.16
  modA_inst/n4 (net)             1       0.7699                                             0.0000     0.6987 f    
  modA_inst/U11/A1 (NAND2X0_HVT)                   0.0000    0.0145    0.0000               0.0118     0.7105 f    1.16
  modA_inst/U11/Y (NAND2X0_HVT)                              0.0190                         0.0153     0.7259 r    1.16
  modA_inst/n3 (net)             1       0.7548                                             0.0000     0.7259 r    
  modA_inst/U9/A1 (AND3X1_HVT)                     0.0000    0.0190    0.0000               0.0116     0.7375 r    1.16
  modA_inst/U9/Y (AND3X1_HVT)                                0.0167                         0.0259     0.7634 r    1.16
  modA_inst/N12 (net)            1       0.7532                                             0.0000     0.7634 r    
  modA_inst/RA4_reg/D (DFFX1_HVT)                  0.0000    0.0167    0.0000               0.0116     0.7750 r    1.16
  data arrival time                                                                                    0.7750      

  clock upf_clk (rise edge)                                                                 0.8000     0.8000      
  clock network delay (ideal)                                                               0.2000     1.0000      
  clock uncertainty                                                                        -0.0500     0.9500      
  modA_inst/RA4_reg/CLK (DFFX1_HVT)                                                         0.0000     0.9500 r    
  library setup time                                                                       -0.0181     0.9319      
  data required time                                                                                   0.9319      
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.9319      
  data arrival time                                                                                   -0.7750      
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                          0.1570      


  Startpoint: modD_inst/D2B_reg
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: modB_inst/RB4_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mv_lp_top          8000                  saed32hvt_ff0p85v125c
  modB               ForQA                 saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.2000     0.2000      
  modD_inst/D2B_reg/CLK (DFFX1_HVT)                               0.0000    0.0500    0.0000               0.0000     0.2000 r    0.85
  modD_inst/D2B_reg/Q (DFFX1_HVT)                                           0.0301                         0.1168     0.3168 f    0.85
  modD_inst/D2B (net)                           3       1.8378                                             0.0000     0.3168 f    
  modD_inst/D2B (modD)                                                                                     0.0000     0.3168 f    
  net23 (net)                                           1.8378                                             0.0000     0.3168 f    
  snps_pd_modd__iso_pg_modd_b_snps_D2B_UPF_ISO/D (ISOLORAOX1_HVT)
                                                                  0.0000    0.0301    0.0000               0.1343     0.4511 f    0.85
  snps_pd_modd__iso_pg_modd_b_snps_D2B_UPF_ISO/Q (ISOLORAOX1_HVT)           0.0243                         0.0716     0.5226 f    0.85
  D2B (net)                                     1       1.4500                                             0.0000     0.5226 f    
  D2B_UPF_LS/A (LSUPX1_HVT)                                       0.0000    0.0243    0.0000               0.0286     0.5512 f    0.85
  D2B_UPF_LS/Y (LSUPX1_HVT)                                                 0.0196                         0.0768     0.6280 f    1.16
  n37 (net)                                     1       1.3288                                             0.0000     0.6280 f    
  modB_inst/D2B (modB)                                                                                     0.0000     0.6280 f    
  modB_inst/D2B (net)                                   1.3288                                             0.0000     0.6280 f    
  modB_inst/U4/A2 (XOR3X2_HVT)                                    0.0000    0.0196    0.0000               0.0262     0.6543 f    1.16
  modB_inst/U4/Y (XOR3X2_HVT)                                               0.0317                         0.0647     0.7190 r    1.16
  modB_inst/N10 (net)                           1       0.7532                                             0.0000     0.7190 r    
  modB_inst/RB4_reg/D (DFFX1_HVT)                                 0.0000    0.0317    0.0000               0.0116     0.7305 r    1.16
  data arrival time                                                                                                   0.7305      

  clock upf_clk (rise edge)                                                                                0.8000     0.8000      
  clock network delay (ideal)                                                                              0.2000     1.0000      
  clock uncertainty                                                                                       -0.0500     0.9500      
  modB_inst/RB4_reg/CLK (DFFX1_HVT)                                                                        0.0000     0.9500 r    
  library setup time                                                                                      -0.0214     0.9286      
  data required time                                                                                                  0.9286      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9286      
  data arrival time                                                                                                  -0.7305      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1980      


  Startpoint: modA_inst/A2C_reg
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: modA_inst/A2D_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mv_lp_top          8000                  saed32hvt_ff0p85v125c
  modA               ForQA                 saed32hvt_ff0p85v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                 0.0000     0.0000      
  clock network delay (ideal)                                                               0.2000     0.2000      
  modA_inst/A2C_reg/CLK (DFFX1_HVT)                0.0000    0.0500    0.0000               0.0000     0.2000 r    1.16
  modA_inst/A2C_reg/Q (DFFX1_HVT)                            0.0210                         0.0754     0.2754 r    1.16
  modA_inst/A2C (net)            5       2.7941                                             0.0000     0.2754 r    
  modA_inst/U16/A1 (AO22X1_HVT)                    0.0000    0.0210    0.0000               0.3878     0.6631 r    1.16
  modA_inst/U16/Y (AO22X1_HVT)                               0.0214                         0.0379     0.7010 r    1.16
  modA_inst/N3 (net)             1       0.7532                                             0.0000     0.7010 r    
  modA_inst/A2D_reg/D (DFFX1_HVT)                  0.0000    0.0214    0.0000               0.0116     0.7126 r    1.16
  data arrival time                                                                                    0.7126      

  clock upf_clk (rise edge)                                                                 0.8000     0.8000      
  clock network delay (ideal)                                                               0.2000     1.0000      
  clock uncertainty                                                                        -0.0500     0.9500      
  modA_inst/A2D_reg/CLK (DFFX1_HVT)                                                         0.0000     0.9500 r    
  library setup time                                                                       -0.0191     0.9309      
  data required time                                                                                   0.9309      
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.9309      
  data arrival time                                                                                   -0.7126      
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                          0.2183      


  Startpoint: modA_inst/A2C_reg
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: modA_inst/RA1_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mv_lp_top          8000                  saed32hvt_ff0p85v125c
  modA               ForQA                 saed32hvt_ff0p85v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                 0.0000     0.0000      
  clock network delay (ideal)                                                               0.2000     0.2000      
  modA_inst/A2C_reg/CLK (DFFX1_HVT)                0.0000    0.0500    0.0000               0.0000     0.2000 r    1.16
  modA_inst/A2C_reg/Q (DFFX1_HVT)                            0.0210                         0.0754     0.2754 r    1.16
  modA_inst/A2C (net)            5       2.7941                                             0.0000     0.2754 r    
  modA_inst/U13/A3 (AO21X1_HVT)                    0.0000    0.0210    0.0000               0.3878     0.6631 r    1.16
  modA_inst/U13/Y (AO21X1_HVT)                               0.0198                         0.0228     0.6859 r    1.16
  modA_inst/N6 (net)             1       0.7532                                             0.0000     0.6859 r    
  modA_inst/RA1_reg/D (DFFX1_HVT)                  0.0000    0.0198    0.0000               0.0116     0.6975 r    1.16
  data arrival time                                                                                    0.6975      

  clock upf_clk (rise edge)                                                                 0.8000     0.8000      
  clock network delay (ideal)                                                               0.2000     1.0000      
  clock uncertainty                                                                        -0.0500     0.9500      
  modA_inst/RA1_reg/CLK (DFFX1_HVT)                                                         0.0000     0.9500 r    
  library setup time                                                                       -0.0188     0.9312      
  data required time                                                                                   0.9312      
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.9312      
  data arrival time                                                                                   -0.6975      
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                          0.2337      


  Startpoint: modD_inst/D2C_reg
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: modD_inst/W_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mv_lp_top          8000                  saed32hvt_ff0p85v125c
  modD               ForQA                 saed32hvt_ff0p85v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                 0.0000     0.0000      
  clock network delay (ideal)                                                               0.2000     0.2000      
  modD_inst/D2C_reg/CLK (DFFX1_HVT)                0.0000    0.0500    0.0000               0.0000     0.2000 r    0.85
  modD_inst/D2C_reg/Q (DFFX1_HVT)                            0.0369                         0.1224     0.3224 f    0.85
  modD_inst/D2C (net)            3       2.8882                                             0.0000     0.3224 f    
  modD_inst/U17/CI (FADDX1_HVT)                    0.0000    0.0369    0.0000               0.2110     0.5334 f    0.85
  modD_inst/U17/S (FADDX1_HVT)                               0.0307                         0.0898     0.6232 r    0.85
  modD_inst/N15 (net)            1       0.7579                                             0.0000     0.6232 r    
  modD_inst/W_reg/D (DFFX1_HVT)                    0.0000    0.0307    0.0000               0.0117     0.6349 r    0.85
  data arrival time                                                                                    0.6349      

  clock upf_clk (rise edge)                                                                 0.8000     0.8000      
  clock network delay (ideal)                                                               0.2000     1.0000      
  clock uncertainty                                                                        -0.0500     0.9500      
  modD_inst/W_reg/CLK (DFFX1_HVT)                                                           0.0000     0.9500 r    
  library setup time                                                                       -0.0329     0.9171      
  data required time                                                                                   0.9171      
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.9171      
  data arrival time                                                                                   -0.6349      
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                          0.2822      


  Startpoint: modD_inst/D2B_reg
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: modD_inst/RD4_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mv_lp_top          8000                  saed32hvt_ff0p85v125c
  modD               ForQA                 saed32hvt_ff0p85v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                 0.0000     0.0000      
  clock network delay (ideal)                                                               0.2000     0.2000      
  modD_inst/D2B_reg/CLK (DFFX1_HVT)                0.0000    0.0500    0.0000               0.0000     0.2000 r    0.85
  modD_inst/D2B_reg/Q (DFFX1_HVT)                            0.0301                         0.1168     0.3168 f    0.85
  modD_inst/D2B (net)            3       1.8378                                             0.0000     0.3168 f    
  modD_inst/U10/A2 (OR2X1_HVT)                     0.0000    0.0301    0.0000               0.1343     0.4511 f    0.85
  modD_inst/U10/Y (OR2X1_HVT)                                0.0216                         0.0347     0.4857 f    0.85
  modD_inst/n3 (net)             1       1.2374                                             0.0000     0.4857 f    
  modD_inst/U11/B0 (HADDX1_HVT)                    0.0000    0.0216    0.0000               0.0190     0.5047 f    0.85
  modD_inst/U11/SO (HADDX1_HVT)                              0.0225                         0.0649     0.5696 r    0.85
  modD_inst/N13 (net)            1       0.7579                                             0.0000     0.5696 r    
  modD_inst/RD4_reg/D (DFFX1_HVT)                  0.0000    0.0225    0.0000               0.0117     0.5813 r    0.85
  data arrival time                                                                                    0.5813      

  clock upf_clk (rise edge)                                                                 0.8000     0.8000      
  clock network delay (ideal)                                                               0.2000     1.0000      
  clock uncertainty                                                                        -0.0500     0.9500      
  modD_inst/RD4_reg/CLK (DFFX1_HVT)                                                         0.0000     0.9500 r    
  library setup time                                                                       -0.0310     0.9190      
  data required time                                                                                   0.9190      
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.9190      
  data arrival time                                                                                   -0.5813      
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                          0.3377      


  Startpoint: modD_inst/D2C_reg
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: modD_inst/RD1_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mv_lp_top          8000                  saed32hvt_ff0p85v125c
  modD               ForQA                 saed32hvt_ff0p85v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                 0.0000     0.0000      
  clock network delay (ideal)                                                               0.2000     0.2000      
  modD_inst/D2C_reg/CLK (DFFX1_HVT)                0.0000    0.0500    0.0000               0.0000     0.2000 r    0.85
  modD_inst/D2C_reg/Q (DFFX1_HVT)                            0.0309                         0.1135     0.3135 r    0.85
  modD_inst/D2C (net)            3       2.8861                                             0.0000     0.3135 r    
  modD_inst/U16/A3 (AO21X1_HVT)                    0.0000    0.0309    0.0000               0.2108     0.5243 r    0.85
  modD_inst/U16/Y (AO21X1_HVT)                               0.0263                         0.0355     0.5598 r    0.85
  modD_inst/N7 (net)             1       0.7579                                             0.0000     0.5598 r    
  modD_inst/RD1_reg/D (DFFX1_HVT)                  0.0000    0.0263    0.0000               0.0117     0.5715 r    0.85
  data arrival time                                                                                    0.5715      

  clock upf_clk (rise edge)                                                                 0.8000     0.8000      
  clock network delay (ideal)                                                               0.2000     1.0000      
  clock uncertainty                                                                        -0.0500     0.9500      
  modD_inst/RD1_reg/CLK (DFFX1_HVT)                                                         0.0000     0.9500 r    
  library setup time                                                                       -0.0318     0.9182      
  data required time                                                                                   0.9182      
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.9182      
  data arrival time                                                                                   -0.5715      
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                          0.3467      


  Startpoint: modD_inst/D2C_reg
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: modC_inst/C2A_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mv_lp_top          8000                  saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.2000     0.2000      
  modD_inst/D2C_reg/CLK (DFFX1_HVT)                               0.0000    0.0500    0.0000               0.0000     0.2000 r    0.85
  modD_inst/D2C_reg/Q (DFFX1_HVT)                                           0.0309                         0.1135     0.3135 r    0.85
  modD_inst/D2C (net)                           3       2.8861                                             0.0000     0.3135 r    
  modD_inst/D2C (modD)                                                                                     0.0000     0.3135 r    
  D2C (net)                                             2.8861                                             0.0000     0.3135 r    
  modC_inst/D2C (modC)                                                                                     0.0000     0.3135 r    
  modC_inst/D2C (net)                                   2.8861                                             0.0000     0.3135 r    
  modC_inst/C2A_reg/RSTB (DFFSSRX1_HVT)                           0.0000    0.0309    0.0000               0.2108     0.5243 r    0.85
  data arrival time                                                                                                   0.5243      

  clock upf_clk (rise edge)                                                                                0.8000     0.8000      
  clock network delay (ideal)                                                                              0.2000     1.0000      
  clock uncertainty                                                                                       -0.0500     0.9500      
  modC_inst/C2A_reg/CLK (DFFSSRX1_HVT)                                                                     0.0000     0.9500 r    
  library setup time                                                                                      -0.0604     0.8896      
  data required time                                                                                                  0.8896      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.8896      
  data arrival time                                                                                                  -0.5243      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3652      


  Startpoint: modB_inst/B2A_reg
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: modB_inst/B2D_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mv_lp_top          8000                  saed32hvt_ff0p85v125c
  modB               ForQA                 saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.2000     0.2000      
  modB_inst/B2A_reg/CLK (DFFSSRX1_HVT)                            0.0000    0.0500    0.0000               0.0000     0.2000 r    1.16
  modB_inst/B2A_reg/Q (DFFSSRX1_HVT)                                        0.0195                         0.0737     0.2737 r    1.16
  modB_inst/B2A (net)                           3       2.2157                                             0.0000     0.2737 r    
  modB_inst/U7/A3 (NAND3X0_HVT)                                   0.0000    0.0195    0.0000               0.1619     0.4356 r    1.16
  modB_inst/U7/Y (NAND3X0_HVT)                                              0.0407                         0.0295     0.4651 f    1.16
  modB_inst/n4 (net)                            1       1.2223                                             0.0000     0.4651 f    
  modB_inst/U11/B0 (HADDX1_HVT)                                   0.0000    0.0407    0.0000               0.0188     0.4840 f    1.16
  modB_inst/U11/SO (HADDX1_HVT)                                             0.0185                         0.0447     0.5286 r    1.16
  modB_inst/N2 (net)                            1       0.7532                                             0.0000     0.5286 r    
  modB_inst/B2D_reg/D (DFFX1_HVT)                                 0.0000    0.0185    0.0000               0.0116     0.5402 r    1.16
  data arrival time                                                                                                   0.5402      

  clock upf_clk (rise edge)                                                                                0.8000     0.8000      
  clock network delay (ideal)                                                                              0.2000     1.0000      
  clock uncertainty                                                                                       -0.0500     0.9500      
  modB_inst/B2D_reg/CLK (DFFX1_HVT)                                                                        0.0000     0.9500 r    
  library setup time                                                                                      -0.0184     0.9316      
  data required time                                                                                                  0.9316      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9316      
  data arrival time                                                                                                  -0.5402      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3913      


  Startpoint: modB_inst/B2D_reg
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: modD_inst/D2A_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mv_lp_top          8000                  saed32hvt_ff0p85v125c
  modD               ForQA                 saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.2000     0.2000      
  modB_inst/B2D_reg/CLK (DFFX1_HVT)                               0.0000    0.0500    0.0000               0.0000     0.2000 r    1.16
  modB_inst/B2D_reg/Q (DFFX1_HVT)                                           0.0179                         0.0746     0.2746 f    1.16
  modB_inst/B2D (net)                           2       0.9504                                             0.0000     0.2746 f    
  modB_inst/B2D (modB)                                                                                     0.0000     0.2746 f    
  B2D (net)                                             0.9504                                             0.0000     0.2746 f    
  modD_inst/B2D (modD)                                                                                     0.0000     0.2746 f    
  modD_inst/n13 (net)                                   0.9504                                             0.0000     0.2746 f    
  modD_inst/B2D_UPF_LS/A (LSDNSSX1_HVT)                           0.0000    0.0131    0.0000               0.0468     0.3213 f    0.85
  modD_inst/B2D_UPF_LS/Y (LSDNSSX1_HVT)                                     0.0304                         0.0417     0.3630 f    0.85
  modD_inst/n17 (net)                           2       1.5736                                             0.0000     0.3630 f    
  modD_inst/U4/A (INVX0_HVT)                                      0.0000    0.0304    0.0000               0.0541     0.4171 f    0.85
  modD_inst/U4/Y (INVX0_HVT)                                                0.0212                         0.0169     0.4340 r    0.85
  modD_inst/n5 (net)                            1       0.7253                                             0.0000     0.4340 r    
  modD_inst/U6/A4 (OA221X1_HVT)                                   0.0000    0.0212    0.0000               0.0112     0.4452 r    0.85
  modD_inst/U6/Y (OA221X1_HVT)                                              0.0290                         0.0532     0.4984 r    0.85
  modD_inst/N0 (net)                            1       0.7579                                             0.0000     0.4984 r    
  modD_inst/D2A_reg/D (DFFX1_HVT)                                 0.0000    0.0290    0.0000               0.0117     0.5101 r    0.85
  data arrival time                                                                                                   0.5101      

  clock upf_clk (rise edge)                                                                                0.8000     0.8000      
  clock network delay (ideal)                                                                              0.2000     1.0000      
  clock uncertainty                                                                                       -0.0500     0.9500      
  modD_inst/D2A_reg/CLK (DFFX1_HVT)                                                                        0.0000     0.9500 r    
  library setup time                                                                                      -0.0325     0.9175      
  data required time                                                                                                  0.9175      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9175      
  data arrival time                                                                                                  -0.5101      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4075      


  Startpoint: modD_inst/D2B_reg
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: modD_inst/D2C_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mv_lp_top          8000                  saed32hvt_ff0p85v125c
  modD               ForQA                 saed32hvt_ff0p85v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                 0.0000     0.0000      
  clock network delay (ideal)                                                               0.2000     0.2000      
  modD_inst/D2B_reg/CLK (DFFX1_HVT)                0.0000    0.0500    0.0000               0.0000     0.2000 r    0.85
  modD_inst/D2B_reg/Q (DFFX1_HVT)                            0.0260                         0.1090     0.3090 r    0.85
  modD_inst/D2B (net)            3       1.8284                                             0.0000     0.3090 r    
  modD_inst/U5/A5 (OA221X1_HVT)                    0.0000    0.0260    0.0000               0.1336     0.4426 r    0.85
  modD_inst/U5/Y (OA221X1_HVT)                               0.0296                         0.0455     0.4881 r    0.85
  modD_inst/N4 (net)             1       0.7579                                             0.0000     0.4881 r    
  modD_inst/D2C_reg/D (DFFX1_HVT)                  0.0000    0.0296    0.0000               0.0117     0.4997 r    0.85
  data arrival time                                                                                    0.4997      

  clock upf_clk (rise edge)                                                                 0.8000     0.8000      
  clock network delay (ideal)                                                               0.2000     1.0000      
  clock uncertainty                                                                        -0.0500     0.9500      
  modD_inst/D2C_reg/CLK (DFFX1_HVT)                                                         0.0000     0.9500 r    
  library setup time                                                                       -0.0326     0.9174      
  data required time                                                                                   0.9174      
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.9174      
  data arrival time                                                                                   -0.4997      
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                          0.4177      


  Startpoint: modC_inst/C2A_reg
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: modC_inst/C2D_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mv_lp_top          8000                  saed32hvt_ff0p85v125c
  modC               ForQA                 saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.2000     0.2000      
  modC_inst/C2A_reg/CLK (DFFSSRX1_HVT)                            0.0000    0.0500    0.0000               0.0000     0.2000 r    0.85
  modC_inst/C2A_reg/Q (DFFSSRX1_HVT)                                        0.0266                         0.1102     0.3102 r    0.85
  modC_inst/C2A (net)                           3       1.7122                                             0.0000     0.3102 r    
  modC_inst/U12/A3 (AO22X1_HVT)                                   0.0000    0.0266    0.0000               0.1251     0.4353 r    0.85
  modC_inst/U12/Y (AO22X1_HVT)                                              0.0282                         0.0429     0.4782 r    0.85
  modC_inst/N4 (net)                            1       0.7579                                             0.0000     0.4782 r    
  modC_inst/C2D_reg/D (DFFX1_HVT)                                 0.0000    0.0282    0.0000               0.0117     0.4899 r    0.85
  data arrival time                                                                                                   0.4899      

  clock upf_clk (rise edge)                                                                                0.8000     0.8000      
  clock network delay (ideal)                                                                              0.2000     1.0000      
  clock uncertainty                                                                                       -0.0500     0.9500      
  modC_inst/C2D_reg/CLK (DFFX1_HVT)                                                                        0.0000     0.9500 r    
  library setup time                                                                                      -0.0323     0.9177      
  data required time                                                                                                  0.9177      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9177      
  data arrival time                                                                                                  -0.4899      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4278      


  Startpoint: modC_inst/C2B_reg
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: modC_inst/RC4_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mv_lp_top          8000                  saed32hvt_ff0p85v125c
  modC               ForQA                 saed32hvt_ff0p85v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                 0.0000     0.0000      
  clock network delay (ideal)                                                               0.2000     0.2000      
  modC_inst/C2B_reg/CLK (DFFX1_HVT)                0.0000    0.0500    0.0000               0.0000     0.2000 r    0.85
  modC_inst/C2B_reg/Q (DFFX1_HVT)                            0.0229                         0.1057     0.3057 r    0.85
  modC_inst/C2B (net)            2       1.1238                                             0.0000     0.3057 r    
  modC_inst/U6/A1 (NAND2X0_HVT)                    0.0000    0.0229    0.0000               0.0506     0.3563 r    0.85
  modC_inst/U6/Y (NAND2X0_HVT)                               0.0408                         0.0320     0.3883 f    0.85
  modC_inst/n2 (net)             1       1.2374                                             0.0000     0.3883 f    
  modC_inst/U7/B0 (HADDX1_HVT)                     0.0000    0.0408    0.0000               0.0190     0.4074 f    0.85
  modC_inst/U7/SO (HADDX1_HVT)                               0.0225                         0.0708     0.4782 r    0.85
  modC_inst/N13 (net)            1       0.7579                                             0.0000     0.4782 r    
  modC_inst/RC4_reg/D (DFFX1_HVT)                  0.0000    0.0225    0.0000               0.0117     0.4899 r    0.85
  data arrival time                                                                                    0.4899      

  clock upf_clk (rise edge)                                                                 0.8000     0.8000      
  clock network delay (ideal)                                                               0.2000     1.0000      
  clock uncertainty                                                                        -0.0500     0.9500      
  modC_inst/RC4_reg/CLK (DFFX1_HVT)                                                         0.0000     0.9500 r    
  library setup time                                                                       -0.0310     0.9190      
  data required time                                                                                   0.9190      
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.9190      
  data arrival time                                                                                   -0.4899      
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                          0.4292      


  Startpoint: modD_inst/D2A_reg
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: modD_inst/D2B_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mv_lp_top          8000                  saed32hvt_ff0p85v125c
  modD               ForQA                 saed32hvt_ff0p85v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                 0.0000     0.0000      
  clock network delay (ideal)                                                               0.2000     0.2000      
  modD_inst/D2A_reg/CLK (DFFX1_HVT)                0.0000    0.0500    0.0000               0.0000     0.2000 r    0.85
  modD_inst/D2A_reg/Q (DFFX1_HVT)                            0.0249                         0.1079     0.3079 r    0.85
  modD_inst/D2A (net)            3       1.5808                                             0.0000     0.3079 r    
  modD_inst/U15/A2 (AO21X1_HVT)                    0.0000    0.0249    0.0000               0.1155     0.4233 r    0.85
  modD_inst/U15/Y (AO21X1_HVT)                               0.0262                         0.0532     0.4766 r    0.85
  modD_inst/N1 (net)             1       0.7579                                             0.0000     0.4766 r    
  modD_inst/D2B_reg/D (DFFX1_HVT)                  0.0000    0.0262    0.0000               0.0117     0.4882 r    0.85
  data arrival time                                                                                    0.4882      

  clock upf_clk (rise edge)                                                                 0.8000     0.8000      
  clock network delay (ideal)                                                               0.2000     1.0000      
  clock uncertainty                                                                        -0.0500     0.9500      
  modD_inst/D2B_reg/CLK (DFFX1_HVT)                                                         0.0000     0.9500 r    
  library setup time                                                                       -0.0318     0.9182      
  data required time                                                                                   0.9182      
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.9182      
  data arrival time                                                                                   -0.4882      
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                          0.4299      


  Startpoint: modB_inst/B2A_reg
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: modB_inst/B2C_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mv_lp_top          8000                  saed32hvt_ff0p85v125c
  modB               ForQA                 saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.2000     0.2000      
  modB_inst/B2A_reg/CLK (DFFSSRX1_HVT)                            0.0000    0.0500    0.0000               0.0000     0.2000 r    1.16
  modB_inst/B2A_reg/Q (DFFSSRX1_HVT)                                        0.0250                         0.0869     0.2869 f    1.16
  modB_inst/B2A (net)                           3       2.2219                                             0.0000     0.2869 f    
  modB_inst/U10/A0 (HADDX1_HVT)                                   0.0000    0.0250    0.0000               0.1623     0.4492 f    1.16
  modB_inst/U10/SO (HADDX1_HVT)                                             0.0166                         0.0412     0.4904 r    1.16
  modB_inst/N1 (net)                            1       0.7532                                             0.0000     0.4904 r    
  modB_inst/B2C_reg/D (DFFX1_HVT)                                 0.0000    0.0166    0.0000               0.0116     0.5020 r    1.16
  data arrival time                                                                                                   0.5020      

  clock upf_clk (rise edge)                                                                                0.8000     0.8000      
  clock network delay (ideal)                                                                              0.2000     1.0000      
  clock uncertainty                                                                                       -0.0500     0.9500      
  modB_inst/B2C_reg/CLK (DFFX1_HVT)                                                                        0.0000     0.9500 r    
  library setup time                                                                                      -0.0180     0.9320      
  data required time                                                                                                  0.9320      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9320      
  data arrival time                                                                                                  -0.5020      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4300      


  Startpoint: modC_inst/RC1_reg
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: modC_inst/RC3_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mv_lp_top          8000                  saed32hvt_ff0p85v125c
  modC               ForQA                 saed32hvt_ff0p85v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                 0.0000     0.0000      
  clock network delay (ideal)                                                               0.2000     0.2000      
  modC_inst/RC1_reg/CLK (DFFX1_HVT)                0.0000    0.0500    0.0000               0.0000     0.2000 r    0.85
  modC_inst/RC1_reg/Q (DFFX1_HVT)                            0.0345                         0.1205     0.3205 f    0.85
  modC_inst/RC1 (net)            2       2.5214                                             0.0000     0.3205 f    
  modC_inst/U4/B0 (HADDX1_HVT)                     0.0000    0.0345    0.0000               0.0867     0.4072 f    0.85
  modC_inst/U4/SO (HADDX1_HVT)                               0.0218                         0.0690     0.4763 r    0.85
  modC_inst/N10 (net)            1       0.7579                                             0.0000     0.4763 r    
  modC_inst/RC3_reg/D (DFFX1_HVT)                  0.0000    0.0218    0.0000               0.0117     0.4879 r    0.85
  data arrival time                                                                                    0.4879      

  clock upf_clk (rise edge)                                                                 0.8000     0.8000      
  clock network delay (ideal)                                                               0.2000     1.0000      
  clock uncertainty                                                                        -0.0500     0.9500      
  modC_inst/RC3_reg/CLK (DFFX1_HVT)                                                         0.0000     0.9500 r    
  library setup time                                                                       -0.0308     0.9192      
  data required time                                                                                   0.9192      
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.9192      
  data arrival time                                                                                   -0.4879      
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                          0.4313      


  Startpoint: modD_inst/RD1_reg
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: modD_inst/RD3_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mv_lp_top          8000                  saed32hvt_ff0p85v125c
  modD               ForQA                 saed32hvt_ff0p85v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                 0.0000     0.0000      
  clock network delay (ideal)                                                               0.2000     0.2000      
  modD_inst/RD1_reg/CLK (DFFX1_HVT)                0.0000    0.0500    0.0000               0.0000     0.2000 r    0.85
  modD_inst/RD1_reg/Q (DFFX1_HVT)                            0.0345                         0.1205     0.3205 f    0.85
  modD_inst/RD1 (net)            2       2.5214                                             0.0000     0.3205 f    
  modD_inst/U7/B0 (HADDX1_HVT)                     0.0000    0.0345    0.0000               0.0867     0.4072 f    0.85
  modD_inst/U7/SO (HADDX1_HVT)                               0.0218                         0.0690     0.4763 r    0.85
  modD_inst/N10 (net)            1       0.7579                                             0.0000     0.4763 r    
  modD_inst/RD3_reg/D (DFFX1_HVT)                  0.0000    0.0218    0.0000               0.0117     0.4879 r    0.85
  data arrival time                                                                                    0.4879      

  clock upf_clk (rise edge)                                                                 0.8000     0.8000      
  clock network delay (ideal)                                                               0.2000     1.0000      
  clock uncertainty                                                                        -0.0500     0.9500      
  modD_inst/RD3_reg/CLK (DFFX1_HVT)                                                         0.0000     0.9500 r    
  library setup time                                                                       -0.0308     0.9192      
  data required time                                                                                   0.9192      
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.9192      
  data arrival time                                                                                   -0.4879      
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                          0.4313      


  Startpoint: modC_inst/RC1_reg
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: modC_inst/RC2_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mv_lp_top          8000                  saed32hvt_ff0p85v125c
  modC               ForQA                 saed32hvt_ff0p85v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                 0.0000     0.0000      
  clock network delay (ideal)                                                               0.2000     0.2000      
  modC_inst/RC1_reg/CLK (DFFX1_HVT)                0.0000    0.0500    0.0000               0.0000     0.2000 r    0.85
  modC_inst/RC1_reg/Q (DFFX1_HVT)                            0.0345                         0.1205     0.3205 f    0.85
  modC_inst/RC1 (net)            2       2.5214                                             0.0000     0.3205 f    
  modC_inst/U9/B0 (HADDX1_HVT)                     0.0000    0.0345    0.0000               0.0867     0.4072 f    0.85
  modC_inst/U9/SO (HADDX1_HVT)                               0.0216                         0.0690     0.4763 r    0.85
  modC_inst/N9 (net)             1       0.7579                                             0.0000     0.4763 r    
  modC_inst/RC2_reg/D (DFFX1_HVT)                  0.0000    0.0216    0.0000               0.0117     0.4879 r    0.85
  data arrival time                                                                                    0.4879      

  clock upf_clk (rise edge)                                                                 0.8000     0.8000      
  clock network delay (ideal)                                                               0.2000     1.0000      
  clock uncertainty                                                                        -0.0500     0.9500      
  modC_inst/RC2_reg/CLK (DFFX1_HVT)                                                         0.0000     0.9500 r    
  library setup time                                                                       -0.0308     0.9192      
  data required time                                                                                   0.9192      
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.9192      
  data arrival time                                                                                   -0.4879      
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                          0.4313      


  Startpoint: modD_inst/RD1_reg
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: modD_inst/RD2_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mv_lp_top          8000                  saed32hvt_ff0p85v125c
  modD               ForQA                 saed32hvt_ff0p85v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                 0.0000     0.0000      
  clock network delay (ideal)                                                               0.2000     0.2000      
  modD_inst/RD1_reg/CLK (DFFX1_HVT)                0.0000    0.0500    0.0000               0.0000     0.2000 r    0.85
  modD_inst/RD1_reg/Q (DFFX1_HVT)                            0.0345                         0.1205     0.3205 f    0.85
  modD_inst/RD1 (net)            2       2.5214                                             0.0000     0.3205 f    
  modD_inst/U13/B0 (HADDX1_HVT)                    0.0000    0.0345    0.0000               0.0867     0.4072 f    0.85
  modD_inst/U13/SO (HADDX1_HVT)                              0.0216                         0.0690     0.4763 r    0.85
  modD_inst/N9 (net)             1       0.7579                                             0.0000     0.4763 r    
  modD_inst/RD2_reg/D (DFFX1_HVT)                  0.0000    0.0216    0.0000               0.0117     0.4879 r    0.85
  data arrival time                                                                                    0.4879      

  clock upf_clk (rise edge)                                                                 0.8000     0.8000      
  clock network delay (ideal)                                                               0.2000     1.0000      
  clock uncertainty                                                                        -0.0500     0.9500      
  modD_inst/RD2_reg/CLK (DFFX1_HVT)                                                         0.0000     0.9500 r    
  library setup time                                                                       -0.0308     0.9192      
  data required time                                                                                   0.9192      
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.9192      
  data arrival time                                                                                   -0.4879      
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                          0.4313      


  Startpoint: modC_inst/RC2_reg
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: modC_inst/RC1_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mv_lp_top          8000                  saed32hvt_ff0p85v125c
  modC               ForQA                 saed32hvt_ff0p85v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                 0.0000     0.0000      
  clock network delay (ideal)                                                               0.2000     0.2000      
  modC_inst/RC2_reg/CLK (DFFX1_HVT)                0.0000    0.0500    0.0000               0.0000     0.2000 r    0.85
  modC_inst/RC2_reg/Q (DFFX1_HVT)                            0.0269                         0.1099     0.3099 r    0.85
  modC_inst/RC2 (net)            2       2.0194                                             0.0000     0.3099 r    
  modC_inst/U13/A2 (AO21X1_HVT)                    0.0000    0.0269    0.0000               0.0695     0.3794 r    0.85
  modC_inst/U13/Y (AO21X1_HVT)                               0.0263                         0.0537     0.4331 r    0.85
  modC_inst/N7 (net)             1       0.7579                                             0.0000     0.4331 r    
  modC_inst/RC1_reg/D (DFFX1_HVT)                  0.0000    0.0263    0.0000               0.0117     0.4447 r    0.85
  data arrival time                                                                                    0.4447      

  clock upf_clk (rise edge)                                                                 0.8000     0.8000      
  clock network delay (ideal)                                                               0.2000     1.0000      
  clock uncertainty                                                                        -0.0500     0.9500      
  modC_inst/RC1_reg/CLK (DFFX1_HVT)                                                         0.0000     0.9500 r    
  library setup time                                                                       -0.0318     0.9182      
  data required time                                                                                   0.9182      
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.9182      
  data arrival time                                                                                   -0.4447      
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                          0.4734      


  Startpoint: modC_inst/RC4_reg
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: modC_inst/X_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mv_lp_top          8000                  saed32hvt_ff0p85v125c
  modC               ForQA                 saed32hvt_ff0p85v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                 0.0000     0.0000      
  clock network delay (ideal)                                                               0.2000     0.2000      
  modC_inst/RC4_reg/CLK (DFFX1_HVT)                0.0000    0.0500    0.0000               0.0000     0.2000 r    0.85
  modC_inst/RC4_reg/Q (DFFX1_HVT)                            0.0265                         0.1132     0.3132 f    0.85
  modC_inst/RC4 (net)            1       1.2374                                             0.0000     0.3132 f    
  modC_inst/U5/B0 (HADDX1_HVT)                     0.0000    0.0265    0.0000               0.0190     0.3322 f    0.85
  modC_inst/U5/SO (HADDX1_HVT)                               0.0215                         0.0665     0.3987 r    0.85
  modC_inst/N14 (net)            1       0.7579                                             0.0000     0.3987 r    
  modC_inst/X_reg/D (DFFX1_HVT)                    0.0000    0.0215    0.0000               0.0117     0.4104 r    0.85
  data arrival time                                                                                    0.4104      

  clock upf_clk (rise edge)                                                                 0.8000     0.8000      
  clock network delay (ideal)                                                               0.2000     1.0000      
  clock uncertainty                                                                        -0.0500     0.9500      
  modC_inst/X_reg/CLK (DFFX1_HVT)                                                           0.0000     0.9500 r    
  library setup time                                                                       -0.0308     0.9192      
  data required time                                                                                   0.9192      
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.9192      
  data arrival time                                                                                   -0.4104      
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                          0.5088      


  Startpoint: modB_inst/RB1_reg
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: modB_inst/RB3_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mv_lp_top          8000                  saed32hvt_ff0p85v125c
  modB               ForQA                 saed32hvt_ff0p85v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                 0.0000     0.0000      
  clock network delay (ideal)                                                               0.2000     0.2000      
  modB_inst/RB1_reg/CLK (DFFX1_HVT)                0.0000    0.0500    0.0000               0.0000     0.2000 r    1.16
  modB_inst/RB1_reg/Q (DFFX1_HVT)                            0.0258                         0.0811     0.2811 f    1.16
  modB_inst/RB1 (net)            2       2.5387                                             0.0000     0.2811 f    
  modB_inst/U14/B0 (HADDX1_HVT)                    0.0000    0.0258    0.0000               0.0873     0.3684 f    1.16
  modB_inst/U14/SO (HADDX1_HVT)                              0.0163                         0.0419     0.4103 r    1.16
  modB_inst/N8 (net)             1       0.7532                                             0.0000     0.4103 r    
  modB_inst/RB3_reg/D (DFFX1_HVT)                  0.0000    0.0163    0.0000               0.0116     0.4219 r    1.16
  data arrival time                                                                                    0.4219      

  clock upf_clk (rise edge)                                                                 0.8000     0.8000      
  clock network delay (ideal)                                                               0.2000     1.0000      
  clock uncertainty                                                                        -0.0500     0.9500      
  modB_inst/RB3_reg/CLK (DFFX1_HVT)                                                         0.0000     0.9500 r    
  library setup time                                                                       -0.0180     0.9320      
  data required time                                                                                   0.9320      
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.9320      
  data arrival time                                                                                   -0.4219      
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                          0.5101      


  Startpoint: modB_inst/RB1_reg
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: modB_inst/RB2_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mv_lp_top          8000                  saed32hvt_ff0p85v125c
  modB               ForQA                 saed32hvt_ff0p85v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                 0.0000     0.0000      
  clock network delay (ideal)                                                               0.2000     0.2000      
  modB_inst/RB1_reg/CLK (DFFX1_HVT)                0.0000    0.0500    0.0000               0.0000     0.2000 r    1.16
  modB_inst/RB1_reg/Q (DFFX1_HVT)                            0.0258                         0.0811     0.2811 f    1.16
  modB_inst/RB1 (net)            2       2.5387                                             0.0000     0.2811 f    
  modB_inst/U15/A0 (HADDX1_HVT)                    0.0000    0.0258    0.0000               0.0873     0.3684 f    1.16
  modB_inst/U15/SO (HADDX1_HVT)                              0.0167                         0.0413     0.4097 r    1.16
  modB_inst/N7 (net)             1       0.7532                                             0.0000     0.4097 r    
  modB_inst/RB2_reg/D (DFFX1_HVT)                  0.0000    0.0167    0.0000               0.0116     0.4213 r    1.16
  data arrival time                                                                                    0.4213      

  clock upf_clk (rise edge)                                                                 0.8000     0.8000      
  clock network delay (ideal)                                                               0.2000     1.0000      
  clock uncertainty                                                                        -0.0500     0.9500      
  modB_inst/RB2_reg/CLK (DFFX1_HVT)                                                         0.0000     0.9500 r    
  library setup time                                                                       -0.0180     0.9320      
  data required time                                                                                   0.9320      
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.9320      
  data arrival time                                                                                   -0.4213      
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                          0.5106      


  Startpoint: modA_inst/RA1_reg
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: modA_inst/RA3_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mv_lp_top          8000                  saed32hvt_ff0p85v125c
  modA               ForQA                 saed32hvt_ff0p85v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                 0.0000     0.0000      
  clock network delay (ideal)                                                               0.2000     0.2000      
  modA_inst/RA1_reg/CLK (DFFX1_HVT)                0.0000    0.0500    0.0000               0.0000     0.2000 r    1.16
  modA_inst/RA1_reg/Q (DFFX1_HVT)                            0.0256                         0.0809     0.2809 f    1.16
  modA_inst/RA1 (net)            2       2.4914                                             0.0000     0.2809 f    
  modA_inst/U14/B0 (HADDX1_HVT)                    0.0000    0.0256    0.0000               0.0857     0.3666 f    1.16
  modA_inst/U14/SO (HADDX1_HVT)                              0.0163                         0.0419     0.4085 r    1.16
  modA_inst/N9 (net)             1       0.7532                                             0.0000     0.4085 r    
  modA_inst/RA3_reg/D (DFFX1_HVT)                  0.0000    0.0163    0.0000               0.0116     0.4200 r    1.16
  data arrival time                                                                                    0.4200      

  clock upf_clk (rise edge)                                                                 0.8000     0.8000      
  clock network delay (ideal)                                                               0.2000     1.0000      
  clock uncertainty                                                                        -0.0500     0.9500      
  modA_inst/RA3_reg/CLK (DFFX1_HVT)                                                         0.0000     0.9500 r    
  library setup time                                                                       -0.0180     0.9320      
  data required time                                                                                   0.9320      
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.9320      
  data arrival time                                                                                   -0.4200      
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                          0.5120      


  Startpoint: modA_inst/RA1_reg
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: modA_inst/RA2_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mv_lp_top          8000                  saed32hvt_ff0p85v125c
  modA               ForQA                 saed32hvt_ff0p85v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                 0.0000     0.0000      
  clock network delay (ideal)                                                               0.2000     0.2000      
  modA_inst/RA1_reg/CLK (DFFX1_HVT)                0.0000    0.0500    0.0000               0.0000     0.2000 r    1.16
  modA_inst/RA1_reg/Q (DFFX1_HVT)                            0.0256                         0.0809     0.2809 f    1.16
  modA_inst/RA1 (net)            2       2.4914                                             0.0000     0.2809 f    
  modA_inst/U18/B0 (HADDX1_HVT)                    0.0000    0.0256    0.0000               0.0857     0.3666 f    1.16
  modA_inst/U18/SO (HADDX1_HVT)                              0.0157                         0.0419     0.4085 r    1.16
  modA_inst/N8 (net)             1       0.7532                                             0.0000     0.4085 r    
  modA_inst/RA2_reg/D (DFFX1_HVT)                  0.0000    0.0157    0.0000               0.0116     0.4200 r    1.16
  data arrival time                                                                                    0.4200      

  clock upf_clk (rise edge)                                                                 0.8000     0.8000      
  clock network delay (ideal)                                                               0.2000     1.0000      
  clock uncertainty                                                                        -0.0500     0.9500      
  modA_inst/RA2_reg/CLK (DFFX1_HVT)                                                         0.0000     0.9500 r    
  library setup time                                                                       -0.0178     0.9322      
  data required time                                                                                   0.9322      
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.9322      
  data arrival time                                                                                   -0.4200      
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                          0.5121      


  Startpoint: modB_inst/RB2_reg
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: modB_inst/RB1_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mv_lp_top          8000                  saed32hvt_ff0p85v125c
  modB               ForQA                 saed32hvt_ff0p85v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                 0.0000     0.0000      
  clock network delay (ideal)                                                               0.2000     0.2000      
  modB_inst/RB2_reg/CLK (DFFX1_HVT)                0.0000    0.0500    0.0000               0.0000     0.2000 r    1.16
  modB_inst/RB2_reg/Q (DFFX1_HVT)                            0.0188                         0.0734     0.2734 r    1.16
  modB_inst/RB2 (net)            2       2.0691                                             0.0000     0.2734 r    
  modB_inst/U13/A1 (AO21X1_HVT)                    0.0000    0.0188    0.0000               0.0712     0.3446 r    1.16
  modB_inst/U13/Y (AO21X1_HVT)                               0.0202                         0.0345     0.3791 r    1.16
  modB_inst/N5 (net)             1       0.7532                                             0.0000     0.3791 r    
  modB_inst/RB1_reg/D (DFFX1_HVT)                  0.0000    0.0202    0.0000               0.0116     0.3907 r    1.16
  data arrival time                                                                                    0.3907      

  clock upf_clk (rise edge)                                                                 0.8000     0.8000      
  clock network delay (ideal)                                                               0.2000     1.0000      
  clock uncertainty                                                                        -0.0500     0.9500      
  modB_inst/RB1_reg/CLK (DFFX1_HVT)                                                         0.0000     0.9500 r    
  library setup time                                                                       -0.0188     0.9312      
  data required time                                                                                   0.9312      
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.9312      
  data arrival time                                                                                   -0.3907      
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                          0.5405      


  Startpoint: modA_inst/A2B_reg
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: modA_inst/A2C_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mv_lp_top          8000                  saed32hvt_ff0p85v125c
  modA               ForQA                 saed32hvt_ff0p85v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                 0.0000     0.0000      
  clock network delay (ideal)                                                               0.2000     0.2000      
  modA_inst/A2B_reg/CLK (DFFX1_HVT)                0.0000    0.0500    0.0000               0.0000     0.2000 r    1.16
  modA_inst/A2B_reg/Q (DFFX1_HVT)                            0.0161                         0.0706     0.2706 r    1.16
  modA_inst/A2B (net)            2       1.1289                                             0.0000     0.2706 r    
  modA_inst/U7/A2 (AND3X1_HVT)                     0.0000    0.0161    0.0000               0.0508     0.3214 r    1.16
  modA_inst/U7/Y (AND3X1_HVT)                                0.0162                         0.0276     0.3490 r    1.16
  modA_inst/N1 (net)             1       0.7532                                             0.0000     0.3490 r    
  modA_inst/A2C_reg/D (DFFX1_HVT)                  0.0000    0.0162    0.0000               0.0116     0.3606 r    1.16
  data arrival time                                                                                    0.3606      

  clock upf_clk (rise edge)                                                                 0.8000     0.8000      
  clock network delay (ideal)                                                               0.2000     1.0000      
  clock uncertainty                                                                        -0.0500     0.9500      
  modA_inst/A2C_reg/CLK (DFFX1_HVT)                                                         0.0000     0.9500 r    
  library setup time                                                                       -0.0179     0.9321      
  data required time                                                                                   0.9321      
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.9321      
  data arrival time                                                                                   -0.3606      
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                          0.5715      


  Startpoint: modB_inst/RB4_reg
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: modB_inst/Y_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mv_lp_top          8000                  saed32hvt_ff0p85v125c
  modB               ForQA                 saed32hvt_ff0p85v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                 0.0000     0.0000      
  clock network delay (ideal)                                                               0.2000     0.2000      
  modB_inst/RB4_reg/CLK (DFFX1_HVT)                0.0000    0.0500    0.0000               0.0000     0.2000 r    1.16
  modB_inst/RB4_reg/Q (DFFX1_HVT)                            0.0194                         0.0759     0.2759 f    1.16
  modB_inst/RB4 (net)            1       1.2697                                             0.0000     0.2759 f    
  modB_inst/U9/A0 (HADDX1_HVT)                     0.0000    0.0194    0.0000               0.0195     0.2955 f    1.16
  modB_inst/U9/SO (HADDX1_HVT)                               0.0157                         0.0398     0.3352 r    1.16
  modB_inst/N11 (net)            1       0.7532                                             0.0000     0.3352 r    
  modB_inst/Y_reg/D (DFFX1_HVT)                    0.0000    0.0157    0.0000               0.0116     0.3468 r    1.16
  data arrival time                                                                                    0.3468      

  clock upf_clk (rise edge)                                                                 0.8000     0.8000      
  clock network delay (ideal)                                                               0.2000     1.0000      
  clock uncertainty                                                                        -0.0500     0.9500      
  modB_inst/Y_reg/CLK (DFFX1_HVT)                                                           0.0000     0.9500 r    
  library setup time                                                                       -0.0178     0.9322      
  data required time                                                                                   0.9322      
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.9322      
  data arrival time                                                                                   -0.3468      
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                          0.5854      


  Startpoint: modA_inst/RA4_reg
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: modA_inst/Z_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mv_lp_top          8000                  saed32hvt_ff0p85v125c
  modA               ForQA                 saed32hvt_ff0p85v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                 0.0000     0.0000      
  clock network delay (ideal)                                                               0.2000     0.2000      
  modA_inst/RA4_reg/CLK (DFFX1_HVT)                0.0000    0.0500    0.0000               0.0000     0.2000 r    1.16
  modA_inst/RA4_reg/Q (DFFX1_HVT)                            0.0194                         0.0759     0.2759 f    1.16
  modA_inst/RA4 (net)            1       1.2697                                             0.0000     0.2759 f    
  modA_inst/U17/A0 (HADDX1_HVT)                    0.0000    0.0194    0.0000               0.0195     0.2955 f    1.16
  modA_inst/U17/SO (HADDX1_HVT)                              0.0157                         0.0398     0.3352 r    1.16
  modA_inst/N13 (net)            1       0.7532                                             0.0000     0.3352 r    
  modA_inst/Z_reg/D (DFFX1_HVT)                    0.0000    0.0157    0.0000               0.0116     0.3468 r    1.16
  data arrival time                                                                                    0.3468      

  clock upf_clk (rise edge)                                                                 0.8000     0.8000      
  clock network delay (ideal)                                                               0.2000     1.0000      
  clock uncertainty                                                                        -0.0500     0.9500      
  modA_inst/Z_reg/CLK (DFFX1_HVT)                                                           0.0000     0.9500 r    
  library setup time                                                                       -0.0178     0.9322      
  data required time                                                                                   0.9322      
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.9322      
  data arrival time                                                                                   -0.3468      
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                          0.5854      


1
