#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~8.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[8] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~8.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~8.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[8] (matmul_4x4_systolic)                       1.449     2.725
data arrival time                                                                                                                   2.725

clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
clock uncertainty                                                                                                         0.000     0.042
cell setup time                                                                                                          -0.060    -0.018
data required time                                                                                                                 -0.018
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 -0.018
data arrival time                                                                                                                  -2.725
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -2.743


#Path 2
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[43] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~43.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[43] (matmul_4x4_systolic)                       1.322     2.598
data arrival time                                                                                                                    2.598

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.598
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.616


#Path 3
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~26.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[26] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~26.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~26.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[26] (matmul_4x4_systolic)                       1.252     2.528
data arrival time                                                                                                                    2.528

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.528
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.546


#Path 4
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[11] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~11.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[11] (matmul_4x4_systolic)                       1.115     2.392
data arrival time                                                                                                                    2.392

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.392
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.409


#Path 5
Startpoint: matrix_multiplication^data_pi~62.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~62.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
input external delay                                                                                                        0.000     0.000
matrix_multiplication^data_pi~62.inpad[0] (.input)                                                                          0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~62.data[0] (single_port_ram)                       1.939     1.939
data arrival time                                                                                                                     1.939

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~62.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -1.939
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.406


#Path 6
Startpoint: matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~22.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~22.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~22.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~22.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
out:matrix_multiplication^data_from_out_mat~22.outpad[0] (.output)                                                         1.128     2.404
data arrival time                                                                                                                    2.404

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
clock uncertainty                                                                                                          0.000     0.000
output external delay                                                                                                      0.000     0.000
data required time                                                                                                                   0.000
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   0.000
data arrival time                                                                                                                   -2.404
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.404


#Path 7
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[21] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~21.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[21] (matmul_4x4_systolic)                       1.083     2.359
data arrival time                                                                                                                    2.359

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.359
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.377


#Path 8
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~9.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[9] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~9.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~9.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[9] (matmul_4x4_systolic)                       1.082     2.358
data arrival time                                                                                                                   2.358

clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
clock uncertainty                                                                                                         0.000     0.042
cell setup time                                                                                                          -0.060    -0.018
data required time                                                                                                                 -0.018
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 -0.018
data arrival time                                                                                                                  -2.358
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -2.376


#Path 9
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~52.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[52] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~52.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~52.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[52] (matmul_4x4_systolic)                       1.044     2.320
data arrival time                                                                                                                    2.320

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.320
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.338


#Path 10
Startpoint: matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~0.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~0.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~0.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~0.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
out:matrix_multiplication^data_from_out_mat~0.outpad[0] (.output)                                                         1.056     2.333
data arrival time                                                                                                                   2.333

clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
clock uncertainty                                                                                                         0.000     0.000
output external delay                                                                                                     0.000     0.000
data required time                                                                                                                  0.000
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  0.000
data arrival time                                                                                                                  -2.333
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -2.333


#Path 11
Startpoint: matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~36.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~36.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~36.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~36.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
out:matrix_multiplication^data_from_out_mat~36.outpad[0] (.output)                                                         1.045     2.321
data arrival time                                                                                                                    2.321

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
clock uncertainty                                                                                                          0.000     0.000
output external delay                                                                                                      0.000     0.000
data required time                                                                                                                   0.000
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   0.000
data arrival time                                                                                                                   -2.321
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.321


#Path 12
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~2.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[2] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~2.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~2.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[2] (matmul_4x4_systolic)                       1.013     2.290
data arrival time                                                                                                                   2.290

clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
clock uncertainty                                                                                                         0.000     0.042
cell setup time                                                                                                          -0.060    -0.018
data required time                                                                                                                 -0.018
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 -0.018
data arrival time                                                                                                                  -2.290
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -2.307


#Path 13
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~59.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[59] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~59.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~59.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[59] (matmul_4x4_systolic)                       1.007     2.283
data arrival time                                                                                                                    2.283

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.283
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.301


#Path 14
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~59.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[59] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~59.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~59.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[59] (matmul_4x4_systolic)                       1.006     2.282
data arrival time                                                                                                                    2.282

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.282
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.300


#Path 15
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~47.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[47] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~47.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~47.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[47] (matmul_4x4_systolic)                       1.002     2.278
data arrival time                                                                                                                    2.278

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.278
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.296


#Path 16
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~54.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[54] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~54.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~54.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[54] (matmul_4x4_systolic)                       0.995     2.272
data arrival time                                                                                                                    2.272

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.272
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.289


#Path 17
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~31.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[31] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~31.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~31.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[31] (matmul_4x4_systolic)                       0.993     2.270
data arrival time                                                                                                                    2.270

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.270
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.287


#Path 18
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~57.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[57] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~57.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~57.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[57] (matmul_4x4_systolic)                       0.991     2.267
data arrival time                                                                                                                    2.267

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.267
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.285


#Path 19
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[12] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~12.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[12] (matmul_4x4_systolic)                       0.989     2.265
data arrival time                                                                                                                    2.265

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.265
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.283


#Path 20
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~20.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[20] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~20.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~20.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[20] (matmul_4x4_systolic)                       0.989     2.265
data arrival time                                                                                                                    2.265

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.265
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.283


#Path 21
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[7] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~7.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[7] (matmul_4x4_systolic)                       0.986     2.263
data arrival time                                                                                                                   2.263

clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
clock uncertainty                                                                                                         0.000     0.042
cell setup time                                                                                                          -0.060    -0.018
data required time                                                                                                                 -0.018
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 -0.018
data arrival time                                                                                                                  -2.263
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -2.280


#Path 22
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~46.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[46] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~46.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~46.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[46] (matmul_4x4_systolic)                       0.983     2.260
data arrival time                                                                                                                    2.260

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.260
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.277


#Path 23
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~52.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[52] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~52.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~52.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[52] (matmul_4x4_systolic)                       0.983     2.259
data arrival time                                                                                                                    2.259

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.259
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.277


#Path 24
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~58.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[58] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~58.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~58.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[58] (matmul_4x4_systolic)                       0.972     2.248
data arrival time                                                                                                                    2.248

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.248
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.266


#Path 25
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[51] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~51.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[51] (matmul_4x4_systolic)                       0.968     2.245
data arrival time                                                                                                                    2.245

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.245
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.262


#Path 26
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~35.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[35] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~35.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~35.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[35] (matmul_4x4_systolic)                       0.965     2.242
data arrival time                                                                                                                    2.242

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.242
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.259


#Path 27
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~33.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[33] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~33.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~33.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[33] (matmul_4x4_systolic)                       0.963     2.240
data arrival time                                                                                                                    2.240

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.240
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.257


#Path 28
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[61] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~61.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[61] (matmul_4x4_systolic)                       0.950     2.226
data arrival time                                                                                                                    2.226

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.226
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.244


#Path 29
Startpoint: matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~31.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~31.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~31.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~31.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
out:matrix_multiplication^data_from_out_mat~31.outpad[0] (.output)                                                         0.966     2.243
data arrival time                                                                                                                    2.243

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
clock uncertainty                                                                                                          0.000     0.000
output external delay                                                                                                      0.000     0.000
data required time                                                                                                                   0.000
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   0.000
data arrival time                                                                                                                   -2.243
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.243


#Path 30
Startpoint: matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~9.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~9.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~9.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~9.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
out:matrix_multiplication^data_from_out_mat~9.outpad[0] (.output)                                                         0.960     2.237
data arrival time                                                                                                                   2.237

clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
clock uncertainty                                                                                                         0.000     0.000
output external delay                                                                                                     0.000     0.000
data required time                                                                                                                  0.000
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  0.000
data arrival time                                                                                                                  -2.237
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -2.237


#Path 31
Startpoint: matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~38.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~38.addr[0] (single_port_ram)                       1.602     1.769
data arrival time                                                                                                                     1.769

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~38.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -1.769
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.235


#Path 32
Startpoint: matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~31.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~31.addr[0] (single_port_ram)                       1.602     1.769
data arrival time                                                                                                                     1.769

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~31.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -1.769
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.235


#Path 33
Startpoint: matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~37.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~37.addr[0] (single_port_ram)                       1.602     1.769
data arrival time                                                                                                                     1.769

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~37.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -1.769
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.235


#Path 34
Startpoint: matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~36.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~36.addr[0] (single_port_ram)                       1.602     1.769
data arrival time                                                                                                                     1.769

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~36.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -1.769
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.235


#Path 35
Startpoint: matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~35.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~35.addr[0] (single_port_ram)                       1.602     1.769
data arrival time                                                                                                                     1.769

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~35.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -1.769
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.235


#Path 36
Startpoint: matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~34.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~34.addr[0] (single_port_ram)                       1.602     1.769
data arrival time                                                                                                                     1.769

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~34.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -1.769
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.235


#Path 37
Startpoint: matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~33.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~33.addr[0] (single_port_ram)                       1.602     1.769
data arrival time                                                                                                                     1.769

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~33.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -1.769
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.235


#Path 38
Startpoint: matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~32.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~32.addr[0] (single_port_ram)                       1.602     1.769
data arrival time                                                                                                                     1.769

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~32.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -1.769
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.235


#Path 39
Startpoint: matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~26.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~26.addr[0] (single_port_ram)                       1.602     1.769
data arrival time                                                                                                                     1.769

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~26.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -1.769
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.235


#Path 40
Startpoint: matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~56.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~56.addr[0] (single_port_ram)                       1.602     1.769
data arrival time                                                                                                                     1.769

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~56.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -1.769
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.235


#Path 41
Startpoint: matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~52.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~52.addr[0] (single_port_ram)                       1.602     1.769
data arrival time                                                                                                                     1.769

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~52.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -1.769
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.235


#Path 42
Startpoint: matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~51.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~51.addr[0] (single_port_ram)                       1.602     1.769
data arrival time                                                                                                                     1.769

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~51.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -1.769
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.235


#Path 43
Startpoint: matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~50.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~50.addr[0] (single_port_ram)                       1.602     1.769
data arrival time                                                                                                                     1.769

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~50.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -1.769
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.235


#Path 44
Startpoint: matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~49.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~49.addr[0] (single_port_ram)                       1.602     1.769
data arrival time                                                                                                                     1.769

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~49.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -1.769
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.235


#Path 45
Startpoint: matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~53.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~53.addr[0] (single_port_ram)                       1.602     1.769
data arrival time                                                                                                                     1.769

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~53.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -1.769
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.235


#Path 46
Startpoint: matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~48.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~48.addr[0] (single_port_ram)                       1.602     1.769
data arrival time                                                                                                                     1.769

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~48.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -1.769
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.235


#Path 47
Startpoint: matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~54.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~54.addr[0] (single_port_ram)                       1.602     1.769
data arrival time                                                                                                                     1.769

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~54.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -1.769
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.235


#Path 48
Startpoint: matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~55.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~55.addr[0] (single_port_ram)                       1.602     1.769
data arrival time                                                                                                                     1.769

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~55.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -1.769
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.235


#Path 49
Startpoint: matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~39.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~39.addr[0] (single_port_ram)                       1.602     1.769
data arrival time                                                                                                                     1.769

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~39.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -1.769
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.235


#Path 50
Startpoint: matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~47.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~47.addr[0] (single_port_ram)                       1.602     1.769
data arrival time                                                                                                                     1.769

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~47.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -1.769
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.235


#Path 51
Startpoint: matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~46.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~46.addr[0] (single_port_ram)                       1.602     1.769
data arrival time                                                                                                                     1.769

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~46.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -1.769
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.235


#Path 52
Startpoint: matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~45.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~45.addr[0] (single_port_ram)                       1.602     1.769
data arrival time                                                                                                                     1.769

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~45.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -1.769
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.235


#Path 53
Startpoint: matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~44.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~44.addr[0] (single_port_ram)                       1.602     1.769
data arrival time                                                                                                                     1.769

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~44.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -1.769
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.235


#Path 54
Startpoint: matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~43.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~43.addr[0] (single_port_ram)                       1.602     1.769
data arrival time                                                                                                                     1.769

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~43.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -1.769
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.235


#Path 55
Startpoint: matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~42.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~42.addr[0] (single_port_ram)                       1.602     1.769
data arrival time                                                                                                                     1.769

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~42.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -1.769
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.235


#Path 56
Startpoint: matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~41.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~41.addr[0] (single_port_ram)                       1.602     1.769
data arrival time                                                                                                                     1.769

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~41.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -1.769
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.235


#Path 57
Startpoint: matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~40.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~40.addr[0] (single_port_ram)                       1.602     1.769
data arrival time                                                                                                                     1.769

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~40.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -1.769
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.235


#Path 58
Startpoint: matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~7.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                           0.042     0.042
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                           0.124     0.166
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~7.addr[0] (single_port_ram)                       1.602     1.769
data arrival time                                                                                                                    1.769

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~7.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -1.769
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.235


#Path 59
Startpoint: matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~30.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~30.addr[0] (single_port_ram)                       1.602     1.769
data arrival time                                                                                                                     1.769

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~30.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -1.769
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.235


#Path 60
Startpoint: matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~60.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~60.addr[0] (single_port_ram)                       1.602     1.769
data arrival time                                                                                                                     1.769

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~60.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -1.769
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.235


#Path 61
Startpoint: matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~12.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~12.addr[0] (single_port_ram)                       1.602     1.769
data arrival time                                                                                                                     1.769

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~12.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -1.769
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.235


#Path 62
Startpoint: matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~11.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~11.addr[0] (single_port_ram)                       1.602     1.769
data arrival time                                                                                                                     1.769

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~11.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -1.769
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.235


#Path 63
Startpoint: matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~10.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~10.addr[0] (single_port_ram)                       1.602     1.769
data arrival time                                                                                                                     1.769

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~10.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -1.769
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.235


#Path 64
Startpoint: matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~59.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~59.addr[0] (single_port_ram)                       1.602     1.769
data arrival time                                                                                                                     1.769

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~59.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -1.769
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.235


#Path 65
Startpoint: matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~9.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                           0.042     0.042
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                           0.124     0.166
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~9.addr[0] (single_port_ram)                       1.602     1.769
data arrival time                                                                                                                    1.769

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~9.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -1.769
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.235


#Path 66
Startpoint: matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~57.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~57.addr[0] (single_port_ram)                       1.602     1.769
data arrival time                                                                                                                     1.769

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~57.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -1.769
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.235


#Path 67
Startpoint: matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~8.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                           0.042     0.042
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                           0.124     0.166
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~8.addr[0] (single_port_ram)                       1.602     1.769
data arrival time                                                                                                                    1.769

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~8.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -1.769
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.235


#Path 68
Startpoint: matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~13.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~13.addr[0] (single_port_ram)                       1.602     1.769
data arrival time                                                                                                                     1.769

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~13.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -1.769
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.235


#Path 69
Startpoint: matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                           0.042     0.042
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                           0.124     0.166
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.addr[0] (single_port_ram)                       1.602     1.769
data arrival time                                                                                                                    1.769

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -1.769
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.235


#Path 70
Startpoint: matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~5.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                           0.042     0.042
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                           0.124     0.166
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~5.addr[0] (single_port_ram)                       1.602     1.769
data arrival time                                                                                                                    1.769

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -1.769
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.235


#Path 71
Startpoint: matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~4.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                           0.042     0.042
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                           0.124     0.166
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~4.addr[0] (single_port_ram)                       1.602     1.769
data arrival time                                                                                                                    1.769

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~4.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -1.769
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.235


#Path 72
Startpoint: matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~3.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                           0.042     0.042
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                           0.124     0.166
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~3.addr[0] (single_port_ram)                       1.602     1.769
data arrival time                                                                                                                    1.769

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~3.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -1.769
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.235


#Path 73
Startpoint: matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~2.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                           0.042     0.042
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                           0.124     0.166
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~2.addr[0] (single_port_ram)                       1.602     1.769
data arrival time                                                                                                                    1.769

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~2.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -1.769
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.235


#Path 74
Startpoint: matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~1.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                           0.042     0.042
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                           0.124     0.166
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~1.addr[0] (single_port_ram)                       1.602     1.769
data arrival time                                                                                                                    1.769

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~1.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -1.769
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.235


#Path 75
Startpoint: matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~0.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                           0.042     0.042
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                           0.124     0.166
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~0.addr[0] (single_port_ram)                       1.602     1.769
data arrival time                                                                                                                    1.769

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~0.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -1.769
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.235


#Path 76
Startpoint: matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~63.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~63.addr[0] (single_port_ram)                       1.602     1.769
data arrival time                                                                                                                     1.769

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~63.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -1.769
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.235


#Path 77
Startpoint: matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~58.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~58.addr[0] (single_port_ram)                       1.602     1.769
data arrival time                                                                                                                     1.769

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~58.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -1.769
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.235


#Path 78
Startpoint: matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~22.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~22.addr[0] (single_port_ram)                       1.602     1.769
data arrival time                                                                                                                     1.769

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~22.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -1.769
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.235


#Path 79
Startpoint: matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~29.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~29.addr[0] (single_port_ram)                       1.602     1.769
data arrival time                                                                                                                     1.769

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~29.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -1.769
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.235


#Path 80
Startpoint: matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~28.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~28.addr[0] (single_port_ram)                       1.602     1.769
data arrival time                                                                                                                     1.769

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~28.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -1.769
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.235


#Path 81
Startpoint: matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~27.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~27.addr[0] (single_port_ram)                       1.602     1.769
data arrival time                                                                                                                     1.769

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~27.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -1.769
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.235


#Path 82
Startpoint: matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~62.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~62.addr[0] (single_port_ram)                       1.602     1.769
data arrival time                                                                                                                     1.769

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~62.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -1.769
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.235


#Path 83
Startpoint: matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~25.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~25.addr[0] (single_port_ram)                       1.602     1.769
data arrival time                                                                                                                     1.769

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~25.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -1.769
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.235


#Path 84
Startpoint: matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~24.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~24.addr[0] (single_port_ram)                       1.602     1.769
data arrival time                                                                                                                     1.769

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~24.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -1.769
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.235


#Path 85
Startpoint: matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~23.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~23.addr[0] (single_port_ram)                       1.602     1.769
data arrival time                                                                                                                     1.769

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~23.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -1.769
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.235


#Path 86
Startpoint: matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~14.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~14.addr[0] (single_port_ram)                       1.602     1.769
data arrival time                                                                                                                     1.769

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~14.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -1.769
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.235


#Path 87
Startpoint: matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~21.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~21.addr[0] (single_port_ram)                       1.602     1.769
data arrival time                                                                                                                     1.769

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~21.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -1.769
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.235


#Path 88
Startpoint: matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~20.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~20.addr[0] (single_port_ram)                       1.602     1.769
data arrival time                                                                                                                     1.769

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~20.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -1.769
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.235


#Path 89
Startpoint: matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~19.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~19.addr[0] (single_port_ram)                       1.602     1.769
data arrival time                                                                                                                     1.769

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~19.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -1.769
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.235


#Path 90
Startpoint: matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~18.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~18.addr[0] (single_port_ram)                       1.602     1.769
data arrival time                                                                                                                     1.769

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~18.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -1.769
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.235


#Path 91
Startpoint: matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~61.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~61.addr[0] (single_port_ram)                       1.602     1.769
data arrival time                                                                                                                     1.769

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~61.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -1.769
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.235


#Path 92
Startpoint: matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~17.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~17.addr[0] (single_port_ram)                       1.602     1.769
data arrival time                                                                                                                     1.769

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~17.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -1.769
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.235


#Path 93
Startpoint: matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~16.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~16.addr[0] (single_port_ram)                       1.602     1.769
data arrival time                                                                                                                     1.769

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~16.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -1.769
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.235


#Path 94
Startpoint: matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~15.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^a_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~15.addr[0] (single_port_ram)                       1.602     1.769
data arrival time                                                                                                                     1.769

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~15.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -1.769
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.235


#Path 95
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[14] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~14.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[14] (matmul_4x4_systolic)                       0.931     2.208
data arrival time                                                                                                                    2.208

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.208
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.225


#Path 96
Startpoint: matrix_multiplication^data_pi~20.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~20.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
input external delay                                                                                                        0.000     0.000
matrix_multiplication^data_pi~20.inpad[0] (.input)                                                                          0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~20.data[0] (single_port_ram)                       1.755     1.755
data arrival time                                                                                                                     1.755

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~20.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -1.755
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.221


#Path 97
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~27.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[27] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~27.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~27.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[27] (matmul_4x4_systolic)                       0.926     2.203
data arrival time                                                                                                                    2.203

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.203
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.220


#Path 98
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~58.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[58] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~58.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~58.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.b_data[58] (matmul_4x4_systolic)                       0.926     2.202
data arrival time                                                                                                                    2.202

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.202
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.220


#Path 99
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~28.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[28] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~28.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~28.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.a_data[28] (matmul_4x4_systolic)                       0.919     2.195
data arrival time                                                                                                                    2.195

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_4x4_systolic+u_matmul_4x4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.195
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.213


#Path 100
Startpoint: matrix_multiplication^data_pi~51.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~51.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
input external delay                                                                                                        0.000     0.000
matrix_multiplication^data_pi~51.inpad[0] (.input)                                                                          0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~51.data[0] (single_port_ram)                       1.745     1.745
data arrival time                                                                                                                     1.745

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~51.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -1.745
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.211


#End of timing report
