<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.456 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;detector_solid/abs_solid_detector.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 19.57 seconds. CPU system time: 0.84 seconds. Elapsed time: 19.87 seconds; current allocated memory: 460.730 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vitis&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;anonymous&apos; is marked as complete unroll implied by the pipeline pragma (detector_solid/abs_solid_detector.cpp:513:2)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;anonymous&apos; is marked as complete unroll implied by the pipeline pragma (detector_solid/abs_solid_detector.cpp:512:2)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_37_1&apos; is marked as complete unroll implied by the pipeline pragma (detector_solid/abs_solid_detector.cpp:37:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_46_2&apos; is marked as complete unroll implied by the pipeline pragma (detector_solid/abs_solid_detector.cpp:46:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_73_1&apos; is marked as complete unroll implied by the pipeline pragma (detector_solid/abs_solid_detector.cpp:73:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;anonymous&apos; is marked as complete unroll implied by the pipeline pragma (detector_solid/abs_solid_detector.cpp:480:2)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;anonymous&apos; (detector_solid/abs_solid_detector.cpp:513:2) in function &apos;writeOutcome&apos; completely with a factor of 1 (detector_solid/abs_solid_detector.cpp:497:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;anonymous&apos; (detector_solid/abs_solid_detector.cpp:512:2) in function &apos;writeOutcome&apos; completely with a factor of 8 (detector_solid/abs_solid_detector.cpp:497:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_37_1&apos; (detector_solid/abs_solid_detector.cpp:37:19) in function &apos;find_region&apos; completely with a factor of 16 (detector_solid/abs_solid_detector.cpp:33:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_46_2&apos; (detector_solid/abs_solid_detector.cpp:46:20) in function &apos;find_region&apos; completely with a factor of 8 (detector_solid/abs_solid_detector.cpp:33:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_73_1&apos; (detector_solid/abs_solid_detector.cpp:73:19) in function &apos;is_valid&apos; completely with a factor of 8 (detector_solid/abs_solid_detector.cpp:71:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;anonymous&apos; (detector_solid/abs_solid_detector.cpp:480:2) in function &apos;read_train&apos; completely with a factor of 8 (detector_solid/abs_solid_detector.cpp:473:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::isnan(float)&apos; into &apos;is_valid(float const*)&apos; (detector_solid/abs_solid_detector.cpp:71:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;is_valid(float const*)&apos; into &apos;run_test(bool&amp;, REGION_T*, ap_uint&lt;8&gt;, float*)&apos; (detector_solid/abs_solid_detector.cpp:529:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;runTestAfterInit(hls::stream&lt;controlStr, 0&gt;&amp;, OutcomeStr*, hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;, bool*, REGION_T (*) [16], ap_uint&lt;8&gt;*)&apos; into &apos;run(bool*, OutcomeStr*, hls::stream&lt;controlStr, 0&gt;&amp;, hls::stream&lt;controlStr, 0&gt;&amp;, REGION_T (*) [16], ap_uint&lt;8&gt;*, hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;)&apos; (detector_solid/abs_solid_detector.cpp:614:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZZ16runTestAfterInitRN3hls6streamI10controlStrLi0EEEP10OutcomeStrRNS0_I7ap_uintILi8EELi0EEEPbPA16_8REGION_TPS7_E4data&apos;: Complete partitioning on dimension 1. (detector_solid/abs_solid_detector.cpp:543:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL7regions.center&apos;: Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:610:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL7regions.max&apos;: Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:610:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL7regions.min&apos;: Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:610:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-142]" key="HLS 214-142" tag="VITIS_INTERFACE" content="Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port &apos;trainStream&apos; (detector_solid/abs_solid_detector.cpp:614:0)" resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html"/>
	<Message severity="INFO" prefix="[HLS 214-354]" key="HLS 214-354" tag="" content="Changing the port bit width of top function &apos;run(bool*, OutcomeStr*, hls::stream&lt;controlStr, 0&gt;&amp;, hls::stream&lt;controlStr, 0&gt;&amp;, REGION_T (*) [16], ap_uint&lt;8&gt;*, hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;)&apos; argument &apos;trainedRegions&apos;: from &apos;768&apos; to &apos;32&apos; due to access pattern. (detector_solid/abs_solid_detector.cpp:614:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i8.s_struct.ap_uint&lt;8&gt;s&apos; into &apos;writeOutcome(bool&amp;, ap_uint&lt;8&gt;, ap_uint&lt;8&gt;, ap_uint&lt;16&gt;, bool, hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;, OutcomeStr*, float*) (.1)&apos; (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 3.65 seconds. CPU system time: 0.34 seconds. Elapsed time: 4 seconds; current allocated memory: 461.414 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 461.414 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 485.121 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 492.039 MB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_658_2&apos; (detector_solid/abs_solid_detector.cpp:658) in function &apos;run&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_664_3&apos; (detector_solid/abs_solid_detector.cpp:664) in function &apos;run&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:51:19) to (detector_solid/abs_solid_detector.cpp:39:7) in function &apos;find_region&apos;... converting 3 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:51:19) to (detector_solid/abs_solid_detector.cpp:39:7) in function &apos;find_region&apos;... converting 3 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:51:19) to (detector_solid/abs_solid_detector.cpp:39:7) in function &apos;find_region&apos;... converting 3 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:51:19) to (detector_solid/abs_solid_detector.cpp:39:7) in function &apos;find_region&apos;... converting 3 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:51:19) to (detector_solid/abs_solid_detector.cpp:39:7) in function &apos;find_region&apos;... converting 3 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:51:19) to (detector_solid/abs_solid_detector.cpp:39:7) in function &apos;find_region&apos;... converting 3 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:51:19) to (detector_solid/abs_solid_detector.cpp:39:7) in function &apos;find_region&apos;... converting 3 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:51:19) to (detector_solid/abs_solid_detector.cpp:39:7) in function &apos;find_region&apos;... converting 3 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:51:19) to (detector_solid/abs_solid_detector.cpp:39:7) in function &apos;find_region&apos;... converting 3 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:51:19) to (detector_solid/abs_solid_detector.cpp:39:7) in function &apos;find_region&apos;... converting 3 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:51:19) to (detector_solid/abs_solid_detector.cpp:39:7) in function &apos;find_region&apos;... converting 3 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:51:19) to (detector_solid/abs_solid_detector.cpp:39:7) in function &apos;find_region&apos;... converting 3 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:51:19) to (detector_solid/abs_solid_detector.cpp:39:7) in function &apos;find_region&apos;... converting 3 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:51:19) to (detector_solid/abs_solid_detector.cpp:39:7) in function &apos;find_region&apos;... converting 3 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;find_region&apos; (detector_solid/abs_solid_detector.cpp:39:25)...435 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 1.36 seconds. CPU system time: 0 seconds. Elapsed time: 1.38 seconds; current allocated memory: 536.684 MB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_656_1&apos; (detector_solid/abs_solid_detector.cpp:656:29) in function &apos;run&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[XFORM 203-561]" key="XFORM_LOOPBOUND_INVALID_217" tag="" content="&apos;VITIS_LOOP_670_4&apos; (detector_solid/abs_solid_detector.cpp:535:50) in function &apos;run&apos; is an infinite loop." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;regions&apos; (detector_solid/abs_solid_detector.cpp:660:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;n_regions.V&apos; (detector_solid/abs_solid_detector.cpp:666:17)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 2.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.24 seconds; current allocated memory: 633.758 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;run&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-506]" key="SYN_506_884" tag="" content="An incorrect offset &apos;4096&apos; is defined with AXILite port &apos;trainedRegions&apos;, and it will be replaced with a new offset &apos;131072&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_656_1_VITIS_LOOP_658_2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2&apos; (loop &apos;VITIS_LOOP_656_1_VITIS_LOOP_658_2&apos;): Unable to schedule &apos;load&apos; operation (&apos;trainedRegions_load&apos;, detector_solid/abs_solid_detector.cpp:660) on array &apos;trainedRegions&apos; due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array &apos;trainedRegions&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2&apos; (loop &apos;VITIS_LOOP_656_1_VITIS_LOOP_658_2&apos;): Unable to schedule &apos;load&apos; operation (&apos;trainedRegions_load_1&apos;, detector_solid/abs_solid_detector.cpp:660) on array &apos;trainedRegions&apos; due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array &apos;trainedRegions&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2&apos; (loop &apos;VITIS_LOOP_656_1_VITIS_LOOP_658_2&apos;): Unable to schedule &apos;load&apos; operation (&apos;trainedRegions_load_2&apos;, detector_solid/abs_solid_detector.cpp:660) on array &apos;trainedRegions&apos; due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array &apos;trainedRegions&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2&apos; (loop &apos;VITIS_LOOP_656_1_VITIS_LOOP_658_2&apos;): Unable to schedule &apos;load&apos; operation (&apos;trainedRegions_load_3&apos;, detector_solid/abs_solid_detector.cpp:660) on array &apos;trainedRegions&apos; due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array &apos;trainedRegions&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2&apos; (loop &apos;VITIS_LOOP_656_1_VITIS_LOOP_658_2&apos;): Unable to schedule &apos;load&apos; operation (&apos;trainedRegions_load_18&apos;, detector_solid/abs_solid_detector.cpp:660) on array &apos;trainedRegions&apos; due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array &apos;trainedRegions&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2&apos; (loop &apos;VITIS_LOOP_656_1_VITIS_LOOP_658_2&apos;): Unable to schedule &apos;load&apos; operation (&apos;trainedRegions_load_22&apos;, detector_solid/abs_solid_detector.cpp:660) on array &apos;trainedRegions&apos; due to limited memory ports (II = 23). Please consider using a memory core with more ports or partitioning the array &apos;trainedRegions&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 24, Depth = 27, loop &apos;VITIS_LOOP_656_1_VITIS_LOOP_658_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 2.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.24 seconds; current allocated memory: 648.043 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 648.043 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;run_Pipeline_VITIS_LOOP_664_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_664_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop &apos;VITIS_LOOP_664_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 648.043 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 648.043 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;read_train&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;read_train&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 88, Final II = 1, Depth = 1, function &apos;read_train&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 648.043 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 648.043 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;find_region&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;find_region&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 88, Final II = 88, Depth = 158, function &apos;find_region&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 4.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.33 seconds; current allocated memory: 720.762 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 5.73 seconds. CPU system time: 0 seconds. Elapsed time: 5.73 seconds; current allocated memory: 720.762 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;run_test&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;run_test&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 88, Final II = 88, Depth = 183, function &apos;run_test&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (16.48ns) exceeds the target (target clock period: 20ns, clock uncertainty: 5.4ns, effective delay budget: 14.6ns)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;run_test&apos; consists of the following:	&apos;call&apos; operation (&apos;tmp1&apos;, detector_solid/abs_solid_detector.cpp:532) to &apos;find_region&apos; [182]  (16.5 ns)" resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 6.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 6.84 seconds; current allocated memory: 720.762 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 2.25 seconds. CPU system time: 0 seconds. Elapsed time: 2.24 seconds; current allocated memory: 720.762 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;writeOutcome&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;writeOutcome&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 88, Final II = 3, Depth = 3, function &apos;writeOutcome&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 3.8 seconds. CPU system time: 0 seconds. Elapsed time: 3.81 seconds; current allocated memory: 720.762 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 720.762 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;run_Pipeline_VITIS_LOOP_670_4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_670_4&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;run_Pipeline_VITIS_LOOP_670_4&apos; (loop &apos;VITIS_LOOP_670_4&apos;): Unable to enforce a carried dependence constraint (II = 88, distance = 1, offset = 1) between &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos; and &apos;call&apos; operation (&apos;call_ret&apos;, detector_solid/abs_solid_detector.cpp:552) to &apos;read_train&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 89 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 90 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 91 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 92 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 93 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 94 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 95 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 96 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 97 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 98 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 99 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 100 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 101 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 102 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 103 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 104 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 105 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 106 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 107 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 108 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 109 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 110 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 111 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 112 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 113 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 114 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 115 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 116 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 117 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 118 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 119 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 120 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 121 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 122 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 123 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 124 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 125 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 126 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 127 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 128 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 129 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 130 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 131 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 132 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 133 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 134 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 135 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 136 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 137 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 138 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 139 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 140 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 141 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 142 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 143 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 144 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 145 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 146 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 147 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 148 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 149 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 150 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 151 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 152 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 153 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 154 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 155 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 156 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 157 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 158 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 159 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 160 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 161 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 162 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 163 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 164 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 165 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 166 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 167 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 168 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 169 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 170 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 171 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 172 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 173 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 174 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 175 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;run_Pipeline_VITIS_LOOP_670_4&apos; (loop &apos;VITIS_LOOP_670_4&apos;): Unable to enforce a carried dependence constraint (II = 176, distance = 1, offset = 1) between &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos; and &apos;call&apos; operation (&apos;call_ret&apos;, detector_solid/abs_solid_detector.cpp:552) to &apos;read_train&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 177 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 178 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 179 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 180 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 181 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 182 is infeasible due to multiple pipeline iteration latency = 183 and incompatible II = 88 of &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;run_Pipeline_VITIS_LOOP_670_4&apos; (loop &apos;VITIS_LOOP_670_4&apos;): Unable to enforce a carried dependence constraint (II = 183, distance = 1, offset = 1) between &apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos; and &apos;call&apos; operation (&apos;call_ret&apos;, detector_solid/abs_solid_detector.cpp:552) to &apos;read_train&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;run_Pipeline_VITIS_LOOP_670_4&apos; (loop &apos;VITIS_LOOP_670_4&apos;): Unable to enforce a carried dependence constraint (II = 184, distance = 1, offset = 1) between &apos;call&apos; operation (&apos;_ln556&apos;, detector_solid/abs_solid_detector.cpp:556) to &apos;writeOutcome&apos; and &apos;call&apos; operation (&apos;call_ret&apos;, detector_solid/abs_solid_detector.cpp:552) to &apos;read_train&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;run_Pipeline_VITIS_LOOP_670_4&apos; (loop &apos;VITIS_LOOP_670_4&apos;): Unable to enforce a carried dependence constraint (II = 185, distance = 1, offset = 1) between &apos;call&apos; operation (&apos;_ln556&apos;, detector_solid/abs_solid_detector.cpp:556) to &apos;writeOutcome&apos; and &apos;call&apos; operation (&apos;call_ret&apos;, detector_solid/abs_solid_detector.cpp:552) to &apos;read_train&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 88, Final II = 186, Depth = 187, loop &apos;VITIS_LOOP_670_4&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (16.48ns) exceeds the target (target clock period: 20ns, clock uncertainty: 5.4ns, effective delay budget: 14.6ns)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;run_Pipeline_VITIS_LOOP_670_4&apos; consists of the following:	&apos;call&apos; operation (&apos;error&apos;, detector_solid/abs_solid_detector.cpp:555) to &apos;run_test&apos; [130]  (16.5 ns)" resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 720.762 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 2.27 seconds. CPU system time: 0 seconds. Elapsed time: 2.28 seconds; current allocated memory: 720.762 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;run&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 3.77 seconds. CPU system time: 0 seconds. Elapsed time: 3.78 seconds; current allocated memory: 720.762 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 1.34 seconds. CPU system time: 0 seconds. Elapsed time: 1.34 seconds; current allocated memory: 720.762 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2&apos; pipeline &apos;VITIS_LOOP_656_1_VITIS_LOOP_658_2&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_64ns_66ns_129_1_1&apos;: 23 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_64ns_66ns_81_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 4.11 seconds. CPU system time: 0 seconds. Elapsed time: 4.1 seconds; current allocated memory: 720.762 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;run_Pipeline_VITIS_LOOP_664_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;run_Pipeline_VITIS_LOOP_664_3&apos; pipeline &apos;VITIS_LOOP_664_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;run_Pipeline_VITIS_LOOP_664_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.1 seconds; current allocated memory: 736.324 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;read_train&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;read_train&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 736.324 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;find_region&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;find_region&apos; pipeline &apos;find_region&apos; pipeline type &apos;function pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;faddfsub_32ns_32ns_32_4_full_dsp_1&apos;: 3 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 4 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fdiv_32ns_32ns_32_9_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_2_max_dsp_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;find_region&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.69 seconds; current allocated memory: 782.473 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;run_test&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;run_test&apos; pipeline &apos;run_test&apos; pipeline type &apos;function pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-104]" key="RTGEN_104_852" tag="" content="Estimated max fanout for &apos;run_test&apos; is 16263 from HDL expression: ((1&apos;b1 == ap_ce) &amp; (((1&apos;b1 == ap_CS_fsm_pp0_stage20) &amp; (1&apos;b0 == ap_block_pp0_stage20_11001_ignoreCallOp406)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage19) &amp; (1&apos;b0 == ap_block_pp0_stage19_11001_ignoreCallOp405)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage18) &amp; (1&apos;b0 == ap_block_pp0_stage18_11001_ignoreCallOp404)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage17) &amp; (1&apos;b0 == ap_block_pp0_stage17_11001_ignoreCallOp403)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage16) &amp; (1&apos;b0 == ap_block_pp0_stage16_11001_ignoreCallOp402)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage15) &amp; (1&apos;b0 == ap_block_pp0_stage15_11001_ignoreCallOp401)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage14) &amp; (1&apos;b0 == ap_block_pp0_stage14_11001_ignoreCallOp400)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage13) &amp; (1&apos;b0 == ap_block_pp0_stage13_11001_ignoreCallOp399)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage12) &amp; (1&apos;b0 == ap_block_pp0_stage12_11001_ignoreCallOp398)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage11) &amp; (1&apos;b0 == ap_block_pp0_stage11_11001_ignoreCallOp397)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage10) &amp; (1&apos;b0 == ap_block_pp0_stage10_11001_ignoreCallOp396)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage9) &amp; (1&apos;b0 == ap_block_pp0_stage9_11001_ignoreCallOp395)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage8) &amp; (1&apos;b0 == ap_block_pp0_stage8_11001_ignoreCallOp394)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage7) &amp; (1&apos;b0 == ap_block_pp0_stage7_11001_ignoreCallOp393)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage6) &amp; (1&apos;b0 == ap_block_pp0_stage6_11001_ignoreCallOp392)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage5) &amp; (1&apos;b0 == ap_block_pp0_stage5_11001_ignoreCallOp391)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage4) &amp; (1&apos;b0 == ap_block_pp0_stage4_11001_ignoreCallOp390)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage3) &amp; (1&apos;b0 == ap_block_pp0_stage3_11001_ignoreCallOp389)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage2) &amp; (1&apos;b0 == ap_block_pp0_stage2_11001_ignoreCallOp388)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage1) &amp; (1&apos;b0 == ap_block_pp0_stage1_11001_ignoreCallOp387)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage86) &amp; (1&apos;b0 == ap_block_pp0_stage86_11001_ignoreCallOp384)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage85) &amp; (1&apos;b0 == ap_block_pp0_stage85_11001_ignoreCallOp383)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage84) &amp; (1&apos;b0 == ap_block_pp0_stage84_11001_ignoreCallOp382)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage83) &amp; (1&apos;b0 == ap_block_pp0_stage83_11001_ignoreCallOp381)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage82) &amp; (1&apos;b0 == ap_block_pp0_stage82_11001_ignoreCallOp380)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage81) &amp; (1&apos;b0 == ap_block_pp0_stage81_11001_ignoreCallOp379)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage80) &amp; (1&apos;b0 == ap_block_pp0_stage80_11001_ignoreCallOp378)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage79) &amp; (1&apos;b0 == ap_block_pp0_stage79_11001_ignoreCallOp377)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage78) &amp; (1&apos;b0 == ap_block_pp0_stage78_11001_ignoreCallOp376)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage77) &amp; (1&apos;b0 == ap_block_pp0_stage77_11001_ignoreCallOp375)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage76) &amp; (1&apos;b0 == ap_block_pp0_stage76_11001_ignoreCallOp374)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage75) &amp; (1&apos;b0 == ap_block_pp0_stage75_11001_ignoreCallOp373)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage74) &amp; (1&apos;b0 == ap_block_pp0_stage74_11001_ignoreCallOp372)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage73) &amp; (1&apos;b0 == ap_block_pp0_stage73_11001_ignoreCallOp371)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage72) &amp; (1&apos;b0 == ap_block_pp0_stage72_11001_ignoreCallOp370)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage71) &amp; (1&apos;b0 == ap_block_pp0_stage71_11001_ignoreCallOp369)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage70) &amp; (1&apos;b0 == ap_block_pp0_stage70_11001_ignoreCallOp368)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage69) &amp; (1&apos;b0 == ap_block_pp0_stage69_11001_ignoreCallOp367)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage68) &amp; (1&apos;b0 == ap_block_pp0_stage68_11001_ignoreCallOp366)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage67) &amp; (1&apos;b0 == ap_block_pp0_stage67_11001_ignoreCallOp365)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage66) &amp; (1&apos;b0 == ap_block_pp0_stage66_11001_ignoreCallOp364)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage65) &amp; (1&apos;b0 == ap_block_pp0_stage65_11001_ignoreCallOp363)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage64) &amp; (1&apos;b0 == ap_block_pp0_stage64_11001_ignoreCallOp362)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage63) &amp; (1&apos;b0 == ap_block_pp0_stage63_11001_ignoreCallOp361)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage62) &amp; (1&apos;b0 == ap_block_pp0_stage62_11001_ignoreCallOp360)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage61) &amp; (1&apos;b0 == ap_block_pp0_stage61_11001_ignoreCallOp359)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage60) &amp; (1&apos;b0 == ap_block_pp0_stage60_11001_ignoreCallOp358)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage59) &amp; (1&apos;b0 == ap_block_pp0_stage59_11001_ignoreCallOp357)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage58) &amp; (1&apos;b0 == ap_block_pp0_stage58_11001_ignoreCallOp356)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage57) &amp; (1&apos;b0 == ap_block_pp0_stage57_11001_ignoreCallOp355)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage56) &amp; (1&apos;b0 == ap_block_pp0_stage56_11001_ignoreCallOp354)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage55) &amp; (1&apos;b0 == ap_block_pp0_stage55_11001_ignoreCallOp353)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage54) &amp; (1&apos;b0 == ap_block_pp0_stage54_11001_ignoreCallOp352)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage53) &amp; (1&apos;b0 == ap_block_pp0_stage53_11001_ignoreCallOp351)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage52) &amp; (1&apos;b0 == ap_block_pp0_stage52_11001_ignoreCallOp350)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage51) &amp; (1&apos;b0 == ap_block_pp0_stage51_11001_ignoreCallOp349)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage50) &amp; (1&apos;b0 == ap_block_pp0_stage50_11001_ignoreCallOp348)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage49) &amp; (1&apos;b0 == ap_block_pp0_stage49_11001_ignoreCallOp347)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage48) &amp; (1&apos;b0 == ap_block_pp0_stage48_11001_ignoreCallOp346)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage47) &amp; (1&apos;b0 == ap_block_pp0_stage47_11001_ignoreCallOp345)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage46) &amp; (1&apos;b0 == ap_block_pp0_stage46_11001_ignoreCallOp344)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage45) &amp; (1&apos;b0 == ap_block_pp0_stage45_11001_ignoreCallOp343)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage44) &amp; (1&apos;b0 == ap_block_pp0_stage44_11001_ignoreCallOp342)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage43) &amp; (1&apos;b0 == ap_block_pp0_stage43_11001_ignoreCallOp341)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage42) &amp; (1&apos;b0 == ap_block_pp0_stage42_11001_ignoreCallOp340)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage41) &amp; (1&apos;b0 == ap_block_pp0_stage41_11001_ignoreCallOp339)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage40) &amp; (1&apos;b0 == ap_block_pp0_stage40_11001_ignoreCallOp338)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage39) &amp; (1&apos;b0 == ap_block_pp0_stage39_11001_ignoreCallOp337)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage38) &amp; (1&apos;b0 == ap_block_pp0_stage38_11001_ignoreCallOp336)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage37) &amp; (1&apos;b0 == ap_block_pp0_stage37_11001_ignoreCallOp335)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage36) &amp; (1&apos;b0 == ap_block_pp0_stage36_11001_ignoreCallOp334)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage35) &amp; (1&apos;b0 == ap_block_pp0_stage35_11001_ignoreCallOp333)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage34) &amp; (1&apos;b0 == ap_block_pp0_stage34_11001_ignoreCallOp332)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage33) &amp; (1&apos;b0 == ap_block_pp0_stage33_11001_ignoreCallOp331)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage32) &amp; (1&apos;b0 == ap_block_pp0_stage32_11001_ignoreCallOp330)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage31) &amp; (1&apos;b0 == ap_block_pp0_stage31_11001_ignoreCallOp329)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage30) &amp; (1&apos;b0 == ap_block_pp0_stage30_11001_ignoreCallOp328)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage29) &amp; (1&apos;b0 == ap_block_pp0_stage29_11001_ignoreCallOp327)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage28) &amp; (1&apos;b0 == ap_block_pp0_stage28_11001_ignoreCallOp326)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage27) &amp; (1&apos;b0 == ap_block_pp0_stage27_11001_ignoreCallOp325)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage26) &amp; (1&apos;b0 == ap_block_pp0_stage26_11001_ignoreCallOp324)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage25) &amp; (1&apos;b0 == ap_block_pp0_stage25_11001_ignoreCallOp323)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage87) &amp; (1&apos;b0 == ap_block_pp0_stage87_11001_ignoreCallOp385)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage24) &amp; (1&apos;b0 == ap_block_pp0_stage24_11001_ignoreCallOp410)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage23) &amp; (1&apos;b0 == ap_block_pp0_stage23_11001_ignoreCallOp409)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage22) &amp; (1&apos;b0 == ap_block_pp0_stage22_11001_ignoreCallOp408)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage0) &amp; (1&apos;b0 == ap_block_pp0_stage0_11001_ignoreCallOp386)) | ((1&apos;b1 == ap_CS_fsm_pp0_stage21) &amp; (1&apos;b0 == ap_block_pp0_stage21_11001_ignoreCallOp407))))" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;run_test&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 14.56 seconds. CPU system time: 0.08 seconds. Elapsed time: 14.67 seconds; current allocated memory: 864.168 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;writeOutcome&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;writeOutcome&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 4.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.16 seconds; current allocated memory: 879.785 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;run_Pipeline_VITIS_LOOP_670_4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;runTestAfterInit_stream_OutcomeStr_stream_bool_REGION_T_16_ap_uint_dat_7&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;runTestAfterInit_stream_OutcomeStr_stream_bool_REGION_T_16_ap_uint_dat_6&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;runTestAfterInit_stream_OutcomeStr_stream_bool_REGION_T_16_ap_uint_dat_5&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;runTestAfterInit_stream_OutcomeStr_stream_bool_REGION_T_16_ap_uint_dat_4&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;runTestAfterInit_stream_OutcomeStr_stream_bool_REGION_T_16_ap_uint_dat_3&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;runTestAfterInit_stream_OutcomeStr_stream_bool_REGION_T_16_ap_uint_dat_2&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;runTestAfterInit_stream_OutcomeStr_stream_bool_REGION_T_16_ap_uint_dat_1&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;runTestAfterInit_stream_OutcomeStr_stream_bool_REGION_T_16_ap_uint_dat&apos; is power-on initialization." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-104]" key="RTGEN_104_852" tag="" content="Estimated max fanout for &apos;run_Pipeline_VITIS_LOOP_670_4&apos; is 16603 from HDL expression: (((1&apos;b0 == ap_block_pp0_stage184_11001_ignoreCallOp437) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage184)) | ((1&apos;b0 == ap_block_pp0_stage183_11001_ignoreCallOp436) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage183)) | ((1&apos;b0 == ap_block_pp0_stage182_11001_ignoreCallOp435) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage182)) | ((1&apos;b0 == ap_block_pp0_stage181_11001_ignoreCallOp434) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage181)) | ((1&apos;b0 == ap_block_pp0_stage180_11001_ignoreCallOp433) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage180)) | ((1&apos;b0 == ap_block_pp0_stage179_11001_ignoreCallOp432) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage179)) | ((1&apos;b0 == ap_block_pp0_stage178_11001_ignoreCallOp431) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage178)) | ((1&apos;b0 == ap_block_pp0_stage177_11001_ignoreCallOp430) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage177)) | ((1&apos;b0 == ap_block_pp0_stage176_11001_ignoreCallOp429) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage176)) | ((1&apos;b0 == ap_block_pp0_stage175_11001_ignoreCallOp428) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage175)) | ((1&apos;b0 == ap_block_pp0_stage174_11001_ignoreCallOp427) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage174)) | ((1&apos;b0 == ap_block_pp0_stage173_11001_ignoreCallOp426) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage173)) | ((1&apos;b0 == ap_block_pp0_stage172_11001_ignoreCallOp425) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage172)) | ((1&apos;b0 == ap_block_pp0_stage171_11001_ignoreCallOp424) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage171)) | ((1&apos;b0 == ap_block_pp0_stage170_11001_ignoreCallOp423) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage170)) | ((1&apos;b0 == ap_block_pp0_stage169_11001_ignoreCallOp422) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage169)) | ((1&apos;b0 == ap_block_pp0_stage168_11001_ignoreCallOp421) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage168)) | ((1&apos;b0 == ap_block_pp0_stage167_11001_ignoreCallOp420) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage167)) | ((1&apos;b0 == ap_block_pp0_stage166_11001_ignoreCallOp419) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage166)) | ((1&apos;b0 == ap_block_pp0_stage165_11001_ignoreCallOp418) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage165)) | ((1&apos;b0 == ap_block_pp0_stage164_11001_ignoreCallOp417) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage164)) | ((1&apos;b0 == ap_block_pp0_stage163_11001_ignoreCallOp416) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage163)) | ((1&apos;b0 == ap_block_pp0_stage162_11001_ignoreCallOp415) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage162)) | ((1&apos;b0 == ap_block_pp0_stage161_11001_ignoreCallOp414) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage161)) | ((1&apos;b0 == ap_block_pp0_stage160_11001_ignoreCallOp413) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage160)) | ((1&apos;b0 == ap_block_pp0_stage159_11001_ignoreCallOp412) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage159)) | ((1&apos;b0 == ap_block_pp0_stage158_11001_ignoreCallOp411) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage158)) | ((1&apos;b0 == ap_block_pp0_stage157_11001_ignoreCallOp410) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage157)) | ((1&apos;b0 == ap_block_pp0_stage156_11001_ignoreCallOp409) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage156)) | ((1&apos;b0 == ap_block_pp0_stage155_11001_ignoreCallOp408) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage155)) | ((1&apos;b0 == ap_block_pp0_stage154_11001_ignoreCallOp407) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage154)) | ((1&apos;b0 == ap_block_pp0_stage153_11001_ignoreCallOp406) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage153)) | ((1&apos;b0 == ap_block_pp0_stage152_11001_ignoreCallOp405) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage152)) | ((1&apos;b0 == ap_block_pp0_stage151_11001_ignoreCallOp404) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage151)) | ((1&apos;b0 == ap_block_pp0_stage150_11001_ignoreCallOp403) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage150)) | ((1&apos;b0 == ap_block_pp0_stage149_11001_ignoreCallOp402) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage149)) | ((1&apos;b0 == ap_block_pp0_stage148_11001_ignoreCallOp401) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage148)) | ((1&apos;b0 == ap_block_pp0_stage147_11001_ignoreCallOp400) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage147)) | ((1&apos;b0 == ap_block_pp0_stage146_11001_ignoreCallOp399) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage146)) | ((1&apos;b0 == ap_block_pp0_stage145_11001_ignoreCallOp398) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage145)) | ((1&apos;b0 == ap_block_pp0_stage144_11001_ignoreCallOp397) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage144)) | ((1&apos;b0 == ap_block_pp0_stage143_11001_ignoreCallOp396) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage143)) | ((1&apos;b0 == ap_block_pp0_stage142_11001_ignoreCallOp395) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage142)) | ((1&apos;b0 == ap_block_pp0_stage141_11001_ignoreCallOp394) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage141)) | ((1&apos;b0 == ap_block_pp0_stage140_11001_ignoreCallOp393) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage140)) | ((1&apos;b0 == ap_block_pp0_stage139_11001_ignoreCallOp392) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage139)) | ((1&apos;b0 == ap_block_pp0_stage138_11001_ignoreCallOp391) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage138)) | ((1&apos;b0 == ap_block_pp0_stage137_11001_ignoreCallOp390) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage137)) | ((1&apos;b0 == ap_block_pp0_stage136_11001_ignoreCallOp389) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage136)) | ((1&apos;b0 == ap_block_pp0_stage135_11001_ignoreCallOp388) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage135)) | ((1&apos;b0 == ap_block_pp0_stage134_11001_ignoreCallOp387) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage134)) | ((1&apos;b0 == ap_block_pp0_stage133_11001_ignoreCallOp386) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage133)) | ((1&apos;b0 == ap_block_pp0_stage132_11001_ignoreCallOp385) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage132)) | ((1&apos;b0 == ap_block_pp0_stage131_11001_ignoreCallOp384) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage131)) | ((1&apos;b0 == ap_block_pp0_stage130_11001_ignoreCallOp383) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage130)) | ((1&apos;b0 == ap_block_pp0_stage129_11001_ignoreCallOp382) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage129)) | ((1&apos;b0 == ap_block_pp0_stage128_11001_ignoreCallOp381) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage128)) | ((1&apos;b0 == ap_block_pp0_stage127_11001_ignoreCallOp380) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage127)) | ((1&apos;b0 == ap_block_pp0_stage126_11001_ignoreCallOp379) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage126)) | ((1&apos;b0 == ap_block_pp0_stage125_11001_ignoreCallOp378) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage125)) | ((1&apos;b0 == ap_block_pp0_stage124_11001_ignoreCallOp377) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage124)) | ((1&apos;b0 == ap_block_pp0_stage123_11001_ignoreCallOp376) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage123)) | ((1&apos;b0 == ap_block_pp0_stage122_11001_ignoreCallOp375) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage122)) | ((1&apos;b0 == ap_block_pp0_stage121_11001_ignoreCallOp374) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage121)) | ((1&apos;b0 == ap_block_pp0_stage120_11001_ignoreCallOp373) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage120)) | ((1&apos;b0 == ap_block_pp0_stage119_11001_ignoreCallOp372) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage119)) | ((1&apos;b0 == ap_block_pp0_stage118_11001_ignoreCallOp371) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage118)) | ((1&apos;b0 == ap_block_pp0_stage117_11001_ignoreCallOp370) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage117)) | ((1&apos;b0 == ap_block_pp0_stage116_11001_ignoreCallOp369) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage116)) | ((1&apos;b0 == ap_block_pp0_stage115_11001_ignoreCallOp368) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage115)) | ((1&apos;b0 == ap_block_pp0_stage114_11001_ignoreCallOp367) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage114)) | ((1&apos;b0 == ap_block_pp0_stage113_11001_ignoreCallOp366) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage113)) | ((1&apos;b0 == ap_block_pp0_stage112_11001_ignoreCallOp365) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage112)) | ((1&apos;b0 == ap_block_pp0_stage111_11001_ignoreCallOp364) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage111)) | ((1&apos;b0 == ap_block_pp0_stage110_11001_ignoreCallOp363) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage110)) | ((1&apos;b0 == ap_block_pp0_stage109_11001_ignoreCallOp362) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage109)) | ((1&apos;b0 == ap_block_pp0_stage108_11001_ignoreCallOp361) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage108)) | ((1&apos;b0 == ap_block_pp0_stage107_11001_ignoreCallOp360) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage107)) | ((1&apos;b0 == ap_block_pp0_stage106_11001_ignoreCallOp359) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage106)) | ((1&apos;b0 == ap_block_pp0_stage105_11001_ignoreCallOp358) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage105)) | ((1&apos;b0 == ap_block_pp0_stage104_11001_ignoreCallOp357) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage104)) | ((1&apos;b0 == ap_block_pp0_stage103_11001_ignoreCallOp356) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage103)) | ((1&apos;b0 == ap_block_pp0_stage102_11001_ignoreCallOp355) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage102)) | ((1&apos;b0 == ap_block_pp0_stage101_11001_ignoreCallOp354) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage101)) | ((1&apos;b0 == ap_block_pp0_stage100_11001_ignoreCallOp353) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage100)) | ((1&apos;b0 == ap_block_pp0_stage99_11001_ignoreCallOp352) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage99)) | ((1&apos;b0 == ap_block_pp0_stage98_11001_ignoreCallOp351) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage98)) | ((1&apos;b0 == ap_block_pp0_stage97_11001_ignoreCallOp350) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage97)) | ((1&apos;b0 == ap_block_pp0_stage96_11001_ignoreCallOp349) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage96)) | ((1&apos;b0 == ap_block_pp0_stage95_11001_ignoreCallOp348) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage95)) | ((1&apos;b0 == ap_block_pp0_stage94_11001_ignoreCallOp347) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage94)) | ((1&apos;b0 == ap_block_pp0_stage93_11001_ignoreCallOp346) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage93)) | ((1&apos;b0 == ap_block_pp0_stage92_11001_ignoreCallOp345) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage92)) | ((1&apos;b0 == ap_block_pp0_stage91_11001_ignoreCallOp344) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage91)) | ((1&apos;b0 == ap_block_pp0_stage90_11001_ignoreCallOp343) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage90)) | ((1&apos;b0 == ap_block_pp0_stage89_11001_ignoreCallOp342) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage89)) | ((1&apos;b0 == ap_block_pp0_stage88_11001_ignoreCallOp341) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage88)) | ((1&apos;b0 == ap_block_pp0_stage87_11001_ignoreCallOp340) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage87)) | ((1&apos;b0 == ap_block_pp0_stage86_11001_ignoreCallOp339) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage86)) | ((1&apos;b0 == ap_block_pp0_stage85_11001_ignoreCallOp338) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage85)) | ((1&apos;b0 == ap_block_pp0_stage84_11001_ignoreCallOp337) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage84)) | ((1&apos;b0 == ap_block_pp0_stage83_11001_ignoreCallOp336) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage83)) | ((1&apos;b0 == ap_block_pp0_stage82_11001_ignoreCallOp335) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage82)) | ((1&apos;b0 == ap_block_pp0_stage81_11001_ignoreCallOp334) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage81)) | ((1&apos;b0 == ap_block_pp0_stage80_11001_ignoreCallOp333) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage80)) | ((1&apos;b0 == ap_block_pp0_stage79_11001_ignoreCallOp332) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage79)) | ((1&apos;b0 == ap_block_pp0_stage78_11001_ignoreCallOp331) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage78)) | ((1&apos;b0 == ap_block_pp0_stage77_11001_ignoreCallOp330) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage77)) | ((1&apos;b0 == ap_block_pp0_stage76_11001_ignoreCallOp329) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage76)) | ((1&apos;b0 == ap_block_pp0_stage75_11001_ignoreCallOp328) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage75)) | ((1&apos;b0 == ap_block_pp0_stage74_11001_ignoreCallOp327) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage74)) | ((1&apos;b0 == ap_block_pp0_stage73_11001_ignoreCallOp326) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage73)) | ((1&apos;b0 == ap_block_pp0_stage72_11001_ignoreCallOp325) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage72)) | ((1&apos;b0 == ap_block_pp0_stage71_11001_ignoreCallOp324) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage71)) | ((1&apos;b0 == ap_block_pp0_stage70_11001_ignoreCallOp323) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage70)) | ((1&apos;b0 == ap_block_pp0_stage69_11001_ignoreCallOp322) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage69)) | ((1&apos;b0 == ap_block_pp0_stage68_11001_ignoreCallOp321) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage68)) | ((1&apos;b0 == ap_block_pp0_stage67_11001_ignoreCallOp320) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage67)) | ((1&apos;b0 == ap_block_pp0_stage66_11001_ignoreCallOp319) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage66)) | ((1&apos;b0 == ap_block_pp0_stage65_11001_ignoreCallOp318) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage65)) | ((1&apos;b0 == ap_block_pp0_stage64_11001_ignoreCallOp317) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage64)) | ((1&apos;b0 == ap_block_pp0_stage63_11001_ignoreCallOp316) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage63)) | ((1&apos;b0 == ap_block_pp0_stage62_11001_ignoreCallOp315) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage62)) | ((1&apos;b0 == ap_block_pp0_stage61_11001_ignoreCallOp314) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage61)) | ((1&apos;b0 == ap_block_pp0_stage60_11001_ignoreCallOp313) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage60)) | ((1&apos;b0 == ap_block_pp0_stage59_11001_ignoreCallOp312) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage59)) | ((1&apos;b0 == ap_block_pp0_stage58_11001_ignoreCallOp311) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage58)) | ((1&apos;b0 == ap_block_pp0_stage57_11001_ignoreCallOp310) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage57)) | ((1&apos;b0 == ap_block_pp0_stage56_11001_ignoreCallOp309) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage56)) | ((1&apos;b0 == ap_block_pp0_stage55_11001_ignoreCallOp308) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage55)) | ((1&apos;b0 == ap_block_pp0_stage54_11001_ignoreCallOp307) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage54)) | ((1&apos;b0 == ap_block_pp0_stage53_11001_ignoreCallOp306) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage53)) | ((1&apos;b0 == ap_block_pp0_stage52_11001_ignoreCallOp305) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage52)) | ((1&apos;b0 == ap_block_pp0_stage51_11001_ignoreCallOp304) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage51)) | ((1&apos;b0 == ap_block_pp0_stage50_11001_ignoreCallOp303) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage50)) | ((1&apos;b0 == ap_block_pp0_stage49_11001_ignoreCallOp302) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage49)) | ((1&apos;b0 == ap_block_pp0_stage48_11001_ignoreCallOp301) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage48)) | ((1&apos;b0 == ap_block_pp0_stage47_11001_ignoreCallOp300) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage47)) | ((1&apos;b0 == ap_block_pp0_stage46_11001_ignoreCallOp299) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage46)) | ((1&apos;b0 == ap_block_pp0_stage45_11001_ignoreCallOp298) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage45)) | ((1&apos;b0 == ap_block_pp0_stage44_11001_ignoreCallOp297) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage44)) | ((1&apos;b0 == ap_block_pp0_stage43_11001_ignoreCallOp296) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage43)) | ((1&apos;b0 == ap_block_pp0_stage42_11001_ignoreCallOp295) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage42)) | ((1&apos;b0 == ap_block_pp0_stage41_11001_ignoreCallOp294) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage41)) | ((1&apos;b0 == ap_block_pp0_stage40_11001_ignoreCallOp293) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage40)) | ((1&apos;b0 == ap_block_pp0_stage39_11001_ignoreCallOp292) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage39)) | ((1&apos;b0 == ap_block_pp0_stage38_11001_ignoreCallOp291) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage38)) | ((1&apos;b0 == ap_block_pp0_stage37_11001_ignoreCallOp290) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage37)) | ((1&apos;b0 == ap_block_pp0_stage36_11001_ignoreCallOp289) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage36)) | ((1&apos;b0 == ap_block_pp0_stage35_11001_ignoreCallOp288) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage35)) | ((1&apos;b0 == ap_block_pp0_stage34_11001_ignoreCallOp287) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage34)) | ((1&apos;b0 == ap_block_pp0_stage33_11001_ignoreCallOp286) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage33)) | ((1&apos;b0 == ap_block_pp0_stage32_11001_ignoreCallOp285) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage32)) | ((1&apos;b0 == ap_block_pp0_stage31_11001_ignoreCallOp284) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage31)) | ((1&apos;b0 == ap_block_pp0_stage30_11001_ignoreCallOp283) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage30)) | ((1&apos;b0 == ap_block_pp0_stage29_11001_ignoreCallOp282) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage29)) | ((1&apos;b0 == ap_block_pp0_stage28_11001_ignoreCallOp281) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage28)) | ((1&apos;b0 == ap_block_pp0_stage27_11001_ignoreCallOp280) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage27)) | ((1&apos;b0 == ap_block_pp0_stage26_11001_ignoreCallOp279) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage26)) | ((1&apos;b0 == ap_block_pp0_stage25_11001_ignoreCallOp278) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage25)) | ((1&apos;b0 == ap_block_pp0_stage24_11001_ignoreCallOp277) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage24)) | ((1&apos;b0 == ap_block_pp0_stage23_11001_ignoreCallOp276) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage23)) | ((1&apos;b0 == ap_block_pp0_stage22_11001_ignoreCallOp275) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage22)) | ((1&apos;b0 == ap_block_pp0_stage21_11001_ignoreCallOp274) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage21)) | ((1&apos;b0 == ap_block_pp0_stage20_11001_ignoreCallOp273) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage20)) | ((1&apos;b0 == ap_block_pp0_stage19_11001_ignoreCallOp272) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage19)) | ((1&apos;b0 == ap_block_pp0_stage18_11001_ignoreCallOp271) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage18)) | ((1&apos;b0 == ap_block_pp0_stage17_11001_ignoreCallOp270) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage17)) | ((1&apos;b0 == ap_block_pp0_stage16_11001_ignoreCallOp269) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage16)) | ((1&apos;b0 == ap_block_pp0_stage15_11001_ignoreCallOp268) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage15)) | ((1&apos;b0 == ap_block_pp0_stage14_11001_ignoreCallOp267) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage14)) | ((1&apos;b0 == ap_block_pp0_stage13_11001_ignoreCallOp266) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage13)) | ((1&apos;b0 == ap_block_pp0_stage12_11001_ignoreCallOp265) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage12)) | ((1&apos;b0 == ap_block_pp0_stage11_11001_ignoreCallOp264) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage11)) | ((1&apos;b0 == ap_block_pp0_stage10_11001_ignoreCallOp263) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage10)) | ((1&apos;b0 == ap_block_pp0_stage9_11001_ignoreCallOp262) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage9)) | ((1&apos;b0 == ap_block_pp0_stage8_11001_ignoreCallOp261) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage8)) | ((1&apos;b0 == ap_block_pp0_stage7_11001_ignoreCallOp260) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage7)) | ((1&apos;b0 == ap_block_pp0_stage6_11001_ignoreCallOp259) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage6)) | ((1&apos;b0 == ap_block_pp0_stage5_11001_ignoreCallOp258) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage5)) | ((1&apos;b0 == ap_block_pp0_stage4_11001_ignoreCallOp257) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage4)) | ((1&apos;b0 == ap_block_pp0_stage3_11001_ignoreCallOp256) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage3)) | ((1&apos;b0 == ap_block_pp0_stage2_11001_ignoreCallOp255) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage2)))" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;run_Pipeline_VITIS_LOOP_670_4&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 883.578 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;run&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_918" tag="" content="Design contains AXI ports. Reset is fixed to synchronous and active low." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;run/errorInTask&apos; to &apos;s_axilite &amp; ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;run/outcomeInRam&apos; to &apos;s_axilite &amp; ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;run/testStream&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;run/trainStream&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;run/trainedRegions&apos; to &apos;s_axilite &amp; ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;run/n_regions_in&apos; to &apos;s_axilite &amp; ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;run/toScheduler&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;run&apos; to &apos;s_axilite &amp; ap_ctrl_chain&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_851" tag="" content="Bundling port &apos;errorInTask&apos;, &apos;n_regions_in&apos;, &apos;outcomeInRam&apos;, &apos;return&apos; and &apos;trainedRegions&apos; to AXI-Lite port control." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_738" tag="" content="Port &apos;run/trainStream_TDATA&apos; has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_738" tag="" content="Port &apos;run/trainStream_TVALID&apos; has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_738" tag="" content="Port &apos;run/trainStream_TREADY&apos; has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;run&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 3.91 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.91 seconds; current allocated memory: 887.176 MB." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1791" tag="" content="Implementing memory &apos;run_regions_RAM_AUTO_1R1W_ram (RAM)&apos; using auto RAMs with reset." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1792" tag="" content="Implementing memory &apos;run_n_regions_V_RAM_AUTO_1R1W_ram (RAM)&apos; using auto RAMs with power-on initialization." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 7.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 7.12 seconds; current allocated memory: 887.176 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Updating report files: CPU user time: 0.78 seconds. CPU system time: 0 seconds. Elapsed time: 0.78 seconds; current allocated memory: 907.570 MB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for run." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for run." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-790]" key="HLS 200-790" tag="LOOP,VITIS_KERNEL" content="**** Loop Constraint Status: All loop constraints were NOT satisfied." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 60.68 MHz" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Command csynth_design CPU user time: 99.22 seconds. CPU system time: 1.49 seconds. Elapsed time: 100.24 seconds; current allocated memory: -582.695 MB." resolution=""/>
</Messages>
