<!DOCTYPE html>
<html lang="en">
<head>
<meta charset="UTF-8">
<title>MOS PCell implementation – SKILL </title>
<meta name="viewport" content="width=device-width, initial-scale=1">
<link rel="stylesheet" href="../assets/css/case-studies.css">
<style>
body { max-width:1000px; margin:auto; padding:2rem; }
ol { line-height:1.8; }
</style>
</head>
<body>


<h1>OPC / RET Technical Notes</h1>

<p>
  This page contains technical notes related to OPC (Optical Proximity Correction),
  RET (Resolution Enhancement Technology), and lithography process optimization.
</p>

<hr>


<h2>Recommended Reading Order of OPC</h2>
<ol>

  <!-- 1. Big picture -->
  <li><a href="opc_model_summary.html">OPC Model Summary (Concept & Physics)</a></li>

  <!-- 2. Actual production flow -->
  <li><a href="calibre_opc_flow_svg.html">Calibre-based OPC Flow (SVG Diagram)</a></li>
  <li><a href="calibre_opc_flow.html">Calibre-based OPC Flow (Text Explanation)</a></li>

  <!-- 3. Lithography context -->
  <li><a href="Euv-Arf-litho.html">EUV vs ArF Immersion Lithography</a></li>

  <!-- 4. Optimization strategies -->
  <li><a href="why_partial_ilt_asml_tsmc.html">Why Partial ILT in ASML / TSMC</a></li>
  <li><a href="opc_ilt_ml_one_page.html">OPC / ILT / ML – One Page Summary</a></li>

  <!-- 5. ML extensions -->
  <li><a href="ml_hotspot_selection.html">ML-based Hotspot Selection</a></li>
  <li><a href="pinn_for_opc.html">Physics-Informed Neural Networks for OPC</a></li>
  <li><a href="ml_opc_euv.html">Machine Learning in EUV OPC</a></li>
  <li><a href="ilt_ml_opc.html">ILT and Machine Learning OPC</a></li>

  <!-- 6. Performance & tools -->
  <li><a href="opc_runtime_comparison.html">OPC Runtime Comparison</a></li>
  <li><a href="litho-simul.html">Lithography Simulation Software</a></li>

  <!-- 7. Ownership / responsibility -->
  <li><a href="./highlights/signoff_ownership.html">Sign-off Ownership Highlight</a></li>

  <!-- 8. External reference -->
  <li>
    <a href="../projects/eda/Manufacturing-oriented-Engineering.pdf"
       target="_blank" rel="noopener noreferrer">
       OPC Flows (PDF)
    </a>
  </li>

</ol>

<hr>


<h2>Create OPC (Layer) Excellence</h2>
<ol>
  <li><a href="../advanced-node/opc-analysis.html">OPC Bottlenecks in FinFET Layout</a></li>
  <li><a href="../advanced-node/FinFETOnly.pdf" target="_blank" rel="noopener noreferrer">FinFET Stucture (PDF)</a></li>
</ol>

<p>
  <em>Last updated: February 2026</em>
</p>



<hr>
<p><strong>Author:</strong> test chips and electrical process control monitors (PCM)</p>
<p><a href="../projects/eda/index.html">↩ Go to EDA Portfolio</a></p>
<p><a href="https://junowedd.github.io/technotespark/">↩ Go to Home-Tech Notes Park</a></p>

</body>
</html>
