--------------- Initial state ---------------
r1 = 32768
r2 = 32767
r3 = 1
r4 = 2
r5 = 1024

----------------- Test code -----------------

sw $0, -1($3)
nop
sw $0, -1($4)
nop
sw $0, -2($4)
nop
nop

sw $0, -1($5)
nop
sw $0, -2($5)
nop
sw $0, -3($5)
nop
nop
sw $0, -4($5)
nop
sw $0, -5($5)
nop
sw $0, -6($5)
nop
nop
sw $0, -7($5)
nop
sw $0, -8($5)
nop
sw $0, -9($5)
nop
nop
sw $0, -10($5)
nop
sw $0, -11($5)
nop
sw $0, -12($5)
nop
nop
sw $0, -13($5)
nop
sw $0, -14($5)
nop
sw $0, -15($5)
nop
nop
sw $0, -16($5)
nop

sw $0, -32768($1)
nop
sw $0, -32767($1)
nop
sw $0, -32760($1)
nop
nop
sw $0, -31760($1)
nop
sw $0, -31759($1)
nop
sw $0, -31758($1)
nop
nop
sw $0, -31757($1)
nop
sw $0, -31756($1)
nop
sw $0, -31755($1)
nop
nop
sw $0, -31754($1)
nop
sw $0, -31753($1)
nop
sw $0, -31752($1)
nop
nop
sw $0, -31751($1)
nop
sw $0, -31750($1)
nop
sw $0, -31749($1)
nop
nop
sw $0, -31748($1)
nop
sw $0, -31747($1)
nop
sw $0, -31746($1)
nop
nop
sw $0, -31745($1)
nop

---------- Expected state updates -----------

dmem_word[0] = 0
dmem_word[1] = 0
dmem_word[0] = 0

dmem_word[1023] = 0
dmem_word[1022] = 0
dmem_word[1021] = 0
dmem_word[1020] = 0
dmem_word[1019] = 0
dmem_word[1018] = 0
dmem_word[1017] = 0
dmem_word[1016] = 0
dmem_word[1015] = 0
dmem_word[1014] = 0
dmem_word[1013] = 0
dmem_word[1012] = 0
dmem_word[1011] = 0
dmem_word[1010] = 0
dmem_word[1009] = 0
dmem_word[1008] = 0

dmem_word[0] = 0
dmem_word[1] = 0
dmem_word[8] = 0
dmem_word[1008] = 0
dmem_word[1009] = 0
dmem_word[1010] = 0
dmem_word[1011] = 0
dmem_word[1012] = 0
dmem_word[1013] = 0
dmem_word[1014] = 0
dmem_word[1015] = 0
dmem_word[1016] = 0
dmem_word[1017] = 0
dmem_word[1018] = 0
dmem_word[1019] = 0
dmem_word[1020] = 0
dmem_word[1021] = 0
dmem_word[1022] = 0
dmem_word[1023] = 0

------------ Timeout cycle count ------------
600