Timing Analyzer report for rx_96_tx
Tue Oct 18 02:29:31 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLK_I'
 13. Slow 1200mV 85C Model Hold: 'CLK_I'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'CLK_I'
 22. Slow 1200mV 0C Model Hold: 'CLK_I'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'CLK_I'
 30. Fast 1200mV 0C Model Hold: 'CLK_I'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; rx_96_tx                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.12        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.2%      ;
;     Processors 3-12        ;   1.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; CLK_I      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK_I } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 176.43 MHz ; 176.43 MHz      ; CLK_I      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; CLK_I ; -4.668 ; -834.225           ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; CLK_I ; 0.434 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; CLK_I ; -3.000 ; -331.627                         ;
+-------+--------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK_I'                                                                                                                     ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.668 ; fp32_uart_rx:My_UART_Rx|clk_cnt[17] ; fp32_uart_rx:My_UART_Rx|clk_cnt[30] ; CLK_I        ; CLK_I       ; 1.000        ; -0.578     ; 5.091      ;
; -4.668 ; fp32_uart_rx:My_UART_Rx|clk_cnt[17] ; fp32_uart_rx:My_UART_Rx|clk_cnt[16] ; CLK_I        ; CLK_I       ; 1.000        ; -0.578     ; 5.091      ;
; -4.668 ; fp32_uart_rx:My_UART_Rx|clk_cnt[17] ; fp32_uart_rx:My_UART_Rx|clk_cnt[19] ; CLK_I        ; CLK_I       ; 1.000        ; -0.578     ; 5.091      ;
; -4.668 ; fp32_uart_rx:My_UART_Rx|clk_cnt[17] ; fp32_uart_rx:My_UART_Rx|clk_cnt[20] ; CLK_I        ; CLK_I       ; 1.000        ; -0.578     ; 5.091      ;
; -4.668 ; fp32_uart_rx:My_UART_Rx|clk_cnt[17] ; fp32_uart_rx:My_UART_Rx|clk_cnt[21] ; CLK_I        ; CLK_I       ; 1.000        ; -0.578     ; 5.091      ;
; -4.668 ; fp32_uart_rx:My_UART_Rx|clk_cnt[17] ; fp32_uart_rx:My_UART_Rx|clk_cnt[22] ; CLK_I        ; CLK_I       ; 1.000        ; -0.578     ; 5.091      ;
; -4.668 ; fp32_uart_rx:My_UART_Rx|clk_cnt[17] ; fp32_uart_rx:My_UART_Rx|clk_cnt[23] ; CLK_I        ; CLK_I       ; 1.000        ; -0.578     ; 5.091      ;
; -4.668 ; fp32_uart_rx:My_UART_Rx|clk_cnt[17] ; fp32_uart_rx:My_UART_Rx|clk_cnt[24] ; CLK_I        ; CLK_I       ; 1.000        ; -0.578     ; 5.091      ;
; -4.668 ; fp32_uart_rx:My_UART_Rx|clk_cnt[17] ; fp32_uart_rx:My_UART_Rx|clk_cnt[25] ; CLK_I        ; CLK_I       ; 1.000        ; -0.578     ; 5.091      ;
; -4.668 ; fp32_uart_rx:My_UART_Rx|clk_cnt[17] ; fp32_uart_rx:My_UART_Rx|clk_cnt[26] ; CLK_I        ; CLK_I       ; 1.000        ; -0.578     ; 5.091      ;
; -4.668 ; fp32_uart_rx:My_UART_Rx|clk_cnt[17] ; fp32_uart_rx:My_UART_Rx|clk_cnt[31] ; CLK_I        ; CLK_I       ; 1.000        ; -0.578     ; 5.091      ;
; -4.646 ; fp32_uart_rx:My_UART_Rx|clk_cnt[17] ; fp32_uart_rx:My_UART_Rx|clk_cnt[12] ; CLK_I        ; CLK_I       ; 1.000        ; -0.590     ; 5.057      ;
; -4.646 ; fp32_uart_rx:My_UART_Rx|clk_cnt[17] ; fp32_uart_rx:My_UART_Rx|clk_cnt[1]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.590     ; 5.057      ;
; -4.646 ; fp32_uart_rx:My_UART_Rx|clk_cnt[17] ; fp32_uart_rx:My_UART_Rx|clk_cnt[2]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.590     ; 5.057      ;
; -4.646 ; fp32_uart_rx:My_UART_Rx|clk_cnt[17] ; fp32_uart_rx:My_UART_Rx|clk_cnt[3]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.590     ; 5.057      ;
; -4.646 ; fp32_uart_rx:My_UART_Rx|clk_cnt[17] ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.590     ; 5.057      ;
; -4.646 ; fp32_uart_rx:My_UART_Rx|clk_cnt[17] ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.590     ; 5.057      ;
; -4.646 ; fp32_uart_rx:My_UART_Rx|clk_cnt[17] ; fp32_uart_rx:My_UART_Rx|clk_cnt[6]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.590     ; 5.057      ;
; -4.646 ; fp32_uart_rx:My_UART_Rx|clk_cnt[17] ; fp32_uart_rx:My_UART_Rx|clk_cnt[7]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.590     ; 5.057      ;
; -4.646 ; fp32_uart_rx:My_UART_Rx|clk_cnt[17] ; fp32_uart_rx:My_UART_Rx|clk_cnt[10] ; CLK_I        ; CLK_I       ; 1.000        ; -0.590     ; 5.057      ;
; -4.646 ; fp32_uart_rx:My_UART_Rx|clk_cnt[17] ; fp32_uart_rx:My_UART_Rx|clk_cnt[13] ; CLK_I        ; CLK_I       ; 1.000        ; -0.590     ; 5.057      ;
; -4.646 ; fp32_uart_rx:My_UART_Rx|clk_cnt[17] ; fp32_uart_rx:My_UART_Rx|clk_cnt[14] ; CLK_I        ; CLK_I       ; 1.000        ; -0.590     ; 5.057      ;
; -4.609 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[30] ; CLK_I        ; CLK_I       ; 1.000        ; -0.069     ; 5.541      ;
; -4.609 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[16] ; CLK_I        ; CLK_I       ; 1.000        ; -0.069     ; 5.541      ;
; -4.609 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[19] ; CLK_I        ; CLK_I       ; 1.000        ; -0.069     ; 5.541      ;
; -4.609 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[20] ; CLK_I        ; CLK_I       ; 1.000        ; -0.069     ; 5.541      ;
; -4.609 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[21] ; CLK_I        ; CLK_I       ; 1.000        ; -0.069     ; 5.541      ;
; -4.609 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[22] ; CLK_I        ; CLK_I       ; 1.000        ; -0.069     ; 5.541      ;
; -4.609 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[23] ; CLK_I        ; CLK_I       ; 1.000        ; -0.069     ; 5.541      ;
; -4.609 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[24] ; CLK_I        ; CLK_I       ; 1.000        ; -0.069     ; 5.541      ;
; -4.609 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[25] ; CLK_I        ; CLK_I       ; 1.000        ; -0.069     ; 5.541      ;
; -4.609 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[26] ; CLK_I        ; CLK_I       ; 1.000        ; -0.069     ; 5.541      ;
; -4.609 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[31] ; CLK_I        ; CLK_I       ; 1.000        ; -0.069     ; 5.541      ;
; -4.587 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[12] ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.507      ;
; -4.587 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[1]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.507      ;
; -4.587 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[2]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.507      ;
; -4.587 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[3]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.507      ;
; -4.587 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.507      ;
; -4.587 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.507      ;
; -4.587 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[6]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.507      ;
; -4.587 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[7]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.507      ;
; -4.587 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[10] ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.507      ;
; -4.587 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[13] ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.507      ;
; -4.587 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[14] ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.507      ;
; -4.563 ; fp32_uart_rx:My_UART_Rx|clk_cnt[21] ; fp32_uart_rx:My_UART_Rx|clk_cnt[30] ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.483      ;
; -4.563 ; fp32_uart_rx:My_UART_Rx|clk_cnt[21] ; fp32_uart_rx:My_UART_Rx|clk_cnt[16] ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.483      ;
; -4.563 ; fp32_uart_rx:My_UART_Rx|clk_cnt[21] ; fp32_uart_rx:My_UART_Rx|clk_cnt[19] ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.483      ;
; -4.563 ; fp32_uart_rx:My_UART_Rx|clk_cnt[21] ; fp32_uart_rx:My_UART_Rx|clk_cnt[20] ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.483      ;
; -4.563 ; fp32_uart_rx:My_UART_Rx|clk_cnt[21] ; fp32_uart_rx:My_UART_Rx|clk_cnt[21] ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.483      ;
; -4.563 ; fp32_uart_rx:My_UART_Rx|clk_cnt[21] ; fp32_uart_rx:My_UART_Rx|clk_cnt[22] ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.483      ;
; -4.563 ; fp32_uart_rx:My_UART_Rx|clk_cnt[21] ; fp32_uart_rx:My_UART_Rx|clk_cnt[23] ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.483      ;
; -4.563 ; fp32_uart_rx:My_UART_Rx|clk_cnt[21] ; fp32_uart_rx:My_UART_Rx|clk_cnt[24] ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.483      ;
; -4.563 ; fp32_uart_rx:My_UART_Rx|clk_cnt[21] ; fp32_uart_rx:My_UART_Rx|clk_cnt[25] ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.483      ;
; -4.563 ; fp32_uart_rx:My_UART_Rx|clk_cnt[21] ; fp32_uart_rx:My_UART_Rx|clk_cnt[26] ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.483      ;
; -4.563 ; fp32_uart_rx:My_UART_Rx|clk_cnt[21] ; fp32_uart_rx:My_UART_Rx|clk_cnt[31] ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.483      ;
; -4.557 ; fp32_uart_rx:My_UART_Rx|clk_cnt[8]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[30] ; CLK_I        ; CLK_I       ; 1.000        ; -0.567     ; 4.991      ;
; -4.557 ; fp32_uart_rx:My_UART_Rx|clk_cnt[8]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[16] ; CLK_I        ; CLK_I       ; 1.000        ; -0.567     ; 4.991      ;
; -4.557 ; fp32_uart_rx:My_UART_Rx|clk_cnt[8]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[19] ; CLK_I        ; CLK_I       ; 1.000        ; -0.567     ; 4.991      ;
; -4.557 ; fp32_uart_rx:My_UART_Rx|clk_cnt[8]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[20] ; CLK_I        ; CLK_I       ; 1.000        ; -0.567     ; 4.991      ;
; -4.557 ; fp32_uart_rx:My_UART_Rx|clk_cnt[8]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[21] ; CLK_I        ; CLK_I       ; 1.000        ; -0.567     ; 4.991      ;
; -4.557 ; fp32_uart_rx:My_UART_Rx|clk_cnt[8]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[22] ; CLK_I        ; CLK_I       ; 1.000        ; -0.567     ; 4.991      ;
; -4.557 ; fp32_uart_rx:My_UART_Rx|clk_cnt[8]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[23] ; CLK_I        ; CLK_I       ; 1.000        ; -0.567     ; 4.991      ;
; -4.557 ; fp32_uart_rx:My_UART_Rx|clk_cnt[8]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[24] ; CLK_I        ; CLK_I       ; 1.000        ; -0.567     ; 4.991      ;
; -4.557 ; fp32_uart_rx:My_UART_Rx|clk_cnt[8]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[25] ; CLK_I        ; CLK_I       ; 1.000        ; -0.567     ; 4.991      ;
; -4.557 ; fp32_uart_rx:My_UART_Rx|clk_cnt[8]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[26] ; CLK_I        ; CLK_I       ; 1.000        ; -0.567     ; 4.991      ;
; -4.557 ; fp32_uart_rx:My_UART_Rx|clk_cnt[8]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[31] ; CLK_I        ; CLK_I       ; 1.000        ; -0.567     ; 4.991      ;
; -4.541 ; fp32_uart_rx:My_UART_Rx|clk_cnt[21] ; fp32_uart_rx:My_UART_Rx|clk_cnt[12] ; CLK_I        ; CLK_I       ; 1.000        ; -0.093     ; 5.449      ;
; -4.541 ; fp32_uart_rx:My_UART_Rx|clk_cnt[21] ; fp32_uart_rx:My_UART_Rx|clk_cnt[1]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.093     ; 5.449      ;
; -4.541 ; fp32_uart_rx:My_UART_Rx|clk_cnt[21] ; fp32_uart_rx:My_UART_Rx|clk_cnt[2]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.093     ; 5.449      ;
; -4.541 ; fp32_uart_rx:My_UART_Rx|clk_cnt[21] ; fp32_uart_rx:My_UART_Rx|clk_cnt[3]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.093     ; 5.449      ;
; -4.541 ; fp32_uart_rx:My_UART_Rx|clk_cnt[21] ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.093     ; 5.449      ;
; -4.541 ; fp32_uart_rx:My_UART_Rx|clk_cnt[21] ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.093     ; 5.449      ;
; -4.541 ; fp32_uart_rx:My_UART_Rx|clk_cnt[21] ; fp32_uart_rx:My_UART_Rx|clk_cnt[6]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.093     ; 5.449      ;
; -4.541 ; fp32_uart_rx:My_UART_Rx|clk_cnt[21] ; fp32_uart_rx:My_UART_Rx|clk_cnt[7]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.093     ; 5.449      ;
; -4.541 ; fp32_uart_rx:My_UART_Rx|clk_cnt[21] ; fp32_uart_rx:My_UART_Rx|clk_cnt[10] ; CLK_I        ; CLK_I       ; 1.000        ; -0.093     ; 5.449      ;
; -4.541 ; fp32_uart_rx:My_UART_Rx|clk_cnt[21] ; fp32_uart_rx:My_UART_Rx|clk_cnt[13] ; CLK_I        ; CLK_I       ; 1.000        ; -0.093     ; 5.449      ;
; -4.541 ; fp32_uart_rx:My_UART_Rx|clk_cnt[21] ; fp32_uart_rx:My_UART_Rx|clk_cnt[14] ; CLK_I        ; CLK_I       ; 1.000        ; -0.093     ; 5.449      ;
; -4.537 ; fp32_uart_rx:My_UART_Rx|clk_cnt[19] ; fp32_uart_rx:My_UART_Rx|clk_cnt[30] ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.457      ;
; -4.537 ; fp32_uart_rx:My_UART_Rx|clk_cnt[19] ; fp32_uart_rx:My_UART_Rx|clk_cnt[16] ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.457      ;
; -4.537 ; fp32_uart_rx:My_UART_Rx|clk_cnt[19] ; fp32_uart_rx:My_UART_Rx|clk_cnt[19] ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.457      ;
; -4.537 ; fp32_uart_rx:My_UART_Rx|clk_cnt[19] ; fp32_uart_rx:My_UART_Rx|clk_cnt[20] ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.457      ;
; -4.537 ; fp32_uart_rx:My_UART_Rx|clk_cnt[19] ; fp32_uart_rx:My_UART_Rx|clk_cnt[21] ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.457      ;
; -4.537 ; fp32_uart_rx:My_UART_Rx|clk_cnt[19] ; fp32_uart_rx:My_UART_Rx|clk_cnt[22] ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.457      ;
; -4.537 ; fp32_uart_rx:My_UART_Rx|clk_cnt[19] ; fp32_uart_rx:My_UART_Rx|clk_cnt[23] ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.457      ;
; -4.537 ; fp32_uart_rx:My_UART_Rx|clk_cnt[19] ; fp32_uart_rx:My_UART_Rx|clk_cnt[24] ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.457      ;
; -4.537 ; fp32_uart_rx:My_UART_Rx|clk_cnt[19] ; fp32_uart_rx:My_UART_Rx|clk_cnt[25] ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.457      ;
; -4.537 ; fp32_uart_rx:My_UART_Rx|clk_cnt[19] ; fp32_uart_rx:My_UART_Rx|clk_cnt[26] ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.457      ;
; -4.537 ; fp32_uart_rx:My_UART_Rx|clk_cnt[19] ; fp32_uart_rx:My_UART_Rx|clk_cnt[31] ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.457      ;
; -4.535 ; fp32_uart_rx:My_UART_Rx|clk_cnt[8]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[12] ; CLK_I        ; CLK_I       ; 1.000        ; -0.579     ; 4.957      ;
; -4.535 ; fp32_uart_rx:My_UART_Rx|clk_cnt[8]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[1]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.579     ; 4.957      ;
; -4.535 ; fp32_uart_rx:My_UART_Rx|clk_cnt[8]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[2]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.579     ; 4.957      ;
; -4.535 ; fp32_uart_rx:My_UART_Rx|clk_cnt[8]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[3]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.579     ; 4.957      ;
; -4.535 ; fp32_uart_rx:My_UART_Rx|clk_cnt[8]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.579     ; 4.957      ;
; -4.535 ; fp32_uart_rx:My_UART_Rx|clk_cnt[8]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.579     ; 4.957      ;
; -4.535 ; fp32_uart_rx:My_UART_Rx|clk_cnt[8]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[6]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.579     ; 4.957      ;
; -4.535 ; fp32_uart_rx:My_UART_Rx|clk_cnt[8]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[7]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.579     ; 4.957      ;
; -4.535 ; fp32_uart_rx:My_UART_Rx|clk_cnt[8]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[10] ; CLK_I        ; CLK_I       ; 1.000        ; -0.579     ; 4.957      ;
; -4.535 ; fp32_uart_rx:My_UART_Rx|clk_cnt[8]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[13] ; CLK_I        ; CLK_I       ; 1.000        ; -0.579     ; 4.957      ;
; -4.535 ; fp32_uart_rx:My_UART_Rx|clk_cnt[8]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[14] ; CLK_I        ; CLK_I       ; 1.000        ; -0.579     ; 4.957      ;
; -4.529 ; fp32_uart_rx:My_UART_Rx|clk_cnt[28] ; fp32_uart_rx:My_UART_Rx|clk_cnt[30] ; CLK_I        ; CLK_I       ; 1.000        ; -0.578     ; 4.952      ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK_I'                                                                                                                                                 ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.434 ; fp32_uart_rx:My_UART_Rx|received_bit[0]           ; fp32_uart_rx:My_UART_Rx|received_bit[0]           ; CLK_I        ; CLK_I       ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; fp32_uart_rx:My_UART_Rx|received_bit[1]           ; fp32_uart_rx:My_UART_Rx|received_bit[1]           ; CLK_I        ; CLK_I       ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; fp32_uart_rx:My_UART_Rx|received_bit[2]           ; fp32_uart_rx:My_UART_Rx|received_bit[2]           ; CLK_I        ; CLK_I       ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; fp32_uart_rx:My_UART_Rx|received_bit[3]           ; fp32_uart_rx:My_UART_Rx|received_bit[3]           ; CLK_I        ; CLK_I       ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; fp32_uart_rx:My_UART_Rx|received_bit[4]           ; fp32_uart_rx:My_UART_Rx|received_bit[4]           ; CLK_I        ; CLK_I       ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; fp32_uart_rx:My_UART_Rx|received_bit[5]           ; fp32_uart_rx:My_UART_Rx|received_bit[5]           ; CLK_I        ; CLK_I       ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; fp32_uart_rx:My_UART_Rx|received_bit[6]           ; fp32_uart_rx:My_UART_Rx|received_bit[6]           ; CLK_I        ; CLK_I       ; 0.000        ; 0.100      ; 0.746      ;
; 0.453 ; fp32_uart_tx_96:My_UART_Tx_96|tx_data[12]         ; fp32_uart_tx_96:My_UART_Tx_96|tx_data[12]         ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.START0_ST  ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.START0_ST  ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; fp32_uart_rx:My_UART_Rx|rx_state.START            ; fp32_uart_rx:My_UART_Rx|rx_state.START            ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_IDLE        ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_IDLE        ; CLK_I        ; CLK_I       ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_STOP        ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_STOP        ; CLK_I        ; CLK_I       ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; fp32_uart_rx:My_UART_Rx|rx_state.STOP             ; fp32_uart_rx:My_UART_Rx|rx_state.STOP             ; CLK_I        ; CLK_I       ; 0.000        ; 0.080      ; 0.746      ;
; 0.473 ; fp32_uart_rx:My_UART_Rx|received_byte[6]          ; fp32_uart_rx:My_UART_Rx|received_byte[6]          ; CLK_I        ; CLK_I       ; 0.000        ; 0.100      ; 0.785      ;
; 0.501 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D91_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D92_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D90_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D91_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D86_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D87_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D82_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D83_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D75_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D76_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D54_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D55_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.START4_ST  ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D32_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D14_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D15_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D11_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D12_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D93_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D94_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D92_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D93_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D87_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.STOP10_ST  ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D77_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D78_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D60_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D61_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D57_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D58_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D56_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D57_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.START6_ST  ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D48_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D43_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D44_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.START5_ST  ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D40_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D38_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D39_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D36_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D37_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.START3_ST  ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D24_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D22_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D23_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D20_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D21_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D7_ST      ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.STOP0_ST   ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.START9_ST  ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D72_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D71_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.STOP8_ST   ; CLK_I        ; CLK_I       ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D61_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D62_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D45_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D46_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D34_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D35_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.START2_ST  ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D16_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.START1_ST  ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D8_ST      ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_STOP        ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_MORE        ; CLK_I        ; CLK_I       ; 0.000        ; 0.080      ; 0.795      ;
; 0.504 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D89_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D90_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.797      ;
; 0.504 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.START11_ST ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D88_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.080      ; 0.796      ;
; 0.504 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D76_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D77_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.797      ;
; 0.504 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D62_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D63_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.080      ; 0.796      ;
; 0.507 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D35_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D36_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.800      ;
; 0.508 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.STOP6_ST   ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.IDLE7_ST   ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.IDLE6_ST   ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.START6_ST  ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.IDLE3_ST   ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.START3_ST  ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.801      ;
; 0.509 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D13_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D14_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.IDLE1_ST   ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.START1_ST  ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.802      ;
; 0.510 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.IDLE9_ST   ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.START9_ST  ; CLK_I        ; CLK_I       ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D59_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D60_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.STOP2_ST   ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.IDLE3_ST   ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.803      ;
; 0.526 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.IDLE11_ST  ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.START11_ST ; CLK_I        ; CLK_I       ; 0.000        ; 0.080      ; 0.818      ;
; 0.526 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D40_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D41_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.819      ;
; 0.527 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D49_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D50_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D21_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D22_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.820      ;
; 0.528 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.IDLE2_ST   ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.START2_ST  ; CLK_I        ; CLK_I       ; 0.000        ; 0.080      ; 0.820      ;
; 0.619 ; fp32_uart_rx:My_UART_Rx|clk_cnt[7]                ; fp32_uart_rx:My_UART_Rx|clk_cnt[8]                ; CLK_I        ; CLK_I       ; 0.000        ; 0.579      ; 1.410      ;
; 0.624 ; fp32_uart_tx_96:My_UART_Tx_96|clk_cnt[29]         ; fp32_uart_tx_96:My_UART_Tx_96|clk_cnt[30]         ; CLK_I        ; CLK_I       ; 0.000        ; 0.574      ; 1.410      ;
; 0.625 ; fp32_uart_tx_96:My_UART_Tx_96|clk_cnt[23]         ; fp32_uart_tx_96:My_UART_Tx_96|clk_cnt[24]         ; CLK_I        ; CLK_I       ; 0.000        ; 0.574      ; 1.411      ;
; 0.627 ; fp32_uart_rx:My_UART_Rx|clk_cnt[16]               ; fp32_uart_rx:My_UART_Rx|clk_cnt[17]               ; CLK_I        ; CLK_I       ; 0.000        ; 0.578      ; 1.417      ;
; 0.630 ; fp32_uart_rx:My_UART_Rx|clk_cnt[26]               ; fp32_uart_rx:My_UART_Rx|clk_cnt[27]               ; CLK_I        ; CLK_I       ; 0.000        ; 0.578      ; 1.420      ;
; 0.631 ; fp32_uart_tx_96:My_UART_Tx_96|clk_cnt[16]         ; fp32_uart_tx_96:My_UART_Tx_96|clk_cnt[17]         ; CLK_I        ; CLK_I       ; 0.000        ; 0.574      ; 1.417      ;
; 0.639 ; fp32_uart_rx:My_UART_Rx|clk_cnt[26]               ; fp32_uart_rx:My_UART_Rx|clk_cnt[28]               ; CLK_I        ; CLK_I       ; 0.000        ; 0.578      ; 1.429      ;
; 0.640 ; fp32_uart_tx_96:My_UART_Tx_96|clk_cnt[16]         ; fp32_uart_tx_96:My_UART_Tx_96|clk_cnt[18]         ; CLK_I        ; CLK_I       ; 0.000        ; 0.574      ; 1.426      ;
; 0.641 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D67_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D68_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.934      ;
; 0.641 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D52_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D53_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.934      ;
; 0.641 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.STOP5_ST   ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.IDLE6_ST   ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.934      ;
; 0.641 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D18_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D19_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.934      ;
; 0.641 ; fp32_uart_tx_96:My_UART_Tx_96|clk_cnt[22]         ; fp32_uart_tx_96:My_UART_Tx_96|clk_cnt[24]         ; CLK_I        ; CLK_I       ; 0.000        ; 0.574      ; 1.427      ;
; 0.642 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D81_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D82_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.935      ;
; 0.642 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D58_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D59_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.080      ; 0.934      ;
; 0.642 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D41_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D42_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.935      ;
; 0.642 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.STOP3_ST   ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.IDLE4_ST   ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.935      ;
; 0.642 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D19_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D20_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.935      ;
; 0.642 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D9_ST      ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D10_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.935      ;
; 0.642 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D5_ST      ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D6_ST      ; CLK_I        ; CLK_I       ; 0.000        ; 0.080      ; 0.934      ;
; 0.642 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D2_ST      ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D3_ST      ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.935      ;
; 0.643 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D29_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D30_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.936      ;
; 0.643 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D23_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.STOP2_ST   ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.936      ;
; 0.643 ; fp32_uart_tx_96:My_UART_Tx_96|clk_cnt[28]         ; fp32_uart_tx_96:My_UART_Tx_96|clk_cnt[30]         ; CLK_I        ; CLK_I       ; 0.000        ; 0.574      ; 1.429      ;
; 0.645 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D4_ST      ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D5_ST      ; CLK_I        ; CLK_I       ; 0.000        ; 0.080      ; 0.937      ;
; 0.648 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.IDLE5_ST   ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.START5_ST  ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.941      ;
; 0.649 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D12_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D13_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.942      ;
; 0.650 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D66_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D67_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.943      ;
; 0.651 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D85_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D86_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.944      ;
; 0.651 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.STOP8_ST   ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.IDLE9_ST   ; CLK_I        ; CLK_I       ; 0.000        ; 0.080      ; 0.943      ;
; 0.651 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D53_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D54_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.944      ;
; 0.652 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D39_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.STOP4_ST   ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.945      ;
; 0.659 ; fp32_uart_rx:My_UART_Rx|clk_cnt[6]                ; fp32_uart_rx:My_UART_Rx|clk_cnt[8]                ; CLK_I        ; CLK_I       ; 0.000        ; 0.579      ; 1.450      ;
; 0.671 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D64_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D65_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.101      ; 0.984      ;
; 0.678 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D26_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D27_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.101      ; 0.991      ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 190.08 MHz ; 190.08 MHz      ; CLK_I      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; CLK_I ; -4.261 ; -762.629          ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK_I ; 0.383 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; CLK_I ; -3.000 ; -331.627                        ;
+-------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK_I'                                                                                                                      ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.261 ; fp32_uart_rx:My_UART_Rx|clk_cnt[17] ; fp32_uart_rx:My_UART_Rx|clk_cnt[30] ; CLK_I        ; CLK_I       ; 1.000        ; -0.539     ; 4.724      ;
; -4.261 ; fp32_uart_rx:My_UART_Rx|clk_cnt[17] ; fp32_uart_rx:My_UART_Rx|clk_cnt[16] ; CLK_I        ; CLK_I       ; 1.000        ; -0.539     ; 4.724      ;
; -4.261 ; fp32_uart_rx:My_UART_Rx|clk_cnt[17] ; fp32_uart_rx:My_UART_Rx|clk_cnt[19] ; CLK_I        ; CLK_I       ; 1.000        ; -0.539     ; 4.724      ;
; -4.261 ; fp32_uart_rx:My_UART_Rx|clk_cnt[17] ; fp32_uart_rx:My_UART_Rx|clk_cnt[20] ; CLK_I        ; CLK_I       ; 1.000        ; -0.539     ; 4.724      ;
; -4.261 ; fp32_uart_rx:My_UART_Rx|clk_cnt[17] ; fp32_uart_rx:My_UART_Rx|clk_cnt[21] ; CLK_I        ; CLK_I       ; 1.000        ; -0.539     ; 4.724      ;
; -4.261 ; fp32_uart_rx:My_UART_Rx|clk_cnt[17] ; fp32_uart_rx:My_UART_Rx|clk_cnt[22] ; CLK_I        ; CLK_I       ; 1.000        ; -0.539     ; 4.724      ;
; -4.261 ; fp32_uart_rx:My_UART_Rx|clk_cnt[17] ; fp32_uart_rx:My_UART_Rx|clk_cnt[23] ; CLK_I        ; CLK_I       ; 1.000        ; -0.539     ; 4.724      ;
; -4.261 ; fp32_uart_rx:My_UART_Rx|clk_cnt[17] ; fp32_uart_rx:My_UART_Rx|clk_cnt[24] ; CLK_I        ; CLK_I       ; 1.000        ; -0.539     ; 4.724      ;
; -4.261 ; fp32_uart_rx:My_UART_Rx|clk_cnt[17] ; fp32_uart_rx:My_UART_Rx|clk_cnt[25] ; CLK_I        ; CLK_I       ; 1.000        ; -0.539     ; 4.724      ;
; -4.261 ; fp32_uart_rx:My_UART_Rx|clk_cnt[17] ; fp32_uart_rx:My_UART_Rx|clk_cnt[26] ; CLK_I        ; CLK_I       ; 1.000        ; -0.539     ; 4.724      ;
; -4.261 ; fp32_uart_rx:My_UART_Rx|clk_cnt[17] ; fp32_uart_rx:My_UART_Rx|clk_cnt[31] ; CLK_I        ; CLK_I       ; 1.000        ; -0.539     ; 4.724      ;
; -4.238 ; fp32_uart_rx:My_UART_Rx|clk_cnt[17] ; fp32_uart_rx:My_UART_Rx|clk_cnt[12] ; CLK_I        ; CLK_I       ; 1.000        ; -0.550     ; 4.690      ;
; -4.238 ; fp32_uart_rx:My_UART_Rx|clk_cnt[17] ; fp32_uart_rx:My_UART_Rx|clk_cnt[1]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.550     ; 4.690      ;
; -4.238 ; fp32_uart_rx:My_UART_Rx|clk_cnt[17] ; fp32_uart_rx:My_UART_Rx|clk_cnt[2]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.550     ; 4.690      ;
; -4.238 ; fp32_uart_rx:My_UART_Rx|clk_cnt[17] ; fp32_uart_rx:My_UART_Rx|clk_cnt[3]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.550     ; 4.690      ;
; -4.238 ; fp32_uart_rx:My_UART_Rx|clk_cnt[17] ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.550     ; 4.690      ;
; -4.238 ; fp32_uart_rx:My_UART_Rx|clk_cnt[17] ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.550     ; 4.690      ;
; -4.238 ; fp32_uart_rx:My_UART_Rx|clk_cnt[17] ; fp32_uart_rx:My_UART_Rx|clk_cnt[6]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.550     ; 4.690      ;
; -4.238 ; fp32_uart_rx:My_UART_Rx|clk_cnt[17] ; fp32_uart_rx:My_UART_Rx|clk_cnt[7]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.550     ; 4.690      ;
; -4.238 ; fp32_uart_rx:My_UART_Rx|clk_cnt[17] ; fp32_uart_rx:My_UART_Rx|clk_cnt[10] ; CLK_I        ; CLK_I       ; 1.000        ; -0.550     ; 4.690      ;
; -4.238 ; fp32_uart_rx:My_UART_Rx|clk_cnt[17] ; fp32_uart_rx:My_UART_Rx|clk_cnt[13] ; CLK_I        ; CLK_I       ; 1.000        ; -0.550     ; 4.690      ;
; -4.238 ; fp32_uart_rx:My_UART_Rx|clk_cnt[17] ; fp32_uart_rx:My_UART_Rx|clk_cnt[14] ; CLK_I        ; CLK_I       ; 1.000        ; -0.550     ; 4.690      ;
; -4.228 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[30] ; CLK_I        ; CLK_I       ; 1.000        ; -0.061     ; 5.169      ;
; -4.228 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[16] ; CLK_I        ; CLK_I       ; 1.000        ; -0.061     ; 5.169      ;
; -4.228 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[19] ; CLK_I        ; CLK_I       ; 1.000        ; -0.061     ; 5.169      ;
; -4.228 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[20] ; CLK_I        ; CLK_I       ; 1.000        ; -0.061     ; 5.169      ;
; -4.228 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[21] ; CLK_I        ; CLK_I       ; 1.000        ; -0.061     ; 5.169      ;
; -4.228 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[22] ; CLK_I        ; CLK_I       ; 1.000        ; -0.061     ; 5.169      ;
; -4.228 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[23] ; CLK_I        ; CLK_I       ; 1.000        ; -0.061     ; 5.169      ;
; -4.228 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[24] ; CLK_I        ; CLK_I       ; 1.000        ; -0.061     ; 5.169      ;
; -4.228 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[25] ; CLK_I        ; CLK_I       ; 1.000        ; -0.061     ; 5.169      ;
; -4.228 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[26] ; CLK_I        ; CLK_I       ; 1.000        ; -0.061     ; 5.169      ;
; -4.228 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[31] ; CLK_I        ; CLK_I       ; 1.000        ; -0.061     ; 5.169      ;
; -4.205 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[12] ; CLK_I        ; CLK_I       ; 1.000        ; -0.072     ; 5.135      ;
; -4.205 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[1]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.072     ; 5.135      ;
; -4.205 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[2]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.072     ; 5.135      ;
; -4.205 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[3]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.072     ; 5.135      ;
; -4.205 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.072     ; 5.135      ;
; -4.205 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.072     ; 5.135      ;
; -4.205 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[6]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.072     ; 5.135      ;
; -4.205 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[7]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.072     ; 5.135      ;
; -4.205 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[10] ; CLK_I        ; CLK_I       ; 1.000        ; -0.072     ; 5.135      ;
; -4.205 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[13] ; CLK_I        ; CLK_I       ; 1.000        ; -0.072     ; 5.135      ;
; -4.205 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[14] ; CLK_I        ; CLK_I       ; 1.000        ; -0.072     ; 5.135      ;
; -4.176 ; fp32_uart_rx:My_UART_Rx|clk_cnt[28] ; fp32_uart_rx:My_UART_Rx|clk_cnt[30] ; CLK_I        ; CLK_I       ; 1.000        ; -0.539     ; 4.639      ;
; -4.176 ; fp32_uart_rx:My_UART_Rx|clk_cnt[28] ; fp32_uart_rx:My_UART_Rx|clk_cnt[16] ; CLK_I        ; CLK_I       ; 1.000        ; -0.539     ; 4.639      ;
; -4.176 ; fp32_uart_rx:My_UART_Rx|clk_cnt[28] ; fp32_uart_rx:My_UART_Rx|clk_cnt[19] ; CLK_I        ; CLK_I       ; 1.000        ; -0.539     ; 4.639      ;
; -4.176 ; fp32_uart_rx:My_UART_Rx|clk_cnt[28] ; fp32_uart_rx:My_UART_Rx|clk_cnt[20] ; CLK_I        ; CLK_I       ; 1.000        ; -0.539     ; 4.639      ;
; -4.176 ; fp32_uart_rx:My_UART_Rx|clk_cnt[28] ; fp32_uart_rx:My_UART_Rx|clk_cnt[21] ; CLK_I        ; CLK_I       ; 1.000        ; -0.539     ; 4.639      ;
; -4.176 ; fp32_uart_rx:My_UART_Rx|clk_cnt[28] ; fp32_uart_rx:My_UART_Rx|clk_cnt[22] ; CLK_I        ; CLK_I       ; 1.000        ; -0.539     ; 4.639      ;
; -4.176 ; fp32_uart_rx:My_UART_Rx|clk_cnt[28] ; fp32_uart_rx:My_UART_Rx|clk_cnt[23] ; CLK_I        ; CLK_I       ; 1.000        ; -0.539     ; 4.639      ;
; -4.176 ; fp32_uart_rx:My_UART_Rx|clk_cnt[28] ; fp32_uart_rx:My_UART_Rx|clk_cnt[24] ; CLK_I        ; CLK_I       ; 1.000        ; -0.539     ; 4.639      ;
; -4.176 ; fp32_uart_rx:My_UART_Rx|clk_cnt[28] ; fp32_uart_rx:My_UART_Rx|clk_cnt[25] ; CLK_I        ; CLK_I       ; 1.000        ; -0.539     ; 4.639      ;
; -4.176 ; fp32_uart_rx:My_UART_Rx|clk_cnt[28] ; fp32_uart_rx:My_UART_Rx|clk_cnt[26] ; CLK_I        ; CLK_I       ; 1.000        ; -0.539     ; 4.639      ;
; -4.176 ; fp32_uart_rx:My_UART_Rx|clk_cnt[28] ; fp32_uart_rx:My_UART_Rx|clk_cnt[31] ; CLK_I        ; CLK_I       ; 1.000        ; -0.539     ; 4.639      ;
; -4.166 ; fp32_uart_rx:My_UART_Rx|clk_cnt[8]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[30] ; CLK_I        ; CLK_I       ; 1.000        ; -0.533     ; 4.635      ;
; -4.166 ; fp32_uart_rx:My_UART_Rx|clk_cnt[8]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[16] ; CLK_I        ; CLK_I       ; 1.000        ; -0.533     ; 4.635      ;
; -4.166 ; fp32_uart_rx:My_UART_Rx|clk_cnt[8]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[19] ; CLK_I        ; CLK_I       ; 1.000        ; -0.533     ; 4.635      ;
; -4.166 ; fp32_uart_rx:My_UART_Rx|clk_cnt[8]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[20] ; CLK_I        ; CLK_I       ; 1.000        ; -0.533     ; 4.635      ;
; -4.166 ; fp32_uart_rx:My_UART_Rx|clk_cnt[8]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[21] ; CLK_I        ; CLK_I       ; 1.000        ; -0.533     ; 4.635      ;
; -4.166 ; fp32_uart_rx:My_UART_Rx|clk_cnt[8]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[22] ; CLK_I        ; CLK_I       ; 1.000        ; -0.533     ; 4.635      ;
; -4.166 ; fp32_uart_rx:My_UART_Rx|clk_cnt[8]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[23] ; CLK_I        ; CLK_I       ; 1.000        ; -0.533     ; 4.635      ;
; -4.166 ; fp32_uart_rx:My_UART_Rx|clk_cnt[8]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[24] ; CLK_I        ; CLK_I       ; 1.000        ; -0.533     ; 4.635      ;
; -4.166 ; fp32_uart_rx:My_UART_Rx|clk_cnt[8]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[25] ; CLK_I        ; CLK_I       ; 1.000        ; -0.533     ; 4.635      ;
; -4.166 ; fp32_uart_rx:My_UART_Rx|clk_cnt[8]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[26] ; CLK_I        ; CLK_I       ; 1.000        ; -0.533     ; 4.635      ;
; -4.166 ; fp32_uart_rx:My_UART_Rx|clk_cnt[8]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[31] ; CLK_I        ; CLK_I       ; 1.000        ; -0.533     ; 4.635      ;
; -4.160 ; fp32_uart_rx:My_UART_Rx|clk_cnt[21] ; fp32_uart_rx:My_UART_Rx|clk_cnt[30] ; CLK_I        ; CLK_I       ; 1.000        ; -0.073     ; 5.089      ;
; -4.160 ; fp32_uart_rx:My_UART_Rx|clk_cnt[21] ; fp32_uart_rx:My_UART_Rx|clk_cnt[16] ; CLK_I        ; CLK_I       ; 1.000        ; -0.073     ; 5.089      ;
; -4.160 ; fp32_uart_rx:My_UART_Rx|clk_cnt[21] ; fp32_uart_rx:My_UART_Rx|clk_cnt[19] ; CLK_I        ; CLK_I       ; 1.000        ; -0.073     ; 5.089      ;
; -4.160 ; fp32_uart_rx:My_UART_Rx|clk_cnt[21] ; fp32_uart_rx:My_UART_Rx|clk_cnt[20] ; CLK_I        ; CLK_I       ; 1.000        ; -0.073     ; 5.089      ;
; -4.160 ; fp32_uart_rx:My_UART_Rx|clk_cnt[21] ; fp32_uart_rx:My_UART_Rx|clk_cnt[21] ; CLK_I        ; CLK_I       ; 1.000        ; -0.073     ; 5.089      ;
; -4.160 ; fp32_uart_rx:My_UART_Rx|clk_cnt[21] ; fp32_uart_rx:My_UART_Rx|clk_cnt[22] ; CLK_I        ; CLK_I       ; 1.000        ; -0.073     ; 5.089      ;
; -4.160 ; fp32_uart_rx:My_UART_Rx|clk_cnt[21] ; fp32_uart_rx:My_UART_Rx|clk_cnt[23] ; CLK_I        ; CLK_I       ; 1.000        ; -0.073     ; 5.089      ;
; -4.160 ; fp32_uart_rx:My_UART_Rx|clk_cnt[21] ; fp32_uart_rx:My_UART_Rx|clk_cnt[24] ; CLK_I        ; CLK_I       ; 1.000        ; -0.073     ; 5.089      ;
; -4.160 ; fp32_uart_rx:My_UART_Rx|clk_cnt[21] ; fp32_uart_rx:My_UART_Rx|clk_cnt[25] ; CLK_I        ; CLK_I       ; 1.000        ; -0.073     ; 5.089      ;
; -4.160 ; fp32_uart_rx:My_UART_Rx|clk_cnt[21] ; fp32_uart_rx:My_UART_Rx|clk_cnt[26] ; CLK_I        ; CLK_I       ; 1.000        ; -0.073     ; 5.089      ;
; -4.160 ; fp32_uart_rx:My_UART_Rx|clk_cnt[21] ; fp32_uart_rx:My_UART_Rx|clk_cnt[31] ; CLK_I        ; CLK_I       ; 1.000        ; -0.073     ; 5.089      ;
; -4.153 ; fp32_uart_rx:My_UART_Rx|clk_cnt[28] ; fp32_uart_rx:My_UART_Rx|clk_cnt[12] ; CLK_I        ; CLK_I       ; 1.000        ; -0.550     ; 4.605      ;
; -4.153 ; fp32_uart_rx:My_UART_Rx|clk_cnt[28] ; fp32_uart_rx:My_UART_Rx|clk_cnt[1]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.550     ; 4.605      ;
; -4.153 ; fp32_uart_rx:My_UART_Rx|clk_cnt[28] ; fp32_uart_rx:My_UART_Rx|clk_cnt[2]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.550     ; 4.605      ;
; -4.153 ; fp32_uart_rx:My_UART_Rx|clk_cnt[28] ; fp32_uart_rx:My_UART_Rx|clk_cnt[3]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.550     ; 4.605      ;
; -4.153 ; fp32_uart_rx:My_UART_Rx|clk_cnt[28] ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.550     ; 4.605      ;
; -4.153 ; fp32_uart_rx:My_UART_Rx|clk_cnt[28] ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.550     ; 4.605      ;
; -4.153 ; fp32_uart_rx:My_UART_Rx|clk_cnt[28] ; fp32_uart_rx:My_UART_Rx|clk_cnt[6]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.550     ; 4.605      ;
; -4.153 ; fp32_uart_rx:My_UART_Rx|clk_cnt[28] ; fp32_uart_rx:My_UART_Rx|clk_cnt[7]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.550     ; 4.605      ;
; -4.153 ; fp32_uart_rx:My_UART_Rx|clk_cnt[28] ; fp32_uart_rx:My_UART_Rx|clk_cnt[10] ; CLK_I        ; CLK_I       ; 1.000        ; -0.550     ; 4.605      ;
; -4.153 ; fp32_uart_rx:My_UART_Rx|clk_cnt[28] ; fp32_uart_rx:My_UART_Rx|clk_cnt[13] ; CLK_I        ; CLK_I       ; 1.000        ; -0.550     ; 4.605      ;
; -4.153 ; fp32_uart_rx:My_UART_Rx|clk_cnt[28] ; fp32_uart_rx:My_UART_Rx|clk_cnt[14] ; CLK_I        ; CLK_I       ; 1.000        ; -0.550     ; 4.605      ;
; -4.146 ; fp32_uart_rx:My_UART_Rx|clk_cnt[29] ; fp32_uart_rx:My_UART_Rx|clk_cnt[30] ; CLK_I        ; CLK_I       ; 1.000        ; -0.539     ; 4.609      ;
; -4.146 ; fp32_uart_rx:My_UART_Rx|clk_cnt[29] ; fp32_uart_rx:My_UART_Rx|clk_cnt[16] ; CLK_I        ; CLK_I       ; 1.000        ; -0.539     ; 4.609      ;
; -4.146 ; fp32_uart_rx:My_UART_Rx|clk_cnt[29] ; fp32_uart_rx:My_UART_Rx|clk_cnt[19] ; CLK_I        ; CLK_I       ; 1.000        ; -0.539     ; 4.609      ;
; -4.146 ; fp32_uart_rx:My_UART_Rx|clk_cnt[29] ; fp32_uart_rx:My_UART_Rx|clk_cnt[20] ; CLK_I        ; CLK_I       ; 1.000        ; -0.539     ; 4.609      ;
; -4.146 ; fp32_uart_rx:My_UART_Rx|clk_cnt[29] ; fp32_uart_rx:My_UART_Rx|clk_cnt[21] ; CLK_I        ; CLK_I       ; 1.000        ; -0.539     ; 4.609      ;
; -4.146 ; fp32_uart_rx:My_UART_Rx|clk_cnt[29] ; fp32_uart_rx:My_UART_Rx|clk_cnt[22] ; CLK_I        ; CLK_I       ; 1.000        ; -0.539     ; 4.609      ;
; -4.146 ; fp32_uart_rx:My_UART_Rx|clk_cnt[29] ; fp32_uart_rx:My_UART_Rx|clk_cnt[23] ; CLK_I        ; CLK_I       ; 1.000        ; -0.539     ; 4.609      ;
; -4.146 ; fp32_uart_rx:My_UART_Rx|clk_cnt[29] ; fp32_uart_rx:My_UART_Rx|clk_cnt[24] ; CLK_I        ; CLK_I       ; 1.000        ; -0.539     ; 4.609      ;
; -4.146 ; fp32_uart_rx:My_UART_Rx|clk_cnt[29] ; fp32_uart_rx:My_UART_Rx|clk_cnt[25] ; CLK_I        ; CLK_I       ; 1.000        ; -0.539     ; 4.609      ;
; -4.146 ; fp32_uart_rx:My_UART_Rx|clk_cnt[29] ; fp32_uart_rx:My_UART_Rx|clk_cnt[26] ; CLK_I        ; CLK_I       ; 1.000        ; -0.539     ; 4.609      ;
; -4.146 ; fp32_uart_rx:My_UART_Rx|clk_cnt[29] ; fp32_uart_rx:My_UART_Rx|clk_cnt[31] ; CLK_I        ; CLK_I       ; 1.000        ; -0.539     ; 4.609      ;
; -4.143 ; fp32_uart_rx:My_UART_Rx|clk_cnt[8]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[12] ; CLK_I        ; CLK_I       ; 1.000        ; -0.544     ; 4.601      ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK_I'                                                                                                                                                  ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.383 ; fp32_uart_rx:My_UART_Rx|received_bit[0]           ; fp32_uart_rx:My_UART_Rx|received_bit[0]           ; CLK_I        ; CLK_I       ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; fp32_uart_rx:My_UART_Rx|received_bit[1]           ; fp32_uart_rx:My_UART_Rx|received_bit[1]           ; CLK_I        ; CLK_I       ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; fp32_uart_rx:My_UART_Rx|received_bit[2]           ; fp32_uart_rx:My_UART_Rx|received_bit[2]           ; CLK_I        ; CLK_I       ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; fp32_uart_rx:My_UART_Rx|received_bit[3]           ; fp32_uart_rx:My_UART_Rx|received_bit[3]           ; CLK_I        ; CLK_I       ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; fp32_uart_rx:My_UART_Rx|received_bit[4]           ; fp32_uart_rx:My_UART_Rx|received_bit[4]           ; CLK_I        ; CLK_I       ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; fp32_uart_rx:My_UART_Rx|received_bit[5]           ; fp32_uart_rx:My_UART_Rx|received_bit[5]           ; CLK_I        ; CLK_I       ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; fp32_uart_rx:My_UART_Rx|received_bit[6]           ; fp32_uart_rx:My_UART_Rx|received_bit[6]           ; CLK_I        ; CLK_I       ; 0.000        ; 0.091      ; 0.669      ;
; 0.401 ; fp32_uart_rx:My_UART_Rx|rx_state.START            ; fp32_uart_rx:My_UART_Rx|rx_state.START            ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; fp32_uart_tx_96:My_UART_Tx_96|tx_data[12]         ; fp32_uart_tx_96:My_UART_Tx_96|tx_data[12]         ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.START0_ST  ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.START0_ST  ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_IDLE        ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_IDLE        ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_STOP        ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_STOP        ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fp32_uart_rx:My_UART_Rx|rx_state.STOP             ; fp32_uart_rx:My_UART_Rx|rx_state.STOP             ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.669      ;
; 0.437 ; fp32_uart_rx:My_UART_Rx|received_byte[6]          ; fp32_uart_rx:My_UART_Rx|received_byte[6]          ; CLK_I        ; CLK_I       ; 0.000        ; 0.091      ; 0.723      ;
; 0.470 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D56_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D57_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D54_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D55_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D14_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D15_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.737      ;
; 0.471 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D92_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D93_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D91_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D92_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D90_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D91_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D86_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D87_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D82_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D83_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D75_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D76_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D61_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D62_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D60_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D61_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D57_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D58_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.START6_ST  ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D48_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D45_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D46_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D43_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D44_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D38_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D39_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.START4_ST  ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D32_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D20_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D21_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.START2_ST  ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D16_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D11_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D12_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_STOP        ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_MORE        ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D93_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D94_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D87_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.STOP10_ST  ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D77_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D78_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.START9_ST  ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D72_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D71_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.STOP8_ST   ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D62_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D63_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.START5_ST  ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D40_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D36_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D37_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.START3_ST  ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D24_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D22_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D23_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D7_ST      ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.STOP0_ST   ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.739      ;
; 0.473 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D89_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D90_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.740      ;
; 0.473 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.START11_ST ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D88_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.740      ;
; 0.473 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D76_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D77_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.740      ;
; 0.473 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D34_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D35_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.740      ;
; 0.473 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.START1_ST  ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D8_ST      ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.740      ;
; 0.476 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D35_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D36_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.743      ;
; 0.477 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.IDLE6_ST   ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.START6_ST  ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.744      ;
; 0.478 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.IDLE9_ST   ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.START9_ST  ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.STOP6_ST   ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.IDLE7_ST   ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.STOP2_ST   ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.IDLE3_ST   ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.IDLE1_ST   ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.START1_ST  ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.745      ;
; 0.479 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D59_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D60_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.IDLE3_ST   ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.START3_ST  ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D13_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D14_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.746      ;
; 0.491 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.IDLE11_ST  ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.START11_ST ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.758      ;
; 0.491 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D49_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D50_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.759      ;
; 0.492 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D40_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D41_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.759      ;
; 0.493 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D21_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D22_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.760      ;
; 0.493 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.IDLE2_ST   ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.START2_ST  ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.760      ;
; 0.560 ; fp32_uart_rx:My_UART_Rx|clk_cnt[7]                ; fp32_uart_rx:My_UART_Rx|clk_cnt[8]                ; CLK_I        ; CLK_I       ; 0.000        ; 0.544      ; 1.299      ;
; 0.561 ; fp32_uart_rx:My_UART_Rx|clk_cnt[16]               ; fp32_uart_rx:My_UART_Rx|clk_cnt[17]               ; CLK_I        ; CLK_I       ; 0.000        ; 0.539      ; 1.295      ;
; 0.563 ; fp32_uart_rx:My_UART_Rx|clk_cnt[26]               ; fp32_uart_rx:My_UART_Rx|clk_cnt[27]               ; CLK_I        ; CLK_I       ; 0.000        ; 0.539      ; 1.297      ;
; 0.565 ; fp32_uart_tx_96:My_UART_Tx_96|clk_cnt[16]         ; fp32_uart_tx_96:My_UART_Tx_96|clk_cnt[17]         ; CLK_I        ; CLK_I       ; 0.000        ; 0.535      ; 1.295      ;
; 0.565 ; fp32_uart_tx_96:My_UART_Tx_96|clk_cnt[29]         ; fp32_uart_tx_96:My_UART_Tx_96|clk_cnt[30]         ; CLK_I        ; CLK_I       ; 0.000        ; 0.535      ; 1.295      ;
; 0.570 ; fp32_uart_tx_96:My_UART_Tx_96|clk_cnt[23]         ; fp32_uart_tx_96:My_UART_Tx_96|clk_cnt[24]         ; CLK_I        ; CLK_I       ; 0.000        ; 0.535      ; 1.300      ;
; 0.579 ; fp32_uart_rx:My_UART_Rx|clk_cnt[26]               ; fp32_uart_rx:My_UART_Rx|clk_cnt[28]               ; CLK_I        ; CLK_I       ; 0.000        ; 0.539      ; 1.313      ;
; 0.579 ; fp32_uart_tx_96:My_UART_Tx_96|clk_cnt[22]         ; fp32_uart_tx_96:My_UART_Tx_96|clk_cnt[24]         ; CLK_I        ; CLK_I       ; 0.000        ; 0.535      ; 1.309      ;
; 0.581 ; fp32_uart_tx_96:My_UART_Tx_96|clk_cnt[16]         ; fp32_uart_tx_96:My_UART_Tx_96|clk_cnt[18]         ; CLK_I        ; CLK_I       ; 0.000        ; 0.535      ; 1.311      ;
; 0.583 ; fp32_uart_tx_96:My_UART_Tx_96|clk_cnt[28]         ; fp32_uart_tx_96:My_UART_Tx_96|clk_cnt[30]         ; CLK_I        ; CLK_I       ; 0.000        ; 0.535      ; 1.313      ;
; 0.591 ; fp32_uart_rx:My_UART_Rx|clk_cnt[6]                ; fp32_uart_rx:My_UART_Rx|clk_cnt[8]                ; CLK_I        ; CLK_I       ; 0.000        ; 0.544      ; 1.330      ;
; 0.597 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D64_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D65_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.091      ; 0.883      ;
; 0.598 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D67_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D68_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.865      ;
; 0.598 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D52_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D53_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.STOP5_ST   ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.IDLE6_ST   ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.865      ;
; 0.599 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D81_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D82_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.866      ;
; 0.599 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D58_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D59_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.866      ;
; 0.599 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D19_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D20_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.866      ;
; 0.599 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D18_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D19_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.866      ;
; 0.599 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D9_ST      ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D10_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.866      ;
; 0.599 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D5_ST      ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D6_ST      ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.866      ;
; 0.599 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D2_ST      ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D3_ST      ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.866      ;
; 0.600 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D41_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D42_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.867      ;
; 0.600 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.STOP3_ST   ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.IDLE4_ST   ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.867      ;
; 0.600 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D29_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D30_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.867      ;
; 0.600 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D23_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.STOP2_ST   ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.867      ;
; 0.602 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D4_ST      ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D5_ST      ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.869      ;
; 0.606 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.IDLE5_ST   ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.START5_ST  ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.873      ;
; 0.607 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D12_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D13_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.874      ;
; 0.608 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.STOP8_ST   ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.IDLE9_ST   ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.875      ;
; 0.608 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D66_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D67_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.875      ;
; 0.608 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D17_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D18_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.876      ;
; 0.609 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D85_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D86_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.876      ;
; 0.609 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D53_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D54_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.877      ;
; 0.609 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D44_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D45_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.877      ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; CLK_I ; -1.372 ; -230.229          ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK_I ; 0.179 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; CLK_I ; -3.000 ; -239.121                        ;
+-------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK_I'                                                                                                                      ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.372 ; fp32_uart_rx:My_UART_Rx|clk_cnt[17] ; fp32_uart_rx:My_UART_Rx|clk_cnt[30] ; CLK_I        ; CLK_I       ; 1.000        ; -0.236     ; 2.123      ;
; -1.372 ; fp32_uart_rx:My_UART_Rx|clk_cnt[17] ; fp32_uart_rx:My_UART_Rx|clk_cnt[16] ; CLK_I        ; CLK_I       ; 1.000        ; -0.236     ; 2.123      ;
; -1.372 ; fp32_uart_rx:My_UART_Rx|clk_cnt[17] ; fp32_uart_rx:My_UART_Rx|clk_cnt[19] ; CLK_I        ; CLK_I       ; 1.000        ; -0.236     ; 2.123      ;
; -1.372 ; fp32_uart_rx:My_UART_Rx|clk_cnt[17] ; fp32_uart_rx:My_UART_Rx|clk_cnt[20] ; CLK_I        ; CLK_I       ; 1.000        ; -0.236     ; 2.123      ;
; -1.372 ; fp32_uart_rx:My_UART_Rx|clk_cnt[17] ; fp32_uart_rx:My_UART_Rx|clk_cnt[21] ; CLK_I        ; CLK_I       ; 1.000        ; -0.236     ; 2.123      ;
; -1.372 ; fp32_uart_rx:My_UART_Rx|clk_cnt[17] ; fp32_uart_rx:My_UART_Rx|clk_cnt[22] ; CLK_I        ; CLK_I       ; 1.000        ; -0.236     ; 2.123      ;
; -1.372 ; fp32_uart_rx:My_UART_Rx|clk_cnt[17] ; fp32_uart_rx:My_UART_Rx|clk_cnt[23] ; CLK_I        ; CLK_I       ; 1.000        ; -0.236     ; 2.123      ;
; -1.372 ; fp32_uart_rx:My_UART_Rx|clk_cnt[17] ; fp32_uart_rx:My_UART_Rx|clk_cnt[24] ; CLK_I        ; CLK_I       ; 1.000        ; -0.236     ; 2.123      ;
; -1.372 ; fp32_uart_rx:My_UART_Rx|clk_cnt[17] ; fp32_uart_rx:My_UART_Rx|clk_cnt[25] ; CLK_I        ; CLK_I       ; 1.000        ; -0.236     ; 2.123      ;
; -1.372 ; fp32_uart_rx:My_UART_Rx|clk_cnt[17] ; fp32_uart_rx:My_UART_Rx|clk_cnt[26] ; CLK_I        ; CLK_I       ; 1.000        ; -0.236     ; 2.123      ;
; -1.372 ; fp32_uart_rx:My_UART_Rx|clk_cnt[17] ; fp32_uart_rx:My_UART_Rx|clk_cnt[31] ; CLK_I        ; CLK_I       ; 1.000        ; -0.236     ; 2.123      ;
; -1.361 ; fp32_uart_rx:My_UART_Rx|clk_cnt[17] ; fp32_uart_rx:My_UART_Rx|clk_cnt[12] ; CLK_I        ; CLK_I       ; 1.000        ; -0.243     ; 2.105      ;
; -1.361 ; fp32_uart_rx:My_UART_Rx|clk_cnt[17] ; fp32_uart_rx:My_UART_Rx|clk_cnt[1]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.243     ; 2.105      ;
; -1.361 ; fp32_uart_rx:My_UART_Rx|clk_cnt[17] ; fp32_uart_rx:My_UART_Rx|clk_cnt[2]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.243     ; 2.105      ;
; -1.361 ; fp32_uart_rx:My_UART_Rx|clk_cnt[17] ; fp32_uart_rx:My_UART_Rx|clk_cnt[3]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.243     ; 2.105      ;
; -1.361 ; fp32_uart_rx:My_UART_Rx|clk_cnt[17] ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.243     ; 2.105      ;
; -1.361 ; fp32_uart_rx:My_UART_Rx|clk_cnt[17] ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.243     ; 2.105      ;
; -1.361 ; fp32_uart_rx:My_UART_Rx|clk_cnt[17] ; fp32_uart_rx:My_UART_Rx|clk_cnt[6]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.243     ; 2.105      ;
; -1.361 ; fp32_uart_rx:My_UART_Rx|clk_cnt[17] ; fp32_uart_rx:My_UART_Rx|clk_cnt[7]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.243     ; 2.105      ;
; -1.361 ; fp32_uart_rx:My_UART_Rx|clk_cnt[17] ; fp32_uart_rx:My_UART_Rx|clk_cnt[10] ; CLK_I        ; CLK_I       ; 1.000        ; -0.243     ; 2.105      ;
; -1.361 ; fp32_uart_rx:My_UART_Rx|clk_cnt[17] ; fp32_uart_rx:My_UART_Rx|clk_cnt[13] ; CLK_I        ; CLK_I       ; 1.000        ; -0.243     ; 2.105      ;
; -1.361 ; fp32_uart_rx:My_UART_Rx|clk_cnt[17] ; fp32_uart_rx:My_UART_Rx|clk_cnt[14] ; CLK_I        ; CLK_I       ; 1.000        ; -0.243     ; 2.105      ;
; -1.348 ; fp32_uart_rx:My_UART_Rx|clk_cnt[3]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[30] ; CLK_I        ; CLK_I       ; 1.000        ; -0.030     ; 2.305      ;
; -1.348 ; fp32_uart_rx:My_UART_Rx|clk_cnt[3]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[16] ; CLK_I        ; CLK_I       ; 1.000        ; -0.030     ; 2.305      ;
; -1.348 ; fp32_uart_rx:My_UART_Rx|clk_cnt[3]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[19] ; CLK_I        ; CLK_I       ; 1.000        ; -0.030     ; 2.305      ;
; -1.348 ; fp32_uart_rx:My_UART_Rx|clk_cnt[3]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[20] ; CLK_I        ; CLK_I       ; 1.000        ; -0.030     ; 2.305      ;
; -1.348 ; fp32_uart_rx:My_UART_Rx|clk_cnt[3]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[21] ; CLK_I        ; CLK_I       ; 1.000        ; -0.030     ; 2.305      ;
; -1.348 ; fp32_uart_rx:My_UART_Rx|clk_cnt[3]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[22] ; CLK_I        ; CLK_I       ; 1.000        ; -0.030     ; 2.305      ;
; -1.348 ; fp32_uart_rx:My_UART_Rx|clk_cnt[3]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[23] ; CLK_I        ; CLK_I       ; 1.000        ; -0.030     ; 2.305      ;
; -1.348 ; fp32_uart_rx:My_UART_Rx|clk_cnt[3]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[24] ; CLK_I        ; CLK_I       ; 1.000        ; -0.030     ; 2.305      ;
; -1.348 ; fp32_uart_rx:My_UART_Rx|clk_cnt[3]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[25] ; CLK_I        ; CLK_I       ; 1.000        ; -0.030     ; 2.305      ;
; -1.348 ; fp32_uart_rx:My_UART_Rx|clk_cnt[3]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[26] ; CLK_I        ; CLK_I       ; 1.000        ; -0.030     ; 2.305      ;
; -1.348 ; fp32_uart_rx:My_UART_Rx|clk_cnt[3]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[31] ; CLK_I        ; CLK_I       ; 1.000        ; -0.030     ; 2.305      ;
; -1.337 ; fp32_uart_rx:My_UART_Rx|clk_cnt[3]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[12] ; CLK_I        ; CLK_I       ; 1.000        ; -0.037     ; 2.287      ;
; -1.337 ; fp32_uart_rx:My_UART_Rx|clk_cnt[3]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[1]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.037     ; 2.287      ;
; -1.337 ; fp32_uart_rx:My_UART_Rx|clk_cnt[3]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[2]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.037     ; 2.287      ;
; -1.337 ; fp32_uart_rx:My_UART_Rx|clk_cnt[3]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[3]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.037     ; 2.287      ;
; -1.337 ; fp32_uart_rx:My_UART_Rx|clk_cnt[3]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.037     ; 2.287      ;
; -1.337 ; fp32_uart_rx:My_UART_Rx|clk_cnt[3]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.037     ; 2.287      ;
; -1.337 ; fp32_uart_rx:My_UART_Rx|clk_cnt[3]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[6]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.037     ; 2.287      ;
; -1.337 ; fp32_uart_rx:My_UART_Rx|clk_cnt[3]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[7]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.037     ; 2.287      ;
; -1.337 ; fp32_uart_rx:My_UART_Rx|clk_cnt[3]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[10] ; CLK_I        ; CLK_I       ; 1.000        ; -0.037     ; 2.287      ;
; -1.337 ; fp32_uart_rx:My_UART_Rx|clk_cnt[3]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[13] ; CLK_I        ; CLK_I       ; 1.000        ; -0.037     ; 2.287      ;
; -1.337 ; fp32_uart_rx:My_UART_Rx|clk_cnt[3]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[14] ; CLK_I        ; CLK_I       ; 1.000        ; -0.037     ; 2.287      ;
; -1.325 ; fp32_uart_rx:My_UART_Rx|clk_cnt[21] ; fp32_uart_rx:My_UART_Rx|clk_cnt[30] ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.276      ;
; -1.325 ; fp32_uart_rx:My_UART_Rx|clk_cnt[21] ; fp32_uart_rx:My_UART_Rx|clk_cnt[16] ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.276      ;
; -1.325 ; fp32_uart_rx:My_UART_Rx|clk_cnt[21] ; fp32_uart_rx:My_UART_Rx|clk_cnt[19] ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.276      ;
; -1.325 ; fp32_uart_rx:My_UART_Rx|clk_cnt[21] ; fp32_uart_rx:My_UART_Rx|clk_cnt[20] ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.276      ;
; -1.325 ; fp32_uart_rx:My_UART_Rx|clk_cnt[21] ; fp32_uart_rx:My_UART_Rx|clk_cnt[21] ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.276      ;
; -1.325 ; fp32_uart_rx:My_UART_Rx|clk_cnt[21] ; fp32_uart_rx:My_UART_Rx|clk_cnt[22] ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.276      ;
; -1.325 ; fp32_uart_rx:My_UART_Rx|clk_cnt[21] ; fp32_uart_rx:My_UART_Rx|clk_cnt[23] ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.276      ;
; -1.325 ; fp32_uart_rx:My_UART_Rx|clk_cnt[21] ; fp32_uart_rx:My_UART_Rx|clk_cnt[24] ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.276      ;
; -1.325 ; fp32_uart_rx:My_UART_Rx|clk_cnt[21] ; fp32_uart_rx:My_UART_Rx|clk_cnt[25] ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.276      ;
; -1.325 ; fp32_uart_rx:My_UART_Rx|clk_cnt[21] ; fp32_uart_rx:My_UART_Rx|clk_cnt[26] ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.276      ;
; -1.325 ; fp32_uart_rx:My_UART_Rx|clk_cnt[21] ; fp32_uart_rx:My_UART_Rx|clk_cnt[31] ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.276      ;
; -1.325 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[30] ; CLK_I        ; CLK_I       ; 1.000        ; -0.030     ; 2.282      ;
; -1.325 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[16] ; CLK_I        ; CLK_I       ; 1.000        ; -0.030     ; 2.282      ;
; -1.325 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[19] ; CLK_I        ; CLK_I       ; 1.000        ; -0.030     ; 2.282      ;
; -1.325 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[20] ; CLK_I        ; CLK_I       ; 1.000        ; -0.030     ; 2.282      ;
; -1.325 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[21] ; CLK_I        ; CLK_I       ; 1.000        ; -0.030     ; 2.282      ;
; -1.325 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[22] ; CLK_I        ; CLK_I       ; 1.000        ; -0.030     ; 2.282      ;
; -1.325 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[23] ; CLK_I        ; CLK_I       ; 1.000        ; -0.030     ; 2.282      ;
; -1.325 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[24] ; CLK_I        ; CLK_I       ; 1.000        ; -0.030     ; 2.282      ;
; -1.325 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[25] ; CLK_I        ; CLK_I       ; 1.000        ; -0.030     ; 2.282      ;
; -1.325 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[26] ; CLK_I        ; CLK_I       ; 1.000        ; -0.030     ; 2.282      ;
; -1.325 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[31] ; CLK_I        ; CLK_I       ; 1.000        ; -0.030     ; 2.282      ;
; -1.324 ; fp32_uart_rx:My_UART_Rx|clk_cnt[28] ; fp32_uart_rx:My_UART_Rx|clk_cnt[30] ; CLK_I        ; CLK_I       ; 1.000        ; -0.236     ; 2.075      ;
; -1.324 ; fp32_uart_rx:My_UART_Rx|clk_cnt[28] ; fp32_uart_rx:My_UART_Rx|clk_cnt[16] ; CLK_I        ; CLK_I       ; 1.000        ; -0.236     ; 2.075      ;
; -1.324 ; fp32_uart_rx:My_UART_Rx|clk_cnt[28] ; fp32_uart_rx:My_UART_Rx|clk_cnt[19] ; CLK_I        ; CLK_I       ; 1.000        ; -0.236     ; 2.075      ;
; -1.324 ; fp32_uart_rx:My_UART_Rx|clk_cnt[28] ; fp32_uart_rx:My_UART_Rx|clk_cnt[20] ; CLK_I        ; CLK_I       ; 1.000        ; -0.236     ; 2.075      ;
; -1.324 ; fp32_uart_rx:My_UART_Rx|clk_cnt[28] ; fp32_uart_rx:My_UART_Rx|clk_cnt[21] ; CLK_I        ; CLK_I       ; 1.000        ; -0.236     ; 2.075      ;
; -1.324 ; fp32_uart_rx:My_UART_Rx|clk_cnt[28] ; fp32_uart_rx:My_UART_Rx|clk_cnt[22] ; CLK_I        ; CLK_I       ; 1.000        ; -0.236     ; 2.075      ;
; -1.324 ; fp32_uart_rx:My_UART_Rx|clk_cnt[28] ; fp32_uart_rx:My_UART_Rx|clk_cnt[23] ; CLK_I        ; CLK_I       ; 1.000        ; -0.236     ; 2.075      ;
; -1.324 ; fp32_uart_rx:My_UART_Rx|clk_cnt[28] ; fp32_uart_rx:My_UART_Rx|clk_cnt[24] ; CLK_I        ; CLK_I       ; 1.000        ; -0.236     ; 2.075      ;
; -1.324 ; fp32_uart_rx:My_UART_Rx|clk_cnt[28] ; fp32_uart_rx:My_UART_Rx|clk_cnt[25] ; CLK_I        ; CLK_I       ; 1.000        ; -0.236     ; 2.075      ;
; -1.324 ; fp32_uart_rx:My_UART_Rx|clk_cnt[28] ; fp32_uart_rx:My_UART_Rx|clk_cnt[26] ; CLK_I        ; CLK_I       ; 1.000        ; -0.236     ; 2.075      ;
; -1.324 ; fp32_uart_rx:My_UART_Rx|clk_cnt[28] ; fp32_uart_rx:My_UART_Rx|clk_cnt[31] ; CLK_I        ; CLK_I       ; 1.000        ; -0.236     ; 2.075      ;
; -1.318 ; fp32_uart_rx:My_UART_Rx|clk_cnt[22] ; fp32_uart_rx:My_UART_Rx|clk_cnt[30] ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.269      ;
; -1.318 ; fp32_uart_rx:My_UART_Rx|clk_cnt[22] ; fp32_uart_rx:My_UART_Rx|clk_cnt[16] ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.269      ;
; -1.318 ; fp32_uart_rx:My_UART_Rx|clk_cnt[22] ; fp32_uart_rx:My_UART_Rx|clk_cnt[19] ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.269      ;
; -1.318 ; fp32_uart_rx:My_UART_Rx|clk_cnt[22] ; fp32_uart_rx:My_UART_Rx|clk_cnt[20] ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.269      ;
; -1.318 ; fp32_uart_rx:My_UART_Rx|clk_cnt[22] ; fp32_uart_rx:My_UART_Rx|clk_cnt[21] ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.269      ;
; -1.318 ; fp32_uart_rx:My_UART_Rx|clk_cnt[22] ; fp32_uart_rx:My_UART_Rx|clk_cnt[22] ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.269      ;
; -1.318 ; fp32_uart_rx:My_UART_Rx|clk_cnt[22] ; fp32_uart_rx:My_UART_Rx|clk_cnt[23] ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.269      ;
; -1.318 ; fp32_uart_rx:My_UART_Rx|clk_cnt[22] ; fp32_uart_rx:My_UART_Rx|clk_cnt[24] ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.269      ;
; -1.318 ; fp32_uart_rx:My_UART_Rx|clk_cnt[22] ; fp32_uart_rx:My_UART_Rx|clk_cnt[25] ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.269      ;
; -1.318 ; fp32_uart_rx:My_UART_Rx|clk_cnt[22] ; fp32_uart_rx:My_UART_Rx|clk_cnt[26] ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.269      ;
; -1.318 ; fp32_uart_rx:My_UART_Rx|clk_cnt[22] ; fp32_uart_rx:My_UART_Rx|clk_cnt[31] ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.269      ;
; -1.317 ; fp32_uart_rx:My_UART_Rx|clk_cnt[19] ; fp32_uart_rx:My_UART_Rx|clk_cnt[30] ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.268      ;
; -1.317 ; fp32_uart_rx:My_UART_Rx|clk_cnt[19] ; fp32_uart_rx:My_UART_Rx|clk_cnt[16] ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.268      ;
; -1.317 ; fp32_uart_rx:My_UART_Rx|clk_cnt[19] ; fp32_uart_rx:My_UART_Rx|clk_cnt[19] ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.268      ;
; -1.317 ; fp32_uart_rx:My_UART_Rx|clk_cnt[19] ; fp32_uart_rx:My_UART_Rx|clk_cnt[20] ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.268      ;
; -1.317 ; fp32_uart_rx:My_UART_Rx|clk_cnt[19] ; fp32_uart_rx:My_UART_Rx|clk_cnt[21] ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.268      ;
; -1.317 ; fp32_uart_rx:My_UART_Rx|clk_cnt[19] ; fp32_uart_rx:My_UART_Rx|clk_cnt[22] ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.268      ;
; -1.317 ; fp32_uart_rx:My_UART_Rx|clk_cnt[19] ; fp32_uart_rx:My_UART_Rx|clk_cnt[23] ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.268      ;
; -1.317 ; fp32_uart_rx:My_UART_Rx|clk_cnt[19] ; fp32_uart_rx:My_UART_Rx|clk_cnt[24] ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.268      ;
; -1.317 ; fp32_uart_rx:My_UART_Rx|clk_cnt[19] ; fp32_uart_rx:My_UART_Rx|clk_cnt[25] ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.268      ;
; -1.317 ; fp32_uart_rx:My_UART_Rx|clk_cnt[19] ; fp32_uart_rx:My_UART_Rx|clk_cnt[26] ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.268      ;
; -1.317 ; fp32_uart_rx:My_UART_Rx|clk_cnt[19] ; fp32_uart_rx:My_UART_Rx|clk_cnt[31] ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.268      ;
; -1.316 ; fp32_uart_rx:My_UART_Rx|clk_cnt[8]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[30] ; CLK_I        ; CLK_I       ; 1.000        ; -0.230     ; 2.073      ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK_I'                                                                                                                                                  ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.179 ; fp32_uart_rx:My_UART_Rx|received_bit[0]           ; fp32_uart_rx:My_UART_Rx|received_bit[0]           ; CLK_I        ; CLK_I       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; fp32_uart_rx:My_UART_Rx|received_bit[1]           ; fp32_uart_rx:My_UART_Rx|received_bit[1]           ; CLK_I        ; CLK_I       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; fp32_uart_rx:My_UART_Rx|received_bit[2]           ; fp32_uart_rx:My_UART_Rx|received_bit[2]           ; CLK_I        ; CLK_I       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; fp32_uart_rx:My_UART_Rx|received_bit[3]           ; fp32_uart_rx:My_UART_Rx|received_bit[3]           ; CLK_I        ; CLK_I       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; fp32_uart_rx:My_UART_Rx|received_bit[4]           ; fp32_uart_rx:My_UART_Rx|received_bit[4]           ; CLK_I        ; CLK_I       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; fp32_uart_rx:My_UART_Rx|received_bit[5]           ; fp32_uart_rx:My_UART_Rx|received_bit[5]           ; CLK_I        ; CLK_I       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; fp32_uart_rx:My_UART_Rx|received_bit[6]           ; fp32_uart_rx:My_UART_Rx|received_bit[6]           ; CLK_I        ; CLK_I       ; 0.000        ; 0.044      ; 0.307      ;
; 0.187 ; fp32_uart_tx_96:My_UART_Tx_96|tx_data[12]         ; fp32_uart_tx_96:My_UART_Tx_96|tx_data[12]         ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.START0_ST  ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.START0_ST  ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_IDLE        ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_IDLE        ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fp32_uart_rx:My_UART_Rx|rx_state.START            ; fp32_uart_rx:My_UART_Rx|rx_state.START            ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_STOP        ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_STOP        ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fp32_uart_rx:My_UART_Rx|rx_state.STOP             ; fp32_uart_rx:My_UART_Rx|rx_state.STOP             ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.307      ;
; 0.190 ; fp32_uart_rx:My_UART_Rx|received_byte[6]          ; fp32_uart_rx:My_UART_Rx|received_byte[6]          ; CLK_I        ; CLK_I       ; 0.000        ; 0.044      ; 0.318      ;
; 0.193 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.START6_ST  ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D48_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.START5_ST  ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D40_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.START4_ST  ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D32_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D92_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D93_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D91_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D92_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D90_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D91_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D86_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D87_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D82_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D83_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D75_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D76_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D61_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D62_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D60_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D61_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D57_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D58_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D56_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D57_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D54_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D55_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D38_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D39_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D20_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D21_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.START2_ST  ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D16_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D14_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D15_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D11_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D12_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_STOP        ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_MORE        ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D93_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D94_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D87_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.STOP10_ST  ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D77_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D78_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.START9_ST  ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D72_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D71_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.STOP8_ST   ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D45_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D46_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D43_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D44_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D36_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D37_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.START3_ST  ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D24_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D22_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D23_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D7_ST      ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.STOP0_ST   ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D89_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D90_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.START11_ST ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D88_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D62_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D63_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D34_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D35_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.START1_ST  ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D8_ST      ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D76_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D77_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.STOP6_ST   ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.IDLE7_ST   ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.IDLE6_ST   ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.START6_ST  ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D35_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D36_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.IDLE9_ST   ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.START9_ST  ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.IDLE3_ST   ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.START3_ST  ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.STOP2_ST   ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.IDLE3_ST   ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.IDLE1_ST   ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.START1_ST  ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D13_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D14_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D59_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D60_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.320      ;
; 0.204 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.IDLE11_ST  ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.START11_ST ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.324      ;
; 0.204 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D40_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D41_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D49_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D50_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.IDLE2_ST   ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.START2_ST  ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D21_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D22_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.326      ;
; 0.251 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.STOP5_ST   ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.IDLE6_ST   ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.372      ;
; 0.252 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D67_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D68_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.372      ;
; 0.252 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D64_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D65_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.045      ; 0.381      ;
; 0.253 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D81_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D82_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D58_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D59_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D52_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D53_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D41_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D42_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D19_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D20_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D18_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D19_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D9_ST      ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D10_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D5_ST      ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D6_ST      ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D2_ST      ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D3_ST      ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; fp32_uart_rx:My_UART_Rx|clk_cnt[7]                ; fp32_uart_rx:My_UART_Rx|clk_cnt[8]                ; CLK_I        ; CLK_I       ; 0.000        ; 0.237      ; 0.574      ;
; 0.254 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.STOP3_ST   ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.IDLE4_ST   ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D29_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D30_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.374      ;
; 0.255 ; fp32_uart_tx_96:My_UART_Tx_96|clk_cnt[29]         ; fp32_uart_tx_96:My_UART_Tx_96|clk_cnt[30]         ; CLK_I        ; CLK_I       ; 0.000        ; 0.235      ; 0.574      ;
; 0.255 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D23_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.STOP2_ST   ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.375      ;
; 0.256 ; fp32_uart_tx_96:My_UART_Tx_96|clk_cnt[23]         ; fp32_uart_tx_96:My_UART_Tx_96|clk_cnt[24]         ; CLK_I        ; CLK_I       ; 0.000        ; 0.235      ; 0.575      ;
; 0.256 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.IDLE5_ST   ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.START5_ST  ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.377      ;
; 0.256 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D4_ST      ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D5_ST      ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.376      ;
; 0.258 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D26_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D27_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.045      ; 0.387      ;
; 0.259 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.STOP8_ST   ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.IDLE9_ST   ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.379      ;
; 0.259 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D66_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D67_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.379      ;
; 0.259 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D12_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D13_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.379      ;
; 0.260 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D85_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D86_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.380      ;
; 0.260 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.STOP9_ST   ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.IDLE10_ST  ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.380      ;
; 0.260 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D53_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D54_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.380      ;
; 0.260 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D44_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D45_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.380      ;
; 0.260 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D10_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D11_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.380      ;
; 0.261 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D83_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D84_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.381      ;
; 0.261 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D39_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.STOP4_ST   ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.381      ;
; 0.262 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.STOP4_ST   ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.IDLE5_ST   ; CLK_I        ; CLK_I       ; 0.000        ; 0.044      ; 0.390      ;
; 0.262 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D17_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D18_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.382      ;
; 0.262 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D0_ST      ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D1_ST      ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.382      ;
; 0.263 ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D84_ST     ; fp32_uart_tx_96:My_UART_Tx_96|tx_state.D85_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.383      ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -4.668   ; 0.179 ; N/A      ; N/A     ; -3.000              ;
;  CLK_I           ; -4.668   ; 0.179 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -834.225 ; 0.0   ; 0.0      ; 0.0     ; -331.627            ;
;  CLK_I           ; -834.225 ; 0.000 ; N/A      ; N/A     ; -331.627            ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; TX_DATA_O     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLK_I                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RSTL_I                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; UART_RX_I               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TX_DATA_O     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TX_DATA_O     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TX_DATA_O     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK_I      ; CLK_I    ; 11049    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK_I      ; CLK_I    ; 11049    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 257   ; 257  ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 67    ; 67   ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; CLK_I  ; CLK_I ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; RSTL_I     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_RX_I  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; TX_DATA_O   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; RSTL_I     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_RX_I  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; TX_DATA_O   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue Oct 18 02:29:30 2022
Info: Command: quartus_sta rx_96_tx -c rx_96_tx
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'rx_96_tx.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK_I CLK_I
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.668
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.668            -834.225 CLK_I 
Info (332146): Worst-case hold slack is 0.434
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.434               0.000 CLK_I 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -331.627 CLK_I 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.261
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.261            -762.629 CLK_I 
Info (332146): Worst-case hold slack is 0.383
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.383               0.000 CLK_I 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -331.627 CLK_I 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.372
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.372            -230.229 CLK_I 
Info (332146): Worst-case hold slack is 0.179
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.179               0.000 CLK_I 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -239.121 CLK_I 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4852 megabytes
    Info: Processing ended: Tue Oct 18 02:29:31 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


