INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/younas/Documents/Vivado/BRAM_instantiation/BRAM_instantiation.srcs/sources_1/new/bram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/younas/Documents/Vivado/BRAM_instantiation/BRAM_instantiation.srcs/sim_1/new/tb_bram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_bram
