/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [6:0] _00_;
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [8:0] celloutsig_0_12z;
  wire [27:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [13:0] celloutsig_0_17z;
  wire [7:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_30z;
  wire celloutsig_0_34z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire [5:0] celloutsig_0_5z;
  wire [7:0] celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  wire [8:0] celloutsig_0_8z;
  wire [17:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [2:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = in_data[182] ? in_data[183] : in_data[102];
  assign celloutsig_1_8z = celloutsig_1_5z ? celloutsig_1_6z[3] : in_data[150];
  assign celloutsig_1_19z = celloutsig_1_4z ? celloutsig_1_10z : celloutsig_1_18z;
  assign celloutsig_0_22z = celloutsig_0_19z ? celloutsig_0_7z[2] : celloutsig_0_12z[5];
  assign celloutsig_0_34z = ~(celloutsig_0_12z[6] | celloutsig_0_3z);
  assign celloutsig_0_38z = ~(celloutsig_0_34z | celloutsig_0_1z);
  assign celloutsig_1_3z = ~(celloutsig_1_0z | in_data[188]);
  assign celloutsig_1_9z = ~(celloutsig_1_2z | celloutsig_1_8z);
  assign celloutsig_1_18z = ~(celloutsig_1_15z[2] | celloutsig_1_0z);
  assign celloutsig_0_19z = ~(celloutsig_0_18z[7] | celloutsig_0_7z[1]);
  assign celloutsig_1_11z = ~celloutsig_1_4z;
  assign celloutsig_0_23z = ~celloutsig_0_10z;
  assign celloutsig_1_4z = ~((celloutsig_1_3z | celloutsig_1_3z) & (in_data[167] | in_data[142]));
  assign celloutsig_0_50z = celloutsig_0_21z | celloutsig_0_3z;
  assign celloutsig_1_12z = celloutsig_1_3z | celloutsig_1_5z;
  assign celloutsig_0_1z = in_data[49] | celloutsig_0_0z[1];
  assign celloutsig_0_21z = in_data[22] | celloutsig_0_0z[0];
  assign celloutsig_0_2z = in_data[77] | in_data[93];
  assign celloutsig_1_15z = { celloutsig_1_7z[5], celloutsig_1_0z, celloutsig_1_9z } + { in_data[117], celloutsig_1_0z, celloutsig_1_14z };
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _00_ <= 7'h00;
    else _00_ <= { celloutsig_0_12z[5:0], celloutsig_0_2z };
  assign celloutsig_0_0z = in_data[85:83] & in_data[36:34];
  assign celloutsig_0_6z = { in_data[68:62], celloutsig_0_3z } & { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_9z = { in_data[76:62], celloutsig_0_0z } & { celloutsig_0_6z[5], celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_17z = celloutsig_0_13z[25:12] & { in_data[40:31], celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_1z };
  assign celloutsig_1_10z = { celloutsig_1_7z[5:4], celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_8z } > { in_data[138:132], celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_0z };
  assign celloutsig_0_15z = { in_data[94:79], celloutsig_0_3z } > { celloutsig_0_13z[13:0], celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_6z = { in_data[154], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_5z } % { 1'h1, in_data[121], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_12z = { in_data[46:44], celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_1z } % { 1'h1, celloutsig_0_8z[7:0] };
  assign celloutsig_0_51z = { celloutsig_0_7z[6:2], celloutsig_0_29z, celloutsig_0_38z, celloutsig_0_14z, celloutsig_0_41z } != { celloutsig_0_17z[12:8], celloutsig_0_30z };
  assign celloutsig_0_5z = - { celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_1_7z = - in_data[115:109];
  assign celloutsig_0_10z = celloutsig_0_6z !== { in_data[10:4], celloutsig_0_2z };
  assign celloutsig_1_2z = & { celloutsig_1_0z, in_data[140:136] };
  assign celloutsig_0_14z = ~^ { celloutsig_0_9z[6:3], celloutsig_0_10z };
  assign celloutsig_0_3z = ^ { in_data[69:65], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_41z = ^ { in_data[39:38], celloutsig_0_2z, _00_ };
  assign celloutsig_1_14z = ^ { celloutsig_1_6z[3:2], celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_11z };
  assign celloutsig_0_7z = { celloutsig_0_5z[4:1], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z } >> { celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_13z = { celloutsig_0_9z[11:0], celloutsig_0_6z, celloutsig_0_6z } >> { in_data[93:79], celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_8z };
  assign celloutsig_0_18z = celloutsig_0_13z[25:18] >> celloutsig_0_13z[15:8];
  assign celloutsig_0_8z = { in_data[19:15], celloutsig_0_0z, celloutsig_0_3z } - { in_data[88:87], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_30z = celloutsig_0_6z[5:2] - celloutsig_0_13z[3:0];
  assign celloutsig_0_11z = ~((celloutsig_0_5z[4] & celloutsig_0_3z) | celloutsig_0_6z[1]);
  assign celloutsig_1_5z = ~((celloutsig_1_4z & celloutsig_1_0z) | (celloutsig_1_0z & celloutsig_1_4z));
  assign celloutsig_0_29z = ~((celloutsig_0_12z[0] & celloutsig_0_22z) | (celloutsig_0_23z & celloutsig_0_9z[5]));
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_50z, celloutsig_0_51z };
endmodule
