// Seed: 3584959973
module module_0 (
    input id_0,
    input id_1,
    output wire id_2,
    input id_3,
    input id_4,
    input logic id_5,
    input id_6,
    input id_7,
    output id_8,
    input id_9,
    input logic id_10
    , id_14,
    input id_11,
    output logic id_12,
    output logic id_13
);
  logic id_15;
  assign id_2[1] = 1'b0;
  assign id_15   = 1'b0;
endmodule
