[Project]
Current Flow=Generic
VCS=0
version=1
Current Config=compile

[Configurations]
compile=exemplu_fc

[Library]
exemplu_fc=.\exemplu_fc.LIB

[$LibMap$]
exemplu_fc=.
Active_lib=

[Settings]
FLOW_TYPE=HDL
LANGUAGE=VHDL
REFRESH_FLOW=1
FLOWTOOLS=NONE
FAMILY=

[Files]
/exemplu_fc.vhd=-1

[Files.Data]
.\src\exemplu_fc.vhd=VHDL Source Code

[HierarchyViewer]
SortInfo=u
HierarchyInformation=exemplu_fc|arhitectura_exemplu_fc|0   
ShowHide=ShowTopLevel
Selected=
