#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002620a4cdb20 .scope module, "Experiment2" "Experiment2" 2 51;
 .timescale 0 0;
v000002620a53f810_0 .net "NAND1", 0 0, L_000002620a4e7840;  1 drivers
v000002620a53f950_0 .net "NOR1", 0 0, L_000002620a4e7530;  1 drivers
v000002620a540960_0 .var "a", 0 0;
v000002620a540780_0 .var "b", 0 0;
v000002620a540a00_0 .net "negativeAND1", 0 0, L_000002620a4e6f80;  1 drivers
v000002620a540280_0 .net "negativeOR1", 0 0, L_000002620a4e70d0;  1 drivers
v000002620a540320_0 .net "oneBresult", 0 0, L_000002620a4e7290;  1 drivers
v000002620a5417c0_0 .net "twoAresult", 0 0, L_000002620a542190;  1 drivers
v000002620a540b40_0 .net "twoBresult", 0 0, L_000002620a542120;  1 drivers
S_000002620a4ce890 .scope module, "A1" "deMorgan" 2 59, 2 1 0, S_000002620a4cdb20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "NAND1";
    .port_info 3 /OUTPUT 1 "negativeOR1";
    .port_info 4 /OUTPUT 1 "NOR1";
    .port_info 5 /OUTPUT 1 "negativeAND1";
L_000002620a4e74c0 .functor NOT 1, v000002620a540960_0, C4<0>, C4<0>, C4<0>;
L_000002620a4e77d0 .functor NOT 1, v000002620a540780_0, C4<0>, C4<0>, C4<0>;
L_000002620a4e7840 .functor NAND 1, v000002620a540960_0, v000002620a540780_0, C4<1>, C4<1>;
L_000002620a4e70d0 .functor OR 1, L_000002620a4e74c0, L_000002620a4e77d0, C4<0>, C4<0>;
L_000002620a4e7530 .functor NOR 1, v000002620a540960_0, v000002620a540780_0, C4<0>, C4<0>;
L_000002620a4e6f80 .functor AND 1, L_000002620a4e74c0, L_000002620a4e77d0, C4<1>, C4<1>;
v000002620a4a3000_0 .net "NAND1", 0 0, L_000002620a4e7840;  alias, 1 drivers
v000002620a53f130_0 .net "NOR1", 0 0, L_000002620a4e7530;  alias, 1 drivers
v000002620a53f450_0 .net "a", 0 0, v000002620a540960_0;  1 drivers
v000002620a53ff90_0 .net "b", 0 0, v000002620a540780_0;  1 drivers
v000002620a53fe50_0 .net "negativeAND1", 0 0, L_000002620a4e6f80;  alias, 1 drivers
v000002620a53fd10_0 .net "negativeOR1", 0 0, L_000002620a4e70d0;  alias, 1 drivers
v000002620a53fa90_0 .net "notA", 0 0, L_000002620a4e74c0;  1 drivers
v000002620a53fc70_0 .net "notB", 0 0, L_000002620a4e77d0;  1 drivers
S_000002620a48d000 .scope module, "A2" "twoA" 2 61, 2 29 0, S_000002620a4cdb20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "x";
L_000002620a4e7300 .functor NOR 1, v000002620a540960_0, v000002620a540960_0, C4<0>, C4<0>;
L_000002620a4e73e0 .functor NOR 1, v000002620a540780_0, v000002620a540780_0, C4<0>, C4<0>;
L_000002620a542190 .functor NOR 1, L_000002620a4e7300, L_000002620a4e73e0, C4<0>, C4<0>;
v000002620a53fef0_0 .net "a", 0 0, v000002620a540960_0;  alias, 1 drivers
v000002620a53fdb0_0 .net "b", 0 0, v000002620a540780_0;  alias, 1 drivers
v000002620a53f3b0_0 .net "nor1", 0 0, L_000002620a4e7300;  1 drivers
v000002620a53f310_0 .net "nor2", 0 0, L_000002620a4e73e0;  1 drivers
v000002620a53f090_0 .net "x", 0 0, L_000002620a542190;  alias, 1 drivers
S_000002620a48d190 .scope module, "B1" "oneB" 2 60, 2 17 0, S_000002620a4cdb20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "x";
L_000002620a4e75a0 .functor NOT 1, v000002620a540960_0, C4<0>, C4<0>, C4<0>;
L_000002620a4e7140 .functor NOT 1, v000002620a540780_0, C4<0>, C4<0>, C4<0>;
L_000002620a4e7220 .functor OR 1, L_000002620a4e75a0, L_000002620a4e7140, C4<0>, C4<0>;
L_000002620a4e7290 .functor NOT 1, L_000002620a4e7220, C4<0>, C4<0>, C4<0>;
v000002620a53f8b0_0 .net "a", 0 0, v000002620a540960_0;  alias, 1 drivers
v000002620a53f9f0_0 .net "b", 0 0, v000002620a540780_0;  alias, 1 drivers
v000002620a53f4f0_0 .net "notA", 0 0, L_000002620a4e75a0;  1 drivers
v000002620a53f1d0_0 .net "notAOrnotB", 0 0, L_000002620a4e7220;  1 drivers
v000002620a53fb30_0 .net "notB", 0 0, L_000002620a4e7140;  1 drivers
v000002620a53f270_0 .net "x", 0 0, L_000002620a4e7290;  alias, 1 drivers
S_000002620a4d6aa0 .scope module, "B2" "twoB" 2 62, 2 40 0, S_000002620a4cdb20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "x";
L_000002620a5423c0 .functor NAND 1, v000002620a540960_0, v000002620a540960_0, C4<1>, C4<1>;
L_000002620a542430 .functor NAND 1, v000002620a540780_0, v000002620a540780_0, C4<1>, C4<1>;
L_000002620a542120 .functor NAND 1, L_000002620a5423c0, L_000002620a542430, C4<1>, C4<1>;
v000002620a53fbd0_0 .net "a", 0 0, v000002620a540960_0;  alias, 1 drivers
v000002620a53f590_0 .net "b", 0 0, v000002620a540780_0;  alias, 1 drivers
v000002620a53f630_0 .net "nand1", 0 0, L_000002620a5423c0;  1 drivers
v000002620a53f6d0_0 .net "nand2", 0 0, L_000002620a542430;  1 drivers
v000002620a53f770_0 .net "x", 0 0, L_000002620a542120;  alias, 1 drivers
    .scope S_000002620a4cdb20;
T_0 ;
    %vpi_call 2 66 "$dumpfile", "experiment2.vcd" {0 0 0};
    %vpi_call 2 67 "$dumpvars", 32'sb11111111111111111111111111111111, S_000002620a4ce890, S_000002620a48d190, S_000002620a48d000, S_000002620a4d6aa0 {0 0 0};
    %vpi_call 2 68 "$monitor", "%b", v000002620a53f810_0, v000002620a540280_0, v000002620a53f950_0, v000002620a540a00_0, v000002620a540320_0, v000002620a5417c0_0, v000002620a540b40_0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_000002620a4cdb20;
T_1 ;
    %delay 1, 0;
    %vpi_call 2 74 "$display", "DeMorgan's Law" {0 0 0};
    %delay 1, 0;
    %vpi_call 2 75 "$display", "~((a)(b))" {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002620a540960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002620a540780_0, 0, 1;
    %vpi_call 2 77 "$monitor", "a=%b, b=%b, n=%b", v000002620a540960_0, v000002620a540780_0, v000002620a53f810_0 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002620a540960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002620a540780_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002620a540960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002620a540780_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002620a540960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002620a540780_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 83 "$display", "(~a)+(~b)" {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002620a540960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002620a540780_0, 0, 1;
    %vpi_call 2 85 "$monitor", "a=%b, b=%b, n=%b", v000002620a540960_0, v000002620a540780_0, v000002620a540280_0 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002620a540960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002620a540780_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002620a540960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002620a540780_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002620a540960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002620a540780_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v000002620a53f810_0;
    %load/vec4 v000002620a540280_0;
    %cmp/e;
    %jmp/0xz  T_1.0, 4;
    %vpi_call 2 90 "$display", "Therefore, ~((a)(b)) == (~a)+(~b)\012" {0 0 0};
    %jmp T_1.1;
T_1.0 ;
    %vpi_call 2 92 "$display", "Therefore, ~((a)(b)) != (~a)+(~b)\012" {0 0 0};
T_1.1 ;
    %delay 1, 0;
    %vpi_call 2 95 "$display", "~(a+b)" {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002620a540960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002620a540780_0, 0, 1;
    %vpi_call 2 97 "$monitor", "a=%b, b=%b, n=%b", v000002620a540960_0, v000002620a540780_0, v000002620a53f950_0 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002620a540960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002620a540780_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002620a540960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002620a540780_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002620a540960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002620a540780_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 102 "$display", "(~a)(~b)" {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002620a540960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002620a540780_0, 0, 1;
    %vpi_call 2 104 "$monitor", "a=%b, b=%b, n=%b", v000002620a540960_0, v000002620a540780_0, v000002620a540a00_0 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002620a540960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002620a540780_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002620a540960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002620a540780_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002620a540960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002620a540780_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v000002620a53f950_0;
    %load/vec4 v000002620a540a00_0;
    %cmp/e;
    %jmp/0xz  T_1.2, 4;
    %vpi_call 2 109 "$display", "Therefore, ~(a+b) == (~a)(~b)\012" {0 0 0};
    %jmp T_1.3;
T_1.2 ;
    %vpi_call 2 111 "$display", "Therefore, ~(a+b) != (~a)(~b)\012" {0 0 0};
T_1.3 ;
    %delay 1, 0;
    %vpi_call 2 114 "$display", "part 1B" {0 0 0};
    %vpi_call 2 115 "$monitor", "a=%b, b=%b, n=%b", v000002620a540960_0, v000002620a540780_0, v000002620a540320_0 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002620a540960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002620a540780_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002620a540960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002620a540780_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002620a540960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002620a540780_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 119 "$display", "\012part 2A" {0 0 0};
    %vpi_call 2 120 "$monitor", "a=%b, b=%b, n=%b", v000002620a540960_0, v000002620a540780_0, v000002620a5417c0_0 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002620a540960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002620a540780_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002620a540960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002620a540780_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002620a540960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002620a540780_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 124 "$display", "\012part 2B" {0 0 0};
    %vpi_call 2 125 "$monitor", "a=%b, b=%b, n=%b", v000002620a540960_0, v000002620a540780_0, v000002620a540b40_0 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002620a540960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002620a540780_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002620a540960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002620a540780_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002620a540960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002620a540780_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 129 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "experiment2.v";
