
#
# CprE 381 Generated Quartus Settings File
#

set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE115F29C7
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 21.1.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "19:07:08  JANUARY 28, 2019"
set_global_assignment -name LAST_QUARTUS_VERSION "21.1.1 Standard Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name TOP_LEVEL_ENTITY MIPS_Processor
set_global_assignment -name VHDL_INPUT_VERSION VHDL_2008
set_global_assignment -name VHDL_FILE "/home/dhiman/CPRE381/381_project/proj/src/MIPS_types.vhd"
set_global_assignment -name VHDL_FILE "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALUController.vhd"
set_global_assignment -name VHDL_FILE "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/ALU_full.vhd"
set_global_assignment -name VHDL_FILE "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/add_sub.vhd"
set_global_assignment -name VHDL_FILE "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/barrelShifter_32.vhd"
set_global_assignment -name VHDL_FILE "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/full_adder.vhd"
set_global_assignment -name VHDL_FILE "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/onescomp.vhd"
set_global_assignment -name VHDL_FILE "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/ripple_carry_adder.vhd"
set_global_assignment -name VHDL_FILE "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/ControlUnit.vhd"
set_global_assignment -name VHDL_FILE "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd"
set_global_assignment -name VHDL_FILE "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/MUXs/mux2t1_N.vhd"
set_global_assignment -name VHDL_FILE "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/MUXs/mux2t1_dataflow.vhd"
set_global_assignment -name VHDL_FILE "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/MUXs/mux4t1_N.vhd"
set_global_assignment -name VHDL_FILE "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/MUXs/mux8t1_N.vhd"
set_global_assignment -name VHDL_FILE "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/PC_reg.vhd"
set_global_assignment -name VHDL_FILE "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd"
set_global_assignment -name VHDL_FILE "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd"
set_global_assignment -name VHDL_FILE "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_IF_ID.vhd"
set_global_assignment -name VHDL_FILE "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd"
set_global_assignment -name VHDL_FILE "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/decoder_5t32.vhd"
set_global_assignment -name VHDL_FILE "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/dffg.vhd"
set_global_assignment -name VHDL_FILE "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/mux_32t1_n.vhd"
set_global_assignment -name VHDL_FILE "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/reg29_N.vhd"
set_global_assignment -name VHDL_FILE "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/regFile.vhd"
set_global_assignment -name VHDL_FILE "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/reg_N.vhd"
set_global_assignment -name VHDL_FILE "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/reg_N_bypass.vhd"
set_global_assignment -name VHDL_FILE "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/ShiftLeft2_N.vhd"
set_global_assignment -name VHDL_FILE "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/extender8t32.vhd"
set_global_assignment -name VHDL_FILE "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/extender_16to32.vhd"
set_global_assignment -name VHDL_FILE "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/forward_reg_EX.vhd"
set_global_assignment -name VHDL_FILE "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/forwarding_unit.vhd"
set_global_assignment -name VHDL_FILE "/home/dhiman/CPRE381/381_project/proj/src/TopLevel/mem.vhd"
