<html>
<head>
<meta charset="UTF-8">
<title>Vl-casestmt</title>
<link rel="stylesheet" type="text/css" href="../style.css"/>
</head>
<body>

<h3><a href="../index.html?topic=VL____VL-CASESTMT">Click for Vl-casestmt in the Full Manual</a></h3>

<p>Representation of case, casez, and casex statements.</p><p>This is a product type, introduced by <a href="FTY____DEFTAGSUM.html">deftagsum</a> in support of <a href="VL____VL-STMT.html">vl-stmt</a>.</p> 
<h5>Fields</h5> 
<dl>
<dt>test  <a href="VL____VL-EXPR.html">vl-expr</a>
</dt> 
<dd>The expression being tested.</dd> 
 
<dt>caselist  <a href="VL____VL-CASELIST.html">vl-caselist</a>
</dt> 
<dd>The match expressions and associated statements.</dd> 
 
<dt>default  <a href="VL____VL-STMT.html">vl-stmt</a>
</dt> 
<dd>The default statement, if provided.  This is optional in the 
                  Verilog and SystemVerilog syntax.  If it is omitted, our 
                  parser will put a null statement here.</dd> 
 
<dt>loc  <a href="VL____VL-LOCATION.html">vl-location</a>
</dt> 
 
<dt>casetype  <a href="VL____VL-CASETYPE-P.html">vl-casetype-p</a>
</dt> 
<dd>Basic case statement type: <span class="v">case</span>, <span class="v">casez</span>, or 
                  <span class="v">casex</span>.</dd> 
 
<dt>check  <a href="VL____VL-CASECHECK-P.html">vl-casecheck-p</a>
</dt> 
<dd>SystemVerilog violation checking specification: <span class="v">unique</span>, 
                  <span class="v">unique0</span>, <span class="v">priority</span>, or none.</dd> 
 
<dt>atts  <a href="VL____VL-ATTS.html">vl-atts</a>
</dt> 
<dd>Any <span class="tt">(* foo, bar = 1*)</span> style attributes associated 
                  with this statement.</dd> 
 
<dt>casekey  <a href="VL____VL-CASEKEY-P.html">vl-casekey-p</a>
</dt> 
<dd>Extra keyword: :inside, :matches, or none</dd> 
 
</dl><p>Case statements are discussed in the Verilog-2005 standard, 
            Section 9.5 (page 127), and in the SystemVerilog-2012 standard in 
            Section 12.5 (page 270).</p> 
 
            <p>We do not yet support some SystemVerilog extensions, in 
            particular:</p> 
 
            <ul> 
            <li><span class="v">case ... matches ...</span></li> 
            <li><span class="v">case ... inside ...</span></li> 
            </ul>
</body>
</html>
