module regfile32x64_tb;
reg clk;
reg write;
reg [4:0] wrAddr;
reg [63:0] wrData;
reg[4:0] rdAddrA, rdAddrB;

wire[64:0] rdDataA, rdDataB;

regfile4x16 uut (
	.write(write),
	.clk(clk),
	.wrAddr(wrAddr),
	.wrData(wrData),
	.rdAddrA(rdAddrA),
	.rdAddrB(rdAddrB),
	.rdDataA(rdDataA),
	.rdDataB(rdDataB));
	
initial clk = 0;
always #10 clk = !clk;