// Seed: 3277760071
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  output supply1 id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_8 = 1;
endmodule
module module_1 (
    output supply0 id_0,
    output uwire id_1,
    input tri id_2,
    output wire id_3,
    output wor id_4,
    input supply1 id_5,
    input tri1 id_6,
    input wor id_7
    , id_12,
    input tri1 id_8,
    input wor id_9
    , id_13,
    input uwire id_10
);
  logic id_14;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_14,
      id_12,
      id_14,
      id_14,
      id_12,
      id_12,
      id_13,
      id_12,
      id_14,
      id_14,
      id_12,
      id_13,
      id_12
  );
  assign id_3 = -1;
endmodule
