

================================================================
== Vivado HLS Report for 'single_conv_calculat'
================================================================
* Date:           Sun Dec  6 11:50:16 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lab2_fpga_lql
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a12ti-csg325-1L


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.470|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   43|   43|   43|   43|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |   42|   42|        14|          -|          -|     3|    no    |
        | + Loop 1.1  |   12|   12|         4|          -|          -|     3|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT | URAM|
+-----------------+---------+-------+-------+------+-----+
|DSP              |        -|      -|      -|     -|    -|
|Expression       |        -|      3|      0|   126|    -|
|FIFO             |        -|      -|      -|     -|    -|
|Instance         |        -|      -|      -|     -|    -|
|Memory           |        -|      -|      -|     -|    -|
|Multiplexer      |        -|      -|      -|    65|    -|
|Register         |        -|      -|    147|     -|    -|
+-----------------+---------+-------+-------+------+-----+
|Total            |        0|      3|    147|   191|    0|
+-----------------+---------+-------+-------+------+-----+
|Available        |       40|     40|  16000|  8000|    0|
+-----------------+---------+-------+-------+------+-----+
|Utilization (%)  |        0|      7|   ~0  |     2|    0|
+-----------------+---------+-------+-------+------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |mul_ln35_fu_143_p2   |     *    |      3|  0|  21|          32|          32|
    |add_ln35_fu_132_p2   |     +    |      0|  0|  15|           5|           5|
    |ans_fu_147_p2        |     +    |      0|  0|  39|          32|          32|
    |i_fu_88_p2           |     +    |      0|  0|  10|           2|           1|
    |j_fu_122_p2          |     +    |      0|  0|  10|           2|           1|
    |sub_ln35_fu_110_p2   |     -    |      0|  0|  15|           5|           5|
    |icmp_ln31_fu_82_p2   |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln33_fu_116_p2  |   icmp   |      0|  0|   8|           2|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      3|  0| 126|          82|          80|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ans_1_fu_22  |   9|          2|   32|         64|
    |ap_NS_fsm    |  38|          7|    1|          7|
    |i_0_reg_52   |   9|          2|    2|          4|
    |j_0_reg_63   |   9|          2|    2|          4|
    +-------------+----+-----------+-----+-----------+
    |Total        |  65|         13|   37|         79|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ans_1_fu_22            |  32|   0|   32|          0|
    |ap_CS_fsm              |   6|   0|    6|          0|
    |cal_conv_load_reg_195  |  32|   0|   32|          0|
    |i_0_reg_52             |   2|   0|    2|          0|
    |i_reg_167              |   2|   0|    2|          0|
    |j_0_reg_63             |   2|   0|    2|          0|
    |j_reg_180              |   2|   0|    2|          0|
    |kernel_load_reg_200    |  32|   0|   32|          0|
    |mul_ln35_reg_205       |  32|   0|   32|          0|
    |sub_ln35_reg_172       |   5|   0|    5|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 147|   0|  147|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------+-----+-----+------------+----------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | single_conv_calculat | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | single_conv_calculat | return value |
|ap_start           |  in |    1| ap_ctrl_hs | single_conv_calculat | return value |
|ap_done            | out |    1| ap_ctrl_hs | single_conv_calculat | return value |
|ap_idle            | out |    1| ap_ctrl_hs | single_conv_calculat | return value |
|ap_ready           | out |    1| ap_ctrl_hs | single_conv_calculat | return value |
|ap_return          | out |   32| ap_ctrl_hs | single_conv_calculat | return value |
|cal_conv_address0  | out |    4|  ap_memory |       cal_conv       |     array    |
|cal_conv_ce0       | out |    1|  ap_memory |       cal_conv       |     array    |
|cal_conv_q0        |  in |   32|  ap_memory |       cal_conv       |     array    |
|kernel_address0    | out |    4|  ap_memory |        kernel        |     array    |
|kernel_ce0         | out |    1|  ap_memory |        kernel        |     array    |
|kernel_q0          |  in |   32|  ap_memory |        kernel        |     array    |
+-------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ans_1 = alloca i32"   --->   Operation 7 'alloca' 'ans_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.66ns)   --->   "store i32 0, i32* %ans_1" [conv.cpp:31]   --->   Operation 8 'store' <Predicate = true> <Delay = 1.66>
ST_1 : Operation 9 [1/1] (1.66ns)   --->   "br label %.loopexit" [conv.cpp:31]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 1.77>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i_0 = phi i2 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 10 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.93ns)   --->   "%icmp_ln31 = icmp eq i2 %i_0, -1" [conv.cpp:31]   --->   Operation 11 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.58ns)   --->   "%i = add i2 %i_0, 1" [conv.cpp:31]   --->   Operation 13 'add' 'i' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %2, label %.preheader.preheader" [conv.cpp:31]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i2 %i_0 to i5" [conv.cpp:35]   --->   Operation 15 'zext' 'zext_ln35' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_0, i2 0)" [conv.cpp:35]   --->   Operation 16 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i4 %tmp to i5" [conv.cpp:35]   --->   Operation 17 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.77ns)   --->   "%sub_ln35 = sub i5 %zext_ln35_1, %zext_ln35" [conv.cpp:35]   --->   Operation 18 'sub' 'sub_ln35' <Predicate = (!icmp_ln31)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (1.66ns)   --->   "br label %.preheader" [conv.cpp:33]   --->   Operation 19 'br' <Predicate = (!icmp_ln31)> <Delay = 1.66>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%ans_1_load = load i32* %ans_1" [conv.cpp:38]   --->   Operation 20 'load' 'ans_1_load' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "ret i32 %ans_1_load" [conv.cpp:38]   --->   Operation 21 'ret' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.01>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%j_0 = phi i2 [ %j, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 22 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.93ns)   --->   "%icmp_ln33 = icmp eq i2 %j_0, -1" [conv.cpp:33]   --->   Operation 23 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 24 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.58ns)   --->   "%j = add i2 %j_0, 1" [conv.cpp:33]   --->   Operation 25 'add' 'j' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %icmp_ln33, label %.loopexit.loopexit, label %1" [conv.cpp:33]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i2 %j_0 to i5" [conv.cpp:35]   --->   Operation 27 'zext' 'zext_ln35_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.86ns)   --->   "%add_ln35 = add i5 %sub_ln35, %zext_ln35_2" [conv.cpp:35]   --->   Operation 28 'add' 'add_ln35' <Predicate = (!icmp_ln33)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln35 = sext i5 %add_ln35 to i64" [conv.cpp:35]   --->   Operation 29 'sext' 'sext_ln35' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%cal_conv_addr = getelementptr [9 x i32]* @cal_conv, i64 0, i64 %sext_ln35" [conv.cpp:35]   --->   Operation 30 'getelementptr' 'cal_conv_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr [9 x i32]* @kernel, i64 0, i64 %sext_ln35" [conv.cpp:35]   --->   Operation 31 'getelementptr' 'kernel_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 32 [2/2] (2.15ns)   --->   "%cal_conv_load = load i32* %cal_conv_addr, align 4" [conv.cpp:35]   --->   Operation 32 'load' 'cal_conv_load' <Predicate = (!icmp_ln33)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 33 [2/2] (2.15ns)   --->   "%kernel_load = load i32* %kernel_addr, align 4" [conv.cpp:35]   --->   Operation 33 'load' 'kernel_load' <Predicate = (!icmp_ln33)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 34 'br' <Predicate = (icmp_ln33)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 35 [1/2] (2.15ns)   --->   "%cal_conv_load = load i32* %cal_conv_addr, align 4" [conv.cpp:35]   --->   Operation 35 'load' 'cal_conv_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 36 [1/2] (2.15ns)   --->   "%kernel_load = load i32* %kernel_addr, align 4" [conv.cpp:35]   --->   Operation 36 'load' 'kernel_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 5 <SV = 4> <Delay = 8.47>
ST_5 : Operation 37 [1/1] (8.47ns)   --->   "%mul_ln35 = mul nsw i32 %kernel_load, %cal_conv_load" [conv.cpp:35]   --->   Operation 37 'mul' 'mul_ln35' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.36>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%ans_1_load_1 = load i32* %ans_1" [conv.cpp:35]   --->   Operation 38 'load' 'ans_1_load_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (2.70ns)   --->   "%ans = add nsw i32 %ans_1_load_1, %mul_ln35" [conv.cpp:35]   --->   Operation 39 'add' 'ans' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 40 [1/1] (1.66ns)   --->   "store i32 %ans, i32* %ans_1" [conv.cpp:33]   --->   Operation 40 'store' <Predicate = true> <Delay = 1.66>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "br label %.preheader" [conv.cpp:33]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cal_conv]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ans_1         (alloca           ) [ 0111111]
store_ln31    (store            ) [ 0000000]
br_ln31       (br               ) [ 0111111]
i_0           (phi              ) [ 0010000]
icmp_ln31     (icmp             ) [ 0011111]
empty         (speclooptripcount) [ 0000000]
i             (add              ) [ 0111111]
br_ln31       (br               ) [ 0000000]
zext_ln35     (zext             ) [ 0000000]
tmp           (bitconcatenate   ) [ 0000000]
zext_ln35_1   (zext             ) [ 0000000]
sub_ln35      (sub              ) [ 0001111]
br_ln33       (br               ) [ 0011111]
ans_1_load    (load             ) [ 0000000]
ret_ln38      (ret              ) [ 0000000]
j_0           (phi              ) [ 0001000]
icmp_ln33     (icmp             ) [ 0011111]
empty_18      (speclooptripcount) [ 0000000]
j             (add              ) [ 0011111]
br_ln33       (br               ) [ 0000000]
zext_ln35_2   (zext             ) [ 0000000]
add_ln35      (add              ) [ 0000000]
sext_ln35     (sext             ) [ 0000000]
cal_conv_addr (getelementptr    ) [ 0000100]
kernel_addr   (getelementptr    ) [ 0000100]
br_ln0        (br               ) [ 0111111]
cal_conv_load (load             ) [ 0000010]
kernel_load   (load             ) [ 0000010]
mul_ln35      (mul              ) [ 0000001]
ans_1_load_1  (load             ) [ 0000000]
ans           (add              ) [ 0000000]
store_ln33    (store            ) [ 0000000]
br_ln33       (br               ) [ 0011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cal_conv">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cal_conv"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="kernel">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1004" name="ans_1_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="1" slack="0"/>
<pin id="24" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ans_1/1 "/>
</bind>
</comp>

<comp id="26" class="1004" name="cal_conv_addr_gep_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="32" slack="0"/>
<pin id="28" dir="0" index="1" bw="1" slack="0"/>
<pin id="29" dir="0" index="2" bw="5" slack="0"/>
<pin id="30" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cal_conv_addr/3 "/>
</bind>
</comp>

<comp id="33" class="1004" name="kernel_addr_gep_fu_33">
<pin_list>
<pin id="34" dir="0" index="0" bw="32" slack="0"/>
<pin id="35" dir="0" index="1" bw="1" slack="0"/>
<pin id="36" dir="0" index="2" bw="5" slack="0"/>
<pin id="37" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr/3 "/>
</bind>
</comp>

<comp id="40" class="1004" name="grp_access_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="4" slack="0"/>
<pin id="42" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="43" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="44" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cal_conv_load/3 "/>
</bind>
</comp>

<comp id="46" class="1004" name="grp_access_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="4" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="49" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="50" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_load/3 "/>
</bind>
</comp>

<comp id="52" class="1005" name="i_0_reg_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="2" slack="1"/>
<pin id="54" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="56" class="1004" name="i_0_phi_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="1"/>
<pin id="58" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="59" dir="0" index="2" bw="2" slack="0"/>
<pin id="60" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="61" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="63" class="1005" name="j_0_reg_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="2" slack="1"/>
<pin id="65" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="67" class="1004" name="j_0_phi_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="2" slack="0"/>
<pin id="69" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="70" dir="0" index="2" bw="1" slack="1"/>
<pin id="71" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="72" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_load_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="1"/>
<pin id="76" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ans_1_load/2 ans_1_load_1/6 "/>
</bind>
</comp>

<comp id="77" class="1004" name="store_ln31_store_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="1" slack="0"/>
<pin id="79" dir="0" index="1" bw="32" slack="0"/>
<pin id="80" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="icmp_ln31_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="2" slack="0"/>
<pin id="84" dir="0" index="1" bw="2" slack="0"/>
<pin id="85" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="i_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="2" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="zext_ln35_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="2" slack="0"/>
<pin id="96" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="tmp_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="4" slack="0"/>
<pin id="100" dir="0" index="1" bw="2" slack="0"/>
<pin id="101" dir="0" index="2" bw="1" slack="0"/>
<pin id="102" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="zext_ln35_1_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="4" slack="0"/>
<pin id="108" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_1/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="sub_ln35_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="4" slack="0"/>
<pin id="112" dir="0" index="1" bw="2" slack="0"/>
<pin id="113" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln35/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="icmp_ln33_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="2" slack="0"/>
<pin id="118" dir="0" index="1" bw="2" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="j_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="2" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="zext_ln35_2_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="2" slack="0"/>
<pin id="130" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_2/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="add_ln35_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="5" slack="1"/>
<pin id="134" dir="0" index="1" bw="2" slack="0"/>
<pin id="135" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="sext_ln35_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="5" slack="0"/>
<pin id="139" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln35/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="mul_ln35_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="1"/>
<pin id="145" dir="0" index="1" bw="32" slack="1"/>
<pin id="146" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln35/5 "/>
</bind>
</comp>

<comp id="147" class="1004" name="ans_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="1"/>
<pin id="150" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ans/6 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln33_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="5"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/6 "/>
</bind>
</comp>

<comp id="157" class="1005" name="ans_1_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ans_1 "/>
</bind>
</comp>

<comp id="167" class="1005" name="i_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="2" slack="0"/>
<pin id="169" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="172" class="1005" name="sub_ln35_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="5" slack="1"/>
<pin id="174" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln35 "/>
</bind>
</comp>

<comp id="180" class="1005" name="j_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="2" slack="0"/>
<pin id="182" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="185" class="1005" name="cal_conv_addr_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="4" slack="1"/>
<pin id="187" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cal_conv_addr "/>
</bind>
</comp>

<comp id="190" class="1005" name="kernel_addr_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="4" slack="1"/>
<pin id="192" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr "/>
</bind>
</comp>

<comp id="195" class="1005" name="cal_conv_load_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="1"/>
<pin id="197" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cal_conv_load "/>
</bind>
</comp>

<comp id="200" class="1005" name="kernel_load_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="1"/>
<pin id="202" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_load "/>
</bind>
</comp>

<comp id="205" class="1005" name="mul_ln35_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="1"/>
<pin id="207" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln35 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="25"><net_src comp="4" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="31"><net_src comp="0" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="32"><net_src comp="20" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="38"><net_src comp="2" pin="0"/><net_sink comp="33" pin=0"/></net>

<net id="39"><net_src comp="20" pin="0"/><net_sink comp="33" pin=1"/></net>

<net id="45"><net_src comp="26" pin="3"/><net_sink comp="40" pin=0"/></net>

<net id="51"><net_src comp="33" pin="3"/><net_sink comp="46" pin=0"/></net>

<net id="55"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="62"><net_src comp="52" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="66"><net_src comp="8" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="73"><net_src comp="63" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="86"><net_src comp="56" pin="4"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="56" pin="4"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="16" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="97"><net_src comp="56" pin="4"/><net_sink comp="94" pin=0"/></net>

<net id="103"><net_src comp="18" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="56" pin="4"/><net_sink comp="98" pin=1"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="109"><net_src comp="98" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="106" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="94" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="67" pin="4"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="10" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="67" pin="4"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="16" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="131"><net_src comp="67" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="136"><net_src comp="128" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="140"><net_src comp="132" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="26" pin=2"/></net>

<net id="142"><net_src comp="137" pin="1"/><net_sink comp="33" pin=2"/></net>

<net id="151"><net_src comp="74" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="156"><net_src comp="147" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="22" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="77" pin=1"/></net>

<net id="162"><net_src comp="157" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="163"><net_src comp="157" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="170"><net_src comp="88" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="175"><net_src comp="110" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="183"><net_src comp="122" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="188"><net_src comp="26" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="40" pin=0"/></net>

<net id="193"><net_src comp="33" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="46" pin=0"/></net>

<net id="198"><net_src comp="40" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="203"><net_src comp="46" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="208"><net_src comp="143" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="147" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: cal_conv | {}
	Port: kernel | {}
 - Input state : 
	Port: single_conv_calculat : cal_conv | {3 4 }
	Port: single_conv_calculat : kernel | {3 4 }
  - Chain level:
	State 1
		store_ln31 : 1
	State 2
		icmp_ln31 : 1
		i : 1
		br_ln31 : 2
		zext_ln35 : 1
		tmp : 1
		zext_ln35_1 : 2
		sub_ln35 : 3
		ret_ln38 : 1
	State 3
		icmp_ln33 : 1
		j : 1
		br_ln33 : 2
		zext_ln35_2 : 1
		add_ln35 : 2
		sext_ln35 : 3
		cal_conv_addr : 4
		kernel_addr : 4
		cal_conv_load : 5
		kernel_load : 5
	State 4
	State 5
	State 6
		ans : 1
		store_ln33 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          |       i_fu_88      |    0    |    0    |    10   |
|    add   |      j_fu_122      |    0    |    0    |    10   |
|          |   add_ln35_fu_132  |    0    |    0    |    15   |
|          |     ans_fu_147     |    0    |    0    |    39   |
|----------|--------------------|---------|---------|---------|
|    mul   |   mul_ln35_fu_143  |    3    |    0    |    21   |
|----------|--------------------|---------|---------|---------|
|   icmp   |   icmp_ln31_fu_82  |    0    |    0    |    8    |
|          |  icmp_ln33_fu_116  |    0    |    0    |    8    |
|----------|--------------------|---------|---------|---------|
|    sub   |   sub_ln35_fu_110  |    0    |    0    |    13   |
|----------|--------------------|---------|---------|---------|
|          |   zext_ln35_fu_94  |    0    |    0    |    0    |
|   zext   | zext_ln35_1_fu_106 |    0    |    0    |    0    |
|          | zext_ln35_2_fu_128 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|bitconcatenate|      tmp_fu_98     |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   sext   |  sext_ln35_fu_137  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    3    |    0    |   124   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|    ans_1_reg_157    |   32   |
|cal_conv_addr_reg_185|    4   |
|cal_conv_load_reg_195|   32   |
|      i_0_reg_52     |    2   |
|      i_reg_167      |    2   |
|      j_0_reg_63     |    2   |
|      j_reg_180      |    2   |
| kernel_addr_reg_190 |    4   |
| kernel_load_reg_200 |   32   |
|   mul_ln35_reg_205  |   32   |
|   sub_ln35_reg_172  |    5   |
+---------------------+--------+
|        Total        |   149  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_40 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_46 |  p0  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   16   ||  3.328  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   124  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   149  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    3   |   149  |   142  |
+-----------+--------+--------+--------+--------+
