Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sun Mar 20 21:14:48 2022
| Host         : LAPTOP-HYJWPK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fls_timing_summary_routed.rpt -pb fls_timing_summary_routed.pb -rpx fls_timing_summary_routed.rpx -warn_on_violation
| Design       : fls
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.798        0.000                      0                   48        0.197        0.000                      0                   48        4.500        0.000                       0                    24  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.798        0.000                      0                   48        0.197        0.000                      0                   48        4.500        0.000                       0                    24  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.798ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.798ns  (required time - arrival time)
  Source:                 fn_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fn_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.169ns  (logic 1.651ns (52.094%)  route 1.518ns (47.906%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           2.025     3.506    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                                       net (fo=23, routed)          1.708     5.310    clk_IBUF_BUFG
                  SLICE_X0Y108         FDRE                                         r  fn_1_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  fn_1_reg[1]/Q
                                       net (fo=1, routed)           0.661     6.427    alu/_inferred__0/i__carry_1
    Routing       SLICE_X0Y108                                                      r  alu/i__carry_i_3/I1
    Routing       SLICE_X0Y108         LUT2 (Prop_lut2_I1_O)        0.124     6.551 r  alu/i__carry_i_3/O
                                       net (fo=1, routed)           0.000     6.551    alu/i__carry_i_3_n_0
    Routing       SLICE_X0Y108                                                      r  alu/_inferred__0/i__carry/S[1]
    Routing       SLICE_X0Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.550     7.101 r  alu/_inferred__0/i__carry/CO[3]
                                       net (fo=1, routed)           0.000     7.101    alu/_inferred__0/i__carry_n_0
    Routing       SLICE_X0Y109                                                      r  alu/_inferred__0/i__carry__0/CI
    Routing       SLICE_X0Y109         CARRY4 (Prop_carry4_CI_O[0])
                                                                    0.222     7.323 r  alu/_inferred__0/i__carry__0/O[0]
                                       net (fo=1, routed)           0.858     8.181    signal_edge/sum[4]
    Routing       SLICE_X1Y109                                                      r  signal_edge/fn[4]_i_1/I2
    Routing       SLICE_X1Y109         LUT6 (Prop_lut6_I2_O)        0.299     8.480 r  signal_edge/fn[4]_i_1/O
                                       net (fo=1, routed)           0.000     8.480    signal_edge_n_7
    Routing       SLICE_X1Y109         FDRE                                         r  fn_reg[4]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                   10.000    10.000 r  
                  E3                                                0.000    10.000 r  clk (IN)
                                       net (fo=0)                   0.000    10.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           1.920    13.331    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                                       net (fo=23, routed)          1.587    15.009    clk_IBUF_BUFG
                  SLICE_X1Y109         FDRE                                         r  fn_reg[4]/C
                                       clock pessimism              0.275    15.284    
                                       clock uncertainty           -0.035    15.249    
                  SLICE_X1Y109         FDRE (Setup_fdre_C_D)        0.029    15.278    fn_reg[4]
  ---------------------------------------------------------------------------------
                                       required time                         15.278    
                                       arrival time                          -8.480    
  ---------------------------------------------------------------------------------
                                       slack                                  6.798    

Slack (MET) :             7.127ns  (required time - arrival time)
  Source:                 fn_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fn_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.843ns  (logic 1.767ns (62.150%)  route 1.076ns (37.850%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           2.025     3.506    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                                       net (fo=23, routed)          1.708     5.310    clk_IBUF_BUFG
                  SLICE_X0Y108         FDRE                                         r  fn_1_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  fn_1_reg[1]/Q
                                       net (fo=1, routed)           0.661     6.427    alu/_inferred__0/i__carry_1
    Routing       SLICE_X0Y108                                                      r  alu/i__carry_i_3/I1
    Routing       SLICE_X0Y108         LUT2 (Prop_lut2_I1_O)        0.124     6.551 r  alu/i__carry_i_3/O
                                       net (fo=1, routed)           0.000     6.551    alu/i__carry_i_3_n_0
    Routing       SLICE_X0Y108                                                      r  alu/_inferred__0/i__carry/S[1]
    Routing       SLICE_X0Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.550     7.101 r  alu/_inferred__0/i__carry/CO[3]
                                       net (fo=1, routed)           0.000     7.101    alu/_inferred__0/i__carry_n_0
    Routing       SLICE_X0Y109                                                      r  alu/_inferred__0/i__carry__0/CI
    Routing       SLICE_X0Y109         CARRY4 (Prop_carry4_CI_O[1])
                                                                    0.334     7.435 r  alu/_inferred__0/i__carry__0/O[1]
                                       net (fo=1, routed)           0.415     7.850    signal_edge/sum[5]
    Routing       SLICE_X1Y109                                                      r  signal_edge/fn[5]_i_1/I2
    Routing       SLICE_X1Y109         LUT6 (Prop_lut6_I2_O)        0.303     8.153 r  signal_edge/fn[5]_i_1/O
                                       net (fo=1, routed)           0.000     8.153    signal_edge_n_6
    Routing       SLICE_X1Y109         FDRE                                         r  fn_reg[5]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                   10.000    10.000 r  
                  E3                                                0.000    10.000 r  clk (IN)
                                       net (fo=0)                   0.000    10.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           1.920    13.331    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                                       net (fo=23, routed)          1.587    15.009    clk_IBUF_BUFG
                  SLICE_X1Y109         FDRE                                         r  fn_reg[5]/C
                                       clock pessimism              0.275    15.284    
                                       clock uncertainty           -0.035    15.249    
                  SLICE_X1Y109         FDRE (Setup_fdre_C_D)        0.031    15.280    fn_reg[5]
  ---------------------------------------------------------------------------------
                                       required time                         15.280    
                                       arrival time                          -8.153    
  ---------------------------------------------------------------------------------
                                       slack                                  7.127    

Slack (MET) :             7.147ns  (required time - arrival time)
  Source:                 fn_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fn_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.828ns  (logic 1.526ns (53.965%)  route 1.302ns (46.035%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           2.025     3.506    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                                       net (fo=23, routed)          1.708     5.310    clk_IBUF_BUFG
                  SLICE_X0Y108         FDRE                                         r  fn_1_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  fn_1_reg[1]/Q
                                       net (fo=1, routed)           0.661     6.427    alu/_inferred__0/i__carry_1
    Routing       SLICE_X0Y108                                                      r  alu/i__carry_i_3/I1
    Routing       SLICE_X0Y108         LUT2 (Prop_lut2_I1_O)        0.124     6.551 r  alu/i__carry_i_3/O
                                       net (fo=1, routed)           0.000     6.551    alu/i__carry_i_3_n_0
    Routing       SLICE_X0Y108                                                      r  alu/_inferred__0/i__carry/S[1]
    Routing       SLICE_X0Y108         CARRY4 (Prop_carry4_S[1]_O[3])
                                                                    0.640     7.191 r  alu/_inferred__0/i__carry/O[3]
                                       net (fo=1, routed)           0.641     7.832    signal_edge/sum[3]
    Routing       SLICE_X1Y108                                                      r  signal_edge/fn[3]_i_1/I2
    Routing       SLICE_X1Y108         LUT6 (Prop_lut6_I2_O)        0.306     8.138 r  signal_edge/fn[3]_i_1/O
                                       net (fo=1, routed)           0.000     8.138    signal_edge_n_8
    Routing       SLICE_X1Y108         FDRE                                         r  fn_reg[3]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                   10.000    10.000 r  
                  E3                                                0.000    10.000 r  clk (IN)
                                       net (fo=0)                   0.000    10.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           1.920    13.331    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                                       net (fo=23, routed)          1.588    15.010    clk_IBUF_BUFG
                  SLICE_X1Y108         FDRE                                         r  fn_reg[3]/C
                                       clock pessimism              0.278    15.288    
                                       clock uncertainty           -0.035    15.253    
                  SLICE_X1Y108         FDRE (Setup_fdre_C_D)        0.032    15.285    fn_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                         15.285    
                                       arrival time                          -8.138    
  ---------------------------------------------------------------------------------
                                       slack                                  7.147    

Slack (MET) :             7.230ns  (required time - arrival time)
  Source:                 fn_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fn_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 1.671ns (61.004%)  route 1.068ns (38.996%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           2.025     3.506    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                                       net (fo=23, routed)          1.708     5.310    clk_IBUF_BUFG
                  SLICE_X0Y108         FDRE                                         r  fn_1_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  fn_1_reg[1]/Q
                                       net (fo=1, routed)           0.661     6.427    alu/_inferred__0/i__carry_1
    Routing       SLICE_X0Y108                                                      r  alu/i__carry_i_3/I1
    Routing       SLICE_X0Y108         LUT2 (Prop_lut2_I1_O)        0.124     6.551 r  alu/i__carry_i_3/O
                                       net (fo=1, routed)           0.000     6.551    alu/i__carry_i_3_n_0
    Routing       SLICE_X0Y108                                                      r  alu/_inferred__0/i__carry/S[1]
    Routing       SLICE_X0Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.550     7.101 r  alu/_inferred__0/i__carry/CO[3]
                                       net (fo=1, routed)           0.000     7.101    alu/_inferred__0/i__carry_n_0
    Routing       SLICE_X0Y109                                                      r  alu/_inferred__0/i__carry__0/CI
    Routing       SLICE_X0Y109         CARRY4 (Prop_carry4_CI_O[2])
                                                                    0.239     7.340 r  alu/_inferred__0/i__carry__0/O[2]
                                       net (fo=1, routed)           0.408     7.747    signal_edge/sum[6]
    Routing       SLICE_X1Y109                                                      r  signal_edge/fn[6]_i_2/I2
    Routing       SLICE_X1Y109         LUT6 (Prop_lut6_I2_O)        0.302     8.049 r  signal_edge/fn[6]_i_2/O
                                       net (fo=1, routed)           0.000     8.049    signal_edge_n_5
    Routing       SLICE_X1Y109         FDRE                                         r  fn_reg[6]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                   10.000    10.000 r  
                  E3                                                0.000    10.000 r  clk (IN)
                                       net (fo=0)                   0.000    10.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           1.920    13.331    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                                       net (fo=23, routed)          1.587    15.009    clk_IBUF_BUFG
                  SLICE_X1Y109         FDRE                                         r  fn_reg[6]/C
                                       clock pessimism              0.275    15.284    
                                       clock uncertainty           -0.035    15.249    
                  SLICE_X1Y109         FDRE (Setup_fdre_C_D)        0.031    15.280    fn_reg[6]
  ---------------------------------------------------------------------------------
                                       required time                         15.280    
                                       arrival time                          -8.049    
  ---------------------------------------------------------------------------------
                                       slack                                  7.230    

Slack (MET) :             7.443ns  (required time - arrival time)
  Source:                 fn_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fn_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 1.462ns (57.782%)  route 1.068ns (42.218%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           2.025     3.506    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                                       net (fo=23, routed)          1.708     5.310    clk_IBUF_BUFG
                  SLICE_X0Y108         FDRE                                         r  fn_1_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  fn_1_reg[1]/Q
                                       net (fo=1, routed)           0.661     6.427    alu/_inferred__0/i__carry_1
    Routing       SLICE_X0Y108                                                      r  alu/i__carry_i_3/I1
    Routing       SLICE_X0Y108         LUT2 (Prop_lut2_I1_O)        0.124     6.551 r  alu/i__carry_i_3/O
                                       net (fo=1, routed)           0.000     6.551    alu/i__carry_i_3_n_0
    Routing       SLICE_X0Y108                                                      r  alu/_inferred__0/i__carry/S[1]
    Routing       SLICE_X0Y108         CARRY4 (Prop_carry4_S[1]_O[2])
                                                                    0.580     7.131 r  alu/_inferred__0/i__carry/O[2]
                                       net (fo=1, routed)           0.408     7.538    signal_edge/sum[2]
    Routing       SLICE_X1Y108                                                      r  signal_edge/fn[2]_i_1/I2
    Routing       SLICE_X1Y108         LUT6 (Prop_lut6_I2_O)        0.302     7.840 r  signal_edge/fn[2]_i_1/O
                                       net (fo=1, routed)           0.000     7.840    signal_edge_n_9
    Routing       SLICE_X1Y108         FDRE                                         r  fn_reg[2]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                   10.000    10.000 r  
                  E3                                                0.000    10.000 r  clk (IN)
                                       net (fo=0)                   0.000    10.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           1.920    13.331    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                                       net (fo=23, routed)          1.588    15.010    clk_IBUF_BUFG
                  SLICE_X1Y108         FDRE                                         r  fn_reg[2]/C
                                       clock pessimism              0.278    15.288    
                                       clock uncertainty           -0.035    15.253    
                  SLICE_X1Y108         FDRE (Setup_fdre_C_D)        0.031    15.284    fn_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                         15.284    
                                       arrival time                          -7.840    
  ---------------------------------------------------------------------------------
                                       slack                                  7.443    

Slack (MET) :             7.493ns  (required time - arrival time)
  Source:                 FSM_onehot_cs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fn_1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.019ns  (logic 0.580ns (28.728%)  route 1.439ns (71.272%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           2.025     3.506    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                                       net (fo=23, routed)          1.707     5.309    clk_IBUF_BUFG
                  SLICE_X0Y110         FDRE                                         r  FSM_onehot_cs_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  FSM_onehot_cs_reg[0]/Q
                                       net (fo=12, routed)          0.896     6.661    signal_edge/FSM_onehot_cs_reg[1]_0
    Routing       SLICE_X0Y110                                                      r  signal_edge/fn_1[6]_i_1/I2
    Routing       SLICE_X0Y110         LUT5 (Prop_lut5_I2_O)        0.124     6.785 r  signal_edge/fn_1[6]_i_1/O
                                       net (fo=7, routed)           0.543     7.328    signal_edge_n_3
    Routing       SLICE_X0Y108         FDRE                                         r  fn_1_reg[0]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                   10.000    10.000 r  
                  E3                                                0.000    10.000 r  clk (IN)
                                       net (fo=0)                   0.000    10.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           1.920    13.331    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                                       net (fo=23, routed)          1.588    15.010    clk_IBUF_BUFG
                  SLICE_X0Y108         FDRE                                         r  fn_1_reg[0]/C
                                       clock pessimism              0.275    15.285    
                                       clock uncertainty           -0.035    15.250    
                  SLICE_X0Y108         FDRE (Setup_fdre_C_R)       -0.429    14.821    fn_1_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         14.821    
                                       arrival time                          -7.328    
  ---------------------------------------------------------------------------------
                                       slack                                  7.493    

Slack (MET) :             7.493ns  (required time - arrival time)
  Source:                 FSM_onehot_cs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fn_1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.019ns  (logic 0.580ns (28.728%)  route 1.439ns (71.272%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           2.025     3.506    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                                       net (fo=23, routed)          1.707     5.309    clk_IBUF_BUFG
                  SLICE_X0Y110         FDRE                                         r  FSM_onehot_cs_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  FSM_onehot_cs_reg[0]/Q
                                       net (fo=12, routed)          0.896     6.661    signal_edge/FSM_onehot_cs_reg[1]_0
    Routing       SLICE_X0Y110                                                      r  signal_edge/fn_1[6]_i_1/I2
    Routing       SLICE_X0Y110         LUT5 (Prop_lut5_I2_O)        0.124     6.785 r  signal_edge/fn_1[6]_i_1/O
                                       net (fo=7, routed)           0.543     7.328    signal_edge_n_3
    Routing       SLICE_X0Y108         FDRE                                         r  fn_1_reg[1]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                   10.000    10.000 r  
                  E3                                                0.000    10.000 r  clk (IN)
                                       net (fo=0)                   0.000    10.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           1.920    13.331    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                                       net (fo=23, routed)          1.588    15.010    clk_IBUF_BUFG
                  SLICE_X0Y108         FDRE                                         r  fn_1_reg[1]/C
                                       clock pessimism              0.275    15.285    
                                       clock uncertainty           -0.035    15.250    
                  SLICE_X0Y108         FDRE (Setup_fdre_C_R)       -0.429    14.821    fn_1_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         14.821    
                                       arrival time                          -7.328    
  ---------------------------------------------------------------------------------
                                       slack                                  7.493    

Slack (MET) :             7.493ns  (required time - arrival time)
  Source:                 FSM_onehot_cs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fn_1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.019ns  (logic 0.580ns (28.728%)  route 1.439ns (71.272%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           2.025     3.506    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                                       net (fo=23, routed)          1.707     5.309    clk_IBUF_BUFG
                  SLICE_X0Y110         FDRE                                         r  FSM_onehot_cs_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  FSM_onehot_cs_reg[0]/Q
                                       net (fo=12, routed)          0.896     6.661    signal_edge/FSM_onehot_cs_reg[1]_0
    Routing       SLICE_X0Y110                                                      r  signal_edge/fn_1[6]_i_1/I2
    Routing       SLICE_X0Y110         LUT5 (Prop_lut5_I2_O)        0.124     6.785 r  signal_edge/fn_1[6]_i_1/O
                                       net (fo=7, routed)           0.543     7.328    signal_edge_n_3
    Routing       SLICE_X0Y108         FDRE                                         r  fn_1_reg[2]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                   10.000    10.000 r  
                  E3                                                0.000    10.000 r  clk (IN)
                                       net (fo=0)                   0.000    10.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           1.920    13.331    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                                       net (fo=23, routed)          1.588    15.010    clk_IBUF_BUFG
                  SLICE_X0Y108         FDRE                                         r  fn_1_reg[2]/C
                                       clock pessimism              0.275    15.285    
                                       clock uncertainty           -0.035    15.250    
                  SLICE_X0Y108         FDRE (Setup_fdre_C_R)       -0.429    14.821    fn_1_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                         14.821    
                                       arrival time                          -7.328    
  ---------------------------------------------------------------------------------
                                       slack                                  7.493    

Slack (MET) :             7.493ns  (required time - arrival time)
  Source:                 FSM_onehot_cs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fn_1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.019ns  (logic 0.580ns (28.728%)  route 1.439ns (71.272%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           2.025     3.506    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                                       net (fo=23, routed)          1.707     5.309    clk_IBUF_BUFG
                  SLICE_X0Y110         FDRE                                         r  FSM_onehot_cs_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  FSM_onehot_cs_reg[0]/Q
                                       net (fo=12, routed)          0.896     6.661    signal_edge/FSM_onehot_cs_reg[1]_0
    Routing       SLICE_X0Y110                                                      r  signal_edge/fn_1[6]_i_1/I2
    Routing       SLICE_X0Y110         LUT5 (Prop_lut5_I2_O)        0.124     6.785 r  signal_edge/fn_1[6]_i_1/O
                                       net (fo=7, routed)           0.543     7.328    signal_edge_n_3
    Routing       SLICE_X0Y108         FDRE                                         r  fn_1_reg[3]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                   10.000    10.000 r  
                  E3                                                0.000    10.000 r  clk (IN)
                                       net (fo=0)                   0.000    10.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           1.920    13.331    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                                       net (fo=23, routed)          1.588    15.010    clk_IBUF_BUFG
                  SLICE_X0Y108         FDRE                                         r  fn_1_reg[3]/C
                                       clock pessimism              0.275    15.285    
                                       clock uncertainty           -0.035    15.250    
                  SLICE_X0Y108         FDRE (Setup_fdre_C_R)       -0.429    14.821    fn_1_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                         14.821    
                                       arrival time                          -7.328    
  ---------------------------------------------------------------------------------
                                       slack                                  7.493    

Slack (MET) :             7.511ns  (required time - arrival time)
  Source:                 FSM_onehot_cs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fn_1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.224ns  (logic 0.580ns (26.076%)  route 1.644ns (73.924%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           2.025     3.506    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                                       net (fo=23, routed)          1.707     5.309    clk_IBUF_BUFG
                  SLICE_X0Y110         FDRE                                         r  FSM_onehot_cs_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  FSM_onehot_cs_reg[0]/Q
                                       net (fo=12, routed)          0.897     6.662    signal_edge/FSM_onehot_cs_reg[1]_0
    Routing       SLICE_X0Y110                                                      r  signal_edge/fn_1[6]_i_2/I0
    Routing       SLICE_X0Y110         LUT5 (Prop_lut5_I0_O)        0.124     6.786 r  signal_edge/fn_1[6]_i_2/O
                                       net (fo=7, routed)           0.747     7.534    fn_1
    Routing       SLICE_X0Y108         FDRE                                         r  fn_1_reg[0]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                   10.000    10.000 r  
                  E3                                                0.000    10.000 r  clk (IN)
                                       net (fo=0)                   0.000    10.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           1.920    13.331    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                                       net (fo=23, routed)          1.588    15.010    clk_IBUF_BUFG
                  SLICE_X0Y108         FDRE                                         r  fn_1_reg[0]/C
                                       clock pessimism              0.275    15.285    
                                       clock uncertainty           -0.035    15.250    
                  SLICE_X0Y108         FDRE (Setup_fdre_C_CE)      -0.205    15.045    fn_1_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         15.045    
                                       arrival time                          -7.534    
  ---------------------------------------------------------------------------------
                                       slack                                  7.511    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 fn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fn_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.273%)  route 0.139ns (49.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.505ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.644     0.894    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                                       net (fo=23, routed)          0.597     1.516    clk_IBUF_BUFG
                  SLICE_X1Y108         FDRE                                         r  fn_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  fn_reg[2]/Q
                                       net (fo=4, routed)           0.139     1.797    f_OBUF[2]
    Routing       SLICE_X0Y108         FDRE                                         r  fn_1_reg[2]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.699     1.136    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                                       net (fo=23, routed)          0.870     2.035    clk_IBUF_BUFG
                  SLICE_X0Y108         FDRE                                         r  fn_1_reg[2]/C
                                       clock pessimism             -0.505     1.529    
                  SLICE_X0Y108         FDRE (Hold_fdre_C_D)         0.070     1.599    fn_1_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                         -1.599    
                                       arrival time                           1.797    
  ---------------------------------------------------------------------------------
                                       slack                                  0.197    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 fn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fn_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.244%)  route 0.145ns (50.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.505ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.644     0.894    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                                       net (fo=23, routed)          0.597     1.516    clk_IBUF_BUFG
                  SLICE_X1Y108         FDRE                                         r  fn_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  fn_reg[0]/Q
                                       net (fo=4, routed)           0.145     1.803    f_OBUF[0]
    Routing       SLICE_X0Y108         FDRE                                         r  fn_1_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.699     1.136    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                                       net (fo=23, routed)          0.870     2.035    clk_IBUF_BUFG
                  SLICE_X0Y108         FDRE                                         r  fn_1_reg[0]/C
                                       clock pessimism             -0.505     1.529    
                  SLICE_X0Y108         FDRE (Hold_fdre_C_D)         0.070     1.599    fn_1_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         -1.599    
                                       arrival time                           1.803    
  ---------------------------------------------------------------------------------
                                       slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 fn_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fn_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.244%)  route 0.145ns (50.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.505ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.644     0.894    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                                       net (fo=23, routed)          0.597     1.516    clk_IBUF_BUFG
                  SLICE_X1Y109         FDRE                                         r  fn_reg[4]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  fn_reg[4]/Q
                                       net (fo=4, routed)           0.145     1.803    f_OBUF[4]
    Routing       SLICE_X0Y109         FDRE                                         r  fn_1_reg[4]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.699     1.136    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                                       net (fo=23, routed)          0.870     2.035    clk_IBUF_BUFG
                  SLICE_X0Y109         FDRE                                         r  fn_1_reg[4]/C
                                       clock pessimism             -0.505     1.529    
                  SLICE_X0Y109         FDRE (Hold_fdre_C_D)         0.070     1.599    fn_1_reg[4]
  ---------------------------------------------------------------------------------
                                       required time                         -1.599    
                                       arrival time                           1.803    
  ---------------------------------------------------------------------------------
                                       slack                                  0.203    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 fn_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fn_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.181%)  route 0.158ns (52.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.505ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.644     0.894    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                                       net (fo=23, routed)          0.597     1.516    clk_IBUF_BUFG
                  SLICE_X1Y109         FDRE                                         r  fn_reg[6]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  fn_reg[6]/Q
                                       net (fo=3, routed)           0.158     1.815    f_OBUF[6]
    Routing       SLICE_X0Y109         FDRE                                         r  fn_1_reg[6]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.699     1.136    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                                       net (fo=23, routed)          0.870     2.035    clk_IBUF_BUFG
                  SLICE_X0Y109         FDRE                                         r  fn_1_reg[6]/C
                                       clock pessimism             -0.505     1.529    
                  SLICE_X0Y109         FDRE (Hold_fdre_C_D)         0.057     1.586    fn_1_reg[6]
  ---------------------------------------------------------------------------------
                                       required time                         -1.586    
                                       arrival time                           1.815    
  ---------------------------------------------------------------------------------
                                       slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 jitter_clr/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_edge/button_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.457%)  route 0.136ns (51.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.505ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.644     0.894    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                                       net (fo=23, routed)          0.596     1.515    jitter_clr/clk_IBUF_BUFG
                  SLICE_X1Y110         FDRE                                         r  jitter_clr/cnt_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.128     1.643 r  jitter_clr/cnt_reg[3]/Q
                                       net (fo=2, routed)           0.136     1.780    signal_edge/out[0]
    Routing       SLICE_X0Y110         FDRE                                         r  signal_edge/button_r1_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.699     1.136    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                                       net (fo=23, routed)          0.869     2.034    signal_edge/clk_IBUF_BUFG
                  SLICE_X0Y110         FDRE                                         r  signal_edge/button_r1_reg/C
                                       clock pessimism             -0.505     1.528    
                  SLICE_X0Y110         FDRE (Hold_fdre_C_D)         0.022     1.550    signal_edge/button_r1_reg
  ---------------------------------------------------------------------------------
                                       required time                         -1.550    
                                       arrival time                           1.780    
  ---------------------------------------------------------------------------------
                                       slack                                  0.229    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 FSM_onehot_cs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fn_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.921%)  route 0.159ns (46.079%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.644     0.894    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                                       net (fo=23, routed)          0.596     1.515    clk_IBUF_BUFG
                  SLICE_X0Y110         FDRE                                         r  FSM_onehot_cs_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  FSM_onehot_cs_reg[0]/Q
                                       net (fo=12, routed)          0.159     1.815    signal_edge/FSM_onehot_cs_reg[1]_0
    Routing       SLICE_X1Y109                                                      r  signal_edge/fn[5]_i_1/I0
    Routing       SLICE_X1Y109         LUT6 (Prop_lut6_I0_O)        0.045     1.860 r  signal_edge/fn[5]_i_1/O
                                       net (fo=1, routed)           0.000     1.860    signal_edge_n_6
    Routing       SLICE_X1Y109         FDRE                                         r  fn_reg[5]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.699     1.136    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                                       net (fo=23, routed)          0.870     2.035    clk_IBUF_BUFG
                  SLICE_X1Y109         FDRE                                         r  fn_reg[5]/C
                                       clock pessimism             -0.502     1.532    
                  SLICE_X1Y109         FDRE (Hold_fdre_C_D)         0.092     1.624    fn_reg[5]
  ---------------------------------------------------------------------------------
                                       required time                         -1.624    
                                       arrival time                           1.860    
  ---------------------------------------------------------------------------------
                                       slack                                  0.236    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 FSM_onehot_cs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fn_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.765%)  route 0.160ns (46.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.644     0.894    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                                       net (fo=23, routed)          0.596     1.515    clk_IBUF_BUFG
                  SLICE_X0Y110         FDRE                                         r  FSM_onehot_cs_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  FSM_onehot_cs_reg[0]/Q
                                       net (fo=12, routed)          0.160     1.816    signal_edge/FSM_onehot_cs_reg[1]_0
    Routing       SLICE_X1Y109                                                      r  signal_edge/fn[4]_i_1/I0
    Routing       SLICE_X1Y109         LUT6 (Prop_lut6_I0_O)        0.045     1.861 r  signal_edge/fn[4]_i_1/O
                                       net (fo=1, routed)           0.000     1.861    signal_edge_n_7
    Routing       SLICE_X1Y109         FDRE                                         r  fn_reg[4]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.699     1.136    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                                       net (fo=23, routed)          0.870     2.035    clk_IBUF_BUFG
                  SLICE_X1Y109         FDRE                                         r  fn_reg[4]/C
                                       clock pessimism             -0.502     1.532    
                  SLICE_X1Y109         FDRE (Hold_fdre_C_D)         0.091     1.623    fn_reg[4]
  ---------------------------------------------------------------------------------
                                       required time                         -1.623    
                                       arrival time                           1.861    
  ---------------------------------------------------------------------------------
                                       slack                                  0.238    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 signal_edge/button_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_cs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.227ns (68.425%)  route 0.105ns (31.575%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.644     0.894    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                                       net (fo=23, routed)          0.596     1.515    signal_edge/clk_IBUF_BUFG
                  SLICE_X0Y110         FDRE                                         r  signal_edge/button_r1_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.128     1.643 r  signal_edge/button_r1_reg/Q
                                       net (fo=8, routed)           0.105     1.748    signal_edge/button_r1
    Routing       SLICE_X0Y110                                                      r  signal_edge/FSM_onehot_cs[2]_i_1/I2
    Routing       SLICE_X0Y110         LUT5 (Prop_lut5_I2_O)        0.099     1.847 r  signal_edge/FSM_onehot_cs[2]_i_1/O
                                       net (fo=1, routed)           0.000     1.847    signal_edge_n_0
    Routing       SLICE_X0Y110         FDRE                                         r  FSM_onehot_cs_reg[2]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.699     1.136    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                                       net (fo=23, routed)          0.869     2.034    clk_IBUF_BUFG
                  SLICE_X0Y110         FDRE                                         r  FSM_onehot_cs_reg[2]/C
                                       clock pessimism             -0.518     1.515    
                  SLICE_X0Y110         FDRE (Hold_fdre_C_D)         0.091     1.606    FSM_onehot_cs_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                         -1.606    
                                       arrival time                           1.847    
  ---------------------------------------------------------------------------------
                                       slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 jitter_clr/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jitter_clr/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.644     0.894    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                                       net (fo=23, routed)          0.596     1.515    jitter_clr/clk_IBUF_BUFG
                  SLICE_X1Y110         FDRE                                         r  jitter_clr/cnt_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  jitter_clr/cnt_reg[0]/Q
                                       net (fo=4, routed)           0.167     1.824    jitter_clr/cnt_reg_n_0_[0]
    Routing       SLICE_X1Y110                                                      r  jitter_clr/cnt[1]_i_1/I0
    Routing       SLICE_X1Y110         LUT2 (Prop_lut2_I0_O)        0.042     1.866 r  jitter_clr/cnt[1]_i_1/O
                                       net (fo=1, routed)           0.000     1.866    jitter_clr/p_0_in[1]
    Routing       SLICE_X1Y110         FDRE                                         r  jitter_clr/cnt_reg[1]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.699     1.136    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                                       net (fo=23, routed)          0.869     2.034    jitter_clr/clk_IBUF_BUFG
                  SLICE_X1Y110         FDRE                                         r  jitter_clr/cnt_reg[1]/C
                                       clock pessimism             -0.518     1.515    
                  SLICE_X1Y110         FDRE (Hold_fdre_C_D)         0.107     1.622    jitter_clr/cnt_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         -1.622    
                                       arrival time                           1.866    
  ---------------------------------------------------------------------------------
                                       slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 jitter_clr/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jitter_clr/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.094%)  route 0.169ns (47.906%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.644     0.894    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                                       net (fo=23, routed)          0.596     1.515    jitter_clr/clk_IBUF_BUFG
                  SLICE_X1Y110         FDRE                                         r  jitter_clr/cnt_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  jitter_clr/cnt_reg[0]/Q
                                       net (fo=4, routed)           0.169     1.826    jitter_clr/cnt_reg_n_0_[0]
    Routing       SLICE_X1Y110                                                      r  jitter_clr/cnt[3]_i_3/I1
    Routing       SLICE_X1Y110         LUT3 (Prop_lut3_I1_O)        0.043     1.869 r  jitter_clr/cnt[3]_i_3/O
                                       net (fo=1, routed)           0.000     1.869    jitter_clr/p_0_in[3]
    Routing       SLICE_X1Y110         FDRE                                         r  jitter_clr/cnt_reg[3]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.699     1.136    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                                       net (fo=23, routed)          0.869     2.034    jitter_clr/clk_IBUF_BUFG
                  SLICE_X1Y110         FDRE                                         r  jitter_clr/cnt_reg[3]/C
                                       clock pessimism             -0.518     1.515    
                  SLICE_X1Y110         FDRE (Hold_fdre_C_D)         0.107     1.622    jitter_clr/cnt_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                         -1.622    
                                       arrival time                           1.869    
  ---------------------------------------------------------------------------------
                                       slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y110    FSM_onehot_cs_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y110    FSM_onehot_cs_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y110    FSM_onehot_cs_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y108    fn_1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y108    fn_1_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y108    fn_1_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y108    fn_1_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y109    fn_1_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y109    fn_1_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y110    FSM_onehot_cs_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y110    FSM_onehot_cs_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y110    FSM_onehot_cs_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y110    FSM_onehot_cs_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y110    FSM_onehot_cs_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y110    FSM_onehot_cs_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y108    fn_1_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y108    fn_1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y108    fn_1_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y108    fn_1_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y110    FSM_onehot_cs_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y110    FSM_onehot_cs_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y110    FSM_onehot_cs_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y110    FSM_onehot_cs_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y110    FSM_onehot_cs_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y110    FSM_onehot_cs_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y108    fn_1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y108    fn_1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y108    fn_1_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y108    fn_1_reg[1]/C



