
;; Function parse_tag_initrd2 (parse_tag_initrd2)[0:1345] (unlikely executed)

;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)

In insn 9, replacing
 (reg/f:SI 135)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 9 not profitable

In insn 16, replacing
 (reg:SI 133 [ <result> ])
 with (const_int 0 [0x0])
Changes to insn 16 not profitable


try_optimize_cfg iteration 1

deferring deletion of insn with uid = 9.
Deleted 1 trivially dead insns

Number of successful forward propagations: 0



parse_tag_initrd2

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r11={1d,2u} r12={1d} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r133={1d,1u} r134={1d,2u} r135={1d,3u} r136={1d,1u} r137={1d} r138={1d,1u} 
;;    total ref usage 36{17d,19u,0e} in 9{9 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 6, 8
0[0,2] 1[2,1] 2[3,1] 3[4,1] 11[5,1] 12[6,1] 13[7,1] 14[8,1] 25[9,1] 26[10,1] 133[11,1] 134[12,1] 135[13,1] 136[14,1] 137[15,1] 138[16,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 133 134 135 136 137 138
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 133 134 135 136 137 138
;; live  kill	
;; rd  in  	(10)
1, 2, 3, 4, 5, 6, 7, 8, 9, 10
;; rd  gen 	(7)
0, 11, 12, 13, 14, 15, 16
;; rd  kill	(8)
0, 1, 11, 12, 13, 14, 15, 16

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/mm/init.c:68 (set (reg/v/f:SI 134 [ tag ])
        (reg:SI 0 r0 [ tag ])) 167 {*arm_movsi_insn} (nil))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 arch/arm/mm/init.c:69 (set (reg/f:SI 135)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 arch/arm/mm/init.c:69 (set (reg:SI 136 [ <variable>.u.initrd.start ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ tag ])
                (const_int 8 [0x8])) [0 <variable>.u.initrd.start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 8 7 10 2 arch/arm/mm/init.c:69 (set (mem/c/i:SI (reg/f:SI 135) [0 phys_initrd_start+0 S4 A32])
        (reg:SI 136 [ <variable>.u.initrd.start ])) 167 {*arm_movsi_insn} (nil))

(insn 10 8 11 2 arch/arm/mm/init.c:70 (set (reg:SI 138 [ <variable>.u.initrd.size ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ tag ])
                (const_int 12 [0xc])) [0 <variable>.u.initrd.size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 11 10 12 2 arch/arm/mm/init.c:70 (set (mem/c/i:SI (plus:SI (reg/f:SI 135)
                (const_int 4 [0x4])) [0 phys_initrd_size+0 S4 A32])
        (reg:SI 138 [ <variable>.u.initrd.size ])) 167 {*arm_movsi_insn} (nil))

(insn 12 11 16 2 arch/arm/mm/init.c:72 (set (reg:SI 133 [ <result> ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 16 12 22 2 arch/arm/mm/init.c:72 (set (reg/i:SI 0 r0)
        (reg:SI 133 [ <result> ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 22 16 0 2 arch/arm/mm/init.c:72 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(16)
0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 9.
ending the processing of deferred insns

;; Function meminfo_cmp (meminfo_cmp)[0:1352] (unlikely executed)

;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5
;; 2 succs { 4 3 }
;; 3 succs { 5 }
;; 4 succs { 5 }
;; 5 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 10 (  1.7)
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 10 (  1.7)
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 10 (  1.7)


try_optimize_cfg iteration 1

deferring deletion of insn with uid = 25.
deferring deletion of insn with uid = 22.
deferring deletion of insn with uid = 20.
Deleted 3 trivially dead insns

Number of successful forward propagations: 0



meminfo_cmp

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 24[cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r11={1d,5u} r12={1d} r13={1d,5u} r14={1d,1u} r24={2d,3u} r25={1d,5u} r26={1d,4u} r133={1d,1u} r134={2d,3u} r135={1d} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d} 
;;    total ref usage 61{24d,37u,0e} in 13{13 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 6, 8, 9, 10
0[0,2] 1[2,1] 2[3,1] 3[4,1] 11[5,1] 12[6,1] 13[7,1] 14[8,1] 24[9,2] 25[11,1] 26[12,1] 133[13,1] 134[14,2] 135[16,1] 136[17,1] 137[18,1] 138[19,1] 139[20,1] 140[21,1] 141[22,1] 142[23,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 133 136 137 138 139 140 141
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 133 136 137 138 139 140 141
;; live  kill	
;; rd  in  	(10)
1, 2, 3, 4, 5, 6, 7, 8, 11, 12
;; rd  gen 	(8)
10, 13, 17, 18, 19, 20, 21, 22
;; rd  kill	(9)
9, 10, 13, 17, 18, 19, 20, 21, 22

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 arch/arm/mm/init.c:322 (set (reg/v/f:SI 136 [ _a ])
        (reg:SI 0 r0 [ _a ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 arch/arm/mm/init.c:322 (set (reg/v/f:SI 137 [ _b ])
        (reg:SI 1 r1 [ _b ])) 167 {*arm_movsi_insn} (nil))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 arch/arm/mm/init.c:324 (set (reg:SI 139 [ <variable>.start ])
        (mem/s/j:SI (reg/v/f:SI 136 [ _a ]) [0 <variable>.start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 arch/arm/mm/init.c:324 (set (reg:SI 138)
        (lshiftrt:SI (reg:SI 139 [ <variable>.start ])
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 9 8 10 2 arch/arm/mm/init.c:324 (set (reg:SI 141 [ <variable>.start ])
        (mem/s/j:SI (reg/v/f:SI 137 [ _b ]) [0 <variable>.start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 arch/arm/mm/init.c:324 (set (reg:SI 140)
        (lshiftrt:SI (reg:SI 141 [ <variable>.start ])
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 11 10 12 2 arch/arm/mm/init.c:324 (set (reg/v:SI 133 [ cmp ])
        (minus:SI (reg:SI 138)
            (reg:SI 140))) 28 {*arm_subsi3_insn} (nil))

(insn 12 11 13 2 arch/arm/mm/init.c:325 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 133 [ cmp ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 13 12 14 2 arch/arm/mm/init.c:325 (set (pc)
        (if_then_else (ge (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 18)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 8088 [0x1f98])
        (nil)))
;; End of basic block 2 -> ( 4 3)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 24 [cc] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 24 [cc] 25 [sfp] 26 [afp]
;; rd  out 	(18)
1, 2, 3, 4, 5, 6, 7, 8, 10, 11, 12, 13, 17, 18, 19, 20, 21, 22


;; Succ edge  4 [80.9%] 
;; Succ edge  3 [19.1%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u14(11){ }u15(13){ }u16(25){ }u17(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 134
;; live  kill	
;; rd  in  	(18)
1, 2, 3, 4, 5, 6, 7, 8, 10, 11, 12, 13, 17, 18, 19, 20, 21, 22
;; rd  gen 	(1)
15
;; rd  kill	(2)
14, 15

;; Pred edge  2 [19.1%]  (fallthru)
(note 14 13 15 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 15 14 18 3 arch/arm/mm/init.c:325 discrim 2 (set (reg:SI 134 [ D.25161 ])
        (const_int -1 [0xffffffffffffffff])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 3 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; rd  out 	(19)
1, 2, 3, 4, 5, 6, 7, 8, 10, 11, 12, 13, 15, 17, 18, 19, 20, 21, 22


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(11){ }u19(13){ }u20(25){ }u21(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 24 [cc] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 134 142
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 24 [cc] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 134 142
;; live  kill	
;; rd  in  	(18)
1, 2, 3, 4, 5, 6, 7, 8, 10, 11, 12, 13, 17, 18, 19, 20, 21, 22
;; rd  gen 	(3)
9, 14, 23
;; rd  kill	(5)
9, 10, 14, 15, 23

;; Pred edge  2 [80.9%] 
(code_label 18 15 19 4 6 "" [1 uses])

(note 19 18 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 21 19 23 4 arch/arm/mm/init.c:325 discrim 1 (set (reg:SI 134 [ D.25161 ])
        (gt:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))
;; End of basic block 4 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; rd  out 	(20)
1, 2, 3, 4, 5, 6, 7, 8, 9, 11, 12, 13, 14, 17, 18, 19, 20, 21, 22, 23


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u25(11){ }u26(13){ }u27(25){ }u28(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 0 [r0] 135
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 0 [r0] 135
;; live  kill	
;; rd  in  	(22)
1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 17, 18, 19, 20, 21, 22, 23
;; rd  gen 	(2)
0, 16
;; rd  kill	(3)
0, 1, 16

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 23 21 24 5 7 "" [0 uses])

(note 24 23 29 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 29 24 35 5 arch/arm/mm/init.c:326 (set (reg/i:SI 0 r0)
        (reg:SI 134 [ D.25161 ])) 167 {*arm_movsi_insn} (nil))

(insn 35 29 0 5 arch/arm/mm/init.c:326 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 5 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(23)
0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 20.
deleting insn with uid = 22.
deleting insn with uid = 25.
ending the processing of deferred insns

;; Function keepinitrd_setup (keepinitrd_setup)[0:1363] (unlikely executed)

;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)

In insn 8, replacing
 (reg:SI 136)
 with (const_int 1 [0x1])
Changes to insn 8 not recognized
 Setting REG_EQUAL note

In insn 9, replacing
 (reg:SI 136)
 with (const_int 1 [0x1])
Changes to insn 9 not profitable

In insn 13, replacing
 (reg:SI 136)
 with (const_int 1 [0x1])
Changes to insn 13 not profitable


try_optimize_cfg iteration 1

deferring deletion of insn with uid = 9.
Deleted 1 trivially dead insns

Number of successful forward propagations: 0



keepinitrd_setup

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={1d} r11={1d,2u} r12={1d} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r133={1d} r135={1d,1u} r136={1d,3u} 
;;    total ref usage 28{14d,14u,0e} in 5{5 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 6, 8
0[0,2] 1[2,1] 2[3,1] 3[4,1] 11[5,1] 12[6,1] 13[7,1] 14[8,1] 25[9,1] 26[10,1] 133[11,1] 135[12,1] 136[13,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 133 135 136
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 133 135 136
;; live  kill	
;; rd  in  	(10)
1, 2, 3, 4, 5, 6, 7, 8, 9, 10
;; rd  gen 	(4)
0, 11, 12, 13
;; rd  kill	(5)
0, 1, 11, 12, 13

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 arch/arm/mm/init.c:766 (set (reg/f:SI 135)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 arch/arm/mm/init.c:766 (set (reg:SI 136)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 8 7 13 2 arch/arm/mm/init.c:766 (set (mem/c/i:SI (reg/f:SI 135) [0 keep_initrd+0 S4 A32])
        (reg:SI 136)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))

(insn 13 8 19 2 arch/arm/mm/init.c:768 (set (reg/i:SI 0 r0)
        (reg:SI 136)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))

(insn 19 13 0 2 arch/arm/mm/init.c:768 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(13)
0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 9.
ending the processing of deferred insns

;; Function early_initrd (early_initrd)[0:1343] (unlikely executed)

;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4
;; 2 succs { 3 4 }
;; 3 succs { 4 }
;; 4 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 7 (  1.4)
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 8 (  1.6)
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 8 (  1.6)

In insn 24, replacing
 (reg/f:SI 141)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 24 not profitable

In insn 33, replacing
 (reg:SI 136 [ <result> ])
 with (const_int 0 [0x0])
Changes to insn 33 not profitable


try_optimize_cfg iteration 1

deferring deletion of insn with uid = 25.
deferring deletion of insn with uid = 24.
deferring deletion of insn with uid = 22.
deferring deletion of insn with uid = 7.
deferring deletion of insn with uid = 2.
Deleted 5 trivially dead insns

Number of successful forward propagations: 0



early_initrd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={6d,8u} r1={5d,2u} r2={3d} r3={3d} r11={1d,4u} r12={3d} r13={1d,6u} r14={3d,1u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={3d,1u} r25={1d,6u,1d} r26={1d,3u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r134={1d,2u} r136={1d,1u} r137={1d} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,3u} r142={1d} r143={1d} r144={1d} r146={1d,2u} r148={1d,2u} 
;;    total ref usage 307{262d,44u,1e} in 19{17 regular + 2 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 18, 19, 20, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249
0[0,6] 1[6,5] 2[11,3] 3[14,3] 11[17,1] 12[18,3] 13[21,1] 14[22,3] 15[25,2] 16[27,2] 17[29,2] 18[31,2] 19[33,2] 20[35,2] 21[37,2] 22[39,2] 23[41,2] 24[43,3] 25[46,1] 26[47,1] 27[48,2] 28[50,2] 29[52,2] 30[54,2] 31[56,2] 32[58,2] 33[60,2] 34[62,2] 35[64,2] 36[66,2] 37[68,2] 38[70,2] 39[72,2] 40[74,2] 41[76,2] 42[78,2] 43[80,2] 44[82,2] 45[84,2] 46[86,2] 47[88,2] 48[90,2] 49[92,2] 50[94,2] 51[96,2] 52[98,2] 53[100,2] 54[102,2] 55[104,2] 56[106,2] 57[108,2] 58[110,2] 59[112,2] 60[114,2] 61[116,2] 62[118,2] 63[120,2] 64[122,2] 65[124,2] 66[126,2] 67[128,2] 68[130,2] 69[132,2] 70[134,2] 71[136,2] 72[138,2] 73[140,2] 74[142,2] 75[144,2] 76[146,2] 77[148,2] 78[150,2] 79[152,2] 80[154,2] 81[156,2] 82[158,2] 83[160,2] 84[162,2] 85[164,2] 86[166,2] 87[168,2] 88[170,2] 89[172,2] 90[174,2] 91[176,2] 92[178,2] 93[180,2] 94[182,2] 95[184,2] 96[186,2] 97[188,2] 98[190,2] 99[192,2] 100[194,2] 101[196,2] 102[198,2] 103[200,2] 104[202,2] 105[204,2] 106[206,2] 107[208,2] 108[210,2] 109[212,2] 110[214,2] 111[216,2] 112[218,2] 113[220,2] 114[222,2] 115[224,2] 116[226,2] 117[228,2] 118[230,2] 119[232,2] 120[234,2] 121[236,2] 122[238,2] 123[240,2] 124[242,2] 125[244,2] 126[246,2] 127[248,2] 134[250,1] 136[251,1] 137[252,1] 138[253,1] 139[254,1] 140[255,1] 141[256,1] 142[257,1] 143[258,1] 144[259,1] 146[260,1] 148[261,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 137 138 139 148
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 134 137 138 139 148
;; live  kill	 14 [lr]
;; rd  in  	(10)
5, 10, 13, 16, 17, 20, 21, 24, 46, 47
;; rd  gen 	(8)
4, 8, 44, 250, 252, 253, 254, 261
;; rd  kill	(22)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 22, 23, 24, 43, 44, 45, 250, 252, 253, 254, 261

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 8 2 arch/arm/mm/init.c:45 (set (reg/f:SI 138)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -4 [0xfffffffffffffffc]))) 4 {*arm_addsi3} (nil))

(insn 8 6 9 2 arch/arm/mm/init.c:45 (set (reg:SI 1 r1)
        (reg/f:SI 138)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -4 [0xfffffffffffffffc]))
        (nil)))

(call_insn 9 8 43 2 arch/arm/mm/init.c:45 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memparse") [flags 0x41] <function_decl 0x10a58100 memparse>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 43 9 11 2 arch/arm/mm/init.c:45 (set (reg:SI 148 [ D.24930 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 11 43 12 2 arch/arm/mm/init.c:46 (set (reg/f:SI 134 [ endp.338 ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 endp+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 2 arch/arm/mm/init.c:46 (set (reg:SI 139)
        (zero_extend:SI (mem:QI (reg/f:SI 134 [ endp.338 ]) [0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 13 12 14 2 arch/arm/mm/init.c:46 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 139)
            (const_int 44 [0x2c]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 14 13 15 2 arch/arm/mm/init.c:46 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 27)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 8010 [0x1f4a])
        (nil)))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 148
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 148
;; rd  out 	(15)
4, 8, 13, 16, 17, 20, 21, 44, 46, 47, 250, 252, 253, 254, 261


;; Succ edge  3 [19.9%]  (fallthru)
;; Succ edge  4 [80.1%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u17(11){ }u18(13){ }u19(25){ }u20(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 148
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 140 141 142 143 144 146
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 148
;; live  gen 	 0 [r0] 1 [r1] 140 141 142 143 144 146
;; live  kill	 14 [lr]
;; rd  in  	(15)
4, 8, 13, 16, 17, 20, 21, 44, 46, 47, 250, 252, 253, 254, 261
;; rd  gen 	(8)
2, 6, 255, 256, 257, 258, 259, 260
;; rd  kill	(20)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 22, 23, 24, 255, 256, 257, 258, 259, 260

;; Pred edge  2 [19.9%]  (fallthru)
(note 15 14 16 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 16 15 17 3 arch/arm/mm/init.c:47 (set (reg/f:SI 140)
        (plus:SI (reg/f:SI 134 [ endp.338 ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 17 16 18 3 arch/arm/mm/init.c:47 (set (reg:SI 0 r0)
        (reg/f:SI 140)) 167 {*arm_movsi_insn} (nil))

(insn 18 17 19 3 arch/arm/mm/init.c:47 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn 19 18 45 3 arch/arm/mm/init.c:47 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memparse") [flags 0x41] <function_decl 0x10a58100 memparse>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 45 19 21 3 arch/arm/mm/init.c:47 (set (reg:SI 146 [ D.24936 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 21 45 23 3 arch/arm/mm/init.c:49 (set (reg/f:SI 141)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 23 21 26 3 arch/arm/mm/init.c:49 (set (mem/c/i:SI (reg/f:SI 141) [0 phys_initrd_start+0 S4 A32])
        (reg:SI 148 [ D.24930 ])) 167 {*arm_movsi_insn} (nil))

(insn 26 23 27 3 arch/arm/mm/init.c:50 (set (mem/c/i:SI (plus:SI (reg/f:SI 141)
                (const_int 4 [0x4])) [0 phys_initrd_size+0 S4 A32])
        (reg:SI 146 [ D.24936 ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(21)
2, 6, 13, 16, 17, 20, 21, 44, 46, 47, 250, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u34(11){ }u35(13){ }u36(25){ }u37(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 136
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 136
;; live  kill	
;; rd  in  	(23)
2, 4, 6, 8, 13, 16, 17, 20, 21, 44, 46, 47, 250, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261
;; rd  gen 	(2)
1, 251
;; rd  kill	(7)
0, 1, 2, 3, 4, 5, 251

;; Pred edge  2 [80.1%] 
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 27 26 28 4 15 "" [1 uses])

(note 28 27 29 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 29 28 33 4 arch/arm/mm/init.c:53 (set (reg:SI 136 [ <result> ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 33 29 39 4 arch/arm/mm/init.c:53 (set (reg/i:SI 0 r0)
        (reg:SI 136 [ <result> ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 39 33 0 4 arch/arm/mm/init.c:53 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 4 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(23)
1, 6, 8, 13, 16, 17, 20, 21, 44, 46, 47, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 2.
deleting insn with uid = 7.
deleting insn with uid = 22.
deleting insn with uid = 24.
deleting insn with uid = 25.
ending the processing of deferred insns

;; Function parse_tag_initrd (parse_tag_initrd)[0:1344] (unlikely executed)

;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)

In insn 7, replacing
 (reg/f:SI 135)
 with (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x10ee9180>)
Changes to insn 7 not profitable

In insn 13, replacing
 (reg/f:SI 136)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 13 not profitable

In insn 20, replacing
 (reg:SI 133 [ <result> ])
 with (const_int 0 [0x0])
Changes to insn 20 not profitable


try_optimize_cfg iteration 1

deferring deletion of insn with uid = 13.
Deleted 1 trivially dead insns

Number of successful forward propagations: 0



parse_tag_initrd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 13[sp] 14[lr]
;;  ref usage 	r0={4d,4u} r1={2d} r2={2d} r3={2d} r11={1d,2u} r12={2d} r13={1d,3u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d,2u} r26={1d,1u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={1d,1u} r134={1d,2u} r135={1d,1u} r136={1d,3u} r137={1d,1u} r138={1d,1u} r139={1d} r140={1d,1u} 
;;    total ref usage 160{137d,23u,0e} in 13{12 regular + 1 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 11, 12, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128
0[0,4] 1[4,2] 2[6,2] 3[8,2] 11[10,1] 12[11,2] 13[13,1] 14[14,2] 15[16,1] 16[17,1] 17[18,1] 18[19,1] 19[20,1] 20[21,1] 21[22,1] 22[23,1] 23[24,1] 24[25,1] 25[26,1] 26[27,1] 27[28,1] 28[29,1] 29[30,1] 30[31,1] 31[32,1] 32[33,1] 33[34,1] 34[35,1] 35[36,1] 36[37,1] 37[38,1] 38[39,1] 39[40,1] 40[41,1] 41[42,1] 42[43,1] 43[44,1] 44[45,1] 45[46,1] 46[47,1] 47[48,1] 48[49,1] 49[50,1] 50[51,1] 51[52,1] 52[53,1] 53[54,1] 54[55,1] 55[56,1] 56[57,1] 57[58,1] 58[59,1] 59[60,1] 60[61,1] 61[62,1] 62[63,1] 63[64,1] 64[65,1] 65[66,1] 66[67,1] 67[68,1] 68[69,1] 69[70,1] 70[71,1] 71[72,1] 72[73,1] 73[74,1] 74[75,1] 75[76,1] 76[77,1] 77[78,1] 78[79,1] 79[80,1] 80[81,1] 81[82,1] 82[83,1] 83[84,1] 84[85,1] 85[86,1] 86[87,1] 87[88,1] 88[89,1] 89[90,1] 90[91,1] 91[92,1] 92[93,1] 93[94,1] 94[95,1] 95[96,1] 96[97,1] 97[98,1] 98[99,1] 99[100,1] 100[101,1] 101[102,1] 102[103,1] 103[104,1] 104[105,1] 105[106,1] 106[107,1] 107[108,1] 108[109,1] 109[110,1] 110[111,1] 111[112,1] 112[113,1] 113[114,1] 114[115,1] 115[116,1] 116[117,1] 117[118,1] 118[119,1] 119[120,1] 120[121,1] 121[122,1] 122[123,1] 123[124,1] 124[125,1] 125[126,1] 126[127,1] 127[128,1] 133[129,1] 134[130,1] 135[131,1] 136[132,1] 137[133,1] 138[134,1] 139[135,1] 140[136,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 134 135 136 137 138 139 140
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 133 134 135 136 137 138 139 140
;; live  kill	 14 [lr]
;; rd  in  	(10)
3, 5, 7, 9, 10, 12, 13, 15, 26, 27
;; rd  gen 	(9)
0, 129, 130, 131, 132, 133, 134, 135, 136
;; rd  kill	(14)
0, 1, 2, 3, 14, 15, 129, 130, 131, 132, 133, 134, 135, 136

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/mm/init.c:57 (set (reg/v/f:SI 134 [ tag ])
        (reg:SI 0 r0 [ tag ])) 167 {*arm_movsi_insn} (nil))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 arch/arm/mm/init.c:58 (set (reg/f:SI 135)
        (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x10ee9180>)) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 arch/arm/mm/init.c:58 (set (reg:SI 0 r0)
        (reg/f:SI 135)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x10ee9180>)
        (nil)))

(call_insn 8 7 9 2 arch/arm/mm/init.c:58 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 9 8 10 2 arch/arm/mm/init.c:60 (set (reg/f:SI 136)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 arch/arm/mm/init.c:60 (set (reg:SI 137 [ <variable>.u.initrd.start ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ tag ])
                (const_int 8 [0x8])) [0 <variable>.u.initrd.start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 11 10 12 2 arch/arm/mm/init.c:60 (set (reg:SI 138)
        (plus:SI (reg:SI 137 [ <variable>.u.initrd.start ])
            (const_int 1073741824 [0x40000000]))) 4 {*arm_addsi3} (nil))

(insn 12 11 14 2 arch/arm/mm/init.c:60 (set (mem/c/i:SI (reg/f:SI 136) [0 phys_initrd_start+0 S4 A32])
        (reg:SI 138)) 167 {*arm_movsi_insn} (nil))

(insn 14 12 15 2 arch/arm/mm/init.c:61 (set (reg:SI 140 [ <variable>.u.initrd.size ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ tag ])
                (const_int 12 [0xc])) [0 <variable>.u.initrd.size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 15 14 16 2 arch/arm/mm/init.c:61 (set (mem/c/i:SI (plus:SI (reg/f:SI 136)
                (const_int 4 [0x4])) [0 phys_initrd_size+0 S4 A32])
        (reg:SI 140 [ <variable>.u.initrd.size ])) 167 {*arm_movsi_insn} (nil))

(insn 16 15 20 2 arch/arm/mm/init.c:63 (set (reg:SI 133 [ <result> ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 20 16 26 2 arch/arm/mm/init.c:63 (set (reg/i:SI 0 r0)
        (reg:SI 133 [ <result> ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 26 20 0 2 arch/arm/mm/init.c:63 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(17)
0, 5, 7, 9, 10, 12, 13, 26, 27, 129, 130, 131, 132, 133, 134, 135, 136


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 13.
ending the processing of deferred insns

;; Function free_initrd_mem (free_initrd_mem)[0:1362]

;; 3 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12
;;
;; Loop 2
;;  header 8, latch 7
;;  depth 1, outer 0
;;  nodes: 8 7
;;
;; Loop 1
;;  header 5, latch 4
;;  depth 1, outer 0
;;  nodes: 5 4
;; 2 succs { 3 12 }
;; 3 succs { 5 }
;; 4 succs { 5 }
;; 5 succs { 4 6 }
;; 6 succs { 8 }
;; 7 succs { 8 }
;; 8 succs { 7 9 }
;; 9 succs { 10 11 }
;; 10 succs { 11 }
;; 11 succs { 12 }
;; 12 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 13 n_edges 16 count 26 (    2)

In insn 53, replacing
 (reg:SI 181)
 with (const_int -402792720 [0xffffffffe7fddef0])
Changes to insn 53 not recognized
 Setting REG_EQUAL note

In insn 82, replacing
 (reg:SI 188)
 with (const_int 1 [0x1])
Changes to insn 82 not recognized
 Setting REG_EQUAL note

In insn 99, replacing
 (reg/f:SI 189)
 with (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x1161a480>)
Changes to insn 99 not profitable

In insn 100, replacing
 (reg/f:SI 190)
 with (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x11686560>)
Changes to insn 100 not profitable


try_optimize_cfg iteration 1


Number of successful forward propagations: 0



free_initrd_mem

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={7d,4u} r1={7d,4u} r2={5d,1u} r3={4d} r11={1d,12u} r12={4d} r13={1d,15u} r14={4d,1u} r15={3d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={7d,4u} r25={1d,12u} r26={1d,11u} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={3d} r38={3d} r39={3d} r40={3d} r41={3d} r42={3d} r43={3d} r44={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={3d} r101={3d} r102={3d} r103={3d} r104={3d} r105={3d} r106={3d} r107={3d} r108={3d} r109={3d} r110={3d} r111={3d} r112={3d} r113={3d} r114={3d} r115={3d} r116={3d} r117={3d} r118={3d} r119={3d} r120={3d} r121={3d} r122={3d} r123={3d} r124={3d} r125={3d} r126={3d} r127={3d} r164={2d,2u} r165={2d,3u} r166={2d,2u} r167={1d,2u} r168={1d,3u} r169={1d,4u} r170={2d,2u} r171={1d,2u} r172={1d,1u} r173={1d,3u} r174={1d,2u,1d} r175={1d,1u} r176={1d,1u} r177={1d,1u,1d} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u} 
;;    total ref usage 517{406d,109u,2e} in 55{52 regular + 3 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 24, 25, 26, 27, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371
0[0,7] 1[7,7] 2[14,5] 3[19,4] 11[23,1] 12[24,4] 13[28,1] 14[29,4] 15[33,3] 16[36,3] 17[39,3] 18[42,3] 19[45,3] 20[48,3] 21[51,3] 22[54,3] 23[57,3] 24[60,7] 25[67,1] 26[68,1] 27[69,3] 28[72,3] 29[75,3] 30[78,3] 31[81,3] 32[84,3] 33[87,3] 34[90,3] 35[93,3] 36[96,3] 37[99,3] 38[102,3] 39[105,3] 40[108,3] 41[111,3] 42[114,3] 43[117,3] 44[120,3] 45[123,3] 46[126,3] 47[129,3] 48[132,3] 49[135,3] 50[138,3] 51[141,3] 52[144,3] 53[147,3] 54[150,3] 55[153,3] 56[156,3] 57[159,3] 58[162,3] 59[165,3] 60[168,3] 61[171,3] 62[174,3] 63[177,3] 64[180,3] 65[183,3] 66[186,3] 67[189,3] 68[192,3] 69[195,3] 70[198,3] 71[201,3] 72[204,3] 73[207,3] 74[210,3] 75[213,3] 76[216,3] 77[219,3] 78[222,3] 79[225,3] 80[228,3] 81[231,3] 82[234,3] 83[237,3] 84[240,3] 85[243,3] 86[246,3] 87[249,3] 88[252,3] 89[255,3] 90[258,3] 91[261,3] 92[264,3] 93[267,3] 94[270,3] 95[273,3] 96[276,3] 97[279,3] 98[282,3] 99[285,3] 100[288,3] 101[291,3] 102[294,3] 103[297,3] 104[300,3] 105[303,3] 106[306,3] 107[309,3] 108[312,3] 109[315,3] 110[318,3] 111[321,3] 112[324,3] 113[327,3] 114[330,3] 115[333,3] 116[336,3] 117[339,3] 118[342,3] 119[345,3] 120[348,3] 121[351,3] 122[354,3] 123[357,3] 124[360,3] 125[363,3] 126[366,3] 127[369,3] 164[372,2] 165[374,2] 166[376,2] 167[378,1] 168[379,1] 169[380,1] 170[381,2] 171[383,1] 172[384,1] 173[385,1] 174[386,1] 175[387,1] 176[388,1] 177[389,1] 178[390,1] 179[391,1] 180[392,1] 181[393,1] 182[394,1] 183[395,1] 184[396,1] 185[397,1] 186[398,1] 187[399,1] 188[400,1] 189[401,1] 190[402,1] 191[403,1] 192[404,1] 193[405,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 173 174 175 176
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 173 174 175 176
;; live  kill	
;; rd  in  	(10)
6, 13, 18, 22, 23, 27, 28, 32, 67, 68
;; rd  gen 	(5)
66, 385, 386, 387, 388
;; rd  kill	(11)
60, 61, 62, 63, 64, 65, 66, 385, 386, 387, 388

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 36 0 33 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 33 36 34 2 arch/arm/mm/init.c:755 (set (reg/v:SI 173 [ start ])
        (reg:SI 0 r0 [ start ])) 167 {*arm_movsi_insn} (nil))

(insn 34 33 35 2 arch/arm/mm/init.c:755 (set (reg/v:SI 174 [ end ])
        (reg:SI 1 r1 [ end ])) 167 {*arm_movsi_insn} (nil))

(note 35 34 38 2 NOTE_INSN_FUNCTION_BEG)

(insn 38 35 39 2 arch/arm/mm/init.c:756 (set (reg/f:SI 175)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 39 38 40 2 arch/arm/mm/init.c:756 (set (reg:SI 176 [ keep_initrd ])
        (mem/c/i:SI (reg/f:SI 175) [0 keep_initrd+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 40 39 41 2 arch/arm/mm/init.c:756 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 176 [ keep_initrd ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 41 40 42 2 arch/arm/mm/init.c:756 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 114)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 2 -> ( 3 12)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 173 174
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 173 174
;; rd  out 	(15)
6, 13, 18, 22, 23, 27, 28, 32, 66, 67, 68, 385, 386, 387, 388


;; Succ edge  3 [61.0%]  (fallthru)
;; Succ edge  12 [39.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(11){ }u10(13){ }u11(25){ }u12(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 173 174
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 173 174
;; lr  def 	 164 170 177 178 179 180
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 173 174
;; live  gen 	 164 170 177 178 179 180
;; live  kill	
;; rd  in  	(15)
6, 13, 18, 22, 23, 27, 28, 32, 66, 67, 68, 385, 386, 387, 388
;; rd  gen 	(6)
373, 382, 389, 390, 391, 392
;; rd  kill	(8)
372, 373, 381, 382, 389, 390, 391, 392

;; Pred edge  2 [61.0%]  (fallthru)
(note 42 41 43 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 43 42 44 3 arch/arm/mm/init.c:757 (set (reg:SI 178)
        (plus:SI (reg/v:SI 174 [ end ])
            (const_int 4080 [0xff0]))) 4 {*arm_addsi3} (nil))

(insn 44 43 45 3 arch/arm/mm/init.c:757 (set (reg:SI 177)
        (plus:SI (reg:SI 178)
            (const_int 15 [0xf]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (plus:SI (reg/v:SI 174 [ end ])
            (const_int 4095 [0xfff]))
        (nil)))

(insn 45 44 46 3 arch/arm/mm/init.c:757 (set (reg:SI 180)
        (and:SI (reg:SI 177)
            (const_int -4081 [0xfffffffffffff00f]))) 67 {*arm_andsi3_insn} (nil))

(insn 46 45 47 3 arch/arm/mm/init.c:757 (set (reg:SI 179)
        (and:SI (reg:SI 180)
            (const_int -16 [0xfffffffffffffff0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 177)
            (const_int -4096 [0xfffffffffffff000]))
        (nil)))

(insn 47 46 48 3 arch/arm/mm/init.c:757 (set (reg/v:SI 170 [ count ])
        (minus:SI (reg:SI 179)
            (reg/v:SI 173 [ start ]))) 28 {*arm_subsi3_insn} (nil))

(insn 48 47 58 3 arch/arm/mm/init.c:757 (set (reg/v:SI 164 [ start.582 ])
        (reg/v:SI 173 [ start ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 3 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 170 173 174
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 170 173 174
;; rd  out 	(21)
6, 13, 18, 22, 23, 27, 28, 32, 66, 67, 68, 373, 382, 385, 386, 387, 388, 389, 390, 391, 392


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 5) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u22(11){ }u23(13){ }u24(25){ }u25(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 170 173 174
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 170
;; lr  def 	 170 181
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 170 173 174
;; live  gen 	 170 181
;; live  kill	
;; rd  in  	(23)
6, 13, 18, 22, 23, 27, 28, 32, 65, 67, 68, 372, 381, 382, 385, 386, 387, 388, 389, 390, 391, 392, 393
;; rd  gen 	(2)
381, 393
;; rd  kill	(3)
381, 382, 393

;; Pred edge  5 [91.0%] 
(code_label 58 48 51 4 26 "" [1 uses])

(note 51 58 52 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 52 51 53 4 arch/arm/mm/init.c:445 (set (reg:SI 181)
        (const_int -402792720 [0xffffffffe7fddef0])) 167 {*arm_movsi_insn} (nil))

(insn 53 52 54 4 arch/arm/mm/init.c:445 (set (mem:SI (plus:SI (reg/v:SI 164 [ start.582 ])
                (const_int -4 [0xfffffffffffffffc])) [0 S4 A32])
        (reg:SI 181)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int -402792720 [0xffffffffe7fddef0])
        (nil)))

(insn 54 53 55 4 arch/arm/mm/init.c:444 discrim 2 (set (reg/v:SI 170 [ count ])
        (plus:SI (reg/v:SI 170 [ count ])
            (const_int -4 [0xfffffffffffffffc]))) 4 {*arm_addsi3} (nil))
;; End of basic block 4 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 170 173 174
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 170 173 174
;; rd  out 	(22)
6, 13, 18, 22, 23, 27, 28, 32, 65, 67, 68, 372, 381, 385, 386, 387, 388, 389, 390, 391, 392, 393


;; Succ edge  5 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 3 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u29(11){ }u30(13){ }u31(25){ }u32(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 170 173 174
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 170
;; lr  def 	 24 [cc] 164
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 170 173 174
;; live  gen 	 24 [cc] 164
;; live  kill	
;; rd  in  	(25)
6, 13, 18, 22, 23, 27, 28, 32, 65, 66, 67, 68, 372, 373, 381, 382, 385, 386, 387, 388, 389, 390, 391, 392, 393
;; rd  gen 	(2)
65, 372
;; rd  kill	(9)
60, 61, 62, 63, 64, 65, 66, 372, 373

;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  4 [100.0%]  (fallthru,dfs_back)
(code_label 55 54 56 5 25 "" [0 uses])

(note 56 55 57 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 57 56 59 5 arch/arm/mm/init.c:444 discrim 2 (set (reg/v:SI 164 [ start.582 ])
        (plus:SI (reg/v:SI 164 [ start.582 ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (nil))

(insn 59 57 60 5 arch/arm/mm/init.c:444 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 170 [ count ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 60 59 61 5 arch/arm/mm/init.c:444 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 58)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil)))
;; End of basic block 5 -> ( 4 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 170 173 174
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 170 173 174
;; rd  out 	(23)
6, 13, 18, 22, 23, 27, 28, 32, 65, 67, 68, 372, 381, 382, 385, 386, 387, 388, 389, 390, 391, 392, 393


;; Succ edge  4 [91.0%] 
;; Succ edge  6 [9.0%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u36(11){ }u37(13){ }u38(25){ }u39(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 173 174
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 173 174
;; lr  def 	 165 166 167 169 171 172 182 183 184 185
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 173 174
;; live  gen 	 165 166 167 169 171 172 182 183 184 185
;; live  kill	
;; rd  in  	(23)
6, 13, 18, 22, 23, 27, 28, 32, 65, 67, 68, 372, 381, 382, 385, 386, 387, 388, 389, 390, 391, 392, 393
;; rd  gen 	(10)
375, 377, 378, 380, 383, 384, 394, 395, 396, 397
;; rd  kill	(12)
374, 375, 376, 377, 378, 380, 383, 384, 394, 395, 396, 397

;; Pred edge  5 [9.0%]  (fallthru)
(note 61 60 62 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 62 61 63 6 arch/arm/mm/init.c:758 (set (reg/f:SI 182)
        (symbol_ref:SI ("totalram_pages") [flags 0xc0] <var_decl 0x11082840 totalram_pages>)) 167 {*arm_movsi_insn} (nil))

(insn 63 62 64 6 arch/arm/mm/init.c:758 (set (reg:SI 172 [ totalram_pages.414 ])
        (mem/c/i:SI (reg/f:SI 182) [0 totalram_pages+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 64 63 65 6 arch/arm/mm/init.c:758 (set (reg:SI 183)
        (plus:SI (reg/v:SI 173 [ start ])
            (const_int 1073741824 [0x40000000]))) 4 {*arm_addsi3} (nil))

(insn 65 64 66 6 arch/arm/mm/init.c:758 (set (reg/v:SI 169 [ pfn ])
        (lshiftrt:SI (reg:SI 183)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 66 65 67 6 arch/arm/mm/init.c:758 (set (reg:SI 184)
        (plus:SI (reg/v:SI 174 [ end ])
            (const_int 1073741824 [0x40000000]))) 4 {*arm_addsi3} (nil))

(insn 67 66 68 6 arch/arm/mm/init.c:758 (set (reg:SI 171 [ D.25487 ])
        (lshiftrt:SI (reg:SI 184)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 68 67 69 6 arch/arm/mm/init.c:421 (set (reg:SI 185)
        (minus:SI (reg:SI 171 [ D.25487 ])
            (reg/v:SI 169 [ pfn ]))) 28 {*arm_subsi3_insn} (nil))

(insn 69 68 70 6 arch/arm/mm/init.c:421 (set (reg/v:SI 167 [ size ])
        (ashift:SI (reg:SI 185)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 70 69 71 6 arch/arm/mm/init.c:421 (set (reg:SI 166 [ ivtmp.563 ])
        (ashift:SI (reg/v:SI 169 [ pfn ])
            (const_int 5 [0x5]))) 117 {*arm_shiftsi3} (nil))

(insn 71 70 90 6 arch/arm/mm/init.c:421 (set (reg/v:SI 165 [ pfn.581 ])
        (reg/v:SI 169 [ pfn ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 6 -> ( 8)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 167 169 171 172
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 167 169 171 172
;; rd  out 	(33)
6, 13, 18, 22, 23, 27, 28, 32, 65, 67, 68, 372, 375, 377, 378, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397


;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 8) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u50(11){ }u51(13){ }u52(25){ }u53(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 167 169 171 172
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 165 166 168 186 187 188
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 167 169 171 172
;; live  gen 	 0 [r0] 1 [r1] 165 166 168 186 187 188
;; live  kill	 14 [lr]
;; rd  in  	(39)
6, 13, 18, 22, 23, 27, 28, 32, 62, 67, 68, 372, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400
;; rd  gen 	(6)
374, 376, 379, 398, 399, 400
;; rd  kill	(12)
29, 30, 31, 32, 374, 375, 376, 377, 379, 398, 399, 400

;; Pred edge  8 [91.0%] 
(code_label 90 71 74 7 28 "" [1 uses])

(note 74 90 75 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 75 74 76 7 arch/arm/mm/init.c:424 (set (reg/f:SI 186)
        (symbol_ref:SI ("mem_map") [flags 0xc0] <var_decl 0x10bfb360 mem_map>)) 167 {*arm_movsi_insn} (nil))

(insn 76 75 77 7 arch/arm/mm/init.c:424 (set (reg/f:SI 187 [ mem_map ])
        (mem/f/c/i:SI (reg/f:SI 186) [0 mem_map+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 77 76 78 7 arch/arm/mm/init.c:424 (set (reg/v/f:SI 168 [ page ])
        (plus:SI (reg/f:SI 187 [ mem_map ])
            (reg:SI 166 [ ivtmp.563 ]))) 4 {*arm_addsi3} (nil))

(insn 78 77 79 7 include/linux/page-flags.h:207 (set (reg:SI 0 r0)
        (const_int 10 [0xa])) 167 {*arm_movsi_insn} (nil))

(insn 79 78 80 7 include/linux/page-flags.h:207 (set (reg:SI 1 r1)
        (reg/v/f:SI 168 [ page ])) 167 {*arm_movsi_insn} (nil))

(call_insn 80 79 81 7 include/linux/page-flags.h:207 (parallel [
            (call (mem:SI (symbol_ref:SI ("_clear_bit") [flags 0x41] <function_decl 0x512e0080 _clear_bit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 81 80 82 7 include/linux/mm.h:417 (set (reg:SI 188)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 82 81 83 7 include/linux/mm.h:417 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 168 [ page ])
                (const_int 16 [0x10])) [0 <variable>.D.8033.D.8032.D.8031._count.counter+0 S4 A32])
        (reg:SI 188)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))

(insn 83 82 84 7 arch/arm/mm/init.c:427 (set (reg:SI 0 r0)
        (reg/v/f:SI 168 [ page ])) 167 {*arm_movsi_insn} (nil))

(insn 84 83 85 7 arch/arm/mm/init.c:427 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn 85 84 86 7 arch/arm/mm/init.c:427 (parallel [
            (call (mem:SI (symbol_ref:SI ("__free_pages") [flags 0x41] <function_decl 0x10f4c580 __free_pages>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 86 85 87 7 arch/arm/mm/init.c:423 discrim 2 (set (reg/v:SI 165 [ pfn.581 ])
        (plus:SI (reg/v:SI 165 [ pfn.581 ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 87 86 88 7 arch/arm/mm/init.c:423 discrim 2 (set (reg:SI 166 [ ivtmp.563 ])
        (plus:SI (reg:SI 166 [ ivtmp.563 ])
            (const_int 32 [0x20]))) 4 {*arm_addsi3} (nil))
;; End of basic block 7 -> ( 8)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 167 169 171 172
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 167 169 171 172
;; rd  out 	(36)
6, 13, 18, 22, 23, 27, 28, 62, 67, 68, 372, 374, 376, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400


;; Succ edge  8 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 6 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u69(11){ }u70(13){ }u71(25){ }u72(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 167 169 171 172
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 171
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 167 169 171 172
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(40)
6, 13, 18, 22, 23, 27, 28, 32, 62, 65, 67, 68, 372, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400
;; rd  gen 	(1)
62
;; rd  kill	(7)
60, 61, 62, 63, 64, 65, 66

;; Pred edge  6 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%]  (fallthru,dfs_back)
(code_label 88 87 89 8 27 "" [0 uses])

(note 89 88 91 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 91 89 92 8 arch/arm/mm/init.c:423 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 165 [ pfn.581 ])
            (reg:SI 171 [ D.25487 ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 92 91 93 8 arch/arm/mm/init.c:423 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 90)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil)))
;; End of basic block 8 -> ( 7 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 167 169 171 172
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 167 169 171 172
;; rd  out 	(39)
6, 13, 18, 22, 23, 27, 28, 32, 62, 67, 68, 372, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400


;; Succ edge  7 [91.0%] 
;; Succ edge  9 [9.0%]  (fallthru)

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u76(11){ }u77(13){ }u78(25){ }u79(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 167 169 172
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 167 169 172
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(39)
6, 13, 18, 22, 23, 27, 28, 32, 62, 67, 68, 372, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400
;; rd  gen 	(1)
61
;; rd  kill	(7)
60, 61, 62, 63, 64, 65, 66

;; Pred edge  8 [9.0%]  (fallthru)
(note 93 92 94 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 94 93 95 9 arch/arm/mm/init.c:431 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 167 [ size ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 95 94 96 9 arch/arm/mm/init.c:431 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 103)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 9 -> ( 10 11)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 167 169 172
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 167 169 172
;; rd  out 	(39)
6, 13, 18, 22, 23, 27, 28, 32, 61, 67, 68, 372, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400


;; Succ edge  10 [0.0%]  (fallthru)
;; Succ edge  11 [100.0%] 

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u82(11){ }u83(13){ }u84(25){ }u85(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 167 169 172
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 189 190
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 167 169 172
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 189 190
;; live  kill	 14 [lr]
;; rd  in  	(39)
6, 13, 18, 22, 23, 27, 28, 32, 61, 67, 68, 372, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400
;; rd  gen 	(3)
0, 401, 402
;; rd  kill	(13)
0, 1, 2, 3, 4, 5, 6, 29, 30, 31, 32, 401, 402

;; Pred edge  9 [0.0%]  (fallthru)
(note 96 95 97 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 97 96 98 10 arch/arm/mm/init.c:432 (set (reg/f:SI 189)
        (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x1161a480>)) 167 {*arm_movsi_insn} (nil))

(insn 98 97 99 10 arch/arm/mm/init.c:432 (set (reg/f:SI 190)
        (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x11686560>)) 167 {*arm_movsi_insn} (nil))

(insn 99 98 100 10 arch/arm/mm/init.c:432 (set (reg:SI 0 r0)
        (reg/f:SI 189)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x1161a480>)
        (nil)))

(insn 100 99 101 10 arch/arm/mm/init.c:432 (set (reg:SI 1 r1)
        (reg/f:SI 190)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x11686560>)
        (nil)))

(insn 101 100 102 10 arch/arm/mm/init.c:432 (set (reg:SI 2 r2)
        (reg/v:SI 167 [ size ])) 167 {*arm_movsi_insn} (nil))

(call_insn 102 101 103 10 arch/arm/mm/init.c:432 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 10 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 169 172
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 169 172
;; rd  out 	(40)
0, 13, 18, 22, 23, 27, 28, 61, 67, 68, 372, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 9 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u93(11){ }u94(13){ }u95(25){ }u96(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 169 172
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 169 172
;; lr  def 	 191 192 193
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 169 172
;; live  gen 	 191 192 193
;; live  kill	
;; rd  in  	(42)
0, 6, 13, 18, 22, 23, 27, 28, 32, 61, 67, 68, 372, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402
;; rd  gen 	(3)
403, 404, 405
;; rd  kill	(3)
403, 404, 405

;; Pred edge  9 [100.0%] 
;; Pred edge  10 [100.0%]  (fallthru)
(code_label 103 102 104 11 29 "" [1 uses])

(note 104 103 105 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 105 104 106 11 arch/arm/mm/init.c:758 (set (reg/f:SI 191)
        (symbol_ref:SI ("totalram_pages") [flags 0xc0] <var_decl 0x11082840 totalram_pages>)) 167 {*arm_movsi_insn} (nil))

(insn 106 105 107 11 arch/arm/mm/init.c:758 (set (reg:SI 192)
        (minus:SI (reg:SI 172 [ totalram_pages.414 ])
            (reg/v:SI 169 [ pfn ]))) 28 {*arm_subsi3_insn} (nil))

(insn 107 106 108 11 arch/arm/mm/init.c:758 (set (reg:SI 193)
        (plus:SI (reg:SI 192)
            (reg/v:SI 165 [ pfn.581 ]))) 4 {*arm_addsi3} (nil))

(insn 108 107 114 11 arch/arm/mm/init.c:758 (set (mem/c/i:SI (reg/f:SI 191) [0 totalram_pages+0 S4 A32])
        (reg:SI 193)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 11 -> ( 12)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(45)
0, 6, 13, 18, 22, 23, 27, 28, 32, 61, 67, 68, 372, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 11 2) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u103(11){ }u104(13){ }u105(25){ }u106(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(46)
0, 6, 13, 18, 22, 23, 27, 28, 32, 61, 66, 67, 68, 372, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  11 [100.0%]  (fallthru)
;; Pred edge  2 [39.0%] 
(code_label 114 108 117 12 30 "" [1 uses])

(note 117 114 0 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 12 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(46)
0, 6, 13, 18, 22, 23, 27, 28, 32, 61, 66, 67, 68, 372, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function free_initmem (free_initmem)[0:1361]

;; 3 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10
;;
;; Loop 2
;;  header 7, latch 6
;;  depth 1, outer 0
;;  nodes: 7 6
;;
;; Loop 1
;;  header 4, latch 3
;;  depth 1, outer 0
;;  nodes: 4 3
;; 2 succs { 4 }
;; 3 succs { 4 }
;; 4 succs { 3 5 }
;; 5 succs { 7 }
;; 6 succs { 7 }
;; 7 succs { 6 8 }
;; 8 succs { 9 10 }
;; 9 succs { 10 }
;; 10 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 11 n_edges 13 count 22 (    2)

In insn 7, replacing
 (minus:SI (reg/f:SI 142)
        (reg/f:SI 143))
 with (minus:SI (symbol_ref:SI ("__init_end") [flags 0xc0] <var_decl 0x114781e0 __init_end>)
        (reg/f:SI 143))
Changes to insn 7 not recognized
 Setting REG_EQUAL note

In insn 7, replacing
 (minus:SI (reg/f:SI 142)
        (reg/f:SI 143))
 with (minus:SI (reg/f:SI 142)
        (symbol_ref:SI ("__init_begin") [flags 0xc0] <var_decl 0x11478180 __init_begin>))
Changes to insn 7 not recognized

In insn 13, replacing
 (plus:SI (reg:SI 134 [ ivtmp.624 ])
        (reg/f:SI 145))
 with (plus:SI (reg:SI 134 [ ivtmp.624 ])
        (symbol_ref:SI ("__init_begin") [flags 0xc0] <var_decl 0x11478180 __init_begin>))
Changes to insn 13 not recognized
 Setting REG_EQUAL note

In insn 15, replacing
 (reg:SI 146)
 with (const_int -402792720 [0xffffffffe7fddef0])
Changes to insn 15 not recognized
 Setting REG_EQUAL note

In insn 26, replacing
 (lshiftrt:SI (reg/f:SI 148)
        (const_int 12 [0xc]))
 with (lshiftrt:SI (const:SI (plus:SI (symbol_ref:SI ("__init_begin") [flags 0xc0] <var_decl 0x11478180 __init_begin>)
                (const_int 1073741824 [0x40000000])))
        (const_int 12 [0xc]))
Changes to insn 26 not recognized
 Setting REG_EQUAL note

In insn 28, replacing
 (lshiftrt:SI (reg/f:SI 149)
        (const_int 12 [0xc]))
 with (lshiftrt:SI (const:SI (plus:SI (symbol_ref:SI ("__init_end") [flags 0xc0] <var_decl 0x114781e0 __init_end>)
                (const_int 1073741824 [0x40000000])))
        (const_int 12 [0xc]))
Changes to insn 28 not recognized
 Setting REG_EQUAL note

In insn 43, replacing
 (reg:SI 153)
 with (const_int 1 [0x1])
Changes to insn 43 not recognized
 Setting REG_EQUAL note

In insn 60, replacing
 (reg/f:SI 154)
 with (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x1161a480>)
Changes to insn 60 not profitable

In insn 61, replacing
 (reg/f:SI 155)
 with (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x1169b720>)
Changes to insn 61 not profitable


try_optimize_cfg iteration 1


Number of successful forward propagations: 0



free_initmem

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={7d,3u} r1={7d,3u} r2={5d,1u} r3={4d} r11={1d,10u} r12={4d} r13={1d,13u} r14={4d,1u} r15={3d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={6d,3u} r25={1d,10u} r26={1d,9u} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={3d} r38={3d} r39={3d} r40={3d} r41={3d} r42={3d} r43={3d} r44={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={3d} r101={3d} r102={3d} r103={3d} r104={3d} r105={3d} r106={3d} r107={3d} r108={3d} r109={3d} r110={3d} r111={3d} r112={3d} r113={3d} r114={3d} r115={3d} r116={3d} r117={3d} r118={3d} r119={3d} r120={3d} r121={3d} r122={3d} r123={3d} r124={3d} r125={3d} r126={3d} r127={3d} r133={2d,3u} r134={2d,3u} r135={2d,2u} r136={1d,2u} r137={1d,3u} r138={1d,4u} r139={1d,2u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} 
;;    total ref usage 491{400d,91u,0e} in 48{45 regular + 3 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 24, 25, 26, 27, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370
0[0,7] 1[7,7] 2[14,5] 3[19,4] 11[23,1] 12[24,4] 13[28,1] 14[29,4] 15[33,3] 16[36,3] 17[39,3] 18[42,3] 19[45,3] 20[48,3] 21[51,3] 22[54,3] 23[57,3] 24[60,6] 25[66,1] 26[67,1] 27[68,3] 28[71,3] 29[74,3] 30[77,3] 31[80,3] 32[83,3] 33[86,3] 34[89,3] 35[92,3] 36[95,3] 37[98,3] 38[101,3] 39[104,3] 40[107,3] 41[110,3] 42[113,3] 43[116,3] 44[119,3] 45[122,3] 46[125,3] 47[128,3] 48[131,3] 49[134,3] 50[137,3] 51[140,3] 52[143,3] 53[146,3] 54[149,3] 55[152,3] 56[155,3] 57[158,3] 58[161,3] 59[164,3] 60[167,3] 61[170,3] 62[173,3] 63[176,3] 64[179,3] 65[182,3] 66[185,3] 67[188,3] 68[191,3] 69[194,3] 70[197,3] 71[200,3] 72[203,3] 73[206,3] 74[209,3] 75[212,3] 76[215,3] 77[218,3] 78[221,3] 79[224,3] 80[227,3] 81[230,3] 82[233,3] 83[236,3] 84[239,3] 85[242,3] 86[245,3] 87[248,3] 88[251,3] 89[254,3] 90[257,3] 91[260,3] 92[263,3] 93[266,3] 94[269,3] 95[272,3] 96[275,3] 97[278,3] 98[281,3] 99[284,3] 100[287,3] 101[290,3] 102[293,3] 103[296,3] 104[299,3] 105[302,3] 106[305,3] 107[308,3] 108[311,3] 109[314,3] 110[317,3] 111[320,3] 112[323,3] 113[326,3] 114[329,3] 115[332,3] 116[335,3] 117[338,3] 118[341,3] 119[344,3] 120[347,3] 121[350,3] 122[353,3] 123[356,3] 124[359,3] 125[362,3] 126[365,3] 127[368,3] 133[371,2] 134[373,2] 135[375,2] 136[377,1] 137[378,1] 138[379,1] 139[380,1] 140[381,1] 141[382,1] 142[383,1] 143[384,1] 144[385,1] 145[386,1] 146[387,1] 147[388,1] 148[389,1] 149[390,1] 150[391,1] 151[392,1] 152[393,1] 153[394,1] 154[395,1] 155[396,1] 156[397,1] 157[398,1] 158[399,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134 141 142 143
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 134 141 142 143
;; live  kill	
;; rd  in  	(10)
6, 13, 18, 22, 23, 27, 28, 32, 66, 67
;; rd  gen 	(4)
374, 382, 383, 384
;; rd  kill	(5)
373, 374, 382, 383, 384

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 6 2 arch/arm/mm/init.c:743 (set (reg/f:SI 142)
        (symbol_ref:SI ("__init_end") [flags 0xc0] <var_decl 0x114781e0 __init_end>)) 167 {*arm_movsi_insn} (nil))

(insn 6 5 7 2 arch/arm/mm/init.c:743 (set (reg/f:SI 143)
        (symbol_ref:SI ("__init_begin") [flags 0xc0] <var_decl 0x11478180 __init_begin>)) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 arch/arm/mm/init.c:743 (set (reg:SI 141 [ D.25457 ])
        (minus:SI (reg/f:SI 142)
            (reg/f:SI 143))) 28 {*arm_subsi3_insn} (expr_list:REG_EQUAL (minus:SI (symbol_ref:SI ("__init_end") [flags 0xc0] <var_decl 0x114781e0 __init_end>)
            (reg/f:SI 143))
        (nil)))

(insn 8 7 19 2 arch/arm/mm/init.c:743 (set (reg:SI 134 [ ivtmp.624 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 2 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 141
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 141
;; rd  out 	(14)
6, 13, 18, 22, 23, 27, 28, 32, 66, 67, 374, 382, 383, 384


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 4) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u6(11){ }u7(13){ }u8(25){ }u9(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 134 144 145 146
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 141
;; live  gen 	 134 144 145 146
;; live  kill	
;; rd  in  	(19)
6, 13, 18, 22, 23, 27, 28, 32, 65, 66, 67, 373, 374, 382, 383, 384, 385, 386, 387
;; rd  gen 	(4)
373, 385, 386, 387
;; rd  kill	(5)
373, 374, 385, 386, 387

;; Pred edge  4 [91.0%] 
(code_label 19 8 11 3 35 "" [1 uses])

(note 11 19 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 12 11 13 3 arch/arm/mm/init.c:445 (set (reg/f:SI 145)
        (symbol_ref:SI ("__init_begin") [flags 0xc0] <var_decl 0x11478180 __init_begin>)) 167 {*arm_movsi_insn} (nil))

(insn 13 12 14 3 arch/arm/mm/init.c:445 (set (reg/f:SI 144)
        (plus:SI (reg:SI 134 [ ivtmp.624 ])
            (reg/f:SI 145))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (plus:SI (reg:SI 134 [ ivtmp.624 ])
            (symbol_ref:SI ("__init_begin") [flags 0xc0] <var_decl 0x11478180 __init_begin>))
        (nil)))

(insn 14 13 15 3 arch/arm/mm/init.c:445 (set (reg:SI 146)
        (const_int -402792720 [0xffffffffe7fddef0])) 167 {*arm_movsi_insn} (nil))

(insn 15 14 16 3 arch/arm/mm/init.c:445 (set (mem:SI (reg/f:SI 144) [0 S4 A32])
        (reg:SI 146)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int -402792720 [0xffffffffe7fddef0])
        (nil)))

(insn 16 15 17 3 arch/arm/mm/init.c:445 (set (reg:SI 134 [ ivtmp.624 ])
        (plus:SI (reg:SI 134 [ ivtmp.624 ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (nil))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 141
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 141
;; rd  out 	(18)
6, 13, 18, 22, 23, 27, 28, 32, 65, 66, 67, 373, 382, 383, 384, 385, 386, 387


;; Succ edge  4 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u15(11){ }u16(13){ }u17(25){ }u18(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 141
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 141
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(19)
6, 13, 18, 22, 23, 27, 28, 32, 65, 66, 67, 373, 374, 382, 383, 384, 385, 386, 387
;; rd  gen 	(1)
65
;; rd  kill	(6)
60, 61, 62, 63, 64, 65

;; Pred edge  2 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%]  (fallthru,dfs_back)
(code_label 17 16 18 4 34 "" [0 uses])

(note 18 17 20 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 20 18 21 4 arch/arm/mm/init.c:732 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141 [ D.25457 ])
            (reg:SI 134 [ ivtmp.624 ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 21 20 22 4 arch/arm/mm/init.c:732 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 19)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil)))
;; End of basic block 4 -> ( 3 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 141
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 141
;; rd  out 	(19)
6, 13, 18, 22, 23, 27, 28, 32, 65, 66, 67, 373, 374, 382, 383, 384, 385, 386, 387


;; Succ edge  3 [91.0%] 
;; Succ edge  5 [9.0%]  (fallthru)

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u22(11){ }u23(13){ }u24(25){ }u25(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133 135 136 138 139 140 147 148 149 150
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133 135 136 138 139 140 147 148 149 150
;; live  kill	
;; rd  in  	(19)
6, 13, 18, 22, 23, 27, 28, 32, 65, 66, 67, 373, 374, 382, 383, 384, 385, 386, 387
;; rd  gen 	(10)
372, 376, 377, 379, 380, 381, 388, 389, 390, 391
;; rd  kill	(12)
371, 372, 375, 376, 377, 379, 380, 381, 388, 389, 390, 391

;; Pred edge  4 [9.0%]  (fallthru)
(note 22 21 23 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 23 22 24 5 arch/arm/mm/init.c:745 (set (reg/f:SI 147)
        (symbol_ref:SI ("totalram_pages") [flags 0xc0] <var_decl 0x11082840 totalram_pages>)) 167 {*arm_movsi_insn} (nil))

(insn 24 23 25 5 arch/arm/mm/init.c:745 (set (reg:SI 140 [ totalram_pages.408 ])
        (mem/c/i:SI (reg/f:SI 147) [0 totalram_pages+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 25 24 26 5 arch/arm/mm/init.c:745 (set (reg/f:SI 148)
        (const:SI (plus:SI (symbol_ref:SI ("__init_begin") [flags 0xc0] <var_decl 0x11478180 __init_begin>)
                (const_int 1073741824 [0x40000000])))) 167 {*arm_movsi_insn} (nil))

(insn 26 25 27 5 arch/arm/mm/init.c:745 (set (reg/v:SI 138 [ pfn ])
        (lshiftrt:SI (reg/f:SI 148)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_EQUAL (lshiftrt:SI (const:SI (plus:SI (symbol_ref:SI ("__init_begin") [flags 0xc0] <var_decl 0x11478180 __init_begin>)
                    (const_int 1073741824 [0x40000000])))
            (const_int 12 [0xc]))
        (nil)))

(insn 27 26 28 5 arch/arm/mm/init.c:745 (set (reg/f:SI 149)
        (const:SI (plus:SI (symbol_ref:SI ("__init_end") [flags 0xc0] <var_decl 0x114781e0 __init_end>)
                (const_int 1073741824 [0x40000000])))) 167 {*arm_movsi_insn} (nil))

(insn 28 27 29 5 arch/arm/mm/init.c:745 (set (reg:SI 139 [ D.25467 ])
        (lshiftrt:SI (reg/f:SI 149)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_EQUAL (lshiftrt:SI (const:SI (plus:SI (symbol_ref:SI ("__init_end") [flags 0xc0] <var_decl 0x114781e0 __init_end>)
                    (const_int 1073741824 [0x40000000])))
            (const_int 12 [0xc]))
        (nil)))

(insn 29 28 30 5 arch/arm/mm/init.c:421 (set (reg:SI 150)
        (minus:SI (reg:SI 139 [ D.25467 ])
            (reg/v:SI 138 [ pfn ]))) 28 {*arm_subsi3_insn} (nil))

(insn 30 29 31 5 arch/arm/mm/init.c:421 (set (reg/v:SI 136 [ size ])
        (ashift:SI (reg:SI 150)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 31 30 32 5 arch/arm/mm/init.c:421 (set (reg:SI 135 [ ivtmp.616 ])
        (ashift:SI (reg/v:SI 138 [ pfn ])
            (const_int 5 [0x5]))) 117 {*arm_shiftsi3} (nil))

(insn 32 31 51 5 arch/arm/mm/init.c:421 (set (reg/v:SI 133 [ pfn.633 ])
        (reg/v:SI 138 [ pfn ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 5 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 135 136 138 139 140
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 135 136 138 139 140
;; rd  out 	(29)
6, 13, 18, 22, 23, 27, 28, 32, 65, 66, 67, 372, 373, 374, 376, 377, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 7) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u34(11){ }u35(13){ }u36(25){ }u37(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 136 138 139 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 135 137 151 152 153
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 136 138 139 140
;; live  gen 	 0 [r0] 1 [r1] 133 135 137 151 152 153
;; live  kill	 14 [lr]
;; rd  in  	(35)
6, 13, 18, 22, 23, 27, 28, 32, 62, 66, 67, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394
;; rd  gen 	(6)
371, 375, 378, 392, 393, 394
;; rd  kill	(12)
29, 30, 31, 32, 371, 372, 375, 376, 378, 392, 393, 394

;; Pred edge  7 [91.0%] 
(code_label 51 32 35 6 37 "" [1 uses])

(note 35 51 36 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 36 35 37 6 arch/arm/mm/init.c:424 (set (reg/f:SI 151)
        (symbol_ref:SI ("mem_map") [flags 0xc0] <var_decl 0x10bfb360 mem_map>)) 167 {*arm_movsi_insn} (nil))

(insn 37 36 38 6 arch/arm/mm/init.c:424 (set (reg/f:SI 152 [ mem_map ])
        (mem/f/c/i:SI (reg/f:SI 151) [0 mem_map+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 38 37 39 6 arch/arm/mm/init.c:424 (set (reg/v/f:SI 137 [ page ])
        (plus:SI (reg/f:SI 152 [ mem_map ])
            (reg:SI 135 [ ivtmp.616 ]))) 4 {*arm_addsi3} (nil))

(insn 39 38 40 6 include/linux/page-flags.h:207 (set (reg:SI 0 r0)
        (const_int 10 [0xa])) 167 {*arm_movsi_insn} (nil))

(insn 40 39 41 6 include/linux/page-flags.h:207 (set (reg:SI 1 r1)
        (reg/v/f:SI 137 [ page ])) 167 {*arm_movsi_insn} (nil))

(call_insn 41 40 42 6 include/linux/page-flags.h:207 (parallel [
            (call (mem:SI (symbol_ref:SI ("_clear_bit") [flags 0x41] <function_decl 0x512e0080 _clear_bit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 42 41 43 6 include/linux/mm.h:417 (set (reg:SI 153)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 43 42 44 6 include/linux/mm.h:417 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ page ])
                (const_int 16 [0x10])) [0 <variable>.D.8033.D.8032.D.8031._count.counter+0 S4 A32])
        (reg:SI 153)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))

(insn 44 43 45 6 arch/arm/mm/init.c:427 (set (reg:SI 0 r0)
        (reg/v/f:SI 137 [ page ])) 167 {*arm_movsi_insn} (nil))

(insn 45 44 46 6 arch/arm/mm/init.c:427 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn 46 45 47 6 arch/arm/mm/init.c:427 (parallel [
            (call (mem:SI (symbol_ref:SI ("__free_pages") [flags 0x41] <function_decl 0x10f4c580 __free_pages>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 47 46 48 6 arch/arm/mm/init.c:423 discrim 2 (set (reg/v:SI 133 [ pfn.633 ])
        (plus:SI (reg/v:SI 133 [ pfn.633 ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 48 47 49 6 arch/arm/mm/init.c:423 discrim 2 (set (reg:SI 135 [ ivtmp.616 ])
        (plus:SI (reg:SI 135 [ ivtmp.616 ])
            (const_int 32 [0x20]))) 4 {*arm_addsi3} (nil))
;; End of basic block 6 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 135 136 138 139 140
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 136 138 139 140
;; rd  out 	(32)
6, 13, 18, 22, 23, 27, 28, 62, 66, 67, 371, 373, 374, 375, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394


;; Succ edge  7 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 5 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u53(11){ }u54(13){ }u55(25){ }u56(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 135 136 138 139 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 139
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 135 136 138 139 140
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(36)
6, 13, 18, 22, 23, 27, 28, 32, 62, 65, 66, 67, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394
;; rd  gen 	(1)
62
;; rd  kill	(6)
60, 61, 62, 63, 64, 65

;; Pred edge  5 [100.0%]  (fallthru)
;; Pred edge  6 [100.0%]  (fallthru,dfs_back)
(code_label 49 48 50 7 36 "" [0 uses])

(note 50 49 52 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 52 50 53 7 arch/arm/mm/init.c:423 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 133 [ pfn.633 ])
            (reg:SI 139 [ D.25467 ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 53 52 54 7 arch/arm/mm/init.c:423 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 51)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil)))
;; End of basic block 7 -> ( 6 8)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 135 136 138 139 140
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 135 136 138 139 140
;; rd  out 	(35)
6, 13, 18, 22, 23, 27, 28, 32, 62, 66, 67, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394


;; Succ edge  6 [91.0%] 
;; Succ edge  8 [9.0%]  (fallthru)

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u60(11){ }u61(13){ }u62(25){ }u63(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 136 138 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 136 138 140
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(35)
6, 13, 18, 22, 23, 27, 28, 32, 62, 66, 67, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394
;; rd  gen 	(1)
61
;; rd  kill	(6)
60, 61, 62, 63, 64, 65

;; Pred edge  7 [9.0%]  (fallthru)
(note 54 53 55 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 55 54 56 8 arch/arm/mm/init.c:431 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 136 [ size ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 56 55 57 8 arch/arm/mm/init.c:431 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 64)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 8 -> ( 9 10)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 136 138 140
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 136 138 140
;; rd  out 	(35)
6, 13, 18, 22, 23, 27, 28, 32, 61, 66, 67, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394


;; Succ edge  9 [100.0%]  (fallthru)
;; Succ edge  10 [0.0%] 

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u66(11){ }u67(13){ }u68(25){ }u69(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 138 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 154 155
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 138 140
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 154 155
;; live  kill	 14 [lr]
;; rd  in  	(35)
6, 13, 18, 22, 23, 27, 28, 32, 61, 66, 67, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394
;; rd  gen 	(3)
0, 395, 396
;; rd  kill	(13)
0, 1, 2, 3, 4, 5, 6, 29, 30, 31, 32, 395, 396

;; Pred edge  8 [100.0%]  (fallthru)
(note 57 56 58 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 58 57 59 9 arch/arm/mm/init.c:432 (set (reg/f:SI 154)
        (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x1161a480>)) 167 {*arm_movsi_insn} (nil))

(insn 59 58 60 9 arch/arm/mm/init.c:432 (set (reg/f:SI 155)
        (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x1169b720>)) 167 {*arm_movsi_insn} (nil))

(insn 60 59 61 9 arch/arm/mm/init.c:432 (set (reg:SI 0 r0)
        (reg/f:SI 154)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x1161a480>)
        (nil)))

(insn 61 60 62 9 arch/arm/mm/init.c:432 (set (reg:SI 1 r1)
        (reg/f:SI 155)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x1169b720>)
        (nil)))

(insn 62 61 63 9 arch/arm/mm/init.c:432 (set (reg:SI 2 r2)
        (reg/v:SI 136 [ size ])) 167 {*arm_movsi_insn} (nil))

(call_insn 63 62 64 9 arch/arm/mm/init.c:432 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 9 -> ( 10)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 138 140
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 140
;; rd  out 	(36)
0, 13, 18, 22, 23, 27, 28, 61, 66, 67, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396


;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 8 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u77(11){ }u78(13){ }u79(25){ }u80(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 138 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 140
;; lr  def 	 156 157 158
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 138 140
;; live  gen 	 156 157 158
;; live  kill	
;; rd  in  	(38)
0, 6, 13, 18, 22, 23, 27, 28, 32, 61, 66, 67, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396
;; rd  gen 	(3)
397, 398, 399
;; rd  kill	(3)
397, 398, 399

;; Pred edge  8 [0.0%] 
;; Pred edge  9 [100.0%]  (fallthru)
(code_label 64 63 65 10 38 "" [1 uses])

(note 65 64 66 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 66 65 67 10 arch/arm/mm/init.c:745 (set (reg/f:SI 156)
        (symbol_ref:SI ("totalram_pages") [flags 0xc0] <var_decl 0x11082840 totalram_pages>)) 167 {*arm_movsi_insn} (nil))

(insn 67 66 68 10 arch/arm/mm/init.c:745 (set (reg:SI 157)
        (minus:SI (reg:SI 140 [ totalram_pages.408 ])
            (reg/v:SI 138 [ pfn ]))) 28 {*arm_subsi3_insn} (nil))

(insn 68 67 69 10 arch/arm/mm/init.c:745 (set (reg:SI 158)
        (plus:SI (reg:SI 157)
            (reg/v:SI 133 [ pfn.633 ]))) 4 {*arm_addsi3} (nil))

(insn 69 68 0 10 arch/arm/mm/init.c:745 (set (mem/c/i:SI (reg/f:SI 156) [0 totalram_pages+0 S4 A32])
        (reg:SI 158)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 10 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(41)
0, 6, 13, 18, 22, 23, 27, 28, 32, 61, 66, 67, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function mem_init (mem_init)[0:1360] (unlikely executed)

;; 9 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43
;;
;; Loop 4
;;  header 42, latch 41
;;  depth 1, outer 0
;;  nodes: 42 41
;;
;; Loop 3
;;  header 39, latch 38
;;  depth 1, outer 0
;;  nodes: 39 38 37 31 35 36 33 34 32 30 29
;;
;; Loop 5
;;  header 30, latch 37
;;  depth 2, outer 3
;;  nodes: 30 37 31 35 36 33 34 32
;;
;; Loop 2
;;  header 27, latch 26
;;  depth 1, outer 0
;;  nodes: 27 26 9 21 25 17 12 16 15 13 14 11 20 10 19 18 24 22 23
;;
;; Loop 7
;;  header 24, latch 23
;;  depth 2, outer 2
;;  nodes: 24 23
;;
;; Loop 6
;;  header 20, latch 19
;;  depth 2, outer 2
;;  nodes: 20 19 11 18 17 12 16 15 13 14
;;
;; Loop 8
;;  header 15, latch 14
;;  depth 3, outer 6
;;  nodes: 15 14
;;
;; Loop 1
;;  header 7, latch 6
;;  depth 1, outer 0
;;  nodes: 7 6 3 4 5
;; 2 succs { 7 }
;; 3 succs { 4 6 }
;; 4 succs { 5 6 }
;; 5 succs { 6 }
;; 6 succs { 7 }
;; 7 succs { 3 8 }
;; 8 succs { 27 }
;; 9 succs { 26 10 }
;; 10 succs { 20 }
;; 11 succs { 19 12 }
;; 12 succs { 13 17 }
;; 13 succs { 15 }
;; 14 succs { 15 }
;; 15 succs { 14 16 }
;; 16 succs { 17 }
;; 17 succs { 26 18 }
;; 18 succs { 19 }
;; 19 succs { 20 }
;; 20 succs { 11 21 }
;; 21 succs { 22 26 }
;; 22 succs { 24 }
;; 23 succs { 24 }
;; 24 succs { 23 25 }
;; 25 succs { 26 }
;; 26 succs { 27 }
;; 27 succs { 9 28 }
;; 28 succs { 39 }
;; 29 succs { 30 }
;; 30 succs { 31 32 }
;; 31 succs { 37 }
;; 32 succs { 34 33 }
;; 33 succs { 35 }
;; 34 succs { 35 }
;; 35 succs { 36 37 }
;; 36 succs { 37 }
;; 37 succs { 30 38 }
;; 38 succs { 39 }
;; 39 succs { 29 40 }
;; 40 succs { 42 }
;; 41 succs { 42 }
;; 42 succs { 41 43 }
;; 43 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 44 n_edges 61 count 115 (  2.6)
df_worklist_dataflow_doublequeue:n_basic_blocks 44 n_edges 61 count 127 (  2.9)
df_worklist_dataflow_doublequeue:n_basic_blocks 44 n_edges 61 count 131 (    3)

In insn 15, replacing
 (reg:SI 152 [ ivtmp.752 ])
 with (const_int 0 [0x0])
Changes to insn 15 not profitable

In insn 16, replacing
 (reg:SI 152 [ ivtmp.752 ])
 with (const_int 0 [0x0])
Changes to insn 16 not profitable

In insn 20, replacing
 (reg/f:SI 227)
 with (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
Changes to insn 20 not profitable

In insn 21, replacing
 (plus:SI (reg/f:SI 227)
        (const_int 4 [0x4]))
 with (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
            (const_int 4 [0x4])))
Changes to insn 21 not profitable

In insn 33, replacing
 (subreg:SI (reg:QI 202) 0)
 with (reg:SI 203)
Changed insn 33
deferring rescan insn with uid = 33.

In insn 33, replacing
 (subreg:SI (reg:QI 204) 0)
 with (reg:SI 205)
Changed insn 33
deferring rescan insn with uid = 33.

In insn 83, replacing
 (reg/f:SI 229)
 with (symbol_ref:SI ("totalram_pages") [flags 0xc0] <var_decl 0x11082840 totalram_pages>)
Changes to insn 83 not profitable

In insn 104, replacing
 (reg/f:SI 263)
 with (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)
Changes to insn 104 not profitable

In insn 139, replacing
 (reg:SI 246)
 with (const_int 1 [0x1])
Changes to insn 139 not recognized
 Setting REG_EQUAL note

In insn 168, replacing
 (reg/f:SI 250)
 with (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)
Changes to insn 168 not profitable

In insn 194, replacing
 (reg:SI 259)
 with (const_int 1 [0x1])
Changes to insn 194 not recognized
 Setting REG_EQUAL note

In insn 217, replacing
 (reg/f:SI 263)
 with (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)
Changes to insn 217 not profitable

In insn 227, replacing
 (reg/f:SI 269)
 with (symbol_ref:SI ("totalram_pages") [flags 0xc0] <var_decl 0x11082840 totalram_pages>)
Changes to insn 227 not profitable

In insn 237, replacing
 (reg:SI 156 [ ivtmp.710 ])
 with (const_int 0 [0x0])
Changes to insn 237 not profitable

In insn 238, replacing
 (reg:SI 156 [ ivtmp.710 ])
 with (const_int 0 [0x0])
Changes to insn 238 not profitable

In insn 239, replacing
 (reg:SI 156 [ ivtmp.710 ])
 with (const_int 0 [0x0])
Changes to insn 239 not profitable

In insn 244, replacing
 (plus:SI (reg/f:SI 277)
        (const_int 4 [0x4]))
 with (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
            (const_int 4 [0x4])))
Changes to insn 244 not profitable

In insn 302, replacing
 (reg/f:SI 287)
 with (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x116e6fc0>)
Changes to insn 302 not profitable

In insn 306, replacing
 (reg:SI 289)
 with (const_int 0 [0x0])
Changes to insn 306 not recognized
 Setting REG_EQUAL note

In insn 321, replacing
 (reg/f:SI 297)
 with (symbol_ref:SI ("num_physpages") [flags 0xc0] <var_decl 0x110aed80 num_physpages>)
Changes to insn 321 not profitable

In insn 327, replacing
 (reg/f:SI 301)
 with (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x116e5440>)
Changes to insn 327 not profitable

In insn 336, replacing
 (reg/f:SI 303)
 with (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)
Changes to insn 336 not profitable

In insn 348, replacing
 (reg/f:SI 309)
 with (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x116e82a0>)
Changes to insn 348 not profitable

In insn 362, replacing
 (reg/f:SI 313)
 with (symbol_ref/v/f:SI ("*.LC7") [flags 0x82] <string_cst 0x110f07e0>)
Changes to insn 362 not profitable

In insn 374, replacing
 (reg:SI 325)
 with (const_int -1048576 [0xfffffffffff00000])
Changes to insn 374 not recognized
 Setting REG_EQUAL note

In insn 376, replacing
 (reg:SI 326)
 with (const_int -131072 [0xfffffffffffe0000])
Changes to insn 376 not recognized
 Setting REG_EQUAL note

In insn 378, replacing
 (reg:SI 327)
 with (const_int 896 [0x380])
Changes to insn 378 not recognized
 Setting REG_EQUAL note

In insn 380, replacing
 (reg:SI 328)
 with (const_int -16777216 [0xffffffffff000000])
Changes to insn 380 not recognized
 Setting REG_EQUAL note

In insn 382, replacing
 (reg:SI 329)
 with (const_int -2097152 [0xffffffffffe00000])
Changes to insn 382 not recognized
 Setting REG_EQUAL note

In insn 384, replacing
 (reg:SI 330)
 with (const_int 14 [0xe])
Changes to insn 384 not recognized
 Setting REG_EQUAL note

In insn 387, replacing
 (reg:SI 331)
 with (const_int -134217728 [0xfffffffff8000000])
Changes to insn 387 not recognized
 Setting REG_EQUAL note

In insn 392, replacing
 (reg:SI 334)
 with (const_int -1073741824 [0xffffffffc0000000])
Changes to insn 392 not recognized
 Setting REG_EQUAL note

In insn 398, replacing
 (reg:SI 337)
 with (const_int -1075838976 [0xffffffffbfe00000])
Changes to insn 398 not recognized
 Setting REG_EQUAL note

In insn 399, replacing
 (reg:SI 334)
 with (const_int -1073741824 [0xffffffffc0000000])
Changes to insn 399 not profitable

In insn 400, replacing
 (reg:SI 334)
 with (const_int -1073741824 [0xffffffffc0000000])
Changes to insn 400 not recognized
 Setting REG_EQUAL note

In insn 402, replacing
 (reg:SI 339)
 with (const_int 2 [0x2])
Changes to insn 402 not recognized
 Setting REG_EQUAL note

In insn 404, replacing
 (reg:SI 340)
 with (const_int -1090519040 [0xffffffffbf000000])
Changes to insn 404 not recognized
 Setting REG_EQUAL note

In insn 405, replacing
 (reg:SI 337)
 with (const_int -1075838976 [0xffffffffbfe00000])
Changes to insn 405 not profitable

In insn 406, replacing
 (reg:SI 337)
 with (const_int -1075838976 [0xffffffffbfe00000])
Changes to insn 406 not recognized
 Setting REG_EQUAL note

In insn 407, replacing
 (reg:SI 330)
 with (const_int 14 [0xe])
Changes to insn 407 not profitable

In insn 408, replacing
 (reg:SI 330)
 with (const_int 14 [0xe])
Changes to insn 408 not recognized
 Setting REG_EQUAL note

In insn 410, replacing
 (reg/f:SI 343)
 with (symbol_ref:SI ("_text") [flags 0xc0] <var_decl 0x113f96c0 _text>)
Changes to insn 410 not recognized
 Setting REG_EQUAL note

In insn 412, replacing
 (reg/f:SI 344)
 with (symbol_ref:SI ("_etext") [flags 0xc0] <var_decl 0x113f9780 _etext>)
Changes to insn 412 not recognized
 Setting REG_EQUAL note

In insn 414, replacing
 (reg/f:SI 343)
 with (symbol_ref:SI ("_text") [flags 0xc0] <var_decl 0x113f96c0 _text>)
Changes to insn 414 not profitable

In insn 415, replacing
 (minus:SI (reg/f:SI 346)
        (reg/f:SI 343))
 with (minus:SI (reg/f:SI 346)
        (symbol_ref:SI ("_text") [flags 0xc0] <var_decl 0x113f96c0 _text>))
Changes to insn 415 not recognized
 Setting REG_EQUAL note

In insn 415, replacing
 (minus:SI (reg/f:SI 346)
        (reg/f:SI 343))
 with (minus:SI (const:SI (plus:SI (symbol_ref:SI ("_etext") [flags 0xc0] <var_decl 0x113f9780 _etext>)
                (const_int 1023 [0x3ff])))
        (reg/f:SI 343))
Changes to insn 415 not recognized

In insn 424, replacing
 (reg/f:SI 353)
 with (symbol_ref:SI ("__init_begin") [flags 0xc0] <var_decl 0x11478180 __init_begin>)
Changes to insn 424 not recognized
 Setting REG_EQUAL note

In insn 426, replacing
 (reg/f:SI 354)
 with (symbol_ref:SI ("__init_end") [flags 0xc0] <var_decl 0x114781e0 __init_end>)
Changes to insn 426 not recognized
 Setting REG_EQUAL note

In insn 428, replacing
 (reg/f:SI 353)
 with (symbol_ref:SI ("__init_begin") [flags 0xc0] <var_decl 0x11478180 __init_begin>)
Changes to insn 428 not profitable

In insn 429, replacing
 (minus:SI (reg/f:SI 356)
        (reg/f:SI 353))
 with (minus:SI (reg/f:SI 356)
        (symbol_ref:SI ("__init_begin") [flags 0xc0] <var_decl 0x11478180 __init_begin>))
Changes to insn 429 not recognized
 Setting REG_EQUAL note

In insn 429, replacing
 (minus:SI (reg/f:SI 356)
        (reg/f:SI 353))
 with (minus:SI (const:SI (plus:SI (symbol_ref:SI ("__init_end") [flags 0xc0] <var_decl 0x114781e0 __init_end>)
                (const_int 1023 [0x3ff])))
        (reg/f:SI 353))
Changes to insn 429 not recognized

In insn 438, replacing
 (reg/f:SI 363)
 with (symbol_ref:SI ("_sdata") [flags 0xc0] <var_decl 0x11478000 _sdata>)
Changes to insn 438 not recognized
 Setting REG_EQUAL note

In insn 440, replacing
 (reg/f:SI 364)
 with (symbol_ref:SI ("_edata") [flags 0xc0] <var_decl 0x11478060 _edata>)
Changes to insn 440 not recognized
 Setting REG_EQUAL note

In insn 442, replacing
 (reg/f:SI 363)
 with (symbol_ref:SI ("_sdata") [flags 0xc0] <var_decl 0x11478000 _sdata>)
Changes to insn 442 not profitable

In insn 443, replacing
 (minus:SI (reg/f:SI 366)
        (reg/f:SI 363))
 with (minus:SI (reg/f:SI 366)
        (symbol_ref:SI ("_sdata") [flags 0xc0] <var_decl 0x11478000 _sdata>))
Changes to insn 443 not recognized
 Setting REG_EQUAL note

In insn 443, replacing
 (minus:SI (reg/f:SI 366)
        (reg/f:SI 363))
 with (minus:SI (const:SI (plus:SI (symbol_ref:SI ("_edata") [flags 0xc0] <var_decl 0x11478060 _edata>)
                (const_int 1023 [0x3ff])))
        (reg/f:SI 363))
Changes to insn 443 not recognized

In insn 452, replacing
 (reg/f:SI 373)
 with (symbol_ref:SI ("__bss_start") [flags 0xc0] <var_decl 0x114780c0 __bss_start>)
Changes to insn 452 not recognized
 Setting REG_EQUAL note

In insn 454, replacing
 (reg/f:SI 374)
 with (symbol_ref:SI ("__bss_stop") [flags 0xc0] <var_decl 0x11478120 __bss_stop>)
Changes to insn 454 not recognized
 Setting REG_EQUAL note

In insn 456, replacing
 (reg/f:SI 373)
 with (symbol_ref:SI ("__bss_start") [flags 0xc0] <var_decl 0x114780c0 __bss_start>)
Changes to insn 456 not profitable

In insn 457, replacing
 (minus:SI (reg/f:SI 376)
        (reg/f:SI 373))
 with (minus:SI (reg/f:SI 376)
        (symbol_ref:SI ("__bss_start") [flags 0xc0] <var_decl 0x114780c0 __bss_start>))
Changes to insn 457 not recognized
 Setting REG_EQUAL note

In insn 457, replacing
 (minus:SI (reg/f:SI 376)
        (reg/f:SI 373))
 with (minus:SI (const:SI (plus:SI (symbol_ref:SI ("__bss_stop") [flags 0xc0] <var_decl 0x11478120 __bss_stop>)
                (const_int 1023 [0x3ff])))
        (reg/f:SI 373))
Changes to insn 457 not recognized

In insn 465, replacing
 (reg/f:SI 324)
 with (symbol_ref/v/f:SI ("*.LC8") [flags 0x82] <string_cst 0x1161bc00>)
Changes to insn 465 not profitable


try_optimize_cfg iteration 1

deferring deletion of insn with uid = 456.
deferring deletion of insn with uid = 442.
deferring deletion of insn with uid = 428.
deferring deletion of insn with uid = 414.
deferring deletion of insn with uid = 407.
deferring deletion of insn with uid = 405.
deferring deletion of insn with uid = 399.
deferring deletion of insn with uid = 336.
deferring deletion of insn with uid = 321.
deferring deletion of insn with uid = 256.
deferring deletion of insn with uid = 227.
deferring deletion of insn with uid = 217.
deferring deletion of insn with uid = 177.
deferring deletion of insn with uid = 168.
deferring deletion of insn with uid = 104.
deferring deletion of insn with uid = 83.
deferring deletion of insn with uid = 32.
deferring deletion of insn with uid = 29.
deferring deletion of insn with uid = 20.
Deleted 19 trivially dead insns

Number of successful forward propagations: 2



mem_init

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={22d,11u} r1={21d,9u} r2={14d,2u} r3={14d,2u} r11={1d,43u} r12={12d} r13={1d,85u} r14={12d,1u} r15={11d} r16={11d} r17={11d} r18={11d} r19={11d} r20={11d} r21={11d} r22={11d} r23={11d} r24={39d,24u} r25={1d,43u} r26={1d,42u} r27={11d} r28={11d} r29={11d} r30={11d} r31={11d} r32={11d} r33={11d} r34={11d} r35={11d} r36={11d} r37={11d} r38={11d} r39={11d} r40={11d} r41={11d} r42={11d} r43={11d} r44={11d} r45={11d} r46={11d} r47={11d} r48={11d} r49={11d} r50={11d} r51={11d} r52={11d} r53={11d} r54={11d} r55={11d} r56={11d} r57={11d} r58={11d} r59={11d} r60={11d} r61={11d} r62={11d} r63={11d} r64={11d} r65={11d} r66={11d} r67={11d} r68={11d} r69={11d} r70={11d} r71={11d} r72={11d} r73={11d} r74={11d} r75={11d} r76={11d} r77={11d} r78={11d} r79={11d} r80={11d} r81={11d} r82={11d} r83={11d} r84={11d} r85={11d} r86={11d} r87={11d} r88={11d} r89={11d} r90={11d} r91={11d} r92={11d} r93={11d} r94={11d} r95={11d} r96={11d} r97={11d} r98={11d} r99={11d} r100={11d} r101={11d} r102={11d} r103={11d} r104={11d} r105={11d} r106={11d} r107={11d} r108={11d} r109={11d} r110={11d} r111={11d} r112={11d} r113={11d} r114={11d} r115={11d} r116={11d} r117={11d} r118={11d} r119={11d} r120={11d} r121={11d} r122={11d} r123={11d} r124={11d} r125={11d} r126={11d} r127={11d} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,2u} r140={1d,2u} r141={2d,1u} r142={1d,1u} r143={1d} r144={2d,3u} r145={3d,12u} r146={1d,2u} r147={1d,1u} r148={1d,7u} r149={1d,1u} r150={1d,2u} r151={1d,3u} r152={2d,4u} r153={2d,2u} r154={2d,2u} r155={1d,2u} r156={2d,5u} r157={2d,4u} r158={1d,1u} r159={1d,1u} r160={1d,2u,1d} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d} r165={1d,1u} r166={1d,1u} r167={2d,4u} r168={2d,4u} r169={1d,2u} r170={1d,2u,1d} r171={1d,2u} r172={1d,3u} r173={1d,3u} r174={1d,1u,1d} r175={2d,3u} r176={2d,2u} r177={1d,2u} r178={1d,3u} r179={1d,2u} r180={1d,2u} r181={1d,1u} r182={2d,7u} r183={2d,2u} r184={2d,2u} r185={2d,2u} r186={1d,2u} r187={1d,3u} r188={1d,1u} r189={1d,2u} r190={1d,2u} r191={1d,1u} r192={1d,1u} r193={1d,1u} r194={1d,1u} r195={1d,1u,1d} r196={1d,1u} r197={1d,1u} r198={1d} r199={1d,1u} r200={1d,1u} r201={1d,1u} r202={1d} r203={1d,1u} r204={1d} r205={1d,1u} r206={1d,1u} r207={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u,1d} r212={1d,1u,1d} r213={1d,1u} r214={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u,1d} r218={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,1u} r222={1d,1u} r223={1d,1u,1d} r224={1d,1u,1d} r225={1d,1u} r226={1d,1u} r227={1d,3u} r228={1d,1u} r229={1d,3u} r230={1d} r231={1d,1u} r232={1d,1u} r233={1d,1u} r234={1d,1u} r235={1d,1u} r236={1d,1u} r237={1d,1u} r238={1d} r239={1d,1u,1d} r240={1d,1u} r241={1d,1u} r242={1d,1u} r243={1d,1u} r244={1d,1u} r245={1d,1u} r246={1d,1u} r247={1d,1u} r248={1d,1u} r249={1d,1u} r250={1d,3u} r251={1d} r252={1d,1u} r253={1d,1u} r254={1d,1u} r255={1d,1u} r256={1d,1u} r257={1d,1u} r258={1d,1u} r259={1d,1u} r260={1d,1u} r261={1d,1u} r262={1d,1u} r263={1d,5u} r264={1d} r265={1d,1u} r266={1d,1u} r267={1d,1u} r268={1d,1u} r269={1d,3u} r270={1d,1u} r271={1d} r272={1d,1u} r273={1d,1u} r274={1d,1u} r275={1d,1u} r276={1d,1u} r277={1d,1u} r278={1d,1u} r279={1d,1u} r280={1d,1u} r281={1d,1u} r282={1d,1u} r283={1d,1u} r284={1d,1u} r285={1d,1u} r286={1d,1u} r287={1d,1u} r288={1d,1u} r289={1d,1u} r290={1d,1u} r291={1d,1u} r292={1d,1u} r293={1d,1u} r294={1d,1u} r295={1d,1u} r296={1d,1u} r297={1d,3u} r298={1d} r299={1d,1u} r300={1d,1u} r301={1d,1u} r302={1d,1u} r303={1d,3u} r304={1d} r305={1d,1u} r306={1d,1u} r307={1d,1u} r308={1d,1u} r309={1d,1u} r310={1d,1u} r311={1d,1u} r312={1d,1u} r313={1d,1u} r314={1d,1u} r315={1d,1u} r316={1d,1u} r317={1d,1u} r318={1d,1u} r319={1d,1u} r320={1d,1u} r321={1d,1u} r322={1d,1u,1d} r323={1d,1u} r324={1d,1u} r325={1d,1u} r326={1d,1u} r327={1d,1u} r328={1d,1u} r329={1d,1u} r330={1d,3u} r331={1d,1u} r332={1d,1u} r333={1d,1u} r334={1d,3u} r335={1d,1u} r336={1d,1u} r337={1d,3u} r338={1d} r339={1d,1u} r340={1d,1u} r341={1d} r342={1d} r343={1d,3u} r344={1d,1u} r345={1d,4u,2d} r346={1d,1u} r347={1d} r349={2d,1u} r350={1d,1u} r351={1d,1u} r352={1d,1u} r353={1d,3u} r354={1d,1u} r355={1d,4u,2d} r356={1d,1u} r357={1d} r359={2d,1u} r360={1d,1u} r361={1d,1u} r362={1d,1u} r363={1d,3u} r364={1d,1u} r365={1d,4u,2d} r366={1d,1u} r367={1d} r369={2d,1u} r370={1d,1u} r371={1d,1u} r372={1d,1u} r373={1d,3u} r374={1d,1u} r375={1d,4u,2d} r376={1d,1u} r377={1d} r379={2d,1u} r380={1d,1u} r381={1d,1u} r382={1d,1u} 
;;    total ref usage 2233{1612d,602u,19e} in 361{350 regular + 11 call} insns.
;; Reaching defs:

  sparse invalidated 	24
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1244, 1245, 1246, 1247, 1248, 1249, 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280, 1281, 1282, 1283, 1284, 1285, 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347
0[0,22] 1[22,21] 2[43,14] 3[57,14] 11[71,1] 12[72,12] 13[84,1] 14[85,12] 15[97,11] 16[108,11] 17[119,11] 18[130,11] 19[141,11] 20[152,11] 21[163,11] 22[174,11] 23[185,11] 24[196,39] 25[235,1] 26[236,1] 27[237,11] 28[248,11] 29[259,11] 30[270,11] 31[281,11] 32[292,11] 33[303,11] 34[314,11] 35[325,11] 36[336,11] 37[347,11] 38[358,11] 39[369,11] 40[380,11] 41[391,11] 42[402,11] 43[413,11] 44[424,11] 45[435,11] 46[446,11] 47[457,11] 48[468,11] 49[479,11] 50[490,11] 51[501,11] 52[512,11] 53[523,11] 54[534,11] 55[545,11] 56[556,11] 57[567,11] 58[578,11] 59[589,11] 60[600,11] 61[611,11] 62[622,11] 63[633,11] 64[644,11] 65[655,11] 66[666,11] 67[677,11] 68[688,11] 69[699,11] 70[710,11] 71[721,11] 72[732,11] 73[743,11] 74[754,11] 75[765,11] 76[776,11] 77[787,11] 78[798,11] 79[809,11] 80[820,11] 81[831,11] 82[842,11] 83[853,11] 84[864,11] 85[875,11] 86[886,11] 87[897,11] 88[908,11] 89[919,11] 90[930,11] 91[941,11] 92[952,11] 93[963,11] 94[974,11] 95[985,11] 96[996,11] 97[1007,11] 98[1018,11] 99[1029,11] 100[1040,11] 101[1051,11] 102[1062,11] 103[1073,11] 104[1084,11] 105[1095,11] 106[1106,11] 107[1117,11] 108[1128,11] 109[1139,11] 110[1150,11] 111[1161,11] 112[1172,11] 113[1183,11] 114[1194,11] 115[1205,11] 116[1216,11] 117[1227,11] 118[1238,11] 119[1249,11] 120[1260,11] 121[1271,11] 122[1282,11] 123[1293,11] 124[1304,11] 125[1315,11] 126[1326,11] 127[1337,11] 136[1348,1] 137[1349,1] 138[1350,1] 139[1351,1] 140[1352,1] 141[1353,2] 142[1355,1] 143[1356,1] 144[1357,2] 145[1359,3] 146[1362,1] 147[1363,1] 148[1364,1] 149[1365,1] 150[1366,1] 151[1367,1] 152[1368,2] 153[1370,2] 154[1372,2] 155[1374,1] 156[1375,2] 157[1377,2] 158[1379,1] 159[1380,1] 160[1381,1] 161[1382,1] 162[1383,1] 163[1384,1] 164[1385,1] 165[1386,1] 166[1387,1] 167[1388,2] 168[1390,2] 169[1392,1] 170[1393,1] 171[1394,1] 172[1395,1] 173[1396,1] 174[1397,1] 175[1398,2] 176[1400,2] 177[1402,1] 178[1403,1] 179[1404,1] 180[1405,1] 181[1406,1] 182[1407,2] 183[1409,2] 184[1411,2] 185[1413,2] 186[1415,1] 187[1416,1] 188[1417,1] 189[1418,1] 190[1419,1] 191[1420,1] 192[1421,1] 193[1422,1] 194[1423,1] 195[1424,1] 196[1425,1] 197[1426,1] 198[1427,1] 199[1428,1] 200[1429,1] 201[1430,1] 202[1431,1] 203[1432,1] 204[1433,1] 205[1434,1] 206[1435,1] 207[1436,1] 208[1437,1] 209[1438,1] 210[1439,1] 211[1440,1] 212[1441,1] 213[1442,1] 214[1443,1] 215[1444,1] 216[1445,1] 217[1446,1] 218[1447,1] 219[1448,1] 220[1449,1] 221[1450,1] 222[1451,1] 223[1452,1] 224[1453,1] 225[1454,1] 226[1455,1] 227[1456,1] 228[1457,1] 229[1458,1] 230[1459,1] 231[1460,1] 232[1461,1] 233[1462,1] 234[1463,1] 235[1464,1] 236[1465,1] 237[1466,1] 238[1467,1] 239[1468,1] 240[1469,1] 241[1470,1] 242[1471,1] 243[1472,1] 244[1473,1] 245[1474,1] 246[1475,1] 247[1476,1] 248[1477,1] 249[1478,1] 250[1479,1] 251[1480,1] 252[1481,1] 253[1482,1] 254[1483,1] 255[1484,1] 256[1485,1] 257[1486,1] 258[1487,1] 259[1488,1] 260[1489,1] 261[1490,1] 262[1491,1] 263[1492,1] 264[1493,1] 265[1494,1] 266[1495,1] 267[1496,1] 268[1497,1] 269[1498,1] 270[1499,1] 271[1500,1] 272[1501,1] 273[1502,1] 274[1503,1] 275[1504,1] 276[1505,1] 277[1506,1] 278[1507,1] 279[1508,1] 280[1509,1] 281[1510,1] 282[1511,1] 283[1512,1] 284[1513,1] 285[1514,1] 286[1515,1] 287[1516,1] 288[1517,1] 289[1518,1] 290[1519,1] 291[1520,1] 292[1521,1] 293[1522,1] 294[1523,1] 295[1524,1] 296[1525,1] 297[1526,1] 298[1527,1] 299[1528,1] 300[1529,1] 301[1530,1] 302[1531,1] 303[1532,1] 304[1533,1] 305[1534,1] 306[1535,1] 307[1536,1] 308[1537,1] 309[1538,1] 310[1539,1] 311[1540,1] 312[1541,1] 313[1542,1] 314[1543,1] 315[1544,1] 316[1545,1] 317[1546,1] 318[1547,1] 319[1548,1] 320[1549,1] 321[1550,1] 322[1551,1] 323[1552,1] 324[1553,1] 325[1554,1] 326[1555,1] 327[1556,1] 328[1557,1] 329[1558,1] 330[1559,1] 331[1560,1] 332[1561,1] 333[1562,1] 334[1563,1] 335[1564,1] 336[1565,1] 337[1566,1] 338[1567,1] 339[1568,1] 340[1569,1] 341[1570,1] 342[1571,1] 343[1572,1] 344[1573,1] 345[1574,1] 346[1575,1] 347[1576,1] 349[1577,2] 350[1579,1] 351[1580,1] 352[1581,1] 353[1582,1] 354[1583,1] 355[1584,1] 356[1585,1] 357[1586,1] 359[1587,2] 360[1589,1] 361[1590,1] 362[1591,1] 363[1592,1] 364[1593,1] 365[1594,1] 366[1595,1] 367[1596,1] 369[1597,2] 370[1599,1] 371[1600,1] 372[1601,1] 373[1602,1] 374[1603,1] 375[1604,1] 376[1605,1] 377[1606,1] 379[1607,2] 380[1609,1] 381[1610,1] 382[1611,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 152 175 176 193 194 195 196 197
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 152 175 176 193 194 195 196 197
;; live  kill	
;; rd  in  	(10)
21, 42, 56, 70, 71, 83, 84, 96, 235, 236
;; rd  gen 	(8)
1369, 1398, 1400, 1422, 1423, 1424, 1425, 1426
;; rd  kill	(11)
1368, 1369, 1398, 1399, 1400, 1401, 1422, 1423, 1424, 1425, 1426

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 0 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 5 6 8 2 NOTE_INSN_FUNCTION_BEG)

(insn 8 5 9 2 arch/arm/mm/init.c:595 (set (reg/f:SI 193)
        (symbol_ref:SI ("max_mapnr") [flags 0xc0] <var_decl 0x110aed20 max_mapnr>)) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 arch/arm/mm/init.c:595 (set (reg/f:SI 194)
        (symbol_ref:SI ("max_pfn") [flags 0xc0] <var_decl 0x1108fae0 max_pfn>)) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 arch/arm/mm/init.c:595 (set (reg:SI 196 [ max_pfn ])
        (mem/c/i:SI (reg/f:SI 194) [0 max_pfn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 11 10 12 2 arch/arm/mm/init.c:595 (set (reg:SI 195)
        (ashift:SI (reg:SI 196 [ max_pfn ])
            (const_int 5 [0x5]))) 117 {*arm_shiftsi3} (nil))

(insn 12 11 13 2 arch/arm/mm/init.c:595 (set (reg:SI 197)
        (ashiftrt:SI (reg:SI 195)
            (const_int 5 [0x5]))) 117 {*arm_shiftsi3} (expr_list:REG_EQUAL (div:SI (reg:SI 195)
            (const_int 32 [0x20]))
        (nil)))

(insn 13 12 14 2 arch/arm/mm/init.c:595 (set (mem/c/i:SI (reg/f:SI 193) [0 max_mapnr+0 S4 A32])
        (reg:SI 197)) 167 {*arm_movsi_insn} (nil))

(insn 14 13 15 2 arch/arm/mm/init.c:595 (set (reg:SI 152 [ ivtmp.752 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 15 14 16 2 arch/arm/mm/init.c:487 (set (reg/v:SI 176 [ i ])
        (reg:SI 152 [ ivtmp.752 ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 16 15 73 2 arch/arm/mm/init.c:480 (set (reg/v:SI 175 [ prev_bank_end ])
        (reg:SI 152 [ ivtmp.752 ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))
;; End of basic block 2 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 175 176
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 175 176
;; rd  out 	(18)
21, 42, 56, 70, 71, 83, 84, 96, 235, 236, 1369, 1398, 1400, 1422, 1423, 1424, 1425, 1426


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 7) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u12(11){ }u13(13){ }u14(25){ }u15(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 175 176 227
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 175 227
;; lr  def 	 24 [cc] 150 151 174 198 199 200 201 202 203 204 205 206 207 208
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 175 176 227
;; live  gen 	 24 [cc] 150 151 174 198 199 200 201 202 203 204 205 206 207 208
;; live  kill	
;; rd  in  	(59)
21, 42, 56, 70, 71, 83, 84, 96, 229, 235, 236, 1366, 1367, 1368, 1369, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457
;; rd  gen 	(15)
232, 1366, 1367, 1397, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437
;; rd  kill	(14)
1366, 1367, 1397, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437

;; Pred edge  7 [88.9%] 
(code_label 73 16 19 3 45 "" [1 uses])

(note 19 73 21 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 21 19 22 3 arch/arm/mm/init.c:584 (set (reg/f:SI 199)
        (plus:SI (reg/f:SI 227)
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 4 [0x4])))
        (nil)))

(insn 22 21 23 3 arch/arm/mm/init.c:584 (set (reg/f:SI 151 [ D.26350 ])
        (plus:SI (reg/f:SI 199)
            (reg:SI 152 [ ivtmp.752 ]))) 4 {*arm_addsi3} (nil))

(insn 23 22 24 3 arch/arm/mm/init.c:490 (set (reg:SI 200 [ <variable>.start ])
        (mem/s/j:SI (plus:SI (reg/f:SI 151 [ D.26350 ])
                (const_int 4 [0x4])) [0 <variable>.start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 24 23 25 3 arch/arm/mm/init.c:490 (set (reg/v:SI 174 [ bank_start ])
        (lshiftrt:SI (reg:SI 200 [ <variable>.start ])
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 25 24 26 3 arch/arm/mm/init.c:505 (set (reg:SI 201)
        (and:SI (reg/v:SI 174 [ bank_start ])
            (const_int -1021 [0xfffffffffffffc03]))) 67 {*arm_andsi3_insn} (nil))

(insn 26 25 27 3 arch/arm/mm/init.c:505 (set (reg/v:SI 150 [ bank_start.756 ])
        (and:SI (reg:SI 201)
            (const_int -4 [0xfffffffffffffffc]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg/v:SI 174 [ bank_start ])
            (const_int -1024 [0xfffffffffffffc00]))
        (nil)))

(insn 27 26 28 3 arch/arm/mm/init.c:511 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 175 [ prev_bank_end ])
            (reg/v:SI 150 [ bank_start.756 ]))) 219 {*arm_cmpsi_insn} (nil))

(insn 28 27 30 3 arch/arm/mm/init.c:511 (set (reg:SI 203)
        (ltu:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))

(insn 30 28 31 3 arch/arm/mm/init.c:511 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 175 [ prev_bank_end ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 31 30 33 3 arch/arm/mm/init.c:511 (set (reg:SI 205)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))

(insn 33 31 34 3 arch/arm/mm/init.c:511 (set (reg:SI 206)
        (and:SI (reg:SI 203)
            (reg:SI 205))) 67 {*arm_andsi3_insn} (nil))

(insn 34 33 35 3 arch/arm/mm/init.c:511 (set (reg:QI 207)
        (subreg:QI (reg:SI 206) 0)) 178 {*arm_movqi_insn} (nil))

(insn 35 34 36 3 arch/arm/mm/init.c:511 (set (reg:SI 208)
        (zero_extend:SI (reg:QI 207))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 36 35 37 3 arch/arm/mm/init.c:511 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 208)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 37 36 38 3 arch/arm/mm/init.c:511 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 59)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 3 -> ( 4 6)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 151 152 175 176
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 151 152 175 176
;; rd  out 	(59)
21, 42, 56, 70, 71, 83, 84, 96, 232, 235, 236, 1366, 1367, 1368, 1369, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457


;; Succ edge  4 [50.0%]  (fallthru)
;; Succ edge  6 [50.0%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u38(11){ }u39(13){ }u40(25){ }u41(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 151 152 175 176
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 175
;; lr  def 	 24 [cc] 177 178 179 209 210 211 212 213 214 215 216 217 218
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 151 152 175 176
;; live  gen 	 24 [cc] 177 178 179 209 210 211 212 213 214 215 216 217 218
;; live  kill	
;; rd  in  	(59)
21, 42, 56, 70, 71, 83, 84, 96, 232, 235, 236, 1366, 1367, 1368, 1369, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457
;; rd  gen 	(14)
231, 1402, 1403, 1404, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447
;; rd  kill	(13)
1402, 1403, 1404, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447

;; Pred edge  3 [50.0%]  (fallthru)
(note 38 37 39 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 39 38 40 4 arch/arm/mm/init.c:457 (set (reg/f:SI 209)
        (symbol_ref:SI ("mem_map") [flags 0xc0] <var_decl 0x10bfb360 mem_map>)) 167 {*arm_movsi_insn} (nil))

(insn 40 39 41 4 arch/arm/mm/init.c:457 (set (reg/f:SI 179 [ mem_map.375 ])
        (mem/f/c/i:SI (reg/f:SI 209) [0 mem_map+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 41 40 42 4 arch/arm/mm/init.c:464 (set (reg:SI 210)
        (ashift:SI (reg/v:SI 175 [ prev_bank_end ])
            (const_int 5 [0x5]))) 117 {*arm_shiftsi3} (nil))

(insn 42 41 43 4 arch/arm/mm/init.c:464 (set (reg:SI 211)
        (plus:SI (reg/f:SI 179 [ mem_map.375 ])
            (reg:SI 210))) 4 {*arm_addsi3} (nil))

(insn 43 42 44 4 arch/arm/mm/init.c:464 (set (reg:SI 213)
        (plus:SI (reg:SI 211)
            (const_int 4080 [0xff0]))) 4 {*arm_addsi3} (nil))

(insn 44 43 45 4 arch/arm/mm/init.c:464 (set (reg:SI 212)
        (plus:SI (reg:SI 213)
            (const_int 1073741839 [0x4000000f]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (plus:SI (reg:SI 211)
            (const_int 1073745919 [0x40000fff]))
        (nil)))

(insn 45 44 46 4 arch/arm/mm/init.c:464 (set (reg:SI 214)
        (and:SI (reg:SI 212)
            (const_int -4081 [0xfffffffffffff00f]))) 67 {*arm_andsi3_insn} (nil))

(insn 46 45 47 4 arch/arm/mm/init.c:464 (set (reg/v:SI 178 [ pg ])
        (and:SI (reg:SI 214)
            (const_int -16 [0xfffffffffffffff0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 212)
            (const_int -4096 [0xfffffffffffff000]))
        (nil)))

(insn 47 46 48 4 arch/arm/mm/init.c:465 (set (reg:SI 215)
        (ashift:SI (reg/v:SI 150 [ bank_start.756 ])
            (const_int 5 [0x5]))) 117 {*arm_shiftsi3} (nil))

(insn 48 47 49 4 arch/arm/mm/init.c:465 (set (reg:SI 216)
        (plus:SI (reg/f:SI 179 [ mem_map.375 ])
            (reg:SI 215))) 4 {*arm_addsi3} (nil))

(insn 49 48 50 4 arch/arm/mm/init.c:465 (set (reg:SI 217)
        (plus:SI (reg:SI 216)
            (const_int 1073741824 [0x40000000]))) 4 {*arm_addsi3} (nil))

(insn 50 49 51 4 arch/arm/mm/init.c:465 (set (reg:SI 218)
        (and:SI (reg:SI 217)
            (const_int -4081 [0xfffffffffffff00f]))) 67 {*arm_andsi3_insn} (nil))

(insn 51 50 52 4 arch/arm/mm/init.c:465 (set (reg/v:SI 177 [ pgend ])
        (and:SI (reg:SI 218)
            (const_int -16 [0xfffffffffffffff0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 217)
            (const_int -4096 [0xfffffffffffff000]))
        (nil)))

(insn 52 51 53 4 arch/arm/mm/init.c:471 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 178 [ pg ])
            (reg/v:SI 177 [ pgend ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 53 52 54 4 arch/arm/mm/init.c:471 (set (pc)
        (if_then_else (geu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 59)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 4 -> ( 5 6)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 152 176 177 178
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 152 176 177 178
;; rd  out 	(59)
21, 42, 56, 70, 71, 83, 84, 96, 231, 235, 236, 1366, 1367, 1368, 1369, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457


;; Succ edge  5 [29.0%]  (fallthru)
;; Succ edge  6 [71.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u62(11){ }u63(13){ }u64(25){ }u65(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 152 176 177 178
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 177 178
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 219
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 152 176 177 178
;; live  gen 	 0 [r0] 1 [r1] 219
;; live  kill	 14 [lr]
;; rd  in  	(59)
21, 42, 56, 70, 71, 83, 84, 96, 231, 235, 236, 1366, 1367, 1368, 1369, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457
;; rd  gen 	(1)
1448
;; rd  kill	(13)
85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 1448

;; Pred edge  4 [29.0%]  (fallthru)
(note 54 53 55 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 55 54 56 5 arch/arm/mm/init.c:472 (set (reg:SI 219)
        (minus:SI (reg/v:SI 177 [ pgend ])
            (reg/v:SI 178 [ pg ]))) 28 {*arm_subsi3_insn} (nil))

(insn 56 55 57 5 arch/arm/mm/init.c:472 (set (reg:SI 0 r0)
        (reg/v:SI 178 [ pg ])) 167 {*arm_movsi_insn} (nil))

(insn 57 56 58 5 arch/arm/mm/init.c:472 (set (reg:SI 1 r1)
        (reg:SI 219)) 167 {*arm_movsi_insn} (nil))

(call_insn 58 57 59 5 arch/arm/mm/init.c:472 (parallel [
            (call (mem:SI (symbol_ref:SI ("free_bootmem") [flags 0x41] <function_decl 0x11095600 free_bootmem>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 5 -> ( 6)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 152 176
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 152 176
;; rd  out 	(58)
21, 42, 56, 70, 71, 83, 84, 231, 235, 236, 1366, 1367, 1368, 1369, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457


;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 3 4 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u73(11){ }u74(13){ }u75(25){ }u76(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 152 176
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 152 176
;; lr  def 	 152 175 176 220 221 222 223 224 225 226
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 152 176
;; live  gen 	 152 175 176 220 221 222 223 224 225 226
;; live  kill	
;; rd  in  	(60)
21, 42, 56, 70, 71, 83, 84, 96, 231, 232, 235, 236, 1366, 1367, 1368, 1369, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457
;; rd  gen 	(10)
1368, 1399, 1401, 1449, 1450, 1451, 1452, 1453, 1454, 1455
;; rd  kill	(13)
1368, 1369, 1398, 1399, 1400, 1401, 1449, 1450, 1451, 1452, 1453, 1454, 1455

;; Pred edge  3 [50.0%] 
;; Pred edge  4 [71.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 59 58 60 6 44 "" [2 uses])

(note 60 59 61 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 61 60 62 6 arch/arm/mm/init.c:519 (set (reg:SI 221 [ <variable>.size ])
        (mem/s/j:SI (plus:SI (reg/f:SI 151 [ D.26350 ])
                (const_int 8 [0x8])) [0 <variable>.size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 62 61 63 6 arch/arm/mm/init.c:519 (set (reg:SI 222 [ <variable>.start ])
        (mem/s/j:SI (plus:SI (reg/f:SI 151 [ D.26350 ])
                (const_int 4 [0x4])) [0 <variable>.start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 63 62 64 6 arch/arm/mm/init.c:519 (set (reg:SI 220)
        (plus:SI (reg:SI 221 [ <variable>.size ])
            (reg:SI 222 [ <variable>.start ]))) 4 {*arm_addsi3} (nil))

(insn 64 63 65 6 arch/arm/mm/init.c:519 (set (reg:SI 223)
        (lshiftrt:SI (reg:SI 220)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 65 64 66 6 arch/arm/mm/init.c:519 (set (reg:SI 225)
        (plus:SI (reg:SI 223)
            (const_int 1020 [0x3fc]))) 4 {*arm_addsi3} (nil))

(insn 66 65 67 6 arch/arm/mm/init.c:519 (set (reg:SI 224)
        (plus:SI (reg:SI 225)
            (const_int 3 [0x3]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (plus:SI (reg:SI 223)
            (const_int 1023 [0x3ff]))
        (nil)))

(insn 67 66 68 6 arch/arm/mm/init.c:519 (set (reg:SI 226)
        (and:SI (reg:SI 224)
            (const_int -1021 [0xfffffffffffffc03]))) 67 {*arm_andsi3_insn} (nil))

(insn 68 67 69 6 arch/arm/mm/init.c:519 (set (reg/v:SI 175 [ prev_bank_end ])
        (and:SI (reg:SI 226)
            (const_int -4 [0xfffffffffffffffc]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 224)
            (const_int -1024 [0xfffffffffffffc00]))
        (nil)))

(insn 69 68 70 6 arch/arm/mm/init.c:487 (set (reg/v:SI 176 [ i ])
        (plus:SI (reg/v:SI 176 [ i ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 70 69 71 6 arch/arm/mm/init.c:487 (set (reg:SI 152 [ ivtmp.752 ])
        (plus:SI (reg:SI 152 [ ivtmp.752 ])
            (const_int 12 [0xc]))) 4 {*arm_addsi3} (nil))
;; End of basic block 6 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 175 176
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 175 176
;; rd  out 	(57)
21, 42, 56, 70, 71, 83, 84, 96, 231, 232, 235, 236, 1366, 1367, 1368, 1397, 1399, 1401, 1402, 1403, 1404, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457


;; Succ edge  7 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 2 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u90(11){ }u91(13){ }u92(25){ }u93(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 175 176
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 176
;; lr  def 	 24 [cc] 227 228
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 175 176
;; live  gen 	 24 [cc] 227 228
;; live  kill	
;; rd  in  	(60)
21, 42, 56, 70, 71, 83, 84, 96, 231, 232, 235, 236, 1366, 1367, 1368, 1369, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457
;; rd  gen 	(3)
229, 1456, 1457
;; rd  kill	(2)
1456, 1457

;; Pred edge  2 [100.0%]  (fallthru)
;; Pred edge  6 [100.0%]  (fallthru,dfs_back)
(code_label 71 70 72 7 43 "" [0 uses])

(note 72 71 74 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 74 72 75 7 arch/arm/mm/init.c:487 discrim 1 (set (reg/f:SI 227)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 75 74 76 7 arch/arm/mm/init.c:487 discrim 1 (set (reg:SI 228 [ meminfo.nr_banks ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 227)
                (const_int 4 [0x4])) [0 meminfo.nr_banks+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 76 75 77 7 arch/arm/mm/init.c:487 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 176 [ i ])
            (reg:SI 228 [ meminfo.nr_banks ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 77 76 78 7 arch/arm/mm/init.c:487 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 73)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 8889 [0x22b9])
        (nil)))
;; End of basic block 7 -> ( 3 8)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 175 176 227
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 175 176 227
;; rd  out 	(59)
21, 42, 56, 70, 71, 83, 84, 96, 229, 235, 236, 1366, 1367, 1368, 1369, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457


;; Succ edge  3 [88.9%] 
;; Succ edge  8 [11.1%]  (fallthru)

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u98(11){ }u99(13){ }u100(25){ }u101(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 167 169 191 192 229 230 231 232 233
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 167 169 191 192 229 230 231 232 233
;; live  kill	 14 [lr]
;; rd  in  	(59)
21, 42, 56, 70, 71, 83, 84, 96, 229, 235, 236, 1366, 1367, 1368, 1369, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457
;; rd  gen 	(10)
18, 1389, 1392, 1420, 1421, 1458, 1459, 1460, 1461, 1462
;; rd  kill	(44)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 1388, 1389, 1392, 1420, 1421, 1458, 1459, 1460, 1461, 1462

;; Pred edge  7 [11.1%]  (fallthru)
(note 78 77 79 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 79 78 80 8 arch/arm/mm/init.c:600 (set (reg/f:SI 229)
        (symbol_ref:SI ("totalram_pages") [flags 0xc0] <var_decl 0x11082840 totalram_pages>)) 167 {*arm_movsi_insn} (nil))

(insn 80 79 81 8 arch/arm/mm/init.c:600 (set (reg:SI 192 [ totalram_pages.389 ])
        (mem/c/i:SI (reg/f:SI 229) [0 totalram_pages+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 81 80 82 8 arch/arm/mm/init.c:600 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("free_all_bootmem") [flags 0x41] <function_decl 0x11095500 free_all_bootmem>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (nil))

(insn 82 81 84 8 arch/arm/mm/init.c:600 (set (reg:SI 191 [ D.25372 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 84 82 85 8 arch/arm/mm/init.c:600 (set (reg:SI 231)
        (plus:SI (reg:SI 191 [ D.25372 ])
            (reg:SI 192 [ totalram_pages.389 ]))) 4 {*arm_addsi3} (nil))

(insn 85 84 86 8 arch/arm/mm/init.c:600 (set (mem/c/i:SI (reg/f:SI 229) [0 totalram_pages+0 S4 A32])
        (reg:SI 231)) 167 {*arm_movsi_insn} (nil))

(insn 86 85 87 8 arch/arm/mm/init.c:532 (set (reg/f:SI 232)
        (symbol_ref:SI ("max_low_pfn") [flags 0xc0] <var_decl 0x1108fa20 max_low_pfn>)) 167 {*arm_movsi_insn} (nil))

(insn 87 86 88 8 arch/arm/mm/init.c:532 (set (reg/v:SI 169 [ start ])
        (mem/c/i:SI (reg/f:SI 232) [0 max_low_pfn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 88 87 89 8 arch/arm/mm/init.c:536 (set (reg/f:SI 233)
        (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)) 167 {*arm_movsi_insn} (nil))

(insn 89 88 215 8 arch/arm/mm/init.c:536 (set (reg/v/f:SI 167 [ mem ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 233)
                (const_int 16 [0x10])) [0 memblock.memory.regions+0 S4 A32])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 8 -> ( 27)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167 169
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167 169
;; rd  out 	(67)
18, 42, 56, 70, 71, 83, 84, 229, 235, 236, 1366, 1367, 1368, 1369, 1389, 1392, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462


;; Succ edge  27 [100.0%]  (fallthru)

;; Start of basic block ( 27) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u112(11){ }u113(13){ }u114(25){ }u115(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167 169 263
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167 169
;; lr  def 	 24 [cc] 148 170 234 235
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167 169 263
;; live  gen 	 24 [cc] 148 170 234 235
;; live  kill	
;; rd  in  	(129)
18, 42, 56, 70, 71, 83, 84, 212, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497
;; rd  gen 	(5)
227, 1364, 1393, 1463, 1464
;; rd  kill	(4)
1364, 1393, 1463, 1464

;; Pred edge  27 [91.0%] 
(code_label 215 89 92 9 56 "" [1 uses])

(note 92 215 93 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 93 92 94 9 include/linux/memblock.h:120 (set (reg:SI 170 [ D.25753 ])
        (mem/s/j:SI (reg/v/f:SI 167 [ mem ]) [0 <variable>.base+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 94 93 95 9 include/linux/memblock.h:129 (set (reg:SI 235 [ <variable>.size ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 167 [ mem ])
                (const_int 4 [0x4])) [0 <variable>.size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 95 94 96 9 include/linux/memblock.h:129 (set (reg:SI 234)
        (plus:SI (reg:SI 170 [ D.25753 ])
            (reg:SI 235 [ <variable>.size ]))) 4 {*arm_addsi3} (nil))

(insn 96 95 97 9 include/linux/memblock.h:129 (set (reg/v:SI 148 [ start.759 ])
        (lshiftrt:SI (reg:SI 234)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 97 96 98 9 arch/arm/mm/init.c:541 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 148 [ start.759 ])
            (reg/v:SI 169 [ start ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 98 97 99 9 arch/arm/mm/init.c:541 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 210)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 9 -> ( 26 10)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 167 169 170 263
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 167 169 170 263
;; rd  out 	(129)
18, 42, 56, 70, 71, 83, 84, 227, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497


;; Succ edge  26 [50.0%] 
;; Succ edge  10 [50.0%]  (fallthru)

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u124(11){ }u125(13){ }u126(25){ }u127(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 167 169 170 263
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 169 170 263
;; lr  def 	 24 [cc] 145 149 168 236 237 238
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 167 169 170 263
;; live  gen 	 145 149 168 236 237 238
;; live  kill	 24 [cc]
;; rd  in  	(129)
18, 42, 56, 70, 71, 83, 84, 227, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497
;; rd  gen 	(6)
1361, 1365, 1390, 1465, 1466, 1467
;; rd  kill	(9)
1359, 1360, 1361, 1365, 1390, 1391, 1465, 1466, 1467

;; Pred edge  9 [50.0%]  (fallthru)
(note 99 98 100 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 100 99 101 10 include/linux/memblock.h:120 (set (reg:SI 237)
        (plus:SI (reg:SI 170 [ D.25753 ])
            (const_int 4080 [0xff0]))) 4 {*arm_addsi3} (nil))

(insn 101 100 102 10 include/linux/memblock.h:120 (set (reg:SI 236)
        (plus:SI (reg:SI 237)
            (const_int 15 [0xf]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (plus:SI (reg:SI 170 [ D.25753 ])
            (const_int 4095 [0xfff]))
        (nil)))

(insn 102 101 103 10 include/linux/memblock.h:120 (set (reg/v:SI 149 [ start.758 ])
        (lshiftrt:SI (reg:SI 236)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 103 102 105 10 include/linux/memblock.h:120 (parallel [
            (set (reg/v:SI 145 [ start.762 ])
                (umax:SI (reg/v:SI 149 [ start.758 ])
                    (reg/v:SI 169 [ start ])))
            (clobber (reg:CC 24 cc))
        ]) 106 {*arm_umaxsi3} (nil))

(insn 105 103 166 10 arch/arm/mm/init.c:549 (set (reg/v/f:SI 168 [ res ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 263)
                (const_int 28 [0x1c])) [0 memblock.reserved.regions+0 S4 A32])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 10 -> ( 20)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 148 167 168 169
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 148 167 168 169
;; rd  out 	(125)
18, 42, 56, 70, 71, 83, 84, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1358, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1387, 1388, 1389, 1390, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497


;; Succ edge  20 [100.0%]  (fallthru)

;; Start of basic block ( 20) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u136(11){ }u137(13){ }u138(25){ }u139(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 148 167 168 169
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 168
;; lr  def 	 24 [cc] 146 171 239 240 241 242
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 148 167 168 169
;; live  gen 	 24 [cc] 146 171 239 240 241 242
;; live  kill	
;; rd  in  	(128)
18, 42, 56, 70, 71, 83, 84, 216, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1358, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497
;; rd  gen 	(7)
225, 1362, 1394, 1468, 1469, 1470, 1471
;; rd  kill	(6)
1362, 1394, 1468, 1469, 1470, 1471

;; Pred edge  20 [95.5%] 
(code_label 166 105 108 11 53 "" [1 uses])

(note 108 166 109 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 109 108 110 11 include/linux/memblock.h:138 (set (reg:SI 171 [ D.25749 ])
        (mem/s/j:SI (reg/v/f:SI 168 [ res ]) [0 <variable>.base+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 110 109 111 11 include/linux/memblock.h:147 (set (reg:SI 240 [ <variable>.size ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 168 [ res ])
                (const_int 4 [0x4])) [0 <variable>.size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 111 110 112 11 include/linux/memblock.h:147 (set (reg:SI 239)
        (plus:SI (reg:SI 171 [ D.25749 ])
            (reg:SI 240 [ <variable>.size ]))) 4 {*arm_addsi3} (nil))

(insn 112 111 113 11 include/linux/memblock.h:147 (set (reg:SI 242)
        (plus:SI (reg:SI 239)
            (const_int 4080 [0xff0]))) 4 {*arm_addsi3} (nil))

(insn 113 112 114 11 include/linux/memblock.h:147 (set (reg:SI 241)
        (plus:SI (reg:SI 242)
            (const_int 15 [0xf]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (plus:SI (reg:SI 239)
            (const_int 4095 [0xfff]))
        (nil)))

(insn 114 113 115 11 include/linux/memblock.h:147 (set (reg/v:SI 146 [ start.761 ])
        (lshiftrt:SI (reg:SI 241)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 115 114 116 11 arch/arm/mm/init.c:555 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 146 [ start.761 ])
            (reg/v:SI 145 [ start.762 ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 116 115 117 11 arch/arm/mm/init.c:555 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 161)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 11 -> ( 19 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 148 167 168 169 171
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 148 167 168 169 171
;; rd  out 	(128)
18, 42, 56, 70, 71, 83, 84, 225, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1358, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497


;; Succ edge  19 [50.0%] 
;; Succ edge  12 [50.0%]  (fallthru)

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u151(11){ }u152(13){ }u153(25){ }u154(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 148 167 168 169 171
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 148 171
;; lr  def 	 24 [cc] 138 139 140 147
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 148 167 168 169 171
;; live  gen 	 24 [cc] 138 139 140 147
;; live  kill	 24 [cc]
;; rd  in  	(128)
18, 42, 56, 70, 71, 83, 84, 225, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1358, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497
;; rd  gen 	(5)
221, 1350, 1351, 1352, 1363
;; rd  kill	(4)
1350, 1351, 1352, 1363

;; Pred edge  11 [50.0%]  (fallthru)
(note 117 116 118 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 118 117 119 12 include/linux/memblock.h:138 (set (reg/v:SI 147 [ start.760 ])
        (lshiftrt:SI (reg:SI 171 [ D.25749 ])
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 119 118 120 12 include/linux/memblock.h:138 (parallel [
            (set (reg/v:SI 138 [ start.770 ])
                (umax:SI (reg/v:SI 145 [ start.762 ])
                    (reg/v:SI 147 [ start.760 ])))
            (clobber (reg:CC 24 cc))
        ]) 106 {*arm_umaxsi3} (nil))

(insn 120 119 121 12 include/linux/memblock.h:138 (parallel [
            (set (reg/v:SI 140 [ start.768 ])
                (umin:SI (reg/v:SI 138 [ start.770 ])
                    (reg/v:SI 148 [ start.759 ])))
            (clobber (reg:CC 24 cc))
        ]) 107 {*arm_uminsi3} (nil))

(insn 121 120 122 12 include/linux/memblock.h:138 (parallel [
            (set (reg/v:SI 139 [ start.769 ])
                (umin:SI (reg/v:SI 146 [ start.761 ])
                    (reg/v:SI 148 [ start.759 ])))
            (clobber (reg:CC 24 cc))
        ]) 107 {*arm_uminsi3} (nil))

(insn 122 121 123 12 arch/arm/mm/init.c:563 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ start.768 ])
            (reg/v:SI 145 [ start.762 ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 123 122 124 12 arch/arm/mm/init.c:563 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 155)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
        (nil)))
;; End of basic block 12 -> ( 13 17)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 145 148 167 168 169
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 145 148 167 168 169
;; rd  out 	(128)
18, 42, 56, 70, 71, 83, 84, 221, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1358, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497


;; Succ edge  13 [72.0%]  (fallthru)
;; Succ edge  17 [28.0%] 

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u165(11){ }u166(13){ }u167(25){ }u168(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 145 148 167 168 169
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145
;; lr  def 	 144 153 166 243
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 145 148 167 168 169
;; live  gen 	 144 153 166 243
;; live  kill	
;; rd  in  	(128)
18, 42, 56, 70, 71, 83, 84, 221, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1358, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497
;; rd  gen 	(4)
1358, 1371, 1387, 1472
;; rd  kill	(6)
1357, 1358, 1370, 1371, 1387, 1472

;; Pred edge  12 [72.0%]  (fallthru)
(note 124 123 125 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 125 124 126 13 arch/arm/mm/init.c:564 (set (reg/f:SI 243)
        (symbol_ref:SI ("totalhigh_pages") [flags 0xc0] <var_decl 0x113a4600 totalhigh_pages>)) 167 {*arm_movsi_insn} (nil))

(insn 126 125 127 13 arch/arm/mm/init.c:564 (set (reg:SI 166 [ totalhigh_pages.382 ])
        (mem/c/i:SI (reg/f:SI 243) [0 totalhigh_pages+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 127 126 128 13 arch/arm/mm/init.c:564 (set (reg:SI 153 [ ivtmp.734 ])
        (ashift:SI (reg/v:SI 145 [ start.762 ])
            (const_int 5 [0x5]))) 117 {*arm_shiftsi3} (nil))

(insn 128 127 147 13 arch/arm/mm/init.c:564 (set (reg/v:SI 144 [ start.763 ])
        (reg/v:SI 145 [ start.762 ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 13 -> ( 15)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 144 145 148 153 166 167 168 169
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 144 145 148 153 166 167 168 169
;; rd  out 	(126)
18, 42, 56, 70, 71, 83, 84, 221, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1358, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1371, 1372, 1373, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497


;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 15) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u172(11){ }u173(13){ }u174(25){ }u175(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 144 145 148 153 166 167 168 169
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 153
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 144 153 172 244 245 246
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 144 145 148 153 166 167 168 169
;; live  gen 	 0 [r0] 1 [r1] 144 153 172 244 245 246
;; live  kill	 14 [lr]
;; rd  in  	(128)
18, 42, 56, 70, 71, 83, 84, 218, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1358, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497
;; rd  gen 	(6)
1357, 1370, 1395, 1473, 1474, 1475
;; rd  kill	(20)
85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 1357, 1358, 1370, 1371, 1395, 1473, 1474, 1475

;; Pred edge  15 [91.0%] 
(code_label 147 128 131 14 52 "" [1 uses])

(note 131 147 132 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 132 131 133 14 arch/arm/mm/init.c:424 (set (reg/f:SI 244)
        (symbol_ref:SI ("mem_map") [flags 0xc0] <var_decl 0x10bfb360 mem_map>)) 167 {*arm_movsi_insn} (nil))

(insn 133 132 134 14 arch/arm/mm/init.c:424 (set (reg/f:SI 245 [ mem_map ])
        (mem/f/c/i:SI (reg/f:SI 244) [0 mem_map+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 134 133 135 14 arch/arm/mm/init.c:424 (set (reg/v/f:SI 172 [ page ])
        (plus:SI (reg/f:SI 245 [ mem_map ])
            (reg:SI 153 [ ivtmp.734 ]))) 4 {*arm_addsi3} (nil))

(insn 135 134 136 14 include/linux/page-flags.h:207 (set (reg:SI 0 r0)
        (const_int 10 [0xa])) 167 {*arm_movsi_insn} (nil))

(insn 136 135 137 14 include/linux/page-flags.h:207 (set (reg:SI 1 r1)
        (reg/v/f:SI 172 [ page ])) 167 {*arm_movsi_insn} (nil))

(call_insn 137 136 138 14 include/linux/page-flags.h:207 (parallel [
            (call (mem:SI (symbol_ref:SI ("_clear_bit") [flags 0x41] <function_decl 0x512e0080 _clear_bit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 138 137 139 14 include/linux/mm.h:417 (set (reg:SI 246)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 139 138 140 14 include/linux/mm.h:417 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 172 [ page ])
                (const_int 16 [0x10])) [0 <variable>.D.8033.D.8032.D.8031._count.counter+0 S4 A32])
        (reg:SI 246)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))

(insn 140 139 141 14 arch/arm/mm/init.c:427 (set (reg:SI 0 r0)
        (reg/v/f:SI 172 [ page ])) 167 {*arm_movsi_insn} (nil))

(insn 141 140 142 14 arch/arm/mm/init.c:427 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn 142 141 143 14 arch/arm/mm/init.c:427 (parallel [
            (call (mem:SI (symbol_ref:SI ("__free_pages") [flags 0x41] <function_decl 0x10f4c580 __free_pages>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 143 142 144 14 arch/arm/mm/init.c:423 discrim 2 (set (reg/v:SI 144 [ start.763 ])
        (plus:SI (reg/v:SI 144 [ start.763 ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 144 143 145 14 arch/arm/mm/init.c:423 discrim 2 (set (reg:SI 153 [ ivtmp.734 ])
        (plus:SI (reg:SI 153 [ ivtmp.734 ])
            (const_int 32 [0x20]))) 4 {*arm_addsi3} (nil))
;; End of basic block 14 -> ( 15)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 144 145 148 153 166 167 168 169
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 144 145 148 153 166 167 168 169
;; rd  out 	(126)
18, 42, 56, 70, 71, 83, 84, 218, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1372, 1373, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497


;; Succ edge  15 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 13 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u191(11){ }u192(13){ }u193(25){ }u194(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 144 145 148 153 166 167 168 169
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 144
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 144 145 148 153 166 167 168 169
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(129)
18, 42, 56, 70, 71, 83, 84, 218, 221, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1358, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497
;; rd  gen 	(1)
218
;; rd  kill	(0)


;; Pred edge  13 [100.0%]  (fallthru)
;; Pred edge  14 [100.0%]  (fallthru,dfs_back)
(code_label 145 144 146 15 51 "" [0 uses])

(note 146 145 148 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 148 146 149 15 arch/arm/mm/init.c:423 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 144 [ start.763 ])
            (reg/v:SI 140 [ start.768 ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 149 148 150 15 arch/arm/mm/init.c:423 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 147)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil)))
;; End of basic block 15 -> ( 14 16)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 144 145 148 153 166 167 168 169
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 144 145 148 153 166 167 168 169
;; rd  out 	(128)
18, 42, 56, 70, 71, 83, 84, 218, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1358, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497


;; Succ edge  14 [91.0%] 
;; Succ edge  16 [9.0%]  (fallthru)

;; Start of basic block ( 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u198(11){ }u199(13){ }u200(25){ }u201(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 144 145 148 166 167 168 169
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145 166
;; lr  def 	 247 248 249
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 144 145 148 166 167 168 169
;; live  gen 	 247 248 249
;; live  kill	
;; rd  in  	(128)
18, 42, 56, 70, 71, 83, 84, 218, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1358, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497
;; rd  gen 	(3)
1476, 1477, 1478
;; rd  kill	(3)
1476, 1477, 1478

;; Pred edge  15 [9.0%]  (fallthru)
(note 150 149 151 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 151 150 152 16 arch/arm/mm/init.c:564 (set (reg/f:SI 247)
        (symbol_ref:SI ("totalhigh_pages") [flags 0xc0] <var_decl 0x113a4600 totalhigh_pages>)) 167 {*arm_movsi_insn} (nil))

(insn 152 151 153 16 arch/arm/mm/init.c:564 (set (reg:SI 248)
        (minus:SI (reg:SI 166 [ totalhigh_pages.382 ])
            (reg/v:SI 145 [ start.762 ]))) 28 {*arm_subsi3_insn} (nil))

(insn 153 152 154 16 arch/arm/mm/init.c:564 (set (reg:SI 249)
        (plus:SI (reg:SI 248)
            (reg/v:SI 144 [ start.763 ]))) 4 {*arm_addsi3} (nil))

(insn 154 153 155 16 arch/arm/mm/init.c:564 (set (mem/c/i:SI (reg/f:SI 247) [0 totalhigh_pages+0 S4 A32])
        (reg:SI 249)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 16 -> ( 17)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 148 167 168 169
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 148 167 168 169
;; rd  out 	(128)
18, 42, 56, 70, 71, 83, 84, 218, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1358, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497


;; Succ edge  17 [100.0%]  (fallthru)

;; Start of basic block ( 12 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u208(11){ }u209(13){ }u210(25){ }u211(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 148 167 168 169
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 148
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 148 167 168 169
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(129)
18, 42, 56, 70, 71, 83, 84, 218, 221, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1358, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497
;; rd  gen 	(1)
217
;; rd  kill	(0)


;; Pred edge  12 [28.0%] 
;; Pred edge  16 [100.0%]  (fallthru)
(code_label 155 154 156 17 50 "" [1 uses])

(note 156 155 157 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 157 156 158 17 arch/arm/mm/init.c:567 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 139 [ start.769 ])
            (reg/v:SI 148 [ start.759 ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 158 157 159 17 arch/arm/mm/init.c:567 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 210)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 450 [0x1c2])
        (nil)))
;; End of basic block 17 -> ( 26 18)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 148 167 168 169
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 148 167 168 169
;; rd  out 	(128)
18, 42, 56, 70, 71, 83, 84, 217, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1358, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497


;; Succ edge  26 [4.5%] 
;; Succ edge  18 [95.5%]  (fallthru)

;; Start of basic block ( 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u215(11){ }u216(13){ }u217(25){ }u218(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 148 167 168 169
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 145
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 148 167 168 169
;; live  gen 	 145
;; live  kill	
;; rd  in  	(128)
18, 42, 56, 70, 71, 83, 84, 217, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1358, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497
;; rd  gen 	(1)
1360
;; rd  kill	(3)
1359, 1360, 1361

;; Pred edge  17 [95.5%]  (fallthru)
(note 159 158 160 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 160 159 161 18 arch/arm/mm/init.c:567 (set (reg/v:SI 145 [ start.762 ])
        (reg/v:SI 139 [ start.769 ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 18 -> ( 19)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 148 167 168 169
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 148 167 168 169
;; rd  out 	(127)
18, 42, 56, 70, 71, 83, 84, 217, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1358, 1360, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497


;; Succ edge  19 [100.0%]  (fallthru)

;; Start of basic block ( 11 18) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u220(11){ }u221(13){ }u222(25){ }u223(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 148 167 168 169
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 168
;; lr  def 	 168
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 148 167 168 169
;; live  gen 	 168
;; live  kill	
;; rd  in  	(129)
18, 42, 56, 70, 71, 83, 84, 217, 225, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1358, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497
;; rd  gen 	(1)
1391
;; rd  kill	(2)
1390, 1391

;; Pred edge  11 [50.0%] 
;; Pred edge  18 [100.0%]  (fallthru)
(code_label 161 160 162 19 49 "" [1 uses])

(note 162 161 163 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 163 162 164 19 arch/arm/mm/init.c:549 (set (reg/v/f:SI 168 [ res ])
        (plus:SI (reg/v/f:SI 168 [ res ])
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))
;; End of basic block 19 -> ( 20)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 148 167 168 169
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 148 167 168 169
;; rd  out 	(128)
18, 42, 56, 70, 71, 83, 84, 217, 225, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1358, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1387, 1388, 1389, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497


;; Succ edge  20 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 10 19) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u225(11){ }u226(13){ }u227(25){ }u228(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 148 167 168 169
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 168
;; lr  def 	 24 [cc] 250 251 252 253 254 255
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 148 167 168 169
;; live  gen 	 24 [cc] 250 251 252 253 254 255
;; live  kill	
;; rd  in  	(129)
18, 42, 56, 70, 71, 83, 84, 217, 225, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1358, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497
;; rd  gen 	(7)
216, 1479, 1480, 1481, 1482, 1483, 1484
;; rd  kill	(6)
1479, 1480, 1481, 1482, 1483, 1484

;; Pred edge  10 [100.0%]  (fallthru)
;; Pred edge  19 [100.0%]  (fallthru,dfs_back)
(code_label 164 163 165 20 48 "" [0 uses])

(note 165 164 167 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 167 165 169 20 arch/arm/mm/init.c:549 discrim 1 (set (reg/f:SI 250)
        (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)) 167 {*arm_movsi_insn} (nil))

(insn 169 167 170 20 arch/arm/mm/init.c:549 discrim 1 (set (reg:SI 253 [ memblock.reserved.cnt ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 250)
                (const_int 20 [0x14])) [0 memblock.reserved.cnt+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 170 169 171 20 arch/arm/mm/init.c:549 discrim 1 (set (reg:SI 252)
        (ashift:SI (reg:SI 253 [ memblock.reserved.cnt ])
            (const_int 3 [0x3]))) 117 {*arm_shiftsi3} (nil))

(insn 171 170 172 20 arch/arm/mm/init.c:549 discrim 1 (set (reg/f:SI 255 [ memblock.reserved.regions ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 250)
                (const_int 28 [0x1c])) [0 memblock.reserved.regions+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 172 171 173 20 arch/arm/mm/init.c:549 discrim 1 (set (reg:SI 254)
        (plus:SI (reg/f:SI 255 [ memblock.reserved.regions ])
            (reg:SI 252))) 4 {*arm_addsi3} (nil))

(insn 173 172 174 20 arch/arm/mm/init.c:549 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 168 [ res ])
            (reg:SI 254))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 174 173 175 20 arch/arm/mm/init.c:549 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 166)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
        (nil)))
;; End of basic block 20 -> ( 11 21)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 148 167 168 169
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 148 167 168 169
;; rd  out 	(128)
18, 42, 56, 70, 71, 83, 84, 216, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1358, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497


;; Succ edge  11 [95.5%] 
;; Succ edge  21 [4.5%]  (fallthru)

;; Start of basic block ( 20) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u238(11){ }u239(13){ }u240(25){ }u241(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 148 167 169
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 148
;; lr  def 	 24 [cc] 137 143
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 148 167 169
;; live  gen 	 24 [cc] 137 143
;; live  kill	
;; rd  in  	(128)
18, 42, 56, 70, 71, 83, 84, 216, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1358, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497
;; rd  gen 	(3)
200, 1349, 1356
;; rd  kill	(2)
1349, 1356

;; Pred edge  20 [4.5%]  (fallthru)
(note 175 174 176 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 176 175 178 21 arch/arm/mm/init.c:549 discrim 1 (set (reg/v:SI 137 [ start.772 ])
        (reg/v:SI 145 [ start.762 ])) 167 {*arm_movsi_insn} (nil))

(insn 178 176 179 21 arch/arm/mm/init.c:572 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 145 [ start.762 ])
            (reg/v:SI 148 [ start.759 ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 179 178 180 21 arch/arm/mm/init.c:572 (set (pc)
        (if_then_else (geu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 210)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2628 [0xa44])
        (nil)))
;; End of basic block 21 -> ( 22 26)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 145 148 167 169
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 145 148 167 169
;; rd  out 	(128)
18, 42, 56, 70, 71, 83, 84, 200, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1358, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497


;; Succ edge  22 [73.7%]  (fallthru)
;; Succ edge  26 [26.3%] 

;; Start of basic block ( 21) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u247(11){ }u248(13){ }u249(25){ }u250(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 145 148 167 169
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145
;; lr  def 	 142 154 256
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 145 148 167 169
;; live  gen 	 142 154 256
;; live  kill	
;; rd  in  	(128)
18, 42, 56, 70, 71, 83, 84, 200, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1358, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497
;; rd  gen 	(3)
1355, 1372, 1485
;; rd  kill	(4)
1355, 1372, 1373, 1485

;; Pred edge  21 [73.7%]  (fallthru)
(note 180 179 181 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 181 180 182 22 arch/arm/mm/init.c:573 (set (reg/f:SI 256)
        (symbol_ref:SI ("totalhigh_pages") [flags 0xc0] <var_decl 0x113a4600 totalhigh_pages>)) 167 {*arm_movsi_insn} (nil))

(insn 182 181 183 22 arch/arm/mm/init.c:573 (set (reg:SI 142 [ totalhigh_pages.765 ])
        (mem/c/i:SI (reg/f:SI 256) [0 totalhigh_pages+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 183 182 202 22 arch/arm/mm/init.c:573 (set (reg:SI 154 [ ivtmp.722 ])
        (ashift:SI (reg/v:SI 145 [ start.762 ])
            (const_int 5 [0x5]))) 117 {*arm_shiftsi3} (nil))
;; End of basic block 22 -> ( 24)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 142 145 148 154 167 169
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 142 145 148 154 167 169
;; rd  out 	(127)
18, 42, 56, 70, 71, 83, 84, 200, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1358, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497


;; Succ edge  24 [100.0%]  (fallthru)

;; Start of basic block ( 24) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u253(11){ }u254(13){ }u255(25){ }u256(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 142 145 148 154 167 169
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 145 154 173 257 258 259
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 142 145 148 154 167 169
;; live  gen 	 0 [r0] 1 [r1] 145 154 173 257 258 259
;; live  kill	 14 [lr]
;; rd  in  	(129)
18, 42, 56, 70, 71, 83, 84, 213, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497
;; rd  gen 	(6)
1359, 1373, 1396, 1486, 1487, 1488
;; rd  kill	(21)
85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 1359, 1360, 1361, 1372, 1373, 1396, 1486, 1487, 1488

;; Pred edge  24 [91.0%] 
(code_label 202 183 186 23 55 "" [1 uses])

(note 186 202 187 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 187 186 188 23 arch/arm/mm/init.c:424 (set (reg/f:SI 257)
        (symbol_ref:SI ("mem_map") [flags 0xc0] <var_decl 0x10bfb360 mem_map>)) 167 {*arm_movsi_insn} (nil))

(insn 188 187 189 23 arch/arm/mm/init.c:424 (set (reg/f:SI 258 [ mem_map ])
        (mem/f/c/i:SI (reg/f:SI 257) [0 mem_map+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 189 188 190 23 arch/arm/mm/init.c:424 (set (reg/v/f:SI 173 [ page ])
        (plus:SI (reg/f:SI 258 [ mem_map ])
            (reg:SI 154 [ ivtmp.722 ]))) 4 {*arm_addsi3} (nil))

(insn 190 189 191 23 include/linux/page-flags.h:207 (set (reg:SI 0 r0)
        (const_int 10 [0xa])) 167 {*arm_movsi_insn} (nil))

(insn 191 190 192 23 include/linux/page-flags.h:207 (set (reg:SI 1 r1)
        (reg/v/f:SI 173 [ page ])) 167 {*arm_movsi_insn} (nil))

(call_insn 192 191 193 23 include/linux/page-flags.h:207 (parallel [
            (call (mem:SI (symbol_ref:SI ("_clear_bit") [flags 0x41] <function_decl 0x512e0080 _clear_bit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 193 192 194 23 include/linux/mm.h:417 (set (reg:SI 259)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 194 193 195 23 include/linux/mm.h:417 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 173 [ page ])
                (const_int 16 [0x10])) [0 <variable>.D.8033.D.8032.D.8031._count.counter+0 S4 A32])
        (reg:SI 259)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))

(insn 195 194 196 23 arch/arm/mm/init.c:427 (set (reg:SI 0 r0)
        (reg/v/f:SI 173 [ page ])) 167 {*arm_movsi_insn} (nil))

(insn 196 195 197 23 arch/arm/mm/init.c:427 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn 197 196 198 23 arch/arm/mm/init.c:427 (parallel [
            (call (mem:SI (symbol_ref:SI ("__free_pages") [flags 0x41] <function_decl 0x10f4c580 __free_pages>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 198 197 199 23 arch/arm/mm/init.c:423 discrim 2 (set (reg/v:SI 145 [ start.762 ])
        (plus:SI (reg/v:SI 145 [ start.762 ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 199 198 200 23 arch/arm/mm/init.c:423 discrim 2 (set (reg:SI 154 [ ivtmp.722 ])
        (plus:SI (reg:SI 154 [ ivtmp.722 ])
            (const_int 32 [0x20]))) 4 {*arm_addsi3} (nil))
;; End of basic block 23 -> ( 24)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 142 145 148 154 167 169
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 142 145 148 154 167 169
;; rd  out 	(126)
18, 42, 56, 70, 71, 83, 84, 213, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1358, 1359, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1373, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497


;; Succ edge  24 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 22 23) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u272(11){ }u273(13){ }u274(25){ }u275(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 142 145 148 154 167 169
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 148
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 142 145 148 154 167 169
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(130)
18, 42, 56, 70, 71, 83, 84, 200, 213, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497
;; rd  gen 	(1)
213
;; rd  kill	(0)


;; Pred edge  22 [100.0%]  (fallthru)
;; Pred edge  23 [100.0%]  (fallthru,dfs_back)
(code_label 200 199 201 24 54 "" [0 uses])

(note 201 200 203 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 203 201 204 24 arch/arm/mm/init.c:423 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 145 [ start.762 ])
            (reg/v:SI 148 [ start.759 ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 204 203 205 24 arch/arm/mm/init.c:423 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 202)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil)))
;; End of basic block 24 -> ( 23 25)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 142 145 148 154 167 169
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 142 145 148 154 167 169
;; rd  out 	(129)
18, 42, 56, 70, 71, 83, 84, 213, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497


;; Succ edge  23 [91.0%] 
;; Succ edge  25 [9.0%]  (fallthru)

;; Start of basic block ( 24) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u279(11){ }u280(13){ }u281(25){ }u282(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 142 148 167 169
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 142 148
;; lr  def 	 260 261 262
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 142 148 167 169
;; live  gen 	 260 261 262
;; live  kill	
;; rd  in  	(129)
18, 42, 56, 70, 71, 83, 84, 213, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497
;; rd  gen 	(3)
1489, 1490, 1491
;; rd  kill	(3)
1489, 1490, 1491

;; Pred edge  24 [9.0%]  (fallthru)
(note 205 204 206 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 206 205 207 25 arch/arm/mm/init.c:573 (set (reg/f:SI 260)
        (symbol_ref:SI ("totalhigh_pages") [flags 0xc0] <var_decl 0x113a4600 totalhigh_pages>)) 167 {*arm_movsi_insn} (nil))

(insn 207 206 208 25 arch/arm/mm/init.c:573 (set (reg:SI 261)
        (plus:SI (reg/v:SI 148 [ start.759 ])
            (reg:SI 142 [ totalhigh_pages.765 ]))) 4 {*arm_addsi3} (nil))

(insn 208 207 209 25 arch/arm/mm/init.c:573 (set (reg:SI 262)
        (minus:SI (reg:SI 261)
            (reg/v:SI 137 [ start.772 ]))) 28 {*arm_subsi3_insn} (nil))

(insn 209 208 210 25 arch/arm/mm/init.c:573 (set (mem/c/i:SI (reg/f:SI 260) [0 totalhigh_pages+0 S4 A32])
        (reg:SI 262)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 25 -> ( 26)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167 169
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167 169
;; rd  out 	(129)
18, 42, 56, 70, 71, 83, 84, 213, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497


;; Succ edge  26 [100.0%]  (fallthru)

;; Start of basic block ( 9 21 25 17) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u289(11){ }u290(13){ }u291(25){ }u292(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167 169
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167
;; lr  def 	 167
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167 169
;; live  gen 	 167
;; live  kill	
;; rd  in  	(132)
18, 42, 56, 70, 71, 83, 84, 200, 213, 217, 227, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497
;; rd  gen 	(1)
1388
;; rd  kill	(2)
1388, 1389

;; Pred edge  9 [50.0%] 
;; Pred edge  21 [26.3%] 
;; Pred edge  25 [100.0%]  (fallthru)
;; Pred edge  17 [4.5%] 
(code_label 210 209 211 26 47 "" [3 uses])

(note 211 210 212 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 212 211 213 26 arch/arm/mm/init.c:536 (set (reg/v/f:SI 167 [ mem ])
        (plus:SI (reg/v/f:SI 167 [ mem ])
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))
;; End of basic block 26 -> ( 27)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167 169
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167 169
;; rd  out 	(131)
18, 42, 56, 70, 71, 83, 84, 200, 213, 217, 227, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1387, 1388, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497


;; Succ edge  27 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 8 26) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u294(11){ }u295(13){ }u296(25){ }u297(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167 169
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167
;; lr  def 	 24 [cc] 263 264 265 266 267 268
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167 169
;; live  gen 	 24 [cc] 263 264 265 266 267 268
;; live  kill	
;; rd  in  	(133)
18, 42, 56, 70, 71, 83, 84, 200, 213, 217, 227, 229, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497
;; rd  gen 	(7)
212, 1492, 1493, 1494, 1495, 1496, 1497
;; rd  kill	(6)
1492, 1493, 1494, 1495, 1496, 1497

;; Pred edge  8 [100.0%]  (fallthru)
;; Pred edge  26 [100.0%]  (fallthru,dfs_back)
(code_label 213 212 214 27 46 "" [0 uses])

(note 214 213 216 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 216 214 218 27 arch/arm/mm/init.c:536 discrim 1 (set (reg/f:SI 263)
        (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)) 167 {*arm_movsi_insn} (nil))

(insn 218 216 219 27 arch/arm/mm/init.c:536 discrim 1 (set (reg:SI 266 [ memblock.memory.cnt ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 263)
                (const_int 8 [0x8])) [0 memblock.memory.cnt+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 219 218 220 27 arch/arm/mm/init.c:536 discrim 1 (set (reg:SI 265)
        (ashift:SI (reg:SI 266 [ memblock.memory.cnt ])
            (const_int 3 [0x3]))) 117 {*arm_shiftsi3} (nil))

(insn 220 219 221 27 arch/arm/mm/init.c:536 discrim 1 (set (reg/f:SI 268 [ memblock.memory.regions ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 263)
                (const_int 16 [0x10])) [0 memblock.memory.regions+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 221 220 222 27 arch/arm/mm/init.c:536 discrim 1 (set (reg:SI 267)
        (plus:SI (reg/f:SI 268 [ memblock.memory.regions ])
            (reg:SI 265))) 4 {*arm_addsi3} (nil))

(insn 222 221 223 27 arch/arm/mm/init.c:536 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 167 [ mem ])
            (reg:SI 267))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 223 222 224 27 arch/arm/mm/init.c:536 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 215)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil)))
;; End of basic block 27 -> ( 9 28)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167 169 263
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167 169 263
;; rd  out 	(129)
18, 42, 56, 70, 71, 83, 84, 212, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497


;; Succ edge  9 [91.0%] 
;; Succ edge  28 [9.0%]  (fallthru)

;; Start of basic block ( 27) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u307(11){ }u308(13){ }u309(25){ }u310(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 156 183 184 185 188 189 269 270 271 272 273 274 275 276
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 156 183 184 185 188 189 269 270 271 272 273 274 275 276
;; live  kill	
;; rd  in  	(129)
18, 42, 56, 70, 71, 83, 84, 212, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497
;; rd  gen 	(14)
1376, 1409, 1411, 1413, 1417, 1418, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505
;; rd  kill	(18)
1375, 1376, 1409, 1410, 1411, 1412, 1413, 1414, 1417, 1418, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505

;; Pred edge  27 [9.0%]  (fallthru)
(note 224 223 225 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 225 224 226 28 arch/arm/mm/init.c:575 (set (reg/f:SI 269)
        (symbol_ref:SI ("totalram_pages") [flags 0xc0] <var_decl 0x11082840 totalram_pages>)) 167 {*arm_movsi_insn} (nil))

(insn 226 225 228 28 arch/arm/mm/init.c:575 (set (reg/f:SI 270)
        (symbol_ref:SI ("totalhigh_pages") [flags 0xc0] <var_decl 0x113a4600 totalhigh_pages>)) 167 {*arm_movsi_insn} (nil))

(insn 228 226 229 28 arch/arm/mm/init.c:575 (set (reg:SI 272 [ totalhigh_pages ])
        (mem/c/i:SI (reg/f:SI 270) [0 totalhigh_pages+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 229 228 230 28 arch/arm/mm/init.c:575 (set (reg:SI 273 [ totalram_pages ])
        (mem/c/i:SI (reg/f:SI 269) [0 totalram_pages+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 230 229 231 28 arch/arm/mm/init.c:575 (set (reg:SI 274)
        (plus:SI (reg:SI 272 [ totalhigh_pages ])
            (reg:SI 273 [ totalram_pages ]))) 4 {*arm_addsi3} (nil))

(insn 231 230 232 28 arch/arm/mm/init.c:575 (set (mem/c/i:SI (reg/f:SI 269) [0 totalram_pages+0 S4 A32])
        (reg:SI 274)) 167 {*arm_movsi_insn} (nil))

(insn 232 231 233 28 arch/arm/mm/init.c:612 discrim 1 (set (reg/f:SI 275)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 233 232 234 28 arch/arm/mm/init.c:612 discrim 1 (set (reg:SI 188 [ D.25389 ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 275)
                (const_int 4 [0x4])) [0 meminfo.nr_banks+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 234 233 235 28 arch/arm/mm/init.c:620 (set (reg/f:SI 276)
        (symbol_ref:SI ("mem_map") [flags 0xc0] <var_decl 0x10bfb360 mem_map>)) 167 {*arm_movsi_insn} (nil))

(insn 235 234 236 28 arch/arm/mm/init.c:620 (set (reg/f:SI 189 [ mem_map.392 ])
        (mem/f/c/i:SI (reg/f:SI 276) [0 mem_map+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 236 235 237 28 arch/arm/mm/init.c:620 (set (reg:SI 156 [ ivtmp.710 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 237 236 238 28 arch/arm/mm/init.c:612 (set (reg/v:SI 183 [ i ])
        (reg:SI 156 [ ivtmp.710 ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 238 237 239 28 arch/arm/mm/init.c:610 (set (reg/v:SI 184 [ free_pages ])
        (reg:SI 156 [ ivtmp.710 ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 239 238 297 28 arch/arm/mm/init.c:610 (set (reg/v:SI 185 [ reserved_pages ])
        (reg:SI 156 [ ivtmp.710 ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))
;; End of basic block 28 -> ( 39)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 183 184 185 188 189
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 183 184 185 188 189
;; rd  out 	(143)
18, 42, 56, 70, 71, 83, 84, 212, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1376, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1409, 1411, 1413, 1417, 1418, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505


;; Succ edge  39 [100.0%]  (fallthru)

;; Start of basic block ( 39) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u323(11){ }u324(13){ }u325(25){ }u326(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 183 184 185 188 189
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 189
;; lr  def 	 155 181 182 190 277 278 279 280 281 282 283 284
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 183 184 185 188 189
;; live  gen 	 155 181 182 190 277 278 279 280 281 282 283 284
;; live  kill	
;; rd  in  	(168)
18, 42, 56, 70, 71, 83, 84, 207, 235, 236, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1406, 1407, 1409, 1410, 1411, 1412, 1413, 1414, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515
;; rd  gen 	(12)
1374, 1406, 1408, 1419, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513
;; rd  kill	(13)
1374, 1406, 1407, 1408, 1419, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513

;; Pred edge  39 [91.0%] 
(code_label 297 239 242 29 63 "" [1 uses])

(note 242 297 243 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 243 242 244 29 arch/arm/mm/init.c:584 (set (reg/f:SI 277)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 244 243 245 29 arch/arm/mm/init.c:584 (set (reg/f:SI 278)
        (plus:SI (reg/f:SI 277)
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 4 [0x4])))
        (nil)))

(insn 245 244 246 29 arch/arm/mm/init.c:584 (set (reg/f:SI 155 [ D.26304 ])
        (plus:SI (reg/f:SI 278)
            (reg:SI 156 [ ivtmp.710 ]))) 4 {*arm_addsi3} (nil))

(insn 246 245 247 29 arch/arm/mm/init.c:617 (set (reg:SI 190 [ D.25376 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 155 [ D.26304 ])
                (const_int 4 [0x4])) [0 <variable>.start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 247 246 248 29 arch/arm/mm/init.c:620 (set (reg:SI 279)
        (lshiftrt:SI (reg:SI 190 [ D.25376 ])
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 248 247 249 29 arch/arm/mm/init.c:620 (set (reg:SI 280)
        (ashift:SI (reg:SI 279)
            (const_int 5 [0x5]))) 117 {*arm_shiftsi3} (nil))

(insn 249 248 250 29 arch/arm/mm/init.c:620 (set (reg/v/f:SI 182 [ page ])
        (plus:SI (reg/f:SI 189 [ mem_map.392 ])
            (reg:SI 280))) 4 {*arm_addsi3} (nil))

(insn 250 249 251 29 arch/arm/mm/init.c:621 (set (reg:SI 282 [ <variable>.size ])
        (mem/s/j:SI (plus:SI (reg/f:SI 155 [ D.26304 ])
                (const_int 8 [0x8])) [0 <variable>.size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 251 250 252 29 arch/arm/mm/init.c:621 (set (reg:SI 281)
        (plus:SI (reg:SI 190 [ D.25376 ])
            (reg:SI 282 [ <variable>.size ]))) 4 {*arm_addsi3} (nil))

(insn 252 251 253 29 arch/arm/mm/init.c:621 (set (reg:SI 283)
        (lshiftrt:SI (reg:SI 281)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 253 252 254 29 arch/arm/mm/init.c:621 (set (reg:SI 284)
        (ashift:SI (reg:SI 283)
            (const_int 5 [0x5]))) 117 {*arm_shiftsi3} (nil))

(insn 254 253 289 29 arch/arm/mm/init.c:621 (set (reg/v/f:SI 181 [ end ])
        (plus:SI (reg/f:SI 189 [ mem_map.392 ])
            (reg:SI 284))) 4 {*arm_addsi3} (nil))
;; End of basic block 29 -> ( 30)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189
;; rd  out 	(168)
18, 42, 56, 70, 71, 83, 84, 207, 235, 236, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1406, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515


;; Succ edge  30 [100.0%]  (fallthru)

;; Start of basic block ( 29 37) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u342(11){ }u343(13){ }u344(25){ }u345(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 182
;; lr  def 	 24 [cc] 164 165 285
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189
;; live  gen 	 24 [cc] 164 165 285
;; live  kill	
;; rd  in  	(170)
18, 42, 56, 70, 71, 83, 84, 207, 208, 235, 236, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515
;; rd  gen 	(4)
211, 1385, 1386, 1514
;; rd  kill	(3)
1385, 1386, 1514

;; Pred edge  29 [100.0%]  (fallthru)
;; Pred edge  37 [86.0%]  (dfs_back)
(code_label 289 254 255 30 62 "" [1 uses])

(note 255 289 257 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 257 255 258 30 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 165 [ D.25775 ])
        (mem/v:SI (reg/v/f:SI 182 [ page ]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 258 257 259 30 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 285)
        (and:SI (reg:SI 165 [ D.25775 ])
            (const_int 1024 [0x400]))) 67 {*arm_andsi3_insn} (nil))

(insn 259 258 260 30 include/asm-generic/bitops/non-atomic.h:105 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 285)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 260 259 261 30 include/asm-generic/bitops/non-atomic.h:105 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 265)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 30 -> ( 31 32)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189
;; rd  out 	(169)
18, 42, 56, 70, 71, 83, 84, 211, 235, 236, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515


;; Succ edge  31 [50.0%]  (fallthru)
;; Succ edge  32 [50.0%] 

;; Start of basic block ( 30) -> 31
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u351(11){ }u352(13){ }u353(25){ }u354(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 185
;; lr  def 	 185
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189
;; live  gen 	 185
;; live  kill	
;; rd  in  	(169)
18, 42, 56, 70, 71, 83, 84, 211, 235, 236, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515
;; rd  gen 	(1)
1414
;; rd  kill	(2)
1413, 1414

;; Pred edge  30 [50.0%]  (fallthru)
(note 261 260 262 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 262 261 265 31 arch/arm/mm/init.c:625 (set (reg/v:SI 185 [ reserved_pages ])
        (plus:SI (reg/v:SI 185 [ reserved_pages ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))
;; End of basic block 31 -> ( 37)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189
;; rd  out 	(168)
18, 42, 56, 70, 71, 83, 84, 211, 235, 236, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1414, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515


;; Succ edge  37 [100.0%]  (fallthru)

;; Start of basic block ( 30) -> 32
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u356(11){ }u357(13){ }u358(25){ }u359(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 182
;; lr  def 	 24 [cc] 162 286
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189
;; live  gen 	 24 [cc] 162 286
;; live  kill	
;; rd  in  	(169)
18, 42, 56, 70, 71, 83, 84, 211, 235, 236, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515
;; rd  gen 	(3)
210, 1383, 1515
;; rd  kill	(2)
1383, 1515

;; Pred edge  30 [50.0%] 
(code_label 265 262 266 32 58 "" [1 uses])

(note 266 265 267 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 267 266 268 32 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 162 [ D.25790 ])
        (mem/v:SI (reg/v/f:SI 182 [ page ]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 268 267 269 32 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 286)
        (and:SI (reg:SI 162 [ D.25790 ])
            (const_int 32768 [0x8000]))) 67 {*arm_andsi3_insn} (nil))

(insn 269 268 270 32 include/asm-generic/bitops/non-atomic.h:105 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 286)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 270 269 271 32 include/asm-generic/bitops/non-atomic.h:105 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 275)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 32 -> ( 34 33)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189
;; rd  out 	(169)
18, 42, 56, 70, 71, 83, 84, 210, 235, 236, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515


;; Succ edge  34 [0.0%] 
;; Succ edge  33 [100.0%]  (fallthru)

;; Start of basic block ( 32) -> 33
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u364(11){ }u365(13){ }u366(25){ }u367(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 182
;; lr  def 	 141
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189
;; live  gen 	 141
;; live  kill	
;; rd  in  	(169)
18, 42, 56, 70, 71, 83, 84, 210, 235, 236, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515
;; rd  gen 	(1)
1354
;; rd  kill	(2)
1353, 1354

;; Pred edge  32 [100.0%]  (fallthru)
(note 271 270 272 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 272 271 275 33 include/linux/mm.h:356 (set (reg/v/f:SI 141 [ page.767 ])
        (reg/v/f:SI 182 [ page ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 33 -> ( 35)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 156 181 182 183 184 185 188 189
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 156 181 182 183 184 185 188 189
;; rd  out 	(168)
18, 42, 56, 70, 71, 83, 84, 210, 235, 236, 1349, 1350, 1351, 1352, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515


;; Succ edge  35 [100.0%]  (fallthru)

;; Start of basic block ( 32) -> 34
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u369(11){ }u370(13){ }u371(25){ }u372(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 182
;; lr  def 	 141
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189
;; live  gen 	 141
;; live  kill	
;; rd  in  	(169)
18, 42, 56, 70, 71, 83, 84, 210, 235, 236, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515
;; rd  gen 	(1)
1353
;; rd  kill	(2)
1353, 1354

;; Pred edge  32 [0.0%] 
(code_label 275 272 276 34 60 "" [1 uses])

(note 276 275 277 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 277 276 278 34 include/linux/mm.h:355 (set (reg/v/f:SI 141 [ page.767 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 182 [ page ])
                (const_int 28 [0x1c])) [0 <variable>.D.8040.first_page+0 S4 A32])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 34 -> ( 35)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 156 181 182 183 184 185 188 189
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 156 181 182 183 184 185 188 189
;; rd  out 	(168)
18, 42, 56, 70, 71, 83, 84, 210, 235, 236, 1349, 1350, 1351, 1352, 1353, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515


;; Succ edge  35 [100.0%]  (fallthru)

;; Start of basic block ( 33 34) -> 35
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u374(11){ }u375(13){ }u376(25){ }u377(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 156 181 182 183 184 185 188 189
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 24 [cc] 161 163
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 156 181 182 183 184 185 188 189
;; live  gen 	 24 [cc] 161 163
;; live  kill	
;; rd  in  	(169)
18, 42, 56, 70, 71, 83, 84, 210, 235, 236, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515
;; rd  gen 	(3)
209, 1382, 1384
;; rd  kill	(2)
1382, 1384

;; Pred edge  33 [100.0%]  (fallthru)
;; Pred edge  34 [100.0%]  (fallthru)
(code_label 278 277 279 35 61 "" [0 uses])

(note 279 278 280 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 280 279 281 35 include/linux/mm.h:376 (set (reg/f:SI 161 [ D.25795 ])
        (plus:SI (reg/v/f:SI 141 [ page.767 ])
            (const_int 16 [0x10]))) 4 {*arm_addsi3} (nil))

(insn 281 280 282 35 include/linux/mm.h:376 (set (reg:SI 163 [ D.25786 ])
        (mem/v:SI (reg/f:SI 161 [ D.25795 ]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 282 281 283 35 arch/arm/mm/init.c:626 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 163 [ D.25786 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 283 282 284 35 arch/arm/mm/init.c:626 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 286)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 35 -> ( 36 37)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189
;; rd  out 	(169)
18, 42, 56, 70, 71, 83, 84, 209, 235, 236, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515


;; Succ edge  36 [50.0%]  (fallthru)
;; Succ edge  37 [50.0%] 

;; Start of basic block ( 35) -> 36
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u382(11){ }u383(13){ }u384(25){ }u385(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 184
;; lr  def 	 184
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189
;; live  gen 	 184
;; live  kill	
;; rd  in  	(169)
18, 42, 56, 70, 71, 83, 84, 209, 235, 236, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515
;; rd  gen 	(1)
1412
;; rd  kill	(2)
1411, 1412

;; Pred edge  35 [50.0%]  (fallthru)
(note 284 283 285 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn 285 284 286 36 arch/arm/mm/init.c:627 (set (reg/v:SI 184 [ free_pages ])
        (plus:SI (reg/v:SI 184 [ free_pages ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))
;; End of basic block 36 -> ( 37)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189
;; rd  out 	(168)
18, 42, 56, 70, 71, 83, 84, 209, 235, 236, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1406, 1407, 1408, 1409, 1410, 1412, 1413, 1414, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515


;; Succ edge  37 [100.0%]  (fallthru)

;; Start of basic block ( 31 35 36) -> 37
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u387(11){ }u388(13){ }u389(25){ }u390(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181 182
;; lr  def 	 24 [cc] 182
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189
;; live  gen 	 24 [cc] 182
;; live  kill	
;; rd  in  	(170)
18, 42, 56, 70, 71, 83, 84, 209, 211, 235, 236, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515
;; rd  gen 	(2)
208, 1407
;; rd  kill	(2)
1407, 1408

;; Pred edge  31 [100.0%]  (fallthru)
;; Pred edge  35 [50.0%] 
;; Pred edge  36 [100.0%]  (fallthru)
(code_label 286 285 287 37 59 "" [1 uses])

(note 287 286 288 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn 288 287 290 37 arch/arm/mm/init.c:628 (set (reg/v/f:SI 182 [ page ])
        (plus:SI (reg/v/f:SI 182 [ page ])
            (const_int 32 [0x20]))) 4 {*arm_addsi3} (nil))

(insn 290 288 291 37 arch/arm/mm/init.c:629 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 182 [ page ])
            (reg/v/f:SI 181 [ end ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 291 290 292 37 arch/arm/mm/init.c:629 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 289)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 8600 [0x2198])
        (nil)))
;; End of basic block 37 -> ( 30 38)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189
;; rd  out 	(168)
18, 42, 56, 70, 71, 83, 84, 208, 235, 236, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1406, 1407, 1409, 1410, 1411, 1412, 1413, 1414, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515


;; Succ edge  30 [86.0%]  (dfs_back)
;; Succ edge  38 [14.0%]  (fallthru)

;; Start of basic block ( 37) -> 38
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u395(11){ }u396(13){ }u397(25){ }u398(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 183 184 185 188 189
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 183
;; lr  def 	 156 183
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 183 184 185 188 189
;; live  gen 	 156 183
;; live  kill	
;; rd  in  	(168)
18, 42, 56, 70, 71, 83, 84, 208, 235, 236, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1406, 1407, 1409, 1410, 1411, 1412, 1413, 1414, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515
;; rd  gen 	(2)
1375, 1410
;; rd  kill	(4)
1375, 1376, 1409, 1410

;; Pred edge  37 [14.0%]  (fallthru)
(note 292 291 293 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn 293 292 294 38 arch/arm/mm/init.c:612 (set (reg/v:SI 183 [ i ])
        (plus:SI (reg/v:SI 183 [ i ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 294 293 295 38 arch/arm/mm/init.c:612 (set (reg:SI 156 [ ivtmp.710 ])
        (plus:SI (reg:SI 156 [ ivtmp.710 ])
            (const_int 12 [0xc]))) 4 {*arm_addsi3} (nil))
;; End of basic block 38 -> ( 39)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 183 184 185 188 189
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 183 184 185 188 189
;; rd  out 	(166)
18, 42, 56, 70, 71, 83, 84, 208, 235, 236, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1406, 1407, 1410, 1411, 1412, 1413, 1414, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515


;; Succ edge  39 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 28 38) -> 39
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u401(11){ }u402(13){ }u403(25){ }u404(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 183 184 185 188 189
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 183 188
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 183 184 185 188 189
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(169)
18, 42, 56, 70, 71, 83, 84, 208, 212, 235, 236, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1406, 1407, 1409, 1410, 1411, 1412, 1413, 1414, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515
;; rd  gen 	(1)
207
;; rd  kill	(0)


;; Pred edge  28 [100.0%]  (fallthru)
;; Pred edge  38 [100.0%]  (fallthru,dfs_back)
(code_label 295 294 296 39 57 "" [0 uses])

(note 296 295 298 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(insn 298 296 299 39 arch/arm/mm/init.c:612 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 183 [ i ])
            (reg:SI 188 [ D.25389 ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 299 298 300 39 arch/arm/mm/init.c:612 discrim 1 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 297)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil)))
;; End of basic block 39 -> ( 29 40)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 183 184 185 188 189
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 183 184 185 188 189
;; rd  out 	(168)
18, 42, 56, 70, 71, 83, 84, 207, 235, 236, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1406, 1407, 1409, 1410, 1411, 1412, 1413, 1414, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515


;; Succ edge  29 [91.0%] 
;; Succ edge  40 [9.0%]  (fallthru)

;; Start of basic block ( 39) -> 40
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u408(11){ }u409(13){ }u410(25){ }u411(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 184 185
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 157 287 288 289 290
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 184 185
;; live  gen 	 0 [r0] 157 287 288 289 290
;; live  kill	 14 [lr]
;; rd  in  	(168)
18, 42, 56, 70, 71, 83, 84, 207, 235, 236, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1406, 1407, 1409, 1410, 1411, 1412, 1413, 1414, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515
;; rd  gen 	(6)
8, 1378, 1516, 1517, 1518, 1519
;; rd  kill	(40)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 1377, 1378, 1516, 1517, 1518, 1519

;; Pred edge  39 [9.0%]  (fallthru)
(note 300 299 301 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(insn 301 300 302 40 arch/arm/mm/init.c:636 (set (reg/f:SI 287)
        (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x116e6fc0>)) 167 {*arm_movsi_insn} (nil))

(insn 302 301 303 40 arch/arm/mm/init.c:636 (set (reg:SI 0 r0)
        (reg/f:SI 287)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x116e6fc0>)
        (nil)))

(call_insn 303 302 304 40 arch/arm/mm/init.c:636 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 304 303 305 40 arch/arm/mm/init.c:637 (set (reg/f:SI 288)
        (symbol_ref:SI ("num_physpages") [flags 0xc0] <var_decl 0x110aed80 num_physpages>)) 167 {*arm_movsi_insn} (nil))

(insn 305 304 306 40 arch/arm/mm/init.c:637 (set (reg:SI 289)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 306 305 307 40 arch/arm/mm/init.c:637 (set (mem/c/i:SI (reg/f:SI 288) [0 num_physpages+0 S4 A32])
        (reg:SI 289)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 307 306 308 40 arch/arm/mm/init.c:637 (set (reg/f:SI 290)
        (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)) 167 {*arm_movsi_insn} (nil))

(insn 308 307 334 40 arch/arm/mm/init.c:637 (set (reg:SI 157 [ ivtmp.692 ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 290)
                (const_int 16 [0x10])) [0 memblock.memory.regions+0 S4 A32])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 40 -> ( 42)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 184 185
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 184 185
;; rd  out 	(173)
8, 42, 56, 70, 71, 83, 84, 207, 235, 236, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1378, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1406, 1407, 1409, 1410, 1411, 1412, 1413, 1414, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519


;; Succ edge  42 [100.0%]  (fallthru)

;; Start of basic block ( 42) -> 41
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u418(11){ }u419(13){ }u420(25){ }u421(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 184 185
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 160 180 291 292 293 294 295 296 297 298 299 300 301 302
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 184 185
;; live  gen 	 0 [r0] 1 [r1] 160 180 291 292 293 294 295 296 297 298 299 300 301 302
;; live  kill	 14 [lr]
;; rd  in  	(195)
6, 8, 42, 56, 70, 71, 83, 84, 204, 235, 236, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1409, 1410, 1411, 1412, 1413, 1414, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536, 1537
;; rd  gen 	(15)
6, 1381, 1405, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531
;; rd  kill	(48)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 1381, 1405, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531

;; Pred edge  42 [0.0%] 
(code_label 334 308 311 41 65 "" [1 uses])

(note 311 334 312 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(insn 312 311 313 41 include/linux/memblock.h:129 (set (reg:SI 160 [ D.25802 ])
        (mem/s/j:SI (plus:SI (reg:SI 157 [ ivtmp.692 ])
                (const_int -8 [0xfffffffffffffff8])) [0 <variable>.base+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 313 312 314 41 arch/arm/mm/init.c:640 (set (reg:SI 292 [ <variable>.size ])
        (mem/s/j:SI (plus:SI (reg:SI 157 [ ivtmp.692 ])
                (const_int -4 [0xfffffffffffffffc])) [0 <variable>.size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 314 313 315 41 arch/arm/mm/init.c:640 (set (reg:SI 291)
        (plus:SI (reg:SI 160 [ D.25802 ])
            (reg:SI 292 [ <variable>.size ]))) 4 {*arm_addsi3} (nil))

(insn 315 314 316 41 arch/arm/mm/init.c:640 (set (reg:SI 293)
        (lshiftrt:SI (reg:SI 291)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 316 315 317 41 arch/arm/mm/init.c:640 (set (reg:SI 295)
        (plus:SI (reg:SI 160 [ D.25802 ])
            (const_int 4080 [0xff0]))) 4 {*arm_addsi3} (nil))

(insn 317 316 318 41 arch/arm/mm/init.c:640 (set (reg:SI 294)
        (plus:SI (reg:SI 295)
            (const_int 15 [0xf]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (plus:SI (reg:SI 160 [ D.25802 ])
            (const_int 4095 [0xfff]))
        (nil)))

(insn 318 317 319 41 arch/arm/mm/init.c:640 (set (reg:SI 296)
        (lshiftrt:SI (reg:SI 294)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 319 318 320 41 arch/arm/mm/init.c:640 (set (reg/v:SI 180 [ pages ])
        (minus:SI (reg:SI 293)
            (reg:SI 296))) 28 {*arm_subsi3_insn} (nil))

(insn 320 319 322 41 arch/arm/mm/init.c:641 (set (reg/f:SI 297)
        (symbol_ref:SI ("num_physpages") [flags 0xc0] <var_decl 0x110aed80 num_physpages>)) 167 {*arm_movsi_insn} (nil))

(insn 322 320 323 41 arch/arm/mm/init.c:641 (set (reg:SI 299 [ num_physpages ])
        (mem/c/i:SI (reg/f:SI 297) [0 num_physpages+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 323 322 324 41 arch/arm/mm/init.c:641 (set (reg:SI 300)
        (plus:SI (reg/v:SI 180 [ pages ])
            (reg:SI 299 [ num_physpages ]))) 4 {*arm_addsi3} (nil))

(insn 324 323 325 41 arch/arm/mm/init.c:641 (set (mem/c/i:SI (reg/f:SI 297) [0 num_physpages+0 S4 A32])
        (reg:SI 300)) 167 {*arm_movsi_insn} (nil))

(insn 325 324 326 41 arch/arm/mm/init.c:642 (set (reg/f:SI 301)
        (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x116e5440>)) 167 {*arm_movsi_insn} (nil))

(insn 326 325 327 41 arch/arm/mm/init.c:642 (set (reg:SI 302)
        (lshiftrt:SI (reg/v:SI 180 [ pages ])
            (const_int 8 [0x8]))) 117 {*arm_shiftsi3} (nil))

(insn 327 326 328 41 arch/arm/mm/init.c:642 (set (reg:SI 0 r0)
        (reg/f:SI 301)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x116e5440>)
        (nil)))

(insn 328 327 329 41 arch/arm/mm/init.c:642 (set (reg:SI 1 r1)
        (reg:SI 302)) 167 {*arm_movsi_insn} (nil))

(call_insn 329 328 330 41 arch/arm/mm/init.c:642 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 41 -> ( 42)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 184 185
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 184 185
;; rd  out 	(194)
6, 42, 56, 70, 71, 83, 84, 204, 235, 236, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1409, 1410, 1411, 1412, 1413, 1414, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536, 1537


;; Succ edge  42 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 40 41) -> 42
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u445(11){ }u446(13){ }u447(25){ }u448(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 184 185
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157
;; lr  def 	 24 [cc] 136 157 303 304 305 306 307 308
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 184 185
;; live  gen 	 24 [cc] 136 157 303 304 305 306 307 308
;; live  kill	
;; rd  in  	(197)
6, 8, 42, 56, 70, 71, 83, 84, 204, 207, 235, 236, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1409, 1410, 1411, 1412, 1413, 1414, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536, 1537
;; rd  gen 	(9)
204, 1348, 1377, 1532, 1533, 1534, 1535, 1536, 1537
;; rd  kill	(9)
1348, 1377, 1378, 1532, 1533, 1534, 1535, 1536, 1537

;; Pred edge  40 [100.0%]  (fallthru)
;; Pred edge  41 [100.0%]  (fallthru,dfs_back)
(code_label 330 329 331 42 64 "" [0 uses])

(note 331 330 332 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(insn 332 331 333 42 arch/arm/mm/init.c:642 (set (reg/v/f:SI 136 [ reg.773 ])
        (reg:SI 157 [ ivtmp.692 ])) 167 {*arm_movsi_insn} (nil))

(insn 333 332 335 42 arch/arm/mm/init.c:642 (set (reg:SI 157 [ ivtmp.692 ])
        (plus:SI (reg:SI 157 [ ivtmp.692 ])
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))

(insn 335 333 337 42 arch/arm/mm/init.c:638 discrim 1 (set (reg/f:SI 303)
        (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)) 167 {*arm_movsi_insn} (nil))

(insn 337 335 338 42 arch/arm/mm/init.c:638 discrim 1 (set (reg:SI 306 [ memblock.memory.cnt ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 303)
                (const_int 8 [0x8])) [0 memblock.memory.cnt+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 338 337 339 42 arch/arm/mm/init.c:638 discrim 1 (set (reg:SI 305)
        (ashift:SI (reg:SI 306 [ memblock.memory.cnt ])
            (const_int 3 [0x3]))) 117 {*arm_shiftsi3} (nil))

(insn 339 338 340 42 arch/arm/mm/init.c:638 discrim 1 (set (reg/f:SI 308 [ memblock.memory.regions ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 303)
                (const_int 16 [0x10])) [0 memblock.memory.regions+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 340 339 341 42 arch/arm/mm/init.c:638 discrim 1 (set (reg:SI 307)
        (plus:SI (reg/f:SI 308 [ memblock.memory.regions ])
            (reg:SI 305))) 4 {*arm_addsi3} (nil))

(insn 341 340 342 42 arch/arm/mm/init.c:638 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 136 [ reg.773 ])
            (reg:SI 307))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 342 341 343 42 arch/arm/mm/init.c:638 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 334)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 42 -> ( 41 43)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 184 185
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 184 185
;; rd  out 	(195)
6, 8, 42, 56, 70, 71, 83, 84, 204, 235, 236, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1409, 1410, 1411, 1412, 1413, 1414, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536, 1537


;; Succ edge  41 [0.0%] 
;; Succ edge  43 [100.0%]  (fallthru)

;; Start of basic block ( 42) -> 43
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u460(11){ }u461(13){ }u462(25){ }u463(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 184 185
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 184 185
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 158 159 186 187 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 349 350 351 352 353 354 355 356 357 359 360 361 362 363 364 365 366 367 369 370 371 372 373 374 375 376 377 379 380 381 382
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 184 185
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc] 158 159 186 187 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 349 350 351 352 353 354 355 356 357 359 360 361 362 363 364 365 366 367 369 370 371 372 373 374 375 376 377 379 380 381 382
;; live  kill	 14 [lr]
;; rd  in  	(195)
6, 8, 42, 56, 70, 71, 83, 84, 204, 235, 236, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1409, 1410, 1411, 1412, 1413, 1414, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536, 1537
;; rd  gen 	(75)
0, 1379, 1380, 1415, 1416, 1538, 1539, 1540, 1541, 1542, 1543, 1544, 1545, 1546, 1547, 1548, 1549, 1550, 1551, 1552, 1553, 1554, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1579, 1580, 1581, 1582, 1583, 1584, 1585, 1586, 1587, 1589, 1590, 1591, 1592, 1593, 1594, 1595, 1596, 1597, 1599, 1600, 1601, 1602, 1603, 1604, 1605, 1606, 1607, 1609, 1610, 1611
;; rd  kill	(112)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 1379, 1380, 1415, 1416, 1538, 1539, 1540, 1541, 1542, 1543, 1544, 1545, 1546, 1547, 1548, 1549, 1550, 1551, 1552, 1553, 1554, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584, 1585, 1586, 1587, 1588, 1589, 1590, 1591, 1592, 1593, 1594, 1595, 1596, 1597, 1598, 1599, 1600, 1601, 1602, 1603, 1604, 1605, 1606, 1607, 1608, 1609, 1610, 1611

;; Pred edge  42 [100.0%]  (fallthru)
(note 343 342 344 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(insn 344 343 345 43 arch/arm/mm/init.c:644 (set (reg/f:SI 309)
        (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x116e82a0>)) 167 {*arm_movsi_insn} (nil))

(insn 345 344 346 43 arch/arm/mm/init.c:644 (set (reg/f:SI 310)
        (symbol_ref:SI ("num_physpages") [flags 0xc0] <var_decl 0x110aed80 num_physpages>)) 167 {*arm_movsi_insn} (nil))

(insn 346 345 347 43 arch/arm/mm/init.c:644 (set (reg:SI 312 [ num_physpages ])
        (mem/c/i:SI (reg/f:SI 310) [0 num_physpages+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 347 346 348 43 arch/arm/mm/init.c:644 (set (reg:SI 311)
        (lshiftrt:SI (reg:SI 312 [ num_physpages ])
            (const_int 8 [0x8]))) 117 {*arm_shiftsi3} (nil))

(insn 348 347 349 43 arch/arm/mm/init.c:644 (set (reg:SI 0 r0)
        (reg/f:SI 309)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x116e82a0>)
        (nil)))

(insn 349 348 350 43 arch/arm/mm/init.c:644 (set (reg:SI 1 r1)
        (reg:SI 311)) 167 {*arm_movsi_insn} (nil))

(call_insn 350 349 351 43 arch/arm/mm/init.c:644 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 351 350 352 43 include/asm-generic/atomic-long.h:148 (set (reg/f:SI 159 [ D.25815 ])
        (symbol_ref:SI ("vm_stat") [flags 0xc0] <var_decl 0x1119ef00 vm_stat>)) 167 {*arm_movsi_insn} (nil))

(insn 352 351 353 43 include/asm-generic/atomic-long.h:148 (set (reg/v:SI 158 [ x ])
        (mem/v:SI (reg/f:SI 159 [ D.25815 ]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 353 352 354 43 arch/arm/mm/init.c:646 (set (reg/f:SI 313)
        (symbol_ref/v/f:SI ("*.LC7") [flags 0x82] <string_cst 0x110f07e0>)) 167 {*arm_movsi_insn} (nil))

(insn 354 353 355 43 arch/arm/mm/init.c:646 (set (reg:SI 314)
        (smax:SI (reg/v:SI 158 [ x ])
            (const_int 0 [0x0]))) 101 {*smax_0} (nil))

(insn 355 354 356 43 arch/arm/mm/init.c:646 (set (reg:SI 315)
        (ashift:SI (reg:SI 314)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 356 355 357 43 arch/arm/mm/init.c:646 (set (reg:SI 316)
        (ashift:SI (reg/v:SI 184 [ free_pages ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 357 356 358 43 arch/arm/mm/init.c:646 (set (reg:SI 317)
        (ashift:SI (reg/v:SI 185 [ reserved_pages ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 358 357 359 43 arch/arm/mm/init.c:646 (set (reg/f:SI 318)
        (symbol_ref:SI ("totalhigh_pages") [flags 0xc0] <var_decl 0x113a4600 totalhigh_pages>)) 167 {*arm_movsi_insn} (nil))

(insn 359 358 360 43 arch/arm/mm/init.c:646 (set (reg:SI 320 [ totalhigh_pages ])
        (mem/c/i:SI (reg/f:SI 318) [0 totalhigh_pages+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 360 359 361 43 arch/arm/mm/init.c:646 (set (reg:SI 319)
        (ashift:SI (reg:SI 320 [ totalhigh_pages ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 361 360 362 43 arch/arm/mm/init.c:646 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 319)) 167 {*arm_movsi_insn} (nil))

(insn 362 361 363 43 arch/arm/mm/init.c:646 (set (reg:SI 0 r0)
        (reg/f:SI 313)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC7") [flags 0x82] <string_cst 0x110f07e0>)
        (nil)))

(insn 363 362 364 43 arch/arm/mm/init.c:646 (set (reg:SI 1 r1)
        (reg:SI 315)) 167 {*arm_movsi_insn} (nil))

(insn 364 363 365 43 arch/arm/mm/init.c:646 (set (reg:SI 2 r2)
        (reg:SI 316)) 167 {*arm_movsi_insn} (nil))

(insn 365 364 366 43 arch/arm/mm/init.c:646 (set (reg:SI 3 r3)
        (reg:SI 317)) 167 {*arm_movsi_insn} (nil))

(call_insn 366 365 367 43 arch/arm/mm/init.c:646 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 367 366 368 43 arch/arm/mm/init.c:687 (set (reg/f:SI 321)
        (symbol_ref:SI ("high_memory") [flags 0xc0] <var_decl 0x110aee40 high_memory>)) 167 {*arm_movsi_insn} (nil))

(insn 368 367 369 43 arch/arm/mm/init.c:687 (set (reg:SI 187 [ high_memory.397 ])
        (mem/f/c/i:SI (reg/f:SI 321) [0 high_memory+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 369 368 370 43 arch/arm/mm/init.c:687 (set (reg:SI 322)
        (plus:SI (reg:SI 187 [ high_memory.397 ])
            (const_int 8388608 [0x800000]))) 4 {*arm_addsi3} (nil))

(insn 370 369 371 43 arch/arm/mm/init.c:687 (set (reg:SI 323)
        (lshiftrt:SI (reg:SI 322)
            (const_int 23 [0x17]))) 117 {*arm_shiftsi3} (nil))

(insn 371 370 372 43 arch/arm/mm/init.c:687 (set (reg:SI 186 [ D.25409 ])
        (ashift:SI (reg:SI 323)
            (const_int 23 [0x17]))) 117 {*arm_shiftsi3} (expr_list:REG_EQUAL (and:SI (reg:SI 322)
            (const_int -8388608 [0xffffffffff800000]))
        (nil)))

(insn 372 371 373 43 arch/arm/mm/init.c:656 (set (reg/f:SI 324)
        (symbol_ref/v/f:SI ("*.LC8") [flags 0x82] <string_cst 0x1161bc00>)) 167 {*arm_movsi_insn} (nil))

(insn 373 372 374 43 arch/arm/mm/init.c:656 (set (reg:SI 325)
        (const_int -1048576 [0xfffffffffff00000])) 167 {*arm_movsi_insn} (nil))

(insn 374 373 375 43 arch/arm/mm/init.c:656 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 325)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int -1048576 [0xfffffffffff00000])
        (nil)))

(insn 375 374 376 43 arch/arm/mm/init.c:656 (set (reg:SI 326)
        (const_int -131072 [0xfffffffffffe0000])) 167 {*arm_movsi_insn} (nil))

(insn 376 375 377 43 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 326)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int -131072 [0xfffffffffffe0000])
        (nil)))

(insn 377 376 378 43 arch/arm/mm/init.c:656 (set (reg:SI 327)
        (const_int 896 [0x380])) 167 {*arm_movsi_insn} (nil))

(insn 378 377 379 43 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg:SI 327)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 896 [0x380])
        (nil)))

(insn 379 378 380 43 arch/arm/mm/init.c:656 (set (reg:SI 328)
        (const_int -16777216 [0xffffffffff000000])) 167 {*arm_movsi_insn} (nil))

(insn 380 379 381 43 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [0 S4 A32])
        (reg:SI 328)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int -16777216 [0xffffffffff000000])
        (nil)))

(insn 381 380 382 43 arch/arm/mm/init.c:656 (set (reg:SI 329)
        (const_int -2097152 [0xffffffffffe00000])) 167 {*arm_movsi_insn} (nil))

(insn 382 381 383 43 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 16 [0x10])) [0 S4 A32])
        (reg:SI 329)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int -2097152 [0xffffffffffe00000])
        (nil)))

(insn 383 382 384 43 arch/arm/mm/init.c:656 (set (reg:SI 330)
        (const_int 14 [0xe])) 167 {*arm_movsi_insn} (nil))

(insn 384 383 385 43 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 20 [0x14])) [0 S4 A32])
        (reg:SI 330)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 14 [0xe])
        (nil)))

(insn 385 384 386 43 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 24 [0x18])) [0 S4 A32])
        (reg:SI 186 [ D.25409 ])) 167 {*arm_movsi_insn} (nil))

(insn 386 385 387 43 arch/arm/mm/init.c:656 (set (reg:SI 331)
        (const_int -134217728 [0xfffffffff8000000])) 167 {*arm_movsi_insn} (nil))

(insn 387 386 388 43 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 28 [0x1c])) [0 S4 A32])
        (reg:SI 331)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int -134217728 [0xfffffffff8000000])
        (nil)))

(insn 388 387 389 43 arch/arm/mm/init.c:656 (set (reg:SI 332)
        (minus:SI (const_int -134217728 [0xfffffffff8000000])
            (reg:SI 186 [ D.25409 ]))) 28 {*arm_subsi3_insn} (nil))

(insn 389 388 390 43 arch/arm/mm/init.c:656 (set (reg:SI 333)
        (lshiftrt:SI (reg:SI 332)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 390 389 391 43 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 32 [0x20])) [0 S4 A32])
        (reg:SI 333)) 167 {*arm_movsi_insn} (nil))

(insn 391 390 392 43 arch/arm/mm/init.c:656 (set (reg:SI 334)
        (const_int -1073741824 [0xffffffffc0000000])) 167 {*arm_movsi_insn} (nil))

(insn 392 391 393 43 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 36 [0x24])) [0 S4 A32])
        (reg:SI 334)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int -1073741824 [0xffffffffc0000000])
        (nil)))

(insn 393 392 394 43 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 40 [0x28])) [0 S4 A32])
        (reg:SI 187 [ high_memory.397 ])) 167 {*arm_movsi_insn} (nil))

(insn 394 393 395 43 arch/arm/mm/init.c:656 (set (reg:SI 335)
        (plus:SI (reg:SI 187 [ high_memory.397 ])
            (const_int 1073741824 [0x40000000]))) 4 {*arm_addsi3} (nil))

(insn 395 394 396 43 arch/arm/mm/init.c:656 (set (reg:SI 336)
        (lshiftrt:SI (reg:SI 335)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 396 395 397 43 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 44 [0x2c])) [0 S4 A32])
        (reg:SI 336)) 167 {*arm_movsi_insn} (nil))

(insn 397 396 398 43 arch/arm/mm/init.c:656 (set (reg:SI 337)
        (const_int -1075838976 [0xffffffffbfe00000])) 167 {*arm_movsi_insn} (nil))

(insn 398 397 400 43 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 48 [0x30])) [0 S4 A32])
        (reg:SI 337)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int -1075838976 [0xffffffffbfe00000])
        (nil)))

(insn 400 398 401 43 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 52 [0x34])) [0 S4 A32])
        (reg:SI 334)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int -1073741824 [0xffffffffc0000000])
        (nil)))

(insn 401 400 402 43 arch/arm/mm/init.c:656 (set (reg:SI 339)
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (nil))

(insn 402 401 403 43 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 56 [0x38])) [0 S4 A32])
        (reg:SI 339)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))

(insn 403 402 404 43 arch/arm/mm/init.c:656 (set (reg:SI 340)
        (const_int -1090519040 [0xffffffffbf000000])) 167 {*arm_movsi_insn} (nil))

(insn 404 403 406 43 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 60 [0x3c])) [0 S4 A32])
        (reg:SI 340)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int -1090519040 [0xffffffffbf000000])
        (nil)))

(insn 406 404 408 43 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 64 [0x40])) [0 S4 A32])
        (reg:SI 337)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int -1075838976 [0xffffffffbfe00000])
        (nil)))

(insn 408 406 409 43 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 68 [0x44])) [0 S4 A32])
        (reg:SI 330)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 14 [0xe])
        (nil)))

(insn 409 408 410 43 arch/arm/mm/init.c:656 (set (reg/f:SI 343)
        (symbol_ref:SI ("_text") [flags 0xc0] <var_decl 0x113f96c0 _text>)) 167 {*arm_movsi_insn} (nil))

(insn 410 409 411 43 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 72 [0x48])) [0 S4 A32])
        (reg/f:SI 343)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("_text") [flags 0xc0] <var_decl 0x113f96c0 _text>)
        (nil)))

(insn 411 410 412 43 arch/arm/mm/init.c:656 (set (reg/f:SI 344)
        (symbol_ref:SI ("_etext") [flags 0xc0] <var_decl 0x113f9780 _etext>)) 167 {*arm_movsi_insn} (nil))

(insn 412 411 413 43 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 76 [0x4c])) [0 S4 A32])
        (reg/f:SI 344)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("_etext") [flags 0xc0] <var_decl 0x113f9780 _etext>)
        (nil)))

(insn 413 412 415 43 arch/arm/mm/init.c:656 (set (reg/f:SI 346)
        (const:SI (plus:SI (symbol_ref:SI ("_etext") [flags 0xc0] <var_decl 0x113f9780 _etext>)
                (const_int 1023 [0x3ff])))) 167 {*arm_movsi_insn} (nil))

(insn 415 413 416 43 arch/arm/mm/init.c:656 (set (reg:SI 345)
        (minus:SI (reg/f:SI 346)
            (reg/f:SI 343))) 28 {*arm_subsi3_insn} (expr_list:REG_EQUAL (minus:SI (reg/f:SI 346)
            (symbol_ref:SI ("_text") [flags 0xc0] <var_decl 0x113f96c0 _text>))
        (nil)))

(insn 416 415 417 43 arch/arm/mm/init.c:656 (set (reg:SI 349)
        (reg:SI 345)) 167 {*arm_movsi_insn} (nil))

(insn 417 416 418 43 arch/arm/mm/init.c:656 (set (reg:SI 351)
        (plus:SI (reg:SI 345)
            (const_int 1020 [0x3fc]))) 4 {*arm_addsi3} (nil))

(insn 418 417 419 43 arch/arm/mm/init.c:656 (set (reg:SI 350)
        (plus:SI (reg:SI 351)
            (const_int 3 [0x3]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (plus:SI (reg:SI 345)
            (const_int 1023 [0x3ff]))
        (nil)))

(insn 419 418 420 43 arch/arm/mm/init.c:656 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 345)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 420 419 421 43 arch/arm/mm/init.c:656 (set (reg:SI 349)
        (if_then_else:SI (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (reg:SI 350)
            (reg:SI 345))) 240 {*movsicc_insn} (nil))

(insn 421 420 422 43 arch/arm/mm/init.c:656 (set (reg:SI 352)
        (ashiftrt:SI (reg:SI 349)
            (const_int 10 [0xa]))) 117 {*arm_shiftsi3} (expr_list:REG_EQUAL (div:SI (reg:SI 345)
            (const_int 1024 [0x400]))
        (nil)))

(insn 422 421 423 43 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 80 [0x50])) [0 S4 A32])
        (reg:SI 352)) 167 {*arm_movsi_insn} (nil))

(insn 423 422 424 43 arch/arm/mm/init.c:656 (set (reg/f:SI 353)
        (symbol_ref:SI ("__init_begin") [flags 0xc0] <var_decl 0x11478180 __init_begin>)) 167 {*arm_movsi_insn} (nil))

(insn 424 423 425 43 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 84 [0x54])) [0 S4 A32])
        (reg/f:SI 353)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("__init_begin") [flags 0xc0] <var_decl 0x11478180 __init_begin>)
        (nil)))

(insn 425 424 426 43 arch/arm/mm/init.c:656 (set (reg/f:SI 354)
        (symbol_ref:SI ("__init_end") [flags 0xc0] <var_decl 0x114781e0 __init_end>)) 167 {*arm_movsi_insn} (nil))

(insn 426 425 427 43 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 88 [0x58])) [0 S4 A32])
        (reg/f:SI 354)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("__init_end") [flags 0xc0] <var_decl 0x114781e0 __init_end>)
        (nil)))

(insn 427 426 429 43 arch/arm/mm/init.c:656 (set (reg/f:SI 356)
        (const:SI (plus:SI (symbol_ref:SI ("__init_end") [flags 0xc0] <var_decl 0x114781e0 __init_end>)
                (const_int 1023 [0x3ff])))) 167 {*arm_movsi_insn} (nil))

(insn 429 427 430 43 arch/arm/mm/init.c:656 (set (reg:SI 355)
        (minus:SI (reg/f:SI 356)
            (reg/f:SI 353))) 28 {*arm_subsi3_insn} (expr_list:REG_EQUAL (minus:SI (reg/f:SI 356)
            (symbol_ref:SI ("__init_begin") [flags 0xc0] <var_decl 0x11478180 __init_begin>))
        (nil)))

(insn 430 429 431 43 arch/arm/mm/init.c:656 (set (reg:SI 359)
        (reg:SI 355)) 167 {*arm_movsi_insn} (nil))

(insn 431 430 432 43 arch/arm/mm/init.c:656 (set (reg:SI 361)
        (plus:SI (reg:SI 355)
            (const_int 1020 [0x3fc]))) 4 {*arm_addsi3} (nil))

(insn 432 431 433 43 arch/arm/mm/init.c:656 (set (reg:SI 360)
        (plus:SI (reg:SI 361)
            (const_int 3 [0x3]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (plus:SI (reg:SI 355)
            (const_int 1023 [0x3ff]))
        (nil)))

(insn 433 432 434 43 arch/arm/mm/init.c:656 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 355)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 434 433 435 43 arch/arm/mm/init.c:656 (set (reg:SI 359)
        (if_then_else:SI (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (reg:SI 360)
            (reg:SI 355))) 240 {*movsicc_insn} (nil))

(insn 435 434 436 43 arch/arm/mm/init.c:656 (set (reg:SI 362)
        (ashiftrt:SI (reg:SI 359)
            (const_int 10 [0xa]))) 117 {*arm_shiftsi3} (expr_list:REG_EQUAL (div:SI (reg:SI 355)
            (const_int 1024 [0x400]))
        (nil)))

(insn 436 435 437 43 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 92 [0x5c])) [0 S4 A32])
        (reg:SI 362)) 167 {*arm_movsi_insn} (nil))

(insn 437 436 438 43 arch/arm/mm/init.c:656 (set (reg/f:SI 363)
        (symbol_ref:SI ("_sdata") [flags 0xc0] <var_decl 0x11478000 _sdata>)) 167 {*arm_movsi_insn} (nil))

(insn 438 437 439 43 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 96 [0x60])) [0 S4 A32])
        (reg/f:SI 363)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("_sdata") [flags 0xc0] <var_decl 0x11478000 _sdata>)
        (nil)))

(insn 439 438 440 43 arch/arm/mm/init.c:656 (set (reg/f:SI 364)
        (symbol_ref:SI ("_edata") [flags 0xc0] <var_decl 0x11478060 _edata>)) 167 {*arm_movsi_insn} (nil))

(insn 440 439 441 43 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 100 [0x64])) [0 S4 A32])
        (reg/f:SI 364)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("_edata") [flags 0xc0] <var_decl 0x11478060 _edata>)
        (nil)))

(insn 441 440 443 43 arch/arm/mm/init.c:656 (set (reg/f:SI 366)
        (const:SI (plus:SI (symbol_ref:SI ("_edata") [flags 0xc0] <var_decl 0x11478060 _edata>)
                (const_int 1023 [0x3ff])))) 167 {*arm_movsi_insn} (nil))

(insn 443 441 444 43 arch/arm/mm/init.c:656 (set (reg:SI 365)
        (minus:SI (reg/f:SI 366)
            (reg/f:SI 363))) 28 {*arm_subsi3_insn} (expr_list:REG_EQUAL (minus:SI (reg/f:SI 366)
            (symbol_ref:SI ("_sdata") [flags 0xc0] <var_decl 0x11478000 _sdata>))
        (nil)))

(insn 444 443 445 43 arch/arm/mm/init.c:656 (set (reg:SI 369)
        (reg:SI 365)) 167 {*arm_movsi_insn} (nil))

(insn 445 444 446 43 arch/arm/mm/init.c:656 (set (reg:SI 371)
        (plus:SI (reg:SI 365)
            (const_int 1020 [0x3fc]))) 4 {*arm_addsi3} (nil))

(insn 446 445 447 43 arch/arm/mm/init.c:656 (set (reg:SI 370)
        (plus:SI (reg:SI 371)
            (const_int 3 [0x3]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (plus:SI (reg:SI 365)
            (const_int 1023 [0x3ff]))
        (nil)))

(insn 447 446 448 43 arch/arm/mm/init.c:656 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 365)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 448 447 449 43 arch/arm/mm/init.c:656 (set (reg:SI 369)
        (if_then_else:SI (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (reg:SI 370)
            (reg:SI 365))) 240 {*movsicc_insn} (nil))

(insn 449 448 450 43 arch/arm/mm/init.c:656 (set (reg:SI 372)
        (ashiftrt:SI (reg:SI 369)
            (const_int 10 [0xa]))) 117 {*arm_shiftsi3} (expr_list:REG_EQUAL (div:SI (reg:SI 365)
            (const_int 1024 [0x400]))
        (nil)))

(insn 450 449 451 43 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 104 [0x68])) [0 S4 A32])
        (reg:SI 372)) 167 {*arm_movsi_insn} (nil))

(insn 451 450 452 43 arch/arm/mm/init.c:656 (set (reg/f:SI 373)
        (symbol_ref:SI ("__bss_start") [flags 0xc0] <var_decl 0x114780c0 __bss_start>)) 167 {*arm_movsi_insn} (nil))

(insn 452 451 453 43 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 108 [0x6c])) [0 S4 A32])
        (reg/f:SI 373)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("__bss_start") [flags 0xc0] <var_decl 0x114780c0 __bss_start>)
        (nil)))

(insn 453 452 454 43 arch/arm/mm/init.c:656 (set (reg/f:SI 374)
        (symbol_ref:SI ("__bss_stop") [flags 0xc0] <var_decl 0x11478120 __bss_stop>)) 167 {*arm_movsi_insn} (nil))

(insn 454 453 455 43 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 112 [0x70])) [0 S4 A32])
        (reg/f:SI 374)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("__bss_stop") [flags 0xc0] <var_decl 0x11478120 __bss_stop>)
        (nil)))

(insn 455 454 457 43 arch/arm/mm/init.c:656 (set (reg/f:SI 376)
        (const:SI (plus:SI (symbol_ref:SI ("__bss_stop") [flags 0xc0] <var_decl 0x11478120 __bss_stop>)
                (const_int 1023 [0x3ff])))) 167 {*arm_movsi_insn} (nil))

(insn 457 455 458 43 arch/arm/mm/init.c:656 (set (reg:SI 375)
        (minus:SI (reg/f:SI 376)
            (reg/f:SI 373))) 28 {*arm_subsi3_insn} (expr_list:REG_EQUAL (minus:SI (reg/f:SI 376)
            (symbol_ref:SI ("__bss_start") [flags 0xc0] <var_decl 0x114780c0 __bss_start>))
        (nil)))

(insn 458 457 459 43 arch/arm/mm/init.c:656 (set (reg:SI 379)
        (reg:SI 375)) 167 {*arm_movsi_insn} (nil))

(insn 459 458 460 43 arch/arm/mm/init.c:656 (set (reg:SI 381)
        (plus:SI (reg:SI 375)
            (const_int 1020 [0x3fc]))) 4 {*arm_addsi3} (nil))

(insn 460 459 461 43 arch/arm/mm/init.c:656 (set (reg:SI 380)
        (plus:SI (reg:SI 381)
            (const_int 3 [0x3]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (plus:SI (reg:SI 375)
            (const_int 1023 [0x3ff]))
        (nil)))

(insn 461 460 462 43 arch/arm/mm/init.c:656 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 375)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 462 461 463 43 arch/arm/mm/init.c:656 (set (reg:SI 379)
        (if_then_else:SI (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (reg:SI 380)
            (reg:SI 375))) 240 {*movsicc_insn} (nil))

(insn 463 462 464 43 arch/arm/mm/init.c:656 (set (reg:SI 382)
        (ashiftrt:SI (reg:SI 379)
            (const_int 10 [0xa]))) 117 {*arm_shiftsi3} (expr_list:REG_EQUAL (div:SI (reg:SI 375)
            (const_int 1024 [0x400]))
        (nil)))

(insn 464 463 465 43 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 116 [0x74])) [0 S4 A32])
        (reg:SI 382)) 167 {*arm_movsi_insn} (nil))

(insn 465 464 466 43 arch/arm/mm/init.c:656 (set (reg:SI 0 r0)
        (reg/f:SI 324)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC8") [flags 0x82] <string_cst 0x1161bc00>)
        (nil)))

(insn 466 465 467 43 arch/arm/mm/init.c:656 (set (reg:SI 1 r1)
        (const_int -65536 [0xffffffffffff0000])) 167 {*arm_movsi_insn} (nil))

(insn 467 466 468 43 arch/arm/mm/init.c:656 (set (reg:SI 2 r2)
        (const_int -61440 [0xffffffffffff1000])) 167 {*arm_movsi_insn} (nil))

(insn 468 467 469 43 arch/arm/mm/init.c:656 (set (reg:SI 3 r3)
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (nil))

(call_insn 469 468 0 43 arch/arm/mm/init.c:656 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 120 [0x78])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 43 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(268)
0, 42, 56, 70, 71, 83, 84, 204, 235, 236, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1409, 1410, 1411, 1412, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536, 1537, 1538, 1539, 1540, 1541, 1542, 1543, 1544, 1545, 1546, 1547, 1548, 1549, 1550, 1551, 1552, 1553, 1554, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1579, 1580, 1581, 1582, 1583, 1584, 1585, 1586, 1587, 1589, 1590, 1591, 1592, 1593, 1594, 1595, 1596, 1597, 1599, 1600, 1601, 1602, 1603, 1604, 1605, 1606, 1607, 1609, 1610, 1611


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 20.
deleting insn with uid = 29.
deleting insn with uid = 32.
deleting insn with uid = 83.
deleting insn with uid = 104.
deleting insn with uid = 168.
deleting insn with uid = 177.
deleting insn with uid = 217.
deleting insn with uid = 227.
deleting insn with uid = 256.
deleting insn with uid = 321.
deleting insn with uid = 336.
deleting insn with uid = 399.
deleting insn with uid = 405.
deleting insn with uid = 407.
deleting insn with uid = 414.
deleting insn with uid = 428.
deleting insn with uid = 442.
deleting insn with uid = 456.
rescanning insn with uid = 33.
deleting insn with uid = 33.
ending the processing of deferred insns

;; Function bootmem_init (bootmem_init)[0:1354] (unlikely executed)

;; 5 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22
;;
;; Loop 4
;;  header 21, latch 20
;;  depth 1, outer 0
;;  nodes: 21 20 18 19 16 17
;;
;; Loop 3
;;  header 14, latch 13
;;  depth 1, outer 0
;;  nodes: 14 13 12
;;
;; Loop 2
;;  header 10, latch 9
;;  depth 1, outer 0
;;  nodes: 10 9 8
;;
;; Loop 1
;;  header 6, latch 5
;;  depth 1, outer 0
;;  nodes: 6 5 3 4
;; 2 succs { 6 }
;; 3 succs { 5 4 }
;; 4 succs { 5 }
;; 5 succs { 6 }
;; 6 succs { 3 7 }
;; 7 succs { 10 }
;; 8 succs { 11 9 }
;; 9 succs { 10 }
;; 10 succs { 8 11 }
;; 11 succs { 14 }
;; 12 succs { 15 13 }
;; 13 succs { 14 }
;; 14 succs { 12 15 }
;; 15 succs { 21 }
;; 16 succs { 17 18 }
;; 17 succs { 18 }
;; 18 succs { 19 20 }
;; 19 succs { 20 }
;; 20 succs { 21 }
;; 21 succs { 16 22 }
;; 22 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 23 n_edges 31 count 52 (  2.3)
df_worklist_dataflow_doublequeue:n_basic_blocks 23 n_edges 31 count 55 (  2.4)
df_worklist_dataflow_doublequeue:n_basic_blocks 23 n_edges 31 count 56 (  2.4)

In insn 7, replacing
 (reg/f:SI 161)
 with (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
Changes to insn 7 not profitable

In insn 8, replacing
 (plus:SI (reg/f:SI 161)
        (const_int 4 [0x4]))
 with (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
            (const_int 4 [0x4])))
Changes to insn 8 not profitable

In insn 9, replacing
 (plus:SI (reg/f:SI 161)
        (const_int 16 [0x10]))
 with (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
            (const_int 16 [0x10])))
Changes to insn 9 not profitable
 Setting REG_EQUAL note

In insn 11, replacing
 (reg/v:SI 136 [ max_high.851 ])
 with (const_int 0 [0x0])
Changes to insn 11 not profitable

In insn 13, replacing
 (reg/v:SI 136 [ max_high.851 ])
 with (const_int 0 [0x0])
Changes to insn 13 not profitable

In insn 52, replacing
 (reg/f:SI 168)
 with (symbol_ref:SI ("contig_page_data") [flags 0xc0] <var_decl 0x10c25120 contig_page_data>)
Changes to insn 52 not profitable

In insn 84, replacing
 (reg/f:SI 178)
 with (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)
Changes to insn 84 not profitable

In insn 121, replacing
 (reg/f:SI 192)
 with (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)
Changes to insn 121 not profitable

In insn 145, replacing
 (reg/f:SI 204)
 with (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)
Changes to insn 145 not profitable


try_optimize_cfg iteration 1

deferring deletion of insn with uid = 145.
deferring deletion of insn with uid = 140.
deferring deletion of insn with uid = 139.
deferring deletion of insn with uid = 138.
deferring deletion of insn with uid = 121.
deferring deletion of insn with uid = 84.
deferring deletion of insn with uid = 8.
deferring deletion of insn with uid = 7.
Deleted 8 trivially dead insns

Number of successful forward propagations: 0



bootmem_init

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={16d,10u} r1={15d,7u} r2={13d,5u} r3={10d,2u} r11={1d,22u} r12={8d} r13={1d,29u} r14={8d,1u} r15={7d} r16={7d} r17={7d} r18={7d} r19={7d} r20={7d} r21={7d} r22={7d} r23={7d} r24={23d,9u} r25={1d,32u,6d} r26={1d,21u} r27={7d} r28={7d} r29={7d} r30={7d} r31={7d} r32={7d} r33={7d} r34={7d} r35={7d} r36={7d} r37={7d} r38={7d} r39={7d} r40={7d} r41={7d} r42={7d} r43={7d} r44={7d} r45={7d} r46={7d} r47={7d} r48={7d} r49={7d} r50={7d} r51={7d} r52={7d} r53={7d} r54={7d} r55={7d} r56={7d} r57={7d} r58={7d} r59={7d} r60={7d} r61={7d} r62={7d} r63={7d} r64={7d} r65={7d} r66={7d} r67={7d} r68={7d} r69={7d} r70={7d} r71={7d} r72={7d} r73={7d} r74={7d} r75={7d} r76={7d} r77={7d} r78={7d} r79={7d} r80={7d} r81={7d} r82={7d} r83={7d} r84={7d} r85={7d} r86={7d} r87={7d} r88={7d} r89={7d} r90={7d} r91={7d} r92={7d} r93={7d} r94={7d} r95={7d} r96={7d} r97={7d} r98={7d} r99={7d} r100={7d} r101={7d} r102={7d} r103={7d} r104={7d} r105={7d} r106={7d} r107={7d} r108={7d} r109={7d} r110={7d} r111={7d} r112={7d} r113={7d} r114={7d} r115={7d} r116={7d} r117={7d} r118={7d} r119={7d} r120={7d} r121={7d} r122={7d} r123={7d} r124={7d} r125={7d} r126={7d} r127={7d} r133={1d,2u} r134={1d,2u} r135={2d,12u} r136={2d,5u} r137={1d,1u} r138={2d,4u} r139={1d,1u} r140={2d,4u} r141={1d,1u} r142={2d,5u} r143={1d,3u} r144={1d,3u} r145={1d,2u,1d} r146={1d,2u} r147={1d,2u} r148={2d,4u} r149={1d,1u} r150={1d,1u} r151={1d,3u} r152={1d,3u} r153={1d,2u,1d} r154={1d,2u} r155={1d,2u} r156={1d,1u} r157={2d,2u} r158={1d,2u} r159={1d,1u} r160={2d,4u} r161={1d,4u} r162={1d} r163={1d} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,3u} r179={1d} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u,1d} r186={1d,1u} r187={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,3u} r193={1d} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,6u} r199={1d,1u} r200={1d,4u} r201={1d} r202={1d} r203={1d} r204={1d,3u} r205={1d} r206={1d,1u} r207={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r212={1d,1u} r213={1d,1u} r214={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,1u} r222={1d,1u} r223={1d,1u} r224={1d,1u} r225={1d,1u} 
;;    total ref usage 1266{968d,289u,9e} in 146{139 regular + 7 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 55, 56, 57, 58, 59, 60, 61, 62, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866
0[0,16] 1[16,15] 2[31,13] 3[44,10] 11[54,1] 12[55,8] 13[63,1] 14[64,8] 15[72,7] 16[79,7] 17[86,7] 18[93,7] 19[100,7] 20[107,7] 21[114,7] 22[121,7] 23[128,7] 24[135,23] 25[158,1] 26[159,1] 27[160,7] 28[167,7] 29[174,7] 30[181,7] 31[188,7] 32[195,7] 33[202,7] 34[209,7] 35[216,7] 36[223,7] 37[230,7] 38[237,7] 39[244,7] 40[251,7] 41[258,7] 42[265,7] 43[272,7] 44[279,7] 45[286,7] 46[293,7] 47[300,7] 48[307,7] 49[314,7] 50[321,7] 51[328,7] 52[335,7] 53[342,7] 54[349,7] 55[356,7] 56[363,7] 57[370,7] 58[377,7] 59[384,7] 60[391,7] 61[398,7] 62[405,7] 63[412,7] 64[419,7] 65[426,7] 66[433,7] 67[440,7] 68[447,7] 69[454,7] 70[461,7] 71[468,7] 72[475,7] 73[482,7] 74[489,7] 75[496,7] 76[503,7] 77[510,7] 78[517,7] 79[524,7] 80[531,7] 81[538,7] 82[545,7] 83[552,7] 84[559,7] 85[566,7] 86[573,7] 87[580,7] 88[587,7] 89[594,7] 90[601,7] 91[608,7] 92[615,7] 93[622,7] 94[629,7] 95[636,7] 96[643,7] 97[650,7] 98[657,7] 99[664,7] 100[671,7] 101[678,7] 102[685,7] 103[692,7] 104[699,7] 105[706,7] 106[713,7] 107[720,7] 108[727,7] 109[734,7] 110[741,7] 111[748,7] 112[755,7] 113[762,7] 114[769,7] 115[776,7] 116[783,7] 117[790,7] 118[797,7] 119[804,7] 120[811,7] 121[818,7] 122[825,7] 123[832,7] 124[839,7] 125[846,7] 126[853,7] 127[860,7] 133[867,1] 134[868,1] 135[869,2] 136[871,2] 137[873,1] 138[874,2] 139[876,1] 140[877,2] 141[879,1] 142[880,2] 143[882,1] 144[883,1] 145[884,1] 146[885,1] 147[886,1] 148[887,2] 149[889,1] 150[890,1] 151[891,1] 152[892,1] 153[893,1] 154[894,1] 155[895,1] 156[896,1] 157[897,2] 158[899,1] 159[900,1] 160[901,2] 161[903,1] 162[904,1] 163[905,1] 164[906,1] 165[907,1] 166[908,1] 167[909,1] 168[910,1] 169[911,1] 170[912,1] 171[913,1] 172[914,1] 173[915,1] 174[916,1] 175[917,1] 176[918,1] 177[919,1] 178[920,1] 179[921,1] 180[922,1] 181[923,1] 182[924,1] 183[925,1] 184[926,1] 185[927,1] 186[928,1] 187[929,1] 188[930,1] 189[931,1] 190[932,1] 191[933,1] 192[934,1] 193[935,1] 194[936,1] 195[937,1] 196[938,1] 197[939,1] 198[940,1] 199[941,1] 200[942,1] 201[943,1] 202[944,1] 203[945,1] 204[946,1] 205[947,1] 206[948,1] 207[949,1] 208[950,1] 209[951,1] 210[952,1] 211[953,1] 212[954,1] 213[955,1] 214[956,1] 215[957,1] 216[958,1] 217[959,1] 218[960,1] 219[961,1] 220[962,1] 221[963,1] 222[964,1] 223[965,1] 224[966,1] 225[967,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 135 136 140 156 157 160 161 162 163
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 135 136 140 156 157 160 161 162 163
;; live  kill	
;; rd  in  	(10)
15, 30, 43, 53, 54, 62, 63, 71, 158, 159
;; rd  gen 	(9)
869, 872, 877, 896, 897, 902, 903, 904, 905
;; rd  kill	(14)
869, 870, 871, 872, 877, 878, 896, 897, 898, 901, 902, 903, 904, 905

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 6 2 arch/arm/mm/init.c:144 discrim 1 (set (reg/f:SI 161)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 6 5 9 2 arch/arm/mm/init.c:144 discrim 1 (set (reg:SI 156 [ D.25862 ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 161)
                (const_int 4 [0x4])) [0 meminfo.nr_banks+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 9 6 10 2 arch/arm/mm/init.c:144 discrim 1 (set (reg:SI 140 [ ivtmp.847 ])
        (plus:SI (reg/f:SI 161)
            (const_int 16 [0x10]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 16 [0x10])))
        (nil)))

(insn 10 9 11 2 arch/arm/mm/init.c:142 (set (reg/v:SI 136 [ max_high.851 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 11 10 12 2 arch/arm/mm/init.c:142 (set (reg/v:SI 135 [ max_low.852 ])
        (reg/v:SI 136 [ max_high.851 ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 12 11 13 2 arch/arm/mm/init.c:141 (set (reg/v:SI 160 [ min ])
        (const_int -1 [0xffffffffffffffff])) 167 {*arm_movsi_insn} (nil))

(insn 13 12 35 2 arch/arm/mm/init.c:144 (set (reg/v:SI 157 [ i ])
        (reg/v:SI 136 [ max_high.851 ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))
;; End of basic block 2 -> ( 6)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 156 157 160
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 156 157 160
;; rd  out 	(19)
15, 30, 43, 53, 54, 62, 63, 71, 158, 159, 869, 872, 877, 896, 897, 902, 903, 904, 905


;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 6) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(11){ }u11(13){ }u12(25){ }u13(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 156 157 160
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 140 160
;; lr  def 	 24 [cc] 136 139 155 158 160 164 165 166
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 156 157 160
;; live  gen 	 24 [cc] 136 139 155 158 160 164 165 166
;; live  kill	 24 [cc]
;; rd  in  	(31)
15, 30, 43, 53, 54, 62, 63, 71, 153, 158, 159, 869, 870, 871, 872, 876, 877, 878, 895, 896, 897, 898, 899, 901, 902, 903, 904, 905, 906, 907, 908
;; rd  gen 	(9)
155, 871, 876, 895, 899, 901, 906, 907, 908
;; rd  kill	(33)
135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 871, 872, 876, 895, 899, 901, 902, 906, 907, 908

;; Pred edge  6 [91.0%] 
(code_label 35 13 16 3 74 "" [1 uses])

(note 16 35 17 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 17 16 18 3 arch/arm/mm/init.c:148 (set (reg:SI 155 [ D.25868 ])
        (mem/s/j:SI (plus:SI (reg:SI 140 [ ivtmp.847 ])
                (const_int -8 [0xfffffffffffffff8])) [0 <variable>.start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 18 17 19 3 arch/arm/mm/init.c:148 (set (reg/v:SI 139 [ min.848 ])
        (lshiftrt:SI (reg:SI 155 [ D.25868 ])
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 19 18 20 3 arch/arm/mm/init.c:149 (set (reg:SI 165 [ <variable>.size ])
        (mem/s/j:SI (plus:SI (reg:SI 140 [ ivtmp.847 ])
                (const_int -4 [0xfffffffffffffffc])) [0 <variable>.size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 20 19 21 3 arch/arm/mm/init.c:149 (set (reg:SI 164)
        (plus:SI (reg:SI 155 [ D.25868 ])
            (reg:SI 165 [ <variable>.size ]))) 4 {*arm_addsi3} (nil))

(insn 21 20 22 3 arch/arm/mm/init.c:149 (set (reg/v:SI 158 [ max_high ])
        (lshiftrt:SI (reg:SI 164)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 22 21 23 3 arch/arm/mm/init.c:149 (parallel [
            (set (reg/v:SI 160 [ min ])
                (umin:SI (reg/v:SI 160 [ min ])
                    (reg/v:SI 139 [ min.848 ])))
            (clobber (reg:CC 24 cc))
        ]) 107 {*arm_uminsi3} (nil))

(insn 23 22 24 3 arch/arm/mm/init.c:149 (parallel [
            (set (reg/v:SI 136 [ max_high.851 ])
                (umax:SI (reg/v:SI 136 [ max_high.851 ])
                    (reg/v:SI 158 [ max_high ])))
            (clobber (reg:CC 24 cc))
        ]) 106 {*arm_umaxsi3} (nil))

(insn 24 23 25 3 arch/arm/mm/init.c:155 (set (reg:SI 166 [ <variable>.highmem ])
        (mem/s/j:SI (reg:SI 140 [ ivtmp.847 ]) [0 <variable>.highmem+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 25 24 26 3 arch/arm/mm/init.c:155 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 166 [ <variable>.highmem ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 26 25 27 3 arch/arm/mm/init.c:155 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 29)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 3 -> ( 5 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 156 157 158 160
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 156 157 158 160
;; rd  out 	(29)
15, 30, 43, 53, 54, 62, 63, 71, 155, 158, 159, 869, 870, 871, 876, 877, 878, 895, 896, 897, 898, 899, 901, 903, 904, 905, 906, 907, 908


;; Succ edge  5 [50.0%] 
;; Succ edge  4 [50.0%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u27(11){ }u28(13){ }u29(25){ }u30(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 156 157 158 160
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 158
;; lr  def 	 24 [cc] 135
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 156 157 158 160
;; live  gen 	 135
;; live  kill	 24 [cc]
;; rd  in  	(29)
15, 30, 43, 53, 54, 62, 63, 71, 155, 158, 159, 869, 870, 871, 876, 877, 878, 895, 896, 897, 898, 899, 901, 903, 904, 905, 906, 907, 908
;; rd  gen 	(1)
870
;; rd  kill	(25)
135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 869, 870

;; Pred edge  3 [50.0%]  (fallthru)
(note 27 26 28 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 28 27 29 4 arch/arm/mm/init.c:155 (parallel [
            (set (reg/v:SI 135 [ max_low.852 ])
                (umax:SI (reg/v:SI 135 [ max_low.852 ])
                    (reg/v:SI 158 [ max_high ])))
            (clobber (reg:CC 24 cc))
        ]) 106 {*arm_umaxsi3} (nil))
;; End of basic block 4 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 156 157 160
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 156 157 160
;; rd  out 	(27)
15, 30, 43, 53, 54, 62, 63, 71, 158, 159, 870, 871, 876, 877, 878, 895, 896, 897, 898, 899, 901, 903, 904, 905, 906, 907, 908


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 3 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u33(11){ }u34(13){ }u35(25){ }u36(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 156 157 160
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 157
;; lr  def 	 140 157
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 156 157 160
;; live  gen 	 140 157
;; live  kill	
;; rd  in  	(29)
15, 30, 43, 53, 54, 62, 63, 71, 155, 158, 159, 869, 870, 871, 876, 877, 878, 895, 896, 897, 898, 899, 901, 903, 904, 905, 906, 907, 908
;; rd  gen 	(2)
878, 898
;; rd  kill	(4)
877, 878, 897, 898

;; Pred edge  3 [50.0%] 
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 29 28 30 5 73 "" [1 uses])

(note 30 29 31 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 31 30 32 5 arch/arm/mm/init.c:144 (set (reg/v:SI 157 [ i ])
        (plus:SI (reg/v:SI 157 [ i ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 32 31 33 5 arch/arm/mm/init.c:144 (set (reg:SI 140 [ ivtmp.847 ])
        (plus:SI (reg:SI 140 [ ivtmp.847 ])
            (const_int 12 [0xc]))) 4 {*arm_addsi3} (nil))
;; End of basic block 5 -> ( 6)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 156 157 160
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 156 157 160
;; rd  out 	(27)
15, 30, 43, 53, 54, 62, 63, 71, 155, 158, 159, 869, 870, 871, 876, 878, 895, 896, 898, 899, 901, 903, 904, 905, 906, 907, 908


;; Succ edge  6 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 2 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u39(11){ }u40(13){ }u41(25){ }u42(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 156 157 160
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 157
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 156 157 160
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(31)
15, 30, 43, 53, 54, 62, 63, 71, 155, 158, 159, 869, 870, 871, 872, 876, 877, 878, 895, 896, 897, 898, 899, 901, 902, 903, 904, 905, 906, 907, 908
;; rd  gen 	(1)
153
;; rd  kill	(23)
135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157

;; Pred edge  2 [100.0%]  (fallthru)
;; Pred edge  5 [100.0%]  (fallthru,dfs_back)
(code_label 33 32 34 6 72 "" [0 uses])

(note 34 33 36 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 36 34 37 6 arch/arm/mm/init.c:144 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 157 [ i ])
            (reg:SI 156 [ D.25862 ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 37 36 38 6 arch/arm/mm/init.c:144 discrim 1 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 35)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil)))
;; End of basic block 6 -> ( 3 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 156 157 160
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 156 157 160
;; rd  out 	(31)
15, 30, 43, 53, 54, 62, 63, 71, 153, 158, 159, 869, 870, 871, 872, 876, 877, 878, 895, 896, 897, 898, 899, 901, 902, 903, 904, 905, 906, 907, 908


;; Succ edge  3 [91.0%] 
;; Succ edge  7 [9.0%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u46(11){ }u47(13){ }u48(25){ }u49(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 160
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 160
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 146 147 148 149 150 167 168 169 170
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 160
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 146 147 148 149 150 167 168 169 170
;; live  kill	 14 [lr]
;; rd  in  	(31)
15, 30, 43, 53, 54, 62, 63, 71, 153, 158, 159, 869, 870, 871, 872, 876, 877, 878, 895, 896, 897, 898, 899, 901, 902, 903, 904, 905, 906, 907, 908
;; rd  gen 	(10)
9, 885, 886, 888, 889, 890, 909, 910, 911, 912
;; rd  kill	(34)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 64, 65, 66, 67, 68, 69, 70, 71, 885, 886, 887, 888, 889, 890, 909, 910, 911, 912

;; Pred edge  6 [9.0%]  (fallthru)
(note 38 37 39 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 39 38 40 7 arch/arm/mm/init.c:174 (set (reg:SI 146 [ D.25910 ])
        (minus:SI (reg/v:SI 135 [ max_low.852 ])
            (reg/v:SI 160 [ min ]))) 28 {*arm_subsi3_insn} (nil))

(insn 40 39 41 7 arch/arm/mm/init.c:174 (set (reg:SI 0 r0)
        (reg:SI 146 [ D.25910 ])) 167 {*arm_movsi_insn} (nil))

(call_insn 41 40 42 7 arch/arm/mm/init.c:174 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("bootmem_bootmap_pages") [flags 0x41] <function_decl 0x11095280 bootmem_bootmap_pages>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 42 41 43 7 arch/arm/mm/init.c:174 (set (reg/v:SI 149 [ boot_pages ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 43 42 44 7 arch/arm/mm/init.c:175 (set (reg:SI 147 [ D.25908 ])
        (ashift:SI (reg/v:SI 135 [ max_low.852 ])
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 44 43 45 7 arch/arm/mm/init.c:175 (set (reg:SI 167)
        (ashift:SI (reg/v:SI 149 [ boot_pages ])
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 45 44 46 7 arch/arm/mm/init.c:175 (set (reg:SI 0 r0)
        (reg:SI 167)) 167 {*arm_movsi_insn} (nil))

(insn 46 45 47 7 arch/arm/mm/init.c:175 (set (reg:SI 1 r1)
        (const_int 32 [0x20])) 167 {*arm_movsi_insn} (nil))

(insn 47 46 48 7 arch/arm/mm/init.c:175 (set (reg:SI 2 r2)
        (reg:SI 147 [ D.25908 ])) 167 {*arm_movsi_insn} (nil))

(call_insn 48 47 49 7 arch/arm/mm/init.c:175 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memblock_alloc_base") [flags 0x41] <function_decl 0x113f7900 memblock_alloc_base>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 49 48 50 7 arch/arm/mm/init.c:175 (set (reg/v:SI 150 [ bitmap ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 50 49 51 7 arch/arm/mm/init.c:184 (set (reg/f:SI 168)
        (symbol_ref:SI ("contig_page_data") [flags 0xc0] <var_decl 0x10c25120 contig_page_data>)) 167 {*arm_movsi_insn} (nil))

(insn 51 50 52 7 arch/arm/mm/init.c:184 (set (reg:SI 169)
        (lshiftrt:SI (reg/v:SI 150 [ bitmap ])
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 52 51 53 7 arch/arm/mm/init.c:184 (set (reg:SI 0 r0)
        (reg/f:SI 168)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("contig_page_data") [flags 0xc0] <var_decl 0x10c25120 contig_page_data>)
        (nil)))

(insn 53 52 54 7 arch/arm/mm/init.c:184 (set (reg:SI 1 r1)
        (reg:SI 169)) 167 {*arm_movsi_insn} (nil))

(insn 54 53 55 7 arch/arm/mm/init.c:184 (set (reg:SI 2 r2)
        (reg/v:SI 160 [ min ])) 167 {*arm_movsi_insn} (nil))

(insn 55 54 56 7 arch/arm/mm/init.c:184 (set (reg:SI 3 r3)
        (reg/v:SI 135 [ max_low.852 ])) 167 {*arm_movsi_insn} (nil))

(call_insn 56 55 57 7 arch/arm/mm/init.c:184 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("init_bootmem_node") [flags 0x41] <function_decl 0x11095300 init_bootmem_node>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 57 56 58 7 arch/arm/mm/init.c:187 (set (reg/f:SI 170)
        (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)) 167 {*arm_movsi_insn} (nil))

(insn 58 57 82 7 arch/arm/mm/init.c:187 (set (reg/v/f:SI 148 [ reg ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 170)
                (const_int 16 [0x10])) [0 memblock.memory.regions+0 S4 A32])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 7 -> ( 10)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 146 147 148 160
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 146 147 148 160
;; rd  out 	(39)
9, 30, 43, 53, 54, 62, 63, 153, 158, 159, 869, 870, 871, 872, 876, 877, 878, 885, 886, 888, 889, 890, 895, 896, 897, 898, 899, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912


;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 10) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u76(11){ }u77(13){ }u78(25){ }u79(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 146 147 148 160
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 148
;; lr  def 	 24 [cc] 134 151 153 159 171 172 173 174
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 146 147 148 160
;; live  gen 	 24 [cc] 134 151 153 159 171 172 173 174
;; live  kill	 24 [cc]
;; rd  in  	(57)
9, 30, 43, 53, 54, 62, 63, 146, 158, 159, 868, 869, 870, 871, 872, 876, 877, 878, 885, 886, 887, 888, 889, 890, 891, 893, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925
;; rd  gen 	(9)
148, 868, 891, 893, 900, 913, 914, 915, 916
;; rd  kill	(31)
135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 868, 891, 893, 900, 913, 914, 915, 916

;; Pred edge  10 [95.5%] 
(code_label 82 58 61 8 77 "" [1 uses])

(note 61 82 62 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 62 61 63 8 include/linux/memblock.h:120 (set (reg:SI 153 [ D.25891 ])
        (mem/s/j:SI (reg/v/f:SI 148 [ reg ]) [0 <variable>.base+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 63 62 64 8 include/linux/memblock.h:120 (set (reg:SI 172)
        (plus:SI (reg:SI 153 [ D.25891 ])
            (const_int 4080 [0xff0]))) 4 {*arm_addsi3} (nil))

(insn 64 63 65 8 include/linux/memblock.h:120 (set (reg:SI 171)
        (plus:SI (reg:SI 172)
            (const_int 15 [0xf]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (plus:SI (reg:SI 153 [ D.25891 ])
            (const_int 4095 [0xfff]))
        (nil)))

(insn 65 64 66 8 include/linux/memblock.h:120 (set (reg/v:SI 151 [ start ])
        (lshiftrt:SI (reg:SI 171)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 66 65 67 8 include/linux/memblock.h:129 (set (reg:SI 174 [ <variable>.size ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 148 [ reg ])
                (const_int 4 [0x4])) [0 <variable>.size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 67 66 68 8 include/linux/memblock.h:129 (set (reg:SI 173)
        (plus:SI (reg:SI 153 [ D.25891 ])
            (reg:SI 174 [ <variable>.size ]))) 4 {*arm_addsi3} (nil))

(insn 68 67 69 8 include/linux/memblock.h:129 (set (reg/v:SI 159 [ max_low ])
        (lshiftrt:SI (reg:SI 173)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 69 68 70 8 include/linux/memblock.h:129 (parallel [
            (set (reg/v:SI 134 [ max_low.853 ])
                (umin:SI (reg/v:SI 135 [ max_low.852 ])
                    (reg/v:SI 159 [ max_low ])))
            (clobber (reg:CC 24 cc))
        ]) 107 {*arm_uminsi3} (nil))

(insn 70 69 71 8 arch/arm/mm/init.c:193 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 151 [ start ])
            (reg/v:SI 134 [ max_low.853 ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 71 70 72 8 arch/arm/mm/init.c:193 (set (pc)
        (if_then_else (geu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 91)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 450 [0x1c2])
        (nil)))
;; End of basic block 8 -> ( 11 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 136 146 147 148 151 160
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 136 146 147 148 151 160
;; rd  out 	(57)
9, 30, 43, 53, 54, 62, 63, 148, 158, 159, 868, 869, 870, 871, 872, 876, 877, 878, 885, 886, 887, 888, 889, 890, 891, 893, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925


;; Succ edge  11 [4.5%] 
;; Succ edge  9 [95.5%]  (fallthru)

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u94(11){ }u95(13){ }u96(25){ }u97(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 136 146 147 148 151 160
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 148 151
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 148 175 176 177
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 136 146 147 148 151 160
;; live  gen 	 0 [r0] 1 [r1] 148 175 176 177
;; live  kill	 14 [lr]
;; rd  in  	(57)
9, 30, 43, 53, 54, 62, 63, 148, 158, 159, 868, 869, 870, 871, 872, 876, 877, 878, 885, 886, 887, 888, 889, 890, 891, 893, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925
;; rd  gen 	(4)
887, 917, 918, 919
;; rd  kill	(13)
64, 65, 66, 67, 68, 69, 70, 71, 887, 888, 917, 918, 919

;; Pred edge  8 [95.5%]  (fallthru)
(note 72 71 73 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 73 72 74 9 arch/arm/mm/init.c:196 (set (reg:SI 175)
        (ashift:SI (reg/v:SI 151 [ start ])
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 74 73 75 9 arch/arm/mm/init.c:196 (set (reg:SI 176)
        (minus:SI (reg/v:SI 134 [ max_low.853 ])
            (reg/v:SI 151 [ start ]))) 28 {*arm_subsi3_insn} (nil))

(insn 75 74 76 9 arch/arm/mm/init.c:196 (set (reg:SI 177)
        (ashift:SI (reg:SI 176)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 76 75 77 9 arch/arm/mm/init.c:196 (set (reg:SI 0 r0)
        (reg:SI 175)) 167 {*arm_movsi_insn} (nil))

(insn 77 76 78 9 arch/arm/mm/init.c:196 (set (reg:SI 1 r1)
        (reg:SI 177)) 167 {*arm_movsi_insn} (nil))

(call_insn 78 77 79 9 arch/arm/mm/init.c:196 (parallel [
            (call (mem:SI (symbol_ref:SI ("free_bootmem") [flags 0x41] <function_decl 0x11095600 free_bootmem>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 79 78 80 9 arch/arm/mm/init.c:187 (set (reg/v/f:SI 148 [ reg ])
        (plus:SI (reg/v/f:SI 148 [ reg ])
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))
;; End of basic block 9 -> ( 10)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 146 147 148 160
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 146 147 148 160
;; rd  out 	(56)
9, 30, 43, 53, 54, 62, 63, 148, 158, 159, 868, 869, 870, 871, 872, 876, 877, 878, 885, 886, 887, 889, 890, 891, 893, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925


;; Succ edge  10 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 7 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u108(11){ }u109(13){ }u110(25){ }u111(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 146 147 148 160
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148
;; lr  def 	 24 [cc] 178 179 180 181 182 183
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 146 147 148 160
;; live  gen 	 24 [cc] 178 179 180 181 182 183
;; live  kill	
;; rd  in  	(58)
9, 30, 43, 53, 54, 62, 63, 148, 153, 158, 159, 868, 869, 870, 871, 872, 876, 877, 878, 885, 886, 887, 888, 889, 890, 891, 893, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925
;; rd  gen 	(7)
146, 920, 921, 922, 923, 924, 925
;; rd  kill	(29)
135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 920, 921, 922, 923, 924, 925

;; Pred edge  7 [100.0%]  (fallthru)
;; Pred edge  9 [100.0%]  (fallthru,dfs_back)
(code_label 80 79 81 10 75 "" [0 uses])

(note 81 80 83 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 83 81 85 10 arch/arm/mm/init.c:187 discrim 1 (set (reg/f:SI 178)
        (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)) 167 {*arm_movsi_insn} (nil))

(insn 85 83 86 10 arch/arm/mm/init.c:187 discrim 1 (set (reg:SI 181 [ memblock.memory.cnt ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 178)
                (const_int 8 [0x8])) [0 memblock.memory.cnt+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 86 85 87 10 arch/arm/mm/init.c:187 discrim 1 (set (reg:SI 180)
        (ashift:SI (reg:SI 181 [ memblock.memory.cnt ])
            (const_int 3 [0x3]))) 117 {*arm_shiftsi3} (nil))

(insn 87 86 88 10 arch/arm/mm/init.c:187 discrim 1 (set (reg/f:SI 183 [ memblock.memory.regions ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 178)
                (const_int 16 [0x10])) [0 memblock.memory.regions+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 88 87 89 10 arch/arm/mm/init.c:187 discrim 1 (set (reg:SI 182)
        (plus:SI (reg/f:SI 183 [ memblock.memory.regions ])
            (reg:SI 180))) 4 {*arm_addsi3} (nil))

(insn 89 88 90 10 arch/arm/mm/init.c:187 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 148 [ reg ])
            (reg:SI 182))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 90 89 91 10 arch/arm/mm/init.c:187 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 82)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
        (nil)))
;; End of basic block 10 -> ( 8 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 146 147 148 160
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 146 147 148 160
;; rd  out 	(57)
9, 30, 43, 53, 54, 62, 63, 146, 158, 159, 868, 869, 870, 871, 872, 876, 877, 878, 885, 886, 887, 888, 889, 890, 891, 893, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925


;; Succ edge  8 [95.5%] 
;; Succ edge  11 [4.5%]  (fallthru)

;; Start of basic block ( 8 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u121(11){ }u122(13){ }u123(25){ }u124(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 146 147 160
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 138 184
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 146 147 160
;; live  gen 	 138 184
;; live  kill	
;; rd  in  	(58)
9, 30, 43, 53, 54, 62, 63, 146, 148, 158, 159, 868, 869, 870, 871, 872, 876, 877, 878, 885, 886, 887, 888, 889, 890, 891, 893, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925
;; rd  gen 	(2)
875, 926
;; rd  kill	(3)
874, 875, 926

;; Pred edge  8 [4.5%] 
;; Pred edge  10 [4.5%]  (fallthru)
(code_label 91 90 92 11 76 "" [1 uses])

(note 92 91 93 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 93 92 94 11 arch/arm/mm/init.c:200 (set (reg/f:SI 184)
        (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)) 167 {*arm_movsi_insn} (nil))

(insn 94 93 119 11 arch/arm/mm/init.c:200 (set (reg/v/f:SI 138 [ reg.849 ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 184)
                (const_int 28 [0x1c])) [0 memblock.reserved.regions+0 S4 A32])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 11 -> ( 14)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 138 146 147 160
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 138 146 147 160
;; rd  out 	(60)
9, 30, 43, 53, 54, 62, 63, 146, 148, 158, 159, 868, 869, 870, 871, 872, 875, 876, 877, 878, 885, 886, 887, 888, 889, 890, 891, 893, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926


;; Succ edge  14 [100.0%]  (fallthru)

;; Start of basic block ( 14) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u126(11){ }u127(13){ }u128(25){ }u129(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 138 146 147 160
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 138
;; lr  def 	 24 [cc] 133 137 152 154 185 186 187 188
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 138 146 147 160
;; live  gen 	 24 [cc] 133 137 152 154 185 186 187 188
;; live  kill	 24 [cc]
;; rd  in  	(78)
5, 9, 30, 43, 53, 54, 62, 63, 142, 158, 159, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939
;; rd  gen 	(9)
144, 867, 873, 892, 894, 927, 928, 929, 930
;; rd  kill	(31)
135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 867, 873, 892, 894, 927, 928, 929, 930

;; Pred edge  14 [95.5%] 
(code_label 119 94 97 12 80 "" [1 uses])

(note 97 119 98 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 98 97 99 12 include/linux/memblock.h:138 (set (reg:SI 154 [ D.25887 ])
        (mem/s/j:SI (reg/v/f:SI 138 [ reg.849 ]) [0 <variable>.base+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 99 98 100 12 include/linux/memblock.h:138 (set (reg/v:SI 152 [ start ])
        (lshiftrt:SI (reg:SI 154 [ D.25887 ])
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 100 99 101 12 include/linux/memblock.h:147 (set (reg:SI 186 [ <variable>.size ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 138 [ reg.849 ])
                (const_int 4 [0x4])) [0 <variable>.size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 101 100 102 12 include/linux/memblock.h:147 (set (reg:SI 185)
        (plus:SI (reg:SI 154 [ D.25887 ])
            (reg:SI 186 [ <variable>.size ]))) 4 {*arm_addsi3} (nil))

(insn 102 101 103 12 include/linux/memblock.h:147 (set (reg:SI 188)
        (plus:SI (reg:SI 185)
            (const_int 4080 [0xff0]))) 4 {*arm_addsi3} (nil))

(insn 103 102 104 12 include/linux/memblock.h:147 (set (reg:SI 187)
        (plus:SI (reg:SI 188)
            (const_int 15 [0xf]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (plus:SI (reg:SI 185)
            (const_int 4095 [0xfff]))
        (nil)))

(insn 104 103 105 12 include/linux/memblock.h:147 (set (reg/v:SI 137 [ max_low.850 ])
        (lshiftrt:SI (reg:SI 187)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 105 104 106 12 include/linux/memblock.h:147 (parallel [
            (set (reg/v:SI 133 [ max_low.854 ])
                (umin:SI (reg/v:SI 135 [ max_low.852 ])
                    (reg/v:SI 137 [ max_low.850 ])))
            (clobber (reg:CC 24 cc))
        ]) 107 {*arm_uminsi3} (nil))

(insn 106 105 107 12 arch/arm/mm/init.c:206 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 152 [ start ])
            (reg/v:SI 133 [ max_low.854 ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 107 106 108 12 arch/arm/mm/init.c:206 (set (pc)
        (if_then_else (geu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 128)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 450 [0x1c2])
        (nil)))
;; End of basic block 12 -> ( 15 13)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 136 138 146 147 152 160
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 136 138 146 147 152 160
;; rd  out 	(78)
5, 9, 30, 43, 53, 54, 62, 63, 144, 158, 159, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939


;; Succ edge  15 [4.5%] 
;; Succ edge  13 [95.5%]  (fallthru)

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u144(11){ }u145(13){ }u146(25){ }u147(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 136 138 146 147 152 160
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 152
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 138 189 190 191
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 136 138 146 147 152 160
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 138 189 190 191
;; live  kill	 14 [lr]
;; rd  in  	(78)
5, 9, 30, 43, 53, 54, 62, 63, 144, 158, 159, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939
;; rd  gen 	(5)
5, 874, 931, 932, 933
;; rd  kill	(29)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 64, 65, 66, 67, 68, 69, 70, 71, 874, 875, 931, 932, 933

;; Pred edge  12 [95.5%]  (fallthru)
(note 108 107 109 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 109 108 110 13 arch/arm/mm/init.c:209 (set (reg:SI 189)
        (ashift:SI (reg/v:SI 152 [ start ])
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 110 109 111 13 arch/arm/mm/init.c:209 (set (reg:SI 190)
        (minus:SI (reg/v:SI 133 [ max_low.854 ])
            (reg/v:SI 152 [ start ]))) 28 {*arm_subsi3_insn} (nil))

(insn 111 110 112 13 arch/arm/mm/init.c:209 (set (reg:SI 191)
        (ashift:SI (reg:SI 190)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 112 111 113 13 arch/arm/mm/init.c:209 (set (reg:SI 0 r0)
        (reg:SI 189)) 167 {*arm_movsi_insn} (nil))

(insn 113 112 114 13 arch/arm/mm/init.c:209 (set (reg:SI 1 r1)
        (reg:SI 191)) 167 {*arm_movsi_insn} (nil))

(insn 114 113 115 13 arch/arm/mm/init.c:209 (set (reg:SI 2 r2)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn 115 114 116 13 arch/arm/mm/init.c:209 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("reserve_bootmem") [flags 0x41] <function_decl 0x11095700 reserve_bootmem>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 116 115 117 13 arch/arm/mm/init.c:200 (set (reg/v/f:SI 138 [ reg.849 ])
        (plus:SI (reg/v/f:SI 138 [ reg.849 ])
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))
;; End of basic block 13 -> ( 14)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 138 146 147 160
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 138 146 147 160
;; rd  out 	(76)
5, 30, 43, 53, 54, 62, 63, 144, 158, 159, 867, 868, 869, 870, 871, 872, 873, 874, 876, 877, 878, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939


;; Succ edge  14 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 11 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u159(11){ }u160(13){ }u161(25){ }u162(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 138 146 147 160
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 24 [cc] 192 193 194 195 196 197
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 138 146 147 160
;; live  gen 	 24 [cc] 192 193 194 195 196 197
;; live  kill	
;; rd  in  	(80)
5, 9, 30, 43, 53, 54, 62, 63, 144, 146, 148, 158, 159, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939
;; rd  gen 	(7)
142, 934, 935, 936, 937, 938, 939
;; rd  kill	(29)
135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 934, 935, 936, 937, 938, 939

;; Pred edge  11 [100.0%]  (fallthru)
;; Pred edge  13 [100.0%]  (fallthru,dfs_back)
(code_label 117 116 118 14 78 "" [0 uses])

(note 118 117 120 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 120 118 122 14 arch/arm/mm/init.c:200 discrim 1 (set (reg/f:SI 192)
        (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)) 167 {*arm_movsi_insn} (nil))

(insn 122 120 123 14 arch/arm/mm/init.c:200 discrim 1 (set (reg:SI 195 [ memblock.reserved.cnt ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 192)
                (const_int 20 [0x14])) [0 memblock.reserved.cnt+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 123 122 124 14 arch/arm/mm/init.c:200 discrim 1 (set (reg:SI 194)
        (ashift:SI (reg:SI 195 [ memblock.reserved.cnt ])
            (const_int 3 [0x3]))) 117 {*arm_shiftsi3} (nil))

(insn 124 123 125 14 arch/arm/mm/init.c:200 discrim 1 (set (reg/f:SI 197 [ memblock.reserved.regions ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 192)
                (const_int 28 [0x1c])) [0 memblock.reserved.regions+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 125 124 126 14 arch/arm/mm/init.c:200 discrim 1 (set (reg:SI 196)
        (plus:SI (reg/f:SI 197 [ memblock.reserved.regions ])
            (reg:SI 194))) 4 {*arm_addsi3} (nil))

(insn 126 125 127 14 arch/arm/mm/init.c:200 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 138 [ reg.849 ])
            (reg:SI 196))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 127 126 128 14 arch/arm/mm/init.c:200 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 119)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
        (nil)))
;; End of basic block 14 -> ( 12 15)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 138 146 147 160
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 138 146 147 160
;; rd  out 	(78)
5, 9, 30, 43, 53, 54, 62, 63, 142, 158, 159, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939


;; Succ edge  12 [95.5%] 
;; Succ edge  15 [4.5%]  (fallthru)

;; Start of basic block ( 14 12) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u172(11){ }u173(13){ }u174(25){ }u175(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 146 147 160
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 146
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 141 142 198 199 200 201 202 203 204 205 206 207
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 146 147 160
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 141 142 198 199 200 201 202 203 204 205 206 207
;; live  kill	 14 [lr]
;; rd  in  	(79)
5, 9, 30, 43, 53, 54, 62, 63, 142, 144, 158, 159, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939
;; rd  gen 	(15)
0, 16, 31, 879, 881, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949
;; rd  kill	(65)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 64, 65, 66, 67, 68, 69, 70, 71, 879, 880, 881, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949

;; Pred edge  14 [4.5%]  (fallthru)
;; Pred edge  12 [4.5%] 
(code_label 128 127 129 15 79 "" [1 uses])

(note 129 128 130 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 130 129 131 15 arch/arm/mm/init.c:249 discrim 1 (set (reg/f:SI 198)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -12 [0xfffffffffffffff4]))) 4 {*arm_addsi3} (nil))

(insn 131 130 132 15 arch/arm/mm/init.c:249 discrim 1 (set (reg:SI 0 r0)
        (reg/f:SI 198)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -12 [0xfffffffffffffff4]))
        (nil)))

(insn 132 131 133 15 arch/arm/mm/init.c:249 discrim 1 (set (reg:SI 1 r1)
        (const_int 12 [0xc])) 167 {*arm_movsi_insn} (nil))

(call_insn 133 132 134 15 arch/arm/mm/init.c:249 discrim 1 (parallel [
            (call (mem:SI (symbol_ref:SI ("__memzero") [flags 0x41] <function_decl 0x10b7d080 __memzero>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 134 133 135 15 arch/arm/mm/init.c:256 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -12 [0xfffffffffffffff4])) [0 zone_size+0 S4 A32])
        (reg:SI 146 [ D.25910 ])) 167 {*arm_movsi_insn} (nil))

(insn 135 134 136 15 arch/arm/mm/init.c:258 (set (reg:SI 199)
        (minus:SI (reg/v:SI 136 [ max_high.851 ])
            (reg/v:SI 135 [ max_low.852 ]))) 28 {*arm_subsi3_insn} (nil))

(insn 136 135 137 15 arch/arm/mm/init.c:258 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 zone_size+4 S4 A32])
        (reg:SI 199)) 167 {*arm_movsi_insn} (nil))

(insn 137 136 141 15 arch/arm/mm/init.c:265 (set (reg/f:SI 200)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -24 [0xffffffffffffffe8]))) 4 {*arm_addsi3} (nil))

(insn 141 137 142 15 arch/arm/mm/init.c:265 (parallel [
            (set (reg:SI 0 r0)
                (mem/s/c:SI (reg/f:SI 198) [0 zone_size+0 S4 A32]))
            (set (reg:SI 1 r1)
                (mem/s/c:SI (plus:SI (reg/f:SI 198)
                        (const_int 4 [0x4])) [0 zone_size+4 S4 A32]))
            (set (reg:SI 2 r2)
                (mem/s/c:SI (plus:SI (reg/f:SI 198)
                        (const_int 8 [0x8])) [0 zone_size+8 S4 A32]))
        ]) 189 {*ldmsi3} (nil))

(insn 142 141 143 15 arch/arm/mm/init.c:265 (parallel [
            (set (mem/s/c:SI (reg/f:SI 200) [0 zhole_size+0 S4 A64])
                (reg:SI 0 r0))
            (set (mem/s/c:SI (plus:SI (reg/f:SI 200)
                        (const_int 4 [0x4])) [0 zhole_size+4 S4 A32])
                (reg:SI 1 r1))
            (set (mem/s/c:SI (plus:SI (reg/f:SI 200)
                        (const_int 8 [0x8])) [0 zhole_size+8 S4 A64])
                (reg:SI 2 r2))
        ]) 196 {*stmsi3} (nil))

(insn 143 142 144 15 arch/arm/mm/init.c:266 (set (reg/f:SI 204)
        (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)) 167 {*arm_movsi_insn} (nil))

(insn 144 143 146 15 arch/arm/mm/init.c:266 (set (reg/v/f:SI 142 [ reg ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 204)
                (const_int 16 [0x10])) [0 memblock.memory.regions+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 146 144 147 15 arch/arm/mm/init.c:266 discrim 1 (set (reg:SI 207 [ memblock.memory.cnt ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 204)
                (const_int 8 [0x8])) [0 memblock.memory.cnt+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 147 146 148 15 arch/arm/mm/init.c:266 discrim 1 (set (reg:SI 206)
        (ashift:SI (reg:SI 207 [ memblock.memory.cnt ])
            (const_int 3 [0x3]))) 117 {*arm_shiftsi3} (nil))

(insn 148 147 182 15 arch/arm/mm/init.c:266 discrim 1 (set (reg/f:SI 141 [ D.25929 ])
        (plus:SI (reg/v/f:SI 142 [ reg ])
            (reg:SI 206))) 4 {*arm_addsi3} (nil))
;; End of basic block 15 -> ( 21)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 147 160
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 147 160
;; rd  out 	(90)
0, 16, 31, 53, 54, 62, 63, 142, 144, 158, 159, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 881, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949


;; Succ edge  21 [100.0%]  (fallthru)

;; Start of basic block ( 21) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u210(11){ }u211(13){ }u212(25){ }u213(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 147 160
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 142
;; lr  def 	 24 [cc] 143 144 145 208 209 210 211
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 147 160
;; live  gen 	 24 [cc] 143 144 145 208 209 210 211
;; live  kill	
;; rd  in  	(105)
0, 16, 31, 53, 54, 62, 63, 136, 158, 159, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961
;; rd  gen 	(8)
140, 882, 883, 884, 950, 951, 952, 953
;; rd  kill	(30)
135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 882, 883, 884, 950, 951, 952, 953

;; Pred edge  21 [91.0%] 
(code_label 182 148 151 16 84 "" [1 uses])

(note 151 182 152 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 152 151 153 16 include/linux/memblock.h:120 (set (reg:SI 145 [ D.25927 ])
        (mem/s/j:SI (reg/v/f:SI 142 [ reg ]) [0 <variable>.base+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 153 152 154 16 include/linux/memblock.h:120 (set (reg:SI 209)
        (plus:SI (reg:SI 145 [ D.25927 ])
            (const_int 4080 [0xff0]))) 4 {*arm_addsi3} (nil))

(insn 154 153 155 16 include/linux/memblock.h:120 (set (reg:SI 208)
        (plus:SI (reg:SI 209)
            (const_int 15 [0xf]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (plus:SI (reg:SI 145 [ D.25927 ])
            (const_int 4095 [0xfff]))
        (nil)))

(insn 155 154 156 16 include/linux/memblock.h:120 (set (reg/v:SI 143 [ start ])
        (lshiftrt:SI (reg:SI 208)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 156 155 157 16 include/linux/memblock.h:129 (set (reg:SI 211 [ <variable>.size ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 142 [ reg ])
                (const_int 4 [0x4])) [0 <variable>.size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 157 156 158 16 include/linux/memblock.h:129 (set (reg:SI 210)
        (plus:SI (reg:SI 145 [ D.25927 ])
            (reg:SI 211 [ <variable>.size ]))) 4 {*arm_addsi3} (nil))

(insn 158 157 159 16 include/linux/memblock.h:129 (set (reg/v:SI 144 [ end ])
        (lshiftrt:SI (reg:SI 210)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 159 158 160 16 arch/arm/mm/init.c:270 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 143 [ start ])
            (reg/v:SI 135 [ max_low.852 ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 160 159 161 16 arch/arm/mm/init.c:270 (set (pc)
        (if_then_else (geu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 167)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 16 -> ( 17 18)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 143 144 147 160
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 143 144 147 160
;; rd  out 	(105)
0, 16, 31, 53, 54, 62, 63, 140, 158, 159, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961


;; Succ edge  17 [50.0%]  (fallthru)
;; Succ edge  18 [50.0%] 

;; Start of basic block ( 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u226(11){ }u227(13){ }u228(25){ }u229(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 143 144 147 160
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 143 144
;; lr  def 	 24 [cc] 212 213 214 215
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 143 144 147 160
;; live  gen 	 212 213 214 215
;; live  kill	 24 [cc]
;; rd  in  	(105)
0, 16, 31, 53, 54, 62, 63, 140, 158, 159, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961
;; rd  gen 	(4)
954, 955, 956, 957
;; rd  kill	(27)
135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 954, 955, 956, 957

;; Pred edge  16 [50.0%]  (fallthru)
(note 161 160 162 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 162 161 163 17 arch/arm/mm/init.c:272 (set (reg:SI 213 [ zhole_size ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 zhole_size+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 163 162 164 17 arch/arm/mm/init.c:272 (set (reg:SI 212)
        (plus:SI (reg/v:SI 143 [ start ])
            (reg:SI 213 [ zhole_size ]))) 4 {*arm_addsi3} (nil))

(insn 164 163 165 17 arch/arm/mm/init.c:272 (parallel [
            (set (reg:SI 214)
                (umin:SI (reg/v:SI 135 [ max_low.852 ])
                    (reg/v:SI 144 [ end ])))
            (clobber (reg:CC 24 cc))
        ]) 107 {*arm_uminsi3} (nil))

(insn 165 164 166 17 arch/arm/mm/init.c:272 (set (reg:SI 215)
        (minus:SI (reg:SI 212)
            (reg:SI 214))) 28 {*arm_subsi3_insn} (nil))

(insn 166 165 167 17 arch/arm/mm/init.c:272 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 zhole_size+0 S4 A64])
        (reg:SI 215)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 17 -> ( 18)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 143 144 147 160
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 143 144 147 160
;; rd  out 	(104)
0, 16, 31, 53, 54, 62, 63, 158, 159, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961


;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 16 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u239(11){ }u240(13){ }u241(25){ }u242(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 143 144 147 160
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 144
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 143 144 147 160
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(105)
0, 16, 31, 53, 54, 62, 63, 140, 158, 159, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961
;; rd  gen 	(1)
138
;; rd  kill	(23)
135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157

;; Pred edge  16 [50.0%] 
;; Pred edge  17 [100.0%]  (fallthru)
(code_label 167 166 168 18 82 "" [1 uses])

(note 168 167 169 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 169 168 170 18 arch/arm/mm/init.c:275 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 144 [ end ])
            (reg/v:SI 135 [ max_low.852 ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 170 169 171 18 arch/arm/mm/init.c:275 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 177)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 18 -> ( 19 20)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 143 144 147 160
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 143 144 147 160
;; rd  out 	(105)
0, 16, 31, 53, 54, 62, 63, 138, 158, 159, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961


;; Succ edge  19 [50.0%]  (fallthru)
;; Succ edge  20 [50.0%] 

;; Start of basic block ( 18) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u246(11){ }u247(13){ }u248(25){ }u249(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 143 144 147 160
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 143 144
;; lr  def 	 24 [cc] 216 217 218 219
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 143 144 147 160
;; live  gen 	 216 217 218 219
;; live  kill	 24 [cc]
;; rd  in  	(105)
0, 16, 31, 53, 54, 62, 63, 138, 158, 159, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961
;; rd  gen 	(4)
958, 959, 960, 961
;; rd  kill	(27)
135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 958, 959, 960, 961

;; Pred edge  18 [50.0%]  (fallthru)
(note 171 170 172 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 172 171 173 19 arch/arm/mm/init.c:277 (set (reg:SI 217 [ zhole_size+4 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -20 [0xffffffffffffffec])) [0 zhole_size+4 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 173 172 174 19 arch/arm/mm/init.c:277 (set (reg:SI 216)
        (minus:SI (reg:SI 217 [ zhole_size+4 ])
            (reg/v:SI 144 [ end ]))) 28 {*arm_subsi3_insn} (nil))

(insn 174 173 175 19 arch/arm/mm/init.c:277 (parallel [
            (set (reg:SI 218)
                (umax:SI (reg/v:SI 135 [ max_low.852 ])
                    (reg/v:SI 143 [ start ])))
            (clobber (reg:CC 24 cc))
        ]) 106 {*arm_umaxsi3} (nil))

(insn 175 174 176 19 arch/arm/mm/init.c:277 (set (reg:SI 219)
        (plus:SI (reg:SI 216)
            (reg:SI 218))) 4 {*arm_addsi3} (nil))

(insn 176 175 177 19 arch/arm/mm/init.c:277 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -20 [0xffffffffffffffec])) [0 zhole_size+4 S4 A32])
        (reg:SI 219)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 19 -> ( 20)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 147 160
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 147 160
;; rd  out 	(104)
0, 16, 31, 53, 54, 62, 63, 158, 159, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961


;; Succ edge  20 [100.0%]  (fallthru)

;; Start of basic block ( 18 19) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u259(11){ }u260(13){ }u261(25){ }u262(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 147 160
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 142
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 147 160
;; live  gen 	 142
;; live  kill	
;; rd  in  	(105)
0, 16, 31, 53, 54, 62, 63, 138, 158, 159, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961
;; rd  gen 	(1)
880
;; rd  kill	(2)
880, 881

;; Pred edge  18 [50.0%] 
;; Pred edge  19 [100.0%]  (fallthru)
(code_label 177 176 178 20 83 "" [1 uses])

(note 178 177 179 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 179 178 180 20 arch/arm/mm/init.c:266 (set (reg/v/f:SI 142 [ reg ])
        (plus:SI (reg/v/f:SI 142 [ reg ])
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))
;; End of basic block 20 -> ( 21)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 147 160
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 147 160
;; rd  out 	(104)
0, 16, 31, 53, 54, 62, 63, 138, 158, 159, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961


;; Succ edge  21 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 15 20) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u264(11){ }u265(13){ }u266(25){ }u267(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 147 160
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 147 160
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(107)
0, 16, 31, 53, 54, 62, 63, 138, 142, 144, 158, 159, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961
;; rd  gen 	(1)
136
;; rd  kill	(23)
135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157

;; Pred edge  15 [100.0%]  (fallthru)
;; Pred edge  20 [100.0%]  (fallthru,dfs_back)
(code_label 180 179 181 21 81 "" [0 uses])

(note 181 180 183 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 183 181 184 21 arch/arm/mm/init.c:266 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 142 [ reg ])
            (reg/f:SI 141 [ D.25929 ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 184 183 185 21 arch/arm/mm/init.c:266 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 182)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil)))
;; End of basic block 21 -> ( 16 22)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 147 160
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 147 160
;; rd  out 	(105)
0, 16, 31, 53, 54, 62, 63, 136, 158, 159, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961


;; Succ edge  16 [91.0%] 
;; Succ edge  22 [9.0%]  (fallthru)

;; Start of basic block ( 21) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u271(11){ }u272(13){ }u273(25){ }u274(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 147 160
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 147 160
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 220 221 222 223 224 225
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 147 160
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 220 221 222 223 224 225
;; live  kill	 14 [lr]
;; rd  in  	(105)
0, 16, 31, 53, 54, 62, 63, 136, 158, 159, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961
;; rd  gen 	(6)
962, 963, 964, 965, 966, 967
;; rd  kill	(14)
64, 65, 66, 67, 68, 69, 70, 71, 962, 963, 964, 965, 966, 967

;; Pred edge  21 [9.0%]  (fallthru)
(note 185 184 186 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 186 185 187 22 arch/arm/mm/init.c:295 (set (reg/f:SI 220)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -12 [0xfffffffffffffff4]))) 4 {*arm_addsi3} (nil))

(insn 187 186 188 22 arch/arm/mm/init.c:295 (set (reg/f:SI 221)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -24 [0xffffffffffffffe8]))) 4 {*arm_addsi3} (nil))

(insn 188 187 189 22 arch/arm/mm/init.c:295 (set (reg:SI 0 r0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 189 188 190 22 arch/arm/mm/init.c:295 (set (reg:SI 1 r1)
        (reg/f:SI 220)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -12 [0xfffffffffffffff4]))
        (nil)))

(insn 190 189 191 22 arch/arm/mm/init.c:295 (set (reg:SI 2 r2)
        (reg/v:SI 160 [ min ])) 167 {*arm_movsi_insn} (nil))

(insn 191 190 192 22 arch/arm/mm/init.c:295 (set (reg:SI 3 r3)
        (reg/f:SI 221)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -24 [0xffffffffffffffe8]))
        (nil)))

(call_insn 192 191 193 22 arch/arm/mm/init.c:295 (parallel [
            (call (mem:SI (symbol_ref:SI ("free_area_init_node") [flags 0x41] <function_decl 0x111d5700 free_area_init_node>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 193 192 194 22 arch/arm/mm/init.c:405 (set (reg/f:SI 222)
        (symbol_ref:SI ("high_memory") [flags 0xc0] <var_decl 0x110aee40 high_memory>)) 167 {*arm_movsi_insn} (nil))

(insn 194 193 195 22 arch/arm/mm/init.c:405 (set (reg:SI 223)
        (plus:SI (reg:SI 147 [ D.25908 ])
            (const_int -1073741824 [0xffffffffc0000000]))) 4 {*arm_addsi3} (nil))

(insn 195 194 196 22 arch/arm/mm/init.c:405 (set (mem/f/c/i:SI (reg/f:SI 222) [0 high_memory+0 S4 A32])
        (reg:SI 223)) 167 {*arm_movsi_insn} (nil))

(insn 196 195 197 22 arch/arm/mm/init.c:415 (set (reg/f:SI 224)
        (symbol_ref:SI ("max_low_pfn") [flags 0xc0] <var_decl 0x1108fa20 max_low_pfn>)) 167 {*arm_movsi_insn} (nil))

(insn 197 196 198 22 arch/arm/mm/init.c:415 (set (mem/c/i:SI (reg/f:SI 224) [0 max_low_pfn+0 S4 A32])
        (reg/v:SI 135 [ max_low.852 ])) 167 {*arm_movsi_insn} (nil))

(insn 198 197 199 22 arch/arm/mm/init.c:416 (set (reg/f:SI 225)
        (symbol_ref:SI ("max_pfn") [flags 0xc0] <var_decl 0x1108fae0 max_pfn>)) 167 {*arm_movsi_insn} (nil))

(insn 199 198 0 22 arch/arm/mm/init.c:416 (set (mem/c/i:SI (reg/f:SI 225) [0 max_pfn+0 S4 A32])
        (reg/v:SI 136 [ max_high.851 ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 22 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(111)
0, 16, 31, 53, 54, 62, 63, 136, 158, 159, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 7.
deleting insn with uid = 8.
deleting insn with uid = 84.
deleting insn with uid = 121.
deleting insn with uid = 138.
deleting insn with uid = 139.
deleting insn with uid = 140.
deleting insn with uid = 145.
ending the processing of deferred insns

;; Function arm_memblock_init (arm_memblock_init)[0:1353] (unlikely executed)

;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
;;
;; Loop 1
;;  header 4, latch 3
;;  depth 1, outer 0
;;  nodes: 4 3
;; 2 succs { 4 }
;; 3 succs { 4 }
;; 4 succs { 3 5 }
;; 5 succs { 6 8 }
;; 6 succs { 7 8 }
;; 7 succs { 8 }
;; 8 succs { 9 11 }
;; 9 succs { 10 11 }
;; 10 succs { 11 }
;; 11 succs { 12 13 }
;; 12 succs { 13 }
;; 13 succs { 14 15 }
;; 14 succs { 15 }
;; 15 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 16 n_edges 22 count 27 (  1.7)
df_worklist_dataflow_doublequeue:n_basic_blocks 16 n_edges 22 count 31 (  1.9)
df_worklist_dataflow_doublequeue:n_basic_blocks 16 n_edges 22 count 31 (  1.9)

In insn 8, replacing
 (plus:SI (reg/f:SI 145)
        (const_int 4 [0x4]))
 with (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
            (const_int 4 [0x4])))
Changes to insn 8 not profitable

In insn 10, replacing
 (reg/f:SI 145)
 with (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
Changes to insn 10 not profitable

In insn 13, replacing
 (reg:SI 150)
 with (const_int 0 [0x0])
Changes to insn 13 not recognized
 Setting REG_EQUAL note

In insn 17, replacing
 (reg/f:SI 149)
 with (symbol_ref:SI ("meminfo_cmp") [flags 0x3] <function_decl 0x115b7c80 meminfo_cmp>)
Changes to insn 17 not profitable

In insn 20, replacing
 (reg:SI 150)
 with (const_int 0 [0x0])
Changes to insn 20 not profitable

In insn 21, replacing
 (reg:SI 136 [ ivtmp.885 ])
 with (reg:SI 150)
Changed insn 21
deferring rescan insn with uid = 21.
deferring rescan insn with uid = 21.

In insn 40, replacing
 (plus:SI (reg/f:SI 152)
        (const_int -1073741824 [0xffffffffc0000000]))
 with (symbol_ref:SI ("_stext") [flags 0xc0] <var_decl 0x113f9720 _stext>)
Changes to insn 40 not profitable

In insn 41, replacing
 (minus:SI (reg/f:SI 154)
        (reg/f:SI 155))
 with (minus:SI (symbol_ref:SI ("_end") [flags 0xc0] <var_decl 0x11478300 _end>)
        (reg/f:SI 155))
Changes to insn 41 not recognized
 Setting REG_EQUAL note

In insn 42, replacing
 (reg/f:SI 152)
 with (const:SI (plus:SI (symbol_ref:SI ("_stext") [flags 0xc0] <var_decl 0x113f9720 _stext>)
            (const_int 1073741824 [0x40000000])))
Changes to insn 42 not profitable

In insn 50, replacing
 (reg/f:SI 156)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 50 not profitable

In insn 59, replacing
 (reg/f:SI 156)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 59 not profitable

In insn 60, replacing
 (reg/f:SI 156)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 60 not profitable

In insn 61, replacing
 (reg/f:SI 158)
 with (symbol_ref/v/f:SI ("*.LC9") [flags 0x82] <string_cst 0x11160a80>)
Changes to insn 61 not profitable

In insn 65, replacing
 (reg/f:SI 156)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 65 not profitable

In insn 68, replacing
 (reg/f:SI 156)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 68 not profitable

In insn 78, replacing
 (reg/f:SI 165)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 78 not profitable

In insn 87, replacing
 (reg/f:SI 165)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 87 not profitable

In insn 88, replacing
 (reg/f:SI 165)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 88 not profitable

In insn 89, replacing
 (reg/f:SI 167)
 with (symbol_ref/v/f:SI ("*.LC10") [flags 0x82] <string_cst 0x1174ae00>)
Changes to insn 89 not profitable

In insn 93, replacing
 (reg/f:SI 165)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 93 not profitable

In insn 95, replacing
 (reg:SI 171)
 with (const_int 0 [0x0])
Changes to insn 95 not recognized
 Setting REG_EQUAL note

In insn 96, replacing
 (reg/f:SI 165)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 96 not profitable

In insn 97, replacing
 (reg:SI 171)
 with (const_int 0 [0x0])
Changes to insn 97 not profitable

In insn 98, replacing
 (reg:SI 171)
 with (const_int 0 [0x0])
Changes to insn 98 not recognized
 Setting REG_EQUAL note

In insn 106, replacing
 (reg/f:SI 174)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 106 not profitable

In insn 110, replacing
 (reg/f:SI 174)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 110 not profitable

In insn 116, replacing
 (reg/f:SI 174)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 116 not profitable

In insn 21, replacing
 (reg:SI 150)
 with (const_int 0 [0x0])
Changes to insn 21 not profitable


try_optimize_cfg iteration 1

deferring deletion of insn with uid = 116.
deferring deletion of insn with uid = 110.
deferring deletion of insn with uid = 106.
deferring deletion of insn with uid = 97.
deferring deletion of insn with uid = 96.
deferring deletion of insn with uid = 93.
deferring deletion of insn with uid = 88.
deferring deletion of insn with uid = 87.
deferring deletion of insn with uid = 78.
deferring deletion of insn with uid = 69.
deferring deletion of insn with uid = 68.
deferring deletion of insn with uid = 66.
deferring deletion of insn with uid = 65.
deferring deletion of insn with uid = 60.
deferring deletion of insn with uid = 59.
deferring deletion of insn with uid = 50.
deferring deletion of insn with uid = 10.
Deleted 17 trivially dead insns

Number of successful forward propagations: 1



arm_memblock_init

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={22d,11u} r1={22d,9u} r2={17d,3u} r3={15d,1u} r11={1d,15u} r12={14d} r13={1d,29u} r14={13d,1u} r15={13d} r16={13d} r17={13d} r18={13d} r19={13d} r20={13d} r21={13d} r22={13d} r23={13d} r24={20d,7u} r25={1d,15u} r26={1d,14u} r27={13d} r28={13d} r29={13d} r30={13d} r31={13d} r32={13d} r33={13d} r34={13d} r35={13d} r36={13d} r37={13d} r38={13d} r39={13d} r40={13d} r41={13d} r42={13d} r43={13d} r44={13d} r45={13d} r46={13d} r47={13d} r48={13d} r49={13d} r50={13d} r51={13d} r52={13d} r53={13d} r54={13d} r55={13d} r56={13d} r57={13d} r58={13d} r59={13d} r60={13d} r61={13d} r62={13d} r63={13d} r64={13d} r65={13d} r66={13d} r67={13d} r68={13d} r69={13d} r70={13d} r71={13d} r72={13d} r73={13d} r74={13d} r75={13d} r76={13d} r77={13d} r78={13d} r79={13d} r80={13d} r81={13d} r82={13d} r83={13d} r84={13d} r85={13d} r86={13d} r87={13d} r88={13d} r89={13d} r90={13d} r91={13d} r92={13d} r93={13d} r94={13d} r95={13d} r96={13d} r97={13d} r98={13d} r99={13d} r100={13d} r101={13d} r102={13d} r103={13d} r104={13d} r105={13d} r106={13d} r107={13d} r108={13d} r109={13d} r110={13d} r111={13d} r112={13d} r113={13d} r114={13d} r115={13d} r116={13d} r117={13d} r118={13d} r119={13d} r120={13d} r121={13d} r122={13d} r123={13d} r124={13d} r125={13d} r126={13d} r127={13d} r133={1d,2u} r134={1d,2u} r135={1d,2u} r136={2d,2u} r137={2d,2u} r138={1d,2u} r139={1d,2u} r140={1d,1u} r141={1d,5u} r142={1d,2u} r143={1d,2u} r144={1d,1u} r145={1d,3u} r146={1d,1u} r147={1d,1u} r148={1d} r149={1d,1u} r150={1d,3u} r151={1d,1u} r152={1d,2u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,11u} r157={1d} r158={1d,1u} r159={1d} r160={1d} r161={1d} r162={1d} r163={1d} r164={1d} r165={1d,11u} r166={1d} r167={1d,1u} r168={1d} r169={1d} r170={1d} r171={1d,3u} r172={1d} r173={1d} r174={1d,7u} r175={1d} r176={1d} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d} r181={1d,1u} r182={1d,1u} 
;;    total ref usage 1793{1609d,184u,0e} in 89{76 regular + 13 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1244, 1245, 1246, 1247, 1248, 1249, 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280, 1281, 1282, 1283, 1284, 1285, 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536, 1537, 1538, 1539, 1540, 1541, 1542, 1543, 1544, 1545, 1546, 1547, 1548, 1549, 1550, 1551, 1552, 1553, 1554, 1555, 1556
0[0,22] 1[22,22] 2[44,17] 3[61,15] 11[76,1] 12[77,14] 13[91,1] 14[92,13] 15[105,13] 16[118,13] 17[131,13] 18[144,13] 19[157,13] 20[170,13] 21[183,13] 22[196,13] 23[209,13] 24[222,20] 25[242,1] 26[243,1] 27[244,13] 28[257,13] 29[270,13] 30[283,13] 31[296,13] 32[309,13] 33[322,13] 34[335,13] 35[348,13] 36[361,13] 37[374,13] 38[387,13] 39[400,13] 40[413,13] 41[426,13] 42[439,13] 43[452,13] 44[465,13] 45[478,13] 46[491,13] 47[504,13] 48[517,13] 49[530,13] 50[543,13] 51[556,13] 52[569,13] 53[582,13] 54[595,13] 55[608,13] 56[621,13] 57[634,13] 58[647,13] 59[660,13] 60[673,13] 61[686,13] 62[699,13] 63[712,13] 64[725,13] 65[738,13] 66[751,13] 67[764,13] 68[777,13] 69[790,13] 70[803,13] 71[816,13] 72[829,13] 73[842,13] 74[855,13] 75[868,13] 76[881,13] 77[894,13] 78[907,13] 79[920,13] 80[933,13] 81[946,13] 82[959,13] 83[972,13] 84[985,13] 85[998,13] 86[1011,13] 87[1024,13] 88[1037,13] 89[1050,13] 90[1063,13] 91[1076,13] 92[1089,13] 93[1102,13] 94[1115,13] 95[1128,13] 96[1141,13] 97[1154,13] 98[1167,13] 99[1180,13] 100[1193,13] 101[1206,13] 102[1219,13] 103[1232,13] 104[1245,13] 105[1258,13] 106[1271,13] 107[1284,13] 108[1297,13] 109[1310,13] 110[1323,13] 111[1336,13] 112[1349,13] 113[1362,13] 114[1375,13] 115[1388,13] 116[1401,13] 117[1414,13] 118[1427,13] 119[1440,13] 120[1453,13] 121[1466,13] 122[1479,13] 123[1492,13] 124[1505,13] 125[1518,13] 126[1531,13] 127[1544,13] 133[1557,1] 134[1558,1] 135[1559,1] 136[1560,2] 137[1562,2] 138[1564,1] 139[1565,1] 140[1566,1] 141[1567,1] 142[1568,1] 143[1569,1] 144[1570,1] 145[1571,1] 146[1572,1] 147[1573,1] 148[1574,1] 149[1575,1] 150[1576,1] 151[1577,1] 152[1578,1] 153[1579,1] 154[1580,1] 155[1581,1] 156[1582,1] 157[1583,1] 158[1584,1] 159[1585,1] 160[1586,1] 161[1587,1] 162[1588,1] 163[1589,1] 164[1590,1] 165[1591,1] 166[1592,1] 167[1593,1] 168[1594,1] 169[1595,1] 170[1596,1] 171[1597,1] 172[1598,1] 173[1599,1] 174[1600,1] 175[1601,1] 176[1602,1] 177[1603,1] 178[1604,1] 179[1605,1] 180[1606,1] 181[1607,1] 182[1608,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 136 137 143 144 145 146 147 148 149 150
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 136 137 143 144 145 146 147 148 149 150
;; live  kill	 14 [lr]
;; rd  in  	(10)
21, 43, 60, 75, 76, 90, 91, 104, 242, 243
;; rd  gen 	(10)
1560, 1562, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;; rd  kill	(25)
92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 1560, 1561, 1562, 1563, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 arch/arm/mm/init.c:329 (set (reg/v/f:SI 143 [ mi ])
        (reg:SI 0 r0 [ mi ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 arch/arm/mm/init.c:329 (set (reg/v/f:SI 144 [ mdesc ])
        (reg:SI 1 r1 [ mdesc ])) 167 {*arm_movsi_insn} (nil))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 arch/arm/mm/init.c:332 (set (reg/f:SI 145)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 arch/arm/mm/init.c:332 (set (reg/f:SI 146)
        (plus:SI (reg/f:SI 145)
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 4 [0x4])))
        (nil)))

(insn 9 8 11 2 arch/arm/mm/init.c:332 (set (reg/f:SI 147)
        (plus:SI (reg/f:SI 146)
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 8 [0x8])))
        (nil)))

(insn 11 9 12 2 arch/arm/mm/init.c:332 (set (reg/f:SI 149)
        (symbol_ref:SI ("meminfo_cmp") [flags 0x3] <function_decl 0x115b7c80 meminfo_cmp>)) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 2 arch/arm/mm/init.c:332 (set (reg:SI 150)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 13 12 14 2 arch/arm/mm/init.c:332 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 150)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 14 13 15 2 arch/arm/mm/init.c:332 (set (reg:SI 0 r0)
        (reg/f:SI 147)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 8 [0x8])))
        (nil)))

(insn 15 14 16 2 arch/arm/mm/init.c:332 (set (reg:SI 1 r1)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 145)
                (const_int 4 [0x4])) [0 meminfo.nr_banks+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 16 15 17 2 arch/arm/mm/init.c:332 (set (reg:SI 2 r2)
        (const_int 12 [0xc])) 167 {*arm_movsi_insn} (nil))

(insn 17 16 18 2 arch/arm/mm/init.c:332 (set (reg:SI 3 r3)
        (reg/f:SI 149)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("meminfo_cmp") [flags 0x3] <function_decl 0x115b7c80 meminfo_cmp>)
        (nil)))

(call_insn 18 17 19 2 arch/arm/mm/init.c:332 (parallel [
            (call (mem:SI (symbol_ref:SI ("sort") [flags 0x41] <function_decl 0x11402380 sort>) [0 S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(call_insn 19 18 20 2 arch/arm/mm/init.c:334 (parallel [
            (call (mem:SI (symbol_ref:SI ("memblock_init") [flags 0x41] <function_decl 0x113f7480 memblock_init>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 20 19 21 2 arch/arm/mm/init.c:334 (set (reg:SI 136 [ ivtmp.885 ])
        (reg:SI 150)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 21 20 33 2 arch/arm/mm/init.c:335 (set (reg/v:SI 137 [ i ])
        (reg:SI 150)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))
;; End of basic block 2 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 143 144
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 143 144
;; rd  out 	(19)
21, 43, 60, 75, 76, 90, 91, 242, 243, 1560, 1562, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 4) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u22(11){ }u23(13){ }u24(25){ }u25(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 143 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 143
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 135 136 137
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 143 144
;; live  gen 	 0 [r0] 1 [r1] 135 136 137
;; live  kill	 14 [lr]
;; rd  in  	(25)
16, 21, 43, 60, 75, 76, 90, 91, 238, 242, 243, 1559, 1560, 1561, 1562, 1563, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577
;; rd  gen 	(4)
16, 1559, 1561, 1563
;; rd  kill	(40)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 1559, 1560, 1561, 1562, 1563

;; Pred edge  4 [88.9%] 
(code_label 33 21 24 3 90 "" [1 uses])

(note 24 33 25 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 25 24 26 3 arch/arm/mm/init.c:328 (set (reg/f:SI 135 [ D.26496 ])
        (plus:SI (reg/v/f:SI 143 [ mi ])
            (reg:SI 136 [ ivtmp.885 ]))) 4 {*arm_addsi3} (nil))

(insn 26 25 27 3 arch/arm/mm/init.c:336 (set (reg:SI 0 r0)
        (mem/s/j:SI (plus:SI (reg/f:SI 135 [ D.26496 ])
                (const_int 4 [0x4])) [0 <variable>.start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 27 26 28 3 arch/arm/mm/init.c:336 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/f:SI 135 [ D.26496 ])
                (const_int 8 [0x8])) [0 <variable>.size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 28 27 29 3 arch/arm/mm/init.c:336 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memblock_add") [flags 0x41] <function_decl 0x113f7580 memblock_add>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 29 28 30 3 arch/arm/mm/init.c:335 discrim 2 (set (reg/v:SI 137 [ i ])
        (plus:SI (reg/v:SI 137 [ i ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 30 29 31 3 arch/arm/mm/init.c:335 discrim 2 (set (reg:SI 136 [ ivtmp.885 ])
        (plus:SI (reg:SI 136 [ ivtmp.885 ])
            (const_int 12 [0xc]))) 4 {*arm_addsi3} (nil))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 143 144
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 143 144
;; rd  out 	(22)
16, 43, 60, 75, 76, 90, 91, 238, 242, 243, 1559, 1561, 1563, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577


;; Succ edge  4 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u35(11){ }u36(13){ }u37(25){ }u38(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 143 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 143
;; lr  def 	 24 [cc] 151
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 143 144
;; live  gen 	 24 [cc] 151
;; live  kill	
;; rd  in  	(25)
16, 21, 43, 60, 75, 76, 90, 91, 238, 242, 243, 1559, 1560, 1561, 1562, 1563, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577
;; rd  gen 	(2)
238, 1577
;; rd  kill	(21)
222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 1577

;; Pred edge  2 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%]  (fallthru,dfs_back)
(code_label 31 30 32 4 89 "" [0 uses])

(note 32 31 34 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 34 32 35 4 arch/arm/mm/init.c:335 (set (reg:SI 151 [ <variable>.nr_banks ])
        (mem/s/j:SI (reg/v/f:SI 143 [ mi ]) [0 <variable>.nr_banks+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 35 34 36 4 arch/arm/mm/init.c:335 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ i ])
            (reg:SI 151 [ <variable>.nr_banks ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 36 35 37 4 arch/arm/mm/init.c:335 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 33)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 8889 [0x22b9])
        (nil)))
;; End of basic block 4 -> ( 3 5)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 143 144
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 143 144
;; rd  out 	(25)
16, 21, 43, 60, 75, 76, 90, 91, 238, 242, 243, 1559, 1560, 1561, 1562, 1563, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577


;; Succ edge  3 [88.9%] 
;; Succ edge  5 [11.1%]  (fallthru)

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u43(11){ }u44(13){ }u45(25){ }u46(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 142 152 153 154 155 156
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 142 152 153 154 155 156
;; live  kill	 14 [lr]
;; rd  in  	(25)
16, 21, 43, 60, 75, 76, 90, 91, 238, 242, 243, 1559, 1560, 1561, 1562, 1563, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577
;; rd  gen 	(8)
14, 236, 1568, 1578, 1579, 1580, 1581, 1582
;; rd  kill	(61)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 1568, 1578, 1579, 1580, 1581, 1582

;; Pred edge  4 [11.1%]  (fallthru)
(note 37 36 38 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 38 37 39 5 arch/arm/mm/init.c:342 (set (reg/f:SI 152)
        (const:SI (plus:SI (symbol_ref:SI ("_stext") [flags 0xc0] <var_decl 0x113f9720 _stext>)
                (const_int 1073741824 [0x40000000])))) 167 {*arm_movsi_insn} (nil))

(insn 39 38 40 5 arch/arm/mm/init.c:342 (set (reg/f:SI 154)
        (symbol_ref:SI ("_end") [flags 0xc0] <var_decl 0x11478300 _end>)) 167 {*arm_movsi_insn} (nil))

(insn 40 39 41 5 arch/arm/mm/init.c:342 (set (reg/f:SI 155)
        (plus:SI (reg/f:SI 152)
            (const_int -1073741824 [0xffffffffc0000000]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (symbol_ref:SI ("_stext") [flags 0xc0] <var_decl 0x113f9720 _stext>)
        (nil)))

(insn 41 40 42 5 arch/arm/mm/init.c:342 (set (reg:SI 153)
        (minus:SI (reg/f:SI 154)
            (reg/f:SI 155))) 28 {*arm_subsi3_insn} (expr_list:REG_EQUAL (minus:SI (symbol_ref:SI ("_end") [flags 0xc0] <var_decl 0x11478300 _end>)
            (reg/f:SI 155))
        (nil)))

(insn 42 41 43 5 arch/arm/mm/init.c:342 (set (reg:SI 0 r0)
        (reg/f:SI 152)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("_stext") [flags 0xc0] <var_decl 0x113f9720 _stext>)
                (const_int 1073741824 [0x40000000])))
        (nil)))

(insn 43 42 44 5 arch/arm/mm/init.c:342 (set (reg:SI 1 r1)
        (reg:SI 153)) 167 {*arm_movsi_insn} (nil))

(call_insn 44 43 45 5 arch/arm/mm/init.c:342 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memblock_reserve") [flags 0x41] <function_decl 0x113f7700 memblock_reserve>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 45 44 46 5 arch/arm/mm/init.c:345 (set (reg/f:SI 156)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 46 45 47 5 arch/arm/mm/init.c:345 (set (reg:SI 142 [ phys_initrd_size.365 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 156)
                (const_int 4 [0x4])) [0 phys_initrd_size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 47 46 48 5 arch/arm/mm/init.c:345 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 142 [ phys_initrd_size.365 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 48 47 49 5 arch/arm/mm/init.c:345 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 71)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 5 -> ( 6 8)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 144 156
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 144 156
;; rd  out 	(30)
14, 43, 60, 75, 76, 90, 91, 236, 242, 243, 1559, 1560, 1561, 1562, 1563, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582


;; Succ edge  6 [29.0%]  (fallthru)
;; Succ edge  8 [71.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u58(11){ }u59(13){ }u60(25){ }u61(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 144 156
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 156
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 141 157
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 144 156
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 141 157
;; live  kill	 14 [lr]
;; rd  in  	(30)
14, 43, 60, 75, 76, 90, 91, 236, 242, 243, 1559, 1560, 1561, 1562, 1563, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582
;; rd  gen 	(4)
13, 234, 1567, 1583
;; rd  kill	(57)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 1567, 1583

;; Pred edge  5 [29.0%]  (fallthru)
(note 49 48 51 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 51 49 52 6 arch/arm/mm/init.c:346 (set (reg:SI 0 r0)
        (mem/c/i:SI (reg/f:SI 156) [0 phys_initrd_start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 52 51 53 6 arch/arm/mm/init.c:346 (set (reg:SI 1 r1)
        (reg:SI 142 [ phys_initrd_size.365 ])) 167 {*arm_movsi_insn} (nil))

(call_insn 53 52 54 6 arch/arm/mm/init.c:346 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memblock_is_region_memory") [flags 0x41] <function_decl 0x113f7c00 memblock_is_region_memory>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 54 53 55 6 arch/arm/mm/init.c:346 (set (reg:SI 141 [ D.25190 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 55 54 56 6 arch/arm/mm/init.c:345 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141 [ D.25190 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 56 55 57 6 arch/arm/mm/init.c:345 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 71)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 6 -> ( 7 8)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 144 156
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 144 156
;; rd  out 	(32)
13, 43, 60, 75, 76, 90, 91, 234, 242, 243, 1559, 1560, 1561, 1562, 1563, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583


;; Succ edge  7 [0.0%]  (fallthru)
;; Succ edge  8 [100.0%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u71(11){ }u72(13){ }u73(25){ }u74(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 144 156
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 156
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 158 159 160 161 162 163 164
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 144 156
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 158 159 160 161 162 163 164
;; live  kill	 14 [lr]
;; rd  in  	(32)
13, 43, 60, 75, 76, 90, 91, 234, 242, 243, 1559, 1560, 1561, 1562, 1563, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583
;; rd  gen 	(8)
11, 1584, 1585, 1586, 1587, 1588, 1589, 1590
;; rd  kill	(42)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 1584, 1585, 1586, 1587, 1588, 1589, 1590

;; Pred edge  6 [0.0%]  (fallthru)
(note 57 56 58 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 58 57 61 7 arch/arm/mm/init.c:347 (set (reg/f:SI 158)
        (symbol_ref/v/f:SI ("*.LC9") [flags 0x82] <string_cst 0x11160a80>)) 167 {*arm_movsi_insn} (nil))

(insn 61 58 62 7 arch/arm/mm/init.c:347 (set (reg:SI 0 r0)
        (reg/f:SI 158)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC9") [flags 0x82] <string_cst 0x11160a80>)
        (nil)))

(insn 62 61 63 7 arch/arm/mm/init.c:347 (set (reg:SI 1 r1)
        (mem/c/i:SI (reg/f:SI 156) [0 phys_initrd_start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 63 62 64 7 arch/arm/mm/init.c:347 (set (reg:SI 2 r2)
        (mem/c/i:SI (plus:SI (reg/f:SI 156)
                (const_int 4 [0x4])) [0 phys_initrd_size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 64 63 67 7 arch/arm/mm/init.c:347 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 67 64 70 7 arch/arm/mm/init.c:349 (set (mem/c/i:SI (plus:SI (reg/f:SI 156)
                (const_int 4 [0x4])) [0 phys_initrd_size+0 S4 A32])
        (reg:SI 141 [ D.25190 ])) 167 {*arm_movsi_insn} (nil))

(insn 70 67 71 7 arch/arm/mm/init.c:349 (set (mem/c/i:SI (reg/f:SI 156) [0 phys_initrd_start+0 S4 A32])
        (reg:SI 141 [ D.25190 ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 7 -> ( 8)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; rd  out 	(39)
11, 43, 60, 75, 76, 90, 91, 234, 242, 243, 1559, 1560, 1561, 1562, 1563, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584, 1585, 1586, 1587, 1588, 1589, 1590


;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 5 6 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u92(11){ }u93(13){ }u94(25){ }u95(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 134 165
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; live  gen 	 24 [cc] 134 165
;; live  kill	
;; rd  in  	(42)
11, 13, 14, 43, 60, 75, 76, 90, 91, 234, 236, 242, 243, 1559, 1560, 1561, 1562, 1563, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584, 1585, 1586, 1587, 1588, 1589, 1590
;; rd  gen 	(3)
232, 1558, 1591
;; rd  kill	(22)
222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 1558, 1591

;; Pred edge  5 [71.0%] 
;; Pred edge  6 [100.0%] 
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 71 70 72 8 91 "" [2 uses])

(note 72 71 73 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 73 72 74 8 arch/arm/mm/init.c:351 (set (reg/f:SI 165)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 74 73 75 8 arch/arm/mm/init.c:351 (set (reg:SI 134 [ phys_initrd_size.892 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 165)
                (const_int 4 [0x4])) [0 phys_initrd_size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 75 74 76 8 arch/arm/mm/init.c:351 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 134 [ phys_initrd_size.892 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 76 75 77 8 arch/arm/mm/init.c:351 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 99)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 8 -> ( 9 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 144 165
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 144 165
;; rd  out 	(43)
11, 13, 14, 43, 60, 75, 76, 90, 91, 232, 242, 243, 1558, 1559, 1560, 1561, 1562, 1563, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584, 1585, 1586, 1587, 1588, 1589, 1590, 1591


;; Succ edge  9 [29.0%]  (fallthru)
;; Succ edge  11 [71.0%] 

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u99(11){ }u100(13){ }u101(25){ }u102(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 144 165
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 165
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 140 166
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 144 165
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 140 166
;; live  kill	 14 [lr]
;; rd  in  	(43)
11, 13, 14, 43, 60, 75, 76, 90, 91, 232, 242, 243, 1558, 1559, 1560, 1561, 1562, 1563, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584, 1585, 1586, 1587, 1588, 1589, 1590, 1591
;; rd  gen 	(4)
10, 230, 1566, 1592
;; rd  kill	(57)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 1566, 1592

;; Pred edge  8 [29.0%]  (fallthru)
(note 77 76 79 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 79 77 80 9 arch/arm/mm/init.c:352 (set (reg:SI 0 r0)
        (mem/c/i:SI (reg/f:SI 165) [0 phys_initrd_start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 80 79 81 9 arch/arm/mm/init.c:352 (set (reg:SI 1 r1)
        (reg:SI 134 [ phys_initrd_size.892 ])) 167 {*arm_movsi_insn} (nil))

(call_insn 81 80 82 9 arch/arm/mm/init.c:352 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memblock_is_region_reserved") [flags 0x41] <function_decl 0x113f7d00 memblock_is_region_reserved>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 82 81 83 9 arch/arm/mm/init.c:352 (set (reg:SI 140 [ D.25195 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 83 82 84 9 arch/arm/mm/init.c:351 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 140 [ D.25195 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 84 83 85 9 arch/arm/mm/init.c:351 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 99)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 9 -> ( 10 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 165
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 165
;; rd  out 	(43)
10, 43, 60, 75, 76, 90, 91, 230, 242, 243, 1558, 1559, 1560, 1561, 1562, 1563, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584, 1585, 1586, 1587, 1588, 1589, 1590, 1591, 1592


;; Succ edge  10 [0.0%]  (fallthru)
;; Succ edge  11 [100.0%] 

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u112(11){ }u113(13){ }u114(25){ }u115(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 165
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 167 168 169 170 171 172 173
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 165
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 167 168 169 170 171 172 173
;; live  kill	 14 [lr]
;; rd  in  	(43)
10, 43, 60, 75, 76, 90, 91, 230, 242, 243, 1558, 1559, 1560, 1561, 1562, 1563, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584, 1585, 1586, 1587, 1588, 1589, 1590, 1591, 1592
;; rd  gen 	(8)
8, 1593, 1594, 1595, 1596, 1597, 1598, 1599
;; rd  kill	(42)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 1593, 1594, 1595, 1596, 1597, 1598, 1599

;; Pred edge  9 [0.0%]  (fallthru)
(note 85 84 86 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 86 85 89 10 arch/arm/mm/init.c:353 (set (reg/f:SI 167)
        (symbol_ref/v/f:SI ("*.LC10") [flags 0x82] <string_cst 0x1174ae00>)) 167 {*arm_movsi_insn} (nil))

(insn 89 86 90 10 arch/arm/mm/init.c:353 (set (reg:SI 0 r0)
        (reg/f:SI 167)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC10") [flags 0x82] <string_cst 0x1174ae00>)
        (nil)))

(insn 90 89 91 10 arch/arm/mm/init.c:353 (set (reg:SI 1 r1)
        (mem/c/i:SI (reg/f:SI 165) [0 phys_initrd_start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 91 90 92 10 arch/arm/mm/init.c:353 (set (reg:SI 2 r2)
        (mem/c/i:SI (plus:SI (reg/f:SI 165)
                (const_int 4 [0x4])) [0 phys_initrd_size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 92 91 94 10 arch/arm/mm/init.c:353 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 94 92 95 10 arch/arm/mm/init.c:355 (set (reg:SI 171)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 95 94 98 10 arch/arm/mm/init.c:355 (set (mem/c/i:SI (plus:SI (reg/f:SI 165)
                (const_int 4 [0x4])) [0 phys_initrd_size+0 S4 A32])
        (reg:SI 171)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 98 95 99 10 arch/arm/mm/init.c:355 (set (mem/c/i:SI (reg/f:SI 165) [0 phys_initrd_start+0 S4 A32])
        (reg:SI 171)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))
;; End of basic block 10 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; rd  out 	(50)
8, 43, 60, 75, 76, 90, 91, 230, 242, 243, 1558, 1559, 1560, 1561, 1562, 1563, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584, 1585, 1586, 1587, 1588, 1589, 1590, 1591, 1592, 1593, 1594, 1595, 1596, 1597, 1598, 1599


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 8 9 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u132(11){ }u133(13){ }u134(25){ }u135(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 133 174
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; live  gen 	 24 [cc] 133 174
;; live  kill	
;; rd  in  	(55)
8, 10, 11, 13, 14, 43, 60, 75, 76, 90, 91, 230, 232, 242, 243, 1558, 1559, 1560, 1561, 1562, 1563, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584, 1585, 1586, 1587, 1588, 1589, 1590, 1591, 1592, 1593, 1594, 1595, 1596, 1597, 1598, 1599
;; rd  gen 	(3)
228, 1557, 1600
;; rd  kill	(22)
222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 1557, 1600

;; Pred edge  8 [71.0%] 
;; Pred edge  9 [100.0%] 
;; Pred edge  10 [100.0%]  (fallthru)
(code_label 99 98 100 11 92 "" [2 uses])

(note 100 99 101 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 101 100 102 11 arch/arm/mm/init.c:357 (set (reg/f:SI 174)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 102 101 103 11 arch/arm/mm/init.c:357 (set (reg:SI 133 [ phys_initrd_size.896 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 174)
                (const_int 4 [0x4])) [0 phys_initrd_size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 103 102 104 11 arch/arm/mm/init.c:357 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ phys_initrd_size.896 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 104 103 105 11 arch/arm/mm/init.c:357 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 120)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 11 -> ( 12 13)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 144 174
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 144 174
;; rd  out 	(56)
8, 10, 11, 13, 14, 43, 60, 75, 76, 90, 91, 228, 242, 243, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584, 1585, 1586, 1587, 1588, 1589, 1590, 1591, 1592, 1593, 1594, 1595, 1596, 1597, 1598, 1599, 1600


;; Succ edge  12 [29.0%]  (fallthru)
;; Succ edge  13 [71.0%] 

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u139(11){ }u140(13){ }u141(25){ }u142(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 144 174
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 174
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 139 175 176 177 178 179 180 181 182
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 144 174
;; live  gen 	 0 [r0] 1 [r1] 139 175 176 177 178 179 180 181 182
;; live  kill	 14 [lr]
;; rd  in  	(56)
8, 10, 11, 13, 14, 43, 60, 75, 76, 90, 91, 228, 242, 243, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584, 1585, 1586, 1587, 1588, 1589, 1590, 1591, 1592, 1593, 1594, 1595, 1596, 1597, 1598, 1599, 1600
;; rd  gen 	(10)
7, 1565, 1601, 1602, 1603, 1604, 1605, 1606, 1607, 1608
;; rd  kill	(44)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 1565, 1601, 1602, 1603, 1604, 1605, 1606, 1607, 1608

;; Pred edge  11 [29.0%]  (fallthru)
(note 105 104 107 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 107 105 108 12 arch/arm/mm/init.c:358 (set (reg:SI 0 r0)
        (mem/c/i:SI (reg/f:SI 174) [0 phys_initrd_start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 108 107 109 12 arch/arm/mm/init.c:358 (set (reg:SI 1 r1)
        (reg:SI 133 [ phys_initrd_size.896 ])) 167 {*arm_movsi_insn} (nil))

(call_insn 109 108 111 12 arch/arm/mm/init.c:358 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memblock_reserve") [flags 0x41] <function_decl 0x113f7700 memblock_reserve>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 111 109 112 12 arch/arm/mm/init.c:361 (set (reg:SI 177 [ phys_initrd_start ])
        (mem/c/i:SI (reg/f:SI 174) [0 phys_initrd_start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 112 111 113 12 arch/arm/mm/init.c:361 (set (reg:SI 139 [ initrd_start.367 ])
        (plus:SI (reg:SI 177 [ phys_initrd_start ])
            (const_int -1073741824 [0xffffffffc0000000]))) 4 {*arm_addsi3} (nil))

(insn 113 112 114 12 arch/arm/mm/init.c:361 (set (reg/f:SI 178)
        (symbol_ref:SI ("initrd_start") [flags 0xc0] <var_decl 0x111e8b40 initrd_start>)) 167 {*arm_movsi_insn} (nil))

(insn 114 113 115 12 arch/arm/mm/init.c:361 (set (mem/c/i:SI (reg/f:SI 178) [0 initrd_start+0 S4 A32])
        (reg:SI 139 [ initrd_start.367 ])) 167 {*arm_movsi_insn} (nil))

(insn 115 114 117 12 arch/arm/mm/init.c:362 (set (reg/f:SI 179)
        (symbol_ref:SI ("initrd_end") [flags 0xc0] <var_decl 0x111e8ba0 initrd_end>)) 167 {*arm_movsi_insn} (nil))

(insn 117 115 118 12 arch/arm/mm/init.c:362 (set (reg:SI 181 [ phys_initrd_size ])
        (mem/c/i:SI (plus:SI (reg/f:SI 174)
                (const_int 4 [0x4])) [0 phys_initrd_size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 118 117 119 12 arch/arm/mm/init.c:362 (set (reg:SI 182)
        (plus:SI (reg:SI 139 [ initrd_start.367 ])
            (reg:SI 181 [ phys_initrd_size ]))) 4 {*arm_addsi3} (nil))

(insn 119 118 120 12 arch/arm/mm/init.c:362 (set (mem/c/i:SI (reg/f:SI 179) [0 initrd_end+0 S4 A32])
        (reg:SI 182)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 12 -> ( 13)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; rd  out 	(61)
7, 43, 60, 75, 76, 90, 91, 228, 242, 243, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584, 1585, 1586, 1587, 1588, 1589, 1590, 1591, 1592, 1593, 1594, 1595, 1596, 1597, 1598, 1599, 1600, 1601, 1602, 1603, 1604, 1605, 1606, 1607, 1608


;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 11 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u160(11){ }u161(13){ }u162(25){ }u163(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 138
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; live  gen 	 24 [cc] 138
;; live  kill	 14 [lr]
;; rd  in  	(66)
7, 8, 10, 11, 13, 14, 43, 60, 75, 76, 90, 91, 228, 242, 243, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584, 1585, 1586, 1587, 1588, 1589, 1590, 1591, 1592, 1593, 1594, 1595, 1596, 1597, 1598, 1599, 1600, 1601, 1602, 1603, 1604, 1605, 1606, 1607, 1608
;; rd  gen 	(2)
225, 1564
;; rd  kill	(34)
92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 1564

;; Pred edge  11 [71.0%] 
;; Pred edge  12 [100.0%]  (fallthru)
(code_label 120 119 121 13 93 "" [1 uses])

(note 121 120 122 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(call_insn 122 121 123 13 arch/arm/mm/init.c:366 (parallel [
            (call (mem:SI (symbol_ref:SI ("arm_mm_memblock_reserve") [flags 0x41] <function_decl 0x115b7280 arm_mm_memblock_reserve>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 123 122 124 13 arch/arm/mm/init.c:370 (set (reg/f:SI 138 [ D.25203 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 144 [ mdesc ])
                (const_int 36 [0x24])) [0 <variable>.reserve+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 124 123 125 13 arch/arm/mm/init.c:370 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 138 [ D.25203 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 125 124 126 13 arch/arm/mm/init.c:370 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 128)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2165 [0x875])
        (nil)))
;; End of basic block 13 -> ( 14 15)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; rd  out 	(67)
7, 8, 10, 11, 13, 14, 43, 60, 75, 76, 90, 91, 225, 242, 243, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584, 1585, 1586, 1587, 1588, 1589, 1590, 1591, 1592, 1593, 1594, 1595, 1596, 1597, 1598, 1599, 1600, 1601, 1602, 1603, 1604, 1605, 1606, 1607, 1608


;; Succ edge  14 [78.3%]  (fallthru)
;; Succ edge  15 [21.6%] 

;; Start of basic block ( 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u168(11){ }u169(13){ }u170(25){ }u171(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; live  gen 	
;; live  kill	 14 [lr]
;; rd  in  	(67)
7, 8, 10, 11, 13, 14, 43, 60, 75, 76, 90, 91, 225, 242, 243, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584, 1585, 1586, 1587, 1588, 1589, 1590, 1591, 1592, 1593, 1594, 1595, 1596, 1597, 1598, 1599, 1600, 1601, 1602, 1603, 1604, 1605, 1606, 1607, 1608
;; rd  gen 	(0)

;; rd  kill	(13)
92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104

;; Pred edge  13 [78.3%]  (fallthru)
(note 126 125 127 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(call_insn 127 126 128 14 arch/arm/mm/init.c:371 (parallel [
            (call (mem:SI (reg/f:SI 138 [ D.25203 ]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 244 {*call_reg_armv5} (nil)
    (nil))
;; End of basic block 14 -> ( 15)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(67)
7, 8, 10, 11, 13, 14, 43, 60, 75, 76, 90, 91, 225, 242, 243, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584, 1585, 1586, 1587, 1588, 1589, 1590, 1591, 1592, 1593, 1594, 1595, 1596, 1597, 1598, 1599, 1600, 1601, 1602, 1603, 1604, 1605, 1606, 1607, 1608


;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 13 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u174(11){ }u175(13){ }u176(25){ }u177(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	 14 [lr]
;; rd  in  	(67)
7, 8, 10, 11, 13, 14, 43, 60, 75, 76, 90, 91, 225, 242, 243, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584, 1585, 1586, 1587, 1588, 1589, 1590, 1591, 1592, 1593, 1594, 1595, 1596, 1597, 1598, 1599, 1600, 1601, 1602, 1603, 1604, 1605, 1606, 1607, 1608
;; rd  gen 	(0)

;; rd  kill	(13)
92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104

;; Pred edge  13 [21.6%] 
;; Pred edge  14 [100.0%]  (fallthru)
(code_label 128 127 129 15 94 "" [1 uses])

(note 129 128 130 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(call_insn 130 129 131 15 arch/arm/mm/init.c:373 (parallel [
            (call (mem:SI (symbol_ref:SI ("memblock_analyze") [flags 0x41] <function_decl 0x113f7500 memblock_analyze>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(call_insn/j 131 130 0 15 arch/arm/mm/init.c:374 (parallel [
            (call (mem:SI (symbol_ref:SI ("memblock_dump_all") [flags 0x41] <function_decl 0x113f7d80 memblock_dump_all>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) 258 {*sibcall_insn} (nil)
    (nil))
;; End of basic block 15 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(67)
7, 8, 10, 11, 13, 14, 43, 60, 75, 76, 90, 91, 225, 242, 243, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584, 1585, 1586, 1587, 1588, 1589, 1590, 1591, 1592, 1593, 1594, 1595, 1596, 1597, 1598, 1599, 1600, 1601, 1602, 1603, 1604, 1605, 1606, 1607, 1608


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

starting the processing of deferred insns
deleting insn with uid = 10.
deleting insn with uid = 50.
deleting insn with uid = 59.
deleting insn with uid = 60.
deleting insn with uid = 65.
deleting insn with uid = 66.
deleting insn with uid = 68.
deleting insn with uid = 69.
deleting insn with uid = 78.
deleting insn with uid = 87.
deleting insn with uid = 88.
deleting insn with uid = 93.
deleting insn with uid = 96.
deleting insn with uid = 97.
deleting insn with uid = 106.
deleting insn with uid = 110.
deleting insn with uid = 116.
verify found no changes in insn with uid = 21.
ending the processing of deferred insns

;; Function pfn_valid (pfn_valid)[0:1350]

;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)


try_optimize_cfg iteration 1


Number of successful forward propagations: 0



pfn_valid

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 13[sp]
;;  ref usage 	r0={3d,3u} r1={2d} r2={2d} r3={2d} r11={1d,2u} r12={2d} r13={1d,3u} r14={1d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d,2u} r26={1d,1u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r135={1d,1u} r136={1d,1u} 
;;    total ref usage 143{129d,14u,0e} in 4{3 regular + 1 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 10, 11, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126
0[0,3] 1[3,2] 2[5,2] 3[7,2] 11[9,1] 12[10,2] 13[12,1] 14[13,1] 15[14,1] 16[15,1] 17[16,1] 18[17,1] 19[18,1] 20[19,1] 21[20,1] 22[21,1] 23[22,1] 24[23,1] 25[24,1] 26[25,1] 27[26,1] 28[27,1] 29[28,1] 30[29,1] 31[30,1] 32[31,1] 33[32,1] 34[33,1] 35[34,1] 36[35,1] 37[36,1] 38[37,1] 39[38,1] 40[39,1] 41[40,1] 42[41,1] 43[42,1] 44[43,1] 45[44,1] 46[45,1] 47[46,1] 48[47,1] 49[48,1] 50[49,1] 51[50,1] 52[51,1] 53[52,1] 54[53,1] 55[54,1] 56[55,1] 57[56,1] 58[57,1] 59[58,1] 60[59,1] 61[60,1] 62[61,1] 63[62,1] 64[63,1] 65[64,1] 66[65,1] 67[66,1] 68[67,1] 69[68,1] 70[69,1] 71[70,1] 72[71,1] 73[72,1] 74[73,1] 75[74,1] 76[75,1] 77[76,1] 78[77,1] 79[78,1] 80[79,1] 81[80,1] 82[81,1] 83[82,1] 84[83,1] 85[84,1] 86[85,1] 87[86,1] 88[87,1] 89[88,1] 90[89,1] 91[90,1] 92[91,1] 93[92,1] 94[93,1] 95[94,1] 96[95,1] 97[96,1] 98[97,1] 99[98,1] 100[99,1] 101[100,1] 102[101,1] 103[102,1] 104[103,1] 105[104,1] 106[105,1] 107[106,1] 108[107,1] 109[108,1] 110[109,1] 111[110,1] 112[111,1] 113[112,1] 114[113,1] 115[114,1] 116[115,1] 117[116,1] 118[117,1] 119[118,1] 120[119,1] 121[120,1] 122[121,1] 123[122,1] 124[123,1] 125[124,1] 126[125,1] 127[126,1] 135[127,1] 136[128,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 135 136
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 135 136
;; live  kill	
;; rd  in  	(10)
2, 4, 6, 8, 9, 11, 12, 13, 24, 25
;; rd  gen 	(3)
0, 127, 128
;; rd  kill	(5)
0, 1, 2, 127, 128

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/mm/init.c:300 (set (reg/v:SI 135 [ pfn ])
        (reg:SI 0 r0 [ pfn ])) 167 {*arm_movsi_insn} (nil))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 arch/arm/mm/init.c:301 (set (reg:SI 136)
        (ashift:SI (reg/v:SI 135 [ pfn ])
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 7 6 8 2 arch/arm/mm/init.c:301 (set (reg:SI 0 r0)
        (reg:SI 136)) 167 {*arm_movsi_insn} (nil))

(call_insn/j 8 7 0 2 arch/arm/mm/init.c:301 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memblock_is_memory") [flags 0x41] <function_decl 0x113f7b80 memblock_is_memory>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(12)
0, 4, 6, 8, 9, 11, 12, 13, 24, 25, 127, 128


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function show_mem (show_mem)[0:1346]

;; 3 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20
;;
;; Loop 1
;;  header 19, latch 18
;;  depth 1, outer 0
;;  nodes: 19 18 17 5 16 7 12 11 9 10 8 6 4 3 14 15 13
;;
;; Loop 2
;;  header 4, latch 17
;;  depth 2, outer 1
;;  nodes: 4 17 5 16 7 12 11 9 10 8 6 14 15 13
;; 2 succs { 19 }
;; 3 succs { 4 }
;; 4 succs { 5 6 }
;; 5 succs { 17 }
;; 6 succs { 7 8 }
;; 7 succs { 17 }
;; 8 succs { 10 9 }
;; 9 succs { 11 }
;; 10 succs { 11 }
;; 11 succs { 12 13 }
;; 12 succs { 17 }
;; 13 succs { 15 14 }
;; 14 succs { 16 }
;; 15 succs { 16 }
;; 16 succs { 17 }
;; 17 succs { 4 18 }
;; 18 succs { 19 }
;; 19 succs { 3 20 }
;; 20 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 21 n_edges 27 count 54 (  2.6)
df_worklist_dataflow_doublequeue:n_basic_blocks 21 n_edges 27 count 56 (  2.7)
df_worklist_dataflow_doublequeue:n_basic_blocks 21 n_edges 27 count 56 (  2.7)

In insn 7, replacing
 (reg/f:SI 158)
 with (symbol_ref/v/f:SI ("*.LC11") [flags 0x82] <string_cst 0x11768f30>)
Changes to insn 7 not profitable

In insn 16, replacing
 (reg:SI 136 [ ivtmp.959 ])
 with (const_int 0 [0x0])
Changes to insn 16 not profitable

In insn 17, replacing
 (reg:SI 136 [ ivtmp.959 ])
 with (const_int 0 [0x0])
Changes to insn 17 not profitable

In insn 18, replacing
 (reg:SI 136 [ ivtmp.959 ])
 with (const_int 0 [0x0])
Changes to insn 18 not profitable

In insn 19, replacing
 (reg:SI 136 [ ivtmp.959 ])
 with (const_int 0 [0x0])
Changes to insn 19 not profitable

In insn 20, replacing
 (reg:SI 136 [ ivtmp.959 ])
 with (const_int 0 [0x0])
Changes to insn 20 not profitable

In insn 21, replacing
 (reg:SI 136 [ ivtmp.959 ])
 with (const_int 0 [0x0])
Changes to insn 21 not profitable

In insn 26, replacing
 (plus:SI (reg/f:SI 161)
        (const_int 4 [0x4]))
 with (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
            (const_int 4 [0x4])))
Changes to insn 26 not profitable

In insn 116, replacing
 (reg/f:SI 174)
 with (symbol_ref/v/f:SI ("*.LC12") [flags 0x82] <string_cst 0x11769900>)
Changes to insn 116 not profitable

In insn 120, replacing
 (reg/f:SI 175)
 with (symbol_ref/v/f:SI ("*.LC13") [flags 0x82] <string_cst 0x11769b70>)
Changes to insn 120 not profitable

In insn 124, replacing
 (reg/f:SI 176)
 with (symbol_ref/v/f:SI ("*.LC14") [flags 0x82] <string_cst 0x11769ed0>)
Changes to insn 124 not profitable

In insn 128, replacing
 (reg/f:SI 177)
 with (symbol_ref/v/f:SI ("*.LC15") [flags 0x82] <string_cst 0x11765930>)
Changes to insn 128 not profitable

In insn 132, replacing
 (reg/f:SI 178)
 with (symbol_ref/v/f:SI ("*.LC16") [flags 0x82] <string_cst 0x1176c0c0>)
Changes to insn 132 not profitable

In insn 136, replacing
 (reg/f:SI 179)
 with (symbol_ref/v/f:SI ("*.LC17") [flags 0x82] <string_cst 0x1176c1b0>)
Changes to insn 136 not profitable


try_optimize_cfg iteration 1


Number of successful forward propagations: 0



show_mem

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={17d,9u} r1={15d,6u} r2={9d} r3={9d} r11={1d,20u} r12={9d} r13={1d,28u} r14={8d,1u} r15={8d} r16={8d} r17={8d} r18={8d} r19={8d} r20={8d} r21={8d} r22={8d} r23={8d} r24={15d,7u} r25={1d,20u} r26={1d,19u} r27={8d} r28={8d} r29={8d} r30={8d} r31={8d} r32={8d} r33={8d} r34={8d} r35={8d} r36={8d} r37={8d} r38={8d} r39={8d} r40={8d} r41={8d} r42={8d} r43={8d} r44={8d} r45={8d} r46={8d} r47={8d} r48={8d} r49={8d} r50={8d} r51={8d} r52={8d} r53={8d} r54={8d} r55={8d} r56={8d} r57={8d} r58={8d} r59={8d} r60={8d} r61={8d} r62={8d} r63={8d} r64={8d} r65={8d} r66={8d} r67={8d} r68={8d} r69={8d} r70={8d} r71={8d} r72={8d} r73={8d} r74={8d} r75={8d} r76={8d} r77={8d} r78={8d} r79={8d} r80={8d} r81={8d} r82={8d} r83={8d} r84={8d} r85={8d} r86={8d} r87={8d} r88={8d} r89={8d} r90={8d} r91={8d} r92={8d} r93={8d} r94={8d} r95={8d} r96={8d} r97={8d} r98={8d} r99={8d} r100={8d} r101={8d} r102={8d} r103={8d} r104={8d} r105={8d} r106={8d} r107={8d} r108={8d} r109={8d} r110={8d} r111={8d} r112={8d} r113={8d} r114={8d} r115={8d} r116={8d} r117={8d} r118={8d} r119={8d} r120={8d} r121={8d} r122={8d} r123={8d} r124={8d} r125={8d} r126={8d} r127={8d} r133={2d,1u} r134={2d,1u} r135={1d,2u} r136={2d,8u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={2d,10u} r148={2d,2u} r149={2d,2u} r150={2d,2u} r151={2d,2u} r152={2d,2u} r153={2d,2u} r154={1d,1u} r155={1d,2u} r156={1d,2u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} 
;;    total ref usage 1205{1023d,182u,0e} in 93{85 regular + 8 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 51, 52, 53, 54, 55, 56, 57, 58, 59, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965
0[0,17] 1[17,15] 2[32,9] 3[41,9] 11[50,1] 12[51,9] 13[60,1] 14[61,8] 15[69,8] 16[77,8] 17[85,8] 18[93,8] 19[101,8] 20[109,8] 21[117,8] 22[125,8] 23[133,8] 24[141,15] 25[156,1] 26[157,1] 27[158,8] 28[166,8] 29[174,8] 30[182,8] 31[190,8] 32[198,8] 33[206,8] 34[214,8] 35[222,8] 36[230,8] 37[238,8] 38[246,8] 39[254,8] 40[262,8] 41[270,8] 42[278,8] 43[286,8] 44[294,8] 45[302,8] 46[310,8] 47[318,8] 48[326,8] 49[334,8] 50[342,8] 51[350,8] 52[358,8] 53[366,8] 54[374,8] 55[382,8] 56[390,8] 57[398,8] 58[406,8] 59[414,8] 60[422,8] 61[430,8] 62[438,8] 63[446,8] 64[454,8] 65[462,8] 66[470,8] 67[478,8] 68[486,8] 69[494,8] 70[502,8] 71[510,8] 72[518,8] 73[526,8] 74[534,8] 75[542,8] 76[550,8] 77[558,8] 78[566,8] 79[574,8] 80[582,8] 81[590,8] 82[598,8] 83[606,8] 84[614,8] 85[622,8] 86[630,8] 87[638,8] 88[646,8] 89[654,8] 90[662,8] 91[670,8] 92[678,8] 93[686,8] 94[694,8] 95[702,8] 96[710,8] 97[718,8] 98[726,8] 99[734,8] 100[742,8] 101[750,8] 102[758,8] 103[766,8] 104[774,8] 105[782,8] 106[790,8] 107[798,8] 108[806,8] 109[814,8] 110[822,8] 111[830,8] 112[838,8] 113[846,8] 114[854,8] 115[862,8] 116[870,8] 117[878,8] 118[886,8] 119[894,8] 120[902,8] 121[910,8] 122[918,8] 123[926,8] 124[934,8] 125[942,8] 126[950,8] 127[958,8] 133[966,2] 134[968,2] 135[970,1] 136[971,2] 137[973,1] 138[974,1] 139[975,1] 140[976,1] 141[977,1] 142[978,1] 143[979,1] 144[980,1] 145[981,1] 146[982,1] 147[983,2] 148[985,2] 149[987,2] 150[989,2] 151[991,2] 152[993,2] 153[995,2] 154[997,1] 155[998,1] 156[999,1] 157[1000,1] 158[1001,1] 159[1002,1] 160[1003,1] 161[1004,1] 162[1005,1] 163[1006,1] 164[1007,1] 165[1008,1] 166[1009,1] 167[1010,1] 168[1011,1] 169[1012,1] 170[1013,1] 171[1014,1] 172[1015,1] 173[1016,1] 174[1017,1] 175[1018,1] 176[1019,1] 177[1020,1] 178[1021,1] 179[1022,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 136 148 149 150 151 152 153 154 155 157 158 159 160
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 136 148 149 150 151 152 153 154 155 157 158 159 160
;; live  kill	 14 [lr]
;; rd  in  	(10)
16, 31, 40, 49, 50, 59, 60, 68, 156, 157
;; rd  gen 	(13)
972, 985, 987, 989, 991, 993, 995, 997, 998, 1000, 1001, 1002, 1003
;; rd  kill	(28)
61, 62, 63, 64, 65, 66, 67, 68, 971, 972, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 1000, 1001, 1002, 1003

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/mm/init.c:92 (set (reg/v:SI 157 [ filter ])
        (reg:SI 0 r0 [ filter ])) 167 {*arm_movsi_insn} (nil))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 arch/arm/mm/init.c:97 (set (reg/f:SI 158)
        (symbol_ref/v/f:SI ("*.LC11") [flags 0x82] <string_cst 0x11768f30>)) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 arch/arm/mm/init.c:97 (set (reg:SI 0 r0)
        (reg/f:SI 158)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC11") [flags 0x82] <string_cst 0x11768f30>)
        (nil)))

(call_insn 8 7 9 2 arch/arm/mm/init.c:97 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 9 8 10 2 arch/arm/mm/init.c:98 (set (reg:SI 0 r0)
        (reg/v:SI 157 [ filter ])) 167 {*arm_movsi_insn} (nil))

(call_insn 10 9 11 2 arch/arm/mm/init.c:98 (parallel [
            (call (mem:SI (symbol_ref:SI ("show_free_areas") [flags 0x41] <function_decl 0x111b4600 show_free_areas>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 12 2 arch/arm/mm/init.c:100 discrim 1 (set (reg/f:SI 159)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 2 arch/arm/mm/init.c:100 discrim 1 (set (reg:SI 154 [ D.25004 ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 159)
                (const_int 4 [0x4])) [0 meminfo.nr_banks+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 13 12 14 2 arch/arm/mm/init.c:108 (set (reg/f:SI 160)
        (symbol_ref:SI ("mem_map") [flags 0xc0] <var_decl 0x10bfb360 mem_map>)) 167 {*arm_movsi_insn} (nil))

(insn 14 13 15 2 arch/arm/mm/init.c:108 (set (reg/f:SI 155 [ mem_map.344 ])
        (mem/f/c/i:SI (reg/f:SI 160) [0 mem_map+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 15 14 16 2 arch/arm/mm/init.c:108 (set (reg:SI 136 [ ivtmp.959 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 16 15 17 2 arch/arm/mm/init.c:100 (set (reg/v:SI 148 [ i ])
        (reg:SI 136 [ ivtmp.959 ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 17 16 18 2 arch/arm/mm/init.c:94 (set (reg/v:SI 149 [ slab ])
        (reg:SI 136 [ ivtmp.959 ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 18 17 19 2 arch/arm/mm/init.c:94 (set (reg/v:SI 150 [ shared ])
        (reg:SI 136 [ ivtmp.959 ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 19 18 20 2 arch/arm/mm/init.c:93 (set (reg/v:SI 151 [ reserved ])
        (reg:SI 136 [ ivtmp.959 ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 20 19 21 2 arch/arm/mm/init.c:93 (set (reg/v:SI 152 [ total ])
        (reg:SI 136 [ ivtmp.959 ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 21 20 111 2 arch/arm/mm/init.c:93 (set (reg/v:SI 153 [ free ])
        (reg:SI 136 [ ivtmp.959 ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))
;; End of basic block 2 -> ( 19)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 148 149 150 151 152 153 154 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 148 149 150 151 152 153 154 155
;; rd  out 	(22)
16, 31, 40, 49, 50, 59, 60, 156, 157, 972, 985, 987, 989, 991, 993, 995, 997, 998, 1000, 1001, 1002, 1003


;; Succ edge  19 [100.0%]  (fallthru)

;; Start of basic block ( 19) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u19(11){ }u20(13){ }u21(25){ }u22(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 148 149 150 151 152 153 154 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 155
;; lr  def 	 135 146 147 156 161 162 163 164 165 166 167 168
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 148 149 150 151 152 153 154 155
;; live  gen 	 135 146 147 156 161 162 163 164 165 166 167 168
;; live  kill	
;; rd  in  	(60)
16, 31, 40, 49, 50, 59, 60, 147, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016
;; rd  gen 	(12)
970, 982, 984, 999, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011
;; rd  kill	(13)
970, 982, 983, 984, 999, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011

;; Pred edge  19 [91.0%] 
(code_label 111 21 24 3 111 "" [1 uses])

(note 24 111 25 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 25 24 26 3 arch/arm/mm/init.c:91 (set (reg/f:SI 161)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 26 25 27 3 arch/arm/mm/init.c:91 (set (reg/f:SI 162)
        (plus:SI (reg/f:SI 161)
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 4 [0x4])))
        (nil)))

(insn 27 26 28 3 arch/arm/mm/init.c:91 (set (reg/f:SI 135 [ D.26570 ])
        (plus:SI (reg/f:SI 162)
            (reg:SI 136 [ ivtmp.959 ]))) 4 {*arm_addsi3} (nil))

(insn 28 27 29 3 arch/arm/mm/init.c:105 (set (reg:SI 156 [ D.24980 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 135 [ D.26570 ])
                (const_int 4 [0x4])) [0 <variable>.start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 29 28 30 3 arch/arm/mm/init.c:108 (set (reg:SI 163)
        (lshiftrt:SI (reg:SI 156 [ D.24980 ])
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 30 29 31 3 arch/arm/mm/init.c:108 (set (reg:SI 164)
        (ashift:SI (reg:SI 163)
            (const_int 5 [0x5]))) 117 {*arm_shiftsi3} (nil))

(insn 31 30 32 3 arch/arm/mm/init.c:108 (set (reg/v/f:SI 147 [ page ])
        (plus:SI (reg/f:SI 155 [ mem_map.344 ])
            (reg:SI 164))) 4 {*arm_addsi3} (nil))

(insn 32 31 33 3 arch/arm/mm/init.c:109 (set (reg:SI 166 [ <variable>.size ])
        (mem/s/j:SI (plus:SI (reg/f:SI 135 [ D.26570 ])
                (const_int 8 [0x8])) [0 <variable>.size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 33 32 34 3 arch/arm/mm/init.c:109 (set (reg:SI 165)
        (plus:SI (reg:SI 156 [ D.24980 ])
            (reg:SI 166 [ <variable>.size ]))) 4 {*arm_addsi3} (nil))

(insn 34 33 35 3 arch/arm/mm/init.c:109 (set (reg:SI 167)
        (lshiftrt:SI (reg:SI 165)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 35 34 36 3 arch/arm/mm/init.c:109 (set (reg:SI 168)
        (ashift:SI (reg:SI 167)
            (const_int 5 [0x5]))) 117 {*arm_shiftsi3} (nil))

(insn 36 35 103 3 arch/arm/mm/init.c:109 (set (reg/v/f:SI 146 [ end ])
        (plus:SI (reg/f:SI 155 [ mem_map.344 ])
            (reg:SI 168))) 4 {*arm_addsi3} (nil))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155
;; rd  out 	(60)
16, 31, 40, 49, 50, 59, 60, 147, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 3 17) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u38(11){ }u39(13){ }u40(25){ }u41(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 152
;; lr  def 	 24 [cc] 144 145 152 169
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155
;; live  gen 	 24 [cc] 144 145 152 169
;; live  kill	
;; rd  in  	(62)
16, 31, 40, 49, 50, 59, 60, 147, 148, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016
;; rd  gen 	(5)
153, 980, 981, 994, 1012
;; rd  kill	(20)
141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 980, 981, 993, 994, 1012

;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  17 [86.0%]  (dfs_back)
(code_label 103 36 37 4 110 "" [1 uses])

(note 37 103 38 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 38 37 39 4 arch/arm/mm/init.c:112 (set (reg/v:SI 152 [ total ])
        (plus:SI (reg/v:SI 152 [ total ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 39 38 40 4 include/linux/page-flags.h:207 (set (reg/f:SI 144 [ D.25950 ])
        (reg/v/f:SI 147 [ page ])) 167 {*arm_movsi_insn} (nil))

(insn 40 39 41 4 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 145 [ D.25946 ])
        (mem/v:SI (reg/v/f:SI 147 [ page ]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 41 40 42 4 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 169)
        (and:SI (reg:SI 145 [ D.25946 ])
            (const_int 1024 [0x400]))) 67 {*arm_andsi3_insn} (nil))

(insn 42 41 43 4 include/asm-generic/bitops/non-atomic.h:105 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 169)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 43 42 44 4 include/asm-generic/bitops/non-atomic.h:105 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 48)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 4 -> ( 5 6)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 144 146 147 148 149 150 151 152 153 154 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 144 146 147 148 149 150 151 152 153 154 155
;; rd  out 	(60)
16, 31, 40, 49, 50, 59, 60, 153, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016


;; Succ edge  5 [50.0%]  (fallthru)
;; Succ edge  6 [50.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u48(11){ }u49(13){ }u50(25){ }u51(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151
;; lr  def 	 151
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155
;; live  gen 	 151
;; live  kill	
;; rd  in  	(60)
16, 31, 40, 49, 50, 59, 60, 153, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016
;; rd  gen 	(1)
992
;; rd  kill	(2)
991, 992

;; Pred edge  4 [50.0%]  (fallthru)
(note 44 43 45 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 45 44 48 5 arch/arm/mm/init.c:114 (set (reg/v:SI 151 [ reserved ])
        (plus:SI (reg/v:SI 151 [ reserved ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))
;; End of basic block 5 -> ( 17)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155
;; rd  out 	(59)
16, 31, 40, 49, 50, 59, 60, 153, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 992, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016


;; Succ edge  17 [100.0%]  (fallthru)

;; Start of basic block ( 4) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u53(11){ }u54(13){ }u55(25){ }u56(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 144 146 147 148 149 150 151 152 153 154 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 24 [cc] 143 170
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 144 146 147 148 149 150 151 152 153 154 155
;; live  gen 	 24 [cc] 143 170
;; live  kill	
;; rd  in  	(60)
16, 31, 40, 49, 50, 59, 60, 153, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016
;; rd  gen 	(3)
152, 979, 1013
;; rd  kill	(17)
141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 979, 1013

;; Pred edge  4 [50.0%] 
(code_label 48 45 49 6 102 "" [1 uses])

(note 49 48 50 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 50 49 51 6 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 143 [ D.25959 ])
        (mem/v:SI (reg/v/f:SI 147 [ page ]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 51 50 52 6 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 170)
        (and:SI (reg:SI 143 [ D.25959 ])
            (const_int 128 [0x80]))) 67 {*arm_andsi3_insn} (nil))

(insn 52 51 53 6 include/asm-generic/bitops/non-atomic.h:105 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 170)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 53 52 54 6 include/asm-generic/bitops/non-atomic.h:105 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 58)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 6 -> ( 7 8)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 144 146 147 148 149 150 151 152 153 154 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 144 146 147 148 149 150 151 152 153 154 155
;; rd  out 	(60)
16, 31, 40, 49, 50, 59, 60, 152, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016


;; Succ edge  7 [50.0%]  (fallthru)
;; Succ edge  8 [50.0%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u61(11){ }u62(13){ }u63(25){ }u64(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149
;; lr  def 	 149
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155
;; live  gen 	 149
;; live  kill	
;; rd  in  	(60)
16, 31, 40, 49, 50, 59, 60, 152, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016
;; rd  gen 	(1)
988
;; rd  kill	(2)
987, 988

;; Pred edge  6 [50.0%]  (fallthru)
(note 54 53 55 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 55 54 58 7 arch/arm/mm/init.c:118 (set (reg/v:SI 149 [ slab ])
        (plus:SI (reg/v:SI 149 [ slab ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))
;; End of basic block 7 -> ( 17)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155
;; rd  out 	(59)
16, 31, 40, 49, 50, 59, 60, 152, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 988, 989, 990, 991, 992, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016


;; Succ edge  17 [100.0%]  (fallthru)

;; Start of basic block ( 6) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u66(11){ }u67(13){ }u68(25){ }u69(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 144 146 147 148 149 150 151 152 153 154 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 24 [cc] 141 171
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 144 146 147 148 149 150 151 152 153 154 155
;; live  gen 	 24 [cc] 141 171
;; live  kill	
;; rd  in  	(60)
16, 31, 40, 49, 50, 59, 60, 152, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016
;; rd  gen 	(3)
151, 977, 1014
;; rd  kill	(17)
141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 977, 1014

;; Pred edge  6 [50.0%] 
(code_label 58 55 59 8 104 "" [1 uses])

(note 59 58 60 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 60 59 61 8 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 141 [ D.25974 ])
        (mem/v:SI (reg/v/f:SI 147 [ page ]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 61 60 62 8 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 171)
        (and:SI (reg:SI 141 [ D.25974 ])
            (const_int 32768 [0x8000]))) 67 {*arm_andsi3_insn} (nil))

(insn 62 61 63 8 include/asm-generic/bitops/non-atomic.h:105 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 171)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 63 62 64 8 include/asm-generic/bitops/non-atomic.h:105 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 68)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 8 -> ( 10 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 144 146 147 148 149 150 151 152 153 154 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 144 146 147 148 149 150 151 152 153 154 155
;; rd  out 	(60)
16, 31, 40, 49, 50, 59, 60, 151, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016


;; Succ edge  10 [0.0%] 
;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u74(11){ }u75(13){ }u76(25){ }u77(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 144 146 147 148 149 150 151 152 153 154 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 134
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 144 146 147 148 149 150 151 152 153 154 155
;; live  gen 	 134
;; live  kill	
;; rd  in  	(60)
16, 31, 40, 49, 50, 59, 60, 151, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016
;; rd  gen 	(1)
969
;; rd  kill	(2)
968, 969

;; Pred edge  8 [100.0%]  (fallthru)
(note 64 63 65 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 65 64 68 9 include/linux/mm.h:356 (set (reg/v/f:SI 134 [ page.962 ])
        (reg/v/f:SI 147 [ page ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 9 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136 144 146 147 148 149 150 151 152 153 154 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136 144 146 147 148 149 150 151 152 153 154 155
;; rd  out 	(59)
16, 31, 40, 49, 50, 59, 60, 151, 156, 157, 966, 967, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 8) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u79(11){ }u80(13){ }u81(25){ }u82(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 144 146 147 148 149 150 151 152 153 154 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 134
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 144 146 147 148 149 150 151 152 153 154 155
;; live  gen 	 134
;; live  kill	
;; rd  in  	(60)
16, 31, 40, 49, 50, 59, 60, 151, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016
;; rd  gen 	(1)
968
;; rd  kill	(2)
968, 969

;; Pred edge  8 [0.0%] 
(code_label 68 65 69 10 105 "" [1 uses])

(note 69 68 70 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 70 69 71 10 include/linux/mm.h:355 (set (reg/v/f:SI 134 [ page.962 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 147 [ page ])
                (const_int 28 [0x1c])) [0 <variable>.D.8040.first_page+0 S4 A32])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 10 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136 144 146 147 148 149 150 151 152 153 154 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136 144 146 147 148 149 150 151 152 153 154 155
;; rd  out 	(59)
16, 31, 40, 49, 50, 59, 60, 151, 156, 157, 966, 967, 968, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 9 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u84(11){ }u85(13){ }u86(25){ }u87(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136 144 146 147 148 149 150 151 152 153 154 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 140 142
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136 144 146 147 148 149 150 151 152 153 154 155
;; live  gen 	 24 [cc] 140 142
;; live  kill	
;; rd  in  	(60)
16, 31, 40, 49, 50, 59, 60, 151, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016
;; rd  gen 	(3)
150, 976, 978
;; rd  kill	(17)
141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 976, 978

;; Pred edge  9 [100.0%]  (fallthru)
;; Pred edge  10 [100.0%]  (fallthru)
(code_label 71 70 72 11 106 "" [0 uses])

(note 72 71 73 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 73 72 74 11 include/linux/mm.h:376 (set (reg/f:SI 140 [ D.25979 ])
        (plus:SI (reg/v/f:SI 134 [ page.962 ])
            (const_int 16 [0x10]))) 4 {*arm_addsi3} (nil))

(insn 74 73 75 11 include/linux/mm.h:376 (set (reg:SI 142 [ D.25970 ])
        (mem/v:SI (reg/f:SI 140 [ D.25979 ]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 75 74 76 11 arch/arm/mm/init.c:119 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 142 [ D.25970 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 76 75 77 11 arch/arm/mm/init.c:119 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 81)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 11 -> ( 12 13)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 144 146 147 148 149 150 151 152 153 154 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 144 146 147 148 149 150 151 152 153 154 155
;; rd  out 	(60)
16, 31, 40, 49, 50, 59, 60, 150, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016


;; Succ edge  12 [50.0%]  (fallthru)
;; Succ edge  13 [50.0%] 

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u92(11){ }u93(13){ }u94(25){ }u95(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153
;; lr  def 	 153
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155
;; live  gen 	 153
;; live  kill	
;; rd  in  	(60)
16, 31, 40, 49, 50, 59, 60, 150, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016
;; rd  gen 	(1)
996
;; rd  kill	(2)
995, 996

;; Pred edge  11 [50.0%]  (fallthru)
(note 77 76 78 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 78 77 81 12 arch/arm/mm/init.c:120 (set (reg/v:SI 153 [ free ])
        (plus:SI (reg/v:SI 153 [ free ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))
;; End of basic block 12 -> ( 17)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155
;; rd  out 	(59)
16, 31, 40, 49, 50, 59, 60, 150, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 994, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016


;; Succ edge  17 [100.0%]  (fallthru)

;; Start of basic block ( 11) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u97(11){ }u98(13){ }u99(25){ }u100(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 144 146 147 148 149 150 151 152 153 154 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; lr  def 	 24 [cc] 138 172
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 144 146 147 148 149 150 151 152 153 154 155
;; live  gen 	 24 [cc] 138 172
;; live  kill	
;; rd  in  	(60)
16, 31, 40, 49, 50, 59, 60, 150, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016
;; rd  gen 	(3)
149, 974, 1015
;; rd  kill	(17)
141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 974, 1015

;; Pred edge  11 [50.0%] 
(code_label 81 78 82 13 107 "" [1 uses])

(note 82 81 83 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 83 82 84 13 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 138 [ D.25991 ])
        (mem/v:SI (reg/f:SI 144 [ D.25950 ]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 84 83 85 13 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 172)
        (and:SI (reg:SI 138 [ D.25991 ])
            (const_int 32768 [0x8000]))) 67 {*arm_andsi3_insn} (nil))

(insn 85 84 86 13 include/asm-generic/bitops/non-atomic.h:105 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 172)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 86 85 87 13 include/asm-generic/bitops/non-atomic.h:105 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 91)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 13 -> ( 15 14)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155
;; rd  out 	(60)
16, 31, 40, 49, 50, 59, 60, 149, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016


;; Succ edge  15 [0.0%] 
;; Succ edge  14 [100.0%]  (fallthru)

;; Start of basic block ( 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u105(11){ }u106(13){ }u107(25){ }u108(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155
;; live  gen 	 133
;; live  kill	
;; rd  in  	(60)
16, 31, 40, 49, 50, 59, 60, 149, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016
;; rd  gen 	(1)
967
;; rd  kill	(2)
966, 967

;; Pred edge  13 [100.0%]  (fallthru)
(note 87 86 88 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 88 87 91 14 include/linux/mm.h:356 (set (reg/v/f:SI 133 [ page.963 ])
        (reg/v/f:SI 147 [ page ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 14 -> ( 16)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 146 147 148 149 150 151 152 153 154 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 146 147 148 149 150 151 152 153 154 155
;; rd  out 	(59)
16, 31, 40, 49, 50, 59, 60, 149, 156, 157, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016


;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 13) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u110(11){ }u111(13){ }u112(25){ }u113(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155
;; live  gen 	 133
;; live  kill	
;; rd  in  	(60)
16, 31, 40, 49, 50, 59, 60, 149, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016
;; rd  gen 	(1)
966
;; rd  kill	(2)
966, 967

;; Pred edge  13 [0.0%] 
(code_label 91 88 92 15 108 "" [1 uses])

(note 92 91 93 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 93 92 94 15 include/linux/mm.h:355 (set (reg/v/f:SI 133 [ page.963 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 147 [ page ])
                (const_int 28 [0x1c])) [0 <variable>.D.8040.first_page+0 S4 A32])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 15 -> ( 16)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 146 147 148 149 150 151 152 153 154 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 146 147 148 149 150 151 152 153 154 155
;; rd  out 	(59)
16, 31, 40, 49, 50, 59, 60, 149, 156, 157, 966, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016


;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 14 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u115(11){ }u116(13){ }u117(25){ }u118(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 146 147 148 149 150 151 152 153 154 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 150
;; lr  def 	 137 139 150 173
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 146 147 148 149 150 151 152 153 154 155
;; live  gen 	 137 139 150 173
;; live  kill	
;; rd  in  	(60)
16, 31, 40, 49, 50, 59, 60, 149, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016
;; rd  gen 	(4)
973, 975, 990, 1016
;; rd  kill	(5)
973, 975, 989, 990, 1016

;; Pred edge  14 [100.0%]  (fallthru)
;; Pred edge  15 [100.0%]  (fallthru)
(code_label 94 93 95 16 109 "" [0 uses])

(note 95 94 96 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 96 95 97 16 include/linux/mm.h:376 (set (reg/f:SI 137 [ D.25996 ])
        (plus:SI (reg/v/f:SI 133 [ page.963 ])
            (const_int 16 [0x10]))) 4 {*arm_addsi3} (nil))

(insn 97 96 98 16 include/linux/mm.h:376 (set (reg:SI 139 [ D.25987 ])
        (mem/v:SI (reg/f:SI 137 [ D.25996 ]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 98 97 99 16 arch/arm/mm/init.c:122 (set (reg:SI 173)
        (plus:SI (reg:SI 139 [ D.25987 ])
            (const_int -1 [0xffffffffffffffff]))) 4 {*arm_addsi3} (nil))

(insn 99 98 100 16 arch/arm/mm/init.c:122 (set (reg/v:SI 150 [ shared ])
        (plus:SI (reg/v:SI 150 [ shared ])
            (reg:SI 173))) 4 {*arm_addsi3} (nil))
;; End of basic block 16 -> ( 17)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155
;; rd  out 	(59)
16, 31, 40, 49, 50, 59, 60, 149, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 990, 991, 992, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016


;; Succ edge  17 [100.0%]  (fallthru)

;; Start of basic block ( 5 16 7 12) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u124(11){ }u125(13){ }u126(25){ }u127(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147
;; lr  def 	 24 [cc] 147
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155
;; live  gen 	 24 [cc] 147
;; live  kill	
;; rd  in  	(63)
16, 31, 40, 49, 50, 59, 60, 149, 150, 152, 153, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016
;; rd  gen 	(2)
148, 983
;; rd  kill	(17)
141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 983, 984

;; Pred edge  5 [100.0%]  (fallthru)
;; Pred edge  16 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%]  (fallthru)
;; Pred edge  12 [100.0%]  (fallthru)
(code_label 100 99 101 17 103 "" [0 uses])

(note 101 100 102 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 102 101 104 17 arch/arm/mm/init.c:123 (set (reg/v/f:SI 147 [ page ])
        (plus:SI (reg/v/f:SI 147 [ page ])
            (const_int 32 [0x20]))) 4 {*arm_addsi3} (nil))

(insn 104 102 105 17 arch/arm/mm/init.c:124 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 147 [ page ])
            (reg/v/f:SI 146 [ end ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 105 104 106 17 arch/arm/mm/init.c:124 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 103)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 8600 [0x2198])
        (nil)))
;; End of basic block 17 -> ( 4 18)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155
;; rd  out 	(59)
16, 31, 40, 49, 50, 59, 60, 148, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 985, 986, 987, 988, 989, 990, 991, 992, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016


;; Succ edge  4 [86.0%]  (dfs_back)
;; Succ edge  18 [14.0%]  (fallthru)

;; Start of basic block ( 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u132(11){ }u133(13){ }u134(25){ }u135(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 148 149 150 151 152 153 154 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 148
;; lr  def 	 136 148
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 148 149 150 151 152 153 154 155
;; live  gen 	 136 148
;; live  kill	
;; rd  in  	(59)
16, 31, 40, 49, 50, 59, 60, 148, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 985, 986, 987, 988, 989, 990, 991, 992, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016
;; rd  gen 	(2)
971, 986
;; rd  kill	(4)
971, 972, 985, 986

;; Pred edge  17 [14.0%]  (fallthru)
(note 106 105 107 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 107 106 108 18 arch/arm/mm/init.c:100 (set (reg/v:SI 148 [ i ])
        (plus:SI (reg/v:SI 148 [ i ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 108 107 109 18 arch/arm/mm/init.c:100 (set (reg:SI 136 [ ivtmp.959 ])
        (plus:SI (reg:SI 136 [ ivtmp.959 ])
            (const_int 12 [0xc]))) 4 {*arm_addsi3} (nil))
;; End of basic block 18 -> ( 19)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 148 149 150 151 152 153 154 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 148 149 150 151 152 153 154 155
;; rd  out 	(57)
16, 31, 40, 49, 50, 59, 60, 148, 156, 157, 966, 967, 968, 969, 970, 971, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 986, 987, 988, 989, 990, 991, 992, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016


;; Succ edge  19 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 2 18) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u138(11){ }u139(13){ }u140(25){ }u141(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 148 149 150 151 152 153 154 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 154
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 148 149 150 151 152 153 154 155
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(60)
16, 31, 40, 49, 50, 59, 60, 148, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016
;; rd  gen 	(1)
147
;; rd  kill	(15)
141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155

;; Pred edge  2 [100.0%]  (fallthru)
;; Pred edge  18 [100.0%]  (fallthru,dfs_back)
(code_label 109 108 110 19 101 "" [0 uses])

(note 110 109 112 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 112 110 113 19 arch/arm/mm/init.c:100 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 148 [ i ])
            (reg:SI 154 [ D.25004 ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 113 112 114 19 arch/arm/mm/init.c:100 discrim 1 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 111)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil)))
;; End of basic block 19 -> ( 3 20)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 148 149 150 151 152 153 154 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 148 149 150 151 152 153 154 155
;; rd  out 	(60)
16, 31, 40, 49, 50, 59, 60, 147, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016


;; Succ edge  3 [91.0%] 
;; Succ edge  20 [9.0%]  (fallthru)

;; Start of basic block ( 19) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u145(11){ }u146(13){ }u147(25){ }u148(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 151 152 153
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 151 152 153
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 174 175 176 177 178 179
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 151 152 153
;; live  gen 	 0 [r0] 1 [r1] 174 175 176 177 178 179
;; live  kill	 14 [lr]
;; rd  in  	(60)
16, 31, 40, 49, 50, 59, 60, 147, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016
;; rd  gen 	(7)
0, 1017, 1018, 1019, 1020, 1021, 1022
;; rd  kill	(31)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 61, 62, 63, 64, 65, 66, 67, 68, 1017, 1018, 1019, 1020, 1021, 1022

;; Pred edge  19 [9.0%]  (fallthru)
(note 114 113 115 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 115 114 116 20 arch/arm/mm/init.c:127 (set (reg/f:SI 174)
        (symbol_ref/v/f:SI ("*.LC12") [flags 0x82] <string_cst 0x11769900>)) 167 {*arm_movsi_insn} (nil))

(insn 116 115 117 20 arch/arm/mm/init.c:127 (set (reg:SI 0 r0)
        (reg/f:SI 174)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC12") [flags 0x82] <string_cst 0x11769900>)
        (nil)))

(insn 117 116 118 20 arch/arm/mm/init.c:127 (set (reg:SI 1 r1)
        (reg/v:SI 152 [ total ])) 167 {*arm_movsi_insn} (nil))

(call_insn 118 117 119 20 arch/arm/mm/init.c:127 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 119 118 120 20 arch/arm/mm/init.c:128 (set (reg/f:SI 175)
        (symbol_ref/v/f:SI ("*.LC13") [flags 0x82] <string_cst 0x11769b70>)) 167 {*arm_movsi_insn} (nil))

(insn 120 119 121 20 arch/arm/mm/init.c:128 (set (reg:SI 0 r0)
        (reg/f:SI 175)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC13") [flags 0x82] <string_cst 0x11769b70>)
        (nil)))

(insn 121 120 122 20 arch/arm/mm/init.c:128 (set (reg:SI 1 r1)
        (reg/v:SI 153 [ free ])) 167 {*arm_movsi_insn} (nil))

(call_insn 122 121 123 20 arch/arm/mm/init.c:128 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 123 122 124 20 arch/arm/mm/init.c:129 (set (reg/f:SI 176)
        (symbol_ref/v/f:SI ("*.LC14") [flags 0x82] <string_cst 0x11769ed0>)) 167 {*arm_movsi_insn} (nil))

(insn 124 123 125 20 arch/arm/mm/init.c:129 (set (reg:SI 0 r0)
        (reg/f:SI 176)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC14") [flags 0x82] <string_cst 0x11769ed0>)
        (nil)))

(insn 125 124 126 20 arch/arm/mm/init.c:129 (set (reg:SI 1 r1)
        (reg/v:SI 151 [ reserved ])) 167 {*arm_movsi_insn} (nil))

(call_insn 126 125 127 20 arch/arm/mm/init.c:129 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 127 126 128 20 arch/arm/mm/init.c:130 (set (reg/f:SI 177)
        (symbol_ref/v/f:SI ("*.LC15") [flags 0x82] <string_cst 0x11765930>)) 167 {*arm_movsi_insn} (nil))

(insn 128 127 129 20 arch/arm/mm/init.c:130 (set (reg:SI 0 r0)
        (reg/f:SI 177)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC15") [flags 0x82] <string_cst 0x11765930>)
        (nil)))

(insn 129 128 130 20 arch/arm/mm/init.c:130 (set (reg:SI 1 r1)
        (reg/v:SI 149 [ slab ])) 167 {*arm_movsi_insn} (nil))

(call_insn 130 129 131 20 arch/arm/mm/init.c:130 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 131 130 132 20 arch/arm/mm/init.c:131 (set (reg/f:SI 178)
        (symbol_ref/v/f:SI ("*.LC16") [flags 0x82] <string_cst 0x1176c0c0>)) 167 {*arm_movsi_insn} (nil))

(insn 132 131 133 20 arch/arm/mm/init.c:131 (set (reg:SI 0 r0)
        (reg/f:SI 178)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC16") [flags 0x82] <string_cst 0x1176c0c0>)
        (nil)))

(insn 133 132 134 20 arch/arm/mm/init.c:131 (set (reg:SI 1 r1)
        (reg/v:SI 150 [ shared ])) 167 {*arm_movsi_insn} (nil))

(call_insn 134 133 135 20 arch/arm/mm/init.c:131 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 135 134 136 20 arch/arm/mm/init.c:132 (set (reg/f:SI 179)
        (symbol_ref/v/f:SI ("*.LC17") [flags 0x82] <string_cst 0x1176c1b0>)) 167 {*arm_movsi_insn} (nil))

(insn 136 135 137 20 arch/arm/mm/init.c:132 (set (reg:SI 0 r0)
        (reg/f:SI 179)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC17") [flags 0x82] <string_cst 0x1176c1b0>)
        (nil)))

(insn 137 136 138 20 arch/arm/mm/init.c:132 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn/j 138 137 0 20 arch/arm/mm/init.c:132 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 20 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(66)
0, 31, 40, 49, 50, 59, 60, 147, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

starting the processing of deferred insns
ending the processing of deferred insns
