# project-nandtestris-part-1-project03
project-03

# âœ… **README.md (Ready to Copy)**

```
# ðŸ§  Nand2Tetris â€“ Project 3: Sequential Logic (Memory)

This repository contains the full HDL implementation of **Project 3** from the
Nand2Tetris course: _"The Elements of Computing Systems"_.

Project 3 focuses on building **sequential logic** using the primitive `DFF`.
The goal is to construct the memory hierarchy required for the Hack Computer.

---

## ðŸ“‚ Included Chips

### âœ” 1-bit & Register-level Memory
- `Bit.hdl` â€” Single 1-bit storage cell  
- `Register.hdl` â€” 16-bit register  

### âœ” RAM Components
- `RAM8.hdl`  
- `RAM64.hdl`  
- `RAM512.hdl`  
- `RAM4K.hdl`  
- `RAM16K.hdl` â€” Full 16K memory module used in Hack computer  

### âœ” Program Counter
- `PC.hdl` â€” Handles increments, loading, and reset signals  

---

## ðŸ§ª Test Status

All components:
- âœ” Pass official **Hardware Simulator** tests  
- âœ” Conform to Nand2Tetris spec  
- âœ” Use only allowed chips from previous projects  

---

## ðŸš€ Project Objective

This project teaches the fundamentals of:
- Sequential circuits  
- State, clocks, and flip-flops  
- Building memory hierarchies  
- Program counter operation  

By the end of this project, you complete the **entire memory subsystem** of the Hack Computer.

---

## ðŸ“¦ Repository Structure

```

project-3/
â”‚
â”œâ”€â”€ Bit.hdl
â”œâ”€â”€ Register.hdl
â”œâ”€â”€ RAM8.hdl
â”œâ”€â”€ RAM64.hdl
â”œâ”€â”€ RAM512.hdl
â”œâ”€â”€ RAM4K.hdl
â”œâ”€â”€ RAM16K.hdl
â”œâ”€â”€ PC.hdl
â”‚
â”œâ”€â”€ README.md
â”œâ”€â”€ LICENSE
â””â”€â”€ .gitignore

```

---

## ðŸ“˜ References

- Nand2Tetris Official Website: https://www.nand2tetris.org  
- *The Elements of Computing Systems* â€“ Chapter 3  
- Hardware Simulator Guide  
- Project 3 Specification (Sequential Logic)  

---

## ðŸ™Œ Credits

Created by Aravind Kumar GS (Meenakshi College of Engineering)  
Guided by Nand2Tetris curriculum.

---

```

---

# âœ… **LICENSE (MIT License)**

```
MIT License

Copyright (c) 2025 

Permission is hereby granted, free of charge, to any person obtaining a copy
of this software and associated documentation files (the "Software"), to deal
in the Software without restriction, including without limitation the rights
to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
copies of the Software, and to permit persons to whom the Software is
furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in
all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
THE SOFTWARE.
```

---

# âœ… **GitHub Release Description (Ready to copy)**

```
# ðŸ“¦ Project 3 â€“ Sequential Logic (Memory) | Nand2Tetris

This release contains the complete HDL implementation for **Project 3** of the
Nand2Tetris course.

## Included HDL Chips
- Bit.hdl  
- Register.hdl  
- RAM8.hdl  
- RAM64.hdl  
- RAM512.hdl  
- RAM4K.hdl  
- RAM16K.hdl  
- PC.hdl  

## Test Status
âœ” Fully passes all official tests  
âœ” Compatible with Nand2Tetris Hardware Simulator  
âœ” Uses only permitted chips  

## Upload Instructions
Attach the ZIP file containing all HDL files:
- **project3-hdl.zip**

## References
Nand2Tetris â€“ https://www.nand2tetris.org  
The Elements of Computing Systems â€“ Chapter 3  
