Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Aug  6 17:07:18 2020
| Host         : PCMICRO-9VEV7P1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file hs_dual_da_timing_summary_routed.rpt -pb hs_dual_da_timing_summary_routed.pb -rpx hs_dual_da_timing_summary_routed.rpx -warn_on_violation
| Design       : hs_dual_da
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.351        0.000                      0                   42        0.072        0.000                      0                   42        3.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk               {0.000 10.000}       20.000          50.000          
  clk_out1_clk_wiz_0  {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                 7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        5.351        0.000                      0                   42        0.072        0.000                      0                   42        3.500        0.000                       0                    25  
  clkfbout_clk_wiz_0                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.351ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.351ns  (required time - arrival time)
  Source:                 u_da_wave_send/freq_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_da_wave_send/rd_addr_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.351ns  (logic 0.868ns (36.914%)  route 1.483ns (63.086%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.996ns = ( 7.004 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.374    -0.549    u_da_wave_send/clk_out1
    SLICE_X51Y5          FDCE                                         r  u_da_wave_send/freq_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y5          FDCE (Prop_fdce_C_Q)         0.348    -0.201 f  u_da_wave_send/freq_cnt_reg[9]/Q
                         net (fo=2, routed)           0.562     0.361    u_da_wave_send/freq_cnt[9]
    SLICE_X51Y5          LUT4 (Prop_lut4_I0_O)        0.253     0.614 f  u_da_wave_send/freq_cnt[2]_i_2/O
                         net (fo=3, routed)           0.518     1.132    u_da_wave_send/freq_cnt[2]_i_2_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I2_O)        0.267     1.399 r  u_da_wave_send/rd_addr[9]_i_1/O
                         net (fo=11, routed)          0.404     1.802    u_da_wave_send/rd_addr_1
    SLICE_X48Y6          FDCE                                         r  u_da_wave_send/rd_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.369    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     4.312 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     5.665    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.742 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.263     7.004    u_da_wave_send/clk_out1
    SLICE_X48Y6          FDCE                                         r  u_da_wave_send/rd_addr_reg[0]/C
                         clock pessimism              0.402     7.406    
                         clock uncertainty           -0.085     7.321    
    SLICE_X48Y6          FDCE (Setup_fdce_C_CE)      -0.168     7.153    u_da_wave_send/rd_addr_reg[0]
  -------------------------------------------------------------------
                         required time                          7.153    
                         arrival time                          -1.802    
  -------------------------------------------------------------------
                         slack                                  5.351    

Slack (MET) :             5.351ns  (required time - arrival time)
  Source:                 u_da_wave_send/freq_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_da_wave_send/rd_addr_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.351ns  (logic 0.868ns (36.914%)  route 1.483ns (63.086%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.996ns = ( 7.004 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.374    -0.549    u_da_wave_send/clk_out1
    SLICE_X51Y5          FDCE                                         r  u_da_wave_send/freq_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y5          FDCE (Prop_fdce_C_Q)         0.348    -0.201 f  u_da_wave_send/freq_cnt_reg[9]/Q
                         net (fo=2, routed)           0.562     0.361    u_da_wave_send/freq_cnt[9]
    SLICE_X51Y5          LUT4 (Prop_lut4_I0_O)        0.253     0.614 f  u_da_wave_send/freq_cnt[2]_i_2/O
                         net (fo=3, routed)           0.518     1.132    u_da_wave_send/freq_cnt[2]_i_2_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I2_O)        0.267     1.399 r  u_da_wave_send/rd_addr[9]_i_1/O
                         net (fo=11, routed)          0.404     1.802    u_da_wave_send/rd_addr_1
    SLICE_X48Y6          FDCE                                         r  u_da_wave_send/rd_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.369    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     4.312 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     5.665    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.742 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.263     7.004    u_da_wave_send/clk_out1
    SLICE_X48Y6          FDCE                                         r  u_da_wave_send/rd_addr_reg[1]/C
                         clock pessimism              0.402     7.406    
                         clock uncertainty           -0.085     7.321    
    SLICE_X48Y6          FDCE (Setup_fdce_C_CE)      -0.168     7.153    u_da_wave_send/rd_addr_reg[1]
  -------------------------------------------------------------------
                         required time                          7.153    
                         arrival time                          -1.802    
  -------------------------------------------------------------------
                         slack                                  5.351    

Slack (MET) :             5.351ns  (required time - arrival time)
  Source:                 u_da_wave_send/freq_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_da_wave_send/rd_addr_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.351ns  (logic 0.868ns (36.914%)  route 1.483ns (63.086%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.996ns = ( 7.004 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.374    -0.549    u_da_wave_send/clk_out1
    SLICE_X51Y5          FDCE                                         r  u_da_wave_send/freq_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y5          FDCE (Prop_fdce_C_Q)         0.348    -0.201 f  u_da_wave_send/freq_cnt_reg[9]/Q
                         net (fo=2, routed)           0.562     0.361    u_da_wave_send/freq_cnt[9]
    SLICE_X51Y5          LUT4 (Prop_lut4_I0_O)        0.253     0.614 f  u_da_wave_send/freq_cnt[2]_i_2/O
                         net (fo=3, routed)           0.518     1.132    u_da_wave_send/freq_cnt[2]_i_2_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I2_O)        0.267     1.399 r  u_da_wave_send/rd_addr[9]_i_1/O
                         net (fo=11, routed)          0.404     1.802    u_da_wave_send/rd_addr_1
    SLICE_X48Y6          FDCE                                         r  u_da_wave_send/rd_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.369    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     4.312 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     5.665    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.742 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.263     7.004    u_da_wave_send/clk_out1
    SLICE_X48Y6          FDCE                                         r  u_da_wave_send/rd_addr_reg[2]/C
                         clock pessimism              0.402     7.406    
                         clock uncertainty           -0.085     7.321    
    SLICE_X48Y6          FDCE (Setup_fdce_C_CE)      -0.168     7.153    u_da_wave_send/rd_addr_reg[2]
  -------------------------------------------------------------------
                         required time                          7.153    
                         arrival time                          -1.802    
  -------------------------------------------------------------------
                         slack                                  5.351    

Slack (MET) :             5.351ns  (required time - arrival time)
  Source:                 u_da_wave_send/freq_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_da_wave_send/rd_addr_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.351ns  (logic 0.868ns (36.914%)  route 1.483ns (63.086%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.996ns = ( 7.004 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.374    -0.549    u_da_wave_send/clk_out1
    SLICE_X51Y5          FDCE                                         r  u_da_wave_send/freq_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y5          FDCE (Prop_fdce_C_Q)         0.348    -0.201 f  u_da_wave_send/freq_cnt_reg[9]/Q
                         net (fo=2, routed)           0.562     0.361    u_da_wave_send/freq_cnt[9]
    SLICE_X51Y5          LUT4 (Prop_lut4_I0_O)        0.253     0.614 f  u_da_wave_send/freq_cnt[2]_i_2/O
                         net (fo=3, routed)           0.518     1.132    u_da_wave_send/freq_cnt[2]_i_2_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I2_O)        0.267     1.399 r  u_da_wave_send/rd_addr[9]_i_1/O
                         net (fo=11, routed)          0.404     1.802    u_da_wave_send/rd_addr_1
    SLICE_X48Y6          FDCE                                         r  u_da_wave_send/rd_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.369    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     4.312 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     5.665    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.742 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.263     7.004    u_da_wave_send/clk_out1
    SLICE_X48Y6          FDCE                                         r  u_da_wave_send/rd_addr_reg[3]/C
                         clock pessimism              0.402     7.406    
                         clock uncertainty           -0.085     7.321    
    SLICE_X48Y6          FDCE (Setup_fdce_C_CE)      -0.168     7.153    u_da_wave_send/rd_addr_reg[3]
  -------------------------------------------------------------------
                         required time                          7.153    
                         arrival time                          -1.802    
  -------------------------------------------------------------------
                         slack                                  5.351    

Slack (MET) :             5.351ns  (required time - arrival time)
  Source:                 u_da_wave_send/freq_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_da_wave_send/rd_addr_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.351ns  (logic 0.868ns (36.914%)  route 1.483ns (63.086%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.996ns = ( 7.004 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.374    -0.549    u_da_wave_send/clk_out1
    SLICE_X51Y5          FDCE                                         r  u_da_wave_send/freq_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y5          FDCE (Prop_fdce_C_Q)         0.348    -0.201 f  u_da_wave_send/freq_cnt_reg[9]/Q
                         net (fo=2, routed)           0.562     0.361    u_da_wave_send/freq_cnt[9]
    SLICE_X51Y5          LUT4 (Prop_lut4_I0_O)        0.253     0.614 f  u_da_wave_send/freq_cnt[2]_i_2/O
                         net (fo=3, routed)           0.518     1.132    u_da_wave_send/freq_cnt[2]_i_2_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I2_O)        0.267     1.399 r  u_da_wave_send/rd_addr[9]_i_1/O
                         net (fo=11, routed)          0.404     1.802    u_da_wave_send/rd_addr_1
    SLICE_X48Y6          FDCE                                         r  u_da_wave_send/rd_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.369    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     4.312 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     5.665    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.742 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.263     7.004    u_da_wave_send/clk_out1
    SLICE_X48Y6          FDCE                                         r  u_da_wave_send/rd_addr_reg[4]/C
                         clock pessimism              0.402     7.406    
                         clock uncertainty           -0.085     7.321    
    SLICE_X48Y6          FDCE (Setup_fdce_C_CE)      -0.168     7.153    u_da_wave_send/rd_addr_reg[4]
  -------------------------------------------------------------------
                         required time                          7.153    
                         arrival time                          -1.802    
  -------------------------------------------------------------------
                         slack                                  5.351    

Slack (MET) :             5.458ns  (required time - arrival time)
  Source:                 u_da_wave_send/freq_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_da_wave_send/rd_addr_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 0.868ns (38.671%)  route 1.377ns (61.329%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.996ns = ( 7.004 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.374    -0.549    u_da_wave_send/clk_out1
    SLICE_X51Y5          FDCE                                         r  u_da_wave_send/freq_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y5          FDCE (Prop_fdce_C_Q)         0.348    -0.201 f  u_da_wave_send/freq_cnt_reg[9]/Q
                         net (fo=2, routed)           0.562     0.361    u_da_wave_send/freq_cnt[9]
    SLICE_X51Y5          LUT4 (Prop_lut4_I0_O)        0.253     0.614 f  u_da_wave_send/freq_cnt[2]_i_2/O
                         net (fo=3, routed)           0.518     1.132    u_da_wave_send/freq_cnt[2]_i_2_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I2_O)        0.267     1.399 r  u_da_wave_send/rd_addr[9]_i_1/O
                         net (fo=11, routed)          0.297     1.696    u_da_wave_send/rd_addr_1
    SLICE_X48Y5          FDCE                                         r  u_da_wave_send/rd_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.369    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     4.312 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     5.665    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.742 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.263     7.004    u_da_wave_send/clk_out1
    SLICE_X48Y5          FDCE                                         r  u_da_wave_send/rd_addr_reg[5]/C
                         clock pessimism              0.402     7.406    
                         clock uncertainty           -0.085     7.321    
    SLICE_X48Y5          FDCE (Setup_fdce_C_CE)      -0.168     7.153    u_da_wave_send/rd_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          7.153    
                         arrival time                          -1.696    
  -------------------------------------------------------------------
                         slack                                  5.458    

Slack (MET) :             5.458ns  (required time - arrival time)
  Source:                 u_da_wave_send/freq_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_da_wave_send/rd_addr_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 0.868ns (38.671%)  route 1.377ns (61.329%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.996ns = ( 7.004 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.374    -0.549    u_da_wave_send/clk_out1
    SLICE_X51Y5          FDCE                                         r  u_da_wave_send/freq_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y5          FDCE (Prop_fdce_C_Q)         0.348    -0.201 f  u_da_wave_send/freq_cnt_reg[9]/Q
                         net (fo=2, routed)           0.562     0.361    u_da_wave_send/freq_cnt[9]
    SLICE_X51Y5          LUT4 (Prop_lut4_I0_O)        0.253     0.614 f  u_da_wave_send/freq_cnt[2]_i_2/O
                         net (fo=3, routed)           0.518     1.132    u_da_wave_send/freq_cnt[2]_i_2_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I2_O)        0.267     1.399 r  u_da_wave_send/rd_addr[9]_i_1/O
                         net (fo=11, routed)          0.297     1.696    u_da_wave_send/rd_addr_1
    SLICE_X48Y5          FDCE                                         r  u_da_wave_send/rd_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.369    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     4.312 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     5.665    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.742 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.263     7.004    u_da_wave_send/clk_out1
    SLICE_X48Y5          FDCE                                         r  u_da_wave_send/rd_addr_reg[6]/C
                         clock pessimism              0.402     7.406    
                         clock uncertainty           -0.085     7.321    
    SLICE_X48Y5          FDCE (Setup_fdce_C_CE)      -0.168     7.153    u_da_wave_send/rd_addr_reg[6]
  -------------------------------------------------------------------
                         required time                          7.153    
                         arrival time                          -1.696    
  -------------------------------------------------------------------
                         slack                                  5.458    

Slack (MET) :             5.458ns  (required time - arrival time)
  Source:                 u_da_wave_send/freq_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_da_wave_send/rd_addr_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 0.868ns (38.671%)  route 1.377ns (61.329%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.996ns = ( 7.004 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.374    -0.549    u_da_wave_send/clk_out1
    SLICE_X51Y5          FDCE                                         r  u_da_wave_send/freq_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y5          FDCE (Prop_fdce_C_Q)         0.348    -0.201 f  u_da_wave_send/freq_cnt_reg[9]/Q
                         net (fo=2, routed)           0.562     0.361    u_da_wave_send/freq_cnt[9]
    SLICE_X51Y5          LUT4 (Prop_lut4_I0_O)        0.253     0.614 f  u_da_wave_send/freq_cnt[2]_i_2/O
                         net (fo=3, routed)           0.518     1.132    u_da_wave_send/freq_cnt[2]_i_2_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I2_O)        0.267     1.399 r  u_da_wave_send/rd_addr[9]_i_1/O
                         net (fo=11, routed)          0.297     1.696    u_da_wave_send/rd_addr_1
    SLICE_X48Y5          FDCE                                         r  u_da_wave_send/rd_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.369    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     4.312 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     5.665    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.742 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.263     7.004    u_da_wave_send/clk_out1
    SLICE_X48Y5          FDCE                                         r  u_da_wave_send/rd_addr_reg[7]/C
                         clock pessimism              0.402     7.406    
                         clock uncertainty           -0.085     7.321    
    SLICE_X48Y5          FDCE (Setup_fdce_C_CE)      -0.168     7.153    u_da_wave_send/rd_addr_reg[7]
  -------------------------------------------------------------------
                         required time                          7.153    
                         arrival time                          -1.696    
  -------------------------------------------------------------------
                         slack                                  5.458    

Slack (MET) :             5.458ns  (required time - arrival time)
  Source:                 u_da_wave_send/freq_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_da_wave_send/rd_addr_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 0.868ns (38.671%)  route 1.377ns (61.329%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.996ns = ( 7.004 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.374    -0.549    u_da_wave_send/clk_out1
    SLICE_X51Y5          FDCE                                         r  u_da_wave_send/freq_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y5          FDCE (Prop_fdce_C_Q)         0.348    -0.201 f  u_da_wave_send/freq_cnt_reg[9]/Q
                         net (fo=2, routed)           0.562     0.361    u_da_wave_send/freq_cnt[9]
    SLICE_X51Y5          LUT4 (Prop_lut4_I0_O)        0.253     0.614 f  u_da_wave_send/freq_cnt[2]_i_2/O
                         net (fo=3, routed)           0.518     1.132    u_da_wave_send/freq_cnt[2]_i_2_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I2_O)        0.267     1.399 r  u_da_wave_send/rd_addr[9]_i_1/O
                         net (fo=11, routed)          0.297     1.696    u_da_wave_send/rd_addr_1
    SLICE_X48Y5          FDCE                                         r  u_da_wave_send/rd_addr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.369    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     4.312 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     5.665    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.742 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.263     7.004    u_da_wave_send/clk_out1
    SLICE_X48Y5          FDCE                                         r  u_da_wave_send/rd_addr_reg[8]/C
                         clock pessimism              0.402     7.406    
                         clock uncertainty           -0.085     7.321    
    SLICE_X48Y5          FDCE (Setup_fdce_C_CE)      -0.168     7.153    u_da_wave_send/rd_addr_reg[8]
  -------------------------------------------------------------------
                         required time                          7.153    
                         arrival time                          -1.696    
  -------------------------------------------------------------------
                         slack                                  5.458    

Slack (MET) :             5.458ns  (required time - arrival time)
  Source:                 u_da_wave_send/freq_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_da_wave_send/rd_addr_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 0.868ns (38.671%)  route 1.377ns (61.329%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.996ns = ( 7.004 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.374    -0.549    u_da_wave_send/clk_out1
    SLICE_X51Y5          FDCE                                         r  u_da_wave_send/freq_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y5          FDCE (Prop_fdce_C_Q)         0.348    -0.201 f  u_da_wave_send/freq_cnt_reg[9]/Q
                         net (fo=2, routed)           0.562     0.361    u_da_wave_send/freq_cnt[9]
    SLICE_X51Y5          LUT4 (Prop_lut4_I0_O)        0.253     0.614 f  u_da_wave_send/freq_cnt[2]_i_2/O
                         net (fo=3, routed)           0.518     1.132    u_da_wave_send/freq_cnt[2]_i_2_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I2_O)        0.267     1.399 r  u_da_wave_send/rd_addr[9]_i_1/O
                         net (fo=11, routed)          0.297     1.696    u_da_wave_send/rd_addr_1
    SLICE_X48Y5          FDCE                                         r  u_da_wave_send/rd_addr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.369    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     4.312 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     5.665    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.742 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.263     7.004    u_da_wave_send/clk_out1
    SLICE_X48Y5          FDCE                                         r  u_da_wave_send/rd_addr_reg[9]/C
                         clock pessimism              0.402     7.406    
                         clock uncertainty           -0.085     7.321    
    SLICE_X48Y5          FDCE (Setup_fdce_C_CE)      -0.168     7.153    u_da_wave_send/rd_addr_reg[9]
  -------------------------------------------------------------------
                         required time                          7.153    
                         arrival time                          -1.696    
  -------------------------------------------------------------------
                         slack                                  5.458    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 u_da_wave_send/rd_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.631%)  route 0.168ns (54.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.566    -0.573    u_da_wave_send/clk_out1
    SLICE_X48Y6          FDCE                                         r  u_da_wave_send/rd_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  u_da_wave_send/rd_addr_reg[3]/Q
                         net (fo=5, routed)           0.168    -0.264    u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X1Y2          RAMB18E1                                     r  u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.873    -0.774    u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y2          RAMB18E1                                     r  u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.520    
    RAMB18_X1Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.337    u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 u_da_wave_send/rd_addr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.134%)  route 0.210ns (59.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.566    -0.573    u_da_wave_send/clk_out1
    SLICE_X48Y5          FDCE                                         r  u_da_wave_send/rd_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  u_da_wave_send/rd_addr_reg[8]/Q
                         net (fo=3, routed)           0.210    -0.222    u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X1Y2          RAMB18E1                                     r  u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.873    -0.774    u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y2          RAMB18E1                                     r  u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.520    
    RAMB18_X1Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.337    u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u_da_wave_send/rd_addr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.946%)  route 0.221ns (61.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.566    -0.573    u_da_wave_send/clk_out1
    SLICE_X48Y5          FDCE                                         r  u_da_wave_send/rd_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  u_da_wave_send/rd_addr_reg[6]/Q
                         net (fo=5, routed)           0.221    -0.211    u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X1Y2          RAMB18E1                                     r  u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.873    -0.774    u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y2          RAMB18E1                                     r  u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.520    
    RAMB18_X1Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.337    u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 u_da_wave_send/rd_addr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.449%)  route 0.226ns (61.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.566    -0.573    u_da_wave_send/clk_out1
    SLICE_X48Y5          FDCE                                         r  u_da_wave_send/rd_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  u_da_wave_send/rd_addr_reg[5]/Q
                         net (fo=3, routed)           0.226    -0.207    u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X1Y2          RAMB18E1                                     r  u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.873    -0.774    u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y2          RAMB18E1                                     r  u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.520    
    RAMB18_X1Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.337    u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 u_da_wave_send/rd_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.289%)  route 0.237ns (62.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.566    -0.573    u_da_wave_send/clk_out1
    SLICE_X48Y6          FDCE                                         r  u_da_wave_send/rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  u_da_wave_send/rd_addr_reg[0]/Q
                         net (fo=8, routed)           0.237    -0.195    u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X1Y2          RAMB18E1                                     r  u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.873    -0.774    u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y2          RAMB18E1                                     r  u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.520    
    RAMB18_X1Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.337    u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 u_da_wave_send/rd_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.911%)  route 0.241ns (63.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.566    -0.573    u_da_wave_send/clk_out1
    SLICE_X48Y6          FDCE                                         r  u_da_wave_send/rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  u_da_wave_send/rd_addr_reg[1]/Q
                         net (fo=7, routed)           0.241    -0.191    u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X1Y2          RAMB18E1                                     r  u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.873    -0.774    u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y2          RAMB18E1                                     r  u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.520    
    RAMB18_X1Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.337    u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 u_da_wave_send/rd_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.128ns (36.764%)  route 0.220ns (63.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.566    -0.573    u_da_wave_send/clk_out1
    SLICE_X48Y6          FDCE                                         r  u_da_wave_send/rd_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y6          FDCE (Prop_fdce_C_Q)         0.128    -0.445 r  u_da_wave_send/rd_addr_reg[4]/Q
                         net (fo=4, routed)           0.220    -0.225    u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X1Y2          RAMB18E1                                     r  u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.873    -0.774    u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y2          RAMB18E1                                     r  u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.520    
    RAMB18_X1Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.130    -0.390    u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 u_da_wave_send/rd_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.602%)  route 0.222ns (63.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.566    -0.573    u_da_wave_send/clk_out1
    SLICE_X48Y6          FDCE                                         r  u_da_wave_send/rd_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y6          FDCE (Prop_fdce_C_Q)         0.128    -0.445 r  u_da_wave_send/rd_addr_reg[2]/Q
                         net (fo=6, routed)           0.222    -0.224    u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X1Y2          RAMB18E1                                     r  u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.873    -0.774    u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y2          RAMB18E1                                     r  u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.520    
    RAMB18_X1Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.129    -0.391    u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 u_da_wave_send/rd_addr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.533%)  route 0.222ns (63.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.566    -0.573    u_da_wave_send/clk_out1
    SLICE_X48Y5          FDCE                                         r  u_da_wave_send/rd_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y5          FDCE (Prop_fdce_C_Q)         0.128    -0.445 r  u_da_wave_send/rd_addr_reg[7]/Q
                         net (fo=4, routed)           0.222    -0.223    u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X1Y2          RAMB18E1                                     r  u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.873    -0.774    u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y2          RAMB18E1                                     r  u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.520    
    RAMB18_X1Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.129    -0.391    u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 u_da_wave_send/rd_addr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.397%)  route 0.224ns (63.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.566    -0.573    u_da_wave_send/clk_out1
    SLICE_X48Y5          FDCE                                         r  u_da_wave_send/rd_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y5          FDCE (Prop_fdce_C_Q)         0.128    -0.445 r  u_da_wave_send/rd_addr_reg[9]/Q
                         net (fo=2, routed)           0.224    -0.222    u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB18_X1Y2          RAMB18E1                                     r  u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.873    -0.774    u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y2          RAMB18E1                                     r  u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.520    
    RAMB18_X1Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.130    -0.390    u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB18_X1Y2      u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB18_X1Y2      u_rom_1024x10b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y0    u_clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X50Y5      u_da_wave_send/freq_cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X49Y5      u_da_wave_send/freq_cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X49Y5      u_da_wave_send/freq_cnt_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X50Y5      u_da_wave_send/freq_cnt_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X50Y5      u_da_wave_send/freq_cnt_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X50Y5      u_da_wave_send/freq_cnt_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X50Y5      u_da_wave_send/freq_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X50Y5      u_da_wave_send/freq_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X49Y5      u_da_wave_send/freq_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X49Y5      u_da_wave_send/freq_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X50Y5      u_da_wave_send/freq_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X50Y5      u_da_wave_send/freq_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X50Y5      u_da_wave_send/freq_cnt_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X50Y5      u_da_wave_send/freq_cnt_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X50Y5      u_da_wave_send/freq_cnt_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X50Y5      u_da_wave_send/freq_cnt_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X50Y5      u_da_wave_send/freq_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X50Y5      u_da_wave_send/freq_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X49Y5      u_da_wave_send/freq_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X49Y5      u_da_wave_send/freq_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X49Y5      u_da_wave_send/freq_cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X49Y5      u_da_wave_send/freq_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X50Y5      u_da_wave_send/freq_cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X50Y5      u_da_wave_send/freq_cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X50Y5      u_da_wave_send/freq_cnt_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X50Y5      u_da_wave_send/freq_cnt_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y1    u_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



