

================================================================
== Vitis HLS Report for 'ma'
================================================================
* Date:           Mon Aug 29 02:00:09 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        MA_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.224 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.22>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i13 0"   --->   Operation 3 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1"   --->   Operation 4 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 5 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specreset_ln0 = specreset void @_ssdm_op_SpecReset, i6 %j, i64 1, void @empty_1"   --->   Operation 7 'specreset' 'specreset_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specreset_ln0 = specreset void @_ssdm_op_SpecReset, i26 %accum, i64 1, void @empty_1"   --->   Operation 8 'specreset' 'specreset_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i13 %sample"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %sample, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sample_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %sample" [MA_HLS/ma.cpp:23]   --->   Operation 11 'read' 'sample_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%memory_V_1_load = load i13 %memory_V_1" [MA_HLS/ma.cpp:11]   --->   Operation 12 'load' 'memory_V_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%memory_V_2_load = load i13 %memory_V_2" [MA_HLS/ma.cpp:11]   --->   Operation 13 'load' 'memory_V_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%store_ln11 = store i13 %memory_V_2_load, i13 %memory_V_1" [MA_HLS/ma.cpp:11]   --->   Operation 14 'store' 'store_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%memory_V_3_load = load i13 %memory_V_3" [MA_HLS/ma.cpp:11]   --->   Operation 15 'load' 'memory_V_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%store_ln11 = store i13 %memory_V_3_load, i13 %memory_V_2" [MA_HLS/ma.cpp:11]   --->   Operation 16 'store' 'store_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%memory_V_4_load = load i13 %memory_V_4" [MA_HLS/ma.cpp:11]   --->   Operation 17 'load' 'memory_V_4_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%store_ln11 = store i13 %memory_V_4_load, i13 %memory_V_3" [MA_HLS/ma.cpp:11]   --->   Operation 18 'store' 'store_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%memory_V_5_load = load i13 %memory_V_5" [MA_HLS/ma.cpp:11]   --->   Operation 19 'load' 'memory_V_5_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%store_ln11 = store i13 %memory_V_5_load, i13 %memory_V_4" [MA_HLS/ma.cpp:11]   --->   Operation 20 'store' 'store_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%memory_V_6_load = load i13 %memory_V_6" [MA_HLS/ma.cpp:11]   --->   Operation 21 'load' 'memory_V_6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%store_ln11 = store i13 %memory_V_6_load, i13 %memory_V_5" [MA_HLS/ma.cpp:11]   --->   Operation 22 'store' 'store_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%memory_V_7_load = load i13 %memory_V_7" [MA_HLS/ma.cpp:11]   --->   Operation 23 'load' 'memory_V_7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%store_ln11 = store i13 %memory_V_7_load, i13 %memory_V_6" [MA_HLS/ma.cpp:11]   --->   Operation 24 'store' 'store_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%memory_V_8_load = load i13 %memory_V_8" [MA_HLS/ma.cpp:11]   --->   Operation 25 'load' 'memory_V_8_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%store_ln11 = store i13 %memory_V_8_load, i13 %memory_V_7" [MA_HLS/ma.cpp:11]   --->   Operation 26 'store' 'store_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%memory_V_9_load = load i13 %memory_V_9" [MA_HLS/ma.cpp:11]   --->   Operation 27 'load' 'memory_V_9_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%store_ln11 = store i13 %memory_V_9_load, i13 %memory_V_8" [MA_HLS/ma.cpp:11]   --->   Operation 28 'store' 'store_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%memory_V_10_load = load i13 %memory_V_10" [MA_HLS/ma.cpp:11]   --->   Operation 29 'load' 'memory_V_10_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%store_ln11 = store i13 %memory_V_10_load, i13 %memory_V_9" [MA_HLS/ma.cpp:11]   --->   Operation 30 'store' 'store_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%memory_V_11_load = load i13 %memory_V_11" [MA_HLS/ma.cpp:11]   --->   Operation 31 'load' 'memory_V_11_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%store_ln11 = store i13 %memory_V_11_load, i13 %memory_V_10" [MA_HLS/ma.cpp:11]   --->   Operation 32 'store' 'store_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%memory_V_12_load = load i13 %memory_V_12" [MA_HLS/ma.cpp:11]   --->   Operation 33 'load' 'memory_V_12_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%store_ln11 = store i13 %memory_V_12_load, i13 %memory_V_11" [MA_HLS/ma.cpp:11]   --->   Operation 34 'store' 'store_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%memory_V_13_load = load i13 %memory_V_13" [MA_HLS/ma.cpp:11]   --->   Operation 35 'load' 'memory_V_13_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%store_ln11 = store i13 %memory_V_13_load, i13 %memory_V_12" [MA_HLS/ma.cpp:11]   --->   Operation 36 'store' 'store_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%memory_V_14_load = load i13 %memory_V_14" [MA_HLS/ma.cpp:11]   --->   Operation 37 'load' 'memory_V_14_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%store_ln11 = store i13 %memory_V_14_load, i13 %memory_V_13" [MA_HLS/ma.cpp:11]   --->   Operation 38 'store' 'store_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%memory_V_15_load = load i13 %memory_V_15" [MA_HLS/ma.cpp:11]   --->   Operation 39 'load' 'memory_V_15_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%store_ln11 = store i13 %memory_V_15_load, i13 %memory_V_14" [MA_HLS/ma.cpp:11]   --->   Operation 40 'store' 'store_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%memory_V_16_load = load i13 %memory_V_16" [MA_HLS/ma.cpp:11]   --->   Operation 41 'load' 'memory_V_16_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%store_ln11 = store i13 %memory_V_16_load, i13 %memory_V_15" [MA_HLS/ma.cpp:11]   --->   Operation 42 'store' 'store_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%memory_V_17_load = load i13 %memory_V_17" [MA_HLS/ma.cpp:11]   --->   Operation 43 'load' 'memory_V_17_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%store_ln11 = store i13 %memory_V_17_load, i13 %memory_V_16" [MA_HLS/ma.cpp:11]   --->   Operation 44 'store' 'store_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%memory_V_18_load = load i13 %memory_V_18" [MA_HLS/ma.cpp:11]   --->   Operation 45 'load' 'memory_V_18_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%store_ln11 = store i13 %memory_V_18_load, i13 %memory_V_17" [MA_HLS/ma.cpp:11]   --->   Operation 46 'store' 'store_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%memory_V_19_load = load i13 %memory_V_19" [MA_HLS/ma.cpp:11]   --->   Operation 47 'load' 'memory_V_19_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%store_ln11 = store i13 %memory_V_19_load, i13 %memory_V_18" [MA_HLS/ma.cpp:11]   --->   Operation 48 'store' 'store_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%memory_V_20_load = load i13 %memory_V_20" [MA_HLS/ma.cpp:11]   --->   Operation 49 'load' 'memory_V_20_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%store_ln11 = store i13 %memory_V_20_load, i13 %memory_V_19" [MA_HLS/ma.cpp:11]   --->   Operation 50 'store' 'store_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%memory_V_21_load = load i13 %memory_V_21" [MA_HLS/ma.cpp:11]   --->   Operation 51 'load' 'memory_V_21_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%store_ln11 = store i13 %memory_V_21_load, i13 %memory_V_20" [MA_HLS/ma.cpp:11]   --->   Operation 52 'store' 'store_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%memory_V_22_load = load i13 %memory_V_22" [MA_HLS/ma.cpp:11]   --->   Operation 53 'load' 'memory_V_22_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%store_ln11 = store i13 %memory_V_22_load, i13 %memory_V_21" [MA_HLS/ma.cpp:11]   --->   Operation 54 'store' 'store_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%memory_V_23_load = load i13 %memory_V_23" [MA_HLS/ma.cpp:11]   --->   Operation 55 'load' 'memory_V_23_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%store_ln11 = store i13 %memory_V_23_load, i13 %memory_V_22" [MA_HLS/ma.cpp:11]   --->   Operation 56 'store' 'store_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%memory_V_24_load = load i13 %memory_V_24" [MA_HLS/ma.cpp:11]   --->   Operation 57 'load' 'memory_V_24_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%store_ln11 = store i13 %memory_V_24_load, i13 %memory_V_23" [MA_HLS/ma.cpp:11]   --->   Operation 58 'store' 'store_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%memory_V_25_load = load i13 %memory_V_25" [MA_HLS/ma.cpp:11]   --->   Operation 59 'load' 'memory_V_25_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%store_ln11 = store i13 %memory_V_25_load, i13 %memory_V_24" [MA_HLS/ma.cpp:11]   --->   Operation 60 'store' 'store_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%memory_V_26_load = load i13 %memory_V_26" [MA_HLS/ma.cpp:11]   --->   Operation 61 'load' 'memory_V_26_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%store_ln11 = store i13 %memory_V_26_load, i13 %memory_V_25" [MA_HLS/ma.cpp:11]   --->   Operation 62 'store' 'store_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%memory_V_27_load = load i13 %memory_V_27" [MA_HLS/ma.cpp:11]   --->   Operation 63 'load' 'memory_V_27_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%store_ln11 = store i13 %memory_V_27_load, i13 %memory_V_26" [MA_HLS/ma.cpp:11]   --->   Operation 64 'store' 'store_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%memory_V_28_load = load i13 %memory_V_28" [MA_HLS/ma.cpp:11]   --->   Operation 65 'load' 'memory_V_28_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%store_ln11 = store i13 %memory_V_28_load, i13 %memory_V_27" [MA_HLS/ma.cpp:11]   --->   Operation 66 'store' 'store_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%memory_V_29_load = load i13 %memory_V_29" [MA_HLS/ma.cpp:11]   --->   Operation 67 'load' 'memory_V_29_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%store_ln11 = store i13 %memory_V_29_load, i13 %memory_V_28" [MA_HLS/ma.cpp:11]   --->   Operation 68 'store' 'store_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%memory_V_30_load = load i13 %memory_V_30" [MA_HLS/ma.cpp:11]   --->   Operation 69 'load' 'memory_V_30_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%store_ln11 = store i13 %memory_V_30_load, i13 %memory_V_29" [MA_HLS/ma.cpp:11]   --->   Operation 70 'store' 'store_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%memory_V_31_load = load i13 %memory_V_31" [MA_HLS/ma.cpp:11]   --->   Operation 71 'load' 'memory_V_31_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%store_ln11 = store i13 %memory_V_31_load, i13 %memory_V_30" [MA_HLS/ma.cpp:11]   --->   Operation 72 'store' 'store_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%memory_V_32_load = load i13 %memory_V_32" [MA_HLS/ma.cpp:11]   --->   Operation 73 'load' 'memory_V_32_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%store_ln11 = store i13 %memory_V_32_load, i13 %memory_V_31" [MA_HLS/ma.cpp:11]   --->   Operation 74 'store' 'store_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%store_ln11 = store i13 %sample_read, i13 %memory_V_32" [MA_HLS/ma.cpp:11]   --->   Operation 75 'store' 'store_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%j_load = load i6 %j"   --->   Operation 76 'load' 'j_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %j_load, i32 5"   --->   Operation 77 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (1.32ns)   --->   "%br_ln14 = br i1 %tmp, void %_ZN8ap_fixedILi13ELi8EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit.i, void %_Z11line_buffer8ap_fixedILi13ELi8EL9ap_q_mode0EL9ap_o_mode3ELi0EE.exit" [MA_HLS/ma.cpp:14]   --->   Operation 78 'br' 'br_ln14' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 79 [1/1] (1.60ns)   --->   "%add_ln691 = add i6 %j_load, i6 1"   --->   Operation 79 'add' 'add_ln691' <Predicate = (!tmp)> <Delay = 1.60> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%store_ln691 = store i6 %add_ln691, i6 %j"   --->   Operation 80 'store' 'store_ln691' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (1.32ns)   --->   "%br_ln16 = br void %_Z11line_buffer8ap_fixedILi13ELi8EL9ap_q_mode0EL9ap_o_mode3ELi0EE.exit" [MA_HLS/ma.cpp:16]   --->   Operation 81 'br' 'br_ln16' <Predicate = (!tmp)> <Delay = 1.32>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%last_sample_V = phi i13 0, void %_ZN8ap_fixedILi13ELi8EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit.i, i13 %memory_V_1_load, void %_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i" [MA_HLS/ma.cpp:11]   --->   Operation 82 'phi' 'last_sample_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%sext_ln703 = sext i13 %sample_read"   --->   Operation 83 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%sext_ln703_1 = sext i13 %last_sample_V"   --->   Operation 84 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (1.79ns) (out node of the LUT)   --->   "%ret_V = sub i14 %sext_ln703, i14 %sext_ln703_1"   --->   Operation 85 'sub' 'ret_V' <Predicate = true> <Delay = 1.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%accum_load = load i26 %accum"   --->   Operation 86 'load' 'accum_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %ret_V, i8 0"   --->   Operation 87 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln703_2 = sext i22 %shl_ln"   --->   Operation 88 'sext' 'sext_ln703_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (2.05ns)   --->   "%t = add i26 %accum_load, i26 %sext_ln703_2"   --->   Operation 89 'add' 't' <Predicate = true> <Delay = 2.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%store_ln703 = store i26 %t, i26 %accum"   --->   Operation 90 'store' 'store_ln703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %t, i32 25"   --->   Operation 91 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (2.05ns)   --->   "%sub_ln1148 = sub i26 0, i26 %t"   --->   Operation 92 'sub' 'sub_ln1148' <Predicate = true> <Delay = 2.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln1148_1 = partselect i21 @_ssdm_op_PartSelect.i21.i26.i32.i32, i26 %sub_ln1148, i32 5, i32 25"   --->   Operation 93 'partselect' 'trunc_ln1148_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln1148_2 = partselect i21 @_ssdm_op_PartSelect.i21.i26.i32.i32, i26 %t, i32 5, i32 25"   --->   Operation 94 'partselect' 'trunc_ln1148_2' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.46>
ST_2 : Operation 95 [1/1] (1.94ns)   --->   "%sub_ln1148_1 = sub i21 0, i21 %trunc_ln1148_1"   --->   Operation 95 'sub' 'sub_ln1148_1' <Predicate = (tmp_1)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.72ns)   --->   "%r_V = select i1 %tmp_1, i21 %sub_ln1148_1, i21 %trunc_ln1148_2"   --->   Operation 96 'select' 'r_V' <Predicate = true> <Delay = 0.72> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i13 @_ssdm_op_PartSelect.i13.i21.i32.i32, i21 %r_V, i32 8, i32 20"   --->   Operation 97 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %r_V, i32 7"   --->   Operation 98 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln415 = zext i1 %tmp_2"   --->   Operation 99 'zext' 'zext_ln415' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (1.79ns)   --->   "%add_ln415 = add i13 %zext_ln415, i13 %trunc_ln1"   --->   Operation 100 'add' 'add_ln415' <Predicate = true> <Delay = 1.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%ret_ln31 = ret i13 %add_ln415" [MA_HLS/ma.cpp:31]   --->   Operation 101 'ret' 'ret_ln31' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ sample]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ memory_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ memory_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ memory_V_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ memory_V_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ memory_V_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ memory_V_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ memory_V_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ memory_V_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ memory_V_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ memory_V_10]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ memory_V_11]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ memory_V_12]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ memory_V_13]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ memory_V_14]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ memory_V_15]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ memory_V_16]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ memory_V_17]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ memory_V_18]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ memory_V_19]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ memory_V_20]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ memory_V_21]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ memory_V_22]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ memory_V_23]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ memory_V_24]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ memory_V_25]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ memory_V_26]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ memory_V_27]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ memory_V_28]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ memory_V_29]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ memory_V_30]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ memory_V_31]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ memory_V_32]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ j]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ accum]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap   ) [ 000]
specpipeline_ln0  (specpipeline  ) [ 000]
spectopmodule_ln0 (spectopmodule ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specreset_ln0     (specreset     ) [ 000]
specreset_ln0     (specreset     ) [ 000]
specbitsmap_ln0   (specbitsmap   ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
sample_read       (read          ) [ 000]
memory_V_1_load   (load          ) [ 000]
memory_V_2_load   (load          ) [ 000]
store_ln11        (store         ) [ 000]
memory_V_3_load   (load          ) [ 000]
store_ln11        (store         ) [ 000]
memory_V_4_load   (load          ) [ 000]
store_ln11        (store         ) [ 000]
memory_V_5_load   (load          ) [ 000]
store_ln11        (store         ) [ 000]
memory_V_6_load   (load          ) [ 000]
store_ln11        (store         ) [ 000]
memory_V_7_load   (load          ) [ 000]
store_ln11        (store         ) [ 000]
memory_V_8_load   (load          ) [ 000]
store_ln11        (store         ) [ 000]
memory_V_9_load   (load          ) [ 000]
store_ln11        (store         ) [ 000]
memory_V_10_load  (load          ) [ 000]
store_ln11        (store         ) [ 000]
memory_V_11_load  (load          ) [ 000]
store_ln11        (store         ) [ 000]
memory_V_12_load  (load          ) [ 000]
store_ln11        (store         ) [ 000]
memory_V_13_load  (load          ) [ 000]
store_ln11        (store         ) [ 000]
memory_V_14_load  (load          ) [ 000]
store_ln11        (store         ) [ 000]
memory_V_15_load  (load          ) [ 000]
store_ln11        (store         ) [ 000]
memory_V_16_load  (load          ) [ 000]
store_ln11        (store         ) [ 000]
memory_V_17_load  (load          ) [ 000]
store_ln11        (store         ) [ 000]
memory_V_18_load  (load          ) [ 000]
store_ln11        (store         ) [ 000]
memory_V_19_load  (load          ) [ 000]
store_ln11        (store         ) [ 000]
memory_V_20_load  (load          ) [ 000]
store_ln11        (store         ) [ 000]
memory_V_21_load  (load          ) [ 000]
store_ln11        (store         ) [ 000]
memory_V_22_load  (load          ) [ 000]
store_ln11        (store         ) [ 000]
memory_V_23_load  (load          ) [ 000]
store_ln11        (store         ) [ 000]
memory_V_24_load  (load          ) [ 000]
store_ln11        (store         ) [ 000]
memory_V_25_load  (load          ) [ 000]
store_ln11        (store         ) [ 000]
memory_V_26_load  (load          ) [ 000]
store_ln11        (store         ) [ 000]
memory_V_27_load  (load          ) [ 000]
store_ln11        (store         ) [ 000]
memory_V_28_load  (load          ) [ 000]
store_ln11        (store         ) [ 000]
memory_V_29_load  (load          ) [ 000]
store_ln11        (store         ) [ 000]
memory_V_30_load  (load          ) [ 000]
store_ln11        (store         ) [ 000]
memory_V_31_load  (load          ) [ 000]
store_ln11        (store         ) [ 000]
memory_V_32_load  (load          ) [ 000]
store_ln11        (store         ) [ 000]
store_ln11        (store         ) [ 000]
j_load            (load          ) [ 000]
tmp               (bitselect     ) [ 010]
br_ln14           (br            ) [ 000]
add_ln691         (add           ) [ 000]
store_ln691       (store         ) [ 000]
br_ln16           (br            ) [ 000]
last_sample_V     (phi           ) [ 000]
sext_ln703        (sext          ) [ 000]
sext_ln703_1      (sext          ) [ 000]
ret_V             (sub           ) [ 000]
accum_load        (load          ) [ 000]
shl_ln            (bitconcatenate) [ 000]
sext_ln703_2      (sext          ) [ 000]
t                 (add           ) [ 000]
store_ln703       (store         ) [ 000]
tmp_1             (bitselect     ) [ 011]
sub_ln1148        (sub           ) [ 000]
trunc_ln1148_1    (partselect    ) [ 011]
trunc_ln1148_2    (partselect    ) [ 011]
sub_ln1148_1      (sub           ) [ 000]
r_V               (select        ) [ 000]
trunc_ln1         (partselect    ) [ 000]
tmp_2             (bitselect     ) [ 000]
zext_ln415        (zext          ) [ 000]
add_ln415         (add           ) [ 000]
ret_ln31          (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sample">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sample"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="memory_V_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="memory_V_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="memory_V_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="memory_V_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="memory_V_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="memory_V_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="memory_V_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="memory_V_4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="memory_V_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="memory_V_5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="memory_V_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="memory_V_6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="memory_V_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="memory_V_7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="memory_V_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="memory_V_8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="memory_V_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="memory_V_9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="memory_V_10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="memory_V_10"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="memory_V_11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="memory_V_11"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="memory_V_12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="memory_V_12"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="memory_V_13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="memory_V_13"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="memory_V_14">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="memory_V_14"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="memory_V_15">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="memory_V_15"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="memory_V_16">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="memory_V_16"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="memory_V_17">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="memory_V_17"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="memory_V_18">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="memory_V_18"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="memory_V_19">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="memory_V_19"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="memory_V_20">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="memory_V_20"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="memory_V_21">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="memory_V_21"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="memory_V_22">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="memory_V_22"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="memory_V_23">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="memory_V_23"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="memory_V_24">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="memory_V_24"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="memory_V_25">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="memory_V_25"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="memory_V_26">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="memory_V_26"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="memory_V_27">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="memory_V_27"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="memory_V_28">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="memory_V_28"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="memory_V_29">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="memory_V_29"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="memory_V_30">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="memory_V_30"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="memory_V_31">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="memory_V_31"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="memory_V_32">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="memory_V_32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="j">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="j"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="accum">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="accum"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecReset"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i13"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i14.i8"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i26.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i21.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i21.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i21.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1004" name="sample_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="13" slack="0"/>
<pin id="130" dir="0" index="1" bw="13" slack="0"/>
<pin id="131" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sample_read/1 "/>
</bind>
</comp>

<comp id="134" class="1005" name="last_sample_V_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="13" slack="2147483647"/>
<pin id="136" dir="1" index="1" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opset="last_sample_V (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="last_sample_V_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="13" slack="0"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="last_sample_V/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="memory_V_1_load_load_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="13" slack="0"/>
<pin id="146" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="memory_V_1_load/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="memory_V_2_load_load_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="13" slack="0"/>
<pin id="151" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="memory_V_2_load/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="store_ln11_store_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="13" slack="0"/>
<pin id="155" dir="0" index="1" bw="13" slack="0"/>
<pin id="156" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="memory_V_3_load_load_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="13" slack="0"/>
<pin id="161" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="memory_V_3_load/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="store_ln11_store_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="13" slack="0"/>
<pin id="165" dir="0" index="1" bw="13" slack="0"/>
<pin id="166" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="memory_V_4_load_load_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="13" slack="0"/>
<pin id="171" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="memory_V_4_load/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="store_ln11_store_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="13" slack="0"/>
<pin id="175" dir="0" index="1" bw="13" slack="0"/>
<pin id="176" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="memory_V_5_load_load_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="13" slack="0"/>
<pin id="181" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="memory_V_5_load/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln11_store_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="13" slack="0"/>
<pin id="185" dir="0" index="1" bw="13" slack="0"/>
<pin id="186" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="memory_V_6_load_load_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="13" slack="0"/>
<pin id="191" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="memory_V_6_load/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln11_store_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="13" slack="0"/>
<pin id="195" dir="0" index="1" bw="13" slack="0"/>
<pin id="196" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="memory_V_7_load_load_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="13" slack="0"/>
<pin id="201" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="memory_V_7_load/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln11_store_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="13" slack="0"/>
<pin id="205" dir="0" index="1" bw="13" slack="0"/>
<pin id="206" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="memory_V_8_load_load_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="13" slack="0"/>
<pin id="211" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="memory_V_8_load/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln11_store_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="13" slack="0"/>
<pin id="215" dir="0" index="1" bw="13" slack="0"/>
<pin id="216" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="memory_V_9_load_load_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="13" slack="0"/>
<pin id="221" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="memory_V_9_load/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="store_ln11_store_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="13" slack="0"/>
<pin id="225" dir="0" index="1" bw="13" slack="0"/>
<pin id="226" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="memory_V_10_load_load_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="13" slack="0"/>
<pin id="231" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="memory_V_10_load/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="store_ln11_store_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="13" slack="0"/>
<pin id="235" dir="0" index="1" bw="13" slack="0"/>
<pin id="236" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="memory_V_11_load_load_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="13" slack="0"/>
<pin id="241" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="memory_V_11_load/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="store_ln11_store_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="13" slack="0"/>
<pin id="245" dir="0" index="1" bw="13" slack="0"/>
<pin id="246" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="memory_V_12_load_load_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="13" slack="0"/>
<pin id="251" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="memory_V_12_load/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="store_ln11_store_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="13" slack="0"/>
<pin id="255" dir="0" index="1" bw="13" slack="0"/>
<pin id="256" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="memory_V_13_load_load_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="13" slack="0"/>
<pin id="261" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="memory_V_13_load/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="store_ln11_store_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="13" slack="0"/>
<pin id="265" dir="0" index="1" bw="13" slack="0"/>
<pin id="266" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="memory_V_14_load_load_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="13" slack="0"/>
<pin id="271" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="memory_V_14_load/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="store_ln11_store_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="13" slack="0"/>
<pin id="275" dir="0" index="1" bw="13" slack="0"/>
<pin id="276" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="memory_V_15_load_load_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="13" slack="0"/>
<pin id="281" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="memory_V_15_load/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="store_ln11_store_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="13" slack="0"/>
<pin id="285" dir="0" index="1" bw="13" slack="0"/>
<pin id="286" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="memory_V_16_load_load_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="13" slack="0"/>
<pin id="291" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="memory_V_16_load/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="store_ln11_store_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="13" slack="0"/>
<pin id="295" dir="0" index="1" bw="13" slack="0"/>
<pin id="296" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="memory_V_17_load_load_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="13" slack="0"/>
<pin id="301" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="memory_V_17_load/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="store_ln11_store_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="13" slack="0"/>
<pin id="305" dir="0" index="1" bw="13" slack="0"/>
<pin id="306" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="memory_V_18_load_load_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="13" slack="0"/>
<pin id="311" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="memory_V_18_load/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="store_ln11_store_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="13" slack="0"/>
<pin id="315" dir="0" index="1" bw="13" slack="0"/>
<pin id="316" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="memory_V_19_load_load_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="13" slack="0"/>
<pin id="321" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="memory_V_19_load/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="store_ln11_store_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="13" slack="0"/>
<pin id="325" dir="0" index="1" bw="13" slack="0"/>
<pin id="326" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="memory_V_20_load_load_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="13" slack="0"/>
<pin id="331" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="memory_V_20_load/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="store_ln11_store_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="13" slack="0"/>
<pin id="335" dir="0" index="1" bw="13" slack="0"/>
<pin id="336" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="memory_V_21_load_load_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="13" slack="0"/>
<pin id="341" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="memory_V_21_load/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="store_ln11_store_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="13" slack="0"/>
<pin id="345" dir="0" index="1" bw="13" slack="0"/>
<pin id="346" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="memory_V_22_load_load_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="13" slack="0"/>
<pin id="351" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="memory_V_22_load/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="store_ln11_store_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="13" slack="0"/>
<pin id="355" dir="0" index="1" bw="13" slack="0"/>
<pin id="356" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="memory_V_23_load_load_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="13" slack="0"/>
<pin id="361" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="memory_V_23_load/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="store_ln11_store_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="13" slack="0"/>
<pin id="365" dir="0" index="1" bw="13" slack="0"/>
<pin id="366" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="memory_V_24_load_load_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="13" slack="0"/>
<pin id="371" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="memory_V_24_load/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="store_ln11_store_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="13" slack="0"/>
<pin id="375" dir="0" index="1" bw="13" slack="0"/>
<pin id="376" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="memory_V_25_load_load_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="13" slack="0"/>
<pin id="381" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="memory_V_25_load/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="store_ln11_store_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="13" slack="0"/>
<pin id="385" dir="0" index="1" bw="13" slack="0"/>
<pin id="386" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="memory_V_26_load_load_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="13" slack="0"/>
<pin id="391" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="memory_V_26_load/1 "/>
</bind>
</comp>

<comp id="393" class="1004" name="store_ln11_store_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="13" slack="0"/>
<pin id="395" dir="0" index="1" bw="13" slack="0"/>
<pin id="396" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="memory_V_27_load_load_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="13" slack="0"/>
<pin id="401" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="memory_V_27_load/1 "/>
</bind>
</comp>

<comp id="403" class="1004" name="store_ln11_store_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="13" slack="0"/>
<pin id="405" dir="0" index="1" bw="13" slack="0"/>
<pin id="406" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="memory_V_28_load_load_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="13" slack="0"/>
<pin id="411" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="memory_V_28_load/1 "/>
</bind>
</comp>

<comp id="413" class="1004" name="store_ln11_store_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="13" slack="0"/>
<pin id="415" dir="0" index="1" bw="13" slack="0"/>
<pin id="416" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="419" class="1004" name="memory_V_29_load_load_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="13" slack="0"/>
<pin id="421" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="memory_V_29_load/1 "/>
</bind>
</comp>

<comp id="423" class="1004" name="store_ln11_store_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="13" slack="0"/>
<pin id="425" dir="0" index="1" bw="13" slack="0"/>
<pin id="426" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="429" class="1004" name="memory_V_30_load_load_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="13" slack="0"/>
<pin id="431" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="memory_V_30_load/1 "/>
</bind>
</comp>

<comp id="433" class="1004" name="store_ln11_store_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="13" slack="0"/>
<pin id="435" dir="0" index="1" bw="13" slack="0"/>
<pin id="436" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="439" class="1004" name="memory_V_31_load_load_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="13" slack="0"/>
<pin id="441" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="memory_V_31_load/1 "/>
</bind>
</comp>

<comp id="443" class="1004" name="store_ln11_store_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="13" slack="0"/>
<pin id="445" dir="0" index="1" bw="13" slack="0"/>
<pin id="446" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="449" class="1004" name="memory_V_32_load_load_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="13" slack="0"/>
<pin id="451" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="memory_V_32_load/1 "/>
</bind>
</comp>

<comp id="453" class="1004" name="store_ln11_store_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="13" slack="0"/>
<pin id="455" dir="0" index="1" bw="13" slack="0"/>
<pin id="456" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="459" class="1004" name="store_ln11_store_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="13" slack="0"/>
<pin id="461" dir="0" index="1" bw="13" slack="0"/>
<pin id="462" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="465" class="1004" name="j_load_load_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="6" slack="0"/>
<pin id="467" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="469" class="1004" name="tmp_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="6" slack="0"/>
<pin id="472" dir="0" index="2" bw="4" slack="0"/>
<pin id="473" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="477" class="1004" name="add_ln691_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="6" slack="0"/>
<pin id="479" dir="0" index="1" bw="1" slack="0"/>
<pin id="480" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/1 "/>
</bind>
</comp>

<comp id="483" class="1004" name="store_ln691_store_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="6" slack="0"/>
<pin id="485" dir="0" index="1" bw="6" slack="0"/>
<pin id="486" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln691/1 "/>
</bind>
</comp>

<comp id="489" class="1004" name="sext_ln703_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="13" slack="0"/>
<pin id="491" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/1 "/>
</bind>
</comp>

<comp id="493" class="1004" name="sext_ln703_1_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="13" slack="0"/>
<pin id="495" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_1/1 "/>
</bind>
</comp>

<comp id="497" class="1004" name="ret_V_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="13" slack="0"/>
<pin id="499" dir="0" index="1" bw="13" slack="0"/>
<pin id="500" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="503" class="1004" name="accum_load_load_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="26" slack="0"/>
<pin id="505" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accum_load/1 "/>
</bind>
</comp>

<comp id="507" class="1004" name="shl_ln_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="22" slack="0"/>
<pin id="509" dir="0" index="1" bw="14" slack="0"/>
<pin id="510" dir="0" index="2" bw="1" slack="0"/>
<pin id="511" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="515" class="1004" name="sext_ln703_2_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="22" slack="0"/>
<pin id="517" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_2/1 "/>
</bind>
</comp>

<comp id="519" class="1004" name="t_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="26" slack="0"/>
<pin id="521" dir="0" index="1" bw="22" slack="0"/>
<pin id="522" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="525" class="1004" name="store_ln703_store_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="26" slack="0"/>
<pin id="527" dir="0" index="1" bw="26" slack="0"/>
<pin id="528" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln703/1 "/>
</bind>
</comp>

<comp id="531" class="1004" name="tmp_1_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="0"/>
<pin id="533" dir="0" index="1" bw="26" slack="0"/>
<pin id="534" dir="0" index="2" bw="6" slack="0"/>
<pin id="535" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="539" class="1004" name="sub_ln1148_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="0"/>
<pin id="541" dir="0" index="1" bw="26" slack="0"/>
<pin id="542" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1148/1 "/>
</bind>
</comp>

<comp id="545" class="1004" name="trunc_ln1148_1_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="21" slack="0"/>
<pin id="547" dir="0" index="1" bw="26" slack="0"/>
<pin id="548" dir="0" index="2" bw="4" slack="0"/>
<pin id="549" dir="0" index="3" bw="6" slack="0"/>
<pin id="550" dir="1" index="4" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1148_1/1 "/>
</bind>
</comp>

<comp id="555" class="1004" name="trunc_ln1148_2_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="21" slack="0"/>
<pin id="557" dir="0" index="1" bw="26" slack="0"/>
<pin id="558" dir="0" index="2" bw="4" slack="0"/>
<pin id="559" dir="0" index="3" bw="6" slack="0"/>
<pin id="560" dir="1" index="4" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1148_2/1 "/>
</bind>
</comp>

<comp id="565" class="1004" name="sub_ln1148_1_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="0"/>
<pin id="567" dir="0" index="1" bw="21" slack="1"/>
<pin id="568" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1148_1/2 "/>
</bind>
</comp>

<comp id="570" class="1004" name="r_V_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="1"/>
<pin id="572" dir="0" index="1" bw="21" slack="0"/>
<pin id="573" dir="0" index="2" bw="21" slack="1"/>
<pin id="574" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="576" class="1004" name="trunc_ln1_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="13" slack="0"/>
<pin id="578" dir="0" index="1" bw="21" slack="0"/>
<pin id="579" dir="0" index="2" bw="5" slack="0"/>
<pin id="580" dir="0" index="3" bw="6" slack="0"/>
<pin id="581" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/2 "/>
</bind>
</comp>

<comp id="586" class="1004" name="tmp_2_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="0"/>
<pin id="588" dir="0" index="1" bw="21" slack="0"/>
<pin id="589" dir="0" index="2" bw="4" slack="0"/>
<pin id="590" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="594" class="1004" name="zext_ln415_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="0"/>
<pin id="596" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415/2 "/>
</bind>
</comp>

<comp id="598" class="1004" name="add_ln415_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="0"/>
<pin id="600" dir="0" index="1" bw="13" slack="0"/>
<pin id="601" dir="1" index="2" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln415/2 "/>
</bind>
</comp>

<comp id="607" class="1005" name="tmp_1_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="1"/>
<pin id="609" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="612" class="1005" name="trunc_ln1148_1_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="21" slack="1"/>
<pin id="614" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1148_1 "/>
</bind>
</comp>

<comp id="617" class="1005" name="trunc_ln1148_2_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="21" slack="1"/>
<pin id="619" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1148_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="132"><net_src comp="96" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="143"><net_src comp="72" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="2" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="152"><net_src comp="4" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="157"><net_src comp="149" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="2" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="162"><net_src comp="6" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="167"><net_src comp="159" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="4" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="172"><net_src comp="8" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="177"><net_src comp="169" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="6" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="182"><net_src comp="10" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="187"><net_src comp="179" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="8" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="192"><net_src comp="12" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="197"><net_src comp="189" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="10" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="202"><net_src comp="14" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="207"><net_src comp="199" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="12" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="212"><net_src comp="16" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="217"><net_src comp="209" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="14" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="222"><net_src comp="18" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="227"><net_src comp="219" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="16" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="232"><net_src comp="20" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="237"><net_src comp="229" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="18" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="242"><net_src comp="22" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="247"><net_src comp="239" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="20" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="252"><net_src comp="24" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="257"><net_src comp="249" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="22" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="262"><net_src comp="26" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="267"><net_src comp="259" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="24" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="272"><net_src comp="28" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="277"><net_src comp="269" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="26" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="282"><net_src comp="30" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="287"><net_src comp="279" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="28" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="292"><net_src comp="32" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="297"><net_src comp="289" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="30" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="302"><net_src comp="34" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="307"><net_src comp="299" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="32" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="312"><net_src comp="36" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="317"><net_src comp="309" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="34" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="322"><net_src comp="38" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="327"><net_src comp="319" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="36" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="332"><net_src comp="40" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="337"><net_src comp="329" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="38" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="342"><net_src comp="42" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="347"><net_src comp="339" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="40" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="352"><net_src comp="44" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="357"><net_src comp="349" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="42" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="362"><net_src comp="46" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="367"><net_src comp="359" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="44" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="372"><net_src comp="48" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="377"><net_src comp="369" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="46" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="382"><net_src comp="50" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="387"><net_src comp="379" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="48" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="392"><net_src comp="52" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="397"><net_src comp="389" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="50" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="402"><net_src comp="54" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="407"><net_src comp="399" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="52" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="412"><net_src comp="56" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="417"><net_src comp="409" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="54" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="422"><net_src comp="58" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="427"><net_src comp="419" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="56" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="432"><net_src comp="60" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="437"><net_src comp="429" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="58" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="442"><net_src comp="62" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="447"><net_src comp="439" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="60" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="452"><net_src comp="64" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="457"><net_src comp="449" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="62" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="128" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="64" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="468"><net_src comp="66" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="474"><net_src comp="98" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="475"><net_src comp="465" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="476"><net_src comp="100" pin="0"/><net_sink comp="469" pin=2"/></net>

<net id="481"><net_src comp="465" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="102" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="487"><net_src comp="477" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="66" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="492"><net_src comp="128" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="496"><net_src comp="137" pin="4"/><net_sink comp="493" pin=0"/></net>

<net id="501"><net_src comp="489" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="493" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="506"><net_src comp="68" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="512"><net_src comp="104" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="513"><net_src comp="497" pin="2"/><net_sink comp="507" pin=1"/></net>

<net id="514"><net_src comp="106" pin="0"/><net_sink comp="507" pin=2"/></net>

<net id="518"><net_src comp="507" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="523"><net_src comp="503" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="515" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="529"><net_src comp="519" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="68" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="536"><net_src comp="108" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="537"><net_src comp="519" pin="2"/><net_sink comp="531" pin=1"/></net>

<net id="538"><net_src comp="110" pin="0"/><net_sink comp="531" pin=2"/></net>

<net id="543"><net_src comp="112" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="519" pin="2"/><net_sink comp="539" pin=1"/></net>

<net id="551"><net_src comp="114" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="552"><net_src comp="539" pin="2"/><net_sink comp="545" pin=1"/></net>

<net id="553"><net_src comp="100" pin="0"/><net_sink comp="545" pin=2"/></net>

<net id="554"><net_src comp="110" pin="0"/><net_sink comp="545" pin=3"/></net>

<net id="561"><net_src comp="114" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="562"><net_src comp="519" pin="2"/><net_sink comp="555" pin=1"/></net>

<net id="563"><net_src comp="100" pin="0"/><net_sink comp="555" pin=2"/></net>

<net id="564"><net_src comp="110" pin="0"/><net_sink comp="555" pin=3"/></net>

<net id="569"><net_src comp="116" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="575"><net_src comp="565" pin="2"/><net_sink comp="570" pin=1"/></net>

<net id="582"><net_src comp="118" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="583"><net_src comp="570" pin="3"/><net_sink comp="576" pin=1"/></net>

<net id="584"><net_src comp="120" pin="0"/><net_sink comp="576" pin=2"/></net>

<net id="585"><net_src comp="122" pin="0"/><net_sink comp="576" pin=3"/></net>

<net id="591"><net_src comp="124" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="592"><net_src comp="570" pin="3"/><net_sink comp="586" pin=1"/></net>

<net id="593"><net_src comp="126" pin="0"/><net_sink comp="586" pin=2"/></net>

<net id="597"><net_src comp="586" pin="3"/><net_sink comp="594" pin=0"/></net>

<net id="602"><net_src comp="594" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="576" pin="4"/><net_sink comp="598" pin=1"/></net>

<net id="610"><net_src comp="531" pin="3"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="615"><net_src comp="545" pin="4"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="620"><net_src comp="555" pin="4"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="570" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: memory_V_1 | {1 }
	Port: memory_V_2 | {1 }
	Port: memory_V_3 | {1 }
	Port: memory_V_4 | {1 }
	Port: memory_V_5 | {1 }
	Port: memory_V_6 | {1 }
	Port: memory_V_7 | {1 }
	Port: memory_V_8 | {1 }
	Port: memory_V_9 | {1 }
	Port: memory_V_10 | {1 }
	Port: memory_V_11 | {1 }
	Port: memory_V_12 | {1 }
	Port: memory_V_13 | {1 }
	Port: memory_V_14 | {1 }
	Port: memory_V_15 | {1 }
	Port: memory_V_16 | {1 }
	Port: memory_V_17 | {1 }
	Port: memory_V_18 | {1 }
	Port: memory_V_19 | {1 }
	Port: memory_V_20 | {1 }
	Port: memory_V_21 | {1 }
	Port: memory_V_22 | {1 }
	Port: memory_V_23 | {1 }
	Port: memory_V_24 | {1 }
	Port: memory_V_25 | {1 }
	Port: memory_V_26 | {1 }
	Port: memory_V_27 | {1 }
	Port: memory_V_28 | {1 }
	Port: memory_V_29 | {1 }
	Port: memory_V_30 | {1 }
	Port: memory_V_31 | {1 }
	Port: memory_V_32 | {1 }
	Port: j | {1 }
	Port: accum | {1 }
 - Input state : 
	Port: ma : sample | {1 }
	Port: ma : memory_V_1 | {1 }
	Port: ma : memory_V_2 | {1 }
	Port: ma : memory_V_3 | {1 }
	Port: ma : memory_V_4 | {1 }
	Port: ma : memory_V_5 | {1 }
	Port: ma : memory_V_6 | {1 }
	Port: ma : memory_V_7 | {1 }
	Port: ma : memory_V_8 | {1 }
	Port: ma : memory_V_9 | {1 }
	Port: ma : memory_V_10 | {1 }
	Port: ma : memory_V_11 | {1 }
	Port: ma : memory_V_12 | {1 }
	Port: ma : memory_V_13 | {1 }
	Port: ma : memory_V_14 | {1 }
	Port: ma : memory_V_15 | {1 }
	Port: ma : memory_V_16 | {1 }
	Port: ma : memory_V_17 | {1 }
	Port: ma : memory_V_18 | {1 }
	Port: ma : memory_V_19 | {1 }
	Port: ma : memory_V_20 | {1 }
	Port: ma : memory_V_21 | {1 }
	Port: ma : memory_V_22 | {1 }
	Port: ma : memory_V_23 | {1 }
	Port: ma : memory_V_24 | {1 }
	Port: ma : memory_V_25 | {1 }
	Port: ma : memory_V_26 | {1 }
	Port: ma : memory_V_27 | {1 }
	Port: ma : memory_V_28 | {1 }
	Port: ma : memory_V_29 | {1 }
	Port: ma : memory_V_30 | {1 }
	Port: ma : memory_V_31 | {1 }
	Port: ma : memory_V_32 | {1 }
	Port: ma : j | {1 }
	Port: ma : accum | {1 }
  - Chain level:
	State 1
		store_ln11 : 1
		store_ln11 : 1
		store_ln11 : 1
		store_ln11 : 1
		store_ln11 : 1
		store_ln11 : 1
		store_ln11 : 1
		store_ln11 : 1
		store_ln11 : 1
		store_ln11 : 1
		store_ln11 : 1
		store_ln11 : 1
		store_ln11 : 1
		store_ln11 : 1
		store_ln11 : 1
		store_ln11 : 1
		store_ln11 : 1
		store_ln11 : 1
		store_ln11 : 1
		store_ln11 : 1
		store_ln11 : 1
		store_ln11 : 1
		store_ln11 : 1
		store_ln11 : 1
		store_ln11 : 1
		store_ln11 : 1
		store_ln11 : 1
		store_ln11 : 1
		store_ln11 : 1
		store_ln11 : 1
		store_ln11 : 1
		tmp : 1
		br_ln14 : 2
		add_ln691 : 1
		store_ln691 : 2
		last_sample_V : 3
		sext_ln703_1 : 4
		ret_V : 5
		shl_ln : 6
		sext_ln703_2 : 7
		t : 8
		store_ln703 : 9
		tmp_1 : 9
		sub_ln1148 : 9
		trunc_ln1148_1 : 10
		trunc_ln1148_2 : 9
	State 2
		r_V : 1
		trunc_ln1 : 2
		tmp_2 : 2
		zext_ln415 : 3
		add_ln415 : 4
		ret_ln31 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |       ret_V_fu_497      |    0    |    20   |
|    sub   |    sub_ln1148_fu_539    |    0    |    33   |
|          |   sub_ln1148_1_fu_565   |    0    |    28   |
|----------|-------------------------|---------|---------|
|          |     add_ln691_fu_477    |    0    |    14   |
|    add   |         t_fu_519        |    0    |    33   |
|          |     add_ln415_fu_598    |    0    |    20   |
|----------|-------------------------|---------|---------|
|  select  |        r_V_fu_570       |    0    |    21   |
|----------|-------------------------|---------|---------|
|   read   | sample_read_read_fu_128 |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |        tmp_fu_469       |    0    |    0    |
| bitselect|       tmp_1_fu_531      |    0    |    0    |
|          |       tmp_2_fu_586      |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    sext_ln703_fu_489    |    0    |    0    |
|   sext   |   sext_ln703_1_fu_493   |    0    |    0    |
|          |   sext_ln703_2_fu_515   |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|      shl_ln_fu_507      |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |  trunc_ln1148_1_fu_545  |    0    |    0    |
|partselect|  trunc_ln1148_2_fu_555  |    0    |    0    |
|          |     trunc_ln1_fu_576    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |    zext_ln415_fu_594    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   169   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
| last_sample_V_reg_134|   13   |
|     tmp_1_reg_607    |    1   |
|trunc_ln1148_1_reg_612|   21   |
|trunc_ln1148_2_reg_617|   21   |
+----------------------+--------+
|         Total        |   56   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   169  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   56   |    -   |
+-----------+--------+--------+
|   Total   |   56   |   169  |
+-----------+--------+--------+
