
STM_Snake.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003094  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08003154  08003154  00004154  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003194  08003194  0000500c  2**0
                  CONTENTS
  4 .ARM          00000000  08003194  08003194  0000500c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003194  08003194  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003194  08003194  00004194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003198  08003198  00004198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  0800319c  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000f4  2000000c  080031a8  0000500c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000100  080031a8  00005100  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009270  00000000  00000000  00005034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ab6  00000000  00000000  0000e2a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000728  00000000  00000000  0000fd60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000057b  00000000  00000000  00010488  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00011b26  00000000  00000000  00010a03  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a6d6  00000000  00000000  00022529  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000689db  00000000  00000000  0002cbff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000955da  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000017fc  00000000  00000000  00095620  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004a  00000000  00000000  00096e1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800313c 	.word	0x0800313c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	0800313c 	.word	0x0800313c

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <simulate_snake_game>:
void simulate_snake_game();
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void simulate_snake_game() {
 8000220:	b5b0      	push	{r4, r5, r7, lr}
 8000222:	b086      	sub	sp, #24
 8000224:	af02      	add	r7, sp, #8
    uint8_t frog_x = 20, frog_y = 25;
 8000226:	240f      	movs	r4, #15
 8000228:	193b      	adds	r3, r7, r4
 800022a:	2214      	movs	r2, #20
 800022c:	701a      	strb	r2, [r3, #0]
 800022e:	250e      	movs	r5, #14
 8000230:	197b      	adds	r3, r7, r5
 8000232:	2219      	movs	r2, #25
 8000234:	701a      	strb	r2, [r3, #0]
    uint8_t payload[8] = {10,15,11,15,12,15,13,15};
 8000236:	1d3b      	adds	r3, r7, #4
 8000238:	4a0f      	ldr	r2, [pc, #60]	@ (8000278 <simulate_snake_game+0x58>)
 800023a:	ca03      	ldmia	r2!, {r0, r1}
 800023c:	c303      	stmia	r3!, {r0, r1}

    uint8_t frame_length = encode_frame_snake(payload, 6, frame, 0x02, frog_x, frog_y);
 800023e:	4a0f      	ldr	r2, [pc, #60]	@ (800027c <simulate_snake_game+0x5c>)
 8000240:	1d38      	adds	r0, r7, #4
 8000242:	197b      	adds	r3, r7, r5
 8000244:	781b      	ldrb	r3, [r3, #0]
 8000246:	9301      	str	r3, [sp, #4]
 8000248:	193b      	adds	r3, r7, r4
 800024a:	781b      	ldrb	r3, [r3, #0]
 800024c:	9300      	str	r3, [sp, #0]
 800024e:	2302      	movs	r3, #2
 8000250:	2106      	movs	r1, #6
 8000252:	f000 f9db 	bl	800060c <encode_frame_snake>
 8000256:	0003      	movs	r3, r0
 8000258:	001a      	movs	r2, r3
 800025a:	210d      	movs	r1, #13
 800025c:	187b      	adds	r3, r7, r1
 800025e:	701a      	strb	r2, [r3, #0]

    HAL_UART_Transmit(&huart1, frame, frame_length, 100);
 8000260:	187b      	adds	r3, r7, r1
 8000262:	781b      	ldrb	r3, [r3, #0]
 8000264:	b29a      	uxth	r2, r3
 8000266:	4905      	ldr	r1, [pc, #20]	@ (800027c <simulate_snake_game+0x5c>)
 8000268:	4805      	ldr	r0, [pc, #20]	@ (8000280 <simulate_snake_game+0x60>)
 800026a:	2364      	movs	r3, #100	@ 0x64
 800026c:	f001 fdbe 	bl	8001dec <HAL_UART_Transmit>
}
 8000270:	46c0      	nop			@ (mov r8, r8)
 8000272:	46bd      	mov	sp, r7
 8000274:	b004      	add	sp, #16
 8000276:	bdb0      	pop	{r4, r5, r7, pc}
 8000278:	08003154 	.word	0x08003154
 800027c:	200000f4 	.word	0x200000f4
 8000280:	20000028 	.word	0x20000028

08000284 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000284:	b580      	push	{r7, lr}
 8000286:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000288:	f000 fb3a 	bl	8000900 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800028c:	f000 f814 	bl	80002b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000290:	f000 f8c0 	bl	8000414 <MX_GPIO_Init>
  MX_DMA_Init();
 8000294:	f000 f8a0 	bl	80003d8 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8000298:	f000 f86e 	bl	8000378 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_DMA(&huart1,frame,sizeof(frame));
 800029c:	4904      	ldr	r1, [pc, #16]	@ (80002b0 <main+0x2c>)
 800029e:	4b05      	ldr	r3, [pc, #20]	@ (80002b4 <main+0x30>)
 80002a0:	2205      	movs	r2, #5
 80002a2:	0018      	movs	r0, r3
 80002a4:	f001 fe41 	bl	8001f2a <HAL_UART_Receive_DMA>
  simulate_snake_game();
 80002a8:	f7ff ffba 	bl	8000220 <simulate_snake_game>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80002ac:	46c0      	nop			@ (mov r8, r8)
 80002ae:	e7fd      	b.n	80002ac <main+0x28>
 80002b0:	200000f4 	.word	0x200000f4
 80002b4:	20000028 	.word	0x20000028

080002b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002b8:	b590      	push	{r4, r7, lr}
 80002ba:	b097      	sub	sp, #92	@ 0x5c
 80002bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002be:	2428      	movs	r4, #40	@ 0x28
 80002c0:	193b      	adds	r3, r7, r4
 80002c2:	0018      	movs	r0, r3
 80002c4:	2330      	movs	r3, #48	@ 0x30
 80002c6:	001a      	movs	r2, r3
 80002c8:	2100      	movs	r1, #0
 80002ca:	f002 ff00 	bl	80030ce <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002ce:	2318      	movs	r3, #24
 80002d0:	18fb      	adds	r3, r7, r3
 80002d2:	0018      	movs	r0, r3
 80002d4:	2310      	movs	r3, #16
 80002d6:	001a      	movs	r2, r3
 80002d8:	2100      	movs	r1, #0
 80002da:	f002 fef8 	bl	80030ce <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80002de:	1d3b      	adds	r3, r7, #4
 80002e0:	0018      	movs	r0, r3
 80002e2:	2314      	movs	r3, #20
 80002e4:	001a      	movs	r2, r3
 80002e6:	2100      	movs	r1, #0
 80002e8:	f002 fef1 	bl	80030ce <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80002ec:	0021      	movs	r1, r4
 80002ee:	187b      	adds	r3, r7, r1
 80002f0:	2201      	movs	r2, #1
 80002f2:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80002f4:	187b      	adds	r3, r7, r1
 80002f6:	2201      	movs	r2, #1
 80002f8:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002fa:	187b      	adds	r3, r7, r1
 80002fc:	2202      	movs	r2, #2
 80002fe:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000300:	187b      	adds	r3, r7, r1
 8000302:	2280      	movs	r2, #128	@ 0x80
 8000304:	0252      	lsls	r2, r2, #9
 8000306:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8000308:	187b      	adds	r3, r7, r1
 800030a:	2280      	movs	r2, #128	@ 0x80
 800030c:	0352      	lsls	r2, r2, #13
 800030e:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000310:	187b      	adds	r3, r7, r1
 8000312:	2200      	movs	r2, #0
 8000314:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000316:	187b      	adds	r3, r7, r1
 8000318:	0018      	movs	r0, r3
 800031a:	f000 ffd7 	bl	80012cc <HAL_RCC_OscConfig>
 800031e:	1e03      	subs	r3, r0, #0
 8000320:	d001      	beq.n	8000326 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000322:	f000 f8eb 	bl	80004fc <Error_Handler>
  }


  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000326:	2118      	movs	r1, #24
 8000328:	187b      	adds	r3, r7, r1
 800032a:	2207      	movs	r2, #7
 800032c:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800032e:	187b      	adds	r3, r7, r1
 8000330:	2202      	movs	r2, #2
 8000332:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000334:	187b      	adds	r3, r7, r1
 8000336:	2200      	movs	r2, #0
 8000338:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800033a:	187b      	adds	r3, r7, r1
 800033c:	2200      	movs	r2, #0
 800033e:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000340:	187b      	adds	r3, r7, r1
 8000342:	2101      	movs	r1, #1
 8000344:	0018      	movs	r0, r3
 8000346:	f001 fadb 	bl	8001900 <HAL_RCC_ClockConfig>
 800034a:	1e03      	subs	r3, r0, #0
 800034c:	d001      	beq.n	8000352 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800034e:	f000 f8d5 	bl	80004fc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000352:	1d3b      	adds	r3, r7, #4
 8000354:	2201      	movs	r2, #1
 8000356:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000358:	1d3b      	adds	r3, r7, #4
 800035a:	2200      	movs	r2, #0
 800035c:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800035e:	1d3b      	adds	r3, r7, #4
 8000360:	0018      	movs	r0, r3
 8000362:	f001 fc11 	bl	8001b88 <HAL_RCCEx_PeriphCLKConfig>
 8000366:	1e03      	subs	r3, r0, #0
 8000368:	d001      	beq.n	800036e <SystemClock_Config+0xb6>
  {
    Error_Handler();
 800036a:	f000 f8c7 	bl	80004fc <Error_Handler>
  }
}
 800036e:	46c0      	nop			@ (mov r8, r8)
 8000370:	46bd      	mov	sp, r7
 8000372:	b017      	add	sp, #92	@ 0x5c
 8000374:	bd90      	pop	{r4, r7, pc}
	...

08000378 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000378:	b580      	push	{r7, lr}
 800037a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800037c:	4b14      	ldr	r3, [pc, #80]	@ (80003d0 <MX_USART1_UART_Init+0x58>)
 800037e:	4a15      	ldr	r2, [pc, #84]	@ (80003d4 <MX_USART1_UART_Init+0x5c>)
 8000380:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000382:	4b13      	ldr	r3, [pc, #76]	@ (80003d0 <MX_USART1_UART_Init+0x58>)
 8000384:	2296      	movs	r2, #150	@ 0x96
 8000386:	0192      	lsls	r2, r2, #6
 8000388:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800038a:	4b11      	ldr	r3, [pc, #68]	@ (80003d0 <MX_USART1_UART_Init+0x58>)
 800038c:	2200      	movs	r2, #0
 800038e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000390:	4b0f      	ldr	r3, [pc, #60]	@ (80003d0 <MX_USART1_UART_Init+0x58>)
 8000392:	2200      	movs	r2, #0
 8000394:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000396:	4b0e      	ldr	r3, [pc, #56]	@ (80003d0 <MX_USART1_UART_Init+0x58>)
 8000398:	2200      	movs	r2, #0
 800039a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800039c:	4b0c      	ldr	r3, [pc, #48]	@ (80003d0 <MX_USART1_UART_Init+0x58>)
 800039e:	220c      	movs	r2, #12
 80003a0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80003a2:	4b0b      	ldr	r3, [pc, #44]	@ (80003d0 <MX_USART1_UART_Init+0x58>)
 80003a4:	2200      	movs	r2, #0
 80003a6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80003a8:	4b09      	ldr	r3, [pc, #36]	@ (80003d0 <MX_USART1_UART_Init+0x58>)
 80003aa:	2200      	movs	r2, #0
 80003ac:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80003ae:	4b08      	ldr	r3, [pc, #32]	@ (80003d0 <MX_USART1_UART_Init+0x58>)
 80003b0:	2200      	movs	r2, #0
 80003b2:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80003b4:	4b06      	ldr	r3, [pc, #24]	@ (80003d0 <MX_USART1_UART_Init+0x58>)
 80003b6:	2200      	movs	r2, #0
 80003b8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80003ba:	4b05      	ldr	r3, [pc, #20]	@ (80003d0 <MX_USART1_UART_Init+0x58>)
 80003bc:	0018      	movs	r0, r3
 80003be:	f001 fcc1 	bl	8001d44 <HAL_UART_Init>
 80003c2:	1e03      	subs	r3, r0, #0
 80003c4:	d001      	beq.n	80003ca <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80003c6:	f000 f899 	bl	80004fc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80003ca:	46c0      	nop			@ (mov r8, r8)
 80003cc:	46bd      	mov	sp, r7
 80003ce:	bd80      	pop	{r7, pc}
 80003d0:	20000028 	.word	0x20000028
 80003d4:	40013800 	.word	0x40013800

080003d8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80003d8:	b580      	push	{r7, lr}
 80003da:	b082      	sub	sp, #8
 80003dc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80003de:	4b0c      	ldr	r3, [pc, #48]	@ (8000410 <MX_DMA_Init+0x38>)
 80003e0:	695a      	ldr	r2, [r3, #20]
 80003e2:	4b0b      	ldr	r3, [pc, #44]	@ (8000410 <MX_DMA_Init+0x38>)
 80003e4:	2101      	movs	r1, #1
 80003e6:	430a      	orrs	r2, r1
 80003e8:	615a      	str	r2, [r3, #20]
 80003ea:	4b09      	ldr	r3, [pc, #36]	@ (8000410 <MX_DMA_Init+0x38>)
 80003ec:	695b      	ldr	r3, [r3, #20]
 80003ee:	2201      	movs	r2, #1
 80003f0:	4013      	ands	r3, r2
 80003f2:	607b      	str	r3, [r7, #4]
 80003f4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 80003f6:	2200      	movs	r2, #0
 80003f8:	2100      	movs	r1, #0
 80003fa:	200a      	movs	r0, #10
 80003fc:	f000 fb90 	bl	8000b20 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8000400:	200a      	movs	r0, #10
 8000402:	f000 fba2 	bl	8000b4a <HAL_NVIC_EnableIRQ>

}
 8000406:	46c0      	nop			@ (mov r8, r8)
 8000408:	46bd      	mov	sp, r7
 800040a:	b002      	add	sp, #8
 800040c:	bd80      	pop	{r7, pc}
 800040e:	46c0      	nop			@ (mov r8, r8)
 8000410:	40021000 	.word	0x40021000

08000414 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000414:	b590      	push	{r4, r7, lr}
 8000416:	b089      	sub	sp, #36	@ 0x24
 8000418:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800041a:	240c      	movs	r4, #12
 800041c:	193b      	adds	r3, r7, r4
 800041e:	0018      	movs	r0, r3
 8000420:	2314      	movs	r3, #20
 8000422:	001a      	movs	r2, r3
 8000424:	2100      	movs	r1, #0
 8000426:	f002 fe52 	bl	80030ce <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800042a:	4b24      	ldr	r3, [pc, #144]	@ (80004bc <MX_GPIO_Init+0xa8>)
 800042c:	695a      	ldr	r2, [r3, #20]
 800042e:	4b23      	ldr	r3, [pc, #140]	@ (80004bc <MX_GPIO_Init+0xa8>)
 8000430:	2180      	movs	r1, #128	@ 0x80
 8000432:	03c9      	lsls	r1, r1, #15
 8000434:	430a      	orrs	r2, r1
 8000436:	615a      	str	r2, [r3, #20]
 8000438:	4b20      	ldr	r3, [pc, #128]	@ (80004bc <MX_GPIO_Init+0xa8>)
 800043a:	695a      	ldr	r2, [r3, #20]
 800043c:	2380      	movs	r3, #128	@ 0x80
 800043e:	03db      	lsls	r3, r3, #15
 8000440:	4013      	ands	r3, r2
 8000442:	60bb      	str	r3, [r7, #8]
 8000444:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000446:	4b1d      	ldr	r3, [pc, #116]	@ (80004bc <MX_GPIO_Init+0xa8>)
 8000448:	695a      	ldr	r2, [r3, #20]
 800044a:	4b1c      	ldr	r3, [pc, #112]	@ (80004bc <MX_GPIO_Init+0xa8>)
 800044c:	2180      	movs	r1, #128	@ 0x80
 800044e:	0309      	lsls	r1, r1, #12
 8000450:	430a      	orrs	r2, r1
 8000452:	615a      	str	r2, [r3, #20]
 8000454:	4b19      	ldr	r3, [pc, #100]	@ (80004bc <MX_GPIO_Init+0xa8>)
 8000456:	695a      	ldr	r2, [r3, #20]
 8000458:	2380      	movs	r3, #128	@ 0x80
 800045a:	031b      	lsls	r3, r3, #12
 800045c:	4013      	ands	r3, r2
 800045e:	607b      	str	r3, [r7, #4]
 8000460:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000462:	4b16      	ldr	r3, [pc, #88]	@ (80004bc <MX_GPIO_Init+0xa8>)
 8000464:	695a      	ldr	r2, [r3, #20]
 8000466:	4b15      	ldr	r3, [pc, #84]	@ (80004bc <MX_GPIO_Init+0xa8>)
 8000468:	2180      	movs	r1, #128	@ 0x80
 800046a:	0289      	lsls	r1, r1, #10
 800046c:	430a      	orrs	r2, r1
 800046e:	615a      	str	r2, [r3, #20]
 8000470:	4b12      	ldr	r3, [pc, #72]	@ (80004bc <MX_GPIO_Init+0xa8>)
 8000472:	695a      	ldr	r2, [r3, #20]
 8000474:	2380      	movs	r3, #128	@ 0x80
 8000476:	029b      	lsls	r3, r3, #10
 8000478:	4013      	ands	r3, r2
 800047a:	603b      	str	r3, [r7, #0]
 800047c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 800047e:	23c0      	movs	r3, #192	@ 0xc0
 8000480:	009b      	lsls	r3, r3, #2
 8000482:	480f      	ldr	r0, [pc, #60]	@ (80004c0 <MX_GPIO_Init+0xac>)
 8000484:	2200      	movs	r2, #0
 8000486:	0019      	movs	r1, r3
 8000488:	f000 ff02 	bl	8001290 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800048c:	193b      	adds	r3, r7, r4
 800048e:	22c0      	movs	r2, #192	@ 0xc0
 8000490:	0092      	lsls	r2, r2, #2
 8000492:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000494:	193b      	adds	r3, r7, r4
 8000496:	2201      	movs	r2, #1
 8000498:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800049a:	193b      	adds	r3, r7, r4
 800049c:	2200      	movs	r2, #0
 800049e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004a0:	193b      	adds	r3, r7, r4
 80004a2:	2200      	movs	r2, #0
 80004a4:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80004a6:	193b      	adds	r3, r7, r4
 80004a8:	4a05      	ldr	r2, [pc, #20]	@ (80004c0 <MX_GPIO_Init+0xac>)
 80004aa:	0019      	movs	r1, r3
 80004ac:	0010      	movs	r0, r2
 80004ae:	f000 fd7f 	bl	8000fb0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80004b2:	46c0      	nop			@ (mov r8, r8)
 80004b4:	46bd      	mov	sp, r7
 80004b6:	b009      	add	sp, #36	@ 0x24
 80004b8:	bd90      	pop	{r4, r7, pc}
 80004ba:	46c0      	nop			@ (mov r8, r8)
 80004bc:	40021000 	.word	0x40021000
 80004c0:	48000800 	.word	0x48000800

080004c4 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80004c4:	b580      	push	{r7, lr}
 80004c6:	b082      	sub	sp, #8
 80004c8:	af00      	add	r7, sp, #0
 80004ca:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1) {
 80004cc:	687b      	ldr	r3, [r7, #4]
 80004ce:	681b      	ldr	r3, [r3, #0]
 80004d0:	4a07      	ldr	r2, [pc, #28]	@ (80004f0 <HAL_UART_RxCpltCallback+0x2c>)
 80004d2:	4293      	cmp	r3, r2
 80004d4:	d107      	bne.n	80004e6 <HAL_UART_RxCpltCallback+0x22>




        simulate_snake_game();
 80004d6:	f7ff fea3 	bl	8000220 <simulate_snake_game>

        HAL_UART_Receive_DMA(&huart1, frame, sizeof(frame));
 80004da:	4906      	ldr	r1, [pc, #24]	@ (80004f4 <HAL_UART_RxCpltCallback+0x30>)
 80004dc:	4b06      	ldr	r3, [pc, #24]	@ (80004f8 <HAL_UART_RxCpltCallback+0x34>)
 80004de:	2205      	movs	r2, #5
 80004e0:	0018      	movs	r0, r3
 80004e2:	f001 fd22 	bl	8001f2a <HAL_UART_Receive_DMA>
    }
}
 80004e6:	46c0      	nop			@ (mov r8, r8)
 80004e8:	46bd      	mov	sp, r7
 80004ea:	b002      	add	sp, #8
 80004ec:	bd80      	pop	{r7, pc}
 80004ee:	46c0      	nop			@ (mov r8, r8)
 80004f0:	40013800 	.word	0x40013800
 80004f4:	200000f4 	.word	0x200000f4
 80004f8:	20000028 	.word	0x20000028

080004fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000500:	b672      	cpsid	i
}
 8000502:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000504:	46c0      	nop			@ (mov r8, r8)
 8000506:	e7fd      	b.n	8000504 <Error_Handler+0x8>

08000508 <crc16_ccitt_snake>:



// Функція обчислення CRC-16-CCITT для пакету змійки (поліном 0x1021, початкове значення 0xFFFF)
// Обчислення CRC-16-CCITT для пакету змійки
uint16_t crc16_ccitt_snake(const uint8_t *data, uint16_t len, uint8_t cmd, uint8_t frog_x, uint8_t frog_y) {
 8000508:	b590      	push	{r4, r7, lr}
 800050a:	b085      	sub	sp, #20
 800050c:	af00      	add	r7, sp, #0
 800050e:	6078      	str	r0, [r7, #4]
 8000510:	000c      	movs	r4, r1
 8000512:	0010      	movs	r0, r2
 8000514:	0019      	movs	r1, r3
 8000516:	1cbb      	adds	r3, r7, #2
 8000518:	1c22      	adds	r2, r4, #0
 800051a:	801a      	strh	r2, [r3, #0]
 800051c:	1c7b      	adds	r3, r7, #1
 800051e:	1c02      	adds	r2, r0, #0
 8000520:	701a      	strb	r2, [r3, #0]
 8000522:	003b      	movs	r3, r7
 8000524:	1c0a      	adds	r2, r1, #0
 8000526:	701a      	strb	r2, [r3, #0]
    uint16_t crc = 0xFFFF;
 8000528:	210e      	movs	r1, #14
 800052a:	187b      	adds	r3, r7, r1
 800052c:	2201      	movs	r2, #1
 800052e:	4252      	negs	r2, r2
 8000530:	801a      	strh	r2, [r3, #0]
    crc ^= ((uint16_t)cmd << 8);
 8000532:	1c7b      	adds	r3, r7, #1
 8000534:	781b      	ldrb	r3, [r3, #0]
 8000536:	021b      	lsls	r3, r3, #8
 8000538:	b21a      	sxth	r2, r3
 800053a:	187b      	adds	r3, r7, r1
 800053c:	2000      	movs	r0, #0
 800053e:	5e1b      	ldrsh	r3, [r3, r0]
 8000540:	4053      	eors	r3, r2
 8000542:	b21a      	sxth	r2, r3
 8000544:	187b      	adds	r3, r7, r1
 8000546:	801a      	strh	r2, [r3, #0]
    crc ^= (((uint16_t)frog_x << 8) | frog_y);
 8000548:	003b      	movs	r3, r7
 800054a:	781b      	ldrb	r3, [r3, #0]
 800054c:	021b      	lsls	r3, r3, #8
 800054e:	b21a      	sxth	r2, r3
 8000550:	2320      	movs	r3, #32
 8000552:	18fb      	adds	r3, r7, r3
 8000554:	781b      	ldrb	r3, [r3, #0]
 8000556:	b21b      	sxth	r3, r3
 8000558:	4313      	orrs	r3, r2
 800055a:	b21a      	sxth	r2, r3
 800055c:	187b      	adds	r3, r7, r1
 800055e:	2000      	movs	r0, #0
 8000560:	5e1b      	ldrsh	r3, [r3, r0]
 8000562:	4053      	eors	r3, r2
 8000564:	b21a      	sxth	r2, r3
 8000566:	187b      	adds	r3, r7, r1
 8000568:	801a      	strh	r2, [r3, #0]
    for (uint16_t i = 0; i < len; i++) {
 800056a:	230c      	movs	r3, #12
 800056c:	18fb      	adds	r3, r7, r3
 800056e:	2200      	movs	r2, #0
 8000570:	801a      	strh	r2, [r3, #0]
 8000572:	e03b      	b.n	80005ec <crc16_ccitt_snake+0xe4>
        crc ^= ((uint16_t)data[i] << 8);
 8000574:	230c      	movs	r3, #12
 8000576:	18fb      	adds	r3, r7, r3
 8000578:	881b      	ldrh	r3, [r3, #0]
 800057a:	687a      	ldr	r2, [r7, #4]
 800057c:	18d3      	adds	r3, r2, r3
 800057e:	781b      	ldrb	r3, [r3, #0]
 8000580:	021b      	lsls	r3, r3, #8
 8000582:	b21a      	sxth	r2, r3
 8000584:	210e      	movs	r1, #14
 8000586:	187b      	adds	r3, r7, r1
 8000588:	2000      	movs	r0, #0
 800058a:	5e1b      	ldrsh	r3, [r3, r0]
 800058c:	4053      	eors	r3, r2
 800058e:	b21a      	sxth	r2, r3
 8000590:	187b      	adds	r3, r7, r1
 8000592:	801a      	strh	r2, [r3, #0]
        for (uint8_t j = 0; j < 8; j++) {
 8000594:	230b      	movs	r3, #11
 8000596:	18fb      	adds	r3, r7, r3
 8000598:	2200      	movs	r2, #0
 800059a:	701a      	strb	r2, [r3, #0]
 800059c:	e01b      	b.n	80005d6 <crc16_ccitt_snake+0xce>
            if (crc & 0x8000)
 800059e:	210e      	movs	r1, #14
 80005a0:	187b      	adds	r3, r7, r1
 80005a2:	2200      	movs	r2, #0
 80005a4:	5e9b      	ldrsh	r3, [r3, r2]
 80005a6:	2b00      	cmp	r3, #0
 80005a8:	da09      	bge.n	80005be <crc16_ccitt_snake+0xb6>
                crc = (crc << 1) ^ 0x1021;
 80005aa:	187b      	adds	r3, r7, r1
 80005ac:	881b      	ldrh	r3, [r3, #0]
 80005ae:	005b      	lsls	r3, r3, #1
 80005b0:	b21b      	sxth	r3, r3
 80005b2:	4a15      	ldr	r2, [pc, #84]	@ (8000608 <crc16_ccitt_snake+0x100>)
 80005b4:	4053      	eors	r3, r2
 80005b6:	b21a      	sxth	r2, r3
 80005b8:	187b      	adds	r3, r7, r1
 80005ba:	801a      	strh	r2, [r3, #0]
 80005bc:	e005      	b.n	80005ca <crc16_ccitt_snake+0xc2>
            else
                crc <<= 1;
 80005be:	230e      	movs	r3, #14
 80005c0:	18fa      	adds	r2, r7, r3
 80005c2:	18fb      	adds	r3, r7, r3
 80005c4:	881b      	ldrh	r3, [r3, #0]
 80005c6:	18db      	adds	r3, r3, r3
 80005c8:	8013      	strh	r3, [r2, #0]
        for (uint8_t j = 0; j < 8; j++) {
 80005ca:	210b      	movs	r1, #11
 80005cc:	187b      	adds	r3, r7, r1
 80005ce:	781a      	ldrb	r2, [r3, #0]
 80005d0:	187b      	adds	r3, r7, r1
 80005d2:	3201      	adds	r2, #1
 80005d4:	701a      	strb	r2, [r3, #0]
 80005d6:	230b      	movs	r3, #11
 80005d8:	18fb      	adds	r3, r7, r3
 80005da:	781b      	ldrb	r3, [r3, #0]
 80005dc:	2b07      	cmp	r3, #7
 80005de:	d9de      	bls.n	800059e <crc16_ccitt_snake+0x96>
    for (uint16_t i = 0; i < len; i++) {
 80005e0:	210c      	movs	r1, #12
 80005e2:	187b      	adds	r3, r7, r1
 80005e4:	881a      	ldrh	r2, [r3, #0]
 80005e6:	187b      	adds	r3, r7, r1
 80005e8:	3201      	adds	r2, #1
 80005ea:	801a      	strh	r2, [r3, #0]
 80005ec:	230c      	movs	r3, #12
 80005ee:	18fa      	adds	r2, r7, r3
 80005f0:	1cbb      	adds	r3, r7, #2
 80005f2:	8812      	ldrh	r2, [r2, #0]
 80005f4:	881b      	ldrh	r3, [r3, #0]
 80005f6:	429a      	cmp	r2, r3
 80005f8:	d3bc      	bcc.n	8000574 <crc16_ccitt_snake+0x6c>
        }
    }
    return crc;
 80005fa:	230e      	movs	r3, #14
 80005fc:	18fb      	adds	r3, r7, r3
 80005fe:	881b      	ldrh	r3, [r3, #0]
}
 8000600:	0018      	movs	r0, r3
 8000602:	46bd      	mov	sp, r7
 8000604:	b005      	add	sp, #20
 8000606:	bd90      	pop	{r4, r7, pc}
 8000608:	00001021 	.word	0x00001021

0800060c <encode_frame_snake>:
    }
    return crc;
}

//функція кодування пакету змії
uint16_t encode_frame_snake(const uint8_t *payload, uint8_t payload_len, uint8_t *frame, uint8_t cmd_byte, uint8_t frog_x, uint8_t frog_y) {
 800060c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800060e:	b089      	sub	sp, #36	@ 0x24
 8000610:	af02      	add	r7, sp, #8
 8000612:	60f8      	str	r0, [r7, #12]
 8000614:	0008      	movs	r0, r1
 8000616:	607a      	str	r2, [r7, #4]
 8000618:	0019      	movs	r1, r3
 800061a:	240b      	movs	r4, #11
 800061c:	193b      	adds	r3, r7, r4
 800061e:	1c02      	adds	r2, r0, #0
 8000620:	701a      	strb	r2, [r3, #0]
 8000622:	200a      	movs	r0, #10
 8000624:	183b      	adds	r3, r7, r0
 8000626:	1c0a      	adds	r2, r1, #0
 8000628:	701a      	strb	r2, [r3, #0]
    frame[0] = START_BYTE;
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	227e      	movs	r2, #126	@ 0x7e
 800062e:	701a      	strb	r2, [r3, #0]
    frame[1] = cmd_byte;
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	3301      	adds	r3, #1
 8000634:	183a      	adds	r2, r7, r0
 8000636:	7812      	ldrb	r2, [r2, #0]
 8000638:	701a      	strb	r2, [r3, #0]
    frame[2] = payload_len;
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	3302      	adds	r3, #2
 800063e:	193a      	adds	r2, r7, r4
 8000640:	7812      	ldrb	r2, [r2, #0]
 8000642:	701a      	strb	r2, [r3, #0]

    memcpy(&frame[3], payload, payload_len);
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	1cd8      	adds	r0, r3, #3
 8000648:	0026      	movs	r6, r4
 800064a:	19bb      	adds	r3, r7, r6
 800064c:	781a      	ldrb	r2, [r3, #0]
 800064e:	68fb      	ldr	r3, [r7, #12]
 8000650:	0019      	movs	r1, r3
 8000652:	f002 fd69 	bl	8003128 <memcpy>
    frame[3 + payload_len] = frog_x;
 8000656:	19bb      	adds	r3, r7, r6
 8000658:	781b      	ldrb	r3, [r3, #0]
 800065a:	3303      	adds	r3, #3
 800065c:	001a      	movs	r2, r3
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	189a      	adds	r2, r3, r2
 8000662:	2528      	movs	r5, #40	@ 0x28
 8000664:	2008      	movs	r0, #8
 8000666:	182b      	adds	r3, r5, r0
 8000668:	19db      	adds	r3, r3, r7
 800066a:	781b      	ldrb	r3, [r3, #0]
 800066c:	7013      	strb	r3, [r2, #0]
    frame[4 + payload_len] = frog_y;
 800066e:	19bb      	adds	r3, r7, r6
 8000670:	781b      	ldrb	r3, [r3, #0]
 8000672:	3304      	adds	r3, #4
 8000674:	001a      	movs	r2, r3
 8000676:	687b      	ldr	r3, [r7, #4]
 8000678:	189b      	adds	r3, r3, r2
 800067a:	222c      	movs	r2, #44	@ 0x2c
 800067c:	1812      	adds	r2, r2, r0
 800067e:	19d2      	adds	r2, r2, r7
 8000680:	7812      	ldrb	r2, [r2, #0]
 8000682:	701a      	strb	r2, [r3, #0]
    uint16_t crc = crc16_ccitt_snake(payload, payload_len, cmd_byte, frog_x, frog_y);
 8000684:	19bb      	adds	r3, r7, r6
 8000686:	781b      	ldrb	r3, [r3, #0]
 8000688:	b299      	uxth	r1, r3
 800068a:	2316      	movs	r3, #22
 800068c:	18fc      	adds	r4, r7, r3
 800068e:	0002      	movs	r2, r0
 8000690:	182b      	adds	r3, r5, r0
 8000692:	19db      	adds	r3, r3, r7
 8000694:	781d      	ldrb	r5, [r3, #0]
 8000696:	200a      	movs	r0, #10
 8000698:	183b      	adds	r3, r7, r0
 800069a:	781b      	ldrb	r3, [r3, #0]
 800069c:	469c      	mov	ip, r3
 800069e:	68f8      	ldr	r0, [r7, #12]
 80006a0:	232c      	movs	r3, #44	@ 0x2c
 80006a2:	189b      	adds	r3, r3, r2
 80006a4:	19db      	adds	r3, r3, r7
 80006a6:	781b      	ldrb	r3, [r3, #0]
 80006a8:	9300      	str	r3, [sp, #0]
 80006aa:	002b      	movs	r3, r5
 80006ac:	4662      	mov	r2, ip
 80006ae:	f7ff ff2b 	bl	8000508 <crc16_ccitt_snake>
 80006b2:	0003      	movs	r3, r0
 80006b4:	8023      	strh	r3, [r4, #0]
    frame[5 + payload_len] = (crc >> 8) & 0xFF;
 80006b6:	2016      	movs	r0, #22
 80006b8:	183b      	adds	r3, r7, r0
 80006ba:	881b      	ldrh	r3, [r3, #0]
 80006bc:	0a1b      	lsrs	r3, r3, #8
 80006be:	b29a      	uxth	r2, r3
 80006c0:	19bb      	adds	r3, r7, r6
 80006c2:	781b      	ldrb	r3, [r3, #0]
 80006c4:	3305      	adds	r3, #5
 80006c6:	0019      	movs	r1, r3
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	185b      	adds	r3, r3, r1
 80006cc:	b2d2      	uxtb	r2, r2
 80006ce:	701a      	strb	r2, [r3, #0]
    frame[6 + payload_len] = crc & 0xFF;
 80006d0:	19bb      	adds	r3, r7, r6
 80006d2:	781b      	ldrb	r3, [r3, #0]
 80006d4:	3306      	adds	r3, #6
 80006d6:	001a      	movs	r2, r3
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	189b      	adds	r3, r3, r2
 80006dc:	183a      	adds	r2, r7, r0
 80006de:	8812      	ldrh	r2, [r2, #0]
 80006e0:	b2d2      	uxtb	r2, r2
 80006e2:	701a      	strb	r2, [r3, #0]

    // Загальна довжина пакету = 1 (START) + 1 (CMD) + 1 (payload_len) + payload_len + 1 (frog_x) + 1 (frog_y) + 2 (CRC) = payload_len + 7
    return (uint8_t)(7 + payload_len);
 80006e4:	19bb      	adds	r3, r7, r6
 80006e6:	781b      	ldrb	r3, [r3, #0]
 80006e8:	3307      	adds	r3, #7
 80006ea:	b2db      	uxtb	r3, r3
}
 80006ec:	0018      	movs	r0, r3
 80006ee:	46bd      	mov	sp, r7
 80006f0:	b007      	add	sp, #28
 80006f2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080006f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b082      	sub	sp, #8
 80006f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006fa:	4b0f      	ldr	r3, [pc, #60]	@ (8000738 <HAL_MspInit+0x44>)
 80006fc:	699a      	ldr	r2, [r3, #24]
 80006fe:	4b0e      	ldr	r3, [pc, #56]	@ (8000738 <HAL_MspInit+0x44>)
 8000700:	2101      	movs	r1, #1
 8000702:	430a      	orrs	r2, r1
 8000704:	619a      	str	r2, [r3, #24]
 8000706:	4b0c      	ldr	r3, [pc, #48]	@ (8000738 <HAL_MspInit+0x44>)
 8000708:	699b      	ldr	r3, [r3, #24]
 800070a:	2201      	movs	r2, #1
 800070c:	4013      	ands	r3, r2
 800070e:	607b      	str	r3, [r7, #4]
 8000710:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000712:	4b09      	ldr	r3, [pc, #36]	@ (8000738 <HAL_MspInit+0x44>)
 8000714:	69da      	ldr	r2, [r3, #28]
 8000716:	4b08      	ldr	r3, [pc, #32]	@ (8000738 <HAL_MspInit+0x44>)
 8000718:	2180      	movs	r1, #128	@ 0x80
 800071a:	0549      	lsls	r1, r1, #21
 800071c:	430a      	orrs	r2, r1
 800071e:	61da      	str	r2, [r3, #28]
 8000720:	4b05      	ldr	r3, [pc, #20]	@ (8000738 <HAL_MspInit+0x44>)
 8000722:	69da      	ldr	r2, [r3, #28]
 8000724:	2380      	movs	r3, #128	@ 0x80
 8000726:	055b      	lsls	r3, r3, #21
 8000728:	4013      	ands	r3, r2
 800072a:	603b      	str	r3, [r7, #0]
 800072c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800072e:	46c0      	nop			@ (mov r8, r8)
 8000730:	46bd      	mov	sp, r7
 8000732:	b002      	add	sp, #8
 8000734:	bd80      	pop	{r7, pc}
 8000736:	46c0      	nop			@ (mov r8, r8)
 8000738:	40021000 	.word	0x40021000

0800073c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800073c:	b590      	push	{r4, r7, lr}
 800073e:	b08b      	sub	sp, #44	@ 0x2c
 8000740:	af00      	add	r7, sp, #0
 8000742:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000744:	2414      	movs	r4, #20
 8000746:	193b      	adds	r3, r7, r4
 8000748:	0018      	movs	r0, r3
 800074a:	2314      	movs	r3, #20
 800074c:	001a      	movs	r2, r3
 800074e:	2100      	movs	r1, #0
 8000750:	f002 fcbd 	bl	80030ce <memset>
  if(huart->Instance==USART1)
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	4a34      	ldr	r2, [pc, #208]	@ (800082c <HAL_UART_MspInit+0xf0>)
 800075a:	4293      	cmp	r3, r2
 800075c:	d161      	bne.n	8000822 <HAL_UART_MspInit+0xe6>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800075e:	4b34      	ldr	r3, [pc, #208]	@ (8000830 <HAL_UART_MspInit+0xf4>)
 8000760:	699a      	ldr	r2, [r3, #24]
 8000762:	4b33      	ldr	r3, [pc, #204]	@ (8000830 <HAL_UART_MspInit+0xf4>)
 8000764:	2180      	movs	r1, #128	@ 0x80
 8000766:	01c9      	lsls	r1, r1, #7
 8000768:	430a      	orrs	r2, r1
 800076a:	619a      	str	r2, [r3, #24]
 800076c:	4b30      	ldr	r3, [pc, #192]	@ (8000830 <HAL_UART_MspInit+0xf4>)
 800076e:	699a      	ldr	r2, [r3, #24]
 8000770:	2380      	movs	r3, #128	@ 0x80
 8000772:	01db      	lsls	r3, r3, #7
 8000774:	4013      	ands	r3, r2
 8000776:	613b      	str	r3, [r7, #16]
 8000778:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800077a:	4b2d      	ldr	r3, [pc, #180]	@ (8000830 <HAL_UART_MspInit+0xf4>)
 800077c:	695a      	ldr	r2, [r3, #20]
 800077e:	4b2c      	ldr	r3, [pc, #176]	@ (8000830 <HAL_UART_MspInit+0xf4>)
 8000780:	2180      	movs	r1, #128	@ 0x80
 8000782:	0289      	lsls	r1, r1, #10
 8000784:	430a      	orrs	r2, r1
 8000786:	615a      	str	r2, [r3, #20]
 8000788:	4b29      	ldr	r3, [pc, #164]	@ (8000830 <HAL_UART_MspInit+0xf4>)
 800078a:	695a      	ldr	r2, [r3, #20]
 800078c:	2380      	movs	r3, #128	@ 0x80
 800078e:	029b      	lsls	r3, r3, #10
 8000790:	4013      	ands	r3, r2
 8000792:	60fb      	str	r3, [r7, #12]
 8000794:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000796:	193b      	adds	r3, r7, r4
 8000798:	22c0      	movs	r2, #192	@ 0xc0
 800079a:	00d2      	lsls	r2, r2, #3
 800079c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800079e:	0021      	movs	r1, r4
 80007a0:	187b      	adds	r3, r7, r1
 80007a2:	2202      	movs	r2, #2
 80007a4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007a6:	187b      	adds	r3, r7, r1
 80007a8:	2200      	movs	r2, #0
 80007aa:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80007ac:	187b      	adds	r3, r7, r1
 80007ae:	2203      	movs	r2, #3
 80007b0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 80007b2:	187b      	adds	r3, r7, r1
 80007b4:	2201      	movs	r2, #1
 80007b6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007b8:	187a      	adds	r2, r7, r1
 80007ba:	2390      	movs	r3, #144	@ 0x90
 80007bc:	05db      	lsls	r3, r3, #23
 80007be:	0011      	movs	r1, r2
 80007c0:	0018      	movs	r0, r3
 80007c2:	f000 fbf5 	bl	8000fb0 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel3;
 80007c6:	4b1b      	ldr	r3, [pc, #108]	@ (8000834 <HAL_UART_MspInit+0xf8>)
 80007c8:	4a1b      	ldr	r2, [pc, #108]	@ (8000838 <HAL_UART_MspInit+0xfc>)
 80007ca:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80007cc:	4b19      	ldr	r3, [pc, #100]	@ (8000834 <HAL_UART_MspInit+0xf8>)
 80007ce:	2200      	movs	r2, #0
 80007d0:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80007d2:	4b18      	ldr	r3, [pc, #96]	@ (8000834 <HAL_UART_MspInit+0xf8>)
 80007d4:	2200      	movs	r2, #0
 80007d6:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80007d8:	4b16      	ldr	r3, [pc, #88]	@ (8000834 <HAL_UART_MspInit+0xf8>)
 80007da:	2280      	movs	r2, #128	@ 0x80
 80007dc:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80007de:	4b15      	ldr	r3, [pc, #84]	@ (8000834 <HAL_UART_MspInit+0xf8>)
 80007e0:	2200      	movs	r2, #0
 80007e2:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80007e4:	4b13      	ldr	r3, [pc, #76]	@ (8000834 <HAL_UART_MspInit+0xf8>)
 80007e6:	2200      	movs	r2, #0
 80007e8:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 80007ea:	4b12      	ldr	r3, [pc, #72]	@ (8000834 <HAL_UART_MspInit+0xf8>)
 80007ec:	2220      	movs	r2, #32
 80007ee:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80007f0:	4b10      	ldr	r3, [pc, #64]	@ (8000834 <HAL_UART_MspInit+0xf8>)
 80007f2:	2200      	movs	r2, #0
 80007f4:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80007f6:	4b0f      	ldr	r3, [pc, #60]	@ (8000834 <HAL_UART_MspInit+0xf8>)
 80007f8:	0018      	movs	r0, r3
 80007fa:	f000 f9c3 	bl	8000b84 <HAL_DMA_Init>
 80007fe:	1e03      	subs	r3, r0, #0
 8000800:	d001      	beq.n	8000806 <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 8000802:	f7ff fe7b 	bl	80004fc <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	4a0a      	ldr	r2, [pc, #40]	@ (8000834 <HAL_UART_MspInit+0xf8>)
 800080a:	675a      	str	r2, [r3, #116]	@ 0x74
 800080c:	4b09      	ldr	r3, [pc, #36]	@ (8000834 <HAL_UART_MspInit+0xf8>)
 800080e:	687a      	ldr	r2, [r7, #4]
 8000810:	625a      	str	r2, [r3, #36]	@ 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000812:	2200      	movs	r2, #0
 8000814:	2100      	movs	r1, #0
 8000816:	201b      	movs	r0, #27
 8000818:	f000 f982 	bl	8000b20 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800081c:	201b      	movs	r0, #27
 800081e:	f000 f994 	bl	8000b4a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000822:	46c0      	nop			@ (mov r8, r8)
 8000824:	46bd      	mov	sp, r7
 8000826:	b00b      	add	sp, #44	@ 0x2c
 8000828:	bd90      	pop	{r4, r7, pc}
 800082a:	46c0      	nop			@ (mov r8, r8)
 800082c:	40013800 	.word	0x40013800
 8000830:	40021000 	.word	0x40021000
 8000834:	200000b0 	.word	0x200000b0
 8000838:	40020030 	.word	0x40020030

0800083c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000840:	46c0      	nop			@ (mov r8, r8)
 8000842:	e7fd      	b.n	8000840 <NMI_Handler+0x4>

08000844 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000848:	46c0      	nop			@ (mov r8, r8)
 800084a:	e7fd      	b.n	8000848 <HardFault_Handler+0x4>

0800084c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000850:	46c0      	nop			@ (mov r8, r8)
 8000852:	46bd      	mov	sp, r7
 8000854:	bd80      	pop	{r7, pc}

08000856 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000856:	b580      	push	{r7, lr}
 8000858:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800085a:	46c0      	nop			@ (mov r8, r8)
 800085c:	46bd      	mov	sp, r7
 800085e:	bd80      	pop	{r7, pc}

08000860 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000864:	f000 f894 	bl	8000990 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000868:	46c0      	nop			@ (mov r8, r8)
 800086a:	46bd      	mov	sp, r7
 800086c:	bd80      	pop	{r7, pc}
	...

08000870 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8000874:	4b03      	ldr	r3, [pc, #12]	@ (8000884 <DMA1_Channel2_3_IRQHandler+0x14>)
 8000876:	0018      	movs	r0, r3
 8000878:	f000 faaf 	bl	8000dda <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 800087c:	46c0      	nop			@ (mov r8, r8)
 800087e:	46bd      	mov	sp, r7
 8000880:	bd80      	pop	{r7, pc}
 8000882:	46c0      	nop			@ (mov r8, r8)
 8000884:	200000b0 	.word	0x200000b0

08000888 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800088c:	4b03      	ldr	r3, [pc, #12]	@ (800089c <USART1_IRQHandler+0x14>)
 800088e:	0018      	movs	r0, r3
 8000890:	f001 fba2 	bl	8001fd8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000894:	46c0      	nop			@ (mov r8, r8)
 8000896:	46bd      	mov	sp, r7
 8000898:	bd80      	pop	{r7, pc}
 800089a:	46c0      	nop			@ (mov r8, r8)
 800089c:	20000028 	.word	0x20000028

080008a0 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80008a4:	46c0      	nop			@ (mov r8, r8)
 80008a6:	46bd      	mov	sp, r7
 80008a8:	bd80      	pop	{r7, pc}
	...

080008ac <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80008ac:	480d      	ldr	r0, [pc, #52]	@ (80008e4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80008ae:	4685      	mov	sp, r0
  
  /* Call the clock system initialization function.*/
  bl  SystemInit
 80008b0:	f7ff fff6 	bl	80008a0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80008b4:	480c      	ldr	r0, [pc, #48]	@ (80008e8 <LoopForever+0x6>)
  ldr r1, =_edata
 80008b6:	490d      	ldr	r1, [pc, #52]	@ (80008ec <LoopForever+0xa>)
  ldr r2, =_sidata
 80008b8:	4a0d      	ldr	r2, [pc, #52]	@ (80008f0 <LoopForever+0xe>)
  movs r3, #0
 80008ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80008bc:	e002      	b.n	80008c4 <LoopCopyDataInit>

080008be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80008be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80008c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80008c2:	3304      	adds	r3, #4

080008c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80008c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80008c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80008c8:	d3f9      	bcc.n	80008be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80008ca:	4a0a      	ldr	r2, [pc, #40]	@ (80008f4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80008cc:	4c0a      	ldr	r4, [pc, #40]	@ (80008f8 <LoopForever+0x16>)
  movs r3, #0
 80008ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80008d0:	e001      	b.n	80008d6 <LoopFillZerobss>

080008d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80008d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80008d4:	3204      	adds	r2, #4

080008d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80008d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80008d8:	d3fb      	bcc.n	80008d2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80008da:	f002 fc01 	bl	80030e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80008de:	f7ff fcd1 	bl	8000284 <main>

080008e2 <LoopForever>:

LoopForever:
    b LoopForever
 80008e2:	e7fe      	b.n	80008e2 <LoopForever>
  ldr   r0, =_estack
 80008e4:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80008e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80008ec:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80008f0:	0800319c 	.word	0x0800319c
  ldr r2, =_sbss
 80008f4:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80008f8:	20000100 	.word	0x20000100

080008fc <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80008fc:	e7fe      	b.n	80008fc <ADC1_COMP_IRQHandler>
	...

08000900 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000904:	4b07      	ldr	r3, [pc, #28]	@ (8000924 <HAL_Init+0x24>)
 8000906:	681a      	ldr	r2, [r3, #0]
 8000908:	4b06      	ldr	r3, [pc, #24]	@ (8000924 <HAL_Init+0x24>)
 800090a:	2110      	movs	r1, #16
 800090c:	430a      	orrs	r2, r1
 800090e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000910:	2003      	movs	r0, #3
 8000912:	f000 f809 	bl	8000928 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000916:	f7ff feed 	bl	80006f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800091a:	2300      	movs	r3, #0
}
 800091c:	0018      	movs	r0, r3
 800091e:	46bd      	mov	sp, r7
 8000920:	bd80      	pop	{r7, pc}
 8000922:	46c0      	nop			@ (mov r8, r8)
 8000924:	40022000 	.word	0x40022000

08000928 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000928:	b590      	push	{r4, r7, lr}
 800092a:	b083      	sub	sp, #12
 800092c:	af00      	add	r7, sp, #0
 800092e:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000930:	4b14      	ldr	r3, [pc, #80]	@ (8000984 <HAL_InitTick+0x5c>)
 8000932:	681c      	ldr	r4, [r3, #0]
 8000934:	4b14      	ldr	r3, [pc, #80]	@ (8000988 <HAL_InitTick+0x60>)
 8000936:	781b      	ldrb	r3, [r3, #0]
 8000938:	0019      	movs	r1, r3
 800093a:	23fa      	movs	r3, #250	@ 0xfa
 800093c:	0098      	lsls	r0, r3, #2
 800093e:	f7ff fbe3 	bl	8000108 <__udivsi3>
 8000942:	0003      	movs	r3, r0
 8000944:	0019      	movs	r1, r3
 8000946:	0020      	movs	r0, r4
 8000948:	f7ff fbde 	bl	8000108 <__udivsi3>
 800094c:	0003      	movs	r3, r0
 800094e:	0018      	movs	r0, r3
 8000950:	f000 f90b 	bl	8000b6a <HAL_SYSTICK_Config>
 8000954:	1e03      	subs	r3, r0, #0
 8000956:	d001      	beq.n	800095c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000958:	2301      	movs	r3, #1
 800095a:	e00f      	b.n	800097c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	2b03      	cmp	r3, #3
 8000960:	d80b      	bhi.n	800097a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000962:	6879      	ldr	r1, [r7, #4]
 8000964:	2301      	movs	r3, #1
 8000966:	425b      	negs	r3, r3
 8000968:	2200      	movs	r2, #0
 800096a:	0018      	movs	r0, r3
 800096c:	f000 f8d8 	bl	8000b20 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000970:	4b06      	ldr	r3, [pc, #24]	@ (800098c <HAL_InitTick+0x64>)
 8000972:	687a      	ldr	r2, [r7, #4]
 8000974:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000976:	2300      	movs	r3, #0
 8000978:	e000      	b.n	800097c <HAL_InitTick+0x54>
    return HAL_ERROR;
 800097a:	2301      	movs	r3, #1
}
 800097c:	0018      	movs	r0, r3
 800097e:	46bd      	mov	sp, r7
 8000980:	b003      	add	sp, #12
 8000982:	bd90      	pop	{r4, r7, pc}
 8000984:	20000000 	.word	0x20000000
 8000988:	20000008 	.word	0x20000008
 800098c:	20000004 	.word	0x20000004

08000990 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000994:	4b05      	ldr	r3, [pc, #20]	@ (80009ac <HAL_IncTick+0x1c>)
 8000996:	781b      	ldrb	r3, [r3, #0]
 8000998:	001a      	movs	r2, r3
 800099a:	4b05      	ldr	r3, [pc, #20]	@ (80009b0 <HAL_IncTick+0x20>)
 800099c:	681b      	ldr	r3, [r3, #0]
 800099e:	18d2      	adds	r2, r2, r3
 80009a0:	4b03      	ldr	r3, [pc, #12]	@ (80009b0 <HAL_IncTick+0x20>)
 80009a2:	601a      	str	r2, [r3, #0]
}
 80009a4:	46c0      	nop			@ (mov r8, r8)
 80009a6:	46bd      	mov	sp, r7
 80009a8:	bd80      	pop	{r7, pc}
 80009aa:	46c0      	nop			@ (mov r8, r8)
 80009ac:	20000008 	.word	0x20000008
 80009b0:	200000fc 	.word	0x200000fc

080009b4 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	af00      	add	r7, sp, #0
  return uwTick;
 80009b8:	4b02      	ldr	r3, [pc, #8]	@ (80009c4 <HAL_GetTick+0x10>)
 80009ba:	681b      	ldr	r3, [r3, #0]
}
 80009bc:	0018      	movs	r0, r3
 80009be:	46bd      	mov	sp, r7
 80009c0:	bd80      	pop	{r7, pc}
 80009c2:	46c0      	nop			@ (mov r8, r8)
 80009c4:	200000fc 	.word	0x200000fc

080009c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b082      	sub	sp, #8
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	0002      	movs	r2, r0
 80009d0:	1dfb      	adds	r3, r7, #7
 80009d2:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80009d4:	1dfb      	adds	r3, r7, #7
 80009d6:	781b      	ldrb	r3, [r3, #0]
 80009d8:	2b7f      	cmp	r3, #127	@ 0x7f
 80009da:	d809      	bhi.n	80009f0 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80009dc:	1dfb      	adds	r3, r7, #7
 80009de:	781b      	ldrb	r3, [r3, #0]
 80009e0:	001a      	movs	r2, r3
 80009e2:	231f      	movs	r3, #31
 80009e4:	401a      	ands	r2, r3
 80009e6:	4b04      	ldr	r3, [pc, #16]	@ (80009f8 <__NVIC_EnableIRQ+0x30>)
 80009e8:	2101      	movs	r1, #1
 80009ea:	4091      	lsls	r1, r2
 80009ec:	000a      	movs	r2, r1
 80009ee:	601a      	str	r2, [r3, #0]
  }
}
 80009f0:	46c0      	nop			@ (mov r8, r8)
 80009f2:	46bd      	mov	sp, r7
 80009f4:	b002      	add	sp, #8
 80009f6:	bd80      	pop	{r7, pc}
 80009f8:	e000e100 	.word	0xe000e100

080009fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80009fc:	b590      	push	{r4, r7, lr}
 80009fe:	b083      	sub	sp, #12
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	0002      	movs	r2, r0
 8000a04:	6039      	str	r1, [r7, #0]
 8000a06:	1dfb      	adds	r3, r7, #7
 8000a08:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000a0a:	1dfb      	adds	r3, r7, #7
 8000a0c:	781b      	ldrb	r3, [r3, #0]
 8000a0e:	2b7f      	cmp	r3, #127	@ 0x7f
 8000a10:	d828      	bhi.n	8000a64 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a12:	4a2f      	ldr	r2, [pc, #188]	@ (8000ad0 <__NVIC_SetPriority+0xd4>)
 8000a14:	1dfb      	adds	r3, r7, #7
 8000a16:	781b      	ldrb	r3, [r3, #0]
 8000a18:	b25b      	sxtb	r3, r3
 8000a1a:	089b      	lsrs	r3, r3, #2
 8000a1c:	33c0      	adds	r3, #192	@ 0xc0
 8000a1e:	009b      	lsls	r3, r3, #2
 8000a20:	589b      	ldr	r3, [r3, r2]
 8000a22:	1dfa      	adds	r2, r7, #7
 8000a24:	7812      	ldrb	r2, [r2, #0]
 8000a26:	0011      	movs	r1, r2
 8000a28:	2203      	movs	r2, #3
 8000a2a:	400a      	ands	r2, r1
 8000a2c:	00d2      	lsls	r2, r2, #3
 8000a2e:	21ff      	movs	r1, #255	@ 0xff
 8000a30:	4091      	lsls	r1, r2
 8000a32:	000a      	movs	r2, r1
 8000a34:	43d2      	mvns	r2, r2
 8000a36:	401a      	ands	r2, r3
 8000a38:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000a3a:	683b      	ldr	r3, [r7, #0]
 8000a3c:	019b      	lsls	r3, r3, #6
 8000a3e:	22ff      	movs	r2, #255	@ 0xff
 8000a40:	401a      	ands	r2, r3
 8000a42:	1dfb      	adds	r3, r7, #7
 8000a44:	781b      	ldrb	r3, [r3, #0]
 8000a46:	0018      	movs	r0, r3
 8000a48:	2303      	movs	r3, #3
 8000a4a:	4003      	ands	r3, r0
 8000a4c:	00db      	lsls	r3, r3, #3
 8000a4e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a50:	481f      	ldr	r0, [pc, #124]	@ (8000ad0 <__NVIC_SetPriority+0xd4>)
 8000a52:	1dfb      	adds	r3, r7, #7
 8000a54:	781b      	ldrb	r3, [r3, #0]
 8000a56:	b25b      	sxtb	r3, r3
 8000a58:	089b      	lsrs	r3, r3, #2
 8000a5a:	430a      	orrs	r2, r1
 8000a5c:	33c0      	adds	r3, #192	@ 0xc0
 8000a5e:	009b      	lsls	r3, r3, #2
 8000a60:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000a62:	e031      	b.n	8000ac8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a64:	4a1b      	ldr	r2, [pc, #108]	@ (8000ad4 <__NVIC_SetPriority+0xd8>)
 8000a66:	1dfb      	adds	r3, r7, #7
 8000a68:	781b      	ldrb	r3, [r3, #0]
 8000a6a:	0019      	movs	r1, r3
 8000a6c:	230f      	movs	r3, #15
 8000a6e:	400b      	ands	r3, r1
 8000a70:	3b08      	subs	r3, #8
 8000a72:	089b      	lsrs	r3, r3, #2
 8000a74:	3306      	adds	r3, #6
 8000a76:	009b      	lsls	r3, r3, #2
 8000a78:	18d3      	adds	r3, r2, r3
 8000a7a:	3304      	adds	r3, #4
 8000a7c:	681b      	ldr	r3, [r3, #0]
 8000a7e:	1dfa      	adds	r2, r7, #7
 8000a80:	7812      	ldrb	r2, [r2, #0]
 8000a82:	0011      	movs	r1, r2
 8000a84:	2203      	movs	r2, #3
 8000a86:	400a      	ands	r2, r1
 8000a88:	00d2      	lsls	r2, r2, #3
 8000a8a:	21ff      	movs	r1, #255	@ 0xff
 8000a8c:	4091      	lsls	r1, r2
 8000a8e:	000a      	movs	r2, r1
 8000a90:	43d2      	mvns	r2, r2
 8000a92:	401a      	ands	r2, r3
 8000a94:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000a96:	683b      	ldr	r3, [r7, #0]
 8000a98:	019b      	lsls	r3, r3, #6
 8000a9a:	22ff      	movs	r2, #255	@ 0xff
 8000a9c:	401a      	ands	r2, r3
 8000a9e:	1dfb      	adds	r3, r7, #7
 8000aa0:	781b      	ldrb	r3, [r3, #0]
 8000aa2:	0018      	movs	r0, r3
 8000aa4:	2303      	movs	r3, #3
 8000aa6:	4003      	ands	r3, r0
 8000aa8:	00db      	lsls	r3, r3, #3
 8000aaa:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000aac:	4809      	ldr	r0, [pc, #36]	@ (8000ad4 <__NVIC_SetPriority+0xd8>)
 8000aae:	1dfb      	adds	r3, r7, #7
 8000ab0:	781b      	ldrb	r3, [r3, #0]
 8000ab2:	001c      	movs	r4, r3
 8000ab4:	230f      	movs	r3, #15
 8000ab6:	4023      	ands	r3, r4
 8000ab8:	3b08      	subs	r3, #8
 8000aba:	089b      	lsrs	r3, r3, #2
 8000abc:	430a      	orrs	r2, r1
 8000abe:	3306      	adds	r3, #6
 8000ac0:	009b      	lsls	r3, r3, #2
 8000ac2:	18c3      	adds	r3, r0, r3
 8000ac4:	3304      	adds	r3, #4
 8000ac6:	601a      	str	r2, [r3, #0]
}
 8000ac8:	46c0      	nop			@ (mov r8, r8)
 8000aca:	46bd      	mov	sp, r7
 8000acc:	b003      	add	sp, #12
 8000ace:	bd90      	pop	{r4, r7, pc}
 8000ad0:	e000e100 	.word	0xe000e100
 8000ad4:	e000ed00 	.word	0xe000ed00

08000ad8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b082      	sub	sp, #8
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	1e5a      	subs	r2, r3, #1
 8000ae4:	2380      	movs	r3, #128	@ 0x80
 8000ae6:	045b      	lsls	r3, r3, #17
 8000ae8:	429a      	cmp	r2, r3
 8000aea:	d301      	bcc.n	8000af0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000aec:	2301      	movs	r3, #1
 8000aee:	e010      	b.n	8000b12 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000af0:	4b0a      	ldr	r3, [pc, #40]	@ (8000b1c <SysTick_Config+0x44>)
 8000af2:	687a      	ldr	r2, [r7, #4]
 8000af4:	3a01      	subs	r2, #1
 8000af6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000af8:	2301      	movs	r3, #1
 8000afa:	425b      	negs	r3, r3
 8000afc:	2103      	movs	r1, #3
 8000afe:	0018      	movs	r0, r3
 8000b00:	f7ff ff7c 	bl	80009fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b04:	4b05      	ldr	r3, [pc, #20]	@ (8000b1c <SysTick_Config+0x44>)
 8000b06:	2200      	movs	r2, #0
 8000b08:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b0a:	4b04      	ldr	r3, [pc, #16]	@ (8000b1c <SysTick_Config+0x44>)
 8000b0c:	2207      	movs	r2, #7
 8000b0e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b10:	2300      	movs	r3, #0
}
 8000b12:	0018      	movs	r0, r3
 8000b14:	46bd      	mov	sp, r7
 8000b16:	b002      	add	sp, #8
 8000b18:	bd80      	pop	{r7, pc}
 8000b1a:	46c0      	nop			@ (mov r8, r8)
 8000b1c:	e000e010 	.word	0xe000e010

08000b20 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b084      	sub	sp, #16
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	60b9      	str	r1, [r7, #8]
 8000b28:	607a      	str	r2, [r7, #4]
 8000b2a:	210f      	movs	r1, #15
 8000b2c:	187b      	adds	r3, r7, r1
 8000b2e:	1c02      	adds	r2, r0, #0
 8000b30:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000b32:	68ba      	ldr	r2, [r7, #8]
 8000b34:	187b      	adds	r3, r7, r1
 8000b36:	781b      	ldrb	r3, [r3, #0]
 8000b38:	b25b      	sxtb	r3, r3
 8000b3a:	0011      	movs	r1, r2
 8000b3c:	0018      	movs	r0, r3
 8000b3e:	f7ff ff5d 	bl	80009fc <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 8000b42:	46c0      	nop			@ (mov r8, r8)
 8000b44:	46bd      	mov	sp, r7
 8000b46:	b004      	add	sp, #16
 8000b48:	bd80      	pop	{r7, pc}

08000b4a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b4a:	b580      	push	{r7, lr}
 8000b4c:	b082      	sub	sp, #8
 8000b4e:	af00      	add	r7, sp, #0
 8000b50:	0002      	movs	r2, r0
 8000b52:	1dfb      	adds	r3, r7, #7
 8000b54:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000b56:	1dfb      	adds	r3, r7, #7
 8000b58:	781b      	ldrb	r3, [r3, #0]
 8000b5a:	b25b      	sxtb	r3, r3
 8000b5c:	0018      	movs	r0, r3
 8000b5e:	f7ff ff33 	bl	80009c8 <__NVIC_EnableIRQ>
}
 8000b62:	46c0      	nop			@ (mov r8, r8)
 8000b64:	46bd      	mov	sp, r7
 8000b66:	b002      	add	sp, #8
 8000b68:	bd80      	pop	{r7, pc}

08000b6a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000b6a:	b580      	push	{r7, lr}
 8000b6c:	b082      	sub	sp, #8
 8000b6e:	af00      	add	r7, sp, #0
 8000b70:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	0018      	movs	r0, r3
 8000b76:	f7ff ffaf 	bl	8000ad8 <SysTick_Config>
 8000b7a:	0003      	movs	r3, r0
}
 8000b7c:	0018      	movs	r0, r3
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	b002      	add	sp, #8
 8000b82:	bd80      	pop	{r7, pc}

08000b84 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b084      	sub	sp, #16
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d101      	bne.n	8000b9a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8000b96:	2301      	movs	r3, #1
 8000b98:	e036      	b.n	8000c08 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	2221      	movs	r2, #33	@ 0x21
 8000b9e:	2102      	movs	r1, #2
 8000ba0:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000baa:	68fb      	ldr	r3, [r7, #12]
 8000bac:	4a18      	ldr	r2, [pc, #96]	@ (8000c10 <HAL_DMA_Init+0x8c>)
 8000bae:	4013      	ands	r3, r2
 8000bb0:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8000bba:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	68db      	ldr	r3, [r3, #12]
 8000bc0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000bc6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	695b      	ldr	r3, [r3, #20]
 8000bcc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000bd2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	69db      	ldr	r3, [r3, #28]
 8000bd8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000bda:	68fa      	ldr	r2, [r7, #12]
 8000bdc:	4313      	orrs	r3, r2
 8000bde:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	68fa      	ldr	r2, [r7, #12]
 8000be6:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	0018      	movs	r0, r3
 8000bec:	f000 f9c4 	bl	8000f78 <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	2221      	movs	r2, #33	@ 0x21
 8000bfa:	2101      	movs	r1, #1
 8000bfc:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	2220      	movs	r2, #32
 8000c02:	2100      	movs	r1, #0
 8000c04:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8000c06:	2300      	movs	r3, #0
}
 8000c08:	0018      	movs	r0, r3
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	b004      	add	sp, #16
 8000c0e:	bd80      	pop	{r7, pc}
 8000c10:	ffffc00f 	.word	0xffffc00f

08000c14 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b086      	sub	sp, #24
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	60f8      	str	r0, [r7, #12]
 8000c1c:	60b9      	str	r1, [r7, #8]
 8000c1e:	607a      	str	r2, [r7, #4]
 8000c20:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000c22:	2317      	movs	r3, #23
 8000c24:	18fb      	adds	r3, r7, r3
 8000c26:	2200      	movs	r2, #0
 8000c28:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8000c2a:	68fb      	ldr	r3, [r7, #12]
 8000c2c:	2220      	movs	r2, #32
 8000c2e:	5c9b      	ldrb	r3, [r3, r2]
 8000c30:	2b01      	cmp	r3, #1
 8000c32:	d101      	bne.n	8000c38 <HAL_DMA_Start_IT+0x24>
 8000c34:	2302      	movs	r3, #2
 8000c36:	e04f      	b.n	8000cd8 <HAL_DMA_Start_IT+0xc4>
 8000c38:	68fb      	ldr	r3, [r7, #12]
 8000c3a:	2220      	movs	r2, #32
 8000c3c:	2101      	movs	r1, #1
 8000c3e:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_READY == hdma->State)
 8000c40:	68fb      	ldr	r3, [r7, #12]
 8000c42:	2221      	movs	r2, #33	@ 0x21
 8000c44:	5c9b      	ldrb	r3, [r3, r2]
 8000c46:	b2db      	uxtb	r3, r3
 8000c48:	2b01      	cmp	r3, #1
 8000c4a:	d13a      	bne.n	8000cc2 <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000c4c:	68fb      	ldr	r3, [r7, #12]
 8000c4e:	2221      	movs	r2, #33	@ 0x21
 8000c50:	2102      	movs	r1, #2
 8000c52:	5499      	strb	r1, [r3, r2]

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000c54:	68fb      	ldr	r3, [r7, #12]
 8000c56:	2200      	movs	r2, #0
 8000c58:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000c5a:	68fb      	ldr	r3, [r7, #12]
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	681a      	ldr	r2, [r3, #0]
 8000c60:	68fb      	ldr	r3, [r7, #12]
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	2101      	movs	r1, #1
 8000c66:	438a      	bics	r2, r1
 8000c68:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000c6a:	683b      	ldr	r3, [r7, #0]
 8000c6c:	687a      	ldr	r2, [r7, #4]
 8000c6e:	68b9      	ldr	r1, [r7, #8]
 8000c70:	68f8      	ldr	r0, [r7, #12]
 8000c72:	f000 f954 	bl	8000f1e <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if (NULL != hdma->XferHalfCpltCallback)
 8000c76:	68fb      	ldr	r3, [r7, #12]
 8000c78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d008      	beq.n	8000c90 <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000c7e:	68fb      	ldr	r3, [r7, #12]
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	681a      	ldr	r2, [r3, #0]
 8000c84:	68fb      	ldr	r3, [r7, #12]
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	210e      	movs	r1, #14
 8000c8a:	430a      	orrs	r2, r1
 8000c8c:	601a      	str	r2, [r3, #0]
 8000c8e:	e00f      	b.n	8000cb0 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8000c90:	68fb      	ldr	r3, [r7, #12]
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	681a      	ldr	r2, [r3, #0]
 8000c96:	68fb      	ldr	r3, [r7, #12]
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	210a      	movs	r1, #10
 8000c9c:	430a      	orrs	r2, r1
 8000c9e:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8000ca0:	68fb      	ldr	r3, [r7, #12]
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	681a      	ldr	r2, [r3, #0]
 8000ca6:	68fb      	ldr	r3, [r7, #12]
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	2104      	movs	r1, #4
 8000cac:	438a      	bics	r2, r1
 8000cae:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 8000cb0:	68fb      	ldr	r3, [r7, #12]
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	681a      	ldr	r2, [r3, #0]
 8000cb6:	68fb      	ldr	r3, [r7, #12]
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	2101      	movs	r1, #1
 8000cbc:	430a      	orrs	r2, r1
 8000cbe:	601a      	str	r2, [r3, #0]
 8000cc0:	e007      	b.n	8000cd2 <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000cc2:	68fb      	ldr	r3, [r7, #12]
 8000cc4:	2220      	movs	r2, #32
 8000cc6:	2100      	movs	r1, #0
 8000cc8:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 8000cca:	2317      	movs	r3, #23
 8000ccc:	18fb      	adds	r3, r7, r3
 8000cce:	2202      	movs	r2, #2
 8000cd0:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8000cd2:	2317      	movs	r3, #23
 8000cd4:	18fb      	adds	r3, r7, r3
 8000cd6:	781b      	ldrb	r3, [r3, #0]
}
 8000cd8:	0018      	movs	r0, r3
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	b006      	add	sp, #24
 8000cde:	bd80      	pop	{r7, pc}

08000ce0 <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b082      	sub	sp, #8
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	6078      	str	r0, [r7, #4]
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	2221      	movs	r2, #33	@ 0x21
 8000cec:	5c9b      	ldrb	r3, [r3, r2]
 8000cee:	b2db      	uxtb	r3, r3
 8000cf0:	2b02      	cmp	r3, #2
 8000cf2:	d008      	beq.n	8000d06 <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	2204      	movs	r2, #4
 8000cf8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	2220      	movs	r2, #32
 8000cfe:	2100      	movs	r1, #0
 8000d00:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8000d02:	2301      	movs	r3, #1
 8000d04:	e020      	b.n	8000d48 <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	681a      	ldr	r2, [r3, #0]
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	210e      	movs	r1, #14
 8000d12:	438a      	bics	r2, r1
 8000d14:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	681a      	ldr	r2, [r3, #0]
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	2101      	movs	r1, #1
 8000d22:	438a      	bics	r2, r1
 8000d24:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000d2e:	2101      	movs	r1, #1
 8000d30:	4091      	lsls	r1, r2
 8000d32:	000a      	movs	r2, r1
 8000d34:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	2221      	movs	r2, #33	@ 0x21
 8000d3a:	2101      	movs	r1, #1
 8000d3c:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	2220      	movs	r2, #32
 8000d42:	2100      	movs	r1, #0
 8000d44:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8000d46:	2300      	movs	r3, #0
}
 8000d48:	0018      	movs	r0, r3
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	b002      	add	sp, #8
 8000d4e:	bd80      	pop	{r7, pc}

08000d50 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b084      	sub	sp, #16
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000d58:	210f      	movs	r1, #15
 8000d5a:	187b      	adds	r3, r7, r1
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	701a      	strb	r2, [r3, #0]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	2221      	movs	r2, #33	@ 0x21
 8000d64:	5c9b      	ldrb	r3, [r3, r2]
 8000d66:	b2db      	uxtb	r3, r3
 8000d68:	2b02      	cmp	r3, #2
 8000d6a:	d006      	beq.n	8000d7a <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	2204      	movs	r2, #4
 8000d70:	639a      	str	r2, [r3, #56]	@ 0x38

    status = HAL_ERROR;
 8000d72:	187b      	adds	r3, r7, r1
 8000d74:	2201      	movs	r2, #1
 8000d76:	701a      	strb	r2, [r3, #0]
 8000d78:	e028      	b.n	8000dcc <HAL_DMA_Abort_IT+0x7c>
  }
  else
  {

    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	681a      	ldr	r2, [r3, #0]
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	210e      	movs	r1, #14
 8000d86:	438a      	bics	r2, r1
 8000d88:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	681a      	ldr	r2, [r3, #0]
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	2101      	movs	r1, #1
 8000d96:	438a      	bics	r2, r1
 8000d98:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000da2:	2101      	movs	r1, #1
 8000da4:	4091      	lsls	r1, r2
 8000da6:	000a      	movs	r2, r1
 8000da8:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	2221      	movs	r2, #33	@ 0x21
 8000dae:	2101      	movs	r1, #1
 8000db0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	2220      	movs	r2, #32
 8000db6:	2100      	movs	r1, #0
 8000db8:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d004      	beq.n	8000dcc <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000dc6:	687a      	ldr	r2, [r7, #4]
 8000dc8:	0010      	movs	r0, r2
 8000dca:	4798      	blx	r3
    }
  }
  return status;
 8000dcc:	230f      	movs	r3, #15
 8000dce:	18fb      	adds	r3, r7, r3
 8000dd0:	781b      	ldrb	r3, [r3, #0]
}
 8000dd2:	0018      	movs	r0, r3
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	b004      	add	sp, #16
 8000dd8:	bd80      	pop	{r7, pc}

08000dda <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000dda:	b580      	push	{r7, lr}
 8000ddc:	b084      	sub	sp, #16
 8000dde:	af00      	add	r7, sp, #0
 8000de0:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000df6:	2204      	movs	r2, #4
 8000df8:	409a      	lsls	r2, r3
 8000dfa:	0013      	movs	r3, r2
 8000dfc:	68fa      	ldr	r2, [r7, #12]
 8000dfe:	4013      	ands	r3, r2
 8000e00:	d024      	beq.n	8000e4c <HAL_DMA_IRQHandler+0x72>
 8000e02:	68bb      	ldr	r3, [r7, #8]
 8000e04:	2204      	movs	r2, #4
 8000e06:	4013      	ands	r3, r2
 8000e08:	d020      	beq.n	8000e4c <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	2220      	movs	r2, #32
 8000e12:	4013      	ands	r3, r2
 8000e14:	d107      	bne.n	8000e26 <HAL_DMA_IRQHandler+0x4c>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	681a      	ldr	r2, [r3, #0]
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	2104      	movs	r1, #4
 8000e22:	438a      	bics	r2, r1
 8000e24:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000e2e:	2104      	movs	r1, #4
 8000e30:	4091      	lsls	r1, r2
 8000e32:	000a      	movs	r2, r1
 8000e34:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d100      	bne.n	8000e40 <HAL_DMA_IRQHandler+0x66>
 8000e3e:	e06a      	b.n	8000f16 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e44:	687a      	ldr	r2, [r7, #4]
 8000e46:	0010      	movs	r0, r2
 8000e48:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8000e4a:	e064      	b.n	8000f16 <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e50:	2202      	movs	r2, #2
 8000e52:	409a      	lsls	r2, r3
 8000e54:	0013      	movs	r3, r2
 8000e56:	68fa      	ldr	r2, [r7, #12]
 8000e58:	4013      	ands	r3, r2
 8000e5a:	d02b      	beq.n	8000eb4 <HAL_DMA_IRQHandler+0xda>
 8000e5c:	68bb      	ldr	r3, [r7, #8]
 8000e5e:	2202      	movs	r2, #2
 8000e60:	4013      	ands	r3, r2
 8000e62:	d027      	beq.n	8000eb4 <HAL_DMA_IRQHandler+0xda>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	2220      	movs	r2, #32
 8000e6c:	4013      	ands	r3, r2
 8000e6e:	d10b      	bne.n	8000e88 <HAL_DMA_IRQHandler+0xae>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	681a      	ldr	r2, [r3, #0]
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	210a      	movs	r1, #10
 8000e7c:	438a      	bics	r2, r1
 8000e7e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	2221      	movs	r2, #33	@ 0x21
 8000e84:	2101      	movs	r1, #1
 8000e86:	5499      	strb	r1, [r3, r2]
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000e90:	2102      	movs	r1, #2
 8000e92:	4091      	lsls	r1, r2
 8000e94:	000a      	movs	r2, r1
 8000e96:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	2220      	movs	r2, #32
 8000e9c:	2100      	movs	r1, #0
 8000e9e:	5499      	strb	r1, [r3, r2]

    if (hdma->XferCpltCallback != NULL)
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d036      	beq.n	8000f16 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000eac:	687a      	ldr	r2, [r7, #4]
 8000eae:	0010      	movs	r0, r2
 8000eb0:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8000eb2:	e030      	b.n	8000f16 <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000eb8:	2208      	movs	r2, #8
 8000eba:	409a      	lsls	r2, r3
 8000ebc:	0013      	movs	r3, r2
 8000ebe:	68fa      	ldr	r2, [r7, #12]
 8000ec0:	4013      	ands	r3, r2
 8000ec2:	d028      	beq.n	8000f16 <HAL_DMA_IRQHandler+0x13c>
 8000ec4:	68bb      	ldr	r3, [r7, #8]
 8000ec6:	2208      	movs	r2, #8
 8000ec8:	4013      	ands	r3, r2
 8000eca:	d024      	beq.n	8000f16 <HAL_DMA_IRQHandler+0x13c>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	681a      	ldr	r2, [r3, #0]
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	210e      	movs	r1, #14
 8000ed8:	438a      	bics	r2, r1
 8000eda:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000ee4:	2101      	movs	r1, #1
 8000ee6:	4091      	lsls	r1, r2
 8000ee8:	000a      	movs	r2, r1
 8000eea:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	2201      	movs	r2, #1
 8000ef0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	2221      	movs	r2, #33	@ 0x21
 8000ef6:	2101      	movs	r1, #1
 8000ef8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	2220      	movs	r2, #32
 8000efe:	2100      	movs	r1, #0
 8000f00:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d005      	beq.n	8000f16 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f0e:	687a      	ldr	r2, [r7, #4]
 8000f10:	0010      	movs	r0, r2
 8000f12:	4798      	blx	r3
    }
  }
}
 8000f14:	e7ff      	b.n	8000f16 <HAL_DMA_IRQHandler+0x13c>
 8000f16:	46c0      	nop			@ (mov r8, r8)
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	b004      	add	sp, #16
 8000f1c:	bd80      	pop	{r7, pc}

08000f1e <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000f1e:	b580      	push	{r7, lr}
 8000f20:	b084      	sub	sp, #16
 8000f22:	af00      	add	r7, sp, #0
 8000f24:	60f8      	str	r0, [r7, #12]
 8000f26:	60b9      	str	r1, [r7, #8]
 8000f28:	607a      	str	r2, [r7, #4]
 8000f2a:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8000f2c:	68fb      	ldr	r3, [r7, #12]
 8000f2e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000f30:	68fb      	ldr	r3, [r7, #12]
 8000f32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000f34:	2101      	movs	r1, #1
 8000f36:	4091      	lsls	r1, r2
 8000f38:	000a      	movs	r2, r1
 8000f3a:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8000f3c:	68fb      	ldr	r3, [r7, #12]
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	683a      	ldr	r2, [r7, #0]
 8000f42:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000f44:	68fb      	ldr	r3, [r7, #12]
 8000f46:	685b      	ldr	r3, [r3, #4]
 8000f48:	2b10      	cmp	r3, #16
 8000f4a:	d108      	bne.n	8000f5e <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8000f4c:	68fb      	ldr	r3, [r7, #12]
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	687a      	ldr	r2, [r7, #4]
 8000f52:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8000f54:	68fb      	ldr	r3, [r7, #12]
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	68ba      	ldr	r2, [r7, #8]
 8000f5a:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8000f5c:	e007      	b.n	8000f6e <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8000f5e:	68fb      	ldr	r3, [r7, #12]
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	68ba      	ldr	r2, [r7, #8]
 8000f64:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8000f66:	68fb      	ldr	r3, [r7, #12]
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	687a      	ldr	r2, [r7, #4]
 8000f6c:	60da      	str	r2, [r3, #12]
}
 8000f6e:	46c0      	nop			@ (mov r8, r8)
 8000f70:	46bd      	mov	sp, r7
 8000f72:	b004      	add	sp, #16
 8000f74:	bd80      	pop	{r7, pc}
	...

08000f78 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b082      	sub	sp, #8
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	4a08      	ldr	r2, [pc, #32]	@ (8000fa8 <DMA_CalcBaseAndBitshift+0x30>)
 8000f86:	4694      	mov	ip, r2
 8000f88:	4463      	add	r3, ip
 8000f8a:	2114      	movs	r1, #20
 8000f8c:	0018      	movs	r0, r3
 8000f8e:	f7ff f8bb 	bl	8000108 <__udivsi3>
 8000f92:	0003      	movs	r3, r0
 8000f94:	009a      	lsls	r2, r3, #2
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	4a03      	ldr	r2, [pc, #12]	@ (8000fac <DMA_CalcBaseAndBitshift+0x34>)
 8000f9e:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif
}
 8000fa0:	46c0      	nop			@ (mov r8, r8)
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	b002      	add	sp, #8
 8000fa6:	bd80      	pop	{r7, pc}
 8000fa8:	bffdfff8 	.word	0xbffdfff8
 8000fac:	40020000 	.word	0x40020000

08000fb0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b086      	sub	sp, #24
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]
 8000fb8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000fbe:	e14f      	b.n	8001260 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000fc0:	683b      	ldr	r3, [r7, #0]
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	2101      	movs	r1, #1
 8000fc6:	697a      	ldr	r2, [r7, #20]
 8000fc8:	4091      	lsls	r1, r2
 8000fca:	000a      	movs	r2, r1
 8000fcc:	4013      	ands	r3, r2
 8000fce:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000fd0:	68fb      	ldr	r3, [r7, #12]
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d100      	bne.n	8000fd8 <HAL_GPIO_Init+0x28>
 8000fd6:	e140      	b.n	800125a <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000fd8:	683b      	ldr	r3, [r7, #0]
 8000fda:	685b      	ldr	r3, [r3, #4]
 8000fdc:	2203      	movs	r2, #3
 8000fde:	4013      	ands	r3, r2
 8000fe0:	2b01      	cmp	r3, #1
 8000fe2:	d005      	beq.n	8000ff0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000fe4:	683b      	ldr	r3, [r7, #0]
 8000fe6:	685b      	ldr	r3, [r3, #4]
 8000fe8:	2203      	movs	r2, #3
 8000fea:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000fec:	2b02      	cmp	r3, #2
 8000fee:	d130      	bne.n	8001052 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	689b      	ldr	r3, [r3, #8]
 8000ff4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000ff6:	697b      	ldr	r3, [r7, #20]
 8000ff8:	005b      	lsls	r3, r3, #1
 8000ffa:	2203      	movs	r2, #3
 8000ffc:	409a      	lsls	r2, r3
 8000ffe:	0013      	movs	r3, r2
 8001000:	43da      	mvns	r2, r3
 8001002:	693b      	ldr	r3, [r7, #16]
 8001004:	4013      	ands	r3, r2
 8001006:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001008:	683b      	ldr	r3, [r7, #0]
 800100a:	68da      	ldr	r2, [r3, #12]
 800100c:	697b      	ldr	r3, [r7, #20]
 800100e:	005b      	lsls	r3, r3, #1
 8001010:	409a      	lsls	r2, r3
 8001012:	0013      	movs	r3, r2
 8001014:	693a      	ldr	r2, [r7, #16]
 8001016:	4313      	orrs	r3, r2
 8001018:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	693a      	ldr	r2, [r7, #16]
 800101e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	685b      	ldr	r3, [r3, #4]
 8001024:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001026:	2201      	movs	r2, #1
 8001028:	697b      	ldr	r3, [r7, #20]
 800102a:	409a      	lsls	r2, r3
 800102c:	0013      	movs	r3, r2
 800102e:	43da      	mvns	r2, r3
 8001030:	693b      	ldr	r3, [r7, #16]
 8001032:	4013      	ands	r3, r2
 8001034:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001036:	683b      	ldr	r3, [r7, #0]
 8001038:	685b      	ldr	r3, [r3, #4]
 800103a:	091b      	lsrs	r3, r3, #4
 800103c:	2201      	movs	r2, #1
 800103e:	401a      	ands	r2, r3
 8001040:	697b      	ldr	r3, [r7, #20]
 8001042:	409a      	lsls	r2, r3
 8001044:	0013      	movs	r3, r2
 8001046:	693a      	ldr	r2, [r7, #16]
 8001048:	4313      	orrs	r3, r2
 800104a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	693a      	ldr	r2, [r7, #16]
 8001050:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001052:	683b      	ldr	r3, [r7, #0]
 8001054:	685b      	ldr	r3, [r3, #4]
 8001056:	2203      	movs	r2, #3
 8001058:	4013      	ands	r3, r2
 800105a:	2b03      	cmp	r3, #3
 800105c:	d017      	beq.n	800108e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	68db      	ldr	r3, [r3, #12]
 8001062:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001064:	697b      	ldr	r3, [r7, #20]
 8001066:	005b      	lsls	r3, r3, #1
 8001068:	2203      	movs	r2, #3
 800106a:	409a      	lsls	r2, r3
 800106c:	0013      	movs	r3, r2
 800106e:	43da      	mvns	r2, r3
 8001070:	693b      	ldr	r3, [r7, #16]
 8001072:	4013      	ands	r3, r2
 8001074:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001076:	683b      	ldr	r3, [r7, #0]
 8001078:	689a      	ldr	r2, [r3, #8]
 800107a:	697b      	ldr	r3, [r7, #20]
 800107c:	005b      	lsls	r3, r3, #1
 800107e:	409a      	lsls	r2, r3
 8001080:	0013      	movs	r3, r2
 8001082:	693a      	ldr	r2, [r7, #16]
 8001084:	4313      	orrs	r3, r2
 8001086:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	693a      	ldr	r2, [r7, #16]
 800108c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800108e:	683b      	ldr	r3, [r7, #0]
 8001090:	685b      	ldr	r3, [r3, #4]
 8001092:	2203      	movs	r2, #3
 8001094:	4013      	ands	r3, r2
 8001096:	2b02      	cmp	r3, #2
 8001098:	d123      	bne.n	80010e2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800109a:	697b      	ldr	r3, [r7, #20]
 800109c:	08da      	lsrs	r2, r3, #3
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	3208      	adds	r2, #8
 80010a2:	0092      	lsls	r2, r2, #2
 80010a4:	58d3      	ldr	r3, [r2, r3]
 80010a6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80010a8:	697b      	ldr	r3, [r7, #20]
 80010aa:	2207      	movs	r2, #7
 80010ac:	4013      	ands	r3, r2
 80010ae:	009b      	lsls	r3, r3, #2
 80010b0:	220f      	movs	r2, #15
 80010b2:	409a      	lsls	r2, r3
 80010b4:	0013      	movs	r3, r2
 80010b6:	43da      	mvns	r2, r3
 80010b8:	693b      	ldr	r3, [r7, #16]
 80010ba:	4013      	ands	r3, r2
 80010bc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80010be:	683b      	ldr	r3, [r7, #0]
 80010c0:	691a      	ldr	r2, [r3, #16]
 80010c2:	697b      	ldr	r3, [r7, #20]
 80010c4:	2107      	movs	r1, #7
 80010c6:	400b      	ands	r3, r1
 80010c8:	009b      	lsls	r3, r3, #2
 80010ca:	409a      	lsls	r2, r3
 80010cc:	0013      	movs	r3, r2
 80010ce:	693a      	ldr	r2, [r7, #16]
 80010d0:	4313      	orrs	r3, r2
 80010d2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80010d4:	697b      	ldr	r3, [r7, #20]
 80010d6:	08da      	lsrs	r2, r3, #3
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	3208      	adds	r2, #8
 80010dc:	0092      	lsls	r2, r2, #2
 80010de:	6939      	ldr	r1, [r7, #16]
 80010e0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80010e8:	697b      	ldr	r3, [r7, #20]
 80010ea:	005b      	lsls	r3, r3, #1
 80010ec:	2203      	movs	r2, #3
 80010ee:	409a      	lsls	r2, r3
 80010f0:	0013      	movs	r3, r2
 80010f2:	43da      	mvns	r2, r3
 80010f4:	693b      	ldr	r3, [r7, #16]
 80010f6:	4013      	ands	r3, r2
 80010f8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80010fa:	683b      	ldr	r3, [r7, #0]
 80010fc:	685b      	ldr	r3, [r3, #4]
 80010fe:	2203      	movs	r2, #3
 8001100:	401a      	ands	r2, r3
 8001102:	697b      	ldr	r3, [r7, #20]
 8001104:	005b      	lsls	r3, r3, #1
 8001106:	409a      	lsls	r2, r3
 8001108:	0013      	movs	r3, r2
 800110a:	693a      	ldr	r2, [r7, #16]
 800110c:	4313      	orrs	r3, r2
 800110e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	693a      	ldr	r2, [r7, #16]
 8001114:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001116:	683b      	ldr	r3, [r7, #0]
 8001118:	685a      	ldr	r2, [r3, #4]
 800111a:	23c0      	movs	r3, #192	@ 0xc0
 800111c:	029b      	lsls	r3, r3, #10
 800111e:	4013      	ands	r3, r2
 8001120:	d100      	bne.n	8001124 <HAL_GPIO_Init+0x174>
 8001122:	e09a      	b.n	800125a <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001124:	4b54      	ldr	r3, [pc, #336]	@ (8001278 <HAL_GPIO_Init+0x2c8>)
 8001126:	699a      	ldr	r2, [r3, #24]
 8001128:	4b53      	ldr	r3, [pc, #332]	@ (8001278 <HAL_GPIO_Init+0x2c8>)
 800112a:	2101      	movs	r1, #1
 800112c:	430a      	orrs	r2, r1
 800112e:	619a      	str	r2, [r3, #24]
 8001130:	4b51      	ldr	r3, [pc, #324]	@ (8001278 <HAL_GPIO_Init+0x2c8>)
 8001132:	699b      	ldr	r3, [r3, #24]
 8001134:	2201      	movs	r2, #1
 8001136:	4013      	ands	r3, r2
 8001138:	60bb      	str	r3, [r7, #8]
 800113a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800113c:	4a4f      	ldr	r2, [pc, #316]	@ (800127c <HAL_GPIO_Init+0x2cc>)
 800113e:	697b      	ldr	r3, [r7, #20]
 8001140:	089b      	lsrs	r3, r3, #2
 8001142:	3302      	adds	r3, #2
 8001144:	009b      	lsls	r3, r3, #2
 8001146:	589b      	ldr	r3, [r3, r2]
 8001148:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800114a:	697b      	ldr	r3, [r7, #20]
 800114c:	2203      	movs	r2, #3
 800114e:	4013      	ands	r3, r2
 8001150:	009b      	lsls	r3, r3, #2
 8001152:	220f      	movs	r2, #15
 8001154:	409a      	lsls	r2, r3
 8001156:	0013      	movs	r3, r2
 8001158:	43da      	mvns	r2, r3
 800115a:	693b      	ldr	r3, [r7, #16]
 800115c:	4013      	ands	r3, r2
 800115e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001160:	687a      	ldr	r2, [r7, #4]
 8001162:	2390      	movs	r3, #144	@ 0x90
 8001164:	05db      	lsls	r3, r3, #23
 8001166:	429a      	cmp	r2, r3
 8001168:	d013      	beq.n	8001192 <HAL_GPIO_Init+0x1e2>
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	4a44      	ldr	r2, [pc, #272]	@ (8001280 <HAL_GPIO_Init+0x2d0>)
 800116e:	4293      	cmp	r3, r2
 8001170:	d00d      	beq.n	800118e <HAL_GPIO_Init+0x1de>
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	4a43      	ldr	r2, [pc, #268]	@ (8001284 <HAL_GPIO_Init+0x2d4>)
 8001176:	4293      	cmp	r3, r2
 8001178:	d007      	beq.n	800118a <HAL_GPIO_Init+0x1da>
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	4a42      	ldr	r2, [pc, #264]	@ (8001288 <HAL_GPIO_Init+0x2d8>)
 800117e:	4293      	cmp	r3, r2
 8001180:	d101      	bne.n	8001186 <HAL_GPIO_Init+0x1d6>
 8001182:	2303      	movs	r3, #3
 8001184:	e006      	b.n	8001194 <HAL_GPIO_Init+0x1e4>
 8001186:	2305      	movs	r3, #5
 8001188:	e004      	b.n	8001194 <HAL_GPIO_Init+0x1e4>
 800118a:	2302      	movs	r3, #2
 800118c:	e002      	b.n	8001194 <HAL_GPIO_Init+0x1e4>
 800118e:	2301      	movs	r3, #1
 8001190:	e000      	b.n	8001194 <HAL_GPIO_Init+0x1e4>
 8001192:	2300      	movs	r3, #0
 8001194:	697a      	ldr	r2, [r7, #20]
 8001196:	2103      	movs	r1, #3
 8001198:	400a      	ands	r2, r1
 800119a:	0092      	lsls	r2, r2, #2
 800119c:	4093      	lsls	r3, r2
 800119e:	693a      	ldr	r2, [r7, #16]
 80011a0:	4313      	orrs	r3, r2
 80011a2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80011a4:	4935      	ldr	r1, [pc, #212]	@ (800127c <HAL_GPIO_Init+0x2cc>)
 80011a6:	697b      	ldr	r3, [r7, #20]
 80011a8:	089b      	lsrs	r3, r3, #2
 80011aa:	3302      	adds	r3, #2
 80011ac:	009b      	lsls	r3, r3, #2
 80011ae:	693a      	ldr	r2, [r7, #16]
 80011b0:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80011b2:	4b36      	ldr	r3, [pc, #216]	@ (800128c <HAL_GPIO_Init+0x2dc>)
 80011b4:	689b      	ldr	r3, [r3, #8]
 80011b6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80011b8:	68fb      	ldr	r3, [r7, #12]
 80011ba:	43da      	mvns	r2, r3
 80011bc:	693b      	ldr	r3, [r7, #16]
 80011be:	4013      	ands	r3, r2
 80011c0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80011c2:	683b      	ldr	r3, [r7, #0]
 80011c4:	685a      	ldr	r2, [r3, #4]
 80011c6:	2380      	movs	r3, #128	@ 0x80
 80011c8:	035b      	lsls	r3, r3, #13
 80011ca:	4013      	ands	r3, r2
 80011cc:	d003      	beq.n	80011d6 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 80011ce:	693a      	ldr	r2, [r7, #16]
 80011d0:	68fb      	ldr	r3, [r7, #12]
 80011d2:	4313      	orrs	r3, r2
 80011d4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80011d6:	4b2d      	ldr	r3, [pc, #180]	@ (800128c <HAL_GPIO_Init+0x2dc>)
 80011d8:	693a      	ldr	r2, [r7, #16]
 80011da:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80011dc:	4b2b      	ldr	r3, [pc, #172]	@ (800128c <HAL_GPIO_Init+0x2dc>)
 80011de:	68db      	ldr	r3, [r3, #12]
 80011e0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80011e2:	68fb      	ldr	r3, [r7, #12]
 80011e4:	43da      	mvns	r2, r3
 80011e6:	693b      	ldr	r3, [r7, #16]
 80011e8:	4013      	ands	r3, r2
 80011ea:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80011ec:	683b      	ldr	r3, [r7, #0]
 80011ee:	685a      	ldr	r2, [r3, #4]
 80011f0:	2380      	movs	r3, #128	@ 0x80
 80011f2:	039b      	lsls	r3, r3, #14
 80011f4:	4013      	ands	r3, r2
 80011f6:	d003      	beq.n	8001200 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 80011f8:	693a      	ldr	r2, [r7, #16]
 80011fa:	68fb      	ldr	r3, [r7, #12]
 80011fc:	4313      	orrs	r3, r2
 80011fe:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001200:	4b22      	ldr	r3, [pc, #136]	@ (800128c <HAL_GPIO_Init+0x2dc>)
 8001202:	693a      	ldr	r2, [r7, #16]
 8001204:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8001206:	4b21      	ldr	r3, [pc, #132]	@ (800128c <HAL_GPIO_Init+0x2dc>)
 8001208:	685b      	ldr	r3, [r3, #4]
 800120a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	43da      	mvns	r2, r3
 8001210:	693b      	ldr	r3, [r7, #16]
 8001212:	4013      	ands	r3, r2
 8001214:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001216:	683b      	ldr	r3, [r7, #0]
 8001218:	685a      	ldr	r2, [r3, #4]
 800121a:	2380      	movs	r3, #128	@ 0x80
 800121c:	029b      	lsls	r3, r3, #10
 800121e:	4013      	ands	r3, r2
 8001220:	d003      	beq.n	800122a <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8001222:	693a      	ldr	r2, [r7, #16]
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	4313      	orrs	r3, r2
 8001228:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800122a:	4b18      	ldr	r3, [pc, #96]	@ (800128c <HAL_GPIO_Init+0x2dc>)
 800122c:	693a      	ldr	r2, [r7, #16]
 800122e:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8001230:	4b16      	ldr	r3, [pc, #88]	@ (800128c <HAL_GPIO_Init+0x2dc>)
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	43da      	mvns	r2, r3
 800123a:	693b      	ldr	r3, [r7, #16]
 800123c:	4013      	ands	r3, r2
 800123e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001240:	683b      	ldr	r3, [r7, #0]
 8001242:	685a      	ldr	r2, [r3, #4]
 8001244:	2380      	movs	r3, #128	@ 0x80
 8001246:	025b      	lsls	r3, r3, #9
 8001248:	4013      	ands	r3, r2
 800124a:	d003      	beq.n	8001254 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 800124c:	693a      	ldr	r2, [r7, #16]
 800124e:	68fb      	ldr	r3, [r7, #12]
 8001250:	4313      	orrs	r3, r2
 8001252:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001254:	4b0d      	ldr	r3, [pc, #52]	@ (800128c <HAL_GPIO_Init+0x2dc>)
 8001256:	693a      	ldr	r2, [r7, #16]
 8001258:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800125a:	697b      	ldr	r3, [r7, #20]
 800125c:	3301      	adds	r3, #1
 800125e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001260:	683b      	ldr	r3, [r7, #0]
 8001262:	681a      	ldr	r2, [r3, #0]
 8001264:	697b      	ldr	r3, [r7, #20]
 8001266:	40da      	lsrs	r2, r3
 8001268:	1e13      	subs	r3, r2, #0
 800126a:	d000      	beq.n	800126e <HAL_GPIO_Init+0x2be>
 800126c:	e6a8      	b.n	8000fc0 <HAL_GPIO_Init+0x10>
  } 
}
 800126e:	46c0      	nop			@ (mov r8, r8)
 8001270:	46c0      	nop			@ (mov r8, r8)
 8001272:	46bd      	mov	sp, r7
 8001274:	b006      	add	sp, #24
 8001276:	bd80      	pop	{r7, pc}
 8001278:	40021000 	.word	0x40021000
 800127c:	40010000 	.word	0x40010000
 8001280:	48000400 	.word	0x48000400
 8001284:	48000800 	.word	0x48000800
 8001288:	48000c00 	.word	0x48000c00
 800128c:	40010400 	.word	0x40010400

08001290 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b082      	sub	sp, #8
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
 8001298:	0008      	movs	r0, r1
 800129a:	0011      	movs	r1, r2
 800129c:	1cbb      	adds	r3, r7, #2
 800129e:	1c02      	adds	r2, r0, #0
 80012a0:	801a      	strh	r2, [r3, #0]
 80012a2:	1c7b      	adds	r3, r7, #1
 80012a4:	1c0a      	adds	r2, r1, #0
 80012a6:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80012a8:	1c7b      	adds	r3, r7, #1
 80012aa:	781b      	ldrb	r3, [r3, #0]
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d004      	beq.n	80012ba <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80012b0:	1cbb      	adds	r3, r7, #2
 80012b2:	881a      	ldrh	r2, [r3, #0]
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80012b8:	e003      	b.n	80012c2 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80012ba:	1cbb      	adds	r3, r7, #2
 80012bc:	881a      	ldrh	r2, [r3, #0]
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80012c2:	46c0      	nop			@ (mov r8, r8)
 80012c4:	46bd      	mov	sp, r7
 80012c6:	b002      	add	sp, #8
 80012c8:	bd80      	pop	{r7, pc}
	...

080012cc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b088      	sub	sp, #32
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d101      	bne.n	80012de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80012da:	2301      	movs	r3, #1
 80012dc:	e301      	b.n	80018e2 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	2201      	movs	r2, #1
 80012e4:	4013      	ands	r3, r2
 80012e6:	d100      	bne.n	80012ea <HAL_RCC_OscConfig+0x1e>
 80012e8:	e08d      	b.n	8001406 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80012ea:	4bc3      	ldr	r3, [pc, #780]	@ (80015f8 <HAL_RCC_OscConfig+0x32c>)
 80012ec:	685b      	ldr	r3, [r3, #4]
 80012ee:	220c      	movs	r2, #12
 80012f0:	4013      	ands	r3, r2
 80012f2:	2b04      	cmp	r3, #4
 80012f4:	d00e      	beq.n	8001314 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80012f6:	4bc0      	ldr	r3, [pc, #768]	@ (80015f8 <HAL_RCC_OscConfig+0x32c>)
 80012f8:	685b      	ldr	r3, [r3, #4]
 80012fa:	220c      	movs	r2, #12
 80012fc:	4013      	ands	r3, r2
 80012fe:	2b08      	cmp	r3, #8
 8001300:	d116      	bne.n	8001330 <HAL_RCC_OscConfig+0x64>
 8001302:	4bbd      	ldr	r3, [pc, #756]	@ (80015f8 <HAL_RCC_OscConfig+0x32c>)
 8001304:	685a      	ldr	r2, [r3, #4]
 8001306:	2380      	movs	r3, #128	@ 0x80
 8001308:	025b      	lsls	r3, r3, #9
 800130a:	401a      	ands	r2, r3
 800130c:	2380      	movs	r3, #128	@ 0x80
 800130e:	025b      	lsls	r3, r3, #9
 8001310:	429a      	cmp	r2, r3
 8001312:	d10d      	bne.n	8001330 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001314:	4bb8      	ldr	r3, [pc, #736]	@ (80015f8 <HAL_RCC_OscConfig+0x32c>)
 8001316:	681a      	ldr	r2, [r3, #0]
 8001318:	2380      	movs	r3, #128	@ 0x80
 800131a:	029b      	lsls	r3, r3, #10
 800131c:	4013      	ands	r3, r2
 800131e:	d100      	bne.n	8001322 <HAL_RCC_OscConfig+0x56>
 8001320:	e070      	b.n	8001404 <HAL_RCC_OscConfig+0x138>
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	685b      	ldr	r3, [r3, #4]
 8001326:	2b00      	cmp	r3, #0
 8001328:	d000      	beq.n	800132c <HAL_RCC_OscConfig+0x60>
 800132a:	e06b      	b.n	8001404 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 800132c:	2301      	movs	r3, #1
 800132e:	e2d8      	b.n	80018e2 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	685b      	ldr	r3, [r3, #4]
 8001334:	2b01      	cmp	r3, #1
 8001336:	d107      	bne.n	8001348 <HAL_RCC_OscConfig+0x7c>
 8001338:	4baf      	ldr	r3, [pc, #700]	@ (80015f8 <HAL_RCC_OscConfig+0x32c>)
 800133a:	681a      	ldr	r2, [r3, #0]
 800133c:	4bae      	ldr	r3, [pc, #696]	@ (80015f8 <HAL_RCC_OscConfig+0x32c>)
 800133e:	2180      	movs	r1, #128	@ 0x80
 8001340:	0249      	lsls	r1, r1, #9
 8001342:	430a      	orrs	r2, r1
 8001344:	601a      	str	r2, [r3, #0]
 8001346:	e02f      	b.n	80013a8 <HAL_RCC_OscConfig+0xdc>
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	685b      	ldr	r3, [r3, #4]
 800134c:	2b00      	cmp	r3, #0
 800134e:	d10c      	bne.n	800136a <HAL_RCC_OscConfig+0x9e>
 8001350:	4ba9      	ldr	r3, [pc, #676]	@ (80015f8 <HAL_RCC_OscConfig+0x32c>)
 8001352:	681a      	ldr	r2, [r3, #0]
 8001354:	4ba8      	ldr	r3, [pc, #672]	@ (80015f8 <HAL_RCC_OscConfig+0x32c>)
 8001356:	49a9      	ldr	r1, [pc, #676]	@ (80015fc <HAL_RCC_OscConfig+0x330>)
 8001358:	400a      	ands	r2, r1
 800135a:	601a      	str	r2, [r3, #0]
 800135c:	4ba6      	ldr	r3, [pc, #664]	@ (80015f8 <HAL_RCC_OscConfig+0x32c>)
 800135e:	681a      	ldr	r2, [r3, #0]
 8001360:	4ba5      	ldr	r3, [pc, #660]	@ (80015f8 <HAL_RCC_OscConfig+0x32c>)
 8001362:	49a7      	ldr	r1, [pc, #668]	@ (8001600 <HAL_RCC_OscConfig+0x334>)
 8001364:	400a      	ands	r2, r1
 8001366:	601a      	str	r2, [r3, #0]
 8001368:	e01e      	b.n	80013a8 <HAL_RCC_OscConfig+0xdc>
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	685b      	ldr	r3, [r3, #4]
 800136e:	2b05      	cmp	r3, #5
 8001370:	d10e      	bne.n	8001390 <HAL_RCC_OscConfig+0xc4>
 8001372:	4ba1      	ldr	r3, [pc, #644]	@ (80015f8 <HAL_RCC_OscConfig+0x32c>)
 8001374:	681a      	ldr	r2, [r3, #0]
 8001376:	4ba0      	ldr	r3, [pc, #640]	@ (80015f8 <HAL_RCC_OscConfig+0x32c>)
 8001378:	2180      	movs	r1, #128	@ 0x80
 800137a:	02c9      	lsls	r1, r1, #11
 800137c:	430a      	orrs	r2, r1
 800137e:	601a      	str	r2, [r3, #0]
 8001380:	4b9d      	ldr	r3, [pc, #628]	@ (80015f8 <HAL_RCC_OscConfig+0x32c>)
 8001382:	681a      	ldr	r2, [r3, #0]
 8001384:	4b9c      	ldr	r3, [pc, #624]	@ (80015f8 <HAL_RCC_OscConfig+0x32c>)
 8001386:	2180      	movs	r1, #128	@ 0x80
 8001388:	0249      	lsls	r1, r1, #9
 800138a:	430a      	orrs	r2, r1
 800138c:	601a      	str	r2, [r3, #0]
 800138e:	e00b      	b.n	80013a8 <HAL_RCC_OscConfig+0xdc>
 8001390:	4b99      	ldr	r3, [pc, #612]	@ (80015f8 <HAL_RCC_OscConfig+0x32c>)
 8001392:	681a      	ldr	r2, [r3, #0]
 8001394:	4b98      	ldr	r3, [pc, #608]	@ (80015f8 <HAL_RCC_OscConfig+0x32c>)
 8001396:	4999      	ldr	r1, [pc, #612]	@ (80015fc <HAL_RCC_OscConfig+0x330>)
 8001398:	400a      	ands	r2, r1
 800139a:	601a      	str	r2, [r3, #0]
 800139c:	4b96      	ldr	r3, [pc, #600]	@ (80015f8 <HAL_RCC_OscConfig+0x32c>)
 800139e:	681a      	ldr	r2, [r3, #0]
 80013a0:	4b95      	ldr	r3, [pc, #596]	@ (80015f8 <HAL_RCC_OscConfig+0x32c>)
 80013a2:	4997      	ldr	r1, [pc, #604]	@ (8001600 <HAL_RCC_OscConfig+0x334>)
 80013a4:	400a      	ands	r2, r1
 80013a6:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	685b      	ldr	r3, [r3, #4]
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d014      	beq.n	80013da <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013b0:	f7ff fb00 	bl	80009b4 <HAL_GetTick>
 80013b4:	0003      	movs	r3, r0
 80013b6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013b8:	e008      	b.n	80013cc <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80013ba:	f7ff fafb 	bl	80009b4 <HAL_GetTick>
 80013be:	0002      	movs	r2, r0
 80013c0:	69bb      	ldr	r3, [r7, #24]
 80013c2:	1ad3      	subs	r3, r2, r3
 80013c4:	2b64      	cmp	r3, #100	@ 0x64
 80013c6:	d901      	bls.n	80013cc <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 80013c8:	2303      	movs	r3, #3
 80013ca:	e28a      	b.n	80018e2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013cc:	4b8a      	ldr	r3, [pc, #552]	@ (80015f8 <HAL_RCC_OscConfig+0x32c>)
 80013ce:	681a      	ldr	r2, [r3, #0]
 80013d0:	2380      	movs	r3, #128	@ 0x80
 80013d2:	029b      	lsls	r3, r3, #10
 80013d4:	4013      	ands	r3, r2
 80013d6:	d0f0      	beq.n	80013ba <HAL_RCC_OscConfig+0xee>
 80013d8:	e015      	b.n	8001406 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013da:	f7ff faeb 	bl	80009b4 <HAL_GetTick>
 80013de:	0003      	movs	r3, r0
 80013e0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013e2:	e008      	b.n	80013f6 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80013e4:	f7ff fae6 	bl	80009b4 <HAL_GetTick>
 80013e8:	0002      	movs	r2, r0
 80013ea:	69bb      	ldr	r3, [r7, #24]
 80013ec:	1ad3      	subs	r3, r2, r3
 80013ee:	2b64      	cmp	r3, #100	@ 0x64
 80013f0:	d901      	bls.n	80013f6 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 80013f2:	2303      	movs	r3, #3
 80013f4:	e275      	b.n	80018e2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013f6:	4b80      	ldr	r3, [pc, #512]	@ (80015f8 <HAL_RCC_OscConfig+0x32c>)
 80013f8:	681a      	ldr	r2, [r3, #0]
 80013fa:	2380      	movs	r3, #128	@ 0x80
 80013fc:	029b      	lsls	r3, r3, #10
 80013fe:	4013      	ands	r3, r2
 8001400:	d1f0      	bne.n	80013e4 <HAL_RCC_OscConfig+0x118>
 8001402:	e000      	b.n	8001406 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001404:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	2202      	movs	r2, #2
 800140c:	4013      	ands	r3, r2
 800140e:	d100      	bne.n	8001412 <HAL_RCC_OscConfig+0x146>
 8001410:	e069      	b.n	80014e6 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001412:	4b79      	ldr	r3, [pc, #484]	@ (80015f8 <HAL_RCC_OscConfig+0x32c>)
 8001414:	685b      	ldr	r3, [r3, #4]
 8001416:	220c      	movs	r2, #12
 8001418:	4013      	ands	r3, r2
 800141a:	d00b      	beq.n	8001434 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800141c:	4b76      	ldr	r3, [pc, #472]	@ (80015f8 <HAL_RCC_OscConfig+0x32c>)
 800141e:	685b      	ldr	r3, [r3, #4]
 8001420:	220c      	movs	r2, #12
 8001422:	4013      	ands	r3, r2
 8001424:	2b08      	cmp	r3, #8
 8001426:	d11c      	bne.n	8001462 <HAL_RCC_OscConfig+0x196>
 8001428:	4b73      	ldr	r3, [pc, #460]	@ (80015f8 <HAL_RCC_OscConfig+0x32c>)
 800142a:	685a      	ldr	r2, [r3, #4]
 800142c:	2380      	movs	r3, #128	@ 0x80
 800142e:	025b      	lsls	r3, r3, #9
 8001430:	4013      	ands	r3, r2
 8001432:	d116      	bne.n	8001462 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001434:	4b70      	ldr	r3, [pc, #448]	@ (80015f8 <HAL_RCC_OscConfig+0x32c>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	2202      	movs	r2, #2
 800143a:	4013      	ands	r3, r2
 800143c:	d005      	beq.n	800144a <HAL_RCC_OscConfig+0x17e>
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	68db      	ldr	r3, [r3, #12]
 8001442:	2b01      	cmp	r3, #1
 8001444:	d001      	beq.n	800144a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8001446:	2301      	movs	r3, #1
 8001448:	e24b      	b.n	80018e2 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800144a:	4b6b      	ldr	r3, [pc, #428]	@ (80015f8 <HAL_RCC_OscConfig+0x32c>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	22f8      	movs	r2, #248	@ 0xf8
 8001450:	4393      	bics	r3, r2
 8001452:	0019      	movs	r1, r3
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	691b      	ldr	r3, [r3, #16]
 8001458:	00da      	lsls	r2, r3, #3
 800145a:	4b67      	ldr	r3, [pc, #412]	@ (80015f8 <HAL_RCC_OscConfig+0x32c>)
 800145c:	430a      	orrs	r2, r1
 800145e:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001460:	e041      	b.n	80014e6 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	68db      	ldr	r3, [r3, #12]
 8001466:	2b00      	cmp	r3, #0
 8001468:	d024      	beq.n	80014b4 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800146a:	4b63      	ldr	r3, [pc, #396]	@ (80015f8 <HAL_RCC_OscConfig+0x32c>)
 800146c:	681a      	ldr	r2, [r3, #0]
 800146e:	4b62      	ldr	r3, [pc, #392]	@ (80015f8 <HAL_RCC_OscConfig+0x32c>)
 8001470:	2101      	movs	r1, #1
 8001472:	430a      	orrs	r2, r1
 8001474:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001476:	f7ff fa9d 	bl	80009b4 <HAL_GetTick>
 800147a:	0003      	movs	r3, r0
 800147c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800147e:	e008      	b.n	8001492 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001480:	f7ff fa98 	bl	80009b4 <HAL_GetTick>
 8001484:	0002      	movs	r2, r0
 8001486:	69bb      	ldr	r3, [r7, #24]
 8001488:	1ad3      	subs	r3, r2, r3
 800148a:	2b02      	cmp	r3, #2
 800148c:	d901      	bls.n	8001492 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 800148e:	2303      	movs	r3, #3
 8001490:	e227      	b.n	80018e2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001492:	4b59      	ldr	r3, [pc, #356]	@ (80015f8 <HAL_RCC_OscConfig+0x32c>)
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	2202      	movs	r2, #2
 8001498:	4013      	ands	r3, r2
 800149a:	d0f1      	beq.n	8001480 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800149c:	4b56      	ldr	r3, [pc, #344]	@ (80015f8 <HAL_RCC_OscConfig+0x32c>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	22f8      	movs	r2, #248	@ 0xf8
 80014a2:	4393      	bics	r3, r2
 80014a4:	0019      	movs	r1, r3
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	691b      	ldr	r3, [r3, #16]
 80014aa:	00da      	lsls	r2, r3, #3
 80014ac:	4b52      	ldr	r3, [pc, #328]	@ (80015f8 <HAL_RCC_OscConfig+0x32c>)
 80014ae:	430a      	orrs	r2, r1
 80014b0:	601a      	str	r2, [r3, #0]
 80014b2:	e018      	b.n	80014e6 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80014b4:	4b50      	ldr	r3, [pc, #320]	@ (80015f8 <HAL_RCC_OscConfig+0x32c>)
 80014b6:	681a      	ldr	r2, [r3, #0]
 80014b8:	4b4f      	ldr	r3, [pc, #316]	@ (80015f8 <HAL_RCC_OscConfig+0x32c>)
 80014ba:	2101      	movs	r1, #1
 80014bc:	438a      	bics	r2, r1
 80014be:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014c0:	f7ff fa78 	bl	80009b4 <HAL_GetTick>
 80014c4:	0003      	movs	r3, r0
 80014c6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80014c8:	e008      	b.n	80014dc <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80014ca:	f7ff fa73 	bl	80009b4 <HAL_GetTick>
 80014ce:	0002      	movs	r2, r0
 80014d0:	69bb      	ldr	r3, [r7, #24]
 80014d2:	1ad3      	subs	r3, r2, r3
 80014d4:	2b02      	cmp	r3, #2
 80014d6:	d901      	bls.n	80014dc <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 80014d8:	2303      	movs	r3, #3
 80014da:	e202      	b.n	80018e2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80014dc:	4b46      	ldr	r3, [pc, #280]	@ (80015f8 <HAL_RCC_OscConfig+0x32c>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	2202      	movs	r2, #2
 80014e2:	4013      	ands	r3, r2
 80014e4:	d1f1      	bne.n	80014ca <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	2208      	movs	r2, #8
 80014ec:	4013      	ands	r3, r2
 80014ee:	d036      	beq.n	800155e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	69db      	ldr	r3, [r3, #28]
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d019      	beq.n	800152c <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80014f8:	4b3f      	ldr	r3, [pc, #252]	@ (80015f8 <HAL_RCC_OscConfig+0x32c>)
 80014fa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80014fc:	4b3e      	ldr	r3, [pc, #248]	@ (80015f8 <HAL_RCC_OscConfig+0x32c>)
 80014fe:	2101      	movs	r1, #1
 8001500:	430a      	orrs	r2, r1
 8001502:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001504:	f7ff fa56 	bl	80009b4 <HAL_GetTick>
 8001508:	0003      	movs	r3, r0
 800150a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800150c:	e008      	b.n	8001520 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800150e:	f7ff fa51 	bl	80009b4 <HAL_GetTick>
 8001512:	0002      	movs	r2, r0
 8001514:	69bb      	ldr	r3, [r7, #24]
 8001516:	1ad3      	subs	r3, r2, r3
 8001518:	2b02      	cmp	r3, #2
 800151a:	d901      	bls.n	8001520 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 800151c:	2303      	movs	r3, #3
 800151e:	e1e0      	b.n	80018e2 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001520:	4b35      	ldr	r3, [pc, #212]	@ (80015f8 <HAL_RCC_OscConfig+0x32c>)
 8001522:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001524:	2202      	movs	r2, #2
 8001526:	4013      	ands	r3, r2
 8001528:	d0f1      	beq.n	800150e <HAL_RCC_OscConfig+0x242>
 800152a:	e018      	b.n	800155e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800152c:	4b32      	ldr	r3, [pc, #200]	@ (80015f8 <HAL_RCC_OscConfig+0x32c>)
 800152e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001530:	4b31      	ldr	r3, [pc, #196]	@ (80015f8 <HAL_RCC_OscConfig+0x32c>)
 8001532:	2101      	movs	r1, #1
 8001534:	438a      	bics	r2, r1
 8001536:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001538:	f7ff fa3c 	bl	80009b4 <HAL_GetTick>
 800153c:	0003      	movs	r3, r0
 800153e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001540:	e008      	b.n	8001554 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001542:	f7ff fa37 	bl	80009b4 <HAL_GetTick>
 8001546:	0002      	movs	r2, r0
 8001548:	69bb      	ldr	r3, [r7, #24]
 800154a:	1ad3      	subs	r3, r2, r3
 800154c:	2b02      	cmp	r3, #2
 800154e:	d901      	bls.n	8001554 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8001550:	2303      	movs	r3, #3
 8001552:	e1c6      	b.n	80018e2 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001554:	4b28      	ldr	r3, [pc, #160]	@ (80015f8 <HAL_RCC_OscConfig+0x32c>)
 8001556:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001558:	2202      	movs	r2, #2
 800155a:	4013      	ands	r3, r2
 800155c:	d1f1      	bne.n	8001542 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	2204      	movs	r2, #4
 8001564:	4013      	ands	r3, r2
 8001566:	d100      	bne.n	800156a <HAL_RCC_OscConfig+0x29e>
 8001568:	e0b4      	b.n	80016d4 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 800156a:	201f      	movs	r0, #31
 800156c:	183b      	adds	r3, r7, r0
 800156e:	2200      	movs	r2, #0
 8001570:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001572:	4b21      	ldr	r3, [pc, #132]	@ (80015f8 <HAL_RCC_OscConfig+0x32c>)
 8001574:	69da      	ldr	r2, [r3, #28]
 8001576:	2380      	movs	r3, #128	@ 0x80
 8001578:	055b      	lsls	r3, r3, #21
 800157a:	4013      	ands	r3, r2
 800157c:	d110      	bne.n	80015a0 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800157e:	4b1e      	ldr	r3, [pc, #120]	@ (80015f8 <HAL_RCC_OscConfig+0x32c>)
 8001580:	69da      	ldr	r2, [r3, #28]
 8001582:	4b1d      	ldr	r3, [pc, #116]	@ (80015f8 <HAL_RCC_OscConfig+0x32c>)
 8001584:	2180      	movs	r1, #128	@ 0x80
 8001586:	0549      	lsls	r1, r1, #21
 8001588:	430a      	orrs	r2, r1
 800158a:	61da      	str	r2, [r3, #28]
 800158c:	4b1a      	ldr	r3, [pc, #104]	@ (80015f8 <HAL_RCC_OscConfig+0x32c>)
 800158e:	69da      	ldr	r2, [r3, #28]
 8001590:	2380      	movs	r3, #128	@ 0x80
 8001592:	055b      	lsls	r3, r3, #21
 8001594:	4013      	ands	r3, r2
 8001596:	60fb      	str	r3, [r7, #12]
 8001598:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800159a:	183b      	adds	r3, r7, r0
 800159c:	2201      	movs	r2, #1
 800159e:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015a0:	4b18      	ldr	r3, [pc, #96]	@ (8001604 <HAL_RCC_OscConfig+0x338>)
 80015a2:	681a      	ldr	r2, [r3, #0]
 80015a4:	2380      	movs	r3, #128	@ 0x80
 80015a6:	005b      	lsls	r3, r3, #1
 80015a8:	4013      	ands	r3, r2
 80015aa:	d11a      	bne.n	80015e2 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80015ac:	4b15      	ldr	r3, [pc, #84]	@ (8001604 <HAL_RCC_OscConfig+0x338>)
 80015ae:	681a      	ldr	r2, [r3, #0]
 80015b0:	4b14      	ldr	r3, [pc, #80]	@ (8001604 <HAL_RCC_OscConfig+0x338>)
 80015b2:	2180      	movs	r1, #128	@ 0x80
 80015b4:	0049      	lsls	r1, r1, #1
 80015b6:	430a      	orrs	r2, r1
 80015b8:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80015ba:	f7ff f9fb 	bl	80009b4 <HAL_GetTick>
 80015be:	0003      	movs	r3, r0
 80015c0:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015c2:	e008      	b.n	80015d6 <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80015c4:	f7ff f9f6 	bl	80009b4 <HAL_GetTick>
 80015c8:	0002      	movs	r2, r0
 80015ca:	69bb      	ldr	r3, [r7, #24]
 80015cc:	1ad3      	subs	r3, r2, r3
 80015ce:	2b64      	cmp	r3, #100	@ 0x64
 80015d0:	d901      	bls.n	80015d6 <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 80015d2:	2303      	movs	r3, #3
 80015d4:	e185      	b.n	80018e2 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015d6:	4b0b      	ldr	r3, [pc, #44]	@ (8001604 <HAL_RCC_OscConfig+0x338>)
 80015d8:	681a      	ldr	r2, [r3, #0]
 80015da:	2380      	movs	r3, #128	@ 0x80
 80015dc:	005b      	lsls	r3, r3, #1
 80015de:	4013      	ands	r3, r2
 80015e0:	d0f0      	beq.n	80015c4 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	689b      	ldr	r3, [r3, #8]
 80015e6:	2b01      	cmp	r3, #1
 80015e8:	d10e      	bne.n	8001608 <HAL_RCC_OscConfig+0x33c>
 80015ea:	4b03      	ldr	r3, [pc, #12]	@ (80015f8 <HAL_RCC_OscConfig+0x32c>)
 80015ec:	6a1a      	ldr	r2, [r3, #32]
 80015ee:	4b02      	ldr	r3, [pc, #8]	@ (80015f8 <HAL_RCC_OscConfig+0x32c>)
 80015f0:	2101      	movs	r1, #1
 80015f2:	430a      	orrs	r2, r1
 80015f4:	621a      	str	r2, [r3, #32]
 80015f6:	e035      	b.n	8001664 <HAL_RCC_OscConfig+0x398>
 80015f8:	40021000 	.word	0x40021000
 80015fc:	fffeffff 	.word	0xfffeffff
 8001600:	fffbffff 	.word	0xfffbffff
 8001604:	40007000 	.word	0x40007000
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	689b      	ldr	r3, [r3, #8]
 800160c:	2b00      	cmp	r3, #0
 800160e:	d10c      	bne.n	800162a <HAL_RCC_OscConfig+0x35e>
 8001610:	4bb6      	ldr	r3, [pc, #728]	@ (80018ec <HAL_RCC_OscConfig+0x620>)
 8001612:	6a1a      	ldr	r2, [r3, #32]
 8001614:	4bb5      	ldr	r3, [pc, #724]	@ (80018ec <HAL_RCC_OscConfig+0x620>)
 8001616:	2101      	movs	r1, #1
 8001618:	438a      	bics	r2, r1
 800161a:	621a      	str	r2, [r3, #32]
 800161c:	4bb3      	ldr	r3, [pc, #716]	@ (80018ec <HAL_RCC_OscConfig+0x620>)
 800161e:	6a1a      	ldr	r2, [r3, #32]
 8001620:	4bb2      	ldr	r3, [pc, #712]	@ (80018ec <HAL_RCC_OscConfig+0x620>)
 8001622:	2104      	movs	r1, #4
 8001624:	438a      	bics	r2, r1
 8001626:	621a      	str	r2, [r3, #32]
 8001628:	e01c      	b.n	8001664 <HAL_RCC_OscConfig+0x398>
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	689b      	ldr	r3, [r3, #8]
 800162e:	2b05      	cmp	r3, #5
 8001630:	d10c      	bne.n	800164c <HAL_RCC_OscConfig+0x380>
 8001632:	4bae      	ldr	r3, [pc, #696]	@ (80018ec <HAL_RCC_OscConfig+0x620>)
 8001634:	6a1a      	ldr	r2, [r3, #32]
 8001636:	4bad      	ldr	r3, [pc, #692]	@ (80018ec <HAL_RCC_OscConfig+0x620>)
 8001638:	2104      	movs	r1, #4
 800163a:	430a      	orrs	r2, r1
 800163c:	621a      	str	r2, [r3, #32]
 800163e:	4bab      	ldr	r3, [pc, #684]	@ (80018ec <HAL_RCC_OscConfig+0x620>)
 8001640:	6a1a      	ldr	r2, [r3, #32]
 8001642:	4baa      	ldr	r3, [pc, #680]	@ (80018ec <HAL_RCC_OscConfig+0x620>)
 8001644:	2101      	movs	r1, #1
 8001646:	430a      	orrs	r2, r1
 8001648:	621a      	str	r2, [r3, #32]
 800164a:	e00b      	b.n	8001664 <HAL_RCC_OscConfig+0x398>
 800164c:	4ba7      	ldr	r3, [pc, #668]	@ (80018ec <HAL_RCC_OscConfig+0x620>)
 800164e:	6a1a      	ldr	r2, [r3, #32]
 8001650:	4ba6      	ldr	r3, [pc, #664]	@ (80018ec <HAL_RCC_OscConfig+0x620>)
 8001652:	2101      	movs	r1, #1
 8001654:	438a      	bics	r2, r1
 8001656:	621a      	str	r2, [r3, #32]
 8001658:	4ba4      	ldr	r3, [pc, #656]	@ (80018ec <HAL_RCC_OscConfig+0x620>)
 800165a:	6a1a      	ldr	r2, [r3, #32]
 800165c:	4ba3      	ldr	r3, [pc, #652]	@ (80018ec <HAL_RCC_OscConfig+0x620>)
 800165e:	2104      	movs	r1, #4
 8001660:	438a      	bics	r2, r1
 8001662:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	689b      	ldr	r3, [r3, #8]
 8001668:	2b00      	cmp	r3, #0
 800166a:	d014      	beq.n	8001696 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800166c:	f7ff f9a2 	bl	80009b4 <HAL_GetTick>
 8001670:	0003      	movs	r3, r0
 8001672:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001674:	e009      	b.n	800168a <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001676:	f7ff f99d 	bl	80009b4 <HAL_GetTick>
 800167a:	0002      	movs	r2, r0
 800167c:	69bb      	ldr	r3, [r7, #24]
 800167e:	1ad3      	subs	r3, r2, r3
 8001680:	4a9b      	ldr	r2, [pc, #620]	@ (80018f0 <HAL_RCC_OscConfig+0x624>)
 8001682:	4293      	cmp	r3, r2
 8001684:	d901      	bls.n	800168a <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8001686:	2303      	movs	r3, #3
 8001688:	e12b      	b.n	80018e2 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800168a:	4b98      	ldr	r3, [pc, #608]	@ (80018ec <HAL_RCC_OscConfig+0x620>)
 800168c:	6a1b      	ldr	r3, [r3, #32]
 800168e:	2202      	movs	r2, #2
 8001690:	4013      	ands	r3, r2
 8001692:	d0f0      	beq.n	8001676 <HAL_RCC_OscConfig+0x3aa>
 8001694:	e013      	b.n	80016be <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001696:	f7ff f98d 	bl	80009b4 <HAL_GetTick>
 800169a:	0003      	movs	r3, r0
 800169c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800169e:	e009      	b.n	80016b4 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80016a0:	f7ff f988 	bl	80009b4 <HAL_GetTick>
 80016a4:	0002      	movs	r2, r0
 80016a6:	69bb      	ldr	r3, [r7, #24]
 80016a8:	1ad3      	subs	r3, r2, r3
 80016aa:	4a91      	ldr	r2, [pc, #580]	@ (80018f0 <HAL_RCC_OscConfig+0x624>)
 80016ac:	4293      	cmp	r3, r2
 80016ae:	d901      	bls.n	80016b4 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 80016b0:	2303      	movs	r3, #3
 80016b2:	e116      	b.n	80018e2 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80016b4:	4b8d      	ldr	r3, [pc, #564]	@ (80018ec <HAL_RCC_OscConfig+0x620>)
 80016b6:	6a1b      	ldr	r3, [r3, #32]
 80016b8:	2202      	movs	r2, #2
 80016ba:	4013      	ands	r3, r2
 80016bc:	d1f0      	bne.n	80016a0 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80016be:	231f      	movs	r3, #31
 80016c0:	18fb      	adds	r3, r7, r3
 80016c2:	781b      	ldrb	r3, [r3, #0]
 80016c4:	2b01      	cmp	r3, #1
 80016c6:	d105      	bne.n	80016d4 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80016c8:	4b88      	ldr	r3, [pc, #544]	@ (80018ec <HAL_RCC_OscConfig+0x620>)
 80016ca:	69da      	ldr	r2, [r3, #28]
 80016cc:	4b87      	ldr	r3, [pc, #540]	@ (80018ec <HAL_RCC_OscConfig+0x620>)
 80016ce:	4989      	ldr	r1, [pc, #548]	@ (80018f4 <HAL_RCC_OscConfig+0x628>)
 80016d0:	400a      	ands	r2, r1
 80016d2:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	2210      	movs	r2, #16
 80016da:	4013      	ands	r3, r2
 80016dc:	d063      	beq.n	80017a6 <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	695b      	ldr	r3, [r3, #20]
 80016e2:	2b01      	cmp	r3, #1
 80016e4:	d12a      	bne.n	800173c <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80016e6:	4b81      	ldr	r3, [pc, #516]	@ (80018ec <HAL_RCC_OscConfig+0x620>)
 80016e8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80016ea:	4b80      	ldr	r3, [pc, #512]	@ (80018ec <HAL_RCC_OscConfig+0x620>)
 80016ec:	2104      	movs	r1, #4
 80016ee:	430a      	orrs	r2, r1
 80016f0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 80016f2:	4b7e      	ldr	r3, [pc, #504]	@ (80018ec <HAL_RCC_OscConfig+0x620>)
 80016f4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80016f6:	4b7d      	ldr	r3, [pc, #500]	@ (80018ec <HAL_RCC_OscConfig+0x620>)
 80016f8:	2101      	movs	r1, #1
 80016fa:	430a      	orrs	r2, r1
 80016fc:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016fe:	f7ff f959 	bl	80009b4 <HAL_GetTick>
 8001702:	0003      	movs	r3, r0
 8001704:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001706:	e008      	b.n	800171a <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001708:	f7ff f954 	bl	80009b4 <HAL_GetTick>
 800170c:	0002      	movs	r2, r0
 800170e:	69bb      	ldr	r3, [r7, #24]
 8001710:	1ad3      	subs	r3, r2, r3
 8001712:	2b02      	cmp	r3, #2
 8001714:	d901      	bls.n	800171a <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8001716:	2303      	movs	r3, #3
 8001718:	e0e3      	b.n	80018e2 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800171a:	4b74      	ldr	r3, [pc, #464]	@ (80018ec <HAL_RCC_OscConfig+0x620>)
 800171c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800171e:	2202      	movs	r2, #2
 8001720:	4013      	ands	r3, r2
 8001722:	d0f1      	beq.n	8001708 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001724:	4b71      	ldr	r3, [pc, #452]	@ (80018ec <HAL_RCC_OscConfig+0x620>)
 8001726:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001728:	22f8      	movs	r2, #248	@ 0xf8
 800172a:	4393      	bics	r3, r2
 800172c:	0019      	movs	r1, r3
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	699b      	ldr	r3, [r3, #24]
 8001732:	00da      	lsls	r2, r3, #3
 8001734:	4b6d      	ldr	r3, [pc, #436]	@ (80018ec <HAL_RCC_OscConfig+0x620>)
 8001736:	430a      	orrs	r2, r1
 8001738:	635a      	str	r2, [r3, #52]	@ 0x34
 800173a:	e034      	b.n	80017a6 <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	695b      	ldr	r3, [r3, #20]
 8001740:	3305      	adds	r3, #5
 8001742:	d111      	bne.n	8001768 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001744:	4b69      	ldr	r3, [pc, #420]	@ (80018ec <HAL_RCC_OscConfig+0x620>)
 8001746:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001748:	4b68      	ldr	r3, [pc, #416]	@ (80018ec <HAL_RCC_OscConfig+0x620>)
 800174a:	2104      	movs	r1, #4
 800174c:	438a      	bics	r2, r1
 800174e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001750:	4b66      	ldr	r3, [pc, #408]	@ (80018ec <HAL_RCC_OscConfig+0x620>)
 8001752:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001754:	22f8      	movs	r2, #248	@ 0xf8
 8001756:	4393      	bics	r3, r2
 8001758:	0019      	movs	r1, r3
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	699b      	ldr	r3, [r3, #24]
 800175e:	00da      	lsls	r2, r3, #3
 8001760:	4b62      	ldr	r3, [pc, #392]	@ (80018ec <HAL_RCC_OscConfig+0x620>)
 8001762:	430a      	orrs	r2, r1
 8001764:	635a      	str	r2, [r3, #52]	@ 0x34
 8001766:	e01e      	b.n	80017a6 <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001768:	4b60      	ldr	r3, [pc, #384]	@ (80018ec <HAL_RCC_OscConfig+0x620>)
 800176a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800176c:	4b5f      	ldr	r3, [pc, #380]	@ (80018ec <HAL_RCC_OscConfig+0x620>)
 800176e:	2104      	movs	r1, #4
 8001770:	430a      	orrs	r2, r1
 8001772:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001774:	4b5d      	ldr	r3, [pc, #372]	@ (80018ec <HAL_RCC_OscConfig+0x620>)
 8001776:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001778:	4b5c      	ldr	r3, [pc, #368]	@ (80018ec <HAL_RCC_OscConfig+0x620>)
 800177a:	2101      	movs	r1, #1
 800177c:	438a      	bics	r2, r1
 800177e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001780:	f7ff f918 	bl	80009b4 <HAL_GetTick>
 8001784:	0003      	movs	r3, r0
 8001786:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001788:	e008      	b.n	800179c <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800178a:	f7ff f913 	bl	80009b4 <HAL_GetTick>
 800178e:	0002      	movs	r2, r0
 8001790:	69bb      	ldr	r3, [r7, #24]
 8001792:	1ad3      	subs	r3, r2, r3
 8001794:	2b02      	cmp	r3, #2
 8001796:	d901      	bls.n	800179c <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8001798:	2303      	movs	r3, #3
 800179a:	e0a2      	b.n	80018e2 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800179c:	4b53      	ldr	r3, [pc, #332]	@ (80018ec <HAL_RCC_OscConfig+0x620>)
 800179e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80017a0:	2202      	movs	r2, #2
 80017a2:	4013      	ands	r3, r2
 80017a4:	d1f1      	bne.n	800178a <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	6a1b      	ldr	r3, [r3, #32]
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d100      	bne.n	80017b0 <HAL_RCC_OscConfig+0x4e4>
 80017ae:	e097      	b.n	80018e0 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80017b0:	4b4e      	ldr	r3, [pc, #312]	@ (80018ec <HAL_RCC_OscConfig+0x620>)
 80017b2:	685b      	ldr	r3, [r3, #4]
 80017b4:	220c      	movs	r2, #12
 80017b6:	4013      	ands	r3, r2
 80017b8:	2b08      	cmp	r3, #8
 80017ba:	d100      	bne.n	80017be <HAL_RCC_OscConfig+0x4f2>
 80017bc:	e06b      	b.n	8001896 <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	6a1b      	ldr	r3, [r3, #32]
 80017c2:	2b02      	cmp	r3, #2
 80017c4:	d14c      	bne.n	8001860 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80017c6:	4b49      	ldr	r3, [pc, #292]	@ (80018ec <HAL_RCC_OscConfig+0x620>)
 80017c8:	681a      	ldr	r2, [r3, #0]
 80017ca:	4b48      	ldr	r3, [pc, #288]	@ (80018ec <HAL_RCC_OscConfig+0x620>)
 80017cc:	494a      	ldr	r1, [pc, #296]	@ (80018f8 <HAL_RCC_OscConfig+0x62c>)
 80017ce:	400a      	ands	r2, r1
 80017d0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017d2:	f7ff f8ef 	bl	80009b4 <HAL_GetTick>
 80017d6:	0003      	movs	r3, r0
 80017d8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80017da:	e008      	b.n	80017ee <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017dc:	f7ff f8ea 	bl	80009b4 <HAL_GetTick>
 80017e0:	0002      	movs	r2, r0
 80017e2:	69bb      	ldr	r3, [r7, #24]
 80017e4:	1ad3      	subs	r3, r2, r3
 80017e6:	2b02      	cmp	r3, #2
 80017e8:	d901      	bls.n	80017ee <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 80017ea:	2303      	movs	r3, #3
 80017ec:	e079      	b.n	80018e2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80017ee:	4b3f      	ldr	r3, [pc, #252]	@ (80018ec <HAL_RCC_OscConfig+0x620>)
 80017f0:	681a      	ldr	r2, [r3, #0]
 80017f2:	2380      	movs	r3, #128	@ 0x80
 80017f4:	049b      	lsls	r3, r3, #18
 80017f6:	4013      	ands	r3, r2
 80017f8:	d1f0      	bne.n	80017dc <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80017fa:	4b3c      	ldr	r3, [pc, #240]	@ (80018ec <HAL_RCC_OscConfig+0x620>)
 80017fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017fe:	220f      	movs	r2, #15
 8001800:	4393      	bics	r3, r2
 8001802:	0019      	movs	r1, r3
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001808:	4b38      	ldr	r3, [pc, #224]	@ (80018ec <HAL_RCC_OscConfig+0x620>)
 800180a:	430a      	orrs	r2, r1
 800180c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800180e:	4b37      	ldr	r3, [pc, #220]	@ (80018ec <HAL_RCC_OscConfig+0x620>)
 8001810:	685b      	ldr	r3, [r3, #4]
 8001812:	4a3a      	ldr	r2, [pc, #232]	@ (80018fc <HAL_RCC_OscConfig+0x630>)
 8001814:	4013      	ands	r3, r2
 8001816:	0019      	movs	r1, r3
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001820:	431a      	orrs	r2, r3
 8001822:	4b32      	ldr	r3, [pc, #200]	@ (80018ec <HAL_RCC_OscConfig+0x620>)
 8001824:	430a      	orrs	r2, r1
 8001826:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001828:	4b30      	ldr	r3, [pc, #192]	@ (80018ec <HAL_RCC_OscConfig+0x620>)
 800182a:	681a      	ldr	r2, [r3, #0]
 800182c:	4b2f      	ldr	r3, [pc, #188]	@ (80018ec <HAL_RCC_OscConfig+0x620>)
 800182e:	2180      	movs	r1, #128	@ 0x80
 8001830:	0449      	lsls	r1, r1, #17
 8001832:	430a      	orrs	r2, r1
 8001834:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001836:	f7ff f8bd 	bl	80009b4 <HAL_GetTick>
 800183a:	0003      	movs	r3, r0
 800183c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800183e:	e008      	b.n	8001852 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001840:	f7ff f8b8 	bl	80009b4 <HAL_GetTick>
 8001844:	0002      	movs	r2, r0
 8001846:	69bb      	ldr	r3, [r7, #24]
 8001848:	1ad3      	subs	r3, r2, r3
 800184a:	2b02      	cmp	r3, #2
 800184c:	d901      	bls.n	8001852 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 800184e:	2303      	movs	r3, #3
 8001850:	e047      	b.n	80018e2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001852:	4b26      	ldr	r3, [pc, #152]	@ (80018ec <HAL_RCC_OscConfig+0x620>)
 8001854:	681a      	ldr	r2, [r3, #0]
 8001856:	2380      	movs	r3, #128	@ 0x80
 8001858:	049b      	lsls	r3, r3, #18
 800185a:	4013      	ands	r3, r2
 800185c:	d0f0      	beq.n	8001840 <HAL_RCC_OscConfig+0x574>
 800185e:	e03f      	b.n	80018e0 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001860:	4b22      	ldr	r3, [pc, #136]	@ (80018ec <HAL_RCC_OscConfig+0x620>)
 8001862:	681a      	ldr	r2, [r3, #0]
 8001864:	4b21      	ldr	r3, [pc, #132]	@ (80018ec <HAL_RCC_OscConfig+0x620>)
 8001866:	4924      	ldr	r1, [pc, #144]	@ (80018f8 <HAL_RCC_OscConfig+0x62c>)
 8001868:	400a      	ands	r2, r1
 800186a:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800186c:	f7ff f8a2 	bl	80009b4 <HAL_GetTick>
 8001870:	0003      	movs	r3, r0
 8001872:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001874:	e008      	b.n	8001888 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001876:	f7ff f89d 	bl	80009b4 <HAL_GetTick>
 800187a:	0002      	movs	r2, r0
 800187c:	69bb      	ldr	r3, [r7, #24]
 800187e:	1ad3      	subs	r3, r2, r3
 8001880:	2b02      	cmp	r3, #2
 8001882:	d901      	bls.n	8001888 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8001884:	2303      	movs	r3, #3
 8001886:	e02c      	b.n	80018e2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001888:	4b18      	ldr	r3, [pc, #96]	@ (80018ec <HAL_RCC_OscConfig+0x620>)
 800188a:	681a      	ldr	r2, [r3, #0]
 800188c:	2380      	movs	r3, #128	@ 0x80
 800188e:	049b      	lsls	r3, r3, #18
 8001890:	4013      	ands	r3, r2
 8001892:	d1f0      	bne.n	8001876 <HAL_RCC_OscConfig+0x5aa>
 8001894:	e024      	b.n	80018e0 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	6a1b      	ldr	r3, [r3, #32]
 800189a:	2b01      	cmp	r3, #1
 800189c:	d101      	bne.n	80018a2 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 800189e:	2301      	movs	r3, #1
 80018a0:	e01f      	b.n	80018e2 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80018a2:	4b12      	ldr	r3, [pc, #72]	@ (80018ec <HAL_RCC_OscConfig+0x620>)
 80018a4:	685b      	ldr	r3, [r3, #4]
 80018a6:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80018a8:	4b10      	ldr	r3, [pc, #64]	@ (80018ec <HAL_RCC_OscConfig+0x620>)
 80018aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018ac:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80018ae:	697a      	ldr	r2, [r7, #20]
 80018b0:	2380      	movs	r3, #128	@ 0x80
 80018b2:	025b      	lsls	r3, r3, #9
 80018b4:	401a      	ands	r2, r3
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018ba:	429a      	cmp	r2, r3
 80018bc:	d10e      	bne.n	80018dc <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80018be:	693b      	ldr	r3, [r7, #16]
 80018c0:	220f      	movs	r2, #15
 80018c2:	401a      	ands	r2, r3
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80018c8:	429a      	cmp	r2, r3
 80018ca:	d107      	bne.n	80018dc <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80018cc:	697a      	ldr	r2, [r7, #20]
 80018ce:	23f0      	movs	r3, #240	@ 0xf0
 80018d0:	039b      	lsls	r3, r3, #14
 80018d2:	401a      	ands	r2, r3
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80018d8:	429a      	cmp	r2, r3
 80018da:	d001      	beq.n	80018e0 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 80018dc:	2301      	movs	r3, #1
 80018de:	e000      	b.n	80018e2 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 80018e0:	2300      	movs	r3, #0
}
 80018e2:	0018      	movs	r0, r3
 80018e4:	46bd      	mov	sp, r7
 80018e6:	b008      	add	sp, #32
 80018e8:	bd80      	pop	{r7, pc}
 80018ea:	46c0      	nop			@ (mov r8, r8)
 80018ec:	40021000 	.word	0x40021000
 80018f0:	00001388 	.word	0x00001388
 80018f4:	efffffff 	.word	0xefffffff
 80018f8:	feffffff 	.word	0xfeffffff
 80018fc:	ffc2ffff 	.word	0xffc2ffff

08001900 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b084      	sub	sp, #16
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
 8001908:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	2b00      	cmp	r3, #0
 800190e:	d101      	bne.n	8001914 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001910:	2301      	movs	r3, #1
 8001912:	e0b3      	b.n	8001a7c <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001914:	4b5b      	ldr	r3, [pc, #364]	@ (8001a84 <HAL_RCC_ClockConfig+0x184>)
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	2201      	movs	r2, #1
 800191a:	4013      	ands	r3, r2
 800191c:	683a      	ldr	r2, [r7, #0]
 800191e:	429a      	cmp	r2, r3
 8001920:	d911      	bls.n	8001946 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001922:	4b58      	ldr	r3, [pc, #352]	@ (8001a84 <HAL_RCC_ClockConfig+0x184>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	2201      	movs	r2, #1
 8001928:	4393      	bics	r3, r2
 800192a:	0019      	movs	r1, r3
 800192c:	4b55      	ldr	r3, [pc, #340]	@ (8001a84 <HAL_RCC_ClockConfig+0x184>)
 800192e:	683a      	ldr	r2, [r7, #0]
 8001930:	430a      	orrs	r2, r1
 8001932:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001934:	4b53      	ldr	r3, [pc, #332]	@ (8001a84 <HAL_RCC_ClockConfig+0x184>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	2201      	movs	r2, #1
 800193a:	4013      	ands	r3, r2
 800193c:	683a      	ldr	r2, [r7, #0]
 800193e:	429a      	cmp	r2, r3
 8001940:	d001      	beq.n	8001946 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8001942:	2301      	movs	r3, #1
 8001944:	e09a      	b.n	8001a7c <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	2202      	movs	r2, #2
 800194c:	4013      	ands	r3, r2
 800194e:	d015      	beq.n	800197c <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	2204      	movs	r2, #4
 8001956:	4013      	ands	r3, r2
 8001958:	d006      	beq.n	8001968 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800195a:	4b4b      	ldr	r3, [pc, #300]	@ (8001a88 <HAL_RCC_ClockConfig+0x188>)
 800195c:	685a      	ldr	r2, [r3, #4]
 800195e:	4b4a      	ldr	r3, [pc, #296]	@ (8001a88 <HAL_RCC_ClockConfig+0x188>)
 8001960:	21e0      	movs	r1, #224	@ 0xe0
 8001962:	00c9      	lsls	r1, r1, #3
 8001964:	430a      	orrs	r2, r1
 8001966:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001968:	4b47      	ldr	r3, [pc, #284]	@ (8001a88 <HAL_RCC_ClockConfig+0x188>)
 800196a:	685b      	ldr	r3, [r3, #4]
 800196c:	22f0      	movs	r2, #240	@ 0xf0
 800196e:	4393      	bics	r3, r2
 8001970:	0019      	movs	r1, r3
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	689a      	ldr	r2, [r3, #8]
 8001976:	4b44      	ldr	r3, [pc, #272]	@ (8001a88 <HAL_RCC_ClockConfig+0x188>)
 8001978:	430a      	orrs	r2, r1
 800197a:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	2201      	movs	r2, #1
 8001982:	4013      	ands	r3, r2
 8001984:	d040      	beq.n	8001a08 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	685b      	ldr	r3, [r3, #4]
 800198a:	2b01      	cmp	r3, #1
 800198c:	d107      	bne.n	800199e <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800198e:	4b3e      	ldr	r3, [pc, #248]	@ (8001a88 <HAL_RCC_ClockConfig+0x188>)
 8001990:	681a      	ldr	r2, [r3, #0]
 8001992:	2380      	movs	r3, #128	@ 0x80
 8001994:	029b      	lsls	r3, r3, #10
 8001996:	4013      	ands	r3, r2
 8001998:	d114      	bne.n	80019c4 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800199a:	2301      	movs	r3, #1
 800199c:	e06e      	b.n	8001a7c <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	685b      	ldr	r3, [r3, #4]
 80019a2:	2b02      	cmp	r3, #2
 80019a4:	d107      	bne.n	80019b6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80019a6:	4b38      	ldr	r3, [pc, #224]	@ (8001a88 <HAL_RCC_ClockConfig+0x188>)
 80019a8:	681a      	ldr	r2, [r3, #0]
 80019aa:	2380      	movs	r3, #128	@ 0x80
 80019ac:	049b      	lsls	r3, r3, #18
 80019ae:	4013      	ands	r3, r2
 80019b0:	d108      	bne.n	80019c4 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80019b2:	2301      	movs	r3, #1
 80019b4:	e062      	b.n	8001a7c <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019b6:	4b34      	ldr	r3, [pc, #208]	@ (8001a88 <HAL_RCC_ClockConfig+0x188>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	2202      	movs	r2, #2
 80019bc:	4013      	ands	r3, r2
 80019be:	d101      	bne.n	80019c4 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80019c0:	2301      	movs	r3, #1
 80019c2:	e05b      	b.n	8001a7c <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80019c4:	4b30      	ldr	r3, [pc, #192]	@ (8001a88 <HAL_RCC_ClockConfig+0x188>)
 80019c6:	685b      	ldr	r3, [r3, #4]
 80019c8:	2203      	movs	r2, #3
 80019ca:	4393      	bics	r3, r2
 80019cc:	0019      	movs	r1, r3
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	685a      	ldr	r2, [r3, #4]
 80019d2:	4b2d      	ldr	r3, [pc, #180]	@ (8001a88 <HAL_RCC_ClockConfig+0x188>)
 80019d4:	430a      	orrs	r2, r1
 80019d6:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80019d8:	f7fe ffec 	bl	80009b4 <HAL_GetTick>
 80019dc:	0003      	movs	r3, r0
 80019de:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80019e0:	e009      	b.n	80019f6 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019e2:	f7fe ffe7 	bl	80009b4 <HAL_GetTick>
 80019e6:	0002      	movs	r2, r0
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	1ad3      	subs	r3, r2, r3
 80019ec:	4a27      	ldr	r2, [pc, #156]	@ (8001a8c <HAL_RCC_ClockConfig+0x18c>)
 80019ee:	4293      	cmp	r3, r2
 80019f0:	d901      	bls.n	80019f6 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 80019f2:	2303      	movs	r3, #3
 80019f4:	e042      	b.n	8001a7c <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80019f6:	4b24      	ldr	r3, [pc, #144]	@ (8001a88 <HAL_RCC_ClockConfig+0x188>)
 80019f8:	685b      	ldr	r3, [r3, #4]
 80019fa:	220c      	movs	r2, #12
 80019fc:	401a      	ands	r2, r3
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	685b      	ldr	r3, [r3, #4]
 8001a02:	009b      	lsls	r3, r3, #2
 8001a04:	429a      	cmp	r2, r3
 8001a06:	d1ec      	bne.n	80019e2 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001a08:	4b1e      	ldr	r3, [pc, #120]	@ (8001a84 <HAL_RCC_ClockConfig+0x184>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	2201      	movs	r2, #1
 8001a0e:	4013      	ands	r3, r2
 8001a10:	683a      	ldr	r2, [r7, #0]
 8001a12:	429a      	cmp	r2, r3
 8001a14:	d211      	bcs.n	8001a3a <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a16:	4b1b      	ldr	r3, [pc, #108]	@ (8001a84 <HAL_RCC_ClockConfig+0x184>)
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	2201      	movs	r2, #1
 8001a1c:	4393      	bics	r3, r2
 8001a1e:	0019      	movs	r1, r3
 8001a20:	4b18      	ldr	r3, [pc, #96]	@ (8001a84 <HAL_RCC_ClockConfig+0x184>)
 8001a22:	683a      	ldr	r2, [r7, #0]
 8001a24:	430a      	orrs	r2, r1
 8001a26:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a28:	4b16      	ldr	r3, [pc, #88]	@ (8001a84 <HAL_RCC_ClockConfig+0x184>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	2201      	movs	r2, #1
 8001a2e:	4013      	ands	r3, r2
 8001a30:	683a      	ldr	r2, [r7, #0]
 8001a32:	429a      	cmp	r2, r3
 8001a34:	d001      	beq.n	8001a3a <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8001a36:	2301      	movs	r3, #1
 8001a38:	e020      	b.n	8001a7c <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	2204      	movs	r2, #4
 8001a40:	4013      	ands	r3, r2
 8001a42:	d009      	beq.n	8001a58 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001a44:	4b10      	ldr	r3, [pc, #64]	@ (8001a88 <HAL_RCC_ClockConfig+0x188>)
 8001a46:	685b      	ldr	r3, [r3, #4]
 8001a48:	4a11      	ldr	r2, [pc, #68]	@ (8001a90 <HAL_RCC_ClockConfig+0x190>)
 8001a4a:	4013      	ands	r3, r2
 8001a4c:	0019      	movs	r1, r3
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	68da      	ldr	r2, [r3, #12]
 8001a52:	4b0d      	ldr	r3, [pc, #52]	@ (8001a88 <HAL_RCC_ClockConfig+0x188>)
 8001a54:	430a      	orrs	r2, r1
 8001a56:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001a58:	f000 f820 	bl	8001a9c <HAL_RCC_GetSysClockFreq>
 8001a5c:	0001      	movs	r1, r0
 8001a5e:	4b0a      	ldr	r3, [pc, #40]	@ (8001a88 <HAL_RCC_ClockConfig+0x188>)
 8001a60:	685b      	ldr	r3, [r3, #4]
 8001a62:	091b      	lsrs	r3, r3, #4
 8001a64:	220f      	movs	r2, #15
 8001a66:	4013      	ands	r3, r2
 8001a68:	4a0a      	ldr	r2, [pc, #40]	@ (8001a94 <HAL_RCC_ClockConfig+0x194>)
 8001a6a:	5cd3      	ldrb	r3, [r2, r3]
 8001a6c:	000a      	movs	r2, r1
 8001a6e:	40da      	lsrs	r2, r3
 8001a70:	4b09      	ldr	r3, [pc, #36]	@ (8001a98 <HAL_RCC_ClockConfig+0x198>)
 8001a72:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001a74:	2003      	movs	r0, #3
 8001a76:	f7fe ff57 	bl	8000928 <HAL_InitTick>
  
  return HAL_OK;
 8001a7a:	2300      	movs	r3, #0
}
 8001a7c:	0018      	movs	r0, r3
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	b004      	add	sp, #16
 8001a82:	bd80      	pop	{r7, pc}
 8001a84:	40022000 	.word	0x40022000
 8001a88:	40021000 	.word	0x40021000
 8001a8c:	00001388 	.word	0x00001388
 8001a90:	fffff8ff 	.word	0xfffff8ff
 8001a94:	0800315c 	.word	0x0800315c
 8001a98:	20000000 	.word	0x20000000

08001a9c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b086      	sub	sp, #24
 8001aa0:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	60fb      	str	r3, [r7, #12]
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	60bb      	str	r3, [r7, #8]
 8001aaa:	2300      	movs	r3, #0
 8001aac:	617b      	str	r3, [r7, #20]
 8001aae:	2300      	movs	r3, #0
 8001ab0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8001ab6:	4b20      	ldr	r3, [pc, #128]	@ (8001b38 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001ab8:	685b      	ldr	r3, [r3, #4]
 8001aba:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	220c      	movs	r2, #12
 8001ac0:	4013      	ands	r3, r2
 8001ac2:	2b04      	cmp	r3, #4
 8001ac4:	d002      	beq.n	8001acc <HAL_RCC_GetSysClockFreq+0x30>
 8001ac6:	2b08      	cmp	r3, #8
 8001ac8:	d003      	beq.n	8001ad2 <HAL_RCC_GetSysClockFreq+0x36>
 8001aca:	e02c      	b.n	8001b26 <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001acc:	4b1b      	ldr	r3, [pc, #108]	@ (8001b3c <HAL_RCC_GetSysClockFreq+0xa0>)
 8001ace:	613b      	str	r3, [r7, #16]
      break;
 8001ad0:	e02c      	b.n	8001b2c <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	0c9b      	lsrs	r3, r3, #18
 8001ad6:	220f      	movs	r2, #15
 8001ad8:	4013      	ands	r3, r2
 8001ada:	4a19      	ldr	r2, [pc, #100]	@ (8001b40 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001adc:	5cd3      	ldrb	r3, [r2, r3]
 8001ade:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001ae0:	4b15      	ldr	r3, [pc, #84]	@ (8001b38 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001ae2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ae4:	220f      	movs	r2, #15
 8001ae6:	4013      	ands	r3, r2
 8001ae8:	4a16      	ldr	r2, [pc, #88]	@ (8001b44 <HAL_RCC_GetSysClockFreq+0xa8>)
 8001aea:	5cd3      	ldrb	r3, [r2, r3]
 8001aec:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001aee:	68fa      	ldr	r2, [r7, #12]
 8001af0:	2380      	movs	r3, #128	@ 0x80
 8001af2:	025b      	lsls	r3, r3, #9
 8001af4:	4013      	ands	r3, r2
 8001af6:	d009      	beq.n	8001b0c <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001af8:	68b9      	ldr	r1, [r7, #8]
 8001afa:	4810      	ldr	r0, [pc, #64]	@ (8001b3c <HAL_RCC_GetSysClockFreq+0xa0>)
 8001afc:	f7fe fb04 	bl	8000108 <__udivsi3>
 8001b00:	0003      	movs	r3, r0
 8001b02:	001a      	movs	r2, r3
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	4353      	muls	r3, r2
 8001b08:	617b      	str	r3, [r7, #20]
 8001b0a:	e009      	b.n	8001b20 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8001b0c:	6879      	ldr	r1, [r7, #4]
 8001b0e:	000a      	movs	r2, r1
 8001b10:	0152      	lsls	r2, r2, #5
 8001b12:	1a52      	subs	r2, r2, r1
 8001b14:	0193      	lsls	r3, r2, #6
 8001b16:	1a9b      	subs	r3, r3, r2
 8001b18:	00db      	lsls	r3, r3, #3
 8001b1a:	185b      	adds	r3, r3, r1
 8001b1c:	021b      	lsls	r3, r3, #8
 8001b1e:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 8001b20:	697b      	ldr	r3, [r7, #20]
 8001b22:	613b      	str	r3, [r7, #16]
      break;
 8001b24:	e002      	b.n	8001b2c <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001b26:	4b05      	ldr	r3, [pc, #20]	@ (8001b3c <HAL_RCC_GetSysClockFreq+0xa0>)
 8001b28:	613b      	str	r3, [r7, #16]
      break;
 8001b2a:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001b2c:	693b      	ldr	r3, [r7, #16]
}
 8001b2e:	0018      	movs	r0, r3
 8001b30:	46bd      	mov	sp, r7
 8001b32:	b006      	add	sp, #24
 8001b34:	bd80      	pop	{r7, pc}
 8001b36:	46c0      	nop			@ (mov r8, r8)
 8001b38:	40021000 	.word	0x40021000
 8001b3c:	007a1200 	.word	0x007a1200
 8001b40:	08003174 	.word	0x08003174
 8001b44:	08003184 	.word	0x08003184

08001b48 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001b4c:	4b02      	ldr	r3, [pc, #8]	@ (8001b58 <HAL_RCC_GetHCLKFreq+0x10>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
}
 8001b50:	0018      	movs	r0, r3
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}
 8001b56:	46c0      	nop			@ (mov r8, r8)
 8001b58:	20000000 	.word	0x20000000

08001b5c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8001b60:	f7ff fff2 	bl	8001b48 <HAL_RCC_GetHCLKFreq>
 8001b64:	0001      	movs	r1, r0
 8001b66:	4b06      	ldr	r3, [pc, #24]	@ (8001b80 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001b68:	685b      	ldr	r3, [r3, #4]
 8001b6a:	0a1b      	lsrs	r3, r3, #8
 8001b6c:	2207      	movs	r2, #7
 8001b6e:	4013      	ands	r3, r2
 8001b70:	4a04      	ldr	r2, [pc, #16]	@ (8001b84 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001b72:	5cd3      	ldrb	r3, [r2, r3]
 8001b74:	40d9      	lsrs	r1, r3
 8001b76:	000b      	movs	r3, r1
}    
 8001b78:	0018      	movs	r0, r3
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd80      	pop	{r7, pc}
 8001b7e:	46c0      	nop			@ (mov r8, r8)
 8001b80:	40021000 	.word	0x40021000
 8001b84:	0800316c 	.word	0x0800316c

08001b88 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b086      	sub	sp, #24
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001b90:	2300      	movs	r3, #0
 8001b92:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8001b94:	2300      	movs	r3, #0
 8001b96:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681a      	ldr	r2, [r3, #0]
 8001b9c:	2380      	movs	r3, #128	@ 0x80
 8001b9e:	025b      	lsls	r3, r3, #9
 8001ba0:	4013      	ands	r3, r2
 8001ba2:	d100      	bne.n	8001ba6 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8001ba4:	e08e      	b.n	8001cc4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8001ba6:	2017      	movs	r0, #23
 8001ba8:	183b      	adds	r3, r7, r0
 8001baa:	2200      	movs	r2, #0
 8001bac:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001bae:	4b5f      	ldr	r3, [pc, #380]	@ (8001d2c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001bb0:	69da      	ldr	r2, [r3, #28]
 8001bb2:	2380      	movs	r3, #128	@ 0x80
 8001bb4:	055b      	lsls	r3, r3, #21
 8001bb6:	4013      	ands	r3, r2
 8001bb8:	d110      	bne.n	8001bdc <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001bba:	4b5c      	ldr	r3, [pc, #368]	@ (8001d2c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001bbc:	69da      	ldr	r2, [r3, #28]
 8001bbe:	4b5b      	ldr	r3, [pc, #364]	@ (8001d2c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001bc0:	2180      	movs	r1, #128	@ 0x80
 8001bc2:	0549      	lsls	r1, r1, #21
 8001bc4:	430a      	orrs	r2, r1
 8001bc6:	61da      	str	r2, [r3, #28]
 8001bc8:	4b58      	ldr	r3, [pc, #352]	@ (8001d2c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001bca:	69da      	ldr	r2, [r3, #28]
 8001bcc:	2380      	movs	r3, #128	@ 0x80
 8001bce:	055b      	lsls	r3, r3, #21
 8001bd0:	4013      	ands	r3, r2
 8001bd2:	60bb      	str	r3, [r7, #8]
 8001bd4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001bd6:	183b      	adds	r3, r7, r0
 8001bd8:	2201      	movs	r2, #1
 8001bda:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bdc:	4b54      	ldr	r3, [pc, #336]	@ (8001d30 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8001bde:	681a      	ldr	r2, [r3, #0]
 8001be0:	2380      	movs	r3, #128	@ 0x80
 8001be2:	005b      	lsls	r3, r3, #1
 8001be4:	4013      	ands	r3, r2
 8001be6:	d11a      	bne.n	8001c1e <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001be8:	4b51      	ldr	r3, [pc, #324]	@ (8001d30 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8001bea:	681a      	ldr	r2, [r3, #0]
 8001bec:	4b50      	ldr	r3, [pc, #320]	@ (8001d30 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8001bee:	2180      	movs	r1, #128	@ 0x80
 8001bf0:	0049      	lsls	r1, r1, #1
 8001bf2:	430a      	orrs	r2, r1
 8001bf4:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001bf6:	f7fe fedd 	bl	80009b4 <HAL_GetTick>
 8001bfa:	0003      	movs	r3, r0
 8001bfc:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bfe:	e008      	b.n	8001c12 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c00:	f7fe fed8 	bl	80009b4 <HAL_GetTick>
 8001c04:	0002      	movs	r2, r0
 8001c06:	693b      	ldr	r3, [r7, #16]
 8001c08:	1ad3      	subs	r3, r2, r3
 8001c0a:	2b64      	cmp	r3, #100	@ 0x64
 8001c0c:	d901      	bls.n	8001c12 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8001c0e:	2303      	movs	r3, #3
 8001c10:	e087      	b.n	8001d22 <HAL_RCCEx_PeriphCLKConfig+0x19a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c12:	4b47      	ldr	r3, [pc, #284]	@ (8001d30 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8001c14:	681a      	ldr	r2, [r3, #0]
 8001c16:	2380      	movs	r3, #128	@ 0x80
 8001c18:	005b      	lsls	r3, r3, #1
 8001c1a:	4013      	ands	r3, r2
 8001c1c:	d0f0      	beq.n	8001c00 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001c1e:	4b43      	ldr	r3, [pc, #268]	@ (8001d2c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001c20:	6a1a      	ldr	r2, [r3, #32]
 8001c22:	23c0      	movs	r3, #192	@ 0xc0
 8001c24:	009b      	lsls	r3, r3, #2
 8001c26:	4013      	ands	r3, r2
 8001c28:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d034      	beq.n	8001c9a <HAL_RCCEx_PeriphCLKConfig+0x112>
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	685a      	ldr	r2, [r3, #4]
 8001c34:	23c0      	movs	r3, #192	@ 0xc0
 8001c36:	009b      	lsls	r3, r3, #2
 8001c38:	4013      	ands	r3, r2
 8001c3a:	68fa      	ldr	r2, [r7, #12]
 8001c3c:	429a      	cmp	r2, r3
 8001c3e:	d02c      	beq.n	8001c9a <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001c40:	4b3a      	ldr	r3, [pc, #232]	@ (8001d2c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001c42:	6a1b      	ldr	r3, [r3, #32]
 8001c44:	4a3b      	ldr	r2, [pc, #236]	@ (8001d34 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001c46:	4013      	ands	r3, r2
 8001c48:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001c4a:	4b38      	ldr	r3, [pc, #224]	@ (8001d2c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001c4c:	6a1a      	ldr	r2, [r3, #32]
 8001c4e:	4b37      	ldr	r3, [pc, #220]	@ (8001d2c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001c50:	2180      	movs	r1, #128	@ 0x80
 8001c52:	0249      	lsls	r1, r1, #9
 8001c54:	430a      	orrs	r2, r1
 8001c56:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001c58:	4b34      	ldr	r3, [pc, #208]	@ (8001d2c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001c5a:	6a1a      	ldr	r2, [r3, #32]
 8001c5c:	4b33      	ldr	r3, [pc, #204]	@ (8001d2c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001c5e:	4936      	ldr	r1, [pc, #216]	@ (8001d38 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8001c60:	400a      	ands	r2, r1
 8001c62:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001c64:	4b31      	ldr	r3, [pc, #196]	@ (8001d2c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001c66:	68fa      	ldr	r2, [r7, #12]
 8001c68:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	2201      	movs	r2, #1
 8001c6e:	4013      	ands	r3, r2
 8001c70:	d013      	beq.n	8001c9a <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c72:	f7fe fe9f 	bl	80009b4 <HAL_GetTick>
 8001c76:	0003      	movs	r3, r0
 8001c78:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c7a:	e009      	b.n	8001c90 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c7c:	f7fe fe9a 	bl	80009b4 <HAL_GetTick>
 8001c80:	0002      	movs	r2, r0
 8001c82:	693b      	ldr	r3, [r7, #16]
 8001c84:	1ad3      	subs	r3, r2, r3
 8001c86:	4a2d      	ldr	r2, [pc, #180]	@ (8001d3c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8001c88:	4293      	cmp	r3, r2
 8001c8a:	d901      	bls.n	8001c90 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001c8c:	2303      	movs	r3, #3
 8001c8e:	e048      	b.n	8001d22 <HAL_RCCEx_PeriphCLKConfig+0x19a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c90:	4b26      	ldr	r3, [pc, #152]	@ (8001d2c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001c92:	6a1b      	ldr	r3, [r3, #32]
 8001c94:	2202      	movs	r2, #2
 8001c96:	4013      	ands	r3, r2
 8001c98:	d0f0      	beq.n	8001c7c <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001c9a:	4b24      	ldr	r3, [pc, #144]	@ (8001d2c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001c9c:	6a1b      	ldr	r3, [r3, #32]
 8001c9e:	4a25      	ldr	r2, [pc, #148]	@ (8001d34 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001ca0:	4013      	ands	r3, r2
 8001ca2:	0019      	movs	r1, r3
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	685a      	ldr	r2, [r3, #4]
 8001ca8:	4b20      	ldr	r3, [pc, #128]	@ (8001d2c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001caa:	430a      	orrs	r2, r1
 8001cac:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001cae:	2317      	movs	r3, #23
 8001cb0:	18fb      	adds	r3, r7, r3
 8001cb2:	781b      	ldrb	r3, [r3, #0]
 8001cb4:	2b01      	cmp	r3, #1
 8001cb6:	d105      	bne.n	8001cc4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001cb8:	4b1c      	ldr	r3, [pc, #112]	@ (8001d2c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001cba:	69da      	ldr	r2, [r3, #28]
 8001cbc:	4b1b      	ldr	r3, [pc, #108]	@ (8001d2c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001cbe:	4920      	ldr	r1, [pc, #128]	@ (8001d40 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001cc0:	400a      	ands	r2, r1
 8001cc2:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	2201      	movs	r2, #1
 8001cca:	4013      	ands	r3, r2
 8001ccc:	d009      	beq.n	8001ce2 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001cce:	4b17      	ldr	r3, [pc, #92]	@ (8001d2c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001cd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cd2:	2203      	movs	r2, #3
 8001cd4:	4393      	bics	r3, r2
 8001cd6:	0019      	movs	r1, r3
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	689a      	ldr	r2, [r3, #8]
 8001cdc:	4b13      	ldr	r3, [pc, #76]	@ (8001d2c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001cde:	430a      	orrs	r2, r1
 8001ce0:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	2220      	movs	r2, #32
 8001ce8:	4013      	ands	r3, r2
 8001cea:	d009      	beq.n	8001d00 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001cec:	4b0f      	ldr	r3, [pc, #60]	@ (8001d2c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001cee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cf0:	2210      	movs	r2, #16
 8001cf2:	4393      	bics	r3, r2
 8001cf4:	0019      	movs	r1, r3
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	68da      	ldr	r2, [r3, #12]
 8001cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8001d2c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001cfc:	430a      	orrs	r2, r1
 8001cfe:	631a      	str	r2, [r3, #48]	@ 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681a      	ldr	r2, [r3, #0]
 8001d04:	2380      	movs	r3, #128	@ 0x80
 8001d06:	00db      	lsls	r3, r3, #3
 8001d08:	4013      	ands	r3, r2
 8001d0a:	d009      	beq.n	8001d20 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8001d0c:	4b07      	ldr	r3, [pc, #28]	@ (8001d2c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001d0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d10:	2240      	movs	r2, #64	@ 0x40
 8001d12:	4393      	bics	r3, r2
 8001d14:	0019      	movs	r1, r3
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	691a      	ldr	r2, [r3, #16]
 8001d1a:	4b04      	ldr	r3, [pc, #16]	@ (8001d2c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001d1c:	430a      	orrs	r2, r1
 8001d1e:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8001d20:	2300      	movs	r3, #0
}
 8001d22:	0018      	movs	r0, r3
 8001d24:	46bd      	mov	sp, r7
 8001d26:	b006      	add	sp, #24
 8001d28:	bd80      	pop	{r7, pc}
 8001d2a:	46c0      	nop			@ (mov r8, r8)
 8001d2c:	40021000 	.word	0x40021000
 8001d30:	40007000 	.word	0x40007000
 8001d34:	fffffcff 	.word	0xfffffcff
 8001d38:	fffeffff 	.word	0xfffeffff
 8001d3c:	00001388 	.word	0x00001388
 8001d40:	efffffff 	.word	0xefffffff

08001d44 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b082      	sub	sp, #8
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d101      	bne.n	8001d56 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001d52:	2301      	movs	r3, #1
 8001d54:	e044      	b.n	8001de0 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d107      	bne.n	8001d6e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	2278      	movs	r2, #120	@ 0x78
 8001d62:	2100      	movs	r1, #0
 8001d64:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	0018      	movs	r0, r3
 8001d6a:	f7fe fce7 	bl	800073c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	2224      	movs	r2, #36	@ 0x24
 8001d72:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	681a      	ldr	r2, [r3, #0]
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	2101      	movs	r1, #1
 8001d80:	438a      	bics	r2, r1
 8001d82:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d003      	beq.n	8001d94 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	0018      	movs	r0, r3
 8001d90:	f000 fd66 	bl	8002860 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	0018      	movs	r0, r3
 8001d98:	f000 fc22 	bl	80025e0 <UART_SetConfig>
 8001d9c:	0003      	movs	r3, r0
 8001d9e:	2b01      	cmp	r3, #1
 8001da0:	d101      	bne.n	8001da6 <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8001da2:	2301      	movs	r3, #1
 8001da4:	e01c      	b.n	8001de0 <HAL_UART_Init+0x9c>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	685a      	ldr	r2, [r3, #4]
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	490d      	ldr	r1, [pc, #52]	@ (8001de8 <HAL_UART_Init+0xa4>)
 8001db2:	400a      	ands	r2, r1
 8001db4:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	689a      	ldr	r2, [r3, #8]
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	212a      	movs	r1, #42	@ 0x2a
 8001dc2:	438a      	bics	r2, r1
 8001dc4:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	681a      	ldr	r2, [r3, #0]
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	2101      	movs	r1, #1
 8001dd2:	430a      	orrs	r2, r1
 8001dd4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	0018      	movs	r0, r3
 8001dda:	f000 fdf5 	bl	80029c8 <UART_CheckIdleState>
 8001dde:	0003      	movs	r3, r0
}
 8001de0:	0018      	movs	r0, r3
 8001de2:	46bd      	mov	sp, r7
 8001de4:	b002      	add	sp, #8
 8001de6:	bd80      	pop	{r7, pc}
 8001de8:	ffffb7ff 	.word	0xffffb7ff

08001dec <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b08a      	sub	sp, #40	@ 0x28
 8001df0:	af02      	add	r7, sp, #8
 8001df2:	60f8      	str	r0, [r7, #12]
 8001df4:	60b9      	str	r1, [r7, #8]
 8001df6:	603b      	str	r3, [r7, #0]
 8001df8:	1dbb      	adds	r3, r7, #6
 8001dfa:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8001e00:	2b20      	cmp	r3, #32
 8001e02:	d000      	beq.n	8001e06 <HAL_UART_Transmit+0x1a>
 8001e04:	e08c      	b.n	8001f20 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 8001e06:	68bb      	ldr	r3, [r7, #8]
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d003      	beq.n	8001e14 <HAL_UART_Transmit+0x28>
 8001e0c:	1dbb      	adds	r3, r7, #6
 8001e0e:	881b      	ldrh	r3, [r3, #0]
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d101      	bne.n	8001e18 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8001e14:	2301      	movs	r3, #1
 8001e16:	e084      	b.n	8001f22 <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	689a      	ldr	r2, [r3, #8]
 8001e1c:	2380      	movs	r3, #128	@ 0x80
 8001e1e:	015b      	lsls	r3, r3, #5
 8001e20:	429a      	cmp	r2, r3
 8001e22:	d109      	bne.n	8001e38 <HAL_UART_Transmit+0x4c>
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	691b      	ldr	r3, [r3, #16]
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d105      	bne.n	8001e38 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8001e2c:	68bb      	ldr	r3, [r7, #8]
 8001e2e:	2201      	movs	r2, #1
 8001e30:	4013      	ands	r3, r2
 8001e32:	d001      	beq.n	8001e38 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8001e34:	2301      	movs	r3, #1
 8001e36:	e074      	b.n	8001f22 <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	2284      	movs	r2, #132	@ 0x84
 8001e3c:	2100      	movs	r1, #0
 8001e3e:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	2221      	movs	r2, #33	@ 0x21
 8001e44:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001e46:	f7fe fdb5 	bl	80009b4 <HAL_GetTick>
 8001e4a:	0003      	movs	r3, r0
 8001e4c:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	1dba      	adds	r2, r7, #6
 8001e52:	2150      	movs	r1, #80	@ 0x50
 8001e54:	8812      	ldrh	r2, [r2, #0]
 8001e56:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	1dba      	adds	r2, r7, #6
 8001e5c:	2152      	movs	r1, #82	@ 0x52
 8001e5e:	8812      	ldrh	r2, [r2, #0]
 8001e60:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	689a      	ldr	r2, [r3, #8]
 8001e66:	2380      	movs	r3, #128	@ 0x80
 8001e68:	015b      	lsls	r3, r3, #5
 8001e6a:	429a      	cmp	r2, r3
 8001e6c:	d108      	bne.n	8001e80 <HAL_UART_Transmit+0x94>
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	691b      	ldr	r3, [r3, #16]
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d104      	bne.n	8001e80 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8001e76:	2300      	movs	r3, #0
 8001e78:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001e7a:	68bb      	ldr	r3, [r7, #8]
 8001e7c:	61bb      	str	r3, [r7, #24]
 8001e7e:	e003      	b.n	8001e88 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8001e80:	68bb      	ldr	r3, [r7, #8]
 8001e82:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001e84:	2300      	movs	r3, #0
 8001e86:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001e88:	e02f      	b.n	8001eea <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001e8a:	697a      	ldr	r2, [r7, #20]
 8001e8c:	68f8      	ldr	r0, [r7, #12]
 8001e8e:	683b      	ldr	r3, [r7, #0]
 8001e90:	9300      	str	r3, [sp, #0]
 8001e92:	0013      	movs	r3, r2
 8001e94:	2200      	movs	r2, #0
 8001e96:	2180      	movs	r1, #128	@ 0x80
 8001e98:	f000 fe3e 	bl	8002b18 <UART_WaitOnFlagUntilTimeout>
 8001e9c:	1e03      	subs	r3, r0, #0
 8001e9e:	d004      	beq.n	8001eaa <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	2220      	movs	r2, #32
 8001ea4:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8001ea6:	2303      	movs	r3, #3
 8001ea8:	e03b      	b.n	8001f22 <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 8001eaa:	69fb      	ldr	r3, [r7, #28]
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d10b      	bne.n	8001ec8 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001eb0:	69bb      	ldr	r3, [r7, #24]
 8001eb2:	881a      	ldrh	r2, [r3, #0]
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	05d2      	lsls	r2, r2, #23
 8001eba:	0dd2      	lsrs	r2, r2, #23
 8001ebc:	b292      	uxth	r2, r2
 8001ebe:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8001ec0:	69bb      	ldr	r3, [r7, #24]
 8001ec2:	3302      	adds	r3, #2
 8001ec4:	61bb      	str	r3, [r7, #24]
 8001ec6:	e007      	b.n	8001ed8 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8001ec8:	69fb      	ldr	r3, [r7, #28]
 8001eca:	781a      	ldrb	r2, [r3, #0]
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8001ed2:	69fb      	ldr	r3, [r7, #28]
 8001ed4:	3301      	adds	r3, #1
 8001ed6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	2252      	movs	r2, #82	@ 0x52
 8001edc:	5a9b      	ldrh	r3, [r3, r2]
 8001ede:	b29b      	uxth	r3, r3
 8001ee0:	3b01      	subs	r3, #1
 8001ee2:	b299      	uxth	r1, r3
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	2252      	movs	r2, #82	@ 0x52
 8001ee8:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	2252      	movs	r2, #82	@ 0x52
 8001eee:	5a9b      	ldrh	r3, [r3, r2]
 8001ef0:	b29b      	uxth	r3, r3
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d1c9      	bne.n	8001e8a <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001ef6:	697a      	ldr	r2, [r7, #20]
 8001ef8:	68f8      	ldr	r0, [r7, #12]
 8001efa:	683b      	ldr	r3, [r7, #0]
 8001efc:	9300      	str	r3, [sp, #0]
 8001efe:	0013      	movs	r3, r2
 8001f00:	2200      	movs	r2, #0
 8001f02:	2140      	movs	r1, #64	@ 0x40
 8001f04:	f000 fe08 	bl	8002b18 <UART_WaitOnFlagUntilTimeout>
 8001f08:	1e03      	subs	r3, r0, #0
 8001f0a:	d004      	beq.n	8001f16 <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	2220      	movs	r2, #32
 8001f10:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8001f12:	2303      	movs	r3, #3
 8001f14:	e005      	b.n	8001f22 <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	2220      	movs	r2, #32
 8001f1a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	e000      	b.n	8001f22 <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8001f20:	2302      	movs	r3, #2
  }
}
 8001f22:	0018      	movs	r0, r3
 8001f24:	46bd      	mov	sp, r7
 8001f26:	b008      	add	sp, #32
 8001f28:	bd80      	pop	{r7, pc}

08001f2a <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001f2a:	b580      	push	{r7, lr}
 8001f2c:	b088      	sub	sp, #32
 8001f2e:	af00      	add	r7, sp, #0
 8001f30:	60f8      	str	r0, [r7, #12]
 8001f32:	60b9      	str	r1, [r7, #8]
 8001f34:	1dbb      	adds	r3, r7, #6
 8001f36:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	2280      	movs	r2, #128	@ 0x80
 8001f3c:	589b      	ldr	r3, [r3, r2]
 8001f3e:	2b20      	cmp	r3, #32
 8001f40:	d145      	bne.n	8001fce <HAL_UART_Receive_DMA+0xa4>
  {
    if ((pData == NULL) || (Size == 0U))
 8001f42:	68bb      	ldr	r3, [r7, #8]
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d003      	beq.n	8001f50 <HAL_UART_Receive_DMA+0x26>
 8001f48:	1dbb      	adds	r3, r7, #6
 8001f4a:	881b      	ldrh	r3, [r3, #0]
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d101      	bne.n	8001f54 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8001f50:	2301      	movs	r3, #1
 8001f52:	e03d      	b.n	8001fd0 <HAL_UART_Receive_DMA+0xa6>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy from RDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	689a      	ldr	r2, [r3, #8]
 8001f58:	2380      	movs	r3, #128	@ 0x80
 8001f5a:	015b      	lsls	r3, r3, #5
 8001f5c:	429a      	cmp	r2, r3
 8001f5e:	d109      	bne.n	8001f74 <HAL_UART_Receive_DMA+0x4a>
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	691b      	ldr	r3, [r3, #16]
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d105      	bne.n	8001f74 <HAL_UART_Receive_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8001f68:	68bb      	ldr	r3, [r7, #8]
 8001f6a:	2201      	movs	r2, #1
 8001f6c:	4013      	ands	r3, r2
 8001f6e:	d001      	beq.n	8001f74 <HAL_UART_Receive_DMA+0x4a>
      {
        return  HAL_ERROR;
 8001f70:	2301      	movs	r3, #1
 8001f72:	e02d      	b.n	8001fd0 <HAL_UART_Receive_DMA+0xa6>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	2200      	movs	r2, #0
 8001f78:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	685a      	ldr	r2, [r3, #4]
 8001f80:	2380      	movs	r3, #128	@ 0x80
 8001f82:	041b      	lsls	r3, r3, #16
 8001f84:	4013      	ands	r3, r2
 8001f86:	d019      	beq.n	8001fbc <HAL_UART_Receive_DMA+0x92>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001f88:	f3ef 8310 	mrs	r3, PRIMASK
 8001f8c:	613b      	str	r3, [r7, #16]
  return(result);
 8001f8e:	693b      	ldr	r3, [r7, #16]
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8001f90:	61fb      	str	r3, [r7, #28]
 8001f92:	2301      	movs	r3, #1
 8001f94:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001f96:	697b      	ldr	r3, [r7, #20]
 8001f98:	f383 8810 	msr	PRIMASK, r3
}
 8001f9c:	46c0      	nop			@ (mov r8, r8)
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	681a      	ldr	r2, [r3, #0]
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	2180      	movs	r1, #128	@ 0x80
 8001faa:	04c9      	lsls	r1, r1, #19
 8001fac:	430a      	orrs	r2, r1
 8001fae:	601a      	str	r2, [r3, #0]
 8001fb0:	69fb      	ldr	r3, [r7, #28]
 8001fb2:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001fb4:	69bb      	ldr	r3, [r7, #24]
 8001fb6:	f383 8810 	msr	PRIMASK, r3
}
 8001fba:	46c0      	nop			@ (mov r8, r8)
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8001fbc:	1dbb      	adds	r3, r7, #6
 8001fbe:	881a      	ldrh	r2, [r3, #0]
 8001fc0:	68b9      	ldr	r1, [r7, #8]
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	0018      	movs	r0, r3
 8001fc6:	f000 fe17 	bl	8002bf8 <UART_Start_Receive_DMA>
 8001fca:	0003      	movs	r3, r0
 8001fcc:	e000      	b.n	8001fd0 <HAL_UART_Receive_DMA+0xa6>
  }
  else
  {
    return HAL_BUSY;
 8001fce:	2302      	movs	r3, #2
  }
}
 8001fd0:	0018      	movs	r0, r3
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	b008      	add	sp, #32
 8001fd6:	bd80      	pop	{r7, pc}

08001fd8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001fd8:	b590      	push	{r4, r7, lr}
 8001fda:	b0ab      	sub	sp, #172	@ 0xac
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	69db      	ldr	r3, [r3, #28]
 8001fe6:	22a4      	movs	r2, #164	@ 0xa4
 8001fe8:	18b9      	adds	r1, r7, r2
 8001fea:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	20a0      	movs	r0, #160	@ 0xa0
 8001ff4:	1839      	adds	r1, r7, r0
 8001ff6:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	689b      	ldr	r3, [r3, #8]
 8001ffe:	219c      	movs	r1, #156	@ 0x9c
 8002000:	1879      	adds	r1, r7, r1
 8002002:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8002004:	0011      	movs	r1, r2
 8002006:	18bb      	adds	r3, r7, r2
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	4a99      	ldr	r2, [pc, #612]	@ (8002270 <HAL_UART_IRQHandler+0x298>)
 800200c:	4013      	ands	r3, r2
 800200e:	2298      	movs	r2, #152	@ 0x98
 8002010:	18bc      	adds	r4, r7, r2
 8002012:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8002014:	18bb      	adds	r3, r7, r2
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	2b00      	cmp	r3, #0
 800201a:	d114      	bne.n	8002046 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800201c:	187b      	adds	r3, r7, r1
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	2220      	movs	r2, #32
 8002022:	4013      	ands	r3, r2
 8002024:	d00f      	beq.n	8002046 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002026:	183b      	adds	r3, r7, r0
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	2220      	movs	r2, #32
 800202c:	4013      	ands	r3, r2
 800202e:	d00a      	beq.n	8002046 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002034:	2b00      	cmp	r3, #0
 8002036:	d100      	bne.n	800203a <HAL_UART_IRQHandler+0x62>
 8002038:	e29e      	b.n	8002578 <HAL_UART_IRQHandler+0x5a0>
      {
        huart->RxISR(huart);
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800203e:	687a      	ldr	r2, [r7, #4]
 8002040:	0010      	movs	r0, r2
 8002042:	4798      	blx	r3
      }
      return;
 8002044:	e298      	b.n	8002578 <HAL_UART_IRQHandler+0x5a0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8002046:	2398      	movs	r3, #152	@ 0x98
 8002048:	18fb      	adds	r3, r7, r3
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	2b00      	cmp	r3, #0
 800204e:	d100      	bne.n	8002052 <HAL_UART_IRQHandler+0x7a>
 8002050:	e114      	b.n	800227c <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8002052:	239c      	movs	r3, #156	@ 0x9c
 8002054:	18fb      	adds	r3, r7, r3
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	2201      	movs	r2, #1
 800205a:	4013      	ands	r3, r2
 800205c:	d106      	bne.n	800206c <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800205e:	23a0      	movs	r3, #160	@ 0xa0
 8002060:	18fb      	adds	r3, r7, r3
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	4a83      	ldr	r2, [pc, #524]	@ (8002274 <HAL_UART_IRQHandler+0x29c>)
 8002066:	4013      	ands	r3, r2
 8002068:	d100      	bne.n	800206c <HAL_UART_IRQHandler+0x94>
 800206a:	e107      	b.n	800227c <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800206c:	23a4      	movs	r3, #164	@ 0xa4
 800206e:	18fb      	adds	r3, r7, r3
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	2201      	movs	r2, #1
 8002074:	4013      	ands	r3, r2
 8002076:	d012      	beq.n	800209e <HAL_UART_IRQHandler+0xc6>
 8002078:	23a0      	movs	r3, #160	@ 0xa0
 800207a:	18fb      	adds	r3, r7, r3
 800207c:	681a      	ldr	r2, [r3, #0]
 800207e:	2380      	movs	r3, #128	@ 0x80
 8002080:	005b      	lsls	r3, r3, #1
 8002082:	4013      	ands	r3, r2
 8002084:	d00b      	beq.n	800209e <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	2201      	movs	r2, #1
 800208c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	2284      	movs	r2, #132	@ 0x84
 8002092:	589b      	ldr	r3, [r3, r2]
 8002094:	2201      	movs	r2, #1
 8002096:	431a      	orrs	r2, r3
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	2184      	movs	r1, #132	@ 0x84
 800209c:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800209e:	23a4      	movs	r3, #164	@ 0xa4
 80020a0:	18fb      	adds	r3, r7, r3
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	2202      	movs	r2, #2
 80020a6:	4013      	ands	r3, r2
 80020a8:	d011      	beq.n	80020ce <HAL_UART_IRQHandler+0xf6>
 80020aa:	239c      	movs	r3, #156	@ 0x9c
 80020ac:	18fb      	adds	r3, r7, r3
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	2201      	movs	r2, #1
 80020b2:	4013      	ands	r3, r2
 80020b4:	d00b      	beq.n	80020ce <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	2202      	movs	r2, #2
 80020bc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	2284      	movs	r2, #132	@ 0x84
 80020c2:	589b      	ldr	r3, [r3, r2]
 80020c4:	2204      	movs	r2, #4
 80020c6:	431a      	orrs	r2, r3
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	2184      	movs	r1, #132	@ 0x84
 80020cc:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80020ce:	23a4      	movs	r3, #164	@ 0xa4
 80020d0:	18fb      	adds	r3, r7, r3
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	2204      	movs	r2, #4
 80020d6:	4013      	ands	r3, r2
 80020d8:	d011      	beq.n	80020fe <HAL_UART_IRQHandler+0x126>
 80020da:	239c      	movs	r3, #156	@ 0x9c
 80020dc:	18fb      	adds	r3, r7, r3
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	2201      	movs	r2, #1
 80020e2:	4013      	ands	r3, r2
 80020e4:	d00b      	beq.n	80020fe <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	2204      	movs	r2, #4
 80020ec:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	2284      	movs	r2, #132	@ 0x84
 80020f2:	589b      	ldr	r3, [r3, r2]
 80020f4:	2202      	movs	r2, #2
 80020f6:	431a      	orrs	r2, r3
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	2184      	movs	r1, #132	@ 0x84
 80020fc:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80020fe:	23a4      	movs	r3, #164	@ 0xa4
 8002100:	18fb      	adds	r3, r7, r3
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	2208      	movs	r2, #8
 8002106:	4013      	ands	r3, r2
 8002108:	d017      	beq.n	800213a <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800210a:	23a0      	movs	r3, #160	@ 0xa0
 800210c:	18fb      	adds	r3, r7, r3
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	2220      	movs	r2, #32
 8002112:	4013      	ands	r3, r2
 8002114:	d105      	bne.n	8002122 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8002116:	239c      	movs	r3, #156	@ 0x9c
 8002118:	18fb      	adds	r3, r7, r3
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	2201      	movs	r2, #1
 800211e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002120:	d00b      	beq.n	800213a <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	2208      	movs	r2, #8
 8002128:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	2284      	movs	r2, #132	@ 0x84
 800212e:	589b      	ldr	r3, [r3, r2]
 8002130:	2208      	movs	r2, #8
 8002132:	431a      	orrs	r2, r3
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	2184      	movs	r1, #132	@ 0x84
 8002138:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800213a:	23a4      	movs	r3, #164	@ 0xa4
 800213c:	18fb      	adds	r3, r7, r3
 800213e:	681a      	ldr	r2, [r3, #0]
 8002140:	2380      	movs	r3, #128	@ 0x80
 8002142:	011b      	lsls	r3, r3, #4
 8002144:	4013      	ands	r3, r2
 8002146:	d013      	beq.n	8002170 <HAL_UART_IRQHandler+0x198>
 8002148:	23a0      	movs	r3, #160	@ 0xa0
 800214a:	18fb      	adds	r3, r7, r3
 800214c:	681a      	ldr	r2, [r3, #0]
 800214e:	2380      	movs	r3, #128	@ 0x80
 8002150:	04db      	lsls	r3, r3, #19
 8002152:	4013      	ands	r3, r2
 8002154:	d00c      	beq.n	8002170 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	2280      	movs	r2, #128	@ 0x80
 800215c:	0112      	lsls	r2, r2, #4
 800215e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	2284      	movs	r2, #132	@ 0x84
 8002164:	589b      	ldr	r3, [r3, r2]
 8002166:	2220      	movs	r2, #32
 8002168:	431a      	orrs	r2, r3
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	2184      	movs	r1, #132	@ 0x84
 800216e:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	2284      	movs	r2, #132	@ 0x84
 8002174:	589b      	ldr	r3, [r3, r2]
 8002176:	2b00      	cmp	r3, #0
 8002178:	d100      	bne.n	800217c <HAL_UART_IRQHandler+0x1a4>
 800217a:	e1ff      	b.n	800257c <HAL_UART_IRQHandler+0x5a4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800217c:	23a4      	movs	r3, #164	@ 0xa4
 800217e:	18fb      	adds	r3, r7, r3
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	2220      	movs	r2, #32
 8002184:	4013      	ands	r3, r2
 8002186:	d00e      	beq.n	80021a6 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002188:	23a0      	movs	r3, #160	@ 0xa0
 800218a:	18fb      	adds	r3, r7, r3
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	2220      	movs	r2, #32
 8002190:	4013      	ands	r3, r2
 8002192:	d008      	beq.n	80021a6 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002198:	2b00      	cmp	r3, #0
 800219a:	d004      	beq.n	80021a6 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80021a0:	687a      	ldr	r2, [r7, #4]
 80021a2:	0010      	movs	r0, r2
 80021a4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	2284      	movs	r2, #132	@ 0x84
 80021aa:	589b      	ldr	r3, [r3, r2]
 80021ac:	2194      	movs	r1, #148	@ 0x94
 80021ae:	187a      	adds	r2, r7, r1
 80021b0:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	689b      	ldr	r3, [r3, #8]
 80021b8:	2240      	movs	r2, #64	@ 0x40
 80021ba:	4013      	ands	r3, r2
 80021bc:	2b40      	cmp	r3, #64	@ 0x40
 80021be:	d004      	beq.n	80021ca <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80021c0:	187b      	adds	r3, r7, r1
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	2228      	movs	r2, #40	@ 0x28
 80021c6:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80021c8:	d047      	beq.n	800225a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	0018      	movs	r0, r3
 80021ce:	f000 fdd7 	bl	8002d80 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	689b      	ldr	r3, [r3, #8]
 80021d8:	2240      	movs	r2, #64	@ 0x40
 80021da:	4013      	ands	r3, r2
 80021dc:	2b40      	cmp	r3, #64	@ 0x40
 80021de:	d137      	bne.n	8002250 <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80021e0:	f3ef 8310 	mrs	r3, PRIMASK
 80021e4:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 80021e6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80021e8:	2090      	movs	r0, #144	@ 0x90
 80021ea:	183a      	adds	r2, r7, r0
 80021ec:	6013      	str	r3, [r2, #0]
 80021ee:	2301      	movs	r3, #1
 80021f0:	667b      	str	r3, [r7, #100]	@ 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80021f2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80021f4:	f383 8810 	msr	PRIMASK, r3
}
 80021f8:	46c0      	nop			@ (mov r8, r8)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	689a      	ldr	r2, [r3, #8]
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	2140      	movs	r1, #64	@ 0x40
 8002206:	438a      	bics	r2, r1
 8002208:	609a      	str	r2, [r3, #8]
 800220a:	183b      	adds	r3, r7, r0
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002210:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002212:	f383 8810 	msr	PRIMASK, r3
}
 8002216:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800221c:	2b00      	cmp	r3, #0
 800221e:	d012      	beq.n	8002246 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002224:	4a14      	ldr	r2, [pc, #80]	@ (8002278 <HAL_UART_IRQHandler+0x2a0>)
 8002226:	635a      	str	r2, [r3, #52]	@ 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800222c:	0018      	movs	r0, r3
 800222e:	f7fe fd8f 	bl	8000d50 <HAL_DMA_Abort_IT>
 8002232:	1e03      	subs	r3, r0, #0
 8002234:	d01a      	beq.n	800226c <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800223a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002240:	0018      	movs	r0, r3
 8002242:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002244:	e012      	b.n	800226c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	0018      	movs	r0, r3
 800224a:	f000 f9b5 	bl	80025b8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800224e:	e00d      	b.n	800226c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	0018      	movs	r0, r3
 8002254:	f000 f9b0 	bl	80025b8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002258:	e008      	b.n	800226c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	0018      	movs	r0, r3
 800225e:	f000 f9ab 	bl	80025b8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	2284      	movs	r2, #132	@ 0x84
 8002266:	2100      	movs	r1, #0
 8002268:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 800226a:	e187      	b.n	800257c <HAL_UART_IRQHandler+0x5a4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800226c:	46c0      	nop			@ (mov r8, r8)
    return;
 800226e:	e185      	b.n	800257c <HAL_UART_IRQHandler+0x5a4>
 8002270:	0000080f 	.word	0x0000080f
 8002274:	04000120 	.word	0x04000120
 8002278:	0800303b 	.word	0x0800303b

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002280:	2b01      	cmp	r3, #1
 8002282:	d000      	beq.n	8002286 <HAL_UART_IRQHandler+0x2ae>
 8002284:	e139      	b.n	80024fa <HAL_UART_IRQHandler+0x522>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8002286:	23a4      	movs	r3, #164	@ 0xa4
 8002288:	18fb      	adds	r3, r7, r3
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	2210      	movs	r2, #16
 800228e:	4013      	ands	r3, r2
 8002290:	d100      	bne.n	8002294 <HAL_UART_IRQHandler+0x2bc>
 8002292:	e132      	b.n	80024fa <HAL_UART_IRQHandler+0x522>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8002294:	23a0      	movs	r3, #160	@ 0xa0
 8002296:	18fb      	adds	r3, r7, r3
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	2210      	movs	r2, #16
 800229c:	4013      	ands	r3, r2
 800229e:	d100      	bne.n	80022a2 <HAL_UART_IRQHandler+0x2ca>
 80022a0:	e12b      	b.n	80024fa <HAL_UART_IRQHandler+0x522>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	2210      	movs	r2, #16
 80022a8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	689b      	ldr	r3, [r3, #8]
 80022b0:	2240      	movs	r2, #64	@ 0x40
 80022b2:	4013      	ands	r3, r2
 80022b4:	2b40      	cmp	r3, #64	@ 0x40
 80022b6:	d000      	beq.n	80022ba <HAL_UART_IRQHandler+0x2e2>
 80022b8:	e09f      	b.n	80023fa <HAL_UART_IRQHandler+0x422>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	685a      	ldr	r2, [r3, #4]
 80022c2:	217e      	movs	r1, #126	@ 0x7e
 80022c4:	187b      	adds	r3, r7, r1
 80022c6:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 80022c8:	187b      	adds	r3, r7, r1
 80022ca:	881b      	ldrh	r3, [r3, #0]
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d100      	bne.n	80022d2 <HAL_UART_IRQHandler+0x2fa>
 80022d0:	e156      	b.n	8002580 <HAL_UART_IRQHandler+0x5a8>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	2258      	movs	r2, #88	@ 0x58
 80022d6:	5a9b      	ldrh	r3, [r3, r2]
 80022d8:	187a      	adds	r2, r7, r1
 80022da:	8812      	ldrh	r2, [r2, #0]
 80022dc:	429a      	cmp	r2, r3
 80022de:	d300      	bcc.n	80022e2 <HAL_UART_IRQHandler+0x30a>
 80022e0:	e14e      	b.n	8002580 <HAL_UART_IRQHandler+0x5a8>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	187a      	adds	r2, r7, r1
 80022e6:	215a      	movs	r1, #90	@ 0x5a
 80022e8:	8812      	ldrh	r2, [r2, #0]
 80022ea:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80022f0:	699b      	ldr	r3, [r3, #24]
 80022f2:	2b20      	cmp	r3, #32
 80022f4:	d06f      	beq.n	80023d6 <HAL_UART_IRQHandler+0x3fe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80022f6:	f3ef 8310 	mrs	r3, PRIMASK
 80022fa:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 80022fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80022fe:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002300:	2301      	movs	r3, #1
 8002302:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002304:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002306:	f383 8810 	msr	PRIMASK, r3
}
 800230a:	46c0      	nop			@ (mov r8, r8)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	681a      	ldr	r2, [r3, #0]
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	499e      	ldr	r1, [pc, #632]	@ (8002590 <HAL_UART_IRQHandler+0x5b8>)
 8002318:	400a      	ands	r2, r1
 800231a:	601a      	str	r2, [r3, #0]
 800231c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800231e:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002320:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002322:	f383 8810 	msr	PRIMASK, r3
}
 8002326:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002328:	f3ef 8310 	mrs	r3, PRIMASK
 800232c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 800232e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002330:	677b      	str	r3, [r7, #116]	@ 0x74
 8002332:	2301      	movs	r3, #1
 8002334:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002336:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002338:	f383 8810 	msr	PRIMASK, r3
}
 800233c:	46c0      	nop			@ (mov r8, r8)
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	689a      	ldr	r2, [r3, #8]
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	2101      	movs	r1, #1
 800234a:	438a      	bics	r2, r1
 800234c:	609a      	str	r2, [r3, #8]
 800234e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002350:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002352:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002354:	f383 8810 	msr	PRIMASK, r3
}
 8002358:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800235a:	f3ef 8310 	mrs	r3, PRIMASK
 800235e:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 8002360:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002362:	673b      	str	r3, [r7, #112]	@ 0x70
 8002364:	2301      	movs	r3, #1
 8002366:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002368:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800236a:	f383 8810 	msr	PRIMASK, r3
}
 800236e:	46c0      	nop			@ (mov r8, r8)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	689a      	ldr	r2, [r3, #8]
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	2140      	movs	r1, #64	@ 0x40
 800237c:	438a      	bics	r2, r1
 800237e:	609a      	str	r2, [r3, #8]
 8002380:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002382:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002384:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002386:	f383 8810 	msr	PRIMASK, r3
}
 800238a:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	2280      	movs	r2, #128	@ 0x80
 8002390:	2120      	movs	r1, #32
 8002392:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	2200      	movs	r2, #0
 8002398:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800239a:	f3ef 8310 	mrs	r3, PRIMASK
 800239e:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 80023a0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80023a2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80023a4:	2301      	movs	r3, #1
 80023a6:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80023a8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80023aa:	f383 8810 	msr	PRIMASK, r3
}
 80023ae:	46c0      	nop			@ (mov r8, r8)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	681a      	ldr	r2, [r3, #0]
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	2110      	movs	r1, #16
 80023bc:	438a      	bics	r2, r1
 80023be:	601a      	str	r2, [r3, #0]
 80023c0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80023c2:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80023c4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80023c6:	f383 8810 	msr	PRIMASK, r3
}
 80023ca:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80023d0:	0018      	movs	r0, r3
 80023d2:	f7fe fc85 	bl	8000ce0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	2202      	movs	r2, #2
 80023da:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	2258      	movs	r2, #88	@ 0x58
 80023e0:	5a9a      	ldrh	r2, [r3, r2]
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	215a      	movs	r1, #90	@ 0x5a
 80023e6:	5a5b      	ldrh	r3, [r3, r1]
 80023e8:	b29b      	uxth	r3, r3
 80023ea:	1ad3      	subs	r3, r2, r3
 80023ec:	b29a      	uxth	r2, r3
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	0011      	movs	r1, r2
 80023f2:	0018      	movs	r0, r3
 80023f4:	f000 f8e8 	bl	80025c8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80023f8:	e0c2      	b.n	8002580 <HAL_UART_IRQHandler+0x5a8>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	2258      	movs	r2, #88	@ 0x58
 80023fe:	5a99      	ldrh	r1, [r3, r2]
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	225a      	movs	r2, #90	@ 0x5a
 8002404:	5a9b      	ldrh	r3, [r3, r2]
 8002406:	b29a      	uxth	r2, r3
 8002408:	208e      	movs	r0, #142	@ 0x8e
 800240a:	183b      	adds	r3, r7, r0
 800240c:	1a8a      	subs	r2, r1, r2
 800240e:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	225a      	movs	r2, #90	@ 0x5a
 8002414:	5a9b      	ldrh	r3, [r3, r2]
 8002416:	b29b      	uxth	r3, r3
 8002418:	2b00      	cmp	r3, #0
 800241a:	d100      	bne.n	800241e <HAL_UART_IRQHandler+0x446>
 800241c:	e0b2      	b.n	8002584 <HAL_UART_IRQHandler+0x5ac>
          && (nb_rx_data > 0U))
 800241e:	183b      	adds	r3, r7, r0
 8002420:	881b      	ldrh	r3, [r3, #0]
 8002422:	2b00      	cmp	r3, #0
 8002424:	d100      	bne.n	8002428 <HAL_UART_IRQHandler+0x450>
 8002426:	e0ad      	b.n	8002584 <HAL_UART_IRQHandler+0x5ac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002428:	f3ef 8310 	mrs	r3, PRIMASK
 800242c:	60fb      	str	r3, [r7, #12]
  return(result);
 800242e:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002430:	2488      	movs	r4, #136	@ 0x88
 8002432:	193a      	adds	r2, r7, r4
 8002434:	6013      	str	r3, [r2, #0]
 8002436:	2301      	movs	r3, #1
 8002438:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800243a:	693b      	ldr	r3, [r7, #16]
 800243c:	f383 8810 	msr	PRIMASK, r3
}
 8002440:	46c0      	nop			@ (mov r8, r8)
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	681a      	ldr	r2, [r3, #0]
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	4951      	ldr	r1, [pc, #324]	@ (8002594 <HAL_UART_IRQHandler+0x5bc>)
 800244e:	400a      	ands	r2, r1
 8002450:	601a      	str	r2, [r3, #0]
 8002452:	193b      	adds	r3, r7, r4
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002458:	697b      	ldr	r3, [r7, #20]
 800245a:	f383 8810 	msr	PRIMASK, r3
}
 800245e:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002460:	f3ef 8310 	mrs	r3, PRIMASK
 8002464:	61bb      	str	r3, [r7, #24]
  return(result);
 8002466:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002468:	2484      	movs	r4, #132	@ 0x84
 800246a:	193a      	adds	r2, r7, r4
 800246c:	6013      	str	r3, [r2, #0]
 800246e:	2301      	movs	r3, #1
 8002470:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002472:	69fb      	ldr	r3, [r7, #28]
 8002474:	f383 8810 	msr	PRIMASK, r3
}
 8002478:	46c0      	nop			@ (mov r8, r8)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	689a      	ldr	r2, [r3, #8]
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	2101      	movs	r1, #1
 8002486:	438a      	bics	r2, r1
 8002488:	609a      	str	r2, [r3, #8]
 800248a:	193b      	adds	r3, r7, r4
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002490:	6a3b      	ldr	r3, [r7, #32]
 8002492:	f383 8810 	msr	PRIMASK, r3
}
 8002496:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	2280      	movs	r2, #128	@ 0x80
 800249c:	2120      	movs	r1, #32
 800249e:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	2200      	movs	r2, #0
 80024a4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	2200      	movs	r2, #0
 80024aa:	669a      	str	r2, [r3, #104]	@ 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80024ac:	f3ef 8310 	mrs	r3, PRIMASK
 80024b0:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80024b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80024b4:	2480      	movs	r4, #128	@ 0x80
 80024b6:	193a      	adds	r2, r7, r4
 80024b8:	6013      	str	r3, [r2, #0]
 80024ba:	2301      	movs	r3, #1
 80024bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80024be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024c0:	f383 8810 	msr	PRIMASK, r3
}
 80024c4:	46c0      	nop			@ (mov r8, r8)
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	681a      	ldr	r2, [r3, #0]
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	2110      	movs	r1, #16
 80024d2:	438a      	bics	r2, r1
 80024d4:	601a      	str	r2, [r3, #0]
 80024d6:	193b      	adds	r3, r7, r4
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80024dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80024de:	f383 8810 	msr	PRIMASK, r3
}
 80024e2:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	2202      	movs	r2, #2
 80024e8:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80024ea:	183b      	adds	r3, r7, r0
 80024ec:	881a      	ldrh	r2, [r3, #0]
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	0011      	movs	r1, r2
 80024f2:	0018      	movs	r0, r3
 80024f4:	f000 f868 	bl	80025c8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80024f8:	e044      	b.n	8002584 <HAL_UART_IRQHandler+0x5ac>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80024fa:	23a4      	movs	r3, #164	@ 0xa4
 80024fc:	18fb      	adds	r3, r7, r3
 80024fe:	681a      	ldr	r2, [r3, #0]
 8002500:	2380      	movs	r3, #128	@ 0x80
 8002502:	035b      	lsls	r3, r3, #13
 8002504:	4013      	ands	r3, r2
 8002506:	d010      	beq.n	800252a <HAL_UART_IRQHandler+0x552>
 8002508:	239c      	movs	r3, #156	@ 0x9c
 800250a:	18fb      	adds	r3, r7, r3
 800250c:	681a      	ldr	r2, [r3, #0]
 800250e:	2380      	movs	r3, #128	@ 0x80
 8002510:	03db      	lsls	r3, r3, #15
 8002512:	4013      	ands	r3, r2
 8002514:	d009      	beq.n	800252a <HAL_UART_IRQHandler+0x552>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	2280      	movs	r2, #128	@ 0x80
 800251c:	0352      	lsls	r2, r2, #13
 800251e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	0018      	movs	r0, r3
 8002524:	f000 fdcb 	bl	80030be <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8002528:	e02f      	b.n	800258a <HAL_UART_IRQHandler+0x5b2>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800252a:	23a4      	movs	r3, #164	@ 0xa4
 800252c:	18fb      	adds	r3, r7, r3
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	2280      	movs	r2, #128	@ 0x80
 8002532:	4013      	ands	r3, r2
 8002534:	d00f      	beq.n	8002556 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8002536:	23a0      	movs	r3, #160	@ 0xa0
 8002538:	18fb      	adds	r3, r7, r3
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	2280      	movs	r2, #128	@ 0x80
 800253e:	4013      	ands	r3, r2
 8002540:	d009      	beq.n	8002556 <HAL_UART_IRQHandler+0x57e>
  {
    if (huart->TxISR != NULL)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002546:	2b00      	cmp	r3, #0
 8002548:	d01e      	beq.n	8002588 <HAL_UART_IRQHandler+0x5b0>
    {
      huart->TxISR(huart);
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800254e:	687a      	ldr	r2, [r7, #4]
 8002550:	0010      	movs	r0, r2
 8002552:	4798      	blx	r3
    }
    return;
 8002554:	e018      	b.n	8002588 <HAL_UART_IRQHandler+0x5b0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8002556:	23a4      	movs	r3, #164	@ 0xa4
 8002558:	18fb      	adds	r3, r7, r3
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	2240      	movs	r2, #64	@ 0x40
 800255e:	4013      	ands	r3, r2
 8002560:	d013      	beq.n	800258a <HAL_UART_IRQHandler+0x5b2>
 8002562:	23a0      	movs	r3, #160	@ 0xa0
 8002564:	18fb      	adds	r3, r7, r3
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	2240      	movs	r2, #64	@ 0x40
 800256a:	4013      	ands	r3, r2
 800256c:	d00d      	beq.n	800258a <HAL_UART_IRQHandler+0x5b2>
  {
    UART_EndTransmit_IT(huart);
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	0018      	movs	r0, r3
 8002572:	f000 fd79 	bl	8003068 <UART_EndTransmit_IT>
    return;
 8002576:	e008      	b.n	800258a <HAL_UART_IRQHandler+0x5b2>
      return;
 8002578:	46c0      	nop			@ (mov r8, r8)
 800257a:	e006      	b.n	800258a <HAL_UART_IRQHandler+0x5b2>
    return;
 800257c:	46c0      	nop			@ (mov r8, r8)
 800257e:	e004      	b.n	800258a <HAL_UART_IRQHandler+0x5b2>
      return;
 8002580:	46c0      	nop			@ (mov r8, r8)
 8002582:	e002      	b.n	800258a <HAL_UART_IRQHandler+0x5b2>
      return;
 8002584:	46c0      	nop			@ (mov r8, r8)
 8002586:	e000      	b.n	800258a <HAL_UART_IRQHandler+0x5b2>
    return;
 8002588:	46c0      	nop			@ (mov r8, r8)
  }

}
 800258a:	46bd      	mov	sp, r7
 800258c:	b02b      	add	sp, #172	@ 0xac
 800258e:	bd90      	pop	{r4, r7, pc}
 8002590:	fffffeff 	.word	0xfffffeff
 8002594:	fffffedf 	.word	0xfffffedf

08002598 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b082      	sub	sp, #8
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80025a0:	46c0      	nop			@ (mov r8, r8)
 80025a2:	46bd      	mov	sp, r7
 80025a4:	b002      	add	sp, #8
 80025a6:	bd80      	pop	{r7, pc}

080025a8 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b082      	sub	sp, #8
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 80025b0:	46c0      	nop			@ (mov r8, r8)
 80025b2:	46bd      	mov	sp, r7
 80025b4:	b002      	add	sp, #8
 80025b6:	bd80      	pop	{r7, pc}

080025b8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b082      	sub	sp, #8
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80025c0:	46c0      	nop			@ (mov r8, r8)
 80025c2:	46bd      	mov	sp, r7
 80025c4:	b002      	add	sp, #8
 80025c6:	bd80      	pop	{r7, pc}

080025c8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b082      	sub	sp, #8
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
 80025d0:	000a      	movs	r2, r1
 80025d2:	1cbb      	adds	r3, r7, #2
 80025d4:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80025d6:	46c0      	nop			@ (mov r8, r8)
 80025d8:	46bd      	mov	sp, r7
 80025da:	b002      	add	sp, #8
 80025dc:	bd80      	pop	{r7, pc}
	...

080025e0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b088      	sub	sp, #32
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80025e8:	231e      	movs	r3, #30
 80025ea:	18fb      	adds	r3, r7, r3
 80025ec:	2200      	movs	r2, #0
 80025ee:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	689a      	ldr	r2, [r3, #8]
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	691b      	ldr	r3, [r3, #16]
 80025f8:	431a      	orrs	r2, r3
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	695b      	ldr	r3, [r3, #20]
 80025fe:	431a      	orrs	r2, r3
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	69db      	ldr	r3, [r3, #28]
 8002604:	4313      	orrs	r3, r2
 8002606:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	4a8d      	ldr	r2, [pc, #564]	@ (8002844 <UART_SetConfig+0x264>)
 8002610:	4013      	ands	r3, r2
 8002612:	0019      	movs	r1, r3
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	697a      	ldr	r2, [r7, #20]
 800261a:	430a      	orrs	r2, r1
 800261c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	685b      	ldr	r3, [r3, #4]
 8002624:	4a88      	ldr	r2, [pc, #544]	@ (8002848 <UART_SetConfig+0x268>)
 8002626:	4013      	ands	r3, r2
 8002628:	0019      	movs	r1, r3
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	68da      	ldr	r2, [r3, #12]
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	430a      	orrs	r2, r1
 8002634:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	699b      	ldr	r3, [r3, #24]
 800263a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	6a1b      	ldr	r3, [r3, #32]
 8002640:	697a      	ldr	r2, [r7, #20]
 8002642:	4313      	orrs	r3, r2
 8002644:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	689b      	ldr	r3, [r3, #8]
 800264c:	4a7f      	ldr	r2, [pc, #508]	@ (800284c <UART_SetConfig+0x26c>)
 800264e:	4013      	ands	r3, r2
 8002650:	0019      	movs	r1, r3
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	697a      	ldr	r2, [r7, #20]
 8002658:	430a      	orrs	r2, r1
 800265a:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	4a7b      	ldr	r2, [pc, #492]	@ (8002850 <UART_SetConfig+0x270>)
 8002662:	4293      	cmp	r3, r2
 8002664:	d127      	bne.n	80026b6 <UART_SetConfig+0xd6>
 8002666:	4b7b      	ldr	r3, [pc, #492]	@ (8002854 <UART_SetConfig+0x274>)
 8002668:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800266a:	2203      	movs	r2, #3
 800266c:	4013      	ands	r3, r2
 800266e:	2b03      	cmp	r3, #3
 8002670:	d00d      	beq.n	800268e <UART_SetConfig+0xae>
 8002672:	d81b      	bhi.n	80026ac <UART_SetConfig+0xcc>
 8002674:	2b02      	cmp	r3, #2
 8002676:	d014      	beq.n	80026a2 <UART_SetConfig+0xc2>
 8002678:	d818      	bhi.n	80026ac <UART_SetConfig+0xcc>
 800267a:	2b00      	cmp	r3, #0
 800267c:	d002      	beq.n	8002684 <UART_SetConfig+0xa4>
 800267e:	2b01      	cmp	r3, #1
 8002680:	d00a      	beq.n	8002698 <UART_SetConfig+0xb8>
 8002682:	e013      	b.n	80026ac <UART_SetConfig+0xcc>
 8002684:	231f      	movs	r3, #31
 8002686:	18fb      	adds	r3, r7, r3
 8002688:	2200      	movs	r2, #0
 800268a:	701a      	strb	r2, [r3, #0]
 800268c:	e021      	b.n	80026d2 <UART_SetConfig+0xf2>
 800268e:	231f      	movs	r3, #31
 8002690:	18fb      	adds	r3, r7, r3
 8002692:	2202      	movs	r2, #2
 8002694:	701a      	strb	r2, [r3, #0]
 8002696:	e01c      	b.n	80026d2 <UART_SetConfig+0xf2>
 8002698:	231f      	movs	r3, #31
 800269a:	18fb      	adds	r3, r7, r3
 800269c:	2204      	movs	r2, #4
 800269e:	701a      	strb	r2, [r3, #0]
 80026a0:	e017      	b.n	80026d2 <UART_SetConfig+0xf2>
 80026a2:	231f      	movs	r3, #31
 80026a4:	18fb      	adds	r3, r7, r3
 80026a6:	2208      	movs	r2, #8
 80026a8:	701a      	strb	r2, [r3, #0]
 80026aa:	e012      	b.n	80026d2 <UART_SetConfig+0xf2>
 80026ac:	231f      	movs	r3, #31
 80026ae:	18fb      	adds	r3, r7, r3
 80026b0:	2210      	movs	r2, #16
 80026b2:	701a      	strb	r2, [r3, #0]
 80026b4:	e00d      	b.n	80026d2 <UART_SetConfig+0xf2>
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	4a67      	ldr	r2, [pc, #412]	@ (8002858 <UART_SetConfig+0x278>)
 80026bc:	4293      	cmp	r3, r2
 80026be:	d104      	bne.n	80026ca <UART_SetConfig+0xea>
 80026c0:	231f      	movs	r3, #31
 80026c2:	18fb      	adds	r3, r7, r3
 80026c4:	2200      	movs	r2, #0
 80026c6:	701a      	strb	r2, [r3, #0]
 80026c8:	e003      	b.n	80026d2 <UART_SetConfig+0xf2>
 80026ca:	231f      	movs	r3, #31
 80026cc:	18fb      	adds	r3, r7, r3
 80026ce:	2210      	movs	r2, #16
 80026d0:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	69da      	ldr	r2, [r3, #28]
 80026d6:	2380      	movs	r3, #128	@ 0x80
 80026d8:	021b      	lsls	r3, r3, #8
 80026da:	429a      	cmp	r2, r3
 80026dc:	d15c      	bne.n	8002798 <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 80026de:	231f      	movs	r3, #31
 80026e0:	18fb      	adds	r3, r7, r3
 80026e2:	781b      	ldrb	r3, [r3, #0]
 80026e4:	2b08      	cmp	r3, #8
 80026e6:	d015      	beq.n	8002714 <UART_SetConfig+0x134>
 80026e8:	dc18      	bgt.n	800271c <UART_SetConfig+0x13c>
 80026ea:	2b04      	cmp	r3, #4
 80026ec:	d00d      	beq.n	800270a <UART_SetConfig+0x12a>
 80026ee:	dc15      	bgt.n	800271c <UART_SetConfig+0x13c>
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d002      	beq.n	80026fa <UART_SetConfig+0x11a>
 80026f4:	2b02      	cmp	r3, #2
 80026f6:	d005      	beq.n	8002704 <UART_SetConfig+0x124>
 80026f8:	e010      	b.n	800271c <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80026fa:	f7ff fa2f 	bl	8001b5c <HAL_RCC_GetPCLK1Freq>
 80026fe:	0003      	movs	r3, r0
 8002700:	61bb      	str	r3, [r7, #24]
        break;
 8002702:	e012      	b.n	800272a <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002704:	4b55      	ldr	r3, [pc, #340]	@ (800285c <UART_SetConfig+0x27c>)
 8002706:	61bb      	str	r3, [r7, #24]
        break;
 8002708:	e00f      	b.n	800272a <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800270a:	f7ff f9c7 	bl	8001a9c <HAL_RCC_GetSysClockFreq>
 800270e:	0003      	movs	r3, r0
 8002710:	61bb      	str	r3, [r7, #24]
        break;
 8002712:	e00a      	b.n	800272a <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002714:	2380      	movs	r3, #128	@ 0x80
 8002716:	021b      	lsls	r3, r3, #8
 8002718:	61bb      	str	r3, [r7, #24]
        break;
 800271a:	e006      	b.n	800272a <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 800271c:	2300      	movs	r3, #0
 800271e:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002720:	231e      	movs	r3, #30
 8002722:	18fb      	adds	r3, r7, r3
 8002724:	2201      	movs	r2, #1
 8002726:	701a      	strb	r2, [r3, #0]
        break;
 8002728:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800272a:	69bb      	ldr	r3, [r7, #24]
 800272c:	2b00      	cmp	r3, #0
 800272e:	d100      	bne.n	8002732 <UART_SetConfig+0x152>
 8002730:	e07a      	b.n	8002828 <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002732:	69bb      	ldr	r3, [r7, #24]
 8002734:	005a      	lsls	r2, r3, #1
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	685b      	ldr	r3, [r3, #4]
 800273a:	085b      	lsrs	r3, r3, #1
 800273c:	18d2      	adds	r2, r2, r3
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	685b      	ldr	r3, [r3, #4]
 8002742:	0019      	movs	r1, r3
 8002744:	0010      	movs	r0, r2
 8002746:	f7fd fcdf 	bl	8000108 <__udivsi3>
 800274a:	0003      	movs	r3, r0
 800274c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800274e:	693b      	ldr	r3, [r7, #16]
 8002750:	2b0f      	cmp	r3, #15
 8002752:	d91c      	bls.n	800278e <UART_SetConfig+0x1ae>
 8002754:	693a      	ldr	r2, [r7, #16]
 8002756:	2380      	movs	r3, #128	@ 0x80
 8002758:	025b      	lsls	r3, r3, #9
 800275a:	429a      	cmp	r2, r3
 800275c:	d217      	bcs.n	800278e <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800275e:	693b      	ldr	r3, [r7, #16]
 8002760:	b29a      	uxth	r2, r3
 8002762:	200e      	movs	r0, #14
 8002764:	183b      	adds	r3, r7, r0
 8002766:	210f      	movs	r1, #15
 8002768:	438a      	bics	r2, r1
 800276a:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800276c:	693b      	ldr	r3, [r7, #16]
 800276e:	085b      	lsrs	r3, r3, #1
 8002770:	b29b      	uxth	r3, r3
 8002772:	2207      	movs	r2, #7
 8002774:	4013      	ands	r3, r2
 8002776:	b299      	uxth	r1, r3
 8002778:	183b      	adds	r3, r7, r0
 800277a:	183a      	adds	r2, r7, r0
 800277c:	8812      	ldrh	r2, [r2, #0]
 800277e:	430a      	orrs	r2, r1
 8002780:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	183a      	adds	r2, r7, r0
 8002788:	8812      	ldrh	r2, [r2, #0]
 800278a:	60da      	str	r2, [r3, #12]
 800278c:	e04c      	b.n	8002828 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 800278e:	231e      	movs	r3, #30
 8002790:	18fb      	adds	r3, r7, r3
 8002792:	2201      	movs	r2, #1
 8002794:	701a      	strb	r2, [r3, #0]
 8002796:	e047      	b.n	8002828 <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002798:	231f      	movs	r3, #31
 800279a:	18fb      	adds	r3, r7, r3
 800279c:	781b      	ldrb	r3, [r3, #0]
 800279e:	2b08      	cmp	r3, #8
 80027a0:	d015      	beq.n	80027ce <UART_SetConfig+0x1ee>
 80027a2:	dc18      	bgt.n	80027d6 <UART_SetConfig+0x1f6>
 80027a4:	2b04      	cmp	r3, #4
 80027a6:	d00d      	beq.n	80027c4 <UART_SetConfig+0x1e4>
 80027a8:	dc15      	bgt.n	80027d6 <UART_SetConfig+0x1f6>
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d002      	beq.n	80027b4 <UART_SetConfig+0x1d4>
 80027ae:	2b02      	cmp	r3, #2
 80027b0:	d005      	beq.n	80027be <UART_SetConfig+0x1de>
 80027b2:	e010      	b.n	80027d6 <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80027b4:	f7ff f9d2 	bl	8001b5c <HAL_RCC_GetPCLK1Freq>
 80027b8:	0003      	movs	r3, r0
 80027ba:	61bb      	str	r3, [r7, #24]
        break;
 80027bc:	e012      	b.n	80027e4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80027be:	4b27      	ldr	r3, [pc, #156]	@ (800285c <UART_SetConfig+0x27c>)
 80027c0:	61bb      	str	r3, [r7, #24]
        break;
 80027c2:	e00f      	b.n	80027e4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80027c4:	f7ff f96a 	bl	8001a9c <HAL_RCC_GetSysClockFreq>
 80027c8:	0003      	movs	r3, r0
 80027ca:	61bb      	str	r3, [r7, #24]
        break;
 80027cc:	e00a      	b.n	80027e4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80027ce:	2380      	movs	r3, #128	@ 0x80
 80027d0:	021b      	lsls	r3, r3, #8
 80027d2:	61bb      	str	r3, [r7, #24]
        break;
 80027d4:	e006      	b.n	80027e4 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 80027d6:	2300      	movs	r3, #0
 80027d8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80027da:	231e      	movs	r3, #30
 80027dc:	18fb      	adds	r3, r7, r3
 80027de:	2201      	movs	r2, #1
 80027e0:	701a      	strb	r2, [r3, #0]
        break;
 80027e2:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 80027e4:	69bb      	ldr	r3, [r7, #24]
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d01e      	beq.n	8002828 <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	685b      	ldr	r3, [r3, #4]
 80027ee:	085a      	lsrs	r2, r3, #1
 80027f0:	69bb      	ldr	r3, [r7, #24]
 80027f2:	18d2      	adds	r2, r2, r3
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	685b      	ldr	r3, [r3, #4]
 80027f8:	0019      	movs	r1, r3
 80027fa:	0010      	movs	r0, r2
 80027fc:	f7fd fc84 	bl	8000108 <__udivsi3>
 8002800:	0003      	movs	r3, r0
 8002802:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002804:	693b      	ldr	r3, [r7, #16]
 8002806:	2b0f      	cmp	r3, #15
 8002808:	d90a      	bls.n	8002820 <UART_SetConfig+0x240>
 800280a:	693a      	ldr	r2, [r7, #16]
 800280c:	2380      	movs	r3, #128	@ 0x80
 800280e:	025b      	lsls	r3, r3, #9
 8002810:	429a      	cmp	r2, r3
 8002812:	d205      	bcs.n	8002820 <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002814:	693b      	ldr	r3, [r7, #16]
 8002816:	b29a      	uxth	r2, r3
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	60da      	str	r2, [r3, #12]
 800281e:	e003      	b.n	8002828 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8002820:	231e      	movs	r3, #30
 8002822:	18fb      	adds	r3, r7, r3
 8002824:	2201      	movs	r2, #1
 8002826:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	2200      	movs	r2, #0
 800282c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	2200      	movs	r2, #0
 8002832:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8002834:	231e      	movs	r3, #30
 8002836:	18fb      	adds	r3, r7, r3
 8002838:	781b      	ldrb	r3, [r3, #0]
}
 800283a:	0018      	movs	r0, r3
 800283c:	46bd      	mov	sp, r7
 800283e:	b008      	add	sp, #32
 8002840:	bd80      	pop	{r7, pc}
 8002842:	46c0      	nop			@ (mov r8, r8)
 8002844:	ffff69f3 	.word	0xffff69f3
 8002848:	ffffcfff 	.word	0xffffcfff
 800284c:	fffff4ff 	.word	0xfffff4ff
 8002850:	40013800 	.word	0x40013800
 8002854:	40021000 	.word	0x40021000
 8002858:	40004400 	.word	0x40004400
 800285c:	007a1200 	.word	0x007a1200

08002860 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	b082      	sub	sp, #8
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800286c:	2208      	movs	r2, #8
 800286e:	4013      	ands	r3, r2
 8002870:	d00b      	beq.n	800288a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	685b      	ldr	r3, [r3, #4]
 8002878:	4a4a      	ldr	r2, [pc, #296]	@ (80029a4 <UART_AdvFeatureConfig+0x144>)
 800287a:	4013      	ands	r3, r2
 800287c:	0019      	movs	r1, r3
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	430a      	orrs	r2, r1
 8002888:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800288e:	2201      	movs	r2, #1
 8002890:	4013      	ands	r3, r2
 8002892:	d00b      	beq.n	80028ac <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	685b      	ldr	r3, [r3, #4]
 800289a:	4a43      	ldr	r2, [pc, #268]	@ (80029a8 <UART_AdvFeatureConfig+0x148>)
 800289c:	4013      	ands	r3, r2
 800289e:	0019      	movs	r1, r3
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	430a      	orrs	r2, r1
 80028aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028b0:	2202      	movs	r2, #2
 80028b2:	4013      	ands	r3, r2
 80028b4:	d00b      	beq.n	80028ce <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	685b      	ldr	r3, [r3, #4]
 80028bc:	4a3b      	ldr	r2, [pc, #236]	@ (80029ac <UART_AdvFeatureConfig+0x14c>)
 80028be:	4013      	ands	r3, r2
 80028c0:	0019      	movs	r1, r3
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	430a      	orrs	r2, r1
 80028cc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028d2:	2204      	movs	r2, #4
 80028d4:	4013      	ands	r3, r2
 80028d6:	d00b      	beq.n	80028f0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	685b      	ldr	r3, [r3, #4]
 80028de:	4a34      	ldr	r2, [pc, #208]	@ (80029b0 <UART_AdvFeatureConfig+0x150>)
 80028e0:	4013      	ands	r3, r2
 80028e2:	0019      	movs	r1, r3
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	430a      	orrs	r2, r1
 80028ee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028f4:	2210      	movs	r2, #16
 80028f6:	4013      	ands	r3, r2
 80028f8:	d00b      	beq.n	8002912 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	689b      	ldr	r3, [r3, #8]
 8002900:	4a2c      	ldr	r2, [pc, #176]	@ (80029b4 <UART_AdvFeatureConfig+0x154>)
 8002902:	4013      	ands	r3, r2
 8002904:	0019      	movs	r1, r3
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	430a      	orrs	r2, r1
 8002910:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002916:	2220      	movs	r2, #32
 8002918:	4013      	ands	r3, r2
 800291a:	d00b      	beq.n	8002934 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	689b      	ldr	r3, [r3, #8]
 8002922:	4a25      	ldr	r2, [pc, #148]	@ (80029b8 <UART_AdvFeatureConfig+0x158>)
 8002924:	4013      	ands	r3, r2
 8002926:	0019      	movs	r1, r3
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	430a      	orrs	r2, r1
 8002932:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002938:	2240      	movs	r2, #64	@ 0x40
 800293a:	4013      	ands	r3, r2
 800293c:	d01d      	beq.n	800297a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	685b      	ldr	r3, [r3, #4]
 8002944:	4a1d      	ldr	r2, [pc, #116]	@ (80029bc <UART_AdvFeatureConfig+0x15c>)
 8002946:	4013      	ands	r3, r2
 8002948:	0019      	movs	r1, r3
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	430a      	orrs	r2, r1
 8002954:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800295a:	2380      	movs	r3, #128	@ 0x80
 800295c:	035b      	lsls	r3, r3, #13
 800295e:	429a      	cmp	r2, r3
 8002960:	d10b      	bne.n	800297a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	685b      	ldr	r3, [r3, #4]
 8002968:	4a15      	ldr	r2, [pc, #84]	@ (80029c0 <UART_AdvFeatureConfig+0x160>)
 800296a:	4013      	ands	r3, r2
 800296c:	0019      	movs	r1, r3
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	430a      	orrs	r2, r1
 8002978:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800297e:	2280      	movs	r2, #128	@ 0x80
 8002980:	4013      	ands	r3, r2
 8002982:	d00b      	beq.n	800299c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	685b      	ldr	r3, [r3, #4]
 800298a:	4a0e      	ldr	r2, [pc, #56]	@ (80029c4 <UART_AdvFeatureConfig+0x164>)
 800298c:	4013      	ands	r3, r2
 800298e:	0019      	movs	r1, r3
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	430a      	orrs	r2, r1
 800299a:	605a      	str	r2, [r3, #4]
  }
}
 800299c:	46c0      	nop			@ (mov r8, r8)
 800299e:	46bd      	mov	sp, r7
 80029a0:	b002      	add	sp, #8
 80029a2:	bd80      	pop	{r7, pc}
 80029a4:	ffff7fff 	.word	0xffff7fff
 80029a8:	fffdffff 	.word	0xfffdffff
 80029ac:	fffeffff 	.word	0xfffeffff
 80029b0:	fffbffff 	.word	0xfffbffff
 80029b4:	ffffefff 	.word	0xffffefff
 80029b8:	ffffdfff 	.word	0xffffdfff
 80029bc:	ffefffff 	.word	0xffefffff
 80029c0:	ff9fffff 	.word	0xff9fffff
 80029c4:	fff7ffff 	.word	0xfff7ffff

080029c8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b092      	sub	sp, #72	@ 0x48
 80029cc:	af02      	add	r7, sp, #8
 80029ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	2284      	movs	r2, #132	@ 0x84
 80029d4:	2100      	movs	r1, #0
 80029d6:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80029d8:	f7fd ffec 	bl	80009b4 <HAL_GetTick>
 80029dc:	0003      	movs	r3, r0
 80029de:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	2208      	movs	r2, #8
 80029e8:	4013      	ands	r3, r2
 80029ea:	2b08      	cmp	r3, #8
 80029ec:	d12c      	bne.n	8002a48 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80029ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80029f0:	2280      	movs	r2, #128	@ 0x80
 80029f2:	0391      	lsls	r1, r2, #14
 80029f4:	6878      	ldr	r0, [r7, #4]
 80029f6:	4a46      	ldr	r2, [pc, #280]	@ (8002b10 <UART_CheckIdleState+0x148>)
 80029f8:	9200      	str	r2, [sp, #0]
 80029fa:	2200      	movs	r2, #0
 80029fc:	f000 f88c 	bl	8002b18 <UART_WaitOnFlagUntilTimeout>
 8002a00:	1e03      	subs	r3, r0, #0
 8002a02:	d021      	beq.n	8002a48 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002a04:	f3ef 8310 	mrs	r3, PRIMASK
 8002a08:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8002a0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8002a0c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002a0e:	2301      	movs	r3, #1
 8002a10:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a14:	f383 8810 	msr	PRIMASK, r3
}
 8002a18:	46c0      	nop			@ (mov r8, r8)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	681a      	ldr	r2, [r3, #0]
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	2180      	movs	r1, #128	@ 0x80
 8002a26:	438a      	bics	r2, r1
 8002a28:	601a      	str	r2, [r3, #0]
 8002a2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002a2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a30:	f383 8810 	msr	PRIMASK, r3
}
 8002a34:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	2220      	movs	r2, #32
 8002a3a:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	2278      	movs	r2, #120	@ 0x78
 8002a40:	2100      	movs	r1, #0
 8002a42:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002a44:	2303      	movs	r3, #3
 8002a46:	e05f      	b.n	8002b08 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	2204      	movs	r2, #4
 8002a50:	4013      	ands	r3, r2
 8002a52:	2b04      	cmp	r3, #4
 8002a54:	d146      	bne.n	8002ae4 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002a56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002a58:	2280      	movs	r2, #128	@ 0x80
 8002a5a:	03d1      	lsls	r1, r2, #15
 8002a5c:	6878      	ldr	r0, [r7, #4]
 8002a5e:	4a2c      	ldr	r2, [pc, #176]	@ (8002b10 <UART_CheckIdleState+0x148>)
 8002a60:	9200      	str	r2, [sp, #0]
 8002a62:	2200      	movs	r2, #0
 8002a64:	f000 f858 	bl	8002b18 <UART_WaitOnFlagUntilTimeout>
 8002a68:	1e03      	subs	r3, r0, #0
 8002a6a:	d03b      	beq.n	8002ae4 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002a6c:	f3ef 8310 	mrs	r3, PRIMASK
 8002a70:	60fb      	str	r3, [r7, #12]
  return(result);
 8002a72:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002a74:	637b      	str	r3, [r7, #52]	@ 0x34
 8002a76:	2301      	movs	r3, #1
 8002a78:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a7a:	693b      	ldr	r3, [r7, #16]
 8002a7c:	f383 8810 	msr	PRIMASK, r3
}
 8002a80:	46c0      	nop			@ (mov r8, r8)
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	681a      	ldr	r2, [r3, #0]
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	4921      	ldr	r1, [pc, #132]	@ (8002b14 <UART_CheckIdleState+0x14c>)
 8002a8e:	400a      	ands	r2, r1
 8002a90:	601a      	str	r2, [r3, #0]
 8002a92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002a94:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a96:	697b      	ldr	r3, [r7, #20]
 8002a98:	f383 8810 	msr	PRIMASK, r3
}
 8002a9c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002a9e:	f3ef 8310 	mrs	r3, PRIMASK
 8002aa2:	61bb      	str	r3, [r7, #24]
  return(result);
 8002aa4:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002aa6:	633b      	str	r3, [r7, #48]	@ 0x30
 8002aa8:	2301      	movs	r3, #1
 8002aaa:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002aac:	69fb      	ldr	r3, [r7, #28]
 8002aae:	f383 8810 	msr	PRIMASK, r3
}
 8002ab2:	46c0      	nop			@ (mov r8, r8)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	689a      	ldr	r2, [r3, #8]
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	2101      	movs	r1, #1
 8002ac0:	438a      	bics	r2, r1
 8002ac2:	609a      	str	r2, [r3, #8]
 8002ac4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ac6:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ac8:	6a3b      	ldr	r3, [r7, #32]
 8002aca:	f383 8810 	msr	PRIMASK, r3
}
 8002ace:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2280      	movs	r2, #128	@ 0x80
 8002ad4:	2120      	movs	r1, #32
 8002ad6:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2278      	movs	r2, #120	@ 0x78
 8002adc:	2100      	movs	r1, #0
 8002ade:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002ae0:	2303      	movs	r3, #3
 8002ae2:	e011      	b.n	8002b08 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	2220      	movs	r2, #32
 8002ae8:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	2280      	movs	r2, #128	@ 0x80
 8002aee:	2120      	movs	r1, #32
 8002af0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	2200      	movs	r2, #0
 8002af6:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	2200      	movs	r2, #0
 8002afc:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	2278      	movs	r2, #120	@ 0x78
 8002b02:	2100      	movs	r1, #0
 8002b04:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002b06:	2300      	movs	r3, #0
}
 8002b08:	0018      	movs	r0, r3
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	b010      	add	sp, #64	@ 0x40
 8002b0e:	bd80      	pop	{r7, pc}
 8002b10:	01ffffff 	.word	0x01ffffff
 8002b14:	fffffedf 	.word	0xfffffedf

08002b18 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b084      	sub	sp, #16
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	60f8      	str	r0, [r7, #12]
 8002b20:	60b9      	str	r1, [r7, #8]
 8002b22:	603b      	str	r3, [r7, #0]
 8002b24:	1dfb      	adds	r3, r7, #7
 8002b26:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002b28:	e051      	b.n	8002bce <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b2a:	69bb      	ldr	r3, [r7, #24]
 8002b2c:	3301      	adds	r3, #1
 8002b2e:	d04e      	beq.n	8002bce <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b30:	f7fd ff40 	bl	80009b4 <HAL_GetTick>
 8002b34:	0002      	movs	r2, r0
 8002b36:	683b      	ldr	r3, [r7, #0]
 8002b38:	1ad3      	subs	r3, r2, r3
 8002b3a:	69ba      	ldr	r2, [r7, #24]
 8002b3c:	429a      	cmp	r2, r3
 8002b3e:	d302      	bcc.n	8002b46 <UART_WaitOnFlagUntilTimeout+0x2e>
 8002b40:	69bb      	ldr	r3, [r7, #24]
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d101      	bne.n	8002b4a <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8002b46:	2303      	movs	r3, #3
 8002b48:	e051      	b.n	8002bee <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	2204      	movs	r2, #4
 8002b52:	4013      	ands	r3, r2
 8002b54:	d03b      	beq.n	8002bce <UART_WaitOnFlagUntilTimeout+0xb6>
 8002b56:	68bb      	ldr	r3, [r7, #8]
 8002b58:	2b80      	cmp	r3, #128	@ 0x80
 8002b5a:	d038      	beq.n	8002bce <UART_WaitOnFlagUntilTimeout+0xb6>
 8002b5c:	68bb      	ldr	r3, [r7, #8]
 8002b5e:	2b40      	cmp	r3, #64	@ 0x40
 8002b60:	d035      	beq.n	8002bce <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	69db      	ldr	r3, [r3, #28]
 8002b68:	2208      	movs	r2, #8
 8002b6a:	4013      	ands	r3, r2
 8002b6c:	2b08      	cmp	r3, #8
 8002b6e:	d111      	bne.n	8002b94 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	2208      	movs	r2, #8
 8002b76:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	0018      	movs	r0, r3
 8002b7c:	f000 f900 	bl	8002d80 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	2284      	movs	r2, #132	@ 0x84
 8002b84:	2108      	movs	r1, #8
 8002b86:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	2278      	movs	r2, #120	@ 0x78
 8002b8c:	2100      	movs	r1, #0
 8002b8e:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8002b90:	2301      	movs	r3, #1
 8002b92:	e02c      	b.n	8002bee <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	69da      	ldr	r2, [r3, #28]
 8002b9a:	2380      	movs	r3, #128	@ 0x80
 8002b9c:	011b      	lsls	r3, r3, #4
 8002b9e:	401a      	ands	r2, r3
 8002ba0:	2380      	movs	r3, #128	@ 0x80
 8002ba2:	011b      	lsls	r3, r3, #4
 8002ba4:	429a      	cmp	r2, r3
 8002ba6:	d112      	bne.n	8002bce <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	2280      	movs	r2, #128	@ 0x80
 8002bae:	0112      	lsls	r2, r2, #4
 8002bb0:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	0018      	movs	r0, r3
 8002bb6:	f000 f8e3 	bl	8002d80 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	2284      	movs	r2, #132	@ 0x84
 8002bbe:	2120      	movs	r1, #32
 8002bc0:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	2278      	movs	r2, #120	@ 0x78
 8002bc6:	2100      	movs	r1, #0
 8002bc8:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8002bca:	2303      	movs	r3, #3
 8002bcc:	e00f      	b.n	8002bee <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	69db      	ldr	r3, [r3, #28]
 8002bd4:	68ba      	ldr	r2, [r7, #8]
 8002bd6:	4013      	ands	r3, r2
 8002bd8:	68ba      	ldr	r2, [r7, #8]
 8002bda:	1ad3      	subs	r3, r2, r3
 8002bdc:	425a      	negs	r2, r3
 8002bde:	4153      	adcs	r3, r2
 8002be0:	b2db      	uxtb	r3, r3
 8002be2:	001a      	movs	r2, r3
 8002be4:	1dfb      	adds	r3, r7, #7
 8002be6:	781b      	ldrb	r3, [r3, #0]
 8002be8:	429a      	cmp	r2, r3
 8002bea:	d09e      	beq.n	8002b2a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002bec:	2300      	movs	r3, #0
}
 8002bee:	0018      	movs	r0, r3
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	b004      	add	sp, #16
 8002bf4:	bd80      	pop	{r7, pc}
	...

08002bf8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b090      	sub	sp, #64	@ 0x40
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	60f8      	str	r0, [r7, #12]
 8002c00:	60b9      	str	r1, [r7, #8]
 8002c02:	1dbb      	adds	r3, r7, #6
 8002c04:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr = pData;
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	68ba      	ldr	r2, [r7, #8]
 8002c0a:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize = Size;
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	1dba      	adds	r2, r7, #6
 8002c10:	2158      	movs	r1, #88	@ 0x58
 8002c12:	8812      	ldrh	r2, [r2, #0]
 8002c14:	525a      	strh	r2, [r3, r1]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	2284      	movs	r2, #132	@ 0x84
 8002c1a:	2100      	movs	r1, #0
 8002c1c:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	2280      	movs	r2, #128	@ 0x80
 8002c22:	2122      	movs	r1, #34	@ 0x22
 8002c24:	5099      	str	r1, [r3, r2]

  if (huart->hdmarx != NULL)
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d028      	beq.n	8002c80 <UART_Start_Receive_DMA+0x88>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c32:	4a3e      	ldr	r2, [pc, #248]	@ (8002d2c <UART_Start_Receive_DMA+0x134>)
 8002c34:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c3a:	4a3d      	ldr	r2, [pc, #244]	@ (8002d30 <UART_Start_Receive_DMA+0x138>)
 8002c3c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c42:	4a3c      	ldr	r2, [pc, #240]	@ (8002d34 <UART_Start_Receive_DMA+0x13c>)
 8002c44:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	3324      	adds	r3, #36	@ 0x24
 8002c58:	0019      	movs	r1, r3
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c5e:	001a      	movs	r2, r3
 8002c60:	1dbb      	adds	r3, r7, #6
 8002c62:	881b      	ldrh	r3, [r3, #0]
 8002c64:	f7fd ffd6 	bl	8000c14 <HAL_DMA_Start_IT>
 8002c68:	1e03      	subs	r3, r0, #0
 8002c6a:	d009      	beq.n	8002c80 <UART_Start_Receive_DMA+0x88>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	2284      	movs	r2, #132	@ 0x84
 8002c70:	2110      	movs	r1, #16
 8002c72:	5099      	str	r1, [r3, r2]

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	2280      	movs	r2, #128	@ 0x80
 8002c78:	2120      	movs	r1, #32
 8002c7a:	5099      	str	r1, [r3, r2]

      return HAL_ERROR;
 8002c7c:	2301      	movs	r3, #1
 8002c7e:	e050      	b.n	8002d22 <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	691b      	ldr	r3, [r3, #16]
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d019      	beq.n	8002cbc <UART_Start_Receive_DMA+0xc4>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002c88:	f3ef 8310 	mrs	r3, PRIMASK
 8002c8c:	62bb      	str	r3, [r7, #40]	@ 0x28
  return(result);
 8002c8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002c90:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002c92:	2301      	movs	r3, #1
 8002c94:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c98:	f383 8810 	msr	PRIMASK, r3
}
 8002c9c:	46c0      	nop			@ (mov r8, r8)
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	681a      	ldr	r2, [r3, #0]
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	2180      	movs	r1, #128	@ 0x80
 8002caa:	0049      	lsls	r1, r1, #1
 8002cac:	430a      	orrs	r2, r1
 8002cae:	601a      	str	r2, [r3, #0]
 8002cb0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002cb2:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002cb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cb6:	f383 8810 	msr	PRIMASK, r3
}
 8002cba:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002cbc:	f3ef 8310 	mrs	r3, PRIMASK
 8002cc0:	613b      	str	r3, [r7, #16]
  return(result);
 8002cc2:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002cc4:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002cca:	697b      	ldr	r3, [r7, #20]
 8002ccc:	f383 8810 	msr	PRIMASK, r3
}
 8002cd0:	46c0      	nop			@ (mov r8, r8)
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	689a      	ldr	r2, [r3, #8]
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	2101      	movs	r1, #1
 8002cde:	430a      	orrs	r2, r1
 8002ce0:	609a      	str	r2, [r3, #8]
 8002ce2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ce4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ce6:	69bb      	ldr	r3, [r7, #24]
 8002ce8:	f383 8810 	msr	PRIMASK, r3
}
 8002cec:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002cee:	f3ef 8310 	mrs	r3, PRIMASK
 8002cf2:	61fb      	str	r3, [r7, #28]
  return(result);
 8002cf4:	69fb      	ldr	r3, [r7, #28]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002cf6:	637b      	str	r3, [r7, #52]	@ 0x34
 8002cf8:	2301      	movs	r3, #1
 8002cfa:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002cfc:	6a3b      	ldr	r3, [r7, #32]
 8002cfe:	f383 8810 	msr	PRIMASK, r3
}
 8002d02:	46c0      	nop			@ (mov r8, r8)
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	689a      	ldr	r2, [r3, #8]
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	2140      	movs	r1, #64	@ 0x40
 8002d10:	430a      	orrs	r2, r1
 8002d12:	609a      	str	r2, [r3, #8]
 8002d14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d16:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d1a:	f383 8810 	msr	PRIMASK, r3
}
 8002d1e:	46c0      	nop			@ (mov r8, r8)

  return HAL_OK;
 8002d20:	2300      	movs	r3, #0
}
 8002d22:	0018      	movs	r0, r3
 8002d24:	46bd      	mov	sp, r7
 8002d26:	b010      	add	sp, #64	@ 0x40
 8002d28:	bd80      	pop	{r7, pc}
 8002d2a:	46c0      	nop			@ (mov r8, r8)
 8002d2c:	08002e49 	.word	0x08002e49
 8002d30:	08002f75 	.word	0x08002f75
 8002d34:	08002fb7 	.word	0x08002fb7

08002d38 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	b086      	sub	sp, #24
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002d40:	f3ef 8310 	mrs	r3, PRIMASK
 8002d44:	60bb      	str	r3, [r7, #8]
  return(result);
 8002d46:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8002d48:	617b      	str	r3, [r7, #20]
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	f383 8810 	msr	PRIMASK, r3
}
 8002d54:	46c0      	nop			@ (mov r8, r8)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	681a      	ldr	r2, [r3, #0]
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	21c0      	movs	r1, #192	@ 0xc0
 8002d62:	438a      	bics	r2, r1
 8002d64:	601a      	str	r2, [r3, #0]
 8002d66:	697b      	ldr	r3, [r7, #20]
 8002d68:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d6a:	693b      	ldr	r3, [r7, #16]
 8002d6c:	f383 8810 	msr	PRIMASK, r3
}
 8002d70:	46c0      	nop			@ (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	2220      	movs	r2, #32
 8002d76:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 8002d78:	46c0      	nop			@ (mov r8, r8)
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	b006      	add	sp, #24
 8002d7e:	bd80      	pop	{r7, pc}

08002d80 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b08e      	sub	sp, #56	@ 0x38
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002d88:	f3ef 8310 	mrs	r3, PRIMASK
 8002d8c:	617b      	str	r3, [r7, #20]
  return(result);
 8002d8e:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002d90:	637b      	str	r3, [r7, #52]	@ 0x34
 8002d92:	2301      	movs	r3, #1
 8002d94:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d96:	69bb      	ldr	r3, [r7, #24]
 8002d98:	f383 8810 	msr	PRIMASK, r3
}
 8002d9c:	46c0      	nop			@ (mov r8, r8)
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	681a      	ldr	r2, [r3, #0]
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	4926      	ldr	r1, [pc, #152]	@ (8002e44 <UART_EndRxTransfer+0xc4>)
 8002daa:	400a      	ands	r2, r1
 8002dac:	601a      	str	r2, [r3, #0]
 8002dae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002db0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002db2:	69fb      	ldr	r3, [r7, #28]
 8002db4:	f383 8810 	msr	PRIMASK, r3
}
 8002db8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002dba:	f3ef 8310 	mrs	r3, PRIMASK
 8002dbe:	623b      	str	r3, [r7, #32]
  return(result);
 8002dc0:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002dc2:	633b      	str	r3, [r7, #48]	@ 0x30
 8002dc4:	2301      	movs	r3, #1
 8002dc6:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002dc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dca:	f383 8810 	msr	PRIMASK, r3
}
 8002dce:	46c0      	nop			@ (mov r8, r8)
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	689a      	ldr	r2, [r3, #8]
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	2101      	movs	r1, #1
 8002ddc:	438a      	bics	r2, r1
 8002dde:	609a      	str	r2, [r3, #8]
 8002de0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002de2:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002de4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002de6:	f383 8810 	msr	PRIMASK, r3
}
 8002dea:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002df0:	2b01      	cmp	r3, #1
 8002df2:	d118      	bne.n	8002e26 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002df4:	f3ef 8310 	mrs	r3, PRIMASK
 8002df8:	60bb      	str	r3, [r7, #8]
  return(result);
 8002dfa:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002dfc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002dfe:	2301      	movs	r3, #1
 8002e00:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	f383 8810 	msr	PRIMASK, r3
}
 8002e08:	46c0      	nop			@ (mov r8, r8)
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	681a      	ldr	r2, [r3, #0]
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	2110      	movs	r1, #16
 8002e16:	438a      	bics	r2, r1
 8002e18:	601a      	str	r2, [r3, #0]
 8002e1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e1c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e1e:	693b      	ldr	r3, [r7, #16]
 8002e20:	f383 8810 	msr	PRIMASK, r3
}
 8002e24:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	2280      	movs	r2, #128	@ 0x80
 8002e2a:	2120      	movs	r1, #32
 8002e2c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	2200      	movs	r2, #0
 8002e32:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	2200      	movs	r2, #0
 8002e38:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8002e3a:	46c0      	nop			@ (mov r8, r8)
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	b00e      	add	sp, #56	@ 0x38
 8002e40:	bd80      	pop	{r7, pc}
 8002e42:	46c0      	nop			@ (mov r8, r8)
 8002e44:	fffffedf 	.word	0xfffffedf

08002e48 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	b094      	sub	sp, #80	@ 0x50
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e54:	64fb      	str	r3, [r7, #76]	@ 0x4c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	699b      	ldr	r3, [r3, #24]
 8002e5a:	2b20      	cmp	r3, #32
 8002e5c:	d06f      	beq.n	8002f3e <UART_DMAReceiveCplt+0xf6>
  {
    huart->RxXferCount = 0U;
 8002e5e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002e60:	225a      	movs	r2, #90	@ 0x5a
 8002e62:	2100      	movs	r1, #0
 8002e64:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e66:	f3ef 8310 	mrs	r3, PRIMASK
 8002e6a:	61bb      	str	r3, [r7, #24]
  return(result);
 8002e6c:	69bb      	ldr	r3, [r7, #24]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002e6e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002e70:	2301      	movs	r3, #1
 8002e72:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e74:	69fb      	ldr	r3, [r7, #28]
 8002e76:	f383 8810 	msr	PRIMASK, r3
}
 8002e7a:	46c0      	nop			@ (mov r8, r8)
 8002e7c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	681a      	ldr	r2, [r3, #0]
 8002e82:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	493a      	ldr	r1, [pc, #232]	@ (8002f70 <UART_DMAReceiveCplt+0x128>)
 8002e88:	400a      	ands	r2, r1
 8002e8a:	601a      	str	r2, [r3, #0]
 8002e8c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002e8e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e90:	6a3b      	ldr	r3, [r7, #32]
 8002e92:	f383 8810 	msr	PRIMASK, r3
}
 8002e96:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e98:	f3ef 8310 	mrs	r3, PRIMASK
 8002e9c:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8002e9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ea0:	647b      	str	r3, [r7, #68]	@ 0x44
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ea6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ea8:	f383 8810 	msr	PRIMASK, r3
}
 8002eac:	46c0      	nop			@ (mov r8, r8)
 8002eae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	689a      	ldr	r2, [r3, #8]
 8002eb4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	2101      	movs	r1, #1
 8002eba:	438a      	bics	r2, r1
 8002ebc:	609a      	str	r2, [r3, #8]
 8002ebe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002ec0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ec2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ec4:	f383 8810 	msr	PRIMASK, r3
}
 8002ec8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002eca:	f3ef 8310 	mrs	r3, PRIMASK
 8002ece:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8002ed0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002ed2:	643b      	str	r3, [r7, #64]	@ 0x40
 8002ed4:	2301      	movs	r3, #1
 8002ed6:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ed8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002eda:	f383 8810 	msr	PRIMASK, r3
}
 8002ede:	46c0      	nop			@ (mov r8, r8)
 8002ee0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	689a      	ldr	r2, [r3, #8]
 8002ee6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	2140      	movs	r1, #64	@ 0x40
 8002eec:	438a      	bics	r2, r1
 8002eee:	609a      	str	r2, [r3, #8]
 8002ef0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002ef2:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ef4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ef6:	f383 8810 	msr	PRIMASK, r3
}
 8002efa:	46c0      	nop			@ (mov r8, r8)

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002efc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002efe:	2280      	movs	r2, #128	@ 0x80
 8002f00:	2120      	movs	r1, #32
 8002f02:	5099      	str	r1, [r3, r2]

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002f04:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002f06:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f08:	2b01      	cmp	r3, #1
 8002f0a:	d118      	bne.n	8002f3e <UART_DMAReceiveCplt+0xf6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f0c:	f3ef 8310 	mrs	r3, PRIMASK
 8002f10:	60fb      	str	r3, [r7, #12]
  return(result);
 8002f12:	68fb      	ldr	r3, [r7, #12]
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002f14:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002f16:	2301      	movs	r3, #1
 8002f18:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f1a:	693b      	ldr	r3, [r7, #16]
 8002f1c:	f383 8810 	msr	PRIMASK, r3
}
 8002f20:	46c0      	nop			@ (mov r8, r8)
 8002f22:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	681a      	ldr	r2, [r3, #0]
 8002f28:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	2110      	movs	r1, #16
 8002f2e:	438a      	bics	r2, r1
 8002f30:	601a      	str	r2, [r3, #0]
 8002f32:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002f34:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f36:	697b      	ldr	r3, [r7, #20]
 8002f38:	f383 8810 	msr	PRIMASK, r3
}
 8002f3c:	46c0      	nop			@ (mov r8, r8)
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002f3e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002f40:	2200      	movs	r2, #0
 8002f42:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002f44:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002f46:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f48:	2b01      	cmp	r3, #1
 8002f4a:	d108      	bne.n	8002f5e <UART_DMAReceiveCplt+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002f4c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002f4e:	2258      	movs	r2, #88	@ 0x58
 8002f50:	5a9a      	ldrh	r2, [r3, r2]
 8002f52:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002f54:	0011      	movs	r1, r2
 8002f56:	0018      	movs	r0, r3
 8002f58:	f7ff fb36 	bl	80025c8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8002f5c:	e003      	b.n	8002f66 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8002f5e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002f60:	0018      	movs	r0, r3
 8002f62:	f7fd faaf 	bl	80004c4 <HAL_UART_RxCpltCallback>
}
 8002f66:	46c0      	nop			@ (mov r8, r8)
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	b014      	add	sp, #80	@ 0x50
 8002f6c:	bd80      	pop	{r7, pc}
 8002f6e:	46c0      	nop			@ (mov r8, r8)
 8002f70:	fffffeff 	.word	0xfffffeff

08002f74 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b084      	sub	sp, #16
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f80:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	2201      	movs	r2, #1
 8002f86:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f8c:	2b01      	cmp	r3, #1
 8002f8e:	d10a      	bne.n	8002fa6 <UART_DMARxHalfCplt+0x32>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	2258      	movs	r2, #88	@ 0x58
 8002f94:	5a9b      	ldrh	r3, [r3, r2]
 8002f96:	085b      	lsrs	r3, r3, #1
 8002f98:	b29a      	uxth	r2, r3
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	0011      	movs	r1, r2
 8002f9e:	0018      	movs	r0, r3
 8002fa0:	f7ff fb12 	bl	80025c8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8002fa4:	e003      	b.n	8002fae <UART_DMARxHalfCplt+0x3a>
    HAL_UART_RxHalfCpltCallback(huart);
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	0018      	movs	r0, r3
 8002faa:	f7ff fafd 	bl	80025a8 <HAL_UART_RxHalfCpltCallback>
}
 8002fae:	46c0      	nop			@ (mov r8, r8)
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	b004      	add	sp, #16
 8002fb4:	bd80      	pop	{r7, pc}

08002fb6 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8002fb6:	b580      	push	{r7, lr}
 8002fb8:	b086      	sub	sp, #24
 8002fba:	af00      	add	r7, sp, #0
 8002fbc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fc2:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8002fc4:	697b      	ldr	r3, [r7, #20]
 8002fc6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002fc8:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8002fca:	697b      	ldr	r3, [r7, #20]
 8002fcc:	2280      	movs	r2, #128	@ 0x80
 8002fce:	589b      	ldr	r3, [r3, r2]
 8002fd0:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8002fd2:	697b      	ldr	r3, [r7, #20]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	689b      	ldr	r3, [r3, #8]
 8002fd8:	2280      	movs	r2, #128	@ 0x80
 8002fda:	4013      	ands	r3, r2
 8002fdc:	2b80      	cmp	r3, #128	@ 0x80
 8002fde:	d10a      	bne.n	8002ff6 <UART_DMAError+0x40>
 8002fe0:	693b      	ldr	r3, [r7, #16]
 8002fe2:	2b21      	cmp	r3, #33	@ 0x21
 8002fe4:	d107      	bne.n	8002ff6 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8002fe6:	697b      	ldr	r3, [r7, #20]
 8002fe8:	2252      	movs	r2, #82	@ 0x52
 8002fea:	2100      	movs	r1, #0
 8002fec:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 8002fee:	697b      	ldr	r3, [r7, #20]
 8002ff0:	0018      	movs	r0, r3
 8002ff2:	f7ff fea1 	bl	8002d38 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8002ff6:	697b      	ldr	r3, [r7, #20]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	689b      	ldr	r3, [r3, #8]
 8002ffc:	2240      	movs	r2, #64	@ 0x40
 8002ffe:	4013      	ands	r3, r2
 8003000:	2b40      	cmp	r3, #64	@ 0x40
 8003002:	d10a      	bne.n	800301a <UART_DMAError+0x64>
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	2b22      	cmp	r3, #34	@ 0x22
 8003008:	d107      	bne.n	800301a <UART_DMAError+0x64>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800300a:	697b      	ldr	r3, [r7, #20]
 800300c:	225a      	movs	r2, #90	@ 0x5a
 800300e:	2100      	movs	r1, #0
 8003010:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 8003012:	697b      	ldr	r3, [r7, #20]
 8003014:	0018      	movs	r0, r3
 8003016:	f7ff feb3 	bl	8002d80 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800301a:	697b      	ldr	r3, [r7, #20]
 800301c:	2284      	movs	r2, #132	@ 0x84
 800301e:	589b      	ldr	r3, [r3, r2]
 8003020:	2210      	movs	r2, #16
 8003022:	431a      	orrs	r2, r3
 8003024:	697b      	ldr	r3, [r7, #20]
 8003026:	2184      	movs	r1, #132	@ 0x84
 8003028:	505a      	str	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800302a:	697b      	ldr	r3, [r7, #20]
 800302c:	0018      	movs	r0, r3
 800302e:	f7ff fac3 	bl	80025b8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003032:	46c0      	nop			@ (mov r8, r8)
 8003034:	46bd      	mov	sp, r7
 8003036:	b006      	add	sp, #24
 8003038:	bd80      	pop	{r7, pc}

0800303a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800303a:	b580      	push	{r7, lr}
 800303c:	b084      	sub	sp, #16
 800303e:	af00      	add	r7, sp, #0
 8003040:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003046:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	225a      	movs	r2, #90	@ 0x5a
 800304c:	2100      	movs	r1, #0
 800304e:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	2252      	movs	r2, #82	@ 0x52
 8003054:	2100      	movs	r1, #0
 8003056:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	0018      	movs	r0, r3
 800305c:	f7ff faac 	bl	80025b8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003060:	46c0      	nop			@ (mov r8, r8)
 8003062:	46bd      	mov	sp, r7
 8003064:	b004      	add	sp, #16
 8003066:	bd80      	pop	{r7, pc}

08003068 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	b086      	sub	sp, #24
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003070:	f3ef 8310 	mrs	r3, PRIMASK
 8003074:	60bb      	str	r3, [r7, #8]
  return(result);
 8003076:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003078:	617b      	str	r3, [r7, #20]
 800307a:	2301      	movs	r3, #1
 800307c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	f383 8810 	msr	PRIMASK, r3
}
 8003084:	46c0      	nop			@ (mov r8, r8)
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	681a      	ldr	r2, [r3, #0]
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	2140      	movs	r1, #64	@ 0x40
 8003092:	438a      	bics	r2, r1
 8003094:	601a      	str	r2, [r3, #0]
 8003096:	697b      	ldr	r3, [r7, #20]
 8003098:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800309a:	693b      	ldr	r3, [r7, #16]
 800309c:	f383 8810 	msr	PRIMASK, r3
}
 80030a0:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	2220      	movs	r2, #32
 80030a6:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	2200      	movs	r2, #0
 80030ac:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	0018      	movs	r0, r3
 80030b2:	f7ff fa71 	bl	8002598 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80030b6:	46c0      	nop			@ (mov r8, r8)
 80030b8:	46bd      	mov	sp, r7
 80030ba:	b006      	add	sp, #24
 80030bc:	bd80      	pop	{r7, pc}

080030be <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80030be:	b580      	push	{r7, lr}
 80030c0:	b082      	sub	sp, #8
 80030c2:	af00      	add	r7, sp, #0
 80030c4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80030c6:	46c0      	nop			@ (mov r8, r8)
 80030c8:	46bd      	mov	sp, r7
 80030ca:	b002      	add	sp, #8
 80030cc:	bd80      	pop	{r7, pc}

080030ce <memset>:
 80030ce:	0003      	movs	r3, r0
 80030d0:	1882      	adds	r2, r0, r2
 80030d2:	4293      	cmp	r3, r2
 80030d4:	d100      	bne.n	80030d8 <memset+0xa>
 80030d6:	4770      	bx	lr
 80030d8:	7019      	strb	r1, [r3, #0]
 80030da:	3301      	adds	r3, #1
 80030dc:	e7f9      	b.n	80030d2 <memset+0x4>
	...

080030e0 <__libc_init_array>:
 80030e0:	b570      	push	{r4, r5, r6, lr}
 80030e2:	2600      	movs	r6, #0
 80030e4:	4c0c      	ldr	r4, [pc, #48]	@ (8003118 <__libc_init_array+0x38>)
 80030e6:	4d0d      	ldr	r5, [pc, #52]	@ (800311c <__libc_init_array+0x3c>)
 80030e8:	1b64      	subs	r4, r4, r5
 80030ea:	10a4      	asrs	r4, r4, #2
 80030ec:	42a6      	cmp	r6, r4
 80030ee:	d109      	bne.n	8003104 <__libc_init_array+0x24>
 80030f0:	2600      	movs	r6, #0
 80030f2:	f000 f823 	bl	800313c <_init>
 80030f6:	4c0a      	ldr	r4, [pc, #40]	@ (8003120 <__libc_init_array+0x40>)
 80030f8:	4d0a      	ldr	r5, [pc, #40]	@ (8003124 <__libc_init_array+0x44>)
 80030fa:	1b64      	subs	r4, r4, r5
 80030fc:	10a4      	asrs	r4, r4, #2
 80030fe:	42a6      	cmp	r6, r4
 8003100:	d105      	bne.n	800310e <__libc_init_array+0x2e>
 8003102:	bd70      	pop	{r4, r5, r6, pc}
 8003104:	00b3      	lsls	r3, r6, #2
 8003106:	58eb      	ldr	r3, [r5, r3]
 8003108:	4798      	blx	r3
 800310a:	3601      	adds	r6, #1
 800310c:	e7ee      	b.n	80030ec <__libc_init_array+0xc>
 800310e:	00b3      	lsls	r3, r6, #2
 8003110:	58eb      	ldr	r3, [r5, r3]
 8003112:	4798      	blx	r3
 8003114:	3601      	adds	r6, #1
 8003116:	e7f2      	b.n	80030fe <__libc_init_array+0x1e>
 8003118:	08003194 	.word	0x08003194
 800311c:	08003194 	.word	0x08003194
 8003120:	08003198 	.word	0x08003198
 8003124:	08003194 	.word	0x08003194

08003128 <memcpy>:
 8003128:	2300      	movs	r3, #0
 800312a:	b510      	push	{r4, lr}
 800312c:	429a      	cmp	r2, r3
 800312e:	d100      	bne.n	8003132 <memcpy+0xa>
 8003130:	bd10      	pop	{r4, pc}
 8003132:	5ccc      	ldrb	r4, [r1, r3]
 8003134:	54c4      	strb	r4, [r0, r3]
 8003136:	3301      	adds	r3, #1
 8003138:	e7f8      	b.n	800312c <memcpy+0x4>
	...

0800313c <_init>:
 800313c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800313e:	46c0      	nop			@ (mov r8, r8)
 8003140:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003142:	bc08      	pop	{r3}
 8003144:	469e      	mov	lr, r3
 8003146:	4770      	bx	lr

08003148 <_fini>:
 8003148:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800314a:	46c0      	nop			@ (mov r8, r8)
 800314c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800314e:	bc08      	pop	{r3}
 8003150:	469e      	mov	lr, r3
 8003152:	4770      	bx	lr
