#ifndef __DCE_7_0_SH_MASK_H__
#define __DCE_7_0_SH_MASK_H__

#define DCCG_DISP_SLOW_SELECT_REG__DCCG_DISP1_SLOW_SELECT_MASK                (7 << 0)
#define DCCG_DISP_SLOW_SELECT_REG__DCCG_DISP1_SLOW_SELECT__SHIFT              0
#define DCCG_DISP_SLOW_SELECT_REG__DCCG_DISP2_SLOW_SELECT_MASK                (7 << 4)
#define DCCG_DISP_SLOW_SELECT_REG__DCCG_DISP2_SLOW_SELECT__SHIFT              4
#define AZ_F0_CODEC_ENDPOINT_INDEX__AZ_ENDPOINT_REG_WRITE_EN_MASK             0x00000100
#define AZ_F0_CODEC_ENDPOINT_INDEX__AZ_ENDPOINT_REG_WRITE_EN__SHIFT           8
#define AZ_F0_CODEC_ENDPOINT_DATA__SPEAKER_ALLOCATION_MASK                    (0x7f << 0)
#define AZ_F0_CODEC_ENDPOINT_DATA__SPEAKER_ALLOCATION__SHIFT                  0
#define AZ_F0_CODEC_ENDPOINT_DATA__DP_CONNECTION_MASK                         0x00020000
#define AZ_F0_CODEC_ENDPOINT_DATA__DP_CONNECTION__SHIFT                       17
#define AZ_F0_CODEC_ENDPOINT_DATA__HDMI_CONNECTION_MASK                       0x00010000
#define AZ_F0_CODEC_ENDPOINT_DATA__HDMI_CONNECTION__SHIFT                     16
#define AZ_F0_CODEC_PIN_CONTROL_RESPONSE_HBR__HBR_CAPABLE_MASK                0x00000001
#define AZ_F0_CODEC_PIN_CONTROL_RESPONSE_HBR__HBR_CAPABLE__SHIFT              0
#define AZ_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL__PORT_CONNECTIVITY_MASK      (3 << 30)
#define AZ_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL__PORT_CONNECTIVITY__SHIFT    30
#define AZ_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL__AUDIO_ENABLED_MASK          0x80000000
#define AZ_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL__AUDIO_ENABLED__SHIFT        31
#define VLINE_STATUS__VLINE_OCCURRED_MASK                                     0x00000001
#define VLINE_STATUS__VLINE_OCCURRED__SHIFT                                   0
#define VLINE_STATUS__VLINE_INTERRUPT_MASK                                    0x00010000
#define VLINE_STATUS__VLINE_INTERRUPT__SHIFT                                  16
#define VLINE_STATUS__VLINE_STAT_MASK                                         0x00001000
#define VLINE_STATUS__VLINE_STAT__SHIFT                                       12
#define VLINE_STATUS__VLINE_INTERRUPT_TYPE_MASK                               0x00020000
#define VLINE_STATUS__VLINE_INTERRUPT_TYPE__SHIFT                             17
#define VLINE_STATUS__VLINE_ACK_MASK                                          0x00000010
#define VLINE_STATUS__VLINE_ACK__SHIFT                                        4
#define VBLANK_STATUS__VBLANK_INTERRUPT_MASK                                  0x00010000
#define VBLANK_STATUS__VBLANK_INTERRUPT__SHIFT                                16
#define VBLANK_STATUS__VBLANK_OCCURRED_MASK                                   0x00000001
#define VBLANK_STATUS__VBLANK_OCCURRED__SHIFT                                 0
#define VBLANK_STATUS__VBLANK_INTERRUPT_TYPE_MASK                             0x00020000
#define VBLANK_STATUS__VBLANK_INTERRUPT_TYPE__SHIFT                           17
#define VBLANK_STATUS__VBLANK_ACK_MASK                                        0x00000010
#define VBLANK_STATUS__VBLANK_ACK__SHIFT                                      4
#define VBLANK_STATUS__VBLANK_STAT_MASK                                       0x00001000
#define VBLANK_STATUS__VBLANK_STAT__SHIFT                                     12
#define DISP_INTERRUPT_STATUS__DC_I2C_HW_DONE_INTERRUPT_MASK                  0x02000000
#define DISP_INTERRUPT_STATUS__DC_I2C_HW_DONE_INTERRUPT__SHIFT                25
#define DISP_INTERRUPT_STATUS__LB_D1_VBLANK_INTERRUPT_MASK                    0x00000008
#define DISP_INTERRUPT_STATUS__LB_D1_VBLANK_INTERRUPT__SHIFT                  3
#define DISP_INTERRUPT_STATUS__DC_HPD1_RX_INTERRUPT_MASK                      0x00040000
#define DISP_INTERRUPT_STATUS__DC_HPD1_RX_INTERRUPT__SHIFT                    18
#define DISP_INTERRUPT_STATUS__DACA_AUTODETECT_INTERRUPT_MASK                 0x00400000
#define DISP_INTERRUPT_STATUS__DACA_AUTODETECT_INTERRUPT__SHIFT               22
#define DISP_INTERRUPT_STATUS__DC_HPD1_INTERRUPT_MASK                         0x00020000
#define DISP_INTERRUPT_STATUS__DC_HPD1_INTERRUPT__SHIFT                       17
#define DISP_INTERRUPT_STATUS__DACB_AUTODETECT_INTERRUPT_MASK                 0x00800000
#define DISP_INTERRUPT_STATUS__DACB_AUTODETECT_INTERRUPT__SHIFT               23
#define DISP_INTERRUPT_STATUS__DC_I2C_SW_DONE_INTERRUPT_MASK                  0x01000000
#define DISP_INTERRUPT_STATUS__DC_I2C_SW_DONE_INTERRUPT__SHIFT                24
#define DISP_INTERRUPT_STATUS__LB_D1_VLINE_INTERRUPT_MASK                     0x00000004
#define DISP_INTERRUPT_STATUS__LB_D1_VLINE_INTERRUPT__SHIFT                   2
#define DISP_INTERRUPT_STATUS_CONTINUE__LB_D2_VBLANK_INTERRUPT_MASK           0x00000008
#define DISP_INTERRUPT_STATUS_CONTINUE__LB_D2_VBLANK_INTERRUPT__SHIFT         3
#define DISP_INTERRUPT_STATUS_CONTINUE__DC_HPD2_RX_INTERRUPT_MASK             0x00040000
#define DISP_INTERRUPT_STATUS_CONTINUE__DC_HPD2_RX_INTERRUPT__SHIFT           18
#define DISP_INTERRUPT_STATUS_CONTINUE__DC_HPD2_INTERRUPT_MASK                0x00020000
#define DISP_INTERRUPT_STATUS_CONTINUE__DC_HPD2_INTERRUPT__SHIFT              17
#define DISP_INTERRUPT_STATUS_CONTINUE__DISP_TIMER_INTERRUPT_MASK             0x01000000
#define DISP_INTERRUPT_STATUS_CONTINUE__DISP_TIMER_INTERRUPT__SHIFT           24
#define DISP_INTERRUPT_STATUS_CONTINUE__LB_D2_VLINE_INTERRUPT_MASK            0x00000004
#define DISP_INTERRUPT_STATUS_CONTINUE__LB_D2_VLINE_INTERRUPT__SHIFT          2
#define DISP_INTERRUPT_STATUS_CONTINUE2__DC_HPD3_INTERRUPT_MASK               0x00020000
#define DISP_INTERRUPT_STATUS_CONTINUE2__DC_HPD3_INTERRUPT__SHIFT             17
#define DISP_INTERRUPT_STATUS_CONTINUE2__DC_HPD3_RX_INTERRUPT_MASK            0x00040000
#define DISP_INTERRUPT_STATUS_CONTINUE2__DC_HPD3_RX_INTERRUPT__SHIFT          18
#define DISP_INTERRUPT_STATUS_CONTINUE2__LB_D3_VBLANK_INTERRUPT_MASK          0x00000008
#define DISP_INTERRUPT_STATUS_CONTINUE2__LB_D3_VBLANK_INTERRUPT__SHIFT        3
#define DISP_INTERRUPT_STATUS_CONTINUE2__LB_D3_VLINE_INTERRUPT_MASK           0x00000004
#define DISP_INTERRUPT_STATUS_CONTINUE2__LB_D3_VLINE_INTERRUPT__SHIFT         2
#define DISP_INTERRUPT_STATUS_CONTINUE3__DC_HPD4_RX_INTERRUPT_MASK            0x00040000
#define DISP_INTERRUPT_STATUS_CONTINUE3__DC_HPD4_RX_INTERRUPT__SHIFT          18
#define DISP_INTERRUPT_STATUS_CONTINUE3__DC_HPD4_INTERRUPT_MASK               0x00020000
#define DISP_INTERRUPT_STATUS_CONTINUE3__DC_HPD4_INTERRUPT__SHIFT             17
#define DISP_INTERRUPT_STATUS_CONTINUE3__LB_D4_VLINE_INTERRUPT_MASK           0x00000004
#define DISP_INTERRUPT_STATUS_CONTINUE3__LB_D4_VLINE_INTERRUPT__SHIFT         2
#define DISP_INTERRUPT_STATUS_CONTINUE3__LB_D4_VBLANK_INTERRUPT_MASK          0x00000008
#define DISP_INTERRUPT_STATUS_CONTINUE3__LB_D4_VBLANK_INTERRUPT__SHIFT        3
#define DISP_INTERRUPT_STATUS_CONTINUE4__LB_D5_VBLANK_INTERRUPT_MASK          0x00000008
#define DISP_INTERRUPT_STATUS_CONTINUE4__LB_D5_VBLANK_INTERRUPT__SHIFT        3
#define DISP_INTERRUPT_STATUS_CONTINUE4__DC_HPD5_RX_INTERRUPT_MASK            0x00040000
#define DISP_INTERRUPT_STATUS_CONTINUE4__DC_HPD5_RX_INTERRUPT__SHIFT          18
#define DISP_INTERRUPT_STATUS_CONTINUE4__LB_D5_VLINE_INTERRUPT_MASK           0x00000004
#define DISP_INTERRUPT_STATUS_CONTINUE4__LB_D5_VLINE_INTERRUPT__SHIFT         2
#define DISP_INTERRUPT_STATUS_CONTINUE4__DC_HPD5_INTERRUPT_MASK               0x00020000
#define DISP_INTERRUPT_STATUS_CONTINUE4__DC_HPD5_INTERRUPT__SHIFT             17
#define DISP_INTERRUPT_STATUS_CONTINUE5__DC_HPD6_INTERRUPT_MASK               0x00020000
#define DISP_INTERRUPT_STATUS_CONTINUE5__DC_HPD6_INTERRUPT__SHIFT             17
#define DISP_INTERRUPT_STATUS_CONTINUE5__LB_D6_VLINE_INTERRUPT_MASK           0x00000004
#define DISP_INTERRUPT_STATUS_CONTINUE5__LB_D6_VLINE_INTERRUPT__SHIFT         2
#define DISP_INTERRUPT_STATUS_CONTINUE5__LB_D6_VBLANK_INTERRUPT_MASK          0x00000008
#define DISP_INTERRUPT_STATUS_CONTINUE5__LB_D6_VBLANK_INTERRUPT__SHIFT        3
#define DISP_INTERRUPT_STATUS_CONTINUE5__DC_HPD6_RX_INTERRUPT_MASK            0x00040000
#define DISP_INTERRUPT_STATUS_CONTINUE5__DC_HPD6_RX_INTERRUPT__SHIFT          18
#define DPG_PIPE_STUTTER_CONTROL__STUTTER_ENABLE_MASK                         0x00000001
#define DPG_PIPE_STUTTER_CONTROL__STUTTER_ENABLE__SHIFT                       0
#define DCCG_AUDIO_DTO_SOURCE__DCCG_AUDIO_DTO_SEL_MASK                        0x00000010
#define DCCG_AUDIO_DTO_SOURCE__DCCG_AUDIO_DTO_SEL__SHIFT                      4
#define DENTIST_DISPCLK_CNTL__DENTIST_DPREFCLK_WDIVIDER_MASK                  (0x7f << 24)
#define DENTIST_DISPCLK_CNTL__DENTIST_DPREFCLK_WDIVIDER__SHIFT                24
#define D1CRTC_CONTROL__CRTC_EN_MASK                                          0x00000001
#define D1CRTC_CONTROL__CRTC_EN__SHIFT                                        0
#define D1VGA_CONTROL__DVGA_CONTROL_ROTATE_MASK                               0x01000000
#define D1VGA_CONTROL__DVGA_CONTROL_ROTATE__SHIFT                             24
#define D1VGA_CONTROL__DVGA_CONTROL_OVERSCAN_TIMING_SELECT_MASK               0x00000400
#define D1VGA_CONTROL__DVGA_CONTROL_OVERSCAN_TIMING_SELECT__SHIFT             10
#define D1VGA_CONTROL__DVGA_CONTROL_OVERSCAN_COLOR_EN_MASK                    0x00010000
#define D1VGA_CONTROL__DVGA_CONTROL_OVERSCAN_COLOR_EN__SHIFT                  16
#define D1VGA_CONTROL__DVGA_CONTROL_MODE_ENABLE_MASK                          0x00000001
#define D1VGA_CONTROL__DVGA_CONTROL_MODE_ENABLE__SHIFT                        0
#define D1VGA_CONTROL__DVGA_CONTROL_SYNC_POLARITY_SELECT_MASK                 0x00000200
#define D1VGA_CONTROL__DVGA_CONTROL_SYNC_POLARITY_SELECT__SHIFT               9
#define D1VGA_CONTROL__DVGA_CONTROL_TIMING_SELECT_MASK                        0x00000100
#define D1VGA_CONTROL__DVGA_CONTROL_TIMING_SELECT__SHIFT                      8
#define VGA_HDP_CONTROL__VGA_RBBM_LOCK_DISABLE_MASK                           0x00000100
#define VGA_HDP_CONTROL__VGA_RBBM_LOCK_DISABLE__SHIFT                         8
#define VGA_HDP_CONTROL__VGA_MEMORY_DISABLE_MASK                              0x00000010
#define VGA_HDP_CONTROL__VGA_MEMORY_DISABLE__SHIFT                            4
#define VGA_HDP_CONTROL__VGA_SOFT_RESET_MASK                                  0x00010000
#define VGA_HDP_CONTROL__VGA_SOFT_RESET__SHIFT                                16
#define VGA_HDP_CONTROL__VGA_MEM_PAGE_SELECT_EN_MASK                          0x00000001
#define VGA_HDP_CONTROL__VGA_MEM_PAGE_SELECT_EN__SHIFT                        0
#define VGA_RENDER_CONTROL__VGA_VSTATUS_CNTL_MASK                             0x00030000
#define VGA_RENDER_CONTROL__VGA_VSTATUS_CNTL__SHIFT                           16

#endif /*__DCE_7_0_SH_MASK_H__*/
