[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/BlackboxMissingDef/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 62
LIB: work
FILE: ${SURELOG_DIR}/tests/BlackboxMissingDef/dut.sv
n<> u<61> t<Top_level_rule> c<1> l<1:1> el<6:1>
  n<> u<1> t<Null_rule> p<61> s<60> l<1:1>
  n<> u<60> t<Source_text> p<61> c<59> l<1:1> el<5:10>
    n<> u<59> t<Description> p<60> c<58> l<1:1> el<5:10>
      n<> u<58> t<Module_declaration> p<59> c<29> l<1:1> el<5:10>
        n<> u<29> t<Module_ansi_header> p<58> c<2> s<56> l<1:1> el<1:36>
          n<module> u<2> t<Module_keyword> p<29> s<3> l<1:1> el<1:7>
          n<top> u<3> t<STRING_CONST> p<29> s<4> l<1:8> el<1:11>
          n<> u<4> t<Package_import_declaration_list> p<29> s<28> l<1:11> el<1:11>
          n<> u<28> t<Port_declaration_list> p<29> c<27> l<1:11> el<1:35>
            n<> u<27> t<Ansi_port_declaration> p<28> c<20> l<1:12> el<1:34>
              n<> u<20> t<Net_port_header> p<27> c<5> s<21> l<1:12> el<1:29>
                n<> u<5> t<PortDir_Inp> p<20> s<19> l<1:12> el<1:17>
                n<> u<19> t<Net_port_type> p<20> c<18> l<1:18> el<1:29>
                  n<> u<18> t<Data_type_or_implicit> p<19> c<17> l<1:18> el<1:29>
                    n<> u<17> t<Data_type> p<18> c<6> l<1:18> el<1:29>
                      n<> u<6> t<IntVec_TypeLogic> p<17> s<16> l<1:18> el<1:23>
                      n<> u<16> t<Packed_dimension> p<17> c<15> l<1:24> el<1:29>
                        n<> u<15> t<Constant_range> p<16> c<10> l<1:25> el<1:28>
                          n<> u<10> t<Constant_expression> p<15> c<9> s<14> l<1:25> el<1:26>
                            n<> u<9> t<Constant_primary> p<10> c<8> l<1:25> el<1:26>
                              n<> u<8> t<Primary_literal> p<9> c<7> l<1:25> el<1:26>
                                n<7> u<7> t<INT_CONST> p<8> l<1:25> el<1:26>
                          n<> u<14> t<Constant_expression> p<15> c<13> l<1:27> el<1:28>
                            n<> u<13> t<Constant_primary> p<14> c<12> l<1:27> el<1:28>
                              n<> u<12> t<Primary_literal> p<13> c<11> l<1:27> el<1:28>
                                n<0> u<11> t<INT_CONST> p<12> l<1:27> el<1:28>
              n<e> u<21> t<STRING_CONST> p<27> s<26> l<1:30> el<1:31>
              n<> u<26> t<Unpacked_dimension> p<27> c<25> l<1:31> el<1:34>
                n<> u<25> t<Constant_expression> p<26> c<24> l<1:32> el<1:33>
                  n<> u<24> t<Constant_primary> p<25> c<23> l<1:32> el<1:33>
                    n<> u<23> t<Primary_literal> p<24> c<22> l<1:32> el<1:33>
                      n<2> u<22> t<INT_CONST> p<23> l<1:32> el<1:33>
        n<> u<56> t<Non_port_module_item> p<58> c<55> s<57> l<2:4> el<4:13>
          n<> u<55> t<Module_or_generate_item> p<56> c<54> l<2:4> el<4:13>
            n<> u<54> t<Module_instantiation> p<55> c<30> l<2:4> el<4:13>
              n<PLLE2_ADV> u<30> t<STRING_CONST> p<54> s<48> l<2:4> el<2:13>
              n<> u<48> t<Parameter_value_assignment> p<54> c<47> s<53> l<2:14> el<4:5>
                n<> u<47> t<Parameter_assignment_list> p<48> c<38> l<3:6> el<3:42>
                  n<> u<38> t<Named_parameter_assignment> p<47> c<31> s<46> l<3:6> el<3:30>
                    n<TEST> u<31> t<STRING_CONST> p<38> s<37> l<3:7> el<3:11>
                    n<> u<37> t<Param_expression> p<38> c<36> l<3:13> el<3:29>
                      n<> u<36> t<Mintypmax_expression> p<37> c<35> l<3:13> el<3:29>
                        n<> u<35> t<Expression> p<36> c<34> l<3:13> el<3:29>
                          n<> u<34> t<Primary> p<35> c<33> l<3:13> el<3:29>
                            n<> u<33> t<Primary_literal> p<34> c<32> l<3:13> el<3:29>
                              n<"TEST PARAMETER"> u<32> t<STRING_LITERAL> p<33> l<3:13> el<3:29>
                  n<> u<46> t<Named_parameter_assignment> p<47> c<39> l<3:32> el<3:42>
                    n<TEST2> u<39> t<STRING_CONST> p<46> s<45> l<3:33> el<3:38>
                    n<> u<45> t<Param_expression> p<46> c<44> l<3:39> el<3:41>
                      n<> u<44> t<Mintypmax_expression> p<45> c<43> l<3:39> el<3:41>
                        n<> u<43> t<Expression> p<44> c<42> l<3:39> el<3:41>
                          n<> u<42> t<Primary> p<43> c<41> l<3:39> el<3:41>
                            n<> u<41> t<Primary_literal> p<42> c<40> l<3:39> el<3:41>
                              n<10> u<40> t<INT_CONST> p<41> l<3:39> el<3:41>
              n<> u<53> t<Hierarchical_instance> p<54> c<50> l<4:6> el<4:12>
                n<> u<50> t<Name_of_instance> p<53> c<49> s<52> l<4:6> el<4:9>
                  n<pll> u<49> t<STRING_CONST> p<50> l<4:6> el<4:9>
                n<> u<52> t<Port_connection_list> p<53> c<51> l<4:11> el<4:11>
                  n<> u<51> t<Ordered_port_connection> p<52> l<4:11> el<4:11>
        n<> u<57> t<ENDMODULE> p<58> l<5:1> el<5:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/BlackboxMissingDef/dut.sv:1:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/BlackboxMissingDef/dut.sv:1:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
ArrayNet                                               1
ArrayTypespec                                          3
Constant                                               3
Design                                                 1
LogicTypespec                                          2
Module                                                 1
ModuleTypespec                                         1
Operation                                              3
Port                                                   1
Range                                                  3
RefModule                                              1
RefTypespec                                            5
SourceFile                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/BlackboxMissingDef/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/BlackboxMissingDef/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BlackboxMissingDef/dut.sv, line:1:1, endln:5:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiTypedef:
  \_ModuleTypespec: (PLLE2_ADV)
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BlackboxMissingDef/dut.sv, line:1:1, endln:5:10
    |vpiName:PLLE2_ADV
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BlackboxMissingDef/dut.sv, line:1:1, endln:5:10
  |vpiTypedef:
  \_ArrayTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BlackboxMissingDef/dut.sv, line:1:1, endln:5:10
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:1:31, endln:1:34
      |vpiParent:
      \_ArrayTypespec: 
      |vpiRightRange:
      \_Operation: , line:1:32, endln:1:33
        |vpiParent:
        \_Range: , line:1:31, endln:1:34
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:1:32, endln:1:33
          |vpiParent:
          \_Operation: , line:1:32, endln:1:33
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@top), line:1:18, endln:1:23
      |vpiParent:
      \_ArrayTypespec: 
      |vpiFullName:work@top
      |vpiActual:
      \_LogicTypespec: 
  |vpiTypedef:
  \_ArrayTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BlackboxMissingDef/dut.sv, line:1:1, endln:5:10
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:1:31, endln:1:34
      |vpiParent:
      \_ArrayTypespec: 
      |vpiRightRange:
      \_Operation: , line:1:32, endln:1:33
        |vpiParent:
        \_Range: , line:1:31, endln:1:34
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:1:32, endln:1:33
          |vpiParent:
          \_Operation: , line:1:32, endln:1:33
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@top), line:1:18, endln:1:29
      |vpiParent:
      \_ArrayTypespec: 
      |vpiFullName:work@top
      |vpiActual:
      \_ArrayTypespec: 
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BlackboxMissingDef/dut.sv, line:1:1, endln:5:10
  |vpiTypedef:
  \_ArrayTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BlackboxMissingDef/dut.sv, line:1:1, endln:5:10
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:1:31, endln:1:34
      |vpiParent:
      \_ArrayTypespec: 
      |vpiRightRange:
      \_Operation: , line:1:32, endln:1:33
        |vpiParent:
        \_Range: , line:1:31, endln:1:34
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:1:32, endln:1:33
          |vpiParent:
          \_Operation: , line:1:32, endln:1:33
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@top), line:1:18, endln:1:23
      |vpiParent:
      \_ArrayTypespec: 
      |vpiFullName:work@top
      |vpiActual:
      \_LogicTypespec: 
  |vpiImportTypespec:
  \_ModuleTypespec: (PLLE2_ADV)
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_ArrayTypespec: 
  |vpiImportTypespec:
  \_ArrayNet: (work@top.e), line:1:30, endln:1:31
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BlackboxMissingDef/dut.sv, line:1:1, endln:5:10
    |vpiTypespec:
    \_RefTypespec: (work@top.e), line:1:18, endln:1:23
      |vpiParent:
      \_ArrayNet: (work@top.e), line:1:30, endln:1:31
      |vpiFullName:work@top.e
      |vpiActual:
      \_ArrayTypespec: 
    |vpiName:e
    |vpiFullName:work@top.e
    |vpiNetType:36
  |vpiImportTypespec:
  \_ArrayTypespec: 
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_ArrayTypespec: 
  |vpiDefName:work@top
  |vpiArrayNet:
  \_ArrayNet: (work@top.e), line:1:30, endln:1:31
  |vpiPort:
  \_Port: (e), line:1:30, endln:1:31
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BlackboxMissingDef/dut.sv, line:1:1, endln:5:10
    |vpiName:e
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@top.e), line:1:18, endln:1:23
      |vpiParent:
      \_Port: (e), line:1:30, endln:1:31
      |vpiFullName:work@top.e
      |vpiActual:
      \_ArrayTypespec: 
  |vpiRefModule:
  \_RefModule: work@PLLE2_ADV (pll), line:2:4, endln:2:13
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BlackboxMissingDef/dut.sv, line:1:1, endln:5:10
    |vpiName:pll
    |vpiDefName:work@PLLE2_ADV
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
