m255
K3
13
cModel Technology
Z0 dD:\GITEA\GitHub\ES\pcbteach\TestBench01\simulation\modelsim
Eor_gate
Z1 w1709298085
Z2 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z3 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z4 dD:\GITEA\GitHub\ES\pcbteach\TestBench01\simulation\modelsim
Z5 8D:/GITEA/GitHub/ES/pcbteach/TestBench01/or_gate.vhd
Z6 FD:/GITEA/GitHub/ES/pcbteach/TestBench01/or_gate.vhd
l0
L4
V2An55Ee1`^m^J9S0`;o?e0
Z7 OV;C;10.1d;51
31
Z8 !s108 1709547151.979000
Z9 !s90 -reportprogress|300|-93|-work|work|D:/GITEA/GitHub/ES/pcbteach/TestBench01/or_gate.vhd|
Z10 !s107 D:/GITEA/GitHub/ES/pcbteach/TestBench01/or_gate.vhd|
Z11 o-93 -work work -O0
Z12 tExplicit 1
!s100 M>NDO;12Dfb0efT@SN7Yk1
!i10b 1
Artl
R2
R3
DEx4 work 7 or_gate 0 22 2An55Ee1`^m^J9S0`;o?e0
l12
L11
VXA7C]G`Mbdzoz8ZEPE__n1
R7
31
R8
R9
R10
R11
R12
!s100 Wmg^9^baJi]c^e``^9BJ;0
!i10b 1
Eor_gate_vhd_tst
w1709301926
R2
R3
R4
8D:/GITEA/GitHub/ES/pcbteach/TestBench01/simulation/modelsim/or_gate.vht
FD:/GITEA/GitHub/ES/pcbteach/TestBench01/simulation/modelsim/or_gate.vht
l0
L30
Vz6PZ9UYiM@XJ95a5hCIBA0
!s100 cW^:U1QQ4eziFQVo2@DTf1
R7
31
!i10b 1
!s108 1709547152.486000
!s90 -reportprogress|300|-93|-work|work|D:/GITEA/GitHub/ES/pcbteach/TestBench01/simulation/modelsim/or_gate.vht|
!s107 D:/GITEA/GitHub/ES/pcbteach/TestBench01/simulation/modelsim/or_gate.vht|
R11
R12
