

================================================================
== Vivado HLS Report for 'dense_2'
================================================================
* Date:           Sat Aug 10 20:02:54 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       d2_fp2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    14.467|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1502|  1502|  1502|  1502|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+------+------+----------+-----------+-----------+------+----------+
        |                        |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+------+------+----------+-----------+-----------+------+----------+
        |- DENSE_LOOP_FLAT_LOOP  |  1500|  1500|         2|          1|          1|  1500|    yes   |
        +------------------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (1.76ns)   --->   "br label %1" [cnn_ap_lp/dense_2.cpp:9]   --->   Operation 5 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 10.0>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 [ 0, %0 ], [ %add_ln9, %ifFalse ]" [cnn_ap_lp/dense_2.cpp:9]   --->   Operation 6 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %select_ln14_1, %ifFalse ]" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 7 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i14 [ 0, %0 ], [ %sum_V, %ifFalse ]"   --->   Operation 8 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%j_0 = phi i6 [ 0, %0 ], [ %j, %ifFalse ]"   --->   Operation 9 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.88ns)   --->   "%icmp_ln9 = icmp eq i11 %indvar_flatten, -548" [cnn_ap_lp/dense_2.cpp:9]   --->   Operation 10 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (1.63ns)   --->   "%add_ln9 = add i11 %indvar_flatten, 1" [cnn_ap_lp/dense_2.cpp:9]   --->   Operation 11 'add' 'add_ln9' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %2, label %FLAT_LOOP" [cnn_ap_lp/dense_2.cpp:9]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [cnn_ap_lp/dense_2.cpp:9]   --->   Operation 13 'add' 'i' <Predicate = (!icmp_ln9)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (1.42ns)   --->   "%icmp_ln13 = icmp eq i6 %j_0, -14" [cnn_ap_lp/dense_2.cpp:13]   --->   Operation 14 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln9)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (1.18ns)   --->   "%select_ln14 = select i1 %icmp_ln13, i6 0, i6 %j_0" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 15 'select' 'select_ln14' <Predicate = (!icmp_ln9)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (1.21ns)   --->   "%select_ln14_1 = select i1 %icmp_ln13, i5 %i, i5 %i_0" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 16 'select' 'select_ln14_1' <Predicate = (!icmp_ln9)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i5 %select_ln14_1 to i64" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 17 'zext' 'zext_ln14' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i5 %select_ln14_1 to i12" [cnn_ap_lp/dense_2.cpp:13]   --->   Operation 18 'zext' 'zext_ln13' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln14_1 = zext i6 %select_ln14 to i64" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 19 'zext' 'zext_ln14_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %select_ln14, i5 0)" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 20 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln1117 = zext i11 %tmp to i12" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 21 'zext' 'zext_ln1117' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %select_ln14, i1 false)" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 22 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln1117_1 = zext i7 %tmp_s to i12" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 23 'zext' 'zext_ln1117_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1117 = sub i12 %zext_ln1117, %zext_ln1117_1" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 24 'sub' 'sub_ln1117' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 25 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln1117 = add i12 %sub_ln1117, %zext_ln13" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 25 'add' 'add_ln1117' <Predicate = (!icmp_ln9)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln1117 = sext i12 %add_ln1117 to i64" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 26 'sext' 'sext_ln1117' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%dense_2_weights_V_ad = getelementptr [1500 x i9]* @dense_2_weights_V, i64 0, i64 %sext_ln1117" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 27 'getelementptr' 'dense_2_weights_V_ad' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%dense_1_out_V_addr = getelementptr [50 x i13]* %dense_1_out_V, i64 0, i64 %zext_ln14_1" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 28 'getelementptr' 'dense_1_out_V_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (2.32ns)   --->   "%dense_1_out_V_load = load i13* %dense_1_out_V_addr, align 2" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 29 'load' 'dense_1_out_V_load' <Predicate = (!icmp_ln9)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 30> <RAM>
ST_2 : Operation 30 [2/2] (3.25ns)   --->   "%dense_2_weights_V_lo = load i9* %dense_2_weights_V_ad, align 2" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 30 'load' 'dense_2_weights_V_lo' <Predicate = (!icmp_ln9)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 30> <ROM>
ST_2 : Operation 31 [1/1] (1.82ns)   --->   "%j = add i6 %select_ln14, 1" [cnn_ap_lp/dense_2.cpp:13]   --->   Operation 31 'add' 'j' <Predicate = (!icmp_ln9)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.42ns)   --->   "%icmp_ln13_1 = icmp eq i6 %j, -14" [cnn_ap_lp/dense_2.cpp:13]   --->   Operation 32 'icmp' 'icmp_ln13_1' <Predicate = (!icmp_ln9)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13_1, label %ifTrue, label %ifFalse" [cnn_ap_lp/dense_2.cpp:13]   --->   Operation 33 'br' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%dense_2_bias_V_addr = getelementptr [30 x i9]* @dense_2_bias_V, i64 0, i64 %zext_ln14" [cnn_ap_lp/dense_2.cpp:17]   --->   Operation 34 'getelementptr' 'dense_2_bias_V_addr' <Predicate = (!icmp_ln9 & icmp_ln13_1)> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (3.25ns)   --->   "%p_Val2_18 = load i9* %dense_2_bias_V_addr, align 2" [cnn_ap_lp/dense_2.cpp:17]   --->   Operation 35 'load' 'p_Val2_18' <Predicate = (!icmp_ln9 & icmp_ln13_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 30> <ROM>

State 3 <SV = 2> <Delay = 14.4>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @DENSE_LOOP_FLAT_LOOP)"   --->   Operation 36 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1500, i64 1500, i64 1500)"   --->   Operation 37 'speclooptripcount' 'empty' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str3161) nounwind" [cnn_ap_lp/dense_2.cpp:13]   --->   Operation 38 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str3161)" [cnn_ap_lp/dense_2.cpp:13]   --->   Operation 39 'specregionbegin' 'tmp_9' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str159) nounwind" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 40 'specpipeline' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 41 [1/2] (2.32ns)   --->   "%dense_1_out_V_load = load i13* %dense_1_out_V_addr, align 2" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 41 'load' 'dense_1_out_V_load' <Predicate = (!icmp_ln9)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 30> <RAM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln1192 = zext i13 %dense_1_out_V_load to i22" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 42 'zext' 'zext_ln1192' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 43 [1/2] (3.25ns)   --->   "%dense_2_weights_V_lo = load i9* %dense_2_weights_V_ad, align 2" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 43 'load' 'dense_2_weights_V_lo' <Predicate = (!icmp_ln9)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 30> <ROM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i9 %dense_2_weights_V_lo to i22" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 44 'sext' 'sext_ln1192' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (3.36ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1192 = mul i22 %sext_ln1192, %zext_ln1192" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 45 'mul' 'mul_ln1192' <Predicate = (!icmp_ln9)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 46 [1/1] (0.70ns)   --->   "%select_ln14_2 = select i1 %icmp_ln13, i14 0, i14 %p_Val2_s" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 46 'select' 'select_ln14_2' <Predicate = (!icmp_ln9)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%lhs_V = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln14_2, i8 0)" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 47 'bitconcatenate' 'lhs_V' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V = add i22 %mul_ln1192, %lhs_V" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 48 'add' 'ret_V' <Predicate = (!icmp_ln9)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%sum_V = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %ret_V, i32 8, i32 21)" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 49 'partselect' 'sum_V' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str3161, i32 %tmp_9)" [cnn_ap_lp/dense_2.cpp:15]   --->   Operation 50 'specregionend' 'empty_55' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 51 [1/2] (3.25ns)   --->   "%p_Val2_18 = load i9* %dense_2_bias_V_addr, align 2" [cnn_ap_lp/dense_2.cpp:17]   --->   Operation 51 'load' 'p_Val2_18' <Predicate = (icmp_ln13_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 30> <ROM>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i9 %p_Val2_18 to i14" [cnn_ap_lp/dense_2.cpp:17]   --->   Operation 52 'sext' 'sext_ln1265' <Predicate = (icmp_ln13_1)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln = call i13 @_ssdm_op_PartSelect.i13.i22.i32.i32(i22 %ret_V, i32 8, i32 20)" [cnn_ap_lp/dense_2.cpp:17]   --->   Operation 53 'partselect' 'trunc_ln' <Predicate = (icmp_ln13_1)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i9 %p_Val2_18 to i13" [cnn_ap_lp/dense_2.cpp:17]   --->   Operation 54 'sext' 'sext_ln703' <Predicate = (icmp_ln13_1)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.81ns)   --->   "%add_ln703 = add i14 %sext_ln1265, %sum_V" [cnn_ap_lp/dense_2.cpp:17]   --->   Operation 55 'add' 'add_ln703' <Predicate = (icmp_ln13_1)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (1.67ns)   --->   "%add_ln203 = add i13 %trunc_ln, %sext_ln703" [cnn_ap_lp/dense_2.cpp:17]   --->   Operation 56 'add' 'add_ln203' <Predicate = (icmp_ln13_1)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%dense_2_out_V_addr = getelementptr [30 x i13]* %dense_2_out_V, i64 0, i64 %zext_ln14" [cnn_ap_lp/dense_2.cpp:17]   --->   Operation 57 'getelementptr' 'dense_2_out_V_addr' <Predicate = (icmp_ln13_1)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703, i32 13)" [cnn_ap_lp/dense_2.cpp:19]   --->   Operation 58 'bitselect' 'tmp_6' <Predicate = (icmp_ln13_1)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.69ns)   --->   "%select_ln19 = select i1 %tmp_6, i13 0, i13 %add_ln203" [cnn_ap_lp/dense_2.cpp:19]   --->   Operation 59 'select' 'select_ln19' <Predicate = (icmp_ln13_1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (2.32ns)   --->   "store i13 %select_ln19, i13* %dense_2_out_V_addr, align 2" [cnn_ap_lp/dense_2.cpp:17]   --->   Operation 60 'store' <Predicate = (icmp_ln13_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 30> <RAM>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 61 'br' <Predicate = (icmp_ln13_1)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 62 'br' <Predicate = (!icmp_ln9)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "ret void" [cnn_ap_lp/dense_2.cpp:23]   --->   Operation 63 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', cnn_ap_lp/dense_2.cpp:9) with incoming values : ('add_ln9', cnn_ap_lp/dense_2.cpp:9) [7]  (1.77 ns)

 <State 2>: 10ns
The critical path consists of the following:
	'phi' operation ('i_0', cnn_ap_lp/dense_2.cpp:14) with incoming values : ('select_ln14_1', cnn_ap_lp/dense_2.cpp:14) [8]  (0 ns)
	'add' operation ('i', cnn_ap_lp/dense_2.cpp:9) [15]  (1.78 ns)
	'select' operation ('select_ln14_1', cnn_ap_lp/dense_2.cpp:14) [20]  (1.22 ns)
	'add' operation ('add_ln1117', cnn_ap_lp/dense_2.cpp:14) [32]  (3.79 ns)
	'getelementptr' operation ('dense_2_weights_V_ad', cnn_ap_lp/dense_2.cpp:14) [34]  (0 ns)
	'load' operation ('dense_2_weights_V_lo', cnn_ap_lp/dense_2.cpp:14) on array 'dense_2_weights_V' [38]  (3.25 ns)

 <State 3>: 14.5ns
The critical path consists of the following:
	'load' operation ('dense_2_weights_V_lo', cnn_ap_lp/dense_2.cpp:14) on array 'dense_2_weights_V' [38]  (3.25 ns)
	'mul' operation of DSP[43] ('mul_ln1192', cnn_ap_lp/dense_2.cpp:14) [40]  (3.36 ns)
	'add' operation of DSP[43] ('ret.V', cnn_ap_lp/dense_2.cpp:14) [43]  (3.02 ns)
	'add' operation ('add_ln703', cnn_ap_lp/dense_2.cpp:17) [55]  (1.81 ns)
	'select' operation ('select_ln19', cnn_ap_lp/dense_2.cpp:19) [59]  (0.7 ns)
	'store' operation ('store_ln17', cnn_ap_lp/dense_2.cpp:17) of variable 'select_ln19', cnn_ap_lp/dense_2.cpp:19 on array 'dense_2_out_V' [60]  (2.32 ns)

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
