// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
// Date        : Sat Mar 22 18:02:57 2025
// Host        : LAPTOP-NB96A511 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_img_proc_top_0_0_sim_netlist.v
// Design      : design_1_img_proc_top_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a100tcsg324-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_control
   (pixel_data_valid,
    D,
    \currentRbuff_reg[0]_0 ,
    \currentRbuff_reg[0]_1 ,
    \currentRbuff_reg[0]_2 ,
    \currentRbuff_reg[0]_3 ,
    \currentRbuff_reg[0]_4 ,
    \currentRbuff_reg[1]_0 ,
    \currentRbuff_reg[1]_1 ,
    \currentRbuff_reg[1]_2 ,
    \currentRbuff_reg[1]_3 ,
    \currentRbuff_reg[1]_4 ,
    \currentRbuff_reg[1]_5 ,
    \currentRbuff_reg[1]_6 ,
    \currentRbuff_reg[1]_7 ,
    \currentRbuff_reg[1]_8 ,
    \currentRbuff_reg[1]_9 ,
    \currentRbuff_reg[1]_10 ,
    \currentRbuff_reg[1]_11 ,
    \currentRbuff_reg[1]_12 ,
    \currentRbuff_reg[1]_13 ,
    \currentRbuff_reg[1]_14 ,
    \currentRbuff_reg[1]_15 ,
    \currentRbuff_reg[1]_16 ,
    \currentRbuff_reg[1]_17 ,
    \currentRbuff_reg[1]_18 ,
    \currentRbuff_reg[1]_19 ,
    \currentRbuff_reg[1]_20 ,
    someport,
    i_clk,
    pixel_in,
    i_data_valid);
  output pixel_data_valid;
  output [4:0]D;
  output [4:0]\currentRbuff_reg[0]_0 ;
  output [5:0]\currentRbuff_reg[0]_1 ;
  output [5:0]\currentRbuff_reg[0]_2 ;
  output [4:0]\currentRbuff_reg[0]_3 ;
  output [4:0]\currentRbuff_reg[0]_4 ;
  output [4:0]\currentRbuff_reg[1]_0 ;
  output [5:0]\currentRbuff_reg[1]_1 ;
  output [4:0]\currentRbuff_reg[1]_2 ;
  output [4:0]\currentRbuff_reg[1]_3 ;
  output [4:0]\currentRbuff_reg[1]_4 ;
  output [4:0]\currentRbuff_reg[1]_5 ;
  output [5:0]\currentRbuff_reg[1]_6 ;
  output [5:0]\currentRbuff_reg[1]_7 ;
  output [5:0]\currentRbuff_reg[1]_8 ;
  output [4:0]\currentRbuff_reg[1]_9 ;
  output [4:0]\currentRbuff_reg[1]_10 ;
  output [4:0]\currentRbuff_reg[1]_11 ;
  output [4:0]\currentRbuff_reg[1]_12 ;
  output [4:0]\currentRbuff_reg[1]_13 ;
  output [4:0]\currentRbuff_reg[1]_14 ;
  output [5:0]\currentRbuff_reg[1]_15 ;
  output [5:0]\currentRbuff_reg[1]_16 ;
  output [5:0]\currentRbuff_reg[1]_17 ;
  output [4:0]\currentRbuff_reg[1]_18 ;
  output [4:0]\currentRbuff_reg[1]_19 ;
  output [4:0]\currentRbuff_reg[1]_20 ;
  input someport;
  input i_clk;
  input [11:0]pixel_in;
  input i_data_valid;

  wire [4:0]D;
  wire buf1_n_11;
  wire buf1_n_12;
  wire buf1_n_13;
  wire buf1_n_14;
  wire buf1_n_21;
  wire buf1_n_28;
  wire buf1_n_29;
  wire buf1_n_30;
  wire buf1_n_31;
  wire buf1_n_32;
  wire buf1_n_38;
  wire buf1_n_44;
  wire buf1_n_45;
  wire buf1_n_46;
  wire buf1_n_47;
  wire buf1_n_48;
  wire buf1_n_49;
  wire buf1_n_5;
  wire buf1_n_50;
  wire buf1_n_51;
  wire buf1_n_52;
  wire buf1_n_53;
  wire buf1_n_54;
  wire buf1_n_55;
  wire buf1_n_56;
  wire buf1_n_57;
  wire buf1_n_58;
  wire buf1_n_59;
  wire buf1_n_60;
  wire buf1_n_61;
  wire buf1_n_62;
  wire buf1_n_63;
  wire buf1_n_64;
  wire buf1_n_65;
  wire buf1_n_66;
  wire buf1_n_67;
  wire buf1_n_68;
  wire buf1_n_69;
  wire buf1_n_70;
  wire buf1_n_71;
  wire buf1_n_72;
  wire buf1_n_73;
  wire buf1_n_74;
  wire buf1_n_75;
  wire buf1_n_76;
  wire buf1_n_77;
  wire buf1_n_78;
  wire buf1_n_79;
  wire buf2_n_0;
  wire buf2_n_1;
  wire buf2_n_10;
  wire buf2_n_11;
  wire buf2_n_12;
  wire buf2_n_13;
  wire buf2_n_14;
  wire buf2_n_15;
  wire buf2_n_16;
  wire buf2_n_17;
  wire buf2_n_18;
  wire buf2_n_19;
  wire buf2_n_2;
  wire buf2_n_20;
  wire buf2_n_21;
  wire buf2_n_22;
  wire buf2_n_23;
  wire buf2_n_24;
  wire buf2_n_25;
  wire buf2_n_26;
  wire buf2_n_27;
  wire buf2_n_28;
  wire buf2_n_29;
  wire buf2_n_3;
  wire buf2_n_30;
  wire buf2_n_31;
  wire buf2_n_32;
  wire buf2_n_33;
  wire buf2_n_34;
  wire buf2_n_35;
  wire buf2_n_36;
  wire buf2_n_37;
  wire buf2_n_38;
  wire buf2_n_39;
  wire buf2_n_4;
  wire buf2_n_40;
  wire buf2_n_41;
  wire buf2_n_42;
  wire buf2_n_43;
  wire buf2_n_44;
  wire buf2_n_45;
  wire buf2_n_46;
  wire buf2_n_47;
  wire buf2_n_5;
  wire buf2_n_6;
  wire buf2_n_7;
  wire buf2_n_8;
  wire buf2_n_9;
  wire buf3_n_0;
  wire buf3_n_1;
  wire buf3_n_10;
  wire buf3_n_11;
  wire buf3_n_12;
  wire buf3_n_13;
  wire buf3_n_14;
  wire buf3_n_15;
  wire buf3_n_16;
  wire buf3_n_17;
  wire buf3_n_18;
  wire buf3_n_19;
  wire buf3_n_2;
  wire buf3_n_20;
  wire buf3_n_21;
  wire buf3_n_22;
  wire buf3_n_23;
  wire buf3_n_24;
  wire buf3_n_25;
  wire buf3_n_26;
  wire buf3_n_27;
  wire buf3_n_28;
  wire buf3_n_29;
  wire buf3_n_3;
  wire buf3_n_30;
  wire buf3_n_31;
  wire buf3_n_32;
  wire buf3_n_33;
  wire buf3_n_34;
  wire buf3_n_35;
  wire buf3_n_36;
  wire buf3_n_37;
  wire buf3_n_38;
  wire buf3_n_39;
  wire buf3_n_4;
  wire buf3_n_40;
  wire buf3_n_41;
  wire buf3_n_42;
  wire buf3_n_43;
  wire buf3_n_44;
  wire buf3_n_45;
  wire buf3_n_46;
  wire buf3_n_47;
  wire buf3_n_5;
  wire buf3_n_6;
  wire buf3_n_7;
  wire buf3_n_8;
  wire buf3_n_9;
  wire [1:0]currentRbuff;
  wire \currentRbuff[0]_i_1_n_0 ;
  wire \currentRbuff[1]_i_1_n_0 ;
  wire [4:0]\currentRbuff_reg[0]_0 ;
  wire [5:0]\currentRbuff_reg[0]_1 ;
  wire [5:0]\currentRbuff_reg[0]_2 ;
  wire [4:0]\currentRbuff_reg[0]_3 ;
  wire [4:0]\currentRbuff_reg[0]_4 ;
  wire [4:0]\currentRbuff_reg[1]_0 ;
  wire [5:0]\currentRbuff_reg[1]_1 ;
  wire [4:0]\currentRbuff_reg[1]_10 ;
  wire [4:0]\currentRbuff_reg[1]_11 ;
  wire [4:0]\currentRbuff_reg[1]_12 ;
  wire [4:0]\currentRbuff_reg[1]_13 ;
  wire [4:0]\currentRbuff_reg[1]_14 ;
  wire [5:0]\currentRbuff_reg[1]_15 ;
  wire [5:0]\currentRbuff_reg[1]_16 ;
  wire [5:0]\currentRbuff_reg[1]_17 ;
  wire [4:0]\currentRbuff_reg[1]_18 ;
  wire [4:0]\currentRbuff_reg[1]_19 ;
  wire [4:0]\currentRbuff_reg[1]_2 ;
  wire [4:0]\currentRbuff_reg[1]_20 ;
  wire [4:0]\currentRbuff_reg[1]_3 ;
  wire [4:0]\currentRbuff_reg[1]_4 ;
  wire [4:0]\currentRbuff_reg[1]_5 ;
  wire [5:0]\currentRbuff_reg[1]_6 ;
  wire [5:0]\currentRbuff_reg[1]_7 ;
  wire [5:0]\currentRbuff_reg[1]_8 ;
  wire [4:0]\currentRbuff_reg[1]_9 ;
  wire [1:0]currentWbuff;
  wire \currentWbuff[0]_i_1_n_0 ;
  wire \currentWbuff[1]_i_1_n_0 ;
  wire i_clk;
  wire i_data_valid;
  wire [15:0]o_data0;
  wire [15:0]o_data01_out;
  wire [15:0]o_data03_out;
  wire [9:0]p_0_in;
  wire [9:0]p_0_in__0;
  wire pix_count0;
  wire pix_count03_out;
  wire \pix_count[9]_i_1_n_0 ;
  wire \pix_count[9]_i_4_n_0 ;
  wire [9:0]pix_count_reg__0;
  wire pixel_data_valid;
  wire [11:0]pixel_in;
  wire read_count0;
  wire read_count01_out;
  wire \read_count[9]_i_1_n_0 ;
  wire \read_count[9]_i_4_n_0 ;
  wire [9:0]read_count_reg__0;
  wire read_linebuff_i_1_n_0;
  wire read_linebuff_i_2_n_0;
  wire read_linebuff_i_3_n_0;
  wire someport;
  wire \totalPixelCount[0]_i_10_n_0 ;
  wire \totalPixelCount[0]_i_1_n_0 ;
  wire \totalPixelCount[0]_i_3_n_0 ;
  wire \totalPixelCount[0]_i_4_n_0 ;
  wire \totalPixelCount[0]_i_5_n_0 ;
  wire \totalPixelCount[0]_i_6_n_0 ;
  wire \totalPixelCount[0]_i_7_n_0 ;
  wire \totalPixelCount[0]_i_8_n_0 ;
  wire \totalPixelCount[0]_i_9_n_0 ;
  wire \totalPixelCount[4]_i_2_n_0 ;
  wire \totalPixelCount[4]_i_3_n_0 ;
  wire \totalPixelCount[4]_i_4_n_0 ;
  wire \totalPixelCount[4]_i_5_n_0 ;
  wire \totalPixelCount[4]_i_6_n_0 ;
  wire \totalPixelCount[4]_i_7_n_0 ;
  wire \totalPixelCount[4]_i_8_n_0 ;
  wire \totalPixelCount[4]_i_9_n_0 ;
  wire \totalPixelCount[8]_i_2_n_0 ;
  wire \totalPixelCount[8]_i_3_n_0 ;
  wire \totalPixelCount[8]_i_4_n_0 ;
  wire \totalPixelCount[8]_i_5_n_0 ;
  wire \totalPixelCount[8]_i_6_n_0 ;
  wire \totalPixelCount[8]_i_7_n_0 ;
  wire \totalPixelCount[8]_i_8_n_0 ;
  wire [11:7]totalPixelCount_reg;
  wire \totalPixelCount_reg[0]_i_2_n_0 ;
  wire \totalPixelCount_reg[0]_i_2_n_1 ;
  wire \totalPixelCount_reg[0]_i_2_n_2 ;
  wire \totalPixelCount_reg[0]_i_2_n_3 ;
  wire \totalPixelCount_reg[0]_i_2_n_4 ;
  wire \totalPixelCount_reg[0]_i_2_n_5 ;
  wire \totalPixelCount_reg[0]_i_2_n_6 ;
  wire \totalPixelCount_reg[0]_i_2_n_7 ;
  wire \totalPixelCount_reg[4]_i_1_n_0 ;
  wire \totalPixelCount_reg[4]_i_1_n_1 ;
  wire \totalPixelCount_reg[4]_i_1_n_2 ;
  wire \totalPixelCount_reg[4]_i_1_n_3 ;
  wire \totalPixelCount_reg[4]_i_1_n_4 ;
  wire \totalPixelCount_reg[4]_i_1_n_5 ;
  wire \totalPixelCount_reg[4]_i_1_n_6 ;
  wire \totalPixelCount_reg[4]_i_1_n_7 ;
  wire \totalPixelCount_reg[8]_i_1_n_1 ;
  wire \totalPixelCount_reg[8]_i_1_n_2 ;
  wire \totalPixelCount_reg[8]_i_1_n_3 ;
  wire \totalPixelCount_reg[8]_i_1_n_4 ;
  wire \totalPixelCount_reg[8]_i_1_n_5 ;
  wire \totalPixelCount_reg[8]_i_1_n_6 ;
  wire \totalPixelCount_reg[8]_i_1_n_7 ;
  wire \totalPixelCount_reg_n_0_[0] ;
  wire \totalPixelCount_reg_n_0_[1] ;
  wire \totalPixelCount_reg_n_0_[2] ;
  wire \totalPixelCount_reg_n_0_[3] ;
  wire \totalPixelCount_reg_n_0_[4] ;
  wire \totalPixelCount_reg_n_0_[5] ;
  wire \totalPixelCount_reg_n_0_[6] ;
  wire [3:3]\NLW_totalPixelCount_reg[8]_i_1_CO_UNCONNECTED ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer buf0
       (.currentRbuff(currentRbuff),
        .currentWbuff(currentWbuff),
        .i_clk(i_clk),
        .i_data_valid(i_data_valid),
        .o_data0(o_data0),
        .o_data01_out(o_data01_out),
        .o_data03_out(o_data03_out),
        .pixel_in(pixel_in),
        .\rdPntr_reg[0]_rep__1_0 (pixel_data_valid),
        .someport(someport));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_0 buf1
       (.D(D),
        .currentRbuff(currentRbuff),
        .\currentRbuff_reg[0] (\currentRbuff_reg[0]_0 ),
        .\currentRbuff_reg[0]_0 (\currentRbuff_reg[0]_1 ),
        .\currentRbuff_reg[0]_1 (\currentRbuff_reg[0]_2 ),
        .\currentRbuff_reg[0]_2 (\currentRbuff_reg[0]_3 ),
        .\currentRbuff_reg[0]_3 (\currentRbuff_reg[0]_4 ),
        .currentWbuff(currentWbuff),
        .i_clk(i_clk),
        .i_data_valid(i_data_valid),
        .\mult_reg[0][6][0] (buf3_n_11),
        .\mult_reg[0][6][0]_0 (buf2_n_11),
        .\mult_reg[0][6][1] (buf3_n_12),
        .\mult_reg[0][6][1]_0 (buf2_n_12),
        .\mult_reg[0][6][2] (buf3_n_13),
        .\mult_reg[0][6][2]_0 (buf2_n_13),
        .\mult_reg[0][6][3] (buf3_n_14),
        .\mult_reg[0][6][3]_0 (buf2_n_14),
        .\mult_reg[0][6][4] (buf3_n_15),
        .\mult_reg[0][6][4]_0 (buf2_n_15),
        .\mult_reg[1][6][0] (buf3_n_5),
        .\mult_reg[1][6][0]_0 (buf2_n_5),
        .\mult_reg[1][6][1] (buf3_n_6),
        .\mult_reg[1][6][1]_0 (buf2_n_6),
        .\mult_reg[1][6][2] (buf3_n_7),
        .\mult_reg[1][6][2]_0 (buf2_n_7),
        .\mult_reg[1][6][3] (buf3_n_8),
        .\mult_reg[1][6][3]_0 (buf2_n_8),
        .\mult_reg[1][6][4] (buf3_n_9),
        .\mult_reg[1][6][4]_0 (buf2_n_9),
        .\mult_reg[1][6][5] (buf3_n_10),
        .\mult_reg[1][6][5]_0 (buf2_n_10),
        .\mult_reg[2][6][0] (buf3_n_0),
        .\mult_reg[2][6][0]_0 (buf2_n_0),
        .\mult_reg[2][6][1] (buf3_n_1),
        .\mult_reg[2][6][1]_0 (buf2_n_1),
        .\mult_reg[2][6][2] (buf3_n_2),
        .\mult_reg[2][6][2]_0 (buf2_n_2),
        .\mult_reg[2][6][3] (buf3_n_3),
        .\mult_reg[2][6][3]_0 (buf2_n_3),
        .\mult_reg[2][6][4] (buf3_n_4),
        .\mult_reg[2][6][4]_0 (buf2_n_4),
        .o_data0(o_data0),
        .pixel_in(pixel_in),
        .\rdPntr_reg[0]_rep__0_0 (buf1_n_48),
        .\rdPntr_reg[0]_rep__0_1 (buf1_n_49),
        .\rdPntr_reg[0]_rep__0_10 (buf1_n_58),
        .\rdPntr_reg[0]_rep__0_11 (buf1_n_59),
        .\rdPntr_reg[0]_rep__0_12 (buf1_n_60),
        .\rdPntr_reg[0]_rep__0_13 (buf1_n_61),
        .\rdPntr_reg[0]_rep__0_14 (buf1_n_62),
        .\rdPntr_reg[0]_rep__0_15 (buf1_n_63),
        .\rdPntr_reg[0]_rep__0_2 (buf1_n_50),
        .\rdPntr_reg[0]_rep__0_3 (buf1_n_51),
        .\rdPntr_reg[0]_rep__0_4 (buf1_n_52),
        .\rdPntr_reg[0]_rep__0_5 (buf1_n_53),
        .\rdPntr_reg[0]_rep__0_6 (buf1_n_54),
        .\rdPntr_reg[0]_rep__0_7 (buf1_n_55),
        .\rdPntr_reg[0]_rep__0_8 (buf1_n_56),
        .\rdPntr_reg[0]_rep__0_9 (buf1_n_57),
        .\rdPntr_reg[0]_rep__1_0 (pixel_data_valid),
        .\rdPntr_reg[8]_0 (buf1_n_64),
        .\rdPntr_reg[8]_1 (buf1_n_65),
        .\rdPntr_reg[8]_10 (buf1_n_74),
        .\rdPntr_reg[8]_11 (buf1_n_75),
        .\rdPntr_reg[8]_12 (buf1_n_76),
        .\rdPntr_reg[8]_13 (buf1_n_77),
        .\rdPntr_reg[8]_14 (buf1_n_78),
        .\rdPntr_reg[8]_15 (buf1_n_79),
        .\rdPntr_reg[8]_2 (buf1_n_66),
        .\rdPntr_reg[8]_3 (buf1_n_67),
        .\rdPntr_reg[8]_4 (buf1_n_68),
        .\rdPntr_reg[8]_5 (buf1_n_69),
        .\rdPntr_reg[8]_6 (buf1_n_70),
        .\rdPntr_reg[8]_7 (buf1_n_71),
        .\rdPntr_reg[8]_8 (buf1_n_72),
        .\rdPntr_reg[8]_9 (buf1_n_73),
        .\rdPntr_reg[9]_0 (buf1_n_5),
        .\rdPntr_reg[9]_1 (buf1_n_11),
        .\rdPntr_reg[9]_10 (buf1_n_32),
        .\rdPntr_reg[9]_11 (buf1_n_38),
        .\rdPntr_reg[9]_12 (buf1_n_44),
        .\rdPntr_reg[9]_13 (buf1_n_45),
        .\rdPntr_reg[9]_14 (buf1_n_46),
        .\rdPntr_reg[9]_15 (buf1_n_47),
        .\rdPntr_reg[9]_2 (buf1_n_12),
        .\rdPntr_reg[9]_3 (buf1_n_13),
        .\rdPntr_reg[9]_4 (buf1_n_14),
        .\rdPntr_reg[9]_5 (buf1_n_21),
        .\rdPntr_reg[9]_6 (buf1_n_28),
        .\rdPntr_reg[9]_7 (buf1_n_29),
        .\rdPntr_reg[9]_8 (buf1_n_30),
        .\rdPntr_reg[9]_9 (buf1_n_31),
        .someport(someport));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_1 buf2
       (.currentRbuff(currentRbuff),
        .currentWbuff(currentWbuff),
        .i_clk(i_clk),
        .i_data_valid(i_data_valid),
        .pixel_in(pixel_in),
        .\rdPntr_reg[0]_rep__0_0 (buf2_n_16),
        .\rdPntr_reg[0]_rep__0_1 (buf2_n_17),
        .\rdPntr_reg[0]_rep__0_10 (buf2_n_26),
        .\rdPntr_reg[0]_rep__0_11 (buf2_n_27),
        .\rdPntr_reg[0]_rep__0_12 (buf2_n_28),
        .\rdPntr_reg[0]_rep__0_13 (buf2_n_29),
        .\rdPntr_reg[0]_rep__0_14 (buf2_n_30),
        .\rdPntr_reg[0]_rep__0_15 (buf2_n_31),
        .\rdPntr_reg[0]_rep__0_2 (buf2_n_18),
        .\rdPntr_reg[0]_rep__0_3 (buf2_n_19),
        .\rdPntr_reg[0]_rep__0_4 (buf2_n_20),
        .\rdPntr_reg[0]_rep__0_5 (buf2_n_21),
        .\rdPntr_reg[0]_rep__0_6 (buf2_n_22),
        .\rdPntr_reg[0]_rep__0_7 (buf2_n_23),
        .\rdPntr_reg[0]_rep__0_8 (buf2_n_24),
        .\rdPntr_reg[0]_rep__0_9 (buf2_n_25),
        .\rdPntr_reg[0]_rep__1_0 (pixel_data_valid),
        .\rdPntr_reg[8]_0 (buf2_n_32),
        .\rdPntr_reg[8]_1 (buf2_n_33),
        .\rdPntr_reg[8]_10 (buf2_n_42),
        .\rdPntr_reg[8]_11 (buf2_n_43),
        .\rdPntr_reg[8]_12 (buf2_n_44),
        .\rdPntr_reg[8]_13 (buf2_n_45),
        .\rdPntr_reg[8]_14 (buf2_n_46),
        .\rdPntr_reg[8]_15 (buf2_n_47),
        .\rdPntr_reg[8]_2 (buf2_n_34),
        .\rdPntr_reg[8]_3 (buf2_n_35),
        .\rdPntr_reg[8]_4 (buf2_n_36),
        .\rdPntr_reg[8]_5 (buf2_n_37),
        .\rdPntr_reg[8]_6 (buf2_n_38),
        .\rdPntr_reg[8]_7 (buf2_n_39),
        .\rdPntr_reg[8]_8 (buf2_n_40),
        .\rdPntr_reg[8]_9 (buf2_n_41),
        .\rdPntr_reg[9]_0 (buf2_n_0),
        .\rdPntr_reg[9]_1 (buf2_n_1),
        .\rdPntr_reg[9]_10 (buf2_n_10),
        .\rdPntr_reg[9]_11 (buf2_n_11),
        .\rdPntr_reg[9]_12 (buf2_n_12),
        .\rdPntr_reg[9]_13 (buf2_n_13),
        .\rdPntr_reg[9]_14 (buf2_n_14),
        .\rdPntr_reg[9]_15 (buf2_n_15),
        .\rdPntr_reg[9]_2 (buf2_n_2),
        .\rdPntr_reg[9]_3 (buf2_n_3),
        .\rdPntr_reg[9]_4 (buf2_n_4),
        .\rdPntr_reg[9]_5 (buf2_n_5),
        .\rdPntr_reg[9]_6 (buf2_n_6),
        .\rdPntr_reg[9]_7 (buf2_n_7),
        .\rdPntr_reg[9]_8 (buf2_n_8),
        .\rdPntr_reg[9]_9 (buf2_n_9),
        .someport(someport));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_2 buf3
       (.currentRbuff(currentRbuff),
        .currentWbuff(currentWbuff),
        .i_clk(i_clk),
        .i_data_valid(i_data_valid),
        .pixel_in(pixel_in),
        .\rdPntr_reg[0]_rep__0_0 (buf3_n_16),
        .\rdPntr_reg[0]_rep__0_1 (buf3_n_17),
        .\rdPntr_reg[0]_rep__0_10 (buf3_n_26),
        .\rdPntr_reg[0]_rep__0_11 (buf3_n_27),
        .\rdPntr_reg[0]_rep__0_12 (buf3_n_28),
        .\rdPntr_reg[0]_rep__0_13 (buf3_n_29),
        .\rdPntr_reg[0]_rep__0_14 (buf3_n_30),
        .\rdPntr_reg[0]_rep__0_15 (buf3_n_31),
        .\rdPntr_reg[0]_rep__0_2 (buf3_n_18),
        .\rdPntr_reg[0]_rep__0_3 (buf3_n_19),
        .\rdPntr_reg[0]_rep__0_4 (buf3_n_20),
        .\rdPntr_reg[0]_rep__0_5 (buf3_n_21),
        .\rdPntr_reg[0]_rep__0_6 (buf3_n_22),
        .\rdPntr_reg[0]_rep__0_7 (buf3_n_23),
        .\rdPntr_reg[0]_rep__0_8 (buf3_n_24),
        .\rdPntr_reg[0]_rep__0_9 (buf3_n_25),
        .\rdPntr_reg[0]_rep__1_0 (pixel_data_valid),
        .\rdPntr_reg[8]_0 (buf3_n_32),
        .\rdPntr_reg[8]_1 (buf3_n_33),
        .\rdPntr_reg[8]_10 (buf3_n_42),
        .\rdPntr_reg[8]_11 (buf3_n_43),
        .\rdPntr_reg[8]_12 (buf3_n_44),
        .\rdPntr_reg[8]_13 (buf3_n_45),
        .\rdPntr_reg[8]_14 (buf3_n_46),
        .\rdPntr_reg[8]_15 (buf3_n_47),
        .\rdPntr_reg[8]_2 (buf3_n_34),
        .\rdPntr_reg[8]_3 (buf3_n_35),
        .\rdPntr_reg[8]_4 (buf3_n_36),
        .\rdPntr_reg[8]_5 (buf3_n_37),
        .\rdPntr_reg[8]_6 (buf3_n_38),
        .\rdPntr_reg[8]_7 (buf3_n_39),
        .\rdPntr_reg[8]_8 (buf3_n_40),
        .\rdPntr_reg[8]_9 (buf3_n_41),
        .\rdPntr_reg[9]_0 (buf3_n_0),
        .\rdPntr_reg[9]_1 (buf3_n_1),
        .\rdPntr_reg[9]_10 (buf3_n_10),
        .\rdPntr_reg[9]_11 (buf3_n_11),
        .\rdPntr_reg[9]_12 (buf3_n_12),
        .\rdPntr_reg[9]_13 (buf3_n_13),
        .\rdPntr_reg[9]_14 (buf3_n_14),
        .\rdPntr_reg[9]_15 (buf3_n_15),
        .\rdPntr_reg[9]_2 (buf3_n_2),
        .\rdPntr_reg[9]_3 (buf3_n_3),
        .\rdPntr_reg[9]_4 (buf3_n_4),
        .\rdPntr_reg[9]_5 (buf3_n_5),
        .\rdPntr_reg[9]_6 (buf3_n_6),
        .\rdPntr_reg[9]_7 (buf3_n_7),
        .\rdPntr_reg[9]_8 (buf3_n_8),
        .\rdPntr_reg[9]_9 (buf3_n_9),
        .someport(someport));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \currentRbuff[0]_i_1 
       (.I0(read_count0),
        .I1(currentRbuff[0]),
        .O(\currentRbuff[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \currentRbuff[1]_i_1 
       (.I0(currentRbuff[0]),
        .I1(read_count0),
        .I2(currentRbuff[1]),
        .O(\currentRbuff[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \currentRbuff[1]_i_2 
       (.I0(pixel_data_valid),
        .I1(read_count_reg__0[8]),
        .I2(read_count_reg__0[9]),
        .I3(read_count_reg__0[6]),
        .I4(\read_count[9]_i_4_n_0 ),
        .I5(read_count_reg__0[7]),
        .O(read_count0));
  FDRE \currentRbuff_reg[0] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\currentRbuff[0]_i_1_n_0 ),
        .Q(currentRbuff[0]),
        .R(someport));
  FDRE \currentRbuff_reg[1] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\currentRbuff[1]_i_1_n_0 ),
        .Q(currentRbuff[1]),
        .R(someport));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \currentWbuff[0]_i_1 
       (.I0(pix_count0),
        .I1(currentWbuff[0]),
        .O(\currentWbuff[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \currentWbuff[1]_i_1 
       (.I0(currentWbuff[0]),
        .I1(pix_count0),
        .I2(currentWbuff[1]),
        .O(\currentWbuff[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \currentWbuff[1]_i_2 
       (.I0(i_data_valid),
        .I1(pix_count_reg__0[8]),
        .I2(pix_count_reg__0[9]),
        .I3(pix_count_reg__0[6]),
        .I4(\pix_count[9]_i_4_n_0 ),
        .I5(pix_count_reg__0[7]),
        .O(pix_count0));
  FDRE \currentWbuff_reg[0] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\currentWbuff[0]_i_1_n_0 ),
        .Q(currentWbuff[0]),
        .R(someport));
  FDRE \currentWbuff_reg[1] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\currentWbuff[1]_i_1_n_0 ),
        .Q(currentWbuff[1]),
        .R(someport));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][1][1]_i_1 
       (.I0(buf1_n_59),
        .I1(o_data01_out[11]),
        .I2(currentRbuff[1]),
        .I3(buf3_n_27),
        .I4(currentRbuff[0]),
        .I5(buf2_n_27),
        .O(\currentRbuff_reg[1]_11 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][1][2]_i_1 
       (.I0(buf1_n_60),
        .I1(o_data01_out[12]),
        .I2(currentRbuff[1]),
        .I3(buf3_n_28),
        .I4(currentRbuff[0]),
        .I5(buf2_n_28),
        .O(\currentRbuff_reg[1]_11 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][1][3]_i_1 
       (.I0(buf1_n_61),
        .I1(o_data01_out[13]),
        .I2(currentRbuff[1]),
        .I3(buf3_n_29),
        .I4(currentRbuff[0]),
        .I5(buf2_n_29),
        .O(\currentRbuff_reg[1]_11 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][1][4]_i_1 
       (.I0(buf1_n_62),
        .I1(o_data01_out[14]),
        .I2(currentRbuff[1]),
        .I3(buf3_n_30),
        .I4(currentRbuff[0]),
        .I5(buf2_n_30),
        .O(\currentRbuff_reg[1]_11 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][1][5]_i_1 
       (.I0(buf1_n_63),
        .I1(o_data01_out[15]),
        .I2(currentRbuff[1]),
        .I3(buf3_n_31),
        .I4(currentRbuff[0]),
        .I5(buf2_n_31),
        .O(\currentRbuff_reg[1]_11 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][2][0]_i_1 
       (.I0(buf1_n_75),
        .I1(o_data03_out[11]),
        .I2(currentRbuff[1]),
        .I3(buf3_n_43),
        .I4(currentRbuff[0]),
        .I5(buf2_n_43),
        .O(\currentRbuff_reg[1]_20 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][2][1]_i_1 
       (.I0(buf1_n_76),
        .I1(o_data03_out[12]),
        .I2(currentRbuff[1]),
        .I3(buf3_n_44),
        .I4(currentRbuff[0]),
        .I5(buf2_n_44),
        .O(\currentRbuff_reg[1]_20 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][2][2]_i_1 
       (.I0(buf1_n_77),
        .I1(o_data03_out[13]),
        .I2(currentRbuff[1]),
        .I3(buf3_n_45),
        .I4(currentRbuff[0]),
        .I5(buf2_n_45),
        .O(\currentRbuff_reg[1]_20 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][2][3]_i_1 
       (.I0(buf1_n_78),
        .I1(o_data03_out[14]),
        .I2(currentRbuff[1]),
        .I3(buf3_n_46),
        .I4(currentRbuff[0]),
        .I5(buf2_n_46),
        .O(\currentRbuff_reg[1]_20 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][2][4]_i_1 
       (.I0(buf1_n_79),
        .I1(o_data03_out[15]),
        .I2(currentRbuff[1]),
        .I3(buf3_n_47),
        .I4(currentRbuff[0]),
        .I5(buf2_n_47),
        .O(\currentRbuff_reg[1]_20 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][1]_i_1 
       (.I0(o_data0[11]),
        .I1(buf3_n_11),
        .I2(currentRbuff[1]),
        .I3(buf2_n_11),
        .I4(currentRbuff[0]),
        .I5(buf1_n_38),
        .O(\currentRbuff_reg[1]_2 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][2]_i_1 
       (.I0(o_data0[12]),
        .I1(buf3_n_12),
        .I2(currentRbuff[1]),
        .I3(buf2_n_12),
        .I4(currentRbuff[0]),
        .I5(buf1_n_44),
        .O(\currentRbuff_reg[1]_2 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][3]_i_1 
       (.I0(o_data0[13]),
        .I1(buf3_n_13),
        .I2(currentRbuff[1]),
        .I3(buf2_n_13),
        .I4(currentRbuff[0]),
        .I5(buf1_n_45),
        .O(\currentRbuff_reg[1]_2 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][4]_i_1 
       (.I0(o_data0[14]),
        .I1(buf3_n_14),
        .I2(currentRbuff[1]),
        .I3(buf2_n_14),
        .I4(currentRbuff[0]),
        .I5(buf1_n_46),
        .O(\currentRbuff_reg[1]_2 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][5]_i_1 
       (.I0(o_data0[15]),
        .I1(buf3_n_15),
        .I2(currentRbuff[1]),
        .I3(buf2_n_15),
        .I4(currentRbuff[0]),
        .I5(buf1_n_47),
        .O(\currentRbuff_reg[1]_2 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][4][2]_i_1 
       (.I0(o_data01_out[11]),
        .I1(buf3_n_27),
        .I2(currentRbuff[1]),
        .I3(buf2_n_27),
        .I4(currentRbuff[0]),
        .I5(buf1_n_59),
        .O(\currentRbuff_reg[1]_9 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][4][3]_i_1 
       (.I0(o_data01_out[12]),
        .I1(buf3_n_28),
        .I2(currentRbuff[1]),
        .I3(buf2_n_28),
        .I4(currentRbuff[0]),
        .I5(buf1_n_60),
        .O(\currentRbuff_reg[1]_9 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][4][4]_i_1 
       (.I0(o_data01_out[13]),
        .I1(buf3_n_29),
        .I2(currentRbuff[1]),
        .I3(buf2_n_29),
        .I4(currentRbuff[0]),
        .I5(buf1_n_61),
        .O(\currentRbuff_reg[1]_9 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][4][5]_i_1 
       (.I0(o_data01_out[14]),
        .I1(buf3_n_30),
        .I2(currentRbuff[1]),
        .I3(buf2_n_30),
        .I4(currentRbuff[0]),
        .I5(buf1_n_62),
        .O(\currentRbuff_reg[1]_9 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][4][6]_i_1 
       (.I0(o_data01_out[15]),
        .I1(buf3_n_31),
        .I2(currentRbuff[1]),
        .I3(buf2_n_31),
        .I4(currentRbuff[0]),
        .I5(buf1_n_63),
        .O(\currentRbuff_reg[1]_9 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][5][1]_i_1 
       (.I0(o_data03_out[11]),
        .I1(buf3_n_43),
        .I2(currentRbuff[1]),
        .I3(buf2_n_43),
        .I4(currentRbuff[0]),
        .I5(buf1_n_75),
        .O(\currentRbuff_reg[1]_18 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][5][2]_i_1 
       (.I0(o_data03_out[12]),
        .I1(buf3_n_44),
        .I2(currentRbuff[1]),
        .I3(buf2_n_44),
        .I4(currentRbuff[0]),
        .I5(buf1_n_76),
        .O(\currentRbuff_reg[1]_18 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][5][3]_i_1 
       (.I0(o_data03_out[13]),
        .I1(buf3_n_45),
        .I2(currentRbuff[1]),
        .I3(buf2_n_45),
        .I4(currentRbuff[0]),
        .I5(buf1_n_77),
        .O(\currentRbuff_reg[1]_18 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][5][4]_i_1 
       (.I0(o_data03_out[14]),
        .I1(buf3_n_46),
        .I2(currentRbuff[1]),
        .I3(buf2_n_46),
        .I4(currentRbuff[0]),
        .I5(buf1_n_78),
        .O(\currentRbuff_reg[1]_18 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][5][5]_i_1 
       (.I0(o_data03_out[15]),
        .I1(buf3_n_47),
        .I2(currentRbuff[1]),
        .I3(buf2_n_47),
        .I4(currentRbuff[0]),
        .I5(buf1_n_79),
        .O(\currentRbuff_reg[1]_18 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][7][1]_i_1 
       (.I0(buf3_n_27),
        .I1(buf2_n_27),
        .I2(currentRbuff[1]),
        .I3(buf1_n_59),
        .I4(currentRbuff[0]),
        .I5(o_data01_out[11]),
        .O(\currentRbuff_reg[1]_10 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][7][2]_i_1 
       (.I0(buf3_n_28),
        .I1(buf2_n_28),
        .I2(currentRbuff[1]),
        .I3(buf1_n_60),
        .I4(currentRbuff[0]),
        .I5(o_data01_out[12]),
        .O(\currentRbuff_reg[1]_10 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][7][3]_i_1 
       (.I0(buf3_n_29),
        .I1(buf2_n_29),
        .I2(currentRbuff[1]),
        .I3(buf1_n_61),
        .I4(currentRbuff[0]),
        .I5(o_data01_out[13]),
        .O(\currentRbuff_reg[1]_10 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][7][4]_i_1 
       (.I0(buf3_n_30),
        .I1(buf2_n_30),
        .I2(currentRbuff[1]),
        .I3(buf1_n_62),
        .I4(currentRbuff[0]),
        .I5(o_data01_out[14]),
        .O(\currentRbuff_reg[1]_10 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][7][5]_i_1 
       (.I0(buf3_n_31),
        .I1(buf2_n_31),
        .I2(currentRbuff[1]),
        .I3(buf1_n_63),
        .I4(currentRbuff[0]),
        .I5(o_data01_out[15]),
        .O(\currentRbuff_reg[1]_10 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][8][0]_i_1 
       (.I0(buf3_n_43),
        .I1(buf2_n_43),
        .I2(currentRbuff[1]),
        .I3(buf1_n_75),
        .I4(currentRbuff[0]),
        .I5(o_data03_out[11]),
        .O(\currentRbuff_reg[1]_19 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][8][1]_i_1 
       (.I0(buf3_n_44),
        .I1(buf2_n_44),
        .I2(currentRbuff[1]),
        .I3(buf1_n_76),
        .I4(currentRbuff[0]),
        .I5(o_data03_out[12]),
        .O(\currentRbuff_reg[1]_19 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][8][2]_i_1 
       (.I0(buf3_n_45),
        .I1(buf2_n_45),
        .I2(currentRbuff[1]),
        .I3(buf1_n_77),
        .I4(currentRbuff[0]),
        .I5(o_data03_out[13]),
        .O(\currentRbuff_reg[1]_19 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][8][3]_i_1 
       (.I0(buf3_n_46),
        .I1(buf2_n_46),
        .I2(currentRbuff[1]),
        .I3(buf1_n_78),
        .I4(currentRbuff[0]),
        .I5(o_data03_out[14]),
        .O(\currentRbuff_reg[1]_19 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][8][4]_i_1 
       (.I0(buf3_n_47),
        .I1(buf2_n_47),
        .I2(currentRbuff[1]),
        .I3(buf1_n_79),
        .I4(currentRbuff[0]),
        .I5(o_data03_out[15]),
        .O(\currentRbuff_reg[1]_19 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][1][1]_i_1 
       (.I0(buf1_n_53),
        .I1(o_data01_out[5]),
        .I2(currentRbuff[1]),
        .I3(buf3_n_21),
        .I4(currentRbuff[0]),
        .I5(buf2_n_21),
        .O(\currentRbuff_reg[1]_8 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][1][2]_i_1 
       (.I0(buf1_n_54),
        .I1(o_data01_out[6]),
        .I2(currentRbuff[1]),
        .I3(buf3_n_22),
        .I4(currentRbuff[0]),
        .I5(buf2_n_22),
        .O(\currentRbuff_reg[1]_8 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][1][3]_i_1 
       (.I0(buf1_n_55),
        .I1(o_data01_out[7]),
        .I2(currentRbuff[1]),
        .I3(buf3_n_23),
        .I4(currentRbuff[0]),
        .I5(buf2_n_23),
        .O(\currentRbuff_reg[1]_8 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][1][4]_i_1 
       (.I0(buf1_n_56),
        .I1(o_data01_out[8]),
        .I2(currentRbuff[1]),
        .I3(buf3_n_24),
        .I4(currentRbuff[0]),
        .I5(buf2_n_24),
        .O(\currentRbuff_reg[1]_8 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][1][5]_i_1 
       (.I0(buf1_n_57),
        .I1(o_data01_out[9]),
        .I2(currentRbuff[1]),
        .I3(buf3_n_25),
        .I4(currentRbuff[0]),
        .I5(buf2_n_25),
        .O(\currentRbuff_reg[1]_8 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][1][6]_i_1 
       (.I0(buf1_n_58),
        .I1(o_data01_out[10]),
        .I2(currentRbuff[1]),
        .I3(buf3_n_26),
        .I4(currentRbuff[0]),
        .I5(buf2_n_26),
        .O(\currentRbuff_reg[1]_8 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][2][0]_i_1 
       (.I0(buf1_n_69),
        .I1(o_data03_out[5]),
        .I2(currentRbuff[1]),
        .I3(buf3_n_37),
        .I4(currentRbuff[0]),
        .I5(buf2_n_37),
        .O(\currentRbuff_reg[1]_17 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][2][1]_i_1 
       (.I0(buf1_n_70),
        .I1(o_data03_out[6]),
        .I2(currentRbuff[1]),
        .I3(buf3_n_38),
        .I4(currentRbuff[0]),
        .I5(buf2_n_38),
        .O(\currentRbuff_reg[1]_17 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][2][2]_i_1 
       (.I0(buf1_n_71),
        .I1(o_data03_out[7]),
        .I2(currentRbuff[1]),
        .I3(buf3_n_39),
        .I4(currentRbuff[0]),
        .I5(buf2_n_39),
        .O(\currentRbuff_reg[1]_17 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][2][3]_i_1 
       (.I0(buf1_n_72),
        .I1(o_data03_out[8]),
        .I2(currentRbuff[1]),
        .I3(buf3_n_40),
        .I4(currentRbuff[0]),
        .I5(buf2_n_40),
        .O(\currentRbuff_reg[1]_17 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][2][4]_i_1 
       (.I0(buf1_n_73),
        .I1(o_data03_out[9]),
        .I2(currentRbuff[1]),
        .I3(buf3_n_41),
        .I4(currentRbuff[0]),
        .I5(buf2_n_41),
        .O(\currentRbuff_reg[1]_17 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][2][5]_i_1 
       (.I0(buf1_n_74),
        .I1(o_data03_out[10]),
        .I2(currentRbuff[1]),
        .I3(buf3_n_42),
        .I4(currentRbuff[0]),
        .I5(buf2_n_42),
        .O(\currentRbuff_reg[1]_17 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][1]_i_1 
       (.I0(o_data0[5]),
        .I1(buf3_n_5),
        .I2(currentRbuff[1]),
        .I3(buf2_n_5),
        .I4(currentRbuff[0]),
        .I5(buf1_n_21),
        .O(\currentRbuff_reg[1]_1 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][2]_i_1 
       (.I0(o_data0[6]),
        .I1(buf3_n_6),
        .I2(currentRbuff[1]),
        .I3(buf2_n_6),
        .I4(currentRbuff[0]),
        .I5(buf1_n_28),
        .O(\currentRbuff_reg[1]_1 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][3]_i_1 
       (.I0(o_data0[7]),
        .I1(buf3_n_7),
        .I2(currentRbuff[1]),
        .I3(buf2_n_7),
        .I4(currentRbuff[0]),
        .I5(buf1_n_29),
        .O(\currentRbuff_reg[1]_1 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][4]_i_1 
       (.I0(o_data0[8]),
        .I1(buf3_n_8),
        .I2(currentRbuff[1]),
        .I3(buf2_n_8),
        .I4(currentRbuff[0]),
        .I5(buf1_n_30),
        .O(\currentRbuff_reg[1]_1 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][5]_i_1 
       (.I0(o_data0[9]),
        .I1(buf3_n_9),
        .I2(currentRbuff[1]),
        .I3(buf2_n_9),
        .I4(currentRbuff[0]),
        .I5(buf1_n_31),
        .O(\currentRbuff_reg[1]_1 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][6]_i_1 
       (.I0(o_data0[10]),
        .I1(buf3_n_10),
        .I2(currentRbuff[1]),
        .I3(buf2_n_10),
        .I4(currentRbuff[0]),
        .I5(buf1_n_32),
        .O(\currentRbuff_reg[1]_1 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][4][2]_i_1 
       (.I0(o_data01_out[5]),
        .I1(buf3_n_21),
        .I2(currentRbuff[1]),
        .I3(buf2_n_21),
        .I4(currentRbuff[0]),
        .I5(buf1_n_53),
        .O(\currentRbuff_reg[1]_6 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][4][3]_i_1 
       (.I0(o_data01_out[6]),
        .I1(buf3_n_22),
        .I2(currentRbuff[1]),
        .I3(buf2_n_22),
        .I4(currentRbuff[0]),
        .I5(buf1_n_54),
        .O(\currentRbuff_reg[1]_6 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][4][4]_i_1 
       (.I0(o_data01_out[7]),
        .I1(buf3_n_23),
        .I2(currentRbuff[1]),
        .I3(buf2_n_23),
        .I4(currentRbuff[0]),
        .I5(buf1_n_55),
        .O(\currentRbuff_reg[1]_6 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][4][5]_i_1 
       (.I0(o_data01_out[8]),
        .I1(buf3_n_24),
        .I2(currentRbuff[1]),
        .I3(buf2_n_24),
        .I4(currentRbuff[0]),
        .I5(buf1_n_56),
        .O(\currentRbuff_reg[1]_6 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][4][6]_i_1 
       (.I0(o_data01_out[9]),
        .I1(buf3_n_25),
        .I2(currentRbuff[1]),
        .I3(buf2_n_25),
        .I4(currentRbuff[0]),
        .I5(buf1_n_57),
        .O(\currentRbuff_reg[1]_6 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][4][7]_i_1 
       (.I0(o_data01_out[10]),
        .I1(buf3_n_26),
        .I2(currentRbuff[1]),
        .I3(buf2_n_26),
        .I4(currentRbuff[0]),
        .I5(buf1_n_58),
        .O(\currentRbuff_reg[1]_6 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][5][1]_i_1 
       (.I0(o_data03_out[5]),
        .I1(buf3_n_37),
        .I2(currentRbuff[1]),
        .I3(buf2_n_37),
        .I4(currentRbuff[0]),
        .I5(buf1_n_69),
        .O(\currentRbuff_reg[1]_15 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][5][2]_i_1 
       (.I0(o_data03_out[6]),
        .I1(buf3_n_38),
        .I2(currentRbuff[1]),
        .I3(buf2_n_38),
        .I4(currentRbuff[0]),
        .I5(buf1_n_70),
        .O(\currentRbuff_reg[1]_15 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][5][3]_i_1 
       (.I0(o_data03_out[7]),
        .I1(buf3_n_39),
        .I2(currentRbuff[1]),
        .I3(buf2_n_39),
        .I4(currentRbuff[0]),
        .I5(buf1_n_71),
        .O(\currentRbuff_reg[1]_15 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][5][4]_i_1 
       (.I0(o_data03_out[8]),
        .I1(buf3_n_40),
        .I2(currentRbuff[1]),
        .I3(buf2_n_40),
        .I4(currentRbuff[0]),
        .I5(buf1_n_72),
        .O(\currentRbuff_reg[1]_15 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][5][5]_i_1 
       (.I0(o_data03_out[9]),
        .I1(buf3_n_41),
        .I2(currentRbuff[1]),
        .I3(buf2_n_41),
        .I4(currentRbuff[0]),
        .I5(buf1_n_73),
        .O(\currentRbuff_reg[1]_15 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][5][6]_i_1 
       (.I0(o_data03_out[10]),
        .I1(buf3_n_42),
        .I2(currentRbuff[1]),
        .I3(buf2_n_42),
        .I4(currentRbuff[0]),
        .I5(buf1_n_74),
        .O(\currentRbuff_reg[1]_15 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][7][1]_i_1 
       (.I0(buf3_n_21),
        .I1(buf2_n_21),
        .I2(currentRbuff[1]),
        .I3(buf1_n_53),
        .I4(currentRbuff[0]),
        .I5(o_data01_out[5]),
        .O(\currentRbuff_reg[1]_7 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][7][2]_i_1 
       (.I0(buf3_n_22),
        .I1(buf2_n_22),
        .I2(currentRbuff[1]),
        .I3(buf1_n_54),
        .I4(currentRbuff[0]),
        .I5(o_data01_out[6]),
        .O(\currentRbuff_reg[1]_7 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][7][3]_i_1 
       (.I0(buf3_n_23),
        .I1(buf2_n_23),
        .I2(currentRbuff[1]),
        .I3(buf1_n_55),
        .I4(currentRbuff[0]),
        .I5(o_data01_out[7]),
        .O(\currentRbuff_reg[1]_7 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][7][4]_i_1 
       (.I0(buf3_n_24),
        .I1(buf2_n_24),
        .I2(currentRbuff[1]),
        .I3(buf1_n_56),
        .I4(currentRbuff[0]),
        .I5(o_data01_out[8]),
        .O(\currentRbuff_reg[1]_7 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][7][5]_i_1 
       (.I0(buf3_n_25),
        .I1(buf2_n_25),
        .I2(currentRbuff[1]),
        .I3(buf1_n_57),
        .I4(currentRbuff[0]),
        .I5(o_data01_out[9]),
        .O(\currentRbuff_reg[1]_7 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][7][6]_i_1 
       (.I0(buf3_n_26),
        .I1(buf2_n_26),
        .I2(currentRbuff[1]),
        .I3(buf1_n_58),
        .I4(currentRbuff[0]),
        .I5(o_data01_out[10]),
        .O(\currentRbuff_reg[1]_7 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][8][0]_i_1 
       (.I0(buf3_n_37),
        .I1(buf2_n_37),
        .I2(currentRbuff[1]),
        .I3(buf1_n_69),
        .I4(currentRbuff[0]),
        .I5(o_data03_out[5]),
        .O(\currentRbuff_reg[1]_16 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][8][1]_i_1 
       (.I0(buf3_n_38),
        .I1(buf2_n_38),
        .I2(currentRbuff[1]),
        .I3(buf1_n_70),
        .I4(currentRbuff[0]),
        .I5(o_data03_out[6]),
        .O(\currentRbuff_reg[1]_16 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][8][2]_i_1 
       (.I0(buf3_n_39),
        .I1(buf2_n_39),
        .I2(currentRbuff[1]),
        .I3(buf1_n_71),
        .I4(currentRbuff[0]),
        .I5(o_data03_out[7]),
        .O(\currentRbuff_reg[1]_16 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][8][3]_i_1 
       (.I0(buf3_n_40),
        .I1(buf2_n_40),
        .I2(currentRbuff[1]),
        .I3(buf1_n_72),
        .I4(currentRbuff[0]),
        .I5(o_data03_out[8]),
        .O(\currentRbuff_reg[1]_16 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][8][4]_i_1 
       (.I0(buf3_n_41),
        .I1(buf2_n_41),
        .I2(currentRbuff[1]),
        .I3(buf1_n_73),
        .I4(currentRbuff[0]),
        .I5(o_data03_out[9]),
        .O(\currentRbuff_reg[1]_16 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][8][5]_i_1 
       (.I0(buf3_n_42),
        .I1(buf2_n_42),
        .I2(currentRbuff[1]),
        .I3(buf1_n_74),
        .I4(currentRbuff[0]),
        .I5(o_data03_out[10]),
        .O(\currentRbuff_reg[1]_16 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][1][1]_i_1 
       (.I0(buf1_n_48),
        .I1(o_data01_out[0]),
        .I2(currentRbuff[1]),
        .I3(buf3_n_16),
        .I4(currentRbuff[0]),
        .I5(buf2_n_16),
        .O(\currentRbuff_reg[1]_5 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][1][2]_i_1 
       (.I0(buf1_n_49),
        .I1(o_data01_out[1]),
        .I2(currentRbuff[1]),
        .I3(buf3_n_17),
        .I4(currentRbuff[0]),
        .I5(buf2_n_17),
        .O(\currentRbuff_reg[1]_5 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][1][3]_i_1 
       (.I0(buf1_n_50),
        .I1(o_data01_out[2]),
        .I2(currentRbuff[1]),
        .I3(buf3_n_18),
        .I4(currentRbuff[0]),
        .I5(buf2_n_18),
        .O(\currentRbuff_reg[1]_5 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][1][4]_i_1 
       (.I0(buf1_n_51),
        .I1(o_data01_out[3]),
        .I2(currentRbuff[1]),
        .I3(buf3_n_19),
        .I4(currentRbuff[0]),
        .I5(buf2_n_19),
        .O(\currentRbuff_reg[1]_5 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][1][5]_i_1 
       (.I0(buf1_n_52),
        .I1(o_data01_out[4]),
        .I2(currentRbuff[1]),
        .I3(buf3_n_20),
        .I4(currentRbuff[0]),
        .I5(buf2_n_20),
        .O(\currentRbuff_reg[1]_5 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][2][0]_i_1 
       (.I0(buf1_n_64),
        .I1(o_data03_out[0]),
        .I2(currentRbuff[1]),
        .I3(buf3_n_32),
        .I4(currentRbuff[0]),
        .I5(buf2_n_32),
        .O(\currentRbuff_reg[1]_14 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][2][1]_i_1 
       (.I0(buf1_n_65),
        .I1(o_data03_out[1]),
        .I2(currentRbuff[1]),
        .I3(buf3_n_33),
        .I4(currentRbuff[0]),
        .I5(buf2_n_33),
        .O(\currentRbuff_reg[1]_14 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][2][2]_i_1 
       (.I0(buf1_n_66),
        .I1(o_data03_out[2]),
        .I2(currentRbuff[1]),
        .I3(buf3_n_34),
        .I4(currentRbuff[0]),
        .I5(buf2_n_34),
        .O(\currentRbuff_reg[1]_14 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][2][3]_i_1 
       (.I0(buf1_n_67),
        .I1(o_data03_out[3]),
        .I2(currentRbuff[1]),
        .I3(buf3_n_35),
        .I4(currentRbuff[0]),
        .I5(buf2_n_35),
        .O(\currentRbuff_reg[1]_14 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][2][4]_i_1 
       (.I0(buf1_n_68),
        .I1(o_data03_out[4]),
        .I2(currentRbuff[1]),
        .I3(buf3_n_36),
        .I4(currentRbuff[0]),
        .I5(buf2_n_36),
        .O(\currentRbuff_reg[1]_14 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][1]_i_1 
       (.I0(o_data0[0]),
        .I1(buf3_n_0),
        .I2(currentRbuff[1]),
        .I3(buf2_n_0),
        .I4(currentRbuff[0]),
        .I5(buf1_n_5),
        .O(\currentRbuff_reg[1]_0 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][2]_i_1 
       (.I0(o_data0[1]),
        .I1(buf3_n_1),
        .I2(currentRbuff[1]),
        .I3(buf2_n_1),
        .I4(currentRbuff[0]),
        .I5(buf1_n_11),
        .O(\currentRbuff_reg[1]_0 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][3]_i_1 
       (.I0(o_data0[2]),
        .I1(buf3_n_2),
        .I2(currentRbuff[1]),
        .I3(buf2_n_2),
        .I4(currentRbuff[0]),
        .I5(buf1_n_12),
        .O(\currentRbuff_reg[1]_0 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][4]_i_1 
       (.I0(o_data0[3]),
        .I1(buf3_n_3),
        .I2(currentRbuff[1]),
        .I3(buf2_n_3),
        .I4(currentRbuff[0]),
        .I5(buf1_n_13),
        .O(\currentRbuff_reg[1]_0 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][5]_i_1 
       (.I0(o_data0[4]),
        .I1(buf3_n_4),
        .I2(currentRbuff[1]),
        .I3(buf2_n_4),
        .I4(currentRbuff[0]),
        .I5(buf1_n_14),
        .O(\currentRbuff_reg[1]_0 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][4][2]_i_1 
       (.I0(o_data01_out[0]),
        .I1(buf3_n_16),
        .I2(currentRbuff[1]),
        .I3(buf2_n_16),
        .I4(currentRbuff[0]),
        .I5(buf1_n_48),
        .O(\currentRbuff_reg[1]_3 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][4][3]_i_1 
       (.I0(o_data01_out[1]),
        .I1(buf3_n_17),
        .I2(currentRbuff[1]),
        .I3(buf2_n_17),
        .I4(currentRbuff[0]),
        .I5(buf1_n_49),
        .O(\currentRbuff_reg[1]_3 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][4][4]_i_1 
       (.I0(o_data01_out[2]),
        .I1(buf3_n_18),
        .I2(currentRbuff[1]),
        .I3(buf2_n_18),
        .I4(currentRbuff[0]),
        .I5(buf1_n_50),
        .O(\currentRbuff_reg[1]_3 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][4][5]_i_1 
       (.I0(o_data01_out[3]),
        .I1(buf3_n_19),
        .I2(currentRbuff[1]),
        .I3(buf2_n_19),
        .I4(currentRbuff[0]),
        .I5(buf1_n_51),
        .O(\currentRbuff_reg[1]_3 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][4][6]_i_1 
       (.I0(o_data01_out[4]),
        .I1(buf3_n_20),
        .I2(currentRbuff[1]),
        .I3(buf2_n_20),
        .I4(currentRbuff[0]),
        .I5(buf1_n_52),
        .O(\currentRbuff_reg[1]_3 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][5][1]_i_1 
       (.I0(o_data03_out[0]),
        .I1(buf3_n_32),
        .I2(currentRbuff[1]),
        .I3(buf2_n_32),
        .I4(currentRbuff[0]),
        .I5(buf1_n_64),
        .O(\currentRbuff_reg[1]_12 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][5][2]_i_1 
       (.I0(o_data03_out[1]),
        .I1(buf3_n_33),
        .I2(currentRbuff[1]),
        .I3(buf2_n_33),
        .I4(currentRbuff[0]),
        .I5(buf1_n_65),
        .O(\currentRbuff_reg[1]_12 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][5][3]_i_1 
       (.I0(o_data03_out[2]),
        .I1(buf3_n_34),
        .I2(currentRbuff[1]),
        .I3(buf2_n_34),
        .I4(currentRbuff[0]),
        .I5(buf1_n_66),
        .O(\currentRbuff_reg[1]_12 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][5][4]_i_1 
       (.I0(o_data03_out[3]),
        .I1(buf3_n_35),
        .I2(currentRbuff[1]),
        .I3(buf2_n_35),
        .I4(currentRbuff[0]),
        .I5(buf1_n_67),
        .O(\currentRbuff_reg[1]_12 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][5][5]_i_1 
       (.I0(o_data03_out[4]),
        .I1(buf3_n_36),
        .I2(currentRbuff[1]),
        .I3(buf2_n_36),
        .I4(currentRbuff[0]),
        .I5(buf1_n_68),
        .O(\currentRbuff_reg[1]_12 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][7][1]_i_1 
       (.I0(buf3_n_16),
        .I1(buf2_n_16),
        .I2(currentRbuff[1]),
        .I3(buf1_n_48),
        .I4(currentRbuff[0]),
        .I5(o_data01_out[0]),
        .O(\currentRbuff_reg[1]_4 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][7][2]_i_1 
       (.I0(buf3_n_17),
        .I1(buf2_n_17),
        .I2(currentRbuff[1]),
        .I3(buf1_n_49),
        .I4(currentRbuff[0]),
        .I5(o_data01_out[1]),
        .O(\currentRbuff_reg[1]_4 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][7][3]_i_1 
       (.I0(buf3_n_18),
        .I1(buf2_n_18),
        .I2(currentRbuff[1]),
        .I3(buf1_n_50),
        .I4(currentRbuff[0]),
        .I5(o_data01_out[2]),
        .O(\currentRbuff_reg[1]_4 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][7][4]_i_1 
       (.I0(buf3_n_19),
        .I1(buf2_n_19),
        .I2(currentRbuff[1]),
        .I3(buf1_n_51),
        .I4(currentRbuff[0]),
        .I5(o_data01_out[3]),
        .O(\currentRbuff_reg[1]_4 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][7][5]_i_1 
       (.I0(buf3_n_20),
        .I1(buf2_n_20),
        .I2(currentRbuff[1]),
        .I3(buf1_n_52),
        .I4(currentRbuff[0]),
        .I5(o_data01_out[4]),
        .O(\currentRbuff_reg[1]_4 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][8][0]_i_1 
       (.I0(buf3_n_32),
        .I1(buf2_n_32),
        .I2(currentRbuff[1]),
        .I3(buf1_n_64),
        .I4(currentRbuff[0]),
        .I5(o_data03_out[0]),
        .O(\currentRbuff_reg[1]_13 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][8][1]_i_1 
       (.I0(buf3_n_33),
        .I1(buf2_n_33),
        .I2(currentRbuff[1]),
        .I3(buf1_n_65),
        .I4(currentRbuff[0]),
        .I5(o_data03_out[1]),
        .O(\currentRbuff_reg[1]_13 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][8][2]_i_1 
       (.I0(buf3_n_34),
        .I1(buf2_n_34),
        .I2(currentRbuff[1]),
        .I3(buf1_n_66),
        .I4(currentRbuff[0]),
        .I5(o_data03_out[2]),
        .O(\currentRbuff_reg[1]_13 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][8][3]_i_1 
       (.I0(buf3_n_35),
        .I1(buf2_n_35),
        .I2(currentRbuff[1]),
        .I3(buf1_n_67),
        .I4(currentRbuff[0]),
        .I5(o_data03_out[3]),
        .O(\currentRbuff_reg[1]_13 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][8][4]_i_1 
       (.I0(buf3_n_36),
        .I1(buf2_n_36),
        .I2(currentRbuff[1]),
        .I3(buf1_n_68),
        .I4(currentRbuff[0]),
        .I5(o_data03_out[4]),
        .O(\currentRbuff_reg[1]_13 [4]));
  LUT1 #(
    .INIT(2'h1)) 
    \pix_count[0]_i_1 
       (.I0(pix_count_reg__0[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pix_count[1]_i_1 
       (.I0(pix_count_reg__0[0]),
        .I1(pix_count_reg__0[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \pix_count[2]_i_1 
       (.I0(pix_count_reg__0[1]),
        .I1(pix_count_reg__0[0]),
        .I2(pix_count_reg__0[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \pix_count[3]_i_1 
       (.I0(pix_count_reg__0[2]),
        .I1(pix_count_reg__0[0]),
        .I2(pix_count_reg__0[1]),
        .I3(pix_count_reg__0[3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \pix_count[4]_i_1 
       (.I0(pix_count_reg__0[3]),
        .I1(pix_count_reg__0[1]),
        .I2(pix_count_reg__0[0]),
        .I3(pix_count_reg__0[2]),
        .I4(pix_count_reg__0[4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \pix_count[5]_i_1 
       (.I0(pix_count_reg__0[4]),
        .I1(pix_count_reg__0[2]),
        .I2(pix_count_reg__0[0]),
        .I3(pix_count_reg__0[1]),
        .I4(pix_count_reg__0[3]),
        .I5(pix_count_reg__0[5]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \pix_count[6]_i_1 
       (.I0(\pix_count[9]_i_4_n_0 ),
        .I1(pix_count_reg__0[6]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \pix_count[7]_i_1 
       (.I0(pix_count_reg__0[7]),
        .I1(\pix_count[9]_i_4_n_0 ),
        .I2(pix_count_reg__0[6]),
        .O(p_0_in__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \pix_count[8]_i_1 
       (.I0(pix_count_reg__0[7]),
        .I1(\pix_count[9]_i_4_n_0 ),
        .I2(pix_count_reg__0[6]),
        .I3(pix_count_reg__0[8]),
        .O(p_0_in__0[8]));
  LUT2 #(
    .INIT(4'hE)) 
    \pix_count[9]_i_1 
       (.I0(pix_count0),
        .I1(someport),
        .O(\pix_count[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF00000000)) 
    \pix_count[9]_i_2 
       (.I0(pix_count_reg__0[8]),
        .I1(pix_count_reg__0[9]),
        .I2(pix_count_reg__0[6]),
        .I3(\pix_count[9]_i_4_n_0 ),
        .I4(pix_count_reg__0[7]),
        .I5(i_data_valid),
        .O(pix_count03_out));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'hCC6CCCCC)) 
    \pix_count[9]_i_3 
       (.I0(pix_count_reg__0[8]),
        .I1(pix_count_reg__0[9]),
        .I2(pix_count_reg__0[6]),
        .I3(\pix_count[9]_i_4_n_0 ),
        .I4(pix_count_reg__0[7]),
        .O(p_0_in__0[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \pix_count[9]_i_4 
       (.I0(pix_count_reg__0[4]),
        .I1(pix_count_reg__0[2]),
        .I2(pix_count_reg__0[0]),
        .I3(pix_count_reg__0[1]),
        .I4(pix_count_reg__0[3]),
        .I5(pix_count_reg__0[5]),
        .O(\pix_count[9]_i_4_n_0 ));
  FDRE \pix_count_reg[0] 
       (.C(i_clk),
        .CE(pix_count03_out),
        .D(p_0_in__0[0]),
        .Q(pix_count_reg__0[0]),
        .R(\pix_count[9]_i_1_n_0 ));
  FDRE \pix_count_reg[1] 
       (.C(i_clk),
        .CE(pix_count03_out),
        .D(p_0_in__0[1]),
        .Q(pix_count_reg__0[1]),
        .R(\pix_count[9]_i_1_n_0 ));
  FDRE \pix_count_reg[2] 
       (.C(i_clk),
        .CE(pix_count03_out),
        .D(p_0_in__0[2]),
        .Q(pix_count_reg__0[2]),
        .R(\pix_count[9]_i_1_n_0 ));
  FDRE \pix_count_reg[3] 
       (.C(i_clk),
        .CE(pix_count03_out),
        .D(p_0_in__0[3]),
        .Q(pix_count_reg__0[3]),
        .R(\pix_count[9]_i_1_n_0 ));
  FDRE \pix_count_reg[4] 
       (.C(i_clk),
        .CE(pix_count03_out),
        .D(p_0_in__0[4]),
        .Q(pix_count_reg__0[4]),
        .R(\pix_count[9]_i_1_n_0 ));
  FDRE \pix_count_reg[5] 
       (.C(i_clk),
        .CE(pix_count03_out),
        .D(p_0_in__0[5]),
        .Q(pix_count_reg__0[5]),
        .R(\pix_count[9]_i_1_n_0 ));
  FDRE \pix_count_reg[6] 
       (.C(i_clk),
        .CE(pix_count03_out),
        .D(p_0_in__0[6]),
        .Q(pix_count_reg__0[6]),
        .R(\pix_count[9]_i_1_n_0 ));
  FDRE \pix_count_reg[7] 
       (.C(i_clk),
        .CE(pix_count03_out),
        .D(p_0_in__0[7]),
        .Q(pix_count_reg__0[7]),
        .R(\pix_count[9]_i_1_n_0 ));
  FDRE \pix_count_reg[8] 
       (.C(i_clk),
        .CE(pix_count03_out),
        .D(p_0_in__0[8]),
        .Q(pix_count_reg__0[8]),
        .R(\pix_count[9]_i_1_n_0 ));
  FDRE \pix_count_reg[9] 
       (.C(i_clk),
        .CE(pix_count03_out),
        .D(p_0_in__0[9]),
        .Q(pix_count_reg__0[9]),
        .R(\pix_count[9]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \read_count[0]_i_1 
       (.I0(read_count_reg__0[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \read_count[1]_i_1 
       (.I0(read_count_reg__0[0]),
        .I1(read_count_reg__0[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \read_count[2]_i_1 
       (.I0(read_count_reg__0[1]),
        .I1(read_count_reg__0[0]),
        .I2(read_count_reg__0[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \read_count[3]_i_1 
       (.I0(read_count_reg__0[2]),
        .I1(read_count_reg__0[0]),
        .I2(read_count_reg__0[1]),
        .I3(read_count_reg__0[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \read_count[4]_i_1 
       (.I0(read_count_reg__0[3]),
        .I1(read_count_reg__0[1]),
        .I2(read_count_reg__0[0]),
        .I3(read_count_reg__0[2]),
        .I4(read_count_reg__0[4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \read_count[5]_i_1 
       (.I0(read_count_reg__0[4]),
        .I1(read_count_reg__0[2]),
        .I2(read_count_reg__0[0]),
        .I3(read_count_reg__0[1]),
        .I4(read_count_reg__0[3]),
        .I5(read_count_reg__0[5]),
        .O(p_0_in[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \read_count[6]_i_1 
       (.I0(\read_count[9]_i_4_n_0 ),
        .I1(read_count_reg__0[6]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \read_count[7]_i_1 
       (.I0(read_count_reg__0[7]),
        .I1(\read_count[9]_i_4_n_0 ),
        .I2(read_count_reg__0[6]),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \read_count[8]_i_1 
       (.I0(read_count_reg__0[7]),
        .I1(\read_count[9]_i_4_n_0 ),
        .I2(read_count_reg__0[6]),
        .I3(read_count_reg__0[8]),
        .O(p_0_in[8]));
  LUT2 #(
    .INIT(4'hE)) 
    \read_count[9]_i_1 
       (.I0(read_count0),
        .I1(someport),
        .O(\read_count[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF00000000)) 
    \read_count[9]_i_2 
       (.I0(read_count_reg__0[8]),
        .I1(read_count_reg__0[9]),
        .I2(read_count_reg__0[6]),
        .I3(\read_count[9]_i_4_n_0 ),
        .I4(read_count_reg__0[7]),
        .I5(pixel_data_valid),
        .O(read_count01_out));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'hCC6CCCCC)) 
    \read_count[9]_i_3 
       (.I0(read_count_reg__0[8]),
        .I1(read_count_reg__0[9]),
        .I2(read_count_reg__0[6]),
        .I3(\read_count[9]_i_4_n_0 ),
        .I4(read_count_reg__0[7]),
        .O(p_0_in[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \read_count[9]_i_4 
       (.I0(read_count_reg__0[4]),
        .I1(read_count_reg__0[2]),
        .I2(read_count_reg__0[0]),
        .I3(read_count_reg__0[1]),
        .I4(read_count_reg__0[3]),
        .I5(read_count_reg__0[5]),
        .O(\read_count[9]_i_4_n_0 ));
  FDRE \read_count_reg[0] 
       (.C(i_clk),
        .CE(read_count01_out),
        .D(p_0_in[0]),
        .Q(read_count_reg__0[0]),
        .R(\read_count[9]_i_1_n_0 ));
  FDRE \read_count_reg[1] 
       (.C(i_clk),
        .CE(read_count01_out),
        .D(p_0_in[1]),
        .Q(read_count_reg__0[1]),
        .R(\read_count[9]_i_1_n_0 ));
  FDRE \read_count_reg[2] 
       (.C(i_clk),
        .CE(read_count01_out),
        .D(p_0_in[2]),
        .Q(read_count_reg__0[2]),
        .R(\read_count[9]_i_1_n_0 ));
  FDRE \read_count_reg[3] 
       (.C(i_clk),
        .CE(read_count01_out),
        .D(p_0_in[3]),
        .Q(read_count_reg__0[3]),
        .R(\read_count[9]_i_1_n_0 ));
  FDRE \read_count_reg[4] 
       (.C(i_clk),
        .CE(read_count01_out),
        .D(p_0_in[4]),
        .Q(read_count_reg__0[4]),
        .R(\read_count[9]_i_1_n_0 ));
  FDRE \read_count_reg[5] 
       (.C(i_clk),
        .CE(read_count01_out),
        .D(p_0_in[5]),
        .Q(read_count_reg__0[5]),
        .R(\read_count[9]_i_1_n_0 ));
  FDRE \read_count_reg[6] 
       (.C(i_clk),
        .CE(read_count01_out),
        .D(p_0_in[6]),
        .Q(read_count_reg__0[6]),
        .R(\read_count[9]_i_1_n_0 ));
  FDRE \read_count_reg[7] 
       (.C(i_clk),
        .CE(read_count01_out),
        .D(p_0_in[7]),
        .Q(read_count_reg__0[7]),
        .R(\read_count[9]_i_1_n_0 ));
  FDRE \read_count_reg[8] 
       (.C(i_clk),
        .CE(read_count01_out),
        .D(p_0_in[8]),
        .Q(read_count_reg__0[8]),
        .R(\read_count[9]_i_1_n_0 ));
  FDRE \read_count_reg[9] 
       (.C(i_clk),
        .CE(read_count01_out),
        .D(p_0_in[9]),
        .Q(read_count_reg__0[9]),
        .R(\read_count[9]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    read_linebuff_i_1
       (.I0(read_linebuff_i_2_n_0),
        .I1(pixel_data_valid),
        .I2(read_linebuff_i_3_n_0),
        .I3(someport),
        .O(read_linebuff_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFFF8000)) 
    read_linebuff_i_2
       (.I0(totalPixelCount_reg[9]),
        .I1(totalPixelCount_reg[10]),
        .I2(totalPixelCount_reg[7]),
        .I3(totalPixelCount_reg[8]),
        .I4(totalPixelCount_reg[11]),
        .O(read_linebuff_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    read_linebuff_i_3
       (.I0(read_count_reg__0[7]),
        .I1(\read_count[9]_i_4_n_0 ),
        .I2(read_count_reg__0[6]),
        .I3(read_count_reg__0[9]),
        .I4(read_count_reg__0[8]),
        .O(read_linebuff_i_3_n_0));
  FDRE read_linebuff_reg
       (.C(i_clk),
        .CE(1'b1),
        .D(read_linebuff_i_1_n_0),
        .Q(pixel_data_valid),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \totalPixelCount[0]_i_1 
       (.I0(i_data_valid),
        .I1(pixel_data_valid),
        .O(\totalPixelCount[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \totalPixelCount[0]_i_10 
       (.I0(i_data_valid),
        .I1(pixel_data_valid),
        .I2(\totalPixelCount_reg_n_0_[0] ),
        .O(\totalPixelCount[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \totalPixelCount[0]_i_3 
       (.I0(pixel_data_valid),
        .I1(i_data_valid),
        .O(\totalPixelCount[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \totalPixelCount[0]_i_4 
       (.I0(pixel_data_valid),
        .I1(i_data_valid),
        .O(\totalPixelCount[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \totalPixelCount[0]_i_5 
       (.I0(pixel_data_valid),
        .I1(i_data_valid),
        .O(\totalPixelCount[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \totalPixelCount[0]_i_6 
       (.I0(pixel_data_valid),
        .I1(i_data_valid),
        .O(\totalPixelCount[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h2D)) 
    \totalPixelCount[0]_i_7 
       (.I0(i_data_valid),
        .I1(pixel_data_valid),
        .I2(\totalPixelCount_reg_n_0_[3] ),
        .O(\totalPixelCount[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h2D)) 
    \totalPixelCount[0]_i_8 
       (.I0(i_data_valid),
        .I1(pixel_data_valid),
        .I2(\totalPixelCount_reg_n_0_[2] ),
        .O(\totalPixelCount[0]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h2D)) 
    \totalPixelCount[0]_i_9 
       (.I0(i_data_valid),
        .I1(pixel_data_valid),
        .I2(\totalPixelCount_reg_n_0_[1] ),
        .O(\totalPixelCount[0]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \totalPixelCount[4]_i_2 
       (.I0(pixel_data_valid),
        .I1(i_data_valid),
        .O(\totalPixelCount[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \totalPixelCount[4]_i_3 
       (.I0(pixel_data_valid),
        .I1(i_data_valid),
        .O(\totalPixelCount[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \totalPixelCount[4]_i_4 
       (.I0(pixel_data_valid),
        .I1(i_data_valid),
        .O(\totalPixelCount[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \totalPixelCount[4]_i_5 
       (.I0(pixel_data_valid),
        .I1(i_data_valid),
        .O(\totalPixelCount[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h2D)) 
    \totalPixelCount[4]_i_6 
       (.I0(i_data_valid),
        .I1(pixel_data_valid),
        .I2(totalPixelCount_reg[7]),
        .O(\totalPixelCount[4]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h2D)) 
    \totalPixelCount[4]_i_7 
       (.I0(i_data_valid),
        .I1(pixel_data_valid),
        .I2(\totalPixelCount_reg_n_0_[6] ),
        .O(\totalPixelCount[4]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h2D)) 
    \totalPixelCount[4]_i_8 
       (.I0(i_data_valid),
        .I1(pixel_data_valid),
        .I2(\totalPixelCount_reg_n_0_[5] ),
        .O(\totalPixelCount[4]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h2D)) 
    \totalPixelCount[4]_i_9 
       (.I0(i_data_valid),
        .I1(pixel_data_valid),
        .I2(\totalPixelCount_reg_n_0_[4] ),
        .O(\totalPixelCount[4]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \totalPixelCount[8]_i_2 
       (.I0(pixel_data_valid),
        .I1(i_data_valid),
        .O(\totalPixelCount[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \totalPixelCount[8]_i_3 
       (.I0(pixel_data_valid),
        .I1(i_data_valid),
        .O(\totalPixelCount[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \totalPixelCount[8]_i_4 
       (.I0(pixel_data_valid),
        .I1(i_data_valid),
        .O(\totalPixelCount[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h2D)) 
    \totalPixelCount[8]_i_5 
       (.I0(i_data_valid),
        .I1(pixel_data_valid),
        .I2(totalPixelCount_reg[11]),
        .O(\totalPixelCount[8]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h2D)) 
    \totalPixelCount[8]_i_6 
       (.I0(i_data_valid),
        .I1(pixel_data_valid),
        .I2(totalPixelCount_reg[10]),
        .O(\totalPixelCount[8]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h2D)) 
    \totalPixelCount[8]_i_7 
       (.I0(i_data_valid),
        .I1(pixel_data_valid),
        .I2(totalPixelCount_reg[9]),
        .O(\totalPixelCount[8]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h2D)) 
    \totalPixelCount[8]_i_8 
       (.I0(i_data_valid),
        .I1(pixel_data_valid),
        .I2(totalPixelCount_reg[8]),
        .O(\totalPixelCount[8]_i_8_n_0 ));
  FDRE \totalPixelCount_reg[0] 
       (.C(i_clk),
        .CE(\totalPixelCount[0]_i_1_n_0 ),
        .D(\totalPixelCount_reg[0]_i_2_n_7 ),
        .Q(\totalPixelCount_reg_n_0_[0] ),
        .R(someport));
  CARRY4 \totalPixelCount_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\totalPixelCount_reg[0]_i_2_n_0 ,\totalPixelCount_reg[0]_i_2_n_1 ,\totalPixelCount_reg[0]_i_2_n_2 ,\totalPixelCount_reg[0]_i_2_n_3 }),
        .CYINIT(\totalPixelCount[0]_i_3_n_0 ),
        .DI({\totalPixelCount[0]_i_4_n_0 ,\totalPixelCount[0]_i_5_n_0 ,\totalPixelCount[0]_i_6_n_0 ,\totalPixelCount_reg_n_0_[0] }),
        .O({\totalPixelCount_reg[0]_i_2_n_4 ,\totalPixelCount_reg[0]_i_2_n_5 ,\totalPixelCount_reg[0]_i_2_n_6 ,\totalPixelCount_reg[0]_i_2_n_7 }),
        .S({\totalPixelCount[0]_i_7_n_0 ,\totalPixelCount[0]_i_8_n_0 ,\totalPixelCount[0]_i_9_n_0 ,\totalPixelCount[0]_i_10_n_0 }));
  FDRE \totalPixelCount_reg[10] 
       (.C(i_clk),
        .CE(\totalPixelCount[0]_i_1_n_0 ),
        .D(\totalPixelCount_reg[8]_i_1_n_5 ),
        .Q(totalPixelCount_reg[10]),
        .R(someport));
  FDRE \totalPixelCount_reg[11] 
       (.C(i_clk),
        .CE(\totalPixelCount[0]_i_1_n_0 ),
        .D(\totalPixelCount_reg[8]_i_1_n_4 ),
        .Q(totalPixelCount_reg[11]),
        .R(someport));
  FDRE \totalPixelCount_reg[1] 
       (.C(i_clk),
        .CE(\totalPixelCount[0]_i_1_n_0 ),
        .D(\totalPixelCount_reg[0]_i_2_n_6 ),
        .Q(\totalPixelCount_reg_n_0_[1] ),
        .R(someport));
  FDRE \totalPixelCount_reg[2] 
       (.C(i_clk),
        .CE(\totalPixelCount[0]_i_1_n_0 ),
        .D(\totalPixelCount_reg[0]_i_2_n_5 ),
        .Q(\totalPixelCount_reg_n_0_[2] ),
        .R(someport));
  FDRE \totalPixelCount_reg[3] 
       (.C(i_clk),
        .CE(\totalPixelCount[0]_i_1_n_0 ),
        .D(\totalPixelCount_reg[0]_i_2_n_4 ),
        .Q(\totalPixelCount_reg_n_0_[3] ),
        .R(someport));
  FDRE \totalPixelCount_reg[4] 
       (.C(i_clk),
        .CE(\totalPixelCount[0]_i_1_n_0 ),
        .D(\totalPixelCount_reg[4]_i_1_n_7 ),
        .Q(\totalPixelCount_reg_n_0_[4] ),
        .R(someport));
  CARRY4 \totalPixelCount_reg[4]_i_1 
       (.CI(\totalPixelCount_reg[0]_i_2_n_0 ),
        .CO({\totalPixelCount_reg[4]_i_1_n_0 ,\totalPixelCount_reg[4]_i_1_n_1 ,\totalPixelCount_reg[4]_i_1_n_2 ,\totalPixelCount_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\totalPixelCount[4]_i_2_n_0 ,\totalPixelCount[4]_i_3_n_0 ,\totalPixelCount[4]_i_4_n_0 ,\totalPixelCount[4]_i_5_n_0 }),
        .O({\totalPixelCount_reg[4]_i_1_n_4 ,\totalPixelCount_reg[4]_i_1_n_5 ,\totalPixelCount_reg[4]_i_1_n_6 ,\totalPixelCount_reg[4]_i_1_n_7 }),
        .S({\totalPixelCount[4]_i_6_n_0 ,\totalPixelCount[4]_i_7_n_0 ,\totalPixelCount[4]_i_8_n_0 ,\totalPixelCount[4]_i_9_n_0 }));
  FDRE \totalPixelCount_reg[5] 
       (.C(i_clk),
        .CE(\totalPixelCount[0]_i_1_n_0 ),
        .D(\totalPixelCount_reg[4]_i_1_n_6 ),
        .Q(\totalPixelCount_reg_n_0_[5] ),
        .R(someport));
  FDRE \totalPixelCount_reg[6] 
       (.C(i_clk),
        .CE(\totalPixelCount[0]_i_1_n_0 ),
        .D(\totalPixelCount_reg[4]_i_1_n_5 ),
        .Q(\totalPixelCount_reg_n_0_[6] ),
        .R(someport));
  FDRE \totalPixelCount_reg[7] 
       (.C(i_clk),
        .CE(\totalPixelCount[0]_i_1_n_0 ),
        .D(\totalPixelCount_reg[4]_i_1_n_4 ),
        .Q(totalPixelCount_reg[7]),
        .R(someport));
  FDRE \totalPixelCount_reg[8] 
       (.C(i_clk),
        .CE(\totalPixelCount[0]_i_1_n_0 ),
        .D(\totalPixelCount_reg[8]_i_1_n_7 ),
        .Q(totalPixelCount_reg[8]),
        .R(someport));
  CARRY4 \totalPixelCount_reg[8]_i_1 
       (.CI(\totalPixelCount_reg[4]_i_1_n_0 ),
        .CO({\NLW_totalPixelCount_reg[8]_i_1_CO_UNCONNECTED [3],\totalPixelCount_reg[8]_i_1_n_1 ,\totalPixelCount_reg[8]_i_1_n_2 ,\totalPixelCount_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\totalPixelCount[8]_i_2_n_0 ,\totalPixelCount[8]_i_3_n_0 ,\totalPixelCount[8]_i_4_n_0 }),
        .O({\totalPixelCount_reg[8]_i_1_n_4 ,\totalPixelCount_reg[8]_i_1_n_5 ,\totalPixelCount_reg[8]_i_1_n_6 ,\totalPixelCount_reg[8]_i_1_n_7 }),
        .S({\totalPixelCount[8]_i_5_n_0 ,\totalPixelCount[8]_i_6_n_0 ,\totalPixelCount[8]_i_7_n_0 ,\totalPixelCount[8]_i_8_n_0 }));
  FDRE \totalPixelCount_reg[9] 
       (.C(i_clk),
        .CE(\totalPixelCount[0]_i_1_n_0 ),
        .D(\totalPixelCount_reg[8]_i_1_n_6 ),
        .Q(totalPixelCount_reg[9]),
        .R(someport));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_img_proc_top_0_0,img_proc_top,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "package_project" *) 
(* X_CORE_INFO = "img_proc_top,Vivado 2018.3" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (i_clk,
    someport,
    i_data_valid,
    pixel_in,
    o_bram_addr,
    o_data_valid,
    o_data);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 i_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME i_clk, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input i_clk;
  input someport;
  input i_data_valid;
  input [11:0]pixel_in;
  output [17:0]o_bram_addr;
  output o_data_valid;
  output [11:0]o_data;

  wire i_clk;
  wire i_data_valid;
  wire [17:0]o_bram_addr;
  wire [11:0]o_data;
  wire o_data_valid;
  wire [11:0]pixel_in;
  wire someport;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_img_proc_top inst
       (.i_clk(i_clk),
        .i_data_valid(i_data_valid),
        .o_bram_addr(o_bram_addr),
        .o_data(o_data),
        .o_data_valid(o_data_valid),
        .pixel_in(pixel_in),
        .someport(someport));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gaussian
   (valid_out_reg_0,
    o_bram_addr,
    o_data,
    pixel_data_valid,
    i_clk,
    someport,
    D,
    \mult_reg[2][1][5]_0 ,
    \mult_reg[2][2][4]_0 ,
    \mult_reg[2][3][5]_0 ,
    \mult_reg[2][4][6]_0 ,
    \mult_reg[2][5][5]_0 ,
    \mult_reg[2][6][4]_0 ,
    \mult_reg[2][7][5]_0 ,
    \mult_reg[2][0][4]_0 ,
    \mult_reg[1][1][6]_0 ,
    \mult_reg[1][2][5]_0 ,
    \mult_reg[1][3][6]_0 ,
    \mult_reg[1][4][7]_0 ,
    \mult_reg[1][5][6]_0 ,
    \mult_reg[1][6][5]_0 ,
    \mult_reg[1][7][6]_0 ,
    \mult_reg[1][8][5]_0 ,
    \mult_reg[1][0][5]_0 ,
    \mult_reg[0][1][5]_0 ,
    \mult_reg[0][2][4]_0 ,
    \mult_reg[0][3][5]_0 ,
    \mult_reg[0][4][6]_0 ,
    \mult_reg[0][5][5]_0 ,
    \mult_reg[0][6][4]_0 ,
    \mult_reg[0][7][5]_0 ,
    \mult_reg[0][8][4]_0 ,
    \mult_reg[0][0][4]_0 );
  output valid_out_reg_0;
  output [17:0]o_bram_addr;
  output [11:0]o_data;
  input pixel_data_valid;
  input i_clk;
  input someport;
  input [4:0]D;
  input [4:0]\mult_reg[2][1][5]_0 ;
  input [4:0]\mult_reg[2][2][4]_0 ;
  input [4:0]\mult_reg[2][3][5]_0 ;
  input [4:0]\mult_reg[2][4][6]_0 ;
  input [4:0]\mult_reg[2][5][5]_0 ;
  input [4:0]\mult_reg[2][6][4]_0 ;
  input [4:0]\mult_reg[2][7][5]_0 ;
  input [4:0]\mult_reg[2][0][4]_0 ;
  input [5:0]\mult_reg[1][1][6]_0 ;
  input [5:0]\mult_reg[1][2][5]_0 ;
  input [5:0]\mult_reg[1][3][6]_0 ;
  input [5:0]\mult_reg[1][4][7]_0 ;
  input [5:0]\mult_reg[1][5][6]_0 ;
  input [5:0]\mult_reg[1][6][5]_0 ;
  input [5:0]\mult_reg[1][7][6]_0 ;
  input [5:0]\mult_reg[1][8][5]_0 ;
  input [5:0]\mult_reg[1][0][5]_0 ;
  input [4:0]\mult_reg[0][1][5]_0 ;
  input [4:0]\mult_reg[0][2][4]_0 ;
  input [4:0]\mult_reg[0][3][5]_0 ;
  input [4:0]\mult_reg[0][4][6]_0 ;
  input [4:0]\mult_reg[0][5][5]_0 ;
  input [4:0]\mult_reg[0][6][4]_0 ;
  input [4:0]\mult_reg[0][7][5]_0 ;
  input [4:0]\mult_reg[0][8][4]_0 ;
  input [4:0]\mult_reg[0][0][4]_0 ;

  wire [4:0]D;
  wire [9:4]b_out;
  wire \b_out[7]_i_10_n_0 ;
  wire \b_out[7]_i_11_n_0 ;
  wire \b_out[7]_i_12_n_0 ;
  wire \b_out[7]_i_13_n_0 ;
  wire \b_out[7]_i_14_n_0 ;
  wire \b_out[7]_i_15_n_0 ;
  wire \b_out[7]_i_16_n_0 ;
  wire \b_out[7]_i_17_n_0 ;
  wire \b_out[7]_i_22_n_0 ;
  wire \b_out[7]_i_23_n_0 ;
  wire \b_out[7]_i_24_n_0 ;
  wire \b_out[7]_i_25_n_0 ;
  wire \b_out[7]_i_26_n_0 ;
  wire \b_out[7]_i_27_n_0 ;
  wire \b_out[7]_i_28_n_0 ;
  wire \b_out[7]_i_29_n_0 ;
  wire \b_out[7]_i_30_n_0 ;
  wire \b_out[7]_i_31_n_0 ;
  wire \b_out[7]_i_32_n_0 ;
  wire \b_out[7]_i_33_n_0 ;
  wire \b_out[7]_i_34_n_0 ;
  wire \b_out[7]_i_35_n_0 ;
  wire \b_out[7]_i_36_n_0 ;
  wire \b_out[7]_i_37_n_0 ;
  wire \b_out[7]_i_38_n_0 ;
  wire \b_out[7]_i_39_n_0 ;
  wire \b_out[7]_i_3_n_0 ;
  wire \b_out[7]_i_40_n_0 ;
  wire \b_out[7]_i_41_n_0 ;
  wire \b_out[7]_i_42_n_0 ;
  wire \b_out[7]_i_43_n_0 ;
  wire \b_out[7]_i_44_n_0 ;
  wire \b_out[7]_i_45_n_0 ;
  wire \b_out[7]_i_4_n_0 ;
  wire \b_out[7]_i_5_n_0 ;
  wire \b_out[7]_i_6_n_0 ;
  wire \b_out[7]_i_7_n_0 ;
  wire \b_out[7]_i_8_n_0 ;
  wire \b_out[7]_i_9_n_0 ;
  wire \b_out[9]_i_10_n_0 ;
  wire \b_out[9]_i_11_n_0 ;
  wire \b_out[9]_i_12_n_0 ;
  wire \b_out[9]_i_2_n_0 ;
  wire \b_out[9]_i_3_n_0 ;
  wire \b_out[9]_i_6_n_0 ;
  wire \b_out[9]_i_7_n_0 ;
  wire \b_out[9]_i_8_n_0 ;
  wire \b_out[9]_i_9_n_0 ;
  wire \b_out_reg[7]_i_18_n_1 ;
  wire \b_out_reg[7]_i_18_n_3 ;
  wire \b_out_reg[7]_i_18_n_6 ;
  wire \b_out_reg[7]_i_18_n_7 ;
  wire \b_out_reg[7]_i_19_n_0 ;
  wire \b_out_reg[7]_i_19_n_1 ;
  wire \b_out_reg[7]_i_19_n_2 ;
  wire \b_out_reg[7]_i_19_n_3 ;
  wire \b_out_reg[7]_i_19_n_4 ;
  wire \b_out_reg[7]_i_19_n_5 ;
  wire \b_out_reg[7]_i_19_n_6 ;
  wire \b_out_reg[7]_i_19_n_7 ;
  wire \b_out_reg[7]_i_1_n_0 ;
  wire \b_out_reg[7]_i_1_n_1 ;
  wire \b_out_reg[7]_i_1_n_2 ;
  wire \b_out_reg[7]_i_1_n_3 ;
  wire \b_out_reg[7]_i_20_n_0 ;
  wire \b_out_reg[7]_i_20_n_1 ;
  wire \b_out_reg[7]_i_20_n_2 ;
  wire \b_out_reg[7]_i_20_n_3 ;
  wire \b_out_reg[7]_i_20_n_4 ;
  wire \b_out_reg[7]_i_20_n_5 ;
  wire \b_out_reg[7]_i_20_n_6 ;
  wire \b_out_reg[7]_i_20_n_7 ;
  wire \b_out_reg[7]_i_21_n_0 ;
  wire \b_out_reg[7]_i_21_n_1 ;
  wire \b_out_reg[7]_i_21_n_2 ;
  wire \b_out_reg[7]_i_21_n_3 ;
  wire \b_out_reg[7]_i_21_n_4 ;
  wire \b_out_reg[7]_i_21_n_5 ;
  wire \b_out_reg[7]_i_21_n_6 ;
  wire \b_out_reg[7]_i_21_n_7 ;
  wire \b_out_reg[7]_i_2_n_0 ;
  wire \b_out_reg[7]_i_2_n_1 ;
  wire \b_out_reg[7]_i_2_n_2 ;
  wire \b_out_reg[7]_i_2_n_3 ;
  wire \b_out_reg[9]_i_4_n_1 ;
  wire \b_out_reg[9]_i_4_n_3 ;
  wire \b_out_reg[9]_i_4_n_6 ;
  wire \b_out_reg[9]_i_4_n_7 ;
  wire \b_out_reg[9]_i_5_n_1 ;
  wire \b_out_reg[9]_i_5_n_3 ;
  wire \b_out_reg[9]_i_5_n_6 ;
  wire \b_out_reg[9]_i_5_n_7 ;
  wire \bram_addr[3]_i_2_n_0 ;
  wire \bram_addr_reg[11]_i_1_n_0 ;
  wire \bram_addr_reg[11]_i_1_n_1 ;
  wire \bram_addr_reg[11]_i_1_n_2 ;
  wire \bram_addr_reg[11]_i_1_n_3 ;
  wire \bram_addr_reg[11]_i_1_n_4 ;
  wire \bram_addr_reg[11]_i_1_n_5 ;
  wire \bram_addr_reg[11]_i_1_n_6 ;
  wire \bram_addr_reg[11]_i_1_n_7 ;
  wire \bram_addr_reg[15]_i_1_n_0 ;
  wire \bram_addr_reg[15]_i_1_n_1 ;
  wire \bram_addr_reg[15]_i_1_n_2 ;
  wire \bram_addr_reg[15]_i_1_n_3 ;
  wire \bram_addr_reg[15]_i_1_n_4 ;
  wire \bram_addr_reg[15]_i_1_n_5 ;
  wire \bram_addr_reg[15]_i_1_n_6 ;
  wire \bram_addr_reg[15]_i_1_n_7 ;
  wire \bram_addr_reg[17]_i_1_n_3 ;
  wire \bram_addr_reg[17]_i_1_n_6 ;
  wire \bram_addr_reg[17]_i_1_n_7 ;
  wire \bram_addr_reg[3]_i_1_n_0 ;
  wire \bram_addr_reg[3]_i_1_n_1 ;
  wire \bram_addr_reg[3]_i_1_n_2 ;
  wire \bram_addr_reg[3]_i_1_n_3 ;
  wire \bram_addr_reg[3]_i_1_n_4 ;
  wire \bram_addr_reg[3]_i_1_n_5 ;
  wire \bram_addr_reg[3]_i_1_n_6 ;
  wire \bram_addr_reg[3]_i_1_n_7 ;
  wire \bram_addr_reg[7]_i_1_n_0 ;
  wire \bram_addr_reg[7]_i_1_n_1 ;
  wire \bram_addr_reg[7]_i_1_n_2 ;
  wire \bram_addr_reg[7]_i_1_n_3 ;
  wire \bram_addr_reg[7]_i_1_n_4 ;
  wire \bram_addr_reg[7]_i_1_n_5 ;
  wire \bram_addr_reg[7]_i_1_n_6 ;
  wire \bram_addr_reg[7]_i_1_n_7 ;
  wire [10:4]g_out;
  wire \g_out[10]_i_10_n_0 ;
  wire \g_out[10]_i_11_n_0 ;
  wire \g_out[10]_i_12_n_0 ;
  wire \g_out[10]_i_13_n_0 ;
  wire \g_out[10]_i_14_n_0 ;
  wire \g_out[10]_i_15_n_0 ;
  wire \g_out[10]_i_16_n_0 ;
  wire \g_out[10]_i_17_n_0 ;
  wire \g_out[10]_i_18_n_0 ;
  wire \g_out[10]_i_19_n_0 ;
  wire \g_out[10]_i_20_n_0 ;
  wire \g_out[10]_i_21_n_0 ;
  wire \g_out[10]_i_22_n_0 ;
  wire \g_out[10]_i_23_n_0 ;
  wire \g_out[10]_i_24_n_0 ;
  wire \g_out[10]_i_2_n_0 ;
  wire \g_out[10]_i_3_n_0 ;
  wire \g_out[10]_i_4_n_0 ;
  wire \g_out[10]_i_5_n_0 ;
  wire \g_out[10]_i_9_n_0 ;
  wire \g_out[7]_i_10_n_0 ;
  wire \g_out[7]_i_11_n_0 ;
  wire \g_out[7]_i_12_n_0 ;
  wire \g_out[7]_i_13_n_0 ;
  wire \g_out[7]_i_14_n_0 ;
  wire \g_out[7]_i_15_n_0 ;
  wire \g_out[7]_i_16_n_0 ;
  wire \g_out[7]_i_17_n_0 ;
  wire \g_out[7]_i_21_n_0 ;
  wire \g_out[7]_i_22_n_0 ;
  wire \g_out[7]_i_23_n_0 ;
  wire \g_out[7]_i_24_n_0 ;
  wire \g_out[7]_i_25_n_0 ;
  wire \g_out[7]_i_26_n_0 ;
  wire \g_out[7]_i_27_n_0 ;
  wire \g_out[7]_i_28_n_0 ;
  wire \g_out[7]_i_29_n_0 ;
  wire \g_out[7]_i_30_n_0 ;
  wire \g_out[7]_i_31_n_0 ;
  wire \g_out[7]_i_32_n_0 ;
  wire \g_out[7]_i_33_n_0 ;
  wire \g_out[7]_i_34_n_0 ;
  wire \g_out[7]_i_35_n_0 ;
  wire \g_out[7]_i_36_n_0 ;
  wire \g_out[7]_i_37_n_0 ;
  wire \g_out[7]_i_38_n_0 ;
  wire \g_out[7]_i_39_n_0 ;
  wire \g_out[7]_i_3_n_0 ;
  wire \g_out[7]_i_40_n_0 ;
  wire \g_out[7]_i_41_n_0 ;
  wire \g_out[7]_i_4_n_0 ;
  wire \g_out[7]_i_5_n_0 ;
  wire \g_out[7]_i_6_n_0 ;
  wire \g_out[7]_i_7_n_0 ;
  wire \g_out[7]_i_8_n_0 ;
  wire \g_out[7]_i_9_n_0 ;
  wire \g_out_reg[10]_i_1_n_3 ;
  wire \g_out_reg[10]_i_6_n_0 ;
  wire \g_out_reg[10]_i_6_n_2 ;
  wire \g_out_reg[10]_i_6_n_3 ;
  wire \g_out_reg[10]_i_6_n_5 ;
  wire \g_out_reg[10]_i_6_n_6 ;
  wire \g_out_reg[10]_i_6_n_7 ;
  wire \g_out_reg[10]_i_7_n_0 ;
  wire \g_out_reg[10]_i_7_n_2 ;
  wire \g_out_reg[10]_i_7_n_3 ;
  wire \g_out_reg[10]_i_7_n_5 ;
  wire \g_out_reg[10]_i_7_n_6 ;
  wire \g_out_reg[10]_i_7_n_7 ;
  wire \g_out_reg[10]_i_8_n_0 ;
  wire \g_out_reg[10]_i_8_n_2 ;
  wire \g_out_reg[10]_i_8_n_3 ;
  wire \g_out_reg[10]_i_8_n_5 ;
  wire \g_out_reg[10]_i_8_n_6 ;
  wire \g_out_reg[10]_i_8_n_7 ;
  wire \g_out_reg[7]_i_18_n_0 ;
  wire \g_out_reg[7]_i_18_n_1 ;
  wire \g_out_reg[7]_i_18_n_2 ;
  wire \g_out_reg[7]_i_18_n_3 ;
  wire \g_out_reg[7]_i_18_n_4 ;
  wire \g_out_reg[7]_i_18_n_5 ;
  wire \g_out_reg[7]_i_18_n_6 ;
  wire \g_out_reg[7]_i_18_n_7 ;
  wire \g_out_reg[7]_i_19_n_0 ;
  wire \g_out_reg[7]_i_19_n_1 ;
  wire \g_out_reg[7]_i_19_n_2 ;
  wire \g_out_reg[7]_i_19_n_3 ;
  wire \g_out_reg[7]_i_19_n_4 ;
  wire \g_out_reg[7]_i_19_n_5 ;
  wire \g_out_reg[7]_i_19_n_6 ;
  wire \g_out_reg[7]_i_19_n_7 ;
  wire \g_out_reg[7]_i_1_n_0 ;
  wire \g_out_reg[7]_i_1_n_1 ;
  wire \g_out_reg[7]_i_1_n_2 ;
  wire \g_out_reg[7]_i_1_n_3 ;
  wire \g_out_reg[7]_i_20_n_0 ;
  wire \g_out_reg[7]_i_20_n_1 ;
  wire \g_out_reg[7]_i_20_n_2 ;
  wire \g_out_reg[7]_i_20_n_3 ;
  wire \g_out_reg[7]_i_20_n_4 ;
  wire \g_out_reg[7]_i_20_n_5 ;
  wire \g_out_reg[7]_i_20_n_6 ;
  wire \g_out_reg[7]_i_20_n_7 ;
  wire \g_out_reg[7]_i_2_n_0 ;
  wire \g_out_reg[7]_i_2_n_1 ;
  wire \g_out_reg[7]_i_2_n_2 ;
  wire \g_out_reg[7]_i_2_n_3 ;
  wire i_clk;
  wire [4:0]\mult_reg[0][0] ;
  wire [4:0]\mult_reg[0][0][4]_0 ;
  wire [4:0]\mult_reg[0][1][5]_0 ;
  wire [4:0]\mult_reg[0][2] ;
  wire [4:0]\mult_reg[0][2][4]_0 ;
  wire [4:0]\mult_reg[0][3][5]_0 ;
  wire [4:0]\mult_reg[0][4][6]_0 ;
  wire [4:0]\mult_reg[0][5][5]_0 ;
  wire [4:0]\mult_reg[0][6] ;
  wire [4:0]\mult_reg[0][6][4]_0 ;
  wire [4:0]\mult_reg[0][7][5]_0 ;
  wire [4:0]\mult_reg[0][8] ;
  wire [4:0]\mult_reg[0][8][4]_0 ;
  wire [5:0]\mult_reg[1][0] ;
  wire [5:0]\mult_reg[1][0][5]_0 ;
  wire [5:0]\mult_reg[1][1][6]_0 ;
  wire [5:0]\mult_reg[1][2] ;
  wire [5:0]\mult_reg[1][2][5]_0 ;
  wire [5:0]\mult_reg[1][3][6]_0 ;
  wire [5:0]\mult_reg[1][4][7]_0 ;
  wire [5:0]\mult_reg[1][5][6]_0 ;
  wire [5:0]\mult_reg[1][6] ;
  wire [5:0]\mult_reg[1][6][5]_0 ;
  wire [5:0]\mult_reg[1][7][6]_0 ;
  wire [5:0]\mult_reg[1][8] ;
  wire [5:0]\mult_reg[1][8][5]_0 ;
  wire [4:0]\mult_reg[2][0] ;
  wire [4:0]\mult_reg[2][0][4]_0 ;
  wire [4:0]\mult_reg[2][1][5]_0 ;
  wire [4:0]\mult_reg[2][2] ;
  wire [4:0]\mult_reg[2][2][4]_0 ;
  wire [4:0]\mult_reg[2][3][5]_0 ;
  wire [4:0]\mult_reg[2][4][6]_0 ;
  wire [4:0]\mult_reg[2][5][5]_0 ;
  wire [4:0]\mult_reg[2][6] ;
  wire [4:0]\mult_reg[2][6][4]_0 ;
  wire [4:0]\mult_reg[2][7][5]_0 ;
  wire [4:0]\mult_reg[2][8] ;
  wire \mult_reg_n_0_[0][1][1] ;
  wire \mult_reg_n_0_[0][1][2] ;
  wire \mult_reg_n_0_[0][1][3] ;
  wire \mult_reg_n_0_[0][1][4] ;
  wire \mult_reg_n_0_[0][1][5] ;
  wire \mult_reg_n_0_[0][3][1] ;
  wire \mult_reg_n_0_[0][3][2] ;
  wire \mult_reg_n_0_[0][3][3] ;
  wire \mult_reg_n_0_[0][3][4] ;
  wire \mult_reg_n_0_[0][3][5] ;
  wire \mult_reg_n_0_[0][4][2] ;
  wire \mult_reg_n_0_[0][4][3] ;
  wire \mult_reg_n_0_[0][4][4] ;
  wire \mult_reg_n_0_[0][4][5] ;
  wire \mult_reg_n_0_[0][4][6] ;
  wire \mult_reg_n_0_[0][5][1] ;
  wire \mult_reg_n_0_[0][5][2] ;
  wire \mult_reg_n_0_[0][5][3] ;
  wire \mult_reg_n_0_[0][5][4] ;
  wire \mult_reg_n_0_[0][5][5] ;
  wire \mult_reg_n_0_[0][7][1] ;
  wire \mult_reg_n_0_[0][7][2] ;
  wire \mult_reg_n_0_[0][7][3] ;
  wire \mult_reg_n_0_[0][7][4] ;
  wire \mult_reg_n_0_[0][7][5] ;
  wire \mult_reg_n_0_[1][1][1] ;
  wire \mult_reg_n_0_[1][1][2] ;
  wire \mult_reg_n_0_[1][1][3] ;
  wire \mult_reg_n_0_[1][1][4] ;
  wire \mult_reg_n_0_[1][1][5] ;
  wire \mult_reg_n_0_[1][1][6] ;
  wire \mult_reg_n_0_[1][3][1] ;
  wire \mult_reg_n_0_[1][3][2] ;
  wire \mult_reg_n_0_[1][3][3] ;
  wire \mult_reg_n_0_[1][3][4] ;
  wire \mult_reg_n_0_[1][3][5] ;
  wire \mult_reg_n_0_[1][3][6] ;
  wire \mult_reg_n_0_[1][4][2] ;
  wire \mult_reg_n_0_[1][4][3] ;
  wire \mult_reg_n_0_[1][4][4] ;
  wire \mult_reg_n_0_[1][4][5] ;
  wire \mult_reg_n_0_[1][4][6] ;
  wire \mult_reg_n_0_[1][4][7] ;
  wire \mult_reg_n_0_[1][5][1] ;
  wire \mult_reg_n_0_[1][5][2] ;
  wire \mult_reg_n_0_[1][5][3] ;
  wire \mult_reg_n_0_[1][5][4] ;
  wire \mult_reg_n_0_[1][5][5] ;
  wire \mult_reg_n_0_[1][5][6] ;
  wire \mult_reg_n_0_[1][7][1] ;
  wire \mult_reg_n_0_[1][7][2] ;
  wire \mult_reg_n_0_[1][7][3] ;
  wire \mult_reg_n_0_[1][7][4] ;
  wire \mult_reg_n_0_[1][7][5] ;
  wire \mult_reg_n_0_[1][7][6] ;
  wire \mult_reg_n_0_[2][1][1] ;
  wire \mult_reg_n_0_[2][1][2] ;
  wire \mult_reg_n_0_[2][1][3] ;
  wire \mult_reg_n_0_[2][1][4] ;
  wire \mult_reg_n_0_[2][1][5] ;
  wire \mult_reg_n_0_[2][3][1] ;
  wire \mult_reg_n_0_[2][3][2] ;
  wire \mult_reg_n_0_[2][3][3] ;
  wire \mult_reg_n_0_[2][3][4] ;
  wire \mult_reg_n_0_[2][3][5] ;
  wire \mult_reg_n_0_[2][4][2] ;
  wire \mult_reg_n_0_[2][4][3] ;
  wire \mult_reg_n_0_[2][4][4] ;
  wire \mult_reg_n_0_[2][4][5] ;
  wire \mult_reg_n_0_[2][4][6] ;
  wire \mult_reg_n_0_[2][5][1] ;
  wire \mult_reg_n_0_[2][5][2] ;
  wire \mult_reg_n_0_[2][5][3] ;
  wire \mult_reg_n_0_[2][5][4] ;
  wire \mult_reg_n_0_[2][5][5] ;
  wire \mult_reg_n_0_[2][7][1] ;
  wire \mult_reg_n_0_[2][7][2] ;
  wire \mult_reg_n_0_[2][7][3] ;
  wire \mult_reg_n_0_[2][7][4] ;
  wire \mult_reg_n_0_[2][7][5] ;
  wire [17:0]o_bram_addr;
  wire [11:0]o_data;
  wire pixel_data_valid;
  wire [9:4]r_out;
  wire \r_out[7]_i_10_n_0 ;
  wire \r_out[7]_i_11_n_0 ;
  wire \r_out[7]_i_12_n_0 ;
  wire \r_out[7]_i_13_n_0 ;
  wire \r_out[7]_i_14_n_0 ;
  wire \r_out[7]_i_15_n_0 ;
  wire \r_out[7]_i_16_n_0 ;
  wire \r_out[7]_i_17_n_0 ;
  wire \r_out[7]_i_22_n_0 ;
  wire \r_out[7]_i_23_n_0 ;
  wire \r_out[7]_i_24_n_0 ;
  wire \r_out[7]_i_25_n_0 ;
  wire \r_out[7]_i_26_n_0 ;
  wire \r_out[7]_i_27_n_0 ;
  wire \r_out[7]_i_28_n_0 ;
  wire \r_out[7]_i_29_n_0 ;
  wire \r_out[7]_i_30_n_0 ;
  wire \r_out[7]_i_31_n_0 ;
  wire \r_out[7]_i_32_n_0 ;
  wire \r_out[7]_i_33_n_0 ;
  wire \r_out[7]_i_34_n_0 ;
  wire \r_out[7]_i_35_n_0 ;
  wire \r_out[7]_i_36_n_0 ;
  wire \r_out[7]_i_37_n_0 ;
  wire \r_out[7]_i_38_n_0 ;
  wire \r_out[7]_i_39_n_0 ;
  wire \r_out[7]_i_3_n_0 ;
  wire \r_out[7]_i_40_n_0 ;
  wire \r_out[7]_i_41_n_0 ;
  wire \r_out[7]_i_42_n_0 ;
  wire \r_out[7]_i_43_n_0 ;
  wire \r_out[7]_i_44_n_0 ;
  wire \r_out[7]_i_45_n_0 ;
  wire \r_out[7]_i_4_n_0 ;
  wire \r_out[7]_i_5_n_0 ;
  wire \r_out[7]_i_6_n_0 ;
  wire \r_out[7]_i_7_n_0 ;
  wire \r_out[7]_i_8_n_0 ;
  wire \r_out[7]_i_9_n_0 ;
  wire \r_out[9]_i_10_n_0 ;
  wire \r_out[9]_i_11_n_0 ;
  wire \r_out[9]_i_12_n_0 ;
  wire \r_out[9]_i_2_n_0 ;
  wire \r_out[9]_i_3_n_0 ;
  wire \r_out[9]_i_6_n_0 ;
  wire \r_out[9]_i_7_n_0 ;
  wire \r_out[9]_i_8_n_0 ;
  wire \r_out[9]_i_9_n_0 ;
  wire \r_out_reg[7]_i_18_n_1 ;
  wire \r_out_reg[7]_i_18_n_3 ;
  wire \r_out_reg[7]_i_18_n_6 ;
  wire \r_out_reg[7]_i_18_n_7 ;
  wire \r_out_reg[7]_i_19_n_0 ;
  wire \r_out_reg[7]_i_19_n_1 ;
  wire \r_out_reg[7]_i_19_n_2 ;
  wire \r_out_reg[7]_i_19_n_3 ;
  wire \r_out_reg[7]_i_19_n_4 ;
  wire \r_out_reg[7]_i_19_n_5 ;
  wire \r_out_reg[7]_i_19_n_6 ;
  wire \r_out_reg[7]_i_19_n_7 ;
  wire \r_out_reg[7]_i_1_n_0 ;
  wire \r_out_reg[7]_i_1_n_1 ;
  wire \r_out_reg[7]_i_1_n_2 ;
  wire \r_out_reg[7]_i_1_n_3 ;
  wire \r_out_reg[7]_i_20_n_0 ;
  wire \r_out_reg[7]_i_20_n_1 ;
  wire \r_out_reg[7]_i_20_n_2 ;
  wire \r_out_reg[7]_i_20_n_3 ;
  wire \r_out_reg[7]_i_20_n_4 ;
  wire \r_out_reg[7]_i_20_n_5 ;
  wire \r_out_reg[7]_i_20_n_6 ;
  wire \r_out_reg[7]_i_20_n_7 ;
  wire \r_out_reg[7]_i_21_n_0 ;
  wire \r_out_reg[7]_i_21_n_1 ;
  wire \r_out_reg[7]_i_21_n_2 ;
  wire \r_out_reg[7]_i_21_n_3 ;
  wire \r_out_reg[7]_i_21_n_4 ;
  wire \r_out_reg[7]_i_21_n_5 ;
  wire \r_out_reg[7]_i_21_n_6 ;
  wire \r_out_reg[7]_i_21_n_7 ;
  wire \r_out_reg[7]_i_2_n_0 ;
  wire \r_out_reg[7]_i_2_n_1 ;
  wire \r_out_reg[7]_i_2_n_2 ;
  wire \r_out_reg[7]_i_2_n_3 ;
  wire \r_out_reg[9]_i_4_n_1 ;
  wire \r_out_reg[9]_i_4_n_3 ;
  wire \r_out_reg[9]_i_4_n_6 ;
  wire \r_out_reg[9]_i_4_n_7 ;
  wire \r_out_reg[9]_i_5_n_1 ;
  wire \r_out_reg[9]_i_5_n_3 ;
  wire \r_out_reg[9]_i_5_n_6 ;
  wire \r_out_reg[9]_i_5_n_7 ;
  wire someport;
  wire sumValid_reg_srl2_n_0;
  wire [9:4]\sum_out[0] ;
  wire [10:4]\sum_out[1] ;
  wire [9:4]\sum_out[2] ;
  wire valid_out_reg_0;
  wire [3:1]\NLW_b_out_reg[7]_i_18_CO_UNCONNECTED ;
  wire [3:2]\NLW_b_out_reg[7]_i_18_O_UNCONNECTED ;
  wire [3:0]\NLW_b_out_reg[7]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_b_out_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_b_out_reg[9]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_b_out_reg[9]_i_4_CO_UNCONNECTED ;
  wire [3:2]\NLW_b_out_reg[9]_i_4_O_UNCONNECTED ;
  wire [3:1]\NLW_b_out_reg[9]_i_5_CO_UNCONNECTED ;
  wire [3:2]\NLW_b_out_reg[9]_i_5_O_UNCONNECTED ;
  wire [3:1]\NLW_bram_addr_reg[17]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_bram_addr_reg[17]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_g_out_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_g_out_reg[10]_i_1_O_UNCONNECTED ;
  wire [2:2]\NLW_g_out_reg[10]_i_6_CO_UNCONNECTED ;
  wire [3:3]\NLW_g_out_reg[10]_i_6_O_UNCONNECTED ;
  wire [2:2]\NLW_g_out_reg[10]_i_7_CO_UNCONNECTED ;
  wire [3:3]\NLW_g_out_reg[10]_i_7_O_UNCONNECTED ;
  wire [2:2]\NLW_g_out_reg[10]_i_8_CO_UNCONNECTED ;
  wire [3:3]\NLW_g_out_reg[10]_i_8_O_UNCONNECTED ;
  wire [3:0]\NLW_g_out_reg[7]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_r_out_reg[7]_i_18_CO_UNCONNECTED ;
  wire [3:2]\NLW_r_out_reg[7]_i_18_O_UNCONNECTED ;
  wire [3:0]\NLW_r_out_reg[7]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_r_out_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_r_out_reg[9]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_r_out_reg[9]_i_4_CO_UNCONNECTED ;
  wire [3:2]\NLW_r_out_reg[9]_i_4_O_UNCONNECTED ;
  wire [3:1]\NLW_r_out_reg[9]_i_5_CO_UNCONNECTED ;
  wire [3:2]\NLW_r_out_reg[9]_i_5_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h6996)) 
    \b_out[7]_i_10 
       (.I0(\b_out_reg[7]_i_19_n_4 ),
        .I1(\b_out_reg[7]_i_20_n_4 ),
        .I2(\b_out_reg[7]_i_18_n_7 ),
        .I3(\b_out[7]_i_6_n_0 ),
        .O(\b_out[7]_i_10_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \b_out[7]_i_11 
       (.I0(\b_out_reg[7]_i_19_n_6 ),
        .I1(\b_out_reg[7]_i_20_n_6 ),
        .I2(\b_out_reg[7]_i_21_n_5 ),
        .O(\b_out[7]_i_11_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \b_out[7]_i_12 
       (.I0(\b_out_reg[7]_i_19_n_7 ),
        .I1(\b_out_reg[7]_i_20_n_7 ),
        .I2(\b_out_reg[7]_i_21_n_6 ),
        .O(\b_out[7]_i_12_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \b_out[7]_i_13 
       (.I0(\mult_reg[2][2] [0]),
        .I1(\mult_reg[2][6] [0]),
        .I2(\b_out_reg[7]_i_21_n_7 ),
        .O(\b_out[7]_i_13_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \b_out[7]_i_14 
       (.I0(\b_out_reg[7]_i_19_n_5 ),
        .I1(\b_out_reg[7]_i_20_n_5 ),
        .I2(\b_out_reg[7]_i_21_n_4 ),
        .I3(\b_out[7]_i_11_n_0 ),
        .O(\b_out[7]_i_14_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \b_out[7]_i_15 
       (.I0(\b_out_reg[7]_i_19_n_6 ),
        .I1(\b_out_reg[7]_i_20_n_6 ),
        .I2(\b_out_reg[7]_i_21_n_5 ),
        .I3(\b_out[7]_i_12_n_0 ),
        .O(\b_out[7]_i_15_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \b_out[7]_i_16 
       (.I0(\b_out_reg[7]_i_19_n_7 ),
        .I1(\b_out_reg[7]_i_20_n_7 ),
        .I2(\b_out_reg[7]_i_21_n_6 ),
        .I3(\b_out[7]_i_13_n_0 ),
        .O(\b_out[7]_i_16_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \b_out[7]_i_17 
       (.I0(\mult_reg[2][2] [0]),
        .I1(\mult_reg[2][6] [0]),
        .I2(\b_out_reg[7]_i_21_n_7 ),
        .O(\b_out[7]_i_17_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \b_out[7]_i_22 
       (.I0(\mult_reg_n_0_[2][7][3] ),
        .I1(\mult_reg[2][8] [3]),
        .I2(\mult_reg[2][0] [3]),
        .O(\b_out[7]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h17E8)) 
    \b_out[7]_i_23 
       (.I0(\mult_reg[2][0] [4]),
        .I1(\mult_reg[2][8] [4]),
        .I2(\mult_reg_n_0_[2][7][4] ),
        .I3(\mult_reg_n_0_[2][7][5] ),
        .O(\b_out[7]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \b_out[7]_i_24 
       (.I0(\b_out[7]_i_22_n_0 ),
        .I1(\mult_reg[2][8] [4]),
        .I2(\mult_reg_n_0_[2][7][4] ),
        .I3(\mult_reg[2][0] [4]),
        .O(\b_out[7]_i_24_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \b_out[7]_i_25 
       (.I0(\mult_reg_n_0_[2][1][3] ),
        .I1(\mult_reg[2][2] [3]),
        .I2(\mult_reg_n_0_[2][3][3] ),
        .O(\b_out[7]_i_25_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \b_out[7]_i_26 
       (.I0(\mult_reg_n_0_[2][1][2] ),
        .I1(\mult_reg[2][2] [2]),
        .I2(\mult_reg_n_0_[2][3][2] ),
        .O(\b_out[7]_i_26_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \b_out[7]_i_27 
       (.I0(\mult_reg_n_0_[2][1][1] ),
        .I1(\mult_reg[2][2] [1]),
        .I2(\mult_reg_n_0_[2][3][1] ),
        .O(\b_out[7]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \b_out[7]_i_28 
       (.I0(\b_out[7]_i_25_n_0 ),
        .I1(\mult_reg[2][2] [4]),
        .I2(\mult_reg_n_0_[2][1][4] ),
        .I3(\mult_reg_n_0_[2][3][4] ),
        .O(\b_out[7]_i_28_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \b_out[7]_i_29 
       (.I0(\mult_reg_n_0_[2][1][3] ),
        .I1(\mult_reg[2][2] [3]),
        .I2(\mult_reg_n_0_[2][3][3] ),
        .I3(\b_out[7]_i_26_n_0 ),
        .O(\b_out[7]_i_29_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \b_out[7]_i_3 
       (.I0(\b_out_reg[9]_i_4_n_6 ),
        .I1(\b_out_reg[9]_i_5_n_6 ),
        .I2(\b_out_reg[7]_i_18_n_1 ),
        .O(\b_out[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \b_out[7]_i_30 
       (.I0(\mult_reg_n_0_[2][1][2] ),
        .I1(\mult_reg[2][2] [2]),
        .I2(\mult_reg_n_0_[2][3][2] ),
        .I3(\b_out[7]_i_27_n_0 ),
        .O(\b_out[7]_i_30_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \b_out[7]_i_31 
       (.I0(\mult_reg_n_0_[2][1][1] ),
        .I1(\mult_reg[2][2] [1]),
        .I2(\mult_reg_n_0_[2][3][1] ),
        .O(\b_out[7]_i_31_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \b_out[7]_i_32 
       (.I0(\mult_reg_n_0_[2][4][3] ),
        .I1(\mult_reg_n_0_[2][5][3] ),
        .I2(\mult_reg[2][6] [3]),
        .O(\b_out[7]_i_32_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \b_out[7]_i_33 
       (.I0(\mult_reg_n_0_[2][4][2] ),
        .I1(\mult_reg_n_0_[2][5][2] ),
        .I2(\mult_reg[2][6] [2]),
        .O(\b_out[7]_i_33_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b_out[7]_i_34 
       (.I0(\mult_reg_n_0_[2][5][1] ),
        .I1(\mult_reg[2][6] [1]),
        .O(\b_out[7]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \b_out[7]_i_35 
       (.I0(\b_out[7]_i_32_n_0 ),
        .I1(\mult_reg_n_0_[2][5][4] ),
        .I2(\mult_reg_n_0_[2][4][4] ),
        .I3(\mult_reg[2][6] [4]),
        .O(\b_out[7]_i_35_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \b_out[7]_i_36 
       (.I0(\mult_reg_n_0_[2][4][3] ),
        .I1(\mult_reg_n_0_[2][5][3] ),
        .I2(\mult_reg[2][6] [3]),
        .I3(\b_out[7]_i_33_n_0 ),
        .O(\b_out[7]_i_36_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \b_out[7]_i_37 
       (.I0(\mult_reg_n_0_[2][4][2] ),
        .I1(\mult_reg_n_0_[2][5][2] ),
        .I2(\mult_reg[2][6] [2]),
        .I3(\b_out[7]_i_34_n_0 ),
        .O(\b_out[7]_i_37_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \b_out[7]_i_38 
       (.I0(\mult_reg_n_0_[2][5][1] ),
        .I1(\mult_reg[2][6] [1]),
        .O(\b_out[7]_i_38_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \b_out[7]_i_39 
       (.I0(\mult_reg_n_0_[2][7][2] ),
        .I1(\mult_reg[2][8] [2]),
        .I2(\mult_reg[2][0] [2]),
        .O(\b_out[7]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \b_out[7]_i_4 
       (.I0(\b_out_reg[9]_i_4_n_7 ),
        .I1(\b_out_reg[9]_i_5_n_7 ),
        .I2(\b_out_reg[7]_i_18_n_6 ),
        .O(\b_out[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \b_out[7]_i_40 
       (.I0(\mult_reg_n_0_[2][7][1] ),
        .I1(\mult_reg[2][8] [1]),
        .I2(\mult_reg[2][0] [1]),
        .O(\b_out[7]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \b_out[7]_i_41 
       (.I0(\mult_reg[2][8] [0]),
        .I1(\mult_reg[2][0] [0]),
        .O(\b_out[7]_i_41_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \b_out[7]_i_42 
       (.I0(\mult_reg_n_0_[2][7][3] ),
        .I1(\mult_reg[2][8] [3]),
        .I2(\mult_reg[2][0] [3]),
        .I3(\b_out[7]_i_39_n_0 ),
        .O(\b_out[7]_i_42_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \b_out[7]_i_43 
       (.I0(\mult_reg_n_0_[2][7][2] ),
        .I1(\mult_reg[2][8] [2]),
        .I2(\mult_reg[2][0] [2]),
        .I3(\b_out[7]_i_40_n_0 ),
        .O(\b_out[7]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \b_out[7]_i_44 
       (.I0(\mult_reg_n_0_[2][7][1] ),
        .I1(\mult_reg[2][8] [1]),
        .I2(\mult_reg[2][0] [1]),
        .I3(\b_out[7]_i_41_n_0 ),
        .O(\b_out[7]_i_44_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \b_out[7]_i_45 
       (.I0(\mult_reg[2][8] [0]),
        .I1(\mult_reg[2][0] [0]),
        .O(\b_out[7]_i_45_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \b_out[7]_i_5 
       (.I0(\b_out_reg[7]_i_19_n_4 ),
        .I1(\b_out_reg[7]_i_20_n_4 ),
        .I2(\b_out_reg[7]_i_18_n_7 ),
        .O(\b_out[7]_i_5_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \b_out[7]_i_6 
       (.I0(\b_out_reg[7]_i_19_n_5 ),
        .I1(\b_out_reg[7]_i_20_n_5 ),
        .I2(\b_out_reg[7]_i_21_n_4 ),
        .O(\b_out[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \b_out[7]_i_7 
       (.I0(\b_out_reg[7]_i_18_n_1 ),
        .I1(\b_out_reg[9]_i_5_n_6 ),
        .I2(\b_out_reg[9]_i_4_n_6 ),
        .I3(\b_out_reg[9]_i_4_n_1 ),
        .I4(\b_out_reg[9]_i_5_n_1 ),
        .O(\b_out[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \b_out[7]_i_8 
       (.I0(\b_out[7]_i_4_n_0 ),
        .I1(\b_out_reg[9]_i_5_n_6 ),
        .I2(\b_out_reg[9]_i_4_n_6 ),
        .I3(\b_out_reg[7]_i_18_n_1 ),
        .O(\b_out[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \b_out[7]_i_9 
       (.I0(\b_out_reg[9]_i_4_n_7 ),
        .I1(\b_out_reg[9]_i_5_n_7 ),
        .I2(\b_out_reg[7]_i_18_n_6 ),
        .I3(\b_out[7]_i_5_n_0 ),
        .O(\b_out[7]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \b_out[9]_i_10 
       (.I0(\mult_reg_n_0_[2][4][4] ),
        .I1(\mult_reg_n_0_[2][5][4] ),
        .I2(\mult_reg[2][6] [4]),
        .O(\b_out[9]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \b_out[9]_i_11 
       (.I0(\mult_reg_n_0_[2][5][5] ),
        .I1(\mult_reg_n_0_[2][4][5] ),
        .I2(\mult_reg_n_0_[2][4][6] ),
        .O(\b_out[9]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \b_out[9]_i_12 
       (.I0(\mult_reg[2][6] [4]),
        .I1(\mult_reg_n_0_[2][5][4] ),
        .I2(\mult_reg_n_0_[2][4][4] ),
        .I3(\mult_reg_n_0_[2][4][5] ),
        .I4(\mult_reg_n_0_[2][5][5] ),
        .O(\b_out[9]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \b_out[9]_i_2 
       (.I0(\b_out_reg[9]_i_4_n_1 ),
        .I1(\b_out_reg[9]_i_5_n_1 ),
        .O(\b_out[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \b_out[9]_i_3 
       (.I0(\b_out_reg[9]_i_4_n_1 ),
        .I1(\b_out_reg[9]_i_5_n_1 ),
        .O(\b_out[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \b_out[9]_i_6 
       (.I0(\mult_reg_n_0_[2][1][5] ),
        .I1(\mult_reg_n_0_[2][3][5] ),
        .O(\b_out[9]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \b_out[9]_i_7 
       (.I0(\mult_reg_n_0_[2][1][4] ),
        .I1(\mult_reg[2][2] [4]),
        .I2(\mult_reg_n_0_[2][3][4] ),
        .O(\b_out[9]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \b_out[9]_i_8 
       (.I0(\mult_reg_n_0_[2][1][5] ),
        .I1(\mult_reg_n_0_[2][3][5] ),
        .O(\b_out[9]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \b_out[9]_i_9 
       (.I0(\mult_reg_n_0_[2][3][4] ),
        .I1(\mult_reg[2][2] [4]),
        .I2(\mult_reg_n_0_[2][1][4] ),
        .I3(\mult_reg_n_0_[2][1][5] ),
        .I4(\mult_reg_n_0_[2][3][5] ),
        .O(\b_out[9]_i_9_n_0 ));
  FDRE \b_out_reg[4] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\sum_out[2] [4]),
        .Q(b_out[4]),
        .R(1'b0));
  FDRE \b_out_reg[5] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\sum_out[2] [5]),
        .Q(b_out[5]),
        .R(1'b0));
  FDRE \b_out_reg[6] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\sum_out[2] [6]),
        .Q(b_out[6]),
        .R(1'b0));
  FDRE \b_out_reg[7] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\sum_out[2] [7]),
        .Q(b_out[7]),
        .R(1'b0));
  CARRY4 \b_out_reg[7]_i_1 
       (.CI(\b_out_reg[7]_i_2_n_0 ),
        .CO({\b_out_reg[7]_i_1_n_0 ,\b_out_reg[7]_i_1_n_1 ,\b_out_reg[7]_i_1_n_2 ,\b_out_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\b_out[7]_i_3_n_0 ,\b_out[7]_i_4_n_0 ,\b_out[7]_i_5_n_0 ,\b_out[7]_i_6_n_0 }),
        .O(\sum_out[2] [7:4]),
        .S({\b_out[7]_i_7_n_0 ,\b_out[7]_i_8_n_0 ,\b_out[7]_i_9_n_0 ,\b_out[7]_i_10_n_0 }));
  CARRY4 \b_out_reg[7]_i_18 
       (.CI(\b_out_reg[7]_i_21_n_0 ),
        .CO({\NLW_b_out_reg[7]_i_18_CO_UNCONNECTED [3],\b_out_reg[7]_i_18_n_1 ,\NLW_b_out_reg[7]_i_18_CO_UNCONNECTED [1],\b_out_reg[7]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\mult_reg_n_0_[2][7][5] ,\b_out[7]_i_22_n_0 }),
        .O({\NLW_b_out_reg[7]_i_18_O_UNCONNECTED [3:2],\b_out_reg[7]_i_18_n_6 ,\b_out_reg[7]_i_18_n_7 }),
        .S({1'b0,1'b1,\b_out[7]_i_23_n_0 ,\b_out[7]_i_24_n_0 }));
  CARRY4 \b_out_reg[7]_i_19 
       (.CI(1'b0),
        .CO({\b_out_reg[7]_i_19_n_0 ,\b_out_reg[7]_i_19_n_1 ,\b_out_reg[7]_i_19_n_2 ,\b_out_reg[7]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({\b_out[7]_i_25_n_0 ,\b_out[7]_i_26_n_0 ,\b_out[7]_i_27_n_0 ,1'b0}),
        .O({\b_out_reg[7]_i_19_n_4 ,\b_out_reg[7]_i_19_n_5 ,\b_out_reg[7]_i_19_n_6 ,\b_out_reg[7]_i_19_n_7 }),
        .S({\b_out[7]_i_28_n_0 ,\b_out[7]_i_29_n_0 ,\b_out[7]_i_30_n_0 ,\b_out[7]_i_31_n_0 }));
  CARRY4 \b_out_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\b_out_reg[7]_i_2_n_0 ,\b_out_reg[7]_i_2_n_1 ,\b_out_reg[7]_i_2_n_2 ,\b_out_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\b_out[7]_i_11_n_0 ,\b_out[7]_i_12_n_0 ,\b_out[7]_i_13_n_0 ,1'b0}),
        .O(\NLW_b_out_reg[7]_i_2_O_UNCONNECTED [3:0]),
        .S({\b_out[7]_i_14_n_0 ,\b_out[7]_i_15_n_0 ,\b_out[7]_i_16_n_0 ,\b_out[7]_i_17_n_0 }));
  CARRY4 \b_out_reg[7]_i_20 
       (.CI(1'b0),
        .CO({\b_out_reg[7]_i_20_n_0 ,\b_out_reg[7]_i_20_n_1 ,\b_out_reg[7]_i_20_n_2 ,\b_out_reg[7]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\b_out[7]_i_32_n_0 ,\b_out[7]_i_33_n_0 ,\b_out[7]_i_34_n_0 ,1'b0}),
        .O({\b_out_reg[7]_i_20_n_4 ,\b_out_reg[7]_i_20_n_5 ,\b_out_reg[7]_i_20_n_6 ,\b_out_reg[7]_i_20_n_7 }),
        .S({\b_out[7]_i_35_n_0 ,\b_out[7]_i_36_n_0 ,\b_out[7]_i_37_n_0 ,\b_out[7]_i_38_n_0 }));
  CARRY4 \b_out_reg[7]_i_21 
       (.CI(1'b0),
        .CO({\b_out_reg[7]_i_21_n_0 ,\b_out_reg[7]_i_21_n_1 ,\b_out_reg[7]_i_21_n_2 ,\b_out_reg[7]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\b_out[7]_i_39_n_0 ,\b_out[7]_i_40_n_0 ,\b_out[7]_i_41_n_0 ,1'b0}),
        .O({\b_out_reg[7]_i_21_n_4 ,\b_out_reg[7]_i_21_n_5 ,\b_out_reg[7]_i_21_n_6 ,\b_out_reg[7]_i_21_n_7 }),
        .S({\b_out[7]_i_42_n_0 ,\b_out[7]_i_43_n_0 ,\b_out[7]_i_44_n_0 ,\b_out[7]_i_45_n_0 }));
  FDRE \b_out_reg[9] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\sum_out[2] [9]),
        .Q(b_out[9]),
        .R(1'b0));
  CARRY4 \b_out_reg[9]_i_1 
       (.CI(\b_out_reg[7]_i_1_n_0 ),
        .CO({\NLW_b_out_reg[9]_i_1_CO_UNCONNECTED [3:1],\sum_out[2] [9]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\b_out[9]_i_2_n_0 }),
        .O(\NLW_b_out_reg[9]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\b_out[9]_i_3_n_0 }));
  CARRY4 \b_out_reg[9]_i_4 
       (.CI(\b_out_reg[7]_i_19_n_0 ),
        .CO({\NLW_b_out_reg[9]_i_4_CO_UNCONNECTED [3],\b_out_reg[9]_i_4_n_1 ,\NLW_b_out_reg[9]_i_4_CO_UNCONNECTED [1],\b_out_reg[9]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\b_out[9]_i_6_n_0 ,\b_out[9]_i_7_n_0 }),
        .O({\NLW_b_out_reg[9]_i_4_O_UNCONNECTED [3:2],\b_out_reg[9]_i_4_n_6 ,\b_out_reg[9]_i_4_n_7 }),
        .S({1'b0,1'b1,\b_out[9]_i_8_n_0 ,\b_out[9]_i_9_n_0 }));
  CARRY4 \b_out_reg[9]_i_5 
       (.CI(\b_out_reg[7]_i_20_n_0 ),
        .CO({\NLW_b_out_reg[9]_i_5_CO_UNCONNECTED [3],\b_out_reg[9]_i_5_n_1 ,\NLW_b_out_reg[9]_i_5_CO_UNCONNECTED [1],\b_out_reg[9]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\mult_reg_n_0_[2][4][6] ,\b_out[9]_i_10_n_0 }),
        .O({\NLW_b_out_reg[9]_i_5_O_UNCONNECTED [3:2],\b_out_reg[9]_i_5_n_6 ,\b_out_reg[9]_i_5_n_7 }),
        .S({1'b0,1'b1,\b_out[9]_i_11_n_0 ,\b_out[9]_i_12_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \bram_addr[3]_i_2 
       (.I0(o_bram_addr[0]),
        .O(\bram_addr[3]_i_2_n_0 ));
  FDRE \bram_addr_reg[0] 
       (.C(i_clk),
        .CE(valid_out_reg_0),
        .D(\bram_addr_reg[3]_i_1_n_7 ),
        .Q(o_bram_addr[0]),
        .R(someport));
  FDRE \bram_addr_reg[10] 
       (.C(i_clk),
        .CE(valid_out_reg_0),
        .D(\bram_addr_reg[11]_i_1_n_5 ),
        .Q(o_bram_addr[10]),
        .R(someport));
  FDRE \bram_addr_reg[11] 
       (.C(i_clk),
        .CE(valid_out_reg_0),
        .D(\bram_addr_reg[11]_i_1_n_4 ),
        .Q(o_bram_addr[11]),
        .R(someport));
  CARRY4 \bram_addr_reg[11]_i_1 
       (.CI(\bram_addr_reg[7]_i_1_n_0 ),
        .CO({\bram_addr_reg[11]_i_1_n_0 ,\bram_addr_reg[11]_i_1_n_1 ,\bram_addr_reg[11]_i_1_n_2 ,\bram_addr_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\bram_addr_reg[11]_i_1_n_4 ,\bram_addr_reg[11]_i_1_n_5 ,\bram_addr_reg[11]_i_1_n_6 ,\bram_addr_reg[11]_i_1_n_7 }),
        .S(o_bram_addr[11:8]));
  FDRE \bram_addr_reg[12] 
       (.C(i_clk),
        .CE(valid_out_reg_0),
        .D(\bram_addr_reg[15]_i_1_n_7 ),
        .Q(o_bram_addr[12]),
        .R(someport));
  FDRE \bram_addr_reg[13] 
       (.C(i_clk),
        .CE(valid_out_reg_0),
        .D(\bram_addr_reg[15]_i_1_n_6 ),
        .Q(o_bram_addr[13]),
        .R(someport));
  FDRE \bram_addr_reg[14] 
       (.C(i_clk),
        .CE(valid_out_reg_0),
        .D(\bram_addr_reg[15]_i_1_n_5 ),
        .Q(o_bram_addr[14]),
        .R(someport));
  FDRE \bram_addr_reg[15] 
       (.C(i_clk),
        .CE(valid_out_reg_0),
        .D(\bram_addr_reg[15]_i_1_n_4 ),
        .Q(o_bram_addr[15]),
        .R(someport));
  CARRY4 \bram_addr_reg[15]_i_1 
       (.CI(\bram_addr_reg[11]_i_1_n_0 ),
        .CO({\bram_addr_reg[15]_i_1_n_0 ,\bram_addr_reg[15]_i_1_n_1 ,\bram_addr_reg[15]_i_1_n_2 ,\bram_addr_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\bram_addr_reg[15]_i_1_n_4 ,\bram_addr_reg[15]_i_1_n_5 ,\bram_addr_reg[15]_i_1_n_6 ,\bram_addr_reg[15]_i_1_n_7 }),
        .S(o_bram_addr[15:12]));
  FDRE \bram_addr_reg[16] 
       (.C(i_clk),
        .CE(valid_out_reg_0),
        .D(\bram_addr_reg[17]_i_1_n_7 ),
        .Q(o_bram_addr[16]),
        .R(someport));
  FDRE \bram_addr_reg[17] 
       (.C(i_clk),
        .CE(valid_out_reg_0),
        .D(\bram_addr_reg[17]_i_1_n_6 ),
        .Q(o_bram_addr[17]),
        .R(someport));
  CARRY4 \bram_addr_reg[17]_i_1 
       (.CI(\bram_addr_reg[15]_i_1_n_0 ),
        .CO({\NLW_bram_addr_reg[17]_i_1_CO_UNCONNECTED [3:1],\bram_addr_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_bram_addr_reg[17]_i_1_O_UNCONNECTED [3:2],\bram_addr_reg[17]_i_1_n_6 ,\bram_addr_reg[17]_i_1_n_7 }),
        .S({1'b0,1'b0,o_bram_addr[17:16]}));
  FDRE \bram_addr_reg[1] 
       (.C(i_clk),
        .CE(valid_out_reg_0),
        .D(\bram_addr_reg[3]_i_1_n_6 ),
        .Q(o_bram_addr[1]),
        .R(someport));
  FDRE \bram_addr_reg[2] 
       (.C(i_clk),
        .CE(valid_out_reg_0),
        .D(\bram_addr_reg[3]_i_1_n_5 ),
        .Q(o_bram_addr[2]),
        .R(someport));
  FDRE \bram_addr_reg[3] 
       (.C(i_clk),
        .CE(valid_out_reg_0),
        .D(\bram_addr_reg[3]_i_1_n_4 ),
        .Q(o_bram_addr[3]),
        .R(someport));
  CARRY4 \bram_addr_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\bram_addr_reg[3]_i_1_n_0 ,\bram_addr_reg[3]_i_1_n_1 ,\bram_addr_reg[3]_i_1_n_2 ,\bram_addr_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\bram_addr_reg[3]_i_1_n_4 ,\bram_addr_reg[3]_i_1_n_5 ,\bram_addr_reg[3]_i_1_n_6 ,\bram_addr_reg[3]_i_1_n_7 }),
        .S({o_bram_addr[3:1],\bram_addr[3]_i_2_n_0 }));
  FDRE \bram_addr_reg[4] 
       (.C(i_clk),
        .CE(valid_out_reg_0),
        .D(\bram_addr_reg[7]_i_1_n_7 ),
        .Q(o_bram_addr[4]),
        .R(someport));
  FDRE \bram_addr_reg[5] 
       (.C(i_clk),
        .CE(valid_out_reg_0),
        .D(\bram_addr_reg[7]_i_1_n_6 ),
        .Q(o_bram_addr[5]),
        .R(someport));
  FDRE \bram_addr_reg[6] 
       (.C(i_clk),
        .CE(valid_out_reg_0),
        .D(\bram_addr_reg[7]_i_1_n_5 ),
        .Q(o_bram_addr[6]),
        .R(someport));
  FDRE \bram_addr_reg[7] 
       (.C(i_clk),
        .CE(valid_out_reg_0),
        .D(\bram_addr_reg[7]_i_1_n_4 ),
        .Q(o_bram_addr[7]),
        .R(someport));
  CARRY4 \bram_addr_reg[7]_i_1 
       (.CI(\bram_addr_reg[3]_i_1_n_0 ),
        .CO({\bram_addr_reg[7]_i_1_n_0 ,\bram_addr_reg[7]_i_1_n_1 ,\bram_addr_reg[7]_i_1_n_2 ,\bram_addr_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\bram_addr_reg[7]_i_1_n_4 ,\bram_addr_reg[7]_i_1_n_5 ,\bram_addr_reg[7]_i_1_n_6 ,\bram_addr_reg[7]_i_1_n_7 }),
        .S(o_bram_addr[7:4]));
  FDRE \bram_addr_reg[8] 
       (.C(i_clk),
        .CE(valid_out_reg_0),
        .D(\bram_addr_reg[11]_i_1_n_7 ),
        .Q(o_bram_addr[8]),
        .R(someport));
  FDRE \bram_addr_reg[9] 
       (.C(i_clk),
        .CE(valid_out_reg_0),
        .D(\bram_addr_reg[11]_i_1_n_6 ),
        .Q(o_bram_addr[9]),
        .R(someport));
  FDSE \convolved_rgb_reg[0] 
       (.C(i_clk),
        .CE(1'b1),
        .D(b_out[4]),
        .Q(o_data[0]),
        .S(b_out[9]));
  FDSE \convolved_rgb_reg[11] 
       (.C(i_clk),
        .CE(1'b1),
        .D(r_out[4]),
        .Q(o_data[8]),
        .S(r_out[9]));
  FDSE \convolved_rgb_reg[12] 
       (.C(i_clk),
        .CE(1'b1),
        .D(r_out[5]),
        .Q(o_data[9]),
        .S(r_out[9]));
  FDSE \convolved_rgb_reg[13] 
       (.C(i_clk),
        .CE(1'b1),
        .D(r_out[6]),
        .Q(o_data[10]),
        .S(r_out[9]));
  FDSE \convolved_rgb_reg[14] 
       (.C(i_clk),
        .CE(1'b1),
        .D(r_out[7]),
        .Q(o_data[11]),
        .S(r_out[9]));
  FDSE \convolved_rgb_reg[1] 
       (.C(i_clk),
        .CE(1'b1),
        .D(b_out[5]),
        .Q(o_data[1]),
        .S(b_out[9]));
  FDSE \convolved_rgb_reg[2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(b_out[6]),
        .Q(o_data[2]),
        .S(b_out[9]));
  FDSE \convolved_rgb_reg[3] 
       (.C(i_clk),
        .CE(1'b1),
        .D(b_out[7]),
        .Q(o_data[3]),
        .S(b_out[9]));
  FDSE \convolved_rgb_reg[5] 
       (.C(i_clk),
        .CE(1'b1),
        .D(g_out[4]),
        .Q(o_data[4]),
        .S(g_out[10]));
  FDSE \convolved_rgb_reg[6] 
       (.C(i_clk),
        .CE(1'b1),
        .D(g_out[5]),
        .Q(o_data[5]),
        .S(g_out[10]));
  FDSE \convolved_rgb_reg[7] 
       (.C(i_clk),
        .CE(1'b1),
        .D(g_out[6]),
        .Q(o_data[6]),
        .S(g_out[10]));
  FDSE \convolved_rgb_reg[8] 
       (.C(i_clk),
        .CE(1'b1),
        .D(g_out[7]),
        .Q(o_data[7]),
        .S(g_out[10]));
  LUT3 #(
    .INIT(8'hE8)) 
    \g_out[10]_i_10 
       (.I0(\mult_reg_n_0_[1][1][5] ),
        .I1(\mult_reg[1][2] [5]),
        .I2(\mult_reg_n_0_[1][3][5] ),
        .O(\g_out[10]_i_10_n_0 ));
  (* HLUTNM = "lutpair22" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \g_out[10]_i_11 
       (.I0(\mult_reg_n_0_[1][1][4] ),
        .I1(\mult_reg[1][2] [4]),
        .I2(\mult_reg_n_0_[1][3][4] ),
        .O(\g_out[10]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \g_out[10]_i_12 
       (.I0(\mult_reg_n_0_[1][1][6] ),
        .I1(\mult_reg_n_0_[1][3][6] ),
        .O(\g_out[10]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \g_out[10]_i_13 
       (.I0(\mult_reg_n_0_[1][3][5] ),
        .I1(\mult_reg[1][2] [5]),
        .I2(\mult_reg_n_0_[1][1][5] ),
        .I3(\mult_reg_n_0_[1][1][6] ),
        .I4(\mult_reg_n_0_[1][3][6] ),
        .O(\g_out[10]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \g_out[10]_i_14 
       (.I0(\g_out[10]_i_11_n_0 ),
        .I1(\mult_reg[1][2] [5]),
        .I2(\mult_reg_n_0_[1][1][5] ),
        .I3(\mult_reg_n_0_[1][3][5] ),
        .O(\g_out[10]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \g_out[10]_i_15 
       (.I0(\mult_reg_n_0_[1][4][5] ),
        .I1(\mult_reg_n_0_[1][5][5] ),
        .I2(\mult_reg[1][6] [5]),
        .O(\g_out[10]_i_15_n_0 ));
  (* HLUTNM = "lutpair18" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \g_out[10]_i_16 
       (.I0(\mult_reg_n_0_[1][4][4] ),
        .I1(\mult_reg_n_0_[1][5][4] ),
        .I2(\mult_reg[1][6] [4]),
        .O(\g_out[10]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \g_out[10]_i_17 
       (.I0(\mult_reg_n_0_[1][5][6] ),
        .I1(\mult_reg_n_0_[1][4][6] ),
        .I2(\mult_reg_n_0_[1][4][7] ),
        .O(\g_out[10]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \g_out[10]_i_18 
       (.I0(\mult_reg[1][6] [5]),
        .I1(\mult_reg_n_0_[1][5][5] ),
        .I2(\mult_reg_n_0_[1][4][5] ),
        .I3(\mult_reg_n_0_[1][4][6] ),
        .I4(\mult_reg_n_0_[1][5][6] ),
        .O(\g_out[10]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \g_out[10]_i_19 
       (.I0(\g_out[10]_i_16_n_0 ),
        .I1(\mult_reg_n_0_[1][5][5] ),
        .I2(\mult_reg_n_0_[1][4][5] ),
        .I3(\mult_reg[1][6] [5]),
        .O(\g_out[10]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \g_out[10]_i_2 
       (.I0(\g_out_reg[10]_i_6_n_0 ),
        .I1(\g_out_reg[10]_i_7_n_0 ),
        .O(\g_out[10]_i_2_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \g_out[10]_i_20 
       (.I0(\mult_reg_n_0_[1][7][4] ),
        .I1(\mult_reg[1][8] [4]),
        .I2(\mult_reg[1][0] [4]),
        .O(\g_out[10]_i_20_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \g_out[10]_i_21 
       (.I0(\mult_reg_n_0_[1][7][3] ),
        .I1(\mult_reg[1][8] [3]),
        .I2(\mult_reg[1][0] [3]),
        .O(\g_out[10]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h17E8)) 
    \g_out[10]_i_22 
       (.I0(\mult_reg[1][0] [5]),
        .I1(\mult_reg[1][8] [5]),
        .I2(\mult_reg_n_0_[1][7][5] ),
        .I3(\mult_reg_n_0_[1][7][6] ),
        .O(\g_out[10]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \g_out[10]_i_23 
       (.I0(\g_out[10]_i_20_n_0 ),
        .I1(\mult_reg[1][8] [5]),
        .I2(\mult_reg_n_0_[1][7][5] ),
        .I3(\mult_reg[1][0] [5]),
        .O(\g_out[10]_i_23_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \g_out[10]_i_24 
       (.I0(\mult_reg_n_0_[1][7][4] ),
        .I1(\mult_reg[1][8] [4]),
        .I2(\mult_reg[1][0] [4]),
        .I3(\g_out[10]_i_21_n_0 ),
        .O(\g_out[10]_i_24_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \g_out[10]_i_3 
       (.I0(\g_out_reg[10]_i_6_n_5 ),
        .I1(\g_out_reg[10]_i_7_n_5 ),
        .I2(\g_out_reg[10]_i_8_n_0 ),
        .O(\g_out[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \g_out[10]_i_4 
       (.I0(\g_out_reg[10]_i_6_n_0 ),
        .I1(\g_out_reg[10]_i_7_n_0 ),
        .O(\g_out[10]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \g_out[10]_i_5 
       (.I0(\g_out_reg[10]_i_8_n_0 ),
        .I1(\g_out_reg[10]_i_7_n_5 ),
        .I2(\g_out_reg[10]_i_6_n_5 ),
        .I3(\g_out_reg[10]_i_6_n_0 ),
        .I4(\g_out_reg[10]_i_7_n_0 ),
        .O(\g_out[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \g_out[10]_i_9 
       (.I0(\mult_reg_n_0_[1][1][6] ),
        .I1(\mult_reg_n_0_[1][3][6] ),
        .O(\g_out[10]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \g_out[7]_i_10 
       (.I0(\g_out_reg[7]_i_18_n_4 ),
        .I1(\g_out_reg[7]_i_19_n_4 ),
        .I2(\g_out_reg[10]_i_8_n_7 ),
        .I3(\g_out[7]_i_6_n_0 ),
        .O(\g_out[7]_i_10_n_0 ));
  (* HLUTNM = "lutpair25" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \g_out[7]_i_11 
       (.I0(\g_out_reg[7]_i_18_n_6 ),
        .I1(\g_out_reg[7]_i_19_n_6 ),
        .I2(\g_out_reg[7]_i_20_n_5 ),
        .O(\g_out[7]_i_11_n_0 ));
  (* HLUTNM = "lutpair24" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \g_out[7]_i_12 
       (.I0(\g_out_reg[7]_i_18_n_7 ),
        .I1(\g_out_reg[7]_i_19_n_7 ),
        .I2(\g_out_reg[7]_i_20_n_6 ),
        .O(\g_out[7]_i_12_n_0 ));
  (* HLUTNM = "lutpair23" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \g_out[7]_i_13 
       (.I0(\mult_reg[1][2] [0]),
        .I1(\mult_reg[1][6] [0]),
        .I2(\g_out_reg[7]_i_20_n_7 ),
        .O(\g_out[7]_i_13_n_0 ));
  (* HLUTNM = "lutpair26" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \g_out[7]_i_14 
       (.I0(\g_out_reg[7]_i_18_n_5 ),
        .I1(\g_out_reg[7]_i_19_n_5 ),
        .I2(\g_out_reg[7]_i_20_n_4 ),
        .I3(\g_out[7]_i_11_n_0 ),
        .O(\g_out[7]_i_14_n_0 ));
  (* HLUTNM = "lutpair25" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \g_out[7]_i_15 
       (.I0(\g_out_reg[7]_i_18_n_6 ),
        .I1(\g_out_reg[7]_i_19_n_6 ),
        .I2(\g_out_reg[7]_i_20_n_5 ),
        .I3(\g_out[7]_i_12_n_0 ),
        .O(\g_out[7]_i_15_n_0 ));
  (* HLUTNM = "lutpair24" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \g_out[7]_i_16 
       (.I0(\g_out_reg[7]_i_18_n_7 ),
        .I1(\g_out_reg[7]_i_19_n_7 ),
        .I2(\g_out_reg[7]_i_20_n_6 ),
        .I3(\g_out[7]_i_13_n_0 ),
        .O(\g_out[7]_i_16_n_0 ));
  (* HLUTNM = "lutpair23" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \g_out[7]_i_17 
       (.I0(\mult_reg[1][2] [0]),
        .I1(\mult_reg[1][6] [0]),
        .I2(\g_out_reg[7]_i_20_n_7 ),
        .O(\g_out[7]_i_17_n_0 ));
  (* HLUTNM = "lutpair21" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \g_out[7]_i_21 
       (.I0(\mult_reg_n_0_[1][1][3] ),
        .I1(\mult_reg[1][2] [3]),
        .I2(\mult_reg_n_0_[1][3][3] ),
        .O(\g_out[7]_i_21_n_0 ));
  (* HLUTNM = "lutpair20" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \g_out[7]_i_22 
       (.I0(\mult_reg_n_0_[1][1][2] ),
        .I1(\mult_reg[1][2] [2]),
        .I2(\mult_reg_n_0_[1][3][2] ),
        .O(\g_out[7]_i_22_n_0 ));
  (* HLUTNM = "lutpair19" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \g_out[7]_i_23 
       (.I0(\mult_reg_n_0_[1][1][1] ),
        .I1(\mult_reg[1][2] [1]),
        .I2(\mult_reg_n_0_[1][3][1] ),
        .O(\g_out[7]_i_23_n_0 ));
  (* HLUTNM = "lutpair22" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \g_out[7]_i_24 
       (.I0(\mult_reg_n_0_[1][1][4] ),
        .I1(\mult_reg[1][2] [4]),
        .I2(\mult_reg_n_0_[1][3][4] ),
        .I3(\g_out[7]_i_21_n_0 ),
        .O(\g_out[7]_i_24_n_0 ));
  (* HLUTNM = "lutpair21" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \g_out[7]_i_25 
       (.I0(\mult_reg_n_0_[1][1][3] ),
        .I1(\mult_reg[1][2] [3]),
        .I2(\mult_reg_n_0_[1][3][3] ),
        .I3(\g_out[7]_i_22_n_0 ),
        .O(\g_out[7]_i_25_n_0 ));
  (* HLUTNM = "lutpair20" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \g_out[7]_i_26 
       (.I0(\mult_reg_n_0_[1][1][2] ),
        .I1(\mult_reg[1][2] [2]),
        .I2(\mult_reg_n_0_[1][3][2] ),
        .I3(\g_out[7]_i_23_n_0 ),
        .O(\g_out[7]_i_26_n_0 ));
  (* HLUTNM = "lutpair19" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \g_out[7]_i_27 
       (.I0(\mult_reg_n_0_[1][1][1] ),
        .I1(\mult_reg[1][2] [1]),
        .I2(\mult_reg_n_0_[1][3][1] ),
        .O(\g_out[7]_i_27_n_0 ));
  (* HLUTNM = "lutpair17" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \g_out[7]_i_28 
       (.I0(\mult_reg_n_0_[1][4][3] ),
        .I1(\mult_reg_n_0_[1][5][3] ),
        .I2(\mult_reg[1][6] [3]),
        .O(\g_out[7]_i_28_n_0 ));
  (* HLUTNM = "lutpair16" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \g_out[7]_i_29 
       (.I0(\mult_reg_n_0_[1][4][2] ),
        .I1(\mult_reg_n_0_[1][5][2] ),
        .I2(\mult_reg[1][6] [2]),
        .O(\g_out[7]_i_29_n_0 ));
  (* HLUTNM = "lutpair27" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \g_out[7]_i_3 
       (.I0(\g_out_reg[10]_i_6_n_6 ),
        .I1(\g_out_reg[10]_i_7_n_6 ),
        .I2(\g_out_reg[10]_i_8_n_5 ),
        .O(\g_out[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \g_out[7]_i_30 
       (.I0(\mult_reg_n_0_[1][5][1] ),
        .I1(\mult_reg[1][6] [1]),
        .O(\g_out[7]_i_30_n_0 ));
  (* HLUTNM = "lutpair18" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \g_out[7]_i_31 
       (.I0(\mult_reg_n_0_[1][4][4] ),
        .I1(\mult_reg_n_0_[1][5][4] ),
        .I2(\mult_reg[1][6] [4]),
        .I3(\g_out[7]_i_28_n_0 ),
        .O(\g_out[7]_i_31_n_0 ));
  (* HLUTNM = "lutpair17" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \g_out[7]_i_32 
       (.I0(\mult_reg_n_0_[1][4][3] ),
        .I1(\mult_reg_n_0_[1][5][3] ),
        .I2(\mult_reg[1][6] [3]),
        .I3(\g_out[7]_i_29_n_0 ),
        .O(\g_out[7]_i_32_n_0 ));
  (* HLUTNM = "lutpair16" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \g_out[7]_i_33 
       (.I0(\mult_reg_n_0_[1][4][2] ),
        .I1(\mult_reg_n_0_[1][5][2] ),
        .I2(\mult_reg[1][6] [2]),
        .I3(\g_out[7]_i_30_n_0 ),
        .O(\g_out[7]_i_33_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \g_out[7]_i_34 
       (.I0(\mult_reg_n_0_[1][5][1] ),
        .I1(\mult_reg[1][6] [1]),
        .O(\g_out[7]_i_34_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \g_out[7]_i_35 
       (.I0(\mult_reg_n_0_[1][7][2] ),
        .I1(\mult_reg[1][8] [2]),
        .I2(\mult_reg[1][0] [2]),
        .O(\g_out[7]_i_35_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \g_out[7]_i_36 
       (.I0(\mult_reg_n_0_[1][7][1] ),
        .I1(\mult_reg[1][8] [1]),
        .I2(\mult_reg[1][0] [1]),
        .O(\g_out[7]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \g_out[7]_i_37 
       (.I0(\mult_reg[1][8] [0]),
        .I1(\mult_reg[1][0] [0]),
        .O(\g_out[7]_i_37_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \g_out[7]_i_38 
       (.I0(\mult_reg_n_0_[1][7][3] ),
        .I1(\mult_reg[1][8] [3]),
        .I2(\mult_reg[1][0] [3]),
        .I3(\g_out[7]_i_35_n_0 ),
        .O(\g_out[7]_i_38_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \g_out[7]_i_39 
       (.I0(\mult_reg_n_0_[1][7][2] ),
        .I1(\mult_reg[1][8] [2]),
        .I2(\mult_reg[1][0] [2]),
        .I3(\g_out[7]_i_36_n_0 ),
        .O(\g_out[7]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \g_out[7]_i_4 
       (.I0(\g_out_reg[10]_i_6_n_7 ),
        .I1(\g_out_reg[10]_i_7_n_7 ),
        .I2(\g_out_reg[10]_i_8_n_6 ),
        .O(\g_out[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \g_out[7]_i_40 
       (.I0(\mult_reg_n_0_[1][7][1] ),
        .I1(\mult_reg[1][8] [1]),
        .I2(\mult_reg[1][0] [1]),
        .I3(\g_out[7]_i_37_n_0 ),
        .O(\g_out[7]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_out[7]_i_41 
       (.I0(\mult_reg[1][8] [0]),
        .I1(\mult_reg[1][0] [0]),
        .O(\g_out[7]_i_41_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \g_out[7]_i_5 
       (.I0(\g_out_reg[7]_i_18_n_4 ),
        .I1(\g_out_reg[7]_i_19_n_4 ),
        .I2(\g_out_reg[10]_i_8_n_7 ),
        .O(\g_out[7]_i_5_n_0 ));
  (* HLUTNM = "lutpair26" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \g_out[7]_i_6 
       (.I0(\g_out_reg[7]_i_18_n_5 ),
        .I1(\g_out_reg[7]_i_19_n_5 ),
        .I2(\g_out_reg[7]_i_20_n_4 ),
        .O(\g_out[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \g_out[7]_i_7 
       (.I0(\g_out[7]_i_3_n_0 ),
        .I1(\g_out_reg[10]_i_7_n_5 ),
        .I2(\g_out_reg[10]_i_6_n_5 ),
        .I3(\g_out_reg[10]_i_8_n_0 ),
        .O(\g_out[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair27" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \g_out[7]_i_8 
       (.I0(\g_out_reg[10]_i_6_n_6 ),
        .I1(\g_out_reg[10]_i_7_n_6 ),
        .I2(\g_out_reg[10]_i_8_n_5 ),
        .I3(\g_out[7]_i_4_n_0 ),
        .O(\g_out[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \g_out[7]_i_9 
       (.I0(\g_out_reg[10]_i_6_n_7 ),
        .I1(\g_out_reg[10]_i_7_n_7 ),
        .I2(\g_out_reg[10]_i_8_n_6 ),
        .I3(\g_out[7]_i_5_n_0 ),
        .O(\g_out[7]_i_9_n_0 ));
  FDRE \g_out_reg[10] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\sum_out[1] [10]),
        .Q(g_out[10]),
        .R(1'b0));
  CARRY4 \g_out_reg[10]_i_1 
       (.CI(\g_out_reg[7]_i_1_n_0 ),
        .CO({\NLW_g_out_reg[10]_i_1_CO_UNCONNECTED [3:2],\sum_out[1] [10],\g_out_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\g_out[10]_i_2_n_0 ,\g_out[10]_i_3_n_0 }),
        .O(\NLW_g_out_reg[10]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\g_out[10]_i_4_n_0 ,\g_out[10]_i_5_n_0 }));
  CARRY4 \g_out_reg[10]_i_6 
       (.CI(\g_out_reg[7]_i_18_n_0 ),
        .CO({\g_out_reg[10]_i_6_n_0 ,\NLW_g_out_reg[10]_i_6_CO_UNCONNECTED [2],\g_out_reg[10]_i_6_n_2 ,\g_out_reg[10]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\g_out[10]_i_9_n_0 ,\g_out[10]_i_10_n_0 ,\g_out[10]_i_11_n_0 }),
        .O({\NLW_g_out_reg[10]_i_6_O_UNCONNECTED [3],\g_out_reg[10]_i_6_n_5 ,\g_out_reg[10]_i_6_n_6 ,\g_out_reg[10]_i_6_n_7 }),
        .S({1'b1,\g_out[10]_i_12_n_0 ,\g_out[10]_i_13_n_0 ,\g_out[10]_i_14_n_0 }));
  CARRY4 \g_out_reg[10]_i_7 
       (.CI(\g_out_reg[7]_i_19_n_0 ),
        .CO({\g_out_reg[10]_i_7_n_0 ,\NLW_g_out_reg[10]_i_7_CO_UNCONNECTED [2],\g_out_reg[10]_i_7_n_2 ,\g_out_reg[10]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\mult_reg_n_0_[1][4][7] ,\g_out[10]_i_15_n_0 ,\g_out[10]_i_16_n_0 }),
        .O({\NLW_g_out_reg[10]_i_7_O_UNCONNECTED [3],\g_out_reg[10]_i_7_n_5 ,\g_out_reg[10]_i_7_n_6 ,\g_out_reg[10]_i_7_n_7 }),
        .S({1'b1,\g_out[10]_i_17_n_0 ,\g_out[10]_i_18_n_0 ,\g_out[10]_i_19_n_0 }));
  CARRY4 \g_out_reg[10]_i_8 
       (.CI(\g_out_reg[7]_i_20_n_0 ),
        .CO({\g_out_reg[10]_i_8_n_0 ,\NLW_g_out_reg[10]_i_8_CO_UNCONNECTED [2],\g_out_reg[10]_i_8_n_2 ,\g_out_reg[10]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\mult_reg_n_0_[1][7][6] ,\g_out[10]_i_20_n_0 ,\g_out[10]_i_21_n_0 }),
        .O({\NLW_g_out_reg[10]_i_8_O_UNCONNECTED [3],\g_out_reg[10]_i_8_n_5 ,\g_out_reg[10]_i_8_n_6 ,\g_out_reg[10]_i_8_n_7 }),
        .S({1'b1,\g_out[10]_i_22_n_0 ,\g_out[10]_i_23_n_0 ,\g_out[10]_i_24_n_0 }));
  FDRE \g_out_reg[4] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\sum_out[1] [4]),
        .Q(g_out[4]),
        .R(1'b0));
  FDRE \g_out_reg[5] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\sum_out[1] [5]),
        .Q(g_out[5]),
        .R(1'b0));
  FDRE \g_out_reg[6] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\sum_out[1] [6]),
        .Q(g_out[6]),
        .R(1'b0));
  FDRE \g_out_reg[7] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\sum_out[1] [7]),
        .Q(g_out[7]),
        .R(1'b0));
  CARRY4 \g_out_reg[7]_i_1 
       (.CI(\g_out_reg[7]_i_2_n_0 ),
        .CO({\g_out_reg[7]_i_1_n_0 ,\g_out_reg[7]_i_1_n_1 ,\g_out_reg[7]_i_1_n_2 ,\g_out_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\g_out[7]_i_3_n_0 ,\g_out[7]_i_4_n_0 ,\g_out[7]_i_5_n_0 ,\g_out[7]_i_6_n_0 }),
        .O(\sum_out[1] [7:4]),
        .S({\g_out[7]_i_7_n_0 ,\g_out[7]_i_8_n_0 ,\g_out[7]_i_9_n_0 ,\g_out[7]_i_10_n_0 }));
  CARRY4 \g_out_reg[7]_i_18 
       (.CI(1'b0),
        .CO({\g_out_reg[7]_i_18_n_0 ,\g_out_reg[7]_i_18_n_1 ,\g_out_reg[7]_i_18_n_2 ,\g_out_reg[7]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({\g_out[7]_i_21_n_0 ,\g_out[7]_i_22_n_0 ,\g_out[7]_i_23_n_0 ,1'b0}),
        .O({\g_out_reg[7]_i_18_n_4 ,\g_out_reg[7]_i_18_n_5 ,\g_out_reg[7]_i_18_n_6 ,\g_out_reg[7]_i_18_n_7 }),
        .S({\g_out[7]_i_24_n_0 ,\g_out[7]_i_25_n_0 ,\g_out[7]_i_26_n_0 ,\g_out[7]_i_27_n_0 }));
  CARRY4 \g_out_reg[7]_i_19 
       (.CI(1'b0),
        .CO({\g_out_reg[7]_i_19_n_0 ,\g_out_reg[7]_i_19_n_1 ,\g_out_reg[7]_i_19_n_2 ,\g_out_reg[7]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({\g_out[7]_i_28_n_0 ,\g_out[7]_i_29_n_0 ,\g_out[7]_i_30_n_0 ,1'b0}),
        .O({\g_out_reg[7]_i_19_n_4 ,\g_out_reg[7]_i_19_n_5 ,\g_out_reg[7]_i_19_n_6 ,\g_out_reg[7]_i_19_n_7 }),
        .S({\g_out[7]_i_31_n_0 ,\g_out[7]_i_32_n_0 ,\g_out[7]_i_33_n_0 ,\g_out[7]_i_34_n_0 }));
  CARRY4 \g_out_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\g_out_reg[7]_i_2_n_0 ,\g_out_reg[7]_i_2_n_1 ,\g_out_reg[7]_i_2_n_2 ,\g_out_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\g_out[7]_i_11_n_0 ,\g_out[7]_i_12_n_0 ,\g_out[7]_i_13_n_0 ,1'b0}),
        .O(\NLW_g_out_reg[7]_i_2_O_UNCONNECTED [3:0]),
        .S({\g_out[7]_i_14_n_0 ,\g_out[7]_i_15_n_0 ,\g_out[7]_i_16_n_0 ,\g_out[7]_i_17_n_0 }));
  CARRY4 \g_out_reg[7]_i_20 
       (.CI(1'b0),
        .CO({\g_out_reg[7]_i_20_n_0 ,\g_out_reg[7]_i_20_n_1 ,\g_out_reg[7]_i_20_n_2 ,\g_out_reg[7]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\g_out[7]_i_35_n_0 ,\g_out[7]_i_36_n_0 ,\g_out[7]_i_37_n_0 ,1'b0}),
        .O({\g_out_reg[7]_i_20_n_4 ,\g_out_reg[7]_i_20_n_5 ,\g_out_reg[7]_i_20_n_6 ,\g_out_reg[7]_i_20_n_7 }),
        .S({\g_out[7]_i_38_n_0 ,\g_out[7]_i_39_n_0 ,\g_out[7]_i_40_n_0 ,\g_out[7]_i_41_n_0 }));
  FDRE \mult_reg[0][0][0] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[0][0][4]_0 [0]),
        .Q(\mult_reg[0][0] [0]),
        .R(1'b0));
  FDRE \mult_reg[0][0][1] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[0][0][4]_0 [1]),
        .Q(\mult_reg[0][0] [1]),
        .R(1'b0));
  FDRE \mult_reg[0][0][2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[0][0][4]_0 [2]),
        .Q(\mult_reg[0][0] [2]),
        .R(1'b0));
  FDRE \mult_reg[0][0][3] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[0][0][4]_0 [3]),
        .Q(\mult_reg[0][0] [3]),
        .R(1'b0));
  FDRE \mult_reg[0][0][4] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[0][0][4]_0 [4]),
        .Q(\mult_reg[0][0] [4]),
        .R(1'b0));
  FDRE \mult_reg[0][1][1] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[0][1][5]_0 [0]),
        .Q(\mult_reg_n_0_[0][1][1] ),
        .R(1'b0));
  FDRE \mult_reg[0][1][2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[0][1][5]_0 [1]),
        .Q(\mult_reg_n_0_[0][1][2] ),
        .R(1'b0));
  FDRE \mult_reg[0][1][3] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[0][1][5]_0 [2]),
        .Q(\mult_reg_n_0_[0][1][3] ),
        .R(1'b0));
  FDRE \mult_reg[0][1][4] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[0][1][5]_0 [3]),
        .Q(\mult_reg_n_0_[0][1][4] ),
        .R(1'b0));
  FDRE \mult_reg[0][1][5] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[0][1][5]_0 [4]),
        .Q(\mult_reg_n_0_[0][1][5] ),
        .R(1'b0));
  FDRE \mult_reg[0][2][0] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[0][2][4]_0 [0]),
        .Q(\mult_reg[0][2] [0]),
        .R(1'b0));
  FDRE \mult_reg[0][2][1] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[0][2][4]_0 [1]),
        .Q(\mult_reg[0][2] [1]),
        .R(1'b0));
  FDRE \mult_reg[0][2][2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[0][2][4]_0 [2]),
        .Q(\mult_reg[0][2] [2]),
        .R(1'b0));
  FDRE \mult_reg[0][2][3] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[0][2][4]_0 [3]),
        .Q(\mult_reg[0][2] [3]),
        .R(1'b0));
  FDRE \mult_reg[0][2][4] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[0][2][4]_0 [4]),
        .Q(\mult_reg[0][2] [4]),
        .R(1'b0));
  FDRE \mult_reg[0][3][1] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[0][3][5]_0 [0]),
        .Q(\mult_reg_n_0_[0][3][1] ),
        .R(1'b0));
  FDRE \mult_reg[0][3][2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[0][3][5]_0 [1]),
        .Q(\mult_reg_n_0_[0][3][2] ),
        .R(1'b0));
  FDRE \mult_reg[0][3][3] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[0][3][5]_0 [2]),
        .Q(\mult_reg_n_0_[0][3][3] ),
        .R(1'b0));
  FDRE \mult_reg[0][3][4] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[0][3][5]_0 [3]),
        .Q(\mult_reg_n_0_[0][3][4] ),
        .R(1'b0));
  FDRE \mult_reg[0][3][5] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[0][3][5]_0 [4]),
        .Q(\mult_reg_n_0_[0][3][5] ),
        .R(1'b0));
  FDRE \mult_reg[0][4][2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[0][4][6]_0 [0]),
        .Q(\mult_reg_n_0_[0][4][2] ),
        .R(1'b0));
  FDRE \mult_reg[0][4][3] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[0][4][6]_0 [1]),
        .Q(\mult_reg_n_0_[0][4][3] ),
        .R(1'b0));
  FDRE \mult_reg[0][4][4] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[0][4][6]_0 [2]),
        .Q(\mult_reg_n_0_[0][4][4] ),
        .R(1'b0));
  FDRE \mult_reg[0][4][5] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[0][4][6]_0 [3]),
        .Q(\mult_reg_n_0_[0][4][5] ),
        .R(1'b0));
  FDRE \mult_reg[0][4][6] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[0][4][6]_0 [4]),
        .Q(\mult_reg_n_0_[0][4][6] ),
        .R(1'b0));
  FDRE \mult_reg[0][5][1] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[0][5][5]_0 [0]),
        .Q(\mult_reg_n_0_[0][5][1] ),
        .R(1'b0));
  FDRE \mult_reg[0][5][2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[0][5][5]_0 [1]),
        .Q(\mult_reg_n_0_[0][5][2] ),
        .R(1'b0));
  FDRE \mult_reg[0][5][3] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[0][5][5]_0 [2]),
        .Q(\mult_reg_n_0_[0][5][3] ),
        .R(1'b0));
  FDRE \mult_reg[0][5][4] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[0][5][5]_0 [3]),
        .Q(\mult_reg_n_0_[0][5][4] ),
        .R(1'b0));
  FDRE \mult_reg[0][5][5] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[0][5][5]_0 [4]),
        .Q(\mult_reg_n_0_[0][5][5] ),
        .R(1'b0));
  FDRE \mult_reg[0][6][0] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[0][6][4]_0 [0]),
        .Q(\mult_reg[0][6] [0]),
        .R(1'b0));
  FDRE \mult_reg[0][6][1] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[0][6][4]_0 [1]),
        .Q(\mult_reg[0][6] [1]),
        .R(1'b0));
  FDRE \mult_reg[0][6][2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[0][6][4]_0 [2]),
        .Q(\mult_reg[0][6] [2]),
        .R(1'b0));
  FDRE \mult_reg[0][6][3] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[0][6][4]_0 [3]),
        .Q(\mult_reg[0][6] [3]),
        .R(1'b0));
  FDRE \mult_reg[0][6][4] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[0][6][4]_0 [4]),
        .Q(\mult_reg[0][6] [4]),
        .R(1'b0));
  FDRE \mult_reg[0][7][1] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[0][7][5]_0 [0]),
        .Q(\mult_reg_n_0_[0][7][1] ),
        .R(1'b0));
  FDRE \mult_reg[0][7][2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[0][7][5]_0 [1]),
        .Q(\mult_reg_n_0_[0][7][2] ),
        .R(1'b0));
  FDRE \mult_reg[0][7][3] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[0][7][5]_0 [2]),
        .Q(\mult_reg_n_0_[0][7][3] ),
        .R(1'b0));
  FDRE \mult_reg[0][7][4] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[0][7][5]_0 [3]),
        .Q(\mult_reg_n_0_[0][7][4] ),
        .R(1'b0));
  FDRE \mult_reg[0][7][5] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[0][7][5]_0 [4]),
        .Q(\mult_reg_n_0_[0][7][5] ),
        .R(1'b0));
  FDRE \mult_reg[0][8][0] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[0][8][4]_0 [0]),
        .Q(\mult_reg[0][8] [0]),
        .R(1'b0));
  FDRE \mult_reg[0][8][1] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[0][8][4]_0 [1]),
        .Q(\mult_reg[0][8] [1]),
        .R(1'b0));
  FDRE \mult_reg[0][8][2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[0][8][4]_0 [2]),
        .Q(\mult_reg[0][8] [2]),
        .R(1'b0));
  FDRE \mult_reg[0][8][3] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[0][8][4]_0 [3]),
        .Q(\mult_reg[0][8] [3]),
        .R(1'b0));
  FDRE \mult_reg[0][8][4] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[0][8][4]_0 [4]),
        .Q(\mult_reg[0][8] [4]),
        .R(1'b0));
  FDRE \mult_reg[1][0][0] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[1][0][5]_0 [0]),
        .Q(\mult_reg[1][0] [0]),
        .R(1'b0));
  FDRE \mult_reg[1][0][1] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[1][0][5]_0 [1]),
        .Q(\mult_reg[1][0] [1]),
        .R(1'b0));
  FDRE \mult_reg[1][0][2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[1][0][5]_0 [2]),
        .Q(\mult_reg[1][0] [2]),
        .R(1'b0));
  FDRE \mult_reg[1][0][3] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[1][0][5]_0 [3]),
        .Q(\mult_reg[1][0] [3]),
        .R(1'b0));
  FDRE \mult_reg[1][0][4] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[1][0][5]_0 [4]),
        .Q(\mult_reg[1][0] [4]),
        .R(1'b0));
  FDRE \mult_reg[1][0][5] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[1][0][5]_0 [5]),
        .Q(\mult_reg[1][0] [5]),
        .R(1'b0));
  FDRE \mult_reg[1][1][1] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[1][1][6]_0 [0]),
        .Q(\mult_reg_n_0_[1][1][1] ),
        .R(1'b0));
  FDRE \mult_reg[1][1][2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[1][1][6]_0 [1]),
        .Q(\mult_reg_n_0_[1][1][2] ),
        .R(1'b0));
  FDRE \mult_reg[1][1][3] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[1][1][6]_0 [2]),
        .Q(\mult_reg_n_0_[1][1][3] ),
        .R(1'b0));
  FDRE \mult_reg[1][1][4] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[1][1][6]_0 [3]),
        .Q(\mult_reg_n_0_[1][1][4] ),
        .R(1'b0));
  FDRE \mult_reg[1][1][5] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[1][1][6]_0 [4]),
        .Q(\mult_reg_n_0_[1][1][5] ),
        .R(1'b0));
  FDRE \mult_reg[1][1][6] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[1][1][6]_0 [5]),
        .Q(\mult_reg_n_0_[1][1][6] ),
        .R(1'b0));
  FDRE \mult_reg[1][2][0] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[1][2][5]_0 [0]),
        .Q(\mult_reg[1][2] [0]),
        .R(1'b0));
  FDRE \mult_reg[1][2][1] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[1][2][5]_0 [1]),
        .Q(\mult_reg[1][2] [1]),
        .R(1'b0));
  FDRE \mult_reg[1][2][2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[1][2][5]_0 [2]),
        .Q(\mult_reg[1][2] [2]),
        .R(1'b0));
  FDRE \mult_reg[1][2][3] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[1][2][5]_0 [3]),
        .Q(\mult_reg[1][2] [3]),
        .R(1'b0));
  FDRE \mult_reg[1][2][4] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[1][2][5]_0 [4]),
        .Q(\mult_reg[1][2] [4]),
        .R(1'b0));
  FDRE \mult_reg[1][2][5] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[1][2][5]_0 [5]),
        .Q(\mult_reg[1][2] [5]),
        .R(1'b0));
  FDRE \mult_reg[1][3][1] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[1][3][6]_0 [0]),
        .Q(\mult_reg_n_0_[1][3][1] ),
        .R(1'b0));
  FDRE \mult_reg[1][3][2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[1][3][6]_0 [1]),
        .Q(\mult_reg_n_0_[1][3][2] ),
        .R(1'b0));
  FDRE \mult_reg[1][3][3] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[1][3][6]_0 [2]),
        .Q(\mult_reg_n_0_[1][3][3] ),
        .R(1'b0));
  FDRE \mult_reg[1][3][4] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[1][3][6]_0 [3]),
        .Q(\mult_reg_n_0_[1][3][4] ),
        .R(1'b0));
  FDRE \mult_reg[1][3][5] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[1][3][6]_0 [4]),
        .Q(\mult_reg_n_0_[1][3][5] ),
        .R(1'b0));
  FDRE \mult_reg[1][3][6] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[1][3][6]_0 [5]),
        .Q(\mult_reg_n_0_[1][3][6] ),
        .R(1'b0));
  FDRE \mult_reg[1][4][2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[1][4][7]_0 [0]),
        .Q(\mult_reg_n_0_[1][4][2] ),
        .R(1'b0));
  FDRE \mult_reg[1][4][3] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[1][4][7]_0 [1]),
        .Q(\mult_reg_n_0_[1][4][3] ),
        .R(1'b0));
  FDRE \mult_reg[1][4][4] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[1][4][7]_0 [2]),
        .Q(\mult_reg_n_0_[1][4][4] ),
        .R(1'b0));
  FDRE \mult_reg[1][4][5] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[1][4][7]_0 [3]),
        .Q(\mult_reg_n_0_[1][4][5] ),
        .R(1'b0));
  FDRE \mult_reg[1][4][6] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[1][4][7]_0 [4]),
        .Q(\mult_reg_n_0_[1][4][6] ),
        .R(1'b0));
  FDRE \mult_reg[1][4][7] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[1][4][7]_0 [5]),
        .Q(\mult_reg_n_0_[1][4][7] ),
        .R(1'b0));
  FDRE \mult_reg[1][5][1] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[1][5][6]_0 [0]),
        .Q(\mult_reg_n_0_[1][5][1] ),
        .R(1'b0));
  FDRE \mult_reg[1][5][2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[1][5][6]_0 [1]),
        .Q(\mult_reg_n_0_[1][5][2] ),
        .R(1'b0));
  FDRE \mult_reg[1][5][3] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[1][5][6]_0 [2]),
        .Q(\mult_reg_n_0_[1][5][3] ),
        .R(1'b0));
  FDRE \mult_reg[1][5][4] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[1][5][6]_0 [3]),
        .Q(\mult_reg_n_0_[1][5][4] ),
        .R(1'b0));
  FDRE \mult_reg[1][5][5] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[1][5][6]_0 [4]),
        .Q(\mult_reg_n_0_[1][5][5] ),
        .R(1'b0));
  FDRE \mult_reg[1][5][6] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[1][5][6]_0 [5]),
        .Q(\mult_reg_n_0_[1][5][6] ),
        .R(1'b0));
  FDRE \mult_reg[1][6][0] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[1][6][5]_0 [0]),
        .Q(\mult_reg[1][6] [0]),
        .R(1'b0));
  FDRE \mult_reg[1][6][1] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[1][6][5]_0 [1]),
        .Q(\mult_reg[1][6] [1]),
        .R(1'b0));
  FDRE \mult_reg[1][6][2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[1][6][5]_0 [2]),
        .Q(\mult_reg[1][6] [2]),
        .R(1'b0));
  FDRE \mult_reg[1][6][3] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[1][6][5]_0 [3]),
        .Q(\mult_reg[1][6] [3]),
        .R(1'b0));
  FDRE \mult_reg[1][6][4] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[1][6][5]_0 [4]),
        .Q(\mult_reg[1][6] [4]),
        .R(1'b0));
  FDRE \mult_reg[1][6][5] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[1][6][5]_0 [5]),
        .Q(\mult_reg[1][6] [5]),
        .R(1'b0));
  FDRE \mult_reg[1][7][1] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[1][7][6]_0 [0]),
        .Q(\mult_reg_n_0_[1][7][1] ),
        .R(1'b0));
  FDRE \mult_reg[1][7][2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[1][7][6]_0 [1]),
        .Q(\mult_reg_n_0_[1][7][2] ),
        .R(1'b0));
  FDRE \mult_reg[1][7][3] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[1][7][6]_0 [2]),
        .Q(\mult_reg_n_0_[1][7][3] ),
        .R(1'b0));
  FDRE \mult_reg[1][7][4] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[1][7][6]_0 [3]),
        .Q(\mult_reg_n_0_[1][7][4] ),
        .R(1'b0));
  FDRE \mult_reg[1][7][5] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[1][7][6]_0 [4]),
        .Q(\mult_reg_n_0_[1][7][5] ),
        .R(1'b0));
  FDRE \mult_reg[1][7][6] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[1][7][6]_0 [5]),
        .Q(\mult_reg_n_0_[1][7][6] ),
        .R(1'b0));
  FDRE \mult_reg[1][8][0] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[1][8][5]_0 [0]),
        .Q(\mult_reg[1][8] [0]),
        .R(1'b0));
  FDRE \mult_reg[1][8][1] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[1][8][5]_0 [1]),
        .Q(\mult_reg[1][8] [1]),
        .R(1'b0));
  FDRE \mult_reg[1][8][2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[1][8][5]_0 [2]),
        .Q(\mult_reg[1][8] [2]),
        .R(1'b0));
  FDRE \mult_reg[1][8][3] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[1][8][5]_0 [3]),
        .Q(\mult_reg[1][8] [3]),
        .R(1'b0));
  FDRE \mult_reg[1][8][4] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[1][8][5]_0 [4]),
        .Q(\mult_reg[1][8] [4]),
        .R(1'b0));
  FDRE \mult_reg[1][8][5] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[1][8][5]_0 [5]),
        .Q(\mult_reg[1][8] [5]),
        .R(1'b0));
  FDRE \mult_reg[2][0][0] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[2][0][4]_0 [0]),
        .Q(\mult_reg[2][0] [0]),
        .R(1'b0));
  FDRE \mult_reg[2][0][1] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[2][0][4]_0 [1]),
        .Q(\mult_reg[2][0] [1]),
        .R(1'b0));
  FDRE \mult_reg[2][0][2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[2][0][4]_0 [2]),
        .Q(\mult_reg[2][0] [2]),
        .R(1'b0));
  FDRE \mult_reg[2][0][3] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[2][0][4]_0 [3]),
        .Q(\mult_reg[2][0] [3]),
        .R(1'b0));
  FDRE \mult_reg[2][0][4] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[2][0][4]_0 [4]),
        .Q(\mult_reg[2][0] [4]),
        .R(1'b0));
  FDRE \mult_reg[2][1][1] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[2][1][5]_0 [0]),
        .Q(\mult_reg_n_0_[2][1][1] ),
        .R(1'b0));
  FDRE \mult_reg[2][1][2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[2][1][5]_0 [1]),
        .Q(\mult_reg_n_0_[2][1][2] ),
        .R(1'b0));
  FDRE \mult_reg[2][1][3] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[2][1][5]_0 [2]),
        .Q(\mult_reg_n_0_[2][1][3] ),
        .R(1'b0));
  FDRE \mult_reg[2][1][4] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[2][1][5]_0 [3]),
        .Q(\mult_reg_n_0_[2][1][4] ),
        .R(1'b0));
  FDRE \mult_reg[2][1][5] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[2][1][5]_0 [4]),
        .Q(\mult_reg_n_0_[2][1][5] ),
        .R(1'b0));
  FDRE \mult_reg[2][2][0] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[2][2][4]_0 [0]),
        .Q(\mult_reg[2][2] [0]),
        .R(1'b0));
  FDRE \mult_reg[2][2][1] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[2][2][4]_0 [1]),
        .Q(\mult_reg[2][2] [1]),
        .R(1'b0));
  FDRE \mult_reg[2][2][2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[2][2][4]_0 [2]),
        .Q(\mult_reg[2][2] [2]),
        .R(1'b0));
  FDRE \mult_reg[2][2][3] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[2][2][4]_0 [3]),
        .Q(\mult_reg[2][2] [3]),
        .R(1'b0));
  FDRE \mult_reg[2][2][4] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[2][2][4]_0 [4]),
        .Q(\mult_reg[2][2] [4]),
        .R(1'b0));
  FDRE \mult_reg[2][3][1] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[2][3][5]_0 [0]),
        .Q(\mult_reg_n_0_[2][3][1] ),
        .R(1'b0));
  FDRE \mult_reg[2][3][2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[2][3][5]_0 [1]),
        .Q(\mult_reg_n_0_[2][3][2] ),
        .R(1'b0));
  FDRE \mult_reg[2][3][3] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[2][3][5]_0 [2]),
        .Q(\mult_reg_n_0_[2][3][3] ),
        .R(1'b0));
  FDRE \mult_reg[2][3][4] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[2][3][5]_0 [3]),
        .Q(\mult_reg_n_0_[2][3][4] ),
        .R(1'b0));
  FDRE \mult_reg[2][3][5] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[2][3][5]_0 [4]),
        .Q(\mult_reg_n_0_[2][3][5] ),
        .R(1'b0));
  FDRE \mult_reg[2][4][2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[2][4][6]_0 [0]),
        .Q(\mult_reg_n_0_[2][4][2] ),
        .R(1'b0));
  FDRE \mult_reg[2][4][3] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[2][4][6]_0 [1]),
        .Q(\mult_reg_n_0_[2][4][3] ),
        .R(1'b0));
  FDRE \mult_reg[2][4][4] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[2][4][6]_0 [2]),
        .Q(\mult_reg_n_0_[2][4][4] ),
        .R(1'b0));
  FDRE \mult_reg[2][4][5] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[2][4][6]_0 [3]),
        .Q(\mult_reg_n_0_[2][4][5] ),
        .R(1'b0));
  FDRE \mult_reg[2][4][6] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[2][4][6]_0 [4]),
        .Q(\mult_reg_n_0_[2][4][6] ),
        .R(1'b0));
  FDRE \mult_reg[2][5][1] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[2][5][5]_0 [0]),
        .Q(\mult_reg_n_0_[2][5][1] ),
        .R(1'b0));
  FDRE \mult_reg[2][5][2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[2][5][5]_0 [1]),
        .Q(\mult_reg_n_0_[2][5][2] ),
        .R(1'b0));
  FDRE \mult_reg[2][5][3] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[2][5][5]_0 [2]),
        .Q(\mult_reg_n_0_[2][5][3] ),
        .R(1'b0));
  FDRE \mult_reg[2][5][4] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[2][5][5]_0 [3]),
        .Q(\mult_reg_n_0_[2][5][4] ),
        .R(1'b0));
  FDRE \mult_reg[2][5][5] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[2][5][5]_0 [4]),
        .Q(\mult_reg_n_0_[2][5][5] ),
        .R(1'b0));
  FDRE \mult_reg[2][6][0] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[2][6][4]_0 [0]),
        .Q(\mult_reg[2][6] [0]),
        .R(1'b0));
  FDRE \mult_reg[2][6][1] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[2][6][4]_0 [1]),
        .Q(\mult_reg[2][6] [1]),
        .R(1'b0));
  FDRE \mult_reg[2][6][2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[2][6][4]_0 [2]),
        .Q(\mult_reg[2][6] [2]),
        .R(1'b0));
  FDRE \mult_reg[2][6][3] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[2][6][4]_0 [3]),
        .Q(\mult_reg[2][6] [3]),
        .R(1'b0));
  FDRE \mult_reg[2][6][4] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[2][6][4]_0 [4]),
        .Q(\mult_reg[2][6] [4]),
        .R(1'b0));
  FDRE \mult_reg[2][7][1] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[2][7][5]_0 [0]),
        .Q(\mult_reg_n_0_[2][7][1] ),
        .R(1'b0));
  FDRE \mult_reg[2][7][2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[2][7][5]_0 [1]),
        .Q(\mult_reg_n_0_[2][7][2] ),
        .R(1'b0));
  FDRE \mult_reg[2][7][3] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[2][7][5]_0 [2]),
        .Q(\mult_reg_n_0_[2][7][3] ),
        .R(1'b0));
  FDRE \mult_reg[2][7][4] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[2][7][5]_0 [3]),
        .Q(\mult_reg_n_0_[2][7][4] ),
        .R(1'b0));
  FDRE \mult_reg[2][7][5] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\mult_reg[2][7][5]_0 [4]),
        .Q(\mult_reg_n_0_[2][7][5] ),
        .R(1'b0));
  FDRE \mult_reg[2][8][0] 
       (.C(i_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\mult_reg[2][8] [0]),
        .R(1'b0));
  FDRE \mult_reg[2][8][1] 
       (.C(i_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\mult_reg[2][8] [1]),
        .R(1'b0));
  FDRE \mult_reg[2][8][2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\mult_reg[2][8] [2]),
        .R(1'b0));
  FDRE \mult_reg[2][8][3] 
       (.C(i_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\mult_reg[2][8] [3]),
        .R(1'b0));
  FDRE \mult_reg[2][8][4] 
       (.C(i_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\mult_reg[2][8] [4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \r_out[7]_i_10 
       (.I0(\r_out_reg[7]_i_19_n_4 ),
        .I1(\r_out_reg[7]_i_20_n_4 ),
        .I2(\r_out_reg[7]_i_18_n_7 ),
        .I3(\r_out[7]_i_6_n_0 ),
        .O(\r_out[7]_i_10_n_0 ));
  (* HLUTNM = "lutpair38" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \r_out[7]_i_11 
       (.I0(\r_out_reg[7]_i_19_n_6 ),
        .I1(\r_out_reg[7]_i_20_n_6 ),
        .I2(\r_out_reg[7]_i_21_n_5 ),
        .O(\r_out[7]_i_11_n_0 ));
  (* HLUTNM = "lutpair37" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \r_out[7]_i_12 
       (.I0(\r_out_reg[7]_i_19_n_7 ),
        .I1(\r_out_reg[7]_i_20_n_7 ),
        .I2(\r_out_reg[7]_i_21_n_6 ),
        .O(\r_out[7]_i_12_n_0 ));
  (* HLUTNM = "lutpair36" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \r_out[7]_i_13 
       (.I0(\mult_reg[0][2] [0]),
        .I1(\mult_reg[0][6] [0]),
        .I2(\r_out_reg[7]_i_21_n_7 ),
        .O(\r_out[7]_i_13_n_0 ));
  (* HLUTNM = "lutpair39" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \r_out[7]_i_14 
       (.I0(\r_out_reg[7]_i_19_n_5 ),
        .I1(\r_out_reg[7]_i_20_n_5 ),
        .I2(\r_out_reg[7]_i_21_n_4 ),
        .I3(\r_out[7]_i_11_n_0 ),
        .O(\r_out[7]_i_14_n_0 ));
  (* HLUTNM = "lutpair38" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \r_out[7]_i_15 
       (.I0(\r_out_reg[7]_i_19_n_6 ),
        .I1(\r_out_reg[7]_i_20_n_6 ),
        .I2(\r_out_reg[7]_i_21_n_5 ),
        .I3(\r_out[7]_i_12_n_0 ),
        .O(\r_out[7]_i_15_n_0 ));
  (* HLUTNM = "lutpair37" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \r_out[7]_i_16 
       (.I0(\r_out_reg[7]_i_19_n_7 ),
        .I1(\r_out_reg[7]_i_20_n_7 ),
        .I2(\r_out_reg[7]_i_21_n_6 ),
        .I3(\r_out[7]_i_13_n_0 ),
        .O(\r_out[7]_i_16_n_0 ));
  (* HLUTNM = "lutpair36" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \r_out[7]_i_17 
       (.I0(\mult_reg[0][2] [0]),
        .I1(\mult_reg[0][6] [0]),
        .I2(\r_out_reg[7]_i_21_n_7 ),
        .O(\r_out[7]_i_17_n_0 ));
  (* HLUTNM = "lutpair29" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \r_out[7]_i_22 
       (.I0(\mult_reg_n_0_[0][7][3] ),
        .I1(\mult_reg[0][8] [3]),
        .I2(\mult_reg[0][0] [3]),
        .O(\r_out[7]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h17E8)) 
    \r_out[7]_i_23 
       (.I0(\mult_reg[0][0] [4]),
        .I1(\mult_reg[0][8] [4]),
        .I2(\mult_reg_n_0_[0][7][4] ),
        .I3(\mult_reg_n_0_[0][7][5] ),
        .O(\r_out[7]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \r_out[7]_i_24 
       (.I0(\r_out[7]_i_22_n_0 ),
        .I1(\mult_reg[0][8] [4]),
        .I2(\mult_reg_n_0_[0][7][4] ),
        .I3(\mult_reg[0][0] [4]),
        .O(\r_out[7]_i_24_n_0 ));
  (* HLUTNM = "lutpair35" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \r_out[7]_i_25 
       (.I0(\mult_reg_n_0_[0][1][3] ),
        .I1(\mult_reg[0][2] [3]),
        .I2(\mult_reg_n_0_[0][3][3] ),
        .O(\r_out[7]_i_25_n_0 ));
  (* HLUTNM = "lutpair34" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \r_out[7]_i_26 
       (.I0(\mult_reg_n_0_[0][1][2] ),
        .I1(\mult_reg[0][2] [2]),
        .I2(\mult_reg_n_0_[0][3][2] ),
        .O(\r_out[7]_i_26_n_0 ));
  (* HLUTNM = "lutpair33" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \r_out[7]_i_27 
       (.I0(\mult_reg_n_0_[0][1][1] ),
        .I1(\mult_reg[0][2] [1]),
        .I2(\mult_reg_n_0_[0][3][1] ),
        .O(\r_out[7]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \r_out[7]_i_28 
       (.I0(\r_out[7]_i_25_n_0 ),
        .I1(\mult_reg[0][2] [4]),
        .I2(\mult_reg_n_0_[0][1][4] ),
        .I3(\mult_reg_n_0_[0][3][4] ),
        .O(\r_out[7]_i_28_n_0 ));
  (* HLUTNM = "lutpair35" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \r_out[7]_i_29 
       (.I0(\mult_reg_n_0_[0][1][3] ),
        .I1(\mult_reg[0][2] [3]),
        .I2(\mult_reg_n_0_[0][3][3] ),
        .I3(\r_out[7]_i_26_n_0 ),
        .O(\r_out[7]_i_29_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \r_out[7]_i_3 
       (.I0(\r_out_reg[9]_i_4_n_6 ),
        .I1(\r_out_reg[9]_i_5_n_6 ),
        .I2(\r_out_reg[7]_i_18_n_1 ),
        .O(\r_out[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair34" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \r_out[7]_i_30 
       (.I0(\mult_reg_n_0_[0][1][2] ),
        .I1(\mult_reg[0][2] [2]),
        .I2(\mult_reg_n_0_[0][3][2] ),
        .I3(\r_out[7]_i_27_n_0 ),
        .O(\r_out[7]_i_30_n_0 ));
  (* HLUTNM = "lutpair33" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \r_out[7]_i_31 
       (.I0(\mult_reg_n_0_[0][1][1] ),
        .I1(\mult_reg[0][2] [1]),
        .I2(\mult_reg_n_0_[0][3][1] ),
        .O(\r_out[7]_i_31_n_0 ));
  (* HLUTNM = "lutpair32" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \r_out[7]_i_32 
       (.I0(\mult_reg_n_0_[0][4][3] ),
        .I1(\mult_reg_n_0_[0][5][3] ),
        .I2(\mult_reg[0][6] [3]),
        .O(\r_out[7]_i_32_n_0 ));
  (* HLUTNM = "lutpair31" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \r_out[7]_i_33 
       (.I0(\mult_reg_n_0_[0][4][2] ),
        .I1(\mult_reg_n_0_[0][5][2] ),
        .I2(\mult_reg[0][6] [2]),
        .O(\r_out[7]_i_33_n_0 ));
  (* HLUTNM = "lutpair30" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \r_out[7]_i_34 
       (.I0(\mult_reg_n_0_[0][5][1] ),
        .I1(\mult_reg[0][6] [1]),
        .O(\r_out[7]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \r_out[7]_i_35 
       (.I0(\r_out[7]_i_32_n_0 ),
        .I1(\mult_reg_n_0_[0][5][4] ),
        .I2(\mult_reg_n_0_[0][4][4] ),
        .I3(\mult_reg[0][6] [4]),
        .O(\r_out[7]_i_35_n_0 ));
  (* HLUTNM = "lutpair32" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \r_out[7]_i_36 
       (.I0(\mult_reg_n_0_[0][4][3] ),
        .I1(\mult_reg_n_0_[0][5][3] ),
        .I2(\mult_reg[0][6] [3]),
        .I3(\r_out[7]_i_33_n_0 ),
        .O(\r_out[7]_i_36_n_0 ));
  (* HLUTNM = "lutpair31" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \r_out[7]_i_37 
       (.I0(\mult_reg_n_0_[0][4][2] ),
        .I1(\mult_reg_n_0_[0][5][2] ),
        .I2(\mult_reg[0][6] [2]),
        .I3(\r_out[7]_i_34_n_0 ),
        .O(\r_out[7]_i_37_n_0 ));
  (* HLUTNM = "lutpair30" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \r_out[7]_i_38 
       (.I0(\mult_reg_n_0_[0][5][1] ),
        .I1(\mult_reg[0][6] [1]),
        .O(\r_out[7]_i_38_n_0 ));
  (* HLUTNM = "lutpair28" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \r_out[7]_i_39 
       (.I0(\mult_reg_n_0_[0][7][2] ),
        .I1(\mult_reg[0][8] [2]),
        .I2(\mult_reg[0][0] [2]),
        .O(\r_out[7]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \r_out[7]_i_4 
       (.I0(\r_out_reg[9]_i_4_n_7 ),
        .I1(\r_out_reg[9]_i_5_n_7 ),
        .I2(\r_out_reg[7]_i_18_n_6 ),
        .O(\r_out[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \r_out[7]_i_40 
       (.I0(\mult_reg_n_0_[0][7][1] ),
        .I1(\mult_reg[0][8] [1]),
        .I2(\mult_reg[0][0] [1]),
        .O(\r_out[7]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \r_out[7]_i_41 
       (.I0(\mult_reg[0][8] [0]),
        .I1(\mult_reg[0][0] [0]),
        .O(\r_out[7]_i_41_n_0 ));
  (* HLUTNM = "lutpair29" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \r_out[7]_i_42 
       (.I0(\mult_reg_n_0_[0][7][3] ),
        .I1(\mult_reg[0][8] [3]),
        .I2(\mult_reg[0][0] [3]),
        .I3(\r_out[7]_i_39_n_0 ),
        .O(\r_out[7]_i_42_n_0 ));
  (* HLUTNM = "lutpair28" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \r_out[7]_i_43 
       (.I0(\mult_reg_n_0_[0][7][2] ),
        .I1(\mult_reg[0][8] [2]),
        .I2(\mult_reg[0][0] [2]),
        .I3(\r_out[7]_i_40_n_0 ),
        .O(\r_out[7]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \r_out[7]_i_44 
       (.I0(\mult_reg_n_0_[0][7][1] ),
        .I1(\mult_reg[0][8] [1]),
        .I2(\mult_reg[0][0] [1]),
        .I3(\r_out[7]_i_41_n_0 ),
        .O(\r_out[7]_i_44_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_out[7]_i_45 
       (.I0(\mult_reg[0][8] [0]),
        .I1(\mult_reg[0][0] [0]),
        .O(\r_out[7]_i_45_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \r_out[7]_i_5 
       (.I0(\r_out_reg[7]_i_19_n_4 ),
        .I1(\r_out_reg[7]_i_20_n_4 ),
        .I2(\r_out_reg[7]_i_18_n_7 ),
        .O(\r_out[7]_i_5_n_0 ));
  (* HLUTNM = "lutpair39" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \r_out[7]_i_6 
       (.I0(\r_out_reg[7]_i_19_n_5 ),
        .I1(\r_out_reg[7]_i_20_n_5 ),
        .I2(\r_out_reg[7]_i_21_n_4 ),
        .O(\r_out[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \r_out[7]_i_7 
       (.I0(\r_out_reg[7]_i_18_n_1 ),
        .I1(\r_out_reg[9]_i_5_n_6 ),
        .I2(\r_out_reg[9]_i_4_n_6 ),
        .I3(\r_out_reg[9]_i_4_n_1 ),
        .I4(\r_out_reg[9]_i_5_n_1 ),
        .O(\r_out[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \r_out[7]_i_8 
       (.I0(\r_out[7]_i_4_n_0 ),
        .I1(\r_out_reg[9]_i_5_n_6 ),
        .I2(\r_out_reg[9]_i_4_n_6 ),
        .I3(\r_out_reg[7]_i_18_n_1 ),
        .O(\r_out[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \r_out[7]_i_9 
       (.I0(\r_out_reg[9]_i_4_n_7 ),
        .I1(\r_out_reg[9]_i_5_n_7 ),
        .I2(\r_out_reg[7]_i_18_n_6 ),
        .I3(\r_out[7]_i_5_n_0 ),
        .O(\r_out[7]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \r_out[9]_i_10 
       (.I0(\mult_reg_n_0_[0][4][4] ),
        .I1(\mult_reg_n_0_[0][5][4] ),
        .I2(\mult_reg[0][6] [4]),
        .O(\r_out[9]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \r_out[9]_i_11 
       (.I0(\mult_reg_n_0_[0][5][5] ),
        .I1(\mult_reg_n_0_[0][4][5] ),
        .I2(\mult_reg_n_0_[0][4][6] ),
        .O(\r_out[9]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \r_out[9]_i_12 
       (.I0(\mult_reg[0][6] [4]),
        .I1(\mult_reg_n_0_[0][5][4] ),
        .I2(\mult_reg_n_0_[0][4][4] ),
        .I3(\mult_reg_n_0_[0][4][5] ),
        .I4(\mult_reg_n_0_[0][5][5] ),
        .O(\r_out[9]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \r_out[9]_i_2 
       (.I0(\r_out_reg[9]_i_4_n_1 ),
        .I1(\r_out_reg[9]_i_5_n_1 ),
        .O(\r_out[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \r_out[9]_i_3 
       (.I0(\r_out_reg[9]_i_4_n_1 ),
        .I1(\r_out_reg[9]_i_5_n_1 ),
        .O(\r_out[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \r_out[9]_i_6 
       (.I0(\mult_reg_n_0_[0][1][5] ),
        .I1(\mult_reg_n_0_[0][3][5] ),
        .O(\r_out[9]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \r_out[9]_i_7 
       (.I0(\mult_reg_n_0_[0][1][4] ),
        .I1(\mult_reg[0][2] [4]),
        .I2(\mult_reg_n_0_[0][3][4] ),
        .O(\r_out[9]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \r_out[9]_i_8 
       (.I0(\mult_reg_n_0_[0][1][5] ),
        .I1(\mult_reg_n_0_[0][3][5] ),
        .O(\r_out[9]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \r_out[9]_i_9 
       (.I0(\mult_reg_n_0_[0][3][4] ),
        .I1(\mult_reg[0][2] [4]),
        .I2(\mult_reg_n_0_[0][1][4] ),
        .I3(\mult_reg_n_0_[0][1][5] ),
        .I4(\mult_reg_n_0_[0][3][5] ),
        .O(\r_out[9]_i_9_n_0 ));
  FDRE \r_out_reg[4] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\sum_out[0] [4]),
        .Q(r_out[4]),
        .R(1'b0));
  FDRE \r_out_reg[5] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\sum_out[0] [5]),
        .Q(r_out[5]),
        .R(1'b0));
  FDRE \r_out_reg[6] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\sum_out[0] [6]),
        .Q(r_out[6]),
        .R(1'b0));
  FDRE \r_out_reg[7] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\sum_out[0] [7]),
        .Q(r_out[7]),
        .R(1'b0));
  CARRY4 \r_out_reg[7]_i_1 
       (.CI(\r_out_reg[7]_i_2_n_0 ),
        .CO({\r_out_reg[7]_i_1_n_0 ,\r_out_reg[7]_i_1_n_1 ,\r_out_reg[7]_i_1_n_2 ,\r_out_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\r_out[7]_i_3_n_0 ,\r_out[7]_i_4_n_0 ,\r_out[7]_i_5_n_0 ,\r_out[7]_i_6_n_0 }),
        .O(\sum_out[0] [7:4]),
        .S({\r_out[7]_i_7_n_0 ,\r_out[7]_i_8_n_0 ,\r_out[7]_i_9_n_0 ,\r_out[7]_i_10_n_0 }));
  CARRY4 \r_out_reg[7]_i_18 
       (.CI(\r_out_reg[7]_i_21_n_0 ),
        .CO({\NLW_r_out_reg[7]_i_18_CO_UNCONNECTED [3],\r_out_reg[7]_i_18_n_1 ,\NLW_r_out_reg[7]_i_18_CO_UNCONNECTED [1],\r_out_reg[7]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\mult_reg_n_0_[0][7][5] ,\r_out[7]_i_22_n_0 }),
        .O({\NLW_r_out_reg[7]_i_18_O_UNCONNECTED [3:2],\r_out_reg[7]_i_18_n_6 ,\r_out_reg[7]_i_18_n_7 }),
        .S({1'b0,1'b1,\r_out[7]_i_23_n_0 ,\r_out[7]_i_24_n_0 }));
  CARRY4 \r_out_reg[7]_i_19 
       (.CI(1'b0),
        .CO({\r_out_reg[7]_i_19_n_0 ,\r_out_reg[7]_i_19_n_1 ,\r_out_reg[7]_i_19_n_2 ,\r_out_reg[7]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({\r_out[7]_i_25_n_0 ,\r_out[7]_i_26_n_0 ,\r_out[7]_i_27_n_0 ,1'b0}),
        .O({\r_out_reg[7]_i_19_n_4 ,\r_out_reg[7]_i_19_n_5 ,\r_out_reg[7]_i_19_n_6 ,\r_out_reg[7]_i_19_n_7 }),
        .S({\r_out[7]_i_28_n_0 ,\r_out[7]_i_29_n_0 ,\r_out[7]_i_30_n_0 ,\r_out[7]_i_31_n_0 }));
  CARRY4 \r_out_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\r_out_reg[7]_i_2_n_0 ,\r_out_reg[7]_i_2_n_1 ,\r_out_reg[7]_i_2_n_2 ,\r_out_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\r_out[7]_i_11_n_0 ,\r_out[7]_i_12_n_0 ,\r_out[7]_i_13_n_0 ,1'b0}),
        .O(\NLW_r_out_reg[7]_i_2_O_UNCONNECTED [3:0]),
        .S({\r_out[7]_i_14_n_0 ,\r_out[7]_i_15_n_0 ,\r_out[7]_i_16_n_0 ,\r_out[7]_i_17_n_0 }));
  CARRY4 \r_out_reg[7]_i_20 
       (.CI(1'b0),
        .CO({\r_out_reg[7]_i_20_n_0 ,\r_out_reg[7]_i_20_n_1 ,\r_out_reg[7]_i_20_n_2 ,\r_out_reg[7]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\r_out[7]_i_32_n_0 ,\r_out[7]_i_33_n_0 ,\r_out[7]_i_34_n_0 ,1'b0}),
        .O({\r_out_reg[7]_i_20_n_4 ,\r_out_reg[7]_i_20_n_5 ,\r_out_reg[7]_i_20_n_6 ,\r_out_reg[7]_i_20_n_7 }),
        .S({\r_out[7]_i_35_n_0 ,\r_out[7]_i_36_n_0 ,\r_out[7]_i_37_n_0 ,\r_out[7]_i_38_n_0 }));
  CARRY4 \r_out_reg[7]_i_21 
       (.CI(1'b0),
        .CO({\r_out_reg[7]_i_21_n_0 ,\r_out_reg[7]_i_21_n_1 ,\r_out_reg[7]_i_21_n_2 ,\r_out_reg[7]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\r_out[7]_i_39_n_0 ,\r_out[7]_i_40_n_0 ,\r_out[7]_i_41_n_0 ,1'b0}),
        .O({\r_out_reg[7]_i_21_n_4 ,\r_out_reg[7]_i_21_n_5 ,\r_out_reg[7]_i_21_n_6 ,\r_out_reg[7]_i_21_n_7 }),
        .S({\r_out[7]_i_42_n_0 ,\r_out[7]_i_43_n_0 ,\r_out[7]_i_44_n_0 ,\r_out[7]_i_45_n_0 }));
  FDRE \r_out_reg[9] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\sum_out[0] [9]),
        .Q(r_out[9]),
        .R(1'b0));
  CARRY4 \r_out_reg[9]_i_1 
       (.CI(\r_out_reg[7]_i_1_n_0 ),
        .CO({\NLW_r_out_reg[9]_i_1_CO_UNCONNECTED [3:1],\sum_out[0] [9]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\r_out[9]_i_2_n_0 }),
        .O(\NLW_r_out_reg[9]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\r_out[9]_i_3_n_0 }));
  CARRY4 \r_out_reg[9]_i_4 
       (.CI(\r_out_reg[7]_i_19_n_0 ),
        .CO({\NLW_r_out_reg[9]_i_4_CO_UNCONNECTED [3],\r_out_reg[9]_i_4_n_1 ,\NLW_r_out_reg[9]_i_4_CO_UNCONNECTED [1],\r_out_reg[9]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\r_out[9]_i_6_n_0 ,\r_out[9]_i_7_n_0 }),
        .O({\NLW_r_out_reg[9]_i_4_O_UNCONNECTED [3:2],\r_out_reg[9]_i_4_n_6 ,\r_out_reg[9]_i_4_n_7 }),
        .S({1'b0,1'b1,\r_out[9]_i_8_n_0 ,\r_out[9]_i_9_n_0 }));
  CARRY4 \r_out_reg[9]_i_5 
       (.CI(\r_out_reg[7]_i_20_n_0 ),
        .CO({\NLW_r_out_reg[9]_i_5_CO_UNCONNECTED [3],\r_out_reg[9]_i_5_n_1 ,\NLW_r_out_reg[9]_i_5_CO_UNCONNECTED [1],\r_out_reg[9]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\mult_reg_n_0_[0][4][6] ,\r_out[9]_i_10_n_0 }),
        .O({\NLW_r_out_reg[9]_i_5_O_UNCONNECTED [3:2],\r_out_reg[9]_i_5_n_6 ,\r_out_reg[9]_i_5_n_7 }),
        .S({1'b0,1'b1,\r_out[9]_i_11_n_0 ,\r_out[9]_i_12_n_0 }));
  (* srl_name = "\inst/u_gaussian/sumValid_reg_srl2 " *) 
  SRL16E sumValid_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(i_clk),
        .D(pixel_data_valid),
        .Q(sumValid_reg_srl2_n_0));
  FDRE valid_out_reg
       (.C(i_clk),
        .CE(1'b1),
        .D(sumValid_reg_srl2_n_0),
        .Q(valid_out_reg_0),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_img_proc_top
   (o_data_valid,
    o_data,
    o_bram_addr,
    i_clk,
    i_data_valid,
    someport,
    pixel_in);
  output o_data_valid;
  output [11:0]o_data;
  output [17:0]o_bram_addr;
  input i_clk;
  input i_data_valid;
  input someport;
  input [11:0]pixel_in;

  wire i_clk;
  wire i_data_valid;
  wire [17:0]o_bram_addr;
  wire [11:0]o_data;
  wire o_data_valid;
  wire [4:0]p_5_out;
  wire [4:0]p_6_out;
  wire [4:0]p_7_out;
  wire [5:0]p_8_out;
  wire pixel_data_valid;
  wire [11:0]pixel_in;
  wire someport;
  wire u_control_n_100;
  wire u_control_n_101;
  wire u_control_n_102;
  wire u_control_n_103;
  wire u_control_n_104;
  wire u_control_n_105;
  wire u_control_n_106;
  wire u_control_n_11;
  wire u_control_n_112;
  wire u_control_n_113;
  wire u_control_n_114;
  wire u_control_n_115;
  wire u_control_n_116;
  wire u_control_n_117;
  wire u_control_n_12;
  wire u_control_n_124;
  wire u_control_n_125;
  wire u_control_n_126;
  wire u_control_n_127;
  wire u_control_n_128;
  wire u_control_n_129;
  wire u_control_n_13;
  wire u_control_n_130;
  wire u_control_n_131;
  wire u_control_n_132;
  wire u_control_n_133;
  wire u_control_n_134;
  wire u_control_n_135;
  wire u_control_n_136;
  wire u_control_n_137;
  wire u_control_n_138;
  wire u_control_n_139;
  wire u_control_n_14;
  wire u_control_n_140;
  wire u_control_n_141;
  wire u_control_n_142;
  wire u_control_n_143;
  wire u_control_n_144;
  wire u_control_n_15;
  wire u_control_n_16;
  wire u_control_n_17;
  wire u_control_n_18;
  wire u_control_n_19;
  wire u_control_n_20;
  wire u_control_n_21;
  wire u_control_n_22;
  wire u_control_n_23;
  wire u_control_n_24;
  wire u_control_n_25;
  wire u_control_n_26;
  wire u_control_n_27;
  wire u_control_n_28;
  wire u_control_n_29;
  wire u_control_n_30;
  wire u_control_n_31;
  wire u_control_n_32;
  wire u_control_n_33;
  wire u_control_n_34;
  wire u_control_n_35;
  wire u_control_n_36;
  wire u_control_n_37;
  wire u_control_n_38;
  wire u_control_n_39;
  wire u_control_n_40;
  wire u_control_n_41;
  wire u_control_n_42;
  wire u_control_n_43;
  wire u_control_n_44;
  wire u_control_n_45;
  wire u_control_n_46;
  wire u_control_n_47;
  wire u_control_n_48;
  wire u_control_n_49;
  wire u_control_n_50;
  wire u_control_n_51;
  wire u_control_n_52;
  wire u_control_n_53;
  wire u_control_n_54;
  wire u_control_n_55;
  wire u_control_n_56;
  wire u_control_n_57;
  wire u_control_n_58;
  wire u_control_n_59;
  wire u_control_n_60;
  wire u_control_n_61;
  wire u_control_n_62;
  wire u_control_n_63;
  wire u_control_n_64;
  wire u_control_n_65;
  wire u_control_n_66;
  wire u_control_n_67;
  wire u_control_n_68;
  wire u_control_n_69;
  wire u_control_n_70;
  wire u_control_n_71;
  wire u_control_n_72;
  wire u_control_n_73;
  wire u_control_n_74;
  wire u_control_n_75;
  wire u_control_n_76;
  wire u_control_n_77;
  wire u_control_n_78;
  wire u_control_n_79;
  wire u_control_n_80;
  wire u_control_n_81;
  wire u_control_n_82;
  wire u_control_n_83;
  wire u_control_n_84;
  wire u_control_n_85;
  wire u_control_n_86;
  wire u_control_n_87;
  wire u_control_n_88;
  wire u_control_n_89;
  wire u_control_n_90;
  wire u_control_n_91;
  wire u_control_n_92;
  wire u_control_n_93;
  wire u_control_n_94;
  wire u_control_n_95;
  wire u_control_n_96;
  wire u_control_n_97;
  wire u_control_n_98;
  wire u_control_n_99;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_control u_control
       (.D(p_7_out),
        .\currentRbuff_reg[0]_0 (p_5_out),
        .\currentRbuff_reg[0]_1 ({u_control_n_11,u_control_n_12,u_control_n_13,u_control_n_14,u_control_n_15,u_control_n_16}),
        .\currentRbuff_reg[0]_2 ({u_control_n_17,u_control_n_18,u_control_n_19,u_control_n_20,u_control_n_21,u_control_n_22}),
        .\currentRbuff_reg[0]_3 ({u_control_n_23,u_control_n_24,u_control_n_25,u_control_n_26,u_control_n_27}),
        .\currentRbuff_reg[0]_4 ({u_control_n_28,u_control_n_29,u_control_n_30,u_control_n_31,u_control_n_32}),
        .\currentRbuff_reg[1]_0 ({u_control_n_33,u_control_n_34,u_control_n_35,u_control_n_36,u_control_n_37}),
        .\currentRbuff_reg[1]_1 ({u_control_n_38,u_control_n_39,u_control_n_40,u_control_n_41,u_control_n_42,u_control_n_43}),
        .\currentRbuff_reg[1]_10 ({u_control_n_87,u_control_n_88,u_control_n_89,u_control_n_90,u_control_n_91}),
        .\currentRbuff_reg[1]_11 ({u_control_n_92,u_control_n_93,u_control_n_94,u_control_n_95,u_control_n_96}),
        .\currentRbuff_reg[1]_12 ({u_control_n_97,u_control_n_98,u_control_n_99,u_control_n_100,u_control_n_101}),
        .\currentRbuff_reg[1]_13 ({u_control_n_102,u_control_n_103,u_control_n_104,u_control_n_105,u_control_n_106}),
        .\currentRbuff_reg[1]_14 (p_6_out),
        .\currentRbuff_reg[1]_15 ({u_control_n_112,u_control_n_113,u_control_n_114,u_control_n_115,u_control_n_116,u_control_n_117}),
        .\currentRbuff_reg[1]_16 (p_8_out),
        .\currentRbuff_reg[1]_17 ({u_control_n_124,u_control_n_125,u_control_n_126,u_control_n_127,u_control_n_128,u_control_n_129}),
        .\currentRbuff_reg[1]_18 ({u_control_n_130,u_control_n_131,u_control_n_132,u_control_n_133,u_control_n_134}),
        .\currentRbuff_reg[1]_19 ({u_control_n_135,u_control_n_136,u_control_n_137,u_control_n_138,u_control_n_139}),
        .\currentRbuff_reg[1]_2 ({u_control_n_44,u_control_n_45,u_control_n_46,u_control_n_47,u_control_n_48}),
        .\currentRbuff_reg[1]_20 ({u_control_n_140,u_control_n_141,u_control_n_142,u_control_n_143,u_control_n_144}),
        .\currentRbuff_reg[1]_3 ({u_control_n_49,u_control_n_50,u_control_n_51,u_control_n_52,u_control_n_53}),
        .\currentRbuff_reg[1]_4 ({u_control_n_54,u_control_n_55,u_control_n_56,u_control_n_57,u_control_n_58}),
        .\currentRbuff_reg[1]_5 ({u_control_n_59,u_control_n_60,u_control_n_61,u_control_n_62,u_control_n_63}),
        .\currentRbuff_reg[1]_6 ({u_control_n_64,u_control_n_65,u_control_n_66,u_control_n_67,u_control_n_68,u_control_n_69}),
        .\currentRbuff_reg[1]_7 ({u_control_n_70,u_control_n_71,u_control_n_72,u_control_n_73,u_control_n_74,u_control_n_75}),
        .\currentRbuff_reg[1]_8 ({u_control_n_76,u_control_n_77,u_control_n_78,u_control_n_79,u_control_n_80,u_control_n_81}),
        .\currentRbuff_reg[1]_9 ({u_control_n_82,u_control_n_83,u_control_n_84,u_control_n_85,u_control_n_86}),
        .i_clk(i_clk),
        .i_data_valid(i_data_valid),
        .pixel_data_valid(pixel_data_valid),
        .pixel_in(pixel_in),
        .someport(someport));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gaussian u_gaussian
       (.D({u_control_n_102,u_control_n_103,u_control_n_104,u_control_n_105,u_control_n_106}),
        .i_clk(i_clk),
        .\mult_reg[0][0][4]_0 ({u_control_n_28,u_control_n_29,u_control_n_30,u_control_n_31,u_control_n_32}),
        .\mult_reg[0][1][5]_0 ({u_control_n_92,u_control_n_93,u_control_n_94,u_control_n_95,u_control_n_96}),
        .\mult_reg[0][2][4]_0 ({u_control_n_140,u_control_n_141,u_control_n_142,u_control_n_143,u_control_n_144}),
        .\mult_reg[0][3][5]_0 ({u_control_n_44,u_control_n_45,u_control_n_46,u_control_n_47,u_control_n_48}),
        .\mult_reg[0][4][6]_0 ({u_control_n_82,u_control_n_83,u_control_n_84,u_control_n_85,u_control_n_86}),
        .\mult_reg[0][5][5]_0 ({u_control_n_130,u_control_n_131,u_control_n_132,u_control_n_133,u_control_n_134}),
        .\mult_reg[0][6][4]_0 ({u_control_n_23,u_control_n_24,u_control_n_25,u_control_n_26,u_control_n_27}),
        .\mult_reg[0][7][5]_0 ({u_control_n_87,u_control_n_88,u_control_n_89,u_control_n_90,u_control_n_91}),
        .\mult_reg[0][8][4]_0 ({u_control_n_135,u_control_n_136,u_control_n_137,u_control_n_138,u_control_n_139}),
        .\mult_reg[1][0][5]_0 ({u_control_n_17,u_control_n_18,u_control_n_19,u_control_n_20,u_control_n_21,u_control_n_22}),
        .\mult_reg[1][1][6]_0 ({u_control_n_76,u_control_n_77,u_control_n_78,u_control_n_79,u_control_n_80,u_control_n_81}),
        .\mult_reg[1][2][5]_0 ({u_control_n_124,u_control_n_125,u_control_n_126,u_control_n_127,u_control_n_128,u_control_n_129}),
        .\mult_reg[1][3][6]_0 ({u_control_n_38,u_control_n_39,u_control_n_40,u_control_n_41,u_control_n_42,u_control_n_43}),
        .\mult_reg[1][4][7]_0 ({u_control_n_64,u_control_n_65,u_control_n_66,u_control_n_67,u_control_n_68,u_control_n_69}),
        .\mult_reg[1][5][6]_0 ({u_control_n_112,u_control_n_113,u_control_n_114,u_control_n_115,u_control_n_116,u_control_n_117}),
        .\mult_reg[1][6][5]_0 ({u_control_n_11,u_control_n_12,u_control_n_13,u_control_n_14,u_control_n_15,u_control_n_16}),
        .\mult_reg[1][7][6]_0 ({u_control_n_70,u_control_n_71,u_control_n_72,u_control_n_73,u_control_n_74,u_control_n_75}),
        .\mult_reg[1][8][5]_0 (p_8_out),
        .\mult_reg[2][0][4]_0 (p_5_out),
        .\mult_reg[2][1][5]_0 ({u_control_n_59,u_control_n_60,u_control_n_61,u_control_n_62,u_control_n_63}),
        .\mult_reg[2][2][4]_0 (p_6_out),
        .\mult_reg[2][3][5]_0 ({u_control_n_33,u_control_n_34,u_control_n_35,u_control_n_36,u_control_n_37}),
        .\mult_reg[2][4][6]_0 ({u_control_n_49,u_control_n_50,u_control_n_51,u_control_n_52,u_control_n_53}),
        .\mult_reg[2][5][5]_0 ({u_control_n_97,u_control_n_98,u_control_n_99,u_control_n_100,u_control_n_101}),
        .\mult_reg[2][6][4]_0 (p_7_out),
        .\mult_reg[2][7][5]_0 ({u_control_n_54,u_control_n_55,u_control_n_56,u_control_n_57,u_control_n_58}),
        .o_bram_addr(o_bram_addr),
        .o_data(o_data),
        .pixel_data_valid(pixel_data_valid),
        .someport(someport),
        .valid_out_reg_0(o_data_valid));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer
   (o_data0,
    o_data01_out,
    o_data03_out,
    someport,
    i_clk,
    currentWbuff,
    i_data_valid,
    currentRbuff,
    \rdPntr_reg[0]_rep__1_0 ,
    pixel_in);
  output [15:0]o_data0;
  output [15:0]o_data01_out;
  output [15:0]o_data03_out;
  input someport;
  input i_clk;
  input [1:0]currentWbuff;
  input i_data_valid;
  input [1:0]currentRbuff;
  input \rdPntr_reg[0]_rep__1_0 ;
  input [11:0]pixel_in;

  wire [1:0]currentRbuff;
  wire [1:0]currentWbuff;
  wire i_clk;
  wire i_data_valid;
  wire [0:0]lineBuffRd;
  wire line_reg_r1_0_63_0_2_i_1__1_n_0;
  wire line_reg_r1_0_63_0_2_n_0;
  wire line_reg_r1_0_63_0_2_n_1;
  wire line_reg_r1_0_63_0_2_n_2;
  wire line_reg_r1_0_63_12_14_n_0;
  wire line_reg_r1_0_63_12_14_n_1;
  wire line_reg_r1_0_63_12_14_n_2;
  wire line_reg_r1_0_63_15_15_n_0;
  wire line_reg_r1_0_63_3_5_n_0;
  wire line_reg_r1_0_63_3_5_n_1;
  wire line_reg_r1_0_63_3_5_n_2;
  wire line_reg_r1_0_63_6_8_n_0;
  wire line_reg_r1_0_63_6_8_n_1;
  wire line_reg_r1_0_63_6_8_n_2;
  wire line_reg_r1_0_63_9_11_n_0;
  wire line_reg_r1_0_63_9_11_n_1;
  wire line_reg_r1_0_63_9_11_n_2;
  wire line_reg_r1_128_191_0_2_i_1__1_n_0;
  wire line_reg_r1_128_191_0_2_n_0;
  wire line_reg_r1_128_191_0_2_n_1;
  wire line_reg_r1_128_191_0_2_n_2;
  wire line_reg_r1_128_191_12_14_n_0;
  wire line_reg_r1_128_191_12_14_n_1;
  wire line_reg_r1_128_191_12_14_n_2;
  wire line_reg_r1_128_191_15_15_n_0;
  wire line_reg_r1_128_191_3_5_n_0;
  wire line_reg_r1_128_191_3_5_n_1;
  wire line_reg_r1_128_191_3_5_n_2;
  wire line_reg_r1_128_191_6_8_n_0;
  wire line_reg_r1_128_191_6_8_n_1;
  wire line_reg_r1_128_191_6_8_n_2;
  wire line_reg_r1_128_191_9_11_n_0;
  wire line_reg_r1_128_191_9_11_n_1;
  wire line_reg_r1_128_191_9_11_n_2;
  wire line_reg_r1_192_255_0_2_i_1__1_n_0;
  wire line_reg_r1_192_255_0_2_n_0;
  wire line_reg_r1_192_255_0_2_n_1;
  wire line_reg_r1_192_255_0_2_n_2;
  wire line_reg_r1_192_255_12_14_n_0;
  wire line_reg_r1_192_255_12_14_n_1;
  wire line_reg_r1_192_255_12_14_n_2;
  wire line_reg_r1_192_255_15_15_n_0;
  wire line_reg_r1_192_255_3_5_n_0;
  wire line_reg_r1_192_255_3_5_n_1;
  wire line_reg_r1_192_255_3_5_n_2;
  wire line_reg_r1_192_255_6_8_n_0;
  wire line_reg_r1_192_255_6_8_n_1;
  wire line_reg_r1_192_255_6_8_n_2;
  wire line_reg_r1_192_255_9_11_n_0;
  wire line_reg_r1_192_255_9_11_n_1;
  wire line_reg_r1_192_255_9_11_n_2;
  wire line_reg_r1_256_319_0_2_i_1__1_n_0;
  wire line_reg_r1_256_319_0_2_n_0;
  wire line_reg_r1_256_319_0_2_n_1;
  wire line_reg_r1_256_319_0_2_n_2;
  wire line_reg_r1_256_319_12_14_n_0;
  wire line_reg_r1_256_319_12_14_n_1;
  wire line_reg_r1_256_319_12_14_n_2;
  wire line_reg_r1_256_319_15_15_n_0;
  wire line_reg_r1_256_319_3_5_n_0;
  wire line_reg_r1_256_319_3_5_n_1;
  wire line_reg_r1_256_319_3_5_n_2;
  wire line_reg_r1_256_319_6_8_n_0;
  wire line_reg_r1_256_319_6_8_n_1;
  wire line_reg_r1_256_319_6_8_n_2;
  wire line_reg_r1_256_319_9_11_n_0;
  wire line_reg_r1_256_319_9_11_n_1;
  wire line_reg_r1_256_319_9_11_n_2;
  wire line_reg_r1_320_383_0_2_i_1__1_n_0;
  wire line_reg_r1_320_383_0_2_n_0;
  wire line_reg_r1_320_383_0_2_n_1;
  wire line_reg_r1_320_383_0_2_n_2;
  wire line_reg_r1_320_383_12_14_n_0;
  wire line_reg_r1_320_383_12_14_n_1;
  wire line_reg_r1_320_383_12_14_n_2;
  wire line_reg_r1_320_383_15_15_n_0;
  wire line_reg_r1_320_383_3_5_n_0;
  wire line_reg_r1_320_383_3_5_n_1;
  wire line_reg_r1_320_383_3_5_n_2;
  wire line_reg_r1_320_383_6_8_n_0;
  wire line_reg_r1_320_383_6_8_n_1;
  wire line_reg_r1_320_383_6_8_n_2;
  wire line_reg_r1_320_383_9_11_n_0;
  wire line_reg_r1_320_383_9_11_n_1;
  wire line_reg_r1_320_383_9_11_n_2;
  wire line_reg_r1_384_447_0_2_i_1__1_n_0;
  wire line_reg_r1_384_447_0_2_n_0;
  wire line_reg_r1_384_447_0_2_n_1;
  wire line_reg_r1_384_447_0_2_n_2;
  wire line_reg_r1_384_447_12_14_n_0;
  wire line_reg_r1_384_447_12_14_n_1;
  wire line_reg_r1_384_447_12_14_n_2;
  wire line_reg_r1_384_447_15_15_n_0;
  wire line_reg_r1_384_447_3_5_n_0;
  wire line_reg_r1_384_447_3_5_n_1;
  wire line_reg_r1_384_447_3_5_n_2;
  wire line_reg_r1_384_447_6_8_n_0;
  wire line_reg_r1_384_447_6_8_n_1;
  wire line_reg_r1_384_447_6_8_n_2;
  wire line_reg_r1_384_447_9_11_n_0;
  wire line_reg_r1_384_447_9_11_n_1;
  wire line_reg_r1_384_447_9_11_n_2;
  wire line_reg_r1_448_511_0_2_i_1__1_n_0;
  wire line_reg_r1_448_511_0_2_n_0;
  wire line_reg_r1_448_511_0_2_n_1;
  wire line_reg_r1_448_511_0_2_n_2;
  wire line_reg_r1_448_511_12_14_n_0;
  wire line_reg_r1_448_511_12_14_n_1;
  wire line_reg_r1_448_511_12_14_n_2;
  wire line_reg_r1_448_511_15_15_n_0;
  wire line_reg_r1_448_511_3_5_n_0;
  wire line_reg_r1_448_511_3_5_n_1;
  wire line_reg_r1_448_511_3_5_n_2;
  wire line_reg_r1_448_511_6_8_n_0;
  wire line_reg_r1_448_511_6_8_n_1;
  wire line_reg_r1_448_511_6_8_n_2;
  wire line_reg_r1_448_511_9_11_n_0;
  wire line_reg_r1_448_511_9_11_n_1;
  wire line_reg_r1_448_511_9_11_n_2;
  wire line_reg_r1_512_575_0_2_i_1__1_n_0;
  wire line_reg_r1_512_575_0_2_n_0;
  wire line_reg_r1_512_575_0_2_n_1;
  wire line_reg_r1_512_575_0_2_n_2;
  wire line_reg_r1_512_575_12_14_n_0;
  wire line_reg_r1_512_575_12_14_n_1;
  wire line_reg_r1_512_575_12_14_n_2;
  wire line_reg_r1_512_575_15_15_n_0;
  wire line_reg_r1_512_575_3_5_n_0;
  wire line_reg_r1_512_575_3_5_n_1;
  wire line_reg_r1_512_575_3_5_n_2;
  wire line_reg_r1_512_575_6_8_n_0;
  wire line_reg_r1_512_575_6_8_n_1;
  wire line_reg_r1_512_575_6_8_n_2;
  wire line_reg_r1_512_575_9_11_n_0;
  wire line_reg_r1_512_575_9_11_n_1;
  wire line_reg_r1_512_575_9_11_n_2;
  wire line_reg_r1_576_639_0_2_i_1__1_n_0;
  wire line_reg_r1_576_639_0_2_n_0;
  wire line_reg_r1_576_639_0_2_n_1;
  wire line_reg_r1_576_639_0_2_n_2;
  wire line_reg_r1_576_639_12_14_n_0;
  wire line_reg_r1_576_639_12_14_n_1;
  wire line_reg_r1_576_639_12_14_n_2;
  wire line_reg_r1_576_639_15_15_n_0;
  wire line_reg_r1_576_639_3_5_n_0;
  wire line_reg_r1_576_639_3_5_n_1;
  wire line_reg_r1_576_639_3_5_n_2;
  wire line_reg_r1_576_639_6_8_n_0;
  wire line_reg_r1_576_639_6_8_n_1;
  wire line_reg_r1_576_639_6_8_n_2;
  wire line_reg_r1_576_639_9_11_n_0;
  wire line_reg_r1_576_639_9_11_n_1;
  wire line_reg_r1_576_639_9_11_n_2;
  wire line_reg_r1_64_127_0_2_i_1__1_n_0;
  wire line_reg_r1_64_127_0_2_n_0;
  wire line_reg_r1_64_127_0_2_n_1;
  wire line_reg_r1_64_127_0_2_n_2;
  wire line_reg_r1_64_127_12_14_n_0;
  wire line_reg_r1_64_127_12_14_n_1;
  wire line_reg_r1_64_127_12_14_n_2;
  wire line_reg_r1_64_127_15_15_n_0;
  wire line_reg_r1_64_127_3_5_n_0;
  wire line_reg_r1_64_127_3_5_n_1;
  wire line_reg_r1_64_127_3_5_n_2;
  wire line_reg_r1_64_127_6_8_n_0;
  wire line_reg_r1_64_127_6_8_n_1;
  wire line_reg_r1_64_127_6_8_n_2;
  wire line_reg_r1_64_127_9_11_n_0;
  wire line_reg_r1_64_127_9_11_n_1;
  wire line_reg_r1_64_127_9_11_n_2;
  wire line_reg_r2_0_63_0_2_i_1_n_0;
  wire line_reg_r2_0_63_0_2_i_2_n_0;
  wire line_reg_r2_0_63_0_2_i_3_n_0;
  wire line_reg_r2_0_63_0_2_i_4_n_0;
  wire line_reg_r2_0_63_0_2_i_5_n_0;
  wire line_reg_r2_0_63_0_2_i_6_n_0;
  wire line_reg_r2_0_63_0_2_n_0;
  wire line_reg_r2_0_63_0_2_n_1;
  wire line_reg_r2_0_63_0_2_n_2;
  wire line_reg_r2_0_63_12_14_n_0;
  wire line_reg_r2_0_63_12_14_n_1;
  wire line_reg_r2_0_63_12_14_n_2;
  wire line_reg_r2_0_63_15_15_n_0;
  wire line_reg_r2_0_63_3_5_n_0;
  wire line_reg_r2_0_63_3_5_n_1;
  wire line_reg_r2_0_63_3_5_n_2;
  wire line_reg_r2_0_63_6_8_n_0;
  wire line_reg_r2_0_63_6_8_n_1;
  wire line_reg_r2_0_63_6_8_n_2;
  wire line_reg_r2_0_63_9_11_n_0;
  wire line_reg_r2_0_63_9_11_n_1;
  wire line_reg_r2_0_63_9_11_n_2;
  wire line_reg_r2_128_191_0_2_n_0;
  wire line_reg_r2_128_191_0_2_n_1;
  wire line_reg_r2_128_191_0_2_n_2;
  wire line_reg_r2_128_191_12_14_n_0;
  wire line_reg_r2_128_191_12_14_n_1;
  wire line_reg_r2_128_191_12_14_n_2;
  wire line_reg_r2_128_191_15_15_n_0;
  wire line_reg_r2_128_191_3_5_n_0;
  wire line_reg_r2_128_191_3_5_n_1;
  wire line_reg_r2_128_191_3_5_n_2;
  wire line_reg_r2_128_191_6_8_n_0;
  wire line_reg_r2_128_191_6_8_n_1;
  wire line_reg_r2_128_191_6_8_n_2;
  wire line_reg_r2_128_191_9_11_n_0;
  wire line_reg_r2_128_191_9_11_n_1;
  wire line_reg_r2_128_191_9_11_n_2;
  wire line_reg_r2_192_255_0_2_n_0;
  wire line_reg_r2_192_255_0_2_n_1;
  wire line_reg_r2_192_255_0_2_n_2;
  wire line_reg_r2_192_255_12_14_n_0;
  wire line_reg_r2_192_255_12_14_n_1;
  wire line_reg_r2_192_255_12_14_n_2;
  wire line_reg_r2_192_255_15_15_n_0;
  wire line_reg_r2_192_255_3_5_n_0;
  wire line_reg_r2_192_255_3_5_n_1;
  wire line_reg_r2_192_255_3_5_n_2;
  wire line_reg_r2_192_255_6_8_n_0;
  wire line_reg_r2_192_255_6_8_n_1;
  wire line_reg_r2_192_255_6_8_n_2;
  wire line_reg_r2_192_255_9_11_n_0;
  wire line_reg_r2_192_255_9_11_n_1;
  wire line_reg_r2_192_255_9_11_n_2;
  wire line_reg_r2_256_319_0_2_n_0;
  wire line_reg_r2_256_319_0_2_n_1;
  wire line_reg_r2_256_319_0_2_n_2;
  wire line_reg_r2_256_319_12_14_n_0;
  wire line_reg_r2_256_319_12_14_n_1;
  wire line_reg_r2_256_319_12_14_n_2;
  wire line_reg_r2_256_319_15_15_n_0;
  wire line_reg_r2_256_319_3_5_n_0;
  wire line_reg_r2_256_319_3_5_n_1;
  wire line_reg_r2_256_319_3_5_n_2;
  wire line_reg_r2_256_319_6_8_n_0;
  wire line_reg_r2_256_319_6_8_n_1;
  wire line_reg_r2_256_319_6_8_n_2;
  wire line_reg_r2_256_319_9_11_n_0;
  wire line_reg_r2_256_319_9_11_n_1;
  wire line_reg_r2_256_319_9_11_n_2;
  wire line_reg_r2_320_383_0_2_n_0;
  wire line_reg_r2_320_383_0_2_n_1;
  wire line_reg_r2_320_383_0_2_n_2;
  wire line_reg_r2_320_383_12_14_n_0;
  wire line_reg_r2_320_383_12_14_n_1;
  wire line_reg_r2_320_383_12_14_n_2;
  wire line_reg_r2_320_383_15_15_n_0;
  wire line_reg_r2_320_383_3_5_n_0;
  wire line_reg_r2_320_383_3_5_n_1;
  wire line_reg_r2_320_383_3_5_n_2;
  wire line_reg_r2_320_383_6_8_n_0;
  wire line_reg_r2_320_383_6_8_n_1;
  wire line_reg_r2_320_383_6_8_n_2;
  wire line_reg_r2_320_383_9_11_n_0;
  wire line_reg_r2_320_383_9_11_n_1;
  wire line_reg_r2_320_383_9_11_n_2;
  wire line_reg_r2_384_447_0_2_n_0;
  wire line_reg_r2_384_447_0_2_n_1;
  wire line_reg_r2_384_447_0_2_n_2;
  wire line_reg_r2_384_447_12_14_n_0;
  wire line_reg_r2_384_447_12_14_n_1;
  wire line_reg_r2_384_447_12_14_n_2;
  wire line_reg_r2_384_447_15_15_n_0;
  wire line_reg_r2_384_447_3_5_n_0;
  wire line_reg_r2_384_447_3_5_n_1;
  wire line_reg_r2_384_447_3_5_n_2;
  wire line_reg_r2_384_447_6_8_n_0;
  wire line_reg_r2_384_447_6_8_n_1;
  wire line_reg_r2_384_447_6_8_n_2;
  wire line_reg_r2_384_447_9_11_n_0;
  wire line_reg_r2_384_447_9_11_n_1;
  wire line_reg_r2_384_447_9_11_n_2;
  wire line_reg_r2_448_511_0_2_n_0;
  wire line_reg_r2_448_511_0_2_n_1;
  wire line_reg_r2_448_511_0_2_n_2;
  wire line_reg_r2_448_511_12_14_n_0;
  wire line_reg_r2_448_511_12_14_n_1;
  wire line_reg_r2_448_511_12_14_n_2;
  wire line_reg_r2_448_511_15_15_n_0;
  wire line_reg_r2_448_511_3_5_n_0;
  wire line_reg_r2_448_511_3_5_n_1;
  wire line_reg_r2_448_511_3_5_n_2;
  wire line_reg_r2_448_511_6_8_n_0;
  wire line_reg_r2_448_511_6_8_n_1;
  wire line_reg_r2_448_511_6_8_n_2;
  wire line_reg_r2_448_511_9_11_n_0;
  wire line_reg_r2_448_511_9_11_n_1;
  wire line_reg_r2_448_511_9_11_n_2;
  wire line_reg_r2_512_575_0_2_n_0;
  wire line_reg_r2_512_575_0_2_n_1;
  wire line_reg_r2_512_575_0_2_n_2;
  wire line_reg_r2_512_575_12_14_n_0;
  wire line_reg_r2_512_575_12_14_n_1;
  wire line_reg_r2_512_575_12_14_n_2;
  wire line_reg_r2_512_575_15_15_n_0;
  wire line_reg_r2_512_575_3_5_n_0;
  wire line_reg_r2_512_575_3_5_n_1;
  wire line_reg_r2_512_575_3_5_n_2;
  wire line_reg_r2_512_575_6_8_n_0;
  wire line_reg_r2_512_575_6_8_n_1;
  wire line_reg_r2_512_575_6_8_n_2;
  wire line_reg_r2_512_575_9_11_n_0;
  wire line_reg_r2_512_575_9_11_n_1;
  wire line_reg_r2_512_575_9_11_n_2;
  wire line_reg_r2_576_639_0_2_n_0;
  wire line_reg_r2_576_639_0_2_n_1;
  wire line_reg_r2_576_639_0_2_n_2;
  wire line_reg_r2_576_639_12_14_n_0;
  wire line_reg_r2_576_639_12_14_n_1;
  wire line_reg_r2_576_639_12_14_n_2;
  wire line_reg_r2_576_639_15_15_n_0;
  wire line_reg_r2_576_639_3_5_n_0;
  wire line_reg_r2_576_639_3_5_n_1;
  wire line_reg_r2_576_639_3_5_n_2;
  wire line_reg_r2_576_639_6_8_n_0;
  wire line_reg_r2_576_639_6_8_n_1;
  wire line_reg_r2_576_639_6_8_n_2;
  wire line_reg_r2_576_639_9_11_n_0;
  wire line_reg_r2_576_639_9_11_n_1;
  wire line_reg_r2_576_639_9_11_n_2;
  wire line_reg_r2_64_127_0_2_n_0;
  wire line_reg_r2_64_127_0_2_n_1;
  wire line_reg_r2_64_127_0_2_n_2;
  wire line_reg_r2_64_127_12_14_n_0;
  wire line_reg_r2_64_127_12_14_n_1;
  wire line_reg_r2_64_127_12_14_n_2;
  wire line_reg_r2_64_127_15_15_n_0;
  wire line_reg_r2_64_127_3_5_n_0;
  wire line_reg_r2_64_127_3_5_n_1;
  wire line_reg_r2_64_127_3_5_n_2;
  wire line_reg_r2_64_127_6_8_n_0;
  wire line_reg_r2_64_127_6_8_n_1;
  wire line_reg_r2_64_127_6_8_n_2;
  wire line_reg_r2_64_127_9_11_n_0;
  wire line_reg_r2_64_127_9_11_n_1;
  wire line_reg_r2_64_127_9_11_n_2;
  wire line_reg_r3_0_63_0_2_i_1_n_0;
  wire line_reg_r3_0_63_0_2_i_2_n_0;
  wire line_reg_r3_0_63_0_2_i_3_n_0;
  wire line_reg_r3_0_63_0_2_i_4_n_0;
  wire line_reg_r3_0_63_0_2_i_5_n_0;
  wire line_reg_r3_0_63_0_2_n_0;
  wire line_reg_r3_0_63_0_2_n_1;
  wire line_reg_r3_0_63_0_2_n_2;
  wire line_reg_r3_0_63_12_14_n_0;
  wire line_reg_r3_0_63_12_14_n_1;
  wire line_reg_r3_0_63_12_14_n_2;
  wire line_reg_r3_0_63_15_15_n_0;
  wire line_reg_r3_0_63_3_5_n_0;
  wire line_reg_r3_0_63_3_5_n_1;
  wire line_reg_r3_0_63_3_5_n_2;
  wire line_reg_r3_0_63_6_8_n_0;
  wire line_reg_r3_0_63_6_8_n_1;
  wire line_reg_r3_0_63_6_8_n_2;
  wire line_reg_r3_0_63_9_11_n_0;
  wire line_reg_r3_0_63_9_11_n_1;
  wire line_reg_r3_0_63_9_11_n_2;
  wire line_reg_r3_128_191_0_2_n_0;
  wire line_reg_r3_128_191_0_2_n_1;
  wire line_reg_r3_128_191_0_2_n_2;
  wire line_reg_r3_128_191_12_14_n_0;
  wire line_reg_r3_128_191_12_14_n_1;
  wire line_reg_r3_128_191_12_14_n_2;
  wire line_reg_r3_128_191_15_15_n_0;
  wire line_reg_r3_128_191_3_5_n_0;
  wire line_reg_r3_128_191_3_5_n_1;
  wire line_reg_r3_128_191_3_5_n_2;
  wire line_reg_r3_128_191_6_8_n_0;
  wire line_reg_r3_128_191_6_8_n_1;
  wire line_reg_r3_128_191_6_8_n_2;
  wire line_reg_r3_128_191_9_11_n_0;
  wire line_reg_r3_128_191_9_11_n_1;
  wire line_reg_r3_128_191_9_11_n_2;
  wire line_reg_r3_192_255_0_2_n_0;
  wire line_reg_r3_192_255_0_2_n_1;
  wire line_reg_r3_192_255_0_2_n_2;
  wire line_reg_r3_192_255_12_14_n_0;
  wire line_reg_r3_192_255_12_14_n_1;
  wire line_reg_r3_192_255_12_14_n_2;
  wire line_reg_r3_192_255_15_15_n_0;
  wire line_reg_r3_192_255_3_5_n_0;
  wire line_reg_r3_192_255_3_5_n_1;
  wire line_reg_r3_192_255_3_5_n_2;
  wire line_reg_r3_192_255_6_8_n_0;
  wire line_reg_r3_192_255_6_8_n_1;
  wire line_reg_r3_192_255_6_8_n_2;
  wire line_reg_r3_192_255_9_11_n_0;
  wire line_reg_r3_192_255_9_11_n_1;
  wire line_reg_r3_192_255_9_11_n_2;
  wire line_reg_r3_256_319_0_2_n_0;
  wire line_reg_r3_256_319_0_2_n_1;
  wire line_reg_r3_256_319_0_2_n_2;
  wire line_reg_r3_256_319_12_14_n_0;
  wire line_reg_r3_256_319_12_14_n_1;
  wire line_reg_r3_256_319_12_14_n_2;
  wire line_reg_r3_256_319_15_15_n_0;
  wire line_reg_r3_256_319_3_5_n_0;
  wire line_reg_r3_256_319_3_5_n_1;
  wire line_reg_r3_256_319_3_5_n_2;
  wire line_reg_r3_256_319_6_8_n_0;
  wire line_reg_r3_256_319_6_8_n_1;
  wire line_reg_r3_256_319_6_8_n_2;
  wire line_reg_r3_256_319_9_11_n_0;
  wire line_reg_r3_256_319_9_11_n_1;
  wire line_reg_r3_256_319_9_11_n_2;
  wire line_reg_r3_320_383_0_2_n_0;
  wire line_reg_r3_320_383_0_2_n_1;
  wire line_reg_r3_320_383_0_2_n_2;
  wire line_reg_r3_320_383_12_14_n_0;
  wire line_reg_r3_320_383_12_14_n_1;
  wire line_reg_r3_320_383_12_14_n_2;
  wire line_reg_r3_320_383_15_15_n_0;
  wire line_reg_r3_320_383_3_5_n_0;
  wire line_reg_r3_320_383_3_5_n_1;
  wire line_reg_r3_320_383_3_5_n_2;
  wire line_reg_r3_320_383_6_8_n_0;
  wire line_reg_r3_320_383_6_8_n_1;
  wire line_reg_r3_320_383_6_8_n_2;
  wire line_reg_r3_320_383_9_11_n_0;
  wire line_reg_r3_320_383_9_11_n_1;
  wire line_reg_r3_320_383_9_11_n_2;
  wire line_reg_r3_384_447_0_2_n_0;
  wire line_reg_r3_384_447_0_2_n_1;
  wire line_reg_r3_384_447_0_2_n_2;
  wire line_reg_r3_384_447_12_14_n_0;
  wire line_reg_r3_384_447_12_14_n_1;
  wire line_reg_r3_384_447_12_14_n_2;
  wire line_reg_r3_384_447_15_15_n_0;
  wire line_reg_r3_384_447_3_5_n_0;
  wire line_reg_r3_384_447_3_5_n_1;
  wire line_reg_r3_384_447_3_5_n_2;
  wire line_reg_r3_384_447_6_8_n_0;
  wire line_reg_r3_384_447_6_8_n_1;
  wire line_reg_r3_384_447_6_8_n_2;
  wire line_reg_r3_384_447_9_11_n_0;
  wire line_reg_r3_384_447_9_11_n_1;
  wire line_reg_r3_384_447_9_11_n_2;
  wire line_reg_r3_448_511_0_2_n_0;
  wire line_reg_r3_448_511_0_2_n_1;
  wire line_reg_r3_448_511_0_2_n_2;
  wire line_reg_r3_448_511_12_14_n_0;
  wire line_reg_r3_448_511_12_14_n_1;
  wire line_reg_r3_448_511_12_14_n_2;
  wire line_reg_r3_448_511_15_15_n_0;
  wire line_reg_r3_448_511_3_5_n_0;
  wire line_reg_r3_448_511_3_5_n_1;
  wire line_reg_r3_448_511_3_5_n_2;
  wire line_reg_r3_448_511_6_8_n_0;
  wire line_reg_r3_448_511_6_8_n_1;
  wire line_reg_r3_448_511_6_8_n_2;
  wire line_reg_r3_448_511_9_11_n_0;
  wire line_reg_r3_448_511_9_11_n_1;
  wire line_reg_r3_448_511_9_11_n_2;
  wire line_reg_r3_512_575_0_2_n_0;
  wire line_reg_r3_512_575_0_2_n_1;
  wire line_reg_r3_512_575_0_2_n_2;
  wire line_reg_r3_512_575_12_14_n_0;
  wire line_reg_r3_512_575_12_14_n_1;
  wire line_reg_r3_512_575_12_14_n_2;
  wire line_reg_r3_512_575_15_15_n_0;
  wire line_reg_r3_512_575_3_5_n_0;
  wire line_reg_r3_512_575_3_5_n_1;
  wire line_reg_r3_512_575_3_5_n_2;
  wire line_reg_r3_512_575_6_8_n_0;
  wire line_reg_r3_512_575_6_8_n_1;
  wire line_reg_r3_512_575_6_8_n_2;
  wire line_reg_r3_512_575_9_11_n_0;
  wire line_reg_r3_512_575_9_11_n_1;
  wire line_reg_r3_512_575_9_11_n_2;
  wire line_reg_r3_576_639_0_2_n_0;
  wire line_reg_r3_576_639_0_2_n_1;
  wire line_reg_r3_576_639_0_2_n_2;
  wire line_reg_r3_576_639_12_14_n_0;
  wire line_reg_r3_576_639_12_14_n_1;
  wire line_reg_r3_576_639_12_14_n_2;
  wire line_reg_r3_576_639_15_15_n_0;
  wire line_reg_r3_576_639_3_5_n_0;
  wire line_reg_r3_576_639_3_5_n_1;
  wire line_reg_r3_576_639_3_5_n_2;
  wire line_reg_r3_576_639_6_8_n_0;
  wire line_reg_r3_576_639_6_8_n_1;
  wire line_reg_r3_576_639_6_8_n_2;
  wire line_reg_r3_576_639_9_11_n_0;
  wire line_reg_r3_576_639_9_11_n_1;
  wire line_reg_r3_576_639_9_11_n_2;
  wire line_reg_r3_64_127_0_2_n_0;
  wire line_reg_r3_64_127_0_2_n_1;
  wire line_reg_r3_64_127_0_2_n_2;
  wire line_reg_r3_64_127_12_14_n_0;
  wire line_reg_r3_64_127_12_14_n_1;
  wire line_reg_r3_64_127_12_14_n_2;
  wire line_reg_r3_64_127_15_15_n_0;
  wire line_reg_r3_64_127_3_5_n_0;
  wire line_reg_r3_64_127_3_5_n_1;
  wire line_reg_r3_64_127_3_5_n_2;
  wire line_reg_r3_64_127_6_8_n_0;
  wire line_reg_r3_64_127_6_8_n_1;
  wire line_reg_r3_64_127_6_8_n_2;
  wire line_reg_r3_64_127_9_11_n_0;
  wire line_reg_r3_64_127_9_11_n_1;
  wire line_reg_r3_64_127_9_11_n_2;
  wire \mult[0][1][1]_i_18_n_0 ;
  wire \mult[0][1][1]_i_19_n_0 ;
  wire \mult[0][1][1]_i_20_n_0 ;
  wire \mult[0][1][1]_i_21_n_0 ;
  wire \mult[0][1][1]_i_8_n_0 ;
  wire \mult[0][1][1]_i_9_n_0 ;
  wire \mult[0][1][2]_i_18_n_0 ;
  wire \mult[0][1][2]_i_19_n_0 ;
  wire \mult[0][1][2]_i_20_n_0 ;
  wire \mult[0][1][2]_i_21_n_0 ;
  wire \mult[0][1][2]_i_8_n_0 ;
  wire \mult[0][1][2]_i_9_n_0 ;
  wire \mult[0][1][3]_i_18_n_0 ;
  wire \mult[0][1][3]_i_19_n_0 ;
  wire \mult[0][1][3]_i_20_n_0 ;
  wire \mult[0][1][3]_i_21_n_0 ;
  wire \mult[0][1][3]_i_8_n_0 ;
  wire \mult[0][1][3]_i_9_n_0 ;
  wire \mult[0][1][4]_i_18_n_0 ;
  wire \mult[0][1][4]_i_19_n_0 ;
  wire \mult[0][1][4]_i_20_n_0 ;
  wire \mult[0][1][4]_i_21_n_0 ;
  wire \mult[0][1][4]_i_8_n_0 ;
  wire \mult[0][1][4]_i_9_n_0 ;
  wire \mult[0][1][5]_i_18_n_0 ;
  wire \mult[0][1][5]_i_19_n_0 ;
  wire \mult[0][1][5]_i_20_n_0 ;
  wire \mult[0][1][5]_i_21_n_0 ;
  wire \mult[0][1][5]_i_8_n_0 ;
  wire \mult[0][1][5]_i_9_n_0 ;
  wire \mult[0][2][0]_i_18_n_0 ;
  wire \mult[0][2][0]_i_19_n_0 ;
  wire \mult[0][2][0]_i_20_n_0 ;
  wire \mult[0][2][0]_i_21_n_0 ;
  wire \mult[0][2][0]_i_8_n_0 ;
  wire \mult[0][2][0]_i_9_n_0 ;
  wire \mult[0][2][1]_i_18_n_0 ;
  wire \mult[0][2][1]_i_19_n_0 ;
  wire \mult[0][2][1]_i_20_n_0 ;
  wire \mult[0][2][1]_i_21_n_0 ;
  wire \mult[0][2][1]_i_8_n_0 ;
  wire \mult[0][2][1]_i_9_n_0 ;
  wire \mult[0][2][2]_i_18_n_0 ;
  wire \mult[0][2][2]_i_19_n_0 ;
  wire \mult[0][2][2]_i_20_n_0 ;
  wire \mult[0][2][2]_i_21_n_0 ;
  wire \mult[0][2][2]_i_8_n_0 ;
  wire \mult[0][2][2]_i_9_n_0 ;
  wire \mult[0][2][3]_i_18_n_0 ;
  wire \mult[0][2][3]_i_19_n_0 ;
  wire \mult[0][2][3]_i_20_n_0 ;
  wire \mult[0][2][3]_i_21_n_0 ;
  wire \mult[0][2][3]_i_8_n_0 ;
  wire \mult[0][2][3]_i_9_n_0 ;
  wire \mult[0][2][4]_i_18_n_0 ;
  wire \mult[0][2][4]_i_19_n_0 ;
  wire \mult[0][2][4]_i_20_n_0 ;
  wire \mult[0][2][4]_i_21_n_0 ;
  wire \mult[0][2][4]_i_8_n_0 ;
  wire \mult[0][2][4]_i_9_n_0 ;
  wire \mult[0][3][1]_i_6_n_0 ;
  wire \mult[0][3][1]_i_7_n_0 ;
  wire \mult[0][3][1]_i_8_n_0 ;
  wire \mult[0][3][2]_i_6_n_0 ;
  wire \mult[0][3][2]_i_7_n_0 ;
  wire \mult[0][3][2]_i_8_n_0 ;
  wire \mult[0][3][3]_i_6_n_0 ;
  wire \mult[0][3][3]_i_7_n_0 ;
  wire \mult[0][3][3]_i_8_n_0 ;
  wire \mult[0][3][4]_i_6_n_0 ;
  wire \mult[0][3][4]_i_7_n_0 ;
  wire \mult[0][3][4]_i_8_n_0 ;
  wire \mult[0][3][5]_i_6_n_0 ;
  wire \mult[0][3][5]_i_7_n_0 ;
  wire \mult[0][3][5]_i_8_n_0 ;
  wire \mult[1][1][1]_i_18_n_0 ;
  wire \mult[1][1][1]_i_19_n_0 ;
  wire \mult[1][1][1]_i_20_n_0 ;
  wire \mult[1][1][1]_i_21_n_0 ;
  wire \mult[1][1][1]_i_8_n_0 ;
  wire \mult[1][1][1]_i_9_n_0 ;
  wire \mult[1][1][2]_i_18_n_0 ;
  wire \mult[1][1][2]_i_19_n_0 ;
  wire \mult[1][1][2]_i_20_n_0 ;
  wire \mult[1][1][2]_i_21_n_0 ;
  wire \mult[1][1][2]_i_8_n_0 ;
  wire \mult[1][1][2]_i_9_n_0 ;
  wire \mult[1][1][3]_i_18_n_0 ;
  wire \mult[1][1][3]_i_19_n_0 ;
  wire \mult[1][1][3]_i_20_n_0 ;
  wire \mult[1][1][3]_i_21_n_0 ;
  wire \mult[1][1][3]_i_8_n_0 ;
  wire \mult[1][1][3]_i_9_n_0 ;
  wire \mult[1][1][4]_i_18_n_0 ;
  wire \mult[1][1][4]_i_19_n_0 ;
  wire \mult[1][1][4]_i_20_n_0 ;
  wire \mult[1][1][4]_i_21_n_0 ;
  wire \mult[1][1][4]_i_8_n_0 ;
  wire \mult[1][1][4]_i_9_n_0 ;
  wire \mult[1][1][5]_i_18_n_0 ;
  wire \mult[1][1][5]_i_19_n_0 ;
  wire \mult[1][1][5]_i_20_n_0 ;
  wire \mult[1][1][5]_i_21_n_0 ;
  wire \mult[1][1][5]_i_8_n_0 ;
  wire \mult[1][1][5]_i_9_n_0 ;
  wire \mult[1][1][6]_i_18_n_0 ;
  wire \mult[1][1][6]_i_19_n_0 ;
  wire \mult[1][1][6]_i_20_n_0 ;
  wire \mult[1][1][6]_i_21_n_0 ;
  wire \mult[1][1][6]_i_8_n_0 ;
  wire \mult[1][1][6]_i_9_n_0 ;
  wire \mult[1][2][0]_i_18_n_0 ;
  wire \mult[1][2][0]_i_19_n_0 ;
  wire \mult[1][2][0]_i_20_n_0 ;
  wire \mult[1][2][0]_i_21_n_0 ;
  wire \mult[1][2][0]_i_8_n_0 ;
  wire \mult[1][2][0]_i_9_n_0 ;
  wire \mult[1][2][1]_i_18_n_0 ;
  wire \mult[1][2][1]_i_19_n_0 ;
  wire \mult[1][2][1]_i_20_n_0 ;
  wire \mult[1][2][1]_i_21_n_0 ;
  wire \mult[1][2][1]_i_8_n_0 ;
  wire \mult[1][2][1]_i_9_n_0 ;
  wire \mult[1][2][2]_i_18_n_0 ;
  wire \mult[1][2][2]_i_19_n_0 ;
  wire \mult[1][2][2]_i_20_n_0 ;
  wire \mult[1][2][2]_i_21_n_0 ;
  wire \mult[1][2][2]_i_8_n_0 ;
  wire \mult[1][2][2]_i_9_n_0 ;
  wire \mult[1][2][3]_i_18_n_0 ;
  wire \mult[1][2][3]_i_19_n_0 ;
  wire \mult[1][2][3]_i_20_n_0 ;
  wire \mult[1][2][3]_i_21_n_0 ;
  wire \mult[1][2][3]_i_8_n_0 ;
  wire \mult[1][2][3]_i_9_n_0 ;
  wire \mult[1][2][4]_i_18_n_0 ;
  wire \mult[1][2][4]_i_19_n_0 ;
  wire \mult[1][2][4]_i_20_n_0 ;
  wire \mult[1][2][4]_i_21_n_0 ;
  wire \mult[1][2][4]_i_8_n_0 ;
  wire \mult[1][2][4]_i_9_n_0 ;
  wire \mult[1][2][5]_i_18_n_0 ;
  wire \mult[1][2][5]_i_19_n_0 ;
  wire \mult[1][2][5]_i_20_n_0 ;
  wire \mult[1][2][5]_i_21_n_0 ;
  wire \mult[1][2][5]_i_8_n_0 ;
  wire \mult[1][2][5]_i_9_n_0 ;
  wire \mult[1][3][1]_i_6_n_0 ;
  wire \mult[1][3][1]_i_7_n_0 ;
  wire \mult[1][3][1]_i_8_n_0 ;
  wire \mult[1][3][2]_i_6_n_0 ;
  wire \mult[1][3][2]_i_7_n_0 ;
  wire \mult[1][3][2]_i_8_n_0 ;
  wire \mult[1][3][3]_i_6_n_0 ;
  wire \mult[1][3][3]_i_7_n_0 ;
  wire \mult[1][3][3]_i_8_n_0 ;
  wire \mult[1][3][4]_i_6_n_0 ;
  wire \mult[1][3][4]_i_7_n_0 ;
  wire \mult[1][3][4]_i_8_n_0 ;
  wire \mult[1][3][5]_i_6_n_0 ;
  wire \mult[1][3][5]_i_7_n_0 ;
  wire \mult[1][3][5]_i_8_n_0 ;
  wire \mult[1][3][6]_i_6_n_0 ;
  wire \mult[1][3][6]_i_7_n_0 ;
  wire \mult[1][3][6]_i_8_n_0 ;
  wire \mult[2][1][1]_i_18_n_0 ;
  wire \mult[2][1][1]_i_19_n_0 ;
  wire \mult[2][1][1]_i_20_n_0 ;
  wire \mult[2][1][1]_i_21_n_0 ;
  wire \mult[2][1][1]_i_8_n_0 ;
  wire \mult[2][1][1]_i_9_n_0 ;
  wire \mult[2][1][2]_i_18_n_0 ;
  wire \mult[2][1][2]_i_19_n_0 ;
  wire \mult[2][1][2]_i_20_n_0 ;
  wire \mult[2][1][2]_i_21_n_0 ;
  wire \mult[2][1][2]_i_8_n_0 ;
  wire \mult[2][1][2]_i_9_n_0 ;
  wire \mult[2][1][3]_i_18_n_0 ;
  wire \mult[2][1][3]_i_19_n_0 ;
  wire \mult[2][1][3]_i_20_n_0 ;
  wire \mult[2][1][3]_i_21_n_0 ;
  wire \mult[2][1][3]_i_8_n_0 ;
  wire \mult[2][1][3]_i_9_n_0 ;
  wire \mult[2][1][4]_i_18_n_0 ;
  wire \mult[2][1][4]_i_19_n_0 ;
  wire \mult[2][1][4]_i_20_n_0 ;
  wire \mult[2][1][4]_i_21_n_0 ;
  wire \mult[2][1][4]_i_8_n_0 ;
  wire \mult[2][1][4]_i_9_n_0 ;
  wire \mult[2][1][5]_i_10_n_0 ;
  wire \mult[2][1][5]_i_11_n_0 ;
  wire \mult[2][1][5]_i_23_n_0 ;
  wire \mult[2][1][5]_i_24_n_0 ;
  wire \mult[2][1][5]_i_25_n_0 ;
  wire \mult[2][1][5]_i_26_n_0 ;
  wire \mult[2][1][5]_i_27_n_0 ;
  wire \mult[2][1][5]_i_9_n_0 ;
  wire \mult[2][3][1]_i_6_n_0 ;
  wire \mult[2][3][1]_i_7_n_0 ;
  wire \mult[2][3][1]_i_8_n_0 ;
  wire \mult[2][3][2]_i_6_n_0 ;
  wire \mult[2][3][2]_i_7_n_0 ;
  wire \mult[2][3][2]_i_8_n_0 ;
  wire \mult[2][3][3]_i_6_n_0 ;
  wire \mult[2][3][3]_i_7_n_0 ;
  wire \mult[2][3][3]_i_8_n_0 ;
  wire \mult[2][3][4]_i_6_n_0 ;
  wire \mult[2][3][4]_i_7_n_0 ;
  wire \mult[2][3][4]_i_8_n_0 ;
  wire \mult[2][3][5]_i_6_n_0 ;
  wire \mult[2][3][5]_i_7_n_0 ;
  wire \mult[2][3][5]_i_8_n_0 ;
  wire \mult[2][8][0]_i_12_n_0 ;
  wire \mult[2][8][0]_i_13_n_0 ;
  wire \mult[2][8][0]_i_26_n_0 ;
  wire \mult[2][8][0]_i_27_n_0 ;
  wire \mult[2][8][0]_i_28_n_0 ;
  wire \mult[2][8][0]_i_29_n_0 ;
  wire \mult[2][8][1]_i_12_n_0 ;
  wire \mult[2][8][1]_i_13_n_0 ;
  wire \mult[2][8][1]_i_26_n_0 ;
  wire \mult[2][8][1]_i_27_n_0 ;
  wire \mult[2][8][1]_i_28_n_0 ;
  wire \mult[2][8][1]_i_29_n_0 ;
  wire \mult[2][8][2]_i_12_n_0 ;
  wire \mult[2][8][2]_i_13_n_0 ;
  wire \mult[2][8][2]_i_26_n_0 ;
  wire \mult[2][8][2]_i_27_n_0 ;
  wire \mult[2][8][2]_i_28_n_0 ;
  wire \mult[2][8][2]_i_29_n_0 ;
  wire \mult[2][8][3]_i_12_n_0 ;
  wire \mult[2][8][3]_i_13_n_0 ;
  wire \mult[2][8][3]_i_26_n_0 ;
  wire \mult[2][8][3]_i_27_n_0 ;
  wire \mult[2][8][3]_i_28_n_0 ;
  wire \mult[2][8][3]_i_29_n_0 ;
  wire \mult[2][8][4]_i_15_n_0 ;
  wire \mult[2][8][4]_i_16_n_0 ;
  wire \mult[2][8][4]_i_17_n_0 ;
  wire \mult[2][8][4]_i_39_n_0 ;
  wire \mult[2][8][4]_i_40_n_0 ;
  wire \mult[2][8][4]_i_41_n_0 ;
  wire \mult[2][8][4]_i_42_n_0 ;
  wire \mult[2][8][4]_i_43_n_0 ;
  wire \mult[2][8][4]_i_44_n_0 ;
  wire \mult[2][8][4]_i_45_n_0 ;
  wire [15:0]o_data0;
  wire [15:0]o_data01_out;
  wire [15:0]o_data03_out;
  wire [11:0]pixel_in;
  wire \rdPntr[10]_i_2_n_0 ;
  wire \rdPntr[10]_i_3_n_0 ;
  wire \rdPntr[6]_i_1_n_0 ;
  wire \rdPntr[6]_i_2_n_0 ;
  wire \rdPntr[7]_i_1_n_0 ;
  wire \rdPntr[8]_i_1_n_0 ;
  wire \rdPntr[9]_i_1_n_0 ;
  wire \rdPntr_reg[0]_rep__0_n_0 ;
  wire \rdPntr_reg[0]_rep__1_0 ;
  wire \rdPntr_reg[0]_rep__1_n_0 ;
  wire \rdPntr_reg[0]_rep_n_0 ;
  wire \rdPntr_reg_n_0_[0] ;
  wire \rdPntr_reg_n_0_[10] ;
  wire \rdPntr_reg_n_0_[1] ;
  wire \rdPntr_reg_n_0_[2] ;
  wire \rdPntr_reg_n_0_[3] ;
  wire \rdPntr_reg_n_0_[4] ;
  wire \rdPntr_reg_n_0_[5] ;
  wire [9:6]rdPntr_reg_rep__0;
  wire someport;
  wire \wrPntr[0]_i_1_n_0 ;
  wire \wrPntr[10]_i_1__1_n_0 ;
  wire \wrPntr[10]_i_2_n_0 ;
  wire \wrPntr[10]_i_3_n_0 ;
  wire \wrPntr[1]_i_1_n_0 ;
  wire \wrPntr[2]_i_1_n_0 ;
  wire \wrPntr[3]_i_1_n_0 ;
  wire \wrPntr[4]_i_1_n_0 ;
  wire \wrPntr[5]_i_1_n_0 ;
  wire \wrPntr[6]_i_1_n_0 ;
  wire \wrPntr[6]_i_2_n_0 ;
  wire \wrPntr[7]_i_1_n_0 ;
  wire \wrPntr[8]_i_1_n_0 ;
  wire \wrPntr[9]_i_1_n_0 ;
  wire \wrPntr_reg_n_0_[0] ;
  wire \wrPntr_reg_n_0_[10] ;
  wire \wrPntr_reg_n_0_[1] ;
  wire \wrPntr_reg_n_0_[2] ;
  wire \wrPntr_reg_n_0_[3] ;
  wire \wrPntr_reg_n_0_[4] ;
  wire \wrPntr_reg_n_0_[5] ;
  wire \wrPntr_reg_n_0_[6] ;
  wire \wrPntr_reg_n_0_[7] ;
  wire \wrPntr_reg_n_0_[8] ;
  wire \wrPntr_reg_n_0_[9] ;
  wire NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_128_191_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_128_191_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_128_191_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_128_191_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_192_255_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_192_255_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_192_255_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_192_255_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_256_319_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_256_319_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_256_319_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_256_319_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_320_383_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_320_383_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_320_383_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_320_383_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_384_447_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_384_447_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_384_447_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_384_447_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_448_511_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_448_511_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_448_511_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_448_511_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_512_575_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_512_575_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_512_575_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_512_575_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_576_639_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_576_639_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_576_639_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_576_639_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_64_127_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_64_127_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_64_127_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_64_127_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_128_191_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_128_191_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_128_191_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_128_191_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_192_255_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_192_255_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_192_255_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_192_255_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_256_319_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_256_319_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_256_319_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_256_319_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_320_383_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_320_383_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_320_383_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_320_383_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_384_447_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_384_447_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_384_447_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_384_447_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_448_511_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_448_511_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_448_511_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_448_511_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_512_575_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_512_575_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_512_575_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_512_575_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_576_639_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_576_639_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_576_639_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_576_639_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_64_127_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_64_127_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_64_127_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_64_127_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_128_191_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_128_191_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_128_191_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_128_191_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_192_255_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_192_255_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_192_255_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_192_255_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_256_319_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_256_319_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_256_319_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_256_319_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_320_383_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_320_383_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_320_383_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_320_383_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_384_447_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_384_447_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_384_447_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_384_447_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_448_511_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_448_511_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_448_511_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_448_511_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_512_575_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_512_575_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_512_575_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_512_575_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_576_639_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_576_639_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_576_639_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_576_639_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_64_127_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_64_127_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_64_127_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_64_127_9_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_0_63_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_0_63_0_2_n_0),
        .DOB(line_reg_r1_0_63_0_2_n_1),
        .DOC(line_reg_r1_0_63_0_2_n_2),
        .DOD(NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    line_reg_r1_0_63_0_2_i_1__1
       (.I0(\wrPntr[10]_i_1__1_n_0 ),
        .I1(\wrPntr_reg_n_0_[7] ),
        .I2(\wrPntr_reg_n_0_[6] ),
        .I3(\wrPntr_reg_n_0_[9] ),
        .I4(\wrPntr_reg_n_0_[8] ),
        .O(line_reg_r1_0_63_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_0_63_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r1_0_63_12_14_n_0),
        .DOB(line_reg_r1_0_63_12_14_n_1),
        .DOC(line_reg_r1_0_63_12_14_n_2),
        .DOD(NLW_line_reg_r1_0_63_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__1_n_0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_0_63_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_0_63_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_0_63_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_0_63_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r1_0_63_3_5_n_0),
        .DOB(line_reg_r1_0_63_3_5_n_1),
        .DOC(line_reg_r1_0_63_3_5_n_2),
        .DOD(NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_0_63_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r1_0_63_6_8_n_0),
        .DOB(line_reg_r1_0_63_6_8_n_1),
        .DOC(line_reg_r1_0_63_6_8_n_2),
        .DOD(NLW_line_reg_r1_0_63_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_0_63_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r1_0_63_9_11_n_0),
        .DOB(line_reg_r1_0_63_9_11_n_1),
        .DOC(line_reg_r1_0_63_9_11_n_2),
        .DOD(NLW_line_reg_r1_0_63_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_128_191_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_128_191_0_2_n_0),
        .DOB(line_reg_r1_128_191_0_2_n_1),
        .DOC(line_reg_r1_128_191_0_2_n_2),
        .DOD(NLW_line_reg_r1_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_reg_r1_128_191_0_2_i_1__1
       (.I0(\wrPntr[10]_i_1__1_n_0 ),
        .I1(\wrPntr_reg_n_0_[8] ),
        .I2(\wrPntr_reg_n_0_[6] ),
        .I3(\wrPntr_reg_n_0_[9] ),
        .I4(\wrPntr_reg_n_0_[7] ),
        .O(line_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_128_191_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r1_128_191_12_14_n_0),
        .DOB(line_reg_r1_128_191_12_14_n_1),
        .DOC(line_reg_r1_128_191_12_14_n_2),
        .DOD(NLW_line_reg_r1_128_191_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__1_n_0));
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_128_191_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_128_191_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_128_191_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_128_191_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r1_128_191_3_5_n_0),
        .DOB(line_reg_r1_128_191_3_5_n_1),
        .DOC(line_reg_r1_128_191_3_5_n_2),
        .DOD(NLW_line_reg_r1_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_128_191_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r1_128_191_6_8_n_0),
        .DOB(line_reg_r1_128_191_6_8_n_1),
        .DOC(line_reg_r1_128_191_6_8_n_2),
        .DOD(NLW_line_reg_r1_128_191_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_128_191_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r1_128_191_9_11_n_0),
        .DOB(line_reg_r1_128_191_9_11_n_1),
        .DOC(line_reg_r1_128_191_9_11_n_2),
        .DOD(NLW_line_reg_r1_128_191_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_192_255_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_192_255_0_2_n_0),
        .DOB(line_reg_r1_192_255_0_2_n_1),
        .DOC(line_reg_r1_192_255_0_2_n_2),
        .DOD(NLW_line_reg_r1_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_reg_r1_192_255_0_2_i_1__1
       (.I0(\wrPntr_reg_n_0_[9] ),
        .I1(\wrPntr_reg_n_0_[7] ),
        .I2(\wrPntr_reg_n_0_[6] ),
        .I3(\wrPntr_reg_n_0_[8] ),
        .I4(\wrPntr[10]_i_1__1_n_0 ),
        .O(line_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_192_255_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r1_192_255_12_14_n_0),
        .DOB(line_reg_r1_192_255_12_14_n_1),
        .DOC(line_reg_r1_192_255_12_14_n_2),
        .DOD(NLW_line_reg_r1_192_255_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__1_n_0));
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_192_255_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_192_255_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_192_255_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_192_255_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r1_192_255_3_5_n_0),
        .DOB(line_reg_r1_192_255_3_5_n_1),
        .DOC(line_reg_r1_192_255_3_5_n_2),
        .DOD(NLW_line_reg_r1_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_192_255_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r1_192_255_6_8_n_0),
        .DOB(line_reg_r1_192_255_6_8_n_1),
        .DOC(line_reg_r1_192_255_6_8_n_2),
        .DOD(NLW_line_reg_r1_192_255_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_192_255_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r1_192_255_9_11_n_0),
        .DOB(line_reg_r1_192_255_9_11_n_1),
        .DOC(line_reg_r1_192_255_9_11_n_2),
        .DOD(NLW_line_reg_r1_192_255_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_256_319_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_256_319_0_2_n_0),
        .DOB(line_reg_r1_256_319_0_2_n_1),
        .DOC(line_reg_r1_256_319_0_2_n_2),
        .DOD(NLW_line_reg_r1_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_reg_r1_256_319_0_2_i_1__1
       (.I0(\wrPntr[10]_i_1__1_n_0 ),
        .I1(\wrPntr_reg_n_0_[7] ),
        .I2(\wrPntr_reg_n_0_[6] ),
        .I3(\wrPntr_reg_n_0_[9] ),
        .I4(\wrPntr_reg_n_0_[8] ),
        .O(line_reg_r1_256_319_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_256_319_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r1_256_319_12_14_n_0),
        .DOB(line_reg_r1_256_319_12_14_n_1),
        .DOC(line_reg_r1_256_319_12_14_n_2),
        .DOD(NLW_line_reg_r1_256_319_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__1_n_0));
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_256_319_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_256_319_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_256_319_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_256_319_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r1_256_319_3_5_n_0),
        .DOB(line_reg_r1_256_319_3_5_n_1),
        .DOC(line_reg_r1_256_319_3_5_n_2),
        .DOD(NLW_line_reg_r1_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_256_319_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r1_256_319_6_8_n_0),
        .DOB(line_reg_r1_256_319_6_8_n_1),
        .DOC(line_reg_r1_256_319_6_8_n_2),
        .DOD(NLW_line_reg_r1_256_319_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_256_319_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r1_256_319_9_11_n_0),
        .DOB(line_reg_r1_256_319_9_11_n_1),
        .DOC(line_reg_r1_256_319_9_11_n_2),
        .DOD(NLW_line_reg_r1_256_319_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_320_383_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_320_383_0_2_n_0),
        .DOB(line_reg_r1_320_383_0_2_n_1),
        .DOC(line_reg_r1_320_383_0_2_n_2),
        .DOD(NLW_line_reg_r1_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_reg_r1_320_383_0_2_i_1__1
       (.I0(\wrPntr_reg_n_0_[9] ),
        .I1(\wrPntr_reg_n_0_[8] ),
        .I2(\wrPntr_reg_n_0_[6] ),
        .I3(\wrPntr_reg_n_0_[7] ),
        .I4(\wrPntr[10]_i_1__1_n_0 ),
        .O(line_reg_r1_320_383_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_320_383_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r1_320_383_12_14_n_0),
        .DOB(line_reg_r1_320_383_12_14_n_1),
        .DOC(line_reg_r1_320_383_12_14_n_2),
        .DOD(NLW_line_reg_r1_320_383_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__1_n_0));
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_320_383_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_320_383_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_320_383_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_320_383_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r1_320_383_3_5_n_0),
        .DOB(line_reg_r1_320_383_3_5_n_1),
        .DOC(line_reg_r1_320_383_3_5_n_2),
        .DOD(NLW_line_reg_r1_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_320_383_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r1_320_383_6_8_n_0),
        .DOB(line_reg_r1_320_383_6_8_n_1),
        .DOC(line_reg_r1_320_383_6_8_n_2),
        .DOD(NLW_line_reg_r1_320_383_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_320_383_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r1_320_383_9_11_n_0),
        .DOB(line_reg_r1_320_383_9_11_n_1),
        .DOC(line_reg_r1_320_383_9_11_n_2),
        .DOD(NLW_line_reg_r1_320_383_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_384_447_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_384_447_0_2_n_0),
        .DOB(line_reg_r1_384_447_0_2_n_1),
        .DOC(line_reg_r1_384_447_0_2_n_2),
        .DOD(NLW_line_reg_r1_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_reg_r1_384_447_0_2_i_1__1
       (.I0(\wrPntr_reg_n_0_[9] ),
        .I1(\wrPntr_reg_n_0_[8] ),
        .I2(\wrPntr_reg_n_0_[7] ),
        .I3(\wrPntr_reg_n_0_[6] ),
        .I4(\wrPntr[10]_i_1__1_n_0 ),
        .O(line_reg_r1_384_447_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_384_447_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r1_384_447_12_14_n_0),
        .DOB(line_reg_r1_384_447_12_14_n_1),
        .DOC(line_reg_r1_384_447_12_14_n_2),
        .DOD(NLW_line_reg_r1_384_447_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__1_n_0));
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_384_447_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_384_447_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_384_447_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_384_447_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r1_384_447_3_5_n_0),
        .DOB(line_reg_r1_384_447_3_5_n_1),
        .DOC(line_reg_r1_384_447_3_5_n_2),
        .DOD(NLW_line_reg_r1_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_384_447_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r1_384_447_6_8_n_0),
        .DOB(line_reg_r1_384_447_6_8_n_1),
        .DOC(line_reg_r1_384_447_6_8_n_2),
        .DOD(NLW_line_reg_r1_384_447_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_384_447_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r1_384_447_9_11_n_0),
        .DOB(line_reg_r1_384_447_9_11_n_1),
        .DOC(line_reg_r1_384_447_9_11_n_2),
        .DOD(NLW_line_reg_r1_384_447_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_448_511_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_448_511_0_2_n_0),
        .DOB(line_reg_r1_448_511_0_2_n_1),
        .DOC(line_reg_r1_448_511_0_2_n_2),
        .DOD(NLW_line_reg_r1_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    line_reg_r1_448_511_0_2_i_1__1
       (.I0(\wrPntr_reg_n_0_[9] ),
        .I1(\wrPntr_reg_n_0_[7] ),
        .I2(\wrPntr_reg_n_0_[6] ),
        .I3(\wrPntr[10]_i_1__1_n_0 ),
        .I4(\wrPntr_reg_n_0_[8] ),
        .O(line_reg_r1_448_511_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_448_511_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r1_448_511_12_14_n_0),
        .DOB(line_reg_r1_448_511_12_14_n_1),
        .DOC(line_reg_r1_448_511_12_14_n_2),
        .DOD(NLW_line_reg_r1_448_511_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__1_n_0));
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_448_511_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_448_511_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_448_511_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_448_511_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r1_448_511_3_5_n_0),
        .DOB(line_reg_r1_448_511_3_5_n_1),
        .DOC(line_reg_r1_448_511_3_5_n_2),
        .DOD(NLW_line_reg_r1_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_448_511_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r1_448_511_6_8_n_0),
        .DOB(line_reg_r1_448_511_6_8_n_1),
        .DOC(line_reg_r1_448_511_6_8_n_2),
        .DOD(NLW_line_reg_r1_448_511_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_448_511_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r1_448_511_9_11_n_0),
        .DOB(line_reg_r1_448_511_9_11_n_1),
        .DOC(line_reg_r1_448_511_9_11_n_2),
        .DOD(NLW_line_reg_r1_448_511_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_512_575_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_512_575_0_2_n_0),
        .DOB(line_reg_r1_512_575_0_2_n_1),
        .DOC(line_reg_r1_512_575_0_2_n_2),
        .DOD(NLW_line_reg_r1_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_reg_r1_512_575_0_2_i_1__1
       (.I0(\wrPntr[10]_i_1__1_n_0 ),
        .I1(\wrPntr_reg_n_0_[7] ),
        .I2(\wrPntr_reg_n_0_[6] ),
        .I3(\wrPntr_reg_n_0_[8] ),
        .I4(\wrPntr_reg_n_0_[9] ),
        .O(line_reg_r1_512_575_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_512_575_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r1_512_575_12_14_n_0),
        .DOB(line_reg_r1_512_575_12_14_n_1),
        .DOC(line_reg_r1_512_575_12_14_n_2),
        .DOD(NLW_line_reg_r1_512_575_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__1_n_0));
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_512_575_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_512_575_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_512_575_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_512_575_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r1_512_575_3_5_n_0),
        .DOB(line_reg_r1_512_575_3_5_n_1),
        .DOC(line_reg_r1_512_575_3_5_n_2),
        .DOD(NLW_line_reg_r1_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_512_575_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r1_512_575_6_8_n_0),
        .DOB(line_reg_r1_512_575_6_8_n_1),
        .DOC(line_reg_r1_512_575_6_8_n_2),
        .DOD(NLW_line_reg_r1_512_575_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_512_575_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r1_512_575_9_11_n_0),
        .DOB(line_reg_r1_512_575_9_11_n_1),
        .DOC(line_reg_r1_512_575_9_11_n_2),
        .DOD(NLW_line_reg_r1_512_575_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_576_639_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_576_639_0_2_n_0),
        .DOB(line_reg_r1_576_639_0_2_n_1),
        .DOC(line_reg_r1_576_639_0_2_n_2),
        .DOD(NLW_line_reg_r1_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_reg_r1_576_639_0_2_i_1__1
       (.I0(\wrPntr_reg_n_0_[8] ),
        .I1(\wrPntr_reg_n_0_[9] ),
        .I2(\wrPntr_reg_n_0_[6] ),
        .I3(\wrPntr_reg_n_0_[7] ),
        .I4(\wrPntr[10]_i_1__1_n_0 ),
        .O(line_reg_r1_576_639_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_576_639_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r1_576_639_12_14_n_0),
        .DOB(line_reg_r1_576_639_12_14_n_1),
        .DOC(line_reg_r1_576_639_12_14_n_2),
        .DOD(NLW_line_reg_r1_576_639_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__1_n_0));
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_576_639_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_576_639_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_576_639_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_576_639_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r1_576_639_3_5_n_0),
        .DOB(line_reg_r1_576_639_3_5_n_1),
        .DOC(line_reg_r1_576_639_3_5_n_2),
        .DOD(NLW_line_reg_r1_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_576_639_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r1_576_639_6_8_n_0),
        .DOB(line_reg_r1_576_639_6_8_n_1),
        .DOC(line_reg_r1_576_639_6_8_n_2),
        .DOD(NLW_line_reg_r1_576_639_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_576_639_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r1_576_639_9_11_n_0),
        .DOB(line_reg_r1_576_639_9_11_n_1),
        .DOC(line_reg_r1_576_639_9_11_n_2),
        .DOD(NLW_line_reg_r1_576_639_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_64_127_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_64_127_0_2_n_0),
        .DOB(line_reg_r1_64_127_0_2_n_1),
        .DOC(line_reg_r1_64_127_0_2_n_2),
        .DOD(NLW_line_reg_r1_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_reg_r1_64_127_0_2_i_1__1
       (.I0(\wrPntr[10]_i_1__1_n_0 ),
        .I1(\wrPntr_reg_n_0_[8] ),
        .I2(\wrPntr_reg_n_0_[7] ),
        .I3(\wrPntr_reg_n_0_[9] ),
        .I4(\wrPntr_reg_n_0_[6] ),
        .O(line_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_64_127_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r1_64_127_12_14_n_0),
        .DOB(line_reg_r1_64_127_12_14_n_1),
        .DOC(line_reg_r1_64_127_12_14_n_2),
        .DOD(NLW_line_reg_r1_64_127_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__1_n_0));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_64_127_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_64_127_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_64_127_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_64_127_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r1_64_127_3_5_n_0),
        .DOB(line_reg_r1_64_127_3_5_n_1),
        .DOC(line_reg_r1_64_127_3_5_n_2),
        .DOD(NLW_line_reg_r1_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_64_127_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r1_64_127_6_8_n_0),
        .DOB(line_reg_r1_64_127_6_8_n_1),
        .DOC(line_reg_r1_64_127_6_8_n_2),
        .DOD(NLW_line_reg_r1_64_127_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_64_127_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r1_64_127_9_11_n_0),
        .DOB(line_reg_r1_64_127_9_11_n_1),
        .DOC(line_reg_r1_64_127_9_11_n_2),
        .DOD(NLW_line_reg_r1_64_127_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_0_63_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_0_63_0_2_n_0),
        .DOB(line_reg_r2_0_63_0_2_n_1),
        .DOC(line_reg_r2_0_63_0_2_n_2),
        .DOD(NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    line_reg_r2_0_63_0_2_i_1
       (.I0(\rdPntr_reg[0]_rep__0_n_0 ),
        .I1(\rdPntr_reg_n_0_[3] ),
        .I2(\rdPntr_reg_n_0_[1] ),
        .I3(\rdPntr_reg_n_0_[2] ),
        .I4(\rdPntr_reg_n_0_[4] ),
        .I5(\rdPntr_reg_n_0_[5] ),
        .O(line_reg_r2_0_63_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    line_reg_r2_0_63_0_2_i_2
       (.I0(\rdPntr_reg[0]_rep__0_n_0 ),
        .I1(\rdPntr_reg_n_0_[2] ),
        .I2(\rdPntr_reg_n_0_[1] ),
        .I3(\rdPntr_reg_n_0_[3] ),
        .I4(\rdPntr_reg_n_0_[4] ),
        .O(line_reg_r2_0_63_0_2_i_2_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    line_reg_r2_0_63_0_2_i_3
       (.I0(\rdPntr_reg[0]_rep__0_n_0 ),
        .I1(\rdPntr_reg_n_0_[1] ),
        .I2(\rdPntr_reg_n_0_[2] ),
        .I3(\rdPntr_reg_n_0_[3] ),
        .O(line_reg_r2_0_63_0_2_i_3_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    line_reg_r2_0_63_0_2_i_4
       (.I0(\rdPntr_reg_n_0_[1] ),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr_reg_n_0_[2] ),
        .O(line_reg_r2_0_63_0_2_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    line_reg_r2_0_63_0_2_i_5
       (.I0(\rdPntr_reg[0]_rep__0_n_0 ),
        .I1(\rdPntr_reg_n_0_[1] ),
        .O(line_reg_r2_0_63_0_2_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_reg_r2_0_63_0_2_i_6
       (.I0(\rdPntr_reg[0]_rep__0_n_0 ),
        .O(line_reg_r2_0_63_0_2_i_6_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_0_63_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r2_0_63_12_14_n_0),
        .DOB(line_reg_r2_0_63_12_14_n_1),
        .DOC(line_reg_r2_0_63_12_14_n_2),
        .DOD(NLW_line_reg_r2_0_63_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__1_n_0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_0_63_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_0_63_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1_n_0),
        .SPO(NLW_line_reg_r2_0_63_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_0_63_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r2_0_63_3_5_n_0),
        .DOB(line_reg_r2_0_63_3_5_n_1),
        .DOC(line_reg_r2_0_63_3_5_n_2),
        .DOD(NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_0_63_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r2_0_63_6_8_n_0),
        .DOB(line_reg_r2_0_63_6_8_n_1),
        .DOC(line_reg_r2_0_63_6_8_n_2),
        .DOD(NLW_line_reg_r2_0_63_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_0_63_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r2_0_63_9_11_n_0),
        .DOB(line_reg_r2_0_63_9_11_n_1),
        .DOC(line_reg_r2_0_63_9_11_n_2),
        .DOD(NLW_line_reg_r2_0_63_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_128_191_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_128_191_0_2_n_0),
        .DOB(line_reg_r2_128_191_0_2_n_1),
        .DOC(line_reg_r2_128_191_0_2_n_2),
        .DOD(NLW_line_reg_r2_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_128_191_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r2_128_191_12_14_n_0),
        .DOB(line_reg_r2_128_191_12_14_n_1),
        .DOC(line_reg_r2_128_191_12_14_n_2),
        .DOD(NLW_line_reg_r2_128_191_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__1_n_0));
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_128_191_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_128_191_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1_n_0),
        .SPO(NLW_line_reg_r2_128_191_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_128_191_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r2_128_191_3_5_n_0),
        .DOB(line_reg_r2_128_191_3_5_n_1),
        .DOC(line_reg_r2_128_191_3_5_n_2),
        .DOD(NLW_line_reg_r2_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_128_191_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r2_128_191_6_8_n_0),
        .DOB(line_reg_r2_128_191_6_8_n_1),
        .DOC(line_reg_r2_128_191_6_8_n_2),
        .DOD(NLW_line_reg_r2_128_191_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_128_191_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r2_128_191_9_11_n_0),
        .DOB(line_reg_r2_128_191_9_11_n_1),
        .DOC(line_reg_r2_128_191_9_11_n_2),
        .DOD(NLW_line_reg_r2_128_191_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_192_255_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_192_255_0_2_n_0),
        .DOB(line_reg_r2_192_255_0_2_n_1),
        .DOC(line_reg_r2_192_255_0_2_n_2),
        .DOD(NLW_line_reg_r2_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_192_255_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r2_192_255_12_14_n_0),
        .DOB(line_reg_r2_192_255_12_14_n_1),
        .DOC(line_reg_r2_192_255_12_14_n_2),
        .DOD(NLW_line_reg_r2_192_255_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__1_n_0));
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_192_255_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_192_255_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1_n_0),
        .SPO(NLW_line_reg_r2_192_255_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_192_255_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r2_192_255_3_5_n_0),
        .DOB(line_reg_r2_192_255_3_5_n_1),
        .DOC(line_reg_r2_192_255_3_5_n_2),
        .DOD(NLW_line_reg_r2_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_192_255_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r2_192_255_6_8_n_0),
        .DOB(line_reg_r2_192_255_6_8_n_1),
        .DOC(line_reg_r2_192_255_6_8_n_2),
        .DOD(NLW_line_reg_r2_192_255_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_192_255_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r2_192_255_9_11_n_0),
        .DOB(line_reg_r2_192_255_9_11_n_1),
        .DOC(line_reg_r2_192_255_9_11_n_2),
        .DOD(NLW_line_reg_r2_192_255_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_256_319_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_256_319_0_2_n_0),
        .DOB(line_reg_r2_256_319_0_2_n_1),
        .DOC(line_reg_r2_256_319_0_2_n_2),
        .DOD(NLW_line_reg_r2_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_256_319_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r2_256_319_12_14_n_0),
        .DOB(line_reg_r2_256_319_12_14_n_1),
        .DOC(line_reg_r2_256_319_12_14_n_2),
        .DOD(NLW_line_reg_r2_256_319_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__1_n_0));
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_256_319_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_256_319_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1_n_0),
        .SPO(NLW_line_reg_r2_256_319_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_256_319_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r2_256_319_3_5_n_0),
        .DOB(line_reg_r2_256_319_3_5_n_1),
        .DOC(line_reg_r2_256_319_3_5_n_2),
        .DOD(NLW_line_reg_r2_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_256_319_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r2_256_319_6_8_n_0),
        .DOB(line_reg_r2_256_319_6_8_n_1),
        .DOC(line_reg_r2_256_319_6_8_n_2),
        .DOD(NLW_line_reg_r2_256_319_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_256_319_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r2_256_319_9_11_n_0),
        .DOB(line_reg_r2_256_319_9_11_n_1),
        .DOC(line_reg_r2_256_319_9_11_n_2),
        .DOD(NLW_line_reg_r2_256_319_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_320_383_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_320_383_0_2_n_0),
        .DOB(line_reg_r2_320_383_0_2_n_1),
        .DOC(line_reg_r2_320_383_0_2_n_2),
        .DOD(NLW_line_reg_r2_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_320_383_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r2_320_383_12_14_n_0),
        .DOB(line_reg_r2_320_383_12_14_n_1),
        .DOC(line_reg_r2_320_383_12_14_n_2),
        .DOD(NLW_line_reg_r2_320_383_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__1_n_0));
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_320_383_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_320_383_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1_n_0),
        .SPO(NLW_line_reg_r2_320_383_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_320_383_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r2_320_383_3_5_n_0),
        .DOB(line_reg_r2_320_383_3_5_n_1),
        .DOC(line_reg_r2_320_383_3_5_n_2),
        .DOD(NLW_line_reg_r2_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_320_383_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r2_320_383_6_8_n_0),
        .DOB(line_reg_r2_320_383_6_8_n_1),
        .DOC(line_reg_r2_320_383_6_8_n_2),
        .DOD(NLW_line_reg_r2_320_383_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_320_383_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r2_320_383_9_11_n_0),
        .DOB(line_reg_r2_320_383_9_11_n_1),
        .DOC(line_reg_r2_320_383_9_11_n_2),
        .DOD(NLW_line_reg_r2_320_383_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_384_447_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_384_447_0_2_n_0),
        .DOB(line_reg_r2_384_447_0_2_n_1),
        .DOC(line_reg_r2_384_447_0_2_n_2),
        .DOD(NLW_line_reg_r2_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_384_447_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r2_384_447_12_14_n_0),
        .DOB(line_reg_r2_384_447_12_14_n_1),
        .DOC(line_reg_r2_384_447_12_14_n_2),
        .DOD(NLW_line_reg_r2_384_447_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__1_n_0));
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_384_447_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_384_447_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1_n_0),
        .SPO(NLW_line_reg_r2_384_447_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_384_447_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r2_384_447_3_5_n_0),
        .DOB(line_reg_r2_384_447_3_5_n_1),
        .DOC(line_reg_r2_384_447_3_5_n_2),
        .DOD(NLW_line_reg_r2_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_384_447_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r2_384_447_6_8_n_0),
        .DOB(line_reg_r2_384_447_6_8_n_1),
        .DOC(line_reg_r2_384_447_6_8_n_2),
        .DOD(NLW_line_reg_r2_384_447_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_384_447_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r2_384_447_9_11_n_0),
        .DOB(line_reg_r2_384_447_9_11_n_1),
        .DOC(line_reg_r2_384_447_9_11_n_2),
        .DOD(NLW_line_reg_r2_384_447_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_448_511_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_448_511_0_2_n_0),
        .DOB(line_reg_r2_448_511_0_2_n_1),
        .DOC(line_reg_r2_448_511_0_2_n_2),
        .DOD(NLW_line_reg_r2_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_448_511_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r2_448_511_12_14_n_0),
        .DOB(line_reg_r2_448_511_12_14_n_1),
        .DOC(line_reg_r2_448_511_12_14_n_2),
        .DOD(NLW_line_reg_r2_448_511_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__1_n_0));
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_448_511_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_448_511_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1_n_0),
        .SPO(NLW_line_reg_r2_448_511_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_448_511_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r2_448_511_3_5_n_0),
        .DOB(line_reg_r2_448_511_3_5_n_1),
        .DOC(line_reg_r2_448_511_3_5_n_2),
        .DOD(NLW_line_reg_r2_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_448_511_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r2_448_511_6_8_n_0),
        .DOB(line_reg_r2_448_511_6_8_n_1),
        .DOC(line_reg_r2_448_511_6_8_n_2),
        .DOD(NLW_line_reg_r2_448_511_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_448_511_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r2_448_511_9_11_n_0),
        .DOB(line_reg_r2_448_511_9_11_n_1),
        .DOC(line_reg_r2_448_511_9_11_n_2),
        .DOD(NLW_line_reg_r2_448_511_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_512_575_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_512_575_0_2_n_0),
        .DOB(line_reg_r2_512_575_0_2_n_1),
        .DOC(line_reg_r2_512_575_0_2_n_2),
        .DOD(NLW_line_reg_r2_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_512_575_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r2_512_575_12_14_n_0),
        .DOB(line_reg_r2_512_575_12_14_n_1),
        .DOC(line_reg_r2_512_575_12_14_n_2),
        .DOD(NLW_line_reg_r2_512_575_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__1_n_0));
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_512_575_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_512_575_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1_n_0),
        .SPO(NLW_line_reg_r2_512_575_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_512_575_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r2_512_575_3_5_n_0),
        .DOB(line_reg_r2_512_575_3_5_n_1),
        .DOC(line_reg_r2_512_575_3_5_n_2),
        .DOD(NLW_line_reg_r2_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_512_575_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r2_512_575_6_8_n_0),
        .DOB(line_reg_r2_512_575_6_8_n_1),
        .DOC(line_reg_r2_512_575_6_8_n_2),
        .DOD(NLW_line_reg_r2_512_575_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_512_575_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r2_512_575_9_11_n_0),
        .DOB(line_reg_r2_512_575_9_11_n_1),
        .DOC(line_reg_r2_512_575_9_11_n_2),
        .DOD(NLW_line_reg_r2_512_575_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_576_639_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_576_639_0_2_n_0),
        .DOB(line_reg_r2_576_639_0_2_n_1),
        .DOC(line_reg_r2_576_639_0_2_n_2),
        .DOD(NLW_line_reg_r2_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_576_639_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r2_576_639_12_14_n_0),
        .DOB(line_reg_r2_576_639_12_14_n_1),
        .DOC(line_reg_r2_576_639_12_14_n_2),
        .DOD(NLW_line_reg_r2_576_639_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__1_n_0));
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_576_639_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_576_639_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1_n_0),
        .SPO(NLW_line_reg_r2_576_639_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_576_639_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r2_576_639_3_5_n_0),
        .DOB(line_reg_r2_576_639_3_5_n_1),
        .DOC(line_reg_r2_576_639_3_5_n_2),
        .DOD(NLW_line_reg_r2_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_576_639_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r2_576_639_6_8_n_0),
        .DOB(line_reg_r2_576_639_6_8_n_1),
        .DOC(line_reg_r2_576_639_6_8_n_2),
        .DOD(NLW_line_reg_r2_576_639_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_576_639_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r2_576_639_9_11_n_0),
        .DOB(line_reg_r2_576_639_9_11_n_1),
        .DOC(line_reg_r2_576_639_9_11_n_2),
        .DOD(NLW_line_reg_r2_576_639_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_64_127_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_64_127_0_2_n_0),
        .DOB(line_reg_r2_64_127_0_2_n_1),
        .DOC(line_reg_r2_64_127_0_2_n_2),
        .DOD(NLW_line_reg_r2_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_64_127_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r2_64_127_12_14_n_0),
        .DOB(line_reg_r2_64_127_12_14_n_1),
        .DOC(line_reg_r2_64_127_12_14_n_2),
        .DOD(NLW_line_reg_r2_64_127_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__1_n_0));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_64_127_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_64_127_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1_n_0),
        .SPO(NLW_line_reg_r2_64_127_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_64_127_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r2_64_127_3_5_n_0),
        .DOB(line_reg_r2_64_127_3_5_n_1),
        .DOC(line_reg_r2_64_127_3_5_n_2),
        .DOD(NLW_line_reg_r2_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_64_127_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r2_64_127_6_8_n_0),
        .DOB(line_reg_r2_64_127_6_8_n_1),
        .DOC(line_reg_r2_64_127_6_8_n_2),
        .DOD(NLW_line_reg_r2_64_127_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_64_127_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r2_64_127_9_11_n_0),
        .DOB(line_reg_r2_64_127_9_11_n_1),
        .DOC(line_reg_r2_64_127_9_11_n_2),
        .DOD(NLW_line_reg_r2_64_127_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_0_63_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_0_63_0_2_n_0),
        .DOB(line_reg_r3_0_63_0_2_n_1),
        .DOC(line_reg_r3_0_63_0_2_n_2),
        .DOD(NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    line_reg_r3_0_63_0_2_i_1
       (.I0(\rdPntr_reg_n_0_[4] ),
        .I1(\rdPntr_reg_n_0_[2] ),
        .I2(\rdPntr_reg_n_0_[1] ),
        .I3(\rdPntr_reg_n_0_[3] ),
        .I4(\rdPntr_reg_n_0_[5] ),
        .O(line_reg_r3_0_63_0_2_i_1_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    line_reg_r3_0_63_0_2_i_2
       (.I0(\rdPntr_reg_n_0_[3] ),
        .I1(\rdPntr_reg_n_0_[1] ),
        .I2(\rdPntr_reg_n_0_[2] ),
        .I3(\rdPntr_reg_n_0_[4] ),
        .O(line_reg_r3_0_63_0_2_i_2_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    line_reg_r3_0_63_0_2_i_3
       (.I0(\rdPntr_reg_n_0_[2] ),
        .I1(\rdPntr_reg_n_0_[1] ),
        .I2(\rdPntr_reg_n_0_[3] ),
        .O(line_reg_r3_0_63_0_2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    line_reg_r3_0_63_0_2_i_4
       (.I0(\rdPntr_reg_n_0_[1] ),
        .I1(\rdPntr_reg_n_0_[2] ),
        .O(line_reg_r3_0_63_0_2_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_reg_r3_0_63_0_2_i_5
       (.I0(\rdPntr_reg_n_0_[1] ),
        .O(line_reg_r3_0_63_0_2_i_5_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_0_63_12_14
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r3_0_63_12_14_n_0),
        .DOB(line_reg_r3_0_63_12_14_n_1),
        .DOC(line_reg_r3_0_63_12_14_n_2),
        .DOD(NLW_line_reg_r3_0_63_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__1_n_0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_0_63_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_0_63_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(line_reg_r3_0_63_0_2_i_5_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1_n_0),
        .SPO(NLW_line_reg_r3_0_63_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_0_63_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r3_0_63_3_5_n_0),
        .DOB(line_reg_r3_0_63_3_5_n_1),
        .DOC(line_reg_r3_0_63_3_5_n_2),
        .DOD(NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_0_63_6_8
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r3_0_63_6_8_n_0),
        .DOB(line_reg_r3_0_63_6_8_n_1),
        .DOC(line_reg_r3_0_63_6_8_n_2),
        .DOD(NLW_line_reg_r3_0_63_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_0_63_9_11
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r3_0_63_9_11_n_0),
        .DOB(line_reg_r3_0_63_9_11_n_1),
        .DOC(line_reg_r3_0_63_9_11_n_2),
        .DOD(NLW_line_reg_r3_0_63_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_128_191_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_128_191_0_2_n_0),
        .DOB(line_reg_r3_128_191_0_2_n_1),
        .DOC(line_reg_r3_128_191_0_2_n_2),
        .DOD(NLW_line_reg_r3_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_128_191_12_14
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r3_128_191_12_14_n_0),
        .DOB(line_reg_r3_128_191_12_14_n_1),
        .DOC(line_reg_r3_128_191_12_14_n_2),
        .DOD(NLW_line_reg_r3_128_191_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__1_n_0));
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_128_191_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_128_191_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(line_reg_r3_0_63_0_2_i_5_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1_n_0),
        .SPO(NLW_line_reg_r3_128_191_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_128_191_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r3_128_191_3_5_n_0),
        .DOB(line_reg_r3_128_191_3_5_n_1),
        .DOC(line_reg_r3_128_191_3_5_n_2),
        .DOD(NLW_line_reg_r3_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_128_191_6_8
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r3_128_191_6_8_n_0),
        .DOB(line_reg_r3_128_191_6_8_n_1),
        .DOC(line_reg_r3_128_191_6_8_n_2),
        .DOD(NLW_line_reg_r3_128_191_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_128_191_9_11
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r3_128_191_9_11_n_0),
        .DOB(line_reg_r3_128_191_9_11_n_1),
        .DOC(line_reg_r3_128_191_9_11_n_2),
        .DOD(NLW_line_reg_r3_128_191_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_192_255_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_192_255_0_2_n_0),
        .DOB(line_reg_r3_192_255_0_2_n_1),
        .DOC(line_reg_r3_192_255_0_2_n_2),
        .DOD(NLW_line_reg_r3_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_192_255_12_14
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r3_192_255_12_14_n_0),
        .DOB(line_reg_r3_192_255_12_14_n_1),
        .DOC(line_reg_r3_192_255_12_14_n_2),
        .DOD(NLW_line_reg_r3_192_255_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__1_n_0));
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_192_255_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_192_255_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(line_reg_r3_0_63_0_2_i_5_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1_n_0),
        .SPO(NLW_line_reg_r3_192_255_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_192_255_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r3_192_255_3_5_n_0),
        .DOB(line_reg_r3_192_255_3_5_n_1),
        .DOC(line_reg_r3_192_255_3_5_n_2),
        .DOD(NLW_line_reg_r3_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_192_255_6_8
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r3_192_255_6_8_n_0),
        .DOB(line_reg_r3_192_255_6_8_n_1),
        .DOC(line_reg_r3_192_255_6_8_n_2),
        .DOD(NLW_line_reg_r3_192_255_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_192_255_9_11
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r3_192_255_9_11_n_0),
        .DOB(line_reg_r3_192_255_9_11_n_1),
        .DOC(line_reg_r3_192_255_9_11_n_2),
        .DOD(NLW_line_reg_r3_192_255_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_256_319_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_256_319_0_2_n_0),
        .DOB(line_reg_r3_256_319_0_2_n_1),
        .DOC(line_reg_r3_256_319_0_2_n_2),
        .DOD(NLW_line_reg_r3_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_256_319_12_14
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r3_256_319_12_14_n_0),
        .DOB(line_reg_r3_256_319_12_14_n_1),
        .DOC(line_reg_r3_256_319_12_14_n_2),
        .DOD(NLW_line_reg_r3_256_319_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__1_n_0));
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_256_319_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_256_319_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(line_reg_r3_0_63_0_2_i_5_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1_n_0),
        .SPO(NLW_line_reg_r3_256_319_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_256_319_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r3_256_319_3_5_n_0),
        .DOB(line_reg_r3_256_319_3_5_n_1),
        .DOC(line_reg_r3_256_319_3_5_n_2),
        .DOD(NLW_line_reg_r3_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_256_319_6_8
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r3_256_319_6_8_n_0),
        .DOB(line_reg_r3_256_319_6_8_n_1),
        .DOC(line_reg_r3_256_319_6_8_n_2),
        .DOD(NLW_line_reg_r3_256_319_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_256_319_9_11
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r3_256_319_9_11_n_0),
        .DOB(line_reg_r3_256_319_9_11_n_1),
        .DOC(line_reg_r3_256_319_9_11_n_2),
        .DOD(NLW_line_reg_r3_256_319_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_320_383_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_320_383_0_2_n_0),
        .DOB(line_reg_r3_320_383_0_2_n_1),
        .DOC(line_reg_r3_320_383_0_2_n_2),
        .DOD(NLW_line_reg_r3_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_320_383_12_14
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r3_320_383_12_14_n_0),
        .DOB(line_reg_r3_320_383_12_14_n_1),
        .DOC(line_reg_r3_320_383_12_14_n_2),
        .DOD(NLW_line_reg_r3_320_383_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__1_n_0));
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_320_383_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_320_383_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(line_reg_r3_0_63_0_2_i_5_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1_n_0),
        .SPO(NLW_line_reg_r3_320_383_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_320_383_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r3_320_383_3_5_n_0),
        .DOB(line_reg_r3_320_383_3_5_n_1),
        .DOC(line_reg_r3_320_383_3_5_n_2),
        .DOD(NLW_line_reg_r3_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_320_383_6_8
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r3_320_383_6_8_n_0),
        .DOB(line_reg_r3_320_383_6_8_n_1),
        .DOC(line_reg_r3_320_383_6_8_n_2),
        .DOD(NLW_line_reg_r3_320_383_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_320_383_9_11
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r3_320_383_9_11_n_0),
        .DOB(line_reg_r3_320_383_9_11_n_1),
        .DOC(line_reg_r3_320_383_9_11_n_2),
        .DOD(NLW_line_reg_r3_320_383_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_384_447_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_384_447_0_2_n_0),
        .DOB(line_reg_r3_384_447_0_2_n_1),
        .DOC(line_reg_r3_384_447_0_2_n_2),
        .DOD(NLW_line_reg_r3_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_384_447_12_14
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r3_384_447_12_14_n_0),
        .DOB(line_reg_r3_384_447_12_14_n_1),
        .DOC(line_reg_r3_384_447_12_14_n_2),
        .DOD(NLW_line_reg_r3_384_447_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__1_n_0));
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_384_447_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_384_447_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(line_reg_r3_0_63_0_2_i_5_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1_n_0),
        .SPO(NLW_line_reg_r3_384_447_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_384_447_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r3_384_447_3_5_n_0),
        .DOB(line_reg_r3_384_447_3_5_n_1),
        .DOC(line_reg_r3_384_447_3_5_n_2),
        .DOD(NLW_line_reg_r3_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_384_447_6_8
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r3_384_447_6_8_n_0),
        .DOB(line_reg_r3_384_447_6_8_n_1),
        .DOC(line_reg_r3_384_447_6_8_n_2),
        .DOD(NLW_line_reg_r3_384_447_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_384_447_9_11
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r3_384_447_9_11_n_0),
        .DOB(line_reg_r3_384_447_9_11_n_1),
        .DOC(line_reg_r3_384_447_9_11_n_2),
        .DOD(NLW_line_reg_r3_384_447_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_448_511_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_448_511_0_2_n_0),
        .DOB(line_reg_r3_448_511_0_2_n_1),
        .DOC(line_reg_r3_448_511_0_2_n_2),
        .DOD(NLW_line_reg_r3_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_448_511_12_14
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r3_448_511_12_14_n_0),
        .DOB(line_reg_r3_448_511_12_14_n_1),
        .DOC(line_reg_r3_448_511_12_14_n_2),
        .DOD(NLW_line_reg_r3_448_511_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__1_n_0));
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_448_511_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_448_511_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(line_reg_r3_0_63_0_2_i_5_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1_n_0),
        .SPO(NLW_line_reg_r3_448_511_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_448_511_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r3_448_511_3_5_n_0),
        .DOB(line_reg_r3_448_511_3_5_n_1),
        .DOC(line_reg_r3_448_511_3_5_n_2),
        .DOD(NLW_line_reg_r3_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_448_511_6_8
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r3_448_511_6_8_n_0),
        .DOB(line_reg_r3_448_511_6_8_n_1),
        .DOC(line_reg_r3_448_511_6_8_n_2),
        .DOD(NLW_line_reg_r3_448_511_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_448_511_9_11
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r3_448_511_9_11_n_0),
        .DOB(line_reg_r3_448_511_9_11_n_1),
        .DOC(line_reg_r3_448_511_9_11_n_2),
        .DOD(NLW_line_reg_r3_448_511_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_512_575_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_512_575_0_2_n_0),
        .DOB(line_reg_r3_512_575_0_2_n_1),
        .DOC(line_reg_r3_512_575_0_2_n_2),
        .DOD(NLW_line_reg_r3_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_512_575_12_14
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r3_512_575_12_14_n_0),
        .DOB(line_reg_r3_512_575_12_14_n_1),
        .DOC(line_reg_r3_512_575_12_14_n_2),
        .DOD(NLW_line_reg_r3_512_575_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__1_n_0));
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_512_575_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_512_575_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(line_reg_r3_0_63_0_2_i_5_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1_n_0),
        .SPO(NLW_line_reg_r3_512_575_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_512_575_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r3_512_575_3_5_n_0),
        .DOB(line_reg_r3_512_575_3_5_n_1),
        .DOC(line_reg_r3_512_575_3_5_n_2),
        .DOD(NLW_line_reg_r3_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_512_575_6_8
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r3_512_575_6_8_n_0),
        .DOB(line_reg_r3_512_575_6_8_n_1),
        .DOC(line_reg_r3_512_575_6_8_n_2),
        .DOD(NLW_line_reg_r3_512_575_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_512_575_9_11
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r3_512_575_9_11_n_0),
        .DOB(line_reg_r3_512_575_9_11_n_1),
        .DOC(line_reg_r3_512_575_9_11_n_2),
        .DOD(NLW_line_reg_r3_512_575_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_576_639_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_576_639_0_2_n_0),
        .DOB(line_reg_r3_576_639_0_2_n_1),
        .DOC(line_reg_r3_576_639_0_2_n_2),
        .DOD(NLW_line_reg_r3_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_576_639_12_14
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r3_576_639_12_14_n_0),
        .DOB(line_reg_r3_576_639_12_14_n_1),
        .DOC(line_reg_r3_576_639_12_14_n_2),
        .DOD(NLW_line_reg_r3_576_639_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__1_n_0));
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_576_639_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_576_639_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(line_reg_r3_0_63_0_2_i_5_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1_n_0),
        .SPO(NLW_line_reg_r3_576_639_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_576_639_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r3_576_639_3_5_n_0),
        .DOB(line_reg_r3_576_639_3_5_n_1),
        .DOC(line_reg_r3_576_639_3_5_n_2),
        .DOD(NLW_line_reg_r3_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_576_639_6_8
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r3_576_639_6_8_n_0),
        .DOB(line_reg_r3_576_639_6_8_n_1),
        .DOC(line_reg_r3_576_639_6_8_n_2),
        .DOD(NLW_line_reg_r3_576_639_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_576_639_9_11
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r3_576_639_9_11_n_0),
        .DOB(line_reg_r3_576_639_9_11_n_1),
        .DOC(line_reg_r3_576_639_9_11_n_2),
        .DOD(NLW_line_reg_r3_576_639_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_64_127_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_64_127_0_2_n_0),
        .DOB(line_reg_r3_64_127_0_2_n_1),
        .DOC(line_reg_r3_64_127_0_2_n_2),
        .DOD(NLW_line_reg_r3_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_64_127_12_14
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r3_64_127_12_14_n_0),
        .DOB(line_reg_r3_64_127_12_14_n_1),
        .DOC(line_reg_r3_64_127_12_14_n_2),
        .DOD(NLW_line_reg_r3_64_127_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__1_n_0));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_64_127_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_64_127_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(line_reg_r3_0_63_0_2_i_5_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1_n_0),
        .SPO(NLW_line_reg_r3_64_127_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_64_127_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r3_64_127_3_5_n_0),
        .DOB(line_reg_r3_64_127_3_5_n_1),
        .DOC(line_reg_r3_64_127_3_5_n_2),
        .DOD(NLW_line_reg_r3_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_64_127_6_8
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r3_64_127_6_8_n_0),
        .DOB(line_reg_r3_64_127_6_8_n_1),
        .DOC(line_reg_r3_64_127_6_8_n_2),
        .DOD(NLW_line_reg_r3_64_127_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_64_127_9_11
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r3_64_127_9_11_n_0),
        .DOB(line_reg_r3_64_127_9_11_n_1),
        .DOC(line_reg_r3_64_127_9_11_n_2),
        .DOD(NLW_line_reg_r3_64_127_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][1]_i_18 
       (.I0(line_reg_r2_448_511_9_11_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_9_11_n_2),
        .O(\mult[0][1][1]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][1]_i_19 
       (.I0(line_reg_r2_320_383_9_11_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_9_11_n_2),
        .O(\mult[0][1][1]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][1]_i_20 
       (.I0(line_reg_r2_192_255_9_11_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_9_11_n_2),
        .O(\mult[0][1][1]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][1]_i_21 
       (.I0(line_reg_r2_64_127_9_11_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_9_11_n_2),
        .O(\mult[0][1][1]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][1][1]_i_8 
       (.I0(\mult[0][1][1]_i_18_n_0 ),
        .I1(\mult[0][1][1]_i_19_n_0 ),
        .I2(\rdPntr[8]_i_1_n_0 ),
        .I3(\mult[0][1][1]_i_20_n_0 ),
        .I4(\mult[2][1][5]_i_26_n_0 ),
        .I5(\mult[0][1][1]_i_21_n_0 ),
        .O(\mult[0][1][1]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][1][1]_i_9 
       (.I0(\mult[2][1][5]_i_26_n_0 ),
        .I1(line_reg_r2_576_639_9_11_n_2),
        .I2(\rdPntr[6]_i_1_n_0 ),
        .I3(line_reg_r2_512_575_9_11_n_2),
        .I4(\rdPntr[8]_i_1_n_0 ),
        .O(\mult[0][1][1]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][2]_i_18 
       (.I0(line_reg_r2_448_511_12_14_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_12_14_n_0),
        .O(\mult[0][1][2]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][2]_i_19 
       (.I0(line_reg_r2_320_383_12_14_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_12_14_n_0),
        .O(\mult[0][1][2]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][2]_i_20 
       (.I0(line_reg_r2_192_255_12_14_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_12_14_n_0),
        .O(\mult[0][1][2]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][2]_i_21 
       (.I0(line_reg_r2_64_127_12_14_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_12_14_n_0),
        .O(\mult[0][1][2]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][1][2]_i_8 
       (.I0(\mult[0][1][2]_i_18_n_0 ),
        .I1(\mult[0][1][2]_i_19_n_0 ),
        .I2(\rdPntr[8]_i_1_n_0 ),
        .I3(\mult[0][1][2]_i_20_n_0 ),
        .I4(\mult[2][1][5]_i_26_n_0 ),
        .I5(\mult[0][1][2]_i_21_n_0 ),
        .O(\mult[0][1][2]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][1][2]_i_9 
       (.I0(\mult[2][1][5]_i_26_n_0 ),
        .I1(line_reg_r2_576_639_12_14_n_0),
        .I2(\rdPntr[6]_i_1_n_0 ),
        .I3(line_reg_r2_512_575_12_14_n_0),
        .I4(\rdPntr[8]_i_1_n_0 ),
        .O(\mult[0][1][2]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][3]_i_18 
       (.I0(line_reg_r2_448_511_12_14_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_12_14_n_1),
        .O(\mult[0][1][3]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][3]_i_19 
       (.I0(line_reg_r2_320_383_12_14_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_12_14_n_1),
        .O(\mult[0][1][3]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][3]_i_20 
       (.I0(line_reg_r2_192_255_12_14_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_12_14_n_1),
        .O(\mult[0][1][3]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][3]_i_21 
       (.I0(line_reg_r2_64_127_12_14_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_12_14_n_1),
        .O(\mult[0][1][3]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][1][3]_i_8 
       (.I0(\mult[0][1][3]_i_18_n_0 ),
        .I1(\mult[0][1][3]_i_19_n_0 ),
        .I2(\rdPntr[8]_i_1_n_0 ),
        .I3(\mult[0][1][3]_i_20_n_0 ),
        .I4(\mult[2][1][5]_i_26_n_0 ),
        .I5(\mult[0][1][3]_i_21_n_0 ),
        .O(\mult[0][1][3]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][1][3]_i_9 
       (.I0(\mult[2][1][5]_i_26_n_0 ),
        .I1(line_reg_r2_576_639_12_14_n_1),
        .I2(\rdPntr[6]_i_1_n_0 ),
        .I3(line_reg_r2_512_575_12_14_n_1),
        .I4(\rdPntr[8]_i_1_n_0 ),
        .O(\mult[0][1][3]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][4]_i_18 
       (.I0(line_reg_r2_448_511_12_14_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_12_14_n_2),
        .O(\mult[0][1][4]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][4]_i_19 
       (.I0(line_reg_r2_320_383_12_14_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_12_14_n_2),
        .O(\mult[0][1][4]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][4]_i_20 
       (.I0(line_reg_r2_192_255_12_14_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_12_14_n_2),
        .O(\mult[0][1][4]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][4]_i_21 
       (.I0(line_reg_r2_64_127_12_14_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_12_14_n_2),
        .O(\mult[0][1][4]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][1][4]_i_8 
       (.I0(\mult[0][1][4]_i_18_n_0 ),
        .I1(\mult[0][1][4]_i_19_n_0 ),
        .I2(\rdPntr[8]_i_1_n_0 ),
        .I3(\mult[0][1][4]_i_20_n_0 ),
        .I4(\mult[2][1][5]_i_26_n_0 ),
        .I5(\mult[0][1][4]_i_21_n_0 ),
        .O(\mult[0][1][4]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][1][4]_i_9 
       (.I0(\mult[2][1][5]_i_26_n_0 ),
        .I1(line_reg_r2_576_639_12_14_n_2),
        .I2(\rdPntr[6]_i_1_n_0 ),
        .I3(line_reg_r2_512_575_12_14_n_2),
        .I4(\rdPntr[8]_i_1_n_0 ),
        .O(\mult[0][1][4]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][5]_i_18 
       (.I0(line_reg_r2_448_511_15_15_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_15_15_n_0),
        .O(\mult[0][1][5]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][5]_i_19 
       (.I0(line_reg_r2_320_383_15_15_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_15_15_n_0),
        .O(\mult[0][1][5]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][5]_i_20 
       (.I0(line_reg_r2_192_255_15_15_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_15_15_n_0),
        .O(\mult[0][1][5]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][5]_i_21 
       (.I0(line_reg_r2_64_127_15_15_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_15_15_n_0),
        .O(\mult[0][1][5]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][1][5]_i_8 
       (.I0(\mult[0][1][5]_i_18_n_0 ),
        .I1(\mult[0][1][5]_i_19_n_0 ),
        .I2(\rdPntr[8]_i_1_n_0 ),
        .I3(\mult[0][1][5]_i_20_n_0 ),
        .I4(\mult[2][1][5]_i_26_n_0 ),
        .I5(\mult[0][1][5]_i_21_n_0 ),
        .O(\mult[0][1][5]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][1][5]_i_9 
       (.I0(\mult[2][1][5]_i_26_n_0 ),
        .I1(line_reg_r2_576_639_15_15_n_0),
        .I2(\rdPntr[6]_i_1_n_0 ),
        .I3(line_reg_r2_512_575_15_15_n_0),
        .I4(\rdPntr[8]_i_1_n_0 ),
        .O(\mult[0][1][5]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][0]_i_18 
       (.I0(line_reg_r3_448_511_9_11_n_2),
        .I1(\mult[2][8][4]_i_45_n_0 ),
        .I2(line_reg_r3_384_447_9_11_n_2),
        .O(\mult[0][2][0]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][0]_i_19 
       (.I0(line_reg_r3_320_383_9_11_n_2),
        .I1(\mult[2][8][4]_i_45_n_0 ),
        .I2(line_reg_r3_256_319_9_11_n_2),
        .O(\mult[0][2][0]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][0]_i_20 
       (.I0(line_reg_r3_192_255_9_11_n_2),
        .I1(\mult[2][8][4]_i_45_n_0 ),
        .I2(line_reg_r3_128_191_9_11_n_2),
        .O(\mult[0][2][0]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][0]_i_21 
       (.I0(line_reg_r3_64_127_9_11_n_2),
        .I1(\mult[2][8][4]_i_45_n_0 ),
        .I2(line_reg_r3_0_63_9_11_n_2),
        .O(\mult[0][2][0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][2][0]_i_8 
       (.I0(\mult[0][2][0]_i_18_n_0 ),
        .I1(\mult[0][2][0]_i_19_n_0 ),
        .I2(\mult[2][8][4]_i_41_n_0 ),
        .I3(\mult[0][2][0]_i_20_n_0 ),
        .I4(\mult[2][8][4]_i_43_n_0 ),
        .I5(\mult[0][2][0]_i_21_n_0 ),
        .O(\mult[0][2][0]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][2][0]_i_9 
       (.I0(\mult[2][8][4]_i_43_n_0 ),
        .I1(line_reg_r3_576_639_9_11_n_2),
        .I2(\mult[2][8][4]_i_45_n_0 ),
        .I3(line_reg_r3_512_575_9_11_n_2),
        .I4(\mult[2][8][4]_i_41_n_0 ),
        .O(\mult[0][2][0]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][1]_i_18 
       (.I0(line_reg_r3_448_511_12_14_n_0),
        .I1(\mult[2][8][4]_i_45_n_0 ),
        .I2(line_reg_r3_384_447_12_14_n_0),
        .O(\mult[0][2][1]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][1]_i_19 
       (.I0(line_reg_r3_320_383_12_14_n_0),
        .I1(\mult[2][8][4]_i_45_n_0 ),
        .I2(line_reg_r3_256_319_12_14_n_0),
        .O(\mult[0][2][1]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][1]_i_20 
       (.I0(line_reg_r3_192_255_12_14_n_0),
        .I1(\mult[2][8][4]_i_45_n_0 ),
        .I2(line_reg_r3_128_191_12_14_n_0),
        .O(\mult[0][2][1]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][1]_i_21 
       (.I0(line_reg_r3_64_127_12_14_n_0),
        .I1(\mult[2][8][4]_i_45_n_0 ),
        .I2(line_reg_r3_0_63_12_14_n_0),
        .O(\mult[0][2][1]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][2][1]_i_8 
       (.I0(\mult[0][2][1]_i_18_n_0 ),
        .I1(\mult[0][2][1]_i_19_n_0 ),
        .I2(\mult[2][8][4]_i_41_n_0 ),
        .I3(\mult[0][2][1]_i_20_n_0 ),
        .I4(\mult[2][8][4]_i_43_n_0 ),
        .I5(\mult[0][2][1]_i_21_n_0 ),
        .O(\mult[0][2][1]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][2][1]_i_9 
       (.I0(\mult[2][8][4]_i_43_n_0 ),
        .I1(line_reg_r3_576_639_12_14_n_0),
        .I2(\mult[2][8][4]_i_45_n_0 ),
        .I3(line_reg_r3_512_575_12_14_n_0),
        .I4(\mult[2][8][4]_i_41_n_0 ),
        .O(\mult[0][2][1]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][2]_i_18 
       (.I0(line_reg_r3_448_511_12_14_n_1),
        .I1(\mult[2][8][4]_i_45_n_0 ),
        .I2(line_reg_r3_384_447_12_14_n_1),
        .O(\mult[0][2][2]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][2]_i_19 
       (.I0(line_reg_r3_320_383_12_14_n_1),
        .I1(\mult[2][8][4]_i_45_n_0 ),
        .I2(line_reg_r3_256_319_12_14_n_1),
        .O(\mult[0][2][2]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][2]_i_20 
       (.I0(line_reg_r3_192_255_12_14_n_1),
        .I1(\mult[2][8][4]_i_45_n_0 ),
        .I2(line_reg_r3_128_191_12_14_n_1),
        .O(\mult[0][2][2]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][2]_i_21 
       (.I0(line_reg_r3_64_127_12_14_n_1),
        .I1(\mult[2][8][4]_i_45_n_0 ),
        .I2(line_reg_r3_0_63_12_14_n_1),
        .O(\mult[0][2][2]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][2][2]_i_8 
       (.I0(\mult[0][2][2]_i_18_n_0 ),
        .I1(\mult[0][2][2]_i_19_n_0 ),
        .I2(\mult[2][8][4]_i_41_n_0 ),
        .I3(\mult[0][2][2]_i_20_n_0 ),
        .I4(\mult[2][8][4]_i_43_n_0 ),
        .I5(\mult[0][2][2]_i_21_n_0 ),
        .O(\mult[0][2][2]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][2][2]_i_9 
       (.I0(\mult[2][8][4]_i_43_n_0 ),
        .I1(line_reg_r3_576_639_12_14_n_1),
        .I2(\mult[2][8][4]_i_45_n_0 ),
        .I3(line_reg_r3_512_575_12_14_n_1),
        .I4(\mult[2][8][4]_i_41_n_0 ),
        .O(\mult[0][2][2]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][3]_i_18 
       (.I0(line_reg_r3_448_511_12_14_n_2),
        .I1(\mult[2][8][4]_i_45_n_0 ),
        .I2(line_reg_r3_384_447_12_14_n_2),
        .O(\mult[0][2][3]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][3]_i_19 
       (.I0(line_reg_r3_320_383_12_14_n_2),
        .I1(\mult[2][8][4]_i_45_n_0 ),
        .I2(line_reg_r3_256_319_12_14_n_2),
        .O(\mult[0][2][3]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][3]_i_20 
       (.I0(line_reg_r3_192_255_12_14_n_2),
        .I1(\mult[2][8][4]_i_45_n_0 ),
        .I2(line_reg_r3_128_191_12_14_n_2),
        .O(\mult[0][2][3]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][3]_i_21 
       (.I0(line_reg_r3_64_127_12_14_n_2),
        .I1(\mult[2][8][4]_i_45_n_0 ),
        .I2(line_reg_r3_0_63_12_14_n_2),
        .O(\mult[0][2][3]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][2][3]_i_8 
       (.I0(\mult[0][2][3]_i_18_n_0 ),
        .I1(\mult[0][2][3]_i_19_n_0 ),
        .I2(\mult[2][8][4]_i_41_n_0 ),
        .I3(\mult[0][2][3]_i_20_n_0 ),
        .I4(\mult[2][8][4]_i_43_n_0 ),
        .I5(\mult[0][2][3]_i_21_n_0 ),
        .O(\mult[0][2][3]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][2][3]_i_9 
       (.I0(\mult[2][8][4]_i_43_n_0 ),
        .I1(line_reg_r3_576_639_12_14_n_2),
        .I2(\mult[2][8][4]_i_45_n_0 ),
        .I3(line_reg_r3_512_575_12_14_n_2),
        .I4(\mult[2][8][4]_i_41_n_0 ),
        .O(\mult[0][2][3]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][4]_i_18 
       (.I0(line_reg_r3_448_511_15_15_n_0),
        .I1(\mult[2][8][4]_i_45_n_0 ),
        .I2(line_reg_r3_384_447_15_15_n_0),
        .O(\mult[0][2][4]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][4]_i_19 
       (.I0(line_reg_r3_320_383_15_15_n_0),
        .I1(\mult[2][8][4]_i_45_n_0 ),
        .I2(line_reg_r3_256_319_15_15_n_0),
        .O(\mult[0][2][4]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][4]_i_20 
       (.I0(line_reg_r3_192_255_15_15_n_0),
        .I1(\mult[2][8][4]_i_45_n_0 ),
        .I2(line_reg_r3_128_191_15_15_n_0),
        .O(\mult[0][2][4]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][4]_i_21 
       (.I0(line_reg_r3_64_127_15_15_n_0),
        .I1(\mult[2][8][4]_i_45_n_0 ),
        .I2(line_reg_r3_0_63_15_15_n_0),
        .O(\mult[0][2][4]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][2][4]_i_8 
       (.I0(\mult[0][2][4]_i_18_n_0 ),
        .I1(\mult[0][2][4]_i_19_n_0 ),
        .I2(\mult[2][8][4]_i_41_n_0 ),
        .I3(\mult[0][2][4]_i_20_n_0 ),
        .I4(\mult[2][8][4]_i_43_n_0 ),
        .I5(\mult[0][2][4]_i_21_n_0 ),
        .O(\mult[0][2][4]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][2][4]_i_9 
       (.I0(\mult[2][8][4]_i_43_n_0 ),
        .I1(line_reg_r3_576_639_15_15_n_0),
        .I2(\mult[2][8][4]_i_45_n_0 ),
        .I3(line_reg_r3_512_575_15_15_n_0),
        .I4(\mult[2][8][4]_i_41_n_0 ),
        .O(\mult[0][2][4]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[0][3][1]_i_2 
       (.I0(\mult[0][3][1]_i_6_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[0][3][1]_i_7_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[0][3][1]_i_8_n_0 ),
        .O(o_data0[11]));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][3][1]_i_6 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_9_11_n_2),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_9_11_n_2),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[0][3][1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][1]_i_7 
       (.I0(line_reg_r1_448_511_9_11_n_2),
        .I1(line_reg_r1_384_447_9_11_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_9_11_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_9_11_n_2),
        .O(\mult[0][3][1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][1]_i_8 
       (.I0(line_reg_r1_192_255_9_11_n_2),
        .I1(line_reg_r1_128_191_9_11_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_9_11_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_9_11_n_2),
        .O(\mult[0][3][1]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[0][3][2]_i_2 
       (.I0(\mult[0][3][2]_i_6_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[0][3][2]_i_7_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[0][3][2]_i_8_n_0 ),
        .O(o_data0[12]));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][3][2]_i_6 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_12_14_n_0),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_12_14_n_0),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[0][3][2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][2]_i_7 
       (.I0(line_reg_r1_448_511_12_14_n_0),
        .I1(line_reg_r1_384_447_12_14_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_12_14_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_12_14_n_0),
        .O(\mult[0][3][2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][2]_i_8 
       (.I0(line_reg_r1_192_255_12_14_n_0),
        .I1(line_reg_r1_128_191_12_14_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_12_14_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_12_14_n_0),
        .O(\mult[0][3][2]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[0][3][3]_i_2 
       (.I0(\mult[0][3][3]_i_6_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[0][3][3]_i_7_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[0][3][3]_i_8_n_0 ),
        .O(o_data0[13]));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][3][3]_i_6 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_12_14_n_1),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_12_14_n_1),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[0][3][3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][3]_i_7 
       (.I0(line_reg_r1_448_511_12_14_n_1),
        .I1(line_reg_r1_384_447_12_14_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_12_14_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_12_14_n_1),
        .O(\mult[0][3][3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][3]_i_8 
       (.I0(line_reg_r1_192_255_12_14_n_1),
        .I1(line_reg_r1_128_191_12_14_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_12_14_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_12_14_n_1),
        .O(\mult[0][3][3]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[0][3][4]_i_2 
       (.I0(\mult[0][3][4]_i_6_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[0][3][4]_i_7_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[0][3][4]_i_8_n_0 ),
        .O(o_data0[14]));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][3][4]_i_6 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_12_14_n_2),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_12_14_n_2),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[0][3][4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][4]_i_7 
       (.I0(line_reg_r1_448_511_12_14_n_2),
        .I1(line_reg_r1_384_447_12_14_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_12_14_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_12_14_n_2),
        .O(\mult[0][3][4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][4]_i_8 
       (.I0(line_reg_r1_192_255_12_14_n_2),
        .I1(line_reg_r1_128_191_12_14_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_12_14_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_12_14_n_2),
        .O(\mult[0][3][4]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[0][3][5]_i_2 
       (.I0(\mult[0][3][5]_i_6_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[0][3][5]_i_7_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[0][3][5]_i_8_n_0 ),
        .O(o_data0[15]));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][3][5]_i_6 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_15_15_n_0),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_15_15_n_0),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[0][3][5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][5]_i_7 
       (.I0(line_reg_r1_448_511_15_15_n_0),
        .I1(line_reg_r1_384_447_15_15_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_15_15_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_15_15_n_0),
        .O(\mult[0][3][5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][5]_i_8 
       (.I0(line_reg_r1_192_255_15_15_n_0),
        .I1(line_reg_r1_128_191_15_15_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_15_15_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_15_15_n_0),
        .O(\mult[0][3][5]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][1]_i_18 
       (.I0(line_reg_r2_448_511_3_5_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_3_5_n_2),
        .O(\mult[1][1][1]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][1]_i_19 
       (.I0(line_reg_r2_320_383_3_5_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_3_5_n_2),
        .O(\mult[1][1][1]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][1]_i_20 
       (.I0(line_reg_r2_192_255_3_5_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_3_5_n_2),
        .O(\mult[1][1][1]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][1]_i_21 
       (.I0(line_reg_r2_64_127_3_5_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_3_5_n_2),
        .O(\mult[1][1][1]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][1][1]_i_8 
       (.I0(\mult[1][1][1]_i_18_n_0 ),
        .I1(\mult[1][1][1]_i_19_n_0 ),
        .I2(\rdPntr[8]_i_1_n_0 ),
        .I3(\mult[1][1][1]_i_20_n_0 ),
        .I4(\mult[2][1][5]_i_26_n_0 ),
        .I5(\mult[1][1][1]_i_21_n_0 ),
        .O(\mult[1][1][1]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][1][1]_i_9 
       (.I0(\mult[2][1][5]_i_26_n_0 ),
        .I1(line_reg_r2_576_639_3_5_n_2),
        .I2(\rdPntr[6]_i_1_n_0 ),
        .I3(line_reg_r2_512_575_3_5_n_2),
        .I4(\rdPntr[8]_i_1_n_0 ),
        .O(\mult[1][1][1]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][2]_i_18 
       (.I0(line_reg_r2_448_511_6_8_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_6_8_n_0),
        .O(\mult[1][1][2]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][2]_i_19 
       (.I0(line_reg_r2_320_383_6_8_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_6_8_n_0),
        .O(\mult[1][1][2]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][2]_i_20 
       (.I0(line_reg_r2_192_255_6_8_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_6_8_n_0),
        .O(\mult[1][1][2]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][2]_i_21 
       (.I0(line_reg_r2_64_127_6_8_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_6_8_n_0),
        .O(\mult[1][1][2]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][1][2]_i_8 
       (.I0(\mult[1][1][2]_i_18_n_0 ),
        .I1(\mult[1][1][2]_i_19_n_0 ),
        .I2(\rdPntr[8]_i_1_n_0 ),
        .I3(\mult[1][1][2]_i_20_n_0 ),
        .I4(\mult[2][1][5]_i_26_n_0 ),
        .I5(\mult[1][1][2]_i_21_n_0 ),
        .O(\mult[1][1][2]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][1][2]_i_9 
       (.I0(\mult[2][1][5]_i_26_n_0 ),
        .I1(line_reg_r2_576_639_6_8_n_0),
        .I2(\rdPntr[6]_i_1_n_0 ),
        .I3(line_reg_r2_512_575_6_8_n_0),
        .I4(\rdPntr[8]_i_1_n_0 ),
        .O(\mult[1][1][2]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][3]_i_18 
       (.I0(line_reg_r2_448_511_6_8_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_6_8_n_1),
        .O(\mult[1][1][3]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][3]_i_19 
       (.I0(line_reg_r2_320_383_6_8_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_6_8_n_1),
        .O(\mult[1][1][3]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][3]_i_20 
       (.I0(line_reg_r2_192_255_6_8_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_6_8_n_1),
        .O(\mult[1][1][3]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][3]_i_21 
       (.I0(line_reg_r2_64_127_6_8_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_6_8_n_1),
        .O(\mult[1][1][3]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][1][3]_i_8 
       (.I0(\mult[1][1][3]_i_18_n_0 ),
        .I1(\mult[1][1][3]_i_19_n_0 ),
        .I2(\rdPntr[8]_i_1_n_0 ),
        .I3(\mult[1][1][3]_i_20_n_0 ),
        .I4(\mult[2][1][5]_i_26_n_0 ),
        .I5(\mult[1][1][3]_i_21_n_0 ),
        .O(\mult[1][1][3]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][1][3]_i_9 
       (.I0(\mult[2][1][5]_i_26_n_0 ),
        .I1(line_reg_r2_576_639_6_8_n_1),
        .I2(\rdPntr[6]_i_1_n_0 ),
        .I3(line_reg_r2_512_575_6_8_n_1),
        .I4(\rdPntr[8]_i_1_n_0 ),
        .O(\mult[1][1][3]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][4]_i_18 
       (.I0(line_reg_r2_448_511_6_8_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_6_8_n_2),
        .O(\mult[1][1][4]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][4]_i_19 
       (.I0(line_reg_r2_320_383_6_8_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_6_8_n_2),
        .O(\mult[1][1][4]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][4]_i_20 
       (.I0(line_reg_r2_192_255_6_8_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_6_8_n_2),
        .O(\mult[1][1][4]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][4]_i_21 
       (.I0(line_reg_r2_64_127_6_8_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_6_8_n_2),
        .O(\mult[1][1][4]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][1][4]_i_8 
       (.I0(\mult[1][1][4]_i_18_n_0 ),
        .I1(\mult[1][1][4]_i_19_n_0 ),
        .I2(\rdPntr[8]_i_1_n_0 ),
        .I3(\mult[1][1][4]_i_20_n_0 ),
        .I4(\mult[2][1][5]_i_26_n_0 ),
        .I5(\mult[1][1][4]_i_21_n_0 ),
        .O(\mult[1][1][4]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][1][4]_i_9 
       (.I0(\mult[2][1][5]_i_26_n_0 ),
        .I1(line_reg_r2_576_639_6_8_n_2),
        .I2(\rdPntr[6]_i_1_n_0 ),
        .I3(line_reg_r2_512_575_6_8_n_2),
        .I4(\rdPntr[8]_i_1_n_0 ),
        .O(\mult[1][1][4]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][5]_i_18 
       (.I0(line_reg_r2_448_511_9_11_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_9_11_n_0),
        .O(\mult[1][1][5]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][5]_i_19 
       (.I0(line_reg_r2_320_383_9_11_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_9_11_n_0),
        .O(\mult[1][1][5]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][5]_i_20 
       (.I0(line_reg_r2_192_255_9_11_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_9_11_n_0),
        .O(\mult[1][1][5]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][5]_i_21 
       (.I0(line_reg_r2_64_127_9_11_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_9_11_n_0),
        .O(\mult[1][1][5]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][1][5]_i_8 
       (.I0(\mult[1][1][5]_i_18_n_0 ),
        .I1(\mult[1][1][5]_i_19_n_0 ),
        .I2(\rdPntr[8]_i_1_n_0 ),
        .I3(\mult[1][1][5]_i_20_n_0 ),
        .I4(\mult[2][1][5]_i_26_n_0 ),
        .I5(\mult[1][1][5]_i_21_n_0 ),
        .O(\mult[1][1][5]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][1][5]_i_9 
       (.I0(\mult[2][1][5]_i_26_n_0 ),
        .I1(line_reg_r2_576_639_9_11_n_0),
        .I2(\rdPntr[6]_i_1_n_0 ),
        .I3(line_reg_r2_512_575_9_11_n_0),
        .I4(\rdPntr[8]_i_1_n_0 ),
        .O(\mult[1][1][5]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][6]_i_18 
       (.I0(line_reg_r2_448_511_9_11_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_9_11_n_1),
        .O(\mult[1][1][6]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][6]_i_19 
       (.I0(line_reg_r2_320_383_9_11_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_9_11_n_1),
        .O(\mult[1][1][6]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][6]_i_20 
       (.I0(line_reg_r2_192_255_9_11_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_9_11_n_1),
        .O(\mult[1][1][6]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][6]_i_21 
       (.I0(line_reg_r2_64_127_9_11_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_9_11_n_1),
        .O(\mult[1][1][6]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][1][6]_i_8 
       (.I0(\mult[1][1][6]_i_18_n_0 ),
        .I1(\mult[1][1][6]_i_19_n_0 ),
        .I2(\rdPntr[8]_i_1_n_0 ),
        .I3(\mult[1][1][6]_i_20_n_0 ),
        .I4(\mult[2][1][5]_i_26_n_0 ),
        .I5(\mult[1][1][6]_i_21_n_0 ),
        .O(\mult[1][1][6]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][1][6]_i_9 
       (.I0(\mult[2][1][5]_i_26_n_0 ),
        .I1(line_reg_r2_576_639_9_11_n_1),
        .I2(\rdPntr[6]_i_1_n_0 ),
        .I3(line_reg_r2_512_575_9_11_n_1),
        .I4(\rdPntr[8]_i_1_n_0 ),
        .O(\mult[1][1][6]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][0]_i_18 
       (.I0(line_reg_r3_448_511_3_5_n_2),
        .I1(\mult[2][8][4]_i_45_n_0 ),
        .I2(line_reg_r3_384_447_3_5_n_2),
        .O(\mult[1][2][0]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][0]_i_19 
       (.I0(line_reg_r3_320_383_3_5_n_2),
        .I1(\mult[2][8][4]_i_45_n_0 ),
        .I2(line_reg_r3_256_319_3_5_n_2),
        .O(\mult[1][2][0]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][0]_i_20 
       (.I0(line_reg_r3_192_255_3_5_n_2),
        .I1(\mult[2][8][4]_i_45_n_0 ),
        .I2(line_reg_r3_128_191_3_5_n_2),
        .O(\mult[1][2][0]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][0]_i_21 
       (.I0(line_reg_r3_64_127_3_5_n_2),
        .I1(\mult[2][8][4]_i_45_n_0 ),
        .I2(line_reg_r3_0_63_3_5_n_2),
        .O(\mult[1][2][0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][2][0]_i_8 
       (.I0(\mult[1][2][0]_i_18_n_0 ),
        .I1(\mult[1][2][0]_i_19_n_0 ),
        .I2(\mult[2][8][4]_i_41_n_0 ),
        .I3(\mult[1][2][0]_i_20_n_0 ),
        .I4(\mult[2][8][4]_i_43_n_0 ),
        .I5(\mult[1][2][0]_i_21_n_0 ),
        .O(\mult[1][2][0]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][2][0]_i_9 
       (.I0(\mult[2][8][4]_i_43_n_0 ),
        .I1(line_reg_r3_576_639_3_5_n_2),
        .I2(\mult[2][8][4]_i_45_n_0 ),
        .I3(line_reg_r3_512_575_3_5_n_2),
        .I4(\mult[2][8][4]_i_41_n_0 ),
        .O(\mult[1][2][0]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][1]_i_18 
       (.I0(line_reg_r3_448_511_6_8_n_0),
        .I1(\mult[2][8][4]_i_45_n_0 ),
        .I2(line_reg_r3_384_447_6_8_n_0),
        .O(\mult[1][2][1]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][1]_i_19 
       (.I0(line_reg_r3_320_383_6_8_n_0),
        .I1(\mult[2][8][4]_i_45_n_0 ),
        .I2(line_reg_r3_256_319_6_8_n_0),
        .O(\mult[1][2][1]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][1]_i_20 
       (.I0(line_reg_r3_192_255_6_8_n_0),
        .I1(\mult[2][8][4]_i_45_n_0 ),
        .I2(line_reg_r3_128_191_6_8_n_0),
        .O(\mult[1][2][1]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][1]_i_21 
       (.I0(line_reg_r3_64_127_6_8_n_0),
        .I1(\mult[2][8][4]_i_45_n_0 ),
        .I2(line_reg_r3_0_63_6_8_n_0),
        .O(\mult[1][2][1]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][2][1]_i_8 
       (.I0(\mult[1][2][1]_i_18_n_0 ),
        .I1(\mult[1][2][1]_i_19_n_0 ),
        .I2(\mult[2][8][4]_i_41_n_0 ),
        .I3(\mult[1][2][1]_i_20_n_0 ),
        .I4(\mult[2][8][4]_i_43_n_0 ),
        .I5(\mult[1][2][1]_i_21_n_0 ),
        .O(\mult[1][2][1]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][2][1]_i_9 
       (.I0(\mult[2][8][4]_i_43_n_0 ),
        .I1(line_reg_r3_576_639_6_8_n_0),
        .I2(\mult[2][8][4]_i_45_n_0 ),
        .I3(line_reg_r3_512_575_6_8_n_0),
        .I4(\mult[2][8][4]_i_41_n_0 ),
        .O(\mult[1][2][1]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][2]_i_18 
       (.I0(line_reg_r3_448_511_6_8_n_1),
        .I1(\mult[2][8][4]_i_45_n_0 ),
        .I2(line_reg_r3_384_447_6_8_n_1),
        .O(\mult[1][2][2]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][2]_i_19 
       (.I0(line_reg_r3_320_383_6_8_n_1),
        .I1(\mult[2][8][4]_i_45_n_0 ),
        .I2(line_reg_r3_256_319_6_8_n_1),
        .O(\mult[1][2][2]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][2]_i_20 
       (.I0(line_reg_r3_192_255_6_8_n_1),
        .I1(\mult[2][8][4]_i_45_n_0 ),
        .I2(line_reg_r3_128_191_6_8_n_1),
        .O(\mult[1][2][2]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][2]_i_21 
       (.I0(line_reg_r3_64_127_6_8_n_1),
        .I1(\mult[2][8][4]_i_45_n_0 ),
        .I2(line_reg_r3_0_63_6_8_n_1),
        .O(\mult[1][2][2]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][2][2]_i_8 
       (.I0(\mult[1][2][2]_i_18_n_0 ),
        .I1(\mult[1][2][2]_i_19_n_0 ),
        .I2(\mult[2][8][4]_i_41_n_0 ),
        .I3(\mult[1][2][2]_i_20_n_0 ),
        .I4(\mult[2][8][4]_i_43_n_0 ),
        .I5(\mult[1][2][2]_i_21_n_0 ),
        .O(\mult[1][2][2]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][2][2]_i_9 
       (.I0(\mult[2][8][4]_i_43_n_0 ),
        .I1(line_reg_r3_576_639_6_8_n_1),
        .I2(\mult[2][8][4]_i_45_n_0 ),
        .I3(line_reg_r3_512_575_6_8_n_1),
        .I4(\mult[2][8][4]_i_41_n_0 ),
        .O(\mult[1][2][2]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][3]_i_18 
       (.I0(line_reg_r3_448_511_6_8_n_2),
        .I1(\mult[2][8][4]_i_45_n_0 ),
        .I2(line_reg_r3_384_447_6_8_n_2),
        .O(\mult[1][2][3]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][3]_i_19 
       (.I0(line_reg_r3_320_383_6_8_n_2),
        .I1(\mult[2][8][4]_i_45_n_0 ),
        .I2(line_reg_r3_256_319_6_8_n_2),
        .O(\mult[1][2][3]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][3]_i_20 
       (.I0(line_reg_r3_192_255_6_8_n_2),
        .I1(\mult[2][8][4]_i_45_n_0 ),
        .I2(line_reg_r3_128_191_6_8_n_2),
        .O(\mult[1][2][3]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][3]_i_21 
       (.I0(line_reg_r3_64_127_6_8_n_2),
        .I1(\mult[2][8][4]_i_45_n_0 ),
        .I2(line_reg_r3_0_63_6_8_n_2),
        .O(\mult[1][2][3]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][2][3]_i_8 
       (.I0(\mult[1][2][3]_i_18_n_0 ),
        .I1(\mult[1][2][3]_i_19_n_0 ),
        .I2(\mult[2][8][4]_i_41_n_0 ),
        .I3(\mult[1][2][3]_i_20_n_0 ),
        .I4(\mult[2][8][4]_i_43_n_0 ),
        .I5(\mult[1][2][3]_i_21_n_0 ),
        .O(\mult[1][2][3]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][2][3]_i_9 
       (.I0(\mult[2][8][4]_i_43_n_0 ),
        .I1(line_reg_r3_576_639_6_8_n_2),
        .I2(\mult[2][8][4]_i_45_n_0 ),
        .I3(line_reg_r3_512_575_6_8_n_2),
        .I4(\mult[2][8][4]_i_41_n_0 ),
        .O(\mult[1][2][3]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][4]_i_18 
       (.I0(line_reg_r3_448_511_9_11_n_0),
        .I1(\mult[2][8][4]_i_45_n_0 ),
        .I2(line_reg_r3_384_447_9_11_n_0),
        .O(\mult[1][2][4]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][4]_i_19 
       (.I0(line_reg_r3_320_383_9_11_n_0),
        .I1(\mult[2][8][4]_i_45_n_0 ),
        .I2(line_reg_r3_256_319_9_11_n_0),
        .O(\mult[1][2][4]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][4]_i_20 
       (.I0(line_reg_r3_192_255_9_11_n_0),
        .I1(\mult[2][8][4]_i_45_n_0 ),
        .I2(line_reg_r3_128_191_9_11_n_0),
        .O(\mult[1][2][4]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][4]_i_21 
       (.I0(line_reg_r3_64_127_9_11_n_0),
        .I1(\mult[2][8][4]_i_45_n_0 ),
        .I2(line_reg_r3_0_63_9_11_n_0),
        .O(\mult[1][2][4]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][2][4]_i_8 
       (.I0(\mult[1][2][4]_i_18_n_0 ),
        .I1(\mult[1][2][4]_i_19_n_0 ),
        .I2(\mult[2][8][4]_i_41_n_0 ),
        .I3(\mult[1][2][4]_i_20_n_0 ),
        .I4(\mult[2][8][4]_i_43_n_0 ),
        .I5(\mult[1][2][4]_i_21_n_0 ),
        .O(\mult[1][2][4]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][2][4]_i_9 
       (.I0(\mult[2][8][4]_i_43_n_0 ),
        .I1(line_reg_r3_576_639_9_11_n_0),
        .I2(\mult[2][8][4]_i_45_n_0 ),
        .I3(line_reg_r3_512_575_9_11_n_0),
        .I4(\mult[2][8][4]_i_41_n_0 ),
        .O(\mult[1][2][4]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][5]_i_18 
       (.I0(line_reg_r3_448_511_9_11_n_1),
        .I1(\mult[2][8][4]_i_45_n_0 ),
        .I2(line_reg_r3_384_447_9_11_n_1),
        .O(\mult[1][2][5]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][5]_i_19 
       (.I0(line_reg_r3_320_383_9_11_n_1),
        .I1(\mult[2][8][4]_i_45_n_0 ),
        .I2(line_reg_r3_256_319_9_11_n_1),
        .O(\mult[1][2][5]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][5]_i_20 
       (.I0(line_reg_r3_192_255_9_11_n_1),
        .I1(\mult[2][8][4]_i_45_n_0 ),
        .I2(line_reg_r3_128_191_9_11_n_1),
        .O(\mult[1][2][5]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][5]_i_21 
       (.I0(line_reg_r3_64_127_9_11_n_1),
        .I1(\mult[2][8][4]_i_45_n_0 ),
        .I2(line_reg_r3_0_63_9_11_n_1),
        .O(\mult[1][2][5]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][2][5]_i_8 
       (.I0(\mult[1][2][5]_i_18_n_0 ),
        .I1(\mult[1][2][5]_i_19_n_0 ),
        .I2(\mult[2][8][4]_i_41_n_0 ),
        .I3(\mult[1][2][5]_i_20_n_0 ),
        .I4(\mult[2][8][4]_i_43_n_0 ),
        .I5(\mult[1][2][5]_i_21_n_0 ),
        .O(\mult[1][2][5]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][2][5]_i_9 
       (.I0(\mult[2][8][4]_i_43_n_0 ),
        .I1(line_reg_r3_576_639_9_11_n_1),
        .I2(\mult[2][8][4]_i_45_n_0 ),
        .I3(line_reg_r3_512_575_9_11_n_1),
        .I4(\mult[2][8][4]_i_41_n_0 ),
        .O(\mult[1][2][5]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[1][3][1]_i_2 
       (.I0(\mult[1][3][1]_i_6_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[1][3][1]_i_7_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[1][3][1]_i_8_n_0 ),
        .O(o_data0[5]));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][3][1]_i_6 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_3_5_n_2),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_3_5_n_2),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[1][3][1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][1]_i_7 
       (.I0(line_reg_r1_448_511_3_5_n_2),
        .I1(line_reg_r1_384_447_3_5_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_3_5_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_3_5_n_2),
        .O(\mult[1][3][1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][1]_i_8 
       (.I0(line_reg_r1_192_255_3_5_n_2),
        .I1(line_reg_r1_128_191_3_5_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_3_5_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_3_5_n_2),
        .O(\mult[1][3][1]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[1][3][2]_i_2 
       (.I0(\mult[1][3][2]_i_6_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[1][3][2]_i_7_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[1][3][2]_i_8_n_0 ),
        .O(o_data0[6]));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][3][2]_i_6 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_6_8_n_0),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_6_8_n_0),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[1][3][2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][2]_i_7 
       (.I0(line_reg_r1_448_511_6_8_n_0),
        .I1(line_reg_r1_384_447_6_8_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_6_8_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_6_8_n_0),
        .O(\mult[1][3][2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][2]_i_8 
       (.I0(line_reg_r1_192_255_6_8_n_0),
        .I1(line_reg_r1_128_191_6_8_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_6_8_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_6_8_n_0),
        .O(\mult[1][3][2]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[1][3][3]_i_2 
       (.I0(\mult[1][3][3]_i_6_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[1][3][3]_i_7_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[1][3][3]_i_8_n_0 ),
        .O(o_data0[7]));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][3][3]_i_6 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_6_8_n_1),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_6_8_n_1),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[1][3][3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][3]_i_7 
       (.I0(line_reg_r1_448_511_6_8_n_1),
        .I1(line_reg_r1_384_447_6_8_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_6_8_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_6_8_n_1),
        .O(\mult[1][3][3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][3]_i_8 
       (.I0(line_reg_r1_192_255_6_8_n_1),
        .I1(line_reg_r1_128_191_6_8_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_6_8_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_6_8_n_1),
        .O(\mult[1][3][3]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[1][3][4]_i_2 
       (.I0(\mult[1][3][4]_i_6_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[1][3][4]_i_7_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[1][3][4]_i_8_n_0 ),
        .O(o_data0[8]));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][3][4]_i_6 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_6_8_n_2),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_6_8_n_2),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[1][3][4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][4]_i_7 
       (.I0(line_reg_r1_448_511_6_8_n_2),
        .I1(line_reg_r1_384_447_6_8_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_6_8_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_6_8_n_2),
        .O(\mult[1][3][4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][4]_i_8 
       (.I0(line_reg_r1_192_255_6_8_n_2),
        .I1(line_reg_r1_128_191_6_8_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_6_8_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_6_8_n_2),
        .O(\mult[1][3][4]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[1][3][5]_i_2 
       (.I0(\mult[1][3][5]_i_6_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[1][3][5]_i_7_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[1][3][5]_i_8_n_0 ),
        .O(o_data0[9]));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][3][5]_i_6 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_9_11_n_0),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_9_11_n_0),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[1][3][5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][5]_i_7 
       (.I0(line_reg_r1_448_511_9_11_n_0),
        .I1(line_reg_r1_384_447_9_11_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_9_11_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_9_11_n_0),
        .O(\mult[1][3][5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][5]_i_8 
       (.I0(line_reg_r1_192_255_9_11_n_0),
        .I1(line_reg_r1_128_191_9_11_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_9_11_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_9_11_n_0),
        .O(\mult[1][3][5]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[1][3][6]_i_2 
       (.I0(\mult[1][3][6]_i_6_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[1][3][6]_i_7_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[1][3][6]_i_8_n_0 ),
        .O(o_data0[10]));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][3][6]_i_6 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_9_11_n_1),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_9_11_n_1),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[1][3][6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][6]_i_7 
       (.I0(line_reg_r1_448_511_9_11_n_1),
        .I1(line_reg_r1_384_447_9_11_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_9_11_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_9_11_n_1),
        .O(\mult[1][3][6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][6]_i_8 
       (.I0(line_reg_r1_192_255_9_11_n_1),
        .I1(line_reg_r1_128_191_9_11_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_9_11_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_9_11_n_1),
        .O(\mult[1][3][6]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][1]_i_18 
       (.I0(line_reg_r2_448_511_0_2_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_0_2_n_0),
        .O(\mult[2][1][1]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][1]_i_19 
       (.I0(line_reg_r2_320_383_0_2_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_0_2_n_0),
        .O(\mult[2][1][1]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][1]_i_20 
       (.I0(line_reg_r2_192_255_0_2_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_0_2_n_0),
        .O(\mult[2][1][1]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][1]_i_21 
       (.I0(line_reg_r2_64_127_0_2_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_0_2_n_0),
        .O(\mult[2][1][1]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][1][1]_i_8 
       (.I0(\mult[2][1][1]_i_18_n_0 ),
        .I1(\mult[2][1][1]_i_19_n_0 ),
        .I2(\rdPntr[8]_i_1_n_0 ),
        .I3(\mult[2][1][1]_i_20_n_0 ),
        .I4(\mult[2][1][5]_i_26_n_0 ),
        .I5(\mult[2][1][1]_i_21_n_0 ),
        .O(\mult[2][1][1]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][1][1]_i_9 
       (.I0(\mult[2][1][5]_i_26_n_0 ),
        .I1(line_reg_r2_576_639_0_2_n_0),
        .I2(\rdPntr[6]_i_1_n_0 ),
        .I3(line_reg_r2_512_575_0_2_n_0),
        .I4(\rdPntr[8]_i_1_n_0 ),
        .O(\mult[2][1][1]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][2]_i_18 
       (.I0(line_reg_r2_448_511_0_2_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_0_2_n_1),
        .O(\mult[2][1][2]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][2]_i_19 
       (.I0(line_reg_r2_320_383_0_2_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_0_2_n_1),
        .O(\mult[2][1][2]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][2]_i_20 
       (.I0(line_reg_r2_192_255_0_2_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_0_2_n_1),
        .O(\mult[2][1][2]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][2]_i_21 
       (.I0(line_reg_r2_64_127_0_2_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_0_2_n_1),
        .O(\mult[2][1][2]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][1][2]_i_8 
       (.I0(\mult[2][1][2]_i_18_n_0 ),
        .I1(\mult[2][1][2]_i_19_n_0 ),
        .I2(\rdPntr[8]_i_1_n_0 ),
        .I3(\mult[2][1][2]_i_20_n_0 ),
        .I4(\mult[2][1][5]_i_26_n_0 ),
        .I5(\mult[2][1][2]_i_21_n_0 ),
        .O(\mult[2][1][2]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][1][2]_i_9 
       (.I0(\mult[2][1][5]_i_26_n_0 ),
        .I1(line_reg_r2_576_639_0_2_n_1),
        .I2(\rdPntr[6]_i_1_n_0 ),
        .I3(line_reg_r2_512_575_0_2_n_1),
        .I4(\rdPntr[8]_i_1_n_0 ),
        .O(\mult[2][1][2]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][3]_i_18 
       (.I0(line_reg_r2_448_511_0_2_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_0_2_n_2),
        .O(\mult[2][1][3]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][3]_i_19 
       (.I0(line_reg_r2_320_383_0_2_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_0_2_n_2),
        .O(\mult[2][1][3]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][3]_i_20 
       (.I0(line_reg_r2_192_255_0_2_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_0_2_n_2),
        .O(\mult[2][1][3]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][3]_i_21 
       (.I0(line_reg_r2_64_127_0_2_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_0_2_n_2),
        .O(\mult[2][1][3]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][1][3]_i_8 
       (.I0(\mult[2][1][3]_i_18_n_0 ),
        .I1(\mult[2][1][3]_i_19_n_0 ),
        .I2(\rdPntr[8]_i_1_n_0 ),
        .I3(\mult[2][1][3]_i_20_n_0 ),
        .I4(\mult[2][1][5]_i_26_n_0 ),
        .I5(\mult[2][1][3]_i_21_n_0 ),
        .O(\mult[2][1][3]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][1][3]_i_9 
       (.I0(\mult[2][1][5]_i_26_n_0 ),
        .I1(line_reg_r2_576_639_0_2_n_2),
        .I2(\rdPntr[6]_i_1_n_0 ),
        .I3(line_reg_r2_512_575_0_2_n_2),
        .I4(\rdPntr[8]_i_1_n_0 ),
        .O(\mult[2][1][3]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][4]_i_18 
       (.I0(line_reg_r2_448_511_3_5_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_3_5_n_0),
        .O(\mult[2][1][4]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][4]_i_19 
       (.I0(line_reg_r2_320_383_3_5_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_3_5_n_0),
        .O(\mult[2][1][4]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][4]_i_20 
       (.I0(line_reg_r2_192_255_3_5_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_3_5_n_0),
        .O(\mult[2][1][4]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][4]_i_21 
       (.I0(line_reg_r2_64_127_3_5_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_3_5_n_0),
        .O(\mult[2][1][4]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][1][4]_i_8 
       (.I0(\mult[2][1][4]_i_18_n_0 ),
        .I1(\mult[2][1][4]_i_19_n_0 ),
        .I2(\rdPntr[8]_i_1_n_0 ),
        .I3(\mult[2][1][4]_i_20_n_0 ),
        .I4(\mult[2][1][5]_i_26_n_0 ),
        .I5(\mult[2][1][4]_i_21_n_0 ),
        .O(\mult[2][1][4]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][1][4]_i_9 
       (.I0(\mult[2][1][5]_i_26_n_0 ),
        .I1(line_reg_r2_576_639_3_5_n_0),
        .I2(\rdPntr[6]_i_1_n_0 ),
        .I3(line_reg_r2_512_575_3_5_n_0),
        .I4(\rdPntr[8]_i_1_n_0 ),
        .O(\mult[2][1][4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][1][5]_i_10 
       (.I0(\mult[2][1][5]_i_23_n_0 ),
        .I1(\mult[2][1][5]_i_24_n_0 ),
        .I2(\rdPntr[8]_i_1_n_0 ),
        .I3(\mult[2][1][5]_i_25_n_0 ),
        .I4(\mult[2][1][5]_i_26_n_0 ),
        .I5(\mult[2][1][5]_i_27_n_0 ),
        .O(\mult[2][1][5]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][1][5]_i_11 
       (.I0(\mult[2][1][5]_i_26_n_0 ),
        .I1(line_reg_r2_576_639_3_5_n_1),
        .I2(\rdPntr[6]_i_1_n_0 ),
        .I3(line_reg_r2_512_575_3_5_n_1),
        .I4(\rdPntr[8]_i_1_n_0 ),
        .O(\mult[2][1][5]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][5]_i_23 
       (.I0(line_reg_r2_448_511_3_5_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_3_5_n_1),
        .O(\mult[2][1][5]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][5]_i_24 
       (.I0(line_reg_r2_320_383_3_5_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_3_5_n_1),
        .O(\mult[2][1][5]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][5]_i_25 
       (.I0(line_reg_r2_192_255_3_5_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_3_5_n_1),
        .O(\mult[2][1][5]_i_25_n_0 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \mult[2][1][5]_i_26 
       (.I0(\rdPntr_reg[0]_rep__0_n_0 ),
        .I1(\rdPntr[10]_i_3_n_0 ),
        .I2(rdPntr_reg_rep__0[7]),
        .O(\mult[2][1][5]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][5]_i_27 
       (.I0(line_reg_r2_64_127_3_5_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_3_5_n_1),
        .O(\mult[2][1][5]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF4000)) 
    \mult[2][1][5]_i_9 
       (.I0(\rdPntr[10]_i_3_n_0 ),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(rdPntr_reg_rep__0[8]),
        .I3(rdPntr_reg_rep__0[7]),
        .I4(rdPntr_reg_rep__0[9]),
        .O(\mult[2][1][5]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[2][3][1]_i_2 
       (.I0(\mult[2][3][1]_i_6_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[2][3][1]_i_7_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[2][3][1]_i_8_n_0 ),
        .O(o_data0[0]));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][3][1]_i_6 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_0_2_n_0),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_0_2_n_0),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[2][3][1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][1]_i_7 
       (.I0(line_reg_r1_448_511_0_2_n_0),
        .I1(line_reg_r1_384_447_0_2_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_0_2_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_0_2_n_0),
        .O(\mult[2][3][1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][1]_i_8 
       (.I0(line_reg_r1_192_255_0_2_n_0),
        .I1(line_reg_r1_128_191_0_2_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_0_2_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_0_2_n_0),
        .O(\mult[2][3][1]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[2][3][2]_i_2 
       (.I0(\mult[2][3][2]_i_6_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[2][3][2]_i_7_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[2][3][2]_i_8_n_0 ),
        .O(o_data0[1]));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][3][2]_i_6 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_0_2_n_1),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_0_2_n_1),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[2][3][2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][2]_i_7 
       (.I0(line_reg_r1_448_511_0_2_n_1),
        .I1(line_reg_r1_384_447_0_2_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_0_2_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_0_2_n_1),
        .O(\mult[2][3][2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][2]_i_8 
       (.I0(line_reg_r1_192_255_0_2_n_1),
        .I1(line_reg_r1_128_191_0_2_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_0_2_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_0_2_n_1),
        .O(\mult[2][3][2]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[2][3][3]_i_2 
       (.I0(\mult[2][3][3]_i_6_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[2][3][3]_i_7_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[2][3][3]_i_8_n_0 ),
        .O(o_data0[2]));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][3][3]_i_6 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_0_2_n_2),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_0_2_n_2),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[2][3][3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][3]_i_7 
       (.I0(line_reg_r1_448_511_0_2_n_2),
        .I1(line_reg_r1_384_447_0_2_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_0_2_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_0_2_n_2),
        .O(\mult[2][3][3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][3]_i_8 
       (.I0(line_reg_r1_192_255_0_2_n_2),
        .I1(line_reg_r1_128_191_0_2_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_0_2_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_0_2_n_2),
        .O(\mult[2][3][3]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[2][3][4]_i_2 
       (.I0(\mult[2][3][4]_i_6_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[2][3][4]_i_7_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[2][3][4]_i_8_n_0 ),
        .O(o_data0[3]));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][3][4]_i_6 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_3_5_n_0),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_3_5_n_0),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[2][3][4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][4]_i_7 
       (.I0(line_reg_r1_448_511_3_5_n_0),
        .I1(line_reg_r1_384_447_3_5_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_3_5_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_3_5_n_0),
        .O(\mult[2][3][4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][4]_i_8 
       (.I0(line_reg_r1_192_255_3_5_n_0),
        .I1(line_reg_r1_128_191_3_5_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_3_5_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_3_5_n_0),
        .O(\mult[2][3][4]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[2][3][5]_i_2 
       (.I0(\mult[2][3][5]_i_6_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[2][3][5]_i_7_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[2][3][5]_i_8_n_0 ),
        .O(o_data0[4]));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][3][5]_i_6 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_3_5_n_1),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_3_5_n_1),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[2][3][5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][5]_i_7 
       (.I0(line_reg_r1_448_511_3_5_n_1),
        .I1(line_reg_r1_384_447_3_5_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_3_5_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_3_5_n_1),
        .O(\mult[2][3][5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][5]_i_8 
       (.I0(line_reg_r1_192_255_3_5_n_1),
        .I1(line_reg_r1_128_191_3_5_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_3_5_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_3_5_n_1),
        .O(\mult[2][3][5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][8][0]_i_12 
       (.I0(\mult[2][8][0]_i_26_n_0 ),
        .I1(\mult[2][8][0]_i_27_n_0 ),
        .I2(\mult[2][8][4]_i_41_n_0 ),
        .I3(\mult[2][8][0]_i_28_n_0 ),
        .I4(\mult[2][8][4]_i_43_n_0 ),
        .I5(\mult[2][8][0]_i_29_n_0 ),
        .O(\mult[2][8][0]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][8][0]_i_13 
       (.I0(\mult[2][8][4]_i_43_n_0 ),
        .I1(line_reg_r3_576_639_0_2_n_0),
        .I2(\mult[2][8][4]_i_45_n_0 ),
        .I3(line_reg_r3_512_575_0_2_n_0),
        .I4(\mult[2][8][4]_i_41_n_0 ),
        .O(\mult[2][8][0]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][0]_i_26 
       (.I0(line_reg_r3_448_511_0_2_n_0),
        .I1(\mult[2][8][4]_i_45_n_0 ),
        .I2(line_reg_r3_384_447_0_2_n_0),
        .O(\mult[2][8][0]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][0]_i_27 
       (.I0(line_reg_r3_320_383_0_2_n_0),
        .I1(\mult[2][8][4]_i_45_n_0 ),
        .I2(line_reg_r3_256_319_0_2_n_0),
        .O(\mult[2][8][0]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][0]_i_28 
       (.I0(line_reg_r3_192_255_0_2_n_0),
        .I1(\mult[2][8][4]_i_45_n_0 ),
        .I2(line_reg_r3_128_191_0_2_n_0),
        .O(\mult[2][8][0]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][0]_i_29 
       (.I0(line_reg_r3_64_127_0_2_n_0),
        .I1(\mult[2][8][4]_i_45_n_0 ),
        .I2(line_reg_r3_0_63_0_2_n_0),
        .O(\mult[2][8][0]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][8][1]_i_12 
       (.I0(\mult[2][8][1]_i_26_n_0 ),
        .I1(\mult[2][8][1]_i_27_n_0 ),
        .I2(\mult[2][8][4]_i_41_n_0 ),
        .I3(\mult[2][8][1]_i_28_n_0 ),
        .I4(\mult[2][8][4]_i_43_n_0 ),
        .I5(\mult[2][8][1]_i_29_n_0 ),
        .O(\mult[2][8][1]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][8][1]_i_13 
       (.I0(\mult[2][8][4]_i_43_n_0 ),
        .I1(line_reg_r3_576_639_0_2_n_1),
        .I2(\mult[2][8][4]_i_45_n_0 ),
        .I3(line_reg_r3_512_575_0_2_n_1),
        .I4(\mult[2][8][4]_i_41_n_0 ),
        .O(\mult[2][8][1]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][1]_i_26 
       (.I0(line_reg_r3_448_511_0_2_n_1),
        .I1(\mult[2][8][4]_i_45_n_0 ),
        .I2(line_reg_r3_384_447_0_2_n_1),
        .O(\mult[2][8][1]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][1]_i_27 
       (.I0(line_reg_r3_320_383_0_2_n_1),
        .I1(\mult[2][8][4]_i_45_n_0 ),
        .I2(line_reg_r3_256_319_0_2_n_1),
        .O(\mult[2][8][1]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][1]_i_28 
       (.I0(line_reg_r3_192_255_0_2_n_1),
        .I1(\mult[2][8][4]_i_45_n_0 ),
        .I2(line_reg_r3_128_191_0_2_n_1),
        .O(\mult[2][8][1]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][1]_i_29 
       (.I0(line_reg_r3_64_127_0_2_n_1),
        .I1(\mult[2][8][4]_i_45_n_0 ),
        .I2(line_reg_r3_0_63_0_2_n_1),
        .O(\mult[2][8][1]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][8][2]_i_12 
       (.I0(\mult[2][8][2]_i_26_n_0 ),
        .I1(\mult[2][8][2]_i_27_n_0 ),
        .I2(\mult[2][8][4]_i_41_n_0 ),
        .I3(\mult[2][8][2]_i_28_n_0 ),
        .I4(\mult[2][8][4]_i_43_n_0 ),
        .I5(\mult[2][8][2]_i_29_n_0 ),
        .O(\mult[2][8][2]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][8][2]_i_13 
       (.I0(\mult[2][8][4]_i_43_n_0 ),
        .I1(line_reg_r3_576_639_0_2_n_2),
        .I2(\mult[2][8][4]_i_45_n_0 ),
        .I3(line_reg_r3_512_575_0_2_n_2),
        .I4(\mult[2][8][4]_i_41_n_0 ),
        .O(\mult[2][8][2]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][2]_i_26 
       (.I0(line_reg_r3_448_511_0_2_n_2),
        .I1(\mult[2][8][4]_i_45_n_0 ),
        .I2(line_reg_r3_384_447_0_2_n_2),
        .O(\mult[2][8][2]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][2]_i_27 
       (.I0(line_reg_r3_320_383_0_2_n_2),
        .I1(\mult[2][8][4]_i_45_n_0 ),
        .I2(line_reg_r3_256_319_0_2_n_2),
        .O(\mult[2][8][2]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][2]_i_28 
       (.I0(line_reg_r3_192_255_0_2_n_2),
        .I1(\mult[2][8][4]_i_45_n_0 ),
        .I2(line_reg_r3_128_191_0_2_n_2),
        .O(\mult[2][8][2]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][2]_i_29 
       (.I0(line_reg_r3_64_127_0_2_n_2),
        .I1(\mult[2][8][4]_i_45_n_0 ),
        .I2(line_reg_r3_0_63_0_2_n_2),
        .O(\mult[2][8][2]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][8][3]_i_12 
       (.I0(\mult[2][8][3]_i_26_n_0 ),
        .I1(\mult[2][8][3]_i_27_n_0 ),
        .I2(\mult[2][8][4]_i_41_n_0 ),
        .I3(\mult[2][8][3]_i_28_n_0 ),
        .I4(\mult[2][8][4]_i_43_n_0 ),
        .I5(\mult[2][8][3]_i_29_n_0 ),
        .O(\mult[2][8][3]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][8][3]_i_13 
       (.I0(\mult[2][8][4]_i_43_n_0 ),
        .I1(line_reg_r3_576_639_3_5_n_0),
        .I2(\mult[2][8][4]_i_45_n_0 ),
        .I3(line_reg_r3_512_575_3_5_n_0),
        .I4(\mult[2][8][4]_i_41_n_0 ),
        .O(\mult[2][8][3]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][3]_i_26 
       (.I0(line_reg_r3_448_511_3_5_n_0),
        .I1(\mult[2][8][4]_i_45_n_0 ),
        .I2(line_reg_r3_384_447_3_5_n_0),
        .O(\mult[2][8][3]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][3]_i_27 
       (.I0(line_reg_r3_320_383_3_5_n_0),
        .I1(\mult[2][8][4]_i_45_n_0 ),
        .I2(line_reg_r3_256_319_3_5_n_0),
        .O(\mult[2][8][3]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][3]_i_28 
       (.I0(line_reg_r3_192_255_3_5_n_0),
        .I1(\mult[2][8][4]_i_45_n_0 ),
        .I2(line_reg_r3_128_191_3_5_n_0),
        .O(\mult[2][8][3]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][3]_i_29 
       (.I0(line_reg_r3_64_127_3_5_n_0),
        .I1(\mult[2][8][4]_i_45_n_0 ),
        .I2(line_reg_r3_0_63_3_5_n_0),
        .O(\mult[2][8][3]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'hDF20)) 
    \mult[2][8][4]_i_15 
       (.I0(rdPntr_reg_rep__0[8]),
        .I1(\rdPntr[10]_i_3_n_0 ),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(rdPntr_reg_rep__0[9]),
        .O(\mult[2][8][4]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][8][4]_i_16 
       (.I0(\mult[2][8][4]_i_39_n_0 ),
        .I1(\mult[2][8][4]_i_40_n_0 ),
        .I2(\mult[2][8][4]_i_41_n_0 ),
        .I3(\mult[2][8][4]_i_42_n_0 ),
        .I4(\mult[2][8][4]_i_43_n_0 ),
        .I5(\mult[2][8][4]_i_44_n_0 ),
        .O(\mult[2][8][4]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][8][4]_i_17 
       (.I0(\mult[2][8][4]_i_43_n_0 ),
        .I1(line_reg_r3_576_639_3_5_n_1),
        .I2(\mult[2][8][4]_i_45_n_0 ),
        .I3(line_reg_r3_512_575_3_5_n_1),
        .I4(\mult[2][8][4]_i_41_n_0 ),
        .O(\mult[2][8][4]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][4]_i_39 
       (.I0(line_reg_r3_448_511_3_5_n_1),
        .I1(\mult[2][8][4]_i_45_n_0 ),
        .I2(line_reg_r3_384_447_3_5_n_1),
        .O(\mult[2][8][4]_i_39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][4]_i_40 
       (.I0(line_reg_r3_320_383_3_5_n_1),
        .I1(\mult[2][8][4]_i_45_n_0 ),
        .I2(line_reg_r3_256_319_3_5_n_1),
        .O(\mult[2][8][4]_i_40_n_0 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \mult[2][8][4]_i_41 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(\rdPntr[10]_i_3_n_0 ),
        .I2(rdPntr_reg_rep__0[8]),
        .O(\mult[2][8][4]_i_41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][4]_i_42 
       (.I0(line_reg_r3_192_255_3_5_n_1),
        .I1(\mult[2][8][4]_i_45_n_0 ),
        .I2(line_reg_r3_128_191_3_5_n_1),
        .O(\mult[2][8][4]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mult[2][8][4]_i_43 
       (.I0(\rdPntr[10]_i_3_n_0 ),
        .I1(rdPntr_reg_rep__0[7]),
        .O(\mult[2][8][4]_i_43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][4]_i_44 
       (.I0(line_reg_r3_64_127_3_5_n_1),
        .I1(\mult[2][8][4]_i_45_n_0 ),
        .I2(line_reg_r3_0_63_3_5_n_1),
        .O(\mult[2][8][4]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \mult[2][8][4]_i_45 
       (.I0(\rdPntr_reg_n_0_[5] ),
        .I1(\rdPntr_reg_n_0_[3] ),
        .I2(\rdPntr_reg_n_0_[1] ),
        .I3(\rdPntr_reg_n_0_[2] ),
        .I4(\rdPntr_reg_n_0_[4] ),
        .I5(rdPntr_reg_rep__0[6]),
        .O(\mult[2][8][4]_i_45_n_0 ));
  MUXF7 \mult_reg[0][1][1]_i_3 
       (.I0(\mult[0][1][1]_i_8_n_0 ),
        .I1(\mult[0][1][1]_i_9_n_0 ),
        .O(o_data01_out[11]),
        .S(\mult[2][1][5]_i_9_n_0 ));
  MUXF7 \mult_reg[0][1][2]_i_3 
       (.I0(\mult[0][1][2]_i_8_n_0 ),
        .I1(\mult[0][1][2]_i_9_n_0 ),
        .O(o_data01_out[12]),
        .S(\mult[2][1][5]_i_9_n_0 ));
  MUXF7 \mult_reg[0][1][3]_i_3 
       (.I0(\mult[0][1][3]_i_8_n_0 ),
        .I1(\mult[0][1][3]_i_9_n_0 ),
        .O(o_data01_out[13]),
        .S(\mult[2][1][5]_i_9_n_0 ));
  MUXF7 \mult_reg[0][1][4]_i_3 
       (.I0(\mult[0][1][4]_i_8_n_0 ),
        .I1(\mult[0][1][4]_i_9_n_0 ),
        .O(o_data01_out[14]),
        .S(\mult[2][1][5]_i_9_n_0 ));
  MUXF7 \mult_reg[0][1][5]_i_3 
       (.I0(\mult[0][1][5]_i_8_n_0 ),
        .I1(\mult[0][1][5]_i_9_n_0 ),
        .O(o_data01_out[15]),
        .S(\mult[2][1][5]_i_9_n_0 ));
  MUXF7 \mult_reg[0][2][0]_i_3 
       (.I0(\mult[0][2][0]_i_8_n_0 ),
        .I1(\mult[0][2][0]_i_9_n_0 ),
        .O(o_data03_out[11]),
        .S(\mult[2][8][4]_i_15_n_0 ));
  MUXF7 \mult_reg[0][2][1]_i_3 
       (.I0(\mult[0][2][1]_i_8_n_0 ),
        .I1(\mult[0][2][1]_i_9_n_0 ),
        .O(o_data03_out[12]),
        .S(\mult[2][8][4]_i_15_n_0 ));
  MUXF7 \mult_reg[0][2][2]_i_3 
       (.I0(\mult[0][2][2]_i_8_n_0 ),
        .I1(\mult[0][2][2]_i_9_n_0 ),
        .O(o_data03_out[13]),
        .S(\mult[2][8][4]_i_15_n_0 ));
  MUXF7 \mult_reg[0][2][3]_i_3 
       (.I0(\mult[0][2][3]_i_8_n_0 ),
        .I1(\mult[0][2][3]_i_9_n_0 ),
        .O(o_data03_out[14]),
        .S(\mult[2][8][4]_i_15_n_0 ));
  MUXF7 \mult_reg[0][2][4]_i_3 
       (.I0(\mult[0][2][4]_i_8_n_0 ),
        .I1(\mult[0][2][4]_i_9_n_0 ),
        .O(o_data03_out[15]),
        .S(\mult[2][8][4]_i_15_n_0 ));
  MUXF7 \mult_reg[1][1][1]_i_3 
       (.I0(\mult[1][1][1]_i_8_n_0 ),
        .I1(\mult[1][1][1]_i_9_n_0 ),
        .O(o_data01_out[5]),
        .S(\mult[2][1][5]_i_9_n_0 ));
  MUXF7 \mult_reg[1][1][2]_i_3 
       (.I0(\mult[1][1][2]_i_8_n_0 ),
        .I1(\mult[1][1][2]_i_9_n_0 ),
        .O(o_data01_out[6]),
        .S(\mult[2][1][5]_i_9_n_0 ));
  MUXF7 \mult_reg[1][1][3]_i_3 
       (.I0(\mult[1][1][3]_i_8_n_0 ),
        .I1(\mult[1][1][3]_i_9_n_0 ),
        .O(o_data01_out[7]),
        .S(\mult[2][1][5]_i_9_n_0 ));
  MUXF7 \mult_reg[1][1][4]_i_3 
       (.I0(\mult[1][1][4]_i_8_n_0 ),
        .I1(\mult[1][1][4]_i_9_n_0 ),
        .O(o_data01_out[8]),
        .S(\mult[2][1][5]_i_9_n_0 ));
  MUXF7 \mult_reg[1][1][5]_i_3 
       (.I0(\mult[1][1][5]_i_8_n_0 ),
        .I1(\mult[1][1][5]_i_9_n_0 ),
        .O(o_data01_out[9]),
        .S(\mult[2][1][5]_i_9_n_0 ));
  MUXF7 \mult_reg[1][1][6]_i_3 
       (.I0(\mult[1][1][6]_i_8_n_0 ),
        .I1(\mult[1][1][6]_i_9_n_0 ),
        .O(o_data01_out[10]),
        .S(\mult[2][1][5]_i_9_n_0 ));
  MUXF7 \mult_reg[1][2][0]_i_3 
       (.I0(\mult[1][2][0]_i_8_n_0 ),
        .I1(\mult[1][2][0]_i_9_n_0 ),
        .O(o_data03_out[5]),
        .S(\mult[2][8][4]_i_15_n_0 ));
  MUXF7 \mult_reg[1][2][1]_i_3 
       (.I0(\mult[1][2][1]_i_8_n_0 ),
        .I1(\mult[1][2][1]_i_9_n_0 ),
        .O(o_data03_out[6]),
        .S(\mult[2][8][4]_i_15_n_0 ));
  MUXF7 \mult_reg[1][2][2]_i_3 
       (.I0(\mult[1][2][2]_i_8_n_0 ),
        .I1(\mult[1][2][2]_i_9_n_0 ),
        .O(o_data03_out[7]),
        .S(\mult[2][8][4]_i_15_n_0 ));
  MUXF7 \mult_reg[1][2][3]_i_3 
       (.I0(\mult[1][2][3]_i_8_n_0 ),
        .I1(\mult[1][2][3]_i_9_n_0 ),
        .O(o_data03_out[8]),
        .S(\mult[2][8][4]_i_15_n_0 ));
  MUXF7 \mult_reg[1][2][4]_i_3 
       (.I0(\mult[1][2][4]_i_8_n_0 ),
        .I1(\mult[1][2][4]_i_9_n_0 ),
        .O(o_data03_out[9]),
        .S(\mult[2][8][4]_i_15_n_0 ));
  MUXF7 \mult_reg[1][2][5]_i_3 
       (.I0(\mult[1][2][5]_i_8_n_0 ),
        .I1(\mult[1][2][5]_i_9_n_0 ),
        .O(o_data03_out[10]),
        .S(\mult[2][8][4]_i_15_n_0 ));
  MUXF7 \mult_reg[2][1][1]_i_3 
       (.I0(\mult[2][1][1]_i_8_n_0 ),
        .I1(\mult[2][1][1]_i_9_n_0 ),
        .O(o_data01_out[0]),
        .S(\mult[2][1][5]_i_9_n_0 ));
  MUXF7 \mult_reg[2][1][2]_i_3 
       (.I0(\mult[2][1][2]_i_8_n_0 ),
        .I1(\mult[2][1][2]_i_9_n_0 ),
        .O(o_data01_out[1]),
        .S(\mult[2][1][5]_i_9_n_0 ));
  MUXF7 \mult_reg[2][1][3]_i_3 
       (.I0(\mult[2][1][3]_i_8_n_0 ),
        .I1(\mult[2][1][3]_i_9_n_0 ),
        .O(o_data01_out[2]),
        .S(\mult[2][1][5]_i_9_n_0 ));
  MUXF7 \mult_reg[2][1][4]_i_3 
       (.I0(\mult[2][1][4]_i_8_n_0 ),
        .I1(\mult[2][1][4]_i_9_n_0 ),
        .O(o_data01_out[3]),
        .S(\mult[2][1][5]_i_9_n_0 ));
  MUXF7 \mult_reg[2][1][5]_i_3 
       (.I0(\mult[2][1][5]_i_10_n_0 ),
        .I1(\mult[2][1][5]_i_11_n_0 ),
        .O(o_data01_out[4]),
        .S(\mult[2][1][5]_i_9_n_0 ));
  MUXF7 \mult_reg[2][8][0]_i_5 
       (.I0(\mult[2][8][0]_i_12_n_0 ),
        .I1(\mult[2][8][0]_i_13_n_0 ),
        .O(o_data03_out[0]),
        .S(\mult[2][8][4]_i_15_n_0 ));
  MUXF7 \mult_reg[2][8][1]_i_5 
       (.I0(\mult[2][8][1]_i_12_n_0 ),
        .I1(\mult[2][8][1]_i_13_n_0 ),
        .O(o_data03_out[1]),
        .S(\mult[2][8][4]_i_15_n_0 ));
  MUXF7 \mult_reg[2][8][2]_i_5 
       (.I0(\mult[2][8][2]_i_12_n_0 ),
        .I1(\mult[2][8][2]_i_13_n_0 ),
        .O(o_data03_out[2]),
        .S(\mult[2][8][4]_i_15_n_0 ));
  MUXF7 \mult_reg[2][8][3]_i_5 
       (.I0(\mult[2][8][3]_i_12_n_0 ),
        .I1(\mult[2][8][3]_i_13_n_0 ),
        .O(o_data03_out[3]),
        .S(\mult[2][8][4]_i_15_n_0 ));
  MUXF7 \mult_reg[2][8][4]_i_5 
       (.I0(\mult[2][8][4]_i_16_n_0 ),
        .I1(\mult[2][8][4]_i_17_n_0 ),
        .O(o_data03_out[4]),
        .S(\mult[2][8][4]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \rdPntr[10]_i_1__0 
       (.I0(currentRbuff[0]),
        .I1(currentRbuff[1]),
        .I2(\rdPntr_reg[0]_rep__1_0 ),
        .O(lineBuffRd));
  LUT6 #(
    .INIT(64'hBFFFFFFF40000000)) 
    \rdPntr[10]_i_2 
       (.I0(\rdPntr[10]_i_3_n_0 ),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(rdPntr_reg_rep__0[9]),
        .I3(rdPntr_reg_rep__0[7]),
        .I4(rdPntr_reg_rep__0[8]),
        .I5(\rdPntr_reg_n_0_[10] ),
        .O(\rdPntr[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rdPntr[10]_i_3 
       (.I0(\rdPntr_reg_n_0_[5] ),
        .I1(\rdPntr_reg_n_0_[3] ),
        .I2(\rdPntr_reg_n_0_[1] ),
        .I3(\rdPntr_reg_n_0_[2] ),
        .I4(\rdPntr_reg_n_0_[4] ),
        .I5(rdPntr_reg_rep__0[6]),
        .O(\rdPntr[10]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \rdPntr[6]_i_1 
       (.I0(\rdPntr_reg[0]_rep__0_n_0 ),
        .I1(\rdPntr[6]_i_2_n_0 ),
        .I2(rdPntr_reg_rep__0[6]),
        .O(\rdPntr[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \rdPntr[6]_i_2 
       (.I0(\rdPntr_reg_n_0_[4] ),
        .I1(\rdPntr_reg_n_0_[2] ),
        .I2(\rdPntr_reg_n_0_[1] ),
        .I3(\rdPntr_reg_n_0_[3] ),
        .I4(\rdPntr_reg_n_0_[5] ),
        .O(\rdPntr[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB44444404)) 
    \rdPntr[7]_i_1 
       (.I0(\rdPntr[10]_i_3_n_0 ),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(rdPntr_reg_rep__0[9]),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\rdPntr_reg_n_0_[10] ),
        .I5(rdPntr_reg_rep__0[7]),
        .O(\rdPntr[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hDF20)) 
    \rdPntr[8]_i_1 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(\rdPntr[10]_i_3_n_0 ),
        .I2(\rdPntr_reg[0]_rep__0_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .O(\rdPntr[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF40BF40FF00FB00)) 
    \rdPntr[9]_i_1 
       (.I0(\rdPntr[10]_i_3_n_0 ),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(rdPntr_reg_rep__0[9]),
        .I4(\rdPntr_reg_n_0_[10] ),
        .I5(rdPntr_reg_rep__0[8]),
        .O(\rdPntr[9]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "rdPntr_reg[0]" *) 
  FDRE \rdPntr_reg[0] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(line_reg_r2_0_63_0_2_i_6_n_0),
        .Q(\rdPntr_reg_n_0_[0] ),
        .R(someport));
  (* ORIG_CELL_NAME = "rdPntr_reg[0]" *) 
  FDRE \rdPntr_reg[0]_rep 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(line_reg_r2_0_63_0_2_i_6_n_0),
        .Q(\rdPntr_reg[0]_rep_n_0 ),
        .R(someport));
  (* ORIG_CELL_NAME = "rdPntr_reg[0]" *) 
  FDRE \rdPntr_reg[0]_rep__0 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(line_reg_r2_0_63_0_2_i_6_n_0),
        .Q(\rdPntr_reg[0]_rep__0_n_0 ),
        .R(someport));
  (* ORIG_CELL_NAME = "rdPntr_reg[0]" *) 
  FDRE \rdPntr_reg[0]_rep__1 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(line_reg_r2_0_63_0_2_i_6_n_0),
        .Q(\rdPntr_reg[0]_rep__1_n_0 ),
        .R(someport));
  FDRE \rdPntr_reg[10] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(\rdPntr[10]_i_2_n_0 ),
        .Q(\rdPntr_reg_n_0_[10] ),
        .R(someport));
  FDRE \rdPntr_reg[1] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(line_reg_r2_0_63_0_2_i_5_n_0),
        .Q(\rdPntr_reg_n_0_[1] ),
        .R(someport));
  FDRE \rdPntr_reg[2] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(line_reg_r2_0_63_0_2_i_4_n_0),
        .Q(\rdPntr_reg_n_0_[2] ),
        .R(someport));
  FDRE \rdPntr_reg[3] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(line_reg_r2_0_63_0_2_i_3_n_0),
        .Q(\rdPntr_reg_n_0_[3] ),
        .R(someport));
  FDRE \rdPntr_reg[4] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(line_reg_r2_0_63_0_2_i_2_n_0),
        .Q(\rdPntr_reg_n_0_[4] ),
        .R(someport));
  FDRE \rdPntr_reg[5] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(line_reg_r2_0_63_0_2_i_1_n_0),
        .Q(\rdPntr_reg_n_0_[5] ),
        .R(someport));
  FDRE \rdPntr_reg[6] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(\rdPntr[6]_i_1_n_0 ),
        .Q(rdPntr_reg_rep__0[6]),
        .R(someport));
  FDRE \rdPntr_reg[7] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(\rdPntr[7]_i_1_n_0 ),
        .Q(rdPntr_reg_rep__0[7]),
        .R(someport));
  FDRE \rdPntr_reg[8] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(\rdPntr[8]_i_1_n_0 ),
        .Q(rdPntr_reg_rep__0[8]),
        .R(someport));
  FDRE \rdPntr_reg[9] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(\rdPntr[9]_i_1_n_0 ),
        .Q(rdPntr_reg_rep__0[9]),
        .R(someport));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wrPntr[0]_i_1 
       (.I0(\wrPntr_reg_n_0_[0] ),
        .O(\wrPntr[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \wrPntr[10]_i_1__1 
       (.I0(currentWbuff[1]),
        .I1(i_data_valid),
        .I2(currentWbuff[0]),
        .O(\wrPntr[10]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \wrPntr[10]_i_2 
       (.I0(\wrPntr_reg_n_0_[9] ),
        .I1(\wrPntr_reg_n_0_[7] ),
        .I2(\wrPntr[10]_i_3_n_0 ),
        .I3(\wrPntr_reg_n_0_[8] ),
        .I4(\wrPntr_reg_n_0_[10] ),
        .O(\wrPntr[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \wrPntr[10]_i_3 
       (.I0(\wrPntr_reg_n_0_[5] ),
        .I1(\wrPntr_reg_n_0_[3] ),
        .I2(\wrPntr[6]_i_2_n_0 ),
        .I3(\wrPntr_reg_n_0_[2] ),
        .I4(\wrPntr_reg_n_0_[4] ),
        .I5(\wrPntr_reg_n_0_[6] ),
        .O(\wrPntr[10]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wrPntr[1]_i_1 
       (.I0(\wrPntr_reg_n_0_[0] ),
        .I1(\wrPntr_reg_n_0_[1] ),
        .O(\wrPntr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wrPntr[2]_i_1 
       (.I0(\wrPntr_reg_n_0_[1] ),
        .I1(\wrPntr_reg_n_0_[0] ),
        .I2(\wrPntr_reg_n_0_[2] ),
        .O(\wrPntr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wrPntr[3]_i_1 
       (.I0(\wrPntr_reg_n_0_[2] ),
        .I1(\wrPntr_reg_n_0_[0] ),
        .I2(\wrPntr_reg_n_0_[1] ),
        .I3(\wrPntr_reg_n_0_[3] ),
        .O(\wrPntr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wrPntr[4]_i_1 
       (.I0(\wrPntr_reg_n_0_[3] ),
        .I1(\wrPntr_reg_n_0_[1] ),
        .I2(\wrPntr_reg_n_0_[0] ),
        .I3(\wrPntr_reg_n_0_[2] ),
        .I4(\wrPntr_reg_n_0_[4] ),
        .O(\wrPntr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wrPntr[5]_i_1 
       (.I0(\wrPntr_reg_n_0_[4] ),
        .I1(\wrPntr_reg_n_0_[2] ),
        .I2(\wrPntr_reg_n_0_[0] ),
        .I3(\wrPntr_reg_n_0_[1] ),
        .I4(\wrPntr_reg_n_0_[3] ),
        .I5(\wrPntr_reg_n_0_[5] ),
        .O(\wrPntr[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \wrPntr[6]_i_1 
       (.I0(\wrPntr_reg_n_0_[5] ),
        .I1(\wrPntr_reg_n_0_[3] ),
        .I2(\wrPntr[6]_i_2_n_0 ),
        .I3(\wrPntr_reg_n_0_[2] ),
        .I4(\wrPntr_reg_n_0_[4] ),
        .I5(\wrPntr_reg_n_0_[6] ),
        .O(\wrPntr[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \wrPntr[6]_i_2 
       (.I0(\wrPntr_reg_n_0_[0] ),
        .I1(\wrPntr_reg_n_0_[1] ),
        .O(\wrPntr[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hAAAA5551)) 
    \wrPntr[7]_i_1 
       (.I0(\wrPntr[10]_i_3_n_0 ),
        .I1(\wrPntr_reg_n_0_[9] ),
        .I2(\wrPntr_reg_n_0_[8] ),
        .I3(\wrPntr_reg_n_0_[10] ),
        .I4(\wrPntr_reg_n_0_[7] ),
        .O(\wrPntr[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \wrPntr[8]_i_1 
       (.I0(\wrPntr_reg_n_0_[7] ),
        .I1(\wrPntr[10]_i_3_n_0 ),
        .I2(\wrPntr_reg_n_0_[8] ),
        .O(\wrPntr[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hB4B4F0E0)) 
    \wrPntr[9]_i_1 
       (.I0(\wrPntr[10]_i_3_n_0 ),
        .I1(\wrPntr_reg_n_0_[7] ),
        .I2(\wrPntr_reg_n_0_[9] ),
        .I3(\wrPntr_reg_n_0_[10] ),
        .I4(\wrPntr_reg_n_0_[8] ),
        .O(\wrPntr[9]_i_1_n_0 ));
  FDRE \wrPntr_reg[0] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1__1_n_0 ),
        .D(\wrPntr[0]_i_1_n_0 ),
        .Q(\wrPntr_reg_n_0_[0] ),
        .R(someport));
  FDRE \wrPntr_reg[10] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1__1_n_0 ),
        .D(\wrPntr[10]_i_2_n_0 ),
        .Q(\wrPntr_reg_n_0_[10] ),
        .R(someport));
  FDRE \wrPntr_reg[1] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1__1_n_0 ),
        .D(\wrPntr[1]_i_1_n_0 ),
        .Q(\wrPntr_reg_n_0_[1] ),
        .R(someport));
  FDRE \wrPntr_reg[2] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1__1_n_0 ),
        .D(\wrPntr[2]_i_1_n_0 ),
        .Q(\wrPntr_reg_n_0_[2] ),
        .R(someport));
  FDRE \wrPntr_reg[3] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1__1_n_0 ),
        .D(\wrPntr[3]_i_1_n_0 ),
        .Q(\wrPntr_reg_n_0_[3] ),
        .R(someport));
  FDRE \wrPntr_reg[4] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1__1_n_0 ),
        .D(\wrPntr[4]_i_1_n_0 ),
        .Q(\wrPntr_reg_n_0_[4] ),
        .R(someport));
  FDRE \wrPntr_reg[5] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1__1_n_0 ),
        .D(\wrPntr[5]_i_1_n_0 ),
        .Q(\wrPntr_reg_n_0_[5] ),
        .R(someport));
  FDRE \wrPntr_reg[6] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1__1_n_0 ),
        .D(\wrPntr[6]_i_1_n_0 ),
        .Q(\wrPntr_reg_n_0_[6] ),
        .R(someport));
  FDRE \wrPntr_reg[7] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1__1_n_0 ),
        .D(\wrPntr[7]_i_1_n_0 ),
        .Q(\wrPntr_reg_n_0_[7] ),
        .R(someport));
  FDRE \wrPntr_reg[8] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1__1_n_0 ),
        .D(\wrPntr[8]_i_1_n_0 ),
        .Q(\wrPntr_reg_n_0_[8] ),
        .R(someport));
  FDRE \wrPntr_reg[9] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1__1_n_0 ),
        .D(\wrPntr[9]_i_1_n_0 ),
        .Q(\wrPntr_reg_n_0_[9] ),
        .R(someport));
endmodule

(* ORIG_REF_NAME = "lineBuffer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_0
   (D,
    \rdPntr_reg[9]_0 ,
    \currentRbuff_reg[0] ,
    \rdPntr_reg[9]_1 ,
    \rdPntr_reg[9]_2 ,
    \rdPntr_reg[9]_3 ,
    \rdPntr_reg[9]_4 ,
    \currentRbuff_reg[0]_0 ,
    \rdPntr_reg[9]_5 ,
    \currentRbuff_reg[0]_1 ,
    \rdPntr_reg[9]_6 ,
    \rdPntr_reg[9]_7 ,
    \rdPntr_reg[9]_8 ,
    \rdPntr_reg[9]_9 ,
    \rdPntr_reg[9]_10 ,
    \currentRbuff_reg[0]_2 ,
    \rdPntr_reg[9]_11 ,
    \currentRbuff_reg[0]_3 ,
    \rdPntr_reg[9]_12 ,
    \rdPntr_reg[9]_13 ,
    \rdPntr_reg[9]_14 ,
    \rdPntr_reg[9]_15 ,
    \rdPntr_reg[0]_rep__0_0 ,
    \rdPntr_reg[0]_rep__0_1 ,
    \rdPntr_reg[0]_rep__0_2 ,
    \rdPntr_reg[0]_rep__0_3 ,
    \rdPntr_reg[0]_rep__0_4 ,
    \rdPntr_reg[0]_rep__0_5 ,
    \rdPntr_reg[0]_rep__0_6 ,
    \rdPntr_reg[0]_rep__0_7 ,
    \rdPntr_reg[0]_rep__0_8 ,
    \rdPntr_reg[0]_rep__0_9 ,
    \rdPntr_reg[0]_rep__0_10 ,
    \rdPntr_reg[0]_rep__0_11 ,
    \rdPntr_reg[0]_rep__0_12 ,
    \rdPntr_reg[0]_rep__0_13 ,
    \rdPntr_reg[0]_rep__0_14 ,
    \rdPntr_reg[0]_rep__0_15 ,
    \rdPntr_reg[8]_0 ,
    \rdPntr_reg[8]_1 ,
    \rdPntr_reg[8]_2 ,
    \rdPntr_reg[8]_3 ,
    \rdPntr_reg[8]_4 ,
    \rdPntr_reg[8]_5 ,
    \rdPntr_reg[8]_6 ,
    \rdPntr_reg[8]_7 ,
    \rdPntr_reg[8]_8 ,
    \rdPntr_reg[8]_9 ,
    \rdPntr_reg[8]_10 ,
    \rdPntr_reg[8]_11 ,
    \rdPntr_reg[8]_12 ,
    \rdPntr_reg[8]_13 ,
    \rdPntr_reg[8]_14 ,
    \rdPntr_reg[8]_15 ,
    someport,
    i_clk,
    currentRbuff,
    o_data0,
    \mult_reg[2][6][0] ,
    \mult_reg[2][6][0]_0 ,
    \mult_reg[2][6][1] ,
    \mult_reg[2][6][1]_0 ,
    \mult_reg[2][6][2] ,
    \mult_reg[2][6][2]_0 ,
    \mult_reg[2][6][3] ,
    \mult_reg[2][6][3]_0 ,
    \mult_reg[2][6][4] ,
    \mult_reg[2][6][4]_0 ,
    \mult_reg[1][6][0] ,
    \mult_reg[1][6][0]_0 ,
    \mult_reg[1][6][1] ,
    \mult_reg[1][6][1]_0 ,
    \mult_reg[1][6][2] ,
    \mult_reg[1][6][2]_0 ,
    \mult_reg[1][6][3] ,
    \mult_reg[1][6][3]_0 ,
    \mult_reg[1][6][4] ,
    \mult_reg[1][6][4]_0 ,
    \mult_reg[1][6][5] ,
    \mult_reg[1][6][5]_0 ,
    \mult_reg[0][6][0] ,
    \mult_reg[0][6][0]_0 ,
    \mult_reg[0][6][1] ,
    \mult_reg[0][6][1]_0 ,
    \mult_reg[0][6][2] ,
    \mult_reg[0][6][2]_0 ,
    \mult_reg[0][6][3] ,
    \mult_reg[0][6][3]_0 ,
    \mult_reg[0][6][4] ,
    \mult_reg[0][6][4]_0 ,
    currentWbuff,
    i_data_valid,
    \rdPntr_reg[0]_rep__1_0 ,
    pixel_in);
  output [4:0]D;
  output \rdPntr_reg[9]_0 ;
  output [4:0]\currentRbuff_reg[0] ;
  output \rdPntr_reg[9]_1 ;
  output \rdPntr_reg[9]_2 ;
  output \rdPntr_reg[9]_3 ;
  output \rdPntr_reg[9]_4 ;
  output [5:0]\currentRbuff_reg[0]_0 ;
  output \rdPntr_reg[9]_5 ;
  output [5:0]\currentRbuff_reg[0]_1 ;
  output \rdPntr_reg[9]_6 ;
  output \rdPntr_reg[9]_7 ;
  output \rdPntr_reg[9]_8 ;
  output \rdPntr_reg[9]_9 ;
  output \rdPntr_reg[9]_10 ;
  output [4:0]\currentRbuff_reg[0]_2 ;
  output \rdPntr_reg[9]_11 ;
  output [4:0]\currentRbuff_reg[0]_3 ;
  output \rdPntr_reg[9]_12 ;
  output \rdPntr_reg[9]_13 ;
  output \rdPntr_reg[9]_14 ;
  output \rdPntr_reg[9]_15 ;
  output \rdPntr_reg[0]_rep__0_0 ;
  output \rdPntr_reg[0]_rep__0_1 ;
  output \rdPntr_reg[0]_rep__0_2 ;
  output \rdPntr_reg[0]_rep__0_3 ;
  output \rdPntr_reg[0]_rep__0_4 ;
  output \rdPntr_reg[0]_rep__0_5 ;
  output \rdPntr_reg[0]_rep__0_6 ;
  output \rdPntr_reg[0]_rep__0_7 ;
  output \rdPntr_reg[0]_rep__0_8 ;
  output \rdPntr_reg[0]_rep__0_9 ;
  output \rdPntr_reg[0]_rep__0_10 ;
  output \rdPntr_reg[0]_rep__0_11 ;
  output \rdPntr_reg[0]_rep__0_12 ;
  output \rdPntr_reg[0]_rep__0_13 ;
  output \rdPntr_reg[0]_rep__0_14 ;
  output \rdPntr_reg[0]_rep__0_15 ;
  output \rdPntr_reg[8]_0 ;
  output \rdPntr_reg[8]_1 ;
  output \rdPntr_reg[8]_2 ;
  output \rdPntr_reg[8]_3 ;
  output \rdPntr_reg[8]_4 ;
  output \rdPntr_reg[8]_5 ;
  output \rdPntr_reg[8]_6 ;
  output \rdPntr_reg[8]_7 ;
  output \rdPntr_reg[8]_8 ;
  output \rdPntr_reg[8]_9 ;
  output \rdPntr_reg[8]_10 ;
  output \rdPntr_reg[8]_11 ;
  output \rdPntr_reg[8]_12 ;
  output \rdPntr_reg[8]_13 ;
  output \rdPntr_reg[8]_14 ;
  output \rdPntr_reg[8]_15 ;
  input someport;
  input i_clk;
  input [1:0]currentRbuff;
  input [15:0]o_data0;
  input \mult_reg[2][6][0] ;
  input \mult_reg[2][6][0]_0 ;
  input \mult_reg[2][6][1] ;
  input \mult_reg[2][6][1]_0 ;
  input \mult_reg[2][6][2] ;
  input \mult_reg[2][6][2]_0 ;
  input \mult_reg[2][6][3] ;
  input \mult_reg[2][6][3]_0 ;
  input \mult_reg[2][6][4] ;
  input \mult_reg[2][6][4]_0 ;
  input \mult_reg[1][6][0] ;
  input \mult_reg[1][6][0]_0 ;
  input \mult_reg[1][6][1] ;
  input \mult_reg[1][6][1]_0 ;
  input \mult_reg[1][6][2] ;
  input \mult_reg[1][6][2]_0 ;
  input \mult_reg[1][6][3] ;
  input \mult_reg[1][6][3]_0 ;
  input \mult_reg[1][6][4] ;
  input \mult_reg[1][6][4]_0 ;
  input \mult_reg[1][6][5] ;
  input \mult_reg[1][6][5]_0 ;
  input \mult_reg[0][6][0] ;
  input \mult_reg[0][6][0]_0 ;
  input \mult_reg[0][6][1] ;
  input \mult_reg[0][6][1]_0 ;
  input \mult_reg[0][6][2] ;
  input \mult_reg[0][6][2]_0 ;
  input \mult_reg[0][6][3] ;
  input \mult_reg[0][6][3]_0 ;
  input \mult_reg[0][6][4] ;
  input \mult_reg[0][6][4]_0 ;
  input [1:0]currentWbuff;
  input i_data_valid;
  input \rdPntr_reg[0]_rep__1_0 ;
  input [11:0]pixel_in;

  wire [4:0]D;
  wire [1:0]currentRbuff;
  wire [4:0]\currentRbuff_reg[0] ;
  wire [5:0]\currentRbuff_reg[0]_0 ;
  wire [5:0]\currentRbuff_reg[0]_1 ;
  wire [4:0]\currentRbuff_reg[0]_2 ;
  wire [4:0]\currentRbuff_reg[0]_3 ;
  wire [1:0]currentWbuff;
  wire i_clk;
  wire i_data_valid;
  wire [1:1]lineBuffRd;
  wire line_reg_r1_0_63_0_2_i_1__0_n_0;
  wire line_reg_r1_0_63_0_2_n_0;
  wire line_reg_r1_0_63_0_2_n_1;
  wire line_reg_r1_0_63_0_2_n_2;
  wire line_reg_r1_0_63_12_14_n_0;
  wire line_reg_r1_0_63_12_14_n_1;
  wire line_reg_r1_0_63_12_14_n_2;
  wire line_reg_r1_0_63_15_15_n_0;
  wire line_reg_r1_0_63_3_5_n_0;
  wire line_reg_r1_0_63_3_5_n_1;
  wire line_reg_r1_0_63_3_5_n_2;
  wire line_reg_r1_0_63_6_8_n_0;
  wire line_reg_r1_0_63_6_8_n_1;
  wire line_reg_r1_0_63_6_8_n_2;
  wire line_reg_r1_0_63_9_11_n_0;
  wire line_reg_r1_0_63_9_11_n_1;
  wire line_reg_r1_0_63_9_11_n_2;
  wire line_reg_r1_128_191_0_2_i_1__0_n_0;
  wire line_reg_r1_128_191_0_2_n_0;
  wire line_reg_r1_128_191_0_2_n_1;
  wire line_reg_r1_128_191_0_2_n_2;
  wire line_reg_r1_128_191_12_14_n_0;
  wire line_reg_r1_128_191_12_14_n_1;
  wire line_reg_r1_128_191_12_14_n_2;
  wire line_reg_r1_128_191_15_15_n_0;
  wire line_reg_r1_128_191_3_5_n_0;
  wire line_reg_r1_128_191_3_5_n_1;
  wire line_reg_r1_128_191_3_5_n_2;
  wire line_reg_r1_128_191_6_8_n_0;
  wire line_reg_r1_128_191_6_8_n_1;
  wire line_reg_r1_128_191_6_8_n_2;
  wire line_reg_r1_128_191_9_11_n_0;
  wire line_reg_r1_128_191_9_11_n_1;
  wire line_reg_r1_128_191_9_11_n_2;
  wire line_reg_r1_192_255_0_2_i_1__0_n_0;
  wire line_reg_r1_192_255_0_2_n_0;
  wire line_reg_r1_192_255_0_2_n_1;
  wire line_reg_r1_192_255_0_2_n_2;
  wire line_reg_r1_192_255_12_14_n_0;
  wire line_reg_r1_192_255_12_14_n_1;
  wire line_reg_r1_192_255_12_14_n_2;
  wire line_reg_r1_192_255_15_15_n_0;
  wire line_reg_r1_192_255_3_5_n_0;
  wire line_reg_r1_192_255_3_5_n_1;
  wire line_reg_r1_192_255_3_5_n_2;
  wire line_reg_r1_192_255_6_8_n_0;
  wire line_reg_r1_192_255_6_8_n_1;
  wire line_reg_r1_192_255_6_8_n_2;
  wire line_reg_r1_192_255_9_11_n_0;
  wire line_reg_r1_192_255_9_11_n_1;
  wire line_reg_r1_192_255_9_11_n_2;
  wire line_reg_r1_256_319_0_2_i_1__0_n_0;
  wire line_reg_r1_256_319_0_2_n_0;
  wire line_reg_r1_256_319_0_2_n_1;
  wire line_reg_r1_256_319_0_2_n_2;
  wire line_reg_r1_256_319_12_14_n_0;
  wire line_reg_r1_256_319_12_14_n_1;
  wire line_reg_r1_256_319_12_14_n_2;
  wire line_reg_r1_256_319_15_15_n_0;
  wire line_reg_r1_256_319_3_5_n_0;
  wire line_reg_r1_256_319_3_5_n_1;
  wire line_reg_r1_256_319_3_5_n_2;
  wire line_reg_r1_256_319_6_8_n_0;
  wire line_reg_r1_256_319_6_8_n_1;
  wire line_reg_r1_256_319_6_8_n_2;
  wire line_reg_r1_256_319_9_11_n_0;
  wire line_reg_r1_256_319_9_11_n_1;
  wire line_reg_r1_256_319_9_11_n_2;
  wire line_reg_r1_320_383_0_2_i_1__0_n_0;
  wire line_reg_r1_320_383_0_2_n_0;
  wire line_reg_r1_320_383_0_2_n_1;
  wire line_reg_r1_320_383_0_2_n_2;
  wire line_reg_r1_320_383_12_14_n_0;
  wire line_reg_r1_320_383_12_14_n_1;
  wire line_reg_r1_320_383_12_14_n_2;
  wire line_reg_r1_320_383_15_15_n_0;
  wire line_reg_r1_320_383_3_5_n_0;
  wire line_reg_r1_320_383_3_5_n_1;
  wire line_reg_r1_320_383_3_5_n_2;
  wire line_reg_r1_320_383_6_8_n_0;
  wire line_reg_r1_320_383_6_8_n_1;
  wire line_reg_r1_320_383_6_8_n_2;
  wire line_reg_r1_320_383_9_11_n_0;
  wire line_reg_r1_320_383_9_11_n_1;
  wire line_reg_r1_320_383_9_11_n_2;
  wire line_reg_r1_384_447_0_2_i_1__0_n_0;
  wire line_reg_r1_384_447_0_2_n_0;
  wire line_reg_r1_384_447_0_2_n_1;
  wire line_reg_r1_384_447_0_2_n_2;
  wire line_reg_r1_384_447_12_14_n_0;
  wire line_reg_r1_384_447_12_14_n_1;
  wire line_reg_r1_384_447_12_14_n_2;
  wire line_reg_r1_384_447_15_15_n_0;
  wire line_reg_r1_384_447_3_5_n_0;
  wire line_reg_r1_384_447_3_5_n_1;
  wire line_reg_r1_384_447_3_5_n_2;
  wire line_reg_r1_384_447_6_8_n_0;
  wire line_reg_r1_384_447_6_8_n_1;
  wire line_reg_r1_384_447_6_8_n_2;
  wire line_reg_r1_384_447_9_11_n_0;
  wire line_reg_r1_384_447_9_11_n_1;
  wire line_reg_r1_384_447_9_11_n_2;
  wire line_reg_r1_448_511_0_2_i_1__0_n_0;
  wire line_reg_r1_448_511_0_2_n_0;
  wire line_reg_r1_448_511_0_2_n_1;
  wire line_reg_r1_448_511_0_2_n_2;
  wire line_reg_r1_448_511_12_14_n_0;
  wire line_reg_r1_448_511_12_14_n_1;
  wire line_reg_r1_448_511_12_14_n_2;
  wire line_reg_r1_448_511_15_15_n_0;
  wire line_reg_r1_448_511_3_5_n_0;
  wire line_reg_r1_448_511_3_5_n_1;
  wire line_reg_r1_448_511_3_5_n_2;
  wire line_reg_r1_448_511_6_8_n_0;
  wire line_reg_r1_448_511_6_8_n_1;
  wire line_reg_r1_448_511_6_8_n_2;
  wire line_reg_r1_448_511_9_11_n_0;
  wire line_reg_r1_448_511_9_11_n_1;
  wire line_reg_r1_448_511_9_11_n_2;
  wire line_reg_r1_512_575_0_2_i_1__0_n_0;
  wire line_reg_r1_512_575_0_2_n_0;
  wire line_reg_r1_512_575_0_2_n_1;
  wire line_reg_r1_512_575_0_2_n_2;
  wire line_reg_r1_512_575_12_14_n_0;
  wire line_reg_r1_512_575_12_14_n_1;
  wire line_reg_r1_512_575_12_14_n_2;
  wire line_reg_r1_512_575_15_15_n_0;
  wire line_reg_r1_512_575_3_5_n_0;
  wire line_reg_r1_512_575_3_5_n_1;
  wire line_reg_r1_512_575_3_5_n_2;
  wire line_reg_r1_512_575_6_8_n_0;
  wire line_reg_r1_512_575_6_8_n_1;
  wire line_reg_r1_512_575_6_8_n_2;
  wire line_reg_r1_512_575_9_11_n_0;
  wire line_reg_r1_512_575_9_11_n_1;
  wire line_reg_r1_512_575_9_11_n_2;
  wire line_reg_r1_576_639_0_2_i_1__0_n_0;
  wire line_reg_r1_576_639_0_2_n_0;
  wire line_reg_r1_576_639_0_2_n_1;
  wire line_reg_r1_576_639_0_2_n_2;
  wire line_reg_r1_576_639_12_14_n_0;
  wire line_reg_r1_576_639_12_14_n_1;
  wire line_reg_r1_576_639_12_14_n_2;
  wire line_reg_r1_576_639_15_15_n_0;
  wire line_reg_r1_576_639_3_5_n_0;
  wire line_reg_r1_576_639_3_5_n_1;
  wire line_reg_r1_576_639_3_5_n_2;
  wire line_reg_r1_576_639_6_8_n_0;
  wire line_reg_r1_576_639_6_8_n_1;
  wire line_reg_r1_576_639_6_8_n_2;
  wire line_reg_r1_576_639_9_11_n_0;
  wire line_reg_r1_576_639_9_11_n_1;
  wire line_reg_r1_576_639_9_11_n_2;
  wire line_reg_r1_64_127_0_2_i_1__0_n_0;
  wire line_reg_r1_64_127_0_2_n_0;
  wire line_reg_r1_64_127_0_2_n_1;
  wire line_reg_r1_64_127_0_2_n_2;
  wire line_reg_r1_64_127_12_14_n_0;
  wire line_reg_r1_64_127_12_14_n_1;
  wire line_reg_r1_64_127_12_14_n_2;
  wire line_reg_r1_64_127_15_15_n_0;
  wire line_reg_r1_64_127_3_5_n_0;
  wire line_reg_r1_64_127_3_5_n_1;
  wire line_reg_r1_64_127_3_5_n_2;
  wire line_reg_r1_64_127_6_8_n_0;
  wire line_reg_r1_64_127_6_8_n_1;
  wire line_reg_r1_64_127_6_8_n_2;
  wire line_reg_r1_64_127_9_11_n_0;
  wire line_reg_r1_64_127_9_11_n_1;
  wire line_reg_r1_64_127_9_11_n_2;
  wire line_reg_r2_0_63_0_2_i_1__0_n_0;
  wire line_reg_r2_0_63_0_2_i_2__0_n_0;
  wire line_reg_r2_0_63_0_2_i_3__0_n_0;
  wire line_reg_r2_0_63_0_2_i_4__0_n_0;
  wire line_reg_r2_0_63_0_2_i_5__0_n_0;
  wire line_reg_r2_0_63_0_2_i_6__0_n_0;
  wire line_reg_r2_0_63_0_2_n_0;
  wire line_reg_r2_0_63_0_2_n_1;
  wire line_reg_r2_0_63_0_2_n_2;
  wire line_reg_r2_0_63_12_14_n_0;
  wire line_reg_r2_0_63_12_14_n_1;
  wire line_reg_r2_0_63_12_14_n_2;
  wire line_reg_r2_0_63_15_15_n_0;
  wire line_reg_r2_0_63_3_5_n_0;
  wire line_reg_r2_0_63_3_5_n_1;
  wire line_reg_r2_0_63_3_5_n_2;
  wire line_reg_r2_0_63_6_8_n_0;
  wire line_reg_r2_0_63_6_8_n_1;
  wire line_reg_r2_0_63_6_8_n_2;
  wire line_reg_r2_0_63_9_11_n_0;
  wire line_reg_r2_0_63_9_11_n_1;
  wire line_reg_r2_0_63_9_11_n_2;
  wire line_reg_r2_128_191_0_2_n_0;
  wire line_reg_r2_128_191_0_2_n_1;
  wire line_reg_r2_128_191_0_2_n_2;
  wire line_reg_r2_128_191_12_14_n_0;
  wire line_reg_r2_128_191_12_14_n_1;
  wire line_reg_r2_128_191_12_14_n_2;
  wire line_reg_r2_128_191_15_15_n_0;
  wire line_reg_r2_128_191_3_5_n_0;
  wire line_reg_r2_128_191_3_5_n_1;
  wire line_reg_r2_128_191_3_5_n_2;
  wire line_reg_r2_128_191_6_8_n_0;
  wire line_reg_r2_128_191_6_8_n_1;
  wire line_reg_r2_128_191_6_8_n_2;
  wire line_reg_r2_128_191_9_11_n_0;
  wire line_reg_r2_128_191_9_11_n_1;
  wire line_reg_r2_128_191_9_11_n_2;
  wire line_reg_r2_192_255_0_2_n_0;
  wire line_reg_r2_192_255_0_2_n_1;
  wire line_reg_r2_192_255_0_2_n_2;
  wire line_reg_r2_192_255_12_14_n_0;
  wire line_reg_r2_192_255_12_14_n_1;
  wire line_reg_r2_192_255_12_14_n_2;
  wire line_reg_r2_192_255_15_15_n_0;
  wire line_reg_r2_192_255_3_5_n_0;
  wire line_reg_r2_192_255_3_5_n_1;
  wire line_reg_r2_192_255_3_5_n_2;
  wire line_reg_r2_192_255_6_8_n_0;
  wire line_reg_r2_192_255_6_8_n_1;
  wire line_reg_r2_192_255_6_8_n_2;
  wire line_reg_r2_192_255_9_11_n_0;
  wire line_reg_r2_192_255_9_11_n_1;
  wire line_reg_r2_192_255_9_11_n_2;
  wire line_reg_r2_256_319_0_2_n_0;
  wire line_reg_r2_256_319_0_2_n_1;
  wire line_reg_r2_256_319_0_2_n_2;
  wire line_reg_r2_256_319_12_14_n_0;
  wire line_reg_r2_256_319_12_14_n_1;
  wire line_reg_r2_256_319_12_14_n_2;
  wire line_reg_r2_256_319_15_15_n_0;
  wire line_reg_r2_256_319_3_5_n_0;
  wire line_reg_r2_256_319_3_5_n_1;
  wire line_reg_r2_256_319_3_5_n_2;
  wire line_reg_r2_256_319_6_8_n_0;
  wire line_reg_r2_256_319_6_8_n_1;
  wire line_reg_r2_256_319_6_8_n_2;
  wire line_reg_r2_256_319_9_11_n_0;
  wire line_reg_r2_256_319_9_11_n_1;
  wire line_reg_r2_256_319_9_11_n_2;
  wire line_reg_r2_320_383_0_2_n_0;
  wire line_reg_r2_320_383_0_2_n_1;
  wire line_reg_r2_320_383_0_2_n_2;
  wire line_reg_r2_320_383_12_14_n_0;
  wire line_reg_r2_320_383_12_14_n_1;
  wire line_reg_r2_320_383_12_14_n_2;
  wire line_reg_r2_320_383_15_15_n_0;
  wire line_reg_r2_320_383_3_5_n_0;
  wire line_reg_r2_320_383_3_5_n_1;
  wire line_reg_r2_320_383_3_5_n_2;
  wire line_reg_r2_320_383_6_8_n_0;
  wire line_reg_r2_320_383_6_8_n_1;
  wire line_reg_r2_320_383_6_8_n_2;
  wire line_reg_r2_320_383_9_11_n_0;
  wire line_reg_r2_320_383_9_11_n_1;
  wire line_reg_r2_320_383_9_11_n_2;
  wire line_reg_r2_384_447_0_2_n_0;
  wire line_reg_r2_384_447_0_2_n_1;
  wire line_reg_r2_384_447_0_2_n_2;
  wire line_reg_r2_384_447_12_14_n_0;
  wire line_reg_r2_384_447_12_14_n_1;
  wire line_reg_r2_384_447_12_14_n_2;
  wire line_reg_r2_384_447_15_15_n_0;
  wire line_reg_r2_384_447_3_5_n_0;
  wire line_reg_r2_384_447_3_5_n_1;
  wire line_reg_r2_384_447_3_5_n_2;
  wire line_reg_r2_384_447_6_8_n_0;
  wire line_reg_r2_384_447_6_8_n_1;
  wire line_reg_r2_384_447_6_8_n_2;
  wire line_reg_r2_384_447_9_11_n_0;
  wire line_reg_r2_384_447_9_11_n_1;
  wire line_reg_r2_384_447_9_11_n_2;
  wire line_reg_r2_448_511_0_2_n_0;
  wire line_reg_r2_448_511_0_2_n_1;
  wire line_reg_r2_448_511_0_2_n_2;
  wire line_reg_r2_448_511_12_14_n_0;
  wire line_reg_r2_448_511_12_14_n_1;
  wire line_reg_r2_448_511_12_14_n_2;
  wire line_reg_r2_448_511_15_15_n_0;
  wire line_reg_r2_448_511_3_5_n_0;
  wire line_reg_r2_448_511_3_5_n_1;
  wire line_reg_r2_448_511_3_5_n_2;
  wire line_reg_r2_448_511_6_8_n_0;
  wire line_reg_r2_448_511_6_8_n_1;
  wire line_reg_r2_448_511_6_8_n_2;
  wire line_reg_r2_448_511_9_11_n_0;
  wire line_reg_r2_448_511_9_11_n_1;
  wire line_reg_r2_448_511_9_11_n_2;
  wire line_reg_r2_512_575_0_2_n_0;
  wire line_reg_r2_512_575_0_2_n_1;
  wire line_reg_r2_512_575_0_2_n_2;
  wire line_reg_r2_512_575_12_14_n_0;
  wire line_reg_r2_512_575_12_14_n_1;
  wire line_reg_r2_512_575_12_14_n_2;
  wire line_reg_r2_512_575_15_15_n_0;
  wire line_reg_r2_512_575_3_5_n_0;
  wire line_reg_r2_512_575_3_5_n_1;
  wire line_reg_r2_512_575_3_5_n_2;
  wire line_reg_r2_512_575_6_8_n_0;
  wire line_reg_r2_512_575_6_8_n_1;
  wire line_reg_r2_512_575_6_8_n_2;
  wire line_reg_r2_512_575_9_11_n_0;
  wire line_reg_r2_512_575_9_11_n_1;
  wire line_reg_r2_512_575_9_11_n_2;
  wire line_reg_r2_576_639_0_2_n_0;
  wire line_reg_r2_576_639_0_2_n_1;
  wire line_reg_r2_576_639_0_2_n_2;
  wire line_reg_r2_576_639_12_14_n_0;
  wire line_reg_r2_576_639_12_14_n_1;
  wire line_reg_r2_576_639_12_14_n_2;
  wire line_reg_r2_576_639_15_15_n_0;
  wire line_reg_r2_576_639_3_5_n_0;
  wire line_reg_r2_576_639_3_5_n_1;
  wire line_reg_r2_576_639_3_5_n_2;
  wire line_reg_r2_576_639_6_8_n_0;
  wire line_reg_r2_576_639_6_8_n_1;
  wire line_reg_r2_576_639_6_8_n_2;
  wire line_reg_r2_576_639_9_11_n_0;
  wire line_reg_r2_576_639_9_11_n_1;
  wire line_reg_r2_576_639_9_11_n_2;
  wire line_reg_r2_64_127_0_2_n_0;
  wire line_reg_r2_64_127_0_2_n_1;
  wire line_reg_r2_64_127_0_2_n_2;
  wire line_reg_r2_64_127_12_14_n_0;
  wire line_reg_r2_64_127_12_14_n_1;
  wire line_reg_r2_64_127_12_14_n_2;
  wire line_reg_r2_64_127_15_15_n_0;
  wire line_reg_r2_64_127_3_5_n_0;
  wire line_reg_r2_64_127_3_5_n_1;
  wire line_reg_r2_64_127_3_5_n_2;
  wire line_reg_r2_64_127_6_8_n_0;
  wire line_reg_r2_64_127_6_8_n_1;
  wire line_reg_r2_64_127_6_8_n_2;
  wire line_reg_r2_64_127_9_11_n_0;
  wire line_reg_r2_64_127_9_11_n_1;
  wire line_reg_r2_64_127_9_11_n_2;
  wire line_reg_r3_0_63_0_2_i_1__0_n_0;
  wire line_reg_r3_0_63_0_2_i_2__0_n_0;
  wire line_reg_r3_0_63_0_2_i_3__0_n_0;
  wire line_reg_r3_0_63_0_2_i_4__0_n_0;
  wire line_reg_r3_0_63_0_2_i_5__0_n_0;
  wire line_reg_r3_0_63_0_2_n_0;
  wire line_reg_r3_0_63_0_2_n_1;
  wire line_reg_r3_0_63_0_2_n_2;
  wire line_reg_r3_0_63_12_14_n_0;
  wire line_reg_r3_0_63_12_14_n_1;
  wire line_reg_r3_0_63_12_14_n_2;
  wire line_reg_r3_0_63_15_15_n_0;
  wire line_reg_r3_0_63_3_5_n_0;
  wire line_reg_r3_0_63_3_5_n_1;
  wire line_reg_r3_0_63_3_5_n_2;
  wire line_reg_r3_0_63_6_8_n_0;
  wire line_reg_r3_0_63_6_8_n_1;
  wire line_reg_r3_0_63_6_8_n_2;
  wire line_reg_r3_0_63_9_11_n_0;
  wire line_reg_r3_0_63_9_11_n_1;
  wire line_reg_r3_0_63_9_11_n_2;
  wire line_reg_r3_128_191_0_2_n_0;
  wire line_reg_r3_128_191_0_2_n_1;
  wire line_reg_r3_128_191_0_2_n_2;
  wire line_reg_r3_128_191_12_14_n_0;
  wire line_reg_r3_128_191_12_14_n_1;
  wire line_reg_r3_128_191_12_14_n_2;
  wire line_reg_r3_128_191_15_15_n_0;
  wire line_reg_r3_128_191_3_5_n_0;
  wire line_reg_r3_128_191_3_5_n_1;
  wire line_reg_r3_128_191_3_5_n_2;
  wire line_reg_r3_128_191_6_8_n_0;
  wire line_reg_r3_128_191_6_8_n_1;
  wire line_reg_r3_128_191_6_8_n_2;
  wire line_reg_r3_128_191_9_11_n_0;
  wire line_reg_r3_128_191_9_11_n_1;
  wire line_reg_r3_128_191_9_11_n_2;
  wire line_reg_r3_192_255_0_2_n_0;
  wire line_reg_r3_192_255_0_2_n_1;
  wire line_reg_r3_192_255_0_2_n_2;
  wire line_reg_r3_192_255_12_14_n_0;
  wire line_reg_r3_192_255_12_14_n_1;
  wire line_reg_r3_192_255_12_14_n_2;
  wire line_reg_r3_192_255_15_15_n_0;
  wire line_reg_r3_192_255_3_5_n_0;
  wire line_reg_r3_192_255_3_5_n_1;
  wire line_reg_r3_192_255_3_5_n_2;
  wire line_reg_r3_192_255_6_8_n_0;
  wire line_reg_r3_192_255_6_8_n_1;
  wire line_reg_r3_192_255_6_8_n_2;
  wire line_reg_r3_192_255_9_11_n_0;
  wire line_reg_r3_192_255_9_11_n_1;
  wire line_reg_r3_192_255_9_11_n_2;
  wire line_reg_r3_256_319_0_2_n_0;
  wire line_reg_r3_256_319_0_2_n_1;
  wire line_reg_r3_256_319_0_2_n_2;
  wire line_reg_r3_256_319_12_14_n_0;
  wire line_reg_r3_256_319_12_14_n_1;
  wire line_reg_r3_256_319_12_14_n_2;
  wire line_reg_r3_256_319_15_15_n_0;
  wire line_reg_r3_256_319_3_5_n_0;
  wire line_reg_r3_256_319_3_5_n_1;
  wire line_reg_r3_256_319_3_5_n_2;
  wire line_reg_r3_256_319_6_8_n_0;
  wire line_reg_r3_256_319_6_8_n_1;
  wire line_reg_r3_256_319_6_8_n_2;
  wire line_reg_r3_256_319_9_11_n_0;
  wire line_reg_r3_256_319_9_11_n_1;
  wire line_reg_r3_256_319_9_11_n_2;
  wire line_reg_r3_320_383_0_2_n_0;
  wire line_reg_r3_320_383_0_2_n_1;
  wire line_reg_r3_320_383_0_2_n_2;
  wire line_reg_r3_320_383_12_14_n_0;
  wire line_reg_r3_320_383_12_14_n_1;
  wire line_reg_r3_320_383_12_14_n_2;
  wire line_reg_r3_320_383_15_15_n_0;
  wire line_reg_r3_320_383_3_5_n_0;
  wire line_reg_r3_320_383_3_5_n_1;
  wire line_reg_r3_320_383_3_5_n_2;
  wire line_reg_r3_320_383_6_8_n_0;
  wire line_reg_r3_320_383_6_8_n_1;
  wire line_reg_r3_320_383_6_8_n_2;
  wire line_reg_r3_320_383_9_11_n_0;
  wire line_reg_r3_320_383_9_11_n_1;
  wire line_reg_r3_320_383_9_11_n_2;
  wire line_reg_r3_384_447_0_2_n_0;
  wire line_reg_r3_384_447_0_2_n_1;
  wire line_reg_r3_384_447_0_2_n_2;
  wire line_reg_r3_384_447_12_14_n_0;
  wire line_reg_r3_384_447_12_14_n_1;
  wire line_reg_r3_384_447_12_14_n_2;
  wire line_reg_r3_384_447_15_15_n_0;
  wire line_reg_r3_384_447_3_5_n_0;
  wire line_reg_r3_384_447_3_5_n_1;
  wire line_reg_r3_384_447_3_5_n_2;
  wire line_reg_r3_384_447_6_8_n_0;
  wire line_reg_r3_384_447_6_8_n_1;
  wire line_reg_r3_384_447_6_8_n_2;
  wire line_reg_r3_384_447_9_11_n_0;
  wire line_reg_r3_384_447_9_11_n_1;
  wire line_reg_r3_384_447_9_11_n_2;
  wire line_reg_r3_448_511_0_2_n_0;
  wire line_reg_r3_448_511_0_2_n_1;
  wire line_reg_r3_448_511_0_2_n_2;
  wire line_reg_r3_448_511_12_14_n_0;
  wire line_reg_r3_448_511_12_14_n_1;
  wire line_reg_r3_448_511_12_14_n_2;
  wire line_reg_r3_448_511_15_15_n_0;
  wire line_reg_r3_448_511_3_5_n_0;
  wire line_reg_r3_448_511_3_5_n_1;
  wire line_reg_r3_448_511_3_5_n_2;
  wire line_reg_r3_448_511_6_8_n_0;
  wire line_reg_r3_448_511_6_8_n_1;
  wire line_reg_r3_448_511_6_8_n_2;
  wire line_reg_r3_448_511_9_11_n_0;
  wire line_reg_r3_448_511_9_11_n_1;
  wire line_reg_r3_448_511_9_11_n_2;
  wire line_reg_r3_512_575_0_2_n_0;
  wire line_reg_r3_512_575_0_2_n_1;
  wire line_reg_r3_512_575_0_2_n_2;
  wire line_reg_r3_512_575_12_14_n_0;
  wire line_reg_r3_512_575_12_14_n_1;
  wire line_reg_r3_512_575_12_14_n_2;
  wire line_reg_r3_512_575_15_15_n_0;
  wire line_reg_r3_512_575_3_5_n_0;
  wire line_reg_r3_512_575_3_5_n_1;
  wire line_reg_r3_512_575_3_5_n_2;
  wire line_reg_r3_512_575_6_8_n_0;
  wire line_reg_r3_512_575_6_8_n_1;
  wire line_reg_r3_512_575_6_8_n_2;
  wire line_reg_r3_512_575_9_11_n_0;
  wire line_reg_r3_512_575_9_11_n_1;
  wire line_reg_r3_512_575_9_11_n_2;
  wire line_reg_r3_576_639_0_2_n_0;
  wire line_reg_r3_576_639_0_2_n_1;
  wire line_reg_r3_576_639_0_2_n_2;
  wire line_reg_r3_576_639_12_14_n_0;
  wire line_reg_r3_576_639_12_14_n_1;
  wire line_reg_r3_576_639_12_14_n_2;
  wire line_reg_r3_576_639_15_15_n_0;
  wire line_reg_r3_576_639_3_5_n_0;
  wire line_reg_r3_576_639_3_5_n_1;
  wire line_reg_r3_576_639_3_5_n_2;
  wire line_reg_r3_576_639_6_8_n_0;
  wire line_reg_r3_576_639_6_8_n_1;
  wire line_reg_r3_576_639_6_8_n_2;
  wire line_reg_r3_576_639_9_11_n_0;
  wire line_reg_r3_576_639_9_11_n_1;
  wire line_reg_r3_576_639_9_11_n_2;
  wire line_reg_r3_64_127_0_2_n_0;
  wire line_reg_r3_64_127_0_2_n_1;
  wire line_reg_r3_64_127_0_2_n_2;
  wire line_reg_r3_64_127_12_14_n_0;
  wire line_reg_r3_64_127_12_14_n_1;
  wire line_reg_r3_64_127_12_14_n_2;
  wire line_reg_r3_64_127_15_15_n_0;
  wire line_reg_r3_64_127_3_5_n_0;
  wire line_reg_r3_64_127_3_5_n_1;
  wire line_reg_r3_64_127_3_5_n_2;
  wire line_reg_r3_64_127_6_8_n_0;
  wire line_reg_r3_64_127_6_8_n_1;
  wire line_reg_r3_64_127_6_8_n_2;
  wire line_reg_r3_64_127_9_11_n_0;
  wire line_reg_r3_64_127_9_11_n_1;
  wire line_reg_r3_64_127_9_11_n_2;
  wire \mult[0][1][1]_i_14_n_0 ;
  wire \mult[0][1][1]_i_15_n_0 ;
  wire \mult[0][1][1]_i_16_n_0 ;
  wire \mult[0][1][1]_i_17_n_0 ;
  wire \mult[0][1][1]_i_6_n_0 ;
  wire \mult[0][1][1]_i_7_n_0 ;
  wire \mult[0][1][2]_i_14_n_0 ;
  wire \mult[0][1][2]_i_15_n_0 ;
  wire \mult[0][1][2]_i_16_n_0 ;
  wire \mult[0][1][2]_i_17_n_0 ;
  wire \mult[0][1][2]_i_6_n_0 ;
  wire \mult[0][1][2]_i_7_n_0 ;
  wire \mult[0][1][3]_i_14_n_0 ;
  wire \mult[0][1][3]_i_15_n_0 ;
  wire \mult[0][1][3]_i_16_n_0 ;
  wire \mult[0][1][3]_i_17_n_0 ;
  wire \mult[0][1][3]_i_6_n_0 ;
  wire \mult[0][1][3]_i_7_n_0 ;
  wire \mult[0][1][4]_i_14_n_0 ;
  wire \mult[0][1][4]_i_15_n_0 ;
  wire \mult[0][1][4]_i_16_n_0 ;
  wire \mult[0][1][4]_i_17_n_0 ;
  wire \mult[0][1][4]_i_6_n_0 ;
  wire \mult[0][1][4]_i_7_n_0 ;
  wire \mult[0][1][5]_i_14_n_0 ;
  wire \mult[0][1][5]_i_15_n_0 ;
  wire \mult[0][1][5]_i_16_n_0 ;
  wire \mult[0][1][5]_i_17_n_0 ;
  wire \mult[0][1][5]_i_6_n_0 ;
  wire \mult[0][1][5]_i_7_n_0 ;
  wire \mult[0][2][0]_i_14_n_0 ;
  wire \mult[0][2][0]_i_15_n_0 ;
  wire \mult[0][2][0]_i_16_n_0 ;
  wire \mult[0][2][0]_i_17_n_0 ;
  wire \mult[0][2][0]_i_6_n_0 ;
  wire \mult[0][2][0]_i_7_n_0 ;
  wire \mult[0][2][1]_i_14_n_0 ;
  wire \mult[0][2][1]_i_15_n_0 ;
  wire \mult[0][2][1]_i_16_n_0 ;
  wire \mult[0][2][1]_i_17_n_0 ;
  wire \mult[0][2][1]_i_6_n_0 ;
  wire \mult[0][2][1]_i_7_n_0 ;
  wire \mult[0][2][2]_i_14_n_0 ;
  wire \mult[0][2][2]_i_15_n_0 ;
  wire \mult[0][2][2]_i_16_n_0 ;
  wire \mult[0][2][2]_i_17_n_0 ;
  wire \mult[0][2][2]_i_6_n_0 ;
  wire \mult[0][2][2]_i_7_n_0 ;
  wire \mult[0][2][3]_i_14_n_0 ;
  wire \mult[0][2][3]_i_15_n_0 ;
  wire \mult[0][2][3]_i_16_n_0 ;
  wire \mult[0][2][3]_i_17_n_0 ;
  wire \mult[0][2][3]_i_6_n_0 ;
  wire \mult[0][2][3]_i_7_n_0 ;
  wire \mult[0][2][4]_i_14_n_0 ;
  wire \mult[0][2][4]_i_15_n_0 ;
  wire \mult[0][2][4]_i_16_n_0 ;
  wire \mult[0][2][4]_i_17_n_0 ;
  wire \mult[0][2][4]_i_6_n_0 ;
  wire \mult[0][2][4]_i_7_n_0 ;
  wire \mult[0][3][1]_i_15_n_0 ;
  wire \mult[0][3][1]_i_16_n_0 ;
  wire \mult[0][3][1]_i_17_n_0 ;
  wire \mult[0][3][2]_i_15_n_0 ;
  wire \mult[0][3][2]_i_16_n_0 ;
  wire \mult[0][3][2]_i_17_n_0 ;
  wire \mult[0][3][3]_i_15_n_0 ;
  wire \mult[0][3][3]_i_16_n_0 ;
  wire \mult[0][3][3]_i_17_n_0 ;
  wire \mult[0][3][4]_i_15_n_0 ;
  wire \mult[0][3][4]_i_16_n_0 ;
  wire \mult[0][3][4]_i_17_n_0 ;
  wire \mult[0][3][5]_i_15_n_0 ;
  wire \mult[0][3][5]_i_16_n_0 ;
  wire \mult[0][3][5]_i_17_n_0 ;
  wire \mult[1][1][1]_i_14_n_0 ;
  wire \mult[1][1][1]_i_15_n_0 ;
  wire \mult[1][1][1]_i_16_n_0 ;
  wire \mult[1][1][1]_i_17_n_0 ;
  wire \mult[1][1][1]_i_6_n_0 ;
  wire \mult[1][1][1]_i_7_n_0 ;
  wire \mult[1][1][2]_i_14_n_0 ;
  wire \mult[1][1][2]_i_15_n_0 ;
  wire \mult[1][1][2]_i_16_n_0 ;
  wire \mult[1][1][2]_i_17_n_0 ;
  wire \mult[1][1][2]_i_6_n_0 ;
  wire \mult[1][1][2]_i_7_n_0 ;
  wire \mult[1][1][3]_i_14_n_0 ;
  wire \mult[1][1][3]_i_15_n_0 ;
  wire \mult[1][1][3]_i_16_n_0 ;
  wire \mult[1][1][3]_i_17_n_0 ;
  wire \mult[1][1][3]_i_6_n_0 ;
  wire \mult[1][1][3]_i_7_n_0 ;
  wire \mult[1][1][4]_i_14_n_0 ;
  wire \mult[1][1][4]_i_15_n_0 ;
  wire \mult[1][1][4]_i_16_n_0 ;
  wire \mult[1][1][4]_i_17_n_0 ;
  wire \mult[1][1][4]_i_6_n_0 ;
  wire \mult[1][1][4]_i_7_n_0 ;
  wire \mult[1][1][5]_i_14_n_0 ;
  wire \mult[1][1][5]_i_15_n_0 ;
  wire \mult[1][1][5]_i_16_n_0 ;
  wire \mult[1][1][5]_i_17_n_0 ;
  wire \mult[1][1][5]_i_6_n_0 ;
  wire \mult[1][1][5]_i_7_n_0 ;
  wire \mult[1][1][6]_i_14_n_0 ;
  wire \mult[1][1][6]_i_15_n_0 ;
  wire \mult[1][1][6]_i_16_n_0 ;
  wire \mult[1][1][6]_i_17_n_0 ;
  wire \mult[1][1][6]_i_6_n_0 ;
  wire \mult[1][1][6]_i_7_n_0 ;
  wire \mult[1][2][0]_i_14_n_0 ;
  wire \mult[1][2][0]_i_15_n_0 ;
  wire \mult[1][2][0]_i_16_n_0 ;
  wire \mult[1][2][0]_i_17_n_0 ;
  wire \mult[1][2][0]_i_6_n_0 ;
  wire \mult[1][2][0]_i_7_n_0 ;
  wire \mult[1][2][1]_i_14_n_0 ;
  wire \mult[1][2][1]_i_15_n_0 ;
  wire \mult[1][2][1]_i_16_n_0 ;
  wire \mult[1][2][1]_i_17_n_0 ;
  wire \mult[1][2][1]_i_6_n_0 ;
  wire \mult[1][2][1]_i_7_n_0 ;
  wire \mult[1][2][2]_i_14_n_0 ;
  wire \mult[1][2][2]_i_15_n_0 ;
  wire \mult[1][2][2]_i_16_n_0 ;
  wire \mult[1][2][2]_i_17_n_0 ;
  wire \mult[1][2][2]_i_6_n_0 ;
  wire \mult[1][2][2]_i_7_n_0 ;
  wire \mult[1][2][3]_i_14_n_0 ;
  wire \mult[1][2][3]_i_15_n_0 ;
  wire \mult[1][2][3]_i_16_n_0 ;
  wire \mult[1][2][3]_i_17_n_0 ;
  wire \mult[1][2][3]_i_6_n_0 ;
  wire \mult[1][2][3]_i_7_n_0 ;
  wire \mult[1][2][4]_i_14_n_0 ;
  wire \mult[1][2][4]_i_15_n_0 ;
  wire \mult[1][2][4]_i_16_n_0 ;
  wire \mult[1][2][4]_i_17_n_0 ;
  wire \mult[1][2][4]_i_6_n_0 ;
  wire \mult[1][2][4]_i_7_n_0 ;
  wire \mult[1][2][5]_i_14_n_0 ;
  wire \mult[1][2][5]_i_15_n_0 ;
  wire \mult[1][2][5]_i_16_n_0 ;
  wire \mult[1][2][5]_i_17_n_0 ;
  wire \mult[1][2][5]_i_6_n_0 ;
  wire \mult[1][2][5]_i_7_n_0 ;
  wire \mult[1][3][1]_i_15_n_0 ;
  wire \mult[1][3][1]_i_16_n_0 ;
  wire \mult[1][3][1]_i_17_n_0 ;
  wire \mult[1][3][2]_i_15_n_0 ;
  wire \mult[1][3][2]_i_16_n_0 ;
  wire \mult[1][3][2]_i_17_n_0 ;
  wire \mult[1][3][3]_i_15_n_0 ;
  wire \mult[1][3][3]_i_16_n_0 ;
  wire \mult[1][3][3]_i_17_n_0 ;
  wire \mult[1][3][4]_i_15_n_0 ;
  wire \mult[1][3][4]_i_16_n_0 ;
  wire \mult[1][3][4]_i_17_n_0 ;
  wire \mult[1][3][5]_i_15_n_0 ;
  wire \mult[1][3][5]_i_16_n_0 ;
  wire \mult[1][3][5]_i_17_n_0 ;
  wire \mult[1][3][6]_i_15_n_0 ;
  wire \mult[1][3][6]_i_16_n_0 ;
  wire \mult[1][3][6]_i_17_n_0 ;
  wire \mult[2][1][1]_i_14_n_0 ;
  wire \mult[2][1][1]_i_15_n_0 ;
  wire \mult[2][1][1]_i_16_n_0 ;
  wire \mult[2][1][1]_i_17_n_0 ;
  wire \mult[2][1][1]_i_6_n_0 ;
  wire \mult[2][1][1]_i_7_n_0 ;
  wire \mult[2][1][2]_i_14_n_0 ;
  wire \mult[2][1][2]_i_15_n_0 ;
  wire \mult[2][1][2]_i_16_n_0 ;
  wire \mult[2][1][2]_i_17_n_0 ;
  wire \mult[2][1][2]_i_6_n_0 ;
  wire \mult[2][1][2]_i_7_n_0 ;
  wire \mult[2][1][3]_i_14_n_0 ;
  wire \mult[2][1][3]_i_15_n_0 ;
  wire \mult[2][1][3]_i_16_n_0 ;
  wire \mult[2][1][3]_i_17_n_0 ;
  wire \mult[2][1][3]_i_6_n_0 ;
  wire \mult[2][1][3]_i_7_n_0 ;
  wire \mult[2][1][4]_i_14_n_0 ;
  wire \mult[2][1][4]_i_15_n_0 ;
  wire \mult[2][1][4]_i_16_n_0 ;
  wire \mult[2][1][4]_i_17_n_0 ;
  wire \mult[2][1][4]_i_6_n_0 ;
  wire \mult[2][1][4]_i_7_n_0 ;
  wire \mult[2][1][5]_i_18_n_0 ;
  wire \mult[2][1][5]_i_19_n_0 ;
  wire \mult[2][1][5]_i_20_n_0 ;
  wire \mult[2][1][5]_i_21_n_0 ;
  wire \mult[2][1][5]_i_22_n_0 ;
  wire \mult[2][1][5]_i_6_n_0 ;
  wire \mult[2][1][5]_i_7_n_0 ;
  wire \mult[2][1][5]_i_8_n_0 ;
  wire \mult[2][3][1]_i_15_n_0 ;
  wire \mult[2][3][1]_i_16_n_0 ;
  wire \mult[2][3][1]_i_17_n_0 ;
  wire \mult[2][3][2]_i_15_n_0 ;
  wire \mult[2][3][2]_i_16_n_0 ;
  wire \mult[2][3][2]_i_17_n_0 ;
  wire \mult[2][3][3]_i_15_n_0 ;
  wire \mult[2][3][3]_i_16_n_0 ;
  wire \mult[2][3][3]_i_17_n_0 ;
  wire \mult[2][3][4]_i_15_n_0 ;
  wire \mult[2][3][4]_i_16_n_0 ;
  wire \mult[2][3][4]_i_17_n_0 ;
  wire \mult[2][3][5]_i_15_n_0 ;
  wire \mult[2][3][5]_i_16_n_0 ;
  wire \mult[2][3][5]_i_17_n_0 ;
  wire \mult[2][8][0]_i_10_n_0 ;
  wire \mult[2][8][0]_i_11_n_0 ;
  wire \mult[2][8][0]_i_22_n_0 ;
  wire \mult[2][8][0]_i_23_n_0 ;
  wire \mult[2][8][0]_i_24_n_0 ;
  wire \mult[2][8][0]_i_25_n_0 ;
  wire \mult[2][8][1]_i_10_n_0 ;
  wire \mult[2][8][1]_i_11_n_0 ;
  wire \mult[2][8][1]_i_22_n_0 ;
  wire \mult[2][8][1]_i_23_n_0 ;
  wire \mult[2][8][1]_i_24_n_0 ;
  wire \mult[2][8][1]_i_25_n_0 ;
  wire \mult[2][8][2]_i_10_n_0 ;
  wire \mult[2][8][2]_i_11_n_0 ;
  wire \mult[2][8][2]_i_22_n_0 ;
  wire \mult[2][8][2]_i_23_n_0 ;
  wire \mult[2][8][2]_i_24_n_0 ;
  wire \mult[2][8][2]_i_25_n_0 ;
  wire \mult[2][8][3]_i_10_n_0 ;
  wire \mult[2][8][3]_i_11_n_0 ;
  wire \mult[2][8][3]_i_22_n_0 ;
  wire \mult[2][8][3]_i_23_n_0 ;
  wire \mult[2][8][3]_i_24_n_0 ;
  wire \mult[2][8][3]_i_25_n_0 ;
  wire \mult[2][8][4]_i_12_n_0 ;
  wire \mult[2][8][4]_i_13_n_0 ;
  wire \mult[2][8][4]_i_14_n_0 ;
  wire \mult[2][8][4]_i_32_n_0 ;
  wire \mult[2][8][4]_i_33_n_0 ;
  wire \mult[2][8][4]_i_34_n_0 ;
  wire \mult[2][8][4]_i_35_n_0 ;
  wire \mult[2][8][4]_i_36_n_0 ;
  wire \mult[2][8][4]_i_37_n_0 ;
  wire \mult[2][8][4]_i_38_n_0 ;
  wire \mult_reg[0][6][0] ;
  wire \mult_reg[0][6][0]_0 ;
  wire \mult_reg[0][6][1] ;
  wire \mult_reg[0][6][1]_0 ;
  wire \mult_reg[0][6][2] ;
  wire \mult_reg[0][6][2]_0 ;
  wire \mult_reg[0][6][3] ;
  wire \mult_reg[0][6][3]_0 ;
  wire \mult_reg[0][6][4] ;
  wire \mult_reg[0][6][4]_0 ;
  wire \mult_reg[1][6][0] ;
  wire \mult_reg[1][6][0]_0 ;
  wire \mult_reg[1][6][1] ;
  wire \mult_reg[1][6][1]_0 ;
  wire \mult_reg[1][6][2] ;
  wire \mult_reg[1][6][2]_0 ;
  wire \mult_reg[1][6][3] ;
  wire \mult_reg[1][6][3]_0 ;
  wire \mult_reg[1][6][4] ;
  wire \mult_reg[1][6][4]_0 ;
  wire \mult_reg[1][6][5] ;
  wire \mult_reg[1][6][5]_0 ;
  wire \mult_reg[2][6][0] ;
  wire \mult_reg[2][6][0]_0 ;
  wire \mult_reg[2][6][1] ;
  wire \mult_reg[2][6][1]_0 ;
  wire \mult_reg[2][6][2] ;
  wire \mult_reg[2][6][2]_0 ;
  wire \mult_reg[2][6][3] ;
  wire \mult_reg[2][6][3]_0 ;
  wire \mult_reg[2][6][4] ;
  wire \mult_reg[2][6][4]_0 ;
  wire [15:0]o_data0;
  wire [11:0]pixel_in;
  wire \rdPntr[10]_i_2__0_n_0 ;
  wire \rdPntr[10]_i_3__0_n_0 ;
  wire \rdPntr[6]_i_1__0_n_0 ;
  wire \rdPntr[6]_i_2__0_n_0 ;
  wire \rdPntr[7]_i_1__0_n_0 ;
  wire \rdPntr[8]_i_1__0_n_0 ;
  wire \rdPntr[9]_i_1__0_n_0 ;
  wire \rdPntr_reg[0]_rep__0_0 ;
  wire \rdPntr_reg[0]_rep__0_1 ;
  wire \rdPntr_reg[0]_rep__0_10 ;
  wire \rdPntr_reg[0]_rep__0_11 ;
  wire \rdPntr_reg[0]_rep__0_12 ;
  wire \rdPntr_reg[0]_rep__0_13 ;
  wire \rdPntr_reg[0]_rep__0_14 ;
  wire \rdPntr_reg[0]_rep__0_15 ;
  wire \rdPntr_reg[0]_rep__0_2 ;
  wire \rdPntr_reg[0]_rep__0_3 ;
  wire \rdPntr_reg[0]_rep__0_4 ;
  wire \rdPntr_reg[0]_rep__0_5 ;
  wire \rdPntr_reg[0]_rep__0_6 ;
  wire \rdPntr_reg[0]_rep__0_7 ;
  wire \rdPntr_reg[0]_rep__0_8 ;
  wire \rdPntr_reg[0]_rep__0_9 ;
  wire \rdPntr_reg[0]_rep__0_n_0 ;
  wire \rdPntr_reg[0]_rep__1_0 ;
  wire \rdPntr_reg[0]_rep__1_n_0 ;
  wire \rdPntr_reg[0]_rep_n_0 ;
  wire \rdPntr_reg[8]_0 ;
  wire \rdPntr_reg[8]_1 ;
  wire \rdPntr_reg[8]_10 ;
  wire \rdPntr_reg[8]_11 ;
  wire \rdPntr_reg[8]_12 ;
  wire \rdPntr_reg[8]_13 ;
  wire \rdPntr_reg[8]_14 ;
  wire \rdPntr_reg[8]_15 ;
  wire \rdPntr_reg[8]_2 ;
  wire \rdPntr_reg[8]_3 ;
  wire \rdPntr_reg[8]_4 ;
  wire \rdPntr_reg[8]_5 ;
  wire \rdPntr_reg[8]_6 ;
  wire \rdPntr_reg[8]_7 ;
  wire \rdPntr_reg[8]_8 ;
  wire \rdPntr_reg[8]_9 ;
  wire \rdPntr_reg[9]_0 ;
  wire \rdPntr_reg[9]_1 ;
  wire \rdPntr_reg[9]_10 ;
  wire \rdPntr_reg[9]_11 ;
  wire \rdPntr_reg[9]_12 ;
  wire \rdPntr_reg[9]_13 ;
  wire \rdPntr_reg[9]_14 ;
  wire \rdPntr_reg[9]_15 ;
  wire \rdPntr_reg[9]_2 ;
  wire \rdPntr_reg[9]_3 ;
  wire \rdPntr_reg[9]_4 ;
  wire \rdPntr_reg[9]_5 ;
  wire \rdPntr_reg[9]_6 ;
  wire \rdPntr_reg[9]_7 ;
  wire \rdPntr_reg[9]_8 ;
  wire \rdPntr_reg[9]_9 ;
  wire \rdPntr_reg_n_0_[0] ;
  wire \rdPntr_reg_n_0_[10] ;
  wire \rdPntr_reg_n_0_[1] ;
  wire \rdPntr_reg_n_0_[2] ;
  wire \rdPntr_reg_n_0_[3] ;
  wire \rdPntr_reg_n_0_[4] ;
  wire \rdPntr_reg_n_0_[5] ;
  wire [9:6]rdPntr_reg_rep__0;
  wire someport;
  wire \wrPntr[0]_i_1__0_n_0 ;
  wire \wrPntr[10]_i_1__2_n_0 ;
  wire \wrPntr[10]_i_2__0_n_0 ;
  wire \wrPntr[10]_i_3__0_n_0 ;
  wire \wrPntr[1]_i_1__0_n_0 ;
  wire \wrPntr[2]_i_1__0_n_0 ;
  wire \wrPntr[3]_i_1__0_n_0 ;
  wire \wrPntr[4]_i_1__0_n_0 ;
  wire \wrPntr[5]_i_1__0_n_0 ;
  wire \wrPntr[6]_i_1__0_n_0 ;
  wire \wrPntr[6]_i_2__0_n_0 ;
  wire \wrPntr[7]_i_1__0_n_0 ;
  wire \wrPntr[8]_i_1__0_n_0 ;
  wire \wrPntr[9]_i_1__0_n_0 ;
  wire \wrPntr_reg_n_0_[0] ;
  wire \wrPntr_reg_n_0_[10] ;
  wire \wrPntr_reg_n_0_[1] ;
  wire \wrPntr_reg_n_0_[2] ;
  wire \wrPntr_reg_n_0_[3] ;
  wire \wrPntr_reg_n_0_[4] ;
  wire \wrPntr_reg_n_0_[5] ;
  wire \wrPntr_reg_n_0_[6] ;
  wire \wrPntr_reg_n_0_[7] ;
  wire \wrPntr_reg_n_0_[8] ;
  wire \wrPntr_reg_n_0_[9] ;
  wire NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_128_191_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_128_191_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_128_191_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_128_191_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_192_255_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_192_255_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_192_255_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_192_255_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_256_319_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_256_319_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_256_319_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_256_319_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_320_383_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_320_383_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_320_383_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_320_383_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_384_447_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_384_447_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_384_447_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_384_447_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_448_511_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_448_511_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_448_511_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_448_511_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_512_575_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_512_575_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_512_575_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_512_575_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_576_639_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_576_639_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_576_639_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_576_639_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_64_127_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_64_127_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_64_127_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_64_127_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_128_191_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_128_191_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_128_191_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_128_191_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_192_255_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_192_255_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_192_255_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_192_255_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_256_319_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_256_319_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_256_319_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_256_319_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_320_383_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_320_383_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_320_383_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_320_383_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_384_447_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_384_447_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_384_447_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_384_447_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_448_511_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_448_511_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_448_511_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_448_511_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_512_575_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_512_575_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_512_575_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_512_575_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_576_639_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_576_639_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_576_639_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_576_639_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_64_127_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_64_127_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_64_127_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_64_127_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_128_191_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_128_191_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_128_191_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_128_191_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_192_255_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_192_255_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_192_255_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_192_255_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_256_319_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_256_319_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_256_319_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_256_319_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_320_383_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_320_383_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_320_383_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_320_383_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_384_447_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_384_447_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_384_447_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_384_447_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_448_511_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_448_511_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_448_511_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_448_511_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_512_575_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_512_575_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_512_575_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_512_575_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_576_639_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_576_639_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_576_639_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_576_639_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_64_127_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_64_127_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_64_127_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_64_127_9_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_0_63_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_0_63_0_2_n_0),
        .DOB(line_reg_r1_0_63_0_2_n_1),
        .DOC(line_reg_r1_0_63_0_2_n_2),
        .DOD(NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    line_reg_r1_0_63_0_2_i_1__0
       (.I0(\wrPntr[10]_i_1__2_n_0 ),
        .I1(\wrPntr_reg_n_0_[7] ),
        .I2(\wrPntr_reg_n_0_[6] ),
        .I3(\wrPntr_reg_n_0_[9] ),
        .I4(\wrPntr_reg_n_0_[8] ),
        .O(line_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_0_63_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r1_0_63_12_14_n_0),
        .DOB(line_reg_r1_0_63_12_14_n_1),
        .DOC(line_reg_r1_0_63_12_14_n_2),
        .DOD(NLW_line_reg_r1_0_63_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__0_n_0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_0_63_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_0_63_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_0_63_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_0_63_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r1_0_63_3_5_n_0),
        .DOB(line_reg_r1_0_63_3_5_n_1),
        .DOC(line_reg_r1_0_63_3_5_n_2),
        .DOD(NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_0_63_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r1_0_63_6_8_n_0),
        .DOB(line_reg_r1_0_63_6_8_n_1),
        .DOC(line_reg_r1_0_63_6_8_n_2),
        .DOD(NLW_line_reg_r1_0_63_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_0_63_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r1_0_63_9_11_n_0),
        .DOB(line_reg_r1_0_63_9_11_n_1),
        .DOC(line_reg_r1_0_63_9_11_n_2),
        .DOD(NLW_line_reg_r1_0_63_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_128_191_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_128_191_0_2_n_0),
        .DOB(line_reg_r1_128_191_0_2_n_1),
        .DOC(line_reg_r1_128_191_0_2_n_2),
        .DOD(NLW_line_reg_r1_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_reg_r1_128_191_0_2_i_1__0
       (.I0(\wrPntr[10]_i_1__2_n_0 ),
        .I1(\wrPntr_reg_n_0_[8] ),
        .I2(\wrPntr_reg_n_0_[6] ),
        .I3(\wrPntr_reg_n_0_[9] ),
        .I4(\wrPntr_reg_n_0_[7] ),
        .O(line_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_128_191_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r1_128_191_12_14_n_0),
        .DOB(line_reg_r1_128_191_12_14_n_1),
        .DOC(line_reg_r1_128_191_12_14_n_2),
        .DOD(NLW_line_reg_r1_128_191_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__0_n_0));
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_128_191_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_128_191_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_128_191_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_128_191_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r1_128_191_3_5_n_0),
        .DOB(line_reg_r1_128_191_3_5_n_1),
        .DOC(line_reg_r1_128_191_3_5_n_2),
        .DOD(NLW_line_reg_r1_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_128_191_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r1_128_191_6_8_n_0),
        .DOB(line_reg_r1_128_191_6_8_n_1),
        .DOC(line_reg_r1_128_191_6_8_n_2),
        .DOD(NLW_line_reg_r1_128_191_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_128_191_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r1_128_191_9_11_n_0),
        .DOB(line_reg_r1_128_191_9_11_n_1),
        .DOC(line_reg_r1_128_191_9_11_n_2),
        .DOD(NLW_line_reg_r1_128_191_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_192_255_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_192_255_0_2_n_0),
        .DOB(line_reg_r1_192_255_0_2_n_1),
        .DOC(line_reg_r1_192_255_0_2_n_2),
        .DOD(NLW_line_reg_r1_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_reg_r1_192_255_0_2_i_1__0
       (.I0(\wrPntr_reg_n_0_[9] ),
        .I1(\wrPntr_reg_n_0_[7] ),
        .I2(\wrPntr_reg_n_0_[6] ),
        .I3(\wrPntr_reg_n_0_[8] ),
        .I4(\wrPntr[10]_i_1__2_n_0 ),
        .O(line_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_192_255_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r1_192_255_12_14_n_0),
        .DOB(line_reg_r1_192_255_12_14_n_1),
        .DOC(line_reg_r1_192_255_12_14_n_2),
        .DOD(NLW_line_reg_r1_192_255_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__0_n_0));
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_192_255_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_192_255_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_192_255_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_192_255_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r1_192_255_3_5_n_0),
        .DOB(line_reg_r1_192_255_3_5_n_1),
        .DOC(line_reg_r1_192_255_3_5_n_2),
        .DOD(NLW_line_reg_r1_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_192_255_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r1_192_255_6_8_n_0),
        .DOB(line_reg_r1_192_255_6_8_n_1),
        .DOC(line_reg_r1_192_255_6_8_n_2),
        .DOD(NLW_line_reg_r1_192_255_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_192_255_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r1_192_255_9_11_n_0),
        .DOB(line_reg_r1_192_255_9_11_n_1),
        .DOC(line_reg_r1_192_255_9_11_n_2),
        .DOD(NLW_line_reg_r1_192_255_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_256_319_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_256_319_0_2_n_0),
        .DOB(line_reg_r1_256_319_0_2_n_1),
        .DOC(line_reg_r1_256_319_0_2_n_2),
        .DOD(NLW_line_reg_r1_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_reg_r1_256_319_0_2_i_1__0
       (.I0(\wrPntr[10]_i_1__2_n_0 ),
        .I1(\wrPntr_reg_n_0_[7] ),
        .I2(\wrPntr_reg_n_0_[6] ),
        .I3(\wrPntr_reg_n_0_[9] ),
        .I4(\wrPntr_reg_n_0_[8] ),
        .O(line_reg_r1_256_319_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_256_319_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r1_256_319_12_14_n_0),
        .DOB(line_reg_r1_256_319_12_14_n_1),
        .DOC(line_reg_r1_256_319_12_14_n_2),
        .DOD(NLW_line_reg_r1_256_319_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__0_n_0));
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_256_319_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_256_319_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_256_319_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_256_319_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r1_256_319_3_5_n_0),
        .DOB(line_reg_r1_256_319_3_5_n_1),
        .DOC(line_reg_r1_256_319_3_5_n_2),
        .DOD(NLW_line_reg_r1_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_256_319_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r1_256_319_6_8_n_0),
        .DOB(line_reg_r1_256_319_6_8_n_1),
        .DOC(line_reg_r1_256_319_6_8_n_2),
        .DOD(NLW_line_reg_r1_256_319_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_256_319_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r1_256_319_9_11_n_0),
        .DOB(line_reg_r1_256_319_9_11_n_1),
        .DOC(line_reg_r1_256_319_9_11_n_2),
        .DOD(NLW_line_reg_r1_256_319_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_320_383_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_320_383_0_2_n_0),
        .DOB(line_reg_r1_320_383_0_2_n_1),
        .DOC(line_reg_r1_320_383_0_2_n_2),
        .DOD(NLW_line_reg_r1_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_reg_r1_320_383_0_2_i_1__0
       (.I0(\wrPntr_reg_n_0_[9] ),
        .I1(\wrPntr_reg_n_0_[8] ),
        .I2(\wrPntr_reg_n_0_[6] ),
        .I3(\wrPntr_reg_n_0_[7] ),
        .I4(\wrPntr[10]_i_1__2_n_0 ),
        .O(line_reg_r1_320_383_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_320_383_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r1_320_383_12_14_n_0),
        .DOB(line_reg_r1_320_383_12_14_n_1),
        .DOC(line_reg_r1_320_383_12_14_n_2),
        .DOD(NLW_line_reg_r1_320_383_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__0_n_0));
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_320_383_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_320_383_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_320_383_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_320_383_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r1_320_383_3_5_n_0),
        .DOB(line_reg_r1_320_383_3_5_n_1),
        .DOC(line_reg_r1_320_383_3_5_n_2),
        .DOD(NLW_line_reg_r1_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_320_383_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r1_320_383_6_8_n_0),
        .DOB(line_reg_r1_320_383_6_8_n_1),
        .DOC(line_reg_r1_320_383_6_8_n_2),
        .DOD(NLW_line_reg_r1_320_383_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_320_383_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r1_320_383_9_11_n_0),
        .DOB(line_reg_r1_320_383_9_11_n_1),
        .DOC(line_reg_r1_320_383_9_11_n_2),
        .DOD(NLW_line_reg_r1_320_383_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_384_447_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_384_447_0_2_n_0),
        .DOB(line_reg_r1_384_447_0_2_n_1),
        .DOC(line_reg_r1_384_447_0_2_n_2),
        .DOD(NLW_line_reg_r1_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_reg_r1_384_447_0_2_i_1__0
       (.I0(\wrPntr_reg_n_0_[9] ),
        .I1(\wrPntr_reg_n_0_[8] ),
        .I2(\wrPntr_reg_n_0_[7] ),
        .I3(\wrPntr_reg_n_0_[6] ),
        .I4(\wrPntr[10]_i_1__2_n_0 ),
        .O(line_reg_r1_384_447_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_384_447_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r1_384_447_12_14_n_0),
        .DOB(line_reg_r1_384_447_12_14_n_1),
        .DOC(line_reg_r1_384_447_12_14_n_2),
        .DOD(NLW_line_reg_r1_384_447_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__0_n_0));
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_384_447_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_384_447_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_384_447_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_384_447_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r1_384_447_3_5_n_0),
        .DOB(line_reg_r1_384_447_3_5_n_1),
        .DOC(line_reg_r1_384_447_3_5_n_2),
        .DOD(NLW_line_reg_r1_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_384_447_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r1_384_447_6_8_n_0),
        .DOB(line_reg_r1_384_447_6_8_n_1),
        .DOC(line_reg_r1_384_447_6_8_n_2),
        .DOD(NLW_line_reg_r1_384_447_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_384_447_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r1_384_447_9_11_n_0),
        .DOB(line_reg_r1_384_447_9_11_n_1),
        .DOC(line_reg_r1_384_447_9_11_n_2),
        .DOD(NLW_line_reg_r1_384_447_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_448_511_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_448_511_0_2_n_0),
        .DOB(line_reg_r1_448_511_0_2_n_1),
        .DOC(line_reg_r1_448_511_0_2_n_2),
        .DOD(NLW_line_reg_r1_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    line_reg_r1_448_511_0_2_i_1__0
       (.I0(\wrPntr_reg_n_0_[9] ),
        .I1(\wrPntr_reg_n_0_[7] ),
        .I2(\wrPntr_reg_n_0_[6] ),
        .I3(\wrPntr[10]_i_1__2_n_0 ),
        .I4(\wrPntr_reg_n_0_[8] ),
        .O(line_reg_r1_448_511_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_448_511_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r1_448_511_12_14_n_0),
        .DOB(line_reg_r1_448_511_12_14_n_1),
        .DOC(line_reg_r1_448_511_12_14_n_2),
        .DOD(NLW_line_reg_r1_448_511_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__0_n_0));
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_448_511_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_448_511_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_448_511_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_448_511_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r1_448_511_3_5_n_0),
        .DOB(line_reg_r1_448_511_3_5_n_1),
        .DOC(line_reg_r1_448_511_3_5_n_2),
        .DOD(NLW_line_reg_r1_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_448_511_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r1_448_511_6_8_n_0),
        .DOB(line_reg_r1_448_511_6_8_n_1),
        .DOC(line_reg_r1_448_511_6_8_n_2),
        .DOD(NLW_line_reg_r1_448_511_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_448_511_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r1_448_511_9_11_n_0),
        .DOB(line_reg_r1_448_511_9_11_n_1),
        .DOC(line_reg_r1_448_511_9_11_n_2),
        .DOD(NLW_line_reg_r1_448_511_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_512_575_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_512_575_0_2_n_0),
        .DOB(line_reg_r1_512_575_0_2_n_1),
        .DOC(line_reg_r1_512_575_0_2_n_2),
        .DOD(NLW_line_reg_r1_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_reg_r1_512_575_0_2_i_1__0
       (.I0(\wrPntr[10]_i_1__2_n_0 ),
        .I1(\wrPntr_reg_n_0_[7] ),
        .I2(\wrPntr_reg_n_0_[6] ),
        .I3(\wrPntr_reg_n_0_[8] ),
        .I4(\wrPntr_reg_n_0_[9] ),
        .O(line_reg_r1_512_575_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_512_575_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r1_512_575_12_14_n_0),
        .DOB(line_reg_r1_512_575_12_14_n_1),
        .DOC(line_reg_r1_512_575_12_14_n_2),
        .DOD(NLW_line_reg_r1_512_575_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__0_n_0));
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_512_575_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_512_575_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_512_575_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_512_575_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r1_512_575_3_5_n_0),
        .DOB(line_reg_r1_512_575_3_5_n_1),
        .DOC(line_reg_r1_512_575_3_5_n_2),
        .DOD(NLW_line_reg_r1_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_512_575_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r1_512_575_6_8_n_0),
        .DOB(line_reg_r1_512_575_6_8_n_1),
        .DOC(line_reg_r1_512_575_6_8_n_2),
        .DOD(NLW_line_reg_r1_512_575_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_512_575_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r1_512_575_9_11_n_0),
        .DOB(line_reg_r1_512_575_9_11_n_1),
        .DOC(line_reg_r1_512_575_9_11_n_2),
        .DOD(NLW_line_reg_r1_512_575_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_576_639_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_576_639_0_2_n_0),
        .DOB(line_reg_r1_576_639_0_2_n_1),
        .DOC(line_reg_r1_576_639_0_2_n_2),
        .DOD(NLW_line_reg_r1_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_reg_r1_576_639_0_2_i_1__0
       (.I0(\wrPntr_reg_n_0_[8] ),
        .I1(\wrPntr_reg_n_0_[9] ),
        .I2(\wrPntr_reg_n_0_[6] ),
        .I3(\wrPntr_reg_n_0_[7] ),
        .I4(\wrPntr[10]_i_1__2_n_0 ),
        .O(line_reg_r1_576_639_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_576_639_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r1_576_639_12_14_n_0),
        .DOB(line_reg_r1_576_639_12_14_n_1),
        .DOC(line_reg_r1_576_639_12_14_n_2),
        .DOD(NLW_line_reg_r1_576_639_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__0_n_0));
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_576_639_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_576_639_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_576_639_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_576_639_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r1_576_639_3_5_n_0),
        .DOB(line_reg_r1_576_639_3_5_n_1),
        .DOC(line_reg_r1_576_639_3_5_n_2),
        .DOD(NLW_line_reg_r1_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_576_639_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r1_576_639_6_8_n_0),
        .DOB(line_reg_r1_576_639_6_8_n_1),
        .DOC(line_reg_r1_576_639_6_8_n_2),
        .DOD(NLW_line_reg_r1_576_639_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_576_639_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r1_576_639_9_11_n_0),
        .DOB(line_reg_r1_576_639_9_11_n_1),
        .DOC(line_reg_r1_576_639_9_11_n_2),
        .DOD(NLW_line_reg_r1_576_639_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_64_127_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_64_127_0_2_n_0),
        .DOB(line_reg_r1_64_127_0_2_n_1),
        .DOC(line_reg_r1_64_127_0_2_n_2),
        .DOD(NLW_line_reg_r1_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_reg_r1_64_127_0_2_i_1__0
       (.I0(\wrPntr[10]_i_1__2_n_0 ),
        .I1(\wrPntr_reg_n_0_[8] ),
        .I2(\wrPntr_reg_n_0_[7] ),
        .I3(\wrPntr_reg_n_0_[9] ),
        .I4(\wrPntr_reg_n_0_[6] ),
        .O(line_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_64_127_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r1_64_127_12_14_n_0),
        .DOB(line_reg_r1_64_127_12_14_n_1),
        .DOC(line_reg_r1_64_127_12_14_n_2),
        .DOD(NLW_line_reg_r1_64_127_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__0_n_0));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_64_127_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_64_127_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_64_127_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_64_127_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r1_64_127_3_5_n_0),
        .DOB(line_reg_r1_64_127_3_5_n_1),
        .DOC(line_reg_r1_64_127_3_5_n_2),
        .DOD(NLW_line_reg_r1_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_64_127_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r1_64_127_6_8_n_0),
        .DOB(line_reg_r1_64_127_6_8_n_1),
        .DOC(line_reg_r1_64_127_6_8_n_2),
        .DOD(NLW_line_reg_r1_64_127_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_64_127_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r1_64_127_9_11_n_0),
        .DOB(line_reg_r1_64_127_9_11_n_1),
        .DOC(line_reg_r1_64_127_9_11_n_2),
        .DOD(NLW_line_reg_r1_64_127_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_0_63_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_0_63_0_2_n_0),
        .DOB(line_reg_r2_0_63_0_2_n_1),
        .DOC(line_reg_r2_0_63_0_2_n_2),
        .DOD(NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    line_reg_r2_0_63_0_2_i_1__0
       (.I0(\rdPntr_reg[0]_rep__0_n_0 ),
        .I1(\rdPntr_reg_n_0_[3] ),
        .I2(\rdPntr_reg_n_0_[1] ),
        .I3(\rdPntr_reg_n_0_[2] ),
        .I4(\rdPntr_reg_n_0_[4] ),
        .I5(\rdPntr_reg_n_0_[5] ),
        .O(line_reg_r2_0_63_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    line_reg_r2_0_63_0_2_i_2__0
       (.I0(\rdPntr_reg[0]_rep__0_n_0 ),
        .I1(\rdPntr_reg_n_0_[2] ),
        .I2(\rdPntr_reg_n_0_[1] ),
        .I3(\rdPntr_reg_n_0_[3] ),
        .I4(\rdPntr_reg_n_0_[4] ),
        .O(line_reg_r2_0_63_0_2_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    line_reg_r2_0_63_0_2_i_3__0
       (.I0(\rdPntr_reg[0]_rep__0_n_0 ),
        .I1(\rdPntr_reg_n_0_[1] ),
        .I2(\rdPntr_reg_n_0_[2] ),
        .I3(\rdPntr_reg_n_0_[3] ),
        .O(line_reg_r2_0_63_0_2_i_3__0_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    line_reg_r2_0_63_0_2_i_4__0
       (.I0(\rdPntr_reg_n_0_[1] ),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr_reg_n_0_[2] ),
        .O(line_reg_r2_0_63_0_2_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    line_reg_r2_0_63_0_2_i_5__0
       (.I0(\rdPntr_reg[0]_rep__0_n_0 ),
        .I1(\rdPntr_reg_n_0_[1] ),
        .O(line_reg_r2_0_63_0_2_i_5__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_reg_r2_0_63_0_2_i_6__0
       (.I0(\rdPntr_reg[0]_rep__0_n_0 ),
        .O(line_reg_r2_0_63_0_2_i_6__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_0_63_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r2_0_63_12_14_n_0),
        .DOB(line_reg_r2_0_63_12_14_n_1),
        .DOC(line_reg_r2_0_63_12_14_n_2),
        .DOD(NLW_line_reg_r2_0_63_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__0_n_0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_0_63_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_0_63_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__0_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__0_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__0_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__0_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__0_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_line_reg_r2_0_63_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_0_63_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r2_0_63_3_5_n_0),
        .DOB(line_reg_r2_0_63_3_5_n_1),
        .DOC(line_reg_r2_0_63_3_5_n_2),
        .DOD(NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_0_63_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r2_0_63_6_8_n_0),
        .DOB(line_reg_r2_0_63_6_8_n_1),
        .DOC(line_reg_r2_0_63_6_8_n_2),
        .DOD(NLW_line_reg_r2_0_63_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_0_63_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r2_0_63_9_11_n_0),
        .DOB(line_reg_r2_0_63_9_11_n_1),
        .DOC(line_reg_r2_0_63_9_11_n_2),
        .DOD(NLW_line_reg_r2_0_63_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_128_191_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_128_191_0_2_n_0),
        .DOB(line_reg_r2_128_191_0_2_n_1),
        .DOC(line_reg_r2_128_191_0_2_n_2),
        .DOD(NLW_line_reg_r2_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_128_191_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r2_128_191_12_14_n_0),
        .DOB(line_reg_r2_128_191_12_14_n_1),
        .DOC(line_reg_r2_128_191_12_14_n_2),
        .DOD(NLW_line_reg_r2_128_191_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__0_n_0));
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_128_191_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_128_191_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__0_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__0_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__0_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__0_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__0_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_line_reg_r2_128_191_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_128_191_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r2_128_191_3_5_n_0),
        .DOB(line_reg_r2_128_191_3_5_n_1),
        .DOC(line_reg_r2_128_191_3_5_n_2),
        .DOD(NLW_line_reg_r2_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_128_191_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r2_128_191_6_8_n_0),
        .DOB(line_reg_r2_128_191_6_8_n_1),
        .DOC(line_reg_r2_128_191_6_8_n_2),
        .DOD(NLW_line_reg_r2_128_191_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_128_191_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r2_128_191_9_11_n_0),
        .DOB(line_reg_r2_128_191_9_11_n_1),
        .DOC(line_reg_r2_128_191_9_11_n_2),
        .DOD(NLW_line_reg_r2_128_191_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_192_255_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_192_255_0_2_n_0),
        .DOB(line_reg_r2_192_255_0_2_n_1),
        .DOC(line_reg_r2_192_255_0_2_n_2),
        .DOD(NLW_line_reg_r2_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_192_255_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r2_192_255_12_14_n_0),
        .DOB(line_reg_r2_192_255_12_14_n_1),
        .DOC(line_reg_r2_192_255_12_14_n_2),
        .DOD(NLW_line_reg_r2_192_255_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__0_n_0));
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_192_255_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_192_255_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__0_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__0_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__0_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__0_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__0_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_line_reg_r2_192_255_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_192_255_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r2_192_255_3_5_n_0),
        .DOB(line_reg_r2_192_255_3_5_n_1),
        .DOC(line_reg_r2_192_255_3_5_n_2),
        .DOD(NLW_line_reg_r2_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_192_255_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r2_192_255_6_8_n_0),
        .DOB(line_reg_r2_192_255_6_8_n_1),
        .DOC(line_reg_r2_192_255_6_8_n_2),
        .DOD(NLW_line_reg_r2_192_255_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_192_255_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r2_192_255_9_11_n_0),
        .DOB(line_reg_r2_192_255_9_11_n_1),
        .DOC(line_reg_r2_192_255_9_11_n_2),
        .DOD(NLW_line_reg_r2_192_255_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_256_319_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_256_319_0_2_n_0),
        .DOB(line_reg_r2_256_319_0_2_n_1),
        .DOC(line_reg_r2_256_319_0_2_n_2),
        .DOD(NLW_line_reg_r2_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_256_319_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r2_256_319_12_14_n_0),
        .DOB(line_reg_r2_256_319_12_14_n_1),
        .DOC(line_reg_r2_256_319_12_14_n_2),
        .DOD(NLW_line_reg_r2_256_319_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__0_n_0));
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_256_319_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_256_319_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__0_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__0_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__0_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__0_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__0_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_line_reg_r2_256_319_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_256_319_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r2_256_319_3_5_n_0),
        .DOB(line_reg_r2_256_319_3_5_n_1),
        .DOC(line_reg_r2_256_319_3_5_n_2),
        .DOD(NLW_line_reg_r2_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_256_319_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r2_256_319_6_8_n_0),
        .DOB(line_reg_r2_256_319_6_8_n_1),
        .DOC(line_reg_r2_256_319_6_8_n_2),
        .DOD(NLW_line_reg_r2_256_319_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_256_319_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r2_256_319_9_11_n_0),
        .DOB(line_reg_r2_256_319_9_11_n_1),
        .DOC(line_reg_r2_256_319_9_11_n_2),
        .DOD(NLW_line_reg_r2_256_319_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_320_383_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_320_383_0_2_n_0),
        .DOB(line_reg_r2_320_383_0_2_n_1),
        .DOC(line_reg_r2_320_383_0_2_n_2),
        .DOD(NLW_line_reg_r2_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_320_383_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r2_320_383_12_14_n_0),
        .DOB(line_reg_r2_320_383_12_14_n_1),
        .DOC(line_reg_r2_320_383_12_14_n_2),
        .DOD(NLW_line_reg_r2_320_383_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__0_n_0));
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_320_383_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_320_383_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__0_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__0_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__0_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__0_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__0_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_line_reg_r2_320_383_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_320_383_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r2_320_383_3_5_n_0),
        .DOB(line_reg_r2_320_383_3_5_n_1),
        .DOC(line_reg_r2_320_383_3_5_n_2),
        .DOD(NLW_line_reg_r2_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_320_383_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r2_320_383_6_8_n_0),
        .DOB(line_reg_r2_320_383_6_8_n_1),
        .DOC(line_reg_r2_320_383_6_8_n_2),
        .DOD(NLW_line_reg_r2_320_383_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_320_383_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r2_320_383_9_11_n_0),
        .DOB(line_reg_r2_320_383_9_11_n_1),
        .DOC(line_reg_r2_320_383_9_11_n_2),
        .DOD(NLW_line_reg_r2_320_383_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_384_447_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_384_447_0_2_n_0),
        .DOB(line_reg_r2_384_447_0_2_n_1),
        .DOC(line_reg_r2_384_447_0_2_n_2),
        .DOD(NLW_line_reg_r2_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_384_447_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r2_384_447_12_14_n_0),
        .DOB(line_reg_r2_384_447_12_14_n_1),
        .DOC(line_reg_r2_384_447_12_14_n_2),
        .DOD(NLW_line_reg_r2_384_447_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__0_n_0));
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_384_447_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_384_447_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__0_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__0_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__0_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__0_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__0_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_line_reg_r2_384_447_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_384_447_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r2_384_447_3_5_n_0),
        .DOB(line_reg_r2_384_447_3_5_n_1),
        .DOC(line_reg_r2_384_447_3_5_n_2),
        .DOD(NLW_line_reg_r2_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_384_447_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r2_384_447_6_8_n_0),
        .DOB(line_reg_r2_384_447_6_8_n_1),
        .DOC(line_reg_r2_384_447_6_8_n_2),
        .DOD(NLW_line_reg_r2_384_447_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_384_447_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r2_384_447_9_11_n_0),
        .DOB(line_reg_r2_384_447_9_11_n_1),
        .DOC(line_reg_r2_384_447_9_11_n_2),
        .DOD(NLW_line_reg_r2_384_447_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_448_511_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_448_511_0_2_n_0),
        .DOB(line_reg_r2_448_511_0_2_n_1),
        .DOC(line_reg_r2_448_511_0_2_n_2),
        .DOD(NLW_line_reg_r2_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_448_511_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r2_448_511_12_14_n_0),
        .DOB(line_reg_r2_448_511_12_14_n_1),
        .DOC(line_reg_r2_448_511_12_14_n_2),
        .DOD(NLW_line_reg_r2_448_511_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__0_n_0));
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_448_511_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_448_511_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__0_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__0_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__0_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__0_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__0_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_line_reg_r2_448_511_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_448_511_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r2_448_511_3_5_n_0),
        .DOB(line_reg_r2_448_511_3_5_n_1),
        .DOC(line_reg_r2_448_511_3_5_n_2),
        .DOD(NLW_line_reg_r2_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_448_511_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r2_448_511_6_8_n_0),
        .DOB(line_reg_r2_448_511_6_8_n_1),
        .DOC(line_reg_r2_448_511_6_8_n_2),
        .DOD(NLW_line_reg_r2_448_511_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_448_511_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r2_448_511_9_11_n_0),
        .DOB(line_reg_r2_448_511_9_11_n_1),
        .DOC(line_reg_r2_448_511_9_11_n_2),
        .DOD(NLW_line_reg_r2_448_511_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_512_575_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_512_575_0_2_n_0),
        .DOB(line_reg_r2_512_575_0_2_n_1),
        .DOC(line_reg_r2_512_575_0_2_n_2),
        .DOD(NLW_line_reg_r2_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_512_575_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r2_512_575_12_14_n_0),
        .DOB(line_reg_r2_512_575_12_14_n_1),
        .DOC(line_reg_r2_512_575_12_14_n_2),
        .DOD(NLW_line_reg_r2_512_575_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__0_n_0));
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_512_575_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_512_575_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__0_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__0_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__0_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__0_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__0_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_line_reg_r2_512_575_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_512_575_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r2_512_575_3_5_n_0),
        .DOB(line_reg_r2_512_575_3_5_n_1),
        .DOC(line_reg_r2_512_575_3_5_n_2),
        .DOD(NLW_line_reg_r2_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_512_575_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r2_512_575_6_8_n_0),
        .DOB(line_reg_r2_512_575_6_8_n_1),
        .DOC(line_reg_r2_512_575_6_8_n_2),
        .DOD(NLW_line_reg_r2_512_575_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_512_575_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r2_512_575_9_11_n_0),
        .DOB(line_reg_r2_512_575_9_11_n_1),
        .DOC(line_reg_r2_512_575_9_11_n_2),
        .DOD(NLW_line_reg_r2_512_575_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_576_639_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_576_639_0_2_n_0),
        .DOB(line_reg_r2_576_639_0_2_n_1),
        .DOC(line_reg_r2_576_639_0_2_n_2),
        .DOD(NLW_line_reg_r2_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_576_639_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r2_576_639_12_14_n_0),
        .DOB(line_reg_r2_576_639_12_14_n_1),
        .DOC(line_reg_r2_576_639_12_14_n_2),
        .DOD(NLW_line_reg_r2_576_639_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__0_n_0));
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_576_639_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_576_639_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__0_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__0_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__0_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__0_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__0_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_line_reg_r2_576_639_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_576_639_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r2_576_639_3_5_n_0),
        .DOB(line_reg_r2_576_639_3_5_n_1),
        .DOC(line_reg_r2_576_639_3_5_n_2),
        .DOD(NLW_line_reg_r2_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_576_639_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r2_576_639_6_8_n_0),
        .DOB(line_reg_r2_576_639_6_8_n_1),
        .DOC(line_reg_r2_576_639_6_8_n_2),
        .DOD(NLW_line_reg_r2_576_639_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_576_639_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r2_576_639_9_11_n_0),
        .DOB(line_reg_r2_576_639_9_11_n_1),
        .DOC(line_reg_r2_576_639_9_11_n_2),
        .DOD(NLW_line_reg_r2_576_639_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_64_127_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_64_127_0_2_n_0),
        .DOB(line_reg_r2_64_127_0_2_n_1),
        .DOC(line_reg_r2_64_127_0_2_n_2),
        .DOD(NLW_line_reg_r2_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_64_127_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r2_64_127_12_14_n_0),
        .DOB(line_reg_r2_64_127_12_14_n_1),
        .DOC(line_reg_r2_64_127_12_14_n_2),
        .DOD(NLW_line_reg_r2_64_127_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__0_n_0));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_64_127_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_64_127_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__0_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__0_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__0_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__0_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__0_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_line_reg_r2_64_127_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_64_127_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r2_64_127_3_5_n_0),
        .DOB(line_reg_r2_64_127_3_5_n_1),
        .DOC(line_reg_r2_64_127_3_5_n_2),
        .DOD(NLW_line_reg_r2_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_64_127_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r2_64_127_6_8_n_0),
        .DOB(line_reg_r2_64_127_6_8_n_1),
        .DOC(line_reg_r2_64_127_6_8_n_2),
        .DOD(NLW_line_reg_r2_64_127_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_64_127_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r2_64_127_9_11_n_0),
        .DOB(line_reg_r2_64_127_9_11_n_1),
        .DOC(line_reg_r2_64_127_9_11_n_2),
        .DOD(NLW_line_reg_r2_64_127_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_0_63_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_0_63_0_2_n_0),
        .DOB(line_reg_r3_0_63_0_2_n_1),
        .DOC(line_reg_r3_0_63_0_2_n_2),
        .DOD(NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    line_reg_r3_0_63_0_2_i_1__0
       (.I0(\rdPntr_reg_n_0_[4] ),
        .I1(\rdPntr_reg_n_0_[2] ),
        .I2(\rdPntr_reg_n_0_[1] ),
        .I3(\rdPntr_reg_n_0_[3] ),
        .I4(\rdPntr_reg_n_0_[5] ),
        .O(line_reg_r3_0_63_0_2_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    line_reg_r3_0_63_0_2_i_2__0
       (.I0(\rdPntr_reg_n_0_[3] ),
        .I1(\rdPntr_reg_n_0_[1] ),
        .I2(\rdPntr_reg_n_0_[2] ),
        .I3(\rdPntr_reg_n_0_[4] ),
        .O(line_reg_r3_0_63_0_2_i_2__0_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    line_reg_r3_0_63_0_2_i_3__0
       (.I0(\rdPntr_reg_n_0_[2] ),
        .I1(\rdPntr_reg_n_0_[1] ),
        .I2(\rdPntr_reg_n_0_[3] ),
        .O(line_reg_r3_0_63_0_2_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    line_reg_r3_0_63_0_2_i_4__0
       (.I0(\rdPntr_reg_n_0_[1] ),
        .I1(\rdPntr_reg_n_0_[2] ),
        .O(line_reg_r3_0_63_0_2_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_reg_r3_0_63_0_2_i_5__0
       (.I0(\rdPntr_reg_n_0_[1] ),
        .O(line_reg_r3_0_63_0_2_i_5__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_0_63_12_14
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r3_0_63_12_14_n_0),
        .DOB(line_reg_r3_0_63_12_14_n_1),
        .DOC(line_reg_r3_0_63_12_14_n_2),
        .DOD(NLW_line_reg_r3_0_63_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__0_n_0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_0_63_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_0_63_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__0_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__0_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_line_reg_r3_0_63_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_0_63_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r3_0_63_3_5_n_0),
        .DOB(line_reg_r3_0_63_3_5_n_1),
        .DOC(line_reg_r3_0_63_3_5_n_2),
        .DOD(NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_0_63_6_8
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r3_0_63_6_8_n_0),
        .DOB(line_reg_r3_0_63_6_8_n_1),
        .DOC(line_reg_r3_0_63_6_8_n_2),
        .DOD(NLW_line_reg_r3_0_63_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_0_63_9_11
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r3_0_63_9_11_n_0),
        .DOB(line_reg_r3_0_63_9_11_n_1),
        .DOC(line_reg_r3_0_63_9_11_n_2),
        .DOD(NLW_line_reg_r3_0_63_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_128_191_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_128_191_0_2_n_0),
        .DOB(line_reg_r3_128_191_0_2_n_1),
        .DOC(line_reg_r3_128_191_0_2_n_2),
        .DOD(NLW_line_reg_r3_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_128_191_12_14
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r3_128_191_12_14_n_0),
        .DOB(line_reg_r3_128_191_12_14_n_1),
        .DOC(line_reg_r3_128_191_12_14_n_2),
        .DOD(NLW_line_reg_r3_128_191_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__0_n_0));
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_128_191_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_128_191_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__0_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__0_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_line_reg_r3_128_191_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_128_191_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r3_128_191_3_5_n_0),
        .DOB(line_reg_r3_128_191_3_5_n_1),
        .DOC(line_reg_r3_128_191_3_5_n_2),
        .DOD(NLW_line_reg_r3_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_128_191_6_8
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r3_128_191_6_8_n_0),
        .DOB(line_reg_r3_128_191_6_8_n_1),
        .DOC(line_reg_r3_128_191_6_8_n_2),
        .DOD(NLW_line_reg_r3_128_191_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_128_191_9_11
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r3_128_191_9_11_n_0),
        .DOB(line_reg_r3_128_191_9_11_n_1),
        .DOC(line_reg_r3_128_191_9_11_n_2),
        .DOD(NLW_line_reg_r3_128_191_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_192_255_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_192_255_0_2_n_0),
        .DOB(line_reg_r3_192_255_0_2_n_1),
        .DOC(line_reg_r3_192_255_0_2_n_2),
        .DOD(NLW_line_reg_r3_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_192_255_12_14
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r3_192_255_12_14_n_0),
        .DOB(line_reg_r3_192_255_12_14_n_1),
        .DOC(line_reg_r3_192_255_12_14_n_2),
        .DOD(NLW_line_reg_r3_192_255_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__0_n_0));
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_192_255_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_192_255_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__0_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__0_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_line_reg_r3_192_255_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_192_255_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r3_192_255_3_5_n_0),
        .DOB(line_reg_r3_192_255_3_5_n_1),
        .DOC(line_reg_r3_192_255_3_5_n_2),
        .DOD(NLW_line_reg_r3_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_192_255_6_8
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r3_192_255_6_8_n_0),
        .DOB(line_reg_r3_192_255_6_8_n_1),
        .DOC(line_reg_r3_192_255_6_8_n_2),
        .DOD(NLW_line_reg_r3_192_255_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_192_255_9_11
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r3_192_255_9_11_n_0),
        .DOB(line_reg_r3_192_255_9_11_n_1),
        .DOC(line_reg_r3_192_255_9_11_n_2),
        .DOD(NLW_line_reg_r3_192_255_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_256_319_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_256_319_0_2_n_0),
        .DOB(line_reg_r3_256_319_0_2_n_1),
        .DOC(line_reg_r3_256_319_0_2_n_2),
        .DOD(NLW_line_reg_r3_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_256_319_12_14
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r3_256_319_12_14_n_0),
        .DOB(line_reg_r3_256_319_12_14_n_1),
        .DOC(line_reg_r3_256_319_12_14_n_2),
        .DOD(NLW_line_reg_r3_256_319_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__0_n_0));
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_256_319_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_256_319_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__0_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__0_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_line_reg_r3_256_319_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_256_319_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r3_256_319_3_5_n_0),
        .DOB(line_reg_r3_256_319_3_5_n_1),
        .DOC(line_reg_r3_256_319_3_5_n_2),
        .DOD(NLW_line_reg_r3_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_256_319_6_8
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r3_256_319_6_8_n_0),
        .DOB(line_reg_r3_256_319_6_8_n_1),
        .DOC(line_reg_r3_256_319_6_8_n_2),
        .DOD(NLW_line_reg_r3_256_319_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_256_319_9_11
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r3_256_319_9_11_n_0),
        .DOB(line_reg_r3_256_319_9_11_n_1),
        .DOC(line_reg_r3_256_319_9_11_n_2),
        .DOD(NLW_line_reg_r3_256_319_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_320_383_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_320_383_0_2_n_0),
        .DOB(line_reg_r3_320_383_0_2_n_1),
        .DOC(line_reg_r3_320_383_0_2_n_2),
        .DOD(NLW_line_reg_r3_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_320_383_12_14
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r3_320_383_12_14_n_0),
        .DOB(line_reg_r3_320_383_12_14_n_1),
        .DOC(line_reg_r3_320_383_12_14_n_2),
        .DOD(NLW_line_reg_r3_320_383_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__0_n_0));
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_320_383_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_320_383_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__0_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__0_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_line_reg_r3_320_383_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_320_383_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r3_320_383_3_5_n_0),
        .DOB(line_reg_r3_320_383_3_5_n_1),
        .DOC(line_reg_r3_320_383_3_5_n_2),
        .DOD(NLW_line_reg_r3_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_320_383_6_8
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r3_320_383_6_8_n_0),
        .DOB(line_reg_r3_320_383_6_8_n_1),
        .DOC(line_reg_r3_320_383_6_8_n_2),
        .DOD(NLW_line_reg_r3_320_383_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_320_383_9_11
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r3_320_383_9_11_n_0),
        .DOB(line_reg_r3_320_383_9_11_n_1),
        .DOC(line_reg_r3_320_383_9_11_n_2),
        .DOD(NLW_line_reg_r3_320_383_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_384_447_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_384_447_0_2_n_0),
        .DOB(line_reg_r3_384_447_0_2_n_1),
        .DOC(line_reg_r3_384_447_0_2_n_2),
        .DOD(NLW_line_reg_r3_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_384_447_12_14
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r3_384_447_12_14_n_0),
        .DOB(line_reg_r3_384_447_12_14_n_1),
        .DOC(line_reg_r3_384_447_12_14_n_2),
        .DOD(NLW_line_reg_r3_384_447_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__0_n_0));
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_384_447_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_384_447_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__0_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__0_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_line_reg_r3_384_447_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_384_447_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r3_384_447_3_5_n_0),
        .DOB(line_reg_r3_384_447_3_5_n_1),
        .DOC(line_reg_r3_384_447_3_5_n_2),
        .DOD(NLW_line_reg_r3_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_384_447_6_8
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r3_384_447_6_8_n_0),
        .DOB(line_reg_r3_384_447_6_8_n_1),
        .DOC(line_reg_r3_384_447_6_8_n_2),
        .DOD(NLW_line_reg_r3_384_447_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_384_447_9_11
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r3_384_447_9_11_n_0),
        .DOB(line_reg_r3_384_447_9_11_n_1),
        .DOC(line_reg_r3_384_447_9_11_n_2),
        .DOD(NLW_line_reg_r3_384_447_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_448_511_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_448_511_0_2_n_0),
        .DOB(line_reg_r3_448_511_0_2_n_1),
        .DOC(line_reg_r3_448_511_0_2_n_2),
        .DOD(NLW_line_reg_r3_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_448_511_12_14
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r3_448_511_12_14_n_0),
        .DOB(line_reg_r3_448_511_12_14_n_1),
        .DOC(line_reg_r3_448_511_12_14_n_2),
        .DOD(NLW_line_reg_r3_448_511_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__0_n_0));
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_448_511_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_448_511_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__0_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__0_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_line_reg_r3_448_511_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_448_511_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r3_448_511_3_5_n_0),
        .DOB(line_reg_r3_448_511_3_5_n_1),
        .DOC(line_reg_r3_448_511_3_5_n_2),
        .DOD(NLW_line_reg_r3_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_448_511_6_8
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r3_448_511_6_8_n_0),
        .DOB(line_reg_r3_448_511_6_8_n_1),
        .DOC(line_reg_r3_448_511_6_8_n_2),
        .DOD(NLW_line_reg_r3_448_511_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_448_511_9_11
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r3_448_511_9_11_n_0),
        .DOB(line_reg_r3_448_511_9_11_n_1),
        .DOC(line_reg_r3_448_511_9_11_n_2),
        .DOD(NLW_line_reg_r3_448_511_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_512_575_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_512_575_0_2_n_0),
        .DOB(line_reg_r3_512_575_0_2_n_1),
        .DOC(line_reg_r3_512_575_0_2_n_2),
        .DOD(NLW_line_reg_r3_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_512_575_12_14
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r3_512_575_12_14_n_0),
        .DOB(line_reg_r3_512_575_12_14_n_1),
        .DOC(line_reg_r3_512_575_12_14_n_2),
        .DOD(NLW_line_reg_r3_512_575_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__0_n_0));
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_512_575_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_512_575_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__0_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__0_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_line_reg_r3_512_575_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_512_575_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r3_512_575_3_5_n_0),
        .DOB(line_reg_r3_512_575_3_5_n_1),
        .DOC(line_reg_r3_512_575_3_5_n_2),
        .DOD(NLW_line_reg_r3_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_512_575_6_8
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r3_512_575_6_8_n_0),
        .DOB(line_reg_r3_512_575_6_8_n_1),
        .DOC(line_reg_r3_512_575_6_8_n_2),
        .DOD(NLW_line_reg_r3_512_575_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_512_575_9_11
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r3_512_575_9_11_n_0),
        .DOB(line_reg_r3_512_575_9_11_n_1),
        .DOC(line_reg_r3_512_575_9_11_n_2),
        .DOD(NLW_line_reg_r3_512_575_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_576_639_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_576_639_0_2_n_0),
        .DOB(line_reg_r3_576_639_0_2_n_1),
        .DOC(line_reg_r3_576_639_0_2_n_2),
        .DOD(NLW_line_reg_r3_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_576_639_12_14
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r3_576_639_12_14_n_0),
        .DOB(line_reg_r3_576_639_12_14_n_1),
        .DOC(line_reg_r3_576_639_12_14_n_2),
        .DOD(NLW_line_reg_r3_576_639_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__0_n_0));
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_576_639_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_576_639_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__0_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__0_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_line_reg_r3_576_639_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_576_639_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r3_576_639_3_5_n_0),
        .DOB(line_reg_r3_576_639_3_5_n_1),
        .DOC(line_reg_r3_576_639_3_5_n_2),
        .DOD(NLW_line_reg_r3_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_576_639_6_8
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r3_576_639_6_8_n_0),
        .DOB(line_reg_r3_576_639_6_8_n_1),
        .DOC(line_reg_r3_576_639_6_8_n_2),
        .DOD(NLW_line_reg_r3_576_639_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_576_639_9_11
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r3_576_639_9_11_n_0),
        .DOB(line_reg_r3_576_639_9_11_n_1),
        .DOC(line_reg_r3_576_639_9_11_n_2),
        .DOD(NLW_line_reg_r3_576_639_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_64_127_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_64_127_0_2_n_0),
        .DOB(line_reg_r3_64_127_0_2_n_1),
        .DOC(line_reg_r3_64_127_0_2_n_2),
        .DOD(NLW_line_reg_r3_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_64_127_12_14
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r3_64_127_12_14_n_0),
        .DOB(line_reg_r3_64_127_12_14_n_1),
        .DOC(line_reg_r3_64_127_12_14_n_2),
        .DOD(NLW_line_reg_r3_64_127_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__0_n_0));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_64_127_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_64_127_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__0_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__0_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_line_reg_r3_64_127_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_64_127_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r3_64_127_3_5_n_0),
        .DOB(line_reg_r3_64_127_3_5_n_1),
        .DOC(line_reg_r3_64_127_3_5_n_2),
        .DOD(NLW_line_reg_r3_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_64_127_6_8
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r3_64_127_6_8_n_0),
        .DOB(line_reg_r3_64_127_6_8_n_1),
        .DOC(line_reg_r3_64_127_6_8_n_2),
        .DOD(NLW_line_reg_r3_64_127_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_64_127_9_11
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r3_64_127_9_11_n_0),
        .DOB(line_reg_r3_64_127_9_11_n_1),
        .DOC(line_reg_r3_64_127_9_11_n_2),
        .DOD(NLW_line_reg_r3_64_127_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \mult[0][0][0]_i_1 
       (.I0(\rdPntr_reg[9]_11 ),
        .I1(currentRbuff[0]),
        .I2(o_data0[11]),
        .I3(\mult_reg[0][6][0] ),
        .I4(\mult_reg[0][6][0]_0 ),
        .I5(currentRbuff[1]),
        .O(\currentRbuff_reg[0]_3 [0]));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \mult[0][0][1]_i_1 
       (.I0(\rdPntr_reg[9]_12 ),
        .I1(currentRbuff[0]),
        .I2(o_data0[12]),
        .I3(\mult_reg[0][6][1] ),
        .I4(\mult_reg[0][6][1]_0 ),
        .I5(currentRbuff[1]),
        .O(\currentRbuff_reg[0]_3 [1]));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \mult[0][0][2]_i_1 
       (.I0(\rdPntr_reg[9]_13 ),
        .I1(currentRbuff[0]),
        .I2(o_data0[13]),
        .I3(\mult_reg[0][6][2] ),
        .I4(\mult_reg[0][6][2]_0 ),
        .I5(currentRbuff[1]),
        .O(\currentRbuff_reg[0]_3 [2]));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \mult[0][0][3]_i_1 
       (.I0(\rdPntr_reg[9]_14 ),
        .I1(currentRbuff[0]),
        .I2(o_data0[14]),
        .I3(\mult_reg[0][6][3] ),
        .I4(\mult_reg[0][6][3]_0 ),
        .I5(currentRbuff[1]),
        .O(\currentRbuff_reg[0]_3 [3]));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \mult[0][0][4]_i_1 
       (.I0(\rdPntr_reg[9]_15 ),
        .I1(currentRbuff[0]),
        .I2(o_data0[15]),
        .I3(\mult_reg[0][6][4] ),
        .I4(\mult_reg[0][6][4]_0 ),
        .I5(currentRbuff[1]),
        .O(\currentRbuff_reg[0]_3 [4]));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][1]_i_14 
       (.I0(line_reg_r2_448_511_9_11_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_9_11_n_2),
        .O(\mult[0][1][1]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][1]_i_15 
       (.I0(line_reg_r2_320_383_9_11_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_9_11_n_2),
        .O(\mult[0][1][1]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][1]_i_16 
       (.I0(line_reg_r2_192_255_9_11_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_9_11_n_2),
        .O(\mult[0][1][1]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][1]_i_17 
       (.I0(line_reg_r2_64_127_9_11_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_9_11_n_2),
        .O(\mult[0][1][1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][1][1]_i_6 
       (.I0(\mult[0][1][1]_i_14_n_0 ),
        .I1(\mult[0][1][1]_i_15_n_0 ),
        .I2(\rdPntr[8]_i_1__0_n_0 ),
        .I3(\mult[0][1][1]_i_16_n_0 ),
        .I4(\mult[2][1][5]_i_21_n_0 ),
        .I5(\mult[0][1][1]_i_17_n_0 ),
        .O(\mult[0][1][1]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][1][1]_i_7 
       (.I0(\mult[2][1][5]_i_21_n_0 ),
        .I1(line_reg_r2_576_639_9_11_n_2),
        .I2(\rdPntr[6]_i_1__0_n_0 ),
        .I3(line_reg_r2_512_575_9_11_n_2),
        .I4(\rdPntr[8]_i_1__0_n_0 ),
        .O(\mult[0][1][1]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][2]_i_14 
       (.I0(line_reg_r2_448_511_12_14_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_12_14_n_0),
        .O(\mult[0][1][2]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][2]_i_15 
       (.I0(line_reg_r2_320_383_12_14_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_12_14_n_0),
        .O(\mult[0][1][2]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][2]_i_16 
       (.I0(line_reg_r2_192_255_12_14_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_12_14_n_0),
        .O(\mult[0][1][2]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][2]_i_17 
       (.I0(line_reg_r2_64_127_12_14_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_12_14_n_0),
        .O(\mult[0][1][2]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][1][2]_i_6 
       (.I0(\mult[0][1][2]_i_14_n_0 ),
        .I1(\mult[0][1][2]_i_15_n_0 ),
        .I2(\rdPntr[8]_i_1__0_n_0 ),
        .I3(\mult[0][1][2]_i_16_n_0 ),
        .I4(\mult[2][1][5]_i_21_n_0 ),
        .I5(\mult[0][1][2]_i_17_n_0 ),
        .O(\mult[0][1][2]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][1][2]_i_7 
       (.I0(\mult[2][1][5]_i_21_n_0 ),
        .I1(line_reg_r2_576_639_12_14_n_0),
        .I2(\rdPntr[6]_i_1__0_n_0 ),
        .I3(line_reg_r2_512_575_12_14_n_0),
        .I4(\rdPntr[8]_i_1__0_n_0 ),
        .O(\mult[0][1][2]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][3]_i_14 
       (.I0(line_reg_r2_448_511_12_14_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_12_14_n_1),
        .O(\mult[0][1][3]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][3]_i_15 
       (.I0(line_reg_r2_320_383_12_14_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_12_14_n_1),
        .O(\mult[0][1][3]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][3]_i_16 
       (.I0(line_reg_r2_192_255_12_14_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_12_14_n_1),
        .O(\mult[0][1][3]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][3]_i_17 
       (.I0(line_reg_r2_64_127_12_14_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_12_14_n_1),
        .O(\mult[0][1][3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][1][3]_i_6 
       (.I0(\mult[0][1][3]_i_14_n_0 ),
        .I1(\mult[0][1][3]_i_15_n_0 ),
        .I2(\rdPntr[8]_i_1__0_n_0 ),
        .I3(\mult[0][1][3]_i_16_n_0 ),
        .I4(\mult[2][1][5]_i_21_n_0 ),
        .I5(\mult[0][1][3]_i_17_n_0 ),
        .O(\mult[0][1][3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][1][3]_i_7 
       (.I0(\mult[2][1][5]_i_21_n_0 ),
        .I1(line_reg_r2_576_639_12_14_n_1),
        .I2(\rdPntr[6]_i_1__0_n_0 ),
        .I3(line_reg_r2_512_575_12_14_n_1),
        .I4(\rdPntr[8]_i_1__0_n_0 ),
        .O(\mult[0][1][3]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][4]_i_14 
       (.I0(line_reg_r2_448_511_12_14_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_12_14_n_2),
        .O(\mult[0][1][4]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][4]_i_15 
       (.I0(line_reg_r2_320_383_12_14_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_12_14_n_2),
        .O(\mult[0][1][4]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][4]_i_16 
       (.I0(line_reg_r2_192_255_12_14_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_12_14_n_2),
        .O(\mult[0][1][4]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][4]_i_17 
       (.I0(line_reg_r2_64_127_12_14_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_12_14_n_2),
        .O(\mult[0][1][4]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][1][4]_i_6 
       (.I0(\mult[0][1][4]_i_14_n_0 ),
        .I1(\mult[0][1][4]_i_15_n_0 ),
        .I2(\rdPntr[8]_i_1__0_n_0 ),
        .I3(\mult[0][1][4]_i_16_n_0 ),
        .I4(\mult[2][1][5]_i_21_n_0 ),
        .I5(\mult[0][1][4]_i_17_n_0 ),
        .O(\mult[0][1][4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][1][4]_i_7 
       (.I0(\mult[2][1][5]_i_21_n_0 ),
        .I1(line_reg_r2_576_639_12_14_n_2),
        .I2(\rdPntr[6]_i_1__0_n_0 ),
        .I3(line_reg_r2_512_575_12_14_n_2),
        .I4(\rdPntr[8]_i_1__0_n_0 ),
        .O(\mult[0][1][4]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][5]_i_14 
       (.I0(line_reg_r2_448_511_15_15_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_15_15_n_0),
        .O(\mult[0][1][5]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][5]_i_15 
       (.I0(line_reg_r2_320_383_15_15_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_15_15_n_0),
        .O(\mult[0][1][5]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][5]_i_16 
       (.I0(line_reg_r2_192_255_15_15_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_15_15_n_0),
        .O(\mult[0][1][5]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][5]_i_17 
       (.I0(line_reg_r2_64_127_15_15_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_15_15_n_0),
        .O(\mult[0][1][5]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][1][5]_i_6 
       (.I0(\mult[0][1][5]_i_14_n_0 ),
        .I1(\mult[0][1][5]_i_15_n_0 ),
        .I2(\rdPntr[8]_i_1__0_n_0 ),
        .I3(\mult[0][1][5]_i_16_n_0 ),
        .I4(\mult[2][1][5]_i_21_n_0 ),
        .I5(\mult[0][1][5]_i_17_n_0 ),
        .O(\mult[0][1][5]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][1][5]_i_7 
       (.I0(\mult[2][1][5]_i_21_n_0 ),
        .I1(line_reg_r2_576_639_15_15_n_0),
        .I2(\rdPntr[6]_i_1__0_n_0 ),
        .I3(line_reg_r2_512_575_15_15_n_0),
        .I4(\rdPntr[8]_i_1__0_n_0 ),
        .O(\mult[0][1][5]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][0]_i_14 
       (.I0(line_reg_r3_448_511_9_11_n_2),
        .I1(\mult[2][8][4]_i_38_n_0 ),
        .I2(line_reg_r3_384_447_9_11_n_2),
        .O(\mult[0][2][0]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][0]_i_15 
       (.I0(line_reg_r3_320_383_9_11_n_2),
        .I1(\mult[2][8][4]_i_38_n_0 ),
        .I2(line_reg_r3_256_319_9_11_n_2),
        .O(\mult[0][2][0]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][0]_i_16 
       (.I0(line_reg_r3_192_255_9_11_n_2),
        .I1(\mult[2][8][4]_i_38_n_0 ),
        .I2(line_reg_r3_128_191_9_11_n_2),
        .O(\mult[0][2][0]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][0]_i_17 
       (.I0(line_reg_r3_64_127_9_11_n_2),
        .I1(\mult[2][8][4]_i_38_n_0 ),
        .I2(line_reg_r3_0_63_9_11_n_2),
        .O(\mult[0][2][0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][2][0]_i_6 
       (.I0(\mult[0][2][0]_i_14_n_0 ),
        .I1(\mult[0][2][0]_i_15_n_0 ),
        .I2(\mult[2][8][4]_i_34_n_0 ),
        .I3(\mult[0][2][0]_i_16_n_0 ),
        .I4(\mult[2][8][4]_i_36_n_0 ),
        .I5(\mult[0][2][0]_i_17_n_0 ),
        .O(\mult[0][2][0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][2][0]_i_7 
       (.I0(\mult[2][8][4]_i_36_n_0 ),
        .I1(line_reg_r3_576_639_9_11_n_2),
        .I2(\mult[2][8][4]_i_38_n_0 ),
        .I3(line_reg_r3_512_575_9_11_n_2),
        .I4(\mult[2][8][4]_i_34_n_0 ),
        .O(\mult[0][2][0]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][1]_i_14 
       (.I0(line_reg_r3_448_511_12_14_n_0),
        .I1(\mult[2][8][4]_i_38_n_0 ),
        .I2(line_reg_r3_384_447_12_14_n_0),
        .O(\mult[0][2][1]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][1]_i_15 
       (.I0(line_reg_r3_320_383_12_14_n_0),
        .I1(\mult[2][8][4]_i_38_n_0 ),
        .I2(line_reg_r3_256_319_12_14_n_0),
        .O(\mult[0][2][1]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][1]_i_16 
       (.I0(line_reg_r3_192_255_12_14_n_0),
        .I1(\mult[2][8][4]_i_38_n_0 ),
        .I2(line_reg_r3_128_191_12_14_n_0),
        .O(\mult[0][2][1]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][1]_i_17 
       (.I0(line_reg_r3_64_127_12_14_n_0),
        .I1(\mult[2][8][4]_i_38_n_0 ),
        .I2(line_reg_r3_0_63_12_14_n_0),
        .O(\mult[0][2][1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][2][1]_i_6 
       (.I0(\mult[0][2][1]_i_14_n_0 ),
        .I1(\mult[0][2][1]_i_15_n_0 ),
        .I2(\mult[2][8][4]_i_34_n_0 ),
        .I3(\mult[0][2][1]_i_16_n_0 ),
        .I4(\mult[2][8][4]_i_36_n_0 ),
        .I5(\mult[0][2][1]_i_17_n_0 ),
        .O(\mult[0][2][1]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][2][1]_i_7 
       (.I0(\mult[2][8][4]_i_36_n_0 ),
        .I1(line_reg_r3_576_639_12_14_n_0),
        .I2(\mult[2][8][4]_i_38_n_0 ),
        .I3(line_reg_r3_512_575_12_14_n_0),
        .I4(\mult[2][8][4]_i_34_n_0 ),
        .O(\mult[0][2][1]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][2]_i_14 
       (.I0(line_reg_r3_448_511_12_14_n_1),
        .I1(\mult[2][8][4]_i_38_n_0 ),
        .I2(line_reg_r3_384_447_12_14_n_1),
        .O(\mult[0][2][2]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][2]_i_15 
       (.I0(line_reg_r3_320_383_12_14_n_1),
        .I1(\mult[2][8][4]_i_38_n_0 ),
        .I2(line_reg_r3_256_319_12_14_n_1),
        .O(\mult[0][2][2]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][2]_i_16 
       (.I0(line_reg_r3_192_255_12_14_n_1),
        .I1(\mult[2][8][4]_i_38_n_0 ),
        .I2(line_reg_r3_128_191_12_14_n_1),
        .O(\mult[0][2][2]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][2]_i_17 
       (.I0(line_reg_r3_64_127_12_14_n_1),
        .I1(\mult[2][8][4]_i_38_n_0 ),
        .I2(line_reg_r3_0_63_12_14_n_1),
        .O(\mult[0][2][2]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][2][2]_i_6 
       (.I0(\mult[0][2][2]_i_14_n_0 ),
        .I1(\mult[0][2][2]_i_15_n_0 ),
        .I2(\mult[2][8][4]_i_34_n_0 ),
        .I3(\mult[0][2][2]_i_16_n_0 ),
        .I4(\mult[2][8][4]_i_36_n_0 ),
        .I5(\mult[0][2][2]_i_17_n_0 ),
        .O(\mult[0][2][2]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][2][2]_i_7 
       (.I0(\mult[2][8][4]_i_36_n_0 ),
        .I1(line_reg_r3_576_639_12_14_n_1),
        .I2(\mult[2][8][4]_i_38_n_0 ),
        .I3(line_reg_r3_512_575_12_14_n_1),
        .I4(\mult[2][8][4]_i_34_n_0 ),
        .O(\mult[0][2][2]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][3]_i_14 
       (.I0(line_reg_r3_448_511_12_14_n_2),
        .I1(\mult[2][8][4]_i_38_n_0 ),
        .I2(line_reg_r3_384_447_12_14_n_2),
        .O(\mult[0][2][3]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][3]_i_15 
       (.I0(line_reg_r3_320_383_12_14_n_2),
        .I1(\mult[2][8][4]_i_38_n_0 ),
        .I2(line_reg_r3_256_319_12_14_n_2),
        .O(\mult[0][2][3]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][3]_i_16 
       (.I0(line_reg_r3_192_255_12_14_n_2),
        .I1(\mult[2][8][4]_i_38_n_0 ),
        .I2(line_reg_r3_128_191_12_14_n_2),
        .O(\mult[0][2][3]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][3]_i_17 
       (.I0(line_reg_r3_64_127_12_14_n_2),
        .I1(\mult[2][8][4]_i_38_n_0 ),
        .I2(line_reg_r3_0_63_12_14_n_2),
        .O(\mult[0][2][3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][2][3]_i_6 
       (.I0(\mult[0][2][3]_i_14_n_0 ),
        .I1(\mult[0][2][3]_i_15_n_0 ),
        .I2(\mult[2][8][4]_i_34_n_0 ),
        .I3(\mult[0][2][3]_i_16_n_0 ),
        .I4(\mult[2][8][4]_i_36_n_0 ),
        .I5(\mult[0][2][3]_i_17_n_0 ),
        .O(\mult[0][2][3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][2][3]_i_7 
       (.I0(\mult[2][8][4]_i_36_n_0 ),
        .I1(line_reg_r3_576_639_12_14_n_2),
        .I2(\mult[2][8][4]_i_38_n_0 ),
        .I3(line_reg_r3_512_575_12_14_n_2),
        .I4(\mult[2][8][4]_i_34_n_0 ),
        .O(\mult[0][2][3]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][4]_i_14 
       (.I0(line_reg_r3_448_511_15_15_n_0),
        .I1(\mult[2][8][4]_i_38_n_0 ),
        .I2(line_reg_r3_384_447_15_15_n_0),
        .O(\mult[0][2][4]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][4]_i_15 
       (.I0(line_reg_r3_320_383_15_15_n_0),
        .I1(\mult[2][8][4]_i_38_n_0 ),
        .I2(line_reg_r3_256_319_15_15_n_0),
        .O(\mult[0][2][4]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][4]_i_16 
       (.I0(line_reg_r3_192_255_15_15_n_0),
        .I1(\mult[2][8][4]_i_38_n_0 ),
        .I2(line_reg_r3_128_191_15_15_n_0),
        .O(\mult[0][2][4]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][4]_i_17 
       (.I0(line_reg_r3_64_127_15_15_n_0),
        .I1(\mult[2][8][4]_i_38_n_0 ),
        .I2(line_reg_r3_0_63_15_15_n_0),
        .O(\mult[0][2][4]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][2][4]_i_6 
       (.I0(\mult[0][2][4]_i_14_n_0 ),
        .I1(\mult[0][2][4]_i_15_n_0 ),
        .I2(\mult[2][8][4]_i_34_n_0 ),
        .I3(\mult[0][2][4]_i_16_n_0 ),
        .I4(\mult[2][8][4]_i_36_n_0 ),
        .I5(\mult[0][2][4]_i_17_n_0 ),
        .O(\mult[0][2][4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][2][4]_i_7 
       (.I0(\mult[2][8][4]_i_36_n_0 ),
        .I1(line_reg_r3_576_639_15_15_n_0),
        .I2(\mult[2][8][4]_i_38_n_0 ),
        .I3(line_reg_r3_512_575_15_15_n_0),
        .I4(\mult[2][8][4]_i_34_n_0 ),
        .O(\mult[0][2][4]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][3][1]_i_15 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_9_11_n_2),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_9_11_n_2),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[0][3][1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][1]_i_16 
       (.I0(line_reg_r1_448_511_9_11_n_2),
        .I1(line_reg_r1_384_447_9_11_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_9_11_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_9_11_n_2),
        .O(\mult[0][3][1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][1]_i_17 
       (.I0(line_reg_r1_192_255_9_11_n_2),
        .I1(line_reg_r1_128_191_9_11_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_9_11_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_9_11_n_2),
        .O(\mult[0][3][1]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[0][3][1]_i_5 
       (.I0(\mult[0][3][1]_i_15_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[0][3][1]_i_16_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[0][3][1]_i_17_n_0 ),
        .O(\rdPntr_reg[9]_11 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][3][2]_i_15 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_12_14_n_0),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_12_14_n_0),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[0][3][2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][2]_i_16 
       (.I0(line_reg_r1_448_511_12_14_n_0),
        .I1(line_reg_r1_384_447_12_14_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_12_14_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_12_14_n_0),
        .O(\mult[0][3][2]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][2]_i_17 
       (.I0(line_reg_r1_192_255_12_14_n_0),
        .I1(line_reg_r1_128_191_12_14_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_12_14_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_12_14_n_0),
        .O(\mult[0][3][2]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[0][3][2]_i_5 
       (.I0(\mult[0][3][2]_i_15_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[0][3][2]_i_16_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[0][3][2]_i_17_n_0 ),
        .O(\rdPntr_reg[9]_12 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][3][3]_i_15 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_12_14_n_1),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_12_14_n_1),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[0][3][3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][3]_i_16 
       (.I0(line_reg_r1_448_511_12_14_n_1),
        .I1(line_reg_r1_384_447_12_14_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_12_14_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_12_14_n_1),
        .O(\mult[0][3][3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][3]_i_17 
       (.I0(line_reg_r1_192_255_12_14_n_1),
        .I1(line_reg_r1_128_191_12_14_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_12_14_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_12_14_n_1),
        .O(\mult[0][3][3]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[0][3][3]_i_5 
       (.I0(\mult[0][3][3]_i_15_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[0][3][3]_i_16_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[0][3][3]_i_17_n_0 ),
        .O(\rdPntr_reg[9]_13 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][3][4]_i_15 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_12_14_n_2),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_12_14_n_2),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[0][3][4]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][4]_i_16 
       (.I0(line_reg_r1_448_511_12_14_n_2),
        .I1(line_reg_r1_384_447_12_14_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_12_14_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_12_14_n_2),
        .O(\mult[0][3][4]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][4]_i_17 
       (.I0(line_reg_r1_192_255_12_14_n_2),
        .I1(line_reg_r1_128_191_12_14_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_12_14_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_12_14_n_2),
        .O(\mult[0][3][4]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[0][3][4]_i_5 
       (.I0(\mult[0][3][4]_i_15_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[0][3][4]_i_16_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[0][3][4]_i_17_n_0 ),
        .O(\rdPntr_reg[9]_14 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][3][5]_i_15 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_15_15_n_0),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_15_15_n_0),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[0][3][5]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][5]_i_16 
       (.I0(line_reg_r1_448_511_15_15_n_0),
        .I1(line_reg_r1_384_447_15_15_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_15_15_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_15_15_n_0),
        .O(\mult[0][3][5]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][5]_i_17 
       (.I0(line_reg_r1_192_255_15_15_n_0),
        .I1(line_reg_r1_128_191_15_15_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_15_15_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_15_15_n_0),
        .O(\mult[0][3][5]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[0][3][5]_i_5 
       (.I0(\mult[0][3][5]_i_15_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[0][3][5]_i_16_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[0][3][5]_i_17_n_0 ),
        .O(\rdPntr_reg[9]_15 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \mult[0][6][0]_i_1 
       (.I0(\rdPntr_reg[9]_11 ),
        .I1(currentRbuff[0]),
        .I2(o_data0[11]),
        .I3(\mult_reg[0][6][0] ),
        .I4(\mult_reg[0][6][0]_0 ),
        .I5(currentRbuff[1]),
        .O(\currentRbuff_reg[0]_2 [0]));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \mult[0][6][1]_i_1 
       (.I0(\rdPntr_reg[9]_12 ),
        .I1(currentRbuff[0]),
        .I2(o_data0[12]),
        .I3(\mult_reg[0][6][1] ),
        .I4(\mult_reg[0][6][1]_0 ),
        .I5(currentRbuff[1]),
        .O(\currentRbuff_reg[0]_2 [1]));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \mult[0][6][2]_i_1 
       (.I0(\rdPntr_reg[9]_13 ),
        .I1(currentRbuff[0]),
        .I2(o_data0[13]),
        .I3(\mult_reg[0][6][2] ),
        .I4(\mult_reg[0][6][2]_0 ),
        .I5(currentRbuff[1]),
        .O(\currentRbuff_reg[0]_2 [2]));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \mult[0][6][3]_i_1 
       (.I0(\rdPntr_reg[9]_14 ),
        .I1(currentRbuff[0]),
        .I2(o_data0[14]),
        .I3(\mult_reg[0][6][3] ),
        .I4(\mult_reg[0][6][3]_0 ),
        .I5(currentRbuff[1]),
        .O(\currentRbuff_reg[0]_2 [3]));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \mult[0][6][4]_i_1 
       (.I0(\rdPntr_reg[9]_15 ),
        .I1(currentRbuff[0]),
        .I2(o_data0[15]),
        .I3(\mult_reg[0][6][4] ),
        .I4(\mult_reg[0][6][4]_0 ),
        .I5(currentRbuff[1]),
        .O(\currentRbuff_reg[0]_2 [4]));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \mult[1][0][0]_i_1 
       (.I0(\rdPntr_reg[9]_5 ),
        .I1(currentRbuff[0]),
        .I2(o_data0[5]),
        .I3(\mult_reg[1][6][0] ),
        .I4(\mult_reg[1][6][0]_0 ),
        .I5(currentRbuff[1]),
        .O(\currentRbuff_reg[0]_1 [0]));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \mult[1][0][1]_i_1 
       (.I0(\rdPntr_reg[9]_6 ),
        .I1(currentRbuff[0]),
        .I2(o_data0[6]),
        .I3(\mult_reg[1][6][1] ),
        .I4(\mult_reg[1][6][1]_0 ),
        .I5(currentRbuff[1]),
        .O(\currentRbuff_reg[0]_1 [1]));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \mult[1][0][2]_i_1 
       (.I0(\rdPntr_reg[9]_7 ),
        .I1(currentRbuff[0]),
        .I2(o_data0[7]),
        .I3(\mult_reg[1][6][2] ),
        .I4(\mult_reg[1][6][2]_0 ),
        .I5(currentRbuff[1]),
        .O(\currentRbuff_reg[0]_1 [2]));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \mult[1][0][3]_i_1 
       (.I0(\rdPntr_reg[9]_8 ),
        .I1(currentRbuff[0]),
        .I2(o_data0[8]),
        .I3(\mult_reg[1][6][3] ),
        .I4(\mult_reg[1][6][3]_0 ),
        .I5(currentRbuff[1]),
        .O(\currentRbuff_reg[0]_1 [3]));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \mult[1][0][4]_i_1 
       (.I0(\rdPntr_reg[9]_9 ),
        .I1(currentRbuff[0]),
        .I2(o_data0[9]),
        .I3(\mult_reg[1][6][4] ),
        .I4(\mult_reg[1][6][4]_0 ),
        .I5(currentRbuff[1]),
        .O(\currentRbuff_reg[0]_1 [4]));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \mult[1][0][5]_i_1 
       (.I0(\rdPntr_reg[9]_10 ),
        .I1(currentRbuff[0]),
        .I2(o_data0[10]),
        .I3(\mult_reg[1][6][5] ),
        .I4(\mult_reg[1][6][5]_0 ),
        .I5(currentRbuff[1]),
        .O(\currentRbuff_reg[0]_1 [5]));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][1]_i_14 
       (.I0(line_reg_r2_448_511_3_5_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_3_5_n_2),
        .O(\mult[1][1][1]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][1]_i_15 
       (.I0(line_reg_r2_320_383_3_5_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_3_5_n_2),
        .O(\mult[1][1][1]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][1]_i_16 
       (.I0(line_reg_r2_192_255_3_5_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_3_5_n_2),
        .O(\mult[1][1][1]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][1]_i_17 
       (.I0(line_reg_r2_64_127_3_5_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_3_5_n_2),
        .O(\mult[1][1][1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][1][1]_i_6 
       (.I0(\mult[1][1][1]_i_14_n_0 ),
        .I1(\mult[1][1][1]_i_15_n_0 ),
        .I2(\rdPntr[8]_i_1__0_n_0 ),
        .I3(\mult[1][1][1]_i_16_n_0 ),
        .I4(\mult[2][1][5]_i_21_n_0 ),
        .I5(\mult[1][1][1]_i_17_n_0 ),
        .O(\mult[1][1][1]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][1][1]_i_7 
       (.I0(\mult[2][1][5]_i_21_n_0 ),
        .I1(line_reg_r2_576_639_3_5_n_2),
        .I2(\rdPntr[6]_i_1__0_n_0 ),
        .I3(line_reg_r2_512_575_3_5_n_2),
        .I4(\rdPntr[8]_i_1__0_n_0 ),
        .O(\mult[1][1][1]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][2]_i_14 
       (.I0(line_reg_r2_448_511_6_8_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_6_8_n_0),
        .O(\mult[1][1][2]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][2]_i_15 
       (.I0(line_reg_r2_320_383_6_8_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_6_8_n_0),
        .O(\mult[1][1][2]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][2]_i_16 
       (.I0(line_reg_r2_192_255_6_8_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_6_8_n_0),
        .O(\mult[1][1][2]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][2]_i_17 
       (.I0(line_reg_r2_64_127_6_8_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_6_8_n_0),
        .O(\mult[1][1][2]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][1][2]_i_6 
       (.I0(\mult[1][1][2]_i_14_n_0 ),
        .I1(\mult[1][1][2]_i_15_n_0 ),
        .I2(\rdPntr[8]_i_1__0_n_0 ),
        .I3(\mult[1][1][2]_i_16_n_0 ),
        .I4(\mult[2][1][5]_i_21_n_0 ),
        .I5(\mult[1][1][2]_i_17_n_0 ),
        .O(\mult[1][1][2]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][1][2]_i_7 
       (.I0(\mult[2][1][5]_i_21_n_0 ),
        .I1(line_reg_r2_576_639_6_8_n_0),
        .I2(\rdPntr[6]_i_1__0_n_0 ),
        .I3(line_reg_r2_512_575_6_8_n_0),
        .I4(\rdPntr[8]_i_1__0_n_0 ),
        .O(\mult[1][1][2]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][3]_i_14 
       (.I0(line_reg_r2_448_511_6_8_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_6_8_n_1),
        .O(\mult[1][1][3]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][3]_i_15 
       (.I0(line_reg_r2_320_383_6_8_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_6_8_n_1),
        .O(\mult[1][1][3]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][3]_i_16 
       (.I0(line_reg_r2_192_255_6_8_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_6_8_n_1),
        .O(\mult[1][1][3]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][3]_i_17 
       (.I0(line_reg_r2_64_127_6_8_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_6_8_n_1),
        .O(\mult[1][1][3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][1][3]_i_6 
       (.I0(\mult[1][1][3]_i_14_n_0 ),
        .I1(\mult[1][1][3]_i_15_n_0 ),
        .I2(\rdPntr[8]_i_1__0_n_0 ),
        .I3(\mult[1][1][3]_i_16_n_0 ),
        .I4(\mult[2][1][5]_i_21_n_0 ),
        .I5(\mult[1][1][3]_i_17_n_0 ),
        .O(\mult[1][1][3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][1][3]_i_7 
       (.I0(\mult[2][1][5]_i_21_n_0 ),
        .I1(line_reg_r2_576_639_6_8_n_1),
        .I2(\rdPntr[6]_i_1__0_n_0 ),
        .I3(line_reg_r2_512_575_6_8_n_1),
        .I4(\rdPntr[8]_i_1__0_n_0 ),
        .O(\mult[1][1][3]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][4]_i_14 
       (.I0(line_reg_r2_448_511_6_8_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_6_8_n_2),
        .O(\mult[1][1][4]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][4]_i_15 
       (.I0(line_reg_r2_320_383_6_8_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_6_8_n_2),
        .O(\mult[1][1][4]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][4]_i_16 
       (.I0(line_reg_r2_192_255_6_8_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_6_8_n_2),
        .O(\mult[1][1][4]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][4]_i_17 
       (.I0(line_reg_r2_64_127_6_8_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_6_8_n_2),
        .O(\mult[1][1][4]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][1][4]_i_6 
       (.I0(\mult[1][1][4]_i_14_n_0 ),
        .I1(\mult[1][1][4]_i_15_n_0 ),
        .I2(\rdPntr[8]_i_1__0_n_0 ),
        .I3(\mult[1][1][4]_i_16_n_0 ),
        .I4(\mult[2][1][5]_i_21_n_0 ),
        .I5(\mult[1][1][4]_i_17_n_0 ),
        .O(\mult[1][1][4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][1][4]_i_7 
       (.I0(\mult[2][1][5]_i_21_n_0 ),
        .I1(line_reg_r2_576_639_6_8_n_2),
        .I2(\rdPntr[6]_i_1__0_n_0 ),
        .I3(line_reg_r2_512_575_6_8_n_2),
        .I4(\rdPntr[8]_i_1__0_n_0 ),
        .O(\mult[1][1][4]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][5]_i_14 
       (.I0(line_reg_r2_448_511_9_11_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_9_11_n_0),
        .O(\mult[1][1][5]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][5]_i_15 
       (.I0(line_reg_r2_320_383_9_11_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_9_11_n_0),
        .O(\mult[1][1][5]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][5]_i_16 
       (.I0(line_reg_r2_192_255_9_11_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_9_11_n_0),
        .O(\mult[1][1][5]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][5]_i_17 
       (.I0(line_reg_r2_64_127_9_11_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_9_11_n_0),
        .O(\mult[1][1][5]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][1][5]_i_6 
       (.I0(\mult[1][1][5]_i_14_n_0 ),
        .I1(\mult[1][1][5]_i_15_n_0 ),
        .I2(\rdPntr[8]_i_1__0_n_0 ),
        .I3(\mult[1][1][5]_i_16_n_0 ),
        .I4(\mult[2][1][5]_i_21_n_0 ),
        .I5(\mult[1][1][5]_i_17_n_0 ),
        .O(\mult[1][1][5]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][1][5]_i_7 
       (.I0(\mult[2][1][5]_i_21_n_0 ),
        .I1(line_reg_r2_576_639_9_11_n_0),
        .I2(\rdPntr[6]_i_1__0_n_0 ),
        .I3(line_reg_r2_512_575_9_11_n_0),
        .I4(\rdPntr[8]_i_1__0_n_0 ),
        .O(\mult[1][1][5]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][6]_i_14 
       (.I0(line_reg_r2_448_511_9_11_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_9_11_n_1),
        .O(\mult[1][1][6]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][6]_i_15 
       (.I0(line_reg_r2_320_383_9_11_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_9_11_n_1),
        .O(\mult[1][1][6]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][6]_i_16 
       (.I0(line_reg_r2_192_255_9_11_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_9_11_n_1),
        .O(\mult[1][1][6]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][6]_i_17 
       (.I0(line_reg_r2_64_127_9_11_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_9_11_n_1),
        .O(\mult[1][1][6]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][1][6]_i_6 
       (.I0(\mult[1][1][6]_i_14_n_0 ),
        .I1(\mult[1][1][6]_i_15_n_0 ),
        .I2(\rdPntr[8]_i_1__0_n_0 ),
        .I3(\mult[1][1][6]_i_16_n_0 ),
        .I4(\mult[2][1][5]_i_21_n_0 ),
        .I5(\mult[1][1][6]_i_17_n_0 ),
        .O(\mult[1][1][6]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][1][6]_i_7 
       (.I0(\mult[2][1][5]_i_21_n_0 ),
        .I1(line_reg_r2_576_639_9_11_n_1),
        .I2(\rdPntr[6]_i_1__0_n_0 ),
        .I3(line_reg_r2_512_575_9_11_n_1),
        .I4(\rdPntr[8]_i_1__0_n_0 ),
        .O(\mult[1][1][6]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][0]_i_14 
       (.I0(line_reg_r3_448_511_3_5_n_2),
        .I1(\mult[2][8][4]_i_38_n_0 ),
        .I2(line_reg_r3_384_447_3_5_n_2),
        .O(\mult[1][2][0]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][0]_i_15 
       (.I0(line_reg_r3_320_383_3_5_n_2),
        .I1(\mult[2][8][4]_i_38_n_0 ),
        .I2(line_reg_r3_256_319_3_5_n_2),
        .O(\mult[1][2][0]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][0]_i_16 
       (.I0(line_reg_r3_192_255_3_5_n_2),
        .I1(\mult[2][8][4]_i_38_n_0 ),
        .I2(line_reg_r3_128_191_3_5_n_2),
        .O(\mult[1][2][0]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][0]_i_17 
       (.I0(line_reg_r3_64_127_3_5_n_2),
        .I1(\mult[2][8][4]_i_38_n_0 ),
        .I2(line_reg_r3_0_63_3_5_n_2),
        .O(\mult[1][2][0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][2][0]_i_6 
       (.I0(\mult[1][2][0]_i_14_n_0 ),
        .I1(\mult[1][2][0]_i_15_n_0 ),
        .I2(\mult[2][8][4]_i_34_n_0 ),
        .I3(\mult[1][2][0]_i_16_n_0 ),
        .I4(\mult[2][8][4]_i_36_n_0 ),
        .I5(\mult[1][2][0]_i_17_n_0 ),
        .O(\mult[1][2][0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][2][0]_i_7 
       (.I0(\mult[2][8][4]_i_36_n_0 ),
        .I1(line_reg_r3_576_639_3_5_n_2),
        .I2(\mult[2][8][4]_i_38_n_0 ),
        .I3(line_reg_r3_512_575_3_5_n_2),
        .I4(\mult[2][8][4]_i_34_n_0 ),
        .O(\mult[1][2][0]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][1]_i_14 
       (.I0(line_reg_r3_448_511_6_8_n_0),
        .I1(\mult[2][8][4]_i_38_n_0 ),
        .I2(line_reg_r3_384_447_6_8_n_0),
        .O(\mult[1][2][1]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][1]_i_15 
       (.I0(line_reg_r3_320_383_6_8_n_0),
        .I1(\mult[2][8][4]_i_38_n_0 ),
        .I2(line_reg_r3_256_319_6_8_n_0),
        .O(\mult[1][2][1]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][1]_i_16 
       (.I0(line_reg_r3_192_255_6_8_n_0),
        .I1(\mult[2][8][4]_i_38_n_0 ),
        .I2(line_reg_r3_128_191_6_8_n_0),
        .O(\mult[1][2][1]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][1]_i_17 
       (.I0(line_reg_r3_64_127_6_8_n_0),
        .I1(\mult[2][8][4]_i_38_n_0 ),
        .I2(line_reg_r3_0_63_6_8_n_0),
        .O(\mult[1][2][1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][2][1]_i_6 
       (.I0(\mult[1][2][1]_i_14_n_0 ),
        .I1(\mult[1][2][1]_i_15_n_0 ),
        .I2(\mult[2][8][4]_i_34_n_0 ),
        .I3(\mult[1][2][1]_i_16_n_0 ),
        .I4(\mult[2][8][4]_i_36_n_0 ),
        .I5(\mult[1][2][1]_i_17_n_0 ),
        .O(\mult[1][2][1]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][2][1]_i_7 
       (.I0(\mult[2][8][4]_i_36_n_0 ),
        .I1(line_reg_r3_576_639_6_8_n_0),
        .I2(\mult[2][8][4]_i_38_n_0 ),
        .I3(line_reg_r3_512_575_6_8_n_0),
        .I4(\mult[2][8][4]_i_34_n_0 ),
        .O(\mult[1][2][1]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][2]_i_14 
       (.I0(line_reg_r3_448_511_6_8_n_1),
        .I1(\mult[2][8][4]_i_38_n_0 ),
        .I2(line_reg_r3_384_447_6_8_n_1),
        .O(\mult[1][2][2]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][2]_i_15 
       (.I0(line_reg_r3_320_383_6_8_n_1),
        .I1(\mult[2][8][4]_i_38_n_0 ),
        .I2(line_reg_r3_256_319_6_8_n_1),
        .O(\mult[1][2][2]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][2]_i_16 
       (.I0(line_reg_r3_192_255_6_8_n_1),
        .I1(\mult[2][8][4]_i_38_n_0 ),
        .I2(line_reg_r3_128_191_6_8_n_1),
        .O(\mult[1][2][2]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][2]_i_17 
       (.I0(line_reg_r3_64_127_6_8_n_1),
        .I1(\mult[2][8][4]_i_38_n_0 ),
        .I2(line_reg_r3_0_63_6_8_n_1),
        .O(\mult[1][2][2]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][2][2]_i_6 
       (.I0(\mult[1][2][2]_i_14_n_0 ),
        .I1(\mult[1][2][2]_i_15_n_0 ),
        .I2(\mult[2][8][4]_i_34_n_0 ),
        .I3(\mult[1][2][2]_i_16_n_0 ),
        .I4(\mult[2][8][4]_i_36_n_0 ),
        .I5(\mult[1][2][2]_i_17_n_0 ),
        .O(\mult[1][2][2]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][2][2]_i_7 
       (.I0(\mult[2][8][4]_i_36_n_0 ),
        .I1(line_reg_r3_576_639_6_8_n_1),
        .I2(\mult[2][8][4]_i_38_n_0 ),
        .I3(line_reg_r3_512_575_6_8_n_1),
        .I4(\mult[2][8][4]_i_34_n_0 ),
        .O(\mult[1][2][2]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][3]_i_14 
       (.I0(line_reg_r3_448_511_6_8_n_2),
        .I1(\mult[2][8][4]_i_38_n_0 ),
        .I2(line_reg_r3_384_447_6_8_n_2),
        .O(\mult[1][2][3]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][3]_i_15 
       (.I0(line_reg_r3_320_383_6_8_n_2),
        .I1(\mult[2][8][4]_i_38_n_0 ),
        .I2(line_reg_r3_256_319_6_8_n_2),
        .O(\mult[1][2][3]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][3]_i_16 
       (.I0(line_reg_r3_192_255_6_8_n_2),
        .I1(\mult[2][8][4]_i_38_n_0 ),
        .I2(line_reg_r3_128_191_6_8_n_2),
        .O(\mult[1][2][3]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][3]_i_17 
       (.I0(line_reg_r3_64_127_6_8_n_2),
        .I1(\mult[2][8][4]_i_38_n_0 ),
        .I2(line_reg_r3_0_63_6_8_n_2),
        .O(\mult[1][2][3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][2][3]_i_6 
       (.I0(\mult[1][2][3]_i_14_n_0 ),
        .I1(\mult[1][2][3]_i_15_n_0 ),
        .I2(\mult[2][8][4]_i_34_n_0 ),
        .I3(\mult[1][2][3]_i_16_n_0 ),
        .I4(\mult[2][8][4]_i_36_n_0 ),
        .I5(\mult[1][2][3]_i_17_n_0 ),
        .O(\mult[1][2][3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][2][3]_i_7 
       (.I0(\mult[2][8][4]_i_36_n_0 ),
        .I1(line_reg_r3_576_639_6_8_n_2),
        .I2(\mult[2][8][4]_i_38_n_0 ),
        .I3(line_reg_r3_512_575_6_8_n_2),
        .I4(\mult[2][8][4]_i_34_n_0 ),
        .O(\mult[1][2][3]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][4]_i_14 
       (.I0(line_reg_r3_448_511_9_11_n_0),
        .I1(\mult[2][8][4]_i_38_n_0 ),
        .I2(line_reg_r3_384_447_9_11_n_0),
        .O(\mult[1][2][4]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][4]_i_15 
       (.I0(line_reg_r3_320_383_9_11_n_0),
        .I1(\mult[2][8][4]_i_38_n_0 ),
        .I2(line_reg_r3_256_319_9_11_n_0),
        .O(\mult[1][2][4]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][4]_i_16 
       (.I0(line_reg_r3_192_255_9_11_n_0),
        .I1(\mult[2][8][4]_i_38_n_0 ),
        .I2(line_reg_r3_128_191_9_11_n_0),
        .O(\mult[1][2][4]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][4]_i_17 
       (.I0(line_reg_r3_64_127_9_11_n_0),
        .I1(\mult[2][8][4]_i_38_n_0 ),
        .I2(line_reg_r3_0_63_9_11_n_0),
        .O(\mult[1][2][4]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][2][4]_i_6 
       (.I0(\mult[1][2][4]_i_14_n_0 ),
        .I1(\mult[1][2][4]_i_15_n_0 ),
        .I2(\mult[2][8][4]_i_34_n_0 ),
        .I3(\mult[1][2][4]_i_16_n_0 ),
        .I4(\mult[2][8][4]_i_36_n_0 ),
        .I5(\mult[1][2][4]_i_17_n_0 ),
        .O(\mult[1][2][4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][2][4]_i_7 
       (.I0(\mult[2][8][4]_i_36_n_0 ),
        .I1(line_reg_r3_576_639_9_11_n_0),
        .I2(\mult[2][8][4]_i_38_n_0 ),
        .I3(line_reg_r3_512_575_9_11_n_0),
        .I4(\mult[2][8][4]_i_34_n_0 ),
        .O(\mult[1][2][4]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][5]_i_14 
       (.I0(line_reg_r3_448_511_9_11_n_1),
        .I1(\mult[2][8][4]_i_38_n_0 ),
        .I2(line_reg_r3_384_447_9_11_n_1),
        .O(\mult[1][2][5]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][5]_i_15 
       (.I0(line_reg_r3_320_383_9_11_n_1),
        .I1(\mult[2][8][4]_i_38_n_0 ),
        .I2(line_reg_r3_256_319_9_11_n_1),
        .O(\mult[1][2][5]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][5]_i_16 
       (.I0(line_reg_r3_192_255_9_11_n_1),
        .I1(\mult[2][8][4]_i_38_n_0 ),
        .I2(line_reg_r3_128_191_9_11_n_1),
        .O(\mult[1][2][5]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][5]_i_17 
       (.I0(line_reg_r3_64_127_9_11_n_1),
        .I1(\mult[2][8][4]_i_38_n_0 ),
        .I2(line_reg_r3_0_63_9_11_n_1),
        .O(\mult[1][2][5]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][2][5]_i_6 
       (.I0(\mult[1][2][5]_i_14_n_0 ),
        .I1(\mult[1][2][5]_i_15_n_0 ),
        .I2(\mult[2][8][4]_i_34_n_0 ),
        .I3(\mult[1][2][5]_i_16_n_0 ),
        .I4(\mult[2][8][4]_i_36_n_0 ),
        .I5(\mult[1][2][5]_i_17_n_0 ),
        .O(\mult[1][2][5]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][2][5]_i_7 
       (.I0(\mult[2][8][4]_i_36_n_0 ),
        .I1(line_reg_r3_576_639_9_11_n_1),
        .I2(\mult[2][8][4]_i_38_n_0 ),
        .I3(line_reg_r3_512_575_9_11_n_1),
        .I4(\mult[2][8][4]_i_34_n_0 ),
        .O(\mult[1][2][5]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][3][1]_i_15 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_3_5_n_2),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_3_5_n_2),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[1][3][1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][1]_i_16 
       (.I0(line_reg_r1_448_511_3_5_n_2),
        .I1(line_reg_r1_384_447_3_5_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_3_5_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_3_5_n_2),
        .O(\mult[1][3][1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][1]_i_17 
       (.I0(line_reg_r1_192_255_3_5_n_2),
        .I1(line_reg_r1_128_191_3_5_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_3_5_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_3_5_n_2),
        .O(\mult[1][3][1]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[1][3][1]_i_5 
       (.I0(\mult[1][3][1]_i_15_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[1][3][1]_i_16_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[1][3][1]_i_17_n_0 ),
        .O(\rdPntr_reg[9]_5 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][3][2]_i_15 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_6_8_n_0),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_6_8_n_0),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[1][3][2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][2]_i_16 
       (.I0(line_reg_r1_448_511_6_8_n_0),
        .I1(line_reg_r1_384_447_6_8_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_6_8_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_6_8_n_0),
        .O(\mult[1][3][2]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][2]_i_17 
       (.I0(line_reg_r1_192_255_6_8_n_0),
        .I1(line_reg_r1_128_191_6_8_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_6_8_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_6_8_n_0),
        .O(\mult[1][3][2]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[1][3][2]_i_5 
       (.I0(\mult[1][3][2]_i_15_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[1][3][2]_i_16_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[1][3][2]_i_17_n_0 ),
        .O(\rdPntr_reg[9]_6 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][3][3]_i_15 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_6_8_n_1),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_6_8_n_1),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[1][3][3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][3]_i_16 
       (.I0(line_reg_r1_448_511_6_8_n_1),
        .I1(line_reg_r1_384_447_6_8_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_6_8_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_6_8_n_1),
        .O(\mult[1][3][3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][3]_i_17 
       (.I0(line_reg_r1_192_255_6_8_n_1),
        .I1(line_reg_r1_128_191_6_8_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_6_8_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_6_8_n_1),
        .O(\mult[1][3][3]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[1][3][3]_i_5 
       (.I0(\mult[1][3][3]_i_15_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[1][3][3]_i_16_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[1][3][3]_i_17_n_0 ),
        .O(\rdPntr_reg[9]_7 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][3][4]_i_15 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_6_8_n_2),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_6_8_n_2),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[1][3][4]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][4]_i_16 
       (.I0(line_reg_r1_448_511_6_8_n_2),
        .I1(line_reg_r1_384_447_6_8_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_6_8_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_6_8_n_2),
        .O(\mult[1][3][4]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][4]_i_17 
       (.I0(line_reg_r1_192_255_6_8_n_2),
        .I1(line_reg_r1_128_191_6_8_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_6_8_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_6_8_n_2),
        .O(\mult[1][3][4]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[1][3][4]_i_5 
       (.I0(\mult[1][3][4]_i_15_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[1][3][4]_i_16_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[1][3][4]_i_17_n_0 ),
        .O(\rdPntr_reg[9]_8 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][3][5]_i_15 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_9_11_n_0),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_9_11_n_0),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[1][3][5]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][5]_i_16 
       (.I0(line_reg_r1_448_511_9_11_n_0),
        .I1(line_reg_r1_384_447_9_11_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_9_11_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_9_11_n_0),
        .O(\mult[1][3][5]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][5]_i_17 
       (.I0(line_reg_r1_192_255_9_11_n_0),
        .I1(line_reg_r1_128_191_9_11_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_9_11_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_9_11_n_0),
        .O(\mult[1][3][5]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[1][3][5]_i_5 
       (.I0(\mult[1][3][5]_i_15_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[1][3][5]_i_16_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[1][3][5]_i_17_n_0 ),
        .O(\rdPntr_reg[9]_9 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][3][6]_i_15 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_9_11_n_1),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_9_11_n_1),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[1][3][6]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][6]_i_16 
       (.I0(line_reg_r1_448_511_9_11_n_1),
        .I1(line_reg_r1_384_447_9_11_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_9_11_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_9_11_n_1),
        .O(\mult[1][3][6]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][6]_i_17 
       (.I0(line_reg_r1_192_255_9_11_n_1),
        .I1(line_reg_r1_128_191_9_11_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_9_11_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_9_11_n_1),
        .O(\mult[1][3][6]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[1][3][6]_i_5 
       (.I0(\mult[1][3][6]_i_15_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[1][3][6]_i_16_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[1][3][6]_i_17_n_0 ),
        .O(\rdPntr_reg[9]_10 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \mult[1][6][0]_i_1 
       (.I0(\rdPntr_reg[9]_5 ),
        .I1(currentRbuff[0]),
        .I2(o_data0[5]),
        .I3(\mult_reg[1][6][0] ),
        .I4(\mult_reg[1][6][0]_0 ),
        .I5(currentRbuff[1]),
        .O(\currentRbuff_reg[0]_0 [0]));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \mult[1][6][1]_i_1 
       (.I0(\rdPntr_reg[9]_6 ),
        .I1(currentRbuff[0]),
        .I2(o_data0[6]),
        .I3(\mult_reg[1][6][1] ),
        .I4(\mult_reg[1][6][1]_0 ),
        .I5(currentRbuff[1]),
        .O(\currentRbuff_reg[0]_0 [1]));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \mult[1][6][2]_i_1 
       (.I0(\rdPntr_reg[9]_7 ),
        .I1(currentRbuff[0]),
        .I2(o_data0[7]),
        .I3(\mult_reg[1][6][2] ),
        .I4(\mult_reg[1][6][2]_0 ),
        .I5(currentRbuff[1]),
        .O(\currentRbuff_reg[0]_0 [2]));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \mult[1][6][3]_i_1 
       (.I0(\rdPntr_reg[9]_8 ),
        .I1(currentRbuff[0]),
        .I2(o_data0[8]),
        .I3(\mult_reg[1][6][3] ),
        .I4(\mult_reg[1][6][3]_0 ),
        .I5(currentRbuff[1]),
        .O(\currentRbuff_reg[0]_0 [3]));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \mult[1][6][4]_i_1 
       (.I0(\rdPntr_reg[9]_9 ),
        .I1(currentRbuff[0]),
        .I2(o_data0[9]),
        .I3(\mult_reg[1][6][4] ),
        .I4(\mult_reg[1][6][4]_0 ),
        .I5(currentRbuff[1]),
        .O(\currentRbuff_reg[0]_0 [4]));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \mult[1][6][5]_i_1 
       (.I0(\rdPntr_reg[9]_10 ),
        .I1(currentRbuff[0]),
        .I2(o_data0[10]),
        .I3(\mult_reg[1][6][5] ),
        .I4(\mult_reg[1][6][5]_0 ),
        .I5(currentRbuff[1]),
        .O(\currentRbuff_reg[0]_0 [5]));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \mult[2][0][0]_i_1 
       (.I0(\rdPntr_reg[9]_0 ),
        .I1(currentRbuff[0]),
        .I2(o_data0[0]),
        .I3(\mult_reg[2][6][0] ),
        .I4(\mult_reg[2][6][0]_0 ),
        .I5(currentRbuff[1]),
        .O(\currentRbuff_reg[0] [0]));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \mult[2][0][1]_i_1 
       (.I0(\rdPntr_reg[9]_1 ),
        .I1(currentRbuff[0]),
        .I2(o_data0[1]),
        .I3(\mult_reg[2][6][1] ),
        .I4(\mult_reg[2][6][1]_0 ),
        .I5(currentRbuff[1]),
        .O(\currentRbuff_reg[0] [1]));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \mult[2][0][2]_i_1 
       (.I0(\rdPntr_reg[9]_2 ),
        .I1(currentRbuff[0]),
        .I2(o_data0[2]),
        .I3(\mult_reg[2][6][2] ),
        .I4(\mult_reg[2][6][2]_0 ),
        .I5(currentRbuff[1]),
        .O(\currentRbuff_reg[0] [2]));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \mult[2][0][3]_i_1 
       (.I0(\rdPntr_reg[9]_3 ),
        .I1(currentRbuff[0]),
        .I2(o_data0[3]),
        .I3(\mult_reg[2][6][3] ),
        .I4(\mult_reg[2][6][3]_0 ),
        .I5(currentRbuff[1]),
        .O(\currentRbuff_reg[0] [3]));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \mult[2][0][4]_i_1 
       (.I0(\rdPntr_reg[9]_4 ),
        .I1(currentRbuff[0]),
        .I2(o_data0[4]),
        .I3(\mult_reg[2][6][4] ),
        .I4(\mult_reg[2][6][4]_0 ),
        .I5(currentRbuff[1]),
        .O(\currentRbuff_reg[0] [4]));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][1]_i_14 
       (.I0(line_reg_r2_448_511_0_2_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_0_2_n_0),
        .O(\mult[2][1][1]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][1]_i_15 
       (.I0(line_reg_r2_320_383_0_2_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_0_2_n_0),
        .O(\mult[2][1][1]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][1]_i_16 
       (.I0(line_reg_r2_192_255_0_2_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_0_2_n_0),
        .O(\mult[2][1][1]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][1]_i_17 
       (.I0(line_reg_r2_64_127_0_2_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_0_2_n_0),
        .O(\mult[2][1][1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][1][1]_i_6 
       (.I0(\mult[2][1][1]_i_14_n_0 ),
        .I1(\mult[2][1][1]_i_15_n_0 ),
        .I2(\rdPntr[8]_i_1__0_n_0 ),
        .I3(\mult[2][1][1]_i_16_n_0 ),
        .I4(\mult[2][1][5]_i_21_n_0 ),
        .I5(\mult[2][1][1]_i_17_n_0 ),
        .O(\mult[2][1][1]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][1][1]_i_7 
       (.I0(\mult[2][1][5]_i_21_n_0 ),
        .I1(line_reg_r2_576_639_0_2_n_0),
        .I2(\rdPntr[6]_i_1__0_n_0 ),
        .I3(line_reg_r2_512_575_0_2_n_0),
        .I4(\rdPntr[8]_i_1__0_n_0 ),
        .O(\mult[2][1][1]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][2]_i_14 
       (.I0(line_reg_r2_448_511_0_2_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_0_2_n_1),
        .O(\mult[2][1][2]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][2]_i_15 
       (.I0(line_reg_r2_320_383_0_2_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_0_2_n_1),
        .O(\mult[2][1][2]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][2]_i_16 
       (.I0(line_reg_r2_192_255_0_2_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_0_2_n_1),
        .O(\mult[2][1][2]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][2]_i_17 
       (.I0(line_reg_r2_64_127_0_2_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_0_2_n_1),
        .O(\mult[2][1][2]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][1][2]_i_6 
       (.I0(\mult[2][1][2]_i_14_n_0 ),
        .I1(\mult[2][1][2]_i_15_n_0 ),
        .I2(\rdPntr[8]_i_1__0_n_0 ),
        .I3(\mult[2][1][2]_i_16_n_0 ),
        .I4(\mult[2][1][5]_i_21_n_0 ),
        .I5(\mult[2][1][2]_i_17_n_0 ),
        .O(\mult[2][1][2]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][1][2]_i_7 
       (.I0(\mult[2][1][5]_i_21_n_0 ),
        .I1(line_reg_r2_576_639_0_2_n_1),
        .I2(\rdPntr[6]_i_1__0_n_0 ),
        .I3(line_reg_r2_512_575_0_2_n_1),
        .I4(\rdPntr[8]_i_1__0_n_0 ),
        .O(\mult[2][1][2]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][3]_i_14 
       (.I0(line_reg_r2_448_511_0_2_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_0_2_n_2),
        .O(\mult[2][1][3]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][3]_i_15 
       (.I0(line_reg_r2_320_383_0_2_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_0_2_n_2),
        .O(\mult[2][1][3]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][3]_i_16 
       (.I0(line_reg_r2_192_255_0_2_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_0_2_n_2),
        .O(\mult[2][1][3]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][3]_i_17 
       (.I0(line_reg_r2_64_127_0_2_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_0_2_n_2),
        .O(\mult[2][1][3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][1][3]_i_6 
       (.I0(\mult[2][1][3]_i_14_n_0 ),
        .I1(\mult[2][1][3]_i_15_n_0 ),
        .I2(\rdPntr[8]_i_1__0_n_0 ),
        .I3(\mult[2][1][3]_i_16_n_0 ),
        .I4(\mult[2][1][5]_i_21_n_0 ),
        .I5(\mult[2][1][3]_i_17_n_0 ),
        .O(\mult[2][1][3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][1][3]_i_7 
       (.I0(\mult[2][1][5]_i_21_n_0 ),
        .I1(line_reg_r2_576_639_0_2_n_2),
        .I2(\rdPntr[6]_i_1__0_n_0 ),
        .I3(line_reg_r2_512_575_0_2_n_2),
        .I4(\rdPntr[8]_i_1__0_n_0 ),
        .O(\mult[2][1][3]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][4]_i_14 
       (.I0(line_reg_r2_448_511_3_5_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_3_5_n_0),
        .O(\mult[2][1][4]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][4]_i_15 
       (.I0(line_reg_r2_320_383_3_5_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_3_5_n_0),
        .O(\mult[2][1][4]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][4]_i_16 
       (.I0(line_reg_r2_192_255_3_5_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_3_5_n_0),
        .O(\mult[2][1][4]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][4]_i_17 
       (.I0(line_reg_r2_64_127_3_5_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_3_5_n_0),
        .O(\mult[2][1][4]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][1][4]_i_6 
       (.I0(\mult[2][1][4]_i_14_n_0 ),
        .I1(\mult[2][1][4]_i_15_n_0 ),
        .I2(\rdPntr[8]_i_1__0_n_0 ),
        .I3(\mult[2][1][4]_i_16_n_0 ),
        .I4(\mult[2][1][5]_i_21_n_0 ),
        .I5(\mult[2][1][4]_i_17_n_0 ),
        .O(\mult[2][1][4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][1][4]_i_7 
       (.I0(\mult[2][1][5]_i_21_n_0 ),
        .I1(line_reg_r2_576_639_3_5_n_0),
        .I2(\rdPntr[6]_i_1__0_n_0 ),
        .I3(line_reg_r2_512_575_3_5_n_0),
        .I4(\rdPntr[8]_i_1__0_n_0 ),
        .O(\mult[2][1][4]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][5]_i_18 
       (.I0(line_reg_r2_448_511_3_5_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_3_5_n_1),
        .O(\mult[2][1][5]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][5]_i_19 
       (.I0(line_reg_r2_320_383_3_5_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_3_5_n_1),
        .O(\mult[2][1][5]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][5]_i_20 
       (.I0(line_reg_r2_192_255_3_5_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_3_5_n_1),
        .O(\mult[2][1][5]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \mult[2][1][5]_i_21 
       (.I0(\rdPntr_reg[0]_rep__0_n_0 ),
        .I1(\rdPntr[10]_i_3__0_n_0 ),
        .I2(rdPntr_reg_rep__0[7]),
        .O(\mult[2][1][5]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][5]_i_22 
       (.I0(line_reg_r2_64_127_3_5_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__0_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_3_5_n_1),
        .O(\mult[2][1][5]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF4000)) 
    \mult[2][1][5]_i_6 
       (.I0(\rdPntr[10]_i_3__0_n_0 ),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(rdPntr_reg_rep__0[8]),
        .I3(rdPntr_reg_rep__0[7]),
        .I4(rdPntr_reg_rep__0[9]),
        .O(\mult[2][1][5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][1][5]_i_7 
       (.I0(\mult[2][1][5]_i_18_n_0 ),
        .I1(\mult[2][1][5]_i_19_n_0 ),
        .I2(\rdPntr[8]_i_1__0_n_0 ),
        .I3(\mult[2][1][5]_i_20_n_0 ),
        .I4(\mult[2][1][5]_i_21_n_0 ),
        .I5(\mult[2][1][5]_i_22_n_0 ),
        .O(\mult[2][1][5]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][1][5]_i_8 
       (.I0(\mult[2][1][5]_i_21_n_0 ),
        .I1(line_reg_r2_576_639_3_5_n_1),
        .I2(\rdPntr[6]_i_1__0_n_0 ),
        .I3(line_reg_r2_512_575_3_5_n_1),
        .I4(\rdPntr[8]_i_1__0_n_0 ),
        .O(\mult[2][1][5]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][3][1]_i_15 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_0_2_n_0),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_0_2_n_0),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[2][3][1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][1]_i_16 
       (.I0(line_reg_r1_448_511_0_2_n_0),
        .I1(line_reg_r1_384_447_0_2_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_0_2_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_0_2_n_0),
        .O(\mult[2][3][1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][1]_i_17 
       (.I0(line_reg_r1_192_255_0_2_n_0),
        .I1(line_reg_r1_128_191_0_2_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_0_2_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_0_2_n_0),
        .O(\mult[2][3][1]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[2][3][1]_i_5 
       (.I0(\mult[2][3][1]_i_15_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[2][3][1]_i_16_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[2][3][1]_i_17_n_0 ),
        .O(\rdPntr_reg[9]_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][3][2]_i_15 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_0_2_n_1),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_0_2_n_1),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[2][3][2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][2]_i_16 
       (.I0(line_reg_r1_448_511_0_2_n_1),
        .I1(line_reg_r1_384_447_0_2_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_0_2_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_0_2_n_1),
        .O(\mult[2][3][2]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][2]_i_17 
       (.I0(line_reg_r1_192_255_0_2_n_1),
        .I1(line_reg_r1_128_191_0_2_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_0_2_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_0_2_n_1),
        .O(\mult[2][3][2]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[2][3][2]_i_5 
       (.I0(\mult[2][3][2]_i_15_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[2][3][2]_i_16_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[2][3][2]_i_17_n_0 ),
        .O(\rdPntr_reg[9]_1 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][3][3]_i_15 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_0_2_n_2),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_0_2_n_2),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[2][3][3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][3]_i_16 
       (.I0(line_reg_r1_448_511_0_2_n_2),
        .I1(line_reg_r1_384_447_0_2_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_0_2_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_0_2_n_2),
        .O(\mult[2][3][3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][3]_i_17 
       (.I0(line_reg_r1_192_255_0_2_n_2),
        .I1(line_reg_r1_128_191_0_2_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_0_2_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_0_2_n_2),
        .O(\mult[2][3][3]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[2][3][3]_i_5 
       (.I0(\mult[2][3][3]_i_15_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[2][3][3]_i_16_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[2][3][3]_i_17_n_0 ),
        .O(\rdPntr_reg[9]_2 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][3][4]_i_15 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_3_5_n_0),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_3_5_n_0),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[2][3][4]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][4]_i_16 
       (.I0(line_reg_r1_448_511_3_5_n_0),
        .I1(line_reg_r1_384_447_3_5_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_3_5_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_3_5_n_0),
        .O(\mult[2][3][4]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][4]_i_17 
       (.I0(line_reg_r1_192_255_3_5_n_0),
        .I1(line_reg_r1_128_191_3_5_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_3_5_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_3_5_n_0),
        .O(\mult[2][3][4]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[2][3][4]_i_5 
       (.I0(\mult[2][3][4]_i_15_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[2][3][4]_i_16_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[2][3][4]_i_17_n_0 ),
        .O(\rdPntr_reg[9]_3 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][3][5]_i_15 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_3_5_n_1),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_3_5_n_1),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[2][3][5]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][5]_i_16 
       (.I0(line_reg_r1_448_511_3_5_n_1),
        .I1(line_reg_r1_384_447_3_5_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_3_5_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_3_5_n_1),
        .O(\mult[2][3][5]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][5]_i_17 
       (.I0(line_reg_r1_192_255_3_5_n_1),
        .I1(line_reg_r1_128_191_3_5_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_3_5_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_3_5_n_1),
        .O(\mult[2][3][5]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[2][3][5]_i_5 
       (.I0(\mult[2][3][5]_i_15_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[2][3][5]_i_16_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[2][3][5]_i_17_n_0 ),
        .O(\rdPntr_reg[9]_4 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \mult[2][6][0]_i_1 
       (.I0(\rdPntr_reg[9]_0 ),
        .I1(currentRbuff[0]),
        .I2(o_data0[0]),
        .I3(\mult_reg[2][6][0] ),
        .I4(\mult_reg[2][6][0]_0 ),
        .I5(currentRbuff[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \mult[2][6][1]_i_1 
       (.I0(\rdPntr_reg[9]_1 ),
        .I1(currentRbuff[0]),
        .I2(o_data0[1]),
        .I3(\mult_reg[2][6][1] ),
        .I4(\mult_reg[2][6][1]_0 ),
        .I5(currentRbuff[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \mult[2][6][2]_i_1 
       (.I0(\rdPntr_reg[9]_2 ),
        .I1(currentRbuff[0]),
        .I2(o_data0[2]),
        .I3(\mult_reg[2][6][2] ),
        .I4(\mult_reg[2][6][2]_0 ),
        .I5(currentRbuff[1]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \mult[2][6][3]_i_1 
       (.I0(\rdPntr_reg[9]_3 ),
        .I1(currentRbuff[0]),
        .I2(o_data0[3]),
        .I3(\mult_reg[2][6][3] ),
        .I4(\mult_reg[2][6][3]_0 ),
        .I5(currentRbuff[1]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \mult[2][6][4]_i_1 
       (.I0(\rdPntr_reg[9]_4 ),
        .I1(currentRbuff[0]),
        .I2(o_data0[4]),
        .I3(\mult_reg[2][6][4] ),
        .I4(\mult_reg[2][6][4]_0 ),
        .I5(currentRbuff[1]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][8][0]_i_10 
       (.I0(\mult[2][8][0]_i_22_n_0 ),
        .I1(\mult[2][8][0]_i_23_n_0 ),
        .I2(\mult[2][8][4]_i_34_n_0 ),
        .I3(\mult[2][8][0]_i_24_n_0 ),
        .I4(\mult[2][8][4]_i_36_n_0 ),
        .I5(\mult[2][8][0]_i_25_n_0 ),
        .O(\mult[2][8][0]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][8][0]_i_11 
       (.I0(\mult[2][8][4]_i_36_n_0 ),
        .I1(line_reg_r3_576_639_0_2_n_0),
        .I2(\mult[2][8][4]_i_38_n_0 ),
        .I3(line_reg_r3_512_575_0_2_n_0),
        .I4(\mult[2][8][4]_i_34_n_0 ),
        .O(\mult[2][8][0]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][0]_i_22 
       (.I0(line_reg_r3_448_511_0_2_n_0),
        .I1(\mult[2][8][4]_i_38_n_0 ),
        .I2(line_reg_r3_384_447_0_2_n_0),
        .O(\mult[2][8][0]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][0]_i_23 
       (.I0(line_reg_r3_320_383_0_2_n_0),
        .I1(\mult[2][8][4]_i_38_n_0 ),
        .I2(line_reg_r3_256_319_0_2_n_0),
        .O(\mult[2][8][0]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][0]_i_24 
       (.I0(line_reg_r3_192_255_0_2_n_0),
        .I1(\mult[2][8][4]_i_38_n_0 ),
        .I2(line_reg_r3_128_191_0_2_n_0),
        .O(\mult[2][8][0]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][0]_i_25 
       (.I0(line_reg_r3_64_127_0_2_n_0),
        .I1(\mult[2][8][4]_i_38_n_0 ),
        .I2(line_reg_r3_0_63_0_2_n_0),
        .O(\mult[2][8][0]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][8][1]_i_10 
       (.I0(\mult[2][8][1]_i_22_n_0 ),
        .I1(\mult[2][8][1]_i_23_n_0 ),
        .I2(\mult[2][8][4]_i_34_n_0 ),
        .I3(\mult[2][8][1]_i_24_n_0 ),
        .I4(\mult[2][8][4]_i_36_n_0 ),
        .I5(\mult[2][8][1]_i_25_n_0 ),
        .O(\mult[2][8][1]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][8][1]_i_11 
       (.I0(\mult[2][8][4]_i_36_n_0 ),
        .I1(line_reg_r3_576_639_0_2_n_1),
        .I2(\mult[2][8][4]_i_38_n_0 ),
        .I3(line_reg_r3_512_575_0_2_n_1),
        .I4(\mult[2][8][4]_i_34_n_0 ),
        .O(\mult[2][8][1]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][1]_i_22 
       (.I0(line_reg_r3_448_511_0_2_n_1),
        .I1(\mult[2][8][4]_i_38_n_0 ),
        .I2(line_reg_r3_384_447_0_2_n_1),
        .O(\mult[2][8][1]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][1]_i_23 
       (.I0(line_reg_r3_320_383_0_2_n_1),
        .I1(\mult[2][8][4]_i_38_n_0 ),
        .I2(line_reg_r3_256_319_0_2_n_1),
        .O(\mult[2][8][1]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][1]_i_24 
       (.I0(line_reg_r3_192_255_0_2_n_1),
        .I1(\mult[2][8][4]_i_38_n_0 ),
        .I2(line_reg_r3_128_191_0_2_n_1),
        .O(\mult[2][8][1]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][1]_i_25 
       (.I0(line_reg_r3_64_127_0_2_n_1),
        .I1(\mult[2][8][4]_i_38_n_0 ),
        .I2(line_reg_r3_0_63_0_2_n_1),
        .O(\mult[2][8][1]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][8][2]_i_10 
       (.I0(\mult[2][8][2]_i_22_n_0 ),
        .I1(\mult[2][8][2]_i_23_n_0 ),
        .I2(\mult[2][8][4]_i_34_n_0 ),
        .I3(\mult[2][8][2]_i_24_n_0 ),
        .I4(\mult[2][8][4]_i_36_n_0 ),
        .I5(\mult[2][8][2]_i_25_n_0 ),
        .O(\mult[2][8][2]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][8][2]_i_11 
       (.I0(\mult[2][8][4]_i_36_n_0 ),
        .I1(line_reg_r3_576_639_0_2_n_2),
        .I2(\mult[2][8][4]_i_38_n_0 ),
        .I3(line_reg_r3_512_575_0_2_n_2),
        .I4(\mult[2][8][4]_i_34_n_0 ),
        .O(\mult[2][8][2]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][2]_i_22 
       (.I0(line_reg_r3_448_511_0_2_n_2),
        .I1(\mult[2][8][4]_i_38_n_0 ),
        .I2(line_reg_r3_384_447_0_2_n_2),
        .O(\mult[2][8][2]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][2]_i_23 
       (.I0(line_reg_r3_320_383_0_2_n_2),
        .I1(\mult[2][8][4]_i_38_n_0 ),
        .I2(line_reg_r3_256_319_0_2_n_2),
        .O(\mult[2][8][2]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][2]_i_24 
       (.I0(line_reg_r3_192_255_0_2_n_2),
        .I1(\mult[2][8][4]_i_38_n_0 ),
        .I2(line_reg_r3_128_191_0_2_n_2),
        .O(\mult[2][8][2]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][2]_i_25 
       (.I0(line_reg_r3_64_127_0_2_n_2),
        .I1(\mult[2][8][4]_i_38_n_0 ),
        .I2(line_reg_r3_0_63_0_2_n_2),
        .O(\mult[2][8][2]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][8][3]_i_10 
       (.I0(\mult[2][8][3]_i_22_n_0 ),
        .I1(\mult[2][8][3]_i_23_n_0 ),
        .I2(\mult[2][8][4]_i_34_n_0 ),
        .I3(\mult[2][8][3]_i_24_n_0 ),
        .I4(\mult[2][8][4]_i_36_n_0 ),
        .I5(\mult[2][8][3]_i_25_n_0 ),
        .O(\mult[2][8][3]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][8][3]_i_11 
       (.I0(\mult[2][8][4]_i_36_n_0 ),
        .I1(line_reg_r3_576_639_3_5_n_0),
        .I2(\mult[2][8][4]_i_38_n_0 ),
        .I3(line_reg_r3_512_575_3_5_n_0),
        .I4(\mult[2][8][4]_i_34_n_0 ),
        .O(\mult[2][8][3]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][3]_i_22 
       (.I0(line_reg_r3_448_511_3_5_n_0),
        .I1(\mult[2][8][4]_i_38_n_0 ),
        .I2(line_reg_r3_384_447_3_5_n_0),
        .O(\mult[2][8][3]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][3]_i_23 
       (.I0(line_reg_r3_320_383_3_5_n_0),
        .I1(\mult[2][8][4]_i_38_n_0 ),
        .I2(line_reg_r3_256_319_3_5_n_0),
        .O(\mult[2][8][3]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][3]_i_24 
       (.I0(line_reg_r3_192_255_3_5_n_0),
        .I1(\mult[2][8][4]_i_38_n_0 ),
        .I2(line_reg_r3_128_191_3_5_n_0),
        .O(\mult[2][8][3]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][3]_i_25 
       (.I0(line_reg_r3_64_127_3_5_n_0),
        .I1(\mult[2][8][4]_i_38_n_0 ),
        .I2(line_reg_r3_0_63_3_5_n_0),
        .O(\mult[2][8][3]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hDF20)) 
    \mult[2][8][4]_i_12 
       (.I0(rdPntr_reg_rep__0[8]),
        .I1(\rdPntr[10]_i_3__0_n_0 ),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(rdPntr_reg_rep__0[9]),
        .O(\mult[2][8][4]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][8][4]_i_13 
       (.I0(\mult[2][8][4]_i_32_n_0 ),
        .I1(\mult[2][8][4]_i_33_n_0 ),
        .I2(\mult[2][8][4]_i_34_n_0 ),
        .I3(\mult[2][8][4]_i_35_n_0 ),
        .I4(\mult[2][8][4]_i_36_n_0 ),
        .I5(\mult[2][8][4]_i_37_n_0 ),
        .O(\mult[2][8][4]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][8][4]_i_14 
       (.I0(\mult[2][8][4]_i_36_n_0 ),
        .I1(line_reg_r3_576_639_3_5_n_1),
        .I2(\mult[2][8][4]_i_38_n_0 ),
        .I3(line_reg_r3_512_575_3_5_n_1),
        .I4(\mult[2][8][4]_i_34_n_0 ),
        .O(\mult[2][8][4]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][4]_i_32 
       (.I0(line_reg_r3_448_511_3_5_n_1),
        .I1(\mult[2][8][4]_i_38_n_0 ),
        .I2(line_reg_r3_384_447_3_5_n_1),
        .O(\mult[2][8][4]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][4]_i_33 
       (.I0(line_reg_r3_320_383_3_5_n_1),
        .I1(\mult[2][8][4]_i_38_n_0 ),
        .I2(line_reg_r3_256_319_3_5_n_1),
        .O(\mult[2][8][4]_i_33_n_0 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \mult[2][8][4]_i_34 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(\rdPntr[10]_i_3__0_n_0 ),
        .I2(rdPntr_reg_rep__0[8]),
        .O(\mult[2][8][4]_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][4]_i_35 
       (.I0(line_reg_r3_192_255_3_5_n_1),
        .I1(\mult[2][8][4]_i_38_n_0 ),
        .I2(line_reg_r3_128_191_3_5_n_1),
        .O(\mult[2][8][4]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mult[2][8][4]_i_36 
       (.I0(\rdPntr[10]_i_3__0_n_0 ),
        .I1(rdPntr_reg_rep__0[7]),
        .O(\mult[2][8][4]_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][4]_i_37 
       (.I0(line_reg_r3_64_127_3_5_n_1),
        .I1(\mult[2][8][4]_i_38_n_0 ),
        .I2(line_reg_r3_0_63_3_5_n_1),
        .O(\mult[2][8][4]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \mult[2][8][4]_i_38 
       (.I0(\rdPntr_reg_n_0_[5] ),
        .I1(\rdPntr_reg_n_0_[3] ),
        .I2(\rdPntr_reg_n_0_[1] ),
        .I3(\rdPntr_reg_n_0_[2] ),
        .I4(\rdPntr_reg_n_0_[4] ),
        .I5(rdPntr_reg_rep__0[6]),
        .O(\mult[2][8][4]_i_38_n_0 ));
  MUXF7 \mult_reg[0][1][1]_i_2 
       (.I0(\mult[0][1][1]_i_6_n_0 ),
        .I1(\mult[0][1][1]_i_7_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_11 ),
        .S(\mult[2][1][5]_i_6_n_0 ));
  MUXF7 \mult_reg[0][1][2]_i_2 
       (.I0(\mult[0][1][2]_i_6_n_0 ),
        .I1(\mult[0][1][2]_i_7_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_12 ),
        .S(\mult[2][1][5]_i_6_n_0 ));
  MUXF7 \mult_reg[0][1][3]_i_2 
       (.I0(\mult[0][1][3]_i_6_n_0 ),
        .I1(\mult[0][1][3]_i_7_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_13 ),
        .S(\mult[2][1][5]_i_6_n_0 ));
  MUXF7 \mult_reg[0][1][4]_i_2 
       (.I0(\mult[0][1][4]_i_6_n_0 ),
        .I1(\mult[0][1][4]_i_7_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_14 ),
        .S(\mult[2][1][5]_i_6_n_0 ));
  MUXF7 \mult_reg[0][1][5]_i_2 
       (.I0(\mult[0][1][5]_i_6_n_0 ),
        .I1(\mult[0][1][5]_i_7_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_15 ),
        .S(\mult[2][1][5]_i_6_n_0 ));
  MUXF7 \mult_reg[0][2][0]_i_2 
       (.I0(\mult[0][2][0]_i_6_n_0 ),
        .I1(\mult[0][2][0]_i_7_n_0 ),
        .O(\rdPntr_reg[8]_11 ),
        .S(\mult[2][8][4]_i_12_n_0 ));
  MUXF7 \mult_reg[0][2][1]_i_2 
       (.I0(\mult[0][2][1]_i_6_n_0 ),
        .I1(\mult[0][2][1]_i_7_n_0 ),
        .O(\rdPntr_reg[8]_12 ),
        .S(\mult[2][8][4]_i_12_n_0 ));
  MUXF7 \mult_reg[0][2][2]_i_2 
       (.I0(\mult[0][2][2]_i_6_n_0 ),
        .I1(\mult[0][2][2]_i_7_n_0 ),
        .O(\rdPntr_reg[8]_13 ),
        .S(\mult[2][8][4]_i_12_n_0 ));
  MUXF7 \mult_reg[0][2][3]_i_2 
       (.I0(\mult[0][2][3]_i_6_n_0 ),
        .I1(\mult[0][2][3]_i_7_n_0 ),
        .O(\rdPntr_reg[8]_14 ),
        .S(\mult[2][8][4]_i_12_n_0 ));
  MUXF7 \mult_reg[0][2][4]_i_2 
       (.I0(\mult[0][2][4]_i_6_n_0 ),
        .I1(\mult[0][2][4]_i_7_n_0 ),
        .O(\rdPntr_reg[8]_15 ),
        .S(\mult[2][8][4]_i_12_n_0 ));
  MUXF7 \mult_reg[1][1][1]_i_2 
       (.I0(\mult[1][1][1]_i_6_n_0 ),
        .I1(\mult[1][1][1]_i_7_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_5 ),
        .S(\mult[2][1][5]_i_6_n_0 ));
  MUXF7 \mult_reg[1][1][2]_i_2 
       (.I0(\mult[1][1][2]_i_6_n_0 ),
        .I1(\mult[1][1][2]_i_7_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_6 ),
        .S(\mult[2][1][5]_i_6_n_0 ));
  MUXF7 \mult_reg[1][1][3]_i_2 
       (.I0(\mult[1][1][3]_i_6_n_0 ),
        .I1(\mult[1][1][3]_i_7_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_7 ),
        .S(\mult[2][1][5]_i_6_n_0 ));
  MUXF7 \mult_reg[1][1][4]_i_2 
       (.I0(\mult[1][1][4]_i_6_n_0 ),
        .I1(\mult[1][1][4]_i_7_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_8 ),
        .S(\mult[2][1][5]_i_6_n_0 ));
  MUXF7 \mult_reg[1][1][5]_i_2 
       (.I0(\mult[1][1][5]_i_6_n_0 ),
        .I1(\mult[1][1][5]_i_7_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_9 ),
        .S(\mult[2][1][5]_i_6_n_0 ));
  MUXF7 \mult_reg[1][1][6]_i_2 
       (.I0(\mult[1][1][6]_i_6_n_0 ),
        .I1(\mult[1][1][6]_i_7_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_10 ),
        .S(\mult[2][1][5]_i_6_n_0 ));
  MUXF7 \mult_reg[1][2][0]_i_2 
       (.I0(\mult[1][2][0]_i_6_n_0 ),
        .I1(\mult[1][2][0]_i_7_n_0 ),
        .O(\rdPntr_reg[8]_5 ),
        .S(\mult[2][8][4]_i_12_n_0 ));
  MUXF7 \mult_reg[1][2][1]_i_2 
       (.I0(\mult[1][2][1]_i_6_n_0 ),
        .I1(\mult[1][2][1]_i_7_n_0 ),
        .O(\rdPntr_reg[8]_6 ),
        .S(\mult[2][8][4]_i_12_n_0 ));
  MUXF7 \mult_reg[1][2][2]_i_2 
       (.I0(\mult[1][2][2]_i_6_n_0 ),
        .I1(\mult[1][2][2]_i_7_n_0 ),
        .O(\rdPntr_reg[8]_7 ),
        .S(\mult[2][8][4]_i_12_n_0 ));
  MUXF7 \mult_reg[1][2][3]_i_2 
       (.I0(\mult[1][2][3]_i_6_n_0 ),
        .I1(\mult[1][2][3]_i_7_n_0 ),
        .O(\rdPntr_reg[8]_8 ),
        .S(\mult[2][8][4]_i_12_n_0 ));
  MUXF7 \mult_reg[1][2][4]_i_2 
       (.I0(\mult[1][2][4]_i_6_n_0 ),
        .I1(\mult[1][2][4]_i_7_n_0 ),
        .O(\rdPntr_reg[8]_9 ),
        .S(\mult[2][8][4]_i_12_n_0 ));
  MUXF7 \mult_reg[1][2][5]_i_2 
       (.I0(\mult[1][2][5]_i_6_n_0 ),
        .I1(\mult[1][2][5]_i_7_n_0 ),
        .O(\rdPntr_reg[8]_10 ),
        .S(\mult[2][8][4]_i_12_n_0 ));
  MUXF7 \mult_reg[2][1][1]_i_2 
       (.I0(\mult[2][1][1]_i_6_n_0 ),
        .I1(\mult[2][1][1]_i_7_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_0 ),
        .S(\mult[2][1][5]_i_6_n_0 ));
  MUXF7 \mult_reg[2][1][2]_i_2 
       (.I0(\mult[2][1][2]_i_6_n_0 ),
        .I1(\mult[2][1][2]_i_7_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_1 ),
        .S(\mult[2][1][5]_i_6_n_0 ));
  MUXF7 \mult_reg[2][1][3]_i_2 
       (.I0(\mult[2][1][3]_i_6_n_0 ),
        .I1(\mult[2][1][3]_i_7_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_2 ),
        .S(\mult[2][1][5]_i_6_n_0 ));
  MUXF7 \mult_reg[2][1][4]_i_2 
       (.I0(\mult[2][1][4]_i_6_n_0 ),
        .I1(\mult[2][1][4]_i_7_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_3 ),
        .S(\mult[2][1][5]_i_6_n_0 ));
  MUXF7 \mult_reg[2][1][5]_i_2 
       (.I0(\mult[2][1][5]_i_7_n_0 ),
        .I1(\mult[2][1][5]_i_8_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_4 ),
        .S(\mult[2][1][5]_i_6_n_0 ));
  MUXF7 \mult_reg[2][8][0]_i_4 
       (.I0(\mult[2][8][0]_i_10_n_0 ),
        .I1(\mult[2][8][0]_i_11_n_0 ),
        .O(\rdPntr_reg[8]_0 ),
        .S(\mult[2][8][4]_i_12_n_0 ));
  MUXF7 \mult_reg[2][8][1]_i_4 
       (.I0(\mult[2][8][1]_i_10_n_0 ),
        .I1(\mult[2][8][1]_i_11_n_0 ),
        .O(\rdPntr_reg[8]_1 ),
        .S(\mult[2][8][4]_i_12_n_0 ));
  MUXF7 \mult_reg[2][8][2]_i_4 
       (.I0(\mult[2][8][2]_i_10_n_0 ),
        .I1(\mult[2][8][2]_i_11_n_0 ),
        .O(\rdPntr_reg[8]_2 ),
        .S(\mult[2][8][4]_i_12_n_0 ));
  MUXF7 \mult_reg[2][8][3]_i_4 
       (.I0(\mult[2][8][3]_i_10_n_0 ),
        .I1(\mult[2][8][3]_i_11_n_0 ),
        .O(\rdPntr_reg[8]_3 ),
        .S(\mult[2][8][4]_i_12_n_0 ));
  MUXF7 \mult_reg[2][8][4]_i_4 
       (.I0(\mult[2][8][4]_i_13_n_0 ),
        .I1(\mult[2][8][4]_i_14_n_0 ),
        .O(\rdPntr_reg[8]_4 ),
        .S(\mult[2][8][4]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \rdPntr[10]_i_1 
       (.I0(currentRbuff[1]),
        .I1(currentRbuff[0]),
        .I2(\rdPntr_reg[0]_rep__1_0 ),
        .O(lineBuffRd));
  LUT6 #(
    .INIT(64'hBFFFFFFF40000000)) 
    \rdPntr[10]_i_2__0 
       (.I0(\rdPntr[10]_i_3__0_n_0 ),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(rdPntr_reg_rep__0[9]),
        .I3(rdPntr_reg_rep__0[7]),
        .I4(rdPntr_reg_rep__0[8]),
        .I5(\rdPntr_reg_n_0_[10] ),
        .O(\rdPntr[10]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rdPntr[10]_i_3__0 
       (.I0(\rdPntr_reg_n_0_[5] ),
        .I1(\rdPntr_reg_n_0_[3] ),
        .I2(\rdPntr_reg_n_0_[1] ),
        .I3(\rdPntr_reg_n_0_[2] ),
        .I4(\rdPntr_reg_n_0_[4] ),
        .I5(rdPntr_reg_rep__0[6]),
        .O(\rdPntr[10]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \rdPntr[6]_i_1__0 
       (.I0(\rdPntr_reg[0]_rep__0_n_0 ),
        .I1(\rdPntr[6]_i_2__0_n_0 ),
        .I2(rdPntr_reg_rep__0[6]),
        .O(\rdPntr[6]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \rdPntr[6]_i_2__0 
       (.I0(\rdPntr_reg_n_0_[4] ),
        .I1(\rdPntr_reg_n_0_[2] ),
        .I2(\rdPntr_reg_n_0_[1] ),
        .I3(\rdPntr_reg_n_0_[3] ),
        .I4(\rdPntr_reg_n_0_[5] ),
        .O(\rdPntr[6]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB44444404)) 
    \rdPntr[7]_i_1__0 
       (.I0(\rdPntr[10]_i_3__0_n_0 ),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(rdPntr_reg_rep__0[9]),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\rdPntr_reg_n_0_[10] ),
        .I5(rdPntr_reg_rep__0[7]),
        .O(\rdPntr[7]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hDF20)) 
    \rdPntr[8]_i_1__0 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(\rdPntr[10]_i_3__0_n_0 ),
        .I2(\rdPntr_reg[0]_rep__0_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .O(\rdPntr[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBF40BF40FF00FB00)) 
    \rdPntr[9]_i_1__0 
       (.I0(\rdPntr[10]_i_3__0_n_0 ),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(rdPntr_reg_rep__0[9]),
        .I4(\rdPntr_reg_n_0_[10] ),
        .I5(rdPntr_reg_rep__0[8]),
        .O(\rdPntr[9]_i_1__0_n_0 ));
  (* ORIG_CELL_NAME = "rdPntr_reg[0]" *) 
  FDRE \rdPntr_reg[0] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(line_reg_r2_0_63_0_2_i_6__0_n_0),
        .Q(\rdPntr_reg_n_0_[0] ),
        .R(someport));
  (* ORIG_CELL_NAME = "rdPntr_reg[0]" *) 
  FDRE \rdPntr_reg[0]_rep 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(line_reg_r2_0_63_0_2_i_6__0_n_0),
        .Q(\rdPntr_reg[0]_rep_n_0 ),
        .R(someport));
  (* ORIG_CELL_NAME = "rdPntr_reg[0]" *) 
  FDRE \rdPntr_reg[0]_rep__0 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(line_reg_r2_0_63_0_2_i_6__0_n_0),
        .Q(\rdPntr_reg[0]_rep__0_n_0 ),
        .R(someport));
  (* ORIG_CELL_NAME = "rdPntr_reg[0]" *) 
  FDRE \rdPntr_reg[0]_rep__1 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(line_reg_r2_0_63_0_2_i_6__0_n_0),
        .Q(\rdPntr_reg[0]_rep__1_n_0 ),
        .R(someport));
  FDRE \rdPntr_reg[10] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(\rdPntr[10]_i_2__0_n_0 ),
        .Q(\rdPntr_reg_n_0_[10] ),
        .R(someport));
  FDRE \rdPntr_reg[1] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(line_reg_r2_0_63_0_2_i_5__0_n_0),
        .Q(\rdPntr_reg_n_0_[1] ),
        .R(someport));
  FDRE \rdPntr_reg[2] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(line_reg_r2_0_63_0_2_i_4__0_n_0),
        .Q(\rdPntr_reg_n_0_[2] ),
        .R(someport));
  FDRE \rdPntr_reg[3] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(line_reg_r2_0_63_0_2_i_3__0_n_0),
        .Q(\rdPntr_reg_n_0_[3] ),
        .R(someport));
  FDRE \rdPntr_reg[4] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(line_reg_r2_0_63_0_2_i_2__0_n_0),
        .Q(\rdPntr_reg_n_0_[4] ),
        .R(someport));
  FDRE \rdPntr_reg[5] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(line_reg_r2_0_63_0_2_i_1__0_n_0),
        .Q(\rdPntr_reg_n_0_[5] ),
        .R(someport));
  FDRE \rdPntr_reg[6] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(\rdPntr[6]_i_1__0_n_0 ),
        .Q(rdPntr_reg_rep__0[6]),
        .R(someport));
  FDRE \rdPntr_reg[7] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(\rdPntr[7]_i_1__0_n_0 ),
        .Q(rdPntr_reg_rep__0[7]),
        .R(someport));
  FDRE \rdPntr_reg[8] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(\rdPntr[8]_i_1__0_n_0 ),
        .Q(rdPntr_reg_rep__0[8]),
        .R(someport));
  FDRE \rdPntr_reg[9] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(\rdPntr[9]_i_1__0_n_0 ),
        .Q(rdPntr_reg_rep__0[9]),
        .R(someport));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wrPntr[0]_i_1__0 
       (.I0(\wrPntr_reg_n_0_[0] ),
        .O(\wrPntr[0]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \wrPntr[10]_i_1__2 
       (.I0(currentWbuff[1]),
        .I1(i_data_valid),
        .I2(currentWbuff[0]),
        .O(\wrPntr[10]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \wrPntr[10]_i_2__0 
       (.I0(\wrPntr_reg_n_0_[9] ),
        .I1(\wrPntr_reg_n_0_[7] ),
        .I2(\wrPntr[10]_i_3__0_n_0 ),
        .I3(\wrPntr_reg_n_0_[8] ),
        .I4(\wrPntr_reg_n_0_[10] ),
        .O(\wrPntr[10]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \wrPntr[10]_i_3__0 
       (.I0(\wrPntr_reg_n_0_[5] ),
        .I1(\wrPntr_reg_n_0_[3] ),
        .I2(\wrPntr[6]_i_2__0_n_0 ),
        .I3(\wrPntr_reg_n_0_[2] ),
        .I4(\wrPntr_reg_n_0_[4] ),
        .I5(\wrPntr_reg_n_0_[6] ),
        .O(\wrPntr[10]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wrPntr[1]_i_1__0 
       (.I0(\wrPntr_reg_n_0_[0] ),
        .I1(\wrPntr_reg_n_0_[1] ),
        .O(\wrPntr[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wrPntr[2]_i_1__0 
       (.I0(\wrPntr_reg_n_0_[1] ),
        .I1(\wrPntr_reg_n_0_[0] ),
        .I2(\wrPntr_reg_n_0_[2] ),
        .O(\wrPntr[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wrPntr[3]_i_1__0 
       (.I0(\wrPntr_reg_n_0_[2] ),
        .I1(\wrPntr_reg_n_0_[0] ),
        .I2(\wrPntr_reg_n_0_[1] ),
        .I3(\wrPntr_reg_n_0_[3] ),
        .O(\wrPntr[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wrPntr[4]_i_1__0 
       (.I0(\wrPntr_reg_n_0_[3] ),
        .I1(\wrPntr_reg_n_0_[1] ),
        .I2(\wrPntr_reg_n_0_[0] ),
        .I3(\wrPntr_reg_n_0_[2] ),
        .I4(\wrPntr_reg_n_0_[4] ),
        .O(\wrPntr[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wrPntr[5]_i_1__0 
       (.I0(\wrPntr_reg_n_0_[4] ),
        .I1(\wrPntr_reg_n_0_[2] ),
        .I2(\wrPntr_reg_n_0_[0] ),
        .I3(\wrPntr_reg_n_0_[1] ),
        .I4(\wrPntr_reg_n_0_[3] ),
        .I5(\wrPntr_reg_n_0_[5] ),
        .O(\wrPntr[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \wrPntr[6]_i_1__0 
       (.I0(\wrPntr_reg_n_0_[5] ),
        .I1(\wrPntr_reg_n_0_[3] ),
        .I2(\wrPntr[6]_i_2__0_n_0 ),
        .I3(\wrPntr_reg_n_0_[2] ),
        .I4(\wrPntr_reg_n_0_[4] ),
        .I5(\wrPntr_reg_n_0_[6] ),
        .O(\wrPntr[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \wrPntr[6]_i_2__0 
       (.I0(\wrPntr_reg_n_0_[0] ),
        .I1(\wrPntr_reg_n_0_[1] ),
        .O(\wrPntr[6]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'hAAAA5551)) 
    \wrPntr[7]_i_1__0 
       (.I0(\wrPntr[10]_i_3__0_n_0 ),
        .I1(\wrPntr_reg_n_0_[9] ),
        .I2(\wrPntr_reg_n_0_[8] ),
        .I3(\wrPntr_reg_n_0_[10] ),
        .I4(\wrPntr_reg_n_0_[7] ),
        .O(\wrPntr[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \wrPntr[8]_i_1__0 
       (.I0(\wrPntr_reg_n_0_[7] ),
        .I1(\wrPntr[10]_i_3__0_n_0 ),
        .I2(\wrPntr_reg_n_0_[8] ),
        .O(\wrPntr[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'hB4B4F0E0)) 
    \wrPntr[9]_i_1__0 
       (.I0(\wrPntr[10]_i_3__0_n_0 ),
        .I1(\wrPntr_reg_n_0_[7] ),
        .I2(\wrPntr_reg_n_0_[9] ),
        .I3(\wrPntr_reg_n_0_[10] ),
        .I4(\wrPntr_reg_n_0_[8] ),
        .O(\wrPntr[9]_i_1__0_n_0 ));
  FDRE \wrPntr_reg[0] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1__2_n_0 ),
        .D(\wrPntr[0]_i_1__0_n_0 ),
        .Q(\wrPntr_reg_n_0_[0] ),
        .R(someport));
  FDRE \wrPntr_reg[10] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1__2_n_0 ),
        .D(\wrPntr[10]_i_2__0_n_0 ),
        .Q(\wrPntr_reg_n_0_[10] ),
        .R(someport));
  FDRE \wrPntr_reg[1] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1__2_n_0 ),
        .D(\wrPntr[1]_i_1__0_n_0 ),
        .Q(\wrPntr_reg_n_0_[1] ),
        .R(someport));
  FDRE \wrPntr_reg[2] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1__2_n_0 ),
        .D(\wrPntr[2]_i_1__0_n_0 ),
        .Q(\wrPntr_reg_n_0_[2] ),
        .R(someport));
  FDRE \wrPntr_reg[3] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1__2_n_0 ),
        .D(\wrPntr[3]_i_1__0_n_0 ),
        .Q(\wrPntr_reg_n_0_[3] ),
        .R(someport));
  FDRE \wrPntr_reg[4] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1__2_n_0 ),
        .D(\wrPntr[4]_i_1__0_n_0 ),
        .Q(\wrPntr_reg_n_0_[4] ),
        .R(someport));
  FDRE \wrPntr_reg[5] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1__2_n_0 ),
        .D(\wrPntr[5]_i_1__0_n_0 ),
        .Q(\wrPntr_reg_n_0_[5] ),
        .R(someport));
  FDRE \wrPntr_reg[6] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1__2_n_0 ),
        .D(\wrPntr[6]_i_1__0_n_0 ),
        .Q(\wrPntr_reg_n_0_[6] ),
        .R(someport));
  FDRE \wrPntr_reg[7] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1__2_n_0 ),
        .D(\wrPntr[7]_i_1__0_n_0 ),
        .Q(\wrPntr_reg_n_0_[7] ),
        .R(someport));
  FDRE \wrPntr_reg[8] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1__2_n_0 ),
        .D(\wrPntr[8]_i_1__0_n_0 ),
        .Q(\wrPntr_reg_n_0_[8] ),
        .R(someport));
  FDRE \wrPntr_reg[9] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1__2_n_0 ),
        .D(\wrPntr[9]_i_1__0_n_0 ),
        .Q(\wrPntr_reg_n_0_[9] ),
        .R(someport));
endmodule

(* ORIG_REF_NAME = "lineBuffer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_1
   (\rdPntr_reg[9]_0 ,
    \rdPntr_reg[9]_1 ,
    \rdPntr_reg[9]_2 ,
    \rdPntr_reg[9]_3 ,
    \rdPntr_reg[9]_4 ,
    \rdPntr_reg[9]_5 ,
    \rdPntr_reg[9]_6 ,
    \rdPntr_reg[9]_7 ,
    \rdPntr_reg[9]_8 ,
    \rdPntr_reg[9]_9 ,
    \rdPntr_reg[9]_10 ,
    \rdPntr_reg[9]_11 ,
    \rdPntr_reg[9]_12 ,
    \rdPntr_reg[9]_13 ,
    \rdPntr_reg[9]_14 ,
    \rdPntr_reg[9]_15 ,
    \rdPntr_reg[0]_rep__0_0 ,
    \rdPntr_reg[0]_rep__0_1 ,
    \rdPntr_reg[0]_rep__0_2 ,
    \rdPntr_reg[0]_rep__0_3 ,
    \rdPntr_reg[0]_rep__0_4 ,
    \rdPntr_reg[0]_rep__0_5 ,
    \rdPntr_reg[0]_rep__0_6 ,
    \rdPntr_reg[0]_rep__0_7 ,
    \rdPntr_reg[0]_rep__0_8 ,
    \rdPntr_reg[0]_rep__0_9 ,
    \rdPntr_reg[0]_rep__0_10 ,
    \rdPntr_reg[0]_rep__0_11 ,
    \rdPntr_reg[0]_rep__0_12 ,
    \rdPntr_reg[0]_rep__0_13 ,
    \rdPntr_reg[0]_rep__0_14 ,
    \rdPntr_reg[0]_rep__0_15 ,
    \rdPntr_reg[8]_0 ,
    \rdPntr_reg[8]_1 ,
    \rdPntr_reg[8]_2 ,
    \rdPntr_reg[8]_3 ,
    \rdPntr_reg[8]_4 ,
    \rdPntr_reg[8]_5 ,
    \rdPntr_reg[8]_6 ,
    \rdPntr_reg[8]_7 ,
    \rdPntr_reg[8]_8 ,
    \rdPntr_reg[8]_9 ,
    \rdPntr_reg[8]_10 ,
    \rdPntr_reg[8]_11 ,
    \rdPntr_reg[8]_12 ,
    \rdPntr_reg[8]_13 ,
    \rdPntr_reg[8]_14 ,
    \rdPntr_reg[8]_15 ,
    someport,
    i_clk,
    i_data_valid,
    currentWbuff,
    currentRbuff,
    \rdPntr_reg[0]_rep__1_0 ,
    pixel_in);
  output \rdPntr_reg[9]_0 ;
  output \rdPntr_reg[9]_1 ;
  output \rdPntr_reg[9]_2 ;
  output \rdPntr_reg[9]_3 ;
  output \rdPntr_reg[9]_4 ;
  output \rdPntr_reg[9]_5 ;
  output \rdPntr_reg[9]_6 ;
  output \rdPntr_reg[9]_7 ;
  output \rdPntr_reg[9]_8 ;
  output \rdPntr_reg[9]_9 ;
  output \rdPntr_reg[9]_10 ;
  output \rdPntr_reg[9]_11 ;
  output \rdPntr_reg[9]_12 ;
  output \rdPntr_reg[9]_13 ;
  output \rdPntr_reg[9]_14 ;
  output \rdPntr_reg[9]_15 ;
  output \rdPntr_reg[0]_rep__0_0 ;
  output \rdPntr_reg[0]_rep__0_1 ;
  output \rdPntr_reg[0]_rep__0_2 ;
  output \rdPntr_reg[0]_rep__0_3 ;
  output \rdPntr_reg[0]_rep__0_4 ;
  output \rdPntr_reg[0]_rep__0_5 ;
  output \rdPntr_reg[0]_rep__0_6 ;
  output \rdPntr_reg[0]_rep__0_7 ;
  output \rdPntr_reg[0]_rep__0_8 ;
  output \rdPntr_reg[0]_rep__0_9 ;
  output \rdPntr_reg[0]_rep__0_10 ;
  output \rdPntr_reg[0]_rep__0_11 ;
  output \rdPntr_reg[0]_rep__0_12 ;
  output \rdPntr_reg[0]_rep__0_13 ;
  output \rdPntr_reg[0]_rep__0_14 ;
  output \rdPntr_reg[0]_rep__0_15 ;
  output \rdPntr_reg[8]_0 ;
  output \rdPntr_reg[8]_1 ;
  output \rdPntr_reg[8]_2 ;
  output \rdPntr_reg[8]_3 ;
  output \rdPntr_reg[8]_4 ;
  output \rdPntr_reg[8]_5 ;
  output \rdPntr_reg[8]_6 ;
  output \rdPntr_reg[8]_7 ;
  output \rdPntr_reg[8]_8 ;
  output \rdPntr_reg[8]_9 ;
  output \rdPntr_reg[8]_10 ;
  output \rdPntr_reg[8]_11 ;
  output \rdPntr_reg[8]_12 ;
  output \rdPntr_reg[8]_13 ;
  output \rdPntr_reg[8]_14 ;
  output \rdPntr_reg[8]_15 ;
  input someport;
  input i_clk;
  input i_data_valid;
  input [1:0]currentWbuff;
  input [1:0]currentRbuff;
  input \rdPntr_reg[0]_rep__1_0 ;
  input [11:0]pixel_in;

  wire [1:0]currentRbuff;
  wire [1:0]currentWbuff;
  wire i_clk;
  wire i_data_valid;
  wire [2:2]lineBuffRd;
  wire line_reg_r1_0_63_0_2_i_1_n_0;
  wire line_reg_r1_0_63_0_2_n_0;
  wire line_reg_r1_0_63_0_2_n_1;
  wire line_reg_r1_0_63_0_2_n_2;
  wire line_reg_r1_0_63_12_14_n_0;
  wire line_reg_r1_0_63_12_14_n_1;
  wire line_reg_r1_0_63_12_14_n_2;
  wire line_reg_r1_0_63_15_15_n_0;
  wire line_reg_r1_0_63_3_5_n_0;
  wire line_reg_r1_0_63_3_5_n_1;
  wire line_reg_r1_0_63_3_5_n_2;
  wire line_reg_r1_0_63_6_8_n_0;
  wire line_reg_r1_0_63_6_8_n_1;
  wire line_reg_r1_0_63_6_8_n_2;
  wire line_reg_r1_0_63_9_11_n_0;
  wire line_reg_r1_0_63_9_11_n_1;
  wire line_reg_r1_0_63_9_11_n_2;
  wire line_reg_r1_128_191_0_2_i_1_n_0;
  wire line_reg_r1_128_191_0_2_n_0;
  wire line_reg_r1_128_191_0_2_n_1;
  wire line_reg_r1_128_191_0_2_n_2;
  wire line_reg_r1_128_191_12_14_n_0;
  wire line_reg_r1_128_191_12_14_n_1;
  wire line_reg_r1_128_191_12_14_n_2;
  wire line_reg_r1_128_191_15_15_n_0;
  wire line_reg_r1_128_191_3_5_n_0;
  wire line_reg_r1_128_191_3_5_n_1;
  wire line_reg_r1_128_191_3_5_n_2;
  wire line_reg_r1_128_191_6_8_n_0;
  wire line_reg_r1_128_191_6_8_n_1;
  wire line_reg_r1_128_191_6_8_n_2;
  wire line_reg_r1_128_191_9_11_n_0;
  wire line_reg_r1_128_191_9_11_n_1;
  wire line_reg_r1_128_191_9_11_n_2;
  wire line_reg_r1_192_255_0_2_i_1_n_0;
  wire line_reg_r1_192_255_0_2_n_0;
  wire line_reg_r1_192_255_0_2_n_1;
  wire line_reg_r1_192_255_0_2_n_2;
  wire line_reg_r1_192_255_12_14_n_0;
  wire line_reg_r1_192_255_12_14_n_1;
  wire line_reg_r1_192_255_12_14_n_2;
  wire line_reg_r1_192_255_15_15_n_0;
  wire line_reg_r1_192_255_3_5_n_0;
  wire line_reg_r1_192_255_3_5_n_1;
  wire line_reg_r1_192_255_3_5_n_2;
  wire line_reg_r1_192_255_6_8_n_0;
  wire line_reg_r1_192_255_6_8_n_1;
  wire line_reg_r1_192_255_6_8_n_2;
  wire line_reg_r1_192_255_9_11_n_0;
  wire line_reg_r1_192_255_9_11_n_1;
  wire line_reg_r1_192_255_9_11_n_2;
  wire line_reg_r1_256_319_0_2_i_1_n_0;
  wire line_reg_r1_256_319_0_2_n_0;
  wire line_reg_r1_256_319_0_2_n_1;
  wire line_reg_r1_256_319_0_2_n_2;
  wire line_reg_r1_256_319_12_14_n_0;
  wire line_reg_r1_256_319_12_14_n_1;
  wire line_reg_r1_256_319_12_14_n_2;
  wire line_reg_r1_256_319_15_15_n_0;
  wire line_reg_r1_256_319_3_5_n_0;
  wire line_reg_r1_256_319_3_5_n_1;
  wire line_reg_r1_256_319_3_5_n_2;
  wire line_reg_r1_256_319_6_8_n_0;
  wire line_reg_r1_256_319_6_8_n_1;
  wire line_reg_r1_256_319_6_8_n_2;
  wire line_reg_r1_256_319_9_11_n_0;
  wire line_reg_r1_256_319_9_11_n_1;
  wire line_reg_r1_256_319_9_11_n_2;
  wire line_reg_r1_320_383_0_2_i_1_n_0;
  wire line_reg_r1_320_383_0_2_n_0;
  wire line_reg_r1_320_383_0_2_n_1;
  wire line_reg_r1_320_383_0_2_n_2;
  wire line_reg_r1_320_383_12_14_n_0;
  wire line_reg_r1_320_383_12_14_n_1;
  wire line_reg_r1_320_383_12_14_n_2;
  wire line_reg_r1_320_383_15_15_n_0;
  wire line_reg_r1_320_383_3_5_n_0;
  wire line_reg_r1_320_383_3_5_n_1;
  wire line_reg_r1_320_383_3_5_n_2;
  wire line_reg_r1_320_383_6_8_n_0;
  wire line_reg_r1_320_383_6_8_n_1;
  wire line_reg_r1_320_383_6_8_n_2;
  wire line_reg_r1_320_383_9_11_n_0;
  wire line_reg_r1_320_383_9_11_n_1;
  wire line_reg_r1_320_383_9_11_n_2;
  wire line_reg_r1_384_447_0_2_i_1_n_0;
  wire line_reg_r1_384_447_0_2_n_0;
  wire line_reg_r1_384_447_0_2_n_1;
  wire line_reg_r1_384_447_0_2_n_2;
  wire line_reg_r1_384_447_12_14_n_0;
  wire line_reg_r1_384_447_12_14_n_1;
  wire line_reg_r1_384_447_12_14_n_2;
  wire line_reg_r1_384_447_15_15_n_0;
  wire line_reg_r1_384_447_3_5_n_0;
  wire line_reg_r1_384_447_3_5_n_1;
  wire line_reg_r1_384_447_3_5_n_2;
  wire line_reg_r1_384_447_6_8_n_0;
  wire line_reg_r1_384_447_6_8_n_1;
  wire line_reg_r1_384_447_6_8_n_2;
  wire line_reg_r1_384_447_9_11_n_0;
  wire line_reg_r1_384_447_9_11_n_1;
  wire line_reg_r1_384_447_9_11_n_2;
  wire line_reg_r1_448_511_0_2_i_1_n_0;
  wire line_reg_r1_448_511_0_2_n_0;
  wire line_reg_r1_448_511_0_2_n_1;
  wire line_reg_r1_448_511_0_2_n_2;
  wire line_reg_r1_448_511_12_14_n_0;
  wire line_reg_r1_448_511_12_14_n_1;
  wire line_reg_r1_448_511_12_14_n_2;
  wire line_reg_r1_448_511_15_15_n_0;
  wire line_reg_r1_448_511_3_5_n_0;
  wire line_reg_r1_448_511_3_5_n_1;
  wire line_reg_r1_448_511_3_5_n_2;
  wire line_reg_r1_448_511_6_8_n_0;
  wire line_reg_r1_448_511_6_8_n_1;
  wire line_reg_r1_448_511_6_8_n_2;
  wire line_reg_r1_448_511_9_11_n_0;
  wire line_reg_r1_448_511_9_11_n_1;
  wire line_reg_r1_448_511_9_11_n_2;
  wire line_reg_r1_512_575_0_2_i_1_n_0;
  wire line_reg_r1_512_575_0_2_n_0;
  wire line_reg_r1_512_575_0_2_n_1;
  wire line_reg_r1_512_575_0_2_n_2;
  wire line_reg_r1_512_575_12_14_n_0;
  wire line_reg_r1_512_575_12_14_n_1;
  wire line_reg_r1_512_575_12_14_n_2;
  wire line_reg_r1_512_575_15_15_n_0;
  wire line_reg_r1_512_575_3_5_n_0;
  wire line_reg_r1_512_575_3_5_n_1;
  wire line_reg_r1_512_575_3_5_n_2;
  wire line_reg_r1_512_575_6_8_n_0;
  wire line_reg_r1_512_575_6_8_n_1;
  wire line_reg_r1_512_575_6_8_n_2;
  wire line_reg_r1_512_575_9_11_n_0;
  wire line_reg_r1_512_575_9_11_n_1;
  wire line_reg_r1_512_575_9_11_n_2;
  wire line_reg_r1_576_639_0_2_i_1_n_0;
  wire line_reg_r1_576_639_0_2_n_0;
  wire line_reg_r1_576_639_0_2_n_1;
  wire line_reg_r1_576_639_0_2_n_2;
  wire line_reg_r1_576_639_12_14_n_0;
  wire line_reg_r1_576_639_12_14_n_1;
  wire line_reg_r1_576_639_12_14_n_2;
  wire line_reg_r1_576_639_15_15_n_0;
  wire line_reg_r1_576_639_3_5_n_0;
  wire line_reg_r1_576_639_3_5_n_1;
  wire line_reg_r1_576_639_3_5_n_2;
  wire line_reg_r1_576_639_6_8_n_0;
  wire line_reg_r1_576_639_6_8_n_1;
  wire line_reg_r1_576_639_6_8_n_2;
  wire line_reg_r1_576_639_9_11_n_0;
  wire line_reg_r1_576_639_9_11_n_1;
  wire line_reg_r1_576_639_9_11_n_2;
  wire line_reg_r1_64_127_0_2_i_1_n_0;
  wire line_reg_r1_64_127_0_2_n_0;
  wire line_reg_r1_64_127_0_2_n_1;
  wire line_reg_r1_64_127_0_2_n_2;
  wire line_reg_r1_64_127_12_14_n_0;
  wire line_reg_r1_64_127_12_14_n_1;
  wire line_reg_r1_64_127_12_14_n_2;
  wire line_reg_r1_64_127_15_15_n_0;
  wire line_reg_r1_64_127_3_5_n_0;
  wire line_reg_r1_64_127_3_5_n_1;
  wire line_reg_r1_64_127_3_5_n_2;
  wire line_reg_r1_64_127_6_8_n_0;
  wire line_reg_r1_64_127_6_8_n_1;
  wire line_reg_r1_64_127_6_8_n_2;
  wire line_reg_r1_64_127_9_11_n_0;
  wire line_reg_r1_64_127_9_11_n_1;
  wire line_reg_r1_64_127_9_11_n_2;
  wire line_reg_r2_0_63_0_2_i_1__1_n_0;
  wire line_reg_r2_0_63_0_2_i_2__1_n_0;
  wire line_reg_r2_0_63_0_2_i_3__1_n_0;
  wire line_reg_r2_0_63_0_2_i_4__1_n_0;
  wire line_reg_r2_0_63_0_2_i_5__1_n_0;
  wire line_reg_r2_0_63_0_2_i_6__1_n_0;
  wire line_reg_r2_0_63_0_2_n_0;
  wire line_reg_r2_0_63_0_2_n_1;
  wire line_reg_r2_0_63_0_2_n_2;
  wire line_reg_r2_0_63_12_14_n_0;
  wire line_reg_r2_0_63_12_14_n_1;
  wire line_reg_r2_0_63_12_14_n_2;
  wire line_reg_r2_0_63_15_15_n_0;
  wire line_reg_r2_0_63_3_5_n_0;
  wire line_reg_r2_0_63_3_5_n_1;
  wire line_reg_r2_0_63_3_5_n_2;
  wire line_reg_r2_0_63_6_8_n_0;
  wire line_reg_r2_0_63_6_8_n_1;
  wire line_reg_r2_0_63_6_8_n_2;
  wire line_reg_r2_0_63_9_11_n_0;
  wire line_reg_r2_0_63_9_11_n_1;
  wire line_reg_r2_0_63_9_11_n_2;
  wire line_reg_r2_128_191_0_2_n_0;
  wire line_reg_r2_128_191_0_2_n_1;
  wire line_reg_r2_128_191_0_2_n_2;
  wire line_reg_r2_128_191_12_14_n_0;
  wire line_reg_r2_128_191_12_14_n_1;
  wire line_reg_r2_128_191_12_14_n_2;
  wire line_reg_r2_128_191_15_15_n_0;
  wire line_reg_r2_128_191_3_5_n_0;
  wire line_reg_r2_128_191_3_5_n_1;
  wire line_reg_r2_128_191_3_5_n_2;
  wire line_reg_r2_128_191_6_8_n_0;
  wire line_reg_r2_128_191_6_8_n_1;
  wire line_reg_r2_128_191_6_8_n_2;
  wire line_reg_r2_128_191_9_11_n_0;
  wire line_reg_r2_128_191_9_11_n_1;
  wire line_reg_r2_128_191_9_11_n_2;
  wire line_reg_r2_192_255_0_2_n_0;
  wire line_reg_r2_192_255_0_2_n_1;
  wire line_reg_r2_192_255_0_2_n_2;
  wire line_reg_r2_192_255_12_14_n_0;
  wire line_reg_r2_192_255_12_14_n_1;
  wire line_reg_r2_192_255_12_14_n_2;
  wire line_reg_r2_192_255_15_15_n_0;
  wire line_reg_r2_192_255_3_5_n_0;
  wire line_reg_r2_192_255_3_5_n_1;
  wire line_reg_r2_192_255_3_5_n_2;
  wire line_reg_r2_192_255_6_8_n_0;
  wire line_reg_r2_192_255_6_8_n_1;
  wire line_reg_r2_192_255_6_8_n_2;
  wire line_reg_r2_192_255_9_11_n_0;
  wire line_reg_r2_192_255_9_11_n_1;
  wire line_reg_r2_192_255_9_11_n_2;
  wire line_reg_r2_256_319_0_2_n_0;
  wire line_reg_r2_256_319_0_2_n_1;
  wire line_reg_r2_256_319_0_2_n_2;
  wire line_reg_r2_256_319_12_14_n_0;
  wire line_reg_r2_256_319_12_14_n_1;
  wire line_reg_r2_256_319_12_14_n_2;
  wire line_reg_r2_256_319_15_15_n_0;
  wire line_reg_r2_256_319_3_5_n_0;
  wire line_reg_r2_256_319_3_5_n_1;
  wire line_reg_r2_256_319_3_5_n_2;
  wire line_reg_r2_256_319_6_8_n_0;
  wire line_reg_r2_256_319_6_8_n_1;
  wire line_reg_r2_256_319_6_8_n_2;
  wire line_reg_r2_256_319_9_11_n_0;
  wire line_reg_r2_256_319_9_11_n_1;
  wire line_reg_r2_256_319_9_11_n_2;
  wire line_reg_r2_320_383_0_2_n_0;
  wire line_reg_r2_320_383_0_2_n_1;
  wire line_reg_r2_320_383_0_2_n_2;
  wire line_reg_r2_320_383_12_14_n_0;
  wire line_reg_r2_320_383_12_14_n_1;
  wire line_reg_r2_320_383_12_14_n_2;
  wire line_reg_r2_320_383_15_15_n_0;
  wire line_reg_r2_320_383_3_5_n_0;
  wire line_reg_r2_320_383_3_5_n_1;
  wire line_reg_r2_320_383_3_5_n_2;
  wire line_reg_r2_320_383_6_8_n_0;
  wire line_reg_r2_320_383_6_8_n_1;
  wire line_reg_r2_320_383_6_8_n_2;
  wire line_reg_r2_320_383_9_11_n_0;
  wire line_reg_r2_320_383_9_11_n_1;
  wire line_reg_r2_320_383_9_11_n_2;
  wire line_reg_r2_384_447_0_2_n_0;
  wire line_reg_r2_384_447_0_2_n_1;
  wire line_reg_r2_384_447_0_2_n_2;
  wire line_reg_r2_384_447_12_14_n_0;
  wire line_reg_r2_384_447_12_14_n_1;
  wire line_reg_r2_384_447_12_14_n_2;
  wire line_reg_r2_384_447_15_15_n_0;
  wire line_reg_r2_384_447_3_5_n_0;
  wire line_reg_r2_384_447_3_5_n_1;
  wire line_reg_r2_384_447_3_5_n_2;
  wire line_reg_r2_384_447_6_8_n_0;
  wire line_reg_r2_384_447_6_8_n_1;
  wire line_reg_r2_384_447_6_8_n_2;
  wire line_reg_r2_384_447_9_11_n_0;
  wire line_reg_r2_384_447_9_11_n_1;
  wire line_reg_r2_384_447_9_11_n_2;
  wire line_reg_r2_448_511_0_2_n_0;
  wire line_reg_r2_448_511_0_2_n_1;
  wire line_reg_r2_448_511_0_2_n_2;
  wire line_reg_r2_448_511_12_14_n_0;
  wire line_reg_r2_448_511_12_14_n_1;
  wire line_reg_r2_448_511_12_14_n_2;
  wire line_reg_r2_448_511_15_15_n_0;
  wire line_reg_r2_448_511_3_5_n_0;
  wire line_reg_r2_448_511_3_5_n_1;
  wire line_reg_r2_448_511_3_5_n_2;
  wire line_reg_r2_448_511_6_8_n_0;
  wire line_reg_r2_448_511_6_8_n_1;
  wire line_reg_r2_448_511_6_8_n_2;
  wire line_reg_r2_448_511_9_11_n_0;
  wire line_reg_r2_448_511_9_11_n_1;
  wire line_reg_r2_448_511_9_11_n_2;
  wire line_reg_r2_512_575_0_2_n_0;
  wire line_reg_r2_512_575_0_2_n_1;
  wire line_reg_r2_512_575_0_2_n_2;
  wire line_reg_r2_512_575_12_14_n_0;
  wire line_reg_r2_512_575_12_14_n_1;
  wire line_reg_r2_512_575_12_14_n_2;
  wire line_reg_r2_512_575_15_15_n_0;
  wire line_reg_r2_512_575_3_5_n_0;
  wire line_reg_r2_512_575_3_5_n_1;
  wire line_reg_r2_512_575_3_5_n_2;
  wire line_reg_r2_512_575_6_8_n_0;
  wire line_reg_r2_512_575_6_8_n_1;
  wire line_reg_r2_512_575_6_8_n_2;
  wire line_reg_r2_512_575_9_11_n_0;
  wire line_reg_r2_512_575_9_11_n_1;
  wire line_reg_r2_512_575_9_11_n_2;
  wire line_reg_r2_576_639_0_2_n_0;
  wire line_reg_r2_576_639_0_2_n_1;
  wire line_reg_r2_576_639_0_2_n_2;
  wire line_reg_r2_576_639_12_14_n_0;
  wire line_reg_r2_576_639_12_14_n_1;
  wire line_reg_r2_576_639_12_14_n_2;
  wire line_reg_r2_576_639_15_15_n_0;
  wire line_reg_r2_576_639_3_5_n_0;
  wire line_reg_r2_576_639_3_5_n_1;
  wire line_reg_r2_576_639_3_5_n_2;
  wire line_reg_r2_576_639_6_8_n_0;
  wire line_reg_r2_576_639_6_8_n_1;
  wire line_reg_r2_576_639_6_8_n_2;
  wire line_reg_r2_576_639_9_11_n_0;
  wire line_reg_r2_576_639_9_11_n_1;
  wire line_reg_r2_576_639_9_11_n_2;
  wire line_reg_r2_64_127_0_2_n_0;
  wire line_reg_r2_64_127_0_2_n_1;
  wire line_reg_r2_64_127_0_2_n_2;
  wire line_reg_r2_64_127_12_14_n_0;
  wire line_reg_r2_64_127_12_14_n_1;
  wire line_reg_r2_64_127_12_14_n_2;
  wire line_reg_r2_64_127_15_15_n_0;
  wire line_reg_r2_64_127_3_5_n_0;
  wire line_reg_r2_64_127_3_5_n_1;
  wire line_reg_r2_64_127_3_5_n_2;
  wire line_reg_r2_64_127_6_8_n_0;
  wire line_reg_r2_64_127_6_8_n_1;
  wire line_reg_r2_64_127_6_8_n_2;
  wire line_reg_r2_64_127_9_11_n_0;
  wire line_reg_r2_64_127_9_11_n_1;
  wire line_reg_r2_64_127_9_11_n_2;
  wire line_reg_r3_0_63_0_2_n_0;
  wire line_reg_r3_0_63_0_2_n_1;
  wire line_reg_r3_0_63_0_2_n_2;
  wire line_reg_r3_0_63_12_14_n_0;
  wire line_reg_r3_0_63_12_14_n_1;
  wire line_reg_r3_0_63_12_14_n_2;
  wire line_reg_r3_0_63_15_15_n_0;
  wire line_reg_r3_0_63_3_5_n_0;
  wire line_reg_r3_0_63_3_5_n_1;
  wire line_reg_r3_0_63_3_5_n_2;
  wire line_reg_r3_0_63_6_8_n_0;
  wire line_reg_r3_0_63_6_8_n_1;
  wire line_reg_r3_0_63_6_8_n_2;
  wire line_reg_r3_0_63_9_11_n_0;
  wire line_reg_r3_0_63_9_11_n_1;
  wire line_reg_r3_0_63_9_11_n_2;
  wire line_reg_r3_128_191_0_2_n_0;
  wire line_reg_r3_128_191_0_2_n_1;
  wire line_reg_r3_128_191_0_2_n_2;
  wire line_reg_r3_128_191_12_14_n_0;
  wire line_reg_r3_128_191_12_14_n_1;
  wire line_reg_r3_128_191_12_14_n_2;
  wire line_reg_r3_128_191_15_15_n_0;
  wire line_reg_r3_128_191_3_5_n_0;
  wire line_reg_r3_128_191_3_5_n_1;
  wire line_reg_r3_128_191_3_5_n_2;
  wire line_reg_r3_128_191_6_8_n_0;
  wire line_reg_r3_128_191_6_8_n_1;
  wire line_reg_r3_128_191_6_8_n_2;
  wire line_reg_r3_128_191_9_11_n_0;
  wire line_reg_r3_128_191_9_11_n_1;
  wire line_reg_r3_128_191_9_11_n_2;
  wire line_reg_r3_192_255_0_2_n_0;
  wire line_reg_r3_192_255_0_2_n_1;
  wire line_reg_r3_192_255_0_2_n_2;
  wire line_reg_r3_192_255_12_14_n_0;
  wire line_reg_r3_192_255_12_14_n_1;
  wire line_reg_r3_192_255_12_14_n_2;
  wire line_reg_r3_192_255_15_15_n_0;
  wire line_reg_r3_192_255_3_5_n_0;
  wire line_reg_r3_192_255_3_5_n_1;
  wire line_reg_r3_192_255_3_5_n_2;
  wire line_reg_r3_192_255_6_8_n_0;
  wire line_reg_r3_192_255_6_8_n_1;
  wire line_reg_r3_192_255_6_8_n_2;
  wire line_reg_r3_192_255_9_11_n_0;
  wire line_reg_r3_192_255_9_11_n_1;
  wire line_reg_r3_192_255_9_11_n_2;
  wire line_reg_r3_256_319_0_2_n_0;
  wire line_reg_r3_256_319_0_2_n_1;
  wire line_reg_r3_256_319_0_2_n_2;
  wire line_reg_r3_256_319_12_14_n_0;
  wire line_reg_r3_256_319_12_14_n_1;
  wire line_reg_r3_256_319_12_14_n_2;
  wire line_reg_r3_256_319_15_15_n_0;
  wire line_reg_r3_256_319_3_5_n_0;
  wire line_reg_r3_256_319_3_5_n_1;
  wire line_reg_r3_256_319_3_5_n_2;
  wire line_reg_r3_256_319_6_8_n_0;
  wire line_reg_r3_256_319_6_8_n_1;
  wire line_reg_r3_256_319_6_8_n_2;
  wire line_reg_r3_256_319_9_11_n_0;
  wire line_reg_r3_256_319_9_11_n_1;
  wire line_reg_r3_256_319_9_11_n_2;
  wire line_reg_r3_320_383_0_2_n_0;
  wire line_reg_r3_320_383_0_2_n_1;
  wire line_reg_r3_320_383_0_2_n_2;
  wire line_reg_r3_320_383_12_14_n_0;
  wire line_reg_r3_320_383_12_14_n_1;
  wire line_reg_r3_320_383_12_14_n_2;
  wire line_reg_r3_320_383_15_15_n_0;
  wire line_reg_r3_320_383_3_5_n_0;
  wire line_reg_r3_320_383_3_5_n_1;
  wire line_reg_r3_320_383_3_5_n_2;
  wire line_reg_r3_320_383_6_8_n_0;
  wire line_reg_r3_320_383_6_8_n_1;
  wire line_reg_r3_320_383_6_8_n_2;
  wire line_reg_r3_320_383_9_11_n_0;
  wire line_reg_r3_320_383_9_11_n_1;
  wire line_reg_r3_320_383_9_11_n_2;
  wire line_reg_r3_384_447_0_2_n_0;
  wire line_reg_r3_384_447_0_2_n_1;
  wire line_reg_r3_384_447_0_2_n_2;
  wire line_reg_r3_384_447_12_14_n_0;
  wire line_reg_r3_384_447_12_14_n_1;
  wire line_reg_r3_384_447_12_14_n_2;
  wire line_reg_r3_384_447_15_15_n_0;
  wire line_reg_r3_384_447_3_5_n_0;
  wire line_reg_r3_384_447_3_5_n_1;
  wire line_reg_r3_384_447_3_5_n_2;
  wire line_reg_r3_384_447_6_8_n_0;
  wire line_reg_r3_384_447_6_8_n_1;
  wire line_reg_r3_384_447_6_8_n_2;
  wire line_reg_r3_384_447_9_11_n_0;
  wire line_reg_r3_384_447_9_11_n_1;
  wire line_reg_r3_384_447_9_11_n_2;
  wire line_reg_r3_448_511_0_2_n_0;
  wire line_reg_r3_448_511_0_2_n_1;
  wire line_reg_r3_448_511_0_2_n_2;
  wire line_reg_r3_448_511_12_14_n_0;
  wire line_reg_r3_448_511_12_14_n_1;
  wire line_reg_r3_448_511_12_14_n_2;
  wire line_reg_r3_448_511_15_15_n_0;
  wire line_reg_r3_448_511_3_5_n_0;
  wire line_reg_r3_448_511_3_5_n_1;
  wire line_reg_r3_448_511_3_5_n_2;
  wire line_reg_r3_448_511_6_8_n_0;
  wire line_reg_r3_448_511_6_8_n_1;
  wire line_reg_r3_448_511_6_8_n_2;
  wire line_reg_r3_448_511_9_11_n_0;
  wire line_reg_r3_448_511_9_11_n_1;
  wire line_reg_r3_448_511_9_11_n_2;
  wire line_reg_r3_512_575_0_2_n_0;
  wire line_reg_r3_512_575_0_2_n_1;
  wire line_reg_r3_512_575_0_2_n_2;
  wire line_reg_r3_512_575_12_14_n_0;
  wire line_reg_r3_512_575_12_14_n_1;
  wire line_reg_r3_512_575_12_14_n_2;
  wire line_reg_r3_512_575_15_15_n_0;
  wire line_reg_r3_512_575_3_5_n_0;
  wire line_reg_r3_512_575_3_5_n_1;
  wire line_reg_r3_512_575_3_5_n_2;
  wire line_reg_r3_512_575_6_8_n_0;
  wire line_reg_r3_512_575_6_8_n_1;
  wire line_reg_r3_512_575_6_8_n_2;
  wire line_reg_r3_512_575_9_11_n_0;
  wire line_reg_r3_512_575_9_11_n_1;
  wire line_reg_r3_512_575_9_11_n_2;
  wire line_reg_r3_576_639_0_2_n_0;
  wire line_reg_r3_576_639_0_2_n_1;
  wire line_reg_r3_576_639_0_2_n_2;
  wire line_reg_r3_576_639_12_14_n_0;
  wire line_reg_r3_576_639_12_14_n_1;
  wire line_reg_r3_576_639_12_14_n_2;
  wire line_reg_r3_576_639_15_15_n_0;
  wire line_reg_r3_576_639_3_5_n_0;
  wire line_reg_r3_576_639_3_5_n_1;
  wire line_reg_r3_576_639_3_5_n_2;
  wire line_reg_r3_576_639_6_8_n_0;
  wire line_reg_r3_576_639_6_8_n_1;
  wire line_reg_r3_576_639_6_8_n_2;
  wire line_reg_r3_576_639_9_11_n_0;
  wire line_reg_r3_576_639_9_11_n_1;
  wire line_reg_r3_576_639_9_11_n_2;
  wire line_reg_r3_64_127_0_2_n_0;
  wire line_reg_r3_64_127_0_2_n_1;
  wire line_reg_r3_64_127_0_2_n_2;
  wire line_reg_r3_64_127_12_14_n_0;
  wire line_reg_r3_64_127_12_14_n_1;
  wire line_reg_r3_64_127_12_14_n_2;
  wire line_reg_r3_64_127_15_15_n_0;
  wire line_reg_r3_64_127_3_5_n_0;
  wire line_reg_r3_64_127_3_5_n_1;
  wire line_reg_r3_64_127_3_5_n_2;
  wire line_reg_r3_64_127_6_8_n_0;
  wire line_reg_r3_64_127_6_8_n_1;
  wire line_reg_r3_64_127_6_8_n_2;
  wire line_reg_r3_64_127_9_11_n_0;
  wire line_reg_r3_64_127_9_11_n_1;
  wire line_reg_r3_64_127_9_11_n_2;
  wire \mult[0][1][1]_i_12_n_0 ;
  wire \mult[0][1][1]_i_13_n_0 ;
  wire \mult[0][1][1]_i_26_n_0 ;
  wire \mult[0][1][1]_i_27_n_0 ;
  wire \mult[0][1][1]_i_28_n_0 ;
  wire \mult[0][1][1]_i_29_n_0 ;
  wire \mult[0][1][2]_i_12_n_0 ;
  wire \mult[0][1][2]_i_13_n_0 ;
  wire \mult[0][1][2]_i_26_n_0 ;
  wire \mult[0][1][2]_i_27_n_0 ;
  wire \mult[0][1][2]_i_28_n_0 ;
  wire \mult[0][1][2]_i_29_n_0 ;
  wire \mult[0][1][3]_i_12_n_0 ;
  wire \mult[0][1][3]_i_13_n_0 ;
  wire \mult[0][1][3]_i_26_n_0 ;
  wire \mult[0][1][3]_i_27_n_0 ;
  wire \mult[0][1][3]_i_28_n_0 ;
  wire \mult[0][1][3]_i_29_n_0 ;
  wire \mult[0][1][4]_i_12_n_0 ;
  wire \mult[0][1][4]_i_13_n_0 ;
  wire \mult[0][1][4]_i_26_n_0 ;
  wire \mult[0][1][4]_i_27_n_0 ;
  wire \mult[0][1][4]_i_28_n_0 ;
  wire \mult[0][1][4]_i_29_n_0 ;
  wire \mult[0][1][5]_i_12_n_0 ;
  wire \mult[0][1][5]_i_13_n_0 ;
  wire \mult[0][1][5]_i_26_n_0 ;
  wire \mult[0][1][5]_i_27_n_0 ;
  wire \mult[0][1][5]_i_28_n_0 ;
  wire \mult[0][1][5]_i_29_n_0 ;
  wire \mult[0][2][0]_i_12_n_0 ;
  wire \mult[0][2][0]_i_13_n_0 ;
  wire \mult[0][2][0]_i_26_n_0 ;
  wire \mult[0][2][0]_i_27_n_0 ;
  wire \mult[0][2][0]_i_28_n_0 ;
  wire \mult[0][2][0]_i_29_n_0 ;
  wire \mult[0][2][1]_i_12_n_0 ;
  wire \mult[0][2][1]_i_13_n_0 ;
  wire \mult[0][2][1]_i_26_n_0 ;
  wire \mult[0][2][1]_i_27_n_0 ;
  wire \mult[0][2][1]_i_28_n_0 ;
  wire \mult[0][2][1]_i_29_n_0 ;
  wire \mult[0][2][2]_i_12_n_0 ;
  wire \mult[0][2][2]_i_13_n_0 ;
  wire \mult[0][2][2]_i_26_n_0 ;
  wire \mult[0][2][2]_i_27_n_0 ;
  wire \mult[0][2][2]_i_28_n_0 ;
  wire \mult[0][2][2]_i_29_n_0 ;
  wire \mult[0][2][3]_i_12_n_0 ;
  wire \mult[0][2][3]_i_13_n_0 ;
  wire \mult[0][2][3]_i_26_n_0 ;
  wire \mult[0][2][3]_i_27_n_0 ;
  wire \mult[0][2][3]_i_28_n_0 ;
  wire \mult[0][2][3]_i_29_n_0 ;
  wire \mult[0][2][4]_i_12_n_0 ;
  wire \mult[0][2][4]_i_13_n_0 ;
  wire \mult[0][2][4]_i_26_n_0 ;
  wire \mult[0][2][4]_i_27_n_0 ;
  wire \mult[0][2][4]_i_28_n_0 ;
  wire \mult[0][2][4]_i_29_n_0 ;
  wire \mult[0][3][1]_i_12_n_0 ;
  wire \mult[0][3][1]_i_13_n_0 ;
  wire \mult[0][3][1]_i_14_n_0 ;
  wire \mult[0][3][2]_i_12_n_0 ;
  wire \mult[0][3][2]_i_13_n_0 ;
  wire \mult[0][3][2]_i_14_n_0 ;
  wire \mult[0][3][3]_i_12_n_0 ;
  wire \mult[0][3][3]_i_13_n_0 ;
  wire \mult[0][3][3]_i_14_n_0 ;
  wire \mult[0][3][4]_i_12_n_0 ;
  wire \mult[0][3][4]_i_13_n_0 ;
  wire \mult[0][3][4]_i_14_n_0 ;
  wire \mult[0][3][5]_i_12_n_0 ;
  wire \mult[0][3][5]_i_13_n_0 ;
  wire \mult[0][3][5]_i_14_n_0 ;
  wire \mult[1][1][1]_i_12_n_0 ;
  wire \mult[1][1][1]_i_13_n_0 ;
  wire \mult[1][1][1]_i_26_n_0 ;
  wire \mult[1][1][1]_i_27_n_0 ;
  wire \mult[1][1][1]_i_28_n_0 ;
  wire \mult[1][1][1]_i_29_n_0 ;
  wire \mult[1][1][2]_i_12_n_0 ;
  wire \mult[1][1][2]_i_13_n_0 ;
  wire \mult[1][1][2]_i_26_n_0 ;
  wire \mult[1][1][2]_i_27_n_0 ;
  wire \mult[1][1][2]_i_28_n_0 ;
  wire \mult[1][1][2]_i_29_n_0 ;
  wire \mult[1][1][3]_i_12_n_0 ;
  wire \mult[1][1][3]_i_13_n_0 ;
  wire \mult[1][1][3]_i_26_n_0 ;
  wire \mult[1][1][3]_i_27_n_0 ;
  wire \mult[1][1][3]_i_28_n_0 ;
  wire \mult[1][1][3]_i_29_n_0 ;
  wire \mult[1][1][4]_i_12_n_0 ;
  wire \mult[1][1][4]_i_13_n_0 ;
  wire \mult[1][1][4]_i_26_n_0 ;
  wire \mult[1][1][4]_i_27_n_0 ;
  wire \mult[1][1][4]_i_28_n_0 ;
  wire \mult[1][1][4]_i_29_n_0 ;
  wire \mult[1][1][5]_i_12_n_0 ;
  wire \mult[1][1][5]_i_13_n_0 ;
  wire \mult[1][1][5]_i_26_n_0 ;
  wire \mult[1][1][5]_i_27_n_0 ;
  wire \mult[1][1][5]_i_28_n_0 ;
  wire \mult[1][1][5]_i_29_n_0 ;
  wire \mult[1][1][6]_i_12_n_0 ;
  wire \mult[1][1][6]_i_13_n_0 ;
  wire \mult[1][1][6]_i_26_n_0 ;
  wire \mult[1][1][6]_i_27_n_0 ;
  wire \mult[1][1][6]_i_28_n_0 ;
  wire \mult[1][1][6]_i_29_n_0 ;
  wire \mult[1][2][0]_i_12_n_0 ;
  wire \mult[1][2][0]_i_13_n_0 ;
  wire \mult[1][2][0]_i_26_n_0 ;
  wire \mult[1][2][0]_i_27_n_0 ;
  wire \mult[1][2][0]_i_28_n_0 ;
  wire \mult[1][2][0]_i_29_n_0 ;
  wire \mult[1][2][1]_i_12_n_0 ;
  wire \mult[1][2][1]_i_13_n_0 ;
  wire \mult[1][2][1]_i_26_n_0 ;
  wire \mult[1][2][1]_i_27_n_0 ;
  wire \mult[1][2][1]_i_28_n_0 ;
  wire \mult[1][2][1]_i_29_n_0 ;
  wire \mult[1][2][2]_i_12_n_0 ;
  wire \mult[1][2][2]_i_13_n_0 ;
  wire \mult[1][2][2]_i_26_n_0 ;
  wire \mult[1][2][2]_i_27_n_0 ;
  wire \mult[1][2][2]_i_28_n_0 ;
  wire \mult[1][2][2]_i_29_n_0 ;
  wire \mult[1][2][3]_i_12_n_0 ;
  wire \mult[1][2][3]_i_13_n_0 ;
  wire \mult[1][2][3]_i_26_n_0 ;
  wire \mult[1][2][3]_i_27_n_0 ;
  wire \mult[1][2][3]_i_28_n_0 ;
  wire \mult[1][2][3]_i_29_n_0 ;
  wire \mult[1][2][4]_i_12_n_0 ;
  wire \mult[1][2][4]_i_13_n_0 ;
  wire \mult[1][2][4]_i_26_n_0 ;
  wire \mult[1][2][4]_i_27_n_0 ;
  wire \mult[1][2][4]_i_28_n_0 ;
  wire \mult[1][2][4]_i_29_n_0 ;
  wire \mult[1][2][5]_i_12_n_0 ;
  wire \mult[1][2][5]_i_13_n_0 ;
  wire \mult[1][2][5]_i_26_n_0 ;
  wire \mult[1][2][5]_i_27_n_0 ;
  wire \mult[1][2][5]_i_28_n_0 ;
  wire \mult[1][2][5]_i_29_n_0 ;
  wire \mult[1][3][1]_i_12_n_0 ;
  wire \mult[1][3][1]_i_13_n_0 ;
  wire \mult[1][3][1]_i_14_n_0 ;
  wire \mult[1][3][2]_i_12_n_0 ;
  wire \mult[1][3][2]_i_13_n_0 ;
  wire \mult[1][3][2]_i_14_n_0 ;
  wire \mult[1][3][3]_i_12_n_0 ;
  wire \mult[1][3][3]_i_13_n_0 ;
  wire \mult[1][3][3]_i_14_n_0 ;
  wire \mult[1][3][4]_i_12_n_0 ;
  wire \mult[1][3][4]_i_13_n_0 ;
  wire \mult[1][3][4]_i_14_n_0 ;
  wire \mult[1][3][5]_i_12_n_0 ;
  wire \mult[1][3][5]_i_13_n_0 ;
  wire \mult[1][3][5]_i_14_n_0 ;
  wire \mult[1][3][6]_i_12_n_0 ;
  wire \mult[1][3][6]_i_13_n_0 ;
  wire \mult[1][3][6]_i_14_n_0 ;
  wire \mult[2][1][1]_i_12_n_0 ;
  wire \mult[2][1][1]_i_13_n_0 ;
  wire \mult[2][1][1]_i_26_n_0 ;
  wire \mult[2][1][1]_i_27_n_0 ;
  wire \mult[2][1][1]_i_28_n_0 ;
  wire \mult[2][1][1]_i_29_n_0 ;
  wire \mult[2][1][2]_i_12_n_0 ;
  wire \mult[2][1][2]_i_13_n_0 ;
  wire \mult[2][1][2]_i_26_n_0 ;
  wire \mult[2][1][2]_i_27_n_0 ;
  wire \mult[2][1][2]_i_28_n_0 ;
  wire \mult[2][1][2]_i_29_n_0 ;
  wire \mult[2][1][3]_i_12_n_0 ;
  wire \mult[2][1][3]_i_13_n_0 ;
  wire \mult[2][1][3]_i_26_n_0 ;
  wire \mult[2][1][3]_i_27_n_0 ;
  wire \mult[2][1][3]_i_28_n_0 ;
  wire \mult[2][1][3]_i_29_n_0 ;
  wire \mult[2][1][4]_i_12_n_0 ;
  wire \mult[2][1][4]_i_13_n_0 ;
  wire \mult[2][1][4]_i_26_n_0 ;
  wire \mult[2][1][4]_i_27_n_0 ;
  wire \mult[2][1][4]_i_28_n_0 ;
  wire \mult[2][1][4]_i_29_n_0 ;
  wire \mult[2][1][5]_i_15_n_0 ;
  wire \mult[2][1][5]_i_16_n_0 ;
  wire \mult[2][1][5]_i_17_n_0 ;
  wire \mult[2][1][5]_i_33_n_0 ;
  wire \mult[2][1][5]_i_34_n_0 ;
  wire \mult[2][1][5]_i_35_n_0 ;
  wire \mult[2][1][5]_i_36_n_0 ;
  wire \mult[2][1][5]_i_37_n_0 ;
  wire \mult[2][3][1]_i_12_n_0 ;
  wire \mult[2][3][1]_i_13_n_0 ;
  wire \mult[2][3][1]_i_14_n_0 ;
  wire \mult[2][3][2]_i_12_n_0 ;
  wire \mult[2][3][2]_i_13_n_0 ;
  wire \mult[2][3][2]_i_14_n_0 ;
  wire \mult[2][3][3]_i_12_n_0 ;
  wire \mult[2][3][3]_i_13_n_0 ;
  wire \mult[2][3][3]_i_14_n_0 ;
  wire \mult[2][3][4]_i_12_n_0 ;
  wire \mult[2][3][4]_i_13_n_0 ;
  wire \mult[2][3][4]_i_14_n_0 ;
  wire \mult[2][3][5]_i_12_n_0 ;
  wire \mult[2][3][5]_i_13_n_0 ;
  wire \mult[2][3][5]_i_14_n_0 ;
  wire \mult[2][8][0]_i_18_n_0 ;
  wire \mult[2][8][0]_i_19_n_0 ;
  wire \mult[2][8][0]_i_20_n_0 ;
  wire \mult[2][8][0]_i_21_n_0 ;
  wire \mult[2][8][0]_i_8_n_0 ;
  wire \mult[2][8][0]_i_9_n_0 ;
  wire \mult[2][8][1]_i_18_n_0 ;
  wire \mult[2][8][1]_i_19_n_0 ;
  wire \mult[2][8][1]_i_20_n_0 ;
  wire \mult[2][8][1]_i_21_n_0 ;
  wire \mult[2][8][1]_i_8_n_0 ;
  wire \mult[2][8][1]_i_9_n_0 ;
  wire \mult[2][8][2]_i_18_n_0 ;
  wire \mult[2][8][2]_i_19_n_0 ;
  wire \mult[2][8][2]_i_20_n_0 ;
  wire \mult[2][8][2]_i_21_n_0 ;
  wire \mult[2][8][2]_i_8_n_0 ;
  wire \mult[2][8][2]_i_9_n_0 ;
  wire \mult[2][8][3]_i_18_n_0 ;
  wire \mult[2][8][3]_i_19_n_0 ;
  wire \mult[2][8][3]_i_20_n_0 ;
  wire \mult[2][8][3]_i_21_n_0 ;
  wire \mult[2][8][3]_i_8_n_0 ;
  wire \mult[2][8][3]_i_9_n_0 ;
  wire \mult[2][8][4]_i_10_n_0 ;
  wire \mult[2][8][4]_i_11_n_0 ;
  wire \mult[2][8][4]_i_25_n_0 ;
  wire \mult[2][8][4]_i_26_n_0 ;
  wire \mult[2][8][4]_i_28_n_0 ;
  wire \mult[2][8][4]_i_30_n_0 ;
  wire [9:1]p_2_in;
  wire [11:0]pixel_in;
  wire \rdPntr[10]_i_2__1_n_0 ;
  wire \rdPntr[10]_i_3__1_n_0 ;
  wire \rdPntr[6]_i_1__1_n_0 ;
  wire \rdPntr[6]_i_2__1_n_0 ;
  wire \rdPntr[7]_i_1__1_n_0 ;
  wire \rdPntr[8]_i_1__1_n_0 ;
  wire \rdPntr[9]_i_1__1_n_0 ;
  wire \rdPntr_reg[0]_rep__0_0 ;
  wire \rdPntr_reg[0]_rep__0_1 ;
  wire \rdPntr_reg[0]_rep__0_10 ;
  wire \rdPntr_reg[0]_rep__0_11 ;
  wire \rdPntr_reg[0]_rep__0_12 ;
  wire \rdPntr_reg[0]_rep__0_13 ;
  wire \rdPntr_reg[0]_rep__0_14 ;
  wire \rdPntr_reg[0]_rep__0_15 ;
  wire \rdPntr_reg[0]_rep__0_2 ;
  wire \rdPntr_reg[0]_rep__0_3 ;
  wire \rdPntr_reg[0]_rep__0_4 ;
  wire \rdPntr_reg[0]_rep__0_5 ;
  wire \rdPntr_reg[0]_rep__0_6 ;
  wire \rdPntr_reg[0]_rep__0_7 ;
  wire \rdPntr_reg[0]_rep__0_8 ;
  wire \rdPntr_reg[0]_rep__0_9 ;
  wire \rdPntr_reg[0]_rep__0_n_0 ;
  wire \rdPntr_reg[0]_rep__1_0 ;
  wire \rdPntr_reg[0]_rep__1_n_0 ;
  wire \rdPntr_reg[0]_rep_n_0 ;
  wire \rdPntr_reg[8]_0 ;
  wire \rdPntr_reg[8]_1 ;
  wire \rdPntr_reg[8]_10 ;
  wire \rdPntr_reg[8]_11 ;
  wire \rdPntr_reg[8]_12 ;
  wire \rdPntr_reg[8]_13 ;
  wire \rdPntr_reg[8]_14 ;
  wire \rdPntr_reg[8]_15 ;
  wire \rdPntr_reg[8]_2 ;
  wire \rdPntr_reg[8]_3 ;
  wire \rdPntr_reg[8]_4 ;
  wire \rdPntr_reg[8]_5 ;
  wire \rdPntr_reg[8]_6 ;
  wire \rdPntr_reg[8]_7 ;
  wire \rdPntr_reg[8]_8 ;
  wire \rdPntr_reg[8]_9 ;
  wire \rdPntr_reg[9]_0 ;
  wire \rdPntr_reg[9]_1 ;
  wire \rdPntr_reg[9]_10 ;
  wire \rdPntr_reg[9]_11 ;
  wire \rdPntr_reg[9]_12 ;
  wire \rdPntr_reg[9]_13 ;
  wire \rdPntr_reg[9]_14 ;
  wire \rdPntr_reg[9]_15 ;
  wire \rdPntr_reg[9]_2 ;
  wire \rdPntr_reg[9]_3 ;
  wire \rdPntr_reg[9]_4 ;
  wire \rdPntr_reg[9]_5 ;
  wire \rdPntr_reg[9]_6 ;
  wire \rdPntr_reg[9]_7 ;
  wire \rdPntr_reg[9]_8 ;
  wire \rdPntr_reg[9]_9 ;
  wire \rdPntr_reg_n_0_[0] ;
  wire \rdPntr_reg_n_0_[10] ;
  wire \rdPntr_reg_n_0_[1] ;
  wire \rdPntr_reg_n_0_[2] ;
  wire \rdPntr_reg_n_0_[3] ;
  wire \rdPntr_reg_n_0_[4] ;
  wire \rdPntr_reg_n_0_[5] ;
  wire [9:6]rdPntr_reg_rep__0;
  wire someport;
  wire \wrPntr[0]_i_1__1_n_0 ;
  wire \wrPntr[10]_i_1__0_n_0 ;
  wire \wrPntr[10]_i_2__1_n_0 ;
  wire \wrPntr[10]_i_3__1_n_0 ;
  wire \wrPntr[1]_i_1__1_n_0 ;
  wire \wrPntr[2]_i_1__1_n_0 ;
  wire \wrPntr[3]_i_1__1_n_0 ;
  wire \wrPntr[4]_i_1__1_n_0 ;
  wire \wrPntr[5]_i_1__1_n_0 ;
  wire \wrPntr[6]_i_1__1_n_0 ;
  wire \wrPntr[6]_i_2__1_n_0 ;
  wire \wrPntr[7]_i_1__1_n_0 ;
  wire \wrPntr[8]_i_1__1_n_0 ;
  wire \wrPntr[9]_i_1__1_n_0 ;
  wire \wrPntr_reg_n_0_[0] ;
  wire \wrPntr_reg_n_0_[10] ;
  wire \wrPntr_reg_n_0_[1] ;
  wire \wrPntr_reg_n_0_[2] ;
  wire \wrPntr_reg_n_0_[3] ;
  wire \wrPntr_reg_n_0_[4] ;
  wire \wrPntr_reg_n_0_[5] ;
  wire \wrPntr_reg_n_0_[6] ;
  wire \wrPntr_reg_n_0_[7] ;
  wire \wrPntr_reg_n_0_[8] ;
  wire \wrPntr_reg_n_0_[9] ;
  wire NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_128_191_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_128_191_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_128_191_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_128_191_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_192_255_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_192_255_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_192_255_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_192_255_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_256_319_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_256_319_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_256_319_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_256_319_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_320_383_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_320_383_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_320_383_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_320_383_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_384_447_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_384_447_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_384_447_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_384_447_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_448_511_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_448_511_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_448_511_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_448_511_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_512_575_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_512_575_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_512_575_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_512_575_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_576_639_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_576_639_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_576_639_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_576_639_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_64_127_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_64_127_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_64_127_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_64_127_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_128_191_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_128_191_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_128_191_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_128_191_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_192_255_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_192_255_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_192_255_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_192_255_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_256_319_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_256_319_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_256_319_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_256_319_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_320_383_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_320_383_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_320_383_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_320_383_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_384_447_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_384_447_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_384_447_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_384_447_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_448_511_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_448_511_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_448_511_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_448_511_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_512_575_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_512_575_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_512_575_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_512_575_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_576_639_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_576_639_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_576_639_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_576_639_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_64_127_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_64_127_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_64_127_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_64_127_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_128_191_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_128_191_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_128_191_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_128_191_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_192_255_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_192_255_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_192_255_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_192_255_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_256_319_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_256_319_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_256_319_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_256_319_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_320_383_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_320_383_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_320_383_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_320_383_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_384_447_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_384_447_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_384_447_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_384_447_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_448_511_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_448_511_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_448_511_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_448_511_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_512_575_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_512_575_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_512_575_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_512_575_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_576_639_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_576_639_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_576_639_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_576_639_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_64_127_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_64_127_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_64_127_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_64_127_9_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_0_63_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_0_63_0_2_n_0),
        .DOB(line_reg_r1_0_63_0_2_n_1),
        .DOC(line_reg_r1_0_63_0_2_n_2),
        .DOD(NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    line_reg_r1_0_63_0_2_i_1
       (.I0(\wrPntr[10]_i_1__0_n_0 ),
        .I1(\wrPntr_reg_n_0_[7] ),
        .I2(\wrPntr_reg_n_0_[6] ),
        .I3(\wrPntr_reg_n_0_[9] ),
        .I4(\wrPntr_reg_n_0_[8] ),
        .O(line_reg_r1_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_0_63_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r1_0_63_12_14_n_0),
        .DOB(line_reg_r1_0_63_12_14_n_1),
        .DOC(line_reg_r1_0_63_12_14_n_2),
        .DOD(NLW_line_reg_r1_0_63_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1_n_0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_0_63_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_0_63_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_0_63_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_0_63_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r1_0_63_3_5_n_0),
        .DOB(line_reg_r1_0_63_3_5_n_1),
        .DOC(line_reg_r1_0_63_3_5_n_2),
        .DOD(NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_0_63_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r1_0_63_6_8_n_0),
        .DOB(line_reg_r1_0_63_6_8_n_1),
        .DOC(line_reg_r1_0_63_6_8_n_2),
        .DOD(NLW_line_reg_r1_0_63_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_0_63_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r1_0_63_9_11_n_0),
        .DOB(line_reg_r1_0_63_9_11_n_1),
        .DOC(line_reg_r1_0_63_9_11_n_2),
        .DOD(NLW_line_reg_r1_0_63_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_128_191_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_128_191_0_2_n_0),
        .DOB(line_reg_r1_128_191_0_2_n_1),
        .DOC(line_reg_r1_128_191_0_2_n_2),
        .DOD(NLW_line_reg_r1_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_reg_r1_128_191_0_2_i_1
       (.I0(\wrPntr[10]_i_1__0_n_0 ),
        .I1(\wrPntr_reg_n_0_[8] ),
        .I2(\wrPntr_reg_n_0_[6] ),
        .I3(\wrPntr_reg_n_0_[9] ),
        .I4(\wrPntr_reg_n_0_[7] ),
        .O(line_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_128_191_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r1_128_191_12_14_n_0),
        .DOB(line_reg_r1_128_191_12_14_n_1),
        .DOC(line_reg_r1_128_191_12_14_n_2),
        .DOD(NLW_line_reg_r1_128_191_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1_n_0));
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_128_191_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_128_191_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_128_191_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_128_191_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r1_128_191_3_5_n_0),
        .DOB(line_reg_r1_128_191_3_5_n_1),
        .DOC(line_reg_r1_128_191_3_5_n_2),
        .DOD(NLW_line_reg_r1_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_128_191_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r1_128_191_6_8_n_0),
        .DOB(line_reg_r1_128_191_6_8_n_1),
        .DOC(line_reg_r1_128_191_6_8_n_2),
        .DOD(NLW_line_reg_r1_128_191_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_128_191_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r1_128_191_9_11_n_0),
        .DOB(line_reg_r1_128_191_9_11_n_1),
        .DOC(line_reg_r1_128_191_9_11_n_2),
        .DOD(NLW_line_reg_r1_128_191_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_192_255_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_192_255_0_2_n_0),
        .DOB(line_reg_r1_192_255_0_2_n_1),
        .DOC(line_reg_r1_192_255_0_2_n_2),
        .DOD(NLW_line_reg_r1_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_reg_r1_192_255_0_2_i_1
       (.I0(\wrPntr_reg_n_0_[9] ),
        .I1(\wrPntr_reg_n_0_[7] ),
        .I2(\wrPntr_reg_n_0_[6] ),
        .I3(\wrPntr_reg_n_0_[8] ),
        .I4(\wrPntr[10]_i_1__0_n_0 ),
        .O(line_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_192_255_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r1_192_255_12_14_n_0),
        .DOB(line_reg_r1_192_255_12_14_n_1),
        .DOC(line_reg_r1_192_255_12_14_n_2),
        .DOD(NLW_line_reg_r1_192_255_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1_n_0));
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_192_255_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_192_255_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_192_255_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_192_255_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r1_192_255_3_5_n_0),
        .DOB(line_reg_r1_192_255_3_5_n_1),
        .DOC(line_reg_r1_192_255_3_5_n_2),
        .DOD(NLW_line_reg_r1_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_192_255_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r1_192_255_6_8_n_0),
        .DOB(line_reg_r1_192_255_6_8_n_1),
        .DOC(line_reg_r1_192_255_6_8_n_2),
        .DOD(NLW_line_reg_r1_192_255_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_192_255_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r1_192_255_9_11_n_0),
        .DOB(line_reg_r1_192_255_9_11_n_1),
        .DOC(line_reg_r1_192_255_9_11_n_2),
        .DOD(NLW_line_reg_r1_192_255_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_256_319_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_256_319_0_2_n_0),
        .DOB(line_reg_r1_256_319_0_2_n_1),
        .DOC(line_reg_r1_256_319_0_2_n_2),
        .DOD(NLW_line_reg_r1_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_reg_r1_256_319_0_2_i_1
       (.I0(\wrPntr[10]_i_1__0_n_0 ),
        .I1(\wrPntr_reg_n_0_[7] ),
        .I2(\wrPntr_reg_n_0_[6] ),
        .I3(\wrPntr_reg_n_0_[9] ),
        .I4(\wrPntr_reg_n_0_[8] ),
        .O(line_reg_r1_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_256_319_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r1_256_319_12_14_n_0),
        .DOB(line_reg_r1_256_319_12_14_n_1),
        .DOC(line_reg_r1_256_319_12_14_n_2),
        .DOD(NLW_line_reg_r1_256_319_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1_n_0));
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_256_319_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_256_319_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_256_319_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_256_319_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r1_256_319_3_5_n_0),
        .DOB(line_reg_r1_256_319_3_5_n_1),
        .DOC(line_reg_r1_256_319_3_5_n_2),
        .DOD(NLW_line_reg_r1_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_256_319_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r1_256_319_6_8_n_0),
        .DOB(line_reg_r1_256_319_6_8_n_1),
        .DOC(line_reg_r1_256_319_6_8_n_2),
        .DOD(NLW_line_reg_r1_256_319_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_256_319_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r1_256_319_9_11_n_0),
        .DOB(line_reg_r1_256_319_9_11_n_1),
        .DOC(line_reg_r1_256_319_9_11_n_2),
        .DOD(NLW_line_reg_r1_256_319_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_320_383_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_320_383_0_2_n_0),
        .DOB(line_reg_r1_320_383_0_2_n_1),
        .DOC(line_reg_r1_320_383_0_2_n_2),
        .DOD(NLW_line_reg_r1_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_reg_r1_320_383_0_2_i_1
       (.I0(\wrPntr_reg_n_0_[9] ),
        .I1(\wrPntr_reg_n_0_[8] ),
        .I2(\wrPntr_reg_n_0_[6] ),
        .I3(\wrPntr_reg_n_0_[7] ),
        .I4(\wrPntr[10]_i_1__0_n_0 ),
        .O(line_reg_r1_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_320_383_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r1_320_383_12_14_n_0),
        .DOB(line_reg_r1_320_383_12_14_n_1),
        .DOC(line_reg_r1_320_383_12_14_n_2),
        .DOD(NLW_line_reg_r1_320_383_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1_n_0));
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_320_383_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_320_383_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_320_383_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_320_383_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r1_320_383_3_5_n_0),
        .DOB(line_reg_r1_320_383_3_5_n_1),
        .DOC(line_reg_r1_320_383_3_5_n_2),
        .DOD(NLW_line_reg_r1_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_320_383_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r1_320_383_6_8_n_0),
        .DOB(line_reg_r1_320_383_6_8_n_1),
        .DOC(line_reg_r1_320_383_6_8_n_2),
        .DOD(NLW_line_reg_r1_320_383_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_320_383_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r1_320_383_9_11_n_0),
        .DOB(line_reg_r1_320_383_9_11_n_1),
        .DOC(line_reg_r1_320_383_9_11_n_2),
        .DOD(NLW_line_reg_r1_320_383_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_384_447_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_384_447_0_2_n_0),
        .DOB(line_reg_r1_384_447_0_2_n_1),
        .DOC(line_reg_r1_384_447_0_2_n_2),
        .DOD(NLW_line_reg_r1_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_reg_r1_384_447_0_2_i_1
       (.I0(\wrPntr_reg_n_0_[9] ),
        .I1(\wrPntr_reg_n_0_[8] ),
        .I2(\wrPntr_reg_n_0_[7] ),
        .I3(\wrPntr_reg_n_0_[6] ),
        .I4(\wrPntr[10]_i_1__0_n_0 ),
        .O(line_reg_r1_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_384_447_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r1_384_447_12_14_n_0),
        .DOB(line_reg_r1_384_447_12_14_n_1),
        .DOC(line_reg_r1_384_447_12_14_n_2),
        .DOD(NLW_line_reg_r1_384_447_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1_n_0));
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_384_447_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_384_447_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_384_447_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_384_447_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r1_384_447_3_5_n_0),
        .DOB(line_reg_r1_384_447_3_5_n_1),
        .DOC(line_reg_r1_384_447_3_5_n_2),
        .DOD(NLW_line_reg_r1_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_384_447_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r1_384_447_6_8_n_0),
        .DOB(line_reg_r1_384_447_6_8_n_1),
        .DOC(line_reg_r1_384_447_6_8_n_2),
        .DOD(NLW_line_reg_r1_384_447_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_384_447_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r1_384_447_9_11_n_0),
        .DOB(line_reg_r1_384_447_9_11_n_1),
        .DOC(line_reg_r1_384_447_9_11_n_2),
        .DOD(NLW_line_reg_r1_384_447_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_448_511_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_448_511_0_2_n_0),
        .DOB(line_reg_r1_448_511_0_2_n_1),
        .DOC(line_reg_r1_448_511_0_2_n_2),
        .DOD(NLW_line_reg_r1_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    line_reg_r1_448_511_0_2_i_1
       (.I0(\wrPntr_reg_n_0_[9] ),
        .I1(\wrPntr_reg_n_0_[7] ),
        .I2(\wrPntr_reg_n_0_[6] ),
        .I3(\wrPntr[10]_i_1__0_n_0 ),
        .I4(\wrPntr_reg_n_0_[8] ),
        .O(line_reg_r1_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_448_511_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r1_448_511_12_14_n_0),
        .DOB(line_reg_r1_448_511_12_14_n_1),
        .DOC(line_reg_r1_448_511_12_14_n_2),
        .DOD(NLW_line_reg_r1_448_511_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1_n_0));
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_448_511_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_448_511_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_448_511_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_448_511_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r1_448_511_3_5_n_0),
        .DOB(line_reg_r1_448_511_3_5_n_1),
        .DOC(line_reg_r1_448_511_3_5_n_2),
        .DOD(NLW_line_reg_r1_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_448_511_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r1_448_511_6_8_n_0),
        .DOB(line_reg_r1_448_511_6_8_n_1),
        .DOC(line_reg_r1_448_511_6_8_n_2),
        .DOD(NLW_line_reg_r1_448_511_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_448_511_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r1_448_511_9_11_n_0),
        .DOB(line_reg_r1_448_511_9_11_n_1),
        .DOC(line_reg_r1_448_511_9_11_n_2),
        .DOD(NLW_line_reg_r1_448_511_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_512_575_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_512_575_0_2_n_0),
        .DOB(line_reg_r1_512_575_0_2_n_1),
        .DOC(line_reg_r1_512_575_0_2_n_2),
        .DOD(NLW_line_reg_r1_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_reg_r1_512_575_0_2_i_1
       (.I0(\wrPntr[10]_i_1__0_n_0 ),
        .I1(\wrPntr_reg_n_0_[7] ),
        .I2(\wrPntr_reg_n_0_[6] ),
        .I3(\wrPntr_reg_n_0_[8] ),
        .I4(\wrPntr_reg_n_0_[9] ),
        .O(line_reg_r1_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_512_575_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r1_512_575_12_14_n_0),
        .DOB(line_reg_r1_512_575_12_14_n_1),
        .DOC(line_reg_r1_512_575_12_14_n_2),
        .DOD(NLW_line_reg_r1_512_575_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1_n_0));
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_512_575_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_512_575_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_512_575_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_512_575_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r1_512_575_3_5_n_0),
        .DOB(line_reg_r1_512_575_3_5_n_1),
        .DOC(line_reg_r1_512_575_3_5_n_2),
        .DOD(NLW_line_reg_r1_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_512_575_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r1_512_575_6_8_n_0),
        .DOB(line_reg_r1_512_575_6_8_n_1),
        .DOC(line_reg_r1_512_575_6_8_n_2),
        .DOD(NLW_line_reg_r1_512_575_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_512_575_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r1_512_575_9_11_n_0),
        .DOB(line_reg_r1_512_575_9_11_n_1),
        .DOC(line_reg_r1_512_575_9_11_n_2),
        .DOD(NLW_line_reg_r1_512_575_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_576_639_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_576_639_0_2_n_0),
        .DOB(line_reg_r1_576_639_0_2_n_1),
        .DOC(line_reg_r1_576_639_0_2_n_2),
        .DOD(NLW_line_reg_r1_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_reg_r1_576_639_0_2_i_1
       (.I0(\wrPntr_reg_n_0_[8] ),
        .I1(\wrPntr_reg_n_0_[9] ),
        .I2(\wrPntr_reg_n_0_[6] ),
        .I3(\wrPntr_reg_n_0_[7] ),
        .I4(\wrPntr[10]_i_1__0_n_0 ),
        .O(line_reg_r1_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_576_639_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r1_576_639_12_14_n_0),
        .DOB(line_reg_r1_576_639_12_14_n_1),
        .DOC(line_reg_r1_576_639_12_14_n_2),
        .DOD(NLW_line_reg_r1_576_639_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1_n_0));
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_576_639_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_576_639_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_576_639_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_576_639_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r1_576_639_3_5_n_0),
        .DOB(line_reg_r1_576_639_3_5_n_1),
        .DOC(line_reg_r1_576_639_3_5_n_2),
        .DOD(NLW_line_reg_r1_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_576_639_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r1_576_639_6_8_n_0),
        .DOB(line_reg_r1_576_639_6_8_n_1),
        .DOC(line_reg_r1_576_639_6_8_n_2),
        .DOD(NLW_line_reg_r1_576_639_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_576_639_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r1_576_639_9_11_n_0),
        .DOB(line_reg_r1_576_639_9_11_n_1),
        .DOC(line_reg_r1_576_639_9_11_n_2),
        .DOD(NLW_line_reg_r1_576_639_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_64_127_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_64_127_0_2_n_0),
        .DOB(line_reg_r1_64_127_0_2_n_1),
        .DOC(line_reg_r1_64_127_0_2_n_2),
        .DOD(NLW_line_reg_r1_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_reg_r1_64_127_0_2_i_1
       (.I0(\wrPntr[10]_i_1__0_n_0 ),
        .I1(\wrPntr_reg_n_0_[8] ),
        .I2(\wrPntr_reg_n_0_[7] ),
        .I3(\wrPntr_reg_n_0_[9] ),
        .I4(\wrPntr_reg_n_0_[6] ),
        .O(line_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_64_127_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r1_64_127_12_14_n_0),
        .DOB(line_reg_r1_64_127_12_14_n_1),
        .DOC(line_reg_r1_64_127_12_14_n_2),
        .DOD(NLW_line_reg_r1_64_127_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1_n_0));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_64_127_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_64_127_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_64_127_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_64_127_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r1_64_127_3_5_n_0),
        .DOB(line_reg_r1_64_127_3_5_n_1),
        .DOC(line_reg_r1_64_127_3_5_n_2),
        .DOD(NLW_line_reg_r1_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_64_127_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r1_64_127_6_8_n_0),
        .DOB(line_reg_r1_64_127_6_8_n_1),
        .DOC(line_reg_r1_64_127_6_8_n_2),
        .DOD(NLW_line_reg_r1_64_127_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_64_127_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r1_64_127_9_11_n_0),
        .DOB(line_reg_r1_64_127_9_11_n_1),
        .DOC(line_reg_r1_64_127_9_11_n_2),
        .DOD(NLW_line_reg_r1_64_127_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_0_63_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_0_63_0_2_n_0),
        .DOB(line_reg_r2_0_63_0_2_n_1),
        .DOC(line_reg_r2_0_63_0_2_n_2),
        .DOD(NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    line_reg_r2_0_63_0_2_i_1__1
       (.I0(\rdPntr_reg[0]_rep__0_n_0 ),
        .I1(\rdPntr_reg_n_0_[3] ),
        .I2(\rdPntr_reg_n_0_[1] ),
        .I3(\rdPntr_reg_n_0_[2] ),
        .I4(\rdPntr_reg_n_0_[4] ),
        .I5(\rdPntr_reg_n_0_[5] ),
        .O(line_reg_r2_0_63_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    line_reg_r2_0_63_0_2_i_2__1
       (.I0(\rdPntr_reg[0]_rep__0_n_0 ),
        .I1(\rdPntr_reg_n_0_[2] ),
        .I2(\rdPntr_reg_n_0_[1] ),
        .I3(\rdPntr_reg_n_0_[3] ),
        .I4(\rdPntr_reg_n_0_[4] ),
        .O(line_reg_r2_0_63_0_2_i_2__1_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    line_reg_r2_0_63_0_2_i_3__1
       (.I0(\rdPntr_reg[0]_rep__0_n_0 ),
        .I1(\rdPntr_reg_n_0_[1] ),
        .I2(\rdPntr_reg_n_0_[2] ),
        .I3(\rdPntr_reg_n_0_[3] ),
        .O(line_reg_r2_0_63_0_2_i_3__1_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    line_reg_r2_0_63_0_2_i_4__1
       (.I0(\rdPntr_reg_n_0_[1] ),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr_reg_n_0_[2] ),
        .O(line_reg_r2_0_63_0_2_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    line_reg_r2_0_63_0_2_i_5__1
       (.I0(\rdPntr_reg[0]_rep__0_n_0 ),
        .I1(\rdPntr_reg_n_0_[1] ),
        .O(line_reg_r2_0_63_0_2_i_5__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_reg_r2_0_63_0_2_i_6__1
       (.I0(\rdPntr_reg[0]_rep__0_n_0 ),
        .O(line_reg_r2_0_63_0_2_i_6__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_0_63_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r2_0_63_12_14_n_0),
        .DOB(line_reg_r2_0_63_12_14_n_1),
        .DOC(line_reg_r2_0_63_12_14_n_2),
        .DOD(NLW_line_reg_r2_0_63_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1_n_0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_0_63_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_0_63_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__1_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__1_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__1_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__1_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__1_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__1_n_0),
        .SPO(NLW_line_reg_r2_0_63_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_0_63_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r2_0_63_3_5_n_0),
        .DOB(line_reg_r2_0_63_3_5_n_1),
        .DOC(line_reg_r2_0_63_3_5_n_2),
        .DOD(NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_0_63_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r2_0_63_6_8_n_0),
        .DOB(line_reg_r2_0_63_6_8_n_1),
        .DOC(line_reg_r2_0_63_6_8_n_2),
        .DOD(NLW_line_reg_r2_0_63_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_0_63_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r2_0_63_9_11_n_0),
        .DOB(line_reg_r2_0_63_9_11_n_1),
        .DOC(line_reg_r2_0_63_9_11_n_2),
        .DOD(NLW_line_reg_r2_0_63_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_128_191_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_128_191_0_2_n_0),
        .DOB(line_reg_r2_128_191_0_2_n_1),
        .DOC(line_reg_r2_128_191_0_2_n_2),
        .DOD(NLW_line_reg_r2_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_128_191_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r2_128_191_12_14_n_0),
        .DOB(line_reg_r2_128_191_12_14_n_1),
        .DOC(line_reg_r2_128_191_12_14_n_2),
        .DOD(NLW_line_reg_r2_128_191_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1_n_0));
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_128_191_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_128_191_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__1_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__1_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__1_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__1_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__1_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__1_n_0),
        .SPO(NLW_line_reg_r2_128_191_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_128_191_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r2_128_191_3_5_n_0),
        .DOB(line_reg_r2_128_191_3_5_n_1),
        .DOC(line_reg_r2_128_191_3_5_n_2),
        .DOD(NLW_line_reg_r2_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_128_191_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r2_128_191_6_8_n_0),
        .DOB(line_reg_r2_128_191_6_8_n_1),
        .DOC(line_reg_r2_128_191_6_8_n_2),
        .DOD(NLW_line_reg_r2_128_191_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_128_191_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r2_128_191_9_11_n_0),
        .DOB(line_reg_r2_128_191_9_11_n_1),
        .DOC(line_reg_r2_128_191_9_11_n_2),
        .DOD(NLW_line_reg_r2_128_191_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_192_255_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_192_255_0_2_n_0),
        .DOB(line_reg_r2_192_255_0_2_n_1),
        .DOC(line_reg_r2_192_255_0_2_n_2),
        .DOD(NLW_line_reg_r2_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_192_255_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r2_192_255_12_14_n_0),
        .DOB(line_reg_r2_192_255_12_14_n_1),
        .DOC(line_reg_r2_192_255_12_14_n_2),
        .DOD(NLW_line_reg_r2_192_255_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1_n_0));
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_192_255_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_192_255_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__1_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__1_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__1_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__1_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__1_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__1_n_0),
        .SPO(NLW_line_reg_r2_192_255_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_192_255_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r2_192_255_3_5_n_0),
        .DOB(line_reg_r2_192_255_3_5_n_1),
        .DOC(line_reg_r2_192_255_3_5_n_2),
        .DOD(NLW_line_reg_r2_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_192_255_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r2_192_255_6_8_n_0),
        .DOB(line_reg_r2_192_255_6_8_n_1),
        .DOC(line_reg_r2_192_255_6_8_n_2),
        .DOD(NLW_line_reg_r2_192_255_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_192_255_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r2_192_255_9_11_n_0),
        .DOB(line_reg_r2_192_255_9_11_n_1),
        .DOC(line_reg_r2_192_255_9_11_n_2),
        .DOD(NLW_line_reg_r2_192_255_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_256_319_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_256_319_0_2_n_0),
        .DOB(line_reg_r2_256_319_0_2_n_1),
        .DOC(line_reg_r2_256_319_0_2_n_2),
        .DOD(NLW_line_reg_r2_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_256_319_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r2_256_319_12_14_n_0),
        .DOB(line_reg_r2_256_319_12_14_n_1),
        .DOC(line_reg_r2_256_319_12_14_n_2),
        .DOD(NLW_line_reg_r2_256_319_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1_n_0));
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_256_319_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_256_319_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__1_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__1_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__1_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__1_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__1_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__1_n_0),
        .SPO(NLW_line_reg_r2_256_319_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_256_319_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r2_256_319_3_5_n_0),
        .DOB(line_reg_r2_256_319_3_5_n_1),
        .DOC(line_reg_r2_256_319_3_5_n_2),
        .DOD(NLW_line_reg_r2_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_256_319_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r2_256_319_6_8_n_0),
        .DOB(line_reg_r2_256_319_6_8_n_1),
        .DOC(line_reg_r2_256_319_6_8_n_2),
        .DOD(NLW_line_reg_r2_256_319_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_256_319_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r2_256_319_9_11_n_0),
        .DOB(line_reg_r2_256_319_9_11_n_1),
        .DOC(line_reg_r2_256_319_9_11_n_2),
        .DOD(NLW_line_reg_r2_256_319_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_320_383_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_320_383_0_2_n_0),
        .DOB(line_reg_r2_320_383_0_2_n_1),
        .DOC(line_reg_r2_320_383_0_2_n_2),
        .DOD(NLW_line_reg_r2_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_320_383_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r2_320_383_12_14_n_0),
        .DOB(line_reg_r2_320_383_12_14_n_1),
        .DOC(line_reg_r2_320_383_12_14_n_2),
        .DOD(NLW_line_reg_r2_320_383_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1_n_0));
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_320_383_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_320_383_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__1_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__1_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__1_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__1_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__1_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__1_n_0),
        .SPO(NLW_line_reg_r2_320_383_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_320_383_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r2_320_383_3_5_n_0),
        .DOB(line_reg_r2_320_383_3_5_n_1),
        .DOC(line_reg_r2_320_383_3_5_n_2),
        .DOD(NLW_line_reg_r2_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_320_383_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r2_320_383_6_8_n_0),
        .DOB(line_reg_r2_320_383_6_8_n_1),
        .DOC(line_reg_r2_320_383_6_8_n_2),
        .DOD(NLW_line_reg_r2_320_383_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_320_383_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r2_320_383_9_11_n_0),
        .DOB(line_reg_r2_320_383_9_11_n_1),
        .DOC(line_reg_r2_320_383_9_11_n_2),
        .DOD(NLW_line_reg_r2_320_383_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_384_447_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_384_447_0_2_n_0),
        .DOB(line_reg_r2_384_447_0_2_n_1),
        .DOC(line_reg_r2_384_447_0_2_n_2),
        .DOD(NLW_line_reg_r2_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_384_447_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r2_384_447_12_14_n_0),
        .DOB(line_reg_r2_384_447_12_14_n_1),
        .DOC(line_reg_r2_384_447_12_14_n_2),
        .DOD(NLW_line_reg_r2_384_447_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1_n_0));
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_384_447_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_384_447_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__1_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__1_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__1_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__1_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__1_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__1_n_0),
        .SPO(NLW_line_reg_r2_384_447_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_384_447_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r2_384_447_3_5_n_0),
        .DOB(line_reg_r2_384_447_3_5_n_1),
        .DOC(line_reg_r2_384_447_3_5_n_2),
        .DOD(NLW_line_reg_r2_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_384_447_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r2_384_447_6_8_n_0),
        .DOB(line_reg_r2_384_447_6_8_n_1),
        .DOC(line_reg_r2_384_447_6_8_n_2),
        .DOD(NLW_line_reg_r2_384_447_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_384_447_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r2_384_447_9_11_n_0),
        .DOB(line_reg_r2_384_447_9_11_n_1),
        .DOC(line_reg_r2_384_447_9_11_n_2),
        .DOD(NLW_line_reg_r2_384_447_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_448_511_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_448_511_0_2_n_0),
        .DOB(line_reg_r2_448_511_0_2_n_1),
        .DOC(line_reg_r2_448_511_0_2_n_2),
        .DOD(NLW_line_reg_r2_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_448_511_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r2_448_511_12_14_n_0),
        .DOB(line_reg_r2_448_511_12_14_n_1),
        .DOC(line_reg_r2_448_511_12_14_n_2),
        .DOD(NLW_line_reg_r2_448_511_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1_n_0));
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_448_511_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_448_511_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__1_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__1_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__1_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__1_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__1_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__1_n_0),
        .SPO(NLW_line_reg_r2_448_511_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_448_511_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r2_448_511_3_5_n_0),
        .DOB(line_reg_r2_448_511_3_5_n_1),
        .DOC(line_reg_r2_448_511_3_5_n_2),
        .DOD(NLW_line_reg_r2_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_448_511_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r2_448_511_6_8_n_0),
        .DOB(line_reg_r2_448_511_6_8_n_1),
        .DOC(line_reg_r2_448_511_6_8_n_2),
        .DOD(NLW_line_reg_r2_448_511_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_448_511_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r2_448_511_9_11_n_0),
        .DOB(line_reg_r2_448_511_9_11_n_1),
        .DOC(line_reg_r2_448_511_9_11_n_2),
        .DOD(NLW_line_reg_r2_448_511_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_512_575_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_512_575_0_2_n_0),
        .DOB(line_reg_r2_512_575_0_2_n_1),
        .DOC(line_reg_r2_512_575_0_2_n_2),
        .DOD(NLW_line_reg_r2_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_512_575_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r2_512_575_12_14_n_0),
        .DOB(line_reg_r2_512_575_12_14_n_1),
        .DOC(line_reg_r2_512_575_12_14_n_2),
        .DOD(NLW_line_reg_r2_512_575_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1_n_0));
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_512_575_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_512_575_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__1_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__1_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__1_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__1_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__1_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__1_n_0),
        .SPO(NLW_line_reg_r2_512_575_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_512_575_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r2_512_575_3_5_n_0),
        .DOB(line_reg_r2_512_575_3_5_n_1),
        .DOC(line_reg_r2_512_575_3_5_n_2),
        .DOD(NLW_line_reg_r2_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_512_575_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r2_512_575_6_8_n_0),
        .DOB(line_reg_r2_512_575_6_8_n_1),
        .DOC(line_reg_r2_512_575_6_8_n_2),
        .DOD(NLW_line_reg_r2_512_575_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_512_575_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r2_512_575_9_11_n_0),
        .DOB(line_reg_r2_512_575_9_11_n_1),
        .DOC(line_reg_r2_512_575_9_11_n_2),
        .DOD(NLW_line_reg_r2_512_575_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_576_639_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_576_639_0_2_n_0),
        .DOB(line_reg_r2_576_639_0_2_n_1),
        .DOC(line_reg_r2_576_639_0_2_n_2),
        .DOD(NLW_line_reg_r2_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_576_639_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r2_576_639_12_14_n_0),
        .DOB(line_reg_r2_576_639_12_14_n_1),
        .DOC(line_reg_r2_576_639_12_14_n_2),
        .DOD(NLW_line_reg_r2_576_639_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1_n_0));
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_576_639_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_576_639_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__1_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__1_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__1_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__1_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__1_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__1_n_0),
        .SPO(NLW_line_reg_r2_576_639_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_576_639_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r2_576_639_3_5_n_0),
        .DOB(line_reg_r2_576_639_3_5_n_1),
        .DOC(line_reg_r2_576_639_3_5_n_2),
        .DOD(NLW_line_reg_r2_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_576_639_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r2_576_639_6_8_n_0),
        .DOB(line_reg_r2_576_639_6_8_n_1),
        .DOC(line_reg_r2_576_639_6_8_n_2),
        .DOD(NLW_line_reg_r2_576_639_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_576_639_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r2_576_639_9_11_n_0),
        .DOB(line_reg_r2_576_639_9_11_n_1),
        .DOC(line_reg_r2_576_639_9_11_n_2),
        .DOD(NLW_line_reg_r2_576_639_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_64_127_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_64_127_0_2_n_0),
        .DOB(line_reg_r2_64_127_0_2_n_1),
        .DOC(line_reg_r2_64_127_0_2_n_2),
        .DOD(NLW_line_reg_r2_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_64_127_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r2_64_127_12_14_n_0),
        .DOB(line_reg_r2_64_127_12_14_n_1),
        .DOC(line_reg_r2_64_127_12_14_n_2),
        .DOD(NLW_line_reg_r2_64_127_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1_n_0));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_64_127_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_64_127_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__1_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__1_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__1_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__1_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__1_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__1_n_0),
        .SPO(NLW_line_reg_r2_64_127_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_64_127_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r2_64_127_3_5_n_0),
        .DOB(line_reg_r2_64_127_3_5_n_1),
        .DOC(line_reg_r2_64_127_3_5_n_2),
        .DOD(NLW_line_reg_r2_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_64_127_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r2_64_127_6_8_n_0),
        .DOB(line_reg_r2_64_127_6_8_n_1),
        .DOC(line_reg_r2_64_127_6_8_n_2),
        .DOD(NLW_line_reg_r2_64_127_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_64_127_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r2_64_127_9_11_n_0),
        .DOB(line_reg_r2_64_127_9_11_n_1),
        .DOC(line_reg_r2_64_127_9_11_n_2),
        .DOD(NLW_line_reg_r2_64_127_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_0_63_0_2
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_0_63_0_2_n_0),
        .DOB(line_reg_r3_0_63_0_2_n_1),
        .DOC(line_reg_r3_0_63_0_2_n_2),
        .DOD(NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    line_reg_r3_0_63_0_2_i_1__1
       (.I0(\rdPntr_reg_n_0_[4] ),
        .I1(\rdPntr_reg_n_0_[2] ),
        .I2(\rdPntr_reg_n_0_[1] ),
        .I3(\rdPntr_reg_n_0_[3] ),
        .I4(\rdPntr_reg_n_0_[5] ),
        .O(p_2_in[5]));
  LUT4 #(
    .INIT(16'h7F80)) 
    line_reg_r3_0_63_0_2_i_2__1
       (.I0(\rdPntr_reg_n_0_[3] ),
        .I1(\rdPntr_reg_n_0_[1] ),
        .I2(\rdPntr_reg_n_0_[2] ),
        .I3(\rdPntr_reg_n_0_[4] ),
        .O(p_2_in[4]));
  LUT3 #(
    .INIT(8'h78)) 
    line_reg_r3_0_63_0_2_i_3__1
       (.I0(\rdPntr_reg_n_0_[2] ),
        .I1(\rdPntr_reg_n_0_[1] ),
        .I2(\rdPntr_reg_n_0_[3] ),
        .O(p_2_in[3]));
  LUT2 #(
    .INIT(4'h6)) 
    line_reg_r3_0_63_0_2_i_4__1
       (.I0(\rdPntr_reg_n_0_[1] ),
        .I1(\rdPntr_reg_n_0_[2] ),
        .O(p_2_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    line_reg_r3_0_63_0_2_i_5__1
       (.I0(\rdPntr_reg_n_0_[1] ),
        .O(p_2_in[1]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_0_63_12_14
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r3_0_63_12_14_n_0),
        .DOB(line_reg_r3_0_63_12_14_n_1),
        .DOC(line_reg_r3_0_63_12_14_n_2),
        .DOD(NLW_line_reg_r3_0_63_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1_n_0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_0_63_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_0_63_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(p_2_in[1]),
        .DPRA2(p_2_in[2]),
        .DPRA3(p_2_in[3]),
        .DPRA4(p_2_in[4]),
        .DPRA5(p_2_in[5]),
        .SPO(NLW_line_reg_r3_0_63_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_0_63_3_5
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r3_0_63_3_5_n_0),
        .DOB(line_reg_r3_0_63_3_5_n_1),
        .DOC(line_reg_r3_0_63_3_5_n_2),
        .DOD(NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_0_63_6_8
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r3_0_63_6_8_n_0),
        .DOB(line_reg_r3_0_63_6_8_n_1),
        .DOC(line_reg_r3_0_63_6_8_n_2),
        .DOD(NLW_line_reg_r3_0_63_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_0_63_9_11
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r3_0_63_9_11_n_0),
        .DOB(line_reg_r3_0_63_9_11_n_1),
        .DOC(line_reg_r3_0_63_9_11_n_2),
        .DOD(NLW_line_reg_r3_0_63_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_128_191_0_2
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_128_191_0_2_n_0),
        .DOB(line_reg_r3_128_191_0_2_n_1),
        .DOC(line_reg_r3_128_191_0_2_n_2),
        .DOD(NLW_line_reg_r3_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_128_191_12_14
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r3_128_191_12_14_n_0),
        .DOB(line_reg_r3_128_191_12_14_n_1),
        .DOC(line_reg_r3_128_191_12_14_n_2),
        .DOD(NLW_line_reg_r3_128_191_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1_n_0));
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_128_191_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_128_191_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(p_2_in[1]),
        .DPRA2(p_2_in[2]),
        .DPRA3(p_2_in[3]),
        .DPRA4(p_2_in[4]),
        .DPRA5(p_2_in[5]),
        .SPO(NLW_line_reg_r3_128_191_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_128_191_3_5
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r3_128_191_3_5_n_0),
        .DOB(line_reg_r3_128_191_3_5_n_1),
        .DOC(line_reg_r3_128_191_3_5_n_2),
        .DOD(NLW_line_reg_r3_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_128_191_6_8
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r3_128_191_6_8_n_0),
        .DOB(line_reg_r3_128_191_6_8_n_1),
        .DOC(line_reg_r3_128_191_6_8_n_2),
        .DOD(NLW_line_reg_r3_128_191_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_128_191_9_11
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r3_128_191_9_11_n_0),
        .DOB(line_reg_r3_128_191_9_11_n_1),
        .DOC(line_reg_r3_128_191_9_11_n_2),
        .DOD(NLW_line_reg_r3_128_191_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_192_255_0_2
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_192_255_0_2_n_0),
        .DOB(line_reg_r3_192_255_0_2_n_1),
        .DOC(line_reg_r3_192_255_0_2_n_2),
        .DOD(NLW_line_reg_r3_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_192_255_12_14
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r3_192_255_12_14_n_0),
        .DOB(line_reg_r3_192_255_12_14_n_1),
        .DOC(line_reg_r3_192_255_12_14_n_2),
        .DOD(NLW_line_reg_r3_192_255_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1_n_0));
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_192_255_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_192_255_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(p_2_in[1]),
        .DPRA2(p_2_in[2]),
        .DPRA3(p_2_in[3]),
        .DPRA4(p_2_in[4]),
        .DPRA5(p_2_in[5]),
        .SPO(NLW_line_reg_r3_192_255_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_192_255_3_5
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r3_192_255_3_5_n_0),
        .DOB(line_reg_r3_192_255_3_5_n_1),
        .DOC(line_reg_r3_192_255_3_5_n_2),
        .DOD(NLW_line_reg_r3_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_192_255_6_8
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r3_192_255_6_8_n_0),
        .DOB(line_reg_r3_192_255_6_8_n_1),
        .DOC(line_reg_r3_192_255_6_8_n_2),
        .DOD(NLW_line_reg_r3_192_255_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_192_255_9_11
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r3_192_255_9_11_n_0),
        .DOB(line_reg_r3_192_255_9_11_n_1),
        .DOC(line_reg_r3_192_255_9_11_n_2),
        .DOD(NLW_line_reg_r3_192_255_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_256_319_0_2
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_256_319_0_2_n_0),
        .DOB(line_reg_r3_256_319_0_2_n_1),
        .DOC(line_reg_r3_256_319_0_2_n_2),
        .DOD(NLW_line_reg_r3_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_256_319_12_14
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r3_256_319_12_14_n_0),
        .DOB(line_reg_r3_256_319_12_14_n_1),
        .DOC(line_reg_r3_256_319_12_14_n_2),
        .DOD(NLW_line_reg_r3_256_319_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1_n_0));
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_256_319_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_256_319_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(p_2_in[1]),
        .DPRA2(p_2_in[2]),
        .DPRA3(p_2_in[3]),
        .DPRA4(p_2_in[4]),
        .DPRA5(p_2_in[5]),
        .SPO(NLW_line_reg_r3_256_319_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_256_319_3_5
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r3_256_319_3_5_n_0),
        .DOB(line_reg_r3_256_319_3_5_n_1),
        .DOC(line_reg_r3_256_319_3_5_n_2),
        .DOD(NLW_line_reg_r3_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_256_319_6_8
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r3_256_319_6_8_n_0),
        .DOB(line_reg_r3_256_319_6_8_n_1),
        .DOC(line_reg_r3_256_319_6_8_n_2),
        .DOD(NLW_line_reg_r3_256_319_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_256_319_9_11
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r3_256_319_9_11_n_0),
        .DOB(line_reg_r3_256_319_9_11_n_1),
        .DOC(line_reg_r3_256_319_9_11_n_2),
        .DOD(NLW_line_reg_r3_256_319_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_320_383_0_2
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_320_383_0_2_n_0),
        .DOB(line_reg_r3_320_383_0_2_n_1),
        .DOC(line_reg_r3_320_383_0_2_n_2),
        .DOD(NLW_line_reg_r3_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_320_383_12_14
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r3_320_383_12_14_n_0),
        .DOB(line_reg_r3_320_383_12_14_n_1),
        .DOC(line_reg_r3_320_383_12_14_n_2),
        .DOD(NLW_line_reg_r3_320_383_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1_n_0));
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_320_383_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_320_383_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(p_2_in[1]),
        .DPRA2(p_2_in[2]),
        .DPRA3(p_2_in[3]),
        .DPRA4(p_2_in[4]),
        .DPRA5(p_2_in[5]),
        .SPO(NLW_line_reg_r3_320_383_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_320_383_3_5
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r3_320_383_3_5_n_0),
        .DOB(line_reg_r3_320_383_3_5_n_1),
        .DOC(line_reg_r3_320_383_3_5_n_2),
        .DOD(NLW_line_reg_r3_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_320_383_6_8
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r3_320_383_6_8_n_0),
        .DOB(line_reg_r3_320_383_6_8_n_1),
        .DOC(line_reg_r3_320_383_6_8_n_2),
        .DOD(NLW_line_reg_r3_320_383_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_320_383_9_11
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r3_320_383_9_11_n_0),
        .DOB(line_reg_r3_320_383_9_11_n_1),
        .DOC(line_reg_r3_320_383_9_11_n_2),
        .DOD(NLW_line_reg_r3_320_383_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_384_447_0_2
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_384_447_0_2_n_0),
        .DOB(line_reg_r3_384_447_0_2_n_1),
        .DOC(line_reg_r3_384_447_0_2_n_2),
        .DOD(NLW_line_reg_r3_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_384_447_12_14
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r3_384_447_12_14_n_0),
        .DOB(line_reg_r3_384_447_12_14_n_1),
        .DOC(line_reg_r3_384_447_12_14_n_2),
        .DOD(NLW_line_reg_r3_384_447_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1_n_0));
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_384_447_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_384_447_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(p_2_in[1]),
        .DPRA2(p_2_in[2]),
        .DPRA3(p_2_in[3]),
        .DPRA4(p_2_in[4]),
        .DPRA5(p_2_in[5]),
        .SPO(NLW_line_reg_r3_384_447_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_384_447_3_5
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r3_384_447_3_5_n_0),
        .DOB(line_reg_r3_384_447_3_5_n_1),
        .DOC(line_reg_r3_384_447_3_5_n_2),
        .DOD(NLW_line_reg_r3_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_384_447_6_8
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r3_384_447_6_8_n_0),
        .DOB(line_reg_r3_384_447_6_8_n_1),
        .DOC(line_reg_r3_384_447_6_8_n_2),
        .DOD(NLW_line_reg_r3_384_447_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_384_447_9_11
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r3_384_447_9_11_n_0),
        .DOB(line_reg_r3_384_447_9_11_n_1),
        .DOC(line_reg_r3_384_447_9_11_n_2),
        .DOD(NLW_line_reg_r3_384_447_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_448_511_0_2
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_448_511_0_2_n_0),
        .DOB(line_reg_r3_448_511_0_2_n_1),
        .DOC(line_reg_r3_448_511_0_2_n_2),
        .DOD(NLW_line_reg_r3_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_448_511_12_14
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r3_448_511_12_14_n_0),
        .DOB(line_reg_r3_448_511_12_14_n_1),
        .DOC(line_reg_r3_448_511_12_14_n_2),
        .DOD(NLW_line_reg_r3_448_511_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1_n_0));
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_448_511_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_448_511_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(p_2_in[1]),
        .DPRA2(p_2_in[2]),
        .DPRA3(p_2_in[3]),
        .DPRA4(p_2_in[4]),
        .DPRA5(p_2_in[5]),
        .SPO(NLW_line_reg_r3_448_511_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_448_511_3_5
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r3_448_511_3_5_n_0),
        .DOB(line_reg_r3_448_511_3_5_n_1),
        .DOC(line_reg_r3_448_511_3_5_n_2),
        .DOD(NLW_line_reg_r3_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_448_511_6_8
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r3_448_511_6_8_n_0),
        .DOB(line_reg_r3_448_511_6_8_n_1),
        .DOC(line_reg_r3_448_511_6_8_n_2),
        .DOD(NLW_line_reg_r3_448_511_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_448_511_9_11
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r3_448_511_9_11_n_0),
        .DOB(line_reg_r3_448_511_9_11_n_1),
        .DOC(line_reg_r3_448_511_9_11_n_2),
        .DOD(NLW_line_reg_r3_448_511_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_512_575_0_2
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_512_575_0_2_n_0),
        .DOB(line_reg_r3_512_575_0_2_n_1),
        .DOC(line_reg_r3_512_575_0_2_n_2),
        .DOD(NLW_line_reg_r3_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_512_575_12_14
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r3_512_575_12_14_n_0),
        .DOB(line_reg_r3_512_575_12_14_n_1),
        .DOC(line_reg_r3_512_575_12_14_n_2),
        .DOD(NLW_line_reg_r3_512_575_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1_n_0));
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_512_575_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_512_575_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(p_2_in[1]),
        .DPRA2(p_2_in[2]),
        .DPRA3(p_2_in[3]),
        .DPRA4(p_2_in[4]),
        .DPRA5(p_2_in[5]),
        .SPO(NLW_line_reg_r3_512_575_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_512_575_3_5
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r3_512_575_3_5_n_0),
        .DOB(line_reg_r3_512_575_3_5_n_1),
        .DOC(line_reg_r3_512_575_3_5_n_2),
        .DOD(NLW_line_reg_r3_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_512_575_6_8
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r3_512_575_6_8_n_0),
        .DOB(line_reg_r3_512_575_6_8_n_1),
        .DOC(line_reg_r3_512_575_6_8_n_2),
        .DOD(NLW_line_reg_r3_512_575_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_512_575_9_11
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r3_512_575_9_11_n_0),
        .DOB(line_reg_r3_512_575_9_11_n_1),
        .DOC(line_reg_r3_512_575_9_11_n_2),
        .DOD(NLW_line_reg_r3_512_575_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_576_639_0_2
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_576_639_0_2_n_0),
        .DOB(line_reg_r3_576_639_0_2_n_1),
        .DOC(line_reg_r3_576_639_0_2_n_2),
        .DOD(NLW_line_reg_r3_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_576_639_12_14
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r3_576_639_12_14_n_0),
        .DOB(line_reg_r3_576_639_12_14_n_1),
        .DOC(line_reg_r3_576_639_12_14_n_2),
        .DOD(NLW_line_reg_r3_576_639_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1_n_0));
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_576_639_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_576_639_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(p_2_in[1]),
        .DPRA2(p_2_in[2]),
        .DPRA3(p_2_in[3]),
        .DPRA4(p_2_in[4]),
        .DPRA5(p_2_in[5]),
        .SPO(NLW_line_reg_r3_576_639_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_576_639_3_5
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r3_576_639_3_5_n_0),
        .DOB(line_reg_r3_576_639_3_5_n_1),
        .DOC(line_reg_r3_576_639_3_5_n_2),
        .DOD(NLW_line_reg_r3_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_576_639_6_8
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r3_576_639_6_8_n_0),
        .DOB(line_reg_r3_576_639_6_8_n_1),
        .DOC(line_reg_r3_576_639_6_8_n_2),
        .DOD(NLW_line_reg_r3_576_639_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_576_639_9_11
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r3_576_639_9_11_n_0),
        .DOB(line_reg_r3_576_639_9_11_n_1),
        .DOC(line_reg_r3_576_639_9_11_n_2),
        .DOD(NLW_line_reg_r3_576_639_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_64_127_0_2
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_64_127_0_2_n_0),
        .DOB(line_reg_r3_64_127_0_2_n_1),
        .DOC(line_reg_r3_64_127_0_2_n_2),
        .DOD(NLW_line_reg_r3_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_64_127_12_14
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r3_64_127_12_14_n_0),
        .DOB(line_reg_r3_64_127_12_14_n_1),
        .DOC(line_reg_r3_64_127_12_14_n_2),
        .DOD(NLW_line_reg_r3_64_127_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1_n_0));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_64_127_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_64_127_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(p_2_in[1]),
        .DPRA2(p_2_in[2]),
        .DPRA3(p_2_in[3]),
        .DPRA4(p_2_in[4]),
        .DPRA5(p_2_in[5]),
        .SPO(NLW_line_reg_r3_64_127_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_64_127_3_5
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r3_64_127_3_5_n_0),
        .DOB(line_reg_r3_64_127_3_5_n_1),
        .DOC(line_reg_r3_64_127_3_5_n_2),
        .DOD(NLW_line_reg_r3_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_64_127_6_8
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r3_64_127_6_8_n_0),
        .DOB(line_reg_r3_64_127_6_8_n_1),
        .DOC(line_reg_r3_64_127_6_8_n_2),
        .DOD(NLW_line_reg_r3_64_127_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_64_127_9_11
       (.ADDRA({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRB({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRC({p_2_in[5:1],\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r3_64_127_9_11_n_0),
        .DOB(line_reg_r3_64_127_9_11_n_1),
        .DOC(line_reg_r3_64_127_9_11_n_2),
        .DOD(NLW_line_reg_r3_64_127_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][1][1]_i_12 
       (.I0(\mult[0][1][1]_i_26_n_0 ),
        .I1(\mult[0][1][1]_i_27_n_0 ),
        .I2(\rdPntr[8]_i_1__1_n_0 ),
        .I3(\mult[0][1][1]_i_28_n_0 ),
        .I4(\mult[2][1][5]_i_36_n_0 ),
        .I5(\mult[0][1][1]_i_29_n_0 ),
        .O(\mult[0][1][1]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][1][1]_i_13 
       (.I0(\mult[2][1][5]_i_36_n_0 ),
        .I1(line_reg_r2_576_639_9_11_n_2),
        .I2(\rdPntr[6]_i_1__1_n_0 ),
        .I3(line_reg_r2_512_575_9_11_n_2),
        .I4(\rdPntr[8]_i_1__1_n_0 ),
        .O(\mult[0][1][1]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][1]_i_26 
       (.I0(line_reg_r2_448_511_9_11_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_9_11_n_2),
        .O(\mult[0][1][1]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][1]_i_27 
       (.I0(line_reg_r2_320_383_9_11_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_9_11_n_2),
        .O(\mult[0][1][1]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][1]_i_28 
       (.I0(line_reg_r2_192_255_9_11_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_9_11_n_2),
        .O(\mult[0][1][1]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][1]_i_29 
       (.I0(line_reg_r2_64_127_9_11_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_9_11_n_2),
        .O(\mult[0][1][1]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][1][2]_i_12 
       (.I0(\mult[0][1][2]_i_26_n_0 ),
        .I1(\mult[0][1][2]_i_27_n_0 ),
        .I2(\rdPntr[8]_i_1__1_n_0 ),
        .I3(\mult[0][1][2]_i_28_n_0 ),
        .I4(\mult[2][1][5]_i_36_n_0 ),
        .I5(\mult[0][1][2]_i_29_n_0 ),
        .O(\mult[0][1][2]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][1][2]_i_13 
       (.I0(\mult[2][1][5]_i_36_n_0 ),
        .I1(line_reg_r2_576_639_12_14_n_0),
        .I2(\rdPntr[6]_i_1__1_n_0 ),
        .I3(line_reg_r2_512_575_12_14_n_0),
        .I4(\rdPntr[8]_i_1__1_n_0 ),
        .O(\mult[0][1][2]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][2]_i_26 
       (.I0(line_reg_r2_448_511_12_14_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_12_14_n_0),
        .O(\mult[0][1][2]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][2]_i_27 
       (.I0(line_reg_r2_320_383_12_14_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_12_14_n_0),
        .O(\mult[0][1][2]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][2]_i_28 
       (.I0(line_reg_r2_192_255_12_14_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_12_14_n_0),
        .O(\mult[0][1][2]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][2]_i_29 
       (.I0(line_reg_r2_64_127_12_14_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_12_14_n_0),
        .O(\mult[0][1][2]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][1][3]_i_12 
       (.I0(\mult[0][1][3]_i_26_n_0 ),
        .I1(\mult[0][1][3]_i_27_n_0 ),
        .I2(\rdPntr[8]_i_1__1_n_0 ),
        .I3(\mult[0][1][3]_i_28_n_0 ),
        .I4(\mult[2][1][5]_i_36_n_0 ),
        .I5(\mult[0][1][3]_i_29_n_0 ),
        .O(\mult[0][1][3]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][1][3]_i_13 
       (.I0(\mult[2][1][5]_i_36_n_0 ),
        .I1(line_reg_r2_576_639_12_14_n_1),
        .I2(\rdPntr[6]_i_1__1_n_0 ),
        .I3(line_reg_r2_512_575_12_14_n_1),
        .I4(\rdPntr[8]_i_1__1_n_0 ),
        .O(\mult[0][1][3]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][3]_i_26 
       (.I0(line_reg_r2_448_511_12_14_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_12_14_n_1),
        .O(\mult[0][1][3]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][3]_i_27 
       (.I0(line_reg_r2_320_383_12_14_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_12_14_n_1),
        .O(\mult[0][1][3]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][3]_i_28 
       (.I0(line_reg_r2_192_255_12_14_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_12_14_n_1),
        .O(\mult[0][1][3]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][3]_i_29 
       (.I0(line_reg_r2_64_127_12_14_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_12_14_n_1),
        .O(\mult[0][1][3]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][1][4]_i_12 
       (.I0(\mult[0][1][4]_i_26_n_0 ),
        .I1(\mult[0][1][4]_i_27_n_0 ),
        .I2(\rdPntr[8]_i_1__1_n_0 ),
        .I3(\mult[0][1][4]_i_28_n_0 ),
        .I4(\mult[2][1][5]_i_36_n_0 ),
        .I5(\mult[0][1][4]_i_29_n_0 ),
        .O(\mult[0][1][4]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][1][4]_i_13 
       (.I0(\mult[2][1][5]_i_36_n_0 ),
        .I1(line_reg_r2_576_639_12_14_n_2),
        .I2(\rdPntr[6]_i_1__1_n_0 ),
        .I3(line_reg_r2_512_575_12_14_n_2),
        .I4(\rdPntr[8]_i_1__1_n_0 ),
        .O(\mult[0][1][4]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][4]_i_26 
       (.I0(line_reg_r2_448_511_12_14_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_12_14_n_2),
        .O(\mult[0][1][4]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][4]_i_27 
       (.I0(line_reg_r2_320_383_12_14_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_12_14_n_2),
        .O(\mult[0][1][4]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][4]_i_28 
       (.I0(line_reg_r2_192_255_12_14_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_12_14_n_2),
        .O(\mult[0][1][4]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][4]_i_29 
       (.I0(line_reg_r2_64_127_12_14_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_12_14_n_2),
        .O(\mult[0][1][4]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][1][5]_i_12 
       (.I0(\mult[0][1][5]_i_26_n_0 ),
        .I1(\mult[0][1][5]_i_27_n_0 ),
        .I2(\rdPntr[8]_i_1__1_n_0 ),
        .I3(\mult[0][1][5]_i_28_n_0 ),
        .I4(\mult[2][1][5]_i_36_n_0 ),
        .I5(\mult[0][1][5]_i_29_n_0 ),
        .O(\mult[0][1][5]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][1][5]_i_13 
       (.I0(\mult[2][1][5]_i_36_n_0 ),
        .I1(line_reg_r2_576_639_15_15_n_0),
        .I2(\rdPntr[6]_i_1__1_n_0 ),
        .I3(line_reg_r2_512_575_15_15_n_0),
        .I4(\rdPntr[8]_i_1__1_n_0 ),
        .O(\mult[0][1][5]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][5]_i_26 
       (.I0(line_reg_r2_448_511_15_15_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_15_15_n_0),
        .O(\mult[0][1][5]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][5]_i_27 
       (.I0(line_reg_r2_320_383_15_15_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_15_15_n_0),
        .O(\mult[0][1][5]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][5]_i_28 
       (.I0(line_reg_r2_192_255_15_15_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_15_15_n_0),
        .O(\mult[0][1][5]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][5]_i_29 
       (.I0(line_reg_r2_64_127_15_15_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_15_15_n_0),
        .O(\mult[0][1][5]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][2][0]_i_12 
       (.I0(\mult[0][2][0]_i_26_n_0 ),
        .I1(\mult[0][2][0]_i_27_n_0 ),
        .I2(p_2_in[8]),
        .I3(\mult[0][2][0]_i_28_n_0 ),
        .I4(p_2_in[7]),
        .I5(\mult[0][2][0]_i_29_n_0 ),
        .O(\mult[0][2][0]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][2][0]_i_13 
       (.I0(p_2_in[7]),
        .I1(line_reg_r3_576_639_9_11_n_2),
        .I2(p_2_in[6]),
        .I3(line_reg_r3_512_575_9_11_n_2),
        .I4(p_2_in[8]),
        .O(\mult[0][2][0]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][0]_i_26 
       (.I0(line_reg_r3_448_511_9_11_n_2),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_384_447_9_11_n_2),
        .O(\mult[0][2][0]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][0]_i_27 
       (.I0(line_reg_r3_320_383_9_11_n_2),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_256_319_9_11_n_2),
        .O(\mult[0][2][0]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][0]_i_28 
       (.I0(line_reg_r3_192_255_9_11_n_2),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_128_191_9_11_n_2),
        .O(\mult[0][2][0]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][0]_i_29 
       (.I0(line_reg_r3_64_127_9_11_n_2),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_0_63_9_11_n_2),
        .O(\mult[0][2][0]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][2][1]_i_12 
       (.I0(\mult[0][2][1]_i_26_n_0 ),
        .I1(\mult[0][2][1]_i_27_n_0 ),
        .I2(p_2_in[8]),
        .I3(\mult[0][2][1]_i_28_n_0 ),
        .I4(p_2_in[7]),
        .I5(\mult[0][2][1]_i_29_n_0 ),
        .O(\mult[0][2][1]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][2][1]_i_13 
       (.I0(p_2_in[7]),
        .I1(line_reg_r3_576_639_12_14_n_0),
        .I2(p_2_in[6]),
        .I3(line_reg_r3_512_575_12_14_n_0),
        .I4(p_2_in[8]),
        .O(\mult[0][2][1]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][1]_i_26 
       (.I0(line_reg_r3_448_511_12_14_n_0),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_384_447_12_14_n_0),
        .O(\mult[0][2][1]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][1]_i_27 
       (.I0(line_reg_r3_320_383_12_14_n_0),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_256_319_12_14_n_0),
        .O(\mult[0][2][1]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][1]_i_28 
       (.I0(line_reg_r3_192_255_12_14_n_0),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_128_191_12_14_n_0),
        .O(\mult[0][2][1]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][1]_i_29 
       (.I0(line_reg_r3_64_127_12_14_n_0),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_0_63_12_14_n_0),
        .O(\mult[0][2][1]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][2][2]_i_12 
       (.I0(\mult[0][2][2]_i_26_n_0 ),
        .I1(\mult[0][2][2]_i_27_n_0 ),
        .I2(p_2_in[8]),
        .I3(\mult[0][2][2]_i_28_n_0 ),
        .I4(p_2_in[7]),
        .I5(\mult[0][2][2]_i_29_n_0 ),
        .O(\mult[0][2][2]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][2][2]_i_13 
       (.I0(p_2_in[7]),
        .I1(line_reg_r3_576_639_12_14_n_1),
        .I2(p_2_in[6]),
        .I3(line_reg_r3_512_575_12_14_n_1),
        .I4(p_2_in[8]),
        .O(\mult[0][2][2]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][2]_i_26 
       (.I0(line_reg_r3_448_511_12_14_n_1),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_384_447_12_14_n_1),
        .O(\mult[0][2][2]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][2]_i_27 
       (.I0(line_reg_r3_320_383_12_14_n_1),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_256_319_12_14_n_1),
        .O(\mult[0][2][2]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][2]_i_28 
       (.I0(line_reg_r3_192_255_12_14_n_1),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_128_191_12_14_n_1),
        .O(\mult[0][2][2]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][2]_i_29 
       (.I0(line_reg_r3_64_127_12_14_n_1),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_0_63_12_14_n_1),
        .O(\mult[0][2][2]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][2][3]_i_12 
       (.I0(\mult[0][2][3]_i_26_n_0 ),
        .I1(\mult[0][2][3]_i_27_n_0 ),
        .I2(p_2_in[8]),
        .I3(\mult[0][2][3]_i_28_n_0 ),
        .I4(p_2_in[7]),
        .I5(\mult[0][2][3]_i_29_n_0 ),
        .O(\mult[0][2][3]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][2][3]_i_13 
       (.I0(p_2_in[7]),
        .I1(line_reg_r3_576_639_12_14_n_2),
        .I2(p_2_in[6]),
        .I3(line_reg_r3_512_575_12_14_n_2),
        .I4(p_2_in[8]),
        .O(\mult[0][2][3]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][3]_i_26 
       (.I0(line_reg_r3_448_511_12_14_n_2),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_384_447_12_14_n_2),
        .O(\mult[0][2][3]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][3]_i_27 
       (.I0(line_reg_r3_320_383_12_14_n_2),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_256_319_12_14_n_2),
        .O(\mult[0][2][3]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][3]_i_28 
       (.I0(line_reg_r3_192_255_12_14_n_2),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_128_191_12_14_n_2),
        .O(\mult[0][2][3]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][3]_i_29 
       (.I0(line_reg_r3_64_127_12_14_n_2),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_0_63_12_14_n_2),
        .O(\mult[0][2][3]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][2][4]_i_12 
       (.I0(\mult[0][2][4]_i_26_n_0 ),
        .I1(\mult[0][2][4]_i_27_n_0 ),
        .I2(p_2_in[8]),
        .I3(\mult[0][2][4]_i_28_n_0 ),
        .I4(p_2_in[7]),
        .I5(\mult[0][2][4]_i_29_n_0 ),
        .O(\mult[0][2][4]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][2][4]_i_13 
       (.I0(p_2_in[7]),
        .I1(line_reg_r3_576_639_15_15_n_0),
        .I2(p_2_in[6]),
        .I3(line_reg_r3_512_575_15_15_n_0),
        .I4(p_2_in[8]),
        .O(\mult[0][2][4]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][4]_i_26 
       (.I0(line_reg_r3_448_511_15_15_n_0),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_384_447_15_15_n_0),
        .O(\mult[0][2][4]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][4]_i_27 
       (.I0(line_reg_r3_320_383_15_15_n_0),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_256_319_15_15_n_0),
        .O(\mult[0][2][4]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][4]_i_28 
       (.I0(line_reg_r3_192_255_15_15_n_0),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_128_191_15_15_n_0),
        .O(\mult[0][2][4]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][4]_i_29 
       (.I0(line_reg_r3_64_127_15_15_n_0),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_0_63_15_15_n_0),
        .O(\mult[0][2][4]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][3][1]_i_12 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_9_11_n_2),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_9_11_n_2),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[0][3][1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][1]_i_13 
       (.I0(line_reg_r1_448_511_9_11_n_2),
        .I1(line_reg_r1_384_447_9_11_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_9_11_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_9_11_n_2),
        .O(\mult[0][3][1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][1]_i_14 
       (.I0(line_reg_r1_192_255_9_11_n_2),
        .I1(line_reg_r1_128_191_9_11_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_9_11_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_9_11_n_2),
        .O(\mult[0][3][1]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[0][3][1]_i_4 
       (.I0(\mult[0][3][1]_i_12_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[0][3][1]_i_13_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[0][3][1]_i_14_n_0 ),
        .O(\rdPntr_reg[9]_11 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][3][2]_i_12 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_12_14_n_0),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_12_14_n_0),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[0][3][2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][2]_i_13 
       (.I0(line_reg_r1_448_511_12_14_n_0),
        .I1(line_reg_r1_384_447_12_14_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_12_14_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_12_14_n_0),
        .O(\mult[0][3][2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][2]_i_14 
       (.I0(line_reg_r1_192_255_12_14_n_0),
        .I1(line_reg_r1_128_191_12_14_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_12_14_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_12_14_n_0),
        .O(\mult[0][3][2]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[0][3][2]_i_4 
       (.I0(\mult[0][3][2]_i_12_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[0][3][2]_i_13_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[0][3][2]_i_14_n_0 ),
        .O(\rdPntr_reg[9]_12 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][3][3]_i_12 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_12_14_n_1),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_12_14_n_1),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[0][3][3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][3]_i_13 
       (.I0(line_reg_r1_448_511_12_14_n_1),
        .I1(line_reg_r1_384_447_12_14_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_12_14_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_12_14_n_1),
        .O(\mult[0][3][3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][3]_i_14 
       (.I0(line_reg_r1_192_255_12_14_n_1),
        .I1(line_reg_r1_128_191_12_14_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_12_14_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_12_14_n_1),
        .O(\mult[0][3][3]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[0][3][3]_i_4 
       (.I0(\mult[0][3][3]_i_12_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[0][3][3]_i_13_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[0][3][3]_i_14_n_0 ),
        .O(\rdPntr_reg[9]_13 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][3][4]_i_12 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_12_14_n_2),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_12_14_n_2),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[0][3][4]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][4]_i_13 
       (.I0(line_reg_r1_448_511_12_14_n_2),
        .I1(line_reg_r1_384_447_12_14_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_12_14_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_12_14_n_2),
        .O(\mult[0][3][4]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][4]_i_14 
       (.I0(line_reg_r1_192_255_12_14_n_2),
        .I1(line_reg_r1_128_191_12_14_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_12_14_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_12_14_n_2),
        .O(\mult[0][3][4]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[0][3][4]_i_4 
       (.I0(\mult[0][3][4]_i_12_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[0][3][4]_i_13_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[0][3][4]_i_14_n_0 ),
        .O(\rdPntr_reg[9]_14 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][3][5]_i_12 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_15_15_n_0),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_15_15_n_0),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[0][3][5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][5]_i_13 
       (.I0(line_reg_r1_448_511_15_15_n_0),
        .I1(line_reg_r1_384_447_15_15_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_15_15_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_15_15_n_0),
        .O(\mult[0][3][5]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][5]_i_14 
       (.I0(line_reg_r1_192_255_15_15_n_0),
        .I1(line_reg_r1_128_191_15_15_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_15_15_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_15_15_n_0),
        .O(\mult[0][3][5]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[0][3][5]_i_4 
       (.I0(\mult[0][3][5]_i_12_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[0][3][5]_i_13_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[0][3][5]_i_14_n_0 ),
        .O(\rdPntr_reg[9]_15 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][1][1]_i_12 
       (.I0(\mult[1][1][1]_i_26_n_0 ),
        .I1(\mult[1][1][1]_i_27_n_0 ),
        .I2(\rdPntr[8]_i_1__1_n_0 ),
        .I3(\mult[1][1][1]_i_28_n_0 ),
        .I4(\mult[2][1][5]_i_36_n_0 ),
        .I5(\mult[1][1][1]_i_29_n_0 ),
        .O(\mult[1][1][1]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][1][1]_i_13 
       (.I0(\mult[2][1][5]_i_36_n_0 ),
        .I1(line_reg_r2_576_639_3_5_n_2),
        .I2(\rdPntr[6]_i_1__1_n_0 ),
        .I3(line_reg_r2_512_575_3_5_n_2),
        .I4(\rdPntr[8]_i_1__1_n_0 ),
        .O(\mult[1][1][1]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][1]_i_26 
       (.I0(line_reg_r2_448_511_3_5_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_3_5_n_2),
        .O(\mult[1][1][1]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][1]_i_27 
       (.I0(line_reg_r2_320_383_3_5_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_3_5_n_2),
        .O(\mult[1][1][1]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][1]_i_28 
       (.I0(line_reg_r2_192_255_3_5_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_3_5_n_2),
        .O(\mult[1][1][1]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][1]_i_29 
       (.I0(line_reg_r2_64_127_3_5_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_3_5_n_2),
        .O(\mult[1][1][1]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][1][2]_i_12 
       (.I0(\mult[1][1][2]_i_26_n_0 ),
        .I1(\mult[1][1][2]_i_27_n_0 ),
        .I2(\rdPntr[8]_i_1__1_n_0 ),
        .I3(\mult[1][1][2]_i_28_n_0 ),
        .I4(\mult[2][1][5]_i_36_n_0 ),
        .I5(\mult[1][1][2]_i_29_n_0 ),
        .O(\mult[1][1][2]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][1][2]_i_13 
       (.I0(\mult[2][1][5]_i_36_n_0 ),
        .I1(line_reg_r2_576_639_6_8_n_0),
        .I2(\rdPntr[6]_i_1__1_n_0 ),
        .I3(line_reg_r2_512_575_6_8_n_0),
        .I4(\rdPntr[8]_i_1__1_n_0 ),
        .O(\mult[1][1][2]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][2]_i_26 
       (.I0(line_reg_r2_448_511_6_8_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_6_8_n_0),
        .O(\mult[1][1][2]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][2]_i_27 
       (.I0(line_reg_r2_320_383_6_8_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_6_8_n_0),
        .O(\mult[1][1][2]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][2]_i_28 
       (.I0(line_reg_r2_192_255_6_8_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_6_8_n_0),
        .O(\mult[1][1][2]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][2]_i_29 
       (.I0(line_reg_r2_64_127_6_8_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_6_8_n_0),
        .O(\mult[1][1][2]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][1][3]_i_12 
       (.I0(\mult[1][1][3]_i_26_n_0 ),
        .I1(\mult[1][1][3]_i_27_n_0 ),
        .I2(\rdPntr[8]_i_1__1_n_0 ),
        .I3(\mult[1][1][3]_i_28_n_0 ),
        .I4(\mult[2][1][5]_i_36_n_0 ),
        .I5(\mult[1][1][3]_i_29_n_0 ),
        .O(\mult[1][1][3]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][1][3]_i_13 
       (.I0(\mult[2][1][5]_i_36_n_0 ),
        .I1(line_reg_r2_576_639_6_8_n_1),
        .I2(\rdPntr[6]_i_1__1_n_0 ),
        .I3(line_reg_r2_512_575_6_8_n_1),
        .I4(\rdPntr[8]_i_1__1_n_0 ),
        .O(\mult[1][1][3]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][3]_i_26 
       (.I0(line_reg_r2_448_511_6_8_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_6_8_n_1),
        .O(\mult[1][1][3]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][3]_i_27 
       (.I0(line_reg_r2_320_383_6_8_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_6_8_n_1),
        .O(\mult[1][1][3]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][3]_i_28 
       (.I0(line_reg_r2_192_255_6_8_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_6_8_n_1),
        .O(\mult[1][1][3]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][3]_i_29 
       (.I0(line_reg_r2_64_127_6_8_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_6_8_n_1),
        .O(\mult[1][1][3]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][1][4]_i_12 
       (.I0(\mult[1][1][4]_i_26_n_0 ),
        .I1(\mult[1][1][4]_i_27_n_0 ),
        .I2(\rdPntr[8]_i_1__1_n_0 ),
        .I3(\mult[1][1][4]_i_28_n_0 ),
        .I4(\mult[2][1][5]_i_36_n_0 ),
        .I5(\mult[1][1][4]_i_29_n_0 ),
        .O(\mult[1][1][4]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][1][4]_i_13 
       (.I0(\mult[2][1][5]_i_36_n_0 ),
        .I1(line_reg_r2_576_639_6_8_n_2),
        .I2(\rdPntr[6]_i_1__1_n_0 ),
        .I3(line_reg_r2_512_575_6_8_n_2),
        .I4(\rdPntr[8]_i_1__1_n_0 ),
        .O(\mult[1][1][4]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][4]_i_26 
       (.I0(line_reg_r2_448_511_6_8_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_6_8_n_2),
        .O(\mult[1][1][4]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][4]_i_27 
       (.I0(line_reg_r2_320_383_6_8_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_6_8_n_2),
        .O(\mult[1][1][4]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][4]_i_28 
       (.I0(line_reg_r2_192_255_6_8_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_6_8_n_2),
        .O(\mult[1][1][4]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][4]_i_29 
       (.I0(line_reg_r2_64_127_6_8_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_6_8_n_2),
        .O(\mult[1][1][4]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][1][5]_i_12 
       (.I0(\mult[1][1][5]_i_26_n_0 ),
        .I1(\mult[1][1][5]_i_27_n_0 ),
        .I2(\rdPntr[8]_i_1__1_n_0 ),
        .I3(\mult[1][1][5]_i_28_n_0 ),
        .I4(\mult[2][1][5]_i_36_n_0 ),
        .I5(\mult[1][1][5]_i_29_n_0 ),
        .O(\mult[1][1][5]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][1][5]_i_13 
       (.I0(\mult[2][1][5]_i_36_n_0 ),
        .I1(line_reg_r2_576_639_9_11_n_0),
        .I2(\rdPntr[6]_i_1__1_n_0 ),
        .I3(line_reg_r2_512_575_9_11_n_0),
        .I4(\rdPntr[8]_i_1__1_n_0 ),
        .O(\mult[1][1][5]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][5]_i_26 
       (.I0(line_reg_r2_448_511_9_11_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_9_11_n_0),
        .O(\mult[1][1][5]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][5]_i_27 
       (.I0(line_reg_r2_320_383_9_11_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_9_11_n_0),
        .O(\mult[1][1][5]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][5]_i_28 
       (.I0(line_reg_r2_192_255_9_11_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_9_11_n_0),
        .O(\mult[1][1][5]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][5]_i_29 
       (.I0(line_reg_r2_64_127_9_11_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_9_11_n_0),
        .O(\mult[1][1][5]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][1][6]_i_12 
       (.I0(\mult[1][1][6]_i_26_n_0 ),
        .I1(\mult[1][1][6]_i_27_n_0 ),
        .I2(\rdPntr[8]_i_1__1_n_0 ),
        .I3(\mult[1][1][6]_i_28_n_0 ),
        .I4(\mult[2][1][5]_i_36_n_0 ),
        .I5(\mult[1][1][6]_i_29_n_0 ),
        .O(\mult[1][1][6]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][1][6]_i_13 
       (.I0(\mult[2][1][5]_i_36_n_0 ),
        .I1(line_reg_r2_576_639_9_11_n_1),
        .I2(\rdPntr[6]_i_1__1_n_0 ),
        .I3(line_reg_r2_512_575_9_11_n_1),
        .I4(\rdPntr[8]_i_1__1_n_0 ),
        .O(\mult[1][1][6]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][6]_i_26 
       (.I0(line_reg_r2_448_511_9_11_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_9_11_n_1),
        .O(\mult[1][1][6]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][6]_i_27 
       (.I0(line_reg_r2_320_383_9_11_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_9_11_n_1),
        .O(\mult[1][1][6]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][6]_i_28 
       (.I0(line_reg_r2_192_255_9_11_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_9_11_n_1),
        .O(\mult[1][1][6]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][6]_i_29 
       (.I0(line_reg_r2_64_127_9_11_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_9_11_n_1),
        .O(\mult[1][1][6]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][2][0]_i_12 
       (.I0(\mult[1][2][0]_i_26_n_0 ),
        .I1(\mult[1][2][0]_i_27_n_0 ),
        .I2(p_2_in[8]),
        .I3(\mult[1][2][0]_i_28_n_0 ),
        .I4(p_2_in[7]),
        .I5(\mult[1][2][0]_i_29_n_0 ),
        .O(\mult[1][2][0]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][2][0]_i_13 
       (.I0(p_2_in[7]),
        .I1(line_reg_r3_576_639_3_5_n_2),
        .I2(p_2_in[6]),
        .I3(line_reg_r3_512_575_3_5_n_2),
        .I4(p_2_in[8]),
        .O(\mult[1][2][0]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][0]_i_26 
       (.I0(line_reg_r3_448_511_3_5_n_2),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_384_447_3_5_n_2),
        .O(\mult[1][2][0]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][0]_i_27 
       (.I0(line_reg_r3_320_383_3_5_n_2),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_256_319_3_5_n_2),
        .O(\mult[1][2][0]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][0]_i_28 
       (.I0(line_reg_r3_192_255_3_5_n_2),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_128_191_3_5_n_2),
        .O(\mult[1][2][0]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][0]_i_29 
       (.I0(line_reg_r3_64_127_3_5_n_2),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_0_63_3_5_n_2),
        .O(\mult[1][2][0]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][2][1]_i_12 
       (.I0(\mult[1][2][1]_i_26_n_0 ),
        .I1(\mult[1][2][1]_i_27_n_0 ),
        .I2(p_2_in[8]),
        .I3(\mult[1][2][1]_i_28_n_0 ),
        .I4(p_2_in[7]),
        .I5(\mult[1][2][1]_i_29_n_0 ),
        .O(\mult[1][2][1]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][2][1]_i_13 
       (.I0(p_2_in[7]),
        .I1(line_reg_r3_576_639_6_8_n_0),
        .I2(p_2_in[6]),
        .I3(line_reg_r3_512_575_6_8_n_0),
        .I4(p_2_in[8]),
        .O(\mult[1][2][1]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][1]_i_26 
       (.I0(line_reg_r3_448_511_6_8_n_0),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_384_447_6_8_n_0),
        .O(\mult[1][2][1]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][1]_i_27 
       (.I0(line_reg_r3_320_383_6_8_n_0),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_256_319_6_8_n_0),
        .O(\mult[1][2][1]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][1]_i_28 
       (.I0(line_reg_r3_192_255_6_8_n_0),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_128_191_6_8_n_0),
        .O(\mult[1][2][1]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][1]_i_29 
       (.I0(line_reg_r3_64_127_6_8_n_0),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_0_63_6_8_n_0),
        .O(\mult[1][2][1]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][2][2]_i_12 
       (.I0(\mult[1][2][2]_i_26_n_0 ),
        .I1(\mult[1][2][2]_i_27_n_0 ),
        .I2(p_2_in[8]),
        .I3(\mult[1][2][2]_i_28_n_0 ),
        .I4(p_2_in[7]),
        .I5(\mult[1][2][2]_i_29_n_0 ),
        .O(\mult[1][2][2]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][2][2]_i_13 
       (.I0(p_2_in[7]),
        .I1(line_reg_r3_576_639_6_8_n_1),
        .I2(p_2_in[6]),
        .I3(line_reg_r3_512_575_6_8_n_1),
        .I4(p_2_in[8]),
        .O(\mult[1][2][2]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][2]_i_26 
       (.I0(line_reg_r3_448_511_6_8_n_1),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_384_447_6_8_n_1),
        .O(\mult[1][2][2]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][2]_i_27 
       (.I0(line_reg_r3_320_383_6_8_n_1),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_256_319_6_8_n_1),
        .O(\mult[1][2][2]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][2]_i_28 
       (.I0(line_reg_r3_192_255_6_8_n_1),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_128_191_6_8_n_1),
        .O(\mult[1][2][2]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][2]_i_29 
       (.I0(line_reg_r3_64_127_6_8_n_1),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_0_63_6_8_n_1),
        .O(\mult[1][2][2]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][2][3]_i_12 
       (.I0(\mult[1][2][3]_i_26_n_0 ),
        .I1(\mult[1][2][3]_i_27_n_0 ),
        .I2(p_2_in[8]),
        .I3(\mult[1][2][3]_i_28_n_0 ),
        .I4(p_2_in[7]),
        .I5(\mult[1][2][3]_i_29_n_0 ),
        .O(\mult[1][2][3]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][2][3]_i_13 
       (.I0(p_2_in[7]),
        .I1(line_reg_r3_576_639_6_8_n_2),
        .I2(p_2_in[6]),
        .I3(line_reg_r3_512_575_6_8_n_2),
        .I4(p_2_in[8]),
        .O(\mult[1][2][3]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][3]_i_26 
       (.I0(line_reg_r3_448_511_6_8_n_2),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_384_447_6_8_n_2),
        .O(\mult[1][2][3]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][3]_i_27 
       (.I0(line_reg_r3_320_383_6_8_n_2),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_256_319_6_8_n_2),
        .O(\mult[1][2][3]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][3]_i_28 
       (.I0(line_reg_r3_192_255_6_8_n_2),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_128_191_6_8_n_2),
        .O(\mult[1][2][3]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][3]_i_29 
       (.I0(line_reg_r3_64_127_6_8_n_2),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_0_63_6_8_n_2),
        .O(\mult[1][2][3]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][2][4]_i_12 
       (.I0(\mult[1][2][4]_i_26_n_0 ),
        .I1(\mult[1][2][4]_i_27_n_0 ),
        .I2(p_2_in[8]),
        .I3(\mult[1][2][4]_i_28_n_0 ),
        .I4(p_2_in[7]),
        .I5(\mult[1][2][4]_i_29_n_0 ),
        .O(\mult[1][2][4]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][2][4]_i_13 
       (.I0(p_2_in[7]),
        .I1(line_reg_r3_576_639_9_11_n_0),
        .I2(p_2_in[6]),
        .I3(line_reg_r3_512_575_9_11_n_0),
        .I4(p_2_in[8]),
        .O(\mult[1][2][4]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][4]_i_26 
       (.I0(line_reg_r3_448_511_9_11_n_0),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_384_447_9_11_n_0),
        .O(\mult[1][2][4]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][4]_i_27 
       (.I0(line_reg_r3_320_383_9_11_n_0),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_256_319_9_11_n_0),
        .O(\mult[1][2][4]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][4]_i_28 
       (.I0(line_reg_r3_192_255_9_11_n_0),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_128_191_9_11_n_0),
        .O(\mult[1][2][4]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][4]_i_29 
       (.I0(line_reg_r3_64_127_9_11_n_0),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_0_63_9_11_n_0),
        .O(\mult[1][2][4]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][2][5]_i_12 
       (.I0(\mult[1][2][5]_i_26_n_0 ),
        .I1(\mult[1][2][5]_i_27_n_0 ),
        .I2(p_2_in[8]),
        .I3(\mult[1][2][5]_i_28_n_0 ),
        .I4(p_2_in[7]),
        .I5(\mult[1][2][5]_i_29_n_0 ),
        .O(\mult[1][2][5]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][2][5]_i_13 
       (.I0(p_2_in[7]),
        .I1(line_reg_r3_576_639_9_11_n_1),
        .I2(p_2_in[6]),
        .I3(line_reg_r3_512_575_9_11_n_1),
        .I4(p_2_in[8]),
        .O(\mult[1][2][5]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][5]_i_26 
       (.I0(line_reg_r3_448_511_9_11_n_1),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_384_447_9_11_n_1),
        .O(\mult[1][2][5]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][5]_i_27 
       (.I0(line_reg_r3_320_383_9_11_n_1),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_256_319_9_11_n_1),
        .O(\mult[1][2][5]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][5]_i_28 
       (.I0(line_reg_r3_192_255_9_11_n_1),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_128_191_9_11_n_1),
        .O(\mult[1][2][5]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][5]_i_29 
       (.I0(line_reg_r3_64_127_9_11_n_1),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_0_63_9_11_n_1),
        .O(\mult[1][2][5]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][3][1]_i_12 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_3_5_n_2),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_3_5_n_2),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[1][3][1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][1]_i_13 
       (.I0(line_reg_r1_448_511_3_5_n_2),
        .I1(line_reg_r1_384_447_3_5_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_3_5_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_3_5_n_2),
        .O(\mult[1][3][1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][1]_i_14 
       (.I0(line_reg_r1_192_255_3_5_n_2),
        .I1(line_reg_r1_128_191_3_5_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_3_5_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_3_5_n_2),
        .O(\mult[1][3][1]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[1][3][1]_i_4 
       (.I0(\mult[1][3][1]_i_12_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[1][3][1]_i_13_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[1][3][1]_i_14_n_0 ),
        .O(\rdPntr_reg[9]_5 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][3][2]_i_12 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_6_8_n_0),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_6_8_n_0),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[1][3][2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][2]_i_13 
       (.I0(line_reg_r1_448_511_6_8_n_0),
        .I1(line_reg_r1_384_447_6_8_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_6_8_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_6_8_n_0),
        .O(\mult[1][3][2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][2]_i_14 
       (.I0(line_reg_r1_192_255_6_8_n_0),
        .I1(line_reg_r1_128_191_6_8_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_6_8_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_6_8_n_0),
        .O(\mult[1][3][2]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[1][3][2]_i_4 
       (.I0(\mult[1][3][2]_i_12_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[1][3][2]_i_13_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[1][3][2]_i_14_n_0 ),
        .O(\rdPntr_reg[9]_6 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][3][3]_i_12 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_6_8_n_1),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_6_8_n_1),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[1][3][3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][3]_i_13 
       (.I0(line_reg_r1_448_511_6_8_n_1),
        .I1(line_reg_r1_384_447_6_8_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_6_8_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_6_8_n_1),
        .O(\mult[1][3][3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][3]_i_14 
       (.I0(line_reg_r1_192_255_6_8_n_1),
        .I1(line_reg_r1_128_191_6_8_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_6_8_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_6_8_n_1),
        .O(\mult[1][3][3]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[1][3][3]_i_4 
       (.I0(\mult[1][3][3]_i_12_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[1][3][3]_i_13_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[1][3][3]_i_14_n_0 ),
        .O(\rdPntr_reg[9]_7 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][3][4]_i_12 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_6_8_n_2),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_6_8_n_2),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[1][3][4]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][4]_i_13 
       (.I0(line_reg_r1_448_511_6_8_n_2),
        .I1(line_reg_r1_384_447_6_8_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_6_8_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_6_8_n_2),
        .O(\mult[1][3][4]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][4]_i_14 
       (.I0(line_reg_r1_192_255_6_8_n_2),
        .I1(line_reg_r1_128_191_6_8_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_6_8_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_6_8_n_2),
        .O(\mult[1][3][4]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[1][3][4]_i_4 
       (.I0(\mult[1][3][4]_i_12_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[1][3][4]_i_13_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[1][3][4]_i_14_n_0 ),
        .O(\rdPntr_reg[9]_8 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][3][5]_i_12 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_9_11_n_0),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_9_11_n_0),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[1][3][5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][5]_i_13 
       (.I0(line_reg_r1_448_511_9_11_n_0),
        .I1(line_reg_r1_384_447_9_11_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_9_11_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_9_11_n_0),
        .O(\mult[1][3][5]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][5]_i_14 
       (.I0(line_reg_r1_192_255_9_11_n_0),
        .I1(line_reg_r1_128_191_9_11_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_9_11_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_9_11_n_0),
        .O(\mult[1][3][5]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[1][3][5]_i_4 
       (.I0(\mult[1][3][5]_i_12_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[1][3][5]_i_13_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[1][3][5]_i_14_n_0 ),
        .O(\rdPntr_reg[9]_9 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][3][6]_i_12 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_9_11_n_1),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_9_11_n_1),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[1][3][6]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][6]_i_13 
       (.I0(line_reg_r1_448_511_9_11_n_1),
        .I1(line_reg_r1_384_447_9_11_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_9_11_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_9_11_n_1),
        .O(\mult[1][3][6]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][6]_i_14 
       (.I0(line_reg_r1_192_255_9_11_n_1),
        .I1(line_reg_r1_128_191_9_11_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_9_11_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_9_11_n_1),
        .O(\mult[1][3][6]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[1][3][6]_i_4 
       (.I0(\mult[1][3][6]_i_12_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[1][3][6]_i_13_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[1][3][6]_i_14_n_0 ),
        .O(\rdPntr_reg[9]_10 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][1][1]_i_12 
       (.I0(\mult[2][1][1]_i_26_n_0 ),
        .I1(\mult[2][1][1]_i_27_n_0 ),
        .I2(\rdPntr[8]_i_1__1_n_0 ),
        .I3(\mult[2][1][1]_i_28_n_0 ),
        .I4(\mult[2][1][5]_i_36_n_0 ),
        .I5(\mult[2][1][1]_i_29_n_0 ),
        .O(\mult[2][1][1]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][1][1]_i_13 
       (.I0(\mult[2][1][5]_i_36_n_0 ),
        .I1(line_reg_r2_576_639_0_2_n_0),
        .I2(\rdPntr[6]_i_1__1_n_0 ),
        .I3(line_reg_r2_512_575_0_2_n_0),
        .I4(\rdPntr[8]_i_1__1_n_0 ),
        .O(\mult[2][1][1]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][1]_i_26 
       (.I0(line_reg_r2_448_511_0_2_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_0_2_n_0),
        .O(\mult[2][1][1]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][1]_i_27 
       (.I0(line_reg_r2_320_383_0_2_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_0_2_n_0),
        .O(\mult[2][1][1]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][1]_i_28 
       (.I0(line_reg_r2_192_255_0_2_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_0_2_n_0),
        .O(\mult[2][1][1]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][1]_i_29 
       (.I0(line_reg_r2_64_127_0_2_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_0_2_n_0),
        .O(\mult[2][1][1]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][1][2]_i_12 
       (.I0(\mult[2][1][2]_i_26_n_0 ),
        .I1(\mult[2][1][2]_i_27_n_0 ),
        .I2(\rdPntr[8]_i_1__1_n_0 ),
        .I3(\mult[2][1][2]_i_28_n_0 ),
        .I4(\mult[2][1][5]_i_36_n_0 ),
        .I5(\mult[2][1][2]_i_29_n_0 ),
        .O(\mult[2][1][2]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][1][2]_i_13 
       (.I0(\mult[2][1][5]_i_36_n_0 ),
        .I1(line_reg_r2_576_639_0_2_n_1),
        .I2(\rdPntr[6]_i_1__1_n_0 ),
        .I3(line_reg_r2_512_575_0_2_n_1),
        .I4(\rdPntr[8]_i_1__1_n_0 ),
        .O(\mult[2][1][2]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][2]_i_26 
       (.I0(line_reg_r2_448_511_0_2_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_0_2_n_1),
        .O(\mult[2][1][2]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][2]_i_27 
       (.I0(line_reg_r2_320_383_0_2_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_0_2_n_1),
        .O(\mult[2][1][2]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][2]_i_28 
       (.I0(line_reg_r2_192_255_0_2_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_0_2_n_1),
        .O(\mult[2][1][2]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][2]_i_29 
       (.I0(line_reg_r2_64_127_0_2_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_0_2_n_1),
        .O(\mult[2][1][2]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][1][3]_i_12 
       (.I0(\mult[2][1][3]_i_26_n_0 ),
        .I1(\mult[2][1][3]_i_27_n_0 ),
        .I2(\rdPntr[8]_i_1__1_n_0 ),
        .I3(\mult[2][1][3]_i_28_n_0 ),
        .I4(\mult[2][1][5]_i_36_n_0 ),
        .I5(\mult[2][1][3]_i_29_n_0 ),
        .O(\mult[2][1][3]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][1][3]_i_13 
       (.I0(\mult[2][1][5]_i_36_n_0 ),
        .I1(line_reg_r2_576_639_0_2_n_2),
        .I2(\rdPntr[6]_i_1__1_n_0 ),
        .I3(line_reg_r2_512_575_0_2_n_2),
        .I4(\rdPntr[8]_i_1__1_n_0 ),
        .O(\mult[2][1][3]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][3]_i_26 
       (.I0(line_reg_r2_448_511_0_2_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_0_2_n_2),
        .O(\mult[2][1][3]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][3]_i_27 
       (.I0(line_reg_r2_320_383_0_2_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_0_2_n_2),
        .O(\mult[2][1][3]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][3]_i_28 
       (.I0(line_reg_r2_192_255_0_2_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_0_2_n_2),
        .O(\mult[2][1][3]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][3]_i_29 
       (.I0(line_reg_r2_64_127_0_2_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_0_2_n_2),
        .O(\mult[2][1][3]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][1][4]_i_12 
       (.I0(\mult[2][1][4]_i_26_n_0 ),
        .I1(\mult[2][1][4]_i_27_n_0 ),
        .I2(\rdPntr[8]_i_1__1_n_0 ),
        .I3(\mult[2][1][4]_i_28_n_0 ),
        .I4(\mult[2][1][5]_i_36_n_0 ),
        .I5(\mult[2][1][4]_i_29_n_0 ),
        .O(\mult[2][1][4]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][1][4]_i_13 
       (.I0(\mult[2][1][5]_i_36_n_0 ),
        .I1(line_reg_r2_576_639_3_5_n_0),
        .I2(\rdPntr[6]_i_1__1_n_0 ),
        .I3(line_reg_r2_512_575_3_5_n_0),
        .I4(\rdPntr[8]_i_1__1_n_0 ),
        .O(\mult[2][1][4]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][4]_i_26 
       (.I0(line_reg_r2_448_511_3_5_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_3_5_n_0),
        .O(\mult[2][1][4]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][4]_i_27 
       (.I0(line_reg_r2_320_383_3_5_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_3_5_n_0),
        .O(\mult[2][1][4]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][4]_i_28 
       (.I0(line_reg_r2_192_255_3_5_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_3_5_n_0),
        .O(\mult[2][1][4]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][4]_i_29 
       (.I0(line_reg_r2_64_127_3_5_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_3_5_n_0),
        .O(\mult[2][1][4]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF4000)) 
    \mult[2][1][5]_i_15 
       (.I0(\rdPntr[10]_i_3__1_n_0 ),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(rdPntr_reg_rep__0[8]),
        .I3(rdPntr_reg_rep__0[7]),
        .I4(rdPntr_reg_rep__0[9]),
        .O(\mult[2][1][5]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][1][5]_i_16 
       (.I0(\mult[2][1][5]_i_33_n_0 ),
        .I1(\mult[2][1][5]_i_34_n_0 ),
        .I2(\rdPntr[8]_i_1__1_n_0 ),
        .I3(\mult[2][1][5]_i_35_n_0 ),
        .I4(\mult[2][1][5]_i_36_n_0 ),
        .I5(\mult[2][1][5]_i_37_n_0 ),
        .O(\mult[2][1][5]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][1][5]_i_17 
       (.I0(\mult[2][1][5]_i_36_n_0 ),
        .I1(line_reg_r2_576_639_3_5_n_1),
        .I2(\rdPntr[6]_i_1__1_n_0 ),
        .I3(line_reg_r2_512_575_3_5_n_1),
        .I4(\rdPntr[8]_i_1__1_n_0 ),
        .O(\mult[2][1][5]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][5]_i_33 
       (.I0(line_reg_r2_448_511_3_5_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_3_5_n_1),
        .O(\mult[2][1][5]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][5]_i_34 
       (.I0(line_reg_r2_320_383_3_5_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_3_5_n_1),
        .O(\mult[2][1][5]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][5]_i_35 
       (.I0(line_reg_r2_192_255_3_5_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_3_5_n_1),
        .O(\mult[2][1][5]_i_35_n_0 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \mult[2][1][5]_i_36 
       (.I0(\rdPntr_reg[0]_rep__0_n_0 ),
        .I1(\rdPntr[10]_i_3__1_n_0 ),
        .I2(rdPntr_reg_rep__0[7]),
        .O(\mult[2][1][5]_i_36_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][5]_i_37 
       (.I0(line_reg_r2_64_127_3_5_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__1_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_3_5_n_1),
        .O(\mult[2][1][5]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][3][1]_i_12 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_0_2_n_0),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_0_2_n_0),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[2][3][1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][1]_i_13 
       (.I0(line_reg_r1_448_511_0_2_n_0),
        .I1(line_reg_r1_384_447_0_2_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_0_2_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_0_2_n_0),
        .O(\mult[2][3][1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][1]_i_14 
       (.I0(line_reg_r1_192_255_0_2_n_0),
        .I1(line_reg_r1_128_191_0_2_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_0_2_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_0_2_n_0),
        .O(\mult[2][3][1]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[2][3][1]_i_4 
       (.I0(\mult[2][3][1]_i_12_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[2][3][1]_i_13_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[2][3][1]_i_14_n_0 ),
        .O(\rdPntr_reg[9]_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][3][2]_i_12 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_0_2_n_1),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_0_2_n_1),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[2][3][2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][2]_i_13 
       (.I0(line_reg_r1_448_511_0_2_n_1),
        .I1(line_reg_r1_384_447_0_2_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_0_2_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_0_2_n_1),
        .O(\mult[2][3][2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][2]_i_14 
       (.I0(line_reg_r1_192_255_0_2_n_1),
        .I1(line_reg_r1_128_191_0_2_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_0_2_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_0_2_n_1),
        .O(\mult[2][3][2]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[2][3][2]_i_4 
       (.I0(\mult[2][3][2]_i_12_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[2][3][2]_i_13_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[2][3][2]_i_14_n_0 ),
        .O(\rdPntr_reg[9]_1 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][3][3]_i_12 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_0_2_n_2),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_0_2_n_2),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[2][3][3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][3]_i_13 
       (.I0(line_reg_r1_448_511_0_2_n_2),
        .I1(line_reg_r1_384_447_0_2_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_0_2_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_0_2_n_2),
        .O(\mult[2][3][3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][3]_i_14 
       (.I0(line_reg_r1_192_255_0_2_n_2),
        .I1(line_reg_r1_128_191_0_2_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_0_2_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_0_2_n_2),
        .O(\mult[2][3][3]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[2][3][3]_i_4 
       (.I0(\mult[2][3][3]_i_12_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[2][3][3]_i_13_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[2][3][3]_i_14_n_0 ),
        .O(\rdPntr_reg[9]_2 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][3][4]_i_12 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_3_5_n_0),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_3_5_n_0),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[2][3][4]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][4]_i_13 
       (.I0(line_reg_r1_448_511_3_5_n_0),
        .I1(line_reg_r1_384_447_3_5_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_3_5_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_3_5_n_0),
        .O(\mult[2][3][4]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][4]_i_14 
       (.I0(line_reg_r1_192_255_3_5_n_0),
        .I1(line_reg_r1_128_191_3_5_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_3_5_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_3_5_n_0),
        .O(\mult[2][3][4]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[2][3][4]_i_4 
       (.I0(\mult[2][3][4]_i_12_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[2][3][4]_i_13_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[2][3][4]_i_14_n_0 ),
        .O(\rdPntr_reg[9]_3 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][3][5]_i_12 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_3_5_n_1),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_3_5_n_1),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[2][3][5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][5]_i_13 
       (.I0(line_reg_r1_448_511_3_5_n_1),
        .I1(line_reg_r1_384_447_3_5_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_3_5_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_3_5_n_1),
        .O(\mult[2][3][5]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][5]_i_14 
       (.I0(line_reg_r1_192_255_3_5_n_1),
        .I1(line_reg_r1_128_191_3_5_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_3_5_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_3_5_n_1),
        .O(\mult[2][3][5]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[2][3][5]_i_4 
       (.I0(\mult[2][3][5]_i_12_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[2][3][5]_i_13_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[2][3][5]_i_14_n_0 ),
        .O(\rdPntr_reg[9]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][0]_i_18 
       (.I0(line_reg_r3_448_511_0_2_n_0),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_384_447_0_2_n_0),
        .O(\mult[2][8][0]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][0]_i_19 
       (.I0(line_reg_r3_320_383_0_2_n_0),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_256_319_0_2_n_0),
        .O(\mult[2][8][0]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][0]_i_20 
       (.I0(line_reg_r3_192_255_0_2_n_0),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_128_191_0_2_n_0),
        .O(\mult[2][8][0]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][0]_i_21 
       (.I0(line_reg_r3_64_127_0_2_n_0),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_0_63_0_2_n_0),
        .O(\mult[2][8][0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][8][0]_i_8 
       (.I0(\mult[2][8][0]_i_18_n_0 ),
        .I1(\mult[2][8][0]_i_19_n_0 ),
        .I2(p_2_in[8]),
        .I3(\mult[2][8][0]_i_20_n_0 ),
        .I4(p_2_in[7]),
        .I5(\mult[2][8][0]_i_21_n_0 ),
        .O(\mult[2][8][0]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][8][0]_i_9 
       (.I0(p_2_in[7]),
        .I1(line_reg_r3_576_639_0_2_n_0),
        .I2(p_2_in[6]),
        .I3(line_reg_r3_512_575_0_2_n_0),
        .I4(p_2_in[8]),
        .O(\mult[2][8][0]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][1]_i_18 
       (.I0(line_reg_r3_448_511_0_2_n_1),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_384_447_0_2_n_1),
        .O(\mult[2][8][1]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][1]_i_19 
       (.I0(line_reg_r3_320_383_0_2_n_1),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_256_319_0_2_n_1),
        .O(\mult[2][8][1]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][1]_i_20 
       (.I0(line_reg_r3_192_255_0_2_n_1),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_128_191_0_2_n_1),
        .O(\mult[2][8][1]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][1]_i_21 
       (.I0(line_reg_r3_64_127_0_2_n_1),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_0_63_0_2_n_1),
        .O(\mult[2][8][1]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][8][1]_i_8 
       (.I0(\mult[2][8][1]_i_18_n_0 ),
        .I1(\mult[2][8][1]_i_19_n_0 ),
        .I2(p_2_in[8]),
        .I3(\mult[2][8][1]_i_20_n_0 ),
        .I4(p_2_in[7]),
        .I5(\mult[2][8][1]_i_21_n_0 ),
        .O(\mult[2][8][1]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][8][1]_i_9 
       (.I0(p_2_in[7]),
        .I1(line_reg_r3_576_639_0_2_n_1),
        .I2(p_2_in[6]),
        .I3(line_reg_r3_512_575_0_2_n_1),
        .I4(p_2_in[8]),
        .O(\mult[2][8][1]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][2]_i_18 
       (.I0(line_reg_r3_448_511_0_2_n_2),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_384_447_0_2_n_2),
        .O(\mult[2][8][2]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][2]_i_19 
       (.I0(line_reg_r3_320_383_0_2_n_2),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_256_319_0_2_n_2),
        .O(\mult[2][8][2]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][2]_i_20 
       (.I0(line_reg_r3_192_255_0_2_n_2),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_128_191_0_2_n_2),
        .O(\mult[2][8][2]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][2]_i_21 
       (.I0(line_reg_r3_64_127_0_2_n_2),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_0_63_0_2_n_2),
        .O(\mult[2][8][2]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][8][2]_i_8 
       (.I0(\mult[2][8][2]_i_18_n_0 ),
        .I1(\mult[2][8][2]_i_19_n_0 ),
        .I2(p_2_in[8]),
        .I3(\mult[2][8][2]_i_20_n_0 ),
        .I4(p_2_in[7]),
        .I5(\mult[2][8][2]_i_21_n_0 ),
        .O(\mult[2][8][2]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][8][2]_i_9 
       (.I0(p_2_in[7]),
        .I1(line_reg_r3_576_639_0_2_n_2),
        .I2(p_2_in[6]),
        .I3(line_reg_r3_512_575_0_2_n_2),
        .I4(p_2_in[8]),
        .O(\mult[2][8][2]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][3]_i_18 
       (.I0(line_reg_r3_448_511_3_5_n_0),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_384_447_3_5_n_0),
        .O(\mult[2][8][3]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][3]_i_19 
       (.I0(line_reg_r3_320_383_3_5_n_0),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_256_319_3_5_n_0),
        .O(\mult[2][8][3]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][3]_i_20 
       (.I0(line_reg_r3_192_255_3_5_n_0),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_128_191_3_5_n_0),
        .O(\mult[2][8][3]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][3]_i_21 
       (.I0(line_reg_r3_64_127_3_5_n_0),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_0_63_3_5_n_0),
        .O(\mult[2][8][3]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][8][3]_i_8 
       (.I0(\mult[2][8][3]_i_18_n_0 ),
        .I1(\mult[2][8][3]_i_19_n_0 ),
        .I2(p_2_in[8]),
        .I3(\mult[2][8][3]_i_20_n_0 ),
        .I4(p_2_in[7]),
        .I5(\mult[2][8][3]_i_21_n_0 ),
        .O(\mult[2][8][3]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][8][3]_i_9 
       (.I0(p_2_in[7]),
        .I1(line_reg_r3_576_639_3_5_n_0),
        .I2(p_2_in[6]),
        .I3(line_reg_r3_512_575_3_5_n_0),
        .I4(p_2_in[8]),
        .O(\mult[2][8][3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][8][4]_i_10 
       (.I0(\mult[2][8][4]_i_25_n_0 ),
        .I1(\mult[2][8][4]_i_26_n_0 ),
        .I2(p_2_in[8]),
        .I3(\mult[2][8][4]_i_28_n_0 ),
        .I4(p_2_in[7]),
        .I5(\mult[2][8][4]_i_30_n_0 ),
        .O(\mult[2][8][4]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][8][4]_i_11 
       (.I0(p_2_in[7]),
        .I1(line_reg_r3_576_639_3_5_n_1),
        .I2(p_2_in[6]),
        .I3(line_reg_r3_512_575_3_5_n_1),
        .I4(p_2_in[8]),
        .O(\mult[2][8][4]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][4]_i_25 
       (.I0(line_reg_r3_448_511_3_5_n_1),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_384_447_3_5_n_1),
        .O(\mult[2][8][4]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][4]_i_26 
       (.I0(line_reg_r3_320_383_3_5_n_1),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_256_319_3_5_n_1),
        .O(\mult[2][8][4]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \mult[2][8][4]_i_27 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(\rdPntr[10]_i_3__1_n_0 ),
        .I2(rdPntr_reg_rep__0[8]),
        .O(p_2_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][4]_i_28 
       (.I0(line_reg_r3_192_255_3_5_n_1),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_128_191_3_5_n_1),
        .O(\mult[2][8][4]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mult[2][8][4]_i_29 
       (.I0(\rdPntr[10]_i_3__1_n_0 ),
        .I1(rdPntr_reg_rep__0[7]),
        .O(p_2_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][4]_i_30 
       (.I0(line_reg_r3_64_127_3_5_n_1),
        .I1(p_2_in[6]),
        .I2(line_reg_r3_0_63_3_5_n_1),
        .O(\mult[2][8][4]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \mult[2][8][4]_i_31 
       (.I0(\rdPntr_reg_n_0_[5] ),
        .I1(\rdPntr_reg_n_0_[3] ),
        .I2(\rdPntr_reg_n_0_[1] ),
        .I3(\rdPntr_reg_n_0_[2] ),
        .I4(\rdPntr_reg_n_0_[4] ),
        .I5(rdPntr_reg_rep__0[6]),
        .O(p_2_in[6]));
  LUT4 #(
    .INIT(16'hDF20)) 
    \mult[2][8][4]_i_9 
       (.I0(rdPntr_reg_rep__0[8]),
        .I1(\rdPntr[10]_i_3__1_n_0 ),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(rdPntr_reg_rep__0[9]),
        .O(p_2_in[9]));
  MUXF7 \mult_reg[0][1][1]_i_5 
       (.I0(\mult[0][1][1]_i_12_n_0 ),
        .I1(\mult[0][1][1]_i_13_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_11 ),
        .S(\mult[2][1][5]_i_15_n_0 ));
  MUXF7 \mult_reg[0][1][2]_i_5 
       (.I0(\mult[0][1][2]_i_12_n_0 ),
        .I1(\mult[0][1][2]_i_13_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_12 ),
        .S(\mult[2][1][5]_i_15_n_0 ));
  MUXF7 \mult_reg[0][1][3]_i_5 
       (.I0(\mult[0][1][3]_i_12_n_0 ),
        .I1(\mult[0][1][3]_i_13_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_13 ),
        .S(\mult[2][1][5]_i_15_n_0 ));
  MUXF7 \mult_reg[0][1][4]_i_5 
       (.I0(\mult[0][1][4]_i_12_n_0 ),
        .I1(\mult[0][1][4]_i_13_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_14 ),
        .S(\mult[2][1][5]_i_15_n_0 ));
  MUXF7 \mult_reg[0][1][5]_i_5 
       (.I0(\mult[0][1][5]_i_12_n_0 ),
        .I1(\mult[0][1][5]_i_13_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_15 ),
        .S(\mult[2][1][5]_i_15_n_0 ));
  MUXF7 \mult_reg[0][2][0]_i_5 
       (.I0(\mult[0][2][0]_i_12_n_0 ),
        .I1(\mult[0][2][0]_i_13_n_0 ),
        .O(\rdPntr_reg[8]_11 ),
        .S(p_2_in[9]));
  MUXF7 \mult_reg[0][2][1]_i_5 
       (.I0(\mult[0][2][1]_i_12_n_0 ),
        .I1(\mult[0][2][1]_i_13_n_0 ),
        .O(\rdPntr_reg[8]_12 ),
        .S(p_2_in[9]));
  MUXF7 \mult_reg[0][2][2]_i_5 
       (.I0(\mult[0][2][2]_i_12_n_0 ),
        .I1(\mult[0][2][2]_i_13_n_0 ),
        .O(\rdPntr_reg[8]_13 ),
        .S(p_2_in[9]));
  MUXF7 \mult_reg[0][2][3]_i_5 
       (.I0(\mult[0][2][3]_i_12_n_0 ),
        .I1(\mult[0][2][3]_i_13_n_0 ),
        .O(\rdPntr_reg[8]_14 ),
        .S(p_2_in[9]));
  MUXF7 \mult_reg[0][2][4]_i_5 
       (.I0(\mult[0][2][4]_i_12_n_0 ),
        .I1(\mult[0][2][4]_i_13_n_0 ),
        .O(\rdPntr_reg[8]_15 ),
        .S(p_2_in[9]));
  MUXF7 \mult_reg[1][1][1]_i_5 
       (.I0(\mult[1][1][1]_i_12_n_0 ),
        .I1(\mult[1][1][1]_i_13_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_5 ),
        .S(\mult[2][1][5]_i_15_n_0 ));
  MUXF7 \mult_reg[1][1][2]_i_5 
       (.I0(\mult[1][1][2]_i_12_n_0 ),
        .I1(\mult[1][1][2]_i_13_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_6 ),
        .S(\mult[2][1][5]_i_15_n_0 ));
  MUXF7 \mult_reg[1][1][3]_i_5 
       (.I0(\mult[1][1][3]_i_12_n_0 ),
        .I1(\mult[1][1][3]_i_13_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_7 ),
        .S(\mult[2][1][5]_i_15_n_0 ));
  MUXF7 \mult_reg[1][1][4]_i_5 
       (.I0(\mult[1][1][4]_i_12_n_0 ),
        .I1(\mult[1][1][4]_i_13_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_8 ),
        .S(\mult[2][1][5]_i_15_n_0 ));
  MUXF7 \mult_reg[1][1][5]_i_5 
       (.I0(\mult[1][1][5]_i_12_n_0 ),
        .I1(\mult[1][1][5]_i_13_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_9 ),
        .S(\mult[2][1][5]_i_15_n_0 ));
  MUXF7 \mult_reg[1][1][6]_i_5 
       (.I0(\mult[1][1][6]_i_12_n_0 ),
        .I1(\mult[1][1][6]_i_13_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_10 ),
        .S(\mult[2][1][5]_i_15_n_0 ));
  MUXF7 \mult_reg[1][2][0]_i_5 
       (.I0(\mult[1][2][0]_i_12_n_0 ),
        .I1(\mult[1][2][0]_i_13_n_0 ),
        .O(\rdPntr_reg[8]_5 ),
        .S(p_2_in[9]));
  MUXF7 \mult_reg[1][2][1]_i_5 
       (.I0(\mult[1][2][1]_i_12_n_0 ),
        .I1(\mult[1][2][1]_i_13_n_0 ),
        .O(\rdPntr_reg[8]_6 ),
        .S(p_2_in[9]));
  MUXF7 \mult_reg[1][2][2]_i_5 
       (.I0(\mult[1][2][2]_i_12_n_0 ),
        .I1(\mult[1][2][2]_i_13_n_0 ),
        .O(\rdPntr_reg[8]_7 ),
        .S(p_2_in[9]));
  MUXF7 \mult_reg[1][2][3]_i_5 
       (.I0(\mult[1][2][3]_i_12_n_0 ),
        .I1(\mult[1][2][3]_i_13_n_0 ),
        .O(\rdPntr_reg[8]_8 ),
        .S(p_2_in[9]));
  MUXF7 \mult_reg[1][2][4]_i_5 
       (.I0(\mult[1][2][4]_i_12_n_0 ),
        .I1(\mult[1][2][4]_i_13_n_0 ),
        .O(\rdPntr_reg[8]_9 ),
        .S(p_2_in[9]));
  MUXF7 \mult_reg[1][2][5]_i_5 
       (.I0(\mult[1][2][5]_i_12_n_0 ),
        .I1(\mult[1][2][5]_i_13_n_0 ),
        .O(\rdPntr_reg[8]_10 ),
        .S(p_2_in[9]));
  MUXF7 \mult_reg[2][1][1]_i_5 
       (.I0(\mult[2][1][1]_i_12_n_0 ),
        .I1(\mult[2][1][1]_i_13_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_0 ),
        .S(\mult[2][1][5]_i_15_n_0 ));
  MUXF7 \mult_reg[2][1][2]_i_5 
       (.I0(\mult[2][1][2]_i_12_n_0 ),
        .I1(\mult[2][1][2]_i_13_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_1 ),
        .S(\mult[2][1][5]_i_15_n_0 ));
  MUXF7 \mult_reg[2][1][3]_i_5 
       (.I0(\mult[2][1][3]_i_12_n_0 ),
        .I1(\mult[2][1][3]_i_13_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_2 ),
        .S(\mult[2][1][5]_i_15_n_0 ));
  MUXF7 \mult_reg[2][1][4]_i_5 
       (.I0(\mult[2][1][4]_i_12_n_0 ),
        .I1(\mult[2][1][4]_i_13_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_3 ),
        .S(\mult[2][1][5]_i_15_n_0 ));
  MUXF7 \mult_reg[2][1][5]_i_5 
       (.I0(\mult[2][1][5]_i_16_n_0 ),
        .I1(\mult[2][1][5]_i_17_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_4 ),
        .S(\mult[2][1][5]_i_15_n_0 ));
  MUXF7 \mult_reg[2][8][0]_i_3 
       (.I0(\mult[2][8][0]_i_8_n_0 ),
        .I1(\mult[2][8][0]_i_9_n_0 ),
        .O(\rdPntr_reg[8]_0 ),
        .S(p_2_in[9]));
  MUXF7 \mult_reg[2][8][1]_i_3 
       (.I0(\mult[2][8][1]_i_8_n_0 ),
        .I1(\mult[2][8][1]_i_9_n_0 ),
        .O(\rdPntr_reg[8]_1 ),
        .S(p_2_in[9]));
  MUXF7 \mult_reg[2][8][2]_i_3 
       (.I0(\mult[2][8][2]_i_8_n_0 ),
        .I1(\mult[2][8][2]_i_9_n_0 ),
        .O(\rdPntr_reg[8]_2 ),
        .S(p_2_in[9]));
  MUXF7 \mult_reg[2][8][3]_i_3 
       (.I0(\mult[2][8][3]_i_8_n_0 ),
        .I1(\mult[2][8][3]_i_9_n_0 ),
        .O(\rdPntr_reg[8]_3 ),
        .S(p_2_in[9]));
  MUXF7 \mult_reg[2][8][4]_i_3 
       (.I0(\mult[2][8][4]_i_10_n_0 ),
        .I1(\mult[2][8][4]_i_11_n_0 ),
        .O(\rdPntr_reg[8]_4 ),
        .S(p_2_in[9]));
  LUT3 #(
    .INIT(8'h70)) 
    \rdPntr[10]_i_1__2 
       (.I0(currentRbuff[0]),
        .I1(currentRbuff[1]),
        .I2(\rdPntr_reg[0]_rep__1_0 ),
        .O(lineBuffRd));
  LUT6 #(
    .INIT(64'hBFFFFFFF40000000)) 
    \rdPntr[10]_i_2__1 
       (.I0(\rdPntr[10]_i_3__1_n_0 ),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(rdPntr_reg_rep__0[9]),
        .I3(rdPntr_reg_rep__0[7]),
        .I4(rdPntr_reg_rep__0[8]),
        .I5(\rdPntr_reg_n_0_[10] ),
        .O(\rdPntr[10]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rdPntr[10]_i_3__1 
       (.I0(\rdPntr_reg_n_0_[5] ),
        .I1(\rdPntr_reg_n_0_[3] ),
        .I2(\rdPntr_reg_n_0_[1] ),
        .I3(\rdPntr_reg_n_0_[2] ),
        .I4(\rdPntr_reg_n_0_[4] ),
        .I5(rdPntr_reg_rep__0[6]),
        .O(\rdPntr[10]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \rdPntr[6]_i_1__1 
       (.I0(\rdPntr_reg[0]_rep__0_n_0 ),
        .I1(\rdPntr[6]_i_2__1_n_0 ),
        .I2(rdPntr_reg_rep__0[6]),
        .O(\rdPntr[6]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \rdPntr[6]_i_2__1 
       (.I0(\rdPntr_reg_n_0_[4] ),
        .I1(\rdPntr_reg_n_0_[2] ),
        .I2(\rdPntr_reg_n_0_[1] ),
        .I3(\rdPntr_reg_n_0_[3] ),
        .I4(\rdPntr_reg_n_0_[5] ),
        .O(\rdPntr[6]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB44444404)) 
    \rdPntr[7]_i_1__1 
       (.I0(\rdPntr[10]_i_3__1_n_0 ),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(rdPntr_reg_rep__0[9]),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\rdPntr_reg_n_0_[10] ),
        .I5(rdPntr_reg_rep__0[7]),
        .O(\rdPntr[7]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hDF20)) 
    \rdPntr[8]_i_1__1 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(\rdPntr[10]_i_3__1_n_0 ),
        .I2(\rdPntr_reg[0]_rep__0_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .O(\rdPntr[8]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hBF40BF40FF00FB00)) 
    \rdPntr[9]_i_1__1 
       (.I0(\rdPntr[10]_i_3__1_n_0 ),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(rdPntr_reg_rep__0[9]),
        .I4(\rdPntr_reg_n_0_[10] ),
        .I5(rdPntr_reg_rep__0[8]),
        .O(\rdPntr[9]_i_1__1_n_0 ));
  (* ORIG_CELL_NAME = "rdPntr_reg[0]" *) 
  FDRE \rdPntr_reg[0] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(line_reg_r2_0_63_0_2_i_6__1_n_0),
        .Q(\rdPntr_reg_n_0_[0] ),
        .R(someport));
  (* ORIG_CELL_NAME = "rdPntr_reg[0]" *) 
  FDRE \rdPntr_reg[0]_rep 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(line_reg_r2_0_63_0_2_i_6__1_n_0),
        .Q(\rdPntr_reg[0]_rep_n_0 ),
        .R(someport));
  (* ORIG_CELL_NAME = "rdPntr_reg[0]" *) 
  FDRE \rdPntr_reg[0]_rep__0 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(line_reg_r2_0_63_0_2_i_6__1_n_0),
        .Q(\rdPntr_reg[0]_rep__0_n_0 ),
        .R(someport));
  (* ORIG_CELL_NAME = "rdPntr_reg[0]" *) 
  FDRE \rdPntr_reg[0]_rep__1 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(line_reg_r2_0_63_0_2_i_6__1_n_0),
        .Q(\rdPntr_reg[0]_rep__1_n_0 ),
        .R(someport));
  FDRE \rdPntr_reg[10] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(\rdPntr[10]_i_2__1_n_0 ),
        .Q(\rdPntr_reg_n_0_[10] ),
        .R(someport));
  FDRE \rdPntr_reg[1] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(line_reg_r2_0_63_0_2_i_5__1_n_0),
        .Q(\rdPntr_reg_n_0_[1] ),
        .R(someport));
  FDRE \rdPntr_reg[2] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(line_reg_r2_0_63_0_2_i_4__1_n_0),
        .Q(\rdPntr_reg_n_0_[2] ),
        .R(someport));
  FDRE \rdPntr_reg[3] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(line_reg_r2_0_63_0_2_i_3__1_n_0),
        .Q(\rdPntr_reg_n_0_[3] ),
        .R(someport));
  FDRE \rdPntr_reg[4] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(line_reg_r2_0_63_0_2_i_2__1_n_0),
        .Q(\rdPntr_reg_n_0_[4] ),
        .R(someport));
  FDRE \rdPntr_reg[5] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(line_reg_r2_0_63_0_2_i_1__1_n_0),
        .Q(\rdPntr_reg_n_0_[5] ),
        .R(someport));
  FDRE \rdPntr_reg[6] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(\rdPntr[6]_i_1__1_n_0 ),
        .Q(rdPntr_reg_rep__0[6]),
        .R(someport));
  FDRE \rdPntr_reg[7] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(\rdPntr[7]_i_1__1_n_0 ),
        .Q(rdPntr_reg_rep__0[7]),
        .R(someport));
  FDRE \rdPntr_reg[8] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(\rdPntr[8]_i_1__1_n_0 ),
        .Q(rdPntr_reg_rep__0[8]),
        .R(someport));
  FDRE \rdPntr_reg[9] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(\rdPntr[9]_i_1__1_n_0 ),
        .Q(rdPntr_reg_rep__0[9]),
        .R(someport));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wrPntr[0]_i_1__1 
       (.I0(\wrPntr_reg_n_0_[0] ),
        .O(\wrPntr[0]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \wrPntr[10]_i_1__0 
       (.I0(i_data_valid),
        .I1(currentWbuff[1]),
        .I2(currentWbuff[0]),
        .O(\wrPntr[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \wrPntr[10]_i_2__1 
       (.I0(\wrPntr_reg_n_0_[9] ),
        .I1(\wrPntr_reg_n_0_[7] ),
        .I2(\wrPntr[10]_i_3__1_n_0 ),
        .I3(\wrPntr_reg_n_0_[8] ),
        .I4(\wrPntr_reg_n_0_[10] ),
        .O(\wrPntr[10]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \wrPntr[10]_i_3__1 
       (.I0(\wrPntr_reg_n_0_[5] ),
        .I1(\wrPntr_reg_n_0_[3] ),
        .I2(\wrPntr[6]_i_2__1_n_0 ),
        .I3(\wrPntr_reg_n_0_[2] ),
        .I4(\wrPntr_reg_n_0_[4] ),
        .I5(\wrPntr_reg_n_0_[6] ),
        .O(\wrPntr[10]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wrPntr[1]_i_1__1 
       (.I0(\wrPntr_reg_n_0_[0] ),
        .I1(\wrPntr_reg_n_0_[1] ),
        .O(\wrPntr[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wrPntr[2]_i_1__1 
       (.I0(\wrPntr_reg_n_0_[1] ),
        .I1(\wrPntr_reg_n_0_[0] ),
        .I2(\wrPntr_reg_n_0_[2] ),
        .O(\wrPntr[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wrPntr[3]_i_1__1 
       (.I0(\wrPntr_reg_n_0_[2] ),
        .I1(\wrPntr_reg_n_0_[0] ),
        .I2(\wrPntr_reg_n_0_[1] ),
        .I3(\wrPntr_reg_n_0_[3] ),
        .O(\wrPntr[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wrPntr[4]_i_1__1 
       (.I0(\wrPntr_reg_n_0_[3] ),
        .I1(\wrPntr_reg_n_0_[1] ),
        .I2(\wrPntr_reg_n_0_[0] ),
        .I3(\wrPntr_reg_n_0_[2] ),
        .I4(\wrPntr_reg_n_0_[4] ),
        .O(\wrPntr[4]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wrPntr[5]_i_1__1 
       (.I0(\wrPntr_reg_n_0_[4] ),
        .I1(\wrPntr_reg_n_0_[2] ),
        .I2(\wrPntr_reg_n_0_[0] ),
        .I3(\wrPntr_reg_n_0_[1] ),
        .I4(\wrPntr_reg_n_0_[3] ),
        .I5(\wrPntr_reg_n_0_[5] ),
        .O(\wrPntr[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \wrPntr[6]_i_1__1 
       (.I0(\wrPntr_reg_n_0_[5] ),
        .I1(\wrPntr_reg_n_0_[3] ),
        .I2(\wrPntr[6]_i_2__1_n_0 ),
        .I3(\wrPntr_reg_n_0_[2] ),
        .I4(\wrPntr_reg_n_0_[4] ),
        .I5(\wrPntr_reg_n_0_[6] ),
        .O(\wrPntr[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \wrPntr[6]_i_2__1 
       (.I0(\wrPntr_reg_n_0_[0] ),
        .I1(\wrPntr_reg_n_0_[1] ),
        .O(\wrPntr[6]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'hAAAA5551)) 
    \wrPntr[7]_i_1__1 
       (.I0(\wrPntr[10]_i_3__1_n_0 ),
        .I1(\wrPntr_reg_n_0_[9] ),
        .I2(\wrPntr_reg_n_0_[8] ),
        .I3(\wrPntr_reg_n_0_[10] ),
        .I4(\wrPntr_reg_n_0_[7] ),
        .O(\wrPntr[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \wrPntr[8]_i_1__1 
       (.I0(\wrPntr_reg_n_0_[7] ),
        .I1(\wrPntr[10]_i_3__1_n_0 ),
        .I2(\wrPntr_reg_n_0_[8] ),
        .O(\wrPntr[8]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'hB4B4F0E0)) 
    \wrPntr[9]_i_1__1 
       (.I0(\wrPntr[10]_i_3__1_n_0 ),
        .I1(\wrPntr_reg_n_0_[7] ),
        .I2(\wrPntr_reg_n_0_[9] ),
        .I3(\wrPntr_reg_n_0_[10] ),
        .I4(\wrPntr_reg_n_0_[8] ),
        .O(\wrPntr[9]_i_1__1_n_0 ));
  FDRE \wrPntr_reg[0] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1__0_n_0 ),
        .D(\wrPntr[0]_i_1__1_n_0 ),
        .Q(\wrPntr_reg_n_0_[0] ),
        .R(someport));
  FDRE \wrPntr_reg[10] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1__0_n_0 ),
        .D(\wrPntr[10]_i_2__1_n_0 ),
        .Q(\wrPntr_reg_n_0_[10] ),
        .R(someport));
  FDRE \wrPntr_reg[1] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1__0_n_0 ),
        .D(\wrPntr[1]_i_1__1_n_0 ),
        .Q(\wrPntr_reg_n_0_[1] ),
        .R(someport));
  FDRE \wrPntr_reg[2] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1__0_n_0 ),
        .D(\wrPntr[2]_i_1__1_n_0 ),
        .Q(\wrPntr_reg_n_0_[2] ),
        .R(someport));
  FDRE \wrPntr_reg[3] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1__0_n_0 ),
        .D(\wrPntr[3]_i_1__1_n_0 ),
        .Q(\wrPntr_reg_n_0_[3] ),
        .R(someport));
  FDRE \wrPntr_reg[4] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1__0_n_0 ),
        .D(\wrPntr[4]_i_1__1_n_0 ),
        .Q(\wrPntr_reg_n_0_[4] ),
        .R(someport));
  FDRE \wrPntr_reg[5] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1__0_n_0 ),
        .D(\wrPntr[5]_i_1__1_n_0 ),
        .Q(\wrPntr_reg_n_0_[5] ),
        .R(someport));
  FDRE \wrPntr_reg[6] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1__0_n_0 ),
        .D(\wrPntr[6]_i_1__1_n_0 ),
        .Q(\wrPntr_reg_n_0_[6] ),
        .R(someport));
  FDRE \wrPntr_reg[7] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1__0_n_0 ),
        .D(\wrPntr[7]_i_1__1_n_0 ),
        .Q(\wrPntr_reg_n_0_[7] ),
        .R(someport));
  FDRE \wrPntr_reg[8] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1__0_n_0 ),
        .D(\wrPntr[8]_i_1__1_n_0 ),
        .Q(\wrPntr_reg_n_0_[8] ),
        .R(someport));
  FDRE \wrPntr_reg[9] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1__0_n_0 ),
        .D(\wrPntr[9]_i_1__1_n_0 ),
        .Q(\wrPntr_reg_n_0_[9] ),
        .R(someport));
endmodule

(* ORIG_REF_NAME = "lineBuffer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_2
   (\rdPntr_reg[9]_0 ,
    \rdPntr_reg[9]_1 ,
    \rdPntr_reg[9]_2 ,
    \rdPntr_reg[9]_3 ,
    \rdPntr_reg[9]_4 ,
    \rdPntr_reg[9]_5 ,
    \rdPntr_reg[9]_6 ,
    \rdPntr_reg[9]_7 ,
    \rdPntr_reg[9]_8 ,
    \rdPntr_reg[9]_9 ,
    \rdPntr_reg[9]_10 ,
    \rdPntr_reg[9]_11 ,
    \rdPntr_reg[9]_12 ,
    \rdPntr_reg[9]_13 ,
    \rdPntr_reg[9]_14 ,
    \rdPntr_reg[9]_15 ,
    \rdPntr_reg[0]_rep__0_0 ,
    \rdPntr_reg[0]_rep__0_1 ,
    \rdPntr_reg[0]_rep__0_2 ,
    \rdPntr_reg[0]_rep__0_3 ,
    \rdPntr_reg[0]_rep__0_4 ,
    \rdPntr_reg[0]_rep__0_5 ,
    \rdPntr_reg[0]_rep__0_6 ,
    \rdPntr_reg[0]_rep__0_7 ,
    \rdPntr_reg[0]_rep__0_8 ,
    \rdPntr_reg[0]_rep__0_9 ,
    \rdPntr_reg[0]_rep__0_10 ,
    \rdPntr_reg[0]_rep__0_11 ,
    \rdPntr_reg[0]_rep__0_12 ,
    \rdPntr_reg[0]_rep__0_13 ,
    \rdPntr_reg[0]_rep__0_14 ,
    \rdPntr_reg[0]_rep__0_15 ,
    \rdPntr_reg[8]_0 ,
    \rdPntr_reg[8]_1 ,
    \rdPntr_reg[8]_2 ,
    \rdPntr_reg[8]_3 ,
    \rdPntr_reg[8]_4 ,
    \rdPntr_reg[8]_5 ,
    \rdPntr_reg[8]_6 ,
    \rdPntr_reg[8]_7 ,
    \rdPntr_reg[8]_8 ,
    \rdPntr_reg[8]_9 ,
    \rdPntr_reg[8]_10 ,
    \rdPntr_reg[8]_11 ,
    \rdPntr_reg[8]_12 ,
    \rdPntr_reg[8]_13 ,
    \rdPntr_reg[8]_14 ,
    \rdPntr_reg[8]_15 ,
    someport,
    i_clk,
    pixel_in,
    i_data_valid,
    currentWbuff,
    currentRbuff,
    \rdPntr_reg[0]_rep__1_0 );
  output \rdPntr_reg[9]_0 ;
  output \rdPntr_reg[9]_1 ;
  output \rdPntr_reg[9]_2 ;
  output \rdPntr_reg[9]_3 ;
  output \rdPntr_reg[9]_4 ;
  output \rdPntr_reg[9]_5 ;
  output \rdPntr_reg[9]_6 ;
  output \rdPntr_reg[9]_7 ;
  output \rdPntr_reg[9]_8 ;
  output \rdPntr_reg[9]_9 ;
  output \rdPntr_reg[9]_10 ;
  output \rdPntr_reg[9]_11 ;
  output \rdPntr_reg[9]_12 ;
  output \rdPntr_reg[9]_13 ;
  output \rdPntr_reg[9]_14 ;
  output \rdPntr_reg[9]_15 ;
  output \rdPntr_reg[0]_rep__0_0 ;
  output \rdPntr_reg[0]_rep__0_1 ;
  output \rdPntr_reg[0]_rep__0_2 ;
  output \rdPntr_reg[0]_rep__0_3 ;
  output \rdPntr_reg[0]_rep__0_4 ;
  output \rdPntr_reg[0]_rep__0_5 ;
  output \rdPntr_reg[0]_rep__0_6 ;
  output \rdPntr_reg[0]_rep__0_7 ;
  output \rdPntr_reg[0]_rep__0_8 ;
  output \rdPntr_reg[0]_rep__0_9 ;
  output \rdPntr_reg[0]_rep__0_10 ;
  output \rdPntr_reg[0]_rep__0_11 ;
  output \rdPntr_reg[0]_rep__0_12 ;
  output \rdPntr_reg[0]_rep__0_13 ;
  output \rdPntr_reg[0]_rep__0_14 ;
  output \rdPntr_reg[0]_rep__0_15 ;
  output \rdPntr_reg[8]_0 ;
  output \rdPntr_reg[8]_1 ;
  output \rdPntr_reg[8]_2 ;
  output \rdPntr_reg[8]_3 ;
  output \rdPntr_reg[8]_4 ;
  output \rdPntr_reg[8]_5 ;
  output \rdPntr_reg[8]_6 ;
  output \rdPntr_reg[8]_7 ;
  output \rdPntr_reg[8]_8 ;
  output \rdPntr_reg[8]_9 ;
  output \rdPntr_reg[8]_10 ;
  output \rdPntr_reg[8]_11 ;
  output \rdPntr_reg[8]_12 ;
  output \rdPntr_reg[8]_13 ;
  output \rdPntr_reg[8]_14 ;
  output \rdPntr_reg[8]_15 ;
  input someport;
  input i_clk;
  input [11:0]pixel_in;
  input i_data_valid;
  input [1:0]currentWbuff;
  input [1:0]currentRbuff;
  input \rdPntr_reg[0]_rep__1_0 ;

  wire [1:0]currentRbuff;
  wire [1:0]currentWbuff;
  wire i_clk;
  wire i_data_valid;
  wire [3:3]lineBuffRd;
  wire line_reg_r1_0_63_0_2_i_1__2_n_0;
  wire line_reg_r1_0_63_0_2_n_0;
  wire line_reg_r1_0_63_0_2_n_1;
  wire line_reg_r1_0_63_0_2_n_2;
  wire line_reg_r1_0_63_12_14_n_0;
  wire line_reg_r1_0_63_12_14_n_1;
  wire line_reg_r1_0_63_12_14_n_2;
  wire line_reg_r1_0_63_15_15_n_0;
  wire line_reg_r1_0_63_3_5_n_0;
  wire line_reg_r1_0_63_3_5_n_1;
  wire line_reg_r1_0_63_3_5_n_2;
  wire line_reg_r1_0_63_6_8_n_0;
  wire line_reg_r1_0_63_6_8_n_1;
  wire line_reg_r1_0_63_6_8_n_2;
  wire line_reg_r1_0_63_9_11_n_0;
  wire line_reg_r1_0_63_9_11_n_1;
  wire line_reg_r1_0_63_9_11_n_2;
  wire line_reg_r1_128_191_0_2_i_1__2_n_0;
  wire line_reg_r1_128_191_0_2_n_0;
  wire line_reg_r1_128_191_0_2_n_1;
  wire line_reg_r1_128_191_0_2_n_2;
  wire line_reg_r1_128_191_12_14_n_0;
  wire line_reg_r1_128_191_12_14_n_1;
  wire line_reg_r1_128_191_12_14_n_2;
  wire line_reg_r1_128_191_15_15_n_0;
  wire line_reg_r1_128_191_3_5_n_0;
  wire line_reg_r1_128_191_3_5_n_1;
  wire line_reg_r1_128_191_3_5_n_2;
  wire line_reg_r1_128_191_6_8_n_0;
  wire line_reg_r1_128_191_6_8_n_1;
  wire line_reg_r1_128_191_6_8_n_2;
  wire line_reg_r1_128_191_9_11_n_0;
  wire line_reg_r1_128_191_9_11_n_1;
  wire line_reg_r1_128_191_9_11_n_2;
  wire line_reg_r1_192_255_0_2_i_1__2_n_0;
  wire line_reg_r1_192_255_0_2_n_0;
  wire line_reg_r1_192_255_0_2_n_1;
  wire line_reg_r1_192_255_0_2_n_2;
  wire line_reg_r1_192_255_12_14_n_0;
  wire line_reg_r1_192_255_12_14_n_1;
  wire line_reg_r1_192_255_12_14_n_2;
  wire line_reg_r1_192_255_15_15_n_0;
  wire line_reg_r1_192_255_3_5_n_0;
  wire line_reg_r1_192_255_3_5_n_1;
  wire line_reg_r1_192_255_3_5_n_2;
  wire line_reg_r1_192_255_6_8_n_0;
  wire line_reg_r1_192_255_6_8_n_1;
  wire line_reg_r1_192_255_6_8_n_2;
  wire line_reg_r1_192_255_9_11_n_0;
  wire line_reg_r1_192_255_9_11_n_1;
  wire line_reg_r1_192_255_9_11_n_2;
  wire line_reg_r1_256_319_0_2_i_1__2_n_0;
  wire line_reg_r1_256_319_0_2_n_0;
  wire line_reg_r1_256_319_0_2_n_1;
  wire line_reg_r1_256_319_0_2_n_2;
  wire line_reg_r1_256_319_12_14_n_0;
  wire line_reg_r1_256_319_12_14_n_1;
  wire line_reg_r1_256_319_12_14_n_2;
  wire line_reg_r1_256_319_15_15_n_0;
  wire line_reg_r1_256_319_3_5_n_0;
  wire line_reg_r1_256_319_3_5_n_1;
  wire line_reg_r1_256_319_3_5_n_2;
  wire line_reg_r1_256_319_6_8_n_0;
  wire line_reg_r1_256_319_6_8_n_1;
  wire line_reg_r1_256_319_6_8_n_2;
  wire line_reg_r1_256_319_9_11_n_0;
  wire line_reg_r1_256_319_9_11_n_1;
  wire line_reg_r1_256_319_9_11_n_2;
  wire line_reg_r1_320_383_0_2_i_1__2_n_0;
  wire line_reg_r1_320_383_0_2_n_0;
  wire line_reg_r1_320_383_0_2_n_1;
  wire line_reg_r1_320_383_0_2_n_2;
  wire line_reg_r1_320_383_12_14_n_0;
  wire line_reg_r1_320_383_12_14_n_1;
  wire line_reg_r1_320_383_12_14_n_2;
  wire line_reg_r1_320_383_15_15_n_0;
  wire line_reg_r1_320_383_3_5_n_0;
  wire line_reg_r1_320_383_3_5_n_1;
  wire line_reg_r1_320_383_3_5_n_2;
  wire line_reg_r1_320_383_6_8_n_0;
  wire line_reg_r1_320_383_6_8_n_1;
  wire line_reg_r1_320_383_6_8_n_2;
  wire line_reg_r1_320_383_9_11_n_0;
  wire line_reg_r1_320_383_9_11_n_1;
  wire line_reg_r1_320_383_9_11_n_2;
  wire line_reg_r1_384_447_0_2_i_1__2_n_0;
  wire line_reg_r1_384_447_0_2_n_0;
  wire line_reg_r1_384_447_0_2_n_1;
  wire line_reg_r1_384_447_0_2_n_2;
  wire line_reg_r1_384_447_12_14_n_0;
  wire line_reg_r1_384_447_12_14_n_1;
  wire line_reg_r1_384_447_12_14_n_2;
  wire line_reg_r1_384_447_15_15_n_0;
  wire line_reg_r1_384_447_3_5_n_0;
  wire line_reg_r1_384_447_3_5_n_1;
  wire line_reg_r1_384_447_3_5_n_2;
  wire line_reg_r1_384_447_6_8_n_0;
  wire line_reg_r1_384_447_6_8_n_1;
  wire line_reg_r1_384_447_6_8_n_2;
  wire line_reg_r1_384_447_9_11_n_0;
  wire line_reg_r1_384_447_9_11_n_1;
  wire line_reg_r1_384_447_9_11_n_2;
  wire line_reg_r1_448_511_0_2_i_1__2_n_0;
  wire line_reg_r1_448_511_0_2_n_0;
  wire line_reg_r1_448_511_0_2_n_1;
  wire line_reg_r1_448_511_0_2_n_2;
  wire line_reg_r1_448_511_12_14_n_0;
  wire line_reg_r1_448_511_12_14_n_1;
  wire line_reg_r1_448_511_12_14_n_2;
  wire line_reg_r1_448_511_15_15_n_0;
  wire line_reg_r1_448_511_3_5_n_0;
  wire line_reg_r1_448_511_3_5_n_1;
  wire line_reg_r1_448_511_3_5_n_2;
  wire line_reg_r1_448_511_6_8_n_0;
  wire line_reg_r1_448_511_6_8_n_1;
  wire line_reg_r1_448_511_6_8_n_2;
  wire line_reg_r1_448_511_9_11_n_0;
  wire line_reg_r1_448_511_9_11_n_1;
  wire line_reg_r1_448_511_9_11_n_2;
  wire line_reg_r1_512_575_0_2_i_1__2_n_0;
  wire line_reg_r1_512_575_0_2_n_0;
  wire line_reg_r1_512_575_0_2_n_1;
  wire line_reg_r1_512_575_0_2_n_2;
  wire line_reg_r1_512_575_12_14_n_0;
  wire line_reg_r1_512_575_12_14_n_1;
  wire line_reg_r1_512_575_12_14_n_2;
  wire line_reg_r1_512_575_15_15_n_0;
  wire line_reg_r1_512_575_3_5_n_0;
  wire line_reg_r1_512_575_3_5_n_1;
  wire line_reg_r1_512_575_3_5_n_2;
  wire line_reg_r1_512_575_6_8_n_0;
  wire line_reg_r1_512_575_6_8_n_1;
  wire line_reg_r1_512_575_6_8_n_2;
  wire line_reg_r1_512_575_9_11_n_0;
  wire line_reg_r1_512_575_9_11_n_1;
  wire line_reg_r1_512_575_9_11_n_2;
  wire line_reg_r1_576_639_0_2_i_1__2_n_0;
  wire line_reg_r1_576_639_0_2_n_0;
  wire line_reg_r1_576_639_0_2_n_1;
  wire line_reg_r1_576_639_0_2_n_2;
  wire line_reg_r1_576_639_12_14_n_0;
  wire line_reg_r1_576_639_12_14_n_1;
  wire line_reg_r1_576_639_12_14_n_2;
  wire line_reg_r1_576_639_15_15_n_0;
  wire line_reg_r1_576_639_3_5_n_0;
  wire line_reg_r1_576_639_3_5_n_1;
  wire line_reg_r1_576_639_3_5_n_2;
  wire line_reg_r1_576_639_6_8_n_0;
  wire line_reg_r1_576_639_6_8_n_1;
  wire line_reg_r1_576_639_6_8_n_2;
  wire line_reg_r1_576_639_9_11_n_0;
  wire line_reg_r1_576_639_9_11_n_1;
  wire line_reg_r1_576_639_9_11_n_2;
  wire line_reg_r1_64_127_0_2_i_1__2_n_0;
  wire line_reg_r1_64_127_0_2_n_0;
  wire line_reg_r1_64_127_0_2_n_1;
  wire line_reg_r1_64_127_0_2_n_2;
  wire line_reg_r1_64_127_12_14_n_0;
  wire line_reg_r1_64_127_12_14_n_1;
  wire line_reg_r1_64_127_12_14_n_2;
  wire line_reg_r1_64_127_15_15_n_0;
  wire line_reg_r1_64_127_3_5_n_0;
  wire line_reg_r1_64_127_3_5_n_1;
  wire line_reg_r1_64_127_3_5_n_2;
  wire line_reg_r1_64_127_6_8_n_0;
  wire line_reg_r1_64_127_6_8_n_1;
  wire line_reg_r1_64_127_6_8_n_2;
  wire line_reg_r1_64_127_9_11_n_0;
  wire line_reg_r1_64_127_9_11_n_1;
  wire line_reg_r1_64_127_9_11_n_2;
  wire line_reg_r2_0_63_0_2_i_1__2_n_0;
  wire line_reg_r2_0_63_0_2_i_2__2_n_0;
  wire line_reg_r2_0_63_0_2_i_3__2_n_0;
  wire line_reg_r2_0_63_0_2_i_4__2_n_0;
  wire line_reg_r2_0_63_0_2_i_5__2_n_0;
  wire line_reg_r2_0_63_0_2_i_6__2_n_0;
  wire line_reg_r2_0_63_0_2_n_0;
  wire line_reg_r2_0_63_0_2_n_1;
  wire line_reg_r2_0_63_0_2_n_2;
  wire line_reg_r2_0_63_12_14_n_0;
  wire line_reg_r2_0_63_12_14_n_1;
  wire line_reg_r2_0_63_12_14_n_2;
  wire line_reg_r2_0_63_15_15_n_0;
  wire line_reg_r2_0_63_3_5_n_0;
  wire line_reg_r2_0_63_3_5_n_1;
  wire line_reg_r2_0_63_3_5_n_2;
  wire line_reg_r2_0_63_6_8_n_0;
  wire line_reg_r2_0_63_6_8_n_1;
  wire line_reg_r2_0_63_6_8_n_2;
  wire line_reg_r2_0_63_9_11_n_0;
  wire line_reg_r2_0_63_9_11_n_1;
  wire line_reg_r2_0_63_9_11_n_2;
  wire line_reg_r2_128_191_0_2_n_0;
  wire line_reg_r2_128_191_0_2_n_1;
  wire line_reg_r2_128_191_0_2_n_2;
  wire line_reg_r2_128_191_12_14_n_0;
  wire line_reg_r2_128_191_12_14_n_1;
  wire line_reg_r2_128_191_12_14_n_2;
  wire line_reg_r2_128_191_15_15_n_0;
  wire line_reg_r2_128_191_3_5_n_0;
  wire line_reg_r2_128_191_3_5_n_1;
  wire line_reg_r2_128_191_3_5_n_2;
  wire line_reg_r2_128_191_6_8_n_0;
  wire line_reg_r2_128_191_6_8_n_1;
  wire line_reg_r2_128_191_6_8_n_2;
  wire line_reg_r2_128_191_9_11_n_0;
  wire line_reg_r2_128_191_9_11_n_1;
  wire line_reg_r2_128_191_9_11_n_2;
  wire line_reg_r2_192_255_0_2_n_0;
  wire line_reg_r2_192_255_0_2_n_1;
  wire line_reg_r2_192_255_0_2_n_2;
  wire line_reg_r2_192_255_12_14_n_0;
  wire line_reg_r2_192_255_12_14_n_1;
  wire line_reg_r2_192_255_12_14_n_2;
  wire line_reg_r2_192_255_15_15_n_0;
  wire line_reg_r2_192_255_3_5_n_0;
  wire line_reg_r2_192_255_3_5_n_1;
  wire line_reg_r2_192_255_3_5_n_2;
  wire line_reg_r2_192_255_6_8_n_0;
  wire line_reg_r2_192_255_6_8_n_1;
  wire line_reg_r2_192_255_6_8_n_2;
  wire line_reg_r2_192_255_9_11_n_0;
  wire line_reg_r2_192_255_9_11_n_1;
  wire line_reg_r2_192_255_9_11_n_2;
  wire line_reg_r2_256_319_0_2_n_0;
  wire line_reg_r2_256_319_0_2_n_1;
  wire line_reg_r2_256_319_0_2_n_2;
  wire line_reg_r2_256_319_12_14_n_0;
  wire line_reg_r2_256_319_12_14_n_1;
  wire line_reg_r2_256_319_12_14_n_2;
  wire line_reg_r2_256_319_15_15_n_0;
  wire line_reg_r2_256_319_3_5_n_0;
  wire line_reg_r2_256_319_3_5_n_1;
  wire line_reg_r2_256_319_3_5_n_2;
  wire line_reg_r2_256_319_6_8_n_0;
  wire line_reg_r2_256_319_6_8_n_1;
  wire line_reg_r2_256_319_6_8_n_2;
  wire line_reg_r2_256_319_9_11_n_0;
  wire line_reg_r2_256_319_9_11_n_1;
  wire line_reg_r2_256_319_9_11_n_2;
  wire line_reg_r2_320_383_0_2_n_0;
  wire line_reg_r2_320_383_0_2_n_1;
  wire line_reg_r2_320_383_0_2_n_2;
  wire line_reg_r2_320_383_12_14_n_0;
  wire line_reg_r2_320_383_12_14_n_1;
  wire line_reg_r2_320_383_12_14_n_2;
  wire line_reg_r2_320_383_15_15_n_0;
  wire line_reg_r2_320_383_3_5_n_0;
  wire line_reg_r2_320_383_3_5_n_1;
  wire line_reg_r2_320_383_3_5_n_2;
  wire line_reg_r2_320_383_6_8_n_0;
  wire line_reg_r2_320_383_6_8_n_1;
  wire line_reg_r2_320_383_6_8_n_2;
  wire line_reg_r2_320_383_9_11_n_0;
  wire line_reg_r2_320_383_9_11_n_1;
  wire line_reg_r2_320_383_9_11_n_2;
  wire line_reg_r2_384_447_0_2_n_0;
  wire line_reg_r2_384_447_0_2_n_1;
  wire line_reg_r2_384_447_0_2_n_2;
  wire line_reg_r2_384_447_12_14_n_0;
  wire line_reg_r2_384_447_12_14_n_1;
  wire line_reg_r2_384_447_12_14_n_2;
  wire line_reg_r2_384_447_15_15_n_0;
  wire line_reg_r2_384_447_3_5_n_0;
  wire line_reg_r2_384_447_3_5_n_1;
  wire line_reg_r2_384_447_3_5_n_2;
  wire line_reg_r2_384_447_6_8_n_0;
  wire line_reg_r2_384_447_6_8_n_1;
  wire line_reg_r2_384_447_6_8_n_2;
  wire line_reg_r2_384_447_9_11_n_0;
  wire line_reg_r2_384_447_9_11_n_1;
  wire line_reg_r2_384_447_9_11_n_2;
  wire line_reg_r2_448_511_0_2_n_0;
  wire line_reg_r2_448_511_0_2_n_1;
  wire line_reg_r2_448_511_0_2_n_2;
  wire line_reg_r2_448_511_12_14_n_0;
  wire line_reg_r2_448_511_12_14_n_1;
  wire line_reg_r2_448_511_12_14_n_2;
  wire line_reg_r2_448_511_15_15_n_0;
  wire line_reg_r2_448_511_3_5_n_0;
  wire line_reg_r2_448_511_3_5_n_1;
  wire line_reg_r2_448_511_3_5_n_2;
  wire line_reg_r2_448_511_6_8_n_0;
  wire line_reg_r2_448_511_6_8_n_1;
  wire line_reg_r2_448_511_6_8_n_2;
  wire line_reg_r2_448_511_9_11_n_0;
  wire line_reg_r2_448_511_9_11_n_1;
  wire line_reg_r2_448_511_9_11_n_2;
  wire line_reg_r2_512_575_0_2_n_0;
  wire line_reg_r2_512_575_0_2_n_1;
  wire line_reg_r2_512_575_0_2_n_2;
  wire line_reg_r2_512_575_12_14_n_0;
  wire line_reg_r2_512_575_12_14_n_1;
  wire line_reg_r2_512_575_12_14_n_2;
  wire line_reg_r2_512_575_15_15_n_0;
  wire line_reg_r2_512_575_3_5_n_0;
  wire line_reg_r2_512_575_3_5_n_1;
  wire line_reg_r2_512_575_3_5_n_2;
  wire line_reg_r2_512_575_6_8_n_0;
  wire line_reg_r2_512_575_6_8_n_1;
  wire line_reg_r2_512_575_6_8_n_2;
  wire line_reg_r2_512_575_9_11_n_0;
  wire line_reg_r2_512_575_9_11_n_1;
  wire line_reg_r2_512_575_9_11_n_2;
  wire line_reg_r2_576_639_0_2_n_0;
  wire line_reg_r2_576_639_0_2_n_1;
  wire line_reg_r2_576_639_0_2_n_2;
  wire line_reg_r2_576_639_12_14_n_0;
  wire line_reg_r2_576_639_12_14_n_1;
  wire line_reg_r2_576_639_12_14_n_2;
  wire line_reg_r2_576_639_15_15_n_0;
  wire line_reg_r2_576_639_3_5_n_0;
  wire line_reg_r2_576_639_3_5_n_1;
  wire line_reg_r2_576_639_3_5_n_2;
  wire line_reg_r2_576_639_6_8_n_0;
  wire line_reg_r2_576_639_6_8_n_1;
  wire line_reg_r2_576_639_6_8_n_2;
  wire line_reg_r2_576_639_9_11_n_0;
  wire line_reg_r2_576_639_9_11_n_1;
  wire line_reg_r2_576_639_9_11_n_2;
  wire line_reg_r2_64_127_0_2_n_0;
  wire line_reg_r2_64_127_0_2_n_1;
  wire line_reg_r2_64_127_0_2_n_2;
  wire line_reg_r2_64_127_12_14_n_0;
  wire line_reg_r2_64_127_12_14_n_1;
  wire line_reg_r2_64_127_12_14_n_2;
  wire line_reg_r2_64_127_15_15_n_0;
  wire line_reg_r2_64_127_3_5_n_0;
  wire line_reg_r2_64_127_3_5_n_1;
  wire line_reg_r2_64_127_3_5_n_2;
  wire line_reg_r2_64_127_6_8_n_0;
  wire line_reg_r2_64_127_6_8_n_1;
  wire line_reg_r2_64_127_6_8_n_2;
  wire line_reg_r2_64_127_9_11_n_0;
  wire line_reg_r2_64_127_9_11_n_1;
  wire line_reg_r2_64_127_9_11_n_2;
  wire line_reg_r3_0_63_0_2_i_1__2_n_0;
  wire line_reg_r3_0_63_0_2_i_2__2_n_0;
  wire line_reg_r3_0_63_0_2_i_3__2_n_0;
  wire line_reg_r3_0_63_0_2_i_4__2_n_0;
  wire line_reg_r3_0_63_0_2_i_5__2_n_0;
  wire line_reg_r3_0_63_0_2_n_0;
  wire line_reg_r3_0_63_0_2_n_1;
  wire line_reg_r3_0_63_0_2_n_2;
  wire line_reg_r3_0_63_12_14_n_0;
  wire line_reg_r3_0_63_12_14_n_1;
  wire line_reg_r3_0_63_12_14_n_2;
  wire line_reg_r3_0_63_15_15_n_0;
  wire line_reg_r3_0_63_3_5_n_0;
  wire line_reg_r3_0_63_3_5_n_1;
  wire line_reg_r3_0_63_3_5_n_2;
  wire line_reg_r3_0_63_6_8_n_0;
  wire line_reg_r3_0_63_6_8_n_1;
  wire line_reg_r3_0_63_6_8_n_2;
  wire line_reg_r3_0_63_9_11_n_0;
  wire line_reg_r3_0_63_9_11_n_1;
  wire line_reg_r3_0_63_9_11_n_2;
  wire line_reg_r3_128_191_0_2_n_0;
  wire line_reg_r3_128_191_0_2_n_1;
  wire line_reg_r3_128_191_0_2_n_2;
  wire line_reg_r3_128_191_12_14_n_0;
  wire line_reg_r3_128_191_12_14_n_1;
  wire line_reg_r3_128_191_12_14_n_2;
  wire line_reg_r3_128_191_15_15_n_0;
  wire line_reg_r3_128_191_3_5_n_0;
  wire line_reg_r3_128_191_3_5_n_1;
  wire line_reg_r3_128_191_3_5_n_2;
  wire line_reg_r3_128_191_6_8_n_0;
  wire line_reg_r3_128_191_6_8_n_1;
  wire line_reg_r3_128_191_6_8_n_2;
  wire line_reg_r3_128_191_9_11_n_0;
  wire line_reg_r3_128_191_9_11_n_1;
  wire line_reg_r3_128_191_9_11_n_2;
  wire line_reg_r3_192_255_0_2_n_0;
  wire line_reg_r3_192_255_0_2_n_1;
  wire line_reg_r3_192_255_0_2_n_2;
  wire line_reg_r3_192_255_12_14_n_0;
  wire line_reg_r3_192_255_12_14_n_1;
  wire line_reg_r3_192_255_12_14_n_2;
  wire line_reg_r3_192_255_15_15_n_0;
  wire line_reg_r3_192_255_3_5_n_0;
  wire line_reg_r3_192_255_3_5_n_1;
  wire line_reg_r3_192_255_3_5_n_2;
  wire line_reg_r3_192_255_6_8_n_0;
  wire line_reg_r3_192_255_6_8_n_1;
  wire line_reg_r3_192_255_6_8_n_2;
  wire line_reg_r3_192_255_9_11_n_0;
  wire line_reg_r3_192_255_9_11_n_1;
  wire line_reg_r3_192_255_9_11_n_2;
  wire line_reg_r3_256_319_0_2_n_0;
  wire line_reg_r3_256_319_0_2_n_1;
  wire line_reg_r3_256_319_0_2_n_2;
  wire line_reg_r3_256_319_12_14_n_0;
  wire line_reg_r3_256_319_12_14_n_1;
  wire line_reg_r3_256_319_12_14_n_2;
  wire line_reg_r3_256_319_15_15_n_0;
  wire line_reg_r3_256_319_3_5_n_0;
  wire line_reg_r3_256_319_3_5_n_1;
  wire line_reg_r3_256_319_3_5_n_2;
  wire line_reg_r3_256_319_6_8_n_0;
  wire line_reg_r3_256_319_6_8_n_1;
  wire line_reg_r3_256_319_6_8_n_2;
  wire line_reg_r3_256_319_9_11_n_0;
  wire line_reg_r3_256_319_9_11_n_1;
  wire line_reg_r3_256_319_9_11_n_2;
  wire line_reg_r3_320_383_0_2_n_0;
  wire line_reg_r3_320_383_0_2_n_1;
  wire line_reg_r3_320_383_0_2_n_2;
  wire line_reg_r3_320_383_12_14_n_0;
  wire line_reg_r3_320_383_12_14_n_1;
  wire line_reg_r3_320_383_12_14_n_2;
  wire line_reg_r3_320_383_15_15_n_0;
  wire line_reg_r3_320_383_3_5_n_0;
  wire line_reg_r3_320_383_3_5_n_1;
  wire line_reg_r3_320_383_3_5_n_2;
  wire line_reg_r3_320_383_6_8_n_0;
  wire line_reg_r3_320_383_6_8_n_1;
  wire line_reg_r3_320_383_6_8_n_2;
  wire line_reg_r3_320_383_9_11_n_0;
  wire line_reg_r3_320_383_9_11_n_1;
  wire line_reg_r3_320_383_9_11_n_2;
  wire line_reg_r3_384_447_0_2_n_0;
  wire line_reg_r3_384_447_0_2_n_1;
  wire line_reg_r3_384_447_0_2_n_2;
  wire line_reg_r3_384_447_12_14_n_0;
  wire line_reg_r3_384_447_12_14_n_1;
  wire line_reg_r3_384_447_12_14_n_2;
  wire line_reg_r3_384_447_15_15_n_0;
  wire line_reg_r3_384_447_3_5_n_0;
  wire line_reg_r3_384_447_3_5_n_1;
  wire line_reg_r3_384_447_3_5_n_2;
  wire line_reg_r3_384_447_6_8_n_0;
  wire line_reg_r3_384_447_6_8_n_1;
  wire line_reg_r3_384_447_6_8_n_2;
  wire line_reg_r3_384_447_9_11_n_0;
  wire line_reg_r3_384_447_9_11_n_1;
  wire line_reg_r3_384_447_9_11_n_2;
  wire line_reg_r3_448_511_0_2_n_0;
  wire line_reg_r3_448_511_0_2_n_1;
  wire line_reg_r3_448_511_0_2_n_2;
  wire line_reg_r3_448_511_12_14_n_0;
  wire line_reg_r3_448_511_12_14_n_1;
  wire line_reg_r3_448_511_12_14_n_2;
  wire line_reg_r3_448_511_15_15_n_0;
  wire line_reg_r3_448_511_3_5_n_0;
  wire line_reg_r3_448_511_3_5_n_1;
  wire line_reg_r3_448_511_3_5_n_2;
  wire line_reg_r3_448_511_6_8_n_0;
  wire line_reg_r3_448_511_6_8_n_1;
  wire line_reg_r3_448_511_6_8_n_2;
  wire line_reg_r3_448_511_9_11_n_0;
  wire line_reg_r3_448_511_9_11_n_1;
  wire line_reg_r3_448_511_9_11_n_2;
  wire line_reg_r3_512_575_0_2_n_0;
  wire line_reg_r3_512_575_0_2_n_1;
  wire line_reg_r3_512_575_0_2_n_2;
  wire line_reg_r3_512_575_12_14_n_0;
  wire line_reg_r3_512_575_12_14_n_1;
  wire line_reg_r3_512_575_12_14_n_2;
  wire line_reg_r3_512_575_15_15_n_0;
  wire line_reg_r3_512_575_3_5_n_0;
  wire line_reg_r3_512_575_3_5_n_1;
  wire line_reg_r3_512_575_3_5_n_2;
  wire line_reg_r3_512_575_6_8_n_0;
  wire line_reg_r3_512_575_6_8_n_1;
  wire line_reg_r3_512_575_6_8_n_2;
  wire line_reg_r3_512_575_9_11_n_0;
  wire line_reg_r3_512_575_9_11_n_1;
  wire line_reg_r3_512_575_9_11_n_2;
  wire line_reg_r3_576_639_0_2_n_0;
  wire line_reg_r3_576_639_0_2_n_1;
  wire line_reg_r3_576_639_0_2_n_2;
  wire line_reg_r3_576_639_12_14_n_0;
  wire line_reg_r3_576_639_12_14_n_1;
  wire line_reg_r3_576_639_12_14_n_2;
  wire line_reg_r3_576_639_15_15_n_0;
  wire line_reg_r3_576_639_3_5_n_0;
  wire line_reg_r3_576_639_3_5_n_1;
  wire line_reg_r3_576_639_3_5_n_2;
  wire line_reg_r3_576_639_6_8_n_0;
  wire line_reg_r3_576_639_6_8_n_1;
  wire line_reg_r3_576_639_6_8_n_2;
  wire line_reg_r3_576_639_9_11_n_0;
  wire line_reg_r3_576_639_9_11_n_1;
  wire line_reg_r3_576_639_9_11_n_2;
  wire line_reg_r3_64_127_0_2_n_0;
  wire line_reg_r3_64_127_0_2_n_1;
  wire line_reg_r3_64_127_0_2_n_2;
  wire line_reg_r3_64_127_12_14_n_0;
  wire line_reg_r3_64_127_12_14_n_1;
  wire line_reg_r3_64_127_12_14_n_2;
  wire line_reg_r3_64_127_15_15_n_0;
  wire line_reg_r3_64_127_3_5_n_0;
  wire line_reg_r3_64_127_3_5_n_1;
  wire line_reg_r3_64_127_3_5_n_2;
  wire line_reg_r3_64_127_6_8_n_0;
  wire line_reg_r3_64_127_6_8_n_1;
  wire line_reg_r3_64_127_6_8_n_2;
  wire line_reg_r3_64_127_9_11_n_0;
  wire line_reg_r3_64_127_9_11_n_1;
  wire line_reg_r3_64_127_9_11_n_2;
  wire \mult[0][1][1]_i_10_n_0 ;
  wire \mult[0][1][1]_i_11_n_0 ;
  wire \mult[0][1][1]_i_22_n_0 ;
  wire \mult[0][1][1]_i_23_n_0 ;
  wire \mult[0][1][1]_i_24_n_0 ;
  wire \mult[0][1][1]_i_25_n_0 ;
  wire \mult[0][1][2]_i_10_n_0 ;
  wire \mult[0][1][2]_i_11_n_0 ;
  wire \mult[0][1][2]_i_22_n_0 ;
  wire \mult[0][1][2]_i_23_n_0 ;
  wire \mult[0][1][2]_i_24_n_0 ;
  wire \mult[0][1][2]_i_25_n_0 ;
  wire \mult[0][1][3]_i_10_n_0 ;
  wire \mult[0][1][3]_i_11_n_0 ;
  wire \mult[0][1][3]_i_22_n_0 ;
  wire \mult[0][1][3]_i_23_n_0 ;
  wire \mult[0][1][3]_i_24_n_0 ;
  wire \mult[0][1][3]_i_25_n_0 ;
  wire \mult[0][1][4]_i_10_n_0 ;
  wire \mult[0][1][4]_i_11_n_0 ;
  wire \mult[0][1][4]_i_22_n_0 ;
  wire \mult[0][1][4]_i_23_n_0 ;
  wire \mult[0][1][4]_i_24_n_0 ;
  wire \mult[0][1][4]_i_25_n_0 ;
  wire \mult[0][1][5]_i_10_n_0 ;
  wire \mult[0][1][5]_i_11_n_0 ;
  wire \mult[0][1][5]_i_22_n_0 ;
  wire \mult[0][1][5]_i_23_n_0 ;
  wire \mult[0][1][5]_i_24_n_0 ;
  wire \mult[0][1][5]_i_25_n_0 ;
  wire \mult[0][2][0]_i_10_n_0 ;
  wire \mult[0][2][0]_i_11_n_0 ;
  wire \mult[0][2][0]_i_22_n_0 ;
  wire \mult[0][2][0]_i_23_n_0 ;
  wire \mult[0][2][0]_i_24_n_0 ;
  wire \mult[0][2][0]_i_25_n_0 ;
  wire \mult[0][2][1]_i_10_n_0 ;
  wire \mult[0][2][1]_i_11_n_0 ;
  wire \mult[0][2][1]_i_22_n_0 ;
  wire \mult[0][2][1]_i_23_n_0 ;
  wire \mult[0][2][1]_i_24_n_0 ;
  wire \mult[0][2][1]_i_25_n_0 ;
  wire \mult[0][2][2]_i_10_n_0 ;
  wire \mult[0][2][2]_i_11_n_0 ;
  wire \mult[0][2][2]_i_22_n_0 ;
  wire \mult[0][2][2]_i_23_n_0 ;
  wire \mult[0][2][2]_i_24_n_0 ;
  wire \mult[0][2][2]_i_25_n_0 ;
  wire \mult[0][2][3]_i_10_n_0 ;
  wire \mult[0][2][3]_i_11_n_0 ;
  wire \mult[0][2][3]_i_22_n_0 ;
  wire \mult[0][2][3]_i_23_n_0 ;
  wire \mult[0][2][3]_i_24_n_0 ;
  wire \mult[0][2][3]_i_25_n_0 ;
  wire \mult[0][2][4]_i_10_n_0 ;
  wire \mult[0][2][4]_i_11_n_0 ;
  wire \mult[0][2][4]_i_22_n_0 ;
  wire \mult[0][2][4]_i_23_n_0 ;
  wire \mult[0][2][4]_i_24_n_0 ;
  wire \mult[0][2][4]_i_25_n_0 ;
  wire \mult[0][3][1]_i_10_n_0 ;
  wire \mult[0][3][1]_i_11_n_0 ;
  wire \mult[0][3][1]_i_9_n_0 ;
  wire \mult[0][3][2]_i_10_n_0 ;
  wire \mult[0][3][2]_i_11_n_0 ;
  wire \mult[0][3][2]_i_9_n_0 ;
  wire \mult[0][3][3]_i_10_n_0 ;
  wire \mult[0][3][3]_i_11_n_0 ;
  wire \mult[0][3][3]_i_9_n_0 ;
  wire \mult[0][3][4]_i_10_n_0 ;
  wire \mult[0][3][4]_i_11_n_0 ;
  wire \mult[0][3][4]_i_9_n_0 ;
  wire \mult[0][3][5]_i_10_n_0 ;
  wire \mult[0][3][5]_i_11_n_0 ;
  wire \mult[0][3][5]_i_9_n_0 ;
  wire \mult[1][1][1]_i_10_n_0 ;
  wire \mult[1][1][1]_i_11_n_0 ;
  wire \mult[1][1][1]_i_22_n_0 ;
  wire \mult[1][1][1]_i_23_n_0 ;
  wire \mult[1][1][1]_i_24_n_0 ;
  wire \mult[1][1][1]_i_25_n_0 ;
  wire \mult[1][1][2]_i_10_n_0 ;
  wire \mult[1][1][2]_i_11_n_0 ;
  wire \mult[1][1][2]_i_22_n_0 ;
  wire \mult[1][1][2]_i_23_n_0 ;
  wire \mult[1][1][2]_i_24_n_0 ;
  wire \mult[1][1][2]_i_25_n_0 ;
  wire \mult[1][1][3]_i_10_n_0 ;
  wire \mult[1][1][3]_i_11_n_0 ;
  wire \mult[1][1][3]_i_22_n_0 ;
  wire \mult[1][1][3]_i_23_n_0 ;
  wire \mult[1][1][3]_i_24_n_0 ;
  wire \mult[1][1][3]_i_25_n_0 ;
  wire \mult[1][1][4]_i_10_n_0 ;
  wire \mult[1][1][4]_i_11_n_0 ;
  wire \mult[1][1][4]_i_22_n_0 ;
  wire \mult[1][1][4]_i_23_n_0 ;
  wire \mult[1][1][4]_i_24_n_0 ;
  wire \mult[1][1][4]_i_25_n_0 ;
  wire \mult[1][1][5]_i_10_n_0 ;
  wire \mult[1][1][5]_i_11_n_0 ;
  wire \mult[1][1][5]_i_22_n_0 ;
  wire \mult[1][1][5]_i_23_n_0 ;
  wire \mult[1][1][5]_i_24_n_0 ;
  wire \mult[1][1][5]_i_25_n_0 ;
  wire \mult[1][1][6]_i_10_n_0 ;
  wire \mult[1][1][6]_i_11_n_0 ;
  wire \mult[1][1][6]_i_22_n_0 ;
  wire \mult[1][1][6]_i_23_n_0 ;
  wire \mult[1][1][6]_i_24_n_0 ;
  wire \mult[1][1][6]_i_25_n_0 ;
  wire \mult[1][2][0]_i_10_n_0 ;
  wire \mult[1][2][0]_i_11_n_0 ;
  wire \mult[1][2][0]_i_22_n_0 ;
  wire \mult[1][2][0]_i_23_n_0 ;
  wire \mult[1][2][0]_i_24_n_0 ;
  wire \mult[1][2][0]_i_25_n_0 ;
  wire \mult[1][2][1]_i_10_n_0 ;
  wire \mult[1][2][1]_i_11_n_0 ;
  wire \mult[1][2][1]_i_22_n_0 ;
  wire \mult[1][2][1]_i_23_n_0 ;
  wire \mult[1][2][1]_i_24_n_0 ;
  wire \mult[1][2][1]_i_25_n_0 ;
  wire \mult[1][2][2]_i_10_n_0 ;
  wire \mult[1][2][2]_i_11_n_0 ;
  wire \mult[1][2][2]_i_22_n_0 ;
  wire \mult[1][2][2]_i_23_n_0 ;
  wire \mult[1][2][2]_i_24_n_0 ;
  wire \mult[1][2][2]_i_25_n_0 ;
  wire \mult[1][2][3]_i_10_n_0 ;
  wire \mult[1][2][3]_i_11_n_0 ;
  wire \mult[1][2][3]_i_22_n_0 ;
  wire \mult[1][2][3]_i_23_n_0 ;
  wire \mult[1][2][3]_i_24_n_0 ;
  wire \mult[1][2][3]_i_25_n_0 ;
  wire \mult[1][2][4]_i_10_n_0 ;
  wire \mult[1][2][4]_i_11_n_0 ;
  wire \mult[1][2][4]_i_22_n_0 ;
  wire \mult[1][2][4]_i_23_n_0 ;
  wire \mult[1][2][4]_i_24_n_0 ;
  wire \mult[1][2][4]_i_25_n_0 ;
  wire \mult[1][2][5]_i_10_n_0 ;
  wire \mult[1][2][5]_i_11_n_0 ;
  wire \mult[1][2][5]_i_22_n_0 ;
  wire \mult[1][2][5]_i_23_n_0 ;
  wire \mult[1][2][5]_i_24_n_0 ;
  wire \mult[1][2][5]_i_25_n_0 ;
  wire \mult[1][3][1]_i_10_n_0 ;
  wire \mult[1][3][1]_i_11_n_0 ;
  wire \mult[1][3][1]_i_9_n_0 ;
  wire \mult[1][3][2]_i_10_n_0 ;
  wire \mult[1][3][2]_i_11_n_0 ;
  wire \mult[1][3][2]_i_9_n_0 ;
  wire \mult[1][3][3]_i_10_n_0 ;
  wire \mult[1][3][3]_i_11_n_0 ;
  wire \mult[1][3][3]_i_9_n_0 ;
  wire \mult[1][3][4]_i_10_n_0 ;
  wire \mult[1][3][4]_i_11_n_0 ;
  wire \mult[1][3][4]_i_9_n_0 ;
  wire \mult[1][3][5]_i_10_n_0 ;
  wire \mult[1][3][5]_i_11_n_0 ;
  wire \mult[1][3][5]_i_9_n_0 ;
  wire \mult[1][3][6]_i_10_n_0 ;
  wire \mult[1][3][6]_i_11_n_0 ;
  wire \mult[1][3][6]_i_9_n_0 ;
  wire \mult[2][1][1]_i_10_n_0 ;
  wire \mult[2][1][1]_i_11_n_0 ;
  wire \mult[2][1][1]_i_22_n_0 ;
  wire \mult[2][1][1]_i_23_n_0 ;
  wire \mult[2][1][1]_i_24_n_0 ;
  wire \mult[2][1][1]_i_25_n_0 ;
  wire \mult[2][1][2]_i_10_n_0 ;
  wire \mult[2][1][2]_i_11_n_0 ;
  wire \mult[2][1][2]_i_22_n_0 ;
  wire \mult[2][1][2]_i_23_n_0 ;
  wire \mult[2][1][2]_i_24_n_0 ;
  wire \mult[2][1][2]_i_25_n_0 ;
  wire \mult[2][1][3]_i_10_n_0 ;
  wire \mult[2][1][3]_i_11_n_0 ;
  wire \mult[2][1][3]_i_22_n_0 ;
  wire \mult[2][1][3]_i_23_n_0 ;
  wire \mult[2][1][3]_i_24_n_0 ;
  wire \mult[2][1][3]_i_25_n_0 ;
  wire \mult[2][1][4]_i_10_n_0 ;
  wire \mult[2][1][4]_i_11_n_0 ;
  wire \mult[2][1][4]_i_22_n_0 ;
  wire \mult[2][1][4]_i_23_n_0 ;
  wire \mult[2][1][4]_i_24_n_0 ;
  wire \mult[2][1][4]_i_25_n_0 ;
  wire \mult[2][1][5]_i_12_n_0 ;
  wire \mult[2][1][5]_i_13_n_0 ;
  wire \mult[2][1][5]_i_14_n_0 ;
  wire \mult[2][1][5]_i_28_n_0 ;
  wire \mult[2][1][5]_i_29_n_0 ;
  wire \mult[2][1][5]_i_30_n_0 ;
  wire \mult[2][1][5]_i_31_n_0 ;
  wire \mult[2][1][5]_i_32_n_0 ;
  wire \mult[2][3][1]_i_10_n_0 ;
  wire \mult[2][3][1]_i_11_n_0 ;
  wire \mult[2][3][1]_i_9_n_0 ;
  wire \mult[2][3][2]_i_10_n_0 ;
  wire \mult[2][3][2]_i_11_n_0 ;
  wire \mult[2][3][2]_i_9_n_0 ;
  wire \mult[2][3][3]_i_10_n_0 ;
  wire \mult[2][3][3]_i_11_n_0 ;
  wire \mult[2][3][3]_i_9_n_0 ;
  wire \mult[2][3][4]_i_10_n_0 ;
  wire \mult[2][3][4]_i_11_n_0 ;
  wire \mult[2][3][4]_i_9_n_0 ;
  wire \mult[2][3][5]_i_10_n_0 ;
  wire \mult[2][3][5]_i_11_n_0 ;
  wire \mult[2][3][5]_i_9_n_0 ;
  wire \mult[2][8][0]_i_14_n_0 ;
  wire \mult[2][8][0]_i_15_n_0 ;
  wire \mult[2][8][0]_i_16_n_0 ;
  wire \mult[2][8][0]_i_17_n_0 ;
  wire \mult[2][8][0]_i_6_n_0 ;
  wire \mult[2][8][0]_i_7_n_0 ;
  wire \mult[2][8][1]_i_14_n_0 ;
  wire \mult[2][8][1]_i_15_n_0 ;
  wire \mult[2][8][1]_i_16_n_0 ;
  wire \mult[2][8][1]_i_17_n_0 ;
  wire \mult[2][8][1]_i_6_n_0 ;
  wire \mult[2][8][1]_i_7_n_0 ;
  wire \mult[2][8][2]_i_14_n_0 ;
  wire \mult[2][8][2]_i_15_n_0 ;
  wire \mult[2][8][2]_i_16_n_0 ;
  wire \mult[2][8][2]_i_17_n_0 ;
  wire \mult[2][8][2]_i_6_n_0 ;
  wire \mult[2][8][2]_i_7_n_0 ;
  wire \mult[2][8][3]_i_14_n_0 ;
  wire \mult[2][8][3]_i_15_n_0 ;
  wire \mult[2][8][3]_i_16_n_0 ;
  wire \mult[2][8][3]_i_17_n_0 ;
  wire \mult[2][8][3]_i_6_n_0 ;
  wire \mult[2][8][3]_i_7_n_0 ;
  wire \mult[2][8][4]_i_18_n_0 ;
  wire \mult[2][8][4]_i_19_n_0 ;
  wire \mult[2][8][4]_i_20_n_0 ;
  wire \mult[2][8][4]_i_21_n_0 ;
  wire \mult[2][8][4]_i_22_n_0 ;
  wire \mult[2][8][4]_i_23_n_0 ;
  wire \mult[2][8][4]_i_24_n_0 ;
  wire \mult[2][8][4]_i_6_n_0 ;
  wire \mult[2][8][4]_i_7_n_0 ;
  wire \mult[2][8][4]_i_8_n_0 ;
  wire [11:0]pixel_in;
  wire \rdPntr[10]_i_2__2_n_0 ;
  wire \rdPntr[10]_i_3__2_n_0 ;
  wire \rdPntr[6]_i_1__2_n_0 ;
  wire \rdPntr[6]_i_2__2_n_0 ;
  wire \rdPntr[7]_i_1__2_n_0 ;
  wire \rdPntr[8]_i_1__2_n_0 ;
  wire \rdPntr[9]_i_1__2_n_0 ;
  wire \rdPntr_reg[0]_rep__0_0 ;
  wire \rdPntr_reg[0]_rep__0_1 ;
  wire \rdPntr_reg[0]_rep__0_10 ;
  wire \rdPntr_reg[0]_rep__0_11 ;
  wire \rdPntr_reg[0]_rep__0_12 ;
  wire \rdPntr_reg[0]_rep__0_13 ;
  wire \rdPntr_reg[0]_rep__0_14 ;
  wire \rdPntr_reg[0]_rep__0_15 ;
  wire \rdPntr_reg[0]_rep__0_2 ;
  wire \rdPntr_reg[0]_rep__0_3 ;
  wire \rdPntr_reg[0]_rep__0_4 ;
  wire \rdPntr_reg[0]_rep__0_5 ;
  wire \rdPntr_reg[0]_rep__0_6 ;
  wire \rdPntr_reg[0]_rep__0_7 ;
  wire \rdPntr_reg[0]_rep__0_8 ;
  wire \rdPntr_reg[0]_rep__0_9 ;
  wire \rdPntr_reg[0]_rep__0_n_0 ;
  wire \rdPntr_reg[0]_rep__1_0 ;
  wire \rdPntr_reg[0]_rep__1_n_0 ;
  wire \rdPntr_reg[0]_rep_n_0 ;
  wire \rdPntr_reg[8]_0 ;
  wire \rdPntr_reg[8]_1 ;
  wire \rdPntr_reg[8]_10 ;
  wire \rdPntr_reg[8]_11 ;
  wire \rdPntr_reg[8]_12 ;
  wire \rdPntr_reg[8]_13 ;
  wire \rdPntr_reg[8]_14 ;
  wire \rdPntr_reg[8]_15 ;
  wire \rdPntr_reg[8]_2 ;
  wire \rdPntr_reg[8]_3 ;
  wire \rdPntr_reg[8]_4 ;
  wire \rdPntr_reg[8]_5 ;
  wire \rdPntr_reg[8]_6 ;
  wire \rdPntr_reg[8]_7 ;
  wire \rdPntr_reg[8]_8 ;
  wire \rdPntr_reg[8]_9 ;
  wire \rdPntr_reg[9]_0 ;
  wire \rdPntr_reg[9]_1 ;
  wire \rdPntr_reg[9]_10 ;
  wire \rdPntr_reg[9]_11 ;
  wire \rdPntr_reg[9]_12 ;
  wire \rdPntr_reg[9]_13 ;
  wire \rdPntr_reg[9]_14 ;
  wire \rdPntr_reg[9]_15 ;
  wire \rdPntr_reg[9]_2 ;
  wire \rdPntr_reg[9]_3 ;
  wire \rdPntr_reg[9]_4 ;
  wire \rdPntr_reg[9]_5 ;
  wire \rdPntr_reg[9]_6 ;
  wire \rdPntr_reg[9]_7 ;
  wire \rdPntr_reg[9]_8 ;
  wire \rdPntr_reg[9]_9 ;
  wire \rdPntr_reg_n_0_[0] ;
  wire \rdPntr_reg_n_0_[10] ;
  wire \rdPntr_reg_n_0_[1] ;
  wire \rdPntr_reg_n_0_[2] ;
  wire \rdPntr_reg_n_0_[3] ;
  wire \rdPntr_reg_n_0_[4] ;
  wire \rdPntr_reg_n_0_[5] ;
  wire [9:6]rdPntr_reg_rep__0;
  wire someport;
  wire \wrPntr[0]_i_1__2_n_0 ;
  wire \wrPntr[10]_i_1_n_0 ;
  wire \wrPntr[10]_i_2__2_n_0 ;
  wire \wrPntr[10]_i_3__2_n_0 ;
  wire \wrPntr[1]_i_1__2_n_0 ;
  wire \wrPntr[2]_i_1__2_n_0 ;
  wire \wrPntr[3]_i_1__2_n_0 ;
  wire \wrPntr[4]_i_1__2_n_0 ;
  wire \wrPntr[5]_i_1__2_n_0 ;
  wire \wrPntr[6]_i_1__2_n_0 ;
  wire \wrPntr[6]_i_2__2_n_0 ;
  wire \wrPntr[7]_i_1__2_n_0 ;
  wire \wrPntr[8]_i_1__2_n_0 ;
  wire \wrPntr[9]_i_1__2_n_0 ;
  wire \wrPntr_reg_n_0_[0] ;
  wire \wrPntr_reg_n_0_[10] ;
  wire \wrPntr_reg_n_0_[1] ;
  wire \wrPntr_reg_n_0_[2] ;
  wire \wrPntr_reg_n_0_[3] ;
  wire \wrPntr_reg_n_0_[4] ;
  wire \wrPntr_reg_n_0_[5] ;
  wire \wrPntr_reg_n_0_[6] ;
  wire \wrPntr_reg_n_0_[7] ;
  wire \wrPntr_reg_n_0_[8] ;
  wire \wrPntr_reg_n_0_[9] ;
  wire NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_128_191_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_128_191_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_128_191_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_128_191_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_192_255_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_192_255_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_192_255_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_192_255_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_256_319_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_256_319_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_256_319_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_256_319_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_320_383_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_320_383_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_320_383_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_320_383_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_384_447_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_384_447_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_384_447_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_384_447_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_448_511_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_448_511_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_448_511_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_448_511_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_512_575_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_512_575_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_512_575_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_512_575_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_576_639_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_576_639_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_576_639_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_576_639_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_64_127_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_64_127_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_64_127_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_64_127_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_128_191_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_128_191_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_128_191_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_128_191_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_192_255_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_192_255_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_192_255_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_192_255_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_256_319_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_256_319_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_256_319_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_256_319_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_320_383_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_320_383_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_320_383_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_320_383_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_384_447_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_384_447_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_384_447_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_384_447_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_448_511_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_448_511_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_448_511_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_448_511_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_512_575_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_512_575_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_512_575_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_512_575_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_576_639_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_576_639_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_576_639_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_576_639_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_64_127_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_64_127_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_64_127_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_64_127_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_128_191_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_128_191_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_128_191_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_128_191_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_192_255_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_192_255_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_192_255_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_192_255_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_256_319_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_256_319_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_256_319_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_256_319_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_320_383_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_320_383_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_320_383_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_320_383_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_384_447_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_384_447_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_384_447_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_384_447_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_448_511_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_448_511_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_448_511_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_448_511_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_512_575_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_512_575_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_512_575_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_512_575_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_576_639_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_576_639_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_576_639_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_576_639_9_11_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_64_127_12_14_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_64_127_15_15_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_64_127_6_8_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_64_127_9_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_0_63_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_0_63_0_2_n_0),
        .DOB(line_reg_r1_0_63_0_2_n_1),
        .DOC(line_reg_r1_0_63_0_2_n_2),
        .DOD(NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    line_reg_r1_0_63_0_2_i_1__2
       (.I0(\wrPntr[10]_i_1_n_0 ),
        .I1(\wrPntr_reg_n_0_[7] ),
        .I2(\wrPntr_reg_n_0_[6] ),
        .I3(\wrPntr_reg_n_0_[9] ),
        .I4(\wrPntr_reg_n_0_[8] ),
        .O(line_reg_r1_0_63_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_0_63_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r1_0_63_12_14_n_0),
        .DOB(line_reg_r1_0_63_12_14_n_1),
        .DOC(line_reg_r1_0_63_12_14_n_2),
        .DOD(NLW_line_reg_r1_0_63_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__2_n_0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_0_63_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_0_63_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_0_63_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_0_63_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r1_0_63_3_5_n_0),
        .DOB(line_reg_r1_0_63_3_5_n_1),
        .DOC(line_reg_r1_0_63_3_5_n_2),
        .DOD(NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_0_63_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r1_0_63_6_8_n_0),
        .DOB(line_reg_r1_0_63_6_8_n_1),
        .DOC(line_reg_r1_0_63_6_8_n_2),
        .DOD(NLW_line_reg_r1_0_63_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_0_63_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r1_0_63_9_11_n_0),
        .DOB(line_reg_r1_0_63_9_11_n_1),
        .DOC(line_reg_r1_0_63_9_11_n_2),
        .DOD(NLW_line_reg_r1_0_63_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_128_191_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_128_191_0_2_n_0),
        .DOB(line_reg_r1_128_191_0_2_n_1),
        .DOC(line_reg_r1_128_191_0_2_n_2),
        .DOD(NLW_line_reg_r1_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_reg_r1_128_191_0_2_i_1__2
       (.I0(\wrPntr[10]_i_1_n_0 ),
        .I1(\wrPntr_reg_n_0_[8] ),
        .I2(\wrPntr_reg_n_0_[6] ),
        .I3(\wrPntr_reg_n_0_[9] ),
        .I4(\wrPntr_reg_n_0_[7] ),
        .O(line_reg_r1_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_128_191_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r1_128_191_12_14_n_0),
        .DOB(line_reg_r1_128_191_12_14_n_1),
        .DOC(line_reg_r1_128_191_12_14_n_2),
        .DOD(NLW_line_reg_r1_128_191_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__2_n_0));
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_128_191_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_128_191_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_128_191_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_128_191_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r1_128_191_3_5_n_0),
        .DOB(line_reg_r1_128_191_3_5_n_1),
        .DOC(line_reg_r1_128_191_3_5_n_2),
        .DOD(NLW_line_reg_r1_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_128_191_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r1_128_191_6_8_n_0),
        .DOB(line_reg_r1_128_191_6_8_n_1),
        .DOC(line_reg_r1_128_191_6_8_n_2),
        .DOD(NLW_line_reg_r1_128_191_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_128_191_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r1_128_191_9_11_n_0),
        .DOB(line_reg_r1_128_191_9_11_n_1),
        .DOC(line_reg_r1_128_191_9_11_n_2),
        .DOD(NLW_line_reg_r1_128_191_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_192_255_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_192_255_0_2_n_0),
        .DOB(line_reg_r1_192_255_0_2_n_1),
        .DOC(line_reg_r1_192_255_0_2_n_2),
        .DOD(NLW_line_reg_r1_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_reg_r1_192_255_0_2_i_1__2
       (.I0(\wrPntr_reg_n_0_[9] ),
        .I1(\wrPntr_reg_n_0_[7] ),
        .I2(\wrPntr_reg_n_0_[6] ),
        .I3(\wrPntr_reg_n_0_[8] ),
        .I4(\wrPntr[10]_i_1_n_0 ),
        .O(line_reg_r1_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_192_255_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r1_192_255_12_14_n_0),
        .DOB(line_reg_r1_192_255_12_14_n_1),
        .DOC(line_reg_r1_192_255_12_14_n_2),
        .DOD(NLW_line_reg_r1_192_255_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__2_n_0));
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_192_255_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_192_255_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_192_255_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_192_255_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r1_192_255_3_5_n_0),
        .DOB(line_reg_r1_192_255_3_5_n_1),
        .DOC(line_reg_r1_192_255_3_5_n_2),
        .DOD(NLW_line_reg_r1_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_192_255_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r1_192_255_6_8_n_0),
        .DOB(line_reg_r1_192_255_6_8_n_1),
        .DOC(line_reg_r1_192_255_6_8_n_2),
        .DOD(NLW_line_reg_r1_192_255_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_192_255_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r1_192_255_9_11_n_0),
        .DOB(line_reg_r1_192_255_9_11_n_1),
        .DOC(line_reg_r1_192_255_9_11_n_2),
        .DOD(NLW_line_reg_r1_192_255_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_256_319_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_256_319_0_2_n_0),
        .DOB(line_reg_r1_256_319_0_2_n_1),
        .DOC(line_reg_r1_256_319_0_2_n_2),
        .DOD(NLW_line_reg_r1_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_reg_r1_256_319_0_2_i_1__2
       (.I0(\wrPntr[10]_i_1_n_0 ),
        .I1(\wrPntr_reg_n_0_[7] ),
        .I2(\wrPntr_reg_n_0_[6] ),
        .I3(\wrPntr_reg_n_0_[9] ),
        .I4(\wrPntr_reg_n_0_[8] ),
        .O(line_reg_r1_256_319_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_256_319_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r1_256_319_12_14_n_0),
        .DOB(line_reg_r1_256_319_12_14_n_1),
        .DOC(line_reg_r1_256_319_12_14_n_2),
        .DOD(NLW_line_reg_r1_256_319_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__2_n_0));
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_256_319_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_256_319_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_256_319_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_256_319_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r1_256_319_3_5_n_0),
        .DOB(line_reg_r1_256_319_3_5_n_1),
        .DOC(line_reg_r1_256_319_3_5_n_2),
        .DOD(NLW_line_reg_r1_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_256_319_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r1_256_319_6_8_n_0),
        .DOB(line_reg_r1_256_319_6_8_n_1),
        .DOC(line_reg_r1_256_319_6_8_n_2),
        .DOD(NLW_line_reg_r1_256_319_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_256_319_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r1_256_319_9_11_n_0),
        .DOB(line_reg_r1_256_319_9_11_n_1),
        .DOC(line_reg_r1_256_319_9_11_n_2),
        .DOD(NLW_line_reg_r1_256_319_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_320_383_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_320_383_0_2_n_0),
        .DOB(line_reg_r1_320_383_0_2_n_1),
        .DOC(line_reg_r1_320_383_0_2_n_2),
        .DOD(NLW_line_reg_r1_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_reg_r1_320_383_0_2_i_1__2
       (.I0(\wrPntr_reg_n_0_[9] ),
        .I1(\wrPntr_reg_n_0_[8] ),
        .I2(\wrPntr_reg_n_0_[6] ),
        .I3(\wrPntr_reg_n_0_[7] ),
        .I4(\wrPntr[10]_i_1_n_0 ),
        .O(line_reg_r1_320_383_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_320_383_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r1_320_383_12_14_n_0),
        .DOB(line_reg_r1_320_383_12_14_n_1),
        .DOC(line_reg_r1_320_383_12_14_n_2),
        .DOD(NLW_line_reg_r1_320_383_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__2_n_0));
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_320_383_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_320_383_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_320_383_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_320_383_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r1_320_383_3_5_n_0),
        .DOB(line_reg_r1_320_383_3_5_n_1),
        .DOC(line_reg_r1_320_383_3_5_n_2),
        .DOD(NLW_line_reg_r1_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_320_383_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r1_320_383_6_8_n_0),
        .DOB(line_reg_r1_320_383_6_8_n_1),
        .DOC(line_reg_r1_320_383_6_8_n_2),
        .DOD(NLW_line_reg_r1_320_383_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_320_383_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r1_320_383_9_11_n_0),
        .DOB(line_reg_r1_320_383_9_11_n_1),
        .DOC(line_reg_r1_320_383_9_11_n_2),
        .DOD(NLW_line_reg_r1_320_383_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_384_447_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_384_447_0_2_n_0),
        .DOB(line_reg_r1_384_447_0_2_n_1),
        .DOC(line_reg_r1_384_447_0_2_n_2),
        .DOD(NLW_line_reg_r1_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_reg_r1_384_447_0_2_i_1__2
       (.I0(\wrPntr_reg_n_0_[9] ),
        .I1(\wrPntr_reg_n_0_[8] ),
        .I2(\wrPntr_reg_n_0_[7] ),
        .I3(\wrPntr_reg_n_0_[6] ),
        .I4(\wrPntr[10]_i_1_n_0 ),
        .O(line_reg_r1_384_447_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_384_447_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r1_384_447_12_14_n_0),
        .DOB(line_reg_r1_384_447_12_14_n_1),
        .DOC(line_reg_r1_384_447_12_14_n_2),
        .DOD(NLW_line_reg_r1_384_447_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__2_n_0));
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_384_447_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_384_447_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_384_447_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_384_447_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r1_384_447_3_5_n_0),
        .DOB(line_reg_r1_384_447_3_5_n_1),
        .DOC(line_reg_r1_384_447_3_5_n_2),
        .DOD(NLW_line_reg_r1_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_384_447_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r1_384_447_6_8_n_0),
        .DOB(line_reg_r1_384_447_6_8_n_1),
        .DOC(line_reg_r1_384_447_6_8_n_2),
        .DOD(NLW_line_reg_r1_384_447_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_384_447_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r1_384_447_9_11_n_0),
        .DOB(line_reg_r1_384_447_9_11_n_1),
        .DOC(line_reg_r1_384_447_9_11_n_2),
        .DOD(NLW_line_reg_r1_384_447_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_448_511_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_448_511_0_2_n_0),
        .DOB(line_reg_r1_448_511_0_2_n_1),
        .DOC(line_reg_r1_448_511_0_2_n_2),
        .DOD(NLW_line_reg_r1_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    line_reg_r1_448_511_0_2_i_1__2
       (.I0(\wrPntr_reg_n_0_[9] ),
        .I1(\wrPntr_reg_n_0_[7] ),
        .I2(\wrPntr_reg_n_0_[6] ),
        .I3(\wrPntr[10]_i_1_n_0 ),
        .I4(\wrPntr_reg_n_0_[8] ),
        .O(line_reg_r1_448_511_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_448_511_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r1_448_511_12_14_n_0),
        .DOB(line_reg_r1_448_511_12_14_n_1),
        .DOC(line_reg_r1_448_511_12_14_n_2),
        .DOD(NLW_line_reg_r1_448_511_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__2_n_0));
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_448_511_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_448_511_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_448_511_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_448_511_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r1_448_511_3_5_n_0),
        .DOB(line_reg_r1_448_511_3_5_n_1),
        .DOC(line_reg_r1_448_511_3_5_n_2),
        .DOD(NLW_line_reg_r1_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_448_511_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r1_448_511_6_8_n_0),
        .DOB(line_reg_r1_448_511_6_8_n_1),
        .DOC(line_reg_r1_448_511_6_8_n_2),
        .DOD(NLW_line_reg_r1_448_511_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_448_511_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r1_448_511_9_11_n_0),
        .DOB(line_reg_r1_448_511_9_11_n_1),
        .DOC(line_reg_r1_448_511_9_11_n_2),
        .DOD(NLW_line_reg_r1_448_511_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_512_575_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_512_575_0_2_n_0),
        .DOB(line_reg_r1_512_575_0_2_n_1),
        .DOC(line_reg_r1_512_575_0_2_n_2),
        .DOD(NLW_line_reg_r1_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_reg_r1_512_575_0_2_i_1__2
       (.I0(\wrPntr[10]_i_1_n_0 ),
        .I1(\wrPntr_reg_n_0_[7] ),
        .I2(\wrPntr_reg_n_0_[6] ),
        .I3(\wrPntr_reg_n_0_[8] ),
        .I4(\wrPntr_reg_n_0_[9] ),
        .O(line_reg_r1_512_575_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_512_575_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r1_512_575_12_14_n_0),
        .DOB(line_reg_r1_512_575_12_14_n_1),
        .DOC(line_reg_r1_512_575_12_14_n_2),
        .DOD(NLW_line_reg_r1_512_575_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__2_n_0));
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_512_575_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_512_575_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_512_575_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_512_575_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r1_512_575_3_5_n_0),
        .DOB(line_reg_r1_512_575_3_5_n_1),
        .DOC(line_reg_r1_512_575_3_5_n_2),
        .DOD(NLW_line_reg_r1_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_512_575_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r1_512_575_6_8_n_0),
        .DOB(line_reg_r1_512_575_6_8_n_1),
        .DOC(line_reg_r1_512_575_6_8_n_2),
        .DOD(NLW_line_reg_r1_512_575_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_512_575_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r1_512_575_9_11_n_0),
        .DOB(line_reg_r1_512_575_9_11_n_1),
        .DOC(line_reg_r1_512_575_9_11_n_2),
        .DOD(NLW_line_reg_r1_512_575_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_576_639_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_576_639_0_2_n_0),
        .DOB(line_reg_r1_576_639_0_2_n_1),
        .DOC(line_reg_r1_576_639_0_2_n_2),
        .DOD(NLW_line_reg_r1_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_reg_r1_576_639_0_2_i_1__2
       (.I0(\wrPntr_reg_n_0_[8] ),
        .I1(\wrPntr_reg_n_0_[9] ),
        .I2(\wrPntr_reg_n_0_[6] ),
        .I3(\wrPntr_reg_n_0_[7] ),
        .I4(\wrPntr[10]_i_1_n_0 ),
        .O(line_reg_r1_576_639_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_576_639_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r1_576_639_12_14_n_0),
        .DOB(line_reg_r1_576_639_12_14_n_1),
        .DOC(line_reg_r1_576_639_12_14_n_2),
        .DOD(NLW_line_reg_r1_576_639_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__2_n_0));
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_576_639_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_576_639_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_576_639_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_576_639_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r1_576_639_3_5_n_0),
        .DOB(line_reg_r1_576_639_3_5_n_1),
        .DOC(line_reg_r1_576_639_3_5_n_2),
        .DOD(NLW_line_reg_r1_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_576_639_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r1_576_639_6_8_n_0),
        .DOB(line_reg_r1_576_639_6_8_n_1),
        .DOC(line_reg_r1_576_639_6_8_n_2),
        .DOD(NLW_line_reg_r1_576_639_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_576_639_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r1_576_639_9_11_n_0),
        .DOB(line_reg_r1_576_639_9_11_n_1),
        .DOC(line_reg_r1_576_639_9_11_n_2),
        .DOD(NLW_line_reg_r1_576_639_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_64_127_0_2
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_64_127_0_2_n_0),
        .DOB(line_reg_r1_64_127_0_2_n_1),
        .DOC(line_reg_r1_64_127_0_2_n_2),
        .DOD(NLW_line_reg_r1_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_reg_r1_64_127_0_2_i_1__2
       (.I0(\wrPntr[10]_i_1_n_0 ),
        .I1(\wrPntr_reg_n_0_[8] ),
        .I2(\wrPntr_reg_n_0_[7] ),
        .I3(\wrPntr_reg_n_0_[9] ),
        .I4(\wrPntr_reg_n_0_[6] ),
        .O(line_reg_r1_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r1_64_127_12_14
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__0_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r1_64_127_12_14_n_0),
        .DOB(line_reg_r1_64_127_12_14_n_1),
        .DOC(line_reg_r1_64_127_12_14_n_2),
        .DOD(NLW_line_reg_r1_64_127_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__2_n_0));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r1_64_127_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r1_64_127_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep__0_n_0 ),
        .DPRA1(\rdPntr_reg_n_0_[1] ),
        .DPRA2(\rdPntr_reg_n_0_[2] ),
        .DPRA3(\rdPntr_reg_n_0_[3] ),
        .DPRA4(\rdPntr_reg_n_0_[4] ),
        .DPRA5(\rdPntr_reg_n_0_[5] ),
        .SPO(NLW_line_reg_r1_64_127_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_64_127_3_5
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r1_64_127_3_5_n_0),
        .DOB(line_reg_r1_64_127_3_5_n_1),
        .DOC(line_reg_r1_64_127_3_5_n_2),
        .DOD(NLW_line_reg_r1_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r1_64_127_6_8
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r1_64_127_6_8_n_0),
        .DOB(line_reg_r1_64_127_6_8_n_1),
        .DOC(line_reg_r1_64_127_6_8_n_2),
        .DOD(NLW_line_reg_r1_64_127_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r1_64_127_9_11
       (.ADDRA({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRB({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRC({\rdPntr_reg_n_0_[5] ,\rdPntr_reg_n_0_[4] ,\rdPntr_reg_n_0_[3] ,\rdPntr_reg_n_0_[2] ,\rdPntr_reg_n_0_[1] ,\rdPntr_reg[0]_rep__1_n_0 }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r1_64_127_9_11_n_0),
        .DOB(line_reg_r1_64_127_9_11_n_1),
        .DOC(line_reg_r1_64_127_9_11_n_2),
        .DOD(NLW_line_reg_r1_64_127_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_0_63_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_0_63_0_2_n_0),
        .DOB(line_reg_r2_0_63_0_2_n_1),
        .DOC(line_reg_r2_0_63_0_2_n_2),
        .DOD(NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    line_reg_r2_0_63_0_2_i_1__2
       (.I0(\rdPntr_reg[0]_rep__0_n_0 ),
        .I1(\rdPntr_reg_n_0_[3] ),
        .I2(\rdPntr_reg_n_0_[1] ),
        .I3(\rdPntr_reg_n_0_[2] ),
        .I4(\rdPntr_reg_n_0_[4] ),
        .I5(\rdPntr_reg_n_0_[5] ),
        .O(line_reg_r2_0_63_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    line_reg_r2_0_63_0_2_i_2__2
       (.I0(\rdPntr_reg[0]_rep__0_n_0 ),
        .I1(\rdPntr_reg_n_0_[2] ),
        .I2(\rdPntr_reg_n_0_[1] ),
        .I3(\rdPntr_reg_n_0_[3] ),
        .I4(\rdPntr_reg_n_0_[4] ),
        .O(line_reg_r2_0_63_0_2_i_2__2_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    line_reg_r2_0_63_0_2_i_3__2
       (.I0(\rdPntr_reg[0]_rep__0_n_0 ),
        .I1(\rdPntr_reg_n_0_[1] ),
        .I2(\rdPntr_reg_n_0_[2] ),
        .I3(\rdPntr_reg_n_0_[3] ),
        .O(line_reg_r2_0_63_0_2_i_3__2_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    line_reg_r2_0_63_0_2_i_4__2
       (.I0(\rdPntr_reg_n_0_[1] ),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr_reg_n_0_[2] ),
        .O(line_reg_r2_0_63_0_2_i_4__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    line_reg_r2_0_63_0_2_i_5__2
       (.I0(\rdPntr_reg[0]_rep__0_n_0 ),
        .I1(\rdPntr_reg_n_0_[1] ),
        .O(line_reg_r2_0_63_0_2_i_5__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_reg_r2_0_63_0_2_i_6__2
       (.I0(\rdPntr_reg[0]_rep__0_n_0 ),
        .O(line_reg_r2_0_63_0_2_i_6__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_0_63_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r2_0_63_12_14_n_0),
        .DOB(line_reg_r2_0_63_12_14_n_1),
        .DOC(line_reg_r2_0_63_12_14_n_2),
        .DOD(NLW_line_reg_r2_0_63_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__2_n_0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_0_63_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_0_63_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__2_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__2_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__2_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__2_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__2_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_line_reg_r2_0_63_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_0_63_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r2_0_63_3_5_n_0),
        .DOB(line_reg_r2_0_63_3_5_n_1),
        .DOC(line_reg_r2_0_63_3_5_n_2),
        .DOD(NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_0_63_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r2_0_63_6_8_n_0),
        .DOB(line_reg_r2_0_63_6_8_n_1),
        .DOC(line_reg_r2_0_63_6_8_n_2),
        .DOD(NLW_line_reg_r2_0_63_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_0_63_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r2_0_63_9_11_n_0),
        .DOB(line_reg_r2_0_63_9_11_n_1),
        .DOC(line_reg_r2_0_63_9_11_n_2),
        .DOD(NLW_line_reg_r2_0_63_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_128_191_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_128_191_0_2_n_0),
        .DOB(line_reg_r2_128_191_0_2_n_1),
        .DOC(line_reg_r2_128_191_0_2_n_2),
        .DOD(NLW_line_reg_r2_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_128_191_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r2_128_191_12_14_n_0),
        .DOB(line_reg_r2_128_191_12_14_n_1),
        .DOC(line_reg_r2_128_191_12_14_n_2),
        .DOD(NLW_line_reg_r2_128_191_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__2_n_0));
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_128_191_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_128_191_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__2_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__2_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__2_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__2_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__2_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_line_reg_r2_128_191_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_128_191_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r2_128_191_3_5_n_0),
        .DOB(line_reg_r2_128_191_3_5_n_1),
        .DOC(line_reg_r2_128_191_3_5_n_2),
        .DOD(NLW_line_reg_r2_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_128_191_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r2_128_191_6_8_n_0),
        .DOB(line_reg_r2_128_191_6_8_n_1),
        .DOC(line_reg_r2_128_191_6_8_n_2),
        .DOD(NLW_line_reg_r2_128_191_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_128_191_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r2_128_191_9_11_n_0),
        .DOB(line_reg_r2_128_191_9_11_n_1),
        .DOC(line_reg_r2_128_191_9_11_n_2),
        .DOD(NLW_line_reg_r2_128_191_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_192_255_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_192_255_0_2_n_0),
        .DOB(line_reg_r2_192_255_0_2_n_1),
        .DOC(line_reg_r2_192_255_0_2_n_2),
        .DOD(NLW_line_reg_r2_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_192_255_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r2_192_255_12_14_n_0),
        .DOB(line_reg_r2_192_255_12_14_n_1),
        .DOC(line_reg_r2_192_255_12_14_n_2),
        .DOD(NLW_line_reg_r2_192_255_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__2_n_0));
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_192_255_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_192_255_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__2_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__2_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__2_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__2_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__2_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_line_reg_r2_192_255_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_192_255_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r2_192_255_3_5_n_0),
        .DOB(line_reg_r2_192_255_3_5_n_1),
        .DOC(line_reg_r2_192_255_3_5_n_2),
        .DOD(NLW_line_reg_r2_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_192_255_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r2_192_255_6_8_n_0),
        .DOB(line_reg_r2_192_255_6_8_n_1),
        .DOC(line_reg_r2_192_255_6_8_n_2),
        .DOD(NLW_line_reg_r2_192_255_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_192_255_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r2_192_255_9_11_n_0),
        .DOB(line_reg_r2_192_255_9_11_n_1),
        .DOC(line_reg_r2_192_255_9_11_n_2),
        .DOD(NLW_line_reg_r2_192_255_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_256_319_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_256_319_0_2_n_0),
        .DOB(line_reg_r2_256_319_0_2_n_1),
        .DOC(line_reg_r2_256_319_0_2_n_2),
        .DOD(NLW_line_reg_r2_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_256_319_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r2_256_319_12_14_n_0),
        .DOB(line_reg_r2_256_319_12_14_n_1),
        .DOC(line_reg_r2_256_319_12_14_n_2),
        .DOD(NLW_line_reg_r2_256_319_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__2_n_0));
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_256_319_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_256_319_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__2_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__2_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__2_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__2_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__2_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_line_reg_r2_256_319_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_256_319_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r2_256_319_3_5_n_0),
        .DOB(line_reg_r2_256_319_3_5_n_1),
        .DOC(line_reg_r2_256_319_3_5_n_2),
        .DOD(NLW_line_reg_r2_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_256_319_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r2_256_319_6_8_n_0),
        .DOB(line_reg_r2_256_319_6_8_n_1),
        .DOC(line_reg_r2_256_319_6_8_n_2),
        .DOD(NLW_line_reg_r2_256_319_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_256_319_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r2_256_319_9_11_n_0),
        .DOB(line_reg_r2_256_319_9_11_n_1),
        .DOC(line_reg_r2_256_319_9_11_n_2),
        .DOD(NLW_line_reg_r2_256_319_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_320_383_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_320_383_0_2_n_0),
        .DOB(line_reg_r2_320_383_0_2_n_1),
        .DOC(line_reg_r2_320_383_0_2_n_2),
        .DOD(NLW_line_reg_r2_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_320_383_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r2_320_383_12_14_n_0),
        .DOB(line_reg_r2_320_383_12_14_n_1),
        .DOC(line_reg_r2_320_383_12_14_n_2),
        .DOD(NLW_line_reg_r2_320_383_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__2_n_0));
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_320_383_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_320_383_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__2_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__2_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__2_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__2_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__2_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_line_reg_r2_320_383_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_320_383_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r2_320_383_3_5_n_0),
        .DOB(line_reg_r2_320_383_3_5_n_1),
        .DOC(line_reg_r2_320_383_3_5_n_2),
        .DOD(NLW_line_reg_r2_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_320_383_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r2_320_383_6_8_n_0),
        .DOB(line_reg_r2_320_383_6_8_n_1),
        .DOC(line_reg_r2_320_383_6_8_n_2),
        .DOD(NLW_line_reg_r2_320_383_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_320_383_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r2_320_383_9_11_n_0),
        .DOB(line_reg_r2_320_383_9_11_n_1),
        .DOC(line_reg_r2_320_383_9_11_n_2),
        .DOD(NLW_line_reg_r2_320_383_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_384_447_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_384_447_0_2_n_0),
        .DOB(line_reg_r2_384_447_0_2_n_1),
        .DOC(line_reg_r2_384_447_0_2_n_2),
        .DOD(NLW_line_reg_r2_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_384_447_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r2_384_447_12_14_n_0),
        .DOB(line_reg_r2_384_447_12_14_n_1),
        .DOC(line_reg_r2_384_447_12_14_n_2),
        .DOD(NLW_line_reg_r2_384_447_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__2_n_0));
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_384_447_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_384_447_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__2_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__2_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__2_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__2_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__2_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_line_reg_r2_384_447_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_384_447_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r2_384_447_3_5_n_0),
        .DOB(line_reg_r2_384_447_3_5_n_1),
        .DOC(line_reg_r2_384_447_3_5_n_2),
        .DOD(NLW_line_reg_r2_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_384_447_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r2_384_447_6_8_n_0),
        .DOB(line_reg_r2_384_447_6_8_n_1),
        .DOC(line_reg_r2_384_447_6_8_n_2),
        .DOD(NLW_line_reg_r2_384_447_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_384_447_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r2_384_447_9_11_n_0),
        .DOB(line_reg_r2_384_447_9_11_n_1),
        .DOC(line_reg_r2_384_447_9_11_n_2),
        .DOD(NLW_line_reg_r2_384_447_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_448_511_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_448_511_0_2_n_0),
        .DOB(line_reg_r2_448_511_0_2_n_1),
        .DOC(line_reg_r2_448_511_0_2_n_2),
        .DOD(NLW_line_reg_r2_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_448_511_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r2_448_511_12_14_n_0),
        .DOB(line_reg_r2_448_511_12_14_n_1),
        .DOC(line_reg_r2_448_511_12_14_n_2),
        .DOD(NLW_line_reg_r2_448_511_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__2_n_0));
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_448_511_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_448_511_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__2_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__2_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__2_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__2_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__2_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_line_reg_r2_448_511_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_448_511_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r2_448_511_3_5_n_0),
        .DOB(line_reg_r2_448_511_3_5_n_1),
        .DOC(line_reg_r2_448_511_3_5_n_2),
        .DOD(NLW_line_reg_r2_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_448_511_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r2_448_511_6_8_n_0),
        .DOB(line_reg_r2_448_511_6_8_n_1),
        .DOC(line_reg_r2_448_511_6_8_n_2),
        .DOD(NLW_line_reg_r2_448_511_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_448_511_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r2_448_511_9_11_n_0),
        .DOB(line_reg_r2_448_511_9_11_n_1),
        .DOC(line_reg_r2_448_511_9_11_n_2),
        .DOD(NLW_line_reg_r2_448_511_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_512_575_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_512_575_0_2_n_0),
        .DOB(line_reg_r2_512_575_0_2_n_1),
        .DOC(line_reg_r2_512_575_0_2_n_2),
        .DOD(NLW_line_reg_r2_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_512_575_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r2_512_575_12_14_n_0),
        .DOB(line_reg_r2_512_575_12_14_n_1),
        .DOC(line_reg_r2_512_575_12_14_n_2),
        .DOD(NLW_line_reg_r2_512_575_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__2_n_0));
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_512_575_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_512_575_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__2_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__2_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__2_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__2_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__2_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_line_reg_r2_512_575_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_512_575_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r2_512_575_3_5_n_0),
        .DOB(line_reg_r2_512_575_3_5_n_1),
        .DOC(line_reg_r2_512_575_3_5_n_2),
        .DOD(NLW_line_reg_r2_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_512_575_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r2_512_575_6_8_n_0),
        .DOB(line_reg_r2_512_575_6_8_n_1),
        .DOC(line_reg_r2_512_575_6_8_n_2),
        .DOD(NLW_line_reg_r2_512_575_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_512_575_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r2_512_575_9_11_n_0),
        .DOB(line_reg_r2_512_575_9_11_n_1),
        .DOC(line_reg_r2_512_575_9_11_n_2),
        .DOD(NLW_line_reg_r2_512_575_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_576_639_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_576_639_0_2_n_0),
        .DOB(line_reg_r2_576_639_0_2_n_1),
        .DOC(line_reg_r2_576_639_0_2_n_2),
        .DOD(NLW_line_reg_r2_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_576_639_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r2_576_639_12_14_n_0),
        .DOB(line_reg_r2_576_639_12_14_n_1),
        .DOC(line_reg_r2_576_639_12_14_n_2),
        .DOD(NLW_line_reg_r2_576_639_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__2_n_0));
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_576_639_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_576_639_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__2_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__2_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__2_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__2_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__2_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_line_reg_r2_576_639_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_576_639_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r2_576_639_3_5_n_0),
        .DOB(line_reg_r2_576_639_3_5_n_1),
        .DOC(line_reg_r2_576_639_3_5_n_2),
        .DOD(NLW_line_reg_r2_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_576_639_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r2_576_639_6_8_n_0),
        .DOB(line_reg_r2_576_639_6_8_n_1),
        .DOC(line_reg_r2_576_639_6_8_n_2),
        .DOD(NLW_line_reg_r2_576_639_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_576_639_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r2_576_639_9_11_n_0),
        .DOB(line_reg_r2_576_639_9_11_n_1),
        .DOC(line_reg_r2_576_639_9_11_n_2),
        .DOD(NLW_line_reg_r2_576_639_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_64_127_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_64_127_0_2_n_0),
        .DOB(line_reg_r2_64_127_0_2_n_1),
        .DOC(line_reg_r2_64_127_0_2_n_2),
        .DOD(NLW_line_reg_r2_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r2_64_127_12_14
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r2_64_127_12_14_n_0),
        .DOB(line_reg_r2_64_127_12_14_n_1),
        .DOC(line_reg_r2_64_127_12_14_n_2),
        .DOD(NLW_line_reg_r2_64_127_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__2_n_0));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r2_64_127_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_64_127_15_15_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__2_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__2_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__2_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__2_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__2_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_line_reg_r2_64_127_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_64_127_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r2_64_127_3_5_n_0),
        .DOB(line_reg_r2_64_127_3_5_n_1),
        .DOC(line_reg_r2_64_127_3_5_n_2),
        .DOD(NLW_line_reg_r2_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r2_64_127_6_8
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r2_64_127_6_8_n_0),
        .DOB(line_reg_r2_64_127_6_8_n_1),
        .DOC(line_reg_r2_64_127_6_8_n_2),
        .DOD(NLW_line_reg_r2_64_127_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r2_64_127_9_11
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__2_n_0,line_reg_r2_0_63_0_2_i_2__2_n_0,line_reg_r2_0_63_0_2_i_3__2_n_0,line_reg_r2_0_63_0_2_i_4__2_n_0,line_reg_r2_0_63_0_2_i_5__2_n_0,line_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r2_64_127_9_11_n_0),
        .DOB(line_reg_r2_64_127_9_11_n_1),
        .DOC(line_reg_r2_64_127_9_11_n_2),
        .DOD(NLW_line_reg_r2_64_127_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_0_63_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_0_63_0_2_n_0),
        .DOB(line_reg_r3_0_63_0_2_n_1),
        .DOC(line_reg_r3_0_63_0_2_n_2),
        .DOD(NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    line_reg_r3_0_63_0_2_i_1__2
       (.I0(\rdPntr_reg_n_0_[4] ),
        .I1(\rdPntr_reg_n_0_[2] ),
        .I2(\rdPntr_reg_n_0_[1] ),
        .I3(\rdPntr_reg_n_0_[3] ),
        .I4(\rdPntr_reg_n_0_[5] ),
        .O(line_reg_r3_0_63_0_2_i_1__2_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    line_reg_r3_0_63_0_2_i_2__2
       (.I0(\rdPntr_reg_n_0_[3] ),
        .I1(\rdPntr_reg_n_0_[1] ),
        .I2(\rdPntr_reg_n_0_[2] ),
        .I3(\rdPntr_reg_n_0_[4] ),
        .O(line_reg_r3_0_63_0_2_i_2__2_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    line_reg_r3_0_63_0_2_i_3__2
       (.I0(\rdPntr_reg_n_0_[2] ),
        .I1(\rdPntr_reg_n_0_[1] ),
        .I2(\rdPntr_reg_n_0_[3] ),
        .O(line_reg_r3_0_63_0_2_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    line_reg_r3_0_63_0_2_i_4__2
       (.I0(\rdPntr_reg_n_0_[1] ),
        .I1(\rdPntr_reg_n_0_[2] ),
        .O(line_reg_r3_0_63_0_2_i_4__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_reg_r3_0_63_0_2_i_5__2
       (.I0(\rdPntr_reg_n_0_[1] ),
        .O(line_reg_r3_0_63_0_2_i_5__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_0_63_12_14
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r3_0_63_12_14_n_0),
        .DOB(line_reg_r3_0_63_12_14_n_1),
        .DOC(line_reg_r3_0_63_12_14_n_2),
        .DOD(NLW_line_reg_r3_0_63_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__2_n_0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_0_63_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_0_63_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__2_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__2_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__2_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__2_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_line_reg_r3_0_63_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_0_63_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r3_0_63_3_5_n_0),
        .DOB(line_reg_r3_0_63_3_5_n_1),
        .DOC(line_reg_r3_0_63_3_5_n_2),
        .DOD(NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_0_63_6_8
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r3_0_63_6_8_n_0),
        .DOB(line_reg_r3_0_63_6_8_n_1),
        .DOC(line_reg_r3_0_63_6_8_n_2),
        .DOD(NLW_line_reg_r3_0_63_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_0_63_9_11
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r3_0_63_9_11_n_0),
        .DOB(line_reg_r3_0_63_9_11_n_1),
        .DOC(line_reg_r3_0_63_9_11_n_2),
        .DOD(NLW_line_reg_r3_0_63_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_128_191_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_128_191_0_2_n_0),
        .DOB(line_reg_r3_128_191_0_2_n_1),
        .DOC(line_reg_r3_128_191_0_2_n_2),
        .DOD(NLW_line_reg_r3_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_128_191_12_14
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r3_128_191_12_14_n_0),
        .DOB(line_reg_r3_128_191_12_14_n_1),
        .DOC(line_reg_r3_128_191_12_14_n_2),
        .DOD(NLW_line_reg_r3_128_191_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__2_n_0));
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_128_191_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_128_191_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__2_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__2_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__2_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__2_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_line_reg_r3_128_191_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_128_191_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r3_128_191_3_5_n_0),
        .DOB(line_reg_r3_128_191_3_5_n_1),
        .DOC(line_reg_r3_128_191_3_5_n_2),
        .DOD(NLW_line_reg_r3_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_128_191_6_8
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r3_128_191_6_8_n_0),
        .DOB(line_reg_r3_128_191_6_8_n_1),
        .DOC(line_reg_r3_128_191_6_8_n_2),
        .DOD(NLW_line_reg_r3_128_191_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_128_191_9_11
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r3_128_191_9_11_n_0),
        .DOB(line_reg_r3_128_191_9_11_n_1),
        .DOC(line_reg_r3_128_191_9_11_n_2),
        .DOD(NLW_line_reg_r3_128_191_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_192_255_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_192_255_0_2_n_0),
        .DOB(line_reg_r3_192_255_0_2_n_1),
        .DOC(line_reg_r3_192_255_0_2_n_2),
        .DOD(NLW_line_reg_r3_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_192_255_12_14
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r3_192_255_12_14_n_0),
        .DOB(line_reg_r3_192_255_12_14_n_1),
        .DOC(line_reg_r3_192_255_12_14_n_2),
        .DOD(NLW_line_reg_r3_192_255_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__2_n_0));
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_192_255_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_192_255_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__2_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__2_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__2_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__2_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_line_reg_r3_192_255_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_192_255_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r3_192_255_3_5_n_0),
        .DOB(line_reg_r3_192_255_3_5_n_1),
        .DOC(line_reg_r3_192_255_3_5_n_2),
        .DOD(NLW_line_reg_r3_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_192_255_6_8
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r3_192_255_6_8_n_0),
        .DOB(line_reg_r3_192_255_6_8_n_1),
        .DOC(line_reg_r3_192_255_6_8_n_2),
        .DOD(NLW_line_reg_r3_192_255_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_192_255_9_11
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r3_192_255_9_11_n_0),
        .DOB(line_reg_r3_192_255_9_11_n_1),
        .DOC(line_reg_r3_192_255_9_11_n_2),
        .DOD(NLW_line_reg_r3_192_255_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_256_319_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_256_319_0_2_n_0),
        .DOB(line_reg_r3_256_319_0_2_n_1),
        .DOC(line_reg_r3_256_319_0_2_n_2),
        .DOD(NLW_line_reg_r3_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_256_319_12_14
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r3_256_319_12_14_n_0),
        .DOB(line_reg_r3_256_319_12_14_n_1),
        .DOC(line_reg_r3_256_319_12_14_n_2),
        .DOD(NLW_line_reg_r3_256_319_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__2_n_0));
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_256_319_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_256_319_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__2_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__2_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__2_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__2_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_line_reg_r3_256_319_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_256_319_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r3_256_319_3_5_n_0),
        .DOB(line_reg_r3_256_319_3_5_n_1),
        .DOC(line_reg_r3_256_319_3_5_n_2),
        .DOD(NLW_line_reg_r3_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_256_319_6_8
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r3_256_319_6_8_n_0),
        .DOB(line_reg_r3_256_319_6_8_n_1),
        .DOC(line_reg_r3_256_319_6_8_n_2),
        .DOD(NLW_line_reg_r3_256_319_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_256_319_9_11
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r3_256_319_9_11_n_0),
        .DOB(line_reg_r3_256_319_9_11_n_1),
        .DOC(line_reg_r3_256_319_9_11_n_2),
        .DOD(NLW_line_reg_r3_256_319_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_320_383_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_320_383_0_2_n_0),
        .DOB(line_reg_r3_320_383_0_2_n_1),
        .DOC(line_reg_r3_320_383_0_2_n_2),
        .DOD(NLW_line_reg_r3_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_320_383_12_14
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r3_320_383_12_14_n_0),
        .DOB(line_reg_r3_320_383_12_14_n_1),
        .DOC(line_reg_r3_320_383_12_14_n_2),
        .DOD(NLW_line_reg_r3_320_383_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__2_n_0));
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_320_383_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_320_383_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__2_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__2_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__2_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__2_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_line_reg_r3_320_383_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_320_383_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r3_320_383_3_5_n_0),
        .DOB(line_reg_r3_320_383_3_5_n_1),
        .DOC(line_reg_r3_320_383_3_5_n_2),
        .DOD(NLW_line_reg_r3_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_320_383_6_8
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r3_320_383_6_8_n_0),
        .DOB(line_reg_r3_320_383_6_8_n_1),
        .DOC(line_reg_r3_320_383_6_8_n_2),
        .DOD(NLW_line_reg_r3_320_383_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_320_383_9_11
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r3_320_383_9_11_n_0),
        .DOB(line_reg_r3_320_383_9_11_n_1),
        .DOC(line_reg_r3_320_383_9_11_n_2),
        .DOD(NLW_line_reg_r3_320_383_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_384_447_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_384_447_0_2_n_0),
        .DOB(line_reg_r3_384_447_0_2_n_1),
        .DOC(line_reg_r3_384_447_0_2_n_2),
        .DOD(NLW_line_reg_r3_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_384_447_12_14
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r3_384_447_12_14_n_0),
        .DOB(line_reg_r3_384_447_12_14_n_1),
        .DOC(line_reg_r3_384_447_12_14_n_2),
        .DOD(NLW_line_reg_r3_384_447_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__2_n_0));
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_384_447_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_384_447_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__2_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__2_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__2_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__2_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_line_reg_r3_384_447_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_384_447_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r3_384_447_3_5_n_0),
        .DOB(line_reg_r3_384_447_3_5_n_1),
        .DOC(line_reg_r3_384_447_3_5_n_2),
        .DOD(NLW_line_reg_r3_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_384_447_6_8
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r3_384_447_6_8_n_0),
        .DOB(line_reg_r3_384_447_6_8_n_1),
        .DOC(line_reg_r3_384_447_6_8_n_2),
        .DOD(NLW_line_reg_r3_384_447_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_384_447_9_11
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r3_384_447_9_11_n_0),
        .DOB(line_reg_r3_384_447_9_11_n_1),
        .DOC(line_reg_r3_384_447_9_11_n_2),
        .DOD(NLW_line_reg_r3_384_447_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_448_511_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_448_511_0_2_n_0),
        .DOB(line_reg_r3_448_511_0_2_n_1),
        .DOC(line_reg_r3_448_511_0_2_n_2),
        .DOD(NLW_line_reg_r3_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_448_511_12_14
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r3_448_511_12_14_n_0),
        .DOB(line_reg_r3_448_511_12_14_n_1),
        .DOC(line_reg_r3_448_511_12_14_n_2),
        .DOD(NLW_line_reg_r3_448_511_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__2_n_0));
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_448_511_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_448_511_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__2_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__2_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__2_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__2_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_line_reg_r3_448_511_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_448_511_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r3_448_511_3_5_n_0),
        .DOB(line_reg_r3_448_511_3_5_n_1),
        .DOC(line_reg_r3_448_511_3_5_n_2),
        .DOD(NLW_line_reg_r3_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_448_511_6_8
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r3_448_511_6_8_n_0),
        .DOB(line_reg_r3_448_511_6_8_n_1),
        .DOC(line_reg_r3_448_511_6_8_n_2),
        .DOD(NLW_line_reg_r3_448_511_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_448_511_9_11
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r3_448_511_9_11_n_0),
        .DOB(line_reg_r3_448_511_9_11_n_1),
        .DOC(line_reg_r3_448_511_9_11_n_2),
        .DOD(NLW_line_reg_r3_448_511_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_512_575_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_512_575_0_2_n_0),
        .DOB(line_reg_r3_512_575_0_2_n_1),
        .DOC(line_reg_r3_512_575_0_2_n_2),
        .DOD(NLW_line_reg_r3_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_512_575_12_14
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r3_512_575_12_14_n_0),
        .DOB(line_reg_r3_512_575_12_14_n_1),
        .DOC(line_reg_r3_512_575_12_14_n_2),
        .DOD(NLW_line_reg_r3_512_575_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__2_n_0));
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_512_575_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_512_575_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__2_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__2_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__2_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__2_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_line_reg_r3_512_575_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_512_575_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r3_512_575_3_5_n_0),
        .DOB(line_reg_r3_512_575_3_5_n_1),
        .DOC(line_reg_r3_512_575_3_5_n_2),
        .DOD(NLW_line_reg_r3_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_512_575_6_8
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r3_512_575_6_8_n_0),
        .DOB(line_reg_r3_512_575_6_8_n_1),
        .DOC(line_reg_r3_512_575_6_8_n_2),
        .DOD(NLW_line_reg_r3_512_575_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_512_575_9_11
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r3_512_575_9_11_n_0),
        .DOB(line_reg_r3_512_575_9_11_n_1),
        .DOC(line_reg_r3_512_575_9_11_n_2),
        .DOD(NLW_line_reg_r3_512_575_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_512_575_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_576_639_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_576_639_0_2_n_0),
        .DOB(line_reg_r3_576_639_0_2_n_1),
        .DOC(line_reg_r3_576_639_0_2_n_2),
        .DOD(NLW_line_reg_r3_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_576_639_12_14
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r3_576_639_12_14_n_0),
        .DOB(line_reg_r3_576_639_12_14_n_1),
        .DOC(line_reg_r3_576_639_12_14_n_2),
        .DOD(NLW_line_reg_r3_576_639_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__2_n_0));
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_576_639_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_576_639_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__2_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__2_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__2_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__2_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_line_reg_r3_576_639_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_576_639_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r3_576_639_3_5_n_0),
        .DOB(line_reg_r3_576_639_3_5_n_1),
        .DOC(line_reg_r3_576_639_3_5_n_2),
        .DOD(NLW_line_reg_r3_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_576_639_6_8
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r3_576_639_6_8_n_0),
        .DOB(line_reg_r3_576_639_6_8_n_1),
        .DOC(line_reg_r3_576_639_6_8_n_2),
        .DOD(NLW_line_reg_r3_576_639_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_576_639_9_11
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r3_576_639_9_11_n_0),
        .DOB(line_reg_r3_576_639_9_11_n_1),
        .DOC(line_reg_r3_576_639_9_11_n_2),
        .DOD(NLW_line_reg_r3_576_639_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_576_639_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_64_127_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[0]),
        .DIB(pixel_in[1]),
        .DIC(pixel_in[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_64_127_0_2_n_0),
        .DOB(line_reg_r3_64_127_0_2_n_1),
        .DOC(line_reg_r3_64_127_0_2_n_2),
        .DOD(NLW_line_reg_r3_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M line_reg_r3_64_127_12_14
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[9]),
        .DIB(pixel_in[10]),
        .DIC(pixel_in[11]),
        .DID(1'b0),
        .DOA(line_reg_r3_64_127_12_14_n_0),
        .DOB(line_reg_r3_64_127_12_14_n_1),
        .DOC(line_reg_r3_64_127_12_14_n_2),
        .DOD(NLW_line_reg_r3_64_127_12_14_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__2_n_0));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D line_reg_r3_64_127_15_15
       (.A0(\wrPntr_reg_n_0_[0] ),
        .A1(\wrPntr_reg_n_0_[1] ),
        .A2(\wrPntr_reg_n_0_[2] ),
        .A3(\wrPntr_reg_n_0_[3] ),
        .A4(\wrPntr_reg_n_0_[4] ),
        .A5(\wrPntr_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r3_64_127_15_15_n_0),
        .DPRA0(\rdPntr_reg[0]_rep_n_0 ),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__2_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__2_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__2_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__2_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_line_reg_r3_64_127_15_15_SPO_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_64_127_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[3]),
        .DIB(1'b0),
        .DIC(pixel_in[4]),
        .DID(1'b0),
        .DOA(line_reg_r3_64_127_3_5_n_0),
        .DOB(line_reg_r3_64_127_3_5_n_1),
        .DOC(line_reg_r3_64_127_3_5_n_2),
        .DOD(NLW_line_reg_r3_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M line_reg_r3_64_127_6_8
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(pixel_in[5]),
        .DIB(pixel_in[6]),
        .DIC(pixel_in[7]),
        .DID(1'b0),
        .DOA(line_reg_r3_64_127_6_8_n_0),
        .DOB(line_reg_r3_64_127_6_8_n_1),
        .DOC(line_reg_r3_64_127_6_8_n_2),
        .DOD(NLW_line_reg_r3_64_127_6_8_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M line_reg_r3_64_127_9_11
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__2_n_0,line_reg_r3_0_63_0_2_i_3__2_n_0,line_reg_r3_0_63_0_2_i_4__2_n_0,line_reg_r3_0_63_0_2_i_5__2_n_0,\rdPntr_reg_n_0_[0] }),
        .ADDRD({\wrPntr_reg_n_0_[5] ,\wrPntr_reg_n_0_[4] ,\wrPntr_reg_n_0_[3] ,\wrPntr_reg_n_0_[2] ,\wrPntr_reg_n_0_[1] ,\wrPntr_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(pixel_in[8]),
        .DID(1'b0),
        .DOA(line_reg_r3_64_127_9_11_n_0),
        .DOB(line_reg_r3_64_127_9_11_n_1),
        .DOC(line_reg_r3_64_127_9_11_n_2),
        .DOD(NLW_line_reg_r3_64_127_9_11_DOD_UNCONNECTED),
        .WCLK(i_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__2_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][1][1]_i_10 
       (.I0(\mult[0][1][1]_i_22_n_0 ),
        .I1(\mult[0][1][1]_i_23_n_0 ),
        .I2(\rdPntr[8]_i_1__2_n_0 ),
        .I3(\mult[0][1][1]_i_24_n_0 ),
        .I4(\mult[2][1][5]_i_31_n_0 ),
        .I5(\mult[0][1][1]_i_25_n_0 ),
        .O(\mult[0][1][1]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][1][1]_i_11 
       (.I0(\mult[2][1][5]_i_31_n_0 ),
        .I1(line_reg_r2_576_639_9_11_n_2),
        .I2(\rdPntr[6]_i_1__2_n_0 ),
        .I3(line_reg_r2_512_575_9_11_n_2),
        .I4(\rdPntr[8]_i_1__2_n_0 ),
        .O(\mult[0][1][1]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][1]_i_22 
       (.I0(line_reg_r2_448_511_9_11_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_9_11_n_2),
        .O(\mult[0][1][1]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][1]_i_23 
       (.I0(line_reg_r2_320_383_9_11_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_9_11_n_2),
        .O(\mult[0][1][1]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][1]_i_24 
       (.I0(line_reg_r2_192_255_9_11_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_9_11_n_2),
        .O(\mult[0][1][1]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][1]_i_25 
       (.I0(line_reg_r2_64_127_9_11_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_9_11_n_2),
        .O(\mult[0][1][1]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][1][2]_i_10 
       (.I0(\mult[0][1][2]_i_22_n_0 ),
        .I1(\mult[0][1][2]_i_23_n_0 ),
        .I2(\rdPntr[8]_i_1__2_n_0 ),
        .I3(\mult[0][1][2]_i_24_n_0 ),
        .I4(\mult[2][1][5]_i_31_n_0 ),
        .I5(\mult[0][1][2]_i_25_n_0 ),
        .O(\mult[0][1][2]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][1][2]_i_11 
       (.I0(\mult[2][1][5]_i_31_n_0 ),
        .I1(line_reg_r2_576_639_12_14_n_0),
        .I2(\rdPntr[6]_i_1__2_n_0 ),
        .I3(line_reg_r2_512_575_12_14_n_0),
        .I4(\rdPntr[8]_i_1__2_n_0 ),
        .O(\mult[0][1][2]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][2]_i_22 
       (.I0(line_reg_r2_448_511_12_14_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_12_14_n_0),
        .O(\mult[0][1][2]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][2]_i_23 
       (.I0(line_reg_r2_320_383_12_14_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_12_14_n_0),
        .O(\mult[0][1][2]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][2]_i_24 
       (.I0(line_reg_r2_192_255_12_14_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_12_14_n_0),
        .O(\mult[0][1][2]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][2]_i_25 
       (.I0(line_reg_r2_64_127_12_14_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_12_14_n_0),
        .O(\mult[0][1][2]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][1][3]_i_10 
       (.I0(\mult[0][1][3]_i_22_n_0 ),
        .I1(\mult[0][1][3]_i_23_n_0 ),
        .I2(\rdPntr[8]_i_1__2_n_0 ),
        .I3(\mult[0][1][3]_i_24_n_0 ),
        .I4(\mult[2][1][5]_i_31_n_0 ),
        .I5(\mult[0][1][3]_i_25_n_0 ),
        .O(\mult[0][1][3]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][1][3]_i_11 
       (.I0(\mult[2][1][5]_i_31_n_0 ),
        .I1(line_reg_r2_576_639_12_14_n_1),
        .I2(\rdPntr[6]_i_1__2_n_0 ),
        .I3(line_reg_r2_512_575_12_14_n_1),
        .I4(\rdPntr[8]_i_1__2_n_0 ),
        .O(\mult[0][1][3]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][3]_i_22 
       (.I0(line_reg_r2_448_511_12_14_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_12_14_n_1),
        .O(\mult[0][1][3]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][3]_i_23 
       (.I0(line_reg_r2_320_383_12_14_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_12_14_n_1),
        .O(\mult[0][1][3]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][3]_i_24 
       (.I0(line_reg_r2_192_255_12_14_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_12_14_n_1),
        .O(\mult[0][1][3]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][3]_i_25 
       (.I0(line_reg_r2_64_127_12_14_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_12_14_n_1),
        .O(\mult[0][1][3]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][1][4]_i_10 
       (.I0(\mult[0][1][4]_i_22_n_0 ),
        .I1(\mult[0][1][4]_i_23_n_0 ),
        .I2(\rdPntr[8]_i_1__2_n_0 ),
        .I3(\mult[0][1][4]_i_24_n_0 ),
        .I4(\mult[2][1][5]_i_31_n_0 ),
        .I5(\mult[0][1][4]_i_25_n_0 ),
        .O(\mult[0][1][4]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][1][4]_i_11 
       (.I0(\mult[2][1][5]_i_31_n_0 ),
        .I1(line_reg_r2_576_639_12_14_n_2),
        .I2(\rdPntr[6]_i_1__2_n_0 ),
        .I3(line_reg_r2_512_575_12_14_n_2),
        .I4(\rdPntr[8]_i_1__2_n_0 ),
        .O(\mult[0][1][4]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][4]_i_22 
       (.I0(line_reg_r2_448_511_12_14_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_12_14_n_2),
        .O(\mult[0][1][4]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][4]_i_23 
       (.I0(line_reg_r2_320_383_12_14_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_12_14_n_2),
        .O(\mult[0][1][4]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][4]_i_24 
       (.I0(line_reg_r2_192_255_12_14_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_12_14_n_2),
        .O(\mult[0][1][4]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][4]_i_25 
       (.I0(line_reg_r2_64_127_12_14_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_12_14_n_2),
        .O(\mult[0][1][4]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][1][5]_i_10 
       (.I0(\mult[0][1][5]_i_22_n_0 ),
        .I1(\mult[0][1][5]_i_23_n_0 ),
        .I2(\rdPntr[8]_i_1__2_n_0 ),
        .I3(\mult[0][1][5]_i_24_n_0 ),
        .I4(\mult[2][1][5]_i_31_n_0 ),
        .I5(\mult[0][1][5]_i_25_n_0 ),
        .O(\mult[0][1][5]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][1][5]_i_11 
       (.I0(\mult[2][1][5]_i_31_n_0 ),
        .I1(line_reg_r2_576_639_15_15_n_0),
        .I2(\rdPntr[6]_i_1__2_n_0 ),
        .I3(line_reg_r2_512_575_15_15_n_0),
        .I4(\rdPntr[8]_i_1__2_n_0 ),
        .O(\mult[0][1][5]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][5]_i_22 
       (.I0(line_reg_r2_448_511_15_15_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_15_15_n_0),
        .O(\mult[0][1][5]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][5]_i_23 
       (.I0(line_reg_r2_320_383_15_15_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_15_15_n_0),
        .O(\mult[0][1][5]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][5]_i_24 
       (.I0(line_reg_r2_192_255_15_15_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_15_15_n_0),
        .O(\mult[0][1][5]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[0][1][5]_i_25 
       (.I0(line_reg_r2_64_127_15_15_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_15_15_n_0),
        .O(\mult[0][1][5]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][2][0]_i_10 
       (.I0(\mult[0][2][0]_i_22_n_0 ),
        .I1(\mult[0][2][0]_i_23_n_0 ),
        .I2(\mult[2][8][4]_i_20_n_0 ),
        .I3(\mult[0][2][0]_i_24_n_0 ),
        .I4(\mult[2][8][4]_i_22_n_0 ),
        .I5(\mult[0][2][0]_i_25_n_0 ),
        .O(\mult[0][2][0]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][2][0]_i_11 
       (.I0(\mult[2][8][4]_i_22_n_0 ),
        .I1(line_reg_r3_576_639_9_11_n_2),
        .I2(\mult[2][8][4]_i_24_n_0 ),
        .I3(line_reg_r3_512_575_9_11_n_2),
        .I4(\mult[2][8][4]_i_20_n_0 ),
        .O(\mult[0][2][0]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][0]_i_22 
       (.I0(line_reg_r3_448_511_9_11_n_2),
        .I1(\mult[2][8][4]_i_24_n_0 ),
        .I2(line_reg_r3_384_447_9_11_n_2),
        .O(\mult[0][2][0]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][0]_i_23 
       (.I0(line_reg_r3_320_383_9_11_n_2),
        .I1(\mult[2][8][4]_i_24_n_0 ),
        .I2(line_reg_r3_256_319_9_11_n_2),
        .O(\mult[0][2][0]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][0]_i_24 
       (.I0(line_reg_r3_192_255_9_11_n_2),
        .I1(\mult[2][8][4]_i_24_n_0 ),
        .I2(line_reg_r3_128_191_9_11_n_2),
        .O(\mult[0][2][0]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][0]_i_25 
       (.I0(line_reg_r3_64_127_9_11_n_2),
        .I1(\mult[2][8][4]_i_24_n_0 ),
        .I2(line_reg_r3_0_63_9_11_n_2),
        .O(\mult[0][2][0]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][2][1]_i_10 
       (.I0(\mult[0][2][1]_i_22_n_0 ),
        .I1(\mult[0][2][1]_i_23_n_0 ),
        .I2(\mult[2][8][4]_i_20_n_0 ),
        .I3(\mult[0][2][1]_i_24_n_0 ),
        .I4(\mult[2][8][4]_i_22_n_0 ),
        .I5(\mult[0][2][1]_i_25_n_0 ),
        .O(\mult[0][2][1]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][2][1]_i_11 
       (.I0(\mult[2][8][4]_i_22_n_0 ),
        .I1(line_reg_r3_576_639_12_14_n_0),
        .I2(\mult[2][8][4]_i_24_n_0 ),
        .I3(line_reg_r3_512_575_12_14_n_0),
        .I4(\mult[2][8][4]_i_20_n_0 ),
        .O(\mult[0][2][1]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][1]_i_22 
       (.I0(line_reg_r3_448_511_12_14_n_0),
        .I1(\mult[2][8][4]_i_24_n_0 ),
        .I2(line_reg_r3_384_447_12_14_n_0),
        .O(\mult[0][2][1]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][1]_i_23 
       (.I0(line_reg_r3_320_383_12_14_n_0),
        .I1(\mult[2][8][4]_i_24_n_0 ),
        .I2(line_reg_r3_256_319_12_14_n_0),
        .O(\mult[0][2][1]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][1]_i_24 
       (.I0(line_reg_r3_192_255_12_14_n_0),
        .I1(\mult[2][8][4]_i_24_n_0 ),
        .I2(line_reg_r3_128_191_12_14_n_0),
        .O(\mult[0][2][1]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][1]_i_25 
       (.I0(line_reg_r3_64_127_12_14_n_0),
        .I1(\mult[2][8][4]_i_24_n_0 ),
        .I2(line_reg_r3_0_63_12_14_n_0),
        .O(\mult[0][2][1]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][2][2]_i_10 
       (.I0(\mult[0][2][2]_i_22_n_0 ),
        .I1(\mult[0][2][2]_i_23_n_0 ),
        .I2(\mult[2][8][4]_i_20_n_0 ),
        .I3(\mult[0][2][2]_i_24_n_0 ),
        .I4(\mult[2][8][4]_i_22_n_0 ),
        .I5(\mult[0][2][2]_i_25_n_0 ),
        .O(\mult[0][2][2]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][2][2]_i_11 
       (.I0(\mult[2][8][4]_i_22_n_0 ),
        .I1(line_reg_r3_576_639_12_14_n_1),
        .I2(\mult[2][8][4]_i_24_n_0 ),
        .I3(line_reg_r3_512_575_12_14_n_1),
        .I4(\mult[2][8][4]_i_20_n_0 ),
        .O(\mult[0][2][2]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][2]_i_22 
       (.I0(line_reg_r3_448_511_12_14_n_1),
        .I1(\mult[2][8][4]_i_24_n_0 ),
        .I2(line_reg_r3_384_447_12_14_n_1),
        .O(\mult[0][2][2]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][2]_i_23 
       (.I0(line_reg_r3_320_383_12_14_n_1),
        .I1(\mult[2][8][4]_i_24_n_0 ),
        .I2(line_reg_r3_256_319_12_14_n_1),
        .O(\mult[0][2][2]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][2]_i_24 
       (.I0(line_reg_r3_192_255_12_14_n_1),
        .I1(\mult[2][8][4]_i_24_n_0 ),
        .I2(line_reg_r3_128_191_12_14_n_1),
        .O(\mult[0][2][2]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][2]_i_25 
       (.I0(line_reg_r3_64_127_12_14_n_1),
        .I1(\mult[2][8][4]_i_24_n_0 ),
        .I2(line_reg_r3_0_63_12_14_n_1),
        .O(\mult[0][2][2]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][2][3]_i_10 
       (.I0(\mult[0][2][3]_i_22_n_0 ),
        .I1(\mult[0][2][3]_i_23_n_0 ),
        .I2(\mult[2][8][4]_i_20_n_0 ),
        .I3(\mult[0][2][3]_i_24_n_0 ),
        .I4(\mult[2][8][4]_i_22_n_0 ),
        .I5(\mult[0][2][3]_i_25_n_0 ),
        .O(\mult[0][2][3]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][2][3]_i_11 
       (.I0(\mult[2][8][4]_i_22_n_0 ),
        .I1(line_reg_r3_576_639_12_14_n_2),
        .I2(\mult[2][8][4]_i_24_n_0 ),
        .I3(line_reg_r3_512_575_12_14_n_2),
        .I4(\mult[2][8][4]_i_20_n_0 ),
        .O(\mult[0][2][3]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][3]_i_22 
       (.I0(line_reg_r3_448_511_12_14_n_2),
        .I1(\mult[2][8][4]_i_24_n_0 ),
        .I2(line_reg_r3_384_447_12_14_n_2),
        .O(\mult[0][2][3]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][3]_i_23 
       (.I0(line_reg_r3_320_383_12_14_n_2),
        .I1(\mult[2][8][4]_i_24_n_0 ),
        .I2(line_reg_r3_256_319_12_14_n_2),
        .O(\mult[0][2][3]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][3]_i_24 
       (.I0(line_reg_r3_192_255_12_14_n_2),
        .I1(\mult[2][8][4]_i_24_n_0 ),
        .I2(line_reg_r3_128_191_12_14_n_2),
        .O(\mult[0][2][3]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][3]_i_25 
       (.I0(line_reg_r3_64_127_12_14_n_2),
        .I1(\mult[2][8][4]_i_24_n_0 ),
        .I2(line_reg_r3_0_63_12_14_n_2),
        .O(\mult[0][2][3]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][2][4]_i_10 
       (.I0(\mult[0][2][4]_i_22_n_0 ),
        .I1(\mult[0][2][4]_i_23_n_0 ),
        .I2(\mult[2][8][4]_i_20_n_0 ),
        .I3(\mult[0][2][4]_i_24_n_0 ),
        .I4(\mult[2][8][4]_i_22_n_0 ),
        .I5(\mult[0][2][4]_i_25_n_0 ),
        .O(\mult[0][2][4]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][2][4]_i_11 
       (.I0(\mult[2][8][4]_i_22_n_0 ),
        .I1(line_reg_r3_576_639_15_15_n_0),
        .I2(\mult[2][8][4]_i_24_n_0 ),
        .I3(line_reg_r3_512_575_15_15_n_0),
        .I4(\mult[2][8][4]_i_20_n_0 ),
        .O(\mult[0][2][4]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][4]_i_22 
       (.I0(line_reg_r3_448_511_15_15_n_0),
        .I1(\mult[2][8][4]_i_24_n_0 ),
        .I2(line_reg_r3_384_447_15_15_n_0),
        .O(\mult[0][2][4]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][4]_i_23 
       (.I0(line_reg_r3_320_383_15_15_n_0),
        .I1(\mult[2][8][4]_i_24_n_0 ),
        .I2(line_reg_r3_256_319_15_15_n_0),
        .O(\mult[0][2][4]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][4]_i_24 
       (.I0(line_reg_r3_192_255_15_15_n_0),
        .I1(\mult[2][8][4]_i_24_n_0 ),
        .I2(line_reg_r3_128_191_15_15_n_0),
        .O(\mult[0][2][4]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[0][2][4]_i_25 
       (.I0(line_reg_r3_64_127_15_15_n_0),
        .I1(\mult[2][8][4]_i_24_n_0 ),
        .I2(line_reg_r3_0_63_15_15_n_0),
        .O(\mult[0][2][4]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][1]_i_10 
       (.I0(line_reg_r1_448_511_9_11_n_2),
        .I1(line_reg_r1_384_447_9_11_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_9_11_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_9_11_n_2),
        .O(\mult[0][3][1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][1]_i_11 
       (.I0(line_reg_r1_192_255_9_11_n_2),
        .I1(line_reg_r1_128_191_9_11_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_9_11_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_9_11_n_2),
        .O(\mult[0][3][1]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[0][3][1]_i_3 
       (.I0(\mult[0][3][1]_i_9_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[0][3][1]_i_10_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[0][3][1]_i_11_n_0 ),
        .O(\rdPntr_reg[9]_11 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][3][1]_i_9 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_9_11_n_2),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_9_11_n_2),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[0][3][1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][2]_i_10 
       (.I0(line_reg_r1_448_511_12_14_n_0),
        .I1(line_reg_r1_384_447_12_14_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_12_14_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_12_14_n_0),
        .O(\mult[0][3][2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][2]_i_11 
       (.I0(line_reg_r1_192_255_12_14_n_0),
        .I1(line_reg_r1_128_191_12_14_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_12_14_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_12_14_n_0),
        .O(\mult[0][3][2]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[0][3][2]_i_3 
       (.I0(\mult[0][3][2]_i_9_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[0][3][2]_i_10_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[0][3][2]_i_11_n_0 ),
        .O(\rdPntr_reg[9]_12 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][3][2]_i_9 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_12_14_n_0),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_12_14_n_0),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[0][3][2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][3]_i_10 
       (.I0(line_reg_r1_448_511_12_14_n_1),
        .I1(line_reg_r1_384_447_12_14_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_12_14_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_12_14_n_1),
        .O(\mult[0][3][3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][3]_i_11 
       (.I0(line_reg_r1_192_255_12_14_n_1),
        .I1(line_reg_r1_128_191_12_14_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_12_14_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_12_14_n_1),
        .O(\mult[0][3][3]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[0][3][3]_i_3 
       (.I0(\mult[0][3][3]_i_9_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[0][3][3]_i_10_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[0][3][3]_i_11_n_0 ),
        .O(\rdPntr_reg[9]_13 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][3][3]_i_9 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_12_14_n_1),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_12_14_n_1),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[0][3][3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][4]_i_10 
       (.I0(line_reg_r1_448_511_12_14_n_2),
        .I1(line_reg_r1_384_447_12_14_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_12_14_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_12_14_n_2),
        .O(\mult[0][3][4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][4]_i_11 
       (.I0(line_reg_r1_192_255_12_14_n_2),
        .I1(line_reg_r1_128_191_12_14_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_12_14_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_12_14_n_2),
        .O(\mult[0][3][4]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[0][3][4]_i_3 
       (.I0(\mult[0][3][4]_i_9_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[0][3][4]_i_10_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[0][3][4]_i_11_n_0 ),
        .O(\rdPntr_reg[9]_14 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][3][4]_i_9 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_12_14_n_2),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_12_14_n_2),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[0][3][4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][5]_i_10 
       (.I0(line_reg_r1_448_511_15_15_n_0),
        .I1(line_reg_r1_384_447_15_15_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_15_15_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_15_15_n_0),
        .O(\mult[0][3][5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[0][3][5]_i_11 
       (.I0(line_reg_r1_192_255_15_15_n_0),
        .I1(line_reg_r1_128_191_15_15_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_15_15_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_15_15_n_0),
        .O(\mult[0][3][5]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[0][3][5]_i_3 
       (.I0(\mult[0][3][5]_i_9_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[0][3][5]_i_10_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[0][3][5]_i_11_n_0 ),
        .O(\rdPntr_reg[9]_15 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[0][3][5]_i_9 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_15_15_n_0),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_15_15_n_0),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[0][3][5]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][1][1]_i_10 
       (.I0(\mult[1][1][1]_i_22_n_0 ),
        .I1(\mult[1][1][1]_i_23_n_0 ),
        .I2(\rdPntr[8]_i_1__2_n_0 ),
        .I3(\mult[1][1][1]_i_24_n_0 ),
        .I4(\mult[2][1][5]_i_31_n_0 ),
        .I5(\mult[1][1][1]_i_25_n_0 ),
        .O(\mult[1][1][1]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][1][1]_i_11 
       (.I0(\mult[2][1][5]_i_31_n_0 ),
        .I1(line_reg_r2_576_639_3_5_n_2),
        .I2(\rdPntr[6]_i_1__2_n_0 ),
        .I3(line_reg_r2_512_575_3_5_n_2),
        .I4(\rdPntr[8]_i_1__2_n_0 ),
        .O(\mult[1][1][1]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][1]_i_22 
       (.I0(line_reg_r2_448_511_3_5_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_3_5_n_2),
        .O(\mult[1][1][1]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][1]_i_23 
       (.I0(line_reg_r2_320_383_3_5_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_3_5_n_2),
        .O(\mult[1][1][1]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][1]_i_24 
       (.I0(line_reg_r2_192_255_3_5_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_3_5_n_2),
        .O(\mult[1][1][1]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][1]_i_25 
       (.I0(line_reg_r2_64_127_3_5_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_3_5_n_2),
        .O(\mult[1][1][1]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][1][2]_i_10 
       (.I0(\mult[1][1][2]_i_22_n_0 ),
        .I1(\mult[1][1][2]_i_23_n_0 ),
        .I2(\rdPntr[8]_i_1__2_n_0 ),
        .I3(\mult[1][1][2]_i_24_n_0 ),
        .I4(\mult[2][1][5]_i_31_n_0 ),
        .I5(\mult[1][1][2]_i_25_n_0 ),
        .O(\mult[1][1][2]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][1][2]_i_11 
       (.I0(\mult[2][1][5]_i_31_n_0 ),
        .I1(line_reg_r2_576_639_6_8_n_0),
        .I2(\rdPntr[6]_i_1__2_n_0 ),
        .I3(line_reg_r2_512_575_6_8_n_0),
        .I4(\rdPntr[8]_i_1__2_n_0 ),
        .O(\mult[1][1][2]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][2]_i_22 
       (.I0(line_reg_r2_448_511_6_8_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_6_8_n_0),
        .O(\mult[1][1][2]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][2]_i_23 
       (.I0(line_reg_r2_320_383_6_8_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_6_8_n_0),
        .O(\mult[1][1][2]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][2]_i_24 
       (.I0(line_reg_r2_192_255_6_8_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_6_8_n_0),
        .O(\mult[1][1][2]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][2]_i_25 
       (.I0(line_reg_r2_64_127_6_8_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_6_8_n_0),
        .O(\mult[1][1][2]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][1][3]_i_10 
       (.I0(\mult[1][1][3]_i_22_n_0 ),
        .I1(\mult[1][1][3]_i_23_n_0 ),
        .I2(\rdPntr[8]_i_1__2_n_0 ),
        .I3(\mult[1][1][3]_i_24_n_0 ),
        .I4(\mult[2][1][5]_i_31_n_0 ),
        .I5(\mult[1][1][3]_i_25_n_0 ),
        .O(\mult[1][1][3]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][1][3]_i_11 
       (.I0(\mult[2][1][5]_i_31_n_0 ),
        .I1(line_reg_r2_576_639_6_8_n_1),
        .I2(\rdPntr[6]_i_1__2_n_0 ),
        .I3(line_reg_r2_512_575_6_8_n_1),
        .I4(\rdPntr[8]_i_1__2_n_0 ),
        .O(\mult[1][1][3]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][3]_i_22 
       (.I0(line_reg_r2_448_511_6_8_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_6_8_n_1),
        .O(\mult[1][1][3]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][3]_i_23 
       (.I0(line_reg_r2_320_383_6_8_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_6_8_n_1),
        .O(\mult[1][1][3]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][3]_i_24 
       (.I0(line_reg_r2_192_255_6_8_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_6_8_n_1),
        .O(\mult[1][1][3]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][3]_i_25 
       (.I0(line_reg_r2_64_127_6_8_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_6_8_n_1),
        .O(\mult[1][1][3]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][1][4]_i_10 
       (.I0(\mult[1][1][4]_i_22_n_0 ),
        .I1(\mult[1][1][4]_i_23_n_0 ),
        .I2(\rdPntr[8]_i_1__2_n_0 ),
        .I3(\mult[1][1][4]_i_24_n_0 ),
        .I4(\mult[2][1][5]_i_31_n_0 ),
        .I5(\mult[1][1][4]_i_25_n_0 ),
        .O(\mult[1][1][4]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][1][4]_i_11 
       (.I0(\mult[2][1][5]_i_31_n_0 ),
        .I1(line_reg_r2_576_639_6_8_n_2),
        .I2(\rdPntr[6]_i_1__2_n_0 ),
        .I3(line_reg_r2_512_575_6_8_n_2),
        .I4(\rdPntr[8]_i_1__2_n_0 ),
        .O(\mult[1][1][4]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][4]_i_22 
       (.I0(line_reg_r2_448_511_6_8_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_6_8_n_2),
        .O(\mult[1][1][4]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][4]_i_23 
       (.I0(line_reg_r2_320_383_6_8_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_6_8_n_2),
        .O(\mult[1][1][4]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][4]_i_24 
       (.I0(line_reg_r2_192_255_6_8_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_6_8_n_2),
        .O(\mult[1][1][4]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][4]_i_25 
       (.I0(line_reg_r2_64_127_6_8_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_6_8_n_2),
        .O(\mult[1][1][4]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][1][5]_i_10 
       (.I0(\mult[1][1][5]_i_22_n_0 ),
        .I1(\mult[1][1][5]_i_23_n_0 ),
        .I2(\rdPntr[8]_i_1__2_n_0 ),
        .I3(\mult[1][1][5]_i_24_n_0 ),
        .I4(\mult[2][1][5]_i_31_n_0 ),
        .I5(\mult[1][1][5]_i_25_n_0 ),
        .O(\mult[1][1][5]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][1][5]_i_11 
       (.I0(\mult[2][1][5]_i_31_n_0 ),
        .I1(line_reg_r2_576_639_9_11_n_0),
        .I2(\rdPntr[6]_i_1__2_n_0 ),
        .I3(line_reg_r2_512_575_9_11_n_0),
        .I4(\rdPntr[8]_i_1__2_n_0 ),
        .O(\mult[1][1][5]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][5]_i_22 
       (.I0(line_reg_r2_448_511_9_11_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_9_11_n_0),
        .O(\mult[1][1][5]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][5]_i_23 
       (.I0(line_reg_r2_320_383_9_11_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_9_11_n_0),
        .O(\mult[1][1][5]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][5]_i_24 
       (.I0(line_reg_r2_192_255_9_11_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_9_11_n_0),
        .O(\mult[1][1][5]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][5]_i_25 
       (.I0(line_reg_r2_64_127_9_11_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_9_11_n_0),
        .O(\mult[1][1][5]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][1][6]_i_10 
       (.I0(\mult[1][1][6]_i_22_n_0 ),
        .I1(\mult[1][1][6]_i_23_n_0 ),
        .I2(\rdPntr[8]_i_1__2_n_0 ),
        .I3(\mult[1][1][6]_i_24_n_0 ),
        .I4(\mult[2][1][5]_i_31_n_0 ),
        .I5(\mult[1][1][6]_i_25_n_0 ),
        .O(\mult[1][1][6]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][1][6]_i_11 
       (.I0(\mult[2][1][5]_i_31_n_0 ),
        .I1(line_reg_r2_576_639_9_11_n_1),
        .I2(\rdPntr[6]_i_1__2_n_0 ),
        .I3(line_reg_r2_512_575_9_11_n_1),
        .I4(\rdPntr[8]_i_1__2_n_0 ),
        .O(\mult[1][1][6]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][6]_i_22 
       (.I0(line_reg_r2_448_511_9_11_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_9_11_n_1),
        .O(\mult[1][1][6]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][6]_i_23 
       (.I0(line_reg_r2_320_383_9_11_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_9_11_n_1),
        .O(\mult[1][1][6]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][6]_i_24 
       (.I0(line_reg_r2_192_255_9_11_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_9_11_n_1),
        .O(\mult[1][1][6]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[1][1][6]_i_25 
       (.I0(line_reg_r2_64_127_9_11_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_9_11_n_1),
        .O(\mult[1][1][6]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][2][0]_i_10 
       (.I0(\mult[1][2][0]_i_22_n_0 ),
        .I1(\mult[1][2][0]_i_23_n_0 ),
        .I2(\mult[2][8][4]_i_20_n_0 ),
        .I3(\mult[1][2][0]_i_24_n_0 ),
        .I4(\mult[2][8][4]_i_22_n_0 ),
        .I5(\mult[1][2][0]_i_25_n_0 ),
        .O(\mult[1][2][0]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][2][0]_i_11 
       (.I0(\mult[2][8][4]_i_22_n_0 ),
        .I1(line_reg_r3_576_639_3_5_n_2),
        .I2(\mult[2][8][4]_i_24_n_0 ),
        .I3(line_reg_r3_512_575_3_5_n_2),
        .I4(\mult[2][8][4]_i_20_n_0 ),
        .O(\mult[1][2][0]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][0]_i_22 
       (.I0(line_reg_r3_448_511_3_5_n_2),
        .I1(\mult[2][8][4]_i_24_n_0 ),
        .I2(line_reg_r3_384_447_3_5_n_2),
        .O(\mult[1][2][0]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][0]_i_23 
       (.I0(line_reg_r3_320_383_3_5_n_2),
        .I1(\mult[2][8][4]_i_24_n_0 ),
        .I2(line_reg_r3_256_319_3_5_n_2),
        .O(\mult[1][2][0]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][0]_i_24 
       (.I0(line_reg_r3_192_255_3_5_n_2),
        .I1(\mult[2][8][4]_i_24_n_0 ),
        .I2(line_reg_r3_128_191_3_5_n_2),
        .O(\mult[1][2][0]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][0]_i_25 
       (.I0(line_reg_r3_64_127_3_5_n_2),
        .I1(\mult[2][8][4]_i_24_n_0 ),
        .I2(line_reg_r3_0_63_3_5_n_2),
        .O(\mult[1][2][0]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][2][1]_i_10 
       (.I0(\mult[1][2][1]_i_22_n_0 ),
        .I1(\mult[1][2][1]_i_23_n_0 ),
        .I2(\mult[2][8][4]_i_20_n_0 ),
        .I3(\mult[1][2][1]_i_24_n_0 ),
        .I4(\mult[2][8][4]_i_22_n_0 ),
        .I5(\mult[1][2][1]_i_25_n_0 ),
        .O(\mult[1][2][1]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][2][1]_i_11 
       (.I0(\mult[2][8][4]_i_22_n_0 ),
        .I1(line_reg_r3_576_639_6_8_n_0),
        .I2(\mult[2][8][4]_i_24_n_0 ),
        .I3(line_reg_r3_512_575_6_8_n_0),
        .I4(\mult[2][8][4]_i_20_n_0 ),
        .O(\mult[1][2][1]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][1]_i_22 
       (.I0(line_reg_r3_448_511_6_8_n_0),
        .I1(\mult[2][8][4]_i_24_n_0 ),
        .I2(line_reg_r3_384_447_6_8_n_0),
        .O(\mult[1][2][1]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][1]_i_23 
       (.I0(line_reg_r3_320_383_6_8_n_0),
        .I1(\mult[2][8][4]_i_24_n_0 ),
        .I2(line_reg_r3_256_319_6_8_n_0),
        .O(\mult[1][2][1]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][1]_i_24 
       (.I0(line_reg_r3_192_255_6_8_n_0),
        .I1(\mult[2][8][4]_i_24_n_0 ),
        .I2(line_reg_r3_128_191_6_8_n_0),
        .O(\mult[1][2][1]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][1]_i_25 
       (.I0(line_reg_r3_64_127_6_8_n_0),
        .I1(\mult[2][8][4]_i_24_n_0 ),
        .I2(line_reg_r3_0_63_6_8_n_0),
        .O(\mult[1][2][1]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][2][2]_i_10 
       (.I0(\mult[1][2][2]_i_22_n_0 ),
        .I1(\mult[1][2][2]_i_23_n_0 ),
        .I2(\mult[2][8][4]_i_20_n_0 ),
        .I3(\mult[1][2][2]_i_24_n_0 ),
        .I4(\mult[2][8][4]_i_22_n_0 ),
        .I5(\mult[1][2][2]_i_25_n_0 ),
        .O(\mult[1][2][2]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][2][2]_i_11 
       (.I0(\mult[2][8][4]_i_22_n_0 ),
        .I1(line_reg_r3_576_639_6_8_n_1),
        .I2(\mult[2][8][4]_i_24_n_0 ),
        .I3(line_reg_r3_512_575_6_8_n_1),
        .I4(\mult[2][8][4]_i_20_n_0 ),
        .O(\mult[1][2][2]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][2]_i_22 
       (.I0(line_reg_r3_448_511_6_8_n_1),
        .I1(\mult[2][8][4]_i_24_n_0 ),
        .I2(line_reg_r3_384_447_6_8_n_1),
        .O(\mult[1][2][2]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][2]_i_23 
       (.I0(line_reg_r3_320_383_6_8_n_1),
        .I1(\mult[2][8][4]_i_24_n_0 ),
        .I2(line_reg_r3_256_319_6_8_n_1),
        .O(\mult[1][2][2]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][2]_i_24 
       (.I0(line_reg_r3_192_255_6_8_n_1),
        .I1(\mult[2][8][4]_i_24_n_0 ),
        .I2(line_reg_r3_128_191_6_8_n_1),
        .O(\mult[1][2][2]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][2]_i_25 
       (.I0(line_reg_r3_64_127_6_8_n_1),
        .I1(\mult[2][8][4]_i_24_n_0 ),
        .I2(line_reg_r3_0_63_6_8_n_1),
        .O(\mult[1][2][2]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][2][3]_i_10 
       (.I0(\mult[1][2][3]_i_22_n_0 ),
        .I1(\mult[1][2][3]_i_23_n_0 ),
        .I2(\mult[2][8][4]_i_20_n_0 ),
        .I3(\mult[1][2][3]_i_24_n_0 ),
        .I4(\mult[2][8][4]_i_22_n_0 ),
        .I5(\mult[1][2][3]_i_25_n_0 ),
        .O(\mult[1][2][3]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][2][3]_i_11 
       (.I0(\mult[2][8][4]_i_22_n_0 ),
        .I1(line_reg_r3_576_639_6_8_n_2),
        .I2(\mult[2][8][4]_i_24_n_0 ),
        .I3(line_reg_r3_512_575_6_8_n_2),
        .I4(\mult[2][8][4]_i_20_n_0 ),
        .O(\mult[1][2][3]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][3]_i_22 
       (.I0(line_reg_r3_448_511_6_8_n_2),
        .I1(\mult[2][8][4]_i_24_n_0 ),
        .I2(line_reg_r3_384_447_6_8_n_2),
        .O(\mult[1][2][3]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][3]_i_23 
       (.I0(line_reg_r3_320_383_6_8_n_2),
        .I1(\mult[2][8][4]_i_24_n_0 ),
        .I2(line_reg_r3_256_319_6_8_n_2),
        .O(\mult[1][2][3]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][3]_i_24 
       (.I0(line_reg_r3_192_255_6_8_n_2),
        .I1(\mult[2][8][4]_i_24_n_0 ),
        .I2(line_reg_r3_128_191_6_8_n_2),
        .O(\mult[1][2][3]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][3]_i_25 
       (.I0(line_reg_r3_64_127_6_8_n_2),
        .I1(\mult[2][8][4]_i_24_n_0 ),
        .I2(line_reg_r3_0_63_6_8_n_2),
        .O(\mult[1][2][3]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][2][4]_i_10 
       (.I0(\mult[1][2][4]_i_22_n_0 ),
        .I1(\mult[1][2][4]_i_23_n_0 ),
        .I2(\mult[2][8][4]_i_20_n_0 ),
        .I3(\mult[1][2][4]_i_24_n_0 ),
        .I4(\mult[2][8][4]_i_22_n_0 ),
        .I5(\mult[1][2][4]_i_25_n_0 ),
        .O(\mult[1][2][4]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][2][4]_i_11 
       (.I0(\mult[2][8][4]_i_22_n_0 ),
        .I1(line_reg_r3_576_639_9_11_n_0),
        .I2(\mult[2][8][4]_i_24_n_0 ),
        .I3(line_reg_r3_512_575_9_11_n_0),
        .I4(\mult[2][8][4]_i_20_n_0 ),
        .O(\mult[1][2][4]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][4]_i_22 
       (.I0(line_reg_r3_448_511_9_11_n_0),
        .I1(\mult[2][8][4]_i_24_n_0 ),
        .I2(line_reg_r3_384_447_9_11_n_0),
        .O(\mult[1][2][4]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][4]_i_23 
       (.I0(line_reg_r3_320_383_9_11_n_0),
        .I1(\mult[2][8][4]_i_24_n_0 ),
        .I2(line_reg_r3_256_319_9_11_n_0),
        .O(\mult[1][2][4]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][4]_i_24 
       (.I0(line_reg_r3_192_255_9_11_n_0),
        .I1(\mult[2][8][4]_i_24_n_0 ),
        .I2(line_reg_r3_128_191_9_11_n_0),
        .O(\mult[1][2][4]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][4]_i_25 
       (.I0(line_reg_r3_64_127_9_11_n_0),
        .I1(\mult[2][8][4]_i_24_n_0 ),
        .I2(line_reg_r3_0_63_9_11_n_0),
        .O(\mult[1][2][4]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][2][5]_i_10 
       (.I0(\mult[1][2][5]_i_22_n_0 ),
        .I1(\mult[1][2][5]_i_23_n_0 ),
        .I2(\mult[2][8][4]_i_20_n_0 ),
        .I3(\mult[1][2][5]_i_24_n_0 ),
        .I4(\mult[2][8][4]_i_22_n_0 ),
        .I5(\mult[1][2][5]_i_25_n_0 ),
        .O(\mult[1][2][5]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][2][5]_i_11 
       (.I0(\mult[2][8][4]_i_22_n_0 ),
        .I1(line_reg_r3_576_639_9_11_n_1),
        .I2(\mult[2][8][4]_i_24_n_0 ),
        .I3(line_reg_r3_512_575_9_11_n_1),
        .I4(\mult[2][8][4]_i_20_n_0 ),
        .O(\mult[1][2][5]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][5]_i_22 
       (.I0(line_reg_r3_448_511_9_11_n_1),
        .I1(\mult[2][8][4]_i_24_n_0 ),
        .I2(line_reg_r3_384_447_9_11_n_1),
        .O(\mult[1][2][5]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][5]_i_23 
       (.I0(line_reg_r3_320_383_9_11_n_1),
        .I1(\mult[2][8][4]_i_24_n_0 ),
        .I2(line_reg_r3_256_319_9_11_n_1),
        .O(\mult[1][2][5]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][5]_i_24 
       (.I0(line_reg_r3_192_255_9_11_n_1),
        .I1(\mult[2][8][4]_i_24_n_0 ),
        .I2(line_reg_r3_128_191_9_11_n_1),
        .O(\mult[1][2][5]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[1][2][5]_i_25 
       (.I0(line_reg_r3_64_127_9_11_n_1),
        .I1(\mult[2][8][4]_i_24_n_0 ),
        .I2(line_reg_r3_0_63_9_11_n_1),
        .O(\mult[1][2][5]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][1]_i_10 
       (.I0(line_reg_r1_448_511_3_5_n_2),
        .I1(line_reg_r1_384_447_3_5_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_3_5_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_3_5_n_2),
        .O(\mult[1][3][1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][1]_i_11 
       (.I0(line_reg_r1_192_255_3_5_n_2),
        .I1(line_reg_r1_128_191_3_5_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_3_5_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_3_5_n_2),
        .O(\mult[1][3][1]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[1][3][1]_i_3 
       (.I0(\mult[1][3][1]_i_9_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[1][3][1]_i_10_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[1][3][1]_i_11_n_0 ),
        .O(\rdPntr_reg[9]_5 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][3][1]_i_9 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_3_5_n_2),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_3_5_n_2),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[1][3][1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][2]_i_10 
       (.I0(line_reg_r1_448_511_6_8_n_0),
        .I1(line_reg_r1_384_447_6_8_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_6_8_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_6_8_n_0),
        .O(\mult[1][3][2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][2]_i_11 
       (.I0(line_reg_r1_192_255_6_8_n_0),
        .I1(line_reg_r1_128_191_6_8_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_6_8_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_6_8_n_0),
        .O(\mult[1][3][2]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[1][3][2]_i_3 
       (.I0(\mult[1][3][2]_i_9_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[1][3][2]_i_10_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[1][3][2]_i_11_n_0 ),
        .O(\rdPntr_reg[9]_6 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][3][2]_i_9 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_6_8_n_0),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_6_8_n_0),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[1][3][2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][3]_i_10 
       (.I0(line_reg_r1_448_511_6_8_n_1),
        .I1(line_reg_r1_384_447_6_8_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_6_8_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_6_8_n_1),
        .O(\mult[1][3][3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][3]_i_11 
       (.I0(line_reg_r1_192_255_6_8_n_1),
        .I1(line_reg_r1_128_191_6_8_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_6_8_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_6_8_n_1),
        .O(\mult[1][3][3]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[1][3][3]_i_3 
       (.I0(\mult[1][3][3]_i_9_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[1][3][3]_i_10_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[1][3][3]_i_11_n_0 ),
        .O(\rdPntr_reg[9]_7 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][3][3]_i_9 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_6_8_n_1),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_6_8_n_1),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[1][3][3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][4]_i_10 
       (.I0(line_reg_r1_448_511_6_8_n_2),
        .I1(line_reg_r1_384_447_6_8_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_6_8_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_6_8_n_2),
        .O(\mult[1][3][4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][4]_i_11 
       (.I0(line_reg_r1_192_255_6_8_n_2),
        .I1(line_reg_r1_128_191_6_8_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_6_8_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_6_8_n_2),
        .O(\mult[1][3][4]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[1][3][4]_i_3 
       (.I0(\mult[1][3][4]_i_9_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[1][3][4]_i_10_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[1][3][4]_i_11_n_0 ),
        .O(\rdPntr_reg[9]_8 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][3][4]_i_9 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_6_8_n_2),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_6_8_n_2),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[1][3][4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][5]_i_10 
       (.I0(line_reg_r1_448_511_9_11_n_0),
        .I1(line_reg_r1_384_447_9_11_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_9_11_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_9_11_n_0),
        .O(\mult[1][3][5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][5]_i_11 
       (.I0(line_reg_r1_192_255_9_11_n_0),
        .I1(line_reg_r1_128_191_9_11_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_9_11_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_9_11_n_0),
        .O(\mult[1][3][5]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[1][3][5]_i_3 
       (.I0(\mult[1][3][5]_i_9_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[1][3][5]_i_10_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[1][3][5]_i_11_n_0 ),
        .O(\rdPntr_reg[9]_9 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][3][5]_i_9 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_9_11_n_0),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_9_11_n_0),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[1][3][5]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][6]_i_10 
       (.I0(line_reg_r1_448_511_9_11_n_1),
        .I1(line_reg_r1_384_447_9_11_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_9_11_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_9_11_n_1),
        .O(\mult[1][3][6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[1][3][6]_i_11 
       (.I0(line_reg_r1_192_255_9_11_n_1),
        .I1(line_reg_r1_128_191_9_11_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_9_11_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_9_11_n_1),
        .O(\mult[1][3][6]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[1][3][6]_i_3 
       (.I0(\mult[1][3][6]_i_9_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[1][3][6]_i_10_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[1][3][6]_i_11_n_0 ),
        .O(\rdPntr_reg[9]_10 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[1][3][6]_i_9 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_9_11_n_1),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_9_11_n_1),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[1][3][6]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][1][1]_i_10 
       (.I0(\mult[2][1][1]_i_22_n_0 ),
        .I1(\mult[2][1][1]_i_23_n_0 ),
        .I2(\rdPntr[8]_i_1__2_n_0 ),
        .I3(\mult[2][1][1]_i_24_n_0 ),
        .I4(\mult[2][1][5]_i_31_n_0 ),
        .I5(\mult[2][1][1]_i_25_n_0 ),
        .O(\mult[2][1][1]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][1][1]_i_11 
       (.I0(\mult[2][1][5]_i_31_n_0 ),
        .I1(line_reg_r2_576_639_0_2_n_0),
        .I2(\rdPntr[6]_i_1__2_n_0 ),
        .I3(line_reg_r2_512_575_0_2_n_0),
        .I4(\rdPntr[8]_i_1__2_n_0 ),
        .O(\mult[2][1][1]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][1]_i_22 
       (.I0(line_reg_r2_448_511_0_2_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_0_2_n_0),
        .O(\mult[2][1][1]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][1]_i_23 
       (.I0(line_reg_r2_320_383_0_2_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_0_2_n_0),
        .O(\mult[2][1][1]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][1]_i_24 
       (.I0(line_reg_r2_192_255_0_2_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_0_2_n_0),
        .O(\mult[2][1][1]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][1]_i_25 
       (.I0(line_reg_r2_64_127_0_2_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_0_2_n_0),
        .O(\mult[2][1][1]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][1][2]_i_10 
       (.I0(\mult[2][1][2]_i_22_n_0 ),
        .I1(\mult[2][1][2]_i_23_n_0 ),
        .I2(\rdPntr[8]_i_1__2_n_0 ),
        .I3(\mult[2][1][2]_i_24_n_0 ),
        .I4(\mult[2][1][5]_i_31_n_0 ),
        .I5(\mult[2][1][2]_i_25_n_0 ),
        .O(\mult[2][1][2]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][1][2]_i_11 
       (.I0(\mult[2][1][5]_i_31_n_0 ),
        .I1(line_reg_r2_576_639_0_2_n_1),
        .I2(\rdPntr[6]_i_1__2_n_0 ),
        .I3(line_reg_r2_512_575_0_2_n_1),
        .I4(\rdPntr[8]_i_1__2_n_0 ),
        .O(\mult[2][1][2]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][2]_i_22 
       (.I0(line_reg_r2_448_511_0_2_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_0_2_n_1),
        .O(\mult[2][1][2]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][2]_i_23 
       (.I0(line_reg_r2_320_383_0_2_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_0_2_n_1),
        .O(\mult[2][1][2]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][2]_i_24 
       (.I0(line_reg_r2_192_255_0_2_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_0_2_n_1),
        .O(\mult[2][1][2]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][2]_i_25 
       (.I0(line_reg_r2_64_127_0_2_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_0_2_n_1),
        .O(\mult[2][1][2]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][1][3]_i_10 
       (.I0(\mult[2][1][3]_i_22_n_0 ),
        .I1(\mult[2][1][3]_i_23_n_0 ),
        .I2(\rdPntr[8]_i_1__2_n_0 ),
        .I3(\mult[2][1][3]_i_24_n_0 ),
        .I4(\mult[2][1][5]_i_31_n_0 ),
        .I5(\mult[2][1][3]_i_25_n_0 ),
        .O(\mult[2][1][3]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][1][3]_i_11 
       (.I0(\mult[2][1][5]_i_31_n_0 ),
        .I1(line_reg_r2_576_639_0_2_n_2),
        .I2(\rdPntr[6]_i_1__2_n_0 ),
        .I3(line_reg_r2_512_575_0_2_n_2),
        .I4(\rdPntr[8]_i_1__2_n_0 ),
        .O(\mult[2][1][3]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][3]_i_22 
       (.I0(line_reg_r2_448_511_0_2_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_0_2_n_2),
        .O(\mult[2][1][3]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][3]_i_23 
       (.I0(line_reg_r2_320_383_0_2_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_0_2_n_2),
        .O(\mult[2][1][3]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][3]_i_24 
       (.I0(line_reg_r2_192_255_0_2_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_0_2_n_2),
        .O(\mult[2][1][3]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][3]_i_25 
       (.I0(line_reg_r2_64_127_0_2_n_2),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_0_2_n_2),
        .O(\mult[2][1][3]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][1][4]_i_10 
       (.I0(\mult[2][1][4]_i_22_n_0 ),
        .I1(\mult[2][1][4]_i_23_n_0 ),
        .I2(\rdPntr[8]_i_1__2_n_0 ),
        .I3(\mult[2][1][4]_i_24_n_0 ),
        .I4(\mult[2][1][5]_i_31_n_0 ),
        .I5(\mult[2][1][4]_i_25_n_0 ),
        .O(\mult[2][1][4]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][1][4]_i_11 
       (.I0(\mult[2][1][5]_i_31_n_0 ),
        .I1(line_reg_r2_576_639_3_5_n_0),
        .I2(\rdPntr[6]_i_1__2_n_0 ),
        .I3(line_reg_r2_512_575_3_5_n_0),
        .I4(\rdPntr[8]_i_1__2_n_0 ),
        .O(\mult[2][1][4]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][4]_i_22 
       (.I0(line_reg_r2_448_511_3_5_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_3_5_n_0),
        .O(\mult[2][1][4]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][4]_i_23 
       (.I0(line_reg_r2_320_383_3_5_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_3_5_n_0),
        .O(\mult[2][1][4]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][4]_i_24 
       (.I0(line_reg_r2_192_255_3_5_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_3_5_n_0),
        .O(\mult[2][1][4]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][4]_i_25 
       (.I0(line_reg_r2_64_127_3_5_n_0),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_3_5_n_0),
        .O(\mult[2][1][4]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF4000)) 
    \mult[2][1][5]_i_12 
       (.I0(\rdPntr[10]_i_3__2_n_0 ),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(rdPntr_reg_rep__0[8]),
        .I3(rdPntr_reg_rep__0[7]),
        .I4(rdPntr_reg_rep__0[9]),
        .O(\mult[2][1][5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][1][5]_i_13 
       (.I0(\mult[2][1][5]_i_28_n_0 ),
        .I1(\mult[2][1][5]_i_29_n_0 ),
        .I2(\rdPntr[8]_i_1__2_n_0 ),
        .I3(\mult[2][1][5]_i_30_n_0 ),
        .I4(\mult[2][1][5]_i_31_n_0 ),
        .I5(\mult[2][1][5]_i_32_n_0 ),
        .O(\mult[2][1][5]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][1][5]_i_14 
       (.I0(\mult[2][1][5]_i_31_n_0 ),
        .I1(line_reg_r2_576_639_3_5_n_1),
        .I2(\rdPntr[6]_i_1__2_n_0 ),
        .I3(line_reg_r2_512_575_3_5_n_1),
        .I4(\rdPntr[8]_i_1__2_n_0 ),
        .O(\mult[2][1][5]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][5]_i_28 
       (.I0(line_reg_r2_448_511_3_5_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_384_447_3_5_n_1),
        .O(\mult[2][1][5]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][5]_i_29 
       (.I0(line_reg_r2_320_383_3_5_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_256_319_3_5_n_1),
        .O(\mult[2][1][5]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][5]_i_30 
       (.I0(line_reg_r2_192_255_3_5_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_128_191_3_5_n_1),
        .O(\mult[2][1][5]_i_30_n_0 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \mult[2][1][5]_i_31 
       (.I0(\rdPntr_reg[0]_rep__0_n_0 ),
        .I1(\rdPntr[10]_i_3__2_n_0 ),
        .I2(rdPntr_reg_rep__0[7]),
        .O(\mult[2][1][5]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mult[2][1][5]_i_32 
       (.I0(line_reg_r2_64_127_3_5_n_1),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(\rdPntr[6]_i_2__2_n_0 ),
        .I3(rdPntr_reg_rep__0[6]),
        .I4(line_reg_r2_0_63_3_5_n_1),
        .O(\mult[2][1][5]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][1]_i_10 
       (.I0(line_reg_r1_448_511_0_2_n_0),
        .I1(line_reg_r1_384_447_0_2_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_0_2_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_0_2_n_0),
        .O(\mult[2][3][1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][1]_i_11 
       (.I0(line_reg_r1_192_255_0_2_n_0),
        .I1(line_reg_r1_128_191_0_2_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_0_2_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_0_2_n_0),
        .O(\mult[2][3][1]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[2][3][1]_i_3 
       (.I0(\mult[2][3][1]_i_9_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[2][3][1]_i_10_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[2][3][1]_i_11_n_0 ),
        .O(\rdPntr_reg[9]_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][3][1]_i_9 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_0_2_n_0),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_0_2_n_0),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[2][3][1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][2]_i_10 
       (.I0(line_reg_r1_448_511_0_2_n_1),
        .I1(line_reg_r1_384_447_0_2_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_0_2_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_0_2_n_1),
        .O(\mult[2][3][2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][2]_i_11 
       (.I0(line_reg_r1_192_255_0_2_n_1),
        .I1(line_reg_r1_128_191_0_2_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_0_2_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_0_2_n_1),
        .O(\mult[2][3][2]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[2][3][2]_i_3 
       (.I0(\mult[2][3][2]_i_9_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[2][3][2]_i_10_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[2][3][2]_i_11_n_0 ),
        .O(\rdPntr_reg[9]_1 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][3][2]_i_9 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_0_2_n_1),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_0_2_n_1),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[2][3][2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][3]_i_10 
       (.I0(line_reg_r1_448_511_0_2_n_2),
        .I1(line_reg_r1_384_447_0_2_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_0_2_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_0_2_n_2),
        .O(\mult[2][3][3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][3]_i_11 
       (.I0(line_reg_r1_192_255_0_2_n_2),
        .I1(line_reg_r1_128_191_0_2_n_2),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_0_2_n_2),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_0_2_n_2),
        .O(\mult[2][3][3]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[2][3][3]_i_3 
       (.I0(\mult[2][3][3]_i_9_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[2][3][3]_i_10_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[2][3][3]_i_11_n_0 ),
        .O(\rdPntr_reg[9]_2 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][3][3]_i_9 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_0_2_n_2),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_0_2_n_2),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[2][3][3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][4]_i_10 
       (.I0(line_reg_r1_448_511_3_5_n_0),
        .I1(line_reg_r1_384_447_3_5_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_3_5_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_3_5_n_0),
        .O(\mult[2][3][4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][4]_i_11 
       (.I0(line_reg_r1_192_255_3_5_n_0),
        .I1(line_reg_r1_128_191_3_5_n_0),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_3_5_n_0),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_3_5_n_0),
        .O(\mult[2][3][4]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[2][3][4]_i_3 
       (.I0(\mult[2][3][4]_i_9_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[2][3][4]_i_10_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[2][3][4]_i_11_n_0 ),
        .O(\rdPntr_reg[9]_3 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][3][4]_i_9 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_3_5_n_0),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_3_5_n_0),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[2][3][4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][5]_i_10 
       (.I0(line_reg_r1_448_511_3_5_n_1),
        .I1(line_reg_r1_384_447_3_5_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_320_383_3_5_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_256_319_3_5_n_1),
        .O(\mult[2][3][5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][3][5]_i_11 
       (.I0(line_reg_r1_192_255_3_5_n_1),
        .I1(line_reg_r1_128_191_3_5_n_1),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(line_reg_r1_64_127_3_5_n_1),
        .I4(rdPntr_reg_rep__0[6]),
        .I5(line_reg_r1_0_63_3_5_n_1),
        .O(\mult[2][3][5]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mult[2][3][5]_i_3 
       (.I0(\mult[2][3][5]_i_9_n_0 ),
        .I1(rdPntr_reg_rep__0[9]),
        .I2(\mult[2][3][5]_i_10_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\mult[2][3][5]_i_11_n_0 ),
        .O(\rdPntr_reg[9]_4 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][3][5]_i_9 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(line_reg_r1_576_639_3_5_n_1),
        .I2(rdPntr_reg_rep__0[6]),
        .I3(line_reg_r1_512_575_3_5_n_1),
        .I4(rdPntr_reg_rep__0[8]),
        .O(\mult[2][3][5]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][0]_i_14 
       (.I0(line_reg_r3_448_511_0_2_n_0),
        .I1(\mult[2][8][4]_i_24_n_0 ),
        .I2(line_reg_r3_384_447_0_2_n_0),
        .O(\mult[2][8][0]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][0]_i_15 
       (.I0(line_reg_r3_320_383_0_2_n_0),
        .I1(\mult[2][8][4]_i_24_n_0 ),
        .I2(line_reg_r3_256_319_0_2_n_0),
        .O(\mult[2][8][0]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][0]_i_16 
       (.I0(line_reg_r3_192_255_0_2_n_0),
        .I1(\mult[2][8][4]_i_24_n_0 ),
        .I2(line_reg_r3_128_191_0_2_n_0),
        .O(\mult[2][8][0]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][0]_i_17 
       (.I0(line_reg_r3_64_127_0_2_n_0),
        .I1(\mult[2][8][4]_i_24_n_0 ),
        .I2(line_reg_r3_0_63_0_2_n_0),
        .O(\mult[2][8][0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][8][0]_i_6 
       (.I0(\mult[2][8][0]_i_14_n_0 ),
        .I1(\mult[2][8][0]_i_15_n_0 ),
        .I2(\mult[2][8][4]_i_20_n_0 ),
        .I3(\mult[2][8][0]_i_16_n_0 ),
        .I4(\mult[2][8][4]_i_22_n_0 ),
        .I5(\mult[2][8][0]_i_17_n_0 ),
        .O(\mult[2][8][0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][8][0]_i_7 
       (.I0(\mult[2][8][4]_i_22_n_0 ),
        .I1(line_reg_r3_576_639_0_2_n_0),
        .I2(\mult[2][8][4]_i_24_n_0 ),
        .I3(line_reg_r3_512_575_0_2_n_0),
        .I4(\mult[2][8][4]_i_20_n_0 ),
        .O(\mult[2][8][0]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][1]_i_14 
       (.I0(line_reg_r3_448_511_0_2_n_1),
        .I1(\mult[2][8][4]_i_24_n_0 ),
        .I2(line_reg_r3_384_447_0_2_n_1),
        .O(\mult[2][8][1]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][1]_i_15 
       (.I0(line_reg_r3_320_383_0_2_n_1),
        .I1(\mult[2][8][4]_i_24_n_0 ),
        .I2(line_reg_r3_256_319_0_2_n_1),
        .O(\mult[2][8][1]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][1]_i_16 
       (.I0(line_reg_r3_192_255_0_2_n_1),
        .I1(\mult[2][8][4]_i_24_n_0 ),
        .I2(line_reg_r3_128_191_0_2_n_1),
        .O(\mult[2][8][1]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][1]_i_17 
       (.I0(line_reg_r3_64_127_0_2_n_1),
        .I1(\mult[2][8][4]_i_24_n_0 ),
        .I2(line_reg_r3_0_63_0_2_n_1),
        .O(\mult[2][8][1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][8][1]_i_6 
       (.I0(\mult[2][8][1]_i_14_n_0 ),
        .I1(\mult[2][8][1]_i_15_n_0 ),
        .I2(\mult[2][8][4]_i_20_n_0 ),
        .I3(\mult[2][8][1]_i_16_n_0 ),
        .I4(\mult[2][8][4]_i_22_n_0 ),
        .I5(\mult[2][8][1]_i_17_n_0 ),
        .O(\mult[2][8][1]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][8][1]_i_7 
       (.I0(\mult[2][8][4]_i_22_n_0 ),
        .I1(line_reg_r3_576_639_0_2_n_1),
        .I2(\mult[2][8][4]_i_24_n_0 ),
        .I3(line_reg_r3_512_575_0_2_n_1),
        .I4(\mult[2][8][4]_i_20_n_0 ),
        .O(\mult[2][8][1]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][2]_i_14 
       (.I0(line_reg_r3_448_511_0_2_n_2),
        .I1(\mult[2][8][4]_i_24_n_0 ),
        .I2(line_reg_r3_384_447_0_2_n_2),
        .O(\mult[2][8][2]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][2]_i_15 
       (.I0(line_reg_r3_320_383_0_2_n_2),
        .I1(\mult[2][8][4]_i_24_n_0 ),
        .I2(line_reg_r3_256_319_0_2_n_2),
        .O(\mult[2][8][2]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][2]_i_16 
       (.I0(line_reg_r3_192_255_0_2_n_2),
        .I1(\mult[2][8][4]_i_24_n_0 ),
        .I2(line_reg_r3_128_191_0_2_n_2),
        .O(\mult[2][8][2]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][2]_i_17 
       (.I0(line_reg_r3_64_127_0_2_n_2),
        .I1(\mult[2][8][4]_i_24_n_0 ),
        .I2(line_reg_r3_0_63_0_2_n_2),
        .O(\mult[2][8][2]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][8][2]_i_6 
       (.I0(\mult[2][8][2]_i_14_n_0 ),
        .I1(\mult[2][8][2]_i_15_n_0 ),
        .I2(\mult[2][8][4]_i_20_n_0 ),
        .I3(\mult[2][8][2]_i_16_n_0 ),
        .I4(\mult[2][8][4]_i_22_n_0 ),
        .I5(\mult[2][8][2]_i_17_n_0 ),
        .O(\mult[2][8][2]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][8][2]_i_7 
       (.I0(\mult[2][8][4]_i_22_n_0 ),
        .I1(line_reg_r3_576_639_0_2_n_2),
        .I2(\mult[2][8][4]_i_24_n_0 ),
        .I3(line_reg_r3_512_575_0_2_n_2),
        .I4(\mult[2][8][4]_i_20_n_0 ),
        .O(\mult[2][8][2]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][3]_i_14 
       (.I0(line_reg_r3_448_511_3_5_n_0),
        .I1(\mult[2][8][4]_i_24_n_0 ),
        .I2(line_reg_r3_384_447_3_5_n_0),
        .O(\mult[2][8][3]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][3]_i_15 
       (.I0(line_reg_r3_320_383_3_5_n_0),
        .I1(\mult[2][8][4]_i_24_n_0 ),
        .I2(line_reg_r3_256_319_3_5_n_0),
        .O(\mult[2][8][3]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][3]_i_16 
       (.I0(line_reg_r3_192_255_3_5_n_0),
        .I1(\mult[2][8][4]_i_24_n_0 ),
        .I2(line_reg_r3_128_191_3_5_n_0),
        .O(\mult[2][8][3]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][3]_i_17 
       (.I0(line_reg_r3_64_127_3_5_n_0),
        .I1(\mult[2][8][4]_i_24_n_0 ),
        .I2(line_reg_r3_0_63_3_5_n_0),
        .O(\mult[2][8][3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][8][3]_i_6 
       (.I0(\mult[2][8][3]_i_14_n_0 ),
        .I1(\mult[2][8][3]_i_15_n_0 ),
        .I2(\mult[2][8][4]_i_20_n_0 ),
        .I3(\mult[2][8][3]_i_16_n_0 ),
        .I4(\mult[2][8][4]_i_22_n_0 ),
        .I5(\mult[2][8][3]_i_17_n_0 ),
        .O(\mult[2][8][3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][8][3]_i_7 
       (.I0(\mult[2][8][4]_i_22_n_0 ),
        .I1(line_reg_r3_576_639_3_5_n_0),
        .I2(\mult[2][8][4]_i_24_n_0 ),
        .I3(line_reg_r3_512_575_3_5_n_0),
        .I4(\mult[2][8][4]_i_20_n_0 ),
        .O(\mult[2][8][3]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][4]_i_18 
       (.I0(line_reg_r3_448_511_3_5_n_1),
        .I1(\mult[2][8][4]_i_24_n_0 ),
        .I2(line_reg_r3_384_447_3_5_n_1),
        .O(\mult[2][8][4]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][4]_i_19 
       (.I0(line_reg_r3_320_383_3_5_n_1),
        .I1(\mult[2][8][4]_i_24_n_0 ),
        .I2(line_reg_r3_256_319_3_5_n_1),
        .O(\mult[2][8][4]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \mult[2][8][4]_i_20 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(\rdPntr[10]_i_3__2_n_0 ),
        .I2(rdPntr_reg_rep__0[8]),
        .O(\mult[2][8][4]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][4]_i_21 
       (.I0(line_reg_r3_192_255_3_5_n_1),
        .I1(\mult[2][8][4]_i_24_n_0 ),
        .I2(line_reg_r3_128_191_3_5_n_1),
        .O(\mult[2][8][4]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mult[2][8][4]_i_22 
       (.I0(\rdPntr[10]_i_3__2_n_0 ),
        .I1(rdPntr_reg_rep__0[7]),
        .O(\mult[2][8][4]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mult[2][8][4]_i_23 
       (.I0(line_reg_r3_64_127_3_5_n_1),
        .I1(\mult[2][8][4]_i_24_n_0 ),
        .I2(line_reg_r3_0_63_3_5_n_1),
        .O(\mult[2][8][4]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \mult[2][8][4]_i_24 
       (.I0(\rdPntr_reg_n_0_[5] ),
        .I1(\rdPntr_reg_n_0_[3] ),
        .I2(\rdPntr_reg_n_0_[1] ),
        .I3(\rdPntr_reg_n_0_[2] ),
        .I4(\rdPntr_reg_n_0_[4] ),
        .I5(rdPntr_reg_rep__0[6]),
        .O(\mult[2][8][4]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hDF20)) 
    \mult[2][8][4]_i_6 
       (.I0(rdPntr_reg_rep__0[8]),
        .I1(\rdPntr[10]_i_3__2_n_0 ),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(rdPntr_reg_rep__0[9]),
        .O(\mult[2][8][4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult[2][8][4]_i_7 
       (.I0(\mult[2][8][4]_i_18_n_0 ),
        .I1(\mult[2][8][4]_i_19_n_0 ),
        .I2(\mult[2][8][4]_i_20_n_0 ),
        .I3(\mult[2][8][4]_i_21_n_0 ),
        .I4(\mult[2][8][4]_i_22_n_0 ),
        .I5(\mult[2][8][4]_i_23_n_0 ),
        .O(\mult[2][8][4]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \mult[2][8][4]_i_8 
       (.I0(\mult[2][8][4]_i_22_n_0 ),
        .I1(line_reg_r3_576_639_3_5_n_1),
        .I2(\mult[2][8][4]_i_24_n_0 ),
        .I3(line_reg_r3_512_575_3_5_n_1),
        .I4(\mult[2][8][4]_i_20_n_0 ),
        .O(\mult[2][8][4]_i_8_n_0 ));
  MUXF7 \mult_reg[0][1][1]_i_4 
       (.I0(\mult[0][1][1]_i_10_n_0 ),
        .I1(\mult[0][1][1]_i_11_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_11 ),
        .S(\mult[2][1][5]_i_12_n_0 ));
  MUXF7 \mult_reg[0][1][2]_i_4 
       (.I0(\mult[0][1][2]_i_10_n_0 ),
        .I1(\mult[0][1][2]_i_11_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_12 ),
        .S(\mult[2][1][5]_i_12_n_0 ));
  MUXF7 \mult_reg[0][1][3]_i_4 
       (.I0(\mult[0][1][3]_i_10_n_0 ),
        .I1(\mult[0][1][3]_i_11_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_13 ),
        .S(\mult[2][1][5]_i_12_n_0 ));
  MUXF7 \mult_reg[0][1][4]_i_4 
       (.I0(\mult[0][1][4]_i_10_n_0 ),
        .I1(\mult[0][1][4]_i_11_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_14 ),
        .S(\mult[2][1][5]_i_12_n_0 ));
  MUXF7 \mult_reg[0][1][5]_i_4 
       (.I0(\mult[0][1][5]_i_10_n_0 ),
        .I1(\mult[0][1][5]_i_11_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_15 ),
        .S(\mult[2][1][5]_i_12_n_0 ));
  MUXF7 \mult_reg[0][2][0]_i_4 
       (.I0(\mult[0][2][0]_i_10_n_0 ),
        .I1(\mult[0][2][0]_i_11_n_0 ),
        .O(\rdPntr_reg[8]_11 ),
        .S(\mult[2][8][4]_i_6_n_0 ));
  MUXF7 \mult_reg[0][2][1]_i_4 
       (.I0(\mult[0][2][1]_i_10_n_0 ),
        .I1(\mult[0][2][1]_i_11_n_0 ),
        .O(\rdPntr_reg[8]_12 ),
        .S(\mult[2][8][4]_i_6_n_0 ));
  MUXF7 \mult_reg[0][2][2]_i_4 
       (.I0(\mult[0][2][2]_i_10_n_0 ),
        .I1(\mult[0][2][2]_i_11_n_0 ),
        .O(\rdPntr_reg[8]_13 ),
        .S(\mult[2][8][4]_i_6_n_0 ));
  MUXF7 \mult_reg[0][2][3]_i_4 
       (.I0(\mult[0][2][3]_i_10_n_0 ),
        .I1(\mult[0][2][3]_i_11_n_0 ),
        .O(\rdPntr_reg[8]_14 ),
        .S(\mult[2][8][4]_i_6_n_0 ));
  MUXF7 \mult_reg[0][2][4]_i_4 
       (.I0(\mult[0][2][4]_i_10_n_0 ),
        .I1(\mult[0][2][4]_i_11_n_0 ),
        .O(\rdPntr_reg[8]_15 ),
        .S(\mult[2][8][4]_i_6_n_0 ));
  MUXF7 \mult_reg[1][1][1]_i_4 
       (.I0(\mult[1][1][1]_i_10_n_0 ),
        .I1(\mult[1][1][1]_i_11_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_5 ),
        .S(\mult[2][1][5]_i_12_n_0 ));
  MUXF7 \mult_reg[1][1][2]_i_4 
       (.I0(\mult[1][1][2]_i_10_n_0 ),
        .I1(\mult[1][1][2]_i_11_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_6 ),
        .S(\mult[2][1][5]_i_12_n_0 ));
  MUXF7 \mult_reg[1][1][3]_i_4 
       (.I0(\mult[1][1][3]_i_10_n_0 ),
        .I1(\mult[1][1][3]_i_11_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_7 ),
        .S(\mult[2][1][5]_i_12_n_0 ));
  MUXF7 \mult_reg[1][1][4]_i_4 
       (.I0(\mult[1][1][4]_i_10_n_0 ),
        .I1(\mult[1][1][4]_i_11_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_8 ),
        .S(\mult[2][1][5]_i_12_n_0 ));
  MUXF7 \mult_reg[1][1][5]_i_4 
       (.I0(\mult[1][1][5]_i_10_n_0 ),
        .I1(\mult[1][1][5]_i_11_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_9 ),
        .S(\mult[2][1][5]_i_12_n_0 ));
  MUXF7 \mult_reg[1][1][6]_i_4 
       (.I0(\mult[1][1][6]_i_10_n_0 ),
        .I1(\mult[1][1][6]_i_11_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_10 ),
        .S(\mult[2][1][5]_i_12_n_0 ));
  MUXF7 \mult_reg[1][2][0]_i_4 
       (.I0(\mult[1][2][0]_i_10_n_0 ),
        .I1(\mult[1][2][0]_i_11_n_0 ),
        .O(\rdPntr_reg[8]_5 ),
        .S(\mult[2][8][4]_i_6_n_0 ));
  MUXF7 \mult_reg[1][2][1]_i_4 
       (.I0(\mult[1][2][1]_i_10_n_0 ),
        .I1(\mult[1][2][1]_i_11_n_0 ),
        .O(\rdPntr_reg[8]_6 ),
        .S(\mult[2][8][4]_i_6_n_0 ));
  MUXF7 \mult_reg[1][2][2]_i_4 
       (.I0(\mult[1][2][2]_i_10_n_0 ),
        .I1(\mult[1][2][2]_i_11_n_0 ),
        .O(\rdPntr_reg[8]_7 ),
        .S(\mult[2][8][4]_i_6_n_0 ));
  MUXF7 \mult_reg[1][2][3]_i_4 
       (.I0(\mult[1][2][3]_i_10_n_0 ),
        .I1(\mult[1][2][3]_i_11_n_0 ),
        .O(\rdPntr_reg[8]_8 ),
        .S(\mult[2][8][4]_i_6_n_0 ));
  MUXF7 \mult_reg[1][2][4]_i_4 
       (.I0(\mult[1][2][4]_i_10_n_0 ),
        .I1(\mult[1][2][4]_i_11_n_0 ),
        .O(\rdPntr_reg[8]_9 ),
        .S(\mult[2][8][4]_i_6_n_0 ));
  MUXF7 \mult_reg[1][2][5]_i_4 
       (.I0(\mult[1][2][5]_i_10_n_0 ),
        .I1(\mult[1][2][5]_i_11_n_0 ),
        .O(\rdPntr_reg[8]_10 ),
        .S(\mult[2][8][4]_i_6_n_0 ));
  MUXF7 \mult_reg[2][1][1]_i_4 
       (.I0(\mult[2][1][1]_i_10_n_0 ),
        .I1(\mult[2][1][1]_i_11_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_0 ),
        .S(\mult[2][1][5]_i_12_n_0 ));
  MUXF7 \mult_reg[2][1][2]_i_4 
       (.I0(\mult[2][1][2]_i_10_n_0 ),
        .I1(\mult[2][1][2]_i_11_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_1 ),
        .S(\mult[2][1][5]_i_12_n_0 ));
  MUXF7 \mult_reg[2][1][3]_i_4 
       (.I0(\mult[2][1][3]_i_10_n_0 ),
        .I1(\mult[2][1][3]_i_11_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_2 ),
        .S(\mult[2][1][5]_i_12_n_0 ));
  MUXF7 \mult_reg[2][1][4]_i_4 
       (.I0(\mult[2][1][4]_i_10_n_0 ),
        .I1(\mult[2][1][4]_i_11_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_3 ),
        .S(\mult[2][1][5]_i_12_n_0 ));
  MUXF7 \mult_reg[2][1][5]_i_4 
       (.I0(\mult[2][1][5]_i_13_n_0 ),
        .I1(\mult[2][1][5]_i_14_n_0 ),
        .O(\rdPntr_reg[0]_rep__0_4 ),
        .S(\mult[2][1][5]_i_12_n_0 ));
  MUXF7 \mult_reg[2][8][0]_i_2 
       (.I0(\mult[2][8][0]_i_6_n_0 ),
        .I1(\mult[2][8][0]_i_7_n_0 ),
        .O(\rdPntr_reg[8]_0 ),
        .S(\mult[2][8][4]_i_6_n_0 ));
  MUXF7 \mult_reg[2][8][1]_i_2 
       (.I0(\mult[2][8][1]_i_6_n_0 ),
        .I1(\mult[2][8][1]_i_7_n_0 ),
        .O(\rdPntr_reg[8]_1 ),
        .S(\mult[2][8][4]_i_6_n_0 ));
  MUXF7 \mult_reg[2][8][2]_i_2 
       (.I0(\mult[2][8][2]_i_6_n_0 ),
        .I1(\mult[2][8][2]_i_7_n_0 ),
        .O(\rdPntr_reg[8]_2 ),
        .S(\mult[2][8][4]_i_6_n_0 ));
  MUXF7 \mult_reg[2][8][3]_i_2 
       (.I0(\mult[2][8][3]_i_6_n_0 ),
        .I1(\mult[2][8][3]_i_7_n_0 ),
        .O(\rdPntr_reg[8]_3 ),
        .S(\mult[2][8][4]_i_6_n_0 ));
  MUXF7 \mult_reg[2][8][4]_i_2 
       (.I0(\mult[2][8][4]_i_7_n_0 ),
        .I1(\mult[2][8][4]_i_8_n_0 ),
        .O(\rdPntr_reg[8]_4 ),
        .S(\mult[2][8][4]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hC8)) 
    \rdPntr[10]_i_1__1 
       (.I0(currentRbuff[0]),
        .I1(\rdPntr_reg[0]_rep__1_0 ),
        .I2(currentRbuff[1]),
        .O(lineBuffRd));
  LUT6 #(
    .INIT(64'hBFFFFFFF40000000)) 
    \rdPntr[10]_i_2__2 
       (.I0(\rdPntr[10]_i_3__2_n_0 ),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(rdPntr_reg_rep__0[9]),
        .I3(rdPntr_reg_rep__0[7]),
        .I4(rdPntr_reg_rep__0[8]),
        .I5(\rdPntr_reg_n_0_[10] ),
        .O(\rdPntr[10]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rdPntr[10]_i_3__2 
       (.I0(\rdPntr_reg_n_0_[5] ),
        .I1(\rdPntr_reg_n_0_[3] ),
        .I2(\rdPntr_reg_n_0_[1] ),
        .I3(\rdPntr_reg_n_0_[2] ),
        .I4(\rdPntr_reg_n_0_[4] ),
        .I5(rdPntr_reg_rep__0[6]),
        .O(\rdPntr[10]_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \rdPntr[6]_i_1__2 
       (.I0(\rdPntr_reg[0]_rep__0_n_0 ),
        .I1(\rdPntr[6]_i_2__2_n_0 ),
        .I2(rdPntr_reg_rep__0[6]),
        .O(\rdPntr[6]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \rdPntr[6]_i_2__2 
       (.I0(\rdPntr_reg_n_0_[4] ),
        .I1(\rdPntr_reg_n_0_[2] ),
        .I2(\rdPntr_reg_n_0_[1] ),
        .I3(\rdPntr_reg_n_0_[3] ),
        .I4(\rdPntr_reg_n_0_[5] ),
        .O(\rdPntr[6]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB44444404)) 
    \rdPntr[7]_i_1__2 
       (.I0(\rdPntr[10]_i_3__2_n_0 ),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(rdPntr_reg_rep__0[9]),
        .I3(rdPntr_reg_rep__0[8]),
        .I4(\rdPntr_reg_n_0_[10] ),
        .I5(rdPntr_reg_rep__0[7]),
        .O(\rdPntr[7]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hDF20)) 
    \rdPntr[8]_i_1__2 
       (.I0(rdPntr_reg_rep__0[7]),
        .I1(\rdPntr[10]_i_3__2_n_0 ),
        .I2(\rdPntr_reg[0]_rep__0_n_0 ),
        .I3(rdPntr_reg_rep__0[8]),
        .O(\rdPntr[8]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hBF40BF40FF00FB00)) 
    \rdPntr[9]_i_1__2 
       (.I0(\rdPntr[10]_i_3__2_n_0 ),
        .I1(\rdPntr_reg[0]_rep__0_n_0 ),
        .I2(rdPntr_reg_rep__0[7]),
        .I3(rdPntr_reg_rep__0[9]),
        .I4(\rdPntr_reg_n_0_[10] ),
        .I5(rdPntr_reg_rep__0[8]),
        .O(\rdPntr[9]_i_1__2_n_0 ));
  (* ORIG_CELL_NAME = "rdPntr_reg[0]" *) 
  FDRE \rdPntr_reg[0] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(line_reg_r2_0_63_0_2_i_6__2_n_0),
        .Q(\rdPntr_reg_n_0_[0] ),
        .R(someport));
  (* ORIG_CELL_NAME = "rdPntr_reg[0]" *) 
  FDRE \rdPntr_reg[0]_rep 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(line_reg_r2_0_63_0_2_i_6__2_n_0),
        .Q(\rdPntr_reg[0]_rep_n_0 ),
        .R(someport));
  (* ORIG_CELL_NAME = "rdPntr_reg[0]" *) 
  FDRE \rdPntr_reg[0]_rep__0 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(line_reg_r2_0_63_0_2_i_6__2_n_0),
        .Q(\rdPntr_reg[0]_rep__0_n_0 ),
        .R(someport));
  (* ORIG_CELL_NAME = "rdPntr_reg[0]" *) 
  FDRE \rdPntr_reg[0]_rep__1 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(line_reg_r2_0_63_0_2_i_6__2_n_0),
        .Q(\rdPntr_reg[0]_rep__1_n_0 ),
        .R(someport));
  FDRE \rdPntr_reg[10] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(\rdPntr[10]_i_2__2_n_0 ),
        .Q(\rdPntr_reg_n_0_[10] ),
        .R(someport));
  FDRE \rdPntr_reg[1] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(line_reg_r2_0_63_0_2_i_5__2_n_0),
        .Q(\rdPntr_reg_n_0_[1] ),
        .R(someport));
  FDRE \rdPntr_reg[2] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(line_reg_r2_0_63_0_2_i_4__2_n_0),
        .Q(\rdPntr_reg_n_0_[2] ),
        .R(someport));
  FDRE \rdPntr_reg[3] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(line_reg_r2_0_63_0_2_i_3__2_n_0),
        .Q(\rdPntr_reg_n_0_[3] ),
        .R(someport));
  FDRE \rdPntr_reg[4] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(line_reg_r2_0_63_0_2_i_2__2_n_0),
        .Q(\rdPntr_reg_n_0_[4] ),
        .R(someport));
  FDRE \rdPntr_reg[5] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(line_reg_r2_0_63_0_2_i_1__2_n_0),
        .Q(\rdPntr_reg_n_0_[5] ),
        .R(someport));
  FDRE \rdPntr_reg[6] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(\rdPntr[6]_i_1__2_n_0 ),
        .Q(rdPntr_reg_rep__0[6]),
        .R(someport));
  FDRE \rdPntr_reg[7] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(\rdPntr[7]_i_1__2_n_0 ),
        .Q(rdPntr_reg_rep__0[7]),
        .R(someport));
  FDRE \rdPntr_reg[8] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(\rdPntr[8]_i_1__2_n_0 ),
        .Q(rdPntr_reg_rep__0[8]),
        .R(someport));
  FDRE \rdPntr_reg[9] 
       (.C(i_clk),
        .CE(lineBuffRd),
        .D(\rdPntr[9]_i_1__2_n_0 ),
        .Q(rdPntr_reg_rep__0[9]),
        .R(someport));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wrPntr[0]_i_1__2 
       (.I0(\wrPntr_reg_n_0_[0] ),
        .O(\wrPntr[0]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \wrPntr[10]_i_1 
       (.I0(i_data_valid),
        .I1(currentWbuff[1]),
        .I2(currentWbuff[0]),
        .O(\wrPntr[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \wrPntr[10]_i_2__2 
       (.I0(\wrPntr_reg_n_0_[9] ),
        .I1(\wrPntr_reg_n_0_[7] ),
        .I2(\wrPntr[10]_i_3__2_n_0 ),
        .I3(\wrPntr_reg_n_0_[8] ),
        .I4(\wrPntr_reg_n_0_[10] ),
        .O(\wrPntr[10]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \wrPntr[10]_i_3__2 
       (.I0(\wrPntr_reg_n_0_[5] ),
        .I1(\wrPntr_reg_n_0_[3] ),
        .I2(\wrPntr[6]_i_2__2_n_0 ),
        .I3(\wrPntr_reg_n_0_[2] ),
        .I4(\wrPntr_reg_n_0_[4] ),
        .I5(\wrPntr_reg_n_0_[6] ),
        .O(\wrPntr[10]_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wrPntr[1]_i_1__2 
       (.I0(\wrPntr_reg_n_0_[0] ),
        .I1(\wrPntr_reg_n_0_[1] ),
        .O(\wrPntr[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wrPntr[2]_i_1__2 
       (.I0(\wrPntr_reg_n_0_[1] ),
        .I1(\wrPntr_reg_n_0_[0] ),
        .I2(\wrPntr_reg_n_0_[2] ),
        .O(\wrPntr[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wrPntr[3]_i_1__2 
       (.I0(\wrPntr_reg_n_0_[2] ),
        .I1(\wrPntr_reg_n_0_[0] ),
        .I2(\wrPntr_reg_n_0_[1] ),
        .I3(\wrPntr_reg_n_0_[3] ),
        .O(\wrPntr[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wrPntr[4]_i_1__2 
       (.I0(\wrPntr_reg_n_0_[3] ),
        .I1(\wrPntr_reg_n_0_[1] ),
        .I2(\wrPntr_reg_n_0_[0] ),
        .I3(\wrPntr_reg_n_0_[2] ),
        .I4(\wrPntr_reg_n_0_[4] ),
        .O(\wrPntr[4]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wrPntr[5]_i_1__2 
       (.I0(\wrPntr_reg_n_0_[4] ),
        .I1(\wrPntr_reg_n_0_[2] ),
        .I2(\wrPntr_reg_n_0_[0] ),
        .I3(\wrPntr_reg_n_0_[1] ),
        .I4(\wrPntr_reg_n_0_[3] ),
        .I5(\wrPntr_reg_n_0_[5] ),
        .O(\wrPntr[5]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \wrPntr[6]_i_1__2 
       (.I0(\wrPntr_reg_n_0_[5] ),
        .I1(\wrPntr_reg_n_0_[3] ),
        .I2(\wrPntr[6]_i_2__2_n_0 ),
        .I3(\wrPntr_reg_n_0_[2] ),
        .I4(\wrPntr_reg_n_0_[4] ),
        .I5(\wrPntr_reg_n_0_[6] ),
        .O(\wrPntr[6]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \wrPntr[6]_i_2__2 
       (.I0(\wrPntr_reg_n_0_[0] ),
        .I1(\wrPntr_reg_n_0_[1] ),
        .O(\wrPntr[6]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'hAAAA5551)) 
    \wrPntr[7]_i_1__2 
       (.I0(\wrPntr[10]_i_3__2_n_0 ),
        .I1(\wrPntr_reg_n_0_[9] ),
        .I2(\wrPntr_reg_n_0_[8] ),
        .I3(\wrPntr_reg_n_0_[10] ),
        .I4(\wrPntr_reg_n_0_[7] ),
        .O(\wrPntr[7]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \wrPntr[8]_i_1__2 
       (.I0(\wrPntr_reg_n_0_[7] ),
        .I1(\wrPntr[10]_i_3__2_n_0 ),
        .I2(\wrPntr_reg_n_0_[8] ),
        .O(\wrPntr[8]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'hB4B4F0E0)) 
    \wrPntr[9]_i_1__2 
       (.I0(\wrPntr[10]_i_3__2_n_0 ),
        .I1(\wrPntr_reg_n_0_[7] ),
        .I2(\wrPntr_reg_n_0_[9] ),
        .I3(\wrPntr_reg_n_0_[10] ),
        .I4(\wrPntr_reg_n_0_[8] ),
        .O(\wrPntr[9]_i_1__2_n_0 ));
  FDRE \wrPntr_reg[0] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1_n_0 ),
        .D(\wrPntr[0]_i_1__2_n_0 ),
        .Q(\wrPntr_reg_n_0_[0] ),
        .R(someport));
  FDRE \wrPntr_reg[10] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1_n_0 ),
        .D(\wrPntr[10]_i_2__2_n_0 ),
        .Q(\wrPntr_reg_n_0_[10] ),
        .R(someport));
  FDRE \wrPntr_reg[1] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1_n_0 ),
        .D(\wrPntr[1]_i_1__2_n_0 ),
        .Q(\wrPntr_reg_n_0_[1] ),
        .R(someport));
  FDRE \wrPntr_reg[2] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1_n_0 ),
        .D(\wrPntr[2]_i_1__2_n_0 ),
        .Q(\wrPntr_reg_n_0_[2] ),
        .R(someport));
  FDRE \wrPntr_reg[3] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1_n_0 ),
        .D(\wrPntr[3]_i_1__2_n_0 ),
        .Q(\wrPntr_reg_n_0_[3] ),
        .R(someport));
  FDRE \wrPntr_reg[4] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1_n_0 ),
        .D(\wrPntr[4]_i_1__2_n_0 ),
        .Q(\wrPntr_reg_n_0_[4] ),
        .R(someport));
  FDRE \wrPntr_reg[5] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1_n_0 ),
        .D(\wrPntr[5]_i_1__2_n_0 ),
        .Q(\wrPntr_reg_n_0_[5] ),
        .R(someport));
  FDRE \wrPntr_reg[6] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1_n_0 ),
        .D(\wrPntr[6]_i_1__2_n_0 ),
        .Q(\wrPntr_reg_n_0_[6] ),
        .R(someport));
  FDRE \wrPntr_reg[7] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1_n_0 ),
        .D(\wrPntr[7]_i_1__2_n_0 ),
        .Q(\wrPntr_reg_n_0_[7] ),
        .R(someport));
  FDRE \wrPntr_reg[8] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1_n_0 ),
        .D(\wrPntr[8]_i_1__2_n_0 ),
        .Q(\wrPntr_reg_n_0_[8] ),
        .R(someport));
  FDRE \wrPntr_reg[9] 
       (.C(i_clk),
        .CE(\wrPntr[10]_i_1_n_0 ),
        .D(\wrPntr[9]_i_1__2_n_0 ),
        .Q(\wrPntr_reg_n_0_[9] ),
        .R(someport));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
