$date
	Mon Mar 19 11:22:20 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module decoder_test $end
$scope module dut $end
$var wire 1 ! A $end
$var wire 1 " B $end
$var wire 1 # _address0 $end
$var wire 1 $ _address1 $end
$var wire 1 % address0 $end
$var wire 1 & address1 $end
$var wire 1 ' enable $end
$var wire 1 ( out0 $end
$var wire 1 ) out1 $end
$var wire 1 * out2 $end
$var wire 1 + out3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
z+
x*
z)
x(
1'
0&
0%
z$
z#
z"
x!
$end
#10000
1#
1$
#30000
0+
0)
0"
#40000
1!
#60000
0*
#70000
1(
#100000
1%
#110000
0#
#130000
1)
#140000
0(
#200000
1&
0%
#210000
0$
1#
#230000
1"
0)
#240000
0!
1(
#260000
1*
#270000
0(
#300000
1%
#310000
0#
#330000
1+
#340000
0*
#400000
0&
0%
0'
#410000
1$
1#
#430000
0+
0"
#500000
1%
#510000
0#
#600000
1&
0%
#610000
0$
1#
#700000
1%
#710000
0#
#800000
