
---------- Begin Simulation Statistics ----------
host_inst_rate                                 249573                       # Simulator instruction rate (inst/s)
host_mem_usage                                 400864                       # Number of bytes of host memory used
host_seconds                                    80.14                       # Real time elapsed on the host
host_tick_rate                              757884842                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000008                       # Number of instructions simulated
sim_seconds                                  0.060735                       # Number of seconds simulated
sim_ticks                                 60734680500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            7242576                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 68605.577565                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 68672.427236                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                6149375                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    74999686000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.150941                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              1093201                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            499393                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency  40778168000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.081988                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          593807                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1244859                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 69925.435055                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 66912.650283                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                840756                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   28257078082                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.324617                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              404103                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           155699                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  16621369981                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.199544                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         248404                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 51947.533889                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  12.585264                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           92182                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   4788627569                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             8487435                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 68961.790045                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 68153.393842                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6990131                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency    103256764082                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.176414                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               1497304                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             655092                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  57399537981                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.099230                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           842211                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.997638                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1021.581217                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            8487435                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 68961.790045                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 68153.393842                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6990131                       # number of overall hits
system.cpu.dcache.overall_miss_latency   103256764082                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.176414                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              1497304                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            655092                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  57399537981                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.099230                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          842211                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 592795                       # number of replacements
system.cpu.dcache.sampled_refs                 593819                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1021.581217                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7473369                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501372120000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   248402                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13257897                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 67174.814815                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 65009.554140                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13257222                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       45343000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000051                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  675                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                45                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency     40826000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000047                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             628                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets 50083.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               21043.209524                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       300500                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13257897                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 67174.814815                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 65009.554140                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13257222                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        45343000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000051                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   675                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                 45                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency     40826000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000047                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              628                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.710427                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            363.738446                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13257897                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 67174.814815                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 65009.554140                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13257222                       # number of overall hits
system.cpu.icache.overall_miss_latency       45343000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000051                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  675                       # number of overall misses
system.cpu.icache.overall_mshr_hits                45                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency     40826000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000047                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             628                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                    118                       # number of replacements
system.cpu.icache.sampled_refs                    630                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                363.738446                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13257222                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle           558568980000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 52912.599463                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     10420501513                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                196938                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                       11                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     70045.454545                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 54681.818182                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency               770500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                       1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                         11                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency          601500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate                  1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                    11                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     594438                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       71038.186147                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  56005.729100                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          34536                       # number of ReadReq hits
system.l2.ReadReq_miss_latency            39774422500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.941901                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       559902                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                     11209                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency       30729783500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.923040                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  548690                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                  248393                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    65884.681215                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 50241.198915                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency         16365293621                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                    248393                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency    12479562122                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses               248393                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   248402                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       248402                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.723554                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      594449                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        71038.166644                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   56005.702559                       # average overall mshr miss latency
system.l2.demand_hits                           34536                       # number of demand (read+write) hits
system.l2.demand_miss_latency             39775193000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.941903                       # miss rate for demand accesses
system.l2.demand_misses                        559913                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                      11209                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency        30730385000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.923041                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   548701                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.556407                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.121685                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   9116.176789                       # Average occupied blocks per context
system.l2.occ_blocks::1                   1993.687482                       # Average occupied blocks per context
system.l2.overall_accesses                     594449                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       71038.166644                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  55188.752886                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          34536                       # number of overall hits
system.l2.overall_miss_latency            39775193000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.941903                       # miss rate for overall accesses
system.l2.overall_misses                       559913                       # number of overall misses
system.l2.overall_mshr_hits                     11209                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       41150886513                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.254336                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  745639                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.930308                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        183213                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        58872                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       282477                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           196938                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        26667                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         580388                       # number of replacements
system.l2.sampled_refs                         596772                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      11109.864271                       # Cycle average of tags in use
system.l2.total_refs                           431797                       # Total number of references to valid blocks.
system.l2.warmup_cycle                   559749812500                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           248402                       # number of writebacks
system.switch_cpus.dtb.data_accesses          4326978                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              4306851                       # DTB hits
system.switch_cpus.dtb.data_misses              20127                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          3637064                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              3616995                       # DTB read hits
system.switch_cpus.dtb.read_misses              20069                       # DTB read misses
system.switch_cpus.dtb.write_accesses          689914                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              689856                       # DTB write hits
system.switch_cpus.dtb.write_misses                58                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10020134                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10020129                       # ITB hits
system.switch_cpus.itb.fetch_misses                 5                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 96767859                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   4821338                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits         111086                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups       159556                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        15023                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted       202446                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups         215142                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS             10                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       149702                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       736807                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     20340810                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.493579                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.712094                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     18329055     90.11%     90.11% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       245194      1.21%     91.32% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       256422      1.26%     92.58% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       258053      1.27%     93.84% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       206715      1.02%     94.86% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       130657      0.64%     95.50% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       112351      0.55%     96.06% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        65556      0.32%     96.38% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       736807      3.62%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     20340810                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10039796                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         3597948                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          4152951                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        15020                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10039796                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      9466157                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000005                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000005                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.470149                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.470149                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      9566231                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred            3                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        12684                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     32134154                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      6357321                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      4351802                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1564441                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           12                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        65455                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        6886723                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            6854845                       # DTB hits
system.switch_cpus_1.dtb.data_misses            31878                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        6227128                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            6195273                       # DTB read hits
system.switch_cpus_1.dtb.read_misses            31855                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        659595                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            659572                       # DTB write hits
system.switch_cpus_1.dtb.write_misses              23                       # DTB write misses
system.switch_cpus_1.fetch.Branches            215142                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3237766                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             7695639                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       382986                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             32449494                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        876578                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.008710                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3237766                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       111096                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.313665                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     21905251                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.481357                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.026542                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       17447392     79.65%     79.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          58616      0.27%     79.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         134840      0.62%     80.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         110830      0.51%     81.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         159210      0.73%     81.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         106084      0.48%     82.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         173718      0.79%     83.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         137348      0.63%     83.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        3577213     16.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     21905251                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               2796250                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches         159106                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop               43742                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.568103                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            7001820                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           659595                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         6409080                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11402876                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.841972                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5396266                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.461627                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11436735                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        19630                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       5974589                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      7747771                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      2609072                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       970212                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     19578989                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      6342225                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      1917855                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     14032988                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        60309                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         2657                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1564441                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       139835                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      2585846                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads         1995                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         1346                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      4149799                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       415208                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         1346                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         8626                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        11004                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.404834                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.404834                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu       876155      5.49%      5.49% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         8177      0.05%      5.54% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%      5.54% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      4469356     28.02%     33.56% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     33.56% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     33.56% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      3181133     19.94%     53.51% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     53.51% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     53.51% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      6707420     42.05%     95.56% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       708604      4.44%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15950845                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       147677                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.009258                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu            9      0.01%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd         2588      1.75%      1.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      1.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      1.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        60345     40.86%     42.62% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     42.62% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     42.62% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        82515     55.88%     98.50% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         2220      1.50%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     21905251                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.728174                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.364671                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     14931618     68.16%     68.16% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2708340     12.36%     80.53% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1916862      8.75%     89.28% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1210059      5.52%     94.80% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       524294      2.39%     97.20% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       269070      1.23%     98.42% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       153629      0.70%     99.13% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7       116728      0.53%     99.66% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        74651      0.34%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     21905251                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.645744                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         19535247                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15950845                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      9534472                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      1797054                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      9146012                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3237783                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3237766                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              17                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       363709                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       101331                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      7747771                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       970212                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               24701501                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      8355760                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      9193394                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       143926                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      6986489                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents      1119810                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        31715                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     44253657                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     28221270                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     26527106                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3774519                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1564441                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      1224041                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     17333632                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      3278218                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 60348                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
