

================================================================
== Vitis HLS Report for 'store_matrix_to_dram'
================================================================
* Date:           Tue Feb 24 22:02:01 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        ASIC
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.000 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.70>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%rows = load i32 %M_rows" [gp.cpp:66]   --->   Operation 12 'load' 'rows' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln66 = trunc i32 %rows" [gp.cpp:66]   --->   Operation 13 'trunc' 'trunc_ln66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%cols = load i32 %M_cols" [gp.cpp:67]   --->   Operation 14 'load' 'cols' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln67 = trunc i32 %cols" [gp.cpp:67]   --->   Operation 15 'trunc' 'trunc_ln67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (2.70ns)   --->   "%icmp_ln68 = icmp_sgt  i32 %rows, i32 0" [gp.cpp:68]   --->   Operation 16 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (2.70ns)   --->   "%cmp41 = icmp_sgt  i32 %cols, i32 0" [gp.cpp:67]   --->   Operation 17 'icmp' 'cmp41' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 8.47>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%cols_cast = zext i32 %cols" [gp.cpp:67]   --->   Operation 18 'zext' 'cols_cast' <Predicate = (cmp41 & icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i32 %rows" [gp.cpp:68]   --->   Operation 19 'zext' 'zext_ln68' <Predicate = (cmp41 & icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (8.47ns)   --->   "%mul_ln68 = mul i63 %cols_cast, i63 %zext_ln68" [gp.cpp:68]   --->   Operation 20 'mul' 'mul_ln68' <Predicate = (cmp41 & icmp_ln68)> <Delay = 8.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.05>
ST_3 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%select_ln68 = select i1 %cmp41, i63 %mul_ln68, i63 0" [gp.cpp:68]   --->   Operation 21 'select' 'select_ln68' <Predicate = (icmp_ln68)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (1.05ns) (out node of the LUT)   --->   "%empty = select i1 %icmp_ln68, i63 %select_ln68, i63 0" [gp.cpp:68]   --->   Operation 22 'select' 'empty' <Predicate = true> <Delay = 1.05> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.94ns)   --->   "%smax = select i1 %icmp_ln68, i31 %trunc_ln66, i31 0" [gp.cpp:68]   --->   Operation 23 'select' 'smax' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.94ns)   --->   "%smax1 = select i1 %cmp41, i31 %trunc_ln67, i31 0" [gp.cpp:67]   --->   Operation 24 'select' 'smax1' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 9.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%A_dram_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %A_dram" [gp.cpp:64]   --->   Operation 25 'read' 'A_dram_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %A_dram_read, i32 2, i32 63" [gp.cpp:68]   --->   Operation 26 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln68 = sext i62 %trunc_ln" [gp.cpp:68]   --->   Operation 27 'sext' 'sext_ln68' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln68" [gp.cpp:68]   --->   Operation 28 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln68_1 = zext i63 %empty" [gp.cpp:68]   --->   Operation 29 'zext' 'zext_ln68_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (9.00ns)   --->   "%empty_36 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln68_1" [gp.cpp:68]   --->   Operation 30 'writereq' 'empty_36' <Predicate = true> <Delay = 9.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.22>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%smax_cast = zext i31 %smax" [gp.cpp:68]   --->   Operation 31 'zext' 'smax_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%smax1_cast = zext i31 %smax1" [gp.cpp:67]   --->   Operation 32 'zext' 'smax1_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (8.22ns)   --->   "%bound = mul i62 %smax_cast, i62 %smax1_cast" [gp.cpp:68]   --->   Operation 33 'mul' 'bound' <Predicate = true> <Delay = 8.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.22> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 34 [2/2] (0.00ns)   --->   "%call_ln67 = call void @store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2, i32 %cols, i62 %bound, i32 %gmem, i62 %trunc_ln, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3" [gp.cpp:67]   --->   Operation 34 'call' 'call_ln67' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 35 [1/2] (0.00ns)   --->   "%call_ln67 = call void @store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2, i32 %cols, i62 %bound, i32 %gmem, i62 %trunc_ln, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3" [gp.cpp:67]   --->   Operation 35 'call' 'call_ln67' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 9.00>
ST_7 : Operation 36 [5/5] (9.00ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [gp.cpp:74]   --->   Operation 36 'writeresp' 'empty_37' <Predicate = true> <Delay = 9.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 9.00>
ST_8 : Operation 37 [4/5] (9.00ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [gp.cpp:74]   --->   Operation 37 'writeresp' 'empty_37' <Predicate = true> <Delay = 9.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 9.00>
ST_9 : Operation 38 [3/5] (9.00ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [gp.cpp:74]   --->   Operation 38 'writeresp' 'empty_37' <Predicate = true> <Delay = 9.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 9.00>
ST_10 : Operation 39 [2/5] (9.00ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [gp.cpp:74]   --->   Operation 39 'writeresp' 'empty_37' <Predicate = true> <Delay = 9.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 9.00>
ST_11 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_0, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_1, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 41 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_2, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_3, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 65536, void @empty_11, void @empty_17, void @empty_13, i32 16, i32 16, i32 256, i32 256, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 45 [1/5] (9.00ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [gp.cpp:74]   --->   Operation 45 'writeresp' 'empty_37' <Predicate = true> <Delay = 9.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln74 = ret" [gp.cpp:74]   --->   Operation 46 'ret' 'ret_ln74' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 1.000ns.

 <State 1>: 2.702ns
The critical path consists of the following:
	'load' operation 32 bit ('rows', gp.cpp:66) on static variable 'M_rows' [15]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln68', gp.cpp:68) [19]  (2.702 ns)

 <State 2>: 8.470ns
The critical path consists of the following:
	'mul' operation 63 bit ('mul_ln68', gp.cpp:68) [23]  (8.470 ns)

 <State 3>: 1.055ns
The critical path consists of the following:
	'select' operation 63 bit ('select_ln68', gp.cpp:68) [24]  (0.000 ns)
	'select' operation 63 bit ('empty', gp.cpp:68) [28]  (1.055 ns)

 <State 4>: 9.000ns
The critical path consists of the following:
	wire read operation ('A_dram_read', gp.cpp:64) on port 'A_dram' (gp.cpp:64) [14]  (0.000 ns)
	'getelementptr' operation 32 bit ('gmem_addr', gp.cpp:68) [27]  (0.000 ns)
	bus request operation ('empty_36', gp.cpp:68) on port 'gmem' (gp.cpp:68) [30]  (9.000 ns)

 <State 5>: 8.227ns
The critical path consists of the following:
	'mul' operation 62 bit ('bound', gp.cpp:68) [35]  (8.227 ns)

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 9.000ns
The critical path consists of the following:
	bus response operation ('empty_37', gp.cpp:74) on port 'gmem' (gp.cpp:74) [37]  (9.000 ns)

 <State 8>: 9.000ns
The critical path consists of the following:
	bus response operation ('empty_37', gp.cpp:74) on port 'gmem' (gp.cpp:74) [37]  (9.000 ns)

 <State 9>: 9.000ns
The critical path consists of the following:
	bus response operation ('empty_37', gp.cpp:74) on port 'gmem' (gp.cpp:74) [37]  (9.000 ns)

 <State 10>: 9.000ns
The critical path consists of the following:
	bus response operation ('empty_37', gp.cpp:74) on port 'gmem' (gp.cpp:74) [37]  (9.000 ns)

 <State 11>: 9.000ns
The critical path consists of the following:
	bus response operation ('empty_37', gp.cpp:74) on port 'gmem' (gp.cpp:74) [37]  (9.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
