// Seed: 46563725
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  always @(posedge id_2) begin : LABEL_0
    id_1 = 1;
  end
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_7;
  module_0 modCall_1 (
      id_1,
      id_3,
      id_7
  );
  wor id_8, id_9 = 1;
endmodule
