Analysis & Synthesis report for cycloneV_soc
Thu Apr 12 18:05:59 2018
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 12. State Machine - |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 13. State Machine - |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 14. State Machine - |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 15. State Machine - |soc_top|cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|state
 16. Registers Protected by Synthesis
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
 23. Source assignments for cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
 24. Source assignments for cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
 25. Source assignments for cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated
 26. Source assignments for cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 27. Source assignments for cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 28. Source assignments for cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 29. Source assignments for cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 30. Source assignments for cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
 31. Source assignments for cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
 32. Source assignments for cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
 33. Source assignments for cycloneV_soc:cycloneV_soc_2|cycloneV_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_vvn1:auto_generated
 34. Source assignments for cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|cycloneV_soc_mm_interconnect_0_cmd_demux:cmd_demux
 35. Source assignments for cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|cycloneV_soc_mm_interconnect_0_cmd_demux:rsp_demux
 36. Source assignments for cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|cycloneV_soc_mm_interconnect_1_cmd_demux:cmd_demux
 37. Source assignments for cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|cycloneV_soc_mm_interconnect_1_cmd_demux:cmd_demux_001
 38. Source assignments for cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|cycloneV_soc_mm_interconnect_1_rsp_demux:rsp_demux
 39. Source assignments for cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_cmd_demux:cmd_demux
 40. Source assignments for cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_cmd_demux:cmd_demux_001
 41. Source assignments for cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_rsp_demux:rsp_demux
 42. Source assignments for cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_rsp_demux:rsp_demux_001
 43. Source assignments for cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_rsp_demux:rsp_demux_002
 44. Source assignments for cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller
 45. Source assignments for cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 46. Source assignments for cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 47. Source assignments for cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 48. Source assignments for cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 49. Source assignments for sld_signaltap:auto_signaltap_0
 50. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0
 51. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1
 52. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_INPUT_MULTIPLIERS:0:lpm_multX
 53. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_INPUT_MULTIPLIERS:1:lpm_multX
 54. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_INPUT_MULTIPLIERS:2:lpm_multX
 55. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_INPUT_MULTIPLIERS:3:lpm_multX
 56. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_INPUT_MULTIPLIERS:4:lpm_multX
 57. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_INPUT_MULTIPLIERS:5:lpm_multX
 58. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_INPUT_MULTIPLIERS:6:lpm_multX
 59. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_INPUT_MULTIPLIERS:7:lpm_multX
 60. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_INPUT_MULTIPLIERS:8:lpm_multX
 61. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_INPUT_MULTIPLIERS:9:lpm_multX
 62. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_INPUT_MULTIPLIERS:10:lpm_multX
 63. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_OUTPUT_MULTIPLIERS:0:lpm_mult_component
 64. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_OUTPUT_MULTIPLIERS:1:lpm_mult_component
 65. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_OUTPUT_MULTIPLIERS:2:lpm_mult_component
 66. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_OUTPUT_MULTIPLIERS:3:lpm_mult_component
 67. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_OUTPUT_MULTIPLIERS:4:lpm_mult_component
 68. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_OUTPUT_MULTIPLIERS:5:lpm_mult_component
 69. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_OUTPUT_MULTIPLIERS:6:lpm_mult_component
 70. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_OUTPUT_MULTIPLIERS:7:lpm_mult_component
 71. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_OUTPUT_MULTIPLIERS:8:lpm_mult_component
 72. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_OUTPUT_MULTIPLIERS:9:lpm_mult_component
 73. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_OUTPUT_MULTIPLIERS:10:lpm_mult_component
 74. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0
 75. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
 76. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
 77. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy
 78. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc
 79. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads
 80. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads
 81. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc
 82. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc
 83. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc
 84. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc
 85. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc
 86. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc
 87. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc
 88. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc
 89. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc
 90. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc
 91. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc
 92. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc
 93. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc
 94. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc
 95. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc
 96. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc
 97. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc
 98. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc
 99. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc
100. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc
101. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc
102. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc
103. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc
104. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc
105. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc
106. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad
107. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad
108. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad
109. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad
110. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
111. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs
112. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
113. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs
114. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
115. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs
116. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
117. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs
118. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
119. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq
120. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
121. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
122. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
123. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_onchip_memory2_0:onchip_memory2_0
124. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
125. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:fut_0_avalon_master_translator
126. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator
127. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:fut_0_avalon_master_agent
128. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent
129. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor
130. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo
131. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|cycloneV_soc_mm_interconnect_0_router:router|cycloneV_soc_mm_interconnect_0_router_default_decode:the_default_decode
132. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|cycloneV_soc_mm_interconnect_0_router_001:router_001|cycloneV_soc_mm_interconnect_0_router_001_default_decode:the_default_decode
133. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter
134. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor
135. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_rsp_width_adapter
136. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|cycloneV_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
137. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
138. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent
139. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size
140. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
141. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
142. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
143. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo
144. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|cycloneV_soc_mm_interconnect_1_router:router|cycloneV_soc_mm_interconnect_1_router_default_decode:the_default_decode
145. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|cycloneV_soc_mm_interconnect_1_router:router_001|cycloneV_soc_mm_interconnect_1_router_default_decode:the_default_decode
146. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|cycloneV_soc_mm_interconnect_1_router_002:router_002|cycloneV_soc_mm_interconnect_1_router_002_default_decode:the_default_decode
147. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter
148. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
149. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
150. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
151. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
152. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
153. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
154. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
155. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
156. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
157. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
158. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
159. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
160. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
161. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
162. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
163. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
164. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|cycloneV_soc_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
165. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|cycloneV_soc_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
166. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter
167. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
168. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter
169. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size
170. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|cycloneV_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
171. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:led_s1_translator
172. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sw_s1_translator
173. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:fut_0_slave_translator
174. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent
175. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size
176. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:led_s1_agent
177. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor
178. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo
179. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo
180. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sw_s1_agent
181. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor
182. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo
183. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo
184. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:fut_0_slave_agent
185. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:fut_0_slave_agent|altera_merlin_burst_uncompressor:uncompressor
186. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fut_0_slave_agent_rsp_fifo
187. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fut_0_slave_agent_rdata_fifo
188. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_router:router|cycloneV_soc_mm_interconnect_2_router_default_decode:the_default_decode
189. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_router:router_001|cycloneV_soc_mm_interconnect_2_router_default_decode:the_default_decode
190. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_router_002:router_002|cycloneV_soc_mm_interconnect_2_router_002_default_decode:the_default_decode
191. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_router_002:router_003|cycloneV_soc_mm_interconnect_2_router_002_default_decode:the_default_decode
192. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_router_002:router_004|cycloneV_soc_mm_interconnect_2_router_002_default_decode:the_default_decode
193. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter
194. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter
195. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter
196. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
197. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
198. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
199. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
200. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
201. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
202. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
203. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
204. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
205. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
206. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
207. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
208. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
209. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
210. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
211. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
212. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter
213. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
214. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
215. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
216. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
217. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
218. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
219. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
220. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
221. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
222. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
223. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
224. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
225. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
226. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
227. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
228. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
229. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter
230. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
231. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
232. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
233. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
234. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
235. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
236. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
237. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
238. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
239. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
240. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
241. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
242. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
243. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
244. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
245. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
246. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
247. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
248. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb
249. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
250. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb
251. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
252. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
253. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
254. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb
255. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
256. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
257. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
258. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
259. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller
260. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
261. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
262. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller_001
263. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
264. Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
265. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
266. lpm_mult Parameter Settings by Entity Instance
267. altsyncram Parameter Settings by Entity Instance
268. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
269. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller_001"
270. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
271. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller"
272. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
273. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub"
274. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub"
275. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub"
276. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub"
277. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub"
278. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
279. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
280. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
281. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
282. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_router_002:router_002|cycloneV_soc_mm_interconnect_2_router_002_default_decode:the_default_decode"
283. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_router:router|cycloneV_soc_mm_interconnect_2_router_default_decode:the_default_decode"
284. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fut_0_slave_agent_rdata_fifo"
285. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fut_0_slave_agent_rsp_fifo"
286. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:fut_0_slave_agent"
287. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo"
288. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo"
289. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sw_s1_agent"
290. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo"
291. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo"
292. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:led_s1_agent"
293. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size"
294. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent"
295. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:fut_0_slave_translator"
296. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sw_s1_translator"
297. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:led_s1_translator"
298. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size"
299. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter"
300. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
301. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter"
302. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|cycloneV_soc_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
303. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub"
304. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub"
305. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub"
306. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub"
307. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub"
308. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
309. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
310. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
311. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
312. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|cycloneV_soc_mm_interconnect_1_router_002:router_002|cycloneV_soc_mm_interconnect_1_router_002_default_decode:the_default_decode"
313. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|cycloneV_soc_mm_interconnect_1_router:router|cycloneV_soc_mm_interconnect_1_router_default_decode:the_default_decode"
314. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo"
315. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
316. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
317. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size"
318. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent"
319. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
320. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_rsp_width_adapter"
321. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
322. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter"
323. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|cycloneV_soc_mm_interconnect_0_router_001:router_001|cycloneV_soc_mm_interconnect_0_router_001_default_decode:the_default_decode"
324. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|cycloneV_soc_mm_interconnect_0_router:router|cycloneV_soc_mm_interconnect_0_router_default_decode:the_default_decode"
325. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo"
326. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent"
327. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:fut_0_avalon_master_agent"
328. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator"
329. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:fut_0_avalon_master_translator"
330. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_onchip_memory2_0:onchip_memory2_0"
331. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"
332. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"
333. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs"
334. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad"
335. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad"
336. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad"
337. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad"
338. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc"
339. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc"
340. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc"
341. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc"
342. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc"
343. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc"
344. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc"
345. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc"
346. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc"
347. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc"
348. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc"
349. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc"
350. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc"
351. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc"
352. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc"
353. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc"
354. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc"
355. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc"
356. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc"
357. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc"
358. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc"
359. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc"
360. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc"
361. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc"
362. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc"
363. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"
364. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"
365. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"
366. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"
367. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst"
368. Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2"
369. SignalTap II Logic Analyzer Settings
370. Post-Synthesis Netlist Statistics for Top Partition
371. Post-Synthesis Netlist Statistics for Partition cycloneV_soc_hps_0_hps_io_border:border
372. Elapsed Time Per Partition
373. Connections to In-System Debugging Instance "auto_signaltap_0"
374. Analysis & Synthesis Messages
375. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Apr 12 18:05:59 2018       ;
; Quartus Prime Version           ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                   ; cycloneV_soc                                ;
; Top-level Entity Name           ; soc_top                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 5593                                        ;
; Total pins                      ; 121                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 553,984                                     ;
; Total DSP Blocks                ; 33                                          ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 1                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA4U23C6       ;                    ;
; Top-level entity name                                                           ; soc_top            ; cycloneV_soc       ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; File Name with User-Entered Path                                                                                                                                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                                       ; Library      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; soc_top.vhd                                                                                                                                                                        ; yes             ; User VHDL File                               ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/soc_top.vhd                                                                                       ;              ;
; src/burst_read_buffer.v                                                                                                                                                            ; yes             ; User Wizard-Generated File                   ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/src/burst_read_buffer.v                                                                           ;              ;
; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/cycloneV_soc.v                                                                 ; yes             ; Auto-Found Verilog HDL File                  ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/cycloneV_soc.v                                                                 ; cycloneV_soc ;
; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                      ; cycloneV_soc ;
; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_avalon_sc_fifo.v                                             ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_avalon_sc_fifo.v                                             ; cycloneV_soc ;
; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_mem_if_dll_cyclonev.sv                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_mem_if_dll_cyclonev.sv                                       ; cycloneV_soc ;
; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv                ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv                ; cycloneV_soc ;
; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_mem_if_hhp_qseq_synth_top.v                                  ; yes             ; Auto-Found Verilog HDL File                  ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_mem_if_hhp_qseq_synth_top.v                                  ; cycloneV_soc ;
; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_mem_if_oct_cyclonev.sv                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_mem_if_oct_cyclonev.sv                                       ; cycloneV_soc ;
; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_address_alignment.sv                                  ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_address_alignment.sv                                  ; cycloneV_soc ;
; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_arbitrator.sv                                         ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_arbitrator.sv                                         ; cycloneV_soc ;
; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_axi_master_ni.sv                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_axi_master_ni.sv                                      ; cycloneV_soc ;
; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_burst_adapter.sv                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_burst_adapter.sv                                      ; cycloneV_soc ;
; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_burst_adapter_13_1.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_burst_adapter_13_1.sv                                 ; cycloneV_soc ;
; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_burst_uncompressor.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_burst_uncompressor.sv                                 ; cycloneV_soc ;
; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_master_agent.sv                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_master_agent.sv                                       ; cycloneV_soc ;
; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_master_translator.sv                                  ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_master_translator.sv                                  ; cycloneV_soc ;
; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_slave_agent.sv                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_slave_agent.sv                                        ; cycloneV_soc ;
; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_slave_translator.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_slave_translator.sv                                   ; cycloneV_soc ;
; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_traffic_limiter.sv                                    ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_traffic_limiter.sv                                    ; cycloneV_soc ;
; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_width_adapter.sv                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_width_adapter.sv                                      ; cycloneV_soc ;
; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_reset_controller.v                                           ; yes             ; Auto-Found Verilog HDL File                  ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_reset_controller.v                                           ; cycloneV_soc ;
; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_reset_synchronizer.v                                         ; yes             ; Auto-Found Verilog HDL File                  ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_reset_synchronizer.v                                         ; cycloneV_soc ;
; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0.v                                                ; yes             ; Auto-Found Verilog HDL File                  ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0.v                                                ; cycloneV_soc ;
; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_fpga_interfaces.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_fpga_interfaces.sv                               ; cycloneV_soc ;
; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io.v                                         ; yes             ; Auto-Found Verilog HDL File                  ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io.v                                         ; cycloneV_soc ;
; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sv                                 ; cycloneV_soc ;
; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_led.v                                                  ; yes             ; Auto-Found Verilog HDL File                  ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_led.v                                                  ; cycloneV_soc ;
; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_0.v                                    ; yes             ; Auto-Found Verilog HDL File                  ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_0.v                                    ; cycloneV_soc ;
; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; Auto-Found Verilog HDL File                  ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_0_avalon_st_adapter.v                  ; cycloneV_soc ;
; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; cycloneV_soc ;
; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_0_cmd_demux.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_0_cmd_demux.sv                         ; cycloneV_soc ;
; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_0_cmd_mux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_0_cmd_mux.sv                           ; cycloneV_soc ;
; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_0_router.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_0_router.sv                            ; cycloneV_soc ;
; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_0_router_001.sv                        ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_0_router_001.sv                        ; cycloneV_soc ;
; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_0_rsp_mux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_0_rsp_mux.sv                           ; cycloneV_soc ;
; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_1.v                                    ; yes             ; Auto-Found Verilog HDL File                  ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_1.v                                    ; cycloneV_soc ;
; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_1_cmd_demux.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_1_cmd_demux.sv                         ; cycloneV_soc ;
; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_1_cmd_mux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_1_cmd_mux.sv                           ; cycloneV_soc ;
; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_1_router.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_1_router.sv                            ; cycloneV_soc ;
; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_1_router_002.sv                        ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_1_router_002.sv                        ; cycloneV_soc ;
; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_1_rsp_demux.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_1_rsp_demux.sv                         ; cycloneV_soc ;
; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_1_rsp_mux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_1_rsp_mux.sv                           ; cycloneV_soc ;
; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_2.v                                    ; yes             ; Auto-Found Verilog HDL File                  ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_2.v                                    ; cycloneV_soc ;
; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_2_cmd_demux.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_2_cmd_demux.sv                         ; cycloneV_soc ;
; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_2_cmd_mux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_2_cmd_mux.sv                           ; cycloneV_soc ;
; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_2_router.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_2_router.sv                            ; cycloneV_soc ;
; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_2_router_002.sv                        ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_2_router_002.sv                        ; cycloneV_soc ;
; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_2_rsp_demux.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_2_rsp_demux.sv                         ; cycloneV_soc ;
; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_2_rsp_mux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_2_rsp_mux.sv                           ; cycloneV_soc ;
; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_onchip_memory2_0.hex                                   ; yes             ; Auto-Found Hexadecimal (Intel-Format) File   ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_onchip_memory2_0.hex                                   ; cycloneV_soc ;
; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_onchip_memory2_0.v                                     ; yes             ; Auto-Found Verilog HDL File                  ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_onchip_memory2_0.v                                     ; cycloneV_soc ;
; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_sw.v                                                   ; yes             ; Auto-Found Verilog HDL File                  ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_sw.v                                                   ; cycloneV_soc ;
; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/hps_sdram.v                                                         ; yes             ; Auto-Found Verilog HDL File                  ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/hps_sdram.v                                                         ; cycloneV_soc ;
; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/hps_sdram_p0.sv                                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/hps_sdram_p0.sv                                                     ; cycloneV_soc ;
; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                               ; yes             ; Auto-Found Verilog HDL File                  ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                               ; cycloneV_soc ;
; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/hps_sdram_p0_acv_hard_io_pads.v                                     ; yes             ; Auto-Found Verilog HDL File                  ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/hps_sdram_p0_acv_hard_io_pads.v                                     ; cycloneV_soc ;
; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/hps_sdram_p0_acv_hard_memphy.v                                      ; yes             ; Auto-Found Verilog HDL File                  ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/hps_sdram_p0_acv_hard_memphy.v                                      ; cycloneV_soc ;
; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/hps_sdram_p0_acv_ldc.v                                              ; yes             ; Auto-Found Verilog HDL File                  ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/hps_sdram_p0_acv_ldc.v                                              ; cycloneV_soc ;
; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/hps_sdram_p0_altdqdqs.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/hps_sdram_p0_altdqdqs.v                                             ; cycloneV_soc ;
; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/hps_sdram_p0_clock_pair_generator.v                                 ; yes             ; Auto-Found Verilog HDL File                  ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/hps_sdram_p0_clock_pair_generator.v                                 ; cycloneV_soc ;
; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/hps_sdram_p0_generic_ddio.v                                         ; yes             ; Auto-Found Verilog HDL File                  ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/hps_sdram_p0_generic_ddio.v                                         ; cycloneV_soc ;
; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/hps_sdram_pll.sv                                                    ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/hps_sdram_pll.sv                                                    ; cycloneV_soc ;
; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_avalon.vhd                                                      ; yes             ; Auto-Found VHDL File                         ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_avalon.vhd                                                      ; cycloneV_soc ;
; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_core.vhd                                                        ; yes             ; Auto-Found VHDL File                         ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_core.vhd                                                        ; cycloneV_soc ;
; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_package.vhd                                                     ; yes             ; Auto-Found VHDL File                         ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_package.vhd                                                     ; cycloneV_soc ;
; lpm_mult.tdf                                                                                                                                                                       ; yes             ; Megafunction                                 ; /home/rodrigo/intelFPGA_lite/16.1s/quartus/libraries/megafunctions/lpm_mult.tdf                                                                                                    ;              ;
; aglobal161.inc                                                                                                                                                                     ; yes             ; Megafunction                                 ; /home/rodrigo/intelFPGA_lite/16.1s/quartus/libraries/megafunctions/aglobal161.inc                                                                                                  ;              ;
; lpm_add_sub.inc                                                                                                                                                                    ; yes             ; Megafunction                                 ; /home/rodrigo/intelFPGA_lite/16.1s/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                 ;              ;
; multcore.inc                                                                                                                                                                       ; yes             ; Megafunction                                 ; /home/rodrigo/intelFPGA_lite/16.1s/quartus/libraries/megafunctions/multcore.inc                                                                                                    ;              ;
; bypassff.inc                                                                                                                                                                       ; yes             ; Megafunction                                 ; /home/rodrigo/intelFPGA_lite/16.1s/quartus/libraries/megafunctions/bypassff.inc                                                                                                    ;              ;
; altshift.inc                                                                                                                                                                       ; yes             ; Megafunction                                 ; /home/rodrigo/intelFPGA_lite/16.1s/quartus/libraries/megafunctions/altshift.inc                                                                                                    ;              ;
; db/mult_c7t.v                                                                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/mult_c7t.v                                                                                     ;              ;
; db/mult_h7t.v                                                                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/mult_h7t.v                                                                                     ;              ;
; altddio_out.tdf                                                                                                                                                                    ; yes             ; Megafunction                                 ; /home/rodrigo/intelFPGA_lite/16.1s/quartus/libraries/megafunctions/altddio_out.tdf                                                                                                 ;              ;
; stratix_ddio.inc                                                                                                                                                                   ; yes             ; Megafunction                                 ; /home/rodrigo/intelFPGA_lite/16.1s/quartus/libraries/megafunctions/stratix_ddio.inc                                                                                                ;              ;
; cyclone_ddio.inc                                                                                                                                                                   ; yes             ; Megafunction                                 ; /home/rodrigo/intelFPGA_lite/16.1s/quartus/libraries/megafunctions/cyclone_ddio.inc                                                                                                ;              ;
; lpm_mux.inc                                                                                                                                                                        ; yes             ; Megafunction                                 ; /home/rodrigo/intelFPGA_lite/16.1s/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                     ;              ;
; stratix_lcell.inc                                                                                                                                                                  ; yes             ; Megafunction                                 ; /home/rodrigo/intelFPGA_lite/16.1s/quartus/libraries/megafunctions/stratix_lcell.inc                                                                                               ;              ;
; db/ddio_out_uqe.tdf                                                                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ddio_out_uqe.tdf                                                                               ;              ;
; altsyncram.tdf                                                                                                                                                                     ; yes             ; Megafunction                                 ; /home/rodrigo/intelFPGA_lite/16.1s/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                  ;              ;
; stratix_ram_block.inc                                                                                                                                                              ; yes             ; Megafunction                                 ; /home/rodrigo/intelFPGA_lite/16.1s/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                           ;              ;
; lpm_decode.inc                                                                                                                                                                     ; yes             ; Megafunction                                 ; /home/rodrigo/intelFPGA_lite/16.1s/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                  ;              ;
; a_rdenreg.inc                                                                                                                                                                      ; yes             ; Megafunction                                 ; /home/rodrigo/intelFPGA_lite/16.1s/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                   ;              ;
; altrom.inc                                                                                                                                                                         ; yes             ; Megafunction                                 ; /home/rodrigo/intelFPGA_lite/16.1s/quartus/libraries/megafunctions/altrom.inc                                                                                                      ;              ;
; altram.inc                                                                                                                                                                         ; yes             ; Megafunction                                 ; /home/rodrigo/intelFPGA_lite/16.1s/quartus/libraries/megafunctions/altram.inc                                                                                                      ;              ;
; altdpram.inc                                                                                                                                                                       ; yes             ; Megafunction                                 ; /home/rodrigo/intelFPGA_lite/16.1s/quartus/libraries/megafunctions/altdpram.inc                                                                                                    ;              ;
; db/altsyncram_vvn1.tdf                                                                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/altsyncram_vvn1.tdf                                                                            ;              ;
; db/decode_5la.tdf                                                                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/decode_5la.tdf                                                                                 ;              ;
; db/mux_2hb.tdf                                                                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/mux_2hb.tdf                                                                                    ;              ;
; sld_signaltap.vhd                                                                                                                                                                  ; yes             ; Megafunction                                 ; /home/rodrigo/intelFPGA_lite/16.1s/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                               ;              ;
; sld_signaltap_impl.vhd                                                                                                                                                             ; yes             ; Encrypted Megafunction                       ; /home/rodrigo/intelFPGA_lite/16.1s/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                                          ;              ;
; sld_ela_control.vhd                                                                                                                                                                ; yes             ; Encrypted Megafunction                       ; /home/rodrigo/intelFPGA_lite/16.1s/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                             ;              ;
; lpm_shiftreg.tdf                                                                                                                                                                   ; yes             ; Megafunction                                 ; /home/rodrigo/intelFPGA_lite/16.1s/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                                ;              ;
; lpm_constant.inc                                                                                                                                                                   ; yes             ; Megafunction                                 ; /home/rodrigo/intelFPGA_lite/16.1s/quartus/libraries/megafunctions/lpm_constant.inc                                                                                                ;              ;
; dffeea.inc                                                                                                                                                                         ; yes             ; Megafunction                                 ; /home/rodrigo/intelFPGA_lite/16.1s/quartus/libraries/megafunctions/dffeea.inc                                                                                                      ;              ;
; sld_mbpmg.vhd                                                                                                                                                                      ; yes             ; Encrypted Megafunction                       ; /home/rodrigo/intelFPGA_lite/16.1s/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                                   ;              ;
; sld_ela_trigger_flow_mgr.vhd                                                                                                                                                       ; yes             ; Encrypted Megafunction                       ; /home/rodrigo/intelFPGA_lite/16.1s/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                                    ;              ;
; sld_buffer_manager.vhd                                                                                                                                                             ; yes             ; Encrypted Megafunction                       ; /home/rodrigo/intelFPGA_lite/16.1s/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                                          ;              ;
; db/altsyncram_ke84.tdf                                                                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/altsyncram_ke84.tdf                                                                            ;              ;
; altdpram.tdf                                                                                                                                                                       ; yes             ; Megafunction                                 ; /home/rodrigo/intelFPGA_lite/16.1s/quartus/libraries/megafunctions/altdpram.tdf                                                                                                    ;              ;
; memmodes.inc                                                                                                                                                                       ; yes             ; Megafunction                                 ; /home/rodrigo/intelFPGA_lite/16.1s/quartus/libraries/others/maxplus2/memmodes.inc                                                                                                  ;              ;
; a_hdffe.inc                                                                                                                                                                        ; yes             ; Megafunction                                 ; /home/rodrigo/intelFPGA_lite/16.1s/quartus/libraries/megafunctions/a_hdffe.inc                                                                                                     ;              ;
; alt_le_rden_reg.inc                                                                                                                                                                ; yes             ; Megafunction                                 ; /home/rodrigo/intelFPGA_lite/16.1s/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                             ;              ;
; altsyncram.inc                                                                                                                                                                     ; yes             ; Megafunction                                 ; /home/rodrigo/intelFPGA_lite/16.1s/quartus/libraries/megafunctions/altsyncram.inc                                                                                                  ;              ;
; lpm_mux.tdf                                                                                                                                                                        ; yes             ; Megafunction                                 ; /home/rodrigo/intelFPGA_lite/16.1s/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                                     ;              ;
; muxlut.inc                                                                                                                                                                         ; yes             ; Megafunction                                 ; /home/rodrigo/intelFPGA_lite/16.1s/quartus/libraries/megafunctions/muxlut.inc                                                                                                      ;              ;
; db/mux_elc.tdf                                                                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/mux_elc.tdf                                                                                    ;              ;
; lpm_decode.tdf                                                                                                                                                                     ; yes             ; Megafunction                                 ; /home/rodrigo/intelFPGA_lite/16.1s/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                                  ;              ;
; declut.inc                                                                                                                                                                         ; yes             ; Megafunction                                 ; /home/rodrigo/intelFPGA_lite/16.1s/quartus/libraries/megafunctions/declut.inc                                                                                                      ;              ;
; lpm_compare.inc                                                                                                                                                                    ; yes             ; Megafunction                                 ; /home/rodrigo/intelFPGA_lite/16.1s/quartus/libraries/megafunctions/lpm_compare.inc                                                                                                 ;              ;
; db/decode_vnf.tdf                                                                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/decode_vnf.tdf                                                                                 ;              ;
; lpm_counter.tdf                                                                                                                                                                    ; yes             ; Megafunction                                 ; /home/rodrigo/intelFPGA_lite/16.1s/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                                 ;              ;
; cmpconst.inc                                                                                                                                                                       ; yes             ; Megafunction                                 ; /home/rodrigo/intelFPGA_lite/16.1s/quartus/libraries/megafunctions/cmpconst.inc                                                                                                    ;              ;
; lpm_counter.inc                                                                                                                                                                    ; yes             ; Megafunction                                 ; /home/rodrigo/intelFPGA_lite/16.1s/quartus/libraries/megafunctions/lpm_counter.inc                                                                                                 ;              ;
; alt_counter_stratix.inc                                                                                                                                                            ; yes             ; Megafunction                                 ; /home/rodrigo/intelFPGA_lite/16.1s/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                                         ;              ;
; db/cntr_lai.tdf                                                                                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/cntr_lai.tdf                                                                                   ;              ;
; db/cmpr_g9c.tdf                                                                                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/cmpr_g9c.tdf                                                                                   ;              ;
; db/cntr_4vi.tdf                                                                                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/cntr_4vi.tdf                                                                                   ;              ;
; db/cntr_09i.tdf                                                                                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/cntr_09i.tdf                                                                                   ;              ;
; db/cmpr_c9c.tdf                                                                                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/cmpr_c9c.tdf                                                                                   ;              ;
; db/cntr_kri.tdf                                                                                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/cntr_kri.tdf                                                                                   ;              ;
; db/cmpr_99c.tdf                                                                                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/cmpr_99c.tdf                                                                                   ;              ;
; sld_rom_sr.vhd                                                                                                                                                                     ; yes             ; Encrypted Megafunction                       ; /home/rodrigo/intelFPGA_lite/16.1s/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                  ;              ;
; sld_jtag_endpoint_adapter.vhd                                                                                                                                                      ; yes             ; Encrypted Megafunction                       ; /home/rodrigo/intelFPGA_lite/16.1s/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                   ;              ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                                                                                  ; yes             ; Encrypted Megafunction                       ; /home/rodrigo/intelFPGA_lite/16.1s/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                               ;              ;
; sld_hub.vhd                                                                                                                                                                        ; yes             ; Encrypted Megafunction                       ; /home/rodrigo/intelFPGA_lite/16.1s/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                     ; altera_sld   ;
; db/ip/sldca0c5669/alt_sld_fab.v                                                                                                                                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/sldca0c5669/alt_sld_fab.v                                                                   ; alt_sld_fab  ;
; db/ip/sldca0c5669/submodules/alt_sld_fab_alt_sld_fab.v                                                                                                                             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/sldca0c5669/submodules/alt_sld_fab_alt_sld_fab.v                                            ; alt_sld_fab  ;
; db/ip/sldca0c5669/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                                                                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/sldca0c5669/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                     ; alt_sld_fab  ;
; db/ip/sldca0c5669/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                                                                                   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/sldca0c5669/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                  ; alt_sld_fab  ;
; db/ip/sldca0c5669/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                                                                                 ; yes             ; Encrypted Auto-Found VHDL File               ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/sldca0c5669/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                ; alt_sld_fab  ;
; db/ip/sldca0c5669/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                                                                                   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/sldca0c5669/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                  ; alt_sld_fab  ;
; sld_jtag_hub.vhd                                                                                                                                                                   ; yes             ; Encrypted Megafunction                       ; /home/rodrigo/intelFPGA_lite/16.1s/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                ;              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 3317           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 4295           ;
;     -- 7 input functions                    ; 11             ;
;     -- 6 input functions                    ; 482            ;
;     -- 5 input functions                    ; 689            ;
;     -- 4 input functions                    ; 445            ;
;     -- <=3 input functions                  ; 2668           ;
;                                             ;                ;
; Dedicated logic registers                   ; 5407           ;
;                                             ;                ;
; I/O pins                                    ; 121            ;
; I/O registers                               ; 186            ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 553984         ;
;                                             ;                ;
; Total DSP Blocks                            ; 33             ;
;                                             ;                ;
; Total DLLs                                  ; 1              ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 4476           ;
; Total fan-out                               ; 41294          ;
; Average fan-out                             ; 3.76           ;
+---------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                             ; Entity Name                                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; |soc_top                                                                                                                                ; 4295 (1)            ; 5407 (0)                  ; 553984            ; 33         ; 121  ; 0            ; |soc_top                                                                                                                                                                                                                                                                                                                                                                        ; soc_top                                           ; work         ;
;    |cycloneV_soc:cycloneV_soc_2|                                                                                                        ; 3711 (0)            ; 2257 (0)                  ; 524288            ; 33         ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2                                                                                                                                                                                                                                                                                                                                            ; cycloneV_soc                                      ; cycloneV_soc ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                 ; altera_reset_controller                           ; cycloneV_soc ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                      ; altera_reset_synchronizer                         ; cycloneV_soc ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                     ; altera_reset_controller                           ; cycloneV_soc ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                      ; altera_reset_synchronizer                         ; cycloneV_soc ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                          ; altera_reset_synchronizer                         ; cycloneV_soc ;
;       |cycloneV_soc_hps_0:hps_0|                                                                                                        ; 2 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0                                                                                                                                                                                                                                                                                                                   ; cycloneV_soc_hps_0                                ; cycloneV_soc ;
;          |cycloneV_soc_hps_0_fpga_interfaces:fpga_interfaces|                                                                           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                                ; cycloneV_soc_hps_0_fpga_interfaces                ; cycloneV_soc ;
;          |cycloneV_soc_hps_0_hps_io:hps_io|                                                                                             ; 1 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io                                                                                                                                                                                                                                                                                  ; cycloneV_soc_hps_0_hps_io                         ; cycloneV_soc ;
;             |cycloneV_soc_hps_0_hps_io_border:border|                                                                                   ; 1 (1)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border                                                                                                                                                                                                                                          ; cycloneV_soc_hps_0_hps_io_border                  ; cycloneV_soc ;
;                |hps_sdram:hps_sdram_inst|                                                                                               ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                 ; hps_sdram                                         ; cycloneV_soc ;
;                   |altera_mem_if_dll_cyclonev:dll|                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                  ; altera_mem_if_dll_cyclonev                        ; cycloneV_soc ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                                                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                            ; altera_mem_if_hard_memory_controller_top_cyclonev ; cycloneV_soc ;
;                   |altera_mem_if_oct_cyclonev:oct|                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                  ; altera_mem_if_oct_cyclonev                        ; cycloneV_soc ;
;                   |hps_sdram_p0:p0|                                                                                                     ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                 ; hps_sdram_p0                                      ; cycloneV_soc ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                                                             ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                            ; hps_sdram_p0_acv_hard_memphy                      ; cycloneV_soc ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                                                                        ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                     ; hps_sdram_p0_acv_hard_io_pads                     ; cycloneV_soc ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                  ; hps_sdram_p0_acv_hard_addr_cmd_pads               ; cycloneV_soc ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                                                                    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                             ; altddio_out                                       ; work         ;
;                                  |ddio_out_uqe:auto_generated|                                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ; ddio_out_uqe                                      ; work         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; cycloneV_soc ;
;                               |hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; cycloneV_soc ;
;                               |hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; cycloneV_soc ;
;                               |hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; cycloneV_soc ;
;                               |hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; cycloneV_soc ;
;                               |hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; cycloneV_soc ;
;                               |hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; cycloneV_soc ;
;                               |hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; cycloneV_soc ;
;                               |hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; cycloneV_soc ;
;                               |hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; cycloneV_soc ;
;                               |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; cycloneV_soc ;
;                               |hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; cycloneV_soc ;
;                               |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; cycloneV_soc ;
;                               |hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; cycloneV_soc ;
;                               |hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; cycloneV_soc ;
;                               |hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; cycloneV_soc ;
;                               |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; cycloneV_soc ;
;                               |hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; cycloneV_soc ;
;                               |hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; cycloneV_soc ;
;                               |hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; cycloneV_soc ;
;                               |hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; cycloneV_soc ;
;                               |hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; cycloneV_soc ;
;                               |hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; cycloneV_soc ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; cycloneV_soc ;
;                               |hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; cycloneV_soc ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|                                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator    ; hps_sdram_p0_clock_pair_generator                 ; cycloneV_soc ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                           ; hps_sdram_p0_generic_ddio                         ; cycloneV_soc ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                              ; hps_sdram_p0_generic_ddio                         ; cycloneV_soc ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                               ; hps_sdram_p0_generic_ddio                         ; cycloneV_soc ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                           ; hps_sdram_p0_generic_ddio                         ; cycloneV_soc ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                                             ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; cycloneV_soc ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; cycloneV_soc ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                                                             ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; cycloneV_soc ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; cycloneV_soc ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                                                             ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; cycloneV_soc ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; cycloneV_soc ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                                                             ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; cycloneV_soc ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; cycloneV_soc ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                            ; hps_sdram_p0_acv_ldc                              ; cycloneV_soc ;
;                   |hps_sdram_pll:pll|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                               ; hps_sdram_pll                                     ; cycloneV_soc ;
;       |cycloneV_soc_led:led|                                                                                                            ; 9 (9)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_led:led                                                                                                                                                                                                                                                                                                                       ; cycloneV_soc_led                                  ; cycloneV_soc ;
;       |cycloneV_soc_mm_interconnect_0:mm_interconnect_0|                                                                                ; 32 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                           ; cycloneV_soc_mm_interconnect_0                    ; cycloneV_soc ;
;          |altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|                                                          ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter                                                                                                                                                                                                                       ; altera_merlin_width_adapter                       ; cycloneV_soc ;
;       |cycloneV_soc_mm_interconnect_1:mm_interconnect_1|                                                                                ; 700 (0)             ; 357 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                           ; cycloneV_soc_mm_interconnect_1                    ; cycloneV_soc ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|                                                                   ; 69 (69)             ; 66 (66)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                             ; cycloneV_soc ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 39 (39)             ; 68 (68)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                             ; cycloneV_soc ;
;          |altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|                                                                       ; 105 (56)            ; 22 (6)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent                                                                                                                                                                                                                                    ; altera_merlin_axi_master_ni                       ; cycloneV_soc ;
;             |altera_merlin_address_alignment:align_address_to_size|                                                                     ; 49 (49)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                              ; altera_merlin_address_alignment                   ; cycloneV_soc ;
;          |altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|                                                                ; 118 (0)             ; 126 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter                                                                                                                                                                                                                             ; altera_merlin_burst_adapter                       ; cycloneV_soc ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 118 (115)           ; 126 (126)                 ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                             ; altera_merlin_burst_adapter_13_1                  ; cycloneV_soc ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                       ; altera_merlin_address_alignment                   ; cycloneV_soc ;
;          |altera_merlin_slave_agent:onchip_memory2_0_s1_agent|                                                                          ; 41 (8)              ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                         ; cycloneV_soc ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 33 (33)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                         ; altera_merlin_burst_uncompressor                  ; cycloneV_soc ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                             ; altera_merlin_slave_translator                    ; cycloneV_soc ;
;          |altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|                                                            ; 108 (108)           ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter                                                                                                                                                                                                                         ; altera_merlin_width_adapter                       ; cycloneV_soc ;
;          |altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|                                                            ; 106 (106)           ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter                                                                                                                                                                                                                         ; altera_merlin_width_adapter                       ; cycloneV_soc ;
;          |cycloneV_soc_mm_interconnect_1_cmd_mux:cmd_mux|                                                                               ; 110 (105)           ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|cycloneV_soc_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                                                                                                                                            ; cycloneV_soc_mm_interconnect_1_cmd_mux            ; cycloneV_soc ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|cycloneV_soc_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                               ; altera_merlin_arbitrator                          ; cycloneV_soc ;
;          |cycloneV_soc_mm_interconnect_1_rsp_demux:rsp_demux|                                                                           ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|cycloneV_soc_mm_interconnect_1_rsp_demux:rsp_demux                                                                                                                                                                                                                                        ; cycloneV_soc_mm_interconnect_1_rsp_demux          ; cycloneV_soc ;
;       |cycloneV_soc_mm_interconnect_2:mm_interconnect_2|                                                                                ; 803 (0)             ; 529 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2                                                                                                                                                                                                                                                                                           ; cycloneV_soc_mm_interconnect_2                    ; cycloneV_soc ;
;          |altera_avalon_sc_fifo:fut_0_slave_agent_rdata_fifo|                                                                           ; 38 (38)             ; 66 (66)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fut_0_slave_agent_rdata_fifo                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                             ; cycloneV_soc ;
;          |altera_avalon_sc_fifo:fut_0_slave_agent_rsp_fifo|                                                                             ; 27 (27)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fut_0_slave_agent_rsp_fifo                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                             ; cycloneV_soc ;
;          |altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|                                                                                ; 14 (14)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                             ; cycloneV_soc ;
;          |altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|                                                                                  ; 27 (27)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                             ; cycloneV_soc ;
;          |altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|                                                                                 ; 9 (9)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                             ; cycloneV_soc ;
;          |altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|                                                                                   ; 24 (24)             ; 40 (40)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                             ; cycloneV_soc ;
;          |altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|                                                                    ; 115 (59)            ; 23 (6)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                                                                                                                                                                                                                 ; altera_merlin_axi_master_ni                       ; cycloneV_soc ;
;             |altera_merlin_address_alignment:align_address_to_size|                                                                     ; 56 (56)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                           ; altera_merlin_address_alignment                   ; cycloneV_soc ;
;          |altera_merlin_burst_adapter:fut_0_slave_burst_adapter|                                                                        ; 86 (0)              ; 106 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter                                                                                                                                                                                                                                     ; altera_merlin_burst_adapter                       ; cycloneV_soc ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 86 (85)             ; 106 (106)                 ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                     ; altera_merlin_burst_adapter_13_1                  ; cycloneV_soc ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                               ; altera_merlin_address_alignment                   ; cycloneV_soc ;
;          |altera_merlin_burst_adapter:led_s1_burst_adapter|                                                                             ; 67 (0)              ; 65 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter                                                                                                                                                                                                                                          ; altera_merlin_burst_adapter                       ; cycloneV_soc ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 67 (66)             ; 65 (65)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                          ; altera_merlin_burst_adapter_13_1                  ; cycloneV_soc ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                    ; altera_merlin_address_alignment                   ; cycloneV_soc ;
;          |altera_merlin_burst_adapter:sw_s1_burst_adapter|                                                                              ; 54 (0)              ; 51 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter                                                                                                                                                                                                                                           ; altera_merlin_burst_adapter                       ; cycloneV_soc ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 54 (52)             ; 51 (51)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                           ; altera_merlin_burst_adapter_13_1                  ; cycloneV_soc ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                     ; altera_merlin_address_alignment                   ; cycloneV_soc ;
;          |altera_merlin_slave_agent:fut_0_slave_agent|                                                                                  ; 20 (4)              ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:fut_0_slave_agent                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                         ; cycloneV_soc ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 16 (16)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:fut_0_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                 ; altera_merlin_burst_uncompressor                  ; cycloneV_soc ;
;          |altera_merlin_slave_agent:led_s1_agent|                                                                                       ; 26 (10)             ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:led_s1_agent                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                         ; cycloneV_soc ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 16 (16)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                      ; altera_merlin_burst_uncompressor                  ; cycloneV_soc ;
;          |altera_merlin_slave_agent:sw_s1_agent|                                                                                        ; 19 (2)              ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sw_s1_agent                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                         ; cycloneV_soc ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 17 (17)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                       ; altera_merlin_burst_uncompressor                  ; cycloneV_soc ;
;          |altera_merlin_slave_translator:led_s1_translator|                                                                             ; 5 (5)               ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:led_s1_translator                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                    ; cycloneV_soc ;
;          |altera_merlin_slave_translator:sw_s1_translator|                                                                              ; 2 (2)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sw_s1_translator                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                    ; cycloneV_soc ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|                                                             ; 12 (12)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter                                                                                                                                                                                                                          ; altera_merlin_traffic_limiter                     ; cycloneV_soc ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|                                                             ; 15 (15)             ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter                                                                                                                                                                                                                          ; altera_merlin_traffic_limiter                     ; cycloneV_soc ;
;          |cycloneV_soc_mm_interconnect_2_cmd_demux:cmd_demux_001|                                                                       ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                    ; cycloneV_soc_mm_interconnect_2_cmd_demux          ; cycloneV_soc ;
;          |cycloneV_soc_mm_interconnect_2_cmd_demux:cmd_demux|                                                                           ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_cmd_demux:cmd_demux                                                                                                                                                                                                                                        ; cycloneV_soc_mm_interconnect_2_cmd_demux          ; cycloneV_soc ;
;          |cycloneV_soc_mm_interconnect_2_cmd_mux:cmd_mux_001|                                                                           ; 20 (20)             ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                        ; cycloneV_soc_mm_interconnect_2_cmd_mux            ; cycloneV_soc ;
;          |cycloneV_soc_mm_interconnect_2_cmd_mux:cmd_mux_002|                                                                           ; 74 (70)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                        ; cycloneV_soc_mm_interconnect_2_cmd_mux            ; cycloneV_soc ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                           ; altera_merlin_arbitrator                          ; cycloneV_soc ;
;          |cycloneV_soc_mm_interconnect_2_cmd_mux:cmd_mux|                                                                               ; 41 (36)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_cmd_mux:cmd_mux                                                                                                                                                                                                                                            ; cycloneV_soc_mm_interconnect_2_cmd_mux            ; cycloneV_soc ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                               ; altera_merlin_arbitrator                          ; cycloneV_soc ;
;          |cycloneV_soc_mm_interconnect_2_router:router_001|                                                                             ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_router:router_001                                                                                                                                                                                                                                          ; cycloneV_soc_mm_interconnect_2_router             ; cycloneV_soc ;
;          |cycloneV_soc_mm_interconnect_2_router:router|                                                                                 ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_router:router                                                                                                                                                                                                                                              ; cycloneV_soc_mm_interconnect_2_router             ; cycloneV_soc ;
;          |cycloneV_soc_mm_interconnect_2_rsp_demux:rsp_demux_002|                                                                       ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                    ; cycloneV_soc_mm_interconnect_2_rsp_demux          ; cycloneV_soc ;
;          |cycloneV_soc_mm_interconnect_2_rsp_demux:rsp_demux|                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_rsp_demux:rsp_demux                                                                                                                                                                                                                                        ; cycloneV_soc_mm_interconnect_2_rsp_demux          ; cycloneV_soc ;
;          |cycloneV_soc_mm_interconnect_2_rsp_mux:rsp_mux_001|                                                                           ; 61 (61)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                        ; cycloneV_soc_mm_interconnect_2_rsp_mux            ; cycloneV_soc ;
;          |cycloneV_soc_mm_interconnect_2_rsp_mux:rsp_mux|                                                                               ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_rsp_mux:rsp_mux                                                                                                                                                                                                                                            ; cycloneV_soc_mm_interconnect_2_rsp_mux            ; cycloneV_soc ;
;       |cycloneV_soc_onchip_memory2_0:onchip_memory2_0|                                                                                  ; 2 (0)               ; 1 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                             ; cycloneV_soc_onchip_memory2_0                     ; cycloneV_soc ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 2 (0)               ; 1 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                   ; altsyncram                                        ; work         ;
;             |altsyncram_vvn1:auto_generated|                                                                                            ; 2 (0)               ; 1 (1)                     ; 524288            ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_vvn1:auto_generated                                                                                                                                                                                                                                    ; altsyncram_vvn1                                   ; work         ;
;                |decode_5la:decode3|                                                                                                     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_vvn1:auto_generated|decode_5la:decode3                                                                                                                                                                                                                 ; decode_5la                                        ; work         ;
;       |cycloneV_soc_sw:sw|                                                                                                              ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_sw:sw                                                                                                                                                                                                                                                                                                                         ; cycloneV_soc_sw                                   ; cycloneV_soc ;
;       |iir_avalon:fut_0|                                                                                                                ; 2153 (328)          ; 1303 (403)                ; 0                 ; 33         ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0                                                                                                                                                                                                                                                                                                                           ; iir_avalon                                        ; cyclonev_soc ;
;          |iir_test:iir_test_1|                                                                                                          ; 1825 (1424)         ; 900 (900)                 ; 0                 ; 33         ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1                                                                                                                                                                                                                                                                                                       ; iir_test                                          ; cyclonev_soc ;
;             |lpm_mult:\GEN_INPUT_MULTIPLIERS:0:lpm_multX|                                                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|lpm_mult:\GEN_INPUT_MULTIPLIERS:0:lpm_multX                                                                                                                                                                                                                                                           ; lpm_mult                                          ; work         ;
;                |mult_c7t:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|lpm_mult:\GEN_INPUT_MULTIPLIERS:0:lpm_multX|mult_c7t:auto_generated                                                                                                                                                                                                                                   ; mult_c7t                                          ; work         ;
;             |lpm_mult:\GEN_INPUT_MULTIPLIERS:10:lpm_multX|                                                                              ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|lpm_mult:\GEN_INPUT_MULTIPLIERS:10:lpm_multX                                                                                                                                                                                                                                                          ; lpm_mult                                          ; work         ;
;                |mult_c7t:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|lpm_mult:\GEN_INPUT_MULTIPLIERS:10:lpm_multX|mult_c7t:auto_generated                                                                                                                                                                                                                                  ; mult_c7t                                          ; work         ;
;             |lpm_mult:\GEN_INPUT_MULTIPLIERS:1:lpm_multX|                                                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|lpm_mult:\GEN_INPUT_MULTIPLIERS:1:lpm_multX                                                                                                                                                                                                                                                           ; lpm_mult                                          ; work         ;
;                |mult_c7t:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|lpm_mult:\GEN_INPUT_MULTIPLIERS:1:lpm_multX|mult_c7t:auto_generated                                                                                                                                                                                                                                   ; mult_c7t                                          ; work         ;
;             |lpm_mult:\GEN_INPUT_MULTIPLIERS:2:lpm_multX|                                                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|lpm_mult:\GEN_INPUT_MULTIPLIERS:2:lpm_multX                                                                                                                                                                                                                                                           ; lpm_mult                                          ; work         ;
;                |mult_c7t:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|lpm_mult:\GEN_INPUT_MULTIPLIERS:2:lpm_multX|mult_c7t:auto_generated                                                                                                                                                                                                                                   ; mult_c7t                                          ; work         ;
;             |lpm_mult:\GEN_INPUT_MULTIPLIERS:3:lpm_multX|                                                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|lpm_mult:\GEN_INPUT_MULTIPLIERS:3:lpm_multX                                                                                                                                                                                                                                                           ; lpm_mult                                          ; work         ;
;                |mult_c7t:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|lpm_mult:\GEN_INPUT_MULTIPLIERS:3:lpm_multX|mult_c7t:auto_generated                                                                                                                                                                                                                                   ; mult_c7t                                          ; work         ;
;             |lpm_mult:\GEN_INPUT_MULTIPLIERS:4:lpm_multX|                                                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|lpm_mult:\GEN_INPUT_MULTIPLIERS:4:lpm_multX                                                                                                                                                                                                                                                           ; lpm_mult                                          ; work         ;
;                |mult_c7t:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|lpm_mult:\GEN_INPUT_MULTIPLIERS:4:lpm_multX|mult_c7t:auto_generated                                                                                                                                                                                                                                   ; mult_c7t                                          ; work         ;
;             |lpm_mult:\GEN_INPUT_MULTIPLIERS:5:lpm_multX|                                                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|lpm_mult:\GEN_INPUT_MULTIPLIERS:5:lpm_multX                                                                                                                                                                                                                                                           ; lpm_mult                                          ; work         ;
;                |mult_c7t:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|lpm_mult:\GEN_INPUT_MULTIPLIERS:5:lpm_multX|mult_c7t:auto_generated                                                                                                                                                                                                                                   ; mult_c7t                                          ; work         ;
;             |lpm_mult:\GEN_INPUT_MULTIPLIERS:6:lpm_multX|                                                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|lpm_mult:\GEN_INPUT_MULTIPLIERS:6:lpm_multX                                                                                                                                                                                                                                                           ; lpm_mult                                          ; work         ;
;                |mult_c7t:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|lpm_mult:\GEN_INPUT_MULTIPLIERS:6:lpm_multX|mult_c7t:auto_generated                                                                                                                                                                                                                                   ; mult_c7t                                          ; work         ;
;             |lpm_mult:\GEN_INPUT_MULTIPLIERS:7:lpm_multX|                                                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|lpm_mult:\GEN_INPUT_MULTIPLIERS:7:lpm_multX                                                                                                                                                                                                                                                           ; lpm_mult                                          ; work         ;
;                |mult_c7t:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|lpm_mult:\GEN_INPUT_MULTIPLIERS:7:lpm_multX|mult_c7t:auto_generated                                                                                                                                                                                                                                   ; mult_c7t                                          ; work         ;
;             |lpm_mult:\GEN_INPUT_MULTIPLIERS:8:lpm_multX|                                                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|lpm_mult:\GEN_INPUT_MULTIPLIERS:8:lpm_multX                                                                                                                                                                                                                                                           ; lpm_mult                                          ; work         ;
;                |mult_c7t:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|lpm_mult:\GEN_INPUT_MULTIPLIERS:8:lpm_multX|mult_c7t:auto_generated                                                                                                                                                                                                                                   ; mult_c7t                                          ; work         ;
;             |lpm_mult:\GEN_INPUT_MULTIPLIERS:9:lpm_multX|                                                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|lpm_mult:\GEN_INPUT_MULTIPLIERS:9:lpm_multX                                                                                                                                                                                                                                                           ; lpm_mult                                          ; work         ;
;                |mult_c7t:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|lpm_mult:\GEN_INPUT_MULTIPLIERS:9:lpm_multX|mult_c7t:auto_generated                                                                                                                                                                                                                                   ; mult_c7t                                          ; work         ;
;             |lpm_mult:\GEN_OUTPUT_MULTIPLIERS:0:lpm_mult_component|                                                                     ; 37 (0)              ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|lpm_mult:\GEN_OUTPUT_MULTIPLIERS:0:lpm_mult_component                                                                                                                                                                                                                                                 ; lpm_mult                                          ; work         ;
;                |mult_h7t:auto_generated|                                                                                                ; 37 (37)             ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|lpm_mult:\GEN_OUTPUT_MULTIPLIERS:0:lpm_mult_component|mult_h7t:auto_generated                                                                                                                                                                                                                         ; mult_h7t                                          ; work         ;
;             |lpm_mult:\GEN_OUTPUT_MULTIPLIERS:10:lpm_mult_component|                                                                    ; 36 (0)              ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|lpm_mult:\GEN_OUTPUT_MULTIPLIERS:10:lpm_mult_component                                                                                                                                                                                                                                                ; lpm_mult                                          ; work         ;
;                |mult_h7t:auto_generated|                                                                                                ; 36 (36)             ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|lpm_mult:\GEN_OUTPUT_MULTIPLIERS:10:lpm_mult_component|mult_h7t:auto_generated                                                                                                                                                                                                                        ; mult_h7t                                          ; work         ;
;             |lpm_mult:\GEN_OUTPUT_MULTIPLIERS:1:lpm_mult_component|                                                                     ; 36 (0)              ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|lpm_mult:\GEN_OUTPUT_MULTIPLIERS:1:lpm_mult_component                                                                                                                                                                                                                                                 ; lpm_mult                                          ; work         ;
;                |mult_h7t:auto_generated|                                                                                                ; 36 (36)             ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|lpm_mult:\GEN_OUTPUT_MULTIPLIERS:1:lpm_mult_component|mult_h7t:auto_generated                                                                                                                                                                                                                         ; mult_h7t                                          ; work         ;
;             |lpm_mult:\GEN_OUTPUT_MULTIPLIERS:2:lpm_mult_component|                                                                     ; 37 (0)              ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|lpm_mult:\GEN_OUTPUT_MULTIPLIERS:2:lpm_mult_component                                                                                                                                                                                                                                                 ; lpm_mult                                          ; work         ;
;                |mult_h7t:auto_generated|                                                                                                ; 37 (37)             ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|lpm_mult:\GEN_OUTPUT_MULTIPLIERS:2:lpm_mult_component|mult_h7t:auto_generated                                                                                                                                                                                                                         ; mult_h7t                                          ; work         ;
;             |lpm_mult:\GEN_OUTPUT_MULTIPLIERS:3:lpm_mult_component|                                                                     ; 36 (0)              ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|lpm_mult:\GEN_OUTPUT_MULTIPLIERS:3:lpm_mult_component                                                                                                                                                                                                                                                 ; lpm_mult                                          ; work         ;
;                |mult_h7t:auto_generated|                                                                                                ; 36 (36)             ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|lpm_mult:\GEN_OUTPUT_MULTIPLIERS:3:lpm_mult_component|mult_h7t:auto_generated                                                                                                                                                                                                                         ; mult_h7t                                          ; work         ;
;             |lpm_mult:\GEN_OUTPUT_MULTIPLIERS:4:lpm_mult_component|                                                                     ; 37 (0)              ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|lpm_mult:\GEN_OUTPUT_MULTIPLIERS:4:lpm_mult_component                                                                                                                                                                                                                                                 ; lpm_mult                                          ; work         ;
;                |mult_h7t:auto_generated|                                                                                                ; 37 (37)             ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|lpm_mult:\GEN_OUTPUT_MULTIPLIERS:4:lpm_mult_component|mult_h7t:auto_generated                                                                                                                                                                                                                         ; mult_h7t                                          ; work         ;
;             |lpm_mult:\GEN_OUTPUT_MULTIPLIERS:5:lpm_mult_component|                                                                     ; 36 (0)              ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|lpm_mult:\GEN_OUTPUT_MULTIPLIERS:5:lpm_mult_component                                                                                                                                                                                                                                                 ; lpm_mult                                          ; work         ;
;                |mult_h7t:auto_generated|                                                                                                ; 36 (36)             ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|lpm_mult:\GEN_OUTPUT_MULTIPLIERS:5:lpm_mult_component|mult_h7t:auto_generated                                                                                                                                                                                                                         ; mult_h7t                                          ; work         ;
;             |lpm_mult:\GEN_OUTPUT_MULTIPLIERS:6:lpm_mult_component|                                                                     ; 37 (0)              ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|lpm_mult:\GEN_OUTPUT_MULTIPLIERS:6:lpm_mult_component                                                                                                                                                                                                                                                 ; lpm_mult                                          ; work         ;
;                |mult_h7t:auto_generated|                                                                                                ; 37 (37)             ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|lpm_mult:\GEN_OUTPUT_MULTIPLIERS:6:lpm_mult_component|mult_h7t:auto_generated                                                                                                                                                                                                                         ; mult_h7t                                          ; work         ;
;             |lpm_mult:\GEN_OUTPUT_MULTIPLIERS:7:lpm_mult_component|                                                                     ; 36 (0)              ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|lpm_mult:\GEN_OUTPUT_MULTIPLIERS:7:lpm_mult_component                                                                                                                                                                                                                                                 ; lpm_mult                                          ; work         ;
;                |mult_h7t:auto_generated|                                                                                                ; 36 (36)             ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|lpm_mult:\GEN_OUTPUT_MULTIPLIERS:7:lpm_mult_component|mult_h7t:auto_generated                                                                                                                                                                                                                         ; mult_h7t                                          ; work         ;
;             |lpm_mult:\GEN_OUTPUT_MULTIPLIERS:8:lpm_mult_component|                                                                     ; 37 (0)              ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|lpm_mult:\GEN_OUTPUT_MULTIPLIERS:8:lpm_mult_component                                                                                                                                                                                                                                                 ; lpm_mult                                          ; work         ;
;                |mult_h7t:auto_generated|                                                                                                ; 37 (37)             ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|lpm_mult:\GEN_OUTPUT_MULTIPLIERS:8:lpm_mult_component|mult_h7t:auto_generated                                                                                                                                                                                                                         ; mult_h7t                                          ; work         ;
;             |lpm_mult:\GEN_OUTPUT_MULTIPLIERS:9:lpm_mult_component|                                                                     ; 36 (0)              ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|lpm_mult:\GEN_OUTPUT_MULTIPLIERS:9:lpm_mult_component                                                                                                                                                                                                                                                 ; lpm_mult                                          ; work         ;
;                |mult_h7t:auto_generated|                                                                                                ; 36 (36)             ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|lpm_mult:\GEN_OUTPUT_MULTIPLIERS:9:lpm_mult_component|mult_h7t:auto_generated                                                                                                                                                                                                                         ; mult_h7t                                          ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 92 (1)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                       ; sld_hub                                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 91 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                       ; alt_sld_fab_with_jtag_input                       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 91 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                    ; alt_sld_fab                                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 91 (1)              ; 91 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                ; alt_sld_fab_alt_sld_fab                           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 90 (0)              ; 86 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                    ; alt_sld_fab_alt_sld_fab_sldfabric                 ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 90 (57)             ; 86 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                       ; sld_jtag_hub                                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                               ; sld_rom_sr                                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                             ; sld_shadow_jsm                                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 491 (2)             ; 3059 (464)                ; 29696             ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                         ; sld_signaltap                                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 489 (0)             ; 2595 (0)                  ; 29696             ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                   ; sld_signaltap_impl                                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 489 (67)            ; 2595 (1002)               ; 29696             ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                            ; sld_signaltap_implb                               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                             ; altdpram                                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                         ; lpm_decode                                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                                               ; decode_vnf                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 29696             ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                            ; altsyncram                                        ; work         ;
;                |altsyncram_ke84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 29696             ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ke84:auto_generated                                                                                                                                                                             ; altsyncram_ke84                                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                             ; lpm_shiftreg                                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                               ; lpm_shiftreg                                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                    ; serial_crc_16                                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 58 (58)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                 ; sld_buffer_manager                                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 282 (1)             ; 1176 (1)                  ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                ; sld_ela_control                                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                        ; lpm_shiftreg                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 232 (0)             ; 1160 (0)                  ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                                         ; sld_ela_basic_multi_level_trigger                 ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 696 (696)                 ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                                              ; lpm_shiftreg                                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 232 (0)             ; 464 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                                          ; sld_mbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                    ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                                    ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                                    ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                                    ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                                    ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                                    ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                                    ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                                    ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1                                    ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1                                    ; sld_sbpmg                                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 49 (49)             ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                  ; sld_ela_trigger_flow_mgr                          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                          ; lpm_shiftreg                                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 39 (11)             ; 282 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                           ; sld_offload_buffer_mgr                            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 10 (0)              ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                 ; lpm_counter                                       ; work         ;
;                   |cntr_lai:auto_generated|                                                                                             ; 10 (10)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_lai:auto_generated                                                                                         ; cntr_lai                                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                          ; lpm_counter                                       ; work         ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                                                  ; cntr_4vi                                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                ; lpm_counter                                       ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                                                        ; cntr_09i                                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                   ; lpm_counter                                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                                                           ; cntr_kri                                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                          ; lpm_shiftreg                                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 232 (232)                 ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                           ; lpm_shiftreg                                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                        ; lpm_shiftreg                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                      ; sld_rom_sr                                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------+
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_vvn1:auto_generated|ALTSYNCRAM                                                        ; AUTO ; Single Port      ; 16384        ; 32           ; --           ; --           ; 524288 ; cycloneV_soc_onchip_memory2_0.hex ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ke84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 232          ; 128          ; 232          ; 29696  ; None                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------+


+-------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary    ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 11          ;
; Independent 27x27                 ; 22          ;
; Total number of DSP blocks        ; 33          ;
;                                   ;             ;
; Fixed Point Signed Multiplier     ; 10          ;
; Fixed Point Unsigned Multiplier   ; 6           ;
; Fixed Point Mixed Sign Multiplier ; 17          ;
+-----------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                              ; IP Include File                                                                                    ;
+--------+---------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |soc_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                                                                                    ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |soc_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                                                                                    ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |soc_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                                                                                    ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |soc_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                                                                                    ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |soc_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                                                                                    ;
; N/A    ; Qsys                            ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2                                                                                                                                                                                                                                         ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_hps                      ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0                                                                                                                                                                                                                ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_hps_io                   ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io                                                                                                                                                                               ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_avalon_pio               ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_led:led                                                                                                                                                                                                                    ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_mm_interconnect          ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                        ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_avalon_st_adapter        ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|cycloneV_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                     ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; error_adapter                   ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|cycloneV_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|cycloneV_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                    ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|cycloneV_soc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                     ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_merlin_multiplexer       ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|cycloneV_soc_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                         ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_merlin_master_agent      ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:fut_0_avalon_master_agent                                                                                                                                   ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_merlin_master_translator ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:fut_0_avalon_master_translator                                                                                                                         ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_merlin_slave_agent       ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent                                                                                                                                  ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo                                                                                                                             ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_merlin_width_adapter     ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter                                                                                                                    ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_merlin_width_adapter     ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_rsp_width_adapter                                                                                                                    ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_merlin_slave_translator  ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator                                                                                                                        ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_merlin_router            ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|cycloneV_soc_mm_interconnect_0_router:router                                                                                                                                           ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_merlin_router            ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|cycloneV_soc_mm_interconnect_0_router_001:router_001                                                                                                                                   ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|cycloneV_soc_mm_interconnect_0_cmd_demux:rsp_demux                                                                                                                                     ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_merlin_multiplexer       ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|cycloneV_soc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                         ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_mm_interconnect          ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                        ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_avalon_st_adapter        ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|cycloneV_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                     ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; error_adapter                   ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|cycloneV_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|cycloneV_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                    ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|cycloneV_soc_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                     ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|cycloneV_soc_mm_interconnect_1_cmd_demux:cmd_demux_001                                                                                                                                 ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_merlin_multiplexer       ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|cycloneV_soc_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                                         ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_merlin_axi_master_ni     ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent                                                                                                                                 ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_merlin_slave_agent       ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                    ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo                                                                                                                             ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                               ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_merlin_burst_adapter     ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter                                                                                                                          ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_merlin_width_adapter     ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter                                                                                                                      ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_merlin_width_adapter     ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter                                                                                                                      ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_merlin_slave_translator  ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                          ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_merlin_router            ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|cycloneV_soc_mm_interconnect_1_router:router                                                                                                                                           ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_merlin_router            ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|cycloneV_soc_mm_interconnect_1_router:router_001                                                                                                                                       ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_merlin_router            ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|cycloneV_soc_mm_interconnect_1_router_002:router_002                                                                                                                                   ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|cycloneV_soc_mm_interconnect_1_rsp_demux:rsp_demux                                                                                                                                     ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_merlin_multiplexer       ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|cycloneV_soc_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                         ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_merlin_multiplexer       ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|cycloneV_soc_mm_interconnect_1_rsp_mux:rsp_mux_001                                                                                                                                     ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_mm_interconnect          ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2                                                                                                                                                                                        ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_avalon_st_adapter        ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                     ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; error_adapter                   ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|cycloneV_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                    ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_avalon_st_adapter        ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                 ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; error_adapter                   ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|cycloneV_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_avalon_st_adapter        ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                 ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; error_adapter                   ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|cycloneV_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_cmd_demux:cmd_demux                                                                                                                                     ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_cmd_demux:cmd_demux_001                                                                                                                                 ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_merlin_multiplexer       ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_cmd_mux:cmd_mux                                                                                                                                         ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_merlin_multiplexer       ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_cmd_mux:cmd_mux_001                                                                                                                                     ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_merlin_multiplexer       ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_cmd_mux:cmd_mux_002                                                                                                                                     ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_merlin_slave_agent       ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:fut_0_slave_agent                                                                                                                                            ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fut_0_slave_agent_rdata_fifo                                                                                                                                     ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fut_0_slave_agent_rsp_fifo                                                                                                                                       ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_merlin_burst_adapter     ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter                                                                                                                                  ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_merlin_slave_translator  ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:fut_0_slave_translator                                                                                                                                  ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_merlin_axi_master_ni     ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                                                                                                              ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_merlin_traffic_limiter   ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter                                                                                                                       ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_merlin_traffic_limiter   ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter                                                                                                                       ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_merlin_slave_agent       ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:led_s1_agent                                                                                                                                                 ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo                                                                                                                                          ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo                                                                                                                                            ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_merlin_burst_adapter     ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter                                                                                                                                       ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_merlin_slave_translator  ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:led_s1_translator                                                                                                                                       ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_merlin_router            ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_router:router                                                                                                                                           ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_merlin_router            ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_router:router_001                                                                                                                                       ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_merlin_router            ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_router_002:router_002                                                                                                                                   ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_merlin_router            ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_router_002:router_003                                                                                                                                   ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_merlin_router            ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_router_002:router_004                                                                                                                                   ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_rsp_demux:rsp_demux                                                                                                                                     ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_rsp_demux:rsp_demux_001                                                                                                                                 ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_rsp_demux:rsp_demux_002                                                                                                                                 ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_merlin_multiplexer       ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_rsp_mux:rsp_mux                                                                                                                                         ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_merlin_multiplexer       ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_rsp_mux:rsp_mux_001                                                                                                                                     ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_merlin_slave_agent       ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sw_s1_agent                                                                                                                                                  ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo                                                                                                                                           ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo                                                                                                                                             ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_merlin_burst_adapter     ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter                                                                                                                                        ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_merlin_slave_translator  ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sw_s1_translator                                                                                                                                        ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                          ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_reset_controller         ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller                                                                                                                                                                                                  ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_reset_controller         ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller_001                                                                                                                                                                                              ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
; Altera ; altera_avalon_pio               ; 16.1    ; N/A          ; N/A          ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_sw:sw                                                                                                                                                                                                                      ; /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/cycloneV_soc.qsys ;
+--------+---------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                           ;
+-----------------------------+---------------+-----------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                             ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                             ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                             ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                             ;
+-----------------------------+---------------+-----------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                     ;
+-----------------------------+---------------+-----------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                       ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                       ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                       ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                       ;
+-----------------------------+---------------+-----------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                      ;
+-----------------------------+---------------+-----------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                        ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                        ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                        ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                        ;
+-----------------------------+---------------+-----------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                                   ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                                     ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                                     ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                                     ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                                     ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------+
; State Machine - |soc_top|cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|state                           ;
+-----------------------+-----------------------+----------------------+----------------+---------------+
; Name                  ; state.st_write_result ; state.st_wait_finish ; state.st_start ; state.st_idle ;
+-----------------------+-----------------------+----------------------+----------------+---------------+
; state.st_idle         ; 0                     ; 0                    ; 0              ; 0             ;
; state.st_start        ; 0                     ; 0                    ; 1              ; 1             ;
; state.st_wait_finish  ; 0                     ; 1                    ; 0              ; 1             ;
; state.st_write_result ; 1                     ; 0                    ; 0              ; 1             ;
+-----------------------+-----------------------+----------------------+----------------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                            ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                ; yes                                                              ; yes                                        ;
; cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                ; yes                                                              ; yes                                        ;
; cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                ; yes                                                              ; yes                                        ;
; cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                ; yes                                                              ; yes                                        ;
; cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                ; yes                                                              ; yes                                        ;
; cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]     ; yes                                                              ; yes                                        ;
; cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]     ; yes                                                              ; yes                                        ;
; Total number of protected registers is 11                                                                                                                ;                                                                  ;                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                            ; Reason for Removal                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_cmd_mux:cmd_mux_002|locked[0,1]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_cmd_mux:cmd_mux_001|locked[0,1]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_cmd_mux:cmd_mux|locked[0,1]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58,86,87]                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58,86,87]                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58,86,87]                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:fut_0_slave_translator|av_chipselect_pre                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[8..31]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:led_s1_translator|av_chipselect_pre                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_use_reg                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..8]                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|cycloneV_soc_mm_interconnect_1_cmd_mux:cmd_mux|locked[0,1]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[67,97]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_sw:sw|readdata[4..31]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_channel[1]                                                                                            ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id[1]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[4..31]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][94]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][94]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][94]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][94]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][94]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][94]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][94]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][94]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][94]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][94]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][94]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][94]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][94]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][94]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][70]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][70]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][70]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][70]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][70]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][70]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][70]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][70]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][70]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][70]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][70]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][70]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][70]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][70]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..7]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_cmd_mux:cmd_mux_001|saved_grant[0]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                        ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[0..31]                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_address_field[2]                                                                                   ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..7]                                                                               ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_last_field[63..74]                                                                                 ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_channel[0,1]                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                               ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_response_status_field[0,1]                                                                         ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_last_field[58]                                                                                   ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][94]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][70]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:fut_0_avalon_master_agent|hold_waitrequest                                                                                                       ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                 ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                    ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:led_s1_translator|waitrequest_reset_override                                                                                              ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:led_s1_translator|waitrequest_reset_override                                                                                                 ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sw_s1_translator|waitrequest_reset_override                                                                                               ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                 ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                           ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                              ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                               ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                      ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57]                       ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                    ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]                    ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                    ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57]                             ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                          ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0..3]                         ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                          ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                                  ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                          ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]                          ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]                  ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                          ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]                  ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57]                            ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                         ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]                         ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]                 ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                         ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]                 ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|last_channel[0]                                                                                            ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id[0]                                                                                         ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_channel[0]                                                                                            ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id[0]                                                                                         ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fut_0_slave_agent_rsp_fifo|mem[1][86]                                                                                                                 ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fut_0_slave_agent_rsp_fifo|mem[1][87]                                                                                                              ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][32]                                                                                                                     ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][33]                                                                                                                  ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][30]                                                                                                                     ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][33]                                                                                                                  ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][28]                                                                                                                     ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][33]                                                                                                                  ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][27]                                                                                                                     ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][33]                                                                                                                  ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][26]                                                                                                                     ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][33]                                                                                                                  ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][25]                                                                                                                     ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][33]                                                                                                                  ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][24]                                                                                                                     ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][33]                                                                                                                  ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][23]                                                                                                                     ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][33]                                                                                                                  ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][22]                                                                                                                     ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][33]                                                                                                                  ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][21]                                                                                                                     ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][33]                                                                                                                  ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][20]                                                                                                                     ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][33]                                                                                                                  ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][19]                                                                                                                     ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][33]                                                                                                                  ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][18]                                                                                                                     ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][33]                                                                                                                  ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][17]                                                                                                                     ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][33]                                                                                                                  ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][15]                                                                                                                     ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][33]                                                                                                                  ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][14]                                                                                                                     ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][33]                                                                                                                  ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][13]                                                                                                                     ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][33]                                                                                                                  ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][12]                                                                                                                     ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][33]                                                                                                                  ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][11]                                                                                                                     ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][33]                                                                                                                  ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][10]                                                                                                                     ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][33]                                                                                                                  ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][9]                                                                                                                      ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][33]                                                                                                                  ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][8]                                                                                                                      ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][33]                                                                                                                  ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][7]                                                                                                                      ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][33]                                                                                                                  ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][6]                                                                                                                      ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][33]                                                                                                                  ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][5]                                                                                                                      ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][33]                                                                                                                  ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][4]                                                                                                                      ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][33]                                                                                                                  ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][29]                                                                                                                     ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][33]                                                                                                                  ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][31]                                                                                                                     ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][33]                                                                                                                  ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][86]                                                                                                                       ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][87]                                                                                                                    ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][59]                                                                                                                       ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][87]                                                                                                                    ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][10]                                                                                                                    ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][33]                                                                                                                 ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][17]                                                                                                                    ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][33]                                                                                                                 ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][9]                                                                                                                     ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][33]                                                                                                                 ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][29]                                                                                                                    ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][33]                                                                                                                 ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][27]                                                                                                                    ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][33]                                                                                                                 ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][25]                                                                                                                    ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][33]                                                                                                                 ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][23]                                                                                                                    ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][33]                                                                                                                 ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][19]                                                                                                                    ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][33]                                                                                                                 ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][11]                                                                                                                    ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][33]                                                                                                                 ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][31]                                                                                                                    ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][32]                                                                                                                 ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][30]                                                                                                                    ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][32]                                                                                                                 ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][28]                                                                                                                    ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][32]                                                                                                                 ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][26]                                                                                                                    ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][32]                                                                                                                 ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][24]                                                                                                                    ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][32]                                                                                                                 ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][22]                                                                                                                    ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][32]                                                                                                                 ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][20]                                                                                                                    ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][32]                                                                                                                 ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][18]                                                                                                                    ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][32]                                                                                                                 ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][16]                                                                                                                    ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][32]                                                                                                                 ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][14]                                                                                                                    ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][32]                                                                                                                 ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][13]                                                                                                                    ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][21]                                                                                                                 ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][12]                                                                                                                    ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][21]                                                                                                                 ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][8]                                                                                                                     ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][21]                                                                                                                 ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][15]                                                                                                                    ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][21]                                                                                                                 ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][86]                                                                                                                      ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][87]                                                                                                                   ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[0]                                                                                                ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[1]                                                                                             ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90]            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89]            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]                ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88]            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66]               ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]            ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]    ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]            ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]    ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][32]                                                                                                       ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_byte_cnt_field[1]                                                                                ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_endofpacket                                                                                   ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_byteen_field[1]                                                                                  ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_endofpacket                                                                                   ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_bwrap_field[0]                                                                                   ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_endofpacket                                                                                   ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_byteen_field[0]                                                                                  ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_endofpacket                                                                                   ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_byte_cnt_field[2,7]                                                                              ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_address_field[0]                                                                              ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_last_field[35]                                                                                   ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_address_field[0]                                                                              ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_byte_cnt_field[0,3..6,8,9]                                                                       ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_address_field[0]                                                                              ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_last_field[33]                                                                                   ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_last_field[34]                                                                                ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][74]                                                                                                      ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][75]                                                                                                   ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fut_0_slave_agent_rdata_fifo|mem[1][32]                                                                                                               ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fut_0_slave_agent_rdata_fifo|mem[1][33]                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fut_0_slave_agent_rsp_fifo|mem[1][57]                                                                                                                 ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fut_0_slave_agent_rsp_fifo|mem[1][60]                                                                                                              ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][16]                                                                                                                     ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][33]                                                                                                                  ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][57]                                                                                                                       ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][60]                                                                                                                    ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][32]                                                                                                                    ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][33]                                                                                                                 ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][21]                                                                                                                    ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][33]                                                                                                                 ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][57]                                                                                                                      ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][60]                                                                                                                   ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][66]                                                                                                         ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][69]                                                                                                      ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id[1]                                                                                            ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|last_channel[1]                                                                                         ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][87]                                                                                                                      ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][86]                                                                                                                   ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][60]                                                                                                                      ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][57]                                                                                                                   ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][86]                                                                                                                       ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][59]                                                                                                                    ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][87]                                                                                                                       ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][59]                                                                                                                    ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][60]                                                                                                                       ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][57]                                                                                                                    ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fut_0_slave_agent_rsp_fifo|mem[0][87]                                                                                                                 ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fut_0_slave_agent_rsp_fifo|mem[0][86]                                                                                                              ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fut_0_slave_agent_rsp_fifo|mem[0][60]                                                                                                                 ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fut_0_slave_agent_rsp_fifo|mem[0][57]                                                                                                              ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][11]                                                                                                                    ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                 ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][12]                                                                                                                    ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                 ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][13]                                                                                                                    ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                 ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][14]                                                                                                                    ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                 ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][15]                                                                                                                    ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                 ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][16]                                                                                                                    ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                 ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][17]                                                                                                                    ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                 ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][18]                                                                                                                    ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                 ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][19]                                                                                                                    ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                 ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][20]                                                                                                                    ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                 ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][21]                                                                                                                    ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                 ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][22]                                                                                                                    ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                 ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][23]                                                                                                                    ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                 ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][24]                                                                                                                    ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                 ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][25]                                                                                                                    ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                 ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][26]                                                                                                                    ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                 ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][27]                                                                                                                    ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                 ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][28]                                                                                                                    ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                 ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][29]                                                                                                                    ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                 ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][30]                                                                                                                    ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                 ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][31]                                                                                                                    ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                 ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][32]                                                                                                                    ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                 ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][33]                                                                                                                    ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                 ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][8]                                                                                                                     ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                 ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][9]                                                                                                                     ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                 ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][11]                                                                                                                     ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][12]                                                                                                                     ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][13]                                                                                                                     ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][14]                                                                                                                     ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][15]                                                                                                                     ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][16]                                                                                                                     ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][17]                                                                                                                     ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][18]                                                                                                                     ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][19]                                                                                                                     ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][20]                                                                                                                     ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][21]                                                                                                                     ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][22]                                                                                                                     ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][23]                                                                                                                     ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][24]                                                                                                                     ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][25]                                                                                                                     ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][26]                                                                                                                     ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][27]                                                                                                                     ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][28]                                                                                                                     ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][29]                                                                                                                     ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][30]                                                                                                                     ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][31]                                                                                                                     ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][32]                                                                                                                     ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][33]                                                                                                                     ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][4]                                                                                                                      ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][5]                                                                                                                      ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][6]                                                                                                                      ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][7]                                                                                                                      ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][8]                                                                                                                      ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][9]                                                                                                                      ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fut_0_slave_agent_rdata_fifo|mem[0][33]                                                                                                               ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fut_0_slave_agent_rdata_fifo|mem[0][32]                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][69]                                                                                                         ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][66]                                                                                                      ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][33]                                                                                                       ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][32]                                                                                                    ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|response_status_reg[1]                                                                                    ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|response_status_reg[0]                                                                                 ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|index[3]                                                                                                                                                                                                    ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|count_writes[3]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|index[2]                                                                                                                                                                                                    ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|count_writes[2]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|index[1]                                                                                                                                                                                                    ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|count_writes[1]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|index[0]                                                                                                                                                                                                    ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|count_writes[0]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|index[10]                                                                                                                                                                                                   ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|count_writes[10]                                                                                                                                                                                         ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|index[9]                                                                                                                                                                                                    ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|count_writes[9]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|index[8]                                                                                                                                                                                                    ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|count_writes[8]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|index[7]                                                                                                                                                                                                    ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|count_writes[7]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|index[6]                                                                                                                                                                                                    ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|count_writes[6]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|index[5]                                                                                                                                                                                                    ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|count_writes[5]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|index[4]                                                                                                                                                                                                    ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|count_writes[4]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                            ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]                 ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                            ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                 ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[8]                       ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[7]                       ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[6]                       ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[5]                       ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]                       ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                       ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                       ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                             ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]                  ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                             ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                  ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[29]              ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29]   ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[28]              ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28]   ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[27]              ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27]   ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[26]              ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26]   ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[25]              ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25]   ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[24]              ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24]   ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[23]              ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23]   ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[22]              ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22]   ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[21]              ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21]   ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[20]              ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]   ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[19]              ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19]   ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[18]              ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18]   ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[17]              ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17]   ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[16]              ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16]   ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[15]              ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15]   ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[14]              ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14]   ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[13]              ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13]   ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[12]              ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12]   ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[11]              ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]   ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[10]              ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]   ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[9]               ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]    ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[8]               ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]    ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[7]               ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]    ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[6]               ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]    ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[5]               ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]    ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]               ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]    ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]               ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]    ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]               ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]    ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][75]                                                                                                       ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][74]                                                                                                    ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][75]                                                                                                       ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][74]                                                                                                    ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][75]                                                                                                       ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][74]                                                                                                    ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][75]                                                                                                       ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][74]                                                                                                    ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][75]                                                                                                       ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][74]                                                                                                    ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][75]                                                                                                       ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][74]                                                                                                    ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][75]                                                                                                       ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][74]                                                                                                    ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][75]                                                                                                       ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][74]                                                                                                    ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][75]                                                                                                       ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][74]                                                                                                    ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][75]                                                                                                       ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][74]                                                                                                    ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][75]                                                                                                      ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][74]                                                                                                   ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][75]                                                                                                      ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][74]                                                                                                   ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][75]                                                                                                      ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][74]                                                                                                   ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][75]                                                                                                      ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][74]                                                                                                   ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]            ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]         ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]            ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]         ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]                  ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]               ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]                  ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]               ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]                 ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]              ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]                 ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]              ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]    ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1] ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                        ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                     ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fut_0_slave_agent_rsp_fifo|mem[1][63]                                                                                                                 ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fut_0_slave_agent_rsp_fifo|mem[1][64]                                                                                                              ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][63]                                                                                                                       ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][64]                                                                                                                    ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fut_0_slave_agent_rdata_fifo|mem[1][33]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fut_0_slave_agent_rsp_fifo|mem[1][87]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][33]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][87]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][33]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][87]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[1]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][33]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][97]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_address_field[0]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_cmpr_read                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..10]                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0..31]                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][75]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fut_0_slave_agent_rdata_fifo|mem[0][32]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fut_0_slave_agent_rsp_fifo|mem[0][86]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][59]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][86]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][32]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][97]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[0..15]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_address_field[2..31]                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_last_field[34]                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0..31]                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][74]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][74]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][74]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][74]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][74]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][74]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][74]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][74]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][74]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][74]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][74]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][74]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][74]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][74]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fut_0_slave_agent_rsp_fifo|mem[1][64]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][64]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][64]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][63]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|response_status_reg[0]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][73]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_use_reg                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_endofpacket                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_address_field[1]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][68]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fut_0_slave_agent_rsp_fifo|mem[0][64]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fut_0_slave_agent_rsp_fifo|mem[0][63]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][64]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][63]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][64]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][63]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][73]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][72]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[0..15]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|byteen_reg[0..3]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][68]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][68]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][68]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][68]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][68]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][68]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][68]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][68]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][68]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][68]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][68]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][68]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][68]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][68]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][77]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][77]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][77]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][77]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][77]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][77]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][77]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][77]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][77]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][77]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][77]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][77]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][77]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][77]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][78]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][78]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][78]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][78]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][78]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][78]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][78]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][78]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][78]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][78]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][78]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][78]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][78]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][78]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][79]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][79]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][79]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][79]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][79]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][79]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][79]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][79]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][79]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][79]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][79]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][79]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][79]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][79]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][80]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][80]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][80]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][80]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][80]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][80]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][80]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][80]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][80]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][80]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][80]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][80]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][80]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][80]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][81]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][81]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][81]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][81]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][81]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][81]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][81]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][81]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][81]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][81]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][81]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][81]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][81]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][81]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][82]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][82]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][82]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][82]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][82]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][82]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][82]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][82]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][82]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][82]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][82]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][82]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][82]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][82]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][83]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][83]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][83]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][83]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][83]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][83]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][83]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][83]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][83]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][83]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][83]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][83]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][83]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][83]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][76]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][76]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][76]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][76]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][76]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][76]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][76]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][76]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][76]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][76]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][76]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][76]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][76]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][76]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2..10]                                    ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                   ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:fut_0_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][83]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][82]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][81]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][79]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][78]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][77]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][80]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][76]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[14]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg[0,1]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[13]                                                                                                     ; Stuck at GND due to stuck port sload                                                                                                                                                                                                                              ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[0]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[6..12]                                                                                                  ; Stuck at GND due to stuck port sload                                                                                                                                                                                                                              ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][109]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][109]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][109]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][109]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][109]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][109]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][109]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][109]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][109]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][109]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][109]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][109]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][109]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][109]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][109]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[1..5]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[0][1]                                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[0][2]                                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[0][3]                                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[0][4]                                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[0][5]                                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[0][6]                                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[0][7]                                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[0][8]                                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[0][9]                                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[0][10]                                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[0][11]                                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[0][12]                                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[0][13]                                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[0][14]                                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[0][15]                                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[0][16]                                                                                                                                                                                            ; Stuck at VCC due to stuck port clock_enable                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[0][17]                                                                                                                                                                                            ; Stuck at VCC due to stuck port clock_enable                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[0][18]                                                                                                                                                                                            ; Stuck at VCC due to stuck port clock_enable                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[0][19]                                                                                                                                                                                            ; Stuck at VCC due to stuck port clock_enable                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[0][20]                                                                                                                                                                                            ; Stuck at VCC due to stuck port clock_enable                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[0][21]                                                                                                                                                                                            ; Stuck at VCC due to stuck port clock_enable                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[0][22]                                                                                                                                                                                            ; Stuck at VCC due to stuck port clock_enable                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[0][23]                                                                                                                                                                                            ; Stuck at VCC due to stuck port clock_enable                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[0][24]                                                                                                                                                                                            ; Stuck at VCC due to stuck port clock_enable                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[0][25]                                                                                                                                                                                            ; Stuck at VCC due to stuck port clock_enable                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[0][26]                                                                                                                                                                                            ; Stuck at VCC due to stuck port clock_enable                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[0][27]                                                                                                                                                                                            ; Stuck at VCC due to stuck port clock_enable                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[0][28]                                                                                                                                                                                            ; Stuck at VCC due to stuck port clock_enable                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[0][29]                                                                                                                                                                                            ; Stuck at VCC due to stuck port clock_enable                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[0][30]                                                                                                                                                                                            ; Stuck at VCC due to stuck port clock_enable                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[0][31]                                                                                                                                                                                            ; Stuck at VCC due to stuck port clock_enable                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|cycloneV_soc_mm_interconnect_1_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0,1]  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_cmd_mux:cmd_mux_002|share_count[0]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_cmd_mux:cmd_mux_001|share_count[0]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_cmd_mux:cmd_mux|share_count[0]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|cycloneV_soc_mm_interconnect_1_cmd_mux:cmd_mux|share_count[0]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[1][0]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[0][0]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[1][10]                                                                                                                                                                                            ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[0][10]                                                                                                                                                                                         ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[1][11]                                                                                                                                                                                            ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[0][11]                                                                                                                                                                                         ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[1][12]                                                                                                                                                                                            ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[0][12]                                                                                                                                                                                         ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[1][13]                                                                                                                                                                                            ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[0][13]                                                                                                                                                                                         ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[1][14]                                                                                                                                                                                            ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[0][14]                                                                                                                                                                                         ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[1][15]                                                                                                                                                                                            ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[0][15]                                                                                                                                                                                         ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[1][1]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[0][1]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[1][2]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[0][2]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[1][3]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[0][3]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[1][4]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[0][4]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[1][5]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[0][5]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[1][6]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[0][6]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[1][7]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[0][7]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[1][8]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[0][8]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[1][9]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[0][9]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[2][0]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[1][0]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[2][10]                                                                                                                                                                                            ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[1][10]                                                                                                                                                                                         ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[2][11]                                                                                                                                                                                            ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[1][11]                                                                                                                                                                                         ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[2][12]                                                                                                                                                                                            ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[1][12]                                                                                                                                                                                         ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[2][13]                                                                                                                                                                                            ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[1][13]                                                                                                                                                                                         ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[2][14]                                                                                                                                                                                            ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[1][14]                                                                                                                                                                                         ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[2][15]                                                                                                                                                                                            ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[1][15]                                                                                                                                                                                         ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[2][1]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[1][1]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[2][2]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[1][2]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[2][3]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[1][3]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[2][4]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[1][4]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[2][5]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[1][5]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[2][6]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[1][6]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[2][7]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[1][7]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[2][8]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[1][8]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[2][9]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[1][9]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[3][0]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[2][0]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[3][10]                                                                                                                                                                                            ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[2][10]                                                                                                                                                                                         ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[3][11]                                                                                                                                                                                            ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[2][11]                                                                                                                                                                                         ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[3][12]                                                                                                                                                                                            ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[2][12]                                                                                                                                                                                         ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[3][13]                                                                                                                                                                                            ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[2][13]                                                                                                                                                                                         ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[3][14]                                                                                                                                                                                            ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[2][14]                                                                                                                                                                                         ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[3][15]                                                                                                                                                                                            ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[2][15]                                                                                                                                                                                         ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[3][1]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[2][1]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[3][2]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[2][2]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[3][3]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[2][3]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[3][4]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[2][4]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[3][5]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[2][5]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[3][6]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[2][6]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[3][7]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[2][7]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[3][8]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[2][8]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[3][9]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[2][9]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[4][0]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[3][0]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[4][10]                                                                                                                                                                                            ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[3][10]                                                                                                                                                                                         ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[4][11]                                                                                                                                                                                            ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[3][11]                                                                                                                                                                                         ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[4][12]                                                                                                                                                                                            ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[3][12]                                                                                                                                                                                         ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[4][13]                                                                                                                                                                                            ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[3][13]                                                                                                                                                                                         ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[4][14]                                                                                                                                                                                            ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[3][14]                                                                                                                                                                                         ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[4][15]                                                                                                                                                                                            ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[3][15]                                                                                                                                                                                         ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[4][1]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[3][1]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[4][2]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[3][2]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[4][3]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[3][3]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[4][4]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[3][4]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[4][5]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[3][5]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[4][6]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[3][6]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[4][7]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[3][7]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[4][8]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[3][8]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[4][9]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[3][9]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[5][0]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[4][0]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[5][10]                                                                                                                                                                                            ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[4][10]                                                                                                                                                                                         ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[5][11]                                                                                                                                                                                            ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[4][11]                                                                                                                                                                                         ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[5][12]                                                                                                                                                                                            ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[4][12]                                                                                                                                                                                         ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[5][13]                                                                                                                                                                                            ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[4][13]                                                                                                                                                                                         ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[5][14]                                                                                                                                                                                            ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[4][14]                                                                                                                                                                                         ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[5][15]                                                                                                                                                                                            ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[4][15]                                                                                                                                                                                         ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[5][1]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[4][1]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[5][2]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[4][2]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[5][3]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[4][3]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[5][4]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[4][4]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[5][5]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[4][5]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[5][6]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[4][6]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[5][7]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[4][7]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[5][8]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[4][8]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[5][9]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[4][9]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[6][0]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[5][0]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[6][10]                                                                                                                                                                                            ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[5][10]                                                                                                                                                                                         ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[6][11]                                                                                                                                                                                            ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[5][11]                                                                                                                                                                                         ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[6][12]                                                                                                                                                                                            ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[5][12]                                                                                                                                                                                         ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[6][13]                                                                                                                                                                                            ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[5][13]                                                                                                                                                                                         ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[6][14]                                                                                                                                                                                            ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[5][14]                                                                                                                                                                                         ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[6][15]                                                                                                                                                                                            ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[5][15]                                                                                                                                                                                         ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[6][1]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[5][1]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[6][2]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[5][2]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[6][3]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[5][3]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[6][4]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[5][4]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[6][5]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[5][5]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[6][6]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[5][6]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[6][7]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[5][7]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[6][8]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[5][8]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[6][9]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[5][9]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[7][0]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[6][0]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[7][10]                                                                                                                                                                                            ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[6][10]                                                                                                                                                                                         ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[7][11]                                                                                                                                                                                            ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[6][11]                                                                                                                                                                                         ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[7][12]                                                                                                                                                                                            ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[6][12]                                                                                                                                                                                         ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[7][13]                                                                                                                                                                                            ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[6][13]                                                                                                                                                                                         ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[7][14]                                                                                                                                                                                            ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[6][14]                                                                                                                                                                                         ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[7][15]                                                                                                                                                                                            ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[6][15]                                                                                                                                                                                         ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[7][1]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[6][1]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[7][2]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[6][2]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[7][3]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[6][3]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[7][4]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[6][4]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[7][5]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[6][5]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[7][6]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[6][6]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[7][7]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[6][7]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[7][8]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[6][8]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[7][9]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[6][9]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[8][0]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[7][0]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[8][10]                                                                                                                                                                                            ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[7][10]                                                                                                                                                                                         ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[8][11]                                                                                                                                                                                            ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[7][11]                                                                                                                                                                                         ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[8][12]                                                                                                                                                                                            ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[7][12]                                                                                                                                                                                         ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[8][13]                                                                                                                                                                                            ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[7][13]                                                                                                                                                                                         ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[8][14]                                                                                                                                                                                            ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[7][14]                                                                                                                                                                                         ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[8][15]                                                                                                                                                                                            ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[7][15]                                                                                                                                                                                         ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[8][1]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[7][1]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[8][2]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[7][2]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[8][3]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[7][3]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[8][4]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[7][4]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[8][5]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[7][5]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[8][6]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[7][6]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[8][7]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[7][7]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[8][8]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[7][8]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[8][9]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[7][9]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[9][0]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[8][0]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[9][10]                                                                                                                                                                                            ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[8][10]                                                                                                                                                                                         ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[9][11]                                                                                                                                                                                            ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[8][11]                                                                                                                                                                                         ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[9][12]                                                                                                                                                                                            ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[8][12]                                                                                                                                                                                         ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[9][13]                                                                                                                                                                                            ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[8][13]                                                                                                                                                                                         ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[9][14]                                                                                                                                                                                            ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[8][14]                                                                                                                                                                                         ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[9][15]                                                                                                                                                                                            ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[8][15]                                                                                                                                                                                         ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[9][1]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[8][1]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[9][2]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[8][2]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[9][3]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[8][3]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[9][4]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[8][4]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[9][5]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[8][5]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[9][6]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[8][6]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[9][7]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[8][7]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[9][8]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[8][8]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[9][9]                                                                                                                                                                                             ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[8][9]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[10][0]                                                                                                                                                                                            ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[9][0]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[10][10]                                                                                                                                                                                           ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[9][10]                                                                                                                                                                                         ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[10][11]                                                                                                                                                                                           ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[9][11]                                                                                                                                                                                         ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[10][12]                                                                                                                                                                                           ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[9][12]                                                                                                                                                                                         ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[10][13]                                                                                                                                                                                           ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[9][13]                                                                                                                                                                                         ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[10][14]                                                                                                                                                                                           ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[9][14]                                                                                                                                                                                         ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[10][15]                                                                                                                                                                                           ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[9][15]                                                                                                                                                                                         ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[10][1]                                                                                                                                                                                            ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[9][1]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[10][2]                                                                                                                                                                                            ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[9][2]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[10][3]                                                                                                                                                                                            ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[9][3]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[10][4]                                                                                                                                                                                            ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[9][4]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[10][5]                                                                                                                                                                                            ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[9][5]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[10][6]                                                                                                                                                                                            ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[9][6]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[10][7]                                                                                                                                                                                            ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[9][7]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[10][8]                                                                                                                                                                                            ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[9][8]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[10][9]                                                                                                                                                                                            ; Merged with cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[9][9]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4..20]                ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..6]              ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4..20]                 ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..6]               ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17..20]                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29]                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28]                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27]                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][63]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][62]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][61]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][60]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][59]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][58]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][57]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][56]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][55]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][53]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][52]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][51]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][50]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][49]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][48]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][47]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][46]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                        ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][45]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                        ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][44]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                        ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][43]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                        ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][42]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                        ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][41]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                        ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][40]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                        ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][39]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9..20]           ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]                        ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6..20]                    ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                        ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]                        ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                        ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]                        ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]                         ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6..20]                     ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                         ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]                         ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                         ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]                         ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16..29]                                          ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[16..29]                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16..29]      ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][65]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][64]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][63]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][62]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][61]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][60]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][59]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][58]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][57]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][56]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][55]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][54]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][53]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][52]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][51]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][50]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][49]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][48]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][47]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][46]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][45]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][44]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][43]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][42]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][41]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][84]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][40]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][83]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][39]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9..20]               ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][84]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][83]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16..29]  ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[3..7]       ; Lost fanout                                                                                                                                                                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sw_s1_translator|waitrequest_reset_override                                                                                                  ; Merged with cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                      ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][114]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][114]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90]               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..7] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][90]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][90]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; Total Number of Removed Registers = 1348                                                                                                                                                                                                                 ;                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                       ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_address_field[0]                                                                            ; Stuck at GND                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                       ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                       ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                       ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[31],                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[30],                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[29],                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[28],                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[27],                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[26],                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[25],                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[24],                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[23],                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[22],                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[21],                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[20],                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[19],                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[18],                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[17],                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[16],                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[15],                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[14],                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[13],                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[12],                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[11],                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[10],                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[9],                       ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[8],                       ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[7],                       ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[6],                       ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[5],                       ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[4],                       ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[3],                       ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2],                       ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1],                       ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0],                       ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0],                     ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[31],                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[30],                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29],                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28],                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27],                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26],                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                     ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                     ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                     ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                     ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                     ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                     ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                     ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                     ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1],                     ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                     ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[15],                                                                                         ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[14],                                                                                         ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[13],                                                                                         ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[12],                                                                                         ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[11],                                                                                         ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[10],                                                                                         ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[9],                                                                                          ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[8],                                                                                          ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[7],                                                                                          ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[6],                                                                                          ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[5],                                                                                          ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[4],                                                                                          ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[3],                                                                                          ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[2],                                                                                          ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[1],                                                                                          ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[0],                                                                                          ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|byteen_reg[3],                                                                                        ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|byteen_reg[2],                                                                                        ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|byteen_reg[1],                                                                                        ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|byteen_reg[0],                                                                                        ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][77],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][77],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][77],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][77],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][77],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][77],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][77],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][77],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][77],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][77],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][77],                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][77],                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][77],                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][77],                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][78],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][78],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][78],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][78],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][78],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][78],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][78],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][78],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][78],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][78],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][78],                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][78],                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][78],                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][78],                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][79],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][79],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][79],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][79],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][79],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][79],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][79],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][79],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][79],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][79],                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][79],                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][79],                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][79],                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][80],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][80],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][80],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][80],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][80],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][80],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][80],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][80],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][80],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][80],                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][80],                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][80],                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][80],                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][76],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][76],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][76],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][76],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][76],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][76],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][76],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][76],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][76],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][76],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][76],                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][76],                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][76],                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][76],                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                     ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                     ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                     ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][79],                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][78],                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][77],                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][80],                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][76],                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][109],                                                                                                  ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][109],                                                                                                  ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][109],                                                                                                  ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][109],                                                                                                  ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][109],                                                                                                  ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][109],                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][109],                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][109],                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][109],                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][109],                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][109],                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][109],                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][109],                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][109]                                                                                                    ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_use_reg                                                                                           ; Stuck at GND                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                         ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                         ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                         ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                         ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                     ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[31],                                                                                  ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[29],                                                                                  ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[28],                                                                                  ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[27],                                                                                  ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[26],                                                                                  ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[25],                                                                                  ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[24],                                                                                  ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[23],                                                                                  ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[22],                                                                                  ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[21],                                                                                  ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[20],                                                                                  ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[19],                                                                                  ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[18],                                                                                  ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[17],                                                                                  ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[16],                                                                                  ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[15],                                                                                  ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[14],                                                                                  ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[13],                                                                                  ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[12],                                                                                  ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[11],                                                                                  ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[10],                                                                                  ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_byte_cnt_field[7],                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_byte_cnt_field[4],                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_byte_cnt_field[3],                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_byte_cnt_field[1],                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0],                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_last_field[74],                                                                                  ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_last_field[73],                                                                                  ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_last_field[72],                                                                                  ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_last_field[71],                                                                                  ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_last_field[70],                                                                                  ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_last_field[69],                                                                                  ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_last_field[68],                                                                                  ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_last_field[67],                                                                                  ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_last_field[66],                                                                                  ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_last_field[65],                                                                                  ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_last_field[64],                                                                                  ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_last_field[63],                                                                                  ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_channel[1],                                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_response_status_field[1],                                                                        ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_response_status_field[0],                                                                        ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][32],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][97],                                                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|response_status_reg[0],                                                                                 ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][73],                                                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][72],                                                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                       ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                       ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90],            ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5], ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6], ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[7], ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4], ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][90],                                                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][90]                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                ; Stuck at GND                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9],                       ;
;                                                                                                                                                                                                                                                     ; due to stuck port clock_enable ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],                       ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                       ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                       ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_use_reg,                                                                                           ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][81],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][81],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][81],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][81],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][81],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][81],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][81],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][81],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][81],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][81],                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][81],                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][81],                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][81],                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][82],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][82],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][82],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][82],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][82],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][82],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][82],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][82],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][82],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][82],                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][82],                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][82],                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][82],                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][82],                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][81],                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[13],                                                                                                  ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[0],                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[12],                                                                                                  ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[11],                                                                                                  ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[10],                                                                                                  ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[9],                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[8],                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[7],                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[6]                                                                                                    ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]              ; Lost Fanouts                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],                ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],                ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],                ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],                ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],                ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],                ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],                ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],                ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],                ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],                ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],                 ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],                 ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],                 ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],                 ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],                 ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],                 ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],              ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],              ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],              ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],                     ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],                     ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],                     ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],                     ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],                     ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],                     ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],                     ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4],                     ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]                      ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]               ; Lost Fanouts                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],                 ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],                 ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],                 ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],                 ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],                 ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],                 ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],                 ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],                 ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],                 ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],                 ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],                  ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],                  ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],                  ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],                  ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],                  ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],                  ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],               ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],               ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],               ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],                     ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],                     ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],                     ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],                     ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],                     ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],                     ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],                     ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],                     ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],                     ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],                     ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],                     ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:fut_0_slave_translator|av_chipselect_pre                                                                                                ; Stuck at GND                   ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[0][1],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[0][2],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[0][3],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[0][4],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[0][5],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[0][6],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[0][7],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[0][8],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[0][9],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[0][10],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[0][11],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[0][12],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[0][13],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[0][14],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[0][15],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[0][16],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[0][17],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[0][18],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[0][19],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[0][20],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[0][21],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[0][22],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[0][23],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[0][24],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[0][25],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[0][26],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[0][27],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[0][28],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[0][29],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[0][30],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|registers[0][31]                                                                                                                                                                                          ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][75]                                                                                                 ; Stuck at GND                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][74],                                                                                                   ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][74],                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][74],                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][74],                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][74],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][74],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][74],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][74],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][74],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][74],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][74],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][74],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][74],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][74],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][83],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][83],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][83],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][83],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][83],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][83],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][83],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][83],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][83],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][83],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][83],                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][83],                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][83],                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][83],                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][83]                                                                                                    ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]         ; Lost Fanouts                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],           ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],           ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],           ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],           ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],           ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],           ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],           ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],           ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],           ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],           ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],            ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],               ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],               ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],               ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],               ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],               ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],               ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],               ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],               ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],               ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],               ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],               ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9]                 ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][94]                                                                                                  ; Lost Fanouts                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][94],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][94],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][94],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][94],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][94],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][94],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][94],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][94],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][94],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][94],                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][94],                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][94],                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][94],                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_last_field[58],                                                                                ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][94],                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][109],                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[1],                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[2],                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[3],                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[4],                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[5]                                                                                                    ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_cmpr_read                                                                                   ; Stuck at GND                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[10],                      ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[15],                                                                                ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[14],                                                                                ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[13],                                                                                ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[12],                                                                                ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[11],                                                                                ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[10],                                                                                ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[9],                                                                                 ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[8],                                                                                 ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[7],                                                                                 ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[6],                                                                                 ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[5],                                                                                 ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[4],                                                                                 ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[3],                                                                                 ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[2],                                                                                 ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[1],                                                                                 ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[0],                                                                                 ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_last_field[34],                                                                                ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[14]                                                                                                   ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][70]                                                                                                  ; Lost Fanouts                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][70],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][70],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][70],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][70],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][70],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][70],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][70],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][70],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][70],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][70],                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][70],                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][70],                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][70],                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][70]                                                                                                    ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[29]                                         ; Lost Fanouts                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[28],                                           ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[27],                                           ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[26],                                           ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[25],                                           ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[24],                                           ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[23],                                           ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[22],                                           ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[21],                                           ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20],                                           ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19],                                           ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18],                                           ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17],                                           ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16]                                            ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_cmd_mux:cmd_mux_001|locked[0]                                                                                                           ; Stuck at GND                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_channel[1],                                                                                         ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_cmd_mux:cmd_mux_001|saved_grant[0],                                                                                                        ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59],                          ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1],                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1],               ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][59],                                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20],                                        ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19],                                        ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18],                                        ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17],                                        ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][68]                                                                                                 ; Stuck at GND                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][68],                                                                                                   ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][68],                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][68],                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][68],                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][68],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][68],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][68],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][68],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][68],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][68],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][68],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][68],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][68]                                                                                                     ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg              ; Stuck at GND                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][64],                                                                                                                   ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][63],                                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][64],                                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][63],                                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                     ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29]                                  ; Lost Fanouts                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65],                                                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][87],                                                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][65],                                                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][87],                                                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29],   ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[7]        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                   ; Lost Fanouts                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][39],                                                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][83],                                                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][39],                                                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][83],                                                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[3]        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                  ; Stuck at GND                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],                         ;
;                                                                                                                                                                                                                                                     ; due to stuck port clock_enable ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                         ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                         ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                         ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                          ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg               ; Stuck at GND                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][64],                                                                                                                    ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][64],                                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][63],                                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                     ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                      ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg         ; Stuck at GND                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fut_0_slave_agent_rsp_fifo|mem[1][64],                                                                                                              ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fut_0_slave_agent_rsp_fifo|mem[0][64],                                                                                                              ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fut_0_slave_agent_rsp_fifo|mem[0][63],                                                                                                              ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:fut_0_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                               ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:fut_0_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                   ; Lost Fanouts                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][42],                                                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][86],                                                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][42],                                                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86],                                                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[6]        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                   ; Lost Fanouts                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][40],                                                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][84],                                                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][40],                                                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][84],                                                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[4]        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                   ; Lost Fanouts                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][41],                                                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][85],                                                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][41],                                                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][85],                                                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[5]        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                  ; Lost Fanouts                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][52],                                                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][52],                                                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16]    ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                  ; Lost Fanouts                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][61],                                                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][61],                                                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25]    ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                  ; Lost Fanouts                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][60],                                                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][60],                                                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24]    ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                  ; Lost Fanouts                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][59],                                                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][59],                                                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23]    ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                  ; Lost Fanouts                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][58],                                                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][58],                                                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22]    ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                  ; Lost Fanouts                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][57],                                                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][57],                                                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21]    ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                  ; Lost Fanouts                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][56],                                                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][56],                                                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]    ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                  ; Lost Fanouts                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][55],                                                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][55],                                                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19]    ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                  ; Lost Fanouts                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][54],                                                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][54],                                                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18]    ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                  ; Lost Fanouts                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][53],                                                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][53],                                                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17]    ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                  ; Lost Fanouts                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][62],                                                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][62],                                                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26]    ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27]                                  ; Lost Fanouts                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][63],                                                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][63],                                                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27]    ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28]                                  ; Lost Fanouts                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64],                                                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][64],                                                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28]    ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[7]      ; Stuck at GND                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1], ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0], ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]  ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg ; Stuck at GND                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][73],                                                                                                      ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[31]                                                                                                   ; Stuck at GND                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id[1],                                                                                         ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[1]                                                                                              ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58]                        ; Stuck at GND                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][114],                                                                                                                   ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][114]                                                                                                                    ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                  ; Lost Fanouts                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][51],                                                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][51]                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                  ; Lost Fanouts                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][50],                                                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][50]                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                  ; Lost Fanouts                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][49],                                                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][49]                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                  ; Lost Fanouts                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][48],                                                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][48]                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                  ; Lost Fanouts                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][47],                                                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][47]                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                  ; Lost Fanouts                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][46],                                                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][46]                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                   ; Lost Fanouts                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][45],                                                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][45]                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                   ; Lost Fanouts                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][44],                                                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][44]                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                   ; Lost Fanouts                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][43],                                                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][43]                                                                                                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_sw:sw|readdata[10]                                                                                                                                                                                         ; Stuck at GND                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[10],                                                                                                      ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                   ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_sw:sw|readdata[24]                                                                                                                                                                                         ; Stuck at GND                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[24]                                                                                                       ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_sw:sw|readdata[14]                                                                                                                                                                                         ; Stuck at GND                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[14]                                                                                                       ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_sw:sw|readdata[15]                                                                                                                                                                                         ; Stuck at GND                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[15]                                                                                                       ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_sw:sw|readdata[16]                                                                                                                                                                                         ; Stuck at GND                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[16]                                                                                                       ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_sw:sw|readdata[17]                                                                                                                                                                                         ; Stuck at GND                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[17]                                                                                                       ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_sw:sw|readdata[18]                                                                                                                                                                                         ; Stuck at GND                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[18]                                                                                                       ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_sw:sw|readdata[19]                                                                                                                                                                                         ; Stuck at GND                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[19]                                                                                                       ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_sw:sw|readdata[20]                                                                                                                                                                                         ; Stuck at GND                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[20]                                                                                                       ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_sw:sw|readdata[21]                                                                                                                                                                                         ; Stuck at GND                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[21]                                                                                                       ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_sw:sw|readdata[22]                                                                                                                                                                                         ; Stuck at GND                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[22]                                                                                                       ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_sw:sw|readdata[23]                                                                                                                                                                                         ; Stuck at GND                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[23]                                                                                                       ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_sw:sw|readdata[13]                                                                                                                                                                                         ; Stuck at GND                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[13]                                                                                                       ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_sw:sw|readdata[25]                                                                                                                                                                                         ; Stuck at GND                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[25]                                                                                                       ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_sw:sw|readdata[26]                                                                                                                                                                                         ; Stuck at GND                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[26]                                                                                                       ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_sw:sw|readdata[27]                                                                                                                                                                                         ; Stuck at GND                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[27]                                                                                                       ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_sw:sw|readdata[28]                                                                                                                                                                                         ; Stuck at GND                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[28]                                                                                                       ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_sw:sw|readdata[29]                                                                                                                                                                                         ; Stuck at GND                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[29]                                                                                                       ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_sw:sw|readdata[30]                                                                                                                                                                                         ; Stuck at GND                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[30]                                                                                                       ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_sw:sw|readdata[31]                                                                                                                                                                                         ; Stuck at GND                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[31]                                                                                                       ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97]          ; Stuck at GND                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][97]                                                                                                       ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[87]                       ; Stuck at GND                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][87]                                                                                                                    ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86]                       ; Stuck at GND                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][86]                                                                                                                    ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                   ; Stuck at VCC                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_cmd_mux:cmd_mux|share_count[0]                                                                                                             ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]                   ; Stuck at GND                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]               ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]              ; Stuck at GND                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]          ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fut_0_slave_agent_rdata_fifo|mem[1][33]                                                                                                          ; Stuck at GND                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fut_0_slave_agent_rdata_fifo|mem[0][32]                                                                                                             ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_cmd_mux:cmd_mux_001|locked[1]                                                                                                           ; Stuck at GND                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                       ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_sw:sw|readdata[4]                                                                                                                                                                                          ; Stuck at GND                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[4]                                                                                                        ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[87]                        ; Stuck at GND                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][87]                                                                                                                     ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_sw:sw|readdata[5]                                                                                                                                                                                          ; Stuck at GND                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[5]                                                                                                        ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[10]                                                                                                   ; Stuck at GND                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                               ; Stuck at VCC                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_cmd_mux:cmd_mux_002|share_count[0]                                                                                                         ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                               ; Stuck at VCC                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_cmd_mux:cmd_mux_001|share_count[0]                                                                                                         ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]                    ; Stuck at GND                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|cycloneV_soc_mm_interconnect_1_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                   ; Stuck at VCC                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|cycloneV_soc_mm_interconnect_1_cmd_mux:cmd_mux|share_count[0]                                                                                                             ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86]                  ; Stuck at GND                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fut_0_slave_agent_rsp_fifo|mem[0][86]                                                                                                               ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[87]                  ; Stuck at GND                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fut_0_slave_agent_rsp_fifo|mem[1][87]                                                                                                               ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_sw:sw|readdata[6]                                                                                                                                                                                          ; Stuck at GND                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[6]                                                                                                        ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_sw:sw|readdata[7]                                                                                                                                                                                          ; Stuck at GND                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[7]                                                                                                        ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_sw:sw|readdata[8]                                                                                                                                                                                          ; Stuck at GND                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[8]                                                                                                        ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_sw:sw|readdata[9]                                                                                                                                                                                          ; Stuck at GND                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[9]                                                                                                        ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_sw:sw|readdata[11]                                                                                                                                                                                         ; Stuck at GND                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[11]                                                                                                       ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_sw:sw|readdata[12]                                                                                                                                                                                         ; Stuck at GND                   ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[12]                                                                                                       ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5407  ;
; Number of registers using Synchronous Clear  ; 206   ;
; Number of registers using Synchronous Load   ; 396   ;
; Number of registers using Asynchronous Clear ; 2937  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2392  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[0][0]                                                                                                                                                                                                                                                                    ; 3       ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[0][10]                                                                                                                                                                                                                                                                   ; 3       ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[0][11]                                                                                                                                                                                                                                                                   ; 3       ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[0][12]                                                                                                                                                                                                                                                                   ; 3       ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[0][13]                                                                                                                                                                                                                                                                   ; 3       ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[0][14]                                                                                                                                                                                                                                                                   ; 3       ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[0][15]                                                                                                                                                                                                                                                                   ; 3       ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[0][1]                                                                                                                                                                                                                                                                    ; 3       ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[0][3]                                                                                                                                                                                                                                                                    ; 3       ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[0][6]                                                                                                                                                                                                                                                                    ; 3       ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[0][7]                                                                                                                                                                                                                                                                    ; 3       ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[0][8]                                                                                                                                                                                                                                                                    ; 3       ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[0][9]                                                                                                                                                                                                                                                                    ; 3       ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[1][0]                                                                                                                                                                                                                                                                    ; 3       ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[1][1]                                                                                                                                                                                                                                                                    ; 3       ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[1][2]                                                                                                                                                                                                                                                                    ; 3       ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[1][4]                                                                                                                                                                                                                                                                    ; 3       ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[1][5]                                                                                                                                                                                                                                                                    ; 3       ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[2][0]                                                                                                                                                                                                                                                                    ; 3       ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[2][1]                                                                                                                                                                                                                                                                    ; 3       ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[2][2]                                                                                                                                                                                                                                                                    ; 3       ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[2][4]                                                                                                                                                                                                                                                                    ; 3       ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[2][5]                                                                                                                                                                                                                                                                    ; 3       ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[3][0]                                                                                                                                                                                                                                                                    ; 3       ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[3][1]                                                                                                                                                                                                                                                                    ; 3       ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[3][2]                                                                                                                                                                                                                                                                    ; 3       ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[3][4]                                                                                                                                                                                                                                                                    ; 3       ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[3][5]                                                                                                                                                                                                                                                                    ; 3       ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[4][0]                                                                                                                                                                                                                                                                    ; 3       ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[4][2]                                                                                                                                                                                                                                                                    ; 3       ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[5][1]                                                                                                                                                                                                                                                                    ; 3       ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[5][2]                                                                                                                                                                                                                                                                    ; 3       ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[6][0]                                                                                                                                                                                                                                                                    ; 3       ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[6][1]                                                                                                                                                                                                                                                                    ; 3       ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[6][2]                                                                                                                                                                                                                                                                    ; 3       ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[7][3]                                                                                                                                                                                                                                                                    ; 3       ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[8][0]                                                                                                                                                                                                                                                                    ; 3       ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[8][3]                                                                                                                                                                                                                                                                    ; 3       ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[9][1]                                                                                                                                                                                                                                                                    ; 3       ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[9][3]                                                                                                                                                                                                                                                                    ; 3       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|sop_enable                                                                                                                                                                               ; 52      ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|s_address[27]                                                                                                                                                                                                                                                                      ; 2       ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|s_address[28]                                                                                                                                                                                                                                                                      ; 2       ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|s_address[29]                                                                                                                                                                                                                                                                      ; 2       ;
; cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                          ; 1       ;
; cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                       ; 56      ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                    ; 2       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                ; 2       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|cycloneV_soc_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                    ; 2       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|sop_enable                                                                                                                                                                                  ; 61      ;
; cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                       ; 1       ;
; cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                       ; 4       ;
; cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                          ; 2       ;
; cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                        ; 1       ;
; cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                       ; 1       ;
; cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                          ; 1       ;
; cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                        ; 1       ;
; cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                       ; 1       ;
; cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                           ; 1       ;
; cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                            ; 1       ;
; cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 71                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[1]                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                         ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:fut_0_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                            ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[6]                                                                                                        ;
; 3:1                ; 39 bits   ; 78 LEs        ; 0 LEs                ; 78 LEs                 ; Yes        ; |soc_top|cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|s_address[13]                                                                                                                                                                                                 ;
; 11:1               ; 32 bits   ; 224 LEs       ; 224 LEs              ; 0 LEs                  ; Yes        ; |soc_top|cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|slave_readdata[12]                                                                                                                                                                                            ;
; 10:1               ; 16 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |soc_top|cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|in_vec_tmp[0][1]                                                                                                                                                                          ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[13]                                             ;
; 4:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17]                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |soc_top|cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|s_address[29]                                                                                                                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fut_0_slave_agent_rsp_fifo|mem                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem                                                                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem                                                                                                                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem                                                                                                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|out_data[72]                                                                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|out_data[36]                                                                                                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|ShiftRight0                                                                                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Selector1                                                                                                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Selector10                                                                                                          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Selector5                                                                                                              ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Selector9                                                                                                              ;
; 10:1               ; 16 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |soc_top|cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|Mux33                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+---------------------------------------+-----------------------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value                 ; From ; To                                                                                                                       ;
+---------------------------------------+-----------------------+------+--------------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_hps_pll ; -    ; -                                                                                                                        ;
; IP_TOOL_VERSION                       ; 16.1                  ; -    ; -                                                                                                                        ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                   ; -    ; -                                                                                                                        ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF                   ; -    ; -                                                                                                                        ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF                   ; -    ; -                                                                                                                        ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                   ; -    ; -                                                                                                                        ;
+---------------------------------------+-----------------------+------+--------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+---------------------------------------+----------------------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value                            ; From ; To                                                                                                          ;
+---------------------------------------+----------------------------------+------+-------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_ddr3_hard_phy_core ; -    ; -                                                                                                           ;
; IP_TOOL_VERSION                       ; 16.1                             ; -    ; -                                                                                                           ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                              ; -    ; -                                                                                                           ;
+---------------------------------------+----------------------------------+------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                      ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                      ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                                                ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                                       ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                                       ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                                       ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                                       ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                                                          ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100   ; -    ; -                                                                                                                                                                           ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+---------------------------------------+-------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                                                        ;
+---------------------------------------+-------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_oct ; -    ; -                                                                                                                                         ;
; IP_TOOL_VERSION                       ; 16.1              ; -    ; -                                                                                                                                         ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                                                         ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                                                         ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                                                         ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                                                         ;
+---------------------------------------+-------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+---------------------------------------+-------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                                                        ;
+---------------------------------------+-------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_dll ; -    ; -                                                                                                                                         ;
; IP_TOOL_VERSION                       ; 16.1              ; -    ; -                                                                                                                                         ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                                                         ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                                                         ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                                                         ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                                                         ;
+---------------------------------------+-------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneV_soc:cycloneV_soc_2|cycloneV_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_vvn1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|cycloneV_soc_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                    ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|cycloneV_soc_mm_interconnect_0_cmd_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                    ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|cycloneV_soc_mm_interconnect_1_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                    ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|cycloneV_soc_mm_interconnect_1_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                        ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                     ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|cycloneV_soc_mm_interconnect_1_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                    ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                    ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                        ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                     ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                    ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                        ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                     ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                        ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                     ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Source assignments for cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller ;
+-------------------+-------+------+--------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                     ;
+-------------------+-------+------+--------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                 ;
+-------------------+-------+------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                            ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                        ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0 ;
+-------------------+-------+---------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                          ;
+-------------------+-------+---------------------------------------------------------------+
; nbits_addr        ; 16    ; Signed Integer                                                ;
; nbits_addr_master ; 32    ; Signed Integer                                                ;
; nbits_addr_slave  ; 7     ; Signed Integer                                                ;
; nbits_data_master ; 16    ; Signed Integer                                                ;
; nbits_data_slave  ; 32    ; Signed Integer                                                ;
+-------------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1 ;
+----------------------------+-------+--------------------------------------------------------------------------+
; Parameter Name             ; Value ; Type                                                                     ;
+----------------------------+-------+--------------------------------------------------------------------------+
; nbits                      ; 16    ; Signed Integer                                                           ;
; norder                     ; 11    ; Signed Integer                                                           ;
; ninputs                    ; 10    ; Signed Integer                                                           ;
; nbits_frac                 ; 5     ; Signed Integer                                                           ;
; nbits_internal_multipliers ; 64    ; Signed Integer                                                           ;
+----------------------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_INPUT_MULTIPLIERS:0:lpm_multX ;
+------------------------------------------------+-----------+----------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value     ; Type                                                                                         ;
+------------------------------------------------+-----------+----------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                                                                               ;
; LPM_WIDTHA                                     ; 16        ; Signed Integer                                                                               ;
; LPM_WIDTHB                                     ; 16        ; Signed Integer                                                                               ;
; LPM_WIDTHP                                     ; 64        ; Signed Integer                                                                               ;
; LPM_WIDTHR                                     ; 0         ; Untyped                                                                                      ;
; LPM_WIDTHS                                     ; 1         ; Signed Integer                                                                               ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped                                                                                      ;
; LPM_PIPELINE                                   ; 0         ; Signed Integer                                                                               ;
; LATENCY                                        ; 0         ; Untyped                                                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                                                                      ;
; USE_EAB                                        ; OFF       ; Untyped                                                                                      ;
; MAXIMIZE_SPEED                                 ; 5         ; Untyped                                                                                      ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                                                                                      ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                                                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES       ; Untyped                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                                                                      ;
; CBXI_PARAMETER                                 ; mult_c7t  ; Untyped                                                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                                                                      ;
+------------------------------------------------+-----------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_INPUT_MULTIPLIERS:1:lpm_multX ;
+------------------------------------------------+-----------+----------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value     ; Type                                                                                         ;
+------------------------------------------------+-----------+----------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                                                                               ;
; LPM_WIDTHA                                     ; 16        ; Signed Integer                                                                               ;
; LPM_WIDTHB                                     ; 16        ; Signed Integer                                                                               ;
; LPM_WIDTHP                                     ; 64        ; Signed Integer                                                                               ;
; LPM_WIDTHR                                     ; 0         ; Untyped                                                                                      ;
; LPM_WIDTHS                                     ; 1         ; Signed Integer                                                                               ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped                                                                                      ;
; LPM_PIPELINE                                   ; 0         ; Signed Integer                                                                               ;
; LATENCY                                        ; 0         ; Untyped                                                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                                                                      ;
; USE_EAB                                        ; OFF       ; Untyped                                                                                      ;
; MAXIMIZE_SPEED                                 ; 5         ; Untyped                                                                                      ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                                                                                      ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                                                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES       ; Untyped                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                                                                      ;
; CBXI_PARAMETER                                 ; mult_c7t  ; Untyped                                                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                                                                      ;
+------------------------------------------------+-----------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_INPUT_MULTIPLIERS:2:lpm_multX ;
+------------------------------------------------+-----------+----------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value     ; Type                                                                                         ;
+------------------------------------------------+-----------+----------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                                                                               ;
; LPM_WIDTHA                                     ; 16        ; Signed Integer                                                                               ;
; LPM_WIDTHB                                     ; 16        ; Signed Integer                                                                               ;
; LPM_WIDTHP                                     ; 64        ; Signed Integer                                                                               ;
; LPM_WIDTHR                                     ; 0         ; Untyped                                                                                      ;
; LPM_WIDTHS                                     ; 1         ; Signed Integer                                                                               ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped                                                                                      ;
; LPM_PIPELINE                                   ; 0         ; Signed Integer                                                                               ;
; LATENCY                                        ; 0         ; Untyped                                                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                                                                      ;
; USE_EAB                                        ; OFF       ; Untyped                                                                                      ;
; MAXIMIZE_SPEED                                 ; 5         ; Untyped                                                                                      ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                                                                                      ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                                                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES       ; Untyped                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                                                                      ;
; CBXI_PARAMETER                                 ; mult_c7t  ; Untyped                                                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                                                                      ;
+------------------------------------------------+-----------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_INPUT_MULTIPLIERS:3:lpm_multX ;
+------------------------------------------------+-----------+----------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value     ; Type                                                                                         ;
+------------------------------------------------+-----------+----------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                                                                               ;
; LPM_WIDTHA                                     ; 16        ; Signed Integer                                                                               ;
; LPM_WIDTHB                                     ; 16        ; Signed Integer                                                                               ;
; LPM_WIDTHP                                     ; 64        ; Signed Integer                                                                               ;
; LPM_WIDTHR                                     ; 0         ; Untyped                                                                                      ;
; LPM_WIDTHS                                     ; 1         ; Signed Integer                                                                               ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped                                                                                      ;
; LPM_PIPELINE                                   ; 0         ; Signed Integer                                                                               ;
; LATENCY                                        ; 0         ; Untyped                                                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                                                                      ;
; USE_EAB                                        ; OFF       ; Untyped                                                                                      ;
; MAXIMIZE_SPEED                                 ; 5         ; Untyped                                                                                      ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                                                                                      ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                                                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES       ; Untyped                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                                                                      ;
; CBXI_PARAMETER                                 ; mult_c7t  ; Untyped                                                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                                                                      ;
+------------------------------------------------+-----------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_INPUT_MULTIPLIERS:4:lpm_multX ;
+------------------------------------------------+-----------+----------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value     ; Type                                                                                         ;
+------------------------------------------------+-----------+----------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                                                                               ;
; LPM_WIDTHA                                     ; 16        ; Signed Integer                                                                               ;
; LPM_WIDTHB                                     ; 16        ; Signed Integer                                                                               ;
; LPM_WIDTHP                                     ; 64        ; Signed Integer                                                                               ;
; LPM_WIDTHR                                     ; 0         ; Untyped                                                                                      ;
; LPM_WIDTHS                                     ; 1         ; Signed Integer                                                                               ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped                                                                                      ;
; LPM_PIPELINE                                   ; 0         ; Signed Integer                                                                               ;
; LATENCY                                        ; 0         ; Untyped                                                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                                                                      ;
; USE_EAB                                        ; OFF       ; Untyped                                                                                      ;
; MAXIMIZE_SPEED                                 ; 5         ; Untyped                                                                                      ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                                                                                      ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                                                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES       ; Untyped                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                                                                      ;
; CBXI_PARAMETER                                 ; mult_c7t  ; Untyped                                                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                                                                      ;
+------------------------------------------------+-----------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_INPUT_MULTIPLIERS:5:lpm_multX ;
+------------------------------------------------+-----------+----------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value     ; Type                                                                                         ;
+------------------------------------------------+-----------+----------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                                                                               ;
; LPM_WIDTHA                                     ; 16        ; Signed Integer                                                                               ;
; LPM_WIDTHB                                     ; 16        ; Signed Integer                                                                               ;
; LPM_WIDTHP                                     ; 64        ; Signed Integer                                                                               ;
; LPM_WIDTHR                                     ; 0         ; Untyped                                                                                      ;
; LPM_WIDTHS                                     ; 1         ; Signed Integer                                                                               ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped                                                                                      ;
; LPM_PIPELINE                                   ; 0         ; Signed Integer                                                                               ;
; LATENCY                                        ; 0         ; Untyped                                                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                                                                      ;
; USE_EAB                                        ; OFF       ; Untyped                                                                                      ;
; MAXIMIZE_SPEED                                 ; 5         ; Untyped                                                                                      ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                                                                                      ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                                                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES       ; Untyped                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                                                                      ;
; CBXI_PARAMETER                                 ; mult_c7t  ; Untyped                                                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                                                                      ;
+------------------------------------------------+-----------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_INPUT_MULTIPLIERS:6:lpm_multX ;
+------------------------------------------------+-----------+----------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value     ; Type                                                                                         ;
+------------------------------------------------+-----------+----------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                                                                               ;
; LPM_WIDTHA                                     ; 16        ; Signed Integer                                                                               ;
; LPM_WIDTHB                                     ; 16        ; Signed Integer                                                                               ;
; LPM_WIDTHP                                     ; 64        ; Signed Integer                                                                               ;
; LPM_WIDTHR                                     ; 0         ; Untyped                                                                                      ;
; LPM_WIDTHS                                     ; 1         ; Signed Integer                                                                               ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped                                                                                      ;
; LPM_PIPELINE                                   ; 0         ; Signed Integer                                                                               ;
; LATENCY                                        ; 0         ; Untyped                                                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                                                                      ;
; USE_EAB                                        ; OFF       ; Untyped                                                                                      ;
; MAXIMIZE_SPEED                                 ; 5         ; Untyped                                                                                      ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                                                                                      ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                                                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES       ; Untyped                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                                                                      ;
; CBXI_PARAMETER                                 ; mult_c7t  ; Untyped                                                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                                                                      ;
+------------------------------------------------+-----------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_INPUT_MULTIPLIERS:7:lpm_multX ;
+------------------------------------------------+-----------+----------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value     ; Type                                                                                         ;
+------------------------------------------------+-----------+----------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                                                                               ;
; LPM_WIDTHA                                     ; 16        ; Signed Integer                                                                               ;
; LPM_WIDTHB                                     ; 16        ; Signed Integer                                                                               ;
; LPM_WIDTHP                                     ; 64        ; Signed Integer                                                                               ;
; LPM_WIDTHR                                     ; 0         ; Untyped                                                                                      ;
; LPM_WIDTHS                                     ; 1         ; Signed Integer                                                                               ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped                                                                                      ;
; LPM_PIPELINE                                   ; 0         ; Signed Integer                                                                               ;
; LATENCY                                        ; 0         ; Untyped                                                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                                                                      ;
; USE_EAB                                        ; OFF       ; Untyped                                                                                      ;
; MAXIMIZE_SPEED                                 ; 5         ; Untyped                                                                                      ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                                                                                      ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                                                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES       ; Untyped                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                                                                      ;
; CBXI_PARAMETER                                 ; mult_c7t  ; Untyped                                                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                                                                      ;
+------------------------------------------------+-----------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_INPUT_MULTIPLIERS:8:lpm_multX ;
+------------------------------------------------+-----------+----------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value     ; Type                                                                                         ;
+------------------------------------------------+-----------+----------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                                                                               ;
; LPM_WIDTHA                                     ; 16        ; Signed Integer                                                                               ;
; LPM_WIDTHB                                     ; 16        ; Signed Integer                                                                               ;
; LPM_WIDTHP                                     ; 64        ; Signed Integer                                                                               ;
; LPM_WIDTHR                                     ; 0         ; Untyped                                                                                      ;
; LPM_WIDTHS                                     ; 1         ; Signed Integer                                                                               ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped                                                                                      ;
; LPM_PIPELINE                                   ; 0         ; Signed Integer                                                                               ;
; LATENCY                                        ; 0         ; Untyped                                                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                                                                      ;
; USE_EAB                                        ; OFF       ; Untyped                                                                                      ;
; MAXIMIZE_SPEED                                 ; 5         ; Untyped                                                                                      ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                                                                                      ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                                                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES       ; Untyped                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                                                                      ;
; CBXI_PARAMETER                                 ; mult_c7t  ; Untyped                                                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                                                                      ;
+------------------------------------------------+-----------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_INPUT_MULTIPLIERS:9:lpm_multX ;
+------------------------------------------------+-----------+----------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value     ; Type                                                                                         ;
+------------------------------------------------+-----------+----------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                                                                               ;
; LPM_WIDTHA                                     ; 16        ; Signed Integer                                                                               ;
; LPM_WIDTHB                                     ; 16        ; Signed Integer                                                                               ;
; LPM_WIDTHP                                     ; 64        ; Signed Integer                                                                               ;
; LPM_WIDTHR                                     ; 0         ; Untyped                                                                                      ;
; LPM_WIDTHS                                     ; 1         ; Signed Integer                                                                               ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped                                                                                      ;
; LPM_PIPELINE                                   ; 0         ; Signed Integer                                                                               ;
; LATENCY                                        ; 0         ; Untyped                                                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                                                                      ;
; USE_EAB                                        ; OFF       ; Untyped                                                                                      ;
; MAXIMIZE_SPEED                                 ; 5         ; Untyped                                                                                      ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                                                                                      ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                                                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES       ; Untyped                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                                                                      ;
; CBXI_PARAMETER                                 ; mult_c7t  ; Untyped                                                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                                                                      ;
+------------------------------------------------+-----------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_INPUT_MULTIPLIERS:10:lpm_multX ;
+------------------------------------------------+-----------+-----------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value     ; Type                                                                                          ;
+------------------------------------------------+-----------+-----------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                                                                                ;
; LPM_WIDTHA                                     ; 16        ; Signed Integer                                                                                ;
; LPM_WIDTHB                                     ; 16        ; Signed Integer                                                                                ;
; LPM_WIDTHP                                     ; 64        ; Signed Integer                                                                                ;
; LPM_WIDTHR                                     ; 0         ; Untyped                                                                                       ;
; LPM_WIDTHS                                     ; 1         ; Signed Integer                                                                                ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped                                                                                       ;
; LPM_PIPELINE                                   ; 0         ; Signed Integer                                                                                ;
; LATENCY                                        ; 0         ; Untyped                                                                                       ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                                                                       ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                                                                       ;
; USE_EAB                                        ; OFF       ; Untyped                                                                                       ;
; MAXIMIZE_SPEED                                 ; 5         ; Untyped                                                                                       ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                                                                                       ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                                                                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                                                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES       ; Untyped                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                                                                       ;
; CBXI_PARAMETER                                 ; mult_c7t  ; Untyped                                                                                       ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                                                                       ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                                                                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                                                                       ;
+------------------------------------------------+-----------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_OUTPUT_MULTIPLIERS:0:lpm_mult_component ;
+------------------------------------------------+-----------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value     ; Type                                                                                                   ;
+------------------------------------------------+-----------+--------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                                                                                         ;
; LPM_WIDTHA                                     ; 48        ; Signed Integer                                                                                         ;
; LPM_WIDTHB                                     ; 16        ; Signed Integer                                                                                         ;
; LPM_WIDTHP                                     ; 64        ; Signed Integer                                                                                         ;
; LPM_WIDTHR                                     ; 0         ; Untyped                                                                                                ;
; LPM_WIDTHS                                     ; 1         ; Signed Integer                                                                                         ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped                                                                                                ;
; LPM_PIPELINE                                   ; 0         ; Signed Integer                                                                                         ;
; LATENCY                                        ; 0         ; Untyped                                                                                                ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                                                                                ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                                                                                ;
; USE_EAB                                        ; OFF       ; Untyped                                                                                                ;
; MAXIMIZE_SPEED                                 ; 5         ; Untyped                                                                                                ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                                                                                                ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                                                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                                                                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES       ; Untyped                                                                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                                                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                                                                                ;
; CBXI_PARAMETER                                 ; mult_h7t  ; Untyped                                                                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                                                                                ;
+------------------------------------------------+-----------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_OUTPUT_MULTIPLIERS:1:lpm_mult_component ;
+------------------------------------------------+-----------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value     ; Type                                                                                                   ;
+------------------------------------------------+-----------+--------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                                                                                         ;
; LPM_WIDTHA                                     ; 48        ; Signed Integer                                                                                         ;
; LPM_WIDTHB                                     ; 16        ; Signed Integer                                                                                         ;
; LPM_WIDTHP                                     ; 64        ; Signed Integer                                                                                         ;
; LPM_WIDTHR                                     ; 0         ; Untyped                                                                                                ;
; LPM_WIDTHS                                     ; 1         ; Signed Integer                                                                                         ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped                                                                                                ;
; LPM_PIPELINE                                   ; 0         ; Signed Integer                                                                                         ;
; LATENCY                                        ; 0         ; Untyped                                                                                                ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                                                                                ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                                                                                ;
; USE_EAB                                        ; OFF       ; Untyped                                                                                                ;
; MAXIMIZE_SPEED                                 ; 5         ; Untyped                                                                                                ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                                                                                                ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                                                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                                                                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES       ; Untyped                                                                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                                                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                                                                                ;
; CBXI_PARAMETER                                 ; mult_h7t  ; Untyped                                                                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                                                                                ;
+------------------------------------------------+-----------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_OUTPUT_MULTIPLIERS:2:lpm_mult_component ;
+------------------------------------------------+-----------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value     ; Type                                                                                                   ;
+------------------------------------------------+-----------+--------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                                                                                         ;
; LPM_WIDTHA                                     ; 48        ; Signed Integer                                                                                         ;
; LPM_WIDTHB                                     ; 16        ; Signed Integer                                                                                         ;
; LPM_WIDTHP                                     ; 64        ; Signed Integer                                                                                         ;
; LPM_WIDTHR                                     ; 0         ; Untyped                                                                                                ;
; LPM_WIDTHS                                     ; 1         ; Signed Integer                                                                                         ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped                                                                                                ;
; LPM_PIPELINE                                   ; 0         ; Signed Integer                                                                                         ;
; LATENCY                                        ; 0         ; Untyped                                                                                                ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                                                                                ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                                                                                ;
; USE_EAB                                        ; OFF       ; Untyped                                                                                                ;
; MAXIMIZE_SPEED                                 ; 5         ; Untyped                                                                                                ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                                                                                                ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                                                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                                                                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES       ; Untyped                                                                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                                                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                                                                                ;
; CBXI_PARAMETER                                 ; mult_h7t  ; Untyped                                                                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                                                                                ;
+------------------------------------------------+-----------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_OUTPUT_MULTIPLIERS:3:lpm_mult_component ;
+------------------------------------------------+-----------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value     ; Type                                                                                                   ;
+------------------------------------------------+-----------+--------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                                                                                         ;
; LPM_WIDTHA                                     ; 48        ; Signed Integer                                                                                         ;
; LPM_WIDTHB                                     ; 16        ; Signed Integer                                                                                         ;
; LPM_WIDTHP                                     ; 64        ; Signed Integer                                                                                         ;
; LPM_WIDTHR                                     ; 0         ; Untyped                                                                                                ;
; LPM_WIDTHS                                     ; 1         ; Signed Integer                                                                                         ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped                                                                                                ;
; LPM_PIPELINE                                   ; 0         ; Signed Integer                                                                                         ;
; LATENCY                                        ; 0         ; Untyped                                                                                                ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                                                                                ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                                                                                ;
; USE_EAB                                        ; OFF       ; Untyped                                                                                                ;
; MAXIMIZE_SPEED                                 ; 5         ; Untyped                                                                                                ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                                                                                                ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                                                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                                                                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES       ; Untyped                                                                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                                                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                                                                                ;
; CBXI_PARAMETER                                 ; mult_h7t  ; Untyped                                                                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                                                                                ;
+------------------------------------------------+-----------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_OUTPUT_MULTIPLIERS:4:lpm_mult_component ;
+------------------------------------------------+-----------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value     ; Type                                                                                                   ;
+------------------------------------------------+-----------+--------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                                                                                         ;
; LPM_WIDTHA                                     ; 48        ; Signed Integer                                                                                         ;
; LPM_WIDTHB                                     ; 16        ; Signed Integer                                                                                         ;
; LPM_WIDTHP                                     ; 64        ; Signed Integer                                                                                         ;
; LPM_WIDTHR                                     ; 0         ; Untyped                                                                                                ;
; LPM_WIDTHS                                     ; 1         ; Signed Integer                                                                                         ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped                                                                                                ;
; LPM_PIPELINE                                   ; 0         ; Signed Integer                                                                                         ;
; LATENCY                                        ; 0         ; Untyped                                                                                                ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                                                                                ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                                                                                ;
; USE_EAB                                        ; OFF       ; Untyped                                                                                                ;
; MAXIMIZE_SPEED                                 ; 5         ; Untyped                                                                                                ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                                                                                                ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                                                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                                                                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES       ; Untyped                                                                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                                                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                                                                                ;
; CBXI_PARAMETER                                 ; mult_h7t  ; Untyped                                                                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                                                                                ;
+------------------------------------------------+-----------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_OUTPUT_MULTIPLIERS:5:lpm_mult_component ;
+------------------------------------------------+-----------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value     ; Type                                                                                                   ;
+------------------------------------------------+-----------+--------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                                                                                         ;
; LPM_WIDTHA                                     ; 48        ; Signed Integer                                                                                         ;
; LPM_WIDTHB                                     ; 16        ; Signed Integer                                                                                         ;
; LPM_WIDTHP                                     ; 64        ; Signed Integer                                                                                         ;
; LPM_WIDTHR                                     ; 0         ; Untyped                                                                                                ;
; LPM_WIDTHS                                     ; 1         ; Signed Integer                                                                                         ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped                                                                                                ;
; LPM_PIPELINE                                   ; 0         ; Signed Integer                                                                                         ;
; LATENCY                                        ; 0         ; Untyped                                                                                                ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                                                                                ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                                                                                ;
; USE_EAB                                        ; OFF       ; Untyped                                                                                                ;
; MAXIMIZE_SPEED                                 ; 5         ; Untyped                                                                                                ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                                                                                                ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                                                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                                                                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES       ; Untyped                                                                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                                                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                                                                                ;
; CBXI_PARAMETER                                 ; mult_h7t  ; Untyped                                                                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                                                                                ;
+------------------------------------------------+-----------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_OUTPUT_MULTIPLIERS:6:lpm_mult_component ;
+------------------------------------------------+-----------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value     ; Type                                                                                                   ;
+------------------------------------------------+-----------+--------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                                                                                         ;
; LPM_WIDTHA                                     ; 48        ; Signed Integer                                                                                         ;
; LPM_WIDTHB                                     ; 16        ; Signed Integer                                                                                         ;
; LPM_WIDTHP                                     ; 64        ; Signed Integer                                                                                         ;
; LPM_WIDTHR                                     ; 0         ; Untyped                                                                                                ;
; LPM_WIDTHS                                     ; 1         ; Signed Integer                                                                                         ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped                                                                                                ;
; LPM_PIPELINE                                   ; 0         ; Signed Integer                                                                                         ;
; LATENCY                                        ; 0         ; Untyped                                                                                                ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                                                                                ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                                                                                ;
; USE_EAB                                        ; OFF       ; Untyped                                                                                                ;
; MAXIMIZE_SPEED                                 ; 5         ; Untyped                                                                                                ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                                                                                                ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                                                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                                                                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES       ; Untyped                                                                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                                                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                                                                                ;
; CBXI_PARAMETER                                 ; mult_h7t  ; Untyped                                                                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                                                                                ;
+------------------------------------------------+-----------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_OUTPUT_MULTIPLIERS:7:lpm_mult_component ;
+------------------------------------------------+-----------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value     ; Type                                                                                                   ;
+------------------------------------------------+-----------+--------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                                                                                         ;
; LPM_WIDTHA                                     ; 48        ; Signed Integer                                                                                         ;
; LPM_WIDTHB                                     ; 16        ; Signed Integer                                                                                         ;
; LPM_WIDTHP                                     ; 64        ; Signed Integer                                                                                         ;
; LPM_WIDTHR                                     ; 0         ; Untyped                                                                                                ;
; LPM_WIDTHS                                     ; 1         ; Signed Integer                                                                                         ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped                                                                                                ;
; LPM_PIPELINE                                   ; 0         ; Signed Integer                                                                                         ;
; LATENCY                                        ; 0         ; Untyped                                                                                                ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                                                                                ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                                                                                ;
; USE_EAB                                        ; OFF       ; Untyped                                                                                                ;
; MAXIMIZE_SPEED                                 ; 5         ; Untyped                                                                                                ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                                                                                                ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                                                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                                                                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES       ; Untyped                                                                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                                                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                                                                                ;
; CBXI_PARAMETER                                 ; mult_h7t  ; Untyped                                                                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                                                                                ;
+------------------------------------------------+-----------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_OUTPUT_MULTIPLIERS:8:lpm_mult_component ;
+------------------------------------------------+-----------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value     ; Type                                                                                                   ;
+------------------------------------------------+-----------+--------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                                                                                         ;
; LPM_WIDTHA                                     ; 48        ; Signed Integer                                                                                         ;
; LPM_WIDTHB                                     ; 16        ; Signed Integer                                                                                         ;
; LPM_WIDTHP                                     ; 64        ; Signed Integer                                                                                         ;
; LPM_WIDTHR                                     ; 0         ; Untyped                                                                                                ;
; LPM_WIDTHS                                     ; 1         ; Signed Integer                                                                                         ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped                                                                                                ;
; LPM_PIPELINE                                   ; 0         ; Signed Integer                                                                                         ;
; LATENCY                                        ; 0         ; Untyped                                                                                                ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                                                                                ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                                                                                ;
; USE_EAB                                        ; OFF       ; Untyped                                                                                                ;
; MAXIMIZE_SPEED                                 ; 5         ; Untyped                                                                                                ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                                                                                                ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                                                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                                                                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES       ; Untyped                                                                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                                                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                                                                                ;
; CBXI_PARAMETER                                 ; mult_h7t  ; Untyped                                                                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                                                                                ;
+------------------------------------------------+-----------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_OUTPUT_MULTIPLIERS:9:lpm_mult_component ;
+------------------------------------------------+-----------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value     ; Type                                                                                                   ;
+------------------------------------------------+-----------+--------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                                                                                         ;
; LPM_WIDTHA                                     ; 48        ; Signed Integer                                                                                         ;
; LPM_WIDTHB                                     ; 16        ; Signed Integer                                                                                         ;
; LPM_WIDTHP                                     ; 64        ; Signed Integer                                                                                         ;
; LPM_WIDTHR                                     ; 0         ; Untyped                                                                                                ;
; LPM_WIDTHS                                     ; 1         ; Signed Integer                                                                                         ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped                                                                                                ;
; LPM_PIPELINE                                   ; 0         ; Signed Integer                                                                                         ;
; LATENCY                                        ; 0         ; Untyped                                                                                                ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                                                                                ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                                                                                ;
; USE_EAB                                        ; OFF       ; Untyped                                                                                                ;
; MAXIMIZE_SPEED                                 ; 5         ; Untyped                                                                                                ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                                                                                                ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                                                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                                                                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES       ; Untyped                                                                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                                                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                                                                                ;
; CBXI_PARAMETER                                 ; mult_h7t  ; Untyped                                                                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                                                                                ;
+------------------------------------------------+-----------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_OUTPUT_MULTIPLIERS:10:lpm_mult_component ;
+------------------------------------------------+-----------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value     ; Type                                                                                                    ;
+------------------------------------------------+-----------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                                                                                          ;
; LPM_WIDTHA                                     ; 48        ; Signed Integer                                                                                          ;
; LPM_WIDTHB                                     ; 16        ; Signed Integer                                                                                          ;
; LPM_WIDTHP                                     ; 64        ; Signed Integer                                                                                          ;
; LPM_WIDTHR                                     ; 0         ; Untyped                                                                                                 ;
; LPM_WIDTHS                                     ; 1         ; Signed Integer                                                                                          ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped                                                                                                 ;
; LPM_PIPELINE                                   ; 0         ; Signed Integer                                                                                          ;
; LATENCY                                        ; 0         ; Untyped                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                                                                                 ;
; USE_EAB                                        ; OFF       ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5         ; Untyped                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES       ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_h7t  ; Untyped                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                                                                                 ;
+------------------------------------------------+-----------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0 ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; F2S_Width      ; 0     ; Signed Integer                                                           ;
; S2F_Width      ; 2     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+----------------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value     ; Type                                                                                                                                                                         ;
+----------------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY              ; Cyclone V ; String                                                                                                                                                                       ;
; IS_HHP_HPS                 ; true      ; String                                                                                                                                                                       ;
; GENERIC_PLL                ; true      ; String                                                                                                                                                                       ;
; REF_CLK_FREQ               ; 25.0 MHz  ; String                                                                                                                                                                       ;
; REF_CLK_PERIOD_PS          ; 40000     ; Signed Integer                                                                                                                                                               ;
; PLL_MEM_CLK_FREQ_STR       ; 400.0 MHz ; String                                                                                                                                                                       ;
; PLL_WRITE_CLK_FREQ_STR     ; 400.0 MHz ; String                                                                                                                                                                       ;
; PLL_DR_CLK_FREQ_STR        ;           ; String                                                                                                                                                                       ;
; PLL_MEM_CLK_FREQ_SIM_STR   ; 2500 ps   ; String                                                                                                                                                                       ;
; PLL_WRITE_CLK_FREQ_SIM_STR ; 2500 ps   ; String                                                                                                                                                                       ;
; PLL_DR_CLK_FREQ_SIM_STR    ; 0 ps      ; String                                                                                                                                                                       ;
; MEM_CLK_PHASE              ; 0 ps      ; String                                                                                                                                                                       ;
; WRITE_CLK_PHASE            ; 1875 ps   ; String                                                                                                                                                                       ;
; DR_CLK_PHASE               ;           ; String                                                                                                                                                                       ;
+----------------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+--------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value            ; Type                                                                                                                                                      ;
+--------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                        ; Cyclone V        ; String                                                                                                                                                    ;
; IS_HHP_HPS                           ; true             ; String                                                                                                                                                    ;
; ALTERA_ALT_MEM_IF_PHY_FAST_SIM_MODEL ; 0                ; Signed Integer                                                                                                                                            ;
; OCT_TERM_CONTROL_WIDTH               ; 16               ; Signed Integer                                                                                                                                            ;
; MEM_IF_ADDR_WIDTH                    ; 15               ; Signed Integer                                                                                                                                            ;
; MEM_IF_BANKADDR_WIDTH                ; 3                ; Signed Integer                                                                                                                                            ;
; MEM_IF_CK_WIDTH                      ; 1                ; Signed Integer                                                                                                                                            ;
; MEM_IF_CLK_EN_WIDTH                  ; 1                ; Signed Integer                                                                                                                                            ;
; MEM_IF_CS_WIDTH                      ; 1                ; Signed Integer                                                                                                                                            ;
; MEM_IF_DM_WIDTH                      ; 4                ; Signed Integer                                                                                                                                            ;
; MEM_IF_CONTROL_WIDTH                 ; 1                ; Signed Integer                                                                                                                                            ;
; MEM_IF_DQ_WIDTH                      ; 32               ; Signed Integer                                                                                                                                            ;
; MEM_IF_DQS_WIDTH                     ; 4                ; Signed Integer                                                                                                                                            ;
; MEM_IF_READ_DQS_WIDTH                ; 4                ; Signed Integer                                                                                                                                            ;
; MEM_IF_WRITE_DQS_WIDTH               ; 4                ; Signed Integer                                                                                                                                            ;
; MEM_IF_ODT_WIDTH                     ; 1                ; Signed Integer                                                                                                                                            ;
; DLL_DELAY_CTRL_WIDTH                 ; 7                ; Signed Integer                                                                                                                                            ;
; SCC_DATA_WIDTH                       ; 1                ; Signed Integer                                                                                                                                            ;
; READ_VALID_FIFO_SIZE                 ; 16               ; Signed Integer                                                                                                                                            ;
; READ_FIFO_SIZE                       ; 8                ; Signed Integer                                                                                                                                            ;
; MR1_ODS                              ; 1                ; Signed Integer                                                                                                                                            ;
; MR1_RTT                              ; 1                ; Signed Integer                                                                                                                                            ;
; MR2_RTT_WR                           ; 0                ; Signed Integer                                                                                                                                            ;
; DLL_OFFSET_CTRL_WIDTH                ; 6                ; Signed Integer                                                                                                                                            ;
; CALIB_REG_WIDTH                      ; 8                ; Signed Integer                                                                                                                                            ;
; TB_PROTOCOL                          ; DDR3             ; String                                                                                                                                                    ;
; TB_MEM_CLK_FREQ                      ; 400.0            ; String                                                                                                                                                    ;
; TB_RATE                              ; FULL             ; String                                                                                                                                                    ;
; TB_MEM_DQ_WIDTH                      ; 32               ; String                                                                                                                                                    ;
; TB_MEM_DQS_WIDTH                     ; 4                ; String                                                                                                                                                    ;
; TB_PLL_DLL_MASTER                    ; true             ; String                                                                                                                                                    ;
; FAST_SIM_CALIBRATION                 ; false            ; String                                                                                                                                                    ;
; AC_ROM_INIT_FILE_NAME                ; hps_AC_ROM.hex   ; String                                                                                                                                                    ;
; INST_ROM_INIT_FILE_NAME              ; hps_inst_ROM.hex ; String                                                                                                                                                    ;
+--------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy ;
+---------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value            ; Type                                                                                                                                                                                                ;
+---------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V        ; String                                                                                                                                                                                              ;
; IS_HHP_HPS                      ; true             ; String                                                                                                                                                                                              ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16               ; Signed Integer                                                                                                                                                                                      ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16               ; Signed Integer                                                                                                                                                                                      ;
; MEM_ADDRESS_WIDTH               ; 15               ; Signed Integer                                                                                                                                                                                      ;
; MEM_BANK_WIDTH                  ; 3                ; Signed Integer                                                                                                                                                                                      ;
; MEM_IF_CS_WIDTH                 ; 1                ; Signed Integer                                                                                                                                                                                      ;
; MEM_CLK_EN_WIDTH                ; 1                ; Signed Integer                                                                                                                                                                                      ;
; MEM_CK_WIDTH                    ; 1                ; Signed Integer                                                                                                                                                                                      ;
; MEM_ODT_WIDTH                   ; 1                ; Signed Integer                                                                                                                                                                                      ;
; MEM_DQS_WIDTH                   ; 4                ; Signed Integer                                                                                                                                                                                      ;
; MEM_DM_WIDTH                    ; 4                ; Signed Integer                                                                                                                                                                                      ;
; MEM_CONTROL_WIDTH               ; 1                ; Signed Integer                                                                                                                                                                                      ;
; MEM_DQ_WIDTH                    ; 32               ; Signed Integer                                                                                                                                                                                      ;
; MEM_READ_DQS_WIDTH              ; 4                ; Signed Integer                                                                                                                                                                                      ;
; MEM_WRITE_DQS_WIDTH             ; 4                ; Signed Integer                                                                                                                                                                                      ;
; DLL_DELAY_CTRL_WIDTH            ; 7                ; Signed Integer                                                                                                                                                                                      ;
; MR1_ODS                         ; 1                ; Signed Integer                                                                                                                                                                                      ;
; MR1_RTT                         ; 1                ; Signed Integer                                                                                                                                                                                      ;
; MR2_RTT_WR                      ; 0                ; Signed Integer                                                                                                                                                                                      ;
; TB_PROTOCOL                     ; DDR3             ; String                                                                                                                                                                                              ;
; TB_MEM_CLK_FREQ                 ; 400.0            ; String                                                                                                                                                                                              ;
; TB_RATE                         ; FULL             ; String                                                                                                                                                                                              ;
; TB_MEM_DQ_WIDTH                 ; 32               ; String                                                                                                                                                                                              ;
; TB_MEM_DQS_WIDTH                ; 4                ; String                                                                                                                                                                                              ;
; TB_PLL_DLL_MASTER               ; true             ; String                                                                                                                                                                                              ;
; FAST_SIM_MODEL                  ; 0                ; Signed Integer                                                                                                                                                                                      ;
; FAST_SIM_CALIBRATION            ; false            ; String                                                                                                                                                                                              ;
; CALIB_REG_WIDTH                 ; 8                ; Signed Integer                                                                                                                                                                                      ;
; AC_ROM_INIT_FILE_NAME           ; hps_AC_ROM.hex   ; String                                                                                                                                                                                              ;
; INST_ROM_INIT_FILE_NAME         ; hps_inst_ROM.hex ; String                                                                                                                                                                                              ;
+---------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                      ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                            ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                    ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads ;
+---------------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value     ; Type                                                                                                                                                                                                                                              ;
+---------------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V ; String                                                                                                                                                                                                                                            ;
; FAST_SIM_MODEL                  ; 0         ; Signed Integer                                                                                                                                                                                                                                    ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16        ; Signed Integer                                                                                                                                                                                                                                    ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16        ; Signed Integer                                                                                                                                                                                                                                    ;
; MEM_ADDRESS_WIDTH               ; 15        ; Signed Integer                                                                                                                                                                                                                                    ;
; MEM_BANK_WIDTH                  ; 3         ; Signed Integer                                                                                                                                                                                                                                    ;
; MEM_CHIP_SELECT_WIDTH           ; 1         ; Signed Integer                                                                                                                                                                                                                                    ;
; MEM_CLK_EN_WIDTH                ; 1         ; Signed Integer                                                                                                                                                                                                                                    ;
; MEM_CK_WIDTH                    ; 1         ; Signed Integer                                                                                                                                                                                                                                    ;
; MEM_ODT_WIDTH                   ; 1         ; Signed Integer                                                                                                                                                                                                                                    ;
; MEM_DQS_WIDTH                   ; 4         ; Signed Integer                                                                                                                                                                                                                                    ;
; MEM_DM_WIDTH                    ; 4         ; Signed Integer                                                                                                                                                                                                                                    ;
; MEM_CONTROL_WIDTH               ; 1         ; Signed Integer                                                                                                                                                                                                                                    ;
; MEM_DQ_WIDTH                    ; 32        ; Signed Integer                                                                                                                                                                                                                                    ;
; MEM_READ_DQS_WIDTH              ; 4         ; Signed Integer                                                                                                                                                                                                                                    ;
; MEM_WRITE_DQS_WIDTH             ; 4         ; Signed Integer                                                                                                                                                                                                                                    ;
; DLL_DELAY_CTRL_WIDTH            ; 7         ; Signed Integer                                                                                                                                                                                                                                    ;
; ADC_PHASE_SETTING               ; 0         ; Signed Integer                                                                                                                                                                                                                                    ;
; ADC_INVERT_PHASE                ; true      ; String                                                                                                                                                                                                                                            ;
; IS_HHP_HPS                      ; true      ; String                                                                                                                                                                                                                                            ;
+---------------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads ;
+-----------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value     ; Type                                                                                                                                                                                                                                                                                                           ;
+-----------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY         ; Cyclone V ; String                                                                                                                                                                                                                                                                                                         ;
; MEM_ADDRESS_WIDTH     ; 15        ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; MEM_BANK_WIDTH        ; 3         ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; MEM_CHIP_SELECT_WIDTH ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; MEM_CLK_EN_WIDTH      ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; MEM_CK_WIDTH          ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; MEM_ODT_WIDTH         ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; MEM_CONTROL_WIDTH     ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; AFI_ADDRESS_WIDTH     ; 60        ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; AFI_BANK_WIDTH        ; 12        ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; AFI_CHIP_SELECT_WIDTH ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; AFI_CLK_EN_WIDTH      ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; AFI_ODT_WIDTH         ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; AFI_CONTROL_WIDTH     ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; DLL_WIDTH             ; 7         ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING     ; 0         ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE      ; true      ; String                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS            ; true      ; String                                                                                                                                                                                                                                                                                                         ;
+-----------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 15    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                                            ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                  ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                                                         ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                         ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                         ;
; INTENDED_DEVICE_FAMILY ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                                                         ;
; DEVICE_FAMILY          ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                                                         ;
; CBXI_PARAMETER         ; ddio_out_uqe ; Untyped                                                                                                                                                                                                                                                                                                                                         ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                              ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                                  ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                                        ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                              ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                                  ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                                        ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                              ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                                  ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                                        ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                              ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                                  ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                                        ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; APB_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                              ;
; APB_ADDR_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                              ;
; AVL_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                              ;
; AVL_ADDR_WIDTH     ; 16    ; Signed Integer                                                                                                                                                                                              ;
; AVL_MMR_DATA_WIDTH ; 32    ; Signed Integer                                                                                                                                                                                              ;
; AVL_MMR_ADDR_WIDTH ; 8     ; Signed Integer                                                                                                                                                                                              ;
; MEM_IF_DQS_WIDTH   ; 4     ; Signed Integer                                                                                                                                                                                              ;
; MEM_IF_DQ_WIDTH    ; 32    ; Signed Integer                                                                                                                                                                                              ;
; MEM_IF_DM_WIDTH    ; 4     ; Signed Integer                                                                                                                                                                                              ;
; MEM_IF_CS_WIDTH    ; 1     ; Signed Integer                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+-----------------------------------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                          ; Value                                                            ; Type                                                                                                                                        ;
+-----------------------------------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AVL_SIZE_WIDTH                          ; 3                                                                ; Signed Integer                                                                                                                              ;
; AVL_ADDR_WIDTH                          ; 27                                                               ; Signed Integer                                                                                                                              ;
; AVL_DATA_WIDTH                          ; 64                                                               ; Signed Integer                                                                                                                              ;
; MEM_IF_CLK_PAIR_COUNT                   ; 1                                                                ; Signed Integer                                                                                                                              ;
; MEM_IF_CS_WIDTH                         ; 1                                                                ; Signed Integer                                                                                                                              ;
; MEM_IF_DQS_WIDTH                        ; 4                                                                ; Signed Integer                                                                                                                              ;
; MEM_IF_CHIP_BITS                        ; 1                                                                ; Signed Integer                                                                                                                              ;
; AFI_ADDR_WIDTH                          ; 15                                                               ; Signed Integer                                                                                                                              ;
; AFI_BANKADDR_WIDTH                      ; 3                                                                ; Signed Integer                                                                                                                              ;
; AFI_CONTROL_WIDTH                       ; 1                                                                ; Signed Integer                                                                                                                              ;
; AFI_CS_WIDTH                            ; 1                                                                ; Signed Integer                                                                                                                              ;
; AFI_ODT_WIDTH                           ; 1                                                                ; Signed Integer                                                                                                                              ;
; AFI_DM_WIDTH                            ; 8                                                                ; Signed Integer                                                                                                                              ;
; AFI_DQ_WIDTH                            ; 64                                                               ; Signed Integer                                                                                                                              ;
; AFI_WRITE_DQS_WIDTH                     ; 4                                                                ; Signed Integer                                                                                                                              ;
; AFI_RATE_RATIO                          ; 1                                                                ; Signed Integer                                                                                                                              ;
; AFI_WLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                                                              ;
; AFI_RLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                                                              ;
; CSR_BE_WIDTH                            ; 1                                                                ; Signed Integer                                                                                                                              ;
; CSR_ADDR_WIDTH                          ; 10                                                               ; Signed Integer                                                                                                                              ;
; CSR_DATA_WIDTH                          ; 8                                                                ; Signed Integer                                                                                                                              ;
; AVL_DATA_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                                                              ;
; AVL_DATA_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                                                              ;
; AVL_DATA_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                                                              ;
; AVL_DATA_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                                                              ;
; AVL_DATA_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                                                              ;
; AVL_DATA_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                                                              ;
; AVL_ADDR_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                                                              ;
; AVL_ADDR_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                                                              ;
; AVL_ADDR_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                                                              ;
; AVL_ADDR_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                                                              ;
; AVL_ADDR_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                                                              ;
; AVL_ADDR_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                                                              ;
; AVL_NUM_SYMBOLS_PORT_0                  ; 1                                                                ; Signed Integer                                                                                                                              ;
; AVL_NUM_SYMBOLS_PORT_1                  ; 1                                                                ; Signed Integer                                                                                                                              ;
; AVL_NUM_SYMBOLS_PORT_2                  ; 1                                                                ; Signed Integer                                                                                                                              ;
; AVL_NUM_SYMBOLS_PORT_3                  ; 1                                                                ; Signed Integer                                                                                                                              ;
; AVL_NUM_SYMBOLS_PORT_4                  ; 1                                                                ; Signed Integer                                                                                                                              ;
; AVL_NUM_SYMBOLS_PORT_5                  ; 1                                                                ; Signed Integer                                                                                                                              ;
; LSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                              ;
; MSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                              ;
; LSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                              ;
; MSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                              ;
; LSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                              ;
; MSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                              ;
; LSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                              ;
; MSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                              ;
; LSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                              ;
; MSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                              ;
; LSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                              ;
; MSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                              ;
; LSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                              ;
; MSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                              ;
; LSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                              ;
; MSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                              ;
; LSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                              ;
; MSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                              ;
; LSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                              ;
; MSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                              ;
; LSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                              ;
; MSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                              ;
; LSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                              ;
; MSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                              ;
; HARD_PHY                                ; 1                                                                ; Signed Integer                                                                                                                              ;
; ENUM_ATTR_COUNTER_ONE_RESET             ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_ATTR_COUNTER_ZERO_RESET            ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_ATTR_STATIC_CONFIG_VALID           ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_AUTO_PCH_ENABLE_0                  ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_AUTO_PCH_ENABLE_1                  ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_AUTO_PCH_ENABLE_2                  ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_AUTO_PCH_ENABLE_3                  ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_AUTO_PCH_ENABLE_4                  ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_AUTO_PCH_ENABLE_5                  ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_CAL_REQ                            ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_CFG_BURST_LENGTH                   ; BL_8                                                             ; String                                                                                                                                      ;
; ENUM_CFG_INTERFACE_WIDTH                ; DWIDTH_32                                                        ; String                                                                                                                                      ;
; ENUM_CFG_SELF_RFSH_EXIT_CYCLES          ; SELF_RFSH_EXIT_CYCLES_512                                        ; String                                                                                                                                      ;
; ENUM_CFG_STARVE_LIMIT                   ; STARVE_LIMIT_10                                                  ; String                                                                                                                                      ;
; ENUM_CFG_TYPE                           ; DDR3                                                             ; String                                                                                                                                      ;
; ENUM_CLOCK_OFF_0                        ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_CLOCK_OFF_1                        ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_CLOCK_OFF_2                        ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_CLOCK_OFF_3                        ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_CLOCK_OFF_4                        ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_CLOCK_OFF_5                        ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_CLR_INTR                           ; NO_CLR_INTR                                                      ; String                                                                                                                                      ;
; ENUM_CMD_PORT_IN_USE_0                  ; FALSE                                                            ; String                                                                                                                                      ;
; ENUM_CMD_PORT_IN_USE_1                  ; FALSE                                                            ; String                                                                                                                                      ;
; ENUM_CMD_PORT_IN_USE_2                  ; FALSE                                                            ; String                                                                                                                                      ;
; ENUM_CMD_PORT_IN_USE_3                  ; FALSE                                                            ; String                                                                                                                                      ;
; ENUM_CMD_PORT_IN_USE_4                  ; FALSE                                                            ; String                                                                                                                                      ;
; ENUM_CMD_PORT_IN_USE_5                  ; FALSE                                                            ; String                                                                                                                                      ;
; ENUM_CPORT0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                      ;
; ENUM_CPORT0_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                      ;
; ENUM_CPORT0_TYPE                        ; DISABLE                                                          ; String                                                                                                                                      ;
; ENUM_CPORT0_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                      ;
; ENUM_CPORT1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                      ;
; ENUM_CPORT1_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                      ;
; ENUM_CPORT1_TYPE                        ; DISABLE                                                          ; String                                                                                                                                      ;
; ENUM_CPORT1_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                      ;
; ENUM_CPORT2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                      ;
; ENUM_CPORT2_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                      ;
; ENUM_CPORT2_TYPE                        ; DISABLE                                                          ; String                                                                                                                                      ;
; ENUM_CPORT2_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                      ;
; ENUM_CPORT3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                      ;
; ENUM_CPORT3_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                      ;
; ENUM_CPORT3_TYPE                        ; DISABLE                                                          ; String                                                                                                                                      ;
; ENUM_CPORT3_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                      ;
; ENUM_CPORT4_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                      ;
; ENUM_CPORT4_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                      ;
; ENUM_CPORT4_TYPE                        ; DISABLE                                                          ; String                                                                                                                                      ;
; ENUM_CPORT4_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                      ;
; ENUM_CPORT5_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                      ;
; ENUM_CPORT5_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                      ;
; ENUM_CPORT5_TYPE                        ; DISABLE                                                          ; String                                                                                                                                      ;
; ENUM_CPORT5_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                      ;
; ENUM_CTL_ADDR_ORDER                     ; CHIP_ROW_BANK_COL                                                ; String                                                                                                                                      ;
; ENUM_CTL_ECC_ENABLED                    ; CTL_ECC_DISABLED                                                 ; String                                                                                                                                      ;
; ENUM_CTL_ECC_RMW_ENABLED                ; CTL_ECC_RMW_DISABLED                                             ; String                                                                                                                                      ;
; ENUM_CTL_REGDIMM_ENABLED                ; REGDIMM_DISABLED                                                 ; String                                                                                                                                      ;
; ENUM_CTL_USR_REFRESH                    ; CTL_USR_REFRESH_DISABLED                                         ; String                                                                                                                                      ;
; ENUM_CTRL_WIDTH                         ; DATA_WIDTH_64_BIT                                                ; String                                                                                                                                      ;
; ENUM_DELAY_BONDING                      ; BONDING_LATENCY_0                                                ; String                                                                                                                                      ;
; ENUM_DFX_BYPASS_ENABLE                  ; DFX_BYPASS_DISABLED                                              ; String                                                                                                                                      ;
; ENUM_DISABLE_MERGING                    ; MERGING_ENABLED                                                  ; String                                                                                                                                      ;
; ENUM_ECC_DQ_WIDTH                       ; ECC_DQ_WIDTH_0                                                   ; String                                                                                                                                      ;
; ENUM_ENABLE_ATPG                        ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_ENABLE_BONDING_0                   ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_ENABLE_BONDING_1                   ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_ENABLE_BONDING_2                   ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_ENABLE_BONDING_3                   ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_ENABLE_BONDING_4                   ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_ENABLE_BONDING_5                   ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_ENABLE_BONDING_WRAPBACK            ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_ENABLE_DQS_TRACKING                ; ENABLED                                                          ; String                                                                                                                                      ;
; ENUM_ENABLE_ECC_CODE_OVERWRITES         ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_ENABLE_FAST_EXIT_PPD               ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_ENABLE_INTR                        ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_ENABLE_NO_DM                       ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_ENABLE_PIPELINEGLOBAL              ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_GANGED_ARF                         ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_GEN_DBE                            ; GEN_DBE_DISABLED                                                 ; String                                                                                                                                      ;
; ENUM_GEN_SBE                            ; GEN_SBE_DISABLED                                                 ; String                                                                                                                                      ;
; ENUM_INC_SYNC                           ; FIFO_SET_2                                                       ; String                                                                                                                                      ;
; ENUM_LOCAL_IF_CS_WIDTH                  ; ADDR_WIDTH_0                                                     ; String                                                                                                                                      ;
; ENUM_MASK_CORR_DROPPED_INTR             ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_MASK_DBE_INTR                      ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_MASK_SBE_INTR                      ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_MEM_IF_AL                          ; AL_0                                                             ; String                                                                                                                                      ;
; ENUM_MEM_IF_BANKADDR_WIDTH              ; ADDR_WIDTH_3                                                     ; String                                                                                                                                      ;
; ENUM_MEM_IF_BURSTLENGTH                 ; MEM_IF_BURSTLENGTH_8                                             ; String                                                                                                                                      ;
; ENUM_MEM_IF_COLADDR_WIDTH               ; ADDR_WIDTH_10                                                    ; String                                                                                                                                      ;
; ENUM_MEM_IF_CS_PER_RANK                 ; MEM_IF_CS_PER_RANK_1                                             ; String                                                                                                                                      ;
; ENUM_MEM_IF_CS_WIDTH                    ; MEM_IF_CS_WIDTH_1                                                ; String                                                                                                                                      ;
; ENUM_MEM_IF_DQ_PER_CHIP                 ; MEM_IF_DQ_PER_CHIP_8                                             ; String                                                                                                                                      ;
; ENUM_MEM_IF_DQS_WIDTH                   ; DQS_WIDTH_4                                                      ; String                                                                                                                                      ;
; ENUM_MEM_IF_DWIDTH                      ; MEM_IF_DWIDTH_32                                                 ; String                                                                                                                                      ;
; ENUM_MEM_IF_MEMTYPE                     ; DDR3_SDRAM                                                       ; String                                                                                                                                      ;
; ENUM_MEM_IF_ROWADDR_WIDTH               ; ADDR_WIDTH_15                                                    ; String                                                                                                                                      ;
; ENUM_MEM_IF_SPEEDBIN                    ; DDR3_1600_8_8_8                                                  ; String                                                                                                                                      ;
; ENUM_MEM_IF_TCCD                        ; TCCD_4                                                           ; String                                                                                                                                      ;
; ENUM_MEM_IF_TCL                         ; TCL_11                                                           ; String                                                                                                                                      ;
; ENUM_MEM_IF_TCWL                        ; TCWL_8                                                           ; String                                                                                                                                      ;
; ENUM_MEM_IF_TFAW                        ; TFAW_12                                                          ; String                                                                                                                                      ;
; ENUM_MEM_IF_TMRD                        ; TMRD_4                                                           ; String                                                                                                                                      ;
; ENUM_MEM_IF_TRAS                        ; TRAS_14                                                          ; String                                                                                                                                      ;
; ENUM_MEM_IF_TRC                         ; TRC_20                                                           ; String                                                                                                                                      ;
; ENUM_MEM_IF_TRCD                        ; TRCD_6                                                           ; String                                                                                                                                      ;
; ENUM_MEM_IF_TRP                         ; TRP_6                                                            ; String                                                                                                                                      ;
; ENUM_MEM_IF_TRRD                        ; TRRD_3                                                           ; String                                                                                                                                      ;
; ENUM_MEM_IF_TRTP                        ; TRTP_3                                                           ; String                                                                                                                                      ;
; ENUM_MEM_IF_TWR                         ; TWR_6                                                            ; String                                                                                                                                      ;
; ENUM_MEM_IF_TWTR                        ; TWTR_4                                                           ; String                                                                                                                                      ;
; ENUM_MMR_CFG_MEM_BL                     ; MP_BL_8                                                          ; String                                                                                                                                      ;
; ENUM_OUTPUT_REGD                        ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_PDN_EXIT_CYCLES                    ; SLOW_EXIT                                                        ; String                                                                                                                                      ;
; ENUM_PORT0_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                      ;
; ENUM_PORT1_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                      ;
; ENUM_PORT2_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                      ;
; ENUM_PORT3_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                      ;
; ENUM_PORT4_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                      ;
; ENUM_PORT5_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                      ;
; ENUM_PRIORITY_0_0                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_0_1                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_0_2                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_0_3                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_0_4                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_0_5                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_1_0                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_1_1                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_1_2                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_1_3                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_1_4                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_1_5                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_2_0                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_2_1                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_2_2                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_2_3                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_2_4                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_2_5                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_3_0                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_3_1                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_3_2                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_3_3                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_3_4                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_3_5                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_4_0                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_4_1                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_4_2                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_4_3                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_4_4                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_4_5                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_5_0                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_5_1                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_5_2                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_5_3                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_5_4                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_5_5                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_6_0                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_6_1                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_6_2                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_6_3                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_6_4                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_6_5                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_7_0                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_7_1                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_7_2                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_7_3                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_7_4                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_7_5                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_RCFG_STATIC_WEIGHT_0               ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_RCFG_STATIC_WEIGHT_1               ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_RCFG_STATIC_WEIGHT_2               ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_RCFG_STATIC_WEIGHT_3               ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_RCFG_STATIC_WEIGHT_4               ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_RCFG_STATIC_WEIGHT_5               ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_RCFG_USER_PRIORITY_0               ; PRIORITY_1                                                       ; String                                                                                                                                      ;
; ENUM_RCFG_USER_PRIORITY_1               ; PRIORITY_1                                                       ; String                                                                                                                                      ;
; ENUM_RCFG_USER_PRIORITY_2               ; PRIORITY_1                                                       ; String                                                                                                                                      ;
; ENUM_RCFG_USER_PRIORITY_3               ; PRIORITY_1                                                       ; String                                                                                                                                      ;
; ENUM_RCFG_USER_PRIORITY_4               ; PRIORITY_1                                                       ; String                                                                                                                                      ;
; ENUM_RCFG_USER_PRIORITY_5               ; PRIORITY_1                                                       ; String                                                                                                                                      ;
; ENUM_RD_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                                                      ;
; ENUM_RD_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                                                      ;
; ENUM_RD_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                                                      ;
; ENUM_RD_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                                                      ;
; ENUM_RD_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                                                      ;
; ENUM_RD_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                                                      ;
; ENUM_RD_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                                                      ;
; ENUM_RD_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                                                      ;
; ENUM_RD_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                                                      ;
; ENUM_RD_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                                                      ;
; ENUM_RD_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                                                      ;
; ENUM_RD_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                                                      ;
; ENUM_RD_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                                                      ;
; ENUM_RD_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                                                      ;
; ENUM_RD_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                                                      ;
; ENUM_RD_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                                                      ;
; ENUM_READ_ODT_CHIP                      ; ODT_DISABLED                                                     ; String                                                                                                                                      ;
; ENUM_REORDER_DATA                       ; DATA_REORDERING                                                  ; String                                                                                                                                      ;
; ENUM_RFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                      ;
; ENUM_RFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                      ;
; ENUM_RFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                      ;
; ENUM_RFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                      ;
; ENUM_SINGLE_READY_0                     ; CONCATENATE_RDY                                                  ; String                                                                                                                                      ;
; ENUM_SINGLE_READY_1                     ; CONCATENATE_RDY                                                  ; String                                                                                                                                      ;
; ENUM_SINGLE_READY_2                     ; CONCATENATE_RDY                                                  ; String                                                                                                                                      ;
; ENUM_SINGLE_READY_3                     ; CONCATENATE_RDY                                                  ; String                                                                                                                                      ;
; ENUM_STATIC_WEIGHT_0                    ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_STATIC_WEIGHT_1                    ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_STATIC_WEIGHT_2                    ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_STATIC_WEIGHT_3                    ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_STATIC_WEIGHT_4                    ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_STATIC_WEIGHT_5                    ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_SYNC_MODE_0                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                      ;
; ENUM_SYNC_MODE_1                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                      ;
; ENUM_SYNC_MODE_2                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                      ;
; ENUM_SYNC_MODE_3                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                      ;
; ENUM_SYNC_MODE_4                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                      ;
; ENUM_SYNC_MODE_5                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                      ;
; ENUM_TEST_MODE                          ; NORMAL_MODE                                                      ; String                                                                                                                                      ;
; ENUM_THLD_JAR1_0                        ; THRESHOLD_32                                                     ; String                                                                                                                                      ;
; ENUM_THLD_JAR1_1                        ; THRESHOLD_32                                                     ; String                                                                                                                                      ;
; ENUM_THLD_JAR1_2                        ; THRESHOLD_32                                                     ; String                                                                                                                                      ;
; ENUM_THLD_JAR1_3                        ; THRESHOLD_32                                                     ; String                                                                                                                                      ;
; ENUM_THLD_JAR1_4                        ; THRESHOLD_32                                                     ; String                                                                                                                                      ;
; ENUM_THLD_JAR1_5                        ; THRESHOLD_32                                                     ; String                                                                                                                                      ;
; ENUM_THLD_JAR2_0                        ; THRESHOLD_16                                                     ; String                                                                                                                                      ;
; ENUM_THLD_JAR2_1                        ; THRESHOLD_16                                                     ; String                                                                                                                                      ;
; ENUM_THLD_JAR2_2                        ; THRESHOLD_16                                                     ; String                                                                                                                                      ;
; ENUM_THLD_JAR2_3                        ; THRESHOLD_16                                                     ; String                                                                                                                                      ;
; ENUM_THLD_JAR2_4                        ; THRESHOLD_16                                                     ; String                                                                                                                                      ;
; ENUM_THLD_JAR2_5                        ; THRESHOLD_16                                                     ; String                                                                                                                                      ;
; ENUM_USE_ALMOST_EMPTY_0                 ; EMPTY                                                            ; String                                                                                                                                      ;
; ENUM_USE_ALMOST_EMPTY_1                 ; EMPTY                                                            ; String                                                                                                                                      ;
; ENUM_USE_ALMOST_EMPTY_2                 ; EMPTY                                                            ; String                                                                                                                                      ;
; ENUM_USE_ALMOST_EMPTY_3                 ; EMPTY                                                            ; String                                                                                                                                      ;
; ENUM_USER_ECC_EN                        ; DISABLE                                                          ; String                                                                                                                                      ;
; ENUM_USER_PRIORITY_0                    ; PRIORITY_1                                                       ; String                                                                                                                                      ;
; ENUM_USER_PRIORITY_1                    ; PRIORITY_1                                                       ; String                                                                                                                                      ;
; ENUM_USER_PRIORITY_2                    ; PRIORITY_1                                                       ; String                                                                                                                                      ;
; ENUM_USER_PRIORITY_3                    ; PRIORITY_1                                                       ; String                                                                                                                                      ;
; ENUM_USER_PRIORITY_4                    ; PRIORITY_1                                                       ; String                                                                                                                                      ;
; ENUM_USER_PRIORITY_5                    ; PRIORITY_1                                                       ; String                                                                                                                                      ;
; ENUM_WFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                      ;
; ENUM_WFIFO0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                      ;
; ENUM_WFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                      ;
; ENUM_WFIFO1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                      ;
; ENUM_WFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                      ;
; ENUM_WFIFO2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                      ;
; ENUM_WFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                      ;
; ENUM_WFIFO3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                      ;
; ENUM_WR_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                                                      ;
; ENUM_WR_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                                                      ;
; ENUM_WR_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                                                      ;
; ENUM_WR_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                                                      ;
; ENUM_WR_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                                                      ;
; ENUM_WR_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                                                      ;
; ENUM_WR_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                                                      ;
; ENUM_WR_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                                                      ;
; ENUM_WR_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                                                      ;
; ENUM_WR_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                                                      ;
; ENUM_WR_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                                                      ;
; ENUM_WR_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                                                      ;
; ENUM_WR_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                                                      ;
; ENUM_WR_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                                                      ;
; ENUM_WR_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                                                      ;
; ENUM_WR_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                                                      ;
; ENUM_WRITE_ODT_CHIP                     ; WRITE_CHIP0_ODT0_CHIP1                                           ; String                                                                                                                                      ;
; ENUM_ENABLE_BURST_INTERRUPT             ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_ENABLE_BURST_TERMINATE             ; DISABLED                                                         ; String                                                                                                                                      ;
; INTG_POWER_SAVING_EXIT_CYCLES           ; 5                                                                ; Signed Integer                                                                                                                              ;
; INTG_MEM_CLK_ENTRY_CYCLES               ; 10                                                               ; Signed Integer                                                                                                                              ;
; INTG_PRIORITY_REMAP                     ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_MEM_AUTO_PD_CYCLES                 ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_CYC_TO_RLD_JARS_0                  ; 1                                                                ; Signed Integer                                                                                                                              ;
; INTG_CYC_TO_RLD_JARS_1                  ; 1                                                                ; Signed Integer                                                                                                                              ;
; INTG_CYC_TO_RLD_JARS_2                  ; 1                                                                ; Signed Integer                                                                                                                              ;
; INTG_CYC_TO_RLD_JARS_3                  ; 1                                                                ; Signed Integer                                                                                                                              ;
; INTG_CYC_TO_RLD_JARS_4                  ; 1                                                                ; Signed Integer                                                                                                                              ;
; INTG_CYC_TO_RLD_JARS_5                  ; 1                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT           ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_ACT_TO_PCH           ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_ACT_TO_RDWR          ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_ARF_PERIOD           ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_ARF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT      ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID     ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_PCH_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_PDN_PERIOD           ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_PDN_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_RD_TO_PCH            ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD             ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR             ; 2                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_BC          ; 2                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP   ; 2                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_SRF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL        ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_WR_TO_PCH            ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD             ; 3                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_BC          ; 3                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP   ; 3                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR             ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_MEM_IF_TREFI                       ; 3120                                                             ; Signed Integer                                                                                                                              ;
; INTG_MEM_IF_TRFC                        ; 104                                                              ; Signed Integer                                                                                                                              ;
; INTG_RCFG_SUM_WT_PRIORITY_0             ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_RCFG_SUM_WT_PRIORITY_1             ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_RCFG_SUM_WT_PRIORITY_2             ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_RCFG_SUM_WT_PRIORITY_3             ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_RCFG_SUM_WT_PRIORITY_4             ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_RCFG_SUM_WT_PRIORITY_5             ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_RCFG_SUM_WT_PRIORITY_6             ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_RCFG_SUM_WT_PRIORITY_7             ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_SUM_WT_PRIORITY_0                  ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_SUM_WT_PRIORITY_1                  ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_SUM_WT_PRIORITY_2                  ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_SUM_WT_PRIORITY_3                  ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_SUM_WT_PRIORITY_4                  ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_SUM_WT_PRIORITY_5                  ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_SUM_WT_PRIORITY_6                  ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_SUM_WT_PRIORITY_7                  ; 0                                                                ; Signed Integer                                                                                                                              ;
; VECT_ATTR_COUNTER_ONE_MASK              ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                             ;
; VECT_ATTR_COUNTER_ONE_MATCH             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                             ;
; VECT_ATTR_COUNTER_ZERO_MASK             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                             ;
; VECT_ATTR_COUNTER_ZERO_MATCH            ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                             ;
; VECT_ATTR_DEBUG_SELECT_BYTE             ; 00000000000000000000000000000000                                 ; Unsigned Binary                                                                                                                             ;
+-----------------------------------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                                                                                                              ;
+------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OCT_TERM_CONTROL_WIDTH ; 16    ; Signed Integer                                                                                                                                                                                    ;
+------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+----------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value   ; Type                                                                                                                                                                                        ;
+----------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH       ; 7       ; Signed Integer                                                                                                                                                                              ;
; DELAY_BUFFER_MODE          ; HIGH    ; String                                                                                                                                                                                      ;
; DELAY_CHAIN_LENGTH         ; 8       ; Signed Integer                                                                                                                                                                              ;
; DLL_INPUT_FREQUENCY_PS_STR ; 2500 ps ; String                                                                                                                                                                                      ;
; DLL_OFFSET_CTRL_WIDTH      ; 6       ; Signed Integer                                                                                                                                                                              ;
+----------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_onchip_memory2_0:onchip_memory2_0 ;
+----------------+-----------------------------------+--------------------------------------------------------------------+
; Parameter Name ; Value                             ; Type                                                               ;
+----------------+-----------------------------------+--------------------------------------------------------------------+
; INIT_FILE      ; cycloneV_soc_onchip_memory2_0.hex ; String                                                             ;
+----------------+-----------------------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+-----------------------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                             ; Type                                                                     ;
+------------------------------------+-----------------------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                                                                  ;
; OPERATION_MODE                     ; SINGLE_PORT                       ; Untyped                                                                  ;
; WIDTH_A                            ; 32                                ; Signed Integer                                                           ;
; WIDTHAD_A                          ; 14                                ; Signed Integer                                                           ;
; NUMWORDS_A                         ; 16384                             ; Signed Integer                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                                                                  ;
; WIDTH_B                            ; 1                                 ; Untyped                                                                  ;
; WIDTHAD_B                          ; 1                                 ; Untyped                                                                  ;
; NUMWORDS_B                         ; 1                                 ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 4                                 ; Signed Integer                                                           ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                                 ; Signed Integer                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                         ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                                                                  ;
; INIT_FILE                          ; cycloneV_soc_onchip_memory2_0.hex ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 16384                             ; Signed Integer                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                            ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                            ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone V                         ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_vvn1                   ; Untyped                                                                  ;
+------------------------------------+-----------------------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:fut_0_avalon_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                               ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                                     ;
; AV_DATA_W                   ; 16    ; Signed Integer                                                                                                                                     ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                     ;
; AV_BYTEENABLE_W             ; 2     ; Signed Integer                                                                                                                                     ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                     ;
; UAV_BURSTCOUNT_W            ; 2     ; Signed Integer                                                                                                                                     ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                     ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                     ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                     ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                     ;
; USE_READ                    ; 0     ; Signed Integer                                                                                                                                     ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                     ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                     ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                     ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                     ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                     ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                     ;
; AV_SYMBOLS_PER_WORD         ; 2     ; Signed Integer                                                                                                                                     ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                     ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                     ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 30    ; Signed Integer                                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 8     ; Signed Integer                                                                                                                                   ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                   ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                                   ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                   ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 10    ; Signed Integer                                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:fut_0_avalon_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 75    ; Signed Integer                                                                                                                             ;
; PKT_QOS_L                 ; 75    ; Signed Integer                                                                                                                             ;
; PKT_DATA_SIDEBAND_H       ; 73    ; Signed Integer                                                                                                                             ;
; PKT_DATA_SIDEBAND_L       ; 73    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_SIDEBAND_H       ; 72    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_SIDEBAND_L       ; 72    ; Signed Integer                                                                                                                             ;
; PKT_CACHE_H               ; 85    ; Signed Integer                                                                                                                             ;
; PKT_CACHE_L               ; 82    ; Signed Integer                                                                                                                             ;
; PKT_THREAD_ID_H           ; 78    ; Signed Integer                                                                                                                             ;
; PKT_THREAD_ID_L           ; 78    ; Signed Integer                                                                                                                             ;
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                                             ;
; PKT_PROTECTION_H          ; 81    ; Signed Integer                                                                                                                             ;
; PKT_PROTECTION_L          ; 79    ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                                             ;
; PKT_BURST_TYPE_H          ; 71    ; Signed Integer                                                                                                                             ;
; PKT_BURST_TYPE_L          ; 70    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                             ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_H             ; 77    ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 86    ; Signed Integer                                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 87    ; Signed Integer                                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 88    ; Signed Integer                                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 90    ; Signed Integer                                                                                                                             ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                                                             ;
; ST_CHANNEL_W              ; 1     ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_W           ; 2     ; Signed Integer                                                                                                                             ;
; ID                        ; 0     ; Signed Integer                                                                                                                             ;
; SUPPRESS_0_BYTEEN_RSP     ; 1     ; Signed Integer                                                                                                                             ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                             ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                             ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_W            ; 10    ; Signed Integer                                                                                                                             ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                             ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                             ;
; PKT_DATA_W                ; 16    ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_W              ; 2     ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 92    ; Signed Integer                                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_H              ; 94    ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_L              ; 94    ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_H             ; 95    ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_L             ; 95    ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 84    ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 84    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 83    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                              ;
; PKT_PROTECTION_H          ; 99    ; Signed Integer                                                                                                                              ;
; PKT_PROTECTION_L          ; 97    ; Signed Integer                                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 105   ; Signed Integer                                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 104   ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 87    ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 85    ; Signed Integer                                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 106   ; Signed Integer                                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 108   ; Signed Integer                                                                                                                              ;
; ST_DATA_W                 ; 109   ; Signed Integer                                                                                                                              ;
; ST_CHANNEL_W              ; 1     ; Signed Integer                                                                                                                              ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 10    ; Signed Integer                                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                              ;
; FIFO_DATA_W               ; 110   ; Signed Integer                                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                       ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                       ;
; BYTE_CNT_W     ; 10    ; Signed Integer                                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 110   ; Signed Integer                                                                                                                                         ;
; FIFO_DEPTH          ; 15    ; Signed Integer                                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                         ;
; DATA_WIDTH          ; 110   ; Signed Integer                                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|cycloneV_soc_mm_interconnect_0_router:router|cycloneV_soc_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|cycloneV_soc_mm_interconnect_0_router_001:router_001|cycloneV_soc_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                  ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                                        ;
; IN_PKT_ADDR_H                 ; 49    ; Signed Integer                                                                                                                                        ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                        ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                                        ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 50    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BYTE_CNT_L             ; 56    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BYTE_CNT_H             ; 65    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BURSTWRAP_L            ; 66    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BURSTWRAP_H            ; 66    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BURST_SIZE_L           ; 67    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BURST_SIZE_H           ; 69    ; Signed Integer                                                                                                                                        ;
; IN_PKT_RESPONSE_STATUS_L      ; 86    ; Signed Integer                                                                                                                                        ;
; IN_PKT_RESPONSE_STATUS_H      ; 87    ; Signed Integer                                                                                                                                        ;
; IN_PKT_TRANS_EXCLUSIVE        ; 55    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BURST_TYPE_L           ; 70    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BURST_TYPE_H           ; 71    ; Signed Integer                                                                                                                                        ;
; IN_PKT_ORI_BURST_SIZE_L       ; 88    ; Signed Integer                                                                                                                                        ;
; IN_PKT_ORI_BURST_SIZE_H       ; 90    ; Signed Integer                                                                                                                                        ;
; IN_PKT_TRANS_WRITE            ; 52    ; Signed Integer                                                                                                                                        ;
; IN_ST_DATA_W                  ; 91    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                        ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BYTE_CNT_H            ; 83    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BURST_SIZE_L          ; 85    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BURST_SIZE_H          ; 87    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_RESPONSE_STATUS_L     ; 104   ; Signed Integer                                                                                                                                        ;
; OUT_PKT_RESPONSE_STATUS_H     ; 105   ; Signed Integer                                                                                                                                        ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BURST_TYPE_L          ; 88    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BURST_TYPE_H          ; 89    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 106   ; Signed Integer                                                                                                                                        ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 108   ; Signed Integer                                                                                                                                        ;
; OUT_ST_DATA_W                 ; 109   ; Signed Integer                                                                                                                                        ;
; ST_CHANNEL_W                  ; 1     ; Signed Integer                                                                                                                                        ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                        ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                        ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                        ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                                        ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                        ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                     ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                                     ;
; BYTE_CNT_W     ; 10    ; Signed Integer                                                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_rsp_width_adapter ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                  ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                                        ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                                                        ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                        ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                                        ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BYTE_CNT_H             ; 83    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BURSTWRAP_L            ; 84    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BURSTWRAP_H            ; 84    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BURST_SIZE_L           ; 85    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BURST_SIZE_H           ; 87    ; Signed Integer                                                                                                                                        ;
; IN_PKT_RESPONSE_STATUS_L      ; 104   ; Signed Integer                                                                                                                                        ;
; IN_PKT_RESPONSE_STATUS_H      ; 105   ; Signed Integer                                                                                                                                        ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BURST_TYPE_L           ; 88    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BURST_TYPE_H           ; 89    ; Signed Integer                                                                                                                                        ;
; IN_PKT_ORI_BURST_SIZE_L       ; 106   ; Signed Integer                                                                                                                                        ;
; IN_PKT_ORI_BURST_SIZE_H       ; 108   ; Signed Integer                                                                                                                                        ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                                                        ;
; IN_ST_DATA_W                  ; 109   ; Signed Integer                                                                                                                                        ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                        ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_RESPONSE_STATUS_L     ; 86    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_RESPONSE_STATUS_H     ; 87    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BURST_TYPE_L          ; 70    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BURST_TYPE_H          ; 71    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 88    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 90    ; Signed Integer                                                                                                                                        ;
; OUT_ST_DATA_W                 ; 91    ; Signed Integer                                                                                                                                        ;
; ST_CHANNEL_W                  ; 1     ; Signed Integer                                                                                                                                        ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                                        ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                        ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                        ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                                        ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                        ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|cycloneV_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                               ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                     ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 14    ; Signed Integer                                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                 ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                 ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                 ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; ID_WIDTH                  ; 12    ; Signed Integer                                                                                                                               ;
; ADDR_WIDTH                ; 30    ; Signed Integer                                                                                                                               ;
; RDATA_WIDTH               ; 64    ; Signed Integer                                                                                                                               ;
; WDATA_WIDTH               ; 64    ; Signed Integer                                                                                                                               ;
; ADDR_USER_WIDTH           ; 1     ; Signed Integer                                                                                                                               ;
; DATA_USER_WIDTH           ; 1     ; Signed Integer                                                                                                                               ;
; AXI_LOCK_WIDTH            ; 2     ; Signed Integer                                                                                                                               ;
; AXI_BURST_LENGTH_WIDTH    ; 4     ; Signed Integer                                                                                                                               ;
; WRITE_ISSUING_CAPABILITY  ; 8     ; Signed Integer                                                                                                                               ;
; READ_ISSUING_CAPABILITY   ; 8     ; Signed Integer                                                                                                                               ;
; AXI_VERSION               ; AXI3  ; String                                                                                                                                       ;
; PKT_THREAD_ID_H           ; 146   ; Signed Integer                                                                                                                               ;
; PKT_THREAD_ID_L           ; 135   ; Signed Integer                                                                                                                               ;
; PKT_QOS_H                 ; 132   ; Signed Integer                                                                                                                               ;
; PKT_QOS_L                 ; 132   ; Signed Integer                                                                                                                               ;
; PKT_BEGIN_BURST           ; 131   ; Signed Integer                                                                                                                               ;
; PKT_CACHE_H               ; 153   ; Signed Integer                                                                                                                               ;
; PKT_CACHE_L               ; 150   ; Signed Integer                                                                                                                               ;
; PKT_ADDR_SIDEBAND_H       ; 129   ; Signed Integer                                                                                                                               ;
; PKT_ADDR_SIDEBAND_L       ; 129   ; Signed Integer                                                                                                                               ;
; PKT_DATA_SIDEBAND_H       ; 130   ; Signed Integer                                                                                                                               ;
; PKT_DATA_SIDEBAND_L       ; 130   ; Signed Integer                                                                                                                               ;
; PKT_PROTECTION_H          ; 149   ; Signed Integer                                                                                                                               ;
; PKT_PROTECTION_L          ; 147   ; Signed Integer                                                                                                                               ;
; PKT_BURST_SIZE_H          ; 126   ; Signed Integer                                                                                                                               ;
; PKT_BURST_SIZE_L          ; 124   ; Signed Integer                                                                                                                               ;
; PKT_BURST_TYPE_H          ; 128   ; Signed Integer                                                                                                                               ;
; PKT_BURST_TYPE_L          ; 127   ; Signed Integer                                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 154   ; Signed Integer                                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 155   ; Signed Integer                                                                                                                               ;
; PKT_BURSTWRAP_H           ; 123   ; Signed Integer                                                                                                                               ;
; PKT_BURSTWRAP_L           ; 116   ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_H            ; 115   ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_L            ; 108   ; Signed Integer                                                                                                                               ;
; PKT_ADDR_H                ; 101   ; Signed Integer                                                                                                                               ;
; PKT_ADDR_L                ; 72    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_EXCLUSIVE       ; 107   ; Signed Integer                                                                                                                               ;
; PKT_TRANS_LOCK            ; 106   ; Signed Integer                                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 102   ; Signed Integer                                                                                                                               ;
; PKT_TRANS_POSTED          ; 103   ; Signed Integer                                                                                                                               ;
; PKT_TRANS_WRITE           ; 104   ; Signed Integer                                                                                                                               ;
; PKT_TRANS_READ            ; 105   ; Signed Integer                                                                                                                               ;
; PKT_DATA_H                ; 63    ; Signed Integer                                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_H              ; 133   ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_L              ; 133   ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_H             ; 134   ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_L             ; 134   ; Signed Integer                                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 158   ; Signed Integer                                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 156   ; Signed Integer                                                                                                                               ;
; ST_DATA_W                 ; 159   ; Signed Integer                                                                                                                               ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                               ;
; ID                        ; 0     ; Signed Integer                                                                                                                               ;
; PKT_BURSTWRAP_W           ; 8     ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_W            ; 8     ; Signed Integer                                                                                                                               ;
; PKT_ADDR_W                ; 30    ; Signed Integer                                                                                                                               ;
; PKT_DATA_W                ; 64    ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_W              ; 8     ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                       ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 30    ; Signed Integer                                                                                                                                                                                             ;
; BURSTWRAP_W       ; 8     ; Signed Integer                                                                                                                                                                                             ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                                             ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                             ;
; INCREMENT_ADDRESS ; 1     ; Signed Integer                                                                                                                                                                                             ;
; NUMSYMBOLS        ; 8     ; Signed Integer                                                                                                                                                                                             ;
; SELECT_BITS       ; 3     ; Signed Integer                                                                                                                                                                                             ;
; IN_DATA_W         ; 42    ; Signed Integer                                                                                                                                                                                             ;
; OUT_DATA_W        ; 33    ; Signed Integer                                                                                                                                                                                             ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_H              ; 97    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_L              ; 97    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_L             ; 98    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 80    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 79    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_H          ; 113   ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_L          ; 111   ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 119   ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 118   ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 120   ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 122   ; Signed Integer                                                                                                                            ;
; ST_DATA_W                 ; 123   ; Signed Integer                                                                                                                            ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                            ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                            ;
; FIFO_DATA_W               ; 124   ; Signed Integer                                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                                     ;
; BURSTWRAP_W    ; 8     ; Signed Integer                                                                                                                                                                                     ;
; BYTE_CNT_W     ; 8     ; Signed Integer                                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 124   ; Signed Integer                                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                       ;
; DATA_WIDTH          ; 124   ; Signed Integer                                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                         ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                         ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                         ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|cycloneV_soc_mm_interconnect_1_router:router|cycloneV_soc_mm_interconnect_1_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|cycloneV_soc_mm_interconnect_1_router:router_001|cycloneV_soc_mm_interconnect_1_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|cycloneV_soc_mm_interconnect_1_router_002:router_002|cycloneV_soc_mm_interconnect_1_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                              ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                                      ;
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                                                      ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 79    ; Signed Integer                                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 80    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                      ;
; PKT_BURST_TYPE_H          ; 92    ; Signed Integer                                                                                                                                      ;
; PKT_BURST_TYPE_L          ; 91    ; Signed Integer                                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                                                      ;
; ST_DATA_W                 ; 123   ; Signed Integer                                                                                                                                      ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                      ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                      ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                      ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                                      ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                      ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                      ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                      ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                      ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                      ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                      ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                      ;
; OUT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                                      ;
; OUT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 79    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 80    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_BURST_TYPE_H          ; 92    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_BURST_TYPE_L          ; 91    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                                                                                                                                      ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                                      ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
; ST_DATA_W                 ; 123   ; Signed Integer                                                                                                                                                                                                                      ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                                                                                                      ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                                      ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
; OUT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                                                                                                                      ;
; OUT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                              ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 30    ; Signed Integer                                                                                                                                                                                                                                                                                    ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
; IN_DATA_W         ; 33    ; Signed Integer                                                                                                                                                                                                                                                                                    ;
; OUT_DATA_W        ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                    ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 8     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; PKT_BURSTWRAP_W   ; 8     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                                      ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|cycloneV_soc_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                   ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                         ;
; SCHEME         ; round-robin ; String                                                                                                                                                                 ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                         ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|cycloneV_soc_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                                      ;
; IN_PKT_ADDR_H                 ; 65    ; Signed Integer                                                                                                                                      ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                      ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                                      ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                                      ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                                      ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 66    ; Signed Integer                                                                                                                                      ;
; IN_PKT_BYTE_CNT_L             ; 72    ; Signed Integer                                                                                                                                      ;
; IN_PKT_BYTE_CNT_H             ; 79    ; Signed Integer                                                                                                                                      ;
; IN_PKT_BURSTWRAP_L            ; 80    ; Signed Integer                                                                                                                                      ;
; IN_PKT_BURSTWRAP_H            ; 87    ; Signed Integer                                                                                                                                      ;
; IN_PKT_BURST_SIZE_L           ; 88    ; Signed Integer                                                                                                                                      ;
; IN_PKT_BURST_SIZE_H           ; 90    ; Signed Integer                                                                                                                                      ;
; IN_PKT_RESPONSE_STATUS_L      ; 118   ; Signed Integer                                                                                                                                      ;
; IN_PKT_RESPONSE_STATUS_H      ; 119   ; Signed Integer                                                                                                                                      ;
; IN_PKT_TRANS_EXCLUSIVE        ; 71    ; Signed Integer                                                                                                                                      ;
; IN_PKT_BURST_TYPE_L           ; 91    ; Signed Integer                                                                                                                                      ;
; IN_PKT_BURST_TYPE_H           ; 92    ; Signed Integer                                                                                                                                      ;
; IN_PKT_ORI_BURST_SIZE_L       ; 120   ; Signed Integer                                                                                                                                      ;
; IN_PKT_ORI_BURST_SIZE_H       ; 122   ; Signed Integer                                                                                                                                      ;
; IN_PKT_TRANS_WRITE            ; 68    ; Signed Integer                                                                                                                                      ;
; IN_ST_DATA_W                  ; 123   ; Signed Integer                                                                                                                                      ;
; OUT_PKT_ADDR_L                ; 72    ; Signed Integer                                                                                                                                      ;
; OUT_PKT_ADDR_H                ; 101   ; Signed Integer                                                                                                                                      ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                      ;
; OUT_PKT_DATA_H                ; 63    ; Signed Integer                                                                                                                                      ;
; OUT_PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                                                                      ;
; OUT_PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                                                                      ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 102   ; Signed Integer                                                                                                                                      ;
; OUT_PKT_BYTE_CNT_L            ; 108   ; Signed Integer                                                                                                                                      ;
; OUT_PKT_BYTE_CNT_H            ; 115   ; Signed Integer                                                                                                                                      ;
; OUT_PKT_BURST_SIZE_L          ; 124   ; Signed Integer                                                                                                                                      ;
; OUT_PKT_BURST_SIZE_H          ; 126   ; Signed Integer                                                                                                                                      ;
; OUT_PKT_RESPONSE_STATUS_L     ; 154   ; Signed Integer                                                                                                                                      ;
; OUT_PKT_RESPONSE_STATUS_H     ; 155   ; Signed Integer                                                                                                                                      ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 107   ; Signed Integer                                                                                                                                      ;
; OUT_PKT_BURST_TYPE_L          ; 127   ; Signed Integer                                                                                                                                      ;
; OUT_PKT_BURST_TYPE_H          ; 128   ; Signed Integer                                                                                                                                      ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 156   ; Signed Integer                                                                                                                                      ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 158   ; Signed Integer                                                                                                                                      ;
; OUT_ST_DATA_W                 ; 159   ; Signed Integer                                                                                                                                      ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                                                                                                      ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                      ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                      ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                                                                      ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                                      ;
; ENABLE_ADDRESS_ALIGNMENT      ; 1     ; Signed Integer                                                                                                                                      ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                                                   ;
; BURSTWRAP_W    ; 8     ; Signed Integer                                                                                                                                                                                                   ;
; BYTE_CNT_W     ; 8     ; Signed Integer                                                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 72    ; Signed Integer                                                                                                                                      ;
; IN_PKT_ADDR_H                 ; 101   ; Signed Integer                                                                                                                                      ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                      ;
; IN_PKT_DATA_H                 ; 63    ; Signed Integer                                                                                                                                      ;
; IN_PKT_BYTEEN_L               ; 64    ; Signed Integer                                                                                                                                      ;
; IN_PKT_BYTEEN_H               ; 71    ; Signed Integer                                                                                                                                      ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 102   ; Signed Integer                                                                                                                                      ;
; IN_PKT_BYTE_CNT_L             ; 108   ; Signed Integer                                                                                                                                      ;
; IN_PKT_BYTE_CNT_H             ; 115   ; Signed Integer                                                                                                                                      ;
; IN_PKT_BURSTWRAP_L            ; 116   ; Signed Integer                                                                                                                                      ;
; IN_PKT_BURSTWRAP_H            ; 123   ; Signed Integer                                                                                                                                      ;
; IN_PKT_BURST_SIZE_L           ; 124   ; Signed Integer                                                                                                                                      ;
; IN_PKT_BURST_SIZE_H           ; 126   ; Signed Integer                                                                                                                                      ;
; IN_PKT_RESPONSE_STATUS_L      ; 154   ; Signed Integer                                                                                                                                      ;
; IN_PKT_RESPONSE_STATUS_H      ; 155   ; Signed Integer                                                                                                                                      ;
; IN_PKT_TRANS_EXCLUSIVE        ; 107   ; Signed Integer                                                                                                                                      ;
; IN_PKT_BURST_TYPE_L           ; 127   ; Signed Integer                                                                                                                                      ;
; IN_PKT_BURST_TYPE_H           ; 128   ; Signed Integer                                                                                                                                      ;
; IN_PKT_ORI_BURST_SIZE_L       ; 156   ; Signed Integer                                                                                                                                      ;
; IN_PKT_ORI_BURST_SIZE_H       ; 158   ; Signed Integer                                                                                                                                      ;
; IN_PKT_TRANS_WRITE            ; 104   ; Signed Integer                                                                                                                                      ;
; IN_ST_DATA_W                  ; 159   ; Signed Integer                                                                                                                                      ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                      ;
; OUT_PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                                      ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                      ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                      ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                      ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                      ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                                      ;
; OUT_PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                                      ;
; OUT_PKT_BYTE_CNT_H            ; 79    ; Signed Integer                                                                                                                                      ;
; OUT_PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                                                      ;
; OUT_PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                                                      ;
; OUT_PKT_RESPONSE_STATUS_L     ; 118   ; Signed Integer                                                                                                                                      ;
; OUT_PKT_RESPONSE_STATUS_H     ; 119   ; Signed Integer                                                                                                                                      ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 71    ; Signed Integer                                                                                                                                      ;
; OUT_PKT_BURST_TYPE_L          ; 91    ; Signed Integer                                                                                                                                      ;
; OUT_PKT_BURST_TYPE_H          ; 92    ; Signed Integer                                                                                                                                      ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 120   ; Signed Integer                                                                                                                                      ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 122   ; Signed Integer                                                                                                                                      ;
; OUT_ST_DATA_W                 ; 123   ; Signed Integer                                                                                                                                      ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                                                                                                      ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                      ;
; PACKING                       ; 0     ; Signed Integer                                                                                                                                      ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                                                                      ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                                      ;
; ENABLE_ADDRESS_ALIGNMENT      ; 1     ; Signed Integer                                                                                                                                      ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                            ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 30    ; Signed Integer                                                                                                                                                                                                                  ;
; BURSTWRAP_W       ; 8     ; Signed Integer                                                                                                                                                                                                                  ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                                                                  ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                  ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; NUMSYMBOLS        ; 8     ; Signed Integer                                                                                                                                                                                                                  ;
; SELECT_BITS       ; 3     ; Signed Integer                                                                                                                                                                                                                  ;
; IN_DATA_W         ; 42    ; Signed Integer                                                                                                                                                                                                                  ;
; OUT_DATA_W        ; 33    ; Signed Integer                                                                                                                                                                                                                  ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|cycloneV_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                               ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                     ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:led_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                    ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sw_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:fut_0_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 7     ; Signed Integer                                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                         ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                         ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                         ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                         ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; ID_WIDTH                  ; 12    ; Signed Integer                                                                                                                                  ;
; ADDR_WIDTH                ; 21    ; Signed Integer                                                                                                                                  ;
; RDATA_WIDTH               ; 32    ; Signed Integer                                                                                                                                  ;
; WDATA_WIDTH               ; 32    ; Signed Integer                                                                                                                                  ;
; ADDR_USER_WIDTH           ; 1     ; Signed Integer                                                                                                                                  ;
; DATA_USER_WIDTH           ; 1     ; Signed Integer                                                                                                                                  ;
; AXI_LOCK_WIDTH            ; 2     ; Signed Integer                                                                                                                                  ;
; AXI_BURST_LENGTH_WIDTH    ; 4     ; Signed Integer                                                                                                                                  ;
; WRITE_ISSUING_CAPABILITY  ; 8     ; Signed Integer                                                                                                                                  ;
; READ_ISSUING_CAPABILITY   ; 8     ; Signed Integer                                                                                                                                  ;
; AXI_VERSION               ; AXI3  ; String                                                                                                                                          ;
; PKT_THREAD_ID_H           ; 101   ; Signed Integer                                                                                                                                  ;
; PKT_THREAD_ID_L           ; 90    ; Signed Integer                                                                                                                                  ;
; PKT_QOS_H                 ; 85    ; Signed Integer                                                                                                                                  ;
; PKT_QOS_L                 ; 85    ; Signed Integer                                                                                                                                  ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                  ;
; PKT_CACHE_H               ; 108   ; Signed Integer                                                                                                                                  ;
; PKT_CACHE_L               ; 105   ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                                  ;
; PKT_DATA_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                                  ;
; PKT_DATA_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                                  ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                                                                  ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_EXCLUSIVE       ; 62    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                  ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                                  ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                                  ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                                  ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 113   ; Signed Integer                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 111   ; Signed Integer                                                                                                                                  ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                                  ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                                  ;
; ID                        ; 0     ; Signed Integer                                                                                                                                  ;
; PKT_BURSTWRAP_W           ; 7     ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_W            ; 7     ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_W                ; 21    ; Signed Integer                                                                                                                                  ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                  ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                                  ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                          ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                ;
; BURSTWRAP_W       ; 7     ; Signed Integer                                                                                                                                                                                                ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                                                ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                ;
; INCREMENT_ADDRESS ; 1     ; Signed Integer                                                                                                                                                                                                ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                ;
; IN_DATA_W         ; 32    ; Signed Integer                                                                                                                                                                                                ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                                ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:led_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                               ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                               ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 111   ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 113   ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                               ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                               ;
; FIFO_DATA_W               ; 115   ; Signed Integer                                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                        ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                        ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                          ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                          ;
; DATA_WIDTH          ; 115   ; Signed Integer                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                            ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                            ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                            ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sw_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 111   ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 113   ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                              ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                              ;
; FIFO_DATA_W               ; 115   ; Signed Integer                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                       ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                       ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                         ;
; DATA_WIDTH          ; 115   ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                           ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                           ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:fut_0_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 111   ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 113   ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                    ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                    ;
; FIFO_DATA_W               ; 115   ; Signed Integer                                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:fut_0_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                             ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                             ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fut_0_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                               ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                               ;
; DATA_WIDTH          ; 115   ; Signed Integer                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fut_0_slave_agent_rdata_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                 ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                 ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_router:router|cycloneV_soc_mm_interconnect_2_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_router:router_001|cycloneV_soc_mm_interconnect_2_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_router_002:router_002|cycloneV_soc_mm_interconnect_2_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_router_002:router_003|cycloneV_soc_mm_interconnect_2_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_router_002:router_004|cycloneV_soc_mm_interconnect_2_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                                         ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                                         ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                                         ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                                         ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                                         ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                                         ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                                         ;
; MAX_OUTSTANDING_RESPONSES ; 3     ; Signed Integer                                                                                                                                         ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                                         ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                                         ;
; VALID_WIDTH               ; 3     ; Signed Integer                                                                                                                                         ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                                         ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                                         ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                                         ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                                         ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                                         ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                                         ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                                         ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                                         ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                                         ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                                         ;
; MAX_OUTSTANDING_RESPONSES ; 3     ; Signed Integer                                                                                                                                         ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                                         ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                                         ;
; VALID_WIDTH               ; 3     ; Signed Integer                                                                                                                                         ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                                         ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                                         ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                                         ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                 ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                         ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                         ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                         ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                         ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                         ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                         ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                         ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                         ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                         ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                         ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                         ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                         ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                         ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                         ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                         ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                                                                                         ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                                                                         ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                                                                         ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                         ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                                                                                         ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                                                                                         ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                         ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                         ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                         ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                         ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                                                                                                         ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                                                                                                         ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                         ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                         ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                         ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                         ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                         ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                                                                         ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                 ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                                                                                       ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                       ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                       ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                       ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                       ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                       ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                       ;
; IN_DATA_W         ; 24    ; Signed Integer                                                                                                                                                                                                                                                                       ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                                                                                                       ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                   ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                                         ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                                         ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                         ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                        ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                        ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                        ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                        ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                        ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                        ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                        ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                        ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                        ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                        ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                        ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                        ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                        ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                        ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                        ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                        ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                        ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                                                                                        ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                                                                        ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                                                                        ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                        ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                                                                                        ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                                                                                        ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                        ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                                                                                                        ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                                                                                                        ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                        ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                                                                        ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                                                                                      ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; IN_DATA_W         ; 24    ; Signed Integer                                                                                                                                                                                                                                                                      ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                                                                                                      ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                  ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                                        ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                                        ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                        ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                      ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                              ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                              ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                              ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                              ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                              ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                              ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                              ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                              ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                              ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                              ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                              ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                              ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                              ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                              ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                              ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                              ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                              ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                                                                                              ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                              ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                                                                                                              ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                                                                                                              ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                              ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                                                                              ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                      ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                                                                                            ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                            ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                            ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                            ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                            ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                            ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                            ;
; IN_DATA_W         ; 24    ; Signed Integer                                                                                                                                                                                                                                                                            ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                                                                                                            ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                        ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                                              ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                                              ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                              ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:fut_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                   ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                         ;
; SCHEME         ; round-robin ; String                                                                                                                                                                 ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                         ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                       ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                                                                                     ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                             ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                       ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                                                                                     ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                             ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                        ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                                              ;
; SCHEME         ; no-arb ; String                                                                                                                                                                      ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                              ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                            ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                                                  ;
; SCHEME         ; no-arb ; String                                                                                                                                                                          ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                               ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                     ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller ;
+---------------------------+----------+--------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                     ;
+---------------------------+----------+--------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                           ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                   ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                           ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                           ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                           ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                           ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                           ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                           ;
+---------------------------+----------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                         ;
+---------------------------+----------+------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                               ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                               ;
+---------------------------+----------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_data_bits                                   ; 232                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_trigger_bits                                ; 232                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; sld_inversion_mask_length                       ; 717                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_storage_qualifier_bits                      ; 232                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                  ;
+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                   ;
+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 22                                                                                                                      ;
; Entity Instance                       ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_INPUT_MULTIPLIERS:0:lpm_multX            ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                      ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                      ;
;     -- LPM_WIDTHP                     ; 64                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                      ;
; Entity Instance                       ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_INPUT_MULTIPLIERS:1:lpm_multX            ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                      ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                      ;
;     -- LPM_WIDTHP                     ; 64                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                      ;
; Entity Instance                       ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_INPUT_MULTIPLIERS:2:lpm_multX            ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                      ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                      ;
;     -- LPM_WIDTHP                     ; 64                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                      ;
; Entity Instance                       ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_INPUT_MULTIPLIERS:3:lpm_multX            ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                      ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                      ;
;     -- LPM_WIDTHP                     ; 64                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                      ;
; Entity Instance                       ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_INPUT_MULTIPLIERS:4:lpm_multX            ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                      ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                      ;
;     -- LPM_WIDTHP                     ; 64                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                      ;
; Entity Instance                       ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_INPUT_MULTIPLIERS:5:lpm_multX            ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                      ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                      ;
;     -- LPM_WIDTHP                     ; 64                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                      ;
; Entity Instance                       ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_INPUT_MULTIPLIERS:6:lpm_multX            ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                      ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                      ;
;     -- LPM_WIDTHP                     ; 64                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                      ;
; Entity Instance                       ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_INPUT_MULTIPLIERS:7:lpm_multX            ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                      ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                      ;
;     -- LPM_WIDTHP                     ; 64                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                      ;
; Entity Instance                       ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_INPUT_MULTIPLIERS:8:lpm_multX            ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                      ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                      ;
;     -- LPM_WIDTHP                     ; 64                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                      ;
; Entity Instance                       ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_INPUT_MULTIPLIERS:9:lpm_multX            ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                      ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                      ;
;     -- LPM_WIDTHP                     ; 64                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                      ;
; Entity Instance                       ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_INPUT_MULTIPLIERS:10:lpm_multX           ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                      ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                      ;
;     -- LPM_WIDTHP                     ; 64                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                      ;
; Entity Instance                       ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_OUTPUT_MULTIPLIERS:0:lpm_mult_component  ;
;     -- LPM_WIDTHA                     ; 48                                                                                                                      ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                      ;
;     -- LPM_WIDTHP                     ; 64                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                      ;
; Entity Instance                       ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_OUTPUT_MULTIPLIERS:1:lpm_mult_component  ;
;     -- LPM_WIDTHA                     ; 48                                                                                                                      ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                      ;
;     -- LPM_WIDTHP                     ; 64                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                      ;
; Entity Instance                       ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_OUTPUT_MULTIPLIERS:2:lpm_mult_component  ;
;     -- LPM_WIDTHA                     ; 48                                                                                                                      ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                      ;
;     -- LPM_WIDTHP                     ; 64                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                      ;
; Entity Instance                       ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_OUTPUT_MULTIPLIERS:3:lpm_mult_component  ;
;     -- LPM_WIDTHA                     ; 48                                                                                                                      ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                      ;
;     -- LPM_WIDTHP                     ; 64                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                      ;
; Entity Instance                       ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_OUTPUT_MULTIPLIERS:4:lpm_mult_component  ;
;     -- LPM_WIDTHA                     ; 48                                                                                                                      ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                      ;
;     -- LPM_WIDTHP                     ; 64                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                      ;
; Entity Instance                       ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_OUTPUT_MULTIPLIERS:5:lpm_mult_component  ;
;     -- LPM_WIDTHA                     ; 48                                                                                                                      ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                      ;
;     -- LPM_WIDTHP                     ; 64                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                      ;
; Entity Instance                       ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_OUTPUT_MULTIPLIERS:6:lpm_mult_component  ;
;     -- LPM_WIDTHA                     ; 48                                                                                                                      ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                      ;
;     -- LPM_WIDTHP                     ; 64                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                      ;
; Entity Instance                       ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_OUTPUT_MULTIPLIERS:7:lpm_mult_component  ;
;     -- LPM_WIDTHA                     ; 48                                                                                                                      ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                      ;
;     -- LPM_WIDTHP                     ; 64                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                      ;
; Entity Instance                       ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_OUTPUT_MULTIPLIERS:8:lpm_mult_component  ;
;     -- LPM_WIDTHA                     ; 48                                                                                                                      ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                      ;
;     -- LPM_WIDTHP                     ; 64                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                      ;
; Entity Instance                       ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_OUTPUT_MULTIPLIERS:9:lpm_mult_component  ;
;     -- LPM_WIDTHA                     ; 48                                                                                                                      ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                      ;
;     -- LPM_WIDTHP                     ; 64                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                      ;
; Entity Instance                       ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_OUTPUT_MULTIPLIERS:10:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 48                                                                                                                      ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                      ;
;     -- LPM_WIDTHP                     ; 64                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                      ;
+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                 ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                                    ;
; Entity Instance                           ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                   ;
;     -- NUMWORDS_A                         ; 16384                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                             ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                        ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+---------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                       ;
+----------------+--------+----------+---------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                        ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                  ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                  ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                  ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                  ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                  ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                  ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                  ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                  ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                  ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                  ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                  ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                  ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                  ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                  ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                  ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                  ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                  ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                  ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                  ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                  ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                  ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                  ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                  ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                  ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                  ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                  ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                  ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                  ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                  ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                  ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                  ;
+----------------+--------+----------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                         ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                    ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                    ;
+----------------+-------+----------+------------------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                               ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                               ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                               ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                               ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                               ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                               ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                               ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                               ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                               ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                               ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                               ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                               ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                               ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                               ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                               ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                               ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                               ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                               ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                               ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                               ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                               ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                               ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                               ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                               ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                               ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                               ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                               ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                               ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                               ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                               ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                               ;
+----------------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                              ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                         ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                         ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                  ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub" ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                              ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                         ;
; b[7] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                         ;
; diff ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                  ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                        ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                   ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                   ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                            ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                        ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                   ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                   ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                            ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                        ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                   ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                   ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                            ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                        ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                   ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                   ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                            ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                          ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                     ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                        ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                   ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                   ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                            ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                              ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[6..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                         ;
; d[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                         ;
; d[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                         ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                                                                                  ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                             ;
; reset            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                             ;
; in_valid         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                             ;
; in_sop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                             ;
; in_eop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                             ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                   ;
; out_data[22..21] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                      ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_router_002:router_002|cycloneV_soc_mm_interconnect_2_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                       ;
; default_src_channel    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_router:router|cycloneV_soc_mm_interconnect_2_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                              ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fut_0_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                             ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fut_0_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:fut_0_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                   ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                              ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                       ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sw_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                             ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                        ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                      ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:led_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                              ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                         ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                           ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_data[22..21] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                               ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; awuser   ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; aruser   ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; awqos    ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; arqos    ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; awregion ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; arregion ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; wuser    ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; ruser    ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; buser    ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:fut_0_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sw_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:led_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size" ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                             ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_data[41..33]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                        ;
; out_data[32..30] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                 ;
; in_valid         ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                              ;
; in_sop           ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                              ;
; in_eop           ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                              ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                              ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter" ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                          ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                     ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                       ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                           ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                  ;
; sink_burstsize[2]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; sink_burstsize[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                  ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                           ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                           ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                           ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                           ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter" ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                          ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                     ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|cycloneV_soc_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                               ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                          ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub" ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[8] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                      ;
; b[8] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                      ;
; diff ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[8]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                ;
; b[8]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                ;
; diff[7..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                         ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[8]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                ;
; b[8]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                ;
; diff[7..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                         ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[8]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                ;
; b[8]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                ;
; diff[7..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                         ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[8]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                ;
; b[8]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                ;
; diff[7..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                         ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                       ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                  ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[8]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                ;
; b[8]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                ;
; diff[7..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                         ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                           ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[7..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                      ;
; d[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                      ;
; d[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                      ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                                                                                               ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                          ;
; reset            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                          ;
; in_valid         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                          ;
; in_sop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                          ;
; in_eop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                          ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                ;
; out_data[31..30] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                   ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|cycloneV_soc_mm_interconnect_1_router_002:router_002|cycloneV_soc_mm_interconnect_1_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                       ;
; default_src_channel    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|cycloneV_soc_mm_interconnect_1_router:router|cycloneV_soc_mm_interconnect_1_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                     ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                   ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                           ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                      ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                        ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_data[32..30] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                            ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent" ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                          ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; awuser   ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; aruser   ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; awqos    ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; arqos    ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; awregion ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; arregion ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; wuser    ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; ruser    ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; buser    ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                   ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                              ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_rsp_width_adapter" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                            ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                       ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                         ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                             ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                    ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                    ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                    ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                          ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                                          ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                          ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                            ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                       ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|cycloneV_soc_mm_interconnect_0_router_001:router_001|cycloneV_soc_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|cycloneV_soc_mm_interconnect_0_router:router|cycloneV_soc_mm_interconnect_0_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                     ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                             ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                        ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:fut_0_avalon_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                           ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                     ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:fut_0_avalon_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                    ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_read                ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_readdata            ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+----------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                    ;
+--------+-------+----------+----------------------------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                                               ;
+--------+-------+----------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                                                                   ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; local_init_done         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; local_cal_success       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; local_cal_fail          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; afi_init_req            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; afi_cal_req             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; afi_seq_busy            ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; afi_ctl_refresh_done    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; afi_ctl_long_idle       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; mp_cmd_clk_0            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; mp_cmd_reset_n_0        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                              ;
; mp_cmd_clk_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; mp_cmd_reset_n_1        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                              ;
; mp_cmd_clk_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; mp_cmd_reset_n_2        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                              ;
; mp_cmd_clk_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; mp_cmd_reset_n_3        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                              ;
; mp_cmd_clk_4            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; mp_cmd_reset_n_4        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                              ;
; mp_cmd_clk_5            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; mp_cmd_reset_n_5        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                              ;
; mp_rfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; mp_rfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                              ;
; mp_wfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; mp_wfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                              ;
; mp_rfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; mp_rfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                              ;
; mp_wfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; mp_wfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                              ;
; mp_rfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; mp_rfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                              ;
; mp_wfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; mp_wfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                              ;
; mp_rfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; mp_rfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                              ;
; mp_wfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; mp_wfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                              ;
; csr_clk                 ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; csr_reset_n             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                              ;
; avl_ready_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; avl_burstbegin_0        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_addr_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_rdata_valid_0       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; avl_rdata_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; avl_wdata_0             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_be_0                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_read_req_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_write_req_0         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_size_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_ready_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; avl_burstbegin_1        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_addr_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_rdata_valid_1       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; avl_rdata_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; avl_wdata_1             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_be_1                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_read_req_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_write_req_1         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_size_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_ready_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; avl_burstbegin_2        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_addr_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_rdata_valid_2       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; avl_rdata_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; avl_wdata_2             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_be_2                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_read_req_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_write_req_2         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_size_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_ready_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; avl_burstbegin_3        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_addr_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_rdata_valid_3       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; avl_rdata_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; avl_wdata_3             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_be_3                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_read_req_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_write_req_3         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_size_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_ready_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; avl_burstbegin_4        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_addr_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_rdata_valid_4       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; avl_rdata_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; avl_wdata_4             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_be_4                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_read_req_4          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_write_req_4         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_size_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_ready_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; avl_burstbegin_5        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_addr_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_rdata_valid_5       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; avl_rdata_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; avl_wdata_5             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_be_5                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_read_req_5          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_write_req_5         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_size_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; csr_write_req           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; csr_read_req            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; csr_waitrequest         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; csr_addr                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; csr_be                  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; csr_wdata               ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; csr_rdata               ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; csr_rdata_valid         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; local_multicast         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; local_refresh_req       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; local_refresh_chip      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; local_refresh_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; local_self_rfsh_req     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; local_self_rfsh_chip    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; local_self_rfsh_ack     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; local_deep_powerdn_req  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; local_deep_powerdn_chip ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; local_deep_powerdn_ack  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; local_powerdn_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; local_priority          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; bonding_in_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; bonding_in_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; bonding_in_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; bonding_out_1           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; bonding_out_2           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; bonding_out_3           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; ctl_init_req            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                  ;
; local_sts_ctl_empty     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                  ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                         ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dll_offsetdelay_in  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                    ;
; capture_strobe_in   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                    ;
; capture_strobe_n_in ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                    ;
; capture_strobe_ena  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                    ;
; output_strobe_out   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
; output_strobe_n_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
; dr_clock_in         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                    ;
; read_data_in        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                    ;
; write_data_out      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                              ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; capture_strobe_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                  ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" ;
+------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                     ;
+------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_address ; Input ; Warning  ; Input port expression (64 bits) is wider than the input port (60 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                          ;
; phy_ddio_cs_n    ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                            ;
; phy_ddio_cke     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                            ;
; phy_ddio_odt     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                            ;
+------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" ;
+-----------------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                        ; Type  ; Severity ; Details                                                                                                                                                                                                                       ;
+-----------------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_dmdout             ; Input ; Warning  ; Input port expression (20 bits) is smaller than the input port (25 bits) it drives.  Extra input bit(s) "phy_ddio_dmdout[24..20]" will be connected to GND.                                                                   ;
; seq_read_latency_counter    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                  ;
; seq_read_increment_vfifo_fr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                  ;
; seq_read_increment_vfifo_hr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                  ;
+-----------------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                                                                                    ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hr_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                   ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" ;
+---------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                                                                                            ;
+---------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_reset_export_n        ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; avl_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; avl_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; scc_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; scc_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; avl_address               ; Input  ; Info     ; Explicitly unconnected                                                                                                                             ;
; avl_write                 ; Input  ; Info     ; Explicitly unconnected                                                                                                                             ;
; avl_writedata             ; Input  ; Info     ; Explicitly unconnected                                                                                                                             ;
; avl_read                  ; Input  ; Info     ; Explicitly unconnected                                                                                                                             ;
; avl_readdata              ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; avl_waitrequest           ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; scc_data                  ; Input  ; Info     ; Explicitly unconnected                                                                                                                             ;
; scc_dqs_ena               ; Input  ; Info     ; Explicitly unconnected                                                                                                                             ;
; scc_dqs_io_ena            ; Input  ; Info     ; Explicitly unconnected                                                                                                                             ;
; scc_dq_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                                                             ;
; scc_dm_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                                                             ;
; capture_strobe_tracking   ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; scc_upd                   ; Input  ; Info     ; Explicitly unconnected                                                                                                                             ;
; csr_soft_reset_req        ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; io_intaddrdout            ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; io_intbadout              ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; io_intcasndout            ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; io_intckdout              ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; io_intckedout             ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; io_intckndout             ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; io_intcsndout             ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; io_intdmdout              ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; io_intdqdin               ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; io_intdqdout              ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; io_intdqoe                ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; io_intdqsbdout            ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; io_intdqsboe              ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; io_intdqsdout             ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; io_intdqslogicdqsena      ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; io_intdqslogicfiforeset   ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; io_intdqslogicincrdataen  ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; io_intdqslogicincwrptr    ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; io_intdqslogicoct         ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; io_intdqslogicrdatavalid  ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; io_intdqslogicreadlatency ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; io_intdqsoe               ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; io_intodtdout             ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; io_intrasndout            ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; io_intresetndout          ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; io_intwendout             ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; io_intafirlat             ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; io_intafiwlat             ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; phy_clk                   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                           ;
; phy_reset_n               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                           ;
+---------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst" ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                        ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; pll_ref_clk    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.   ;
; global_reset_n ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.   ;
; soft_reset_n   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.   ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneV_soc:cycloneV_soc_2"                                                                                     ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                              ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; led_external_connection_export[7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_reset_n                     ; Input  ; Info     ; Stuck at VCC                                                                        ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 232                 ; 232              ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+----------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition            ;
+--------------------------------------------------------+-------+
; Type                                                   ; Count ;
+--------------------------------------------------------+-------+
; arriav_ff                                              ; 2221  ;
;     CLR                                                ; 774   ;
;     CLR SCLR                                           ; 2     ;
;     ENA                                                ; 324   ;
;     ENA CLR                                            ; 948   ;
;     ENA CLR SCLR                                       ; 103   ;
;     ENA CLR SLD                                        ; 53    ;
;     plain                                              ; 17    ;
; arriav_hps_interface_boot_from_fpga                    ; 1     ;
; arriav_hps_interface_clocks_resets                     ; 1     ;
; arriav_hps_interface_dbg_apb                           ; 1     ;
; arriav_hps_interface_fpga2hps                          ; 1     ;
; arriav_hps_interface_fpga2sdram                        ; 1     ;
; arriav_hps_interface_hps2fpga                          ; 1     ;
; arriav_hps_interface_hps2fpga_light_weight             ; 1     ;
; arriav_hps_interface_tpiu_trace                        ; 1     ;
; arriav_io_obuf                                         ; 2     ;
; arriav_lcell_comb                                      ; 3711  ;
;     arith                                              ; 601   ;
;         1 data inputs                                  ; 234   ;
;         2 data inputs                                  ; 302   ;
;         3 data inputs                                  ; 21    ;
;         4 data inputs                                  ; 30    ;
;         5 data inputs                                  ; 14    ;
;     extend                                             ; 11    ;
;         7 data inputs                                  ; 11    ;
;     normal                                             ; 2317  ;
;         0 data inputs                                  ; 1     ;
;         1 data inputs                                  ; 97    ;
;         2 data inputs                                  ; 202   ;
;         3 data inputs                                  ; 887   ;
;         4 data inputs                                  ; 373   ;
;         5 data inputs                                  ; 386   ;
;         6 data inputs                                  ; 371   ;
;     shared                                             ; 782   ;
;         0 data inputs                                  ; 7     ;
;         1 data inputs                                  ; 10    ;
;         2 data inputs                                  ; 190   ;
;         3 data inputs                                  ; 574   ;
;         4 data inputs                                  ; 1     ;
; arriav_mac                                             ; 33    ;
; blackbox                                               ; 1     ;
;                 ycloneV_soc_hps_0_hps_io_border:border ; 1     ;
; boundary_port                                          ; 354   ;
; stratixv_ram_block                                     ; 64    ;
;                                                        ;       ;
; Max LUT depth                                          ; 18.30 ;
; Average LUT depth                                      ; 8.02  ;
+--------------------------------------------------------+-------+


+-----------------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition cycloneV_soc_hps_0_hps_io_border:border ;
+------------------------------------+----------------------------------------------------+
; Type                               ; Count                                              ;
+------------------------------------+----------------------------------------------------+
; arriav_clk_phase_select            ; 46                                                 ;
; arriav_ddio_in                     ; 32                                                 ;
; arriav_ddio_oe                     ; 4                                                  ;
; arriav_ddio_out                    ; 252                                                ;
; arriav_delay_chain                 ; 124                                                ;
; arriav_dll                         ; 1                                                  ;
; arriav_dqs_config                  ; 4                                                  ;
; arriav_dqs_delay_chain             ; 4                                                  ;
; arriav_dqs_enable_ctrl             ; 4                                                  ;
; arriav_ff                          ; 36                                                 ;
;     plain                          ; 36                                                 ;
; arriav_hps_peripheral_emac         ; 1                                                  ;
; arriav_hps_peripheral_sdmmc        ; 1                                                  ;
; arriav_hps_peripheral_uart         ; 1                                                  ;
; arriav_hps_peripheral_usb          ; 1                                                  ;
; arriav_hps_sdram_pll               ; 1                                                  ;
; arriav_io_config                   ; 40                                                 ;
; arriav_io_ibuf                     ; 36                                                 ;
; arriav_io_obuf                     ; 60                                                 ;
; arriav_ir_fifo_userdes             ; 32                                                 ;
; arriav_lcell_comb                  ; 1                                                  ;
;     normal                         ; 1                                                  ;
;         0 data inputs              ; 1                                                  ;
; arriav_leveling_delay_chain        ; 40                                                 ;
; arriav_lfifo                       ; 4                                                  ;
; arriav_mem_phy                     ; 1                                                  ;
; arriav_read_fifo_read_clock_select ; 32                                                 ;
; arriav_vfifo                       ; 4                                                  ;
; boundary_port                      ; 106                                                ;
; cyclonev_hmc                       ; 1                                                  ;
; cyclonev_termination               ; 1                                                  ;
; cyclonev_termination_logic         ; 1                                                  ;
; stratixv_pseudo_diff_out           ; 5                                                  ;
;                                    ;                                                    ;
; Max LUT depth                      ; 0.00                                               ;
; Average LUT depth                  ; 0.00                                               ;
+------------------------------------+----------------------------------------------------+


+--------------------------------------------------------+
; Elapsed Time Per Partition                             ;
+-----------------------------------------+--------------+
; Partition Name                          ; Elapsed Time ;
+-----------------------------------------+--------------+
; Top                                     ; 00:00:07     ;
; cycloneV_soc_hps_0_hps_io_border:border ; 00:00:00     ;
+-----------------------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------+---------+
; Name                                                                                ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                   ; Details ;
+-------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------+---------+
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|clk                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                                            ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|busy               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|fire               ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|busy               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|fire               ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|fire               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|fire               ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|fire               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|fire               ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[0][0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[0][0]~_wirecell              ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[0][0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[0][0]~_wirecell              ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[0][10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[0][10]~_wirecell             ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[0][10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[0][10]~_wirecell             ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[0][11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[0][11]~_wirecell             ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[0][11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[0][11]~_wirecell             ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[0][12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[0][12]~_wirecell             ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[0][12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[0][12]~_wirecell             ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[0][13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[0][13]~_wirecell             ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[0][13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[0][13]~_wirecell             ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[0][14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[0][14]~_wirecell             ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[0][14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[0][14]~_wirecell             ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[0][15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[0][15]~_wirecell             ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[0][15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[0][15]~_wirecell             ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[0][1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[0][1]~_wirecell              ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[0][1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[0][1]~_wirecell              ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[0][2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[0][2]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[0][2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[0][2]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[0][3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[0][3]~_wirecell              ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[0][3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[0][3]~_wirecell              ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[0][4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[0][4]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[0][4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[0][4]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[0][5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[0][5]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[0][5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[0][5]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[0][6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[0][6]~_wirecell              ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[0][6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[0][6]~_wirecell              ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[0][7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[0][7]~_wirecell              ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[0][7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[0][7]~_wirecell              ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[0][8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[0][8]~_wirecell              ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[0][8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[0][8]~_wirecell              ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[0][9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[0][9]~_wirecell              ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[0][9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[0][9]~_wirecell              ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[1][0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[1][0]~_wirecell              ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[1][0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[1][0]~_wirecell              ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[1][10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[1][10]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[1][10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[1][10]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[1][11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[1][11]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[1][11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[1][11]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[1][12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[1][12]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[1][12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[1][12]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[1][13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[1][13]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[1][13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[1][13]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[1][14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[1][14]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[1][14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[1][14]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[1][15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[1][15]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[1][15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[1][15]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[1][1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[1][1]~_wirecell              ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[1][1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[1][1]~_wirecell              ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[1][2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[1][2]~_wirecell              ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[1][2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[1][2]~_wirecell              ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[1][3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[1][3]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[1][3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[1][3]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[1][4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[1][4]~_wirecell              ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[1][4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[1][4]~_wirecell              ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[1][5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[1][5]~_wirecell              ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[1][5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[1][5]~_wirecell              ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[1][6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[1][6]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[1][6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[1][6]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[1][7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[1][7]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[1][7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[1][7]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[1][8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[1][8]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[1][8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[1][8]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[1][9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[1][9]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[1][9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[1][9]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[2][0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[2][0]~_wirecell              ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[2][0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[2][0]~_wirecell              ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[2][10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[2][10]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[2][10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[2][10]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[2][11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[2][11]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[2][11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[2][11]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[2][12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[2][12]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[2][12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[2][12]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[2][13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[2][13]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[2][13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[2][13]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[2][14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[2][14]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[2][14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[2][14]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[2][15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[2][15]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[2][15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[2][15]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[2][1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[2][1]~_wirecell              ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[2][1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[2][1]~_wirecell              ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[2][2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[2][2]~_wirecell              ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[2][2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[2][2]~_wirecell              ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[2][3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[2][3]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[2][3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[2][3]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[2][4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[2][4]~_wirecell              ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[2][4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[2][4]~_wirecell              ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[2][5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[2][5]~_wirecell              ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[2][5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[2][5]~_wirecell              ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[2][6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[2][6]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[2][6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[2][6]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[2][7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[2][7]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[2][7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[2][7]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[2][8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[2][8]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[2][8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[2][8]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[2][9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[2][9]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[2][9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[2][9]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[3][0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[3][0]~_wirecell              ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[3][0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[3][0]~_wirecell              ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[3][10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[3][10]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[3][10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[3][10]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[3][11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[3][11]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[3][11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[3][11]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[3][12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[3][12]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[3][12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[3][12]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[3][13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[3][13]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[3][13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[3][13]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[3][14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[3][14]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[3][14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[3][14]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[3][15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[3][15]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[3][15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[3][15]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[3][1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[3][1]~_wirecell              ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[3][1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[3][1]~_wirecell              ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[3][2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[3][2]~_wirecell              ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[3][2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[3][2]~_wirecell              ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[3][3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[3][3]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[3][3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[3][3]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[3][4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[3][4]~_wirecell              ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[3][4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[3][4]~_wirecell              ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[3][5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[3][5]~_wirecell              ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[3][5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[3][5]~_wirecell              ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[3][6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[3][6]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[3][6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[3][6]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[3][7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[3][7]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[3][7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[3][7]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[3][8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[3][8]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[3][8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[3][8]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[3][9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[3][9]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[3][9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[3][9]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[4][0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[4][0]~_wirecell              ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[4][0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[4][0]~_wirecell              ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[4][10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[4][10]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[4][10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[4][10]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[4][11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[4][11]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[4][11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[4][11]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[4][12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[4][12]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[4][12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[4][12]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[4][13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[4][13]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[4][13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[4][13]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[4][14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[4][14]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[4][14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[4][14]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[4][15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[4][15]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[4][15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[4][15]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[4][1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[4][1]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[4][1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[4][1]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[4][2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[4][2]~_wirecell              ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[4][2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[4][2]~_wirecell              ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[4][3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[4][3]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[4][3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[4][3]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[4][4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[4][4]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[4][4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[4][4]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[4][5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[4][5]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[4][5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[4][5]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[4][6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[4][6]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[4][6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[4][6]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[4][7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[4][7]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[4][7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[4][7]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[4][8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[4][8]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[4][8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[4][8]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[4][9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[4][9]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[4][9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[4][9]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[5][0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[5][0]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[5][0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[5][0]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[5][10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[5][10]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[5][10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[5][10]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[5][11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[5][11]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[5][11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[5][11]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[5][12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[5][12]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[5][12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[5][12]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[5][13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[5][13]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[5][13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[5][13]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[5][14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[5][14]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[5][14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[5][14]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[5][15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[5][15]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[5][15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[5][15]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[5][1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[5][1]~_wirecell              ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[5][1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[5][1]~_wirecell              ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[5][2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[5][2]~_wirecell              ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[5][2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[5][2]~_wirecell              ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[5][3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[5][3]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[5][3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[5][3]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[5][4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[5][4]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[5][4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[5][4]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[5][5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[5][5]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[5][5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[5][5]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[5][6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[5][6]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[5][6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[5][6]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[5][7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[5][7]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[5][7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[5][7]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[5][8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[5][8]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[5][8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[5][8]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[5][9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[5][9]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[5][9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[5][9]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[6][0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[6][0]~_wirecell              ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[6][0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[6][0]~_wirecell              ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[6][10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[6][10]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[6][10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[6][10]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[6][11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[6][11]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[6][11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[6][11]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[6][12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[6][12]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[6][12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[6][12]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[6][13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[6][13]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[6][13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[6][13]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[6][14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[6][14]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[6][14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[6][14]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[6][15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[6][15]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[6][15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[6][15]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[6][1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[6][1]~_wirecell              ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[6][1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[6][1]~_wirecell              ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[6][2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[6][2]~_wirecell              ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[6][2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[6][2]~_wirecell              ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[6][3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[6][3]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[6][3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[6][3]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[6][4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[6][4]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[6][4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[6][4]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[6][5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[6][5]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[6][5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[6][5]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[6][6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[6][6]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[6][6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[6][6]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[6][7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[6][7]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[6][7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[6][7]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[6][8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[6][8]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[6][8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[6][8]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[6][9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[6][9]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[6][9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[6][9]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[7][0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[7][0]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[7][0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[7][0]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[7][10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[7][10]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[7][10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[7][10]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[7][11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[7][11]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[7][11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[7][11]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[7][12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[7][12]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[7][12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[7][12]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[7][13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[7][13]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[7][13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[7][13]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[7][14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[7][14]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[7][14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[7][14]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[7][15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[7][15]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[7][15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[7][15]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[7][1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[7][1]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[7][1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[7][1]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[7][2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[7][2]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[7][2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[7][2]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[7][3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[7][3]~_wirecell              ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[7][3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[7][3]~_wirecell              ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[7][4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[7][4]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[7][4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[7][4]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[7][5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[7][5]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[7][5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[7][5]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[7][6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[7][6]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[7][6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[7][6]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[7][7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[7][7]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[7][7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[7][7]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[7][8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[7][8]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[7][8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[7][8]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[7][9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[7][9]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[7][9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[7][9]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[8][0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[8][0]~_wirecell              ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[8][0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[8][0]~_wirecell              ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[8][10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[8][10]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[8][10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[8][10]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[8][11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[8][11]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[8][11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[8][11]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[8][12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[8][12]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[8][12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[8][12]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[8][13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[8][13]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[8][13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[8][13]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[8][14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[8][14]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[8][14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[8][14]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[8][15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[8][15]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[8][15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[8][15]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[8][1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[8][1]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[8][1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[8][1]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[8][2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[8][2]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[8][2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[8][2]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[8][3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[8][3]~_wirecell              ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[8][3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[8][3]~_wirecell              ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[8][4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[8][4]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[8][4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[8][4]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[8][5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[8][5]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[8][5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[8][5]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[8][6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[8][6]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[8][6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[8][6]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[8][7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[8][7]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[8][7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[8][7]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[8][8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[8][8]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[8][8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[8][8]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[8][9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[8][9]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[8][9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[8][9]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[9][0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[9][0]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[9][0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[9][0]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[9][10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[9][10]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[9][10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[9][10]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[9][11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[9][11]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[9][11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[9][11]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[9][12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[9][12]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[9][12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[9][12]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[9][13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[9][13]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[9][13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[9][13]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[9][14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[9][14]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[9][14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[9][14]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[9][15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[9][15]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[9][15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[9][15]                       ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[9][1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[9][1]~_wirecell              ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[9][1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[9][1]~_wirecell              ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[9][2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[9][2]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[9][2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[9][2]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[9][3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[9][3]~_wirecell              ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[9][3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[9][3]~_wirecell              ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[9][4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[9][4]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[9][4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[9][4]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[9][5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[9][5]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[9][5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[9][5]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[9][6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[9][6]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[9][6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[9][6]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[9][7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[9][7]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[9][7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[9][7]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[9][8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[9][8]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[9][8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[9][8]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[9][9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[9][9]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|input_map[9][9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|input_map[9][9]                        ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][0]  ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][0]  ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][10] ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][10] ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][11] ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][11] ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][12] ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][12] ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][13] ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][13] ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][14] ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][14] ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][15] ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][15] ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][16] ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][16] ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][17] ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][17] ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][18] ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][18] ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][19] ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][19] ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][1]  ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][1]  ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][20] ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][20] ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][21] ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][21] ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][22] ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][22] ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][23] ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][23] ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][24] ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][24] ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][25] ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][25] ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][26] ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][26] ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][27] ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][27] ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][28] ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][28] ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][29] ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][29] ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][2]  ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][2]  ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][30] ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][30] ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][31] ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][31] ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][32] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][32] ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][32] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][32] ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][33] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][33] ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][33] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][33] ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][34] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][34] ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][34] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][34] ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][35] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][35] ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][35] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][35] ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][36] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][36] ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][36] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][36] ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][37] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][37] ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][37] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][37] ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][38] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][38] ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][38] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][38] ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][39] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][39] ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][39] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][39] ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][3]  ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][3]  ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][40] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][40] ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][40] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][40] ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][41] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][41] ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][41] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][41] ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][42] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][42] ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][42] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][42] ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][43] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][43] ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][43] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][43] ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][44] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][44] ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][44] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][44] ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][45] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][45] ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][45] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][45] ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][46] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][46] ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][46] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][46] ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][4]  ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][4]  ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][5]  ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][5]  ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][63] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][63] ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][63] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][63] ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][6]  ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][6]  ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][7]  ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][7]  ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][8]  ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][8]  ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][9]  ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|out_vec_tmp[0][9]  ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|output_vec[0][0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|output_vec[0][0]   ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|output_vec[0][0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|output_vec[0][0]   ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|output_vec[0][10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|output_vec[0][10]  ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|output_vec[0][10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|output_vec[0][10]  ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|output_vec[0][11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|output_vec[0][11]  ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|output_vec[0][11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|output_vec[0][11]  ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|output_vec[0][12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|output_vec[0][12]  ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|output_vec[0][12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|output_vec[0][12]  ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|output_vec[0][13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|output_vec[0][13]  ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|output_vec[0][13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|output_vec[0][13]  ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|output_vec[0][14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|output_vec[0][14]  ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|output_vec[0][14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|output_vec[0][14]  ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|output_vec[0][15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|output_vec[0][15]  ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|output_vec[0][15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|output_vec[0][15]  ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|output_vec[0][1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|output_vec[0][1]   ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|output_vec[0][1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|output_vec[0][1]   ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|output_vec[0][2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|output_vec[0][2]   ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|output_vec[0][2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|output_vec[0][2]   ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|output_vec[0][3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|output_vec[0][3]   ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|output_vec[0][3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|output_vec[0][3]   ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|output_vec[0][4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|output_vec[0][4]   ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|output_vec[0][4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|output_vec[0][4]   ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|output_vec[0][5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|output_vec[0][5]   ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|output_vec[0][5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|output_vec[0][5]   ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|output_vec[0][6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|output_vec[0][6]   ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|output_vec[0][6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|output_vec[0][6]   ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|output_vec[0][7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|output_vec[0][7]   ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|output_vec[0][7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|output_vec[0][7]   ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|output_vec[0][8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|output_vec[0][8]   ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|output_vec[0][8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|output_vec[0][8]   ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|output_vec[0][9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|output_vec[0][9]   ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|output_vec[0][9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|output_vec[0][9]   ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|overflow           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|overflow_s         ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|overflow           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|overflow_s         ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|overflow_s         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|overflow_s         ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|overflow_s         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|overflow_s         ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|rst_n              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|rst_n_filter~_wirecell                 ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|rst_n              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|rst_n_filter~_wirecell                 ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|run                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|run                ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|run                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|run                ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|start              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|state.st_start                         ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|start              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|state.st_start                         ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|start_f            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|start_f            ; N/A     ;
; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|start_f            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|start_f            ; N/A     ;
; auto_signaltap_0|gnd                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A     ;
+-------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Thu Apr 12 18:04:01 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cycloneV_soc -c cycloneV_soc
Warning (125092): Tcl Script File fifoDC.qip not found
    Info (125063): set_global_assignment -name QIP_FILE fifoDC.qip
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12248): Elaborating Qsys system entity "cycloneV_soc.qsys"
Info (12250): 2018.04.12.18:04:17 Progress: Loading quartus/cycloneV_soc.qsys
Info (12250): 2018.04.12.18:04:17 Progress: Reading input file
Info (12250): 2018.04.12.18:04:17 Progress: Adding clk_0 [clock_source 16.1]
Info (12250): 2018.04.12.18:04:18 Progress: Parameterizing module clk_0
Info (12250): 2018.04.12.18:04:18 Progress: Adding fut_0 [fut 1.0]
Info (12250): 2018.04.12.18:04:19 Progress: Parameterizing module fut_0
Info (12250): 2018.04.12.18:04:19 Progress: Adding hps_0 [altera_hps 16.1]
Info (12250): 2018.04.12.18:04:20 Progress: Parameterizing module hps_0
Info (12250): 2018.04.12.18:04:20 Progress: Adding led [altera_avalon_pio 16.1]
Info (12250): 2018.04.12.18:04:20 Progress: Parameterizing module led
Info (12250): 2018.04.12.18:04:20 Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 16.1]
Info (12250): 2018.04.12.18:04:20 Progress: Parameterizing module onchip_memory2_0
Info (12250): 2018.04.12.18:04:20 Progress: Adding sw [altera_avalon_pio 16.1]
Info (12250): 2018.04.12.18:04:20 Progress: Parameterizing module sw
Info (12250): 2018.04.12.18:04:20 Progress: Building connections
Info (12250): 2018.04.12.18:04:20 Progress: Parameterizing connections
Info (12250): 2018.04.12.18:04:20 Progress: Validating
Info (12250): 2018.04.12.18:04:29 Progress: Done reading input file
Warning (12251): CycloneV_soc.hps_0: Setting the slave port width of interface f2h_sdram0 to 32 results in bandwidth under-utilization.  Altera recommends you set the interface data width to 64-bit or greater.
Info (12250): CycloneV_soc.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info (12250): CycloneV_soc.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning (12251): CycloneV_soc.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning (12251): CycloneV_soc.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info (12250): CycloneV_soc.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): CycloneV_soc: Generating cycloneV_soc "cycloneV_soc" for QUARTUS_SYNTH
Info (12250): Interconnect is inserted between master fut_0.avalon_master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 30 bit wide.
Info (12250): Interconnect is inserted between master fut_0.avalon_master and slave hps_0.f2h_sdram0_data because the master has writedata signal 16 bit wide, but the slave is 32 bit wide.
Info (12250): Interconnect is inserted between master hps_0.h2f_axi_master and slave onchip_memory2_0.s1 because the master is of type axi and the slave is of type avalon.
Info (12250): Fut_0: "cycloneV_soc" instantiated fut "fut_0"
Info (12250): Hps_0: "Running  for module: hps_0"
Warning (12251): Hps_0: Setting the slave port width of interface f2h_sdram0 to 32 results in bandwidth under-utilization.  Altera recommends you set the interface data width to 64-bit or greater.
Info (12250): Hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info (12250): Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning (12251): Hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning (12251): Hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info (12250): Hps_0: "cycloneV_soc" instantiated altera_hps "hps_0"
Info (12250): Led: Starting RTL generation for module 'cycloneV_soc_led'
Info (12250): Led:   Generation command is [exec /home/rodrigo/intelFPGA_lite/16.1s/quartus/linux64/perl/bin/perl -I /home/rodrigo/intelFPGA_lite/16.1s/quartus/linux64/perl/lib -I /home/rodrigo/intelFPGA_lite/16.1s/quartus/sopc_builder/bin/europa -I /home/rodrigo/intelFPGA_lite/16.1s/quartus/sopc_builder/bin/perl_lib -I /home/rodrigo/intelFPGA_lite/16.1s/quartus/sopc_builder/bin -I /home/rodrigo/intelFPGA_lite/16.1s/quartus/../ip/altera/sopc_builder_ip/common -I /home/rodrigo/intelFPGA_lite/16.1s/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/rodrigo/intelFPGA_lite/16.1s/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cycloneV_soc_led --dir=/tmp/alt7633_700883995848380968.dir/0002_led_gen/ --quartus_dir=/home/rodrigo/intelFPGA_lite/16.1s/quartus --verilog --config=/tmp/alt7633_700883995848380968.dir/0002_led_gen//cycloneV_soc_led_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Led: Done RTL generation for module 'cycloneV_soc_led'
Info (12250): Led: "cycloneV_soc" instantiated altera_avalon_pio "led"
Info (12250): Onchip_memory2_0: Starting RTL generation for module 'cycloneV_soc_onchip_memory2_0'
Info (12250): Onchip_memory2_0:   Generation command is [exec /home/rodrigo/intelFPGA_lite/16.1s/quartus/linux64/perl/bin/perl -I /home/rodrigo/intelFPGA_lite/16.1s/quartus/linux64/perl/lib -I /home/rodrigo/intelFPGA_lite/16.1s/quartus/sopc_builder/bin/europa -I /home/rodrigo/intelFPGA_lite/16.1s/quartus/sopc_builder/bin/perl_lib -I /home/rodrigo/intelFPGA_lite/16.1s/quartus/sopc_builder/bin -I /home/rodrigo/intelFPGA_lite/16.1s/quartus/../ip/altera/sopc_builder_ip/common -I /home/rodrigo/intelFPGA_lite/16.1s/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/rodrigo/intelFPGA_lite/16.1s/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=cycloneV_soc_onchip_memory2_0 --dir=/tmp/alt7633_700883995848380968.dir/0003_onchip_memory2_0_gen/ --quartus_dir=/home/rodrigo/intelFPGA_lite/16.1s/quartus --verilog --config=/tmp/alt7633_700883995848380968.dir/0003_onchip_memory2_0_gen//cycloneV_soc_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_memory2_0: Done RTL generation for module 'cycloneV_soc_onchip_memory2_0'
Info (12250): Onchip_memory2_0: "cycloneV_soc" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info (12250): Sw: Starting RTL generation for module 'cycloneV_soc_sw'
Info (12250): Sw:   Generation command is [exec /home/rodrigo/intelFPGA_lite/16.1s/quartus/linux64/perl/bin/perl -I /home/rodrigo/intelFPGA_lite/16.1s/quartus/linux64/perl/lib -I /home/rodrigo/intelFPGA_lite/16.1s/quartus/sopc_builder/bin/europa -I /home/rodrigo/intelFPGA_lite/16.1s/quartus/sopc_builder/bin/perl_lib -I /home/rodrigo/intelFPGA_lite/16.1s/quartus/sopc_builder/bin -I /home/rodrigo/intelFPGA_lite/16.1s/quartus/../ip/altera/sopc_builder_ip/common -I /home/rodrigo/intelFPGA_lite/16.1s/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/rodrigo/intelFPGA_lite/16.1s/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cycloneV_soc_sw --dir=/tmp/alt7633_700883995848380968.dir/0004_sw_gen/ --quartus_dir=/home/rodrigo/intelFPGA_lite/16.1s/quartus --verilog --config=/tmp/alt7633_700883995848380968.dir/0004_sw_gen//cycloneV_soc_sw_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Sw: Done RTL generation for module 'cycloneV_soc_sw'
Info (12250): Sw: "cycloneV_soc" instantiated altera_avalon_pio "sw"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "cycloneV_soc" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_1: "cycloneV_soc" instantiated altera_mm_interconnect "mm_interconnect_1"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_2: "cycloneV_soc" instantiated altera_mm_interconnect "mm_interconnect_2"
Info (12250): Rst_controller: "cycloneV_soc" instantiated altera_reset_controller "rst_controller"
Info (12250): Fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info (12250): Hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info (12250): Fut_0_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "fut_0_avalon_master_translator"
Info (12250): Hps_0_f2h_sdram0_data_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "hps_0_f2h_sdram0_data_translator"
Info (12250): Fut_0_avalon_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "fut_0_avalon_master_agent"
Info (12250): Hps_0_f2h_sdram0_data_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "hps_0_f2h_sdram0_data_agent"
Info (12250): Hps_0_f2h_sdram0_data_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "hps_0_f2h_sdram0_data_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_arbitrator.sv
Info (12250): Hps_0_f2h_sdram0_data_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "hps_0_f2h_sdram0_data_cmd_width_adapter"
Info (12250): Reusing file /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Hps_0_h2f_axi_master_agent: "mm_interconnect_1" instantiated altera_merlin_axi_master_ni "hps_0_h2f_axi_master_agent"
Info (12250): Reusing file /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_address_alignment.sv
Info (12250): Router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info (12250): Router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info (12250): Onchip_memory2_0_s1_burst_adapter: "mm_interconnect_1" instantiated altera_merlin_burst_adapter "onchip_memory2_0_s1_burst_adapter"
Info (12250): Reusing file /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_address_alignment.sv
Info (12250): Cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Reusing file /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_arbitrator.sv
Info (12250): Router: "mm_interconnect_2" instantiated altera_merlin_router "router"
Info (12250): Router_002: "mm_interconnect_2" instantiated altera_merlin_router "router_002"
Info (12250): Hps_0_h2f_lw_axi_master_wr_limiter: "mm_interconnect_2" instantiated altera_merlin_traffic_limiter "hps_0_h2f_lw_axi_master_wr_limiter"
Info (12250): Reusing file /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_avalon_sc_fifo.v
Info (12250): Reusing file /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Cmd_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Reusing file /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_arbitrator.sv
Info (12250): Border: "hps_io" instantiated altera_interface_generator "border"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): CycloneV_soc: Done "cycloneV_soc" with 41 modules, 102 files
Info (12249): Finished elaborating Qsys system entity "cycloneV_soc.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file src/d5m_periph/Reset_Delay.v
    Info (12023): Found entity 1: Reset_Delay File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/src/d5m_periph/Reset_Delay.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file src/d5m_periph/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/src/d5m_periph/i2c_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file src/d5m_periph/I2C_CCD_Config.v
    Info (12023): Found entity 1: I2C_CCD_Config File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/src/d5m_periph/I2C_CCD_Config.v Line: 44
Warning (12019): Can't analyze file -- file AutoCorrelacao/src/Ram4x16.vhd is missing
Warning (12019): Can't analyze file -- file AutoCorrelacao/src/lupa_library.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file soc_top.vhd
    Info (12022): Found design unit 1: soc_top-bhv File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/soc_top.vhd Line: 57
    Info (12023): Found entity 1: soc_top File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/soc_top.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file src/burst_read_buffer.v
    Info (12023): Found entity 1: burst_read_buffer File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/src/burst_read_buffer.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cycloneV_soc/cycloneV_soc.v
    Info (12023): Found entity 1: cycloneV_soc File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/cycloneV_soc.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cycloneV_soc/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cycloneV_soc/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cycloneV_soc/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cycloneV_soc/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cycloneV_soc/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cycloneV_soc/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cycloneV_soc/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_mem_if_dll_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cycloneV_soc/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cycloneV_soc/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_mem_if_hhp_qseq_synth_top.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cycloneV_soc/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_mem_if_oct_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cycloneV_soc/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/cycloneV_soc/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cycloneV_soc/submodules/altera_merlin_axi_master_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_master_ni File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_axi_master_ni.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cycloneV_soc/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/cycloneV_soc/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cycloneV_soc/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cycloneV_soc/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cycloneV_soc/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cycloneV_soc/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cycloneV_soc/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/cycloneV_soc/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cycloneV_soc/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cycloneV_soc/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cycloneV_soc/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cycloneV_soc/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cycloneV_soc/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cycloneV_soc/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cycloneV_soc/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0.v
    Info (12023): Found entity 1: cycloneV_soc_hps_0 File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_fpga_interfaces.sv
    Info (12023): Found entity 1: cycloneV_soc_hps_0_fpga_interfaces File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_fpga_interfaces.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io.v
    Info (12023): Found entity 1: cycloneV_soc_hps_0_hps_io File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sv
    Info (12023): Found entity 1: cycloneV_soc_hps_0_hps_io_border File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cycloneV_soc/submodules/cycloneV_soc_led.v
    Info (12023): Found entity 1: cycloneV_soc_led File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_led.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_0.v
    Info (12023): Found entity 1: cycloneV_soc_mm_interconnect_0 File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: cycloneV_soc_mm_interconnect_0_avalon_st_adapter File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: cycloneV_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: cycloneV_soc_mm_interconnect_0_cmd_demux File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: cycloneV_soc_mm_interconnect_0_cmd_mux File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: cycloneV_soc_mm_interconnect_0_router_default_decode File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: cycloneV_soc_mm_interconnect_0_router File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: cycloneV_soc_mm_interconnect_0_router_001_default_decode File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: cycloneV_soc_mm_interconnect_0_router_001 File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: cycloneV_soc_mm_interconnect_0_rsp_mux File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_1.v
    Info (12023): Found entity 1: cycloneV_soc_mm_interconnect_1 File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_1_cmd_demux.sv
    Info (12023): Found entity 1: cycloneV_soc_mm_interconnect_1_cmd_demux File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_1_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_1_cmd_mux.sv
    Info (12023): Found entity 1: cycloneV_soc_mm_interconnect_1_cmd_mux File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_1_cmd_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_1_router.sv
    Info (12023): Found entity 1: cycloneV_soc_mm_interconnect_1_router_default_decode File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_1_router.sv Line: 45
    Info (12023): Found entity 2: cycloneV_soc_mm_interconnect_1_router File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_1_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_1_router_002.sv
    Info (12023): Found entity 1: cycloneV_soc_mm_interconnect_1_router_002_default_decode File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_1_router_002.sv Line: 45
    Info (12023): Found entity 2: cycloneV_soc_mm_interconnect_1_router_002 File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_1_router_002.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_1_rsp_demux.sv
    Info (12023): Found entity 1: cycloneV_soc_mm_interconnect_1_rsp_demux File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_1_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_1_rsp_mux.sv
    Info (12023): Found entity 1: cycloneV_soc_mm_interconnect_1_rsp_mux File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_1_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_2.v
    Info (12023): Found entity 1: cycloneV_soc_mm_interconnect_2 File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_2.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_2_cmd_demux.sv
    Info (12023): Found entity 1: cycloneV_soc_mm_interconnect_2_cmd_demux File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_2_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_2_cmd_mux.sv
    Info (12023): Found entity 1: cycloneV_soc_mm_interconnect_2_cmd_mux File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_2_cmd_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_2_router.sv
    Info (12023): Found entity 1: cycloneV_soc_mm_interconnect_2_router_default_decode File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_2_router.sv Line: 45
    Info (12023): Found entity 2: cycloneV_soc_mm_interconnect_2_router File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_2_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_2_router_002.sv
    Info (12023): Found entity 1: cycloneV_soc_mm_interconnect_2_router_002_default_decode File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_2_router_002.sv Line: 45
    Info (12023): Found entity 2: cycloneV_soc_mm_interconnect_2_router_002 File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_2_router_002.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_2_rsp_demux.sv
    Info (12023): Found entity 1: cycloneV_soc_mm_interconnect_2_rsp_demux File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_2_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_2_rsp_mux.sv
    Info (12023): Found entity 1: cycloneV_soc_mm_interconnect_2_rsp_mux File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_2_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cycloneV_soc/submodules/cycloneV_soc_onchip_memory2_0.v
    Info (12023): Found entity 1: cycloneV_soc_onchip_memory2_0 File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cycloneV_soc/submodules/cycloneV_soc_sw.v
    Info (12023): Found entity 1: cycloneV_soc_sw File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_sw.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cycloneV_soc/submodules/hps_sdram.v
    Info (12023): Found entity 1: hps_sdram File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/hps_sdram.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cycloneV_soc/submodules/hps_sdram_p0.sv
    Info (12023): Found entity 1: hps_sdram_p0 File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/hps_sdram_p0.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cycloneV_soc/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cycloneV_soc/submodules/hps_sdram_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cycloneV_soc/submodules/hps_sdram_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cycloneV_soc/submodules/hps_sdram_p0_acv_ldc.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_ldc File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/hps_sdram_p0_acv_ldc.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cycloneV_soc/submodules/hps_sdram_p0_altdqdqs.v
    Info (12023): Found entity 1: hps_sdram_p0_altdqdqs File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/hps_sdram_p0_altdqdqs.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cycloneV_soc/submodules/hps_sdram_p0_clock_pair_generator.v
    Info (12023): Found entity 1: hps_sdram_p0_clock_pair_generator File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/hps_sdram_p0_clock_pair_generator.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cycloneV_soc/submodules/hps_sdram_p0_generic_ddio.v
    Info (12023): Found entity 1: hps_sdram_p0_generic_ddio File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/hps_sdram_p0_generic_ddio.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cycloneV_soc/submodules/hps_sdram_p0_iss_probe.v
    Info (12023): Found entity 1: hps_sdram_p0_iss_probe File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/hps_sdram_p0_iss_probe.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cycloneV_soc/submodules/hps_sdram_p0_phy_csr.sv
    Info (12023): Found entity 1: hps_sdram_p0_phy_csr File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/hps_sdram_p0_phy_csr.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cycloneV_soc/submodules/hps_sdram_p0_reset.v
    Info (12023): Found entity 1: hps_sdram_p0_reset File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/hps_sdram_p0_reset.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cycloneV_soc/submodules/hps_sdram_p0_reset_sync.v
    Info (12023): Found entity 1: hps_sdram_p0_reset_sync File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/hps_sdram_p0_reset_sync.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cycloneV_soc/submodules/hps_sdram_pll.sv
    Info (12023): Found entity 1: hps_sdram_pll File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/hps_sdram_pll.sv Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/cycloneV_soc/submodules/iir_avalon.vhd
    Info (12022): Found design unit 1: iir_avalon-bhv File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_avalon.vhd Line: 49
    Info (12023): Found entity 1: iir_avalon File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_avalon.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/cycloneV_soc/submodules/iir_core.vhd
    Info (12022): Found design unit 1: iir_test-bhv File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_core.vhd Line: 35
    Info (12023): Found entity 1: iir_test File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_core.vhd Line: 16
Info (12021): Found 1 design units, including 0 entities, in source file db/ip/cycloneV_soc/submodules/iir_package.vhd
    Info (12022): Found design unit 1: iir_package (cyclonev_soc) File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_package.vhd Line: 7
Warning (10236): Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for "pll_dr_clk" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/hps_sdram_pll.sv Line: 168
Info (12127): Elaborating entity "soc_top" for the top level hierarchy
Info (12128): Elaborating entity "cycloneV_soc" for hierarchy "cycloneV_soc:cycloneV_soc_2" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/soc_top.vhd Line: 144
Info (12128): Elaborating entity "iir_avalon" for hierarchy "cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/cycloneV_soc.v Line: 196
Warning (10541): VHDL Signal Declaration warning at iir_avalon.vhd(34): used implicit default value for signal "slave_waitrequest" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_avalon.vhd Line: 34
Info (12128): Elaborating entity "iir_test" for hierarchy "cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_avalon.vhd Line: 98
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_INPUT_MULTIPLIERS:0:lpm_multX" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_core.vhd Line: 147
Info (12130): Elaborated megafunction instantiation "cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_INPUT_MULTIPLIERS:0:lpm_multX" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_core.vhd Line: 147
Info (12133): Instantiated megafunction "cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_INPUT_MULTIPLIERS:0:lpm_multX" with the following parameter: File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_core.vhd Line: 147
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_c7t.v
    Info (12023): Found entity 1: mult_c7t File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/mult_c7t.v Line: 29
Info (12128): Elaborating entity "mult_c7t" for hierarchy "cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_INPUT_MULTIPLIERS:0:lpm_multX|mult_c7t:auto_generated" File: /home/rodrigo/intelFPGA_lite/16.1s/quartus/libraries/megafunctions/lpm_mult.tdf Line: 377
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_INPUT_MULTIPLIERS:1:lpm_multX" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_core.vhd Line: 147
Info (12130): Elaborated megafunction instantiation "cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_INPUT_MULTIPLIERS:1:lpm_multX" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_core.vhd Line: 147
Info (12133): Instantiated megafunction "cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_INPUT_MULTIPLIERS:1:lpm_multX" with the following parameter: File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_core.vhd Line: 147
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5"
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_INPUT_MULTIPLIERS:2:lpm_multX" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_core.vhd Line: 147
Info (12130): Elaborated megafunction instantiation "cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_INPUT_MULTIPLIERS:2:lpm_multX" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_core.vhd Line: 147
Info (12133): Instantiated megafunction "cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_INPUT_MULTIPLIERS:2:lpm_multX" with the following parameter: File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_core.vhd Line: 147
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5"
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_INPUT_MULTIPLIERS:3:lpm_multX" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_core.vhd Line: 147
Info (12130): Elaborated megafunction instantiation "cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_INPUT_MULTIPLIERS:3:lpm_multX" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_core.vhd Line: 147
Info (12133): Instantiated megafunction "cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_INPUT_MULTIPLIERS:3:lpm_multX" with the following parameter: File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_core.vhd Line: 147
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5"
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_INPUT_MULTIPLIERS:4:lpm_multX" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_core.vhd Line: 147
Info (12130): Elaborated megafunction instantiation "cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_INPUT_MULTIPLIERS:4:lpm_multX" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_core.vhd Line: 147
Info (12133): Instantiated megafunction "cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_INPUT_MULTIPLIERS:4:lpm_multX" with the following parameter: File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_core.vhd Line: 147
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5"
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_INPUT_MULTIPLIERS:5:lpm_multX" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_core.vhd Line: 147
Info (12130): Elaborated megafunction instantiation "cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_INPUT_MULTIPLIERS:5:lpm_multX" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_core.vhd Line: 147
Info (12133): Instantiated megafunction "cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_INPUT_MULTIPLIERS:5:lpm_multX" with the following parameter: File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_core.vhd Line: 147
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5"
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_INPUT_MULTIPLIERS:6:lpm_multX" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_core.vhd Line: 147
Info (12130): Elaborated megafunction instantiation "cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_INPUT_MULTIPLIERS:6:lpm_multX" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_core.vhd Line: 147
Info (12133): Instantiated megafunction "cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_INPUT_MULTIPLIERS:6:lpm_multX" with the following parameter: File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_core.vhd Line: 147
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5"
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_INPUT_MULTIPLIERS:7:lpm_multX" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_core.vhd Line: 147
Info (12130): Elaborated megafunction instantiation "cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_INPUT_MULTIPLIERS:7:lpm_multX" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_core.vhd Line: 147
Info (12133): Instantiated megafunction "cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_INPUT_MULTIPLIERS:7:lpm_multX" with the following parameter: File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_core.vhd Line: 147
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5"
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_INPUT_MULTIPLIERS:8:lpm_multX" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_core.vhd Line: 147
Info (12130): Elaborated megafunction instantiation "cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_INPUT_MULTIPLIERS:8:lpm_multX" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_core.vhd Line: 147
Info (12133): Instantiated megafunction "cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_INPUT_MULTIPLIERS:8:lpm_multX" with the following parameter: File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_core.vhd Line: 147
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5"
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_INPUT_MULTIPLIERS:9:lpm_multX" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_core.vhd Line: 147
Info (12130): Elaborated megafunction instantiation "cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_INPUT_MULTIPLIERS:9:lpm_multX" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_core.vhd Line: 147
Info (12133): Instantiated megafunction "cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_INPUT_MULTIPLIERS:9:lpm_multX" with the following parameter: File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_core.vhd Line: 147
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5"
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_INPUT_MULTIPLIERS:10:lpm_multX" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_core.vhd Line: 147
Info (12130): Elaborated megafunction instantiation "cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_INPUT_MULTIPLIERS:10:lpm_multX" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_core.vhd Line: 147
Info (12133): Instantiated megafunction "cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_INPUT_MULTIPLIERS:10:lpm_multX" with the following parameter: File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_core.vhd Line: 147
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5"
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_OUTPUT_MULTIPLIERS:0:lpm_mult_component" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_core.vhd Line: 166
Info (12130): Elaborated megafunction instantiation "cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_OUTPUT_MULTIPLIERS:0:lpm_mult_component" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_core.vhd Line: 166
Info (12133): Instantiated megafunction "cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_OUTPUT_MULTIPLIERS:0:lpm_mult_component" with the following parameter: File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_core.vhd Line: 166
    Info (12134): Parameter "LPM_WIDTHA" = "48"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_h7t.v
    Info (12023): Found entity 1: mult_h7t File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/mult_h7t.v Line: 29
Info (12128): Elaborating entity "mult_h7t" for hierarchy "cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_OUTPUT_MULTIPLIERS:0:lpm_mult_component|mult_h7t:auto_generated" File: /home/rodrigo/intelFPGA_lite/16.1s/quartus/libraries/megafunctions/lpm_mult.tdf Line: 377
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_OUTPUT_MULTIPLIERS:1:lpm_mult_component" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_core.vhd Line: 166
Info (12130): Elaborated megafunction instantiation "cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_OUTPUT_MULTIPLIERS:1:lpm_mult_component" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_core.vhd Line: 166
Info (12133): Instantiated megafunction "cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_OUTPUT_MULTIPLIERS:1:lpm_mult_component" with the following parameter: File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_core.vhd Line: 166
    Info (12134): Parameter "LPM_WIDTHA" = "48"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5"
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_OUTPUT_MULTIPLIERS:2:lpm_mult_component" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_core.vhd Line: 166
Info (12130): Elaborated megafunction instantiation "cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_OUTPUT_MULTIPLIERS:2:lpm_mult_component" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_core.vhd Line: 166
Info (12133): Instantiated megafunction "cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_OUTPUT_MULTIPLIERS:2:lpm_mult_component" with the following parameter: File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_core.vhd Line: 166
    Info (12134): Parameter "LPM_WIDTHA" = "48"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5"
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_OUTPUT_MULTIPLIERS:3:lpm_mult_component" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_core.vhd Line: 166
Info (12130): Elaborated megafunction instantiation "cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_OUTPUT_MULTIPLIERS:3:lpm_mult_component" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_core.vhd Line: 166
Info (12133): Instantiated megafunction "cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_OUTPUT_MULTIPLIERS:3:lpm_mult_component" with the following parameter: File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_core.vhd Line: 166
    Info (12134): Parameter "LPM_WIDTHA" = "48"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5"
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_OUTPUT_MULTIPLIERS:4:lpm_mult_component" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_core.vhd Line: 166
Info (12130): Elaborated megafunction instantiation "cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_OUTPUT_MULTIPLIERS:4:lpm_mult_component" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_core.vhd Line: 166
Info (12133): Instantiated megafunction "cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_OUTPUT_MULTIPLIERS:4:lpm_mult_component" with the following parameter: File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_core.vhd Line: 166
    Info (12134): Parameter "LPM_WIDTHA" = "48"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5"
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_OUTPUT_MULTIPLIERS:5:lpm_mult_component" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_core.vhd Line: 166
Info (12130): Elaborated megafunction instantiation "cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_OUTPUT_MULTIPLIERS:5:lpm_mult_component" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_core.vhd Line: 166
Info (12133): Instantiated megafunction "cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_OUTPUT_MULTIPLIERS:5:lpm_mult_component" with the following parameter: File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_core.vhd Line: 166
    Info (12134): Parameter "LPM_WIDTHA" = "48"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5"
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_OUTPUT_MULTIPLIERS:6:lpm_mult_component" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_core.vhd Line: 166
Info (12130): Elaborated megafunction instantiation "cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_OUTPUT_MULTIPLIERS:6:lpm_mult_component" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_core.vhd Line: 166
Info (12133): Instantiated megafunction "cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_OUTPUT_MULTIPLIERS:6:lpm_mult_component" with the following parameter: File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_core.vhd Line: 166
    Info (12134): Parameter "LPM_WIDTHA" = "48"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5"
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_OUTPUT_MULTIPLIERS:7:lpm_mult_component" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_core.vhd Line: 166
Info (12130): Elaborated megafunction instantiation "cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_OUTPUT_MULTIPLIERS:7:lpm_mult_component" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_core.vhd Line: 166
Info (12133): Instantiated megafunction "cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_OUTPUT_MULTIPLIERS:7:lpm_mult_component" with the following parameter: File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_core.vhd Line: 166
    Info (12134): Parameter "LPM_WIDTHA" = "48"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5"
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_OUTPUT_MULTIPLIERS:8:lpm_mult_component" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_core.vhd Line: 166
Info (12130): Elaborated megafunction instantiation "cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_OUTPUT_MULTIPLIERS:8:lpm_mult_component" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_core.vhd Line: 166
Info (12133): Instantiated megafunction "cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_OUTPUT_MULTIPLIERS:8:lpm_mult_component" with the following parameter: File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_core.vhd Line: 166
    Info (12134): Parameter "LPM_WIDTHA" = "48"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5"
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_OUTPUT_MULTIPLIERS:9:lpm_mult_component" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_core.vhd Line: 166
Info (12130): Elaborated megafunction instantiation "cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_OUTPUT_MULTIPLIERS:9:lpm_mult_component" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_core.vhd Line: 166
Info (12133): Instantiated megafunction "cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_OUTPUT_MULTIPLIERS:9:lpm_mult_component" with the following parameter: File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_core.vhd Line: 166
    Info (12134): Parameter "LPM_WIDTHA" = "48"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5"
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_OUTPUT_MULTIPLIERS:10:lpm_mult_component" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_core.vhd Line: 166
Info (12130): Elaborated megafunction instantiation "cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_OUTPUT_MULTIPLIERS:10:lpm_mult_component" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_core.vhd Line: 166
Info (12133): Instantiated megafunction "cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|iir_test:iir_test_1|LPM_MULT:\GEN_OUTPUT_MULTIPLIERS:10:lpm_mult_component" with the following parameter: File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_core.vhd Line: 166
    Info (12134): Parameter "LPM_WIDTHA" = "48"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5"
Info (12128): Elaborating entity "cycloneV_soc_hps_0" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/cycloneV_soc.v Line: 337
Info (12128): Elaborating entity "cycloneV_soc_hps_0_fpga_interfaces" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_fpga_interfaces:fpga_interfaces" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0.v Line: 262
Info (12128): Elaborating entity "cycloneV_soc_hps_0_hps_io" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0.v Line: 315
Info (12128): Elaborating entity "cycloneV_soc_hps_0_hps_io_border" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io.v Line: 113
Info (12128): Elaborating entity "hps_sdram" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sv Line: 265
Info (12128): Elaborating entity "hps_sdram_pll" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/hps_sdram.v Line: 105
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object "pll_dr_clk" assigned a value but never read File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/hps_sdram_pll.sv Line: 168
Warning (10034): Output port "pll_locked" at hps_sdram_pll.sv(91) has no driver File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/hps_sdram_pll.sv Line: 91
Info (12128): Elaborating entity "hps_sdram_p0" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/hps_sdram.v Line: 230
Info (10648): Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/hps_sdram_p0.sv Line: 405
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_memphy" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/hps_sdram_p0.sv Line: 573
Warning (10858): Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10230): Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1) File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 557
Warning (10030): Net "reset_n_seq_clk" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0' File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10034): Output port "ctl_reset_export_n" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 222
Info (12128): Elaborating entity "hps_sdram_p0_acv_ldc" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 554
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object "phy_clk_dq" assigned a value but never read File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/hps_sdram_p0_acv_ldc.v Line: 45
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object "phy_clk_dqs_2x" assigned a value but never read File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/hps_sdram_p0_acv_ldc.v Line: 47
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_io_pads" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 780
Warning (10034): Output port "ddio_phy_dqdin[179..140]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[107..104]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[71..68]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[35..32]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_addr_cmd_pads" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 244
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 157
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 166
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 189
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 198
Info (12128): Elaborating entity "altddio_out" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12130): Elaborated megafunction instantiation "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12133): Instantiated megafunction "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" with the following parameter: File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf
    Info (12023): Found entity 1: ddio_out_uqe File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ddio_out_uqe.tdf Line: 28
Info (12128): Elaborating entity "ddio_out_uqe" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated" File: /home/rodrigo/intelFPGA_lite/16.1s/quartus/libraries/megafunctions/altddio_out.tdf Line: 101
Info (12128): Elaborating entity "hps_sdram_p0_clock_pair_generator" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 337
Info (12128): Elaborating entity "hps_sdram_p0_altdqdqs" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 317
Info (12128): Elaborating entity "altdq_dqs2_acv_connect_to_hard_phy_cyclonev" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/hps_sdram_p0_altdqdqs.v Line: 146
Info (12128): Elaborating entity "altera_mem_if_hhp_qseq_synth_top" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/hps_sdram.v Line: 238
Warning (12158): Entity "altera_mem_if_hhp_qseq_synth_top" contains only dangling pins File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/hps_sdram.v Line: 238
Info (12128): Elaborating entity "altera_mem_if_hard_memory_controller_top_cyclonev" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/hps_sdram.v Line: 794
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1) File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1166
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1) File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1167
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1) File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1168
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1) File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1169
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1) File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1170
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1) File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1171
Info (12128): Elaborating entity "altera_mem_if_oct_cyclonev" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/hps_sdram.v Line: 802
Info (12128): Elaborating entity "altera_mem_if_dll_cyclonev" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/hps_sdram.v Line: 814
Info (12128): Elaborating entity "cycloneV_soc_led" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_led:led" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/cycloneV_soc.v Line: 348
Info (12128): Elaborating entity "cycloneV_soc_onchip_memory2_0" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_onchip_memory2_0:onchip_memory2_0" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/cycloneV_soc.v Line: 362
Info (12128): Elaborating entity "altsyncram" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "cycloneV_soc_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "16384"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "14"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vvn1.tdf
    Info (12023): Found entity 1: altsyncram_vvn1 File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/altsyncram_vvn1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_vvn1" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_vvn1:auto_generated" File: /home/rodrigo/intelFPGA_lite/16.1s/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/decode_5la.tdf Line: 23
Info (12128): Elaborating entity "decode_5la" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_vvn1:auto_generated|decode_5la:decode3" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/altsyncram_vvn1.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf
    Info (12023): Found entity 1: mux_2hb File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/mux_2hb.tdf Line: 23
Info (12128): Elaborating entity "mux_2hb" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_vvn1:auto_generated|mux_2hb:mux2" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/altsyncram_vvn1.tdf Line: 45
Info (12128): Elaborating entity "cycloneV_soc_sw" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_sw:sw" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/cycloneV_soc.v Line: 370
Info (12128): Elaborating entity "cycloneV_soc_mm_interconnect_0" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/cycloneV_soc.v Line: 389
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:fut_0_avalon_master_translator" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_0.v Line: 184
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_0.v Line: 248
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:fut_0_avalon_master_agent" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_0.v Line: 329
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_0.v Line: 413
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_0.v Line: 454
Info (12128): Elaborating entity "cycloneV_soc_mm_interconnect_0_router" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|cycloneV_soc_mm_interconnect_0_router:router" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_0.v Line: 470
Info (12128): Elaborating entity "cycloneV_soc_mm_interconnect_0_router_default_decode" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|cycloneV_soc_mm_interconnect_0_router:router|cycloneV_soc_mm_interconnect_0_router_default_decode:the_default_decode" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_0_router.sv Line: 174
Info (12128): Elaborating entity "cycloneV_soc_mm_interconnect_0_router_001" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|cycloneV_soc_mm_interconnect_0_router_001:router_001" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_0.v Line: 486
Info (12128): Elaborating entity "cycloneV_soc_mm_interconnect_0_router_001_default_decode" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|cycloneV_soc_mm_interconnect_0_router_001:router_001|cycloneV_soc_mm_interconnect_0_router_001_default_decode:the_default_decode" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_0_router_001.sv Line: 178
Info (12128): Elaborating entity "cycloneV_soc_mm_interconnect_0_cmd_demux" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|cycloneV_soc_mm_interconnect_0_cmd_demux:cmd_demux" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_0.v Line: 503
Info (12128): Elaborating entity "cycloneV_soc_mm_interconnect_0_cmd_mux" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|cycloneV_soc_mm_interconnect_0_cmd_mux:cmd_mux" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_0.v Line: 520
Info (12128): Elaborating entity "cycloneV_soc_mm_interconnect_0_rsp_mux" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|cycloneV_soc_mm_interconnect_0_rsp_mux:rsp_mux" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_0.v Line: 554
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_0.v Line: 620
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_width_adapter.sv Line: 283
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_width_adapter.sv Line: 954
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_rsp_width_adapter" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_0.v Line: 686
Info (12128): Elaborating entity "cycloneV_soc_mm_interconnect_0_avalon_st_adapter" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|cycloneV_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_0.v Line: 715
Info (12128): Elaborating entity "cycloneV_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|cycloneV_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|cycloneV_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "cycloneV_soc_mm_interconnect_1" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/cycloneV_soc.v Line: 438
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_1.v Line: 245
Info (12128): Elaborating entity "altera_merlin_axi_master_ni" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_1.v Line: 373
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_axi_master_ni.sv Line: 485
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_1.v Line: 457
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_1.v Line: 498
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_1.v Line: 539
Info (12128): Elaborating entity "cycloneV_soc_mm_interconnect_1_router" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|cycloneV_soc_mm_interconnect_1_router:router" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_1.v Line: 555
Info (12128): Elaborating entity "cycloneV_soc_mm_interconnect_1_router_default_decode" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|cycloneV_soc_mm_interconnect_1_router:router|cycloneV_soc_mm_interconnect_1_router_default_decode:the_default_decode" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_1_router.sv Line: 174
Info (12128): Elaborating entity "cycloneV_soc_mm_interconnect_1_router_002" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|cycloneV_soc_mm_interconnect_1_router_002:router_002" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_1.v Line: 587
Info (12128): Elaborating entity "cycloneV_soc_mm_interconnect_1_router_002_default_decode" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|cycloneV_soc_mm_interconnect_1_router_002:router_002|cycloneV_soc_mm_interconnect_1_router_002_default_decode:the_default_decode" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_1_router_002.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_1.v Line: 637
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_burst_adapter.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_burst_adapter_13_1.sv Line: 979
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_burst_adapter_13_1.sv Line: 1004
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_burst_adapter_13_1.sv Line: 157
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_burst_adapter_13_1.sv Line: 88
Info (12128): Elaborating entity "cycloneV_soc_mm_interconnect_1_cmd_demux" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|cycloneV_soc_mm_interconnect_1_cmd_demux:cmd_demux" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_1.v Line: 654
Info (12128): Elaborating entity "cycloneV_soc_mm_interconnect_1_cmd_mux" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|cycloneV_soc_mm_interconnect_1_cmd_mux:cmd_mux" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_1.v Line: 694
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|cycloneV_soc_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_1_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|cycloneV_soc_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "cycloneV_soc_mm_interconnect_1_rsp_demux" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|cycloneV_soc_mm_interconnect_1_rsp_demux:rsp_demux" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_1.v Line: 717
Info (12128): Elaborating entity "cycloneV_soc_mm_interconnect_1_rsp_mux" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|cycloneV_soc_mm_interconnect_1_rsp_mux:rsp_mux" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_1.v Line: 734
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_1.v Line: 817
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_1.v Line: 883
Warning (10240): Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable "data_reg", which holds its previous value in one or more paths through the always construct File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_width_adapter.sv Line: 459
Warning (10240): Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable "byteen_reg", which holds its previous value in one or more paths through the always construct File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_width_adapter.sv Line: 459
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_width_adapter.sv Line: 388
Info (12128): Elaborating entity "cycloneV_soc_mm_interconnect_2" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/cycloneV_soc.v Line: 495
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:led_s1_translator" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_2.v Line: 421
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:fut_0_slave_translator" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_2.v Line: 549
Info (12128): Elaborating entity "altera_merlin_axi_master_ni" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_2.v Line: 677
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_axi_master_ni.sv Line: 485
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:led_s1_agent" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_2.v Line: 761
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_2.v Line: 802
Info (12128): Elaborating entity "cycloneV_soc_mm_interconnect_2_router" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_router:router" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_2.v Line: 1191
Info (12128): Elaborating entity "cycloneV_soc_mm_interconnect_2_router_default_decode" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_router:router|cycloneV_soc_mm_interconnect_2_router_default_decode:the_default_decode" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_2_router.sv Line: 186
Info (12128): Elaborating entity "cycloneV_soc_mm_interconnect_2_router_002" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_router_002:router_002" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_2.v Line: 1223
Info (12128): Elaborating entity "cycloneV_soc_mm_interconnect_2_router_002_default_decode" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_router_002:router_002|cycloneV_soc_mm_interconnect_2_router_002_default_decode:the_default_decode" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_2_router_002.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_2.v Line: 1305
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_2.v Line: 1405
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_burst_adapter.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_burst_adapter_13_1.sv Line: 979
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_burst_adapter_13_1.sv Line: 1004
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_burst_adapter_13_1.sv Line: 157
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_burst_adapter_13_1.sv Line: 88
Info (12128): Elaborating entity "cycloneV_soc_mm_interconnect_2_cmd_demux" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_cmd_demux:cmd_demux" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_2.v Line: 1534
Info (12128): Elaborating entity "cycloneV_soc_mm_interconnect_2_cmd_mux" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_cmd_mux:cmd_mux" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_2.v Line: 1586
Info (12128): Elaborating entity "cycloneV_soc_mm_interconnect_2_rsp_demux" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_rsp_demux:rsp_demux" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_2.v Line: 1655
Info (12128): Elaborating entity "cycloneV_soc_mm_interconnect_2_rsp_mux" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_rsp_mux:rsp_mux" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_2.v Line: 1730
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/cycloneV_soc_mm_interconnect_2_rsp_mux.sv Line: 326
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|cycloneV_soc_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/cycloneV_soc.v Line: 558
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller_001" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/cycloneV_soc.v Line: 621
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ke84.tdf
    Info (12023): Found entity 1: altsyncram_ke84 File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/altsyncram_ke84.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_elc.tdf
    Info (12023): Found entity 1: mux_elc File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/mux_elc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_lai.tdf
    Info (12023): Found entity 1: cntr_lai File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/cntr_lai.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_g9c.tdf
    Info (12023): Found entity 1: cmpr_g9c File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/cmpr_g9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf
    Info (12023): Found entity 1: cntr_4vi File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/cntr_4vi.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/cntr_09i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/cmpr_c9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2018.04.12.18:05:41 Progress: Loading sldca0c5669/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldca0c5669/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/sldca0c5669/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldca0c5669/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/sldca0c5669/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldca0c5669/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/sldca0c5669/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldca0c5669/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/sldca0c5669/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldca0c5669/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/sldca0c5669/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/sldca0c5669/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldca0c5669/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/sldca0c5669/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 32 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "HPS_ENET_INT_N" has no driver File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/soc_top.vhd Line: 32
    Warning (13040): bidirectional pin "HPS_KEY" has no driver File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/soc_top.vhd Line: 40
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "HPS_DDR3_DQ[0]~synth" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/soc_top.vhd Line: 23
    Warning (13010): Node "HPS_DDR3_DQ[1]~synth" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/soc_top.vhd Line: 23
    Warning (13010): Node "HPS_DDR3_DQ[2]~synth" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/soc_top.vhd Line: 23
    Warning (13010): Node "HPS_DDR3_DQ[3]~synth" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/soc_top.vhd Line: 23
    Warning (13010): Node "HPS_DDR3_DQ[4]~synth" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/soc_top.vhd Line: 23
    Warning (13010): Node "HPS_DDR3_DQ[5]~synth" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/soc_top.vhd Line: 23
    Warning (13010): Node "HPS_DDR3_DQ[6]~synth" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/soc_top.vhd Line: 23
    Warning (13010): Node "HPS_DDR3_DQ[7]~synth" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/soc_top.vhd Line: 23
    Warning (13010): Node "HPS_DDR3_DQ[8]~synth" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/soc_top.vhd Line: 23
    Warning (13010): Node "HPS_DDR3_DQ[9]~synth" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/soc_top.vhd Line: 23
    Warning (13010): Node "HPS_DDR3_DQ[10]~synth" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/soc_top.vhd Line: 23
    Warning (13010): Node "HPS_DDR3_DQ[11]~synth" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/soc_top.vhd Line: 23
    Warning (13010): Node "HPS_DDR3_DQ[12]~synth" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/soc_top.vhd Line: 23
    Warning (13010): Node "HPS_DDR3_DQ[13]~synth" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/soc_top.vhd Line: 23
    Warning (13010): Node "HPS_DDR3_DQ[14]~synth" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/soc_top.vhd Line: 23
    Warning (13010): Node "HPS_DDR3_DQ[15]~synth" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/soc_top.vhd Line: 23
    Warning (13010): Node "HPS_DDR3_DQ[16]~synth" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/soc_top.vhd Line: 23
    Warning (13010): Node "HPS_DDR3_DQ[17]~synth" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/soc_top.vhd Line: 23
    Warning (13010): Node "HPS_DDR3_DQ[18]~synth" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/soc_top.vhd Line: 23
    Warning (13010): Node "HPS_DDR3_DQ[19]~synth" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/soc_top.vhd Line: 23
    Warning (13010): Node "HPS_DDR3_DQ[20]~synth" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/soc_top.vhd Line: 23
    Warning (13010): Node "HPS_DDR3_DQ[21]~synth" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/soc_top.vhd Line: 23
    Warning (13010): Node "HPS_DDR3_DQ[22]~synth" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/soc_top.vhd Line: 23
    Warning (13010): Node "HPS_DDR3_DQ[23]~synth" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/soc_top.vhd Line: 23
    Warning (13010): Node "HPS_DDR3_DQ[24]~synth" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/soc_top.vhd Line: 23
    Warning (13010): Node "HPS_DDR3_DQ[25]~synth" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/soc_top.vhd Line: 23
    Warning (13010): Node "HPS_DDR3_DQ[26]~synth" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/soc_top.vhd Line: 23
    Warning (13010): Node "HPS_DDR3_DQ[27]~synth" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/soc_top.vhd Line: 23
    Warning (13010): Node "HPS_DDR3_DQ[28]~synth" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/soc_top.vhd Line: 23
    Warning (13010): Node "HPS_DDR3_DQ[29]~synth" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/soc_top.vhd Line: 23
    Warning (13010): Node "HPS_DDR3_DQ[30]~synth" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/soc_top.vhd Line: 23
    Warning (13010): Node "HPS_DDR3_DQ[31]~synth" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/soc_top.vhd Line: 23
    Warning (13010): Node "HPS_DDR3_DQS_N[0]~synth" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/soc_top.vhd Line: 24
    Warning (13010): Node "HPS_DDR3_DQS_N[1]~synth" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/soc_top.vhd Line: 24
    Warning (13010): Node "HPS_DDR3_DQS_N[2]~synth" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/soc_top.vhd Line: 24
    Warning (13010): Node "HPS_DDR3_DQS_N[3]~synth" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/soc_top.vhd Line: 24
    Warning (13010): Node "HPS_DDR3_DQS_P[0]~synth" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/soc_top.vhd Line: 25
    Warning (13010): Node "HPS_DDR3_DQS_P[1]~synth" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/soc_top.vhd Line: 25
    Warning (13010): Node "HPS_DDR3_DQS_P[2]~synth" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/soc_top.vhd Line: 25
    Warning (13010): Node "HPS_DDR3_DQS_P[3]~synth" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/soc_top.vhd Line: 25
    Warning (13010): Node "HPS_ENET_MDIO~synth" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/soc_top.vhd Line: 34
    Warning (13010): Node "HPS_SD_CMD~synth" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/soc_top.vhd Line: 42
    Warning (13010): Node "HPS_SD_DATA[0]~synth" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/soc_top.vhd Line: 43
    Warning (13010): Node "HPS_SD_DATA[1]~synth" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/soc_top.vhd Line: 43
    Warning (13010): Node "HPS_SD_DATA[2]~synth" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/soc_top.vhd Line: 43
    Warning (13010): Node "HPS_SD_DATA[3]~synth" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/soc_top.vhd Line: 43
    Warning (13010): Node "HPS_USB_DATA[0]~synth" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/soc_top.vhd Line: 47
    Warning (13010): Node "HPS_USB_DATA[1]~synth" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/soc_top.vhd Line: 47
    Warning (13010): Node "HPS_USB_DATA[2]~synth" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/soc_top.vhd Line: 47
    Warning (13010): Node "HPS_USB_DATA[3]~synth" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/soc_top.vhd Line: 47
    Warning (13010): Node "HPS_USB_DATA[4]~synth" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/soc_top.vhd Line: 47
    Warning (13010): Node "HPS_USB_DATA[5]~synth" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/soc_top.vhd Line: 47
    Warning (13010): Node "HPS_USB_DATA[6]~synth" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/soc_top.vhd Line: 47
    Warning (13010): Node "HPS_USB_DATA[7]~synth" File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/soc_top.vhd Line: 47
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|s_address[27] will power up to High File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_avalon.vhd Line: 149
    Critical Warning (18010): Register cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|s_address[28] will power up to High File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_avalon.vhd Line: 149
    Critical Warning (18010): Register cycloneV_soc:cycloneV_soc_2|iir_avalon:fut_0|s_address[29] will power up to High File: /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/db/ip/cycloneV_soc/submodules/iir_avalon.vhd Line: 149
Info (17049): 502 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "cycloneV_soc_hps_0_hps_io_border:border"
Info (144001): Generated suppressed messages file /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/output_files/cycloneV_soc.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 497 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 19 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 9294 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 50 output pins
    Info (21060): Implemented 56 bidirectional pins
    Info (21061): Implemented 8194 logic cells
    Info (21064): Implemented 296 RAM segments
    Info (21066): Implemented 1 delay-locked loops
    Info (21062): Implemented 33 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 99 warnings
    Info: Peak virtual memory: 1416 megabytes
    Info: Processing ended: Thu Apr 12 18:05:59 2018
    Info: Elapsed time: 00:01:58
    Info: Total CPU time (on all processors): 00:03:39


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/rodrigo/ufmg/fpgaFilterOverflow/filter_validation/filtervalidation/quartus/output_files/cycloneV_soc.map.smsg.


