<profile>

<section name = "Vitis HLS Report for 'mvm_sa'" level="0">
<item name = "Date">Wed Jul  6 15:16:20 2022
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)</item>
<item name = "Project">mvm_sa</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.912 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">20, 21, 0.200 us, 0.210 us, 21, 22, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_mvm_sa_Pipeline_read_x_loop_fu_84">mvm_sa_Pipeline_read_x_loop, 8, 8, 80.000 ns, 80.000 ns, 8, 8, no</column>
<column name="grp_mvm_sa_Pipeline_load_A_loop_fu_112">mvm_sa_Pipeline_load_A_loop, 18, 18, 0.180 us, 0.180 us, 18, 18, no</column>
<column name="grp_mvm_sa_Pipeline_write_y_loop_fu_132">mvm_sa_Pipeline_write_y_loop, 6, 6, 60.000 ns, 60.000 ns, 6, 6, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 4, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 3, 451, 777, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 66, -</column>
<column name="Register">-, -, 268, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 1, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_mvm_sa_Pipeline_load_A_loop_fu_112">mvm_sa_Pipeline_load_A_loop, 0, 0, 105, 269, 0</column>
<column name="grp_mvm_sa_Pipeline_read_x_loop_fu_84">mvm_sa_Pipeline_read_x_loop, 0, 3, 336, 408, 0</column>
<column name="grp_mvm_sa_Pipeline_write_y_loop_fu_132">mvm_sa_Pipeline_write_y_loop, 0, 0, 10, 100, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="grp_mvm_sa_Pipeline_write_y_loop_fu_132_y_stream_TREADY">and, 0, 0, 2, 1, 1</column>
<column name="tmp_nbreadreq_fu_70_p6">and, 0, 0, 2, 1, 0</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="A_stream_TREADY_int_regslice">9, 2, 1, 2</column>
<column name="ap_NS_fsm">48, 9, 1, 9</column>
<column name="x_stream_TREADY_int_regslice">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="grp_mvm_sa_Pipeline_load_A_loop_fu_112_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_mvm_sa_Pipeline_read_x_loop_fu_84_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_mvm_sa_Pipeline_write_y_loop_fu_132_ap_start_reg">1, 0, 1, 0</column>
<column name="mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_A_local_0">32, 0, 32, 0</column>
<column name="mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_A_local_11">32, 0, 32, 0</column>
<column name="mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_A_local_22">32, 0, 32, 0</column>
<column name="mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_A_local_33">32, 0, 32, 0</column>
<column name="mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_acc">32, 0, 32, 0</column>
<column name="mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_acc_1">32, 0, 32, 0</column>
<column name="mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_acc_2">32, 0, 32, 0</column>
<column name="mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_acc_3">32, 0, 32, 0</column>
<column name="tmp_reg_152">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_local_block">out, 1, ap_ctrl_none, mvm_sa, return value</column>
<column name="ap_local_deadlock">out, 1, ap_ctrl_none, mvm_sa, return value</column>
<column name="ap_clk">in, 1, ap_ctrl_none, mvm_sa, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_none, mvm_sa, return value</column>
<column name="A_stream_TDATA">in, 32, axis, A_stream_V_data_V, pointer</column>
<column name="A_stream_TVALID">in, 1, axis, A_stream_V_last_V, pointer</column>
<column name="A_stream_TREADY">out, 1, axis, A_stream_V_last_V, pointer</column>
<column name="A_stream_TLAST">in, 1, axis, A_stream_V_last_V, pointer</column>
<column name="A_stream_TKEEP">in, 4, axis, A_stream_V_keep_V, pointer</column>
<column name="A_stream_TSTRB">in, 4, axis, A_stream_V_strb_V, pointer</column>
<column name="x_stream_TDATA">in, 32, axis, x_stream_V_data_V, pointer</column>
<column name="x_stream_TVALID">in, 1, axis, x_stream_V_last_V, pointer</column>
<column name="x_stream_TREADY">out, 1, axis, x_stream_V_last_V, pointer</column>
<column name="x_stream_TLAST">in, 1, axis, x_stream_V_last_V, pointer</column>
<column name="x_stream_TKEEP">in, 4, axis, x_stream_V_keep_V, pointer</column>
<column name="x_stream_TSTRB">in, 4, axis, x_stream_V_strb_V, pointer</column>
<column name="y_stream_TDATA">out, 32, axis, y_stream_V_data_V, pointer</column>
<column name="y_stream_TVALID">out, 1, axis, y_stream_V_last_V, pointer</column>
<column name="y_stream_TREADY">in, 1, axis, y_stream_V_last_V, pointer</column>
<column name="y_stream_TLAST">out, 1, axis, y_stream_V_last_V, pointer</column>
<column name="y_stream_TKEEP">out, 4, axis, y_stream_V_keep_V, pointer</column>
<column name="y_stream_TSTRB">out, 4, axis, y_stream_V_strb_V, pointer</column>
</table>
</item>
</section>
</profile>
