0.6
2019.2
Nov  6 2019
21:57:16
D:/FPGA_DATA/lab_practise/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/FPGA_DATA/lab_practise/project_1/project_1.srcs/sim_1/new/TB_up_down_Counter.v,1690305737,verilog,,,,TB_up_down_Counter,,,,,,,,
D:/FPGA_DATA/lab_practise/project_1/project_1.srcs/sources_1/new/up_down_Counter.v,1690305741,verilog,,D:/FPGA_DATA/lab_practise/project_1/project_1.srcs/sim_1/new/TB_up_down_Counter.v,,up_down_Counter,,,,,,,,
