{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 12 22:22:35 2017 " "Info: Processing started: Sun Nov 12 22:22:35 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off JK_ff -c JK_ff --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off JK_ff -c JK_ff --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_latch.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file d_latch.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 D_latch " "Info: Found entity 1: D_latch" {  } { { "D_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/D_latch.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ms_ff_d_latch.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ms_ff_d_latch.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MS_ff_d_latch " "Info: Found entity 1: MS_ff_d_latch" {  } { { "MS_ff_d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/MS_ff_d_latch.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_ff.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file t_ff.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 T_ff " "Info: Found entity 1: T_ff" {  } { { "T_ff.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/T_ff.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "T_ff " "Info: Elaborating entity \"T_ff\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MS_ff_d_latch MS_ff_d_latch:inst " "Info: Elaborating entity \"MS_ff_d_latch\" for hierarchy \"MS_ff_d_latch:inst\"" {  } { { "T_ff.bdf" "inst" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/T_ff.bdf" { { 120 568 664 216 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_latch MS_ff_d_latch:inst\|D_latch:inst1 " "Info: Elaborating entity \"D_latch\" for hierarchy \"MS_ff_d_latch:inst\|D_latch:inst1\"" {  } { { "MS_ff_d_latch.bdf" "inst1" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/MS_ff_d_latch.bdf" { { 48 536 632 144 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 0 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "206 " "Info: Peak virtual memory: 206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 12 22:22:35 2017 " "Info: Processing ended: Sun Nov 12 22:22:35 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
