#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: H:\PANGO_EDA\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.26100
#Hostname: DESKTOP-4P2ET5G
Generated by Fabric Compiler (version 2022.1 build 99559) at Wed Mar  5 23:07:08 2025
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 7)] Analyzing module Briey (library work)
W: Verilog-2010: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 1423)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 2032)] Analyzing module Apb3Router (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 2163)] Analyzing module Apb3Decoder (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 2215)] Analyzing module Axi4SharedArbiter_2 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 2477)] Analyzing module Axi4SharedArbiter_1 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 2854)] Analyzing module Axi4SharedArbiter (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 3182)] Analyzing module Axi4ReadOnlyDecoder_1 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 3329)] Analyzing module Axi4SharedDecoder (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 3697)] Analyzing module Axi4ReadOnlyDecoder (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 3880)] Analyzing module SystemDebugger (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 3967)] Analyzing module JtagBridge (library work)
W: Verilog-2010: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 4106)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 4695)] Analyzing module BufferCC_2 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 4714)] Analyzing module VexRiscv (library work)
I: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 5196)] Convert attribute name from keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 5196)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 5196)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 5198)] Convert attribute name from keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 5198)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 5198)] Convert attribute name from syn_keep to PAP_KEEP
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 9561)] Analyzing module Axi4VgaCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 9911)] Analyzing module Apb3UartCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 10330)] Analyzing module PinsecTimerCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 10801)] Analyzing module Apb3Gpio (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 10893)] Analyzing module Axi4SharedToApb3Bridge (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 11119)] Analyzing module Axi4SharedOnChipRam_1 (library work)
E: Verilog-4039: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 11156)] Identifier MEM_ROW_ADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 11157)] Identifier MEM_BADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 11158)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 11159)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 11160)] Identifier MEM_DQ_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 11161)] Identifier MEM_DM_WIDTH is not declared
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 11587)] Analyzing module Axi4SharedOnChipRam (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 11951)] Analyzing module BufferCC (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 11971)] Analyzing module StreamArbiter (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 12047)] Analyzing module StreamArbiter_1 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 12196)] Analyzing module StreamFifoLowLatency_2 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 12231)] Analyzing module StreamArbiter_2 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 12325)] Analyzing module Axi4ReadOnlyErrorSlave (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 12382)] Analyzing module Axi4SharedErrorSlave (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 12471)] Analyzing module Axi4ReadOnlyErrorSlave_1 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 12530)] Analyzing module FlowCCUnsafeByToggle (library work)
W: Verilog-2010: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 12561)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 12602)] Analyzing module DataCache (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 13456)] Analyzing module InstructionCache (library work)
I: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 13508)] Convert attribute name from keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 13508)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 13508)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 13523)] Convert attribute name from keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 13523)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 13523)] Convert attribute name from syn_keep to PAP_KEEP
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 13755)] Analyzing module PulseCCByToggle (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 13808)] Analyzing module VgaCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 13934)] Analyzing module BufferCC_3 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 13953)] Analyzing module VideoDma (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 14437)] Analyzing module StreamFifo (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 14591)] Analyzing module UartCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 14720)] Analyzing module InterruptCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 14747)] Analyzing module Timer_1 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 14793)] Analyzing module Timer (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 14839)] Analyzing module Prescaler (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 14862)] Analyzing module BufferCC_4 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 14890)] Analyzing module BufferCC_6 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 14913)] Analyzing module StreamFifo_4 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 15007)] Analyzing module BufferCC_7 (library work)
W: Verilog-2010: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 15017)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 15033)] Analyzing module BufferCC_9 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 15057)] Analyzing module BufferCC_8 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 15081)] Analyzing module BufferCC_10 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 15100)] Analyzing module StreamFifoCC (library work)
I: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 15147)] Convert attribute name from keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 15147)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 15147)] Convert attribute name from syn_keep to PAP_KEEP
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 15332)] Analyzing module UartCtrlRx (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 15626)] Analyzing module UartCtrlTx (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 15866)] Analyzing module BufferCC_13 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 15890)] Analyzing module BufferCC_12 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 15914)] Analyzing module BufferCC_11 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v(line number: 15938)] Analyzing module BufferCC_14 (library work)
E: Parsing ERROR.
Executing : .rtl_analyze -work work -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/briey_ddr.v successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/DDR3_briey.v
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/DDR3_briey.v
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/DDR3_briey.v(line number: 9)] Analyzing module DDR3_briey (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/DDR3_briey.v successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/DDR3_briey_ddrphy_top.v
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/DDR3_briey_ddrphy_top.v
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/DDR3_briey_ddrphy_top.v(line number: 10)] Analyzing module DDR3_briey_ddrphy_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/DDR3_briey_ddrphy_top.v successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ipsxb_rst_sync_v1_1.v
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ipsxb_rst_sync_v1_1.v
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ipsxb_rst_sync_v1_1.v(line number: 10)] Analyzing module ipsxb_rst_sync_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ipsxb_rst_sync_v1_1.v successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp(line number: 145)] Analyzing module ipsxb_ddrphy_calib_mux_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp(line number: 327)] Analyzing module ipsxb_ddrphy_calib_top_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_control_path_adj_v1_0.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_control_path_adj_v1_0.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_control_path_adj_v1_0.vp(line number: 150)] Analyzing module ipsxb_ddrphy_control_path_adj_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_control_path_adj_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 360)] Analyzing module ipsxb_ddrphy_data_slice_v1_4 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp(line number: 98)] Analyzing module ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp(line number: 234)] Analyzing module ipsxb_ddrphy_data_slice_wrlvl_v1_4 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp(line number: 259)] Analyzing module ipsxb_ddrphy_dfi_v1_4 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp(line number: 96)] Analyzing module ipsxb_ddrphy_dll_update_ctrl_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp(line number: 305)] Analyzing module ipsxb_ddrphy_dqsi_rdel_cal_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp(line number: 156)] Analyzing module ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp(line number: 192)] Analyzing module ipsxb_ddrphy_dqs_rddata_align_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp(line number: 197)] Analyzing module ipsxb_ddrphy_drift_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp(line number: 93)] Analyzing module ipsxb_ddrphy_gate_update_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp(line number: 269)] Analyzing module ipsxb_ddrphy_gatecal_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp(line number: 135)] Analyzing module ipsxb_ddrphy_info_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp(line number: 258)] Analyzing module ipsxb_ddrphy_init_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_main_ctrl_v1_3.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_main_ctrl_v1_3.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_main_ctrl_v1_3.vp(line number: 118)] Analyzing module ipsxb_ddrphy_main_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_main_ctrl_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp(line number: 505)] Analyzing module ipsxb_ddrphy_rdcal_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp(line number: 184)] Analyzing module ipsxb_ddrphy_reset_ctrl_v1_4 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp(line number: 62)] Analyzing module ipsxb_ddrphy_rst_debounce_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_rddata_align_v1_0.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_rddata_align_v1_0.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_rddata_align_v1_0.vp(line number: 117)] Analyzing module ipsxb_ddrphy_slice_rddata_align_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_rddata_align_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_training_ctrl_v1_0.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_training_ctrl_v1_0.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_training_ctrl_v1_0.vp(line number: 64)] Analyzing module ipsxb_ddrphy_training_ctrl_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_training_ctrl_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_upcal_v1_4.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_upcal_v1_4.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_upcal_v1_4.vp(line number: 414)] Analyzing module ipsxb_ddrphy_upcal_v1_4 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_upcal_v1_4.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_wdata_path_adj_v1_0.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_wdata_path_adj_v1_0.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_wdata_path_adj_v1_0.vp(line number: 150)] Analyzing module ipsxb_ddrphy_wdata_path_adj_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_wdata_path_adj_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp(line number: 173)] Analyzing module ipsxb_ddrphy_wrlvl_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 9)] Analyzing module ipsxb_ddrphy_slice_top_v1_4 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/pll/ipsxb_ddrphy_pll_v1_0.v
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/pll/ipsxb_ddrphy_pll_v1_0.v
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 20)] Analyzing module ipsxb_ddrphy_pll_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/pll/ipsxb_ddrphy_pll_v1_0.v successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_apb_cross_v1_2.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_apb_cross_v1_2.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_apb_cross_v1_2.vp(line number: 145)] Analyzing module ipsxb_mcdq_apb_cross_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_apb_cross_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp(line number: 101)] Analyzing module ipsxb_mcdq_calib_delay_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_cfg_apb_v1_2.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_cfg_apb_v1_2.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_cfg_apb_v1_2.vp(line number: 559)] Analyzing module ipsxb_mcdq_cfg_apb_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_cfg_apb_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp(line number: 243)] Analyzing module ipsxb_mcdq_dcd_bm_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_2.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_2.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_2.vp(line number: 76)] Analyzing module ipsxb_mcdq_dcd_rowaddr_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp(line number: 209)] Analyzing module ipsxb_mcdq_dcd_sm_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_2.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_2.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_2.vp(line number: 174)] Analyzing module ipsxb_mcdq_dcd_top_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 643)] Analyzing module ipsxb_mcdq_dcp_back_ctrl_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp(line number: 298)] Analyzing module ipsxb_mcdq_dcp_buf_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp(line number: 210)] Analyzing module ipsxb_mcdq_dcp_out_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp(line number: 329)] Analyzing module ipsxb_mcdq_dcp_top_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp(line number: 432)] Analyzing module ipsxb_mcdq_dfi_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_lp_v1_2.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_lp_v1_2.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_lp_v1_2.vp(line number: 315)] Analyzing module ipsxb_mcdq_lp_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_lp_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_mrs_v1_2.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_mrs_v1_2.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_mrs_v1_2.vp(line number: 321)] Analyzing module ipsxb_mcdq_mrs_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_mrs_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_prefetch_fifo_v1_2.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_prefetch_fifo_v1_2.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_prefetch_fifo_v1_2.vp(line number: 95)] Analyzing module ipsxb_mcdq_prefetch_fifo_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_prefetch_fifo_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_rdatapath_v1_2.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_rdatapath_v1_2.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_rdatapath_v1_2.vp(line number: 83)] Analyzing module ipsxb_mcdq_rdatapath_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_rdatapath_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp(line number: 78)] Analyzing module ipsxb_mcdq_reg_fifo2_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp(line number: 271)] Analyzing module ipsxb_mcdq_ui_axi_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp(line number: 171)] Analyzing module ipsxb_mcdq_wdatapath_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_2.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_2.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_2.vp(line number: 140)] Analyzing module ipsxb_mcdq_wdp_align_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_dcp_v1_2.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_dcp_v1_2.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_dcp_v1_2.vp(line number: 133)] Analyzing module ipsxb_mcdq_wdp_dcp_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_dcp_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 619)] Analyzing module ipsxb_mcdq_wrapper_v1_2a (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Analyzing module ipsxb_mcdq_com_timing_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp(line number: 128)] Analyzing module ipsxb_mcdq_tfaw_timing_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp(line number: 68)] Analyzing module ipsxb_mcdq_tfaw_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act2wr_pass_v1_2.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act2wr_pass_v1_2.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act2wr_pass_v1_2.vp(line number: 115)] Analyzing module ipsxb_mcdq_timing_act2wr_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act2wr_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act_pass_v1_2.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act_pass_v1_2.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act_pass_v1_2.vp(line number: 92)] Analyzing module ipsxb_mcdq_timing_act_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Analyzing module ipsxb_mcdq_timing_pre_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_rd_pass_v1_2.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_rd_pass_v1_2.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_rd_pass_v1_2.vp(line number: 128)] Analyzing module ipsxb_mcdq_timing_rd_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_rd_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_ref_pass_v1_2.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_ref_pass_v1_2.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_ref_pass_v1_2.vp(line number: 90)] Analyzing module ipsxb_mcdq_timing_ref_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_ref_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_wr_pass_v1_2.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_wr_pass_v1_2.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_wr_pass_v1_2.vp(line number: 127)] Analyzing module ipsxb_mcdq_timing_wr_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_wr_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp(line number: 149)] Analyzing module ipsxb_mcdq_trc_timing_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v(line number: 20)] Analyzing module ipsxb_distributed_fifo_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v(line number: 18)] Analyzing module ipsxb_distributed_fifo_ctr_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v(line number: 21)] Analyzing module ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v successfully.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v
I: Verilog-0002: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 22)] Analyzing module ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0 (library work)
I: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 31)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE
W: Verilog-2010: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 59)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 64)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 70)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {H:/PANGO_EDA/my_project/ddr_briey} H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v successfully.
I: Module "Briey" is set as top module.
Program Error Out.
Action compile: Real time elapsed is 0h:0m:5s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Wed Mar  5 23:07:11 2025
Action compile: Peak memory pool usage is 141 MB
