// Seed: 4041777662
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  logic id_12 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_5,
      id_6,
      id_4,
      id_5,
      id_5,
      id_3,
      id_7,
      id_4,
      id_5
  );
  output wire id_3;
  inout logic [7:0] id_2;
  inout logic [7:0] id_1;
  wire id_9;
  ;
  assign id_1.id_2[1] = id_8;
  wire id_10;
  assign id_5 = ~id_2;
endmodule
