#-----------------------------------------------------------
# Vivado v2022.2.2 (64-bit)
# SW Build 3788238 on Tue Feb 21 19:59:23 MST 2023
# IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
# Start of session at: Wed Oct 23 01:01:14 2024
# Process ID: 22356
# Current directory: /home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/impl_1
# Command line: vivado -log apex_control_mgt_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source apex_control_mgt_top.tcl -notrace
# Log file: /home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/impl_1/apex_control_mgt_top.vdi
# Journal file: /home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/impl_1/vivado.jou
# Running On: uftrig01, OS: Linux, CPU Frequency: 4458.917 MHz, CPU Physical cores: 6, Host memory: 33506 MB
#-----------------------------------------------------------
source apex_control_mgt_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/ip_repo/i2c_master_1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/ip_repo/myip_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/ip_repo/myip_1_0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/ip_repo/myip_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/ip_repo/myip_1_0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/ip_repo/myip_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/ip_repo/i2c_master_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/ip_repo/i2c_master_1_0'.
WARNING: [IP_Flow 19-2207] Repository '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/ip_repo/i2c_master_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/ip_repo/i2c_master_1_0'.
WARNING: [IP_Flow 19-2207] Repository '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/ip_repo/i2c_master_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/ip_repo/i2c_master_1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/ip_repo/i2c_master_buf_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/ip_repo/i2c_master_buf_1_0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/ip_repo/i2c_master_buf_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/ip_repo/axis_jtag'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
add_files: Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 3029.816 ; gain = 1115.992 ; free physical = 5882 ; free virtual = 18241
Command: link_design -top apex_control_mgt_top -part xck26-sfvc784-2LV-c
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'bdw/design_1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.dcp' for cell 'bdw/design_1_i/axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axis_jtag_0_0/design_1_axis_jtag_0_0.dcp' for cell 'bdw/design_1_i/axis_jtag_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'bdw/design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0.dcp' for cell 'bdw/design_1_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_jtag_logic_0_0/design_1_jtag_logic_0_0.dcp' for cell 'bdw/design_1_i/jtag_logic_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_jtag_logic_0_1/design_1_jtag_logic_0_1.dcp' for cell 'bdw/design_1_i/jtag_logic_1'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_3/design_1_proc_sys_reset_0_3.dcp' for cell 'bdw/design_1_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0.dcp' for cell 'bdw/design_1_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_0/design_1_system_ila_1_0.dcp' for cell 'bdw/design_1_i/system_ila_1'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_xxv_ethernet_0_0/design_1_xxv_ethernet_0_0.dcp' for cell 'bdw/design_1_i/xxv_ethernet_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_chip2chip_0_0/design_1_axi_chip2chip_0_0.dcp' for cell 'bdw/design_1_i/C2C/axi_chip2chip_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_chip2chip_1_0/design_1_axi_chip2chip_1_0.dcp' for cell 'bdw/design_1_i/C2C/axi_chip2chip_1'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axisafety_1_0/design_1_axisafety_1_0.dcp' for cell 'bdw/design_1_i/C2C/axisafety_1'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axisafety_2_0/design_1_axisafety_2_0.dcp' for cell 'bdw/design_1_i/C2C/axisafety_2'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0.dcp' for cell 'bdw/design_1_i/IPMC/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_1_0/design_1_axi_bram_ctrl_1_0.dcp' for cell 'bdw/design_1_i/IPMC/axi_bram_ctrl_1'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.dcp' for cell 'bdw/design_1_i/IPMC/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.dcp' for cell 'bdw/design_1_i/IPMC/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_i2cSlave_0_0/design_1_i2cSlave_0_0.dcp' for cell 'bdw/design_1_i/IPMC/i2cSlave_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_i2cSlave_1_0/design_1_i2cSlave_1_0.dcp' for cell 'bdw/design_1_i/IPMC/i2cSlave_1'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_i2c_master_0_4/design_1_i2c_master_0_4.dcp' for cell 'bdw/design_1_i/IPMC/i2c_master_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_i2c_switch_dual_0_0/design_1_i2c_switch_dual_0_0.dcp' for cell 'bdw/design_1_i/IPMC/i2c_switch_dual_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_ipmb_watchdog_0_0/design_1_ipmb_watchdog_0_0.dcp' for cell 'bdw/design_1_i/IPMC/ipmb_watchdog_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_system_ila_2_0/design_1_system_ila_2_0.dcp' for cell 'bdw/design_1_i/IPMC/system_ila_2'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_jtag_0_0/design_1_axi_jtag_0_0.dcp' for cell 'bdw/design_1_i/JTAG/axi_jtag_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_jtag_1_0/design_1_axi_jtag_1_0.dcp' for cell 'bdw/design_1_i/JTAG/axi_jtag_1'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_xbar_3/design_1_xbar_3.dcp' for cell 'bdw/design_1_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1.dcp' for cell 'bdw/design_1_i/axi_interconnect_0/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2.dcp' for cell 'bdw/design_1_i/axi_interconnect_0/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_us_3/design_1_auto_us_3.dcp' for cell 'bdw/design_1_i/axi_interconnect_0/s02_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axisafety_2_1/design_1_axisafety_2_1.dcp' for cell 'bdw/design_1_i/bram_loopback/axisafety_2'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_1/design_1_axi_bram_ctrl_0_1.dcp' for cell 'bdw/design_1_i/cpu/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0.dcp' for cell 'bdw/design_1_i/cpu/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.dcp' for cell 'bdw/design_1_i/cpu/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0.dcp' for cell 'bdw/design_1_i/cpu/proc_sys_reset_1'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_2/design_1_proc_sys_reset_0_2.dcp' for cell 'bdw/design_1_i/cpu/proc_sys_reset_2'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_2_0/design_1_proc_sys_reset_2_0.dcp' for cell 'bdw/design_1_i/cpu/proc_sys_reset_3'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_system_management_wiz_0_0/design_1_system_management_wiz_0_0.dcp' for cell 'bdw/design_1_i/cpu/system_management_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.dcp' for cell 'bdw/design_1_i/cpu/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_304/design_1_s00_data_fifo_304.dcp' for cell 'bdw/design_1_i/cpu/axi_interconnect_1/s00_couplers/s00_data_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_304/design_1_s00_regslice_304.dcp' for cell 'bdw/design_1_i/cpu/axi_interconnect_1/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.dcp' for cell 'bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_305/design_1_s00_data_fifo_305.dcp' for cell 'bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/s00_data_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_305/design_1_s00_regslice_305.dcp' for cell 'bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_306/design_1_s00_data_fifo_306.dcp' for cell 'bdw/design_1_i/cpu/axi_interconnect_3/s00_couplers/s00_data_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_306/design_1_s00_regslice_306.dcp' for cell 'bdw/design_1_i/cpu/axi_interconnect_3/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_xbar_4/design_1_xbar_4.dcp' for cell 'bdw/design_1_i/cpu/axi_interconnect_4/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0.dcp' for cell 'bdw/design_1_i/cpu/axi_interconnect_4/m00_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1.dcp' for cell 'bdw/design_1_i/cpu/axi_interconnect_4/m02_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2.dcp' for cell 'bdw/design_1_i/cpu/axi_interconnect_4/m03_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_3/design_1_auto_cc_3.dcp' for cell 'bdw/design_1_i/cpu/axi_interconnect_4/m04_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp' for cell 'bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1.dcp' for cell 'bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_xbar_5/design_1_xbar_5.dcp' for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_m00_regslice_0/design_1_m00_regslice_0.dcp' for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_m01_regslice_0/design_1_m01_regslice_0.dcp' for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m01_couplers/m01_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2.dcp' for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_m02_regslice_0/design_1_m02_regslice_0.dcp' for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m02_couplers/m02_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_4/design_1_auto_cc_4.dcp' for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3.dcp' for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_m03_regslice_0/design_1_m03_regslice_0.dcp' for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/m03_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_5/design_1_auto_cc_5.dcp' for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4.dcp' for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_pc_5/design_1_auto_pc_5.dcp' for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m06_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_pc_6/design_1_auto_pc_6.dcp' for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m08_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_pc_7/design_1_auto_pc_7.dcp' for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m10_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_pc_8/design_1_auto_pc_8.dcp' for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m11_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_pc_9/design_1_auto_pc_9.dcp' for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m12_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_pc_10/design_1_auto_pc_10.dcp' for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m13_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_pc_11/design_1_auto_pc_11.dcp' for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m15_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_ds_2/design_1_auto_ds_2.dcp' for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_307/design_1_s00_data_fifo_307.dcp' for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_307/design_1_s00_regslice_307.dcp' for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s01_data_fifo_0/design_1_s01_data_fifo_0.dcp' for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s01_regslice_0/design_1_s01_regslice_0.dcp' for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_0_0/design_1_debug_bridge_0_0.dcp' for cell 'bdw/design_1_i/dbg/debug_bridge_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_1_0/design_1_debug_bridge_1_0.dcp' for cell 'bdw/design_1_i/dbg/debug_bridge_1'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_mcdma_0_0/design_1_axi_mcdma_0_0.dcp' for cell 'bdw/design_1_i/hier_0/axi_mcdma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axis_data_fifo_1_0/design_1_axis_data_fifo_1_0.dcp' for cell 'bdw/design_1_i/hier_0/axis_data_fifo_1'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axis_data_fifo_2_0/design_1_axis_data_fifo_2_0.dcp' for cell 'bdw/design_1_i/hier_0/axis_data_fifo_2'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axis_data_fifo_3_0/design_1_axis_data_fifo_3_0.dcp' for cell 'bdw/design_1_i/hier_0/axis_data_fifo_3'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axis_data_fifo_4_0/design_1_axis_data_fifo_4_0.dcp' for cell 'bdw/design_1_i/hier_0/axis_data_fifo_4'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axis_data_fifo_5_0/design_1_axis_data_fifo_5_0.dcp' for cell 'bdw/design_1_i/hier_0/axis_data_fifo_5'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_cntrl_strm_rd_0_0/design_1_cntrl_strm_rd_0_0.dcp' for cell 'bdw/design_1_i/hier_0/cntrl_strm_rd_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_csum_rx_rss_0_0/design_1_csum_rx_rss_0_0.dcp' for cell 'bdw/design_1_i/hier_0/csum_rx_rss_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_pkt_overflow_logic_0_0/design_1_pkt_overflow_logic_0_0.dcp' for cell 'bdw/design_1_i/hier_0/pkt_overflow_logic_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1.dcp' for cell 'bdw/design_1_i/hier_0/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_tdest_align_0_0/design_1_tdest_align_0_0.dcp' for cell 'bdw/design_1_i/hier_0/tdest_align_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_tdest_mapper_0_0/design_1_tdest_mapper_0_0.dcp' for cell 'bdw/design_1_i/hier_0/tdest_mapper_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_tx_csum_0_1/design_1_tx_csum_0_1.dcp' for cell 'bdw/design_1_i/hier_0/tx_csum_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_util_reduced_logic_0_0/design_1_util_reduced_logic_0_0.dcp' for cell 'bdw/design_1_i/hier_0/util_reduced_logic_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_util_reduced_logic_0_1/design_1_util_reduced_logic_0_1.dcp' for cell 'bdw/design_1_i/hier_0/util_reduced_logic_1'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_util_reduced_logic_0_2/design_1_util_reduced_logic_0_2.dcp' for cell 'bdw/design_1_i/hier_0/util_reduced_logic_2'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_util_reduced_logic_2_0/design_1_util_reduced_logic_2_0.dcp' for cell 'bdw/design_1_i/hier_0/util_reduced_logic_3'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_util_reduced_logic_3_0/design_1_util_reduced_logic_3_0.dcp' for cell 'bdw/design_1_i/hier_0/util_reduced_logic_4'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0.dcp' for cell 'bdw/design_1_i/hier_0/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_1/design_1_util_vector_logic_1_1.dcp' for cell 'bdw/design_1_i/hier_0/util_vector_logic_1'
INFO: [Common 17-14] Message 'Project 1-454' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3384.457 ; gain = 0.000 ; free physical = 4618 ; free virtual = 16978
INFO: [Netlist 29-17] Analyzing 3735 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/rx0_scl_i' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/rx0_scl_i' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/rx0_scl_i' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/rx0_sda_i' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/rx0_sda_i' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/rx0_sda_i' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/rx1_scl_i' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/rx1_scl_i' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/rx1_scl_i' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/rx1_sda_i' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/rx1_sda_i' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/rx1_sda_i' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/scl_i_out[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/scl_i_out[0]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/scl_i_out[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/scl_i_out[1]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/scl_i_out[1]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/scl_i_out[1]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/scl_t_out[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/scl_t_out[0]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/scl_t_out[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/scl_t_out[1]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/scl_t_out[1]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/scl_t_out[1]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/sda_i_out[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/sda_i_out[0]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/sda_i_out[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/sda_i_out[1]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/sda_i_out[1]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/sda_i_out[1]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/sda_t_out[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/sda_t_out[0]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/sda_t_out[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/sda_t_out[1]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/sda_t_out[1]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/sda_t_out[1]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Chipscope 16-324] Core: bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib UUID: 61559e89-bc2c-59d3-aa24-f5762eded609 
INFO: [Chipscope 16-324] Core: bdw/design_1_i/ila_0 UUID: 70b875bf-edad-50b7-ad84-3eb5b65cd18e 
INFO: [Chipscope 16-324] Core: bdw/design_1_i/system_ila_0/inst/ila_lib UUID: 4f3ecc65-7a1a-5ffe-a978-b981eb020894 
INFO: [Chipscope 16-324] Core: bdw/design_1_i/system_ila_1/inst/ila_lib UUID: 6d6e1afe-f83a-5f0d-bd39-19cef8fbdcd0 
INFO: [Chipscope 16-324] Core: c2c_mgt/c2c_gth_7p8125g_vio_0_inst UUID: c760e9cc-1c2a-50e7-9403-2894323b8169 
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'bdw/design_1_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'bdw/design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_iic_3_0/design_1_axi_iic_3_0_board.xdc] for cell 'bdw/design_1_i/i2c/axi_iic_3/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_iic_3_0/design_1_axi_iic_3_0_board.xdc] for cell 'bdw/design_1_i/i2c/axi_iic_3/U0'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_iic_3_1/design_1_axi_iic_3_1_board.xdc] for cell 'bdw/design_1_i/i2c/axi_iic_4/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_iic_3_1/design_1_axi_iic_3_1_board.xdc] for cell 'bdw/design_1_i/i2c/axi_iic_4/U0'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'bdw/design_1_i/ila_0/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'bdw/design_1_i/ila_0/inst'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'bdw/design_1_i/ila_0/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'bdw/design_1_i/ila_0/inst'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'bdw/design_1_i/registers/axi_gpio_0/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'bdw/design_1_i/registers/axi_gpio_0/U0'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'bdw/design_1_i/registers/axi_gpio_0/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'bdw/design_1_i/registers/axi_gpio_0/U0'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1_board.xdc] for cell 'bdw/design_1_i/hier_0/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1_board.xdc] for cell 'bdw/design_1_i/hier_0/proc_sys_reset_0/U0'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1.xdc] for cell 'bdw/design_1_i/hier_0/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1.xdc] for cell 'bdw/design_1_i/hier_0/proc_sys_reset_0/U0'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_mcdma_0_0/design_1_axi_mcdma_0_0.xdc] for cell 'bdw/design_1_i/hier_0/axi_mcdma_0/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_mcdma_0_0/design_1_axi_mcdma_0_0.xdc] for cell 'bdw/design_1_i/hier_0/axi_mcdma_0/U0'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_3/design_1_proc_sys_reset_0_3_board.xdc] for cell 'bdw/design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_3/design_1_proc_sys_reset_0_3_board.xdc] for cell 'bdw/design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_3/design_1_proc_sys_reset_0_3.xdc] for cell 'bdw/design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_3/design_1_proc_sys_reset_0_3.xdc] for cell 'bdw/design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_iic_2_0/design_1_axi_iic_2_0_board.xdc] for cell 'bdw/design_1_i/i2c/axi_iic_2/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_iic_2_0/design_1_axi_iic_2_0_board.xdc] for cell 'bdw/design_1_i/i2c/axi_iic_2/U0'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'bdw/design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'bdw/design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'bdw/design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'bdw/design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'bdw/design_1_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'bdw/design_1_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'bdw/design_1_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'bdw/design_1_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'bdw/design_1_i/system_ila_1/inst/ila_lib/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'bdw/design_1_i/system_ila_1/inst/ila_lib/inst'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'bdw/design_1_i/system_ila_1/inst/ila_lib/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'bdw/design_1_i/system_ila_1/inst/ila_lib/inst'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_xxv_ethernet_0_0/ip_0/synth/design_1_xxv_ethernet_0_0_gt.xdc] for cell 'bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_gt/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_xxv_ethernet_0_0/ip_0/synth/design_1_xxv_ethernet_0_0_gt.xdc] for cell 'bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_gt/inst'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_xxv_ethernet_0_0/synth/design_1_xxv_ethernet_0_0_board.xdc] for cell 'bdw/design_1_i/xxv_ethernet_0/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_xxv_ethernet_0_0/synth/design_1_xxv_ethernet_0_0_board.xdc] for cell 'bdw/design_1_i/xxv_ethernet_0/inst'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_xxv_ethernet_0_0/synth/design_1_xxv_ethernet_0_0.xdc] for cell 'bdw/design_1_i/xxv_ethernet_0/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_xxv_ethernet_0_0/synth/design_1_xxv_ethernet_0_0.xdc] for cell 'bdw/design_1_i/xxv_ethernet_0/inst'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/ip/c2c_gth_7p8125g_vio_0/c2c_gth_7p8125g_vio_0.xdc] for cell 'c2c_mgt/c2c_gth_7p8125g_vio_0_inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/ip/c2c_gth_7p8125g_vio_0/c2c_gth_7p8125g_vio_0.xdc] for cell 'c2c_mgt/c2c_gth_7p8125g_vio_0_inst'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/ip/c2c_gth_7p8125g/synth/c2c_gth_7p8125g.xdc] for cell 'c2c_mgt/c2c_gth/inst'
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST'... c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST Instance c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST can not be placed in GTHE4_CHANNEL of site GTHE4_CHANNEL_X0Y4 because the bel is occupied by bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.design_1_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST. This could be caused by bel constraint conflict [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/ip/c2c_gth_7p8125g/synth/c2c_gth_7p8125g.xdc:68]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/ip/c2c_gth_7p8125g/synth/c2c_gth_7p8125g.xdc] for cell 'c2c_mgt/c2c_gth/inst'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0.xdc] for cell 'bdw/design_1_i/cpu/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0.xdc] for cell 'bdw/design_1_i/cpu/proc_sys_reset_1/U0'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_chip2chip_0_0/design_1_axi_chip2chip_0_0.xdc] for cell 'bdw/design_1_i/C2C/axi_chip2chip_0/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_chip2chip_0_0/design_1_axi_chip2chip_0_0.xdc] for cell 'bdw/design_1_i/C2C/axi_chip2chip_0/inst'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_chip2chip_1_0/design_1_axi_chip2chip_1_0.xdc] for cell 'bdw/design_1_i/C2C/axi_chip2chip_1/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_chip2chip_1_0/design_1_axi_chip2chip_1_0.xdc] for cell 'bdw/design_1_i/C2C/axi_chip2chip_1/inst'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'bdw/design_1_i/IPMC/axi_gpio_1/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'bdw/design_1_i/IPMC/axi_gpio_1/U0'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'bdw/design_1_i/IPMC/axi_gpio_1/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'bdw/design_1_i/IPMC/axi_gpio_1/U0'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'bdw/design_1_i/IPMC/axi_gpio_0/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'bdw/design_1_i/IPMC/axi_gpio_0/U0'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'bdw/design_1_i/IPMC/axi_gpio_0/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'bdw/design_1_i/IPMC/axi_gpio_0/U0'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_system_ila_2_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_system_ila_2_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_system_ila_2_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_system_ila_2_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'bdw/design_1_i/cpu/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'bdw/design_1_i/cpu/proc_sys_reset_0/U0'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'bdw/design_1_i/cpu/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'bdw/design_1_i/cpu/proc_sys_reset_0/U0'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0_board.xdc] for cell 'bdw/design_1_i/cpu/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0_board.xdc] for cell 'bdw/design_1_i/cpu/proc_sys_reset_1/U0'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/tmp_edit_project.gen/sources_1/ip/csum_fifo_fifo_generator_0_0/csum_fifo_fifo_generator_0_0.xdc] for cell 'bdw/design_1_i/hier_0/tx_csum_0/inst/csum_fifo_i/fifo_generator_0/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/tmp_edit_project.gen/sources_1/ip/csum_fifo_fifo_generator_0_0/csum_fifo_fifo_generator_0_0.xdc] for cell 'bdw/design_1_i/hier_0/tx_csum_0/inst/csum_fifo_i/fifo_generator_0/U0'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_2/design_1_proc_sys_reset_0_2_board.xdc] for cell 'bdw/design_1_i/cpu/proc_sys_reset_2/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_2/design_1_proc_sys_reset_0_2_board.xdc] for cell 'bdw/design_1_i/cpu/proc_sys_reset_2/U0'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_2/design_1_proc_sys_reset_0_2.xdc] for cell 'bdw/design_1_i/cpu/proc_sys_reset_2/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_2/design_1_proc_sys_reset_0_2.xdc] for cell 'bdw/design_1_i/cpu/proc_sys_reset_2/U0'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_2_0/design_1_proc_sys_reset_2_0_board.xdc] for cell 'bdw/design_1_i/cpu/proc_sys_reset_3/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_2_0/design_1_proc_sys_reset_2_0_board.xdc] for cell 'bdw/design_1_i/cpu/proc_sys_reset_3/U0'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_2_0/design_1_proc_sys_reset_2_0.xdc] for cell 'bdw/design_1_i/cpu/proc_sys_reset_3/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_2_0/design_1_proc_sys_reset_2_0.xdc] for cell 'bdw/design_1_i/cpu/proc_sys_reset_3/U0'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_system_management_wiz_0_0/design_1_system_management_wiz_0_0_board.xdc] for cell 'bdw/design_1_i/cpu/system_management_wiz_0/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_system_management_wiz_0_0/design_1_system_management_wiz_0_0_board.xdc] for cell 'bdw/design_1_i/cpu/system_management_wiz_0/inst'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_system_management_wiz_0_0/design_1_system_management_wiz_0_0.xdc] for cell 'bdw/design_1_i/cpu/system_management_wiz_0/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_system_management_wiz_0_0/design_1_system_management_wiz_0_0.xdc] for cell 'bdw/design_1_i/cpu/system_management_wiz_0/inst'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_0_0/bd_0/ip/ip_2/constraints/bs_switch.xdc] for cell 'bdw/design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_0_0/bd_0/ip/ip_2/constraints/bs_switch.xdc] for cell 'bdw/design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_iic_0_0/design_1_axi_iic_0_0_board.xdc] for cell 'bdw/design_1_i/i2c/axi_iic_0/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_iic_0_0/design_1_axi_iic_0_0_board.xdc] for cell 'bdw/design_1_i/i2c/axi_iic_0/U0'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_iic_1_0/design_1_axi_iic_1_0_board.xdc] for cell 'bdw/design_1_i/i2c/axi_iic_1/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_iic_1_0/design_1_axi_iic_1_0_board.xdc] for cell 'bdw/design_1_i/i2c/axi_iic_1/U0'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/7015_primary.xdc]
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/7015_primary.xdc]
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/Kria_K26_SOM_Rev1.xdc]
WARNING: [Vivado 12-584] No ports matched 'som240_2_b10'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/Kria_K26_SOM_Rev1.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/Kria_K26_SOM_Rev1.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'som240_2_b9'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/Kria_K26_SOM_Rev1.xdc:142]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/Kria_K26_SOM_Rev1.xdc:142]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/Kria_K26_SOM_Rev1.xdc]
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/reset_synchronizer_resetin_rx_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/reset_synchronizer_resetin_rx_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_meta_reg/PRE'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:27]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg/PRE'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:27]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_reg/PRE'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:27]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_reg/PRE'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:27]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_reg/PRE'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:27]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_meta_reg/PRE'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:27]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_reg/PRE'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:27]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_meta_reg/PRE'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:27]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg/PRE'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:27]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/reset_synchronizer_resetin_rx_inst/rst_in_meta_reg/PRE'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:27]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_reg/PRE'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:27]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg/PRE'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:27]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/reset_synchronizer_resetin_rx_inst/rst_in_meta_reg/PRE'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:27]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_reg/PRE'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:27]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_meta_reg/PRE'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:27]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg/PRE'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:27]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_reg/PRE'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:27]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_reg/PRE'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:27]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_reg/PRE'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:27]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_meta_reg/PRE'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:27]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_reg/PRE'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:27]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_meta_reg/PRE'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:27]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync1_reg/PRE'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:49]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg/PRE'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:49]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync1_reg/PRE'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:49]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync1_reg/PRE'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:49]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync1_reg/PRE'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:49]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync1_reg/PRE'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:49]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync1_reg/PRE'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:49]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync1_reg/PRE'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:49]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync1_reg/PRE'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:49]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/reset_synchronizer_resetin_rx_inst/rst_in_sync1_reg/PRE'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:49]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync1_reg/PRE'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:49]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync1_reg/PRE'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:49]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/reset_synchronizer_resetin_rx_inst/rst_in_sync1_reg/PRE'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:49]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync1_reg/PRE'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:49]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync1_reg/PRE'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:49]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg/PRE'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:49]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync1_reg/PRE'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:49]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync1_reg/PRE'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:49]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync1_reg/PRE'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:49]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync1_reg/PRE'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:49]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync1_reg/PRE'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:49]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync1_reg/PRE'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:49]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync2_reg/PRE'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:71]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg/PRE'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:71]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync2_reg/PRE'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:71]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync2_reg/PRE'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:71]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync2_reg/PRE'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:71]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync2_reg/PRE'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:71]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync2_reg/PRE'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:71]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync2_reg/PRE'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:71]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync2_reg/PRE'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:71]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/reset_synchronizer_resetin_rx_inst/rst_in_sync2_reg/PRE'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:71]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync2_reg/PRE'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:71]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync2_reg/PRE'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:71]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/reset_synchronizer_resetin_rx_inst/rst_in_sync2_reg/PRE'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:71]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync2_reg/PRE'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:71]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync2_reg/PRE'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:71]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg/PRE'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:71]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync2_reg/PRE'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:71]
INFO: [Common 17-14] Message 'Vivado 12-508' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:71]
CRITICAL WARNING: [Constraints 18-1056] Clock 'gth_refclk0_c2m_p' completely overrides clock 'som240_2_c3'.
New: create_clock -period 6.400 -name gth_refclk0_c2m_p [get_ports som240_2_c3], [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:116]
Previous: create_clock -period 6.400 [get_ports som240_2_c3], [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_xxv_ethernet_0_0/synth/design_1_xxv_ethernet_0_0.xdc:65]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ *gtwiz_userclk_rx_inst/*gtwiz_userclk_rx_active_*_reg}'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:131]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells -hierarchical -filter {NAME =~ *gtwiz_userclk_rx_inst/*gtwiz_userclk_rx_active_*_reg}]'. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:131]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc]
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/debug.xdc]
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/debug.xdc]
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/xdc/async.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/xdc/async.xdc:48]
INFO: [Timing 38-2] Deriving generated clocks [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/xdc/async.xdc:48]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 4233.703 ; gain = 514.305 ; free physical = 3943 ; free virtual = 16303
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/xdc/async.xdc]
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/xdc/top.xdc]
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/xdc/top.xdc]
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/tmp_edit_project.gen/sources_1/ip/csum_fifo_fifo_generator_0_0/csum_fifo_fifo_generator_0_0_clocks.xdc] for cell 'bdw/design_1_i/hier_0/tx_csum_0/inst/csum_fifo_i/fifo_generator_0/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/tmp_edit_project.gen/sources_1/ip/csum_fifo_fifo_generator_0_0/csum_fifo_fifo_generator_0_0_clocks.xdc] for cell 'bdw/design_1_i/hier_0/tx_csum_0/inst/csum_fifo_i/fifo_generator_0/U0'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_chip2chip_0_0/design_1_axi_chip2chip_0_0_clocks.xdc] for cell 'bdw/design_1_i/C2C/axi_chip2chip_0/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_chip2chip_0_0/design_1_axi_chip2chip_0_0_clocks.xdc] for cell 'bdw/design_1_i/C2C/axi_chip2chip_0/inst'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_chip2chip_1_0/design_1_axi_chip2chip_1_0_clocks.xdc] for cell 'bdw/design_1_i/C2C/axi_chip2chip_1/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_chip2chip_1_0/design_1_axi_chip2chip_1_0_clocks.xdc] for cell 'bdw/design_1_i/C2C/axi_chip2chip_1/inst'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_304/design_1_s00_regslice_304_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_1/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_304/design_1_s00_regslice_304_clocks.xdc:10]
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_304/design_1_s00_regslice_304_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_1/s00_couplers/s00_regslice/inst'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_304/design_1_s00_data_fifo_304_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_1/s00_couplers/s00_data_fifo/inst'
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_304/design_1_s00_data_fifo_304_clocks.xdc:2]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_304/design_1_s00_data_fifo_304_clocks.xdc:6]
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_304/design_1_s00_data_fifo_304_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_1/s00_couplers/s00_data_fifo/inst'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_305/design_1_s00_regslice_305_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_305/design_1_s00_regslice_305_clocks.xdc:10]
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_305/design_1_s00_regslice_305_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/s00_regslice/inst'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_305/design_1_s00_data_fifo_305_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/s00_data_fifo/inst'
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_305/design_1_s00_data_fifo_305_clocks.xdc:2]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_305/design_1_s00_data_fifo_305_clocks.xdc:6]
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_305/design_1_s00_data_fifo_305_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/s00_data_fifo/inst'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/auto_us/inst'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_4/m00_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc:17]
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_4/m00_couplers/auto_cc/inst'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_4/m02_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_clocks.xdc:17]
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_4/m02_couplers/auto_cc/inst'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_4/m03_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2_clocks.xdc:17]
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_4/m03_couplers/auto_cc/inst'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_3/design_1_auto_cc_3_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_4/m04_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_3/design_1_auto_cc_3_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_3/design_1_auto_cc_3_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_3/design_1_auto_cc_3_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_3/design_1_auto_cc_3_clocks.xdc:17]
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_3/design_1_auto_cc_3_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_4/m04_couplers/auto_cc/inst'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_306/design_1_s00_regslice_306_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_3/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_306/design_1_s00_regslice_306_clocks.xdc:10]
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_306/design_1_s00_regslice_306_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_3/s00_couplers/s00_regslice/inst'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_306/design_1_s00_data_fifo_306_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_3/s00_couplers/s00_data_fifo/inst'
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_306/design_1_s00_data_fifo_306_clocks.xdc:2]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_306/design_1_s00_data_fifo_306_clocks.xdc:6]
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_306/design_1_s00_data_fifo_306_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_3/s00_couplers/s00_data_fifo/inst'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_307/design_1_s00_regslice_307_clocks.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_307/design_1_s00_regslice_307_clocks.xdc:10]
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_307/design_1_s00_regslice_307_clocks.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_regslice/inst'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_307/design_1_s00_data_fifo_307_clocks.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst'
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_307/design_1_s00_data_fifo_307_clocks.xdc:2]
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_307/design_1_s00_data_fifo_307_clocks.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_ds_2/design_1_auto_ds_2_clocks.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_ds_2/design_1_auto_ds_2_clocks.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s01_regslice_0/design_1_s01_regslice_0_clocks.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s01_regslice_0/design_1_s01_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s01_regslice_0/design_1_s01_regslice_0_clocks.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_regslice/inst'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s01_data_fifo_0/design_1_s01_data_fifo_0_clocks.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo/inst'
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s01_data_fifo_0/design_1_s01_data_fifo_0_clocks.xdc:2]
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s01_data_fifo_0/design_1_s01_data_fifo_0_clocks.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo/inst'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_m00_regslice_0/design_1_m00_regslice_0_clocks.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m00_couplers/m00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_m00_regslice_0/design_1_m00_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_m00_regslice_0/design_1_m00_regslice_0_clocks.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m00_couplers/m00_regslice/inst'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_m01_regslice_0/design_1_m01_regslice_0_clocks.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m01_couplers/m01_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_m01_regslice_0/design_1_m01_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_m01_regslice_0/design_1_m01_regslice_0_clocks.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m01_couplers/m01_regslice/inst'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_m02_regslice_0/design_1_m02_regslice_0_clocks.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m02_couplers/m02_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_m02_regslice_0/design_1_m02_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_m02_regslice_0/design_1_m02_regslice_0_clocks.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m02_couplers/m02_regslice/inst'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_m03_regslice_0/design_1_m03_regslice_0_clocks.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/m03_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_m03_regslice_0/design_1_m03_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_m03_regslice_0/design_1_m03_regslice_0_clocks.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/m03_regslice/inst'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_4/design_1_auto_cc_4_clocks.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_4/design_1_auto_cc_4_clocks.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_5/design_1_auto_cc_5_clocks.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_5/design_1_auto_cc_5_clocks.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_0_0/bd_0/ip/ip_0/constraints/axi_jtag.xdc] for cell 'bdw/design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_0_0/bd_0/ip/ip_0/constraints/axi_jtag.xdc] for cell 'bdw/design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_0_0/bd_0/ip/ip_1/constraints/bsip.xdc] for cell 'bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_0_0/bd_0/ip/ip_1/constraints/bsip.xdc] for cell 'bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_mcdma_0_0/design_1_axi_mcdma_0_0_clocks.xdc] for cell 'bdw/design_1_i/hier_0/axi_mcdma_0/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_mcdma_0_0/design_1_axi_mcdma_0_0_clocks.xdc] for cell 'bdw/design_1_i/hier_0/axi_mcdma_0/U0'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'bdw/design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'bdw/design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'bdw/design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'bdw/design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc] for cell 'bdw/design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc] for cell 'bdw/design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_us_3/design_1_auto_us_3_clocks.xdc] for cell 'bdw/design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_us_3/design_1_auto_us_3_clocks.xdc] for cell 'bdw/design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN/GEN_FOR_ASYNC.I_SOF_EOF_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STREAM.I_MM2S_CNTRL_STREAM/GEN_ASYNC_FIFO.I_CNTRL_STRM_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STREAM.I_MM2S_CNTRL_STREAM/GEN_ASYNC_FIFO.I_CNTRL_STRM_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_ASYNC_FIFO.I_TDEST_TID_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_ASYNC_FIFO.I_TDEST_TID_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_ASYNC_FIFO.I_TUSER_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_ASYNC_FIFO.I_TUSER_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN/GEN_FOR_ASYNC.I_SOF_EOF_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN/GEN_FOR_ASYNC.I_SOF_EOF_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_ASYNC_FIFO.I_STSSTRM_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_ASYNC_FIFO.I_STSSTRM_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/ASYNC_FIFO.I_STSSTRM_FIFO_TUSER/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/ASYNC_FIFO.I_STSSTRM_FIFO_TUSER/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/ASYNC_FIFO.I_STSSTRM_FIFO_TID_TDEST/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/ASYNC_FIFO.I_STSSTRM_FIFO_TID_TDEST/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN/GEN_FOR_ASYNC.I_SOF_EOF_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN/GEN_FOR_ASYNC.I_SOF_EOF_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STREAM.I_MM2S_CNTRL_STREAM/GEN_ASYNC_FIFO.I_CNTRL_STRM_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_ASYNC_FIFO.I_TDEST_TID_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_ASYNC_FIFO.I_TUSER_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN/GEN_FOR_ASYNC.I_SOF_EOF_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_ASYNC_FIFO.I_STSSTRM_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/ASYNC_FIFO.I_STSSTRM_FIFO_TUSER/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/ASYNC_FIFO.I_STSSTRM_FIFO_TID_TDEST/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN/GEN_FOR_ASYNC.I_SOF_EOF_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STREAM.I_MM2S_CNTRL_STREAM/GEN_ASYNC_FIFO.I_CNTRL_STRM_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_ASYNC_FIFO.I_TDEST_TID_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_ASYNC_FIFO.I_TUSER_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN/GEN_FOR_ASYNC.I_SOF_EOF_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_ASYNC_FIFO.I_STSSTRM_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/ASYNC_FIFO.I_STSSTRM_FIFO_TUSER/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/ASYNC_FIFO.I_STSSTRM_FIFO_TID_TDEST/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 345 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/cpu/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/cpu/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Project 1-1687] 64 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5473.531 ; gain = 0.000 ; free physical = 4056 ; free virtual = 16416
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1015 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 796 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 19 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 15 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 34 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 113 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 9 instances
  RAM64M => RAM64M (RAMD64E(x4)): 1 instance 
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 20 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 8 instances

133 Infos, 219 Warnings, 5 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:02:05 ; elapsed = 00:01:20 . Memory (MB): peak = 5473.531 ; gain = 2443.715 ; free physical = 4056 ; free virtual = 16416
source /home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/utils_1/imports/apex_kria.srcs/sources_1/tcl/c2c_gt_refclk.tcl
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors, 1 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 5473.531 ; gain = 0.000 ; free physical = 4046 ; free virtual = 16406

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK [See /home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/7015_primary.xdc:109] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/7015_primary.xdc:107] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK [See /home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/7015_primary.xdc:110] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/7015_primary.xdc:108] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 111bc46f7

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 5473.531 ; gain = 0.000 ; free physical = 3895 ; free virtual = 16255

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell xsdbm_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 01a412aa92e1d1f2.
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 5473.531 ; gain = 0.000 ; free physical = 3647 ; free virtual = 16010
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1422f0083

Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 5473.531 ; gain = 0.000 ; free physical = 3647 ; free virtual = 16010

Phase 2 Retarget
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/IPMC/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_NARROW_CNT.narrow_bram_addr_inc_d1_i_1 into driver instance bdw/design_1_i/IPMC/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_NARROW_CNT.narrow_bram_addr_inc_d1_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/IPMC/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.clr_bram_we_i_1 into driver instance bdw/design_1_i/IPMC/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/axi_bvalid_int_i_3, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/IPMC/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_NARROW_CNT.narrow_bram_addr_inc_d1_i_1 into driver instance bdw/design_1_i/IPMC/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_NARROW_CNT.narrow_bram_addr_inc_d1_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/IPMC/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.clr_bram_we_i_1 into driver instance bdw/design_1_i/IPMC/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/axi_bvalid_int_i_3, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_cmd_cmplt_reg_i_1 into driver instance bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[25]_i_2, which resulted in an inversion of 18 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_RTL_FIFO.data_srl_reg[31][13]_srl32_i_1 into driver instance bdw/design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[2]_INST_0_i_1, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/USE_RTL_FIFO.data_srl_reg[31][15]_srl32_i_1 into driver instance bdw/design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_axi_araddr[3]_INST_0_i_1, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_RTL_FIFO.data_srl_reg[31][15]_srl32_i_1 into driver instance bdw/design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[3]_INST_0_i_1, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/bram_loopback/axisafety_2/inst/o_write_fault_i_2 into driver instance bdw/design_1_i/bram_loopback/axisafety_2/inst/o_write_fault_i_4, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/cpu/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[12]_i_1 into driver instance bdw/design_1_i/cpu/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/GEN_AWREADY.axi_awready_int_i_3, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_RTL_FIFO.data_srl_reg[31][13]_srl32_i_1 into driver instance bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[2]_INST_0_i_1, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1[3]_i_1 into driver instance bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/first_mi_word_i_2 into driver instance bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/s_axi_bvalid_INST_0_i_1, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1[3]_i_1 into driver instance bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/first_mi_word_i_2 into driver instance bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/s_axi_bvalid_INST_0_i_1, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1 into driver instance bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1 into driver instance bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/first_mi_word_i_2 into driver instance bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/s_axi_bvalid_INST_0_i_1, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_grant_enc_i[0]_i_2__0 into driver instance bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_grant_enc_i[0]_i_4__0, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_enc[4]_i_1 into driver instance bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_single_thread.active_target_hot[15]_i_2, which resulted in an inversion of 24 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/gen_single_thread.active_target_enc[4]_i_1__0 into driver instance bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_single_thread.active_target_hot[14]_i_2__0, which resulted in an inversion of 24 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.active_target_enc[4]_i_1__1 into driver instance bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_single_thread.active_target_hot[12]_i_2__0, which resulted in an inversion of 21 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/gen_single_thread.active_target_enc[4]_i_1__2 into driver instance bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_single_thread.active_target_hot[14]_i_2__2, which resulted in an inversion of 25 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/GEN_MM2S_DMA_CONTROL.mm2s_stop_i_1 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_i_2, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/wraddr_int[8]_i_2 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/bmg_count[4]_i_3__17, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/wraddr_int[8]_i_2__0 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/bmg_count[4]_i_3__18, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/wraddr_int[8]_i_2__1 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/bmg_count[4]_i_3__19, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/wraddr_int[8]_i_2__10 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/bmg_count[4]_i_3__4, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/wraddr_int[8]_i_2__2 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/bmg_count[4]_i_3__20, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/wraddr_int[8]_i_2__3 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/bmg_count[4]_i_3__21, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/wraddr_int[8]_i_2__8 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/bmg_count[4]_i_3__2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/wraddr_int[8]_i_2__9 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/bmg_count[4]_i_3__3, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STREAM.I_MM2S_CNTRL_STREAM/GEN_ASYNC_FIFO.I_CNTRL_STRM_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STREAM.I_MM2S_CNTRL_STREAM/GEN_ASYNC_FIFO.I_CNTRL_STRM_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_ASYNC_FIFO.I_TDEST_TID_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_ASYNC_FIFO.I_TDEST_TID_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_ASYNC_FIFO.I_TUSER_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_ASYNC_FIFO.I_TUSER_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN/GEN_FOR_ASYNC.I_SOF_EOF_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN/GEN_FOR_ASYNC.I_SOF_EOF_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_ASYNC_FIFO.I_STSSTRM_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_ASYNC_FIFO.I_STSSTRM_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/ASYNC_FIFO.I_STSSTRM_FIFO_TID_TDEST/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/ASYNC_FIFO.I_STSSTRM_FIFO_TID_TDEST/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/ASYNC_FIFO.I_STSSTRM_FIFO_TUSER/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/ASYNC_FIFO.I_STSSTRM_FIFO_TUSER/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS.sg_side_band_tuser_valid_i_1 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS.sg_side_band_s2mm_tuser[15]_i_2, which resulted in an inversion of 17 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS.sg_side_band_valid_i_1 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS.sg_side_band_s2mm[11]_i_2, which resulted in an inversion of 13 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN/GEN_FOR_ASYNC.I_SOF_EOF_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN/GEN_FOR_ASYNC.I_SOF_EOF_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_cmd_cmplt_reg_i_1 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[22]_i_2, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_tlast_out_i_1__0 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_dre_tvalid_i_i_4__0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sg_user_cache[19]_i_1 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sg_user_cache[19]_i_2, which resulted in an inversion of 92 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1 into driver instance bdw/design_1_i/hier_0/util_vector_logic_1/Res[0]_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance bdw/design_1_i/hier_0/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1 into driver instance bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[5]_i_3, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1 into driver instance bdw/design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_3, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1 into driver instance bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[10]_i_3, which resulted in an inversion of 15 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1 into driver instance bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[10]_i_3, which resulted in an inversion of 15 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/bitslip_counter[7]_i_2 into driver instance bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/bitslip_i_2, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/statsreg_read_req_i_2 into driver instance bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/statsreg_read_req_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-138] Pushed 187 inverter(s) to 10128 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1d7231f2b

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 5473.531 ; gain = 0.000 ; free physical = 3788 ; free virtual = 16151
INFO: [Opt 31-389] Phase Retarget created 589 cells and removed 1489 cells
INFO: [Opt 31-1021] In phase Retarget, 685 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 12 inverter(s) to 17 load pin(s).
Phase 3 Constant propagation | Checksum: 1e87b5a4c

Time (s): cpu = 00:00:41 ; elapsed = 00:00:34 . Memory (MB): peak = 5473.531 ; gain = 0.000 ; free physical = 3787 ; free virtual = 16150
INFO: [Opt 31-389] Phase Constant propagation created 1732 cells and removed 6569 cells
INFO: [Opt 31-1021] In phase Constant propagation, 630 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 14203870e

Time (s): cpu = 00:00:48 ; elapsed = 00:00:40 . Memory (MB): peak = 5473.531 ; gain = 0.000 ; free physical = 3782 ; free virtual = 16146
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 14022 cells
INFO: [Opt 31-1021] In phase Sweep, 8605 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-274] Optimized connectivity to 1 cascaded buffer cells
Phase 5 BUFG optimization | Checksum: 1cf95ec1c

Time (s): cpu = 00:00:50 ; elapsed = 00:00:42 . Memory (MB): peak = 5473.531 ; gain = 0.000 ; free physical = 3782 ; free virtual = 16145
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 1 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 1cf95ec1c

Time (s): cpu = 00:00:51 ; elapsed = 00:00:42 . Memory (MB): peak = 5473.531 ; gain = 0.000 ; free physical = 3782 ; free virtual = 16145
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/bram_loopback/axisafety_2/inst/S_AXI_BVALID_i_1 into driver instance bdw/design_1_i/bram_loopback/axisafety_2/inst/S_AXI_BVALID_i_2, which resulted in an inversion of 1 pins
Phase 7 Post Processing Netlist | Checksum: 1cb4efa15

Time (s): cpu = 00:00:51 ; elapsed = 00:00:43 . Memory (MB): peak = 5473.531 ; gain = 0.000 ; free physical = 3782 ; free virtual = 16145
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 681 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             589  |            1489  |                                            685  |
|  Constant propagation         |            1732  |            6569  |                                            630  |
|  Sweep                        |               4  |           14022  |                                           8605  |
|  BUFG optimization            |               0  |               1  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                            681  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.2 . Memory (MB): peak = 5473.531 ; gain = 0.000 ; free physical = 3781 ; free virtual = 16145
Ending Logic Optimization Task | Checksum: 83e15989

Time (s): cpu = 00:00:54 ; elapsed = 00:00:45 . Memory (MB): peak = 5473.531 ; gain = 0.000 ; free physical = 3781 ; free virtual = 16145

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
WARNING: [Timing 38-3] User defined clock exists on pin c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/7015_primary.xdc:107] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/7015_primary.xdc:108] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 6 BRAM(s) out of a total of 149 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/7015_primary.xdc:107] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/7015_primary.xdc:108] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
INFO: [Pwropt 34-201] Structural ODC has moved 77 WE to EN ports
Number of BRAM Ports augmented: 88 newly gated: 78 Total Ports: 298
Ending PowerOpt Patch Enables Task | Checksum: 20c08e12f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 6768.020 ; gain = 0.000 ; free physical = 2768 ; free virtual = 15131
Ending Power Optimization Task | Checksum: 20c08e12f

Time (s): cpu = 00:01:32 ; elapsed = 00:00:44 . Memory (MB): peak = 6768.020 ; gain = 1294.488 ; free physical = 2898 ; free virtual = 15261

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/7015_primary.xdc:107] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/7015_primary.xdc:108] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
Ending Logic Optimization Task | Checksum: 1ddb6cafc

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 6768.020 ; gain = 0.000 ; free physical = 2880 ; free virtual = 15243
Ending Final Cleanup Task | Checksum: 1ddb6cafc

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 6768.020 ; gain = 0.000 ; free physical = 2878 ; free virtual = 15241

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6768.020 ; gain = 0.000 ; free physical = 2878 ; free virtual = 15241
Ending Netlist Obfuscation Task | Checksum: 1ddb6cafc

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6768.020 ; gain = 0.000 ; free physical = 2878 ; free virtual = 15241
INFO: [Common 17-83] Releasing license: Implementation
274 Infos, 233 Warnings, 5 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:03:01 ; elapsed = 00:01:46 . Memory (MB): peak = 6768.020 ; gain = 1294.488 ; free physical = 2879 ; free virtual = 15242
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/7015_primary.xdc:107] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/7015_primary.xdc:108] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.08 . Memory (MB): peak = 6768.020 ; gain = 0.000 ; free physical = 2724 ; free virtual = 15095
INFO: [Common 17-1381] The checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/impl_1/apex_control_mgt_top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 6768.020 ; gain = 0.000 ; free physical = 2683 ; free virtual = 15091
INFO: [runtcl-4] Executing : report_drc -file apex_control_mgt_top_drc_opted.rpt -pb apex_control_mgt_top_drc_opted.pb -rpx apex_control_mgt_top_drc_opted.rpx
Command: report_drc -file apex_control_mgt_top_drc_opted.rpt -pb apex_control_mgt_top_drc_opted.pb -rpx apex_control_mgt_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/impl_1/apex_control_mgt_top_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:34 ; elapsed = 00:00:07 . Memory (MB): peak = 6768.020 ; gain = 0.000 ; free physical = 2554 ; free virtual = 14962
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design -directive ExtraTimingOpt
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraTimingOpt' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6768.020 ; gain = 0.000 ; free physical = 2550 ; free virtual = 14958
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 167c83ee3

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 6768.020 ; gain = 0.000 ; free physical = 2550 ; free virtual = 14958
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6768.020 ; gain = 0.000 ; free physical = 2550 ; free virtual = 14958

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 98e58d65

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 6768.020 ; gain = 0.000 ; free physical = 2616 ; free virtual = 15024

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 153a1598b

Time (s): cpu = 00:00:57 ; elapsed = 00:00:27 . Memory (MB): peak = 6768.020 ; gain = 0.000 ; free physical = 2377 ; free virtual = 14785

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 153a1598b

Time (s): cpu = 00:00:57 ; elapsed = 00:00:27 . Memory (MB): peak = 6768.020 ; gain = 0.000 ; free physical = 2377 ; free virtual = 14785
Phase 1 Placer Initialization | Checksum: 153a1598b

Time (s): cpu = 00:00:58 ; elapsed = 00:00:27 . Memory (MB): peak = 6768.020 ; gain = 0.000 ; free physical = 2366 ; free virtual = 14774

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: ecc4d81a

Time (s): cpu = 00:02:41 ; elapsed = 00:01:07 . Memory (MB): peak = 6768.020 ; gain = 0.000 ; free physical = 2262 ; free virtual = 14671

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 18aa4ba5a

Time (s): cpu = 00:02:44 ; elapsed = 00:01:10 . Memory (MB): peak = 6768.020 ; gain = 0.000 ; free physical = 2244 ; free virtual = 14653

Phase 2.1.1.3 PBP: Discrete Incremental
Phase 2.1.1.3 PBP: Discrete Incremental | Checksum: 1e98d7b64

Time (s): cpu = 00:02:44 ; elapsed = 00:01:10 . Memory (MB): peak = 6768.020 ; gain = 0.000 ; free physical = 2243 ; free virtual = 14652

Phase 2.1.1.4 PBP: Compute Congestion
Phase 2.1.1.4 PBP: Compute Congestion | Checksum: 1e98d7b64

Time (s): cpu = 00:02:46 ; elapsed = 00:01:11 . Memory (MB): peak = 6768.375 ; gain = 0.355 ; free physical = 2220 ; free virtual = 14629

Phase 2.1.1.5 PBP: Macro Placement
Phase 2.1.1.5 PBP: Macro Placement | Checksum: 155f77439

Time (s): cpu = 00:02:47 ; elapsed = 00:01:11 . Memory (MB): peak = 6768.375 ; gain = 0.355 ; free physical = 2217 ; free virtual = 14626

Phase 2.1.1.6 PBP: UpdateTiming
Phase 2.1.1.6 PBP: UpdateTiming | Checksum: 1adc5cdd4

Time (s): cpu = 00:02:59 ; elapsed = 00:01:16 . Memory (MB): peak = 6800.391 ; gain = 32.371 ; free physical = 2200 ; free virtual = 14608

Phase 2.1.1.7 PBP: Add part constraints
Phase 2.1.1.7 PBP: Add part constraints | Checksum: 1adc5cdd4

Time (s): cpu = 00:02:59 ; elapsed = 00:01:16 . Memory (MB): peak = 6800.391 ; gain = 32.371 ; free physical = 2200 ; free virtual = 14608
Phase 2.1.1 Partition Driven Placement | Checksum: 1adc5cdd4

Time (s): cpu = 00:02:59 ; elapsed = 00:01:16 . Memory (MB): peak = 6800.391 ; gain = 32.371 ; free physical = 2253 ; free virtual = 14661
Phase 2.1 Floorplanning | Checksum: 1adc5cdd4

Time (s): cpu = 00:02:59 ; elapsed = 00:01:16 . Memory (MB): peak = 6800.391 ; gain = 32.371 ; free physical = 2253 ; free virtual = 14661

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1adc5cdd4

Time (s): cpu = 00:02:59 ; elapsed = 00:01:17 . Memory (MB): peak = 6800.391 ; gain = 32.371 ; free physical = 2253 ; free virtual = 14661

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1d4a63afa

Time (s): cpu = 00:03:00 ; elapsed = 00:01:17 . Memory (MB): peak = 6800.391 ; gain = 32.371 ; free physical = 2253 ; free virtual = 14661

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 133676d5c

Time (s): cpu = 00:06:34 ; elapsed = 00:02:36 . Memory (MB): peak = 6803.402 ; gain = 35.383 ; free physical = 2244 ; free virtual = 14652

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 119 LUTNM shape to break, 3753 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 73, two critical 46, total 119, new lutff created 4
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1696 nets or LUTs. Breaked 119 LUTs, combined 1577 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 78 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 38 nets.  Re-placed 451 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 38 nets or cells. Created 0 new cell, deleted 2 existing cells and moved 451 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.5 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 2225 ; free virtual = 14634
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net bdw/design_1_i/hier_0/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]. Replicated 8 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 8 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 8 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 2225 ; free virtual = 14634
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 2234 ; free virtual = 14642

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          119  |           1577  |                  1696  |           0  |           1  |  00:00:02  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              2  |                    38  |           0  |           1  |  00:00:05  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Fanout                                           |            8  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          127  |           1579  |                  1735  |           0  |          11  |  00:00:08  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 15d28ae4b

Time (s): cpu = 00:06:54 ; elapsed = 00:02:51 . Memory (MB): peak = 6803.402 ; gain = 35.383 ; free physical = 2232 ; free virtual = 14640
Phase 2.4 Global Placement Core | Checksum: bf5d6cf0

Time (s): cpu = 00:07:14 ; elapsed = 00:03:00 . Memory (MB): peak = 6803.402 ; gain = 35.383 ; free physical = 2224 ; free virtual = 14633
Phase 2 Global Placement | Checksum: bf5d6cf0

Time (s): cpu = 00:07:14 ; elapsed = 00:03:00 . Memory (MB): peak = 6803.402 ; gain = 35.383 ; free physical = 2293 ; free virtual = 14702

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: e33a84fd

Time (s): cpu = 00:07:28 ; elapsed = 00:03:05 . Memory (MB): peak = 6803.402 ; gain = 35.383 ; free physical = 2278 ; free virtual = 14687

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1af9c2b1c

Time (s): cpu = 00:07:40 ; elapsed = 00:03:10 . Memory (MB): peak = 6803.402 ; gain = 35.383 ; free physical = 2281 ; free virtual = 14690

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 144374d8f

Time (s): cpu = 00:08:15 ; elapsed = 00:03:23 . Memory (MB): peak = 6803.402 ; gain = 35.383 ; free physical = 2187 ; free virtual = 14596

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 1abbc4e69

Time (s): cpu = 00:08:15 ; elapsed = 00:03:23 . Memory (MB): peak = 6803.402 ; gain = 35.383 ; free physical = 2188 ; free virtual = 14596

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: fbd04b87

Time (s): cpu = 00:08:27 ; elapsed = 00:03:32 . Memory (MB): peak = 6803.402 ; gain = 35.383 ; free physical = 2141 ; free virtual = 14550
Phase 3.3.3 Slice Area Swap | Checksum: fbd04b87

Time (s): cpu = 00:08:27 ; elapsed = 00:03:33 . Memory (MB): peak = 6803.402 ; gain = 35.383 ; free physical = 2142 ; free virtual = 14550
Phase 3.3 Small Shape DP | Checksum: 1aa961415

Time (s): cpu = 00:08:56 ; elapsed = 00:03:41 . Memory (MB): peak = 6803.402 ; gain = 35.383 ; free physical = 2145 ; free virtual = 14554

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 18a17be89

Time (s): cpu = 00:09:01 ; elapsed = 00:03:46 . Memory (MB): peak = 6803.402 ; gain = 35.383 ; free physical = 2147 ; free virtual = 14556

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 179b1c24d

Time (s): cpu = 00:09:03 ; elapsed = 00:03:48 . Memory (MB): peak = 6803.402 ; gain = 35.383 ; free physical = 2147 ; free virtual = 14556

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 17b72f47d

Time (s): cpu = 00:10:12 ; elapsed = 00:04:09 . Memory (MB): peak = 6803.402 ; gain = 35.383 ; free physical = 2121 ; free virtual = 14530
Phase 3 Detail Placement | Checksum: 17b72f47d

Time (s): cpu = 00:10:13 ; elapsed = 00:04:09 . Memory (MB): peak = 6803.402 ; gain = 35.383 ; free physical = 2122 ; free virtual = 14531

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/7015_primary.xdc:107] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/7015_primary.xdc:108] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 16e880c99

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.524 | TNS=-371.180 |
Phase 1 Physical Synthesis Initialization | Checksum: e80d4afa

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 2099 ; free virtual = 14507
INFO: [Place 46-34] Processed net bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0], BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-35] Processed net bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0], inserted BUFG to drive 2003 loads.
INFO: [Place 46-45] Replicated bufg driver bdw/design_1_i/cpu/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica
INFO: [Place 46-35] Processed net bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_cycle_accumulator/E[0], inserted BUFG to drive 1680 loads.
INFO: [Place 46-35] Processed net bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0], inserted BUFG to drive 1265 loads.
INFO: [Place 46-35] Processed net bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_frame_error_accumulator/E[0], inserted BUFG to drive 1152 loads.
INFO: [Place 46-35] Processed net bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out, inserted BUFG to drive 1080 loads.
INFO: [Place 46-45] Replicated bufg driver bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg_replica
INFO: [Place 46-56] BUFG insertion identified 6 candidate nets. Inserted BUFG: 5, Replicated BUFG Driver: 2, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 1, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 61abf946

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 2073 ; free virtual = 14482
Phase 4.1.1.1 BUFG Insertion | Checksum: d53ae3cb

Time (s): cpu = 00:11:35 ; elapsed = 00:04:37 . Memory (MB): peak = 6803.402 ; gain = 35.383 ; free physical = 2083 ; free virtual = 14491

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.978. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1b24e0b82

Time (s): cpu = 00:12:36 ; elapsed = 00:05:37 . Memory (MB): peak = 6803.402 ; gain = 35.383 ; free physical = 2058 ; free virtual = 14467

Time (s): cpu = 00:12:36 ; elapsed = 00:05:37 . Memory (MB): peak = 6803.402 ; gain = 35.383 ; free physical = 2059 ; free virtual = 14468
Phase 4.1 Post Commit Optimization | Checksum: 1b24e0b82

Time (s): cpu = 00:12:36 ; elapsed = 00:05:38 . Memory (MB): peak = 6803.402 ; gain = 35.383 ; free physical = 2060 ; free virtual = 14468
Netlist sorting complete. Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.29 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 2052 ; free virtual = 14461

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b62662d3

Time (s): cpu = 00:12:55 ; elapsed = 00:05:49 . Memory (MB): peak = 6803.402 ; gain = 35.383 ; free physical = 2054 ; free virtual = 14463

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|              16x16|                2x2|              16x16|
|___________|___________________|___________________|___________________|
|      South|                4x4|              16x16|              16x16|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|              16x16|
|___________|___________________|___________________|___________________|
|       West|                2x2|                1x1|              16x16|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1b62662d3

Time (s): cpu = 00:12:55 ; elapsed = 00:05:49 . Memory (MB): peak = 6803.402 ; gain = 35.383 ; free physical = 2055 ; free virtual = 14464
Phase 4.3 Placer Reporting | Checksum: 1b62662d3

Time (s): cpu = 00:12:56 ; elapsed = 00:05:50 . Memory (MB): peak = 6803.402 ; gain = 35.383 ; free physical = 2055 ; free virtual = 14464

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 2056 ; free virtual = 14465

Time (s): cpu = 00:12:56 ; elapsed = 00:05:50 . Memory (MB): peak = 6803.402 ; gain = 35.383 ; free physical = 2056 ; free virtual = 14465
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a142137c

Time (s): cpu = 00:12:56 ; elapsed = 00:05:51 . Memory (MB): peak = 6803.402 ; gain = 35.383 ; free physical = 2056 ; free virtual = 14465
Ending Placer Task | Checksum: 1020a1c29

Time (s): cpu = 00:12:57 ; elapsed = 00:05:51 . Memory (MB): peak = 6803.402 ; gain = 35.383 ; free physical = 2056 ; free virtual = 14465
INFO: [Common 17-83] Releasing license: Implementation
331 Infos, 237 Warnings, 5 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:13:04 ; elapsed = 00:05:53 . Memory (MB): peak = 6803.402 ; gain = 35.383 ; free physical = 2290 ; free virtual = 14699
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 2096 ; free virtual = 14683
INFO: [Common 17-1381] The checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/impl_1/apex_control_mgt_top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:37 ; elapsed = 00:00:17 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 2213 ; free virtual = 14681
INFO: [runtcl-4] Executing : report_io -file apex_control_mgt_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.26 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 2190 ; free virtual = 14658
INFO: [runtcl-4] Executing : report_utilization -file apex_control_mgt_top_utilization_placed.rpt -pb apex_control_mgt_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file apex_control_mgt_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.58 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 2204 ; free virtual = 14676
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore

Starting Initial Update Timing Task

Time (s): cpu = 00:00:55 ; elapsed = 00:00:13 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 2139 ; free virtual = 14611
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 56.33s |  WALL: 13.28s
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 2139 ; free virtual = 14611

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.976 | TNS=-243.082 |
Phase 1 Physical Synthesis Initialization | Checksum: 1fbaed540

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 2040 ; free virtual = 14512

Phase 2 SLR Crossing Optimization
Phase 2 SLR Crossing Optimization | Checksum: 1fbaed540

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 2034 ; free virtual = 14506
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.976 | TNS=-243.082 |

Phase 3 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 5 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/tdest_start_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_4__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_4__2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 1992 ; free virtual = 14464
Phase 3 Fanout Optimization | Checksum: 1fbaed540

Time (s): cpu = 00:00:32 ; elapsed = 00:00:16 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 1992 ; free virtual = 14464

Phase 4 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[7]_i_3_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[7]_i_3
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__0_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_6_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_6
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_10_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_10
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_6_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_6
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_12_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_12
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[11]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[11]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/tdest_start_i_3_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/tdest_start_i_3
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_4_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_4
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/FSM_sequential_state_reg[2].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_dest_port_thread1_i_1
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_9_n_0.  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_9
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[13]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/tdest_start_i_4_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/tdest_start_i_4
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/frame_dest_port_thread3.  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/frame_dest_port_thread3_reg
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[13]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][9].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[9]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[9]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_8_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_8
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/frame_dest_port_thread1.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/frame_dest_port_thread1_reg
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/frame_dest_port_thread2.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/frame_dest_port_thread2_reg
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[8]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[8]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[15]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[10]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[10]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/E[0].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/udp_length[15]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[7]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[6].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[6]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][12].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[12]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[12]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__1_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[13]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[13]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[14]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[14]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[15]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_4__0_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_4__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_4__2_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_4__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[8]_i_1__2
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[0].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[0]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg[0]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[8]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][14].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[14]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[14]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[9]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[9]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[11]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[11]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[10]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[10]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[11].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[11]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[1]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[5]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[9]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[0]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[10]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[4]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[8]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[12]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[14]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[2]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[13]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[3]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[12]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[12]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[5]_i_1__4
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[5].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[5]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_3_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_3
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_3__0_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_3__0
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_7_n_0.  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_7
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_6_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_6
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47][2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[2]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[2].M1/in1_reg_reg[2]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_2_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_2
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][7].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[5]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg[5]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[7]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[6]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg[6]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][1].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[1]_i_1__1
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][6].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[6]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[7]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg[7]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[1]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[6]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_1[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[8]_i_1__3
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[3]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[3]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[8].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[2].M1/in2_reg_reg[8]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[15]_i_2_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[15]_i_2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[15]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[13]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg[15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg_reg[15]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[13].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[13]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[4]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg[4]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[7]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/frame_dest_port_thread4.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/frame_dest_port_thread4_reg
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/packet_length[14]_i_2_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/packet_length[14]_i_2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_2__2_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_2__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[6][6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/packet_length[6]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/packet_length_reg_n_0_[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/packet_length_reg[6]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47][0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[0]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[2].M1/in1_reg_reg[0]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_2__0_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_2__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[0]_i_1__2
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[0].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[0]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[1]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[15]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[1]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_M0[1]_12.  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_5__1_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_5__1
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_M0[1]_7.  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[3]_i_1__1
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[1].M1/csumEn_stg1.  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[1].M1/csumEn_stg1_reg
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[3]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[8]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[8]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_1[7].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_1__3
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[7].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[2].M1/in2_reg_reg[7]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47][12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[12]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[2]_i_1__4
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[12].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[2].M1/in1_reg_reg[12]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[2]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[5]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[5]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[1]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_1[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[6]_i_1__3
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[1].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[1]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[6].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[2].M1/in2_reg_reg[6]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[4]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[6]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[4]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[6]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[14]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg_reg[14]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[8]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[8]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/ip_header_length[5]_i_4_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/ip_header_length[5]_i_4
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][2].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[2]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[6][10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/packet_length[10]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/packet_length_reg_n_0_[10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/packet_length_reg[10]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[2]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[7]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/ip_header_length[5]_i_5_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/ip_header_length[5]_i_5
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[51][0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/ip_header_length[2]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/ip_header_length_reg_n_0_[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/ip_header_length_reg[2]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[13]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg[13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg_reg[13]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][4].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[4]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[4]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[2]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47][9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[9]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[2].M1/in1_reg_reg[9]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[2]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[6][14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/packet_length[14]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/packet_length_reg_n_0_[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/packet_length_reg[14]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[3]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[14]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg[14]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[3]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[6]_i_1__2
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[6].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[6]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__3_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__3
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[7]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[7]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[10]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[5]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[10]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[5]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[12]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[12]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[4]_i_1__2
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[4].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[4]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[6][2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/packet_length[2]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/packet_length_reg_n_0_[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/packet_length_reg[2]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[0]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[0]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[9]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[2]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[6][12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/packet_length[12]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[9]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg[2]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/packet_length_reg_n_0_[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/packet_length_reg[12]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_1[9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[9]_i_1__3
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[2].M1/in2_reg_reg[9]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[1]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[6][0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/packet_length[0]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[1]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/packet_length_reg_n_0_[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/packet_length_reg[0]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47][3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[3]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[1]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[6][8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/packet_length[8]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg[1]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/packet_length_reg_n_0_[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/packet_length_reg[8]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[2].M1/in1_reg_reg[3]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[6]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[11]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[6]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[11]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[5]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[12]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[5]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[12]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[4]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[4]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[0]_i_1__4
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[0].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[0]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[8]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg_reg[8]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[3]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[3]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[3]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg[3]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_1[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[14]_i_1__3
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_1[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[2]_i_1__3
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[10]_i_1__4
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[10].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[10]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[2].M1/in2_reg_reg[14]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[2].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[2].M1/in2_reg_reg[2]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[2]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[2]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[14]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[14]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[13]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[13]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[15]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[6][7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/packet_length[7]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg[15]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/packet_length_reg_n_0_[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/packet_length_reg[7]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_7_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_7
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47][10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[10]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47][6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[6]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47][8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[8]_i_1__1
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[10].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[2].M1/in1_reg_reg[10]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[2].M1/in1_reg_reg[6]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[2].M1/in1_reg_reg[8]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47][1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[1]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[8]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg[8]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[2].M1/in1_reg_reg[1]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[11]_i_1__0
INFO: [Physopt 32-661] Optimized 34 nets.  Re-placed 34 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 34 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 34 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.976 | TNS=-239.662 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 2032 ; free virtual = 14504
Phase 4 Single Cell Placement Optimization | Checksum: 1ba7e5cc1

Time (s): cpu = 00:01:31 ; elapsed = 00:00:32 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 2032 ; free virtual = 14504

Phase 5 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__0_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__0/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_6_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_6/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_10_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_10/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_12_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_12/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[11]_i_1__1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[13]_i_1__1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_8_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_8/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[8]_i_1__1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_1__1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[10]_i_1__1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__1_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[12]_i_1__2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[14]_i_1__2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[9]_i_1__2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[13]_i_1__2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_1__2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[12]_i_1__1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[8]_i_1__2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[11]_i_1__2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[10]_i_1__2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[14]_i_1__1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[0]_i_1__2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[5]_i_1__4/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_4_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_4/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/tdest_start_i_4_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/tdest_start_i_4/O
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[7].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[7]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_9_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_9/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[5]_i_1__2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[6]_i_1__2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[7]_i_1__2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[3]_i_1__4/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/FSM_sequential_state_reg[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_dest_port_thread1_i_1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[15]_i_2_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[15]_i_2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[15]_i_1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[4]_i_1__2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_1__4/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[13]_i_1__4/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_1__4/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[1]_i_1__4/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_2__2_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_2__2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[6][6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/packet_length[6]_i_1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_2_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_2/O
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][3].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[3]_i_1__1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[0]_i_1__2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[8]_i_1__0/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_5__1_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_5__1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[2]_i_1__4/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_3__0_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_3__0/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_7_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_7/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_6_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_6/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[9]_i_1__1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47][2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[2]_i_1__1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[5]_i_1__1/O
INFO: [Physopt 32-661] Optimized 2 nets.  Re-placed 4 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 4 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.976 | TNS=-239.952 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 2033 ; free virtual = 14505
Phase 5 Multi Cell Placement Optimization | Checksum: 194d02977

Time (s): cpu = 00:02:39 ; elapsed = 00:00:49 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 2033 ; free virtual = 14505

Phase 6 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 5 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_4_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_2__2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_7_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_3_n_0. Rewired (signal push) bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_8_n_0 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 2024 ; free virtual = 14496
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.976 | TNS=-239.743 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 2024 ; free virtual = 14496
Phase 6 Rewire | Checksum: 1c9f283b4

Time (s): cpu = 00:02:43 ; elapsed = 00:00:51 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 2024 ; free virtual = 14496

Phase 7 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[7]_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_6_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_8_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_9_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/E[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/FSM_sequential_state_reg[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[15]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/packet_length[14]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_2__2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_2__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_5__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_3__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_7_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/ip_header_length[5]_i_5_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/ip_header_length[5]_i_4_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_dest_port_thread1_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_10_n_0. Net driver bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_10 was replaced.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[16]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/csum_begin_app_7_sn_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/lastBeat was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[3]. Replicated 2 times.
INFO: [Physopt 32-601] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/FSM_sequential_state_reg[0][0]. Net driver bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/ip_header_length[5]_i_1 was replaced.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tlast_0. Replicated 1 times.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 6 nets. Created 5 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 6 nets or cells. Created 5 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.976 | TNS=-239.107 |
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 2024 ; free virtual = 14497
Phase 7 Critical Cell Optimization | Checksum: 199d92366

Time (s): cpu = 00:03:18 ; elapsed = 00:01:05 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 2024 ; free virtual = 14497

Phase 8 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 5 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/tdest_start_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_4__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_4__2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 2027 ; free virtual = 14499
Phase 8 Fanout Optimization | Checksum: 18931f033

Time (s): cpu = 00:03:24 ; elapsed = 00:01:08 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 2027 ; free virtual = 14499

Phase 9 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[7]_i_3_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[7]_i_3
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__0_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_6_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_6
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_10_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_10
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_6_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_6
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_12_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_12
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[11]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[11]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[13]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[13]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_8_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_8
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[8]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[8]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[15]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/tdest_start_i_3_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/tdest_start_i_3
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_4_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_9_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_9
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/D[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[3]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[10]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/tdest_start_i_4_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/tdest_start_i_4
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[1].M1/in2_reg[3].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[1].M1/in2_reg_reg[3]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[10]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__1_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[12]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[12]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[14]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[14]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[9]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[9]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_2__0_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_2__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/ip_header_length[5]_i_4_n_0_repN.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/ip_header_length[5]_i_4_replica
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[0]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[0]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[8]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[8]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[13]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[13]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[15]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[12]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[12]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[1]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[8]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[1]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[8]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[7]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[2]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[2]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[3]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[3]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[7]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[11]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[7]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[11]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[10]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[5]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[10]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[5]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[12]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[12]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[6]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[6]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[10]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[10]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[0]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[0]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[9]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[9]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[14]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[4]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[4]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[14]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[1]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[1]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[6]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[6]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[5]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[5]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[4]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[4]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_4__0_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_4__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_4__2_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_4__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[3]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[0]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[3]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg[0]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[2]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[2]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[13]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[13]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/E[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/udp_length[15]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[7]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[11]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[11]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[14]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[14]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/FSM_sequential_state_reg[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_dest_port_thread1_i_1
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/frame_dest_port_thread1.  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/frame_dest_port_thread1_reg
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/frame_dest_port_thread2.  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/frame_dest_port_thread2_reg
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/frame_dest_port_thread3.  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/frame_dest_port_thread3_reg
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[5]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[5]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[5]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg[5]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[6]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg[6]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[7]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg[7]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/packet_length[14]_i_2_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/packet_length[14]_i_2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_2__2_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_2__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[3]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[6][6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/packet_length[6]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/packet_length_reg_n_0_[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/packet_length_reg[6]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[3]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[15]_i_2_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[15]_i_2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[15]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg[15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg_reg[15]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[4]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg[4]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[7]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_5__1_n_0.  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_5__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[13]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[13]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[1]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[15]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[1]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[2]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[2]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[9]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[9]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_2_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[15]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[5]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[15]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[5]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[6][10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/packet_length[10]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/packet_length_reg_n_0_[10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/packet_length_reg[10]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[4]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[6]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[4]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[6]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/ip_header_length[5]_i_5_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/ip_header_length[5]_i_5
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[51][0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/ip_header_length[2]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/ip_header_length_reg_n_0_[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/ip_header_length_reg[2]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[14]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg_reg[14]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[8]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[8]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[6][14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/packet_length[14]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/packet_length_reg_n_0_[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/packet_length_reg[14]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[13]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg[13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg_reg[13]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63][6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/udp_length[6]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[6]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[7]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[14]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[6][2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/packet_length[2]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg[14]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/packet_length_reg_n_0_[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/packet_length_reg[2]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_3_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_3
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_3__0_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_3__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_6_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_6
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_7_n_0_repN.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_7_replica
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47][2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[2]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[6][12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/packet_length[12]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/packet_length_reg_n_0_[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/packet_length_reg[12]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[2].M1/in1_reg_reg[2]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[6][0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/packet_length[0]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/packet_length_reg_n_0_[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/packet_length_reg[0]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[6][8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/packet_length[8]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/packet_length_reg_n_0_[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/packet_length_reg[8]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[2]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg[2]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[1]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[5]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[9]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[1]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_1[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[8]_i_1__3
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg[1]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[0]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[10]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[4]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[8]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[2].M1/in2_reg_reg[8]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[11]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[11]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[12]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[14]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[2]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[12]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[12]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[11]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[13]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[3]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47][0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[0]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[2].M1/in1_reg_reg[0]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[4]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[4]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[8]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg_reg[8]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[3]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[0]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[6][7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/packet_length[7]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg[3]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/packet_length_reg_n_0_[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/packet_length_reg[7]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[0]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[1]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[2]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[1]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[2]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[14]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[14]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_7_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_7
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[15]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg[15]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[6]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[10]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[10]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[6]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[8]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg[8]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47][12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[12]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[2].M1/in1_reg_reg[12]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[51][2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/ip_header_length[4]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/ip_header_length_reg_n_0_[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/ip_header_length_reg[4]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_1[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[6]_i_1__3
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[2].M1/in2_reg_reg[6]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_1[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_1__3
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[2].M1/in2_reg_reg[7]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[6][11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/packet_length[11]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/packet_length_reg_n_0_[11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/packet_length_reg[11]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[51][1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/ip_header_length[3]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/ip_header_length_reg_n_0_[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/ip_header_length_reg[3]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47][9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[9]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[2].M1/in1_reg_reg[9]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[12]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata_7_sn_1.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/packet_length[15]_inv_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg_reg[12]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/packet_length_reg[15]_inv_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/packet_length_reg[15]_inv
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[12]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[9]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg[12]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[9].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[9]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__3_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__3_rewire
INFO: [Physopt 32-661] Optimized 6 nets.  Re-placed 6 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 6 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 6 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.976 | TNS=-238.884 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 2007 ; free virtual = 14479
Phase 9 Single Cell Placement Optimization | Checksum: 21c504659

Time (s): cpu = 00:04:24 ; elapsed = 00:01:24 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 2007 ; free virtual = 14479

Phase 10 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__0_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__0/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_6_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_6/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_10_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_10/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_12_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_12/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[11]_i_1__1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[13]_i_1__1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_8_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_8/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[8]_i_1__1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_1__1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[10]_i_1__1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__1_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[12]_i_1__2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[14]_i_1__2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[9]_i_1__2/O
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_4_n_0.  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_4/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_9_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_9/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/ip_header_length[5]_i_4_n_0_repN.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/ip_header_length[5]_i_4_replica/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[0]_i_1__2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[8]_i_1__0/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[13]_i_1__2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_1__2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[12]_i_1__1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[1]_i_1__2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[8]_i_1__2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_1__2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[2]_i_1__2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[3]_i_1__2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[7]_i_1__0/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[11]_i_1__2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[10]_i_1__0/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[5]_i_1__2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[12]_i_1__0/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[6]_i_1__2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[10]_i_1__2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[0]_i_1__0/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[9]_i_1__0/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[14]_i_1__1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[4]_i_1__2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[1]_i_1__0/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[6]_i_1__0/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[5]_i_1__0/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[4]_i_1__0/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[3]_i_1__0/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[0]_i_1__2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[2]_i_1__0/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[13]_i_1__0/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/tdest_start_i_4_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/tdest_start_i_4/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[7]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[11]_i_1__0/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[14]_i_1__0/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[5]_i_1__4/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[5]_i_1__2/O
INFO: [Physopt 32-661] Optimized 1 net.  Re-placed 2 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 2 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.976 | TNS=-237.012 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 2008 ; free virtual = 14481
Phase 10 Multi Cell Placement Optimization | Checksum: 17c83096b

Time (s): cpu = 00:05:00 ; elapsed = 00:01:34 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 2008 ; free virtual = 14481

Phase 11 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 4 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_4_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_2__2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_7_n_0_repN. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg. Rewiring did not optimize the net.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 2007 ; free virtual = 14480
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 2007 ; free virtual = 14480
Phase 11 Rewire | Checksum: 1aab5fa3f

Time (s): cpu = 00:05:03 ; elapsed = 00:01:35 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 2007 ; free virtual = 14480

Phase 12 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 29 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[7]_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_6_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/E[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_9_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/packet_length[14]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_2__2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[15]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_2__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_5__1_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/ip_header_length[5]_i_5_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_3__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_dest_port_thread1_i_5_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_8_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_dest_port_thread4_i_6_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/FSM_sequential_state_reg[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_M0[1]_12 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/ip_header_length[5]_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[16]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/csum_begin_app_7_sn_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/lastBeat was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/data_valid. Replicated 1 times.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_dest_port_thread1_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_10_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 4 nets. Created 5 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 5 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.976 | TNS=-237.346 |
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 2025 ; free virtual = 14498
Phase 12 Critical Cell Optimization | Checksum: 1ce7ed29b

Time (s): cpu = 00:05:34 ; elapsed = 00:01:47 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 2025 ; free virtual = 14498

Phase 13 SLR Crossing Optimization
Phase 13 SLR Crossing Optimization | Checksum: 1ce7ed29b

Time (s): cpu = 00:05:34 ; elapsed = 00:01:47 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 2025 ; free virtual = 14497

Phase 14 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 4 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_4__2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/tdest_start_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 2025 ; free virtual = 14497
Phase 14 Fanout Optimization | Checksum: 1abe764fd

Time (s): cpu = 00:05:39 ; elapsed = 00:01:50 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 2025 ; free virtual = 14497

Phase 15 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[7]_i_3_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[7]_i_3
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__0_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_6_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_6
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_10_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_10
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_6_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_6
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_12_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_12
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[11]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[11]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[13]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[13]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_8_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_8
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[8]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[8]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[15]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[10]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[10]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__1_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[12]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[12]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[14]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[14]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[9]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[9]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[13]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[13]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[15]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[12]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[12]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[8]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[8]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[11]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[11]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[10]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[10]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[14]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[14]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_4__0_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_4__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_4__2_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_4__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[0]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg[0]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/tdest_start_i_3_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/tdest_start_i_3
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/E[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/udp_length[15]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_4_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_9_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_9
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/tdest_start_i_4_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/tdest_start_i_4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[7]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[5]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[5]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[5]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg[5]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/packet_length[14]_i_2_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/packet_length[14]_i_2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_2__2_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_2__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[6]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[6][6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/packet_length[6]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg[6]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/packet_length_reg_n_0_[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/packet_length_reg[6]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[7]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg[7]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[3]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[3]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[15]_i_2_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[15]_i_2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[15]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg[15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg_reg[15]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[4]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg[4]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[7]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_2_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_5__1_n_0_repN.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_5__1_replica
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[5]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[5]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[13]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[13]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[1]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[15]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[1]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_2__0_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_2__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[0]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[0]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[8]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[8]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/ip_header_length[5]_i_4_n_0_repN.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/ip_header_length[5]_i_4_replica
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[2]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[6][10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/packet_length[10]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/packet_length_reg_n_0_[10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/packet_length_reg[10]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[2]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[9]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[9]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/ip_header_length[5]_i_5_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/ip_header_length[5]_i_5
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[51][0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/ip_header_length[2]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/ip_header_length_reg_n_0_[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/ip_header_length_reg[2]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[7]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[4]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[6]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[4]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[6]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[14]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[6][14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/packet_length[14]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/packet_length_reg_n_0_[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/packet_length_reg[14]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg_reg[14]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[8]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[8]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[1]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[1]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63][6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/udp_length[6]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[7]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[6]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[13]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg[13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg_reg[13]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[2]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[2]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[6][2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/packet_length[2]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/packet_length_reg_n_0_[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/packet_length_reg[2]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[6][12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/packet_length[12]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/packet_length_reg_n_0_[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/packet_length_reg[12]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_3_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_3
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_3__0_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_3__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_6_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_6
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_7_n_0_repN.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_7_replica
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[3]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47][2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[2]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[14]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg[14]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[2].M1/in1_reg_reg[2]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[3]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[7]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[7]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[10]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[5]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[6][0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/packet_length[0]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[10]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/packet_length_reg_n_0_[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/packet_length_reg[0]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[5]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_5__1_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_5__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[12]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[6][8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/packet_length[8]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[12]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/packet_length_reg_n_0_[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/packet_length_reg[8]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[6]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[6]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[0]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[4]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[0]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[4]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[9]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[2]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[9]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg[2]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[4]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[4]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[1]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[5]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[9]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[0]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[10]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[4]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[8]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_1[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[8]_i_1__3
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[12]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[14]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[2]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[2].M1/in2_reg_reg[8]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[1]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[1]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[2]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[1]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[11]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[13]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[3]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[1]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[2]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[1]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg[1]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[6]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[11]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[6]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[11]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[5]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[12]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[5]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[12]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[4]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[6]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47][0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[0]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[4]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[2].M1/in1_reg_reg[0]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[6]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[6][7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/packet_length[7]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/packet_length_reg_n_0_[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/packet_length_reg[7]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[8]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg_reg[8]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[3]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[3]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[0]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[3]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg[3]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[0]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[2]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[2]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[14]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[14]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_7_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_7
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[13]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[13]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[15]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg[15]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[10]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[10]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[8]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg[8]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47][12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[12]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[51][2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/ip_header_length[4]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[2].M1/in1_reg_reg[12]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/ip_header_length_reg_n_0_[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/ip_header_length_reg[4]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[11]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[11]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[14]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_1[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[6]_i_1__3
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[14]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[2].M1/in2_reg_reg[6]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_1[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_1__3
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[6][11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/packet_length[11]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/packet_length_reg_n_0_[11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/packet_length_reg[11]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[2].M1/in2_reg_reg[7]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[51][1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/ip_header_length[3]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/ip_header_length_reg_n_0_[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/ip_header_length_reg[3]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][0].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[0]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[0]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47][9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[9]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[2].M1/in1_reg_reg[9]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata_7_sn_1.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/packet_length[15]_inv_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/packet_length_reg[15]_inv_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/packet_length_reg[15]_inv
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[3]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[3]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[12]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg_reg[12]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__3_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__3_rewire
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[6][1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/packet_length[1]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/packet_length_reg_n_0_[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/packet_length_reg[1]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[12]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[6][9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/packet_length[9]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg[12]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/packet_length_reg_n_0_[9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/packet_length_reg[9]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[10]_i_1__2
INFO: [Physopt 32-661] Optimized 1 net.  Re-placed 1 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 1 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.976 | TNS=-237.319 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 2028 ; free virtual = 14501
Phase 15 Single Cell Placement Optimization | Checksum: 206f22aef

Time (s): cpu = 00:06:38 ; elapsed = 00:02:06 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 2028 ; free virtual = 14501

Phase 16 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__0_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__0/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_6_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_6/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_10_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_10/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_12_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_12/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[11]_i_1__1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[13]_i_1__1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_8_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_8/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[8]_i_1__1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_1__1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[10]_i_1__1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__1_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[12]_i_1__2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[14]_i_1__2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[9]_i_1__2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[13]_i_1__2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_1__2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[12]_i_1__1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[8]_i_1__2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[11]_i_1__2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[10]_i_1__2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[14]_i_1__1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[0]_i_1__2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_4_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_4/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_9_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_9/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/tdest_start_i_4_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/tdest_start_i_4/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[7]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[5]_i_1__4/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[5]_i_1__2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_2__2_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_2__2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[6]_i_1__2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[6][6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/packet_length[6]_i_1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[7]_i_1__2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[3]_i_1__4/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[15]_i_2_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[15]_i_2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[15]_i_1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[4]_i_1__2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_1__4/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_2_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_5__1_n_0_repN.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_5__1_replica/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[5]_i_1__1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[13]_i_1__4/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_1__4/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[1]_i_1__4/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[0]_i_1__2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[8]_i_1__0/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/ip_header_length[5]_i_4_n_0_repN.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/ip_header_length[5]_i_4_replica/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[2]_i_1__4/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[6][10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/packet_length[10]_i_1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[9]_i_1__1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/ip_header_length[5]_i_5_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/ip_header_length[5]_i_5/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_1__1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[51][0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/ip_header_length[2]_i_1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[4]_i_1__4/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[6]_i_1__4/O
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 2026 ; free virtual = 14499
Phase 16 Multi Cell Placement Optimization | Checksum: 1a1c6df97

Time (s): cpu = 00:07:39 ; elapsed = 00:02:21 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 2026 ; free virtual = 14499

Phase 17 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 3 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_4_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_2__2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_7_n_0_repN. Rewiring did not optimize the net.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 2025 ; free virtual = 14498
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 2025 ; free virtual = 14498
Phase 17 Rewire | Checksum: 222b2fe10

Time (s): cpu = 00:07:41 ; elapsed = 00:02:22 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 2025 ; free virtual = 14498

Phase 18 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 17 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_6_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/E[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_9_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/packet_length[14]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_2__2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[15]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_2__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/FSM_sequential_state_reg[0][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 2025 ; free virtual = 14498
Phase 18 Critical Cell Optimization | Checksum: 2473493e4

Time (s): cpu = 00:08:04 ; elapsed = 00:02:31 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 2025 ; free virtual = 14498

Phase 19 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 19 DSP Register Optimization | Checksum: 2473493e4

Time (s): cpu = 00:08:04 ; elapsed = 00:02:31 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 2025 ; free virtual = 14498

Phase 20 BRAM Register Optimization
INFO: [Physopt 32-527] Pass 1: Identified 4 candidate cells for BRAM register optimization
INFO: [Physopt 32-665] Processed cell bdw/design_1_i/hier_0/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_16. 4 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bdw/design_1_i/hier_0/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_17. 4 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bdw/design_1_i/hier_0/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_18. 2 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_8. 3 registers were pushed out.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 13 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.737 | TNS=-76.646 |
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 2025 ; free virtual = 14498
Phase 20 BRAM Register Optimization | Checksum: 1475d4805

Time (s): cpu = 00:08:11 ; elapsed = 00:02:34 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 2025 ; free virtual = 14498

Phase 21 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 21 URAM Register Optimization | Checksum: 1475d4805

Time (s): cpu = 00:08:11 ; elapsed = 00:02:34 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 2025 ; free virtual = 14498

Phase 22 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 22 Shift Register Optimization | Checksum: 1475d4805

Time (s): cpu = 00:08:11 ; elapsed = 00:02:35 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 2025 ; free virtual = 14497

Phase 23 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 23 DSP Register Optimization | Checksum: 1475d4805

Time (s): cpu = 00:08:11 ; elapsed = 00:02:35 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 2025 ; free virtual = 14497

Phase 24 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 24 BRAM Register Optimization | Checksum: 1475d4805

Time (s): cpu = 00:08:11 ; elapsed = 00:02:35 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 2025 ; free virtual = 14497

Phase 25 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 25 URAM Register Optimization | Checksum: 1475d4805

Time (s): cpu = 00:08:12 ; elapsed = 00:02:35 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 2025 ; free virtual = 14497

Phase 26 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 26 Shift Register Optimization | Checksum: 1475d4805

Time (s): cpu = 00:08:12 ; elapsed = 00:02:35 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 2025 ; free virtual = 14497

Phase 27 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 24 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 8 nets.  Swapped 520 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 8 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 520 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.735 | TNS=-76.578 |
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 2047 ; free virtual = 14520
Phase 27 Critical Pin Optimization | Checksum: 1475d4805

Time (s): cpu = 00:08:14 ; elapsed = 00:02:37 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 2047 ; free virtual = 14520

Phase 28 Very High Fanout Optimization
WARNING: [Physopt 32-894] Found a constraint with the -through option on pin bdw/design_1_i/cpu/axi_interconnect_3/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst or the net immediately connecting to the pin. This constraint will block optimizations for this and all downstream leaf pins.
INFO: [Physopt 32-76] Pass 1. Identified 13 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net bdw/design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst. Replicated 2 times.
INFO: [Physopt 32-232] Optimized 4 nets. Created 13 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 13 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.735 | TNS=-76.578 |
Netlist sorting complete. Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.32 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 2036 ; free virtual = 14509
Phase 28 Very High Fanout Optimization | Checksum: 1590bb8a3

Time (s): cpu = 00:09:05 ; elapsed = 00:02:54 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 2036 ; free virtual = 14509

Phase 29 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 83 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[16]_i_1_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[16]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/csum_begin_app_7_sn_1.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_12
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/byte_cntr[15]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/lastBeat.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/lastBeat_reg_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[3]_repN.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg[3]_replica
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_15_n_0.  Re-placed instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_15
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_22_n_0.  Re-placed instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_22
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_11_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_11
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/S[0].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/byte_cntr_with_delta_byte0_carry_i_6
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[16].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[16]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/data_valid.  Re-placed instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_3_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_3
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_9_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_9
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[15].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[15]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_8_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_8
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_10_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_10
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[13].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[13]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[10].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[10]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[11].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[11]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[14].  Re-placed instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[14]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[8].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[8]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[9].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[9]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[12].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[12]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[0].  Re-placed instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[0]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[1].  Re-placed instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[1]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[2].  Re-placed instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[2]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[3].  Re-placed instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[3]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[4].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[4]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[5].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[5]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[6].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[6]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[7].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[7]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_10_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_10
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_4_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_7_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_7
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_6_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_6
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_5_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_5
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[2].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg[2]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_9_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_9
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_18_n_0.  Re-placed instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_18
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_8_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_8
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_7_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_7
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[0].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg[0]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/csum_begin_app_13_sn_1.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_13
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[1].  Re-placed instance bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg[1]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/full_n.  Re-placed instance bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_20_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_20
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_6_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_6
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_5_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_5
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_16_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_16
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_3_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_3
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/bytePtr_reg[2]_i_9__0_n_0.  Re-placed instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/bytePtr_reg[2]_i_9__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_4_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/csum_begin_app_14_sn_1.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_11
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_19_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_19
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[73].  Re-placed instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][73]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/s00_axis_tkeep_1_sn_1.  Re-placed instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/byte_cntr_with_delta_byte0_carry_i_7
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[79].  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][79]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/s00_axis_tkeep_5_sn_1.  Re-placed instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/byte_cntr_with_delta_byte0_carry_i_10
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/startEn0_carry_i_20_n_0.  Re-placed instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/startEn0_carry_i_20
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/startEn0_carry_i_19_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/startEn0_carry_i_19
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/csumEn_M0[0]_6.  Re-placed instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/csumEn_reg0_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/csum_begin_app[15]_1[5].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/startEn0_carry_i_11
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/genblk2[2].M1/csumEn_stg1_reg_n_0.  Re-placed instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/genblk2[2].M1/csumEn_stg1_reg
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[7]_i_3_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[7]_i_3
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__0_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/doutb[75]_alias.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_5_psbram
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_8_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_8
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_6_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_6
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_6_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_6
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_12_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_12
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][11].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[11]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[11]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[13]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[13]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[78].  Re-placed instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][78]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/doutb[73]_alias.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_10_psbram_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[8]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[8]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][15].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[15]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[10]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[10]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_10_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_10
INFO: [Physopt 32-661] Optimized 21 nets.  Re-placed 21 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 21 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 21 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.640 | TNS=-75.417 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 2036 ; free virtual = 14509
Phase 29 Single Cell Placement Optimization | Checksum: 1d1e508f9

Time (s): cpu = 00:09:26 ; elapsed = 00:03:00 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 2036 ; free virtual = 14509

Phase 30 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/byte_cntr[15]_i_1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/lastBeat.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/lastBeat_reg_i_1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[3]_repN.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg[3]_replica/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_15_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_15/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_22_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_22/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_18_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_18/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_20_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_20/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_16_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_16/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/data_valid.  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[2].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg[2]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[0].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg[0]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[1].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg[1]/Q
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/full_n.  Re-placed instance bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_19_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_19/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/S_AXIS_0_tvalid.  Re-placed instance bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/axis_data_fifo_0_i_1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__1_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__1/O
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/doutb[75]_alias.  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_5_psbram/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_8_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_8/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_6_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_6/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_12_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_12/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[11]_i_1__2/O
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/doutb[73]_alias.  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_10_psbram_1/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_1__2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_10_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_10/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/bytePtr_reg[2]_i_9__0_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/bytePtr_reg[2]_i_9__0/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__0_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__0/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[13]_i_1__1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[8]_i_1__1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[10]_i_1__1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[12]_i_1__2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[11]_i_1__1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[14]_i_1__2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[9]_i_1__2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[13]_i_1__2/O
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf.  Re-placed instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg.  Re-placed instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg_reg/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[12]_i_1__1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[8]_i_1__2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/startEn0_carry_i_20_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/startEn0_carry_i_20/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/startEn0_carry_i_19_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/startEn0_carry_i_19/O
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/csumEn_M0[0]_6.  Re-placed instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/csumEn_reg0_i_1__0/O
INFO: [Physopt 32-661] Optimized 7 nets.  Re-placed 14 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 7 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 14 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.638 | TNS=-58.430 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 2024 ; free virtual = 14497
Phase 30 Multi Cell Placement Optimization | Checksum: 1a80e5eaf

Time (s): cpu = 00:10:14 ; elapsed = 00:03:15 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 2024 ; free virtual = 14497

Phase 31 SLR Crossing Optimization
Phase 31 SLR Crossing Optimization | Checksum: 1a80e5eaf

Time (s): cpu = 00:10:14 ; elapsed = 00:03:15 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 2024 ; free virtual = 14497

Phase 32 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.638 | TNS=-58.430 |
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[1].  Re-placed instance bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg[1]
INFO: [Physopt 32-735] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.621 | TNS=-58.504 |
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[2].  Re-placed instance bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg[2]
INFO: [Physopt 32-735] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.583 | TNS=-60.711 |
INFO: [Physopt 32-81] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/full_n. Replicated 1 times.
INFO: [Physopt 32-735] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/full_n. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.579 | TNS=-60.571 |
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/full_n_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/p_0_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[15]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[7]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/csum_begin_app_7_sn_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 50 pins.
INFO: [Physopt 32-735] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.561 | TNS=-59.959 |
INFO: [Physopt 32-710] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/csum_begin_app_7_sn_1. Critical path length was reduced through logic transformation on cell bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_12_comp.
INFO: [Physopt 32-735] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.553 | TNS=-59.687 |
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/byte_count_per_packet[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/byte_cntr_with_delta_byte0_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/lastBeat. Replicated 1 times.
INFO: [Physopt 32-735] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/lastBeat. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.553 | TNS=-59.687 |
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/lastBeat. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/lastBeat. Critical path length was reduced through logic transformation on cell bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/lastBeat_reg_i_1_comp.
INFO: [Physopt 32-735] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.460 | TNS=-56.049 |
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[108]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[2].  Re-placed instance bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg[2]
INFO: [Physopt 32-735] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.448 | TNS=-52.331 |
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[3]_repN.  Re-placed instance bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg[3]_replica
INFO: [Physopt 32-735] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[3]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.395 | TNS=-50.420 |
INFO: [Physopt 32-81] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[2]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.370 | TNS=-49.418 |
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/doutb[74]_alias.  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_10_psbram
INFO: [Physopt 32-735] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/doutb[74]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.367 | TNS=-45.712 |
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/data_valid.  Re-placed instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg
INFO: [Physopt 32-735] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/data_valid. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.364 | TNS=-45.604 |
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[0].  Re-placed instance bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg[0]
INFO: [Physopt 32-735] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.352 | TNS=-45.134 |
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/doutb[75]_alias.  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_5_psbram
INFO: [Physopt 32-735] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/doutb[75]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.351 | TNS=-43.432 |
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[108].  Re-placed instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][108]
INFO: [Physopt 32-735] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[108]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.343 | TNS=-42.955 |
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/full_n.  Re-placed instance bdw/design_1_i/hier_0/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg
INFO: [Physopt 32-735] Processed net bdw/design_1_i/hier_0/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/full_n. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.342 | TNS=-41.256 |
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/data_valid.  Re-placed instance bdw/design_1_i/hier_0/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg
INFO: [Physopt 32-735] Processed net bdw/design_1_i/hier_0/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/data_valid. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.337 | TNS=-30.733 |
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[77].  Re-placed instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][77]/Q
INFO: [Physopt 32-735] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[77]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.329 | TNS=-30.189 |
INFO: [Physopt 32-81] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[1]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.321 | TNS=-29.483 |
INFO: [Physopt 32-81] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[77]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[77]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.313 | TNS=-29.188 |
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[77]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/s00_axis_tkeep_5_sn_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[16]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[77]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/p_0_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 50 pins.
INFO: [Physopt 32-735] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/csum_begin_app_7_sn_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.312 | TNS=-29.154 |
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/csum_begin_app_13_sn_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/byte_count_per_packet[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/s00_axis_tkeep_5_sn_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[16]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.312 | TNS=-29.154 |
Phase 32 Critical Path Optimization | Checksum: 117a1bb58

Time (s): cpu = 00:11:06 ; elapsed = 00:03:31 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 2013 ; free virtual = 14487

Phase 33 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.312 | TNS=-29.154 |
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[77]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/p_0_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[15]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[7]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/csum_begin_app_13_sn_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/byte_count_per_packet[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/byte_cntr_with_delta_byte0_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/s00_axis_tkeep_5_sn_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[16]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[77]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/p_0_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/csum_begin_app_13_sn_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/byte_count_per_packet[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/s00_axis_tkeep_5_sn_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[16]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.312 | TNS=-29.154 |
Phase 33 Critical Path Optimization | Checksum: 117a1bb58

Time (s): cpu = 00:11:28 ; elapsed = 00:03:38 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 2014 ; free virtual = 14487

Phase 34 BRAM Enable Optimization
Phase 34 BRAM Enable Optimization | Checksum: 117a1bb58

Time (s): cpu = 00:11:28 ; elapsed = 00:03:38 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 2014 ; free virtual = 14487
INFO: [Physopt 32-960] Skip hold-fix as initial WHS does not violate hold threshold 250 ps
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 2019 ; free virtual = 14492
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 2019 ; free virtual = 14492
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.312 | TNS=-29.154 |

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization            |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:09  |
|  Single Cell Placement   |          0.095  |          4.831  |            0  |              0  |                    62  |           0  |           4  |  00:00:54  |
|  Multi Cell Placement    |          0.002  |         20.441  |            0  |              0  |                    10  |           0  |           4  |  00:00:58  |
|  Rewire                  |          0.000  |          0.627  |            0  |              0  |                     1  |           0  |           3  |  00:00:04  |
|  Critical Cell           |          0.000  |         -0.032  |           10  |              0  |                    10  |           0  |           3  |  00:00:34  |
|  SLR Crossing            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  DSP Register            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  BRAM Register           |          0.238  |        321.346  |           13  |              0  |                     4  |           0  |           2  |  00:00:03  |
|  URAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Shift Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Critical Pin            |          0.002  |          0.068  |            0  |              0  |                     8  |           0  |           1  |  00:00:02  |
|  Very High Fanout        |          0.000  |          0.000  |           13  |              0  |                     4  |           0  |           1  |  00:00:16  |
|  BRAM Enable             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path           |          0.327  |         29.276  |            9  |              0  |                    21  |           0  |           2  |  00:00:24  |
|  Total                   |          0.664  |        376.557  |           45  |              0  |                   120  |           0  |          33  |  00:03:24  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 2022 ; free virtual = 14496
Ending Physical Synthesis Task | Checksum: 1c13941ee

Time (s): cpu = 00:11:31 ; elapsed = 00:03:40 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 2022 ; free virtual = 14495
INFO: [Common 17-83] Releasing license: Implementation
1689 Infos, 238 Warnings, 5 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:12:26 ; elapsed = 00:03:54 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 2142 ; free virtual = 14616
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 1964 ; free virtual = 14612
INFO: [Common 17-1381] The checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/impl_1/apex_control_mgt_top_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 2093 ; free virtual = 14625
Command: route_design -directive NoTimingRelaxation
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 2c92bc09 ConstDB: 0 ShapeSum: 4b693d94 RouteDB: 6a1ff036
Nodegraph reading from file.  Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.51 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 1913 ; free virtual = 14444
Post Restoration Checksum: NetGraph: 98901b28 NumContArr: e53555e1 Constraints: e58dc0b3 Timing: 0
Phase 1 Build RT Design | Checksum: 2635331bc

Time (s): cpu = 00:01:08 ; elapsed = 00:00:14 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 1915 ; free virtual = 14447

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2635331bc

Time (s): cpu = 00:01:09 ; elapsed = 00:00:15 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 1861 ; free virtual = 14392

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2635331bc

Time (s): cpu = 00:01:09 ; elapsed = 00:00:15 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 1860 ; free virtual = 14392

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 1754afd78

Time (s): cpu = 00:01:16 ; elapsed = 00:00:19 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 1842 ; free virtual = 14374

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2f49103ee

Time (s): cpu = 00:01:58 ; elapsed = 00:00:33 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 1758 ; free virtual = 14290
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.181 | TNS=-4.286 | WHS=-0.379 | THS=-254.861|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 20d4afefc

Time (s): cpu = 00:03:27 ; elapsed = 00:00:53 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 1738 ; free virtual = 14270
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.181 | TNS=-3.547 | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 304fc386b

Time (s): cpu = 00:03:27 ; elapsed = 00:00:54 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 1730 ; free virtual = 14262

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00516752 %
  Global Horizontal Routing Utilization  = 0.00122716 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 133671
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 112939
  Number of Partially Routed Nets     = 20732
  Number of Node Overlaps             = 1

Phase 2 Router Initialization | Checksum: 196fcad13

Time (s): cpu = 00:03:32 ; elapsed = 00:00:55 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 1729 ; free virtual = 14261

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 196fcad13

Time (s): cpu = 00:03:32 ; elapsed = 00:00:55 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 1729 ; free virtual = 14261
Phase 3 Initial Routing | Checksum: 1d0fb07c2

Time (s): cpu = 00:04:37 ; elapsed = 00:01:18 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 1665 ; free virtual = 14197

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     4x4|      0.61|     4x4|      1.97|     4x4|      1.32|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|   32x32|      3.00|   32x32|      6.26|   16x16|      2.17|
|___________|________|__________|________|__________|________|__________|
|       EAST|     2x2|      0.17|     2x2|      0.26|     8x8|      1.86|
|___________|________|__________|________|__________|________|__________|
|       WEST|     1x1|      0.04|     2x2|      0.11|     4x4|      0.51|
|___________|________|__________|________|__________|________|__________|
Congestion Report
GLOBAL Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
SOUTH
	INT_X8Y50->INT_X23Y81 (INT_X8Y50->CLEL_R_X23Y81)
	INT_X6Y64->INT_X21Y79 (CLEM_X6Y64->CLEL_R_X21Y79)
	INT_X6Y63->INT_X21Y78 (CLEM_X6Y63->CLEL_R_X21Y78)
	INT_X6Y62->INT_X21Y77 (CLEM_X6Y62->CLEL_R_X21Y77)
	INT_X6Y61->INT_X21Y76 (CLEM_X6Y61->CLEL_R_X21Y76)
LONG Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
SOUTH
	INT_X6Y38->INT_X21Y85 (CLEM_X6Y38->CLEL_R_X21Y85)
	INT_X3Y63->INT_X18Y78 (CLEM_X3Y63->CLEL_R_X18Y78)
	INT_X3Y62->INT_X18Y77 (CLEM_X3Y62->CLEL_R_X18Y77)
	INT_X3Y61->INT_X18Y76 (CLEM_X3Y61->CLEL_R_X18Y76)
	INT_X3Y60->INT_X18Y75 (CLEM_X3Y60->CLEL_R_X18Y75)
SHORT Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
SOUTH
	INT_X9Y64->INT_X24Y71 (CLEM_X9Y64->DSP_X24Y70)
	INT_X16Y64->INT_X23Y71 (CMT_L_X16Y60->CLEL_R_X23Y71)
	INT_X16Y63->INT_X23Y70 (CMT_L_X16Y60->CLEL_R_X23Y70)
	INT_X16Y62->INT_X23Y69 (CMT_L_X16Y60->CLEL_R_X23Y69)
	INT_X16Y68->INT_X23Y75 (CMT_L_X16Y60->CLEL_R_X23Y75)

INFO: [Route 35-448] Estimated Global/Short routing congestion is level 5 (32x32). Congestion levels of 5 and greater can reduce routability and impact timing closure.

INFO: [Route 35-581] Estimated Timing congestion is level 5 (32x32). Congestion levels of 5 and greater may impact timing closure.

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 42934
 Number of Nodes with overlaps = 6144
 Number of Nodes with overlaps = 1263
 Number of Nodes with overlaps = 505
 Number of Nodes with overlaps = 240
 Number of Nodes with overlaps = 163
 Number of Nodes with overlaps = 102
 Number of Nodes with overlaps = 76
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Congested CLBs and Nets are dumped in: iter_100_CongestedCLBsAndNets.txt
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.488 | TNS=-23.012| WHS=-0.057 | THS=-1.692 |

Phase 4.1 Global Iteration 0 | Checksum: 21bd5cff1

Time (s): cpu = 00:13:29 ; elapsed = 00:04:45 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 1659 ; free virtual = 14191

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2182
 Number of Nodes with overlaps = 297
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.351 | TNS=-17.715| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 235df7dcd

Time (s): cpu = 00:14:59 ; elapsed = 00:05:42 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 1640 ; free virtual = 14172

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 934
 Number of Nodes with overlaps = 124
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.338 | TNS=-13.058| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 212b1a9be

Time (s): cpu = 00:15:48 ; elapsed = 00:06:15 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 1648 ; free virtual = 14180

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 669
 Number of Nodes with overlaps = 84
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.290 | TNS=-10.538| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 1f705760e

Time (s): cpu = 00:16:41 ; elapsed = 00:06:53 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 1646 ; free virtual = 14178

Phase 4.5 Global Iteration 4
 Number of Nodes with overlaps = 776
 Number of Nodes with overlaps = 84
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.481 | TNS=-17.654| WHS=N/A    | THS=N/A    |

Phase 4.5 Global Iteration 4 | Checksum: 235e51e36

Time (s): cpu = 00:17:15 ; elapsed = 00:07:15 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 1631 ; free virtual = 14163
Phase 4 Rip-up And Reroute | Checksum: 235e51e36

Time (s): cpu = 00:17:15 ; elapsed = 00:07:16 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 1631 ; free virtual = 14163

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 29943ac49

Time (s): cpu = 00:17:51 ; elapsed = 00:07:26 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 1634 ; free virtual = 14167
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.290 | TNS=-10.538| WHS=0.010  | THS=0.000  |


Phase 5.1.2 Update Timing
Phase 5.1.2 Update Timing | Checksum: 2605ab013

Time (s): cpu = 00:18:15 ; elapsed = 00:07:33 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 1624 ; free virtual = 14157
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.290 | TNS=-10.538| WHS=0.010  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 21ac3572f

Time (s): cpu = 00:18:19 ; elapsed = 00:07:35 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 1623 ; free virtual = 14156

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 21ac3572f

Time (s): cpu = 00:18:19 ; elapsed = 00:07:35 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 1622 ; free virtual = 14154
Phase 5 Delay and Skew Optimization | Checksum: 21ac3572f

Time (s): cpu = 00:18:19 ; elapsed = 00:07:35 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 1623 ; free virtual = 14155

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 141685f07

Time (s): cpu = 00:18:44 ; elapsed = 00:07:42 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 1617 ; free virtual = 14149
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.290 | TNS=-9.106 | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1ba376f58

Time (s): cpu = 00:18:45 ; elapsed = 00:07:43 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 1616 ; free virtual = 14149
Phase 6 Post Hold Fix | Checksum: 1ba376f58

Time (s): cpu = 00:18:45 ; elapsed = 00:07:43 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 1617 ; free virtual = 14149

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 22.9747 %
  Global Horizontal Routing Utilization  = 20.6993 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 89.2019%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X19Y94 -> INT_X19Y94
South Dir 4x4 Area, Max Cong = 85.8116%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X20Y68 -> INT_X23Y71
East Dir 1x1 Area, Max Cong = 89.4231%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X9Y82 -> INT_X9Y82
   INT_X8Y80 -> INT_X8Y80
   INT_X9Y70 -> INT_X9Y70
   INT_X9Y69 -> INT_X9Y69
West Dir 1x1 Area, Max Cong = 71.1538%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: South
----------------
Congested clusters found at Level 2
Effective congestion level: 3 Aspect Ratio: 1 Sparse Ratio: 0.75
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1e4393a0e

Time (s): cpu = 00:18:47 ; elapsed = 00:07:44 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 1614 ; free virtual = 14147

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1e4393a0e

Time (s): cpu = 00:18:47 ; elapsed = 00:07:45 . Memory (MB): peak = 6803.402 ; gain = 0.000 ; free physical = 1612 ; free virtual = 14144

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e4393a0e

Time (s): cpu = 00:18:57 ; elapsed = 00:07:51 . Memory (MB): peak = 6806.414 ; gain = 3.012 ; free physical = 1608 ; free virtual = 14140

Phase 10 Leaf Clock Prog Delay Opt

Phase 10.1 Delay CleanUp

Phase 10.1.1 Update Timing
Phase 10.1.1 Update Timing | Checksum: 2072bbc0a

Time (s): cpu = 00:20:38 ; elapsed = 00:08:25 . Memory (MB): peak = 7243.172 ; gain = 439.770 ; free physical = 1256 ; free virtual = 13788
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.052  | TNS=0.000  | WHS=0.000  | THS=0.000  |


Phase 10.1.2 Update Timing
Phase 10.1.2 Update Timing | Checksum: 2bae64ebb

Time (s): cpu = 00:21:02 ; elapsed = 00:08:32 . Memory (MB): peak = 7243.172 ; gain = 439.770 ; free physical = 1240 ; free virtual = 13773
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.052  | TNS=0.000  | WHS=0.000  | THS=0.000  |

Phase 10.1 Delay CleanUp | Checksum: 2434b5567

Time (s): cpu = 00:21:03 ; elapsed = 00:08:33 . Memory (MB): peak = 7243.172 ; gain = 439.770 ; free physical = 1258 ; free virtual = 13790

Phase 10.2 Hold Fix Iter

Phase 10.2.1 Update Timing
Phase 10.2.1 Update Timing | Checksum: 27688388c

Time (s): cpu = 00:21:53 ; elapsed = 00:08:47 . Memory (MB): peak = 7243.172 ; gain = 439.770 ; free physical = 1261 ; free virtual = 13793
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.052  | TNS=0.000  | WHS=0.000  | THS=0.000  |

Phase 10.2 Hold Fix Iter | Checksum: 26ad877b0

Time (s): cpu = 00:21:54 ; elapsed = 00:08:48 . Memory (MB): peak = 7243.172 ; gain = 439.770 ; free physical = 1259 ; free virtual = 13792
Phase 10 Leaf Clock Prog Delay Opt | Checksum: 2027540ba

Time (s): cpu = 00:22:45 ; elapsed = 00:09:02 . Memory (MB): peak = 7243.172 ; gain = 439.770 ; free physical = 1472 ; free virtual = 14004

Phase 11 Depositing Routes
Phase 11 Depositing Routes | Checksum: 2027540ba

Time (s): cpu = 00:22:55 ; elapsed = 00:09:09 . Memory (MB): peak = 7259.180 ; gain = 455.777 ; free physical = 1464 ; free virtual = 13996

Phase 12 Resolve XTalk
Phase 12 Resolve XTalk | Checksum: 2027540ba

Time (s): cpu = 00:22:56 ; elapsed = 00:09:09 . Memory (MB): peak = 7259.180 ; gain = 455.777 ; free physical = 1464 ; free virtual = 13996

Phase 13 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.052  | TNS=0.000  | WHS=0.009  | THS=0.000  |

Phase 13 Post Router Timing | Checksum: 24f7e9d05

Time (s): cpu = 00:24:01 ; elapsed = 00:09:22 . Memory (MB): peak = 7259.180 ; gain = 455.777 ; free physical = 1450 ; free virtual = 13982
Time taken to check if laguna hold fix is required (in secs): 0
Skip PhysOpt in Router because non-negative WNS value: 5.15081e-11 .

Phase 14 Route finalize
Phase 14 Route finalize | Checksum: 24f7e9d05

Time (s): cpu = 00:24:01 ; elapsed = 00:09:22 . Memory (MB): peak = 7259.180 ; gain = 455.777 ; free physical = 1450 ; free virtual = 13982
INFO: [Route 35-61] The design met the timing requirement.
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:24:01 ; elapsed = 00:09:23 . Memory (MB): peak = 7259.180 ; gain = 455.777 ; free physical = 1773 ; free virtual = 14305

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
1721 Infos, 238 Warnings, 5 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:24:32 ; elapsed = 00:09:34 . Memory (MB): peak = 7259.180 ; gain = 455.777 ; free physical = 1773 ; free virtual = 14305
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 7259.180 ; gain = 0.000 ; free physical = 1553 ; free virtual = 14287
report_design_analysis: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 7259.180 ; gain = 0.000 ; free physical = 1555 ; free virtual = 14289
INFO: [Common 17-1381] The checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/impl_1/apex_control_mgt_top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:42 ; elapsed = 00:00:22 . Memory (MB): peak = 7259.180 ; gain = 0.000 ; free physical = 1699 ; free virtual = 14301
INFO: [runtcl-4] Executing : report_drc -file apex_control_mgt_top_drc_routed.rpt -pb apex_control_mgt_top_drc_routed.pb -rpx apex_control_mgt_top_drc_routed.rpx
Command: report_drc -file apex_control_mgt_top_drc_routed.rpt -pb apex_control_mgt_top_drc_routed.pb -rpx apex_control_mgt_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/impl_1/apex_control_mgt_top_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 7259.180 ; gain = 0.000 ; free physical = 1691 ; free virtual = 14294
INFO: [runtcl-4] Executing : report_methodology -file apex_control_mgt_top_methodology_drc_routed.rpt -pb apex_control_mgt_top_methodology_drc_routed.pb -rpx apex_control_mgt_top_methodology_drc_routed.rpx
Command: report_methodology -file apex_control_mgt_top_methodology_drc_routed.rpt -pb apex_control_mgt_top_methodology_drc_routed.pb -rpx apex_control_mgt_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/7015_primary.xdc:107] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/7015_primary.xdc:108] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/impl_1/apex_control_mgt_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:01:13 ; elapsed = 00:00:18 . Memory (MB): peak = 7259.180 ; gain = 0.000 ; free physical = 1710 ; free virtual = 14313
INFO: [runtcl-4] Executing : report_power -file apex_control_mgt_top_power_routed.rpt -pb apex_control_mgt_top_power_summary_routed.pb -rpx apex_control_mgt_top_power_routed.rpx
Command: report_power -file apex_control_mgt_top_power_routed.rpt -pb apex_control_mgt_top_power_summary_routed.pb -rpx apex_control_mgt_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/7015_primary.xdc:107] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/7015_primary.xdc:108] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
1733 Infos, 243 Warnings, 5 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:01:02 ; elapsed = 00:00:24 . Memory (MB): peak = 7283.191 ; gain = 24.012 ; free physical = 1585 ; free virtual = 14205
INFO: [runtcl-4] Executing : report_route_status -file apex_control_mgt_top_route_status.rpt -pb apex_control_mgt_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file apex_control_mgt_top_timing_summary_routed.rpt -pb apex_control_mgt_top_timing_summary_routed.pb -rpx apex_control_mgt_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file apex_control_mgt_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file apex_control_mgt_top_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 7283.191 ; gain = 0.000 ; free physical = 1502 ; free virtual = 14136
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file apex_control_mgt_top_bus_skew_routed.rpt -pb apex_control_mgt_top_bus_skew_routed.pb -rpx apex_control_mgt_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Memdata 28-208] The XPM instance: <bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/axis_data_fifo_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <bdw/design_1_i/hier_0/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <bdw/design_1_i/hier_0/axis_data_fifo_4>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <bdw/design_1_i/hier_0/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <bdw/design_1_i/hier_0/axis_data_fifo_3>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <bdw/design_1_i/hier_0/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <bdw/design_1_i/hier_0/axis_data_fifo_2>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <bdw/design_1_i/hier_0/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <bdw/design_1_i/hier_0/axis_data_fifo_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <bdw/design_1_i/hier_0/axi_mcdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <bdw/design_1_i/hier_0/axi_mcdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <bdw/design_1_i/hier_0/axi_mcdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <bdw/design_1_i/hier_0/axi_mcdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <bdw/design_1_i/hier_0/axi_mcdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <bdw/design_1_i/hier_0/axi_mcdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN/GEN_FOR_ASYNC.I_SOF_EOF_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN/GEN_FOR_ASYNC.I_SOF_EOF_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/ASYNC_FIFO.I_STSSTRM_FIFO_TUSER/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/ASYNC_FIFO.I_STSSTRM_FIFO_TUSER/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/ASYNC_FIFO.I_STSSTRM_FIFO_TID_TDEST/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/ASYNC_FIFO.I_STSSTRM_FIFO_TID_TDEST/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_ASYNC_FIFO.I_STSSTRM_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_ASYNC_FIFO.I_STSSTRM_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <bdw/design_1_i/hier_0/axi_mcdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.INCLUDE_STS_FIFO.I_BUF_STS_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <bdw/design_1_i/hier_0/axi_mcdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN/GEN_FOR_ASYNC.I_SOF_EOF_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN/GEN_FOR_ASYNC.I_SOF_EOF_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_ASYNC_FIFO.I_TUSER_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_ASYNC_FIFO.I_TUSER_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_ASYNC_FIFO.I_TDEST_TID_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_ASYNC_FIFO.I_TDEST_TID_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STREAM.I_MM2S_CNTRL_STREAM/GEN_ASYNC_FIFO.I_CNTRL_STRM_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STREAM.I_MM2S_CNTRL_STREAM/GEN_ASYNC_FIFO.I_CNTRL_STRM_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/I_FTCH_BRAM/USE_XPM.xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <bdw/design_1_i/hier_0/axi_mcdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_MM2S_FTCH_Q_IF.FTCH_QUEUE_I/I_FTCH_BRAM/USE_XPM.xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <bdw/design_1_i/hier_0/axi_mcdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block bdw/design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bdw/design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <bdw/design_1_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <bdw/design_1_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <bdw/design_1_i/C2C/axi_chip2chip_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <bdw/design_1_i/C2C/axi_chip2chip_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <bdw/design_1_i/C2C/axi_chip2chip_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <bdw/design_1_i/C2C/axi_chip2chip_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <bdw/design_1_i/C2C/axi_chip2chip_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <bdw/design_1_i/C2C/axi_chip2chip_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <bdw/design_1_i/C2C/axi_chip2chip_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <bdw/design_1_i/C2C/axi_chip2chip_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force apex_control_mgt_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
CRITICAL WARNING: [Vivado 12-1790] Evaluation License Warning: This design contains one or more IP cores that use separately licensed features. If the design has been configured to make use of evaluation features, please note that these features will cease to function after a certain period of time. Please consult the core datasheet to determine whether the core which you have configured will be affected. Evaluation features should NOT be used in production systems.

Evaluation cores found in this design:
    IP core 'design_1_xxv_ethernet_0_0' (xxv_ethernet_v4_1_3) was generated with multiple features:
        IP feature 'x_eth_mac@2022.04' was enabled using a bought license.
        IP feature 'xxv_eth_basekr@2022.04' was enabled using a design_linking license.
        IP feature 'xxv_eth_mac_pcs@2022.04' was enabled using a bought license.
        IP feature 'xxv_tsn_802d1cm@2022.04' was enabled using a design_linking license.

Resolution: If a new IP Core license was added, in order for the new license to be picked up, the current netlist needs to be updated by resetting and re-generating the IP output products before bitstream generation.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell bdw/design_1_i/cpu/axi_interconnect_3/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin bdw/design_1_i/cpu/axi_interconnect_3/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A2)+((~A2)*A4*A5*A3)+((~A2)*(~A4)*A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A5)+((~A5)*(~A2)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A4)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__2 (pin bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__2/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A2*A5)+(A2*(~A5)*A4)+((~A2)*A3*A4)+((~A2)*(~A3)*A5)+((~A2)*(~A3)*(~A5)*A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I0) is not included in the LUT equation: 'O5=(A4*A5)+((~A4)*A2)+((~A4)*(~A2)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0 (pin bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A3*A4)+(A3*(~A4)*A5)+((~A3)*A2*A5)+((~A3)*(~A2)*A4)+((~A3)*(~A2)*(~A4)*A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__1 (pin bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__1/I0) is not included in the LUT equation: 'O6=(A6*A3*A5*A2)+(A6*A3*A5*(~A2)*A4)+(A6*A3*(~A5)*A4)+(A6*(~A3)*A2)+(A6*(~A3)*(~A2)*A4)+((~A6)*A2)+((~A6)*(~A2)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I0) is not included in the LUT equation: 'O5=(A5*A3)+((~A5)*A4)+((~A5)*(~A4)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0 (pin bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A3*A2)+(A3*(~A2)*A4)+((~A3)*A5*A4)+((~A3)*(~A5)*A2)+((~A3)*(~A5)*(~A2)*A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell bdw/design_1_i/cpu/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin bdw/design_1_i/cpu/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A1)+((~A1)*A3*A5*A4)+((~A1)*(~A3)*A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A5)+((~A5)*(~A4)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A5)+((~A5)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__1 (pin bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__1/I0) is not included in the LUT equation: 'O6=(A5*A6*A3*A4)+(A5*A6*A3*(~A4)*A1)+(A5*A6*(~A3)*A1)+(A5*(~A6)*A4)+(A5*(~A6)*(~A4)*A1)+((~A5)*A4)+((~A5)*(~A4)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0 (pin bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A1)+((~A1)*A2*A4*A5)+((~A1)*(~A2)*A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A1)+((~A1)*A4*A5*A2)+((~A1)*(~A4)*A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A5)+((~A5)*(~A2)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A2)+((~A2)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A5)+((~A5)*(~A2)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell bdw/design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin bdw/design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A2*A5)+(A2*(~A5)*(~A1))+((~A2)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__2 (pin bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__2/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A5*A3)+(A5*(~A3)*A1)+((~A5)*A2*A1)+((~A5)*(~A2)*A3)+((~A5)*(~A2)*(~A3)*A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell bdw/design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin bdw/design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A2*A5)+(A2*(~A5)*(~A1))+((~A2)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.id_state[0]_i_1 (pin bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC REQP-1774] RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32: The RAMB36E2 cell bdw/design_1_i/cpu/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1774] RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32: The RAMB36E2 cell bdw/design_1_i/cpu/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_MM2S_FTCH_Q_IF.FTCH_QUEUE_I/I_FTCH_BRAM/USE_XPM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/I_FTCH_BRAM/USE_XPM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.INCLUDE_STS_FIFO.I_BUF_STS_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC RTSTAT-10] No routable loads: 603 net(s) have no routable loads. The problem bus(es) and/or net(s) are bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.reset_i, bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.runtest_i, bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.tck_i, bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.tms_i, bdw/design_1_i/IPMC/i2cSlave_0/inst/u_registerInterface/addr_cnt_w[6], bdw/design_1_i/IPMC/i2cSlave_1/inst/u_registerInterface/addr_cnt_w[6], bdw/design_1_i/IPMC/i2cSlave_0/inst/u_registerInterface/addr_cnt_w[7], bdw/design_1_i/IPMC/i2cSlave_1/inst/u_registerInterface/addr_cnt_w[7], bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i... and (the first 15 of 329 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 40 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Overwriting "TIMESTAMP" with "BD3016A4" for option USR_ACCESS
TIMESTAMP = Wed Oct 23 01:26:36 2024

Creating bitmap...
Creating bitstream...
Bitstream compression saved 9279552 bits.
Writing bitstream ./apex_control_mgt_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 40 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:06 ; elapsed = 00:00:35 . Memory (MB): peak = 7283.191 ; gain = 0.000 ; free physical = 1455 ; free virtual = 14100
INFO: [Common 17-206] Exiting Vivado at Wed Oct 23 01:26:59 2024...
