// Seed: 861841554
module module_0 (
    input supply1 id_0,
    input wire id_1,
    output tri id_2,
    input tri id_3
);
  assign id_2 = 1 - id_0#(.id_0(id_3 * 1));
  wire id_5;
  wire id_6, id_7;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input  wire  id_0,
    input  wire  id_1,
    output logic id_2,
    output wire  id_3,
    input  wire  id_4,
    output tri0  id_5,
    input  wor   id_6
);
  wire id_8;
  always @(*) id_2 <= 1;
  wire id_9;
  assign id_3 = id_6;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_5,
      id_0
  );
endmodule : SymbolIdentifier
