<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="882pt" height="592pt"
 viewBox="0.00 0.00 882.00 592.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 588)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-588 878,-588 878,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 854,-8 854,-8 860,-8 866,-14 866,-20 866,-20 866,-564 866,-564 866,-570 860,-576 854,-576 854,-576 20,-576 20,-576 14,-576 8,-570 8,-564 8,-564 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="437" y="-560.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="437" y="-545.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;init_param=0&#10;kvm_vm=Null&#10;m5ops_base=4294901760&#10;mem_mode=timing&#10;mem_ranges=0:1073741824&#10;memories=system.mem_ctrl.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=system.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 846,-16 846,-16 852,-16 858,-22 858,-28 858,-28 858,-518 858,-518 858,-524 852,-530 846,-530 846,-530 28,-530 28,-530 22,-530 16,-524 16,-518 16,-518 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="437" y="-514.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="437" y="-499.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_system_cpu</title>
<g id="a_clust6"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=&#45;1&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu.interrupts&#10;isa=system.cpu.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu.workload">
<path fill="#bbc6d9" stroke="#000000" d="M121,-24C121,-24 814,-24 814,-24 820,-24 826,-30 826,-36 826,-36 826,-288 826,-288 826,-294 820,-300 814,-300 814,-300 121,-300 121,-300 115,-300 109,-294 109,-288 109,-288 109,-36 109,-36 109,-30 115,-24 121,-24"/>
<text text-anchor="middle" x="467.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">cpu </text>
<text text-anchor="middle" x="467.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: O3CPU</text>
</a>
</g>
</g>
<g id="clust76" class="cluster">
<title>cluster_system_cpu_icache</title>
<g id="a_clust76"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=system.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M289,-32C289,-32 451,-32 451,-32 457,-32 463,-38 463,-44 463,-44 463,-111 463,-111 463,-117 457,-123 451,-123 451,-123 289,-123 289,-123 283,-123 277,-117 277,-111 277,-111 277,-44 277,-44 277,-38 283,-32 289,-32"/>
<text text-anchor="middle" x="370" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="370" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust82" class="cluster">
<title>cluster_system_cpu_dcache</title>
<g id="a_clust82"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=system.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M563,-32C563,-32 725,-32 725,-32 731,-32 737,-38 737,-44 737,-44 737,-111 737,-111 737,-117 731,-123 725,-123 725,-123 563,-123 563,-123 557,-123 551,-117 551,-111 551,-111 551,-44 551,-44 551,-38 557,-32 563,-32"/>
<text text-anchor="middle" x="644" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="644" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1DCache</text>
</a>
</g>
</g>
<g id="clust88" class="cluster">
<title>cluster_system_cpu_l2cache</title>
<g id="a_clust88"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=system.cpu.l2cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.l2cache.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=131072&#10;system=system&#10;tag_latency=20&#10;tags=system.cpu.l2cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M644,-163C644,-163 806,-163 806,-163 812,-163 818,-169 818,-175 818,-175 818,-242 818,-242 818,-248 812,-254 806,-254 806,-254 644,-254 644,-254 638,-254 632,-248 632,-242 632,-242 632,-175 632,-175 632,-169 638,-163 644,-163"/>
<text text-anchor="middle" x="725" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">l2cache </text>
<text text-anchor="middle" x="725" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust94" class="cluster">
<title>cluster_system_cpu_interrupts</title>
<g id="a_clust94"><a xlink:title="clk_domain=system.cpu.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M335,-163C335,-163 612,-163 612,-163 618,-163 624,-169 624,-175 624,-175 624,-242 624,-242 624,-248 618,-254 612,-254 612,-254 335,-254 335,-254 329,-254 323,-248 323,-242 323,-242 323,-175 323,-175 323,-169 329,-163 335,-163"/>
<text text-anchor="middle" x="473.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="473.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust99" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust99"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M334,-308C334,-308 570,-308 570,-308 576,-308 582,-314 582,-320 582,-320 582,-387 582,-387 582,-393 576,-399 570,-399 570,-399 334,-399 334,-399 328,-399 322,-393 322,-387 322,-387 322,-320 322,-320 322,-314 328,-308 334,-308"/>
<text text-anchor="middle" x="452" y="-383.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="452" y="-368.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust102" class="cluster">
<title>cluster_system_l2bus</title>
<g id="a_clust102"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.l2bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.l2bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M602,-308C602,-308 838,-308 838,-308 844,-308 850,-314 850,-320 850,-320 850,-387 850,-387 850,-393 844,-399 838,-399 838,-399 602,-399 602,-399 596,-399 590,-393 590,-387 590,-387 590,-320 590,-320 590,-314 596,-308 602,-308"/>
<text text-anchor="middle" x="720" y="-383.8" font-family="Arial" font-size="14.00" fill="#000000">l2bus </text>
<text text-anchor="middle" x="720" y="-368.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust105" class="cluster">
<title>cluster_system_mem_ctrl</title>
<g id="a_clust105"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrl.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_writes_per_switch=16&#10;&#10;vm=Null&#10;power_model=&#10;power_state=system.mem_ctrl.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M36,-163C36,-163 89,-163 89,-163 95,-163 101,-169 101,-175 101,-175 101,-242 101,-242 101,-248 95,-254 89,-254 89,-254 36,-254 36,-254 30,-254 24,-248 24,-242 24,-242 24,-175 24,-175 24,-169 30,-163 36,-163"/>
<text text-anchor="middle" x="62.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrl </text>
<text text-anchor="middle" x="62.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M486.5,-447.5C486.5,-447.5 553.5,-447.5 553.5,-447.5 559.5,-447.5 565.5,-453.5 565.5,-459.5 565.5,-459.5 565.5,-471.5 565.5,-471.5 565.5,-477.5 559.5,-483.5 553.5,-483.5 553.5,-483.5 486.5,-483.5 486.5,-483.5 480.5,-483.5 474.5,-477.5 474.5,-471.5 474.5,-471.5 474.5,-459.5 474.5,-459.5 474.5,-453.5 480.5,-447.5 486.5,-447.5"/>
<text text-anchor="middle" x="520" y="-461.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node13" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M478,-316.5C478,-316.5 562,-316.5 562,-316.5 568,-316.5 574,-322.5 574,-328.5 574,-328.5 574,-340.5 574,-340.5 574,-346.5 568,-352.5 562,-352.5 562,-352.5 478,-352.5 478,-352.5 472,-352.5 466,-346.5 466,-340.5 466,-340.5 466,-328.5 466,-328.5 466,-322.5 472,-316.5 478,-316.5"/>
<text text-anchor="middle" x="520" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M520,-447.37C520,-425.78 520,-388.41 520,-362.85"/>
<polygon fill="black" stroke="black" points="523.5,-362.7 520,-352.7 516.5,-362.7 523.5,-362.7"/>
</g>
<!-- system_cpu_icache_port -->
<g id="node2" class="node">
<title>system_cpu_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M129,-171.5C129,-171.5 191,-171.5 191,-171.5 197,-171.5 203,-177.5 203,-183.5 203,-183.5 203,-195.5 203,-195.5 203,-201.5 197,-207.5 191,-207.5 191,-207.5 129,-207.5 129,-207.5 123,-207.5 117,-201.5 117,-195.5 117,-195.5 117,-183.5 117,-183.5 117,-177.5 123,-171.5 129,-171.5"/>
<text text-anchor="middle" x="160" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu_icache_cpu_side -->
<g id="node4" class="node">
<title>system_cpu_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M297.5,-40.5C297.5,-40.5 344.5,-40.5 344.5,-40.5 350.5,-40.5 356.5,-46.5 356.5,-52.5 356.5,-52.5 356.5,-64.5 356.5,-64.5 356.5,-70.5 350.5,-76.5 344.5,-76.5 344.5,-76.5 297.5,-76.5 297.5,-76.5 291.5,-76.5 285.5,-70.5 285.5,-64.5 285.5,-64.5 285.5,-52.5 285.5,-52.5 285.5,-46.5 291.5,-40.5 297.5,-40.5"/>
<text text-anchor="middle" x="321" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side -->
<g id="edge2" class="edge">
<title>system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side</title>
<path fill="none" stroke="black" d="M181.38,-171.37C209.65,-148.72 259.59,-108.7 291.45,-83.18"/>
<polygon fill="black" stroke="black" points="293.92,-85.69 299.53,-76.7 289.54,-80.22 293.92,-85.69"/>
</g>
<!-- system_cpu_dcache_port -->
<g id="node3" class="node">
<title>system_cpu_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M233.5,-171.5C233.5,-171.5 300.5,-171.5 300.5,-171.5 306.5,-171.5 312.5,-177.5 312.5,-183.5 312.5,-183.5 312.5,-195.5 312.5,-195.5 312.5,-201.5 306.5,-207.5 300.5,-207.5 300.5,-207.5 233.5,-207.5 233.5,-207.5 227.5,-207.5 221.5,-201.5 221.5,-195.5 221.5,-195.5 221.5,-183.5 221.5,-183.5 221.5,-177.5 227.5,-171.5 233.5,-171.5"/>
<text text-anchor="middle" x="267" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu_dcache_cpu_side -->
<g id="node6" class="node">
<title>system_cpu_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M571.5,-40.5C571.5,-40.5 618.5,-40.5 618.5,-40.5 624.5,-40.5 630.5,-46.5 630.5,-52.5 630.5,-52.5 630.5,-64.5 630.5,-64.5 630.5,-70.5 624.5,-76.5 618.5,-76.5 618.5,-76.5 571.5,-76.5 571.5,-76.5 565.5,-76.5 559.5,-70.5 559.5,-64.5 559.5,-64.5 559.5,-52.5 559.5,-52.5 559.5,-46.5 565.5,-40.5 571.5,-40.5"/>
<text text-anchor="middle" x="595" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side -->
<g id="edge3" class="edge">
<title>system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M299.31,-171.47C305.74,-168.42 312.51,-165.44 319,-163 382.77,-139 403.28,-147.15 467,-123 497.75,-111.35 530.98,-94.73 555.87,-81.42"/>
<polygon fill="black" stroke="black" points="557.85,-84.34 564.98,-76.5 554.52,-78.18 557.85,-84.34"/>
</g>
<!-- system_cpu_icache_mem_side -->
<g id="node5" class="node">
<title>system_cpu_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M387,-40.5C387,-40.5 443,-40.5 443,-40.5 449,-40.5 455,-46.5 455,-52.5 455,-52.5 455,-64.5 455,-64.5 455,-70.5 449,-76.5 443,-76.5 443,-76.5 387,-76.5 387,-76.5 381,-76.5 375,-70.5 375,-64.5 375,-64.5 375,-52.5 375,-52.5 375,-46.5 381,-40.5 387,-40.5"/>
<text text-anchor="middle" x="415" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_dcache_mem_side -->
<g id="node7" class="node">
<title>system_cpu_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M661,-40.5C661,-40.5 717,-40.5 717,-40.5 723,-40.5 729,-46.5 729,-52.5 729,-52.5 729,-64.5 729,-64.5 729,-70.5 723,-76.5 717,-76.5 717,-76.5 661,-76.5 661,-76.5 655,-76.5 649,-70.5 649,-64.5 649,-64.5 649,-52.5 649,-52.5 649,-46.5 655,-40.5 661,-40.5"/>
<text text-anchor="middle" x="689" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_l2cache_cpu_side -->
<g id="node8" class="node">
<title>system_cpu_l2cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M750.5,-171.5C750.5,-171.5 797.5,-171.5 797.5,-171.5 803.5,-171.5 809.5,-177.5 809.5,-183.5 809.5,-183.5 809.5,-195.5 809.5,-195.5 809.5,-201.5 803.5,-207.5 797.5,-207.5 797.5,-207.5 750.5,-207.5 750.5,-207.5 744.5,-207.5 738.5,-201.5 738.5,-195.5 738.5,-195.5 738.5,-183.5 738.5,-183.5 738.5,-177.5 744.5,-171.5 750.5,-171.5"/>
<text text-anchor="middle" x="774" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_l2cache_mem_side -->
<g id="node9" class="node">
<title>system_cpu_l2cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M652,-171.5C652,-171.5 708,-171.5 708,-171.5 714,-171.5 720,-177.5 720,-183.5 720,-183.5 720,-195.5 720,-195.5 720,-201.5 714,-207.5 708,-207.5 708,-207.5 652,-207.5 652,-207.5 646,-207.5 640,-201.5 640,-195.5 640,-195.5 640,-183.5 640,-183.5 640,-177.5 646,-171.5 652,-171.5"/>
<text text-anchor="middle" x="680" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_interrupts_int_requestor -->
<g id="node10" class="node">
<title>system_cpu_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M532.5,-171.5C532.5,-171.5 603.5,-171.5 603.5,-171.5 609.5,-171.5 615.5,-177.5 615.5,-183.5 615.5,-183.5 615.5,-195.5 615.5,-195.5 615.5,-201.5 609.5,-207.5 603.5,-207.5 603.5,-207.5 532.5,-207.5 532.5,-207.5 526.5,-207.5 520.5,-201.5 520.5,-195.5 520.5,-195.5 520.5,-183.5 520.5,-183.5 520.5,-177.5 526.5,-171.5 532.5,-171.5"/>
<text text-anchor="middle" x="568" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu_interrupts_int_responder -->
<g id="node11" class="node">
<title>system_cpu_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M415.5,-171.5C415.5,-171.5 490.5,-171.5 490.5,-171.5 496.5,-171.5 502.5,-177.5 502.5,-183.5 502.5,-183.5 502.5,-195.5 502.5,-195.5 502.5,-201.5 496.5,-207.5 490.5,-207.5 490.5,-207.5 415.5,-207.5 415.5,-207.5 409.5,-207.5 403.5,-201.5 403.5,-195.5 403.5,-195.5 403.5,-183.5 403.5,-183.5 403.5,-177.5 409.5,-171.5 415.5,-171.5"/>
<text text-anchor="middle" x="453" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu_interrupts_pio -->
<g id="node12" class="node">
<title>system_cpu_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M343,-171.5C343,-171.5 373,-171.5 373,-171.5 379,-171.5 385,-177.5 385,-183.5 385,-183.5 385,-195.5 385,-195.5 385,-201.5 379,-207.5 373,-207.5 373,-207.5 343,-207.5 343,-207.5 337,-207.5 331,-201.5 331,-195.5 331,-195.5 331,-183.5 331,-183.5 331,-177.5 337,-171.5 343,-171.5"/>
<text text-anchor="middle" x="358" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu_l2cache_mem_side -->
<g id="edge4" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu_l2cache_mem_side</title>
<path fill="none" stroke="black" d="M570.22,-313.03C575.5,-311.19 580.83,-309.48 586,-308 604.27,-302.78 612.96,-311.62 628,-300 657.98,-276.84 671.51,-232.11 676.9,-207.6"/>
<polygon fill="black" stroke="black" points="569.02,-309.74 560.8,-316.42 571.4,-316.32 569.02,-309.74"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu_interrupts_int_requestor -->
<g id="edge5" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M528.98,-306.75C538.7,-277.78 553.93,-232.43 562.19,-207.81"/>
<polygon fill="black" stroke="black" points="525.65,-305.66 525.79,-316.25 532.29,-307.88 525.65,-305.66"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node14" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M342,-316.5C342,-316.5 436,-316.5 436,-316.5 442,-316.5 448,-322.5 448,-328.5 448,-328.5 448,-340.5 448,-340.5 448,-346.5 442,-352.5 436,-352.5 436,-352.5 342,-352.5 342,-352.5 336,-352.5 330,-346.5 330,-340.5 330,-340.5 330,-328.5 330,-328.5 330,-322.5 336,-316.5 342,-316.5"/>
<text text-anchor="middle" x="389" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu_interrupts_int_responder -->
<g id="edge7" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M396.72,-316.25C407.77,-291.56 428.2,-245.92 441.16,-216.94"/>
<polygon fill="black" stroke="black" points="444.36,-218.37 445.25,-207.81 437.97,-215.51 444.36,-218.37"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu_interrupts_pio -->
<g id="edge6" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu_interrupts_pio</title>
<path fill="none" stroke="black" d="M385.26,-316.25C379.95,-291.77 370.19,-246.71 363.9,-217.7"/>
<polygon fill="black" stroke="black" points="367.29,-216.84 361.75,-207.81 360.45,-218.32 367.29,-216.84"/>
</g>
<!-- system_mem_ctrl_port -->
<g id="node17" class="node">
<title>system_mem_ctrl_port</title>
<path fill="#94918b" stroke="#000000" d="M51,-171.5C51,-171.5 81,-171.5 81,-171.5 87,-171.5 93,-177.5 93,-183.5 93,-183.5 93,-195.5 93,-195.5 93,-201.5 87,-207.5 81,-207.5 81,-207.5 51,-207.5 51,-207.5 45,-207.5 39,-201.5 39,-195.5 39,-195.5 39,-183.5 39,-183.5 39,-177.5 45,-171.5 51,-171.5"/>
<text text-anchor="middle" x="66" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrl_port -->
<g id="edge8" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrl_port</title>
<path fill="none" stroke="black" d="M329.7,-333.67C256.81,-332.67 138.63,-326.81 105,-300 80.15,-280.19 71.11,-243.31 67.84,-217.86"/>
<polygon fill="black" stroke="black" points="71.3,-217.31 66.76,-207.74 64.34,-218.05 71.3,-217.31"/>
</g>
<!-- system_l2bus_cpu_side_ports -->
<g id="node15" class="node">
<title>system_l2bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M746,-316.5C746,-316.5 830,-316.5 830,-316.5 836,-316.5 842,-322.5 842,-328.5 842,-328.5 842,-340.5 842,-340.5 842,-346.5 836,-352.5 830,-352.5 830,-352.5 746,-352.5 746,-352.5 740,-352.5 734,-346.5 734,-340.5 734,-340.5 734,-328.5 734,-328.5 734,-322.5 740,-316.5 746,-316.5"/>
<text text-anchor="middle" x="788" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_l2bus_cpu_side_ports&#45;&gt;system_cpu_icache_mem_side -->
<g id="edge9" class="edge">
<title>system_l2bus_cpu_side_ports&#45;&gt;system_cpu_icache_mem_side</title>
<path fill="none" stroke="black" d="M817.04,-308.73C819.01,-305.98 820.72,-303.06 822,-300 827.88,-285.96 831.96,-174.51 822,-163 781.6,-116.3 606.06,-141.04 547,-123 509.79,-111.64 469.91,-91.17 443.84,-76.55"/>
<polygon fill="black" stroke="black" points="814.29,-306.55 810.48,-316.44 819.63,-311.09 814.29,-306.55"/>
</g>
<!-- system_l2bus_cpu_side_ports&#45;&gt;system_cpu_dcache_mem_side -->
<g id="edge10" class="edge">
<title>system_l2bus_cpu_side_ports&#45;&gt;system_cpu_dcache_mem_side</title>
<path fill="none" stroke="black" d="M827.51,-309.33C830.06,-306.48 832.29,-303.37 834,-300 861.61,-245.73 861.87,-217.14 834,-163 812.2,-120.65 764.15,-91.8 729.33,-75.53"/>
<polygon fill="black" stroke="black" points="825.01,-306.88 820.13,-316.28 829.81,-311.97 825.01,-306.88"/>
</g>
<!-- system_l2bus_mem_side_ports -->
<g id="node16" class="node">
<title>system_l2bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M610,-316.5C610,-316.5 704,-316.5 704,-316.5 710,-316.5 716,-322.5 716,-328.5 716,-328.5 716,-340.5 716,-340.5 716,-346.5 710,-352.5 704,-352.5 704,-352.5 610,-352.5 610,-352.5 604,-352.5 598,-346.5 598,-340.5 598,-340.5 598,-328.5 598,-328.5 598,-322.5 604,-316.5 610,-316.5"/>
<text text-anchor="middle" x="657" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_l2bus_mem_side_ports&#45;&gt;system_cpu_l2cache_cpu_side -->
<g id="edge11" class="edge">
<title>system_l2bus_mem_side_ports&#45;&gt;system_cpu_l2cache_cpu_side</title>
<path fill="none" stroke="black" d="M706.72,-316.4C714.88,-311.99 722.71,-306.58 729,-300 750.89,-277.09 762.74,-242.05 768.7,-217.81"/>
<polygon fill="black" stroke="black" points="772.16,-218.36 770.97,-207.83 765.34,-216.81 772.16,-218.36"/>
</g>
</g>
</svg>
