{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668949174510 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668949174510 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 20 12:59:34 2022 " "Processing started: Sun Nov 20 12:59:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668949174510 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1668949174510 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc ReedSolution -c Hadamard " "Command: quartus_drc ReedSolution -c Hadamard" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1668949174510 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Assistant" 0 -1 1668949174640 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Hadamard.sdc " "Synopsys Design Constraints File file not found: 'Hadamard.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Assistant" 0 -1 1668949174680 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1668949174681 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Design Assistant" 0 -1 1668949174682 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Design Assistant" 0 -1 1668949174683 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Design Assistant" 0 -1 1668949174686 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Design Assistant" 0 -1 1668949174686 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 45 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 45 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " y0 " "Node  \"y0\"" {  } { { "DecoderSimp.v" "" { Text "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/DecoderSimp.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668949174693 ""} { "Info" "IDRC_NODES_INFO" " y1 " "Node  \"y1\"" {  } { { "DecoderSimp.v" "" { Text "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/DecoderSimp.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668949174693 ""} { "Info" "IDRC_NODES_INFO" " s14 " "Node  \"s14\"" {  } { { "DecoderSimp.v" "" { Text "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/DecoderSimp.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668949174693 ""} { "Info" "IDRC_NODES_INFO" " s12 " "Node  \"s12\"" {  } { { "DecoderSimp.v" "" { Text "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/DecoderSimp.v" 57 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668949174693 ""} { "Info" "IDRC_NODES_INFO" " s22 " "Node  \"s22\"" {  } { { "DecoderSimp.v" "" { Text "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/DecoderSimp.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668949174693 ""} { "Info" "IDRC_NODES_INFO" " s21 " "Node  \"s21\"" {  } { { "DecoderSimp.v" "" { Text "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/DecoderSimp.v" 66 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668949174693 ""} { "Info" "IDRC_NODES_INFO" " s23 " "Node  \"s23\"" {  } { { "DecoderSimp.v" "" { Text "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/DecoderSimp.v" 68 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668949174693 ""} { "Info" "IDRC_NODES_INFO" " s28 " "Node  \"s28\"" {  } { { "DecoderSimp.v" "" { Text "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/DecoderSimp.v" 73 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668949174693 ""} { "Info" "IDRC_NODES_INFO" " DIG_Add:DIG_Add_i10\|Add1 " "Node  \"DIG_Add:DIG_Add_i10\|Add1\"" {  } { { "DecoderSimp.v" "" { Text "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/DecoderSimp.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668949174693 ""} { "Info" "IDRC_NODES_INFO" " DIG_Add:DIG_Add_i10\|a " "Node  \"DIG_Add:DIG_Add_i10\|a\"" {  } { { "DecoderSimp.v" "" { Text "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/DecoderSimp.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668949174693 ""} { "Info" "IDRC_NODES_INFO" " m'0 " "Node  \"m'0\"" {  } { { "DecoderSimp.v" "" { Text "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/DecoderSimp.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668949174693 ""} { "Info" "IDRC_NODES_INFO" " m'1 " "Node  \"m'1\"" {  } { { "DecoderSimp.v" "" { Text "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/DecoderSimp.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668949174693 ""} { "Info" "IDRC_NODES_INFO" " m'2 " "Node  \"m'2\"" {  } { { "DecoderSimp.v" "" { Text "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/DecoderSimp.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668949174693 ""} { "Info" "IDRC_NODES_INFO" " Valid " "Node  \"Valid\"" {  } { { "DecoderSimp.v" "" { Text "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/DecoderSimp.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668949174693 ""} { "Info" "IDRC_NODES_INFO" " 1E " "Node  \"1E\"" {  } { { "DecoderSimp.v" "" { Text "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/DecoderSimp.v" 41 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668949174693 ""} { "Info" "IDRC_NODES_INFO" " s10 " "Node  \"s10\"" {  } { { "DecoderSimp.v" "" { Text "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/DecoderSimp.v" 55 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668949174693 ""} { "Info" "IDRC_NODES_INFO" " s11 " "Node  \"s11\"" {  } { { "DecoderSimp.v" "" { Text "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/DecoderSimp.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668949174693 ""} { "Info" "IDRC_NODES_INFO" " y2 " "Node  \"y2\"" {  } { { "DecoderSimp.v" "" { Text "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/DecoderSimp.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668949174693 ""} { "Info" "IDRC_NODES_INFO" " s16 " "Node  \"s16\"" {  } { { "DecoderSimp.v" "" { Text "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/DecoderSimp.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668949174693 ""} { "Info" "IDRC_NODES_INFO" " s17 " "Node  \"s17\"" {  } { { "DecoderSimp.v" "" { Text "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/DecoderSimp.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668949174693 ""} { "Info" "IDRC_NODES_INFO" " s18 " "Node  \"s18\"" {  } { { "DecoderSimp.v" "" { Text "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/DecoderSimp.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668949174693 ""} { "Info" "IDRC_NODES_INFO" " s20 " "Node  \"s20\"" {  } { { "DecoderSimp.v" "" { Text "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/DecoderSimp.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668949174693 ""} { "Info" "IDRC_NODES_INFO" " DIG_Add:DIG_Add_i0\|b\[0\] " "Node  \"DIG_Add:DIG_Add_i0\|b\[0\]\"" {  } { { "DecoderSimp.v" "" { Text "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/DecoderSimp.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668949174693 ""} { "Info" "IDRC_NODES_INFO" " DIG_Add:DIG_Add_i10\|b " "Node  \"DIG_Add:DIG_Add_i10\|b\"" {  } { { "DecoderSimp.v" "" { Text "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/DecoderSimp.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668949174693 ""} { "Info" "IDRC_NODES_INFO" " DIG_Add:DIG_Add_i0\|s\[0\] " "Node  \"DIG_Add:DIG_Add_i0\|s\[0\]\"" {  } { { "DecoderSimp.v" "" { Text "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/DecoderSimp.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668949174693 ""} { "Info" "IDRC_NODES_INFO" " DIG_Add:DIG_Add_i10\|b\[0\] " "Node  \"DIG_Add:DIG_Add_i10\|b\[0\]\"" {  } { { "DecoderSimp.v" "" { Text "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/DecoderSimp.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668949174693 ""} { "Info" "IDRC_NODES_INFO" " s24 " "Node  \"s24\"" {  } { { "DecoderSimp.v" "" { Text "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/DecoderSimp.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668949174693 ""} { "Info" "IDRC_NODES_INFO" " DIG_Add:DIG_Add_i0\|a " "Node  \"DIG_Add:DIG_Add_i0\|a\"" {  } { { "DecoderSimp.v" "" { Text "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/DecoderSimp.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668949174693 ""} { "Info" "IDRC_NODES_INFO" " DIG_Add:DIG_Add_i10\|c_i " "Node  \"DIG_Add:DIG_Add_i10\|c_i\"" {  } { { "DecoderSimp.v" "" { Text "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/DecoderSimp.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668949174693 ""} { "Info" "IDRC_NODES_INFO" " s25 " "Node  \"s25\"" {  } { { "DecoderSimp.v" "" { Text "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/DecoderSimp.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/ntfs/Users/carlo/Documents/GitHub/AAD_2022/Source/ReedSolution/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1668949174693 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1668949174693 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1668949174693 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "45 0 " "Design Assistant information: finished post-fitting analysis of current design -- generated 45 information messages and 0 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1668949174694 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 3 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "568 " "Peak virtual memory: 568 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668949174704 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 20 12:59:34 2022 " "Processing ended: Sun Nov 20 12:59:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668949174704 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668949174704 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668949174704 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1668949174704 ""}
