Simulator report for lab01
Thu Feb 22 22:32:55 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 265 nodes    ;
; Simulation Coverage         ;      16.60 % ;
; Total Number of Transitions ; 1416         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------+---------------+
; Option                                                                                     ; Setting                                                                ; Default Value ;
+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------+---------------+
; Simulation mode                                                                            ; Functional                                                             ; Timing        ;
; Start time                                                                                 ; 0 ns                                                                   ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                                                    ;               ;
; Vector input source                                                                        ; C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB01/Waveform.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                                                     ; On            ;
; Check outputs                                                                              ; Off                                                                    ; Off           ;
; Report simulation coverage                                                                 ; On                                                                     ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                                                     ; On            ;
; Display missing 1-value coverage report                                                    ; On                                                                     ; On            ;
; Display missing 0-value coverage report                                                    ; On                                                                     ; On            ;
; Detect setup and hold time violations                                                      ; Off                                                                    ; Off           ;
; Detect glitches                                                                            ; Off                                                                    ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                                                    ; Off           ;
; Generate Signal Activity File                                                              ; Off                                                                    ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                                                    ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                                                    ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                                                     ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                                             ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                                                    ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                                                    ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                                                   ; Auto          ;
+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      16.60 % ;
; Total nodes checked                                 ; 265          ;
; Total output ports checked                          ; 265          ;
; Total output ports with complete 1/0-value coverage ; 44           ;
; Total output ports with no 1/0-value coverage       ; 220          ;
; Total output ports with no 1-value coverage         ; 220          ;
; Total output ports with no 0-value coverage         ; 221          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                  ;
+-------------------------------------+-------------------------------------+------------------+
; Node Name                           ; Output Port Name                    ; Output Port Type ;
+-------------------------------------+-------------------------------------+------------------+
; |lab01|clk_27                       ; |lab01|clk_27                       ; out              ;
; |lab01|buttons[0]                   ; |lab01|buttons[0]                   ; out              ;
; |lab01|buttons[1]                   ; |lab01|buttons[1]                   ; out              ;
; |lab01|buttons[2]                   ; |lab01|buttons[2]                   ; out              ;
; |lab01|buttons[3]                   ; |lab01|buttons[3]                   ; out              ;
; |lab01|sym_button:SB3|y_next.b      ; |lab01|sym_button:SB3|y_next.b      ; out              ;
; |lab01|sym_button:SB3|y_present.a~0 ; |lab01|sym_button:SB3|y_present.a~0 ; out0             ;
; |lab01|sym_button:SB3|y_present.b~0 ; |lab01|sym_button:SB3|y_present.b~0 ; out0             ;
; |lab01|sym_button:SB2|y_next.b      ; |lab01|sym_button:SB2|y_next.b      ; out              ;
; |lab01|sym_button:SB2|y_present.a~0 ; |lab01|sym_button:SB2|y_present.a~0 ; out0             ;
; |lab01|sym_button:SB2|y_present.b~0 ; |lab01|sym_button:SB2|y_present.b~0 ; out0             ;
; |lab01|sym_button:SB1|y_next.b      ; |lab01|sym_button:SB1|y_next.b      ; out              ;
; |lab01|sym_button:SB1|y_present.a~0 ; |lab01|sym_button:SB1|y_present.a~0 ; out0             ;
; |lab01|sym_button:SB1|y_present.b~0 ; |lab01|sym_button:SB1|y_present.b~0 ; out0             ;
; |lab01|sym_button:SB0|y_next.b      ; |lab01|sym_button:SB0|y_next.b      ; out              ;
; |lab01|sym_button:SB0|y_present.a~0 ; |lab01|sym_button:SB0|y_present.a~0 ; out0             ;
; |lab01|sym_button:SB0|y_present.b~0 ; |lab01|sym_button:SB0|y_present.b~0 ; out0             ;
; |lab01|clkDiv:CLK|cnt[5]            ; |lab01|clkDiv:CLK|cnt[5]            ; regout           ;
; |lab01|clkDiv:CLK|cnt[4]            ; |lab01|clkDiv:CLK|cnt[4]            ; regout           ;
; |lab01|clkDiv:CLK|cnt[3]            ; |lab01|clkDiv:CLK|cnt[3]            ; regout           ;
; |lab01|clkDiv:CLK|cnt[2]            ; |lab01|clkDiv:CLK|cnt[2]            ; regout           ;
; |lab01|clkDiv:CLK|cnt[1]            ; |lab01|clkDiv:CLK|cnt[1]            ; regout           ;
; |lab01|clkDiv:CLK|cnt[0]            ; |lab01|clkDiv:CLK|cnt[0]            ; regout           ;
; |lab01|clkDiv:CLK|cnt~16            ; |lab01|clkDiv:CLK|cnt~16            ; out              ;
; |lab01|clkDiv:CLK|cnt~17            ; |lab01|clkDiv:CLK|cnt~17            ; out              ;
; |lab01|clkDiv:CLK|cnt~18            ; |lab01|clkDiv:CLK|cnt~18            ; out              ;
; |lab01|clkDiv:CLK|cnt~19            ; |lab01|clkDiv:CLK|cnt~19            ; out              ;
; |lab01|clkDiv:CLK|cnt~20            ; |lab01|clkDiv:CLK|cnt~20            ; out              ;
; |lab01|clkDiv:CLK|cnt~21            ; |lab01|clkDiv:CLK|cnt~21            ; out              ;
; |lab01|clkDiv:CLK|cnt~22            ; |lab01|clkDiv:CLK|cnt~22            ; out              ;
; |lab01|clkDiv:CLK|cnt~23            ; |lab01|clkDiv:CLK|cnt~23            ; out              ;
; |lab01|clkDiv:CLK|Add0~0            ; |lab01|clkDiv:CLK|Add0~0            ; out0             ;
; |lab01|clkDiv:CLK|Add0~1            ; |lab01|clkDiv:CLK|Add0~1            ; out0             ;
; |lab01|clkDiv:CLK|Add0~2            ; |lab01|clkDiv:CLK|Add0~2            ; out0             ;
; |lab01|clkDiv:CLK|Add0~3            ; |lab01|clkDiv:CLK|Add0~3            ; out0             ;
; |lab01|clkDiv:CLK|Add0~4            ; |lab01|clkDiv:CLK|Add0~4            ; out0             ;
; |lab01|clkDiv:CLK|Add0~5            ; |lab01|clkDiv:CLK|Add0~5            ; out0             ;
; |lab01|clkDiv:CLK|Add0~6            ; |lab01|clkDiv:CLK|Add0~6            ; out0             ;
; |lab01|clkDiv:CLK|Add0~7            ; |lab01|clkDiv:CLK|Add0~7            ; out0             ;
; |lab01|clkDiv:CLK|Add0~8            ; |lab01|clkDiv:CLK|Add0~8            ; out0             ;
; |lab01|clkDiv:CLK|Add0~9            ; |lab01|clkDiv:CLK|Add0~9            ; out0             ;
; |lab01|clkDiv:CLK|Add0~10           ; |lab01|clkDiv:CLK|Add0~10           ; out0             ;
; |lab01|clkDiv:CLK|Add0~11           ; |lab01|clkDiv:CLK|Add0~11           ; out0             ;
; |lab01|clkDiv:CLK|Add0~12           ; |lab01|clkDiv:CLK|Add0~12           ; out0             ;
+-------------------------------------+-------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                 ;
+-----------------------------------+-----------------------------------+------------------+
; Node Name                         ; Output Port Name                  ; Output Port Type ;
+-----------------------------------+-----------------------------------+------------------+
; |lab01|sw                         ; |lab01|sw                         ; out              ;
; |lab01|r0                         ; |lab01|r0                         ; out              ;
; |lab01|ledr                       ; |lab01|ledr                       ; pin_out          ;
; |lab01|display7[0]                ; |lab01|display7[0]                ; pin_out          ;
; |lab01|display7[1]                ; |lab01|display7[1]                ; pin_out          ;
; |lab01|display7[2]                ; |lab01|display7[2]                ; pin_out          ;
; |lab01|display7[3]                ; |lab01|display7[3]                ; pin_out          ;
; |lab01|display7[4]                ; |lab01|display7[4]                ; pin_out          ;
; |lab01|display7[5]                ; |lab01|display7[5]                ; pin_out          ;
; |lab01|display7[6]                ; |lab01|display7[6]                ; pin_out          ;
; |lab01|sym_button:SB3|y_present.c ; |lab01|sym_button:SB3|y_present.c ; regout           ;
; |lab01|sym_button:SB3|y_present.a ; |lab01|sym_button:SB3|y_present.a ; regout           ;
; |lab01|sym_button:SB3|y_present.b ; |lab01|sym_button:SB3|y_present.b ; regout           ;
; |lab01|sym_button:SB3|y_present~0 ; |lab01|sym_button:SB3|y_present~0 ; out0             ;
; |lab01|sym_button:SB3|y_present~1 ; |lab01|sym_button:SB3|y_present~1 ; out0             ;
; |lab01|sym_button:SB3|y_next.b~0  ; |lab01|sym_button:SB3|y_next.b~0  ; out0             ;
; |lab01|sym_button:SB3|bo~0        ; |lab01|sym_button:SB3|bo~0        ; out0             ;
; |lab01|sym_button:SB3|y_present~5 ; |lab01|sym_button:SB3|y_present~5 ; out0             ;
; |lab01|sym_button:SB3|y_present~9 ; |lab01|sym_button:SB3|y_present~9 ; out0             ;
; |lab01|sym_button:SB2|y_present.c ; |lab01|sym_button:SB2|y_present.c ; regout           ;
; |lab01|sym_button:SB2|y_present.a ; |lab01|sym_button:SB2|y_present.a ; regout           ;
; |lab01|sym_button:SB2|y_present.b ; |lab01|sym_button:SB2|y_present.b ; regout           ;
; |lab01|sym_button:SB2|y_present~0 ; |lab01|sym_button:SB2|y_present~0 ; out0             ;
; |lab01|sym_button:SB2|y_present~1 ; |lab01|sym_button:SB2|y_present~1 ; out0             ;
; |lab01|sym_button:SB2|y_next.b~0  ; |lab01|sym_button:SB2|y_next.b~0  ; out0             ;
; |lab01|sym_button:SB2|bo~0        ; |lab01|sym_button:SB2|bo~0        ; out0             ;
; |lab01|sym_button:SB2|y_present~5 ; |lab01|sym_button:SB2|y_present~5 ; out0             ;
; |lab01|sym_button:SB2|y_present~9 ; |lab01|sym_button:SB2|y_present~9 ; out0             ;
; |lab01|sym_button:SB1|y_present.c ; |lab01|sym_button:SB1|y_present.c ; regout           ;
; |lab01|sym_button:SB1|y_present.a ; |lab01|sym_button:SB1|y_present.a ; regout           ;
; |lab01|sym_button:SB1|y_present.b ; |lab01|sym_button:SB1|y_present.b ; regout           ;
; |lab01|sym_button:SB1|y_present~0 ; |lab01|sym_button:SB1|y_present~0 ; out0             ;
; |lab01|sym_button:SB1|y_present~1 ; |lab01|sym_button:SB1|y_present~1 ; out0             ;
; |lab01|sym_button:SB1|y_next.b~0  ; |lab01|sym_button:SB1|y_next.b~0  ; out0             ;
; |lab01|sym_button:SB1|bo~0        ; |lab01|sym_button:SB1|bo~0        ; out0             ;
; |lab01|sym_button:SB1|y_present~5 ; |lab01|sym_button:SB1|y_present~5 ; out0             ;
; |lab01|sym_button:SB1|y_present~9 ; |lab01|sym_button:SB1|y_present~9 ; out0             ;
; |lab01|sym_button:SB0|y_present.c ; |lab01|sym_button:SB0|y_present.c ; regout           ;
; |lab01|sym_button:SB0|y_present.a ; |lab01|sym_button:SB0|y_present.a ; regout           ;
; |lab01|sym_button:SB0|y_present.b ; |lab01|sym_button:SB0|y_present.b ; regout           ;
; |lab01|sym_button:SB0|y_present~0 ; |lab01|sym_button:SB0|y_present~0 ; out0             ;
; |lab01|sym_button:SB0|y_present~1 ; |lab01|sym_button:SB0|y_present~1 ; out0             ;
; |lab01|sym_button:SB0|y_next.b~0  ; |lab01|sym_button:SB0|y_next.b~0  ; out0             ;
; |lab01|sym_button:SB0|bo~0        ; |lab01|sym_button:SB0|bo~0        ; out0             ;
; |lab01|sym_button:SB0|y_present~5 ; |lab01|sym_button:SB0|y_present~5 ; out0             ;
; |lab01|sym_button:SB0|y_present~9 ; |lab01|sym_button:SB0|y_present~9 ; out0             ;
; |lab01|display:DISP|outt~5        ; |lab01|display:DISP|outt~5        ; out              ;
; |lab01|display:DISP|outt~6        ; |lab01|display:DISP|outt~6        ; out              ;
; |lab01|display:DISP|outt~7        ; |lab01|display:DISP|outt~7        ; out              ;
; |lab01|display:DISP|outt~8        ; |lab01|display:DISP|outt~8        ; out              ;
; |lab01|display:DISP|outt~9        ; |lab01|display:DISP|outt~9        ; out              ;
; |lab01|display:DISP|outt~10       ; |lab01|display:DISP|outt~10       ; out              ;
; |lab01|display:DISP|outt~11       ; |lab01|display:DISP|outt~11       ; out              ;
; |lab01|display:DISP|outt~12       ; |lab01|display:DISP|outt~12       ; out              ;
; |lab01|display:DISP|outt~13       ; |lab01|display:DISP|outt~13       ; out              ;
; |lab01|display:DISP|outt~14       ; |lab01|display:DISP|outt~14       ; out              ;
; |lab01|display:DISP|outt~15       ; |lab01|display:DISP|outt~15       ; out              ;
; |lab01|display:DISP|outt~16       ; |lab01|display:DISP|outt~16       ; out              ;
; |lab01|display:DISP|outt~17       ; |lab01|display:DISP|outt~17       ; out              ;
; |lab01|display:DISP|outt~18       ; |lab01|display:DISP|outt~18       ; out              ;
; |lab01|display:DISP|outt~19       ; |lab01|display:DISP|outt~19       ; out              ;
; |lab01|display:DISP|outt~20       ; |lab01|display:DISP|outt~20       ; out              ;
; |lab01|display:DISP|outt~21       ; |lab01|display:DISP|outt~21       ; out              ;
; |lab01|display:DISP|outt~22       ; |lab01|display:DISP|outt~22       ; out              ;
; |lab01|display:DISP|outt~23       ; |lab01|display:DISP|outt~23       ; out              ;
; |lab01|display:DISP|outt~24       ; |lab01|display:DISP|outt~24       ; out              ;
; |lab01|display:DISP|outt~25       ; |lab01|display:DISP|outt~25       ; out              ;
; |lab01|display:DISP|outt~26       ; |lab01|display:DISP|outt~26       ; out              ;
; |lab01|display:DISP|outt~27       ; |lab01|display:DISP|outt~27       ; out              ;
; |lab01|display:DISP|outt~28       ; |lab01|display:DISP|outt~28       ; out              ;
; |lab01|display:DISP|outt~29       ; |lab01|display:DISP|outt~29       ; out              ;
; |lab01|display:DISP|outt~30       ; |lab01|display:DISP|outt~30       ; out              ;
; |lab01|display:DISP|outt~31       ; |lab01|display:DISP|outt~31       ; out              ;
; |lab01|display:DISP|outt~32       ; |lab01|display:DISP|outt~32       ; out              ;
; |lab01|display:DISP|outt~33       ; |lab01|display:DISP|outt~33       ; out              ;
; |lab01|display:DISP|outt~34       ; |lab01|display:DISP|outt~34       ; out              ;
; |lab01|display:DISP|outt[6]       ; |lab01|display:DISP|outt[6]       ; out              ;
; |lab01|display:DISP|outt[5]       ; |lab01|display:DISP|outt[5]       ; out              ;
; |lab01|display:DISP|outt[4]       ; |lab01|display:DISP|outt[4]       ; out              ;
; |lab01|display:DISP|outt[3]       ; |lab01|display:DISP|outt[3]       ; out              ;
; |lab01|display:DISP|outt[2]       ; |lab01|display:DISP|outt[2]       ; out              ;
; |lab01|display:DISP|outt[1]       ; |lab01|display:DISP|outt[1]       ; out              ;
; |lab01|display:DISP|outt[0]       ; |lab01|display:DISP|outt[0]       ; out              ;
; |lab01|mde:MDE0|y_next~0          ; |lab01|mde:MDE0|y_next~0          ; out              ;
; |lab01|mde:MDE0|y_next~1          ; |lab01|mde:MDE0|y_next~1          ; out              ;
; |lab01|mde:MDE0|y_next~2          ; |lab01|mde:MDE0|y_next~2          ; out              ;
; |lab01|mde:MDE0|y_next~3          ; |lab01|mde:MDE0|y_next~3          ; out              ;
; |lab01|mde:MDE0|y_next~4          ; |lab01|mde:MDE0|y_next~4          ; out              ;
; |lab01|mde:MDE0|y_next~5          ; |lab01|mde:MDE0|y_next~5          ; out              ;
; |lab01|mde:MDE0|WideOr6           ; |lab01|mde:MDE0|WideOr6           ; out0             ;
; |lab01|mde:MDE0|y_present.acertou ; |lab01|mde:MDE0|y_present.acertou ; regout           ;
; |lab01|mde:MDE0|WideOr7           ; |lab01|mde:MDE0|WideOr7           ; out0             ;
; |lab01|mde:MDE0|WideOr8           ; |lab01|mde:MDE0|WideOr8           ; out0             ;
; |lab01|mde:MDE0|y_present.espera  ; |lab01|mde:MDE0|y_present.espera  ; regout           ;
; |lab01|mde:MDE0|y_present.b1      ; |lab01|mde:MDE0|y_present.b1      ; regout           ;
; |lab01|mde:MDE0|y_present.b2      ; |lab01|mde:MDE0|y_present.b2      ; regout           ;
; |lab01|mde:MDE0|y_present.b3      ; |lab01|mde:MDE0|y_present.b3      ; regout           ;
; |lab01|mde:MDE0|y_present.b4      ; |lab01|mde:MDE0|y_present.b4      ; regout           ;
; |lab01|mde:MDE0|y_present.b5      ; |lab01|mde:MDE0|y_present.b5      ; regout           ;
; |lab01|mde:MDE0|y_present~0       ; |lab01|mde:MDE0|y_present~0       ; out0             ;
; |lab01|mde:MDE0|y_present~1       ; |lab01|mde:MDE0|y_present~1       ; out0             ;
; |lab01|mde:MDE0|Selector0~0       ; |lab01|mde:MDE0|Selector0~0       ; out0             ;
; |lab01|mde:MDE0|Selector0~1       ; |lab01|mde:MDE0|Selector0~1       ; out0             ;
; |lab01|mde:MDE0|Selector0~2       ; |lab01|mde:MDE0|Selector0~2       ; out0             ;
; |lab01|mde:MDE0|Selector0~3       ; |lab01|mde:MDE0|Selector0~3       ; out0             ;
; |lab01|mde:MDE0|Selector0~4       ; |lab01|mde:MDE0|Selector0~4       ; out0             ;
; |lab01|mde:MDE0|Selector0~5       ; |lab01|mde:MDE0|Selector0~5       ; out0             ;
; |lab01|mde:MDE0|ledr0             ; |lab01|mde:MDE0|ledr0             ; out0             ;
; |lab01|mde:MDE0|y_present~5       ; |lab01|mde:MDE0|y_present~5       ; out0             ;
; |lab01|mde:MDE0|y_present~9       ; |lab01|mde:MDE0|y_present~9       ; out0             ;
; |lab01|clkDiv:CLK|cnt[9]          ; |lab01|clkDiv:CLK|cnt[9]          ; regout           ;
; |lab01|clkDiv:CLK|cnt[8]          ; |lab01|clkDiv:CLK|cnt[8]          ; regout           ;
; |lab01|clkDiv:CLK|cnt[7]          ; |lab01|clkDiv:CLK|cnt[7]          ; regout           ;
; |lab01|clkDiv:CLK|ax              ; |lab01|clkDiv:CLK|ax              ; regout           ;
; |lab01|clkDiv:CLK|cnt~0           ; |lab01|clkDiv:CLK|cnt~0           ; out              ;
; |lab01|clkDiv:CLK|cnt~1           ; |lab01|clkDiv:CLK|cnt~1           ; out              ;
; |lab01|clkDiv:CLK|cnt~2           ; |lab01|clkDiv:CLK|cnt~2           ; out              ;
; |lab01|clkDiv:CLK|cnt~3           ; |lab01|clkDiv:CLK|cnt~3           ; out              ;
; |lab01|clkDiv:CLK|cnt~4           ; |lab01|clkDiv:CLK|cnt~4           ; out              ;
; |lab01|clkDiv:CLK|cnt~5           ; |lab01|clkDiv:CLK|cnt~5           ; out              ;
; |lab01|clkDiv:CLK|cnt~6           ; |lab01|clkDiv:CLK|cnt~6           ; out              ;
; |lab01|clkDiv:CLK|cnt~7           ; |lab01|clkDiv:CLK|cnt~7           ; out              ;
; |lab01|clkDiv:CLK|cnt~8           ; |lab01|clkDiv:CLK|cnt~8           ; out              ;
; |lab01|clkDiv:CLK|cnt~9           ; |lab01|clkDiv:CLK|cnt~9           ; out              ;
; |lab01|clkDiv:CLK|cnt~10          ; |lab01|clkDiv:CLK|cnt~10          ; out              ;
; |lab01|clkDiv:CLK|cnt~11          ; |lab01|clkDiv:CLK|cnt~11          ; out              ;
; |lab01|clkDiv:CLK|cnt~12          ; |lab01|clkDiv:CLK|cnt~12          ; out              ;
; |lab01|clkDiv:CLK|cnt~13          ; |lab01|clkDiv:CLK|cnt~13          ; out              ;
; |lab01|clkDiv:CLK|cnt~14          ; |lab01|clkDiv:CLK|cnt~14          ; out              ;
; |lab01|clkDiv:CLK|cnt~15          ; |lab01|clkDiv:CLK|cnt~15          ; out              ;
; |lab01|clkDiv:CLK|cnt[10]         ; |lab01|clkDiv:CLK|cnt[10]         ; regout           ;
; |lab01|clkDiv:CLK|cnt[11]         ; |lab01|clkDiv:CLK|cnt[11]         ; regout           ;
; |lab01|clkDiv:CLK|cnt[12]         ; |lab01|clkDiv:CLK|cnt[12]         ; regout           ;
; |lab01|clkDiv:CLK|cnt[13]         ; |lab01|clkDiv:CLK|cnt[13]         ; regout           ;
; |lab01|clkDiv:CLK|cnt[14]         ; |lab01|clkDiv:CLK|cnt[14]         ; regout           ;
; |lab01|clkDiv:CLK|cnt[15]         ; |lab01|clkDiv:CLK|cnt[15]         ; regout           ;
; |lab01|clkDiv:CLK|cnt[16]         ; |lab01|clkDiv:CLK|cnt[16]         ; regout           ;
; |lab01|clkDiv:CLK|cnt[17]         ; |lab01|clkDiv:CLK|cnt[17]         ; regout           ;
; |lab01|clkDiv:CLK|cnt[18]         ; |lab01|clkDiv:CLK|cnt[18]         ; regout           ;
; |lab01|clkDiv:CLK|cnt[19]         ; |lab01|clkDiv:CLK|cnt[19]         ; regout           ;
; |lab01|clkDiv:CLK|cnt[20]         ; |lab01|clkDiv:CLK|cnt[20]         ; regout           ;
; |lab01|clkDiv:CLK|cnt[21]         ; |lab01|clkDiv:CLK|cnt[21]         ; regout           ;
; |lab01|clkDiv:CLK|cnt[22]         ; |lab01|clkDiv:CLK|cnt[22]         ; regout           ;
; |lab01|clkDiv:CLK|cnt[23]         ; |lab01|clkDiv:CLK|cnt[23]         ; regout           ;
; |lab01|sym_button:SB3|Selector0~0 ; |lab01|sym_button:SB3|Selector0~0 ; out0             ;
; |lab01|sym_button:SB2|Selector0~0 ; |lab01|sym_button:SB2|Selector0~0 ; out0             ;
; |lab01|sym_button:SB1|Selector0~0 ; |lab01|sym_button:SB1|Selector0~0 ; out0             ;
; |lab01|sym_button:SB0|Selector0~0 ; |lab01|sym_button:SB0|Selector0~0 ; out0             ;
; |lab01|mde:MDE0|Selector0~7       ; |lab01|mde:MDE0|Selector0~7       ; out0             ;
; |lab01|mde:MDE0|Selector0~8       ; |lab01|mde:MDE0|Selector0~8       ; out0             ;
; |lab01|mde:MDE0|Selector0~9       ; |lab01|mde:MDE0|Selector0~9       ; out0             ;
; |lab01|mde:MDE0|Selector0~10      ; |lab01|mde:MDE0|Selector0~10      ; out0             ;
; |lab01|mde:MDE0|Selector0~11      ; |lab01|mde:MDE0|Selector0~11      ; out0             ;
; |lab01|mde:MDE0|Selector0~12      ; |lab01|mde:MDE0|Selector0~12      ; out0             ;
; |lab01|mde:MDE0|Selector0~13      ; |lab01|mde:MDE0|Selector0~13      ; out0             ;
; |lab01|mde:MDE0|Selector0~14      ; |lab01|mde:MDE0|Selector0~14      ; out0             ;
; |lab01|mde:MDE0|Selector1~0       ; |lab01|mde:MDE0|Selector1~0       ; out0             ;
; |lab01|mde:MDE0|Selector1~1       ; |lab01|mde:MDE0|Selector1~1       ; out0             ;
; |lab01|mde:MDE0|Selector1~2       ; |lab01|mde:MDE0|Selector1~2       ; out0             ;
; |lab01|mde:MDE0|Selector2~0       ; |lab01|mde:MDE0|Selector2~0       ; out0             ;
; |lab01|mde:MDE0|Selector2~1       ; |lab01|mde:MDE0|Selector2~1       ; out0             ;
; |lab01|mde:MDE0|Selector2~2       ; |lab01|mde:MDE0|Selector2~2       ; out0             ;
; |lab01|mde:MDE0|Selector3~0       ; |lab01|mde:MDE0|Selector3~0       ; out0             ;
; |lab01|mde:MDE0|Selector3~1       ; |lab01|mde:MDE0|Selector3~1       ; out0             ;
; |lab01|mde:MDE0|Selector3~2       ; |lab01|mde:MDE0|Selector3~2       ; out0             ;
; |lab01|mde:MDE0|Selector4~0       ; |lab01|mde:MDE0|Selector4~0       ; out0             ;
; |lab01|mde:MDE0|Selector4~1       ; |lab01|mde:MDE0|Selector4~1       ; out0             ;
; |lab01|mde:MDE0|Selector4~2       ; |lab01|mde:MDE0|Selector4~2       ; out0             ;
; |lab01|mde:MDE0|Selector5~0       ; |lab01|mde:MDE0|Selector5~0       ; out0             ;
; |lab01|mde:MDE0|Selector5~1       ; |lab01|mde:MDE0|Selector5~1       ; out0             ;
; |lab01|mde:MDE0|Selector5~2       ; |lab01|mde:MDE0|Selector5~2       ; out0             ;
; |lab01|mde:MDE0|Selector6~0       ; |lab01|mde:MDE0|Selector6~0       ; out0             ;
; |lab01|mde:MDE0|Selector6~1       ; |lab01|mde:MDE0|Selector6~1       ; out0             ;
; |lab01|mde:MDE0|Selector6~2       ; |lab01|mde:MDE0|Selector6~2       ; out0             ;
; |lab01|clkDiv:CLK|Add0~13         ; |lab01|clkDiv:CLK|Add0~13         ; out0             ;
; |lab01|clkDiv:CLK|Add0~14         ; |lab01|clkDiv:CLK|Add0~14         ; out0             ;
; |lab01|clkDiv:CLK|Add0~15         ; |lab01|clkDiv:CLK|Add0~15         ; out0             ;
; |lab01|clkDiv:CLK|Add0~16         ; |lab01|clkDiv:CLK|Add0~16         ; out0             ;
; |lab01|clkDiv:CLK|Add0~17         ; |lab01|clkDiv:CLK|Add0~17         ; out0             ;
; |lab01|clkDiv:CLK|Add0~18         ; |lab01|clkDiv:CLK|Add0~18         ; out0             ;
; |lab01|clkDiv:CLK|Add0~19         ; |lab01|clkDiv:CLK|Add0~19         ; out0             ;
; |lab01|clkDiv:CLK|Add0~20         ; |lab01|clkDiv:CLK|Add0~20         ; out0             ;
; |lab01|clkDiv:CLK|Add0~21         ; |lab01|clkDiv:CLK|Add0~21         ; out0             ;
; |lab01|clkDiv:CLK|Add0~22         ; |lab01|clkDiv:CLK|Add0~22         ; out0             ;
; |lab01|clkDiv:CLK|Add0~23         ; |lab01|clkDiv:CLK|Add0~23         ; out0             ;
; |lab01|clkDiv:CLK|Add0~24         ; |lab01|clkDiv:CLK|Add0~24         ; out0             ;
; |lab01|clkDiv:CLK|Add0~25         ; |lab01|clkDiv:CLK|Add0~25         ; out0             ;
; |lab01|clkDiv:CLK|Add0~26         ; |lab01|clkDiv:CLK|Add0~26         ; out0             ;
; |lab01|clkDiv:CLK|Add0~27         ; |lab01|clkDiv:CLK|Add0~27         ; out0             ;
; |lab01|clkDiv:CLK|Add0~28         ; |lab01|clkDiv:CLK|Add0~28         ; out0             ;
; |lab01|clkDiv:CLK|Add0~29         ; |lab01|clkDiv:CLK|Add0~29         ; out0             ;
; |lab01|clkDiv:CLK|Add0~30         ; |lab01|clkDiv:CLK|Add0~30         ; out0             ;
; |lab01|clkDiv:CLK|Add0~31         ; |lab01|clkDiv:CLK|Add0~31         ; out0             ;
; |lab01|clkDiv:CLK|Add0~32         ; |lab01|clkDiv:CLK|Add0~32         ; out0             ;
; |lab01|clkDiv:CLK|Add0~33         ; |lab01|clkDiv:CLK|Add0~33         ; out0             ;
; |lab01|clkDiv:CLK|Add0~34         ; |lab01|clkDiv:CLK|Add0~34         ; out0             ;
; |lab01|clkDiv:CLK|Add0~35         ; |lab01|clkDiv:CLK|Add0~35         ; out0             ;
; |lab01|clkDiv:CLK|Add0~36         ; |lab01|clkDiv:CLK|Add0~36         ; out0             ;
; |lab01|clkDiv:CLK|Add0~37         ; |lab01|clkDiv:CLK|Add0~37         ; out0             ;
; |lab01|clkDiv:CLK|Add0~38         ; |lab01|clkDiv:CLK|Add0~38         ; out0             ;
; |lab01|clkDiv:CLK|Add0~39         ; |lab01|clkDiv:CLK|Add0~39         ; out0             ;
; |lab01|clkDiv:CLK|Add0~40         ; |lab01|clkDiv:CLK|Add0~40         ; out0             ;
; |lab01|clkDiv:CLK|Add0~41         ; |lab01|clkDiv:CLK|Add0~41         ; out0             ;
; |lab01|clkDiv:CLK|Add0~42         ; |lab01|clkDiv:CLK|Add0~42         ; out0             ;
; |lab01|clkDiv:CLK|Add0~43         ; |lab01|clkDiv:CLK|Add0~43         ; out0             ;
; |lab01|clkDiv:CLK|Add0~44         ; |lab01|clkDiv:CLK|Add0~44         ; out0             ;
; |lab01|display:DISP|Equal2~0      ; |lab01|display:DISP|Equal2~0      ; out0             ;
; |lab01|display:DISP|Equal3~0      ; |lab01|display:DISP|Equal3~0      ; out0             ;
; |lab01|display:DISP|Equal4~0      ; |lab01|display:DISP|Equal4~0      ; out0             ;
; |lab01|display:DISP|Equal5~0      ; |lab01|display:DISP|Equal5~0      ; out0             ;
; |lab01|display:DISP|Equal6~0      ; |lab01|display:DISP|Equal6~0      ; out0             ;
; |lab01|display:DISP|Equal7~0      ; |lab01|display:DISP|Equal7~0      ; out0             ;
; |lab01|display:DISP|Equal8~0      ; |lab01|display:DISP|Equal8~0      ; out0             ;
; |lab01|display:DISP|Equal9~0      ; |lab01|display:DISP|Equal9~0      ; out0             ;
; |lab01|mde:MDE0|Equal0~0          ; |lab01|mde:MDE0|Equal0~0          ; out0             ;
; |lab01|mde:MDE0|Equal1~0          ; |lab01|mde:MDE0|Equal1~0          ; out0             ;
; |lab01|mde:MDE0|Equal2~0          ; |lab01|mde:MDE0|Equal2~0          ; out0             ;
; |lab01|mde:MDE0|Equal3~0          ; |lab01|mde:MDE0|Equal3~0          ; out0             ;
; |lab01|mde:MDE0|Equal4~0          ; |lab01|mde:MDE0|Equal4~0          ; out0             ;
; |lab01|clkDiv:CLK|Equal0~0        ; |lab01|clkDiv:CLK|Equal0~0        ; out0             ;
+-----------------------------------+-----------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                 ;
+-----------------------------------+-----------------------------------+------------------+
; Node Name                         ; Output Port Name                  ; Output Port Type ;
+-----------------------------------+-----------------------------------+------------------+
; |lab01|sw                         ; |lab01|sw                         ; out              ;
; |lab01|r0                         ; |lab01|r0                         ; out              ;
; |lab01|ledr                       ; |lab01|ledr                       ; pin_out          ;
; |lab01|display7[0]                ; |lab01|display7[0]                ; pin_out          ;
; |lab01|display7[1]                ; |lab01|display7[1]                ; pin_out          ;
; |lab01|display7[2]                ; |lab01|display7[2]                ; pin_out          ;
; |lab01|display7[3]                ; |lab01|display7[3]                ; pin_out          ;
; |lab01|display7[4]                ; |lab01|display7[4]                ; pin_out          ;
; |lab01|display7[5]                ; |lab01|display7[5]                ; pin_out          ;
; |lab01|display7[6]                ; |lab01|display7[6]                ; pin_out          ;
; |lab01|sym_button:SB3|y_present.c ; |lab01|sym_button:SB3|y_present.c ; regout           ;
; |lab01|sym_button:SB3|y_present.a ; |lab01|sym_button:SB3|y_present.a ; regout           ;
; |lab01|sym_button:SB3|y_present.b ; |lab01|sym_button:SB3|y_present.b ; regout           ;
; |lab01|sym_button:SB3|y_present~0 ; |lab01|sym_button:SB3|y_present~0 ; out0             ;
; |lab01|sym_button:SB3|y_present~1 ; |lab01|sym_button:SB3|y_present~1 ; out0             ;
; |lab01|sym_button:SB3|y_next.b~0  ; |lab01|sym_button:SB3|y_next.b~0  ; out0             ;
; |lab01|sym_button:SB3|bo~0        ; |lab01|sym_button:SB3|bo~0        ; out0             ;
; |lab01|sym_button:SB3|y_present~5 ; |lab01|sym_button:SB3|y_present~5 ; out0             ;
; |lab01|sym_button:SB3|y_present~9 ; |lab01|sym_button:SB3|y_present~9 ; out0             ;
; |lab01|sym_button:SB2|y_present.c ; |lab01|sym_button:SB2|y_present.c ; regout           ;
; |lab01|sym_button:SB2|y_present.a ; |lab01|sym_button:SB2|y_present.a ; regout           ;
; |lab01|sym_button:SB2|y_present.b ; |lab01|sym_button:SB2|y_present.b ; regout           ;
; |lab01|sym_button:SB2|y_present~0 ; |lab01|sym_button:SB2|y_present~0 ; out0             ;
; |lab01|sym_button:SB2|y_present~1 ; |lab01|sym_button:SB2|y_present~1 ; out0             ;
; |lab01|sym_button:SB2|y_next.b~0  ; |lab01|sym_button:SB2|y_next.b~0  ; out0             ;
; |lab01|sym_button:SB2|bo~0        ; |lab01|sym_button:SB2|bo~0        ; out0             ;
; |lab01|sym_button:SB2|y_present~5 ; |lab01|sym_button:SB2|y_present~5 ; out0             ;
; |lab01|sym_button:SB2|y_present~9 ; |lab01|sym_button:SB2|y_present~9 ; out0             ;
; |lab01|sym_button:SB1|y_present.c ; |lab01|sym_button:SB1|y_present.c ; regout           ;
; |lab01|sym_button:SB1|y_present.a ; |lab01|sym_button:SB1|y_present.a ; regout           ;
; |lab01|sym_button:SB1|y_present.b ; |lab01|sym_button:SB1|y_present.b ; regout           ;
; |lab01|sym_button:SB1|y_present~0 ; |lab01|sym_button:SB1|y_present~0 ; out0             ;
; |lab01|sym_button:SB1|y_present~1 ; |lab01|sym_button:SB1|y_present~1 ; out0             ;
; |lab01|sym_button:SB1|y_next.b~0  ; |lab01|sym_button:SB1|y_next.b~0  ; out0             ;
; |lab01|sym_button:SB1|bo~0        ; |lab01|sym_button:SB1|bo~0        ; out0             ;
; |lab01|sym_button:SB1|y_present~5 ; |lab01|sym_button:SB1|y_present~5 ; out0             ;
; |lab01|sym_button:SB1|y_present~9 ; |lab01|sym_button:SB1|y_present~9 ; out0             ;
; |lab01|sym_button:SB0|y_present.c ; |lab01|sym_button:SB0|y_present.c ; regout           ;
; |lab01|sym_button:SB0|y_present.a ; |lab01|sym_button:SB0|y_present.a ; regout           ;
; |lab01|sym_button:SB0|y_present.b ; |lab01|sym_button:SB0|y_present.b ; regout           ;
; |lab01|sym_button:SB0|y_present~0 ; |lab01|sym_button:SB0|y_present~0 ; out0             ;
; |lab01|sym_button:SB0|y_present~1 ; |lab01|sym_button:SB0|y_present~1 ; out0             ;
; |lab01|sym_button:SB0|y_next.b~0  ; |lab01|sym_button:SB0|y_next.b~0  ; out0             ;
; |lab01|sym_button:SB0|bo~0        ; |lab01|sym_button:SB0|bo~0        ; out0             ;
; |lab01|sym_button:SB0|y_present~5 ; |lab01|sym_button:SB0|y_present~5 ; out0             ;
; |lab01|sym_button:SB0|y_present~9 ; |lab01|sym_button:SB0|y_present~9 ; out0             ;
; |lab01|display:DISP|outt~5        ; |lab01|display:DISP|outt~5        ; out              ;
; |lab01|display:DISP|outt~6        ; |lab01|display:DISP|outt~6        ; out              ;
; |lab01|display:DISP|outt~7        ; |lab01|display:DISP|outt~7        ; out              ;
; |lab01|display:DISP|outt~8        ; |lab01|display:DISP|outt~8        ; out              ;
; |lab01|display:DISP|outt~9        ; |lab01|display:DISP|outt~9        ; out              ;
; |lab01|display:DISP|outt~10       ; |lab01|display:DISP|outt~10       ; out              ;
; |lab01|display:DISP|outt~11       ; |lab01|display:DISP|outt~11       ; out              ;
; |lab01|display:DISP|outt~12       ; |lab01|display:DISP|outt~12       ; out              ;
; |lab01|display:DISP|outt~13       ; |lab01|display:DISP|outt~13       ; out              ;
; |lab01|display:DISP|outt~14       ; |lab01|display:DISP|outt~14       ; out              ;
; |lab01|display:DISP|outt~15       ; |lab01|display:DISP|outt~15       ; out              ;
; |lab01|display:DISP|outt~16       ; |lab01|display:DISP|outt~16       ; out              ;
; |lab01|display:DISP|outt~17       ; |lab01|display:DISP|outt~17       ; out              ;
; |lab01|display:DISP|outt~18       ; |lab01|display:DISP|outt~18       ; out              ;
; |lab01|display:DISP|outt~19       ; |lab01|display:DISP|outt~19       ; out              ;
; |lab01|display:DISP|outt~20       ; |lab01|display:DISP|outt~20       ; out              ;
; |lab01|display:DISP|outt~21       ; |lab01|display:DISP|outt~21       ; out              ;
; |lab01|display:DISP|outt~22       ; |lab01|display:DISP|outt~22       ; out              ;
; |lab01|display:DISP|outt~23       ; |lab01|display:DISP|outt~23       ; out              ;
; |lab01|display:DISP|outt~24       ; |lab01|display:DISP|outt~24       ; out              ;
; |lab01|display:DISP|outt~25       ; |lab01|display:DISP|outt~25       ; out              ;
; |lab01|display:DISP|outt~26       ; |lab01|display:DISP|outt~26       ; out              ;
; |lab01|display:DISP|outt~27       ; |lab01|display:DISP|outt~27       ; out              ;
; |lab01|display:DISP|outt~28       ; |lab01|display:DISP|outt~28       ; out              ;
; |lab01|display:DISP|outt~29       ; |lab01|display:DISP|outt~29       ; out              ;
; |lab01|display:DISP|outt~30       ; |lab01|display:DISP|outt~30       ; out              ;
; |lab01|display:DISP|outt~31       ; |lab01|display:DISP|outt~31       ; out              ;
; |lab01|display:DISP|outt~32       ; |lab01|display:DISP|outt~32       ; out              ;
; |lab01|display:DISP|outt~33       ; |lab01|display:DISP|outt~33       ; out              ;
; |lab01|display:DISP|outt~34       ; |lab01|display:DISP|outt~34       ; out              ;
; |lab01|display:DISP|outt[6]       ; |lab01|display:DISP|outt[6]       ; out              ;
; |lab01|display:DISP|outt[5]       ; |lab01|display:DISP|outt[5]       ; out              ;
; |lab01|display:DISP|outt[4]       ; |lab01|display:DISP|outt[4]       ; out              ;
; |lab01|display:DISP|outt[3]       ; |lab01|display:DISP|outt[3]       ; out              ;
; |lab01|display:DISP|outt[2]       ; |lab01|display:DISP|outt[2]       ; out              ;
; |lab01|display:DISP|outt[1]       ; |lab01|display:DISP|outt[1]       ; out              ;
; |lab01|display:DISP|outt[0]       ; |lab01|display:DISP|outt[0]       ; out              ;
; |lab01|mde:MDE0|y_next~0          ; |lab01|mde:MDE0|y_next~0          ; out              ;
; |lab01|mde:MDE0|y_next~1          ; |lab01|mde:MDE0|y_next~1          ; out              ;
; |lab01|mde:MDE0|y_next~2          ; |lab01|mde:MDE0|y_next~2          ; out              ;
; |lab01|mde:MDE0|y_next~3          ; |lab01|mde:MDE0|y_next~3          ; out              ;
; |lab01|mde:MDE0|y_next~4          ; |lab01|mde:MDE0|y_next~4          ; out              ;
; |lab01|mde:MDE0|y_next~5          ; |lab01|mde:MDE0|y_next~5          ; out              ;
; |lab01|mde:MDE0|WideOr6           ; |lab01|mde:MDE0|WideOr6           ; out0             ;
; |lab01|mde:MDE0|y_present.acertou ; |lab01|mde:MDE0|y_present.acertou ; regout           ;
; |lab01|mde:MDE0|WideOr7           ; |lab01|mde:MDE0|WideOr7           ; out0             ;
; |lab01|mde:MDE0|WideOr8           ; |lab01|mde:MDE0|WideOr8           ; out0             ;
; |lab01|mde:MDE0|y_present.espera  ; |lab01|mde:MDE0|y_present.espera  ; regout           ;
; |lab01|mde:MDE0|y_present.b1      ; |lab01|mde:MDE0|y_present.b1      ; regout           ;
; |lab01|mde:MDE0|y_present.b2      ; |lab01|mde:MDE0|y_present.b2      ; regout           ;
; |lab01|mde:MDE0|y_present.b3      ; |lab01|mde:MDE0|y_present.b3      ; regout           ;
; |lab01|mde:MDE0|y_present.b4      ; |lab01|mde:MDE0|y_present.b4      ; regout           ;
; |lab01|mde:MDE0|y_present.b5      ; |lab01|mde:MDE0|y_present.b5      ; regout           ;
; |lab01|mde:MDE0|y_present~0       ; |lab01|mde:MDE0|y_present~0       ; out0             ;
; |lab01|mde:MDE0|y_present~1       ; |lab01|mde:MDE0|y_present~1       ; out0             ;
; |lab01|mde:MDE0|Selector0~0       ; |lab01|mde:MDE0|Selector0~0       ; out0             ;
; |lab01|mde:MDE0|Selector0~1       ; |lab01|mde:MDE0|Selector0~1       ; out0             ;
; |lab01|mde:MDE0|Selector0~2       ; |lab01|mde:MDE0|Selector0~2       ; out0             ;
; |lab01|mde:MDE0|Selector0~3       ; |lab01|mde:MDE0|Selector0~3       ; out0             ;
; |lab01|mde:MDE0|Selector0~4       ; |lab01|mde:MDE0|Selector0~4       ; out0             ;
; |lab01|mde:MDE0|Selector0~5       ; |lab01|mde:MDE0|Selector0~5       ; out0             ;
; |lab01|mde:MDE0|ledr0             ; |lab01|mde:MDE0|ledr0             ; out0             ;
; |lab01|mde:MDE0|y_present~5       ; |lab01|mde:MDE0|y_present~5       ; out0             ;
; |lab01|mde:MDE0|y_present~9       ; |lab01|mde:MDE0|y_present~9       ; out0             ;
; |lab01|clkDiv:CLK|cnt[9]          ; |lab01|clkDiv:CLK|cnt[9]          ; regout           ;
; |lab01|clkDiv:CLK|cnt[8]          ; |lab01|clkDiv:CLK|cnt[8]          ; regout           ;
; |lab01|clkDiv:CLK|cnt[7]          ; |lab01|clkDiv:CLK|cnt[7]          ; regout           ;
; |lab01|clkDiv:CLK|cnt[6]          ; |lab01|clkDiv:CLK|cnt[6]          ; regout           ;
; |lab01|clkDiv:CLK|ax              ; |lab01|clkDiv:CLK|ax              ; regout           ;
; |lab01|clkDiv:CLK|cnt~0           ; |lab01|clkDiv:CLK|cnt~0           ; out              ;
; |lab01|clkDiv:CLK|cnt~1           ; |lab01|clkDiv:CLK|cnt~1           ; out              ;
; |lab01|clkDiv:CLK|cnt~2           ; |lab01|clkDiv:CLK|cnt~2           ; out              ;
; |lab01|clkDiv:CLK|cnt~3           ; |lab01|clkDiv:CLK|cnt~3           ; out              ;
; |lab01|clkDiv:CLK|cnt~4           ; |lab01|clkDiv:CLK|cnt~4           ; out              ;
; |lab01|clkDiv:CLK|cnt~5           ; |lab01|clkDiv:CLK|cnt~5           ; out              ;
; |lab01|clkDiv:CLK|cnt~6           ; |lab01|clkDiv:CLK|cnt~6           ; out              ;
; |lab01|clkDiv:CLK|cnt~7           ; |lab01|clkDiv:CLK|cnt~7           ; out              ;
; |lab01|clkDiv:CLK|cnt~8           ; |lab01|clkDiv:CLK|cnt~8           ; out              ;
; |lab01|clkDiv:CLK|cnt~9           ; |lab01|clkDiv:CLK|cnt~9           ; out              ;
; |lab01|clkDiv:CLK|cnt~10          ; |lab01|clkDiv:CLK|cnt~10          ; out              ;
; |lab01|clkDiv:CLK|cnt~11          ; |lab01|clkDiv:CLK|cnt~11          ; out              ;
; |lab01|clkDiv:CLK|cnt~12          ; |lab01|clkDiv:CLK|cnt~12          ; out              ;
; |lab01|clkDiv:CLK|cnt~13          ; |lab01|clkDiv:CLK|cnt~13          ; out              ;
; |lab01|clkDiv:CLK|cnt~14          ; |lab01|clkDiv:CLK|cnt~14          ; out              ;
; |lab01|clkDiv:CLK|cnt~15          ; |lab01|clkDiv:CLK|cnt~15          ; out              ;
; |lab01|clkDiv:CLK|cnt[10]         ; |lab01|clkDiv:CLK|cnt[10]         ; regout           ;
; |lab01|clkDiv:CLK|cnt[11]         ; |lab01|clkDiv:CLK|cnt[11]         ; regout           ;
; |lab01|clkDiv:CLK|cnt[12]         ; |lab01|clkDiv:CLK|cnt[12]         ; regout           ;
; |lab01|clkDiv:CLK|cnt[13]         ; |lab01|clkDiv:CLK|cnt[13]         ; regout           ;
; |lab01|clkDiv:CLK|cnt[14]         ; |lab01|clkDiv:CLK|cnt[14]         ; regout           ;
; |lab01|clkDiv:CLK|cnt[15]         ; |lab01|clkDiv:CLK|cnt[15]         ; regout           ;
; |lab01|clkDiv:CLK|cnt[16]         ; |lab01|clkDiv:CLK|cnt[16]         ; regout           ;
; |lab01|clkDiv:CLK|cnt[17]         ; |lab01|clkDiv:CLK|cnt[17]         ; regout           ;
; |lab01|clkDiv:CLK|cnt[18]         ; |lab01|clkDiv:CLK|cnt[18]         ; regout           ;
; |lab01|clkDiv:CLK|cnt[19]         ; |lab01|clkDiv:CLK|cnt[19]         ; regout           ;
; |lab01|clkDiv:CLK|cnt[20]         ; |lab01|clkDiv:CLK|cnt[20]         ; regout           ;
; |lab01|clkDiv:CLK|cnt[21]         ; |lab01|clkDiv:CLK|cnt[21]         ; regout           ;
; |lab01|clkDiv:CLK|cnt[22]         ; |lab01|clkDiv:CLK|cnt[22]         ; regout           ;
; |lab01|clkDiv:CLK|cnt[23]         ; |lab01|clkDiv:CLK|cnt[23]         ; regout           ;
; |lab01|sym_button:SB3|Selector0~0 ; |lab01|sym_button:SB3|Selector0~0 ; out0             ;
; |lab01|sym_button:SB2|Selector0~0 ; |lab01|sym_button:SB2|Selector0~0 ; out0             ;
; |lab01|sym_button:SB1|Selector0~0 ; |lab01|sym_button:SB1|Selector0~0 ; out0             ;
; |lab01|sym_button:SB0|Selector0~0 ; |lab01|sym_button:SB0|Selector0~0 ; out0             ;
; |lab01|mde:MDE0|Selector0~7       ; |lab01|mde:MDE0|Selector0~7       ; out0             ;
; |lab01|mde:MDE0|Selector0~8       ; |lab01|mde:MDE0|Selector0~8       ; out0             ;
; |lab01|mde:MDE0|Selector0~9       ; |lab01|mde:MDE0|Selector0~9       ; out0             ;
; |lab01|mde:MDE0|Selector0~10      ; |lab01|mde:MDE0|Selector0~10      ; out0             ;
; |lab01|mde:MDE0|Selector0~11      ; |lab01|mde:MDE0|Selector0~11      ; out0             ;
; |lab01|mde:MDE0|Selector0~12      ; |lab01|mde:MDE0|Selector0~12      ; out0             ;
; |lab01|mde:MDE0|Selector0~13      ; |lab01|mde:MDE0|Selector0~13      ; out0             ;
; |lab01|mde:MDE0|Selector0~14      ; |lab01|mde:MDE0|Selector0~14      ; out0             ;
; |lab01|mde:MDE0|Selector1~0       ; |lab01|mde:MDE0|Selector1~0       ; out0             ;
; |lab01|mde:MDE0|Selector1~1       ; |lab01|mde:MDE0|Selector1~1       ; out0             ;
; |lab01|mde:MDE0|Selector1~2       ; |lab01|mde:MDE0|Selector1~2       ; out0             ;
; |lab01|mde:MDE0|Selector2~0       ; |lab01|mde:MDE0|Selector2~0       ; out0             ;
; |lab01|mde:MDE0|Selector2~1       ; |lab01|mde:MDE0|Selector2~1       ; out0             ;
; |lab01|mde:MDE0|Selector2~2       ; |lab01|mde:MDE0|Selector2~2       ; out0             ;
; |lab01|mde:MDE0|Selector3~0       ; |lab01|mde:MDE0|Selector3~0       ; out0             ;
; |lab01|mde:MDE0|Selector3~1       ; |lab01|mde:MDE0|Selector3~1       ; out0             ;
; |lab01|mde:MDE0|Selector3~2       ; |lab01|mde:MDE0|Selector3~2       ; out0             ;
; |lab01|mde:MDE0|Selector4~0       ; |lab01|mde:MDE0|Selector4~0       ; out0             ;
; |lab01|mde:MDE0|Selector4~1       ; |lab01|mde:MDE0|Selector4~1       ; out0             ;
; |lab01|mde:MDE0|Selector4~2       ; |lab01|mde:MDE0|Selector4~2       ; out0             ;
; |lab01|mde:MDE0|Selector5~0       ; |lab01|mde:MDE0|Selector5~0       ; out0             ;
; |lab01|mde:MDE0|Selector5~1       ; |lab01|mde:MDE0|Selector5~1       ; out0             ;
; |lab01|mde:MDE0|Selector5~2       ; |lab01|mde:MDE0|Selector5~2       ; out0             ;
; |lab01|mde:MDE0|Selector6~0       ; |lab01|mde:MDE0|Selector6~0       ; out0             ;
; |lab01|mde:MDE0|Selector6~1       ; |lab01|mde:MDE0|Selector6~1       ; out0             ;
; |lab01|mde:MDE0|Selector6~2       ; |lab01|mde:MDE0|Selector6~2       ; out0             ;
; |lab01|clkDiv:CLK|Add0~13         ; |lab01|clkDiv:CLK|Add0~13         ; out0             ;
; |lab01|clkDiv:CLK|Add0~14         ; |lab01|clkDiv:CLK|Add0~14         ; out0             ;
; |lab01|clkDiv:CLK|Add0~15         ; |lab01|clkDiv:CLK|Add0~15         ; out0             ;
; |lab01|clkDiv:CLK|Add0~16         ; |lab01|clkDiv:CLK|Add0~16         ; out0             ;
; |lab01|clkDiv:CLK|Add0~17         ; |lab01|clkDiv:CLK|Add0~17         ; out0             ;
; |lab01|clkDiv:CLK|Add0~18         ; |lab01|clkDiv:CLK|Add0~18         ; out0             ;
; |lab01|clkDiv:CLK|Add0~19         ; |lab01|clkDiv:CLK|Add0~19         ; out0             ;
; |lab01|clkDiv:CLK|Add0~20         ; |lab01|clkDiv:CLK|Add0~20         ; out0             ;
; |lab01|clkDiv:CLK|Add0~21         ; |lab01|clkDiv:CLK|Add0~21         ; out0             ;
; |lab01|clkDiv:CLK|Add0~22         ; |lab01|clkDiv:CLK|Add0~22         ; out0             ;
; |lab01|clkDiv:CLK|Add0~23         ; |lab01|clkDiv:CLK|Add0~23         ; out0             ;
; |lab01|clkDiv:CLK|Add0~24         ; |lab01|clkDiv:CLK|Add0~24         ; out0             ;
; |lab01|clkDiv:CLK|Add0~25         ; |lab01|clkDiv:CLK|Add0~25         ; out0             ;
; |lab01|clkDiv:CLK|Add0~26         ; |lab01|clkDiv:CLK|Add0~26         ; out0             ;
; |lab01|clkDiv:CLK|Add0~27         ; |lab01|clkDiv:CLK|Add0~27         ; out0             ;
; |lab01|clkDiv:CLK|Add0~28         ; |lab01|clkDiv:CLK|Add0~28         ; out0             ;
; |lab01|clkDiv:CLK|Add0~29         ; |lab01|clkDiv:CLK|Add0~29         ; out0             ;
; |lab01|clkDiv:CLK|Add0~30         ; |lab01|clkDiv:CLK|Add0~30         ; out0             ;
; |lab01|clkDiv:CLK|Add0~31         ; |lab01|clkDiv:CLK|Add0~31         ; out0             ;
; |lab01|clkDiv:CLK|Add0~32         ; |lab01|clkDiv:CLK|Add0~32         ; out0             ;
; |lab01|clkDiv:CLK|Add0~33         ; |lab01|clkDiv:CLK|Add0~33         ; out0             ;
; |lab01|clkDiv:CLK|Add0~34         ; |lab01|clkDiv:CLK|Add0~34         ; out0             ;
; |lab01|clkDiv:CLK|Add0~35         ; |lab01|clkDiv:CLK|Add0~35         ; out0             ;
; |lab01|clkDiv:CLK|Add0~36         ; |lab01|clkDiv:CLK|Add0~36         ; out0             ;
; |lab01|clkDiv:CLK|Add0~37         ; |lab01|clkDiv:CLK|Add0~37         ; out0             ;
; |lab01|clkDiv:CLK|Add0~38         ; |lab01|clkDiv:CLK|Add0~38         ; out0             ;
; |lab01|clkDiv:CLK|Add0~39         ; |lab01|clkDiv:CLK|Add0~39         ; out0             ;
; |lab01|clkDiv:CLK|Add0~40         ; |lab01|clkDiv:CLK|Add0~40         ; out0             ;
; |lab01|clkDiv:CLK|Add0~41         ; |lab01|clkDiv:CLK|Add0~41         ; out0             ;
; |lab01|clkDiv:CLK|Add0~42         ; |lab01|clkDiv:CLK|Add0~42         ; out0             ;
; |lab01|clkDiv:CLK|Add0~43         ; |lab01|clkDiv:CLK|Add0~43         ; out0             ;
; |lab01|clkDiv:CLK|Add0~44         ; |lab01|clkDiv:CLK|Add0~44         ; out0             ;
; |lab01|display:DISP|Equal2~0      ; |lab01|display:DISP|Equal2~0      ; out0             ;
; |lab01|display:DISP|Equal3~0      ; |lab01|display:DISP|Equal3~0      ; out0             ;
; |lab01|display:DISP|Equal4~0      ; |lab01|display:DISP|Equal4~0      ; out0             ;
; |lab01|display:DISP|Equal5~0      ; |lab01|display:DISP|Equal5~0      ; out0             ;
; |lab01|display:DISP|Equal6~0      ; |lab01|display:DISP|Equal6~0      ; out0             ;
; |lab01|display:DISP|Equal7~0      ; |lab01|display:DISP|Equal7~0      ; out0             ;
; |lab01|display:DISP|Equal8~0      ; |lab01|display:DISP|Equal8~0      ; out0             ;
; |lab01|display:DISP|Equal9~0      ; |lab01|display:DISP|Equal9~0      ; out0             ;
; |lab01|mde:MDE0|Equal0~0          ; |lab01|mde:MDE0|Equal0~0          ; out0             ;
; |lab01|mde:MDE0|Equal1~0          ; |lab01|mde:MDE0|Equal1~0          ; out0             ;
; |lab01|mde:MDE0|Equal2~0          ; |lab01|mde:MDE0|Equal2~0          ; out0             ;
; |lab01|mde:MDE0|Equal3~0          ; |lab01|mde:MDE0|Equal3~0          ; out0             ;
; |lab01|mde:MDE0|Equal4~0          ; |lab01|mde:MDE0|Equal4~0          ; out0             ;
; |lab01|clkDiv:CLK|Equal0~0        ; |lab01|clkDiv:CLK|Equal0~0        ; out0             ;
+-----------------------------------+-----------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Feb 22 22:32:55 2018
Info: Command: quartus_sim --simulation_results_format=VWF lab01 -c lab01
Info (324025): Using vector source file "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB01/Waveform.vwf"
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      16.60 %
Info (328052): Number of transitions in simulation is 1416
Info (324045): Vector file lab01.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 364 megabytes
    Info: Processing ended: Thu Feb 22 22:32:55 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


