Return-Path: <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by likexu-workstation with
  POP3-SSL; 07 Dec 2018 08:44:33 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from orsmga004.jf.intel.com (orsmga004.jf.intel.com [10.7.209.38])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id 5AC1158014B
	for <like.xu@linux.intel.com>; Thu,  6 Dec 2018 03:17:54 -0800 (PST)
Received: from fmsmga104.fm.intel.com ([10.1.193.100])
  by orsmga004-1.jf.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 06 Dec 2018 03:17:54 -0800
IronPort-PHdr: =?us-ascii?q?9a23=3AsVTxyRL22nYLn2GgatmcpTZWNBhigK39O0sv0rFi?=
 =?us-ascii?q?tYgXKv3+rarrMEGX3/hxlliBBdydt6oUzbKO+4nbGkU4qa6bt34DdJEeHzQksu?=
 =?us-ascii?q?4x2zIaPcieFEfgJ+TrZSFpVO5LVVti4m3peRMNQJW2aFLduGC94iAPERvjKwV1?=
 =?us-ascii?q?Ov71GonPhMiryuy+4ZLebxlLiTanfb9+MAi9oBnMuMURnYZsMLs6xAHTontPde?=
 =?us-ascii?q?RWxGdoKkyWkh3h+Mq+/4Nt/jpJtf45+MFOTav1f6IjTbxFFzsmKHw65NfqtRbY?=
 =?us-ascii?q?UwSC4GYXX3gMnRpJBwjF6wz6Xov0vyDnuOdxxDWWMMvrRr0vRz+s87lkRwPpiC?=
 =?us-ascii?q?cfNj427mfXitBrjKlGpB6tvgFzz5LIbI2QMvd1Y6HTcs4ARWdZUclRWS5ODIOy?=
 =?us-ascii?q?YYUMEeQOIftWr5H/qlUMohayGAehCP/xxT9TnXL2wbE23v49HQ3awAAtHdQDu2?=
 =?us-ascii?q?nUotXvM6cSVPi4wrPWwjXfcfxWwyr25o/SfREhvP6DQ7Zwcc7MwkQoDwPKkEmQ?=
 =?us-ascii?q?ppL/Pz+P0+QCqWia4Pd+WuKrj24qsAVxojmpxsg2kInJgZgZylfe9SV22Ys4I8?=
 =?us-ascii?q?CzRk1jYdO8DpdcqyKXO5FrTs8/QGxkojg2x7MGtJKhYSQHyowrywDeZvCbcYWF?=
 =?us-ascii?q?5xzjWeWKLjtkgX9od7Gyihe9/EWl1OHwSsy53VNEoydKndTBsG0G2QbJ5cidUP?=
 =?us-ascii?q?R9+1+s2TaR2ADX7eFJOUQ0lavAK5492b48jJUTsULeHiPsn0X2lqCWel0l+uiu?=
 =?us-ascii?q?9evnfq3rqoGAO4J3kA3yL7kil8+lDegmPAUDX3KX9fm+2bH7+E32WrRKjvk4kq?=
 =?us-ascii?q?nDt5DaINwWprenDA9Qz4Yv8guwACm40NsGmXkLNUlKeBWaj4jvJ17BPuv4AfC7?=
 =?us-ascii?q?g1Stkzdk2erKP7L8ApjVKnjDkbHhfaty6kJGyQozy8xf6IxQCr0bPP3zXUrxuc?=
 =?us-ascii?q?feDh8+NQy0zODnCMhn2oMZQ2KPDbeVMLnOvl+Q+uIvP+6MaZcRuDb8KPgq+eTi?=
 =?us-ascii?q?jHAkmVIGeamp3J0XaG23H/h8IkWZZ2bsjckFEWsQogU+S+nq2xW/VyVObSOyQ7?=
 =?us-ascii?q?4k/WN8T4anFpvYAIaqhrOHwWG8BJIRY2lHDlWFFzDvb5mFXPEXLzufJ9IknjEa?=
 =?us-ascii?q?WLzydok6yBv7sQb7z6ZgfPPZ/zBduZ/92dww/eDKiBwp6RRyCMKS1XzLSHt7yX?=
 =?us-ascii?q?gVTT0717wqvEpm112Y2rJ5ifELKdsG3fJCUg4gOdb8wup2BsrpXQSJKs2IQ1av?=
 =?us-ascii?q?WNngATw3Qt8r2NgIS0J8Hdy4iVbExSX8UJEPkLnePJEo/7iU+nHgK8t5zz6SzK?=
 =?us-ascii?q?Q9gkNgR8JeOWCigoZ79g7aHYmPlF+WwfX5PZ8A1TLAoT/QhVGFu1tVBUspCf3I?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0CVBACjAQlchxHrdtBkHQIfBQeBT4Evg?=
 =?us-ascii?q?k8Tg3qIeI07mUMSGBSHViI4EgEDAQEBAQEBAgETAQEBCgsJCBsOIwyCNgUCAxo?=
 =?us-ascii?q?BBoJcAQIDAQIgHQEBBAopAQIDAQIGAQEKCw0CAiIEAgIDAR4SAQUBHAYTBYMcg?=
 =?us-ascii?q?gIBBJoNPIodcIEvgnYBAQWHJggSeYsTgVc/g241hEqDO4JXoGEHAoIgBI8iGJE?=
 =?us-ascii?q?1LJhQDyGBPIF2MxowdAaCNYInF4hehT9BMYEHiBpWgXcBAQ?=
X-IPAS-Result: =?us-ascii?q?A0CVBACjAQlchxHrdtBkHQIfBQeBT4Evgk8Tg3qIeI07mUM?=
 =?us-ascii?q?SGBSHViI4EgEDAQEBAQEBAgETAQEBCgsJCBsOIwyCNgUCAxoBBoJcAQIDAQIgH?=
 =?us-ascii?q?QEBBAopAQIDAQIGAQEKCw0CAiIEAgIDAR4SAQUBHAYTBYMcggIBBJoNPIodcIE?=
 =?us-ascii?q?vgnYBAQWHJggSeYsTgVc/g241hEqDO4JXoGEHAoIgBI8iGJE1LJhQDyGBPIF2M?=
 =?us-ascii?q?xowdAaCNYInF4hehT9BMYEHiBpWgXcBAQ?=
X-IronPort-AV: E=Sophos;i="5.56,322,1539673200"; 
   d="scan'208";a="54078588"
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from lists.gnu.org ([208.118.235.17])
  by mtab.intel.com with ESMTP/TLS/AES256-SHA; 06 Dec 2018 03:17:52 -0800
Received: from localhost ([::1]:40160 helo=lists.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>)
	id 1gUrfD-0000Rp-JD
	for like.xu@linux.intel.com; Thu, 06 Dec 2018 06:17:51 -0500
Received: from eggs.gnu.org ([2001:4830:134:3::10]:55139)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <peter.maydell@linaro.org>) id 1gUrdE-0007kL-9x
	for qemu-devel@nongnu.org; Thu, 06 Dec 2018 06:15:52 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <peter.maydell@linaro.org>) id 1gUrd9-0007HA-K0
	for qemu-devel@nongnu.org; Thu, 06 Dec 2018 06:15:48 -0500
Received: from mail-ot1-x344.google.com ([2607:f8b0:4864:20::344]:42309)
	by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)
	(Exim 4.71) (envelope-from <peter.maydell@linaro.org>)
	id 1gUrd9-0007Fw-Ef
	for qemu-devel@nongnu.org; Thu, 06 Dec 2018 06:15:43 -0500
Received: by mail-ot1-x344.google.com with SMTP id v23so39158otk.9
	for <qemu-devel@nongnu.org>; Thu, 06 Dec 2018 03:15:42 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google;
	h=mime-version:references:in-reply-to:from:date:message-id:subject:to
	:cc; bh=PsGCvJErBI50/srxAmTDYOgBN5m7oVf2nfwUF5wiCRw=;
	b=ZqpNySxWtamq5q04OWRVWZkN6XdLZ5qmYQxjZEtl1pbJtNU327elxzs5cMEJDM9Mr1
	f1BOpIZjdYBjdBqULR7uenPkNBAAXtLt5qUYztBGbWTary7zZxQ1YT3MxCEr8mMwJJy9
	/qc4acIHSBo08cDqSPbB1qWHxuk22Ub2lnLh4=
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
	d=1e100.net; s=20161025;
	h=x-gm-message-state:mime-version:references:in-reply-to:from:date
	:message-id:subject:to:cc;
	bh=PsGCvJErBI50/srxAmTDYOgBN5m7oVf2nfwUF5wiCRw=;
	b=AHcokopji6b8XNfkTotCRzeqmERfX6vn2JiXDJ5TDKvnfpsMa20h4QxNJPdHO8NFld
	ybhcqkWZhuaHyQ2WaH4aJ6pLf0ozjakI5xvLlYIAx+z/33uZYluvllS3T1ieoAyGu1rL
	+Y+7KORSGiB63dwWo9+/Y7UpI6CYw4GuDcQNgYMOlQwL3rEGDSo8mAzBLwE1+vncKQg3
	WsXxI2nZAXPLgx2kt7UtMaO9myNPCRKGKWMmhclr2NjaeDLJWQGFnkM3UXgMJz3vsJcW
	HxpV3RQUVgwGIwezOM+E+cVnrmZ8pdsy1tJ/+QL78OAdDjNnvjTdzz4NBM4pn4y17Gpm
	6s5A==
X-Gm-Message-State: AA+aEWZz6pwr43XmEp4I3YX83YCfd7EG5j0p4rn4QBtPvfmLRiyJcCv2
	Ld5l5wsi53QB/aHHnxvuirCaSSdlklUB6tw1eEmB8897
X-Google-Smtp-Source: AFSGD/Uj3elxgIsPjuLN/+xLxzuVHwDZS7Kbg5XGECkFf6lp7hoLNJuqGoJtlHfhrawl6KJuQrzATuBWFlKlDTmj8Lo=
X-Received: by 2002:a9d:5a81:: with SMTP id w1mr635855oth.317.1544094942064;
	Thu, 06 Dec 2018 03:15:42 -0800 (PST)
MIME-Version: 1.0
References: <20181203203839.757-1-richard.henderson@linaro.org>
	<20181203203839.757-3-richard.henderson@linaro.org>
In-Reply-To: <20181203203839.757-3-richard.henderson@linaro.org>
From: Peter Maydell <peter.maydell@linaro.org>
Date: Thu, 6 Dec 2018 11:15:30 +0000
Message-ID: <CAFEAcA-TT6AkKXiJnHjtW+VMuMCyXMC3PAho0pJ66VpECvifbg@mail.gmail.com>
To: Richard Henderson <richard.henderson@linaro.org>
Content-Type: text/plain; charset="UTF-8"
X-detected-operating-system: by eggs.gnu.org: Genre and OS details not
	recognized.
X-Received-From: 2607:f8b0:4864:20::344
Subject: Re: [Qemu-devel] [PATCH v2 02/10] target/arm: Add HCR_EL2 bits up
 to ARMv8.5
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel/>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: QEMU Developers <qemu-devel@nongnu.org>
Errors-To: qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>

On Mon, 3 Dec 2018 at 20:38, Richard Henderson
<richard.henderson@linaro.org> wrote:
>
> Post v8.3 bits taken from SysReg_v85_xml-00bet8.
>
> Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
> ---
>  target/arm/cpu.h | 22 +++++++++++++++++++++-
>  1 file changed, 21 insertions(+), 1 deletion(-)
>
> diff --git a/target/arm/cpu.h b/target/arm/cpu.h
> index 656a96a8f8..79d58978f7 100644
> --- a/target/arm/cpu.h
> +++ b/target/arm/cpu.h
> @@ -1249,7 +1249,7 @@ static inline void xpsr_write(CPUARMState *env, uint32_t val, uint32_t mask)
>  #define HCR_TIDCP     (1ULL << 20)
>  #define HCR_TACR      (1ULL << 21)
>  #define HCR_TSW       (1ULL << 22)
> -#define HCR_TPC       (1ULL << 23)
> +#define HCR_TPCP      (1ULL << 23)

We were using "TPC" here because that's what the 32-bit HCR
register names the bit; but standardizing on the 64-bit HCR_EL2
names makes sense.

thanks
-- PMM

