---
# https://vitepress.dev/reference/default-theme-home-page
layout: home

hero:
  name: "Welcome to the Verilog Guide"
  text: ""
  tagline: "This section covers the following topics "

features:
  - icon:  üìñ
    title: Introduction To Verilog
    details: Learn the Basics of Verilog HDL and implement various circuits using Verilog.
    link: "#üìñ-introduction-to-verilog"
  - icon: üö¶
    title: Finite State Machines
    details: Design a Verilog-based FSM that enhances your circuits with efficient sequential control and decision-making capabilities.
    link: "#üö¶-finite-state-machines"
  - icon : üñ•Ô∏è
    title: MIPS Single Cycle Processor
    details: Build an exciting MIPS single cycle processor which will allow you to run MIPS hardware commands.
    link: "#üñ•Ô∏è-single-cycle-mips-processor"
  - icon: üíæ
    title : Registers
    details : Learn about the registers in MIPS ISA.
    link : "#üíæ-registers"

---

<!-- For full documentation visit [mkdocs.org](https://www.mkdocs.org).     -->
<!--
This course covers the following topics-


* `Introduction To Verilog` - Learn the Basics of Verilog HDL.
* `Finite State Machines` - Design a Verilog-based Finite State Machine (FSM) that enhances your circuits with efficient sequential control and decision-making capabilities.
* `MIPS Single Cycle Processor` - Build an exciting MIPS single cycle processor which will allow you to run MIPS hardware commands. -->


## **üìñ Introduction to Verilog**

**THEORY** :

:::tip Open
[Documentation Link](./Intro.md)
:::

Video Explanation of Theory:

[Theory Vid Part 1 (INTRO TO VERILOG-LOGIC GATES-ADDERS-SUBTRACTORS)](https://youtu.be/SnNwp8LP_2k)  

<iframe width="400" height="315" src="https://www.youtube.com/embed/SnNwp8LP_2k" frameborder="0" allow="accelerometer; autoplay; clipboard-write; encrypted-media; gyroscope; picture-in-picture" allowfullscreen></iframe>

[Theory Vid Part 2 (PARITY-TILL END)](https://youtu.be/VU-qFRw2F_s)

<iframe width="400" height="315" src="https://www.youtube.com/embed/VU-qFRw2F_s" frameborder="0" allow="accelerometer; autoplay; clipboard-write; encrypted-media; gyroscope; picture-in-picture" allowfullscreen></iframe>


**IMPLEMENTATION:**

[How to Run Verilog Files in Quartus?](https://youtu.be/cICPPWahs0k)


<iframe width="400" height="315" src="https://www.youtube.com/embed/cICPPWahs0k" frameborder="0" allow="accelerometer; autoplay; clipboard-write; encrypted-media; gyroscope; picture-in-picture" allowfullscreen></iframe>

Sample Codes: [Link](https://github.com/hwlabnitc/Intro-to-Verilog)  

Video Explanation of Select Codes:

| Topic | Video Link |
| --- | --- |
| Verilog Syntax | [Verilog Syntax](https://youtu.be/xPxiqmg8utg) |
| Adder Subtractor | [Adder Subtractor](https://youtu.be/QKHHTn3Egt8) |
| DEMUX | [DEMUX](https://youtu.be/cZN4N8gheUE) |
| Counter | [Counter](https://youtu.be/lO8pcw8oQx8) |
| Decoder | [Decoder](https://youtu.be/w--_pwD1ugM) |


## **üö¶ Finite State Machines**

**THEORY** :  

:::tip Open
[Documentation Link](./fsm.md)
:::

Video Explanation of Concept:

1. [Main Concept](https://youtu.be/9nHTW8BrM_w)
2. [Syntax (Optional)](https://youtu.be/EqF6Gd7BQzk)

**IMPLEMENTATION:** 

Code Bank:
[Link to Sample Codes](https://github.com/hwlab-csed/Finite-State-Machines)

Video Explanation of Code (From Documentation):  

[Examples of FSM along with Code explanation](https://youtu.be/zHOonX-TYoI)

## **üñ•Ô∏è Single Cycle MIPS Processor**

**THEORY** :

:::tip Open
[Documentation Link](./SingleCycle.md)
:::

Video Explanation of Concept:

1. [Control Unit Theory](https://youtu.be/_QdWPSIrtVo)
2. [Datapath Theory](https://youtu.be/n8S_XsjyF9U)

**IMPLEMENTATION:** 

[Main Code](https://github.com/hwlab-csed/Single-Cycle-Processor)

Video Explanation of Code :

| Topic | Video Link |
|---|---|
| Code Modules 1 to 5 explained  | [Video Link](https://youtu.be/akrKa3O-7T8)|
| Code Modules 6 to 10 explained | [Video Link](https://youtu.be/Q51G2JWI5t0)|
|All Testbenches explained | [Video Link](https://youtu.be/_pPCv_fkO1w)|

**Code Bank** : [Link to Code Bank](https://github.com/hwlabnitc/Single-Cycle-Processor/blob/main/Sample%20Codes/SingleCycleV1.v)

[Link to Sample Codes](https://github.com/hwlabnitc/Single-Cycle-Processor)

|**Modification Questions & Solution** | Video Explanation |
|---|---|
| [Modify given code to include the Andi, Ori and Xori instructions](https://github.com/hwlabnitc/Single-Cycle-Processor/tree/main/Modification/andi%2C%20ori%2C%20xori/README.md) | N/A |
| [Modify given code to include the Jr (Jump Register) instruction](https://github.com/hwlabnitc/Single-Cycle-Processor/tree/main/Modification/jr/README.md) | [Video Explanation](https://www.youtube.com/watch?v=YdMKU0FelT4&list=PLJGMNIXnU1SLUNfqTxjIEp-oW4wWtr5Mc&index=10) |

[Assignment 3](https://github.com/hwlabnitc/Single-Cycle-Processor/blob/main/Assignment3/Questions.md)


## **üíæ Registers**

**THEORY** :
:::tip Open
[Documentation Link](./registers.md)
:::

 [Link to Sample Codes](https://github.com/hwlabnitc/Registers)

---
