// Seed: 31308933
module module_0 (
    output tri0  id_0,
    input  uwire id_1,
    output wire  id_2
    , id_5,
    output tri0  id_3
);
  assign id_5[-1] = -1 ? ~id_5 : -1;
  assign module_1.id_11 = 0;
endmodule
module module_1 (
    output logic id_0,
    input wand id_1,
    output supply0 id_2,
    input wor id_3,
    input tri1 id_4,
    input supply0 id_5,
    input supply0 id_6,
    input wire id_7,
    output uwire id_8,
    output wire id_9,
    input tri0 id_10,
    input wor id_11,
    input wire id_12,
    output uwire id_13,
    input uwire id_14,
    input tri1 id_15,
    output wire id_16,
    output tri0 id_17,
    output wire id_18,
    input tri id_19,
    input wor id_20,
    output supply0 id_21,
    input wand id_22,
    input tri id_23
);
  always @(posedge 1'h0 or posedge -1) id_0 <= 1;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_13,
      id_13
  );
endmodule
