---
title: "Computer Architecture Lab Projects"
permalink: /projects/ca-lab/
excerpt: "ARM Processor, Hazard Unit, Forwarding Unit, SRAM, and Cache"
collection: projects
type: other
daterange: Spring 2023
lang: Verilog
---

This is a collection of my projects for the Computer Architecture lab at the University of Tehran, held by [Prof. Saeed Safari](https://scholar.google.com/citations?user=wE5ee_kAAAAJ&hl=en) in Spring 2023. The repository containing the assignments is available [here](https://github.com/PashaBarahimi/Computer-Architecture-Lab-Projects) on GitHub. All projects were completed in groups of two.

Group members:

- [Pasha Barahimi](https://github.com/PashaBarahimi)
- [Misagh Mohaghegh](https://github.com/MisaghM)

## Assignments

1. ARM Processor Implementation (P1-P4)
2. Forwarding Unit (P5)
3. SRAM (P6)
4. Cache Memory (P7)
