Item(by='haberman', descendants=None, kids=[25001754, 24992120, 24999543, 24996423, 24992696], score=None, time=1604516461, title=None, item_type='comment', url=None, parent=24989682, text='&gt; Data may only be kept (passed) in BEAM registers between instructions.<p>&gt; This may seem silly, arenâ€™t machine registers faster?<p>&gt; Yes, but in practice not by much and it would make things more complicated.<p>My understanding is that the latency of an L1 cache load is 5 cycles on recent Intel processors.<p>In tight code that is a really substantial overhead. I get that register allocation is complicated, and I totally see the benefit of simplicity, but it&#x27;s hard not to think that this will significantly limit performance.')