<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xczu28dr-ffvg1517-2-e" LaunchTime="1605198790">
  <File Type="PA-TCL" Name="design_1_wrapper.tcl"/>
  <File Type="REPORTS-TCL" Name="design_1_wrapper_reports.tcl"/>
  <File Type="OPT-DCP" Name="design_1_wrapper_opt.dcp"/>
  <File Type="OPT-HWDEF" Name="design_1_wrapper.hwdef"/>
  <File Type="PWROPT-DCP" Name="design_1_wrapper_pwropt.dcp"/>
  <File Type="PLACE-DCP" Name="design_1_wrapper_placed.dcp"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="design_1_wrapper_incremental_reuse_pre_placed.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="design_1_wrapper_postplace_pwropt.dcp"/>
  <File Type="BITSTR-LTX" Name="design_1_wrapper.ltx"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <File Type="BG-BIT" Name="design_1_wrapper.bit"/>
  <File Type="BITSTR-MSK" Name="design_1_wrapper.msk"/>
  <File Type="BG-BGN" Name="design_1_wrapper.bgn"/>
  <File Type="BG-BIN" Name="design_1_wrapper.bin"/>
  <File Type="RDI-RDI" Name="design_1_wrapper.vdi"/>
  <File Type="BG-DRC" Name="design_1_wrapper.drc"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="design_1_wrapper_postroute_physopt.dcp"/>
  <File Type="BITSTR-MMI" Name="design_1_wrapper.mmi"/>
  <File Type="BITSTR-SYSDEF" Name="design_1_wrapper.sysdef"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="design_1_wrapper_postroute_physopt_bb.dcp"/>
  <File Type="BITSTR-BMM" Name="design_1_wrapper_bd.bmm"/>
  <File Type="BITSTR-NKY" Name="design_1_wrapper.nky"/>
  <File Type="PHYSOPT-DCP" Name="design_1_wrapper_physopt.dcp"/>
  <File Type="BITSTR-RBT" Name="design_1_wrapper.rbt"/>
  <File Type="ROUTE-TIMING-PB" Name="design_1_wrapper_timing_summary_routed.pb"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="design_1_wrapper_routed_bb.dcp"/>
  <File Type="ROUTE-DCP" Name="design_1_wrapper_routed.dcp"/>
  <File Type="ROUTE-ERROR-DCP" Name="design_1_wrapper_routed_error.dcp"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/bd/design_1/design_1.bd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../Basic_1x1/Basic_1x1.srcs/sources_1/bd/design_1/design_1.bd"/>
        <Attr Name="ImportTime" Val="1574242801"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/design_1/hdl/design_1_wrapper.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="design_1_wrapper"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/new/placing_constraints.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../Basic_1x1/Basic_1x1.srcs/constrs_1/new/placing_constraints.xdc"/>
        <Attr Name="ImportTime" Val="1574242577"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/constrs_1/new/timing.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="design_1_zynq_ultra_ps_e_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_xbar_3"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_clk_wiz_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_idle_packet_0_3"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axis_register_slice_0_14"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axis_broadcaster_0_5"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_bit_slicer_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axis_broadcaster_0_6"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axis_broadcaster_0_7"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axis_broadcaster_0_8"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_sample_concatenation_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_ddr4_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axis_register_slice_0_29"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_idle_packet_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_idle_packet_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_idle_packet_0_2"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_ddr_writer_0_7"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_idle_packet_0_5"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_idle_packet_0_7"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_idle_packet_0_4"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_idle_packet_0_6"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axis_register_slice_0_26"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_bit_slicer_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axis_register_slice_0_27"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_bit_slicer_2_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axis_register_slice_0_24"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_sample_concatenation_2_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axis_combiner_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axis_register_slice_0_25"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_bit_slicer_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axis_register_slice_0_23"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axis_data_fifo_0_13"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axis_register_slice_0_28"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axis_data_fifo_3_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_sample_concatenation_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axis_combiner_0_4"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axis_combiner_3_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axis_combiner_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axis_data_fifo_1_10"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axis_register_slice_0_30"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_sample_concatenation_0_2"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axis_data_fifo_0_6"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_SIVERS_gpio_0_0"/>
</GenRun>
