Archive Project report for MIPS32
Fri Sep 12 23:03:04 2014
Quartus II 64-Bit Version 12.0 Build 178 05/31/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Archive Project Summary
  3. Archive Project Messages
  4. Files Archived



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------+
; Archive Project Summary                                        ;
+------------------------+---------------------------------------+
; Archive Project Status ; Successful - Fri Sep 12 23:03:04 2014 ;
; Revision Name          ; MIPS32                                ;
; Top-level Entity Name  ; MIPS32                                ;
; Family                 ; Cyclone II                            ;
+------------------------+---------------------------------------+


+--------------------------+
; Archive Project Messages ;
+--------------------------+
Info: Running Export Database to generate version compatible database
Info: *******************************************************************
Info: Running Quartus II 64-Bit Database Export
    Info: Version 12.0 Build 178 05/31/2012 SJ Full Version
    Info: Processing started: Fri Sep 12 23:03:00 2014
Info: Command: quartus_cdb MIPS32 -c MIPS32 --export_database=export_db
Info (39038): Successfully exported the post-synthesis black-box database
Info (39038): Successfully exported the post-synthesis database
Info (39038): Successfully exported the post-fitter database
Info: Quartus II 64-Bit Database Export was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 441 megabytes
    Info: Processing ended: Fri Sep 12 23:03:03 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03
Info: File Set 'Custom' contains:
    Info: Programming output files
    Info: Incremental compilation database files
    Info: Automatically detected source files
    Info: Report files
    Info: Project source and settings files
    Info: Megafunction and IP library files
    Info: Version compatible database files
Info: ----------------------------------------------------------
Info: ----------------------------------------------------------
Info: Generated archive 'C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Document/Report/MIPS32.qar'
Info: ----------------------------------------------------------
Info: ----------------------------------------------------------
Info: Generated report 'MIPS32.archive.rpt'
Info (23030): Evaluation of Tcl script d:/altera/12.0/quartus/common/tcl/apps/qpm/qar.tcl was successful
Info: Quartus II 64-Bit Shell was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 307 megabytes
    Info: Processing ended: Fri Sep 12 23:03:04 2014
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


+---------------------------------------------------------------------------+
; Files Archived                                                            ;
+---------------------------------------------------------------------------+
; File Name                                                                 ;
+---------------------------------------------------------------------------+
; assignment_defaults.qdf                                                   ;
; before_fixing_bug.qsf                                                     ;
; before_fixing_bug_assignment_defaults.qdf                                 ;
; Chain1.cdf                                                                ;
; D:/altera/12.0/quartus/libraries/megafunctions/a_rdenreg.inc              ;
; D:/altera/12.0/quartus/libraries/megafunctions/aglobal120.inc             ;
; D:/altera/12.0/quartus/libraries/megafunctions/altdpram.inc               ;
; D:/altera/12.0/quartus/libraries/megafunctions/altram.inc                 ;
; D:/altera/12.0/quartus/libraries/megafunctions/altrom.inc                 ;
; D:/altera/12.0/quartus/libraries/megafunctions/altshift.inc               ;
; D:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf             ;
; D:/altera/12.0/quartus/libraries/megafunctions/bypassff.inc               ;
; D:/altera/12.0/quartus/libraries/megafunctions/cbx.lst                    ;
; D:/altera/12.0/quartus/libraries/megafunctions/lpm_add_sub.inc            ;
; D:/altera/12.0/quartus/libraries/megafunctions/lpm_decode.inc             ;
; D:/altera/12.0/quartus/libraries/megafunctions/lpm_mult.tdf               ;
; D:/altera/12.0/quartus/libraries/megafunctions/lpm_mux.inc                ;
; D:/altera/12.0/quartus/libraries/megafunctions/multcore.inc               ;
; D:/altera/12.0/quartus/libraries/megafunctions/stratix_ram_block.inc      ;
; data_memory.list                                                          ;
; db/altsyncram_2oi1.tdf                                                    ;
; db/altsyncram_qkh1.tdf                                                    ;
; db/MIPS32.cbx.xml                                                         ;
; db/MIPS32.ram0_ID_Registers_ada8f4a0.hdl.mif                              ;
; db/MIPS32.ram0_MEM_Data_Memory_3250c012.hdl.mif                           ;
; db/mult_i1t.tdf                                                           ;
; EX_ALU.v                                                                  ;
; EX_ALU_Control.v                                                          ;
; EX_ALU_Mux.v                                                              ;
; EX_Dest_Mux.v                                                             ;
; EX_Forward_A.v                                                            ;
; EX_Forward_B.v                                                            ;
; EX_MEM_Pipeline_Stage.v                                                   ;
; EX_PC_Add.v                                                               ;
; EX_Shift_Left_2.v                                                         ;
; Hazard_Handling_Unit.v                                                    ;
; ID_Control.v                                                              ;
; ID_EX_Pipeline_Stage.v                                                    ;
; ID_Jump.v                                                                 ;
; ID_Read_data_Mux.v                                                        ;
; ID_Registers.v                                                            ;
; ID_Sign_Extension.v                                                       ;
; IF_ID_EX_MEM_testing.vwf                                                  ;
; IF_ID_EX_MEM_WB_testing.vwf                                               ;
; IF_ID_EX_testing.vwf                                                      ;
; IF_ID_Pipeline_Stage.v                                                    ;
; IF_ID_testing.vwf                                                         ;
; IF_Instruction_Memory.v                                                   ;
; IF_PC_Add.v                                                               ;
; IF_PC_Mux.v                                                               ;
; IF_PC_Reg.v                                                               ;
; IF_testing.vwf                                                            ;
; incremental_db/compiled_partitions/MIPS32.db_info                         ;
; incremental_db/compiled_partitions/MIPS32.root_partition.cmp.cdb          ;
; incremental_db/compiled_partitions/MIPS32.root_partition.cmp.dfp          ;
; incremental_db/compiled_partitions/MIPS32.root_partition.cmp.hdb          ;
; incremental_db/compiled_partitions/MIPS32.root_partition.cmp.kpt          ;
; incremental_db/compiled_partitions/MIPS32.root_partition.cmp.logdb        ;
; incremental_db/compiled_partitions/MIPS32.root_partition.cmp.rcfdb        ;
; incremental_db/compiled_partitions/MIPS32.root_partition.map.cdb          ;
; incremental_db/compiled_partitions/MIPS32.root_partition.map.dpi          ;
; incremental_db/compiled_partitions/MIPS32.root_partition.map.hbdb.cdb     ;
; incremental_db/compiled_partitions/MIPS32.root_partition.map.hbdb.hb_info ;
; incremental_db/compiled_partitions/MIPS32.root_partition.map.hbdb.hdb     ;
; incremental_db/compiled_partitions/MIPS32.root_partition.map.hbdb.sig     ;
; incremental_db/compiled_partitions/MIPS32.root_partition.map.hdb          ;
; incremental_db/compiled_partitions/MIPS32.root_partition.map.kpt          ;
; instruction_memory.list                                                   ;
; MEM_Branch_AND.v                                                          ;
; MEM_Data_Memory.v                                                         ;
; MEM_to_MEM_Forward.v                                                      ;
; MEM_WB_Pipeline_Stage.v                                                   ;
; MIPS32.out.sdc                                                            ;
; MIPS32.qpf                                                                ;
; MIPS32.qsf                                                                ;
; MIPS32.sdc                                                                ;
; MIPS32.v                                                                  ;
; MIPS_Top.v                                                                ;
; output_files/stp1.stp                                                     ;
; register_file.list                                                        ;
; simulation/modelsim/testbench.v                                           ;
; stp1.stp                                                                  ;
; WB_MemtoReg_Mux.v                                                         ;
+---------------------------------------------------------------------------+


