Verilator Tree Dump (format 0x3900) from <e44427> to <e53565>
     NETLIST 0x55573dea1f80 <e1> {a0}
    1: MODULE 0x55573e2cedd0 <e40908> {c5}  TOP  L1 [P]
    1:1: CELLINLINE 0x55573e50b120 <e46676#> {c5}  mips_cpu_bus -> mips_cpu_bus
    1:1: CELLINLINE 0x55573e3f3c60 <e46678#> {c176}  mips_cpu_bus__DOT__register_file -> Register_File
    1:1: CELLINLINE 0x55573e3f3d70 <e46680#> {c194}  mips_cpu_bus__DOT__pc -> Program_Counter
    1:1: CELLINLINE 0x55573e3f3e80 <e46682#> {c203}  mips_cpu_bus__DOT__plus_four_adder -> Adder
    1:1: CELLINLINE 0x55573e3f3f90 <e46684#> {c209}  mips_cpu_bus__DOT__program_counter_multiplexer -> MUX_2INPUT
    1:1: CELLINLINE 0x55573e3f40a0 <e46686#> {c216}  mips_cpu_bus__DOT__program_counter_multiplexer_two -> MUX_2INPUT
    1:1: CELLINLINE 0x55573e3f41b0 <e46688#> {c223}  mips_cpu_bus__DOT__fetch_decode_register -> Fetch_Decode_Register
    1:1: CELLINLINE 0x55573e3f42c0 <e46690#> {c234}  mips_cpu_bus__DOT__control_unit -> Control_Unit
    1:1: CELLINLINE 0x55573e3f43d0 <e46692#> {c257}  mips_cpu_bus__DOT__reg_output_comparator -> Comparator
    1:1: CELLINLINE 0x55573e3f44e0 <e46694#> {c269}  mips_cpu_bus__DOT__adder_decode -> Adder
    1:1: CELLINLINE 0x55573e3f45f0 <e46696#> {c275}  mips_cpu_bus__DOT__decode_execute_register -> Decode_Execute_Register
    1:1: CELLINLINE 0x55573e3f4700 <e46698#> {c324}  mips_cpu_bus__DOT__plus_four_adder_execute -> Adder
    1:1: CELLINLINE 0x55573e3f4810 <e46700#> {c330}  mips_cpu_bus__DOT__write_register_execute_mux -> MUX_4INPUT
    1:1: CELLINLINE 0x55573e3f4920 <e46702#> {c339}  mips_cpu_bus__DOT__alu_input_mux -> ALU_Input_Mux
    1:1: CELLINLINE 0x55573e3f4a30 <e46704#> {c360}  mips_cpu_bus__DOT__alu -> ALU
    1:1: CELLINLINE 0x55573e3f4b40 <e46706#> {c372}  mips_cpu_bus__DOT__execute_memory_register -> Execute_Memory_Register
    1:1: CELLINLINE 0x55573e3f4c50 <e46708#> {c414}  mips_cpu_bus__DOT__memory_filter -> Memory_Filter
    1:1: CELLINLINE 0x55573e3f4d60 <e46710#> {c423}  mips_cpu_bus__DOT__memory_writeback_register -> Memory_Writeback_Register
    1:1: CELLINLINE 0x55573e3f4e70 <e46712#> {c456}  mips_cpu_bus__DOT__writeback_mux -> MUX_2INPUT
    1:1: CELLINLINE 0x55573e3f4f80 <e46714#> {c462}  mips_cpu_bus__DOT__hazard_unit -> Hazard_Unit
    1:2: VAR 0x55573e2cef00 <e40912> {c7} @dt=0x55573dec2600@(G/w1)  clk [PI] INPUT [P] PORT
    1:2: VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [P] PORT
    1:2: VAR 0x55573e2cf640 <e40923> {c9} @dt=0x55573dec2600@(G/w1)  active [PO] OUTPUT [P] PORT
    1:2: VAR 0x55573e2cf9e0 <e40929> {c10} @dt=0x55573dee44c0@(G/w32)  register_v0 [PO] OUTPUT [P] PORT
    1:2: VAR 0x55573e2cfd80 <e40935> {c13} @dt=0x55573dee44c0@(G/w32)  address [PO] OUTPUT [P] PORT
    1:2: VAR 0x55573e2d0120 <e40941> {c14} @dt=0x55573dec2600@(G/w1)  write [PO] OUTPUT [P] PORT
    1:2: VAR 0x55573e2d04c0 <e40947> {c15} @dt=0x55573dec2600@(G/w1)  read [PO] OUTPUT [P] PORT
    1:2: VAR 0x55573e2d0860 <e40953> {c16} @dt=0x55573dec2600@(G/w1)  waitrequest [PI] INPUT [P] PORT
    1:2: VAR 0x55573e2d0c00 <e40959> {c17} @dt=0x55573dee44c0@(G/w32)  writedata [PO] OUTPUT [P] PORT
    1:2: VAR 0x55573e2d0fa0 <e40965> {c18} @dt=0x55573dee7ca0@(G/w4)  byteenable [PO] OUTPUT [P] PORT
    1:2: VAR 0x55573e2d1340 <e40971> {c19} @dt=0x55573dee44c0@(G/w32)  readdata [PI] INPUT [P] PORT
    1:2: ASSIGNALIAS 0x55573e50b850 <e46723#> {c7} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e50b730 <e46720#> {c7} @dt=0x55573dec2600@(G/w1)  clk [RV] <- VAR 0x55573e2cef00 <e40912> {c7} @dt=0x55573dec2600@(G/w1)  clk [PI] INPUT [P] PORT
    1:2:2: VARREF 0x55573e50b610 <e46721#> {c7} @dt=0x55573dec2600@(G/w1)  clk [LV] => VAR 0x55573e3f5090 <e46815#> {c7} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__clk PORT
    1:2: ASSIGNALIAS 0x55573e50bb80 <e46732#> {c8} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e50ba60 <e46729#> {c8} @dt=0x55573dec2600@(G/w1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [P] PORT
    1:2:2: VARREF 0x55573e50b940 <e46730#> {c8} @dt=0x55573dec2600@(G/w1)  reset [LV] => VAR 0x55573e3f5210 <e35854> {c8} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__reset PORT
    1:2: ASSIGNALIAS 0x55573e50beb0 <e46741#> {c9} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e50bd90 <e46738#> {c9} @dt=0x55573dec2600@(G/w1)  active [RV] <- VAR 0x55573e2cf640 <e40923> {c9} @dt=0x55573dec2600@(G/w1)  active [PO] OUTPUT [P] PORT
    1:2:2: VARREF 0x55573e50bc70 <e46739#> {c9} @dt=0x55573dec2600@(G/w1)  active [LV] => VAR 0x55573e3f5390 <e35855> {c9} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__active PORT
    1:2: ASSIGNALIAS 0x55573e50c1e0 <e46750#> {c10} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e50c0c0 <e46747#> {c10} @dt=0x55573dee44c0@(G/w32)  register_v0 [RV] <- VAR 0x55573e2cf9e0 <e40929> {c10} @dt=0x55573dee44c0@(G/w32)  register_v0 [PO] OUTPUT [P] PORT
    1:2:2: VARREF 0x55573e50bfa0 <e46748#> {c10} @dt=0x55573dee44c0@(G/w32)  register_v0 [LV] => VAR 0x55573e3f5510 <e32618> {c10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_v0 PORT
    1:2: ASSIGNALIAS 0x55573e50c510 <e46759#> {c13} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e50c3f0 <e46756#> {c13} @dt=0x55573dee44c0@(G/w32)  address [RV] <- VAR 0x55573e2cfd80 <e40935> {c13} @dt=0x55573dee44c0@(G/w32)  address [PO] OUTPUT [P] PORT
    1:2:2: VARREF 0x55573e50c2d0 <e46757#> {c13} @dt=0x55573dee44c0@(G/w32)  address [LV] => VAR 0x55573e3f5690 <e35856> {c13} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__address PORT
    1:2: ASSIGNALIAS 0x55573e50c840 <e46768#> {c14} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e50c720 <e46765#> {c14} @dt=0x55573dec2600@(G/w1)  write [RV] <- VAR 0x55573e2d0120 <e40941> {c14} @dt=0x55573dec2600@(G/w1)  write [PO] OUTPUT [P] PORT
    1:2:2: VARREF 0x55573e50c600 <e46766#> {c14} @dt=0x55573dec2600@(G/w1)  write [LV] => VAR 0x55573e3f5810 <e35857> {c14} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__write PORT
    1:2: ASSIGNALIAS 0x55573e50cb70 <e46777#> {c15} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e50ca50 <e46774#> {c15} @dt=0x55573dec2600@(G/w1)  read [RV] <- VAR 0x55573e2d04c0 <e40947> {c15} @dt=0x55573dec2600@(G/w1)  read [PO] OUTPUT [P] PORT
    1:2:2: VARREF 0x55573e50c930 <e46775#> {c15} @dt=0x55573dec2600@(G/w1)  read [LV] => VAR 0x55573e3f5990 <e35858> {c15} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__read PORT
    1:2: ASSIGNALIAS 0x55573e50cea0 <e46786#> {c16} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e50cd80 <e46783#> {c16} @dt=0x55573dec2600@(G/w1)  waitrequest [RV] <- VAR 0x55573e2d0860 <e40953> {c16} @dt=0x55573dec2600@(G/w1)  waitrequest [PI] INPUT [P] PORT
    1:2:2: VARREF 0x55573e50cc60 <e46784#> {c16} @dt=0x55573dec2600@(G/w1)  waitrequest [LV] => VAR 0x55573e3f5b10 <e35859> {c16} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__waitrequest PORT
    1:2: ASSIGNALIAS 0x55573e50d1d0 <e46795#> {c17} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e50d0b0 <e46792#> {c17} @dt=0x55573dee44c0@(G/w32)  writedata [RV] <- VAR 0x55573e2d0c00 <e40959> {c17} @dt=0x55573dee44c0@(G/w32)  writedata [PO] OUTPUT [P] PORT
    1:2:2: VARREF 0x55573e50cf90 <e46793#> {c17} @dt=0x55573dee44c0@(G/w32)  writedata [LV] => VAR 0x55573e3f5c90 <e35860> {c17} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__writedata PORT
    1:2: ASSIGNALIAS 0x55573e50d500 <e46804#> {c18} @dt=0x55573dee7ca0@(G/w4)
    1:2:1: VARREF 0x55573e50d3e0 <e46801#> {c18} @dt=0x55573dee7ca0@(G/w4)  byteenable [RV] <- VAR 0x55573e2d0fa0 <e40965> {c18} @dt=0x55573dee7ca0@(G/w4)  byteenable [PO] OUTPUT [P] PORT
    1:2:2: VARREF 0x55573e50d2c0 <e46802#> {c18} @dt=0x55573dee7ca0@(G/w4)  byteenable [LV] => VAR 0x55573e3f5e10 <e32651> {c18} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable PORT
    1:2: ASSIGNALIAS 0x55573e50d830 <e46813#> {c19} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e50d710 <e46810#> {c19} @dt=0x55573dee44c0@(G/w32)  readdata [RV] <- VAR 0x55573e2d1340 <e40971> {c19} @dt=0x55573dee44c0@(G/w32)  readdata [PI] INPUT [P] PORT
    1:2:2: VARREF 0x55573e50d5f0 <e46811#> {c19} @dt=0x55573dee44c0@(G/w32)  readdata [LV] => VAR 0x55573e3f5f90 <e35861> {c19} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__readdata PORT
    1:2: VAR 0x55573e3f5090 <e46815#> {c7} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__clk PORT
    1:2: VAR 0x55573e3f5210 <e35854> {c8} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__reset PORT
    1:2: VAR 0x55573e3f5390 <e35855> {c9} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__active PORT
    1:2: VAR 0x55573e3f5510 <e32618> {c10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_v0 PORT
    1:2: VAR 0x55573e3f5690 <e35856> {c13} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__address PORT
    1:2: VAR 0x55573e3f5810 <e35857> {c14} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__write PORT
    1:2: VAR 0x55573e3f5990 <e35858> {c15} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__read PORT
    1:2: VAR 0x55573e3f5b10 <e35859> {c16} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__waitrequest PORT
    1:2: VAR 0x55573e3f5c90 <e35860> {c17} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__writedata PORT
    1:2: VAR 0x55573e3f5e10 <e32651> {c18} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable PORT
    1:2: VAR 0x55573e3f5f90 <e35861> {c19} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__readdata PORT
    1:2: VAR 0x55573e3f6110 <e35862> {c22} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__internal_clk VAR
    1:2: VAR 0x55573e3f6290 <e35863> {c25} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_prime VAR
    1:2: VAR 0x55573e3f6410 <e35864> {c26} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instr_address VAR
    1:2: VAR 0x55573e3f6590 <e35865> {c27} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_fetch VAR
    1:2: VAR 0x55573e3f6710 <e35866> {c28} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_mux_1_out VAR
    1:2: VAR 0x55573e3f6890 <e35867> {c29} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_fetch VAR
    1:2: VAR 0x55573e3f6a10 <e35868> {c32} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode VAR
    1:2: VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2: VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2: VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2: VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2: VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2: VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2: VAR 0x55573e3f7490 <e35874> {c39} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__equal_decode VAR
    1:2: VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2: VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2: VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2: VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2: VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2: VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2: VAR 0x55573e3f7f10 <e35880> {c46} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_decode VAR
    1:2: VAR 0x55573e3f8090 <e35881> {c51} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_branch_decode VAR
    1:2: VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2: VAR 0x55573e3f8390 <e35883> {c53} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2: VAR 0x55573e3f8510 <e35884> {c55} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op VAR
    1:2: ASSIGNW 0x55573e3f8690 <e35898> {c56} @dt=0x55573def2220@(G/w6)
    1:2:1: SEL 0x55573e3f8750 <e35896> {c56} @dt=0x55573def2220@(G/w6) decl[31:0]]
    1:2:1:1: VARREF 0x55573e3f8820 <e35885> {c56} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:1:2: CONST 0x55573e3f8940 <e32837> {c56} @dt=0x55573e254770@(G/sw5)  5'h1a
    1:2:1:3: CONST 0x55573e3f8ab0 <e35895> {c56} @dt=0x55573dee44c0@(G/w32)  32'h6
    1:2:2: VARREF 0x55573e3f8c20 <e35897> {c56} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op [LV] => VAR 0x55573e3f8510 <e35884> {c55} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op VAR
    1:2: VAR 0x55573e3f8d40 <e32844> {c57} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__read_address_1 VAR
    1:2: VAR 0x55573e3f8ec0 <e35899> {c57} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rs_decode VAR
    1:2: ASSIGNW 0x55573e3f9040 <e32859> {c58} @dt=0x55573def9b80@(G/w5)
    1:2:1: SEL 0x55573e3f9100 <e35911> {c58} @dt=0x55573def9b80@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x55573e3f91d0 <e35900> {c58} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:1:2: CONST 0x55573e3f92f0 <e32900> {c58} @dt=0x55573e254770@(G/sw5)  5'h15
    1:2:1:3: CONST 0x55573e3f9460 <e35910> {c58} @dt=0x55573dee44c0@(G/w32)  32'h5
    1:2:2: VARREF 0x55573e3f95d0 <e32858> {c58} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__read_address_1 [LV] => VAR 0x55573e3f8d40 <e32844> {c57} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__read_address_1 VAR
    1:2: ASSIGNW 0x55573e3f96f0 <e35925> {c59} @dt=0x55573def9b80@(G/w5)
    1:2:1: SEL 0x55573e3f97b0 <e35923> {c59} @dt=0x55573def9b80@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x55573e3f9880 <e35912> {c59} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:1:2: CONST 0x55573e3f99a0 <e32947> {c59} @dt=0x55573e254770@(G/sw5)  5'h15
    1:2:1:3: CONST 0x55573e3f9b10 <e35922> {c59} @dt=0x55573dee44c0@(G/w32)  32'h5
    1:2:2: VARREF 0x55573e3f9c80 <e35924> {c59} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rs_decode [LV] => VAR 0x55573e3f8ec0 <e35899> {c57} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rs_decode VAR
    1:2: VAR 0x55573e3f9da0 <e35926> {c60} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__read_address_2 VAR
    1:2: VAR 0x55573e3f9f20 <e35927> {c60} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rt_decode VAR
    1:2: ASSIGNW 0x55573e3fa0a0 <e35941> {c61} @dt=0x55573def9b80@(G/w5)
    1:2:1: SEL 0x55573e3fa160 <e35939> {c61} @dt=0x55573def9b80@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x55573e3fa230 <e35928> {c61} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:1:2: CONST 0x55573e3fa350 <e33010> {c61} @dt=0x55573e254770@(G/sw5)  5'h10
    1:2:1:3: CONST 0x55573e3fa4c0 <e35938> {c61} @dt=0x55573dee44c0@(G/w32)  32'h5
    1:2:2: VARREF 0x55573e3fa630 <e35940> {c61} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__read_address_2 [LV] => VAR 0x55573e3f9da0 <e35926> {c60} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__read_address_2 VAR
    1:2: ASSIGNW 0x55573e3fa750 <e35955> {c62} @dt=0x55573def9b80@(G/w5)
    1:2:1: SEL 0x55573e3fa810 <e35953> {c62} @dt=0x55573def9b80@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x55573e3fa8e0 <e35942> {c62} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:1:2: CONST 0x55573e3faa00 <e33057> {c62} @dt=0x55573e254770@(G/sw5)  5'h10
    1:2:1:3: CONST 0x55573e3fab70 <e35952> {c62} @dt=0x55573dee44c0@(G/w32)  32'h5
    1:2:2: VARREF 0x55573e3face0 <e35954> {c62} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rt_decode [LV] => VAR 0x55573e3f9f20 <e35927> {c60} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rt_decode VAR
    1:2: VAR 0x55573e3fae00 <e35956> {c63} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rd_decode VAR
    1:2: ASSIGNW 0x55573e3faf80 <e35970> {c64} @dt=0x55573def9b80@(G/w5)
    1:2:1: SEL 0x55573e3fb040 <e35968> {c64} @dt=0x55573def9b80@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x55573e3fb110 <e35957> {c64} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:1:2: CONST 0x55573e3fb230 <e33112> {c64} @dt=0x55573e254770@(G/sw5)  5'hb
    1:2:1:3: CONST 0x55573e3fb3a0 <e35967> {c64} @dt=0x55573dee44c0@(G/w32)  32'h5
    1:2:2: VARREF 0x55573e3fb510 <e35969> {c64} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rd_decode [LV] => VAR 0x55573e3fae00 <e35956> {c63} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rd_decode VAR
    1:2: VAR 0x55573e3fb630 <e33119> {c65} @dt=0x55573df020b0@(G/w16)  mips_cpu_bus__DOT__immediate VAR
    1:2: ASSIGNW 0x55573e3fb7b0 <e33126> {c66} @dt=0x55573df020b0@(G/w16)
    1:2:1: SEL 0x55573e3fb870 <e35982> {c66} @dt=0x55573df020b0@(G/w16) decl[31:0]]
    1:2:1:1: VARREF 0x55573e3fb940 <e35971> {c66} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:1:2: CONST 0x55573e3fba60 <e33167> {c66} @dt=0x55573e254770@(G/sw5)  5'h0
    1:2:1:3: CONST 0x55573e3fbbd0 <e35981> {c66} @dt=0x55573dee44c0@(G/w32)  32'h10
    1:2:2: VARREF 0x55573e3fbd40 <e33125> {c66} @dt=0x55573df020b0@(G/w16)  mips_cpu_bus__DOT__immediate [LV] => VAR 0x55573e3fb630 <e33119> {c65} @dt=0x55573df020b0@(G/w16)  mips_cpu_bus__DOT__immediate VAR
    1:2: VAR 0x55573e3fbe60 <e33174> {c67} @dt=0x55573df03f60@(G/w26)  mips_cpu_bus__DOT__j_offset VAR
    1:2: ASSIGNW 0x55573e3fbfe0 <e33181> {c68} @dt=0x55573df03f60@(G/w26)
    1:2:1: SEL 0x55573e3fc0a0 <e35994> {c68} @dt=0x55573df03f60@(G/w26) decl[31:0]]
    1:2:1:1: VARREF 0x55573e3fc170 <e35983> {c68} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:1:2: CONST 0x55573e3fc290 <e33221> {c68} @dt=0x55573e254770@(G/sw5)  5'h0
    1:2:1:3: CONST 0x55573e3fc400 <e35993> {c68} @dt=0x55573dee44c0@(G/w32)  32'h1a
    1:2:2: VARREF 0x55573e3fc570 <e33180> {c68} @dt=0x55573df03f60@(G/w26)  mips_cpu_bus__DOT__j_offset [LV] => VAR 0x55573e3fbe60 <e33174> {c67} @dt=0x55573df03f60@(G/w26)  mips_cpu_bus__DOT__j_offset VAR
    1:2: VAR 0x55573e3fc690 <e35995> {c70} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file_output_LO_decode VAR
    1:2: VAR 0x55573e3fc810 <e35996> {c71} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file_output_HI_decode VAR
    1:2: VAR 0x55573e3fc990 <e35997> {c72} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__shifter_output_decode VAR
    1:2: VAR 0x55573e3fcb10 <e35998> {c73} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode VAR
    1:2: VAR 0x55573e3fcc90 <e35999> {c74} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode VAR
    1:2: VAR 0x55573e3fce10 <e36000> {c75} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_decode VAR
    1:2: VAR 0x55573e3fcf90 <e36001> {c76} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_decode VAR
    1:2: VAR 0x55573e3fd110 <e36002> {c77} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode VAR
    1:2: VAR 0x55573e3fd290 <e36003> {c78} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2: VAR 0x55573e3fd410 <e36004> {c79} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_2 VAR
    1:2: VAR 0x55573e3fd590 <e36005> {c80} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_decode VAR
    1:2: VAR 0x55573e3fd710 <e36006> {c83} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_execute VAR
    1:2: VAR 0x55573e3fd890 <e36007> {c84} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_execute VAR
    1:2: VAR 0x55573e3fda10 <e36008> {c85} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_execute VAR
    1:2: VAR 0x55573e3fdb90 <e36009> {c86} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_execute VAR
    1:2: VAR 0x55573e3fdd10 <e36010> {c87} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_execute VAR
    1:2: VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2: VAR 0x55573e3fe010 <e36012> {c89} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_execute VAR
    1:2: VAR 0x55573e3fe190 <e36013> {c90} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_execute VAR
    1:2: VAR 0x55573e3fe310 <e36014> {c91} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_execute VAR
    1:2: VAR 0x55573e3fe490 <e36015> {c92} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute VAR
    1:2: VAR 0x55573e3fe610 <e36016> {c93} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_execute VAR
    1:2: VAR 0x55573e3fe790 <e36017> {c94} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute VAR
    1:2: VAR 0x55573e3fe910 <e36018> {c95} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_execute VAR
    1:2: VAR 0x55573e3fea90 <e36019> {c96} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_execute VAR
    1:2: VAR 0x55573e3fec10 <e36020> {c99} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_execute VAR
    1:2: VAR 0x55573e3fed90 <e36021> {c100} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_execute VAR
    1:2: VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2: VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2: VAR 0x55573e3ff210 <e36024> {c103} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__write_data_execute VAR
    1:2: VAR 0x55573e3ff390 <e36025> {c104} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2: VAR 0x55573e3ff510 <e36026> {c105} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_execute VAR
    1:2: VAR 0x55573e3ff690 <e36027> {c106} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_execute VAR
    1:2: VAR 0x55573e3ff810 <e36028> {c107} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rs_execute VAR
    1:2: VAR 0x55573e3ff990 <e36029> {c108} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2: VAR 0x55573e3ffb10 <e36030> {c109} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rd_execute VAR
    1:2: VAR 0x55573e3ffc90 <e36031> {c110} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__sign_imm_execute VAR
    1:2: VAR 0x55573e3ffe10 <e36032> {c111} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_eight_execute VAR
    1:2: VAR 0x55573e3fff90 <e36033> {c112} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute VAR
    1:2: VAR 0x55573e400110 <e36034> {c113} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_execute VAR
    1:2: VAR 0x55573e400290 <e36035> {c116} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2: VAR 0x55573e400410 <e36036> {c117} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2: VAR 0x55573e400590 <e36037> {c118} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory VAR
    1:2: VAR 0x55573e400710 <e36038> {c119} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_memory VAR
    1:2: VAR 0x55573e400890 <e36039> {c120} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_memory VAR
    1:2: VAR 0x55573e400a10 <e36040> {c121} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_memory VAR
    1:2: VAR 0x55573e400b90 <e36041> {c122} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_memory VAR
    1:2: VAR 0x55573e400d10 <e36042> {c123} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_memory VAR
    1:2: VAR 0x55573e400e90 <e36043> {c124} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_memory VAR
    1:2: VAR 0x55573e401010 <e36044> {c125} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2: VAR 0x55573e401190 <e36045> {c126} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory VAR
    1:2: VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2: VAR 0x55573e401490 <e36047> {c130} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory VAR
    1:2: VAR 0x55573e401610 <e36048> {c131} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory VAR
    1:2: VAR 0x55573e401790 <e36049> {c132} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__write_data_memory VAR
    1:2: VAR 0x55573e401910 <e36050> {c133} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory_resolved VAR
    1:2: VAR 0x55573e401a90 <e36051> {c134} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_memory VAR
    1:2: VAR 0x55573e401c10 <e36052> {c135} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_memory VAR
    1:2: VAR 0x55573e401d90 <e36053> {c138} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_writeback VAR
    1:2: VAR 0x55573e401f10 <e36054> {c139} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_writeback VAR
    1:2: VAR 0x55573e402090 <e36055> {c140} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_writeback VAR
    1:2: VAR 0x55573e402210 <e36056> {c141} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_writeback VAR
    1:2: VAR 0x55573e402390 <e36057> {c142} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_writeback VAR
    1:2: VAR 0x55573e402510 <e36058> {c143} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_writeback VAR
    1:2: VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2: VAR 0x55573e402810 <e36060> {c145} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback VAR
    1:2: VAR 0x55573e402990 <e36061> {c148} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_writeback VAR
    1:2: VAR 0x55573e402b10 <e36062> {c149} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__result_writeback VAR
    1:2: VAR 0x55573e402c90 <e36063> {c150} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback VAR
    1:2: VAR 0x55573e402e10 <e36064> {c151} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback VAR
    1:2: VAR 0x55573e402f90 <e36065> {c152} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_writeback VAR
    1:2: VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2: VAR 0x55573e403290 <e36067> {c154} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback_filtered VAR
    1:2: VAR 0x55573e403410 <e36068> {c157} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__stall_fetch VAR
    1:2: VAR 0x55573e403590 <e36069> {c158} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__stall_decode VAR
    1:2: VAR 0x55573e403710 <e36070> {c159} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__forward_A_decode VAR
    1:2: VAR 0x55573e403890 <e36071> {c160} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__forward_B_decode VAR
    1:2: VAR 0x55573e403a10 <e36072> {c161} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2: VAR 0x55573e403b90 <e33717> {c162} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus__DOT__forward_A_execute VAR
    1:2: VAR 0x55573e403d10 <e36073> {c163} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus__DOT__forward_B_execute VAR
    1:2: VAR 0x55573e403e90 <e36074> {c166} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__data_address VAR
    1:2: ASSIGNW 0x55573e404010 <e36077> {c171} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e4040d0 <e36075> {c171} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:2: VARREF 0x55573e4041f0 <e36076> {c171} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__data_address [LV] => VAR 0x55573e403e90 <e36074> {c166} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__data_address VAR
    1:2: ASSIGNW 0x55573e404310 <e36080> {c172} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e4043d0 <e36078> {c172} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__write_data_memory [RV] <- VAR 0x55573e401790 <e36049> {c132} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__write_data_memory VAR
    1:2:2: VARREF 0x55573e4044f0 <e36079> {c172} @dt=0x55573dee44c0@(G/w32)  writedata [LV] => VAR 0x55573e2d0c00 <e40959> {c17} @dt=0x55573dee44c0@(G/w32)  writedata [PO] OUTPUT [P] PORT
    1:2: VAR 0x55573e404610 <e36081> {c175} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_v0_reg_file VAR
    1:2: ASSIGNW 0x55573e404790 <e36151> {c251} @dt=0x55573dee44c0@(G/w32)
    1:2:1: COND 0x55573e404850 <e36149> {c251} @dt=0x55573dee44c0@(G/w32)
    1:2:1:1: VARREF 0x55573e404910 <e36146> {c251} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__forward_A_decode [RV] <- VAR 0x55573e403710 <e36070> {c159} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__forward_A_decode VAR
    1:2:1:2: VARREF 0x55573e404a30 <e36147> {c251} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:1:3: VARREF 0x55573e404b50 <e36148> {c251} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode [RV] <- VAR 0x55573e3fcb10 <e35998> {c73} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode VAR
    1:2:2: VARREF 0x55573e404c70 <e36150> {c251} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_1 [LV] => VAR 0x55573e3fd290 <e36003> {c78} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2: ASSIGNW 0x55573e404d90 <e36157> {c252} @dt=0x55573dee44c0@(G/w32)
    1:2:1: COND 0x55573e404e50 <e36155> {c252} @dt=0x55573dee44c0@(G/w32)
    1:2:1:1: VARREF 0x55573e404f10 <e36152> {c252} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__forward_B_decode [RV] <- VAR 0x55573e403890 <e36071> {c160} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__forward_B_decode VAR
    1:2:1:2: VARREF 0x55573e405030 <e36153> {c252} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:1:3: VARREF 0x55573e405150 <e36154> {c252} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode [RV] <- VAR 0x55573e3fcc90 <e35999> {c74} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode VAR
    1:2:2: VARREF 0x55573e405270 <e36156> {c252} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_2 [LV] => VAR 0x55573e3fd410 <e36004> {c79} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_2 VAR
    1:2: ASSIGNW 0x55573e405390 <e36163> {c253} @dt=0x55573dee44c0@(G/w32)
    1:2:1: COND 0x55573e405450 <e36161> {c253} @dt=0x55573dee44c0@(G/w32)
    1:2:1:1: VARREF 0x55573e405510 <e36158> {c253} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode [RV] <- VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:1:2: VARREF 0x55573e405630 <e36159> {c253} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file_output_LO_decode [RV] <- VAR 0x55573e3fc690 <e35995> {c70} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file_output_LO_decode VAR
    1:2:1:3: VARREF 0x55573e405750 <e36160> {c253} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode [RV] <- VAR 0x55573e3fcb10 <e35998> {c73} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode VAR
    1:2:2: VARREF 0x55573e405870 <e36162> {c253} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_decode [LV] => VAR 0x55573e3fce10 <e36000> {c75} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_decode VAR
    1:2: ASSIGNW 0x55573e405990 <e36169> {c254} @dt=0x55573dee44c0@(G/w32)
    1:2:1: COND 0x55573e405a50 <e36167> {c254} @dt=0x55573dee44c0@(G/w32)
    1:2:1:1: VARREF 0x55573e405b10 <e36164> {c254} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode [RV] <- VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:1:2: VARREF 0x55573e405c30 <e36165> {c254} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file_output_HI_decode [RV] <- VAR 0x55573e3fc810 <e35996> {c71} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file_output_HI_decode VAR
    1:2:1:3: VARREF 0x55573e405d50 <e36166> {c254} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode [RV] <- VAR 0x55573e3fcc90 <e35999> {c74} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode VAR
    1:2:2: VARREF 0x55573e405e70 <e36168> {c254} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_decode [LV] => VAR 0x55573e3fcf90 <e36001> {c76} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_decode VAR
    1:2: ASSIGNW 0x55573e405f90 <e36179> {c265} @dt=0x55573dec2600@(G/w1)
    1:2:1: AND 0x55573e406050 <e36177> {c265} @dt=0x55573dec2600@(G/w1)
    1:2:1:1: VARREF 0x55573e406110 <e36175> {c265} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode [RV] <- VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:1:2: VARREF 0x55573e406230 <e36176> {c265} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__equal_decode [RV] <- VAR 0x55573e3f7490 <e35874> {c39} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__equal_decode VAR
    1:2:2: VARREF 0x55573e406350 <e36178> {c265} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode [LV] => VAR 0x55573e3f6a10 <e35868> {c32} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode VAR
    1:2: ASSIGNW 0x55573e406470 <e36206> {c266} @dt=0x55573dee44c0@(G/w32)
    1:2:1: CONCAT 0x55573e406530 <e41884> {c266} @dt=0x55573dee44c0@(G/w32)
    1:2:1:1: REPLICATE 0x55573e4065f0 <e36201> {c266} @dt=0x55573df020b0@(G/w16)
    1:2:1:1:1: SEL 0x55573e4066b0 <e36190> {c266} @dt=0x55573dec2600@(G/w1) decl[15:0]]
    1:2:1:1:1:1: VARREF 0x55573e406780 <e33902> {c266} @dt=0x55573df020b0@(G/w16)  mips_cpu_bus__DOT__immediate [RV] <- VAR 0x55573e3fb630 <e33119> {c65} @dt=0x55573df020b0@(G/w16)  mips_cpu_bus__DOT__immediate VAR
    1:2:1:1:1:2: CONST 0x55573e4068a0 <e33927> {c266} @dt=0x55573e2aa6c0@(G/sw4)  4'hf
    1:2:1:1:1:3: CONST 0x55573e406a10 <e36189> {c266} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:1:1:2: CONST 0x55573e406b80 <e36200> {c266} @dt=0x55573e2b6260@(G/sw32)  32'sh10
    1:2:1:2: VARREF 0x55573e406cf0 <e33933> {c266} @dt=0x55573df020b0@(G/w16)  mips_cpu_bus__DOT__immediate [RV] <- VAR 0x55573e3fb630 <e33119> {c65} @dt=0x55573df020b0@(G/w16)  mips_cpu_bus__DOT__immediate VAR
    1:2:2: VARREF 0x55573e406e10 <e36205> {c266} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode [LV] => VAR 0x55573e3fd110 <e36002> {c77} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode VAR
    1:2: ASSIGNW 0x55573e406f30 <e36220> {c267} @dt=0x55573dee44c0@(G/w32)
    1:2:1: SHIFTL 0x55573e406ff0 <e36218> {c267} @dt=0x55573dee44c0@(G/w32)
    1:2:1:1: VARREF 0x55573e4070b0 <e36207> {c267} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode [RV] <- VAR 0x55573e3fd110 <e36002> {c77} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode VAR
    1:2:1:2: CONST 0x55573e4071d0 <e36217> {c267} @dt=0x55573e2b6260@(G/sw32)  32'sh2
    1:2:2: VARREF 0x55573e407340 <e36219> {c267} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__shifter_output_decode [LV] => VAR 0x55573e3fc990 <e35997> {c72} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__shifter_output_decode VAR
    1:2: ASSIGNW 0x55573e407460 <e36314> {c370} @dt=0x55573dee44c0@(G/w32)
    1:2:1: CONCAT 0x55573e407520 <e41906> {c370} @dt=0x55573dee44c0@(G/w32)
    1:2:1:1: SEL 0x55573e4075e0 <e41900> {c370} @dt=0x55573dee7ca0@(G/w4) decl[31:0]]
    1:2:1:1:1: VARREF 0x55573e4076b0 <e36297> {c370} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode [RV] <- VAR 0x55573e3f8390 <e35883> {c53} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2:1:1:2: CONST 0x55573e4077d0 <e34072> {c370} @dt=0x55573e254770@(G/sw5)  5'h1c
    1:2:1:1:3: CONST 0x55573e407940 <e36307> {c370} @dt=0x55573dee44c0@(G/w32)  32'h4
    1:2:1:2: CONCAT 0x55573e407ab0 <e41901> {c370} @dt=0x55573df50f50@(G/w28)
    1:2:1:2:1: VARREF 0x55573e407b70 <e41893> {c370} @dt=0x55573df03f60@(G/w26)  mips_cpu_bus__DOT__j_offset [RV] <- VAR 0x55573e3fbe60 <e33174> {c67} @dt=0x55573df03f60@(G/w26)  mips_cpu_bus__DOT__j_offset VAR
    1:2:1:2:2: CONST 0x55573e407c90 <e41894> {c370} @dt=0x55573deefda0@(G/w2)  2'h0
    1:2:2: VARREF 0x55573e407e00 <e36313> {c370} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_decode [LV] => VAR 0x55573e3fd590 <e36005> {c80} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_decode VAR
    1:2: ASSIGNW 0x55573e407f20 <e36354> {c413} @dt=0x55573dee44c0@(G/w32)
    1:2:1: COND 0x55573e407fe0 <e36352> {c413} @dt=0x55573dee44c0@(G/w32)
    1:2:1:1: VARREF 0x55573e4080a0 <e36349> {c413} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_memory [RV] <- VAR 0x55573e400d10 <e36042> {c123} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_memory VAR
    1:2:1:2: VARREF 0x55573e4081c0 <e36350> {c413} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_memory [RV] <- VAR 0x55573e401a90 <e36051> {c134} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_memory VAR
    1:2:1:3: VARREF 0x55573e4082e0 <e36351> {c413} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:2: VARREF 0x55573e408400 <e36353> {c413} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory_resolved [LV] => VAR 0x55573e401910 <e36050> {c133} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory_resolved VAR
    1:2: ASSIGNW 0x55573e408520 <e36419> {c490} @dt=0x55573dec2600@(G/w1)
    1:2:1: NOT 0x55573e4085e0 <e41915> {c490} @dt=0x55573dec2600@(G/w1)
    1:2:1:1: VARREF 0x55573e4086a0 <e41913> {c490} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_writeback [RV] <- VAR 0x55573e402390 <e36057> {c142} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_writeback VAR
    1:2:2: VARREF 0x55573e4087c0 <e36418> {c490} @dt=0x55573dec2600@(G/w1)  active [LV] => VAR 0x55573e2cf640 <e40923> {c9} @dt=0x55573dec2600@(G/w1)  active [PO] OUTPUT [P] PORT
    1:2: ASSIGNW 0x55573e4088e0 <e34199> {c491} @dt=0x55573dee7ca0@(G/w4)
    1:2:1: VARREF 0x55573e4089a0 <e36420> {c491} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory [RV] <- VAR 0x55573e401190 <e36045> {c126} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory VAR
    1:2:2: VARREF 0x55573e408ac0 <e34198> {c491} @dt=0x55573dee7ca0@(G/w4)  byteenable [LV] => VAR 0x55573e2d0fa0 <e40965> {c18} @dt=0x55573dee7ca0@(G/w4)  byteenable [PO] OUTPUT [P] PORT
    1:2: ALWAYS 0x55573e408be0 <e4712> {c493} [always_comb]
    1:2:2: ASSIGN 0x55573e408ca0 <e42175> {c494} @dt=0x55573deefda0@(G/w2)
    1:2:2:1: CONST 0x55573e408d60 <e36421> {c494} @dt=0x55573deefda0@(G/w2)  2'h0
    1:2:2:2: SEL 0x55573e408ed0 <e36433> {c494} @dt=0x55573deefda0@(G/w2) decl[31:0]]
    1:2:2:2:1: VARREF 0x55573e408fa0 <e36422> {c494} @dt=0x55573dee44c0@(G/w32)  address [LV] => VAR 0x55573e2cfd80 <e40935> {c13} @dt=0x55573dee44c0@(G/w32)  address [PO] OUTPUT [P] PORT
    1:2:2:2:2: CONST 0x55573e4090c0 <e34240> {c494} @dt=0x55573e254770@(G/sw5)  5'h0
    1:2:2:2:3: CONST 0x55573e409230 <e36432> {c494} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:2: IF 0x55573e4093a0 <e3845> {c495}
    1:2:2:1: EQ 0x55573e409470 <e36437> {c495} @dt=0x55573dec2600@(G/w1)
    1:2:2:1:1: CONST 0x55573e409530 <e41920> {c495} @dt=0x55573def9b80@(G/w5)  5'h2
    1:2:2:1:2: VARREF 0x55573e4096a0 <e41921> {c495} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x55573e400410 <e36036> {c117} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:2:2: ASSIGN 0x55573e4097c0 <e42136> {c496} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:1: VARREF 0x55573e409880 <e36438> {c496} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:2:2:2: VARREF 0x55573e4099a0 <e34246> {c496} @dt=0x55573dee44c0@(G/w32)  register_v0 [LV] => VAR 0x55573e2cf9e0 <e40929> {c10} @dt=0x55573dee44c0@(G/w32)  register_v0 [PO] OUTPUT [P] PORT
    1:2:2:3: IF 0x55573e409ac0 <e3841> {c497}
    1:2:2:3:1: EQ 0x55573e409b90 <e36441> {c497} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:1:1: CONST 0x55573e409c50 <e41924> {c497} @dt=0x55573def9b80@(G/w5)  5'h2
    1:2:2:3:1:2: VARREF 0x55573e409dc0 <e41925> {c497} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_writeback [RV] <- VAR 0x55573e402990 <e36061> {c148} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_writeback VAR
    1:2:2:3:2: ASSIGN 0x55573e409ee0 <e42139> {c498} @dt=0x55573dee44c0@(G/w32)
    1:2:2:3:2:1: VARREF 0x55573e409fa0 <e36442> {c498} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__result_writeback [RV] <- VAR 0x55573e402b10 <e36062> {c149} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__result_writeback VAR
    1:2:2:3:2:2: VARREF 0x55573e40a0c0 <e34249> {c498} @dt=0x55573dee44c0@(G/w32)  register_v0 [LV] => VAR 0x55573e2cf9e0 <e40929> {c10} @dt=0x55573dee44c0@(G/w32)  register_v0 [PO] OUTPUT [P] PORT
    1:2:2:3:3: ASSIGN 0x55573e40a1e0 <e42142> {c500} @dt=0x55573dee44c0@(G/w32)
    1:2:2:3:3:1: VARREF 0x55573e40a2a0 <e36443> {c500} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_v0_reg_file [RV] <- VAR 0x55573e404610 <e36081> {c175} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_v0_reg_file VAR
    1:2:2:3:3:2: VARREF 0x55573e40a3c0 <e34252> {c500} @dt=0x55573dee44c0@(G/w32)  register_v0 [LV] => VAR 0x55573e2cf9e0 <e40929> {c10} @dt=0x55573dee44c0@(G/w32)  register_v0 [PO] OUTPUT [P] PORT
    1:2:2: IF 0x55573e40a4e0 <e4710> {c502}
    1:2:2:1: OR 0x55573e40a5b0 <e41955> {c502} @dt=0x55573dec2600@(G/w1)
    1:2:2:1:1: OR 0x55573e40a670 <e41951> {c502} @dt=0x55573dec2600@(G/w1)
    1:2:2:1:1:1: EQ 0x55573e40a730 <e41937> {c502} @dt=0x55573dec2600@(G/w1)
    1:2:2:1:1:1:1: CONST 0x55573e40a7f0 <e41928> {c502} @dt=0x55573deefda0@(G/w2)  2'h0
    1:2:2:1:1:1:2: VARREF 0x55573e40a960 <e41929> {c502} @dt=0x55573deefda0@(G/w2)  fetch_state [RV] <- VAR 0x55573e41a8e0 <e36723> {c576} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__fetch_state VAR
    1:2:2:1:1:2: EQ 0x55573e40aa80 <e41938> {c502} @dt=0x55573dec2600@(G/w1)
    1:2:2:1:1:2:1: CONST 0x55573e40ab40 <e41932> {c502} @dt=0x55573deefda0@(G/w2)  2'h1
    1:2:2:1:1:2:2: VARREF 0x55573e40acb0 <e41933> {c502} @dt=0x55573deefda0@(G/w2)  fetch_state [RV] <- VAR 0x55573e41a8e0 <e36723> {c576} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__fetch_state VAR
    1:2:2:1:2: EQ 0x55573e40add0 <e41952> {c502} @dt=0x55573dec2600@(G/w1)
    1:2:2:1:2:1: CONST 0x55573e40ae90 <e41946> {c502} @dt=0x55573deefda0@(G/w2)  2'h3
    1:2:2:1:2:2: VARREF 0x55573e40b000 <e41947> {c502} @dt=0x55573deefda0@(G/w2)  fetch_state [RV] <- VAR 0x55573e41a8e0 <e36723> {c576} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__fetch_state VAR
    1:2:2:2: ASSIGN 0x55573e40b120 <e42145> {c503} @dt=0x55573dee7ca0@(G/w4)
    1:2:2:2:1: CONST 0x55573e40b1e0 <e36455> {c503} @dt=0x55573dee7ca0@(G/w4)  4'hf
    1:2:2:2:2: VARREF 0x55573e40b350 <e36456> {c503} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory [LV] => VAR 0x55573e401190 <e36045> {c126} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory VAR
    1:2:2:2: ASSIGN 0x55573e40b470 <e34312> {c504} @dt=0x55573e2abd30@(G/w30)
    1:2:2:2:1: SEL 0x55573e40b530 <e34334> {c504} @dt=0x55573e2abd30@(G/w30) decl[31:0]]
    1:2:2:2:1:1: VARREF 0x55573e40b600 <e36458> {c504} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instr_address [RV] <- VAR 0x55573e3f6410 <e35864> {c26} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instr_address VAR
    1:2:2:2:1:2: CONST 0x55573e40b720 <e34353> {c504} @dt=0x55573e254770@(G/sw5)  5'h2
    1:2:2:2:1:3: CONST 0x55573e40b890 <e36468> {c504} @dt=0x55573dee44c0@(G/w32)  32'h1e
    1:2:2:2:2: SEL 0x55573e40ba00 <e34288> {c504} @dt=0x55573e2abd30@(G/w30) decl[31:0]]
    1:2:2:2:2:1: VARREF 0x55573e40bad0 <e36469> {c504} @dt=0x55573dee44c0@(G/w32)  address [LV] => VAR 0x55573e2cfd80 <e40935> {c13} @dt=0x55573dee44c0@(G/w32)  address [PO] OUTPUT [P] PORT
    1:2:2:2:2:2: CONST 0x55573e40bbf0 <e34307> {c504} @dt=0x55573e254770@(G/sw5)  5'h2
    1:2:2:2:2:3: CONST 0x55573e40bd60 <e36479> {c504} @dt=0x55573dee44c0@(G/w32)  32'h1e
    1:2:2:3: ASSIGN 0x55573e40bed0 <e42172> {c507} @dt=0x55573e2abd30@(G/w30)
    1:2:2:3:1: SEL 0x55573e40bf90 <e34425> {c507} @dt=0x55573e2abd30@(G/w30) decl[31:0]]
    1:2:2:3:1:1: VARREF 0x55573e40c060 <e36480> {c507} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__data_address [RV] <- VAR 0x55573e403e90 <e36074> {c166} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__data_address VAR
    1:2:2:3:1:2: CONST 0x55573e40c180 <e34444> {c507} @dt=0x55573e254770@(G/sw5)  5'h2
    1:2:2:3:1:3: CONST 0x55573e40c2f0 <e36490> {c507} @dt=0x55573dee44c0@(G/w32)  32'h1e
    1:2:2:3:2: SEL 0x55573e40c460 <e34379> {c507} @dt=0x55573e2abd30@(G/w30) decl[31:0]]
    1:2:2:3:2:1: VARREF 0x55573e40c530 <e36491> {c507} @dt=0x55573dee44c0@(G/w32)  address [LV] => VAR 0x55573e2cfd80 <e40935> {c13} @dt=0x55573dee44c0@(G/w32)  address [PO] OUTPUT [P] PORT
    1:2:2:3:2:2: CONST 0x55573e40c650 <e34398> {c507} @dt=0x55573e254770@(G/sw5)  5'h2
    1:2:2:3:2:3: CONST 0x55573e40c7c0 <e36501> {c507} @dt=0x55573dee44c0@(G/w32)  32'h1e
    1:2:2:3: CASE 0x55573e40c930 <e4707> {c508}
    1:2:2:3:1: VARREF 0x55573e40ca00 <e36502> {c508} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_memory [RV] <- VAR 0x55573e401010 <e36044> {c125} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2:2:3:2: CASEITEM 0x55573e40cb20 <e4073> {c509}
    1:2:2:3:2:1: CONST 0x55573e40cbe0 <e36503> {c509} @dt=0x55573def2220@(G/w6)  6'h20
    1:2:2:3:2:2: CASE 0x55573e40cd50 <e42148> {c510}
    1:2:2:3:2:2:1: SEL 0x55573e40ce20 <e36515> {c510} @dt=0x55573deefda0@(G/w2) decl[31:0]]
    1:2:2:3:2:2:1:1: VARREF 0x55573e40cef0 <e36504> {c510} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__data_address [RV] <- VAR 0x55573e403e90 <e36074> {c166} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__data_address VAR
    1:2:2:3:2:2:1:2: CONST 0x55573e40d010 <e34490> {c510} @dt=0x55573e254770@(G/sw5)  5'h0
    1:2:2:3:2:2:1:3: CONST 0x55573e40d180 <e36514> {c510} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:2:3:2:2:2: CASEITEM 0x55573e40d2f0 <e4018> {c511}
    1:2:2:3:2:2:2:1: CONST 0x55573e40d3b0 <e36516> {c511} @dt=0x55573deefda0@(G/w2)  2'h0
    1:2:2:3:2:2:2:2: ASSIGN 0x55573e40d520 <e36519> {c511} @dt=0x55573dee7ca0@(G/w4)
    1:2:2:3:2:2:2:2:1: CONST 0x55573e40d5e0 <e36517> {c511} @dt=0x55573dee7ca0@(G/w4)  4'h1
    1:2:2:3:2:2:2:2:2: VARREF 0x55573e40d750 <e36518> {c511} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory [LV] => VAR 0x55573e401190 <e36045> {c126} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory VAR
    1:2:2:3:2:2:2: CASEITEM 0x55573e40d870 <e4036> {c512}
    1:2:2:3:2:2:2:1: CONST 0x55573e40d930 <e36520> {c512} @dt=0x55573deefda0@(G/w2)  2'h1
    1:2:2:3:2:2:2:2: ASSIGN 0x55573e40daa0 <e36523> {c512} @dt=0x55573dee7ca0@(G/w4)
    1:2:2:3:2:2:2:2:1: CONST 0x55573e40db60 <e36521> {c512} @dt=0x55573dee7ca0@(G/w4)  4'h2
    1:2:2:3:2:2:2:2:2: VARREF 0x55573e40dcd0 <e36522> {c512} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory [LV] => VAR 0x55573e401190 <e36045> {c126} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory VAR
    1:2:2:3:2:2:2: CASEITEM 0x55573e40ddf0 <e4054> {c513}
    1:2:2:3:2:2:2:1: CONST 0x55573e40deb0 <e36524> {c513} @dt=0x55573deefda0@(G/w2)  2'h2
    1:2:2:3:2:2:2:2: ASSIGN 0x55573e40e020 <e36527> {c513} @dt=0x55573dee7ca0@(G/w4)
    1:2:2:3:2:2:2:2:1: CONST 0x55573e40e0e0 <e36525> {c513} @dt=0x55573dee7ca0@(G/w4)  4'h4
    1:2:2:3:2:2:2:2:2: VARREF 0x55573e40e250 <e36526> {c513} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory [LV] => VAR 0x55573e401190 <e36045> {c126} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory VAR
    1:2:2:3:2:2:2: CASEITEM 0x55573e40e370 <e4072> {c514}
    1:2:2:3:2:2:2:1: CONST 0x55573e40e430 <e36528> {c514} @dt=0x55573deefda0@(G/w2)  2'h3
    1:2:2:3:2:2:2:2: ASSIGN 0x55573e40e5a0 <e36531> {c514} @dt=0x55573dee7ca0@(G/w4)
    1:2:2:3:2:2:2:2:1: CONST 0x55573e40e660 <e36529> {c514} @dt=0x55573dee7ca0@(G/w4)  4'h8
    1:2:2:3:2:2:2:2:2: VARREF 0x55573e40e7d0 <e36530> {c514} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory [LV] => VAR 0x55573e401190 <e36045> {c126} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory VAR
    1:2:2:3:2: CASEITEM 0x55573e40e8f0 <e4172> {c517}
    1:2:2:3:2:1: CONST 0x55573e40e9b0 <e36532> {c517} @dt=0x55573def2220@(G/w6)  6'h24
    1:2:2:3:2:2: CASE 0x55573e40eb20 <e42151> {c518}
    1:2:2:3:2:2:1: SEL 0x55573e40ebf0 <e36544> {c518} @dt=0x55573deefda0@(G/w2) decl[31:0]]
    1:2:2:3:2:2:1:1: VARREF 0x55573e40ecc0 <e36533> {c518} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__data_address [RV] <- VAR 0x55573e403e90 <e36074> {c166} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__data_address VAR
    1:2:2:3:2:2:1:2: CONST 0x55573e40ede0 <e34543> {c518} @dt=0x55573e254770@(G/sw5)  5'h0
    1:2:2:3:2:2:1:3: CONST 0x55573e40ef50 <e36543> {c518} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:2:3:2:2:2: CASEITEM 0x55573e40f0c0 <e4116> {c519}
    1:2:2:3:2:2:2:1: CONST 0x55573e40f180 <e36545> {c519} @dt=0x55573deefda0@(G/w2)  2'h0
    1:2:2:3:2:2:2:2: ASSIGN 0x55573e40f2f0 <e36548> {c519} @dt=0x55573dee7ca0@(G/w4)
    1:2:2:3:2:2:2:2:1: CONST 0x55573e40f3b0 <e36546> {c519} @dt=0x55573dee7ca0@(G/w4)  4'h1
    1:2:2:3:2:2:2:2:2: VARREF 0x55573e40f520 <e36547> {c519} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory [LV] => VAR 0x55573e401190 <e36045> {c126} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory VAR
    1:2:2:3:2:2:2: CASEITEM 0x55573e40f640 <e4134> {c520}
    1:2:2:3:2:2:2:1: CONST 0x55573e40f700 <e36549> {c520} @dt=0x55573deefda0@(G/w2)  2'h1
    1:2:2:3:2:2:2:2: ASSIGN 0x55573e40f870 <e36552> {c520} @dt=0x55573dee7ca0@(G/w4)
    1:2:2:3:2:2:2:2:1: CONST 0x55573e40f930 <e36550> {c520} @dt=0x55573dee7ca0@(G/w4)  4'h2
    1:2:2:3:2:2:2:2:2: VARREF 0x55573e40faa0 <e36551> {c520} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory [LV] => VAR 0x55573e401190 <e36045> {c126} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory VAR
    1:2:2:3:2:2:2: CASEITEM 0x55573e40fbc0 <e4152> {c521}
    1:2:2:3:2:2:2:1: CONST 0x55573e40fc80 <e36553> {c521} @dt=0x55573deefda0@(G/w2)  2'h2
    1:2:2:3:2:2:2:2: ASSIGN 0x55573e40fdf0 <e36556> {c521} @dt=0x55573dee7ca0@(G/w4)
    1:2:2:3:2:2:2:2:1: CONST 0x55573e40feb0 <e36554> {c521} @dt=0x55573dee7ca0@(G/w4)  4'h4
    1:2:2:3:2:2:2:2:2: VARREF 0x55573e410020 <e36555> {c521} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory [LV] => VAR 0x55573e401190 <e36045> {c126} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory VAR
    1:2:2:3:2:2:2: CASEITEM 0x55573e410140 <e4170> {c522}
    1:2:2:3:2:2:2:1: CONST 0x55573e410200 <e36557> {c522} @dt=0x55573deefda0@(G/w2)  2'h3
    1:2:2:3:2:2:2:2: ASSIGN 0x55573e410370 <e36560> {c522} @dt=0x55573dee7ca0@(G/w4)
    1:2:2:3:2:2:2:2:1: CONST 0x55573e410430 <e36558> {c522} @dt=0x55573dee7ca0@(G/w4)  4'h8
    1:2:2:3:2:2:2:2:2: VARREF 0x55573e4105a0 <e36559> {c522} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory [LV] => VAR 0x55573e401190 <e36045> {c126} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory VAR
    1:2:2:3:2: CASEITEM 0x55573e4106c0 <e4247> {c525}
    1:2:2:3:2:1: CONST 0x55573e410780 <e36561> {c525} @dt=0x55573def2220@(G/w6)  6'h21
    1:2:2:3:2:2: CASE 0x55573e4108f0 <e42154> {c526}
    1:2:2:3:2:2:1: SEL 0x55573e4109c0 <e36573> {c526} @dt=0x55573deefda0@(G/w2) decl[31:0]]
    1:2:2:3:2:2:1:1: VARREF 0x55573e410a90 <e36562> {c526} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__data_address [RV] <- VAR 0x55573e403e90 <e36074> {c166} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__data_address VAR
    1:2:2:3:2:2:1:2: CONST 0x55573e410bb0 <e34596> {c526} @dt=0x55573e254770@(G/sw5)  5'h0
    1:2:2:3:2:2:1:3: CONST 0x55573e410d20 <e36572> {c526} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:2:3:2:2:2: CASEITEM 0x55573e410e90 <e4215> {c527}
    1:2:2:3:2:2:2:1: CONST 0x55573e410f50 <e36574> {c527} @dt=0x55573deefda0@(G/w2)  2'h0
    1:2:2:3:2:2:2:2: ASSIGN 0x55573e4110c0 <e36577> {c527} @dt=0x55573dee7ca0@(G/w4)
    1:2:2:3:2:2:2:2:1: CONST 0x55573e411180 <e36575> {c527} @dt=0x55573dee7ca0@(G/w4)  4'h3
    1:2:2:3:2:2:2:2:2: VARREF 0x55573e4112f0 <e36576> {c527} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory [LV] => VAR 0x55573e401190 <e36045> {c126} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory VAR
    1:2:2:3:2:2:2: CASEITEM 0x55573e411410 <e4233> {c528}
    1:2:2:3:2:2:2:1: CONST 0x55573e4114d0 <e36578> {c528} @dt=0x55573deefda0@(G/w2)  2'h2
    1:2:2:3:2:2:2:2: ASSIGN 0x55573e411640 <e36581> {c528} @dt=0x55573dee7ca0@(G/w4)
    1:2:2:3:2:2:2:2:1: CONST 0x55573e411700 <e36579> {c528} @dt=0x55573dee7ca0@(G/w4)  4'hc
    1:2:2:3:2:2:2:2:2: VARREF 0x55573e411870 <e36580> {c528} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory [LV] => VAR 0x55573e401190 <e36045> {c126} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory VAR
    1:2:2:3:2:2:2: CASEITEM 0x55573e411990 <e4245> {c529}
    1:2:2:3:2:2:2:2: ASSIGN 0x55573e411a50 <e36584> {c529} @dt=0x55573dee7ca0@(G/w4)
    1:2:2:3:2:2:2:2:1: CONST 0x55573e411b10 <e36582> {c529} @dt=0x55573dee7ca0@(G/w4)  4'hf
    1:2:2:3:2:2:2:2:2: VARREF 0x55573e411c80 <e36583> {c529} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory [LV] => VAR 0x55573e401190 <e36045> {c126} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory VAR
    1:2:2:3:2: CASEITEM 0x55573e411da0 <e4322> {c532}
    1:2:2:3:2:1: CONST 0x55573e411e60 <e36585> {c532} @dt=0x55573def2220@(G/w6)  6'h25
    1:2:2:3:2:2: CASE 0x55573e411fd0 <e42157> {c533}
    1:2:2:3:2:2:1: SEL 0x55573e4120a0 <e36597> {c533} @dt=0x55573deefda0@(G/w2) decl[31:0]]
    1:2:2:3:2:2:1:1: VARREF 0x55573e412170 <e36586> {c533} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__data_address [RV] <- VAR 0x55573e403e90 <e36074> {c166} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__data_address VAR
    1:2:2:3:2:2:1:2: CONST 0x55573e412290 <e34647> {c533} @dt=0x55573e254770@(G/sw5)  5'h0
    1:2:2:3:2:2:1:3: CONST 0x55573e412400 <e36596> {c533} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:2:3:2:2:2: CASEITEM 0x55573e412570 <e4290> {c534}
    1:2:2:3:2:2:2:1: CONST 0x55573e412630 <e36598> {c534} @dt=0x55573deefda0@(G/w2)  2'h0
    1:2:2:3:2:2:2:2: ASSIGN 0x55573e4127a0 <e36601> {c534} @dt=0x55573dee7ca0@(G/w4)
    1:2:2:3:2:2:2:2:1: CONST 0x55573e412860 <e36599> {c534} @dt=0x55573dee7ca0@(G/w4)  4'h3
    1:2:2:3:2:2:2:2:2: VARREF 0x55573e4129d0 <e36600> {c534} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory [LV] => VAR 0x55573e401190 <e36045> {c126} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory VAR
    1:2:2:3:2:2:2: CASEITEM 0x55573e412af0 <e4308> {c535}
    1:2:2:3:2:2:2:1: CONST 0x55573e412bb0 <e36602> {c535} @dt=0x55573deefda0@(G/w2)  2'h2
    1:2:2:3:2:2:2:2: ASSIGN 0x55573e412d20 <e36605> {c535} @dt=0x55573dee7ca0@(G/w4)
    1:2:2:3:2:2:2:2:1: CONST 0x55573e412de0 <e36603> {c535} @dt=0x55573dee7ca0@(G/w4)  4'hc
    1:2:2:3:2:2:2:2:2: VARREF 0x55573e412f50 <e36604> {c535} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory [LV] => VAR 0x55573e401190 <e36045> {c126} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory VAR
    1:2:2:3:2:2:2: CASEITEM 0x55573e413070 <e4320> {c536}
    1:2:2:3:2:2:2:2: ASSIGN 0x55573e413130 <e36608> {c536} @dt=0x55573dee7ca0@(G/w4)
    1:2:2:3:2:2:2:2:1: CONST 0x55573e4131f0 <e36606> {c536} @dt=0x55573dee7ca0@(G/w4)  4'hf
    1:2:2:3:2:2:2:2:2: VARREF 0x55573e413360 <e36607> {c536} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory [LV] => VAR 0x55573e401190 <e36045> {c126} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory VAR
    1:2:2:3:2: CASEITEM 0x55573e413480 <e4421> {c539}
    1:2:2:3:2:1: CONST 0x55573e413540 <e36609> {c539} @dt=0x55573def2220@(G/w6)  6'h22
    1:2:2:3:2:2: CASE 0x55573e4136b0 <e42160> {c540}
    1:2:2:3:2:2:1: SEL 0x55573e413780 <e36621> {c540} @dt=0x55573deefda0@(G/w2) decl[31:0]]
    1:2:2:3:2:2:1:1: VARREF 0x55573e413850 <e36610> {c540} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__data_address [RV] <- VAR 0x55573e403e90 <e36074> {c166} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__data_address VAR
    1:2:2:3:2:2:1:2: CONST 0x55573e413970 <e34698> {c540} @dt=0x55573e254770@(G/sw5)  5'h0
    1:2:2:3:2:2:1:3: CONST 0x55573e413ae0 <e36620> {c540} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:2:3:2:2:2: CASEITEM 0x55573e413c50 <e4365> {c541}
    1:2:2:3:2:2:2:1: CONST 0x55573e413d10 <e36622> {c541} @dt=0x55573deefda0@(G/w2)  2'h0
    1:2:2:3:2:2:2:2: ASSIGN 0x55573e413e80 <e36625> {c541} @dt=0x55573dee7ca0@(G/w4)
    1:2:2:3:2:2:2:2:1: CONST 0x55573e413f40 <e36623> {c541} @dt=0x55573dee7ca0@(G/w4)  4'h1
    1:2:2:3:2:2:2:2:2: VARREF 0x55573e4140b0 <e36624> {c541} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory [LV] => VAR 0x55573e401190 <e36045> {c126} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory VAR
    1:2:2:3:2:2:2: CASEITEM 0x55573e4141d0 <e4383> {c542}
    1:2:2:3:2:2:2:1: CONST 0x55573e414290 <e36626> {c542} @dt=0x55573deefda0@(G/w2)  2'h1
    1:2:2:3:2:2:2:2: ASSIGN 0x55573e414400 <e36629> {c542} @dt=0x55573dee7ca0@(G/w4)
    1:2:2:3:2:2:2:2:1: CONST 0x55573e4144c0 <e36627> {c542} @dt=0x55573dee7ca0@(G/w4)  4'h3
    1:2:2:3:2:2:2:2:2: VARREF 0x55573e414630 <e36628> {c542} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory [LV] => VAR 0x55573e401190 <e36045> {c126} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory VAR
    1:2:2:3:2:2:2: CASEITEM 0x55573e414750 <e4401> {c543}
    1:2:2:3:2:2:2:1: CONST 0x55573e414810 <e36630> {c543} @dt=0x55573deefda0@(G/w2)  2'h2
    1:2:2:3:2:2:2:2: ASSIGN 0x55573e414980 <e36633> {c543} @dt=0x55573dee7ca0@(G/w4)
    1:2:2:3:2:2:2:2:1: CONST 0x55573e414a40 <e36631> {c543} @dt=0x55573dee7ca0@(G/w4)  4'h7
    1:2:2:3:2:2:2:2:2: VARREF 0x55573e414bb0 <e36632> {c543} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory [LV] => VAR 0x55573e401190 <e36045> {c126} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory VAR
    1:2:2:3:2:2:2: CASEITEM 0x55573e414cd0 <e4419> {c544}
    1:2:2:3:2:2:2:1: CONST 0x55573e414d90 <e36634> {c544} @dt=0x55573deefda0@(G/w2)  2'h3
    1:2:2:3:2:2:2:2: ASSIGN 0x55573e414f00 <e36637> {c544} @dt=0x55573dee7ca0@(G/w4)
    1:2:2:3:2:2:2:2:1: CONST 0x55573e414fc0 <e36635> {c544} @dt=0x55573dee7ca0@(G/w4)  4'hf
    1:2:2:3:2:2:2:2:2: VARREF 0x55573e415130 <e36636> {c544} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory [LV] => VAR 0x55573e401190 <e36045> {c126} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory VAR
    1:2:2:3:2: CASEITEM 0x55573e415250 <e4520> {c547}
    1:2:2:3:2:1: CONST 0x55573e415310 <e36638> {c547} @dt=0x55573def2220@(G/w6)  6'h26
    1:2:2:3:2:2: CASE 0x55573e415480 <e42163> {c548}
    1:2:2:3:2:2:1: SEL 0x55573e415550 <e36650> {c548} @dt=0x55573deefda0@(G/w2) decl[31:0]]
    1:2:2:3:2:2:1:1: VARREF 0x55573e415620 <e36639> {c548} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__data_address [RV] <- VAR 0x55573e403e90 <e36074> {c166} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__data_address VAR
    1:2:2:3:2:2:1:2: CONST 0x55573e415740 <e34751> {c548} @dt=0x55573e254770@(G/sw5)  5'h0
    1:2:2:3:2:2:1:3: CONST 0x55573e4158b0 <e36649> {c548} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:2:3:2:2:2: CASEITEM 0x55573e415a20 <e4464> {c549}
    1:2:2:3:2:2:2:1: CONST 0x55573e415ae0 <e36651> {c549} @dt=0x55573deefda0@(G/w2)  2'h0
    1:2:2:3:2:2:2:2: ASSIGN 0x55573e415c50 <e36654> {c549} @dt=0x55573dee7ca0@(G/w4)
    1:2:2:3:2:2:2:2:1: CONST 0x55573e415d10 <e36652> {c549} @dt=0x55573dee7ca0@(G/w4)  4'hf
    1:2:2:3:2:2:2:2:2: VARREF 0x55573e415e80 <e36653> {c549} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory [LV] => VAR 0x55573e401190 <e36045> {c126} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory VAR
    1:2:2:3:2:2:2: CASEITEM 0x55573e415fa0 <e4482> {c550}
    1:2:2:3:2:2:2:1: CONST 0x55573e416060 <e36655> {c550} @dt=0x55573deefda0@(G/w2)  2'h1
    1:2:2:3:2:2:2:2: ASSIGN 0x55573e4161d0 <e36658> {c550} @dt=0x55573dee7ca0@(G/w4)
    1:2:2:3:2:2:2:2:1: CONST 0x55573e416290 <e36656> {c550} @dt=0x55573dee7ca0@(G/w4)  4'he
    1:2:2:3:2:2:2:2:2: VARREF 0x55573e416400 <e36657> {c550} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory [LV] => VAR 0x55573e401190 <e36045> {c126} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory VAR
    1:2:2:3:2:2:2: CASEITEM 0x55573e416520 <e4500> {c551}
    1:2:2:3:2:2:2:1: CONST 0x55573e4165e0 <e36659> {c551} @dt=0x55573deefda0@(G/w2)  2'h2
    1:2:2:3:2:2:2:2: ASSIGN 0x55573e416750 <e36662> {c551} @dt=0x55573dee7ca0@(G/w4)
    1:2:2:3:2:2:2:2:1: CONST 0x55573e416810 <e36660> {c551} @dt=0x55573dee7ca0@(G/w4)  4'hc
    1:2:2:3:2:2:2:2:2: VARREF 0x55573e416980 <e36661> {c551} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory [LV] => VAR 0x55573e401190 <e36045> {c126} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory VAR
    1:2:2:3:2:2:2: CASEITEM 0x55573e416aa0 <e4518> {c552}
    1:2:2:3:2:2:2:1: CONST 0x55573e416b60 <e36663> {c552} @dt=0x55573deefda0@(G/w2)  2'h3
    1:2:2:3:2:2:2:2: ASSIGN 0x55573e416cd0 <e36666> {c552} @dt=0x55573dee7ca0@(G/w4)
    1:2:2:3:2:2:2:2:1: CONST 0x55573e416d90 <e36664> {c552} @dt=0x55573dee7ca0@(G/w4)  4'h8
    1:2:2:3:2:2:2:2:2: VARREF 0x55573e416f00 <e36665> {c552} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory [LV] => VAR 0x55573e401190 <e36045> {c126} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory VAR
    1:2:2:3:2: CASEITEM 0x55573e417020 <e4619> {c555}
    1:2:2:3:2:1: CONST 0x55573e4170e0 <e36667> {c555} @dt=0x55573def2220@(G/w6)  6'h28
    1:2:2:3:2:2: CASE 0x55573e417250 <e42166> {c556}
    1:2:2:3:2:2:1: SEL 0x55573e417320 <e36679> {c556} @dt=0x55573deefda0@(G/w2) decl[31:0]]
    1:2:2:3:2:2:1:1: VARREF 0x55573e4173f0 <e36668> {c556} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__data_address [RV] <- VAR 0x55573e403e90 <e36074> {c166} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__data_address VAR
    1:2:2:3:2:2:1:2: CONST 0x55573e417510 <e34804> {c556} @dt=0x55573e254770@(G/sw5)  5'h0
    1:2:2:3:2:2:1:3: CONST 0x55573e417680 <e36678> {c556} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:2:3:2:2:2: CASEITEM 0x55573e4177f0 <e4563> {c557}
    1:2:2:3:2:2:2:1: CONST 0x55573e4178b0 <e36680> {c557} @dt=0x55573deefda0@(G/w2)  2'h0
    1:2:2:3:2:2:2:2: ASSIGN 0x55573e417a20 <e36683> {c557} @dt=0x55573dee7ca0@(G/w4)
    1:2:2:3:2:2:2:2:1: CONST 0x55573e417ae0 <e36681> {c557} @dt=0x55573dee7ca0@(G/w4)  4'h1
    1:2:2:3:2:2:2:2:2: VARREF 0x55573e417c50 <e36682> {c557} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory [LV] => VAR 0x55573e401190 <e36045> {c126} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory VAR
    1:2:2:3:2:2:2: CASEITEM 0x55573e417d70 <e4581> {c558}
    1:2:2:3:2:2:2:1: CONST 0x55573e417e30 <e36684> {c558} @dt=0x55573deefda0@(G/w2)  2'h1
    1:2:2:3:2:2:2:2: ASSIGN 0x55573e417fa0 <e36687> {c558} @dt=0x55573dee7ca0@(G/w4)
    1:2:2:3:2:2:2:2:1: CONST 0x55573e418060 <e36685> {c558} @dt=0x55573dee7ca0@(G/w4)  4'h2
    1:2:2:3:2:2:2:2:2: VARREF 0x55573e4181d0 <e36686> {c558} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory [LV] => VAR 0x55573e401190 <e36045> {c126} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory VAR
    1:2:2:3:2:2:2: CASEITEM 0x55573e4182f0 <e4599> {c559}
    1:2:2:3:2:2:2:1: CONST 0x55573e4183b0 <e36688> {c559} @dt=0x55573deefda0@(G/w2)  2'h2
    1:2:2:3:2:2:2:2: ASSIGN 0x55573e418520 <e36691> {c559} @dt=0x55573dee7ca0@(G/w4)
    1:2:2:3:2:2:2:2:1: CONST 0x55573e4185e0 <e36689> {c559} @dt=0x55573dee7ca0@(G/w4)  4'h4
    1:2:2:3:2:2:2:2:2: VARREF 0x55573e418750 <e36690> {c559} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory [LV] => VAR 0x55573e401190 <e36045> {c126} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory VAR
    1:2:2:3:2:2:2: CASEITEM 0x55573e418870 <e4617> {c560}
    1:2:2:3:2:2:2:1: CONST 0x55573e418930 <e36692> {c560} @dt=0x55573deefda0@(G/w2)  2'h3
    1:2:2:3:2:2:2:2: ASSIGN 0x55573e418aa0 <e36695> {c560} @dt=0x55573dee7ca0@(G/w4)
    1:2:2:3:2:2:2:2:1: CONST 0x55573e418b60 <e36693> {c560} @dt=0x55573dee7ca0@(G/w4)  4'h8
    1:2:2:3:2:2:2:2:2: VARREF 0x55573e418cd0 <e36694> {c560} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory [LV] => VAR 0x55573e401190 <e36045> {c126} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory VAR
    1:2:2:3:2: CASEITEM 0x55573e418df0 <e4694> {c563}
    1:2:2:3:2:1: CONST 0x55573e418eb0 <e36696> {c563} @dt=0x55573def2220@(G/w6)  6'h29
    1:2:2:3:2:2: CASE 0x55573e419020 <e42169> {c564}
    1:2:2:3:2:2:1: SEL 0x55573e4190f0 <e36708> {c564} @dt=0x55573deefda0@(G/w2) decl[31:0]]
    1:2:2:3:2:2:1:1: VARREF 0x55573e4191c0 <e36697> {c564} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__data_address [RV] <- VAR 0x55573e403e90 <e36074> {c166} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__data_address VAR
    1:2:2:3:2:2:1:2: CONST 0x55573e4192e0 <e34857> {c564} @dt=0x55573e254770@(G/sw5)  5'h0
    1:2:2:3:2:2:1:3: CONST 0x55573e419450 <e36707> {c564} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:2:3:2:2:2: CASEITEM 0x55573e4195c0 <e4662> {c565}
    1:2:2:3:2:2:2:1: CONST 0x55573e419680 <e36709> {c565} @dt=0x55573deefda0@(G/w2)  2'h0
    1:2:2:3:2:2:2:2: ASSIGN 0x55573e4197f0 <e36712> {c565} @dt=0x55573dee7ca0@(G/w4)
    1:2:2:3:2:2:2:2:1: CONST 0x55573e4198b0 <e36710> {c565} @dt=0x55573dee7ca0@(G/w4)  4'h3
    1:2:2:3:2:2:2:2:2: VARREF 0x55573e419a20 <e36711> {c565} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory [LV] => VAR 0x55573e401190 <e36045> {c126} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory VAR
    1:2:2:3:2:2:2: CASEITEM 0x55573e419b40 <e4680> {c566}
    1:2:2:3:2:2:2:1: CONST 0x55573e419c00 <e36713> {c566} @dt=0x55573deefda0@(G/w2)  2'h2
    1:2:2:3:2:2:2:2: ASSIGN 0x55573e419d70 <e36716> {c566} @dt=0x55573dee7ca0@(G/w4)
    1:2:2:3:2:2:2:2:1: CONST 0x55573e419e30 <e36714> {c566} @dt=0x55573dee7ca0@(G/w4)  4'hc
    1:2:2:3:2:2:2:2:2: VARREF 0x55573e419fa0 <e36715> {c566} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory [LV] => VAR 0x55573e401190 <e36045> {c126} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory VAR
    1:2:2:3:2:2:2: CASEITEM 0x55573e41a0c0 <e4692> {c567}
    1:2:2:3:2:2:2:2: ASSIGN 0x55573e41a180 <e36719> {c567} @dt=0x55573dee7ca0@(G/w4)
    1:2:2:3:2:2:2:2:1: CONST 0x55573e41a240 <e36717> {c567} @dt=0x55573dee7ca0@(G/w4)  4'hf
    1:2:2:3:2:2:2:2:2: VARREF 0x55573e41a3b0 <e36718> {c567} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory [LV] => VAR 0x55573e401190 <e36045> {c126} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory VAR
    1:2:2:3:2: CASEITEM 0x55573e41a4d0 <e4706> {c571}
    1:2:2:3:2:2: ASSIGN 0x55573e41a590 <e36722> {c571} @dt=0x55573dee7ca0@(G/w4)
    1:2:2:3:2:2:1: CONST 0x55573e41a650 <e36720> {c571} @dt=0x55573dee7ca0@(G/w4)  4'hf
    1:2:2:3:2:2:2: VARREF 0x55573e41a7c0 <e36721> {c571} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory [LV] => VAR 0x55573e401190 <e36045> {c126} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory VAR
    1:2: VAR 0x55573e41a8e0 <e36723> {c576} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__fetch_state VAR
    1:2: ALWAYS 0x55573e41aa60 <e5177> {c578} [always_ff]
    1:2:1: SENTREE 0x55573e41ab20 <e4745> {c578}
    1:2:1:1: SENITEM 0x55573e41abe0 <e4735> {c578} [POS]
    1:2:1:1:1: VARREF 0x55573e41aca0 <e34897> {c578} @dt=0x55573dec2600@(G/w1)  clk [RV] <- VAR 0x55573e2cef00 <e40912> {c7} @dt=0x55573dec2600@(G/w1)  clk [PI] INPUT [P] PORT
    1:2:1:1: SENITEM 0x55573e41adc0 <e4740> {c578} [NEG]
    1:2:1:1:1: VARREF 0x55573e41ae80 <e34898> {c578} @dt=0x55573dec2600@(G/w1)  clk [RV] <- VAR 0x55573e2cef00 <e40912> {c7} @dt=0x55573dec2600@(G/w1)  clk [PI] INPUT [P] PORT
    1:2:1:1: SENITEM 0x55573e41afa0 <e4744> {c578} [POS]
    1:2:1:1:1: VARREF 0x55573e41b060 <e36724> {c578} @dt=0x55573dec2600@(G/w1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [P] PORT
    1:2:2: IF 0x55573e41b180 <e42211> {c580}
    1:2:2:1: VARREF 0x55573e41b250 <e36725> {c580} @dt=0x55573dec2600@(G/w1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [P] PORT
    1:2:2:2: ASSIGNDLY 0x55573e41b370 <e42178> {c581} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:1: CONST 0x55573e41b430 <e36726> {c581} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55573e41b5a0 <e36727> {c581} @dt=0x55573dec2600@(G/w1)  read [LV] => VAR 0x55573e2d04c0 <e40947> {c15} @dt=0x55573dec2600@(G/w1)  read [PO] OUTPUT [P] PORT
    1:2:2:2: ASSIGNDLY 0x55573e41b6c0 <e36731> {c582} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:1: CONST 0x55573e41b780 <e36729> {c582} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55573e41b8f0 <e36730> {c582} @dt=0x55573dec2600@(G/w1)  write [LV] => VAR 0x55573e2d0120 <e40941> {c14} @dt=0x55573dec2600@(G/w1)  write [PO] OUTPUT [P] PORT
    1:2:2:2: ASSIGNDLY 0x55573e41ba10 <e36743> {c583} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:1: CONST 0x55573e41bad0 <e36741> {c583} @dt=0x55573e2b6260@(G/sw32)  32'sh0
    1:2:2:2:2: VARREF 0x55573e41bc40 <e36742> {c583} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [LV] => VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:2:2: ASSIGNDLY 0x55573e41bd60 <e36755> {c584} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:1: CONST 0x55573e41be20 <e36753> {c584} @dt=0x55573e2b6260@(G/sw32)  32'sh0
    1:2:2:2:2: VARREF 0x55573e41bf90 <e36754> {c584} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [LV] => VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:2:2: ASSIGNDLY 0x55573e41c0b0 <e36758> {c585} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:1: CONST 0x55573e41c170 <e36756> {c585} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55573e41c2e0 <e36757> {c585} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__internal_clk [LV] => VAR 0x55573e3f6110 <e35862> {c22} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__internal_clk VAR
    1:2:2:2: ASSIGNDLY 0x55573e41c400 <e36761> {c586} @dt=0x55573deefda0@(G/w2)
    1:2:2:2:1: CONST 0x55573e41c4c0 <e36759> {c586} @dt=0x55573deefda0@(G/w2)  2'h3
    1:2:2:2:2: VARREF 0x55573e41c630 <e36760> {c586} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__fetch_state [LV] => VAR 0x55573e41a8e0 <e36723> {c576} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__fetch_state VAR
    1:2:2:3: IF 0x55573e41c750 <e42130> {c587}
    1:2:2:3:1: VARREF 0x55573e41c820 <e42128> {c587} @dt=0x55573dec2600@(G/w1)  clk [RV] <- VAR 0x55573e2cef00 <e40912> {c7} @dt=0x55573dec2600@(G/w1)  clk [PI] INPUT [P] PORT
    1:2:2:3:2: IF 0x55573e41c940 <e42126> {c589}
    1:2:2:3:2:1: NOT 0x55573e41ca10 <e41971> {c589} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:2:1:1: VARREF 0x55573e41cad0 <e41969> {c589} @dt=0x55573dec2600@(G/w1)  waitrequest [RV] <- VAR 0x55573e2d0860 <e40953> {c16} @dt=0x55573dec2600@(G/w1)  waitrequest [PI] INPUT [P] PORT
    1:2:2:3:2:2: IF 0x55573e41cbf0 <e42205> {c590}
    1:2:2:3:2:2:1: EQ 0x55573e41ccc0 <e36770> {c590} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:2:2:1:1: CONST 0x55573e41cd80 <e41976> {c590} @dt=0x55573deefda0@(G/w2)  2'h0
    1:2:2:3:2:2:1:2: VARREF 0x55573e41cef0 <e41977> {c590} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__fetch_state [RV] <- VAR 0x55573e41a8e0 <e36723> {c576} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__fetch_state VAR
    1:2:2:3:2:2:2: IF 0x55573e41d010 <e42187> {c591}
    1:2:2:3:2:2:2:1: AND 0x55573e41d0e0 <e42001> {c591} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:2:2:2:1:1: NOT 0x55573e41d1a0 <e41997> {c591} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:2:2:2:1:1:1: VARREF 0x55573e41d260 <e41981> {c591} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__stall_decode [RV] <- VAR 0x55573e403590 <e36069> {c158} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__stall_decode VAR
    1:2:2:3:2:2:2:1:2: NOT 0x55573e41d380 <e41998> {c591} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:2:2:2:1:2:1: VARREF 0x55573e41d440 <e41989> {c591} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode [RV] <- VAR 0x55573e3f6a10 <e35868> {c32} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode VAR
    1:2:2:3:2:2:2:2: ASSIGNDLY 0x55573e41d560 <e42181> {c592} @dt=0x55573dee44c0@(G/w32)
    1:2:2:3:2:2:2:2:1: VARREF 0x55573e41d620 <e36776> {c592} @dt=0x55573dee44c0@(G/w32)  readdata [RV] <- VAR 0x55573e2d1340 <e40971> {c19} @dt=0x55573dee44c0@(G/w32)  readdata [PI] INPUT [P] PORT
    1:2:2:3:2:2:2:2:2: VARREF 0x55573e41d740 <e36777> {c592} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [LV] => VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:2:3:2:2:2:3: IF 0x55573e41d860 <e4884> {c594}
    1:2:2:3:2:2:2:3:1: AND 0x55573e41d930 <e42019> {c594} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:2:2:2:3:1:1: NOT 0x55573e41d9f0 <e42015> {c594} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:2:2:2:3:1:1:1: VARREF 0x55573e41dab0 <e42007> {c594} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__stall_decode [RV] <- VAR 0x55573e403590 <e36069> {c158} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__stall_decode VAR
    1:2:2:3:2:2:2:3:1:2: VARREF 0x55573e41dbd0 <e42016> {c594} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode [RV] <- VAR 0x55573e3f6a10 <e35868> {c32} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode VAR
    1:2:2:3:2:2:2:3:2: ASSIGNDLY 0x55573e41dcf0 <e42184> {c595} @dt=0x55573dee44c0@(G/w32)
    1:2:2:3:2:2:2:3:2:1: CONST 0x55573e41ddb0 <e36792> {c595} @dt=0x55573e2b6260@(G/sw32)  32'sh0
    1:2:2:3:2:2:2:3:2:2: VARREF 0x55573e41df20 <e36793> {c595} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [LV] => VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:2:3:2:2:2: ASSIGNDLY 0x55573e41e040 <e36802> {c597} @dt=0x55573deefda0@(G/w2)
    1:2:2:3:2:2:2:1: COND 0x55573e41e100 <e36800> {c597} @dt=0x55573deefda0@(G/w2)
    1:2:2:3:2:2:2:1:1: OR 0x55573e41e1c0 <e42029> {c597} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:2:2:2:1:1:1: VARREF 0x55573e41e280 <e42025> {c597} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory [RV] <- VAR 0x55573e400590 <e36037> {c118} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory VAR
    1:2:2:3:2:2:2:1:1:2: VARREF 0x55573e41e3a0 <e42026> {c597} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_memory [RV] <- VAR 0x55573e400710 <e36038> {c119} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_memory VAR
    1:2:2:3:2:2:2:1:2: CONST 0x55573e41e4c0 <e36798> {c597} @dt=0x55573deefda0@(G/w2)  2'h2
    1:2:2:3:2:2:2:1:3: CONST 0x55573e41e630 <e36799> {c597} @dt=0x55573deefda0@(G/w2)  2'h0
    1:2:2:3:2:2:2:2: VARREF 0x55573e41e7a0 <e36801> {c597} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__fetch_state [LV] => VAR 0x55573e41a8e0 <e36723> {c576} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__fetch_state VAR
    1:2:2:3:2:2:2: ASSIGNDLY 0x55573e41e8c0 <e36806> {c598} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:2:2:2:1: NOT 0x55573e41e980 <e42037> {c598} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:2:2:2:1:1: VARREF 0x55573e41ea40 <e42035> {c598} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_memory [RV] <- VAR 0x55573e400710 <e36038> {c119} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_memory VAR
    1:2:2:3:2:2:2:2: VARREF 0x55573e41eb60 <e36805> {c598} @dt=0x55573dec2600@(G/w1)  read [LV] => VAR 0x55573e2d04c0 <e40947> {c15} @dt=0x55573dec2600@(G/w1)  read [PO] OUTPUT [P] PORT
    1:2:2:3:2:2:2: ASSIGNDLY 0x55573e41ec80 <e36809> {c599} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:2:2:2:1: VARREF 0x55573e41ed40 <e36807> {c599} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_memory [RV] <- VAR 0x55573e400710 <e36038> {c119} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_memory VAR
    1:2:2:3:2:2:2:2: VARREF 0x55573e41ee60 <e36808> {c599} @dt=0x55573dec2600@(G/w1)  write [LV] => VAR 0x55573e2d0120 <e40941> {c14} @dt=0x55573dec2600@(G/w1)  write [PO] OUTPUT [P] PORT
    1:2:2:3:2:2:2: ASSIGNDLY 0x55573e41ef80 <e36812> {c600} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:2:2:2:1: CONST 0x55573e41f040 <e36810> {c600} @dt=0x55573dec2600@(G/w1)  1'h1
    1:2:2:3:2:2:2:2: VARREF 0x55573e41f1b0 <e36811> {c600} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__internal_clk [LV] => VAR 0x55573e3f6110 <e35862> {c22} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__internal_clk VAR
    1:2:2:3:2:2: IF 0x55573e41f2d0 <e5169> {c602}
    1:2:2:3:2:2:1: EQ 0x55573e41f3a0 <e36815> {c602} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:2:2:1:1: CONST 0x55573e41f460 <e42042> {c602} @dt=0x55573deefda0@(G/w2)  2'h2
    1:2:2:3:2:2:1:2: VARREF 0x55573e41f5d0 <e42043> {c602} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__fetch_state [RV] <- VAR 0x55573e41a8e0 <e36723> {c576} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__fetch_state VAR
    1:2:2:3:2:2:2: IF 0x55573e41f6f0 <e42196> {c603}
    1:2:2:3:2:2:2:1: AND 0x55573e41f7c0 <e42067> {c603} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:2:2:2:1:1: NOT 0x55573e41f880 <e42063> {c603} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:2:2:2:1:1:1: VARREF 0x55573e41f940 <e42047> {c603} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__stall_decode [RV] <- VAR 0x55573e403590 <e36069> {c158} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__stall_decode VAR
    1:2:2:3:2:2:2:1:2: NOT 0x55573e41fa60 <e42064> {c603} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:2:2:2:1:2:1: VARREF 0x55573e41fb20 <e42055> {c603} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode [RV] <- VAR 0x55573e3f6a10 <e35868> {c32} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode VAR
    1:2:2:3:2:2:2:2: ASSIGNDLY 0x55573e41fc40 <e42190> {c604} @dt=0x55573dee44c0@(G/w32)
    1:2:2:3:2:2:2:2:1: VARREF 0x55573e41fd00 <e36821> {c604} @dt=0x55573dee44c0@(G/w32)  readdata [RV] <- VAR 0x55573e2d1340 <e40971> {c19} @dt=0x55573dee44c0@(G/w32)  readdata [PI] INPUT [P] PORT
    1:2:2:3:2:2:2:2:2: VARREF 0x55573e41fe20 <e36822> {c604} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [LV] => VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:2:3:2:2:2:3: IF 0x55573e41ff40 <e4994> {c606}
    1:2:2:3:2:2:2:3:1: AND 0x55573e420010 <e42085> {c606} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:2:2:2:3:1:1: NOT 0x55573e4200d0 <e42081> {c606} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:2:2:2:3:1:1:1: VARREF 0x55573e420190 <e42073> {c606} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__stall_decode [RV] <- VAR 0x55573e403590 <e36069> {c158} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__stall_decode VAR
    1:2:2:3:2:2:2:3:1:2: VARREF 0x55573e4202b0 <e42082> {c606} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode [RV] <- VAR 0x55573e3f6a10 <e35868> {c32} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode VAR
    1:2:2:3:2:2:2:3:2: ASSIGNDLY 0x55573e4203d0 <e42193> {c607} @dt=0x55573dee44c0@(G/w32)
    1:2:2:3:2:2:2:3:2:1: CONST 0x55573e420490 <e36837> {c607} @dt=0x55573e2b6260@(G/sw32)  32'sh0
    1:2:2:3:2:2:2:3:2:2: VARREF 0x55573e420600 <e36838> {c607} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [LV] => VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:2:3:2:2:2: ASSIGNDLY 0x55573e420720 <e36842> {c609} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:2:2:2:1: CONST 0x55573e4207e0 <e36840> {c609} @dt=0x55573dec2600@(G/w1)  1'h1
    1:2:2:3:2:2:2:2: VARREF 0x55573e420950 <e36841> {c609} @dt=0x55573dec2600@(G/w1)  read [LV] => VAR 0x55573e2d04c0 <e40947> {c15} @dt=0x55573dec2600@(G/w1)  read [PO] OUTPUT [P] PORT
    1:2:2:3:2:2:2: ASSIGNDLY 0x55573e420a70 <e36845> {c610} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:2:2:2:1: CONST 0x55573e420b30 <e36843> {c610} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:3:2:2:2:2: VARREF 0x55573e420ca0 <e36844> {c610} @dt=0x55573dec2600@(G/w1)  write [LV] => VAR 0x55573e2d0120 <e40941> {c14} @dt=0x55573dec2600@(G/w1)  write [PO] OUTPUT [P] PORT
    1:2:2:3:2:2:2: ASSIGNDLY 0x55573e420dc0 <e36848> {c611} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:2:2:2:1: CONST 0x55573e420e80 <e36846> {c611} @dt=0x55573dec2600@(G/w1)  1'h1
    1:2:2:3:2:2:2:2: VARREF 0x55573e420ff0 <e36847> {c611} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__internal_clk [LV] => VAR 0x55573e3f6110 <e35862> {c22} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__internal_clk VAR
    1:2:2:3:2:2:3: IF 0x55573e421110 <e5165> {c613}
    1:2:2:3:2:2:3:1: EQ 0x55573e4211e0 <e36851> {c613} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:2:2:3:1:1: CONST 0x55573e4212a0 <e42090> {c613} @dt=0x55573deefda0@(G/w2)  2'h1
    1:2:2:3:2:2:3:1:2: VARREF 0x55573e421410 <e42091> {c613} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__fetch_state [RV] <- VAR 0x55573e41a8e0 <e36723> {c576} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__fetch_state VAR
    1:2:2:3:2:2:3:2: ASSIGNDLY 0x55573e421530 <e42199> {c614} @dt=0x55573dee44c0@(G/w32)
    1:2:2:3:2:2:3:2:1: VARREF 0x55573e4215f0 <e36852> {c614} @dt=0x55573dee44c0@(G/w32)  readdata [RV] <- VAR 0x55573e2d1340 <e40971> {c19} @dt=0x55573dee44c0@(G/w32)  readdata [PI] INPUT [P] PORT
    1:2:2:3:2:2:3:2:2: VARREF 0x55573e421710 <e36853> {c614} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [LV] => VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:2:3:2:2:3:2: ASSIGNDLY 0x55573e421830 <e36862> {c615} @dt=0x55573deefda0@(G/w2)
    1:2:2:3:2:2:3:2:1: COND 0x55573e4218f0 <e36860> {c615} @dt=0x55573deefda0@(G/w2)
    1:2:2:3:2:2:3:2:1:1: OR 0x55573e4219b0 <e42099> {c615} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:2:2:3:2:1:1:1: VARREF 0x55573e421a70 <e42095> {c615} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory [RV] <- VAR 0x55573e400590 <e36037> {c118} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory VAR
    1:2:2:3:2:2:3:2:1:1:2: VARREF 0x55573e421b90 <e42096> {c615} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_memory [RV] <- VAR 0x55573e400710 <e36038> {c119} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_memory VAR
    1:2:2:3:2:2:3:2:1:2: CONST 0x55573e421cb0 <e36858> {c615} @dt=0x55573deefda0@(G/w2)  2'h2
    1:2:2:3:2:2:3:2:1:3: CONST 0x55573e421e20 <e36859> {c615} @dt=0x55573deefda0@(G/w2)  2'h0
    1:2:2:3:2:2:3:2:2: VARREF 0x55573e421f90 <e36861> {c615} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__fetch_state [LV] => VAR 0x55573e41a8e0 <e36723> {c576} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__fetch_state VAR
    1:2:2:3:2:2:3:2: ASSIGNDLY 0x55573e4220b0 <e36866> {c616} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:2:2:3:2:1: NOT 0x55573e422170 <e42107> {c616} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:2:2:3:2:1:1: VARREF 0x55573e422230 <e42105> {c616} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_memory [RV] <- VAR 0x55573e400710 <e36038> {c119} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_memory VAR
    1:2:2:3:2:2:3:2:2: VARREF 0x55573e422350 <e36865> {c616} @dt=0x55573dec2600@(G/w1)  read [LV] => VAR 0x55573e2d04c0 <e40947> {c15} @dt=0x55573dec2600@(G/w1)  read [PO] OUTPUT [P] PORT
    1:2:2:3:2:2:3:2: ASSIGNDLY 0x55573e422470 <e36869> {c617} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:2:2:3:2:1: VARREF 0x55573e422530 <e36867> {c617} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_memory [RV] <- VAR 0x55573e400710 <e36038> {c119} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_memory VAR
    1:2:2:3:2:2:3:2:2: VARREF 0x55573e422650 <e36868> {c617} @dt=0x55573dec2600@(G/w1)  write [LV] => VAR 0x55573e2d0120 <e40941> {c14} @dt=0x55573dec2600@(G/w1)  write [PO] OUTPUT [P] PORT
    1:2:2:3:2:2:3:2: ASSIGNDLY 0x55573e422770 <e36872> {c618} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:2:2:3:2:1: CONST 0x55573e422830 <e36870> {c618} @dt=0x55573dec2600@(G/w1)  1'h1
    1:2:2:3:2:2:3:2:2: VARREF 0x55573e4229a0 <e36871> {c618} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__internal_clk [LV] => VAR 0x55573e3f6110 <e35862> {c22} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__internal_clk VAR
    1:2:2:3:2:2:3:3: IF 0x55573e422ac0 <e5163> {c620}
    1:2:2:3:2:2:3:3:1: EQ 0x55573e422b90 <e36875> {c620} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:2:2:3:3:1:1: CONST 0x55573e422c50 <e42112> {c620} @dt=0x55573deefda0@(G/w2)  2'h3
    1:2:2:3:2:2:3:3:1:2: VARREF 0x55573e422dc0 <e42113> {c620} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__fetch_state [RV] <- VAR 0x55573e41a8e0 <e36723> {c576} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__fetch_state VAR
    1:2:2:3:2:2:3:3:2: ASSIGNDLY 0x55573e422ee0 <e42202> {c621} @dt=0x55573deefda0@(G/w2)
    1:2:2:3:2:2:3:3:2:1: COND 0x55573e422fa0 <e36881> {c621} @dt=0x55573deefda0@(G/w2)
    1:2:2:3:2:2:3:3:2:1:1: OR 0x55573e423060 <e42121> {c621} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:2:2:3:3:2:1:1:1: VARREF 0x55573e423120 <e42117> {c621} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory [RV] <- VAR 0x55573e400590 <e36037> {c118} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory VAR
    1:2:2:3:2:2:3:3:2:1:1:2: VARREF 0x55573e423240 <e42118> {c621} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_memory [RV] <- VAR 0x55573e400710 <e36038> {c119} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_memory VAR
    1:2:2:3:2:2:3:3:2:1:2: CONST 0x55573e423360 <e36879> {c621} @dt=0x55573deefda0@(G/w2)  2'h2
    1:2:2:3:2:2:3:3:2:1:3: CONST 0x55573e4234d0 <e36880> {c621} @dt=0x55573deefda0@(G/w2)  2'h0
    1:2:2:3:2:2:3:3:2:2: VARREF 0x55573e423640 <e36882> {c621} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__fetch_state [LV] => VAR 0x55573e41a8e0 <e36723> {c576} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__fetch_state VAR
    1:2:2:3:2:2:3:3:2: ASSIGNDLY 0x55573e423760 <e36886> {c622} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:2:2:3:3:2:1: CONST 0x55573e423820 <e36884> {c622} @dt=0x55573dec2600@(G/w1)  1'h1
    1:2:2:3:2:2:3:3:2:2: VARREF 0x55573e423990 <e36885> {c622} @dt=0x55573dec2600@(G/w1)  read [LV] => VAR 0x55573e2d04c0 <e40947> {c15} @dt=0x55573dec2600@(G/w1)  read [PO] OUTPUT [P] PORT
    1:2:2:3:2:2:3:3:2: ASSIGNDLY 0x55573e423ab0 <e36889> {c623} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:2:2:3:3:2:1: CONST 0x55573e423b70 <e36887> {c623} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:3:2:2:3:3:2:2: VARREF 0x55573e423ce0 <e36888> {c623} @dt=0x55573dec2600@(G/w1)  write [LV] => VAR 0x55573e2d0120 <e40941> {c14} @dt=0x55573dec2600@(G/w1)  write [PO] OUTPUT [P] PORT
    1:2:2:3:3: ASSIGNDLY 0x55573e423e00 <e42208> {c588} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:3:1: CONST 0x55573e423ec0 <e36763> {c588} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:3:3:2: VARREF 0x55573e424030 <e36764> {c588} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__internal_clk [LV] => VAR 0x55573e3f6110 <e35862> {c22} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__internal_clk VAR
    1:2: ASSIGNALIAS 0x55573e424150 <e44437#> {l3} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e424210 <e44434#> {l3} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x55573e3f6110 <e35862> {c22} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__internal_clk VAR
    1:2:2: VARREF 0x55573e424330 <e44435#> {l3} @dt=0x55573dec2600@(G/w1)  register_file__DOT__clk [LV] => VAR 0x55573e4271a0 <e44576#> {l3} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_file__DOT__clk PORT
    1:2: ASSIGNW 0x55573e424450 <e44444#> {l4} @dt=0x55573dec2600@(G/w1)
    1:2:1: CONST 0x55573e424510 <e44441#> {c177} @dt=0x55573dec2600@(G/w1)  1'h1
    1:2:2: VARREF 0x55573e424680 <e44442#> {l4} @dt=0x55573dec2600@(G/w1)  register_file__DOT__pipelined [LV] => VAR 0x55573e427320 <e38673> {l4} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_file__DOT__pipelined PORT
    1:2: ASSIGNALIAS 0x55573e4247a0 <e44453#> {l5} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e424860 <e44450#> {l5} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_writeback [RV] <- VAR 0x55573e401d90 <e36053> {c138} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_writeback VAR
    1:2:2: VARREF 0x55573e424980 <e44451#> {l5} @dt=0x55573dec2600@(G/w1)  register_file__DOT__write_enable [LV] => VAR 0x55573e4274a0 <e38674> {l5} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_file__DOT__write_enable PORT
    1:2: ASSIGNALIAS 0x55573e424aa0 <e44462#> {l5} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e424b60 <e44459#> {l5} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_writeback [RV] <- VAR 0x55573e401f10 <e36054> {c139} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_writeback VAR
    1:2:2: VARREF 0x55573e424c80 <e44460#> {l5} @dt=0x55573dec2600@(G/w1)  register_file__DOT__HI_write_enable [LV] => VAR 0x55573e427620 <e38675> {l5} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_file__DOT__HI_write_enable PORT
    1:2: ASSIGNALIAS 0x55573e424da0 <e44471#> {l5} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e424e60 <e44468#> {l5} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_writeback [RV] <- VAR 0x55573e402090 <e36055> {c140} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_writeback VAR
    1:2:2: VARREF 0x55573e424f80 <e44469#> {l5} @dt=0x55573dec2600@(G/w1)  register_file__DOT__LO_write_enable [LV] => VAR 0x55573e4277a0 <e38676> {l5} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_file__DOT__LO_write_enable PORT
    1:2: ASSIGNALIAS 0x55573e4250a0 <e44480#> {l6} @dt=0x55573def9b80@(G/w5)
    1:2:1: VARREF 0x55573e425160 <e44477#> {l6} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__read_address_1 [RV] <- VAR 0x55573e3f8d40 <e32844> {c57} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__read_address_1 VAR
    1:2:2: VARREF 0x55573e425280 <e44478#> {l6} @dt=0x55573def9b80@(G/w5)  register_file__DOT__read_address_1 [LV] => VAR 0x55573e427920 <e38677> {l6} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__register_file__DOT__read_address_1 PORT
    1:2: ASSIGNALIAS 0x55573e4253a0 <e44489#> {l6} @dt=0x55573def9b80@(G/w5)
    1:2:1: VARREF 0x55573e425460 <e44486#> {l6} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__read_address_2 [RV] <- VAR 0x55573e3f9da0 <e35926> {c60} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__read_address_2 VAR
    1:2:2: VARREF 0x55573e425580 <e44487#> {l6} @dt=0x55573def9b80@(G/w5)  register_file__DOT__read_address_2 [LV] => VAR 0x55573e427aa0 <e38678> {l6} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__register_file__DOT__read_address_2 PORT
    1:2: ASSIGNALIAS 0x55573e4256a0 <e44498#> {l6} @dt=0x55573def9b80@(G/w5)
    1:2:1: VARREF 0x55573e425760 <e44495#> {l6} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_writeback [RV] <- VAR 0x55573e402990 <e36061> {c148} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_writeback VAR
    1:2:2: VARREF 0x55573e425880 <e44496#> {l6} @dt=0x55573def9b80@(G/w5)  register_file__DOT__write_address [LV] => VAR 0x55573e427c20 <e38679> {l6} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__register_file__DOT__write_address PORT
    1:2: ASSIGNALIAS 0x55573e4259a0 <e44507#> {l7} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e425a60 <e44504#> {l7} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__result_writeback [RV] <- VAR 0x55573e402b10 <e36062> {c149} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__result_writeback VAR
    1:2:2: VARREF 0x55573e425b80 <e44505#> {l7} @dt=0x55573dee44c0@(G/w32)  register_file__DOT__write_data [LV] => VAR 0x55573e427da0 <e38680> {l7} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__write_data PORT
    1:2: ASSIGNALIAS 0x55573e425ca0 <e44516#> {l7} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e425d60 <e44513#> {l7} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback [RV] <- VAR 0x55573e402c90 <e36063> {c150} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback VAR
    1:2:2: VARREF 0x55573e425e80 <e44514#> {l7} @dt=0x55573dee44c0@(G/w32)  register_file__DOT__HI_write_data [LV] => VAR 0x55573e427f20 <e38681> {l7} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__HI_write_data PORT
    1:2: ASSIGNALIAS 0x55573e425fa0 <e44525#> {l7} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e426060 <e44522#> {l7} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback [RV] <- VAR 0x55573e402e10 <e36064> {c151} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback VAR
    1:2:2: VARREF 0x55573e426180 <e44523#> {l7} @dt=0x55573dee44c0@(G/w32)  register_file__DOT__LO_write_data [LV] => VAR 0x55573e4280a0 <e38682> {l7} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__LO_write_data PORT
    1:2: ASSIGNALIAS 0x55573e4262a0 <e44534#> {l8} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e426360 <e44531#> {l8} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode [RV] <- VAR 0x55573e3fcb10 <e35998> {c73} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode VAR
    1:2:2: VARREF 0x55573e426480 <e44532#> {l8} @dt=0x55573dee44c0@(G/w32)  register_file__DOT__read_data_1 [LV] => VAR 0x55573e428220 <e38683> {l8} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__read_data_1 PORT
    1:2: ASSIGNALIAS 0x55573e4265a0 <e44543#> {l8} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e426660 <e44540#> {l8} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode [RV] <- VAR 0x55573e3fcc90 <e35999> {c74} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode VAR
    1:2:2: VARREF 0x55573e426780 <e44541#> {l8} @dt=0x55573dee44c0@(G/w32)  register_file__DOT__read_data_2 [LV] => VAR 0x55573e4283a0 <e38684> {l8} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__read_data_2 PORT
    1:2: ASSIGNALIAS 0x55573e4268a0 <e44552#> {l9} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e426960 <e44549#> {l9} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file_output_LO_decode [RV] <- VAR 0x55573e3fc690 <e35995> {c70} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file_output_LO_decode VAR
    1:2:2: VARREF 0x55573e426a80 <e44550#> {l9} @dt=0x55573dee44c0@(G/w32)  register_file__DOT__read_data_LO [LV] => VAR 0x55573e428520 <e38685> {l9} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__read_data_LO PORT
    1:2: ASSIGNALIAS 0x55573e426ba0 <e44561#> {l9} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e426c60 <e44558#> {l9} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file_output_HI_decode [RV] <- VAR 0x55573e3fc810 <e35996> {c71} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file_output_HI_decode VAR
    1:2:2: VARREF 0x55573e426d80 <e44559#> {l9} @dt=0x55573dee44c0@(G/w32)  register_file__DOT__read_data_HI [LV] => VAR 0x55573e4286a0 <e38686> {l9} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__read_data_HI PORT
    1:2: ASSIGNALIAS 0x55573e426ea0 <e44570#> {l10} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e426f60 <e44567#> {l10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_v0_reg_file [RV] <- VAR 0x55573e404610 <e36081> {c175} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_v0_reg_file VAR
    1:2:2: VARREF 0x55573e427080 <e44568#> {l10} @dt=0x55573dee44c0@(G/w32)  register_file__DOT__read_register_2 [LV] => VAR 0x55573e428820 <e38687> {l10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__read_register_2 PORT
    1:2: VAR 0x55573e4271a0 <e44576#> {l3} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_file__DOT__clk PORT
    1:2: VAR 0x55573e427320 <e38673> {l4} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_file__DOT__pipelined PORT
    1:2: VAR 0x55573e4274a0 <e38674> {l5} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_file__DOT__write_enable PORT
    1:2: VAR 0x55573e427620 <e38675> {l5} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_file__DOT__HI_write_enable PORT
    1:2: VAR 0x55573e4277a0 <e38676> {l5} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_file__DOT__LO_write_enable PORT
    1:2: VAR 0x55573e427920 <e38677> {l6} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__register_file__DOT__read_address_1 PORT
    1:2: VAR 0x55573e427aa0 <e38678> {l6} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__register_file__DOT__read_address_2 PORT
    1:2: VAR 0x55573e427c20 <e38679> {l6} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__register_file__DOT__write_address PORT
    1:2: VAR 0x55573e427da0 <e38680> {l7} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__write_data PORT
    1:2: VAR 0x55573e427f20 <e38681> {l7} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__HI_write_data PORT
    1:2: VAR 0x55573e4280a0 <e38682> {l7} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__LO_write_data PORT
    1:2: VAR 0x55573e428220 <e38683> {l8} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__read_data_1 PORT
    1:2: VAR 0x55573e4283a0 <e38684> {l8} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__read_data_2 PORT
    1:2: VAR 0x55573e428520 <e38685> {l9} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__read_data_LO PORT
    1:2: VAR 0x55573e4286a0 <e38686> {l9} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__read_data_HI PORT
    1:2: VAR 0x55573e428820 <e38687> {l10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__read_register_2 PORT
    1:2: VAR 0x55573e4289a0 <e27481> {l13} @dt=0x55573e0fb3b0@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers VAR
    1:2: VAR 0x55573e428b20 <e38708> {l14} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__HI_reg VAR
    1:2: VAR 0x55573e428ca0 <e38709> {l14} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__LO_reg VAR
    1:2: ASSIGNW 0x55573e428e20 <e38713> {l19} @dt=0x55573dee44c0@(G/w32)
    1:2:1: ARRAYSEL 0x55573e428ee0 <e38711> {l19} @dt=0x55573dee44c0@(G/w32)
    1:2:1:1: VARREF 0x55573e428fa0 <e27514> {l19} @dt=0x55573e0fb3b0@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers [RV] <- VAR 0x55573e4289a0 <e27481> {l13} @dt=0x55573e0fb3b0@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers VAR
    1:2:1:2: VARREF 0x55573e4290c0 <e38710> {l19} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__read_address_1 [RV] <- VAR 0x55573e3f8d40 <e32844> {c57} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__read_address_1 VAR
    1:2:2: VARREF 0x55573e4291e0 <e38712> {l19} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode [LV] => VAR 0x55573e3fcb10 <e35998> {c73} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode VAR
    1:2: ASSIGNW 0x55573e429300 <e38717> {l20} @dt=0x55573dee44c0@(G/w32)
    1:2:1: ARRAYSEL 0x55573e4293c0 <e38715> {l20} @dt=0x55573dee44c0@(G/w32)
    1:2:1:1: VARREF 0x55573e429480 <e27538> {l20} @dt=0x55573e0fb3b0@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers [RV] <- VAR 0x55573e4289a0 <e27481> {l13} @dt=0x55573e0fb3b0@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers VAR
    1:2:1:2: VARREF 0x55573e4295a0 <e38714> {l20} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__read_address_2 [RV] <- VAR 0x55573e3f9da0 <e35926> {c60} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__read_address_2 VAR
    1:2:2: VARREF 0x55573e4296c0 <e38716> {l20} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode [LV] => VAR 0x55573e3fcc90 <e35999> {c74} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode VAR
    1:2: ASSIGNW 0x55573e4297e0 <e38720> {l21} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e4298a0 <e38718> {l21} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__LO_reg [RV] <- VAR 0x55573e428ca0 <e38709> {l14} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__LO_reg VAR
    1:2:2: VARREF 0x55573e4299c0 <e38719> {l21} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file_output_LO_decode [LV] => VAR 0x55573e3fc690 <e35995> {c70} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file_output_LO_decode VAR
    1:2: ASSIGNW 0x55573e429ae0 <e38723> {l22} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e429ba0 <e38721> {l22} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__HI_reg [RV] <- VAR 0x55573e428b20 <e38708> {l14} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__HI_reg VAR
    1:2:2: VARREF 0x55573e429cc0 <e38722> {l22} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file_output_HI_decode [LV] => VAR 0x55573e3fc810 <e35996> {c71} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file_output_HI_decode VAR
    1:2: ASSIGNW 0x55573e429de0 <e38726> {l23} @dt=0x55573dee44c0@(G/w32)
    1:2:1: ARRAYSEL 0x55573e429ea0 <e38724> {l23} @dt=0x55573dee44c0@(G/w32)
    1:2:1:1: VARREF 0x55573e429f60 <e27568> {l23} @dt=0x55573e0fb3b0@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers [RV] <- VAR 0x55573e4289a0 <e27481> {l13} @dt=0x55573e0fb3b0@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers VAR
    1:2:1:2: CONST 0x55573e42a080 <e27589> {l23} @dt=0x55573e254770@(G/sw5)  5'h2
    1:2:2: VARREF 0x55573e42a1f0 <e38725> {l23} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_v0_reg_file [LV] => VAR 0x55573e404610 <e36081> {c175} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_v0_reg_file VAR
    1:2: VAR 0x55573e42a310 <e38727> {l28} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_file__DOT__modified_write_clk VAR
    1:2: ASSIGNW 0x55573e42a490 <e38732> {l29} @dt=0x55573dec2600@(G/w1)
    1:2:1: XOR 0x55573e42a550 <e38730> {l29} @dt=0x55573dec2600@(G/w1)
    1:2:1:1: VARREF 0x55573e42a610 <e38728> {l29} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x55573e3f6110 <e35862> {c22} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__internal_clk VAR
    1:2:1:2: CONST 0x55573e42a730 <e44572#> {c177} @dt=0x55573dec2600@(G/w1)  1'h1
    1:2:2: VARREF 0x55573e42a8a0 <e38731> {l29} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_file__DOT__modified_write_clk [LV] => VAR 0x55573e42a310 <e38727> {l28} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_file__DOT__modified_write_clk VAR
    1:2: ALWAYS 0x55573e42a9c0 <e12074> {l30} [always_ff]
    1:2:1: SENTREE 0x55573e42aa80 <e12039> {l30}
    1:2:1:1: SENITEM 0x55573e42ab40 <e12037> {l30} [POS]
    1:2:1:1:1: VARREF 0x55573e42ac00 <e38733> {l30} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_file__DOT__modified_write_clk [RV] <- VAR 0x55573e42a310 <e38727> {l28} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_file__DOT__modified_write_clk VAR
    1:2:2: IF 0x55573e42ad20 <e42373> {l31}
    1:2:2:1: VARREF 0x55573e42adf0 <e38734> {l31} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_writeback [RV] <- VAR 0x55573e401d90 <e36053> {c138} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_writeback VAR
    1:2:2:2: ASSIGNDLY 0x55573e42af10 <e38738> {l31} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:1: VARREF 0x55573e42afd0 <e38735> {l31} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__result_writeback [RV] <- VAR 0x55573e402b10 <e36062> {c149} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__result_writeback VAR
    1:2:2:2:2: ARRAYSEL 0x55573e42b0f0 <e38737> {l31} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:2:1: VARREF 0x55573e42b1b0 <e27614> {l31} @dt=0x55573e0fb3b0@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers [LV] => VAR 0x55573e4289a0 <e27481> {l13} @dt=0x55573e0fb3b0@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers VAR
    1:2:2:2:2:2: VARREF 0x55573e42b2d0 <e38736> {l31} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_writeback [RV] <- VAR 0x55573e402990 <e36061> {c148} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_writeback VAR
    1:2:2: IF 0x55573e42b3f0 <e12062> {l32}
    1:2:2:1: VARREF 0x55573e42b4c0 <e38739> {l32} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_writeback [RV] <- VAR 0x55573e401f10 <e36054> {c139} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_writeback VAR
    1:2:2:2: ASSIGNDLY 0x55573e42b5e0 <e42367> {l33} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:1: VARREF 0x55573e42b6a0 <e38740> {l33} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback [RV] <- VAR 0x55573e402c90 <e36063> {c150} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback VAR
    1:2:2:2:2: VARREF 0x55573e42b7c0 <e38741> {l33} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__HI_reg [LV] => VAR 0x55573e428b20 <e38708> {l14} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__HI_reg VAR
    1:2:2: IF 0x55573e42b8e0 <e12072> {l35}
    1:2:2:1: VARREF 0x55573e42b9b0 <e38743> {l35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_writeback [RV] <- VAR 0x55573e402090 <e36055> {c140} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_writeback VAR
    1:2:2:2: ASSIGNDLY 0x55573e42bad0 <e42370> {l36} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:1: VARREF 0x55573e42bb90 <e38744> {l36} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback [RV] <- VAR 0x55573e402e10 <e36064> {c151} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback VAR
    1:2:2:2:2: VARREF 0x55573e42bcb0 <e38745> {l36} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__LO_reg [LV] => VAR 0x55573e428ca0 <e38709> {l14} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__LO_reg VAR
    1:2: ASSIGNALIAS 0x55573e42bdd0 <e44590#> {k2} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e42be90 <e44587#> {k2} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x55573e3f6110 <e35862> {c22} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__internal_clk VAR
    1:2:2: VARREF 0x55573e42bfb0 <e44588#> {k2} @dt=0x55573dec2600@(G/w1)  pc__DOT__clk [LV] => VAR 0x55573e42cfd0 <e44637#> {k2} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__pc__DOT__clk PORT
    1:2: ASSIGNALIAS 0x55573e42c0d0 <e44599#> {k3} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e42c190 <e44596#> {k3} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_prime [RV] <- VAR 0x55573e3f6290 <e35863> {c25} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_prime VAR
    1:2:2: VARREF 0x55573e42c2b0 <e44597#> {k3} @dt=0x55573dee44c0@(G/w32)  pc__DOT__address_input [LV] => VAR 0x55573e42d150 <e38650> {k3} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__pc__DOT__address_input PORT
    1:2: ASSIGNALIAS 0x55573e42c3d0 <e44608#> {k4} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e42c490 <e44605#> {k4} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__stall_fetch [RV] <- VAR 0x55573e403410 <e36068> {c157} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__stall_fetch VAR
    1:2:2: VARREF 0x55573e42c5b0 <e44606#> {k4} @dt=0x55573dec2600@(G/w1)  pc__DOT__enable [LV] => VAR 0x55573e42d2d0 <e38651> {k4} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__pc__DOT__enable PORT
    1:2: ASSIGNALIAS 0x55573e42c6d0 <e44617#> {k5} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e42c790 <e44614#> {k5} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__reset [RV] <- VAR 0x55573e3f5210 <e35854> {c8} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__reset PORT
    1:2:2: VARREF 0x55573e42c8b0 <e44615#> {k5} @dt=0x55573dec2600@(G/w1)  pc__DOT__reset [LV] => VAR 0x55573e42d450 <e38652> {k5} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__pc__DOT__reset PORT
    1:2: ASSIGNALIAS 0x55573e42c9d0 <e44626#> {k6} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e42ca90 <e44623#> {k6} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_fetch [RV] <- VAR 0x55573e3f6890 <e35867> {c29} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_fetch VAR
    1:2:2: VARREF 0x55573e42cbb0 <e44624#> {k6} @dt=0x55573dec2600@(G/w1)  pc__DOT__halt [LV] => VAR 0x55573e42d5d0 <e38653> {k6} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__pc__DOT__halt PORT
    1:2: ASSIGNALIAS 0x55573e42ccd0 <e44635#> {k7} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e42cd90 <e44632#> {k7} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instr_address [RV] <- VAR 0x55573e3f6410 <e35864> {c26} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instr_address VAR
    1:2:2: VARREF 0x55573e42ceb0 <e44633#> {k7} @dt=0x55573dee44c0@(G/w32)  pc__DOT__address_output [LV] => VAR 0x55573e42d750 <e38654> {k7} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__pc__DOT__address_output PORT
    1:2: VAR 0x55573e42cfd0 <e44637#> {k2} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__pc__DOT__clk PORT
    1:2: VAR 0x55573e42d150 <e38650> {k3} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__pc__DOT__address_input PORT
    1:2: VAR 0x55573e42d2d0 <e38651> {k4} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__pc__DOT__enable PORT
    1:2: VAR 0x55573e42d450 <e38652> {k5} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__pc__DOT__reset PORT
    1:2: VAR 0x55573e42d5d0 <e38653> {k6} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__pc__DOT__halt PORT
    1:2: VAR 0x55573e42d750 <e38654> {k7} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__pc__DOT__address_output PORT
    1:2: ALWAYS 0x55573e42d8d0 <e11693> {k11} [always_ff]
    1:2:1: SENTREE 0x55573e42d990 <e11645> {k11}
    1:2:1:1: SENITEM 0x55573e42da50 <e11639> {k11} [POS]
    1:2:1:1:1: VARREF 0x55573e42db10 <e38655> {k11} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x55573e3f6110 <e35862> {c22} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__internal_clk VAR
    1:2:1:1: SENITEM 0x55573e42dc30 <e11644> {k11} [POS]
    1:2:1:1:1: VARREF 0x55573e42dcf0 <e38656> {k11} @dt=0x55573dec2600@(G/w1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [P] PORT
    1:2:2: IF 0x55573e42de10 <e42364> {k12}
    1:2:2:1: VARREF 0x55573e42dee0 <e38657> {k12} @dt=0x55573dec2600@(G/w1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [P] PORT
    1:2:2:2: ASSIGNDLY 0x55573e42e000 <e42358> {k13} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:1: CONST 0x55573e42e0c0 <e38658> {k13} @dt=0x55573dee44c0@(G/w32)  32'hbfc00000
    1:2:2:2:2: VARREF 0x55573e42e230 <e38659> {k13} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instr_address [LV] => VAR 0x55573e3f6410 <e35864> {c26} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instr_address VAR
    1:2:2:2: ASSIGNDLY 0x55573e42e350 <e38663> {k14} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:1: CONST 0x55573e42e410 <e38661> {k14} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55573e42e580 <e38662> {k14} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_fetch [LV] => VAR 0x55573e3f6890 <e35867> {c29} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_fetch VAR
    1:2:2:3: IF 0x55573e42e6a0 <e11688> {k16}
    1:2:2:3:1: AND 0x55573e42e770 <e41088> {k16} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:1:1: NOT 0x55573e42e830 <e41084> {k16} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:1:1:1: VARREF 0x55573e42e8f0 <e41068> {k16} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__stall_fetch [RV] <- VAR 0x55573e403410 <e36068> {c157} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__stall_fetch VAR
    1:2:2:3:1:2: NOT 0x55573e42ea10 <e41085> {k16} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:1:2:1: VARREF 0x55573e42ead0 <e41076> {k16} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_fetch [RV] <- VAR 0x55573e3f6890 <e35867> {c29} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_fetch VAR
    1:2:2:3:2: ASSIGNDLY 0x55573e42ebf0 <e42361> {k17} @dt=0x55573dee44c0@(G/w32)
    1:2:2:3:2:1: VARREF 0x55573e42ecb0 <e38669> {k17} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_prime [RV] <- VAR 0x55573e3f6290 <e35863> {c25} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_prime VAR
    1:2:2:3:2:2: VARREF 0x55573e42edd0 <e38670> {k17} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instr_address [LV] => VAR 0x55573e3f6410 <e35864> {c26} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instr_address VAR
    1:2: ASSIGNALIAS 0x55573e42eef0 <e44651#> {d3} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e42efb0 <e44648#> {d3} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instr_address [RV] <- VAR 0x55573e3f6410 <e35864> {c26} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instr_address VAR
    1:2:2: VARREF 0x55573e42f0d0 <e44649#> {d3} @dt=0x55573dee44c0@(G/w32)  plus_four_adder__DOT__a [LV] => VAR 0x55573e42f840 <e44673#> {d3} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__plus_four_adder__DOT__a PORT
    1:2: ASSIGNW 0x55573e42f1f0 <e44658#> {d3} @dt=0x55573dee44c0@(G/w32)
    1:2:1: CONST 0x55573e42f2b0 <e44655#> {c205} @dt=0x55573dee44c0@(G/w32)  32'h4
    1:2:2: VARREF 0x55573e42f420 <e44656#> {d3} @dt=0x55573dee44c0@(G/w32)  plus_four_adder__DOT__b [LV] => VAR 0x55573e42f9c0 <e36891> {d3} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__plus_four_adder__DOT__b PORT
    1:2: ASSIGNALIAS 0x55573e42f540 <e44667#> {d4} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e42f600 <e44664#> {d4} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_fetch [RV] <- VAR 0x55573e3f6590 <e35865> {c27} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_fetch VAR
    1:2:2: VARREF 0x55573e42f720 <e44665#> {d4} @dt=0x55573dee44c0@(G/w32)  plus_four_adder__DOT__z [LV] => VAR 0x55573e42fb40 <e36892> {d4} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__plus_four_adder__DOT__z PORT
    1:2: VAR 0x55573e42f840 <e44673#> {d3} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__plus_four_adder__DOT__a PORT
    1:2: VAR 0x55573e42f9c0 <e36891> {d3} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__plus_four_adder__DOT__b PORT
    1:2: VAR 0x55573e42fb40 <e36892> {d4} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__plus_four_adder__DOT__z PORT
    1:2: ASSIGNW 0x55573e42fcc0 <e36897> {d7} @dt=0x55573dee44c0@(G/w32)
    1:2:1: ADD 0x55573e42fd80 <e36895> {d7} @dt=0x55573dee44c0@(G/w32)
    1:2:1:1: VARREF 0x55573e42fe40 <e36893> {d7} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instr_address [RV] <- VAR 0x55573e3f6410 <e35864> {c26} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instr_address VAR
    1:2:1:2: CONST 0x55573e42ff60 <e44669#> {c205} @dt=0x55573dee44c0@(G/w32)  32'h4
    1:2:2: VARREF 0x55573e4300d0 <e36896> {d7} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_fetch [LV] => VAR 0x55573e3f6590 <e35865> {c27} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_fetch VAR
    1:2: ASSIGNALIAS 0x55573e4301f0 <e44687#> {i6} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e4302b0 <e44684#> {i6} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode [RV] <- VAR 0x55573e3f6a10 <e35868> {c32} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode VAR
    1:2:2: VARREF 0x55573e4303d0 <e44685#> {i6} @dt=0x55573dec2600@(G/w1)  program_counter_multiplexer__DOT__control [LV] => VAR 0x55573e4310e0 <e38605> {i6} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer__DOT__control PORT
    1:2: ASSIGNALIAS 0x55573e4304f0 <e44696#> {i7} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e4305b0 <e44693#> {i7} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_fetch [RV] <- VAR 0x55573e3f6590 <e35865> {c27} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_fetch VAR
    1:2:2: VARREF 0x55573e4306d0 <e44694#> {i7} @dt=0x55573dee44c0@(G/w32)  program_counter_multiplexer__DOT__input_0 [LV] => VAR 0x55573e431260 <e38606> {i7} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_multiplexer__DOT__input_0 PORT
    1:2: ASSIGNALIAS 0x55573e4307f0 <e44705#> {i8} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e4308b0 <e44702#> {i8} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_branch_decode [RV] <- VAR 0x55573e3f8090 <e35881> {c51} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_branch_decode VAR
    1:2:2: VARREF 0x55573e4309d0 <e44703#> {i8} @dt=0x55573dee44c0@(G/w32)  program_counter_multiplexer__DOT__input_1 [LV] => VAR 0x55573e4313e0 <e38607> {i8} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_multiplexer__DOT__input_1 PORT
    1:2: ASSIGNALIAS 0x55573e430af0 <e44714#> {i10} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e430bb0 <e44711#> {i10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_mux_1_out [RV] <- VAR 0x55573e3f6710 <e35866> {c28} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_mux_1_out VAR
    1:2:2: VARREF 0x55573e430cd0 <e44712#> {i10} @dt=0x55573dee44c0@(G/w32)  program_counter_multiplexer__DOT__resolved [LV] => VAR 0x55573e431560 <e38608> {i10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_multiplexer__DOT__resolved PORT
    1:2: VAR 0x55573e430df0 <e44716#> {i3} @dt=0x55573e2b6260@(G/sw32)  mips_cpu_bus__DOT__program_counter_multiplexer__DOT__BUS_WIDTH GPARAM
    1:2:3: CONST 0x55573e430f70 <e38603> {c209} @dt=0x55573e2b6260@(G/sw32)  32'sh20
    1:2: VAR 0x55573e4310e0 <e38605> {i6} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer__DOT__control PORT
    1:2: VAR 0x55573e431260 <e38606> {i7} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_multiplexer__DOT__input_0 PORT
    1:2: VAR 0x55573e4313e0 <e38607> {i8} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_multiplexer__DOT__input_1 PORT
    1:2: VAR 0x55573e431560 <e38608> {i10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_multiplexer__DOT__resolved PORT
    1:2: ASSIGNW 0x55573e4316e0 <e38614> {i13} @dt=0x55573dee44c0@(G/w32)
    1:2:1: COND 0x55573e4317a0 <e38612> {i13} @dt=0x55573dee44c0@(G/w32)
    1:2:1:1: VARREF 0x55573e431860 <e38609> {i13} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode [RV] <- VAR 0x55573e3f6a10 <e35868> {c32} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode VAR
    1:2:1:2: VARREF 0x55573e431980 <e38610> {i13} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_branch_decode [RV] <- VAR 0x55573e3f8090 <e35881> {c51} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_branch_decode VAR
    1:2:1:3: VARREF 0x55573e431ad0 <e38611> {i13} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_fetch [RV] <- VAR 0x55573e3f6590 <e35865> {c27} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_fetch VAR
    1:2:2: VARREF 0x55573e431c20 <e38613> {i13} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_mux_1_out [LV] => VAR 0x55573e3f6710 <e35866> {c28} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_mux_1_out VAR
    1:2: ASSIGNALIAS 0x55573e431d70 <e44730#> {i6} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e431e30 <e44727#> {i6} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_memory [RV] <- VAR 0x55573e400b90 <e36041> {c122} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_memory VAR
    1:2:2: VARREF 0x55573e431f80 <e44728#> {i6} @dt=0x55573dec2600@(G/w1)  program_counter_multiplexer_two__DOT__control [LV] => VAR 0x55573e432d90 <e38605> {i6} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_two__DOT__control PORT
    1:2: ASSIGNALIAS 0x55573e4320a0 <e44739#> {i7} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e432160 <e44736#> {i7} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_mux_1_out [RV] <- VAR 0x55573e3f6710 <e35866> {c28} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_mux_1_out VAR
    1:2:2: VARREF 0x55573e4322b0 <e44737#> {i7} @dt=0x55573dee44c0@(G/w32)  program_counter_multiplexer_two__DOT__input_0 [LV] => VAR 0x55573e432f50 <e38606> {i7} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_multiplexer_two__DOT__input_0 PORT
    1:2: ASSIGNALIAS 0x55573e4323d0 <e44748#> {i8} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e432490 <e44745#> {i8} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory_resolved [RV] <- VAR 0x55573e401910 <e36050> {c133} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory_resolved VAR
    1:2:2: VARREF 0x55573e4325e0 <e44746#> {i8} @dt=0x55573dee44c0@(G/w32)  program_counter_multiplexer_two__DOT__input_1 [LV] => VAR 0x55573e433110 <e38607> {i8} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_multiplexer_two__DOT__input_1 PORT
    1:2: ASSIGNALIAS 0x55573e432700 <e44757#> {i10} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e4327c0 <e44754#> {i10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_prime [RV] <- VAR 0x55573e3f6290 <e35863> {c25} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_prime VAR
    1:2:2: VARREF 0x55573e432900 <e44755#> {i10} @dt=0x55573dee44c0@(G/w32)  program_counter_multiplexer_two__DOT__resolved [LV] => VAR 0x55573e4332d0 <e38608> {i10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_multiplexer_two__DOT__resolved PORT
    1:2: VAR 0x55573e432a20 <e44759#> {i3} @dt=0x55573e2b6260@(G/sw32)  mips_cpu_bus__DOT__program_counter_multiplexer_two__DOT__BUS_WIDTH GPARAM
    1:2:3: CONST 0x55573e432be0 <e38603> {c209} @dt=0x55573e2b6260@(G/sw32)  32'sh20
    1:2: VAR 0x55573e432d90 <e38605> {i6} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_two__DOT__control PORT
    1:2: VAR 0x55573e432f50 <e38606> {i7} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_multiplexer_two__DOT__input_0 PORT
    1:2: VAR 0x55573e433110 <e38607> {i8} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_multiplexer_two__DOT__input_1 PORT
    1:2: VAR 0x55573e4332d0 <e38608> {i10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_multiplexer_two__DOT__resolved PORT
    1:2: ASSIGNW 0x55573e433490 <e38614> {i13} @dt=0x55573dee44c0@(G/w32)
    1:2:1: COND 0x55573e433550 <e38612> {i13} @dt=0x55573dee44c0@(G/w32)
    1:2:1:1: VARREF 0x55573e433610 <e38609> {i13} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_memory [RV] <- VAR 0x55573e400b90 <e36041> {c122} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_memory VAR
    1:2:1:2: VARREF 0x55573e433760 <e38610> {i13} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory_resolved [RV] <- VAR 0x55573e401910 <e36050> {c133} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory_resolved VAR
    1:2:1:3: VARREF 0x55573e4338b0 <e38611> {i13} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_mux_1_out [RV] <- VAR 0x55573e3f6710 <e35866> {c28} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_mux_1_out VAR
    1:2:2: VARREF 0x55573e433a00 <e38613> {i13} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_prime [LV] => VAR 0x55573e3f6290 <e35863> {c25} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_prime VAR
    1:2: ASSIGNALIAS 0x55573e433b40 <e44773#> {o3} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e433c00 <e44770#> {o3} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x55573e3f6110 <e35862> {c22} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__internal_clk VAR
    1:2:2: VARREF 0x55573e433d20 <e44771#> {o3} @dt=0x55573dec2600@(G/w1)  fetch_decode_register__DOT__clk [LV] => VAR 0x55573e435430 <e44838#> {o3} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__fetch_decode_register__DOT__clk PORT
    1:2: ASSIGNALIAS 0x55573e433e40 <e44782#> {o4} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e433f00 <e44779#> {o4} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__stall_decode [RV] <- VAR 0x55573e403590 <e36069> {c158} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__stall_decode VAR
    1:2:2: VARREF 0x55573e434020 <e44780#> {o4} @dt=0x55573dec2600@(G/w1)  fetch_decode_register__DOT__enable [LV] => VAR 0x55573e4355e0 <e39371> {o4} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__fetch_decode_register__DOT__enable PORT
    1:2: ASSIGNALIAS 0x55573e434140 <e44791#> {o5} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e434200 <e44788#> {o5} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode [RV] <- VAR 0x55573e3f6a10 <e35868> {c32} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode VAR
    1:2:2: VARREF 0x55573e434350 <e44789#> {o5} @dt=0x55573dec2600@(G/w1)  fetch_decode_register__DOT__clear [LV] => VAR 0x55573e435790 <e39372> {o5} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__fetch_decode_register__DOT__clear PORT
    1:2: ASSIGNALIAS 0x55573e434470 <e44800#> {o6} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e434530 <e44797#> {o6} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__reset [RV] <- VAR 0x55573e3f5210 <e35854> {c8} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__reset PORT
    1:2:2: VARREF 0x55573e434650 <e44798#> {o6} @dt=0x55573dec2600@(G/w1)  fetch_decode_register__DOT__reset [LV] => VAR 0x55573e435940 <e39373> {o6} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__fetch_decode_register__DOT__reset PORT
    1:2: ASSIGNALIAS 0x55573e434770 <e44809#> {o8} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e434830 <e44806#> {o8} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_fetch [RV] <- VAR 0x55573e3f6890 <e35867> {c29} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_fetch VAR
    1:2:2: VARREF 0x55573e434950 <e44807#> {o8} @dt=0x55573dec2600@(G/w1)  fetch_decode_register__DOT__HALT_fetch [LV] => VAR 0x55573e435af0 <e39374> {o8} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__fetch_decode_register__DOT__HALT_fetch PORT
    1:2: ASSIGNALIAS 0x55573e434a70 <e44818#> {o9} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e434b30 <e44815#> {o9} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_decode [RV] <- VAR 0x55573e3f7f10 <e35880> {c46} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_decode VAR
    1:2:2: VARREF 0x55573e434c50 <e44816#> {o9} @dt=0x55573dec2600@(G/w1)  fetch_decode_register__DOT__HALT_decode [LV] => VAR 0x55573e435ca0 <e39375> {o9} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__fetch_decode_register__DOT__HALT_decode PORT
    1:2: ASSIGNALIAS 0x55573e434d70 <e44827#> {o11} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e434e30 <e44824#> {o11} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_fetch [RV] <- VAR 0x55573e3f6590 <e35865> {c27} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_fetch VAR
    1:2:2: VARREF 0x55573e434f80 <e44825#> {o11} @dt=0x55573dee44c0@(G/w32)  fetch_decode_register__DOT__program_counter_plus_four_fetch [LV] => VAR 0x55573e435e50 <e39376> {o11} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__fetch_decode_register__DOT__program_counter_plus_four_fetch PORT
    1:2: ASSIGNALIAS 0x55573e4350d0 <e44836#> {o13} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e435190 <e44833#> {o13} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode [RV] <- VAR 0x55573e3f8390 <e35883> {c53} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2:2: VARREF 0x55573e4352e0 <e44834#> {o13} @dt=0x55573dee44c0@(G/w32)  fetch_decode_register__DOT__program_counter_plus_four_decode [LV] => VAR 0x55573e436000 <e39377> {o13} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__fetch_decode_register__DOT__program_counter_plus_four_decode PORT
    1:2: VAR 0x55573e435430 <e44838#> {o3} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__fetch_decode_register__DOT__clk PORT
    1:2: VAR 0x55573e4355e0 <e39371> {o4} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__fetch_decode_register__DOT__enable PORT
    1:2: VAR 0x55573e435790 <e39372> {o5} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__fetch_decode_register__DOT__clear PORT
    1:2: VAR 0x55573e435940 <e39373> {o6} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__fetch_decode_register__DOT__reset PORT
    1:2: VAR 0x55573e435af0 <e39374> {o8} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__fetch_decode_register__DOT__HALT_fetch PORT
    1:2: VAR 0x55573e435ca0 <e39375> {o9} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__fetch_decode_register__DOT__HALT_decode PORT
    1:2: VAR 0x55573e435e50 <e39376> {o11} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__fetch_decode_register__DOT__program_counter_plus_four_fetch PORT
    1:2: VAR 0x55573e436000 <e39377> {o13} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__fetch_decode_register__DOT__program_counter_plus_four_decode PORT
    1:2: ALWAYS 0x55573e436200 <e14898> {o17} [always_ff]
    1:2:1: SENTREE 0x55573e4362c0 <e14812> {o17}
    1:2:1:1: SENITEM 0x55573e436380 <e14806> {o17} [POS]
    1:2:1:1:1: VARREF 0x55573e436440 <e39378> {o17} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x55573e3f6110 <e35862> {c22} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__internal_clk VAR
    1:2:1:1: SENITEM 0x55573e436560 <e14811> {o17} [POS]
    1:2:1:1:1: VARREF 0x55573e436620 <e39379> {o17} @dt=0x55573dec2600@(G/w1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [P] PORT
    1:2:2: IF 0x55573e436740 <e42409> {o18}
    1:2:2:1: VARREF 0x55573e436810 <e39380> {o18} @dt=0x55573dec2600@(G/w1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [P] PORT
    1:2:2:2: ASSIGNDLY 0x55573e436930 <e42397> {o19} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:1: CONST 0x55573e4369f0 <e39381> {o19} @dt=0x55573dee44c0@(G/w32)  32'hbfc00004
    1:2:2:2:2: VARREF 0x55573e436ba0 <e39382> {o19} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode [LV] => VAR 0x55573e3f8390 <e35883> {c53} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2:2:2: ASSIGNDLY 0x55573e436cf0 <e39386> {o20} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:1: CONST 0x55573e436db0 <e39384> {o20} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55573e436f60 <e39385> {o20} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_decode [LV] => VAR 0x55573e3f7f10 <e35880> {c46} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_decode VAR
    1:2:2:3: IF 0x55573e437080 <e14893> {o22}
    1:2:2:3:1: NOT 0x55573e437150 <e41062> {o22} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:1:1: VARREF 0x55573e437210 <e41060> {o22} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__stall_decode [RV] <- VAR 0x55573e403590 <e36069> {c158} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__stall_decode VAR
    1:2:2:3:2: IF 0x55573e437330 <e42406> {o23}
    1:2:2:3:2:1: VARREF 0x55573e437400 <e39389> {o23} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode [RV] <- VAR 0x55573e3f6a10 <e35868> {c32} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode VAR
    1:2:2:3:2:2: ASSIGNDLY 0x55573e437550 <e42400> {o24} @dt=0x55573dee44c0@(G/w32)
    1:2:2:3:2:2:1: CONST 0x55573e437610 <e40423> {o24} @dt=0x55573dee44c0@(G/w32)  32'h0
    1:2:2:3:2:2:2: VARREF 0x55573e4377c0 <e39402> {o24} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode [LV] => VAR 0x55573e3f8390 <e35883> {c53} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2:2:3:2:2: ASSIGNDLY 0x55573e437910 <e39406> {o25} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:2:2:1: CONST 0x55573e4379d0 <e39404> {o25} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:3:2:2:2: VARREF 0x55573e437b80 <e39405> {o25} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_decode [LV] => VAR 0x55573e3f7f10 <e35880> {c46} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_decode VAR
    1:2:2:3:2:3: ASSIGNDLY 0x55573e437ca0 <e42403> {o27} @dt=0x55573dee44c0@(G/w32)
    1:2:2:3:2:3:1: VARREF 0x55573e437d60 <e39407> {o27} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_fetch [RV] <- VAR 0x55573e3f6590 <e35865> {c27} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_fetch VAR
    1:2:2:3:2:3:2: VARREF 0x55573e437eb0 <e39408> {o27} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode [LV] => VAR 0x55573e3f8390 <e35883> {c53} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2:2:3:2:3: ASSIGNDLY 0x55573e438000 <e39412> {o28} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:2:3:1: VARREF 0x55573e4380c0 <e39410> {o28} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_fetch [RV] <- VAR 0x55573e3f6890 <e35867> {c29} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_fetch VAR
    1:2:2:3:2:3:2: VARREF 0x55573e4381e0 <e39411> {o28} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_decode [LV] => VAR 0x55573e3f7f10 <e35880> {c46} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_decode VAR
    1:2: ASSIGNALIAS 0x55573e438300 <e44852#> {f3} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e4383c0 <e44849#> {f3} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:2: VARREF 0x55573e438500 <e44850#> {f3} @dt=0x55573dee44c0@(G/w32)  control_unit__DOT__instruction [LV] => VAR 0x55573e43ac80 <e44962#> {f3} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__control_unit__DOT__instruction PORT
    1:2: ASSIGNALIAS 0x55573e438620 <e44861#> {f5} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e4386e0 <e44858#> {f5} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode [RV] <- VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:2: VARREF 0x55573e438820 <e44859#> {f5} @dt=0x55573dec2600@(G/w1)  control_unit__DOT__register_write [LV] => VAR 0x55573e43ae30 <e37460> {f5} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__control_unit__DOT__register_write PORT
    1:2: ASSIGNALIAS 0x55573e438940 <e44870#> {f6} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e438a00 <e44867#> {f6} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode [RV] <- VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:2: VARREF 0x55573e438b50 <e44868#> {f6} @dt=0x55573dec2600@(G/w1)  control_unit__DOT__memory_to_register [LV] => VAR 0x55573e43afe0 <e37461> {f6} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__control_unit__DOT__memory_to_register PORT
    1:2: ASSIGNALIAS 0x55573e438c90 <e44879#> {f7} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e438d50 <e44876#> {f7} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode [RV] <- VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:2: VARREF 0x55573e438e90 <e44877#> {f7} @dt=0x55573dec2600@(G/w1)  control_unit__DOT__memory_write [LV] => VAR 0x55573e43b1b0 <e37462> {f7} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__control_unit__DOT__memory_write PORT
    1:2: ASSIGNALIAS 0x55573e438fb0 <e44888#> {f8} @dt=0x55573deefda0@(G/w2)
    1:2:1: VARREF 0x55573e439070 <e44885#> {f8} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode [RV] <- VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:2: VARREF 0x55573e4391b0 <e44886#> {f8} @dt=0x55573deefda0@(G/w2)  control_unit__DOT__ALU_src_B [LV] => VAR 0x55573e43b360 <e37463> {f8} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__control_unit__DOT__ALU_src_B PORT
    1:2: ASSIGNALIAS 0x55573e4392d0 <e44897#> {f9} @dt=0x55573deefda0@(G/w2)
    1:2:1: VARREF 0x55573e439390 <e44894#> {f9} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode [RV] <- VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:2: VARREF 0x55573e4394e0 <e44895#> {f9} @dt=0x55573deefda0@(G/w2)  control_unit__DOT__register_destination [LV] => VAR 0x55573e43b510 <e37464> {f9} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__control_unit__DOT__register_destination PORT
    1:2: ASSIGNALIAS 0x55573e439620 <e44906#> {f10} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e4396e0 <e44903#> {f10} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode [RV] <- VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:2: VARREF 0x55573e439800 <e44904#> {f10} @dt=0x55573dec2600@(G/w1)  control_unit__DOT__branch [LV] => VAR 0x55573e43b6e0 <e37465> {f10} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__control_unit__DOT__branch PORT
    1:2: ASSIGNALIAS 0x55573e439920 <e44915#> {f11} @dt=0x55573def2220@(G/w6)
    1:2:1: VARREF 0x55573e4399e0 <e44912#> {f11} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [RV] <- VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2: VARREF 0x55573e439b20 <e44913#> {f11} @dt=0x55573def2220@(G/w6)  control_unit__DOT__ALU_function [LV] => VAR 0x55573e43b890 <e37466> {f11} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__ALU_function PORT
    1:2: ASSIGNALIAS 0x55573e439c40 <e44924#> {f12} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e439d00 <e44921#> {f12} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [RV] <- VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2: VARREF 0x55573e439e50 <e44922#> {f12} @dt=0x55573dec2600@(G/w1)  control_unit__DOT__program_counter_multiplexer_jump [LV] => VAR 0x55573e43ba40 <e37467> {f12} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__control_unit__DOT__program_counter_multiplexer_jump PORT
    1:2: ASSIGNALIAS 0x55573e439fa0 <e44933#> {f13} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e43a060 <e44930#> {f13} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode [RV] <- VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:2: VARREF 0x55573e43a1a0 <e44931#> {f13} @dt=0x55573dec2600@(G/w1)  control_unit__DOT__j_instruction [LV] => VAR 0x55573e43bc30 <e37468> {f13} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__control_unit__DOT__j_instruction PORT
    1:2: ASSIGNALIAS 0x55573e43a2c0 <e44942#> {f14} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e43a380 <e44939#> {f14} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode [RV] <- VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:2: VARREF 0x55573e43a4d0 <e44940#> {f14} @dt=0x55573dec2600@(G/w1)  control_unit__DOT__LO_register_write [LV] => VAR 0x55573e43bde0 <e37469> {f14} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__control_unit__DOT__LO_register_write PORT
    1:2: ASSIGNALIAS 0x55573e43a610 <e44951#> {f15} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e43a6d0 <e44948#> {f15} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [RV] <- VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2: VARREF 0x55573e43a820 <e44949#> {f15} @dt=0x55573dec2600@(G/w1)  control_unit__DOT__HI_register_write [LV] => VAR 0x55573e43bfb0 <e37470> {f15} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__control_unit__DOT__HI_register_write PORT
    1:2: ASSIGNALIAS 0x55573e43a960 <e44960#> {f16} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e43aa20 <e44957#> {f16} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode [RV] <- VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:2: VARREF 0x55573e43ab60 <e44958#> {f16} @dt=0x55573dec2600@(G/w1)  control_unit__DOT__using_HI_LO [LV] => VAR 0x55573e43c180 <e37471> {f16} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__control_unit__DOT__using_HI_LO PORT
    1:2: VAR 0x55573e43ac80 <e44962#> {f3} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__control_unit__DOT__instruction PORT
    1:2: VAR 0x55573e43ae30 <e37460> {f5} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__control_unit__DOT__register_write PORT
    1:2: VAR 0x55573e43afe0 <e37461> {f6} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__control_unit__DOT__memory_to_register PORT
    1:2: VAR 0x55573e43b1b0 <e37462> {f7} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__control_unit__DOT__memory_write PORT
    1:2: VAR 0x55573e43b360 <e37463> {f8} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__control_unit__DOT__ALU_src_B PORT
    1:2: VAR 0x55573e43b510 <e37464> {f9} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__control_unit__DOT__register_destination PORT
    1:2: VAR 0x55573e43b6e0 <e37465> {f10} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__control_unit__DOT__branch PORT
    1:2: VAR 0x55573e43b890 <e37466> {f11} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__ALU_function PORT
    1:2: VAR 0x55573e43ba40 <e37467> {f12} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__control_unit__DOT__program_counter_multiplexer_jump PORT
    1:2: VAR 0x55573e43bc30 <e37468> {f13} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__control_unit__DOT__j_instruction PORT
    1:2: VAR 0x55573e43bde0 <e37469> {f14} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__control_unit__DOT__LO_register_write PORT
    1:2: VAR 0x55573e43bfb0 <e37470> {f15} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__control_unit__DOT__HI_register_write PORT
    1:2: VAR 0x55573e43c180 <e37471> {f16} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__control_unit__DOT__using_HI_LO PORT
    1:2: VAR 0x55573e43c330 <e37472> {f19} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2: VAR 0x55573e43c4d0 <e37473> {f20} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__control_unit__DOT__rt VAR
    1:2: VAR 0x55573e43c670 <e37474> {f21} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2: ALWAYS 0x55573e43c820 <e9912> {f23} [always_comb]
    1:2:2: ASSIGN 0x55573e43c8e0 <e42292> {f24} @dt=0x55573def2220@(G/w6)
    1:2:2:1: SEL 0x55573e43c9a0 <e37486> {f24} @dt=0x55573def2220@(G/w6) decl[31:0]]
    1:2:2:1:1: VARREF 0x55573e43ca70 <e37475> {f24} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:2:1:2: CONST 0x55573e43cbb0 <e28736> {f24} @dt=0x55573e254770@(G/sw5)  5'h1a
    1:2:2:1:3: CONST 0x55573e43cd60 <e37485> {f24} @dt=0x55573dee44c0@(G/w32)  32'h6
    1:2:2:2: VARREF 0x55573e43cf10 <e37487> {f24} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op [LV] => VAR 0x55573e43c330 <e37472> {f19} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:2: ASSIGN 0x55573e43d050 <e37502> {f25} @dt=0x55573def9b80@(G/w5)
    1:2:2:1: SEL 0x55573e43d110 <e37500> {f25} @dt=0x55573def9b80@(G/w5) decl[31:0]]
    1:2:2:1:1: VARREF 0x55573e43d1e0 <e37489> {f25} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:2:1:2: CONST 0x55573e43d320 <e28783> {f25} @dt=0x55573e254770@(G/sw5)  5'h10
    1:2:2:1:3: CONST 0x55573e43d4d0 <e37499> {f25} @dt=0x55573dee44c0@(G/w32)  32'h5
    1:2:2:2: VARREF 0x55573e43d680 <e37501> {f25} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__control_unit__DOT__rt [LV] => VAR 0x55573e43c4d0 <e37473> {f20} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__control_unit__DOT__rt VAR
    1:2:2: ASSIGN 0x55573e43d7c0 <e37516> {f26} @dt=0x55573def2220@(G/w6)
    1:2:2:1: SEL 0x55573e43d880 <e37514> {f26} @dt=0x55573def2220@(G/w6) decl[31:0]]
    1:2:2:1:1: VARREF 0x55573e43d950 <e37503> {f26} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:2:1:2: CONST 0x55573e43da90 <e28830> {f26} @dt=0x55573e254770@(G/sw5)  5'h0
    1:2:2:1:3: CONST 0x55573e43dc40 <e37513> {f26} @dt=0x55573dee44c0@(G/w32)  32'h6
    1:2:2:2: VARREF 0x55573e43ddf0 <e37515> {f26} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct [LV] => VAR 0x55573e43c670 <e37474> {f21} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:2: CASE 0x55573e43df40 <e9910> {f27}
    1:2:2:1: VARREF 0x55573e43e010 <e37517> {f27} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55573e43c330 <e37472> {f19} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:2:2: CASEITEM 0x55573e43e150 <e7600> {f28}
    1:2:2:2:1: CONST 0x55573e43e210 <e37518> {f28} @dt=0x55573def2220@(G/w6)  6'h0
    1:2:2:2:2: ASSIGN 0x55573e43e3c0 <e42238> {f29} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e43e480 <e37519> {f29} @dt=0x55573dec2600@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55573e43e630 <e37520> {f29} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e43e770 <e37524> {f30} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e43e830 <e37522> {f30} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e43e9e0 <e37523> {f30} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e43eb30 <e37527> {f31} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e43ebf0 <e37525> {f31} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e43eda0 <e37526> {f31} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e43eee0 <e37530> {f32} @dt=0x55573deefda0@(G/w2)
    1:2:2:2:2:1: CONST 0x55573e43efa0 <e37528> {f32} @dt=0x55573deefda0@(G/w2)  2'h0
    1:2:2:2:2:2: VARREF 0x55573e43f150 <e37529> {f32} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e43f290 <e37533> {f33} @dt=0x55573deefda0@(G/w2)
    1:2:2:2:2:1: CONST 0x55573e43f350 <e37531> {f33} @dt=0x55573deefda0@(G/w2)  2'h1
    1:2:2:2:2:2: VARREF 0x55573e43f500 <e37532> {f33} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e43f650 <e37536> {f34} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e43f710 <e37534> {f34} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e43f8c0 <e37535> {f34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e43f9e0 <e37557> {f35} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: OR 0x55573e43faa0 <e41641> {f35} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1:1: OR 0x55573e43fb60 <e41637> {f35} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1:1:1: OR 0x55573e43fc20 <e41623> {f35} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1:1:1:1: OR 0x55573e43fce0 <e41609> {f35} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1:1:1:1:1: EQ 0x55573e43fda0 <e41595> {f35} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1:1:1:1:1:1: CONST 0x55573e43fe60 <e41586> {f35} @dt=0x55573def2220@(G/w6)  6'h18
    1:2:2:2:2:1:1:1:1:1:2: VARREF 0x55573e440010 <e41587> {f35} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55573e43c670 <e37474> {f21} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:2:2:2:1:1:1:1:2: EQ 0x55573e440160 <e41596> {f35} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1:1:1:1:2:1: CONST 0x55573e440220 <e41590> {f35} @dt=0x55573def2220@(G/w6)  6'h19
    1:2:2:2:2:1:1:1:1:2:2: VARREF 0x55573e4403d0 <e41591> {f35} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55573e43c670 <e37474> {f21} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:2:2:2:1:1:1:2: EQ 0x55573e440520 <e41610> {f35} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1:1:1:2:1: CONST 0x55573e4405e0 <e41604> {f35} @dt=0x55573def2220@(G/w6)  6'h1a
    1:2:2:2:2:1:1:1:2:2: VARREF 0x55573e440790 <e41605> {f35} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55573e43c670 <e37474> {f21} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:2:2:2:1:1:2: EQ 0x55573e4408e0 <e41624> {f35} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1:1:2:1: CONST 0x55573e4409a0 <e41618> {f35} @dt=0x55573def2220@(G/w6)  6'h1b
    1:2:2:2:2:1:1:2:2: VARREF 0x55573e440b50 <e41619> {f35} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55573e43c670 <e37474> {f21} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:2:2:2:1:2: EQ 0x55573e440ca0 <e41638> {f35} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1:2:1: CONST 0x55573e440d60 <e41632> {f35} @dt=0x55573def2220@(G/w6)  6'h11
    1:2:2:2:2:1:2:2: VARREF 0x55573e440f10 <e41633> {f35} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55573e43c670 <e37474> {f21} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:2:2:2:2: VARREF 0x55573e441060 <e37556> {f35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e4411b0 <e37578> {f36} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: OR 0x55573e441270 <e41701> {f36} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1:1: OR 0x55573e441330 <e41697> {f36} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1:1:1: OR 0x55573e4413f0 <e41683> {f36} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1:1:1:1: OR 0x55573e4414b0 <e41669> {f36} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1:1:1:1:1: EQ 0x55573e441570 <e41655> {f36} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1:1:1:1:1:1: CONST 0x55573e441630 <e41646> {f36} @dt=0x55573def2220@(G/w6)  6'h18
    1:2:2:2:2:1:1:1:1:1:2: VARREF 0x55573e4417e0 <e41647> {f36} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55573e43c670 <e37474> {f21} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:2:2:2:1:1:1:1:2: EQ 0x55573e441930 <e41656> {f36} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1:1:1:1:2:1: CONST 0x55573e4419f0 <e41650> {f36} @dt=0x55573def2220@(G/w6)  6'h19
    1:2:2:2:2:1:1:1:1:2:2: VARREF 0x55573e441ba0 <e41651> {f36} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55573e43c670 <e37474> {f21} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:2:2:2:1:1:1:2: EQ 0x55573e441cf0 <e41670> {f36} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1:1:1:2:1: CONST 0x55573e441db0 <e41664> {f36} @dt=0x55573def2220@(G/w6)  6'h1a
    1:2:2:2:2:1:1:1:2:2: VARREF 0x55573e441f60 <e41665> {f36} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55573e43c670 <e37474> {f21} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:2:2:2:1:1:2: EQ 0x55573e4420b0 <e41684> {f36} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1:1:2:1: CONST 0x55573e442170 <e41678> {f36} @dt=0x55573def2220@(G/w6)  6'h1b
    1:2:2:2:2:1:1:2:2: VARREF 0x55573e442320 <e41679> {f36} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55573e43c670 <e37474> {f21} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:2:2:2:1:2: EQ 0x55573e442470 <e41698> {f36} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1:2:1: CONST 0x55573e442530 <e41692> {f36} @dt=0x55573def2220@(G/w6)  6'h13
    1:2:2:2:2:1:2:2: VARREF 0x55573e4426e0 <e41693> {f36} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55573e43c670 <e37474> {f21} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:2:2:2:2: VARREF 0x55573e442830 <e37577> {f36} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:2:2:2: CASE 0x55573e442980 <e7526> {f37}
    1:2:2:2:2:1: VARREF 0x55573e442a50 <e37579> {f37} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55573e43c670 <e37474> {f21} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:2:2:2:2: CASEITEM 0x55573e442ba0 <e7460> {f38}
    1:2:2:2:2:2:1: CONST 0x55573e442c60 <e37580> {f38} @dt=0x55573def2220@(G/w6)  6'h11
    1:2:2:2:2:2:2: ASSIGN 0x55573e442e10 <e42223> {f39} @dt=0x55573def2220@(G/w6)
    1:2:2:2:2:2:2:1: CONST 0x55573e442ed0 <e37581> {f39} @dt=0x55573def2220@(G/w6)  6'h3f
    1:2:2:2:2:2:2:2: VARREF 0x55573e443080 <e37582> {f39} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2:2:2:2: CASEITEM 0x55573e4431c0 <e7479> {f41}
    1:2:2:2:2:2:1: CONST 0x55573e443280 <e37584> {f41} @dt=0x55573def2220@(G/w6)  6'h13
    1:2:2:2:2:2:2: ASSIGN 0x55573e443430 <e42226> {f42} @dt=0x55573def2220@(G/w6)
    1:2:2:2:2:2:2:1: CONST 0x55573e4434f0 <e37585> {f42} @dt=0x55573def2220@(G/w6)  6'h3e
    1:2:2:2:2:2:2:2: VARREF 0x55573e4436a0 <e37586> {f42} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2:2:2:2: CASEITEM 0x55573e4437e0 <e7498> {f44}
    1:2:2:2:2:2:1: CONST 0x55573e4438a0 <e37588> {f44} @dt=0x55573def2220@(G/w6)  6'h10
    1:2:2:2:2:2:2: ASSIGN 0x55573e443a50 <e42229> {f45} @dt=0x55573def2220@(G/w6)
    1:2:2:2:2:2:2:1: CONST 0x55573e443b10 <e37589> {f45} @dt=0x55573def2220@(G/w6)  6'h3e
    1:2:2:2:2:2:2:2: VARREF 0x55573e443cc0 <e37590> {f45} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2:2:2:2: CASEITEM 0x55573e443e00 <e7517> {f47}
    1:2:2:2:2:2:1: CONST 0x55573e443ec0 <e37592> {f47} @dt=0x55573def2220@(G/w6)  6'h12
    1:2:2:2:2:2:2: ASSIGN 0x55573e444070 <e42232> {f48} @dt=0x55573def2220@(G/w6)
    1:2:2:2:2:2:2:1: CONST 0x55573e444130 <e37593> {f48} @dt=0x55573def2220@(G/w6)  6'h3f
    1:2:2:2:2:2:2:2: VARREF 0x55573e4442e0 <e37594> {f48} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2:2:2:2: CASEITEM 0x55573e444420 <e7525> {f50}
    1:2:2:2:2:2:2: ASSIGN 0x55573e4444e0 <e42235> {f51} @dt=0x55573def2220@(G/w6)
    1:2:2:2:2:2:2:1: VARREF 0x55573e4445a0 <e37596> {f51} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55573e43c670 <e37474> {f21} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:2:2:2:2:2:2: VARREF 0x55573e4446f0 <e37597> {f51} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e444830 <e37607> {f54} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: OR 0x55573e4448f0 <e41719> {f54} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1:1: EQ 0x55573e4449b0 <e41715> {f54} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1:1:1: CONST 0x55573e444a70 <e41706> {f54} @dt=0x55573def2220@(G/w6)  6'h8
    1:2:2:2:2:1:1:2: VARREF 0x55573e444c20 <e41707> {f54} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55573e43c670 <e37474> {f21} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:2:2:2:1:2: EQ 0x55573e444d70 <e41716> {f54} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1:2:1: CONST 0x55573e444e30 <e41710> {f54} @dt=0x55573def2220@(G/w6)  6'h9
    1:2:2:2:2:1:2:2: VARREF 0x55573e444fe0 <e41711> {f54} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55573e43c670 <e37474> {f21} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:2:2:2:2: VARREF 0x55573e445130 <e37606> {f54} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e445280 <e37610> {f55} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e445340 <e37608> {f55} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e4454f0 <e37609> {f55} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e445630 <e37619> {f56} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: OR 0x55573e4456f0 <e41737> {f56} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1:1: EQ 0x55573e4457b0 <e41733> {f56} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1:1:1: CONST 0x55573e445870 <e41724> {f56} @dt=0x55573def2220@(G/w6)  6'h10
    1:2:2:2:2:1:1:2: VARREF 0x55573e445a20 <e41725> {f56} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55573e43c670 <e37474> {f21} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:2:2:2:1:2: EQ 0x55573e445b70 <e41734> {f56} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1:2:1: CONST 0x55573e445c30 <e41728> {f56} @dt=0x55573def2220@(G/w6)  6'h12
    1:2:2:2:2:1:2:2: VARREF 0x55573e445de0 <e41729> {f56} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55573e43c670 <e37474> {f21} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:2:2:2:2: VARREF 0x55573e445f30 <e37618> {f56} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:2:2: CASEITEM 0x55573e446070 <e7755> {f59}
    1:2:2:2:1: CONST 0x55573e446130 <e37620> {f59} @dt=0x55573def2220@(G/w6)  6'h1
    1:2:2:2:2: ASSIGN 0x55573e4462e0 <e42241> {f60} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: OR 0x55573e4463a0 <e41755> {f60} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1:1: EQ 0x55573e446460 <e41751> {f60} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1:1:1: CONST 0x55573e446520 <e41742> {f60} @dt=0x55573def9b80@(G/w5)  5'h11
    1:2:2:2:2:1:1:2: VARREF 0x55573e4466d0 <e41743> {f60} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__control_unit__DOT__rt [RV] <- VAR 0x55573e43c4d0 <e37473> {f20} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__control_unit__DOT__rt VAR
    1:2:2:2:2:1:2: EQ 0x55573e446810 <e41752> {f60} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1:2:1: CONST 0x55573e4468d0 <e41746> {f60} @dt=0x55573def9b80@(G/w5)  5'h10
    1:2:2:2:2:1:2:2: VARREF 0x55573e446a80 <e41747> {f60} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__control_unit__DOT__rt [RV] <- VAR 0x55573e43c4d0 <e37473> {f20} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__control_unit__DOT__rt VAR
    1:2:2:2:2:2: VARREF 0x55573e446bc0 <e37628> {f60} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e446d00 <e37632> {f61} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e446dc0 <e37630> {f61} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e446f70 <e37631> {f61} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e4470c0 <e37635> {f62} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e447180 <e37633> {f62} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e447330 <e37634> {f62} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e447470 <e37638> {f63} @dt=0x55573deefda0@(G/w2)
    1:2:2:2:2:1: CONST 0x55573e447530 <e37636> {f63} @dt=0x55573deefda0@(G/w2)  2'h2
    1:2:2:2:2:2: VARREF 0x55573e4476e0 <e37637> {f63} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e447820 <e37641> {f64} @dt=0x55573deefda0@(G/w2)
    1:2:2:2:2:1: CONST 0x55573e4478e0 <e37639> {f64} @dt=0x55573deefda0@(G/w2)  2'h2
    1:2:2:2:2:2: VARREF 0x55573e447a90 <e37640> {f64} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e447be0 <e37644> {f65} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e447ca0 <e37642> {f65} @dt=0x55573dec2600@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55573e447e50 <e37643> {f65} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e447f70 <e37647> {f66} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e448030 <e37645> {f66} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e4481e0 <e37646> {f66} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e448330 <e37650> {f67} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: VARREF 0x55573e4483f0 <e37648> {f67} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [RV] <- VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2:2: VARREF 0x55573e448540 <e37649> {f67} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e448690 <e37653> {f68} @dt=0x55573def2220@(G/w6)
    1:2:2:2:2:1: CONST 0x55573e448750 <e37651> {f68} @dt=0x55573def2220@(G/w6)  6'h3f
    1:2:2:2:2:2: VARREF 0x55573e448900 <e37652> {f68} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e448a40 <e37656> {f69} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e448b00 <e37654> {f69} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e448cb0 <e37655> {f69} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e448e00 <e37659> {f70} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e448ec0 <e37657> {f70} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e449070 <e37658> {f70} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e4491b0 <e37662> {f71} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e449270 <e37660> {f71} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e449420 <e37661> {f71} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:2:2: CASEITEM 0x55573e449560 <e7890> {f75}
    1:2:2:2:1: CONST 0x55573e449620 <e37663> {f75} @dt=0x55573def2220@(G/w6)  6'h2
    1:2:2:2:2: ASSIGN 0x55573e4497d0 <e42244> {f76} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e449890 <e37664> {f76} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e449a40 <e37665> {f76} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e449b80 <e37669> {f77} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e449c40 <e37667> {f77} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e449df0 <e37668> {f77} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e449f40 <e37672> {f78} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e44a000 <e37670> {f78} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e44a1b0 <e37671> {f78} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e44a2f0 <e37675> {f79} @dt=0x55573deefda0@(G/w2)
    1:2:2:2:2:1: CONST 0x55573e44a3b0 <e37673> {f79} @dt=0x55573deefda0@(G/w2)  2'h2
    1:2:2:2:2:2: VARREF 0x55573e44a560 <e37674> {f79} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e44a6a0 <e37678> {f80} @dt=0x55573deefda0@(G/w2)
    1:2:2:2:2:1: CONST 0x55573e44a760 <e37676> {f80} @dt=0x55573deefda0@(G/w2)  2'h2
    1:2:2:2:2:2: VARREF 0x55573e44a910 <e37677> {f80} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e44aa60 <e37681> {f81} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e44ab20 <e37679> {f81} @dt=0x55573dec2600@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55573e44acd0 <e37680> {f81} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e44adf0 <e37684> {f82} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e44aeb0 <e37682> {f82} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e44b060 <e37683> {f82} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e44b1b0 <e37687> {f83} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: VARREF 0x55573e44b270 <e37685> {f83} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [RV] <- VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2:2: VARREF 0x55573e44b3c0 <e37686> {f83} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e44b510 <e37690> {f84} @dt=0x55573def2220@(G/w6)
    1:2:2:2:2:1: CONST 0x55573e44b5d0 <e37688> {f84} @dt=0x55573def2220@(G/w6)  6'h3f
    1:2:2:2:2:2: VARREF 0x55573e44b780 <e37689> {f84} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e44b8c0 <e37693> {f85} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e44b980 <e37691> {f85} @dt=0x55573dec2600@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55573e44bb30 <e37692> {f85} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e44bc80 <e37696> {f86} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e44bd40 <e37694> {f86} @dt=0x55573dec2600@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55573e44bef0 <e37695> {f86} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e44c030 <e37699> {f87} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e44c0f0 <e37697> {f87} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e44c2a0 <e37698> {f87} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:2:2: CASEITEM 0x55573e44c3e0 <e8025> {f89}
    1:2:2:2:1: CONST 0x55573e44c4a0 <e37700> {f89} @dt=0x55573def2220@(G/w6)  6'h3
    1:2:2:2:2: ASSIGN 0x55573e44c650 <e42247> {f90} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e44c710 <e37701> {f90} @dt=0x55573dec2600@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55573e44c8c0 <e37702> {f90} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e44ca00 <e37706> {f91} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e44cac0 <e37704> {f91} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e44cc70 <e37705> {f91} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e44cdc0 <e37709> {f92} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e44ce80 <e37707> {f92} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e44d030 <e37708> {f92} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e44d170 <e37712> {f93} @dt=0x55573deefda0@(G/w2)
    1:2:2:2:2:1: CONST 0x55573e44d230 <e37710> {f93} @dt=0x55573deefda0@(G/w2)  2'h2
    1:2:2:2:2:2: VARREF 0x55573e44d3e0 <e37711> {f93} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e44d520 <e37715> {f94} @dt=0x55573deefda0@(G/w2)
    1:2:2:2:2:1: CONST 0x55573e44d5e0 <e37713> {f94} @dt=0x55573deefda0@(G/w2)  2'h2
    1:2:2:2:2:2: VARREF 0x55573e44d790 <e37714> {f94} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e44d8e0 <e37718> {f95} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e44d9a0 <e37716> {f95} @dt=0x55573dec2600@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55573e44db50 <e37717> {f95} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e44dc70 <e37721> {f96} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e44dd30 <e37719> {f96} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e44dee0 <e37720> {f96} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e44e030 <e37724> {f97} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: VARREF 0x55573e44e0f0 <e37722> {f97} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [RV] <- VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2:2: VARREF 0x55573e44e240 <e37723> {f97} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e44e390 <e37727> {f98} @dt=0x55573def2220@(G/w6)
    1:2:2:2:2:1: CONST 0x55573e44e450 <e37725> {f98} @dt=0x55573def2220@(G/w6)  6'h3f
    1:2:2:2:2:2: VARREF 0x55573e44e600 <e37726> {f98} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e44e740 <e37730> {f99} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e44e800 <e37728> {f99} @dt=0x55573dec2600@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55573e44e9b0 <e37729> {f99} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e44eb00 <e37733> {f100} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e44ebc0 <e37731> {f100} @dt=0x55573dec2600@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55573e44ed70 <e37732> {f100} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e44eeb0 <e37736> {f101} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e44ef70 <e37734> {f101} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e44f120 <e37735> {f101} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:2:2: CASEITEM 0x55573e44f260 <e8160> {f103}
    1:2:2:2:1: CONST 0x55573e44f320 <e37737> {f103} @dt=0x55573def2220@(G/w6)  6'h4
    1:2:2:2:2: ASSIGN 0x55573e44f4d0 <e42250> {f104} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e44f590 <e37738> {f104} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e44f740 <e37739> {f104} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e44f880 <e37743> {f105} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e44f940 <e37741> {f105} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e44faf0 <e37742> {f105} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e44fc40 <e37746> {f106} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e44fd00 <e37744> {f106} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e44feb0 <e37745> {f106} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e44fff0 <e37749> {f107} @dt=0x55573deefda0@(G/w2)
    1:2:2:2:2:1: CONST 0x55573e4500b0 <e37747> {f107} @dt=0x55573deefda0@(G/w2)  2'h0
    1:2:2:2:2:2: VARREF 0x55573e450260 <e37748> {f107} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e4503a0 <e37752> {f108} @dt=0x55573deefda0@(G/w2)
    1:2:2:2:2:1: CONST 0x55573e450460 <e37750> {f108} @dt=0x55573deefda0@(G/w2)  2'h0
    1:2:2:2:2:2: VARREF 0x55573e450610 <e37751> {f108} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e450760 <e37755> {f109} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e450820 <e37753> {f109} @dt=0x55573dec2600@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55573e4509d0 <e37754> {f109} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e450af0 <e37758> {f110} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e450bb0 <e37756> {f110} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e450d60 <e37757> {f110} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e450eb0 <e37761> {f111} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: VARREF 0x55573e450f70 <e37759> {f111} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [RV] <- VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2:2: VARREF 0x55573e4510c0 <e37760> {f111} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e451210 <e37764> {f112} @dt=0x55573def2220@(G/w6)
    1:2:2:2:2:1: CONST 0x55573e4512d0 <e37762> {f112} @dt=0x55573def2220@(G/w6)  6'h3f
    1:2:2:2:2:2: VARREF 0x55573e451480 <e37763> {f112} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e4515c0 <e37767> {f113} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e451680 <e37765> {f113} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e451830 <e37766> {f113} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e451980 <e37770> {f114} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e451a40 <e37768> {f114} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e451bf0 <e37769> {f114} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e451d30 <e37773> {f115} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e451df0 <e37771> {f115} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e451fa0 <e37772> {f115} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:2:2: CASEITEM 0x55573e4520e0 <e8295> {f118}
    1:2:2:2:1: CONST 0x55573e4521a0 <e37774> {f118} @dt=0x55573def2220@(G/w6)  6'h5
    1:2:2:2:2: ASSIGN 0x55573e452350 <e42253> {f119} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e452410 <e37775> {f119} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e4525c0 <e37776> {f119} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e452700 <e37780> {f120} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e4527c0 <e37778> {f120} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e452970 <e37779> {f120} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e452ac0 <e37783> {f121} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e452b80 <e37781> {f121} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e452d30 <e37782> {f121} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e452e70 <e37786> {f122} @dt=0x55573deefda0@(G/w2)
    1:2:2:2:2:1: CONST 0x55573e452f30 <e37784> {f122} @dt=0x55573deefda0@(G/w2)  2'h0
    1:2:2:2:2:2: VARREF 0x55573e4530e0 <e37785> {f122} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e453220 <e37789> {f123} @dt=0x55573deefda0@(G/w2)
    1:2:2:2:2:1: CONST 0x55573e4532e0 <e37787> {f123} @dt=0x55573deefda0@(G/w2)  2'h0
    1:2:2:2:2:2: VARREF 0x55573e453490 <e37788> {f123} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e4535e0 <e37792> {f124} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e4536a0 <e37790> {f124} @dt=0x55573dec2600@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55573e453850 <e37791> {f124} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e453970 <e37795> {f125} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e453a30 <e37793> {f125} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e453be0 <e37794> {f125} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e453d30 <e37798> {f126} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: VARREF 0x55573e453df0 <e37796> {f126} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [RV] <- VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2:2: VARREF 0x55573e453f40 <e37797> {f126} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e454090 <e37801> {f127} @dt=0x55573def2220@(G/w6)
    1:2:2:2:2:1: CONST 0x55573e454150 <e37799> {f127} @dt=0x55573def2220@(G/w6)  6'h3f
    1:2:2:2:2:2: VARREF 0x55573e454300 <e37800> {f127} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e454440 <e37804> {f128} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e454500 <e37802> {f128} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e4546b0 <e37803> {f128} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e454800 <e37807> {f129} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e4548c0 <e37805> {f129} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e454a70 <e37806> {f129} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e454bb0 <e37810> {f130} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e454c70 <e37808> {f130} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e454e20 <e37809> {f130} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:2:2: CASEITEM 0x55573e454f60 <e8430> {f134}
    1:2:2:2:1: CONST 0x55573e455020 <e37811> {f134} @dt=0x55573def2220@(G/w6)  6'h6
    1:2:2:2:2: ASSIGN 0x55573e4551d0 <e42256> {f135} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e455290 <e37812> {f135} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e455440 <e37813> {f135} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e455580 <e37817> {f136} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e455640 <e37815> {f136} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e4557f0 <e37816> {f136} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e455940 <e37820> {f137} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e455a00 <e37818> {f137} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e455bb0 <e37819> {f137} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e455cf0 <e37823> {f138} @dt=0x55573deefda0@(G/w2)
    1:2:2:2:2:1: CONST 0x55573e455db0 <e37821> {f138} @dt=0x55573deefda0@(G/w2)  2'h0
    1:2:2:2:2:2: VARREF 0x55573e455f60 <e37822> {f138} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e4560a0 <e37826> {f139} @dt=0x55573deefda0@(G/w2)
    1:2:2:2:2:1: CONST 0x55573e456160 <e37824> {f139} @dt=0x55573deefda0@(G/w2)  2'h0
    1:2:2:2:2:2: VARREF 0x55573e456310 <e37825> {f139} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e456460 <e37829> {f140} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e456520 <e37827> {f140} @dt=0x55573dec2600@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55573e4566d0 <e37828> {f140} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e4567f0 <e37832> {f141} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e4568b0 <e37830> {f141} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e456a60 <e37831> {f141} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e456bb0 <e37835> {f142} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: VARREF 0x55573e456c70 <e37833> {f142} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [RV] <- VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2:2: VARREF 0x55573e456dc0 <e37834> {f142} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e456f10 <e37838> {f143} @dt=0x55573def2220@(G/w6)
    1:2:2:2:2:1: CONST 0x55573e456fd0 <e37836> {f143} @dt=0x55573def2220@(G/w6)  6'h3f
    1:2:2:2:2:2: VARREF 0x55573e457180 <e37837> {f143} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e4572c0 <e37841> {f144} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e457380 <e37839> {f144} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e457530 <e37840> {f144} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e457680 <e37844> {f145} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e457740 <e37842> {f145} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e4578f0 <e37843> {f145} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e457a30 <e37847> {f146} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e457af0 <e37845> {f146} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e457ca0 <e37846> {f146} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:2:2: CASEITEM 0x55573e457de0 <e8565> {f148}
    1:2:2:2:1: CONST 0x55573e457ea0 <e37848> {f148} @dt=0x55573def2220@(G/w6)  6'h7
    1:2:2:2:2: ASSIGN 0x55573e458050 <e42259> {f149} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e458110 <e37849> {f149} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e4582c0 <e37850> {f149} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e458400 <e37854> {f150} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e4584c0 <e37852> {f150} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e458670 <e37853> {f150} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e4587c0 <e37857> {f151} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e458880 <e37855> {f151} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e458a30 <e37856> {f151} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e458b70 <e37860> {f152} @dt=0x55573deefda0@(G/w2)
    1:2:2:2:2:1: CONST 0x55573e458c30 <e37858> {f152} @dt=0x55573deefda0@(G/w2)  2'h0
    1:2:2:2:2:2: VARREF 0x55573e458de0 <e37859> {f152} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e458f20 <e37863> {f153} @dt=0x55573deefda0@(G/w2)
    1:2:2:2:2:1: CONST 0x55573e458fe0 <e37861> {f153} @dt=0x55573deefda0@(G/w2)  2'h0
    1:2:2:2:2:2: VARREF 0x55573e459190 <e37862> {f153} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e4592e0 <e37866> {f154} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e4593a0 <e37864> {f154} @dt=0x55573dec2600@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55573e459550 <e37865> {f154} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e459670 <e37869> {f155} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e459730 <e37867> {f155} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e4598e0 <e37868> {f155} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e459a30 <e37872> {f156} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: VARREF 0x55573e459af0 <e37870> {f156} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [RV] <- VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2:2: VARREF 0x55573e459c40 <e37871> {f156} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e459d90 <e37875> {f157} @dt=0x55573def2220@(G/w6)
    1:2:2:2:2:1: CONST 0x55573e459e50 <e37873> {f157} @dt=0x55573def2220@(G/w6)  6'h3f
    1:2:2:2:2:2: VARREF 0x55573e45a000 <e37874> {f157} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e45a140 <e37878> {f158} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e45a200 <e37876> {f158} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e45a3b0 <e37877> {f158} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e45a500 <e37881> {f159} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e45a5c0 <e37879> {f159} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e45a770 <e37880> {f159} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e45a8b0 <e37884> {f160} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e45a970 <e37882> {f160} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e45ab20 <e37883> {f160} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:2:2: CASEITEM 0x55573e45ac60 <e8700> {f163}
    1:2:2:2:1: CONST 0x55573e45ad20 <e37885> {f163} @dt=0x55573def2220@(G/w6)  6'h8
    1:2:2:2:2: ASSIGN 0x55573e45aed0 <e42262> {f164} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e45af90 <e37886> {f164} @dt=0x55573dec2600@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55573e45b140 <e37887> {f164} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e45b280 <e37891> {f165} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e45b340 <e37889> {f165} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e45b4f0 <e37890> {f165} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e45b640 <e37894> {f166} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e45b700 <e37892> {f166} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e45b8b0 <e37893> {f166} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e45b9f0 <e37897> {f167} @dt=0x55573deefda0@(G/w2)
    1:2:2:2:2:1: CONST 0x55573e45bab0 <e37895> {f167} @dt=0x55573deefda0@(G/w2)  2'h1
    1:2:2:2:2:2: VARREF 0x55573e45bc60 <e37896> {f167} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e45bda0 <e37900> {f168} @dt=0x55573deefda0@(G/w2)
    1:2:2:2:2:1: CONST 0x55573e45be60 <e37898> {f168} @dt=0x55573deefda0@(G/w2)  2'h0
    1:2:2:2:2:2: VARREF 0x55573e45c010 <e37899> {f168} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e45c160 <e37903> {f169} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e45c220 <e37901> {f169} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e45c3d0 <e37902> {f169} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e45c4f0 <e37906> {f170} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e45c5b0 <e37904> {f170} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e45c760 <e37905> {f170} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e45c8b0 <e37909> {f171} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: VARREF 0x55573e45c970 <e37907> {f171} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [RV] <- VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2:2: VARREF 0x55573e45cac0 <e37908> {f171} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e45cc10 <e37912> {f172} @dt=0x55573def2220@(G/w6)
    1:2:2:2:2:1: CONST 0x55573e45ccd0 <e37910> {f172} @dt=0x55573def2220@(G/w6)  6'h20
    1:2:2:2:2:2: VARREF 0x55573e45ce80 <e37911> {f172} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e45cfc0 <e37915> {f173} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e45d080 <e37913> {f173} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e45d230 <e37914> {f173} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e45d380 <e37918> {f174} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e45d440 <e37916> {f174} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e45d5f0 <e37917> {f174} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e45d730 <e37921> {f175} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e45d7f0 <e37919> {f175} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e45d9a0 <e37920> {f175} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:2:2: CASEITEM 0x55573e45dae0 <e8835> {f178}
    1:2:2:2:1: CONST 0x55573e45dba0 <e37922> {f178} @dt=0x55573def2220@(G/w6)  6'h9
    1:2:2:2:2: ASSIGN 0x55573e45dd50 <e42265> {f179} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e45de10 <e37923> {f179} @dt=0x55573dec2600@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55573e45dfc0 <e37924> {f179} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e45e100 <e37928> {f180} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e45e1c0 <e37926> {f180} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e45e370 <e37927> {f180} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e45e4c0 <e37931> {f181} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e45e580 <e37929> {f181} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e45e730 <e37930> {f181} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e45e870 <e37934> {f182} @dt=0x55573deefda0@(G/w2)
    1:2:2:2:2:1: CONST 0x55573e45e930 <e37932> {f182} @dt=0x55573deefda0@(G/w2)  2'h1
    1:2:2:2:2:2: VARREF 0x55573e45eae0 <e37933> {f182} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e45ec20 <e37937> {f183} @dt=0x55573deefda0@(G/w2)
    1:2:2:2:2:1: CONST 0x55573e45ece0 <e37935> {f183} @dt=0x55573deefda0@(G/w2)  2'h0
    1:2:2:2:2:2: VARREF 0x55573e45ee90 <e37936> {f183} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e45efe0 <e37940> {f184} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e45f0a0 <e37938> {f184} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e45f250 <e37939> {f184} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e45f370 <e37943> {f185} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e45f430 <e37941> {f185} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e45f5e0 <e37942> {f185} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e45f730 <e37946> {f186} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: VARREF 0x55573e45f7f0 <e37944> {f186} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [RV] <- VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2:2: VARREF 0x55573e45f940 <e37945> {f186} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e45fa90 <e37949> {f187} @dt=0x55573def2220@(G/w6)
    1:2:2:2:2:1: CONST 0x55573e45fb50 <e37947> {f187} @dt=0x55573def2220@(G/w6)  6'h21
    1:2:2:2:2:2: VARREF 0x55573e45fd00 <e37948> {f187} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e45fe40 <e37952> {f188} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e45ff00 <e37950> {f188} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e4600b0 <e37951> {f188} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e460200 <e37955> {f189} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e4602c0 <e37953> {f189} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e460470 <e37954> {f189} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e4605b0 <e37958> {f190} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e460670 <e37956> {f190} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e460820 <e37957> {f190} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:2:2: CASEITEM 0x55573e460960 <e8970> {f193}
    1:2:2:2:1: CONST 0x55573e460a20 <e37959> {f193} @dt=0x55573def2220@(G/w6)  6'ha
    1:2:2:2:2: ASSIGN 0x55573e460bd0 <e42268> {f194} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e460c90 <e37960> {f194} @dt=0x55573dec2600@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55573e460e40 <e37961> {f194} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e460f80 <e37965> {f195} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e461040 <e37963> {f195} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e4611f0 <e37964> {f195} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e461340 <e37968> {f196} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e461400 <e37966> {f196} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e4615b0 <e37967> {f196} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e4616f0 <e37971> {f197} @dt=0x55573deefda0@(G/w2)
    1:2:2:2:2:1: CONST 0x55573e4617b0 <e37969> {f197} @dt=0x55573deefda0@(G/w2)  2'h1
    1:2:2:2:2:2: VARREF 0x55573e461960 <e37970> {f197} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e461aa0 <e37974> {f198} @dt=0x55573deefda0@(G/w2)
    1:2:2:2:2:1: CONST 0x55573e461b60 <e37972> {f198} @dt=0x55573deefda0@(G/w2)  2'h0
    1:2:2:2:2:2: VARREF 0x55573e461d10 <e37973> {f198} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e461e60 <e37977> {f199} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e461f20 <e37975> {f199} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e4620d0 <e37976> {f199} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e4621f0 <e37980> {f200} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e4622b0 <e37978> {f200} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e462460 <e37979> {f200} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e4625b0 <e37983> {f201} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: VARREF 0x55573e462670 <e37981> {f201} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [RV] <- VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2:2: VARREF 0x55573e4627c0 <e37982> {f201} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e462910 <e37986> {f202} @dt=0x55573def2220@(G/w6)
    1:2:2:2:2:1: CONST 0x55573e4629d0 <e37984> {f202} @dt=0x55573def2220@(G/w6)  6'h21
    1:2:2:2:2:2: VARREF 0x55573e462b80 <e37985> {f202} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e462cc0 <e37989> {f203} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e462d80 <e37987> {f203} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e462f30 <e37988> {f203} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e463080 <e37992> {f204} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e463140 <e37990> {f204} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e4632f0 <e37991> {f204} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e463430 <e37995> {f205} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e4634f0 <e37993> {f205} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e4636a0 <e37994> {f205} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:2:2: CASEITEM 0x55573e4637e0 <e9105> {f222}
    1:2:2:2:1: CONST 0x55573e4638a0 <e37996> {f222} @dt=0x55573def2220@(G/w6)  6'hc
    1:2:2:2:2: ASSIGN 0x55573e463a50 <e42271> {f223} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e463b10 <e37997> {f223} @dt=0x55573dec2600@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55573e463cc0 <e37998> {f223} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e463e00 <e38002> {f224} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e463ec0 <e38000> {f224} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e464070 <e38001> {f224} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e4641c0 <e38005> {f225} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e464280 <e38003> {f225} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e464430 <e38004> {f225} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e464570 <e38008> {f226} @dt=0x55573deefda0@(G/w2)
    1:2:2:2:2:1: CONST 0x55573e464630 <e38006> {f226} @dt=0x55573deefda0@(G/w2)  2'h1
    1:2:2:2:2:2: VARREF 0x55573e4647e0 <e38007> {f226} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e464920 <e38011> {f227} @dt=0x55573deefda0@(G/w2)
    1:2:2:2:2:1: CONST 0x55573e4649e0 <e38009> {f227} @dt=0x55573deefda0@(G/w2)  2'h0
    1:2:2:2:2:2: VARREF 0x55573e464b90 <e38010> {f227} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e464ce0 <e38014> {f228} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e464da0 <e38012> {f228} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e464f50 <e38013> {f228} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e465070 <e38017> {f229} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e465130 <e38015> {f229} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e4652e0 <e38016> {f229} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e465430 <e38020> {f230} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: VARREF 0x55573e4654f0 <e38018> {f230} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [RV] <- VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2:2: VARREF 0x55573e465640 <e38019> {f230} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e465790 <e38023> {f231} @dt=0x55573def2220@(G/w6)
    1:2:2:2:2:1: CONST 0x55573e465850 <e38021> {f231} @dt=0x55573def2220@(G/w6)  6'h24
    1:2:2:2:2:2: VARREF 0x55573e465a00 <e38022> {f231} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e465b40 <e38026> {f232} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e465c00 <e38024> {f232} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e465db0 <e38025> {f232} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e465f00 <e38029> {f233} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e465fc0 <e38027> {f233} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e466170 <e38028> {f233} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e4662b0 <e38032> {f234} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e466370 <e38030> {f234} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e466520 <e38031> {f234} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:2:2: CASEITEM 0x55573e466660 <e9240> {f236}
    1:2:2:2:1: CONST 0x55573e466720 <e38033> {f236} @dt=0x55573def2220@(G/w6)  6'hd
    1:2:2:2:2: ASSIGN 0x55573e4668d0 <e42274> {f237} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e466990 <e38034> {f237} @dt=0x55573dec2600@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55573e466b40 <e38035> {f237} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e466c80 <e38039> {f238} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e466d40 <e38037> {f238} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e466ef0 <e38038> {f238} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e467040 <e38042> {f239} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e467100 <e38040> {f239} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e4672b0 <e38041> {f239} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e4673f0 <e38045> {f240} @dt=0x55573deefda0@(G/w2)
    1:2:2:2:2:1: CONST 0x55573e4674b0 <e38043> {f240} @dt=0x55573deefda0@(G/w2)  2'h1
    1:2:2:2:2:2: VARREF 0x55573e467660 <e38044> {f240} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e4677a0 <e38048> {f241} @dt=0x55573deefda0@(G/w2)
    1:2:2:2:2:1: CONST 0x55573e467860 <e38046> {f241} @dt=0x55573deefda0@(G/w2)  2'h0
    1:2:2:2:2:2: VARREF 0x55573e467a10 <e38047> {f241} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e467b60 <e38051> {f242} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e467c20 <e38049> {f242} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e467dd0 <e38050> {f242} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e467ef0 <e38054> {f243} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e467fb0 <e38052> {f243} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e468160 <e38053> {f243} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e4682b0 <e38057> {f244} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: VARREF 0x55573e468370 <e38055> {f244} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [RV] <- VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2:2: VARREF 0x55573e4684c0 <e38056> {f244} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e468610 <e38060> {f245} @dt=0x55573def2220@(G/w6)
    1:2:2:2:2:1: CONST 0x55573e4686d0 <e38058> {f245} @dt=0x55573def2220@(G/w6)  6'h25
    1:2:2:2:2:2: VARREF 0x55573e468880 <e38059> {f245} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e4689c0 <e38063> {f246} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e468a80 <e38061> {f246} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e468c30 <e38062> {f246} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e468d80 <e38066> {f247} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e468e40 <e38064> {f247} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e468ff0 <e38065> {f247} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e469130 <e38069> {f248} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e4691f0 <e38067> {f248} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e4693a0 <e38068> {f248} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:2:2: CASEITEM 0x55573e4694e0 <e9375> {f250}
    1:2:2:2:1: CONST 0x55573e4695a0 <e38070> {f250} @dt=0x55573def2220@(G/w6)  6'he
    1:2:2:2:2: ASSIGN 0x55573e469750 <e42277> {f251} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e469810 <e38071> {f251} @dt=0x55573dec2600@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55573e4699c0 <e38072> {f251} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e469b00 <e38076> {f252} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e469bc0 <e38074> {f252} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e469d70 <e38075> {f252} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e469ec0 <e38079> {f253} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e469f80 <e38077> {f253} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e46a130 <e38078> {f253} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e46a270 <e38082> {f254} @dt=0x55573deefda0@(G/w2)
    1:2:2:2:2:1: CONST 0x55573e46a330 <e38080> {f254} @dt=0x55573deefda0@(G/w2)  2'h1
    1:2:2:2:2:2: VARREF 0x55573e46a4e0 <e38081> {f254} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e46a620 <e38085> {f255} @dt=0x55573deefda0@(G/w2)
    1:2:2:2:2:1: CONST 0x55573e46a6e0 <e38083> {f255} @dt=0x55573deefda0@(G/w2)  2'h0
    1:2:2:2:2:2: VARREF 0x55573e46a890 <e38084> {f255} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e46a9e0 <e38088> {f256} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e46aaa0 <e38086> {f256} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e46ac50 <e38087> {f256} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e46ad70 <e38091> {f257} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e46ae30 <e38089> {f257} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e46afe0 <e38090> {f257} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e46b130 <e38094> {f258} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: VARREF 0x55573e46b1f0 <e38092> {f258} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [RV] <- VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2:2: VARREF 0x55573e46b340 <e38093> {f258} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e46b490 <e38097> {f259} @dt=0x55573def2220@(G/w6)
    1:2:2:2:2:1: CONST 0x55573e46b550 <e38095> {f259} @dt=0x55573def2220@(G/w6)  6'h26
    1:2:2:2:2:2: VARREF 0x55573e46b700 <e38096> {f259} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e46b840 <e38100> {f260} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e46b900 <e38098> {f260} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e46bab0 <e38099> {f260} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e46bc00 <e38103> {f261} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e46bcc0 <e38101> {f261} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e46be70 <e38102> {f261} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e46bfb0 <e38106> {f262} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e46c070 <e38104> {f262} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e46c220 <e38105> {f262} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:2:2: CASEITEM 0x55573e46c360 <e9510> {f264}
    1:2:2:2:1: CONST 0x55573e46c420 <e38107> {f264} @dt=0x55573def2220@(G/w6)  6'hf
    1:2:2:2:2: ASSIGN 0x55573e46c5d0 <e42280> {f265} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e46c690 <e38108> {f265} @dt=0x55573dec2600@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55573e46c840 <e38109> {f265} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e46c980 <e38113> {f266} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e46ca40 <e38111> {f266} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e46cbf0 <e38112> {f266} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e46cd40 <e38116> {f267} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e46ce00 <e38114> {f267} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e46cfb0 <e38115> {f267} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e46d0f0 <e38119> {f268} @dt=0x55573deefda0@(G/w2)
    1:2:2:2:2:1: CONST 0x55573e46d1b0 <e38117> {f268} @dt=0x55573deefda0@(G/w2)  2'h1
    1:2:2:2:2:2: VARREF 0x55573e46d360 <e38118> {f268} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e46d4a0 <e38122> {f269} @dt=0x55573deefda0@(G/w2)
    1:2:2:2:2:1: CONST 0x55573e46d560 <e38120> {f269} @dt=0x55573deefda0@(G/w2)  2'h0
    1:2:2:2:2:2: VARREF 0x55573e46d710 <e38121> {f269} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e46d860 <e38125> {f270} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e46d920 <e38123> {f270} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e46dad0 <e38124> {f270} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e46dbf0 <e38128> {f271} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e46dcb0 <e38126> {f271} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e46de60 <e38127> {f271} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e46dfb0 <e38131> {f272} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: VARREF 0x55573e46e070 <e38129> {f272} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [RV] <- VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2:2: VARREF 0x55573e46e1c0 <e38130> {f272} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e46e310 <e38134> {f273} @dt=0x55573def2220@(G/w6)
    1:2:2:2:2:1: CONST 0x55573e46e3d0 <e38132> {f273} @dt=0x55573def2220@(G/w6)  6'h3f
    1:2:2:2:2:2: VARREF 0x55573e46e580 <e38133> {f273} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e46e6c0 <e38137> {f274} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e46e780 <e38135> {f274} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e46e930 <e38136> {f274} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e46ea80 <e38140> {f275} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e46eb40 <e38138> {f275} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e46ecf0 <e38139> {f275} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e46ee30 <e38143> {f276} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e46eef0 <e38141> {f276} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e46f0a0 <e38142> {f276} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:2:2: CASEITEM 0x55573e46f1e0 <e9645> {f331}
    1:2:2:2:1: CONST 0x55573e46f2a0 <e38144> {f331} @dt=0x55573def2220@(G/w6)  6'h25
    1:2:2:2:2: ASSIGN 0x55573e46f450 <e42283> {f332} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e46f510 <e38145> {f332} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e46f6c0 <e38146> {f332} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e46f800 <e38150> {f333} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e46f8c0 <e38148> {f333} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e46fa70 <e38149> {f333} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e46fbc0 <e38153> {f334} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e46fc80 <e38151> {f334} @dt=0x55573dec2600@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55573e46fe30 <e38152> {f334} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e46ff70 <e38156> {f335} @dt=0x55573deefda0@(G/w2)
    1:2:2:2:2:1: CONST 0x55573e470030 <e38154> {f335} @dt=0x55573deefda0@(G/w2)  2'h1
    1:2:2:2:2:2: VARREF 0x55573e4701e0 <e38155> {f335} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e470320 <e38159> {f336} @dt=0x55573deefda0@(G/w2)
    1:2:2:2:2:1: CONST 0x55573e4703e0 <e38157> {f336} @dt=0x55573deefda0@(G/w2)  2'h0
    1:2:2:2:2:2: VARREF 0x55573e470590 <e38158> {f336} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e4706e0 <e38162> {f337} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e4707a0 <e38160> {f337} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e470950 <e38161> {f337} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e470a70 <e38165> {f338} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e470b30 <e38163> {f338} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e470ce0 <e38164> {f338} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e470e30 <e38168> {f339} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: VARREF 0x55573e470ef0 <e38166> {f339} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [RV] <- VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2:2: VARREF 0x55573e471040 <e38167> {f339} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e471190 <e38171> {f340} @dt=0x55573def2220@(G/w6)
    1:2:2:2:2:1: CONST 0x55573e471250 <e38169> {f340} @dt=0x55573def2220@(G/w6)  6'h21
    1:2:2:2:2:2: VARREF 0x55573e471400 <e38170> {f340} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e471540 <e38174> {f341} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e471600 <e38172> {f341} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e4717b0 <e38173> {f341} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e471900 <e38177> {f342} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e4719c0 <e38175> {f342} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e471b70 <e38176> {f342} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e471cb0 <e38180> {f343} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e471d70 <e38178> {f343} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e471f20 <e38179> {f343} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:2:2: CASEITEM 0x55573e472060 <e9780> {f348}
    1:2:2:2:1: CONST 0x55573e472120 <e38181> {f348} @dt=0x55573def2220@(G/w6)  6'h2b
    1:2:2:2:2: ASSIGN 0x55573e4722d0 <e42286> {f349} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e472390 <e38182> {f349} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e472540 <e38183> {f349} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e472680 <e38187> {f350} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e472740 <e38185> {f350} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e4728f0 <e38186> {f350} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e472a40 <e38190> {f351} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e472b00 <e38188> {f351} @dt=0x55573dec2600@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55573e472cb0 <e38189> {f351} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e472df0 <e38193> {f352} @dt=0x55573deefda0@(G/w2)
    1:2:2:2:2:1: CONST 0x55573e472eb0 <e38191> {f352} @dt=0x55573deefda0@(G/w2)  2'h1
    1:2:2:2:2:2: VARREF 0x55573e473060 <e38192> {f352} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e4731a0 <e38196> {f353} @dt=0x55573deefda0@(G/w2)
    1:2:2:2:2:1: CONST 0x55573e473260 <e38194> {f353} @dt=0x55573deefda0@(G/w2)  2'h0
    1:2:2:2:2:2: VARREF 0x55573e473410 <e38195> {f353} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e473560 <e38199> {f354} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e473620 <e38197> {f354} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e4737d0 <e38198> {f354} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e4738f0 <e38202> {f355} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e4739b0 <e38200> {f355} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e473b60 <e38201> {f355} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e473cb0 <e38205> {f356} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: VARREF 0x55573e473d70 <e38203> {f356} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [RV] <- VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2:2: VARREF 0x55573e473ec0 <e38204> {f356} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e474010 <e38208> {f357} @dt=0x55573def2220@(G/w6)
    1:2:2:2:2:1: CONST 0x55573e4740d0 <e38206> {f357} @dt=0x55573def2220@(G/w6)  6'h21
    1:2:2:2:2:2: VARREF 0x55573e474280 <e38207> {f357} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e4743c0 <e38211> {f358} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e474480 <e38209> {f358} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e474630 <e38210> {f358} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e474780 <e38214> {f359} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e474840 <e38212> {f359} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e4749f0 <e38213> {f359} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e474b30 <e38217> {f360} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e474bf0 <e38215> {f360} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e474da0 <e38216> {f360} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:2:2: CASEITEM 0x55573e474ee0 <e9909> {f365}
    1:2:2:2:2: ASSIGN 0x55573e474fa0 <e42289> {f366} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e475060 <e43687> {f366} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e475210 <e38219> {f366} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e475350 <e38223> {f367} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e475410 <e43697> {f367} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e4755c0 <e38222> {f367} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e475710 <e38226> {f368} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e4757d0 <e43707> {f368} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e475980 <e38225> {f368} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e475ac0 <e38229> {f369} @dt=0x55573deefda0@(G/w2)
    1:2:2:2:2:1: CONST 0x55573e475b80 <e43717> {f369} @dt=0x55573deefda0@(G/w2)  2'h0
    1:2:2:2:2:2: VARREF 0x55573e475d30 <e38228> {f369} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e475e70 <e38232> {f370} @dt=0x55573deefda0@(G/w2)
    1:2:2:2:2:1: CONST 0x55573e475f30 <e43727> {f370} @dt=0x55573deefda0@(G/w2)  2'h0
    1:2:2:2:2:2: VARREF 0x55573e4760e0 <e38231> {f370} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e476230 <e38235> {f371} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e4762f0 <e43737> {f371} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e4764a0 <e38234> {f371} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e4765c0 <e38238> {f372} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e476680 <e43747> {f372} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e476830 <e38237> {f372} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e476980 <e38241> {f373} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: VARREF 0x55573e476a40 <e38239> {f373} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [RV] <- VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2:2: VARREF 0x55573e476b90 <e38240> {f373} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e476ce0 <e38244> {f374} @dt=0x55573def2220@(G/w6)
    1:2:2:2:2:1: CONST 0x55573e476da0 <e43757> {f374} @dt=0x55573def2220@(G/w6)  6'h0
    1:2:2:2:2:2: VARREF 0x55573e476f50 <e38243> {f374} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e477090 <e38247> {f375} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e477150 <e43767> {f375} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e477300 <e38246> {f375} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e477450 <e38250> {f376} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e477510 <e43777> {f376} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e4776c0 <e38249> {f376} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:2:2:2: ASSIGN 0x55573e477800 <e38253> {f377} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e4778c0 <e43787> {f377} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e477a70 <e38252> {f377} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2: ASSIGNALIAS 0x55573e477bb0 <e44976#> {g3} @dt=0x55573def2220@(G/w6)
    1:2:1: VARREF 0x55573e477c70 <e44973#> {g3} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op [RV] <- VAR 0x55573e3f8510 <e35884> {c55} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op VAR
    1:2:2: VARREF 0x55573e477d90 <e44974#> {g3} @dt=0x55573def2220@(G/w6)  reg_output_comparator__DOT__op [LV] => VAR 0x55573e478ab0 <e45014#> {g3} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__reg_output_comparator__DOT__op PORT
    1:2: ASSIGNALIAS 0x55573e477eb0 <e44985#> {g4} @dt=0x55573def9b80@(G/w5)
    1:2:1: VARREF 0x55573e477f70 <e44982#> {g4} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rt_decode [RV] <- VAR 0x55573e3f9f20 <e35927> {c60} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rt_decode VAR
    1:2:2: VARREF 0x55573e478090 <e44983#> {g4} @dt=0x55573def9b80@(G/w5)  reg_output_comparator__DOT__rt [LV] => VAR 0x55573e478c60 <e38255> {g4} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__reg_output_comparator__DOT__rt PORT
    1:2: ASSIGNALIAS 0x55573e4781b0 <e44994#> {g5} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e478270 <e44991#> {g5} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_1 [RV] <- VAR 0x55573e3fd290 <e36003> {c78} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:2: VARREF 0x55573e478390 <e44992#> {g5} @dt=0x55573dee44c0@(G/w32)  reg_output_comparator__DOT__a [LV] => VAR 0x55573e478e10 <e38256> {g5} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__reg_output_comparator__DOT__a PORT
    1:2: ASSIGNALIAS 0x55573e4784b0 <e45003#> {g6} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e478570 <e45000#> {g6} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_2 [RV] <- VAR 0x55573e3fd410 <e36004> {c79} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_2 VAR
    1:2:2: VARREF 0x55573e478690 <e45001#> {g6} @dt=0x55573dee44c0@(G/w32)  reg_output_comparator__DOT__b [LV] => VAR 0x55573e478fc0 <e38257> {g6} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__reg_output_comparator__DOT__b PORT
    1:2: ASSIGNALIAS 0x55573e4787b0 <e45012#> {g7} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e478870 <e45009#> {g7} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__equal_decode [RV] <- VAR 0x55573e3f7490 <e35874> {c39} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__equal_decode VAR
    1:2:2: VARREF 0x55573e478990 <e45010#> {g7} @dt=0x55573dec2600@(G/w1)  reg_output_comparator__DOT__c [LV] => VAR 0x55573e479170 <e38258> {g7} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__reg_output_comparator__DOT__c PORT
    1:2: VAR 0x55573e478ab0 <e45014#> {g3} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__reg_output_comparator__DOT__op PORT
    1:2: VAR 0x55573e478c60 <e38255> {g4} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__reg_output_comparator__DOT__rt PORT
    1:2: VAR 0x55573e478e10 <e38256> {g5} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__reg_output_comparator__DOT__a PORT
    1:2: VAR 0x55573e478fc0 <e38257> {g6} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__reg_output_comparator__DOT__b PORT
    1:2: VAR 0x55573e479170 <e38258> {g7} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__reg_output_comparator__DOT__c PORT
    1:2: ALWAYS 0x55573e479320 <e10271> {g9} [always_comb]
    1:2:2: CASE 0x55573e4793e0 <e42319> {g10}
    1:2:2:1: VARREF 0x55573e4794b0 <e38259> {g10} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op [RV] <- VAR 0x55573e3f8510 <e35884> {c55} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op VAR
    1:2:2:2: CASEITEM 0x55573e4795d0 <e10160> {g11}
    1:2:2:2:1: CONST 0x55573e479690 <e38260> {g11} @dt=0x55573def2220@(G/w6)  6'h1
    1:2:2:2:2: IF 0x55573e479840 <e42301> {g12}
    1:2:2:2:2:1: OR 0x55573e479910 <e41520> {g12} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1:1: EQ 0x55573e4799d0 <e41516> {g12} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1:1:1: CONST 0x55573e479a90 <e41507> {g12} @dt=0x55573def9b80@(G/w5)  5'h1
    1:2:2:2:2:1:1:2: VARREF 0x55573e479c40 <e41508> {g12} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rt_decode [RV] <- VAR 0x55573e3f9f20 <e35927> {c60} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rt_decode VAR
    1:2:2:2:2:1:2: EQ 0x55573e479d60 <e41517> {g12} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1:2:1: CONST 0x55573e479e20 <e41511> {g12} @dt=0x55573def9b80@(G/w5)  5'h11
    1:2:2:2:2:1:2:2: VARREF 0x55573e479fd0 <e41512> {g12} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rt_decode [RV] <- VAR 0x55573e3f9f20 <e35927> {c60} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rt_decode VAR
    1:2:2:2:2:2: ASSIGN 0x55573e47a0f0 <e42295> {g13} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:2:1: LTES 0x55573e47a1b0 <e41533> {g13} @dt=0x55573e2d4140@(G/nw1)
    1:2:2:2:2:2:1:1: CONST 0x55573e47a270 <e41526> {g13} @dt=0x55573e2b6260@(G/sw32)  32'sh0
    1:2:2:2:2:2:1:2: VARREF 0x55573e47a420 <e41527> {g13} @dt=0x55573e2b6260@(G/sw32)  mips_cpu_bus__DOT__comparator_1 [RV] <- VAR 0x55573e3fd290 <e36003> {c78} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:2:2:2:2:2: VARREF 0x55573e47a540 <e38280> {g13} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__equal_decode [LV] => VAR 0x55573e3f7490 <e35874> {c39} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__equal_decode VAR
    1:2:2:2:2:3: IF 0x55573e47a660 <e10156> {g15}
    1:2:2:2:2:3:1: OR 0x55573e47a730 <e41551> {g15} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:3:1:1: EQ 0x55573e47a7f0 <e41547> {g15} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:3:1:1:1: CONST 0x55573e47a8b0 <e41538> {g15} @dt=0x55573def9b80@(G/w5)  5'h0
    1:2:2:2:2:3:1:1:2: VARREF 0x55573e47aa60 <e41539> {g15} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rt_decode [RV] <- VAR 0x55573e3f9f20 <e35927> {c60} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rt_decode VAR
    1:2:2:2:2:3:1:2: EQ 0x55573e47ab80 <e41548> {g15} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:3:1:2:1: CONST 0x55573e47ac40 <e41542> {g15} @dt=0x55573def9b80@(G/w5)  5'h10
    1:2:2:2:2:3:1:2:2: VARREF 0x55573e47adf0 <e41543> {g15} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rt_decode [RV] <- VAR 0x55573e3f9f20 <e35927> {c60} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rt_decode VAR
    1:2:2:2:2:3:2: ASSIGN 0x55573e47af10 <e42298> {g16} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:3:2:1: GTS 0x55573e47afd0 <e41561> {g16} @dt=0x55573e2d4140@(G/nw1)
    1:2:2:2:2:3:2:1:1: CONST 0x55573e47b090 <e41557> {g16} @dt=0x55573e2b6260@(G/sw32)  32'sh0
    1:2:2:2:2:3:2:1:2: VARREF 0x55573e47b240 <e41558> {g16} @dt=0x55573e2b6260@(G/sw32)  mips_cpu_bus__DOT__comparator_1 [RV] <- VAR 0x55573e3fd290 <e36003> {c78} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:2:2:2:3:2:2: VARREF 0x55573e47b360 <e38301> {g16} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__equal_decode [LV] => VAR 0x55573e3f7490 <e35874> {c39} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__equal_decode VAR
    1:2:2:2:2:3:3: ASSIGN 0x55573e47b480 <e38305> {g18} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:3:3:1: CONST 0x55573e47b540 <e38303> {g18} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:3:3:2: VARREF 0x55573e47b6f0 <e38304> {g18} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__equal_decode [LV] => VAR 0x55573e3f7490 <e35874> {c39} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__equal_decode VAR
    1:2:2:2: CASEITEM 0x55573e47b810 <e10179> {g20}
    1:2:2:2:1: CONST 0x55573e47b8d0 <e38306> {g20} @dt=0x55573def2220@(G/w6)  6'h4
    1:2:2:2:2: ASSIGN 0x55573e47ba80 <e42304> {g21} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: EQ 0x55573e47bb40 <e38309> {g21} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1:1: VARREF 0x55573e47bc00 <e38307> {g21} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_1 [RV] <- VAR 0x55573e3fd290 <e36003> {c78} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:2:2:2:1:2: VARREF 0x55573e47bd20 <e38308> {g21} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_2 [RV] <- VAR 0x55573e3fd410 <e36004> {c79} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_2 VAR
    1:2:2:2:2:2: VARREF 0x55573e47be40 <e38310> {g21} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__equal_decode [LV] => VAR 0x55573e3f7490 <e35874> {c39} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__equal_decode VAR
    1:2:2:2: CASEITEM 0x55573e47bf60 <e10198> {g23}
    1:2:2:2:1: CONST 0x55573e47c020 <e38312> {g23} @dt=0x55573def2220@(G/w6)  6'h5
    1:2:2:2:2: ASSIGN 0x55573e47c1d0 <e42307> {g24} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: NEQ 0x55573e47c290 <e38315> {g24} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1:1: VARREF 0x55573e47c350 <e38313> {g24} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_1 [RV] <- VAR 0x55573e3fd290 <e36003> {c78} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:2:2:2:1:2: VARREF 0x55573e47c470 <e38314> {g24} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_2 [RV] <- VAR 0x55573e3fd410 <e36004> {c79} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_2 VAR
    1:2:2:2:2:2: VARREF 0x55573e47c590 <e38316> {g24} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__equal_decode [LV] => VAR 0x55573e3f7490 <e35874> {c39} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__equal_decode VAR
    1:2:2:2: CASEITEM 0x55573e47c6b0 <e10227> {g26}
    1:2:2:2:1: CONST 0x55573e47c770 <e38318> {g26} @dt=0x55573def2220@(G/w6)  6'h6
    1:2:2:2:2: ASSIGN 0x55573e47c920 <e42310> {g27} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: GTES 0x55573e47c9e0 <e41571> {g27} @dt=0x55573e2d4140@(G/nw1)
    1:2:2:2:2:1:1: CONST 0x55573e47caa0 <e41567> {g27} @dt=0x55573e2b6260@(G/sw32)  32'sh0
    1:2:2:2:2:1:2: VARREF 0x55573e47cc50 <e41568> {g27} @dt=0x55573e2b6260@(G/sw32)  mips_cpu_bus__DOT__comparator_1 [RV] <- VAR 0x55573e3fd290 <e36003> {c78} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:2:2:2:2: VARREF 0x55573e47cd70 <e38331> {g27} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__equal_decode [LV] => VAR 0x55573e3f7490 <e35874> {c39} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__equal_decode VAR
    1:2:2:2: CASEITEM 0x55573e47ce90 <e10256> {g29}
    1:2:2:2:1: CONST 0x55573e47cf50 <e38333> {g29} @dt=0x55573def2220@(G/w6)  6'h7
    1:2:2:2:2: ASSIGN 0x55573e47d100 <e42313> {g30} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: LTS 0x55573e47d1c0 <e41581> {g30} @dt=0x55573e2d4140@(G/nw1)
    1:2:2:2:2:1:1: CONST 0x55573e47d280 <e41577> {g30} @dt=0x55573e2b6260@(G/sw32)  32'sh0
    1:2:2:2:2:1:2: VARREF 0x55573e47d430 <e41578> {g30} @dt=0x55573e2b6260@(G/sw32)  mips_cpu_bus__DOT__comparator_1 [RV] <- VAR 0x55573e3fd290 <e36003> {c78} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:2:2:2:2: VARREF 0x55573e47d550 <e38346> {g30} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__equal_decode [LV] => VAR 0x55573e3f7490 <e35874> {c39} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__equal_decode VAR
    1:2:2:2: CASEITEM 0x55573e47d670 <e10269> {g32}
    1:2:2:2:2: ASSIGN 0x55573e47d730 <e42316> {g33} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1: CONST 0x55573e47d7f0 <e38348> {g33} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55573e47d9a0 <e38349> {g33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__equal_decode [LV] => VAR 0x55573e3f7490 <e35874> {c39} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__equal_decode VAR
    1:2: ASSIGNALIAS 0x55573e47dac0 <e45028#> {d3} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e47db80 <e45025#> {d3} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__shifter_output_decode [RV] <- VAR 0x55573e3fc990 <e35997> {c72} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__shifter_output_decode VAR
    1:2:2: VARREF 0x55573e47dcc0 <e45026#> {d3} @dt=0x55573dee44c0@(G/w32)  adder_decode__DOT__a [LV] => VAR 0x55573e47e440 <e45048#> {d3} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__adder_decode__DOT__a PORT
    1:2: ASSIGNALIAS 0x55573e47dde0 <e45037#> {d3} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e47dea0 <e45034#> {d3} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode [RV] <- VAR 0x55573e3f8390 <e35883> {c53} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2:2: VARREF 0x55573e47dff0 <e45035#> {d3} @dt=0x55573dee44c0@(G/w32)  adder_decode__DOT__b [LV] => VAR 0x55573e47e5e0 <e36891> {d3} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__adder_decode__DOT__b PORT
    1:2: ASSIGNALIAS 0x55573e47e110 <e45046#> {d4} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e47e1d0 <e45043#> {d4} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_branch_decode [RV] <- VAR 0x55573e3f8090 <e35881> {c51} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_branch_decode VAR
    1:2:2: VARREF 0x55573e47e320 <e45044#> {d4} @dt=0x55573dee44c0@(G/w32)  adder_decode__DOT__z [LV] => VAR 0x55573e47e780 <e36892> {d4} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__adder_decode__DOT__z PORT
    1:2: VAR 0x55573e47e440 <e45048#> {d3} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__adder_decode__DOT__a PORT
    1:2: VAR 0x55573e47e5e0 <e36891> {d3} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__adder_decode__DOT__b PORT
    1:2: VAR 0x55573e47e780 <e36892> {d4} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__adder_decode__DOT__z PORT
    1:2: ASSIGNW 0x55573e47e920 <e36897> {d7} @dt=0x55573dee44c0@(G/w32)
    1:2:1: ADD 0x55573e47e9e0 <e36895> {d7} @dt=0x55573dee44c0@(G/w32)
    1:2:1:1: VARREF 0x55573e47eaa0 <e36893> {d7} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__shifter_output_decode [RV] <- VAR 0x55573e3fc990 <e35997> {c72} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__shifter_output_decode VAR
    1:2:1:2: VARREF 0x55573e47ebe0 <e36894> {d7} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode [RV] <- VAR 0x55573e3f8390 <e35883> {c53} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2:2: VARREF 0x55573e47ed30 <e36896> {d7} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_branch_decode [LV] => VAR 0x55573e3f8090 <e35881> {c51} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_branch_decode VAR
    1:2: ASSIGNALIAS 0x55573e47ee80 <e45062#> {m3} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e47ef40 <e45059#> {m3} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x55573e3f6110 <e35862> {c22} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__internal_clk VAR
    1:2:2: VARREF 0x55573e47f060 <e45060#> {m3} @dt=0x55573dec2600@(G/w1)  decode_execute_register__DOT__clk [LV] => VAR 0x55573e487e40 <e45460#> {m3} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__clk PORT
    1:2: ASSIGNALIAS 0x55573e47f180 <e45071#> {m4} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e47f240 <e45068#> {m4} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x55573e403a10 <e36072> {c161} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:2: VARREF 0x55573e47f380 <e45069#> {m4} @dt=0x55573dec2600@(G/w1)  decode_execute_register__DOT__clear [LV] => VAR 0x55573e487ff0 <e38748> {m4} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__clear PORT
    1:2: ASSIGNALIAS 0x55573e47f4a0 <e45080#> {m5} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e47f560 <e45077#> {m5} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__reset [RV] <- VAR 0x55573e3f5210 <e35854> {c8} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__reset PORT
    1:2:2: VARREF 0x55573e47f680 <e45078#> {m5} @dt=0x55573dec2600@(G/w1)  decode_execute_register__DOT__reset [LV] => VAR 0x55573e4881a0 <e38749> {m5} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__reset PORT
    1:2: ASSIGNALIAS 0x55573e47f7a0 <e45089#> {m8} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e47f860 <e45086#> {m8} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode [RV] <- VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:2: VARREF 0x55573e47f9a0 <e45087#> {m8} @dt=0x55573dec2600@(G/w1)  decode_execute_register__DOT__register_write_decode [LV] => VAR 0x55573e488350 <e38750> {m8} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__register_write_decode PORT
    1:2: ASSIGNALIAS 0x55573e47fae0 <e45098#> {m9} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e47fba0 <e45095#> {m9} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode [RV] <- VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:2: VARREF 0x55573e47fcf0 <e45096#> {m9} @dt=0x55573dec2600@(G/w1)  decode_execute_register__DOT__memory_to_register_decode [LV] => VAR 0x55573e488530 <e38751> {m9} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__memory_to_register_decode PORT
    1:2: ASSIGNALIAS 0x55573e47fe40 <e45107#> {m10} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e47ff00 <e45104#> {m10} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode [RV] <- VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:2: VARREF 0x55573e480040 <e45105#> {m10} @dt=0x55573dec2600@(G/w1)  decode_execute_register__DOT__memory_write_decode [LV] => VAR 0x55573e488720 <e38752> {m10} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__memory_write_decode PORT
    1:2: ASSIGNALIAS 0x55573e480180 <e45116#> {m11} @dt=0x55573deefda0@(G/w2)
    1:2:1: VARREF 0x55573e480240 <e45113#> {m11} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode [RV] <- VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:2: VARREF 0x55573e480380 <e45114#> {m11} @dt=0x55573deefda0@(G/w2)  decode_execute_register__DOT__ALU_src_B_decode [LV] => VAR 0x55573e488900 <e38753> {m11} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__decode_execute_register__DOT__ALU_src_B_decode PORT
    1:2: ASSIGNALIAS 0x55573e4804c0 <e45125#> {m12} @dt=0x55573deefda0@(G/w2)
    1:2:1: VARREF 0x55573e480580 <e45122#> {m12} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode [RV] <- VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:2: VARREF 0x55573e4806d0 <e45123#> {m12} @dt=0x55573deefda0@(G/w2)  decode_execute_register__DOT__register_destination_decode [LV] => VAR 0x55573e488ae0 <e38754> {m12} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__decode_execute_register__DOT__register_destination_decode PORT
    1:2: ASSIGNALIAS 0x55573e480820 <e45134#> {m13} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e4808e0 <e45131#> {m13} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [RV] <- VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2: VARREF 0x55573e480a30 <e45132#> {m13} @dt=0x55573dec2600@(G/w1)  decode_execute_register__DOT__HI_register_write_decode [LV] => VAR 0x55573e488ce0 <e38755> {m13} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__HI_register_write_decode PORT
    1:2: ASSIGNALIAS 0x55573e480b80 <e45143#> {m14} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e480c40 <e45140#> {m14} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode [RV] <- VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:2: VARREF 0x55573e480d90 <e45141#> {m14} @dt=0x55573dec2600@(G/w1)  decode_execute_register__DOT__LO_register_write_decode [LV] => VAR 0x55573e488ed0 <e38756> {m14} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__LO_register_write_decode PORT
    1:2: ASSIGNALIAS 0x55573e480ee0 <e45152#> {m15} @dt=0x55573def2220@(G/w6)
    1:2:1: VARREF 0x55573e480fa0 <e45149#> {m15} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [RV] <- VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2: VARREF 0x55573e4810e0 <e45150#> {m15} @dt=0x55573def2220@(G/w6)  decode_execute_register__DOT__ALU_function_decode [LV] => VAR 0x55573e4890c0 <e38757> {m15} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__decode_execute_register__DOT__ALU_function_decode PORT
    1:2: ASSIGNALIAS 0x55573e481220 <e45161#> {m16} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e4812e0 <e45158#> {m16} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [RV] <- VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2: VARREF 0x55573e481430 <e45159#> {m16} @dt=0x55573dec2600@(G/w1)  decode_execute_register__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55573e4892a0 <e38758> {m16} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__program_counter_multiplexer_jump_decode PORT
    1:2: ASSIGNALIAS 0x55573e481580 <e45170#> {m17} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e481640 <e45167#> {m17} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode [RV] <- VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:2: VARREF 0x55573e481780 <e45168#> {m17} @dt=0x55573dec2600@(G/w1)  decode_execute_register__DOT__j_instruction_decode [LV] => VAR 0x55573e4894a0 <e38759> {m17} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__j_instruction_decode PORT
    1:2: ASSIGNALIAS 0x55573e4818c0 <e45179#> {m18} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e481980 <e45176#> {m18} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode [RV] <- VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:2: VARREF 0x55573e481ac0 <e45177#> {m18} @dt=0x55573dec2600@(G/w1)  decode_execute_register__DOT__using_HI_LO_decode [LV] => VAR 0x55573e489680 <e38760> {m18} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__using_HI_LO_decode PORT
    1:2: ASSIGNALIAS 0x55573e481c00 <e45188#> {m19} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e481cc0 <e45185#> {m19} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_decode [RV] <- VAR 0x55573e3f7f10 <e35880> {c46} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_decode VAR
    1:2:2: VARREF 0x55573e481de0 <e45186#> {m19} @dt=0x55573dec2600@(G/w1)  decode_execute_register__DOT__HALT_decode [LV] => VAR 0x55573e489860 <e38761> {m19} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__HALT_decode PORT
    1:2: ASSIGNALIAS 0x55573e481f00 <e45197#> {m20} @dt=0x55573def2220@(G/w6)
    1:2:1: VARREF 0x55573e481fc0 <e45194#> {m20} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op [RV] <- VAR 0x55573e3f8510 <e35884> {c55} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op VAR
    1:2:2: VARREF 0x55573e4820e0 <e45195#> {m20} @dt=0x55573def2220@(G/w6)  decode_execute_register__DOT__op_decode [LV] => VAR 0x55573e489a20 <e38762> {m20} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__decode_execute_register__DOT__op_decode PORT
    1:2: ASSIGNALIAS 0x55573e482200 <e45206#> {m22} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e4822c0 <e45203#> {m22} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_execute [RV] <- VAR 0x55573e3fe310 <e36014> {c91} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_execute VAR
    1:2:2: VARREF 0x55573e482400 <e45204#> {m22} @dt=0x55573dec2600@(G/w1)  decode_execute_register__DOT__register_write_execute [LV] => VAR 0x55573e489bd0 <e38763> {m22} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__register_write_execute PORT
    1:2: ASSIGNALIAS 0x55573e482540 <e45215#> {m23} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e482600 <e45212#> {m23} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_execute [RV] <- VAR 0x55573e3fd890 <e36007> {c84} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_execute VAR
    1:2:2: VARREF 0x55573e482750 <e45213#> {m23} @dt=0x55573dec2600@(G/w1)  decode_execute_register__DOT__memory_to_register_execute [LV] => VAR 0x55573e489db0 <e38764> {m23} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__memory_to_register_execute PORT
    1:2: ASSIGNALIAS 0x55573e4828a0 <e45224#> {m24} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e482960 <e45221#> {m24} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_execute [RV] <- VAR 0x55573e3fda10 <e36008> {c85} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_execute VAR
    1:2:2: VARREF 0x55573e482aa0 <e45222#> {m24} @dt=0x55573dec2600@(G/w1)  decode_execute_register__DOT__memory_write_execute [LV] => VAR 0x55573e489fb0 <e38765> {m24} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__memory_write_execute PORT
    1:2: ASSIGNALIAS 0x55573e482be0 <e45233#> {m25} @dt=0x55573deefda0@(G/w2)
    1:2:1: VARREF 0x55573e482ca0 <e45230#> {m25} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_execute [RV] <- VAR 0x55573e3fdd10 <e36010> {c87} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_execute VAR
    1:2:2: VARREF 0x55573e482de0 <e45231#> {m25} @dt=0x55573deefda0@(G/w2)  decode_execute_register__DOT__ALU_src_B_execute [LV] => VAR 0x55573e48a190 <e38766> {m25} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__decode_execute_register__DOT__ALU_src_B_execute PORT
    1:2: ASSIGNALIAS 0x55573e482f20 <e45242#> {m26} @dt=0x55573deefda0@(G/w2)
    1:2:1: VARREF 0x55573e482fe0 <e45239#> {m26} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_execute [RV] <- VAR 0x55573e3fd710 <e36006> {c83} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_execute VAR
    1:2:2: VARREF 0x55573e483130 <e45240#> {m26} @dt=0x55573deefda0@(G/w2)  decode_execute_register__DOT__register_destination_execute [LV] => VAR 0x55573e48a370 <e38767> {m26} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__decode_execute_register__DOT__register_destination_execute PORT
    1:2: ASSIGNALIAS 0x55573e483280 <e45251#> {m27} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e483340 <e45248#> {m27} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_execute [RV] <- VAR 0x55573e3fe010 <e36012> {c89} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_execute VAR
    1:2:2: VARREF 0x55573e483490 <e45249#> {m27} @dt=0x55573dec2600@(G/w1)  decode_execute_register__DOT__HI_register_write_execute [LV] => VAR 0x55573e48a570 <e38768> {m27} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__HI_register_write_execute PORT
    1:2: ASSIGNALIAS 0x55573e4835e0 <e45260#> {m28} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e4836a0 <e45257#> {m28} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_execute [RV] <- VAR 0x55573e3fe190 <e36013> {c90} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_execute VAR
    1:2:2: VARREF 0x55573e4837f0 <e45258#> {m28} @dt=0x55573dec2600@(G/w1)  decode_execute_register__DOT__LO_register_write_execute [LV] => VAR 0x55573e48a760 <e38769> {m28} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__LO_register_write_execute PORT
    1:2: ASSIGNALIAS 0x55573e483940 <e45269#> {m29} @dt=0x55573def2220@(G/w6)
    1:2:1: VARREF 0x55573e483a00 <e45266#> {m29} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:2: VARREF 0x55573e483b40 <e45267#> {m29} @dt=0x55573def2220@(G/w6)  decode_execute_register__DOT__ALU_function_execute [LV] => VAR 0x55573e48a950 <e38770> {m29} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__decode_execute_register__DOT__ALU_function_execute PORT
    1:2: ASSIGNALIAS 0x55573e483c80 <e45278#> {m30} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e483d40 <e45275#> {m30} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute [RV] <- VAR 0x55573e3fe490 <e36015> {c92} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute VAR
    1:2:2: VARREF 0x55573e483ea0 <e45276#> {m30} @dt=0x55573dec2600@(G/w1)  decode_execute_register__DOT__program_counter_multiplexer_jump_execute [LV] => VAR 0x55573e48ab30 <e38771> {m30} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__program_counter_multiplexer_jump_execute PORT
    1:2: ASSIGNALIAS 0x55573e484000 <e45287#> {m31} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e4840c0 <e45284#> {m31} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_execute [RV] <- VAR 0x55573e3fe610 <e36016> {c93} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_execute VAR
    1:2:2: VARREF 0x55573e484200 <e45285#> {m31} @dt=0x55573dec2600@(G/w1)  decode_execute_register__DOT__j_instruction_execute [LV] => VAR 0x55573e48ad40 <e38772> {m31} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__j_instruction_execute PORT
    1:2: ASSIGNALIAS 0x55573e484340 <e45296#> {m32} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e484400 <e45293#> {m32} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute [RV] <- VAR 0x55573e3fe790 <e36017> {c94} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute VAR
    1:2:2: VARREF 0x55573e484540 <e45294#> {m32} @dt=0x55573dec2600@(G/w1)  decode_execute_register__DOT__using_HI_LO_execute [LV] => VAR 0x55573e48af20 <e38773> {m32} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__using_HI_LO_execute PORT
    1:2: ASSIGNALIAS 0x55573e484680 <e45305#> {m33} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e484740 <e45302#> {m33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_execute [RV] <- VAR 0x55573e3fe910 <e36018> {c95} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_execute VAR
    1:2:2: VARREF 0x55573e484860 <e45303#> {m33} @dt=0x55573dec2600@(G/w1)  decode_execute_register__DOT__HALT_execute [LV] => VAR 0x55573e48b100 <e38774> {m33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__HALT_execute PORT
    1:2: ASSIGNALIAS 0x55573e484980 <e45314#> {m34} @dt=0x55573def2220@(G/w6)
    1:2:1: VARREF 0x55573e484a40 <e45311#> {m34} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_execute [RV] <- VAR 0x55573e3fea90 <e36019> {c96} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_execute VAR
    1:2:2: VARREF 0x55573e484b60 <e45312#> {m34} @dt=0x55573def2220@(G/w6)  decode_execute_register__DOT__op_execute [LV] => VAR 0x55573e48b2c0 <e38775> {m34} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__decode_execute_register__DOT__op_execute PORT
    1:2: ASSIGNALIAS 0x55573e484c80 <e45323#> {m36} @dt=0x55573def9b80@(G/w5)
    1:2:1: VARREF 0x55573e484d40 <e45320#> {m36} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rs_decode [RV] <- VAR 0x55573e3f8ec0 <e35899> {c57} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rs_decode VAR
    1:2:2: VARREF 0x55573e484e60 <e45321#> {m36} @dt=0x55573def9b80@(G/w5)  decode_execute_register__DOT__Rs_decode [LV] => VAR 0x55573e48b480 <e38776> {m36} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__decode_execute_register__DOT__Rs_decode PORT
    1:2: ASSIGNALIAS 0x55573e484f80 <e45332#> {m37} @dt=0x55573def9b80@(G/w5)
    1:2:1: VARREF 0x55573e485040 <e45329#> {m37} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rt_decode [RV] <- VAR 0x55573e3f9f20 <e35927> {c60} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rt_decode VAR
    1:2:2: VARREF 0x55573e485160 <e45330#> {m37} @dt=0x55573def9b80@(G/w5)  decode_execute_register__DOT__Rt_decode [LV] => VAR 0x55573e48b630 <e38777> {m37} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__decode_execute_register__DOT__Rt_decode PORT
    1:2: ASSIGNALIAS 0x55573e485280 <e45341#> {m38} @dt=0x55573def9b80@(G/w5)
    1:2:1: VARREF 0x55573e485340 <e45338#> {m38} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rd_decode [RV] <- VAR 0x55573e3fae00 <e35956> {c63} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rd_decode VAR
    1:2:2: VARREF 0x55573e485460 <e45339#> {m38} @dt=0x55573def9b80@(G/w5)  decode_execute_register__DOT__Rd_decode [LV] => VAR 0x55573e48b7e0 <e38778> {m38} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__decode_execute_register__DOT__Rd_decode PORT
    1:2: ASSIGNALIAS 0x55573e485580 <e45350#> {m39} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e485640 <e45347#> {m39} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode [RV] <- VAR 0x55573e3fd110 <e36002> {c77} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode VAR
    1:2:2: VARREF 0x55573e485760 <e45348#> {m39} @dt=0x55573dee44c0@(G/w32)  decode_execute_register__DOT__sign_imm_decode [LV] => VAR 0x55573e48b990 <e38779> {m39} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__decode_execute_register__DOT__sign_imm_decode PORT
    1:2: ASSIGNALIAS 0x55573e485880 <e45359#> {m41} @dt=0x55573def9b80@(G/w5)
    1:2:1: VARREF 0x55573e485940 <e45356#> {m41} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rs_execute [RV] <- VAR 0x55573e3ff810 <e36028> {c107} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rs_execute VAR
    1:2:2: VARREF 0x55573e485a60 <e45357#> {m41} @dt=0x55573def9b80@(G/w5)  decode_execute_register__DOT__Rs_execute [LV] => VAR 0x55573e48bb50 <e38780> {m41} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__decode_execute_register__DOT__Rs_execute PORT
    1:2: ASSIGNALIAS 0x55573e485b80 <e45368#> {m42} @dt=0x55573def9b80@(G/w5)
    1:2:1: VARREF 0x55573e485c40 <e45365#> {m42} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x55573e3ff990 <e36029> {c108} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:2: VARREF 0x55573e485d60 <e45366#> {m42} @dt=0x55573def9b80@(G/w5)  decode_execute_register__DOT__Rt_execute [LV] => VAR 0x55573e48bd10 <e38781> {m42} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__decode_execute_register__DOT__Rt_execute PORT
    1:2: ASSIGNALIAS 0x55573e485e80 <e45377#> {m43} @dt=0x55573def9b80@(G/w5)
    1:2:1: VARREF 0x55573e485f40 <e45374#> {m43} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rd_execute [RV] <- VAR 0x55573e3ffb10 <e36030> {c109} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rd_execute VAR
    1:2:2: VARREF 0x55573e486060 <e45375#> {m43} @dt=0x55573def9b80@(G/w5)  decode_execute_register__DOT__Rd_execute [LV] => VAR 0x55573e48bed0 <e38782> {m43} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__decode_execute_register__DOT__Rd_execute PORT
    1:2: ASSIGNALIAS 0x55573e486180 <e45386#> {m44} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e486240 <e45383#> {m44} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__sign_imm_execute [RV] <- VAR 0x55573e3ffc90 <e36031> {c110} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__sign_imm_execute VAR
    1:2:2: VARREF 0x55573e486380 <e45384#> {m44} @dt=0x55573dee44c0@(G/w32)  decode_execute_register__DOT__sign_imm_execute [LV] => VAR 0x55573e48c090 <e38783> {m44} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__decode_execute_register__DOT__sign_imm_execute PORT
    1:2: ASSIGNALIAS 0x55573e4864c0 <e45395#> {m47} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e486580 <e45392#> {m47} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_decode [RV] <- VAR 0x55573e3fce10 <e36000> {c75} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_decode VAR
    1:2:2: VARREF 0x55573e4866a0 <e45393#> {m47} @dt=0x55573dee44c0@(G/w32)  decode_execute_register__DOT__src_A_decode [LV] => VAR 0x55573e48c270 <e38784> {m47} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__decode_execute_register__DOT__src_A_decode PORT
    1:2: ASSIGNALIAS 0x55573e4867c0 <e45404#> {m48} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e486880 <e45401#> {m48} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_decode [RV] <- VAR 0x55573e3fcf90 <e36001> {c76} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_decode VAR
    1:2:2: VARREF 0x55573e4869a0 <e45402#> {m48} @dt=0x55573dee44c0@(G/w32)  decode_execute_register__DOT__src_B_decode [LV] => VAR 0x55573e48c430 <e38785> {m48} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__decode_execute_register__DOT__src_B_decode PORT
    1:2: ASSIGNALIAS 0x55573e486ac0 <e45413#> {m49} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e486b80 <e45410#> {m49} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode [RV] <- VAR 0x55573e3f8390 <e35883> {c53} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2:2: VARREF 0x55573e486cd0 <e45411#> {m49} @dt=0x55573dee44c0@(G/w32)  decode_execute_register__DOT__program_counter_plus_four_decode [LV] => VAR 0x55573e48c5f0 <e38786> {m49} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__decode_execute_register__DOT__program_counter_plus_four_decode PORT
    1:2: ASSIGNALIAS 0x55573e486e20 <e45422#> {m50} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e486ee0 <e45419#> {m50} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_decode [RV] <- VAR 0x55573e3fd590 <e36005> {c80} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_decode VAR
    1:2:2: VARREF 0x55573e487030 <e45420#> {m50} @dt=0x55573dee44c0@(G/w32)  decode_execute_register__DOT__j_program_counter_decode [LV] => VAR 0x55573e48c7f0 <e38787> {m50} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__decode_execute_register__DOT__j_program_counter_decode PORT
    1:2: ASSIGNALIAS 0x55573e487180 <e45431#> {m52} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e487240 <e45428#> {m52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_execute [RV] <- VAR 0x55573e3fec10 <e36020> {c99} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_execute VAR
    1:2:2: VARREF 0x55573e487360 <e45429#> {m52} @dt=0x55573dee44c0@(G/w32)  decode_execute_register__DOT__src_A_execute [LV] => VAR 0x55573e48c9e0 <e38788> {m52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__decode_execute_register__DOT__src_A_execute PORT
    1:2: ASSIGNALIAS 0x55573e487480 <e45440#> {m53} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e487540 <e45437#> {m53} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_execute [RV] <- VAR 0x55573e3fed90 <e36021> {c100} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_execute VAR
    1:2:2: VARREF 0x55573e487660 <e45438#> {m53} @dt=0x55573dee44c0@(G/w32)  decode_execute_register__DOT__src_B_execute [LV] => VAR 0x55573e48cba0 <e38789> {m53} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__decode_execute_register__DOT__src_B_execute PORT
    1:2: ASSIGNALIAS 0x55573e487780 <e45449#> {m54} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e487840 <e45446#> {m54} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute [RV] <- VAR 0x55573e3fff90 <e36033> {c112} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute VAR
    1:2:2: VARREF 0x55573e487990 <e45447#> {m54} @dt=0x55573dee44c0@(G/w32)  decode_execute_register__DOT__program_counter_plus_four_execute [LV] => VAR 0x55573e48cd60 <e38790> {m54} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__decode_execute_register__DOT__program_counter_plus_four_execute PORT
    1:2: ASSIGNALIAS 0x55573e487ae0 <e45458#> {m55} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e487ba0 <e45455#> {m55} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_execute [RV] <- VAR 0x55573e400110 <e36034> {c113} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_execute VAR
    1:2:2: VARREF 0x55573e487cf0 <e45456#> {m55} @dt=0x55573dee44c0@(G/w32)  decode_execute_register__DOT__j_program_counter_execute [LV] => VAR 0x55573e48cf60 <e38791> {m55} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__decode_execute_register__DOT__j_program_counter_execute PORT
    1:2: VAR 0x55573e487e40 <e45460#> {m3} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__clk PORT
    1:2: VAR 0x55573e487ff0 <e38748> {m4} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__clear PORT
    1:2: VAR 0x55573e4881a0 <e38749> {m5} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__reset PORT
    1:2: VAR 0x55573e488350 <e38750> {m8} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__register_write_decode PORT
    1:2: VAR 0x55573e488530 <e38751> {m9} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__memory_to_register_decode PORT
    1:2: VAR 0x55573e488720 <e38752> {m10} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__memory_write_decode PORT
    1:2: VAR 0x55573e488900 <e38753> {m11} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__decode_execute_register__DOT__ALU_src_B_decode PORT
    1:2: VAR 0x55573e488ae0 <e38754> {m12} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__decode_execute_register__DOT__register_destination_decode PORT
    1:2: VAR 0x55573e488ce0 <e38755> {m13} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__HI_register_write_decode PORT
    1:2: VAR 0x55573e488ed0 <e38756> {m14} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__LO_register_write_decode PORT
    1:2: VAR 0x55573e4890c0 <e38757> {m15} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__decode_execute_register__DOT__ALU_function_decode PORT
    1:2: VAR 0x55573e4892a0 <e38758> {m16} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__program_counter_multiplexer_jump_decode PORT
    1:2: VAR 0x55573e4894a0 <e38759> {m17} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__j_instruction_decode PORT
    1:2: VAR 0x55573e489680 <e38760> {m18} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__using_HI_LO_decode PORT
    1:2: VAR 0x55573e489860 <e38761> {m19} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__HALT_decode PORT
    1:2: VAR 0x55573e489a20 <e38762> {m20} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__decode_execute_register__DOT__op_decode PORT
    1:2: VAR 0x55573e489bd0 <e38763> {m22} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__register_write_execute PORT
    1:2: VAR 0x55573e489db0 <e38764> {m23} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__memory_to_register_execute PORT
    1:2: VAR 0x55573e489fb0 <e38765> {m24} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__memory_write_execute PORT
    1:2: VAR 0x55573e48a190 <e38766> {m25} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__decode_execute_register__DOT__ALU_src_B_execute PORT
    1:2: VAR 0x55573e48a370 <e38767> {m26} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__decode_execute_register__DOT__register_destination_execute PORT
    1:2: VAR 0x55573e48a570 <e38768> {m27} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__HI_register_write_execute PORT
    1:2: VAR 0x55573e48a760 <e38769> {m28} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__LO_register_write_execute PORT
    1:2: VAR 0x55573e48a950 <e38770> {m29} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__decode_execute_register__DOT__ALU_function_execute PORT
    1:2: VAR 0x55573e48ab30 <e38771> {m30} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__program_counter_multiplexer_jump_execute PORT
    1:2: VAR 0x55573e48ad40 <e38772> {m31} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__j_instruction_execute PORT
    1:2: VAR 0x55573e48af20 <e38773> {m32} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__using_HI_LO_execute PORT
    1:2: VAR 0x55573e48b100 <e38774> {m33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__HALT_execute PORT
    1:2: VAR 0x55573e48b2c0 <e38775> {m34} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__decode_execute_register__DOT__op_execute PORT
    1:2: VAR 0x55573e48b480 <e38776> {m36} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__decode_execute_register__DOT__Rs_decode PORT
    1:2: VAR 0x55573e48b630 <e38777> {m37} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__decode_execute_register__DOT__Rt_decode PORT
    1:2: VAR 0x55573e48b7e0 <e38778> {m38} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__decode_execute_register__DOT__Rd_decode PORT
    1:2: VAR 0x55573e48b990 <e38779> {m39} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__decode_execute_register__DOT__sign_imm_decode PORT
    1:2: VAR 0x55573e48bb50 <e38780> {m41} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__decode_execute_register__DOT__Rs_execute PORT
    1:2: VAR 0x55573e48bd10 <e38781> {m42} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__decode_execute_register__DOT__Rt_execute PORT
    1:2: VAR 0x55573e48bed0 <e38782> {m43} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__decode_execute_register__DOT__Rd_execute PORT
    1:2: VAR 0x55573e48c090 <e38783> {m44} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__decode_execute_register__DOT__sign_imm_execute PORT
    1:2: VAR 0x55573e48c270 <e38784> {m47} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__decode_execute_register__DOT__src_A_decode PORT
    1:2: VAR 0x55573e48c430 <e38785> {m48} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__decode_execute_register__DOT__src_B_decode PORT
    1:2: VAR 0x55573e48c5f0 <e38786> {m49} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__decode_execute_register__DOT__program_counter_plus_four_decode PORT
    1:2: VAR 0x55573e48c7f0 <e38787> {m50} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__decode_execute_register__DOT__j_program_counter_decode PORT
    1:2: VAR 0x55573e48c9e0 <e38788> {m52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__decode_execute_register__DOT__src_A_execute PORT
    1:2: VAR 0x55573e48cba0 <e38789> {m53} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__decode_execute_register__DOT__src_B_execute PORT
    1:2: VAR 0x55573e48cd60 <e38790> {m54} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__decode_execute_register__DOT__program_counter_plus_four_execute PORT
    1:2: VAR 0x55573e48cf60 <e38791> {m55} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__decode_execute_register__DOT__j_program_counter_execute PORT
    1:2: ALWAYS 0x55573e48d150 <e13796> {m60} [always_ff]
    1:2:1: SENTREE 0x55573e48d210 <e12947> {m60}
    1:2:1:1: SENITEM 0x55573e48d2d0 <e12941> {m60} [POS]
    1:2:1:1:1: VARREF 0x55573e48d390 <e38792> {m60} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x55573e3f6110 <e35862> {c22} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__internal_clk VAR
    1:2:1:1: SENITEM 0x55573e48d4b0 <e12946> {m60} [POS]
    1:2:1:1:1: VARREF 0x55573e48d570 <e38793> {m60} @dt=0x55573dec2600@(G/w1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [P] PORT
    1:2:2: IF 0x55573e48d690 <e42385> {m61}
    1:2:2:1: VARREF 0x55573e48d760 <e38794> {m61} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x55573e403a10 <e36072> {c161} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:2:2: ASSIGNDLY 0x55573e48d8a0 <e42376> {m62} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:1: CONST 0x55573e48d960 <e38795> {m62} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55573e48db10 <e38796> {m62} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_execute [LV] => VAR 0x55573e3fe310 <e36014> {c91} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_execute VAR
    1:2:2:2: ASSIGNDLY 0x55573e48dc50 <e38800> {m63} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:1: CONST 0x55573e48dd10 <e38798> {m63} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55573e48dec0 <e38799> {m63} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_execute [LV] => VAR 0x55573e3fd890 <e36007> {c84} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_execute VAR
    1:2:2:2: ASSIGNDLY 0x55573e48e010 <e38803> {m64} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:1: CONST 0x55573e48e0d0 <e38801> {m64} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55573e48e280 <e38802> {m64} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_execute [LV] => VAR 0x55573e3fda10 <e36008> {c85} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_execute VAR
    1:2:2:2: ASSIGNDLY 0x55573e48e3c0 <e38806> {m65} @dt=0x55573deefda0@(G/w2)
    1:2:2:2:1: CONST 0x55573e48e480 <e38804> {m65} @dt=0x55573deefda0@(G/w2)  2'h0
    1:2:2:2:2: VARREF 0x55573e48e630 <e38805> {m65} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_execute [LV] => VAR 0x55573e3fdd10 <e36010> {c87} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_execute VAR
    1:2:2:2: ASSIGNDLY 0x55573e48e770 <e38809> {m66} @dt=0x55573deefda0@(G/w2)
    1:2:2:2:1: CONST 0x55573e48e830 <e38807> {m66} @dt=0x55573deefda0@(G/w2)  2'h0
    1:2:2:2:2: VARREF 0x55573e48e9e0 <e38808> {m66} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_execute [LV] => VAR 0x55573e3fd710 <e36006> {c83} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_execute VAR
    1:2:2:2: ASSIGNDLY 0x55573e48eb30 <e38812> {m67} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:1: CONST 0x55573e48ebf0 <e38810> {m67} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55573e48eda0 <e38811> {m67} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_execute [LV] => VAR 0x55573e3fe010 <e36012> {c89} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_execute VAR
    1:2:2:2: ASSIGNDLY 0x55573e48eef0 <e38815> {m68} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:1: CONST 0x55573e48efb0 <e38813> {m68} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55573e48f160 <e38814> {m68} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_execute [LV] => VAR 0x55573e3fe190 <e36013> {c90} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_execute VAR
    1:2:2:2: ASSIGNDLY 0x55573e48f2b0 <e38829> {m69} @dt=0x55573def2220@(G/w6)
    1:2:2:2:1: CONST 0x55573e48f370 <e40435> {m69} @dt=0x55573def2220@(G/w6)  6'h0
    1:2:2:2:2: VARREF 0x55573e48f520 <e38828> {m69} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute [LV] => VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:2:2: ASSIGNDLY 0x55573e48f660 <e38843> {m70} @dt=0x55573def9b80@(G/w5)
    1:2:2:2:1: CONST 0x55573e48f720 <e40447> {m70} @dt=0x55573def9b80@(G/w5)  5'h0
    1:2:2:2:2: VARREF 0x55573e48f8d0 <e38842> {m70} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rt_execute [LV] => VAR 0x55573e3ff990 <e36029> {c108} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:2:2: ASSIGNDLY 0x55573e48f9f0 <e38857> {m71} @dt=0x55573def9b80@(G/w5)
    1:2:2:2:1: CONST 0x55573e48fab0 <e40459> {m71} @dt=0x55573def9b80@(G/w5)  5'h0
    1:2:2:2:2: VARREF 0x55573e48fc60 <e38856> {m71} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rd_execute [LV] => VAR 0x55573e3ffb10 <e36030> {c109} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rd_execute VAR
    1:2:2:2: ASSIGNDLY 0x55573e48fd80 <e38871> {m72} @dt=0x55573def9b80@(G/w5)
    1:2:2:2:1: CONST 0x55573e48fe40 <e40471> {m72} @dt=0x55573def9b80@(G/w5)  5'h0
    1:2:2:2:2: VARREF 0x55573e48fff0 <e38870> {m72} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rs_execute [LV] => VAR 0x55573e3ff810 <e36028> {c107} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rs_execute VAR
    1:2:2:2: ASSIGNDLY 0x55573e490110 <e38885> {m73} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:1: CONST 0x55573e4901d0 <e40483> {m73} @dt=0x55573dee44c0@(G/w32)  32'h0
    1:2:2:2:2: VARREF 0x55573e490380 <e38884> {m73} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__sign_imm_execute [LV] => VAR 0x55573e3ffc90 <e36031> {c110} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__sign_imm_execute VAR
    1:2:2:2: ASSIGNDLY 0x55573e4904c0 <e38888> {m74} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:1: CONST 0x55573e490580 <e38886> {m74} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55573e490730 <e38887> {m74} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute [LV] => VAR 0x55573e3fe490 <e36015> {c92} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute VAR
    1:2:2:2: ASSIGNDLY 0x55573e490890 <e38891> {m75} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:1: CONST 0x55573e490950 <e38889> {m75} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55573e490b00 <e38890> {m75} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_execute [LV] => VAR 0x55573e3fe610 <e36016> {c93} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_execute VAR
    1:2:2:2: ASSIGNDLY 0x55573e490c40 <e38894> {m76} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:1: CONST 0x55573e490d00 <e38892> {m76} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55573e490eb0 <e38893> {m76} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute [LV] => VAR 0x55573e3fe790 <e36017> {c94} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute VAR
    1:2:2:2: ASSIGNDLY 0x55573e490ff0 <e38897> {m77} @dt=0x55573def2220@(G/w6)
    1:2:2:2:1: CONST 0x55573e4910b0 <e38895> {m77} @dt=0x55573def2220@(G/w6)  6'h0
    1:2:2:2:2: VARREF 0x55573e491260 <e38896> {m77} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_execute [LV] => VAR 0x55573e3fea90 <e36019> {c96} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_execute VAR
    1:2:2:2: ASSIGNDLY 0x55573e491380 <e38911> {m79} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:1: CONST 0x55573e491440 <e40495> {m79} @dt=0x55573dee44c0@(G/w32)  32'h0
    1:2:2:2:2: VARREF 0x55573e4915f0 <e38910> {m79} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute [LV] => VAR 0x55573e3fff90 <e36033> {c112} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute VAR
    1:2:2:2: ASSIGNDLY 0x55573e491740 <e38925> {m80} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:1: CONST 0x55573e491800 <e40507> {m80} @dt=0x55573dee44c0@(G/w32)  32'h0
    1:2:2:2:2: VARREF 0x55573e4919b0 <e38924> {m80} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_execute [LV] => VAR 0x55573e400110 <e36034> {c113} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_execute VAR
    1:2:2:2: ASSIGNDLY 0x55573e491b00 <e38939> {m81} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:1: CONST 0x55573e491bc0 <e40519> {m81} @dt=0x55573dee44c0@(G/w32)  32'h0
    1:2:2:2:2: VARREF 0x55573e491d70 <e38938> {m81} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_execute [LV] => VAR 0x55573e3fec10 <e36020> {c99} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_execute VAR
    1:2:2:2: ASSIGNDLY 0x55573e491e90 <e38953> {m82} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:1: CONST 0x55573e491f50 <e40531> {m82} @dt=0x55573dee44c0@(G/w32)  32'h0
    1:2:2:2:2: VARREF 0x55573e492100 <e38952> {m82} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_execute [LV] => VAR 0x55573e3fed90 <e36021> {c100} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_execute VAR
    1:2:2:2: ASSIGNDLY 0x55573e492220 <e38956> {m84} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:1: CONST 0x55573e4922e0 <e38954> {m84} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55573e492490 <e38955> {m84} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_execute [LV] => VAR 0x55573e3fe910 <e36018> {c95} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_execute VAR
    1:2:2:3: IF 0x55573e4925b0 <e13791> {m85}
    1:2:2:3:1: VARREF 0x55573e492680 <e38957> {m85} @dt=0x55573dec2600@(G/w1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [P] PORT
    1:2:2:3:2: ASSIGNDLY 0x55573e4927a0 <e42379> {m86} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:2:1: CONST 0x55573e492860 <e38958> {m86} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:3:2:2: VARREF 0x55573e492a10 <e38959> {m86} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_execute [LV] => VAR 0x55573e3fe310 <e36014> {c91} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_execute VAR
    1:2:2:3:2: ASSIGNDLY 0x55573e492b50 <e38963> {m87} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:2:1: CONST 0x55573e492c10 <e38961> {m87} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:3:2:2: VARREF 0x55573e492dc0 <e38962> {m87} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_execute [LV] => VAR 0x55573e3fd890 <e36007> {c84} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_execute VAR
    1:2:2:3:2: ASSIGNDLY 0x55573e492f10 <e38966> {m88} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:2:1: CONST 0x55573e492fd0 <e38964> {m88} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:3:2:2: VARREF 0x55573e493180 <e38965> {m88} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_execute [LV] => VAR 0x55573e3fda10 <e36008> {c85} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_execute VAR
    1:2:2:3:2: ASSIGNDLY 0x55573e4932c0 <e38969> {m89} @dt=0x55573deefda0@(G/w2)
    1:2:2:3:2:1: CONST 0x55573e493380 <e38967> {m89} @dt=0x55573deefda0@(G/w2)  2'h0
    1:2:2:3:2:2: VARREF 0x55573e493530 <e38968> {m89} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_execute [LV] => VAR 0x55573e3fdd10 <e36010> {c87} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_execute VAR
    1:2:2:3:2: ASSIGNDLY 0x55573e493670 <e38972> {m90} @dt=0x55573deefda0@(G/w2)
    1:2:2:3:2:1: CONST 0x55573e493730 <e38970> {m90} @dt=0x55573deefda0@(G/w2)  2'h0
    1:2:2:3:2:2: VARREF 0x55573e4938e0 <e38971> {m90} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_execute [LV] => VAR 0x55573e3fd710 <e36006> {c83} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_execute VAR
    1:2:2:3:2: ASSIGNDLY 0x55573e493a30 <e38975> {m91} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:2:1: CONST 0x55573e493af0 <e38973> {m91} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:3:2:2: VARREF 0x55573e493ca0 <e38974> {m91} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_execute [LV] => VAR 0x55573e3fe010 <e36012> {c89} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_execute VAR
    1:2:2:3:2: ASSIGNDLY 0x55573e493df0 <e38978> {m92} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:2:1: CONST 0x55573e493eb0 <e38976> {m92} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:3:2:2: VARREF 0x55573e494060 <e38977> {m92} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_execute [LV] => VAR 0x55573e3fe190 <e36013> {c90} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_execute VAR
    1:2:2:3:2: ASSIGNDLY 0x55573e4941b0 <e38992> {m93} @dt=0x55573def2220@(G/w6)
    1:2:2:3:2:1: CONST 0x55573e494270 <e40543> {m93} @dt=0x55573def2220@(G/w6)  6'h0
    1:2:2:3:2:2: VARREF 0x55573e494420 <e38991> {m93} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute [LV] => VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:2:3:2: ASSIGNDLY 0x55573e494560 <e39006> {m94} @dt=0x55573def9b80@(G/w5)
    1:2:2:3:2:1: CONST 0x55573e494620 <e40555> {m94} @dt=0x55573def9b80@(G/w5)  5'h0
    1:2:2:3:2:2: VARREF 0x55573e4947d0 <e39005> {m94} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rt_execute [LV] => VAR 0x55573e3ff990 <e36029> {c108} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:2:3:2: ASSIGNDLY 0x55573e4948f0 <e39020> {m95} @dt=0x55573def9b80@(G/w5)
    1:2:2:3:2:1: CONST 0x55573e4949b0 <e40567> {m95} @dt=0x55573def9b80@(G/w5)  5'h0
    1:2:2:3:2:2: VARREF 0x55573e494b60 <e39019> {m95} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rd_execute [LV] => VAR 0x55573e3ffb10 <e36030> {c109} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rd_execute VAR
    1:2:2:3:2: ASSIGNDLY 0x55573e494c80 <e39034> {m96} @dt=0x55573def9b80@(G/w5)
    1:2:2:3:2:1: CONST 0x55573e494d40 <e40579> {m96} @dt=0x55573def9b80@(G/w5)  5'h0
    1:2:2:3:2:2: VARREF 0x55573e494ef0 <e39033> {m96} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rs_execute [LV] => VAR 0x55573e3ff810 <e36028> {c107} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rs_execute VAR
    1:2:2:3:2: ASSIGNDLY 0x55573e495010 <e39048> {m97} @dt=0x55573dee44c0@(G/w32)
    1:2:2:3:2:1: CONST 0x55573e4950d0 <e40591> {m97} @dt=0x55573dee44c0@(G/w32)  32'h0
    1:2:2:3:2:2: VARREF 0x55573e495280 <e39047> {m97} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__sign_imm_execute [LV] => VAR 0x55573e3ffc90 <e36031> {c110} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__sign_imm_execute VAR
    1:2:2:3:2: ASSIGNDLY 0x55573e4953c0 <e39051> {m98} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:2:1: CONST 0x55573e495480 <e39049> {m98} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:3:2:2: VARREF 0x55573e495630 <e39050> {m98} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute [LV] => VAR 0x55573e3fe490 <e36015> {c92} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute VAR
    1:2:2:3:2: ASSIGNDLY 0x55573e495790 <e39054> {m99} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:2:1: CONST 0x55573e495850 <e39052> {m99} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:3:2:2: VARREF 0x55573e495a00 <e39053> {m99} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_execute [LV] => VAR 0x55573e3fe610 <e36016> {c93} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_execute VAR
    1:2:2:3:2: ASSIGNDLY 0x55573e495b40 <e39057> {m100} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:2:1: CONST 0x55573e495c00 <e39055> {m100} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:3:2:2: VARREF 0x55573e495db0 <e39056> {m100} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute [LV] => VAR 0x55573e3fe790 <e36017> {c94} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute VAR
    1:2:2:3:2: ASSIGNDLY 0x55573e495ef0 <e39060> {m101} @dt=0x55573def2220@(G/w6)
    1:2:2:3:2:1: CONST 0x55573e495fb0 <e39058> {m101} @dt=0x55573def2220@(G/w6)  6'h0
    1:2:2:3:2:2: VARREF 0x55573e496160 <e39059> {m101} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_execute [LV] => VAR 0x55573e3fea90 <e36019> {c96} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_execute VAR
    1:2:2:3:2: ASSIGNDLY 0x55573e496280 <e39074> {m103} @dt=0x55573dee44c0@(G/w32)
    1:2:2:3:2:1: CONST 0x55573e496340 <e40603> {m103} @dt=0x55573dee44c0@(G/w32)  32'h0
    1:2:2:3:2:2: VARREF 0x55573e4964f0 <e39073> {m103} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute [LV] => VAR 0x55573e3fff90 <e36033> {c112} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute VAR
    1:2:2:3:2: ASSIGNDLY 0x55573e496640 <e39088> {m104} @dt=0x55573dee44c0@(G/w32)
    1:2:2:3:2:1: CONST 0x55573e496700 <e40615> {m104} @dt=0x55573dee44c0@(G/w32)  32'h0
    1:2:2:3:2:2: VARREF 0x55573e4968b0 <e39087> {m104} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_execute [LV] => VAR 0x55573e400110 <e36034> {c113} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_execute VAR
    1:2:2:3:2: ASSIGNDLY 0x55573e496a00 <e39102> {m105} @dt=0x55573dee44c0@(G/w32)
    1:2:2:3:2:1: CONST 0x55573e496ac0 <e40627> {m105} @dt=0x55573dee44c0@(G/w32)  32'h0
    1:2:2:3:2:2: VARREF 0x55573e496c70 <e39101> {m105} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_execute [LV] => VAR 0x55573e3fec10 <e36020> {c99} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_execute VAR
    1:2:2:3:2: ASSIGNDLY 0x55573e496d90 <e39116> {m106} @dt=0x55573dee44c0@(G/w32)
    1:2:2:3:2:1: CONST 0x55573e496e50 <e40639> {m106} @dt=0x55573dee44c0@(G/w32)  32'h0
    1:2:2:3:2:2: VARREF 0x55573e497000 <e39115> {m106} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_execute [LV] => VAR 0x55573e3fed90 <e36021> {c100} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_execute VAR
    1:2:2:3:2: ASSIGNDLY 0x55573e497120 <e39119> {m108} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:2:1: CONST 0x55573e4971e0 <e39117> {m108} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:3:2:2: VARREF 0x55573e497390 <e39118> {m108} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_execute [LV] => VAR 0x55573e3fe910 <e36018> {c95} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_execute VAR
    1:2:2:3:3: ASSIGNDLY 0x55573e4974b0 <e42382> {m110} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:3:1: VARREF 0x55573e497570 <e39120> {m110} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode [RV] <- VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:2:3:3:2: VARREF 0x55573e4976b0 <e39121> {m110} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_execute [LV] => VAR 0x55573e3fe310 <e36014> {c91} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_execute VAR
    1:2:2:3:3: ASSIGNDLY 0x55573e4977f0 <e39125> {m111} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:3:1: VARREF 0x55573e4978b0 <e39123> {m111} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode [RV] <- VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:2:3:3:2: VARREF 0x55573e497a00 <e39124> {m111} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_execute [LV] => VAR 0x55573e3fd890 <e36007> {c84} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_execute VAR
    1:2:2:3:3: ASSIGNDLY 0x55573e497b50 <e39128> {m112} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:3:1: VARREF 0x55573e497c10 <e39126> {m112} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode [RV] <- VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:2:3:3:2: VARREF 0x55573e497d50 <e39127> {m112} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_execute [LV] => VAR 0x55573e3fda10 <e36008> {c85} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_execute VAR
    1:2:2:3:3: ASSIGNDLY 0x55573e497e90 <e39131> {m113} @dt=0x55573deefda0@(G/w2)
    1:2:2:3:3:1: VARREF 0x55573e497f50 <e39129> {m113} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode [RV] <- VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:2:3:3:2: VARREF 0x55573e498090 <e39130> {m113} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_execute [LV] => VAR 0x55573e3fdd10 <e36010> {c87} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_execute VAR
    1:2:2:3:3: ASSIGNDLY 0x55573e4981d0 <e39134> {m114} @dt=0x55573deefda0@(G/w2)
    1:2:2:3:3:1: VARREF 0x55573e498290 <e39132> {m114} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode [RV] <- VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:2:3:3:2: VARREF 0x55573e4983e0 <e39133> {m114} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_execute [LV] => VAR 0x55573e3fd710 <e36006> {c83} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_execute VAR
    1:2:2:3:3: ASSIGNDLY 0x55573e498530 <e39137> {m115} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:3:1: VARREF 0x55573e4985f0 <e39135> {m115} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [RV] <- VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:3:3:2: VARREF 0x55573e498740 <e39136> {m115} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_execute [LV] => VAR 0x55573e3fe010 <e36012> {c89} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_execute VAR
    1:2:2:3:3: ASSIGNDLY 0x55573e498890 <e39140> {m116} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:3:1: VARREF 0x55573e498950 <e39138> {m116} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode [RV] <- VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:2:3:3:2: VARREF 0x55573e498aa0 <e39139> {m116} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_execute [LV] => VAR 0x55573e3fe190 <e36013> {c90} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_execute VAR
    1:2:2:3:3: ASSIGNDLY 0x55573e498bf0 <e39143> {m117} @dt=0x55573def2220@(G/w6)
    1:2:2:3:3:1: VARREF 0x55573e498cb0 <e39141> {m117} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [RV] <- VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2:3:3:2: VARREF 0x55573e498df0 <e39142> {m117} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute [LV] => VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:2:3:3: ASSIGNDLY 0x55573e498f30 <e39146> {m118} @dt=0x55573def9b80@(G/w5)
    1:2:2:3:3:1: VARREF 0x55573e498ff0 <e39144> {m118} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rs_decode [RV] <- VAR 0x55573e3f8ec0 <e35899> {c57} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rs_decode VAR
    1:2:2:3:3:2: VARREF 0x55573e499110 <e39145> {m118} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rs_execute [LV] => VAR 0x55573e3ff810 <e36028> {c107} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rs_execute VAR
    1:2:2:3:3: ASSIGNDLY 0x55573e499230 <e39149> {m119} @dt=0x55573def9b80@(G/w5)
    1:2:2:3:3:1: VARREF 0x55573e4992f0 <e39147> {m119} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rt_decode [RV] <- VAR 0x55573e3f9f20 <e35927> {c60} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rt_decode VAR
    1:2:2:3:3:2: VARREF 0x55573e499410 <e39148> {m119} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rt_execute [LV] => VAR 0x55573e3ff990 <e36029> {c108} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:2:3:3: ASSIGNDLY 0x55573e499530 <e39152> {m120} @dt=0x55573def9b80@(G/w5)
    1:2:2:3:3:1: VARREF 0x55573e4995f0 <e39150> {m120} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rd_decode [RV] <- VAR 0x55573e3fae00 <e35956> {c63} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rd_decode VAR
    1:2:2:3:3:2: VARREF 0x55573e499710 <e39151> {m120} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rd_execute [LV] => VAR 0x55573e3ffb10 <e36030> {c109} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rd_execute VAR
    1:2:2:3:3: ASSIGNDLY 0x55573e499830 <e39155> {m121} @dt=0x55573dee44c0@(G/w32)
    1:2:2:3:3:1: VARREF 0x55573e4998f0 <e39153> {m121} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode [RV] <- VAR 0x55573e3fd110 <e36002> {c77} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode VAR
    1:2:2:3:3:2: VARREF 0x55573e499a10 <e39154> {m121} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__sign_imm_execute [LV] => VAR 0x55573e3ffc90 <e36031> {c110} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__sign_imm_execute VAR
    1:2:2:3:3: ASSIGNDLY 0x55573e499b50 <e39158> {m122} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:3:1: VARREF 0x55573e499c10 <e39156> {m122} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [RV] <- VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2:3:3:2: VARREF 0x55573e499d60 <e39157> {m122} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute [LV] => VAR 0x55573e3fe490 <e36015> {c92} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute VAR
    1:2:2:3:3: ASSIGNDLY 0x55573e499ec0 <e39161> {m123} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:3:1: VARREF 0x55573e499f80 <e39159> {m123} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode [RV] <- VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:2:3:3:2: VARREF 0x55573e49a0c0 <e39160> {m123} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_execute [LV] => VAR 0x55573e3fe610 <e36016> {c93} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_execute VAR
    1:2:2:3:3: ASSIGNDLY 0x55573e49a200 <e39164> {m124} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:3:1: VARREF 0x55573e49a2c0 <e39162> {m124} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode [RV] <- VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:2:3:3:2: VARREF 0x55573e49a400 <e39163> {m124} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute [LV] => VAR 0x55573e3fe790 <e36017> {c94} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute VAR
    1:2:2:3:3: ASSIGNDLY 0x55573e49a540 <e39167> {m125} @dt=0x55573def2220@(G/w6)
    1:2:2:3:3:1: VARREF 0x55573e49a600 <e39165> {m125} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op [RV] <- VAR 0x55573e3f8510 <e35884> {c55} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op VAR
    1:2:2:3:3:2: VARREF 0x55573e49a720 <e39166> {m125} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_execute [LV] => VAR 0x55573e3fea90 <e36019> {c96} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_execute VAR
    1:2:2:3:3: ASSIGNDLY 0x55573e49a840 <e39170> {m127} @dt=0x55573dee44c0@(G/w32)
    1:2:2:3:3:1: VARREF 0x55573e49a900 <e39168> {m127} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode [RV] <- VAR 0x55573e3f8390 <e35883> {c53} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2:2:3:3:2: VARREF 0x55573e49aa50 <e39169> {m127} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute [LV] => VAR 0x55573e3fff90 <e36033> {c112} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute VAR
    1:2:2:3:3: ASSIGNDLY 0x55573e49aba0 <e39173> {m128} @dt=0x55573dee44c0@(G/w32)
    1:2:2:3:3:1: VARREF 0x55573e49ac60 <e39171> {m128} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_decode [RV] <- VAR 0x55573e3fd590 <e36005> {c80} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_decode VAR
    1:2:2:3:3:2: VARREF 0x55573e49adb0 <e39172> {m128} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_execute [LV] => VAR 0x55573e400110 <e36034> {c113} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_execute VAR
    1:2:2:3:3: ASSIGNDLY 0x55573e49af00 <e39176> {m129} @dt=0x55573dee44c0@(G/w32)
    1:2:2:3:3:1: VARREF 0x55573e49afc0 <e39174> {m129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_decode [RV] <- VAR 0x55573e3fce10 <e36000> {c75} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_decode VAR
    1:2:2:3:3:2: VARREF 0x55573e49b0e0 <e39175> {m129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_execute [LV] => VAR 0x55573e3fec10 <e36020> {c99} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_execute VAR
    1:2:2:3:3: ASSIGNDLY 0x55573e49b200 <e39179> {m130} @dt=0x55573dee44c0@(G/w32)
    1:2:2:3:3:1: VARREF 0x55573e49b2c0 <e39177> {m130} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_decode [RV] <- VAR 0x55573e3fcf90 <e36001> {c76} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_decode VAR
    1:2:2:3:3:2: VARREF 0x55573e49b3e0 <e39178> {m130} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_execute [LV] => VAR 0x55573e3fed90 <e36021> {c100} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_execute VAR
    1:2:2:3:3: ASSIGNDLY 0x55573e49b500 <e39182> {m132} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:3:1: VARREF 0x55573e49b5c0 <e39180> {m132} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_decode [RV] <- VAR 0x55573e3f7f10 <e35880> {c46} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_decode VAR
    1:2:2:3:3:2: VARREF 0x55573e49b6e0 <e39181> {m132} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_execute [LV] => VAR 0x55573e3fe910 <e36018> {c95} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_execute VAR
    1:2: ASSIGNW 0x55573e49b800 <e45472#> {d3} @dt=0x55573dee44c0@(G/w32)
    1:2:1: CONST 0x55573e49b8c0 <e45469#> {c325} @dt=0x55573dee44c0@(G/w32)  32'h4
    1:2:2: VARREF 0x55573e49ba70 <e45470#> {d3} @dt=0x55573dee44c0@(G/w32)  plus_four_adder_execute__DOT__a [LV] => VAR 0x55573e49c1f0 <e45496#> {d3} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__plus_four_adder_execute__DOT__a PORT
    1:2: ASSIGNALIAS 0x55573e49bb90 <e45481#> {d3} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e49bc50 <e45478#> {d3} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute [RV] <- VAR 0x55573e3fff90 <e36033> {c112} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute VAR
    1:2:2: VARREF 0x55573e49bda0 <e45479#> {d3} @dt=0x55573dee44c0@(G/w32)  plus_four_adder_execute__DOT__b [LV] => VAR 0x55573e49c3a0 <e36891> {d3} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__plus_four_adder_execute__DOT__b PORT
    1:2: ASSIGNALIAS 0x55573e49bec0 <e45490#> {d4} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e49bf80 <e45487#> {d4} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_eight_execute [RV] <- VAR 0x55573e3ffe10 <e36032> {c111} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_eight_execute VAR
    1:2:2: VARREF 0x55573e49c0d0 <e45488#> {d4} @dt=0x55573dee44c0@(G/w32)  plus_four_adder_execute__DOT__z [LV] => VAR 0x55573e49c550 <e36892> {d4} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__plus_four_adder_execute__DOT__z PORT
    1:2: VAR 0x55573e49c1f0 <e45496#> {d3} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__plus_four_adder_execute__DOT__a PORT
    1:2: VAR 0x55573e49c3a0 <e36891> {d3} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__plus_four_adder_execute__DOT__b PORT
    1:2: VAR 0x55573e49c550 <e36892> {d4} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__plus_four_adder_execute__DOT__z PORT
    1:2: ASSIGNW 0x55573e49c700 <e36897> {d7} @dt=0x55573dee44c0@(G/w32)
    1:2:1: ADD 0x55573e49c7c0 <e36895> {d7} @dt=0x55573dee44c0@(G/w32)
    1:2:1:1: CONST 0x55573e49c880 <e45492#> {c325} @dt=0x55573dee44c0@(G/w32)  32'h4
    1:2:1:2: VARREF 0x55573e49ca30 <e36894> {d7} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute [RV] <- VAR 0x55573e3fff90 <e36033> {c112} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute VAR
    1:2:2: VARREF 0x55573e49cb80 <e36896> {d7} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_eight_execute [LV] => VAR 0x55573e3ffe10 <e36032> {c111} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_eight_execute VAR
    1:2: ASSIGNALIAS 0x55573e49ccd0 <e45510#> {j6} @dt=0x55573deefda0@(G/w2)
    1:2:1: VARREF 0x55573e49cd90 <e45507#> {j6} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_execute [RV] <- VAR 0x55573e3fd710 <e36006> {c83} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_execute VAR
    1:2:2: VARREF 0x55573e49cee0 <e45508#> {j6} @dt=0x55573deefda0@(G/w2)  write_register_execute_mux__DOT__control [LV] => VAR 0x55573e49e3b0 <e38626> {j6} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__write_register_execute_mux__DOT__control PORT
    1:2: ASSIGNALIAS 0x55573e49d000 <e45519#> {j7} @dt=0x55573def9b80@(G/w5)
    1:2:1: VARREF 0x55573e49d0c0 <e45516#> {j7} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x55573e3ff990 <e36029> {c108} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:2: VARREF 0x55573e49d1e0 <e45517#> {j7} @dt=0x55573def9b80@(G/w5)  write_register_execute_mux__DOT__input_0 [LV] => VAR 0x55573e49e570 <e38627> {j7} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_execute_mux__DOT__input_0 PORT
    1:2: ASSIGNALIAS 0x55573e49d300 <e45528#> {j8} @dt=0x55573def9b80@(G/w5)
    1:2:1: VARREF 0x55573e49d3c0 <e45525#> {j8} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rd_execute [RV] <- VAR 0x55573e3ffb10 <e36030> {c109} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rd_execute VAR
    1:2:2: VARREF 0x55573e49d4e0 <e45526#> {j8} @dt=0x55573def9b80@(G/w5)  write_register_execute_mux__DOT__input_1 [LV] => VAR 0x55573e49e730 <e38628> {j8} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_execute_mux__DOT__input_1 PORT
    1:2: ASSIGNW 0x55573e49d600 <e45535#> {j9} @dt=0x55573def9b80@(G/w5)
    1:2:1: CONST 0x55573e49d6c0 <e45532#> {c334} @dt=0x55573def9b80@(G/w5)  5'h1f
    1:2:2: VARREF 0x55573e49d870 <e45533#> {j9} @dt=0x55573def9b80@(G/w5)  write_register_execute_mux__DOT__input_2 [LV] => VAR 0x55573e49e8f0 <e38629> {j9} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_execute_mux__DOT__input_2 PORT
    1:2: ASSIGNW 0x55573e49d990 <e45542#> {j10} @dt=0x55573def9b80@(G/w5)
    1:2:1: CONST 0x55573e49da50 <e45539#> {c335} @dt=0x55573def9b80@(G/w5)  5'h0
    1:2:2: VARREF 0x55573e49dc00 <e45540#> {j10} @dt=0x55573def9b80@(G/w5)  write_register_execute_mux__DOT__input_3 [LV] => VAR 0x55573e49eab0 <e38630> {j10} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_execute_mux__DOT__input_3 PORT
    1:2: ASSIGNALIAS 0x55573e49dd20 <e45551#> {j12} @dt=0x55573def9b80@(G/w5)
    1:2:1: VARREF 0x55573e49dde0 <e45548#> {j12} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_execute [RV] <- VAR 0x55573e3fdb90 <e36009> {c86} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_execute VAR
    1:2:2: VARREF 0x55573e49df20 <e45549#> {j12} @dt=0x55573def9b80@(G/w5)  write_register_execute_mux__DOT__resolved [LV] => VAR 0x55573e49ec70 <e38631> {j12} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_execute_mux__DOT__resolved PORT
    1:2: VAR 0x55573e49e040 <e45561#> {j3} @dt=0x55573e2b6260@(G/sw32)  mips_cpu_bus__DOT__write_register_execute_mux__DOT__BUS_WIDTH GPARAM
    1:2:3: CONST 0x55573e49e200 <e38624> {c330} @dt=0x55573e2b6260@(G/sw32)  32'sh5
    1:2: VAR 0x55573e49e3b0 <e38626> {j6} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__write_register_execute_mux__DOT__control PORT
    1:2: VAR 0x55573e49e570 <e38627> {j7} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_execute_mux__DOT__input_0 PORT
    1:2: VAR 0x55573e49e730 <e38628> {j8} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_execute_mux__DOT__input_1 PORT
    1:2: VAR 0x55573e49e8f0 <e38629> {j9} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_execute_mux__DOT__input_2 PORT
    1:2: VAR 0x55573e49eab0 <e38630> {j10} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_execute_mux__DOT__input_3 PORT
    1:2: VAR 0x55573e49ec70 <e38631> {j12} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_execute_mux__DOT__resolved PORT
    1:2: ALWAYS 0x55573e49ee30 <e11544> {j15} [always_comb]
    1:2:2: CASE 0x55573e49eef0 <e42355> {j16}
    1:2:2:1: VARREF 0x55573e49efc0 <e38632> {j16} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_execute [RV] <- VAR 0x55573e3fd710 <e36006> {c83} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_execute VAR
    1:2:2:2: CASEITEM 0x55573e49f110 <e11502> {j17}
    1:2:2:2:1: CONST 0x55573e49f1d0 <e38633> {j17} @dt=0x55573deefda0@(G/w2)  2'h0
    1:2:2:2:2: ASSIGN 0x55573e49f380 <e38636> {j17} @dt=0x55573def9b80@(G/w5)
    1:2:2:2:2:1: VARREF 0x55573e49f440 <e38634> {j17} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x55573e3ff990 <e36029> {c108} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:2:2:2:2: VARREF 0x55573e49f560 <e38635> {j17} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_execute [LV] => VAR 0x55573e3fdb90 <e36009> {c86} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_execute VAR
    1:2:2:2: CASEITEM 0x55573e49f6a0 <e11515> {j18}
    1:2:2:2:1: CONST 0x55573e49f760 <e38637> {j18} @dt=0x55573deefda0@(G/w2)  2'h1
    1:2:2:2:2: ASSIGN 0x55573e49f910 <e38640> {j18} @dt=0x55573def9b80@(G/w5)
    1:2:2:2:2:1: VARREF 0x55573e49f9d0 <e38638> {j18} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rd_execute [RV] <- VAR 0x55573e3ffb10 <e36030> {c109} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rd_execute VAR
    1:2:2:2:2:2: VARREF 0x55573e49faf0 <e38639> {j18} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_execute [LV] => VAR 0x55573e3fdb90 <e36009> {c86} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_execute VAR
    1:2:2:2: CASEITEM 0x55573e49fc30 <e11528> {j19}
    1:2:2:2:1: CONST 0x55573e49fcf0 <e38641> {j19} @dt=0x55573deefda0@(G/w2)  2'h2
    1:2:2:2:2: ASSIGN 0x55573e49fea0 <e38644> {j19} @dt=0x55573def9b80@(G/w5)
    1:2:2:2:2:1: CONST 0x55573e49ff60 <e45553#> {c334} @dt=0x55573def9b80@(G/w5)  5'h1f
    1:2:2:2:2:2: VARREF 0x55573e4a0110 <e38643> {j19} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_execute [LV] => VAR 0x55573e3fdb90 <e36009> {c86} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_execute VAR
    1:2:2:2: CASEITEM 0x55573e4a0250 <e11541> {j20}
    1:2:2:2:1: CONST 0x55573e4a0310 <e38645> {j20} @dt=0x55573deefda0@(G/w2)  2'h3
    1:2:2:2:2: ASSIGN 0x55573e4a04c0 <e38648> {j20} @dt=0x55573def9b80@(G/w5)
    1:2:2:2:2:1: CONST 0x55573e4a0580 <e45557#> {c335} @dt=0x55573def9b80@(G/w5)  5'h0
    1:2:2:2:2:2: VARREF 0x55573e4a0730 <e38647> {j20} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_execute [LV] => VAR 0x55573e3fdb90 <e36009> {c86} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_execute VAR
    1:2: ASSIGNALIAS 0x55573e4a0870 <e45575#> {q2} @dt=0x55573deefda0@(G/w2)
    1:2:1: VARREF 0x55573e4a0930 <e45572#> {q2} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_execute [RV] <- VAR 0x55573e3fdd10 <e36010> {c87} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_execute VAR
    1:2:2: VARREF 0x55573e4a0a70 <e45573#> {q2} @dt=0x55573deefda0@(G/w2)  alu_input_mux__DOT__ALU_src_B_execute [LV] => VAR 0x55573e4a3c10 <e45712#> {q2} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__alu_input_mux__DOT__ALU_src_B_execute PORT
    1:2: ASSIGNALIAS 0x55573e4a0bb0 <e45584#> {q3} @dt=0x55573df45fe0@(G/w3)
    1:2:1: VARREF 0x55573e4a0c70 <e45581#> {q3} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus__DOT__forward_A_execute [RV] <- VAR 0x55573e403b90 <e33717> {c162} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus__DOT__forward_A_execute VAR
    1:2:2: VARREF 0x55573e4a0db0 <e45582#> {q3} @dt=0x55573df45fe0@(G/w3)  alu_input_mux__DOT__forward_one_execute [LV] => VAR 0x55573e4a3de0 <e39551> {q3} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus__DOT__alu_input_mux__DOT__forward_one_execute PORT
    1:2: ASSIGNALIAS 0x55573e4a0ef0 <e45593#> {q4} @dt=0x55573df45fe0@(G/w3)
    1:2:1: VARREF 0x55573e4a0fb0 <e45590#> {q4} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus__DOT__forward_B_execute [RV] <- VAR 0x55573e403d10 <e36073> {c163} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus__DOT__forward_B_execute VAR
    1:2:2: VARREF 0x55573e4a10f0 <e45591#> {q4} @dt=0x55573df45fe0@(G/w3)  alu_input_mux__DOT__forward_two_execute [LV] => VAR 0x55573e4a3fb0 <e39552> {q4} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus__DOT__alu_input_mux__DOT__forward_two_execute PORT
    1:2: ASSIGNALIAS 0x55573e4a1230 <e45602#> {q6} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e4a12f0 <e45599#> {q6} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_execute [RV] <- VAR 0x55573e3fec10 <e36020> {c99} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_execute VAR
    1:2:2: VARREF 0x55573e4a1410 <e45600#> {q6} @dt=0x55573dee44c0@(G/w32)  alu_input_mux__DOT__read_data_1_reg [LV] => VAR 0x55573e4a4180 <e39553> {q6} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__read_data_1_reg PORT
    1:2: ASSIGNALIAS 0x55573e4a1530 <e45611#> {q7} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e4a15f0 <e45608#> {q7} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__result_writeback [RV] <- VAR 0x55573e402b10 <e36062> {c149} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__result_writeback VAR
    1:2:2: VARREF 0x55573e4a1730 <e45609#> {q7} @dt=0x55573dee44c0@(G/w32)  alu_input_mux__DOT__result_writeback [LV] => VAR 0x55573e4a4330 <e39554> {q7} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__result_writeback PORT
    1:2: ASSIGNALIAS 0x55573e4a1870 <e45620#> {q8} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e4a1930 <e45617#> {q8} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:2: VARREF 0x55573e4a1a70 <e45618#> {q8} @dt=0x55573dee44c0@(G/w32)  alu_input_mux__DOT__ALU_output_memory [LV] => VAR 0x55573e4a4500 <e39555> {q8} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__ALU_output_memory PORT
    1:2: ASSIGNALIAS 0x55573e4a1bb0 <e45629#> {q9} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e4a1c70 <e45626#> {q9} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback [RV] <- VAR 0x55573e402e10 <e36064> {c151} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback VAR
    1:2:2: VARREF 0x55573e4a1db0 <e45627#> {q9} @dt=0x55573dee44c0@(G/w32)  alu_input_mux__DOT__LO_result_writeback [LV] => VAR 0x55573e4a46d0 <e39556> {q9} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__LO_result_writeback PORT
    1:2: ASSIGNALIAS 0x55573e4a1ef0 <e45638#> {q10} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e4a1fb0 <e45635#> {q10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory [RV] <- VAR 0x55573e401610 <e36048> {c131} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory VAR
    1:2:2: VARREF 0x55573e4a20f0 <e45636#> {q10} @dt=0x55573dee44c0@(G/w32)  alu_input_mux__DOT__ALU_LO_output_memory [LV] => VAR 0x55573e4a48a0 <e39557> {q10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__ALU_LO_output_memory PORT
    1:2: ASSIGNALIAS 0x55573e4a2230 <e45647#> {q11} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e4a22f0 <e45644#> {q11} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_execute [RV] <- VAR 0x55573e3fed90 <e36021> {c100} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_execute VAR
    1:2:2: VARREF 0x55573e4a2410 <e45645#> {q11} @dt=0x55573dee44c0@(G/w32)  alu_input_mux__DOT__read_data_2_reg [LV] => VAR 0x55573e4a4a80 <e39558> {q11} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__read_data_2_reg PORT
    1:2: ASSIGNALIAS 0x55573e4a2530 <e45656#> {q12} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e4a25f0 <e45653#> {q12} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory [RV] <- VAR 0x55573e401490 <e36047> {c130} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory VAR
    1:2:2: VARREF 0x55573e4a2730 <e45654#> {q12} @dt=0x55573dee44c0@(G/w32)  alu_input_mux__DOT__ALU_HI_output_memory [LV] => VAR 0x55573e4a4c30 <e39559> {q12} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__ALU_HI_output_memory PORT
    1:2: ASSIGNALIAS 0x55573e4a2870 <e45665#> {q13} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e4a2930 <e45662#> {q13} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback [RV] <- VAR 0x55573e402c90 <e36063> {c150} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback VAR
    1:2:2: VARREF 0x55573e4a2a70 <e45663#> {q13} @dt=0x55573dee44c0@(G/w32)  alu_input_mux__DOT__HI_result_writeback [LV] => VAR 0x55573e4a4e10 <e39560> {q13} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__HI_result_writeback PORT
    1:2: ASSIGNALIAS 0x55573e4a2bb0 <e45674#> {q14} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e4a2c70 <e45671#> {q14} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__sign_imm_execute [RV] <- VAR 0x55573e3ffc90 <e36031> {c110} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__sign_imm_execute VAR
    1:2:2: VARREF 0x55573e4a2db0 <e45672#> {q14} @dt=0x55573dee44c0@(G/w32)  alu_input_mux__DOT__sign_imm_execute [LV] => VAR 0x55573e4a4fe0 <e39561> {q14} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__sign_imm_execute PORT
    1:2: ASSIGNALIAS 0x55573e4a2ef0 <e45683#> {q15} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e4a2fb0 <e45680#> {q15} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_eight_execute [RV] <- VAR 0x55573e3ffe10 <e36032> {c111} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_eight_execute VAR
    1:2:2: VARREF 0x55573e4a3100 <e45681#> {q15} @dt=0x55573dee44c0@(G/w32)  alu_input_mux__DOT__program_counter_plus_eight_execute [LV] => VAR 0x55573e4a51b0 <e39562> {q15} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__program_counter_plus_eight_execute PORT
    1:2: ASSIGNALIAS 0x55573e4a3250 <e45692#> {q17} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e4a3310 <e45689#> {q17} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2: VARREF 0x55573e4a3450 <e45690#> {q17} @dt=0x55573dee44c0@(G/w32)  alu_input_mux__DOT__src_A_ALU_execute [LV] => VAR 0x55573e4a53a0 <e39563> {q17} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_A_ALU_execute PORT
    1:2: ASSIGNALIAS 0x55573e4a3590 <e45701#> {q18} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e4a3650 <e45698#> {q18} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2: VARREF 0x55573e4a3790 <e45699#> {q18} @dt=0x55573dee44c0@(G/w32)  alu_input_mux__DOT__src_B_ALU_execute [LV] => VAR 0x55573e4a5570 <e39564> {q18} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_B_ALU_execute PORT
    1:2: ASSIGNALIAS 0x55573e4a38d0 <e45710#> {q19} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e4a3990 <e45707#> {q19} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__write_data_execute [RV] <- VAR 0x55573e3ff210 <e36024> {c103} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__write_data_execute VAR
    1:2:2: VARREF 0x55573e4a3ad0 <e45708#> {q19} @dt=0x55573dee44c0@(G/w32)  alu_input_mux__DOT__write_data_execute [LV] => VAR 0x55573e4a5740 <e39565> {q19} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__write_data_execute PORT
    1:2: VAR 0x55573e4a3c10 <e45712#> {q2} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__alu_input_mux__DOT__ALU_src_B_execute PORT
    1:2: VAR 0x55573e4a3de0 <e39551> {q3} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus__DOT__alu_input_mux__DOT__forward_one_execute PORT
    1:2: VAR 0x55573e4a3fb0 <e39552> {q4} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus__DOT__alu_input_mux__DOT__forward_two_execute PORT
    1:2: VAR 0x55573e4a4180 <e39553> {q6} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__read_data_1_reg PORT
    1:2: VAR 0x55573e4a4330 <e39554> {q7} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__result_writeback PORT
    1:2: VAR 0x55573e4a4500 <e39555> {q8} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__ALU_output_memory PORT
    1:2: VAR 0x55573e4a46d0 <e39556> {q9} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__LO_result_writeback PORT
    1:2: VAR 0x55573e4a48a0 <e39557> {q10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__ALU_LO_output_memory PORT
    1:2: VAR 0x55573e4a4a80 <e39558> {q11} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__read_data_2_reg PORT
    1:2: VAR 0x55573e4a4c30 <e39559> {q12} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__ALU_HI_output_memory PORT
    1:2: VAR 0x55573e4a4e10 <e39560> {q13} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__HI_result_writeback PORT
    1:2: VAR 0x55573e4a4fe0 <e39561> {q14} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__sign_imm_execute PORT
    1:2: VAR 0x55573e4a51b0 <e39562> {q15} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__program_counter_plus_eight_execute PORT
    1:2: VAR 0x55573e4a53a0 <e39563> {q17} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_A_ALU_execute PORT
    1:2: VAR 0x55573e4a5570 <e39564> {q18} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_B_ALU_execute PORT
    1:2: VAR 0x55573e4a5740 <e39565> {q19} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__write_data_execute PORT
    1:2: VAR 0x55573e4a5910 <e39566> {q22} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 VAR
    1:2: ALWAYS 0x55573e4a5ac0 <e16308> {q23} [always_comb]
    1:2:2: CASE 0x55573e4a5b80 <e42421> {q24}
    1:2:2:1: VARREF 0x55573e4a5c50 <e39567> {q24} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus__DOT__forward_A_execute [RV] <- VAR 0x55573e403b90 <e33717> {c162} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus__DOT__forward_A_execute VAR
    1:2:2:2: CASEITEM 0x55573e4a5d90 <e16102> {q25}
    1:2:2:2:1: CONST 0x55573e4a5e50 <e39568> {q25} @dt=0x55573df45fe0@(G/w3)  3'h0
    1:2:2:2:2: ASSIGN 0x55573e4a6000 <e39571> {q25} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:2:1: VARREF 0x55573e4a60c0 <e39569> {q25} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_execute [RV] <- VAR 0x55573e3fec10 <e36020> {c99} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_execute VAR
    1:2:2:2:2:2: VARREF 0x55573e4a61e0 <e39570> {q25} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [LV] => VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:2: CASEITEM 0x55573e4a6320 <e16115> {q26}
    1:2:2:2:1: CONST 0x55573e4a63e0 <e39572> {q26} @dt=0x55573df45fe0@(G/w3)  3'h1
    1:2:2:2:2: ASSIGN 0x55573e4a6590 <e39575> {q26} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:2:1: VARREF 0x55573e4a6650 <e39573> {q26} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__result_writeback [RV] <- VAR 0x55573e402b10 <e36062> {c149} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__result_writeback VAR
    1:2:2:2:2:2: VARREF 0x55573e4a6790 <e39574> {q26} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [LV] => VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:2: CASEITEM 0x55573e4a68d0 <e16128> {q27}
    1:2:2:2:1: CONST 0x55573e4a6990 <e39576> {q27} @dt=0x55573df45fe0@(G/w3)  3'h2
    1:2:2:2:2: ASSIGN 0x55573e4a6b40 <e39579> {q27} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:2:1: VARREF 0x55573e4a6c00 <e39577> {q27} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:2:2:2:2: VARREF 0x55573e4a6d40 <e39578> {q27} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [LV] => VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:2: CASEITEM 0x55573e4a6e80 <e16141> {q28}
    1:2:2:2:1: CONST 0x55573e4a6f40 <e39580> {q28} @dt=0x55573df45fe0@(G/w3)  3'h3
    1:2:2:2:2: ASSIGN 0x55573e4a70f0 <e39583> {q28} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:2:1: VARREF 0x55573e4a71b0 <e39581> {q28} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback [RV] <- VAR 0x55573e402e10 <e36064> {c151} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback VAR
    1:2:2:2:2:2: VARREF 0x55573e4a72f0 <e39582> {q28} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [LV] => VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:2: CASEITEM 0x55573e4a7430 <e16154> {q29}
    1:2:2:2:1: CONST 0x55573e4a74f0 <e39584> {q29} @dt=0x55573df45fe0@(G/w3)  3'h4
    1:2:2:2:2: ASSIGN 0x55573e4a76a0 <e39587> {q29} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:2:1: VARREF 0x55573e4a7760 <e39585> {q29} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory [RV] <- VAR 0x55573e401610 <e36048> {c131} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory VAR
    1:2:2:2:2:2: VARREF 0x55573e4a78a0 <e39586> {q29} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [LV] => VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:2: CASEITEM 0x55573e4a79e0 <e16166> {q30}
    1:2:2:2:2: ASSIGN 0x55573e4a7aa0 <e39599> {q30} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:2:1: CONST 0x55573e4a7b60 <e39597> {q30} @dt=0x55573e2b6260@(G/sw32)  32'sh0
    1:2:2:2:2:2: VARREF 0x55573e4a7d10 <e39598> {q30} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [LV] => VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2: CASE 0x55573e4a7e50 <e16246> {q32}
    1:2:2:1: VARREF 0x55573e4a7f20 <e39600> {q32} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus__DOT__forward_B_execute [RV] <- VAR 0x55573e403d10 <e36073> {c163} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus__DOT__forward_B_execute VAR
    1:2:2:2: CASEITEM 0x55573e4a8060 <e16181> {q33}
    1:2:2:2:1: CONST 0x55573e4a8120 <e39601> {q33} @dt=0x55573df45fe0@(G/w3)  3'h0
    1:2:2:2:2: ASSIGN 0x55573e4a82d0 <e39604> {q33} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:2:1: VARREF 0x55573e4a8390 <e39602> {q33} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_execute [RV] <- VAR 0x55573e3fed90 <e36021> {c100} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_execute VAR
    1:2:2:2:2:2: VARREF 0x55573e4a84b0 <e39603> {q33} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 [LV] => VAR 0x55573e4a5910 <e39566> {q22} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 VAR
    1:2:2:2: CASEITEM 0x55573e4a8600 <e16194> {q34}
    1:2:2:2:1: CONST 0x55573e4a86c0 <e39605> {q34} @dt=0x55573df45fe0@(G/w3)  3'h1
    1:2:2:2:2: ASSIGN 0x55573e4a8870 <e39608> {q34} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:2:1: VARREF 0x55573e4a8930 <e39606> {q34} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__result_writeback [RV] <- VAR 0x55573e402b10 <e36062> {c149} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__result_writeback VAR
    1:2:2:2:2:2: VARREF 0x55573e4a8a70 <e39607> {q34} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 [LV] => VAR 0x55573e4a5910 <e39566> {q22} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 VAR
    1:2:2:2: CASEITEM 0x55573e4a8bc0 <e16207> {q35}
    1:2:2:2:1: CONST 0x55573e4a8c80 <e39609> {q35} @dt=0x55573df45fe0@(G/w3)  3'h2
    1:2:2:2:2: ASSIGN 0x55573e4a8e30 <e39612> {q35} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:2:1: VARREF 0x55573e4a8ef0 <e39610> {q35} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:2:2:2:2: VARREF 0x55573e4a9030 <e39611> {q35} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 [LV] => VAR 0x55573e4a5910 <e39566> {q22} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 VAR
    1:2:2:2: CASEITEM 0x55573e4a9180 <e16220> {q36}
    1:2:2:2:1: CONST 0x55573e4a9240 <e39613> {q36} @dt=0x55573df45fe0@(G/w3)  3'h3
    1:2:2:2:2: ASSIGN 0x55573e4a93f0 <e39616> {q36} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:2:1: VARREF 0x55573e4a94b0 <e39614> {q36} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback [RV] <- VAR 0x55573e402c90 <e36063> {c150} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback VAR
    1:2:2:2:2:2: VARREF 0x55573e4a95f0 <e39615> {q36} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 [LV] => VAR 0x55573e4a5910 <e39566> {q22} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 VAR
    1:2:2:2: CASEITEM 0x55573e4a9740 <e16233> {q37}
    1:2:2:2:1: CONST 0x55573e4a9800 <e39617> {q37} @dt=0x55573df45fe0@(G/w3)  3'h4
    1:2:2:2:2: ASSIGN 0x55573e4a99b0 <e39620> {q37} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:2:1: VARREF 0x55573e4a9a70 <e39618> {q37} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory [RV] <- VAR 0x55573e401490 <e36047> {c130} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory VAR
    1:2:2:2:2:2: VARREF 0x55573e4a9bb0 <e39619> {q37} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 [LV] => VAR 0x55573e4a5910 <e39566> {q22} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 VAR
    1:2:2:2: CASEITEM 0x55573e4a9d00 <e16245> {q38}
    1:2:2:2:2: ASSIGN 0x55573e4a9dc0 <e39632> {q38} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:2:1: CONST 0x55573e4a9e80 <e39630> {q38} @dt=0x55573e2b6260@(G/sw32)  32'sh0
    1:2:2:2:2:2: VARREF 0x55573e4aa030 <e39631> {q38} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 [LV] => VAR 0x55573e4a5910 <e39566> {q22} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 VAR
    1:2:2: CASE 0x55573e4aa180 <e16300> {q40}
    1:2:2:1: VARREF 0x55573e4aa250 <e39633> {q40} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_execute [RV] <- VAR 0x55573e3fdd10 <e36010> {c87} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_execute VAR
    1:2:2:2: CASEITEM 0x55573e4aa390 <e16261> {q41}
    1:2:2:2:1: CONST 0x55573e4aa450 <e39634> {q41} @dt=0x55573deefda0@(G/w2)  2'h0
    1:2:2:2:2: ASSIGN 0x55573e4aa600 <e39637> {q41} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:2:1: VARREF 0x55573e4aa6c0 <e39635> {q41} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 [RV] <- VAR 0x55573e4a5910 <e39566> {q22} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 VAR
    1:2:2:2:2:2: VARREF 0x55573e4aa810 <e39636> {q41} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [LV] => VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2: CASEITEM 0x55573e4aa950 <e16274> {q42}
    1:2:2:2:1: CONST 0x55573e4aaa10 <e39638> {q42} @dt=0x55573deefda0@(G/w2)  2'h1
    1:2:2:2:2: ASSIGN 0x55573e4aabc0 <e39641> {q42} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:2:1: VARREF 0x55573e4aac80 <e39639> {q42} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__sign_imm_execute [RV] <- VAR 0x55573e3ffc90 <e36031> {c110} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__sign_imm_execute VAR
    1:2:2:2:2:2: VARREF 0x55573e4aadc0 <e39640> {q42} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [LV] => VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2: CASEITEM 0x55573e4aaf00 <e16287> {q43}
    1:2:2:2:1: CONST 0x55573e4aafc0 <e39642> {q43} @dt=0x55573deefda0@(G/w2)  2'h2
    1:2:2:2:2: ASSIGN 0x55573e4ab170 <e39645> {q43} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:2:1: VARREF 0x55573e4ab230 <e39643> {q43} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_eight_execute [RV] <- VAR 0x55573e3ffe10 <e36032> {c111} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_eight_execute VAR
    1:2:2:2:2:2: VARREF 0x55573e4ab380 <e39644> {q43} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [LV] => VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2: CASEITEM 0x55573e4ab4c0 <e16299> {q44}
    1:2:2:2:2: ASSIGN 0x55573e4ab580 <e39657> {q44} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:2:1: CONST 0x55573e4ab640 <e39655> {q44} @dt=0x55573e2b6260@(G/sw32)  32'sh0
    1:2:2:2:2:2: VARREF 0x55573e4ab7f0 <e39656> {q44} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [LV] => VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2: ASSIGN 0x55573e4ab930 <e39660> {q46} @dt=0x55573dee44c0@(G/w32)
    1:2:2:1: VARREF 0x55573e4ab9f0 <e39658> {q46} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 [RV] <- VAR 0x55573e4a5910 <e39566> {q22} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 VAR
    1:2:2:2: VARREF 0x55573e4abb40 <e39659> {q46} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__write_data_execute [LV] => VAR 0x55573e3ff210 <e36024> {c103} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__write_data_execute VAR
    1:2: ASSIGNALIAS 0x55573e4abc80 <e45726#> {e4} @dt=0x55573def2220@(G/w6)
    1:2:1: VARREF 0x55573e4abd40 <e45723#> {e4} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:2: VARREF 0x55573e4abe80 <e45724#> {e4} @dt=0x55573def2220@(G/w6)  alu__DOT__ALU_operation [LV] => VAR 0x55573e4acf40 <e45773#> {e4} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__alu__DOT__ALU_operation PORT
    1:2: ASSIGNALIAS 0x55573e4abfa0 <e45735#> {e5} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e4ac060 <e45732#> {e5} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2: VARREF 0x55573e4ac1a0 <e45733#> {e5} @dt=0x55573dee44c0@(G/w32)  alu__DOT__input_1 [LV] => VAR 0x55573e4ad0e0 <e36899> {e5} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__alu__DOT__input_1 PORT
    1:2: ASSIGNALIAS 0x55573e4ac2c0 <e45744#> {e6} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e4ac380 <e45741#> {e6} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2: VARREF 0x55573e4ac4c0 <e45742#> {e6} @dt=0x55573dee44c0@(G/w32)  alu__DOT__input_2 [LV] => VAR 0x55573e4ad280 <e36900> {e6} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__alu__DOT__input_2 PORT
    1:2: ASSIGNALIAS 0x55573e4ac5e0 <e45753#> {e8} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e4ac6a0 <e45750#> {e8} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [RV] <- VAR 0x55573e3ff390 <e36025> {c104} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2: VARREF 0x55573e4ac7e0 <e45751#> {e8} @dt=0x55573dee44c0@(G/w32)  alu__DOT__ALU_output [LV] => VAR 0x55573e4ad420 <e36901> {e8} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__alu__DOT__ALU_output PORT
    1:2: ASSIGNALIAS 0x55573e4ac900 <e45762#> {e9} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e4ac9c0 <e45759#> {e9} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_execute [RV] <- VAR 0x55573e3ff510 <e36026> {c105} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_execute VAR
    1:2:2: VARREF 0x55573e4acb00 <e45760#> {e9} @dt=0x55573dee44c0@(G/w32)  alu__DOT__ALU_HI_output [LV] => VAR 0x55573e4ad5c0 <e36902> {e9} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_output PORT
    1:2: ASSIGNALIAS 0x55573e4acc20 <e45771#> {e10} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e4acce0 <e45768#> {e10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_execute [RV] <- VAR 0x55573e3ff690 <e36027> {c106} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_execute VAR
    1:2:2: VARREF 0x55573e4ace20 <e45769#> {e10} @dt=0x55573dee44c0@(G/w32)  alu__DOT__ALU_LO_output [LV] => VAR 0x55573e4ad760 <e36903> {e10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__alu__DOT__ALU_LO_output PORT
    1:2: VAR 0x55573e4acf40 <e45773#> {e4} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__alu__DOT__ALU_operation PORT
    1:2: VAR 0x55573e4ad0e0 <e36899> {e5} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__alu__DOT__input_1 PORT
    1:2: VAR 0x55573e4ad280 <e36900> {e6} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__alu__DOT__input_2 PORT
    1:2: VAR 0x55573e4ad420 <e36901> {e8} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__alu__DOT__ALU_output PORT
    1:2: VAR 0x55573e4ad5c0 <e36902> {e9} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_output PORT
    1:2: VAR 0x55573e4ad760 <e36903> {e10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__alu__DOT__ALU_LO_output PORT
    1:2: VAR 0x55573e4ad900 <e36904> {e14} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__alu__DOT__shift_amount VAR
    1:2: VAR 0x55573e4adaa0 <e31521> {e15} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__sign_extened_input_1 VAR
    1:2: VAR 0x55573e4adc70 <e36905> {e16} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__sign_extened_input_2 VAR
    1:2: VAR 0x55573e4ade40 <e36906> {e17} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__extended_input_1 VAR
    1:2: VAR 0x55573e4ae010 <e36907> {e18} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__extended_input_2 VAR
    1:2: VAR 0x55573e4ae1e0 <e36908> {e19} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2: ASSIGNW 0x55573e4ae3b0 <e36922> {e21} @dt=0x55573def9b80@(G/w5)
    1:2:1: SEL 0x55573e4ae470 <e36920> {e21} @dt=0x55573def9b80@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x55573e4ae540 <e36909> {e21} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:1:2: CONST 0x55573e4ae680 <e31601> {e21} @dt=0x55573e254770@(G/sw5)  5'h6
    1:2:1:3: CONST 0x55573e4ae830 <e36919> {e21} @dt=0x55573dee44c0@(G/w32)  32'h5
    1:2:2: VARREF 0x55573e4ae9e0 <e36921> {e21} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__alu__DOT__shift_amount [LV] => VAR 0x55573e4ad900 <e36904> {e14} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__alu__DOT__shift_amount VAR
    1:2: ASSIGNW 0x55573e4aeb20 <e31607> {e22} @dt=0x55573dfdcb30@(G/w64)
    1:2:1: CONCAT 0x55573e4aebe0 <e41767> {e22} @dt=0x55573dfdcb30@(G/w64)
    1:2:1:1: REPLICATE 0x55573e4aeca0 <e36945> {e22} @dt=0x55573dee44c0@(G/w32)
    1:2:1:1:1: SEL 0x55573e4aed60 <e36934> {e22} @dt=0x55573dec2600@(G/w1) decl[31:0]]
    1:2:1:1:1:1: VARREF 0x55573e4aee30 <e36923> {e22} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:1:1:1:2: CONST 0x55573e4aef70 <e31645> {e22} @dt=0x55573e254770@(G/sw5)  5'h1f
    1:2:1:1:1:3: CONST 0x55573e4af120 <e36933> {e22} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:1:1:2: CONST 0x55573e4af2d0 <e36944> {e22} @dt=0x55573e2b6260@(G/sw32)  32'sh20
    1:2:1:2: VARREF 0x55573e4af480 <e41760> {e22} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2: VARREF 0x55573e4af5c0 <e31606> {e22} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__sign_extened_input_1 [LV] => VAR 0x55573e4adaa0 <e31521> {e15} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__sign_extened_input_1 VAR
    1:2: ASSIGNW 0x55573e4af710 <e37000> {e23} @dt=0x55573dfdcb30@(G/w64)
    1:2:1: CONCAT 0x55573e4af7d0 <e41780> {e23} @dt=0x55573dfdcb30@(G/w64)
    1:2:1:1: REPLICATE 0x55573e4af890 <e36983> {e23} @dt=0x55573dee44c0@(G/w32)
    1:2:1:1:1: SEL 0x55573e4af950 <e36972> {e23} @dt=0x55573dec2600@(G/w1) decl[31:0]]
    1:2:1:1:1:1: VARREF 0x55573e4afa20 <e36961> {e23} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:1:1:1:2: CONST 0x55573e4afb60 <e31740> {e23} @dt=0x55573e254770@(G/sw5)  5'h1f
    1:2:1:1:1:3: CONST 0x55573e4afd10 <e36971> {e23} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:1:1:2: CONST 0x55573e4afec0 <e36982> {e23} @dt=0x55573e2b6260@(G/sw32)  32'sh20
    1:2:1:2: VARREF 0x55573e4b0070 <e41773> {e23} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2: VARREF 0x55573e4b01b0 <e36999> {e23} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__sign_extened_input_2 [LV] => VAR 0x55573e4adc70 <e36905> {e16} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__sign_extened_input_2 VAR
    1:2: ASSIGNW 0x55573e4b0300 <e37018> {e24} @dt=0x55573dfdcb30@(G/w64)
    1:2:1: EXTEND 0x55573e4b03c0 <e41796> {e24} @dt=0x55573dfdcb30@(G/w64)
    1:2:1:1: VARREF 0x55573e4b0480 <e41787> {e24} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2: VARREF 0x55573e4b05c0 <e37017> {e24} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__extended_input_1 [LV] => VAR 0x55573e4ade40 <e36906> {e17} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__extended_input_1 VAR
    1:2: ASSIGNW 0x55573e4b0710 <e37036> {e25} @dt=0x55573dfdcb30@(G/w64)
    1:2:1: EXTEND 0x55573e4b07d0 <e41812> {e25} @dt=0x55573dfdcb30@(G/w64)
    1:2:1:1: VARREF 0x55573e4b0890 <e41803> {e25} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2: VARREF 0x55573e4b09d0 <e37035> {e25} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__extended_input_2 [LV] => VAR 0x55573e4ae010 <e36907> {e18} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__extended_input_2 VAR
    1:2: ALWAYS 0x55573e4b0b20 <e6874> {e29} [always_comb]
    1:2:2: ASSIGN 0x55573e4b0be0 <e42220> {e30} @dt=0x55573dee44c0@(G/w32)
    1:2:2:1: CONST 0x55573e4b0ca0 <e43425> {e30} @dt=0x55573dee44c0@(G/w32)  32'h0
    1:2:2:2: VARREF 0x55573e4b0e50 <e37049> {e30} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55573e3ff390 <e36025> {c104} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2: ASSIGN 0x55573e4b0f90 <e37064> {e31} @dt=0x55573dfdcb30@(G/w64)
    1:2:2:1: CONST 0x55573e4b1050 <e43435> {e31} @dt=0x55573dfdcb30@(G/w64)  64'h0
    1:2:2:2: VARREF 0x55573e4b1200 <e37063> {e31} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x55573e4ae1e0 <e36908> {e19} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2: CASE 0x55573e4b1350 <e6828> {e32}
    1:2:2:1: VARREF 0x55573e4b1420 <e37065> {e32} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:2:2: CASEITEM 0x55573e4b1560 <e5875> {e33}
    1:2:2:2:1: CONST 0x55573e4b1620 <e37066> {e33} @dt=0x55573def2220@(G/w6)  6'h0
    1:2:2:2:2: ASSIGN 0x55573e4b17d0 <e37071> {e33} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:2:1: SHIFTL 0x55573e4b1890 <e37069> {e33} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x55573e4b1950 <e37067> {e33} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:1:2: VARREF 0x55573e4b1a90 <e37068> {e33} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__alu__DOT__shift_amount [RV] <- VAR 0x55573e4ad900 <e36904> {e14} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__alu__DOT__shift_amount VAR
    1:2:2:2:2:2: VARREF 0x55573e4b1bd0 <e37070> {e33} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55573e3ff390 <e36025> {c104} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x55573e4b1d10 <e5892> {e34}
    1:2:2:2:1: CONST 0x55573e4b1dd0 <e37072> {e34} @dt=0x55573def2220@(G/w6)  6'h1
    1:2:2:2:2: ASSIGN 0x55573e4b1f80 <e37077> {e34} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:2:1: SHIFTR 0x55573e4b2040 <e37075> {e34} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x55573e4b2100 <e37073> {e34} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:1:2: VARREF 0x55573e4b2240 <e37074> {e34} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__alu__DOT__shift_amount [RV] <- VAR 0x55573e4ad900 <e36904> {e14} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__alu__DOT__shift_amount VAR
    1:2:2:2:2:2: VARREF 0x55573e4b2380 <e37076> {e34} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55573e3ff390 <e36025> {c104} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x55573e4b24c0 <e5909> {e35}
    1:2:2:2:1: CONST 0x55573e4b2580 <e37078> {e35} @dt=0x55573def2220@(G/w6)  6'h3
    1:2:2:2:2: ASSIGN 0x55573e4b2730 <e37083> {e35} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:2:1: SHIFTR 0x55573e4b27f0 <e37081> {e35} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x55573e4b28b0 <e37079> {e35} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:1:2: VARREF 0x55573e4b29f0 <e37080> {e35} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__alu__DOT__shift_amount [RV] <- VAR 0x55573e4ad900 <e36904> {e14} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__alu__DOT__shift_amount VAR
    1:2:2:2:2:2: VARREF 0x55573e4b2b30 <e37082> {e35} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55573e3ff390 <e36025> {c104} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x55573e4b2c70 <e5942> {e36}
    1:2:2:2:1: CONST 0x55573e4b2d30 <e37084> {e36} @dt=0x55573def2220@(G/w6)  6'h4
    1:2:2:2:2: ASSIGN 0x55573e4b2ee0 <e37100> {e36} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:2:1: SHIFTL 0x55573e4b2fa0 <e37098> {e36} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x55573e4b3060 <e37085> {e36} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:1:2: SEL 0x55573e4b31a0 <e37097> {e36} @dt=0x55573def9b80@(G/w5) decl[31:0]]
    1:2:2:2:2:1:2:1: VARREF 0x55573e4b3270 <e37086> {e36} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:2:2:1:2:2: CONST 0x55573e4b33b0 <e31928> {e36} @dt=0x55573e254770@(G/sw5)  5'h0
    1:2:2:2:2:1:2:3: CONST 0x55573e4b3560 <e37096> {e36} @dt=0x55573dee44c0@(G/w32)  32'h5
    1:2:2:2:2:2: VARREF 0x55573e4b3710 <e37099> {e36} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55573e3ff390 <e36025> {c104} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x55573e4b3850 <e5975> {e37}
    1:2:2:2:1: CONST 0x55573e4b3910 <e37101> {e37} @dt=0x55573def2220@(G/w6)  6'h6
    1:2:2:2:2: ASSIGN 0x55573e4b3ac0 <e37117> {e37} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:2:1: SHIFTR 0x55573e4b3b80 <e37115> {e37} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x55573e4b3c40 <e37102> {e37} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:1:2: SEL 0x55573e4b3d80 <e37114> {e37} @dt=0x55573def9b80@(G/w5) decl[31:0]]
    1:2:2:2:2:1:2:1: VARREF 0x55573e4b3e50 <e37103> {e37} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:2:2:1:2:2: CONST 0x55573e4b3f90 <e31979> {e37} @dt=0x55573e254770@(G/sw5)  5'h0
    1:2:2:2:2:1:2:3: CONST 0x55573e4b4140 <e37113> {e37} @dt=0x55573dee44c0@(G/w32)  32'h5
    1:2:2:2:2:2: VARREF 0x55573e4b42f0 <e37116> {e37} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55573e3ff390 <e36025> {c104} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x55573e4b4430 <e6008> {e38}
    1:2:2:2:1: CONST 0x55573e4b44f0 <e37118> {e38} @dt=0x55573def2220@(G/w6)  6'h7
    1:2:2:2:2: ASSIGN 0x55573e4b46a0 <e37134> {e38} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:2:1: SHIFTR 0x55573e4b4760 <e37132> {e38} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x55573e4b4820 <e37119> {e38} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:1:2: SEL 0x55573e4b4960 <e37131> {e38} @dt=0x55573def9b80@(G/w5) decl[31:0]]
    1:2:2:2:2:1:2:1: VARREF 0x55573e4b4a30 <e37120> {e38} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:2:2:1:2:2: CONST 0x55573e4b4b70 <e32030> {e38} @dt=0x55573e254770@(G/sw5)  5'h0
    1:2:2:2:2:1:2:3: CONST 0x55573e4b4d20 <e37130> {e38} @dt=0x55573dee44c0@(G/w32)  32'h5
    1:2:2:2:2:2: VARREF 0x55573e4b4ed0 <e37133> {e38} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55573e3ff390 <e36025> {c104} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x55573e4b5010 <e6021> {e39}
    1:2:2:2:1: CONST 0x55573e4b50d0 <e37135> {e39} @dt=0x55573def2220@(G/w6)  6'h8
    1:2:2:2:2: ASSIGN 0x55573e4b5280 <e37138> {e39} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:2:1: VARREF 0x55573e4b5340 <e37136> {e39} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x55573e4b5480 <e37137> {e39} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55573e3ff390 <e36025> {c104} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x55573e4b55c0 <e6034> {e40}
    1:2:2:2:1: CONST 0x55573e4b5680 <e37139> {e40} @dt=0x55573def2220@(G/w6)  6'h9
    1:2:2:2:2: ASSIGN 0x55573e4b5830 <e37142> {e40} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:2:1: VARREF 0x55573e4b58f0 <e37140> {e40} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x55573e4b5a30 <e37141> {e40} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55573e3ff390 <e36025> {c104} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x55573e4b5b70 <e6047> {e41}
    1:2:2:2:1: CONST 0x55573e4b5c30 <e37143> {e41} @dt=0x55573def2220@(G/w6)  6'h10
    1:2:2:2:2: ASSIGN 0x55573e4b5de0 <e37146> {e41} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:2:1: VARREF 0x55573e4b5ea0 <e37144> {e41} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x55573e4b5fe0 <e37145> {e41} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55573e3ff390 <e36025> {c104} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x55573e4b6120 <e6060> {e42}
    1:2:2:2:1: CONST 0x55573e4b61e0 <e37147> {e42} @dt=0x55573def2220@(G/w6)  6'h11
    1:2:2:2:2: ASSIGN 0x55573e4b6390 <e37150> {e42} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:2:1: VARREF 0x55573e4b6450 <e37148> {e42} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x55573e4b6590 <e37149> {e42} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55573e3ff390 <e36025> {c104} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x55573e4b66d0 <e6073> {e43}
    1:2:2:2:1: CONST 0x55573e4b6790 <e37151> {e43} @dt=0x55573def2220@(G/w6)  6'h12
    1:2:2:2:2: ASSIGN 0x55573e4b6940 <e37154> {e43} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:2:1: VARREF 0x55573e4b6a00 <e37152> {e43} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x55573e4b6b40 <e37153> {e43} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55573e3ff390 <e36025> {c104} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x55573e4b6c80 <e6086> {e44}
    1:2:2:2:1: CONST 0x55573e4b6d40 <e37155> {e44} @dt=0x55573def2220@(G/w6)  6'h13
    1:2:2:2:2: ASSIGN 0x55573e4b6ef0 <e37158> {e44} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:2:1: VARREF 0x55573e4b6fb0 <e37156> {e44} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x55573e4b70f0 <e37157> {e44} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55573e3ff390 <e36025> {c104} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x55573e4b7230 <e6107> {e45}
    1:2:2:2:1: CONST 0x55573e4b72f0 <e37159> {e45} @dt=0x55573def2220@(G/w6)  6'h18
    1:2:2:2:2: ASSIGN 0x55573e4b74a0 <e37161> {e45} @dt=0x55573dfdcb30@(G/w64)
    1:2:2:2:2:1: MULS 0x55573e4b7560 <e32093> {e45} @dt=0x55573e2a0cf0@(G/sw64)
    1:2:2:2:2:1:1: VARREF 0x55573e4b7620 <e35173> {e45} @dt=0x55573e2a0cf0@(G/sw64)  mips_cpu_bus__DOT__alu__DOT__sign_extened_input_1 [RV] <- VAR 0x55573e4adaa0 <e31521> {e15} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__sign_extened_input_1 VAR
    1:2:2:2:2:1:2: VARREF 0x55573e4b7770 <e35177> {e45} @dt=0x55573e2a0cf0@(G/sw64)  mips_cpu_bus__DOT__alu__DOT__sign_extened_input_2 [RV] <- VAR 0x55573e4adc70 <e36905> {e16} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__sign_extened_input_2 VAR
    1:2:2:2:2:2: VARREF 0x55573e4b78c0 <e37160> {e45} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x55573e4ae1e0 <e36908> {e19} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:2: CASEITEM 0x55573e4b7a10 <e6124> {e46}
    1:2:2:2:1: CONST 0x55573e4b7ad0 <e37162> {e46} @dt=0x55573def2220@(G/w6)  6'h19
    1:2:2:2:2: ASSIGN 0x55573e4b7c80 <e37167> {e46} @dt=0x55573dfdcb30@(G/w64)
    1:2:2:2:2:1: MUL 0x55573e4b7d40 <e37165> {e46} @dt=0x55573dfdcb30@(G/w64)
    1:2:2:2:2:1:1: VARREF 0x55573e4b7e00 <e37163> {e46} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__extended_input_1 [RV] <- VAR 0x55573e4ade40 <e36906> {e17} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__extended_input_1 VAR
    1:2:2:2:2:1:2: VARREF 0x55573e4b7f50 <e37164> {e46} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__extended_input_2 [RV] <- VAR 0x55573e4ae010 <e36907> {e18} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__extended_input_2 VAR
    1:2:2:2:2:2: VARREF 0x55573e4b80a0 <e37166> {e46} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x55573e4ae1e0 <e36908> {e19} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:2: CASEITEM 0x55573e4b81f0 <e6238> {e47}
    1:2:2:2:1: CONST 0x55573e4b82b0 <e37168> {e47} @dt=0x55573def2220@(G/w6)  6'h1a
    1:2:2:2:2: ASSIGN 0x55573e4b8460 <e42214> {e48} @dt=0x55573dfdcb30@(G/w64)
    1:2:2:2:2:1: CONCAT 0x55573e4b8520 <e41818> {e48} @dt=0x55573dfdcb30@(G/w64)
    1:2:2:2:2:1:1: DIVS 0x55573e4b85e0 <e37171> {e48} @dt=0x55573e2b6260@(G/sw32)
    1:2:2:2:2:1:1:1: VARREF 0x55573e4b86a0 <e37169> {e48} @dt=0x55573e2b6260@(G/sw32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:2:2:1:1:2: VARREF 0x55573e4b87e0 <e37170> {e48} @dt=0x55573e2b6260@(G/sw32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:1:2: CONST 0x55573e4b8920 <e40699> {e48} @dt=0x55573dee44c0@(G/w32)  32'h0
    1:2:2:2:2:2: VARREF 0x55573e4b8ad0 <e37187> {e48} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x55573e4ae1e0 <e36908> {e19} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:2:2: ASSIGN 0x55573e4b8c20 <e37210> {e49} @dt=0x55573dfdcb30@(G/w64)
    1:2:2:2:2:1: ADD 0x55573e4b8ce0 <e37208> {e49} @dt=0x55573dfdcb30@(G/w64)
    1:2:2:2:2:1:1: VARREF 0x55573e4b8da0 <e37189> {e49} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x55573e4ae1e0 <e36908> {e19} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:2:2:1:2: EXTEND 0x55573e4b8ef0 <e41834> {e49} @dt=0x55573dfdcb30@(G/w64)
    1:2:2:2:2:1:2:1: MODDIVS 0x55573e4b8fb0 <e41825> {e49} @dt=0x55573e2b6260@(G/sw32)
    1:2:2:2:2:1:2:1:1: VARREF 0x55573e4b9070 <e37202> {e49} @dt=0x55573e2b6260@(G/sw32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:2:2:1:2:1:2: VARREF 0x55573e4b91b0 <e37203> {e49} @dt=0x55573e2b6260@(G/sw32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x55573e4b92f0 <e37209> {e49} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x55573e4ae1e0 <e36908> {e19} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:2: CASEITEM 0x55573e4b9440 <e6344> {e51}
    1:2:2:2:1: CONST 0x55573e4b9500 <e37211> {e51} @dt=0x55573def2220@(G/w6)  6'h1b
    1:2:2:2:2: ASSIGN 0x55573e4b96b0 <e42217> {e52} @dt=0x55573dfdcb30@(G/w64)
    1:2:2:2:2:1: CONCAT 0x55573e4b9770 <e41840> {e52} @dt=0x55573dfdcb30@(G/w64)
    1:2:2:2:2:1:1: DIV 0x55573e4b9830 <e37214> {e52} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:2:1:1:1: VARREF 0x55573e4b98f0 <e37212> {e52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:2:2:1:1:2: VARREF 0x55573e4b9a30 <e37213> {e52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:1:2: CONST 0x55573e4b9b70 <e40723> {e52} @dt=0x55573dee44c0@(G/w32)  32'h0
    1:2:2:2:2:2: VARREF 0x55573e4b9d20 <e37230> {e52} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x55573e4ae1e0 <e36908> {e19} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:2:2: ASSIGN 0x55573e4b9e70 <e37253> {e53} @dt=0x55573dfdcb30@(G/w64)
    1:2:2:2:2:1: ADD 0x55573e4b9f30 <e37251> {e53} @dt=0x55573dfdcb30@(G/w64)
    1:2:2:2:2:1:1: VARREF 0x55573e4b9ff0 <e37232> {e53} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x55573e4ae1e0 <e36908> {e19} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:2:2:1:2: EXTEND 0x55573e4ba140 <e41856> {e53} @dt=0x55573dfdcb30@(G/w64)
    1:2:2:2:2:1:2:1: MODDIV 0x55573e4ba200 <e41847> {e53} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:2:1:2:1:1: VARREF 0x55573e4ba2c0 <e37245> {e53} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:2:2:1:2:1:2: VARREF 0x55573e4ba400 <e37246> {e53} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x55573e4ba540 <e37252> {e53} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x55573e4ae1e0 <e36908> {e19} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:2: CASEITEM 0x55573e4ba690 <e6365> {e55}
    1:2:2:2:1: CONST 0x55573e4ba750 <e37254> {e55} @dt=0x55573def2220@(G/w6)  6'h20
    1:2:2:2:2: ASSIGN 0x55573e4ba900 <e37259> {e55} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:2:1: ADD 0x55573e4ba9c0 <e37257> {e55} @dt=0x55573e2b6260@(G/sw32)
    1:2:2:2:2:1:1: VARREF 0x55573e4baa80 <e37255> {e55} @dt=0x55573e2b6260@(G/sw32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:2:2:1:2: VARREF 0x55573e4babc0 <e37256> {e55} @dt=0x55573e2b6260@(G/sw32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x55573e4bad00 <e37258> {e55} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55573e3ff390 <e36025> {c104} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x55573e4bae40 <e6382> {e56}
    1:2:2:2:1: CONST 0x55573e4baf00 <e37260> {e56} @dt=0x55573def2220@(G/w6)  6'h21
    1:2:2:2:2: ASSIGN 0x55573e4bb0b0 <e37265> {e56} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:2:1: ADD 0x55573e4bb170 <e37263> {e56} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x55573e4bb230 <e37261> {e56} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:2:2:1:2: VARREF 0x55573e4bb370 <e37262> {e56} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x55573e4bb4b0 <e37264> {e56} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55573e3ff390 <e36025> {c104} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x55573e4bb5f0 <e6403> {e57}
    1:2:2:2:1: CONST 0x55573e4bb6b0 <e37266> {e57} @dt=0x55573def2220@(G/w6)  6'h22
    1:2:2:2:2: ASSIGN 0x55573e4bb860 <e37271> {e57} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:2:1: SUB 0x55573e4bb920 <e37269> {e57} @dt=0x55573e2b6260@(G/sw32)
    1:2:2:2:2:1:1: VARREF 0x55573e4bb9e0 <e37267> {e57} @dt=0x55573e2b6260@(G/sw32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:2:2:1:2: VARREF 0x55573e4bbb20 <e37268> {e57} @dt=0x55573e2b6260@(G/sw32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x55573e4bbc60 <e37270> {e57} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55573e3ff390 <e36025> {c104} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x55573e4bbda0 <e6420> {e58}
    1:2:2:2:1: CONST 0x55573e4bbe60 <e37272> {e58} @dt=0x55573def2220@(G/w6)  6'h23
    1:2:2:2:2: ASSIGN 0x55573e4bc010 <e37277> {e58} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:2:1: SUB 0x55573e4bc0d0 <e37275> {e58} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x55573e4bc190 <e37273> {e58} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:2:2:1:2: VARREF 0x55573e4bc2d0 <e37274> {e58} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x55573e4bc410 <e37276> {e58} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55573e3ff390 <e36025> {c104} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x55573e4bc550 <e6437> {e59}
    1:2:2:2:1: CONST 0x55573e4bc610 <e37278> {e59} @dt=0x55573def2220@(G/w6)  6'h24
    1:2:2:2:2: ASSIGN 0x55573e4bc7c0 <e37283> {e59} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:2:1: AND 0x55573e4bc880 <e37281> {e59} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x55573e4bc940 <e37279> {e59} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:2:2:1:2: VARREF 0x55573e4bca80 <e37280> {e59} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x55573e4bcbc0 <e37282> {e59} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55573e3ff390 <e36025> {c104} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x55573e4bcd00 <e6454> {e60}
    1:2:2:2:1: CONST 0x55573e4bcdc0 <e37284> {e60} @dt=0x55573def2220@(G/w6)  6'h25
    1:2:2:2:2: ASSIGN 0x55573e4bcf70 <e37289> {e60} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:2:1: OR 0x55573e4bd030 <e37287> {e60} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x55573e4bd0f0 <e37285> {e60} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:2:2:1:2: VARREF 0x55573e4bd230 <e37286> {e60} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x55573e4bd370 <e37288> {e60} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55573e3ff390 <e36025> {c104} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x55573e4bd4b0 <e6471> {e61}
    1:2:2:2:1: CONST 0x55573e4bd570 <e37290> {e61} @dt=0x55573def2220@(G/w6)  6'h26
    1:2:2:2:2: ASSIGN 0x55573e4bd720 <e37295> {e61} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:2:1: XNOR 0x55573e4bd7e0 <e37293> {e61} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x55573e4bd8a0 <e37291> {e61} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:2:2:1:2: VARREF 0x55573e4bd9e0 <e37292> {e61} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x55573e4bdb20 <e37294> {e61} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55573e3ff390 <e36025> {c104} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x55573e4bdc60 <e6490> {e62}
    1:2:2:2:1: CONST 0x55573e4bdd20 <e37296> {e62} @dt=0x55573def2220@(G/w6)  6'h27
    1:2:2:2:2: ASSIGN 0x55573e4bded0 <e37302> {e62} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:2:1: NOT 0x55573e4bdf90 <e37300> {e62} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:2:1:1: OR 0x55573e4be050 <e37299> {e62} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:2:1:1:1: VARREF 0x55573e4be110 <e37297> {e62} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:2:2:1:1:2: VARREF 0x55573e4be250 <e37298> {e62} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x55573e4be390 <e37301> {e62} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55573e3ff390 <e36025> {c104} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x55573e4be4d0 <e6584> {e63}
    1:2:2:2:1: CONST 0x55573e4be590 <e37303> {e63} @dt=0x55573def2220@(G/w6)  6'h2a
    1:2:2:2:2: ASSIGN 0x55573e4be740 <e37336> {e63} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:2:1: COND 0x55573e4be800 <e37334> {e63} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:2:1:1: LTS 0x55573e4be8c0 <e37306> {e63} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1:1:1: VARREF 0x55573e4be980 <e37304> {e63} @dt=0x55573e2b6260@(G/sw32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:2:2:1:1:2: VARREF 0x55573e4beac0 <e37305> {e63} @dt=0x55573e2b6260@(G/sw32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:1:2: CONST 0x55573e4bec00 <e40771> {e63} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:2:2:2:1:3: CONST 0x55573e4bedb0 <e40783> {e63} @dt=0x55573dee44c0@(G/w32)  32'h0
    1:2:2:2:2:2: VARREF 0x55573e4bef60 <e37335> {e63} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55573e3ff390 <e36025> {c104} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x55573e4bf0a0 <e6675> {e64}
    1:2:2:2:1: CONST 0x55573e4bf160 <e37337> {e64} @dt=0x55573def2220@(G/w6)  6'h2b
    1:2:2:2:2: ASSIGN 0x55573e4bf310 <e37370> {e64} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:2:1: COND 0x55573e4bf3d0 <e37368> {e64} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:2:1:1: LT 0x55573e4bf490 <e37340> {e64} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:2:1:1:1: VARREF 0x55573e4bf550 <e37338> {e64} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:2:2:1:1:2: VARREF 0x55573e4bf690 <e37339> {e64} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:1:2: CONST 0x55573e4bf7d0 <e40819> {e64} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:2:2:2:1:3: CONST 0x55573e4bf980 <e40831> {e64} @dt=0x55573dee44c0@(G/w32)  32'h0
    1:2:2:2:2:2: VARREF 0x55573e4bfb30 <e37369> {e64} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55573e3ff390 <e36025> {c104} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x55573e4bfc70 <e6725> {e65}
    1:2:2:2:1: CONST 0x55573e4bfd30 <e37371> {e65} @dt=0x55573def2220@(G/w6)  6'h3c
    1:2:2:2:2: ASSIGN 0x55573e4bfee0 <e37389> {e65} @dt=0x55573dfdcb30@(G/w64)
    1:2:2:2:2:1: EXTEND 0x55573e4bffa0 <e41872> {e65} @dt=0x55573dfdcb30@(G/w64)
    1:2:2:2:2:1:1: VARREF 0x55573e4c0060 <e41863> {e65} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x55573e4c01a0 <e37388> {e65} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x55573e4ae1e0 <e36908> {e19} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:2: CASEITEM 0x55573e4c02f0 <e6775> {e66}
    1:2:2:2:1: CONST 0x55573e4c03b0 <e37390> {e66} @dt=0x55573def2220@(G/w6)  6'h3d
    1:2:2:2:2: ASSIGN 0x55573e4c0560 <e37408> {e66} @dt=0x55573dfdcb30@(G/w64)
    1:2:2:2:2:1: CONCAT 0x55573e4c0620 <e41878> {e66} @dt=0x55573dfdcb30@(G/w64)
    1:2:2:2:2:1:1: VARREF 0x55573e4c06e0 <e37391> {e66} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:2:2:1:2: CONST 0x55573e4c0820 <e40855> {e66} @dt=0x55573dee44c0@(G/w32)  32'h0
    1:2:2:2:2:2: VARREF 0x55573e4c09d0 <e37407> {e66} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x55573e4ae1e0 <e36908> {e19} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:2: CASEITEM 0x55573e4c0b20 <e6788> {e67}
    1:2:2:2:1: CONST 0x55573e4c0be0 <e37409> {e67} @dt=0x55573def2220@(G/w6)  6'h3e
    1:2:2:2:2: ASSIGN 0x55573e4c0d90 <e37412> {e67} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:2:1: VARREF 0x55573e4c0e50 <e37410> {e67} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x55573e4c0f90 <e37411> {e67} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55573e3ff390 <e36025> {c104} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x55573e4c10d0 <e6801> {e68}
    1:2:2:2:1: CONST 0x55573e4c1190 <e37413> {e68} @dt=0x55573def2220@(G/w6)  6'h3f
    1:2:2:2:2: ASSIGN 0x55573e4c1340 <e37416> {e68} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:2:1: VARREF 0x55573e4c1400 <e37414> {e68} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x55573e4c1540 <e37415> {e68} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55573e3ff390 <e36025> {c104} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x55573e4c1680 <e6827> {e69}
    1:2:2:2:2: ASSIGN 0x55573e4c1740 <e37430> {e69} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:2:1: CONST 0x55573e4c1800 <e43532> {e69} @dt=0x55573dee44c0@(G/w32)  32'h0
    1:2:2:2:2:2: VARREF 0x55573e4c19b0 <e37429> {e69} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55573e3ff390 <e36025> {c104} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2: ASSIGN 0x55573e4c1af0 <e37444> {e71} @dt=0x55573dee44c0@(G/w32)
    1:2:2:1: SEL 0x55573e4c1bb0 <e37442> {e71} @dt=0x55573dee44c0@(G/w32) decl[63:0]]
    1:2:2:1:1: VARREF 0x55573e4c1c80 <e37431> {e71} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x55573e4ae1e0 <e36908> {e19} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:1:2: CONST 0x55573e4c1dd0 <e32521> {e71} @dt=0x55573e2a4b10@(G/sw6)  6'h20
    1:2:2:1:3: CONST 0x55573e4c1f80 <e37441> {e71} @dt=0x55573dee44c0@(G/w32)  32'h20
    1:2:2:2: VARREF 0x55573e4c2130 <e37443> {e71} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_execute [LV] => VAR 0x55573e3ff510 <e36026> {c105} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_execute VAR
    1:2:2: ASSIGN 0x55573e4c2270 <e37458> {e72} @dt=0x55573dee44c0@(G/w32)
    1:2:2:1: SEL 0x55573e4c2330 <e37456> {e72} @dt=0x55573dee44c0@(G/w32) decl[63:0]]
    1:2:2:1:1: VARREF 0x55573e4c2400 <e37445> {e72} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x55573e4ae1e0 <e36908> {e19} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:1:2: CONST 0x55573e4c2550 <e32568> {e72} @dt=0x55573e2a4b10@(G/sw6)  6'h0
    1:2:2:1:3: CONST 0x55573e4c2700 <e37455> {e72} @dt=0x55573dee44c0@(G/w32)  32'h20
    1:2:2:2: VARREF 0x55573e4c28b0 <e37457> {e72} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_execute [LV] => VAR 0x55573e3ff690 <e36027> {c106} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_execute VAR
    1:2: ASSIGNALIAS 0x55573e4c29f0 <e45787#> {n3} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e4c2ab0 <e45784#> {n3} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x55573e3f6110 <e35862> {c22} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__internal_clk VAR
    1:2:2: VARREF 0x55573e4c2bd0 <e45785#> {n3} @dt=0x55573dec2600@(G/w1)  execute_memory_register__DOT__clk [LV] => VAR 0x55573e4c9850 <e46086#> {n3} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__clk PORT
    1:2: ASSIGNALIAS 0x55573e4c2cf0 <e45796#> {n4} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e4c2db0 <e45793#> {n4} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__reset [RV] <- VAR 0x55573e3f5210 <e35854> {c8} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__reset PORT
    1:2:2: VARREF 0x55573e4c2ed0 <e45794#> {n4} @dt=0x55573dec2600@(G/w1)  execute_memory_register__DOT__reset [LV] => VAR 0x55573e4c9a00 <e39184> {n4} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__reset PORT
    1:2: ASSIGNALIAS 0x55573e4c2ff0 <e45805#> {n7} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e4c30b0 <e45802#> {n7} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_execute [RV] <- VAR 0x55573e3fe310 <e36014> {c91} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_execute VAR
    1:2:2: VARREF 0x55573e4c31f0 <e45803#> {n7} @dt=0x55573dec2600@(G/w1)  execute_memory_register__DOT__register_write_execute [LV] => VAR 0x55573e4c9bb0 <e39185> {n7} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__register_write_execute PORT
    1:2: ASSIGNALIAS 0x55573e4c3330 <e45814#> {n8} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e4c33f0 <e45811#> {n8} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_execute [RV] <- VAR 0x55573e3fd890 <e36007> {c84} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_execute VAR
    1:2:2: VARREF 0x55573e4c3540 <e45812#> {n8} @dt=0x55573dec2600@(G/w1)  execute_memory_register__DOT__memory_to_register_execute [LV] => VAR 0x55573e4c9d90 <e39186> {n8} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__memory_to_register_execute PORT
    1:2: ASSIGNALIAS 0x55573e4c3690 <e45823#> {n9} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e4c3750 <e45820#> {n9} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_execute [RV] <- VAR 0x55573e3fda10 <e36008> {c85} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_execute VAR
    1:2:2: VARREF 0x55573e4c3890 <e45821#> {n9} @dt=0x55573dec2600@(G/w1)  execute_memory_register__DOT__memory_write_execute [LV] => VAR 0x55573e4c9f90 <e39187> {n9} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__memory_write_execute PORT
    1:2: ASSIGNALIAS 0x55573e4c39d0 <e45832#> {n10} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e4c3a90 <e45829#> {n10} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_execute [RV] <- VAR 0x55573e3fe010 <e36012> {c89} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_execute VAR
    1:2:2: VARREF 0x55573e4c3be0 <e45830#> {n10} @dt=0x55573dec2600@(G/w1)  execute_memory_register__DOT__HI_register_write_execute [LV] => VAR 0x55573e4ca170 <e39188> {n10} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__HI_register_write_execute PORT
    1:2: ASSIGNALIAS 0x55573e4c3d30 <e45841#> {n11} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e4c3df0 <e45838#> {n11} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_execute [RV] <- VAR 0x55573e3fe190 <e36013> {c90} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_execute VAR
    1:2:2: VARREF 0x55573e4c3f40 <e45839#> {n11} @dt=0x55573dec2600@(G/w1)  execute_memory_register__DOT__LO_register_write_execute [LV] => VAR 0x55573e4ca360 <e39189> {n11} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__LO_register_write_execute PORT
    1:2: ASSIGNALIAS 0x55573e4c4090 <e45850#> {n12} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e4c4150 <e45847#> {n12} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute [RV] <- VAR 0x55573e3fe490 <e36015> {c92} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute VAR
    1:2:2: VARREF 0x55573e4c42b0 <e45848#> {n12} @dt=0x55573dec2600@(G/w1)  execute_memory_register__DOT__program_counter_multiplexer_jump_execute [LV] => VAR 0x55573e4ca550 <e39190> {n12} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__program_counter_multiplexer_jump_execute PORT
    1:2: ASSIGNALIAS 0x55573e4c4410 <e45859#> {n13} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e4c44d0 <e45856#> {n13} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_execute [RV] <- VAR 0x55573e3fe610 <e36016> {c93} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_execute VAR
    1:2:2: VARREF 0x55573e4c4610 <e45857#> {n13} @dt=0x55573dec2600@(G/w1)  execute_memory_register__DOT__j_instruction_execute [LV] => VAR 0x55573e4ca760 <e39191> {n13} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__j_instruction_execute PORT
    1:2: ASSIGNALIAS 0x55573e4c4750 <e45868#> {n14} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e4c4810 <e45865#> {n14} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_execute [RV] <- VAR 0x55573e3fe910 <e36018> {c95} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_execute VAR
    1:2:2: VARREF 0x55573e4c4930 <e45866#> {n14} @dt=0x55573dec2600@(G/w1)  execute_memory_register__DOT__HALT_execute [LV] => VAR 0x55573e4ca940 <e39192> {n14} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__HALT_execute PORT
    1:2: ASSIGNALIAS 0x55573e4c4a50 <e45877#> {n15} @dt=0x55573def2220@(G/w6)
    1:2:1: VARREF 0x55573e4c4b10 <e45874#> {n15} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_execute [RV] <- VAR 0x55573e3fea90 <e36019> {c96} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_execute VAR
    1:2:2: VARREF 0x55573e4c4c30 <e45875#> {n15} @dt=0x55573def2220@(G/w6)  execute_memory_register__DOT__op_execute [LV] => VAR 0x55573e4cab00 <e39193> {n15} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__execute_memory_register__DOT__op_execute PORT
    1:2: ASSIGNALIAS 0x55573e4c4d50 <e45886#> {n16} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e4c4e10 <e45883#> {n16} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2: VARREF 0x55573e4c4f50 <e45884#> {n16} @dt=0x55573dee44c0@(G/w32)  execute_memory_register__DOT__src_A_ALU_execute [LV] => VAR 0x55573e4cacc0 <e39194> {n16} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__execute_memory_register__DOT__src_A_ALU_execute PORT
    1:2: ASSIGNALIAS 0x55573e4c5090 <e45895#> {n18} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e4c5150 <e45892#> {n18} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_memory [RV] <- VAR 0x55573e400290 <e36035> {c116} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2:2: VARREF 0x55573e4c5290 <e45893#> {n18} @dt=0x55573dec2600@(G/w1)  execute_memory_register__DOT__register_write_memory [LV] => VAR 0x55573e4caea0 <e39195> {n18} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__register_write_memory PORT
    1:2: ASSIGNALIAS 0x55573e4c53d0 <e45904#> {n19} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e4c5490 <e45901#> {n19} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory [RV] <- VAR 0x55573e400590 <e36037> {c118} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory VAR
    1:2:2: VARREF 0x55573e4c55e0 <e45902#> {n19} @dt=0x55573dec2600@(G/w1)  execute_memory_register__DOT__memory_to_register_memory [LV] => VAR 0x55573e4cb080 <e39196> {n19} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__memory_to_register_memory PORT
    1:2: ASSIGNALIAS 0x55573e4c5730 <e45913#> {n20} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e4c57f0 <e45910#> {n20} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_memory [RV] <- VAR 0x55573e400710 <e36038> {c119} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_memory VAR
    1:2:2: VARREF 0x55573e4c5930 <e45911#> {n20} @dt=0x55573dec2600@(G/w1)  execute_memory_register__DOT__memory_write_memory [LV] => VAR 0x55573e4cb270 <e39197> {n20} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__memory_write_memory PORT
    1:2: ASSIGNALIAS 0x55573e4c5a70 <e45922#> {n21} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e4c5b30 <e45919#> {n21} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_memory [RV] <- VAR 0x55573e400890 <e36039> {c120} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_memory VAR
    1:2:2: VARREF 0x55573e4c5c80 <e45920#> {n21} @dt=0x55573dec2600@(G/w1)  execute_memory_register__DOT__HI_register_write_memory [LV] => VAR 0x55573e4cb450 <e39198> {n21} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__HI_register_write_memory PORT
    1:2: ASSIGNALIAS 0x55573e4c5dd0 <e45931#> {n22} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e4c5e90 <e45928#> {n22} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_memory [RV] <- VAR 0x55573e400a10 <e36040> {c121} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_memory VAR
    1:2:2: VARREF 0x55573e4c5fe0 <e45929#> {n22} @dt=0x55573dec2600@(G/w1)  execute_memory_register__DOT__LO_register_write_memory [LV] => VAR 0x55573e4cb640 <e39199> {n22} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__LO_register_write_memory PORT
    1:2: ASSIGNALIAS 0x55573e4c6130 <e45940#> {n23} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e4c61f0 <e45937#> {n23} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_memory [RV] <- VAR 0x55573e400b90 <e36041> {c122} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_memory VAR
    1:2:2: VARREF 0x55573e4c6340 <e45938#> {n23} @dt=0x55573dec2600@(G/w1)  execute_memory_register__DOT__program_counter_multiplexer_jump_memory [LV] => VAR 0x55573e4cb830 <e39200> {n23} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__program_counter_multiplexer_jump_memory PORT
    1:2: ASSIGNALIAS 0x55573e4c6490 <e45949#> {n24} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e4c6550 <e45946#> {n24} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_memory [RV] <- VAR 0x55573e400d10 <e36042> {c123} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_memory VAR
    1:2:2: VARREF 0x55573e4c6690 <e45947#> {n24} @dt=0x55573dec2600@(G/w1)  execute_memory_register__DOT__j_instruction_memory [LV] => VAR 0x55573e4cba30 <e39201> {n24} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__j_instruction_memory PORT
    1:2: ASSIGNALIAS 0x55573e4c67d0 <e45958#> {n25} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e4c6890 <e45955#> {n25} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_memory [RV] <- VAR 0x55573e400e90 <e36043> {c124} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_memory VAR
    1:2:2: VARREF 0x55573e4c69b0 <e45956#> {n25} @dt=0x55573dec2600@(G/w1)  execute_memory_register__DOT__HALT_memory [LV] => VAR 0x55573e4cbc10 <e39202> {n25} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__HALT_memory PORT
    1:2: ASSIGNALIAS 0x55573e4c6ad0 <e45967#> {n26} @dt=0x55573def2220@(G/w6)
    1:2:1: VARREF 0x55573e4c6b90 <e45964#> {n26} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_memory [RV] <- VAR 0x55573e401010 <e36044> {c125} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2:2: VARREF 0x55573e4c6cb0 <e45965#> {n26} @dt=0x55573def2220@(G/w6)  execute_memory_register__DOT__op_memory [LV] => VAR 0x55573e4cbdd0 <e39203> {n26} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__execute_memory_register__DOT__op_memory PORT
    1:2: ASSIGNALIAS 0x55573e4c6dd0 <e45976#> {n27} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e4c6e90 <e45973#> {n27} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_memory [RV] <- VAR 0x55573e401c10 <e36052> {c135} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_memory VAR
    1:2:2: VARREF 0x55573e4c6fd0 <e45974#> {n27} @dt=0x55573dee44c0@(G/w32)  execute_memory_register__DOT__src_A_ALU_memory [LV] => VAR 0x55573e4cbf80 <e39204> {n27} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__execute_memory_register__DOT__src_A_ALU_memory PORT
    1:2: ASSIGNALIAS 0x55573e4c7110 <e45985#> {n30} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e4c71d0 <e45982#> {n30} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [RV] <- VAR 0x55573e3ff390 <e36025> {c104} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2: VARREF 0x55573e4c7310 <e45983#> {n30} @dt=0x55573dee44c0@(G/w32)  execute_memory_register__DOT__ALU_output_execute [LV] => VAR 0x55573e4cc160 <e39205> {n30} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__execute_memory_register__DOT__ALU_output_execute PORT
    1:2: ASSIGNALIAS 0x55573e4c7450 <e45994#> {n31} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e4c7510 <e45991#> {n31} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_execute [RV] <- VAR 0x55573e3ff510 <e36026> {c105} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_execute VAR
    1:2:2: VARREF 0x55573e4c7650 <e45992#> {n31} @dt=0x55573dee44c0@(G/w32)  execute_memory_register__DOT__ALU_HI_output_execute [LV] => VAR 0x55573e4cc340 <e39206> {n31} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__execute_memory_register__DOT__ALU_HI_output_execute PORT
    1:2: ASSIGNALIAS 0x55573e4c7790 <e46003#> {n32} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e4c7850 <e46000#> {n32} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_execute [RV] <- VAR 0x55573e3ff690 <e36027> {c106} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_execute VAR
    1:2:2: VARREF 0x55573e4c7990 <e46001#> {n32} @dt=0x55573dee44c0@(G/w32)  execute_memory_register__DOT__ALU_LO_output_execute [LV] => VAR 0x55573e4cc520 <e39207> {n32} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__execute_memory_register__DOT__ALU_LO_output_execute PORT
    1:2: ASSIGNALIAS 0x55573e4c7ad0 <e46012#> {n33} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e4c7b90 <e46009#> {n33} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__write_data_execute [RV] <- VAR 0x55573e3ff210 <e36024> {c103} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__write_data_execute VAR
    1:2:2: VARREF 0x55573e4c7cd0 <e46010#> {n33} @dt=0x55573dee44c0@(G/w32)  execute_memory_register__DOT__write_data_execute [LV] => VAR 0x55573e4cc700 <e39208> {n33} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__execute_memory_register__DOT__write_data_execute PORT
    1:2: ASSIGNALIAS 0x55573e4c7e10 <e46021#> {n34} @dt=0x55573def9b80@(G/w5)
    1:2:1: VARREF 0x55573e4c7ed0 <e46018#> {n34} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_execute [RV] <- VAR 0x55573e3fdb90 <e36009> {c86} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_execute VAR
    1:2:2: VARREF 0x55573e4c8010 <e46019#> {n34} @dt=0x55573def9b80@(G/w5)  execute_memory_register__DOT__write_register_execute [LV] => VAR 0x55573e4cc8e0 <e39209> {n34} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__execute_memory_register__DOT__write_register_execute PORT
    1:2: ASSIGNALIAS 0x55573e4c8150 <e46030#> {n35} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e4c8210 <e46027#> {n35} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_execute [RV] <- VAR 0x55573e400110 <e36034> {c113} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_execute VAR
    1:2:2: VARREF 0x55573e4c8360 <e46028#> {n35} @dt=0x55573dee44c0@(G/w32)  execute_memory_register__DOT__j_program_counter_execute [LV] => VAR 0x55573e4ccac0 <e39210> {n35} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__execute_memory_register__DOT__j_program_counter_execute PORT
    1:2: ASSIGNALIAS 0x55573e4c84b0 <e46039#> {n37} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e4c8570 <e46036#> {n37} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:2: VARREF 0x55573e4c86b0 <e46037#> {n37} @dt=0x55573dee44c0@(G/w32)  execute_memory_register__DOT__ALU_output_memory [LV] => VAR 0x55573e4cccb0 <e39211> {n37} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__execute_memory_register__DOT__ALU_output_memory PORT
    1:2: ASSIGNALIAS 0x55573e4c87f0 <e46048#> {n38} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e4c88b0 <e46045#> {n38} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory [RV] <- VAR 0x55573e401490 <e36047> {c130} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory VAR
    1:2:2: VARREF 0x55573e4c89f0 <e46046#> {n38} @dt=0x55573dee44c0@(G/w32)  execute_memory_register__DOT__ALU_HI_output_memory [LV] => VAR 0x55573e4cce90 <e39212> {n38} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__execute_memory_register__DOT__ALU_HI_output_memory PORT
    1:2: ASSIGNALIAS 0x55573e4c8b30 <e46057#> {n39} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e4c8bf0 <e46054#> {n39} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory [RV] <- VAR 0x55573e401610 <e36048> {c131} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory VAR
    1:2:2: VARREF 0x55573e4c8d30 <e46055#> {n39} @dt=0x55573dee44c0@(G/w32)  execute_memory_register__DOT__ALU_LO_output_memory [LV] => VAR 0x55573e4cd070 <e39213> {n39} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__execute_memory_register__DOT__ALU_LO_output_memory PORT
    1:2: ASSIGNALIAS 0x55573e4c8e70 <e46066#> {n40} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e4c8f30 <e46063#> {n40} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__write_data_memory [RV] <- VAR 0x55573e401790 <e36049> {c132} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__write_data_memory VAR
    1:2:2: VARREF 0x55573e4c9070 <e46064#> {n40} @dt=0x55573dee44c0@(G/w32)  execute_memory_register__DOT__write_data_memory [LV] => VAR 0x55573e4cd250 <e39214> {n40} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__execute_memory_register__DOT__write_data_memory PORT
    1:2: ASSIGNALIAS 0x55573e4c91b0 <e46075#> {n41} @dt=0x55573def9b80@(G/w5)
    1:2:1: VARREF 0x55573e4c9270 <e46072#> {n41} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x55573e400410 <e36036> {c117} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:2: VARREF 0x55573e4c93b0 <e46073#> {n41} @dt=0x55573def9b80@(G/w5)  execute_memory_register__DOT__write_register_memory [LV] => VAR 0x55573e4cd430 <e39215> {n41} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__execute_memory_register__DOT__write_register_memory PORT
    1:2: ASSIGNALIAS 0x55573e4c94f0 <e46084#> {n42} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e4c95b0 <e46081#> {n42} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_memory [RV] <- VAR 0x55573e401a90 <e36051> {c134} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_memory VAR
    1:2:2: VARREF 0x55573e4c9700 <e46082#> {n42} @dt=0x55573dee44c0@(G/w32)  execute_memory_register__DOT__j_program_counter_memory [LV] => VAR 0x55573e4cd610 <e39216> {n42} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__execute_memory_register__DOT__j_program_counter_memory PORT
    1:2: VAR 0x55573e4c9850 <e46086#> {n3} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__clk PORT
    1:2: VAR 0x55573e4c9a00 <e39184> {n4} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__reset PORT
    1:2: VAR 0x55573e4c9bb0 <e39185> {n7} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__register_write_execute PORT
    1:2: VAR 0x55573e4c9d90 <e39186> {n8} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__memory_to_register_execute PORT
    1:2: VAR 0x55573e4c9f90 <e39187> {n9} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__memory_write_execute PORT
    1:2: VAR 0x55573e4ca170 <e39188> {n10} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__HI_register_write_execute PORT
    1:2: VAR 0x55573e4ca360 <e39189> {n11} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__LO_register_write_execute PORT
    1:2: VAR 0x55573e4ca550 <e39190> {n12} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__program_counter_multiplexer_jump_execute PORT
    1:2: VAR 0x55573e4ca760 <e39191> {n13} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__j_instruction_execute PORT
    1:2: VAR 0x55573e4ca940 <e39192> {n14} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__HALT_execute PORT
    1:2: VAR 0x55573e4cab00 <e39193> {n15} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__execute_memory_register__DOT__op_execute PORT
    1:2: VAR 0x55573e4cacc0 <e39194> {n16} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__execute_memory_register__DOT__src_A_ALU_execute PORT
    1:2: VAR 0x55573e4caea0 <e39195> {n18} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__register_write_memory PORT
    1:2: VAR 0x55573e4cb080 <e39196> {n19} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__memory_to_register_memory PORT
    1:2: VAR 0x55573e4cb270 <e39197> {n20} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__memory_write_memory PORT
    1:2: VAR 0x55573e4cb450 <e39198> {n21} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__HI_register_write_memory PORT
    1:2: VAR 0x55573e4cb640 <e39199> {n22} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__LO_register_write_memory PORT
    1:2: VAR 0x55573e4cb830 <e39200> {n23} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__program_counter_multiplexer_jump_memory PORT
    1:2: VAR 0x55573e4cba30 <e39201> {n24} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__j_instruction_memory PORT
    1:2: VAR 0x55573e4cbc10 <e39202> {n25} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__HALT_memory PORT
    1:2: VAR 0x55573e4cbdd0 <e39203> {n26} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__execute_memory_register__DOT__op_memory PORT
    1:2: VAR 0x55573e4cbf80 <e39204> {n27} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__execute_memory_register__DOT__src_A_ALU_memory PORT
    1:2: VAR 0x55573e4cc160 <e39205> {n30} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__execute_memory_register__DOT__ALU_output_execute PORT
    1:2: VAR 0x55573e4cc340 <e39206> {n31} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__execute_memory_register__DOT__ALU_HI_output_execute PORT
    1:2: VAR 0x55573e4cc520 <e39207> {n32} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__execute_memory_register__DOT__ALU_LO_output_execute PORT
    1:2: VAR 0x55573e4cc700 <e39208> {n33} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__execute_memory_register__DOT__write_data_execute PORT
    1:2: VAR 0x55573e4cc8e0 <e39209> {n34} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__execute_memory_register__DOT__write_register_execute PORT
    1:2: VAR 0x55573e4ccac0 <e39210> {n35} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__execute_memory_register__DOT__j_program_counter_execute PORT
    1:2: VAR 0x55573e4cccb0 <e39211> {n37} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__execute_memory_register__DOT__ALU_output_memory PORT
    1:2: VAR 0x55573e4cce90 <e39212> {n38} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__execute_memory_register__DOT__ALU_HI_output_memory PORT
    1:2: VAR 0x55573e4cd070 <e39213> {n39} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__execute_memory_register__DOT__ALU_LO_output_memory PORT
    1:2: VAR 0x55573e4cd250 <e39214> {n40} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__execute_memory_register__DOT__write_data_memory PORT
    1:2: VAR 0x55573e4cd430 <e39215> {n41} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__execute_memory_register__DOT__write_register_memory PORT
    1:2: VAR 0x55573e4cd610 <e39216> {n42} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__execute_memory_register__DOT__j_program_counter_memory PORT
    1:2: ALWAYS 0x55573e4cd800 <e14693> {n46} [always_ff]
    1:2:1: SENTREE 0x55573e4cd8c0 <e14415> {n46}
    1:2:1:1: SENITEM 0x55573e4cd980 <e14409> {n46} [POS]
    1:2:1:1:1: VARREF 0x55573e4cda40 <e39217> {n46} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x55573e3f6110 <e35862> {c22} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__internal_clk VAR
    1:2:1:1: SENITEM 0x55573e4cdb60 <e14414> {n46} [POS]
    1:2:1:1:1: VARREF 0x55573e4cdc20 <e39218> {n46} @dt=0x55573dec2600@(G/w1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [P] PORT
    1:2:2: IF 0x55573e4cdd40 <e42394> {n47}
    1:2:2:1: VARREF 0x55573e4cde10 <e39219> {n47} @dt=0x55573dec2600@(G/w1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [P] PORT
    1:2:2:2: ASSIGNDLY 0x55573e4cdf30 <e42388> {n48} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:1: CONST 0x55573e4cdff0 <e39220> {n48} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55573e4ce1a0 <e39221> {n48} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_memory [LV] => VAR 0x55573e400290 <e36035> {c116} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2:2:2: ASSIGNDLY 0x55573e4ce2e0 <e39225> {n49} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:1: CONST 0x55573e4ce3a0 <e39223> {n49} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55573e4ce550 <e39224> {n49} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory [LV] => VAR 0x55573e400590 <e36037> {c118} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory VAR
    1:2:2:2: ASSIGNDLY 0x55573e4ce6a0 <e39228> {n50} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:1: CONST 0x55573e4ce760 <e39226> {n50} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55573e4ce910 <e39227> {n50} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_memory [LV] => VAR 0x55573e400710 <e36038> {c119} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_memory VAR
    1:2:2:2: ASSIGNDLY 0x55573e4cea50 <e39231> {n51} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:1: CONST 0x55573e4ceb10 <e39229> {n51} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55573e4cecc0 <e39230> {n51} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_memory [LV] => VAR 0x55573e400890 <e36039> {c120} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_memory VAR
    1:2:2:2: ASSIGNDLY 0x55573e4cee10 <e39234> {n52} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:1: CONST 0x55573e4ceed0 <e39232> {n52} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55573e4cf080 <e39233> {n52} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_memory [LV] => VAR 0x55573e400a10 <e36040> {c121} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_memory VAR
    1:2:2:2: ASSIGNDLY 0x55573e4cf1d0 <e39237> {n53} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:1: CONST 0x55573e4cf290 <e39235> {n53} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55573e4cf440 <e39236> {n53} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_memory [LV] => VAR 0x55573e400b90 <e36041> {c122} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_memory VAR
    1:2:2:2: ASSIGNDLY 0x55573e4cf590 <e39249> {n54} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:1: CONST 0x55573e4cf650 <e39247> {n54} @dt=0x55573e2b6260@(G/sw32)  32'sh0
    1:2:2:2:2: VARREF 0x55573e4cf800 <e39248> {n54} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [LV] => VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:2:2: ASSIGNDLY 0x55573e4cf940 <e39261> {n55} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:1: CONST 0x55573e4cfa00 <e39259> {n55} @dt=0x55573e2b6260@(G/sw32)  32'sh0
    1:2:2:2:2: VARREF 0x55573e4cfbb0 <e39260> {n55} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory [LV] => VAR 0x55573e401490 <e36047> {c130} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory VAR
    1:2:2:2: ASSIGNDLY 0x55573e4cfcf0 <e39273> {n56} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:1: CONST 0x55573e4cfdb0 <e39271> {n56} @dt=0x55573e2b6260@(G/sw32)  32'sh0
    1:2:2:2:2: VARREF 0x55573e4cff60 <e39272> {n56} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory [LV] => VAR 0x55573e401610 <e36048> {c131} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory VAR
    1:2:2:2: ASSIGNDLY 0x55573e4d00a0 <e39285> {n57} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:1: CONST 0x55573e4d0160 <e39283> {n57} @dt=0x55573e2b6260@(G/sw32)  32'sh0
    1:2:2:2:2: VARREF 0x55573e4d0310 <e39284> {n57} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__write_data_memory [LV] => VAR 0x55573e401790 <e36049> {c132} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__write_data_memory VAR
    1:2:2:2: ASSIGNDLY 0x55573e4d0450 <e39288> {n58} @dt=0x55573def9b80@(G/w5)
    1:2:2:2:1: CONST 0x55573e4d0510 <e39286> {n58} @dt=0x55573def9b80@(G/w5)  5'h0
    1:2:2:2:2: VARREF 0x55573e4d06c0 <e39287> {n58} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_memory [LV] => VAR 0x55573e400410 <e36036> {c117} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:2:2: ASSIGNDLY 0x55573e4d0800 <e39291> {n59} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:1: CONST 0x55573e4d08c0 <e39289> {n59} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55573e4d0a70 <e39290> {n59} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_memory [LV] => VAR 0x55573e400d10 <e36042> {c123} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_memory VAR
    1:2:2:2: ASSIGNDLY 0x55573e4d0bb0 <e39303> {n60} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:1: CONST 0x55573e4d0c70 <e39301> {n60} @dt=0x55573e2b6260@(G/sw32)  32'sh0
    1:2:2:2:2: VARREF 0x55573e4d0e20 <e39302> {n60} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_memory [LV] => VAR 0x55573e401a90 <e36051> {c134} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_memory VAR
    1:2:2:2: ASSIGNDLY 0x55573e4d0f70 <e39306> {n61} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:1: CONST 0x55573e4d1030 <e39304> {n61} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55573e4d11e0 <e39305> {n61} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_memory [LV] => VAR 0x55573e400e90 <e36043> {c124} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_memory VAR
    1:2:2:2: ASSIGNDLY 0x55573e4d1300 <e39309> {n62} @dt=0x55573def2220@(G/w6)
    1:2:2:2:1: CONST 0x55573e4d13c0 <e39307> {n62} @dt=0x55573def2220@(G/w6)  6'h0
    1:2:2:2:2: VARREF 0x55573e4d1570 <e39308> {n62} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_memory [LV] => VAR 0x55573e401010 <e36044> {c125} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2:2:2: ASSIGNDLY 0x55573e4d1690 <e39321> {n63} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:1: CONST 0x55573e4d1750 <e39319> {n63} @dt=0x55573e2b6260@(G/sw32)  32'sh0
    1:2:2:2:2: VARREF 0x55573e4d1900 <e39320> {n63} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_memory [LV] => VAR 0x55573e401c10 <e36052> {c135} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_memory VAR
    1:2:2:3: ASSIGNDLY 0x55573e4d1a40 <e42391> {n66} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:1: VARREF 0x55573e4d1b00 <e39322> {n66} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_execute [RV] <- VAR 0x55573e3fe310 <e36014> {c91} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_execute VAR
    1:2:2:3:2: VARREF 0x55573e4d1c40 <e39323> {n66} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_memory [LV] => VAR 0x55573e400290 <e36035> {c116} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2:2:3: ASSIGNDLY 0x55573e4d1d80 <e39327> {n67} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:1: VARREF 0x55573e4d1e40 <e39325> {n67} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_execute [RV] <- VAR 0x55573e3fd890 <e36007> {c84} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_execute VAR
    1:2:2:3:2: VARREF 0x55573e4d1f90 <e39326> {n67} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory [LV] => VAR 0x55573e400590 <e36037> {c118} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory VAR
    1:2:2:3: ASSIGNDLY 0x55573e4d20e0 <e39330> {n68} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:1: VARREF 0x55573e4d21a0 <e39328> {n68} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_execute [RV] <- VAR 0x55573e3fda10 <e36008> {c85} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_execute VAR
    1:2:2:3:2: VARREF 0x55573e4d22e0 <e39329> {n68} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_memory [LV] => VAR 0x55573e400710 <e36038> {c119} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_memory VAR
    1:2:2:3: ASSIGNDLY 0x55573e4d2420 <e39333> {n69} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:1: VARREF 0x55573e4d24e0 <e39331> {n69} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_execute [RV] <- VAR 0x55573e3fe010 <e36012> {c89} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_execute VAR
    1:2:2:3:2: VARREF 0x55573e4d2630 <e39332> {n69} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_memory [LV] => VAR 0x55573e400890 <e36039> {c120} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_memory VAR
    1:2:2:3: ASSIGNDLY 0x55573e4d2780 <e39336> {n70} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:1: VARREF 0x55573e4d2840 <e39334> {n70} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_execute [RV] <- VAR 0x55573e3fe190 <e36013> {c90} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_execute VAR
    1:2:2:3:2: VARREF 0x55573e4d2990 <e39335> {n70} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_memory [LV] => VAR 0x55573e400a10 <e36040> {c121} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_memory VAR
    1:2:2:3: ASSIGNDLY 0x55573e4d2ae0 <e39339> {n71} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:1: VARREF 0x55573e4d2ba0 <e39337> {n71} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute [RV] <- VAR 0x55573e3fe490 <e36015> {c92} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute VAR
    1:2:2:3:2: VARREF 0x55573e4d2d00 <e39338> {n71} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_memory [LV] => VAR 0x55573e400b90 <e36041> {c122} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_memory VAR
    1:2:2:3: ASSIGNDLY 0x55573e4d2e50 <e39342> {n72} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:1: VARREF 0x55573e4d2f10 <e39340> {n72} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_execute [RV] <- VAR 0x55573e3fe610 <e36016> {c93} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_execute VAR
    1:2:2:3:2: VARREF 0x55573e4d3050 <e39341> {n72} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_memory [LV] => VAR 0x55573e400d10 <e36042> {c123} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_memory VAR
    1:2:2:3: ASSIGNDLY 0x55573e4d3190 <e39345> {n73} @dt=0x55573dee44c0@(G/w32)
    1:2:2:3:1: VARREF 0x55573e4d3250 <e39343> {n73} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [RV] <- VAR 0x55573e3ff390 <e36025> {c104} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2:3:2: VARREF 0x55573e4d3390 <e39344> {n73} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [LV] => VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:2:3: ASSIGNDLY 0x55573e4d34d0 <e39348> {n74} @dt=0x55573dee44c0@(G/w32)
    1:2:2:3:1: VARREF 0x55573e4d3590 <e39346> {n74} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_execute [RV] <- VAR 0x55573e3ff510 <e36026> {c105} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_execute VAR
    1:2:2:3:2: VARREF 0x55573e4d36d0 <e39347> {n74} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory [LV] => VAR 0x55573e401490 <e36047> {c130} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory VAR
    1:2:2:3: ASSIGNDLY 0x55573e4d3810 <e39351> {n75} @dt=0x55573dee44c0@(G/w32)
    1:2:2:3:1: VARREF 0x55573e4d38d0 <e39349> {n75} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_execute [RV] <- VAR 0x55573e3ff690 <e36027> {c106} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_execute VAR
    1:2:2:3:2: VARREF 0x55573e4d3a10 <e39350> {n75} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory [LV] => VAR 0x55573e401610 <e36048> {c131} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory VAR
    1:2:2:3: ASSIGNDLY 0x55573e4d3b50 <e39354> {n76} @dt=0x55573dee44c0@(G/w32)
    1:2:2:3:1: VARREF 0x55573e4d3c10 <e39352> {n76} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__write_data_execute [RV] <- VAR 0x55573e3ff210 <e36024> {c103} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__write_data_execute VAR
    1:2:2:3:2: VARREF 0x55573e4d3d50 <e39353> {n76} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__write_data_memory [LV] => VAR 0x55573e401790 <e36049> {c132} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__write_data_memory VAR
    1:2:2:3: ASSIGNDLY 0x55573e4d3e90 <e39357> {n77} @dt=0x55573def9b80@(G/w5)
    1:2:2:3:1: VARREF 0x55573e4d3f50 <e39355> {n77} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_execute [RV] <- VAR 0x55573e3fdb90 <e36009> {c86} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_execute VAR
    1:2:2:3:2: VARREF 0x55573e4d4090 <e39356> {n77} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_memory [LV] => VAR 0x55573e400410 <e36036> {c117} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:2:3: ASSIGNDLY 0x55573e4d41d0 <e39360> {n78} @dt=0x55573dee44c0@(G/w32)
    1:2:2:3:1: VARREF 0x55573e4d4290 <e39358> {n78} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_execute [RV] <- VAR 0x55573e400110 <e36034> {c113} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_execute VAR
    1:2:2:3:2: VARREF 0x55573e4d43e0 <e39359> {n78} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_memory [LV] => VAR 0x55573e401a90 <e36051> {c134} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_memory VAR
    1:2:2:3: ASSIGNDLY 0x55573e4d4530 <e39363> {n79} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:1: VARREF 0x55573e4d45f0 <e39361> {n79} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_execute [RV] <- VAR 0x55573e3fe910 <e36018> {c95} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_execute VAR
    1:2:2:3:2: VARREF 0x55573e4d4710 <e39362> {n79} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_memory [LV] => VAR 0x55573e400e90 <e36043> {c124} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_memory VAR
    1:2:2:3: ASSIGNDLY 0x55573e4d4830 <e39366> {n80} @dt=0x55573def2220@(G/w6)
    1:2:2:3:1: VARREF 0x55573e4d48f0 <e39364> {n80} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_execute [RV] <- VAR 0x55573e3fea90 <e36019> {c96} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_execute VAR
    1:2:2:3:2: VARREF 0x55573e4d4a10 <e39365> {n80} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_memory [LV] => VAR 0x55573e401010 <e36044> {c125} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2:2:3: ASSIGNDLY 0x55573e4d4b30 <e39369> {n81} @dt=0x55573dee44c0@(G/w32)
    1:2:2:3:1: VARREF 0x55573e4d4bf0 <e39367> {n81} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:3:2: VARREF 0x55573e4d4d30 <e39368> {n81} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_memory [LV] => VAR 0x55573e401c10 <e36052> {c135} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_memory VAR
    1:2: ASSIGNALIAS 0x55573e4d4e70 <e46100#> {r3} @dt=0x55573def2220@(G/w6)
    1:2:1: VARREF 0x55573e4d4f30 <e46097#> {r3} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_writeback [RV] <- VAR 0x55573e402510 <e36058> {c143} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_writeback VAR
    1:2:2: VARREF 0x55573e4d5050 <e46098#> {r3} @dt=0x55573def2220@(G/w6)  memory_filter__DOT__op_writeback [LV] => VAR 0x55573e4d6170 <e46147#> {r3} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__memory_filter__DOT__op_writeback PORT
    1:2: ASSIGNALIAS 0x55573e4d5170 <e46109#> {r4} @dt=0x55573dee7ca0@(G/w4)
    1:2:1: VARREF 0x55573e4d5230 <e46106#> {r4} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:2: VARREF 0x55573e4d5370 <e46107#> {r4} @dt=0x55573dee7ca0@(G/w4)  memory_filter__DOT__byteenable_writeback [LV] => VAR 0x55573e4d6320 <e39662> {r4} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__memory_filter__DOT__byteenable_writeback PORT
    1:2: ASSIGNALIAS 0x55573e4d54b0 <e46118#> {r5} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e4d5570 <e46115#> {r5} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback [RV] <- VAR 0x55573e402810 <e36060> {c145} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback VAR
    1:2:2: VARREF 0x55573e4d56b0 <e46116#> {r5} @dt=0x55573dee44c0@(G/w32)  memory_filter__DOT__src_A_writeback [LV] => VAR 0x55573e4d6500 <e39663> {r5} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__src_A_writeback PORT
    1:2: ASSIGNALIAS 0x55573e4d57d0 <e46127#> {r6} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e4d5890 <e46124#> {r6} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:2: VARREF 0x55573e4d59d0 <e46125#> {r6} @dt=0x55573dee44c0@(G/w32)  memory_filter__DOT__read_data_writeback [LV] => VAR 0x55573e4d66b0 <e39664> {r6} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__read_data_writeback PORT
    1:2: ASSIGNALIAS 0x55573e4d5b10 <e46136#> {r7} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e4d5bd0 <e46133#> {r7} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__reset [RV] <- VAR 0x55573e3f5210 <e35854> {c8} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__reset PORT
    1:2:2: VARREF 0x55573e4d5cf0 <e46134#> {r7} @dt=0x55573dec2600@(G/w1)  memory_filter__DOT__reset [LV] => VAR 0x55573e4d6880 <e39665> {r7} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_filter__DOT__reset PORT
    1:2: ASSIGNALIAS 0x55573e4d5e10 <e46145#> {r8} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e4d5ed0 <e46142#> {r8} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback_filtered [RV] <- VAR 0x55573e403290 <e36067> {c154} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback_filtered VAR
    1:2:2: VARREF 0x55573e4d6020 <e46143#> {r8} @dt=0x55573dee44c0@(G/w32)  memory_filter__DOT__filtered_output_writeback [LV] => VAR 0x55573e4d6a30 <e39666> {r8} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__filtered_output_writeback PORT
    1:2: VAR 0x55573e4d6170 <e46147#> {r3} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__memory_filter__DOT__op_writeback PORT
    1:2: VAR 0x55573e4d6320 <e39662> {r4} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__memory_filter__DOT__byteenable_writeback PORT
    1:2: VAR 0x55573e4d6500 <e39663> {r5} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__src_A_writeback PORT
    1:2: VAR 0x55573e4d66b0 <e39664> {r6} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__read_data_writeback PORT
    1:2: VAR 0x55573e4d6880 <e39665> {r7} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_filter__DOT__reset PORT
    1:2: VAR 0x55573e4d6a30 <e39666> {r8} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__filtered_output_writeback PORT
    1:2: VAR 0x55573e4d6c20 <e39667> {r10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2: ALWAYS 0x55573e4d6dd0 <e17410> {r11} [always_comb]
    1:2:2: IF 0x55573e4d6e90 <e42451> {r12}
    1:2:2:1: VARREF 0x55573e4d6f60 <e39668> {r12} @dt=0x55573dec2600@(G/w1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [P] PORT
    1:2:2:2: ASSIGN 0x55573e4d7080 <e42424> {r13} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:1: CONST 0x55573e4d7140 <e39678> {r13} @dt=0x55573e2b6260@(G/sw32)  32'sh0
    1:2:2:2:2: VARREF 0x55573e4d72f0 <e39679> {r13} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback_filtered [LV] => VAR 0x55573e403290 <e36067> {c154} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback_filtered VAR
    1:2:2:3: CASE 0x55573e4d7440 <e42448> {r15}
    1:2:2:3:1: VARREF 0x55573e4d7510 <e39681> {r15} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_writeback [RV] <- VAR 0x55573e402510 <e36058> {c143} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_writeback VAR
    1:2:2:3:2: CASEITEM 0x55573e4d7630 <e16660> {r16}
    1:2:2:3:2:1: CONST 0x55573e4d76f0 <e39682> {r16} @dt=0x55573def2220@(G/w6)  6'h20
    1:2:2:3:2:2: CASE 0x55573e4d78a0 <e42427> {r17}
    1:2:2:3:2:2:1: VARREF 0x55573e4d7970 <e39683> {r17} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:2:3:2:2:2: CASEITEM 0x55573e4d7ab0 <e16523> {r18}
    1:2:2:3:2:2:2:1: CONST 0x55573e4d7b70 <e39684> {r18} @dt=0x55573dee7ca0@(G/w4)  4'h1
    1:2:2:3:2:2:2:2: ASSIGN 0x55573e4d7d20 <e39687> {r18} @dt=0x55573dee44c0@(G/w32)
    1:2:2:3:2:2:2:2:1: VARREF 0x55573e4d7de0 <e39685> {r18} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:2:3:2:2:2:2:2: VARREF 0x55573e4d7f20 <e39686> {r18} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55573e4d6c20 <e39667> {r10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:2:3:2:2:2: CASEITEM 0x55573e4d8070 <e16545> {r19}
    1:2:2:3:2:2:2:1: CONST 0x55573e4d8130 <e39688> {r19} @dt=0x55573dee7ca0@(G/w4)  4'h2
    1:2:2:3:2:2:2:2: ASSIGN 0x55573e4d82e0 <e39702> {r19} @dt=0x55573dee44c0@(G/w32)
    1:2:2:3:2:2:2:2:1: SHIFTR 0x55573e4d83a0 <e39700> {r19} @dt=0x55573dee44c0@(G/w32)
    1:2:2:3:2:2:2:2:1:1: VARREF 0x55573e4d8460 <e39689> {r19} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:2:3:2:2:2:2:1:2: CONST 0x55573e4d85a0 <e39699> {r19} @dt=0x55573e2b6260@(G/sw32)  32'sh8
    1:2:2:3:2:2:2:2:2: VARREF 0x55573e4d8750 <e39701> {r19} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55573e4d6c20 <e39667> {r10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:2:3:2:2:2: CASEITEM 0x55573e4d88a0 <e16567> {r20}
    1:2:2:3:2:2:2:1: CONST 0x55573e4d8960 <e39703> {r20} @dt=0x55573dee7ca0@(G/w4)  4'h4
    1:2:2:3:2:2:2:2: ASSIGN 0x55573e4d8b10 <e39717> {r20} @dt=0x55573dee44c0@(G/w32)
    1:2:2:3:2:2:2:2:1: SHIFTR 0x55573e4d8bd0 <e39715> {r20} @dt=0x55573dee44c0@(G/w32)
    1:2:2:3:2:2:2:2:1:1: VARREF 0x55573e4d8c90 <e39704> {r20} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:2:3:2:2:2:2:1:2: CONST 0x55573e4d8dd0 <e39714> {r20} @dt=0x55573e2b6260@(G/sw32)  32'sh10
    1:2:2:3:2:2:2:2:2: VARREF 0x55573e4d8f80 <e39716> {r20} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55573e4d6c20 <e39667> {r10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:2:3:2:2:2: CASEITEM 0x55573e4d90d0 <e16589> {r21}
    1:2:2:3:2:2:2:1: CONST 0x55573e4d9190 <e39718> {r21} @dt=0x55573dee7ca0@(G/w4)  4'h8
    1:2:2:3:2:2:2:2: ASSIGN 0x55573e4d9340 <e39732> {r21} @dt=0x55573dee44c0@(G/w32)
    1:2:2:3:2:2:2:2:1: SHIFTR 0x55573e4d9400 <e39730> {r21} @dt=0x55573dee44c0@(G/w32)
    1:2:2:3:2:2:2:2:1:1: VARREF 0x55573e4d94c0 <e39719> {r21} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:2:3:2:2:2:2:1:2: CONST 0x55573e4d9600 <e39729> {r21} @dt=0x55573e2b6260@(G/sw32)  32'sh18
    1:2:2:3:2:2:2:2:2: VARREF 0x55573e4d97b0 <e39731> {r21} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55573e4d6c20 <e39667> {r10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:2:3:2:2:2: CASEITEM 0x55573e4d9900 <e16596> {r22}
    1:2:2:3:2:2:2:2: ASSIGN 0x55573e4d99c0 <e39735> {r22} @dt=0x55573dee44c0@(G/w32)
    1:2:2:3:2:2:2:2:1: VARREF 0x55573e4d9a80 <e39733> {r22} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:2:3:2:2:2:2:2: VARREF 0x55573e4d9bc0 <e39734> {r22} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55573e4d6c20 <e39667> {r10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:2:3:2:2: ASSIGN 0x55573e4d9d10 <e39773> {r24} @dt=0x55573dee44c0@(G/w32)
    1:2:2:3:2:2:1: CONCAT 0x55573e4d9dd0 <e40979> {r24} @dt=0x55573dee44c0@(G/w32)
    1:2:2:3:2:2:1:1: REPLICATE 0x55573e4d9e90 <e24667> {r24} @dt=0x55573e1e13e0@(G/w24)
    1:2:2:3:2:2:1:1:1: SEL 0x55573e4d9f50 <e39747> {r24} @dt=0x55573dec2600@(G/w1) decl[31:0]]
    1:2:2:3:2:2:1:1:1:1: VARREF 0x55573e4da020 <e39736> {r24} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [RV] <- VAR 0x55573e4d6c20 <e39667> {r10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:2:3:2:2:1:1:1:2: CONST 0x55573e4da170 <e24662> {r24} @dt=0x55573e254770@(G/sw5)  5'h7
    1:2:2:3:2:2:1:1:1:3: CONST 0x55573e4da320 <e39746> {r24} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:2:3:2:2:1:1:2: CONST 0x55573e4da4d0 <e39757> {r24} @dt=0x55573e2b6260@(G/sw32)  32'sh18
    1:2:2:3:2:2:1:2: SEL 0x55573e4da680 <e24687> {r24} @dt=0x55573e254dd0@(G/w8) decl[31:0]]
    1:2:2:3:2:2:1:2:1: VARREF 0x55573e4da750 <e39758> {r24} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [RV] <- VAR 0x55573e4d6c20 <e39667> {r10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:2:3:2:2:1:2:2: CONST 0x55573e4da8a0 <e24706> {r24} @dt=0x55573e254770@(G/sw5)  5'h0
    1:2:2:3:2:2:1:2:3: CONST 0x55573e4daa50 <e39768> {r24} @dt=0x55573dee44c0@(G/w32)  32'h8
    1:2:2:3:2:2:2: VARREF 0x55573e4dac00 <e39772> {r24} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55573e4d6c20 <e39667> {r10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:2:3:2: CASEITEM 0x55573e4dad50 <e16815> {r26}
    1:2:2:3:2:1: CONST 0x55573e4dae10 <e39774> {r26} @dt=0x55573def2220@(G/w6)  6'h24
    1:2:2:3:2:2: CASE 0x55573e4dafc0 <e42430> {r27}
    1:2:2:3:2:2:1: VARREF 0x55573e4db090 <e39775> {r27} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:2:3:2:2:2: CASEITEM 0x55573e4db1d0 <e16682> {r28}
    1:2:2:3:2:2:2:1: CONST 0x55573e4db290 <e39776> {r28} @dt=0x55573dee7ca0@(G/w4)  4'h1
    1:2:2:3:2:2:2:2: ASSIGN 0x55573e4db440 <e39779> {r28} @dt=0x55573dee44c0@(G/w32)
    1:2:2:3:2:2:2:2:1: VARREF 0x55573e4db500 <e39777> {r28} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:2:3:2:2:2:2:2: VARREF 0x55573e4db640 <e39778> {r28} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55573e4d6c20 <e39667> {r10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:2:3:2:2:2: CASEITEM 0x55573e4db790 <e16704> {r29}
    1:2:2:3:2:2:2:1: CONST 0x55573e4db850 <e39780> {r29} @dt=0x55573dee7ca0@(G/w4)  4'h2
    1:2:2:3:2:2:2:2: ASSIGN 0x55573e4dba00 <e39794> {r29} @dt=0x55573dee44c0@(G/w32)
    1:2:2:3:2:2:2:2:1: SHIFTR 0x55573e4dbac0 <e39792> {r29} @dt=0x55573dee44c0@(G/w32)
    1:2:2:3:2:2:2:2:1:1: VARREF 0x55573e4dbb80 <e39781> {r29} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:2:3:2:2:2:2:1:2: CONST 0x55573e4dbcc0 <e39791> {r29} @dt=0x55573e2b6260@(G/sw32)  32'sh8
    1:2:2:3:2:2:2:2:2: VARREF 0x55573e4dbe70 <e39793> {r29} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55573e4d6c20 <e39667> {r10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:2:3:2:2:2: CASEITEM 0x55573e4dbfc0 <e16726> {r30}
    1:2:2:3:2:2:2:1: CONST 0x55573e4dc080 <e39795> {r30} @dt=0x55573dee7ca0@(G/w4)  4'h4
    1:2:2:3:2:2:2:2: ASSIGN 0x55573e4dc230 <e39809> {r30} @dt=0x55573dee44c0@(G/w32)
    1:2:2:3:2:2:2:2:1: SHIFTR 0x55573e4dc2f0 <e39807> {r30} @dt=0x55573dee44c0@(G/w32)
    1:2:2:3:2:2:2:2:1:1: VARREF 0x55573e4dc3b0 <e39796> {r30} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:2:3:2:2:2:2:1:2: CONST 0x55573e4dc4f0 <e39806> {r30} @dt=0x55573e2b6260@(G/sw32)  32'sh10
    1:2:2:3:2:2:2:2:2: VARREF 0x55573e4dc6a0 <e39808> {r30} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55573e4d6c20 <e39667> {r10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:2:3:2:2:2: CASEITEM 0x55573e4dc7f0 <e16748> {r31}
    1:2:2:3:2:2:2:1: CONST 0x55573e4dc8b0 <e39810> {r31} @dt=0x55573dee7ca0@(G/w4)  4'h8
    1:2:2:3:2:2:2:2: ASSIGN 0x55573e4dca60 <e39824> {r31} @dt=0x55573dee44c0@(G/w32)
    1:2:2:3:2:2:2:2:1: SHIFTR 0x55573e4dcb20 <e39822> {r31} @dt=0x55573dee44c0@(G/w32)
    1:2:2:3:2:2:2:2:1:1: VARREF 0x55573e4dcbe0 <e39811> {r31} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:2:3:2:2:2:2:1:2: CONST 0x55573e4dcd20 <e39821> {r31} @dt=0x55573e2b6260@(G/sw32)  32'sh18
    1:2:2:3:2:2:2:2:2: VARREF 0x55573e4dced0 <e39823> {r31} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55573e4d6c20 <e39667> {r10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:2:3:2:2:2: CASEITEM 0x55573e4dd020 <e16755> {r32}
    1:2:2:3:2:2:2:2: ASSIGN 0x55573e4dd0e0 <e39827> {r32} @dt=0x55573dee44c0@(G/w32)
    1:2:2:3:2:2:2:2:1: VARREF 0x55573e4dd1a0 <e39825> {r32} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:2:3:2:2:2:2:2: VARREF 0x55573e4dd2e0 <e39826> {r32} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55573e4d6c20 <e39667> {r10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:2:3:2:2: ASSIGN 0x55573e4dd430 <e39854> {r34} @dt=0x55573dee44c0@(G/w32)
    1:2:2:3:2:2:1: EXTEND 0x55573e4dd4f0 <e40995> {r34} @dt=0x55573dee44c0@(G/w32)
    1:2:2:3:2:2:1:1: SEL 0x55573e4dd5b0 <e40986> {r34} @dt=0x55573e254dd0@(G/w8) decl[31:0]]
    1:2:2:3:2:2:1:1:1: VARREF 0x55573e4dd680 <e39839> {r34} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [RV] <- VAR 0x55573e4d6c20 <e39667> {r10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:2:3:2:2:1:1:2: CONST 0x55573e4dd7d0 <e24804> {r34} @dt=0x55573e254770@(G/sw5)  5'h0
    1:2:2:3:2:2:1:1:3: CONST 0x55573e4dd980 <e39849> {r34} @dt=0x55573dee44c0@(G/w32)  32'h8
    1:2:2:3:2:2:2: VARREF 0x55573e4ddb30 <e39853> {r34} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55573e4d6c20 <e39667> {r10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:2:3:2: CASEITEM 0x55573e4ddc80 <e16886> {r36}
    1:2:2:3:2:1: CONST 0x55573e4ddd40 <e39855> {r36} @dt=0x55573def2220@(G/w6)  6'h21
    1:2:2:3:2:2: ASSIGN 0x55573e4ddef0 <e42433> {r37} @dt=0x55573dee44c0@(G/w32)
    1:2:2:3:2:2:1: CONCAT 0x55573e4ddfb0 <e41001> {r37} @dt=0x55573dee44c0@(G/w32)
    1:2:2:3:2:2:1:1: REPLICATE 0x55573e4de070 <e39878> {r37} @dt=0x55573df020b0@(G/w16)
    1:2:2:3:2:2:1:1:1: SEL 0x55573e4de130 <e39867> {r37} @dt=0x55573dec2600@(G/w1) decl[31:0]]
    1:2:2:3:2:2:1:1:1:1: VARREF 0x55573e4de200 <e39856> {r37} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:2:3:2:2:1:1:1:2: CONST 0x55573e4de340 <e24854> {r37} @dt=0x55573e254770@(G/sw5)  5'hf
    1:2:2:3:2:2:1:1:1:3: CONST 0x55573e4de4f0 <e39866> {r37} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:2:3:2:2:1:1:2: CONST 0x55573e4de6a0 <e39877> {r37} @dt=0x55573e2b6260@(G/sw32)  32'sh10
    1:2:2:3:2:2:1:2: SEL 0x55573e4de850 <e39890> {r37} @dt=0x55573df020b0@(G/w16) decl[31:0]]
    1:2:2:3:2:2:1:2:1: VARREF 0x55573e4de920 <e39879> {r37} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:2:3:2:2:1:2:2: CONST 0x55573e4dea60 <e24899> {r37} @dt=0x55573e254770@(G/sw5)  5'h0
    1:2:2:3:2:2:1:2:3: CONST 0x55573e4dec10 <e39889> {r37} @dt=0x55573dee44c0@(G/w32)  32'h10
    1:2:2:3:2:2:2: VARREF 0x55573e4dedc0 <e39894> {r37} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55573e4d6c20 <e39667> {r10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:2:3:2: CASEITEM 0x55573e4def10 <e16952> {r39}
    1:2:2:3:2:1: CONST 0x55573e4defd0 <e39896> {r39} @dt=0x55573def2220@(G/w6)  6'h25
    1:2:2:3:2:2: ASSIGN 0x55573e4df180 <e42436> {r40} @dt=0x55573dee44c0@(G/w32)
    1:2:2:3:2:2:1: EXTEND 0x55573e4df240 <e41017> {r40} @dt=0x55573dee44c0@(G/w32)
    1:2:2:3:2:2:1:1: SEL 0x55573e4df300 <e41008> {r40} @dt=0x55573df020b0@(G/w16) decl[31:0]]
    1:2:2:3:2:2:1:1:1: VARREF 0x55573e4df3d0 <e39909> {r40} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:2:3:2:2:1:1:2: CONST 0x55573e4df510 <e24956> {r40} @dt=0x55573e254770@(G/sw5)  5'h0
    1:2:2:3:2:2:1:1:3: CONST 0x55573e4df6c0 <e39919> {r40} @dt=0x55573dee44c0@(G/w32)  32'h10
    1:2:2:3:2:2:2: VARREF 0x55573e4df870 <e39924> {r40} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55573e4d6c20 <e39667> {r10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:2:3:2: CASEITEM 0x55573e4df9c0 <e17172> {r42}
    1:2:2:3:2:1: CONST 0x55573e4dfa80 <e39926> {r42} @dt=0x55573def2220@(G/w6)  6'h22
    1:2:2:3:2:2: CASE 0x55573e4dfc30 <e42439> {r43}
    1:2:2:3:2:2:1: VARREF 0x55573e4dfd00 <e39927> {r43} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:2:3:2:2:2: CASEITEM 0x55573e4dfe40 <e17024> {r44}
    1:2:2:3:2:2:2:1: CONST 0x55573e4dff00 <e39928> {r44} @dt=0x55573dee7ca0@(G/w4)  4'h1
    1:2:2:3:2:2:2:2: ASSIGN 0x55573e4e00b0 <e39955> {r44} @dt=0x55573dee44c0@(G/w32)
    1:2:2:3:2:2:2:2:1: CONCAT 0x55573e4e0170 <e41023> {r44} @dt=0x55573dee44c0@(G/w32)
    1:2:2:3:2:2:2:2:1:1: SEL 0x55573e4e0230 <e24991> {r44} @dt=0x55573e254dd0@(G/w8) decl[31:0]]
    1:2:2:3:2:2:2:2:1:1:1: VARREF 0x55573e4e0300 <e39929> {r44} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:2:3:2:2:2:2:1:1:2: CONST 0x55573e4e0440 <e25010> {r44} @dt=0x55573e254770@(G/sw5)  5'h0
    1:2:2:3:2:2:2:2:1:1:3: CONST 0x55573e4e05f0 <e39939> {r44} @dt=0x55573dee44c0@(G/w32)  32'h8
    1:2:2:3:2:2:2:2:1:2: SEL 0x55573e4e07a0 <e25032> {r44} @dt=0x55573e1e13e0@(G/w24) decl[31:0]]
    1:2:2:3:2:2:2:2:1:2:1: VARREF 0x55573e4e0870 <e39940> {r44} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback [RV] <- VAR 0x55573e402810 <e36060> {c145} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback VAR
    1:2:2:3:2:2:2:2:1:2:2: CONST 0x55573e4e09b0 <e25051> {r44} @dt=0x55573e254770@(G/sw5)  5'h0
    1:2:2:3:2:2:2:2:1:2:3: CONST 0x55573e4e0b60 <e39950> {r44} @dt=0x55573dee44c0@(G/w32)  32'h18
    1:2:2:3:2:2:2:2:2: VARREF 0x55573e4e0d10 <e39954> {r44} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55573e4d6c20 <e39667> {r10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:2:3:2:2:2: CASEITEM 0x55573e4e0e60 <e17087> {r45}
    1:2:2:3:2:2:2:1: CONST 0x55573e4e0f20 <e39956> {r45} @dt=0x55573dee7ca0@(G/w4)  4'h3
    1:2:2:3:2:2:2:2: ASSIGN 0x55573e4e10d0 <e39985> {r45} @dt=0x55573dee44c0@(G/w32)
    1:2:2:3:2:2:2:2:1: CONCAT 0x55573e4e1190 <e41029> {r45} @dt=0x55573dee44c0@(G/w32)
    1:2:2:3:2:2:2:2:1:1: SEL 0x55573e4e1250 <e39968> {r45} @dt=0x55573df020b0@(G/w16) decl[31:0]]
    1:2:2:3:2:2:2:2:1:1:1: VARREF 0x55573e4e1320 <e39957> {r45} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:2:3:2:2:2:2:1:1:2: CONST 0x55573e4e1460 <e25104> {r45} @dt=0x55573e254770@(G/sw5)  5'h0
    1:2:2:3:2:2:2:2:1:1:3: CONST 0x55573e4e1610 <e39967> {r45} @dt=0x55573dee44c0@(G/w32)  32'h10
    1:2:2:3:2:2:2:2:1:2: SEL 0x55573e4e17c0 <e39980> {r45} @dt=0x55573df020b0@(G/w16) decl[31:0]]
    1:2:2:3:2:2:2:2:1:2:1: VARREF 0x55573e4e1890 <e39969> {r45} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback [RV] <- VAR 0x55573e402810 <e36060> {c145} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback VAR
    1:2:2:3:2:2:2:2:1:2:2: CONST 0x55573e4e19d0 <e25145> {r45} @dt=0x55573e254770@(G/sw5)  5'h0
    1:2:2:3:2:2:2:2:1:2:3: CONST 0x55573e4e1b80 <e39979> {r45} @dt=0x55573dee44c0@(G/w32)  32'h10
    1:2:2:3:2:2:2:2:2: VARREF 0x55573e4e1d30 <e39984> {r45} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55573e4d6c20 <e39667> {r10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:2:3:2:2:2: CASEITEM 0x55573e4e1e80 <e17150> {r46}
    1:2:2:3:2:2:2:1: CONST 0x55573e4e1f40 <e39986> {r46} @dt=0x55573dee7ca0@(G/w4)  4'h7
    1:2:2:3:2:2:2:2: ASSIGN 0x55573e4e20f0 <e40013> {r46} @dt=0x55573dee44c0@(G/w32)
    1:2:2:3:2:2:2:2:1: CONCAT 0x55573e4e21b0 <e41035> {r46} @dt=0x55573dee44c0@(G/w32)
    1:2:2:3:2:2:2:2:1:1: SEL 0x55573e4e2270 <e25179> {r46} @dt=0x55573e1e13e0@(G/w24) decl[31:0]]
    1:2:2:3:2:2:2:2:1:1:1: VARREF 0x55573e4e2340 <e39987> {r46} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:2:3:2:2:2:2:1:1:2: CONST 0x55573e4e2480 <e25198> {r46} @dt=0x55573e254770@(G/sw5)  5'h0
    1:2:2:3:2:2:2:2:1:1:3: CONST 0x55573e4e2630 <e39997> {r46} @dt=0x55573dee44c0@(G/w32)  32'h18
    1:2:2:3:2:2:2:2:1:2: SEL 0x55573e4e27e0 <e25220> {r46} @dt=0x55573e254dd0@(G/w8) decl[31:0]]
    1:2:2:3:2:2:2:2:1:2:1: VARREF 0x55573e4e28b0 <e39998> {r46} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback [RV] <- VAR 0x55573e402810 <e36060> {c145} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback VAR
    1:2:2:3:2:2:2:2:1:2:2: CONST 0x55573e4e29f0 <e25239> {r46} @dt=0x55573e254770@(G/sw5)  5'h0
    1:2:2:3:2:2:2:2:1:2:3: CONST 0x55573e4e2ba0 <e40008> {r46} @dt=0x55573dee44c0@(G/w32)  32'h8
    1:2:2:3:2:2:2:2:2: VARREF 0x55573e4e2d50 <e40012> {r46} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55573e4d6c20 <e39667> {r10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:2:3:2:2:2: CASEITEM 0x55573e4e2ea0 <e17163> {r47}
    1:2:2:3:2:2:2:1: CONST 0x55573e4e2f60 <e40014> {r47} @dt=0x55573dee7ca0@(G/w4)  4'hf
    1:2:2:3:2:2:2:2: ASSIGN 0x55573e4e3110 <e40017> {r47} @dt=0x55573dee44c0@(G/w32)
    1:2:2:3:2:2:2:2:1: VARREF 0x55573e4e31d0 <e40015> {r47} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:2:3:2:2:2:2:2: VARREF 0x55573e4e3310 <e40016> {r47} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55573e4d6c20 <e39667> {r10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:2:3:2:2:2: CASEITEM 0x55573e4e3460 <e17170> {r48}
    1:2:2:3:2:2:2:2: ASSIGN 0x55573e4e3520 <e40020> {r48} @dt=0x55573dee44c0@(G/w32)
    1:2:2:3:2:2:2:2:1: VARREF 0x55573e4e35e0 <e40018> {r48} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:2:3:2:2:2:2:2: VARREF 0x55573e4e3720 <e40019> {r48} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55573e4d6c20 <e39667> {r10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:2:3:2: CASEITEM 0x55573e4e3870 <e17392> {r51}
    1:2:2:3:2:1: CONST 0x55573e4e3930 <e40021> {r51} @dt=0x55573def2220@(G/w6)  6'h26
    1:2:2:3:2:2: CASE 0x55573e4e3ae0 <e42442> {r52}
    1:2:2:3:2:2:1: VARREF 0x55573e4e3bb0 <e40022> {r52} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:2:3:2:2:2: CASEITEM 0x55573e4e3cf0 <e17194> {r53}
    1:2:2:3:2:2:2:1: CONST 0x55573e4e3db0 <e40023> {r53} @dt=0x55573dee7ca0@(G/w4)  4'hf
    1:2:2:3:2:2:2:2: ASSIGN 0x55573e4e3f60 <e40026> {r53} @dt=0x55573dee44c0@(G/w32)
    1:2:2:3:2:2:2:2:1: VARREF 0x55573e4e4020 <e40024> {r53} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:2:3:2:2:2:2:2: VARREF 0x55573e4e4160 <e40025> {r53} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55573e4d6c20 <e39667> {r10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:2:3:2:2:2: CASEITEM 0x55573e4e42b0 <e17257> {r54}
    1:2:2:3:2:2:2:1: CONST 0x55573e4e4370 <e40027> {r54} @dt=0x55573dee7ca0@(G/w4)  4'he
    1:2:2:3:2:2:2:2: ASSIGN 0x55573e4e4520 <e40054> {r54} @dt=0x55573dee44c0@(G/w32)
    1:2:2:3:2:2:2:2:1: CONCAT 0x55573e4e45e0 <e41041> {r54} @dt=0x55573dee44c0@(G/w32)
    1:2:2:3:2:2:2:2:1:1: SEL 0x55573e4e46a0 <e25287> {r54} @dt=0x55573e254dd0@(G/w8) decl[31:0]]
    1:2:2:3:2:2:2:2:1:1:1: VARREF 0x55573e4e4770 <e40028> {r54} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback [RV] <- VAR 0x55573e402810 <e36060> {c145} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback VAR
    1:2:2:3:2:2:2:2:1:1:2: CONST 0x55573e4e48b0 <e25306> {r54} @dt=0x55573e254770@(G/sw5)  5'h18
    1:2:2:3:2:2:2:2:1:1:3: CONST 0x55573e4e4a60 <e40038> {r54} @dt=0x55573dee44c0@(G/w32)  32'h8
    1:2:2:3:2:2:2:2:1:2: SEL 0x55573e4e4c10 <e25328> {r54} @dt=0x55573e1e13e0@(G/w24) decl[31:0]]
    1:2:2:3:2:2:2:2:1:2:1: VARREF 0x55573e4e4ce0 <e40039> {r54} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:2:3:2:2:2:2:1:2:2: CONST 0x55573e4e4e20 <e25347> {r54} @dt=0x55573e254770@(G/sw5)  5'h8
    1:2:2:3:2:2:2:2:1:2:3: CONST 0x55573e4e4fd0 <e40049> {r54} @dt=0x55573dee44c0@(G/w32)  32'h18
    1:2:2:3:2:2:2:2:2: VARREF 0x55573e4e5180 <e40053> {r54} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55573e4d6c20 <e39667> {r10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:2:3:2:2:2: CASEITEM 0x55573e4e52d0 <e17320> {r55}
    1:2:2:3:2:2:2:1: CONST 0x55573e4e5390 <e40055> {r55} @dt=0x55573dee7ca0@(G/w4)  4'hc
    1:2:2:3:2:2:2:2: ASSIGN 0x55573e4e5540 <e40084> {r55} @dt=0x55573dee44c0@(G/w32)
    1:2:2:3:2:2:2:2:1: CONCAT 0x55573e4e5600 <e41047> {r55} @dt=0x55573dee44c0@(G/w32)
    1:2:2:3:2:2:2:2:1:1: SEL 0x55573e4e56c0 <e40067> {r55} @dt=0x55573df020b0@(G/w16) decl[31:0]]
    1:2:2:3:2:2:2:2:1:1:1: VARREF 0x55573e4e5790 <e40056> {r55} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback [RV] <- VAR 0x55573e402810 <e36060> {c145} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback VAR
    1:2:2:3:2:2:2:2:1:1:2: CONST 0x55573e4e58d0 <e25400> {r55} @dt=0x55573e254770@(G/sw5)  5'h10
    1:2:2:3:2:2:2:2:1:1:3: CONST 0x55573e4e5a80 <e40066> {r55} @dt=0x55573dee44c0@(G/w32)  32'h10
    1:2:2:3:2:2:2:2:1:2: SEL 0x55573e4e5c30 <e40079> {r55} @dt=0x55573df020b0@(G/w16) decl[31:0]]
    1:2:2:3:2:2:2:2:1:2:1: VARREF 0x55573e4e5d00 <e40068> {r55} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:2:3:2:2:2:2:1:2:2: CONST 0x55573e4e5e40 <e25441> {r55} @dt=0x55573e254770@(G/sw5)  5'h10
    1:2:2:3:2:2:2:2:1:2:3: CONST 0x55573e4e5ff0 <e40078> {r55} @dt=0x55573dee44c0@(G/w32)  32'h10
    1:2:2:3:2:2:2:2:2: VARREF 0x55573e4e61a0 <e40083> {r55} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55573e4d6c20 <e39667> {r10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:2:3:2:2:2: CASEITEM 0x55573e4e62f0 <e17383> {r56}
    1:2:2:3:2:2:2:1: CONST 0x55573e4e63b0 <e40085> {r56} @dt=0x55573dee7ca0@(G/w4)  4'h8
    1:2:2:3:2:2:2:2: ASSIGN 0x55573e4e6560 <e40112> {r56} @dt=0x55573dee44c0@(G/w32)
    1:2:2:3:2:2:2:2:1: CONCAT 0x55573e4e6620 <e41053> {r56} @dt=0x55573dee44c0@(G/w32)
    1:2:2:3:2:2:2:2:1:1: SEL 0x55573e4e66e0 <e25475> {r56} @dt=0x55573e1e13e0@(G/w24) decl[31:0]]
    1:2:2:3:2:2:2:2:1:1:1: VARREF 0x55573e4e67b0 <e40086> {r56} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback [RV] <- VAR 0x55573e402810 <e36060> {c145} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback VAR
    1:2:2:3:2:2:2:2:1:1:2: CONST 0x55573e4e68f0 <e25494> {r56} @dt=0x55573e254770@(G/sw5)  5'h8
    1:2:2:3:2:2:2:2:1:1:3: CONST 0x55573e4e6aa0 <e40096> {r56} @dt=0x55573dee44c0@(G/w32)  32'h18
    1:2:2:3:2:2:2:2:1:2: SEL 0x55573e4e6c50 <e25516> {r56} @dt=0x55573e254dd0@(G/w8) decl[31:0]]
    1:2:2:3:2:2:2:2:1:2:1: VARREF 0x55573e4e6d20 <e40097> {r56} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:2:3:2:2:2:2:1:2:2: CONST 0x55573e4e6e60 <e25535> {r56} @dt=0x55573e254770@(G/sw5)  5'h18
    1:2:2:3:2:2:2:2:1:2:3: CONST 0x55573e4e7010 <e40107> {r56} @dt=0x55573dee44c0@(G/w32)  32'h8
    1:2:2:3:2:2:2:2:2: VARREF 0x55573e4e71c0 <e40111> {r56} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55573e4d6c20 <e39667> {r10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:2:3:2:2:2: CASEITEM 0x55573e4e7310 <e17390> {r57}
    1:2:2:3:2:2:2:2: ASSIGN 0x55573e4e73d0 <e40115> {r57} @dt=0x55573dee44c0@(G/w32)
    1:2:2:3:2:2:2:2:1: VARREF 0x55573e4e7490 <e40113> {r57} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:2:3:2:2:2:2:2: VARREF 0x55573e4e75d0 <e40114> {r57} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55573e4d6c20 <e39667> {r10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:2:3:2: CASEITEM 0x55573e4e7720 <e17400> {r60}
    1:2:2:3:2:2: ASSIGN 0x55573e4e77e0 <e42445> {r61} @dt=0x55573dee44c0@(G/w32)
    1:2:2:3:2:2:1: VARREF 0x55573e4e78a0 <e40116> {r61} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:2:3:2:2:2: VARREF 0x55573e4e79e0 <e40117> {r61} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55573e4d6c20 <e39667> {r10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:2:3: ASSIGN 0x55573e4e7b30 <e40121> {r64} @dt=0x55573dee44c0@(G/w32)
    1:2:2:3:1: VARREF 0x55573e4e7bf0 <e40119> {r64} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [RV] <- VAR 0x55573e4d6c20 <e39667> {r10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:2:3:2: VARREF 0x55573e4e7d40 <e40120> {r64} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback_filtered [LV] => VAR 0x55573e403290 <e36067> {c154} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback_filtered VAR
    1:2: ASSIGNALIAS 0x55573e4e7e90 <e46161#> {p3} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e4e7f50 <e46158#> {p3} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x55573e3f6110 <e35862> {c22} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__internal_clk VAR
    1:2:2: VARREF 0x55573e4e8070 <e46159#> {p3} @dt=0x55573dec2600@(G/w1)  memory_writeback_register__DOT__clk [LV] => VAR 0x55573e4ed290 <e46388#> {p3} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_writeback_register__DOT__clk PORT
    1:2: ASSIGNALIAS 0x55573e4e8190 <e46170#> {p4} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e4e8250 <e46167#> {p4} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__reset [RV] <- VAR 0x55573e3f5210 <e35854> {c8} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__reset PORT
    1:2:2: VARREF 0x55573e4e8370 <e46168#> {p4} @dt=0x55573dec2600@(G/w1)  memory_writeback_register__DOT__reset [LV] => VAR 0x55573e4ed440 <e39414> {p4} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_writeback_register__DOT__reset PORT
    1:2: ASSIGNALIAS 0x55573e4e8490 <e46179#> {p7} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e4e8550 <e46176#> {p7} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_memory [RV] <- VAR 0x55573e400290 <e36035> {c116} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2:2: VARREF 0x55573e4e8690 <e46177#> {p7} @dt=0x55573dec2600@(G/w1)  memory_writeback_register__DOT__register_write_memory [LV] => VAR 0x55573e4ed5f0 <e39415> {p7} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_writeback_register__DOT__register_write_memory PORT
    1:2: ASSIGNALIAS 0x55573e4e87d0 <e46188#> {p8} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e4e8890 <e46185#> {p8} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory [RV] <- VAR 0x55573e400590 <e36037> {c118} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory VAR
    1:2:2: VARREF 0x55573e4e89e0 <e46186#> {p8} @dt=0x55573dec2600@(G/w1)  memory_writeback_register__DOT__memory_to_register_memory [LV] => VAR 0x55573e4ed7d0 <e39416> {p8} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_writeback_register__DOT__memory_to_register_memory PORT
    1:2: ASSIGNALIAS 0x55573e4e8b30 <e46197#> {p9} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e4e8bf0 <e46194#> {p9} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_memory [RV] <- VAR 0x55573e400890 <e36039> {c120} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_memory VAR
    1:2:2: VARREF 0x55573e4e8d40 <e46195#> {p9} @dt=0x55573dec2600@(G/w1)  memory_writeback_register__DOT__HI_register_write_memory [LV] => VAR 0x55573e4ed9d0 <e39417> {p9} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_writeback_register__DOT__HI_register_write_memory PORT
    1:2: ASSIGNALIAS 0x55573e4e8e90 <e46206#> {p10} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e4e8f50 <e46203#> {p10} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_memory [RV] <- VAR 0x55573e400a10 <e36040> {c121} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_memory VAR
    1:2:2: VARREF 0x55573e4e90a0 <e46204#> {p10} @dt=0x55573dec2600@(G/w1)  memory_writeback_register__DOT__LO_register_write_memory [LV] => VAR 0x55573e4edbd0 <e39418> {p10} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_writeback_register__DOT__LO_register_write_memory PORT
    1:2: ASSIGNALIAS 0x55573e4e91f0 <e46215#> {p11} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e4e92b0 <e46212#> {p11} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_memory [RV] <- VAR 0x55573e400e90 <e36043> {c124} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_memory VAR
    1:2:2: VARREF 0x55573e4e93d0 <e46213#> {p11} @dt=0x55573dec2600@(G/w1)  memory_writeback_register__DOT__HALT_memory [LV] => VAR 0x55573e4eddd0 <e39419> {p11} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_writeback_register__DOT__HALT_memory PORT
    1:2: ASSIGNALIAS 0x55573e4e94f0 <e46224#> {p12} @dt=0x55573def2220@(G/w6)
    1:2:1: VARREF 0x55573e4e95b0 <e46221#> {p12} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_memory [RV] <- VAR 0x55573e401010 <e36044> {c125} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2:2: VARREF 0x55573e4e96d0 <e46222#> {p12} @dt=0x55573def2220@(G/w6)  memory_writeback_register__DOT__op_memory [LV] => VAR 0x55573e4edf90 <e39420> {p12} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__memory_writeback_register__DOT__op_memory PORT
    1:2: ASSIGNALIAS 0x55573e4e97f0 <e46233#> {p13} @dt=0x55573dee7ca0@(G/w4)
    1:2:1: VARREF 0x55573e4e98b0 <e46230#> {p13} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory [RV] <- VAR 0x55573e401190 <e36045> {c126} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory VAR
    1:2:2: VARREF 0x55573e4e99f0 <e46231#> {p13} @dt=0x55573dee7ca0@(G/w4)  memory_writeback_register__DOT__byteenable_memory [LV] => VAR 0x55573e4ee150 <e39421> {p13} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__memory_writeback_register__DOT__byteenable_memory PORT
    1:2: ASSIGNALIAS 0x55573e4e9b30 <e46242#> {p14} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e4e9bf0 <e46239#> {p14} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_memory [RV] <- VAR 0x55573e401c10 <e36052> {c135} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_memory VAR
    1:2:2: VARREF 0x55573e4e9d30 <e46240#> {p14} @dt=0x55573dee44c0@(G/w32)  memory_writeback_register__DOT__src_A_ALU_memory [LV] => VAR 0x55573e4ee330 <e39422> {p14} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_writeback_register__DOT__src_A_ALU_memory PORT
    1:2: ASSIGNALIAS 0x55573e4e9e70 <e46251#> {p17} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e4e9f30 <e46248#> {p17} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_writeback [RV] <- VAR 0x55573e401d90 <e36053> {c138} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_writeback VAR
    1:2:2: VARREF 0x55573e4ea080 <e46249#> {p17} @dt=0x55573dec2600@(G/w1)  memory_writeback_register__DOT__register_write_writeback [LV] => VAR 0x55573e4ee510 <e39423> {p17} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_writeback_register__DOT__register_write_writeback PORT
    1:2: ASSIGNALIAS 0x55573e4ea1d0 <e46260#> {p18} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e4ea290 <e46257#> {p18} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_writeback [RV] <- VAR 0x55573e402210 <e36056> {c141} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_writeback VAR
    1:2:2: VARREF 0x55573e4ea3e0 <e46258#> {p18} @dt=0x55573dec2600@(G/w1)  memory_writeback_register__DOT__memory_to_register_writeback [LV] => VAR 0x55573e4ee710 <e39424> {p18} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_writeback_register__DOT__memory_to_register_writeback PORT
    1:2: ASSIGNALIAS 0x55573e4ea530 <e46269#> {p19} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e4ea5f0 <e46266#> {p19} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_writeback [RV] <- VAR 0x55573e401f10 <e36054> {c139} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_writeback VAR
    1:2:2: VARREF 0x55573e4ea740 <e46267#> {p19} @dt=0x55573dec2600@(G/w1)  memory_writeback_register__DOT__HI_register_write_writeback [LV] => VAR 0x55573e4ee910 <e39425> {p19} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_writeback_register__DOT__HI_register_write_writeback PORT
    1:2: ASSIGNALIAS 0x55573e4ea890 <e46278#> {p20} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e4ea950 <e46275#> {p20} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_writeback [RV] <- VAR 0x55573e402090 <e36055> {c140} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_writeback VAR
    1:2:2: VARREF 0x55573e4eaaa0 <e46276#> {p20} @dt=0x55573dec2600@(G/w1)  memory_writeback_register__DOT__LO_register_write_writeback [LV] => VAR 0x55573e4eeb10 <e39426> {p20} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_writeback_register__DOT__LO_register_write_writeback PORT
    1:2: ASSIGNALIAS 0x55573e4eabf0 <e46287#> {p21} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e4eacb0 <e46284#> {p21} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_writeback [RV] <- VAR 0x55573e402390 <e36057> {c142} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_writeback VAR
    1:2:2: VARREF 0x55573e4eadd0 <e46285#> {p21} @dt=0x55573dec2600@(G/w1)  memory_writeback_register__DOT__HALT_writeback [LV] => VAR 0x55573e4eed10 <e39427> {p21} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_writeback_register__DOT__HALT_writeback PORT
    1:2: ASSIGNALIAS 0x55573e4eaef0 <e46296#> {p22} @dt=0x55573def2220@(G/w6)
    1:2:1: VARREF 0x55573e4eafb0 <e46293#> {p22} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_writeback [RV] <- VAR 0x55573e402510 <e36058> {c143} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_writeback VAR
    1:2:2: VARREF 0x55573e4eb0d0 <e46294#> {p22} @dt=0x55573def2220@(G/w6)  memory_writeback_register__DOT__op_writeback [LV] => VAR 0x55573e4eeed0 <e39428> {p22} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__memory_writeback_register__DOT__op_writeback PORT
    1:2: ASSIGNALIAS 0x55573e4eb1f0 <e46305#> {p23} @dt=0x55573dee7ca0@(G/w4)
    1:2:1: VARREF 0x55573e4eb2b0 <e46302#> {p23} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:2: VARREF 0x55573e4eb3f0 <e46303#> {p23} @dt=0x55573dee7ca0@(G/w4)  memory_writeback_register__DOT__byteenable_writeback [LV] => VAR 0x55573e4ef090 <e39429> {p23} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__memory_writeback_register__DOT__byteenable_writeback PORT
    1:2: ASSIGNALIAS 0x55573e4eb530 <e46314#> {p24} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e4eb5f0 <e46311#> {p24} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback [RV] <- VAR 0x55573e402810 <e36060> {c145} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback VAR
    1:2:2: VARREF 0x55573e4eb730 <e46312#> {p24} @dt=0x55573dee44c0@(G/w32)  memory_writeback_register__DOT__src_A_ALU_writeback [LV] => VAR 0x55573e4ef270 <e39430> {p24} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_writeback_register__DOT__src_A_ALU_writeback PORT
    1:2: ASSIGNALIAS 0x55573e4eb870 <e46323#> {p27} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e4eb930 <e46320#> {p27} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:2: VARREF 0x55573e4eba70 <e46321#> {p27} @dt=0x55573dee44c0@(G/w32)  memory_writeback_register__DOT__ALU_output_memory [LV] => VAR 0x55573e4ef450 <e39431> {p27} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_writeback_register__DOT__ALU_output_memory PORT
    1:2: ASSIGNALIAS 0x55573e4ebbb0 <e46332#> {p28} @dt=0x55573def9b80@(G/w5)
    1:2:1: VARREF 0x55573e4ebc70 <e46329#> {p28} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x55573e400410 <e36036> {c117} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:2: VARREF 0x55573e4ebdb0 <e46330#> {p28} @dt=0x55573def9b80@(G/w5)  memory_writeback_register__DOT__write_register_memory [LV] => VAR 0x55573e4ef630 <e39432> {p28} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__memory_writeback_register__DOT__write_register_memory PORT
    1:2: ASSIGNALIAS 0x55573e4ebef0 <e46341#> {p29} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e4ebfb0 <e46338#> {p29} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory [RV] <- VAR 0x55573e401490 <e36047> {c130} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory VAR
    1:2:2: VARREF 0x55573e4ec0f0 <e46339#> {p29} @dt=0x55573dee44c0@(G/w32)  memory_writeback_register__DOT__ALU_HI_output_memory [LV] => VAR 0x55573e4ef810 <e39433> {p29} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_writeback_register__DOT__ALU_HI_output_memory PORT
    1:2: ASSIGNALIAS 0x55573e4ec230 <e46350#> {p30} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e4ec2f0 <e46347#> {p30} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory [RV] <- VAR 0x55573e401610 <e36048> {c131} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory VAR
    1:2:2: VARREF 0x55573e4ec430 <e46348#> {p30} @dt=0x55573dee44c0@(G/w32)  memory_writeback_register__DOT__ALU_LO_output_memory [LV] => VAR 0x55573e4ef9f0 <e39434> {p30} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_writeback_register__DOT__ALU_LO_output_memory PORT
    1:2: ASSIGNALIAS 0x55573e4ec570 <e46359#> {p32} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e4ec630 <e46356#> {p32} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_writeback [RV] <- VAR 0x55573e402f90 <e36065> {c152} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_writeback VAR
    1:2:2: VARREF 0x55573e4ec770 <e46357#> {p32} @dt=0x55573dee44c0@(G/w32)  memory_writeback_register__DOT__ALU_output_writeback [LV] => VAR 0x55573e4efbd0 <e39435> {p32} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_writeback_register__DOT__ALU_output_writeback PORT
    1:2: ASSIGNALIAS 0x55573e4ec8b0 <e46368#> {p33} @dt=0x55573def9b80@(G/w5)
    1:2:1: VARREF 0x55573e4ec970 <e46365#> {p33} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_writeback [RV] <- VAR 0x55573e402990 <e36061> {c148} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_writeback VAR
    1:2:2: VARREF 0x55573e4ecac0 <e46366#> {p33} @dt=0x55573def9b80@(G/w5)  memory_writeback_register__DOT__write_register_writeback [LV] => VAR 0x55573e4efdb0 <e39436> {p33} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__memory_writeback_register__DOT__write_register_writeback PORT
    1:2: ASSIGNALIAS 0x55573e4ecc10 <e46377#> {p34} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e4eccd0 <e46374#> {p34} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback [RV] <- VAR 0x55573e402c90 <e36063> {c150} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback VAR
    1:2:2: VARREF 0x55573e4ece10 <e46375#> {p34} @dt=0x55573dee44c0@(G/w32)  memory_writeback_register__DOT__ALU_HI_output_writeback [LV] => VAR 0x55573e4effb0 <e39437> {p34} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_writeback_register__DOT__ALU_HI_output_writeback PORT
    1:2: ASSIGNALIAS 0x55573e4ecf50 <e46386#> {p35} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e4ed010 <e46383#> {p35} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback [RV] <- VAR 0x55573e402e10 <e36064> {c151} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback VAR
    1:2:2: VARREF 0x55573e4ed150 <e46384#> {p35} @dt=0x55573dee44c0@(G/w32)  memory_writeback_register__DOT__ALU_LO_output_writeback [LV] => VAR 0x55573e4f0190 <e39438> {p35} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_writeback_register__DOT__ALU_LO_output_writeback PORT
    1:2: VAR 0x55573e4ed290 <e46388#> {p3} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_writeback_register__DOT__clk PORT
    1:2: VAR 0x55573e4ed440 <e39414> {p4} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_writeback_register__DOT__reset PORT
    1:2: VAR 0x55573e4ed5f0 <e39415> {p7} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_writeback_register__DOT__register_write_memory PORT
    1:2: VAR 0x55573e4ed7d0 <e39416> {p8} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_writeback_register__DOT__memory_to_register_memory PORT
    1:2: VAR 0x55573e4ed9d0 <e39417> {p9} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_writeback_register__DOT__HI_register_write_memory PORT
    1:2: VAR 0x55573e4edbd0 <e39418> {p10} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_writeback_register__DOT__LO_register_write_memory PORT
    1:2: VAR 0x55573e4eddd0 <e39419> {p11} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_writeback_register__DOT__HALT_memory PORT
    1:2: VAR 0x55573e4edf90 <e39420> {p12} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__memory_writeback_register__DOT__op_memory PORT
    1:2: VAR 0x55573e4ee150 <e39421> {p13} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__memory_writeback_register__DOT__byteenable_memory PORT
    1:2: VAR 0x55573e4ee330 <e39422> {p14} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_writeback_register__DOT__src_A_ALU_memory PORT
    1:2: VAR 0x55573e4ee510 <e39423> {p17} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_writeback_register__DOT__register_write_writeback PORT
    1:2: VAR 0x55573e4ee710 <e39424> {p18} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_writeback_register__DOT__memory_to_register_writeback PORT
    1:2: VAR 0x55573e4ee910 <e39425> {p19} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_writeback_register__DOT__HI_register_write_writeback PORT
    1:2: VAR 0x55573e4eeb10 <e39426> {p20} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_writeback_register__DOT__LO_register_write_writeback PORT
    1:2: VAR 0x55573e4eed10 <e39427> {p21} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_writeback_register__DOT__HALT_writeback PORT
    1:2: VAR 0x55573e4eeed0 <e39428> {p22} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__memory_writeback_register__DOT__op_writeback PORT
    1:2: VAR 0x55573e4ef090 <e39429> {p23} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__memory_writeback_register__DOT__byteenable_writeback PORT
    1:2: VAR 0x55573e4ef270 <e39430> {p24} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_writeback_register__DOT__src_A_ALU_writeback PORT
    1:2: VAR 0x55573e4ef450 <e39431> {p27} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_writeback_register__DOT__ALU_output_memory PORT
    1:2: VAR 0x55573e4ef630 <e39432> {p28} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__memory_writeback_register__DOT__write_register_memory PORT
    1:2: VAR 0x55573e4ef810 <e39433> {p29} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_writeback_register__DOT__ALU_HI_output_memory PORT
    1:2: VAR 0x55573e4ef9f0 <e39434> {p30} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_writeback_register__DOT__ALU_LO_output_memory PORT
    1:2: VAR 0x55573e4efbd0 <e39435> {p32} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_writeback_register__DOT__ALU_output_writeback PORT
    1:2: VAR 0x55573e4efdb0 <e39436> {p33} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__memory_writeback_register__DOT__write_register_writeback PORT
    1:2: VAR 0x55573e4effb0 <e39437> {p34} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_writeback_register__DOT__ALU_HI_output_writeback PORT
    1:2: VAR 0x55573e4f0190 <e39438> {p35} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_writeback_register__DOT__ALU_LO_output_writeback PORT
    1:2: ALWAYS 0x55573e4f0370 <e15617> {p38} [always_ff]
    1:2:1: SENTREE 0x55573e4f0430 <e15407> {p38}
    1:2:1:1: SENITEM 0x55573e4f04f0 <e15401> {p38} [POS]
    1:2:1:1:1: VARREF 0x55573e4f05b0 <e39439> {p38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x55573e3f6110 <e35862> {c22} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__internal_clk VAR
    1:2:1:1: SENITEM 0x55573e4f06d0 <e15406> {p38} [POS]
    1:2:1:1:1: VARREF 0x55573e4f0790 <e39440> {p38} @dt=0x55573dec2600@(G/w1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [P] PORT
    1:2:2: IF 0x55573e4f08b0 <e42418> {p39}
    1:2:2:1: VARREF 0x55573e4f0980 <e39441> {p39} @dt=0x55573dec2600@(G/w1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [P] PORT
    1:2:2:2: ASSIGNDLY 0x55573e4f0aa0 <e42412> {p40} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:1: CONST 0x55573e4f0b60 <e39442> {p40} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55573e4f0d10 <e39443> {p40} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_writeback [LV] => VAR 0x55573e401d90 <e36053> {c138} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_writeback VAR
    1:2:2:2: ASSIGNDLY 0x55573e4f0e60 <e39447> {p41} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:1: CONST 0x55573e4f0f20 <e39445> {p41} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55573e4f10d0 <e39446> {p41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_writeback [LV] => VAR 0x55573e402210 <e36056> {c141} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_writeback VAR
    1:2:2:2: ASSIGNDLY 0x55573e4f1220 <e39450> {p42} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:1: CONST 0x55573e4f12e0 <e39448> {p42} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55573e4f1490 <e39449> {p42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_writeback [LV] => VAR 0x55573e401f10 <e36054> {c139} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_writeback VAR
    1:2:2:2: ASSIGNDLY 0x55573e4f15e0 <e39453> {p43} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:1: CONST 0x55573e4f16a0 <e39451> {p43} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55573e4f1850 <e39452> {p43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_writeback [LV] => VAR 0x55573e402090 <e36055> {c140} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_writeback VAR
    1:2:2:2: ASSIGNDLY 0x55573e4f19a0 <e39465> {p44} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:1: CONST 0x55573e4f1a60 <e39463> {p44} @dt=0x55573e2b6260@(G/sw32)  32'sh0
    1:2:2:2:2: VARREF 0x55573e4f1c10 <e39464> {p44} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_writeback [LV] => VAR 0x55573e402f90 <e36065> {c152} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_writeback VAR
    1:2:2:2: ASSIGNDLY 0x55573e4f1d50 <e39468> {p45} @dt=0x55573def9b80@(G/w5)
    1:2:2:2:1: CONST 0x55573e4f1e10 <e39466> {p45} @dt=0x55573def9b80@(G/w5)  5'h0
    1:2:2:2:2: VARREF 0x55573e4f1fc0 <e39467> {p45} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_writeback [LV] => VAR 0x55573e402990 <e36061> {c148} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_writeback VAR
    1:2:2:2: ASSIGNDLY 0x55573e4f2110 <e39480> {p46} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:1: CONST 0x55573e4f21d0 <e39478> {p46} @dt=0x55573e2b6260@(G/sw32)  32'sh0
    1:2:2:2:2: VARREF 0x55573e4f2380 <e39479> {p46} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback [LV] => VAR 0x55573e402c90 <e36063> {c150} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback VAR
    1:2:2:2: ASSIGNDLY 0x55573e4f24c0 <e39492> {p47} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:1: CONST 0x55573e4f2580 <e39490> {p47} @dt=0x55573e2b6260@(G/sw32)  32'sh0
    1:2:2:2:2: VARREF 0x55573e4f2730 <e39491> {p47} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback [LV] => VAR 0x55573e402e10 <e36064> {c151} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback VAR
    1:2:2:2: ASSIGNDLY 0x55573e4f2870 <e39495> {p48} @dt=0x55573dec2600@(G/w1)
    1:2:2:2:1: CONST 0x55573e4f2930 <e39493> {p48} @dt=0x55573dec2600@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55573e4f2ae0 <e39494> {p48} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_writeback [LV] => VAR 0x55573e402390 <e36057> {c142} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_writeback VAR
    1:2:2:2: ASSIGNDLY 0x55573e4f2c00 <e39498> {p49} @dt=0x55573def2220@(G/w6)
    1:2:2:2:1: CONST 0x55573e4f2cc0 <e39496> {p49} @dt=0x55573def2220@(G/w6)  6'h0
    1:2:2:2:2: VARREF 0x55573e4f2e70 <e39497> {p49} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_writeback [LV] => VAR 0x55573e402510 <e36058> {c143} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_writeback VAR
    1:2:2:2: ASSIGNDLY 0x55573e4f2f90 <e39501> {p50} @dt=0x55573dee7ca0@(G/w4)
    1:2:2:2:1: CONST 0x55573e4f3050 <e39499> {p50} @dt=0x55573dee7ca0@(G/w4)  4'h0
    1:2:2:2:2: VARREF 0x55573e4f3200 <e39500> {p50} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback [LV] => VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:2:2: ASSIGNDLY 0x55573e4f3340 <e39513> {p51} @dt=0x55573dee44c0@(G/w32)
    1:2:2:2:1: CONST 0x55573e4f3400 <e39511> {p51} @dt=0x55573e2b6260@(G/sw32)  32'sh0
    1:2:2:2:2: VARREF 0x55573e4f35b0 <e39512> {p51} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback [LV] => VAR 0x55573e402810 <e36060> {c145} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback VAR
    1:2:2:3: ASSIGNDLY 0x55573e4f36f0 <e42415> {p54} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:1: VARREF 0x55573e4f37b0 <e39514> {p54} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_memory [RV] <- VAR 0x55573e400290 <e36035> {c116} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2:2:3:2: VARREF 0x55573e4f38f0 <e39515> {p54} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_writeback [LV] => VAR 0x55573e401d90 <e36053> {c138} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_writeback VAR
    1:2:2:3: ASSIGNDLY 0x55573e4f3a40 <e39519> {p55} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:1: VARREF 0x55573e4f3b00 <e39517> {p55} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory [RV] <- VAR 0x55573e400590 <e36037> {c118} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory VAR
    1:2:2:3:2: VARREF 0x55573e4f3c50 <e39518> {p55} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_writeback [LV] => VAR 0x55573e402210 <e36056> {c141} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_writeback VAR
    1:2:2:3: ASSIGNDLY 0x55573e4f3da0 <e39522> {p57} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:1: VARREF 0x55573e4f3e60 <e39520> {p57} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_memory [RV] <- VAR 0x55573e400890 <e36039> {c120} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_memory VAR
    1:2:2:3:2: VARREF 0x55573e4f3fb0 <e39521> {p57} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_writeback [LV] => VAR 0x55573e401f10 <e36054> {c139} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_writeback VAR
    1:2:2:3: ASSIGNDLY 0x55573e4f4100 <e39525> {p58} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:1: VARREF 0x55573e4f41c0 <e39523> {p58} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_memory [RV] <- VAR 0x55573e400a10 <e36040> {c121} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_memory VAR
    1:2:2:3:2: VARREF 0x55573e4f4310 <e39524> {p58} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_writeback [LV] => VAR 0x55573e402090 <e36055> {c140} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_writeback VAR
    1:2:2:3: ASSIGNDLY 0x55573e4f4460 <e39528> {p60} @dt=0x55573dee44c0@(G/w32)
    1:2:2:3:1: VARREF 0x55573e4f4520 <e39526> {p60} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:2:3:2: VARREF 0x55573e4f4660 <e39527> {p60} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_writeback [LV] => VAR 0x55573e402f90 <e36065> {c152} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_writeback VAR
    1:2:2:3: ASSIGNDLY 0x55573e4f47a0 <e39531> {p61} @dt=0x55573def9b80@(G/w5)
    1:2:2:3:1: VARREF 0x55573e4f4860 <e39529> {p61} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x55573e400410 <e36036> {c117} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:2:3:2: VARREF 0x55573e4f49a0 <e39530> {p61} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_writeback [LV] => VAR 0x55573e402990 <e36061> {c148} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_writeback VAR
    1:2:2:3: ASSIGNDLY 0x55573e4f4af0 <e39534> {p62} @dt=0x55573dee44c0@(G/w32)
    1:2:2:3:1: VARREF 0x55573e4f4bb0 <e39532> {p62} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory [RV] <- VAR 0x55573e401490 <e36047> {c130} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory VAR
    1:2:2:3:2: VARREF 0x55573e4f4cf0 <e39533> {p62} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback [LV] => VAR 0x55573e402c90 <e36063> {c150} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback VAR
    1:2:2:3: ASSIGNDLY 0x55573e4f4e30 <e39537> {p63} @dt=0x55573dee44c0@(G/w32)
    1:2:2:3:1: VARREF 0x55573e4f4ef0 <e39535> {p63} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory [RV] <- VAR 0x55573e401610 <e36048> {c131} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory VAR
    1:2:2:3:2: VARREF 0x55573e4f5030 <e39536> {p63} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback [LV] => VAR 0x55573e402e10 <e36064> {c151} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback VAR
    1:2:2:3: ASSIGNDLY 0x55573e4f5170 <e39540> {p64} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:1: VARREF 0x55573e4f5230 <e39538> {p64} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_memory [RV] <- VAR 0x55573e400e90 <e36043> {c124} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_memory VAR
    1:2:2:3:2: VARREF 0x55573e4f5350 <e39539> {p64} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_writeback [LV] => VAR 0x55573e402390 <e36057> {c142} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_writeback VAR
    1:2:2:3: ASSIGNDLY 0x55573e4f5470 <e39543> {p67} @dt=0x55573def2220@(G/w6)
    1:2:2:3:1: VARREF 0x55573e4f5530 <e39541> {p67} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_memory [RV] <- VAR 0x55573e401010 <e36044> {c125} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2:2:3:2: VARREF 0x55573e4f5650 <e39542> {p67} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_writeback [LV] => VAR 0x55573e402510 <e36058> {c143} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_writeback VAR
    1:2:2:3: ASSIGNDLY 0x55573e4f5770 <e39546> {p68} @dt=0x55573dee7ca0@(G/w4)
    1:2:2:3:1: VARREF 0x55573e4f5830 <e39544> {p68} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory [RV] <- VAR 0x55573e401190 <e36045> {c126} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory VAR
    1:2:2:3:2: VARREF 0x55573e4f5970 <e39545> {p68} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback [LV] => VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:2:3: ASSIGNDLY 0x55573e4f5ab0 <e39549> {p69} @dt=0x55573dee44c0@(G/w32)
    1:2:2:3:1: VARREF 0x55573e4f5b70 <e39547> {p69} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_memory [RV] <- VAR 0x55573e401c10 <e36052> {c135} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_memory VAR
    1:2:2:3:2: VARREF 0x55573e4f5cb0 <e39548> {p69} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback [LV] => VAR 0x55573e402810 <e36060> {c145} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback VAR
    1:2: ASSIGNALIAS 0x55573e4f5df0 <e46402#> {i6} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e4f5eb0 <e46399#> {i6} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_writeback [RV] <- VAR 0x55573e402210 <e36056> {c141} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_writeback VAR
    1:2:2: VARREF 0x55573e4f6000 <e46400#> {i6} @dt=0x55573dec2600@(G/w1)  writeback_mux__DOT__control [LV] => VAR 0x55573e4f6df0 <e38605> {i6} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__writeback_mux__DOT__control PORT
    1:2: ASSIGNALIAS 0x55573e4f6120 <e46411#> {i7} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e4f61e0 <e46408#> {i7} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_writeback [RV] <- VAR 0x55573e402f90 <e36065> {c152} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_writeback VAR
    1:2:2: VARREF 0x55573e4f6320 <e46409#> {i7} @dt=0x55573dee44c0@(G/w32)  writeback_mux__DOT__input_0 [LV] => VAR 0x55573e4f6fa0 <e38606> {i7} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__writeback_mux__DOT__input_0 PORT
    1:2: ASSIGNALIAS 0x55573e4f6440 <e46420#> {i8} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e4f6500 <e46417#> {i8} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback_filtered [RV] <- VAR 0x55573e403290 <e36067> {c154} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback_filtered VAR
    1:2:2: VARREF 0x55573e4f6650 <e46418#> {i8} @dt=0x55573dee44c0@(G/w32)  writeback_mux__DOT__input_1 [LV] => VAR 0x55573e4f7150 <e38607> {i8} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__writeback_mux__DOT__input_1 PORT
    1:2: ASSIGNALIAS 0x55573e4f6770 <e46429#> {i10} @dt=0x55573dee44c0@(G/w32)
    1:2:1: VARREF 0x55573e4f6830 <e46426#> {i10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__result_writeback [RV] <- VAR 0x55573e402b10 <e36062> {c149} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__result_writeback VAR
    1:2:2: VARREF 0x55573e4f6970 <e46427#> {i10} @dt=0x55573dee44c0@(G/w32)  writeback_mux__DOT__resolved [LV] => VAR 0x55573e4f7300 <e38608> {i10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__writeback_mux__DOT__resolved PORT
    1:2: VAR 0x55573e4f6a90 <e46431#> {i3} @dt=0x55573e2b6260@(G/sw32)  mips_cpu_bus__DOT__writeback_mux__DOT__BUS_WIDTH GPARAM
    1:2:3: CONST 0x55573e4f6c40 <e38603> {c209} @dt=0x55573e2b6260@(G/sw32)  32'sh20
    1:2: VAR 0x55573e4f6df0 <e38605> {i6} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__writeback_mux__DOT__control PORT
    1:2: VAR 0x55573e4f6fa0 <e38606> {i7} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__writeback_mux__DOT__input_0 PORT
    1:2: VAR 0x55573e4f7150 <e38607> {i8} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__writeback_mux__DOT__input_1 PORT
    1:2: VAR 0x55573e4f7300 <e38608> {i10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__writeback_mux__DOT__resolved PORT
    1:2: ASSIGNW 0x55573e4f74b0 <e38614> {i13} @dt=0x55573dee44c0@(G/w32)
    1:2:1: COND 0x55573e4f7570 <e38612> {i13} @dt=0x55573dee44c0@(G/w32)
    1:2:1:1: VARREF 0x55573e4f7630 <e38609> {i13} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_writeback [RV] <- VAR 0x55573e402210 <e36056> {c141} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_writeback VAR
    1:2:1:2: VARREF 0x55573e4f7780 <e38610> {i13} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback_filtered [RV] <- VAR 0x55573e403290 <e36067> {c154} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback_filtered VAR
    1:2:1:3: VARREF 0x55573e4f78d0 <e38611> {i13} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_writeback [RV] <- VAR 0x55573e402f90 <e36065> {c152} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_writeback VAR
    1:2:2: VARREF 0x55573e4f7a10 <e38613> {i13} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__result_writeback [LV] => VAR 0x55573e402b10 <e36062> {c149} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__result_writeback VAR
    1:2: ASSIGNALIAS 0x55573e4f7b50 <e46445#> {h2} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e4f7c10 <e46442#> {h2} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode [RV] <- VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:2: VARREF 0x55573e4f7d30 <e46443#> {h2} @dt=0x55573dec2600@(G/w1)  hazard_unit__DOT__branch_decode [LV] => VAR 0x55573e4fcf90 <e46672#> {h2} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__branch_decode PORT
    1:2: ASSIGNALIAS 0x55573e4f7e50 <e46454#> {h3} @dt=0x55573def9b80@(G/w5)
    1:2:1: VARREF 0x55573e4f7f10 <e46451#> {h3} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rs_decode [RV] <- VAR 0x55573e3f8ec0 <e35899> {c57} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rs_decode VAR
    1:2:2: VARREF 0x55573e4f8030 <e46452#> {h3} @dt=0x55573def9b80@(G/w5)  hazard_unit__DOT__Rs_decode [LV] => VAR 0x55573e4fd140 <e38352> {h3} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__hazard_unit__DOT__Rs_decode PORT
    1:2: ASSIGNALIAS 0x55573e4f8150 <e46463#> {h4} @dt=0x55573def9b80@(G/w5)
    1:2:1: VARREF 0x55573e4f8210 <e46460#> {h4} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rt_decode [RV] <- VAR 0x55573e3f9f20 <e35927> {c60} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rt_decode VAR
    1:2:2: VARREF 0x55573e4f8330 <e46461#> {h4} @dt=0x55573def9b80@(G/w5)  hazard_unit__DOT__Rt_decode [LV] => VAR 0x55573e4fd2f0 <e38353> {h4} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__hazard_unit__DOT__Rt_decode PORT
    1:2: ASSIGNALIAS 0x55573e4f8450 <e46472#> {h5} @dt=0x55573def9b80@(G/w5)
    1:2:1: VARREF 0x55573e4f8510 <e46469#> {h5} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rs_execute [RV] <- VAR 0x55573e3ff810 <e36028> {c107} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rs_execute VAR
    1:2:2: VARREF 0x55573e4f8630 <e46470#> {h5} @dt=0x55573def9b80@(G/w5)  hazard_unit__DOT__Rs_execute [LV] => VAR 0x55573e4fd4a0 <e38354> {h5} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__hazard_unit__DOT__Rs_execute PORT
    1:2: ASSIGNALIAS 0x55573e4f8750 <e46481#> {h6} @dt=0x55573def9b80@(G/w5)
    1:2:1: VARREF 0x55573e4f8810 <e46478#> {h6} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x55573e3ff990 <e36029> {c108} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:2: VARREF 0x55573e4f8930 <e46479#> {h6} @dt=0x55573def9b80@(G/w5)  hazard_unit__DOT__Rt_execute [LV] => VAR 0x55573e4fd650 <e38355> {h6} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__hazard_unit__DOT__Rt_execute PORT
    1:2: ASSIGNALIAS 0x55573e4f8a50 <e46490#> {h7} @dt=0x55573def9b80@(G/w5)
    1:2:1: VARREF 0x55573e4f8b10 <e46487#> {h7} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_execute [RV] <- VAR 0x55573e3fdb90 <e36009> {c86} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_execute VAR
    1:2:2: VARREF 0x55573e4f8c50 <e46488#> {h7} @dt=0x55573def9b80@(G/w5)  hazard_unit__DOT__write_register_execute [LV] => VAR 0x55573e4fd800 <e38356> {h7} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__hazard_unit__DOT__write_register_execute PORT
    1:2: ASSIGNALIAS 0x55573e4f8d90 <e46499#> {h8} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e4f8e50 <e46496#> {h8} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_execute [RV] <- VAR 0x55573e3fd890 <e36007> {c84} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_execute VAR
    1:2:2: VARREF 0x55573e4f8fa0 <e46497#> {h8} @dt=0x55573dec2600@(G/w1)  hazard_unit__DOT__memory_to_register_execute [LV] => VAR 0x55573e4fd9e0 <e38357> {h8} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__memory_to_register_execute PORT
    1:2: ASSIGNALIAS 0x55573e4f90f0 <e46508#> {h9} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e4f91b0 <e46505#> {h9} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_execute [RV] <- VAR 0x55573e3fe310 <e36014> {c91} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_execute VAR
    1:2:2: VARREF 0x55573e4f92f0 <e46506#> {h9} @dt=0x55573dec2600@(G/w1)  hazard_unit__DOT__register_write_execute [LV] => VAR 0x55573e4fdbd0 <e38358> {h9} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__register_write_execute PORT
    1:2: ASSIGNALIAS 0x55573e4f9430 <e46517#> {h10} @dt=0x55573def9b80@(G/w5)
    1:2:1: VARREF 0x55573e4f94f0 <e46514#> {h10} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x55573e400410 <e36036> {c117} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:2: VARREF 0x55573e4f9630 <e46515#> {h10} @dt=0x55573def9b80@(G/w5)  hazard_unit__DOT__write_register_memory [LV] => VAR 0x55573e4fddb0 <e38359> {h10} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__hazard_unit__DOT__write_register_memory PORT
    1:2: ASSIGNALIAS 0x55573e4f9770 <e46526#> {h11} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e4f9830 <e46523#> {h11} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory [RV] <- VAR 0x55573e400590 <e36037> {c118} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory VAR
    1:2:2: VARREF 0x55573e4f9980 <e46524#> {h11} @dt=0x55573dec2600@(G/w1)  hazard_unit__DOT__memory_to_register_memory [LV] => VAR 0x55573e4fdf80 <e38360> {h11} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__memory_to_register_memory PORT
    1:2: ASSIGNALIAS 0x55573e4f9ad0 <e46535#> {h12} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e4f9b90 <e46532#> {h12} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_memory [RV] <- VAR 0x55573e400290 <e36035> {c116} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2:2: VARREF 0x55573e4f9cd0 <e46533#> {h12} @dt=0x55573dec2600@(G/w1)  hazard_unit__DOT__register_write_memory [LV] => VAR 0x55573e4fe170 <e38361> {h12} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__register_write_memory PORT
    1:2: ASSIGNALIAS 0x55573e4f9e10 <e46544#> {h13} @dt=0x55573def9b80@(G/w5)
    1:2:1: VARREF 0x55573e4f9ed0 <e46541#> {h13} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_writeback [RV] <- VAR 0x55573e402990 <e36061> {c148} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_writeback VAR
    1:2:2: VARREF 0x55573e4fa020 <e46542#> {h13} @dt=0x55573def9b80@(G/w5)  hazard_unit__DOT__write_register_writeback [LV] => VAR 0x55573e4fe340 <e38362> {h13} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__hazard_unit__DOT__write_register_writeback PORT
    1:2: ASSIGNALIAS 0x55573e4fa170 <e46553#> {h14} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e4fa230 <e46550#> {h14} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_writeback [RV] <- VAR 0x55573e401d90 <e36053> {c138} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_writeback VAR
    1:2:2: VARREF 0x55573e4fa380 <e46551#> {h14} @dt=0x55573dec2600@(G/w1)  hazard_unit__DOT__register_write_writeback [LV] => VAR 0x55573e4fe530 <e38363> {h14} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__register_write_writeback PORT
    1:2: ASSIGNALIAS 0x55573e4fa4d0 <e46562#> {h15} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e4fa590 <e46559#> {h15} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute [RV] <- VAR 0x55573e3fe490 <e36015> {c92} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute VAR
    1:2:2: VARREF 0x55573e4fa6f0 <e46560#> {h15} @dt=0x55573dec2600@(G/w1)  hazard_unit__DOT__program_counter_multiplexer_jump_execute [LV] => VAR 0x55573e4fe720 <e38364> {h15} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__program_counter_multiplexer_jump_execute PORT
    1:2: ASSIGNALIAS 0x55573e4fa850 <e46571#> {h16} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e4fa910 <e46568#> {h16} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_memory [RV] <- VAR 0x55573e400890 <e36039> {c120} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_memory VAR
    1:2:2: VARREF 0x55573e4faa60 <e46569#> {h16} @dt=0x55573dec2600@(G/w1)  hazard_unit__DOT__HI_register_write_memory [LV] => VAR 0x55573e4fe930 <e38365> {h16} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__HI_register_write_memory PORT
    1:2: ASSIGNALIAS 0x55573e4fabb0 <e46580#> {h17} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e4fac70 <e46577#> {h17} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_memory [RV] <- VAR 0x55573e400a10 <e36040> {c121} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_memory VAR
    1:2:2: VARREF 0x55573e4fadc0 <e46578#> {h17} @dt=0x55573dec2600@(G/w1)  hazard_unit__DOT__LO_register_write_memory [LV] => VAR 0x55573e4feb20 <e38366> {h17} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__LO_register_write_memory PORT
    1:2: ASSIGNALIAS 0x55573e4faf10 <e46589#> {h18} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e4fafd0 <e46586#> {h18} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_writeback [RV] <- VAR 0x55573e402090 <e36055> {c140} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_writeback VAR
    1:2:2: VARREF 0x55573e4fb120 <e46587#> {h18} @dt=0x55573dec2600@(G/w1)  hazard_unit__DOT__LO_register_write_writeback [LV] => VAR 0x55573e4fed10 <e38367> {h18} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__LO_register_write_writeback PORT
    1:2: ASSIGNALIAS 0x55573e4fb270 <e46598#> {h19} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e4fb330 <e46595#> {h19} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_writeback [RV] <- VAR 0x55573e401f10 <e36054> {c139} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_writeback VAR
    1:2:2: VARREF 0x55573e4fb480 <e46596#> {h19} @dt=0x55573dec2600@(G/w1)  hazard_unit__DOT__HI_register_write_writeback [LV] => VAR 0x55573e4fef00 <e38368> {h19} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__HI_register_write_writeback PORT
    1:2: ASSIGNALIAS 0x55573e4fb5d0 <e46607#> {h20} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e4fb690 <e46604#> {h20} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute [RV] <- VAR 0x55573e3fe790 <e36017> {c94} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute VAR
    1:2:2: VARREF 0x55573e4fb7d0 <e46605#> {h20} @dt=0x55573dec2600@(G/w1)  hazard_unit__DOT__using_HI_LO_execute [LV] => VAR 0x55573e4ff0f0 <e38369> {h20} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__using_HI_LO_execute PORT
    1:2: ASSIGNALIAS 0x55573e4fb910 <e46616#> {h22} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e4fb9d0 <e46613#> {h22} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__stall_fetch [RV] <- VAR 0x55573e403410 <e36068> {c157} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__stall_fetch VAR
    1:2:2: VARREF 0x55573e4fbaf0 <e46614#> {h22} @dt=0x55573dec2600@(G/w1)  hazard_unit__DOT__stall_fetch [LV] => VAR 0x55573e4ff2c0 <e38370> {h22} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__stall_fetch PORT
    1:2: ASSIGNALIAS 0x55573e4fbc10 <e46625#> {h23} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e4fbcd0 <e46622#> {h23} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__stall_decode [RV] <- VAR 0x55573e403590 <e36069> {c158} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__stall_decode VAR
    1:2:2: VARREF 0x55573e4fbdf0 <e46623#> {h23} @dt=0x55573dec2600@(G/w1)  hazard_unit__DOT__stall_decode [LV] => VAR 0x55573e4ff470 <e38371> {h23} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__stall_decode PORT
    1:2: ASSIGNALIAS 0x55573e4fbf10 <e46634#> {h24} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e4fbfd0 <e46631#> {h24} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__forward_A_decode [RV] <- VAR 0x55573e403710 <e36070> {c159} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__forward_A_decode VAR
    1:2:2: VARREF 0x55573e4fc110 <e46632#> {h24} @dt=0x55573dec2600@(G/w1)  hazard_unit__DOT__forward_register_file_output_A_decode [LV] => VAR 0x55573e4ff620 <e38372> {h24} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__forward_register_file_output_A_decode PORT
    1:2: ASSIGNALIAS 0x55573e4fc260 <e46643#> {h25} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e4fc320 <e46640#> {h25} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__forward_B_decode [RV] <- VAR 0x55573e403890 <e36071> {c160} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__forward_B_decode VAR
    1:2:2: VARREF 0x55573e4fc460 <e46641#> {h25} @dt=0x55573dec2600@(G/w1)  hazard_unit__DOT__forward_register_file_output_B_decode [LV] => VAR 0x55573e4ff810 <e38373> {h25} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__forward_register_file_output_B_decode PORT
    1:2: ASSIGNALIAS 0x55573e4fc5b0 <e46652#> {h26} @dt=0x55573dec2600@(G/w1)
    1:2:1: VARREF 0x55573e4fc670 <e46649#> {h26} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x55573e403a10 <e36072> {c161} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:2: VARREF 0x55573e4fc7b0 <e46650#> {h26} @dt=0x55573dec2600@(G/w1)  hazard_unit__DOT__flush_execute_register [LV] => VAR 0x55573e4ffa00 <e38374> {h26} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__flush_execute_register PORT
    1:2: ASSIGNALIAS 0x55573e4fc8f0 <e46661#> {h27} @dt=0x55573df45fe0@(G/w3)
    1:2:1: VARREF 0x55573e4fc9b0 <e46658#> {h27} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus__DOT__forward_A_execute [RV] <- VAR 0x55573e403b90 <e33717> {c162} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus__DOT__forward_A_execute VAR
    1:2:2: VARREF 0x55573e4fcaf0 <e46659#> {h27} @dt=0x55573df45fe0@(G/w3)  hazard_unit__DOT__forward_register_file_output_A_execute [LV] => VAR 0x55573e4ffbe0 <e38375> {h27} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus__DOT__hazard_unit__DOT__forward_register_file_output_A_execute PORT
    1:2: ASSIGNALIAS 0x55573e4fcc40 <e46670#> {h28} @dt=0x55573df45fe0@(G/w3)
    1:2:1: VARREF 0x55573e4fcd00 <e46667#> {h28} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus__DOT__forward_B_execute [RV] <- VAR 0x55573e403d10 <e36073> {c163} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus__DOT__forward_B_execute VAR
    1:2:2: VARREF 0x55573e4fce40 <e46668#> {h28} @dt=0x55573df45fe0@(G/w3)  hazard_unit__DOT__forward_register_file_output_B_execute [LV] => VAR 0x55573e4ffde0 <e38376> {h28} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus__DOT__hazard_unit__DOT__forward_register_file_output_B_execute PORT
    1:2: VAR 0x55573e4fcf90 <e46672#> {h2} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__branch_decode PORT
    1:2: VAR 0x55573e4fd140 <e38352> {h3} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__hazard_unit__DOT__Rs_decode PORT
    1:2: VAR 0x55573e4fd2f0 <e38353> {h4} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__hazard_unit__DOT__Rt_decode PORT
    1:2: VAR 0x55573e4fd4a0 <e38354> {h5} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__hazard_unit__DOT__Rs_execute PORT
    1:2: VAR 0x55573e4fd650 <e38355> {h6} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__hazard_unit__DOT__Rt_execute PORT
    1:2: VAR 0x55573e4fd800 <e38356> {h7} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__hazard_unit__DOT__write_register_execute PORT
    1:2: VAR 0x55573e4fd9e0 <e38357> {h8} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__memory_to_register_execute PORT
    1:2: VAR 0x55573e4fdbd0 <e38358> {h9} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__register_write_execute PORT
    1:2: VAR 0x55573e4fddb0 <e38359> {h10} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__hazard_unit__DOT__write_register_memory PORT
    1:2: VAR 0x55573e4fdf80 <e38360> {h11} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__memory_to_register_memory PORT
    1:2: VAR 0x55573e4fe170 <e38361> {h12} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__register_write_memory PORT
    1:2: VAR 0x55573e4fe340 <e38362> {h13} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__hazard_unit__DOT__write_register_writeback PORT
    1:2: VAR 0x55573e4fe530 <e38363> {h14} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__register_write_writeback PORT
    1:2: VAR 0x55573e4fe720 <e38364> {h15} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__program_counter_multiplexer_jump_execute PORT
    1:2: VAR 0x55573e4fe930 <e38365> {h16} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__HI_register_write_memory PORT
    1:2: VAR 0x55573e4feb20 <e38366> {h17} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__LO_register_write_memory PORT
    1:2: VAR 0x55573e4fed10 <e38367> {h18} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__LO_register_write_writeback PORT
    1:2: VAR 0x55573e4fef00 <e38368> {h19} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__HI_register_write_writeback PORT
    1:2: VAR 0x55573e4ff0f0 <e38369> {h20} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__using_HI_LO_execute PORT
    1:2: VAR 0x55573e4ff2c0 <e38370> {h22} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__stall_fetch PORT
    1:2: VAR 0x55573e4ff470 <e38371> {h23} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__stall_decode PORT
    1:2: VAR 0x55573e4ff620 <e38372> {h24} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__forward_register_file_output_A_decode PORT
    1:2: VAR 0x55573e4ff810 <e38373> {h25} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__forward_register_file_output_B_decode PORT
    1:2: VAR 0x55573e4ffa00 <e38374> {h26} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__flush_execute_register PORT
    1:2: VAR 0x55573e4ffbe0 <e38375> {h27} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus__DOT__hazard_unit__DOT__forward_register_file_output_A_execute PORT
    1:2: VAR 0x55573e4ffde0 <e38376> {h28} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus__DOT__hazard_unit__DOT__forward_register_file_output_B_execute PORT
    1:2: VAR 0x55573e4fffe0 <e38377> {h31} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall VAR
    1:2: VAR 0x55573e500190 <e38378> {h32} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall VAR
    1:2: ALWAYS 0x55573e500340 <e11137> {h34} [always_comb]
    1:2:2: IF 0x55573e500400 <e42352> {h36}
    1:2:2:1: AND 0x55573e5004d0 <e41127> {h36} @dt=0x55573dec2600@(G/w1)
    1:2:2:1:1: AND 0x55573e500590 <e41123> {h36} @dt=0x55573dec2600@(G/w1)
    1:2:2:1:1:1: NEQ 0x55573e500650 <e41113> {h36} @dt=0x55573dec2600@(G/w1)
    1:2:2:1:1:1:1: CONST 0x55573e500710 <e41107> {h36} @dt=0x55573def9b80@(G/w5)  5'h0
    1:2:2:1:1:1:2: VARREF 0x55573e5008c0 <e41099> {h36} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rs_execute [RV] <- VAR 0x55573e3ff810 <e36028> {c107} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rs_execute VAR
    1:2:2:1:1:2: EQ 0x55573e5009e0 <e41114> {h36} @dt=0x55573dec2600@(G/w1)
    1:2:2:1:1:2:1: VARREF 0x55573e500aa0 <e38392> {h36} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rs_execute [RV] <- VAR 0x55573e3ff810 <e36028> {c107} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rs_execute VAR
    1:2:2:1:1:2:2: VARREF 0x55573e500bc0 <e38393> {h36} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x55573e400410 <e36036> {c117} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:2:1:2: VARREF 0x55573e500d00 <e41124> {h36} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_memory [RV] <- VAR 0x55573e400290 <e36035> {c116} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2:2:2: ASSIGN 0x55573e500e40 <e42322> {h37} @dt=0x55573df45fe0@(G/w3)
    1:2:2:2:1: CONST 0x55573e500f00 <e38398> {h37} @dt=0x55573df45fe0@(G/w3)  3'h2
    1:2:2:2:2: VARREF 0x55573e5010b0 <e38399> {h37} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus__DOT__forward_A_execute [LV] => VAR 0x55573e403b90 <e33717> {c162} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus__DOT__forward_A_execute VAR
    1:2:2:3: IF 0x55573e5011f0 <e10812> {h38}
    1:2:2:3:1: AND 0x55573e5012c0 <e41137> {h38} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:1:1: VARREF 0x55573e501380 <e41133> {h38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute [RV] <- VAR 0x55573e3fe790 <e36017> {c94} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute VAR
    1:2:2:3:1:2: VARREF 0x55573e5014c0 <e41134> {h38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_memory [RV] <- VAR 0x55573e400a10 <e36040> {c121} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_memory VAR
    1:2:2:3:2: ASSIGN 0x55573e501610 <e42325> {h39} @dt=0x55573df45fe0@(G/w3)
    1:2:2:3:2:1: CONST 0x55573e5016d0 <e38404> {h39} @dt=0x55573df45fe0@(G/w3)  3'h4
    1:2:2:3:2:2: VARREF 0x55573e501880 <e38405> {h39} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus__DOT__forward_A_execute [LV] => VAR 0x55573e403b90 <e33717> {c162} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus__DOT__forward_A_execute VAR
    1:2:2:3:3: IF 0x55573e5019c0 <e10810> {h40}
    1:2:2:3:3:1: AND 0x55573e501a90 <e41176> {h40} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:3:1:1: AND 0x55573e501b50 <e41172> {h40} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:3:1:1:1: NEQ 0x55573e501c10 <e41162> {h40} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:3:1:1:1:1: CONST 0x55573e501cd0 <e41156> {h40} @dt=0x55573def9b80@(G/w5)  5'h0
    1:2:2:3:3:1:1:1:2: VARREF 0x55573e501e80 <e41148> {h40} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rs_execute [RV] <- VAR 0x55573e3ff810 <e36028> {c107} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rs_execute VAR
    1:2:2:3:3:1:1:2: EQ 0x55573e501fa0 <e41163> {h40} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:3:1:1:2:1: VARREF 0x55573e502060 <e38420> {h40} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rs_execute [RV] <- VAR 0x55573e3ff810 <e36028> {c107} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rs_execute VAR
    1:2:2:3:3:1:1:2:2: VARREF 0x55573e502180 <e38421> {h40} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_writeback [RV] <- VAR 0x55573e402990 <e36061> {c148} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_writeback VAR
    1:2:2:3:3:1:2: VARREF 0x55573e5022d0 <e41173> {h40} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_writeback [RV] <- VAR 0x55573e401d90 <e36053> {c138} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_writeback VAR
    1:2:2:3:3:2: ASSIGN 0x55573e502420 <e42328> {h41} @dt=0x55573df45fe0@(G/w3)
    1:2:2:3:3:2:1: CONST 0x55573e5024e0 <e38426> {h41} @dt=0x55573df45fe0@(G/w3)  3'h1
    1:2:2:3:3:2:2: VARREF 0x55573e502690 <e38427> {h41} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus__DOT__forward_A_execute [LV] => VAR 0x55573e403b90 <e33717> {c162} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus__DOT__forward_A_execute VAR
    1:2:2:3:3:3: IF 0x55573e5027d0 <e10808> {h42}
    1:2:2:3:3:3:1: AND 0x55573e5028a0 <e41186> {h42} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:3:3:1:1: VARREF 0x55573e502960 <e41182> {h42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute [RV] <- VAR 0x55573e3fe790 <e36017> {c94} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute VAR
    1:2:2:3:3:3:1:2: VARREF 0x55573e502aa0 <e41183> {h42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_writeback [RV] <- VAR 0x55573e402090 <e36055> {c140} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_writeback VAR
    1:2:2:3:3:3:2: ASSIGN 0x55573e502bf0 <e42331> {h43} @dt=0x55573df45fe0@(G/w3)
    1:2:2:3:3:3:2:1: CONST 0x55573e502cb0 <e38432> {h43} @dt=0x55573df45fe0@(G/w3)  3'h3
    1:2:2:3:3:3:2:2: VARREF 0x55573e502e60 <e38433> {h43} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus__DOT__forward_A_execute [LV] => VAR 0x55573e403b90 <e33717> {c162} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus__DOT__forward_A_execute VAR
    1:2:2:3:3:3:3: ASSIGN 0x55573e502fa0 <e42334> {h45} @dt=0x55573df45fe0@(G/w3)
    1:2:2:3:3:3:3:1: CONST 0x55573e503060 <e38435> {h45} @dt=0x55573df45fe0@(G/w3)  3'h0
    1:2:2:3:3:3:3:2: VARREF 0x55573e503210 <e38436> {h45} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus__DOT__forward_A_execute [LV] => VAR 0x55573e403b90 <e33717> {c162} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus__DOT__forward_A_execute VAR
    1:2:2: IF 0x55573e503350 <e10943> {h48}
    1:2:2:1: AND 0x55573e503420 <e41225> {h48} @dt=0x55573dec2600@(G/w1)
    1:2:2:1:1: AND 0x55573e5034e0 <e41221> {h48} @dt=0x55573dec2600@(G/w1)
    1:2:2:1:1:1: NEQ 0x55573e5035a0 <e41211> {h48} @dt=0x55573dec2600@(G/w1)
    1:2:2:1:1:1:1: CONST 0x55573e503660 <e41205> {h48} @dt=0x55573def9b80@(G/w5)  5'h0
    1:2:2:1:1:1:2: VARREF 0x55573e503810 <e41197> {h48} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x55573e3ff990 <e36029> {c108} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:2:1:1:2: EQ 0x55573e503930 <e41212> {h48} @dt=0x55573dec2600@(G/w1)
    1:2:2:1:1:2:1: VARREF 0x55573e5039f0 <e38451> {h48} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x55573e3ff990 <e36029> {c108} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:2:1:1:2:2: VARREF 0x55573e503b10 <e38452> {h48} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x55573e400410 <e36036> {c117} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:2:1:2: VARREF 0x55573e503c50 <e41222> {h48} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_memory [RV] <- VAR 0x55573e400290 <e36035> {c116} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2:2:2: ASSIGN 0x55573e503d90 <e42337> {h49} @dt=0x55573df45fe0@(G/w3)
    1:2:2:2:1: CONST 0x55573e503e50 <e38457> {h49} @dt=0x55573df45fe0@(G/w3)  3'h2
    1:2:2:2:2: VARREF 0x55573e504000 <e38458> {h49} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus__DOT__forward_B_execute [LV] => VAR 0x55573e403d10 <e36073> {c163} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus__DOT__forward_B_execute VAR
    1:2:2:3: IF 0x55573e504140 <e10939> {h50}
    1:2:2:3:1: AND 0x55573e504210 <e41235> {h50} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:1:1: VARREF 0x55573e5042d0 <e41231> {h50} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute [RV] <- VAR 0x55573e3fe790 <e36017> {c94} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute VAR
    1:2:2:3:1:2: VARREF 0x55573e504410 <e41232> {h50} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_memory [RV] <- VAR 0x55573e400890 <e36039> {c120} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_memory VAR
    1:2:2:3:2: ASSIGN 0x55573e504560 <e42340> {h51} @dt=0x55573df45fe0@(G/w3)
    1:2:2:3:2:1: CONST 0x55573e504620 <e38463> {h51} @dt=0x55573df45fe0@(G/w3)  3'h4
    1:2:2:3:2:2: VARREF 0x55573e5047d0 <e38464> {h51} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus__DOT__forward_B_execute [LV] => VAR 0x55573e403d10 <e36073> {c163} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus__DOT__forward_B_execute VAR
    1:2:2:3:3: IF 0x55573e504910 <e10937> {h52}
    1:2:2:3:3:1: AND 0x55573e5049e0 <e41274> {h52} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:3:1:1: AND 0x55573e504aa0 <e41270> {h52} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:3:1:1:1: NEQ 0x55573e504b60 <e41260> {h52} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:3:1:1:1:1: CONST 0x55573e504c20 <e41254> {h52} @dt=0x55573def9b80@(G/w5)  5'h0
    1:2:2:3:3:1:1:1:2: VARREF 0x55573e504dd0 <e41246> {h52} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x55573e3ff990 <e36029> {c108} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:2:3:3:1:1:2: EQ 0x55573e504ef0 <e41261> {h52} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:3:1:1:2:1: VARREF 0x55573e504fb0 <e38479> {h52} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x55573e3ff990 <e36029> {c108} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:2:3:3:1:1:2:2: VARREF 0x55573e5050d0 <e38480> {h52} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_writeback [RV] <- VAR 0x55573e402990 <e36061> {c148} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_writeback VAR
    1:2:2:3:3:1:2: VARREF 0x55573e505220 <e41271> {h52} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_writeback [RV] <- VAR 0x55573e401d90 <e36053> {c138} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_writeback VAR
    1:2:2:3:3:2: ASSIGN 0x55573e505370 <e42343> {h53} @dt=0x55573df45fe0@(G/w3)
    1:2:2:3:3:2:1: CONST 0x55573e505430 <e38485> {h53} @dt=0x55573df45fe0@(G/w3)  3'h1
    1:2:2:3:3:2:2: VARREF 0x55573e5055e0 <e38486> {h53} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus__DOT__forward_B_execute [LV] => VAR 0x55573e403d10 <e36073> {c163} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus__DOT__forward_B_execute VAR
    1:2:2:3:3:3: IF 0x55573e505720 <e10935> {h54}
    1:2:2:3:3:3:1: AND 0x55573e5057f0 <e41284> {h54} @dt=0x55573dec2600@(G/w1)
    1:2:2:3:3:3:1:1: VARREF 0x55573e5058b0 <e41280> {h54} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute [RV] <- VAR 0x55573e3fe790 <e36017> {c94} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute VAR
    1:2:2:3:3:3:1:2: VARREF 0x55573e5059f0 <e41281> {h54} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_writeback [RV] <- VAR 0x55573e401f10 <e36054> {c139} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_writeback VAR
    1:2:2:3:3:3:2: ASSIGN 0x55573e505b40 <e42346> {h55} @dt=0x55573df45fe0@(G/w3)
    1:2:2:3:3:3:2:1: CONST 0x55573e505c00 <e38491> {h55} @dt=0x55573df45fe0@(G/w3)  3'h3
    1:2:2:3:3:3:2:2: VARREF 0x55573e505db0 <e38492> {h55} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus__DOT__forward_B_execute [LV] => VAR 0x55573e403d10 <e36073> {c163} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus__DOT__forward_B_execute VAR
    1:2:2:3:3:3:3: ASSIGN 0x55573e505ef0 <e42349> {h57} @dt=0x55573df45fe0@(G/w3)
    1:2:2:3:3:3:3:1: CONST 0x55573e505fb0 <e38494> {h57} @dt=0x55573df45fe0@(G/w3)  3'h0
    1:2:2:3:3:3:3:2: VARREF 0x55573e506160 <e38495> {h57} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus__DOT__forward_B_execute [LV] => VAR 0x55573e403d10 <e36073> {c163} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus__DOT__forward_B_execute VAR
    1:2:2: ASSIGN 0x55573e5062a0 <e38507> {h62} @dt=0x55573dec2600@(G/w1)
    1:2:2:1: AND 0x55573e506360 <e41304> {h62} @dt=0x55573dec2600@(G/w1)
    1:2:2:1:1: OR 0x55573e506420 <e41300> {h62} @dt=0x55573dec2600@(G/w1)
    1:2:2:1:1:1: EQ 0x55573e5064e0 <e41290> {h62} @dt=0x55573dec2600@(G/w1)
    1:2:2:1:1:1:1: VARREF 0x55573e5065a0 <e38497> {h62} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rs_decode [RV] <- VAR 0x55573e3f8ec0 <e35899> {c57} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rs_decode VAR
    1:2:2:1:1:1:2: VARREF 0x55573e5066c0 <e38498> {h62} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x55573e3ff990 <e36029> {c108} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:2:1:1:2: EQ 0x55573e5067e0 <e41291> {h62} @dt=0x55573dec2600@(G/w1)
    1:2:2:1:1:2:1: VARREF 0x55573e5068a0 <e38500> {h62} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rt_decode [RV] <- VAR 0x55573e3f9f20 <e35927> {c60} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rt_decode VAR
    1:2:2:1:1:2:2: VARREF 0x55573e5069c0 <e38501> {h62} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x55573e3ff990 <e36029> {c108} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:2:1:2: VARREF 0x55573e506ae0 <e41301> {h62} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_execute [RV] <- VAR 0x55573e3fd890 <e36007> {c84} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_execute VAR
    1:2:2:2: VARREF 0x55573e506c30 <e38506> {h62} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall [LV] => VAR 0x55573e4fffe0 <e38377> {h31} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall VAR
    1:2:2: ASSIGN 0x55573e506d80 <e38528> {h67} @dt=0x55573dec2600@(G/w1)
    1:2:2:1: AND 0x55573e506e40 <e41343> {h67} @dt=0x55573dec2600@(G/w1)
    1:2:2:1:1: AND 0x55573e506f00 <e41339> {h67} @dt=0x55573dec2600@(G/w1)
    1:2:2:1:1:1: NEQ 0x55573e506fc0 <e41329> {h67} @dt=0x55573dec2600@(G/w1)
    1:2:2:1:1:1:1: CONST 0x55573e507080 <e41323> {h67} @dt=0x55573def9b80@(G/w5)  5'h0
    1:2:2:1:1:1:2: VARREF 0x55573e507230 <e41315> {h67} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rs_decode [RV] <- VAR 0x55573e3f8ec0 <e35899> {c57} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rs_decode VAR
    1:2:2:1:1:2: EQ 0x55573e507350 <e41330> {h67} @dt=0x55573dec2600@(G/w1)
    1:2:2:1:1:2:1: VARREF 0x55573e507410 <e38521> {h67} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rs_decode [RV] <- VAR 0x55573e3f8ec0 <e35899> {c57} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rs_decode VAR
    1:2:2:1:1:2:2: VARREF 0x55573e507530 <e38522> {h67} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x55573e400410 <e36036> {c117} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:2:1:2: VARREF 0x55573e507670 <e41340> {h67} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_memory [RV] <- VAR 0x55573e400290 <e36035> {c116} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2:2:2: VARREF 0x55573e5077b0 <e38527> {h67} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__forward_A_decode [LV] => VAR 0x55573e403710 <e36070> {c159} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__forward_A_decode VAR
    1:2:2: ASSIGN 0x55573e5078f0 <e38549> {h68} @dt=0x55573dec2600@(G/w1)
    1:2:2:1: AND 0x55573e5079b0 <e41382> {h68} @dt=0x55573dec2600@(G/w1)
    1:2:2:1:1: AND 0x55573e507a70 <e41378> {h68} @dt=0x55573dec2600@(G/w1)
    1:2:2:1:1:1: NEQ 0x55573e507b30 <e41368> {h68} @dt=0x55573dec2600@(G/w1)
    1:2:2:1:1:1:1: CONST 0x55573e507bf0 <e41362> {h68} @dt=0x55573def9b80@(G/w5)  5'h0
    1:2:2:1:1:1:2: VARREF 0x55573e507da0 <e41354> {h68} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rt_decode [RV] <- VAR 0x55573e3f9f20 <e35927> {c60} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rt_decode VAR
    1:2:2:1:1:2: EQ 0x55573e507ec0 <e41369> {h68} @dt=0x55573dec2600@(G/w1)
    1:2:2:1:1:2:1: VARREF 0x55573e507f80 <e38542> {h68} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rt_decode [RV] <- VAR 0x55573e3f9f20 <e35927> {c60} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rt_decode VAR
    1:2:2:1:1:2:2: VARREF 0x55573e5080a0 <e38543> {h68} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x55573e400410 <e36036> {c117} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:2:1:2: VARREF 0x55573e5081e0 <e41379> {h68} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_memory [RV] <- VAR 0x55573e400290 <e36035> {c116} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2:2:2: VARREF 0x55573e508320 <e38548> {h68} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__forward_B_decode [LV] => VAR 0x55573e403890 <e36071> {c160} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__forward_B_decode VAR
    1:2:2: ASSIGN 0x55573e508460 <e38574> {h70} @dt=0x55573dec2600@(G/w1)
    1:2:2:1: OR 0x55573e508520 <e41452> {h70} @dt=0x55573dec2600@(G/w1)
    1:2:2:1:1: AND 0x55573e5085e0 <e41448> {h70} @dt=0x55573dec2600@(G/w1)
    1:2:2:1:1:1: AND 0x55573e5086a0 <e41408> {h70} @dt=0x55573dec2600@(G/w1)
    1:2:2:1:1:1:1: VARREF 0x55573e508760 <e41388> {h70} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode [RV] <- VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:2:1:1:1:2: VARREF 0x55573e508880 <e41389> {h70} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_execute [RV] <- VAR 0x55573e3fe310 <e36014> {c91} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_execute VAR
    1:2:2:1:1:2: OR 0x55573e5089c0 <e41409> {h70} @dt=0x55573dec2600@(G/w1)
    1:2:2:1:1:2:1: EQ 0x55573e508a80 <e41398> {h70} @dt=0x55573dec2600@(G/w1)
    1:2:2:1:1:2:1:1: VARREF 0x55573e508b40 <e38553> {h70} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_execute [RV] <- VAR 0x55573e3fdb90 <e36009> {c86} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_execute VAR
    1:2:2:1:1:2:1:2: VARREF 0x55573e508c80 <e38554> {h70} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rs_decode [RV] <- VAR 0x55573e3f8ec0 <e35899> {c57} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rs_decode VAR
    1:2:2:1:1:2:2: EQ 0x55573e508da0 <e41399> {h70} @dt=0x55573dec2600@(G/w1)
    1:2:2:1:1:2:2:1: VARREF 0x55573e508e60 <e38556> {h70} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_execute [RV] <- VAR 0x55573e3fdb90 <e36009> {c86} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_execute VAR
    1:2:2:1:1:2:2:2: VARREF 0x55573e508fa0 <e38557> {h70} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rt_decode [RV] <- VAR 0x55573e3f9f20 <e35927> {c60} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rt_decode VAR
    1:2:2:1:2: AND 0x55573e5090c0 <e41449> {h70} @dt=0x55573dec2600@(G/w1)
    1:2:2:1:2:1: AND 0x55573e509180 <e41438> {h70} @dt=0x55573dec2600@(G/w1)
    1:2:2:1:2:1:1: VARREF 0x55573e509240 <e41418> {h70} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode [RV] <- VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:2:1:2:1:2: VARREF 0x55573e509360 <e41419> {h70} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory [RV] <- VAR 0x55573e400590 <e36037> {c118} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory VAR
    1:2:2:1:2:2: OR 0x55573e5094b0 <e41439> {h70} @dt=0x55573dec2600@(G/w1)
    1:2:2:1:2:2:1: EQ 0x55573e509570 <e41428> {h70} @dt=0x55573dec2600@(G/w1)
    1:2:2:1:2:2:1:1: VARREF 0x55573e509630 <e38564> {h70} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x55573e400410 <e36036> {c117} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:2:1:2:2:1:2: VARREF 0x55573e509770 <e38565> {h70} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rs_decode [RV] <- VAR 0x55573e3f8ec0 <e35899> {c57} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rs_decode VAR
    1:2:2:1:2:2:2: EQ 0x55573e509890 <e41429> {h70} @dt=0x55573dec2600@(G/w1)
    1:2:2:1:2:2:2:1: VARREF 0x55573e509950 <e38567> {h70} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x55573e400410 <e36036> {c117} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:2:1:2:2:2:2: VARREF 0x55573e509a90 <e38568> {h70} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rt_decode [RV] <- VAR 0x55573e3f9f20 <e35927> {c60} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rt_decode VAR
    1:2:2:2: VARREF 0x55573e509bb0 <e38573> {h70} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall [LV] => VAR 0x55573e500190 <e38378> {h32} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall VAR
    1:2:2: ASSIGN 0x55573e509d00 <e38581> {h73} @dt=0x55573dec2600@(G/w1)
    1:2:2:1: OR 0x55573e509dc0 <e41472> {h73} @dt=0x55573dec2600@(G/w1)
    1:2:2:1:1: OR 0x55573e509e80 <e41468> {h73} @dt=0x55573dec2600@(G/w1)
    1:2:2:1:1:1: VARREF 0x55573e509f40 <e41458> {h73} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall [RV] <- VAR 0x55573e500190 <e38378> {h32} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall VAR
    1:2:2:1:1:2: VARREF 0x55573e50a090 <e41459> {h73} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall [RV] <- VAR 0x55573e4fffe0 <e38377> {h31} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall VAR
    1:2:2:1:2: VARREF 0x55573e50a1e0 <e41469> {h73} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute [RV] <- VAR 0x55573e3fe490 <e36015> {c92} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute VAR
    1:2:2:2: VARREF 0x55573e50a340 <e38580> {h73} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__stall_fetch [LV] => VAR 0x55573e403410 <e36068> {c157} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__stall_fetch VAR
    1:2:2: ASSIGN 0x55573e50a460 <e38588> {h74} @dt=0x55573dec2600@(G/w1)
    1:2:2:1: OR 0x55573e50a520 <e41492> {h74} @dt=0x55573dec2600@(G/w1)
    1:2:2:1:1: OR 0x55573e50a5e0 <e41488> {h74} @dt=0x55573dec2600@(G/w1)
    1:2:2:1:1:1: VARREF 0x55573e50a6a0 <e41478> {h74} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall [RV] <- VAR 0x55573e500190 <e38378> {h32} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall VAR
    1:2:2:1:1:2: VARREF 0x55573e50a7f0 <e41479> {h74} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall [RV] <- VAR 0x55573e4fffe0 <e38377> {h31} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall VAR
    1:2:2:1:2: VARREF 0x55573e50a940 <e41489> {h74} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute [RV] <- VAR 0x55573e3fe490 <e36015> {c92} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute VAR
    1:2:2:2: VARREF 0x55573e50aaa0 <e38587> {h74} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__stall_decode [LV] => VAR 0x55573e403590 <e36069> {c158} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__stall_decode VAR
    1:2:2: ASSIGN 0x55573e50abc0 <e38593> {h75} @dt=0x55573dec2600@(G/w1)
    1:2:2:1: OR 0x55573e50ac80 <e41502> {h75} @dt=0x55573dec2600@(G/w1)
    1:2:2:1:1: VARREF 0x55573e50ad40 <e41498> {h75} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall [RV] <- VAR 0x55573e500190 <e38378> {h32} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall VAR
    1:2:2:1:2: VARREF 0x55573e50ae90 <e41499> {h75} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall [RV] <- VAR 0x55573e4fffe0 <e38377> {h31} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall VAR
    1:2:2:2: VARREF 0x55573e50afe0 <e38592> {h75} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__flush_execute_register [LV] => VAR 0x55573e403a10 <e36072> {c161} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    3: TYPETABLE 0x55573dea25f0 <e2> {a0}
		   logic  -> BASICDTYPE 0x55573e2d4140 <e41530> {g13} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x55573dec2600 <e32608> {c7} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x55573e2d4140 <e41530> {g13} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x55573deefda0 <e32716> {c36} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
		detailed  ->  BASICDTYPE 0x55573df45fe0 <e33716> {c162} @dt=this@(G/w3)  logic [GENERIC] kwd=logic range=[2:0]
		detailed  ->  BASICDTYPE 0x55573dee7ca0 <e32650> {c18} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
		detailed  ->  BASICDTYPE 0x55573e2aa6c0 <e33918> {c266} @dt=this@(G/sw4)  logic [GENERIC] kwd=logic range=[3:0]
		detailed  ->  BASICDTYPE 0x55573def9b80 <e32843> {c57} @dt=this@(G/w5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x55573e254770 <e24653> {r24} @dt=this@(G/sw5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x55573def2220 <e32738> {c40} @dt=this@(G/w6)  logic [GENERIC] kwd=logic range=[5:0]
		detailed  ->  BASICDTYPE 0x55573e2a4b10 <e32512> {e71} @dt=this@(G/sw6)  logic [GENERIC] kwd=logic range=[5:0]
		detailed  ->  BASICDTYPE 0x55573e254dd0 <e24684> {r24} @dt=this@(G/w8)  logic [GENERIC] kwd=logic range=[7:0]
		detailed  ->  BASICDTYPE 0x55573df020b0 <e33118> {c65} @dt=this@(G/w16)  logic [GENERIC] kwd=logic range=[15:0]
		detailed  ->  BASICDTYPE 0x55573e1e13e0 <e16774> {r34} @dt=this@(G/w24)  logic [GENERIC] kwd=logic range=[23:0]
		detailed  ->  BASICDTYPE 0x55573df03f60 <e33173> {c67} @dt=this@(G/w26)  logic [GENERIC] kwd=logic range=[25:0]
		detailed  ->  BASICDTYPE 0x55573df50f50 <e2631> {c205} @dt=this@(G/w28)  logic [GENERIC] kwd=logic range=[27:0]
		detailed  ->  BASICDTYPE 0x55573e2abd30 <e34076> {c370} @dt=this@(G/w30)  logic [GENERIC] kwd=logic range=[29:0]
		detailed  ->  BASICDTYPE 0x55573e003e00 <e6525> {e63} @dt=this@(G/w31)  logic [GENERIC] kwd=logic range=[30:0]
		detailed  ->  BASICDTYPE 0x55573dee44c0 <e32617> {c10} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55573e2b6260 <e36108> {c205} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55573dfdcb30 <e31520> {e15} @dt=this@(G/w64)  logic [GENERIC] kwd=logic range=[63:0]
		detailed  ->  BASICDTYPE 0x55573e2a0cf0 <e32069> {e45} @dt=this@(G/sw64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x55573ded1ed0 <e34> {c10} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573dee4240 <e39> {c10} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573dee7720 <e143> {c18} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573def1c40 <e407> {c40} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df00f00 <e769> {c64} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df50d30 <e2624> {c205} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573df50f50 <e2631> {c205} @dt=this@(G/w28)  logic [GENERIC] kwd=logic range=[27:0]
    3:1: BASICDTYPE 0x55573df513a0 <e2636> {c205} @dt=this@(w4)  logic kwd=logic range=[3:0]
    3:1: BASICDTYPE 0x55573df515d0 <e2643> {c205} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df527a0 <e2671> {c209} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df5df00 <e2910> {c266} @dt=this@(w0)  logic kwd=logic
    3:1: BASICDTYPE 0x55573df6e510 <e3183> {c334} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573df76620 <e3321> {c370} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x55573df90230 <e3762> {c490} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573df988a0 <e3980> {c509} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55573dfea160 <e5838> {e31} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573dfea780 <e5851> {e31} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x55573e003e00 <e6525> {e63} @dt=this@(G/w31)  logic [GENERIC] kwd=logic range=[30:0]
    3:1: BASICDTYPE 0x55573e0c0130 <e10721> {h37} @dt=this@(w3)  logic kwd=logic range=[2:0]
    3:1: BASICDTYPE 0x55573e1e13e0 <e16774> {r34} @dt=this@(G/w24)  logic [GENERIC] kwd=logic range=[23:0]
    3:1: BASICDTYPE 0x55573e1e5df0 <e16912> {r40} @dt=this@(w16)  logic kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x55573e2422d0 <e24407> {i3} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x55573e2449d0 <e24415> {j3} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x55573e1cf190 <e24528> {r3} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55573e1d0370 <e24536> {r4} @dt=this@(w4)  logic kwd=logic range=[3:0]
    3:1: BASICDTYPE 0x55573e1d15d0 <e24544> {r5} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e1d2870 <e24552> {r6} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e1d31f0 <e24560> {r7} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e1d3ff0 <e24563> {r8} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e1d5150 <e24571> {r10} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e253fe0 <e24582> {r13} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e2545b0 <e24634> {r24} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e254770 <e24653> {r24} @dt=this@(G/sw5)  logic [GENERIC] kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573e254cf0 <e24676> {r24} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e254dd0 <e24684> {r24} @dt=this@(G/w8)  logic [GENERIC] kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x55573e2600a0 <e24868> {r37} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e1ac6d0 <e25569> {q2} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x55573e1ad750 <e25577> {q3} @dt=this@(w3)  logic kwd=logic range=[2:0]
    3:1: BASICDTYPE 0x55573e1ae9d0 <e25585> {q4} @dt=this@(w3)  logic kwd=logic range=[2:0]
    3:1: BASICDTYPE 0x55573e1afc70 <e25593> {q6} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e1b0f10 <e25601> {q7} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e1b21d0 <e25609> {q8} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e1b3490 <e25617> {q9} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e1b4750 <e25625> {q10} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e1b59b0 <e25633> {q11} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e1b6c50 <e25641> {q12} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e1b7f10 <e25649> {q13} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e1b91d0 <e25657> {q14} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e1ba430 <e25665> {q15} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e1bb710 <e25673> {q17} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e1bc9d0 <e25681> {q18} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e1bdc90 <e25689> {q19} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e1bee50 <e25697> {q22} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e18abd0 <e25780> {p3} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e18aff0 <e25783> {p4} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e18b410 <e25786> {p7} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e18b830 <e25789> {p8} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e18bc50 <e25792> {p9} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e18c0f0 <e25795> {p10} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e18c610 <e25798> {p11} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e18d3d0 <e25801> {p12} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55573e18e6a0 <e25809> {p13} @dt=this@(w4)  logic kwd=logic range=[3:0]
    3:1: BASICDTYPE 0x55573e18f990 <e25817> {p14} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e190410 <e25825> {p17} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e190a20 <e25828> {p18} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e191030 <e25831> {p19} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e191640 <e25834> {p20} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e191b90 <e25837> {p21} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e1929c0 <e25840> {p22} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55573e193cc0 <e25848> {p23} @dt=this@(w4)  logic kwd=logic range=[3:0]
    3:1: BASICDTYPE 0x55573e194fb0 <e25856> {p24} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e1962e0 <e25864> {p27} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e1975d0 <e25872> {p28} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573e1988c0 <e25880> {p29} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e199bb0 <e25888> {p30} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e19aea0 <e25896> {p32} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e19c1c0 <e25904> {p33} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573e19d4c0 <e25912> {p34} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e19e7b0 <e25920> {p35} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e17be80 <e26111> {o3} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e17c3a0 <e26114> {o4} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e17c8c0 <e26117> {o5} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e17cde0 <e26120> {o6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e17d340 <e26123> {o8} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e17d860 <e26126> {o9} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e17e5d0 <e26129> {o11} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e17fbc0 <e26137> {o13} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e154a00 <e26194> {n3} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e154e20 <e26197> {n4} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e155240 <e26200> {n7} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e1556a0 <e26203> {n8} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e155b00 <e26206> {n9} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e155f60 <e26209> {n10} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e156380 <e26212> {n11} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e156920 <e26215> {n12} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e156ec0 <e26218> {n13} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e157420 <e26221> {n14} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e158220 <e26224> {n15} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55573e1594c0 <e26232> {n16} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e159ec0 <e26240> {n18} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e15a420 <e26243> {n19} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e15a9e0 <e26246> {n20} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e15b000 <e26249> {n21} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e15b610 <e26252> {n22} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e15bbf0 <e26255> {n23} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e15c1e0 <e26258> {n24} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e15c740 <e26261> {n25} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e15d570 <e26264> {n26} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55573e15e870 <e26272> {n27} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e15fba0 <e26280> {n30} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e160e90 <e26288> {n31} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e162180 <e26296> {n32} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e1632e0 <e26304> {n33} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e164530 <e26312> {n34} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573e165850 <e26320> {n35} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e166b90 <e26328> {n37} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e167e80 <e26336> {n38} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e169170 <e26344> {n39} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e16a460 <e26352> {n40} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e16b750 <e26360> {n41} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573e16cab0 <e26368> {n42} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e10a3a0 <e26613> {m3} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e10c830 <e26616> {m4} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e10cc50 <e26619> {m5} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e10d070 <e26622> {m8} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e10d490 <e26625> {m9} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e10d8b0 <e26628> {m10} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e10e510 <e26631> {m11} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x55573e10f770 <e26639> {m12} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x55573e1100b0 <e26647> {m13} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e1105d0 <e26650> {m14} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e111450 <e26653> {m15} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55573e111dd0 <e26661> {m16} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e112330 <e26664> {m17} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e1128d0 <e26667> {m18} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e112e30 <e26670> {m19} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e113c30 <e26673> {m20} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55573e1145d0 <e26681> {m22} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e114b30 <e26684> {m23} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e115090 <e26687> {m24} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e115f30 <e26690> {m25} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x55573e117190 <e26698> {m26} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x55573e117ad0 <e26706> {m27} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e117ff0 <e26709> {m28} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e118e70 <e26712> {m29} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55573e1198b0 <e26720> {m30} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e119e50 <e26723> {m31} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e11a3f0 <e26726> {m32} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e11a950 <e26729> {m33} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e11b750 <e26732> {m34} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55573e11c9d0 <e26740> {m36} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573e11dc10 <e26748> {m37} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573e11ee80 <e26756> {m38} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573e1200f0 <e26764> {m39} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e121270 <e26772> {m41} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573e122160 <e26780> {m42} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573e123370 <e26788> {m43} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573e124670 <e26796> {m44} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e125910 <e26804> {m47} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e126b80 <e26812> {m48} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e127e80 <e26820> {m49} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e1291e0 <e26828> {m50} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e12a490 <e26836> {m52} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e12b700 <e26844> {m53} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e12ca00 <e26852> {m54} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e12dda0 <e26860> {m55} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e0efb70 <e27377> {l3} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e0f0090 <e27380> {l4} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e0f05b0 <e27383> {l5} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e0f0970 <e27386> {l5} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e0f0d30 <e27389> {l5} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e0f1ad0 <e27392> {l6} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573e0f22b0 <e27400> {l6} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573e0f2a90 <e27408> {l6} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573e0f3cd0 <e27416> {l7} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e0f44b0 <e27424> {l7} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e0f4c90 <e27432> {l7} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e0f5ed0 <e27440> {l8} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e0f66b0 <e27448> {l8} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e0f7a30 <e27456> {l9} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e0f8210 <e27464> {l9} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e0f9450 <e27472> {l10} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: UNPACKARRAYDTYPE 0x55573e0fb3b0 <e27489> {l13} @dt=this@(w32)u[31:0] refdt=0x55573dee44c0(G/w32) [31:0]
    3:1:2: RANGE 0x55573e0fadb0 <e11937> {l13}
    3:1:2:2: CONST 0x55573e2bf4f0 <e38697> {l13} @dt=0x55573e2b6260@(G/sw32)  32'sh1f
    3:1:2:3: CONST 0x55573e2bf740 <e38707> {l13} @dt=0x55573e2b6260@(G/sw32)  32'sh0
    3:1: BASICDTYPE 0x55573e0faeb0 <e27483> {l13} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e0fc0e0 <e27491> {l14} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e0fc810 <e27499> {l14} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e271b70 <e27525> {l19} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573e0fefc0 <e27595> {l28} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e0e66d0 <e27643> {k2} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e0e7410 <e27646> {k3} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e0e7d50 <e27654> {k4} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e0e8270 <e27657> {k5} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e0e8790 <e27660> {k6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e0e95f0 <e27663> {k7} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e244dc0 <e27696> {j6} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x55573e245440 <e27704> {j7} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573e245ca0 <e27741> {j8} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573e246500 <e27778> {j9} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573e246d60 <e27815> {j10} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573e2475c0 <e27852> {j12} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573e242550 <e27906> {i6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e2427b0 <e27909> {i7} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e243010 <e27946> {i8} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e243870 <e27983> {i10} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e0ae000 <e28031> {h2} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e0aeb00 <e28034> {h3} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573e0afb40 <e28042> {h4} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573e0b0d80 <e28050> {h5} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573e0b1fc0 <e28058> {h6} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573e0b3240 <e28066> {h7} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573e0b3bc0 <e28074> {h8} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e0b4120 <e28077> {h9} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e0b4fc0 <e28080> {h10} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573e0b5940 <e28088> {h11} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e0b5ea0 <e28091> {h12} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e0b6d00 <e28094> {h13} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573e0b76d0 <e28102> {h14} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e0b7ce0 <e28105> {h15} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e0b8330 <e28108> {h16} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e0b8940 <e28111> {h17} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e0b8f50 <e28114> {h18} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e0b9560 <e28117> {h19} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e0b9b20 <e28120> {h20} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e0ba0c0 <e28123> {h22} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e0ba610 <e28126> {h23} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e0babf0 <e28129> {h24} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e0bb200 <e28132> {h25} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e0bb7f0 <e28135> {h26} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e0bc6e0 <e28138> {h27} @dt=this@(w3)  logic kwd=logic range=[2:0]
    3:1: BASICDTYPE 0x55573e0bda10 <e28146> {h28} @dt=this@(w3)  logic kwd=logic range=[2:0]
    3:1: BASICDTYPE 0x55573e0be290 <e28154> {h31} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e0be690 <e28157> {h32} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e098c10 <e28359> {g3} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55573e099db0 <e28367> {g4} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573e09aff0 <e28375> {g5} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e09c230 <e28383> {g6} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e09cb70 <e28391> {g7} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e0208e0 <e28613> {f3} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e023610 <e28621> {f5} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e024ab0 <e28624> {f6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e026df0 <e28627> {f7} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e0278d0 <e28630> {f8} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x55573e028750 <e28638> {f9} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x55573e028f10 <e28646> {f10} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e029b10 <e28649> {f11} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55573e02a450 <e28657> {f12} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e02a970 <e28660> {f13} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e02aef0 <e28663> {f14} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e02b490 <e28666> {f15} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e02b9f0 <e28669> {f16} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e02c750 <e28672> {f19} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55573e02d870 <e28680> {f20} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573e02e990 <e28688> {f21} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55573e279300 <e28705> {f24} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573dfd5270 <e31464> {e4} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55573dfd62f0 <e31472> {e5} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573dfd7490 <e31480> {e6} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573dfd8350 <e31488> {e8} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573dfd9530 <e31496> {e9} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573dfda7d0 <e31504> {e10} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573dfdb950 <e31512> {e14} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573dfdcb30 <e31520> {e15} @dt=this@(G/w64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x55573dfddce0 <e31528> {e16} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x55573dfdee90 <e31536> {e17} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x55573dfe0040 <e31544> {e18} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x55573dfe11f0 <e31552> {e19} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x55573e29d120 <e31659> {e22} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e2a0cf0 <e32069> {e45} @dt=this@(G/sw64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x55573e2a4b10 <e32512> {e71} @dt=this@(G/sw6)  logic [GENERIC] kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55573dfcbbd0 <e32574> {d3} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573dfcc3b0 <e32582> {d3} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573dfcd5f0 <e32590> {d4} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573dec2600 <e32608> {c7} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x55573deb7c20 <e32611> {c8} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573decf920 <e32614> {c9} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573dee44c0 <e32617> {c10} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573dee5340 <e32625> {c13} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573dee5b00 <e32633> {c14} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573dee5f20 <e32636> {c15} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573dee6340 <e32639> {c16} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573dee6e20 <e32642> {c17} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573dee7ca0 <e32650> {c18} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
    3:1: BASICDTYPE 0x55573dee8d80 <e32658> {c19} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573dee9620 <e32666> {c22} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573deea3c0 <e32669> {c25} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573deeb4e0 <e32677> {c26} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573deec600 <e32685> {c27} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573deed720 <e32693> {c28} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573deedf40 <e32701> {c29} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573deee380 <e32704> {c32} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573deee7e0 <e32707> {c33} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573deeebe0 <e32710> {c34} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573deef040 <e32713> {c35} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573deefda0 <e32716> {c36} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x55573def0b40 <e32724> {c37} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x55573def1220 <e32732> {c38} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573def1620 <e32735> {c39} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573def2220 <e32738> {c40} @dt=this@(G/w6)  logic [GENERIC] kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55573def29c0 <e32746> {c41} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573def2dc0 <e32749> {c42} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573def31c0 <e32752> {c43} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573def35c0 <e32755> {c44} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573def39c0 <e32758> {c45} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573def3dc0 <e32761> {c46} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573def4a00 <e32764> {c51} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573def59e0 <e32772> {c52} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573def6b50 <e32780> {c53} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573def7cd0 <e32788> {c55} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55573def9b80 <e32843> {c57} @dt=this@(G/w5)  logic [GENERIC] kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573defa2b0 <e32851> {c57} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573defcec0 <e32953> {c60} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573defd5f0 <e32961> {c60} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573df00200 <e33063> {c63} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573df020b0 <e33118> {c65} @dt=this@(G/w16)  logic [GENERIC] kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x55573df03f60 <e33173> {c67} @dt=this@(G/w26)  logic [GENERIC] kwd=logic range=[25:0]
    3:1: BASICDTYPE 0x55573e2a93a0 <e33199> {c68} @dt=this@(w26)  logic kwd=logic range=[25:0]
    3:1: BASICDTYPE 0x55573df05ea0 <e33227> {c70} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df07080 <e33235> {c71} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df08230 <e33243> {c72} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df09410 <e33251> {c73} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df0a5f0 <e33259> {c74} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df0b740 <e33267> {c75} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df0c890 <e33275> {c76} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df0d9e0 <e33283> {c77} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df0eb30 <e33291> {c78} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df0fc80 <e33299> {c79} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df10e60 <e33307> {c80} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df12080 <e33315> {c83} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x55573df12960 <e33323> {c84} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573df12df0 <e33326> {c85} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573df13b80 <e33329> {c86} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573df14d30 <e33337> {c87} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x55573df15ee0 <e33345> {c88} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55573df167c0 <e33353> {c89} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573df16c80 <e33356> {c90} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573df17110 <e33359> {c91} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573df17650 <e33362> {c92} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573df17ae0 <e33365> {c93} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573df17f70 <e33368> {c94} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573df183a0 <e33371> {c95} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573df190d0 <e33374> {c96} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55573df1a260 <e33382> {c99} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df1b3b0 <e33390> {c100} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df1c560 <e33398> {c101} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df1d710 <e33406> {c102} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df1e8c0 <e33414> {c103} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df1fa70 <e33422> {c104} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df20c20 <e33430> {c105} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df21dd0 <e33438> {c106} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df22f20 <e33446> {c107} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573df24070 <e33454> {c108} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573df251c0 <e33462> {c109} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573df26370 <e33470> {c110} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df27520 <e33478> {c111} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df28700 <e33486> {c112} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df29910 <e33494> {c113} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df2a200 <e33502> {c116} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573df2af90 <e33505> {c117} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573df2b870 <e33513> {c118} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573df2bd00 <e33516> {c119} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573df2c1c0 <e33519> {c120} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573df2c680 <e33522> {c121} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573df2cb10 <e33525> {c122} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573df2cfd0 <e33528> {c123} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573df2d400 <e33531> {c124} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573df2e130 <e33534> {c125} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55573df2f2e0 <e33542> {c126} @dt=this@(w4)  logic kwd=logic range=[3:0]
    3:1: BASICDTYPE 0x55573df304d0 <e33550> {c129} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df31680 <e33558> {c130} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df32830 <e33566> {c131} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df339e0 <e33574> {c132} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df34bc0 <e33582> {c133} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df35da0 <e33590> {c134} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df36f50 <e33598> {c135} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df37870 <e33606> {c138} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573df37d30 <e33609> {c139} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573df381f0 <e33612> {c140} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573df386b0 <e33615> {c141} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573df38ae0 <e33618> {c142} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573df39810 <e33621> {c143} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55573df3a9c0 <e33629> {c144} @dt=this@(w4)  logic kwd=logic range=[3:0]
    3:1: BASICDTYPE 0x55573df3bb70 <e33637> {c145} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df3cd90 <e33645> {c148} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573df3df40 <e33653> {c149} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df3f0f0 <e33661> {c150} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df402a0 <e33669> {c151} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df41450 <e33677> {c152} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df42600 <e33685> {c153} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df437e0 <e33693> {c154} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df44070 <e33701> {c157} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573df444a0 <e33704> {c158} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573df44930 <e33707> {c159} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573df44dc0 <e33710> {c160} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573df45250 <e33713> {c161} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573df45fe0 <e33716> {c162} @dt=this@(G/w3)  logic [GENERIC] kwd=logic range=[2:0]
    3:1: BASICDTYPE 0x55573df47190 <e33724> {c163} @dt=this@(w3)  logic kwd=logic range=[2:0]
    3:1: BASICDTYPE 0x55573df48320 <e33732> {c166} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df49e10 <e33746> {c175} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e2aa6c0 <e33918> {c266} @dt=this@(G/sw4)  logic [GENERIC] kwd=logic range=[3:0]
    3:1: BASICDTYPE 0x55573e2abd30 <e34076> {c370} @dt=this@(G/w30)  logic [GENERIC] kwd=logic range=[29:0]
    3:1: BASICDTYPE 0x55573e2ac220 <e34209> {c494} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573dfb7330 <e34875> {c576} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x55573e2b6260 <e36108> {c205} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e2d4140 <e41530> {g13} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
