============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Dec 01 2024  05:24:16 pm
  Module:                 uart_can_bridge
  Operating conditions:   PVT_1P8V_25C 
  Interconnect mode:      global
  Area mode:              timing library
============================================================

                                 Leakage  
  Gate    Instances    Area    Power (nW)       Library       
--------------------------------------------------------------
AND2X1            5     74.284      0.151    sclib_tsmc180_tt 
DFFQSRX1        146  14422.464     46.025    sclib_tsmc180_tt 
INVX2            15    124.068      0.285    sclib_tsmc180_tt 
INVX8             1     17.052      0.034    sclib_tsmc180_tt 
MUX2X1          129   2831.808      8.508    sclib_tsmc180_tt 
NAND2X1          38    481.141      0.708    sclib_tsmc180_tt 
NAND3X1          11    187.572      0.229    sclib_tsmc180_tt 
NOR2X1           17    215.247      0.425    sclib_tsmc180_tt 
OR2X1            13    193.138      0.667    sclib_tsmc180_tt 
XOR2X1            6    144.840      0.547    sclib_tsmc180_tt 
--------------------------------------------------------------
total           381  18691.614     57.579                     


                                            Leakage  Leakage 
     Type      Instances    Area   Area % Power (nW) Power % 
-------------------------------------------------------------
sequential           146 14422.464   77.2     46.025    79.9 
inverter              16   141.120    0.8      0.319     0.6 
unresolved             3     0.000    0.0      0.000     0.0 
logic                219  4128.030   22.1     11.236    19.5 
physical_cells         0     0.000    0.0      0.000     0.0 
-------------------------------------------------------------
total                384 18691.614  100.0     57.579   100.0 

