INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProject/AD9361_CONFIG_v1.2/AD9361_CONFIG_v1.2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_compiler_0
INFO: [VRFC 10-311] analyzing module dds_compiler_0_dds_compiler_v6_0_13
INFO: [VRFC 10-311] analyzing module dds_compiler_0_accum
INFO: [VRFC 10-311] analyzing module dds_compiler_0_dds_compiler_v6_0_13_core
INFO: [VRFC 10-311] analyzing module dds_compiler_0_dds_compiler_v6_0_13_rdy
INFO: [VRFC 10-311] analyzing module dds_compiler_0_dds_compiler_v6_0_13_viv
INFO: [VRFC 10-311] analyzing module dds_compiler_0_pipe_add
INFO: [VRFC 10-311] analyzing module dds_compiler_0_sin_cos
INFO: [VRFC 10-311] analyzing module dds_compiler_0_xbip_pipe_v3_0_3_viv
INFO: [VRFC 10-311] analyzing module dds_compiler_0_xbip_pipe_v3_0_3_viv_0
INFO: [VRFC 10-311] analyzing module dds_compiler_0_xbip_pipe_v3_0_3_viv__parameterized1
INFO: [VRFC 10-311] analyzing module dds_compiler_0_xbip_pipe_v3_0_3_viv__parameterized11
INFO: [VRFC 10-311] analyzing module dds_compiler_0_xbip_pipe_v3_0_3_viv__parameterized13
INFO: [VRFC 10-311] analyzing module dds_compiler_0_xbip_pipe_v3_0_3_viv__parameterized15
INFO: [VRFC 10-311] analyzing module dds_compiler_0_xbip_pipe_v3_0_3_viv__parameterized15_1
INFO: [VRFC 10-311] analyzing module dds_compiler_0_xbip_pipe_v3_0_3_viv__parameterized17
INFO: [VRFC 10-311] analyzing module dds_compiler_0_xbip_pipe_v3_0_3_viv__parameterized17_2
INFO: [VRFC 10-311] analyzing module dds_compiler_0_xbip_pipe_v3_0_3_viv__parameterized7
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProject/AD9361_CONFIG_v1.2/AD9361_CONFIG_v1.2.srcs/sources_1/new/ad9361_txdata.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ad9361_txdata
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProject/AD9361_CONFIG_v1.2/AD9361_CONFIG_v1.2.srcs/sim_1/new/dds_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProject/AD9361_CONFIG_v1.2/AD9361_CONFIG_v1.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/VivadoProject/AD9361_CONFIG_v1.2/AD9361_CONFIG_v1.2.sim/sim_1/behav/glbl.v:6]
