// Seed: 3283618357
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_16;
  assign id_2 = id_4;
  uwire id_17 = 1;
  assign module_1.id_32 = 0;
endmodule
module module_0 (
    input wor id_0,
    input wand id_1,
    input tri0 id_2,
    output wand id_3,
    output tri0 id_4,
    output uwire id_5,
    input tri0 id_6,
    output supply1 id_7,
    input tri1 id_8,
    output uwire id_9,
    input tri id_10,
    input tri0 id_11,
    output tri module_1,
    input wire id_13,
    output tri0 id_14,
    output tri1 id_15,
    output wire id_16,
    input tri id_17,
    input wor id_18,
    input supply1 id_19,
    input tri id_20,
    input supply1 id_21,
    output supply0 id_22,
    input wor id_23,
    output wire id_24,
    output supply0 id_25,
    output wor id_26,
    input tri0 id_27,
    input tri1 id_28,
    input tri0 id_29,
    input wire id_30,
    output supply0 id_31,
    input tri1 id_32,
    input wand id_33,
    input supply1 id_34,
    output tri1 id_35,
    input wor id_36,
    output supply1 id_37,
    input wire id_38,
    output wand id_39,
    input tri id_40,
    input tri id_41,
    input wire id_42,
    output uwire id_43,
    input wor id_44
    , id_55,
    input wor id_45,
    input tri id_46,
    input uwire id_47,
    input tri0 id_48,
    output wor id_49,
    output tri1 id_50,
    input supply1 id_51,
    input uwire id_52,
    output wor id_53
);
  always @(posedge 1 - 1'b0 | id_46) id_50 = id_18;
  wire id_56;
  always @(negedge (1) or 1) id_4 = id_33;
  module_0 modCall_1 (
      id_56,
      id_55,
      id_56,
      id_55,
      id_55,
      id_55,
      id_55,
      id_56,
      id_56,
      id_56,
      id_56,
      id_55,
      id_56,
      id_55,
      id_55
  );
  assign id_26 = id_17;
  id_57(
      .id_0(1), .id_1(id_32)
  );
  wire id_58;
  wire id_59;
endmodule
