<profile>
    <ReportVersion>
        <Version>2023.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>stereolbm_axis_cambm</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.570</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>3998490</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>3998490</Worst-caseLatency>
            <Best-caseRealTimeLatency>39.985 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>39.985 ms</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>3998427</DataflowPipelineThroughput>
            <Interval-min>3998427</Interval-min>
            <Interval-max>3998427</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>187</BRAM_18K>
            <DSP>190</DSP>
            <FF>63162</FF>
            <LUT>82729</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_Ctrl_AWVALID</name>
            <Object>Ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_Ctrl_AWREADY</name>
            <Object>Ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_Ctrl_AWADDR</name>
            <Object>Ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_Ctrl_WVALID</name>
            <Object>Ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_Ctrl_WREADY</name>
            <Object>Ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_Ctrl_WDATA</name>
            <Object>Ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_Ctrl_WSTRB</name>
            <Object>Ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_Ctrl_ARVALID</name>
            <Object>Ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_Ctrl_ARREADY</name>
            <Object>Ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_Ctrl_ARADDR</name>
            <Object>Ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_Ctrl_RVALID</name>
            <Object>Ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_Ctrl_RREADY</name>
            <Object>Ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_Ctrl_RDATA</name>
            <Object>Ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_Ctrl_RRESP</name>
            <Object>Ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_Ctrl_BVALID</name>
            <Object>Ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_Ctrl_BREADY</name>
            <Object>Ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_Ctrl_BRESP</name>
            <Object>Ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>stereolbm_axis_cambm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>stereolbm_axis_cambm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>stereolbm_axis_cambm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>vid_inL_TDATA</name>
            <Object>vid_inL_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>vid_inL_TKEEP</name>
            <Object>vid_inL_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>vid_inL_TSTRB</name>
            <Object>vid_inL_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>vid_inL_TUSER</name>
            <Object>vid_inL_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>vid_inL_TLAST</name>
            <Object>vid_inL_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>vid_inL_TID</name>
            <Object>vid_inL_V_id_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>vid_inL_TDEST</name>
            <Object>vid_inL_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>vid_inL_TVALID</name>
            <Object>vid_inL_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>vid_inL_TREADY</name>
            <Object>vid_inL_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>vid_inR_TDATA</name>
            <Object>vid_inR_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>vid_inR_TKEEP</name>
            <Object>vid_inR_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>vid_inR_TSTRB</name>
            <Object>vid_inR_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>vid_inR_TUSER</name>
            <Object>vid_inR_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>vid_inR_TLAST</name>
            <Object>vid_inR_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>vid_inR_TID</name>
            <Object>vid_inR_V_id_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>vid_inR_TDEST</name>
            <Object>vid_inR_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>vid_inR_TVALID</name>
            <Object>vid_inR_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>vid_inR_TREADY</name>
            <Object>vid_inR_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>vid_out_TDATA</name>
            <Object>vid_out_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>vid_out_TKEEP</name>
            <Object>vid_out_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>vid_out_TSTRB</name>
            <Object>vid_out_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>vid_out_TUSER</name>
            <Object>vid_out_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>vid_out_TLAST</name>
            <Object>vid_out_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>vid_out_TID</name>
            <Object>vid_out_V_id_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>vid_out_TDEST</name>
            <Object>vid_out_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>vid_out_TVALID</name>
            <Object>vid_out_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>vid_out_TREADY</name>
            <Object>vid_out_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="9">
            <ModuleName>stereolbm_axis_cambm</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>Loop_VITIS_LOOP_46_1_proc_U0</InstName>
                    <ModuleName>Loop_VITIS_LOOP_46_1_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>310</ID>
                    <BindInstances>add_ln46_fu_218_p2 sub_ln50_fu_371_p2 sub_ln50_1_fu_389_p2 add_ln50_fu_401_p2 sub_ln50_2_fu_407_p2 sub_ln51_fu_461_p2 sub_ln51_1_fu_479_p2 add_ln51_fu_491_p2 sub_ln51_2_fu_497_p2 sub_ln52_fu_551_p2 sub_ln52_1_fu_569_p2 add_ln52_fu_581_p2 sub_ln52_2_fu_587_p2 sub_ln53_fu_641_p2 sub_ln53_1_fu_659_p2 add_ln53_fu_671_p2 sub_ln53_2_fu_677_p2 cameraMA_l_U cameraMA_r_U irA_l_U irA_r_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>Loop_VITIS_LOOP_55_2_proc_U0</InstName>
                    <ModuleName>Loop_VITIS_LOOP_55_2_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>326</ID>
                    <BindInstances>add_ln55_fu_150_p2 sub_ln59_fu_241_p2 sub_ln59_1_fu_259_p2 add_ln59_fu_271_p2 sub_ln59_2_fu_277_p2 sub_ln60_fu_331_p2 sub_ln60_1_fu_349_p2 add_ln60_fu_361_p2 sub_ln60_2_fu_367_p2 distC_l_U distC_r_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>Block_for_end72_proc_U0</InstName>
                    <ModuleName>Block_for_end72_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>336</ID>
                </Instance>
                <Instance>
                    <InstName>AXIvideo2xfMat_8_0_600_800_1_2_1_U0</InstName>
                    <ModuleName>AXIvideo2xfMat_8_0_600_800_1_2_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>345</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_start_hunt_fu_185</InstName>
                            <ModuleName>AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_start_hunt</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>185</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_col_zxi2mat_fu_205</InstName>
                            <ModuleName>AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_col_zxi2mat</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>205</ID>
                            <BindInstances>j_14_fu_203_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_last_hunt_fu_232</InstName>
                            <ModuleName>AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_last_hunt</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>232</ID>
                        </Instance>
                    </InstancesList>
                    <BindInstances>i_17_fu_297_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>AXIvideo2xfMat_8_0_600_800_1_2_U0</InstName>
                    <ModuleName>AXIvideo2xfMat_8_0_600_800_1_2_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>368</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_start_hunt_fu_185</InstName>
                            <ModuleName>AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_start_hunt</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>185</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_col_zxi2mat_fu_205</InstName>
                            <ModuleName>AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_col_zxi2mat</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>205</ID>
                            <BindInstances>j_12_fu_203_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_last_hunt_fu_232</InstName>
                            <ModuleName>AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_last_hunt</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>232</ID>
                        </Instance>
                    </InstancesList>
                    <BindInstances>i_19_fu_297_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0</InstName>
                    <ModuleName>InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>391</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_xFInitUndistortRectifyMapInverseKernel_fu_40</InstName>
                            <ModuleName>xFInitUndistortRectifyMapInverseKernel</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>40</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120</InstName>
                                    <ModuleName>xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>120</ID>
                                    <BindInstances>add_ln171_fu_255_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141</InstName>
                                    <ModuleName>xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>141</ID>
                                    <BindInstances>add_ln178_fu_128_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152</InstName>
                                    <ModuleName>xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>152</ID>
                                    <BindInstances>add_ln195_fu_463_p2 i_fu_475_p2 mul_32s_11ns_32_2_1_U153 mul_32s_11ns_32_2_1_U154 mul_32s_11ns_32_2_1_U155 mul_32s_11ns_32_2_1_U156 mul_32s_11ns_32_2_1_U157 mul_32s_11ns_32_2_1_U158 sub_ln120_fu_561_p2 mul_32s_32s_52_2_1_U159 mul_32s_32s_52_2_1_U160 mul_32s_32s_52_2_1_U161 mul_32s_32s_52_2_1_U162 mul_33s_32s_52_2_1_U170 add_ln128_fu_639_p2 mul_32s_32s_52_2_1_U163 add_ln131_fu_709_p2 mul_32s_32s_52_2_1_U164 add_ln131_1_fu_755_p2 mul_32s_32s_52_2_1_U165 add_ln131_2_fu_796_p2 mul_32s_32s_52_2_1_U166 mul_32s_32s_52_2_1_U167 add_ln136_fu_867_p2 add_ln136_1_fu_671_p2 mul_34s_32s_52_2_1_U171 add_ln136_2_fu_880_p2 mul_34s_32s_65_2_1_U173 add_ln136_3_fu_930_p2 add_ln136_4_fu_973_p2 mul_32s_32s_52_2_1_U168 add_ln137_fu_688_p2 mul_34s_32s_52_2_1_U172 add_ln137_1_fu_892_p2 mul_32s_32s_52_2_1_U169 add_ln137_2_fu_905_p2 mul_34s_32s_65_2_1_U174 add_ln137_3_fu_1048_p2 add_ln137_4_fu_1091_p2 sub_ln219_fu_1359_p2 sub_ln219_1_fu_1419_p2 add_ln219_fu_1535_p2 sub_ln219_4_fu_1433_p2 add_ln219_1_fu_1439_p2 add_ln219_2_fu_1624_p2 sub_ln219_2_fu_1639_p2 add_ln219_3_fu_1781_p2 sub_ln220_fu_1373_p2 sub_ln220_1_fu_1497_p2 add_ln220_fu_1654_p2 sub_ln220_4_fu_1511_p2 add_ln220_1_fu_1517_p2 add_ln220_2_fu_1743_p2 sub_ln220_2_fu_1758_p2 add_ln220_3_fu_1813_p2 j_7_fu_510_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>mul_16ns_16ns_32_1_1_U203</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0</InstName>
                    <ModuleName>InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>402</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_xFInitUndistortRectifyMapInverseKernel_fu_40</InstName>
                            <ModuleName>xFInitUndistortRectifyMapInverseKernel</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>40</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120</InstName>
                                    <ModuleName>xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>120</ID>
                                    <BindInstances>add_ln171_fu_255_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141</InstName>
                                    <ModuleName>xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>141</ID>
                                    <BindInstances>add_ln178_fu_128_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152</InstName>
                                    <ModuleName>xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>152</ID>
                                    <BindInstances>add_ln195_fu_463_p2 i_fu_475_p2 mul_32s_11ns_32_2_1_U153 mul_32s_11ns_32_2_1_U154 mul_32s_11ns_32_2_1_U155 mul_32s_11ns_32_2_1_U156 mul_32s_11ns_32_2_1_U157 mul_32s_11ns_32_2_1_U158 sub_ln120_fu_561_p2 mul_32s_32s_52_2_1_U159 mul_32s_32s_52_2_1_U160 mul_32s_32s_52_2_1_U161 mul_32s_32s_52_2_1_U162 mul_33s_32s_52_2_1_U170 add_ln128_fu_639_p2 mul_32s_32s_52_2_1_U163 add_ln131_fu_709_p2 mul_32s_32s_52_2_1_U164 add_ln131_1_fu_755_p2 mul_32s_32s_52_2_1_U165 add_ln131_2_fu_796_p2 mul_32s_32s_52_2_1_U166 mul_32s_32s_52_2_1_U167 add_ln136_fu_867_p2 add_ln136_1_fu_671_p2 mul_34s_32s_52_2_1_U171 add_ln136_2_fu_880_p2 mul_34s_32s_65_2_1_U173 add_ln136_3_fu_930_p2 add_ln136_4_fu_973_p2 mul_32s_32s_52_2_1_U168 add_ln137_fu_688_p2 mul_34s_32s_52_2_1_U172 add_ln137_1_fu_892_p2 mul_32s_32s_52_2_1_U169 add_ln137_2_fu_905_p2 mul_34s_32s_65_2_1_U174 add_ln137_3_fu_1048_p2 add_ln137_4_fu_1091_p2 sub_ln219_fu_1359_p2 sub_ln219_1_fu_1419_p2 add_ln219_fu_1535_p2 sub_ln219_4_fu_1433_p2 add_ln219_1_fu_1439_p2 add_ln219_2_fu_1624_p2 sub_ln219_2_fu_1639_p2 add_ln219_3_fu_1781_p2 sub_ln220_fu_1373_p2 sub_ln220_1_fu_1497_p2 add_ln220_fu_1654_p2 sub_ln220_4_fu_1511_p2 add_ln220_1_fu_1517_p2 add_ln220_2_fu_1743_p2 sub_ln220_2_fu_1758_p2 add_ln220_3_fu_1813_p2 j_7_fu_510_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>mul_16ns_16ns_32_1_1_U203</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0</InstName>
                    <ModuleName>remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>413</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_Block_entry1_proc_U0</InstName>
                            <ModuleName>remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_Block_entry1_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>38</ID>
                        </Instance>
                        <Instance>
                            <InstName>xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0</InstName>
                            <ModuleName>xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>46</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_1_fu_92</InstName>
                                    <ModuleName>xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>92</ID>
                                    <BindInstances>empty_156_fu_58_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_2_fu_98</InstName>
                                    <ModuleName>xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>98</ID>
                                    <BindInstances>empty_155_fu_58_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104</InstName>
                                    <ModuleName>xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>104</ID>
                                    <BindInstances>buf_U buf_3_U buf_4_U buf_5_U j_6_fu_534_p2 add_ln314_fu_566_p2 fmul_32ns_32ns_32_4_max_dsp_1_U224 add_ln346_fu_866_p2 sub_ln18_fu_880_p2 result_9_fu_1113_p2 fmul_32ns_32ns_32_4_max_dsp_1_U223 add_ln346_1_fu_744_p2 sub_ln18_1_fu_758_p2 result_10_fu_898_p2 ynext_fu_1559_p2 add_ln338_1_fu_1545_p2 sub_ln368_fu_1242_p2 sub_ln368_1_fu_1258_p2 sub_ln368_3_fu_1290_p2 xa0_fu_1343_p2 sub_ln370_fu_1013_p2 sub_ln370_1_fu_1033_p2 sub_ln370_3_fu_1081_p2 add_ln370_fu_1124_p2 sub_ln370_4_fu_1142_p2 sub_ln370_5_fu_1160_p2 sub_ln371_fu_1177_p2 sub_ln371_1_fu_1194_p2 mul_8s_10ns_15_1_1_U227 empty_150_fu_1348_p2 empty_151_fu_1358_p2 mul_8s_10ns_15_1_1_U228 empty_153_fu_1367_p2 empty_154_fu_1377_p2 sub_i_i682_i_fu_1394_p2 mul_6ns_5ns_11_1_1_U229 sub_i_i569_i_fu_1418_p2 mul_6ns_5ns_11_1_1_U230 mul_5ns_5ns_10_1_1_U231 ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U234 ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U234 mul_11ns_8ns_18_1_1_U232 mul_11ns_8ns_18_1_1_U233 mac_muladd_10ns_8ns_18ns_18_4_1_U235 ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U234 mac_muladd_10ns_8ns_18ns_18_4_1_U235 add_ln439_2_fu_1655_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>r1_U r2_U add_i_fu_171_p2 add106_i_fu_176_p2 sub284_i_fu_146_p2 sub300_i_fu_152_p2 i_4_fu_221_p2 mul_6ns_10ns_15_1_1_U267</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>rows_loc_channel_U cols_loc_channel_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0</InstName>
                    <ModuleName>remap_128_1_0_7_0_600_800_1_false_2_2_2_2_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>423</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>remap_128_1_0_7_0_600_800_1_false_2_2_2_2_Block_entry1_proc_U0</InstName>
                            <ModuleName>remap_128_1_0_7_0_600_800_1_false_2_2_2_2_Block_entry1_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>38</ID>
                        </Instance>
                        <Instance>
                            <InstName>xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0</InstName>
                            <ModuleName>xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>46</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_1_fu_92</InstName>
                                    <ModuleName>xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>92</ID>
                                    <BindInstances>empty_149_fu_58_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_2_fu_98</InstName>
                                    <ModuleName>xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>98</ID>
                                    <BindInstances>empty_148_fu_58_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104</InstName>
                                    <ModuleName>xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>104</ID>
                                    <BindInstances>buf_U buf_5_U buf_4_U buf_3_U j_4_fu_534_p2 add_ln314_fu_566_p2 fmul_32ns_32ns_32_4_max_dsp_1_U297 add_ln346_fu_866_p2 sub_ln18_fu_880_p2 result_2_fu_1113_p2 fmul_32ns_32ns_32_4_max_dsp_1_U296 add_ln346_1_fu_744_p2 sub_ln18_1_fu_758_p2 result_3_fu_898_p2 ynext_fu_1559_p2 add_ln338_1_fu_1545_p2 sub_ln368_fu_1242_p2 sub_ln368_1_fu_1258_p2 sub_ln368_2_fu_1290_p2 xa0_fu_1343_p2 sub_ln370_fu_1013_p2 sub_ln370_1_fu_1033_p2 sub_ln370_2_fu_1081_p2 add_ln370_fu_1124_p2 sub_ln370_3_fu_1142_p2 sub_ln370_4_fu_1160_p2 sub_ln371_fu_1177_p2 sub_ln371_1_fu_1194_p2 mul_8s_10ns_15_1_1_U300 empty_143_fu_1348_p2 empty_144_fu_1358_p2 mul_8s_10ns_15_1_1_U301 empty_146_fu_1367_p2 empty_147_fu_1377_p2 sub_i_i682_i_fu_1394_p2 mul_6ns_5ns_11_1_1_U302 sub_i_i569_i_fu_1418_p2 mul_6ns_5ns_11_1_1_U303 mul_5ns_5ns_10_1_1_U304 ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U307 ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U307 mul_11ns_8ns_18_1_1_U305 mul_11ns_8ns_18_1_1_U306 mac_muladd_10ns_8ns_18ns_18_4_1_U308 ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U307 mac_muladd_10ns_8ns_18ns_18_4_1_U308 add_ln439_2_fu_1655_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>r1_U r2_U add_i_fu_171_p2 add106_i_fu_176_p2 sub284_i_fu_146_p2 sub300_i_fu_152_p2 i_6_fu_221_p2 mul_6ns_10ns_15_1_1_U331</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>rows_loc_channel_U cols_loc_channel_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0</InstName>
                    <ModuleName>StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>433</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_xFFindStereoCorrespondenceLBMNO_fu_76</InstName>
                            <ModuleName>xFFindStereoCorrespondenceLBMNO</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>76</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>Sobel_0_3_0_3_600_800_1_false_2_2_2_3_U0</InstName>
                                    <ModuleName>Sobel_0_3_0_3_600_800_1_false_2_2_2_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>274</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_fu_36</InstName>
                                            <ModuleName>xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>36</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_148</InstName>
                                                    <ModuleName>xFSobelFilter3x3_Pipeline_Clear_Row_Loop</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>148</ID>
                                                    <BindInstances>col_7_fu_120_p2</BindInstances>
                                                </Instance>
                                                <Instance>
                                                    <InstName>grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_157</InstName>
                                                    <ModuleName>xFSobelFilter3x3_Pipeline_Col_Loop</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>157</ID>
                                                    <InstancesList>
                                                        <Instance>
                                                            <InstName>grp_xFSobel3x3_1_1_0_4_s_fu_316</InstName>
                                                            <ModuleName>xFSobel3x3_1_1_0_4_s</ModuleName>
                                                            <IsCompInst>true</IsCompInst>
                                                            <ID>316</ID>
                                                            <InstancesList>
                                                                <Instance>
                                                                    <InstName>GradientvaluesX_xFGradientX3x3_0_4_s_fu_72</InstName>
                                                                    <ModuleName>xFGradientX3x3_0_4_s</ModuleName>
                                                                    <IsCompInst>true</IsCompInst>
                                                                    <ID>72</ID>
                                                                    <BindInstances>A00_fu_86_p2 S00_fu_104_p2 out_pix_5_fu_114_p2</BindInstances>
                                                                </Instance>
                                                                <Instance>
                                                                    <InstName>grp_xFGradientY3x3_0_4_s_fu_88</InstName>
                                                                    <ModuleName>xFGradientY3x3_0_4_s</ModuleName>
                                                                    <IsCompInst>true</IsCompInst>
                                                                    <ID>88</ID>
                                                                    <BindInstances>A00_fu_74_p2 S00_fu_88_p2 add_ln113_fu_98_p2</BindInstances>
                                                                </Instance>
                                                            </InstancesList>
                                                        </Instance>
                                                    </InstancesList>
                                                    <BindInstances>col_5_fu_376_p2</BindInstances>
                                                </Instance>
                                                <Instance>
                                                    <InstName>ref_tmp_xFGradientX3x3_0_4_s_fu_181</InstName>
                                                    <ModuleName>xFGradientX3x3_0_4_s</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>181</ID>
                                                    <BindInstances>A00_fu_86_p2 S00_fu_104_p2 out_pix_5_fu_114_p2</BindInstances>
                                                </Instance>
                                                <Instance>
                                                    <InstName>grp_xFGradientY3x3_0_4_s_fu_194</InstName>
                                                    <ModuleName>xFGradientY3x3_0_4_s</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>194</ID>
                                                    <BindInstances>A00_fu_74_p2 S00_fu_88_p2 add_ln113_fu_98_p2</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>buf_U buf_1_U buf_2_U row_ind_11_fu_358_p2 row_7_fu_378_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                </Instance>
                                <Instance>
                                    <InstName>Sobel_0_3_0_3_600_800_1_false_2_2_2_U0</InstName>
                                    <ModuleName>Sobel_0_3_0_3_600_800_1_false_2_2_2_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>286</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_fu_36</InstName>
                                            <ModuleName>xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>36</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_148</InstName>
                                                    <ModuleName>xFSobelFilter3x3_Pipeline_Clear_Row_Loop</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>148</ID>
                                                    <BindInstances>col_7_fu_120_p2</BindInstances>
                                                </Instance>
                                                <Instance>
                                                    <InstName>grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_157</InstName>
                                                    <ModuleName>xFSobelFilter3x3_Pipeline_Col_Loop</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>157</ID>
                                                    <InstancesList>
                                                        <Instance>
                                                            <InstName>grp_xFSobel3x3_1_1_0_4_s_fu_316</InstName>
                                                            <ModuleName>xFSobel3x3_1_1_0_4_s</ModuleName>
                                                            <IsCompInst>true</IsCompInst>
                                                            <ID>316</ID>
                                                            <InstancesList>
                                                                <Instance>
                                                                    <InstName>GradientvaluesX_xFGradientX3x3_0_4_s_fu_72</InstName>
                                                                    <ModuleName>xFGradientX3x3_0_4_s</ModuleName>
                                                                    <IsCompInst>true</IsCompInst>
                                                                    <ID>72</ID>
                                                                    <BindInstances>A00_fu_86_p2 S00_fu_104_p2 out_pix_5_fu_114_p2</BindInstances>
                                                                </Instance>
                                                                <Instance>
                                                                    <InstName>grp_xFGradientY3x3_0_4_s_fu_88</InstName>
                                                                    <ModuleName>xFGradientY3x3_0_4_s</ModuleName>
                                                                    <IsCompInst>true</IsCompInst>
                                                                    <ID>88</ID>
                                                                    <BindInstances>A00_fu_74_p2 S00_fu_88_p2 add_ln113_fu_98_p2</BindInstances>
                                                                </Instance>
                                                            </InstancesList>
                                                        </Instance>
                                                    </InstancesList>
                                                    <BindInstances>col_5_fu_376_p2</BindInstances>
                                                </Instance>
                                                <Instance>
                                                    <InstName>ref_tmp_xFGradientX3x3_0_4_s_fu_181</InstName>
                                                    <ModuleName>xFGradientX3x3_0_4_s</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>181</ID>
                                                    <BindInstances>A00_fu_86_p2 S00_fu_104_p2 out_pix_5_fu_114_p2</BindInstances>
                                                </Instance>
                                                <Instance>
                                                    <InstName>grp_xFGradientY3x3_0_4_s_fu_194</InstName>
                                                    <ModuleName>xFGradientY3x3_0_4_s</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>194</ID>
                                                    <BindInstances>A00_fu_74_p2 S00_fu_88_p2 add_ln113_fu_98_p2</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>buf_U buf_1_U buf_2_U row_ind_11_fu_358_p2 row_7_fu_378_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                </Instance>
                                <Instance>
                                    <InstName>entry_proc_U0</InstName>
                                    <ModuleName>entry_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>298</ID>
                                </Instance>
                                <Instance>
                                    <InstName>xFImageClip_600_800_1_2_4_0_3_0_800_4_U0</InstName>
                                    <ModuleName>xFImageClip_600_800_1_2_4_0_3_0_800_4</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>324</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_xFImageClip_600_800_1_2_4_0_3_0_800_4_Pipeline_loop_col_clip_fu_108</InstName>
                                            <ModuleName>xFImageClip_600_800_1_2_4_0_3_0_800_4_Pipeline_loop_col_clip</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>108</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>pix_1_xFImageClipUtility_1_s_fu_115</InstName>
                                                    <ModuleName>xFImageClipUtility_1_s</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>115</ID>
                                                    <BindInstances>add_ln602_fu_72_p2 add_ln603_fu_90_p2</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>add_ln630_fu_142_p2 add_ln645_fu_157_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>sub25_i_fu_122_p2 add_ln623_fu_150_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>xFReadOutStream_600_800_1_2_4_0_3_800_5_U0</InstName>
                                    <ModuleName>xFReadOutStream_600_800_1_2_4_0_3_800_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>336</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_xFReadOutStream_600_800_1_2_4_0_3_800_5_Pipeline_loop_col_clip_fu_62</InstName>
                                            <ModuleName>xFReadOutStream_600_800_1_2_4_0_3_800_5_Pipeline_loop_col_clip</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>62</ID>
                                            <BindInstances>add_ln671_fu_68_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>i_8_fu_86_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>xFImageClip_600_800_1_2_4_0_3_0_800_U0</InstName>
                                    <ModuleName>xFImageClip_600_800_1_2_4_0_3_0_800_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>343</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip_fu_74</InstName>
                                            <ModuleName>xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>74</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>pix_1_xFImageClipUtility_1_s_fu_115</InstName>
                                                    <ModuleName>xFImageClipUtility_1_s</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>115</ID>
                                                    <BindInstances>add_ln602_fu_72_p2 add_ln603_fu_90_p2</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>add_ln630_fu_142_p2 add_ln645_fu_157_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>sub25_i_fu_88_p2 add_ln623_fu_116_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>xFReadOutStream_600_800_1_2_4_0_3_800_U0</InstName>
                                    <ModuleName>xFReadOutStream_600_800_1_2_4_0_3_800_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>352</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_xFReadOutStream_600_800_1_2_4_0_3_800_Pipeline_loop_col_clip_fu_62</InstName>
                                            <ModuleName>xFReadOutStream_600_800_1_2_4_0_3_800_Pipeline_loop_col_clip</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>62</ID>
                                            <BindInstances>add_ln671_fu_68_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>i_9_fu_86_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>xFSADBlockMatching_U0</InstName>
                                    <ModuleName>xFSADBlockMatching</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>359</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106</InstName>
                                            <ModuleName>xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>106</ID>
                                            <BindInstances>left_line_buf_U left_line_buf_1_U left_line_buf_2_U left_line_buf_3_U left_line_buf_4_U left_line_buf_5_U left_line_buf_6_U left_line_buf_7_U left_line_buf_8_U left_line_buf_9_U left_line_buf_10_U left_line_buf_11_U left_line_buf_12_U left_line_buf_13_U left_line_buf_14_U right_line_buf_U right_line_buf_1_U right_line_buf_2_U right_line_buf_3_U right_line_buf_4_U right_line_buf_5_U right_line_buf_6_U right_line_buf_7_U right_line_buf_8_U right_line_buf_9_U right_line_buf_10_U right_line_buf_11_U right_line_buf_12_U right_line_buf_13_U right_line_buf_14_U minsad_U mind_U skip_U skip_val_U edge_neighbor_U edge_U minsad_p_U minsad_n_U add_ln360_fu_5893_p2 row_8_fu_5951_p2 sweep_1_fu_5988_p2 add226_fu_6037_p2 sub275_fu_27564_p2 sub170_fu_6325_p2 x_fu_6756_p2 r_fu_13091_p2 x_1_fu_6765_p2 r_2_fu_13108_p2 col_sums_1_fu_13120_p2 x_2_fu_13138_p2 r_4_fu_13149_p2 col_sums_3_fu_23183_p2 x_3_fu_13167_p2 r_6_fu_13178_p2 x_4_fu_13196_p2 r_8_fu_23225_p2 x_5_fu_13205_p2 r_10_fu_23242_p2 sub_ln165_1_fu_23254_p2 col_sums_7_fu_25746_p2 x_6_fu_23264_p2 r_12_fu_23275_p2 x_7_fu_23293_p2 r_14_fu_23304_p2 sub_ln165_2_fu_25762_p2 col_sums_9_fu_25778_p2 x_8_fu_23314_p2 r_16_fu_23325_p2 x_9_fu_23343_p2 r_18_fu_25796_p2 sub_ln165_3_fu_25808_p2 col_sums_11_fu_26473_p2 x_10_fu_25817_p2 r_20_fu_25828_p2 x_11_fu_25846_p2 r_22_fu_25857_p2 sub_ln165_4_fu_26489_p2 col_sums_13_fu_26505_p2 x_12_fu_25867_p2 r_24_fu_25878_p2 x_13_fu_25896_p2 r_26_fu_26523_p2 sub_ln165_5_fu_26535_p2 col_sums_15_fu_27016_p2 x_14_fu_26544_p2 r_28_fu_26555_p2 x_15_fu_26573_p2 r_30_fu_26584_p2 sub_ln165_6_fu_27032_p2 col_sums_17_fu_27048_p2 x_16_fu_26594_p2 r_32_fu_26605_p2 x_17_fu_26623_p2 r_34_fu_27066_p2 sub_ln165_7_fu_27078_p2 col_sums_19_fu_27728_p2 x_18_fu_27087_p2 r_36_fu_27098_p2 x_19_fu_27116_p2 r_38_fu_27127_p2 sub_ln165_8_fu_27744_p2 col_sums_21_fu_27760_p2 x_20_fu_27137_p2 r_40_fu_27148_p2 x_21_fu_27166_p2 r_42_fu_27778_p2 sub_ln165_9_fu_27790_p2 col_sums_23_fu_28397_p2 x_22_fu_27799_p2 r_44_fu_27810_p2 x_23_fu_27828_p2 r_46_fu_27839_p2 sub_ln165_10_fu_28413_p2 col_sums_25_fu_28429_p2 x_24_fu_27849_p2 r_48_fu_27860_p2 x_25_fu_27878_p2 r_50_fu_28447_p2 sub_ln165_11_fu_28459_p2 col_sums_27_fu_28881_p2 x_26_fu_28468_p2 r_52_fu_28479_p2 x_27_fu_28497_p2 r_54_fu_28508_p2 sub_ln165_12_fu_28897_p2 col_sums_29_fu_28913_p2 x_28_fu_28518_p2 r_56_fu_28529_p2 x_29_fu_28547_p2 r_58_fu_28931_p2 sub_ln165_13_fu_28943_p2 col_sums_31_fu_29011_p2 text_sum_2_fu_29029_p2 sub_ln236_fu_13214_p2 sub_ln236_1_fu_13228_p2 sub_ln236_2_fu_13254_p2 sub_ln236_3_fu_13268_p2 sub_ln236_4_fu_13294_p2 sub_ln236_5_fu_13308_p2 sub_ln236_6_fu_13334_p2 sub_ln236_7_fu_13348_p2 sub_ln236_8_fu_13374_p2 sub_ln236_9_fu_13388_p2 sub_ln236_10_fu_13414_p2 sub_ln236_11_fu_13428_p2 sub_ln236_12_fu_13454_p2 sub_ln236_13_fu_13468_p2 sub_ln236_14_fu_6778_p2 sub_ln236_15_fu_6792_p2 sub_ln236_16_fu_6818_p2 sub_ln236_17_fu_6832_p2 sub_ln236_18_fu_6858_p2 sub_ln236_19_fu_6872_p2 sub_ln236_20_fu_6898_p2 sub_ln236_21_fu_6912_p2 sub_ln236_22_fu_6934_p2 sub_ln236_23_fu_6948_p2 sub_ln236_24_fu_6974_p2 sub_ln236_25_fu_6988_p2 sub_ln236_26_fu_7014_p2 sub_ln236_27_fu_7028_p2 sub_ln236_28_fu_7054_p2 sub_ln236_29_fu_7068_p2 add_ln236_fu_7086_p2 add_ln236_1_fu_7096_p2 add_ln236_2_fu_7106_p2 add_ln236_4_fu_7112_p2 add_ln236_5_fu_7122_p2 add_ln236_7_fu_13511_p2 add_ln236_8_fu_13517_p2 add_ln236_10_fu_13523_p2 add_ln236_11_fu_13533_p2 add_ln236_12_fu_13543_p2 sub_ln249_fu_23374_p2 sad_32_fu_25904_p2 sub_ln236_30_fu_13553_p2 sub_ln236_31_fu_13567_p2 sub_ln236_32_fu_13589_p2 sub_ln236_33_fu_13603_p2 sub_ln236_34_fu_13625_p2 sub_ln236_35_fu_13639_p2 sub_ln236_36_fu_13661_p2 sub_ln236_37_fu_13675_p2 sub_ln236_38_fu_13697_p2 sub_ln236_39_fu_13711_p2 sub_ln236_40_fu_13733_p2 sub_ln236_41_fu_13747_p2 sub_ln236_42_fu_13769_p2 sub_ln236_43_fu_13783_p2 sub_ln236_44_fu_7132_p2 sub_ln236_45_fu_7146_p2 sub_ln236_46_fu_7168_p2 sub_ln236_47_fu_7182_p2 sub_ln236_48_fu_7204_p2 sub_ln236_49_fu_7218_p2 sub_ln236_50_fu_7240_p2 sub_ln236_51_fu_7254_p2 sub_ln236_52_fu_7272_p2 sub_ln236_53_fu_7286_p2 sub_ln236_54_fu_7308_p2 sub_ln236_55_fu_7322_p2 sub_ln236_56_fu_7344_p2 sub_ln236_57_fu_7358_p2 sub_ln236_58_fu_7380_p2 sub_ln236_59_fu_7394_p2 add_ln236_14_fu_7412_p2 add_ln236_15_fu_7422_p2 add_ln236_16_fu_7432_p2 add_ln236_18_fu_7438_p2 add_ln236_19_fu_7448_p2 add_ln236_21_fu_13826_p2 add_ln236_22_fu_13832_p2 add_ln236_24_fu_13838_p2 add_ln236_25_fu_13848_p2 add_ln236_26_fu_13858_p2 sub_ln249_1_fu_23414_p2 sad_33_fu_25913_p2 sub_ln236_60_fu_13868_p2 sub_ln236_61_fu_13882_p2 sub_ln236_62_fu_13904_p2 sub_ln236_63_fu_13918_p2 sub_ln236_64_fu_13940_p2 sub_ln236_65_fu_13954_p2 sub_ln236_66_fu_13976_p2 sub_ln236_67_fu_13990_p2 sub_ln236_68_fu_14012_p2 sub_ln236_69_fu_14026_p2 sub_ln236_70_fu_14048_p2 sub_ln236_71_fu_14062_p2 sub_ln236_72_fu_14084_p2 sub_ln236_73_fu_14098_p2 sub_ln236_74_fu_7458_p2 sub_ln236_75_fu_7472_p2 sub_ln236_76_fu_7494_p2 sub_ln236_77_fu_7508_p2 sub_ln236_78_fu_7530_p2 sub_ln236_79_fu_7544_p2 sub_ln236_80_fu_7566_p2 sub_ln236_81_fu_7580_p2 sub_ln236_82_fu_7598_p2 sub_ln236_83_fu_7612_p2 sub_ln236_84_fu_7634_p2 sub_ln236_85_fu_7648_p2 sub_ln236_86_fu_7670_p2 sub_ln236_87_fu_7684_p2 sub_ln236_88_fu_7706_p2 sub_ln236_89_fu_7720_p2 add_ln236_28_fu_7738_p2 add_ln236_29_fu_7748_p2 add_ln236_30_fu_7758_p2 add_ln236_32_fu_7764_p2 add_ln236_33_fu_7774_p2 add_ln236_35_fu_14141_p2 add_ln236_36_fu_14147_p2 add_ln236_38_fu_14153_p2 add_ln236_39_fu_14163_p2 add_ln236_40_fu_14173_p2 sub_ln249_2_fu_23464_p2 sad_34_fu_25922_p2 sub_ln236_90_fu_14183_p2 sub_ln236_91_fu_14197_p2 sub_ln236_92_fu_14219_p2 sub_ln236_93_fu_14233_p2 sub_ln236_94_fu_14255_p2 sub_ln236_95_fu_14269_p2 sub_ln236_96_fu_14291_p2 sub_ln236_97_fu_14305_p2 sub_ln236_98_fu_14327_p2 sub_ln236_99_fu_14341_p2 sub_ln236_100_fu_14363_p2 sub_ln236_101_fu_14377_p2 sub_ln236_102_fu_14399_p2 sub_ln236_103_fu_14413_p2 sub_ln236_104_fu_7784_p2 sub_ln236_105_fu_7798_p2 sub_ln236_106_fu_7820_p2 sub_ln236_107_fu_7834_p2 sub_ln236_108_fu_7856_p2 sub_ln236_109_fu_7870_p2 sub_ln236_110_fu_7892_p2 sub_ln236_111_fu_7906_p2 sub_ln236_112_fu_7924_p2 sub_ln236_113_fu_7938_p2 sub_ln236_114_fu_7960_p2 sub_ln236_115_fu_7974_p2 sub_ln236_116_fu_7996_p2 sub_ln236_117_fu_8010_p2 sub_ln236_118_fu_8032_p2 sub_ln236_119_fu_8046_p2 add_ln236_42_fu_8064_p2 add_ln236_43_fu_8074_p2 add_ln236_44_fu_8084_p2 add_ln236_46_fu_8090_p2 add_ln236_47_fu_8100_p2 add_ln236_49_fu_14456_p2 add_ln236_50_fu_14462_p2 add_ln236_52_fu_14468_p2 add_ln236_53_fu_14478_p2 add_ln236_54_fu_14488_p2 sub_ln249_3_fu_23504_p2 sad_35_fu_25931_p2 sub_ln236_120_fu_14498_p2 sub_ln236_121_fu_14512_p2 sub_ln236_122_fu_14534_p2 sub_ln236_123_fu_14548_p2 sub_ln236_124_fu_14570_p2 sub_ln236_125_fu_14584_p2 sub_ln236_126_fu_14606_p2 sub_ln236_127_fu_14620_p2 sub_ln236_128_fu_14642_p2 sub_ln236_129_fu_14656_p2 sub_ln236_130_fu_14678_p2 sub_ln236_131_fu_14692_p2 sub_ln236_132_fu_14714_p2 sub_ln236_133_fu_14728_p2 sub_ln236_134_fu_8110_p2 sub_ln236_135_fu_8124_p2 sub_ln236_136_fu_8146_p2 sub_ln236_137_fu_8160_p2 sub_ln236_138_fu_8182_p2 sub_ln236_139_fu_8196_p2 sub_ln236_140_fu_8218_p2 sub_ln236_141_fu_8232_p2 sub_ln236_142_fu_8250_p2 sub_ln236_143_fu_8264_p2 sub_ln236_144_fu_8286_p2 sub_ln236_145_fu_8300_p2 sub_ln236_146_fu_8322_p2 sub_ln236_147_fu_8336_p2 sub_ln236_148_fu_8358_p2 sub_ln236_149_fu_8372_p2 add_ln236_56_fu_8390_p2 add_ln236_57_fu_8400_p2 add_ln236_58_fu_8410_p2 add_ln236_60_fu_8416_p2 add_ln236_61_fu_8426_p2 add_ln236_63_fu_14771_p2 add_ln236_64_fu_14777_p2 add_ln236_66_fu_14783_p2 add_ln236_67_fu_14793_p2 add_ln236_68_fu_14803_p2 sub_ln249_4_fu_23554_p2 sad_36_fu_25940_p2 sub_ln236_150_fu_14813_p2 sub_ln236_151_fu_14827_p2 sub_ln236_152_fu_14849_p2 sub_ln236_153_fu_14863_p2 sub_ln236_154_fu_14885_p2 sub_ln236_155_fu_14899_p2 sub_ln236_156_fu_14921_p2 sub_ln236_157_fu_14935_p2 sub_ln236_158_fu_14957_p2 sub_ln236_159_fu_14971_p2 sub_ln236_160_fu_14993_p2 sub_ln236_161_fu_15007_p2 sub_ln236_162_fu_15029_p2 sub_ln236_163_fu_15043_p2 sub_ln236_164_fu_8436_p2 sub_ln236_165_fu_8450_p2 sub_ln236_166_fu_8472_p2 sub_ln236_167_fu_8486_p2 sub_ln236_168_fu_8508_p2 sub_ln236_169_fu_8522_p2 sub_ln236_170_fu_8544_p2 sub_ln236_171_fu_8558_p2 sub_ln236_172_fu_8576_p2 sub_ln236_173_fu_8590_p2 sub_ln236_174_fu_8612_p2 sub_ln236_175_fu_8626_p2 sub_ln236_176_fu_8648_p2 sub_ln236_177_fu_8662_p2 sub_ln236_178_fu_8684_p2 sub_ln236_179_fu_8698_p2 add_ln236_70_fu_8716_p2 add_ln236_71_fu_8726_p2 add_ln236_72_fu_8736_p2 add_ln236_74_fu_8742_p2 add_ln236_75_fu_8752_p2 add_ln236_77_fu_15086_p2 add_ln236_78_fu_15092_p2 add_ln236_80_fu_15098_p2 add_ln236_81_fu_15108_p2 add_ln236_82_fu_15118_p2 sub_ln249_5_fu_23594_p2 sad_37_fu_25949_p2 sub_ln236_180_fu_15128_p2 sub_ln236_181_fu_15142_p2 sub_ln236_182_fu_15164_p2 sub_ln236_183_fu_15178_p2 sub_ln236_184_fu_15200_p2 sub_ln236_185_fu_15214_p2 sub_ln236_186_fu_15236_p2 sub_ln236_187_fu_15250_p2 sub_ln236_188_fu_15272_p2 sub_ln236_189_fu_15286_p2 sub_ln236_190_fu_15308_p2 sub_ln236_191_fu_15322_p2 sub_ln236_192_fu_15344_p2 sub_ln236_193_fu_15358_p2 sub_ln236_194_fu_8762_p2 sub_ln236_195_fu_8776_p2 sub_ln236_196_fu_8798_p2 sub_ln236_197_fu_8812_p2 sub_ln236_198_fu_8834_p2 sub_ln236_199_fu_8848_p2 sub_ln236_200_fu_8870_p2 sub_ln236_201_fu_8884_p2 sub_ln236_202_fu_8902_p2 sub_ln236_203_fu_8916_p2 sub_ln236_204_fu_8938_p2 sub_ln236_205_fu_8952_p2 sub_ln236_206_fu_8974_p2 sub_ln236_207_fu_8988_p2 sub_ln236_208_fu_9010_p2 sub_ln236_209_fu_9024_p2 add_ln236_84_fu_9042_p2 add_ln236_85_fu_9052_p2 add_ln236_86_fu_9062_p2 add_ln236_88_fu_9068_p2 add_ln236_89_fu_9078_p2 add_ln236_91_fu_15401_p2 add_ln236_92_fu_15407_p2 add_ln236_94_fu_15413_p2 add_ln236_95_fu_15423_p2 add_ln236_96_fu_15433_p2 sub_ln249_6_fu_23634_p2 sad_38_fu_25958_p2 sub_ln236_210_fu_15443_p2 sub_ln236_211_fu_15457_p2 sub_ln236_212_fu_15479_p2 sub_ln236_213_fu_15493_p2 sub_ln236_214_fu_15515_p2 sub_ln236_215_fu_15529_p2 sub_ln236_216_fu_15551_p2 sub_ln236_217_fu_15565_p2 sub_ln236_218_fu_15587_p2 sub_ln236_219_fu_15601_p2 sub_ln236_220_fu_15623_p2 sub_ln236_221_fu_15637_p2 sub_ln236_222_fu_15659_p2 sub_ln236_223_fu_15673_p2 sub_ln236_224_fu_9088_p2 sub_ln236_225_fu_9102_p2 sub_ln236_226_fu_9124_p2 sub_ln236_227_fu_9138_p2 sub_ln236_228_fu_9160_p2 sub_ln236_229_fu_9174_p2 sub_ln236_230_fu_9196_p2 sub_ln236_231_fu_9210_p2 sub_ln236_232_fu_9228_p2 sub_ln236_233_fu_9242_p2 sub_ln236_234_fu_9264_p2 sub_ln236_235_fu_9278_p2 sub_ln236_236_fu_9300_p2 sub_ln236_237_fu_9314_p2 sub_ln236_238_fu_9336_p2 sub_ln236_239_fu_9350_p2 add_ln236_98_fu_9368_p2 add_ln236_99_fu_9378_p2 add_ln236_100_fu_9388_p2 add_ln236_102_fu_9394_p2 add_ln236_103_fu_9404_p2 add_ln236_105_fu_15716_p2 add_ln236_106_fu_15722_p2 add_ln236_108_fu_15728_p2 add_ln236_109_fu_15738_p2 add_ln236_110_fu_15748_p2 sub_ln249_7_fu_23674_p2 sad_39_fu_25967_p2 sub_ln236_240_fu_15758_p2 sub_ln236_241_fu_15772_p2 sub_ln236_242_fu_15794_p2 sub_ln236_243_fu_15808_p2 sub_ln236_244_fu_15830_p2 sub_ln236_245_fu_15844_p2 sub_ln236_246_fu_15866_p2 sub_ln236_247_fu_15880_p2 sub_ln236_248_fu_15902_p2 sub_ln236_249_fu_15916_p2 sub_ln236_250_fu_15938_p2 sub_ln236_251_fu_15952_p2 sub_ln236_252_fu_15974_p2 sub_ln236_253_fu_15988_p2 sub_ln236_254_fu_9414_p2 sub_ln236_255_fu_9428_p2 sub_ln236_256_fu_9450_p2 sub_ln236_257_fu_9464_p2 sub_ln236_258_fu_9486_p2 sub_ln236_259_fu_9500_p2 sub_ln236_260_fu_9522_p2 sub_ln236_261_fu_9536_p2 sub_ln236_262_fu_9554_p2 sub_ln236_263_fu_9568_p2 sub_ln236_264_fu_9590_p2 sub_ln236_265_fu_9604_p2 sub_ln236_266_fu_9626_p2 sub_ln236_267_fu_9640_p2 sub_ln236_268_fu_9662_p2 sub_ln236_269_fu_9676_p2 add_ln236_112_fu_9694_p2 add_ln236_113_fu_9704_p2 add_ln236_114_fu_9714_p2 add_ln236_116_fu_9720_p2 add_ln236_117_fu_9730_p2 add_ln236_119_fu_16031_p2 add_ln236_120_fu_16037_p2 add_ln236_122_fu_16043_p2 add_ln236_123_fu_16053_p2 add_ln236_124_fu_16063_p2 sub_ln249_8_fu_23724_p2 sad_40_fu_25976_p2 sub_ln236_270_fu_16073_p2 sub_ln236_271_fu_16087_p2 sub_ln236_272_fu_16109_p2 sub_ln236_273_fu_16123_p2 sub_ln236_274_fu_16145_p2 sub_ln236_275_fu_16159_p2 sub_ln236_276_fu_16181_p2 sub_ln236_277_fu_16195_p2 sub_ln236_278_fu_16217_p2 sub_ln236_279_fu_16231_p2 sub_ln236_280_fu_16253_p2 sub_ln236_281_fu_16267_p2 sub_ln236_282_fu_16289_p2 sub_ln236_283_fu_16303_p2 sub_ln236_284_fu_9740_p2 sub_ln236_285_fu_9754_p2 sub_ln236_286_fu_9776_p2 sub_ln236_287_fu_9790_p2 sub_ln236_288_fu_9812_p2 sub_ln236_289_fu_9826_p2 sub_ln236_290_fu_9848_p2 sub_ln236_291_fu_9862_p2 sub_ln236_292_fu_9880_p2 sub_ln236_293_fu_9894_p2 sub_ln236_294_fu_9916_p2 sub_ln236_295_fu_9930_p2 sub_ln236_296_fu_9952_p2 sub_ln236_297_fu_9966_p2 sub_ln236_298_fu_9988_p2 sub_ln236_299_fu_10002_p2 add_ln236_126_fu_10020_p2 add_ln236_127_fu_10030_p2 add_ln236_128_fu_10040_p2 add_ln236_130_fu_10046_p2 add_ln236_131_fu_10056_p2 add_ln236_133_fu_16346_p2 add_ln236_134_fu_16352_p2 add_ln236_136_fu_16358_p2 add_ln236_137_fu_16368_p2 add_ln236_138_fu_16378_p2 sub_ln249_9_fu_23764_p2 sad_41_fu_25985_p2 sub_ln236_300_fu_16388_p2 sub_ln236_301_fu_16402_p2 sub_ln236_302_fu_16424_p2 sub_ln236_303_fu_16438_p2 sub_ln236_304_fu_16460_p2 sub_ln236_305_fu_16474_p2 sub_ln236_306_fu_16496_p2 sub_ln236_307_fu_16510_p2 sub_ln236_308_fu_16532_p2 sub_ln236_309_fu_16546_p2 sub_ln236_310_fu_16568_p2 sub_ln236_311_fu_16582_p2 sub_ln236_312_fu_16604_p2 sub_ln236_313_fu_16618_p2 sub_ln236_314_fu_10066_p2 sub_ln236_315_fu_10080_p2 sub_ln236_316_fu_10102_p2 sub_ln236_317_fu_10116_p2 sub_ln236_318_fu_10138_p2 sub_ln236_319_fu_10152_p2 sub_ln236_320_fu_10174_p2 sub_ln236_321_fu_10188_p2 sub_ln236_322_fu_10206_p2 sub_ln236_323_fu_10220_p2 sub_ln236_324_fu_10242_p2 sub_ln236_325_fu_10256_p2 sub_ln236_326_fu_10278_p2 sub_ln236_327_fu_10292_p2 sub_ln236_328_fu_10314_p2 sub_ln236_329_fu_10328_p2 add_ln236_140_fu_10346_p2 add_ln236_141_fu_10356_p2 add_ln236_142_fu_10366_p2 add_ln236_144_fu_10372_p2 add_ln236_145_fu_10382_p2 add_ln236_147_fu_16661_p2 add_ln236_148_fu_16667_p2 add_ln236_150_fu_16673_p2 add_ln236_151_fu_16683_p2 add_ln236_152_fu_16693_p2 sub_ln249_10_fu_23804_p2 sad_42_fu_25994_p2 sub_ln236_330_fu_16703_p2 sub_ln236_331_fu_16717_p2 sub_ln236_332_fu_16739_p2 sub_ln236_333_fu_16753_p2 sub_ln236_334_fu_16775_p2 sub_ln236_335_fu_16789_p2 sub_ln236_336_fu_16811_p2 sub_ln236_337_fu_16825_p2 sub_ln236_338_fu_16847_p2 sub_ln236_339_fu_16861_p2 sub_ln236_340_fu_16883_p2 sub_ln236_341_fu_16897_p2 sub_ln236_342_fu_16919_p2 sub_ln236_343_fu_16933_p2 sub_ln236_344_fu_10392_p2 sub_ln236_345_fu_10406_p2 sub_ln236_346_fu_10428_p2 sub_ln236_347_fu_10442_p2 sub_ln236_348_fu_10464_p2 sub_ln236_349_fu_10478_p2 sub_ln236_350_fu_10500_p2 sub_ln236_351_fu_10514_p2 sub_ln236_352_fu_10532_p2 sub_ln236_353_fu_10546_p2 sub_ln236_354_fu_10568_p2 sub_ln236_355_fu_10582_p2 sub_ln236_356_fu_10604_p2 sub_ln236_357_fu_10618_p2 sub_ln236_358_fu_10640_p2 sub_ln236_359_fu_10654_p2 add_ln236_154_fu_10672_p2 add_ln236_155_fu_10682_p2 add_ln236_156_fu_10692_p2 add_ln236_158_fu_10698_p2 add_ln236_159_fu_10708_p2 add_ln236_161_fu_16976_p2 add_ln236_162_fu_16982_p2 add_ln236_164_fu_16988_p2 add_ln236_165_fu_16998_p2 add_ln236_166_fu_17008_p2 sub_ln249_11_fu_23844_p2 sad_43_fu_26003_p2 sub_ln236_360_fu_17018_p2 sub_ln236_361_fu_17032_p2 sub_ln236_362_fu_17054_p2 sub_ln236_363_fu_17068_p2 sub_ln236_364_fu_17090_p2 sub_ln236_365_fu_17104_p2 sub_ln236_366_fu_17126_p2 sub_ln236_367_fu_17140_p2 sub_ln236_368_fu_17162_p2 sub_ln236_369_fu_17176_p2 sub_ln236_370_fu_17198_p2 sub_ln236_371_fu_17212_p2 sub_ln236_372_fu_17234_p2 sub_ln236_373_fu_17248_p2 sub_ln236_374_fu_10718_p2 sub_ln236_375_fu_10732_p2 sub_ln236_376_fu_10754_p2 sub_ln236_377_fu_10768_p2 sub_ln236_378_fu_10790_p2 sub_ln236_379_fu_10804_p2 sub_ln236_380_fu_10826_p2 sub_ln236_381_fu_10840_p2 sub_ln236_382_fu_10858_p2 sub_ln236_383_fu_10872_p2 sub_ln236_384_fu_10894_p2 sub_ln236_385_fu_10908_p2 sub_ln236_386_fu_10930_p2 sub_ln236_387_fu_10944_p2 sub_ln236_388_fu_10966_p2 sub_ln236_389_fu_10980_p2 add_ln236_168_fu_10998_p2 add_ln236_169_fu_11008_p2 add_ln236_170_fu_11018_p2 add_ln236_172_fu_11024_p2 add_ln236_173_fu_11034_p2 add_ln236_175_fu_17291_p2 add_ln236_176_fu_17297_p2 add_ln236_178_fu_17303_p2 add_ln236_179_fu_17313_p2 add_ln236_180_fu_17323_p2 sub_ln249_12_fu_23884_p2 sad_44_fu_26012_p2 sub_ln236_390_fu_17333_p2 sub_ln236_391_fu_17347_p2 sub_ln236_392_fu_17369_p2 sub_ln236_393_fu_17383_p2 sub_ln236_394_fu_17405_p2 sub_ln236_395_fu_17419_p2 sub_ln236_396_fu_17441_p2 sub_ln236_397_fu_17455_p2 sub_ln236_398_fu_17477_p2 sub_ln236_399_fu_17491_p2 sub_ln236_400_fu_17513_p2 sub_ln236_401_fu_17527_p2 sub_ln236_402_fu_17549_p2 sub_ln236_403_fu_17563_p2 sub_ln236_404_fu_11044_p2 sub_ln236_405_fu_11058_p2 sub_ln236_406_fu_11080_p2 sub_ln236_407_fu_11094_p2 sub_ln236_408_fu_11116_p2 sub_ln236_409_fu_11130_p2 sub_ln236_410_fu_11152_p2 sub_ln236_411_fu_11166_p2 sub_ln236_412_fu_11184_p2 sub_ln236_413_fu_11198_p2 sub_ln236_414_fu_11220_p2 sub_ln236_415_fu_11234_p2 sub_ln236_416_fu_11256_p2 sub_ln236_417_fu_11270_p2 sub_ln236_418_fu_11292_p2 sub_ln236_419_fu_11306_p2 add_ln236_182_fu_11324_p2 add_ln236_183_fu_11334_p2 add_ln236_184_fu_11344_p2 add_ln236_186_fu_11350_p2 add_ln236_187_fu_11360_p2 add_ln236_189_fu_17606_p2 add_ln236_190_fu_17612_p2 add_ln236_192_fu_17618_p2 add_ln236_193_fu_17628_p2 add_ln236_194_fu_17638_p2 sub_ln249_13_fu_23924_p2 sad_45_fu_26021_p2 sub_ln236_420_fu_17648_p2 sub_ln236_421_fu_17662_p2 sub_ln236_422_fu_17684_p2 sub_ln236_423_fu_17698_p2 sub_ln236_424_fu_17720_p2 sub_ln236_425_fu_17734_p2 sub_ln236_426_fu_17756_p2 sub_ln236_427_fu_17770_p2 sub_ln236_428_fu_17792_p2 sub_ln236_429_fu_17806_p2 sub_ln236_430_fu_17828_p2 sub_ln236_431_fu_17842_p2 sub_ln236_432_fu_17864_p2 sub_ln236_433_fu_17878_p2 sub_ln236_434_fu_11370_p2 sub_ln236_435_fu_11384_p2 sub_ln236_436_fu_11406_p2 sub_ln236_437_fu_11420_p2 sub_ln236_438_fu_11442_p2 sub_ln236_439_fu_11456_p2 sub_ln236_440_fu_11478_p2 sub_ln236_441_fu_11492_p2 sub_ln236_442_fu_11510_p2 sub_ln236_443_fu_11524_p2 sub_ln236_444_fu_11546_p2 sub_ln236_445_fu_11560_p2 sub_ln236_446_fu_11582_p2 sub_ln236_447_fu_11596_p2 sub_ln236_448_fu_11618_p2 sub_ln236_449_fu_11632_p2 add_ln236_196_fu_11650_p2 add_ln236_197_fu_11660_p2 add_ln236_198_fu_11670_p2 add_ln236_200_fu_11676_p2 add_ln236_201_fu_11686_p2 add_ln236_203_fu_17921_p2 add_ln236_204_fu_17927_p2 add_ln236_206_fu_17933_p2 add_ln236_207_fu_17943_p2 add_ln236_208_fu_17953_p2 sub_ln249_14_fu_23964_p2 sad_46_fu_26030_p2 sub_ln236_450_fu_17963_p2 sub_ln236_451_fu_17977_p2 sub_ln236_452_fu_17999_p2 sub_ln236_453_fu_18013_p2 sub_ln236_454_fu_18035_p2 sub_ln236_455_fu_18049_p2 sub_ln236_456_fu_18071_p2 sub_ln236_457_fu_18085_p2 sub_ln236_458_fu_18107_p2 sub_ln236_459_fu_18121_p2 sub_ln236_460_fu_18143_p2 sub_ln236_461_fu_18157_p2 sub_ln236_462_fu_18179_p2 sub_ln236_463_fu_18193_p2 sub_ln236_464_fu_11696_p2 sub_ln236_465_fu_11710_p2 sub_ln236_466_fu_11732_p2 sub_ln236_467_fu_11746_p2 sub_ln236_468_fu_11768_p2 sub_ln236_469_fu_11782_p2 sub_ln236_470_fu_11804_p2 sub_ln236_471_fu_11818_p2 sub_ln236_472_fu_11836_p2 sub_ln236_473_fu_11850_p2 sub_ln236_474_fu_11872_p2 sub_ln236_475_fu_11886_p2 sub_ln236_476_fu_11908_p2 sub_ln236_477_fu_11922_p2 sub_ln236_478_fu_11944_p2 sub_ln236_479_fu_11958_p2 add_ln236_210_fu_11976_p2 add_ln236_211_fu_11986_p2 add_ln236_212_fu_11996_p2 add_ln236_214_fu_12002_p2 add_ln236_215_fu_12012_p2 add_ln236_217_fu_18236_p2 add_ln236_218_fu_18242_p2 add_ln236_220_fu_18248_p2 add_ln236_221_fu_18258_p2 add_ln236_222_fu_18268_p2 sub_ln249_15_fu_23998_p2 sad_47_fu_26040_p2 add_ln487_fu_24004_p2 mul_32s_32s_32_2_1_U470 mul_32s_34ns_65_2_1_U472 sub_ln551_fu_29187_p2 sub_ln551_1_fu_29212_p2 thresh_fu_29377_p2 add_i_i242_fu_27922_p2 mul_32s_29s_32_2_1_U469 mul_32s_34ns_65_2_1_U471 sub_ln520_fu_29089_p2 sub_ln520_1_fu_29114_p2 thresh_1_fu_29223_p2 sub_i_i432_fu_29480_p2 add_i_i401_fu_29631_p2 add_ln546_fu_28096_p2 sub_ln578_fu_28661_p2 sub_ln578_1_fu_28967_p2 sub_ln578_2_fu_28978_p2 sub_ln581_fu_28994_p2 add_ln584_fu_31111_p2 col_fu_6293_p2 add_ln366_fu_5909_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>sub_fu_136_p2 sub57_fu_146_p2 add103_fu_172_p2 add111_fu_178_p2 sub233_fu_184_p2 sub246_fu_190_p2 mul_17ns_20ns_37_1_1_U504</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_U0</InstName>
                                    <ModuleName>xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>373</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP_fu_46</InstName>
                                            <ModuleName>xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>46</ID>
                                            <BindInstances>add_ln816_fu_84_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>mul_16s_16s_32_1_1_U519</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>width_c29_U width_c28_U width_c27_U width_c26_U width_c25_U width_c_U height_c24_U height_c23_U height_c22_U height_c21_U height_c20_U height_c_U sbmstate_uniquenessRatio_c_U sbmstate_textureThreshold_c_U sbmstate_preFilterCap_c19_U sbmstate_preFilterCap_c18_U sbmstate_preFilterCap_c_U in_sobel_x_data_U in_sobel_y_data_U in_sobel_x_data_1_U in_sobel_y_data_1_U left_clipped_U right_clipped_U p_disp_strm_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>ConvertShiftAbs_U0</InstName>
                    <ModuleName>ConvertShiftAbs</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>447</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_ConvertShiftAbs_Pipeline_loop_width_fu_38</InstName>
                            <ModuleName>ConvertShiftAbs_Pipeline_loop_width</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>38</ID>
                            <BindInstances>j_10_fu_81_p2 neg_fu_112_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>i_15_fu_60_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>Block_for_end7235_proc_U0</InstName>
                    <ModuleName>Block_for_end7235_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>453</ID>
                </Instance>
                <Instance>
                    <InstName>erode_0_0_600_800_0_3_3_1_1_2_2_U0</InstName>
                    <ModuleName>erode_0_0_600_800_0_3_3_1_1_2_2_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>459</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_xferode_600_800_1_0_1_2_2_0_801_3_3_s_fu_34</InstName>
                            <ModuleName>xferode_600_800_1_0_1_2_2_0_801_3_3_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>34</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_283_1_fu_139</InstName>
                                    <ModuleName>xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_283_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>139</ID>
                                    <BindInstances>init_row_ind_fu_83_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_298_2_fu_146</InstName>
                                    <ModuleName>xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_298_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>146</ID>
                                    <BindInstances>i_col_2_fu_102_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop_fu_155</InstName>
                                    <ModuleName>xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>155</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>src_buf_temp_copy_extract_0_xfExtractPixels_1_1_0_s_fu_289</InstName>
                                            <ModuleName>xfExtractPixels_1_1_0_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>289</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>src_buf_temp_copy_extract_0_3_xfExtractPixels_1_1_0_s_fu_295</InstName>
                                            <ModuleName>xfExtractPixels_1_1_0_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>295</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>src_buf_temp_copy_extract_0_4_xfExtractPixels_1_1_0_s_fu_301</InstName>
                                            <ModuleName>xfExtractPixels_1_1_0_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>301</ID>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>col_2_fu_355_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>buf_U buf_1_U buf_2_U i_col_3_fu_203_p2 row_3_fu_278_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>Block_for_end7237_proc_U0</InstName>
                    <ModuleName>Block_for_end7237_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>467</ID>
                </Instance>
                <Instance>
                    <InstName>dilate_0_0_600_800_0_3_3_1_1_2_2_U0</InstName>
                    <ModuleName>dilate_0_0_600_800_0_3_3_1_1_2_2_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>473</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_xfdilate_600_800_1_0_1_2_2_0_801_3_3_s_fu_34</InstName>
                            <ModuleName>xfdilate_600_800_1_0_1_2_2_0_801_3_3_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>34</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_279_1_fu_139</InstName>
                                    <ModuleName>xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_279_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>139</ID>
                                    <BindInstances>init_row_ind_fu_83_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_294_2_fu_146</InstName>
                                    <ModuleName>xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_294_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>146</ID>
                                    <BindInstances>i_col_5_fu_102_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop_fu_155</InstName>
                                    <ModuleName>xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>155</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>src_buf_temp_copy_extract_0_xfExtractPixels_1_1_0_s_fu_289</InstName>
                                            <ModuleName>xfExtractPixels_1_1_0_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>289</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>src_buf_temp_copy_extract_0_7_xfExtractPixels_1_1_0_s_fu_295</InstName>
                                            <ModuleName>xfExtractPixels_1_1_0_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>295</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>src_buf_temp_copy_extract_0_8_xfExtractPixels_1_1_0_s_fu_301</InstName>
                                            <ModuleName>xfExtractPixels_1_1_0_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>301</ID>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>col_4_fu_355_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>buf_U buf_1_U buf_2_U i_col_6_fu_203_p2 row_5_fu_278_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>Block_for_end7239_proc_U0</InstName>
                    <ModuleName>Block_for_end7239_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>481</ID>
                </Instance>
                <Instance>
                    <InstName>xfMat2AXIvideo_8_0_600_800_1_2_U0</InstName>
                    <ModuleName>xfMat2AXIvideo_8_0_600_800_1_2_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>487</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_xfMat2AXIvideo_8_0_600_800_1_2_Pipeline_loop_col_mat2axi_fu_86</InstName>
                            <ModuleName>xfMat2AXIvideo_8_0_600_800_1_2_Pipeline_loop_col_mat2axi</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>86</ID>
                            <BindInstances>j_2_fu_158_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>sub_fu_113_p2 i_2_fu_147_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>imgR_in_cols_c_U imgR_in_rows_c_U imgL_in_cols_c_U imgL_in_rows_c_U mapxLMat_data_U mapyLMat_data_U mapxRMat_data_U mapyRMat_data_U leftRemappedMat_data_U rightRemappedMat_data_U imgL_in_data_U imgR_in_data_U img_disp16u_data_U img_disp8u_data_U img_disp8u_erode_data_U img_disp8u_dilate_data_U cameraMA_l_fix_U cameraMA_r_fix_U distC_l_fix_U distC_r_fix_U irA_l_fix_U irA_r_fix_U mapxLMat_rows_U mapxLMat_cols_U mapxRMat_rows_U mapxRMat_cols_U imgL_in_rows_c59_channel_U imgL_in_cols_c60_channel_U imgR_in_rows_c61_channel_U imgR_in_cols_c62_channel_U bmState_preFilterCap_U bmState_uniquenessRatio_U bmState_textureThreshold_U leftRemappedMat_rows_U leftRemappedMat_cols_U rightRemappedMat_rows_U rightRemappedMat_cols_U img_disp8u_rows_U img_disp8u_cols_U img_disp8u_erode_rows_U img_disp8u_erode_cols_U img_disp8u_dilate_rows_U img_disp8u_dilate_cols_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>Loop_VITIS_LOOP_46_1_proc</Name>
            <Loops>
                <VITIS_LOOP_46_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.758</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15</Best-caseLatency>
                    <Average-caseLatency>15</Average-caseLatency>
                    <Worst-caseLatency>15</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.150 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.150 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.150 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_46_1>
                        <Name>VITIS_LOOP_46_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>9</TripCount>
                        <Latency>13</Latency>
                        <AbsoluteTimeLatency>0.130 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_46_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>1639</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>3112</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_fu_218_p2" SOURCE="xf_stereolbm_accel.cpp:46" URAM="0" VARIABLE="add_ln46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln50_fu_371_p2" SOURCE="xf_stereolbm_accel.cpp:50" URAM="0" VARIABLE="sub_ln50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln50_1_fu_389_p2" SOURCE="xf_stereolbm_accel.cpp:50" URAM="0" VARIABLE="sub_ln50_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_fu_401_p2" SOURCE="xf_stereolbm_accel.cpp:50" URAM="0" VARIABLE="add_ln50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln50_2_fu_407_p2" SOURCE="xf_stereolbm_accel.cpp:50" URAM="0" VARIABLE="sub_ln50_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln51_fu_461_p2" SOURCE="xf_stereolbm_accel.cpp:51" URAM="0" VARIABLE="sub_ln51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln51_1_fu_479_p2" SOURCE="xf_stereolbm_accel.cpp:51" URAM="0" VARIABLE="sub_ln51_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_491_p2" SOURCE="xf_stereolbm_accel.cpp:51" URAM="0" VARIABLE="add_ln51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln51_2_fu_497_p2" SOURCE="xf_stereolbm_accel.cpp:51" URAM="0" VARIABLE="sub_ln51_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln52_fu_551_p2" SOURCE="xf_stereolbm_accel.cpp:52" URAM="0" VARIABLE="sub_ln52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln52_1_fu_569_p2" SOURCE="xf_stereolbm_accel.cpp:52" URAM="0" VARIABLE="sub_ln52_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_fu_581_p2" SOURCE="xf_stereolbm_accel.cpp:52" URAM="0" VARIABLE="add_ln52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln52_2_fu_587_p2" SOURCE="xf_stereolbm_accel.cpp:52" URAM="0" VARIABLE="sub_ln52_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln53_fu_641_p2" SOURCE="xf_stereolbm_accel.cpp:53" URAM="0" VARIABLE="sub_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln53_1_fu_659_p2" SOURCE="xf_stereolbm_accel.cpp:53" URAM="0" VARIABLE="sub_ln53_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_671_p2" SOURCE="xf_stereolbm_accel.cpp:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln53_2_fu_677_p2" SOURCE="xf_stereolbm_accel.cpp:53" URAM="0" VARIABLE="sub_ln53_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="cameraMA_l_U" SOURCE="" URAM="0" VARIABLE="cameraMA_l"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="cameraMA_r_U" SOURCE="" URAM="0" VARIABLE="cameraMA_r"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="irA_l_U" SOURCE="" URAM="0" VARIABLE="irA_l"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="irA_r_U" SOURCE="" URAM="0" VARIABLE="irA_r"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Loop_VITIS_LOOP_55_2_proc</Name>
            <Loops>
                <VITIS_LOOP_55_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.758</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11</Best-caseLatency>
                    <Average-caseLatency>11</Average-caseLatency>
                    <Worst-caseLatency>11</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.110 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.110 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.110 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>11</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_55_2>
                        <Name>VITIS_LOOP_55_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>5</TripCount>
                        <Latency>9</Latency>
                        <AbsoluteTimeLatency>90.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_55_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>859</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1598</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_fu_150_p2" SOURCE="xf_stereolbm_accel.cpp:55" URAM="0" VARIABLE="add_ln55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln59_fu_241_p2" SOURCE="xf_stereolbm_accel.cpp:59" URAM="0" VARIABLE="sub_ln59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln59_1_fu_259_p2" SOURCE="xf_stereolbm_accel.cpp:59" URAM="0" VARIABLE="sub_ln59_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_fu_271_p2" SOURCE="xf_stereolbm_accel.cpp:59" URAM="0" VARIABLE="add_ln59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln59_2_fu_277_p2" SOURCE="xf_stereolbm_accel.cpp:59" URAM="0" VARIABLE="sub_ln59_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln60_fu_331_p2" SOURCE="xf_stereolbm_accel.cpp:60" URAM="0" VARIABLE="sub_ln60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln60_1_fu_349_p2" SOURCE="xf_stereolbm_accel.cpp:60" URAM="0" VARIABLE="sub_ln60_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_fu_361_p2" SOURCE="xf_stereolbm_accel.cpp:60" URAM="0" VARIABLE="add_ln60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln60_2_fu_367_p2" SOURCE="xf_stereolbm_accel.cpp:60" URAM="0" VARIABLE="sub_ln60_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="distC_l_U" SOURCE="" URAM="0" VARIABLE="distC_l"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="distC_r_U" SOURCE="" URAM="0" VARIABLE="distC_r"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Block_for_end72_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>0.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>482</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>146</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_start_hunt</Name>
            <Loops>
                <loop_start_hunt/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.176</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>3</Average-caseLatency>
                    <Worst-caseLatency>3</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>30.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>30.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 3</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_start_hunt>
                        <Name>loop_start_hunt</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>1</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 1</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 10.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_start_hunt>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>4</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>43</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_col_zxi2mat</Name>
            <Loops>
                <loop_col_zxi2mat/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.132</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>802</Worst-caseLatency>
                    <Best-caseRealTimeLatency>30.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.020 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3 ~ 802</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_col_zxi2mat>
                        <Name>loop_col_zxi2mat</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>800</max>
                            </range>
                        </TripCount>
                        <Latency>1 ~ 800</Latency>
                        <AbsoluteTimeLatency>10.000 ns ~ 8.000 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_col_zxi2mat>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>24</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>148</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_col_zxi2mat" OPTYPE="add" PRAGMA="" RTLNAME="j_14_fu_203_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:133" URAM="0" VARIABLE="j_14"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_last_hunt</Name>
            <Loops>
                <loop_last_hunt/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.176</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>3</Average-caseLatency>
                    <Worst-caseLatency>3</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>30.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>30.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 3</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_last_hunt>
                        <Name>loop_last_hunt</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>1</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 1</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 10.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_last_hunt>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>4</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>52</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>AXIvideo2xfMat_8_0_600_800_1_2_1</Name>
            <Loops>
                <loop_row_axi2mat/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.268</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>486607</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.866 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6 ~ 486607</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_row_axi2mat>
                        <Name>loop_row_axi2mat</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>600</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 486600</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 4.866 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>7</min>
                                <max>811</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>7 ~ 811</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_col_zxi2mat_fu_205</Instance>
                            <Instance>grp_AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_last_hunt_fu_232</Instance>
                        </InstanceList>
                    </loop_row_axi2mat>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>99</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>514</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_axi2mat" OPTYPE="add" PRAGMA="" RTLNAME="i_17_fu_297_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:129" URAM="0" VARIABLE="i_17"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_start_hunt</Name>
            <Loops>
                <loop_start_hunt/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.176</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>3</Average-caseLatency>
                    <Worst-caseLatency>3</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>30.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>30.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 3</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_start_hunt>
                        <Name>loop_start_hunt</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>1</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 1</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 10.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_start_hunt>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>4</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>43</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_col_zxi2mat</Name>
            <Loops>
                <loop_col_zxi2mat/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.132</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>802</Worst-caseLatency>
                    <Best-caseRealTimeLatency>30.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.020 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3 ~ 802</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_col_zxi2mat>
                        <Name>loop_col_zxi2mat</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>800</max>
                            </range>
                        </TripCount>
                        <Latency>1 ~ 800</Latency>
                        <AbsoluteTimeLatency>10.000 ns ~ 8.000 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_col_zxi2mat>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>24</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>148</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_col_zxi2mat" OPTYPE="add" PRAGMA="" RTLNAME="j_12_fu_203_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:133" URAM="0" VARIABLE="j_12"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_last_hunt</Name>
            <Loops>
                <loop_last_hunt/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.176</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>3</Average-caseLatency>
                    <Worst-caseLatency>3</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>30.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>30.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 3</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_last_hunt>
                        <Name>loop_last_hunt</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>1</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 1</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 10.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_last_hunt>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>4</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>52</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>AXIvideo2xfMat_8_0_600_800_1_2_s</Name>
            <Loops>
                <loop_row_axi2mat/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.268</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>486607</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.866 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6 ~ 486607</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_row_axi2mat>
                        <Name>loop_row_axi2mat</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>600</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 486600</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 4.866 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>7</min>
                                <max>811</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>7 ~ 811</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_col_zxi2mat_fu_205</Instance>
                            <Instance>grp_AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_last_hunt_fu_232</Instance>
                        </InstanceList>
                    </loop_row_axi2mat>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>99</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>514</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_axi2mat" OPTYPE="add" PRAGMA="" RTLNAME="i_19_fu_297_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:129" URAM="0" VARIABLE="i_19"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1</Name>
            <Loops>
                <VITIS_LOOP_171_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.323</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11</Best-caseLatency>
                    <Average-caseLatency>11</Average-caseLatency>
                    <Worst-caseLatency>11</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.110 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.110 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.110 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>11</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_171_1>
                        <Name>VITIS_LOOP_171_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>9</TripCount>
                        <Latency>9</Latency>
                        <AbsoluteTimeLatency>90.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_171_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>427</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>64</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln171_fu_255_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:171" URAM="0" VARIABLE="add_ln171"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2</Name>
            <Loops>
                <VITIS_LOOP_178_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.238</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7</Best-caseLatency>
                    <Average-caseLatency>7</Average-caseLatency>
                    <Worst-caseLatency>7</Worst-caseLatency>
                    <Best-caseRealTimeLatency>70.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>70.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>70.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_178_2>
                        <Name>VITIS_LOOP_178_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>5</TripCount>
                        <Latency>5</Latency>
                        <AbsoluteTimeLatency>50.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_178_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>169</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>60</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_178_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln178_fu_128_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:178" URAM="0" VARIABLE="add_ln178"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width</Name>
            <Loops>
                <loop_height_loop_width/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.972</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>31</Best-caseLatency>
                    <Average-caseLatency>120030</Average-caseLatency>
                    <Worst-caseLatency>480030</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.310 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.200 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.800 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>31 ~ 480030</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_height_loop_width>
                        <Name>loop_height_loop_width</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>480000</max>
                            </range>
                        </TripCount>
                        <Latency>29 ~ 480028</Latency>
                        <AbsoluteTimeLatency>0.290 us ~ 4.800 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>30</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_height_loop_width>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>76</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>34</UTIL_DSP>
                    <FF>7176</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>6</UTIL_FF>
                    <LUT>4789</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>9</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height_loop_width" OPTYPE="add" PRAGMA="" RTLNAME="add_ln195_fu_463_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:195" URAM="0" VARIABLE="add_ln195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height_loop_width" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_475_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:195" URAM="0" VARIABLE="i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="1" LOOP="loop_height_loop_width" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_11ns_32_2_1_U153" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:112" URAM="0" VARIABLE="mul_ln112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="1" LOOP="loop_height_loop_width" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_11ns_32_2_1_U154" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:112" URAM="0" VARIABLE="mul_ln112_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="1" LOOP="loop_height_loop_width" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_11ns_32_2_1_U155" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:113" URAM="0" VARIABLE="mul_ln113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="1" LOOP="loop_height_loop_width" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_11ns_32_2_1_U156" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:113" URAM="0" VARIABLE="mul_ln113_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="1" LOOP="loop_height_loop_width" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_11ns_32_2_1_U157" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:120" URAM="0" VARIABLE="mul_ln120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="1" LOOP="loop_height_loop_width" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_11ns_32_2_1_U158" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:120" URAM="0" VARIABLE="mul_ln120_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height_loop_width" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln120_fu_561_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:120" URAM="0" VARIABLE="sub_ln120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="loop_height_loop_width" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_52_2_1_U159" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:122" URAM="0" VARIABLE="mul_ln122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="loop_height_loop_width" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_52_2_1_U160" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:123" URAM="0" VARIABLE="mul_ln123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="loop_height_loop_width" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_52_2_1_U161" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:126" URAM="0" VARIABLE="x2t"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="loop_height_loop_width" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_52_2_1_U162" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:126" URAM="0" VARIABLE="y2t"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="loop_height_loop_width" OPTYPE="mul" PRAGMA="" RTLNAME="mul_33s_32s_52_2_1_U170" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:127" URAM="0" VARIABLE="mul_ln127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height_loop_width" OPTYPE="add" PRAGMA="" RTLNAME="add_ln128_fu_639_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:128" URAM="0" VARIABLE="add_ln128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="loop_height_loop_width" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_52_2_1_U163" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:131" URAM="0" VARIABLE="mul_ln131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height_loop_width" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_fu_709_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:131" URAM="0" VARIABLE="add_ln131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="loop_height_loop_width" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_52_2_1_U164" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:131" URAM="0" VARIABLE="mul_ln131_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height_loop_width" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_1_fu_755_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:131" URAM="0" VARIABLE="add_ln131_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="loop_height_loop_width" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_52_2_1_U165" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:131" URAM="0" VARIABLE="mul_ln131_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height_loop_width" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_2_fu_796_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:131" URAM="0" VARIABLE="add_ln131_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="loop_height_loop_width" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_52_2_1_U166" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136" URAM="0" VARIABLE="mul_ln136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="loop_height_loop_width" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_52_2_1_U167" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136" URAM="0" VARIABLE="mul_ln136_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height_loop_width" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_fu_867_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136" URAM="0" VARIABLE="add_ln136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height_loop_width" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_1_fu_671_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136" URAM="0" VARIABLE="add_ln136_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="loop_height_loop_width" OPTYPE="mul" PRAGMA="" RTLNAME="mul_34s_32s_52_2_1_U171" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136" URAM="0" VARIABLE="mul_ln136_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height_loop_width" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_2_fu_880_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136" URAM="0" VARIABLE="add_ln136_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="loop_height_loop_width" OPTYPE="mul" PRAGMA="" RTLNAME="mul_34s_32s_65_2_1_U173" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136" URAM="0" VARIABLE="mul_ln136_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height_loop_width" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_3_fu_930_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136" URAM="0" VARIABLE="add_ln136_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height_loop_width" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_4_fu_973_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136" URAM="0" VARIABLE="add_ln136_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="loop_height_loop_width" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_52_2_1_U168" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:137" URAM="0" VARIABLE="mul_ln137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height_loop_width" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_fu_688_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:137" URAM="0" VARIABLE="add_ln137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="loop_height_loop_width" OPTYPE="mul" PRAGMA="" RTLNAME="mul_34s_32s_52_2_1_U172" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:137" URAM="0" VARIABLE="mul_ln137_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height_loop_width" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_1_fu_892_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:137" URAM="0" VARIABLE="add_ln137_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="loop_height_loop_width" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_52_2_1_U169" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:137" URAM="0" VARIABLE="mul_ln137_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height_loop_width" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_2_fu_905_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:137" URAM="0" VARIABLE="add_ln137_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="loop_height_loop_width" OPTYPE="mul" PRAGMA="" RTLNAME="mul_34s_32s_65_2_1_U174" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:137" URAM="0" VARIABLE="mul_ln137_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height_loop_width" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_3_fu_1048_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:137" URAM="0" VARIABLE="add_ln137_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height_loop_width" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_4_fu_1091_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:137" URAM="0" VARIABLE="add_ln137_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height_loop_width" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln219_fu_1359_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219" URAM="0" VARIABLE="sub_ln219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height_loop_width" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln219_1_fu_1419_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219" URAM="0" VARIABLE="sub_ln219_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height_loop_width" OPTYPE="add" PRAGMA="" RTLNAME="add_ln219_fu_1535_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219" URAM="0" VARIABLE="add_ln219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height_loop_width" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln219_4_fu_1433_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219" URAM="0" VARIABLE="sub_ln219_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height_loop_width" OPTYPE="add" PRAGMA="" RTLNAME="add_ln219_1_fu_1439_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219" URAM="0" VARIABLE="add_ln219_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height_loop_width" OPTYPE="add" PRAGMA="" RTLNAME="add_ln219_2_fu_1624_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219" URAM="0" VARIABLE="add_ln219_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height_loop_width" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln219_2_fu_1639_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219" URAM="0" VARIABLE="sub_ln219_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height_loop_width" OPTYPE="add" PRAGMA="" RTLNAME="add_ln219_3_fu_1781_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219" URAM="0" VARIABLE="add_ln219_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height_loop_width" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln220_fu_1373_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:220" URAM="0" VARIABLE="sub_ln220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height_loop_width" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln220_1_fu_1497_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:220" URAM="0" VARIABLE="sub_ln220_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height_loop_width" OPTYPE="add" PRAGMA="" RTLNAME="add_ln220_fu_1654_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:220" URAM="0" VARIABLE="add_ln220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height_loop_width" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln220_4_fu_1511_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:220" URAM="0" VARIABLE="sub_ln220_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height_loop_width" OPTYPE="add" PRAGMA="" RTLNAME="add_ln220_1_fu_1517_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:220" URAM="0" VARIABLE="add_ln220_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height_loop_width" OPTYPE="add" PRAGMA="" RTLNAME="add_ln220_2_fu_1743_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:220" URAM="0" VARIABLE="add_ln220_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height_loop_width" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln220_2_fu_1758_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:220" URAM="0" VARIABLE="sub_ln220_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height_loop_width" OPTYPE="add" PRAGMA="" RTLNAME="add_ln220_3_fu_1813_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:220" URAM="0" VARIABLE="add_ln220_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height_loop_width" OPTYPE="add" PRAGMA="" RTLNAME="j_7_fu_510_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:200" URAM="0" VARIABLE="j_7"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xFInitUndistortRectifyMapInverseKernel</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.972</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>45</Best-caseLatency>
                    <Average-caseLatency>120044</Average-caseLatency>
                    <Worst-caseLatency>480044</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.450 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.200 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.800 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>45 ~ 480044</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>77</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>35</UTIL_DSP>
                    <FF>7811</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>7</UTIL_FF>
                    <LUT>4964</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>9</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_1_1_U203" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:163" URAM="0" VARIABLE="mul_ln163"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.972</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>47</Best-caseLatency>
                    <Average-caseLatency>120046</Average-caseLatency>
                    <Worst-caseLatency>480046</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.470 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.200 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.800 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>47 ~ 480046</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>77</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>35</UTIL_DSP>
                    <FF>7848</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>7</UTIL_FF>
                    <LUT>5013</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>9</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_Block_entry1_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.634</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>34</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>47</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.169</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>130</Best-caseLatency>
                    <Average-caseLatency>130</Average-caseLatency>
                    <Worst-caseLatency>130</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.300 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.300 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.300 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>130</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>128</TripCount>
                        <Latency>128</Latency>
                        <AbsoluteTimeLatency>1.280 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>56</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_156_fu_58_p2" SOURCE="" URAM="0" VARIABLE="empty_156"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_2</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.169</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>130</Best-caseLatency>
                    <Average-caseLatency>130</Average-caseLatency>
                    <Worst-caseLatency>130</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.300 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.300 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.300 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>130</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>128</TripCount>
                        <Latency>128</Latency>
                        <AbsoluteTimeLatency>1.280 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>56</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_155_fu_58_p2" SOURCE="" URAM="0" VARIABLE="empty_155"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width</Name>
            <Loops>
                <loop_width/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.143</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>419</Average-caseLatency>
                    <Worst-caseLatency>820</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.200 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19 ~ 820</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_width>
                        <Name>loop_width</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>802</max>
                            </range>
                        </TripCount>
                        <Latency>17 ~ 818</Latency>
                        <AbsoluteTimeLatency>0.170 us ~ 8.180 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>18</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_width>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>64</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>22</UTIL_BRAM>
                    <DSP>10</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>4</UTIL_DSP>
                    <FF>2406</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>3794</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>7</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="buf_U" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:187" URAM="0" VARIABLE="buf"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="buf_3_U" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:187" URAM="0" VARIABLE="buf_3"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="buf_4_U" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:187" URAM="0" VARIABLE="buf_4"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="buf_5_U" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:187" URAM="0" VARIABLE="buf_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_width" OPTYPE="add" PRAGMA="" RTLNAME="j_6_fu_534_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:259" URAM="0" VARIABLE="j_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_width" OPTYPE="add" PRAGMA="" RTLNAME="add_ln314_fu_566_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:314" URAM="0" VARIABLE="add_ln314"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop_width" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U224" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:327" URAM="0" VARIABLE="dc"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_width" OPTYPE="add" PRAGMA="" RTLNAME="add_ln346_fu_866_p2" SOURCE="C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346" URAM="0" VARIABLE="add_ln346"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_width" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln18_fu_880_p2" SOURCE="C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" URAM="0" VARIABLE="sub_ln18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_width" OPTYPE="sub" PRAGMA="" RTLNAME="result_9_fu_1113_p2" SOURCE="C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59" URAM="0" VARIABLE="result_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop_width" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U223" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:330" URAM="0" VARIABLE="dc_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_width" OPTYPE="add" PRAGMA="" RTLNAME="add_ln346_1_fu_744_p2" SOURCE="C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346" URAM="0" VARIABLE="add_ln346_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_width" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln18_1_fu_758_p2" SOURCE="C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" URAM="0" VARIABLE="sub_ln18_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_width" OPTYPE="sub" PRAGMA="" RTLNAME="result_10_fu_898_p2" SOURCE="C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59" URAM="0" VARIABLE="result_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_width" OPTYPE="add" PRAGMA="" RTLNAME="ynext_fu_1559_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:338" URAM="0" VARIABLE="ynext"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_width" OPTYPE="add" PRAGMA="" RTLNAME="add_ln338_1_fu_1545_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:338" URAM="0" VARIABLE="add_ln338_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_width" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln368_fu_1242_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:368" URAM="0" VARIABLE="sub_ln368"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_width" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln368_1_fu_1258_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:368" URAM="0" VARIABLE="sub_ln368_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_width" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln368_3_fu_1290_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:368" URAM="0" VARIABLE="sub_ln368_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_width" OPTYPE="add" PRAGMA="" RTLNAME="xa0_fu_1343_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:368" URAM="0" VARIABLE="xa0"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_width" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln370_fu_1013_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370" URAM="0" VARIABLE="sub_ln370"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_width" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln370_1_fu_1033_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370" URAM="0" VARIABLE="sub_ln370_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_width" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln370_3_fu_1081_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370" URAM="0" VARIABLE="sub_ln370_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_width" OPTYPE="add" PRAGMA="" RTLNAME="add_ln370_fu_1124_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370" URAM="0" VARIABLE="add_ln370"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_width" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln370_4_fu_1142_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370" URAM="0" VARIABLE="sub_ln370_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_width" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln370_5_fu_1160_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370" URAM="0" VARIABLE="sub_ln370_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_width" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln371_fu_1177_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:371" URAM="0" VARIABLE="sub_ln371"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_width" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln371_1_fu_1194_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:371" URAM="0" VARIABLE="sub_ln371_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop_width" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_10ns_15_1_1_U227" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_width" OPTYPE="add" PRAGMA="" RTLNAME="empty_150_fu_1348_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370" URAM="0" VARIABLE="empty_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_width" OPTYPE="add" PRAGMA="" RTLNAME="empty_151_fu_1358_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370" URAM="0" VARIABLE="empty_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop_width" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_10ns_15_1_1_U228" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:371" URAM="0" VARIABLE="empty_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_width" OPTYPE="add" PRAGMA="" RTLNAME="empty_153_fu_1367_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:371" URAM="0" VARIABLE="empty_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_width" OPTYPE="add" PRAGMA="" RTLNAME="empty_154_fu_1377_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:371" URAM="0" VARIABLE="empty_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_width" OPTYPE="sub" PRAGMA="" RTLNAME="sub_i_i682_i_fu_1394_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:342" URAM="0" VARIABLE="sub_i_i682_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop_width" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_5ns_11_1_1_U229" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:342" URAM="0" VARIABLE="k01"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_width" OPTYPE="sub" PRAGMA="" RTLNAME="sub_i_i569_i_fu_1418_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:341" URAM="0" VARIABLE="sub_i_i569_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop_width" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_5ns_11_1_1_U230" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:341" URAM="0" VARIABLE="k10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop_width" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_5ns_10_1_1_U231" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:342" URAM="0" VARIABLE="mul_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="loop_width" OPTYPE="sub" PRAGMA="" RTLNAME="ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U234" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:342" URAM="0" VARIABLE="k00"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="loop_width" OPTYPE="mul" PRAGMA="" RTLNAME="ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U234" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:439" URAM="0" VARIABLE="mul_ln439"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="loop_width" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11ns_8ns_18_1_1_U232" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:439" URAM="0" VARIABLE="mul_ln439_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="loop_width" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11ns_8ns_18_1_1_U233" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:439" URAM="0" VARIABLE="mul_ln439_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="loop_width" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10ns_8ns_18ns_18_4_1_U235" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:439" URAM="0" VARIABLE="mul_ln439_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="loop_width" OPTYPE="add" PRAGMA="" RTLNAME="ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U234" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:439" URAM="0" VARIABLE="add_ln439"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="loop_width" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10ns_8ns_18ns_18_4_1_U235" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:439" URAM="0" VARIABLE="add_ln439_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_width" OPTYPE="add" PRAGMA="" RTLNAME="add_ln439_2_fu_1655_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:439" URAM="0" VARIABLE="add_ln439_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6</Name>
            <Loops>
                <loop_height/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.143</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1545</Best-caseLatency>
                    <Average-caseLatency>153745</Average-caseLatency>
                    <Worst-caseLatency>599281</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.450 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.537 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.993 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1545 ~ 599281</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_height>
                        <Name>loop_height</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>64</min>
                                <max>728</max>
                            </range>
                        </TripCount>
                        <Latency>1408 ~ 599144</Latency>
                        <AbsoluteTimeLatency>14.080 us ~ 5.991 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>22</min>
                                <max>823</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>22 ~ 823</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104</Instance>
                        </InstanceList>
                    </loop_height>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>66</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>23</UTIL_BRAM>
                    <DSP>10</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>4</UTIL_DSP>
                    <FF>2771</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>4396</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>8</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="r1_U" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:224" URAM="0" VARIABLE="r1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="r2_U" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:225" URAM="0" VARIABLE="r2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_i_fu_171_p2" SOURCE="" URAM="0" VARIABLE="add_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add106_i_fu_176_p2" SOURCE="" URAM="0" VARIABLE="add106_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub284_i_fu_146_p2" SOURCE="" URAM="0" VARIABLE="sub284_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub300_i_fu_152_p2" SOURCE="" URAM="0" VARIABLE="sub300_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height" OPTYPE="add" PRAGMA="" RTLNAME="i_4_fu_221_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:249" URAM="0" VARIABLE="i_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop_height" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_10ns_15_1_1_U267" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:314" URAM="0" VARIABLE="mul_ln314"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.143</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1546</Best-caseLatency>
                    <Average-caseLatency>153746</Average-caseLatency>
                    <Worst-caseLatency>599282</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.460 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.537 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.993 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>
                        <range>
                            <min>1546</min>
                            <max>599282</max>
                        </range>
                    </DataflowPipelineThroughput>
                    <PipelineInitiationInterval>1546 ~ 599282</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>66</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>23</UTIL_BRAM>
                    <DSP>10</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>4</UTIL_DSP>
                    <FF>3005</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>4611</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>8</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="rows_loc_channel_U" SOURCE="" URAM="0" VARIABLE="rows_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cols_loc_channel_U" SOURCE="" URAM="0" VARIABLE="cols_loc_channel"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.972</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>47</Best-caseLatency>
                    <Average-caseLatency>120046</Average-caseLatency>
                    <Worst-caseLatency>480046</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.470 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.200 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.800 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>47 ~ 480046</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>77</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>35</UTIL_DSP>
                    <FF>7848</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>7</UTIL_FF>
                    <LUT>5013</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>9</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>remap_128_1_0_7_0_600_800_1_false_2_2_2_2_Block_entry1_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.634</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>34</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>47</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.169</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>130</Best-caseLatency>
                    <Average-caseLatency>130</Average-caseLatency>
                    <Worst-caseLatency>130</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.300 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.300 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.300 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>130</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>128</TripCount>
                        <Latency>128</Latency>
                        <AbsoluteTimeLatency>1.280 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>56</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_149_fu_58_p2" SOURCE="" URAM="0" VARIABLE="empty_149"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_2</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.169</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>130</Best-caseLatency>
                    <Average-caseLatency>130</Average-caseLatency>
                    <Worst-caseLatency>130</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.300 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.300 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.300 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>130</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>128</TripCount>
                        <Latency>128</Latency>
                        <AbsoluteTimeLatency>1.280 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>56</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_148_fu_58_p2" SOURCE="" URAM="0" VARIABLE="empty_148"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width</Name>
            <Loops>
                <loop_width/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.143</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>419</Average-caseLatency>
                    <Worst-caseLatency>820</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.200 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19 ~ 820</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_width>
                        <Name>loop_width</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>802</max>
                            </range>
                        </TripCount>
                        <Latency>17 ~ 818</Latency>
                        <AbsoluteTimeLatency>0.170 us ~ 8.180 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>18</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_width>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>64</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>22</UTIL_BRAM>
                    <DSP>10</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>4</UTIL_DSP>
                    <FF>2406</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>3794</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>7</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="buf_U" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:187" URAM="0" VARIABLE="buf"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="buf_5_U" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:187" URAM="0" VARIABLE="buf_5"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="buf_4_U" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:187" URAM="0" VARIABLE="buf_4"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="buf_3_U" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:187" URAM="0" VARIABLE="buf_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_width" OPTYPE="add" PRAGMA="" RTLNAME="j_4_fu_534_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:259" URAM="0" VARIABLE="j_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_width" OPTYPE="add" PRAGMA="" RTLNAME="add_ln314_fu_566_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:314" URAM="0" VARIABLE="add_ln314"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop_width" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U297" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:327" URAM="0" VARIABLE="dc"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_width" OPTYPE="add" PRAGMA="" RTLNAME="add_ln346_fu_866_p2" SOURCE="C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346" URAM="0" VARIABLE="add_ln346"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_width" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln18_fu_880_p2" SOURCE="C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" URAM="0" VARIABLE="sub_ln18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_width" OPTYPE="sub" PRAGMA="" RTLNAME="result_2_fu_1113_p2" SOURCE="C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59" URAM="0" VARIABLE="result_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop_width" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U296" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:330" URAM="0" VARIABLE="dc_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_width" OPTYPE="add" PRAGMA="" RTLNAME="add_ln346_1_fu_744_p2" SOURCE="C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346" URAM="0" VARIABLE="add_ln346_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_width" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln18_1_fu_758_p2" SOURCE="C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" URAM="0" VARIABLE="sub_ln18_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_width" OPTYPE="sub" PRAGMA="" RTLNAME="result_3_fu_898_p2" SOURCE="C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59" URAM="0" VARIABLE="result_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_width" OPTYPE="add" PRAGMA="" RTLNAME="ynext_fu_1559_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:338" URAM="0" VARIABLE="ynext"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_width" OPTYPE="add" PRAGMA="" RTLNAME="add_ln338_1_fu_1545_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:338" URAM="0" VARIABLE="add_ln338_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_width" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln368_fu_1242_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:368" URAM="0" VARIABLE="sub_ln368"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_width" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln368_1_fu_1258_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:368" URAM="0" VARIABLE="sub_ln368_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_width" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln368_2_fu_1290_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:368" URAM="0" VARIABLE="sub_ln368_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_width" OPTYPE="add" PRAGMA="" RTLNAME="xa0_fu_1343_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:368" URAM="0" VARIABLE="xa0"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_width" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln370_fu_1013_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370" URAM="0" VARIABLE="sub_ln370"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_width" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln370_1_fu_1033_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370" URAM="0" VARIABLE="sub_ln370_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_width" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln370_2_fu_1081_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370" URAM="0" VARIABLE="sub_ln370_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_width" OPTYPE="add" PRAGMA="" RTLNAME="add_ln370_fu_1124_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370" URAM="0" VARIABLE="add_ln370"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_width" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln370_3_fu_1142_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370" URAM="0" VARIABLE="sub_ln370_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_width" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln370_4_fu_1160_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370" URAM="0" VARIABLE="sub_ln370_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_width" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln371_fu_1177_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:371" URAM="0" VARIABLE="sub_ln371"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_width" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln371_1_fu_1194_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:371" URAM="0" VARIABLE="sub_ln371_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop_width" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_10ns_15_1_1_U300" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_width" OPTYPE="add" PRAGMA="" RTLNAME="empty_143_fu_1348_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370" URAM="0" VARIABLE="empty_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_width" OPTYPE="add" PRAGMA="" RTLNAME="empty_144_fu_1358_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:370" URAM="0" VARIABLE="empty_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop_width" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_10ns_15_1_1_U301" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:371" URAM="0" VARIABLE="empty_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_width" OPTYPE="add" PRAGMA="" RTLNAME="empty_146_fu_1367_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:371" URAM="0" VARIABLE="empty_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_width" OPTYPE="add" PRAGMA="" RTLNAME="empty_147_fu_1377_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:371" URAM="0" VARIABLE="empty_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_width" OPTYPE="sub" PRAGMA="" RTLNAME="sub_i_i682_i_fu_1394_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:342" URAM="0" VARIABLE="sub_i_i682_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop_width" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_5ns_11_1_1_U302" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:342" URAM="0" VARIABLE="k01"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_width" OPTYPE="sub" PRAGMA="" RTLNAME="sub_i_i569_i_fu_1418_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:341" URAM="0" VARIABLE="sub_i_i569_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop_width" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_5ns_11_1_1_U303" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:341" URAM="0" VARIABLE="k10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop_width" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_5ns_10_1_1_U304" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:342" URAM="0" VARIABLE="mul_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="loop_width" OPTYPE="sub" PRAGMA="" RTLNAME="ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U307" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:342" URAM="0" VARIABLE="k00"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="loop_width" OPTYPE="mul" PRAGMA="" RTLNAME="ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U307" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:439" URAM="0" VARIABLE="mul_ln439"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="loop_width" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11ns_8ns_18_1_1_U305" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:439" URAM="0" VARIABLE="mul_ln439_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="loop_width" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11ns_8ns_18_1_1_U306" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:439" URAM="0" VARIABLE="mul_ln439_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="loop_width" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10ns_8ns_18ns_18_4_1_U308" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:439" URAM="0" VARIABLE="mul_ln439_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="loop_width" OPTYPE="add" PRAGMA="" RTLNAME="ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U307" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:439" URAM="0" VARIABLE="add_ln439"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="loop_width" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10ns_8ns_18ns_18_4_1_U308" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:439" URAM="0" VARIABLE="add_ln439_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_width" OPTYPE="add" PRAGMA="" RTLNAME="add_ln439_2_fu_1655_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:439" URAM="0" VARIABLE="add_ln439_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_s</Name>
            <Loops>
                <loop_height/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.143</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1545</Best-caseLatency>
                    <Average-caseLatency>153745</Average-caseLatency>
                    <Worst-caseLatency>599281</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.450 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.537 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.993 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1545 ~ 599281</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_height>
                        <Name>loop_height</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>64</min>
                                <max>728</max>
                            </range>
                        </TripCount>
                        <Latency>1408 ~ 599144</Latency>
                        <AbsoluteTimeLatency>14.080 us ~ 5.991 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>22</min>
                                <max>823</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>22 ~ 823</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104</Instance>
                        </InstanceList>
                    </loop_height>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>66</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>23</UTIL_BRAM>
                    <DSP>10</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>4</UTIL_DSP>
                    <FF>2771</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>4396</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>8</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="r1_U" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:224" URAM="0" VARIABLE="r1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="r2_U" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:225" URAM="0" VARIABLE="r2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_i_fu_171_p2" SOURCE="" URAM="0" VARIABLE="add_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add106_i_fu_176_p2" SOURCE="" URAM="0" VARIABLE="add106_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub284_i_fu_146_p2" SOURCE="" URAM="0" VARIABLE="sub284_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub300_i_fu_152_p2" SOURCE="" URAM="0" VARIABLE="sub300_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height" OPTYPE="add" PRAGMA="" RTLNAME="i_6_fu_221_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:249" URAM="0" VARIABLE="i_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop_height" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_10ns_15_1_1_U331" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:314" URAM="0" VARIABLE="mul_ln314"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>remap_128_1_0_7_0_600_800_1_false_2_2_2_2_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.143</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1546</Best-caseLatency>
                    <Average-caseLatency>153746</Average-caseLatency>
                    <Worst-caseLatency>599282</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.460 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.537 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.993 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>
                        <range>
                            <min>1546</min>
                            <max>599282</max>
                        </range>
                    </DataflowPipelineThroughput>
                    <PipelineInitiationInterval>1546 ~ 599282</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>66</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>23</UTIL_BRAM>
                    <DSP>10</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>4</UTIL_DSP>
                    <FF>3005</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>4611</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>8</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="rows_loc_channel_U" SOURCE="" URAM="0" VARIABLE="rows_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cols_loc_channel_U" SOURCE="" URAM="0" VARIABLE="cols_loc_channel"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>entry_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.634</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>128</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>xFSobelFilter3x3_Pipeline_Clear_Row_Loop</Name>
            <Loops>
                <Clear_Row_Loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.888</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>802</Best-caseLatency>
                    <Average-caseLatency>802</Average-caseLatency>
                    <Worst-caseLatency>802</Worst-caseLatency>
                    <Best-caseRealTimeLatency>8.020 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>8.020 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.020 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>802</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Clear_Row_Loop>
                        <Name>Clear_Row_Loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>800</TripCount>
                        <Latency>800</Latency>
                        <AbsoluteTimeLatency>8.000 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Clear_Row_Loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>29</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>86</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Clear_Row_Loop" OPTYPE="add" PRAGMA="" RTLNAME="col_7_fu_120_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:354" URAM="0" VARIABLE="col_7"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xFGradientX3x3_0_4_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>5.672</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>1</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>0</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>0</UTIL_FF>
                    <LUT>63</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="A00_fu_86_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:61" URAM="0" VARIABLE="A00"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="S00_fu_104_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:62" URAM="0" VARIABLE="S00"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="out_pix_5_fu_114_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:65" URAM="0" VARIABLE="out_pix_5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xFGradientY3x3_0_4_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>3.757</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>2</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>77</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="A00_fu_74_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:109" URAM="0" VARIABLE="A00"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="S00_fu_88_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:110" URAM="0" VARIABLE="S00"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_fu_98_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:113" URAM="0" VARIABLE="add_ln113"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xFSobel3x3_1_1_0_4_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>5.672</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>2</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>83</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>168</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>xFSobelFilter3x3_Pipeline_Col_Loop</Name>
            <Loops>
                <Col_Loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.888</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>807</Best-caseLatency>
                    <Average-caseLatency>807</Average-caseLatency>
                    <Worst-caseLatency>807</Worst-caseLatency>
                    <Best-caseRealTimeLatency>8.070 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>8.070 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.070 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>807</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Col_Loop>
                        <Name>Col_Loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>800</TripCount>
                        <Latency>805</Latency>
                        <AbsoluteTimeLatency>8.050 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_xFSobel3x3_1_1_0_4_s_fu_316</Instance>
                        </InstanceList>
                    </Col_Loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>385</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>542</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Col_Loop" OPTYPE="add" PRAGMA="" RTLNAME="col_5_fu_376_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:225" URAM="0" VARIABLE="col_5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s</Name>
            <Loops>
                <Row_Loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.888</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>488006</Best-caseLatency>
                    <Average-caseLatency>488006</Average-caseLatency>
                    <Worst-caseLatency>488006</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.880 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.880 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.880 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>488006</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Row_Loop>
                        <Name>Row_Loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>600</TripCount>
                        <Latency>487200</Latency>
                        <AbsoluteTimeLatency>4.872 ms</AbsoluteTimeLatency>
                        <IterationLatency>812</IterationLatency>
                        <PipelineDepth>812</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_157</Instance>
                            <Instance>ref_tmp_xFGradientX3x3_0_4_s_fu_181</Instance>
                            <Instance>grp_xFGradientY3x3_0_4_s_fu_194</Instance>
                        </InstanceList>
                    </Row_Loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>3</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <FF>527</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1217</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="buf_U" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:339" URAM="0" VARIABLE="buf"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="buf_1_U" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:339" URAM="0" VARIABLE="buf_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="buf_2_U" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:339" URAM="0" VARIABLE="buf_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Row_Loop" OPTYPE="add" PRAGMA="" RTLNAME="row_ind_11_fu_358_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:457" URAM="0" VARIABLE="row_ind_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Row_Loop" OPTYPE="add" PRAGMA="" RTLNAME="row_7_fu_378_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:366" URAM="0" VARIABLE="row_7"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Sobel_0_3_0_3_600_800_1_false_2_2_2_3</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.888</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>488007</Best-caseLatency>
                    <Average-caseLatency>488007</Average-caseLatency>
                    <Worst-caseLatency>488007</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.880 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.880 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.880 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>488007</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>3</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <FF>531</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1269</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>xFImageClipUtility_1_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>5.162</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>1</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>0</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>0</UTIL_FF>
                    <LUT>158</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln602_fu_72_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:602" URAM="0" VARIABLE="add_ln602"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln603_fu_90_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:603" URAM="0" VARIABLE="add_ln603"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xFImageClip_600_800_1_2_4_0_3_0_800_4_Pipeline_loop_col_clip</Name>
            <Loops>
                <loop_col_clip/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.077</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>805</Best-caseLatency>
                    <Average-caseLatency>805</Average-caseLatency>
                    <Worst-caseLatency>805</Worst-caseLatency>
                    <Best-caseRealTimeLatency>8.050 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>8.050 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.050 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>805</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_col_clip>
                        <Name>loop_col_clip</Name>
                        <Slack>7.30</Slack>
                        <TripCount>800</TripCount>
                        <Latency>803</Latency>
                        <AbsoluteTimeLatency>8.030 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>pix_1_xFImageClipUtility_1_s_fu_115</Instance>
                        </InstanceList>
                    </loop_col_clip>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>167</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>400</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_col_clip" OPTYPE="add" PRAGMA="" RTLNAME="add_ln630_fu_142_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:630" URAM="0" VARIABLE="add_ln630"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_col_clip" OPTYPE="add" PRAGMA="" RTLNAME="add_ln645_fu_157_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:645" URAM="0" VARIABLE="add_ln645"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xFImageClip_600_800_1_2_4_0_3_0_800_4</Name>
            <Loops>
                <loop_row_clip/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.268</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>484201</Best-caseLatency>
                    <Average-caseLatency>484201</Average-caseLatency>
                    <Worst-caseLatency>484201</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.842 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.842 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.842 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>484201</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_row_clip>
                        <Name>loop_row_clip</Name>
                        <Slack>7.30</Slack>
                        <TripCount>600</TripCount>
                        <Latency>484200</Latency>
                        <AbsoluteTimeLatency>4.842 ms</AbsoluteTimeLatency>
                        <IterationLatency>807</IterationLatency>
                        <PipelineDepth>807</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_xFImageClip_600_800_1_2_4_0_3_0_800_4_Pipeline_loop_col_clip_fu_108</Instance>
                        </InstanceList>
                    </loop_row_clip>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>306</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>594</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub25_i_fu_122_p2" SOURCE="" URAM="0" VARIABLE="sub25_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_clip" OPTYPE="add" PRAGMA="" RTLNAME="add_ln623_fu_150_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:623" URAM="0" VARIABLE="add_ln623"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xFReadOutStream_600_800_1_2_4_0_3_800_5_Pipeline_loop_col_clip</Name>
            <Loops>
                <loop_col_clip/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.665</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>802</Best-caseLatency>
                    <Average-caseLatency>802</Average-caseLatency>
                    <Worst-caseLatency>802</Worst-caseLatency>
                    <Best-caseRealTimeLatency>8.020 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>8.020 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.020 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>802</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_col_clip>
                        <Name>loop_col_clip</Name>
                        <Slack>7.30</Slack>
                        <TripCount>800</TripCount>
                        <Latency>800</Latency>
                        <AbsoluteTimeLatency>8.000 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_col_clip>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>18</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>92</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_col_clip" OPTYPE="add" PRAGMA="" RTLNAME="add_ln671_fu_68_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:671" URAM="0" VARIABLE="add_ln671"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xFReadOutStream_600_800_1_2_4_0_3_800_5</Name>
            <Loops>
                <loop_row_clip/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.742</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>482401</Best-caseLatency>
                    <Average-caseLatency>482401</Average-caseLatency>
                    <Worst-caseLatency>482401</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.824 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.824 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.824 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>482401</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_row_clip>
                        <Name>loop_row_clip</Name>
                        <Slack>7.30</Slack>
                        <TripCount>600</TripCount>
                        <Latency>482400</Latency>
                        <AbsoluteTimeLatency>4.824 ms</AbsoluteTimeLatency>
                        <IterationLatency>804</IterationLatency>
                        <PipelineDepth>804</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_xFReadOutStream_600_800_1_2_4_0_3_800_5_Pipeline_loop_col_clip_fu_62</Instance>
                        </InstanceList>
                    </loop_row_clip>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>70</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>202</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_clip" OPTYPE="add" PRAGMA="" RTLNAME="i_8_fu_86_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:665" URAM="0" VARIABLE="i_8"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Sobel_0_3_0_3_600_800_1_false_2_2_2_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.888</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>488007</Best-caseLatency>
                    <Average-caseLatency>488007</Average-caseLatency>
                    <Worst-caseLatency>488007</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.880 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.880 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.880 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>488007</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>3</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <FF>531</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1269</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip</Name>
            <Loops>
                <loop_col_clip/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.077</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>805</Best-caseLatency>
                    <Average-caseLatency>805</Average-caseLatency>
                    <Worst-caseLatency>805</Worst-caseLatency>
                    <Best-caseRealTimeLatency>8.050 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>8.050 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.050 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>805</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_col_clip>
                        <Name>loop_col_clip</Name>
                        <Slack>7.30</Slack>
                        <TripCount>800</TripCount>
                        <Latency>803</Latency>
                        <AbsoluteTimeLatency>8.030 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>pix_1_xFImageClipUtility_1_s_fu_115</Instance>
                        </InstanceList>
                    </loop_col_clip>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>167</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>400</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_col_clip" OPTYPE="add" PRAGMA="" RTLNAME="add_ln630_fu_142_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:630" URAM="0" VARIABLE="add_ln630"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_col_clip" OPTYPE="add" PRAGMA="" RTLNAME="add_ln645_fu_157_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:645" URAM="0" VARIABLE="add_ln645"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xFImageClip_600_800_1_2_4_0_3_0_800_s</Name>
            <Loops>
                <loop_row_clip/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.077</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>484201</Best-caseLatency>
                    <Average-caseLatency>484201</Average-caseLatency>
                    <Worst-caseLatency>484201</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.842 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.842 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.842 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>484201</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_row_clip>
                        <Name>loop_row_clip</Name>
                        <Slack>7.30</Slack>
                        <TripCount>600</TripCount>
                        <Latency>484200</Latency>
                        <AbsoluteTimeLatency>4.842 ms</AbsoluteTimeLatency>
                        <IterationLatency>807</IterationLatency>
                        <PipelineDepth>807</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip_fu_74</Instance>
                        </InstanceList>
                    </loop_row_clip>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>306</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>567</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub25_i_fu_88_p2" SOURCE="" URAM="0" VARIABLE="sub25_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_clip" OPTYPE="add" PRAGMA="" RTLNAME="add_ln623_fu_116_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:623" URAM="0" VARIABLE="add_ln623"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xFReadOutStream_600_800_1_2_4_0_3_800_Pipeline_loop_col_clip</Name>
            <Loops>
                <loop_col_clip/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.665</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>802</Best-caseLatency>
                    <Average-caseLatency>802</Average-caseLatency>
                    <Worst-caseLatency>802</Worst-caseLatency>
                    <Best-caseRealTimeLatency>8.020 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>8.020 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.020 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>802</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_col_clip>
                        <Name>loop_col_clip</Name>
                        <Slack>7.30</Slack>
                        <TripCount>800</TripCount>
                        <Latency>800</Latency>
                        <AbsoluteTimeLatency>8.000 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_col_clip>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>18</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>92</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_col_clip" OPTYPE="add" PRAGMA="" RTLNAME="add_ln671_fu_68_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:671" URAM="0" VARIABLE="add_ln671"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xFReadOutStream_600_800_1_2_4_0_3_800_s</Name>
            <Loops>
                <loop_row_clip/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.742</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>482401</Best-caseLatency>
                    <Average-caseLatency>482401</Average-caseLatency>
                    <Worst-caseLatency>482401</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.824 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.824 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.824 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>482401</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_row_clip>
                        <Name>loop_row_clip</Name>
                        <Slack>7.30</Slack>
                        <TripCount>600</TripCount>
                        <Latency>482400</Latency>
                        <AbsoluteTimeLatency>4.824 ms</AbsoluteTimeLatency>
                        <IterationLatency>804</IterationLatency>
                        <PipelineDepth>804</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_xFReadOutStream_600_800_1_2_4_0_3_800_Pipeline_loop_col_clip_fu_62</Instance>
                        </InstanceList>
                    </loop_row_clip>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>70</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>202</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_clip" OPTYPE="add" PRAGMA="" RTLNAME="i_9_fu_86_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:665" URAM="0" VARIABLE="i_9"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col</Name>
            <Loops>
                <loop_row_loop_mux_loop_col/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.570</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3998411</Best-caseLatency>
                    <Average-caseLatency>3998411</Average-caseLatency>
                    <Worst-caseLatency>3998411</Worst-caseLatency>
                    <Best-caseRealTimeLatency>39.984 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>39.984 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>39.984 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3998411</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_row_loop_mux_loop_col>
                        <Name>loop_row_loop_mux_loop_col</Name>
                        <Slack>7.30</Slack>
                        <TripCount>3998368</TripCount>
                        <Latency>3998409</Latency>
                        <AbsoluteTimeLatency>39.984 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>43</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_row_loop_mux_loop_col>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>43</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>15</UTIL_BRAM>
                    <DSP>14</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>6</UTIL_DSP>
                    <FF>27920</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>26</UTIL_FF>
                    <LUT>44714</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>84</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="left_line_buf_U" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:275" URAM="0" VARIABLE="left_line_buf"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="left_line_buf_1_U" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:275" URAM="0" VARIABLE="left_line_buf_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="left_line_buf_2_U" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:275" URAM="0" VARIABLE="left_line_buf_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="left_line_buf_3_U" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:275" URAM="0" VARIABLE="left_line_buf_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="left_line_buf_4_U" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:275" URAM="0" VARIABLE="left_line_buf_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="left_line_buf_5_U" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:275" URAM="0" VARIABLE="left_line_buf_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="left_line_buf_6_U" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:275" URAM="0" VARIABLE="left_line_buf_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="left_line_buf_7_U" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:275" URAM="0" VARIABLE="left_line_buf_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="left_line_buf_8_U" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:275" URAM="0" VARIABLE="left_line_buf_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="left_line_buf_9_U" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:275" URAM="0" VARIABLE="left_line_buf_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="left_line_buf_10_U" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:275" URAM="0" VARIABLE="left_line_buf_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="left_line_buf_11_U" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:275" URAM="0" VARIABLE="left_line_buf_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="left_line_buf_12_U" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:275" URAM="0" VARIABLE="left_line_buf_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="left_line_buf_13_U" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:275" URAM="0" VARIABLE="left_line_buf_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="left_line_buf_14_U" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:275" URAM="0" VARIABLE="left_line_buf_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="right_line_buf_U" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:288" URAM="0" VARIABLE="right_line_buf"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="right_line_buf_1_U" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:288" URAM="0" VARIABLE="right_line_buf_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="right_line_buf_2_U" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:288" URAM="0" VARIABLE="right_line_buf_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="right_line_buf_3_U" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:288" URAM="0" VARIABLE="right_line_buf_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="right_line_buf_4_U" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:288" URAM="0" VARIABLE="right_line_buf_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="right_line_buf_5_U" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:288" URAM="0" VARIABLE="right_line_buf_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="right_line_buf_6_U" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:288" URAM="0" VARIABLE="right_line_buf_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="right_line_buf_7_U" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:288" URAM="0" VARIABLE="right_line_buf_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="right_line_buf_8_U" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:288" URAM="0" VARIABLE="right_line_buf_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="right_line_buf_9_U" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:288" URAM="0" VARIABLE="right_line_buf_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="right_line_buf_10_U" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:288" URAM="0" VARIABLE="right_line_buf_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="right_line_buf_11_U" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:288" URAM="0" VARIABLE="right_line_buf_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="right_line_buf_12_U" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:288" URAM="0" VARIABLE="right_line_buf_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="right_line_buf_13_U" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:288" URAM="0" VARIABLE="right_line_buf_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="right_line_buf_14_U" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:288" URAM="0" VARIABLE="right_line_buf_14"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="minsad_U" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:340" URAM="0" VARIABLE="minsad"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="mind_U" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:346" URAM="0" VARIABLE="mind"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="skip_U" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:352" URAM="0" VARIABLE="skip"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="skip_val_U" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:450" URAM="0" VARIABLE="skip_val"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="edge_neighbor_U" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:456" URAM="0" VARIABLE="edge_neighbor"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="edge_U" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:462" URAM="0" VARIABLE="edge"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="minsad_p_U" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:468" URAM="0" VARIABLE="minsad_p"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="minsad_n_U" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:474" URAM="0" VARIABLE="minsad_n"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln360_fu_5893_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:360" URAM="0" VARIABLE="add_ln360"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="row_8_fu_5951_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:360" URAM="0" VARIABLE="row_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="sweep_1_fu_5988_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:366" URAM="0" VARIABLE="sweep_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add226_fu_6037_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:360" URAM="0" VARIABLE="add226"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="sub275_fu_27564_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:366" URAM="0" VARIABLE="sub275"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub170_fu_6325_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:366" URAM="0" VARIABLE="sub170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="yes" RTLNAME="x_fu_6756_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:51" URAM="0" VARIABLE="x"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="r_fu_13091_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:59" URAM="0" VARIABLE="r"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="yes" RTLNAME="x_1_fu_6765_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:51" URAM="0" VARIABLE="x_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="r_2_fu_13108_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:59" URAM="0" VARIABLE="r_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="col_sums_1_fu_13120_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:165" URAM="0" VARIABLE="col_sums_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="yes" RTLNAME="x_2_fu_13138_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:51" URAM="0" VARIABLE="x_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="r_4_fu_13149_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:59" URAM="0" VARIABLE="r_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="col_sums_3_fu_23183_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:163" URAM="0" VARIABLE="col_sums_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="yes" RTLNAME="x_3_fu_13167_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:51" URAM="0" VARIABLE="x_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="r_6_fu_13178_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:59" URAM="0" VARIABLE="r_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="yes" RTLNAME="x_4_fu_13196_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:51" URAM="0" VARIABLE="x_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="r_8_fu_23225_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:59" URAM="0" VARIABLE="r_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="yes" RTLNAME="x_5_fu_13205_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:51" URAM="0" VARIABLE="x_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="r_10_fu_23242_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:59" URAM="0" VARIABLE="r_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln165_1_fu_23254_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:165" URAM="0" VARIABLE="sub_ln165_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="col_sums_7_fu_25746_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:366" URAM="0" VARIABLE="col_sums_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="yes" RTLNAME="x_6_fu_23264_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:51" URAM="0" VARIABLE="x_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="r_12_fu_23275_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:59" URAM="0" VARIABLE="r_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="yes" RTLNAME="x_7_fu_23293_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:51" URAM="0" VARIABLE="x_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="r_14_fu_23304_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:59" URAM="0" VARIABLE="r_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln165_2_fu_25762_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:165" URAM="0" VARIABLE="sub_ln165_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="col_sums_9_fu_25778_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:360" URAM="0" VARIABLE="col_sums_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="yes" RTLNAME="x_8_fu_23314_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:51" URAM="0" VARIABLE="x_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="r_16_fu_23325_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:59" URAM="0" VARIABLE="r_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="yes" RTLNAME="x_9_fu_23343_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:51" URAM="0" VARIABLE="x_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="r_18_fu_25796_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:59" URAM="0" VARIABLE="r_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln165_3_fu_25808_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:165" URAM="0" VARIABLE="sub_ln165_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="col_sums_11_fu_26473_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:360" URAM="0" VARIABLE="col_sums_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="yes" RTLNAME="x_10_fu_25817_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:51" URAM="0" VARIABLE="x_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="r_20_fu_25828_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:59" URAM="0" VARIABLE="r_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="yes" RTLNAME="x_11_fu_25846_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:51" URAM="0" VARIABLE="x_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="r_22_fu_25857_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:59" URAM="0" VARIABLE="r_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln165_4_fu_26489_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:165" URAM="0" VARIABLE="sub_ln165_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="col_sums_13_fu_26505_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:360" URAM="0" VARIABLE="col_sums_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="yes" RTLNAME="x_12_fu_25867_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:51" URAM="0" VARIABLE="x_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="r_24_fu_25878_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:59" URAM="0" VARIABLE="r_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="yes" RTLNAME="x_13_fu_25896_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:51" URAM="0" VARIABLE="x_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="r_26_fu_26523_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:59" URAM="0" VARIABLE="r_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln165_5_fu_26535_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:165" URAM="0" VARIABLE="sub_ln165_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="col_sums_15_fu_27016_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:360" URAM="0" VARIABLE="col_sums_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="yes" RTLNAME="x_14_fu_26544_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:51" URAM="0" VARIABLE="x_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="r_28_fu_26555_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:59" URAM="0" VARIABLE="r_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="yes" RTLNAME="x_15_fu_26573_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:51" URAM="0" VARIABLE="x_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="r_30_fu_26584_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:59" URAM="0" VARIABLE="r_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln165_6_fu_27032_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:165" URAM="0" VARIABLE="sub_ln165_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="col_sums_17_fu_27048_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:360" URAM="0" VARIABLE="col_sums_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="yes" RTLNAME="x_16_fu_26594_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:51" URAM="0" VARIABLE="x_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="r_32_fu_26605_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:59" URAM="0" VARIABLE="r_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="yes" RTLNAME="x_17_fu_26623_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:51" URAM="0" VARIABLE="x_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="r_34_fu_27066_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:59" URAM="0" VARIABLE="r_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln165_7_fu_27078_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:165" URAM="0" VARIABLE="sub_ln165_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="col_sums_19_fu_27728_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:360" URAM="0" VARIABLE="col_sums_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="yes" RTLNAME="x_18_fu_27087_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:51" URAM="0" VARIABLE="x_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="r_36_fu_27098_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:59" URAM="0" VARIABLE="r_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="yes" RTLNAME="x_19_fu_27116_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:51" URAM="0" VARIABLE="x_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="r_38_fu_27127_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:59" URAM="0" VARIABLE="r_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln165_8_fu_27744_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:165" URAM="0" VARIABLE="sub_ln165_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="col_sums_21_fu_27760_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:360" URAM="0" VARIABLE="col_sums_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="yes" RTLNAME="x_20_fu_27137_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:51" URAM="0" VARIABLE="x_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="r_40_fu_27148_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:59" URAM="0" VARIABLE="r_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="yes" RTLNAME="x_21_fu_27166_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:51" URAM="0" VARIABLE="x_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="r_42_fu_27778_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:59" URAM="0" VARIABLE="r_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln165_9_fu_27790_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:165" URAM="0" VARIABLE="sub_ln165_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="col_sums_23_fu_28397_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:360" URAM="0" VARIABLE="col_sums_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="yes" RTLNAME="x_22_fu_27799_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:51" URAM="0" VARIABLE="x_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="r_44_fu_27810_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:59" URAM="0" VARIABLE="r_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="yes" RTLNAME="x_23_fu_27828_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:51" URAM="0" VARIABLE="x_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="r_46_fu_27839_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:59" URAM="0" VARIABLE="r_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln165_10_fu_28413_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:165" URAM="0" VARIABLE="sub_ln165_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="col_sums_25_fu_28429_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:360" URAM="0" VARIABLE="col_sums_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="yes" RTLNAME="x_24_fu_27849_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:51" URAM="0" VARIABLE="x_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="r_48_fu_27860_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:59" URAM="0" VARIABLE="r_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="yes" RTLNAME="x_25_fu_27878_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:51" URAM="0" VARIABLE="x_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="r_50_fu_28447_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:59" URAM="0" VARIABLE="r_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln165_11_fu_28459_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:165" URAM="0" VARIABLE="sub_ln165_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="col_sums_27_fu_28881_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:360" URAM="0" VARIABLE="col_sums_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="yes" RTLNAME="x_26_fu_28468_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:51" URAM="0" VARIABLE="x_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="r_52_fu_28479_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:59" URAM="0" VARIABLE="r_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="yes" RTLNAME="x_27_fu_28497_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:51" URAM="0" VARIABLE="x_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="r_54_fu_28508_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:59" URAM="0" VARIABLE="r_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln165_12_fu_28897_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:165" URAM="0" VARIABLE="sub_ln165_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="col_sums_29_fu_28913_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:360" URAM="0" VARIABLE="col_sums_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="yes" RTLNAME="x_28_fu_28518_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:51" URAM="0" VARIABLE="x_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="r_56_fu_28529_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:59" URAM="0" VARIABLE="r_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="yes" RTLNAME="x_29_fu_28547_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:51" URAM="0" VARIABLE="x_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="r_58_fu_28931_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:59" URAM="0" VARIABLE="r_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln165_13_fu_28943_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:165" URAM="0" VARIABLE="sub_ln165_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="col_sums_31_fu_29011_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:360" URAM="0" VARIABLE="col_sums_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="text_sum_2_fu_29029_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:185" URAM="0" VARIABLE="text_sum_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_fu_13214_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_1_fu_13228_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_2_fu_13254_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_3_fu_13268_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_4_fu_13294_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_5_fu_13308_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_6_fu_13334_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_7_fu_13348_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_8_fu_13374_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_9_fu_13388_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_10_fu_13414_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_11_fu_13428_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_12_fu_13454_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_13_fu_13468_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_14_fu_6778_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_15_fu_6792_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_16_fu_6818_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_17_fu_6832_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_18_fu_6858_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_19_fu_6872_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_20_fu_6898_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_21_fu_6912_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_22_fu_6934_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_23_fu_6948_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_24_fu_6974_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_25_fu_6988_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_26_fu_7014_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_27_fu_7028_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_28_fu_7054_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_29_fu_7068_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_fu_7086_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_1_fu_7096_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_2_fu_7106_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_4_fu_7112_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_5_fu_7122_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_7_fu_13511_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_8_fu_13517_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_10_fu_13523_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_11_fu_13533_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_12_fu_13543_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln249_fu_23374_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:249" URAM="0" VARIABLE="sub_ln249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="sad_32_fu_25904_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:446" URAM="0" VARIABLE="sad_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_30_fu_13553_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_31_fu_13567_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_32_fu_13589_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_33_fu_13603_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_34_fu_13625_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_35_fu_13639_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_36_fu_13661_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_37_fu_13675_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_38_fu_13697_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_39_fu_13711_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_40_fu_13733_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_41_fu_13747_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_42_fu_13769_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_43_fu_13783_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_44_fu_7132_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_45_fu_7146_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_46_fu_7168_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_47_fu_7182_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_48_fu_7204_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_49_fu_7218_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_50_fu_7240_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_51_fu_7254_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_52_fu_7272_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_53_fu_7286_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_54_fu_7308_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_55_fu_7322_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_56_fu_7344_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_57_fu_7358_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_58_fu_7380_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_59_fu_7394_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_14_fu_7412_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_15_fu_7422_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_16_fu_7432_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_18_fu_7438_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_19_fu_7448_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_21_fu_13826_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_22_fu_13832_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_24_fu_13838_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_25_fu_13848_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_26_fu_13858_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln249_1_fu_23414_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:249" URAM="0" VARIABLE="sub_ln249_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="sad_33_fu_25913_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:446" URAM="0" VARIABLE="sad_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_60_fu_13868_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_61_fu_13882_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_62_fu_13904_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_63_fu_13918_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_64_fu_13940_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_65_fu_13954_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_66_fu_13976_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_67_fu_13990_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_68_fu_14012_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_69_fu_14026_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_70_fu_14048_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_71_fu_14062_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_72_fu_14084_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_73_fu_14098_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_74_fu_7458_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_75_fu_7472_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_76_fu_7494_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_77_fu_7508_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_78_fu_7530_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_79_fu_7544_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_80_fu_7566_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_81_fu_7580_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_82_fu_7598_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_83_fu_7612_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_84_fu_7634_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_85_fu_7648_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_86_fu_7670_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_87_fu_7684_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_88_fu_7706_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_89_fu_7720_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_28_fu_7738_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_29_fu_7748_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_30_fu_7758_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_32_fu_7764_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_33_fu_7774_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_35_fu_14141_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_36_fu_14147_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_38_fu_14153_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_39_fu_14163_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_40_fu_14173_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln249_2_fu_23464_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:249" URAM="0" VARIABLE="sub_ln249_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="sad_34_fu_25922_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:446" URAM="0" VARIABLE="sad_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_90_fu_14183_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_91_fu_14197_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_92_fu_14219_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_93_fu_14233_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_94_fu_14255_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_95_fu_14269_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_96_fu_14291_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_97_fu_14305_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_98_fu_14327_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_99_fu_14341_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_100_fu_14363_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_101_fu_14377_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_102_fu_14399_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_103_fu_14413_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_104_fu_7784_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_105_fu_7798_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_106_fu_7820_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_107_fu_7834_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_108_fu_7856_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_109_fu_7870_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_110_fu_7892_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_111_fu_7906_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_112_fu_7924_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_113_fu_7938_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_114_fu_7960_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_115_fu_7974_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_116_fu_7996_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_117_fu_8010_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_118_fu_8032_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_119_fu_8046_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_42_fu_8064_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_43_fu_8074_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_44_fu_8084_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_46_fu_8090_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_47_fu_8100_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_49_fu_14456_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_50_fu_14462_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_52_fu_14468_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_53_fu_14478_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_54_fu_14488_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln249_3_fu_23504_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:249" URAM="0" VARIABLE="sub_ln249_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="sad_35_fu_25931_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:446" URAM="0" VARIABLE="sad_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_120_fu_14498_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_121_fu_14512_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_122_fu_14534_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_123_fu_14548_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_124_fu_14570_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_125_fu_14584_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_126_fu_14606_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_127_fu_14620_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_128_fu_14642_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_129_fu_14656_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_130_fu_14678_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_131_fu_14692_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_132_fu_14714_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_133_fu_14728_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_134_fu_8110_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_135_fu_8124_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_136_fu_8146_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_137_fu_8160_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_138_fu_8182_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_139_fu_8196_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_140_fu_8218_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_141_fu_8232_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_142_fu_8250_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_143_fu_8264_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_144_fu_8286_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_145_fu_8300_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_146_fu_8322_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_147_fu_8336_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_148_fu_8358_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_149_fu_8372_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_56_fu_8390_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_57_fu_8400_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_58_fu_8410_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_60_fu_8416_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_61_fu_8426_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_63_fu_14771_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_64_fu_14777_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_66_fu_14783_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_67_fu_14793_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_68_fu_14803_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln249_4_fu_23554_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:249" URAM="0" VARIABLE="sub_ln249_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="sad_36_fu_25940_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:446" URAM="0" VARIABLE="sad_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_150_fu_14813_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_151_fu_14827_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_152_fu_14849_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_153_fu_14863_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_154_fu_14885_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_155_fu_14899_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_156_fu_14921_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_157_fu_14935_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_158_fu_14957_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_159_fu_14971_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_160_fu_14993_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_161_fu_15007_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_162_fu_15029_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_163_fu_15043_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_164_fu_8436_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_165_fu_8450_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_166_fu_8472_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_167_fu_8486_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_168_fu_8508_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_169_fu_8522_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_170_fu_8544_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_171_fu_8558_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_172_fu_8576_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_173_fu_8590_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_174_fu_8612_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_175_fu_8626_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_176_fu_8648_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_177_fu_8662_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_178_fu_8684_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_179_fu_8698_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_70_fu_8716_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_71_fu_8726_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_72_fu_8736_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_74_fu_8742_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_75_fu_8752_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_77_fu_15086_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_78_fu_15092_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_80_fu_15098_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_81_fu_15108_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_82_fu_15118_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln249_5_fu_23594_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:249" URAM="0" VARIABLE="sub_ln249_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="sad_37_fu_25949_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:446" URAM="0" VARIABLE="sad_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_180_fu_15128_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_181_fu_15142_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_182_fu_15164_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_183_fu_15178_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_184_fu_15200_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_185_fu_15214_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_186_fu_15236_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_187_fu_15250_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_188_fu_15272_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_189_fu_15286_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_190_fu_15308_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_191_fu_15322_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_192_fu_15344_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_193_fu_15358_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_194_fu_8762_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_195_fu_8776_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_196_fu_8798_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_197_fu_8812_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_198_fu_8834_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_199_fu_8848_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_200_fu_8870_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_201_fu_8884_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_202_fu_8902_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_202"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_203_fu_8916_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_204_fu_8938_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_205_fu_8952_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_206_fu_8974_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_206"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_207_fu_8988_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_208_fu_9010_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_208"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_209_fu_9024_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_209"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_84_fu_9042_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_85_fu_9052_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_86_fu_9062_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_88_fu_9068_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_89_fu_9078_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_91_fu_15401_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_92_fu_15407_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_94_fu_15413_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_95_fu_15423_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_96_fu_15433_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln249_6_fu_23634_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:249" URAM="0" VARIABLE="sub_ln249_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="sad_38_fu_25958_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:446" URAM="0" VARIABLE="sad_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_210_fu_15443_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_211_fu_15457_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_211"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_212_fu_15479_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_212"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_213_fu_15493_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_213"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_214_fu_15515_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_214"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_215_fu_15529_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_216_fu_15551_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_217_fu_15565_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_217"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_218_fu_15587_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_218"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_219_fu_15601_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_220_fu_15623_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_221_fu_15637_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_221"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_222_fu_15659_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_222"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_223_fu_15673_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_223"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_224_fu_9088_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_224"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_225_fu_9102_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_225"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_226_fu_9124_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_226"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_227_fu_9138_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_227"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_228_fu_9160_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_228"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_229_fu_9174_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_229"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_230_fu_9196_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_231_fu_9210_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_232_fu_9228_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_233_fu_9242_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_233"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_234_fu_9264_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_234"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_235_fu_9278_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_235"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_236_fu_9300_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_236"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_237_fu_9314_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_237"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_238_fu_9336_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_238"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_239_fu_9350_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_239"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_98_fu_9368_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_99_fu_9378_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_100_fu_9388_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_102_fu_9394_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_103_fu_9404_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_105_fu_15716_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_106_fu_15722_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_108_fu_15728_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_109_fu_15738_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_110_fu_15748_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln249_7_fu_23674_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:249" URAM="0" VARIABLE="sub_ln249_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="sad_39_fu_25967_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:446" URAM="0" VARIABLE="sad_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_240_fu_15758_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_240"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_241_fu_15772_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_241"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_242_fu_15794_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_243_fu_15808_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_243"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_244_fu_15830_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_244"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_245_fu_15844_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_245"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_246_fu_15866_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_246"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_247_fu_15880_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_247"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_248_fu_15902_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_248"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_249_fu_15916_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_250_fu_15938_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_250"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_251_fu_15952_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_251"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_252_fu_15974_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_252"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_253_fu_15988_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_253"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_254_fu_9414_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_254"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_255_fu_9428_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_255"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_256_fu_9450_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_257_fu_9464_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_257"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_258_fu_9486_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_258"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_259_fu_9500_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_259"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_260_fu_9522_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_260"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_261_fu_9536_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_261"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_262_fu_9554_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_262"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_263_fu_9568_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_263"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_264_fu_9590_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_264"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_265_fu_9604_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_265"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_266_fu_9626_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_266"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_267_fu_9640_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_267"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_268_fu_9662_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_268"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_269_fu_9676_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_269"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_112_fu_9694_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_113_fu_9704_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_114_fu_9714_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_116_fu_9720_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_117_fu_9730_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_119_fu_16031_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_120_fu_16037_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_122_fu_16043_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_123_fu_16053_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_124_fu_16063_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln249_8_fu_23724_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:249" URAM="0" VARIABLE="sub_ln249_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="sad_40_fu_25976_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:446" URAM="0" VARIABLE="sad_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_270_fu_16073_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_270"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_271_fu_16087_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_271"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_272_fu_16109_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_272"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_273_fu_16123_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_273"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_274_fu_16145_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_274"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_275_fu_16159_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_275"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_276_fu_16181_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_276"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_277_fu_16195_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_277"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_278_fu_16217_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_278"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_279_fu_16231_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_279"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_280_fu_16253_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_280"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_281_fu_16267_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_281"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_282_fu_16289_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_282"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_283_fu_16303_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_283"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_284_fu_9740_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_284"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_285_fu_9754_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_285"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_286_fu_9776_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_286"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_287_fu_9790_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_287"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_288_fu_9812_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_288"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_289_fu_9826_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_289"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_290_fu_9848_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_290"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_291_fu_9862_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_291"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_292_fu_9880_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_292"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_293_fu_9894_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_293"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_294_fu_9916_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_294"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_295_fu_9930_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_295"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_296_fu_9952_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_296"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_297_fu_9966_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_297"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_298_fu_9988_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_298"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_299_fu_10002_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_299"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_126_fu_10020_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_127_fu_10030_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_128_fu_10040_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_130_fu_10046_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_131_fu_10056_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_133_fu_16346_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_134_fu_16352_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_136_fu_16358_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_137_fu_16368_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_138_fu_16378_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln249_9_fu_23764_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:249" URAM="0" VARIABLE="sub_ln249_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="sad_41_fu_25985_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:446" URAM="0" VARIABLE="sad_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_300_fu_16388_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_300"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_301_fu_16402_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_301"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_302_fu_16424_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_302"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_303_fu_16438_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_303"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_304_fu_16460_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_304"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_305_fu_16474_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_305"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_306_fu_16496_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_306"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_307_fu_16510_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_307"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_308_fu_16532_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_308"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_309_fu_16546_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_309"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_310_fu_16568_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_310"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_311_fu_16582_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_311"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_312_fu_16604_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_312"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_313_fu_16618_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_313"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_314_fu_10066_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_314"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_315_fu_10080_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_315"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_316_fu_10102_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_316"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_317_fu_10116_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_317"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_318_fu_10138_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_318"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_319_fu_10152_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_319"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_320_fu_10174_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_320"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_321_fu_10188_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_321"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_322_fu_10206_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_322"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_323_fu_10220_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_323"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_324_fu_10242_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_324"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_325_fu_10256_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_325"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_326_fu_10278_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_326"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_327_fu_10292_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_327"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_328_fu_10314_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_328"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_329_fu_10328_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_329"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_140_fu_10346_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_141_fu_10356_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_142_fu_10366_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_144_fu_10372_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_145_fu_10382_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_147_fu_16661_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_148_fu_16667_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_150_fu_16673_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_151_fu_16683_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_152_fu_16693_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln249_10_fu_23804_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:249" URAM="0" VARIABLE="sub_ln249_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="sad_42_fu_25994_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:446" URAM="0" VARIABLE="sad_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_330_fu_16703_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_330"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_331_fu_16717_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_331"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_332_fu_16739_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_332"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_333_fu_16753_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_333"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_334_fu_16775_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_334"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_335_fu_16789_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_335"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_336_fu_16811_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_336"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_337_fu_16825_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_337"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_338_fu_16847_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_338"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_339_fu_16861_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_339"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_340_fu_16883_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_340"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_341_fu_16897_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_341"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_342_fu_16919_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_342"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_343_fu_16933_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_343"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_344_fu_10392_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_344"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_345_fu_10406_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_345"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_346_fu_10428_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_346"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_347_fu_10442_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_347"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_348_fu_10464_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_348"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_349_fu_10478_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_349"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_350_fu_10500_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_350"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_351_fu_10514_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_351"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_352_fu_10532_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_352"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_353_fu_10546_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_353"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_354_fu_10568_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_354"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_355_fu_10582_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_355"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_356_fu_10604_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_356"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_357_fu_10618_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_357"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_358_fu_10640_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_358"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_359_fu_10654_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_359"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_154_fu_10672_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_155_fu_10682_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_156_fu_10692_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_158_fu_10698_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_159_fu_10708_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_161_fu_16976_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_162_fu_16982_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_164_fu_16988_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_165_fu_16998_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_166_fu_17008_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln249_11_fu_23844_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:249" URAM="0" VARIABLE="sub_ln249_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="sad_43_fu_26003_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:446" URAM="0" VARIABLE="sad_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_360_fu_17018_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_360"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_361_fu_17032_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_361"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_362_fu_17054_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_362"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_363_fu_17068_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_363"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_364_fu_17090_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_364"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_365_fu_17104_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_365"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_366_fu_17126_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_366"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_367_fu_17140_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_367"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_368_fu_17162_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_368"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_369_fu_17176_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_369"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_370_fu_17198_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_370"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_371_fu_17212_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_371"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_372_fu_17234_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_372"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_373_fu_17248_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_373"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_374_fu_10718_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_374"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_375_fu_10732_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_375"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_376_fu_10754_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_376"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_377_fu_10768_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_377"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_378_fu_10790_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_378"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_379_fu_10804_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_379"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_380_fu_10826_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_380"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_381_fu_10840_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_381"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_382_fu_10858_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_382"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_383_fu_10872_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_383"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_384_fu_10894_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_384"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_385_fu_10908_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_385"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_386_fu_10930_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_386"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_387_fu_10944_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_387"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_388_fu_10966_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_388"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_389_fu_10980_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_389"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_168_fu_10998_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_169_fu_11008_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_170_fu_11018_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_172_fu_11024_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_173_fu_11034_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_175_fu_17291_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_176_fu_17297_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_178_fu_17303_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_179_fu_17313_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_180_fu_17323_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln249_12_fu_23884_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:249" URAM="0" VARIABLE="sub_ln249_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="sad_44_fu_26012_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:446" URAM="0" VARIABLE="sad_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_390_fu_17333_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_390"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_391_fu_17347_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_391"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_392_fu_17369_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_392"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_393_fu_17383_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_393"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_394_fu_17405_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_394"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_395_fu_17419_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_395"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_396_fu_17441_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_396"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_397_fu_17455_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_397"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_398_fu_17477_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_398"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_399_fu_17491_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_399"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_400_fu_17513_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_400"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_401_fu_17527_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_401"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_402_fu_17549_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_402"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_403_fu_17563_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_403"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_404_fu_11044_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_404"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_405_fu_11058_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_405"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_406_fu_11080_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_406"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_407_fu_11094_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_407"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_408_fu_11116_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_408"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_409_fu_11130_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_409"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_410_fu_11152_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_410"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_411_fu_11166_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_411"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_412_fu_11184_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_412"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_413_fu_11198_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_413"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_414_fu_11220_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_414"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_415_fu_11234_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_415"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_416_fu_11256_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_416"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_417_fu_11270_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_417"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_418_fu_11292_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_418"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_419_fu_11306_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_419"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_182_fu_11324_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_183_fu_11334_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_184_fu_11344_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_186_fu_11350_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_187_fu_11360_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_189_fu_17606_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_190_fu_17612_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_192_fu_17618_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_193_fu_17628_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_194_fu_17638_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln249_13_fu_23924_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:249" URAM="0" VARIABLE="sub_ln249_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="sad_45_fu_26021_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:446" URAM="0" VARIABLE="sad_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_420_fu_17648_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_420"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_421_fu_17662_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_421"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_422_fu_17684_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_422"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_423_fu_17698_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_423"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_424_fu_17720_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_424"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_425_fu_17734_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_425"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_426_fu_17756_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_426"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_427_fu_17770_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_427"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_428_fu_17792_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_428"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_429_fu_17806_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_429"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_430_fu_17828_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_430"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_431_fu_17842_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_431"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_432_fu_17864_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_432"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_433_fu_17878_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_433"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_434_fu_11370_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_434"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_435_fu_11384_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_435"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_436_fu_11406_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_436"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_437_fu_11420_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_437"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_438_fu_11442_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_438"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_439_fu_11456_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_439"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_440_fu_11478_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_440"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_441_fu_11492_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_441"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_442_fu_11510_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_442"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_443_fu_11524_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_443"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_444_fu_11546_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_444"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_445_fu_11560_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_445"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_446_fu_11582_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_446"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_447_fu_11596_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_447"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_448_fu_11618_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_448"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_449_fu_11632_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_449"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_196_fu_11650_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_197_fu_11660_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_198_fu_11670_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_200_fu_11676_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_201_fu_11686_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_203_fu_17921_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_204_fu_17927_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_206_fu_17933_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_206"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_207_fu_17943_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_208_fu_17953_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_208"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln249_14_fu_23964_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:249" URAM="0" VARIABLE="sub_ln249_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="sad_46_fu_26030_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:446" URAM="0" VARIABLE="sad_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_450_fu_17963_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_450"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_451_fu_17977_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_451"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_452_fu_17999_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_452"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_453_fu_18013_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_453"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_454_fu_18035_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_454"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_455_fu_18049_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_455"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_456_fu_18071_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_456"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_457_fu_18085_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_457"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_458_fu_18107_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_458"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_459_fu_18121_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_459"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_460_fu_18143_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_460"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_461_fu_18157_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_461"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_462_fu_18179_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_462"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_463_fu_18193_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_463"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_464_fu_11696_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_464"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_465_fu_11710_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_465"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_466_fu_11732_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_466"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_467_fu_11746_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_467"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_468_fu_11768_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_468"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_469_fu_11782_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_469"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_470_fu_11804_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_470"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_471_fu_11818_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_471"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_472_fu_11836_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_472"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_473_fu_11850_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_473"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_474_fu_11872_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_474"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_475_fu_11886_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_475"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_476_fu_11908_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_476"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_477_fu_11922_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_477"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_478_fu_11944_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_478"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln236_479_fu_11958_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="sub_ln236_479"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_210_fu_11976_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_211_fu_11986_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_211"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_212_fu_11996_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_212"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_214_fu_12002_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_214"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_215_fu_12012_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_217_fu_18236_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_217"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_218_fu_18242_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_218"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_220_fu_18248_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_221_fu_18258_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_221"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_222_fu_18268_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:236" URAM="0" VARIABLE="add_ln236_222"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln249_15_fu_23998_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:249" URAM="0" VARIABLE="sub_ln249_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="sad_47_fu_26040_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:446" URAM="0" VARIABLE="sad_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln487_fu_24004_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:487" URAM="0" VARIABLE="add_ln487"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="loop_row_loop_mux_loop_col" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U470" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:551" URAM="0" VARIABLE="mul_ln551"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="loop_row_loop_mux_loop_col" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_34ns_65_2_1_U472" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:551" URAM="0" VARIABLE="mul_ln551_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln551_fu_29187_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:551" URAM="0" VARIABLE="sub_ln551"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln551_1_fu_29212_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:551" URAM="0" VARIABLE="sub_ln551_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="thresh_fu_29377_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:551" URAM="0" VARIABLE="thresh"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_i_i242_fu_27922_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:366" URAM="0" VARIABLE="add_i_i242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="loop_row_loop_mux_loop_col" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_29s_32_2_1_U469" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:520" URAM="0" VARIABLE="mul_ln520"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="loop_row_loop_mux_loop_col" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_34ns_65_2_1_U471" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:520" URAM="0" VARIABLE="mul_ln520_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln520_fu_29089_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:520" URAM="0" VARIABLE="sub_ln520"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln520_1_fu_29114_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:520" URAM="0" VARIABLE="sub_ln520_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="thresh_1_fu_29223_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:520" URAM="0" VARIABLE="thresh_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="sub_i_i432_fu_29480_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:542" URAM="0" VARIABLE="sub_i_i432"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_i_i401_fu_29631_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:542" URAM="0" VARIABLE="add_i_i401"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln546_fu_28096_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:546" URAM="0" VARIABLE="add_ln546"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln578_fu_28661_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:578" URAM="0" VARIABLE="sub_ln578"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln578_1_fu_28967_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:578" URAM="0" VARIABLE="sub_ln578_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln578_2_fu_28978_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:578" URAM="0" VARIABLE="sub_ln578_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln581_fu_28994_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:581" URAM="0" VARIABLE="sub_ln581"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln584_fu_31111_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:584" URAM="0" VARIABLE="add_ln584"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="col_fu_6293_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:385" URAM="0" VARIABLE="col"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_loop_mux_loop_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln366_fu_5909_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:366" URAM="0" VARIABLE="add_ln366"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xFSADBlockMatching</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.570</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3998414</Best-caseLatency>
                    <Average-caseLatency>3998414</Average-caseLatency>
                    <Worst-caseLatency>3998414</Worst-caseLatency>
                    <Best-caseRealTimeLatency>39.984 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>39.984 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>39.984 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3998414</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>43</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>15</UTIL_BRAM>
                    <DSP>15</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>6</UTIL_DSP>
                    <FF>28222</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>26</UTIL_FF>
                    <LUT>45044</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>84</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_fu_136_p2" SOURCE="" URAM="0" VARIABLE="sub"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub57_fu_146_p2" SOURCE="" URAM="0" VARIABLE="sub57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add103_fu_172_p2" SOURCE="" URAM="0" VARIABLE="add103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add111_fu_178_p2" SOURCE="" URAM="0" VARIABLE="add111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub233_fu_184_p2" SOURCE="" URAM="0" VARIABLE="sub233"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub246_fu_190_p2" SOURCE="" URAM="0" VARIABLE="sub246"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_17ns_20ns_37_1_1_U504" SOURCE="" URAM="0" VARIABLE="bound4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP</Name>
            <Loops>
                <VITIS_LOOP_816_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.268</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>240002</Average-caseLatency>
                    <Worst-caseLatency>480002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>30.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.400 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.800 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3 ~ 480002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_816_1>
                        <Name>VITIS_LOOP_816_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>480000</max>
                            </range>
                        </TripCount>
                        <Latency>1 ~ 480000</Latency>
                        <AbsoluteTimeLatency>10.000 ns ~ 4.800 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_816_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>34</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>137</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_816_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln816_fu_84_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:816" URAM="0" VARIABLE="add_ln816"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.268</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>240005</Average-caseLatency>
                    <Worst-caseLatency>480005</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.400 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.800 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6 ~ 480005</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>104</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>215</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_32_1_1_U519" SOURCE="" URAM="0" VARIABLE="mul"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xFFindStereoCorrespondenceLBMNO</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.570</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3998425</Best-caseLatency>
                    <Average-caseLatency>3998425</Average-caseLatency>
                    <Worst-caseLatency>3998425</Worst-caseLatency>
                    <Best-caseRealTimeLatency>39.984 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>39.984 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>39.984 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>3998415</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>3998415</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>49</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>17</UTIL_BRAM>
                    <DSP>16</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>7</UTIL_DSP>
                    <FF>32522</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>30</UTIL_FF>
                    <LUT>51171</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>96</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="width_c29_U" SOURCE="" URAM="0" VARIABLE="width_c29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="width_c28_U" SOURCE="" URAM="0" VARIABLE="width_c28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="width_c27_U" SOURCE="" URAM="0" VARIABLE="width_c27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="width_c26_U" SOURCE="" URAM="0" VARIABLE="width_c26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="width_c25_U" SOURCE="" URAM="0" VARIABLE="width_c25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="width_c_U" SOURCE="" URAM="0" VARIABLE="width_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="height_c24_U" SOURCE="" URAM="0" VARIABLE="height_c24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="height_c23_U" SOURCE="" URAM="0" VARIABLE="height_c23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="height_c22_U" SOURCE="" URAM="0" VARIABLE="height_c22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="height_c21_U" SOURCE="" URAM="0" VARIABLE="height_c21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="height_c20_U" SOURCE="" URAM="0" VARIABLE="height_c20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="height_c_U" SOURCE="" URAM="0" VARIABLE="height_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sbmstate_uniquenessRatio_c_U" SOURCE="" URAM="0" VARIABLE="sbmstate_uniquenessRatio_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sbmstate_textureThreshold_c_U" SOURCE="" URAM="0" VARIABLE="sbmstate_textureThreshold_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sbmstate_preFilterCap_c19_U" SOURCE="" URAM="0" VARIABLE="sbmstate_preFilterCap_c19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sbmstate_preFilterCap_c18_U" SOURCE="" URAM="0" VARIABLE="sbmstate_preFilterCap_c18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sbmstate_preFilterCap_c_U" SOURCE="" URAM="0" VARIABLE="sbmstate_preFilterCap_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="in_sobel_x_data_U" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:692" URAM="0" VARIABLE="in_sobel_x_data"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="in_sobel_y_data_U" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:695" URAM="0" VARIABLE="in_sobel_y_data"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="in_sobel_x_data_1_U" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:692" URAM="0" VARIABLE="in_sobel_x_data_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="in_sobel_y_data_1_U" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:695" URAM="0" VARIABLE="in_sobel_y_data_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="left_clipped_U" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:795" URAM="0" VARIABLE="left_clipped"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="right_clipped_U" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:796" URAM="0" VARIABLE="right_clipped"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_disp_strm_U" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:798" URAM="0" VARIABLE="p_disp_strm"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.570</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3998426</Best-caseLatency>
                    <Average-caseLatency>3998426</Average-caseLatency>
                    <Worst-caseLatency>3998426</Worst-caseLatency>
                    <Best-caseRealTimeLatency>39.984 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>39.984 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>39.984 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3998426</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>49</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>17</UTIL_BRAM>
                    <DSP>16</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>7</UTIL_DSP>
                    <FF>32593</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>30</UTIL_FF>
                    <LUT>51236</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>96</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>Block_for_end7235_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>0.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>66</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>29</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>ConvertShiftAbs_Pipeline_loop_width</Name>
            <Loops>
                <loop_width/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.797</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>803</Best-caseLatency>
                    <Average-caseLatency>803</Average-caseLatency>
                    <Worst-caseLatency>803</Worst-caseLatency>
                    <Best-caseRealTimeLatency>8.030 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>8.030 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.030 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>803</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_width>
                        <Name>loop_width</Name>
                        <Slack>7.30</Slack>
                        <TripCount>800</TripCount>
                        <Latency>801</Latency>
                        <AbsoluteTimeLatency>8.010 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_width>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>23</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>121</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_width" OPTYPE="add" PRAGMA="" RTLNAME="j_10_fu_81_p2" SOURCE="xf_stereolbm_accel.cpp:10" URAM="0" VARIABLE="j_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_width" OPTYPE="sub" PRAGMA="" RTLNAME="neg_fu_112_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:542" URAM="0" VARIABLE="neg"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ConvertShiftAbs</Name>
            <Loops>
                <loop_height/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.797</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>483001</Best-caseLatency>
                    <Average-caseLatency>483001</Average-caseLatency>
                    <Worst-caseLatency>483001</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.830 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.830 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.830 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>483001</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_height>
                        <Name>loop_height</Name>
                        <Slack>7.30</Slack>
                        <TripCount>600</TripCount>
                        <Latency>483000</Latency>
                        <AbsoluteTimeLatency>4.830 ms</AbsoluteTimeLatency>
                        <IterationLatency>805</IterationLatency>
                        <PipelineDepth>805</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_ConvertShiftAbs_Pipeline_loop_width_fu_38</Instance>
                        </InstanceList>
                    </loop_height>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>38</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>205</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height" OPTYPE="add" PRAGMA="" RTLNAME="i_15_fu_60_p2" SOURCE="xf_stereolbm_accel.cpp:9" URAM="0" VARIABLE="i_15"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Block_for_end7237_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>0.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>66</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>29</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_283_1</Name>
            <Loops>
                <VITIS_LOOP_283_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.153</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>5</Average-caseLatency>
                    <Worst-caseLatency>5</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>50.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_283_1>
                        <Name>VITIS_LOOP_283_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>3</TripCount>
                        <Latency>3</Latency>
                        <AbsoluteTimeLatency>30.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_283_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>47</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_283_1" OPTYPE="add" PRAGMA="" RTLNAME="init_row_ind_fu_83_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:283" URAM="0" VARIABLE="init_row_ind"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_298_2</Name>
            <Loops>
                <VITIS_LOOP_298_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.888</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>403</Average-caseLatency>
                    <Worst-caseLatency>803</Worst-caseLatency>
                    <Best-caseRealTimeLatency>30.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.030 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.030 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3 ~ 803</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_298_2>
                        <Name>VITIS_LOOP_298_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>801</max>
                            </range>
                        </TripCount>
                        <Latency>1 ~ 801</Latency>
                        <AbsoluteTimeLatency>10.000 ns ~ 8.010 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_298_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>29</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>86</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_298_2" OPTYPE="add" PRAGMA="" RTLNAME="i_col_2_fu_102_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:298" URAM="0" VARIABLE="i_col_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xfExtractPixels_1_1_0_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>0.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>1</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>0</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>0</UTIL_FF>
                    <LUT>0</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop</Name>
            <Loops>
                <Col_Loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.888</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>410</Average-caseLatency>
                    <Worst-caseLatency>810</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10 ~ 810</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Col_Loop>
                        <Name>Col_Loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>801</max>
                            </range>
                        </TripCount>
                        <Latency>8 ~ 808</Latency>
                        <AbsoluteTimeLatency>80.000 ns ~ 8.080 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>src_buf_temp_copy_extract_0_xfExtractPixels_1_1_0_s_fu_289</Instance>
                            <Instance>src_buf_temp_copy_extract_0_3_xfExtractPixels_1_1_0_s_fu_295</Instance>
                            <Instance>src_buf_temp_copy_extract_0_4_xfExtractPixels_1_1_0_s_fu_301</Instance>
                        </InstanceList>
                    </Col_Loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>475</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>660</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Col_Loop" OPTYPE="add" PRAGMA="" RTLNAME="col_2_fu_355_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:124" URAM="0" VARIABLE="col_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xferode_600_800_1_0_1_2_2_0_801_3_3_s</Name>
            <Loops>
                <VITIS_LOOP_315_3/>
                <Row_Loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.888</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>21</Best-caseLatency>
                    <Average-caseLatency>124012</Average-caseLatency>
                    <Worst-caseLatency>488815</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.210 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.240 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.888 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>21 ~ 488815</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_315_3>
                        <Name>VITIS_LOOP_315_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>801</max>
                            </range>
                        </TripCount>
                        <Latency>1 ~ 801</Latency>
                        <AbsoluteTimeLatency>10.000 ns ~ 8.010 us</AbsoluteTimeLatency>
                        <IterationLatency>1</IterationLatency>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_315_3>
                    <Row_Loop>
                        <Name>Row_Loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>600</max>
                            </range>
                        </TripCount>
                        <Latency>12 ~ 487200</Latency>
                        <AbsoluteTimeLatency>0.120 us ~ 4.872 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>12</min>
                                <max>812</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>12 ~ 812</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop_fu_155</Instance>
                        </InstanceList>
                    </Row_Loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>3</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <FF>598</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1159</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="buf_U" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:275" URAM="0" VARIABLE="buf"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="buf_1_U" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:275" URAM="0" VARIABLE="buf_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="buf_2_U" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:275" URAM="0" VARIABLE="buf_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_315_3" OPTYPE="add" PRAGMA="" RTLNAME="i_col_3_fu_203_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:315" URAM="0" VARIABLE="i_col_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Row_Loop" OPTYPE="add" PRAGMA="" RTLNAME="row_3_fu_278_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:326" URAM="0" VARIABLE="row_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>erode_0_0_600_800_0_3_3_1_1_2_2_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.888</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>23</Best-caseLatency>
                    <Average-caseLatency>124014</Average-caseLatency>
                    <Worst-caseLatency>488817</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.230 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.240 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.888 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>23 ~ 488817</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>3</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <FF>635</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1208</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>Block_for_end7239_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>0.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>66</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>29</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_279_1</Name>
            <Loops>
                <VITIS_LOOP_279_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.153</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>5</Average-caseLatency>
                    <Worst-caseLatency>5</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>50.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_279_1>
                        <Name>VITIS_LOOP_279_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>3</TripCount>
                        <Latency>3</Latency>
                        <AbsoluteTimeLatency>30.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_279_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>47</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_279_1" OPTYPE="add" PRAGMA="" RTLNAME="init_row_ind_fu_83_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:279" URAM="0" VARIABLE="init_row_ind"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_294_2</Name>
            <Loops>
                <VITIS_LOOP_294_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.888</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>403</Average-caseLatency>
                    <Worst-caseLatency>803</Worst-caseLatency>
                    <Best-caseRealTimeLatency>30.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.030 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.030 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3 ~ 803</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_294_2>
                        <Name>VITIS_LOOP_294_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>801</max>
                            </range>
                        </TripCount>
                        <Latency>1 ~ 801</Latency>
                        <AbsoluteTimeLatency>10.000 ns ~ 8.010 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_294_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>29</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>86</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_294_2" OPTYPE="add" PRAGMA="" RTLNAME="i_col_5_fu_102_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:294" URAM="0" VARIABLE="i_col_5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop</Name>
            <Loops>
                <Col_Loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.888</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>410</Average-caseLatency>
                    <Worst-caseLatency>810</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10 ~ 810</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Col_Loop>
                        <Name>Col_Loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>801</max>
                            </range>
                        </TripCount>
                        <Latency>8 ~ 808</Latency>
                        <AbsoluteTimeLatency>80.000 ns ~ 8.080 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>src_buf_temp_copy_extract_0_xfExtractPixels_1_1_0_s_fu_289</Instance>
                            <Instance>src_buf_temp_copy_extract_0_7_xfExtractPixels_1_1_0_s_fu_295</Instance>
                            <Instance>src_buf_temp_copy_extract_0_8_xfExtractPixels_1_1_0_s_fu_301</Instance>
                        </InstanceList>
                    </Col_Loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>475</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>660</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Col_Loop" OPTYPE="add" PRAGMA="" RTLNAME="col_4_fu_355_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:123" URAM="0" VARIABLE="col_4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xfdilate_600_800_1_0_1_2_2_0_801_3_3_s</Name>
            <Loops>
                <VITIS_LOOP_311_3/>
                <Row_Loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.888</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>21</Best-caseLatency>
                    <Average-caseLatency>124012</Average-caseLatency>
                    <Worst-caseLatency>488815</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.210 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.240 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.888 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>21 ~ 488815</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_311_3>
                        <Name>VITIS_LOOP_311_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>801</max>
                            </range>
                        </TripCount>
                        <Latency>1 ~ 801</Latency>
                        <AbsoluteTimeLatency>10.000 ns ~ 8.010 us</AbsoluteTimeLatency>
                        <IterationLatency>1</IterationLatency>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_311_3>
                    <Row_Loop>
                        <Name>Row_Loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>600</max>
                            </range>
                        </TripCount>
                        <Latency>12 ~ 487200</Latency>
                        <AbsoluteTimeLatency>0.120 us ~ 4.872 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>12</min>
                                <max>812</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>12 ~ 812</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop_fu_155</Instance>
                        </InstanceList>
                    </Row_Loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>3</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <FF>598</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1159</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="buf_U" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:271" URAM="0" VARIABLE="buf"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="buf_1_U" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:271" URAM="0" VARIABLE="buf_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="buf_2_U" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:271" URAM="0" VARIABLE="buf_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_311_3" OPTYPE="add" PRAGMA="" RTLNAME="i_col_6_fu_203_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:311" URAM="0" VARIABLE="i_col_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Row_Loop" OPTYPE="add" PRAGMA="" RTLNAME="row_5_fu_278_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:322" URAM="0" VARIABLE="row_5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dilate_0_0_600_800_0_3_3_1_1_2_2_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.888</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>23</Best-caseLatency>
                    <Average-caseLatency>124014</Average-caseLatency>
                    <Worst-caseLatency>488817</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.230 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.240 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.888 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>23 ~ 488817</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>3</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <FF>635</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1208</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>xfMat2AXIvideo_8_0_600_800_1_2_Pipeline_loop_col_mat2axi</Name>
            <Loops>
                <loop_col_mat2axi/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.634</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>803</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.030 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4 ~ 803</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_col_mat2axi>
                        <Name>loop_col_mat2axi</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>800</max>
                            </range>
                        </TripCount>
                        <Latency>2 ~ 801</Latency>
                        <AbsoluteTimeLatency>20.000 ns ~ 8.010 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_col_mat2axi>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>17</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>114</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_col_mat2axi" OPTYPE="add" PRAGMA="" RTLNAME="j_2_fu_158_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:199" URAM="0" VARIABLE="j_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xfMat2AXIvideo_8_0_600_800_1_2_s</Name>
            <Loops>
                <loop_row_mat2axi/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.186</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>483002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.830 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 483002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_row_mat2axi>
                        <Name>loop_row_mat2axi</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>600</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 483000</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 4.830 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>2</min>
                                <max>805</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>2 ~ 805</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_xfMat2AXIvideo_8_0_600_800_1_2_Pipeline_loop_col_mat2axi_fu_86</Instance>
                        </InstanceList>
                    </loop_row_mat2axi>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>65</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>276</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_fu_113_p2" SOURCE="" URAM="0" VARIABLE="sub"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_mat2axi" OPTYPE="add" PRAGMA="" RTLNAME="i_2_fu_147_p2" SOURCE="C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:197" URAM="0" VARIABLE="i_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>stereolbm_axis_cambm</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.570</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3998490</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>3998490</Worst-caseLatency>
                    <Best-caseRealTimeLatency>39.985 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>39.985 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>3998427</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>3998427</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>187</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>66</UTIL_BRAM>
                    <DSP>190</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>86</UTIL_DSP>
                    <FF>63162</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>59</UTIL_FF>
                    <LUT>82729</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>155</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="imgR_in_cols_c_U" SOURCE="xf_stereolbm_accel.cpp:106" URAM="0" VARIABLE="imgR_in_cols_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="imgR_in_rows_c_U" SOURCE="xf_stereolbm_accel.cpp:106" URAM="0" VARIABLE="imgR_in_rows_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="imgL_in_cols_c_U" SOURCE="xf_stereolbm_accel.cpp:106" URAM="0" VARIABLE="imgL_in_cols_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="imgL_in_rows_c_U" SOURCE="xf_stereolbm_accel.cpp:106" URAM="0" VARIABLE="imgL_in_rows_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="mapxLMat_data_U" SOURCE="xf_stereolbm_accel.cpp:92" URAM="0" VARIABLE="mapxLMat_data"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="mapyLMat_data_U" SOURCE="xf_stereolbm_accel.cpp:93" URAM="0" VARIABLE="mapyLMat_data"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="mapxRMat_data_U" SOURCE="xf_stereolbm_accel.cpp:94" URAM="0" VARIABLE="mapxRMat_data"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="mapyRMat_data_U" SOURCE="xf_stereolbm_accel.cpp:95" URAM="0" VARIABLE="mapyRMat_data"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="leftRemappedMat_data_U" SOURCE="xf_stereolbm_accel.cpp:96" URAM="0" VARIABLE="leftRemappedMat_data"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="rightRemappedMat_data_U" SOURCE="xf_stereolbm_accel.cpp:97" URAM="0" VARIABLE="rightRemappedMat_data"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="imgL_in_data_U" SOURCE="xf_stereolbm_accel.cpp:99" URAM="0" VARIABLE="imgL_in_data"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="imgR_in_data_U" SOURCE="xf_stereolbm_accel.cpp:100" URAM="0" VARIABLE="imgR_in_data"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="img_disp16u_data_U" SOURCE="xf_stereolbm_accel.cpp:101" URAM="0" VARIABLE="img_disp16u_data"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="img_disp8u_data_U" SOURCE="xf_stereolbm_accel.cpp:132" URAM="0" VARIABLE="img_disp8u_data"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="img_disp8u_erode_data_U" SOURCE="xf_stereolbm_accel.cpp:137" URAM="0" VARIABLE="img_disp8u_erode_data"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="img_disp8u_dilate_data_U" SOURCE="xf_stereolbm_accel.cpp:142" URAM="0" VARIABLE="img_disp8u_dilate_data"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="cameraMA_l_fix_U" SOURCE="xf_stereolbm_accel.cpp:42" URAM="0" VARIABLE="cameraMA_l_fix"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="cameraMA_r_fix_U" SOURCE="xf_stereolbm_accel.cpp:42" URAM="0" VARIABLE="cameraMA_r_fix"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="distC_l_fix_U" SOURCE="xf_stereolbm_accel.cpp:43" URAM="0" VARIABLE="distC_l_fix"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="distC_r_fix_U" SOURCE="xf_stereolbm_accel.cpp:43" URAM="0" VARIABLE="distC_r_fix"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="irA_l_fix_U" SOURCE="xf_stereolbm_accel.cpp:44" URAM="0" VARIABLE="irA_l_fix"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="irA_r_fix_U" SOURCE="xf_stereolbm_accel.cpp:44" URAM="0" VARIABLE="irA_r_fix"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="mapxLMat_rows_U" SOURCE="xf_stereolbm_accel.cpp:106" URAM="0" VARIABLE="mapxLMat_rows"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="mapxLMat_cols_U" SOURCE="xf_stereolbm_accel.cpp:106" URAM="0" VARIABLE="mapxLMat_cols"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="mapxRMat_rows_U" SOURCE="xf_stereolbm_accel.cpp:106" URAM="0" VARIABLE="mapxRMat_rows"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="mapxRMat_cols_U" SOURCE="xf_stereolbm_accel.cpp:106" URAM="0" VARIABLE="mapxRMat_cols"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="imgL_in_rows_c59_channel_U" SOURCE="xf_stereolbm_accel.cpp:106" URAM="0" VARIABLE="imgL_in_rows_c59_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="imgL_in_cols_c60_channel_U" SOURCE="xf_stereolbm_accel.cpp:106" URAM="0" VARIABLE="imgL_in_cols_c60_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="imgR_in_rows_c61_channel_U" SOURCE="xf_stereolbm_accel.cpp:106" URAM="0" VARIABLE="imgR_in_rows_c61_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="imgR_in_cols_c62_channel_U" SOURCE="xf_stereolbm_accel.cpp:106" URAM="0" VARIABLE="imgR_in_cols_c62_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="bmState_preFilterCap_U" SOURCE="xf_stereolbm_accel.cpp:106" URAM="0" VARIABLE="bmState_preFilterCap"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="bmState_uniquenessRatio_U" SOURCE="xf_stereolbm_accel.cpp:106" URAM="0" VARIABLE="bmState_uniquenessRatio"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="bmState_textureThreshold_U" SOURCE="xf_stereolbm_accel.cpp:106" URAM="0" VARIABLE="bmState_textureThreshold"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="leftRemappedMat_rows_U" SOURCE="xf_stereolbm_accel.cpp:106" URAM="0" VARIABLE="leftRemappedMat_rows"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="leftRemappedMat_cols_U" SOURCE="xf_stereolbm_accel.cpp:106" URAM="0" VARIABLE="leftRemappedMat_cols"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="rightRemappedMat_rows_U" SOURCE="xf_stereolbm_accel.cpp:106" URAM="0" VARIABLE="rightRemappedMat_rows"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="rightRemappedMat_cols_U" SOURCE="xf_stereolbm_accel.cpp:106" URAM="0" VARIABLE="rightRemappedMat_cols"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="img_disp8u_rows_U" SOURCE="xf_stereolbm_accel.cpp:106" URAM="0" VARIABLE="img_disp8u_rows"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="img_disp8u_cols_U" SOURCE="xf_stereolbm_accel.cpp:106" URAM="0" VARIABLE="img_disp8u_cols"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="img_disp8u_erode_rows_U" SOURCE="xf_stereolbm_accel.cpp:106" URAM="0" VARIABLE="img_disp8u_erode_rows"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="img_disp8u_erode_cols_U" SOURCE="xf_stereolbm_accel.cpp:106" URAM="0" VARIABLE="img_disp8u_erode_cols"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="img_disp8u_dilate_rows_U" SOURCE="xf_stereolbm_accel.cpp:106" URAM="0" VARIABLE="img_disp8u_dilate_rows"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="img_disp8u_dilate_cols_U" SOURCE="xf_stereolbm_accel.cpp:106" URAM="0" VARIABLE="img_disp8u_dilate_cols"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>left_clipped_U</Name>
            <ParentInst>grp_xFFindStereoCorrespondenceLBMNO_fu_76</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>right_clipped_U</Name>
            <ParentInst>grp_xFFindStereoCorrespondenceLBMNO_fu_76</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>mapxLMat_rows_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>mapxLMat_cols_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>mapxRMat_rows_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>mapxRMat_cols_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>imgL_in_rows_c59_channel_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>imgL_in_cols_c60_channel_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>imgR_in_rows_c61_channel_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>imgR_in_cols_c62_channel_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>imgL_in_data_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>imgL_in_rows_c_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>imgL_in_cols_c_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>imgR_in_data_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>imgR_in_rows_c_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>imgR_in_cols_c_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>mapxLMat_data_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>mapyLMat_data_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>leftRemappedMat_data_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>mapxRMat_data_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>mapyRMat_data_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>rightRemappedMat_data_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>img_disp16u_data_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>img_disp8u_data_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>img_disp8u_erode_data_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>img_disp8u_dilate_data_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="vid_inL" index="0" direction="in" srcType="stream&lt;hls::axis&lt;ap_uint&lt;8&gt;, 1, 1, 1&gt;, 0&gt;&amp;" srcSize="56">
            <hwRefs>
                <hwRef type="interface" interface="vid_inL" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vid_inR" index="1" direction="in" srcType="stream&lt;hls::axis&lt;ap_uint&lt;8&gt;, 1, 1, 1&gt;, 0&gt;&amp;" srcSize="56">
            <hwRefs>
                <hwRef type="interface" interface="vid_inR" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vid_out" index="2" direction="out" srcType="stream&lt;hls::axis&lt;ap_uint&lt;8&gt;, 1, 1, 1&gt;, 0&gt;&amp;" srcSize="56">
            <hwRefs>
                <hwRef type="interface" interface="vid_out" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="rows" index="3" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_Ctrl" name="rows" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="cols" index="4" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_Ctrl" name="cols" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="preFilterCap" index="5" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_Ctrl" name="preFilterCap" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="uniquenessRatio" index="6" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_Ctrl" name="uniquenessRatio" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="textureThreshold" index="7" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_Ctrl" name="textureThreshold" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_Ctrl" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_Ctrl_" paramPrefix="C_S_AXI_CTRL_">
            <ports>
                <port>s_axi_Ctrl_ARADDR</port>
                <port>s_axi_Ctrl_ARREADY</port>
                <port>s_axi_Ctrl_ARVALID</port>
                <port>s_axi_Ctrl_AWADDR</port>
                <port>s_axi_Ctrl_AWREADY</port>
                <port>s_axi_Ctrl_AWVALID</port>
                <port>s_axi_Ctrl_BREADY</port>
                <port>s_axi_Ctrl_BRESP</port>
                <port>s_axi_Ctrl_BVALID</port>
                <port>s_axi_Ctrl_RDATA</port>
                <port>s_axi_Ctrl_RREADY</port>
                <port>s_axi_Ctrl_RRESP</port>
                <port>s_axi_Ctrl_RVALID</port>
                <port>s_axi_Ctrl_WDATA</port>
                <port>s_axi_Ctrl_WREADY</port>
                <port>s_axi_Ctrl_WSTRB</port>
                <port>s_axi_Ctrl_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="rows" access="W" description="Data signal of rows" range="32">
                    <fields>
                        <field offset="0" width="32" name="rows" access="W" description="Bit 31 to 0 of rows"/>
                    </fields>
                </register>
                <register offset="0x18" name="cols" access="W" description="Data signal of cols" range="32">
                    <fields>
                        <field offset="0" width="32" name="cols" access="W" description="Bit 31 to 0 of cols"/>
                    </fields>
                </register>
                <register offset="0x20" name="preFilterCap" access="W" description="Data signal of preFilterCap" range="32">
                    <fields>
                        <field offset="0" width="32" name="preFilterCap" access="W" description="Bit 31 to 0 of preFilterCap"/>
                    </fields>
                </register>
                <register offset="0x28" name="uniquenessRatio" access="W" description="Data signal of uniquenessRatio" range="32">
                    <fields>
                        <field offset="0" width="32" name="uniquenessRatio" access="W" description="Bit 31 to 0 of uniquenessRatio"/>
                    </fields>
                </register>
                <register offset="0x30" name="textureThreshold" access="W" description="Data signal of textureThreshold" range="32">
                    <fields>
                        <field offset="0" width="32" name="textureThreshold" access="W" description="Bit 31 to 0 of textureThreshold"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="rows"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24" argName="cols"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32" argName="preFilterCap"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="uniquenessRatio"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="48" argName="textureThreshold"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_Ctrl:vid_inL:vid_inR:vid_out</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="vid_inL" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="8" portPrefix="vid_inL_">
            <ports>
                <port>vid_inL_TDATA</port>
                <port>vid_inL_TDEST</port>
                <port>vid_inL_TID</port>
                <port>vid_inL_TKEEP</port>
                <port>vid_inL_TLAST</port>
                <port>vid_inL_TREADY</port>
                <port>vid_inL_TSTRB</port>
                <port>vid_inL_TUSER</port>
                <port>vid_inL_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="vid_inL"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="vid_inR" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="8" portPrefix="vid_inR_">
            <ports>
                <port>vid_inR_TDATA</port>
                <port>vid_inR_TDEST</port>
                <port>vid_inR_TID</port>
                <port>vid_inR_TKEEP</port>
                <port>vid_inR_TLAST</port>
                <port>vid_inR_TREADY</port>
                <port>vid_inR_TSTRB</port>
                <port>vid_inR_TUSER</port>
                <port>vid_inR_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="vid_inR"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="vid_out" type="axi4stream" busTypeName="axis" mode="master" dataWidth="8" portPrefix="vid_out_">
            <ports>
                <port>vid_out_TDATA</port>
                <port>vid_out_TDEST</port>
                <port>vid_out_TID</port>
                <port>vid_out_TKEEP</port>
                <port>vid_out_TLAST</port>
                <port>vid_out_TREADY</port>
                <port>vid_out_TSTRB</port>
                <port>vid_out_TUSER</port>
                <port>vid_out_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="vid_out"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_Ctrl">32, 6, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_Ctrl">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_Ctrl">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_Ctrl">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_Ctrl">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_Ctrl">rows, 0x10, 32, W, Data signal of rows, </column>
                    <column name="s_axi_Ctrl">cols, 0x18, 32, W, Data signal of cols, </column>
                    <column name="s_axi_Ctrl">preFilterCap, 0x20, 32, W, Data signal of preFilterCap, </column>
                    <column name="s_axi_Ctrl">uniquenessRatio, 0x28, 32, W, Data signal of uniquenessRatio, </column>
                    <column name="s_axi_Ctrl">textureThreshold, 0x30, 32, W, Data signal of textureThreshold, </column>
                </table>
            </item>
            <item name="AXIS">
                <table>
                    <keys size="12">Interface, Direction, Register Mode, TDATA, TDEST, TID, TKEEP, TLAST, TREADY, TSTRB, TUSER, TVALID</keys>
                    <column name="vid_inL">in, both, 8, 1, 1, 1, 1, 1, 1, 1, 1</column>
                    <column name="vid_inR">in, both, 8, 1, 1, 1, 1, 1, 1, 1, 1</column>
                    <column name="vid_out">out, both, 8, 1, 1, 1, 1, 1, 1, 1, 1</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="vid_inL">in, stream&lt;hls::axis&lt;ap_uint&lt;8&gt; 1 1 1&gt; 0&gt;&amp;</column>
                    <column name="vid_inR">in, stream&lt;hls::axis&lt;ap_uint&lt;8&gt; 1 1 1&gt; 0&gt;&amp;</column>
                    <column name="vid_out">out, stream&lt;hls::axis&lt;ap_uint&lt;8&gt; 1 1 1&gt; 0&gt;&amp;</column>
                    <column name="rows">in, int</column>
                    <column name="cols">in, int</column>
                    <column name="preFilterCap">in, int</column>
                    <column name="uniquenessRatio">in, int</column>
                    <column name="textureThreshold">in, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Info</keys>
                    <column name="vid_inL">vid_inL, interface, </column>
                    <column name="vid_inR">vid_inR, interface, </column>
                    <column name="vid_out">vid_out, interface, </column>
                    <column name="rows">s_axi_Ctrl, register, name=rows offset=0x10 range=32</column>
                    <column name="cols">s_axi_Ctrl, register, name=cols offset=0x18 range=32</column>
                    <column name="preFilterCap">s_axi_Ctrl, register, name=preFilterCap offset=0x20 range=32</column>
                    <column name="uniquenessRatio">s_axi_Ctrl, register, name=uniquenessRatio offset=0x28 range=32</column>
                    <column name="textureThreshold">s_axi_Ctrl, register, name=textureThreshold offset=0x30 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_axi_io.hpp:28" status="valid" parentFunction="axigetbitfields" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_axi_io.hpp:37" status="valid" parentFunction="axigetbitfields" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_axi_io.hpp:47" status="valid" parentFunction="axigetbitfields" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_axi_io.hpp:57" status="valid" parentFunction="axigetbitfields" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_axi_io.hpp:65" status="valid" parentFunction="axisetbitfields" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_axi_io.hpp:74" status="valid" parentFunction="axisetbitfields" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_axi_io.hpp:84" status="valid" parentFunction="axisetbitfields" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_axi_io.hpp:94" status="valid" parentFunction="axisetbitfields" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_infra.hpp:39" status="valid" parentFunction="write" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_infra.hpp:50" status="valid" parentFunction="fetchingmatdata" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_infra.hpp:59" status="valid" parentFunction="read" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_infra.hpp:73" status="valid" parentFunction="fillingdata" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../Vitis_Libraries/vision/L1/include/common/xf_infra.hpp:120" status="valid" parentFunction="axivideo2xfmat" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/common/xf_infra.hpp:121" status="valid" parentFunction="axivideo2xfmat" variable="" isDirective="0" options="avg=1 max=1"/>
        <Pragma type="loop_flatten" location="../../Vitis_Libraries/vision/L1/include/common/xf_infra.hpp:135" status="valid" parentFunction="axivideo2xfmat" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../Vitis_Libraries/vision/L1/include/common/xf_infra.hpp:136" status="valid" parentFunction="axivideo2xfmat" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="../../Vitis_Libraries/vision/L1/include/common/xf_infra.hpp:161" status="valid" parentFunction="axivideo2xfmat" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/common/xf_infra.hpp:162" status="valid" parentFunction="axivideo2xfmat" variable="" isDirective="0" options="avg=1 max=1"/>
        <Pragma type="loop_flatten" location="../../Vitis_Libraries/vision/L1/include/common/xf_infra.hpp:201" status="valid" parentFunction="xfmat2axivideo" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../Vitis_Libraries/vision/L1/include/common/xf_infra.hpp:202" status="valid" parentFunction="xfmat2axivideo" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:245" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:246" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:252" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:253" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="array_partition" location="../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:260" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:261" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:269" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:270" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:279" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:280" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:305" status="valid" parentFunction="operator=" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:309" status="valid" parentFunction="operator=" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:318" status="valid" parentFunction="operator+" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:323" status="valid" parentFunction="operator+" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:333" status="valid" parentFunction="operator+" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:338" status="valid" parentFunction="operator+" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:348" status="valid" parentFunction="operator-" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:353" status="valid" parentFunction="operator-" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:363" status="valid" parentFunction="operator-" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:368" status="valid" parentFunction="operator-" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:378" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:383" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:393" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:398" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:408" status="valid" parentFunction="operator/" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:413" status="valid" parentFunction="operator/" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:423" status="valid" parentFunction="operator/" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:428" status="valid" parentFunction="operator/" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:584" status="valid" parentFunction="type" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:592" status="valid" parentFunction="depth" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:599" status="valid" parentFunction="channels" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:607" status="valid" parentFunction="init" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:654" status="valid" parentFunction="mat&lt;t, rows, cols, npc, xfcvdepth&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:663" status="valid" parentFunction="mat&lt;t, rows, cols, npc, xfcvdepth&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:672" status="valid" parentFunction="mat&lt;t, rows, cols, npc, xfcvdepth&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:681" status="valid" parentFunction="mat&lt;t, rows, cols, npc, xfcvdepth&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:708" status="valid" parentFunction="copyto" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:742" status="valid" parentFunction="copyfrom" variable="" isDirective="0" options=""/>
        <Pragma type="bind_op" location="../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:949" status="valid" parentFunction="addrbound" variable="mul_rows_cols" isDirective="0" options="variable=mul_rows_cols op=mul impl=dsp latency=2"/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:984" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options="min=1 max=ADDRBOUND"/>
        <Pragma type="pipeline" location="../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:985" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:998" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options="min=1 max=ADDRBOUND"/>
        <Pragma type="pipeline" location="../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:999" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1019" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options="min=1 max=ROWS"/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1023" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options="min=1 max=COLS_ADDRBOUND"/>
        <Pragma type="pipeline" location="../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1024" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1056" status="valid" parentFunction="axistream2matstream" variable="" isDirective="0" options="min=1 max=LOOPBOUND"/>
        <Pragma type="pipeline" location="../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1057" status="valid" parentFunction="axistream2matstream" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1100" status="valid" parentFunction="matstream2mat" variable="" isDirective="0" options="min=1 max=LOOPBOUND"/>
        <Pragma type="pipeline" location="../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1101" status="valid" parentFunction="matstream2mat" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1113" status="valid" parentFunction="axistream2mat" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1126" status="valid" parentFunction="axistream2mat" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1141" status="valid" parentFunction="axi2mat" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1164" status="valid" parentFunction="axi2mat" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1176" status="valid" parentFunction="axi2mat" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1199" status="valid" parentFunction="axi2mat" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1273" status="valid" parentFunction="mat2matstream" variable="" isDirective="0" options="min=1 max=LOOPBOUND"/>
        <Pragma type="pipeline" location="../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1274" status="valid" parentFunction="mat2matstream" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1303" status="valid" parentFunction="matstream2axistream" variable="" isDirective="0" options="min=1 max=ROWS"/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1308" status="valid" parentFunction="matstream2axistream" variable="" isDirective="0" options="min=1 max=COLS_BOUND_PER_NPC"/>
        <Pragma type="pipeline" location="../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1309" status="valid" parentFunction="matstream2axistream" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1351" status="valid" parentFunction="mat2axistream" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1364" status="valid" parentFunction="mat2axistream" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1381" status="valid" parentFunction="axistream2axi" variable="" isDirective="0" options="min=1 max=ADDRBOUND"/>
        <Pragma type="pipeline" location="../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1382" status="valid" parentFunction="axistream2axi" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1396" status="valid" parentFunction="axistream2axi" variable="" isDirective="0" options="min=1 max=ADDRBOUND"/>
        <Pragma type="pipeline" location="../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1397" status="valid" parentFunction="axistream2axi" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1411" status="valid" parentFunction="mat2axi" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1438" status="valid" parentFunction="mat2axi" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1469" status="valid" parentFunction="mat2axi" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1499" status="valid" parentFunction="mat2axi" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:35" status="valid" parentFunction="ptr2xfmat" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:40" status="valid" parentFunction="ptr2xfmat" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:41" status="valid" parentFunction="ptr2xfmat" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:53" status="valid" parentFunction="xfmat2ptr" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:59" status="valid" parentFunction="xfmat2ptr" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:60" status="valid" parentFunction="xfmat2ptr" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:81" status="valid" parentFunction="xfduplicatemat_ptrmat" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:87" status="valid" parentFunction="xfduplicatemat_ptrmat" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:88" status="valid" parentFunction="xfduplicatemat_ptrmat" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:114" status="valid" parentFunction="xfduplicatemat_ptrmat2" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:120" status="valid" parentFunction="xfduplicatemat_ptrmat2" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:121" status="valid" parentFunction="xfduplicatemat_ptrmat2" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:148" status="valid" parentFunction="xfduplicatemat_ptr_mat_axi" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:154" status="valid" parentFunction="xfduplicatemat_ptr_mat_axi" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:155" status="valid" parentFunction="xfduplicatemat_ptr_mat_axi" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:176" status="valid" parentFunction="xfmat2axi_strm" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:182" status="valid" parentFunction="xfmat2axi_strm" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:183" status="valid" parentFunction="xfmat2axi_strm" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:200" status="valid" parentFunction="axi_strm2xfmat" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:206" status="valid" parentFunction="axi_strm2xfmat" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:207" status="valid" parentFunction="axi_strm2xfmat" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:223" status="valid" parentFunction="xfduplicatemat_ptr_axi" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:229" status="valid" parentFunction="xfduplicatemat_ptr_axi" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:230" status="valid" parentFunction="xfduplicatemat_ptr_axi" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:252" status="valid" parentFunction="xfsetborder" variable="" isDirective="0" options="OFF"/>
        <Pragma type="unroll" location="../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:264" status="valid" parentFunction="xfsetborder" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:266" status="valid" parentFunction="xfsetborder" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:321" status="valid" parentFunction="xfpackpixels" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:327" status="valid" parentFunction="xfpackpixels" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:339" status="valid" parentFunction="xfextractpixels" variable="" isDirective="0" options="off"/>
        <Pragma type="unroll" location="../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:348" status="valid" parentFunction="xfextractpixels" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:371" status="valid" parentFunction="xfextractdata" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:391" status="valid" parentFunction="xfcopydata" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:399" status="valid" parentFunction="xfcopydata" variable="" isDirective="0" options="min=6 max=6"/>
        <Pragma type="unroll" location="../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:400" status="valid" parentFunction="xfcopydata" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:470" status="valid" parentFunction="xfduplicatestream" variable="" isDirective="0" options="min=IN_BH max=IN_BH"/>
        <Pragma type="loop_flatten" location="../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:471" status="valid" parentFunction="xfduplicatestream" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:475" status="valid" parentFunction="xfduplicatestream" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:476" status="valid" parentFunction="xfduplicatestream" variable="" isDirective="0" options="min=IN_BW max=IN_BW"/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:501" status="valid" parentFunction="array2hlsstrm" variable="" isDirective="0" options="min=1 max=TRIPCOUNT"/>
        <Pragma type="pipeline" location="../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:502" status="valid" parentFunction="array2hlsstrm" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:543" status="valid" parentFunction="hlsstrm2xfmat" variable="" isDirective="0" options="min=1 max=TRIPCOUNT"/>
        <Pragma type="pipeline" location="../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:544" status="valid" parentFunction="hlsstrm2xfmat" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:625" status="valid" parentFunction="axistrm2hlsstrm" variable="" isDirective="0" options="min=1 max=TRIPCOUNT"/>
        <Pragma type="pipeline" location="../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:626" status="valid" parentFunction="axistrm2hlsstrm" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:637" status="valid" parentFunction="axistrm2xfmat" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:693" status="valid" parentFunction="xfmat2hlsstrm" variable="" isDirective="0" options="min=1 max=TRIPCOUNT"/>
        <Pragma type="pipeline" location="../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:694" status="valid" parentFunction="xfmat2hlsstrm" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:739" status="valid" parentFunction="hlsstrm2array" variable="" isDirective="0" options="min=1 max=TRIPCOUNT"/>
        <Pragma type="pipeline" location="../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:740" status="valid" parentFunction="hlsstrm2array" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:790" status="valid" parentFunction="hlsstrm2axistrm" variable="" isDirective="0" options="min=1 max=TRIPCOUNT"/>
        <Pragma type="pipeline" location="../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:791" status="valid" parentFunction="hlsstrm2axistrm" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:803" status="valid" parentFunction="xfmat2axistrm" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:46" status="valid" parentFunction="window&lt;rows, cols, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:47" status="valid" parentFunction="window&lt;rows, cols, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="array_partition" location="../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:48" status="valid" parentFunction="window&lt;rows, cols, t&gt;" variable="val" isDirective="0" options="variable=val dim=2 complete"/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:112" status="valid" parentFunction="shift_pixels_left" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:124" status="valid" parentFunction="shift_pixels_left" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:128" status="valid" parentFunction="shift_pixels_left" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:156" status="valid" parentFunction="shift_pixels_right" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:168" status="valid" parentFunction="shift_pixels_right" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:172" status="valid" parentFunction="shift_pixels_right" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:200" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:212" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:216" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:244" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:256" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:260" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:287" status="valid" parentFunction="insert_pixel" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:320" status="valid" parentFunction="insert_row" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:332" status="valid" parentFunction="insert_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:359" status="valid" parentFunction="insert_top_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:392" status="valid" parentFunction="insert_bottom_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:425" status="valid" parentFunction="insert_col" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:437" status="valid" parentFunction="insert_col" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:464" status="valid" parentFunction="insert_left_col" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:497" status="valid" parentFunction="insert_right_col" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:530" status="valid" parentFunction="getval" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:542" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:579" status="valid" parentFunction="shift_left" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:592" status="valid" parentFunction="shift_right" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:605" status="valid" parentFunction="shift_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:618" status="valid" parentFunction="shift_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:631" status="valid" parentFunction="insert" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:644" status="valid" parentFunction="insert_top" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:657" status="valid" parentFunction="insert_bottom" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:670" status="valid" parentFunction="insert_left" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:683" status="valid" parentFunction="insert_right" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:700" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="dependence" location="../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:701" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val inter false"/>
        <Pragma type="dependence" location="../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:702" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val intra false"/>
        <Pragma type="bind_storage" location="../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:711" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val type=RAM_1P impl=BRAM"/>
        <Pragma type="bind_storage" location="../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:716" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val type=RAM_1P impl=URAM"/>
        <Pragma type="bind_storage" location="../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:721" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val type=RAM_2P impl=BRAM"/>
        <Pragma type="bind_storage" location="../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:726" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val type=RAM_2P impl=URAM"/>
        <Pragma type="bind_storage" location="../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:731" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val type=RAM_S2P impl=BRAM"/>
        <Pragma type="bind_storage" location="../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:736" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val type=RAM_S2P impl=URAM"/>
        <Pragma type="bind_storage" location="../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:741" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val type=RAM_T2P impl=BRAM"/>
        <Pragma type="bind_storage" location="../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:746" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val type=RAM_T2P impl=URAM"/>
        <Pragma type="array_partition" location="../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:755" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val complete dim=1"/>
        <Pragma type="array_reshape" location="../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:759" status="warning" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val factor=RESHAPE_FACTOR dim=1">
            <Msg msg_id="207-5533" msg_severity="WARNING" msg_body="'factor' in '#pragma HLS array_reshape' is ignored"/>
        </Pragma>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:813" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:826" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:856" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:869" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:898" status="valid" parentFunction="insert_bottom_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:931" status="valid" parentFunction="insert_top_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:964" status="valid" parentFunction="get_col" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:970" status="valid" parentFunction="get_col" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:981" status="valid" parentFunction="getval" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:992" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:1004" status="valid" parentFunction="shift_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:1016" status="valid" parentFunction="shift_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:1028" status="valid" parentFunction="insert_bottom" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:1040" status="valid" parentFunction="insert_top" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:33" status="valid" parentFunction="dilate_function_apply" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:41" status="valid" parentFunction="dilate_function_apply" variable="" isDirective="0" options="min=1 max=PLANES"/>
        <Pragma type="unroll" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:42" status="valid" parentFunction="dilate_function_apply" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:47" status="valid" parentFunction="dilate_function_apply" variable="" isDirective="0" options="min=1 max=K_ROWS"/>
        <Pragma type="unroll" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:48" status="valid" parentFunction="dilate_function_apply" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:52" status="valid" parentFunction="dilate_function_apply" variable="" isDirective="0" options="min=1 max=K_COLS"/>
        <Pragma type="unroll" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:53" status="valid" parentFunction="dilate_function_apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:94" status="valid" parentFunction="process_function_d" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:100" status="valid" parentFunction="process_function_d" variable="buf_cop" isDirective="0" options="variable=buf_cop complete dim=1"/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:109" status="valid" parentFunction="process_function_d" variable="" isDirective="0" options="min=1 max=K_ROWS"/>
        <Pragma type="unroll" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:110" status="valid" parentFunction="process_function_d" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:114" status="valid" parentFunction="process_function_d" variable="" isDirective="0" options="min=1 max=K_COLS"/>
        <Pragma type="unroll" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:115" status="valid" parentFunction="process_function_d" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:126" status="valid" parentFunction="process_function_d" variable="" isDirective="0" options="min=1 max=TC"/>
        <Pragma type="pipeline" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:127" status="valid" parentFunction="process_function_d" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:128" status="valid" parentFunction="process_function_d" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:142" status="valid" parentFunction="process_function_d" variable="" isDirective="0" options="min=K_ROWS max=K_ROWS"/>
        <Pragma type="unroll" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:143" status="valid" parentFunction="process_function_d" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:157" status="valid" parentFunction="process_function_d" variable="" isDirective="0" options="min=1 max=K_ROWS"/>
        <Pragma type="unroll" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:158" status="valid" parentFunction="process_function_d" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:165" status="valid" parentFunction="process_function_d" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:177" status="valid" parentFunction="process_function_d" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:222" status="valid" parentFunction="process_function_d" variable="" isDirective="0" options="min=K_ROWS max=K_ROWS"/>
        <Pragma type="unroll" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:226" status="valid" parentFunction="process_function_d" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:227" status="valid" parentFunction="process_function_d" variable="" isDirective="0" options="min=K_COLS max=K_COLS"/>
        <Pragma type="array_partition" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:257" status="valid" parentFunction="xfdilate" variable="row_ind" isDirective="0" options="variable=row_ind complete dim=1"/>
        <Pragma type="array_partition" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:265" status="valid" parentFunction="xfdilate" variable="src_buf" isDirective="0" options="variable=src_buf complete dim=1"/>
        <Pragma type="array_partition" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:266" status="valid" parentFunction="xfdilate" variable="src_buf" isDirective="0" options="variable=src_buf complete dim=2"/>
        <Pragma type="bind_storage" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:273" status="valid" parentFunction="xfdilate" variable="buf" isDirective="0" options="variable=buf type=RAM_S2P impl=BRAM"/>
        <Pragma type="array_partition" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:274" status="valid" parentFunction="xfdilate" variable="buf" isDirective="0" options="variable=buf complete dim=1"/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:281" status="valid" parentFunction="xfdilate" variable="" isDirective="0" options="min=1 max=K_ROWS"/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:292" status="valid" parentFunction="xfdilate" variable="" isDirective="0" options="min=1 max=K_ROWS"/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:296" status="valid" parentFunction="xfdilate" variable="" isDirective="0" options="min=1 max=TC/NPC"/>
        <Pragma type="pipeline" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:297" status="valid" parentFunction="xfdilate" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:298" status="valid" parentFunction="xfdilate" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:309" status="valid" parentFunction="xfdilate" variable="" isDirective="0" options="min=1 max=K_ROWS"/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:313" status="valid" parentFunction="xfdilate" variable="" isDirective="0" options="min=1 max=TC/NPC"/>
        <Pragma type="unroll" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:314" status="valid" parentFunction="xfdilate" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:324" status="valid" parentFunction="xfdilate" variable="" isDirective="0" options="min=1 max=ROWS"/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:336" status="valid" parentFunction="xfdilate" variable="" isDirective="0" options="min=1 max=K_ROWS"/>
        <Pragma type="unroll" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:337" status="valid" parentFunction="xfdilate" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:360" status="valid" parentFunction="dilate" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:391" status="valid" parentFunction="dilate" variable="kernel_new" isDirective="0" options="variable=kernel_new dim=0"/>
        <Pragma type="array_partition" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:405" status="valid" parentFunction="dilate" variable="kernel" isDirective="0" options="variable=kernel complete dim=0"/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:33" status="valid" parentFunction="function_apply" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:41" status="valid" parentFunction="function_apply" variable="" isDirective="0" options="min=1 max=PLANES"/>
        <Pragma type="unroll" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:42" status="valid" parentFunction="function_apply" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:47" status="valid" parentFunction="function_apply" variable="" isDirective="0" options="min=1 max=K_ROWS"/>
        <Pragma type="unroll" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:48" status="valid" parentFunction="function_apply" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:52" status="valid" parentFunction="function_apply" variable="" isDirective="0" options="min=1 max=K_COLS"/>
        <Pragma type="unroll" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:53" status="valid" parentFunction="function_apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:94" status="valid" parentFunction="process_function" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:100" status="valid" parentFunction="process_function" variable="buf_cop" isDirective="0" options="variable=buf_cop complete dim=1"/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:109" status="valid" parentFunction="process_function" variable="" isDirective="0" options="min=1 max=K_ROWS"/>
        <Pragma type="unroll" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:110" status="valid" parentFunction="process_function" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:114" status="valid" parentFunction="process_function" variable="" isDirective="0" options="min=1 max=K_COLS"/>
        <Pragma type="unroll" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:115" status="valid" parentFunction="process_function" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:127" status="valid" parentFunction="process_function" variable="" isDirective="0" options="min=1 max=TC"/>
        <Pragma type="pipeline" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:128" status="valid" parentFunction="process_function" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:129" status="valid" parentFunction="process_function" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:144" status="valid" parentFunction="process_function" variable="" isDirective="0" options="min=K_ROWS max=K_ROWS"/>
        <Pragma type="unroll" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:145" status="valid" parentFunction="process_function" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:161" status="valid" parentFunction="process_function" variable="" isDirective="0" options="min=1 max=K_ROWS"/>
        <Pragma type="unroll" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:162" status="valid" parentFunction="process_function" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:169" status="valid" parentFunction="process_function" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:181" status="valid" parentFunction="process_function" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:226" status="valid" parentFunction="process_function" variable="" isDirective="0" options="min=K_ROWS max=K_ROWS"/>
        <Pragma type="unroll" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:230" status="valid" parentFunction="process_function" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:231" status="valid" parentFunction="process_function" variable="" isDirective="0" options="min=K_COLS max=K_COLS"/>
        <Pragma type="array_partition" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:261" status="valid" parentFunction="xferode" variable="row_ind" isDirective="0" options="variable=row_ind complete dim=1"/>
        <Pragma type="array_partition" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:269" status="valid" parentFunction="xferode" variable="src_buf" isDirective="0" options="variable=src_buf complete dim=1"/>
        <Pragma type="array_partition" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:270" status="valid" parentFunction="xferode" variable="src_buf" isDirective="0" options="variable=src_buf complete dim=2"/>
        <Pragma type="bind_storage" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:277" status="valid" parentFunction="xferode" variable="buf" isDirective="0" options="variable=buf type=RAM_S2P impl=BRAM"/>
        <Pragma type="array_partition" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:278" status="valid" parentFunction="xferode" variable="buf" isDirective="0" options="variable=buf complete dim=1"/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:285" status="valid" parentFunction="xferode" variable="" isDirective="0" options="min=1 max=K_ROWS"/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:296" status="valid" parentFunction="xferode" variable="" isDirective="0" options="min=1 max=K_ROWS"/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:300" status="valid" parentFunction="xferode" variable="" isDirective="0" options="min=1 max=TC/NPC"/>
        <Pragma type="pipeline" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:301" status="valid" parentFunction="xferode" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:302" status="valid" parentFunction="xferode" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:313" status="valid" parentFunction="xferode" variable="" isDirective="0" options="min=1 max=K_ROWS"/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:317" status="valid" parentFunction="xferode" variable="" isDirective="0" options="min=1 max=TC/NPC"/>
        <Pragma type="unroll" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:318" status="valid" parentFunction="xferode" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:328" status="valid" parentFunction="xferode" variable="" isDirective="0" options="min=1 max=ROWS"/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:339" status="valid" parentFunction="xferode" variable="" isDirective="0" options="min=1 max=K_ROWS"/>
        <Pragma type="unroll" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:340" status="valid" parentFunction="xferode" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:363" status="valid" parentFunction="erode" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:379" status="valid" parentFunction="erode" variable="kernel_new" isDirective="0" options="variable=kernel_new dim=0"/>
        <Pragma type="array_partition" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:393" status="valid" parentFunction="erode" variable="kernel" isDirective="0" options="variable=kernel complete dim=0"/>
        <Pragma type="array_partition" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_remap.hpp:57" status="valid" parentFunction="xfremapnni" variable="buf" isDirective="0" options="variable=buf complete dim=1"/>
        <Pragma type="bind_storage" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_remap.hpp:66" status="valid" parentFunction="xfremapnni" variable="bufUram" isDirective="0" options="variable=bufUram type=RAM_T2P impl=URAM latency=2"/>
        <Pragma type="array_partition" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_remap.hpp:67" status="valid" parentFunction="xfremapnni" variable="bufUram" isDirective="0" options="variable=bufUram complete dim=2"/>
        <Pragma type="array_partition" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_remap.hpp:68" status="valid" parentFunction="xfremapnni" variable="bufUram" isDirective="0" options="variable=bufUram complete dim=1"/>
        <Pragma type="array_partition" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_remap.hpp:78" status="valid" parentFunction="xfremapnni" variable="sx8" isDirective="0" options="variable=sx8 complete dim=1"/>
        <Pragma type="loop_flatten" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_remap.hpp:95" status="valid" parentFunction="xfremapnni" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_remap.hpp:96" status="valid" parentFunction="xfremapnni" variable="" isDirective="0" options="min=1 max=row_tripcount"/>
        <Pragma type="pipeline" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_remap.hpp:102" status="valid" parentFunction="xfremapnni" variable="" isDirective="0" options="II=1"/>
        <Pragma type="dependence" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_remap.hpp:103" status="valid" parentFunction="xfremapnni" variable="buf" isDirective="0" options="variable=buf inter false"/>
        <Pragma type="dependence" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_remap.hpp:104" status="valid" parentFunction="xfremapnni" variable="bufUram" isDirective="0" options="variable=bufUram inter false"/>
        <Pragma type="dependence" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_remap.hpp:105" status="valid" parentFunction="xfremapnni" variable="r" isDirective="0" options="variable=r inter false"/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_remap.hpp:106" status="valid" parentFunction="xfremapnni" variable="" isDirective="0" options="min=1 max=COLS"/>
        <Pragma type="unroll" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_remap.hpp:116" status="valid" parentFunction="xfremapnni" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_remap.hpp:120" status="valid" parentFunction="xfremapnni" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_remap.hpp:143" status="valid" parentFunction="xfremapnni" variable="dx9" isDirective="0" options="variable=dx9 complete dim=1"/>
        <Pragma type="array_partition" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_remap.hpp:191" status="valid" parentFunction="xfremapli" variable="buf" isDirective="0" options="complete variable=buf dim=2"/>
        <Pragma type="array_partition" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_remap.hpp:192" status="valid" parentFunction="xfremapli" variable="buf" isDirective="0" options="complete variable=buf dim=4"/>
        <Pragma type="bind_storage" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_remap.hpp:201" status="valid" parentFunction="xfremapli" variable="bufUram" isDirective="0" options="variable=bufUram type=RAM_T2P impl=URAM latency=2"/>
        <Pragma type="array_partition" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_remap.hpp:202" status="valid" parentFunction="xfremapli" variable="bufUram" isDirective="0" options="complete variable=bufUram dim=1"/>
        <Pragma type="bind_storage" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_remap.hpp:209" status="valid" parentFunction="xfremapli" variable="lineBuf" isDirective="0" options="variable=lineBuf type=RAM_S2P impl=BRAM latency=1"/>
        <Pragma type="array_partition" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_remap.hpp:210" status="valid" parentFunction="xfremapli" variable="lineBuf" isDirective="0" options="complete variable=lineBuf dim=1"/>
        <Pragma type="unroll" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_remap.hpp:239" status="valid" parentFunction="xfremapli" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_remap.hpp:251" status="valid" parentFunction="xfremapli" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_remap.hpp:252" status="valid" parentFunction="xfremapli" variable="" isDirective="0" options="min=1 max=row_tripcount"/>
        <Pragma type="pipeline" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_remap.hpp:261" status="valid" parentFunction="xfremapli" variable="" isDirective="0" options="II=1"/>
        <Pragma type="dependence" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_remap.hpp:262" status="valid" parentFunction="xfremapli" variable="buf" isDirective="0" options="variable=buf inter false"/>
        <Pragma type="dependence" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_remap.hpp:263" status="valid" parentFunction="xfremapli" variable="bufUram" isDirective="0" options="variable=bufUram inter false"/>
        <Pragma type="dependence" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_remap.hpp:264" status="valid" parentFunction="xfremapli" variable="bufUram" isDirective="0" options="variable=bufUram intra false"/>
        <Pragma type="dependence" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_remap.hpp:265" status="valid" parentFunction="xfremapli" variable="r1" isDirective="0" options="variable=r1 inter false"/>
        <Pragma type="dependence" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_remap.hpp:266" status="valid" parentFunction="xfremapli" variable="r2" isDirective="0" options="variable=r2 inter false"/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_remap.hpp:267" status="valid" parentFunction="xfremapli" variable="" isDirective="0" options="min=1 max=COLS+2"/>
        <Pragma type="unroll" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_remap.hpp:279" status="valid" parentFunction="xfremapli" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_remap.hpp:382" status="valid" parentFunction="xfremapli" variable="d3x3" isDirective="0" options="variable=d3x3 complete"/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_remap.hpp:469" status="valid" parentFunction="remap" variable="" isDirective="0" options="off"/>
        <Pragma type="dataflow" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_remap.hpp:470" status="warning" parentFunction="remap" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
        </Pragma>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:54" status="valid" parentFunction="xfgradientx3x3" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:102" status="valid" parentFunction="xfgradienty3x3" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:140" status="valid" parentFunction="xfsobel3x3" variable="" isDirective="0" options="off"/>
        <Pragma type="unroll" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:156" status="valid" parentFunction="xfsobel3x3" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:217" status="valid" parentFunction="processsobel3x3" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:227" status="valid" parentFunction="processsobel3x3" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="pipeline" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:228" status="valid" parentFunction="processsobel3x3" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:323" status="valid" parentFunction="xfsobelfilter3x3" variable="GradientValuesX" isDirective="0" options="variable=GradientValuesX complete dim=1"/>
        <Pragma type="array_partition" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:324" status="valid" parentFunction="xfsobelfilter3x3" variable="GradientValuesY" isDirective="0" options="variable=GradientValuesY complete dim=1"/>
        <Pragma type="array_partition" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:332" status="valid" parentFunction="xfsobelfilter3x3" variable="src_buf1" isDirective="0" options="variable=src_buf1 complete dim=1"/>
        <Pragma type="array_partition" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:333" status="valid" parentFunction="xfsobelfilter3x3" variable="src_buf2" isDirective="0" options="variable=src_buf2 complete dim=1"/>
        <Pragma type="array_partition" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:334" status="valid" parentFunction="xfsobelfilter3x3" variable="src_buf3" isDirective="0" options="variable=src_buf3 complete dim=1"/>
        <Pragma type="array_reshape" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:342" status="valid" parentFunction="xfsobelfilter3x3" variable="buf" isDirective="0" options="variable=buf dim=1 factor=3 cyclic"/>
        <Pragma type="bind_storage" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:343" status="valid" parentFunction="xfsobelfilter3x3" variable="buf" isDirective="0" options="variable=buf type=RAM_S2P impl=URAM"/>
        <Pragma type="bind_storage" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:347" status="valid" parentFunction="xfsobelfilter3x3" variable="buf" isDirective="0" options="variable=buf type=RAM_S2P impl=BRAM"/>
        <Pragma type="array_partition" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:348" status="valid" parentFunction="xfsobelfilter3x3" variable="buf" isDirective="0" options="variable=buf complete dim=1"/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:357" status="valid" parentFunction="xfsobelfilter3x3" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="pipeline" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:358" status="valid" parentFunction="xfsobelfilter3x3" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:368" status="valid" parentFunction="xfsobelfilter3x3" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:492" status="valid" parentFunction="xfgradientx5x5" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:577" status="valid" parentFunction="xfgradienty5x5" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:650" status="valid" parentFunction="xfsobel5x5" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:656" status="valid" parentFunction="xfsobel5x5" variable="" isDirective="0" options="min=8 max=8"/>
        <Pragma type="unroll" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:657" status="valid" parentFunction="xfsobel5x5" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:711" status="valid" parentFunction="processsobel5x5" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:722" status="valid" parentFunction="processsobel5x5" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="pipeline" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:723" status="valid" parentFunction="processsobel5x5" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:754" status="valid" parentFunction="processsobel5x5" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:837" status="valid" parentFunction="xfsobelfilter5x5" variable="GradientValuesX" isDirective="0" options="variable=GradientValuesX complete dim=1"/>
        <Pragma type="array_partition" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:838" status="valid" parentFunction="xfsobelfilter5x5" variable="GradientValuesY" isDirective="0" options="variable=GradientValuesY complete dim=1"/>
        <Pragma type="array_partition" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:847" status="valid" parentFunction="xfsobelfilter5x5" variable="src_buf1" isDirective="0" options="variable=src_buf1 complete dim=1"/>
        <Pragma type="array_partition" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:848" status="valid" parentFunction="xfsobelfilter5x5" variable="src_buf2" isDirective="0" options="variable=src_buf2 complete dim=1"/>
        <Pragma type="array_partition" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:849" status="valid" parentFunction="xfsobelfilter5x5" variable="src_buf3" isDirective="0" options="variable=src_buf3 complete dim=1"/>
        <Pragma type="array_partition" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:850" status="valid" parentFunction="xfsobelfilter5x5" variable="src_buf4" isDirective="0" options="variable=src_buf4 complete dim=1"/>
        <Pragma type="array_partition" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:851" status="valid" parentFunction="xfsobelfilter5x5" variable="src_buf5" isDirective="0" options="variable=src_buf5 complete dim=1"/>
        <Pragma type="bind_storage" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:860" status="valid" parentFunction="xfsobelfilter5x5" variable="buf" isDirective="0" options="variable=buf type=RAM_S2P impl=URAM"/>
        <Pragma type="array_reshape" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:861" status="valid" parentFunction="xfsobelfilter5x5" variable="buf" isDirective="0" options="variable=buf dim=1 factor=5 cyclic"/>
        <Pragma type="bind_storage" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:865" status="valid" parentFunction="xfsobelfilter5x5" variable="buf" isDirective="0" options="variable=buf type=RAM_S2P impl=BRAM"/>
        <Pragma type="array_partition" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:866" status="valid" parentFunction="xfsobelfilter5x5" variable="buf" isDirective="0" options="variable=buf complete dim=1"/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:875" status="valid" parentFunction="xfsobelfilter5x5" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="pipeline" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:876" status="valid" parentFunction="xfsobelfilter5x5" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:888" status="valid" parentFunction="xfsobelfilter5x5" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="pipeline" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:889" status="valid" parentFunction="xfsobelfilter5x5" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:899" status="valid" parentFunction="xfsobelfilter5x5" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="allocation" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:974" status="valid" parentFunction="xfsobelfilter5x5" variable="" isDirective="0" options="function instances=xFGradientX5x5&lt;PLANES, DEPTH_SRC, DEPTH_DST&gt; limit=1"/>
        <Pragma type="allocation" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:975" status="valid" parentFunction="xfsobelfilter5x5" variable="" isDirective="0" options="function instances=xFGradientY5x5&lt;PLANES, DEPTH_SRC, DEPTH_DST&gt; limit=1"/>
        <Pragma type="unroll" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:995" status="valid" parentFunction="xfsobelfilter5x5" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1060" status="valid" parentFunction="xfgradientx7x7" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1061" status="valid" parentFunction="xfgradientx7x7" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1272" status="valid" parentFunction="xfgradienty7x7" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1273" status="valid" parentFunction="xfgradienty7x7" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1407" status="valid" parentFunction="xfsobel7x7" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1411" status="valid" parentFunction="xfsobel7x7" variable="" isDirective="0" options="min=8 max=8"/>
        <Pragma type="unroll" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1412" status="valid" parentFunction="xfsobel7x7" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1471" status="valid" parentFunction="processsobel7x7" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1480" status="valid" parentFunction="processsobel7x7" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="pipeline" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1481" status="valid" parentFunction="processsobel7x7" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1590" status="valid" parentFunction="rightborder7x7" variable="" isDirective="0" options="min=8 max=8"/>
        <Pragma type="unroll" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1591" status="valid" parentFunction="rightborder7x7" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1603" status="valid" parentFunction="rightborder7x7" variable="" isDirective="0" options="min=3 max=3"/>
        <Pragma type="unroll" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1604" status="valid" parentFunction="rightborder7x7" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1633" status="valid" parentFunction="rightborder7x7" variable="" isDirective="0" options="min=3 max=3"/>
        <Pragma type="allocation" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1634" status="valid" parentFunction="rightborder7x7" variable="" isDirective="0" options="function instances=xFGradientX7x7&lt;PLANES, DEPTH_SRC, DEPTH_DST&gt; limit=1"/>
        <Pragma type="allocation" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1635" status="valid" parentFunction="rightborder7x7" variable="" isDirective="0" options="function instances=xFGradientY7x7&lt;PLANES, DEPTH_SRC, DEPTH_DST&gt; limit=1"/>
        <Pragma type="array_partition" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1692" status="valid" parentFunction="xfsobelfilter7x7" variable="GradientValuesX" isDirective="0" options="variable=GradientValuesX complete dim=1"/>
        <Pragma type="array_partition" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1693" status="valid" parentFunction="xfsobelfilter7x7" variable="GradientValuesY" isDirective="0" options="variable=GradientValuesY complete dim=1"/>
        <Pragma type="array_partition" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1704" status="valid" parentFunction="xfsobelfilter7x7" variable="src_buf1" isDirective="0" options="variable=src_buf1 complete dim=1"/>
        <Pragma type="array_partition" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1705" status="valid" parentFunction="xfsobelfilter7x7" variable="src_buf2" isDirective="0" options="variable=src_buf2 complete dim=1"/>
        <Pragma type="array_partition" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1706" status="valid" parentFunction="xfsobelfilter7x7" variable="src_buf3" isDirective="0" options="variable=src_buf3 complete dim=1"/>
        <Pragma type="array_partition" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1707" status="valid" parentFunction="xfsobelfilter7x7" variable="src_buf4" isDirective="0" options="variable=src_buf4 complete dim=1"/>
        <Pragma type="array_partition" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1708" status="valid" parentFunction="xfsobelfilter7x7" variable="src_buf5" isDirective="0" options="variable=src_buf5 complete dim=1"/>
        <Pragma type="array_partition" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1709" status="valid" parentFunction="xfsobelfilter7x7" variable="src_buf6" isDirective="0" options="variable=src_buf6 complete dim=1"/>
        <Pragma type="array_partition" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1710" status="valid" parentFunction="xfsobelfilter7x7" variable="src_buf7" isDirective="0" options="variable=src_buf7 complete dim=1"/>
        <Pragma type="bind_storage" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1719" status="valid" parentFunction="xfsobelfilter7x7" variable="buf" isDirective="0" options="variable=buf type=RAM_S2P impl=URAM"/>
        <Pragma type="array_reshape" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1720" status="valid" parentFunction="xfsobelfilter7x7" variable="buf" isDirective="0" options="variable=buf dim=1 factor=7 cyclic"/>
        <Pragma type="bind_storage" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1724" status="valid" parentFunction="xfsobelfilter7x7" variable="buf" isDirective="0" options="variable=buf type=RAM_S2P impl=BRAM"/>
        <Pragma type="array_partition" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1725" status="valid" parentFunction="xfsobelfilter7x7" variable="buf" isDirective="0" options="variable=buf complete dim=1"/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1732" status="valid" parentFunction="xfsobelfilter7x7" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="pipeline" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1733" status="valid" parentFunction="xfsobelfilter7x7" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1745" status="valid" parentFunction="xfsobelfilter7x7" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="pipeline" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1746" status="valid" parentFunction="xfsobelfilter7x7" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1756" status="valid" parentFunction="xfsobelfilter7x7" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="pipeline" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1757" status="valid" parentFunction="xfsobelfilter7x7" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1767" status="valid" parentFunction="xfsobelfilter7x7" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="unroll" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1830" status="valid" parentFunction="xfsobelfilter7x7" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1877" status="valid" parentFunction="sobel" variable="" isDirective="0" options="OFF"/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereo_pipeline.hpp:159" status="valid" parentFunction="xfinitundistortrectifymapinversekernel" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereo_pipeline.hpp:166" status="valid" parentFunction="xfinitundistortrectifymapinversekernel" variable="cameraMatrixHLS" isDirective="0" options="variable=cameraMatrixHLS complete dim=0"/>
        <Pragma type="array_partition" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereo_pipeline.hpp:167" status="valid" parentFunction="xfinitundistortrectifymapinversekernel" variable="distCoeffsHLS" isDirective="0" options="variable=distCoeffsHLS complete dim=0"/>
        <Pragma type="array_partition" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereo_pipeline.hpp:168" status="valid" parentFunction="xfinitundistortrectifymapinversekernel" variable="iRnewCameraMatrixHLS" isDirective="0" options="variable=iRnewCameraMatrixHLS complete dim=0"/>
        <Pragma type="pipeline" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereo_pipeline.hpp:173" status="valid" parentFunction="xfinitundistortrectifymapinversekernel" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereo_pipeline.hpp:180" status="valid" parentFunction="xfinitundistortrectifymapinversekernel" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereo_pipeline.hpp:197" status="valid" parentFunction="xfinitundistortrectifymapinversekernel" variable="" isDirective="0" options="min=1 max=ROWS"/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereo_pipeline.hpp:202" status="valid" parentFunction="xfinitundistortrectifymapinversekernel" variable="" isDirective="0" options="min=1 max=COLS"/>
        <Pragma type="pipeline" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereo_pipeline.hpp:203" status="valid" parentFunction="xfinitundistortrectifymapinversekernel" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereo_pipeline.hpp:244" status="valid" parentFunction="initundistortrectifymapinverse" variable="" isDirective="0" options="OFF"/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereolbm.hpp:49" status="valid" parentFunction="xfabsdiff2" variable="" isDirective="0" options=""/>
        <Pragma type="bind_op" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereolbm.hpp:53" status="valid" parentFunction="xfabsdiff2" variable="x" isDirective="0" options="variable=x op=sub"/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereolbm.hpp:70" status="valid" parentFunction="find" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereolbm.hpp:71" status="valid" parentFunction="find" variable="a" isDirective="0" options="variable=a complete dim=0"/>
        <Pragma type="unroll" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereolbm.hpp:79" status="valid" parentFunction="find" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereolbm.hpp:85" status="valid" parentFunction="find" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereolbm.hpp:111" status="valid" parentFunction="find" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereolbm.hpp:125" status="valid" parentFunction="find" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereolbm.hpp:126" status="valid" parentFunction="find" variable="a" isDirective="0" options="variable=a complete dim=0"/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereolbm.hpp:150" status="valid" parentFunction="xfupdatetexturesum" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereolbm.hpp:159" status="valid" parentFunction="xfupdatetexturesum" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereolbm.hpp:179" status="valid" parentFunction="xfupdatetexturesum" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereolbm.hpp:192" status="valid" parentFunction="xfshiftright" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereolbm.hpp:198" status="valid" parentFunction="xfshiftright" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereolbm.hpp:203" status="valid" parentFunction="xfshiftright" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereolbm.hpp:213" status="valid" parentFunction="xfinsertleft" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereolbm.hpp:218" status="valid" parentFunction="xfinsertleft" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereolbm.hpp:231" status="valid" parentFunction="xfsadcomputeinc" variable="" isDirective="0" options=""/>
        <Pragma type="bind_storage" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereolbm.hpp:279" status="valid" parentFunction="xfsadblockmatching" variable="left_line_buf" isDirective="0" options="variable=left_line_buf type=RAM_2P impl=URAM"/>
        <Pragma type="array_reshape" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereolbm.hpp:280" status="valid" parentFunction="xfsadblockmatching" variable="left_line_buf" isDirective="0" options="variable=left_line_buf cyclic factor=WSIZE dim=1"/>
        <Pragma type="array_partition" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereolbm.hpp:284" status="valid" parentFunction="xfsadblockmatching" variable="left_line_buf" isDirective="0" options="variable=left_line_buf complete dim=1"/>
        <Pragma type="bind_storage" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereolbm.hpp:292" status="valid" parentFunction="xfsadblockmatching" variable="right_line_buf" isDirective="0" options="variable=right_line_buf type=RAM_2P impl=URAM"/>
        <Pragma type="array_reshape" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereolbm.hpp:293" status="valid" parentFunction="xfsadblockmatching" variable="right_line_buf" isDirective="0" options="variable=right_line_buf cyclic factor=WSIZE dim=1"/>
        <Pragma type="array_partition" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereolbm.hpp:297" status="valid" parentFunction="xfsadblockmatching" variable="right_line_buf" isDirective="0" options="variable=right_line_buf complete dim=1"/>
        <Pragma type="array_partition" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereolbm.hpp:304" status="valid" parentFunction="xfsadblockmatching" variable="l_window" isDirective="0" options="variable=l_window complete dim=2"/>
        <Pragma type="array_partition" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereolbm.hpp:305" status="valid" parentFunction="xfsadblockmatching" variable="l_window" isDirective="0" options="variable=l_window complete dim=1"/>
        <Pragma type="array_partition" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereolbm.hpp:309" status="valid" parentFunction="xfsadblockmatching" variable="r_window" isDirective="0" options="variable=r_window complete dim=2"/>
        <Pragma type="array_partition" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereolbm.hpp:310" status="valid" parentFunction="xfsadblockmatching" variable="r_window" isDirective="0" options="variable=r_window complete dim=1"/>
        <Pragma type="array_partition" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereolbm.hpp:320" status="valid" parentFunction="xfsadblockmatching" variable="l_tmp" isDirective="0" options="variable=l_tmp complete dim=0"/>
        <Pragma type="array_partition" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereolbm.hpp:324" status="valid" parentFunction="xfsadblockmatching" variable="r_tmp" isDirective="0" options="variable=r_tmp complete dim=0"/>
        <Pragma type="array_partition" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereolbm.hpp:328" status="valid" parentFunction="xfsadblockmatching" variable="text_sum" isDirective="0" options="variable=text_sum complete dim=0"/>
        <Pragma type="array_partition" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereolbm.hpp:332" status="valid" parentFunction="xfsadblockmatching" variable="sad" isDirective="0" options="variable=sad complete dim=0"/>
        <Pragma type="array_partition" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereolbm.hpp:337" status="valid" parentFunction="xfsadblockmatching" variable="sad_cols" isDirective="0" options="variable=sad_cols complete dim=0"/>
        <Pragma type="bind_storage" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereolbm.hpp:343" status="valid" parentFunction="xfsadblockmatching" variable="minsad" isDirective="0" options="variable=minsad type=RAM_S2P impl=URAM"/>
        <Pragma type="bind_storage" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereolbm.hpp:349" status="valid" parentFunction="xfsadblockmatching" variable="mind" isDirective="0" options="variable=mind type=RAM_S2P impl=URAM"/>
        <Pragma type="bind_storage" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereolbm.hpp:355" status="valid" parentFunction="xfsadblockmatching" variable="skip" isDirective="0" options="variable=skip type=RAM_S2P impl=URAM"/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereolbm.hpp:362" status="valid" parentFunction="xfsadblockmatching" variable="" isDirective="0" options="min=ROW_TC max=ROW_TC"/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereolbm.hpp:368" status="valid" parentFunction="xfsadblockmatching" variable="" isDirective="0" options="min=SWEEP_FACT max=SWEEP_FACT"/>
        <Pragma type="unroll" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereolbm.hpp:374" status="valid" parentFunction="xfsadblockmatching" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereolbm.hpp:379" status="valid" parentFunction="xfsadblockmatching" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereolbm.hpp:387" status="valid" parentFunction="xfsadblockmatching" variable="" isDirective="0" options="min=COL_TC max=COL_TC"/>
        <Pragma type="loop_flatten" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereolbm.hpp:391" status="valid" parentFunction="xfsadblockmatching" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereolbm.hpp:392" status="valid" parentFunction="xfsadblockmatching" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereolbm.hpp:402" status="valid" parentFunction="xfsadblockmatching" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereolbm.hpp:409" status="valid" parentFunction="xfsadblockmatching" variable="" isDirective="0" options=""/>
        <Pragma type="bind_storage" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereolbm.hpp:453" status="valid" parentFunction="xfsadblockmatching" variable="skip_val" isDirective="0" options="variable=skip_val type=RAM_S2P impl=URAM"/>
        <Pragma type="bind_storage" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereolbm.hpp:459" status="valid" parentFunction="xfsadblockmatching" variable="edge_neighbor" isDirective="0" options="variable=edge_neighbor type=RAM_S2P impl=URAM"/>
        <Pragma type="bind_storage" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereolbm.hpp:465" status="valid" parentFunction="xfsadblockmatching" variable="edge" isDirective="0" options="variable=edge type=RAM_S2P impl=URAM"/>
        <Pragma type="bind_storage" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereolbm.hpp:471" status="valid" parentFunction="xfsadblockmatching" variable="minsad_p" isDirective="0" options="variable=minsad_p type=RAM_S2P impl=URAM"/>
        <Pragma type="bind_storage" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereolbm.hpp:477" status="valid" parentFunction="xfsadblockmatching" variable="minsad_n" isDirective="0" options="variable=minsad_n type=RAM_S2P impl=URAM"/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereolbm.hpp:600" status="valid" parentFunction="xfimagecliputility" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereolbm.hpp:625" status="valid" parentFunction="xfimageclip" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_flatten" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereolbm.hpp:626" status="valid" parentFunction="xfimageclip" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereolbm.hpp:632" status="valid" parentFunction="xfimageclip" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereolbm.hpp:633" status="valid" parentFunction="xfimageclip" variable="" isDirective="0" options="min=COLS_TC max=COLS_TC"/>
        <Pragma type="unroll" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereolbm.hpp:639" status="valid" parentFunction="xfimageclip" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereolbm.hpp:667" status="valid" parentFunction="xfreadoutstream" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_flatten" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereolbm.hpp:668" status="valid" parentFunction="xfreadoutstream" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereolbm.hpp:673" status="valid" parentFunction="xfreadoutstream" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereolbm.hpp:674" status="valid" parentFunction="xfreadoutstream" variable="" isDirective="0" options="min=COLS_TC max=COLS_TC"/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereolbm.hpp:690" status="valid" parentFunction="xfstereopreprocess" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereolbm.hpp:726" status="valid" parentFunction="xffindstereocorrespondencelbmno_pipeline" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereolbm.hpp:742" status="valid" parentFunction="xffindstereocorrespondencelbmno_pipeline" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereolbm.hpp:748" status="valid" parentFunction="xffindstereocorrespondencelbmno_pipeline" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereolbm.hpp:749" status="valid" parentFunction="xffindstereocorrespondencelbmno_pipeline" variable="" isDirective="0" options="min=1 max=TC"/>
        <Pragma type="pipeline" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereolbm.hpp:768" status="valid" parentFunction="xffindstereocorrespondencelbmno_pipeline" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereolbm.hpp:769" status="valid" parentFunction="xffindstereocorrespondencelbmno_pipeline" variable="" isDirective="0" options="min=1 max=TC"/>
        <Pragma type="dataflow" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereolbm.hpp:800" status="warning" parentFunction="xffindstereocorrespondencelbmno" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
        </Pragma>
        <Pragma type="pipeline" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereolbm.hpp:818" status="valid" parentFunction="xffindstereocorrespondencelbmno" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="loop_tripcount" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereolbm.hpp:819" status="valid" parentFunction="xffindstereocorrespondencelbmno" variable="" isDirective="0" options="min=1 max=TC"/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereolbm.hpp:834" status="valid" parentFunction="xffindstereocorrespondencelbm_pipeline" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../Vitis_Libraries/vision/L1/include/imgproc/xf_stereolbm.hpp:911" status="valid" parentFunction="stereobm" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_flatten" location="xf_stereolbm_accel.cpp:11" status="valid" parentFunction="convertshiftabs" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="xf_stereolbm_accel.cpp:12" status="valid" parentFunction="convertshiftabs" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="xf_stereolbm_accel.cpp:31" status="valid" parentFunction="stereolbm_axis_cambm" variable="vid_inL" isDirective="0" options="axis register port=vid_inL"/>
        <Pragma type="interface" location="xf_stereolbm_accel.cpp:32" status="valid" parentFunction="stereolbm_axis_cambm" variable="vid_inR" isDirective="0" options="axis register port=vid_inR"/>
        <Pragma type="interface" location="xf_stereolbm_accel.cpp:33" status="valid" parentFunction="stereolbm_axis_cambm" variable="vid_out" isDirective="0" options="axis register port=vid_out"/>
        <Pragma type="interface" location="xf_stereolbm_accel.cpp:34" status="valid" parentFunction="stereolbm_axis_cambm" variable="rows" isDirective="0" options="s_axilite port=rows bundle=Ctrl"/>
        <Pragma type="interface" location="xf_stereolbm_accel.cpp:35" status="valid" parentFunction="stereolbm_axis_cambm" variable="cols" isDirective="0" options="s_axilite port=cols bundle=Ctrl"/>
        <Pragma type="interface" location="xf_stereolbm_accel.cpp:36" status="valid" parentFunction="stereolbm_axis_cambm" variable="preFilterCap" isDirective="0" options="s_axilite port=preFilterCap bundle=Ctrl"/>
        <Pragma type="interface" location="xf_stereolbm_accel.cpp:37" status="valid" parentFunction="stereolbm_axis_cambm" variable="uniquenessRatio" isDirective="0" options="s_axilite port=uniquenessRatio bundle=Ctrl"/>
        <Pragma type="interface" location="xf_stereolbm_accel.cpp:38" status="valid" parentFunction="stereolbm_axis_cambm" variable="textureThreshold" isDirective="0" options="s_axilite port=textureThreshold bundle=Ctrl"/>
        <Pragma type="interface" location="xf_stereolbm_accel.cpp:39" status="valid" parentFunction="stereolbm_axis_cambm" variable="return" isDirective="0" options="s_axilite port=return bundle=Ctrl"/>
        <Pragma type="pipeline" location="xf_stereolbm_accel.cpp:48" status="valid" parentFunction="stereolbm_axis_cambm" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="xf_stereolbm_accel.cpp:57" status="valid" parentFunction="stereolbm_axis_cambm" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="xf_stereolbm_accel.cpp:67" status="valid" parentFunction="stereolbm_axis_cambm" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="xf_stereolbm_accel.cpp:76" status="valid" parentFunction="stereolbm_axis_cambm" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="xf_stereolbm_accel.cpp:106" status="warning" parentFunction="stereolbm_axis_cambm" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
            <Msg msg_id="214-169" msg_severity="WARNING" msg_body="There are a total of 7 such instances of non-canonical statements in the dataflow region"/>
        </Pragma>
    </PragmaReport>
</profile>

