#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Feb 16 20:09:07 2020
# Process ID: 1574
# Current directory: /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/Reconf_LUT.beta/RTL
# Command line: vivado
# Log file: /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/Reconf_LUT.beta/RTL/vivado.log
# Journal file: /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/Reconf_LUT.beta/RTL/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/Reconf_LUT.beta/RTL/reconfigurable_mux/reconfigurable_mux.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/s1820419/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 6625.289 ; gain = 86.867 ; free physical = 662 ; free virtual = 19915
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6861.285 ; gain = 0.000 ; free physical = 435 ; free virtual = 19687
INFO: [Netlist 29-17] Analyzing 204 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'reconf_ib_lut' is not ideal for floorplanning, since the cellview 'reconf_ib_lut' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 6919.984 ; gain = 0.000 ; free physical = 349 ; free virtual = 19602
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 7065.074 ; gain = 392.348 ; free physical = 255 ; free virtual = 19511
report_utilization -name utilization_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun Feb 16 20:19:21 2020] Launched synth_1...
Run output will be captured here: /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/Reconf_LUT.beta/RTL/reconfigurable_mux/reconfigurable_mux.runs/synth_1/runme.log
import_files /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/Reconf_LUT.beta/RTL/define.v
ERROR: [Common 17-179] Fork failed: Cannot allocate memory
file mkdir /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/Reconf_LUT.beta/RTL/reconfigurable_mux/reconfigurable_mux.srcs/sources_1/new
close [ open /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/Reconf_LUT.beta/RTL/reconfigurable_mux/reconfigurable_mux.srcs/sources_1/new/reconf_ib_lut2.v w ]
add_files /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/Reconf_LUT.beta/RTL/reconfigurable_mux/reconfigurable_mux.srcs/sources_1/new/reconf_ib_lut2.v
update_compile_order -fileset sources_1
set_property top reconf_ib_lut2 [current_fileset]
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Sun Feb 16 20:29:34 2020...
