v 20130925 2
C 44500 47200 1 0 1 EMBEDDEDconnector_1x13.sym
[
P 44400 52500 44100 52500 1 0 0
{
T 44050 52500 5 8 1 1 0 6 1
pinnumber=1
T 44050 52500 5 8 0 1 0 8 1
pintype=io
T 44200 52450 5 8 0 1 0 2 1
pinseq=1
}
P 44400 52100 44100 52100 1 0 0
{
T 44050 52100 5 8 1 1 0 6 1
pinnumber=2
T 44050 52100 5 8 0 1 0 8 1
pintype=io
T 44200 52050 5 8 0 1 0 2 1
pinseq=2
}
P 44400 51700 44100 51700 1 0 0
{
T 44050 51700 5 8 1 1 0 6 1
pinnumber=3
T 44050 51700 5 8 0 1 0 8 1
pintype=io
T 44200 51650 5 8 0 1 0 2 1
pinseq=3
}
P 44400 51300 44100 51300 1 0 0
{
T 44050 51300 5 8 1 1 0 6 1
pinnumber=4
T 44050 51300 5 8 0 1 0 8 1
pintype=io
T 44200 51250 5 8 0 1 0 2 1
pinseq=4
}
P 44400 50900 44100 50900 1 0 0
{
T 44050 50900 5 8 1 1 0 6 1
pinnumber=5
T 44050 50900 5 8 0 1 0 8 1
pintype=io
T 44200 50850 5 8 0 1 0 2 1
pinseq=5
}
P 44400 50500 44100 50500 1 0 0
{
T 44050 50500 5 8 1 1 0 6 1
pinnumber=6
T 44050 50500 5 8 0 1 0 8 1
pintype=io
T 44200 50450 5 8 0 1 0 2 1
pinseq=6
}
P 44400 50100 44100 50100 1 0 0
{
T 44050 50100 5 8 1 1 0 6 1
pinnumber=7
T 44050 50100 5 8 0 1 0 8 1
pintype=io
T 44200 50050 5 8 0 1 0 2 1
pinseq=7
}
P 44400 49700 44100 49700 1 0 0
{
T 44050 49700 5 8 1 1 0 6 1
pinnumber=8
T 44050 49700 5 8 0 1 0 8 1
pintype=io
T 44200 49650 5 8 0 1 0 2 1
pinseq=8
}
P 44400 49300 44100 49300 1 0 0
{
T 44050 49300 5 8 1 1 0 6 1
pinnumber=9
T 44050 49300 5 8 0 1 0 8 1
pintype=io
T 44200 49250 5 8 0 1 0 2 1
pinseq=9
}
P 44400 48900 44100 48900 1 0 0
{
T 44050 48900 5 8 1 1 0 6 1
pinnumber=10
T 44050 48900 5 8 0 1 0 8 1
pintype=io
T 44200 48850 5 8 0 1 0 2 1
pinseq=10
}
P 44400 48500 44100 48500 1 0 0
{
T 44050 48500 5 8 1 1 0 6 1
pinnumber=11
T 44050 48500 5 8 0 1 0 8 1
pintype=io
T 44200 48450 5 8 0 1 0 2 1
pinseq=11
}
P 44400 48100 44100 48100 1 0 0
{
T 44050 48100 5 8 1 1 0 6 1
pinnumber=12
T 44050 48100 5 8 0 1 0 8 1
pintype=io
T 44200 48050 5 8 0 1 0 2 1
pinseq=12
}
P 44400 47700 44100 47700 1 0 0
{
T 44050 47700 5 8 1 1 0 6 1
pinnumber=13
T 44050 47700 5 8 0 1 0 8 1
pintype=io
T 44200 47650 5 8 0 1 0 2 1
pinseq=13
}
B 43700 47300 400 5600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 43700 53000 8 10 0 1 0 6 1
refdes=CONN?
T 44100 53200 5 10 0 0 0 6 1
footprint=CONNECTOR 13 1
T 44100 53400 5 10 0 0 0 6 1
author=Robert Paciorek <rrp@opcode.eu.org>
T 44100 53600 5 10 0 0 0 6 1
dist-license=dual X11 or GPL
T 44100 53800 5 10 0 0 0 6 1
use-license=free/unlimited
T 44100 54000 5 10 0 0 0 6 1
numslots=0
]
{
T 43800 52900 5 10 1 1 0 0 1
refdes=MOD1
T 44500 47200 5 10 0 0 0 6 1
footprint=CONNECTOR 13 1
}
C 45000 52600 1 90 0 EMBEDDEDresistor-2.sym
[
P 44900 53500 44900 53350 1 0 0
{
T 44850 53400 5 8 0 1 90 0 1
pinnumber=2
T 44850 53400 5 8 0 0 90 0 1
pinseq=2
T 44850 53400 5 8 0 1 90 0 1
pinlabel=2
T 44850 53400 5 8 0 1 90 0 1
pintype=pas
}
P 44900 52600 44900 52750 1 0 0
{
T 44850 52700 5 8 0 1 90 0 1
pinnumber=1
T 44850 52700 5 8 0 0 90 0 1
pinseq=1
T 44850 52700 5 8 0 1 90 0 1
pinlabel=1
T 44850 52700 5 8 0 1 90 0 1
pintype=pas
}
B 44800 52750 200 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 44650 53000 5 10 0 0 90 0 1
device=RESISTOR
T 44700 52800 8 10 0 1 90 0 1
refdes=R?
]
{
T 44700 52800 5 10 1 1 90 0 1
refdes=R11
T 45000 52600 5 10 0 0 90 0 1
footprint=AXIAL_LAY 450
}
N 44400 52500 45200 52500 4
N 44900 52500 44900 52600 4
C 44600 49900 1 270 0 EMBEDDEDvcc-1.sym
[
P 44600 49700 44800 49700 1 0 0
{
T 44650 49650 5 6 0 1 270 0 1
pinnumber=1
T 44650 49650 5 6 0 0 270 0 1
pinseq=1
T 44650 49650 5 6 0 1 270 0 1
pinlabel=1
T 44650 49650 5 6 0 1 270 0 1
pintype=pwr
}
L 44800 49850 44800 49550 3 0 0 0 -1 -1
T 44850 49825 9 8 1 0 270 0 1
Vcc
T 44800 49450 8 10 0 0 270 0 1
net=Vcc:1
]
C 45100 49200 1 90 0 EMBEDDEDnet-gnd-1.sym
[
T 44900 49400 5 5 0 1 270 6 1
value=GND
T 44850 49400 8 5 0 0 90 0 1
net=GND:1
T 44500 49300 5 10 0 0 90 0 1
author=Robert Paciorek <rrp@opcode.eu.org>
T 44300 49300 5 10 0 0 90 0 1
dist-license=dual X11 or GPL
T 44100 49300 5 10 0 0 90 0 1
use-license=free/unlimited
T 44700 49300 5 10 0 1 90 0 1
comment=Earth Ground
P 45000 49300 44800 49300 1 0 1
{
T 45500 49500 5 5 0 0 0 0 1
pinseq=1
T 44905 49250 5 5 0 0 180 0 1
pinnumber=1
}
L 45000 49200 45000 49400 3 0 0 0 -1 -1
L 45045 49240 45045 49360 3 0 0 0 -1 -1
L 45085 49280 45085 49320 3 0 0 0 -1 -1
]
N 44900 53600 44900 53500 4
C 44700 51700 1 0 0 EMBEDDEDgeneric-power.sym
[
P 44900 51700 44900 51900 1 0 0
{
T 44950 51750 5 6 0 1 0 0 1
pinnumber=1
T 44950 51750 5 6 0 0 0 0 1
pinseq=1
T 44950 51750 5 6 0 1 0 0 1
pinlabel=1
T 44950 51750 5 6 0 1 0 0 1
pintype=pwr
}
L 44750 51900 45050 51900 3 0 0 0 -1 -1
T 44900 51950 8 10 0 1 0 3 1
net=Vcc:1
]
{
T 44900 51850 5 10 1 1 0 3 1
net=Vref_1D:1
}
C 44700 51300 1 0 0 EMBEDDEDgeneric-power.sym
[
P 44900 51300 44900 51500 1 0 0
{
T 44950 51350 5 6 0 1 0 0 1
pinnumber=1
T 44950 51350 5 6 0 0 0 0 1
pinseq=1
T 44950 51350 5 6 0 1 0 0 1
pinlabel=1
T 44950 51350 5 6 0 1 0 0 1
pintype=pwr
}
L 44750 51500 45050 51500 3 0 0 0 -1 -1
T 44900 51550 8 10 0 1 0 3 1
net=Vcc:1
]
{
T 44900 51450 5 10 1 1 0 3 1
net=Vref_1U:1
}
C 44700 50500 1 0 0 EMBEDDEDgeneric-power.sym
[
P 44900 50500 44900 50700 1 0 0
{
T 44950 50550 5 6 0 1 0 0 1
pinnumber=1
T 44950 50550 5 6 0 0 0 0 1
pinseq=1
T 44950 50550 5 6 0 1 0 0 1
pinlabel=1
T 44950 50550 5 6 0 1 0 0 1
pintype=pwr
}
L 44750 50700 45050 50700 3 0 0 0 -1 -1
T 44900 50750 8 10 0 1 0 3 1
net=Vcc:1
]
{
T 44900 50650 5 10 1 1 0 3 1
net=Vref_2D:1
}
C 44700 50900 1 0 0 EMBEDDEDgeneric-power.sym
[
P 44900 50900 44900 51100 1 0 0
{
T 44950 50950 5 6 0 1 0 0 1
pinnumber=1
T 44950 50950 5 6 0 0 0 0 1
pinseq=1
T 44950 50950 5 6 0 1 0 0 1
pinlabel=1
T 44950 50950 5 6 0 1 0 0 1
pintype=pwr
}
L 44750 51100 45050 51100 3 0 0 0 -1 -1
T 44900 51150 8 10 0 1 0 3 1
net=Vcc:1
]
{
T 44900 51050 5 10 1 1 0 3 1
net=Vref_2U:1
}
N 44400 51700 44900 51700 4
N 44900 51300 44400 51300 4
N 44900 50900 44400 50900 4
N 44900 50500 44400 50500 4
N 44400 49300 44800 49300 4
N 44400 49700 44600 49700 4
N 45200 48500 44400 48500 4
{
T 44700 48500 5 10 1 1 0 0 1
netname=INT
}
N 45200 48100 44400 48100 4
{
T 44400 48100 5 10 1 1 0 0 1
netname=INT_ACK
}
C 47600 47200 1 0 1 EMBEDDEDconnector_1x13.sym
[
P 47500 52500 47200 52500 1 0 0
{
T 47150 52500 5 8 1 1 0 6 1
pinnumber=1
T 47150 52500 5 8 0 1 0 8 1
pintype=io
T 47300 52450 5 8 0 1 0 2 1
pinseq=1
}
P 47500 52100 47200 52100 1 0 0
{
T 47150 52100 5 8 1 1 0 6 1
pinnumber=2
T 47150 52100 5 8 0 1 0 8 1
pintype=io
T 47300 52050 5 8 0 1 0 2 1
pinseq=2
}
P 47500 51700 47200 51700 1 0 0
{
T 47150 51700 5 8 1 1 0 6 1
pinnumber=3
T 47150 51700 5 8 0 1 0 8 1
pintype=io
T 47300 51650 5 8 0 1 0 2 1
pinseq=3
}
P 47500 51300 47200 51300 1 0 0
{
T 47150 51300 5 8 1 1 0 6 1
pinnumber=4
T 47150 51300 5 8 0 1 0 8 1
pintype=io
T 47300 51250 5 8 0 1 0 2 1
pinseq=4
}
P 47500 50900 47200 50900 1 0 0
{
T 47150 50900 5 8 1 1 0 6 1
pinnumber=5
T 47150 50900 5 8 0 1 0 8 1
pintype=io
T 47300 50850 5 8 0 1 0 2 1
pinseq=5
}
P 47500 50500 47200 50500 1 0 0
{
T 47150 50500 5 8 1 1 0 6 1
pinnumber=6
T 47150 50500 5 8 0 1 0 8 1
pintype=io
T 47300 50450 5 8 0 1 0 2 1
pinseq=6
}
P 47500 50100 47200 50100 1 0 0
{
T 47150 50100 5 8 1 1 0 6 1
pinnumber=7
T 47150 50100 5 8 0 1 0 8 1
pintype=io
T 47300 50050 5 8 0 1 0 2 1
pinseq=7
}
P 47500 49700 47200 49700 1 0 0
{
T 47150 49700 5 8 1 1 0 6 1
pinnumber=8
T 47150 49700 5 8 0 1 0 8 1
pintype=io
T 47300 49650 5 8 0 1 0 2 1
pinseq=8
}
P 47500 49300 47200 49300 1 0 0
{
T 47150 49300 5 8 1 1 0 6 1
pinnumber=9
T 47150 49300 5 8 0 1 0 8 1
pintype=io
T 47300 49250 5 8 0 1 0 2 1
pinseq=9
}
P 47500 48900 47200 48900 1 0 0
{
T 47150 48900 5 8 1 1 0 6 1
pinnumber=10
T 47150 48900 5 8 0 1 0 8 1
pintype=io
T 47300 48850 5 8 0 1 0 2 1
pinseq=10
}
P 47500 48500 47200 48500 1 0 0
{
T 47150 48500 5 8 1 1 0 6 1
pinnumber=11
T 47150 48500 5 8 0 1 0 8 1
pintype=io
T 47300 48450 5 8 0 1 0 2 1
pinseq=11
}
P 47500 48100 47200 48100 1 0 0
{
T 47150 48100 5 8 1 1 0 6 1
pinnumber=12
T 47150 48100 5 8 0 1 0 8 1
pintype=io
T 47300 48050 5 8 0 1 0 2 1
pinseq=12
}
P 47500 47700 47200 47700 1 0 0
{
T 47150 47700 5 8 1 1 0 6 1
pinnumber=13
T 47150 47700 5 8 0 1 0 8 1
pintype=io
T 47300 47650 5 8 0 1 0 2 1
pinseq=13
}
B 46800 47300 400 5600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 46800 53000 8 10 0 1 0 6 1
refdes=CONN?
T 47200 53200 5 10 0 0 0 6 1
footprint=CONNECTOR 13 1
T 47200 53400 5 10 0 0 0 6 1
author=Robert Paciorek <rrp@opcode.eu.org>
T 47200 53600 5 10 0 0 0 6 1
dist-license=dual X11 or GPL
T 47200 53800 5 10 0 0 0 6 1
use-license=free/unlimited
T 47200 54000 5 10 0 0 0 6 1
numslots=0
]
{
T 46900 52900 5 10 1 1 0 0 1
refdes=MOD2
T 47600 47200 5 10 0 0 0 6 1
footprint=CONNECTOR 13 1
}
C 48100 52600 1 90 0 EMBEDDEDresistor-2.sym
[
P 48000 53500 48000 53350 1 0 0
{
T 47950 53400 5 8 0 1 90 0 1
pinnumber=2
T 47950 53400 5 8 0 0 90 0 1
pinseq=2
T 47950 53400 5 8 0 1 90 0 1
pinlabel=2
T 47950 53400 5 8 0 1 90 0 1
pintype=pas
}
P 48000 52600 48000 52750 1 0 0
{
T 47950 52700 5 8 0 1 90 0 1
pinnumber=1
T 47950 52700 5 8 0 0 90 0 1
pinseq=1
T 47950 52700 5 8 0 1 90 0 1
pinlabel=1
T 47950 52700 5 8 0 1 90 0 1
pintype=pas
}
B 47900 52750 200 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 47750 53000 5 10 0 0 90 0 1
device=RESISTOR
T 47800 52800 8 10 0 1 90 0 1
refdes=R?
]
{
T 47800 52800 5 10 1 1 90 0 1
refdes=R12
T 48100 52600 5 10 0 0 90 0 1
footprint=AXIAL_LAY 450
}
N 47500 52500 48300 52500 4
N 48000 52500 48000 52600 4
C 47700 49900 1 270 0 EMBEDDEDvcc-1.sym
[
P 47700 49700 47900 49700 1 0 0
{
T 47750 49650 5 6 0 1 270 0 1
pinnumber=1
T 47750 49650 5 6 0 0 270 0 1
pinseq=1
T 47750 49650 5 6 0 1 270 0 1
pinlabel=1
T 47750 49650 5 6 0 1 270 0 1
pintype=pwr
}
L 47900 49850 47900 49550 3 0 0 0 -1 -1
T 47950 49825 9 8 1 0 270 0 1
Vcc
T 47900 49450 8 10 0 0 270 0 1
net=Vcc:1
]
C 48200 49200 1 90 0 EMBEDDEDnet-gnd-1.sym
[
T 48000 49400 5 5 0 1 270 6 1
value=GND
T 47950 49400 8 5 0 0 90 0 1
net=GND:1
T 47600 49300 5 10 0 0 90 0 1
author=Robert Paciorek <rrp@opcode.eu.org>
T 47400 49300 5 10 0 0 90 0 1
dist-license=dual X11 or GPL
T 47200 49300 5 10 0 0 90 0 1
use-license=free/unlimited
T 47800 49300 5 10 0 1 90 0 1
comment=Earth Ground
P 48100 49300 47900 49300 1 0 1
{
T 48600 49500 5 5 0 0 0 0 1
pinseq=1
T 48005 49250 5 5 0 0 180 0 1
pinnumber=1
}
L 48100 49200 48100 49400 3 0 0 0 -1 -1
L 48145 49240 48145 49360 3 0 0 0 -1 -1
L 48185 49280 48185 49320 3 0 0 0 -1 -1
]
N 48000 53600 48000 53500 4
C 47800 51700 1 0 0 EMBEDDEDgeneric-power.sym
[
P 48000 51700 48000 51900 1 0 0
{
T 48050 51750 5 6 0 1 0 0 1
pinnumber=1
T 48050 51750 5 6 0 0 0 0 1
pinseq=1
T 48050 51750 5 6 0 1 0 0 1
pinlabel=1
T 48050 51750 5 6 0 1 0 0 1
pintype=pwr
}
L 47850 51900 48150 51900 3 0 0 0 -1 -1
T 48000 51950 8 10 0 1 0 3 1
net=Vcc:1
]
{
T 48000 51850 5 10 1 1 0 3 1
net=Vref_1D:1
}
C 47800 51300 1 0 0 EMBEDDEDgeneric-power.sym
[
P 48000 51300 48000 51500 1 0 0
{
T 48050 51350 5 6 0 1 0 0 1
pinnumber=1
T 48050 51350 5 6 0 0 0 0 1
pinseq=1
T 48050 51350 5 6 0 1 0 0 1
pinlabel=1
T 48050 51350 5 6 0 1 0 0 1
pintype=pwr
}
L 47850 51500 48150 51500 3 0 0 0 -1 -1
T 48000 51550 8 10 0 1 0 3 1
net=Vcc:1
]
{
T 48000 51450 5 10 1 1 0 3 1
net=Vref_1U:1
}
C 47800 50500 1 0 0 EMBEDDEDgeneric-power.sym
[
P 48000 50500 48000 50700 1 0 0
{
T 48050 50550 5 6 0 1 0 0 1
pinnumber=1
T 48050 50550 5 6 0 0 0 0 1
pinseq=1
T 48050 50550 5 6 0 1 0 0 1
pinlabel=1
T 48050 50550 5 6 0 1 0 0 1
pintype=pwr
}
L 47850 50700 48150 50700 3 0 0 0 -1 -1
T 48000 50750 8 10 0 1 0 3 1
net=Vcc:1
]
{
T 48000 50650 5 10 1 1 0 3 1
net=Vref_2D:1
}
C 47800 50900 1 0 0 EMBEDDEDgeneric-power.sym
[
P 48000 50900 48000 51100 1 0 0
{
T 48050 50950 5 6 0 1 0 0 1
pinnumber=1
T 48050 50950 5 6 0 0 0 0 1
pinseq=1
T 48050 50950 5 6 0 1 0 0 1
pinlabel=1
T 48050 50950 5 6 0 1 0 0 1
pintype=pwr
}
L 47850 51100 48150 51100 3 0 0 0 -1 -1
T 48000 51150 8 10 0 1 0 3 1
net=Vcc:1
]
{
T 48000 51050 5 10 1 1 0 3 1
net=Vref_2U:1
}
N 47500 51700 48000 51700 4
N 48000 51300 47500 51300 4
N 48000 50900 47500 50900 4
N 48000 50500 47500 50500 4
N 47500 49300 47900 49300 4
N 47500 49700 47700 49700 4
C 50700 47200 1 0 1 EMBEDDEDconnector_1x13.sym
[
P 50600 52500 50300 52500 1 0 0
{
T 50250 52500 5 8 1 1 0 6 1
pinnumber=1
T 50250 52500 5 8 0 1 0 8 1
pintype=io
T 50400 52450 5 8 0 1 0 2 1
pinseq=1
}
P 50600 52100 50300 52100 1 0 0
{
T 50250 52100 5 8 1 1 0 6 1
pinnumber=2
T 50250 52100 5 8 0 1 0 8 1
pintype=io
T 50400 52050 5 8 0 1 0 2 1
pinseq=2
}
P 50600 51700 50300 51700 1 0 0
{
T 50250 51700 5 8 1 1 0 6 1
pinnumber=3
T 50250 51700 5 8 0 1 0 8 1
pintype=io
T 50400 51650 5 8 0 1 0 2 1
pinseq=3
}
P 50600 51300 50300 51300 1 0 0
{
T 50250 51300 5 8 1 1 0 6 1
pinnumber=4
T 50250 51300 5 8 0 1 0 8 1
pintype=io
T 50400 51250 5 8 0 1 0 2 1
pinseq=4
}
P 50600 50900 50300 50900 1 0 0
{
T 50250 50900 5 8 1 1 0 6 1
pinnumber=5
T 50250 50900 5 8 0 1 0 8 1
pintype=io
T 50400 50850 5 8 0 1 0 2 1
pinseq=5
}
P 50600 50500 50300 50500 1 0 0
{
T 50250 50500 5 8 1 1 0 6 1
pinnumber=6
T 50250 50500 5 8 0 1 0 8 1
pintype=io
T 50400 50450 5 8 0 1 0 2 1
pinseq=6
}
P 50600 50100 50300 50100 1 0 0
{
T 50250 50100 5 8 1 1 0 6 1
pinnumber=7
T 50250 50100 5 8 0 1 0 8 1
pintype=io
T 50400 50050 5 8 0 1 0 2 1
pinseq=7
}
P 50600 49700 50300 49700 1 0 0
{
T 50250 49700 5 8 1 1 0 6 1
pinnumber=8
T 50250 49700 5 8 0 1 0 8 1
pintype=io
T 50400 49650 5 8 0 1 0 2 1
pinseq=8
}
P 50600 49300 50300 49300 1 0 0
{
T 50250 49300 5 8 1 1 0 6 1
pinnumber=9
T 50250 49300 5 8 0 1 0 8 1
pintype=io
T 50400 49250 5 8 0 1 0 2 1
pinseq=9
}
P 50600 48900 50300 48900 1 0 0
{
T 50250 48900 5 8 1 1 0 6 1
pinnumber=10
T 50250 48900 5 8 0 1 0 8 1
pintype=io
T 50400 48850 5 8 0 1 0 2 1
pinseq=10
}
P 50600 48500 50300 48500 1 0 0
{
T 50250 48500 5 8 1 1 0 6 1
pinnumber=11
T 50250 48500 5 8 0 1 0 8 1
pintype=io
T 50400 48450 5 8 0 1 0 2 1
pinseq=11
}
P 50600 48100 50300 48100 1 0 0
{
T 50250 48100 5 8 1 1 0 6 1
pinnumber=12
T 50250 48100 5 8 0 1 0 8 1
pintype=io
T 50400 48050 5 8 0 1 0 2 1
pinseq=12
}
P 50600 47700 50300 47700 1 0 0
{
T 50250 47700 5 8 1 1 0 6 1
pinnumber=13
T 50250 47700 5 8 0 1 0 8 1
pintype=io
T 50400 47650 5 8 0 1 0 2 1
pinseq=13
}
B 49900 47300 400 5600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 49900 53000 8 10 0 1 0 6 1
refdes=CONN?
T 50300 53200 5 10 0 0 0 6 1
footprint=CONNECTOR 13 1
T 50300 53400 5 10 0 0 0 6 1
author=Robert Paciorek <rrp@opcode.eu.org>
T 50300 53600 5 10 0 0 0 6 1
dist-license=dual X11 or GPL
T 50300 53800 5 10 0 0 0 6 1
use-license=free/unlimited
T 50300 54000 5 10 0 0 0 6 1
numslots=0
]
{
T 50000 52900 5 10 1 1 0 0 1
refdes=MOD3
T 50700 47200 5 10 0 0 0 6 1
footprint=CONNECTOR 13 1
}
C 51200 52600 1 90 0 EMBEDDEDresistor-2.sym
[
P 51100 53500 51100 53350 1 0 0
{
T 51050 53400 5 8 0 1 90 0 1
pinnumber=2
T 51050 53400 5 8 0 0 90 0 1
pinseq=2
T 51050 53400 5 8 0 1 90 0 1
pinlabel=2
T 51050 53400 5 8 0 1 90 0 1
pintype=pas
}
P 51100 52600 51100 52750 1 0 0
{
T 51050 52700 5 8 0 1 90 0 1
pinnumber=1
T 51050 52700 5 8 0 0 90 0 1
pinseq=1
T 51050 52700 5 8 0 1 90 0 1
pinlabel=1
T 51050 52700 5 8 0 1 90 0 1
pintype=pas
}
B 51000 52750 200 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 50850 53000 5 10 0 0 90 0 1
device=RESISTOR
T 50900 52800 8 10 0 1 90 0 1
refdes=R?
]
{
T 50900 52800 5 10 1 1 90 0 1
refdes=R13
T 51200 52600 5 10 0 0 90 0 1
footprint=AXIAL_LAY 450
}
N 50600 52500 51400 52500 4
N 51100 52500 51100 52600 4
C 50800 49900 1 270 0 EMBEDDEDvcc-1.sym
[
P 50800 49700 51000 49700 1 0 0
{
T 50850 49650 5 6 0 1 270 0 1
pinnumber=1
T 50850 49650 5 6 0 0 270 0 1
pinseq=1
T 50850 49650 5 6 0 1 270 0 1
pinlabel=1
T 50850 49650 5 6 0 1 270 0 1
pintype=pwr
}
L 51000 49850 51000 49550 3 0 0 0 -1 -1
T 51050 49825 9 8 1 0 270 0 1
Vcc
T 51000 49450 8 10 0 0 270 0 1
net=Vcc:1
]
C 51300 49200 1 90 0 EMBEDDEDnet-gnd-1.sym
[
T 51100 49400 5 5 0 1 270 6 1
value=GND
T 51050 49400 8 5 0 0 90 0 1
net=GND:1
T 50700 49300 5 10 0 0 90 0 1
author=Robert Paciorek <rrp@opcode.eu.org>
T 50500 49300 5 10 0 0 90 0 1
dist-license=dual X11 or GPL
T 50300 49300 5 10 0 0 90 0 1
use-license=free/unlimited
T 50900 49300 5 10 0 1 90 0 1
comment=Earth Ground
P 51200 49300 51000 49300 1 0 1
{
T 51700 49500 5 5 0 0 0 0 1
pinseq=1
T 51105 49250 5 5 0 0 180 0 1
pinnumber=1
}
L 51200 49200 51200 49400 3 0 0 0 -1 -1
L 51245 49240 51245 49360 3 0 0 0 -1 -1
L 51285 49280 51285 49320 3 0 0 0 -1 -1
]
N 51100 53600 51100 53500 4
C 50900 51700 1 0 0 EMBEDDEDgeneric-power.sym
[
P 51100 51700 51100 51900 1 0 0
{
T 51150 51750 5 6 0 1 0 0 1
pinnumber=1
T 51150 51750 5 6 0 0 0 0 1
pinseq=1
T 51150 51750 5 6 0 1 0 0 1
pinlabel=1
T 51150 51750 5 6 0 1 0 0 1
pintype=pwr
}
L 50950 51900 51250 51900 3 0 0 0 -1 -1
T 51100 51950 8 10 0 1 0 3 1
net=Vcc:1
]
{
T 51100 51850 5 10 1 1 0 3 1
net=Vref_1D:1
}
C 50900 51300 1 0 0 EMBEDDEDgeneric-power.sym
[
P 51100 51300 51100 51500 1 0 0
{
T 51150 51350 5 6 0 1 0 0 1
pinnumber=1
T 51150 51350 5 6 0 0 0 0 1
pinseq=1
T 51150 51350 5 6 0 1 0 0 1
pinlabel=1
T 51150 51350 5 6 0 1 0 0 1
pintype=pwr
}
L 50950 51500 51250 51500 3 0 0 0 -1 -1
T 51100 51550 8 10 0 1 0 3 1
net=Vcc:1
]
{
T 51100 51450 5 10 1 1 0 3 1
net=Vref_1U:1
}
C 50900 50500 1 0 0 EMBEDDEDgeneric-power.sym
[
P 51100 50500 51100 50700 1 0 0
{
T 51150 50550 5 6 0 1 0 0 1
pinnumber=1
T 51150 50550 5 6 0 0 0 0 1
pinseq=1
T 51150 50550 5 6 0 1 0 0 1
pinlabel=1
T 51150 50550 5 6 0 1 0 0 1
pintype=pwr
}
L 50950 50700 51250 50700 3 0 0 0 -1 -1
T 51100 50750 8 10 0 1 0 3 1
net=Vcc:1
]
{
T 51100 50650 5 10 1 1 0 3 1
net=Vref_2D:1
}
C 50900 50900 1 0 0 EMBEDDEDgeneric-power.sym
[
P 51100 50900 51100 51100 1 0 0
{
T 51150 50950 5 6 0 1 0 0 1
pinnumber=1
T 51150 50950 5 6 0 0 0 0 1
pinseq=1
T 51150 50950 5 6 0 1 0 0 1
pinlabel=1
T 51150 50950 5 6 0 1 0 0 1
pintype=pwr
}
L 50950 51100 51250 51100 3 0 0 0 -1 -1
T 51100 51150 8 10 0 1 0 3 1
net=Vcc:1
]
{
T 51100 51050 5 10 1 1 0 3 1
net=Vref_2U:1
}
N 50600 51700 51100 51700 4
N 51100 51300 50600 51300 4
N 51100 50900 50600 50900 4
N 51100 50500 50600 50500 4
N 50600 49300 51000 49300 4
N 50600 49700 50800 49700 4
C 53800 47200 1 0 1 EMBEDDEDconnector_1x13.sym
[
P 53700 52500 53400 52500 1 0 0
{
T 53350 52500 5 8 1 1 0 6 1
pinnumber=1
T 53350 52500 5 8 0 1 0 8 1
pintype=io
T 53500 52450 5 8 0 1 0 2 1
pinseq=1
}
P 53700 52100 53400 52100 1 0 0
{
T 53350 52100 5 8 1 1 0 6 1
pinnumber=2
T 53350 52100 5 8 0 1 0 8 1
pintype=io
T 53500 52050 5 8 0 1 0 2 1
pinseq=2
}
P 53700 51700 53400 51700 1 0 0
{
T 53350 51700 5 8 1 1 0 6 1
pinnumber=3
T 53350 51700 5 8 0 1 0 8 1
pintype=io
T 53500 51650 5 8 0 1 0 2 1
pinseq=3
}
P 53700 51300 53400 51300 1 0 0
{
T 53350 51300 5 8 1 1 0 6 1
pinnumber=4
T 53350 51300 5 8 0 1 0 8 1
pintype=io
T 53500 51250 5 8 0 1 0 2 1
pinseq=4
}
P 53700 50900 53400 50900 1 0 0
{
T 53350 50900 5 8 1 1 0 6 1
pinnumber=5
T 53350 50900 5 8 0 1 0 8 1
pintype=io
T 53500 50850 5 8 0 1 0 2 1
pinseq=5
}
P 53700 50500 53400 50500 1 0 0
{
T 53350 50500 5 8 1 1 0 6 1
pinnumber=6
T 53350 50500 5 8 0 1 0 8 1
pintype=io
T 53500 50450 5 8 0 1 0 2 1
pinseq=6
}
P 53700 50100 53400 50100 1 0 0
{
T 53350 50100 5 8 1 1 0 6 1
pinnumber=7
T 53350 50100 5 8 0 1 0 8 1
pintype=io
T 53500 50050 5 8 0 1 0 2 1
pinseq=7
}
P 53700 49700 53400 49700 1 0 0
{
T 53350 49700 5 8 1 1 0 6 1
pinnumber=8
T 53350 49700 5 8 0 1 0 8 1
pintype=io
T 53500 49650 5 8 0 1 0 2 1
pinseq=8
}
P 53700 49300 53400 49300 1 0 0
{
T 53350 49300 5 8 1 1 0 6 1
pinnumber=9
T 53350 49300 5 8 0 1 0 8 1
pintype=io
T 53500 49250 5 8 0 1 0 2 1
pinseq=9
}
P 53700 48900 53400 48900 1 0 0
{
T 53350 48900 5 8 1 1 0 6 1
pinnumber=10
T 53350 48900 5 8 0 1 0 8 1
pintype=io
T 53500 48850 5 8 0 1 0 2 1
pinseq=10
}
P 53700 48500 53400 48500 1 0 0
{
T 53350 48500 5 8 1 1 0 6 1
pinnumber=11
T 53350 48500 5 8 0 1 0 8 1
pintype=io
T 53500 48450 5 8 0 1 0 2 1
pinseq=11
}
P 53700 48100 53400 48100 1 0 0
{
T 53350 48100 5 8 1 1 0 6 1
pinnumber=12
T 53350 48100 5 8 0 1 0 8 1
pintype=io
T 53500 48050 5 8 0 1 0 2 1
pinseq=12
}
P 53700 47700 53400 47700 1 0 0
{
T 53350 47700 5 8 1 1 0 6 1
pinnumber=13
T 53350 47700 5 8 0 1 0 8 1
pintype=io
T 53500 47650 5 8 0 1 0 2 1
pinseq=13
}
B 53000 47300 400 5600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 53000 53000 8 10 0 1 0 6 1
refdes=CONN?
T 53400 53200 5 10 0 0 0 6 1
footprint=CONNECTOR 13 1
T 53400 53400 5 10 0 0 0 6 1
author=Robert Paciorek <rrp@opcode.eu.org>
T 53400 53600 5 10 0 0 0 6 1
dist-license=dual X11 or GPL
T 53400 53800 5 10 0 0 0 6 1
use-license=free/unlimited
T 53400 54000 5 10 0 0 0 6 1
numslots=0
]
{
T 53100 52900 5 10 1 1 0 0 1
refdes=MOD4
T 53800 47200 5 10 0 0 0 6 1
footprint=CONNECTOR 13 1
}
C 54300 52600 1 90 0 EMBEDDEDresistor-2.sym
[
P 54200 53500 54200 53350 1 0 0
{
T 54150 53400 5 8 0 1 90 0 1
pinnumber=2
T 54150 53400 5 8 0 0 90 0 1
pinseq=2
T 54150 53400 5 8 0 1 90 0 1
pinlabel=2
T 54150 53400 5 8 0 1 90 0 1
pintype=pas
}
P 54200 52600 54200 52750 1 0 0
{
T 54150 52700 5 8 0 1 90 0 1
pinnumber=1
T 54150 52700 5 8 0 0 90 0 1
pinseq=1
T 54150 52700 5 8 0 1 90 0 1
pinlabel=1
T 54150 52700 5 8 0 1 90 0 1
pintype=pas
}
B 54100 52750 200 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 53950 53000 5 10 0 0 90 0 1
device=RESISTOR
T 54000 52800 8 10 0 1 90 0 1
refdes=R?
]
{
T 54000 52800 5 10 1 1 90 0 1
refdes=R14
T 54300 52600 5 10 0 0 90 0 1
footprint=AXIAL_LAY 450
}
N 53700 52500 54500 52500 4
N 54500 52500 54500 55700 4
C 53900 49900 1 270 0 EMBEDDEDvcc-1.sym
[
P 53900 49700 54100 49700 1 0 0
{
T 53950 49650 5 6 0 1 270 0 1
pinnumber=1
T 53950 49650 5 6 0 0 270 0 1
pinseq=1
T 53950 49650 5 6 0 1 270 0 1
pinlabel=1
T 53950 49650 5 6 0 1 270 0 1
pintype=pwr
}
L 54100 49850 54100 49550 3 0 0 0 -1 -1
T 54150 49825 9 8 1 0 270 0 1
Vcc
T 54100 49450 8 10 0 0 270 0 1
net=Vcc:1
]
C 54400 49200 1 90 0 EMBEDDEDnet-gnd-1.sym
[
T 54200 49400 5 5 0 1 270 6 1
value=GND
T 54150 49400 8 5 0 0 90 0 1
net=GND:1
T 53800 49300 5 10 0 0 90 0 1
author=Robert Paciorek <rrp@opcode.eu.org>
T 53600 49300 5 10 0 0 90 0 1
dist-license=dual X11 or GPL
T 53400 49300 5 10 0 0 90 0 1
use-license=free/unlimited
T 54000 49300 5 10 0 1 90 0 1
comment=Earth Ground
P 54300 49300 54100 49300 1 0 1
{
T 54800 49500 5 5 0 0 0 0 1
pinseq=1
T 54205 49250 5 5 0 0 180 0 1
pinnumber=1
}
L 54300 49200 54300 49400 3 0 0 0 -1 -1
L 54345 49240 54345 49360 3 0 0 0 -1 -1
L 54385 49280 54385 49320 3 0 0 0 -1 -1
]
C 54000 51700 1 0 0 EMBEDDEDgeneric-power.sym
[
P 54200 51700 54200 51900 1 0 0
{
T 54250 51750 5 6 0 1 0 0 1
pinnumber=1
T 54250 51750 5 6 0 0 0 0 1
pinseq=1
T 54250 51750 5 6 0 1 0 0 1
pinlabel=1
T 54250 51750 5 6 0 1 0 0 1
pintype=pwr
}
L 54050 51900 54350 51900 3 0 0 0 -1 -1
T 54200 51950 8 10 0 1 0 3 1
net=Vcc:1
]
{
T 54200 51850 5 10 1 1 0 3 1
net=Vref_1D:1
}
C 54000 51300 1 0 0 EMBEDDEDgeneric-power.sym
[
P 54200 51300 54200 51500 1 0 0
{
T 54250 51350 5 6 0 1 0 0 1
pinnumber=1
T 54250 51350 5 6 0 0 0 0 1
pinseq=1
T 54250 51350 5 6 0 1 0 0 1
pinlabel=1
T 54250 51350 5 6 0 1 0 0 1
pintype=pwr
}
L 54050 51500 54350 51500 3 0 0 0 -1 -1
T 54200 51550 8 10 0 1 0 3 1
net=Vcc:1
]
{
T 54200 51450 5 10 1 1 0 3 1
net=Vref_1U:1
}
C 54000 50500 1 0 0 EMBEDDEDgeneric-power.sym
[
P 54200 50500 54200 50700 1 0 0
{
T 54250 50550 5 6 0 1 0 0 1
pinnumber=1
T 54250 50550 5 6 0 0 0 0 1
pinseq=1
T 54250 50550 5 6 0 1 0 0 1
pinlabel=1
T 54250 50550 5 6 0 1 0 0 1
pintype=pwr
}
L 54050 50700 54350 50700 3 0 0 0 -1 -1
T 54200 50750 8 10 0 1 0 3 1
net=Vcc:1
]
{
T 54200 50650 5 10 1 1 0 3 1
net=Vref_2D:1
}
C 54000 50900 1 0 0 EMBEDDEDgeneric-power.sym
[
P 54200 50900 54200 51100 1 0 0
{
T 54250 50950 5 6 0 1 0 0 1
pinnumber=1
T 54250 50950 5 6 0 0 0 0 1
pinseq=1
T 54250 50950 5 6 0 1 0 0 1
pinlabel=1
T 54250 50950 5 6 0 1 0 0 1
pintype=pwr
}
L 54050 51100 54350 51100 3 0 0 0 -1 -1
T 54200 51150 8 10 0 1 0 3 1
net=Vcc:1
]
{
T 54200 51050 5 10 1 1 0 3 1
net=Vref_2U:1
}
N 53700 51700 54200 51700 4
N 54200 51300 53700 51300 4
N 54200 50900 53700 50900 4
N 54200 50500 53700 50500 4
N 53700 49300 54100 49300 4
N 53700 49700 53900 49700 4
C 56600 48100 1 180 1 EMBEDDEDconnector_1x8.sym
[
P 56700 44800 57000 44800 1 0 0
{
T 57050 44800 5 8 1 1 180 6 1
pinnumber=1
T 57050 44800 5 8 0 1 180 8 1
pintype=io
T 56900 44850 5 8 0 1 180 2 1
pinseq=1
}
P 56700 45200 57000 45200 1 0 0
{
T 57050 45200 5 8 1 1 180 6 1
pinnumber=2
T 57050 45200 5 8 0 1 180 8 1
pintype=io
T 56900 45250 5 8 0 1 180 2 1
pinseq=2
}
P 56700 45600 57000 45600 1 0 0
{
T 57050 45600 5 8 1 1 180 6 1
pinnumber=3
T 57050 45600 5 8 0 1 180 8 1
pintype=io
T 56900 45650 5 8 0 1 180 2 1
pinseq=3
}
P 56700 46000 57000 46000 1 0 0
{
T 57050 46000 5 8 1 1 180 6 1
pinnumber=4
T 57050 46000 5 8 0 1 180 8 1
pintype=io
T 56900 46050 5 8 0 1 180 2 1
pinseq=4
}
P 56700 46400 57000 46400 1 0 0
{
T 57050 46400 5 8 1 1 180 6 1
pinnumber=5
T 57050 46400 5 8 0 1 180 8 1
pintype=io
T 56900 46450 5 8 0 1 180 2 1
pinseq=5
}
P 56700 46800 57000 46800 1 0 0
{
T 57050 46800 5 8 1 1 180 6 1
pinnumber=6
T 57050 46800 5 8 0 1 180 8 1
pintype=io
T 56900 46850 5 8 0 1 180 2 1
pinseq=6
}
P 56700 47200 57000 47200 1 0 0
{
T 57050 47200 5 8 1 1 180 6 1
pinnumber=7
T 57050 47200 5 8 0 1 180 8 1
pintype=io
T 56900 47250 5 8 0 1 180 2 1
pinseq=7
}
P 56700 47600 57000 47600 1 0 0
{
T 57050 47600 5 8 1 1 180 6 1
pinnumber=8
T 57050 47600 5 8 0 1 180 8 1
pintype=io
T 56900 47650 5 8 0 1 180 2 1
pinseq=8
}
B 57000 44400 400 3600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 57400 44300 8 10 0 1 180 6 1
refdes=CONN?
T 57000 44100 5 10 0 0 180 6 1
footprint=CONNECTOR 8 1
T 57000 43900 5 10 0 0 180 6 1
author=Robert Paciorek <rrp@opcode.eu.org>
T 57000 43700 5 10 0 0 180 6 1
dist-license=dual X11 or GPL
T 57000 43500 5 10 0 0 180 6 1
use-license=free/unlimited
T 57000 43300 5 10 0 0 180 6 1
numslots=0
]
{
T 57400 48300 5 10 1 1 180 0 1
refdes=CONN1
T 56900 44250 5 10 0 0 180 6 1
footprint=CONNECTOR 8 1
}
N 44400 48900 46500 48900 4
N 46500 45200 46500 48900 4
N 44400 47700 46200 47700 4
N 46200 44800 46200 47700 4
N 47500 48900 49600 48900 4
N 49600 46000 49600 48900 4
N 47500 47700 49300 47700 4
N 49300 45600 49300 47700 4
N 50600 48900 52700 48900 4
N 52700 48900 52700 46800 4
N 50600 47700 52400 47700 4
N 52400 46400 52400 47700 4
N 53700 48900 55800 48900 4
N 55800 48900 55800 47600 4
N 53700 47700 55500 47700 4
N 55500 47700 55500 47200 4
N 56700 44800 46200 44800 4
N 56700 45200 46500 45200 4
N 56700 45600 49300 45600 4
N 56700 46000 49600 46000 4
N 56700 46400 52400 46400 4
N 56700 46800 52700 46800 4
N 56700 47600 55800 47600 4
N 56700 47200 55500 47200 4
C 43400 56200 1 180 0 EMBEDDEDconnector_1x4.sym
[
P 43300 54500 43000 54500 1 0 0
{
T 42950 54500 5 8 1 1 180 0 1
pinnumber=1
T 42950 54500 5 8 0 1 180 2 1
pintype=io
T 43100 54550 5 8 0 1 180 8 1
pinseq=1
}
P 43300 54900 43000 54900 1 0 0
{
T 42950 54900 5 8 1 1 180 0 1
pinnumber=2
T 42950 54900 5 8 0 1 180 2 1
pintype=io
T 43100 54950 5 8 0 1 180 8 1
pinseq=2
}
P 43300 55300 43000 55300 1 0 0
{
T 42950 55300 5 8 1 1 180 0 1
pinnumber=3
T 42950 55300 5 8 0 1 180 2 1
pintype=io
T 43100 55350 5 8 0 1 180 8 1
pinseq=3
}
P 43300 55700 43000 55700 1 0 0
{
T 42950 55700 5 8 1 1 180 0 1
pinnumber=4
T 42950 55700 5 8 0 1 180 2 1
pintype=io
T 43100 55750 5 8 0 1 180 8 1
pinseq=4
}
B 42600 54100 400 2000 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 42600 54000 8 10 0 1 180 0 1
refdes=CONN?
T 43000 53800 5 10 0 0 180 0 1
footprint=CONNECTOR 4 1
T 43000 53600 5 10 0 0 180 0 1
author=Robert Paciorek <rrp@opcode.eu.org>
T 43000 53400 5 10 0 0 180 0 1
dist-license=dual X11 or GPL
T 43000 53200 5 10 0 0 180 0 1
use-license=free/unlimited
T 43000 53000 5 10 0 0 180 0 1
numslots=0
]
{
T 42500 54000 5 10 1 1 180 6 1
refdes=CONN2
T 43100 53950 5 10 0 0 180 0 1
footprint=CONNECTOR 4 1
}
N 45200 52500 45200 54500 4
N 45200 54500 43300 54500 4
N 43300 54900 48300 54900 4
N 48300 54900 48300 52500 4
N 51400 52500 51400 55300 4
N 51400 55300 43300 55300 4
N 43300 55700 54500 55700 4
N 54200 53500 54200 53600 4
N 54200 52600 54200 52500 4
C 44700 53600 1 0 0 EMBEDDEDgeneric-power.sym
[
P 44900 53600 44900 53800 1 0 0
{
T 44950 53650 5 6 0 1 0 0 1
pinnumber=1
T 44950 53650 5 6 0 0 0 0 1
pinseq=1
T 44950 53650 5 6 0 1 0 0 1
pinlabel=1
T 44950 53650 5 6 0 1 0 0 1
pintype=pwr
}
L 44750 53800 45050 53800 3 0 0 0 -1 -1
T 44900 53850 8 10 0 1 0 3 1
net=Vcc:1
]
{
T 44900 53850 5 10 1 1 0 3 1
net=Vctl:1
}
C 47800 53600 1 0 0 EMBEDDEDgeneric-power.sym
[
P 48000 53600 48000 53800 1 0 0
{
T 48050 53650 5 6 0 1 0 0 1
pinnumber=1
T 48050 53650 5 6 0 0 0 0 1
pinseq=1
T 48050 53650 5 6 0 1 0 0 1
pinlabel=1
T 48050 53650 5 6 0 1 0 0 1
pintype=pwr
}
L 47850 53800 48150 53800 3 0 0 0 -1 -1
T 48000 53850 8 10 0 1 0 3 1
net=Vcc:1
]
{
T 48000 53850 5 10 1 1 0 3 1
net=Vctl:1
}
C 50900 53600 1 0 0 EMBEDDEDgeneric-power.sym
[
P 51100 53600 51100 53800 1 0 0
{
T 51150 53650 5 6 0 1 0 0 1
pinnumber=1
T 51150 53650 5 6 0 0 0 0 1
pinseq=1
T 51150 53650 5 6 0 1 0 0 1
pinlabel=1
T 51150 53650 5 6 0 1 0 0 1
pintype=pwr
}
L 50950 53800 51250 53800 3 0 0 0 -1 -1
T 51100 53850 8 10 0 1 0 3 1
net=Vcc:1
]
{
T 51100 53850 5 10 1 1 0 3 1
net=Vctl:1
}
C 54000 53600 1 0 0 EMBEDDEDgeneric-power.sym
[
P 54200 53600 54200 53800 1 0 0
{
T 54250 53650 5 6 0 1 0 0 1
pinnumber=1
T 54250 53650 5 6 0 0 0 0 1
pinseq=1
T 54250 53650 5 6 0 1 0 0 1
pinlabel=1
T 54250 53650 5 6 0 1 0 0 1
pintype=pwr
}
L 54050 53800 54350 53800 3 0 0 0 -1 -1
T 54200 53850 8 10 0 1 0 3 1
net=Vcc:1
]
{
T 54200 53850 5 10 1 1 0 3 1
net=Vctl:1
}
C 57100 54300 1 90 0 EMBEDDEDresistor-2.sym
[
P 57000 55200 57000 55050 1 0 0
{
T 56950 55100 5 8 0 1 90 0 1
pinnumber=2
T 56950 55100 5 8 0 0 90 0 1
pinseq=2
T 56950 55100 5 8 0 1 90 0 1
pinlabel=2
T 56950 55100 5 8 0 1 90 0 1
pintype=pas
}
P 57000 54300 57000 54450 1 0 0
{
T 56950 54400 5 8 0 1 90 0 1
pinnumber=1
T 56950 54400 5 8 0 0 90 0 1
pinseq=1
T 56950 54400 5 8 0 1 90 0 1
pinlabel=1
T 56950 54400 5 8 0 1 90 0 1
pintype=pas
}
B 56900 54450 200 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 56750 54700 5 10 0 0 90 0 1
device=RESISTOR
T 56800 54500 8 10 0 1 90 0 1
refdes=R?
]
{
T 56800 54500 5 10 1 1 90 0 1
refdes=R1
T 57100 54300 5 10 0 0 90 0 1
footprint=AXIAL_LAY 400
}
C 56800 55300 1 0 0 EMBEDDEDgeneric-power.sym
[
P 57000 55300 57000 55500 1 0 0
{
T 57050 55350 5 6 0 1 0 0 1
pinnumber=1
T 57050 55350 5 6 0 0 0 0 1
pinseq=1
T 57050 55350 5 6 0 1 0 0 1
pinlabel=1
T 57050 55350 5 6 0 1 0 0 1
pintype=pwr
}
L 56850 55500 57150 55500 3 0 0 0 -1 -1
T 57000 55550 8 10 0 1 0 3 1
net=Vcc:1
]
{
T 57000 55550 5 10 1 1 0 3 1
net=Vctl:1
}
N 57000 55300 57000 55200 4
C 57100 53100 1 90 0 EMBEDDEDresistor-2.sym
[
P 57000 54000 57000 53850 1 0 0
{
T 56950 53900 5 8 0 1 90 0 1
pinnumber=2
T 56950 53900 5 8 0 0 90 0 1
pinseq=2
T 56950 53900 5 8 0 1 90 0 1
pinlabel=2
T 56950 53900 5 8 0 1 90 0 1
pintype=pas
}
P 57000 53100 57000 53250 1 0 0
{
T 56950 53200 5 8 0 1 90 0 1
pinnumber=1
T 56950 53200 5 8 0 0 90 0 1
pinseq=1
T 56950 53200 5 8 0 1 90 0 1
pinlabel=1
T 56950 53200 5 8 0 1 90 0 1
pintype=pas
}
B 56900 53250 200 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 56750 53500 5 10 0 0 90 0 1
device=RESISTOR
T 56800 53300 8 10 0 1 90 0 1
refdes=R?
]
{
T 56800 53300 5 10 1 1 90 0 1
refdes=R2
T 57100 53100 5 10 0 0 90 0 1
footprint=AXIAL_LAY 600
}
C 56900 52700 1 0 0 EMBEDDEDnet-gnd-1.sym
[
T 57100 52900 5 5 0 1 180 6 1
value=GND
T 57100 52950 8 5 0 0 0 0 1
net=GND:1
T 57000 53300 5 10 0 0 0 0 1
author=Robert Paciorek <rrp@opcode.eu.org>
T 57000 53500 5 10 0 0 0 0 1
dist-license=dual X11 or GPL
T 57000 53700 5 10 0 0 0 0 1
use-license=free/unlimited
T 57000 53100 5 10 0 1 0 0 1
comment=Earth Ground
P 57000 52800 57000 53000 1 0 1
{
T 57200 52300 5 5 0 0 270 0 1
pinseq=1
T 56950 52895 5 5 0 0 90 0 1
pinnumber=1
}
L 56900 52800 57100 52800 3 0 0 0 -1 -1
L 56940 52755 57060 52755 3 0 0 0 -1 -1
L 56980 52715 57020 52715 3 0 0 0 -1 -1
]
N 57000 53100 57000 53000 4
N 57000 54300 57000 54000 4
C 57300 54300 1 270 0 EMBEDDEDgeneric-power.sym
[
P 57300 54100 57500 54100 1 0 0
{
T 57350 54050 5 6 0 1 270 0 1
pinnumber=1
T 57350 54050 5 6 0 0 270 0 1
pinseq=1
T 57350 54050 5 6 0 1 270 0 1
pinlabel=1
T 57350 54050 5 6 0 1 270 0 1
pintype=pwr
}
L 57500 54250 57500 53950 3 0 0 0 -1 -1
T 57550 54100 8 10 0 1 270 3 1
net=Vcc:1
]
{
T 57450 54100 5 10 1 1 270 3 1
net=Vref_1D:1
}
N 57000 54100 57300 54100 4
C 58300 54300 1 90 0 EMBEDDEDresistor-2.sym
[
P 58200 55200 58200 55050 1 0 0
{
T 58150 55100 5 8 0 1 90 0 1
pinnumber=2
T 58150 55100 5 8 0 0 90 0 1
pinseq=2
T 58150 55100 5 8 0 1 90 0 1
pinlabel=2
T 58150 55100 5 8 0 1 90 0 1
pintype=pas
}
P 58200 54300 58200 54450 1 0 0
{
T 58150 54400 5 8 0 1 90 0 1
pinnumber=1
T 58150 54400 5 8 0 0 90 0 1
pinseq=1
T 58150 54400 5 8 0 1 90 0 1
pinlabel=1
T 58150 54400 5 8 0 1 90 0 1
pintype=pas
}
B 58100 54450 200 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 57950 54700 5 10 0 0 90 0 1
device=RESISTOR
T 58000 54500 8 10 0 1 90 0 1
refdes=R?
]
{
T 58000 54500 5 10 1 1 90 0 1
refdes=R3
T 58300 54300 5 10 0 0 90 0 1
footprint=AXIAL_LAY 330
}
C 58000 55300 1 0 0 EMBEDDEDgeneric-power.sym
[
P 58200 55300 58200 55500 1 0 0
{
T 58250 55350 5 6 0 1 0 0 1
pinnumber=1
T 58250 55350 5 6 0 0 0 0 1
pinseq=1
T 58250 55350 5 6 0 1 0 0 1
pinlabel=1
T 58250 55350 5 6 0 1 0 0 1
pintype=pwr
}
L 58050 55500 58350 55500 3 0 0 0 -1 -1
T 58200 55550 8 10 0 1 0 3 1
net=Vcc:1
]
{
T 58200 55550 5 10 1 1 0 3 1
net=Vctl:1
}
N 58200 55300 58200 55200 4
C 58300 53100 1 90 0 EMBEDDEDresistor-2.sym
[
P 58200 54000 58200 53850 1 0 0
{
T 58150 53900 5 8 0 1 90 0 1
pinnumber=2
T 58150 53900 5 8 0 0 90 0 1
pinseq=2
T 58150 53900 5 8 0 1 90 0 1
pinlabel=2
T 58150 53900 5 8 0 1 90 0 1
pintype=pas
}
P 58200 53100 58200 53250 1 0 0
{
T 58150 53200 5 8 0 1 90 0 1
pinnumber=1
T 58150 53200 5 8 0 0 90 0 1
pinseq=1
T 58150 53200 5 8 0 1 90 0 1
pinlabel=1
T 58150 53200 5 8 0 1 90 0 1
pintype=pas
}
B 58100 53250 200 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 57950 53500 5 10 0 0 90 0 1
device=RESISTOR
T 58000 53300 8 10 0 1 90 0 1
refdes=R?
]
{
T 58000 53300 5 10 1 1 90 0 1
refdes=R4
T 58300 53100 5 10 0 0 90 0 1
footprint=AXIAL_LAY 500
}
C 58100 52700 1 0 0 EMBEDDEDnet-gnd-1.sym
[
T 58300 52900 5 5 0 1 180 6 1
value=GND
T 58300 52950 8 5 0 0 0 0 1
net=GND:1
T 58200 53300 5 10 0 0 0 0 1
author=Robert Paciorek <rrp@opcode.eu.org>
T 58200 53500 5 10 0 0 0 0 1
dist-license=dual X11 or GPL
T 58200 53700 5 10 0 0 0 0 1
use-license=free/unlimited
T 58200 53100 5 10 0 1 0 0 1
comment=Earth Ground
P 58200 52800 58200 53000 1 0 1
{
T 58400 52300 5 5 0 0 270 0 1
pinseq=1
T 58150 52895 5 5 0 0 90 0 1
pinnumber=1
}
L 58100 52800 58300 52800 3 0 0 0 -1 -1
L 58140 52755 58260 52755 3 0 0 0 -1 -1
L 58180 52715 58220 52715 3 0 0 0 -1 -1
]
N 58200 53100 58200 53000 4
N 58200 54300 58200 54000 4
C 58500 54300 1 270 0 EMBEDDEDgeneric-power.sym
[
P 58500 54100 58700 54100 1 0 0
{
T 58550 54050 5 6 0 1 270 0 1
pinnumber=1
T 58550 54050 5 6 0 0 270 0 1
pinseq=1
T 58550 54050 5 6 0 1 270 0 1
pinlabel=1
T 58550 54050 5 6 0 1 270 0 1
pintype=pwr
}
L 58700 54250 58700 53950 3 0 0 0 -1 -1
T 58750 54100 8 10 0 1 270 3 1
net=Vcc:1
]
{
T 58650 54100 5 10 1 1 270 3 1
net=Vref_1U:1
}
N 58200 54100 58500 54100 4
C 57100 50700 1 90 0 EMBEDDEDresistor-2.sym
[
P 57000 51600 57000 51450 1 0 0
{
T 56950 51500 5 8 0 1 90 0 1
pinnumber=2
T 56950 51500 5 8 0 0 90 0 1
pinseq=2
T 56950 51500 5 8 0 1 90 0 1
pinlabel=2
T 56950 51500 5 8 0 1 90 0 1
pintype=pas
}
P 57000 50700 57000 50850 1 0 0
{
T 56950 50800 5 8 0 1 90 0 1
pinnumber=1
T 56950 50800 5 8 0 0 90 0 1
pinseq=1
T 56950 50800 5 8 0 1 90 0 1
pinlabel=1
T 56950 50800 5 8 0 1 90 0 1
pintype=pas
}
B 56900 50850 200 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 56750 51100 5 10 0 0 90 0 1
device=RESISTOR
T 56800 50900 8 10 0 1 90 0 1
refdes=R?
]
{
T 56800 50900 5 10 1 1 90 0 1
refdes=R5
T 57100 50700 5 10 0 0 90 0 1
footprint=AXIAL_LAY 330
}
C 56800 51700 1 0 0 EMBEDDEDgeneric-power.sym
[
P 57000 51700 57000 51900 1 0 0
{
T 57050 51750 5 6 0 1 0 0 1
pinnumber=1
T 57050 51750 5 6 0 0 0 0 1
pinseq=1
T 57050 51750 5 6 0 1 0 0 1
pinlabel=1
T 57050 51750 5 6 0 1 0 0 1
pintype=pwr
}
L 56850 51900 57150 51900 3 0 0 0 -1 -1
T 57000 51950 8 10 0 1 0 3 1
net=Vcc:1
]
{
T 57000 51950 5 10 1 1 0 3 1
net=Vctl:1
}
N 57000 51700 57000 51600 4
C 57100 49500 1 90 0 EMBEDDEDresistor-2.sym
[
P 57000 50400 57000 50250 1 0 0
{
T 56950 50300 5 8 0 1 90 0 1
pinnumber=2
T 56950 50300 5 8 0 0 90 0 1
pinseq=2
T 56950 50300 5 8 0 1 90 0 1
pinlabel=2
T 56950 50300 5 8 0 1 90 0 1
pintype=pas
}
P 57000 49500 57000 49650 1 0 0
{
T 56950 49600 5 8 0 1 90 0 1
pinnumber=1
T 56950 49600 5 8 0 0 90 0 1
pinseq=1
T 56950 49600 5 8 0 1 90 0 1
pinlabel=1
T 56950 49600 5 8 0 1 90 0 1
pintype=pas
}
B 56900 49650 200 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 56750 49900 5 10 0 0 90 0 1
device=RESISTOR
T 56800 49700 8 10 0 1 90 0 1
refdes=R?
]
{
T 56800 49700 5 10 1 1 90 0 1
refdes=R6
T 57100 49500 5 10 0 0 90 0 1
footprint=AXIAL_LAY 320
}
C 56900 49100 1 0 0 EMBEDDEDnet-gnd-1.sym
[
T 57100 49300 5 5 0 1 180 6 1
value=GND
T 57100 49350 8 5 0 0 0 0 1
net=GND:1
T 57000 49700 5 10 0 0 0 0 1
author=Robert Paciorek <rrp@opcode.eu.org>
T 57000 49900 5 10 0 0 0 0 1
dist-license=dual X11 or GPL
T 57000 50100 5 10 0 0 0 0 1
use-license=free/unlimited
T 57000 49500 5 10 0 1 0 0 1
comment=Earth Ground
P 57000 49200 57000 49400 1 0 1
{
T 57200 48700 5 5 0 0 270 0 1
pinseq=1
T 56950 49295 5 5 0 0 90 0 1
pinnumber=1
}
L 56900 49200 57100 49200 3 0 0 0 -1 -1
L 56940 49155 57060 49155 3 0 0 0 -1 -1
L 56980 49115 57020 49115 3 0 0 0 -1 -1
]
N 57000 49500 57000 49400 4
N 57000 50700 57000 50400 4
C 57300 50700 1 270 0 EMBEDDEDgeneric-power.sym
[
P 57300 50500 57500 50500 1 0 0
{
T 57350 50450 5 6 0 1 270 0 1
pinnumber=1
T 57350 50450 5 6 0 0 270 0 1
pinseq=1
T 57350 50450 5 6 0 1 270 0 1
pinlabel=1
T 57350 50450 5 6 0 1 270 0 1
pintype=pwr
}
L 57500 50650 57500 50350 3 0 0 0 -1 -1
T 57550 50500 8 10 0 1 270 3 1
net=Vcc:1
]
{
T 57450 50500 5 10 1 1 270 3 1
net=Vref_2D:1
}
N 57000 50500 57300 50500 4
C 58300 50700 1 90 0 EMBEDDEDresistor-2.sym
[
P 58200 51600 58200 51450 1 0 0
{
T 58150 51500 5 8 0 1 90 0 1
pinnumber=2
T 58150 51500 5 8 0 0 90 0 1
pinseq=2
T 58150 51500 5 8 0 1 90 0 1
pinlabel=2
T 58150 51500 5 8 0 1 90 0 1
pintype=pas
}
P 58200 50700 58200 50850 1 0 0
{
T 58150 50800 5 8 0 1 90 0 1
pinnumber=1
T 58150 50800 5 8 0 0 90 0 1
pinseq=1
T 58150 50800 5 8 0 1 90 0 1
pinlabel=1
T 58150 50800 5 8 0 1 90 0 1
pintype=pas
}
B 58100 50850 200 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 57950 51100 5 10 0 0 90 0 1
device=RESISTOR
T 58000 50900 8 10 0 1 90 0 1
refdes=R?
]
{
T 58000 50900 5 10 1 1 90 0 1
refdes=R7
T 58300 50700 5 10 0 0 90 0 1
footprint=AXIAL_LAY 330
}
C 58000 51700 1 0 0 EMBEDDEDgeneric-power.sym
[
P 58200 51700 58200 51900 1 0 0
{
T 58250 51750 5 6 0 1 0 0 1
pinnumber=1
T 58250 51750 5 6 0 0 0 0 1
pinseq=1
T 58250 51750 5 6 0 1 0 0 1
pinlabel=1
T 58250 51750 5 6 0 1 0 0 1
pintype=pwr
}
L 58050 51900 58350 51900 3 0 0 0 -1 -1
T 58200 51950 8 10 0 1 0 3 1
net=Vcc:1
]
{
T 58200 51950 5 10 1 1 0 3 1
net=Vctl:1
}
N 58200 51700 58200 51600 4
C 58300 49500 1 90 0 EMBEDDEDresistor-2.sym
[
P 58200 50400 58200 50250 1 0 0
{
T 58150 50300 5 8 0 1 90 0 1
pinnumber=2
T 58150 50300 5 8 0 0 90 0 1
pinseq=2
T 58150 50300 5 8 0 1 90 0 1
pinlabel=2
T 58150 50300 5 8 0 1 90 0 1
pintype=pas
}
P 58200 49500 58200 49650 1 0 0
{
T 58150 49600 5 8 0 1 90 0 1
pinnumber=1
T 58150 49600 5 8 0 0 90 0 1
pinseq=1
T 58150 49600 5 8 0 1 90 0 1
pinlabel=1
T 58150 49600 5 8 0 1 90 0 1
pintype=pas
}
B 58100 49650 200 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 57950 49900 5 10 0 0 90 0 1
device=RESISTOR
T 58000 49700 8 10 0 1 90 0 1
refdes=R?
]
{
T 58000 49700 5 10 1 1 90 0 1
refdes=R8
T 58300 49500 5 10 0 0 90 0 1
footprint=AXIAL_LAY 400
}
C 58100 49100 1 0 0 EMBEDDEDnet-gnd-1.sym
[
T 58300 49300 5 5 0 1 180 6 1
value=GND
T 58300 49350 8 5 0 0 0 0 1
net=GND:1
T 58200 49700 5 10 0 0 0 0 1
author=Robert Paciorek <rrp@opcode.eu.org>
T 58200 49900 5 10 0 0 0 0 1
dist-license=dual X11 or GPL
T 58200 50100 5 10 0 0 0 0 1
use-license=free/unlimited
T 58200 49500 5 10 0 1 0 0 1
comment=Earth Ground
P 58200 49200 58200 49400 1 0 1
{
T 58400 48700 5 5 0 0 270 0 1
pinseq=1
T 58150 49295 5 5 0 0 90 0 1
pinnumber=1
}
L 58100 49200 58300 49200 3 0 0 0 -1 -1
L 58140 49155 58260 49155 3 0 0 0 -1 -1
L 58180 49115 58220 49115 3 0 0 0 -1 -1
]
N 58200 49500 58200 49400 4
N 58200 50700 58200 50400 4
C 58500 50700 1 270 0 EMBEDDEDgeneric-power.sym
[
P 58500 50500 58700 50500 1 0 0
{
T 58550 50450 5 6 0 1 270 0 1
pinnumber=1
T 58550 50450 5 6 0 0 270 0 1
pinseq=1
T 58550 50450 5 6 0 1 270 0 1
pinlabel=1
T 58550 50450 5 6 0 1 270 0 1
pintype=pwr
}
L 58700 50650 58700 50350 3 0 0 0 -1 -1
T 58750 50500 8 10 0 1 270 3 1
net=Vcc:1
]
{
T 58650 50500 5 10 1 1 270 3 1
net=Vref_2U:1
}
N 58200 50500 58500 50500 4
T 44400 43200 9 10 1 0 0 0 4
zakładamy pochylenie modułów o 45 stopni
	- pozwala to na redukcję wymaganej wysokości z 35 mm do 35/sqrt(2) = 25 mm
	- wymaga zwiększenia szerokości przerwy pomiędzy złączami kolejnych
	   modułów z 7mm do 7*sqrt(2) = 10 mm
N 48300 48500 47500 48500 4
{
T 47800 48500 5 10 1 1 0 0 1
netname=INT
}
N 48300 48100 47500 48100 4
{
T 47500 48100 5 10 1 1 0 0 1
netname=INT_ACK
}
N 51400 48500 50600 48500 4
{
T 50900 48500 5 10 1 1 0 0 1
netname=INT
}
N 51400 48100 50600 48100 4
{
T 50600 48100 5 10 1 1 0 0 1
netname=INT_ACK
}
N 54500 48500 53700 48500 4
{
T 54000 48500 5 10 1 1 0 0 1
netname=INT
}
N 54500 48100 53700 48100 4
{
T 53700 48100 5 10 1 1 0 0 1
netname=INT_ACK
}
