{
   guistr: "# # String gsaved with Nlview 6.5.5  2015-06-26 bk=1.3371 VDI=38 GEI=35 GUI=JA:1.8
#  -string -flagsOSRD
preplace port DDR -pg 1 -y 1390 -defaultsOSRD
preplace port ddr3_sdram -pg 1 -y 1480 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 1410 -defaultsOSRD
preplace port reset -pg 1 -y 1600 -defaultsOSRD
preplace port sys_diff_clock -pg 1 -y 1380 -defaultsOSRD
preplace inst rst_mig_7series_0_100M -pg 1 -lvl 4 -y 1300 -defaultsOSRD
preplace inst axi_mem_intercon_1 -pg 1 -lvl 3 -y 740 -defaultsOSRD
preplace inst mig_7series_0 -pg 1 -lvl 6 -y 1520 -defaultsOSRD
preplace inst axi_bram_ctrl_SR_0 -pg 1 -lvl 4 -y 870 -defaultsOSRD
preplace inst axi_bram_ctrl_SR_0_bram -pg 1 -lvl 5 -y 1070 -defaultsOSRD
preplace inst axi_bram_ctrl_SR_1 -pg 1 -lvl 4 -y 1000 -defaultsOSRD
preplace inst axi_bram_ctrl_SR_2 -pg 1 -lvl 4 -y 1150 -defaultsOSRD
preplace inst rst_processing_system7_0_50M -pg 1 -lvl 1 -y 310 -defaultsOSRD
preplace inst axi_bram_ctrl_SR_2_bram -pg 1 -lvl 5 -y 1250 -defaultsOSRD
preplace inst axi_bram_ctrl_ITable_bram -pg 1 -lvl 5 -y 980 -defaultsOSRD
preplace inst sequencer_0 -pg 1 -lvl 4 -y 130 -defaultsOSRD
preplace inst axi_bram_ctrl_ITable -pg 1 -lvl 4 -y 740 -defaultsOSRD
preplace inst sequencer_1 -pg 1 -lvl 2 -y 330 -defaultsOSRD
preplace inst axi_bram_ctrl_SR_1_bram -pg 1 -lvl 5 -y 1160 -defaultsOSRD
preplace inst sequencer_2 -pg 1 -lvl 2 -y 1490 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 5 -y 470 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 2 -y 1200 -defaultsOSRD
preplace netloc processing_system7_0_DDR 1 2 5 NJ 1160 NJ 1070 NJ 1390 NJ 1390 NJ
preplace netloc mig_7series_0_mmcm_locked 1 3 4 1370 1410 NJ 1410 NJ 1410 2490
preplace netloc sequencer_0_m_axi_ctable_c 1 4 1 N
preplace netloc sequencer_2_m_axi_ctable_a 1 2 3 NJ 240 NJ 300 1790
preplace netloc sequencer_0_m_axi_sr_mem 1 2 3 970 230 NJ 240 1740
preplace netloc mig_7series_0_DDR3 1 6 1 NJ
preplace netloc rst_processing_system7_0_50M_interconnect_aresetn 1 1 2 NJ 220 890
preplace netloc sequencer_1_m_axi_itable 1 2 1 930
preplace netloc sequencer_1_m_axi_ctable_a 1 2 3 NJ 250 NJ 250 1760
preplace netloc axi_bram_ctrl_SR_1_BRAM_PORTA 1 4 1 NJ
preplace netloc axi_mem_intercon_1_M00_AXI 1 3 1 1340
preplace netloc processing_system7_0_M_AXI_GP0 1 2 3 NJ 10 NJ 10 1780
preplace netloc axi_mem_intercon_1_M06_AXI 1 1 3 390 190 NJ 190 1290
preplace netloc sequencer_2_m_axi_sr_mem 1 2 1 970
preplace netloc sequencer_2_m_axi_ctable_c 1 2 3 NJ 310 NJ 310 1800
preplace netloc axi_mem_intercon_1_M02_AXI 1 3 1 1320
preplace netloc processing_system7_0_M_AXI_GP1 1 2 1 920
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 3 10 160 NJ 160 800
preplace netloc axi_mem_intercon_1_M05_AXI 1 1 3 400 210 NJ 210 1280
preplace netloc sequencer_1_m_axi_ctable_c 1 2 3 NJ 20 NJ 20 1770
preplace netloc sequencer_0_m_axi_ctable_t 1 4 1 N
preplace netloc sequencer_0_m_axi_ctable_g 1 4 1 N
preplace netloc axi_mem_intercon_1_M01_AXI 1 3 1 1330
preplace netloc axi_mem_intercon_M00_AXI 1 5 1 2220
preplace netloc sys_diff_clock_1 1 0 6 NJ 1380 NJ 1380 NJ 1380 NJ 1400 NJ 1400 NJ
preplace netloc rst_processing_system7_0_50M_peripheral_aresetn 1 1 4 370 180 900 220 1360 450 1870
preplace netloc sequencer_2_m_axi_itable 1 2 1 960
preplace netloc mig_7series_0_ui_clk 1 1 6 400 1360 NJ 1360 1310 1390 1820 1380 NJ 1380 2500
preplace netloc axi_mem_intercon_1_M04_AXI 1 3 1 1300
preplace netloc sequencer_1_m_axi_sr_mem 1 2 1 880
preplace netloc rst_mig_7series_0_100M_interconnect_aresetn 1 4 1 1880
preplace netloc rst_mig_7series_0_100M_peripheral_aresetn 1 4 2 1900 1340 NJ
preplace netloc sequencer_2_m_axi_ctable_t 1 2 3 NJ 320 NJ 320 1810
preplace netloc sequencer_2_m_axi_ctable_g 1 2 3 NJ 270 NJ 270 N
preplace netloc axi_bram_ctrl_SR_0_BRAM_PORTA 1 4 1 NJ
preplace netloc processing_system7_0_FIXED_IO 1 2 5 NJ 1170 NJ 1080 NJ 1430 NJ 1430 NJ
preplace netloc sequencer_1_m_axi_ctable_t 1 2 3 NJ 280 NJ 280 1780
preplace netloc sequencer_1_m_axi_ctable_g 1 2 3 NJ 260 NJ 260 1770
preplace netloc axi_bram_ctrl_SR_2_BRAM_PORTA 1 4 1 NJ
preplace netloc mig_7series_0_ui_clk_sync_rst 1 3 4 1340 1420 NJ 1420 NJ 1420 2480
preplace netloc processing_system7_0_FCLK_CLK0 1 0 5 20 220 360 170 840 170 1350 430 1890
preplace netloc sequencer_0_m_axi_itable 1 2 3 980 290 NJ 290 1750
preplace netloc reset_1 1 0 6 NJ 1600 NJ 1600 NJ 1530 NJ 1530 NJ 1530 NJ
preplace netloc sequencer_0_m_axi_ctable_a 1 4 1 N
preplace netloc axi_mem_intercon_1_M03_AXI 1 3 1 1310
preplace netloc axi_bram_ctrl_ITable_BRAM_PORTA 1 4 1 NJ
levelinfo -pg 1 -10 190 600 1130 1560 2050 2350 2530 -top 0 -bot 1620
",
}
{
   da_axi4_cnt: "37",
   da_board_cnt: "1",
   da_bram_cntlr_cnt: "5",
   da_ps7_cnt: "1",
}