
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035985                       # Number of seconds simulated
sim_ticks                                 35985145938                       # Number of ticks simulated
final_tick                               565549525875                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 280581                       # Simulator instruction rate (inst/s)
host_op_rate                                   360894                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2329623                       # Simulator tick rate (ticks/s)
host_mem_usage                               16919408                       # Number of bytes of host memory used
host_seconds                                 15446.77                       # Real time elapsed on the host
sim_insts                                  4334065921                       # Number of instructions simulated
sim_ops                                    5574641728                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3546112                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2875136                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      3916544                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1384448                       # Number of bytes read from this memory
system.physmem.bytes_read::total             11729280                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7040                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2338560                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2338560                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        27704                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        22462                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        30598                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        10816                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 91635                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           18270                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                18270                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        39127                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     98543772                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        49798                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     79897856                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        46241                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data    108837797                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        60469                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     38472763                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               325947824                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        39127                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        49798                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        46241                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        60469                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             195636                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          64986814                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               64986814                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          64986814                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        39127                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     98543772                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        49798                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     79897856                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        46241                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data    108837797                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        60469                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     38472763                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              390934638                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                86295315                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30997932                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25421322                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2019431                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13206949                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12097001                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3162863                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87161                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32073086                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170369939                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30997932                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15259864                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36607132                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10830779                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7010828                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15686677                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       806067                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84469406                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.478701                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.331191                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47862274     56.66%     56.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3655607      4.33%     60.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3191754      3.78%     64.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3442104      4.07%     68.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3002373      3.55%     72.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1580695      1.87%     74.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1029804      1.22%     75.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2721142      3.22%     78.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17983653     21.29%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84469406                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.359208                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.974266                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33726198                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6598229                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34832458                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       540620                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8771892                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5082543                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6621                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202082477                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51170                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8771892                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35402185                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3012652                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       903491                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33667801                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2711377                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195220827                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        15453                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1684570                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       751094                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          193                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271199232                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    910402001                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    910402001                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102939968                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34055                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18033                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7235424                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19242466                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10030751                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       245576                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3245818                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         184040906                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34035                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147889767                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       281969                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61085475                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186624688                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1991                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84469406                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.750809                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.908022                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30207606     35.76%     35.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17848673     21.13%     56.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12019035     14.23%     71.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7639133      9.04%     80.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7531721      8.92%     89.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4431211      5.25%     94.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3395068      4.02%     98.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       743394      0.88%     99.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       653565      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84469406                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1083957     70.01%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            43      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        203646     13.15%     83.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       260603     16.83%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121653860     82.26%     82.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2019888      1.37%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15765584     10.66%     94.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8434413      5.70%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147889767                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.713764                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1548249                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010469                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    382079154                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245161472                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143736182                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149438016                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       263967                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7030337                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          507                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1080                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2289078                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          571                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8771892                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2214501                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       165780                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    184074941                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       315762                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19242466                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10030751                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18013                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        120996                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         7901                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1080                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1238112                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1126431                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2364543                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145305188                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14809693                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2584575                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            23004254                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20591277                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8194561                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.683813                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143883020                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143736182                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93767759                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261873322                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.665631                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358065                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61656269                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2045205                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75697514                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.617252                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.168824                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30381862     40.14%     40.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20455264     27.02%     67.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8378663     11.07%     78.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4288800      5.67%     83.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3689525      4.87%     88.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1812076      2.39%     91.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1998382      2.64%     93.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1009378      1.33%     95.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3683564      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75697514                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3683564                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256092139                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376936608                       # The number of ROB writes
system.switch_cpus0.timesIdled                  46930                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1825909                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.862953                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.862953                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.158811                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.158811                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       656100562                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197174235                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189504943                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                86295315                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31164966                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     27255968                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1969894                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15562786                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        14983699                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2239855                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        62672                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     36750758                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             173439396                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31164966                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     17223554                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35691311                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9682604                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4464057                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         18116809                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       782125                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84607635                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.359335                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.169471                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48916324     57.82%     57.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1765380      2.09%     59.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3228089      3.82%     63.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3027773      3.58%     67.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         5005447      5.92%     73.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5210924      6.16%     79.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1233534      1.46%     80.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          926018      1.09%     81.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15294146     18.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84607635                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.361143                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.009836                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        37918522                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4311244                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34544953                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       137078                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7695837                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3383046                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5670                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     194031934                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1389                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7695837                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        39514774                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1604773                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       471906                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33075697                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2244647                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     188933478                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           53                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        753564                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       929734                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    250809649                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    859909538                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    859909538                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    163307998                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        87501585                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        22248                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10875                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5964088                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     29116157                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6312569                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       105172                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2071862                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         178836188                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21727                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150994213                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       201226                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     53521106                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    147029097                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           23                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84607635                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.784641                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.839709                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29344769     34.68%     34.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15796883     18.67%     53.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13754481     16.26%     69.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8408187      9.94%     79.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8806785     10.41%     89.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5185404      6.13%     96.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2286762      2.70%     98.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       605837      0.72%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       418527      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84607635                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         590889     66.14%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        191925     21.48%     87.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       110543     12.37%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118398585     78.41%     78.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1187963      0.79%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10854      0.01%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     26030679     17.24%     96.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5366132      3.55%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150994213                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.749738                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             893357                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005916                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    387690641                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    232379479                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    146090360                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151887570                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       369233                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8295949                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          911                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          459                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1546067                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7695837                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         903370                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        71012                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    178857917                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       210023                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     29116157                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6312569                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10875                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         34194                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          259                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          459                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1050642                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1161719                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2212361                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    148185942                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     25028082                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2808268                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            30262591                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22403023                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5234509                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.717196                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             146252914                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            146090360                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         89735603                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        218847473                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.692912                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.410037                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    109762148                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124653042                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     54205646                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21704                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1975120                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76911798                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.620727                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.319900                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     35466742     46.11%     46.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16262079     21.14%     67.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9104439     11.84%     79.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3077502      4.00%     83.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2951319      3.84%     86.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1229190      1.60%     88.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3304388      4.30%     92.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       957087      1.24%     94.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4559052      5.93%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76911798                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    109762148                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124653042                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25586697                       # Number of memory references committed
system.switch_cpus1.commit.loads             20820198                       # Number of loads committed
system.switch_cpus1.commit.membars              10852                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19524237                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108804015                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1681863                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4559052                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           251211434                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          365419616                       # The number of ROB writes
system.switch_cpus1.timesIdled                  39013                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1687680                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          109762148                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124653042                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    109762148                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.786203                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.786203                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.271936                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.271936                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       685591530                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      191430773                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      200079057                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21704                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                86295315                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30804976                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25034114                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2100130                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13054731                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12038756                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3251102                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        89224                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     30915847                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             170861957                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30804976                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15289858                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             37581351                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11282908                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6471280                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15140606                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       901803                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84104657                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.509656                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.304145                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46523306     55.32%     55.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3295022      3.92%     59.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2670509      3.18%     62.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         6491138      7.72%     70.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1768165      2.10%     72.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2261570      2.69%     74.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1628715      1.94%     76.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          918377      1.09%     77.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18547855     22.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84104657                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.356972                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.979968                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32344594                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6279561                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         36139453                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       246853                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9094187                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5263055                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        42283                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     204270728                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        82399                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9094187                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        34710530                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1474723                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1299376                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33960567                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3565266                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     197085696                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        41227                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1473645                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1104694                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         3748                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    275893443                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    920131777                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    920131777                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    169222541                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       106670862                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        39866                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22179                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9760790                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18366550                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9362804                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       146077                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2804705                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         186378282                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38317                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        148121866                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       285063                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     64332306                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    196340555                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         5533                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     84104657                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.761161                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.887774                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29221552     34.74%     34.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18173325     21.61%     56.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11741096     13.96%     70.31% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8775232     10.43%     80.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7584053      9.02%     89.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3915685      4.66%     94.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3347645      3.98%     98.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       628406      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       717663      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84104657                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         866839     71.03%     71.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             6      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        176477     14.46%     85.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       177009     14.50%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    123405462     83.31%     83.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2109480      1.42%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16391      0.01%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14701347      9.93%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7889186      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     148121866                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.716453                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1220331                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008239                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    381853781                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    250749557                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    144350482                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     149342197                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       558643                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7229586                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2859                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          652                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2397683                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9094187                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         573935                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        81833                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    186416601                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       407283                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18366550                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9362804                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        21925                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         73074                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          652                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1257951                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1178938                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2436889                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    145765062                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13798832                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2356802                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21474737                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20564792                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7675905                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.689142                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             144446502                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            144350482                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         94078736                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        265571271                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.672750                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354250                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     99136476                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    121749083                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     64668367                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32784                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2104378                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75010470                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.623095                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.140723                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29194944     38.92%     38.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20771632     27.69%     66.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8455988     11.27%     77.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4753087      6.34%     84.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3875667      5.17%     89.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1568504      2.09%     91.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1862319      2.48%     93.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       939520      1.25%     95.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3588809      4.78%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75010470                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     99136476                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     121749083                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18102079                       # Number of memory references committed
system.switch_cpus2.commit.loads             11136961                       # Number of loads committed
system.switch_cpus2.commit.membars              16392                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17492952                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        109700364                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2478601                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3588809                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           257839111                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          381934874                       # The number of ROB writes
system.switch_cpus2.timesIdled                  51082                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2190658                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           99136476                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            121749083                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     99136476                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.870470                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.870470                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.148805                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.148805                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       655789500                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      199484298                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      188514929                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32784                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                86295315                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        32268162                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     26327034                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2154945                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13670907                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12714671                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3340013                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        94721                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     33451473                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             175325008                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           32268162                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     16054684                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             38004784                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       11238529                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5323054                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         16288537                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       834331                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     85845093                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.525520                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.335369                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        47840309     55.73%     55.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         3124274      3.64%     59.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         4654674      5.42%     64.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3240858      3.78%     68.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2259700      2.63%     71.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2211412      2.58%     73.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1347740      1.57%     75.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2864047      3.34%     78.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        18302079     21.32%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     85845093                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.373927                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.031686                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        34397460                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5559821                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         36293048                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       529269                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       9065489                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5434846                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          323                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     210002034                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1665                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       9065489                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        36324020                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         531897                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2245634                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         34855994                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2822054                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     203764358                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents       1176689                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       959833                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    285844717                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    948530111                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    948530111                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    175976486                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       109868195                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        36699                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        17550                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          8376214                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18679097                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9565365                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       113044                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3209616                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         189887297                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        35029                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        151703382                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       302092                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     63280201                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    193682466                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           65                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     85845093                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.767176                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.914248                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     30890716     35.98%     35.98% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     16991569     19.79%     55.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12569915     14.64%     70.42% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8219155      9.57%     79.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8209631      9.56%     89.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3974909      4.63%     94.19% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3527788      4.11%     98.30% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       656559      0.76%     99.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       804851      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     85845093                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         827772     71.30%     71.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        163884     14.12%     85.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       169240     14.58%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    126908251     83.66%     83.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1915040      1.26%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17481      0.01%     84.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14912627      9.83%     94.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7949983      5.24%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     151703382                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.757956                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1160896                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007652                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    390714843                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    253202924                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    147506549                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     152864278                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       474166                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7244390                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         6238                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          398                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2294010                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       9065489                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         287762                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        51152                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    189922328                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       656110                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18679097                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9565365                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        17547                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         42647                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          398                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1314265                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1171464                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2485729                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    148916578                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13934954                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2786802                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            21696121                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        21163381                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7761167                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.725662                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             147569892                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            147506549                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         95580283                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        271564507                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.709323                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351962                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    102317366                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    126120518                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     63802086                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34964                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2172216                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     76779604                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.642630                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.172081                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     29572286     38.52%     38.52% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     21891126     28.51%     67.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8267073     10.77%     77.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4629884      6.03%     83.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3936282      5.13%     88.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1760961      2.29%     91.25% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1687160      2.20%     93.44% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1145955      1.49%     94.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3888877      5.06%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     76779604                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    102317366                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     126120518                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18706059                       # Number of memory references committed
system.switch_cpus3.commit.loads             11434704                       # Number of loads committed
system.switch_cpus3.commit.membars              17482                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18298699                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        113540949                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2608514                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3888877                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           262813331                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          388916458                       # The number of ROB writes
system.switch_cpus3.timesIdled                  19774                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 450222                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          102317366                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            126120518                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    102317366                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.843408                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.843408                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.185665                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.185665                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       668808389                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      205224141                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      192995540                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34964                       # number of misc regfile writes
system.l2.replacements                          91656                       # number of replacements
system.l2.tagsinuse                              8192                       # Cycle average of tags in use
system.l2.total_refs                           518355                       # Total number of references to valid blocks.
system.l2.sampled_refs                          99848                       # Sample count of references to valid blocks.
system.l2.avg_refs                           5.191441                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            37.155086                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      0.738488                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2149.337668                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      0.909548                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1716.385488                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      0.944244                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1984.288235                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      1.178786                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    919.745491                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            496.405380                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            274.886017                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            354.762579                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data            255.262990                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.004536                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000090                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.262370                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000111                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.209520                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000115                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.242223                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000144                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.112274                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.060596                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.033555                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.043306                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.031160                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        67960                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        31763                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        41350                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        22956                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  164029                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            34697                       # number of Writeback hits
system.l2.Writeback_hits::total                 34697                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        67960                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        31763                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        41350                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        22956                       # number of demand (read+write) hits
system.l2.demand_hits::total                   164029                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        67960                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        31763                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        41350                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        22956                       # number of overall hits
system.l2.overall_hits::total                  164029                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        27704                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        22462                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        30598                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        10816                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 91635                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        27704                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        22462                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        30598                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        10816                       # number of demand (read+write) misses
system.l2.demand_misses::total                  91635                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        27704                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        22462                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        30598                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        10816                       # number of overall misses
system.l2.overall_misses::total                 91635                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       398501                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1547460091                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       763480                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1213386579                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       641277                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   1628235801                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       833057                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    594372918                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      4986091704                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       398501                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1547460091                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       763480                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1213386579                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       641277                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   1628235801                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       833057                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    594372918                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4986091704                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       398501                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1547460091                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       763480                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1213386579                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       641277                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   1628235801                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       833057                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    594372918                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4986091704                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95664                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        54225                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        71948                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           17                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        33772                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              255664                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        34697                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             34697                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95664                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        54225                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        71948                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        33772                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               255664                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95664                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        54225                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        71948                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        33772                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              255664                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.289597                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.414237                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.425279                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.320265                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.358420                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.289597                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.414237                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.425279                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.320265                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.358420                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.289597                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.414237                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.425279                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.320265                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.358420                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 36227.363636                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 55856.919254                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 54534.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 54019.525376                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst        49329                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 53213.798320                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 49003.352941                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 54953.117419                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54412.524734                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 36227.363636                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 55856.919254                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 54534.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 54019.525376                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst        49329                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 53213.798320                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 49003.352941                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 54953.117419                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54412.524734                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 36227.363636                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 55856.919254                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 54534.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 54019.525376                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst        49329                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 53213.798320                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 49003.352941                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 54953.117419                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54412.524734                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                18270                       # number of writebacks
system.l2.writebacks::total                     18270                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        27704                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        22462                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        30598                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           17                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        10816                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            91635                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        27704                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        22462                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        30598                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        10816                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             91635                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        27704                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        22462                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        30598                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        10816                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            91635                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       334767                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1388937540                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       683126                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1083472987                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       567611                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1452210958                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       736576                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    531937577                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   4458881142                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       334767                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1388937540                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       683126                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1083472987                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       567611                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1452210958                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       736576                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    531937577                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4458881142                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       334767                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1388937540                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       683126                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1083472987                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       567611                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1452210958                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       736576                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    531937577                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4458881142                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.289597                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.414237                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.425279                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.320265                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.358420                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.289597                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.414237                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.425279                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.320265                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.358420                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.289597                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.414237                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.425279                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.320265                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.358420                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 30433.363636                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 50134.909760                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 48794.714286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 48235.819918                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 43662.384615                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 47460.976469                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst        43328                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 49180.619175                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 48659.149255                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 30433.363636                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 50134.909760                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 48794.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 48235.819918                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 43662.384615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 47460.976469                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst        43328                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 49180.619175                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 48659.149255                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 30433.363636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 50134.909760                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 48794.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 48235.819918                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 43662.384615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 47460.976469                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst        43328                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 49180.619175                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 48659.149255                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996466                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015694326                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843365.382940                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996466                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883007                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15686665                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15686665                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15686665                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15686665                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15686665                       # number of overall hits
system.cpu0.icache.overall_hits::total       15686665                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           12                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           12                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           12                       # number of overall misses
system.cpu0.icache.overall_misses::total           12                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       488153                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       488153                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       488153                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       488153                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       488153                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       488153                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15686677                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15686677                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15686677                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15686677                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15686677                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15686677                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 40679.416667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 40679.416667                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 40679.416667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 40679.416667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 40679.416667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 40679.416667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       410171                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       410171                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       410171                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       410171                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       410171                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       410171                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 37288.272727                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 37288.272727                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 37288.272727                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 37288.272727                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 37288.272727                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 37288.272727                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95664                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191905973                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95920                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2000.687792                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.513234                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.486766                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916067                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083933                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11641476                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11641476                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709480                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709480                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17173                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17173                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19350956                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19350956                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19350956                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19350956                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       359832                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       359832                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           45                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       359877                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        359877                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       359877                       # number of overall misses
system.cpu0.dcache.overall_misses::total       359877                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  12163501215                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  12163501215                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1859564                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1859564                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  12165360779                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  12165360779                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  12165360779                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  12165360779                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     12001308                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     12001308                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19710833                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19710833                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19710833                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19710833                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029983                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029983                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018258                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018258                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018258                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018258                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 33803.278238                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 33803.278238                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 41323.644444                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 41323.644444                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 33804.218605                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 33804.218605                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 33804.218605                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 33804.218605                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        11239                       # number of writebacks
system.cpu0.dcache.writebacks::total            11239                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       264168                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       264168                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           45                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           45                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       264213                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       264213                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       264213                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       264213                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95664                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95664                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95664                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95664                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95664                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95664                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2179010536                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2179010536                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2179010536                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2179010536                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2179010536                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2179010536                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007971                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007971                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004853                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004853                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004853                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004853                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 22777.748537                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 22777.748537                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 22777.748537                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22777.748537                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 22777.748537                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22777.748537                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.995107                       # Cycle average of tags in use
system.cpu1.icache.total_refs               929582784                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1718267.622921                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.995107                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022428                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866979                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     18116794                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18116794                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     18116794                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18116794                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     18116794                       # number of overall hits
system.cpu1.icache.overall_hits::total       18116794                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       889601                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       889601                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       889601                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       889601                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       889601                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       889601                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     18116809                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18116809                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     18116809                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18116809                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     18116809                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18116809                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 59306.733333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 59306.733333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 59306.733333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 59306.733333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 59306.733333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 59306.733333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       783382                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       783382                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       783382                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       783382                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       783382                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       783382                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 55955.857143                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 55955.857143                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 55955.857143                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 55955.857143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 55955.857143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 55955.857143                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 54225                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               232448957                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 54481                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4266.605918                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.840807                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.159193                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.831409                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.168591                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22713252                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22713252                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4744773                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4744773                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10876                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10876                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10852                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10852                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27458025                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27458025                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27458025                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27458025                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       190586                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       190586                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       190586                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        190586                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       190586                       # number of overall misses
system.cpu1.dcache.overall_misses::total       190586                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   8928317405                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8928317405                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   8928317405                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8928317405                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   8928317405                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8928317405                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22903838                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22903838                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4744773                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4744773                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10876                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10876                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10852                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10852                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27648611                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27648611                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27648611                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27648611                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008321                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008321                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006893                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006893                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006893                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006893                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 46846.659277                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 46846.659277                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 46846.659277                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 46846.659277                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 46846.659277                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 46846.659277                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7252                       # number of writebacks
system.cpu1.dcache.writebacks::total             7252                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       136361                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       136361                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       136361                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       136361                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       136361                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       136361                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        54225                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        54225                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        54225                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        54225                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        54225                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        54225                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1526821325                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1526821325                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1526821325                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1526821325                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1526821325                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1526821325                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002368                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002368                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001961                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001961                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001961                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001961                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 28157.147533                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 28157.147533                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 28157.147533                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 28157.147533                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 28157.147533                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 28157.147533                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996757                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1020221344                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2056897.870968                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996757                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020828                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15140589                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15140589                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15140589                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15140589                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15140589                       # number of overall hits
system.cpu2.icache.overall_hits::total       15140589                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       872225                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       872225                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       872225                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       872225                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       872225                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       872225                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15140606                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15140606                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15140606                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15140606                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15140606                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15140606                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 51307.352941                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 51307.352941                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 51307.352941                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 51307.352941                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 51307.352941                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 51307.352941                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       675814                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       675814                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       675814                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       675814                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       675814                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       675814                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 51985.692308                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 51985.692308                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 51985.692308                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 51985.692308                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 51985.692308                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 51985.692308                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 71948                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               181183778                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 72204                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2509.331588                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.713727                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.286273                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901225                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098775                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10480011                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10480011                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6932335                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6932335                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        21480                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        21480                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16392                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16392                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17412346                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17412346                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17412346                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17412346                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       154038                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       154038                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       154038                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        154038                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       154038                       # number of overall misses
system.cpu2.dcache.overall_misses::total       154038                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   6042095274                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   6042095274                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   6042095274                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   6042095274                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   6042095274                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   6042095274                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10634049                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10634049                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6932335                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6932335                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        21480                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        21480                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16392                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16392                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17566384                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17566384                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17566384                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17566384                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014485                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014485                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008769                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008769                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008769                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008769                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 39224.706073                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 39224.706073                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 39224.706073                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 39224.706073                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 39224.706073                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 39224.706073                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8762                       # number of writebacks
system.cpu2.dcache.writebacks::total             8762                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        82090                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        82090                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        82090                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        82090                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        82090                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        82090                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        71948                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        71948                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        71948                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        71948                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        71948                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        71948                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2046319459                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2046319459                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2046319459                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2046319459                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2046319459                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2046319459                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006766                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006766                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004096                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004096                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004096                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004096                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 28441.644785                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 28441.644785                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 28441.644785                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 28441.644785                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 28441.644785                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 28441.644785                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               462.017927                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1022639083                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2208723.721382                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    16.017927                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.025670                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.740413                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     16288518                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       16288518                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     16288518                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        16288518                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     16288518                       # number of overall hits
system.cpu3.icache.overall_hits::total       16288518                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           19                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           19                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           19                       # number of overall misses
system.cpu3.icache.overall_misses::total           19                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      1010891                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      1010891                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      1010891                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      1010891                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      1010891                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      1010891                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     16288537                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     16288537                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     16288537                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     16288537                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     16288537                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     16288537                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 53204.789474                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 53204.789474                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 53204.789474                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 53204.789474                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 53204.789474                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 53204.789474                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            2                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            2                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           17                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           17                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           17                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       885398                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       885398                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       885398                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       885398                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       885398                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       885398                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 52082.235294                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 52082.235294                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 52082.235294                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 52082.235294                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 52082.235294                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 52082.235294                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 33772                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               165018541                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 34028                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4849.492800                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.028429                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.971571                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.902455                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.097545                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10606451                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10606451                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7236392                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7236392                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17514                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17514                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17482                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17482                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17842843                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17842843                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17842843                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17842843                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        70501                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        70501                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        70501                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         70501                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        70501                       # number of overall misses
system.cpu3.dcache.overall_misses::total        70501                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   2448161910                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   2448161910                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   2448161910                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   2448161910                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   2448161910                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   2448161910                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10676952                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10676952                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7236392                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7236392                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17514                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17514                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17482                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17482                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17913344                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17913344                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17913344                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17913344                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006603                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006603                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.003936                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.003936                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.003936                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.003936                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 34725.208295                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 34725.208295                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 34725.208295                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 34725.208295                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 34725.208295                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 34725.208295                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         7444                       # number of writebacks
system.cpu3.dcache.writebacks::total             7444                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        36729                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        36729                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        36729                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        36729                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        36729                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        36729                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        33772                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        33772                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        33772                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        33772                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        33772                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        33772                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    816271168                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    816271168                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    816271168                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    816271168                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    816271168                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    816271168                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003163                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003163                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001885                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001885                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001885                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001885                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 24170.057089                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 24170.057089                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 24170.057089                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 24170.057089                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 24170.057089                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 24170.057089                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
