/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */

module TEST(\$:missing_edge , \$1_23 , \$40_:missing );
  reg _00_;
  reg _01_;
  reg _02_;
  reg _03_;
  reg _04_;
  reg _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  reg _16_;
  wire _17_;
  reg _18_;
  wire _19_;
  wire _20_;
  reg _21_ = 1'h1;
  wire _22_;
  reg _23_ = 1'h1;
  output \$1_23 ;
  wire \$1_23 ;
  input \$40_:missing ;
  wire \$40_:missing ;
  input \$:missing_edge ;
  wire \$:missing_edge ;
  wire \:missing_edge ;
  always @(posedge _20_)
    _23_ <= _19_;
  always @(posedge _20_)
    _01_ <= _19_;
  always @(posedge _20_)
    _02_ <= _19_;
  always @(posedge _20_)
    _03_ <= _19_;
  always @(posedge _20_)
    _04_ <= _19_;
  always @(posedge _20_)
    _05_ <= _19_;
  always @(posedge _20_)
    _23_ <= _19_;
  always @(posedge _20_)
    _23_ <= _19_;
  always @(posedge _20_)
    _23_ <= _19_;
  always @(posedge _20_)
    _23_ <= _19_;
  always @(posedge _20_)
    _16_ <= _19_;
  always @(posedge _20_)
    _18_ <= _19_;
  always @(posedge _20_)
    _23_ <= _19_;
  always @(posedge _20_)
    _23_ <= _19_;
  always @(posedge _20_)
    _21_ <= _23_;
  always @(posedge _20_)
    _23_ <= _23_;
  always @(posedge _20_)
    _00_ <= _19_;
  always @(posedge _20_)
    _23_ <= _19_;
  \$ff  #(
    .WIDTH(32'd1)
  ) _42_ (
    .D(_19_),
    .Q(_23_)
  );
  assign _23_ = 2'hx >> _19_;
  assign _23_ = 2'hx >> _19_;
  assign _09_ = 2'hx >> _19_;
  assign _23_ = 2'hx >> _19_;
  assign _10_ = 2'hx >> _19_;
  assign _11_ = 2'hx >> _19_;
  assign _13_ = 2'hx >> _19_;
  assign _15_ = 2'h1 >> _23_;
  assign _23_ = 1'h1;
  assign _23_ = 1'h1;
  assign _22_ = 1'h1;
  assign _14_ = 1'h1;
  assign _23_ = 1'h1;
  assign \:missing_edge  = 1'h0;
  assign _23_ = _21_;
  assign _12_ = _19_;
  assign _23_ = _19_;
  assign _23_ = _19_;
  assign _08_ = _19_;
  assign _23_ = _19_;
  assign _23_ = _19_;
  assign _07_ = _19_;
  assign _23_ = _19_;
  assign _06_ = _17_;
endmodule
