

================================================================
== Vitis HLS Report for 'neural_network_Pipeline_VITIS_LOOP_70_4'
================================================================
* Date:           Sun Sep 15 03:31:46 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_activities
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.392 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       29|       29|  0.290 us|  0.290 us|   29|   29|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_70_4  |       27|       27|        22|          2|          2|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 22


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 1
  Pipeline-0 : II = 2, D = 22, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.29>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 25 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln74_17_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_17"   --->   Operation 26 'read' 'sext_ln74_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln74_16_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_16"   --->   Operation 27 'read' 'sext_ln74_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln74_15_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_15"   --->   Operation 28 'read' 'sext_ln74_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln74_14_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_14"   --->   Operation 29 'read' 'sext_ln74_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln74_13_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_13"   --->   Operation 30 'read' 'sext_ln74_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln74_12_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_12"   --->   Operation 31 'read' 'sext_ln74_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln74_11_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_11"   --->   Operation 32 'read' 'sext_ln74_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln74_10_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_10"   --->   Operation 33 'read' 'sext_ln74_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln74_9_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_9"   --->   Operation 34 'read' 'sext_ln74_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln74_8_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_8"   --->   Operation 35 'read' 'sext_ln74_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln74_7_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_7"   --->   Operation 36 'read' 'sext_ln74_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln74_6_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_6"   --->   Operation 37 'read' 'sext_ln74_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln74_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_5"   --->   Operation 38 'read' 'sext_ln74_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln74_4_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_4"   --->   Operation 39 'read' 'sext_ln74_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln74_3_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_3"   --->   Operation 40 'read' 'sext_ln74_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln74_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_2"   --->   Operation 41 'read' 'sext_ln74_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln74_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_1"   --->   Operation 42 'read' 'sext_ln74_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln74_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74"   --->   Operation 43 'read' 'sext_ln74_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tile_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %tile"   --->   Operation 44 'read' 'tile_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln74_17_cast = sext i16 %sext_ln74_17_read"   --->   Operation 45 'sext' 'sext_ln74_17_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln74_16_cast = sext i16 %sext_ln74_16_read"   --->   Operation 46 'sext' 'sext_ln74_16_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln74_15_cast = sext i16 %sext_ln74_15_read"   --->   Operation 47 'sext' 'sext_ln74_15_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln74_14_cast = sext i16 %sext_ln74_14_read"   --->   Operation 48 'sext' 'sext_ln74_14_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln74_13_cast = sext i16 %sext_ln74_13_read"   --->   Operation 49 'sext' 'sext_ln74_13_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln74_12_cast = sext i16 %sext_ln74_12_read"   --->   Operation 50 'sext' 'sext_ln74_12_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln74_11_cast = sext i16 %sext_ln74_11_read"   --->   Operation 51 'sext' 'sext_ln74_11_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln74_10_cast = sext i16 %sext_ln74_10_read"   --->   Operation 52 'sext' 'sext_ln74_10_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln74_9_cast = sext i16 %sext_ln74_9_read"   --->   Operation 53 'sext' 'sext_ln74_9_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln74_8_cast = sext i16 %sext_ln74_8_read"   --->   Operation 54 'sext' 'sext_ln74_8_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln74_7_cast = sext i16 %sext_ln74_7_read"   --->   Operation 55 'sext' 'sext_ln74_7_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln74_6_cast = sext i16 %sext_ln74_6_read"   --->   Operation 56 'sext' 'sext_ln74_6_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln74_5_cast = sext i16 %sext_ln74_5_read"   --->   Operation 57 'sext' 'sext_ln74_5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln74_4_cast = sext i16 %sext_ln74_4_read"   --->   Operation 58 'sext' 'sext_ln74_4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln74_3_cast = sext i16 %sext_ln74_3_read"   --->   Operation 59 'sext' 'sext_ln74_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln74_2_cast = sext i16 %sext_ln74_2_read"   --->   Operation 60 'sext' 'sext_ln74_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln74_1_cast = sext i16 %sext_ln74_1_read"   --->   Operation 61 'sext' 'sext_ln74_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln74_cast = sext i16 %sext_ln74_read"   --->   Operation 62 'sext' 'sext_ln74_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (1.61ns)   --->   "%store_ln0 = store i3 0, i3 %i_1"   --->   Operation 63 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond56"   --->   Operation 64 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%i = load i3 %i_1" [nn.cpp:70]   --->   Operation 65 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln70_2 = zext i3 %i" [nn.cpp:70]   --->   Operation 66 'zext' 'zext_ln70_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (1.68ns)   --->   "%icmp_ln70 = icmp_eq  i3 %i, i3 4" [nn.cpp:70]   --->   Operation 67 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 68 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (1.68ns)   --->   "%add_ln70_1 = add i3 %i, i3 1" [nn.cpp:70]   --->   Operation 69 'add' 'add_ln70_1' <Predicate = true> <Delay = 1.68> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln70, void %for.body68, void %for.inc89.exitStub" [nn.cpp:70]   --->   Operation 70 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln70 = trunc i3 %i" [nn.cpp:70]   --->   Operation 71 'trunc' 'trunc_ln70' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%layer1_weight_tile_addr = getelementptr i12 %layer1_weight_tile, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 72 'getelementptr' 'layer1_weight_tile_addr' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 73 [2/2] (2.15ns)   --->   "%layer1_weight_tile_load = load i2 %layer1_weight_tile_addr" [nn.cpp:74]   --->   Operation 73 'load' 'layer1_weight_tile_load' <Predicate = (!icmp_ln70)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%layer1_weight_tile_1_addr = getelementptr i12 %layer1_weight_tile_1, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 74 'getelementptr' 'layer1_weight_tile_1_addr' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 75 [2/2] (2.15ns)   --->   "%layer1_weight_tile_1_load = load i2 %layer1_weight_tile_1_addr" [nn.cpp:74]   --->   Operation 75 'load' 'layer1_weight_tile_1_load' <Predicate = (!icmp_ln70)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%layer1_weight_tile_2_addr = getelementptr i12 %layer1_weight_tile_2, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 76 'getelementptr' 'layer1_weight_tile_2_addr' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 77 [2/2] (2.15ns)   --->   "%layer1_weight_tile_2_load = load i2 %layer1_weight_tile_2_addr" [nn.cpp:74]   --->   Operation 77 'load' 'layer1_weight_tile_2_load' <Predicate = (!icmp_ln70)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>
ST_1 : Operation 78 [1/1] (1.84ns)   --->   "%switch_ln77 = switch i2 %trunc_ln70, void %arrayidx85.case.3, i2 0, void %arrayidx85.case.0, i2 1, void %arrayidx85.case.1, i2 2, void %arrayidx85.case.2" [nn.cpp:77]   --->   Operation 78 'switch' 'switch_ln77' <Predicate = (!icmp_ln70)> <Delay = 1.84>
ST_1 : Operation 79 [1/1] (1.61ns)   --->   "%store_ln70 = store i3 %add_ln70_1, i3 %i_1" [nn.cpp:70]   --->   Operation 79 'store' 'store_ln70' <Predicate = (!icmp_ln70)> <Delay = 1.61>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln70 = br void %for.cond56" [nn.cpp:70]   --->   Operation 80 'br' 'br_ln70' <Predicate = (!icmp_ln70)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.60>
ST_2 : Operation 81 [1/2] (2.15ns)   --->   "%layer1_weight_tile_load = load i2 %layer1_weight_tile_addr" [nn.cpp:74]   --->   Operation 81 'load' 'layer1_weight_tile_load' <Predicate = (!icmp_ln70)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>
ST_2 : Operation 82 [1/2] (2.15ns)   --->   "%layer1_weight_tile_1_load = load i2 %layer1_weight_tile_1_addr" [nn.cpp:74]   --->   Operation 82 'load' 'layer1_weight_tile_1_load' <Predicate = (!icmp_ln70)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln74_19 = sext i12 %layer1_weight_tile_1_load" [nn.cpp:74]   --->   Operation 83 'sext' 'sext_ln74_19' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 84 [3/3] (1.45ns) (grouped into DSP with root node add_ln74)   --->   "%mul_ln74_1 = mul i24 %sext_ln74_19, i24 %sext_ln74_1_cast" [nn.cpp:74]   --->   Operation 84 'mul' 'mul_ln74_1' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 85 [1/2] (2.15ns)   --->   "%layer1_weight_tile_2_load = load i2 %layer1_weight_tile_2_addr" [nn.cpp:74]   --->   Operation 85 'load' 'layer1_weight_tile_2_load' <Predicate = (!icmp_ln70)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>

State 3 <SV = 2> <Delay = 5.57>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln74_18 = sext i12 %layer1_weight_tile_load" [nn.cpp:74]   --->   Operation 86 'sext' 'sext_ln74_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (5.57ns)   --->   "%mul_ln74 = mul i24 %sext_ln74_18, i24 %sext_ln74_cast" [nn.cpp:74]   --->   Operation 87 'mul' 'mul_ln74' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [2/3] (1.45ns) (grouped into DSP with root node add_ln74)   --->   "%mul_ln74_1 = mul i24 %sext_ln74_19, i24 %sext_ln74_1_cast" [nn.cpp:74]   --->   Operation 88 'mul' 'mul_ln74_1' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln74, i32 8, i32 23" [nn.cpp:74]   --->   Operation 89 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln74_20 = sext i12 %layer1_weight_tile_2_load" [nn.cpp:74]   --->   Operation 90 'sext' 'sext_ln74_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [3/3] (1.45ns) (grouped into DSP with root node add_ln74_1)   --->   "%mul_ln74_2 = mul i24 %sext_ln74_20, i24 %sext_ln74_2_cast" [nn.cpp:74]   --->   Operation 91 'mul' 'mul_ln74_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%layer1_weight_tile_3_addr = getelementptr i12 %layer1_weight_tile_3, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 92 'getelementptr' 'layer1_weight_tile_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [2/2] (2.15ns)   --->   "%layer1_weight_tile_3_load = load i2 %layer1_weight_tile_3_addr" [nn.cpp:74]   --->   Operation 93 'load' 'layer1_weight_tile_3_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%layer1_weight_tile_4_addr = getelementptr i12 %layer1_weight_tile_4, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 94 'getelementptr' 'layer1_weight_tile_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [2/2] (2.15ns)   --->   "%layer1_weight_tile_4_load = load i2 %layer1_weight_tile_4_addr" [nn.cpp:74]   --->   Operation 95 'load' 'layer1_weight_tile_4_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>

State 4 <SV = 3> <Delay = 3.60>
ST_4 : Operation 96 [1/3] (0.00ns) (grouped into DSP with root node add_ln74)   --->   "%mul_ln74_1 = mul i24 %sext_ln74_19, i24 %sext_ln74_1_cast" [nn.cpp:74]   --->   Operation 96 'mul' 'mul_ln74_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_9, i8 0" [nn.cpp:74]   --->   Operation 97 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74 = add i24 %shl_ln, i24 %mul_ln74_1" [nn.cpp:74]   --->   Operation 98 'add' 'add_ln74' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 99 [2/3] (1.45ns) (grouped into DSP with root node add_ln74_1)   --->   "%mul_ln74_2 = mul i24 %sext_ln74_20, i24 %sext_ln74_2_cast" [nn.cpp:74]   --->   Operation 99 'mul' 'mul_ln74_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 100 [1/2] (2.15ns)   --->   "%layer1_weight_tile_3_load = load i2 %layer1_weight_tile_3_addr" [nn.cpp:74]   --->   Operation 100 'load' 'layer1_weight_tile_3_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln74_21 = sext i12 %layer1_weight_tile_3_load" [nn.cpp:74]   --->   Operation 101 'sext' 'sext_ln74_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [3/3] (1.45ns) (grouped into DSP with root node add_ln74_2)   --->   "%mul_ln74_3 = mul i24 %sext_ln74_21, i24 %sext_ln74_3_cast" [nn.cpp:74]   --->   Operation 102 'mul' 'mul_ln74_3' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 103 [1/2] (2.15ns)   --->   "%layer1_weight_tile_4_load = load i2 %layer1_weight_tile_4_addr" [nn.cpp:74]   --->   Operation 103 'load' 'layer1_weight_tile_4_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>

State 5 <SV = 4> <Delay = 4.20>
ST_5 : Operation 104 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74 = add i24 %shl_ln, i24 %mul_ln74_1" [nn.cpp:74]   --->   Operation 104 'add' 'add_ln74' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 105 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_1)   --->   "%mul_ln74_2 = mul i24 %sext_ln74_20, i24 %sext_ln74_2_cast" [nn.cpp:74]   --->   Operation 105 'mul' 'mul_ln74_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74, i32 8, i32 23" [nn.cpp:74]   --->   Operation 106 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%shl_ln74_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_s, i8 0" [nn.cpp:74]   --->   Operation 107 'bitconcatenate' 'shl_ln74_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_1 = add i24 %shl_ln74_1, i24 %mul_ln74_2" [nn.cpp:74]   --->   Operation 108 'add' 'add_ln74_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 109 [2/3] (1.45ns) (grouped into DSP with root node add_ln74_2)   --->   "%mul_ln74_3 = mul i24 %sext_ln74_21, i24 %sext_ln74_3_cast" [nn.cpp:74]   --->   Operation 109 'mul' 'mul_ln74_3' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln74_22 = sext i12 %layer1_weight_tile_4_load" [nn.cpp:74]   --->   Operation 110 'sext' 'sext_ln74_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [3/3] (1.45ns) (grouped into DSP with root node add_ln74_3)   --->   "%mul_ln74_4 = mul i24 %sext_ln74_22, i24 %sext_ln74_4_cast" [nn.cpp:74]   --->   Operation 111 'mul' 'mul_ln74_4' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%layer1_weight_tile_5_addr = getelementptr i12 %layer1_weight_tile_5, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 112 'getelementptr' 'layer1_weight_tile_5_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [2/2] (2.15ns)   --->   "%layer1_weight_tile_5_load = load i2 %layer1_weight_tile_5_addr" [nn.cpp:74]   --->   Operation 113 'load' 'layer1_weight_tile_5_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%layer1_weight_tile_6_addr = getelementptr i12 %layer1_weight_tile_6, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 114 'getelementptr' 'layer1_weight_tile_6_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [2/2] (2.15ns)   --->   "%layer1_weight_tile_6_load = load i2 %layer1_weight_tile_6_addr" [nn.cpp:74]   --->   Operation 115 'load' 'layer1_weight_tile_6_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>

State 6 <SV = 5> <Delay = 4.20>
ST_6 : Operation 116 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_1 = add i24 %shl_ln74_1, i24 %mul_ln74_2" [nn.cpp:74]   --->   Operation 116 'add' 'add_ln74_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 117 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_2)   --->   "%mul_ln74_3 = mul i24 %sext_ln74_21, i24 %sext_ln74_3_cast" [nn.cpp:74]   --->   Operation 117 'mul' 'mul_ln74_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_1, i32 8, i32 23" [nn.cpp:74]   --->   Operation 118 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%shl_ln74_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_4, i8 0" [nn.cpp:74]   --->   Operation 119 'bitconcatenate' 'shl_ln74_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_2 = add i24 %shl_ln74_2, i24 %mul_ln74_3" [nn.cpp:74]   --->   Operation 120 'add' 'add_ln74_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 121 [2/3] (1.45ns) (grouped into DSP with root node add_ln74_3)   --->   "%mul_ln74_4 = mul i24 %sext_ln74_22, i24 %sext_ln74_4_cast" [nn.cpp:74]   --->   Operation 121 'mul' 'mul_ln74_4' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 122 [1/2] (2.15ns)   --->   "%layer1_weight_tile_5_load = load i2 %layer1_weight_tile_5_addr" [nn.cpp:74]   --->   Operation 122 'load' 'layer1_weight_tile_5_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln74_23 = sext i12 %layer1_weight_tile_5_load" [nn.cpp:74]   --->   Operation 123 'sext' 'sext_ln74_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [3/3] (1.45ns) (grouped into DSP with root node add_ln74_4)   --->   "%mul_ln74_5 = mul i24 %sext_ln74_23, i24 %sext_ln74_5_cast" [nn.cpp:74]   --->   Operation 124 'mul' 'mul_ln74_5' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 125 [1/2] (2.15ns)   --->   "%layer1_weight_tile_6_load = load i2 %layer1_weight_tile_6_addr" [nn.cpp:74]   --->   Operation 125 'load' 'layer1_weight_tile_6_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>

State 7 <SV = 6> <Delay = 4.20>
ST_7 : Operation 126 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_2 = add i24 %shl_ln74_2, i24 %mul_ln74_3" [nn.cpp:74]   --->   Operation 126 'add' 'add_ln74_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 127 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_3)   --->   "%mul_ln74_4 = mul i24 %sext_ln74_22, i24 %sext_ln74_4_cast" [nn.cpp:74]   --->   Operation 127 'mul' 'mul_ln74_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_2, i32 8, i32 23" [nn.cpp:74]   --->   Operation 128 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%shl_ln74_3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_5, i8 0" [nn.cpp:74]   --->   Operation 129 'bitconcatenate' 'shl_ln74_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 130 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_3 = add i24 %shl_ln74_3, i24 %mul_ln74_4" [nn.cpp:74]   --->   Operation 130 'add' 'add_ln74_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 131 [2/3] (1.45ns) (grouped into DSP with root node add_ln74_4)   --->   "%mul_ln74_5 = mul i24 %sext_ln74_23, i24 %sext_ln74_5_cast" [nn.cpp:74]   --->   Operation 131 'mul' 'mul_ln74_5' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln74_24 = sext i12 %layer1_weight_tile_6_load" [nn.cpp:74]   --->   Operation 132 'sext' 'sext_ln74_24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 133 [3/3] (1.45ns) (grouped into DSP with root node add_ln74_5)   --->   "%mul_ln74_6 = mul i24 %sext_ln74_24, i24 %sext_ln74_6_cast" [nn.cpp:74]   --->   Operation 133 'mul' 'mul_ln74_6' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%layer1_weight_tile_7_addr = getelementptr i12 %layer1_weight_tile_7, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 134 'getelementptr' 'layer1_weight_tile_7_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 135 [2/2] (2.15ns)   --->   "%layer1_weight_tile_7_load = load i2 %layer1_weight_tile_7_addr" [nn.cpp:74]   --->   Operation 135 'load' 'layer1_weight_tile_7_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%layer1_weight_tile_8_addr = getelementptr i12 %layer1_weight_tile_8, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 136 'getelementptr' 'layer1_weight_tile_8_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 137 [2/2] (2.15ns)   --->   "%layer1_weight_tile_8_load = load i2 %layer1_weight_tile_8_addr" [nn.cpp:74]   --->   Operation 137 'load' 'layer1_weight_tile_8_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>

State 8 <SV = 7> <Delay = 4.20>
ST_8 : Operation 138 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_3 = add i24 %shl_ln74_3, i24 %mul_ln74_4" [nn.cpp:74]   --->   Operation 138 'add' 'add_ln74_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 139 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_4)   --->   "%mul_ln74_5 = mul i24 %sext_ln74_23, i24 %sext_ln74_5_cast" [nn.cpp:74]   --->   Operation 139 'mul' 'mul_ln74_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_3, i32 8, i32 23" [nn.cpp:74]   --->   Operation 140 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%shl_ln74_4 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_6, i8 0" [nn.cpp:74]   --->   Operation 141 'bitconcatenate' 'shl_ln74_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 142 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_4 = add i24 %shl_ln74_4, i24 %mul_ln74_5" [nn.cpp:74]   --->   Operation 142 'add' 'add_ln74_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 143 [2/3] (1.45ns) (grouped into DSP with root node add_ln74_5)   --->   "%mul_ln74_6 = mul i24 %sext_ln74_24, i24 %sext_ln74_6_cast" [nn.cpp:74]   --->   Operation 143 'mul' 'mul_ln74_6' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 144 [1/2] (2.15ns)   --->   "%layer1_weight_tile_7_load = load i2 %layer1_weight_tile_7_addr" [nn.cpp:74]   --->   Operation 144 'load' 'layer1_weight_tile_7_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln74_25 = sext i12 %layer1_weight_tile_7_load" [nn.cpp:74]   --->   Operation 145 'sext' 'sext_ln74_25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 146 [3/3] (1.45ns) (grouped into DSP with root node add_ln74_6)   --->   "%mul_ln74_7 = mul i24 %sext_ln74_25, i24 %sext_ln74_7_cast" [nn.cpp:74]   --->   Operation 146 'mul' 'mul_ln74_7' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 147 [1/2] (2.15ns)   --->   "%layer1_weight_tile_8_load = load i2 %layer1_weight_tile_8_addr" [nn.cpp:74]   --->   Operation 147 'load' 'layer1_weight_tile_8_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>

State 9 <SV = 8> <Delay = 4.20>
ST_9 : Operation 148 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_4 = add i24 %shl_ln74_4, i24 %mul_ln74_5" [nn.cpp:74]   --->   Operation 148 'add' 'add_ln74_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 149 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_5)   --->   "%mul_ln74_6 = mul i24 %sext_ln74_24, i24 %sext_ln74_6_cast" [nn.cpp:74]   --->   Operation 149 'mul' 'mul_ln74_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_4, i32 8, i32 23" [nn.cpp:74]   --->   Operation 150 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "%shl_ln74_5 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_7, i8 0" [nn.cpp:74]   --->   Operation 151 'bitconcatenate' 'shl_ln74_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 152 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_5 = add i24 %shl_ln74_5, i24 %mul_ln74_6" [nn.cpp:74]   --->   Operation 152 'add' 'add_ln74_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 153 [2/3] (1.45ns) (grouped into DSP with root node add_ln74_6)   --->   "%mul_ln74_7 = mul i24 %sext_ln74_25, i24 %sext_ln74_7_cast" [nn.cpp:74]   --->   Operation 153 'mul' 'mul_ln74_7' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln74_26 = sext i12 %layer1_weight_tile_8_load" [nn.cpp:74]   --->   Operation 154 'sext' 'sext_ln74_26' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 155 [3/3] (1.45ns) (grouped into DSP with root node add_ln74_7)   --->   "%mul_ln74_8 = mul i24 %sext_ln74_26, i24 %sext_ln74_8_cast" [nn.cpp:74]   --->   Operation 155 'mul' 'mul_ln74_8' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 156 [1/1] (0.00ns)   --->   "%layer1_weight_tile_9_addr = getelementptr i12 %layer1_weight_tile_9, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 156 'getelementptr' 'layer1_weight_tile_9_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 157 [2/2] (2.15ns)   --->   "%layer1_weight_tile_9_load = load i2 %layer1_weight_tile_9_addr" [nn.cpp:74]   --->   Operation 157 'load' 'layer1_weight_tile_9_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "%layer1_weight_tile_10_addr = getelementptr i12 %layer1_weight_tile_10, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 158 'getelementptr' 'layer1_weight_tile_10_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 159 [2/2] (2.15ns)   --->   "%layer1_weight_tile_10_load = load i2 %layer1_weight_tile_10_addr" [nn.cpp:74]   --->   Operation 159 'load' 'layer1_weight_tile_10_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>

State 10 <SV = 9> <Delay = 4.20>
ST_10 : Operation 160 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_5 = add i24 %shl_ln74_5, i24 %mul_ln74_6" [nn.cpp:74]   --->   Operation 160 'add' 'add_ln74_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 161 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_6)   --->   "%mul_ln74_7 = mul i24 %sext_ln74_25, i24 %sext_ln74_7_cast" [nn.cpp:74]   --->   Operation 161 'mul' 'mul_ln74_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_5, i32 8, i32 23" [nn.cpp:74]   --->   Operation 162 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 163 [1/1] (0.00ns)   --->   "%shl_ln74_6 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_8, i8 0" [nn.cpp:74]   --->   Operation 163 'bitconcatenate' 'shl_ln74_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 164 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_6 = add i24 %shl_ln74_6, i24 %mul_ln74_7" [nn.cpp:74]   --->   Operation 164 'add' 'add_ln74_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 165 [2/3] (1.45ns) (grouped into DSP with root node add_ln74_7)   --->   "%mul_ln74_8 = mul i24 %sext_ln74_26, i24 %sext_ln74_8_cast" [nn.cpp:74]   --->   Operation 165 'mul' 'mul_ln74_8' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 166 [1/2] (2.15ns)   --->   "%layer1_weight_tile_9_load = load i2 %layer1_weight_tile_9_addr" [nn.cpp:74]   --->   Operation 166 'load' 'layer1_weight_tile_9_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln74_27 = sext i12 %layer1_weight_tile_9_load" [nn.cpp:74]   --->   Operation 167 'sext' 'sext_ln74_27' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 168 [3/3] (1.45ns) (grouped into DSP with root node add_ln74_8)   --->   "%mul_ln74_9 = mul i24 %sext_ln74_27, i24 %sext_ln74_9_cast" [nn.cpp:74]   --->   Operation 168 'mul' 'mul_ln74_9' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 169 [1/2] (2.15ns)   --->   "%layer1_weight_tile_10_load = load i2 %layer1_weight_tile_10_addr" [nn.cpp:74]   --->   Operation 169 'load' 'layer1_weight_tile_10_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>

State 11 <SV = 10> <Delay = 4.20>
ST_11 : Operation 170 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_6 = add i24 %shl_ln74_6, i24 %mul_ln74_7" [nn.cpp:74]   --->   Operation 170 'add' 'add_ln74_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 171 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_7)   --->   "%mul_ln74_8 = mul i24 %sext_ln74_26, i24 %sext_ln74_8_cast" [nn.cpp:74]   --->   Operation 171 'mul' 'mul_ln74_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_6, i32 8, i32 23" [nn.cpp:74]   --->   Operation 172 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 173 [1/1] (0.00ns)   --->   "%shl_ln74_7 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_10, i8 0" [nn.cpp:74]   --->   Operation 173 'bitconcatenate' 'shl_ln74_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 174 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_7 = add i24 %shl_ln74_7, i24 %mul_ln74_8" [nn.cpp:74]   --->   Operation 174 'add' 'add_ln74_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 175 [2/3] (1.45ns) (grouped into DSP with root node add_ln74_8)   --->   "%mul_ln74_9 = mul i24 %sext_ln74_27, i24 %sext_ln74_9_cast" [nn.cpp:74]   --->   Operation 175 'mul' 'mul_ln74_9' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln74_28 = sext i12 %layer1_weight_tile_10_load" [nn.cpp:74]   --->   Operation 176 'sext' 'sext_ln74_28' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 177 [3/3] (1.45ns) (grouped into DSP with root node add_ln74_9)   --->   "%mul_ln74_10 = mul i24 %sext_ln74_28, i24 %sext_ln74_10_cast" [nn.cpp:74]   --->   Operation 177 'mul' 'mul_ln74_10' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 178 [1/1] (0.00ns)   --->   "%layer1_weight_tile_11_addr = getelementptr i12 %layer1_weight_tile_11, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 178 'getelementptr' 'layer1_weight_tile_11_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 179 [2/2] (2.15ns)   --->   "%layer1_weight_tile_11_load = load i2 %layer1_weight_tile_11_addr" [nn.cpp:74]   --->   Operation 179 'load' 'layer1_weight_tile_11_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>
ST_11 : Operation 180 [1/1] (0.00ns)   --->   "%layer1_weight_tile_12_addr = getelementptr i12 %layer1_weight_tile_12, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 180 'getelementptr' 'layer1_weight_tile_12_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 181 [2/2] (2.15ns)   --->   "%layer1_weight_tile_12_load = load i2 %layer1_weight_tile_12_addr" [nn.cpp:74]   --->   Operation 181 'load' 'layer1_weight_tile_12_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>

State 12 <SV = 11> <Delay = 4.20>
ST_12 : Operation 182 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_7 = add i24 %shl_ln74_7, i24 %mul_ln74_8" [nn.cpp:74]   --->   Operation 182 'add' 'add_ln74_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 183 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_8)   --->   "%mul_ln74_9 = mul i24 %sext_ln74_27, i24 %sext_ln74_9_cast" [nn.cpp:74]   --->   Operation 183 'mul' 'mul_ln74_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_7, i32 8, i32 23" [nn.cpp:74]   --->   Operation 184 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 185 [1/1] (0.00ns)   --->   "%shl_ln74_8 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_11, i8 0" [nn.cpp:74]   --->   Operation 185 'bitconcatenate' 'shl_ln74_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 186 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_8 = add i24 %shl_ln74_8, i24 %mul_ln74_9" [nn.cpp:74]   --->   Operation 186 'add' 'add_ln74_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 187 [2/3] (1.45ns) (grouped into DSP with root node add_ln74_9)   --->   "%mul_ln74_10 = mul i24 %sext_ln74_28, i24 %sext_ln74_10_cast" [nn.cpp:74]   --->   Operation 187 'mul' 'mul_ln74_10' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 188 [1/2] (2.15ns)   --->   "%layer1_weight_tile_11_load = load i2 %layer1_weight_tile_11_addr" [nn.cpp:74]   --->   Operation 188 'load' 'layer1_weight_tile_11_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>
ST_12 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln74_29 = sext i12 %layer1_weight_tile_11_load" [nn.cpp:74]   --->   Operation 189 'sext' 'sext_ln74_29' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 190 [3/3] (1.45ns) (grouped into DSP with root node add_ln74_10)   --->   "%mul_ln74_11 = mul i24 %sext_ln74_29, i24 %sext_ln74_11_cast" [nn.cpp:74]   --->   Operation 190 'mul' 'mul_ln74_11' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 191 [1/2] (2.15ns)   --->   "%layer1_weight_tile_12_load = load i2 %layer1_weight_tile_12_addr" [nn.cpp:74]   --->   Operation 191 'load' 'layer1_weight_tile_12_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>

State 13 <SV = 12> <Delay = 4.20>
ST_13 : Operation 192 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_8 = add i24 %shl_ln74_8, i24 %mul_ln74_9" [nn.cpp:74]   --->   Operation 192 'add' 'add_ln74_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 193 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_9)   --->   "%mul_ln74_10 = mul i24 %sext_ln74_28, i24 %sext_ln74_10_cast" [nn.cpp:74]   --->   Operation 193 'mul' 'mul_ln74_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_8, i32 8, i32 23" [nn.cpp:74]   --->   Operation 194 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 195 [1/1] (0.00ns)   --->   "%shl_ln74_9 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_12, i8 0" [nn.cpp:74]   --->   Operation 195 'bitconcatenate' 'shl_ln74_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 196 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_9 = add i24 %shl_ln74_9, i24 %mul_ln74_10" [nn.cpp:74]   --->   Operation 196 'add' 'add_ln74_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 197 [2/3] (1.45ns) (grouped into DSP with root node add_ln74_10)   --->   "%mul_ln74_11 = mul i24 %sext_ln74_29, i24 %sext_ln74_11_cast" [nn.cpp:74]   --->   Operation 197 'mul' 'mul_ln74_11' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln74_30 = sext i12 %layer1_weight_tile_12_load" [nn.cpp:74]   --->   Operation 198 'sext' 'sext_ln74_30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 199 [3/3] (1.45ns) (grouped into DSP with root node add_ln74_11)   --->   "%mul_ln74_12 = mul i24 %sext_ln74_30, i24 %sext_ln74_12_cast" [nn.cpp:74]   --->   Operation 199 'mul' 'mul_ln74_12' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 200 [1/1] (0.00ns)   --->   "%layer1_weight_tile_13_addr = getelementptr i12 %layer1_weight_tile_13, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 200 'getelementptr' 'layer1_weight_tile_13_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 201 [2/2] (2.15ns)   --->   "%layer1_weight_tile_13_load = load i2 %layer1_weight_tile_13_addr" [nn.cpp:74]   --->   Operation 201 'load' 'layer1_weight_tile_13_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>
ST_13 : Operation 202 [1/1] (0.00ns)   --->   "%layer1_weight_tile_14_addr = getelementptr i12 %layer1_weight_tile_14, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 202 'getelementptr' 'layer1_weight_tile_14_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 203 [2/2] (2.15ns)   --->   "%layer1_weight_tile_14_load = load i2 %layer1_weight_tile_14_addr" [nn.cpp:74]   --->   Operation 203 'load' 'layer1_weight_tile_14_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>

State 14 <SV = 13> <Delay = 4.20>
ST_14 : Operation 204 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_9 = add i24 %shl_ln74_9, i24 %mul_ln74_10" [nn.cpp:74]   --->   Operation 204 'add' 'add_ln74_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 205 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_10)   --->   "%mul_ln74_11 = mul i24 %sext_ln74_29, i24 %sext_ln74_11_cast" [nn.cpp:74]   --->   Operation 205 'mul' 'mul_ln74_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_9, i32 8, i32 23" [nn.cpp:74]   --->   Operation 206 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 207 [1/1] (0.00ns)   --->   "%shl_ln74_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_13, i8 0" [nn.cpp:74]   --->   Operation 207 'bitconcatenate' 'shl_ln74_s' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 208 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_10 = add i24 %shl_ln74_s, i24 %mul_ln74_11" [nn.cpp:74]   --->   Operation 208 'add' 'add_ln74_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 209 [2/3] (1.45ns) (grouped into DSP with root node add_ln74_11)   --->   "%mul_ln74_12 = mul i24 %sext_ln74_30, i24 %sext_ln74_12_cast" [nn.cpp:74]   --->   Operation 209 'mul' 'mul_ln74_12' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 210 [1/2] (2.15ns)   --->   "%layer1_weight_tile_13_load = load i2 %layer1_weight_tile_13_addr" [nn.cpp:74]   --->   Operation 210 'load' 'layer1_weight_tile_13_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>
ST_14 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln74_31 = sext i12 %layer1_weight_tile_13_load" [nn.cpp:74]   --->   Operation 211 'sext' 'sext_ln74_31' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 212 [3/3] (1.45ns) (grouped into DSP with root node add_ln74_12)   --->   "%mul_ln74_13 = mul i24 %sext_ln74_31, i24 %sext_ln74_13_cast" [nn.cpp:74]   --->   Operation 212 'mul' 'mul_ln74_13' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 213 [1/2] (2.15ns)   --->   "%layer1_weight_tile_14_load = load i2 %layer1_weight_tile_14_addr" [nn.cpp:74]   --->   Operation 213 'load' 'layer1_weight_tile_14_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>

State 15 <SV = 14> <Delay = 4.20>
ST_15 : Operation 214 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_10 = add i24 %shl_ln74_s, i24 %mul_ln74_11" [nn.cpp:74]   --->   Operation 214 'add' 'add_ln74_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 215 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_11)   --->   "%mul_ln74_12 = mul i24 %sext_ln74_30, i24 %sext_ln74_12_cast" [nn.cpp:74]   --->   Operation 215 'mul' 'mul_ln74_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_10, i32 8, i32 23" [nn.cpp:74]   --->   Operation 216 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 217 [1/1] (0.00ns)   --->   "%shl_ln74_10 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_14, i8 0" [nn.cpp:74]   --->   Operation 217 'bitconcatenate' 'shl_ln74_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 218 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_11 = add i24 %shl_ln74_10, i24 %mul_ln74_12" [nn.cpp:74]   --->   Operation 218 'add' 'add_ln74_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 219 [2/3] (1.45ns) (grouped into DSP with root node add_ln74_12)   --->   "%mul_ln74_13 = mul i24 %sext_ln74_31, i24 %sext_ln74_13_cast" [nn.cpp:74]   --->   Operation 219 'mul' 'mul_ln74_13' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln74_32 = sext i12 %layer1_weight_tile_14_load" [nn.cpp:74]   --->   Operation 220 'sext' 'sext_ln74_32' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 221 [3/3] (1.45ns) (grouped into DSP with root node add_ln74_13)   --->   "%mul_ln74_14 = mul i24 %sext_ln74_32, i24 %sext_ln74_14_cast" [nn.cpp:74]   --->   Operation 221 'mul' 'mul_ln74_14' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 222 [1/1] (0.00ns)   --->   "%layer1_weight_tile_15_addr = getelementptr i12 %layer1_weight_tile_15, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 222 'getelementptr' 'layer1_weight_tile_15_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 223 [2/2] (2.15ns)   --->   "%layer1_weight_tile_15_load = load i2 %layer1_weight_tile_15_addr" [nn.cpp:74]   --->   Operation 223 'load' 'layer1_weight_tile_15_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>
ST_15 : Operation 224 [1/1] (0.00ns)   --->   "%layer1_weight_tile_16_addr = getelementptr i12 %layer1_weight_tile_16, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 224 'getelementptr' 'layer1_weight_tile_16_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 225 [2/2] (2.15ns)   --->   "%layer1_weight_tile_16_load = load i2 %layer1_weight_tile_16_addr" [nn.cpp:74]   --->   Operation 225 'load' 'layer1_weight_tile_16_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>

State 16 <SV = 15> <Delay = 4.20>
ST_16 : Operation 226 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_11 = add i24 %shl_ln74_10, i24 %mul_ln74_12" [nn.cpp:74]   --->   Operation 226 'add' 'add_ln74_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 227 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_12)   --->   "%mul_ln74_13 = mul i24 %sext_ln74_31, i24 %sext_ln74_13_cast" [nn.cpp:74]   --->   Operation 227 'mul' 'mul_ln74_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_11, i32 8, i32 23" [nn.cpp:74]   --->   Operation 228 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 229 [1/1] (0.00ns)   --->   "%shl_ln74_11 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_15, i8 0" [nn.cpp:74]   --->   Operation 229 'bitconcatenate' 'shl_ln74_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 230 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_12 = add i24 %shl_ln74_11, i24 %mul_ln74_13" [nn.cpp:74]   --->   Operation 230 'add' 'add_ln74_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 231 [2/3] (1.45ns) (grouped into DSP with root node add_ln74_13)   --->   "%mul_ln74_14 = mul i24 %sext_ln74_32, i24 %sext_ln74_14_cast" [nn.cpp:74]   --->   Operation 231 'mul' 'mul_ln74_14' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 232 [1/2] (2.15ns)   --->   "%layer1_weight_tile_15_load = load i2 %layer1_weight_tile_15_addr" [nn.cpp:74]   --->   Operation 232 'load' 'layer1_weight_tile_15_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>
ST_16 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln74_33 = sext i12 %layer1_weight_tile_15_load" [nn.cpp:74]   --->   Operation 233 'sext' 'sext_ln74_33' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 234 [3/3] (1.45ns) (grouped into DSP with root node add_ln74_14)   --->   "%mul_ln74_15 = mul i24 %sext_ln74_33, i24 %sext_ln74_15_cast" [nn.cpp:74]   --->   Operation 234 'mul' 'mul_ln74_15' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 235 [1/2] (2.15ns)   --->   "%layer1_weight_tile_16_load = load i2 %layer1_weight_tile_16_addr" [nn.cpp:74]   --->   Operation 235 'load' 'layer1_weight_tile_16_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>

State 17 <SV = 16> <Delay = 4.20>
ST_17 : Operation 236 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_12 = add i24 %shl_ln74_11, i24 %mul_ln74_13" [nn.cpp:74]   --->   Operation 236 'add' 'add_ln74_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 237 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_13)   --->   "%mul_ln74_14 = mul i24 %sext_ln74_32, i24 %sext_ln74_14_cast" [nn.cpp:74]   --->   Operation 237 'mul' 'mul_ln74_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_12, i32 8, i32 23" [nn.cpp:74]   --->   Operation 238 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 239 [1/1] (0.00ns)   --->   "%shl_ln74_12 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_16, i8 0" [nn.cpp:74]   --->   Operation 239 'bitconcatenate' 'shl_ln74_12' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 240 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_13 = add i24 %shl_ln74_12, i24 %mul_ln74_14" [nn.cpp:74]   --->   Operation 240 'add' 'add_ln74_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 241 [2/3] (1.45ns) (grouped into DSP with root node add_ln74_14)   --->   "%mul_ln74_15 = mul i24 %sext_ln74_33, i24 %sext_ln74_15_cast" [nn.cpp:74]   --->   Operation 241 'mul' 'mul_ln74_15' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln74_34 = sext i12 %layer1_weight_tile_16_load" [nn.cpp:74]   --->   Operation 242 'sext' 'sext_ln74_34' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 243 [3/3] (1.45ns) (grouped into DSP with root node add_ln74_15)   --->   "%mul_ln74_16 = mul i24 %sext_ln74_34, i24 %sext_ln74_16_cast" [nn.cpp:74]   --->   Operation 243 'mul' 'mul_ln74_16' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 244 [1/1] (0.00ns)   --->   "%layer1_weight_tile_17_addr = getelementptr i12 %layer1_weight_tile_17, i64 0, i64 %zext_ln70_2" [nn.cpp:74]   --->   Operation 244 'getelementptr' 'layer1_weight_tile_17_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 245 [2/2] (2.15ns)   --->   "%layer1_weight_tile_17_load = load i2 %layer1_weight_tile_17_addr" [nn.cpp:74]   --->   Operation 245 'load' 'layer1_weight_tile_17_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>

State 18 <SV = 17> <Delay = 4.20>
ST_18 : Operation 246 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_13 = add i24 %shl_ln74_12, i24 %mul_ln74_14" [nn.cpp:74]   --->   Operation 246 'add' 'add_ln74_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 247 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_14)   --->   "%mul_ln74_15 = mul i24 %sext_ln74_33, i24 %sext_ln74_15_cast" [nn.cpp:74]   --->   Operation 247 'mul' 'mul_ln74_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_13, i32 8, i32 23" [nn.cpp:74]   --->   Operation 248 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 249 [1/1] (0.00ns)   --->   "%shl_ln74_13 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_17, i8 0" [nn.cpp:74]   --->   Operation 249 'bitconcatenate' 'shl_ln74_13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 250 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_14 = add i24 %shl_ln74_13, i24 %mul_ln74_15" [nn.cpp:74]   --->   Operation 250 'add' 'add_ln74_14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 251 [2/3] (1.45ns) (grouped into DSP with root node add_ln74_15)   --->   "%mul_ln74_16 = mul i24 %sext_ln74_34, i24 %sext_ln74_16_cast" [nn.cpp:74]   --->   Operation 251 'mul' 'mul_ln74_16' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 252 [1/2] (2.15ns)   --->   "%layer1_weight_tile_17_load = load i2 %layer1_weight_tile_17_addr" [nn.cpp:74]   --->   Operation 252 'load' 'layer1_weight_tile_17_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4> <RAM>
ST_18 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln74_35 = sext i12 %layer1_weight_tile_17_load" [nn.cpp:74]   --->   Operation 253 'sext' 'sext_ln74_35' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 254 [3/3] (1.45ns) (grouped into DSP with root node add_ln74_16)   --->   "%mul_ln74_17 = mul i24 %sext_ln74_35, i24 %sext_ln74_17_cast" [nn.cpp:74]   --->   Operation 254 'mul' 'mul_ln74_17' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 18> <Delay = 4.20>
ST_19 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln70_3 = zext i3 %i" [nn.cpp:70]   --->   Operation 255 'zext' 'zext_ln70_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 256 [1/1] (1.86ns)   --->   "%add_ln70 = add i5 %zext_ln70_3, i5 %tile_read" [nn.cpp:70]   --->   Operation 256 'add' 'add_ln70' <Predicate = true> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i5 %add_ln70" [nn.cpp:70]   --->   Operation 257 'zext' 'zext_ln70' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 258 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %add_ln70, i32 2, i32 4" [nn.cpp:70]   --->   Operation 258 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 259 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_14 = add i24 %shl_ln74_13, i24 %mul_ln74_15" [nn.cpp:74]   --->   Operation 259 'add' 'add_ln74_14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 260 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_15)   --->   "%mul_ln74_16 = mul i24 %sext_ln74_34, i24 %sext_ln74_16_cast" [nn.cpp:74]   --->   Operation 260 'mul' 'mul_ln74_16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_14, i32 8, i32 23" [nn.cpp:74]   --->   Operation 261 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 262 [1/1] (0.00ns)   --->   "%shl_ln74_14 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_18, i8 0" [nn.cpp:74]   --->   Operation 262 'bitconcatenate' 'shl_ln74_14' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 263 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_15 = add i24 %shl_ln74_14, i24 %mul_ln74_16" [nn.cpp:74]   --->   Operation 263 'add' 'add_ln74_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 264 [2/3] (1.45ns) (grouped into DSP with root node add_ln74_16)   --->   "%mul_ln74_17 = mul i24 %sext_ln74_35, i24 %sext_ln74_17_cast" [nn.cpp:74]   --->   Operation 264 'mul' 'mul_ln74_17' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 265 [1/1] (0.00ns)   --->   "%layer1_bias_addr = getelementptr i10 %layer1_bias, i64 0, i64 %zext_ln70" [nn.cpp:76]   --->   Operation 265 'getelementptr' 'layer1_bias_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 266 [2/2] (2.15ns)   --->   "%layer1_bias_load = load i5 %layer1_bias_addr" [nn.cpp:76]   --->   Operation 266 'load' 'layer1_bias_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 20> <ROM>

State 20 <SV = 19> <Delay = 4.20>
ST_20 : Operation 267 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_15 = add i24 %shl_ln74_14, i24 %mul_ln74_16" [nn.cpp:74]   --->   Operation 267 'add' 'add_ln74_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 268 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_16)   --->   "%mul_ln74_17 = mul i24 %sext_ln74_35, i24 %sext_ln74_17_cast" [nn.cpp:74]   --->   Operation 268 'mul' 'mul_ln74_17' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_15, i32 8, i32 23" [nn.cpp:74]   --->   Operation 269 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 270 [1/1] (0.00ns)   --->   "%shl_ln74_15 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_19, i8 0" [nn.cpp:74]   --->   Operation 270 'bitconcatenate' 'shl_ln74_15' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 271 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_16 = add i24 %shl_ln74_15, i24 %mul_ln74_17" [nn.cpp:74]   --->   Operation 271 'add' 'add_ln74_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 272 [1/2] (2.15ns)   --->   "%layer1_bias_load = load i5 %layer1_bias_addr" [nn.cpp:76]   --->   Operation 272 'load' 'layer1_bias_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 20> <ROM>
ST_20 : Operation 297 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 297 'ret' 'ret_ln0' <Predicate = (icmp_ln70)> <Delay = 0.00>

State 21 <SV = 20> <Delay = 6.39>
ST_21 : Operation 273 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74_16 = add i24 %shl_ln74_15, i24 %mul_ln74_17" [nn.cpp:74]   --->   Operation 273 'add' 'add_ln74_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 274 [1/1] (0.00ns)   --->   "%sum = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_16, i32 8, i32 23" [nn.cpp:74]   --->   Operation 274 'partselect' 'sum' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 275 [1/1] (0.00ns)   --->   "%sext_ln76 = sext i10 %layer1_bias_load" [nn.cpp:76]   --->   Operation 275 'sext' 'sext_ln76' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 276 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln74_16, i32 8, i32 22" [nn.cpp:76]   --->   Operation 276 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 277 [1/1] (0.00ns)   --->   "%sext_ln76_1 = sext i10 %layer1_bias_load" [nn.cpp:76]   --->   Operation 277 'sext' 'sext_ln76_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 278 [1/1] (2.14ns)   --->   "%sum_2 = add i16 %sext_ln76, i16 %sum" [nn.cpp:76]   --->   Operation 278 'add' 'sum_2' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 279 [1/1] (2.14ns)   --->   "%add_ln72 = add i15 %sext_ln76_1, i15 %trunc_ln1" [nn.cpp:72]   --->   Operation 279 'add' 'add_ln72' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 280 [1/1] (2.14ns)   --->   "%icmp_ln14 = icmp_sgt  i16 %sum_2, i16 0" [nn.cpp:14->nn.cpp:77]   --->   Operation 280 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.14>
ST_22 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln70_1 = zext i3 %lshr_ln" [nn.cpp:70]   --->   Operation 281 'zext' 'zext_ln70_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 282 [1/1] (0.00ns)   --->   "%specpipeline_ln71 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_1" [nn.cpp:71]   --->   Operation 282 'specpipeline' 'specpipeline_ln71' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 283 [1/1] (0.00ns)   --->   "%specloopname_ln70 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [nn.cpp:70]   --->   Operation 283 'specloopname' 'specloopname_ln70' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 284 [1/1] (0.99ns)   --->   "%select_ln14 = select i1 %icmp_ln14, i15 %add_ln72, i15 0" [nn.cpp:14->nn.cpp:77]   --->   Operation 284 'select' 'select_ln14' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 285 [1/1] (0.00ns)   --->   "%layer1_output_addr = getelementptr i15 %layer1_output, i64 0, i64 %zext_ln70_1" [nn.cpp:77]   --->   Operation 285 'getelementptr' 'layer1_output_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 286 [1/1] (0.00ns)   --->   "%layer1_output_1_addr = getelementptr i15 %layer1_output_1, i64 0, i64 %zext_ln70_1" [nn.cpp:77]   --->   Operation 286 'getelementptr' 'layer1_output_1_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 287 [1/1] (0.00ns)   --->   "%layer1_output_2_addr = getelementptr i15 %layer1_output_2, i64 0, i64 %zext_ln70_1" [nn.cpp:77]   --->   Operation 287 'getelementptr' 'layer1_output_2_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 288 [1/1] (0.00ns)   --->   "%layer1_output_3_addr = getelementptr i15 %layer1_output_3, i64 0, i64 %zext_ln70_1" [nn.cpp:77]   --->   Operation 288 'getelementptr' 'layer1_output_3_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 289 [1/1] (2.15ns)   --->   "%store_ln77 = store i15 %select_ln14, i3 %layer1_output_2_addr" [nn.cpp:77]   --->   Operation 289 'store' 'store_ln77' <Predicate = (trunc_ln70 == 2)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 5> <RAM>
ST_22 : Operation 290 [1/1] (0.00ns)   --->   "%br_ln77 = br void %arrayidx85.exit" [nn.cpp:77]   --->   Operation 290 'br' 'br_ln77' <Predicate = (trunc_ln70 == 2)> <Delay = 0.00>
ST_22 : Operation 291 [1/1] (2.15ns)   --->   "%store_ln77 = store i15 %select_ln14, i3 %layer1_output_1_addr" [nn.cpp:77]   --->   Operation 291 'store' 'store_ln77' <Predicate = (trunc_ln70 == 1)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 5> <RAM>
ST_22 : Operation 292 [1/1] (0.00ns)   --->   "%br_ln77 = br void %arrayidx85.exit" [nn.cpp:77]   --->   Operation 292 'br' 'br_ln77' <Predicate = (trunc_ln70 == 1)> <Delay = 0.00>
ST_22 : Operation 293 [1/1] (2.15ns)   --->   "%store_ln77 = store i15 %select_ln14, i3 %layer1_output_addr" [nn.cpp:77]   --->   Operation 293 'store' 'store_ln77' <Predicate = (trunc_ln70 == 0)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 5> <RAM>
ST_22 : Operation 294 [1/1] (0.00ns)   --->   "%br_ln77 = br void %arrayidx85.exit" [nn.cpp:77]   --->   Operation 294 'br' 'br_ln77' <Predicate = (trunc_ln70 == 0)> <Delay = 0.00>
ST_22 : Operation 295 [1/1] (2.15ns)   --->   "%store_ln77 = store i15 %select_ln14, i3 %layer1_output_3_addr" [nn.cpp:77]   --->   Operation 295 'store' 'store_ln77' <Predicate = (trunc_ln70 == 3)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 5> <RAM>
ST_22 : Operation 296 [1/1] (0.00ns)   --->   "%br_ln77 = br void %arrayidx85.exit" [nn.cpp:77]   --->   Operation 296 'br' 'br_ln77' <Predicate = (trunc_ln70 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.290ns
The critical path consists of the following:
	'alloca' operation ('i') [43]  (0.000 ns)
	'load' operation ('i', nn.cpp:70) on local variable 'i' [84]  (0.000 ns)
	'add' operation ('add_ln70_1', nn.cpp:70) [88]  (1.680 ns)
	'store' operation ('store_ln70', nn.cpp:70) of variable 'add_ln70_1', nn.cpp:70 on local variable 'i' [250]  (1.610 ns)

 <State 2>: 3.602ns
The critical path consists of the following:
	'load' operation ('layer1_weight_tile_1_load', nn.cpp:74) on array 'layer1_weight_tile_1' [104]  (2.152 ns)
	'mul' operation of DSP[109] ('mul_ln74_1', nn.cpp:74) [106]  (1.450 ns)

 <State 3>: 5.570ns
The critical path consists of the following:
	'mul' operation ('mul_ln74', nn.cpp:74) [102]  (5.570 ns)

 <State 4>: 3.602ns
The critical path consists of the following:
	'load' operation ('layer1_weight_tile_3_load', nn.cpp:74) on array 'layer1_weight_tile_3' [118]  (2.152 ns)
	'mul' operation of DSP[123] ('mul_ln74_3', nn.cpp:74) [120]  (1.450 ns)

 <State 5>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[109] ('add_ln74', nn.cpp:74) [109]  (2.100 ns)
	'add' operation of DSP[116] ('add_ln74_1', nn.cpp:74) [116]  (2.100 ns)

 <State 6>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[116] ('add_ln74_1', nn.cpp:74) [116]  (2.100 ns)
	'add' operation of DSP[123] ('add_ln74_2', nn.cpp:74) [123]  (2.100 ns)

 <State 7>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[123] ('add_ln74_2', nn.cpp:74) [123]  (2.100 ns)
	'add' operation of DSP[130] ('add_ln74_3', nn.cpp:74) [130]  (2.100 ns)

 <State 8>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[130] ('add_ln74_3', nn.cpp:74) [130]  (2.100 ns)
	'add' operation of DSP[137] ('add_ln74_4', nn.cpp:74) [137]  (2.100 ns)

 <State 9>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[137] ('add_ln74_4', nn.cpp:74) [137]  (2.100 ns)
	'add' operation of DSP[144] ('add_ln74_5', nn.cpp:74) [144]  (2.100 ns)

 <State 10>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[144] ('add_ln74_5', nn.cpp:74) [144]  (2.100 ns)
	'add' operation of DSP[151] ('add_ln74_6', nn.cpp:74) [151]  (2.100 ns)

 <State 11>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[151] ('add_ln74_6', nn.cpp:74) [151]  (2.100 ns)
	'add' operation of DSP[158] ('add_ln74_7', nn.cpp:74) [158]  (2.100 ns)

 <State 12>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[158] ('add_ln74_7', nn.cpp:74) [158]  (2.100 ns)
	'add' operation of DSP[165] ('add_ln74_8', nn.cpp:74) [165]  (2.100 ns)

 <State 13>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[165] ('add_ln74_8', nn.cpp:74) [165]  (2.100 ns)
	'add' operation of DSP[172] ('add_ln74_9', nn.cpp:74) [172]  (2.100 ns)

 <State 14>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[172] ('add_ln74_9', nn.cpp:74) [172]  (2.100 ns)
	'add' operation of DSP[179] ('add_ln74_10', nn.cpp:74) [179]  (2.100 ns)

 <State 15>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[179] ('add_ln74_10', nn.cpp:74) [179]  (2.100 ns)
	'add' operation of DSP[186] ('add_ln74_11', nn.cpp:74) [186]  (2.100 ns)

 <State 16>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[186] ('add_ln74_11', nn.cpp:74) [186]  (2.100 ns)
	'add' operation of DSP[193] ('add_ln74_12', nn.cpp:74) [193]  (2.100 ns)

 <State 17>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[193] ('add_ln74_12', nn.cpp:74) [193]  (2.100 ns)
	'add' operation of DSP[200] ('add_ln74_13', nn.cpp:74) [200]  (2.100 ns)

 <State 18>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[200] ('add_ln74_13', nn.cpp:74) [200]  (2.100 ns)
	'add' operation of DSP[207] ('add_ln74_14', nn.cpp:74) [207]  (2.100 ns)

 <State 19>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[207] ('add_ln74_14', nn.cpp:74) [207]  (2.100 ns)
	'add' operation of DSP[214] ('add_ln74_15', nn.cpp:74) [214]  (2.100 ns)

 <State 20>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[214] ('add_ln74_15', nn.cpp:74) [214]  (2.100 ns)
	'add' operation of DSP[221] ('add_ln74_16', nn.cpp:74) [221]  (2.100 ns)

 <State 21>: 6.392ns
The critical path consists of the following:
	'add' operation of DSP[221] ('add_ln74_16', nn.cpp:74) [221]  (2.100 ns)
	'add' operation ('sum', nn.cpp:76) [228]  (2.146 ns)
	'icmp' operation ('icmp_ln14', nn.cpp:14->nn.cpp:77) [230]  (2.146 ns)

 <State 22>: 3.147ns
The critical path consists of the following:
	'select' operation ('select_ln14', nn.cpp:14->nn.cpp:77) [231]  (0.995 ns)
	'store' operation ('store_ln77', nn.cpp:77) of variable 'select_ln14', nn.cpp:14->nn.cpp:77 on array 'layer1_output_2' [238]  (2.152 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
