// Seed: 2775325440
module module_0 (
    output supply1 id_0,
    output tri1 id_1,
    output tri1 id_2
);
endmodule
module module_0 (
    output wire id_0,
    input uwire id_1,
    input wor id_2,
    input tri0 id_3,
    output wor id_4,
    output uwire id_5,
    output uwire id_6,
    input uwire id_7,
    output tri0 id_8,
    input tri1 id_9,
    input tri0 id_10,
    output uwire id_11,
    input wire id_12,
    input tri0 id_13,
    input uwire id_14,
    input tri0 id_15,
    input tri id_16,
    input wire id_17,
    input tri1 id_18,
    input wor id_19,
    output supply0 id_20,
    output wand id_21,
    input tri0 id_22,
    input wor id_23
    , id_26,
    output tri0 id_24
);
  assign module_1 = 1;
  module_0(
      id_5, id_6, id_5
  );
  assign id_0 = 1;
endmodule
