module dmx18 (
    input wire in,          
    input wire [2:0] sel,   
    input wire EN,          
    output wire [7:0] out   
);

wire nsel0, nsel1, nsel2;
assign nsel0 = ~sel[0];  
assign nsel1 = ~sel[1];  
assign nsel2 = ~sel[2];  


assign out[0] = (nsel2 & nsel1 & nsel0 & in & EN);  
assign out[1] = (nsel2 & nsel1 & sel[0] & in & EN); 
assign out[2] = (nsel2 & sel[1] & nsel0 & in & EN); 
assign out[3] = (nsel2 & sel[1] & sel[0] & in & EN); 
assign out[4] = (sel[2] & nsel1 & nsel0 & in & EN); 
assign out[5] = (sel[2] & nsel1 & sel[0] & in & EN); 
assign out[6] = (sel[2] & sel[1] & nsel0 & in & EN); 
assign out[7] = (sel[2] & sel[1] & sel[0] & in & EN); 

endmodule
