// Seed: 3359048808
macromodule module_0;
  wand id_1 = id_1;
  integer id_4 = 1 ^ 1;
  assign id_3 = id_1 + id_1;
endmodule
module module_1 (
    output tri id_0
);
  assign id_0 = id_2;
  module_0();
  assign #1 id_0 = 1 < 1;
endmodule
module module_2 (
    output uwire id_0,
    input uwire id_1,
    input tri id_2,
    input uwire id_3,
    input uwire id_4,
    output supply0 id_5,
    output tri id_6,
    input tri id_7,
    output uwire id_8,
    output wand id_9,
    output wire id_10,
    input wor id_11,
    input supply0 id_12,
    input supply1 id_13,
    input wand id_14,
    output supply1 id_15,
    output supply0 id_16,
    output supply1 id_17,
    output wor id_18,
    input supply1 id_19,
    output wire id_20,
    input wire id_21,
    input tri1 id_22,
    output supply1 id_23,
    output tri1 id_24,
    input tri id_25,
    input wand id_26,
    output supply0 id_27,
    output wand id_28,
    output wor id_29,
    input wire id_30,
    input wire id_31,
    input tri0 id_32,
    input supply1 id_33,
    input supply0 id_34,
    input supply1 id_35,
    input tri0 id_36
    , id_49,
    input tri0 id_37,
    input tri1 id_38
    , id_50,
    input tri0 id_39,
    output wor id_40,
    output tri id_41,
    output wor id_42,
    output tri1 id_43,
    input tri id_44,
    output wand id_45,
    output supply1 id_46,
    input wand id_47
);
endmodule
module module_3 (
    output tri id_0,
    output tri1 id_1,
    input tri1 id_2,
    input tri id_3,
    output logic id_4,
    input tri0 id_5,
    input wire id_6
    , id_14,
    input wire id_7,
    input wand id_8,
    input wand id_9,
    output wand id_10,
    output supply0 id_11,
    input supply1 id_12
);
  wand id_15 = id_7;
  module_2(
      id_0,
      id_6,
      id_15,
      id_6,
      id_9,
      id_0,
      id_0,
      id_5,
      id_1,
      id_10,
      id_1,
      id_7,
      id_7,
      id_12,
      id_8,
      id_1,
      id_0,
      id_0,
      id_15,
      id_7,
      id_10,
      id_2,
      id_7,
      id_10,
      id_0,
      id_9,
      id_9,
      id_0,
      id_0,
      id_10,
      id_8,
      id_9,
      id_2,
      id_3,
      id_2,
      id_6,
      id_6,
      id_7,
      id_7,
      id_2,
      id_1,
      id_0,
      id_0,
      id_11,
      id_2,
      id_10,
      id_15,
      id_8
  );
  assign id_0 = 1;
  wand id_16 = id_15;
  wire id_17;
  always #1 begin
    if (1'b0 - id_9 - "" - id_14) id_4 <= 1;
  end
  tri0 id_18;
  wire id_19;
  initial id_18 = 1;
  wand id_20 = id_3 & 1;
endmodule
