#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Jun 19 19:36:11 2019
# Process ID: 7740
# Current directory: C:/Docs/gyro_tester/gyro_tester.runs/design_2_SPI_ip_0_0_synth_1
# Command line: vivado.exe -log design_2_SPI_ip_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_2_SPI_ip_0_0.tcl
# Log file: C:/Docs/gyro_tester/gyro_tester.runs/design_2_SPI_ip_0_0_synth_1/design_2_SPI_ip_0_0.vds
# Journal file: C:/Docs/gyro_tester/gyro_tester.runs/design_2_SPI_ip_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_2_SPI_ip_0_0.tcl -notrace
Command: synth_design -top design_2_SPI_ip_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4284 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 389.207 ; gain = 98.129
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_2_SPI_ip_0_0' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ip/design_2_SPI_ip_0_0/synth/design_2_SPI_ip_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'SPI_ip_v1_0' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/2e00/hdl/SPI_ip_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SPI_ip_v1_0_S00_AXI' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/2e00/hdl/SPI_ip_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/2e00/hdl/SPI_ip_v1_0_S00_AXI.v:243]
INFO: [Synth 8-226] default block is never used [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/2e00/hdl/SPI_ip_v1_0_S00_AXI.v:384]
INFO: [Synth 8-6157] synthesizing module 'SPI_Master' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/2e00/hdl/SPI_ip_v1_0_S00_AXI.v:732]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/2e00/hdl/SPI_ip_v1_0_S00_AXI.v:482]
INFO: [Synth 8-6157] synthesizing module 'dff' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/2e00/hdl/SPI_ip_v1_0_S00_AXI.v:464]
INFO: [Synth 8-6155] done synthesizing module 'dff' (1#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/2e00/hdl/SPI_ip_v1_0_S00_AXI.v:464]
INFO: [Synth 8-6157] synthesizing module 'mux_8_to_1' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/2e00/hdl/SPI_ip_v1_0_S00_AXI.v:453]
INFO: [Synth 8-6155] done synthesizing module 'mux_8_to_1' (2#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/2e00/hdl/SPI_ip_v1_0_S00_AXI.v:453]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (3#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/2e00/hdl/SPI_ip_v1_0_S00_AXI.v:482]
INFO: [Synth 8-6157] synthesizing module 'leftShiftRegister25bits' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/2e00/hdl/SPI_ip_v1_0_S00_AXI.v:569]
INFO: [Synth 8-6155] done synthesizing module 'leftShiftRegister25bits' (4#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/2e00/hdl/SPI_ip_v1_0_S00_AXI.v:569]
INFO: [Synth 8-6157] synthesizing module 'downCounter5Bits' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/2e00/hdl/SPI_ip_v1_0_S00_AXI.v:539]
INFO: [Synth 8-6155] done synthesizing module 'downCounter5Bits' (5#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/2e00/hdl/SPI_ip_v1_0_S00_AXI.v:539]
INFO: [Synth 8-6157] synthesizing module 'SPI_fsm' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/2e00/hdl/SPI_ip_v1_0_S00_AXI.v:601]
	Parameter S0 bound to: 3'b000 
	Parameter S1 bound to: 3'b001 
	Parameter S2 bound to: 3'b010 
	Parameter S3 bound to: 3'b011 
	Parameter S4 bound to: 3'b100 
	Parameter S5 bound to: 3'b101 
	Parameter S6 bound to: 3'b110 
	Parameter S7 bound to: 3'b111 
INFO: [Synth 8-6155] done synthesizing module 'SPI_fsm' (6#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/2e00/hdl/SPI_ip_v1_0_S00_AXI.v:601]
INFO: [Synth 8-6155] done synthesizing module 'SPI_Master' (7#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/2e00/hdl/SPI_ip_v1_0_S00_AXI.v:732]
WARNING: [Synth 8-6014] Unused sequential element slv_reg1_reg was removed.  [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/2e00/hdl/SPI_ip_v1_0_S00_AXI.v:236]
INFO: [Synth 8-6155] done synthesizing module 'SPI_ip_v1_0_S00_AXI' (8#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/2e00/hdl/SPI_ip_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'SPI_ip_v1_0' (9#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/2e00/hdl/SPI_ip_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_2_SPI_ip_0_0' (10#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ip/design_2_SPI_ip_0_0/synth/design_2_SPI_ip_0_0.v:57]
WARNING: [Synth 8-3331] design SPI_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design SPI_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design SPI_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design SPI_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design SPI_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design SPI_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 443.613 ; gain = 152.535
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 443.613 ; gain = 152.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 443.613 ; gain = 152.535
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.229 . Memory (MB): peak = 785.418 ; gain = 2.180
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:44 . Memory (MB): peak = 785.418 ; gain = 494.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:44 . Memory (MB): peak = 785.418 ; gain = 494.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:44 . Memory (MB): peak = 785.418 ; gain = 494.340
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'SPI_fsm'
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "load" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CS" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SCK" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                           000001 |                              000
                      S1 |                           000010 |                              001
                      S2 |                           000100 |                              010
                      S3 |                           001000 |                              011
                      S5 |                           010000 |                              101
                      S4 |                           100000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'SPI_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:45 . Memory (MB): peak = 785.418 ; gain = 494.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               25 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     25 Bit        Muxes := 4     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module dff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module leftShiftRegister25bits 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 4     
Module downCounter5Bits 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 5     
Module SPI_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 1     
Module SPI_Master 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module SPI_ip_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_2_SPI_ip_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_2_SPI_ip_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_2_SPI_ip_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_2_SPI_ip_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_2_SPI_ip_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_2_SPI_ip_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/SPI_ip_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/SPI_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SPI_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/SPI_ip_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/SPI_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SPI_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/SPI_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_2_SPI_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SPI_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_2_SPI_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SPI_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_2_SPI_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SPI_ip_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_2_SPI_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SPI_ip_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_2_SPI_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SPI_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_2_SPI_ip_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:47 . Memory (MB): peak = 785.418 ; gain = 494.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:01:05 . Memory (MB): peak = 791.547 ; gain = 500.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:01:05 . Memory (MB): peak = 791.770 ; gain = 500.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:01:05 . Memory (MB): peak = 801.980 ; gain = 510.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:01:08 . Memory (MB): peak = 801.980 ; gain = 510.902
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:01:08 . Memory (MB): peak = 801.980 ; gain = 510.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:01:08 . Memory (MB): peak = 801.980 ; gain = 510.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:01:08 . Memory (MB): peak = 801.980 ; gain = 510.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:01:08 . Memory (MB): peak = 801.980 ; gain = 510.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:01:08 . Memory (MB): peak = 801.980 ; gain = 510.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     9|
|2     |LUT2  |     5|
|3     |LUT3  |    77|
|4     |LUT4  |    19|
|5     |LUT5  |    14|
|6     |LUT6  |    33|
|7     |MUXF7 |     1|
|8     |FDCE  |    38|
|9     |FDPE  |    26|
|10    |FDRE  |   142|
|11    |FDSE  |     2|
|12    |LDC   |    25|
+------+------+------+

Report Instance Areas: 
+------+-----------------------------+------------------------+------+
|      |Instance                     |Module                  |Cells |
+------+-----------------------------+------------------------+------+
|1     |top                          |                        |   391|
|2     |  inst                       |SPI_ip_v1_0             |   391|
|3     |    SPI_ip_v1_0_S00_AXI_inst |SPI_ip_v1_0_S00_AXI     |   391|
|4     |      user_SPI_Block         |SPI_Master              |   222|
|5     |        CLOCKDIV             |clock_divider           |    20|
|6     |          ff0                |dff                     |     3|
|7     |          ff1                |dff_0                   |     2|
|8     |          ff2                |dff_1                   |     2|
|9     |          ff3                |dff_2                   |     4|
|10    |          ff4                |dff_3                   |     2|
|11    |          ff5                |dff_4                   |     2|
|12    |          ff6                |dff_5                   |     2|
|13    |          ff7                |dff_6                   |     3|
|14    |        DWCNTR               |downCounter5Bits        |    18|
|15    |        FSM                  |SPI_fsm                 |    63|
|16    |        SR25Bits             |leftShiftRegister25bits |   121|
+------+-----------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:01:08 . Memory (MB): peak = 801.980 ; gain = 510.902
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:45 . Memory (MB): peak = 801.980 ; gain = 169.098
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:01:08 . Memory (MB): peak = 801.980 ; gain = 510.902
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 25 instances were transformed.
  LDC => LDCE: 25 instances

INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:01:12 . Memory (MB): peak = 814.125 ; gain = 531.082
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Docs/gyro_tester/gyro_tester.runs/design_2_SPI_ip_0_0_synth_1/design_2_SPI_ip_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ip/design_2_SPI_ip_0_0/design_2_SPI_ip_0_0.xci
INFO: [Coretcl 2-1174] Renamed 15 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Docs/gyro_tester/gyro_tester.runs/design_2_SPI_ip_0_0_synth_1/design_2_SPI_ip_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_2_SPI_ip_0_0_utilization_synth.rpt -pb design_2_SPI_ip_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 814.125 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jun 19 19:37:46 2019...
