

================================================================
== Vitis HLS Report for 'correlator_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_VITIS_LOOP_54_3'
================================================================
* Date:           Sat Jan 10 14:44:57 2026

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_correlator
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.916 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    20482|    20482|  0.205 ms|  0.205 ms|  20482|  20482|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_52_1_VITIS_LOOP_53_2_VITIS_LOOP_54_3  |    20480|    20480|         2|          1|          1|  20480|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%f = alloca i32 1" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:54]   --->   Operation 5 'alloca' 'f' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%l = alloca i32 1" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:53]   --->   Operation 6 'alloca' 'l' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%b = alloca i32 1" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:52]   --->   Operation 8 'alloca' 'b' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten12 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_17, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_16, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.29ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten12"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 31 [1/1] (1.29ns)   --->   "%store_ln52 = store i2 0, i2 %b" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:52]   --->   Operation 31 'store' 'store_ln52' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 32 [1/1] (1.29ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 33 [1/1] (1.29ns)   --->   "%store_ln53 = store i4 0, i4 %l" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:53]   --->   Operation 33 'store' 'store_ln53' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 34 [1/1] (1.29ns)   --->   "%store_ln54 = store i11 0, i11 %f" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:54]   --->   Operation 34 'store' 'store_ln54' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 35 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.91>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i15 %indvar_flatten" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:53]   --->   Operation 36 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%indvar_flatten12_load = load i15 %indvar_flatten12" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:52]   --->   Operation 37 'load' 'indvar_flatten12_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.53ns)   --->   "%icmp_ln52 = icmp_eq  i15 %indvar_flatten12_load, i15 20480" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:52]   --->   Operation 38 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 1.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.53ns)   --->   "%add_ln52_1 = add i15 %indvar_flatten12_load, i15 1" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:52]   --->   Operation 39 'add' 'add_ln52_1' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %for.inc18, void %for.end20.exitStub" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:52]   --->   Operation 40 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%f_load = load i11 %f" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:54]   --->   Operation 41 'load' 'f_load' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%l_load = load i4 %l" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:52]   --->   Operation 42 'load' 'l_load' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%b_load = load i2 %b" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:52]   --->   Operation 43 'load' 'b_load' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.63ns)   --->   "%add_ln52 = add i2 %b_load, i2 1" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:52]   --->   Operation 44 'add' 'add_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.53ns)   --->   "%icmp_ln53 = icmp_eq  i15 %indvar_flatten_load, i15 10240" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:53]   --->   Operation 45 'icmp' 'icmp_ln53' <Predicate = (!icmp_ln52)> <Delay = 1.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.83ns)   --->   "%select_ln52 = select i1 %icmp_ln53, i4 0, i4 %l_load" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:52]   --->   Operation 46 'select' 'select_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node and_ln52)   --->   "%xor_ln52 = xor i1 %icmp_ln53, i1 1" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:52]   --->   Operation 47 'xor' 'xor_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.48ns)   --->   "%icmp_ln54 = icmp_eq  i11 %f_load, i11 1024" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:54]   --->   Operation 48 'icmp' 'icmp_ln54' <Predicate = (!icmp_ln52)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln52 = and i1 %icmp_ln54, i1 %xor_ln52" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:52]   --->   Operation 49 'and' 'and_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.81ns)   --->   "%select_ln52_1 = select i1 %icmp_ln53, i2 %add_ln52, i2 %b_load" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:52]   --->   Operation 50 'select' 'select_ln52_1' <Predicate = (!icmp_ln52)> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln53 = trunc i2 %select_ln52_1" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:53]   --->   Operation 51 'trunc' 'trunc_ln53' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.99ns)   --->   "%add_ln53 = add i4 %select_ln52, i4 1" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:53]   --->   Operation 52 'add' 'add_ln53' <Predicate = (!icmp_ln52)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln53)   --->   "%or_ln53 = or i1 %and_ln52, i1 %icmp_ln53" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:53]   --->   Operation 53 'or' 'or_ln53' <Predicate = (!icmp_ln52)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln53 = select i1 %or_ln53, i11 0, i11 %f_load" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:53]   --->   Operation 54 'select' 'select_ln53' <Predicate = (!icmp_ln52)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.83ns)   --->   "%select_ln53_1 = select i1 %and_ln52, i4 %add_ln53, i4 %select_ln52" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:53]   --->   Operation 55 'select' 'select_ln53_1' <Predicate = (!icmp_ln52)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i1.i10, i1 %trunc_ln53, i10 0" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:55]   --->   Operation 56 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.48ns)   --->   "%add_ln55 = add i11 %tmp, i11 %select_ln53" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:55]   --->   Operation 57 'add' 'add_ln55' <Predicate = (!icmp_ln52)> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.23ns)   --->   "%switch_ln55 = switch i4 %select_ln53_1, void %arrayidx1444.1.case.9, i4 0, void %arrayidx1444.1.case.0, i4 1, void %arrayidx1444.1.case.1, i4 2, void %arrayidx1444.1.case.2, i4 3, void %arrayidx1444.1.case.3, i4 4, void %arrayidx1444.1.case.4, i4 5, void %arrayidx1444.1.case.5, i4 6, void %arrayidx1444.1.case.6, i4 7, void %arrayidx1444.1.case.7, i4 8, void %arrayidx1444.1.case.8" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:55]   --->   Operation 58 'switch' 'switch_ln55' <Predicate = (!icmp_ln52)> <Delay = 1.23>
ST_2 : Operation 59 [1/1] (1.48ns)   --->   "%add_ln54 = add i11 %select_ln53, i11 1" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:54]   --->   Operation 59 'add' 'add_ln54' <Predicate = (!icmp_ln52)> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (1.53ns)   --->   "%add_ln53_1 = add i15 %indvar_flatten_load, i15 1" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:53]   --->   Operation 60 'add' 'add_ln53_1' <Predicate = (!icmp_ln52)> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.60ns)   --->   "%select_ln53_2 = select i1 %icmp_ln53, i15 1, i15 %add_ln53_1" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:53]   --->   Operation 61 'select' 'select_ln53_2' <Predicate = (!icmp_ln52)> <Delay = 0.60> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (1.29ns)   --->   "%store_ln52 = store i15 %add_ln52_1, i15 %indvar_flatten12" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:52]   --->   Operation 62 'store' 'store_ln52' <Predicate = (!icmp_ln52)> <Delay = 1.29>
ST_2 : Operation 63 [1/1] (1.29ns)   --->   "%store_ln52 = store i2 %select_ln52_1, i2 %b" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:52]   --->   Operation 63 'store' 'store_ln52' <Predicate = (!icmp_ln52)> <Delay = 1.29>
ST_2 : Operation 64 [1/1] (1.29ns)   --->   "%store_ln53 = store i15 %select_ln53_2, i15 %indvar_flatten" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:53]   --->   Operation 64 'store' 'store_ln53' <Predicate = (!icmp_ln52)> <Delay = 1.29>
ST_2 : Operation 65 [1/1] (1.29ns)   --->   "%store_ln53 = store i4 %select_ln53_1, i4 %l" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:53]   --->   Operation 65 'store' 'store_ln53' <Predicate = (!icmp_ln52)> <Delay = 1.29>
ST_2 : Operation 66 [1/1] (1.29ns)   --->   "%store_ln54 = store i11 %add_ln54, i11 %f" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:54]   --->   Operation 66 'store' 'store_ln54' <Predicate = (!icmp_ln52)> <Delay = 1.29>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln54 = br void %for.inc" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:54]   --->   Operation 67 'br' 'br_ln54' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 122 'ret' 'ret_ln0' <Predicate = (icmp_ln52)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_52_1_VITIS_LOOP_53_2_VITIS_LOOP_54_3_str"   --->   Operation 68 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 20480, i64 20480, i64 20480"   --->   Operation 69 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i11 %add_ln55" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:55]   --->   Operation 70 'zext' 'zext_ln55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_20 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19, i64 0, i64 %zext_ln55" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:55]   --->   Operation 71 'getelementptr' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_21 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18, i64 0, i64 %zext_ln55" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:55]   --->   Operation 72 'getelementptr' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_22 = getelementptr i1 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_17, i64 0, i64 %zext_ln55" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:55]   --->   Operation 73 'getelementptr' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_23 = getelementptr i1 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_16, i64 0, i64 %zext_ln55" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:55]   --->   Operation 74 'getelementptr' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_24 = getelementptr i1 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_15, i64 0, i64 %zext_ln55" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:55]   --->   Operation 75 'getelementptr' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_25 = getelementptr i1 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_14, i64 0, i64 %zext_ln55" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:55]   --->   Operation 76 'getelementptr' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_26 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13, i64 0, i64 %zext_ln55" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:55]   --->   Operation 77 'getelementptr' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_27 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12, i64 0, i64 %zext_ln55" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:55]   --->   Operation 78 'getelementptr' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_28 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11, i64 0, i64 %zext_ln55" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:55]   --->   Operation 79 'getelementptr' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_29 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10, i64 0, i64 %zext_ln55" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:55]   --->   Operation 80 'getelementptr' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_30 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9, i64 0, i64 %zext_ln55" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:55]   --->   Operation 81 'getelementptr' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_31 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8, i64 0, i64 %zext_ln55" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:55]   --->   Operation 82 'getelementptr' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_32 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7, i64 0, i64 %zext_ln55" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:55]   --->   Operation 83 'getelementptr' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_33 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6, i64 0, i64 %zext_ln55" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:55]   --->   Operation 84 'getelementptr' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_34 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5, i64 0, i64 %zext_ln55" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:55]   --->   Operation 85 'getelementptr' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_35 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4, i64 0, i64 %zext_ln55" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:55]   --->   Operation 86 'getelementptr' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_36 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3, i64 0, i64 %zext_ln55" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:55]   --->   Operation 87 'getelementptr' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_37 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2, i64 0, i64 %zext_ln55" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:55]   --->   Operation 88 'getelementptr' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_38 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1, i64 0, i64 %zext_ln55" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:55]   --->   Operation 89 'getelementptr' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_39 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea, i64 0, i64 %zext_ln55" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:55]   --->   Operation 90 'getelementptr' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%specpipeline_ln54 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:54]   --->   Operation 91 'specpipeline' 'specpipeline_ln54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (2.77ns)   --->   "%store_ln55 = store i64 0, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_38" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:55]   --->   Operation 92 'store' 'store_ln55' <Predicate = (select_ln53_1 == 8)> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_3 : Operation 93 [1/1] (2.77ns)   --->   "%store_ln55 = store i64 0, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_30" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:55]   --->   Operation 93 'store' 'store_ln55' <Predicate = (select_ln53_1 == 8)> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln55 = br void %arrayidx1444.1.exit" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:55]   --->   Operation 94 'br' 'br_ln55' <Predicate = (select_ln53_1 == 8)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (2.77ns)   --->   "%store_ln55 = store i64 0, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_37" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:55]   --->   Operation 95 'store' 'store_ln55' <Predicate = (select_ln53_1 == 7)> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_3 : Operation 96 [1/1] (2.77ns)   --->   "%store_ln55 = store i64 0, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_29" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:55]   --->   Operation 96 'store' 'store_ln55' <Predicate = (select_ln53_1 == 7)> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln55 = br void %arrayidx1444.1.exit" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:55]   --->   Operation 97 'br' 'br_ln55' <Predicate = (select_ln53_1 == 7)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (2.77ns)   --->   "%store_ln55 = store i64 0, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_36" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:55]   --->   Operation 98 'store' 'store_ln55' <Predicate = (select_ln53_1 == 6)> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_3 : Operation 99 [1/1] (2.77ns)   --->   "%store_ln55 = store i64 0, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_28" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:55]   --->   Operation 99 'store' 'store_ln55' <Predicate = (select_ln53_1 == 6)> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln55 = br void %arrayidx1444.1.exit" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:55]   --->   Operation 100 'br' 'br_ln55' <Predicate = (select_ln53_1 == 6)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (2.77ns)   --->   "%store_ln55 = store i64 0, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_35" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:55]   --->   Operation 101 'store' 'store_ln55' <Predicate = (select_ln53_1 == 5)> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_3 : Operation 102 [1/1] (2.77ns)   --->   "%store_ln55 = store i64 0, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_27" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:55]   --->   Operation 102 'store' 'store_ln55' <Predicate = (select_ln53_1 == 5)> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln55 = br void %arrayidx1444.1.exit" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:55]   --->   Operation 103 'br' 'br_ln55' <Predicate = (select_ln53_1 == 5)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (2.77ns)   --->   "%store_ln55 = store i64 0, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_34" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:55]   --->   Operation 104 'store' 'store_ln55' <Predicate = (select_ln53_1 == 4)> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_3 : Operation 105 [1/1] (2.77ns)   --->   "%store_ln55 = store i64 0, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_26" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:55]   --->   Operation 105 'store' 'store_ln55' <Predicate = (select_ln53_1 == 4)> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln55 = br void %arrayidx1444.1.exit" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:55]   --->   Operation 106 'br' 'br_ln55' <Predicate = (select_ln53_1 == 4)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (2.77ns)   --->   "%store_ln55 = store i64 0, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_33" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:55]   --->   Operation 107 'store' 'store_ln55' <Predicate = (select_ln53_1 == 3)> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_3 : Operation 108 [1/1] (2.77ns)   --->   "%store_ln55 = store i1 0, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_25" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:55]   --->   Operation 108 'store' 'store_ln55' <Predicate = (select_ln53_1 == 3)> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 2048> <RAM>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln55 = br void %arrayidx1444.1.exit" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:55]   --->   Operation 109 'br' 'br_ln55' <Predicate = (select_ln53_1 == 3)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (2.77ns)   --->   "%store_ln55 = store i64 0, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_32" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:55]   --->   Operation 110 'store' 'store_ln55' <Predicate = (select_ln53_1 == 2)> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_3 : Operation 111 [1/1] (2.77ns)   --->   "%store_ln55 = store i1 0, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_24" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:55]   --->   Operation 111 'store' 'store_ln55' <Predicate = (select_ln53_1 == 2)> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 2048> <RAM>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln55 = br void %arrayidx1444.1.exit" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:55]   --->   Operation 112 'br' 'br_ln55' <Predicate = (select_ln53_1 == 2)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (2.77ns)   --->   "%store_ln55 = store i64 0, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_21" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:55]   --->   Operation 113 'store' 'store_ln55' <Predicate = (select_ln53_1 == 1)> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_3 : Operation 114 [1/1] (2.77ns)   --->   "%store_ln55 = store i1 0, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_23" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:55]   --->   Operation 114 'store' 'store_ln55' <Predicate = (select_ln53_1 == 1)> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 2048> <RAM>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln55 = br void %arrayidx1444.1.exit" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:55]   --->   Operation 115 'br' 'br_ln55' <Predicate = (select_ln53_1 == 1)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (2.77ns)   --->   "%store_ln55 = store i64 0, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_20" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:55]   --->   Operation 116 'store' 'store_ln55' <Predicate = (select_ln53_1 == 0)> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_3 : Operation 117 [1/1] (2.77ns)   --->   "%store_ln55 = store i1 0, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_22" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:55]   --->   Operation 117 'store' 'store_ln55' <Predicate = (select_ln53_1 == 0)> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 2048> <RAM>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln55 = br void %arrayidx1444.1.exit" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:55]   --->   Operation 118 'br' 'br_ln55' <Predicate = (select_ln53_1 == 0)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (2.77ns)   --->   "%store_ln55 = store i64 0, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_39" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:55]   --->   Operation 119 'store' 'store_ln55' <Predicate = (select_ln53_1 != 0 & select_ln53_1 != 1 & select_ln53_1 != 2 & select_ln53_1 != 3 & select_ln53_1 != 4 & select_ln53_1 != 5 & select_ln53_1 != 6 & select_ln53_1 != 7 & select_ln53_1 != 8)> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_3 : Operation 120 [1/1] (2.77ns)   --->   "%store_ln55 = store i64 0, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_31" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:55]   --->   Operation 120 'store' 'store_ln55' <Predicate = (select_ln53_1 != 0 & select_ln53_1 != 1 & select_ln53_1 != 2 & select_ln53_1 != 3 & select_ln53_1 != 4 & select_ln53_1 != 5 & select_ln53_1 != 6 & select_ln53_1 != 7 & select_ln53_1 != 8)> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln55 = br void %arrayidx1444.1.exit" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:55]   --->   Operation 121 'br' 'br_ln55' <Predicate = (select_ln53_1 != 0 & select_ln53_1 != 1 & select_ln53_1 != 2 & select_ln53_1 != 3 & select_ln53_1 != 4 & select_ln53_1 != 5 & select_ln53_1 != 6 & select_ln53_1 != 7 & select_ln53_1 != 8)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.298ns
The critical path consists of the following:
	'alloca' operation 15 bit ('indvar_flatten12') [25]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten12' [46]  (1.298 ns)

 <State 2>: 5.916ns
The critical path consists of the following:
	'load' operation 15 bit ('indvar_flatten_load', /home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:53) on local variable 'indvar_flatten' [53]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln53', /home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:53) [65]  (1.536 ns)
	'xor' operation 1 bit ('xor_ln52', /home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:52) [67]  (0.000 ns)
	'and' operation 1 bit ('and_ln52', /home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:52) [69]  (0.800 ns)
	'or' operation 1 bit ('or_ln53', /home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:53) [73]  (0.000 ns)
	'select' operation 11 bit ('select_ln53', /home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:53) [74]  (0.800 ns)
	'add' operation 11 bit ('add_ln54', /home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:54) [142]  (1.482 ns)
	'store' operation 0 bit ('store_ln54', /home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:54) of variable 'add_ln54', /home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:54 on local variable 'f', /home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:54 [149]  (1.298 ns)

 <State 3>: 2.771ns
The critical path consists of the following:
	'getelementptr' operation 11 bit ('correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_38', /home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:55) [97]  (0.000 ns)
	'store' operation 0 bit ('store_ln55', /home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:55) of constant 0 on array 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1' [102]  (2.771 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
