#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Thu Aug 02 14:42:07 2018
# Process ID: 17892
# Current directory: C:/Users/yaris/Desktop/simSignal
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9844 C:\Users\yaris\Desktop\simSignal\simSignal.xpr
# Log file: C:/Users/yaris/Desktop/simSignal/vivado.log
# Journal file: C:/Users/yaris/Desktop/simSignal\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/yaris/Desktop/simSignal/simSignal.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 729.164 ; gain = 167.918
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'signal_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/yaris/Desktop/simSignal/simSignal.sim/sim_1/behav'
"xvlog -m64 --relax -prj signal_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yaris/Desktop/simSignal/simSignal.srcs/sources_1/new/signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yaris/Desktop/simSignal/simSignal.srcs/sim_1/new/signal_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_tb
ERROR: [VRFC 10-91] tready is not declared [C:/Users/yaris/Desktop/simSignal/simSignal.srcs/sim_1/new/signal_tb.v:53]
ERROR: [VRFC 10-1040] module signal_tb ignored due to previous errors [C:/Users/yaris/Desktop/simSignal/simSignal.srcs/sim_1/new/signal_tb.v:24]
INFO: [USF-XSim-99] Step results log file:'C:/Users/yaris/Desktop/simSignal/simSignal.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/yaris/Desktop/simSignal/simSignal.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'signal_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/yaris/Desktop/simSignal/simSignal.sim/sim_1/behav'
"xvlog -m64 --relax -prj signal_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yaris/Desktop/simSignal/simSignal.srcs/sources_1/new/signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yaris/Desktop/simSignal/simSignal.srcs/sim_1/new/signal_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yaris/Desktop/simSignal/simSignal.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yaris/Desktop/simSignal/simSignal.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 10bcd31ca1424904b41a370c7904e361 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signal_tb_behav xil_defaultlib.signal_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.signal
Compiling module xil_defaultlib.signal_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot signal_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/yaris/Desktop/simSignal/simSignal.sim/sim_1/behav/xsim.dir/signal_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Aug 02 15:07:27 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 765.789 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yaris/Desktop/simSignal/simSignal.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "signal_tb_behav -key {Behavioral:sim_1:Functional:signal_tb} -tclbatch {signal_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source signal_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'signal_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 777.012 ; gain = 11.223
add_wave {{/signal_tb/signal/state}} {{/signal_tb/signal/tmpLength}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'signal_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/yaris/Desktop/simSignal/simSignal.sim/sim_1/behav'
"xvlog -m64 --relax -prj signal_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yaris/Desktop/simSignal/simSignal.srcs/sources_1/new/signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yaris/Desktop/simSignal/simSignal.srcs/sim_1/new/signal_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yaris/Desktop/simSignal/simSignal.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yaris/Desktop/simSignal/simSignal.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 10bcd31ca1424904b41a370c7904e361 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signal_tb_behav xil_defaultlib.signal_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.signal
Compiling module xil_defaultlib.signal_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot signal_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/yaris/Desktop/simSignal/simSignal.sim/sim_1/behav/xsim.dir/signal_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Aug 02 15:09:32 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 809.891 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yaris/Desktop/simSignal/simSignal.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "signal_tb_behav -key {Behavioral:sim_1:Functional:signal_tb} -tclbatch {signal_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source signal_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'signal_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 809.891 ; gain = 0.000
add_wave {{/signal_tb/signal/state}} {{/signal_tb/signal/tmpLength}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 11 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'signal_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/yaris/Desktop/simSignal/simSignal.sim/sim_1/behav'
"xvlog -m64 --relax -prj signal_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yaris/Desktop/simSignal/simSignal.srcs/sources_1/new/signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yaris/Desktop/simSignal/simSignal.srcs/sim_1/new/signal_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yaris/Desktop/simSignal/simSignal.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yaris/Desktop/simSignal/simSignal.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 10bcd31ca1424904b41a370c7904e361 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signal_tb_behav xil_defaultlib.signal_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.signal
Compiling module xil_defaultlib.signal_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot signal_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/yaris/Desktop/simSignal/simSignal.sim/sim_1/behav/xsim.dir/signal_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Aug 02 15:12:47 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yaris/Desktop/simSignal/simSignal.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "signal_tb_behav -key {Behavioral:sim_1:Functional:signal_tb} -tclbatch {signal_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source signal_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'signal_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 809.891 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'signal_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/yaris/Desktop/simSignal/simSignal.sim/sim_1/behav'
"xvlog -m64 --relax -prj signal_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yaris/Desktop/simSignal/simSignal.srcs/sources_1/new/signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yaris/Desktop/simSignal/simSignal.srcs/sim_1/new/signal_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yaris/Desktop/simSignal/simSignal.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yaris/Desktop/simSignal/simSignal.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 10bcd31ca1424904b41a370c7904e361 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signal_tb_behav xil_defaultlib.signal_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.signal
Compiling module xil_defaultlib.signal_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot signal_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/yaris/Desktop/simSignal/simSignal.sim/sim_1/behav/xsim.dir/signal_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Aug 02 15:14:16 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 809.891 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yaris/Desktop/simSignal/simSignal.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "signal_tb_behav -key {Behavioral:sim_1:Functional:signal_tb} -tclbatch {signal_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source signal_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'signal_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 809.891 ; gain = 0.000
add_wave {{/signal_tb/signal/state}} {{/signal_tb/signal/tmpLength}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 11 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'signal_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/yaris/Desktop/simSignal/simSignal.sim/sim_1/behav'
"xvlog -m64 --relax -prj signal_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yaris/Desktop/simSignal/simSignal.srcs/sources_1/new/signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yaris/Desktop/simSignal/simSignal.srcs/sim_1/new/signal_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yaris/Desktop/simSignal/simSignal.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yaris/Desktop/simSignal/simSignal.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 10bcd31ca1424904b41a370c7904e361 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signal_tb_behav xil_defaultlib.signal_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.signal
Compiling module xil_defaultlib.signal_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot signal_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/yaris/Desktop/simSignal/simSignal.sim/sim_1/behav/xsim.dir/signal_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Aug 02 15:17:07 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yaris/Desktop/simSignal/simSignal.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "signal_tb_behav -key {Behavioral:sim_1:Functional:signal_tb} -tclbatch {signal_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source signal_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'signal_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 809.891 ; gain = 0.000
add_wave {{/signal_tb/signal/state}} {{/signal_tb/signal/tmpLength}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 11 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'signal_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/yaris/Desktop/simSignal/simSignal.sim/sim_1/behav'
"xvlog -m64 --relax -prj signal_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yaris/Desktop/simSignal/simSignal.srcs/sources_1/new/signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yaris/Desktop/simSignal/simSignal.srcs/sim_1/new/signal_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yaris/Desktop/simSignal/simSignal.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yaris/Desktop/simSignal/simSignal.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 10bcd31ca1424904b41a370c7904e361 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signal_tb_behav xil_defaultlib.signal_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.signal
Compiling module xil_defaultlib.signal_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot signal_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/yaris/Desktop/simSignal/simSignal.sim/sim_1/behav/xsim.dir/signal_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Aug 02 15:18:28 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yaris/Desktop/simSignal/simSignal.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "signal_tb_behav -key {Behavioral:sim_1:Functional:signal_tb} -tclbatch {signal_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source signal_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'signal_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 829.379 ; gain = 0.000
add_wave {{/signal_tb/signal/state}} {{/signal_tb/signal/tmpLength}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 11 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'signal_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/yaris/Desktop/simSignal/simSignal.sim/sim_1/behav'
"xvlog -m64 --relax -prj signal_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yaris/Desktop/simSignal/simSignal.srcs/sources_1/new/signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yaris/Desktop/simSignal/simSignal.srcs/sim_1/new/signal_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yaris/Desktop/simSignal/simSignal.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yaris/Desktop/simSignal/simSignal.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 10bcd31ca1424904b41a370c7904e361 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signal_tb_behav xil_defaultlib.signal_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.signal
Compiling module xil_defaultlib.signal_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot signal_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/yaris/Desktop/simSignal/simSignal.sim/sim_1/behav/xsim.dir/signal_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Aug 02 15:21:53 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yaris/Desktop/simSignal/simSignal.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "signal_tb_behav -key {Behavioral:sim_1:Functional:signal_tb} -tclbatch {signal_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source signal_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'signal_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 829.379 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'signal_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/yaris/Desktop/simSignal/simSignal.sim/sim_1/behav'
"xvlog -m64 --relax -prj signal_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yaris/Desktop/simSignal/simSignal.srcs/sources_1/new/signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yaris/Desktop/simSignal/simSignal.srcs/sim_1/new/signal_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yaris/Desktop/simSignal/simSignal.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yaris/Desktop/simSignal/simSignal.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 10bcd31ca1424904b41a370c7904e361 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signal_tb_behav xil_defaultlib.signal_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.signal
Compiling module xil_defaultlib.signal_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot signal_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/yaris/Desktop/simSignal/simSignal.sim/sim_1/behav/xsim.dir/signal_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Aug 02 15:24:17 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yaris/Desktop/simSignal/simSignal.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "signal_tb_behav -key {Behavioral:sim_1:Functional:signal_tb} -tclbatch {signal_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source signal_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'signal_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 829.379 ; gain = 0.000
add_wave {{/signal_tb/signal/state}} {{/signal_tb/signal/tmpLength}} {{/signal_tb/signal/cnt}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 11 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 11 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'signal_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/yaris/Desktop/simSignal/simSignal.sim/sim_1/behav'
"xvlog -m64 --relax -prj signal_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yaris/Desktop/simSignal/simSignal.srcs/sources_1/new/signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yaris/Desktop/simSignal/simSignal.srcs/sim_1/new/signal_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yaris/Desktop/simSignal/simSignal.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yaris/Desktop/simSignal/simSignal.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 10bcd31ca1424904b41a370c7904e361 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signal_tb_behav xil_defaultlib.signal_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.signal
Compiling module xil_defaultlib.signal_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot signal_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/yaris/Desktop/simSignal/simSignal.sim/sim_1/behav/xsim.dir/signal_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Aug 02 15:26:39 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 829.379 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yaris/Desktop/simSignal/simSignal.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "signal_tb_behav -key {Behavioral:sim_1:Functional:signal_tb} -tclbatch {signal_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source signal_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'signal_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 829.379 ; gain = 0.000
add_wave {{/signal_tb/signal/state}} {{/signal_tb/signal/tmpLength}} {{/signal_tb/signal/cnt}} 
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run' was cancelled
restart
INFO: [Simtcl 6-17] Simulation restarted
run 11 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
create_peripheral xilinx.com user my_signal_ip 1.0 -dir C:/Users/yaris/Desktop/ip_repo
add_peripheral_interface M_AXIS -interface_mode master -axi_type stream [ipx::find_open_core xilinx.com:user:my_signal_ip:1.0]
generate_peripheral [ipx::find_open_core xilinx.com:user:my_signal_ip:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:my_signal_ip:1.0]
set_property  ip_repo_paths  C:/Users/yaris/Desktop/ip_repo/my_signal_ip_1.0 [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/yaris/Desktop/ip_repo/my_signal_ip_1.0'.
ipx::edit_ip_in_project -upgrade true -name edit_my_signal_ip_v1_0 -directory C:/Users/yaris/Desktop/ip_repo c:/Users/yaris/Desktop/ip_repo/my_signal_ip_1.0/component.xml
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/yaris/Desktop/ip_repo/my_signal_ip_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::add_port_map TKEEP [ipx::get_bus_interfaces M_AXIS -of_objects [ipx::current_core]]
set_property physical_name m_axis_tkeep [ipx::get_port_maps TKEEP -of_objects [ipx::get_bus_interfaces M_AXIS -of_objects [ipx::current_core]]]
ipgui::add_param -name {C_M_AXIS_TKEEP_WIDTH} -component [ipx::current_core] -display_name {Tkeep Width} -show_label {true} -show_range {true} -widget {}
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified .Providing a default widget
set_property widget {textEdit} [ipgui::get_guiparamspec -name "C_M_AXIS_TKEEP_WIDTH" -component [ipx::current_core] ]
set_property enablement_value false [ipx::get_user_parameters C_M_AXIS_TKEEP_WIDTH -of_objects [ipx::current_core]]
set_property widget {comboBox} [ipgui::get_guiparamspec -name "C_M_AXIS_TKEEP_WIDTH" -component [ipx::current_core] ]
set_property value_validation_type list [ipx::get_user_parameters C_M_AXIS_TKEEP_WIDTH -of_objects [ipx::current_core]]
set_property value_validation_list 4 [ipx::get_user_parameters C_M_AXIS_TKEEP_WIDTH -of_objects [ipx::current_core]]
set_property tooltip {TKEEP WIDTH} [ipgui::get_guiparamspec -name "C_M_AXIS_TKEEP_WIDTH" -component [ipx::current_core] ]
set_property widget {comboBox} [ipgui::get_guiparamspec -name "C_M_AXIS_TKEEP_WIDTH" -component [ipx::current_core] ]
set_property widget {comboBox} [ipgui::get_guiparamspec -name "C_M_AXIS_TKEEP_WIDTH" -component [ipx::current_core] ]
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source c:/users/yaris/desktop/ip_repo/edit_my_signal_ip_v1_0.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Aug 02 15:53:55 2018...
update_ip_catalog -rebuild -repo_path c:/Users/yaris/Desktop/ip_repo/my_signal_ip_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/yaris/Desktop/ip_repo/my_signal_ip_1.0'
exit
INFO: [Common 17-206] Exiting Vivado at Thu Aug 02 16:01:04 2018...
