/*
   Copyright 2013 Technical University of Denmark, DTU Compute. 
   All rights reserved.
   
   This file is part of the time-predictable VLIW processor Patmos.

   Redistribution and use in source and binary forms, with or without
   modification, are permitted provided that the following conditions are met:

      1. Redistributions of source code must retain the above copyright notice,
         this list of conditions and the following disclaimer.

      2. Redistributions in binary form must reproduce the above copyright
         notice, this list of conditions and the following disclaimer in the
         documentation and/or other materials provided with the distribution.

   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDER ``AS IS'' AND ANY EXPRESS
   OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
   OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN
   NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY
   DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
   (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
   LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
   ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
   (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
   THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

   The views and conclusions contained in the software and documentation are
   those of the authors and should not be interpreted as representing official
   policies, either expressed or implied, of the copyright holder.
 */

/*
 * IO component of Patmos.
 * 
 * Authors: Martin Schoeberl (martin@jopdesign.com)
 *          Wolfgang Puffitsch (wpuffitsch@gmail.com)
 * 
 */

package patmos

import Chisel._
import Node._

import Constants._

import ocp._

import io.CpuInfo
import io.Timer
import io.UART
import io.Leds

class InOut() extends Component {
  val io = new InOutIO()

  // Compute selects
  val selIO = io.memInOut.M.Addr(ADDR_WIDTH-1, ADDR_WIDTH-4) === Bits("b1111")
  val selNI = io.memInOut.M.Addr(ADDR_WIDTH-1, ADDR_WIDTH-4) === Bits("b1110")

  val selISpm = !selIO & !selNI & io.memInOut.M.Addr(ISPM_ONE_BIT) === Bits(0x1)
  val selSpm = !selIO & !selNI & io.memInOut.M.Addr(ISPM_ONE_BIT) === Bits(0x0)

  val selComConf = selNI & io.memInOut.M.Addr(ADDR_WIDTH-5) === Bits("b0")
  val selComSpm  = selNI & io.memInOut.M.Addr(ADDR_WIDTH-5) === Bits("b1")

  val selCpuInfo = selIO & io.memInOut.M.Addr(11, 8) === Bits(0x0)
  val selTimer = selIO & io.memInOut.M.Addr(11, 8) === Bits(0x2)
  val selUart = selIO & io.memInOut.M.Addr(11, 8) === Bits(0x8)
  val selLed = selIO & io.memInOut.M.Addr(11, 8) === Bits(0x9)

  // Register selects
  val selSpmReg = Reg(resetVal = Bits("b0"))
  val selComConfReg = Reg(resetVal = Bits("b0"))
  val selComSpmReg = Reg(resetVal = Bits("b0"))
  val selCpuInfoReg = Reg(resetVal = Bits("b0"))
  val selTimerReg = Reg(resetVal = Bits("b0"))
  val selUartReg = Reg(resetVal = Bits("b0"))
  val selLedReg = Reg(resetVal = Bits("b0"))
  when(io.memInOut.M.Cmd != OcpCmd.IDLE) {
	selSpmReg := selSpm
	selComConfReg := selComConf
	selComSpmReg := selComSpm
	selCpuInfoReg := selCpuInfo
	selTimerReg := selTimer
	selUartReg := selUart
	selLedReg := selLed
  }

  // Dummy ISPM (create fake response)
  val ispmCmdReg = Reg(Mux(selISpm, io.memInOut.M.Cmd, OcpCmd.IDLE))
  val ispmResp = Mux(ispmCmdReg === OcpCmd.IDLE, OcpResp.NULL, OcpResp.DVA)

  // The SPM
  val spm = new Spm(DSPM_SIZE)
  spm.io.M := io.memInOut.M
  spm.io.M.Cmd := Mux(selSpm, io.memInOut.M.Cmd, OcpCmd.IDLE)
  val spmS = spm.io.S

  // The communication configuration, including bridge to OcpIO interface
  val comConf = new OcpCoreBus(ADDR_WIDTH, DATA_WIDTH)
  comConf.io.slave.M := io.memInOut.M
  comConf.io.slave.M.Cmd := Mux(selComConf, io.memInOut.M.Cmd, OcpCmd.IDLE)
  val comConfS = comConf.io.slave.S
  val comConfIO = new OcpIOBus(ADDR_WIDTH, DATA_WIDTH)
  io.comConf.M := comConfIO.io.master.M
  comConfIO.io.master.S := io.comConf.S
  val comConfBridge = new OcpIOBridge(comConf.io.master, comConfIO.io.slave)

  // The communication scratchpad
  io.comSpm.M := io.memInOut.M
  io.comSpm.M.Cmd := Mux(selComSpm, io.memInOut.M.Cmd, OcpCmd.IDLE)
  val comSpmS = io.comSpm.S

  // The CpuInfo device
  val cpuInfo = new CpuInfo()
  cpuInfo.io.id := io.cpuId
  cpuInfo.io.ocp.M := io.memInOut.M
  cpuInfo.io.ocp.M.Cmd := Mux(selCpuInfo, io.memInOut.M.Cmd, OcpCmd.IDLE)
  val cpuInfoS = cpuInfo.io.ocp.S

  // The Timer
  val timer = new Timer(CLOCK_FREQ)
  timer.io.ocp.M := io.memInOut.M
  timer.io.ocp.M.Cmd := Mux(selTimer, io.memInOut.M.Cmd, OcpCmd.IDLE)
  val timerS = timer.io.ocp.S

  // The UART
  val uart = new UART(CLOCK_FREQ, UART_BAUD)
  uart.io.ocp.M := io.memInOut.M
  uart.io.ocp.M.Cmd := Mux(selUart, io.memInOut.M.Cmd, OcpCmd.IDLE)
  val uartS = uart.io.ocp.S
  io.uartPins <> uart.io.pins

  // The LEDs
  val leds = new Leds(LED_COUNT)
  leds.io.ocp.M := io.memInOut.M
  leds.io.ocp.M.Cmd := Mux(selLed, io.memInOut.M.Cmd, OcpCmd.IDLE)
  val ledsS = leds.io.ocp.S
  io.ledPins <> leds.io.pins

  // Return data to pipeline
  io.memInOut.S.Data := spmS.Data
  when(selComConfReg) { io.memInOut.S.Data := comConfS.Data }
  when(selComSpmReg)  { io.memInOut.S.Data := comSpmS.Data }
  when(selCpuInfoReg) { io.memInOut.S.Data := cpuInfoS.Data }
  when(selTimerReg)   { io.memInOut.S.Data := timerS.Data }
  when(selUartReg)    { io.memInOut.S.Data := uartS.Data }
  when(selLedReg)     { io.memInOut.S.Data := ledsS.Data }

  // Merge responses
  io.memInOut.S.Resp := ispmResp | spmS.Resp |
                        comConfS.Resp | comSpmS.Resp |
                        cpuInfoS.Resp | timerS.Resp | uartS.Resp | ledsS.Resp
}
