

================================================================
== Vitis HLS Report for 'rdc_mont_3_Pipeline_VITIS_LOOP_206_5'
================================================================
* Date:           Tue May 20 14:35:50 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       11|       17|  0.110 us|  0.170 us|    2|    8|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_206_5  |        9|       15|        10|          1|          1|  1 ~ 7|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1470|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|      64|      8|    -|
|Multiplexer      |        -|    -|       0|     63|    -|
|Register         |        -|    -|    1311|    192|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1375|   1733|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +------------+---------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory   |                             Module                            | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+---------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |p503p1_1_U  |rdc_mont_14183_Pipeline_VITIS_LOOP_185_3_p503p1_1_ROM_AUTO_1R  |        0|  64|   8|    0|     8|   64|     1|          512|
    +------------+---------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total       |                                                               |        0|  64|   8|    0|     8|   64|     1|          512|
    +------------+---------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln123_fu_372_p2     |         +|   0|  0|  40|          33|          33|
    |add_ln130_9_fu_420_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln130_fu_408_p2     |         +|   0|  0|  40|          33|          33|
    |add_ln206_fu_248_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln210_fu_470_p2     |         +|   0|  0|  71|          64|          64|
    |t_10_fu_656_p2          |         +|   0|  0|  71|          64|          64|
    |tempReg_7_fu_540_p2     |         +|   0|  0|  71|          64|          64|
    |temp_7_fu_429_p2        |         +|   0|  0|  41|          34|          34|
    |temp_fu_382_p2          |         +|   0|  0|  41|          34|          34|
    |u_24_fu_560_p2          |         +|   0|  0|  71|          64|          64|
    |v_27_fu_498_p2          |         +|   0|  0|  71|          64|          64|
    |sub_ln208_fu_237_p2     |         -|   0|  0|  11|           3|           3|
    |and_ln105_fu_634_p2     |       and|   0|  0|  64|          64|          64|
    |icmp_ln206_fu_216_p2    |      icmp|   0|  0|  13|           4|           5|
    |icmp_ln207_fu_231_p2    |      icmp|   0|  0|  39|          32|          32|
    |carry_13_fu_647_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln105_7_fu_575_p2    |        or|   0|  0|  64|          64|          64|
    |or_ln105_fu_516_p2      |        or|   0|  0|  64|          64|          64|
    |t_5_fu_662_p3           |    select|   0|  0|  64|           1|          64|
    |u_5_fu_595_p3           |    select|   0|  0|  64|           1|          64|
    |v_5_fu_545_p3           |    select|   0|  0|  64|           1|          64|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_36_fu_510_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_37_fu_522_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_38_fu_617_p2  |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_39_fu_565_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_40_fu_570_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_41_fu_581_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_fu_504_p2     |       xor|   0|  0|  64|          64|          64|
    |xor_ln210_fu_476_p2     |       xor|   0|  0|  64|          64|          64|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|1470|        1175|        1364|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j       |   9|          2|    4|          8|
    |j_3_fu_92                |   9|          2|    4|          8|
    |t_fu_80                  |   9|          2|   64|        128|
    |u_fu_84                  |   9|          2|   64|        128|
    |v_fu_88                  |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|  202|        404|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln130_reg_833                    |  33|   0|   33|          0|
    |ah_reg_748                           |  32|   0|   32|          0|
    |al_reg_738                           |  32|   0|   32|          0|
    |ap_CS_fsm                            |   1|   0|    1|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg     |   1|   0|    1|          0|
    |bh_reg_753                           |  32|   0|   32|          0|
    |bl_reg_743                           |  32|   0|   32|          0|
    |icmp_ln206_reg_717                   |   1|   0|    1|          0|
    |icmp_ln207_reg_721                   |   1|   0|    1|          0|
    |j_3_fu_92                            |   4|   0|    4|          0|
    |t_fu_80                              |  64|   0|   64|          0|
    |tempReg_7_reg_854                    |  64|   0|   64|          0|
    |tempReg_7_reg_854_pp0_iter8_reg      |  64|   0|   64|          0|
    |tmp_24_reg_822                       |   2|   0|    2|          0|
    |tmp_25_reg_807                       |  32|   0|   32|          0|
    |tmp_26_reg_817                       |  32|   0|   32|          0|
    |tmp_27_reg_843                       |   2|   0|    2|          0|
    |tmp_29_reg_863                       |   1|   0|    1|          0|
    |tmp_s_reg_802                        |  32|   0|   32|          0|
    |trunc_ln105_reg_838                  |  32|   0|   32|          0|
    |trunc_ln106_20_reg_787               |  32|   0|   32|          0|
    |trunc_ln106_22_reg_792               |  32|   0|   32|          0|
    |trunc_ln106_23_reg_797               |  32|   0|   32|          0|
    |trunc_ln106_reg_782                  |  32|   0|   32|          0|
    |trunc_ln106_s_reg_812                |  32|   0|   32|          0|
    |trunc_ln106_s_reg_812_pp0_iter4_reg  |  32|   0|   32|          0|
    |trunc_ln125_reg_827                  |  32|   0|   32|          0|
    |u_fu_84                              |  64|   0|   64|          0|
    |v_fu_88                              |  64|   0|   64|          0|
    |xor_ln210_reg_848                    |  64|   0|   64|          0|
    |icmp_ln206_reg_717                   |  64|  32|    1|          0|
    |icmp_ln207_reg_721                   |  64|  32|    1|          0|
    |tmp_26_reg_817                       |  64|  32|   32|          0|
    |trunc_ln106_reg_782                  |  64|  32|   32|          0|
    |trunc_ln125_reg_827                  |  64|  32|   32|          0|
    |xor_ln210_reg_848                    |  64|  32|   64|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |1311| 192| 1089|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+--------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  rdc_mont.3_Pipeline_VITIS_LOOP_206_5|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  rdc_mont.3_Pipeline_VITIS_LOOP_206_5|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  rdc_mont.3_Pipeline_VITIS_LOOP_206_5|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  rdc_mont.3_Pipeline_VITIS_LOOP_206_5|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  rdc_mont.3_Pipeline_VITIS_LOOP_206_5|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  rdc_mont.3_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_829_p_din0   |  out|   32|  ap_ctrl_hs|  rdc_mont.3_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_829_p_din1   |  out|   32|  ap_ctrl_hs|  rdc_mont.3_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_829_p_dout0  |   in|   64|  ap_ctrl_hs|  rdc_mont.3_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_829_p_ce     |  out|    1|  ap_ctrl_hs|  rdc_mont.3_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_833_p_din0   |  out|   32|  ap_ctrl_hs|  rdc_mont.3_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_833_p_din1   |  out|   32|  ap_ctrl_hs|  rdc_mont.3_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_833_p_dout0  |   in|   64|  ap_ctrl_hs|  rdc_mont.3_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_833_p_ce     |  out|    1|  ap_ctrl_hs|  rdc_mont.3_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_837_p_din0   |  out|   32|  ap_ctrl_hs|  rdc_mont.3_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_837_p_din1   |  out|   32|  ap_ctrl_hs|  rdc_mont.3_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_837_p_dout0  |   in|   64|  ap_ctrl_hs|  rdc_mont.3_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_837_p_ce     |  out|    1|  ap_ctrl_hs|  rdc_mont.3_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_841_p_din0   |  out|   32|  ap_ctrl_hs|  rdc_mont.3_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_841_p_din1   |  out|   32|  ap_ctrl_hs|  rdc_mont.3_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_841_p_dout0  |   in|   64|  ap_ctrl_hs|  rdc_mont.3_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_841_p_ce     |  out|    1|  ap_ctrl_hs|  rdc_mont.3_Pipeline_VITIS_LOOP_206_5|  return value|
|indvars_iv          |   in|    3|     ap_none|                            indvars_iv|        scalar|
|v_26                |   in|   64|     ap_none|                                  v_26|        scalar|
|u_23                |   in|   64|     ap_none|                                  u_23|        scalar|
|sub66               |   in|   32|     ap_none|                                 sub66|        scalar|
|R_Z_address0        |  out|    4|   ap_memory|                                   R_Z|         array|
|R_Z_ce0             |  out|    1|   ap_memory|                                   R_Z|         array|
|R_Z_q0              |   in|   64|   ap_memory|                                   R_Z|         array|
|empty               |   in|    3|     ap_none|                                 empty|        scalar|
|v_33_out            |  out|   64|      ap_vld|                              v_33_out|       pointer|
|v_33_out_ap_vld     |  out|    1|      ap_vld|                              v_33_out|       pointer|
|u_30_out            |  out|   64|      ap_vld|                              u_30_out|       pointer|
|u_30_out_ap_vld     |  out|    1|      ap_vld|                              u_30_out|       pointer|
|t_15_out            |  out|   64|      ap_vld|                              t_15_out|       pointer|
|t_15_out_ap_vld     |  out|    1|      ap_vld|                              t_15_out|       pointer|
+--------------------+-----+-----+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.56>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%t = alloca i32 1" [src/generic/fp_generic.c:178]   --->   Operation 13 'alloca' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%u = alloca i32 1" [src/generic/fp_generic.c:178]   --->   Operation 14 'alloca' 'u' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%v = alloca i32 1" [src/generic/fp_generic.c:178]   --->   Operation 15 'alloca' 'v' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%j_3 = alloca i32 1" [src/generic/fp_generic.c:177]   --->   Operation 16 'alloca' 'j_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %empty"   --->   Operation 17 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sub66_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub66"   --->   Operation 18 'read' 'sub66_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%u_23_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %u_23"   --->   Operation 19 'read' 'u_23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%v_26_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %v_26"   --->   Operation 20 'read' 'v_26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%indvars_iv_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %indvars_iv"   --->   Operation 21 'read' 'indvars_iv_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvars_iv_cast = zext i3 %indvars_iv_read"   --->   Operation 22 'zext' 'indvars_iv_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln177 = store i4 %indvars_iv_cast, i4 %j_3" [src/generic/fp_generic.c:177]   --->   Operation 23 'store' 'store_ln177' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %v_26_read, i64 %v" [src/generic/fp_generic.c:178]   --->   Operation 24 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %u_23_read, i64 %u" [src/generic/fp_generic.c:178]   --->   Operation 25 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 0, i64 %t" [src/generic/fp_generic.c:178]   --->   Operation 26 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body65"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%j = load i4 %j_3" [src/generic/fp_generic.c:206]   --->   Operation 28 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.73ns)   --->   "%icmp_ln206 = icmp_eq  i4 %j, i4 8" [src/generic/fp_generic.c:206]   --->   Operation 29 'icmp' 'icmp_ln206' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln206 = br i1 %icmp_ln206, void %for.body65.split_ifconv, void %for.inc118.exitStub" [src/generic/fp_generic.c:206]   --->   Operation 30 'br' 'br_ln206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln206 = zext i4 %j" [src/generic/fp_generic.c:206]   --->   Operation 31 'zext' 'zext_ln206' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln206 = trunc i4 %j" [src/generic/fp_generic.c:206]   --->   Operation 32 'trunc' 'trunc_ln206' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (2.55ns)   --->   "%icmp_ln207 = icmp_ult  i32 %zext_ln206, i32 %sub66_read" [src/generic/fp_generic.c:207]   --->   Operation 33 'icmp' 'icmp_ln207' <Predicate = (!icmp_ln206)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%R_Z_addr = getelementptr i64 %R_Z, i32 0, i32 %zext_ln206" [src/generic/fp_generic.c:208]   --->   Operation 34 'getelementptr' 'R_Z_addr' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (3.25ns)   --->   "%R_Z_load = load i4 %R_Z_addr" [src/generic/fp_generic.c:208]   --->   Operation 35 'load' 'R_Z_load' <Predicate = (!icmp_ln206)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 36 [1/1] (1.65ns)   --->   "%sub_ln208 = sub i3 %tmp, i3 %trunc_ln206" [src/generic/fp_generic.c:208]   --->   Operation 36 'sub' 'sub_ln208' <Predicate = (!icmp_ln206)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln208 = zext i3 %sub_ln208" [src/generic/fp_generic.c:208]   --->   Operation 37 'zext' 'zext_ln208' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p503p1_1_addr = getelementptr i64 %p503p1_1, i32 0, i32 %zext_ln208" [src/generic/fp_generic.c:208]   --->   Operation 38 'getelementptr' 'p503p1_1_addr' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (2.32ns)   --->   "%p503p1_1_load = load i3 %p503p1_1_addr" [src/generic/fp_generic.c:208]   --->   Operation 39 'load' 'p503p1_1_load' <Predicate = (!icmp_ln206)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 8> <ROM>
ST_1 : Operation 40 [1/1] (1.73ns)   --->   "%add_ln206 = add i4 %j, i4 1" [src/generic/fp_generic.c:206]   --->   Operation 40 'add' 'add_ln206' <Predicate = (!icmp_ln206)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln177 = store i4 %add_ln206, i4 %j_3" [src/generic/fp_generic.c:177]   --->   Operation 41 'store' 'store_ln177' <Predicate = (!icmp_ln206)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 42 [1/2] ( I:3.25ns O:3.25ns )   --->   "%R_Z_load = load i4 %R_Z_addr" [src/generic/fp_generic.c:208]   --->   Operation 42 'load' 'R_Z_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%al = trunc i64 %R_Z_load" [src/generic/fp_generic.c:208]   --->   Operation 43 'trunc' 'al' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p503p1_1_load = load i3 %p503p1_1_addr" [src/generic/fp_generic.c:208]   --->   Operation 44 'load' 'p503p1_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 8> <ROM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%bl = trunc i64 %p503p1_1_load" [src/generic/fp_generic.c:103->src/generic/fp_generic.c:208]   --->   Operation 45 'trunc' 'bl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%ah = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %R_Z_load, i32 32, i32 63" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:208]   --->   Operation 46 'partselect' 'ah' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%bh = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %p503p1_1_load, i32 32, i32 63" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:208]   --->   Operation 47 'partselect' 'bh' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln105_13 = zext i32 %al" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:208]   --->   Operation 48 'zext' 'zext_ln105_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i32 %ah" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:208]   --->   Operation 49 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i32 %bl" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:208]   --->   Operation 50 'zext' 'zext_ln105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i32 %bh" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:208]   --->   Operation 51 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105, i64 %zext_ln105_13" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:208]   --->   Operation 52 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [2/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105_13" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:208]   --->   Operation 53 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [2/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:208]   --->   Operation 54 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [2/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:208]   --->   Operation 55 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 56 [1/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105, i64 %zext_ln105_13" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:208]   --->   Operation 56 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i64 %albl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 57 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105_13" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:208]   --->   Operation 58 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln106_20 = trunc i64 %albh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 59 'trunc' 'trunc_ln106_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:208]   --->   Operation 60 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln106_22 = trunc i64 %ahbl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 61 'trunc' 'trunc_ln106_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:208]   --->   Operation 62 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln106_23 = trunc i64 %ahbh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 63 'trunc' 'trunc_ln106_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 64 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 65 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln106_s = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albh, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 66 'partselect' 'trunc_ln106_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbh, i32 32, i32 63" [src/generic/fp_generic.c:210]   --->   Operation 67 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.14>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i32 %tmp_s" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 68 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i32 %trunc_ln106_22" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:208]   --->   Operation 69 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln123_8 = zext i32 %trunc_ln106_20" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:208]   --->   Operation 70 'zext' 'zext_ln123_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (2.55ns)   --->   "%add_ln123 = add i33 %zext_ln123, i33 %zext_ln123_8" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:208]   --->   Operation 71 'add' 'add_ln123' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln123_9 = zext i33 %add_ln123" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:208]   --->   Operation 72 'zext' 'zext_ln123_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (2.59ns)   --->   "%temp = add i34 %zext_ln123_9, i34 %zext_ln106" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:208]   --->   Operation 73 'add' 'temp' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp, i32 32, i32 33" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 74 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i34 %temp" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:208]   --->   Operation 75 'trunc' 'trunc_ln125' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln106_9 = zext i32 %tmp_25" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 76 'zext' 'zext_ln106_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i32 %trunc_ln106_23" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:208]   --->   Operation 77 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (2.55ns)   --->   "%add_ln130 = add i33 %zext_ln130, i33 %zext_ln106_9" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:208]   --->   Operation 78 'add' 'add_ln130' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.14>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln106_8 = zext i2 %tmp_24" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 79 'zext' 'zext_ln106_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln130_8 = zext i33 %add_ln130" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:208]   --->   Operation 80 'zext' 'zext_ln130_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (2.55ns)   --->   "%add_ln130_9 = add i32 %trunc_ln106_s, i32 %zext_ln106_8" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:208]   --->   Operation 81 'add' 'add_ln130_9' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln130_9 = zext i32 %add_ln130_9" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:208]   --->   Operation 82 'zext' 'zext_ln130_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (2.59ns)   --->   "%temp_7 = add i34 %zext_ln130_9, i34 %zext_ln130_8" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:208]   --->   Operation 83 'add' 'temp_7' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln105 = trunc i34 %temp_7" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:208]   --->   Operation 84 'trunc' 'trunc_ln105' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp_7, i32 32, i32 33" [src/generic/fp_generic.c:210]   --->   Operation 85 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.51>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%and_ln3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_26, i32 0" [src/generic/fp_generic.c:210]   --->   Operation 86 'bitconcatenate' 'and_ln3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%and_ln210_3 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i2.i32, i2 %tmp_27, i32 0" [src/generic/fp_generic.c:210]   --->   Operation 87 'bitconcatenate' 'and_ln210_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln210 = zext i34 %and_ln210_3" [src/generic/fp_generic.c:210]   --->   Operation 88 'zext' 'zext_ln210' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln210_3 = zext i32 %trunc_ln105" [src/generic/fp_generic.c:210]   --->   Operation 89 'zext' 'zext_ln210_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (3.52ns)   --->   "%add_ln210 = add i64 %zext_ln210, i64 %and_ln3" [src/generic/fp_generic.c:210]   --->   Operation 90 'add' 'add_ln210' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.99ns)   --->   "%xor_ln210 = xor i64 %add_ln210, i64 %zext_ln210_3" [src/generic/fp_generic.c:210]   --->   Operation 91 'xor' 'xor_ln210' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.04>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%v_load_5 = load i64 %v" [src/generic/fp_generic.c:209]   --->   Operation 92 'load' 'v_load_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%shl_ln125_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 0" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:208]   --->   Operation 93 'bitconcatenate' 'shl_ln125_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%tempReg = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 %trunc_ln106" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:208]   --->   Operation 94 'bitconcatenate' 'tempReg' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (3.52ns)   --->   "%v_27 = add i64 %tempReg, i64 %v_load_5" [src/generic/fp_generic.c:209]   --->   Operation 95 'add' 'v_27' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node tempReg_7)   --->   "%xor_ln105 = xor i64 %shl_ln125_3, i64 %v_27" [src/config.h:105->src/generic/fp_generic.c:209]   --->   Operation 96 'xor' 'xor_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node tempReg_7)   --->   "%xor_ln105_36 = xor i64 %v_load_5, i64 %shl_ln125_3" [src/config.h:105->src/generic/fp_generic.c:209]   --->   Operation 97 'xor' 'xor_ln105_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node tempReg_7)   --->   "%or_ln105 = or i64 %xor_ln105_36, i64 %xor_ln105" [src/config.h:105->src/generic/fp_generic.c:209]   --->   Operation 98 'or' 'or_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node tempReg_7)   --->   "%xor_ln105_37 = xor i64 %or_ln105, i64 %v_27" [src/config.h:105->src/generic/fp_generic.c:209]   --->   Operation 99 'xor' 'xor_ln105_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node tempReg_7)   --->   "%carry = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_37, i32 63" [src/config.h:105->src/generic/fp_generic.c:209]   --->   Operation 100 'bitselect' 'carry' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node tempReg_7)   --->   "%zext_ln105_14 = zext i1 %carry" [src/config.h:105->src/generic/fp_generic.c:209]   --->   Operation 101 'zext' 'zext_ln105_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (3.52ns) (out node of the LUT)   --->   "%tempReg_7 = add i64 %xor_ln210, i64 %zext_ln105_14" [src/generic/fp_generic.c:210]   --->   Operation 102 'add' 'tempReg_7' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [1/1] (1.48ns)   --->   "%v_5 = select i1 %icmp_ln207, i64 %v_27, i64 %v_load_5" [src/generic/fp_generic.c:207]   --->   Operation 103 'select' 'v_5' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %v_5, i64 %v" [src/generic/fp_generic.c:178]   --->   Operation 104 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 6.58>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%u_load_4 = load i64 %u" [src/generic/fp_generic.c:210]   --->   Operation 105 'load' 'u_load_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (3.52ns)   --->   "%u_24 = add i64 %tempReg_7, i64 %u_load_4" [src/generic/fp_generic.c:210]   --->   Operation 106 'add' 'u_24' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node tmp_29)   --->   "%xor_ln105_39 = xor i64 %tempReg_7, i64 %u_24" [src/config.h:105->src/generic/fp_generic.c:210]   --->   Operation 107 'xor' 'xor_ln105_39' <Predicate = (icmp_ln207)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node tmp_29)   --->   "%xor_ln105_40 = xor i64 %u_load_4, i64 %tempReg_7" [src/config.h:105->src/generic/fp_generic.c:210]   --->   Operation 108 'xor' 'xor_ln105_40' <Predicate = (icmp_ln207)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node tmp_29)   --->   "%or_ln105_7 = or i64 %xor_ln105_40, i64 %xor_ln105_39" [src/config.h:105->src/generic/fp_generic.c:210]   --->   Operation 109 'or' 'or_ln105_7' <Predicate = (icmp_ln207)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node tmp_29)   --->   "%xor_ln105_41 = xor i64 %or_ln105_7, i64 %u_24" [src/config.h:105->src/generic/fp_generic.c:210]   --->   Operation 110 'xor' 'xor_ln105_41' <Predicate = (icmp_ln207)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_41, i32 63" [src/generic/fp_generic.c:210]   --->   Operation 111 'bitselect' 'tmp_29' <Predicate = (icmp_ln207)> <Delay = 0.99>
ST_9 : Operation 112 [1/1] (1.48ns)   --->   "%u_5 = select i1 %icmp_ln207, i64 %u_24, i64 %u_load_4" [src/generic/fp_generic.c:207]   --->   Operation 112 'select' 'u_5' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 113 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %u_5, i64 %u" [src/generic/fp_generic.c:178]   --->   Operation 113 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%t_load = load i64 %t"   --->   Operation 130 'load' 't_load' <Predicate = (icmp_ln206)> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%u_load = load i64 %u"   --->   Operation 131 'load' 'u_load' <Predicate = (icmp_ln206)> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%v_load = load i64 %v"   --->   Operation 132 'load' 'v_load' <Predicate = (icmp_ln206)> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %v_33_out, i64 %v_load"   --->   Operation 133 'write' 'write_ln0' <Predicate = (icmp_ln206)> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %u_30_out, i64 %u_load"   --->   Operation 134 'write' 'write_ln0' <Predicate = (icmp_ln206)> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %t_15_out, i64 %t_load"   --->   Operation 135 'write' 'write_ln0' <Predicate = (icmp_ln206)> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 136 'ret' 'ret_ln0' <Predicate = (icmp_ln206)> <Delay = 1.58>

State 10 <SV = 9> <Delay = 6.58>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%t_load_5 = load i64 %t" [src/generic/fp_generic.c:211]   --->   Operation 114 'load' 't_load_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%specpipeline_ln178 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/generic/fp_generic.c:178]   --->   Operation 115 'specpipeline' 'specpipeline_ln178' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%speclooptripcount_ln178 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 7, i64 4" [src/generic/fp_generic.c:178]   --->   Operation 116 'speclooptripcount' 'speclooptripcount_ln178' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%specloopname_ln206 = specloopname void @_ssdm_op_SpecLoopName, void @empty_97" [src/generic/fp_generic.c:206]   --->   Operation 117 'specloopname' 'specloopname_ln206' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node t_10)   --->   "%bit_sel4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg_7, i64 63" [src/config.h:105->src/generic/fp_generic.c:210]   --->   Operation 118 'bitselect' 'bit_sel4' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node t_10)   --->   "%xor_ln105_38 = xor i1 %bit_sel4, i1 1" [src/config.h:105->src/generic/fp_generic.c:210]   --->   Operation 119 'xor' 'xor_ln105_38' <Predicate = (icmp_ln207)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node t_10)   --->   "%trunc_ln105_9 = trunc i64 %tempReg_7" [src/config.h:105->src/generic/fp_generic.c:210]   --->   Operation 120 'trunc' 'trunc_ln105_9' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node t_10)   --->   "%xor_ln105_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln105_38, i63 %trunc_ln105_9" [src/config.h:105->src/generic/fp_generic.c:210]   --->   Operation 121 'bitconcatenate' 'xor_ln105_s' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node t_10)   --->   "%and_ln105 = and i64 %xor_ln210, i64 %xor_ln105_s" [src/config.h:105->src/generic/fp_generic.c:210]   --->   Operation 122 'and' 'and_ln105' <Predicate = (icmp_ln207)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node t_10)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %and_ln105, i32 63" [src/config.h:103->src/generic/fp_generic.c:210]   --->   Operation 123 'bitselect' 'tmp_28' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node t_10)   --->   "%carry_13 = or i1 %tmp_29, i1 %tmp_28" [src/generic/fp_generic.c:210]   --->   Operation 124 'or' 'carry_13' <Predicate = (icmp_ln207)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node t_10)   --->   "%zext_ln211 = zext i1 %carry_13" [src/generic/fp_generic.c:211]   --->   Operation 125 'zext' 'zext_ln211' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (3.52ns) (out node of the LUT)   --->   "%t_10 = add i64 %t_load_5, i64 %zext_ln211" [src/generic/fp_generic.c:211]   --->   Operation 126 'add' 't_10' <Predicate = (icmp_ln207)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 127 [1/1] (1.48ns)   --->   "%t_5 = select i1 %icmp_ln207, i64 %t_10, i64 %t_load_5" [src/generic/fp_generic.c:207]   --->   Operation 127 'select' 't_5' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 128 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %t_5, i64 %t" [src/generic/fp_generic.c:178]   --->   Operation 128 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln206 = br void %for.body65" [src/generic/fp_generic.c:206]   --->   Operation 129 'br' 'br_ln206' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ indvars_iv]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v_26]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ u_23]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub66]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ R_Z]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v_33_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ u_30_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ t_15_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p503p1_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t                       (alloca           ) [ 01111111111]
u                       (alloca           ) [ 01111111110]
v                       (alloca           ) [ 01111111110]
j_3                     (alloca           ) [ 01000000000]
tmp                     (read             ) [ 00000000000]
sub66_read              (read             ) [ 00000000000]
u_23_read               (read             ) [ 00000000000]
v_26_read               (read             ) [ 00000000000]
indvars_iv_read         (read             ) [ 00000000000]
indvars_iv_cast         (zext             ) [ 00000000000]
store_ln177             (store            ) [ 00000000000]
store_ln178             (store            ) [ 00000000000]
store_ln178             (store            ) [ 00000000000]
store_ln178             (store            ) [ 00000000000]
br_ln0                  (br               ) [ 00000000000]
j                       (load             ) [ 00000000000]
icmp_ln206              (icmp             ) [ 01111111110]
br_ln206                (br               ) [ 00000000000]
zext_ln206              (zext             ) [ 00000000000]
trunc_ln206             (trunc            ) [ 00000000000]
icmp_ln207              (icmp             ) [ 01111111111]
R_Z_addr                (getelementptr    ) [ 01100000000]
sub_ln208               (sub              ) [ 00000000000]
zext_ln208              (zext             ) [ 00000000000]
p503p1_1_addr           (getelementptr    ) [ 01100000000]
add_ln206               (add              ) [ 00000000000]
store_ln177             (store            ) [ 00000000000]
R_Z_load                (load             ) [ 00000000000]
al                      (trunc            ) [ 01010000000]
p503p1_1_load           (load             ) [ 00000000000]
bl                      (trunc            ) [ 01010000000]
ah                      (partselect       ) [ 01010000000]
bh                      (partselect       ) [ 01010000000]
zext_ln105_13           (zext             ) [ 01001000000]
zext_ln110              (zext             ) [ 01001000000]
zext_ln105              (zext             ) [ 01001000000]
zext_ln112              (zext             ) [ 01001000000]
albl                    (mul              ) [ 00000000000]
trunc_ln106             (trunc            ) [ 01000111100]
albh                    (mul              ) [ 00000000000]
trunc_ln106_20          (trunc            ) [ 01000100000]
ahbl                    (mul              ) [ 00000000000]
trunc_ln106_22          (trunc            ) [ 01000100000]
ahbh                    (mul              ) [ 00000000000]
trunc_ln106_23          (trunc            ) [ 01000100000]
tmp_s                   (partselect       ) [ 01000100000]
tmp_25                  (partselect       ) [ 01000100000]
trunc_ln106_s           (partselect       ) [ 01000110000]
tmp_26                  (partselect       ) [ 01000111000]
zext_ln106              (zext             ) [ 00000000000]
zext_ln123              (zext             ) [ 00000000000]
zext_ln123_8            (zext             ) [ 00000000000]
add_ln123               (add              ) [ 00000000000]
zext_ln123_9            (zext             ) [ 00000000000]
temp                    (add              ) [ 00000000000]
tmp_24                  (partselect       ) [ 01000010000]
trunc_ln125             (trunc            ) [ 01000011100]
zext_ln106_9            (zext             ) [ 00000000000]
zext_ln130              (zext             ) [ 00000000000]
add_ln130               (add              ) [ 01000010000]
zext_ln106_8            (zext             ) [ 00000000000]
zext_ln130_8            (zext             ) [ 00000000000]
add_ln130_9             (add              ) [ 00000000000]
zext_ln130_9            (zext             ) [ 00000000000]
temp_7                  (add              ) [ 00000000000]
trunc_ln105             (trunc            ) [ 01000001000]
tmp_27                  (partselect       ) [ 01000001000]
and_ln3                 (bitconcatenate   ) [ 00000000000]
and_ln210_3             (bitconcatenate   ) [ 00000000000]
zext_ln210              (zext             ) [ 00000000000]
zext_ln210_3            (zext             ) [ 00000000000]
add_ln210               (add              ) [ 00000000000]
xor_ln210               (xor              ) [ 01000000111]
v_load_5                (load             ) [ 00000000000]
shl_ln125_3             (bitconcatenate   ) [ 00000000000]
tempReg                 (bitconcatenate   ) [ 00000000000]
v_27                    (add              ) [ 00000000000]
xor_ln105               (xor              ) [ 00000000000]
xor_ln105_36            (xor              ) [ 00000000000]
or_ln105                (or               ) [ 00000000000]
xor_ln105_37            (xor              ) [ 00000000000]
carry                   (bitselect        ) [ 00000000000]
zext_ln105_14           (zext             ) [ 00000000000]
tempReg_7               (add              ) [ 01000000011]
v_5                     (select           ) [ 00000000000]
store_ln178             (store            ) [ 00000000000]
u_load_4                (load             ) [ 00000000000]
u_24                    (add              ) [ 00000000000]
xor_ln105_39            (xor              ) [ 00000000000]
xor_ln105_40            (xor              ) [ 00000000000]
or_ln105_7              (or               ) [ 00000000000]
xor_ln105_41            (xor              ) [ 00000000000]
tmp_29                  (bitselect        ) [ 01000000001]
u_5                     (select           ) [ 00000000000]
store_ln178             (store            ) [ 00000000000]
t_load_5                (load             ) [ 00000000000]
specpipeline_ln178      (specpipeline     ) [ 00000000000]
speclooptripcount_ln178 (speclooptripcount) [ 00000000000]
specloopname_ln206      (specloopname     ) [ 00000000000]
bit_sel4                (bitselect        ) [ 00000000000]
xor_ln105_38            (xor              ) [ 00000000000]
trunc_ln105_9           (trunc            ) [ 00000000000]
xor_ln105_s             (bitconcatenate   ) [ 00000000000]
and_ln105               (and              ) [ 00000000000]
tmp_28                  (bitselect        ) [ 00000000000]
carry_13                (or               ) [ 00000000000]
zext_ln211              (zext             ) [ 00000000000]
t_10                    (add              ) [ 00000000000]
t_5                     (select           ) [ 00000000000]
store_ln178             (store            ) [ 00000000000]
br_ln206                (br               ) [ 00000000000]
t_load                  (load             ) [ 00000000000]
u_load                  (load             ) [ 00000000000]
v_load                  (load             ) [ 00000000000]
write_ln0               (write            ) [ 00000000000]
write_ln0               (write            ) [ 00000000000]
write_ln0               (write            ) [ 00000000000]
ret_ln0                 (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="indvars_iv">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indvars_iv"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v_26">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_26"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="u_23">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_23"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sub66">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub66"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="R_Z">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="R_Z"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="empty">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="v_33_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_33_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="u_30_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_30_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="t_15_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_15_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p503p1_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p503p1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i34.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_97"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="t_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="u_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="u/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="v_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="j_3_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_3/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="tmp_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="3" slack="0"/>
<pin id="98" dir="0" index="1" bw="3" slack="0"/>
<pin id="99" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="sub66_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub66_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="u_23_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="64" slack="0"/>
<pin id="110" dir="0" index="1" bw="64" slack="0"/>
<pin id="111" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="u_23_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="v_26_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="64" slack="0"/>
<pin id="116" dir="0" index="1" bw="64" slack="0"/>
<pin id="117" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_26_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="indvars_iv_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="3" slack="0"/>
<pin id="122" dir="0" index="1" bw="3" slack="0"/>
<pin id="123" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="indvars_iv_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="write_ln0_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="64" slack="0"/>
<pin id="129" dir="0" index="2" bw="64" slack="0"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="133" class="1004" name="write_ln0_write_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="0" slack="0"/>
<pin id="135" dir="0" index="1" bw="64" slack="0"/>
<pin id="136" dir="0" index="2" bw="64" slack="0"/>
<pin id="137" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="140" class="1004" name="write_ln0_write_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="64" slack="0"/>
<pin id="143" dir="0" index="2" bw="64" slack="0"/>
<pin id="144" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="147" class="1004" name="R_Z_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="64" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="4" slack="0"/>
<pin id="151" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="R_Z_addr/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="4" slack="0"/>
<pin id="156" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="R_Z_load/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="p503p1_1_addr_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="64" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="3" slack="0"/>
<pin id="164" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p503p1_1_addr/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="3" slack="0"/>
<pin id="169" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p503p1_1_load/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="0"/>
<pin id="176" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albl/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="0"/>
<pin id="180" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albh/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="0"/>
<pin id="184" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbl/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="0"/>
<pin id="188" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbh/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="indvars_iv_cast_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="3" slack="0"/>
<pin id="191" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvars_iv_cast/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln177_store_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="3" slack="0"/>
<pin id="195" dir="0" index="1" bw="4" slack="0"/>
<pin id="196" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln178_store_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="64" slack="0"/>
<pin id="200" dir="0" index="1" bw="64" slack="0"/>
<pin id="201" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln178_store_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="64" slack="0"/>
<pin id="205" dir="0" index="1" bw="64" slack="0"/>
<pin id="206" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln178_store_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="64" slack="0"/>
<pin id="211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="j_load_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="4" slack="0"/>
<pin id="215" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="icmp_ln206_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="4" slack="0"/>
<pin id="218" dir="0" index="1" bw="4" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln206/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="zext_ln206_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="4" slack="0"/>
<pin id="224" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln206/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="trunc_ln206_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="4" slack="0"/>
<pin id="229" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln206/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="icmp_ln207_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="0"/>
<pin id="234" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln207/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="sub_ln208_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="3" slack="0"/>
<pin id="239" dir="0" index="1" bw="3" slack="0"/>
<pin id="240" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln208/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="zext_ln208_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="3" slack="0"/>
<pin id="245" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln208/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="add_ln206_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="4" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln206/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="store_ln177_store_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="4" slack="0"/>
<pin id="256" dir="0" index="1" bw="4" slack="0"/>
<pin id="257" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="al_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="64" slack="0"/>
<pin id="261" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="al/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="bl_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="64" slack="0"/>
<pin id="265" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="bl/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="ah_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="0" index="1" bw="64" slack="0"/>
<pin id="270" dir="0" index="2" bw="7" slack="0"/>
<pin id="271" dir="0" index="3" bw="7" slack="0"/>
<pin id="272" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ah/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="bh_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="0"/>
<pin id="279" dir="0" index="1" bw="64" slack="0"/>
<pin id="280" dir="0" index="2" bw="7" slack="0"/>
<pin id="281" dir="0" index="3" bw="7" slack="0"/>
<pin id="282" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bh/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="zext_ln105_13_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="1"/>
<pin id="289" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_13/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="zext_ln110_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="1"/>
<pin id="294" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="zext_ln105_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="1"/>
<pin id="299" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="zext_ln112_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="1"/>
<pin id="304" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="trunc_ln106_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="64" slack="0"/>
<pin id="309" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="trunc_ln106_20_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="64" slack="0"/>
<pin id="313" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_20/4 "/>
</bind>
</comp>

<comp id="315" class="1004" name="trunc_ln106_22_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="64" slack="0"/>
<pin id="317" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_22/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="trunc_ln106_23_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="64" slack="0"/>
<pin id="321" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_23/4 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_s_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="0"/>
<pin id="325" dir="0" index="1" bw="64" slack="0"/>
<pin id="326" dir="0" index="2" bw="7" slack="0"/>
<pin id="327" dir="0" index="3" bw="7" slack="0"/>
<pin id="328" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_25_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="0" index="1" bw="64" slack="0"/>
<pin id="336" dir="0" index="2" bw="7" slack="0"/>
<pin id="337" dir="0" index="3" bw="7" slack="0"/>
<pin id="338" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_25/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="trunc_ln106_s_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="0" index="1" bw="64" slack="0"/>
<pin id="346" dir="0" index="2" bw="7" slack="0"/>
<pin id="347" dir="0" index="3" bw="7" slack="0"/>
<pin id="348" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln106_s/4 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_26_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="0"/>
<pin id="355" dir="0" index="1" bw="64" slack="0"/>
<pin id="356" dir="0" index="2" bw="7" slack="0"/>
<pin id="357" dir="0" index="3" bw="7" slack="0"/>
<pin id="358" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_26/4 "/>
</bind>
</comp>

<comp id="363" class="1004" name="zext_ln106_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="1"/>
<pin id="365" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/5 "/>
</bind>
</comp>

<comp id="366" class="1004" name="zext_ln123_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="1"/>
<pin id="368" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/5 "/>
</bind>
</comp>

<comp id="369" class="1004" name="zext_ln123_8_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="1"/>
<pin id="371" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_8/5 "/>
</bind>
</comp>

<comp id="372" class="1004" name="add_ln123_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="0"/>
<pin id="374" dir="0" index="1" bw="32" slack="0"/>
<pin id="375" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln123/5 "/>
</bind>
</comp>

<comp id="378" class="1004" name="zext_ln123_9_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="33" slack="0"/>
<pin id="380" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_9/5 "/>
</bind>
</comp>

<comp id="382" class="1004" name="temp_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="33" slack="0"/>
<pin id="384" dir="0" index="1" bw="32" slack="0"/>
<pin id="385" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp/5 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_24_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="2" slack="0"/>
<pin id="390" dir="0" index="1" bw="34" slack="0"/>
<pin id="391" dir="0" index="2" bw="7" slack="0"/>
<pin id="392" dir="0" index="3" bw="7" slack="0"/>
<pin id="393" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_24/5 "/>
</bind>
</comp>

<comp id="398" class="1004" name="trunc_ln125_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="34" slack="0"/>
<pin id="400" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln125/5 "/>
</bind>
</comp>

<comp id="402" class="1004" name="zext_ln106_9_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="1"/>
<pin id="404" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_9/5 "/>
</bind>
</comp>

<comp id="405" class="1004" name="zext_ln130_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="1"/>
<pin id="407" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130/5 "/>
</bind>
</comp>

<comp id="408" class="1004" name="add_ln130_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="0"/>
<pin id="410" dir="0" index="1" bw="32" slack="0"/>
<pin id="411" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130/5 "/>
</bind>
</comp>

<comp id="414" class="1004" name="zext_ln106_8_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="2" slack="1"/>
<pin id="416" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_8/6 "/>
</bind>
</comp>

<comp id="417" class="1004" name="zext_ln130_8_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="33" slack="1"/>
<pin id="419" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_8/6 "/>
</bind>
</comp>

<comp id="420" class="1004" name="add_ln130_9_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="2"/>
<pin id="422" dir="0" index="1" bw="2" slack="0"/>
<pin id="423" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_9/6 "/>
</bind>
</comp>

<comp id="425" class="1004" name="zext_ln130_9_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="0"/>
<pin id="427" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_9/6 "/>
</bind>
</comp>

<comp id="429" class="1004" name="temp_7_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="0"/>
<pin id="431" dir="0" index="1" bw="33" slack="0"/>
<pin id="432" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_7/6 "/>
</bind>
</comp>

<comp id="435" class="1004" name="trunc_ln105_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="34" slack="0"/>
<pin id="437" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln105/6 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_27_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="2" slack="0"/>
<pin id="441" dir="0" index="1" bw="34" slack="0"/>
<pin id="442" dir="0" index="2" bw="7" slack="0"/>
<pin id="443" dir="0" index="3" bw="7" slack="0"/>
<pin id="444" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_27/6 "/>
</bind>
</comp>

<comp id="449" class="1004" name="and_ln3_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="64" slack="0"/>
<pin id="451" dir="0" index="1" bw="32" slack="3"/>
<pin id="452" dir="0" index="2" bw="1" slack="0"/>
<pin id="453" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln3/7 "/>
</bind>
</comp>

<comp id="456" class="1004" name="and_ln210_3_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="34" slack="0"/>
<pin id="458" dir="0" index="1" bw="2" slack="1"/>
<pin id="459" dir="0" index="2" bw="1" slack="0"/>
<pin id="460" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln210_3/7 "/>
</bind>
</comp>

<comp id="463" class="1004" name="zext_ln210_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="34" slack="0"/>
<pin id="465" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln210/7 "/>
</bind>
</comp>

<comp id="467" class="1004" name="zext_ln210_3_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="1"/>
<pin id="469" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln210_3/7 "/>
</bind>
</comp>

<comp id="470" class="1004" name="add_ln210_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="34" slack="0"/>
<pin id="472" dir="0" index="1" bw="64" slack="0"/>
<pin id="473" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln210/7 "/>
</bind>
</comp>

<comp id="476" class="1004" name="xor_ln210_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="64" slack="0"/>
<pin id="478" dir="0" index="1" bw="64" slack="0"/>
<pin id="479" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln210/7 "/>
</bind>
</comp>

<comp id="482" class="1004" name="v_load_5_load_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="64" slack="7"/>
<pin id="484" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_load_5/8 "/>
</bind>
</comp>

<comp id="485" class="1004" name="shl_ln125_3_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="64" slack="0"/>
<pin id="487" dir="0" index="1" bw="32" slack="3"/>
<pin id="488" dir="0" index="2" bw="1" slack="0"/>
<pin id="489" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln125_3/8 "/>
</bind>
</comp>

<comp id="492" class="1004" name="tempReg_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="64" slack="0"/>
<pin id="494" dir="0" index="1" bw="32" slack="3"/>
<pin id="495" dir="0" index="2" bw="32" slack="4"/>
<pin id="496" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tempReg/8 "/>
</bind>
</comp>

<comp id="498" class="1004" name="v_27_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="64" slack="0"/>
<pin id="500" dir="0" index="1" bw="64" slack="0"/>
<pin id="501" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_27/8 "/>
</bind>
</comp>

<comp id="504" class="1004" name="xor_ln105_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="64" slack="0"/>
<pin id="506" dir="0" index="1" bw="64" slack="0"/>
<pin id="507" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105/8 "/>
</bind>
</comp>

<comp id="510" class="1004" name="xor_ln105_36_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="64" slack="0"/>
<pin id="512" dir="0" index="1" bw="64" slack="0"/>
<pin id="513" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_36/8 "/>
</bind>
</comp>

<comp id="516" class="1004" name="or_ln105_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="64" slack="0"/>
<pin id="518" dir="0" index="1" bw="64" slack="0"/>
<pin id="519" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105/8 "/>
</bind>
</comp>

<comp id="522" class="1004" name="xor_ln105_37_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="64" slack="0"/>
<pin id="524" dir="0" index="1" bw="64" slack="0"/>
<pin id="525" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_37/8 "/>
</bind>
</comp>

<comp id="528" class="1004" name="carry_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="0"/>
<pin id="530" dir="0" index="1" bw="64" slack="0"/>
<pin id="531" dir="0" index="2" bw="7" slack="0"/>
<pin id="532" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="carry/8 "/>
</bind>
</comp>

<comp id="536" class="1004" name="zext_ln105_14_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_14/8 "/>
</bind>
</comp>

<comp id="540" class="1004" name="tempReg_7_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="64" slack="1"/>
<pin id="542" dir="0" index="1" bw="1" slack="0"/>
<pin id="543" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempReg_7/8 "/>
</bind>
</comp>

<comp id="545" class="1004" name="v_5_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="7"/>
<pin id="547" dir="0" index="1" bw="64" slack="0"/>
<pin id="548" dir="0" index="2" bw="64" slack="0"/>
<pin id="549" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="v_5/8 "/>
</bind>
</comp>

<comp id="552" class="1004" name="store_ln178_store_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="64" slack="0"/>
<pin id="554" dir="0" index="1" bw="64" slack="7"/>
<pin id="555" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/8 "/>
</bind>
</comp>

<comp id="557" class="1004" name="u_load_4_load_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="64" slack="8"/>
<pin id="559" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_load_4/9 "/>
</bind>
</comp>

<comp id="560" class="1004" name="u_24_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="64" slack="1"/>
<pin id="562" dir="0" index="1" bw="64" slack="0"/>
<pin id="563" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="u_24/9 "/>
</bind>
</comp>

<comp id="565" class="1004" name="xor_ln105_39_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="64" slack="1"/>
<pin id="567" dir="0" index="1" bw="64" slack="0"/>
<pin id="568" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_39/9 "/>
</bind>
</comp>

<comp id="570" class="1004" name="xor_ln105_40_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="64" slack="0"/>
<pin id="572" dir="0" index="1" bw="64" slack="1"/>
<pin id="573" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_40/9 "/>
</bind>
</comp>

<comp id="575" class="1004" name="or_ln105_7_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="64" slack="0"/>
<pin id="577" dir="0" index="1" bw="64" slack="0"/>
<pin id="578" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105_7/9 "/>
</bind>
</comp>

<comp id="581" class="1004" name="xor_ln105_41_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="64" slack="0"/>
<pin id="583" dir="0" index="1" bw="64" slack="0"/>
<pin id="584" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_41/9 "/>
</bind>
</comp>

<comp id="587" class="1004" name="tmp_29_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="0"/>
<pin id="589" dir="0" index="1" bw="64" slack="0"/>
<pin id="590" dir="0" index="2" bw="7" slack="0"/>
<pin id="591" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_29/9 "/>
</bind>
</comp>

<comp id="595" class="1004" name="u_5_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="8"/>
<pin id="597" dir="0" index="1" bw="64" slack="0"/>
<pin id="598" dir="0" index="2" bw="64" slack="0"/>
<pin id="599" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="u_5/9 "/>
</bind>
</comp>

<comp id="602" class="1004" name="store_ln178_store_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="64" slack="0"/>
<pin id="604" dir="0" index="1" bw="64" slack="8"/>
<pin id="605" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/9 "/>
</bind>
</comp>

<comp id="607" class="1004" name="t_load_5_load_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="64" slack="9"/>
<pin id="609" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_load_5/10 "/>
</bind>
</comp>

<comp id="610" class="1004" name="bit_sel4_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="0"/>
<pin id="612" dir="0" index="1" bw="64" slack="2"/>
<pin id="613" dir="0" index="2" bw="7" slack="0"/>
<pin id="614" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel4/10 "/>
</bind>
</comp>

<comp id="617" class="1004" name="xor_ln105_38_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="0"/>
<pin id="619" dir="0" index="1" bw="1" slack="0"/>
<pin id="620" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_38/10 "/>
</bind>
</comp>

<comp id="623" class="1004" name="trunc_ln105_9_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="64" slack="2"/>
<pin id="625" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln105_9/10 "/>
</bind>
</comp>

<comp id="626" class="1004" name="xor_ln105_s_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="64" slack="0"/>
<pin id="628" dir="0" index="1" bw="1" slack="0"/>
<pin id="629" dir="0" index="2" bw="63" slack="0"/>
<pin id="630" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln105_s/10 "/>
</bind>
</comp>

<comp id="634" class="1004" name="and_ln105_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="64" slack="3"/>
<pin id="636" dir="0" index="1" bw="64" slack="0"/>
<pin id="637" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln105/10 "/>
</bind>
</comp>

<comp id="639" class="1004" name="tmp_28_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="0"/>
<pin id="641" dir="0" index="1" bw="64" slack="0"/>
<pin id="642" dir="0" index="2" bw="7" slack="0"/>
<pin id="643" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_28/10 "/>
</bind>
</comp>

<comp id="647" class="1004" name="carry_13_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="1"/>
<pin id="649" dir="0" index="1" bw="1" slack="0"/>
<pin id="650" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="carry_13/10 "/>
</bind>
</comp>

<comp id="652" class="1004" name="zext_ln211_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="0"/>
<pin id="654" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln211/10 "/>
</bind>
</comp>

<comp id="656" class="1004" name="t_10_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="64" slack="0"/>
<pin id="658" dir="0" index="1" bw="1" slack="0"/>
<pin id="659" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t_10/10 "/>
</bind>
</comp>

<comp id="662" class="1004" name="t_5_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="1" slack="9"/>
<pin id="664" dir="0" index="1" bw="64" slack="0"/>
<pin id="665" dir="0" index="2" bw="64" slack="0"/>
<pin id="666" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="t_5/10 "/>
</bind>
</comp>

<comp id="669" class="1004" name="store_ln178_store_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="64" slack="0"/>
<pin id="671" dir="0" index="1" bw="64" slack="9"/>
<pin id="672" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/10 "/>
</bind>
</comp>

<comp id="674" class="1004" name="t_load_load_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="64" slack="8"/>
<pin id="676" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_load/9 "/>
</bind>
</comp>

<comp id="678" class="1004" name="u_load_load_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="64" slack="8"/>
<pin id="680" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_load/9 "/>
</bind>
</comp>

<comp id="682" class="1004" name="v_load_load_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="64" slack="8"/>
<pin id="684" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_load/9 "/>
</bind>
</comp>

<comp id="686" class="1005" name="t_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="64" slack="0"/>
<pin id="688" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="694" class="1005" name="u_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="64" slack="0"/>
<pin id="696" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="u "/>
</bind>
</comp>

<comp id="702" class="1005" name="v_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="64" slack="0"/>
<pin id="704" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="v "/>
</bind>
</comp>

<comp id="710" class="1005" name="j_3_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="4" slack="0"/>
<pin id="712" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="717" class="1005" name="icmp_ln206_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="8"/>
<pin id="719" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln206 "/>
</bind>
</comp>

<comp id="721" class="1005" name="icmp_ln207_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="7"/>
<pin id="723" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln207 "/>
</bind>
</comp>

<comp id="728" class="1005" name="R_Z_addr_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="4" slack="1"/>
<pin id="730" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="R_Z_addr "/>
</bind>
</comp>

<comp id="733" class="1005" name="p503p1_1_addr_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="3" slack="1"/>
<pin id="735" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p503p1_1_addr "/>
</bind>
</comp>

<comp id="738" class="1005" name="al_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="32" slack="1"/>
<pin id="740" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="al "/>
</bind>
</comp>

<comp id="743" class="1005" name="bl_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="32" slack="1"/>
<pin id="745" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bl "/>
</bind>
</comp>

<comp id="748" class="1005" name="ah_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="32" slack="1"/>
<pin id="750" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ah "/>
</bind>
</comp>

<comp id="753" class="1005" name="bh_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="32" slack="1"/>
<pin id="755" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bh "/>
</bind>
</comp>

<comp id="758" class="1005" name="zext_ln105_13_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="64" slack="1"/>
<pin id="760" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105_13 "/>
</bind>
</comp>

<comp id="764" class="1005" name="zext_ln110_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="64" slack="1"/>
<pin id="766" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln110 "/>
</bind>
</comp>

<comp id="770" class="1005" name="zext_ln105_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="64" slack="1"/>
<pin id="772" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105 "/>
</bind>
</comp>

<comp id="776" class="1005" name="zext_ln112_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="64" slack="1"/>
<pin id="778" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln112 "/>
</bind>
</comp>

<comp id="782" class="1005" name="trunc_ln106_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="32" slack="4"/>
<pin id="784" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln106 "/>
</bind>
</comp>

<comp id="787" class="1005" name="trunc_ln106_20_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="32" slack="1"/>
<pin id="789" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_20 "/>
</bind>
</comp>

<comp id="792" class="1005" name="trunc_ln106_22_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="32" slack="1"/>
<pin id="794" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_22 "/>
</bind>
</comp>

<comp id="797" class="1005" name="trunc_ln106_23_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="32" slack="1"/>
<pin id="799" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_23 "/>
</bind>
</comp>

<comp id="802" class="1005" name="tmp_s_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="32" slack="1"/>
<pin id="804" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="807" class="1005" name="tmp_25_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="32" slack="1"/>
<pin id="809" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="812" class="1005" name="trunc_ln106_s_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="32" slack="2"/>
<pin id="814" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln106_s "/>
</bind>
</comp>

<comp id="817" class="1005" name="tmp_26_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="32" slack="3"/>
<pin id="819" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="822" class="1005" name="tmp_24_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="2" slack="1"/>
<pin id="824" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="827" class="1005" name="trunc_ln125_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="32" slack="3"/>
<pin id="829" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln125 "/>
</bind>
</comp>

<comp id="833" class="1005" name="add_ln130_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="33" slack="1"/>
<pin id="835" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="add_ln130 "/>
</bind>
</comp>

<comp id="838" class="1005" name="trunc_ln105_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="32" slack="1"/>
<pin id="840" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln105 "/>
</bind>
</comp>

<comp id="843" class="1005" name="tmp_27_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="2" slack="1"/>
<pin id="845" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="848" class="1005" name="xor_ln210_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="64" slack="1"/>
<pin id="850" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln210 "/>
</bind>
</comp>

<comp id="854" class="1005" name="tempReg_7_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="64" slack="1"/>
<pin id="856" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg_7 "/>
</bind>
</comp>

<comp id="863" class="1005" name="tmp_29_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="1" slack="1"/>
<pin id="865" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="20" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="20" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="20" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="20" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="22" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="24" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="26" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="26" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="22" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="78" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="12" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="78" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="14" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="78" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="16" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="8" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="32" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="147" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="165"><net_src comp="18" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="32" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="160" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="192"><net_src comp="120" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="197"><net_src comp="189" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="202"><net_src comp="114" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="207"><net_src comp="108" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="212"><net_src comp="28" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="220"><net_src comp="213" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="30" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="225"><net_src comp="213" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="230"><net_src comp="213" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="235"><net_src comp="222" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="102" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="96" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="227" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="246"><net_src comp="237" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="252"><net_src comp="213" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="34" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="248" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="154" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="167" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="36" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="154" pin="3"/><net_sink comp="267" pin=1"/></net>

<net id="275"><net_src comp="38" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="276"><net_src comp="40" pin="0"/><net_sink comp="267" pin=3"/></net>

<net id="283"><net_src comp="36" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="167" pin="3"/><net_sink comp="277" pin=1"/></net>

<net id="285"><net_src comp="38" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="286"><net_src comp="40" pin="0"/><net_sink comp="277" pin=3"/></net>

<net id="290"><net_src comp="287" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="295"><net_src comp="292" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="300"><net_src comp="297" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="305"><net_src comp="302" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="310"><net_src comp="173" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="177" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="181" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="185" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="329"><net_src comp="36" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="173" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="331"><net_src comp="38" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="332"><net_src comp="40" pin="0"/><net_sink comp="323" pin=3"/></net>

<net id="339"><net_src comp="36" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="340"><net_src comp="181" pin="2"/><net_sink comp="333" pin=1"/></net>

<net id="341"><net_src comp="38" pin="0"/><net_sink comp="333" pin=2"/></net>

<net id="342"><net_src comp="40" pin="0"/><net_sink comp="333" pin=3"/></net>

<net id="349"><net_src comp="36" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="350"><net_src comp="177" pin="2"/><net_sink comp="343" pin=1"/></net>

<net id="351"><net_src comp="38" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="352"><net_src comp="40" pin="0"/><net_sink comp="343" pin=3"/></net>

<net id="359"><net_src comp="36" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="360"><net_src comp="185" pin="2"/><net_sink comp="353" pin=1"/></net>

<net id="361"><net_src comp="38" pin="0"/><net_sink comp="353" pin=2"/></net>

<net id="362"><net_src comp="40" pin="0"/><net_sink comp="353" pin=3"/></net>

<net id="376"><net_src comp="366" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="369" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="381"><net_src comp="372" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="386"><net_src comp="378" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="363" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="394"><net_src comp="42" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="382" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="396"><net_src comp="38" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="397"><net_src comp="44" pin="0"/><net_sink comp="388" pin=3"/></net>

<net id="401"><net_src comp="382" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="412"><net_src comp="405" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="402" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="424"><net_src comp="414" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="428"><net_src comp="420" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="433"><net_src comp="425" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="417" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="438"><net_src comp="429" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="445"><net_src comp="42" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="446"><net_src comp="429" pin="2"/><net_sink comp="439" pin=1"/></net>

<net id="447"><net_src comp="38" pin="0"/><net_sink comp="439" pin=2"/></net>

<net id="448"><net_src comp="44" pin="0"/><net_sink comp="439" pin=3"/></net>

<net id="454"><net_src comp="46" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="455"><net_src comp="32" pin="0"/><net_sink comp="449" pin=2"/></net>

<net id="461"><net_src comp="48" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="462"><net_src comp="32" pin="0"/><net_sink comp="456" pin=2"/></net>

<net id="466"><net_src comp="456" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="474"><net_src comp="463" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="449" pin="3"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="470" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="467" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="490"><net_src comp="46" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="491"><net_src comp="32" pin="0"/><net_sink comp="485" pin=2"/></net>

<net id="497"><net_src comp="46" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="502"><net_src comp="492" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="482" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="485" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="498" pin="2"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="482" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="485" pin="3"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="510" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="504" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="526"><net_src comp="516" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="498" pin="2"/><net_sink comp="522" pin=1"/></net>

<net id="533"><net_src comp="50" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="534"><net_src comp="522" pin="2"/><net_sink comp="528" pin=1"/></net>

<net id="535"><net_src comp="40" pin="0"/><net_sink comp="528" pin=2"/></net>

<net id="539"><net_src comp="528" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="544"><net_src comp="536" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="498" pin="2"/><net_sink comp="545" pin=1"/></net>

<net id="551"><net_src comp="482" pin="1"/><net_sink comp="545" pin=2"/></net>

<net id="556"><net_src comp="545" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="564"><net_src comp="557" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="569"><net_src comp="560" pin="2"/><net_sink comp="565" pin=1"/></net>

<net id="574"><net_src comp="557" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="579"><net_src comp="570" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="565" pin="2"/><net_sink comp="575" pin=1"/></net>

<net id="585"><net_src comp="575" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="560" pin="2"/><net_sink comp="581" pin=1"/></net>

<net id="592"><net_src comp="50" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="593"><net_src comp="581" pin="2"/><net_sink comp="587" pin=1"/></net>

<net id="594"><net_src comp="40" pin="0"/><net_sink comp="587" pin=2"/></net>

<net id="600"><net_src comp="560" pin="2"/><net_sink comp="595" pin=1"/></net>

<net id="601"><net_src comp="557" pin="1"/><net_sink comp="595" pin=2"/></net>

<net id="606"><net_src comp="595" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="615"><net_src comp="70" pin="0"/><net_sink comp="610" pin=0"/></net>

<net id="616"><net_src comp="72" pin="0"/><net_sink comp="610" pin=2"/></net>

<net id="621"><net_src comp="610" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="74" pin="0"/><net_sink comp="617" pin=1"/></net>

<net id="631"><net_src comp="76" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="632"><net_src comp="617" pin="2"/><net_sink comp="626" pin=1"/></net>

<net id="633"><net_src comp="623" pin="1"/><net_sink comp="626" pin=2"/></net>

<net id="638"><net_src comp="626" pin="3"/><net_sink comp="634" pin=1"/></net>

<net id="644"><net_src comp="50" pin="0"/><net_sink comp="639" pin=0"/></net>

<net id="645"><net_src comp="634" pin="2"/><net_sink comp="639" pin=1"/></net>

<net id="646"><net_src comp="40" pin="0"/><net_sink comp="639" pin=2"/></net>

<net id="651"><net_src comp="639" pin="3"/><net_sink comp="647" pin=1"/></net>

<net id="655"><net_src comp="647" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="660"><net_src comp="607" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="652" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="667"><net_src comp="656" pin="2"/><net_sink comp="662" pin=1"/></net>

<net id="668"><net_src comp="607" pin="1"/><net_sink comp="662" pin=2"/></net>

<net id="673"><net_src comp="662" pin="3"/><net_sink comp="669" pin=0"/></net>

<net id="677"><net_src comp="674" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="681"><net_src comp="678" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="685"><net_src comp="682" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="689"><net_src comp="80" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="691"><net_src comp="686" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="692"><net_src comp="686" pin="1"/><net_sink comp="669" pin=1"/></net>

<net id="693"><net_src comp="686" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="697"><net_src comp="84" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="699"><net_src comp="694" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="700"><net_src comp="694" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="701"><net_src comp="694" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="705"><net_src comp="88" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="707"><net_src comp="702" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="708"><net_src comp="702" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="709"><net_src comp="702" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="713"><net_src comp="92" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="715"><net_src comp="710" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="716"><net_src comp="710" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="720"><net_src comp="216" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="724"><net_src comp="231" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="726"><net_src comp="721" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="727"><net_src comp="721" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="731"><net_src comp="147" pin="3"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="736"><net_src comp="160" pin="3"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="741"><net_src comp="259" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="746"><net_src comp="263" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="751"><net_src comp="267" pin="4"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="756"><net_src comp="277" pin="4"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="761"><net_src comp="287" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="763"><net_src comp="758" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="767"><net_src comp="292" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="769"><net_src comp="764" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="773"><net_src comp="297" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="775"><net_src comp="770" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="779"><net_src comp="302" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="781"><net_src comp="776" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="785"><net_src comp="307" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="492" pin=2"/></net>

<net id="790"><net_src comp="311" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="795"><net_src comp="315" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="800"><net_src comp="319" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="805"><net_src comp="323" pin="4"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="810"><net_src comp="333" pin="4"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="815"><net_src comp="343" pin="4"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="820"><net_src comp="353" pin="4"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="825"><net_src comp="388" pin="4"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="830"><net_src comp="398" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="832"><net_src comp="827" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="836"><net_src comp="408" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="841"><net_src comp="435" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="846"><net_src comp="439" pin="4"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="851"><net_src comp="476" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="853"><net_src comp="848" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="857"><net_src comp="540" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="859"><net_src comp="854" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="860"><net_src comp="854" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="861"><net_src comp="854" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="862"><net_src comp="854" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="866"><net_src comp="587" pin="3"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="647" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: R_Z | {}
	Port: v_33_out | {9 }
	Port: u_30_out | {9 }
	Port: t_15_out | {9 }
	Port: p503p1_1 | {}
 - Input state : 
	Port: rdc_mont.3_Pipeline_VITIS_LOOP_206_5 : indvars_iv | {1 }
	Port: rdc_mont.3_Pipeline_VITIS_LOOP_206_5 : v_26 | {1 }
	Port: rdc_mont.3_Pipeline_VITIS_LOOP_206_5 : u_23 | {1 }
	Port: rdc_mont.3_Pipeline_VITIS_LOOP_206_5 : sub66 | {1 }
	Port: rdc_mont.3_Pipeline_VITIS_LOOP_206_5 : R_Z | {1 2 }
	Port: rdc_mont.3_Pipeline_VITIS_LOOP_206_5 : empty | {1 }
	Port: rdc_mont.3_Pipeline_VITIS_LOOP_206_5 : p503p1_1 | {1 2 }
  - Chain level:
	State 1
		store_ln177 : 1
		store_ln178 : 1
		j : 1
		icmp_ln206 : 2
		br_ln206 : 3
		zext_ln206 : 2
		trunc_ln206 : 2
		icmp_ln207 : 3
		R_Z_addr : 3
		R_Z_load : 4
		sub_ln208 : 3
		zext_ln208 : 4
		p503p1_1_addr : 5
		p503p1_1_load : 6
		add_ln206 : 2
		store_ln177 : 3
	State 2
		al : 1
		bl : 1
		ah : 1
		bh : 1
	State 3
		albl : 1
		albh : 1
		ahbl : 1
		ahbh : 1
	State 4
		trunc_ln106 : 1
		trunc_ln106_20 : 1
		trunc_ln106_22 : 1
		trunc_ln106_23 : 1
		tmp_s : 1
		tmp_25 : 1
		trunc_ln106_s : 1
		tmp_26 : 1
	State 5
		add_ln123 : 1
		zext_ln123_9 : 2
		temp : 3
		tmp_24 : 4
		trunc_ln125 : 4
		add_ln130 : 1
	State 6
		add_ln130_9 : 1
		zext_ln130_9 : 2
		temp_7 : 3
		trunc_ln105 : 4
		tmp_27 : 4
	State 7
		zext_ln210 : 1
		add_ln210 : 2
		xor_ln210 : 3
	State 8
		v_27 : 1
		xor_ln105 : 2
		xor_ln105_36 : 1
		or_ln105 : 2
		xor_ln105_37 : 2
		carry : 2
		zext_ln105_14 : 3
		tempReg_7 : 4
		v_5 : 2
		store_ln178 : 3
	State 9
		u_24 : 1
		xor_ln105_39 : 2
		xor_ln105_40 : 1
		or_ln105_7 : 2
		xor_ln105_41 : 2
		tmp_29 : 2
		u_5 : 2
		store_ln178 : 3
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 10
		xor_ln105_38 : 1
		xor_ln105_s : 1
		and_ln105 : 2
		tmp_28 : 2
		carry_13 : 3
		zext_ln211 : 3
		t_10 : 4
		t_5 : 5
		store_ln178 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_173         |    4    |   165   |    50   |
|    mul   |          grp_fu_177         |    4    |   165   |    50   |
|          |          grp_fu_181         |    4    |   165   |    50   |
|          |          grp_fu_185         |    4    |   165   |    50   |
|----------|-----------------------------|---------|---------|---------|
|          |       add_ln206_fu_248      |    0    |    0    |    13   |
|          |       add_ln123_fu_372      |    0    |    0    |    39   |
|          |         temp_fu_382         |    0    |    0    |    40   |
|          |       add_ln130_fu_408      |    0    |    0    |    39   |
|          |      add_ln130_9_fu_420     |    0    |    0    |    39   |
|    add   |        temp_7_fu_429        |    0    |    0    |    40   |
|          |       add_ln210_fu_470      |    0    |    0    |    71   |
|          |         v_27_fu_498         |    0    |    0    |    71   |
|          |       tempReg_7_fu_540      |    0    |    0    |    71   |
|          |         u_24_fu_560         |    0    |    0    |    71   |
|          |         t_10_fu_656         |    0    |    0    |    71   |
|----------|-----------------------------|---------|---------|---------|
|          |       xor_ln210_fu_476      |    0    |    0    |    64   |
|          |       xor_ln105_fu_504      |    0    |    0    |    64   |
|          |     xor_ln105_36_fu_510     |    0    |    0    |    64   |
|    xor   |     xor_ln105_37_fu_522     |    0    |    0    |    64   |
|          |     xor_ln105_39_fu_565     |    0    |    0    |    64   |
|          |     xor_ln105_40_fu_570     |    0    |    0    |    64   |
|          |     xor_ln105_41_fu_581     |    0    |    0    |    64   |
|          |     xor_ln105_38_fu_617     |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |          v_5_fu_545         |    0    |    0    |    64   |
|  select  |          u_5_fu_595         |    0    |    0    |    64   |
|          |          t_5_fu_662         |    0    |    0    |    64   |
|----------|-----------------------------|---------|---------|---------|
|          |       or_ln105_fu_516       |    0    |    0    |    64   |
|    or    |      or_ln105_7_fu_575      |    0    |    0    |    64   |
|          |       carry_13_fu_647       |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|    and   |       and_ln105_fu_634      |    0    |    0    |    64   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln206_fu_216      |    0    |    0    |    13   |
|          |      icmp_ln207_fu_231      |    0    |    0    |    39   |
|----------|-----------------------------|---------|---------|---------|
|    sub   |       sub_ln208_fu_237      |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_read_fu_96       |    0    |    0    |    0    |
|          |    sub66_read_read_fu_102   |    0    |    0    |    0    |
|   read   |    u_23_read_read_fu_108    |    0    |    0    |    0    |
|          |    v_26_read_read_fu_114    |    0    |    0    |    0    |
|          | indvars_iv_read_read_fu_120 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |    write_ln0_write_fu_126   |    0    |    0    |    0    |
|   write  |    write_ln0_write_fu_133   |    0    |    0    |    0    |
|          |    write_ln0_write_fu_140   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |    indvars_iv_cast_fu_189   |    0    |    0    |    0    |
|          |      zext_ln206_fu_222      |    0    |    0    |    0    |
|          |      zext_ln208_fu_243      |    0    |    0    |    0    |
|          |     zext_ln105_13_fu_287    |    0    |    0    |    0    |
|          |      zext_ln110_fu_292      |    0    |    0    |    0    |
|          |      zext_ln105_fu_297      |    0    |    0    |    0    |
|          |      zext_ln112_fu_302      |    0    |    0    |    0    |
|          |      zext_ln106_fu_363      |    0    |    0    |    0    |
|          |      zext_ln123_fu_366      |    0    |    0    |    0    |
|   zext   |     zext_ln123_8_fu_369     |    0    |    0    |    0    |
|          |     zext_ln123_9_fu_378     |    0    |    0    |    0    |
|          |     zext_ln106_9_fu_402     |    0    |    0    |    0    |
|          |      zext_ln130_fu_405      |    0    |    0    |    0    |
|          |     zext_ln106_8_fu_414     |    0    |    0    |    0    |
|          |     zext_ln130_8_fu_417     |    0    |    0    |    0    |
|          |     zext_ln130_9_fu_425     |    0    |    0    |    0    |
|          |      zext_ln210_fu_463      |    0    |    0    |    0    |
|          |     zext_ln210_3_fu_467     |    0    |    0    |    0    |
|          |     zext_ln105_14_fu_536    |    0    |    0    |    0    |
|          |      zext_ln211_fu_652      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      trunc_ln206_fu_227     |    0    |    0    |    0    |
|          |          al_fu_259          |    0    |    0    |    0    |
|          |          bl_fu_263          |    0    |    0    |    0    |
|          |      trunc_ln106_fu_307     |    0    |    0    |    0    |
|   trunc  |    trunc_ln106_20_fu_311    |    0    |    0    |    0    |
|          |    trunc_ln106_22_fu_315    |    0    |    0    |    0    |
|          |    trunc_ln106_23_fu_319    |    0    |    0    |    0    |
|          |      trunc_ln125_fu_398     |    0    |    0    |    0    |
|          |      trunc_ln105_fu_435     |    0    |    0    |    0    |
|          |     trunc_ln105_9_fu_623    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          ah_fu_267          |    0    |    0    |    0    |
|          |          bh_fu_277          |    0    |    0    |    0    |
|          |         tmp_s_fu_323        |    0    |    0    |    0    |
|partselect|        tmp_25_fu_333        |    0    |    0    |    0    |
|          |     trunc_ln106_s_fu_343    |    0    |    0    |    0    |
|          |        tmp_26_fu_353        |    0    |    0    |    0    |
|          |        tmp_24_fu_388        |    0    |    0    |    0    |
|          |        tmp_27_fu_439        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        and_ln3_fu_449       |    0    |    0    |    0    |
|          |      and_ln210_3_fu_456     |    0    |    0    |    0    |
|bitconcatenate|      shl_ln125_3_fu_485     |    0    |    0    |    0    |
|          |        tempReg_fu_492       |    0    |    0    |    0    |
|          |      xor_ln105_s_fu_626     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         carry_fu_528        |    0    |    0    |    0    |
| bitselect|        tmp_29_fu_587        |    0    |    0    |    0    |
|          |       bit_sel4_fu_610       |    0    |    0    |    0    |
|          |        tmp_28_fu_639        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    16   |   660   |   1664  |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   R_Z_addr_reg_728   |    4   |
|   add_ln130_reg_833  |   33   |
|      ah_reg_748      |   32   |
|      al_reg_738      |   32   |
|      bh_reg_753      |   32   |
|      bl_reg_743      |   32   |
|  icmp_ln206_reg_717  |    1   |
|  icmp_ln207_reg_721  |    1   |
|      j_3_reg_710     |    4   |
| p503p1_1_addr_reg_733|    3   |
|       t_reg_686      |   64   |
|   tempReg_7_reg_854  |   64   |
|    tmp_24_reg_822    |    2   |
|    tmp_25_reg_807    |   32   |
|    tmp_26_reg_817    |   32   |
|    tmp_27_reg_843    |    2   |
|    tmp_29_reg_863    |    1   |
|     tmp_s_reg_802    |   32   |
|  trunc_ln105_reg_838 |   32   |
|trunc_ln106_20_reg_787|   32   |
|trunc_ln106_22_reg_792|   32   |
|trunc_ln106_23_reg_797|   32   |
|  trunc_ln106_reg_782 |   32   |
| trunc_ln106_s_reg_812|   32   |
|  trunc_ln125_reg_827 |   32   |
|       u_reg_694      |   64   |
|       v_reg_702      |   64   |
|   xor_ln210_reg_848  |   64   |
| zext_ln105_13_reg_758|   64   |
|  zext_ln105_reg_770  |   64   |
|  zext_ln110_reg_764  |   64   |
|  zext_ln112_reg_776  |   64   |
+----------------------+--------+
|         Total        |  1075  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_154 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
| grp_access_fu_167 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|     grp_fu_173    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_173    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_177    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_177    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_181    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_181    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_185    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_185    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   526  ||  15.88  ||    0    ||    90   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |   660  |  1664  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    0   |   90   |
|  Register |    -   |    -   |  1075  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   15   |  1735  |  1754  |
+-----------+--------+--------+--------+--------+
